cscope 15 $HOME/boiler_tools -q 0000036775 0003633778
	@Makefile

1 #Thê
maö
 (
¥oje˘
 
t›
Ë
fûe
 
wôhout
 .
c


2 
	gTARGET
 = 
loggî


3 #AŒ 
sour˚
 
fûes
 
go
 
hîe
:

4 
SRCS
 = 
$
(
TARGET
).
c


5 #Ÿhî 
sour˚s
 
added
 
like
 
th©


6 
SRCS
 +
úq
.
c
 
πc
.¯
⁄e_wúe
.¯
ds18b20
.¯
debug
.¯
comm⁄
.¯
bﬂrd
.¯
backup
.c

8 #U£∏
deföes


9 
DEFINES
 =

10 #Thê
libs
 
which
 
¨e
 
löked
 
to
 
the
 
ªsu…ög
 
èrgë


11 
LIBS
 = -
Wl
,--
	g°¨t
-
	ggroup
 -
	glc
 -
	glgcc
 -
	gWl
,--
	gíd
-
group


12 
	gLIBS
 +-
l›ícm3


13 
LIBS
 +-
Õrötf


14 #LIBS +-
lm


16 #PossibÀ 
vÆues
: 
debug
, 
ªÀa£


17 
	gPROFILE
 = 
debug


18 #U£ 
£miho°ög
 
‹
 
nŸ
. 
PossibÀ
 
vÆues
: 0, 1

19 #Semiho°ög 
Ælows
 
to
 
∑ss
 
¥ötf
(Ë
ouçut
 
™d
 
whﬁe
 
fûes
 
bëwìn
 
MCU
ánd 
PC


20 #buà
the
 
buût
 
èrgë
 
wûl
 
nŸ
 
w‹k
 
wôhout
 
debuggî
 
c⁄√˘ed


21 
	gSEMIHOSTING
 ?= 0

23 #Bê
sûít
 
≥r
 , 
but
 'makêV=1' 
wûl
 
show
 
Æl
 
compûî
 
ˇŒs
.

24 
i‚eq
 (
$
(
V
),1)

25 
	gQ
 := @

26 
ídif


28 #O±imiz©i⁄ 
Êags
 
debug
 
buûd
:

29 #-
Og
 -- 
›timize
 
debuggög


30 #-
g3
 -- 
ö˛ude
 
the
 
mo°
 
vîbo£
 
debuggög
 
öf‹m©i⁄
 
öto
 
ñf


31 #-
ggdb3
 -- 
the
 
ßme
 
as
 
g3
, 
but
Åhê
öf‹m©i⁄
 
is
 
ö˛uded
 
ö
 
gdb
 
f‹m©


32 
	gOPTFLAGS_debug
 = -
Og
 -
ggdb3


33 #O±imiz©i⁄ 
Êags
 
ªÀa£
 
buûd
: -
Os
 -- 
›timize
 
smÆÀr
 
size


34 
OPTFLAGS_ªÀa£
 = -
Os


35 #O±imiz©i⁄ 
Êags
. 
Hîe
 
we
 
choo£
 
dïídög
 
⁄
 
¥ofûe


36 
OPTFLAGS
 ?
$
{
OPTFLAGS_$
{
PROFILE
}}

37 #U£∏
Êags
 
should
 
be
 
giví
 
hîe


38 
EXTRAFLAGS
 ?
$
(
OPTFLAGS
Ë-
°d
=
gnu17
 \

39 -
WÆl
 -
Wexåa
 -
W≥d™tic
 \

40 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 -
Wªdund™t
-
de˛s
 \

41 -
W°ri˘
-
¥ŸŸy≥s
 -
Wundef
 -
Wshadow


43 #Requúed 
by
 
LCD
 
lib
 
to
 
m≠
 
ch¨£ts
 (
UTF8
Åÿ
CP1251
)

44 
EXTRAFLAGS
 +-
föput
-
ch¨£t
=
UTF
-8 -
„xec
-ch¨£t=
˝1251


45 #Devi˚ 
is
 
ªquúed
 
lib›ícm3


46 
DEVICE
 ?
°m32f103c8t6


47 #PossibÀ 
vÆues
: 
so·
, 
h¨d


48 
	gFPU
 ?
so·


49 
FPU_FLAGS
 :-
mÊﬂt
-
abi
=
$
(
FPU
Ë-
mso·
-

50 #Wê
w™t
 
ô
 
buût
 
⁄ly
 
⁄e
 
MCU
 
Ámûy
 
to
 
ªdu˚
 
buûd
 
time


51 #Sì 
lib›ícm3
 
Makefûe
 
dëaûs


52 
LIBOPENCM3_TARGET
 ?
°m32
/
f1


53 #Dúe˘‹y 
wôh
 
¥oje˘
 
sour˚s


54 
SRC_DIR
 ?
§c


55 #Proje˘ 
ö˛ude
 
dúe˘‹õs
 
whîe
 
¥oje˘
 
hódîs
 
¨e
 
∂a˚d


56 
INC_DIRS
 ?
öc
 
lib


57 #Dúe˘‹y 
whîe
 
evîythög
 
is
 
buût


58 
BUILD_DIR
 ?
buûd


59 #Libørõ†
should
 
ªside
 
ö
 
⁄e
 
dú


60 
LIB_DIR
 ?
lib


61 #Thi†
deföôi⁄
 
is
 
u£d
 
by
 
Makefûe
 
ö˛udes
 
lib›ícm3


62 
OPENCM3_DIR
 = 
$
(
LIB_DIR
)/
lib›ícm3


63 #Deföôi⁄†
ªquúed
 
to
 
gíî©e
 
lökî
 
s¸ùt


64 
ö˛ude
 
$
(
OPENCM3_DIR
)/
mk
/
gílök
-
c⁄fig
.mk

66 
ARCHFLAGS
 :-
m˝u
=
c‹ãx
-
m3
 -
mthumb
 
$
(
FPU_FLAGS
Ë-
mfix
-c‹ãx-m3-
ldrd


67 
CFLAGS
 :
	$$
(
ARCHFLAGS
)

68 
CFLAGS
 +-
fd©a
-
£˘i⁄s
 -
ffun˘i⁄
-sections

69 
CFLAGS
 +-
DUSE_SEMIHOSTING
=
	$$
(
SEMIHOSTING
)

70 
CFLAGS
 +
	`$
(
add¥efix
 -
D
,$(
DEFINES
)Ë$(
gílök_˝pÊags
Ë
	$$
(
EXTRAFLAGS
)

72 
LDFLAGS
 :
	`$
(
ARCHFLAGS
Ë---
no°¨tfûes


73 #LDFLAGS +-
no°dlib


75 
	`i„q
 ("$(SEMIHOSTING)","1")

76 
LDFLAGS
 +--
•ecs
=
rdim⁄
.•ec†-
Ãdim⁄


78 
LDFLAGS
 +-
 osys


79 
ídif


81 
LDFLAGS
 +-
	`L$
(
BUILD_DIR
)/
	`$
(
PROFILE
Ë
	$$
(
LIBS
)

82 #Removê
unu£d
 
£˘i⁄s


83 
	`i‚eq
 (
	`$
(
PROFILE
),
debug
)

84 
LDFLAGS
 +-
Wl
,--
gc
-
£˘i⁄s
 -Wl,--
¥öt
-gc-sections

85 
ídif


87 #Ch™gê
this
 
usög
 
Ÿhî
 
toﬁchaö


88 #Toﬁchaö 
∑th
 
could
 
Æso
 
be
 
giví
 
hîe
, 
i
.
e
. /
u§
/
bö
/
¨m
-
n⁄e
-
óbi
-

89 
TOOLCHAIN_PREFIX
 ?/
›t
/
¨m
-
n⁄e
-
óbi
/
bö
/arm-none-eabi-

91 
CC
 = 
	$$
(
TOOLCHAIN_PREFIX
)
gcc


92 
CPP
 = 
	$$
(
TOOLCHAIN_PREFIX
)
g
++

93 #Ch™gê
to
 
as£mbÀr
-
wôh
-
˝p
 
Æso
 
usög
 
C
++

94 
AS
 = 
	$$
(
TOOLCHAIN_PREFIX
)
gcc
 -
x
 
as£mbÀr


95 
CP
 = 
	$$
(
TOOLCHAIN_PREFIX
)
objc›y


96 
SZ
 = 
	$$
(
TOOLCHAIN_PREFIX
)
size
 -
d


97 
GDB
 = 
	$$
(
TOOLCHAIN_PREFIX
)
gdb


98 
OOCD
 ?
›íocd
 -
f
 
öãrÁ˚
/
°lök
-
v2
.
cfg
 -‡
èrgë
/
°m32f1x
.cfg

100 
HEX
 = 
	`$
(
CP
Ë-
O
 
ihex
 -
S


101 
BIN
 = 
	`$
(
CP
Ë-
O
 
bö¨y
 -
S


103 #Dÿ
nŸ
 
¥öt
 "E¡îög dúe˘‹y ..." 
⁄
 
ªcursive
 
ˇŒs


104 
MAKEFLAGS
 +--
no
-
¥öt
-
dúe˘‹y


105 #Autom©iˇŒy 
£t
 
Êags
 
∑øŒñ
 
buûd


106 #MAKEFLAGS +-
	`j$
(
shñl
 
echo
 
	`$$
(($$(
≈roc
)+1))Ë--
lﬂd
-
avîage
=
	`$
(shellÇproc)

108 #P©h 
to
 
the
Åhê
lökî
 
s¸ùt


109 #Thi†
is
 
u£d
 
by
 
lib›ícm3
 
makefûe
 
ö˛ude


110 
LDSCRIPT
 = 
	`$
(
BUILD_DIR
)/$(
DEVICE
).
ld


112 #AŒ 
ö˛udes
 
£mi
-
autom©iˇŒy
 
cﬁÀ˘ed
 
hîe


113 
INCS
 = -
	`I$
(
OPENCM3_DIR
)/
ö˛ude
 
	`$
(
add¥efix
 -
I
,
	$$
(
INC_DIRS
))

114 
OBJECTS
 = 
	$$
(
SRCS
:.
c
=.
o
)

116 #whîê
to
 
∂a˚
 
buût
 
obje˘
 
fûes


117 
OBJDIR
 = 
	`$
(
BUILD_DIR
)/$(
PROFILE
)/
obj


119 #DeÁu… 
ªcùe
. 
This
 
⁄e
 
is
 
execuãd
 
whí
 
make
 i†
ˇŒed
 
wôhout
 
¨gumíts


120 
__DEFAULT
: 
Æl


122 ## 
Cª©e
 
buûd
 
dúe˘‹õs


123 
	$$
(
BUILD_DIR
):

124 
mkdú
 -
p
 
$
@

126 
	`$
(
BUILD_DIR
)/
	$$
(
PROFILE
):

127 
mkdú
 -
p
 
$
@

129 
	$$
(
OBJDIR
):

130 
mkdú
 -
p
 
$
@

132 
lib¥ötf
: 
	`$
(
BUILD_DIR
)/$(
PROFILE
)/lib¥ötf.
a


133 
	`$
(
BUILD_DIR
)/$(
PROFILE
)/
lib¥ötf
.
a
: $(
OBJDIR
Ë| $(OBJDIR)/lib¥ötf.
o


134 
	$$
(
AR
Ë
rcsv
 
$
@ $|

136 
	`$
(
BUILD_DIR
)/$(
PROFILE
)/
obj
/
lib¥ötf
.
o
: $(
LIB_DIR
)/lib¥ötf/
¥ötf
.
c


137 @
echo
 
Buûdög
 
lib¥ötf
...

138 
	`$
(
CC
Ë$(
CFLAGS
Ë$(
INCS
Ë-
c
 
$
< -
o
 $@

141 #Món†
th©
 
this
 
èrgë
 
wûl
 
åiggî
 
PROFILE
 
ch™ge
 
to
 
ªÀa£


142 
	`$
(
BUILD_DIR
)/
lib›ícm3
-
docs
: 
PROFILE
=
ªÀa£


143 ## 
Buûd
 
lib›ícm3
 
documíèti⁄
. 
Wûl
 
be
 
avaûabÀ
 
ö
 
lib
/lib›ícm3/
doc


144 
	`$
(
BUILD_DIR
)/
lib›ícm3
-
docs
: $(
OPENCM3_DIR
)/
Makefûe
 | $(BUILD_DIR)/$(
PROFILE
)/lib›ícm3.
a


145 @
echo
 
Buûdög
 
lib›ícm3
 
documíèti⁄
...

146 
cd
 
	`$
(
OPENCM3_DIR
Ë&& $(
MAKE
Ë
	$$
(
MAKEFLAGS
Ë
TARGETS
="$(LIBOPENCM3_TARGET)" 
FP_FLAGS
="$(FPU_FLAGS)" 
doc


147 
 
 -
sf
 
	`$
(
OPENCM3_DIR
)/
doc
 
$
@

150 
lib›ícm3
-
docs
: 
	`$
(
BUILD_DIR
)/libopencm3-docs

152 
	`$
(
BUILD_DIR
)/$(
PROFILE
)/
lib›ícm3
.
a
: | $(BUILD_DIR)/$(PROFILEË$(
OPENCM3_DIR
)/
Makefûe


153 @
echo
 
Buûdög
 
lib›ícm3
 
	$$
(
PROFILE
Ë
¥ofûe
...

154 
cd
 
	`$
(
OPENCM3_DIR
Ë&& $(
MAKE
Ë
	$$
(
MAKEFLAGS
Ë
TARGETS
="$(LIBOPENCM3_TARGET)" 
FP_FLAGS
="$(FPU_FLAGS)" 
CFLAGS
="$(CFLAGS)" 
V
=1 
˛ón
 
lib


155 
˝
 
	`$
(
OPENCM3_DIR
)/
lib
/
	`lib›ícm3_$
(
sub°
 /,,$(
LIBOPENCM3_TARGET
)).
a
 
$
@

156 @
echo
 
lib›ícm3
 
	$$
(
PROFILE
Ë
¥ofûe
 
is
 
buût


158 #In˛udê
ruÀs
 
to
 
gíî©e
 
lökî
 
s¸ùt


159 
ö˛ude
 
	`$
(
OPENCM3_DIR
)/
mk
/
gílök
-
ruÀs
.mk

162 ## 
Recùe
 
buûdög
 
¥oje˘
 
obje˘
 
fûes
, 
∂a˚d
 
ö
 
£∑øã
 
dúe˘‹y


163 
	`$
(
OBJDIR
)/%.
o
: $(
SRC_DIR
)/%.
c
 | $(OBJDIRË$(
BUILD_DIR
)/$(
PROFILE
)/
lib›ícm3
.
a


164 
	`$
(
Q
)$(
CC
Ë$(
CFLAGS
Ë$(
INCS
Ë-
c
 
$
< -
o
 $@

166 ## 
Recùe
 
ñf
 
fûe
, 
th©
 
is
 
u£d
 
Êashög
 
™d
 
debuggög
, 
ˇn
 
be
 
c⁄vîãd
 
to
 
bö
/
hex
 
f‹m


167 
	`$
(
BUILD_DIR
)/$(
PROFILE
)/$(
TARGET
).
ñf
: $(
add¥efix
 $(
OBJDIR
)/,$(
OBJECTS
)) | \

168 
	`$
(
BUILD_DIR
)/$(
PROFILE
)/
lib›ícm3
.
a
 \

169 
	`$
(
LDSCRIPT
)

170 
	`$
(
Q
)$(
CC
Ë-
	`T$
(
LDSCRIPT
Ë
$
^ $(
LDFLAGS
Ë-
o
 $@

171 @
echo


172 
	`$
(
SZ
Ë
$
@

173 @
echo


175 ## 
Gíî©e
 .
bö
 
fúmw¨e
 
‰om
 .
ñf


176 
	`$
(
BUILD_DIR
)/$(
PROFILE
)/$(
TARGET
).
bö
: $(BUILD_DIR)/$(PROFILE)/$(TARGET).
ñf


177 
	`$
(
Q
)$(
BIN
Ë
$
< $@

179 ## 
Gíî©e
 .
hex
 
fúmw¨e
 
‰om
 .
ñf


180 
	`$
(
BUILD_DIR
)/$(
PROFILE
)/$(
TARGET
).
hex
: $(BUILD_DIR)/$(PROFILE)/$(TARGET).
ñf


181 
	`$
(
Q
)$(
HEX
Ë
$
< $@

183 ## 
Fœsh
 
MCU
 
wôh
 
cuºíéy
 
buût
 
fúmw¨e


184 
Êash
: 
	`$
(
BUILD_DIR
)/$(
PROFILE
)/$(
TARGET
).
ñf


185 
	`$
(
OOCD
Ë-
c
 "program $< verifyÑesetÉxit"

187 #C⁄√˘ 
to
 
the
 
èrgë
 
ö
 
Debug
 
mode


188 
c⁄√˘
:

189 
	`$
(
Q
)$(
OOCD
Ë-
f
 
s¸ùts
/
c⁄√˘
.
ocd


191 ## 
Sèπ
 
GDB
 
debug
 
£ssi⁄


192 #Hîê
we
 
c⁄√˘
 
gdb
 
™d
 
›íocd
 
vü
 
°dö
-
°dout
 
pùe
.

193 #Thi†
has
 
™
 
adv™ège
 
of
 
gdb
 
°¨tög
 
™d
 
˛osög
 
›íocd
 
wôhout
 
√ed
 

194 #maöèöög 
£∑øã
 
sockë
 
c⁄√˘i⁄


196 #- 
°¨t
 
›íocd
. 
It
 
wûl
 
li°í
 
öcomög
 
c⁄√˘i⁄s
 
⁄
 
p‹t
 3333 
by
 

197 #- 
°¨t
 
gdb
 
™d
 
c⁄√˘
 
as
: 'èrgëÉxãnded-ªmŸêloˇlho°:3333' 
‹
 
sim∂y
 'tarÉxt :3333'

198 
gdb
: 
	`$
(
BUILD_DIR
)/$(
PROFILE
)/$(
TARGET
).
ñf


199 
	`i„q
 ("$(SEMIHOSTING)","1")

200 
	`$
(
GDB
Ë-
ex
 'èrgëÉxãnded-ªmŸê| $(OOCDË-¯"gdb_p‹àpùe; inô;árm semiho°ögÉ«bÀ;árm semiho°ög_fûeiÿíabÀ"' 
$
<

202 
	`$
(
GDB
Ë-
ex
 'èrgëÉxãnded-ªmŸê| $(OOCDË-¯"gdb_p‹àpùe"' 
$
<

203 
ídif


206 ## 
CÀ™
 
buûd
 
dúe˘‹y
 
cuºít
 
¥ofûe
 
™d
 
ôs
 buûd 
¨ãÁ˘s


207 
˛ón
:

208 @
echo
 
CÀ™ög
 
up
...

209 -
rm
 -
rf
 
	`$
(
OBJDIR
Ë$(
BUILD_DIR
)/$(
PROFILE
)/$(
TARGET
).{
ñf
,
bö
,
hex
,
m≠
}

211 ## 
Remove
 
evîythög
 
¸óãd
 
durög
 
buûds


212 
	gtidy
: 
˛ón


213 
cd
 
$
(
OPENCM3_DIR
Ë&& 
	$$
(
MAKE
Ë
TARGETS
="$(LIBOPENCM3_TARGET)" 
V
=1 
˛ón


214 -
rm
 -
rf
 
	$$
(
BUILD_DIR
)

217 ## 
Buûd
 
Æl


218 
èrgë
 
	$$
(
TARGET
): 
	`$
(
BUILD_DIR
)/$(
PROFILE
)/$(TARGET).
bö
 $(BUILD_DIR)/$(PROFILE)/$(TARGET).
hex
 #libprintf

220 ## 
Alüs
 
ªÀa£
 
buûd


221 ## 
C©chÆl
 
èrgë
. 
ªÀa£
-
Êash
 
becomes
 
make
 
PROFILE
=release flash

222 
ªÀa£
-%: 
PROFILE
=release

223 
ªÀa£
-%:

224 
	$$
(
MAKE
Ë
PROFILE
=
	`$
(PROFILEË$(
∑tsub°
 
ªÀa£
-%,%,
$
@)

226 ## 
Alüs
 
debug
 
buûd


227 ## 
C©chÆl
 
èrgë
. 
ªÀa£
-
gdb
 
becomes
 
make
 
PROFILE
=
debug
 gdb

228 
debug
-%: 
PROFILE
=debug

229 
debug
-%:

230 
	$$
(
MAKE
Ë
PROFILE
=
	`$
(PROFILEË$(
∑tsub°
 
debug
-%,%,
$
@)

232 
Æl
: | 
debug
-
	$$
(
TARGET
Ë#ªÀa£-
	$$
(
TARGET
Ë
ªÀa£
-
Êash


234 .
PHONY
: 
__DEFAULT
 
lib›ícm3
-
docs
 
Êash
 
gdb
 
˛ón
 
tidy
 
	$$
(
TARGET
Ë
èrgë
 
ªÀa£
-% 
debug
-% 
Æl


	@inc/backup.h

19 #i‚de‡
BACKUP_H_INCLUDED


20 
	#BACKUP_H_INCLUDED


	)

22 
	eBackupRegi°î
 {

23 
	mBKP0
 = 0,

24 
	mBKP1
,

25 
	mBKP2
,

26 
	mBKP3
,

27 
	mBKP4
,

30 
backup_wrôe
(
BackupRegi°î
 
ªg
, 
uöt32_t
 
vÆue
);

31 
uöt32_t
 
backup_ªad
(
BackupRegi°î
 
ªg
);

	@inc/board.h

1 #i‚de‡
BOARD_H


2 
	#BOARD_H


	)

5 
	~<lib›ícm3/cm3/nvic.h
>

6 
	~<lib›ícm3/°m32/exti.h
>

7 
	~<lib›ícm3/°m32/gpio.h
>

8 
	~<lib›ícm3/°m32/i2c.h
>

9 
	~<lib›ícm3/°m32/rcc.h
>

10 
	~<lib›ícm3/°m32/timî.h
>

11 
	~<lib›ícm3/°m32/ußπ.h
>

15 
	#CONFIG_VTOR_SIZE
 0x150

	)

18 
	#CONFIG_GPIO_STAB_DELAY
 10

	)

21 
	#LED_RCC
 
RCC_GPIOC


	)

22 
	#LED_PORT
 
GPIOC


	)

23 
	#LED_PIN
 
GPIO13


	)

26 
	#USB_RCC
 
RCC_USB


	)

27 
	#USB_GPIO_RCC
 
RCC_GPIOA


	)

28 
	#USB_PORT
 
GPIOA


	)

29 
	#USB_DP_PIN
 
GPIO12


	)

30 
	#USB_DN_PIN
 
GPIO11


	)

34 
	#SPIFLASH_RCC
 
RCC_SPI1


	)

35 
	#SPIFLASH_GPIO_RCC
 
RCC_GPIOA


	)

36 
	#SPIFLASH_PORT
 
GPIOA


	)

37 
	#SPIFLASH_NSS_PIN
 
GPIO4


	)

38 
	#SPIFLASH_SCK_PIN
 
GPIO5


	)

39 
	#SPIFLASH_MOSI_PIN
 
GPIO7


	)

40 
	#SPIFLASH_MISO_PIN
 
GPIO6


	)

43 
	#DS18B20_GPIO_RCC
 
RCC_GPIOB


	)

44 
	#DS18B20_GPIO_PORT
 
GPIOB


	)

45 
	#DS18B20_GPIO_PIN
 
GPIO10


	)

48 
	#SWTIMER_TIM_RCC
 
RCC_TIM2


	)

49 
	#SWTIMER_TIM_BASE
 
TIM2


	)

50 
	#SWTIMER_TIM_IRQ
 
NVIC_TIM2_IRQ


	)

51 
	#SWTIMER_TIM_RST
 
RST_TIM2


	)

52 
	#SWTIMER_TIM_ARR_VAL
 5000-1

53 
	#SWTIMER_TIM_PSC_VAL
 36-1

54 

	)

56 
bﬂrd_öô
();

	@inc/cdc.h

1 #i‚de‡
CDC_H_INCLUDED


2 
	#CDC_H_INCLUDED


	)

5 
	#COMM_PACKET_SIZE
 16

	)

7 
cdc_£tup
(
usbd_devi˚
* 
usbd_dev
);

	@inc/common.h

1 #i‚de‡
COMMON_H


2 
	#COMMON_H


	)

5 
	~<lib›ícm3/cm3/as£π.h
>

7 
	#BIT
(
n
Ë(1 << (n))

	)

8 
	#ARRAY_SIZE
(
a
Ë(◊Ë/ ◊[0]))

	)

9 
	#UNUSED
(
x
Ë(()x)

	)

12 
ö∂a˚_ªvî£
(*
°r
);

35 
	#íãr_¸ôiˇl
(
Êags
) \

37 
__asm__
 
	`__vﬁ©ûe__
 ( \

40 : "Ù" (
Êags
) \

43 } 0)

	)

59 
	#exô_¸ôiˇl
(
Êags
) \

61 
__asm__
 
	`__vﬁ©ûe__
 ( \

65 : "r" (
Êags
) \

67 } 0)

	)

79 
	#waô_evít_timeout
(
c⁄d
, 
timeout
) \

81 
uöt32_t
 
_t1
; \

82 
_ªt
 = 0; \

84 
_t1
 = 
	`sy°ick_gë_time_ms
(); \

86 !(
c⁄d
)) { \

87 
uöt32_t
 
_t2
 = 
	`sy°ick_gë_time_ms
(); \

88 
uöt32_t
 
_ñ≠£d
 = 
	`sy°ick_ˇlc_diff_ms
(
_t1
, 
_t2
); \

90 i‡(
_ñ≠£d
 > (
timeout
)) { \

91 
_ªt
 = -1; \

96 
_ªt
; \

97 })

	)

100 
	#CYCLES_PER_LOOP
 9UL

101 

	)

103 
	#CYCLES_PER_USEC
 72UL

	)

105 
	#udñay
(
d
Ë
	`ldñay
((dË* 
CYCLES_PER_USEC
)

	)

107 
	#mdñay
(
d
Ë
	`udñay
((dË* 1000UL)

	)

116 
ölöe
 
__©åibuã__
((
Æways_ölöe
)Ë
	$ldñay
(
cy˛es
)

118 
lo›s
 = 
cy˛es
 / 
CYCLES_PER_LOOP
;

120 
	`cm3_as£π
(
cy˛es
 >
CYCLES_PER_LOOP
);

122 
__asm__
 
__vﬁ©ûe__


125 : "Ù" (
lo›s
)

126 : "0" (
lo›s
));

127 
	}
}

130 
	#b¨rõr
(Ë
__asm__
 
	`__vﬁ©ûe__
 ("":::"mem‹y")

	)

132 #¥agm®
GCC
 
dügno°ic
 
push


133 #¥agm®
GCC
 
dügno°ic
 
ign‹ed
 "-Wcast-qual"

136 
ölöe
 
__©åibuã__
((
Æways_ölöe
))

137 
	$__ªad_⁄˚_size
(c⁄° vﬁ©ûê*
p
, *
ªs
, 
size
)

139 
size
) {

140 1: *(
uöt8_t
 *)
ªs
 = *(vﬁ©ûêuöt8_à*)
p
; ;

141 2: *(
uöt16_t
 *)
ªs
 = *(vﬁ©ûêuöt16_à*)
p
; ;

142 4: *(
uöt32_t
 *)
ªs
 = *(vﬁ©ûêuöt32_à*)
p
; ;

143 8: *(
uöt64_t
 *)
ªs
 = *(vﬁ©ûêuöt64_à*)
p
; ;

145 
	`b¨rõr
();

146 
	`__buûtö_mem˝y
((*)
ªs
, (c⁄° *)
p
, 
size
);

147 
	`b¨rõr
();

149 
	}
}

152 
ölöe
 
__©åibuã__
((
Æways_ölöe
))

153 
	$__wrôe_⁄˚_size
(vﬁ©ûê*
p
, *
ªs
, 
size
)

155 
size
) {

156 1: *(vﬁ©ûê
uöt8_t
 *)
p
 = *(uöt8_à*)
ªs
; ;

157 2: *(vﬁ©ûê
uöt16_t
 *)
p
 = *(uöt16_à*)
ªs
; ;

158 4: *(vﬁ©ûê
uöt32_t
 *)
p
 = *(uöt32_à*)
ªs
; ;

159 8: *(vﬁ©ûê
uöt64_t
 *)
p
 = *(uöt64_à*)
ªs
; ;

161 
	`b¨rõr
();

162 
	`__buûtö_mem˝y
((*)
p
, (c⁄° *)
ªs
, 
size
);

163 
	`b¨rõr
();

165 
	}
}

167 #¥agm®
GCC
 
dügno°ic
 
p›


192 
	#READ_ONCE
(
x
) \

194 uni⁄ { 
	`ty≥of
(
x
Ë
__vÆ
; 
__c
[1]; } 
__u
; \

195 
	`__ªad_⁄˚_size
(&(
x
), 
__u
.
__c
, (x)); \

196 
__u
.
__vÆ
; \

197 })

	)

199 
	#WRITE_ONCE
(
x
, 
vÆ
) \

201 uni⁄ { 
	`ty≥of
(
x
Ë
__vÆ
; 
__c
[1]; } 
__v
 = \

202 { .
__vÆ
 = (
	`ty≥of
(
x
))(
vÆ
) }; \

203 
	`__wrôe_⁄˚_size
(&(
x
), 
__v
.
__c
, (x)); \

204 
__v
.
__vÆ
; \

205 })

	)

207 
__©åibuã__
((
__n‹ëu∫__
)Ë
h™g
();

	@inc/debug.h

3 #i‚de‡
DEBUG_H_


4 
	#DEBUG_H_


	)

6 
	~<°döt.h
>

7 
	~<°dlib.h
>

9 #ifde‡
__˝lu•lus


13 
íabÀ_log
();

14 
dißbÀ_log
();

15 
debug_begö
(
uöt16_t
 
bps
);

17 
debug_wrôe
(c⁄° * 
ch
);

18 
debug_¥öén
(c⁄° *
s
);

19 
debug_¥öt_hex
(
uöt8_t
 
ch
);

20 
debug_¥öt_öt
(
i
);

21 
debug_¥öt
(
size_t
 
l
);

22 
debug_¥öt_ch¨
(
ch
);

23 
debug_¥öt_Êﬂt
(
f
);

24 
debug_Êush
();

26 
_putch¨
(
ch¨a˘î
);

28 #ifde‡
__˝lu•lus


	@inc/ds18b20.h

1 #i‚de‡
DS18B20_H


2 
	#DS18B20_H


	)

4 
	~<⁄e_wúe.h
>

5 
	~<°döt.h
>

8 
	sds18b20_ãmp
 {

9 
uöt16_t
 
	möãgî
:12;

10 
uöt16_t
 
	m‰ac
;

11 
	msign
;

14 
	sds18b20
 {

15 
uöt32_t
 
	mp‹t
;

16 
uöt16_t
 
	mpö
;

17 
ds18b20_ãmp
 
	mãmp
;

18 
uöt8_t
 
	mid
[8];

19 
	mtimî_id
;

25 
	mDS18_SLEEP
,

26 
	mDS18_RESETTING
,

27 
	mDS18_DETECTING
,

28 
	mDS18_DETDONE
,

29 
	mDS18_RDYTOSEND
,

30 
	mDS18_READING
,

31 
	mDS18_CONVERTIN
,

32 
	mDS18_ERROR


33 } 
	tds18b20_°©e
;

36 
ds18b20_öô
(
ds18b20
 *
obj
);

37 
ds18b20_exô
(
ds18b20
 *
obj
);

38 
ds18b20_ãmp
 
ds18b20_ªad_ãmp
(
ds18b20
 *
obj
);

39 *
ds18b20_ãmp2°r
(
ds18b20_ãmp
 *
obj
, 
°r
[]);

42 
ds18b20_c⁄vît_ãmp
(
ds18b20
 *
obj
);

43 
ds18b20_ãmp
 
ds18b20_ªad_ãmp_by_id
(
ds18b20
 *
obj
, c⁄° 
uöt8_t
 * 
id
);

44 
ds18b20_ªad_id
(
ds18b20
 * 
obj
);

45 
check_¸c
(c⁄° 
uöt8_t
 
d©a
[9]);

	@inc/irq.h

1 #i‚de‡
CORE_IRQ_H


2 
	#CORE_IRQ_H


	)

4 
	~"comm⁄.h
"

6 
	eúqªtu∫
 {

7 
	mIRQ_NONE
 = 0,

8 
	mIRQ_HANDLED
 = 
BIT
(0),

11 
úqªtu∫
 
	túqªtu∫_t
;

12 
	$úqªtu∫_t
 (*
	túq_h™dÀr_t
)(
	túq
, *
	td©a
);

14 
	súq_a˘i⁄
 {

15 
úq_h™dÀr_t
 
h™dÀr
;

16 
úq
;

17 c⁄° *
«me
;

18 *
d©a
;

19 
úq_a˘i⁄
 *
√xt
;

22 
	`úq_öô
();

23 
	`úq_exô
();

24 
	`úq_ªque°
(
úq_a˘i⁄
 *
a˘i⁄
);

25 
	`úq_‰ì
(
úq_a˘i⁄
 *
a˘i⁄
);

	@inc/msc.h

40 #i‚de‡
__USB_PRIVATE_H


41 
	#__USB_PRIVATE_H


	)

43 
	#MAX_USER_CONTROL_CALLBACK
 4

	)

44 
	#MAX_USER_SET_CONFIG_CALLBACK
 4

	)

46 
	#MIN
(
a
, 
b
Ë(◊Ë< (bË? (aË: (b))

	)

49 
	s_usbd_devi˚
 {

50 c⁄° 
usb_devi˚_des¸ùt‹
 *
	mdesc
;

51 c⁄° 
usb_c⁄fig_des¸ùt‹
 *
	mc⁄fig
;

52 c⁄° **
	m°rögs
;

53 
	mnum_°rögs
;

55 
uöt8_t
 *
	m˘æ_buf
;

56 
uöt16_t
 
	m˘æ_buf_Àn
;

58 
uöt8_t
 
	mcuºít_addªss
;

59 
uöt8_t
 
	mcuºít_c⁄fig
;

61 
uöt16_t
 
	mpm_t›
;

64 (*
	mu£r_ˇŒback_ª£t
)();

65 (*
	mu£r_ˇŒback_su•íd
)();

66 (*
	mu£r_ˇŒback_ªsume
)();

67 (*
	mu£r_ˇŒback_sof
)();

69 
	susb_c⁄åﬁ_°©e
 {

71 
	mIDLE
, 
	mSTALLED
,

72 
	mDATA_IN
, 
	mLAST_DATA_IN
, 
	mSTATUS_IN
,

73 
	mDATA_OUT
, 
	mLAST_DATA_OUT
, 
	mSTATUS_OUT
,

74 } 
	m°©e
;

75 
usb_£tup_d©a
 
ªq
 
__©åibuã__
((
Æig√d
(4)));

76 
uöt8_t
 *
	m˘æ_buf
;

77 
uöt16_t
 
	m˘æ_Àn
;

78 
usbd_c⁄åﬁ_com∂ëe_ˇŒback
 
	mcom∂ëe
;

79 } 
	mc⁄åﬁ_°©e
;

81 
	su£r_c⁄åﬁ_ˇŒback
 {

82 
usbd_c⁄åﬁ_ˇŒback
 
	mcb
;

83 
uöt8_t
 
	mty≥
;

84 
uöt8_t
 
	mty≥_mask
;

85 } 
	mu£r_c⁄åﬁ_ˇŒback
[
MAX_USER_CONTROL_CALLBACK
];

87 
usbd_ídpoöt_ˇŒback
 
	mu£r_ˇŒback_˘r
[8][3];

90 
usbd_£t_c⁄fig_ˇŒback
 
	mu£r_ˇŒback_£t_c⁄fig
[
MAX_USER_SET_CONFIG_CALLBACK
];

92 
usbd_£t_Æt£âög_ˇŒback
 
	mu£r_ˇŒback_£t_Æt£âög
;

94 c⁄° 
_usbd_drivî
 *
	mdrivî
;

98 
uöt16_t
 
	mfifo_mem_t›
;

99 
uöt16_t
 
	mfifo_mem_t›_ï0
;

100 
uöt8_t
 
	mf‹˚_«k
[4];

105 
uöt32_t
 
	md€±siz
[4];

111 
uöt16_t
 
	mrxb˙t
;

114 
	e_usbd_å™ß˘i⁄
 {

115 
	mUSB_TRANSACTION_IN
,

116 
	mUSB_TRANSACTION_OUT
,

117 
	mUSB_TRANSACTION_SETUP
,

123 
_usbd_c⁄åﬁ_ö
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ó
);

124 
_usbd_c⁄åﬁ_out
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ó
);

125 
_usbd_c⁄åﬁ_£tup
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ó
);

127 
_usbd_°™d¨d_ªque°_devi˚
(
usbd_devi˚
 *
usbd_dev
,

128 
usb_£tup_d©a
 *
ªq
, 
uöt8_t
 **
buf
,

129 
uöt16_t
 *
Àn
);

130 
_usbd_°™d¨d_ªque°_öãrÁ˚
(
usbd_devi˚
 *
usbd_dev
,

131 
usb_£tup_d©a
 *
ªq
, 
uöt8_t
 **
buf
,

132 
uöt16_t
 *
Àn
);

133 
_usbd_°™d¨d_ªque°_ídpoöt
(
usbd_devi˚
 *
usbd_dev
,

134 
usb_£tup_d©a
 *
ªq
, 
uöt8_t
 **
buf
,

135 
uöt16_t
 *
Àn
);

136 
_usbd_°™d¨d_ªque°
(
usbd_devi˚
 *
usbd_dev
, 
usb_£tup_d©a
 *
ªq
,

137 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
);

139 
_usbd_ª£t
(
usbd_devi˚
 *
usbd_dev
);

142 
	s_usbd_drivî
 {

143 
	musbd_devi˚
 *(*
	möô
)();

144 (*
	m£t_addªss
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
);

145 (*
	mï_£tup
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
, uöt8_à
	mty≥
,

146 
uöt16_t
 
	mmax_size
, 
usbd_ídpoöt_ˇŒback
 
	mcb
);

147 (*
	mï_ª£t
)(
usbd_devi˚
 *
	musbd_dev
);

148 (*
	mï_°Æl_£t
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
,

149 
uöt8_t
 
	m°Æl
);

150 (*
	mï_«k_£t
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
, uöt8_à
	m«k
);

151 
uöt8_t
 (*
ï_°Æl_gë
)(
usbd_devi˚
 *
	musbd_dev
, uöt8_à
	maddr
);

152 
uöt16_t
 (*
ï_wrôe_∑ckë
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
,

153 c⁄° *
	mbuf
, 
uöt16_t
 
	mÀn
);

154 
uöt16_t
 (*
ï_ªad_∑ckë
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
,

155 *
	mbuf
, 
uöt16_t
 
	mÀn
);

156 (*
	mpﬁl
)(
usbd_devi˚
 *
	musbd_dev
);

157 (*
	mdisc⁄√˘
)(
usbd_devi˚
 *
	musbd_dev
, 
boﬁ
 
	mdisc⁄√˘ed
);

158 
uöt32_t
 
	mba£_addªss
;

159 
boﬁ
 
	m£t_addªss_bef‹e_°©us
;

160 
uöt16_t
 
	mrx_fifo_size
;

	@inc/one_wire.h

1 #i‚de‡
ONE_WIRE_H


2 
	#ONE_WIRE_H


	)

4 
	~<°döt.h
>

6 
	sow
 {

7 
uöt32_t
 
	mp‹t
;

8 
uöt16_t
 
	mpö
;

11 
ow_öô
(
ow
 *
obj
);

12 
ow_exô
(
ow
 *
obj
);

13 
ow_ª£t_pul£
(
ow
 *
obj
);

14 
ow_wrôe_byã
(
ow
 *
obj
, 
uöt8_t
 
byã
);

15 
öt8_t
 
ow_ªad_byã
(
ow
 *
obj
);

	@inc/ramdisk.h

21 #i‚de‡
__RAMDISK_H


22 
	#__RAMDISK_H


	)

24 
	~<°döt.h
>

26 
ømdisk_öô
();

27 
ømdisk_ªad
(
uöt32_t
 
lba
, 
uöt8_t
 *
c›y_to
);

28 
ømdisk_wrôe
(
uöt32_t
 
lba
, c⁄° 
uöt8_t
 *
c›y_‰om
);

29 
ømdisk_blocks
();

	@inc/rtc.h

1 #i‚de‡
RTC_H


2 
	#RTC_H


	)

4 
	~<°döt.h
>

6 (*
	tπc_Æ¨m_t
)();

9 
	sπc_tm
 {

10 
uöt8_t
 
ss
;

11 
uöt8_t
 
mm
;

12 
uöt8_t
 
hh
;

13 
uöt8_t
 
day
;

14 
uöt8_t
 
d©e
;

15 
uöt8_t
 
m⁄th
;

16 
uöt8_t
 
yór
;

20 
	sπc_devi˚
 {

21 
uöt32_t
 
˛ock_sour˚
;

22 
uöt32_t
 
¥esˇÀ_vÆ
;

23 
πc_tm
 
time
;

24 
uöt8_t
 
Æ¨m
;

25 
πc_Æ¨m_t
 
cb
;

29 
	`πc_öô
(
πc_devi˚
 *
obj
);

30 
	`£t_Æ¨m
(
uöt8_t
 
£cs
);

	@inc/sched.h

2 #i‚de‡
CORE_SCHED_H


3 
	#CORE_SCHED_H


	)

5 
	~"comm⁄.h
"

6 
	~<°dboﬁ.h
>

7 
	~<°döt.h
>

9 
	#TASK_NR
 10

	)

11 (*
	tèsk_func_t
)(*
	td©a
);

13 
	`sched_öô
();

14 
	$sched_°¨t
(Ë
	`__©åibuã__
((
__n‹ëu∫__
));

15 
	`sched_add_èsk
(c⁄° *
«me
, 
èsk_func_t
 
func
, *
d©a
,

16 *
èsk_id
);

17 
	`sched_dñ_èsk
(
èsk_id
);

18 
	`sched_£t_ªady
(
èsk_id
);

	@inc/swtimer.h

1 #i‚de‡
CORE_SWTIMER_H


2 
	#CORE_SWTIMER_H


	)

4 
	~<lib›ícm3/°m32/rcc.h
>

5 
	~<°döt.h
>

8 
	#SWTIMER_HW_OVERFLOW
 5

	)

10 (*
	tswtimî_ˇŒback_t
)(*
	td©a
);

13 
	sswtimî_hw_tim
 {

14 
uöt32_t
 
ba£
;

15 
uöt8_t
 
úq
;

16 
rcc_≥rùh_r°
 
r°
;

18 
uöt32_t
 
¨r
;

19 
uöt32_t
 
psc
;

23 
	`swtimî_öô
(c⁄° 
swtimî_hw_tim
 *
hw_tim
);

24 
	`swtimî_exô
();

25 
	`swtimî_ª£t
();

28 
	`swtimî_tim_ªgi°î
(
swtimî_ˇŒback_t
 
cb
, *
d©a
, 
≥riod
);

29 
	`swtimî_tim_dñ
(
id
);

30 
	`swtimî_tim_°¨t
(
id
);

31 
	`swtimî_tim_°›
(
id
);

32 
	`swtimî_tim_ª£t
(
id
);

33 
	`swtimî_tim_£t_≥riod
(
id
, 
≥riod
);

34 
	`swtimî_tim_gë_ªmaöög
(
id
);

	@inc/systick.h

1 #i‚de‡
CORE_SYSTICK_H


2 
	#CORE_SYSTICK_H


	)

4 
	~<°döt.h
>

6 
sy°ick_öô
();

7 
sy°ick_exô
();

8 
uöt32_t
 
sy°ick_gë_time_ms
();

9 
uöt32_t
 
sy°ick_gë_time_us
();

10 
uöt32_t
 
sy°ick_ˇlc_diff_ms
(uöt32_à
t1
, uöt32_à
t2
);

	@inc/usb_conf.h

19 #i‚de‡
USB_CONF_H_INCLUDED


20 
	#USB_CONF_H_INCLUDED


	)

22 
	~<lib›ícm3/usb/usbd.h
>

24 
	#USB_VID
 0x1209

	)

25 
	#USB_PID
 0x1985

26 
	#USB_SERIAL_NUM_LENGTH
 24

	)

27 
	#USB_CONTROL_BUF_SIZE
 256

28 
	#MAX_USB_PACKET_SIZE
 64

29 

	)

33 
	#STORAGE_AND_SERIAL_USB_INTERFACE


34 

	)

38 #ifde‡
ALL_USB_INTERFACES


39 
	#INTF_DFU
 0

	)

40 
	#INTF_MSC
 1

	)

41 
	#INTF_COMM
 2

	)

42 
	#INTF_DATA
 3

	)

45 #ifde‡
STORAGE_AND_SERIAL_USB_INTERFACE


46 
	#INTF_MSC
 0

	)

47 
	#INTF_COMM
 1

48 
	#INTF_DATA
 2

	)

51 #ifde‡
SERIAL_USB_INTERFACE


52 
	#INTF_COMM
 0

53 
	#INTF_DATA
 1

	)

57 
	#MSC_OUT
 0x01

	)

58 
	#DATA_OUT
 0x03

	)

60 
	#MSC_IN
 0x82

	)

61 
	#DATA_IN
 0x84

	)

62 
	#COMM_IN
 0x85

	)

64 #ifde‡
NOTUSED


65 
	#DATA_IN
 0x82

	)

66 
	#COMM_IN
 0x83

	)

67 
	#MSC_IN
 0x84

	)

69 
	#DATA_OUT
 0x01

	)

70 
	#MSC_OUT
 0x02

	)

73 
usb_£t_£rül_numbî
(c⁄° * 
£rül
);

74 
èrgë_gë_£rül_numbî
(* 
de°
, 
size_t
 
max_ch¨s
);

76 
usbd_devi˚
* 
usb_£tup
();

77 
msc_£tup
(
usbd_devi˚
* 
usbd_dev0
);

78 
uöt16_t
 
£nd_msc_∑ckë
(c⁄° *
buf
, 
Àn
);

79 
dump_usb_ªque°
(c⁄° *
msg
, 
usb_£tup_d©a
 *
ªq
);

80 
aggªg©e_ªgi°î_c⁄fig_ˇŒback
(

81 
usbd_devi˚
 *
usbd_dev
,

82 
usbd_£t_c⁄fig_ˇŒback
 
ˇŒback
);

83 
aggªg©e_ªgi°î_ˇŒback
(

84 
usbd_devi˚
 *
usbd_dev
,

85 
uöt8_t
 
ty≥
,

86 
uöt8_t
 
ty≥_mask
,

87 
usbd_c⁄åﬁ_ˇŒback
 
ˇŒback
);

	@inc/w25q_msc.h

1 #i‚de‡
W25Q_MSC


2 
	#W25Q_MSC


	)

4 
	#FLASH_SIZE
 8388608l

5 
	#FLASH_MAX_BLOCKS
 (
FLASH_SIZE
 / 512)

	)

7 
wrôe_block
(
uöt32_t
 
lba
, c⁄° 
uöt8_t
 *
c›y_‰om
);

8 
ªad_block
(
uöt32_t
 
block_no
, 
uöt8_t
 *
d©a
);

	@inc/winbond.h

4 #i‚de‡
WINBOND_H


5 
	#WINBOND_H


	)

7 
	~<°döt.h
>

8 
	~<°dboﬁ.h
>

10 
	#W25_CMD_MANUF_DEVICE
 0x90

	)

11 
	#W25_CMD_JEDEC_ID
 0x9F

	)

12 
	#W25_CMD_WRITE_EN
 0x06

	)

13 
	#W25_CMD_WRITE_DI
 0x04

	)

14 
	#W25_CMD_READ_SR1
 0x05

	)

15 
	#W25_CMD_READ_SR2
 0x35

	)

16 
	#W25_CMD_CHIP_ERASE
 0xC7

	)

17 
	#W25_CMD_READ_DATA
 0x03

	)

18 
	#W25_CMD_FAST_READ
 0x0B

	)

19 
	#W25_CMD_WRITE_DATA
 0x02

	)

20 
	#W25_CMD_READ_UID
 0x4B

	)

21 
	#W25_CMD_PWR_ON
 0xAB

	)

22 
	#W25_CMD_PWR_OFF
 0xB9

	)

23 
	#W25_CMD_ERA_SECTOR
 0x20

	)

24 
	#W25_CMD_ERA_32K
 0x52

	)

25 
	#W25_CMD_ERA_64K
 0xD8

	)

27 
	#DUMMY
 0x00

	)

29 
	#W25_SR1_BUSY
 0x01

	)

30 
	#W25_SR1_WEL
 0x02

	)

32 c⁄° *
	gˇp
[3] 
__©åibuã__
((
unu£d
)) = {

39 
uöt16_t
 
w25_gë_ˇ∑côy
 (
uöt32_t
 
•i
);

41 
uöt8_t
 
w25_ªad_§1
(
uöt32_t
 
•i
);

42 
uöt8_t
 
w25_ªad_§2
(
uöt32_t
 
•i
);

43 
w25_waô
(
uöt32_t
 
•i
);

44 
boﬁ
 
w25_is_w¥Ÿe˘
(
uöt32_t
 
•i
);

45 
w25_wrôe_í
(
uöt32_t
 
•i
,
boﬁ
 
í
);

47 
uöt16_t
 
w25_m™uf_devi˚
(
uöt32_t
 
•i
);

48 
uöt32_t
 
w25_JEDEC_ID
(uöt32_à
•i
);

49 
w25_ªad_uid
(
uöt32_t
 
•i
,*
buf
,
uöt16_t
 
byãs
);

51 
w25_powî
(
uöt32_t
 
•i
,
boﬁ
 
⁄
);

53 
uöt32_t
 
w25_ªad_d©a
(uöt32_à
•i
,uöt32_à
addr
,*
d©a
,uöt32_à
byãs
);

54 
uöt32_t
 
w25_wrôe_d©a
(uöt32_à
•i
,uöt32_à
addr
,*
d©a
,uöt32_à
byãs
);

56 
boﬁ
 
w25_chù_îa£
(
uöt32_t
 
•i
);

57 
boﬁ
 
w25_îa£_block
(
uöt32_t
 
•i
,uöt32_à
addr
,
uöt8_t
 
cmd
);

59 
w25_•i_£tup
(

60 
uöt32_t
 
•i
,

61 
boﬁ
 
bôs8
,

62 
boﬁ
 
msbfú°
,

63 
boﬁ
 
mode0
,

64 
uöt8_t
 
Â˛k_div


	@lib/libopencm3/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 
	gPREFIX
 ?
¨m
-
n⁄e
-
óbi
-

22 
STYLECHECK
 :
s¸ùts
/
check∑tch
.
∂


23 
STYLECHECKFLAGS
 :--
no
-
åì
 -
f
 --
ãr£
 --
maûback


25 
TARGETS
 ?
°m32
/
f0
 stm32/
f1
 stm32/
f2
 stm32/
f3
 stm32/
f4
 stm32/
f7
 \

26 
°m32
/
l0
 stm32/
l1
 stm32/
l4
 \

27 
°m32
/
g0
 stm32/
g4
 \

28 
°m32
/
h7
 \

29 
gd32
/
f1x0
 \

30 
Õc13xx
 
Õc17xx
 
Õc43xx
/
m4
Üpc43xx/
m0
 \

31 
lm3s
 
lm4f
 
m•432
/
e4
 \

32 
efm32
/
tg
Éfm32/
g
Éfm32/
lg
Éfm32/
gg
Éfm32/
hg
Éfm32/
wg
 \

33 
efm32
/
ezr32wg
 \

34 
ßm
/3®ßm/3
n
 sam/3
s
 sam/3u sam/3x sam/4l \

35 
ßm
/
d
 \

36 
vf6xx
 \

37 
swm050
 \

38 
∑c55xx


40 #Bê
sûít
 
≥r
 , 
but
 'makêV=1' 
wûl
 
show
 
Æl
 
compûî
 
ˇŒs
.

41 
i‚eq
 (
$
(
V
),1)

42 
	gQ
 := @

43 #Dÿ
nŸ
 
¥öt
 "Entering directory ...".

44 
MAKEFLAGS
 +--
no
-
¥öt
-
dúe˘‹y


45 
ídif


47 #Avoid 
the
 
u£
 
of
 
shñl
 
föd
, 
wödows
 
com∑tibûôy


48 
	gIRQ_DEFN_FILES
 :
$
(
f‹óch
 
TARGET
,$(
TARGETS
),$(
wûdˇrd
 
ö˛ude
/
lib›ícm3
/$(TARGET)/
úq
.
js⁄
))

49 
	gSTYLECHECKFILES
 :
$
(
wûdˇrd
 
ö˛ude
 * *

50  *.
h
 
lib
 *.hÜib *

51  *.
c
 
lib
 *.cÜib *

	@lib/libopencm3/doc/Makefile

1 #Makefûê
to
 
buûd
 
lib›ícm3
 
documíèti⁄


3 #14 
Sïãmbî
 2012

4 #(
C
Ë
Kí
 
S¨kõs
 <
kßrkõs
@
öã∫ode
.
⁄
.
√t
>

6 #£tu∞
TARGETS
 
nŸ
 
£t
 
Àgacy
 
™d
 
ó£
 
of
 
debug
.

7 
	gTARGETS
 ?
°m32
/
f0
 stm32/
f1
 stm32/
f2
 stm32/
f3
 stm32/
f4
 stm32/
f7
 stm32/
h7
 \

8 
°m32
/
l0
 stm32/
l1
 stm32/
l4
 \

9 
°m32
/
g0
 stm32/
g4
 \

10 
gd32
/
f1x0
 \

11 
efm32
/
g
Éfm32/
gg
Éfm32/
hg
Éfm32/
lg
Éfm32/
tg
 \

12 
efm32
/
wg
Éfm32/
ezr32wg
 \

13 
lm3s
 
lm4f
 \

14 
m•432
/
e4
 \

15 
Õc13xx
 
Õc17xx
 
Õc43xx
 \

16 
ßm
/3®ßm/3
n
 sam/3
s
 sam/3u sam/3x \

17 
ßm
/
d
 sam/4l \

18 
vf6xx
 \

19 
swm050
 \

20 
∑c55xx


23 
TARGETS_DIRS
 = 
$
(
sub°
 /,,
	$$
(
TARGETS
))

25 
doc
: 
html


28 
DoxygíLayout
.
xml
: 
ãm∂©es
/
DoxygíLayout_RoŸ
.xml

29 ../
s¸ùts
/
gídoxyœyout
.
py
 --
ãm∂©e
 
$
< --
out
 $@ 
	$$
(
TARGETS_DIRS
)

31 
deföe
 
gí_DOC_TARGET


32 
DOC_TARGETS
 +
	$doc_$
(1)

33 
CLEAN_TARGETS
 +
	`˛ón_$
(1)

35 
	`$
(1)/:

36 @
mkdú
 -
p
 
$$
@

38 
	`$
(1)/
doxy
.
sour˚li°
: $(1)/

39 @../
s¸ùts
/
gídoxyli°
 ../
lib
/
	`$
(
TARGET_SRC_DIR
) $(1)

41 
	`$
(1)/
Doxyfûe
: 
ãm∂©es
/
Doxyfûe_Devi˚
 | $(1)/

42 @
ˇt
 
$$
< | 
£d
 
s
/#devi˚#/
	`$
(1)/
g
 > $$@

44 
	`$
(1)/
	`DoxygíLayout_$
(1).
xml
: 
ãm∂©es
/
DoxygíLayout_Devi˚
.xml | $(1)/

45 @../
s¸ùts
/
gídoxyœyout
.
py
 --
ãm∂©e
 
$$
< --
out
 $$@ --
èrgë
 
	`$
(1Ë
	$$$
(
TARGETS_DIRS
)

47 
	$doc_$
(1): 
	`$
(1)/
doxy
.
sour˚li°
 $(1)/
Doxyfûe
 $(1)/
	`DoxygíLayout_$
(1).
xml


48 @(
cd
 
	`$
(1); 
doxygí
)

50 
	$˛ón_$
(1):

51 @
	`$
(
RM
Ë-
rf
 $(1)/
doxy
.
sour˚li°
 $(1)/
Doxyfûe
 $(1)/
DoxygíLayout_$1
.
xml
 $(1)/
	`doxygí_$
(1).
log
 $(1)/
html
 $(1)/$(1).
èg


53 
ídef


55 
	`$
(
f‹óch
 
TARGET_SRC_DIR
, $(
TARGETS
), $(
evÆ
 $(
ˇŒ
 
gí_DOC_TARGET
,$(
sub°
 /,,
	$$
(
TARGET_SRC_DIR
)))))

57 
html
: 
	$$
(
DOC_TARGETS
Ë
DoxygíLayout
.
xml


58 
doxygí


60 
˛ón
: 
	`$
(
CLEAN_TARGETS
)

61 @
rm
 -
rf
 
html
/ 
DoxygíLayout
.
xml
 
doxygí
.
log


63 .
PHONY
: 
doc
 
html
 
	`$
(
DOC_TARGETS
Ë$(
CLEAN_TARGETS
)

	@lib/libopencm3/include/libopencm3/cm3/assert.h

48 #i‚de‡
LIBOPENCM3_CM3_ASSERT_H


49 
	#LIBOPENCM3_CM3_ASSERT_H


	)

51 
	~<lib›ícm3/cm3/comm⁄.h
>

53 
	#CM3_LIKELY
(
ex¥
Ë(
	`__buûtö_ex≥˘
(!!”x¥), 1))

	)

55 #ifde‡
NDEBUG


56 
	#cm3_as£π
(
ex¥
Ë()0

	)

57 
	#cm3_as£π_nŸ_ªached
(Ëdÿ{ } 1)

	)

59 #ifde‡
CM3_ASSERT_VERBOSE


60 
	#cm3_as£π
(
ex¥
) do { \

61 i‡(
	`CM3_LIKELY
(
ex¥
)) { \

64 
	`cm3_as£π_Áûed_vîbo£
( \

65 
__FILE__
, 
__LINE__
, \

66 
__func__
, #expr); \

68 } 0)

	)

69 
	#cm3_as£π_nŸ_ªached
() \

70 
	`cm3_as£π_Áûed_vîbo£
( \

71 
__FILE__
, 
__LINE__
, \

72 
__func__
, 0)

	)

86 
	#cm3_as£π
(
ex¥
) do { \

87 i‡(
	`CM3_LIKELY
(
ex¥
)) { \

90 
	`cm3_as£π_Áûed
(); \

92 } 0)

	)

102 
	#cm3_as£π_nŸ_ªached
(Ë
	`cm3_as£π_Áûed
()

	)

106 
BEGIN_DECLS


116 
	$cm3_as£π_Áûed
(Ë
	`__©åibuã__
((
__n‹ëu∫__
));

131 
	$cm3_as£π_Áûed_vîbo£
(c⁄° *
fûe
, 
löe
, c⁄° *
func
,

132 c⁄° *
as£π_ex¥
Ë
	`__©åibuã__
((
__n‹ëu∫__
));

134 
END_DECLS


	@lib/libopencm3/include/libopencm3/cm3/common.h

20 #i‚de‡
LIBOPENCM3_CM3_COMMON_H


21 
	#LIBOPENCM3_CM3_COMMON_H


	)

23 #ifde‡
__˝lu•lus


25 
	#BEGIN_DECLS
 "C" {

	)

26 
	#END_DECLS
 }

	)

27 #ñi‡
deföed
(
__ASSEMBLER__
)

29 
	#BEGIN_DECLS
 .0

	)

30 
	#END_DECLS
 .
ídif


	)

33 
	#BEGIN_DECLS


	)

34 
	#END_DECLS


	)

39 #ifde‡
__GNUC__


40 #i‡
__GNUC__
 > 4 || (__GNUC__ =4 && 
__GNUC_MINOR__
 > 4)

41 
	#LIBOPENCM3_DEPRECATED
(
x
Ë
	`__©åibuã__
((
	`dïªˇãd
(x)))

	)

43 
	#LIBOPENCM3_DEPRECATED
(
x
Ë
	`__©åibuã__
((
dïªˇãd
))

	)

46 
	#LIBOPENCM3_DEPRECATED
(
x
)

	)

50 #i‡
deföed
 (
__ASSEMBLER__
)

51 
	#MMIO8
(
addr
Ë◊ddr)

	)

52 
	#MMIO16
(
addr
Ë◊ddr)

	)

53 
	#MMIO32
(
addr
Ë◊ddr)

	)

54 
	#MMIO64
(
addr
Ë◊ddr)

	)

56 
	#BBIO_SRAM
(
addr
, 
bô
) \

57 (((
addr
Ë& 0x0FFFFFË* 32 + 0x22000000 + (
bô
Ë* 4)

	)

59 
	#BBIO_PERIPH
(
addr
, 
bô
) \

60 (((
addr
Ë& 0x0FFFFFË* 32 + 0x42000000 + (
bô
Ë* 4)

	)

63 
	~<°döt.h
>

64 
	~<°dboﬁ.h
>

67 
	#MMIO8
(
addr
Ë(*(vﬁ©ûê
uöt8_t
 *)◊ddr))

	)

68 
	#MMIO16
(
addr
Ë(*(vﬁ©ûê
uöt16_t
 *)◊ddr))

	)

69 
	#MMIO32
(
addr
Ë(*(vﬁ©ûê
uöt32_t
 *)◊ddr))

	)

70 
	#MMIO64
(
addr
Ë(*(vﬁ©ûê
uöt64_t
 *)◊ddr))

	)

73 
	#BBIO_SRAM
(
addr
, 
bô
) \

74 
	`MMIO32
((((
uöt32_t
)
addr
Ë& 0x0FFFFFË* 32 + 0x22000000 + (
bô
Ë* 4)

	)

76 
	#BBIO_PERIPH
(
addr
, 
bô
) \

77 
	`MMIO32
((((
uöt32_t
)
addr
Ë& 0x0FFFFFË* 32 + 0x42000000 + (
bô
Ë* 4)

	)

81 
	#BIT0
 (1<<0)

	)

82 
	#BIT1
 (1<<1)

	)

83 
	#BIT2
 (1<<2)

	)

84 
	#BIT3
 (1<<3)

	)

85 
	#BIT4
 (1<<4)

	)

86 
	#BIT5
 (1<<5)

	)

87 
	#BIT6
 (1<<6)

	)

88 
	#BIT7
 (1<<7)

	)

89 
	#BIT8
 (1<<8)

	)

90 
	#BIT9
 (1<<9)

	)

91 
	#BIT10
 (1<<10)

	)

92 
	#BIT11
 (1<<11)

	)

93 
	#BIT12
 (1<<12)

	)

94 
	#BIT13
 (1<<13)

	)

95 
	#BIT14
 (1<<14)

	)

96 
	#BIT15
 (1<<15)

	)

97 
	#BIT16
 (1<<16)

	)

98 
	#BIT17
 (1<<17)

	)

99 
	#BIT18
 (1<<18)

	)

100 
	#BIT19
 (1<<19)

	)

101 
	#BIT20
 (1<<20)

	)

102 
	#BIT21
 (1<<21)

	)

103 
	#BIT22
 (1<<22)

	)

104 
	#BIT23
 (1<<23)

	)

105 
	#BIT24
 (1<<24)

	)

106 
	#BIT25
 (1<<25)

	)

107 
	#BIT26
 (1<<26)

	)

108 
	#BIT27
 (1<<27)

	)

109 
	#BIT28
 (1<<28)

	)

110 
	#BIT29
 (1<<29)

	)

111 
	#BIT30
 (1<<30)

	)

112 
	#BIT31
 (1<<31)

	)

	@lib/libopencm3/include/libopencm3/cm3/cortex.h

31 #i‚de‡
LIBOPENCM3_CORTEX_H


32 
	#LIBOPENCM3_CORTEX_H


	)

36 
	~<°dboﬁ.h
>

37 
	~<°döt.h
>

44 
ölöe
 
	$cm_íabÀ_öãºu±s
()

46 
__asm__
 volatile ("CPSIE I\n");

47 
	}
}

54 
ölöe
 
	$cm_dißbÀ_öãºu±s
()

56 
__asm__
 volatile ("CPSID I\n");

57 
	}
}

64 
ölöe
 
	$cm_íabÀ_Áu…s
()

66 
__asm__
 volatile ("CPSIE F\n");

67 
	}
}

74 
ölöe
 
	$cm_dißbÀ_Áu…s
()

76 
__asm__
 volatile ("CPSID F\n");

77 
	}
}

86 
__©åibuã__
((
Æways_ölöe
))

87 
ölöe
 
boﬁ
 
	$cm_is_masked_öãºu±s
()

89 
uöt32_t
 
ªsu…
;

90 
__asm__
 vﬁ©ûê("MRS %0, PRIMASK" : "Ù" (
ªsu…
));

91  
ªsu…
;

92 
	}
}

94 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

102 
__©åibuã__
((
Æways_ölöe
))

103 
ölöe
 
boﬁ
 
	$cm_is_masked_Áu…s
()

105 
uöt32_t
 
ªsu…
;

106 
__asm__
 vﬁ©ûê("MRS %0, FAULTMASK" : "Ù" (
ªsu…
));

107  
ªsu…
;

108 
	}
}

121 
__©åibuã__
((
Æways_ölöe
))

122 
ölöe
 
uöt32_t
 
	$cm_mask_öãºu±s
(
uöt32_t
 
mask
)

124 
uöt32_t
 
ﬁd
;

125 
__asm__
 
	`__vﬁ©ûe__
("MRS %0, PRIMASK" : "Ù" (
ﬁd
));

126 
__asm__
 
	`__vﬁ©ûe__
("" : : : "memory");

127 
__asm__
 
	`__vﬁ©ûe__
("MSR PRIMASK, %0" : : "r" (
mask
));

128  
ﬁd
;

129 
	}
}

131 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

142 
__©åibuã__
((
Æways_ölöe
))

143 
ölöe
 
uöt32_t
 
	$cm_mask_Áu…s
(
uöt32_t
 
mask
)

145 
uöt32_t
 
ﬁd
;

146 
__asm__
 
	`__vﬁ©ûe__
 ("MRS %0, FAULTMASK" : "Ù" (
ﬁd
));

147 
__asm__
 
	`__vﬁ©ûe__
 ("" : : : "memory");

148 
__asm__
 
	`__vﬁ©ûe__
 ("MSR FAULTMASK, %0" : : "r" (
mask
));

149  
ﬁd
;

150 
	}
}

164 #i‡!
deföed
(
__DOXYGEN__
)

166 
ölöe
 
uöt32_t
 
	$__cm_©omic_£t
(
uöt32_t
 *
vÆ
)

168  
	`cm_mask_öãºu±s
(*
vÆ
);

169 
	}
}

171 
	#__CM_SAVER
(
°©e
) \

172 
__vÆ
 = (
°©e
), \

173 
__ßve
 
	`__©åibuã__
((
	`__˛ónup__
(
__cm_©omic_£t
))) = \

174 
	`__cm_©omic_£t
(&
__vÆ
)

	)

221 #i‡
deföed
(
__DOXYGEN__
)

222 
	#CM_ATOMIC_BLOCK
()

	)

224 
	#CM_ATOMIC_BLOCK
() \

225 
uöt32_t
 
	`__CM_SAVER
(
åue
), 
__my
 =Årue; __my; __my = 
Ál£
)

	)

275 #i‡
deföed
(
__DOXYGEN__
)

276 
	#CM_ATOMIC_CONTEXT
()

	)

278 
	#CM_ATOMIC_CONTEXT
(Ë
uöt32_t
 
	`__CM_SAVER
(
åue
)

	)

	@lib/libopencm3/include/libopencm3/cm3/doc-cm3.h

	@lib/libopencm3/include/libopencm3/cm3/dwt.h

20 #i‚de‡
LIBOPENCM3_CM3_DWT_H


21 
	#LIBOPENCM3_CM3_DWT_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

24 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

47 
	#DWT_CTRL
 
	`MMIO32
(
DWT_BASE
 + 0x00)

	)

50 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

67 
	#DWT_CYCCNT
 
	`MMIO32
(
DWT_BASE
 + 0x04)

	)

80 
	#DWT_CPICNT
 
	`MMIO32
(
DWT_BASE
 + 0x08)

	)

81 
	#DWT_EXCCNT
 
	`MMIO32
(
DWT_BASE
 + 0x0C)

	)

82 
	#DWT_SLEEPCNT
 
	`MMIO32
(
DWT_BASE
 + 0x10)

	)

83 
	#DWT_LSUCNT
 
	`MMIO32
(
DWT_BASE
 + 0x14)

	)

84 
	#DWT_FOLDCNT
 
	`MMIO32
(
DWT_BASE
 + 0x18)

	)

88 
	#DWT_PCSR
 
	`MMIO32
(
DWT_BASE
 + 0x1C)

	)

89 
	#DWT_COMP
(
n
Ë
	`MMIO32
(
DWT_BASE
 + 0x20 + (nË* 16)

	)

90 
	#DWT_MASK
(
n
Ë
	`MMIO32
(
DWT_BASE
 + 0x24 + (nË* 16)

	)

91 
	#DWT_FUNCTION
(
n
Ë
	`MMIO32
(
DWT_BASE
 + 0x28 + (nË* 16)

	)

94 
	#DWT_LSR
 
	`MMIO32
(
DWT_BASE
 + 
CORESIGHT_LSR_OFFSET
)

	)

96 
	#DWT_LAR
 
	`MMIO32
(
DWT_BASE
 + 
CORESIGHT_LAR_OFFSET
)

	)

105 
	#DWT_CTRL_NUMCOMP_SHIFT
 28

	)

106 
	#DWT_CTRL_NUMCOMP
 (0x0F << 
DWT_CTRL_NUMCOMP_SHIFT
)

	)

109 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

111 
	#DWT_CTRL_NOTRCPKT
 (1 << 27)

	)

112 
	#DWT_CTRL_NOEXTTRIG
 (1 << 26)

	)

113 
	#DWT_CTRL_NOCYCCNT
 (1 << 25)

	)

114 
	#DWT_CTRL_NOPRFCCNT
 (1 << 24)

	)

116 
	#DWT_CTRL_CYCEVTENA
 (1 << 22)

	)

117 
	#DWT_CTRL_FOLDEVTENA
 (1 << 21)

	)

118 
	#DWT_CTRL_LSUEVTENA
 (1 << 20)

	)

119 
	#DWT_CTRL_SLEEPEVTENA
 (1 << 19)

	)

120 
	#DWT_CTRL_EXCEVTENA
 (1 << 18)

	)

121 
	#DWT_CTRL_CPIEVTENA
 (1 << 17)

	)

122 
	#DWT_CTRL_EXCTRCENA
 (1 << 16)

	)

123 
	#DWT_CTRL_PCSAMPLENA
 (1 << 12)

	)

125 
	#DWT_CTRL_SYNCTAP_SHIFT
 10

	)

126 
	#DWT_CTRL_SYNCTAP
 (3 << 
DWT_CTRL_SYNCTAP_SHIFT
)

	)

127 
	#DWT_CTRL_SYNCTAP_DISABLED
 (0 << 
DWT_CTRL_SYNCTAP_SHIFT
)

	)

128 
	#DWT_CTRL_SYNCTAP_BIT24
 (1 << 
DWT_CTRL_SYNCTAP_SHIFT
)

	)

129 
	#DWT_CTRL_SYNCTAP_BIT26
 (2 << 
DWT_CTRL_SYNCTAP_SHIFT
)

	)

130 
	#DWT_CTRL_SYNCTAP_BIT28
 (3 << 
DWT_CTRL_SYNCTAP_SHIFT
)

	)

132 
	#DWT_CTRL_CYCTAP
 (1 << 9)

	)

134 
	#DWT_CTRL_POSTCNT_SHIFT
 5

	)

135 
	#DWT_CTRL_POSTCNT
 (0x0F << 
DWT_CTRL_POSTCNT_SHIFT
)

	)

137 
	#DWT_CTRL_POSTPRESET_SHIFT
 1

	)

138 
	#DWT_CTRL_POSTPRESET
 (0x0F << 
DWT_CTRL_POSTPRESET_SHIFT
)

	)

145 
	#DWT_CTRL_CYCCNTENA
 (1 << 0)

	)

151 
	#DWT_MASKx_MASK
 0x0F

	)

155 
	#DWT_FUNCTIONx_MATCHED
 (1 << 24)

	)

158 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

160 
	#DWT_FUNCTIONx_DATAVADDR1_SHIFT
 16

	)

161 
	#DWT_FUNCTIONx_DATAVADDR1
 (15 << 
DWT_FUNCTIONx_DATAVADDR1_SHIFT
)

	)

163 
	#DWT_FUNCTIONx_DATAVADDR0_SHIFT
 12

	)

164 
	#DWT_FUNCTIONx_DATAVADDR0
 (15 << 
DWT_FUNCTIONx_DATAVADDR0_SHIFT
)

	)

166 
	#DWT_FUNCTIONx_DATAVSIZE_SHIFT
 10

	)

167 
	#DWT_FUNCTIONx_DATAVSIZE
 (3 << 
DWT_FUNCTIONx_DATAVSIZE_SHIFT
)

	)

168 
	#DWT_FUNCTIONx_DATAVSIZE_BYTE
 (0 << 
DWT_FUNCTIONx_DATAVSIZE_SHIFT
)

	)

169 
	#DWT_FUNCTIONx_DATAVSIZE_HALF
 (1 << 
DWT_FUNCTIONx_DATAVSIZE_SHIFT
)

	)

170 
	#DWT_FUNCTIONx_DATAVSIZE_WORD
 (2 << 
DWT_FUNCTIONx_DATAVSIZE_SHIFT
)

	)

172 
	#DWT_FUNCTIONx_LNK1ENA
 (1 << 9)

	)

173 
	#DWT_FUNCTIONx_DATAVMATCH
 (1 << 8)

	)

174 
	#DWT_FUNCTIONx_CYCMATCH
 (1 << 7)

	)

175 
	#DWT_FUNCTIONx_EMITRANGE
 (1 << 5)

	)

179 
	#DWT_FUNCTIONx_FUNCTION
 15

	)

180 
	#DWT_FUNCTIONx_FUNCTION_DISABLED
 0

	)

183 #i‡
deföed
(
__ARM_ARCH_6M__
)

185 
	#DWT_FUNCTIONx_FUNCTION_PCWATCH
 4

	)

186 
	#DWT_FUNCTIONx_FUNCTION_DWATCH_R
 5

	)

187 
	#DWT_FUNCTIONx_FUNCTION_DWATCH_W
 6

	)

188 
	#DWT_FUNCTIONx_FUNCTION_DWATCH_RW
 7

	)

200 
BEGIN_DECLS


202 
boﬁ
 
dwt_íabÀ_cy˛e_cou¡î
();

203 
uöt32_t
 
dwt_ªad_cy˛e_cou¡î
();

205 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/cm3/fpb.h

20 #i‚de‡
LIBOPENCM3_CM3_FPB_H


21 
	#LIBOPENCM3_CM3_FPB_H


	)

30 #i‡!
deföed
(
__ARM_ARCH_7M__
Ë&& !deföed(
__ARM_ARCH_7EM__
)

39 
	#FPB_CTRL
 
	`MMIO32
(
FPB_BASE
 + 0)

	)

42 
	#FPB_REMAP
 
	`MMIO32
(
FPB_BASE
 + 4)

	)

45 
	#FPB_COMP
 (&
	`MMIO32
(
FPB_BASE
 + 8))

	)

48 
	#FPB_LSR
 
	`MMIO32
(
FPB_BASE
 + 
CORESIGHT_LSR_OFFSET
)

	)

50 
	#FPB_LAR
 
	`MMIO32
(
FPB_BASE
 + 
CORESIGHT_LAR_OFFSET
)

	)

59 
	#FPB_CTRL_NUM_CODE2_MASK
 (0x7 << 12)

	)

61 
	#FPB_CTRL_NUM_LIT_MASK
 (0x‡<< 8)

	)

63 
	#FPB_CTRL_NUM_CODE1_MASK
 (0x‡<< 4)

	)

67 
	#FPB_CTRL_KEY
 (1 << 1)

	)

69 
	#FPB_CTRL_ENABLE
 (1 << 0)

	)

77 
	#FPB_COMP_REPLACE_REMAP
 (0x0 << 30)

	)

78 
	#FPB_COMP_REPLACE_BREAK_LOWER
 (0x1 << 30)

	)

79 
	#FPB_COMP_REPLACE_BREAK_UPPER
 (0x2 << 30)

	)

80 
	#FPB_COMP_REPLACE_BREAK_BOTH
 (0x3 << 30)

	)

81 
	#FPB_COMP_REPLACE_MASK
 (0x3 << 30)

	)

89 
	#FPB_COMP_ENABLE
 (1 << 0)

	)

	@lib/libopencm3/include/libopencm3/cm3/itm.h

20 #i‚de‡
LIBOPENCM3_CM3_ITM_H


21 
	#LIBOPENCM3_CM3_ITM_H


	)

30 #i‡!
deföed
(
__ARM_ARCH_7M__
Ë&& !deföed(
__ARM_ARCH_7EM__
)

37 
	#ITM_STIM8
(
n
Ë(
	`MMIO8
(
ITM_BASE
 + (“)*4)))

	)

38 
	#ITM_STIM16
(
n
Ë(
	`MMIO16
(
ITM_BASE
 + (“)*4)))

	)

39 
	#ITM_STIM32
(
n
Ë(
	`MMIO32
(
ITM_BASE
 + (“)*4)))

	)

42 
	#ITM_TER
 (&
	`MMIO32
(
ITM_BASE
 + 0xE00))

	)

45 
	#ITM_TPR
 
	`MMIO32
(
ITM_BASE
 + 0xE40)

	)

48 
	#ITM_TCR
 
	`MMIO32
(
ITM_BASE
 + 0xE80)

	)

51 
	#ITM_LSR
 
	`MMIO32
(
ITM_BASE
 + 
CORESIGHT_LSR_OFFSET
)

	)

53 
	#ITM_LAR
 
	`MMIO32
(
ITM_BASE
 + 
CORESIGHT_LAR_OFFSET
)

	)

61 
	#ITM_STIM_FIFOREADY
 (1 << 0)

	)

77 
	#ITM_TCR_BUSY
 (1 << 23)

	)

78 
	#ITM_TCR_TRACE_BUS_ID_MASK
 (0x3‡<< 16)

	)

80 
	#ITM_TCR_TSPRESCALE_NONE
 (0 << 8)

	)

81 
	#ITM_TCR_TSPRESCALE_DIV4
 (1 << 8)

	)

82 
	#ITM_TCR_TSPRESCALE_DIV16
 (2 << 8)

	)

83 
	#ITM_TCR_TSPRESCALE_DIV64
 (3 << 8)

	)

84 
	#ITM_TCR_TSPRESCALE_MASK
 (3 << 8)

	)

86 
	#ITM_TCR_SWOENA
 (1 << 4)

	)

87 
	#ITM_TCR_TXENA
 (1 << 3)

	)

88 
	#ITM_TCR_SYNCENA
 (1 << 2)

	)

89 
	#ITM_TCR_TSENA
 (1 << 1)

	)

90 
	#ITM_TCR_ITMENA
 (1 << 0)

	)

	@lib/libopencm3/include/libopencm3/cm3/memorymap.h

20 #i‚de‡
LIBOPENCM3_CM3_MEMORYMAP_H


21 
	#LIBOPENCM3_CM3_MEMORYMAP_H


	)

26 
	#PPBI_BASE
 (0xE0000000U)

	)

29 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

31 
	#ITM_BASE
 (
PPBI_BASE
 + 0x0000)

	)

34 
	#DWT_BASE
 (
PPBI_BASE
 + 0x1000)

	)

37 
	#FPB_BASE
 (
PPBI_BASE
 + 0x2000)

	)

42 
	#SCS_BASE
 (
PPBI_BASE
 + 0xE000)

	)

47 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

48 
	#TPIU_BASE
 (
PPBI_BASE
 + 0x40000)

	)

54 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

56 
	#ITR_BASE
 (
SCS_BASE
 + 0x0000)

	)

60 
	#SYS_TICK_BASE
 (
SCS_BASE
 + 0x0010)

	)

63 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100)

	)

66 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00)

	)

69 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90)

	)

72 #i‡
deföed
(
__ARM_ARCH_6M__
)

74 
	#DEBUG_BASE
 (
SCS_BASE
 + 0x0DF0)

	)

78 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

80 
	#STIR_BASE
 (
SCS_BASE
 + 0x0F00)

	)

82 
	#ID_BASE
 (
SCS_BASE
 + 0x0FD0)

	)

91 
	#CORESIGHT_LSR_OFFSET
 0xfb4

	)

92 
	#CORESIGHT_LAR_OFFSET
 0xfb0

	)

95 
	#CORESIGHT_LSR_SLK
 (1<<1)

	)

97 
	#CORESIGHT_LSR_SLI
 (1<<0)

	)

99 
	#CORESIGHT_LAR_KEY
 0xC5ACCE55

	)

	@lib/libopencm3/include/libopencm3/cm3/mpu.h

37 #i‚de‡
LIBOPENCM3_MPU_H


38 
	#LIBOPENCM3_MPU_H


	)

40 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

41 
	~<lib›ícm3/cm3/comm⁄.h
>

49 
	#MPU_TYPE
 
	`MMIO32
(
MPU_BASE
 + 0x00)

	)

50 
	#MPU_CTRL
 
	`MMIO32
(
MPU_BASE
 + 0x04)

	)

51 
	#MPU_RNR
 
	`MMIO32
(
MPU_BASE
 + 0x08)

	)

52 
	#MPU_RBAR
 
	`MMIO32
(
MPU_BASE
 + 0x0C)

	)

53 
	#MPU_RASR
 
	`MMIO32
(
MPU_BASE
 + 0x10)

	)

64 
	#MPU_TYPE_IREGION_LSB
 16

	)

65 
	#MPU_TYPE_IREGION
 (0xFF << 
MPU_TYPE_IREGION_LSB
)

	)

67 
	#MPU_TYPE_DREGION_LSB
 8

	)

68 
	#MPU_TYPE_DREGION
 (0xFF << 
MPU_TYPE_DREGION_LSB
)

	)

70 
	#MPU_TYPE_SEPARATE
 (1<<0)

	)

77 
	#MPU_CTRL_PRIVDEFENA
 (1<<2)

	)

78 
	#MPU_CTRL_HFNMIENA
 (1<<1)

	)

79 
	#MPU_CTRL_ENABLE
 (1<<0)

	)

86 
	#MPU_RNR_REGION_LSB
 0

	)

87 
	#MPU_RNR_REGION
 (0xFF << 
MPU_RNR_REGION_LSB
)

	)

95 
	#MPU_RBAR_ADDR
 0xFFFFFFE0

	)

96 
	#MPU_RBAR_VALID
 (1<<4)

	)

97 
	#MPU_RBAR_REGION_LSB
 0

	)

98 
	#MPU_RBAR_REGION
 (0xF << 
MPU_RBAR_REGION_LSB
)

	)

105 
	#MPU_RASR_ATTRS_LSB
 16

	)

106 
	#MPU_RASR_ATTRS
 (0xFFFF << 
MPU_RASR_ATTRS_LSB
)

	)

107 
	#MPU_RASR_SRD_LSB
 8

	)

108 
	#MPU_RASR_SRD
 (0xFF << 
MPU_RASR_SRD_LSB
)

	)

109 
	#MPU_RASR_SIZE_LSB
 1

	)

110 
	#MPU_RASR_SIZE
 (0x1F << 
MPU_RASR_SIZE_LSB
)

	)

111 
	#MPU_RASR_ENABLE
 (1 << 0)

	)

118 
	#MPU_RASR_ATTR_XN
 (1 << 28)

	)

119 
	#MPU_RASR_ATTR_AP
 (7 << 24)

	)

120 
	#MPU_RASR_ATTR_AP_PNO_UNO
 (0 << 24)

	)

121 
	#MPU_RASR_ATTR_AP_PRW_UNO
 (1 << 24)

	)

122 
	#MPU_RASR_ATTR_AP_PRW_URO
 (2 << 24)

	)

123 
	#MPU_RASR_ATTR_AP_PRW_URW
 (3 << 24)

	)

124 
	#MPU_RASR_ATTR_AP_PRO_UNO
 (5 << 24)

	)

125 
	#MPU_RASR_ATTR_AP_PRO_URO
 (6 << 24)

	)

126 
	#MPU_RASR_ATTR_TEX
 (7 << 19)

	)

127 
	#MPU_RASR_ATTR_S
 (1 << 18)

	)

128 
	#MPU_RASR_ATTR_C
 (1 << 17)

	)

129 
	#MPU_RASR_ATTR_B
 (1 << 16)

	)

130 
	#MPU_RASR_ATTR_SCB
 (7 << 16)

	)

136 
BEGIN_DECLS


139 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/cm3/nvic.h

37 #i‚de‡
LIBOPENCM3_NVIC_H


38 
	#LIBOPENCM3_NVIC_H


	)

40 
	~<lib›ícm3/cm3/comm⁄.h
>

41 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

51 
	#NVIC_ISER
(
i£r_id
Ë
	`MMIO32
(
NVIC_BASE
 + 0x00 + \

52 ((
i£r_id
Ë* 4))

	)

60 
	#NVIC_ICER
(
i˚r_id
Ë
	`MMIO32
(
NVIC_BASE
 + 0x80 + \

61 ((
i˚r_id
Ë* 4))

	)

69 
	#NVIC_ISPR
(
i•r_id
Ë
	`MMIO32
(
NVIC_BASE
 + 0x100 + \

70 ((
i•r_id
Ë* 4))

	)

78 
	#NVIC_ICPR
(
i˝r_id
Ë
	`MMIO32
(
NVIC_BASE
 + 0x180 + \

79 ((
i˝r_id
Ë* 4))

	)

84 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

87 
	#NVIC_IABR
(
übr_id
Ë
	`MMIO32
(
NVIC_BASE
 + 0x200 + \

88 ((
übr_id
Ë* 4))

	)

97 #i‡
deföed
(
__ARM_ARCH_6M__
)

98 
	#NVIC_IPR32
(
ùr_id
Ë
	`MMIO32
(
NVIC_BASE
 + 0x300 + \

99 ((
ùr_id
Ë* 4))

	)

101 
	#NVIC_IPR
(
ùr_id
Ë
	`MMIO8
(
NVIC_BASE
 + 0x300 + \

102 (
ùr_id
))

	)

105 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

107 
	#NVIC_STIR
 
	`MMIO32
(
STIR_BASE
)

	)

120 
	#NVIC_NMI_IRQ
 -14

	)

121 
	#NVIC_HARD_FAULT_IRQ
 -13

	)

124 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

125 
	#NVIC_MEM_MANAGE_IRQ
 -12

	)

126 
	#NVIC_BUS_FAULT_IRQ
 -11

	)

127 
	#NVIC_USAGE_FAULT_IRQ
 -10

	)

131 
	#NVIC_SV_CALL_IRQ
 -5

	)

134 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

135 
	#DEBUG_MONITOR_IRQ
 -4

	)

139 
	#NVIC_PENDSV_IRQ
 -2

	)

140 
	#NVIC_SYSTICK_IRQ
 -1

	)

147 
	~<lib›ícm3/di•©ch/nvic.h
>

151 
BEGIN_DECLS


153 
nvic_íabÀ_úq
(
uöt8_t
 
úqn
);

154 
nvic_dißbÀ_úq
(
uöt8_t
 
úqn
);

155 
uöt8_t
 
nvic_gë_≥ndög_úq
(uöt8_à
úqn
);

156 
nvic_£t_≥ndög_úq
(
uöt8_t
 
úqn
);

157 
nvic_˛ór_≥ndög_úq
(
uöt8_t
 
úqn
);

158 
uöt8_t
 
nvic_gë_úq_íabÀd
(uöt8_à
úqn
);

159 
nvic_£t_¥i‹ôy
(
uöt8_t
 
úqn
, uöt8_à
¥i‹ôy
);

162 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

163 
uöt8_t
 
nvic_gë_a˘ive_úq
(uöt8_à
úqn
);

164 
nvic_gíî©e_so·w¨e_öãºu±
(
uöt16_t
 
úqn
);

167 
ª£t_h™dÀr
();

168 
nmi_h™dÀr
();

169 
h¨d_Áu…_h™dÀr
();

170 
sv_ˇŒ_h™dÀr
();

171 
≥nd_sv_h™dÀr
();

172 
sys_tick_h™dÀr
();

175 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

176 
mem_m™age_h™dÀr
();

177 
bus_Áu…_h™dÀr
();

178 
ußge_Áu…_h™dÀr
();

179 
debug_m⁄ô‹_h™dÀr
();

182 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/cm3/scb.h

21 #i‚de‡
LIBOPENCM3_SCB_H


22 
	#LIBOPENCM3_SCB_H


	)

34 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

35 
	~<lib›ícm3/cm3/comm⁄.h
>

43 
	#SCB_CPUID
 
	`MMIO32
(
SCB_BASE
 + 0x00)

	)

46 
	#SCB_ICSR
 
	`MMIO32
(
SCB_BASE
 + 0x04)

	)

49 
	#SCB_VTOR
 
	`MMIO32
(
SCB_BASE
 + 0x08)

	)

52 
	#SCB_AIRCR
 
	`MMIO32
(
SCB_BASE
 + 0x0C)

	)

55 
	#SCB_SCR
 
	`MMIO32
(
SCB_BASE
 + 0x10)

	)

58 
	#SCB_CCR
 
	`MMIO32
(
SCB_BASE
 + 0x14)

	)

65 #i‡
deföed
(
__ARM_ARCH_6M__
)

66 
	#SCB_SHPR32
(
ùr_id
Ë
	`MMIO32
(
SCS_BASE
 + 0xD18 + ((ùr_idË* 4))

	)

68 
	#SCB_SHPR
(
ùr_id
Ë
	`MMIO8
(
SCS_BASE
 + 0xD18 + (ùr_id))

	)

72 
	#SCB_SHCSR
 
	`MMIO32
(
SCB_BASE
 + 0x24)

	)

75 
	#SCB_DFSR
 
	`MMIO32
(
SCB_BASE
 + 0x30)

	)

78 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

80 
	#SCB_CFSR
 
	`MMIO32
(
SCB_BASE
 + 0x28)

	)

83 
	#SCB_HFSR
 
	`MMIO32
(
SCB_BASE
 + 0x2C)

	)

86 
	#SCB_MMFAR
 
	`MMIO32
(
SCB_BASE
 + 0x34)

	)

89 
	#SCB_BFAR
 
	`MMIO32
(
SCB_BASE
 + 0x38)

	)

92 
	#SCB_AFSR
 
	`MMIO32
(
SCB_BASE
 + 0x3C)

	)

95 
	#SCB_ID_PFR0
 
	`MMIO32
(
SCB_BASE
 + 0x40)

	)

98 
	#SCB_ID_PFR1
 
	`MMIO32
(
SCB_BASE
 + 0x44)

	)

101 
	#SCB_ID_DFR0
 
	`MMIO32
(
SCB_BASE
 + 0x48)

	)

104 
	#SCB_ID_AFR0
 
	`MMIO32
(
SCB_BASE
 + 0x4C)

	)

107 
	#SCB_ID_MMFR0
 
	`MMIO32
(
SCB_BASE
 + 0x50)

	)

110 
	#SCB_ID_MMFR1
 
	`MMIO32
(
SCB_BASE
 + 0x54)

	)

113 
	#SCB_ID_MMFR2
 
	`MMIO32
(
SCB_BASE
 + 0x58)

	)

116 
	#SCB_ID_MMFR3
 
	`MMIO32
(
SCB_BASE
 + 0x5C)

	)

119 
	#SCB_ID_ISAR0
 
	`MMIO32
(
SCB_BASE
 + 0x60)

	)

122 
	#SCB_ID_ISAR1
 
	`MMIO32
(
SCB_BASE
 + 0x64)

	)

125 
	#SCB_ID_ISAR2
 
	`MMIO32
(
SCB_BASE
 + 0x68)

	)

128 
	#SCB_ID_ISAR3
 
	`MMIO32
(
SCB_BASE
 + 0x6C)

	)

131 
	#SCB_ID_ISAR4
 
	`MMIO32
(
SCB_BASE
 + 0x70)

	)

134 
	#SCB_CPACR
 
	`MMIO32
(
SCB_BASE
 + 0x88)

	)

137 
	#SCB_FPCCR
 
	`MMIO32
(
SCB_BASE
 + 0x234)

	)

140 
	#SCB_FPCAR
 
	`MMIO32
(
SCB_BASE
 + 0x238)

	)

143 
	#SCB_FPDSCR
 
	`MMIO32
(
SCB_BASE
 + 0x23C)

	)

146 
	#SCB_MVFR0
 
	`MMIO32
(
SCB_BASE
 + 0x240)

	)

149 
	#SCB_MVFR1
 
	`MMIO32
(
SCB_BASE
 + 0x244)

	)

161 
	#SCB_CPUID_IMPLEMENTER_LSB
 24

	)

162 
	#SCB_CPUID_IMPLEMENTER
 (0xFF << 
SCB_CPUID_IMPLEMENTER_LSB
)

	)

164 
	#SCB_CPUID_VARIANT_LSB
 20

	)

165 
	#SCB_CPUID_VARIANT
 (0xF << 
SCB_CPUID_VARIANT_LSB
)

	)

170 
	#SCB_CPUID_CONSTANT_LSB
 16

	)

171 
	#SCB_CPUID_CONSTANT
 (0xF << 
SCB_CPUID_CONSTANT_LSB
)

	)

172 
	#SCB_CPUID_CONSTANT_ARMV6
 (0xC << 
SCB_CPUID_CONSTANT_LSB
)

	)

173 
	#SCB_CPUID_CONSTANT_ARMV7
 (0xF << 
SCB_CPUID_CONSTANT_LSB
)

	)

176 
	#SCB_CPUID_PARTNO_LSB
 4

	)

177 
	#SCB_CPUID_PARTNO
 (0xFFF << 
SCB_CPUID_PARTNO_LSB
)

	)

179 
	#SCB_CPUID_REVISION_LSB
 0

	)

180 
	#SCB_CPUID_REVISION
 (0xF << 
SCB_CPUID_REVISION_LSB
)

	)

188 
	#SCB_ICSR_NMIPENDSET
 (1 << 31)

	)

191 
	#SCB_ICSR_PENDSVSET
 (1 << 28)

	)

193 
	#SCB_ICSR_PENDSVCLR
 (1 << 27)

	)

195 
	#SCB_ICSR_PENDSTSET
 (1 << 26)

	)

197 
	#SCB_ICSR_PENDSTCLR
 (1 << 25)

	)

200 
	#SCB_ICSR_ISRPREEMPT
 (1 << 23)

	)

202 
	#SCB_ICSR_ISRPENDING
 (1 << 22)

	)

204 
	#SCB_ICSR_VECTPENDING_LSB
 12

	)

205 
	#SCB_ICSR_VECTPENDING
 (0x1FF << 
SCB_ICSR_VECTPENDING_LSB
)

	)

207 
	#SCB_ICSR_RETOBASE
 (1 << 11)

	)

210 
	#SCB_ICSR_VECTACTIVE_LSB
 0

	)

211 
	#SCB_ICSR_VECTACTIVE
 (0x1FF << 
SCB_ICSR_VECTACTIVE_LSB
)

	)

221 #i‡
deföed
(
__ARM_ARCH_6M__
)

223 
	#SCB_VTOR_TBLOFF_LSB
 7

	)

224 
	#SCB_VTOR_TBLOFF
 (0x1FFFFFF << 
SCB_VTOR_TBLOFF_LSB
)

	)

226 #ñi‡
deföed
(
CM1
)

229 #ñi‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

235 
	#SCB_VTOR_TBLOFF_LSB
 9

	)

236 
	#SCB_VTOR_TBLOFF
 (0x7FFFFF << 
SCB_VTOR_TBLOFF_LSB
)

	)

247 
	#SCB_AIRCR_VECTKEYSTAT_LSB
 16

	)

248 
	#SCB_AIRCR_VECTKEYSTAT
 (0xFFFF << 
SCB_AIRCR_VECTKEYSTAT_LSB
)

	)

249 
	#SCB_AIRCR_VECTKEY
 (0x05FA << 
SCB_AIRCR_VECTKEYSTAT_LSB
)

	)

252 
	#SCB_AIRCR_ENDIANESS
 (1 << 15)

	)

255 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

258 
	#SCB_AIRCR_PRIGROUP_GROUP16_NOSUB
 (0x3 << 8)

	)

259 
	#SCB_AIRCR_PRIGROUP_GROUP8_SUB2
 (0x4 << 8)

	)

260 
	#SCB_AIRCR_PRIGROUP_GROUP4_SUB4
 (0x5 << 8)

	)

261 
	#SCB_AIRCR_PRIGROUP_GROUP2_SUB8
 (0x6 << 8)

	)

262 
	#SCB_AIRCR_PRIGROUP_NOGROUP_SUB16
 (0x7 << 8)

	)

263 
	#SCB_AIRCR_PRIGROUP_MASK
 (0x7 << 8)

	)

264 
	#SCB_AIRCR_PRIGROUP_SHIFT
 8

	)

269 
	#SCB_AIRCR_SYSRESETREQ
 (1 << 2)

	)

271 
	#SCB_AIRCR_VECTCLRACTIVE
 (1 << 1)

	)

274 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

276 
	#SCB_AIRCR_VECTRESET
 (1 << 0)

	)

286 
	#SCB_SCR_SEVONPEND
 (1 << 4)

	)

289 
	#SCB_SCR_SLEEPDEEP
 (1 << 2)

	)

291 
	#SCB_SCR_SLEEPONEXIT
 (1 << 1)

	)

301 
	#SCB_CCR_STKALIGN
 (1 << 9)

	)

304 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

306 
	#SCB_CCR_BFHFNMIGN
 (1 << 8)

	)

309 
	#SCB_CCR_DIV_0_TRP
 (1 << 4)

	)

313 
	#SCB_CCR_UNALIGN_TRP
 (1 << 3)

	)

316 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

319 
	#SCB_CCR_USERSETMPEND
 (1 << 1)

	)

321 
	#SCB_CCR_NONBASETHRDENA
 (1 << 0)

	)

327 
	#SCB_SHPR_PRI_4_MEMMANAGE
 0

	)

328 
	#SCB_SHPR_PRI_5_BUSFAULT
 1

	)

329 
	#SCB_SHPR_PRI_6_USAGEFAULT
 2

	)

330 
	#SCB_SHPR_PRI_7_RESERVED
 3

	)

332 
	#SCB_SHPR_PRI_8_RESERVED
 4

	)

333 
	#SCB_SHPR_PRI_9_RESERVED
 5

	)

334 
	#SCB_SHPR_PRI_10_RESERVED
 6

	)

335 
	#SCB_SHPR_PRI_11_SVCALL
 7

	)

337 
	#SCB_SHPR_PRI_12_RESERVED
 8

	)

338 
	#SCB_SHPR_PRI_13_RESERVED
 9

	)

339 
	#SCB_SHPR_PRI_14_PENDSV
 10

	)

340 
	#SCB_SHPR_PRI_15_SYSTICK
 11

	)

347 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

349 
	#SCB_SHCSR_USGFAULTENA
 (1 << 18)

	)

351 
	#SCB_SHCSR_BUSFAULTENA
 (1 << 17)

	)

353 
	#SCB_SHCSR_MEMFAULTENA
 (1 << 16)

	)

357 
	#SCB_SHCSR_SVCALLPENDED
 (1 << 15)

	)

360 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

362 
	#SCB_SHCSR_BUSFAULTPENDED
 (1 << 14)

	)

364 
	#SCB_SHCSR_MEMFAULTPENDED
 (1 << 13)

	)

366 
	#SCB_SHCSR_USGFAULTPENDED
 (1 << 12)

	)

368 
	#SCB_SHCSR_SYSTICKACT
 (1 << 11)

	)

370 
	#SCB_SHCSR_PENDSVACT
 (1 << 10)

	)

373 
	#SCB_SHCSR_MONITORACT
 (1 << 8)

	)

375 
	#SCB_SHCSR_SVCALLACT
 (1 << 7)

	)

378 
	#SCB_SHCSR_USGFAULTACT
 (1 << 3)

	)

381 
	#SCB_SHCSR_BUSFAULTACT
 (1 << 1)

	)

383 
	#SCB_SHCSR_MEMFAULTACT
 (1 << 0)

	)

389 
	#SCB_CFSR_DIVBYZERO
 (1 << 25)

	)

391 
	#SCB_CFSR_UNALIGNED
 (1 << 24)

	)

394 
	#SCB_CFSR_NOCP
 (1 << 19)

	)

396 
	#SCB_CFSR_INVPC
 (1 << 18)

	)

398 
	#SCB_CFSR_INVSTATE
 (1 << 17)

	)

400 
	#SCB_CFSR_UNDEFINSTR
 (1 << 16)

	)

402 
	#SCB_CFSR_BFARVALID
 (1 << 15)

	)

405 
	#SCB_CFSR_STKERR
 (1 << 12)

	)

407 
	#SCB_CFSR_UNSTKERR
 (1 << 11)

	)

409 
	#SCB_CFSR_IMPRECISERR
 (1 << 10)

	)

411 
	#SCB_CFSR_PRECISERR
 (1 << 9)

	)

413 
	#SCB_CFSR_IBUSERR
 (1 << 8)

	)

415 
	#SCB_CFSR_MMARVALID
 (1 << 7)

	)

418 
	#SCB_CFSR_MSTKERR
 (1 << 4)

	)

420 
	#SCB_CFSR_MUNSTKERR
 (1 << 3)

	)

423 
	#SCB_CFSR_DACCVIOL
 (1 << 1)

	)

425 
	#SCB_CFSR_IACCVIOL
 (1 << 0)

	)

430 
	#SCB_HFSR_DEBUG_VT
 (1 << 31)

	)

432 
	#SCB_HFSR_FORCED
 (1 << 30)

	)

435 
	#SCB_HFSR_VECTTBL
 (1 << 1)

	)

449 
	#SCB_CPACR_NONE
 0

	)

450 
	#SCB_CPACR_PRIV
 1

	)

451 
	#SCB_CPACR_FULL
 3

	)

454 
	#SCB_CPACR_CP10
 (1 << 20)

	)

456 
	#SCB_CPACR_CP11
 (1 << 22)

	)

461 
BEGIN_DECLS


463 
	sscb_ex˚±i⁄_°ack_‰ame
 {

464 
uöt32_t
 
	mr0
;

465 
uöt32_t
 
	mr1
;

466 
uöt32_t
 
	mr2
;

467 
uöt32_t
 
	mr3
;

468 
uöt32_t
 
	mr12
;

469 
uöt32_t
 
	mÃ
;

470 
uöt32_t
 
	mpc
;

471 
uöt32_t
 
	mxp§
;

472 } 
__©åibuã__
((
∑cked
));

474 
	#SCB_GET_EXCEPTION_STACK_FRAME
(
f
) \

476 
asm
 volatile ("mov %[frameptr], sp" \

477 : [
‰amïå
]"Ù" (
f
)); \

478 } 0)

	)

480 
	$scb_ª£t_sy°em
(Ë
	`__©åibuã__
((
n‹ëu∫
));

483 #i‡
	`deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

484 
	$scb_ª£t_c‹e
(Ë
	`__©åibuã__
((
n‹ëu∫
));

485 
	`scb_£t_¥i‹ôy_groupög
(
uöt32_t
 
¥igroup
);

488 
END_DECLS


	@lib/libopencm3/include/libopencm3/cm3/scs.h

21 #i‚de‡
LIBOPENCM3_CM3_SCS_H


22 
	#LIBOPENCM3_CM3_SCS_H


	)

63 
	#SCS_DHCSR
 
	`MMIO32
(
SCS_BASE
 + 0xDF0)

	)

75 
	#SCS_DCRSR
 
	`MMIO32
(
SCS_BASE
 + 0xDF4)

	)

93 
	#SCS_DCRDR
 
	`MMIO32
(
SCS_BASE
 + 0xDF8)

	)

105 
	#SCS_DEMCR
 
	`MMIO32
(
SCS_BASE
 + 0xDFC)

	)

110 
	#SCS_DHCSR_DBGKEY
 0xA05F0000

	)

111 
	#SCS_DHCSR_C_DEBUGEN
 0x00000001

	)

112 
	#SCS_DHCSR_C_HALT
 0x00000002

	)

113 
	#SCS_DHCSR_C_STEP
 0x00000004

	)

114 
	#SCS_DHCSR_C_MASKINTS
 0x00000008

	)

115 
	#SCS_DHCSR_C_SNAPSTALL
 0x00000020

	)

116 
	#SCS_DHCSR_S_REGRDY
 0x00010000

	)

117 
	#SCS_DHCSR_S_HALT
 0x00020000

	)

118 
	#SCS_DHCSR_S_SLEEP
 0x00040000

	)

119 
	#SCS_DHCSR_S_LOCKUP
 0x00080000

	)

120 
	#SCS_DHCSR_S_RETIRE_ST
 0x01000000

	)

121 
	#SCS_DHCSR_S_RESET_ST
 0x02000000

	)

124 
	#SCS_DCRSR_REGSEL_MASK
 0x0000001F

	)

125 
	#SCS_DCRSR_REGSEL_XPSR
 0x00000010

	)

126 
	#SCS_DCRSR_REGSEL_MSP
 0x00000011

	)

127 
	#SCS_DCRSR_REGSEL_PSP
 0x00000012

	)

131 
	#SCS_DEMCR_TRCENA
 (1 << 24)

	)

133 
	#SCS_DEMCR_MON_REQ
 (1 << 19)

	)

134 
	#SCS_DEMCR_MON_STEP
 (1 << 18)

	)

135 
	#SCS_DEMCR_VC_MON_PEND
 (1 << 17)

	)

136 
	#SCS_DEMCR_VC_MON_EN
 (1 << 16)

	)

138 
	#SCS_DEMCR_VC_HARDERR
 (1 << 10)

	)

139 
	#SCS_DEMCR_VC_INTERR
 (1 << 9)

	)

140 
	#SCS_DEMCR_VC_BUSERR
 (1 << 8)

	)

141 
	#SCS_DEMCR_VC_STATERR
 (1 << 7)

	)

142 
	#SCS_DEMCR_VC_CHKERR
 (1 << 6)

	)

143 
	#SCS_DEMCR_VC_NOCPERR
 (1 << 5)

	)

144 
	#SCS_DEMCR_VC_MMERR
 (1 << 4)

	)

146 
	#SCS_DEMCR_VC_CORERESET
 (1 << 0)

	)

149 
	#SCS_DWT_LSR
 
	`MMIO32
(
SCS_DWT_BASE
 + 0xFB4)

	)

151 
	#SCS_DWT_LAR
 
	`MMIO32
(
SCS_DWT_BASE
 + 0xFB0)

	)

	@lib/libopencm3/include/libopencm3/cm3/sync.h

20 #i‚de‡
LIBOPENCM3_CM3_SYNC_H


21 
	#LIBOPENCM3_CM3_SYNC_H


	)

23 
	~"comm⁄.h
"

25 
BEGIN_DECLS


27 
__dmb
();

37 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

39 
uöt32_t
 
__ldªx
(vﬁ©ûêuöt32_à*
addr
);

40 
uöt32_t
 
__°ªx
(uöt32_à
vÆ
, vﬁ©ûêuöt32_à*
addr
);

46 
uöt32_t
 
	tmuãx_t
;

48 
	#MUTEX_UNLOCKED
 0

	)

49 
	#MUTEX_LOCKED
 1

	)

51 
muãx_lock
(
muãx_t
 *
m
);

52 
uöt32_t
 
muãx_åylock
(
muãx_t
 *
m
);

53 
muãx_u∆ock
(
muãx_t
 *
m
);

57 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/cm3/systick.h

55 #i‚de‡
LIBOPENCM3_SYSTICK_H


56 
	#LIBOPENCM3_SYSTICK_H


	)

58 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

59 
	~<lib›ícm3/cm3/comm⁄.h
>

66 
	#STK_CSR
 
	`MMIO32
(
SYS_TICK_BASE
 + 0x00)

	)

76 
	#STK_RVR
 
	`MMIO32
(
SYS_TICK_BASE
 + 0x04)

	)

83 
	#STK_CVR
 
	`MMIO32
(
SYS_TICK_BASE
 + 0x08)

	)

90 
	#STK_CALIB
 
	`MMIO32
(
SYS_TICK_BASE
 + 0x0C)

	)

101 
	#STK_CSR_COUNTFLAG
 (1 << 16)

	)

103 
	#STK_CSR_CLKSOURCE_LSB
 2

	)

109 
	#STK_CSR_CLKSOURCE
 (1 << 
STK_CSR_CLKSOURCE_LSB
)

	)

115 #i‡
deföed
(
__ARM_ARCH_6M__
)

116 
	#STK_CSR_CLKSOURCE_EXT
 (0 << 
STK_CSR_CLKSOURCE_LSB
)

	)

117 
	#STK_CSR_CLKSOURCE_AHB
 (1 << 
STK_CSR_CLKSOURCE_LSB
)

	)

119 
	#STK_CSR_CLKSOURCE_AHB_DIV8
 (0 << 
STK_CSR_CLKSOURCE_LSB
)

	)

120 
	#STK_CSR_CLKSOURCE_AHB
 (1 << 
STK_CSR_CLKSOURCE_LSB
)

	)

125 
	#STK_CSR_TICKINT
 (1 << 1)

	)

127 
	#STK_CSR_ENABLE
 (1 << 0)

	)

134 
	#STK_RVR_RELOAD
 0x00FFFFFF

	)

143 
	#STK_CVR_CURRENT
 0x00FFFFFF

	)

158 
	#STK_CALIB_NOREF
 (1 << 31)

	)

165 
	#STK_CALIB_SKEW
 (1 << 30)

	)

173 
	#STK_CALIB_TENMS
 0x00FFFFFF

	)

178 
BEGIN_DECLS


180 
sy°ick_£t_ªlﬂd
(
uöt32_t
 
vÆue
);

181 
boﬁ
 
sy°ick_£t_‰equícy
(
uöt32_t
 
‰eq
, uöt32_à
ahb
);

182 
uöt32_t
 
sy°ick_gë_ªlﬂd
();

183 
uöt32_t
 
sy°ick_gë_vÆue
();

184 
sy°ick_£t_˛ocksour˚
(
uöt8_t
 
˛ocksour˚
);

185 
sy°ick_öãºu±_íabÀ
();

186 
sy°ick_öãºu±_dißbÀ
();

187 
sy°ick_cou¡î_íabÀ
();

188 
sy°ick_cou¡î_dißbÀ
();

189 
uöt8_t
 
sy°ick_gë_cou¡Êag
();

190 
sy°ick_˛ór
();

192 
uöt32_t
 
sy°ick_gë_ˇlib
();

194 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/cm3/tpiu.h

20 #i‚de‡
LIBOPENCM3_CM3_TPIU_H


21 
	#LIBOPENCM3_CM3_TPIU_H


	)

30 #i‡!
deföed
(
__ARM_ARCH_7M__
Ë&& !deföed(
__ARM_ARCH_7EM__
)

37 
	#TPIU_SSPSR
 
	`MMIO32
(
TPIU_BASE
 + 0x000)

	)

40 
	#TPIU_CSPSR
 
	`MMIO32
(
TPIU_BASE
 + 0x004)

	)

43 
	#TPIU_ACPR
 
	`MMIO32
(
TPIU_BASE
 + 0x010)

	)

46 
	#TPIU_SPPR
 
	`MMIO32
(
TPIU_BASE
 + 0x0F0)

	)

49 
	#TPIU_FFSR
 
	`MMIO32
(
TPIU_BASE
 + 0x300)

	)

52 
	#TPIU_FFCR
 
	`MMIO32
(
TPIU_BASE
 + 0x304)

	)

55 
	#TPIU_DEVID
 
	`MMIO32
(
TPIU_BASE
 + 0xFC8)

	)

58 
	#TPIU_LSR
 
	`MMIO32
(
TPIU_BASE
 + 
CORESIGHT_LSR_OFFSET
)

	)

60 
	#TPIU_LAR
 
	`MMIO32
(
TPIU_BASE
 + 
CORESIGHT_LAR_OFFSET
)

	)

72 
	#TPIU_SPPR_SYNC
 (0x0)

	)

73 
	#TPIU_SPPR_ASYNC_MANCHESTER
 (0x1)

	)

74 
	#TPIU_SPPR_ASYNC_NRZ
 (0x2)

	)

79 
	#TPIU_FFSR_FTNONSTOP
 (1 << 3)

	)

80 
	#TPIU_FFSR_TCPRESENT
 (1 << 2)

	)

81 
	#TPIU_FFSR_FTSTOPPED
 (1 << 1)

	)

82 
	#TPIU_FFSR_FLINPROG
 (1 << 0)

	)

87 
	#TPIU_FFCR_TRIGIN
 (1 << 8)

	)

89 
	#TPIU_FFCR_ENFCONT
 (1 << 1)

	)

95 
	#TPUI_DEVID_NRZ_SUPPORTED
 (1 << 11)

	)

96 
	#TPUI_DEVID_MANCHESTER_SUPPORTED
 (1 << 10)

	)

98 
	#TPUI_DEVID_FIFO_SIZE_MASK
 (7 << 6)

	)

	@lib/libopencm3/include/libopencm3/cm3/vector.h

37 #i‚de‡
LIBOPENCM3_VECTOR_H


38 
	#LIBOPENCM3_VECTOR_H


	)

40 
	~<lib›ícm3/cm3/comm⁄.h
>

41 
	~<lib›ícm3/cm3/nvic.h
>

45 (*
	tve˘‹_èbÀ_íåy_t
)();

48 *
öôül_•_vÆue
;

49 
ve˘‹_èbÀ_íåy_t
 
ª£t
;

50 
ve˘‹_èbÀ_íåy_t
 
nmi
;

51 
ve˘‹_èbÀ_íåy_t
 
h¨d_Áu…
;

52 
ve˘‹_èbÀ_íåy_t
 
mem‹y_m™age_Áu…
;

53 
ve˘‹_èbÀ_íåy_t
 
bus_Áu…
;

54 
ve˘‹_èbÀ_íåy_t
 
ußge_Áu…
;

55 
ve˘‹_èbÀ_íåy_t
 
ª£rved_x001c
[4];

56 
ve˘‹_èbÀ_íåy_t
 
sv_ˇŒ
;

57 
ve˘‹_èbÀ_íåy_t
 
debug_m⁄ô‹
;

58 
ve˘‹_èbÀ_íåy_t
 
ª£rved_x0034
;

59 
ve˘‹_èbÀ_íåy_t
 
≥nd_sv
;

60 
ve˘‹_èbÀ_íåy_t
 
sy°ick
;

61 
ve˘‹_èbÀ_íåy_t
 
úq
[
NVIC_IRQ_COUNT
];

62 } 
	tve˘‹_èbÀ_t
;

65 
_d©a_lﬂdaddr
, 
_d©a
, 
_ed©a
, 
_ebss
, 
_°ack
;

66 
ve˘‹_èbÀ_t
 
ve˘‹_èbÀ
;

	@lib/libopencm3/include/libopencm3/dispatch/nvic.h

1 #i‚de‡
LIBOPENCM3_NVIC_H


2 #îr‹ 
You
 
should
 
nŸ
 
be
 
ö˛udög
 
this
 
fûe
 
dúe˘ly
, 
but
 <
lib›ícm3
/
cm3
/
nvic
.
h
>

5 #i‡
deföed
(
STM32F0
)

6 
	~<lib›ícm3/°m32/f0/nvic.h
>

7 #ñi‡
deföed
(
STM32F1
)

8 
	~<lib›ícm3/°m32/f1/nvic.h
>

9 #ñi‡
deföed
(
STM32F2
)

10 
	~<lib›ícm3/°m32/f2/nvic.h
>

11 #ñi‡
deföed
(
STM32F3
)

12 
	~<lib›ícm3/°m32/f3/nvic.h
>

13 #ñi‡
deföed
(
STM32F4
)

14 
	~<lib›ícm3/°m32/f4/nvic.h
>

15 #ñi‡
deföed
(
STM32F7
)

16 
	~<lib›ícm3/°m32/f7/nvic.h
>

17 #ñi‡
deföed
(
STM32L0
)

18 
	~<lib›ícm3/°m32/l0/nvic.h
>

19 #ñi‡
deföed
(
STM32L1
)

20 
	~<lib›ícm3/°m32/l1/nvic.h
>

21 #ñi‡
deföed
(
STM32L4
)

22 
	~<lib›ícm3/°m32/l4/nvic.h
>

23 #ñi‡
deföed
(
STM32G0
)

24 
	~<lib›ícm3/°m32/g0/nvic.h
>

25 #ñi‡
deföed
(
STM32G4
)

26 
	~<lib›ícm3/°m32/g4/nvic.h
>

27 #ñi‡
deföed
(
STM32H7
)

28 
	~<lib›ícm3/°m32/h7/nvic.h
>

30 #ñi‡
deföed
(
GD32F1X0
)

31 
	~<lib›ícm3/gd32/f1x0/nvic.h
>

33 #ñi‡
deföed
(
EFM32TG
)

34 
	~<lib›ícm3/efm32/tg/nvic.h
>

35 #ñi‡
deföed
(
EFM32G
)

36 
	~<lib›ícm3/efm32/g/nvic.h
>

37 #ñi‡
deföed
(
EFM32LG
)

38 
	~<lib›ícm3/efm32/lg/nvic.h
>

39 #ñi‡
deföed
(
EFM32GG
)

40 
	~<lib›ícm3/efm32/gg/nvic.h
>

41 #ñi‡
deföed
(
EFM32HG
)

42 
	~<lib›ícm3/efm32/hg/nvic.h
>

43 #ñi‡
deföed
(
EFM32WG
)

44 
	~<lib›ícm3/efm32/wg/nvic.h
>

45 #ñi‡
deföed
(
EZR32WG
)

46 
	~<lib›ícm3/efm32/ezr32wg/nvic.h
>

48 #ñi‡
deföed
(
LPC13XX
)

49 
	~<lib›ícm3/Õc13xx/nvic.h
>

50 #ñi‡
deföed
(
LPC17XX
)

51 
	~<lib›ícm3/Õc17xx/nvic.h
>

52 #ñi‡
deföed
(
LPC43XX_M4
)

53 
	~<lib›ícm3/Õc43xx/m4/nvic.h
>

54 #ñi‡
deföed
(
LPC43XX_M0
)

55 
	~<lib›ícm3/Õc43xx/m0/nvic.h
>

57 #ñi‡
deföed
(
SAM3A
)

58 
	~<lib›ícm3/ßm/3a/nvic.h
>

59 #ñi‡
deföed
(
SAM3N
)

60 
	~<lib›ícm3/ßm/3n/nvic.h
>

61 #ñi‡
deföed
(
SAM3S
)

62 
	~<lib›ícm3/ßm/3s/nvic.h
>

63 #ñi‡
deföed
(
SAM3U
)

64 
	~<lib›ícm3/ßm/3u/nvic.h
>

65 #ñi‡
deföed
(
SAM3X
)

66 
	~<lib›ícm3/ßm/3x/nvic.h
>

67 #ñi‡
deföed
(
SAM4L
)

68 
	~<lib›ícm3/ßm/4l/nvic.h
>

69 #ñi‡
deföed
(
SAMD
)

70 
	~<lib›ícm3/ßm/d/nvic.h
>

72 #ñi‡
deföed
(
LM3S
Ë|| deföed(
LM4F
)

74 
	~<lib›ícm3/lm3s/nvic.h
>

76 #ñi‡
deföed
(
MSP432E4
)

77 
	~<lib›ícm3/m•432/e4/nvic.h
>

79 #ñi‡
deföed
(
VF6XX
)

80 
	~<lib›ícm3/vf6xx/nvic.h
>

82 #ñi‡
deföed
(
SWM050
)

83 
	~<lib›ícm3/swm050/nvic.h
>

85 #ñi‡
deföed
(
PAC55XX
)

86 
	~<lib›ícm3/∑c55xx/nvic.h
>

91 
	#NVIC_IRQ_COUNT
 0

	)

	@lib/libopencm3/include/libopencm3/efm32/acmp.h

20 #i‡
deföed
(
EFM32LG
)

21 
	~<lib›ícm3/efm32/lg/acmp.h
>

22 #ñi‡
deföed
(
EFM32WG
)

23 
	~<lib›ícm3/efm32/wg/acmp.h
>

24 #ñi‡
deföed
(
EZR32WG
)

25 
	~<lib›ícm3/efm32/ezr32wg/acmp.h
>

	@lib/libopencm3/include/libopencm3/efm32/adc.h

20 #i‡
deföed
(
EFM32LG
)

21 
	~<lib›ícm3/efm32/lg/adc.h
>

22 #ñi‡
deföed
(
EFM32WG
)

23 
	~<lib›ícm3/efm32/wg/adc.h
>

24 #ñi‡
deföed
(
EZR32WG
)

25 
	~<lib›ícm3/efm32/ezr32wg/adc.h
>

	@lib/libopencm3/include/libopencm3/efm32/burtc.h

20 #i‡
deföed
(
EFM32LG
)

21 
	~<lib›ícm3/efm32/lg/buπc.h
>

22 #ñi‡
deföed
(
EFM32WG
)

23 
	~<lib›ícm3/efm32/wg/buπc.h
>

24 #ñi‡
deföed
(
EZR32WG
)

25 
	~<lib›ícm3/efm32/ezr32wg/buπc.h
>

	@lib/libopencm3/include/libopencm3/efm32/cmu.h

20 #i‡
deföed
(
EFM32LG
)

21 
	~<lib›ícm3/efm32/lg/cmu.h
>

22 #ñi‡
deföed
(
EFM32HG
)

23 
	~<lib›ícm3/efm32/hg/cmu.h
>

24 #ñi‡
deföed
(
EFM32WG
)

25 
	~<lib›ícm3/efm32/wg/cmu.h
>

26 #ñi‡
deföed
(
EZR32WG
)

27 
	~<lib›ícm3/efm32/ezr32wg/cmu.h
>

	@lib/libopencm3/include/libopencm3/efm32/common/acmp_common.h

22 #¥agm®
⁄˚


26 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

27 
	~<lib›ícm3/cm3/comm⁄.h
>

29 
	#ACMP_CTRL
(
ba£
Ë((ba£Ë+ 0x000)

	)

30 
	#ACMP_INPUTSEL
(
ba£
Ë((ba£Ë+ 0x004)

	)

31 
	#ACMP_STATUS
(
ba£
Ë((ba£Ë+ 0x008)

	)

32 
	#ACMP_IEN
(
ba£
Ë((ba£Ë+ 0x00C)

	)

33 
	#ACMP_IF
(
ba£
Ë((ba£Ë+ 0x010)

	)

34 
	#ACMP_IFS
(
ba£
Ë((ba£Ë+ 0x014)

	)

35 
	#ACMP_IFC
(
ba£
Ë((ba£Ë+ 0x018)

	)

36 
	#ACMP_ROUTE
(
ba£
Ë((ba£Ë+ 0x01C)

	)

39 
	#ACMP_CTRL_FULLBIAS
 (1 << 31)

	)

40 
	#ACMP_CTRL_HALFBIAS
 (1 << 30)

	)

42 
	#ACMP_CTRL_BIASPROG_SHIFT
 (24)

	)

43 
	#ACMP_CTRL_BIASPROG_MASK
 (0xF << 
ACMP_CTRL_BIASPROG_SHIFT
)

	)

44 
	#ACMP_CTRL_BIASPROG
(
v
) \

45 (((
v
Ë<< 
ACMP_CTRL_BIASPROG_SHIFT
Ë& 
ACMP_CTRL_BIASPROG_MASK
)

	)

47 
	#ACMP_CTRL_IFALL
 (1 << 17)

	)

48 
	#ACMP_CTRL_IRISE
 (1 << 16)

	)

50 
	#ACMP_CTRL_WARMTIME_SHIFT
 (8)

	)

51 
	#ACMP_CTRL_WARMTIME_MASK
 (0x7 << 
ACMP_CTRL_WARMTIME_SHIFT
)

	)

52 
	#ACMP_CTRL_WARMTIME
(
v
) \

53 (((
v
Ë<< 
ACMP_CTRL_WARMTIME_SHIFT
Ë& 
ACMP_CTRL_WARMTIME_MASK
)

	)

54 
	#ACMP_CTRL_WARMTIME_4CYCLES
 0

	)

55 
	#ACMP_CTRL_WARMTIME_8CYCLES
 1

	)

56 
	#ACMP_CTRL_WARMTIME_16CYCLES
 2

	)

57 
	#ACMP_CTRL_WARMTIME_32CYCLES
 3

	)

58 
	#ACMP_CTRL_WARMTIME_64CYCLES
 4

	)

59 
	#ACMP_CTRL_WARMTIME_128CYCLES
 5

	)

60 
	#ACMP_CTRL_WARMTIME_256CYCLES
 6

	)

61 
	#ACMP_CTRL_WARMTIME_512CYCLES
 7

	)

63 
	#ACMP_CTRL_HYSTSEL_SHIFT
 (8)

	)

64 
	#ACMP_CTRL_HYSTSEL_MASK
 (0x7 << 
ACMP_CTRL_HYSTSEL_SHIFT
)

	)

65 
	#ACMP_CTRL_HYSTSEL
(
v
) \

66 (((
v
Ë<< 
ACMP_CTRL_HYSTSEL_SHIFT
Ë& 
ACMP_CTRL_HYSTSEL_MASK
)

	)

67 
	#ACMP_CTRL_HYSTSEL_HYSTx
(
x
Ë
	`ACMP_CTRL_HYSTSEL
(x)

	)

68 
	#ACMP_CTRL_HYSTSEL_HYST0
 0

	)

69 
	#ACMP_CTRL_HYSTSEL_HYST1
 1

	)

70 
	#ACMP_CTRL_HYSTSEL_HYST2
 2

	)

71 
	#ACMP_CTRL_HYSTSEL_HYST3
 3

	)

72 
	#ACMP_CTRL_HYSTSEL_HYST4
 4

	)

73 
	#ACMP_CTRL_HYSTSEL_HYST5
 5

	)

74 
	#ACMP_CTRL_HYSTSEL_HYST6
 6

	)

75 
	#ACMP_CTRL_HYSTSEL_HYST7
 7

	)

77 
	#ACMP_CTRL_GPIOINV
 (1 << 3)

	)

78 
	#ACMP_CTRL_INACTVAL
 (1 << 2)

	)

79 
	#ACMP_CTRL_MUXEN
 (1 << 1)

	)

80 
	#ACMP_CTRL_EN
 (1 << 0)

	)

83 
	#ACMP_INPUTSEL_CSRESSEL_SHIFT
 (28)

	)

84 
	#ACMP_INPUTSEL_CSRESSEL_MASK
 (0x3 << 
ACMP_INPUTSEL_CSRESSEL_SHIFT
)

	)

85 
	#ACMP_INPUTSEL_CSRESSEL
(
v
) \

86 (((
v
Ë<< 
ACMP_INPUTSEL_CSRESSEL_SHIFT
Ë& 
ACMP_INPUTSEL_CSRESSEL_MASK
)

	)

87 
	#ACMP_INPUTSEL_CSRESSEL_RESx
(
x
Ë
	`ACMP_INPUTSEL_CSRESSEL_RES
(x)

	)

88 
	#ACMP_INPUTSEL_CSRESSEL_RES0
 
	`ACMP_INPUTSEL_CSRESSEL_RESx
(0)

	)

89 
	#ACMP_INPUTSEL_CSRESSEL_RES1
 
	`ACMP_INPUTSEL_CSRESSEL_RESx
(1)

	)

90 
	#ACMP_INPUTSEL_CSRESSEL_RES2
 
	`ACMP_INPUTSEL_CSRESSEL_RESx
(2)

	)

91 
	#ACMP_INPUTSEL_CSRESSEL_RES3
 
	`ACMP_INPUTSEL_CSRESSEL_RESx
(3)

	)

93 
	#ACMP_INPUTSEL_CSRESEN
 (1 << 24)

	)

94 
	#ACMP_INPUTSEL_LPREF
 (1 << 16)

	)

96 
	#ACMP_INPUTSEL_VDDLEVEL_SHIFT
 (8)

	)

97 
	#ACMP_INPUTSEL_VDDLEVEL_MASK
 (0x3F << 
ACMP_INPUTSEL_VDDLEVEL_SHIFT
)

	)

98 
	#ACMP_INPUTSEL_VDDLEVEL
(
v
) \

99 (((
v
Ë<< 
ACMP_INPUTSEL_VDDLEVEL_SHIFT
Ë& 
ACMP_INPUTSEL_VDDLEVEL_MASK
)

	)

101 
	#ACMP_INPUTSEL_NEGSEL_SHIFT
 (8)

	)

102 
	#ACMP_INPUTSEL_NEGSEL_MASK
 (0x3F << 
ACMP_INPUTSEL_NEGSEL_SHIFT
)

	)

103 
	#ACMP_INPUTSEL_NEGSEL
(
v
) \

104 (((
v
Ë<< 
ACMP_INPUTSEL_NEGSEL_SHIFT
Ë& 
ACMP_INPUTSEL_NEGSEL_MASK
)

	)

105 
	#ACMP_INPUTSEL_NEGSEL_CHx
(
x
Ë
	`ACMP_INPUTSEL_NEGSEL
(x)

	)

106 
	#ACMP_INPUTSEL_NEGSEL_CH0
 0

	)

107 
	#ACMP_INPUTSEL_NEGSEL_CH1
 1

	)

108 
	#ACMP_INPUTSEL_NEGSEL_CH2
 2

	)

109 
	#ACMP_INPUTSEL_NEGSEL_CH3
 3

	)

110 
	#ACMP_INPUTSEL_NEGSEL_CH4
 4

	)

111 
	#ACMP_INPUTSEL_NEGSEL_CH5
 5

	)

112 
	#ACMP_INPUTSEL_NEGSEL_CH6
 6

	)

113 
	#ACMP_INPUTSEL_NEGSEL_CH7
 7

	)

114 
	#ACMP_INPUTSEL_NEGSEL_1V25
 8

	)

115 
	#ACMP_INPUTSEL_NEGSEL_2V5
 9

	)

116 
	#ACMP_INPUTSEL_NEGSEL_VDD
 10

	)

117 
	#ACMP_INPUTSEL_NEGSEL_CAPSENSE
 11

	)

118 
	#ACMP_INPUTSEL_NEGSEL_DAC0CH0
 12

	)

119 
	#ACMP_INPUTSEL_NEGSEL_DAC0CH1
 13

	)

121 
	#ACMP_INPUTSEL_POSSEL_SHIFT
 (0)

	)

122 
	#ACMP_INPUTSEL_POSSEL_MASK
 (0x7 << 
ACMP_INPUTSEL_POSSEL_SHIFT
)

	)

123 
	#ACMP_INPUTSEL_POSSEL
(
v
) \

124 (((
v
Ë<< 
ACMP_INPUTSEL_LPOSSELL_SHIFT
Ë& 
ACMP_INPUTSEL_LPOSSELL_MASK
)

	)

125 
	#ACMP_INPUTSEL_POSSEL_CHx
(
x
Ë
	`ACMP_INPUTSEL_POSSEL
(x)

	)

126 
	#ACMP_INPUTSEL_POSSEL_CH0
 0

	)

127 
	#ACMP_INPUTSEL_POSSEL_CH1
 1

	)

128 
	#ACMP_INPUTSEL_POSSEL_CH2
 2

	)

129 
	#ACMP_INPUTSEL_POSSEL_CH3
 3

	)

130 
	#ACMP_INPUTSEL_POSSEL_CH4
 4

	)

131 
	#ACMP_INPUTSEL_POSSEL_CH5
 5

	)

132 
	#ACMP_INPUTSEL_POSSEL_CH6
 6

	)

133 
	#ACMP_INPUTSEL_POSSEL_CH7
 7

	)

136 
	#ACMP_STATUS_ACMPOUT
 (1 << 1)

	)

137 
	#ACMP_STATUS_ACMPACT
 (1 << 0)

	)

140 
	#ACMP_IEN_WARMUP
 (1 << 1)

	)

141 
	#ACMP_IEN_EDGE
 (1 << 0)

	)

144 
	#ACMP_IF_WARMUP
 (1 << 1)

	)

145 
	#ACMP_IF_EDGE
 (1 << 0)

	)

148 
	#ACMP_IFS_WARMUP
 (1 << 1)

	)

149 
	#ACMP_IFS_EDGE
 (1 << 0)

	)

152 
	#ACMP_IFC_WARMUP
 (1 << 1)

	)

153 
	#ACMP_IFC_EDGE
 (1 << 0)

	)

156 
	#ACMP_ROUTE_LOCATION_SHIFT
 (8)

	)

157 
	#ACMP_ROUTE_LOCATION_MASK
 (0x7 << 
ACMP_ROUTE_LOCATION_SHIFT
)

	)

158 
	#ACMP_ROUTE_LOCATION
(
v
) \

159 (((
v
Ë<< 
ACMP_ROUTE_LOCATION_SHIFT
Ë& 
ACMP_ROUTE_LOCATION_MASK
)

	)

160 
	#ACMP_ROUTE_LOCATION_LOCx
(
x
Ë
	`ACMP_ROUTE_LOCATION
(x)

	)

161 
	#ACMP_ROUTE_LOCATION_LOC0
 
	`ACMP_ROUTE_LOCATIONx
(0)

	)

162 
	#ACMP_ROUTE_LOCATION_LOC1
 
	`ACMP_ROUTE_LOCATIONx
(1)

	)

163 
	#ACMP_ROUTE_LOCATION_LOC2
 
	`ACMP_ROUTE_LOCATIONx
(2)

	)

165 
	#ACMP_ROUTE_ACMPPEN
 (1 << 0)

	)

167 
	#ACMP0
 
ACMP0_BASE


	)

168 
	#ACMP0_CTRL
 
	`ACMP_CTRL
(
ACMP0
)

	)

169 
	#ACMP0_INPUTSEL
 
	`ACMP_INPUTSEL
(
ACMP0
)

	)

170 
	#ACMP0_STATUS
 
	`ACMP_STATUS
(
ACMP0
)

	)

171 
	#ACMP0_IEN
 
	`ACMP_IEN
(
ACMP0
)

	)

172 
	#ACMP0_IF
 
	`ACMP_IF
(
ACMP0
)

	)

173 
	#ACMP0_IFS
 
	`ACMP_IFS
(
ACMP0
)

	)

174 
	#ACMP0_IFC
 
	`ACMP_IFC
(
ACMP0
)

	)

175 
	#ACMP0_ROUTE
 
	`ACMP_ROUTE
(
ACMP0
)

	)

177 
	#ACMP1
 
ACMP1_BASE


	)

178 
	#ACMP1_CTRL
 
	`ACMP_CTRL
(
ACMP1
)

	)

179 
	#ACMP1_INPUTSEL
 
	`ACMP_INPUTSEL
(
ACMP1
)

	)

180 
	#ACMP1_STATUS
 
	`ACMP_STATUS
(
ACMP1
)

	)

181 
	#ACMP1_IEN
 
	`ACMP_IEN
(
ACMP1
)

	)

182 
	#ACMP1_IF
 
	`ACMP_IF
(
ACMP1
)

	)

183 
	#ACMP1_IFS
 
	`ACMP_IFS
(
ACMP1
)

	)

184 
	#ACMP1_IFC
 
	`ACMP_IFC
(
ACMP1
)

	)

185 
	#ACMP1_ROUTE
 
	`ACMP_ROUTE
(
ACMP1
)

	)

	@lib/libopencm3/include/libopencm3/efm32/common/adc_common.h

24 #¥agm®
⁄˚


26 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

27 
	~<lib›ícm3/cm3/comm⁄.h
>

29 
	#ADC_CTRL
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x000)

	)

30 
	#ADC_CMD
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x004)

	)

31 
	#ADC_STATUS
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x008)

	)

32 
	#ADC_SINGLECTRL
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x00C)

	)

33 
	#ADC_SCANCTRL
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x010)

	)

34 
	#ADC_IEN
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x014)

	)

35 
	#ADC_IF
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x018)

	)

36 
	#ADC_IFS
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x01C)

	)

37 
	#ADC_IFC
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x020)

	)

38 
	#ADC_SINGLEDATA
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x024)

	)

39 
	#ADC_SCANDATA
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x028)

	)

40 
	#ADC_SINGLEDATAP
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x02C)

	)

41 
	#ADC_SCANDATAP
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x030)

	)

42 
	#ADC_CAL
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x034)

	)

43 
	#ADC_BIASPROG
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x03C)

	)

46 
	#ADC_CTRL_OVERSEL_SHIFT
 (24)

	)

47 
	#ADC_CTRL_OVERSEL_MASK
 (0xF << 
ADC_CTRL_OVERSEL_SHIFT
)

	)

48 
	#ADC_CTRL_OVERSEL
(
v
) \

49 (((
v
Ë<< 
ADC_CTRL_OVERSEL_SHIFT
Ë& 
ADC_CTRL_OVERSEL_MASK
)

	)

50 
	#ADC_CTRL_OVERSEL_X2
 0

	)

51 
	#ADC_CTRL_OVERSEL_X4
 1

	)

52 
	#ADC_CTRL_OVERSEL_X8
 2

	)

53 
	#ADC_CTRL_OVERSEL_X16
 3

	)

54 
	#ADC_CTRL_OVERSEL_X32
 4

	)

55 
	#ADC_CTRL_OVERSEL_X64
 5

	)

56 
	#ADC_CTRL_OVERSEL_X128
 6

	)

57 
	#ADC_CTRL_OVERSEL_X256
 7

	)

58 
	#ADC_CTRL_OVERSEL_X512
 8

	)

59 
	#ADC_CTRL_OVERSEL_X1024
 9

	)

60 
	#ADC_CTRL_OVERSEL_X2048
 10

	)

61 
	#ADC_CTRL_OVERSEL_X4096
 11

	)

63 
	#ADC_CTRL_TIMEBASE_SHIFT
 (16)

	)

64 
	#ADC_CTRL_TIMEBASE_MASK
 (0x3F << 
ADC_CTRL_TIMEBASE_SHIFT
)

	)

65 
	#ADC_CTRL_TIMEBASE
(
v
) \

66 (((
v
Ë<< 
ADC_CTRL_TIMEBASE_SHIFT
Ë& 
ADC_CTRL_TIMEBASE_MASK
)

	)

68 
	#ADC_CTRL_PRESC_SHIFT
 (8)

	)

69 
	#ADC_CTRL_PRESC_MASK
 (0x3F << 
ADC_CTRL_PRESC_SHIFT
)

	)

70 
	#ADC_CTRL_PRESC
(
v
) \

71 (((
v
Ë<< 
ADC_CTRL_PRESC_SHIFT
Ë& 
ADC_CTRL_PRESC_MASK
)

	)

73 
	#ADC_CTRL_LPFMODE_SHIFT
 (4)

	)

74 
	#ADC_CTRL_LPFMODE_MASK
 (0x3 << 
ADC_CTRL_LPFMODE_SHIFT
)

	)

75 
	#ADC_CTRL_LPFMODE
(
v
) \

76 (((
v
Ë<< 
ADC_CTRL_LPFMODE_SHIFT
Ë& 
ADC_CTRL_LPFMODE_MASK
)

	)

77 
	#ADC_CTRL_LPFMODE_BYPASS
 0

	)

78 
	#ADC_CTRL_LPFMODE_DECAP
 1

	)

79 
	#ADC_CTRL_LPFMODE_RCFILT
 2

	)

81 
	#ADC_CTRL_TAILGATE
 (1 << 3)

	)

83 
	#ADC_CTRL_WARMUPMODE_SHIFT
 (0)

	)

84 
	#ADC_CTRL_WARMUPMODE_MASK
 (0x3 << 
ADC_CTRL_WARMUPMODE_SHIFT
)

	)

85 
	#ADC_CTRL_WARMUPMODE
(
v
) \

86 (((
v
Ë<< 
ADC_CTRL_WARMUPMODE_SHIFT
Ë& 
ADC_CTRL_WARMUPMODE_MASK
)

	)

87 
	#ADC_CTRL_WARMUPMODE_NORMAL
 0

	)

88 
	#ADC_CTRL_WARMUPMODE_FASTBG
 1

	)

89 
	#ADC_CTRL_WARMUPMODE_KEEPSCANREFWARM
 2

	)

90 
	#ADC_CTRL_WARMUPMODE_KEEPADCWARM
 3

	)

93 
	#ADC_CMD_SCANSTOP
 (1 << 3)

	)

94 
	#ADC_CMD_SCANSTART
 (1 << 2)

	)

95 
	#ADC_CMD_SINGLESTOP
 (1 << 1)

	)

96 
	#ADC_CMD_SINGLESTART
 (1 << 0)

	)

99 
	#ADC_STATUS_SCANDATASRC_SHIFT
 (0)

	)

100 
	#ADC_STATUS_SCANDATASRC_MASK
 (0x7 << 
ADC_STATUS_SCANDATASRC_SHIFT
)

	)

101 
	#ADC_STATUS_SCANDATASRC
(
v
) \

102 (((
v
Ë<< 
ADC_STATUS_SCANDATASRC_SHIFT
Ë& 
ADC_STATUS_SCANDATASRC_MASK
)

	)

104 
	#ADC_STATUS_SCANDV
 (1 << 17)

	)

105 
	#ADC_STATUS_SINGLEDV
 (1 << 16)

	)

106 
	#ADC_STATUS_WARM
 (1 << 12)

	)

107 
	#ADC_STATUS_SCANREFWARM
 (1 << 9)

	)

108 
	#ADC_STATUS_SINGLEREFWARM
 (1 << 8)

	)

109 
	#ADC_STATUS_SCANACT
 (1 << 1)

	)

110 
	#ADC_STATUS_SINGLEACT
 (1 << 0)

	)

113 
	#ADC_SINGLECTRL_PRSSEL_SHIFT
 (28)

	)

114 
	#ADC_SINGLECTRL_PRSSEL_MASK
 (0xF << 
ADC_SINGLECTRL_PRSSEL_SHIFT
)

	)

115 
	#ADC_SINGLECTRL_PRSSEL
(
v
) \

116 (((
v
Ë<< 
ADC_SINGLECTRL_PRSSEL_SHIFT
Ë& 
ADC_SINGLECTRL_PRSSEL_MASK
)

	)

117 
	#ADC_SINGLECTRL_PRSSEL_PRSCHx
(
x
Ë
	`ADC_SINGLECTRL_PRSSEL
(x)

	)

118 
	#ADC_SINGLECTRL_PRSSEL_PRSCH0
 0

	)

119 
	#ADC_SINGLECTRL_PRSSEL_PRSCH1
 1

	)

120 
	#ADC_SINGLECTRL_PRSSEL_PRSCH2
 2

	)

121 
	#ADC_SINGLECTRL_PRSSEL_PRSCH3
 3

	)

122 
	#ADC_SINGLECTRL_PRSSEL_PRSCH4
 4

	)

123 
	#ADC_SINGLECTRL_PRSSEL_PRSCH5
 5

	)

124 
	#ADC_SINGLECTRL_PRSSEL_PRSCH6
 6

	)

125 
	#ADC_SINGLECTRL_PRSSEL_PRSCH7
 7

	)

126 
	#ADC_SINGLECTRL_PRSSEL_PRSCH8
 8

	)

127 
	#ADC_SINGLECTRL_PRSSEL_PRSCH9
 9

	)

128 
	#ADC_SINGLECTRL_PRSSEL_PRSCH10
 10

	)

129 
	#ADC_SINGLECTRL_PRSSEL_PRSCH11
 11

	)

131 
	#ADC_SINGLECTRL_PRSEN
 (1 << 24)

	)

133 
	#ADC_SINGLECTRL_AT_SHIFT
 (20)

	)

134 
	#ADC_SINGLECTRL_AT_MASK
 (0xF << 
ADC_SINGLECTRL_AT_SHIFT
)

	)

135 
	#ADC_SINGLECTRL_AT
(
v
) \

136 (((
v
Ë<< 
ADC_SINGLECTRL_AT_SHIFT
Ë& 
ADC_SINGLECTRL_AT_MASK
)

	)

137 
	#ADC_SINGLECTRL_AT_1CYCLE
 0x0

	)

138 
	#ADC_SINGLECTRL_AT_2CYCLES
 0x1

	)

139 
	#ADC_SINGLECTRL_AT_4CYCLES
 0x2

	)

140 
	#ADC_SINGLECTRL_AT_8CYCLES
 0x3

	)

141 
	#ADC_SINGLECTRL_AT_16CYCLES
 0x4

	)

142 
	#ADC_SINGLECTRL_AT_32CYCLES
 0x5

	)

143 
	#ADC_SINGLECTRL_AT_64CYCLES
 0x6

	)

144 
	#ADC_SINGLECTRL_AT_128CYCLES
 0x7

	)

145 
	#ADC_SINGLECTRL_AT_256CYCLES
 0x8

	)

147 
	#ADC_SINGLECTRL_REF_SHIFT
 (16)

	)

148 
	#ADC_SINGLECTRL_REF_MASK
 (0xF << 
ADC_SINGLECTRL_REF_SHIFT
)

	)

149 
	#ADC_SINGLECTRL_REF
(
v
) \

150 (((
v
Ë<< 
ADC_SINGLECTRL_REF_SHIFT
Ë& 
ADC_SINGLECTRL_REF_MASK
)

	)

151 
	#ADC_SINGLECTRL_REF_1V25
 0

	)

152 
	#ADC_SINGLECTRL_REF_2V5
 1

	)

153 
	#ADC_SINGLECTRL_REF_VDD
 2

	)

154 
	#ADC_SINGLECTRL_REF_5VDIFF
 3

	)

155 
	#ADC_SINGLECTRL_REF_EXTSINGLE
 4

	)

156 
	#ADC_SINGLECTRL_REF_2XEXTDIFF
 5

	)

157 
	#ADC_SINGLECTRL_REF_2XVDD
 6

	)

159 
	#ADC_SINGLECTRL_INPUTSEL_SHIFT
 (8)

	)

160 
	#ADC_SINGLECTRL_INPUTSEL_MASK
 (0xF << 
ADC_SINGLECTRL_INPUTSEL_SHIFT
)

	)

161 
	#ADC_SINGLECTRL_INPUTSEL
(
v
) \

162 (((
v
Ë<< 
ADC_SINGLECTRL_INPUTSEL_SHIFT
Ë& 
ADC_SINGLECTRL_INPUTSEL_MASK
)

	)

164 
	#ADC_SINGLECTRL_INPUTSEL_CHx
(
x
Ë
	`ADC_SINGLECTRL_INPUTSEL
(x)

	)

165 
	#ADC_SINGLECTRL_INPUTSEL_CH0
 0

	)

166 
	#ADC_SINGLECTRL_INPUTSEL_CH1
 1

	)

167 
	#ADC_SINGLECTRL_INPUTSEL_CH2
 2

	)

168 
	#ADC_SINGLECTRL_INPUTSEL_CH3
 3

	)

169 
	#ADC_SINGLECTRL_INPUTSEL_CH4
 4

	)

170 
	#ADC_SINGLECTRL_INPUTSEL_CH5
 5

	)

171 
	#ADC_SINGLECTRL_INPUTSEL_CH6
 6

	)

172 
	#ADC_SINGLECTRL_INPUTSEL_CH7
 7

	)

173 
	#ADC_SINGLECTRL_INPUTSEL_TEMP
 8

	)

174 
	#ADC_SINGLECTRL_INPUTSEL_VDDDIV3
 9

	)

175 
	#ADC_SINGLECTRL_INPUTSEL_VDD
 10

	)

176 
	#ADC_SINGLECTRL_INPUTSEL_VSS
 11

	)

177 
	#ADC_SINGLECTRL_INPUTSEL_VREFDIV2
 12

	)

178 
	#ADC_SINGLECTRL_INPUTSEL_DAC0OUT0
 13

	)

179 
	#ADC_SINGLECTRL_INPUTSEL_DAC0OUT1
 14

	)

181 
	#ADC_SINGLECTRL_INPUTSEL_CH0CH1
 0

	)

182 
	#ADC_SINGLECTRL_INPUTSEL_CH2CH3
 1

	)

183 
	#ADC_SINGLECTRL_INPUTSEL_CH4CH5
 2

	)

184 
	#ADC_SINGLECTRL_INPUTSEL_CH6CH7
 3

	)

185 
	#ADC_SINGLECTRL_INPUTSEL_DIFF0
 4

	)

187 
	#ADC_SINGLECTRL_RES_SHIFT
 (4)

	)

188 
	#ADC_SINGLECTRL_RES_MASK
 (0x3 << 
ADC_SINGLECTRL_RES_SHIFT
)

	)

189 
	#ADC_SINGLECTRL_RES
(
v
) \

190 (((
v
Ë<< 
ADC_SINGLECTRL_RES_SHIFT
Ë& 
ADC_SINGLECTRL_RES_MASK
)

	)

191 
	#ADC_SINGLECTRL_RES_12BIT
 0

	)

192 
	#ADC_SINGLECTRL_RES_8BIT
 1

	)

193 
	#ADC_SINGLECTRL_RES_6BIT
 2

	)

194 
	#ADC_SINGLECTRL_RES_OVS
 3

	)

196 
	#ADC_SINGLECTRL_ADJ
 (1 << 2)

	)

197 
	#ADC_SINGLECTRL_DIFF
 (1 << 1)

	)

198 
	#ADC_SINGLECTRL_REP
 (1 << 0)

	)

201 
	#ADC_SCANCTRL_PRSSEL_SHIFT
 (28)

	)

202 
	#ADC_SCANCTRL_PRSSEL_MASK
 (0xF << 
ADC_SCANCTRL_PRSSEL_SHIFT
)

	)

203 
	#ADC_SCANCTRL_PRSSEL
(
v
) \

204 (((
v
Ë<< 
ADC_SCANCTRL_PRSSEL_SHIFT
Ë& 
ADC_SCANCTRL_PRSSEL_MASK
)

	)

205 
	#ADC_SCANCTRL_PRSSEL_PRSCHx
(
x
Ë
	`ADC_SCANCTRL_PRSSEL
(x)

	)

206 
	#ADC_SCANCTRL_PRSSEL_PRSCH0
 0

	)

207 
	#ADC_SCANCTRL_PRSSEL_PRSCH1
 1

	)

208 
	#ADC_SCANCTRL_PRSSEL_PRSCH2
 2

	)

209 
	#ADC_SCANCTRL_PRSSEL_PRSCH3
 3

	)

210 
	#ADC_SCANCTRL_PRSSEL_PRSCH4
 4

	)

211 
	#ADC_SCANCTRL_PRSSEL_PRSCH5
 5

	)

212 
	#ADC_SCANCTRL_PRSSEL_PRSCH6
 6

	)

213 
	#ADC_SCANCTRL_PRSSEL_PRSCH7
 7

	)

214 
	#ADC_SCANCTRL_PRSSEL_PRSCH8
 8

	)

215 
	#ADC_SCANCTRL_PRSSEL_PRSCH9
 9

	)

216 
	#ADC_SCANCTRL_PRSSEL_PRSCH10
 10

	)

217 
	#ADC_SCANCTRL_PRSSEL_PRSCH11
 11

	)

219 
	#ADC_SCANCTRL_PRSEN
 (1 << 24)

	)

221 
	#ADC_SCANCTRL_AT_SHIFT
 (20)

	)

222 
	#ADC_SCANCTRL_AT_MASK
 (0xF << 
ADC_SCANCTRL_AT_SHIFT
)

	)

223 
	#ADC_SCANCTRL_AT
(
v
) \

224 (((
v
Ë<< 
ADC_SCANCTRL_AT_SHIFT
Ë& 
ADC_SCANCTRL_AT_MASK
)

	)

225 
	#ADC_SCANCTRL_AT_1CYCLE
 0

	)

226 
	#ADC_SCANCTRL_AT_2CYCLES
 1

	)

227 
	#ADC_SCANCTRL_AT_4CYCLES
 2

	)

228 
	#ADC_SCANCTRL_AT_8CYCLES
 3

	)

229 
	#ADC_SCANCTRL_AT_16CYCLES
 4

	)

230 
	#ADC_SCANCTRL_AT_32CYCLES
 5

	)

231 
	#ADC_SCANCTRL_AT_64CYCLES
 6

	)

232 
	#ADC_SCANCTRL_AT_128CYCLES
 7

	)

233 
	#ADC_SCANCTRL_AT_256CYCLES
 8

	)

235 
	#ADC_SCANCTRL_REF_SHIFT
 (16)

	)

236 
	#ADC_SCANCTRL_REF_MASK
 (0xF << 
ADC_SCANCTRL_REF_SHIFT
)

	)

237 
	#ADC_SCANCTRL_REF
(
v
) \

238 (((
v
Ë<< 
ADC_SCANCTRL_REF_SHIFT
Ë& 
ADC_SCANCTRL_REF_MASK
)

	)

239 
	#ADC_SCANCTRL_REF_1V25
 0

	)

240 
	#ADC_SCANCTRL_REF_2V5
 1

	)

241 
	#ADC_SCANCTRL_REF_VDD
 2

	)

242 
	#ADC_SCANCTRL_REF_5VDIFF
 3

	)

243 
	#ADC_SCANCTRL_REF_EXTSCAN
 4

	)

244 
	#ADC_SCANCTRL_REF_2XEXTDIFF
 5

	)

245 
	#ADC_SCANCTRL_REF_2XVDD
 6

	)

248 
	#ADC_SCANCTRL_INPUTSEL_SHIFT
 (8)

	)

249 
	#ADC_SCANCTRL_INPUTSEL_MASK
 (0xFF << 
ADC_SCANCTRL_INPUTSEL_SHIFT
)

	)

250 
	#ADC_SCANCTRL_INPUTSEL
(
v
) \

251 (((
v
Ë<< 
ADC_SCANCTRL_INPUTSEL_SHIFT
Ë& 
ADC_SCANCTRL_INPUTSEL_MASK
)

	)

253 
	#ADC_SCANCTRL_INPUTSEL_CHx
(
x
Ë
	`ADC_SCANCTRL_INPUTSEL
(1 << (x))

	)

254 
	#ADC_SCANCTRL_INPUTSEL_CH0
 
	`ADC_SCANCTRL_INPUTSEL_CHx
(0)

	)

255 
	#ADC_SCANCTRL_INPUTSEL_CH1
 
	`ADC_SCANCTRL_INPUTSEL_CHx
(1)

	)

256 
	#ADC_SCANCTRL_INPUTSEL_CH2
 
	`ADC_SCANCTRL_INPUTSEL_CHx
(2)

	)

257 
	#ADC_SCANCTRL_INPUTSEL_CH3
 
	`ADC_SCANCTRL_INPUTSEL_CHx
(3)

	)

258 
	#ADC_SCANCTRL_INPUTSEL_CH4
 
	`ADC_SCANCTRL_INPUTSEL_CHx
(4)

	)

259 
	#ADC_SCANCTRL_INPUTSEL_CH5
 
	`ADC_SCANCTRL_INPUTSEL_CHx
(5)

	)

260 
	#ADC_SCANCTRL_INPUTSEL_CH6
 
	`ADC_SCANCTRL_INPUTSEL_CHx
(6)

	)

261 
	#ADC_SCANCTRL_INPUTSEL_CH7
 
	`ADC_SCANCTRL_INPUTSEL_CHx
(7)

	)

263 
	#ADC_SCANCTRL_INPUTSEL_CH0CH1
 
	`ADC_SCANCTRL_INPUTSEL
(1 << 0)

	)

264 
	#ADC_SCANCTRL_INPUTSEL_CH2CH3
 
	`ADC_SCANCTRL_INPUTSEL
(1 << 1)

	)

265 
	#ADC_SCANCTRL_INPUTSEL_CH4CH5
 
	`ADC_SCANCTRL_INPUTSEL
(1 << 2)

	)

266 
	#ADC_SCANCTRL_INPUTSEL_CH6CH7
 
	`ADC_SCANCTRL_INPUTSEL
(1 << 3)

	)

268 
	#ADC_SCANCTRL_RES_SHIFT
 (4)

	)

269 
	#ADC_SCANCTRL_RES_MASK
 (0x3 << 
ADC_SCANCTRL_RES_SHIFT
)

	)

270 
	#ADC_SCANCTRL_RES
(
v
) \

271 (((
v
Ë<< 
ADC_SCANCTRL_RES_SHIFT
Ë& 
ADC_SCANCTRL_RES_MASK
)

	)

272 
	#ADC_SCANCTRL_RES_12BIT
 0

	)

273 
	#ADC_SCANCTRL_RES_8BIT
 1

	)

274 
	#ADC_SCANCTRL_RES_6BIT
 2

	)

275 
	#ADC_SCANCTRL_RES_OVS
 3

	)

277 
	#ADC_SCANCTRL_ADJ
 (1 << 2)

	)

278 
	#ADC_SCANCTRL_DIFF
 (1 << 1)

	)

279 
	#ADC_SCANCTRL_REP
 (1 << 0)

	)

282 
	#ADC_IEN_SCANOF
 (1 << 9)

	)

283 
	#ADC_IEN_SINGLEOF
 (1 << 8)

	)

284 
	#ADC_IEN_SCAN
 (1 << 1)

	)

285 
	#ADC_IEN_SINGLE
 (1 << 0)

	)

288 
	#ADC_IF_SCANOF
 (1 << 9)

	)

289 
	#ADC_IF_SINGLEOF
 (1 << 8)

	)

290 
	#ADC_IF_SCAN
 (1 << 1)

	)

291 
	#ADC_IF_SINGLE
 (1 << 0)

	)

294 
	#ADC_IFS_SCANOF
 (1 << 9)

	)

295 
	#ADC_IFS_SINGLEOF
 (1 << 8)

	)

296 
	#ADC_IFS_SCAN
 (1 << 1)

	)

297 
	#ADC_IFS_SINGLE
 (1 << 0)

	)

300 
	#ADC_IFC_SCANOF
 (1 << 9)

	)

301 
	#ADC_IFC_SINGLEOF
 (1 << 8)

	)

302 
	#ADC_IFC_SCAN
 (1 << 1)

	)

303 
	#ADC_IFC_SINGLE
 (1 << 0)

	)

306 
	#ADC_CAL_SCANGAIN_SHIFT
 (24)

	)

307 
	#ADC_CAL_SCANGAIN_MASK
 (0x7F)

	)

309 
	#ADC_CAL_SCANOFF_SHIFT
 (16)

	)

310 
	#ADC_CAL_SCANOFF_MASK
 (0x7F)

	)

312 
	#ADC_CAL_SINGLEGAIN_SHIFT
 (8)

	)

313 
	#ADC_CAL_SINGLEGAIN_MASK
 (0x7F)

	)

315 
	#ADC_CAL_SINGLEOFF_SHIFT
 (0)

	)

316 
	#ADC_CAL_SINGLEOFF_MASK
 (0x7F)

	)

319 
	#ADC_BIASPROG_COMPBIAS_SHIFT
 (8)

	)

320 
	#ADC_BIASPROG_COMPBIAS_MASK
 (0xF)

	)

322 
	#ADC_BIASPROG_HALFBIAS
 (1 << 6)

	)

324 
	#ADC_BIASPROG_BIASPROG_SHIFT
 (0)

	)

325 
	#ADC_BIASPROG_BIASPROG_MASK
 (0xF)

	)

328 
	#ADC0
 
ADC0_BASE


	)

329 
	#ADC0_CTRL
 
	`ADC_CTRL
(
ADC0
)

	)

330 
	#ADC0_CMD
 
	`ADC_CMD
(
ADC0
)

	)

331 
	#ADC0_STATUS
 
	`ADC_STATUS
(
ADC0
)

	)

332 
	#ADC0_SINGLECTRL
 
	`ADC_SINGLECTRL
(
ADC0
)

	)

333 
	#ADC0_SCANCTRL
 
	`ADC_SCANCTRL
(
ADC0
)

	)

334 
	#ADC0_IEN
 
	`ADC_IEN
(
ADC0
)

	)

335 
	#ADC0_IF
 
	`ADC_IF
(
ADC0
)

	)

336 
	#ADC0_IFS
 
	`ADC_IFS
(
ADC0
)

	)

337 
	#ADC0_IFC
 
	`ADC_IFC
(
ADC0
)

	)

338 
	#ADC0_SINGLEDATA
 
	`ADC_SINGLEDATA
(
ADC0
)

	)

339 
	#ADC0_SCANDATA
 
	`ADC_SCANDATA
(
ADC0
)

	)

340 
	#ADC0_SINGLEDATAP
 
	`ADC_SINGLEDATAP
(
ADC0
)

	)

341 
	#ADC0_SCANDATAP
 
	`ADC_SCANDATAP
(
ADC0
)

	)

342 
	#ADC0_CAL
 
	`ADC_CAL
(
ADC0
)

	)

343 
	#ADC0_BIASPROG
 
	`ADC_BIASPROG
(
ADC0
)

	)

347 
	#ADC_CH0
 0

	)

348 
	#ADC_CH1
 1

	)

349 
	#ADC_CH2
 2

	)

350 
	#ADC_CH3
 3

	)

351 
	#ADC_CH4
 4

	)

352 
	#ADC_CH5
 5

	)

353 
	#ADC_CH6
 6

	)

354 
	#ADC_CH7
 7

	)

355 
	#ADC_CH_TEMP
 8

	)

356 
	#ADC_CH_VDDDIV3
 9

	)

357 
	#ADC_CH_VDD
 10

	)

358 
	#ADC_CH_VSS
 11

	)

359 
	#ADC_CH_VREFDIV2
 12

	)

360 
	#ADC_CH_DAC0OUT0
 13

	)

361 
	#ADC_CH_DAC0OUT1
 14

	)

363 
	#ADC_CH_CH0CH1
 0

	)

364 
	#ADC_CH_CH2CH3
 1

	)

365 
	#ADC_CH_CH4CH5
 2

	)

366 
	#ADC_CH_CH6CH7
 3

	)

367 
	#ADC_CH_DIFF0
 4

	)

370 
BEGIN_DECLS


372 
adc_£t_ovîßm∂ög
(
uöt32_t
 
adc
, uöt32_à
ovîßmp
);

373 
adc_£t_w¨m_up
(
uöt32_t
 
adc
, 
uöt8_t
 
˛ocks
);

374 
adc_£t_˛ock_¥esˇÀr
(
uöt32_t
 
adc
, 
uöt8_t
 
Á˘‹
);

375 
adc_£t_low∑ss_fûãr
(
uöt32_t
 
adc
, uöt32_à
Õfmode
);

377 
adc_íabÀ_èûg©ög
(
uöt32_t
 
adc
);

378 
adc_dißbÀ_èûg©ög
(
uöt32_t
 
adc
);

380 
adc_£t_w¨m_up_mode
(
uöt32_t
 
adc
, uöt32_à
w¨mupmode
);

382 
adc_sögÀ_°¨t
(
uöt32_t
 
adc
);

383 
adc_sögÀ_°›
(
uöt32_t
 
adc
);

385 
adc_sˇn_°¨t
(
uöt32_t
 
adc
);

386 
adc_sˇn_°›
(
uöt32_t
 
adc
);

390 
adc_£t_sögÀ_¥s_åiggî
(
uöt32_t
 
adc
, 
uöt8_t
 
¥s£l
);

391 
adc_íabÀ_sögÀ_¥s_åiggî
(
uöt32_t
 
adc
);

392 
adc_dißbÀ_sögÀ_¥s_åiggî
(
uöt32_t
 
adc
);

393 
adc_£t_sögÀ_acquisôi⁄_cy˛e
(
uöt32_t
 
adc
, uöt32_à
©
);

394 
adc_£t_sögÀ_ª„ªn˚
(
uöt32_t
 
adc
, uöt32_à
ªf
);

395 
adc_£t_sögÀ_ch™√l
(
uöt32_t
 
adc
, 
uöt8_t
 
ch
);

396 
adc_£t_sögÀ_ªsﬁuti⁄
(
uöt32_t
 
adc
, uöt32_à
ªs
);

397 
adc_£t_sögÀ_À·_Æig√d
(
uöt32_t
 
adc
);

398 
adc_£t_sögÀ_right_Æig√d
(
uöt32_t
 
adc
);

399 
adc_£t_sögÀ_sögÀ_íded
(
uöt32_t
 
adc
);

400 
adc_£t_sögÀ_dif„ª¡ül
(
uöt32_t
 
adc
);

401 
adc_íabÀ_sögÀ_ª≥©_c⁄v
(
uöt32_t
 
adc
);

402 
adc_dißbÀ_sögÀ_ª≥©_c⁄v
(
uöt32_t
 
adc
);

404 
adc_£t_sˇn_¥s_åiggî
(
uöt32_t
 
adc
, 
uöt8_t
 
¥s£l
);

405 
adc_íabÀ_sˇn_¥s_åiggî
(
uöt32_t
 
adc
);

406 
adc_dißbÀ_sˇn_¥s_åiggî
(
uöt32_t
 
adc
);

407 
adc_£t_sˇn_acquisôi⁄_cy˛e
(
uöt32_t
 
adc
, uöt32_à
©
);

408 
adc_£t_sˇn_ª„ªn˚
(
uöt32_t
 
adc
, uöt32_à
ªf
);

409 
adc_£t_sˇn_ch™√l
(
uöt32_t
 
adc
, 
uöt8_t
 
Àngth
,

410 
uöt8_t
 
ch™√l
[]);

411 
adc_£t_sˇn_ªsﬁuti⁄
(
uöt32_t
 
adc
, uöt32_à
ªs
);

412 
adc_£t_sˇn_À·_Æig√d
(
uöt32_t
 
adc
);

413 
adc_£t_sˇn_right_Æig√d
(
uöt32_t
 
adc
);

414 
adc_£t_sˇn_sögÀ_íded
(
uöt32_t
 
adc
);

415 
adc_£t_sˇn_dif„ª¡ül
(
uöt32_t
 
adc
);

416 
adc_íabÀ_sˇn_ª≥©_c⁄v
(
uöt32_t
 
adc
);

417 
adc_dißbÀ_sˇn_ª≥©_c⁄v
(
uöt32_t
 
adc
);

419 
adc_íabÀ_sögÀ_ªsu…_ovîÊow_öãºu±
(
uöt32_t
 
adc
);

420 
adc_dißbÀ_sögÀ_ªsu…_ovîÊow_öãºu±
(
uöt32_t
 
adc
);

421 
adc_íabÀ_sögÀ_c⁄vîsi⁄_com∂ëe_öãºu±
(
uöt32_t
 
adc
);

422 
adc_dißbÀ_sögÀ_c⁄vîsi⁄_com∂ëe_öãºu±
(
uöt32_t
 
adc
);

423 
adc_íabÀ_sˇn_ªsu…_ovîÊow_öãºu±
(
uöt32_t
 
adc
);

424 
adc_dißbÀ_sˇn_ªsu…_ovîÊow_öãºu±
(
uöt32_t
 
adc
);

425 
adc_íabÀ_sˇn_c⁄vîsi⁄_com∂ëe_öãºu±
(
uöt32_t
 
adc
);

426 
adc_dißbÀ_sˇn_c⁄vîsi⁄_com∂ëe_öãºu±
(
uöt32_t
 
adc
);

428 
boﬁ
 
adc_gë_sögÀ_ªsu…_ovîÊow_Êag
(
uöt32_t
 
adc
);

429 
boﬁ
 
adc_gë_sögÀ_c⁄vîsi⁄_com∂ëe_Êag
(
uöt32_t
 
adc
);

430 
boﬁ
 
adc_gë_sˇn_ªsu…_ovîÊow_Êag
(
uöt32_t
 
adc
);

431 
boﬁ
 
adc_gë_sˇn_c⁄vîsi⁄_com∂ëe_Êag
(
uöt32_t
 
adc
);

433 
adc_£t_sögÀ_ªsu…_ovîÊow_Êag
(
uöt32_t
 
adc
);

434 
adc_£t_sögÀ_c⁄vîsi⁄_com∂ëe_Êag
(
uöt32_t
 
adc
);

435 
adc_£t_sˇn_ªsu…_ovîÊow_Êag
(
uöt32_t
 
adc
);

436 
adc_£t_sˇn_c⁄vîsi⁄_com∂ëe_Êag
(
uöt32_t
 
adc
);

438 
adc_˛ór_sögÀ_ªsu…_ovîÊow_Êag
(
uöt32_t
 
adc
);

439 
adc_˛ór_sögÀ_c⁄vîsi⁄_com∂ëe_Êag
(
uöt32_t
 
adc
);

440 
adc_˛ór_sˇn_ªsu…_ovîÊow_Êag
(
uöt32_t
 
adc
);

441 
adc_˛ór_sˇn_c⁄vîsi⁄_com∂ëe_Êag
(
uöt32_t
 
adc
);

443 
uöt32_t
 
adc_sögÀ_d©a
(uöt32_à
adc
);

444 
uöt32_t
 
adc_sˇn_d©a
(uöt32_à
adc
);

446 
uöt32_t
 
adc_sögÀ_d©a_≥ak
(uöt32_à
adc
);

447 
uöt32_t
 
adc_sˇn_d©a_≥ak
(uöt32_à
adc
);

449 
adc_£t_ˇlibøti⁄_sˇn_gaö
(
uöt32_t
 
adc
, 
uöt8_t
 
sˇn_gaö
);

450 
adc_£t_ˇlibøti⁄_sˇn_off£t
(
uöt32_t
 
adc
, 
uöt8_t
 
sˇn_off£t
);

452 
adc_£t_ˇlibøti⁄_sögÀ_gaö
(
uöt32_t
 
adc
, 
uöt8_t
 
sögÀ_gaö
);

453 
adc_£t_ˇlibøti⁄_sögÀ_off£t
(
uöt32_t
 
adc
, 
uöt8_t
 
sögÀ_off£t
);

455 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/efm32/common/burtc_common.h

22 #¥agm®
⁄˚


24 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

25 
	~<lib›ícm3/cm3/comm⁄.h
>

29 
	#BURTC_CTRL
 
	`MMIO32
(
BURTC_BASE
 + 0x000)

	)

30 
	#BURTC_LPMODE
 
	`MMIO32
(
BURTC_BASE
 + 0x004)

	)

31 
	#BURTC_CNT
 
	`MMIO32
(
BURTC_BASE
 + 0x008)

	)

32 
	#BURTC_COMP0
 
	`MMIO32
(
BURTC_BASE
 + 0x00C)

	)

33 
	#BURTC_TIMESTAMP
 
	`MMIO32
(
BURTC_BASE
 + 0x010)

	)

34 
	#BURTC_LFXOFDET
 
	`MMIO32
(
BURTC_BASE
 + 0x014)

	)

35 
	#BURTC_STATUS
 
	`MMIO32
(
BURTC_BASE
 + 0x018)

	)

36 
	#BURTC_CMD
 
	`MMIO32
(
BURTC_BASE
 + 0x01C)

	)

37 
	#BURTC_POWERDOWN
 
	`MMIO32
(
BURTC_BASE
 + 0x020)

	)

38 
	#BURTC_LOCK
 
	`MMIO32
(
BURTC_BASE
 + 0x024)

	)

39 
	#BURTC_IF
 
	`MMIO32
(
BURTC_BASE
 + 0x028)

	)

40 
	#BURTC_IFS
 
	`MMIO32
(
BURTC_BASE
 + 0x02C)

	)

41 
	#BURTC_IFC
 
	`MMIO32
(
BURTC_BASE
 + 0x030)

	)

42 
	#BURTC_IEN
 
	`MMIO32
(
BURTC_BASE
 + 0x034)

	)

43 
	#BURTC_FREEZE
 
	`MMIO32
(
BURTC_BASE
 + 0x038)

	)

44 
	#BURTC_SYNCBUSY
 
	`MMIO32
(
BURTC_BASE
 + 0x03C)

	)

46 
	#RETx_REG
(
x
Ë
	`MMIO32
(
BURTC_BASE
 + 0x100 + (4 * (x)))

	)

48 
	#BURTC_RETx
(
x
Ë
	`RETx_REG
(x)

	)

51 
	#BURTC_CTRL_BUMODETSEN
 (1 << 14)

	)

53 
	#BURTC_CTRL_CLKSEL_SHIFT
 (8)

	)

54 
	#BURTC_CTRL_CLKSEL_MASK
 (0x3 << 
BURTC_CTRL_CLKSEL_SHIFT
)

	)

55 
	#BURTC_CTRL_CLKSEL
(
v
) \

56 (((
v
Ë<< 
BURTC_CTRL_CLKSEL_SHIFT
Ë& 
BURTC_CTRL_CLKSEL_MASK
)

	)

57 
	#BURTC_CTRL_CLKSEL_NONE
 0

	)

58 
	#BURTC_CTRL_CLKSEL_LFRCO
 1

	)

59 
	#BURTC_CTRL_CLKSEL_LFXO
 2

	)

60 
	#BURTC_CTRL_CLKSEL_ULFRCO
 3

	)

62 
	#BURTC_CTRL_PRESC_SHIFT
 (12)

	)

63 
	#BURTC_CTRL_PRESC_MASK
 (0x7 << 
BURTC_CTRL_PRESC_SHIFT
)

	)

64 
	#BURTC_CTRL_PRESC
(
v
) \

65 (((
v
Ë<< 
BURTC_CTRL_PRESC_SHIFT
Ë& 
BURTC_CTRL_PRESC_MASK
)

	)

66 
	#BURTC_CTRL_PRESC_DIV1
 0

	)

67 
	#BURTC_CTRL_PRESC_DIV2
 1

	)

68 
	#BURTC_CTRL_PRESC_DIV4
 2

	)

69 
	#BURTC_CTRL_PRESC_DIV8
 3

	)

70 
	#BURTC_CTRL_PRESC_DIV16
 4

	)

71 
	#BURTC_CTRL_PRESC_DIV32
 5

	)

72 
	#BURTC_CTRL_PRESC_DIV64
 6

	)

73 
	#BURTC_CTRL_PRESC_DIV128
 7

	)

74 
	#BURTC_CTRL_PRESC_NODIV
 
BURTC_CTRL_PRESC_DIV1


	)

76 
	#BURTC_CTRL_LPCOMPC_SHIFT
 (5)

	)

77 
	#BURTC_CTRL_LPCOMPC_MASK
 (0x7 << 
BURTC_CTRL_LPCOMPC_SHIFT
)

	)

78 
	#BURTC_CTRL_LPCOMPC
(
v
) \

79 (((
v
Ë<< 
BURTC_CTRL_LPCOMPC_SHIFT
Ë& 
BURTC_CTRL_LPCOMPC_MASK
)

	)

80 
	#BURTC_CTRL_LPCOMPC_IGNxLSB
(
x
Ë
	`BURTC_CTRL_LPCOMPC
(x)

	)

81 
	#BURTC_CTRL_LPCOMPC_IGN0LSB
 0

	)

82 
	#BURTC_CTRL_LPCOMPC_IGN1LSB
 1

	)

83 
	#BURTC_CTRL_LPCOMPC_IGN2LSB
 2

	)

84 
	#BURTC_CTRL_LPCOMPC_IGN3LSB
 3

	)

85 
	#BURTC_CTRL_LPCOMPC_IGN4LSB
 4

	)

86 
	#BURTC_CTRL_LPCOMPC_IGN5LSB
 5

	)

87 
	#BURTC_CTRL_LPCOMPC_IGN6LSB
 6

	)

88 
	#BURTC_CTRL_LPCOMPC_IGN7LSB
 7

	)

90 
	#BURTC_CTRL_COMP0TOP
 (1 << 4)

	)

91 
	#BURTC_CTRL_RSTEN
 (1 << 3)

	)

92 
	#BURTC_CTRL_DEBUGRUN
 (1 << 2)

	)

94 
	#BURTC_CTRL_MODE_SHIFT
 (0)

	)

95 
	#BURTC_CTRL_MODE_MASK
 (0x3 << 
BURTC_CTRL_MODE_SHIFT
)

	)

96 
	#BURTC_CTRL_MODE
(
v
) \

97 (((
v
Ë<< 
BURTC_CTRL_MODE_SHIFT
Ë& 
BURTC_CTRL_MODE_MASK
)

	)

98 
	#BURTC_CTRL_MODE_DISABLE
 0

	)

99 
	#BURTC_CTRL_MODE_EM2EN
 1

	)

100 
	#BURTC_CTRL_MODE_EM3EN
 2

	)

101 
	#BURTC_CTRL_MODE_EM4EN
 3

	)

104 
	#BURTC_LPMODE_LPMODE_SHIFT
 (0)

	)

105 
	#BURTC_LPMODE_LPMODE_MASK
 (0x3 << 
BURTC_LPMODE_LPMODE_SHIFT
)

	)

106 
	#BURTC_LPMODE_LPMODE
(
v
) \

107 (((
v
Ë<< 
BURTC_LPMODE_LPMODE_SHIFT
Ë& 
BURTC_LPMODE_LPMODE_MASK
)

	)

108 
	#BURTC_LPMODE_LPMODE_DISABLE
 0

	)

109 
	#BURTC_LPMODE_LPMODE_ENABLE
 1

	)

110 
	#BURTC_LPMODE_LPMODE_BUEN
 2

	)

113 
	#BURTC_LFXOFDET_TOP_SHIFT
 (4)

	)

114 
	#BURTC_LFXOFDET_TOP_MASK
 (0xF << 
BURTC_LFXOFDET_TOP_SHIFT
)

	)

115 
	#BURTC_LFXOFDET_TOP
(
v
) \

116 (((
v
Ë<< 
BURTC_LFXOFDET_TOP_SHIFT
Ë& 
BURTC_LFXOFDET_TOP_MASK
)

	)

118 
	#BURTC_LFXOFDET_OSC_SHIFT
 (0)

	)

119 
	#BURTC_LFXOFDET_OSC_MASK
 (0x3 << 
BURTC_LFXOFDET_OSC_SHIFT
)

	)

120 
	#BURTC_LFXOFDET_OSC
(
v
) \

121 (((
v
Ë<< 
BURTC_LFXOFDET_OSC_SHIFT
Ë& 
BURTC_LFXOFDET_OSC_MASK
)

	)

122 
	#BURTC_LFXOFDET_OSC_DISABLE
 0

	)

123 
	#BURTC_LFXOFDET_OSC_LFRCO
 1

	)

124 
	#BURTC_LFXOFDET_OSC_ULFRCO
 2

	)

127 
	#BURTC_STATUS_RAMWERR
 (1 << 2)

	)

128 
	#BURTC_STATUS_BUMODETS
 (1 << 1)

	)

129 
	#BURTC_STATUS_LPMODEACT
 (1 << 0)

	)

132 
	#BURTC_CMD_CLRSTATUS
 (1 << 0)

	)

135 
	#BURTC_POWERDOWN_RAM
 (1 << 0)

	)

138 
	#BURTC_LOCK_LOCKKEY_SHIFT
 (0)

	)

139 
	#BURTC_LOCK_LOCKKEY_MASK
 (0xFFFF << 
BURTC_LOCK_LOCKKEY_SHIFT
)

	)

140 
	#BURTC_LOCK_LOCKKEY_UNLOCKED
 (0x0000 << 
BURTC_LOCK_LOCKKEY_SHIFT
)

	)

141 
	#BURTC_LOCK_LOCKKEY_LOCKED
 (0x0001 << 
BURTC_LOCK_LOCKKEY_SHIFT
)

	)

142 
	#BURTC_LOCK_LOCKKEY_LOCK
 (0x0000 << 
BURTC_LOCK_LOCKKEY_SHIFT
)

	)

143 
	#BURTC_LOCK_LOCKKEY_UNLOCK
 (0xAEE8 << 
BURTC_LOCK_LOCKKEY_SHIFT
)

	)

146 
	#BURTC_IF_LFXOFAIL
 (1 << 2)

	)

147 
	#BURTC_IF_COMP0
 (1 << 1)

	)

148 
	#BURTC_IF_OF
 (1 << 0)

	)

151 
	#BURTC_IFS_LFXOFAIL
 (1 << 2)

	)

152 
	#BURTC_IFS_COMP0
 (1 << 1)

	)

153 
	#BURTC_IFS_OF
 (1 << 0)

	)

156 
	#BURTC_IFC_LFXOFAIL
 (1 << 2)

	)

157 
	#BURTC_IFC_COMP0
 (1 << 1)

	)

158 
	#BURTC_IFC_OF
 (1 << 0)

	)

161 
	#BURTC_IEN_LFXOFAIL
 (1 << 2)

	)

162 
	#BURTC_IEN_COMP0
 (1 << 1)

	)

163 
	#BURTC_IEN_OF
 (1 << 0)

	)

166 
	#BURTC_FREEZE_REGFREEZE
 (1 << 0)

	)

169 
	#BURTC_SYNCBUSY_COMP0
 (1 << 1)

	)

170 
	#BURTC_SYNCBUSY_LPMODE
 (1 << 0)

	)

	@lib/libopencm3/include/libopencm3/efm32/common/cmu_common.h

22 #¥agm®
⁄˚


26 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

27 
	~<lib›ícm3/cm3/comm⁄.h
>

29 
	#CMU_CTRL
 
	`MMIO32
(
CMU_BASE
 + 0x000)

	)

30 
	#CMU_HFCORECLKDIV
 
	`MMIO32
(
CMU_BASE
 + 0x004)

	)

31 
	#CMU_HFPERCLKDIV
 
	`MMIO32
(
CMU_BASE
 + 0x008)

	)

32 
	#CMU_HFRCOCTRL
 
	`MMIO32
(
CMU_BASE
 + 0x00C)

	)

33 
	#CMU_LFRCOCTRL
 
	`MMIO32
(
CMU_BASE
 + 0x010)

	)

34 
	#CMU_AUXHFRCOCTRL
 
	`MMIO32
(
CMU_BASE
 + 0x014)

	)

35 
	#CMU_CALCTRL
 
	`MMIO32
(
CMU_BASE
 + 0x018)

	)

36 
	#CMU_CALCNT
 
	`MMIO32
(
CMU_BASE
 + 0x01C)

	)

37 
	#CMU_OSCENCMD
 
	`MMIO32
(
CMU_BASE
 + 0x020)

	)

38 
	#CMU_CMD
 
	`MMIO32
(
CMU_BASE
 + 0x024)

	)

39 
	#CMU_LFCLKSEL
 
	`MMIO32
(
CMU_BASE
 + 0x028)

	)

40 
	#CMU_STATUS
 
	`MMIO32
(
CMU_BASE
 + 0x02C)

	)

41 
	#CMU_IF
 
	`MMIO32
(
CMU_BASE
 + 0x030)

	)

42 
	#CMU_IFS
 
	`MMIO32
(
CMU_BASE
 + 0x034)

	)

43 
	#CMU_IFC
 
	`MMIO32
(
CMU_BASE
 + 0x038)

	)

44 
	#CMU_IEN
 
	`MMIO32
(
CMU_BASE
 + 0x03C)

	)

45 
	#CMU_HFCORECLKEN0
 
	`MMIO32
(
CMU_BASE
 + 0x040)

	)

46 
	#CMU_HFPERCLKEN0
 
	`MMIO32
(
CMU_BASE
 + 0x044)

	)

47 
	#CMU_SYNCBUSY
 
	`MMIO32
(
CMU_BASE
 + 0x050)

	)

48 
	#CMU_FREEZE
 
	`MMIO32
(
CMU_BASE
 + 0x054)

	)

49 
	#CMU_LFACLKEN0
 
	`MMIO32
(
CMU_BASE
 + 0x058)

	)

50 
	#CMU_LFBCLKEN0
 
	`MMIO32
(
CMU_BASE
 + 0x060)

	)

51 
	#CMU_LFAPRESC0
 
	`MMIO32
(
CMU_BASE
 + 0x068)

	)

52 
	#CMU_LFBPRESC0
 
	`MMIO32
(
CMU_BASE
 + 0x070)

	)

53 
	#CMU_PCNTCTRL
 
	`MMIO32
(
CMU_BASE
 + 0x078)

	)

54 
	#CMU_LCDCTRL
 
	`MMIO32
(
CMU_BASE
 + 0x07C)

	)

55 
	#CMU_ROUTE
 
	`MMIO32
(
CMU_BASE
 + 0x080)

	)

56 
	#CMU_LOCK
 
	`MMIO32
(
CMU_BASE
 + 0x084)

	)

59 
	#CMU_CTRL_HFLE
 (1 << 30)

	)

60 
	#CMU_CTRL_DBGCLK
 (1 << 28)

	)

63 
	#CMU_CTRL_CLKOUTSEL1_SHIFT
 (23)

	)

64 
	#CMU_CTRL_CLKOUTSEL1_MASK
 (0x7 << 
CMU_CTRL_CLKOUTSEL1_SHIFT
)

	)

65 
	#CMU_CTRL_CLKOUTSEL1
(
v
) \

66 (((
v
Ë<< 
CMU_CTRL_CLKOUTSEL1_SHIFT
Ë& 
CMU_CTRL_CLKOUTSEL1_MASK
)

	)

67 
	#CMU_CTRL_CLKOUTSEL1_LFRCO
 0

	)

68 
	#CMU_CTRL_CLKOUTSEL1_LFXO
 1

	)

69 
	#CMU_CTRL_CLKOUTSEL1_HFCLK
 2

	)

70 
	#CMU_CTRL_CLKOUTSEL1_LFXOQ
 3

	)

71 
	#CMU_CTRL_CLKOUTSEL1_HFXOQ
 4

	)

72 
	#CMU_CTRL_CLKOUTSEL1_LFRCOQ
 5

	)

73 
	#CMU_CTRL_CLKOUTSEL1_HFRCOQ
 6

	)

74 
	#CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ
 7

	)

76 
	#CMU_CTRL_CLKOUTSEL0_SHIFT
 (23)

	)

77 
	#CMU_CTRL_CLKOUTSEL0_MASK
 (0x7 << 
CMU_CTRL_CLKOUTSEL0_SHIFT
)

	)

78 
	#CMU_CTRL_CLKOUTSEL0
(
v
) \

79 (((
v
Ë<< 
CMU_CTRL_CLKOUTSEL0_SHIFT
Ë& 
CMU_CTRL_CLKOUTSEL0_MASK
)

	)

80 
	#CMU_CTRL_CLKOUTSEL0_HFRCO
 0

	)

81 
	#CMU_CTRL_CLKOUTSEL0_HFXO
 1

	)

82 
	#CMU_CTRL_CLKOUTSEL0_HFCLK2
 2

	)

83 
	#CMU_CTRL_CLKOUTSEL0_HFCLK4
 3

	)

84 
	#CMU_CTRL_CLKOUTSEL0_HFCLK8
 4

	)

85 
	#CMU_CTRL_CLKOUTSEL0_HFCLK16
 5

	)

86 
	#CMU_CTRL_CLKOUTSEL0_ULFRCO
 6

	)

87 
	#CMU_CTRL_CLKOUTSEL0_AUXHFRCO
 7

	)

89 
	#CMU_CTRL_LFXOTIMEOUT_SHIFT
 (18)

	)

90 
	#CMU_CTRL_LFXOTIMEOUT_MASK
 (0x3 << 
CMU_CTRL_LFXOTIMEOUT_SHIFT
)

	)

91 
	#CMU_CTRL_LFXOTIMEOUT
(
v
) \

92 (((
v
Ë<< 
CMU_CTRL_LFXOTIMEOUT_SHIFT
Ë& 
CMU_CTRL_LFXOTIMEOUT_MASK
)

	)

93 
	#CMU_CTRL_LFXOTIMEOUT_8CYCLES
 0

	)

94 
	#CMU_CTRL_LFXOTIMEOUT_1KCYCLES
 1

	)

95 
	#CMU_CTRL_LFXOTIMEOUT_16KCYCLES
 2

	)

96 
	#CMU_CTRL_LFXOTIMEOUT_32KCYCLES
 3

	)

98 
	#CMU_CTRL_LFXOBUFCUR
 (1 << 17)

	)

100 
	#CMU_CTRL_HFCLKDIV_SHIFT
 (14)

	)

101 
	#CMU_CTRL_HFCLKDIV_MASK
 (0x7 << 
CMU_CTRL_HFCLKDIV_SHIFT
)

	)

102 
	#CMU_CTRL_HFCLKDIV
(
v
) \

103 (((
v
Ë<< 
CMU_CTRL_HFCLKDIV_SHIFT
Ë& 
CMU_CTRL_HFCLKDIV_MASK
)

	)

104 
	#CMU_CTRL_HFCLKDIV_NODIV
 0

	)

105 
	#CMU_CTRL_HFCLKDIV_DIV2
 1

	)

106 
	#CMU_CTRL_HFCLKDIV_DIV3
 2

	)

107 
	#CMU_CTRL_HFCLKDIV_DIV4
 3

	)

108 
	#CMU_CTRL_HFCLKDIV_DIV5
 4

	)

109 
	#CMU_CTRL_HFCLKDIV_DIV6
 5

	)

110 
	#CMU_CTRL_HFCLKDIV_DIV7
 6

	)

111 
	#CMU_CTRL_HFCLKDIV_DIV8
 7

	)

113 
	#CMU_CTRL_LFXOBOOST
 (1 << 13)

	)

115 
	#CMU_CTRL_LFXOMODE_SHIFT
 (11)

	)

116 
	#CMU_CTRL_LFXOMODE_MASK
 (0x3 << 
CMU_CTRL_LFXOMODE_SHIFT
)

	)

117 
	#CMU_CTRL_LFXOMODE
(
v
) \

118 (((
v
Ë<< 
CMU_CTRL_LFXOMODE_SHIFT
Ë& 
CMU_CTRL_LFXOMODE_MASK
)

	)

119 
	#CMU_CTRL_LFXOMODE_XTAL
 0

	)

120 
	#CMU_CTRL_LFXOMODE_BUFEXTCLK
 1

	)

121 
	#CMU_CTRL_LFXOMODE_DIGEXTCLK
 2

	)

123 
	#CMU_CTRL_HFXOTIMEOUT_SHIFT
 (9)

	)

124 
	#CMU_CTRL_HFXOTIMEOUT_MASK
 (0x3 << 
CMU_CTRL_HFXOTIMEOUT_SHIFT
)

	)

125 
	#CMU_CTRL_HFXOTIMEOUT
(
v
) \

126 (((
v
Ë<< 
CMU_CTRL_HFXOTIMEOUT_SHIFT
Ë& 
CMU_CTRL_HFXOTIMEOUT_MASK
)

	)

127 
	#CMU_CTRL_HFXOTIMEOUT_8CYCLES
 0

	)

128 
	#CMU_CTRL_HFXOTIMEOUT_256CYCLES
 1

	)

129 
	#CMU_CTRL_HFXOTIMEOUT_1KCYCLES
 2

	)

130 
	#CMU_CTRL_HFXOTIMEOUT_16KCYCLES
 3

	)

132 
	#CMU_CTRL_HFXOGLITCHDETEN
 (1 << 7)

	)

134 
	#CMU_CTRL_HFXOBUFCUR_SHIFT
 (5)

	)

135 
	#CMU_CTRL_HFXOBUFCUR_MASK
 (0x3 << 
CMU_CTRL_HFXOBUFCUR_SHIFT
)

	)

136 
	#CMU_CTRL_HFXOBUFCUR
(
v
) \

137 (((
v
Ë<< 
CMU_CTRL_HFXOBUFCUR_SHIFT
Ë& 
CMU_CTRL_HFXOBUFCUR_MASK
)

	)

138 
	#CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ
 1

	)

139 
	#CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ
 3

	)

141 
	#CMU_CTRL_HFXOBOOST_SHIFT
 (2)

	)

142 
	#CMU_CTRL_HFXOBOOST_MASK
 (0x3 << 
CMU_CTRL_HFXOBOOST_SHIFT
)

	)

143 
	#CMU_CTRL_HFXOBOOST
(
v
) \

144 (((
v
Ë<< 
CMU_CTRL_HFXOBOOST_SHIFT
Ë& 
CMU_CTRL_HFXOBOOST_MASK
)

	)

145 
	#CMU_CTRL_HFXOBOOST_50PCENT
 0

	)

146 
	#CMU_CTRL_HFXOBOOST_70PCENT
 1

	)

147 
	#CMU_CTRL_HFXOBOOST_80PCENT
 2

	)

148 
	#CMU_CTRL_HFXOBOOST_100PCENT
 3

	)

150 
	#CMU_CTRL_HFXOMODE_SHIFT
 (0)

	)

151 
	#CMU_CTRL_HFXOMODE_MASK
 (0x3 << 
CMU_CTRL_HFXOMODE_SHIFT
)

	)

152 
	#CMU_CTRL_HFXOMODE
(
v
) \

153 (((
v
Ë<< 
CMU_CTRL_HFXOMODE_SHIFT
Ë& 
CMU_CTRL_HFXOMODE_MASK
)

	)

154 
	#CMU_CTRL_HFXOMODE_XTAL
 0

	)

155 
	#CMU_CTRL_HFXOMODE_BUFEXTCLK
 1

	)

156 
	#CMU_CTRL_HFXOMODE_DIGEXTCLK
 2

	)

159 
	#CMU_HFCORECLKDIV_HFCORECLKLEDIV
 (1 << 8)

	)

161 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_SHIFT
 (0)

	)

162 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_MASK
 \

163 (0xF << 
CMU_HFCORECLKDIV_HFCORECLKDIV_SHIFT
)

	)

164 
	#CMU_HFCORECLKDIV_HFCORECLKDIV
(
v
) \

165 (((
v
Ë<< 
CMU_HFCORECLKDIV_HFCORECLKDIV_SHIFT
) & \

166 
CMU_HFCORECLKDIV_HFCORECLKDIV_MASK
)

	)

167 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK
 \

168 
	`CMU_HFCORECLKDIV_HFCORECLKDIV
(0)

	)

169 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2
 \

170 
	`CMU_HFCORECLKDIV_HFCORECLKDIV
(1)

	)

171 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4
 \

172 
	`CMU_HFCORECLKDIV_HFCORECLKDIV
(2)

	)

173 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8
 \

174 
	`CMU_HFCORECLKDIV_HFCORECLKDIV
(3)

	)

175 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16
 \

176 
	`CMU_HFCORECLKDIV_HFCORECLKDIV
(4)

	)

177 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32
 \

178 
	`CMU_HFCORECLKDIV_HFCORECLKDIV
(5)

	)

179 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64
 \

180 
	`CMU_HFCORECLKDIV_HFCORECLKDIV
(6)

	)

181 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128
 \

182 
	`CMU_HFCORECLKDIV_HFCORECLKDIV
(7)

	)

183 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256
 \

184 
	`CMU_HFCORECLKDIV_HFCORECLKDIV
(8)

	)

185 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512
 \

186 
	`CMU_HFCORECLKDIV_HFCORECLKDIV
(9)

	)

188 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_NODIV
 \

189 
CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK


	)

190 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_DIV2
 \

191 
CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2


	)

192 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_DIV4
 \

193 
CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4


	)

194 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_DIV8
 \

195 
CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8


	)

196 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_DIV16
 \

197 
CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16


	)

198 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_DIV32
 \

199 
CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32


	)

200 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_DIV64
 \

201 
CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64


	)

202 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_DIV128
 \

203 
CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128


	)

204 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_DIV256
 \

205 
CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256


	)

206 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_DIV512
 \

207 
CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512


	)

210 
	#CMU_HFPERCLKDIV_HFPERCLKEN
 (1 << 8)

	)

212 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_SHIFT
 (0)

	)

213 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_MASK
 \

214 (0xF << 
CMU_HFPERCLKDIV_HFPERCLKDIV_SHIFT
)

	)

215 
	#CMU_HFPERCLKDIV_HFPERCLKDIV
(
v
) \

216 (((
v
Ë<< 
CMU_HFPERCLKDIV_HFPERCLKDIV_SHIFT
) & \

217 
CMU_HFPERCLKDIV_HFPERCLKDIV_MASK
)

	)

218 
	#CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK
 
	`CMU_HFPERCLKDIV_HFPERCLKDIV
(0)

	)

219 
	#CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK2
 
	`CMU_HFPERCLKDIV_HFPERCLKDIV
(1)

	)

220 
	#CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK4
 
	`CMU_HFPERCLKDIV_HFPERCLKDIV
(2)

	)

221 
	#CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK8
 
	`CMU_HFPERCLKDIV_HFPERCLKDIV
(3)

	)

222 
	#CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK16
 
	`CMU_HFPERCLKDIV_HFPERCLKDIV
(4)

	)

223 
	#CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK32
 
	`CMU_HFPERCLKDIV_HFPERCLKDIV
(5)

	)

224 
	#CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK64
 
	`CMU_HFPERCLKDIV_HFPERCLKDIV
(6)

	)

225 
	#CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK128
 
	`CMU_HFPERCLKDIV_HFPERCLKDIV
(7)

	)

226 
	#CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK256
 
	`CMU_HFPERCLKDIV_HFPERCLKDIV
(8)

	)

227 
	#CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK512
 
	`CMU_HFPERCLKDIV_HFPERCLKDIV
(9)

	)

230 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_NODIV
 \

231 
CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK


	)

232 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_DIV2
 \

233 
CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2


	)

234 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_DIV4
 \

235 
CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4


	)

236 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_DIV8
 \

237 
CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8


	)

238 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_DIV16
 \

239 
CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16


	)

240 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_DIV32
 \

241 
CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32


	)

242 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_DIV64
 \

243 
CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64


	)

244 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_DIV128
 \

245 
CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128


	)

246 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_DIV256
 \

247 
CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256


	)

248 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_DIV512
 \

249 
CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512


	)

252 
	#CMU_HFRCOCTRL_SUDELAY_SHIFT
 (12)

	)

253 
	#CMU_HFRCOCTRL_SUDELAY_MASK
 (0x1F << 
CMU_HFRCOCTRL_SUDELAY_SHIFT
)

	)

254 
	#CMU_HFRCOCTRL_SUDELAY
(
v
) \

255 ((((
v
Ë<< 
CMU_HFRCOCTRL_SUDELAY_SHIFT
Ë& 
CMU_HFRCOCTRL_SUDELAY_MASK
))

	)

257 
	#CMU_HFRCOCTRL_BAND_SHIFT
 (8)

	)

258 
	#CMU_HFRCOCTRL_BAND_MASK
 (0x7 << 
CMU_HFRCOCTRL_BAND_SHIFT
)

	)

259 
	#CMU_HFRCOCTRL_BAND
(
v
) \

260 (((
v
Ë<< 
CMU_HFRCOCTRL_BAND_SHIFT
Ë& 
CMU_HFRCOCTRL_BAND_MASK
)

	)

261 
	#CMU_HFRCOCTRL_BAND_1MHZ
 0

	)

262 
	#CMU_HFRCOCTRL_BAND_7MHZ
 1

	)

263 
	#CMU_HFRCOCTRL_BAND_11MHZ
 2

	)

264 
	#CMU_HFRCOCTRL_BAND_14MHZ
 3

	)

265 
	#CMU_HFRCOCTRL_BAND_21MHZ
 4

	)

266 
	#CMU_HFRCOCTRL_BAND_28MHZ
 5

	)

268 
	#CMU_HFRCOCTRL_TUNING_SHIFT
 (0)

	)

269 
	#CMU_HFRCOCTRL_TUNING_MASK
 (0xFF << 
CMU_HFRCOCTRL_TUNING_SHIFT
)

	)

270 
	#CMU_HFRCOCTRL_TUNING
(
v
) \

271 (((
v
Ë<< 
CMU_HFRCOCTRL_TUNING_SHIFT
Ë& 
CMU_HFRCOCTRL_TUNING_MASK
)

	)

274 
	#CMU_LFRCOCTRL_TUNING_SHIFT
 (0)

	)

275 
	#CMU_LFRCOCTRL_TUNING_MASK
 (0xFF << 
CMU_LFRCOCTRL_TUNING_SHIFT
)

	)

276 
	#CMU_LFRCOCTRL_TUNING
(
v
) \

277 (((
v
Ë<< 
CMU_LFRCOCTRL_TUNING_SHIFT
Ë& 
CMU_LFRCOCTRL_TUNING_MASK
)

	)

280 
	#CMU_AUXHFRCOCTRL_BAND_SHIFT
 (8)

	)

281 
	#CMU_AUXHFRCOCTRL_BAND_MASK
 (0x7 << 
CMU_AUXHFRCOCTRL_BAND_SHIFT
)

	)

282 
	#CMU_AUXHFRCOCTRL_BAND
(
v
) \

283 (((
v
Ë<< 
CMU_AUXHFRCOCTRL_BAND_SHIFT
Ë& 
CMU_AUXHFRCOCTRL_BAND_MASK
)

	)

284 
	#CMU_AUXHFRCOCTRL_BAND_1MHZ
 0

	)

285 
	#CMU_AUXHFRCOCTRL_BAND_7MHZ
 1

	)

286 
	#CMU_AUXHFRCOCTRL_BAND_11MHZ
 2

	)

287 
	#CMU_AUXHFRCOCTRL_BAND_14MHZ
 3

	)

288 
	#CMU_AUXHFRCOCTRL_BAND_28MHZ
 4

	)

289 
	#CMU_AUXHFRCOCTRL_BAND_21MHZ
 5

	)

291 
	#CMU_AUXHFRCOCTRL_TUNING_SHIFT
 (0)

	)

292 
	#CMU_AUXHFRCOCTRL_TUNING_MASK
 (0xFF << 
CMU_AUXHFRCOCTRL_TUNING_SHIFT
)

	)

293 
	#CMU_AUXHFRCOCTRL_TUNING
(
v
) \

294 (((
v
Ë<< 
CMU_AUXHFRCOCTRL_TUNING_SHIFT
Ë& 
CMU_AUXHFRCOCTRL_TUNING_MASK
)

	)

297 
	#CMU_CALCTRL_CONT
 (1 << 6)

	)

299 
	#CMU_CALCTRL_DOWNSEL_SHIFT
 (3)

	)

300 
	#CMU_CALCTRL_DOWNSEL_MASK
 (0x7 << 
CMU_CALCTRL_DOWNSEL_SHIFT
)

	)

301 
	#CMU_CALCTRL_DOWNSEL
(
v
) \

302 (((
v
Ë<< 
CMU_CALCTRL_DOWNSEL_SHIFT
Ë& 
CMU_CALCTRL_DOWNSEL_MASK
)

	)

303 
	#CMU_CALCTRL_DOWNSEL_HFCLK
 0

	)

304 
	#CMU_CALCTRL_DOWNSEL_HFXO
 1

	)

305 
	#CMU_CALCTRL_DOWNSEL_LFXO
 2

	)

306 
	#CMU_CALCTRL_DOWNSEL_HFRCO
 3

	)

307 
	#CMU_CALCTRL_DOWNSEL_LFRCO
 4

	)

308 
	#CMU_CALCTRL_DOWNSEL_AUXHFRCO
 5

	)

310 
	#CMU_CALCTRL_UPSEL_SHIFT
 (3)

	)

311 
	#CMU_CALCTRL_UPSEL_MASK
 (0x7 << 
CMU_CALCTRL_UPSEL_SHIFT
)

	)

312 
	#CMU_CALCTRL_UPSEL
(
v
) \

313 (((
v
Ë<< 
CMU_CALCTRL_UPSEL_SHIFT
Ë& 
CMU_CALCTRL_UPSEL_MASK
)

	)

314 
	#CMU_CALCTRL_UPSEL_HFXO
 0

	)

315 
	#CMU_CALCTRL_UPSEL_LFXO
 1

	)

316 
	#CMU_CALCTRL_UPSEL_HFRCO
 2

	)

317 
	#CMU_CALCTRL_UPSEL_LFRCO
 3

	)

318 
	#CMU_CALCTRL_UPSEL_AUXHFRCO
 4

	)

321 
	#CMU_CALCNT_CALCNT_SHIFT
 (0)

	)

322 
	#CMU_CALCNT_CALCNT_MASK
 (0xFFFFF << 
CMU_CALCNT_CALCNT_SHIFT
)

	)

323 
	#CMU_CALCNT_CALCNT
(
v
) \

324 (((
v
Ë<< 
CMU_CALCNT_CALCNT_SHIFT
Ë& 
CMU_CALCNT_CALCNT_MASK
)

	)

327 
	#CMU_OSCENCMD_LFXODIS
 (1 << 9)

	)

328 
	#CMU_OSCENCMD_LFXOEN
 (1 << 8)

	)

329 
	#CMU_OSCENCMD_LFRCODIS
 (1 << 7)

	)

330 
	#CMU_OSCENCMD_LFRCOEN
 (1 << 6)

	)

331 
	#CMU_OSCENCMD_AUXHFRCODIS
 (1 << 5)

	)

332 
	#CMU_OSCENCMD_AUXHFRCOEN
 (1 << 4)

	)

333 
	#CMU_OSCENCMD_HFXODIS
 (1 << 3)

	)

334 
	#CMU_OSCENCMD_HFXOEN
 (1 << 2)

	)

335 
	#CMU_OSCENCMD_HFRCODIS
 (1 << 1)

	)

336 
	#CMU_OSCENCMD_HFRCOEN
 (1 << 0)

	)

339 
	#CMU_CMD_USBCCLKSEL_SHIFT
 (5)

	)

340 
	#CMU_CMD_USBCCLKSEL_MASK
 (0x3 << 
CMU_CMD_USBCCLKSEL_SHIFT
)

	)

341 
	#CMU_CMD_USBCCLKSEL
(
v
) \

342 (((
v
Ë<< 
CMU_CMD_USBCCLKSEL_SHIFT
Ë& 
CMU_CMD_USBCCLKSEL_MASK
)

	)

343 
	#CMU_CMD_USBCCLKSEL_HFCLKNODIV
 1

	)

344 
	#CMU_CMD_USBCCLKSEL_LFXO
 2

	)

345 
	#CMU_CMD_USBCCLKSEL_LFRCO
 3

	)

347 
	#CMU_CMD_CALSTOP
 (1 << 4)

	)

348 
	#CMU_CMD_CALSTART
 (1 << 3)

	)

350 
	#CMU_CMD_HFCLKSEL_SHIFT
 (0)

	)

351 
	#CMU_CMD_HFCLKSEL_MASK
 (0x7 << 
CMU_CMD_HFCLKSEL_SHIFT
)

	)

352 
	#CMU_CMD_HFCLKSEL
(
v
) \

353 (((
v
Ë<< 
CMU_CMD_HFCLKSEL_SHIFT
Ë& 
CMU_CMD_HFCLKSEL_MASK
)

	)

354 
	#CMU_CMD_HFCLKSEL_HFRCO
 1

	)

355 
	#CMU_CMD_HFCLKSEL_HFXO
 2

	)

356 
	#CMU_CMD_HFCLKSEL_LFRCO
 3

	)

357 
	#CMU_CMD_HFCLKSEL_LFXO
 4

	)

360 
	#CMU_LFCLKSEL_LFBE
 (1 << 20)

	)

361 
	#CMU_LFCLKSEL_LFAE
 (1 << 16)

	)

363 
	#CMU_LFCLKSEL_LFB_SHIFT
 (2)

	)

364 
	#CMU_LFCLKSEL_LFB_MASK
 (0x3 << 
CMU_LFCLKSEL_LFB_MASK
)

	)

365 
	#CMU_LFCLKSEL_LFB
(
v
) \

366 (((
v
Ë<< 
CMU_LFCLKSEL_LFB_MASK
Ë& CMU_LFCLKSEL_LFB_MASK)

	)

368 
	#CMU_LFCLKSEL_LFA_SHIFT
 (0)

	)

369 
	#CMU_LFCLKSEL_LFA_MASK
 (0x3 << 
CMU_LFCLKSEL_LFA_MASK
)

	)

370 
	#CMU_LFCLKSEL_LFA
(
v
) \

371 (((
v
Ë<< 
CMU_LFCLKSEL_LFA_MASK
Ë& CMU_LFCLKSEL_LFA_MASK)

	)

374 
	#CMU_STATUS_USBCLFRCOSEL
 (1 << 17)

	)

375 
	#CMU_STATUS_USBCLFXOSEL
 (1 << 16)

	)

376 
	#CMU_STATUS_USBCHFCLKSEL
 (1 << 15)

	)

377 
	#CMU_STATUS_CALBSY
 (1 << 14)

	)

378 
	#CMU_STATUS_LFXOSEL
 (1 << 13)

	)

379 
	#CMU_STATUS_LFRCOSEL
 (1 << 12)

	)

380 
	#CMU_STATUS_HFXOSEL
 (1 << 11)

	)

381 
	#CMU_STATUS_HFRCOSEL
 (1 << 10)

	)

382 
	#CMU_STATUS_LFXORDY
 (1 << 9)

	)

383 
	#CMU_STATUS_LFXOENS
 (1 << 8)

	)

384 
	#CMU_STATUS_LFRCORDY
 (1 << 7)

	)

385 
	#CMU_STATUS_LFRCOENS
 (1 << 6)

	)

386 
	#CMU_STATUS_AUXHFRCORDY
 (1 << 5)

	)

387 
	#CMU_STATUS_AUXHFRCOENS
 (1 << 4)

	)

388 
	#CMU_STATUS_HFXORDY
 (1 << 3)

	)

389 
	#CMU_STATUS_HFXOENS
 (1 << 2)

	)

390 
	#CMU_STATUS_HFRCORDY
 (1 << 1)

	)

391 
	#CMU_STATUS_HFRCOENS
 (1 << 0)

	)

394 
	#CMU_IF_USBCHFCLKSEL
 (1 << 7)

	)

395 
	#CMU_IF_CALOF
 (1 << 6)

	)

396 
	#CMU_IF_CALRDY
 (1 << 5)

	)

397 
	#CMU_IF_AUXHFRCORDY
 (1 << 4)

	)

398 
	#CMU_IF_LFXORDY
 (1 << 3)

	)

399 
	#CMU_IF_LFRCORDY
 (1 << 2)

	)

400 
	#CMU_IF_HFXORDY
 (1 << 1)

	)

401 
	#CMU_IF_HFRCORDY
 (1 << 0)

	)

404 
	#CMU_IFS_USBCHFCLKSEL
 (1 << 7)

	)

405 
	#CMU_IFS_CALOF
 (1 << 6)

	)

406 
	#CMU_IFS_CALRDY
 (1 << 5)

	)

407 
	#CMU_IFS_AUXHFRCORDY
 (1 << 4)

	)

408 
	#CMU_IFS_LFXORDY
 (1 << 3)

	)

409 
	#CMU_IFS_LFRCORDY
 (1 << 2)

	)

410 
	#CMU_IFS_HFXORDY
 (1 << 1)

	)

411 
	#CMU_IFS_HFRCORDY
 (1 << 0)

	)

414 
	#CMU_IFC_USBCHFCLKSEL
 (1 << 7)

	)

415 
	#CMU_IFC_CALOF
 (1 << 6)

	)

416 
	#CMU_IFC_CALRDY
 (1 << 5)

	)

417 
	#CMU_IFC_AUXHFRCORDY
 (1 << 4)

	)

418 
	#CMU_IFC_LFXORDY
 (1 << 3)

	)

419 
	#CMU_IFC_LFRCORDY
 (1 << 2)

	)

420 
	#CMU_IFC_HFXORDY
 (1 << 1)

	)

421 
	#CMU_IFC_HFRCORDY
 (1 << 0)

	)

424 
	#CMU_IEN_USBCHFCLKSEL
 (1 << 7)

	)

425 
	#CMU_IEN_CALOF
 (1 << 6)

	)

426 
	#CMU_IEN_CALRDY
 (1 << 5)

	)

427 
	#CMU_IEN_AUXHFRCORDY
 (1 << 4)

	)

428 
	#CMU_IEN_LFXORDY
 (1 << 3)

	)

429 
	#CMU_IEN_LFRCORDY
 (1 << 2)

	)

430 
	#CMU_IEN_HFXORDY
 (1 << 1)

	)

431 
	#CMU_IEN_HFRCORDY
 (1 << 0)

	)

434 
	#CMU_HFCORECLKEN0_EBI
 (1 << 5)

	)

435 
	#CMU_HFCORECLKEN0_LE
 (1 << 4)

	)

436 
	#CMU_HFCORECLKEN0_USB
 (1 << 3)

	)

437 
	#CMU_HFCORECLKEN0_USBC
 (1 << 2)

	)

438 
	#CMU_HFCORECLKEN0_AES
 (1 << 1)

	)

439 
	#CMU_HFCORECLKEN0_DMA
 (1 << 0)

	)

442 
	#CMU_HFPERCLKEN0_DAC0
 (1 << 17)

	)

443 
	#CMU_HFPERCLKEN0_ADC0
 (1 << 16)

	)

444 
	#CMU_HFPERCLKEN0_PRS
 (1 << 15)

	)

445 
	#CMU_HFPERCLKEN0_VCMP
 (1 << 14)

	)

446 
	#CMU_HFPERCLKEN0_GPIO
 (1 << 13)

	)

447 
	#CMU_HFPERCLKEN0_I2C1
 (1 << 12)

	)

448 
	#CMU_HFPERCLKEN0_I2C0
 (1 << 11)

	)

449 
	#CMU_HFPERCLKEN0_ACMP1
 (1 << 10)

	)

450 
	#CMU_HFPERCLKEN0_ACMP0
 (1 << 9)

	)

451 
	#CMU_HFPERCLKEN0_TIMER3
 (1 << 8)

	)

452 
	#CMU_HFPERCLKEN0_TIMER2
 (1 << 7)

	)

453 
	#CMU_HFPERCLKEN0_TIMER1
 (1 << 6)

	)

454 
	#CMU_HFPERCLKEN0_TIMER0
 (1 << 5)

	)

455 
	#CMU_HFPERCLKEN0_UART1
 (1 << 4)

	)

456 
	#CMU_HFPERCLKEN0_UART0
 (1 << 3)

	)

457 
	#CMU_HFPERCLKEN0_USART2
 (1 << 2)

	)

458 
	#CMU_HFPERCLKEN0_USART1
 (1 << 1)

	)

459 
	#CMU_HFPERCLKEN0_USART0
 (1 << 0)

	)

462 
	#CMU_SYNCBUSY_LFBPRESC0
 (1 << 6)

	)

463 
	#CMU_SYNCBUSY_LFBCLKEN0
 (1 << 4)

	)

464 
	#CMU_SYNCBUSY_LFAPRESC0
 (1 << 2)

	)

465 
	#CMU_SYNCBUSY_LFACLKEN0
 (1 << 0)

	)

468 
	#CMU_FREEZE_REGFREEZE
 (1 << 0)

	)

471 
	#CMU_LFACLKEN0_LCD
 (1 << 3)

	)

472 
	#CMU_LFACLKEN0_LETIMER0
 (1 << 2)

	)

473 
	#CMU_LFACLKEN0_RTC
 (1 << 1)

	)

474 
	#CMU_LFACLKEN0_LESENSE
 (1 << 0)

	)

477 
	#CMU_LFBCLKEN0_LEUART1
 (1 << 1)

	)

478 
	#CMU_LFBCLKEN0_LEUART0
 (1 << 0)

	)

481 
	#CMU_LFAPRESC0_LCD_SHIFT
 (12)

	)

482 
	#CMU_LFAPRESC0_LCD_MASK
 (0x3 << 
CMU_LFAPRESC0_LCD_SHIFT
)

	)

483 
	#CMU_LFAPRESC0_LCD
(
v
) \

484 (((
v
Ë<< 
CMU_LFAPRESC0_LCD_SHIFT
Ë& 
CMU_LFAPRESC0_LCD_MASK
)

	)

485 
	#CMU_LFAPRESC0_LCD_DIV16
 0

	)

486 
	#CMU_LFAPRESC0_LCD_DIV32
 1

	)

487 
	#CMU_LFAPRESC0_LCD_DIV64
 2

	)

488 
	#CMU_LFAPRESC0_LCD_DIV128
 3

	)

490 
	#CMU_LFAPRESC0_LETIMER0_SHIFT
 (8)

	)

491 
	#CMU_LFAPRESC0_LETIMER0_MASK
 (0xF << 
CMU_LFAPRESC0_LETIMER0_SHIFT
)

	)

492 
	#CMU_LFAPRESC0_LETIMER0
(
v
) \

493 (((
v
Ë<< 
CMU_LFAPRESC0_LETIMER0_SHIFT
Ë& 
CMU_LFAPRESC0_LETIMER0_MASK
)

	)

494 
	#CMU_LFAPRESC0_LETIMER0_DIV1
 0

	)

495 
	#CMU_LFAPRESC0_LETIMER0_DIV2
 1

	)

496 
	#CMU_LFAPRESC0_LETIMER0_DIV4
 2

	)

497 
	#CMU_LFAPRESC0_LETIMER0_DIV8
 3

	)

498 
	#CMU_LFAPRESC0_LETIMER0_DIV16
 4

	)

499 
	#CMU_LFAPRESC0_LETIMER0_DIV32
 5

	)

500 
	#CMU_LFAPRESC0_LETIMER0_DIV64
 6

	)

501 
	#CMU_LFAPRESC0_LETIMER0_DIV128
 7

	)

502 
	#CMU_LFAPRESC0_LETIMER0_DIV256
 8

	)

503 
	#CMU_LFAPRESC0_LETIMER0_DIV512
 9

	)

504 
	#CMU_LFAPRESC0_LETIMER0_DIV1024
 10

	)

505 
	#CMU_LFAPRESC0_LETIMER0_DIV2048
 11

	)

506 
	#CMU_LFAPRESC0_LETIMER0_DIV4096
 12

	)

507 
	#CMU_LFAPRESC0_LETIMER0_DIV8192
 13

	)

508 
	#CMU_LFAPRESC0_LETIMER0_DIV16384
 14

	)

509 
	#CMU_LFAPRESC0_LETIMER0_DIV32768
 15

	)

510 
	#CMU_LFAPRESC0_LETIMER0_NODIV
 
CMU_LFAPRESC0_LETIMER0_DIV1


	)

512 
	#CMU_LFAPRESC0_RTC_SHIFT
 (4)

	)

513 
	#CMU_LFAPRESC0_RTC_MASK
 (0xF << 
CMU_LFAPRESC0_RTC_SHIFT
)

	)

514 
	#CMU_LFAPRESC0_RTC
(
v
) \

515 (((
v
Ë<< 
CMU_LFAPRESC0_RTC_SHIFT
Ë& 
CMU_LFAPRESC0_RTC_MASK
)

	)

516 
	#CMU_LFAPRESC0_RTC_DIV1
 0

	)

517 
	#CMU_LFAPRESC0_RTC_DIV2
 1

	)

518 
	#CMU_LFAPRESC0_RTC_DIV4
 2

	)

519 
	#CMU_LFAPRESC0_RTC_DIV8
 3

	)

520 
	#CMU_LFAPRESC0_RTC_DIV16
 4

	)

521 
	#CMU_LFAPRESC0_RTC_DIV32
 5

	)

522 
	#CMU_LFAPRESC0_RTC_DIV64
 6

	)

523 
	#CMU_LFAPRESC0_RTC_DIV128
 7

	)

524 
	#CMU_LFAPRESC0_RTC_DIV256
 8

	)

525 
	#CMU_LFAPRESC0_RTC_DIV512
 9

	)

526 
	#CMU_LFAPRESC0_RTC_DIV1024
 10

	)

527 
	#CMU_LFAPRESC0_RTC_DIV2048
 11

	)

528 
	#CMU_LFAPRESC0_RTC_DIV4096
 12

	)

529 
	#CMU_LFAPRESC0_RTC_DIV8192
 13

	)

530 
	#CMU_LFAPRESC0_RTC_DIV16384
 14

	)

531 
	#CMU_LFAPRESC0_RTC_DIV32768
 15

	)

532 
	#CMU_LFAPRESC0_RTC_NODIV
 
CMU_LFAPRESC0_RTC_DIV1


	)

534 
	#CMU_LFAPRESC0_LESENSE_SHIFT
 (12)

	)

535 
	#CMU_LFAPRESC0_LESENSE_MASK
 (0x3 << 
CMU_LFAPRESC0_LESENSE_SHIFT
)

	)

536 
	#CMU_LFAPRESC0_LESENSE
(
v
) \

537 (((
v
Ë<< 
CMU_LFAPRESC0_LESENSE_SHIFT
Ë& 
CMU_LFAPRESC0_LESENSE_MASK
)

	)

538 
	#CMU_LFAPRESC0_LESENSE_DIV1
 0

	)

539 
	#CMU_LFAPRESC0_LESENSE_DIV2
 1

	)

540 
	#CMU_LFAPRESC0_LESENSE_DIV4
 2

	)

541 
	#CMU_LFAPRESC0_LESENSE_DIV8
 3

	)

542 
	#CMU_LFAPRESC0_LESENSE_NODIV
 
CMU_LFAPRESC0_LESENSE_DIV1


	)

545 
	#CMU_LFBPRESC0_LEUART1_SHIFT
 (4)

	)

546 
	#CMU_LFBPRESC0_LEUART1_MASK
 (0x3 << 
CMU_LFBPRESC0_LEUART1_SHIFT
)

	)

547 
	#CMU_LFBPRESC0_LEUART1
(
v
) \

548 (((
v
Ë<< 
CMU_LFBPRESC0_LEUART1_SHIFT
Ë& 
CMU_LFBPRESC0_LEUART1_MASK
)

	)

549 
	#CMU_LFBPRESC0_LEUART1_DIV1
 0

	)

550 
	#CMU_LFBPRESC0_LEUART1_DIV2
 1

	)

551 
	#CMU_LFBPRESC0_LEUART1_DIV4
 2

	)

552 
	#CMU_LFBPRESC0_LEUART1_DIV8
 3

	)

553 
	#CMU_LFBPRESC0_LEUART1_NODIV
 
CMU_LFBPRESC0_LEUART1_DIV1


	)

555 
	#CMU_LFBPRESC0_LEUART0_SHIFT
 (0)

	)

556 
	#CMU_LFBPRESC0_LEUART0_MASK
 (0x3 << 
CMU_LFBPRESC0_LEUART0_SHIFT
)

	)

557 
	#CMU_LFBPRESC0_LEUART0
(
v
) \

558 (((
v
Ë<< 
CMU_LFBPRESC0_LEUART0_SHIFT
Ë& 
CMU_LFBPRESC0_LEUART0_MASK
)

	)

559 
	#CMU_LFBPRESC0_LEUART0_DIV1
 0

	)

560 
	#CMU_LFBPRESC0_LEUART0_DIV2
 1

	)

561 
	#CMU_LFBPRESC0_LEUART0_DIV4
 2

	)

562 
	#CMU_LFBPRESC0_LEUART0_DIV8
 3

	)

563 
	#CMU_LFBPRESC0_LEUART0_NODIV
 
CMU_LFBPRESC0_LEUART0_DIV1


	)

566 
	#CMU_PCNTCTRL_PCNT2CLKSE
 (1 << 5)

	)

567 
	#CMU_PCNTCTRL_PCNT2CLKEN
 (1 << 4)

	)

568 
	#CMU_PCNTCTRL_PCNT1CLKSEL
 (1 << 3)

	)

569 
	#CMU_PCNTCTRL_PCNT1CLKEN
 (1 << 2)

	)

570 
	#CMU_PCNTCTRL_PCNT0CLKSEL
 (1 << 1)

	)

571 
	#CMU_PCNTCTRL_PCNT0CLKEN
 (1 << 0)

	)

574 
	#CMU_LCDCTRL_VBFDIV_SHIFT
 (4)

	)

575 
	#CMU_LCDCTRL_VBFDIV_MASK
 (0xF << 
CMU_LCDCTRL_VBFDIV_SHIFT
)

	)

576 
	#CMU_LCDCTRL_VBFDIV
(
v
) \

577 (((
v
Ë<< 
CMU_LCDCTRL_VBFDIV_SHIFT
Ë& 
CMU_LCDCTRL_VBFDIV_MASK
)

	)

578 
	#CMU_LCDCTRL_VBFDIV_DIV1
 0

	)

579 
	#CMU_LCDCTRL_VBFDIV_DIV2
 1

	)

580 
	#CMU_LCDCTRL_VBFDIV_DIV4
 2

	)

581 
	#CMU_LCDCTRL_VBFDIV_DIV8
 3

	)

582 
	#CMU_LCDCTRL_VBFDIV_DIV16
 4

	)

583 
	#CMU_LCDCTRL_VBFDIV_DIV32
 5

	)

584 
	#CMU_LCDCTRL_VBFDIV_DIV64
 6

	)

585 
	#CMU_LCDCTRL_VBFDIV_DIV128
 7

	)

586 
	#CMU_LCDCTRL_VBFDIV_NODIV
 
CMU_LCDCTRL_VBFDIV_DIV1


	)

588 
	#CMU_LCDCTRL_VBOOSTEN
 (1 << 3)

	)

590 
	#CMU_LCDCTRL_FDIV_SHIFT
 (0)

	)

591 
	#CMU_LCDCTRL_FDIV_MASK
 (0x3 << 
CMU_LCDCTRL_FDIV_SHIFT
)

	)

592 
	#CMU_LCDCTRL_FDIV
(
v
) \

593 (((
v
Ë& 
CMU_LCDCTRL_FDIV_MASK
Ë<< 
CMU_LCDCTRL_FDIV_SHIFT
)

	)

596 
	#CMU_ROUTE_LOCATION_SHIFT
 (2)

	)

597 
	#CMU_ROUTE_LOCATION_MASK
 (0x7 << 
CMU_ROUTE_LOCATION_SHIFT
)

	)

598 
	#CMU_ROUTE_LOCATION_LOCx
(
i
) \

599 (((
i
Ë<< 
CMU_ROUTE_LOCATION_SHIFT
Ë& 
CMU_ROUTE_LOCATION_MASK
)

	)

600 
	#CMU_ROUTE_LOCATION_LOC0
 0

	)

601 
	#CMU_ROUTE_LOCATION_LOC1
 1

	)

602 
	#CMU_ROUTE_LOCATION_LOC2
 2

	)

604 
	#CMU_ROUTE_CLKOUT1PEN
 (1 << 1)

	)

605 
	#CMU_ROUTE_CLKOUT0PEN
 (1 << 0)

	)

608 
	#CMU_LOCK_LOCKKEY_SHIFT
 (0)

	)

609 
	#CMU_LOCK_LOCKKEY_MASK
 (0xFFFF << 
CMU_LOCK_LOCKKEY_SHIFT
)

	)

610 
	#CMU_LOCK_LOCKKEY_UNLOCKED
 (0x0000 << 
CMU_LOCK_LOCKKEY_SHIFT
)

	)

611 
	#CMU_LOCK_LOCKKEY_LOCKED
 (0x0001 << 
CMU_LOCK_LOCKKEY_SHIFT
)

	)

612 
	#CMU_LOCK_LOCKKEY_LOCK
 (0x0000 << 
CMU_LOCK_LOCKKEY_SHIFT
)

	)

613 
	#CMU_LOCK_LOCKKEY_UNLOCK
 (0x580E << 
CMU_LOCK_LOCKKEY_SHIFT
)

	)

615 
	#_REG_BIT
(
ba£
, 
bô
Ë(((ba£Ë<< 5Ë+ (bô))

	)

617 
	ecmu_≥rùh_˛kí
 {

619 
	mCMU_PCNT2
 = 
_REG_BIT
(0x078, 4),

620 
	mCMU_PCNT1
 = 
_REG_BIT
(0x078, 2),

621 
	mCMU_PCNT0
 = 
_REG_BIT
(0x078, 0),

624 
	mCMU_LEUART1
 = 
_REG_BIT
(0x060, 1),

625 
	mCMU_LEUART0
 = 
_REG_BIT
(0x060, 0),

628 
	mCMU_LCD
 = 
_REG_BIT
(0x058, 3),

629 
	mCMU_LETIMER0
 = 
_REG_BIT
(0x058, 2),

630 
	mCMU_RTC
 = 
_REG_BIT
(0x058, 1),

631 
	mCMU_LESENSE
 = 
_REG_BIT
(0x058, 0),

634 
	mCMU_DAC0
 = 
_REG_BIT
(0x044, 17),

635 
	mCMU_ADC0
 = 
_REG_BIT
(0x044, 16),

636 
	mCMU_PRS
 = 
_REG_BIT
(0x044, 15),

637 
	mCMU_VCMP
 = 
_REG_BIT
(0x044, 14),

638 
	mCMU_GPIO
 = 
_REG_BIT
(0x044, 13),

639 
	mCMU_I2C1
 = 
_REG_BIT
(0x044, 12),

640 
	mCMU_I2C0
 = 
_REG_BIT
(0x044, 11),

641 
	mCMU_ACMP1
 = 
_REG_BIT
(0x044, 10),

642 
	mCMU_ACMP0
 = 
_REG_BIT
(0x044, 9),

643 
	mCMU_TIMER3
 = 
_REG_BIT
(0x044, 8),

644 
	mCMU_TIMER2
 = 
_REG_BIT
(0x044, 7),

645 
	mCMU_TIMER1
 = 
_REG_BIT
(0x044, 6),

646 
	mCMU_TIMER0
 = 
_REG_BIT
(0x044, 5),

647 
	mCMU_UART1
 = 
_REG_BIT
(0x044, 4),

648 
	mCMU_UART0
 = 
_REG_BIT
(0x044, 3),

649 
	mCMU_USART2
 = 
_REG_BIT
(0x044, 2),

650 
	mCMU_USART1
 = 
_REG_BIT
(0x044, 1),

651 
	mCMU_USART0
 = 
_REG_BIT
(0x044, 0),

654 
	mCMU_EBI
 = 
_REG_BIT
(0x040, 5),

655 
	mCMU_LE
 = 
_REG_BIT
(0x040, 4),

656 
	mCMU_USB
 = 
_REG_BIT
(0x040, 3),

657 
	mCMU_USBC
 = 
_REG_BIT
(0x040, 2),

658 
	mCMU_AES
 = 
_REG_BIT
(0x040, 1),

659 
	mCMU_DMA
 = 
_REG_BIT
(0x040, 0)

662 
	ecmu_osc
 {

663 
	mHFRCO
,

664 
	mLFRCO
,

665 
	mULFRCO
,

666 
	mHFXO
,

667 
	mLFXO
,

668 
	mAUXHFRCO
,

673 
BEGIN_DECLS


675 
cmu_íabÀ_lock
();

676 
cmu_dißbÀ_lock
();

677 
boﬁ
 
cmu_gë_lock_Êag
();

679 
cmu_≥rùh_˛ock_íabÀ
(
cmu_≥rùh_˛kí
 
≥rùh
);

680 
cmu_≥rùh_˛ock_dißbÀ
(
cmu_≥rùh_˛kí
 
≥rùh
);

685 
cmu_osc_⁄
(
cmu_osc
 
osc
);

686 
cmu_osc_off
(
cmu_osc
 
osc
);

691 
boﬁ
 
cmu_osc_ªady_Êag
(
cmu_osc
 
osc
);

692 
cmu_waô_f‹_osc_ªady
(
cmu_osc
 
osc
);

693 
cmu_£t_hf˛k_sour˚
(
cmu_osc
 
osc
);

694 
cmu_£t_usb˛k_sour˚
(
cmu_osc
 
osc
);

695 
cmu_osc
 
cmu_gë_hf˛k_sour˚
();

703 
cmu_˛ock_£tup_ö_hfxo_out_48mhz
();

705 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/efm32/common/dac_common.h

22 #¥agm®
⁄˚


24 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

25 
	~<lib›ícm3/cm3/comm⁄.h
>

26 
	~<lib›ícm3/efm32/¥s.h
>

30 
	#DAC_CTRL
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x00)

	)

31 
	#DAC_STATUS
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x04)

	)

32 
	#DAC_CHx_CTRL
(
ba£
, 
x
Ë
	`MMIO32
((ba£Ë+ 0x08 + (0x04 * (x)))

	)

33 
	#DAC_CH0CTRL
(
ba£
Ë
	`DAC_CHx_CTRL
(ba£, 0)

	)

34 
	#DAC_CH1CTRL
(
ba£
Ë
	`DAC_CHx_CTRL
(ba£, 1)

	)

35 
	#DAC_IEN
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x010)

	)

36 
	#DAC_IF
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x014)

	)

37 
	#DAC_IFS
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x018)

	)

38 
	#DAC_IFC
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x01C)

	)

39 
	#DAC_CH0DATA
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x020)

	)

40 
	#DAC_CH1DATA
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x024)

	)

41 
	#DAC_COMBDATA
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x028)

	)

42 
	#DAC_CAL
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x02C)

	)

43 
	#DAC_BIASPROG
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x030)

	)

44 
	#DAC_OPACTRL
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x054)

	)

45 
	#DAC_OPAOFFSET
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x058)

	)

46 
	#DAC_OPA0MUX
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x05C)

	)

47 
	#DAC_OPA1MUX
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x060)

	)

48 
	#DAC_OPA2MUX
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x064)

	)

51 
	#DAC_CTRL_REFRSEL_SHIFT
 (20)

	)

52 
	#DAC_CTRL_REFRSEL_MASK
 (0x3 << 
DAC_CTRL_REFRSEL_SHIFT
)

	)

53 
	#DAC_CTRL_REFRSEL
(
v
) \

54 (((
v
Ë<< 
DAC_CTRL_REFRSEL_SHIFT
Ë& 
DAC_CTRL_REFRSEL_MASK
)

	)

55 
	#DAC_CTRL_REFRSEL_8CYCLES
 0

	)

56 
	#DAC_CTRL_REFRSEL_16CYCLES
 1

	)

57 
	#DAC_CTRL_REFRSEL_32CYCLES
 2

	)

58 
	#DAC_CTRL_REFRSEL_64CYCLES
 3

	)

60 
	#DAC_CTRL_PRESC_SHIFT
 (16)

	)

61 
	#DAC_CTRL_PRESC_MASK
 (0x7 << 
DAC_CTRL_PRESC_SHIFT
)

	)

62 
	#DAC_CTRL_PRESC
(
v
) \

63 (((
v
Ë<< 
DAC_CTRL_PRESC_SHIFT
Ë& 
DAC_CTRL_PRESC_MASK
)

	)

64 
	#DAC_CTRL_PRESC_DIV1
 0

	)

65 
	#DAC_CTRL_PRESC_DIV2
 1

	)

66 
	#DAC_CTRL_PRESC_DIV4
 2

	)

67 
	#DAC_CTRL_PRESC_DIV8
 3

	)

68 
	#DAC_CTRL_PRESC_DIV16
 4

	)

69 
	#DAC_CTRL_PRESC_DIV32
 5

	)

70 
	#DAC_CTRL_PRESC_DIV64
 6

	)

71 
	#DAC_CTRL_PRESC_DIV128
 7

	)

72 
	#DAC_CTRL_PRESC_NODIV
 
DAC_CTRL_PRESC_DIV1


	)

74 
	#DAC_CTRL_REFSEL_SHIFT
 (8)

	)

75 
	#DAC_CTRL_REFSEL_MASK
 (0x3 << 
DAC_CTRL_REFSEL_SHIFT
)

	)

76 
	#DAC_CTRL_REFSEL
(
v
) \

77 (((
v
Ë<< 
DAC_CTRL_REFSEL_SHIFT
Ë& 
DAC_CTRL_REFSEL_MASK
)

	)

78 
	#DAC_CTRL_REFSEL_1V25
 0

	)

79 
	#DAC_CTRL_REFSEL_2V5
 1

	)

80 
	#DAC_CTRL_REFSEL_VDD
 2

	)

82 
	#DAC_CTRL_CH0PRESCRST
 (1 << 7)

	)

83 
	#DAC_CTRL_OUTENPRS
 (1 << 6)

	)

85 
	#DAC_CTRL_OUTMODE_SHIFT
 (4)

	)

86 
	#DAC_CTRL_OUTMODE_MASK
 (0x3 << 
DAC_CTRL_OUTMODE_SHIFT
)

	)

87 
	#DAC_CTRL_OUTMODE
(
v
) \

88 (((
v
Ë<< 
DAC_CTRL_OUTMODE_SHIFT
Ë& 
DAC_CTRL_OUTMODE_MASK
)

	)

89 
	#DAC_CTRL_OUTMODE_DISABLE
 0

	)

90 
	#DAC_CTRL_OUTMODE_PIN
 1

	)

91 
	#DAC_CTRL_OUTMODE_ADC
 2

	)

92 
	#DAC_CTRL_OUTMODE_PINADC
 3

	)

94 
	#DAC_CTRL_CONVMODE_SHIFT
 (2)

	)

95 
	#DAC_CTRL_CONVMODE_MASK
 (0x3 << 
DAC_CTRL_CONVMODE_SHIFT
)

	)

96 
	#DAC_CTRL_CONVMODE
(
v
) \

97 (((
v
Ë<< 
DAC_CTRL_CONVMODE_SHIFT
Ë& 
DAC_CTRL_CONVMODE_MASK
)

	)

98 
	#DAC_CTRL_CONVMODE_CONTINUOUS
 0

	)

99 
	#DAC_CTRL_CONVMODE_SAMPLEHOLD
 1

	)

100 
	#DAC_CTRL_CONVMODE_SAMPLEOFF
 2

	)

102 
	#DAC_CTRL_SINMODE
 (1 << 1)

	)

103 
	#DAC_CTRL_DIFF
 (1 << 0)

	)

106 
	#DAC_STATUS_CH1DV
 (1 << 1)

	)

107 
	#DAC_STATUS_CH0DV
 (1 << 0)

	)

110 
	#DAC_CH_CTRL_PRSSEL_SHIFT
 (4)

	)

111 
	#DAC_CH_CTRL_PRSSEL_MASK
 (0xF << 
DAC_CH_CTRL_PRSSEL_SHIFT
)

	)

112 
	#DAC_CH_CTRL_PRSSEL
(
v
) \

113 (((
v
Ë<< 
DAC_CH_CTRL_PRSSEL_SHIFT
Ë& 
DAC_CH_CTRL_PRSSEL_MASK
)

	)

114 
	#DAC_CH_CTRL_PRSSEL_PRSCHx
(
x
Ë
	`DAC_CH_CTRL_PRSSEL
(x)

	)

115 
	#DAC_CH_CTRL_PRSSEL_PRSCH0
 0

	)

116 
	#DAC_CH_CTRL_PRSSEL_PRSCH1
 1

	)

117 
	#DAC_CH_CTRL_PRSSEL_PRSCH2
 2

	)

118 
	#DAC_CH_CTRL_PRSSEL_PRSCH3
 3

	)

119 
	#DAC_CH_CTRL_PRSSEL_PRSCH4
 4

	)

120 
	#DAC_CH_CTRL_PRSSEL_PRSCH5
 5

	)

121 
	#DAC_CH_CTRL_PRSSEL_PRSCH6
 6

	)

122 
	#DAC_CH_CTRL_PRSSEL_PRSCH7
 7

	)

123 
	#DAC_CH_CTRL_PRSSEL_PRSCH8
 8

	)

124 
	#DAC_CH_CTRL_PRSSEL_PRSCH9
 9

	)

125 
	#DAC_CH_CTRL_PRSSEL_PRSCH10
 10

	)

126 
	#DAC_CH_CTRL_PRSSEL_PRSCH11
 11

	)

128 
	#DAC_CH_CTRL_PRSEN
 (1 << 2)

	)

129 
	#DAC_CH_CTRL_REFREN
 (1 << 1)

	)

130 
	#DAC_CH_CTRL_EN
 (1 << 0)

	)

133 
	#DAC_CH0CTRL_PRSSEL_SHIFT
 
DAC_CH_CTRL_PRSSEL_SHIFT


	)

134 
	#DAC_CH0CTRL_PRSSEL_MASK
 
DAC_CH_CTRL_PRSSEL_MASK


	)

135 
	#DAC_CH0CTRL_PRSSEL
(
v
Ë
	`DAC_CH_CTRL_PRSSEL
(v)

	)

136 
	#DAC_CH0CTRL_PRSSEL_PRSCHx
(
x
Ë
	`DAC_CH_CTRL_PRSSEL_PRSCHx
(x)

	)

137 
	#DAC_CH0CTRL_PRSSEL_PRSCH0
 
DAC_CH0CTRL_PRSSEL_PRSCH0


	)

138 
	#DAC_CH0CTRL_PRSSEL_PRSCH1
 
DAC_CH_CTRL_PRSSEL_PRSCH1


	)

139 
	#DAC_CH0CTRL_PRSSEL_PRSCH2
 
DAC_CH_CTRL_PRSSEL_PRSCH2


	)

140 
	#DAC_CH0CTRL_PRSSEL_PRSCH3
 
DAC_CH_CTRL_PRSSEL_PRSCH3


	)

141 
	#DAC_CH0CTRL_PRSSEL_PRSCH4
 
DAC_CH_CTRL_PRSSEL_PRSCH4


	)

142 
	#DAC_CH0CTRL_PRSSEL_PRSCH5
 
DAC_CH_CTRL_PRSSEL_PRSCH5


	)

143 
	#DAC_CH0CTRL_PRSSEL_PRSCH6
 
DAC_CH_CTRL_PRSSEL_PRSCH6


	)

144 
	#DAC_CH0CTRL_PRSSEL_PRSCH7
 
DAC_CH_CTRL_PRSSEL_PRSCH7


	)

145 
	#DAC_CH0CTRL_PRSSEL_PRSCH8
 
DAC_CH_CTRL_PRSSEL_PRSCH8


	)

146 
	#DAC_CH0CTRL_PRSSEL_PRSCH9
 
DAC_CH_CTRL_PRSSEL_PRSCH9


	)

147 
	#DAC_CH0CTRL_PRSSEL_PRSCH10
 
DAC_CH_CTRL_PRSSEL_PRSCH10


	)

148 
	#DAC_CH0CTRL_PRSSEL_PRSCH11
 
DAC_CH_CTRL_PRSSEL_PRSCH11


	)

150 
	#DAC_CH0CTRL_PRSEN
 
DAC_CH_CTRL_PRSEN


	)

151 
	#DAC_CH0CTRL_REFREN
 
DAC_CH_CTRL_REFREN


	)

152 
	#DAC_CH0CTRL_EN
 
DAC_CH_CTRL_EN


	)

155 
	#DAC_CH1CTRL_PRSSEL_SHIFT
 
DAC_CH_CTRL_PRSSEL_SHIFT


	)

156 
	#DAC_CH1CTRL_PRSSEL_MASK
 
DAC_CH_CTRL_PRSSEL_MASK


	)

157 
	#DAC_CH1CTRL_PRSSEL
(
v
Ë
	`DAC_CH_CTRL_PRSSEL
(v)

	)

158 
	#DAC_CH1CTRL_PRSSEL_PRSCHx
(
x
Ë
	`DAC_CH_CTRL_PRSSEL_PRSCHx
(x)

	)

159 
	#DAC_CH1CTRL_PRSSEL_PRSCH0
 
DAC_CH_CTRL_PRSSEL_PRSCH0


	)

160 
	#DAC_CH1CTRL_PRSSEL_PRSCH1
 
DAC_CH_CTRL_PRSSEL_PRSCH1


	)

161 
	#DAC_CH1CTRL_PRSSEL_PRSCH2
 
DAC_CH_CTRL_PRSSEL_PRSCH2


	)

162 
	#DAC_CH1CTRL_PRSSEL_PRSCH3
 
DAC_CH_CTRL_PRSSEL_PRSCH3


	)

163 
	#DAC_CH1CTRL_PRSSEL_PRSCH4
 
DAC_CH_CTRL_PRSSEL_PRSCH4


	)

164 
	#DAC_CH1CTRL_PRSSEL_PRSCH5
 
DAC_CH_CTRL_PRSSEL_PRSCH5


	)

165 
	#DAC_CH1CTRL_PRSSEL_PRSCH6
 
DAC_CH_CTRL_PRSSEL_PRSCH6


	)

166 
	#DAC_CH1CTRL_PRSSEL_PRSCH7
 
DAC_CH_CTRL_PRSSEL_PRSCH7


	)

167 
	#DAC_CH1CTRL_PRSSEL_PRSCH8
 
DAC_CH_CTRL_PRSSEL_PRSCH8


	)

168 
	#DAC_CH1CTRL_PRSSEL_PRSCH9
 
DAC_CH_CTRL_PRSSEL_PRSCH9


	)

169 
	#DAC_CH1CTRL_PRSSEL_PRSCH10
 
DAC_CH_CTRL_PRSSEL_PRSCH10


	)

170 
	#DAC_CH1CTRL_PRSSEL_PRSCH11
 
DAC_CH_CTRL_PRSSEL_PRSCH11


	)

172 
	#DAC_CH1CTRL_PRSEN
 
DAC_CH_CTRL_PRSEN


	)

173 
	#DAC_CH1CTRL_REFREN
 
DAC_CH_CTRL_REFREN


	)

174 
	#DAC_CH1CTRL_EN
 
DAC_CH_CTRL_EN


	)

177 
	#DAC_IEN_CH1UF
 (5 << 0)

	)

178 
	#DAC_IEN_CH0UF
 (4 << 0)

	)

179 
	#DAC_IEN_CH1
 (1 << 1)

	)

180 
	#DAC_IEN_CH0
 (1 << 0)

	)

183 
	#DAC_IF_CH1UF
 (5 << 0)

	)

184 
	#DAC_IF_CH0UF
 (4 << 0)

	)

185 
	#DAC_IF_CH1
 (1 << 1)

	)

186 
	#DAC_IF_CH0
 (1 << 0)

	)

189 
	#DAC_IFS_CH1UF
 (5 << 0)

	)

190 
	#DAC_IFS_CH0UF
 (4 << 0)

	)

191 
	#DAC_IFS_CH1
 (1 << 1)

	)

192 
	#DAC_IFS_CH0
 (1 << 0)

	)

195 
	#DAC_IFC_CH1UF
 (5 << 0)

	)

196 
	#DAC_IFC_CH0UF
 (4 << 0)

	)

197 
	#DAC_IFC_CH1
 (1 << 1)

	)

198 
	#DAC_IFC_CH0
 (1 << 0)

	)

201 
	#DAC_CAL_GAIN_SHIFT
 (16)

	)

202 
	#DAC_CAL_GAIN_MASK
 (0x7F << 
DAC_CAL_GAIN_SHIFT
)

	)

203 
	#DAC_CAL_GAIN
(
v
) \

204 (((
v
Ë<< 
DAC_CAL_GAIN_SHIFT
Ë& 
DAC_CAL_GAIN_MASK
)

	)

206 
	#DAC_CAL_CH1OFFSET_SHIFT
 (8)

	)

207 
	#DAC_CAL_CH1OFFSET_MASK
 (0x3F << 
DAC_CAL_CH1OFFSET_SHIFT
)

	)

208 
	#DAC_CAL_CH1OFFSET
(
v
) \

209 (((
v
Ë<< 
DAC_CAL_CH1OFFSET_SHIFT
Ë& 
DAC_CAL_CH1OFFSET_MASK
)

	)

211 
	#DAC_CAL_CH0OFFSET_SHIFT
 (0)

	)

212 
	#DAC_CAL_CH0OFFSET_MASK
 (0x3F << 
DAC_CAL_CH0OFFSET_SHIFT
)

	)

213 
	#DAC_CAL_CH0OFFSET
(
v
) \

214 (((
v
Ë<< 
DAC_CAL_CH0OFFSET_SHIFT
Ë& 
DAC_CAL_CH0OFFSET_MASK
)

	)

217 
	#DAC_BIASPROG_OPA2HALFBIAS
 (1 << 14)

	)

219 
	#DAC_BIASPROG_OPA2BIASPROG_SHIFT
 (8)

	)

220 
	#DAC_BIASPROG_OPA2BIASPROG_MASK
 (0xF << 
DAC_BIASPROG_OPA2BIASPROG_SHIFT
)

	)

221 
	#DAC_BIASPROG_OPA2BIASPROG
(
v
) \

222 ((((
v
Ë<< 
DAC_BIASPROG_OPA2BIASPROG_SHIFT
)) & \

223 
DAC_BIASPROG_OPA2BIASPROG_MASK
)

	)

225 
	#DAC_BIASPROG_HALFBIAS
 (1 << 6)

	)

227 
	#DAC_BIASPROG_BIASPROG_SHIFT
 (0)

	)

228 
	#DAC_BIASPROG_BIASPROG_MASK
 (0xF << 
DAC_BIASPROG_BIASPROG_SHIFT
)

	)

229 
	#DAC_BIASPROG_BIASPROG
(
v
) \

230 ((((
v
Ë<< 
DAC_BIASPROG_BIASPROG_SHIFT
)Ë& 
DAC_BIASPROG_BIASPROG_MASK
)

	)

233 
	#DAC_OPACTRL_OPA2SHORT
 (1 << 24)

	)

234 
	#DAC_OPACTRL_OPA1SHORT
 (1 << 23)

	)

235 
	#DAC_OPACTRL_OPA0SHORT
 (1 << 22)

	)

237 
	#DAC_OPACTRL_OPA2LPFDIS_SHIFT
 (16)

	)

238 
	#DAC_OPACTRL_OPA2LPFDIS_MASK
 (0x3 << 
DAC_OPACTRL_OPA2LPFDIS_SHIFT
)

	)

239 
	#DAC_OPACTRL_OPA2LPFDIS
(
v
) \

240 (((
v
Ë<< 
DAC_OPACTRL_OPA2LPFDIS_SHIFT
Ë& 
DAC_OPACTRL_OPA2LPFDIS_MASK
)

	)

241 
	#DAC_OPACTRL_OPA2LPFDIS_PLPFDIS
 0b01

	)

242 
	#DAC_OPACTRL_OPA2LPFDIS_NLPFDIS
 0b10

	)

244 
	#DAC_OPACTRL_OPA1LPFDIS_SHIFT
 (14)

	)

245 
	#DAC_OPACTRL_OPA1LPFDIS_MASK
 (0x3 << 
DAC_OPACTRL_OPA1LPFDIS_SHIFT
)

	)

246 
	#DAC_OPACTRL_OPA1LPFDIS
(
v
) \

247 (((
v
Ë<< 
DAC_OPACTRL_OPA1LPFDIS_SHIFT
Ë& 
DAC_OPACTRL_OPA1LPFDIS_MASK
)

	)

248 
	#DAC_OPACTRL_OPA1LPFDIS_PLPFDIS
 0b01

	)

249 
	#DAC_OPACTRL_OPA1LPFDIS_NLPFDIS
 0b10

	)

251 
	#DAC_OPACTRL_OPA0LPFDIS_SHIFT
 (14)

	)

252 
	#DAC_OPACTRL_OPA0LPFDIS_MASK
 (0x3 << 
DAC_OPACTRL_OPA0LPFDIS_SHIFT
)

	)

253 
	#DAC_OPACTRL_OPA0LPFDIS
(
v
) \

254 (((
v
Ë<< 
DAC_OPACTRL_OPA0LPFDIS_SHIFT
Ë& 
DAC_OPACTRL_OPA0LPFDIS_MASK
)

	)

255 
	#DAC_OPACTRL_OPA0LPFDIS_PLPFDIS
 0b01

	)

256 
	#DAC_OPACTRL_OPA0LPFDIS_NLPFDIS
 0b10

	)

258 
	#DAC_OPACTRL_OPA2HCMDIS
 (1 << 8)

	)

259 
	#DAC_OPACTRL_OPA1HCMDIS
 (1 << 7)

	)

260 
	#DAC_OPACTRL_OPA0HCMDIS
 (1 << 6)

	)

262 
	#DAC_OPACTRL_OPA2EN
 (1 << 2)

	)

263 
	#DAC_OPACTRL_OPA1EN
 (1 << 1)

	)

264 
	#DAC_OPACTRL_OPA0EN
 (1 << 0)

	)

267 
	#DAC_OPA0MUX_RESSEL_SHIFT
 (28)

	)

268 
	#DAC_OPA0MUX_RESSEL_MASK
 (0x7 << 
DAC_OPA0MUX_RESSEL_SHIFT
)

	)

269 
	#DAC_OPA0MUX_RESSEL_RESSEL
(
v
) \

270 ((((
v
Ë<< 
DAC_OPA0MUX_RESSEL_SHIFT
)Ë& 
DAC_OPA0MUX_RESSEL_MASK
)

	)

271 
	#DAC_OPA0MUX_RESSEL_RESSEL_RESx
(
x
Ë
	`DAC_OPA0MUX_RESSEL_RESSEL
(x)

	)

272 
	#DAC_OPA0MUX_RESSEL_RESSEL_RES0
 
	`DAC_OPA0MUX_RESSEL_RESSEL_RESx
(0)

	)

273 
	#DAC_OPA0MUX_RESSEL_RESSEL_RES1
 
	`DAC_OPA0MUX_RESSEL_RESSEL_RESx
(1)

	)

274 
	#DAC_OPA0MUX_RESSEL_RESSEL_RES2
 
	`DAC_OPA0MUX_RESSEL_RESSEL_RESx
(2)

	)

275 
	#DAC_OPA0MUX_RESSEL_RESSEL_RES3
 
	`DAC_OPA0MUX_RESSEL_RESSEL_RESx
(3)

	)

276 
	#DAC_OPA0MUX_RESSEL_RESSEL_RES4
 
	`DAC_OPA0MUX_RESSEL_RESSEL_RESx
(4)

	)

277 
	#DAC_OPA0MUX_RESSEL_RESSEL_RES5
 
	`DAC_OPA0MUX_RESSEL_RESSEL_RESx
(5)

	)

278 
	#DAC_OPA0MUX_RESSEL_RESSEL_RES6
 
	`DAC_OPA0MUX_RESSEL_RESSEL_RESx
(6)

	)

279 
	#DAC_OPA0MUX_RESSEL_RESSEL_RES7
 
	`DAC_OPA0MUX_RESSEL_RESSEL_RESx
(7)

	)

281 
	#DAC_OPA0MUX_NEXTOUT
 (1 << 26)

	)

283 
	#DAC_OPA0MUX_OUTMODE_SHIFT
 (22)

	)

284 
	#DAC_OPA0MUX_OUTMODE_MASK
 (0x3 << 
DAC_OPA0MUX_OUTMODE_SHIFT
)

	)

285 
	#DAC_OPA0MUX_OUTMODE
(
v
) \

286 (((
v
Ë<< 
DAC_OPA0MUX_OUTMODE_SHIFT
Ë& 
DAC_OPA0MUX_OUTMODE_MASK
)

	)

287 
	#DAC_OPA0MUX_OUTMODE_DISABLE
 0

	)

288 
	#DAC_OPA0MUX_OUTMODE_MAIN
 1

	)

289 
	#DAC_OPA0MUX_OUTMODE_ALT
 2

	)

290 
	#DAC_OPA0MUX_OUTMODE_ALL
 3

	)

292 
	#DAC_OPA0MUX_OUTPEN_SHIFT
 (18)

	)

293 
	#DAC_OPA0MUX_OUTPEN_MASK
 (0x1F << 
DAC_OPA0MUX_OUTPEN_SHIFT
)

	)

294 
	#DAC_OPA0MUX_OUTPEN
(
v
) \

295 (((
v
Ë<< 
DAC_OPA0MUX_OUTPEN_SHIFT
Ë& 
DAC_OPA0MUX_OUTPEN_MASK
)

	)

296 
	#DAC_OPA0MUX_OUTPEN_OUT0
 
	`DAC_OPA0MUX_OUTPEN
(1 << 0)

	)

297 
	#DAC_OPA0MUX_OUTPEN_OUT1
 
	`DAC_OPA0MUX_OUTPEN
(1 << 1)

	)

298 
	#DAC_OPA0MUX_OUTPEN_OUT2
 
	`DAC_OPA0MUX_OUTPEN
(1 << 2)

	)

299 
	#DAC_OPA0MUX_OUTPEN_OUT3
 
	`DAC_OPA0MUX_OUTPEN
(1 << 3)

	)

300 
	#DAC_OPA0MUX_OUTPEN_OUT4
 
	`DAC_OPA0MUX_OUTPEN
(1 << 4)

	)

302 
	#DAC_OPA0MUX_NPEN
 (1 << 13)

	)

303 
	#DAC_OPA0MUX_PPEN
 (1 << 12)

	)

305 
	#DAC_OPA0MUX_RESINMUX_SHIFT
 (8)

	)

306 
	#DAC_OPA0MUX_RESINMUX_MASK
 (0x7 << 
DAC_OPA0MUX_RESINMUX_SHIFT
)

	)

307 
	#DAC_OPA0MUX_RESINMUX
(
v
) \

308 (((
v
Ë<< 
DAC_OPA0MUX_RESINMUX_SHIFT
Ë& 
DAC_OPA0MUX_RESINMUX_MASK
)

	)

309 
	#DAC_OPA0MUX_RESINMUX_DISABLE
 0

	)

310 
	#DAC_OPA0MUX_RESINMUX_OPA0INP
 1

	)

311 
	#DAC_OPA0MUX_RESINMUX_NEGPAD
 2

	)

312 
	#DAC_OPA0MUX_RESINMUX_POSPAD
 3

	)

313 
	#DAC_OPA0MUX_RESINMUX_VSS
 4

	)

315 
	#DAC_OPA0MUX_NEGSEL_SHIFT
 (4)

	)

316 
	#DAC_OPA0MUX_NEGSEL_MASK
 (0x3 << 
DAC_OPA0MUX_NEGSEL_SHIFT
)

	)

317 
	#DAC_OPA0MUX_NEGSEL
(
v
) \

318 (((
v
Ë<< 
DAC_OPA0MUX_NEGSEL_SHIFT
Ë& 
DAC_OPA0MUX_NEGSEL_MASK
)

	)

319 
	#DAC_OPA0MUX_NEGSEL_DISABLE
 0

	)

320 
	#DAC_OPA0MUX_NEGSEL_UG
 1

	)

321 
	#DAC_OPA0MUX_NEGSEL_OPATAP
 2

	)

322 
	#DAC_OPA0MUX_NEGSEL_NEGPAD
 3

	)

324 
	#DAC_OPA0MUX_POSSEL_SHIFT
 (0)

	)

325 
	#DAC_OPA0MUX_POSSEL_MASK
 (0x7 << 
DAC_OPA0MUX_POSSEL_SHIFT
)

	)

326 
	#DAC_OPA0MUX_POSSEL
(
v
) \

327 (((
v
Ë<< 
DAC_OPA0MUX_POSSEL_SHIFT
Ë& 
DAC_OPA0MUX_POSSEL_MASK
)

	)

328 
	#DAC_OPA0MUX_POSSEL_DISABLE
 0

	)

329 
	#DAC_OPA0MUX_POSSEL_DAC
 1

	)

330 
	#DAC_OPA0MUX_POSSEL_POSPAD
 2

	)

331 
	#DAC_OPA0MUX_POSSEL_OPA0INP
 3

	)

332 
	#DAC_OPA0MUX_POSSEL_OPATAP
 4

	)

335 
	#DAC_OPA1MUX_RESSEL_SHIFT
 (28)

	)

336 
	#DAC_OPA1MUX_RESSEL_MASK
 (0x7 << 
DAC_OPA1MUX_RESSEL_SHIFT
)

	)

337 
	#DAC_OPA1MUX_RESSEL_RESSEL
(
v
) \

338 ((((
v
Ë<< 
DAC_OPA1MUX_RESSEL_SHIFT
)Ë& 
DAC_OPA1MUX_RESSEL_MASK
)

	)

339 
	#DAC_OPA1MUX_RESSEL_RESSEL_RESx
(
x
Ë
	`DAC_OPA1MUX_RESSEL_RESSEL
(x)

	)

340 
	#DAC_OPA1MUX_RESSEL_RESSEL_RES0
 
	`DAC_OPA1MUX_RESSEL_RESSEL_RESx
(0)

	)

341 
	#DAC_OPA1MUX_RESSEL_RESSEL_RES1
 
	`DAC_OPA1MUX_RESSEL_RESSEL_RESx
(1)

	)

342 
	#DAC_OPA1MUX_RESSEL_RESSEL_RES2
 
	`DAC_OPA1MUX_RESSEL_RESSEL_RESx
(2)

	)

343 
	#DAC_OPA1MUX_RESSEL_RESSEL_RES3
 
	`DAC_OPA1MUX_RESSEL_RESSEL_RESx
(3)

	)

344 
	#DAC_OPA1MUX_RESSEL_RESSEL_RES4
 
	`DAC_OPA1MUX_RESSEL_RESSEL_RESx
(4)

	)

345 
	#DAC_OPA1MUX_RESSEL_RESSEL_RES5
 
	`DAC_OPA1MUX_RESSEL_RESSEL_RESx
(5)

	)

346 
	#DAC_OPA1MUX_RESSEL_RESSEL_RES6
 
	`DAC_OPA1MUX_RESSEL_RESSEL_RESx
(6)

	)

347 
	#DAC_OPA1MUX_RESSEL_RESSEL_RES7
 
	`DAC_OPA1MUX_RESSEL_RESSEL_RESx
(7)

	)

349 
	#DAC_OPA1MUX_NEXTOUT
 (1 << 26)

	)

351 
	#DAC_OPA1MUX_OUTMODE_SHIFT
 (22)

	)

352 
	#DAC_OPA1MUX_OUTMODE_MASK
 (0x3 << 
DAC_OPA1MUX_OUTMODE_SHIFT
)

	)

353 
	#DAC_OPA1MUX_OUTMODE
(
v
) \

354 (((
v
Ë<< 
DAC_OPA1MUX_OUTMODE_SHIFT
Ë& 
DAC_OPA1MUX_OUTMODE_MASK
)

	)

355 
	#DAC_OPA1MUX_OUTMODE_DISABLE
 0

	)

356 
	#DAC_OPA1MUX_OUTMODE_MAIN
 1

	)

357 
	#DAC_OPA1MUX_OUTMODE_ALT
 2

	)

358 
	#DAC_OPA1MUX_OUTMODE_ALL
 3

	)

360 
	#DAC_OPA1MUX_OUTPEN_SHIFT
 (18)

	)

361 
	#DAC_OPA1MUX_OUTPEN_MASK
 (0x1F << 
DAC_OPA1MUX_OUTPEN_SHIFT
)

	)

362 
	#DAC_OPA1MUX_OUTPEN
(
v
) \

363 (((
v
Ë<< 
DAC_OPA1MUX_OUTPEN_SHIFT
Ë& 
DAC_OPA1MUX_OUTPEN_MASK
)

	)

364 
	#DAC_OPA1MUX_OUTPEN_OUT0
 
	`DAC_OPA1MUX_OUTPEN
(1 << 0)

	)

365 
	#DAC_OPA1MUX_OUTPEN_OUT1
 
	`DAC_OPA1MUX_OUTPEN
(1 << 1)

	)

366 
	#DAC_OPA1MUX_OUTPEN_OUT2
 
	`DAC_OPA1MUX_OUTPEN
(1 << 2)

	)

367 
	#DAC_OPA1MUX_OUTPEN_OUT3
 
	`DAC_OPA1MUX_OUTPEN
(1 << 3)

	)

368 
	#DAC_OPA1MUX_OUTPEN_OUT4
 
	`DAC_OPA1MUX_OUTPEN
(1 << 4)

	)

370 
	#DAC_OPA1MUX_NPEN
 (1 << 13)

	)

371 
	#DAC_OPA1MUX_PPEN
 (1 << 12)

	)

373 
	#DAC_OPA1MUX_RESINMUX_SHIFT
 (8)

	)

374 
	#DAC_OPA1MUX_RESINMUX_MASK
 (0x7 << 
DAC_OPA1MUX_RESINMUX_SHIFT
)

	)

375 
	#DAC_OPA1MUX_RESINMUX
(
v
) \

376 (((
v
Ë<< 
DAC_OPA1MUX_RESINMUX_SHIFT
Ë& 
DAC_OPA1MUX_RESINMUX_MASK
)

	)

377 
	#DAC_OPA1MUX_RESINMUX_DISABLE
 0

	)

378 
	#DAC_OPA1MUX_RESINMUX_OPA0INP
 1

	)

379 
	#DAC_OPA1MUX_RESINMUX_NEGPAD
 2

	)

380 
	#DAC_OPA1MUX_RESINMUX_POSPAD
 3

	)

381 
	#DAC_OPA1MUX_RESINMUX_VSS
 4

	)

383 
	#DAC_OPA1MUX_NEGSEL_SHIFT
 (4)

	)

384 
	#DAC_OPA1MUX_NEGSEL_MASK
 (0x3 << 
DAC_OPA1MUX_NEGSEL_SHIFT
)

	)

385 
	#DAC_OPA1MUX_NEGSEL
(
v
) \

386 (((
v
Ë<< 
DAC_OPA1MUX_NEGSEL_SHIFT
Ë& 
DAC_OPA1MUX_NEGSEL_MASK
)

	)

387 
	#DAC_OPA1MUX_NEGSEL_DISABLE
 0

	)

388 
	#DAC_OPA1MUX_NEGSEL_UG
 1

	)

389 
	#DAC_OPA1MUX_NEGSEL_OPATAP
 2

	)

390 
	#DAC_OPA1MUX_NEGSEL_NEGPAD
 3

	)

392 
	#DAC_OPA1MUX_POSSEL_SHIFT
 (0)

	)

393 
	#DAC_OPA1MUX_POSSEL_MASK
 (0x7 << 
DAC_OPA1MUX_POSSEL_SHIFT
)

	)

394 
	#DAC_OPA1MUX_POSSEL
(
v
) \

395 (((
v
Ë<< 
DAC_OPA1MUX_POSSEL_SHIFT
Ë& 
DAC_OPA1MUX_POSSEL_MASK
)

	)

396 
	#DAC_OPA1MUX_POSSEL_DISABLE
 0

	)

397 
	#DAC_OPA1MUX_POSSEL_DAC
 1

	)

398 
	#DAC_OPA1MUX_POSSEL_POSPAD
 2

	)

399 
	#DAC_OPA1MUX_POSSEL_OPA0INP
 3

	)

400 
	#DAC_OPA1MUX_POSSEL_OPATAP
 4

	)

404 
	#DAC_OPA2MUX_RESSEL_SHIFT
 (28)

	)

405 
	#DAC_OPA2MUX_RESSEL_MASK
 (0x7 << 
DAC_OPA2MUX_RESSEL_SHIFT
)

	)

406 
	#DAC_OPA2MUX_RESSEL_RESSEL
(
v
) \

407 ((((
v
Ë<< 
DAC_OPA2MUX_RESSEL_SHIFT
)Ë& 
DAC_OPA2MUX_RESSEL_MASK
)

	)

408 
	#DAC_OPA2MUX_RESSEL_RESSEL_RESx
(
x
Ë
	`DAC_OPA2MUX_RESSEL_RESSEL
(x)

	)

409 
	#DAC_OPA2MUX_RESSEL_RESSEL_RES0
 
	`DAC_OPA2MUX_RESSEL_RESSEL_RESx
(0)

	)

410 
	#DAC_OPA2MUX_RESSEL_RESSEL_RES1
 
	`DAC_OPA2MUX_RESSEL_RESSEL_RESx
(1)

	)

411 
	#DAC_OPA2MUX_RESSEL_RESSEL_RES2
 
	`DAC_OPA2MUX_RESSEL_RESSEL_RESx
(2)

	)

412 
	#DAC_OPA2MUX_RESSEL_RESSEL_RES3
 
	`DAC_OPA2MUX_RESSEL_RESSEL_RESx
(3)

	)

413 
	#DAC_OPA2MUX_RESSEL_RESSEL_RES4
 
	`DAC_OPA2MUX_RESSEL_RESSEL_RESx
(4)

	)

414 
	#DAC_OPA2MUX_RESSEL_RESSEL_RES5
 
	`DAC_OPA2MUX_RESSEL_RESSEL_RESx
(5)

	)

415 
	#DAC_OPA2MUX_RESSEL_RESSEL_RES6
 
	`DAC_OPA2MUX_RESSEL_RESSEL_RESx
(6)

	)

416 
	#DAC_OPA2MUX_RESSEL_RESSEL_RES7
 
	`DAC_OPA2MUX_RESSEL_RESSEL_RESx
(7)

	)

418 
	#DAC_OPA2MUX_NEXTOUT
 (1 << 26)

	)

420 
	#DAC_OPA2MUX_OUTMODE
 (1 << 22)

	)

422 
	#DAC_OPA2MUX_OUTPEN_SHIFT
 (14)

	)

423 
	#DAC_OPA2MUX_OUTPEN_MASK
 (0x3 << 
DAC_OPA2MUX_OUTPEN_SHIFT
)

	)

424 
	#DAC_OPA2MUX_OUTPEN
(
v
) \

425 (((
v
Ë<< 
DAC_OPA2MUX_OUTPEN_SHIFT
Ë& 
DAC_OPA2MUX_OUTPEN_MASK
)

	)

426 
	#DAC_OPA2MUX_OUTPEN_OUT0
 0

	)

427 
	#DAC_OPA2MUX_OUTPEN_OUT1
 1

	)

429 
	#DAC_OPA2MUX_NPEN
 (1 << 13)

	)

430 
	#DAC_OPA2MUX_PPEN
 (1 << 12)

	)

432 
	#DAC_OPA2MUX_RESINMUX_SHIFT
 (8)

	)

433 
	#DAC_OPA2MUX_RESINMUX_MASK
 (0x7 << 
DAC_OPA2MUX_RESINMUX_SHIFT
)

	)

434 
	#DAC_OPA2MUX_RESINMUX
(
v
) \

435 (((
v
Ë<< 
DAC_OPA2MUX_RESINMUX_SHIFT
Ë& 
DAC_OPA2MUX_RESINMUX_MASK
)

	)

436 
	#DAC_OPA2MUX_RESINMUX_DISABLE
 0

	)

437 
	#DAC_OPA2MUX_RESINMUX_OPA1INP
 1

	)

438 
	#DAC_OPA2MUX_RESINMUX_NEGPAD
 2

	)

439 
	#DAC_OPA2MUX_RESINMUX_POSPAD
 3

	)

440 
	#DAC_OPA2MUX_RESINMUX_VSS
 4

	)

442 
	#DAC_OPA2MUX_NEGSEL_SHIFT
 (4)

	)

443 
	#DAC_OPA2MUX_NEGSEL_MASK
 (0x3 << 
DAC_OPA2MUX_NEGSEL_SHIFT
)

	)

444 
	#DAC_OPA2MUX_NEGSEL
(
v
) \

445 (((
v
Ë<< 
DAC_OPA2MUX_NEGSEL_SHIFT
Ë& 
DAC_OPA2MUX_NEGSEL_MASK
)

	)

446 
	#DAC_OPA2MUX_NEGSEL_DISABLE
 0

	)

447 
	#DAC_OPA2MUX_NEGSEL_UG
 1

	)

448 
	#DAC_OPA2MUX_NEGSEL_OPATAP
 2

	)

449 
	#DAC_OPA2MUX_NEGSEL_NEGPAD
 3

	)

451 
	#DAC_OPA2MUX_POSSEL_SHIFT
 (0)

	)

452 
	#DAC_OPA2MUX_POSSEL_MASK
 (0x7 << 
DAC_OPA2MUX_POSSEL_SHIFT
)

	)

453 
	#DAC_OPA2MUX_POSSEL
(
v
) \

454 (((
v
Ë<< 
DAC_OPA2MUX_POSSEL_SHIFT
Ë& 
DAC_OPA2MUX_POSSEL_MASK
)

	)

455 
	#DAC_OPA2MUX_POSSEL_DISABLE
 0

	)

456 
	#DAC_OPA2MUX_POSSEL_DAC
 1

	)

457 
	#DAC_OPA2MUX_POSSEL_POSPAD
 2

	)

458 
	#DAC_OPA2MUX_POSSEL_OPA1INP
 3

	)

459 
	#DAC_OPA2MUX_POSSEL_OPATAP
 4

	)

462 
	#DAC0
 
DAC0_BASE


	)

463 
	#DAC0_CTRL
 
	`DAC_CTRL
(
DAC0
)

	)

464 
	#DAC0_STATUS
 
	`DAC_STATUS
(
DAC0
)

	)

465 
	#DAC0_CH0CTRL
 
	`DAC_CH0CTRL
(
DAC0
)

	)

466 
	#DAC0_CH1CTRL
 
	`DAC_CH1CTRL
(
DAC0
)

	)

467 
	#DAC0_IEN
 
	`DAC_IEN
(
DAC0
)

	)

468 
	#DAC0_IF
 
	`DAC_IF
(
DAC0
)

	)

469 
	#DAC0_IFS
 
	`DAC_IFS
(
DAC0
)

	)

470 
	#DAC0_IFC
 
	`DAC_IFC
(
DAC0
)

	)

471 
	#DAC0_CH0DATA
 
	`DAC_CH0DATA
(
DAC0
)

	)

472 
	#DAC0_CH1DATA
 
	`DAC_CH1DATA
(
DAC0
)

	)

473 
	#DAC0_COMBDATA
 
	`DAC_COMBDATA
(
DAC0
)

	)

474 
	#DAC0_CAL
 
	`DAC_CAL
(
DAC0
)

	)

475 
	#DAC0_BIASPROG
 
	`DAC_BIASPROG
(
DAC0
)

	)

476 
	#DAC0_OPACTRL
 
	`DAC_OPACTRL
(
DAC0
)

	)

477 
	#DAC0_OPAOFFSET
 
	`DAC_OPAOFFSET
(
DAC0
)

	)

478 
	#DAC0_OPAOFFSET
 
	`DAC_OPAOFFSET
(
DAC0
)

	)

479 
	#DAC0_OPA1MUX
 
	`DAC_OPA1MUX
(
DAC0
)

	)

480 
	#DAC0_OPA2MUX
 
	`DAC_OPA2MUX
(
DAC0
)

	)

486 
	edac_ch
 {

487 
	mDAC_CH0
 = 0,

488 
	mDAC_CH1


492 
BEGIN_DECLS


494 
dac_£t_ª‰esh_cy˛e
(
uöt32_t
 
dac_ba£
, uöt32_à
ª‰£l
);

495 
dac_£t_˛ock_¥esˇÀr
(
uöt32_t
 
dac_ba£
, uöt32_à
¥esc
);

496 
dac_£t_ª„ªn˚
(
uöt32_t
 
dac_ba£
, uöt32_à
ªf£l
);

497 
dac_£t_out_mode
(
uöt32_t
 
dac_ba£
, uöt32_à
outmode
);

498 
dac_£t_c⁄vîsi⁄_mode
(
uöt32_t
 
dac_ba£
, uöt32_à
c⁄vmode
);

499 
dac_íabÀ_söe
(
uöt32_t
 
dac_ba£
);

500 
dac_dißbÀ_söe
(
uöt32_t
 
dac_ba£
);

502 
dac_£t_¥s_åiggî
(
uöt32_t
 
dac_ba£
, 
dac_ch
 
dac_ch™
,

503 
¥s_ch
 
¥s_ch™
);

504 
dac_íabÀ_¥s_åiggî
(
uöt32_t
 
dac_ba£
, 
dac_ch
 
ch
);

505 
dac_dißbÀ_¥s_åiggî
(
uöt32_t
 
dac_ba£
, 
dac_ch
 
ch
);

506 
dac_íabÀ_auto_ª‰esh
(
uöt32_t
 
dac_ba£
, 
dac_ch
 
ch
);

507 
dac_dißbÀ_auto_ª‰esh
(
uöt32_t
 
dac_ba£
, 
dac_ch
 
ch
);

509 
dac_íabÀ_ch™√l
(
uöt32_t
 
dac_ba£
, 
dac_ch
 
ch
);

510 
dac_dißbÀ_ch™√l
(
uöt32_t
 
dac_ba£
, 
dac_ch
 
ch
);

512 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/efm32/common/dma_common.h

22 #¥agm®
⁄˚


24 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

25 
	~<lib›ícm3/cm3/comm⁄.h
>

40 
	#DMA
 
DMA_BASE


	)

42 
	#DMA_STATUS
 
	`MMIO32
(
DMA_BASE
 + 0x000)

	)

43 
	#DMA_CONFIG
 
	`MMIO32
(
DMA_BASE
 + 0x004)

	)

44 
	#DMA_CTRLBASE
 
	`MMIO32
(
DMA_BASE
 + 0x008)

	)

45 
	#DMA_ALTCTRLBASE
 
	`MMIO32
(
DMA_BASE
 + 0x00C)

	)

47 
	#DMA_CHWAITSTATUS
 
	`MMIO32
(
DMA_BASE
 + 0x010)

	)

48 
	#DMA_CHSWREQ
 
	`MMIO32
(
DMA_BASE
 + 0x014)

	)

49 
	#DMA_CHUSEBURSTS
 
	`MMIO32
(
DMA_BASE
 + 0x018)

	)

50 
	#DMA_CHUSEBURSTC
 
	`MMIO32
(
DMA_BASE
 + 0x01C)

	)

51 
	#DMA_CHREQMASKS
 
	`MMIO32
(
DMA_BASE
 + 0x020)

	)

52 
	#DMA_CHREQMASKC
 
	`MMIO32
(
DMA_BASE
 + 0x024)

	)

53 
	#DMA_CHENS
 
	`MMIO32
(
DMA_BASE
 + 0x028)

	)

54 
	#DMA_CHENC
 
	`MMIO32
(
DMA_BASE
 + 0x02C)

	)

55 
	#DMA_CHALTS
 
	`MMIO32
(
DMA_BASE
 + 0x030)

	)

56 
	#DMA_CHALTC
 
	`MMIO32
(
DMA_BASE
 + 0x034)

	)

57 
	#DMA_CHPRIS
 
	`MMIO32
(
DMA_BASE
 + 0x038)

	)

58 
	#DMA_CHPRIC
 
	`MMIO32
(
DMA_BASE
 + 0x03C)

	)

59 
	#DMA_ERRORC
 
	`MMIO32
(
DMA_BASE
 + 0x04C)

	)

60 
	#DMA_CHREQSTATUS
 
	`MMIO32
(
DMA_BASE
 + 0xE10)

	)

61 
	#DMA_CHSREQSTATUS
 
	`MMIO32
(
DMA_BASE
 + 0xE18)

	)

62 
	#DMA_IF
 
	`MMIO32
(
DMA_BASE
 + 0x1000)

	)

63 
	#DMA_IFS
 
	`MMIO32
(
DMA_BASE
 + 0x1004)

	)

64 
	#DMA_IFC
 
	`MMIO32
(
DMA_BASE
 + 0x1008)

	)

65 
	#DMA_IEN
 
	`MMIO32
(
DMA_BASE
 + 0x100C)

	)

66 
	#DMA_CTRL
 
	`MMIO32
(
DMA_BASE
 + 0x1010)

	)

67 
	#DMA_RDS
 
	`MMIO32
(
DMA_BASE
 + 0x1014)

	)

69 
	#DMA_LOOPx
(
i
Ë
	`MMIO32
(
DMA_BASE
 + 0x1020 + ((iË* 0x4))

	)

70 
	#DMA_LOOP0
 
	`DMA_LOOPx
(0)

	)

71 
	#DMA_LOOP1
 
	`DMA_LOOPx
(1)

	)

73 
	#DMA_RECTx
(
i
Ë
	`MMIO32
(
DMA_BASE
 + 0x1060 + ((iË* 0x4))

	)

74 
	#DMA_RECT0
 
	`DMA_RECT
(0)

	)

76 
	#DMA_CHx_CTRL
(
i
Ë
	`MMIO32
(
DMA_BASE
 + 0x1100 + ((iË* 0x4))

	)

77 
	#DMA_CH0_CTRL
 
	`DMA_CHx_CTRL
(0)

	)

78 
	#DMA_CH1_CTRL
 
	`DMA_CHx_CTRL
(1)

	)

79 
	#DMA_CH2_CTRL
 
	`DMA_CHx_CTRL
(2)

	)

80 
	#DMA_CH3_CTRL
 
	`DMA_CHx_CTRL
(3)

	)

81 
	#DMA_CH4_CTRL
 
	`DMA_CHx_CTRL
(4)

	)

82 
	#DMA_CH5_CTRL
 
	`DMA_CHx_CTRL
(5)

	)

83 
	#DMA_CH6_CTRL
 
	`DMA_CHx_CTRL
(6)

	)

84 
	#DMA_CH7_CTRL
 
	`DMA_CHx_CTRL
(7)

	)

85 
	#DMA_CH8_CTRL
 
	`DMA_CHx_CTRL
(8)

	)

86 
	#DMA_CH9_CTRL
 
	`DMA_CHx_CTRL
(9)

	)

87 
	#DMA_CH10_CTRL
 
	`DMA_CHx_CTRL
(10)

	)

88 
	#DMA_CH11_CTRL
 
	`DMA_CHx_CTRL
(11)

	)

91 
	#DMA_STATUS_CHNUM_SHIFT
 (16)

	)

92 
	#DMA_STATUS_CHNUM_MASK
 (0x1F << 
DMA_STATUS_CHNUM_SHIFT
)

	)

94 
	#DMA_STATUS_STATE_SHIFT
 (4)

	)

95 
	#DMA_STATUS_STATE_MASK
 (0xF << 
DMA_STATUS_STATE_SHIFT
)

	)

96 
	#DMA_STATUS_STATE
(
v
) \

97 (((
v
Ë<< 
DMA_STATUS_STATE_SHIFT
Ë& 
DMA_STATUS_STATE_MASK
)

	)

98 
	#DMA_STATUS_STATE_IDLE
 0

	)

99 
	#DMA_STATUS_STATE_RDCHCTRLDATA
 1

	)

100 
	#DMA_STATUS_STATE_RDSRCENDPTR
 2

	)

101 
	#DMA_STATUS_STATE_RDDSTENDPTR
 3

	)

102 
	#DMA_STATUS_STATE_RDSRCDATA
 4

	)

103 
	#DMA_STATUS_STATE_WRDSTDATA
 5

	)

104 
	#DMA_STATUS_STATE_WAITREQCLR
 6

	)

105 
	#DMA_STATUS_STATE_WRCHCTRLDATA
 7

	)

106 
	#DMA_STATUS_STATE_STALLED
 8

	)

107 
	#DMA_STATUS_STATE_DONE
 9

	)

108 
	#DMA_STATUS_STATE_PERSCATTRANS
 10

	)

110 
	#DMA_STATUS_EN
 (1 << 0)

	)

113 
	#DMA_CONFIG_CHPROT
 (1 << 5)

	)

114 
	#DMA_CONFIG_EN
 (1 << 0)

	)

117 
	#DMA_CHWAITSTATUS_CHxWAITSTATUS
(
i
Ë(1 << (i))

	)

118 
	#DMA_CHWAITSTATUS_CH11WAITSTATUS
 
	`DMA_CHWAITSTATUS_CHxWAITSTATUS
(11)

	)

119 
	#DMA_CHWAITSTATUS_CH10WAITSTATUS
 
	`DMA_CHWAITSTATUS_CHxWAITSTATUS
(10)

	)

120 
	#DMA_CHWAITSTATUS_CH9WAITSTATUS
 
	`DMA_CHWAITSTATUS_CHxWAITSTATUS
(9)

	)

121 
	#DMA_CHWAITSTATUS_CH8WAITSTATUS
 
	`DMA_CHWAITSTATUS_CHxWAITSTATUS
(8)

	)

122 
	#DMA_CHWAITSTATUS_CH7WAITSTATUS
 
	`DMA_CHWAITSTATUS_CHxWAITSTATUS
(7)

	)

123 
	#DMA_CHWAITSTATUS_CH6WAITSTATUS
 
	`DMA_CHWAITSTATUS_CHxWAITSTATUS
(6)

	)

124 
	#DMA_CHWAITSTATUS_CH5WAITSTATUS
 
	`DMA_CHWAITSTATUS_CHxWAITSTATUS
(5)

	)

125 
	#DMA_CHWAITSTATUS_CH4WAITSTATUS
 
	`DMA_CHWAITSTATUS_CHxWAITSTATUS
(4)

	)

126 
	#DMA_CHWAITSTATUS_CH3WAITSTATUS
 
	`DMA_CHWAITSTATUS_CHxWAITSTATUS
(3)

	)

127 
	#DMA_CHWAITSTATUS_CH2WAITSTATUS
 
	`DMA_CHWAITSTATUS_CHxWAITSTATUS
(2)

	)

128 
	#DMA_CHWAITSTATUS_CH1WAITSTATUS
 
	`DMA_CHWAITSTATUS_CHxWAITSTATUS
(1)

	)

129 
	#DMA_CHWAITSTATUS_CH0WAITSTATUS
 
	`DMA_CHWAITSTATUS_CHxWAITSTATUS
(0)

	)

132 
	#DMA_CHSWREQ_CHxSWREQ
(
i
Ë(1 << (i))

	)

133 
	#DMA_CHSWREQ_CH11SWREQ
 
	`DMA_CHSWREQ_CHxSWREQ
(11)

	)

134 
	#DMA_CHSWREQ_CH10SWREQ
 
	`DMA_CHSWREQ_CHxSWREQ
(10)

	)

135 
	#DMA_CHSWREQ_CH9SWREQ
 
	`DMA_CHSWREQ_CHxSWREQ
(9)

	)

136 
	#DMA_CHSWREQ_CH8SWREQ
 
	`DMA_CHSWREQ_CHxSWREQ
(8)

	)

137 
	#DMA_CHSWREQ_CH7SWREQ
 
	`DMA_CHSWREQ_CHxSWREQ
(7)

	)

138 
	#DMA_CHSWREQ_CH6SWREQ
 
	`DMA_CHSWREQ_CHxSWREQ
(6)

	)

139 
	#DMA_CHSWREQ_CH5SWREQ
 
	`DMA_CHSWREQ_CHxSWREQ
(5)

	)

140 
	#DMA_CHSWREQ_CH4SWREQ
 
	`DMA_CHSWREQ_CHxSWREQ
(4)

	)

141 
	#DMA_CHSWREQ_CH3SWREQ
 
	`DMA_CHSWREQ_CHxSWREQ
(3)

	)

142 
	#DMA_CHSWREQ_CH2SWREQ
 
	`DMA_CHSWREQ_CHxSWREQ
(2)

	)

143 
	#DMA_CHSWREQ_CH1SWREQ
 
	`DMA_CHSWREQ_CHxSWREQ
(1)

	)

144 
	#DMA_CHSWREQ_CH0SWREQ
 
	`DMA_CHSWREQ_CHxSWREQ
(0)

	)

147 
	#DMA_CHUSEBURSTS_CHxSUSEBURSTS
(
i
Ë(1 << (i))

	)

148 
	#DMA_CHUSEBURSTS_CH11SUSEBURSTS
 
	`DMA_CHUSEBURSTS_CHxSUSEBURSTS
(11)

	)

149 
	#DMA_CHUSEBURSTS_CH10SUSEBURSTS
 
	`DMA_CHUSEBURSTS_CHxSUSEBURSTS
(10)

	)

150 
	#DMA_CHUSEBURSTS_CH9SUSEBURSTS
 
	`DMA_CHUSEBURSTS_CHxSUSEBURSTS
(9)

	)

151 
	#DMA_CHUSEBURSTS_CH8SUSEBURSTS
 
	`DMA_CHUSEBURSTS_CHxSUSEBURSTS
(8)

	)

152 
	#DMA_CHUSEBURSTS_CH7SUSEBURSTS
 
	`DMA_CHUSEBURSTS_CHxSUSEBURSTS
(7)

	)

153 
	#DMA_CHUSEBURSTS_CH6SUSEBURSTS
 
	`DMA_CHUSEBURSTS_CHxSUSEBURSTS
(6)

	)

154 
	#DMA_CHUSEBURSTS_CH5SUSEBURSTS
 
	`DMA_CHUSEBURSTS_CHxSUSEBURSTS
(5)

	)

155 
	#DMA_CHUSEBURSTS_CH4SUSEBURSTS
 
	`DMA_CHUSEBURSTS_CHxSUSEBURSTS
(4)

	)

156 
	#DMA_CHUSEBURSTS_CH3SUSEBURSTS
 
	`DMA_CHUSEBURSTS_CHxSUSEBURSTS
(3)

	)

157 
	#DMA_CHUSEBURSTS_CH2SUSEBURSTS
 
	`DMA_CHUSEBURSTS_CHxSUSEBURSTS
(2)

	)

158 
	#DMA_CHUSEBURSTS_CH1SUSEBURSTS
 
	`DMA_CHUSEBURSTS_CHxSUSEBURSTS
(1)

	)

159 
	#DMA_CHUSEBURSTS_CH0SUSEBURSTS
 
	`DMA_CHUSEBURSTS_CHxSUSEBURSTS
(0)

	)

162 
	#DMA_CHUSEBURSTC_CHxSUSEBURSTC
(
i
Ë(1 << (i))

	)

163 
	#DMA_CHUSEBURSTC_CH11SUSEBURSTC
 
	`DMA_CHUSEBURSTC_CHxSUSEBURSTC
(11)

	)

164 
	#DMA_CHUSEBURSTC_CH10SUSEBURSTC
 
	`DMA_CHUSEBURSTC_CHxSUSEBURSTC
(10)

	)

165 
	#DMA_CHUSEBURSTC_CH9SUSEBURSTC
 
	`DMA_CHUSEBURSTC_CHxSUSEBURSTC
(9)

	)

166 
	#DMA_CHUSEBURSTC_CH8SUSEBURSTC
 
	`DMA_CHUSEBURSTC_CHxSUSEBURSTC
(8)

	)

167 
	#DMA_CHUSEBURSTC_CH7SUSEBURSTC
 
	`DMA_CHUSEBURSTC_CHxSUSEBURSTC
(7)

	)

168 
	#DMA_CHUSEBURSTC_CH6SUSEBURSTC
 
	`DMA_CHUSEBURSTC_CHxSUSEBURSTC
(6)

	)

169 
	#DMA_CHUSEBURSTC_CH5SUSEBURSTC
 
	`DMA_CHUSEBURSTC_CHxSUSEBURSTC
(5)

	)

170 
	#DMA_CHUSEBURSTC_CH4SUSEBURSTC
 
	`DMA_CHUSEBURSTC_CHxSUSEBURSTC
(4)

	)

171 
	#DMA_CHUSEBURSTC_CH3SUSEBURSTC
 
	`DMA_CHUSEBURSTC_CHxSUSEBURSTC
(3)

	)

172 
	#DMA_CHUSEBURSTC_CH2SUSEBURSTC
 
	`DMA_CHUSEBURSTC_CHxSUSEBURSTC
(2)

	)

173 
	#DMA_CHUSEBURSTC_CH1SUSEBURSTC
 
	`DMA_CHUSEBURSTC_CHxSUSEBURSTC
(1)

	)

174 
	#DMA_CHUSEBURSTC_CH0SUSEBURSTC
 
	`DMA_CHUSEBURSTC_CHxSUSEBURSTC
(0)

	)

177 
	#DMA_CHREQMASKS_CHxSREQMASKS
(
i
Ë(1 << (i))

	)

178 
	#DMA_CHREQMASKS_CH11SREQMASKS
 
	`DMA_CHREQMASKS_CHxSREQMASKS
(11)

	)

179 
	#DMA_CHREQMASKS_CH10SREQMASKS
 
	`DMA_CHREQMASKS_CHxSREQMASKS
(10)

	)

180 
	#DMA_CHREQMASKS_CH9SREQMASKS
 
	`DMA_CHREQMASKS_CHxSREQMASKS
(9)

	)

181 
	#DMA_CHREQMASKS_CH8SREQMASKS
 
	`DMA_CHREQMASKS_CHxSREQMASKS
(8)

	)

182 
	#DMA_CHREQMASKS_CH7SREQMASKS
 
	`DMA_CHREQMASKS_CHxSREQMASKS
(7)

	)

183 
	#DMA_CHREQMASKS_CH6SREQMASKS
 
	`DMA_CHREQMASKS_CHxSREQMASKS
(6)

	)

184 
	#DMA_CHREQMASKS_CH5SREQMASKS
 
	`DMA_CHREQMASKS_CHxSREQMASKS
(5)

	)

185 
	#DMA_CHREQMASKS_CH4SREQMASKS
 
	`DMA_CHREQMASKS_CHxSREQMASKS
(4)

	)

186 
	#DMA_CHREQMASKS_CH3SREQMASKS
 
	`DMA_CHREQMASKS_CHxSREQMASKS
(3)

	)

187 
	#DMA_CHREQMASKS_CH2SREQMASKS
 
	`DMA_CHREQMASKS_CHxSREQMASKS
(2)

	)

188 
	#DMA_CHREQMASKS_CH1SREQMASKS
 
	`DMA_CHREQMASKS_CHxSREQMASKS
(1)

	)

189 
	#DMA_CHREQMASKS_CH0SREQMASKS
 
	`DMA_CHREQMASKS_CHxSREQMASKS
(0)

	)

192 
	#DMA_CHREQMASKC_CHxSREQMASKC
(
i
Ë(1 << (i))

	)

193 
	#DMA_CHREQMASKC_CH11SREQMASKC
 
	`DMA_CHREQMASKC_CHxSREQMASKC
(11)

	)

194 
	#DMA_CHREQMASKC_CH10SREQMASKC
 
	`DMA_CHREQMASKC_CHxSREQMASKC
(10)

	)

195 
	#DMA_CHREQMASKC_CH9SREQMASKC
 
	`DMA_CHREQMASKC_CHxSREQMASKC
(9)

	)

196 
	#DMA_CHREQMASKC_CH8SREQMASKC
 
	`DMA_CHREQMASKC_CHxSREQMASKC
(8)

	)

197 
	#DMA_CHREQMASKC_CH7SREQMASKC
 
	`DMA_CHREQMASKC_CHxSREQMASKC
(7)

	)

198 
	#DMA_CHREQMASKC_CH6SREQMASKC
 
	`DMA_CHREQMASKC_CHxSREQMASKC
(6)

	)

199 
	#DMA_CHREQMASKC_CH5SREQMASKC
 
	`DMA_CHREQMASKC_CHxSREQMASKC
(5)

	)

200 
	#DMA_CHREQMASKC_CH4SREQMASKC
 
	`DMA_CHREQMASKC_CHxSREQMASKC
(4)

	)

201 
	#DMA_CHREQMASKC_CH3SREQMASKC
 
	`DMA_CHREQMASKC_CHxSREQMASKC
(3)

	)

202 
	#DMA_CHREQMASKC_CH2SREQMASKC
 
	`DMA_CHREQMASKC_CHxSREQMASKC
(2)

	)

203 
	#DMA_CHREQMASKC_CH1SREQMASKC
 
	`DMA_CHREQMASKC_CHxSREQMASKC
(1)

	)

204 
	#DMA_CHREQMASKC_CH0SREQMASKC
 
	`DMA_CHREQMASKC_CHxSREQMASKC
(0)

	)

207 
	#DMA_CHENS_CHxSENS
(
i
Ë(1 << (i))

	)

208 
	#DMA_CHENS_CH11SENS
 
	`DMA_CHENS_CHxSENS
(11)

	)

209 
	#DMA_CHENS_CH10SENS
 
	`DMA_CHENS_CHxSENS
(10)

	)

210 
	#DMA_CHENS_CH9SENS
 
	`DMA_CHENS_CHxSENS
(9)

	)

211 
	#DMA_CHENS_CH8SENS
 
	`DMA_CHENS_CHxSENS
(8)

	)

212 
	#DMA_CHENS_CH7SENS
 
	`DMA_CHENS_CHxSENS
(7)

	)

213 
	#DMA_CHENS_CH6SENS
 
	`DMA_CHENS_CHxSENS
(6)

	)

214 
	#DMA_CHENS_CH5SENS
 
	`DMA_CHENS_CHxSENS
(5)

	)

215 
	#DMA_CHENS_CH4SENS
 
	`DMA_CHENS_CHxSENS
(4)

	)

216 
	#DMA_CHENS_CH3SENS
 
	`DMA_CHENS_CHxSENS
(3)

	)

217 
	#DMA_CHENS_CH2SENS
 
	`DMA_CHENS_CHxSENS
(2)

	)

218 
	#DMA_CHENS_CH1SENS
 
	`DMA_CHENS_CHxSENS
(1)

	)

219 
	#DMA_CHENS_CH0SENS
 
	`DMA_CHENS_CHxSENS
(0)

	)

222 
	#DMA_CHENC_CHxSENC
(
i
Ë(1 << (i))

	)

223 
	#DMA_CHENC_CH11SENC
 
	`DMA_CHENC_CHxSENC
(11)

	)

224 
	#DMA_CHENC_CH10SENC
 
	`DMA_CHENC_CHxSENC
(10)

	)

225 
	#DMA_CHENC_CH9SENC
 
	`DMA_CHENC_CHxSENC
(9)

	)

226 
	#DMA_CHENC_CH8SENC
 
	`DMA_CHENC_CHxSENC
(8)

	)

227 
	#DMA_CHENC_CH7SENC
 
	`DMA_CHENC_CHxSENC
(7)

	)

228 
	#DMA_CHENC_CH6SENC
 
	`DMA_CHENC_CHxSENC
(6)

	)

229 
	#DMA_CHENC_CH5SENC
 
	`DMA_CHENC_CHxSENC
(5)

	)

230 
	#DMA_CHENC_CH4SENC
 
	`DMA_CHENC_CHxSENC
(4)

	)

231 
	#DMA_CHENC_CH3SENC
 
	`DMA_CHENC_CHxSENC
(3)

	)

232 
	#DMA_CHENC_CH2SENC
 
	`DMA_CHENC_CHxSENC
(2)

	)

233 
	#DMA_CHENC_CH1SENC
 
	`DMA_CHENC_CHxSENC
(1)

	)

234 
	#DMA_CHENC_CH0SENC
 
	`DMA_CHENC_CHxSENC
(0)

	)

237 
	#DMA_CHALTS_CHxSALTS
(
i
Ë(1 << (i))

	)

238 
	#DMA_CHALTS_CH11SALTS
 
	`DMA_CHALTS_CHxSALTS
(11)

	)

239 
	#DMA_CHALTS_CH10SALTS
 
	`DMA_CHALTS_CHxSALTS
(10)

	)

240 
	#DMA_CHALTS_CH9SALTS
 
	`DMA_CHALTS_CHxSALTS
(9)

	)

241 
	#DMA_CHALTS_CH8SALTS
 
	`DMA_CHALTS_CHxSALTS
(8)

	)

242 
	#DMA_CHALTS_CH7SALTS
 
	`DMA_CHALTS_CHxSALTS
(7)

	)

243 
	#DMA_CHALTS_CH6SALTS
 
	`DMA_CHALTS_CHxSALTS
(6)

	)

244 
	#DMA_CHALTS_CH5SALTS
 
	`DMA_CHALTS_CHxSALTS
(5)

	)

245 
	#DMA_CHALTS_CH4SALTS
 
	`DMA_CHALTS_CHxSALTS
(4)

	)

246 
	#DMA_CHALTS_CH3SALTS
 
	`DMA_CHALTS_CHxSALTS
(3)

	)

247 
	#DMA_CHALTS_CH2SALTS
 
	`DMA_CHALTS_CHxSALTS
(2)

	)

248 
	#DMA_CHALTS_CH1SALTS
 
	`DMA_CHALTS_CHxSALTS
(1)

	)

249 
	#DMA_CHALTS_CH0SALTS
 
	`DMA_CHALTS_CHxSALTS
(0)

	)

252 
	#DMA_CHALTC_CHxSALTC
(
i
Ë(1 << (i))

	)

253 
	#DMA_CHALTC_CH11SALTC
 
	`DMA_CHALTC_CHxSALTC
(11)

	)

254 
	#DMA_CHALTC_CH10SALTC
 
	`DMA_CHALTC_CHxSALTC
(10)

	)

255 
	#DMA_CHALTC_CH9SALTC
 
	`DMA_CHALTC_CHxSALTC
(9)

	)

256 
	#DMA_CHALTC_CH8SALTC
 
	`DMA_CHALTC_CHxSALTC
(8)

	)

257 
	#DMA_CHALTC_CH7SALTC
 
	`DMA_CHALTC_CHxSALTC
(7)

	)

258 
	#DMA_CHALTC_CH6SALTC
 
	`DMA_CHALTC_CHxSALTC
(6)

	)

259 
	#DMA_CHALTC_CH5SALTC
 
	`DMA_CHALTC_CHxSALTC
(5)

	)

260 
	#DMA_CHALTC_CH4SALTC
 
	`DMA_CHALTC_CHxSALTC
(4)

	)

261 
	#DMA_CHALTC_CH3SALTC
 
	`DMA_CHALTC_CHxSALTC
(3)

	)

262 
	#DMA_CHALTC_CH2SALTC
 
	`DMA_CHALTC_CHxSALTC
(2)

	)

263 
	#DMA_CHALTC_CH1SALTC
 
	`DMA_CHALTC_CHxSALTC
(1)

	)

264 
	#DMA_CHALTC_CH0SALTC
 
	`DMA_CHALTC_CHxSALTC
(0)

	)

267 
	#DMA_CHPRIS_CHxSPRIC
(
i
Ë(1 << (i))

	)

268 
	#DMA_CHPRIS_CH11SPRIC
 
	`DMA_CHPRIS_CHxSPRIC
(11)

	)

269 
	#DMA_CHPRIS_CH10SPRIC
 
	`DMA_CHPRIS_CHxSPRIC
(10)

	)

270 
	#DMA_CHPRIS_CH9SPRIC
 
	`DMA_CHPRIS_CHxSPRIC
(9)

	)

271 
	#DMA_CHPRIS_CH8SPRIC
 
	`DMA_CHPRIS_CHxSPRIC
(8)

	)

272 
	#DMA_CHPRIS_CH7SPRIC
 
	`DMA_CHPRIS_CHxSPRIC
(7)

	)

273 
	#DMA_CHPRIS_CH6SPRIC
 
	`DMA_CHPRIS_CHxSPRIC
(6)

	)

274 
	#DMA_CHPRIS_CH5SPRIC
 
	`DMA_CHPRIS_CHxSPRIC
(5)

	)

275 
	#DMA_CHPRIS_CH4SPRIC
 
	`DMA_CHPRIS_CHxSPRIC
(4)

	)

276 
	#DMA_CHPRIS_CH3SPRIC
 
	`DMA_CHPRIS_CHxSPRIC
(3)

	)

277 
	#DMA_CHPRIS_CH2SPRIC
 
	`DMA_CHPRIS_CHxSPRIC
(2)

	)

278 
	#DMA_CHPRIS_CH1SPRIC
 
	`DMA_CHPRIS_CHxSPRIC
(1)

	)

279 
	#DMA_CHPRIS_CH0SPRIC
 
	`DMA_CHPRIS_CHxSPRIC
(0)

	)

282 
	#DMA_CHPRIC_CHxSPRIC
(
i
Ë(1 << (i))

	)

283 
	#DMA_CHPRIC_CH11SPRIC
 
	`DMA_CHPRIC_CHxSPRIC
(11)

	)

284 
	#DMA_CHPRIC_CH10SPRIC
 
	`DMA_CHPRIC_CHxSPRIC
(10)

	)

285 
	#DMA_CHPRIC_CH9SPRIC
 
	`DMA_CHPRIC_CHxSPRIC
(9)

	)

286 
	#DMA_CHPRIC_CH8SPRIC
 
	`DMA_CHPRIC_CHxSPRIC
(8)

	)

287 
	#DMA_CHPRIC_CH7SPRIC
 
	`DMA_CHPRIC_CHxSPRIC
(7)

	)

288 
	#DMA_CHPRIC_CH6SPRIC
 
	`DMA_CHPRIC_CHxSPRIC
(6)

	)

289 
	#DMA_CHPRIC_CH5SPRIC
 
	`DMA_CHPRIC_CHxSPRIC
(5)

	)

290 
	#DMA_CHPRIC_CH4SPRIC
 
	`DMA_CHPRIC_CHxSPRIC
(4)

	)

291 
	#DMA_CHPRIC_CH3SPRIC
 
	`DMA_CHPRIC_CHxSPRIC
(3)

	)

292 
	#DMA_CHPRIC_CH2SPRIC
 
	`DMA_CHPRIC_CHxSPRIC
(2)

	)

293 
	#DMA_CHPRIC_CH1SPRIC
 
	`DMA_CHPRIC_CHxSPRIC
(1)

	)

294 
	#DMA_CHPRIC_CH0SPRIC
 
	`DMA_CHPRIC_CHxSPRIC
(0)

	)

297 
	#DMA_ERRORC_ERRORC
 (1 << 0)

	)

300 
	#DMA_CHREQSTATUS_CHxSREQSTATUS
(
i
Ë(1 << (i))

	)

301 
	#DMA_CHREQSTATUS_CH11SREQSTATUS
 
	`DMA_CHREQSTATUS_CHxSREQSTATUS
(11)

	)

302 
	#DMA_CHREQSTATUS_CH10SREQSTATUS
 
	`DMA_CHREQSTATUS_CHxSREQSTATUS
(10)

	)

303 
	#DMA_CHREQSTATUS_CH9SREQSTATUS
 
	`DMA_CHREQSTATUS_CHxSREQSTATUS
(9)

	)

304 
	#DMA_CHREQSTATUS_CH8SREQSTATUS
 
	`DMA_CHREQSTATUS_CHxSREQSTATUS
(8)

	)

305 
	#DMA_CHREQSTATUS_CH7SREQSTATUS
 
	`DMA_CHREQSTATUS_CHxSREQSTATUS
(7)

	)

306 
	#DMA_CHREQSTATUS_CH6SREQSTATUS
 
	`DMA_CHREQSTATUS_CHxSREQSTATUS
(6)

	)

307 
	#DMA_CHREQSTATUS_CH5SREQSTATUS
 
	`DMA_CHREQSTATUS_CHxSREQSTATUS
(5)

	)

308 
	#DMA_CHREQSTATUS_CH4SREQSTATUS
 
	`DMA_CHREQSTATUS_CHxSREQSTATUS
(4)

	)

309 
	#DMA_CHREQSTATUS_CH3SREQSTATUS
 
	`DMA_CHREQSTATUS_CHxSREQSTATUS
(3)

	)

310 
	#DMA_CHREQSTATUS_CH2SREQSTATUS
 
	`DMA_CHREQSTATUS_CHxSREQSTATUS
(2)

	)

311 
	#DMA_CHREQSTATUS_CH1SREQSTATUS
 
	`DMA_CHREQSTATUS_CHxSREQSTATUS
(1)

	)

312 
	#DMA_CHREQSTATUS_CH0SREQSTATUS
 
	`DMA_CHREQSTATUS_CHxSREQSTATUS
(0)

	)

315 
	#DMA_CHSREQSTATUS_CHxSREQSTATUS
(
i
Ë(1 << (i))

	)

316 
	#DMA_CHSREQSTATUS_CH11SREQSTATUS
 
	`DMA_CHSREQSTATUS_CHxSREQSTATUS
(11)

	)

317 
	#DMA_CHSREQSTATUS_CH10SREQSTATUS
 
	`DMA_CHSREQSTATUS_CHxSREQSTATUS
(10)

	)

318 
	#DMA_CHSREQSTATUS_CH9SREQSTATUS
 
	`DMA_CHSREQSTATUS_CHxSREQSTATUS
(9)

	)

319 
	#DMA_CHSREQSTATUS_CH8SREQSTATUS
 
	`DMA_CHSREQSTATUS_CHxSREQSTATUS
(8)

	)

320 
	#DMA_CHSREQSTATUS_CH7SREQSTATUS
 
	`DMA_CHSREQSTATUS_CHxSREQSTATUS
(7)

	)

321 
	#DMA_CHSREQSTATUS_CH6SREQSTATUS
 
	`DMA_CHSREQSTATUS_CHxSREQSTATUS
(6)

	)

322 
	#DMA_CHSREQSTATUS_CH5SREQSTATUS
 
	`DMA_CHSREQSTATUS_CHxSREQSTATUS
(5)

	)

323 
	#DMA_CHSREQSTATUS_CH4SREQSTATUS
 
	`DMA_CHSREQSTATUS_CHxSREQSTATUS
(4)

	)

324 
	#DMA_CHSREQSTATUS_CH3SREQSTATUS
 
	`DMA_CHSREQSTATUS_CHxSREQSTATUS
(3)

	)

325 
	#DMA_CHSREQSTATUS_CH2SREQSTATUS
 
	`DMA_CHSREQSTATUS_CHxSREQSTATUS
(2)

	)

326 
	#DMA_CHSREQSTATUS_CH1SREQSTATUS
 
	`DMA_CHSREQSTATUS_CHxSREQSTATUS
(1)

	)

327 
	#DMA_CHSREQSTATUS_CH0SREQSTATUS
 
	`DMA_CHSREQSTATUS_CHxSREQSTATUS
(0)

	)

330 
	#DMA_IF_ERR
 (1UL << 31)

	)

331 
	#DMA_IF_CHxDONE
(
x
Ë(1 << (x))

	)

332 
	#DMA_IF_CH11DONE
 
	`DMA_IF_CHxDONE
(11)

	)

333 
	#DMA_IF_CH10DONE
 
	`DMA_IF_CHxDONE
(10)

	)

334 
	#DMA_IF_CH9DONE
 
	`DMA_IF_CHxDONE
(9)

	)

335 
	#DMA_IF_CH8DONE
 
	`DMA_IF_CHxDONE
(8)

	)

336 
	#DMA_IF_CH7DONE
 
	`DMA_IF_CHxDONE
(7)

	)

337 
	#DMA_IF_CH6DONE
 
	`DMA_IF_CHxDONE
(6)

	)

338 
	#DMA_IF_CH5DONE
 
	`DMA_IF_CHxDONE
(5)

	)

339 
	#DMA_IF_CH4DONE
 
	`DMA_IF_CHxDONE
(4)

	)

340 
	#DMA_IF_CH3DONE
 
	`DMA_IF_CHxDONE
(3)

	)

341 
	#DMA_IF_CH2DONE
 
	`DMA_IF_CHxDONE
(2)

	)

342 
	#DMA_IF_CH1DONE
 
	`DMA_IF_CHxDONE
(1)

	)

343 
	#DMA_IF_CH0DONE
 
	`DMA_IF_CHxDONE
(0)

	)

347 
	#DMA_IFS_ERR
 (1 << 31)

	)

348 
	#DMA_IFS_CHxDONE
(
x
Ë(1 << (x))

	)

349 
	#DMA_IFS_CH11DONE
 
	`DMA_IFS_CHxDONE
(11)

	)

350 
	#DMA_IFS_CH10DONE
 
	`DMA_IFS_CHxDONE
(10)

	)

351 
	#DMA_IFS_CH9DONE
 
	`DMA_IFS_CHxDONE
(9)

	)

352 
	#DMA_IFS_CH8DONE
 
	`DMA_IFS_CHxDONE
(8)

	)

353 
	#DMA_IFS_CH7DONE
 
	`DMA_IFS_CHxDONE
(7)

	)

354 
	#DMA_IFS_CH6DONE
 
	`DMA_IFS_CHxDONE
(6)

	)

355 
	#DMA_IFS_CH5DONE
 
	`DMA_IFS_CHxDONE
(5)

	)

356 
	#DMA_IFS_CH4DONE
 
	`DMA_IFS_CHxDONE
(4)

	)

357 
	#DMA_IFS_CH3DONE
 
	`DMA_IFS_CHxDONE
(3)

	)

358 
	#DMA_IFS_CH2DONE
 
	`DMA_IFS_CHxDONE
(2)

	)

359 
	#DMA_IFS_CH1DONE
 
	`DMA_IFS_CHxDONE
(1)

	)

360 
	#DMA_IFS_CH0DONE
 
	`DMA_IFS_CHxDONE
(0)

	)

363 
	#DMA_IFC_ERR
 (1 << 31)

	)

364 
	#DMA_IFC_CHxDONE
(
x
Ë(1 << (x))

	)

365 
	#DMA_IFC_CH11DONE
 
	`DMA_IFC_CHxDONE
(11)

	)

366 
	#DMA_IFC_CH10DONE
 
	`DMA_IFC_CHxDONE
(10)

	)

367 
	#DMA_IFC_CH9DONE
 
	`DMA_IFC_CHxDONE
(9)

	)

368 
	#DMA_IFC_CH8DONE
 
	`DMA_IFC_CHxDONE
(8)

	)

369 
	#DMA_IFC_CH7DONE
 
	`DMA_IFC_CHxDONE
(7)

	)

370 
	#DMA_IFC_CH6DONE
 
	`DMA_IFC_CHxDONE
(6)

	)

371 
	#DMA_IFC_CH5DONE
 
	`DMA_IFC_CHxDONE
(5)

	)

372 
	#DMA_IFC_CH4DONE
 
	`DMA_IFC_CHxDONE
(4)

	)

373 
	#DMA_IFC_CH3DONE
 
	`DMA_IFC_CHxDONE
(3)

	)

374 
	#DMA_IFC_CH2DONE
 
	`DMA_IFC_CHxDONE
(2)

	)

375 
	#DMA_IFC_CH1DONE
 
	`DMA_IFC_CHxDONE
(1)

	)

376 
	#DMA_IFC_CH0DONE
 
	`DMA_IFC_CHxDONE
(0)

	)

379 
	#DMA_IEN_ERR
 (1 << 31)

	)

380 
	#DMA_IEN_CHxDONE
(
x
Ë(1 << (x))

	)

381 
	#DMA_IEN_CH11DONE
 
	`DMA_IEN_CHxDONE
(11)

	)

382 
	#DMA_IEN_CH10DONE
 
	`DMA_IEN_CHxDONE
(10)

	)

383 
	#DMA_IEN_CH9DONE
 
	`DMA_IEN_CHxDONE
(9)

	)

384 
	#DMA_IEN_CH8DONE
 
	`DMA_IEN_CHxDONE
(8)

	)

385 
	#DMA_IEN_CH7DONE
 
	`DMA_IEN_CHxDONE
(7)

	)

386 
	#DMA_IEN_CH6DONE
 
	`DMA_IEN_CHxDONE
(6)

	)

387 
	#DMA_IEN_CH5DONE
 
	`DMA_IEN_CHxDONE
(5)

	)

388 
	#DMA_IEN_CH4DONE
 
	`DMA_IEN_CHxDONE
(4)

	)

389 
	#DMA_IEN_CH3DONE
 
	`DMA_IEN_CHxDONE
(3)

	)

390 
	#DMA_IEN_CH2DONE
 
	`DMA_IEN_CHxDONE
(2)

	)

391 
	#DMA_IEN_CH1DONE
 
	`DMA_IEN_CHxDONE
(1)

	)

392 
	#DMA_IEN_CH0DONE
 
	`DMA_IEN_CHxDONE
(0)

	)

395 
	#DMA_CTRL_PRDU
 (1 << 1)

	)

396 
	#DMA_CTRL_DESCRECT
 (1 << 0)

	)

399 
	#DMA_RDS_RDSCHx
(
i
Ë(1 << (i))

	)

400 
	#DMA_RDS_RDSCH11
 
	`DMA_RDS_RDSCHx
(11)

	)

401 
	#DMA_RDS_RDSCH10
 
	`DMA_RDS_RDSCHx
(10)

	)

402 
	#DMA_RDS_RDSCH9
 
	`DMA_RDS_RDSCHx
(9)

	)

403 
	#DMA_RDS_RDSCH8
 
	`DMA_RDS_RDSCHx
(8)

	)

404 
	#DMA_RDS_RDSCH7
 
	`DMA_RDS_RDSCHx
(7)

	)

405 
	#DMA_RDS_RDSCH6
 
	`DMA_RDS_RDSCHx
(6)

	)

406 
	#DMA_RDS_RDSCH5
 
	`DMA_RDS_RDSCHx
(5)

	)

407 
	#DMA_RDS_RDSCH4
 
	`DMA_RDS_RDSCHx
(4)

	)

408 
	#DMA_RDS_RDSCH3
 
	`DMA_RDS_RDSCHx
(3)

	)

409 
	#DMA_RDS_RDSCH2
 
	`DMA_RDS_RDSCHx
(2)

	)

410 
	#DMA_RDS_RDSCH1
 
	`DMA_RDS_RDSCHx
(1)

	)

411 
	#DMA_RDS_RDSCH0
 
	`DMA_RDS_RDSCHx
(0)

	)

414 
	#DMA_LOOP_EN
 (1 << 16)

	)

415 
	#DMA_LOOP_WIDTH_SHIFT
 (0)

	)

416 
	#DMA_LOOP_WIDTH_MASK
 (0x3FF << 
DMA_LOOP_WIDTH_SHIFT
)

	)

417 
	#DMA_LOOP_WIDTH
(
v
) \

418 (((
v
Ë<< 
DMA_LOOP_WIDTH_SHIFT
Ë& 
DMA_LOOP_WIDTH_MASK
)

	)

421 
	#DMA_RECT_DSTSTRIDE_SHIFT
 (21)

	)

422 
	#DMA_RECT_DSTSTRIDE_MASK
 (0x7FF << 
DMA_RECT_DSTSTRIDE_SHIFT
)

	)

423 
	#DMA_RECT_DSTSTRIDE
(
v
) \

424 (((
v
Ë<< 
DMA_RECT_DSTSTRIDE_SHIFT
Ë& 
DMA_RECT_DSTSTRIDE_MASK
)

	)

426 
	#DMA_RECT_SRCSTRIDE_SHIFT
 (10)

	)

427 
	#DMA_RECT_SRCSTRIDE_MASK
 (0x7FF << 
DMA_RECT_SRCSTRIDE_SHIFT
)

	)

428 
	#DMA_RECT_SRCSTRIDE
(
v
) \

429 (((
v
Ë<< 
DMA_RECT_SRCSTRIDE_SHIFT
Ë& 
DMA_RECT_SRCSTRIDE_MASK
)

	)

431 
	#DMA_RECT_HEIGHT_SHIFT
 (0)

	)

432 
	#DMA_RECT_HEIGHT_MASK
 (0x3FF << 
DMA_RECT_HEIGHT_SHIFT
)

	)

433 
	#DMA_RECT_HEIGHT
(
v
) \

434 (((
v
Ë<< 
DMA_RECT_HEIGHT_SHIFT
Ë& 
DMA_RECT_HEIGHT_MASK
)

	)

437 
	#DMA_CH_CTRL_SOURCESEL_SHIFT
 (16)

	)

438 
	#DMA_CH_CTRL_SOURCESEL_MASK
 (0x3F << 
DMA_CH_CTRL_SOURCESEL_SHIFT
)

	)

439 
	#DMA_CH_CTRL_SOURCESEL
(
v
) \

440 (((
v
Ë<< 
DMA_CH_CTRL_SOURCESEL_SHIFT
Ë& 
DMA_CH_CTRL_SOURCESEL_MASK
)

	)

441 
	#DMA_CH_CTRL_SOURCESEL_NONE
 0b000000

	)

442 
	#DMA_CH_CTRL_SOURCESEL_ADC0
 0b001000

	)

443 
	#DMA_CH_CTRL_SOURCESEL_DAC0
 0b001010

	)

444 
	#DMA_CH_CTRL_SOURCESEL_USART0
 0b001100

	)

445 
	#DMA_CH_CTRL_SOURCESEL_USART1
 0b001101

	)

446 
	#DMA_CH_CTRL_SOURCESEL_USART2
 0b001110

	)

447 
	#DMA_CH_CTRL_SOURCESEL_LEUART0
 0b010000

	)

448 
	#DMA_CH_CTRL_SOURCESEL_LEUART1
 0b010001

	)

449 
	#DMA_CH_CTRL_SOURCESEL_I2C0
 0b010100

	)

450 
	#DMA_CH_CTRL_SOURCESEL_I2C1
 0b010101

	)

451 
	#DMA_CH_CTRL_SOURCESEL_TIMER0
 0b011000

	)

452 
	#DMA_CH_CTRL_SOURCESEL_TIMER1
 0b011001

	)

453 
	#DMA_CH_CTRL_SOURCESEL_TIMER2
 0b011010

	)

454 
	#DMA_CH_CTRL_SOURCESEL_TIMER3
 0b011011

	)

455 
	#DMA_CH_CTRL_SOURCESEL_UART0
 0b101100

	)

456 
	#DMA_CH_CTRL_SOURCESEL_UART1
 0b101101

	)

457 
	#DMA_CH_CTRL_SOURCESEL_MSC
 0b110000

	)

458 
	#DMA_CH_CTRL_SOURCESEL_AES
 0b110001

	)

459 
	#DMA_CH_CTRL_SOURCESEL_LESENSE
 0b110010

	)

460 
	#DMA_CH_CTRL_SOURCESEL_EBI
 0b110011

	)

462 
	#DMA_CH_CTRL_SIGSEL_SHIFT
 (0)

	)

463 
	#DMA_CH_CTRL_SIGSEL_MASK
 (0xF << 
DMA_CH_CTRL_SIGSEL_SHIFT
)

	)

464 
	#DMA_CH_CTRL_SIGSEL
(
v
) \

465 (((
v
Ë<< 
DMA_CH_CTRL_SIGSEL_SHIFT
Ë& 
DMA_CH_CTRL_SIGSEL_MASK
)

	)

467 
	#DMA_CH_CTRL_SIGSEL_OFF
 0

	)

468 
	#DMA_CH_CTRL_SIGSEL_ADC0SINGLE
 0

	)

469 
	#DMA_CH_CTRL_SIGSEL_ADC0SCAN
 1

	)

470 
	#DMA_CH_CTRL_SIGSEL_DAC0CH0
 0

	)

471 
	#DMA_CH_CTRL_SIGSEL_DAC0CH1
 1

	)

472 
	#DMA_CH_CTRL_SIGSEL_USART0RXDATAV
 0

	)

473 
	#DMA_CH_CTRL_SIGSEL_USART0TXBL
 1

	)

474 
	#DMA_CH_CTRL_SIGSEL_USART0TXEMPTY
 2

	)

475 
	#DMA_CH_CTRL_SIGSEL_USART1RXDATAV
 0

	)

476 
	#DMA_CH_CTRL_SIGSEL_USART1TXBL
 1

	)

477 
	#DMA_CH_CTRL_SIGSEL_USART1TXEMPTY
 2

	)

478 
	#DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT
 3

	)

479 
	#DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT
 4

	)

480 
	#DMA_CH_CTRL_SIGSEL_USART2RXDATAV
 0

	)

481 
	#DMA_CH_CTRL_SIGSEL_USART2TXBL
 1

	)

482 
	#DMA_CH_CTRL_SIGSEL_USART2TXEMPTY
 2

	)

483 
	#DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT
 3

	)

484 
	#DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT
 4

	)

485 
	#DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV
 0

	)

486 
	#DMA_CH_CTRL_SIGSEL_LEUART0TXBL
 1

	)

487 
	#DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY
 2

	)

488 
	#DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV
 0

	)

489 
	#DMA_CH_CTRL_SIGSEL_LEUART1TXBL
 1

	)

490 
	#DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY
 2

	)

491 
	#DMA_CH_CTRL_SIGSEL_I2C0RXDATAV
 0

	)

492 
	#DMA_CH_CTRL_SIGSEL_I2C0TXBL
 1

	)

493 
	#DMA_CH_CTRL_SIGSEL_I2C1RXDATAV
 0

	)

494 
	#DMA_CH_CTRL_SIGSEL_I2C1TXBL
 1

	)

495 
	#DMA_CH_CTRL_SIGSEL_TIMER0UFOF
 0

	)

496 
	#DMA_CH_CTRL_SIGSEL_TIMER0CC0
 1

	)

497 
	#DMA_CH_CTRL_SIGSEL_TIMER0CC1
 2

	)

498 
	#DMA_CH_CTRL_SIGSEL_TIMER0CC2
 3

	)

499 
	#DMA_CH_CTRL_SIGSEL_TIMER1UFOF
 0

	)

500 
	#DMA_CH_CTRL_SIGSEL_TIMER1CC0
 1

	)

501 
	#DMA_CH_CTRL_SIGSEL_TIMER1CC1
 2

	)

502 
	#DMA_CH_CTRL_SIGSEL_TIMER1CC2
 3

	)

503 
	#DMA_CH_CTRL_SIGSEL_TIMER2UFOF
 0

	)

504 
	#DMA_CH_CTRL_SIGSEL_TIMER2CC0
 1

	)

505 
	#DMA_CH_CTRL_SIGSEL_TIMER2CC1
 2

	)

506 
	#DMA_CH_CTRL_SIGSEL_TIMER2CC2
 3

	)

507 
	#DMA_CH_CTRL_SIGSEL_TIMER3UFOF
 0

	)

508 
	#DMA_CH_CTRL_SIGSEL_TIMER3CC0
 1

	)

509 
	#DMA_CH_CTRL_SIGSEL_TIMER3CC1
 2

	)

510 
	#DMA_CH_CTRL_SIGSEL_TIMER3CC2
 3

	)

511 
	#DMA_CH_CTRL_SIGSEL_UART0RXDATAV
 0

	)

512 
	#DMA_CH_CTRL_SIGSEL_UART0TXBL
 1

	)

513 
	#DMA_CH_CTRL_SIGSEL_UART0TXEMPTY
 2

	)

514 
	#DMA_CH_CTRL_SIGSEL_UART1RXDATAV
 0

	)

515 
	#DMA_CH_CTRL_SIGSEL_UART1TXBL
 1

	)

516 
	#DMA_CH_CTRL_SIGSEL_UART1TXEMPTY
 2

	)

517 
	#DMA_CH_CTRL_SIGSEL_MSCWDATA
 0

	)

518 
	#DMA_CH_CTRL_SIGSEL_AESDATAWR
 0

	)

519 
	#DMA_CH_CTRL_SIGSEL_AESXORDATAWR
 1

	)

520 
	#DMA_CH_CTRL_SIGSEL_AESDATARD
 2

	)

521 
	#DMA_CH_CTRL_SIGSEL_AESKEYWR
 3

	)

522 
	#DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV
 0

	)

523 
	#DMA_CH_CTRL_SIGSEL_EBIPXL0EMPTY
 0

	)

524 
	#DMA_CH_CTRL_SIGSEL_EBIPXL1EMPTY
 1

	)

525 
	#DMA_CH_CTRL_SIGSEL_EBIPXLFULL
 2

	)

526 
	#DMA_CH_CTRL_SIGSEL_EBIDDEMPTY
 3

	)

529 
	#DMA_CH_CTRL_SIGSEL_ADC_SINGLE
 0

	)

530 
	#DMA_CH_CTRL_SIGSEL_ADC_SCAN
 1

	)

531 
	#DMA_CH_CTRL_SIGSEL_DAC_CHx
(
x
Ë
	`DMA_CH_CTRL_SIGSEL
(x)

	)

532 
	#DMA_CH_CTRL_SIGSEL_DAC_CH0
 0

	)

533 
	#DMA_CH_CTRL_SIGSEL_DAC_CH1
 1

	)

534 
	#DMA_CH_CTRL_SIGSEL_USART_RXDATAV
 0

	)

535 
	#DMA_CH_CTRL_SIGSEL_USART_TXBL
 1

	)

536 
	#DMA_CH_CTRL_SIGSEL_USART_TXEMPTY
 2

	)

537 
	#DMA_CH_CTRL_SIGSEL_USART_RXDATAVRIGHT
 3

	)

538 
	#DMA_CH_CTRL_SIGSEL_USART_TXBLRIGHT
 4

	)

539 
	#DMA_CH_CTRL_SIGSEL_LEUART_RXDATAV
 0

	)

540 
	#DMA_CH_CTRL_SIGSEL_LEUART_TXBL
 1

	)

541 
	#DMA_CH_CTRL_SIGSEL_LEUART_TXEMPTY
 2

	)

542 
	#DMA_CH_CTRL_SIGSEL_I2C_RXDATAV
 0

	)

543 
	#DMA_CH_CTRL_SIGSEL_I2C_TXBL
 1

	)

544 
	#DMA_CH_CTRL_SIGSEL_I2C_RXDATAV
 0

	)

545 
	#DMA_CH_CTRL_SIGSEL_I2C_TXBL
 1

	)

546 
	#DMA_CH_CTRL_SIGSEL_TIMER_UFOF
 0

	)

547 
	#DMA_CH_CTRL_SIGSEL_TIMER_CCx
(
x
Ë
	`DMA_CH_CTRL_SIGSEL
((xË+ 1)

	)

548 
	#DMA_CH_CTRL_SIGSEL_TIMER_CC0
 
	`DMA_CH_CTRL_SIGSEL_TIMER_CCx
(0)

	)

549 
	#DMA_CH_CTRL_SIGSEL_TIMER_CC1
 
	`DMA_CH_CTRL_SIGSEL_TIMER_CCx
(1)

	)

550 
	#DMA_CH_CTRL_SIGSEL_TIMER_CC2
 
	`DMA_CH_CTRL_SIGSEL_TIMER_CCx
(3)

	)

551 
	#DMA_CH_CTRL_SIGSEL_UART_RXDATAV
 0

	)

552 
	#DMA_CH_CTRL_SIGSEL_UART_TXBL
 1

	)

553 
	#DMA_CH_CTRL_SIGSEL_UART_TXEMPTY
 2

	)

554 
	#DMA_CH_CTRL_SIGSEL_MSC_WDATA
 0

	)

555 
	#DMA_CH_CTRL_SIGSEL_AES_DATA_WR
 0

	)

556 
	#DMA_CH_CTRL_SIGSEL_AES_XOR_DATA_WR
 1

	)

557 
	#DMA_CH_CTRL_SIGSEL_AES_DATA_RD
 2

	)

558 
	#DMA_CH_CTRL_SIGSEL_AES_KEY_WR
 3

	)

559 
	#DMA_CH_CTRL_SIGSEL_LESENSE_BUF_DATAV
 0

	)

560 
	#DMA_CH_CTRL_SIGSEL_EBI_PXLx_EMPTY
(
x
Ë
	`DMA_CH_CTRL_SIGSEL
(x)

	)

561 
	#DMA_CH_CTRL_SIGSEL_EBI_PXL0_EMPTY
 \

562 0

	)

563 
	#DMA_CH_CTRL_SIGSEL_EBI_PXL1_EMPTY
 \

564 1

	)

565 
	#DMA_CH_CTRL_SIGSEL_EBI_PXL_FULL
 2

	)

566 
	#DMA_CH_CTRL_SIGSEL_EBI_DD_EMPTY
 3

	)

584 
	#DMA_DESC_CH_SIZE
 (0x4 * 0x4)

	)

585 
	#DMA_DESC_CHx_BASE
(
ba£
, 
x
) \

586 ((
ba£
Ë+ ((
x
Ë* 
DMA_DESC_CH_SIZE
))

	)

587 
	#DMA_DESC_CHx_SRC_DATA_END_PTR
(
ba£
, 
x
) \

588 
	`MMIO32
(
	`DMA_DESC_CHx_BASE
(
ba£
, 
x
Ë+ 0x00)

	)

589 
	#DMA_DESC_CHx_DEST_DATA_END_PTR
(
ba£
, 
x
) \

590 
	`MMIO32
(
	`DMA_DESC_CHx_BASE
(
ba£
, 
x
Ë+ 0x04)

	)

591 
	#DMA_DESC_CHx_CFG
(
ba£
, 
x
) \

592 
	`MMIO32
(
	`DMA_DESC_CHx_BASE
(
ba£
, 
x
Ë+ 0x08)

	)

593 
	#DMA_DESC_CHx_USER_DATA
(
ba£
, 
x
) \

594 
	`MMIO32
(
	`DMA_DESC_CHx_BASE
(
ba£
, 
x
Ë+ 0x0C)

	)

597 
	#DMA_DESC_CH_CFG_DEST_INC_SHIFT
 (30)

	)

598 
	#DMA_DESC_CH_CFG_DEST_INC_MASK
 \

599 (0x3 << 
DMA_DESC_CH_CFG_DEST_INC_SHIFT
)

	)

600 
	#DMA_DESC_CH_CFG_DEST_INC
(
v
) \

601 (((
v
Ë<< 
DMA_DESC_CH_CFG_DEST_INC_SHIFT
) & \

602 
DMA_DESC_CH_CFG_DEST_INC_MASK
)

	)

603 
	#DMA_DESC_CH_CFG_DEST_INC_BYTE
 
	`DMA_DESC_CH_CFG_DEST_INC
(0)

	)

604 
	#DMA_DESC_CH_CFG_DEST_INC_HALFWORD
 
	`DMA_DESC_CH_CFG_DEST_INC
(1)

	)

605 
	#DMA_DESC_CH_CFG_DEST_INC_WORD
 
	`DMA_DESC_CH_CFG_DEST_INC
(2)

	)

606 
	#DMA_DESC_CH_CFG_DEST_INC_NOINC
 
	`DMA_DESC_CH_CFG_DEST_INC
(3)

	)

608 
	#DMA_DESC_CH_CFG_DEST_SIZE_SHIFT
 (28)

	)

609 
	#DMA_DESC_CH_CFG_DEST_SIZE_MASK
 \

610 (0x3 << 
DMA_DESC_CH_CFG_DEST_SIZE_SHIFT
)

	)

611 
	#DMA_DESC_CH_CFG_DEST_SIZE
(
v
) \

612 (((
v
Ë<< 
DMA_DESC_CH_CFG_DEST_SIZE_SHIFT
) & \

613 
DMA_DESC_CH_CFG_DEST_SIZE_MASK
)

	)

614 
	#DMA_DESC_CH_CFG_DEST_SIZE_BYTE
 
	`DMA_DESC_CH_CFG_DEST_SIZE
(0)

	)

615 
	#DMA_DESC_CH_CFG_DEST_SIZE_HALFWORD
 
	`DMA_DESC_CH_CFG_DEST_SIZE
(1)

	)

616 
	#DMA_DESC_CH_CFG_DEST_SIZE_WORD
 
	`DMA_DESC_CH_CFG_DEST_SIZE
(2)

	)

617 
	#DMA_DESC_CH_CFG_DEST_SIZE_NOINC
 
	`DMA_DESC_CH_CFG_DEST_SIZE
(3)

	)

619 
	#DMA_DESC_CH_CFG_SRC_INC_SHIFT
 (26)

	)

620 
	#DMA_DESC_CH_CFG_SRC_INC_MASK
 \

621 (0x3 << 
DMA_DESC_CH_CFG_SRC_INC_SHIFT
)

	)

622 
	#DMA_DESC_CH_CFG_SRC_INC
(
v
) \

623 (((
v
Ë<< 
DMA_DESC_CH_CFG_SRC_INC_SHIFT
) & \

624 
DMA_DESC_CH_CFG_SRC_INC_MASK
)

	)

625 
	#DMA_DESC_CH_CFG_SRC_INC_BYTE
 
	`DMA_DESC_CH_CFG_SRC_INC
(0)

	)

626 
	#DMA_DESC_CH_CFG_SRC_INC_HALFWORD
 
	`DMA_DESC_CH_CFG_SRC_INC
(1)

	)

627 
	#DMA_DESC_CH_CFG_SRC_INC_WORD
 
	`DMA_DESC_CH_CFG_SRC_INC
(2)

	)

628 
	#DMA_DESC_CH_CFG_SRC_INC_NOINC
 
	`DMA_DESC_CH_CFG_SRC_INC
(3)

	)

630 
	#DMA_DESC_CH_CFG_SRC_SIZE_SHIFT
 (24)

	)

631 
	#DMA_DESC_CH_CFG_SRC_SIZE_MASK
 \

632 (0x3 << 
DMA_DESC_CH_CFG_SRC_SIZE_SHIFT
)

	)

633 
	#DMA_DESC_CH_CFG_SRC_SIZE
(
v
) \

634 (((
v
Ë<< 
DMA_DESC_CH_CFG_SRC_SIZE_SHIFT
) & \

635 
DMA_DESC_CH_CFG_SRC_SIZE_MASK
)

	)

636 
	#DMA_DESC_CH_CFG_SRC_SIZE_BYTE
 
	`DMA_DESC_CH_CFG_SRC_SIZE
(0)

	)

637 
	#DMA_DESC_CH_CFG_SRC_SIZE_HALFWORD
 
	`DMA_DESC_CH_CFG_SRC_SIZE
(1)

	)

638 
	#DMA_DESC_CH_CFG_SRC_SIZE_WORD
 
	`DMA_DESC_CH_CFG_SRC_SIZE
(2)

	)

639 
	#DMA_DESC_CH_CFG_SRC_SIZE_NOINC
 
	`DMA_DESC_CH_CFG_SRC_SIZE
(3)

	)

641 
	#DMA_DESC_CH_CFG_R_POWER_SHIFT
 (14)

	)

642 
	#DMA_DESC_CH_CFG_R_POWER_MASK
 \

643 (0xF << 
DMA_DESC_CH_CFG_R_POWER_SHIFT
)

	)

644 
	#DMA_DESC_CH_CFG_R_POWER
(
v
) \

645 (((
v
Ë<< 
DMA_DESC_CH_CFG_R_POWER_SHIFT
) & \

646 
DMA_DESC_CH_CFG_R_POWER_MASK
)

	)

648 
	#DMA_DESC_CH_CFG_CYCLE_CTRL_SHIFT
 (0)

	)

649 
	#DMA_DESC_CH_CFG_CYCLE_CTRL_MASK
 \

650 (0x7 << 
DMA_DESC_CH_CFG_CYCLE_CTRL_SHIFT
)

	)

651 
	#DMA_DESC_CH_CFG_CYCLE_CTRL
(
v
) \

652 (((
v
Ë<< 
DMA_DESC_CH_CFG_CYCLE_CTRL_SHIFT
) & \

653 
DMA_DESC_CH_CFG_CYCLE_CTRL_MASK
)

	)

654 
	#DMA_DESC_CH_CFG_CYCLE_CTRL_INVALD
 \

655 
	`DMA_DESC_CH_CFG_CYCLE_CTRL
(0)

	)

656 
	#DMA_DESC_CH_CFG_CYCLE_CTRL_BASIC
 \

657 
	`DMA_DESC_CH_CFG_CYCLE_CTRL
(1)

	)

658 
	#DMA_DESC_CH_CFG_CYCLE_CTRL_AUTOREQUEST
 \

659 
	`DMA_DESC_CH_CFG_CYCLE_CTRL
(2)

	)

660 
	#DMA_DESC_CH_CFG_CYCLE_CTRL_PINGPONG
 \

661 
	`DMA_DESC_CH_CFG_CYCLE_CTRL
(3)

	)

662 
	#DMA_DESC_CH_CFG_CYCLE_CTRL_MEM_SCAT_GATH_PRIM
 \

663 
	`DMA_DESC_CH_CFG_CYCLE_CTRL
(4)

	)

664 
	#DMA_DESC_CH_CFG_CYCLE_CTRL_MEM_SCAT_GATH_ALT
 \

665 
	`DMA_DESC_CH_CFG_CYCLE_CTRL
(5)

	)

666 
	#DMA_DESC_CH_CFG_CYCLE_CTRL_PERIPH_SCAT_GATH_PRIM
 \

667 
	`DMA_DESC_CH_CFG_CYCLE_CTRL
(6)

	)

668 
	#DMA_DESC_CH_CFG_CYCLE_CTRL_PERIPH_SCAT_GATH_ALT
 \

669 
	`DMA_DESC_CH_CFG_CYCLE_CTRL
(7)

	)

671 
	#DMA_DESC_CH_CFG_DEST_PROT_CTRL_SHIFT
 (21)

	)

672 
	#DMA_DESC_CH_CFG_DEST_PROT_CTRL_MASK
 \

673 (0x7 << 
DMA_DESC_CH_CFG_DEST_PROT_CTRL_SHIFT
)

	)

674 
	#DMA_DESC_CH_CFG_DEST_PROT_CTRL
(
v
) \

675 (((
v
Ë<< 
DMA_DESC_CH_CFG_DEST_PROT_CTRL_SHIFT
) & \

676 
DMA_DESC_CH_CFG_DEST_PROT_CTRL_MASK
)

	)

678 
	#DMA_DESC_CH_CFG_SRC_PROT_CTRL_SHIFT
 (18)

	)

679 
	#DMA_DESC_CH_CFG_SRC_PROT_CTRL_MASK
 \

680 (0x7 << 
DMA_DESC_CH_CFG_SRC_PROT_CTRL_SHIFT
)

	)

681 
	#DMA_DESC_CH_CFG_SRC_PROT_CTRL
(
v
) \

682 (((
v
Ë<< 
DMA_DESC_CH_CFG_SRC_PROT_CTRL_SHIFT
) & \

683 
DMA_DESC_CH_CFG_SRC_PROT_CTRL_SHIFT
)

	)

685 
	#DMA_DESC_CH_CFG_N_MINUS_1_SHIFT
 (4)

	)

686 
	#DMA_DESC_CH_CFG_N_MINUS_1_MASK
 \

687 (0x3FF << 
DMA_DESC_CH_CFG_N_MINUS_1_SHIFT
)

	)

688 
	#DMA_DESC_CH_CFG_N_MINUS_1
(
v
) \

689 (((
v
Ë<< 
DMA_DESC_CH_CFG_N_MINUS_1_SHIFT
) & \

690 
DMA_DESC_CH_CFG_N_MINUS_1_MASK
)

	)

692 
	#DMA_DESC_CH_CFG_NEXT_USEBURST
 (1 << 3)

	)

695 
	sdma_ch™_desc
 {

696 
uöt32_t
 
	m§c_d©a_íd_±r
;

697 
uöt32_t
 
	md°_d©a_íd_±r
;

698 
uöt32_t
 
	mcfg
;

699 
uöt32_t
 
	mu£r_d©a
;

700 } 
__©åibuã__
((
∑cked
));

706 
	edma_ch
 {

707 
	mDMA_CH0
 = 0,

708 
	mDMA_CH1
,

709 
	mDMA_CH2
,

710 
	mDMA_CH3
,

711 
	mDMA_CH4
,

712 
	mDMA_CH5
,

713 
	mDMA_CH6
,

714 
	mDMA_CH7
,

715 
	mDMA_CH8
,

716 
	mDMA_CH9
,

717 
	mDMA_CH10
,

718 
	mDMA_CH11


723 
	edma_mem
 {

724 
	mDMA_MEM_BYTE
 = 0,

725 
	mDMA_MEM_HALF_WORD
,

726 
	mDMA_MEM_WORD
,

727 
	mDMA_MEM_NONE


731 
	edma_mode
 {

732 
	mDMA_MODE_INVALID
 = 0,

733 
	mDMA_MODE_BASIC
,

734 
	mDMA_MODE_AUTO_REQUEST
,

735 
	mDMA_MODE_PING_PONG
,

736 
	mDMA_MODE_MEM_SCAT_GATH_PRIM
,

737 
	mDMA_MODE_MEM_SCAT_GATH_ALT
,

738 
	mDMA_MODE_PERIPH_SCAT_GATH_PRIM
,

739 
	mDMA_MODE_PERIPH_SCAT_GATH_ALT
,

743 
	edma_r_powî
 {

744 
	mDMA_R_POWER_1
 = 0,

745 
	mDMA_R_POWER_2
,

746 
	mDMA_R_POWER_4
,

747 
	mDMA_R_POWER_8
,

748 
	mDMA_R_POWER_16
,

749 
	mDMA_R_POWER_32
,

750 
	mDMA_R_POWER_64
,

751 
	mDMA_R_POWER_128
,

752 
	mDMA_R_POWER_256
,

753 
	mDMA_R_POWER_512
,

754 
	mDMA_R_POWER_1024


757 
BEGIN_DECLS


759 
dma_íabÀ
();

760 
dma_dißbÀ
();

762 
boﬁ
 
dma_gë_waô_⁄_ªque°_Êag
(
dma_ch
 
ch
);

766 
dma_íabÀ_wôh_u≈rivûeged_ac˚ss
();

767 
dma_íabÀ_wôh_¥ivûeged_ac˚ss
();

769 
dma_£t_desc_addªss
(
uöt32_t
 
desc_ba£
);

771 
dma_gíî©e_so·w¨e_ªque°
(
dma_ch
 
ch
);

773 
dma_íabÀ_bur°_⁄ly
(
dma_ch
 
ch
);

774 
dma_íabÀ_sögÀ_™d_bur°
(
dma_ch
 
ch
);

776 
dma_íabÀ_≥rùh_ªque°
(
dma_ch
 
ch
);

777 
dma_dißbÀ_≥rùh_ªque°
(
dma_ch
 
ch
);

779 
dma_íabÀ_ch™√l
(
dma_ch
 
ch
);

780 
dma_dißbÀ_ch™√l
(
dma_ch
 
ch
);

782 
dma_dißbÀ_Æã∫©e_°ru˘uª
(
dma_ch
 
ch
);

783 
dma_íabÀ_Æã∫©e_°ru˘uª
(
dma_ch
 
ch
);

785 
dma_íabÀ_¥i‹ôy
(
dma_ch
 
ch
);

786 
dma_dißbÀ_¥i‹ôy
(
dma_ch
 
ch
);

788 
boﬁ
 
dma_gë_bus_îr‹_Êag
();

789 
dma_˛ór_bus_îr‹_Êag
();

791 
boﬁ
 
dma_gë_ªque°_Êag
(
dma_ch
 
ch
);

795 
boﬁ
 
dma_gë_bus_îr‹_öãºu±_Êag
();

796 
boﬁ
 
dma_gë_d⁄e_öãºu±_Êag
(
dma_ch
 
ch
);

798 
dma_£t_bus_îr‹_öãºu±_Êag
();

799 
dma_£t_d⁄e_öãºu±_Êag
(
dma_ch
 
ch
);

801 
dma_˛ór_bus_îr‹_öãºu±_Êag
();

802 
dma_˛ór_d⁄e_öãºu±_Êag
(
dma_ch
 
ch
);

804 
dma_íabÀ_bus_îr‹_öãºu±
();

805 
dma_dißbÀ_bus_îr‹_öãºu±
();

806 
dma_íabÀ_d⁄e_öãºu±
(
dma_ch
 
ch
);

807 
dma_dißbÀ_d⁄e_öãºu±
(
dma_ch
 
ch
);

811 
dma_£t_sour˚
(
dma_ch
 
ch
, 
uöt32_t
 
sour˚
);

812 
dma_£t_sig«l
(
dma_ch
 
ch
, 
uöt32_t
 
sig«l
);

814 
dma_ch™√l_ª£t
(
dma_ch
 
ch
);

816 
dma_£t_lo›_cou¡
(
dma_ch
 
ch
, 
uöt16_t
 
cou¡
);

817 
dma_íabÀ_lo›
(
dma_ch
 
ch
);

818 
dma_dißbÀ_lo›
(
dma_ch
 
ch
);

821 
dma_desc_£t_de°_size
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
,

822 
dma_mem
 
size
);

823 
dma_desc_£t_de°_öc
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
,

824 
dma_mem
 
öc
);

825 
dma_desc_£t_§c_size
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
,

826 
dma_mem
 
size
);

827 
dma_desc_£t_§c_öc
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
,

828 
dma_mem
 
öc
);

830 
dma_desc_£t_r_powî
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
,

831 
dma_r_powî
 
r_powî
);

833 
dma_desc_íabÀ_√xt_u£bur°
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
);

834 
dma_desc_dißbÀ_√xt_u£bur°
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
);

836 
dma_desc_£t_cou¡
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
, 
uöt16_t
 
cou¡
);

838 
dma_desc_£t_u£r_d©a
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
,

839 
uöt32_t
 
u£r_d©a
);

840 
uöt32_t
 
dma_desc_gë_u£r_d©a
(uöt32_à
desc_ba£
, 
dma_ch
 
ch
);

842 
dma_desc_£t_§c_addªss
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
,

843 
uöt32_t
 
§c
);

844 
dma_desc_£t_de°_addªss
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
,

845 
uöt32_t
 
de°
);

847 
dma_desc_£t_mode
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
, 
dma_mode
 
mode
);

851 
	#dma_£t_de°_size
(
ch
, 
size
) \

852 
	`dma_desc_£t_de°_size
(
DMA_CTRLBASE
, 
ch
, 
size
)

	)

853 
	#dma_£t_de°_öc
(
ch
, 
öc
) \

854 
	`dma_desc_£t_de°_öc
(
DMA_CTRLBASE
, 
ch
, 
öc
)

	)

855 
	#dma_£t_§c_size
(
ch
, 
size
) \

856 
	`dma_desc_£t_§c_size
(
DMA_CTRLBASE
, 
ch
, 
size
)

	)

857 
	#dma_£t_§c_öc
(
ch
, 
öc
) \

858 
	`dma_desc_£t_§c_öc
(
DMA_CTRLBASE
, 
ch
, 
öc
)

	)

860 
	#dma_£t_Æt_de°_size
(
ch
, 
size
) \

861 
	`dma_desc_£t_de°_size
(
DMA_ALTCTRLBASE
, 
ch
, 
size
)

	)

862 
	#dma_£t_Æt_de°_öc
(
ch
, 
öc
) \

863 
	`dma_desc_£t_de°_öc
(
DMA_ALTCTRLBASE
, 
ch
, 
öc
)

	)

864 
	#dma_£t_Æt_§c_size
(
ch
, 
size
) \

865 
	`dma_desc_£t_§c_size
(
DMA_ALTCTRLBASE
, 
ch
, 
size
)

	)

866 
	#dma_£t_Æt_§c_öc
(
ch
, 
öc
) \

867 
	`dma_desc_£t_§c_öc
(
DMA_ALTCTRLBASE
, 
ch
, 
öc
)

	)

869 
	#dma_£t_r_powî
(
ch
, 
r_powî
) \

870 
	`dma_desc_£t_r_powî
(
DMA_CTRLBASE
, 
ch
, 
r_powî
)

	)

871 
	#dma_£t_Æt_r_powî
(
ch
, 
r_powî
) \

872 
	`dma_desc_£t_r_powî
(
DMA_ALTCTRLBASE
, 
ch
, 
r_powî
)

	)

874 
	#dma_íabÀ_√xt_u£bur°
(
ch
) \

875 
	`dma_desc_íabÀ_√xt_u£bur°
(
DMA_CTRLBASE
, 
ch
)

	)

876 
	#dma_dißbÀ_√xt_u£bur°
(
ch
) \

877 
	`dma_desc_dißbÀ_√xt_u£bur°
(
DMA_CTRLBASE
, 
ch
)

	)

878 
	#dma_íabÀ_Æt_√xt_u£bur°
(
ch
) \

879 
	`dma_desc_íabÀ_Æt_√xt_u£bur°
(
DMA_CTRLBASE
, 
ch
)

	)

880 
	#dma_dißbÀ_Æt_√xt_u£bur°
(
ch
) \

881 
	`dma_desc_dißbÀ_Æt_√xt_u£bur°
(
DMA_CTRLBASE
, 
ch
)

	)

883 
	#dma_£t_cou¡
(
ch
, 
cou¡
) \

884 
	`dma_desc_£t_cou¡
(
DMA_CTRLBASE
, 
ch
, 
cou¡
)

	)

885 
	#dma_£t_Æt_cou¡
(
ch
, 
cou¡
) \

886 
	`dma_desc_£t_cou¡
(
DMA_ALTCTRLBASE
, 
ch
, 
cou¡
)

	)

888 
	#dma_£t_u£r_d©a
(
ch
, 
u£r_d©a
) \

889 
	`dma_desc_£t_u£r_d©a
(
DMA_CTRLBASE
, 
ch
, 
u£r_d©a
)

	)

890 
	#dma_£t_Æt_u£r_d©a
(
ch
, 
u£r_d©a
) \

891 
	`dma_desc_£t_u£r_d©a
(
DMA_ALTCTRLBASE
, 
ch
, 
u£r_d©a
)

	)

893 
	#dma_gë_u£r_d©a
(
ch
) \

894 
	`dma_desc_gë_u£r_d©a
(
DMA_CTRLBASE
, 
ch
)

	)

895 
	#dma_gë_Æt_u£r_d©a
(
ch
) \

896 
	`dma_desc_gë_u£r_d©a
(
DMA_ALTCTRLBASE
, 
ch
)

	)

898 
	#dma_£t_§c_addªss
(
ch
, 
§c
) \

899 
	`dma_desc_£t_§c_addªss
(
DMA_CTRLBASE
, 
ch
, 
§c
)

	)

900 
	#dma_£t_Æt_§c_addªss
(
ch
, 
§c
) \

901 
	`dma_desc_£t_§c_addªss
(
DMA_ALTCTRLBASE
, 
ch
, 
§c
)

	)

902 
	#dma_£t_de°_addªss
(
ch
, 
de°
) \

903 
	`dma_desc_£t_de°_addªss
(
DMA_CTRLBASE
, 
ch
, 
de°
)

	)

904 
	#dma_£t_Æt_de°_addªss
(
ch
, 
de°
) \

905 
	`dma_desc_£t_de°_addªss
(
DMA_ALTCTRLBASE
, 
ch
, 
de°
)

	)

907 
	#dma_£t_mode
(
ch
, 
mode
) \

908 
	`dma_desc_£t_mode
(
DMA_CTRLBASE
, 
ch
, 
mode
)

	)

909 
	#dma_£t_Æt_mode
(
ch
, 
mode
) \

910 
	`dma_desc_£t_mode
(
DMA_ALTCTRLBASE
, 
ch
, 
mode
)

	)

912 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/efm32/common/emu_common.h

22 #¥agm®
⁄˚


24 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

25 
	~<lib›ícm3/cm3/comm⁄.h
>

29 
	#EMU_CTRL
 
	`MMIO32
(
EMU_BASE
 + 0x000)

	)

30 
	#EMU_LOCK
 
	`MMIO32
(
EMU_BASE
 + 0x008)

	)

31 
	#EMU_AUXCTRL
 
	`MMIO32
(
EMU_BASE
 + 0x024)

	)

32 
	#EMU_EM4CONF
 
	`MMIO32
(
EMU_BASE
 + 0x02C)

	)

33 
	#EMU_BUCTRL
 
	`MMIO32
(
EMU_BASE
 + 0x030)

	)

34 
	#EMU_PWRCONF
 
	`MMIO32
(
EMU_BASE
 + 0x034)

	)

35 
	#EMU_BUINACT
 
	`MMIO32
(
EMU_BASE
 + 0x038)

	)

36 
	#EMU_BUACT
 
	`MMIO32
(
EMU_BASE
 + 0x03C)

	)

37 
	#EMU_STATUS
 
	`MMIO32
(
EMU_BASE
 + 0x040)

	)

38 
	#EMU_ROUTE
 
	`MMIO32
(
EMU_BASE
 + 0x044)

	)

39 
	#EMU_IF
 
	`MMIO32
(
EMU_BASE
 + 0x048)

	)

40 
	#EMU_IFS
 
	`MMIO32
(
EMU_BASE
 + 0x04C)

	)

41 
	#EMU_IFC
 
	`MMIO32
(
EMU_BASE
 + 0x050)

	)

42 
	#EMU_IEN
 
	`MMIO32
(
EMU_BASE
 + 0x054)

	)

43 
	#EMU_BUBODBUVINCAL
 
	`MMIO32
(
EMU_BASE
 + 0x058)

	)

44 
	#EMU_BUBODUNREGCAL
 
	`MMIO32
(
EMU_BASE
 + 0x05C)

	)

47 
	#EMU_CTRL_EM4CTRL_SHIFT
 (2)

	)

48 
	#EMU_CTRL_EM4CTRL_MASK
 (0x3 << 
EMU_CTRL_EM4CTRL_SHIFT
)

	)

49 
	#EMU_CTLR_EM4CTRL
(
v
) \

50 (((
v
Ë<< 
EMU_CTRL_EM4CTRL_SHIFT
Ë& 
EMU_CTRL_EM4CTRL_MASK
)

	)

52 
	#EMU_CTRL_EM2BLOCK
 (1 << 1)

	)

53 
	#EMU_CTRL_EMVREG
 (1 << 0)

	)

56 
	#EMU_LOCK_LOCKKEY_MASK
 (0xFFFF)

	)

57 
	#EMU_LOCK_LOCKKEY_LOCK
 (0)

	)

58 
	#EMU_LOCK_LOCKKEY_UNLOCK
 (0xADE8)

	)

61 
	#EMU_AUXCTRL_HRCCLR
 (1 << 0)

	)

64 
	#EMU_EM4CONF_LOCKCONF
 (1 << 16)

	)

65 
	#EMU_EM4CONF_BUBODRSTDIS
 (1 << 4)

	)

67 
	#EMU_EM4CONF_OSC_SHIFT
 (2)

	)

68 
	#EMU_EM4CONF_OSC_MASK
 (0x3 << 
EMU_EM4CONF_OSC_SHIFT
)

	)

69 
	#EMU_EM4CONF_OSC
(
v
) \

70 (((
v
Ë<< 
EMU_EM4CONF_OSC_SHIFT
Ë& 
EMU_EM4CONF_OSC_MASK
)

	)

71 
	#EMU_EM4CONF_OSC_ULFRCO
 0

	)

72 
	#EMU_EM4CONF_OSC_LFRCO
 1

	)

73 
	#EMU_EM4CONF_OSC_LFXO
 2

	)

75 
	#EMU_EM4CONF_BURTCWU
 (1 << 1)

	)

76 
	#EMU_EM4CONF_VREGEN
 (1 << 0)

	)

79 
	#EMU_BUCTRL_PROBE_SHIFT
 (5)

	)

80 
	#EMU_BUCTRL_PROBE_MASK
 (0x3 << 
EMU_BUCTRL_PROBE_SHIFT
)

	)

81 
	#EMU_BUCTRL_PROBE
(
v
) \

82 (((
v
Ë<< 
EMU_BUCTRL_PROBE_SHIFT
Ë& 
EMU_BUCTRL_PROBE_MASK
)

	)

83 
	#EMU_BUCTRL_PROBE_DISABLE
 0

	)

84 
	#EMU_BUCTRL_PROBE_VDDDREG
 1

	)

85 
	#EMU_BUCTRL_PROBE_BUIN
 2

	)

86 
	#EMU_BUCTRL_PROBE_BUOUT
 3

	)

88 
	#EMU_BUCTRL_BUMODEBODEN
 (1 << 3)

	)

89 
	#EMU_BUCTRL_BODCAL
 (1 << 2)

	)

90 
	#EMU_BUCTRL_STATEN
 (1 << 1)

	)

91 
	#EMU_BUCTRL_EN
 (1 << 0)

	)

94 
	#EMU_PWRCONF_PWRRES_SHIFT
 (3)

	)

95 
	#EMU_PWRCONF_PWRRES_MASK
 (0x3 << 
EMU_PWRCONF_PWRRES_SHIFT
)

	)

96 
	#EMU_PWRCONF_PWRRES
(
v
) \

97 (((
v
Ë<< 
EMU_PWRCONF_PWRRES_SHIFT
Ë& 
EMU_PWRCONF_PWRRES_MASK
)

	)

98 
	#EMU_PWRCONF_PWRRES_DISABLE
 0

	)

99 
	#EMU_PWRCONF_PWRRES_VDDDREG
 1

	)

100 
	#EMU_PWRCONF_PWRRES_BUIN
 2

	)

101 
	#EMU_PWRCONF_PWRRES_BUOUT
 3

	)

103 
	#EMU_PWRCONF_VOUTSTRONG
 (1 << 2)

	)

104 
	#EMU_PWRCONF_VOUTMED
 (1 << 1)

	)

105 
	#EMU_PWRCONF_VOUTWEAK
 (1 << 0)

	)

108 
	#EMU_BUINACT_PWRCON_SHIFT
 (5)

	)

109 
	#EMU_BUINACT_PWRCON_MASK
 (0x3 << 
EMU_BUINACT_PWRCON_SHIFT
)

	)

110 
	#EMU_BUINACT_PWRCON
(
v
) \

111 (((
v
Ë<< 
EMU_BUINACT_PWRCON_SHIFT
Ë& 
EMU_BUINACT_PWRCON_MASK
)

	)

112 
	#EMU_BUINACT_PWRCON_NONE
 0

	)

113 
	#EMU_BUINACT_PWRCON_BUMAIN
 1

	)

114 
	#EMU_BUINACT_PWRCON_MAINBU
 2

	)

115 
	#EMU_BUINACT_PWRCON_NODIODE
 3

	)

117 
	#EMU_BUINACT_BUENRANGE_SHIFT
 (3)

	)

118 
	#EMU_BUINACT_BUENRANGE_MASK
 (0x3 << 
EMU_BUINACT_BUENRANGE_SHIFT
)

	)

119 
	#EMU_BUINACT_BUENRANGE
(
v
) \

120 (((
v
Ë<< 
EMU_BUINACT_BUENRANGE_SHIFT
Ë& 
EMU_BUINACT_BUENRANGE_MASK
)

	)

122 
	#EMU_BUINACT_BUENTHRES_SHIFT
 (0)

	)

123 
	#EMU_BUINACT_BUENTHRES_MASK
 (0x7 << 
EMU_BUINACT_BUENTHRES_SHIFT
)

	)

124 
	#EMU_BUINACT_BUENTHRES
(
v
) \

125 (((
v
Ë<< 
EMU_BUINACT_BUENTHRES_SHIFT
Ë& 
EMU_BUINACT_BUENTHRES_MASK
)

	)

128 
	#EMU_BUACT_PWRCON_SHIFT
 (5)

	)

129 
	#EMU_BUACT_PWRCON_MASK
 (0x3 << 
EMU_BUACT_PWRCON_SHIFT
)

	)

130 
	#EMU_BUACT_PWRCON
(
v
) \

131 (((
v
Ë<< 
EMU_BUACT_PWRCON_SHIFT
Ë& 
EMU_BUACT_PWRCON_MASK
)

	)

132 
	#EMU_BUACT_PWRCON_NONE
 0

	)

133 
	#EMU_BUACT_PWRCON_BUMAIN
 1

	)

134 
	#EMU_BUACT_PWRCON_MAINBU
 2

	)

135 
	#EMU_BUACT_PWRCON_NODIODE
 3

	)

137 
	#EMU_BUACT_BUEXRANGE_SHIFT
 (3)

	)

138 
	#EMU_BUACT_BUEXRANGE_MASK
 (0x3 << 
EMU_BUACT_BUEXRANGE_SHIFT
)

	)

139 
	#EMU_BUACT_BUEXRANGE
(
v
) \

140 (((
v
Ë<< 
EMU_BUACT_BUEXRANGE_SHIFT
Ë& 
EMU_BUACT_BUEXRANGE_MASK
)

	)

142 
	#EMU_BUACT_BUEXTHRES_SHIFT
 (0)

	)

143 
	#EMU_BUACT_BUEXTHRES_MASK
 (0x7 << 
EMU_BUACT_BUEXTHRES_SHIFT
)

	)

144 
	#EMU_BUACT_BUEXTHRES
(
v
) \

145 (((
v
Ë<< 
EMU_BUACT_BUEXTHRES_SHIFT
Ë& 
EMU_BUACT_BUEXTHRES_MASK
)

	)

148 
	#EMU_STATUS_BURDY
 (1 << 0)

	)

151 
	#EMU_ROUTE_BUVINPEN
 (1 << 0)

	)

154 
	#EMU_IF_BURDY
 (1 << 0)

	)

157 
	#EMU_IFS_BURDY
 (1 << 0)

	)

160 
	#EMU_IFC_BURDY
 (1 << 0)

	)

163 
	#EMU_IEN_BURDY
 (1 << 0)

	)

166 
	#EMU_BUBODBUVINCAL_RANGE_SHIFT
 (3)

	)

167 
	#EMU_BUBODBUVINCAL_RANGE_MASK
 (0x3 << 
EMU_BUBODBUVINCAL_RANGE_SHIFT
)

	)

168 
	#EMU_BUBODBUVINCAL_RANGE
(
v
) \

169 (((
v
Ë<< 
EMU_BUBODBUVINCAL_RANGE_SHIFT
) & \

170 
EMU_BUBODBUVINCAL_RANGE_MASK
)

	)

172 
	#EMU_BUBODBUVINCAL_THRES_SHIFT
 (0)

	)

173 
	#EMU_BUBODBUVINCAL_THRES_MASK
 (0x7 << 
EMU_BUBODBUVINCAL_THRES_SHIFT
)

	)

174 
	#EMU_BUBODBUVINCAL_THRES
(
v
) \

175 (((
v
Ë<< 
EMU_BUBODBUVINCAL_THRES_SHIFT
) & \

176 
EMU_BUBODBUVINCAL_THRES_MASK
)

	)

179 
	#EMU_BUBODUNREGCAL_RANGE_SHIFT
 (3)

	)

180 
	#EMU_BUBODUNREGCAL_RANGE_MASK
 (0x3 << 
EMU_BUBODUNREGCAL_RANGE_SHIFT
)

	)

181 
	#EMU_BUBODUNREGCAL_RANGE
(
v
) \

182 (((
v
Ë<< 
EMU_BUBODUNREGCAL_RANGE_SHIFT
) & \

183 
EMU_BUBODUNREGCAL_RANGE_MASK
)

	)

185 
	#EMU_BUBODUNREGCAL_THRES_SHIFT
 (0)

	)

186 
	#EMU_BUBODUNREGCAL_THRES_MASK
 (0x7 << 
EMU_BUBODUNREGCAL_THRES_SHIFT
)

	)

187 
	#EMU_BUBODUNREGCAL_THRES
(
v
) \

188 (((
v
Ë<< 
EMU_BUBODUNREGCAL_THRES_SHIFT
) & \

189 
EMU_BUBODUNREGCAL_THRES_MASK
)

	)

	@lib/libopencm3/include/libopencm3/efm32/common/gpio_common.h

22 #¥agm®
⁄˚


24 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

25 
	~<lib›ícm3/cm3/comm⁄.h
>

29 
	#GPIO_P
(
i
Ë(
GPIO_BASE
 + (0x24 * (i)))

	)

30 
	#GPIO_PA
 
	`GPIO_P
(0)

	)

31 
	#GPIO_PB
 
	`GPIO_P
(1)

	)

32 
	#GPIO_PC
 
	`GPIO_P
(2)

	)

33 
	#GPIO_PD
 
	`GPIO_P
(3)

	)

34 
	#GPIO_PE
 
	`GPIO_P
(4)

	)

35 
	#GPIO_PF
 
	`GPIO_P
(5)

	)

37 
	#GPIO_P_CTRL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00)

	)

38 
	#GPIO_PA_CTRL
 
	`GPIO_P_CTRL
(
GPIO_PA
)

	)

39 
	#GPIO_PB_CTRL
 
	`GPIO_P_CTRL
(
GPIO_PB
)

	)

40 
	#GPIO_PC_CTRL
 
	`GPIO_P_CTRL
(
GPIO_PC
)

	)

41 
	#GPIO_PD_CTRL
 
	`GPIO_P_CTRL
(
GPIO_PD
)

	)

42 
	#GPIO_PE_CTRL
 
	`GPIO_P_CTRL
(
GPIO_PE
)

	)

43 
	#GPIO_PF_CTRL
 
	`GPIO_P_CTRL
(
GPIO_PF
)

	)

45 
	#GPIO_P_CTRL_DRIVEMODE_SHIFT
 (0)

	)

46 
	#GPIO_P_CTRL_DRIVEMODE_MASK
 (0x03 << 
GPIO_P_CTRL_DRIVEMODE_SHIFT
)

	)

47 
	#GPIO_P_CTRL_DRIVEMODE
(
v
) \

48 (((
v
Ë<< 
GPIO_P_CTRL_DRIVEMODE_SHIFT
Ë& 
GPIO_P_CTRL_DRIVEMODE_MASK
)

	)

49 
	#GPIO_P_CTRL_DRIVEMODE_STANDARD
 0

	)

50 
	#GPIO_P_CTRL_DRIVEMODE_LOWEST
 1

	)

51 
	#GPIO_P_CTRL_DRIVEMODE_HIGH
 2

	)

52 
	#GPIO_P_CTRL_DRIVEMODE_LOW
 3

	)

56 
	#GPIO_P_MODE_MODEx_MASK
(
x
Ë(0x0F << (((xË& 0x7Ë* 4))

	)

58 
	#GPIO_P_MODE_MODEx
(
x
, 
mode
) \

59 (((
mode
Ë<< (((
x
Ë& 0x7Ë* 4)Ë& 
	`GPIO_P_MODE_MODEx_MASK
(x))

	)

61 
	#GPIO_P_MODEL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x04)

	)

62 
	#GPIO_PA_MODEL
 
	`GPIO_P_MODEL
(
GPIO_PA
)

	)

63 
	#GPIO_PB_MODEL
 
	`GPIO_P_MODEL
(
GPIO_PB
)

	)

64 
	#GPIO_PC_MODEL
 
	`GPIO_P_MODEL
(
GPIO_PC
)

	)

65 
	#GPIO_PD_MODEL
 
	`GPIO_P_MODEL
(
GPIO_PD
)

	)

66 
	#GPIO_PE_MODEL
 
	`GPIO_P_MODEL
(
GPIO_PE
)

	)

68 
	#GPIO_P_MODEL_MODEx_MASK
(
x
Ë
	`GPIO_P_MODE_MODEx_MASK
(x)

	)

69 
	#GPIO_P_MODEL_MODEx
(
x
, 
mode
Ë
	`GPIO_P_MODE_MODEx
(x, mode)

	)

71 
	#GPIO_P_MODEL_MODE0_MASK
 
	`GPIO_P_MODEL_MODEx_MASK
(0)

	)

72 
	#GPIO_P_MODEL_MODE0
(
mode
Ë
	`GPIO_P_MODEL_MODEx
(0, mode)

	)

74 
	#GPIO_P_MODEL_MODE1_MASK
 
	`GPIO_P_MODEL_MODEx_MASK
(1)

	)

75 
	#GPIO_P_MODEL_MODE1
(
mode
Ë
	`GPIO_P_MODEL_MODEx
(1, mode)

	)

77 
	#GPIO_P_MODEL_MODE2_MASK
 
	`GPIO_P_MODEL_MODEx_MASK
(2)

	)

78 
	#GPIO_P_MODEL_MODE2
(
mode
Ë
	`GPIO_P_MODEL_MODEx
(2, mode)

	)

80 
	#GPIO_P_MODEL_MODE3_MASK
 
	`GPIO_P_MODEL_MODEx_MASK
(3)

	)

81 
	#GPIO_P_MODEL_MODE3
(
mode
Ë
	`GPIO_P_MODEL_MODEx
(3, mode)

	)

83 
	#GPIO_P_MODEL_MODE4_MASK
 
	`GPIO_P_MODEL_MODEx_MASK
(4)

	)

84 
	#GPIO_P_MODEL_MODE4
(
mode
Ë
	`GPIO_P_MODEL_MODEx
(4, mode)

	)

86 
	#GPIO_P_MODEL_MODE5_MASK
 
	`GPIO_P_MODEL_MODEx_MASK
(5)

	)

87 
	#GPIO_P_MODEL_MODE5
(
mode
Ë
	`GPIO_P_MODEL_MODEx
(5, mode)

	)

89 
	#GPIO_P_MODEL_MODE6_MASK
 
	`GPIO_P_MODEL_MODEx_MASK
(6)

	)

90 
	#GPIO_P_MODEL_MODE6
(
mode
Ë
	`GPIO_P_MODEL_MODEx
(6, mode)

	)

92 
	#GPIO_P_MODEL_MODE7_MASK
 
	`GPIO_P_MODEL_MODEx_MASK
(7)

	)

93 
	#GPIO_P_MODEL_MODE7
(
mode
Ë
	`GPIO_P_MODEL_MODEx
(7, mode)

	)

95 
	#GPIO_P_MODEH
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x08)

	)

96 
	#GPIO_PA_MODEH
 
	`GPIO_P_MODEH
(
GPIO_PA
)

	)

97 
	#GPIO_PB_MODEH
 
	`GPIO_P_MODEH
(
GPIO_PB
)

	)

98 
	#GPIO_PC_MODEH
 
	`GPIO_P_MODEH
(
GPIO_PC
)

	)

99 
	#GPIO_PD_MODEH
 
	`GPIO_P_MODEH
(
GPIO_PD
)

	)

100 
	#GPIO_PE_MODEH
 
	`GPIO_P_MODEH
(
GPIO_PE
)

	)

103 
	#GPIO_P_MODEH_MODEx_MASK
(
x
Ë
	`GPIO_P_MODE_MODEx_MASK
((xË- 8)

	)

104 
	#GPIO_P_MODEH_MODEx
(
x
, 
mode
Ë
	`GPIO_P_MODE_MODEx
((xË- 8, mode)

	)

106 
	#GPIO_P_MODEH_MODE8_MASK
 
	`GPIO_P_MODEH_MODEx_MASK
(8)

	)

107 
	#GPIO_P_MODEH_MODE8
(
mode
Ë
	`GPIO_P_MODEH_MODEx
(8, mode)

	)

109 
	#GPIO_P_MODEH_MODE9_MASK
 
	`GPIO_P_MODEH_MODEx_MASK
(9)

	)

110 
	#GPIO_P_MODEH_MODE9
(
mode
Ë
	`GPIO_P_MODEH_MODEx
(9, mode)

	)

112 
	#GPIO_P_MODEH_MODE10_MASK
 
	`GPIO_P_MODEH_MODEx_MASK
(10)

	)

113 
	#GPIO_P_MODEH_MODE10
(
mode
Ë
	`GPIO_P_MODEH_MODEx
(10, mode)

	)

115 
	#GPIO_P_MODEH_MODE11_MASK
 
	`GPIO_P_MODEH_MODEx_MASK
(11)

	)

116 
	#GPIO_P_MODEH_MODE11
(
mode
Ë
	`GPIO_P_MODEH_MODEx
(11, mode)

	)

118 
	#GPIO_P_MODEH_MODE12_MASK
 
	`GPIO_P_MODEH_MODEx_MASK
(12)

	)

119 
	#GPIO_P_MODEH_MODE12
(
mode
Ë
	`GPIO_P_MODEH_MODEx
(12, mode)

	)

121 
	#GPIO_P_MODEH_MODE13_MASK
 
	`GPIO_P_MODEH_MODEx_MASK
(13)

	)

122 
	#GPIO_P_MODEH_MODE13
(
mode
Ë
	`GPIO_P_MODEH_MODEx
(13, mode)

	)

124 
	#GPIO_P_MODEH_MODE14_MASK
 
	`GPIO_P_MODEH_MODEx_MASK
(14)

	)

125 
	#GPIO_P_MODEH_MODE14
(
mode
Ë
	`GPIO_P_MODEH_MODEx
(14, mode)

	)

127 
	#GPIO_P_MODEH_MODE15_MASK
 
	`GPIO_P_MODEH_MODEx_MASK
(15)

	)

128 
	#GPIO_P_MODEH_MODE15
(
mode
Ë
	`GPIO_P_MODEH_MODEx
(15, mode)

	)

130 
	#GPIO_P_DOUT
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0C)

	)

131 
	#GPIO_PA_DOUT
 
	`GPIO_P_DOUT
(
GPIO_PA
)

	)

132 
	#GPIO_PB_DOUT
 
	`GPIO_P_DOUT
(
GPIO_PB
)

	)

133 
	#GPIO_PC_DOUT
 
	`GPIO_P_DOUT
(
GPIO_PC
)

	)

134 
	#GPIO_PD_DOUT
 
	`GPIO_P_DOUT
(
GPIO_PD
)

	)

135 
	#GPIO_PE_DOUT
 
	`GPIO_P_DOUT
(
GPIO_PE
)

	)

137 
	#GPIO_P_DOUTSET
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x10)

	)

138 
	#GPIO_PA_DOUTSET
 
	`GPIO_P_DOUTSET
(
GPIO_PA
)

	)

139 
	#GPIO_PB_DOUTSET
 
	`GPIO_P_DOUTSET
(
GPIO_PB
)

	)

140 
	#GPIO_PC_DOUTSET
 
	`GPIO_P_DOUTSET
(
GPIO_PC
)

	)

141 
	#GPIO_PD_DOUTSET
 
	`GPIO_P_DOUTSET
(
GPIO_PD
)

	)

142 
	#GPIO_PE_DOUTSET
 
	`GPIO_P_DOUTSET
(
GPIO_PE
)

	)

144 
	#GPIO_P_DOUTCLR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x14)

	)

145 
	#GPIO_PA_DOUTCLR
 
	`GPIO_P_DOUTCLR
(
GPIO_PA
)

	)

146 
	#GPIO_PB_DOUTCLR
 
	`GPIO_P_DOUTCLR
(
GPIO_PB
)

	)

147 
	#GPIO_PC_DOUTCLR
 
	`GPIO_P_DOUTCLR
(
GPIO_PC
)

	)

148 
	#GPIO_PD_DOUTCLR
 
	`GPIO_P_DOUTCLR
(
GPIO_PD
)

	)

149 
	#GPIO_PE_DOUTCLR
 
	`GPIO_P_DOUTCLR
(
GPIO_PE
)

	)

151 
	#GPIO_P_DOUTTGL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x18)

	)

152 
	#GPIO_PA_DOUTTGL
 
	`GPIO_P_DOUTTGL
(
GPIO_PA
)

	)

153 
	#GPIO_PB_DOUTTGL
 
	`GPIO_P_DOUTTGL
(
GPIO_PB
)

	)

154 
	#GPIO_PC_DOUTTGL
 
	`GPIO_P_DOUTTGL
(
GPIO_PC
)

	)

155 
	#GPIO_PD_DOUTTGL
 
	`GPIO_P_DOUTTGL
(
GPIO_PD
)

	)

156 
	#GPIO_PE_DOUTTGL
 
	`GPIO_P_DOUTTGL
(
GPIO_PE
)

	)

158 
	#GPIO_P_DIN
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x1C)

	)

159 
	#GPIO_PA_DIN
 
	`GPIO_P_DIN
(
GPIO_PA
)

	)

160 
	#GPIO_PB_DIN
 
	`GPIO_P_DIN
(
GPIO_PB
)

	)

161 
	#GPIO_PC_DIN
 
	`GPIO_P_DIN
(
GPIO_PC
)

	)

162 
	#GPIO_PD_DIN
 
	`GPIO_P_DIN
(
GPIO_PD
)

	)

163 
	#GPIO_PE_DIN
 
	`GPIO_P_DIN
(
GPIO_PE
)

	)

165 
	#GPIO_P_PINLOCKN
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x20)

	)

166 
	#GPIO_PA_PINLOCKN
 
	`GPIO_P_PINLOCKN
(
GPIO_PA
)

	)

167 
	#GPIO_PB_PINLOCKN
 
	`GPIO_P_PINLOCKN
(
GPIO_PB
)

	)

168 
	#GPIO_PC_PINLOCKN
 
	`GPIO_P_PINLOCKN
(
GPIO_PC
)

	)

169 
	#GPIO_PD_PINLOCKN
 
	`GPIO_P_PINLOCKN
(
GPIO_PD
)

	)

170 
	#GPIO_PE_PINLOCKN
 
	`GPIO_P_PINLOCKN
(
GPIO_PE
)

	)

172 
	#GPIO_EXTIPSELL
 
	`MMIO32
(
GPIO_BASE
 + 0x100)

	)

173 
	#GPIO_EXTIPSELH
 
	`MMIO32
(
GPIO_BASE
 + 0x104)

	)

174 
	#GPIO_EXTIRISE
 
	`MMIO32
(
GPIO_BASE
 + 0x108)

	)

175 
	#GPIO_EXTIFALL
 
	`MMIO32
(
GPIO_BASE
 + 0x10C)

	)

176 
	#GPIO_IEN
 
	`MMIO32
(
GPIO_BASE
 + 0x110)

	)

177 
	#GPIO_IF
 
	`MMIO32
(
GPIO_BASE
 + 0x114)

	)

178 
	#GPIO_IFS
 
	`MMIO32
(
GPIO_BASE
 + 0x118)

	)

179 
	#GPIO_IFC
 
	`MMIO32
(
GPIO_BASE
 + 0x11C)

	)

180 
	#GPIO_ROUTE
 
	`MMIO32
(
GPIO_BASE
 + 0x120)

	)

181 
	#GPIO_INSENSE
 
	`MMIO32
(
GPIO_BASE
 + 0x124)

	)

182 
	#GPIO_LOCK
 
	`MMIO32
(
GPIO_BASE
 + 0x128)

	)

183 
	#GPIO_CTRL
 
	`MMIO32
(
GPIO_BASE
 + 0x12C)

	)

184 
	#GPIO_CMD
 
	`MMIO32
(
GPIO_BASE
 + 0x130)

	)

185 
	#GPIO_EM4WUEN
 
	`MMIO32
(
GPIO_BASE
 + 0x134)

	)

186 
	#GPIO_EM4WUPOL
 
	`MMIO32
(
GPIO_BASE
 + 0x138)

	)

187 
	#GPIO_EM4WUCAUSE
 
	`MMIO32
(
GPIO_BASE
 + 0x13C)

	)

190 
	#GPIO_EXTIPSEL_MASK
(
n
Ë(0x7 << (“Ë& 0xF))

	)

191 
	#GPIO_EXTIPSEL_PORTMASK
(
n
, 
v
Ë((vË<< (“Ë& 0xF))

	)

192 
	#GPIO_EXTIPSEL_PORTA
 0x0

	)

193 
	#GPIO_EXTIPSEL_PORTB
 0x1

	)

194 
	#GPIO_EXTIPSEL_PORTC
 0x2

	)

195 
	#GPIO_EXTIPSEL_PORTD
 0x3

	)

196 
	#GPIO_EXTIPSEL_PORTE
 0x4

	)

197 
	#GPIO_EXTIPSEL_PORTF
 0x5

	)

199 
	#GPIO_ROUTE_SWCLKPEN
 (1 << 0)

	)

200 
	#GPIO_ROUTE_SWDIOPEN
 (1 << 1)

	)

201 
	#GPIO_ROUTE_SWOPEN
 (1 << 3)

	)

203 
	#GPIO_ROUTE_SWLOCATION_SHIFT
 (8)

	)

204 
	#GPIO_ROUTE_SWLOCATION_MASK
 (0x3 << 
GPIO_ROUTE_SWLOCATION_SHIFT
)

	)

205 
	#GPIO_ROUTE_SWLOCATION
(
v
) \

206 (((
v
Ë<< 
GPIO_ROUTE_SWLOCATION_SHIFT
Ë& 
GPIO_ROUTE_SWLOCATION_MASK
)

	)

208 
	#GPIO_ROUTE_TCLKPEN
 (1 << 12)

	)

209 
	#GPIO_ROUTE_TD0PEN
 (1 << 13)

	)

210 
	#GPIO_ROUTE_TD1PEN
 (1 << 14)

	)

211 
	#GPIO_ROUTE_TD2PEN
 (1 << 15)

	)

212 
	#GPIO_ROUTE_TD3PEN
 (1 << 16)

	)

214 
	#GPIO_ROUTE_ETMLOCATION_SHIFT
 (24)

	)

215 
	#GPIO_ROUTE_ETMLOCATION_MASK
 (0x3 << 
GPIO_ROUTE_ETMLOCATION_SHIFT
)

	)

216 
	#GPIO_ROUTE_ETMLOCATION
(
v
) \

217 (((
v
Ë<< 
GPIO_ROUTE_ETMLOCATION_SHIFT
Ë& 
GPIO_ROUTE_ETMLOCATION_MASK
)

	)

218 
	#GPIO_ROUTE_ETMLOCATION_LOCx
(
x
Ë
	`GPIO_ROUTE_ETMLOCATION
(x)

	)

219 
	#GPIO_ROUTE_ETMLOCATION_LOC0
 0

	)

220 
	#GPIO_ROUTE_ETMLOCATION_LOC1
 1

	)

221 
	#GPIO_ROUTE_ETMLOCATION_LOC2
 2

	)

222 
	#GPIO_ROUTE_ETMLOCATION_LOC3
 3

	)

224 
	#GPIO_INSENSE_INT
 (1 << 0)

	)

225 
	#GPIO_INSENSE_PRS
 (1 << 1)

	)

227 
	#GPIO_LOCK_LOCKKEY_SHIFT
 (0)

	)

228 
	#GPIO_LOCK_LOCKKEY_MASK
 (0xFFFF << 
GPIO_LOCK_LOCKKEY_SHIFT
)

	)

229 
	#GPIO_LOCK_LOCKKEY_UNLOCKED
 (0x0000 << 
GPIO_LOCK_LOCKKEY_SHIFT
)

	)

230 
	#GPIO_LOCK_LOCKKEY_LOCKED
 (0x0001 << 
GPIO_LOCK_LOCKKEY_SHIFT
)

	)

231 
	#GPIO_LOCK_LOCKKEY_LOCK
 (0x0000 << 
GPIO_LOCK_LOCKKEY_SHIFT
)

	)

232 
	#GPIO_LOCK_LOCKKEY_UNLOCK
 (0xA534 << 
GPIO_LOCK_LOCKKEY_SHIFT
)

	)

234 
	#GPIO_CTRL_EM4RET
 (1 << 0)

	)

236 
	#GPIO_CMD_EM4WUCLR
 (1 << 0)

	)

238 
	#GPIO_EM4WUEN_EM4WUEN_A0
 (1 << 0)

	)

239 
	#GPIO_EM4WUEN_EM4WUEN_A6
 (1 << 1)

	)

240 
	#GPIO_EM4WUEN_EM4WUEN_C9
 (1 << 2)

	)

241 
	#GPIO_EM4WUEN_EM4WUEN_F1
 (1 << 3)

	)

242 
	#GPIO_EM4WUEN_EM4WUEN_F2
 (1 << 4)

	)

243 
	#GPIO_EM4WUEN_EM4WUEN_E13
 (1 << 5)

	)

245 
	#GPIO_EM4WUPOL_EM4WUPOL_A0
 (1 << 0)

	)

246 
	#GPIO_EM4WUPOL_EM4WUPOL_A6
 (1 << 1)

	)

247 
	#GPIO_EM4WUPOL_EM4WUPOL_C9
 (1 << 2)

	)

248 
	#GPIO_EM4WUPOL_EM4WUPOL_F1
 (1 << 3)

	)

249 
	#GPIO_EM4WUPOL_EM4WUPOL_F2
 (1 << 4)

	)

250 
	#GPIO_EM4WUPOL_EM4WUPOL_E13
 (1 << 5)

	)

252 
	#GPIO0
 (1 << 0)

	)

253 
	#GPIO1
 (1 << 1)

	)

254 
	#GPIO2
 (1 << 2)

	)

255 
	#GPIO3
 (1 << 3)

	)

256 
	#GPIO4
 (1 << 4)

	)

257 
	#GPIO5
 (1 << 5)

	)

258 
	#GPIO6
 (1 << 6)

	)

259 
	#GPIO7
 (1 << 7)

	)

260 
	#GPIO8
 (1 << 8)

	)

261 
	#GPIO9
 (1 << 9)

	)

262 
	#GPIO10
 (1 << 10)

	)

263 
	#GPIO11
 (1 << 11)

	)

264 
	#GPIO12
 (1 << 12)

	)

265 
	#GPIO13
 (1 << 13)

	)

266 
	#GPIO14
 (1 << 14)

	)

267 
	#GPIO15
 (1 << 15)

	)

268 
	#GPIO_ALL
 (0xFFFF)

	)

274 
	egpio_mode
 {

275 
	mGPIO_MODE_DISABLE
 = 0,

276 
	mGPIO_MODE_INPUT
,

277 
	mGPIO_MODE_INPUT_PULL
,

278 
	mGPIO_MODE_INPUT_PULL_FILTER
,

279 
	mGPIO_MODE_PUSH_PULL
,

280 
	mGPIO_MODE_PUSH_PULL_DRIVE
,

281 
	mGPIO_MODE_WIRED_OR
,

282 
	mGPIO_MODE_WIRED_OR_PULL_DOWN
,

283 
	mGPIO_MODE_WIRED_AND
,

284 
	mGPIO_MODE_WIRED_AND_FILTER
,

285 
	mGPIO_MODE_WIRED_AND_PULLUP
,

286 
	mGPIO_MODE_WIRED_AND_PULLUP_FILTER
,

287 
	mGPIO_MODE_WIRED_AND_DRIVE
,

288 
	mGPIO_MODE_WIRED_AND_DRIVE_FILTER
,

289 
	mGPIO_MODE_WIRED_AND_DRIVE_PULLUP
,

290 
	mGPIO_MODE_WIRED_AND_DRIVE_PULLUP_FILTER


294 
	egpio_drive_°ªngth
 {

295 
	mGPIO_STRENGTH_STANDARD
 = 0,

296 
	mGPIO_STRENGTH_LOWEST
,

297 
	mGPIO_STRENGTH_HIGH
,

298 
	mGPIO_STRENGTH_LOW


302 
	#GPIOA
 
GPIO_PA


	)

303 
	#GPIOB
 
GPIO_PB


	)

304 
	#GPIOC
 
GPIO_PC


	)

305 
	#GPIOD
 
GPIO_PD


	)

306 
	#GPIOE
 
GPIO_PE


	)

307 
	#GPIOF
 
GPIO_PF


	)

311 
BEGIN_DECLS


313 
gpio_íabÀ_lock
();

314 
gpio_dißbÀ_lock
();

315 
boﬁ
 
gpio_gë_lock_Êag
();

317 
gpio_£t_drive_°ªngth
(
uöt32_t
 
gpio_p‹t
,

318 
gpio_drive_°ªngth
 
drivî_°ígth
);

319 
gpio_mode_£tup
(
uöt32_t
 
gpio_p‹t
, 
gpio_mode
 
mode
, 
uöt16_t
 
gpios
);

321 
gpio_£t
(
uöt32_t
 
gpio_p‹t
, 
uöt16_t
 
gpios
);

322 
gpio_˛ór
(
uöt32_t
 
gpio_p‹t
, 
uöt16_t
 
gpios
);

323 
uöt16_t
 
gpio_gë
(
uöt32_t
 
gpio_p‹t
, uöt16_à
gpios
);

324 
gpio_toggÀ
(
uöt32_t
 
gpio_p‹t
, 
uöt16_t
 
gpios
);

325 
uöt16_t
 
gpio_p‹t_ªad
(
uöt32_t
 
gpio_p‹t
);

326 
gpio_p‹t_wrôe
(
uöt32_t
 
gpio_p‹t
, 
uöt16_t
 
d©a
);

328 
gpio_p‹t_c⁄fig_lock
(
uöt32_t
 
gpio_p‹t
, 
uöt16_t
 
gpios
);

330 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/efm32/common/gpio_common_hglg.h

22 #¥agm®
⁄˚


24 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

25 
	~<lib›ícm3/cm3/comm⁄.h
>

29 
	#GPIO_P
(
i
Ë(
GPIO_BASE
 + (0x24 * (i)))

	)

30 
	#GPIO_PA
 
	`GPIO_P
(0)

	)

31 
	#GPIO_PB
 
	`GPIO_P
(1)

	)

32 
	#GPIO_PC
 
	`GPIO_P
(2)

	)

33 
	#GPIO_PD
 
	`GPIO_P
(3)

	)

34 
	#GPIO_PE
 
	`GPIO_P
(4)

	)

35 
	#GPIO_PF
 
	`GPIO_P
(5)

	)

37 
	#GPIO_P_CTRL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00)

	)

38 
	#GPIO_PA_CTRL
 
	`GPIO_P_CTRL
(
GPIO_PA
)

	)

39 
	#GPIO_PB_CTRL
 
	`GPIO_P_CTRL
(
GPIO_PB
)

	)

40 
	#GPIO_PC_CTRL
 
	`GPIO_P_CTRL
(
GPIO_PC
)

	)

41 
	#GPIO_PD_CTRL
 
	`GPIO_P_CTRL
(
GPIO_PD
)

	)

42 
	#GPIO_PE_CTRL
 
	`GPIO_P_CTRL
(
GPIO_PE
)

	)

43 
	#GPIO_PF_CTRL
 
	`GPIO_P_CTRL
(
GPIO_PF
)

	)

45 
	#GPIO_P_CTRL_DRIVEMODE_SHIFT
 (0)

	)

46 
	#GPIO_P_CTRL_DRIVEMODE_MASK
 (0x03 << 
GPIO_P_CTRL_DRIVEMODE_SHIFT
)

	)

47 
	#GPIO_P_CTRL_DRIVEMODE
(
v
) \

48 (((
v
Ë<< 
GPIO_P_CTRL_DRIVEMODE_SHIFT
Ë& 
GPIO_P_CTRL_DRIVEMODE_MASK
)

	)

49 
	#GPIO_P_CTRL_DRIVEMODE_STANDARD
 
	`GPIO_P_CTRL_DRIVEMODE
(0)

	)

50 
	#GPIO_P_CTRL_DRIVEMODE_LOWEST
 
	`GPIO_P_CTRL_DRIVEMODE
(1)

	)

51 
	#GPIO_P_CTRL_DRIVEMODE_HIGH
 
	`GPIO_P_CTRL_DRIVEMODE
(2)

	)

52 
	#GPIO_P_CTRL_DRIVEMODE_LOW
 
	`GPIO_P_CTRL_DRIVEMODE
(3)

	)

56 
	#GPIO_P_MODE_MODEx_MASK
(
x
Ë(0x0F << (((xË& 0x7Ë* 4))

	)

58 
	#GPIO_P_MODE_MODEx
(
x
, 
mode
) \

59 (((
mode
Ë<< (((
x
Ë& 0x7Ë* 4)Ë& 
	`GPIO_P_MODE_MODEx_MASK
(x))

	)

61 
	#GPIO_P_MODEL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x04)

	)

62 
	#GPIO_PA_MODEL
 
	`GPIO_P_MODEL
(
GPIO_PA
)

	)

63 
	#GPIO_PB_MODEL
 
	`GPIO_P_MODEL
(
GPIO_PB
)

	)

64 
	#GPIO_PC_MODEL
 
	`GPIO_P_MODEL
(
GPIO_PC
)

	)

65 
	#GPIO_PD_MODEL
 
	`GPIO_P_MODEL
(
GPIO_PD
)

	)

66 
	#GPIO_PE_MODEL
 
	`GPIO_P_MODEL
(
GPIO_PE
)

	)

68 
	#GPIO_P_MODEL_MODEx_MASK
(
x
Ë
	`GPIO_P_MODE_MODEx_MASK
(x)

	)

69 
	#GPIO_P_MODEL_MODEx
(
x
, 
mode
Ë
	`GPIO_P_MODE_MODEx
(x, mode)

	)

71 
	#GPIO_P_MODEL_MODE0_MASK
 
	`GPIO_P_MODEL_MODEx_MASK
(0)

	)

72 
	#GPIO_P_MODEL_MODE0
(
mode
Ë
	`GPIO_P_MODEL_MODEx
(0, mode)

	)

74 
	#GPIO_P_MODEL_MODE1_MASK
 
	`GPIO_P_MODEL_MODEx_MASK
(1)

	)

75 
	#GPIO_P_MODEL_MODE1
(
mode
Ë
	`GPIO_P_MODEL_MODEx
(1, mode)

	)

77 
	#GPIO_P_MODEL_MODE2_MASK
 
	`GPIO_P_MODEL_MODEx_MASK
(2)

	)

78 
	#GPIO_P_MODEL_MODE2
(
mode
Ë
	`GPIO_P_MODEL_MODEx
(2, mode)

	)

80 
	#GPIO_P_MODEL_MODE3_MASK
 
	`GPIO_P_MODEL_MODEx_MASK
(3)

	)

81 
	#GPIO_P_MODEL_MODE3
(
mode
Ë
	`GPIO_P_MODEL_MODEx
(3, mode)

	)

83 
	#GPIO_P_MODEL_MODE4_MASK
 
	`GPIO_P_MODEL_MODEx_MASK
(4)

	)

84 
	#GPIO_P_MODEL_MODE4
(
mode
Ë
	`GPIO_P_MODEL_MODEx
(4, mode)

	)

86 
	#GPIO_P_MODEL_MODE5_MASK
 
	`GPIO_P_MODEL_MODEx_MASK
(5)

	)

87 
	#GPIO_P_MODEL_MODE5
(
mode
Ë
	`GPIO_P_MODEL_MODEx
(5, mode)

	)

89 
	#GPIO_P_MODEL_MODE6_MASK
 
	`GPIO_P_MODEL_MODEx_MASK
(6)

	)

90 
	#GPIO_P_MODEL_MODE6
(
mode
Ë
	`GPIO_P_MODEL_MODEx
(6, mode)

	)

92 
	#GPIO_P_MODEL_MODE7_MASK
 
	`GPIO_P_MODEL_MODEx_MASK
(7)

	)

93 
	#GPIO_P_MODEL_MODE7
(
mode
Ë
	`GPIO_P_MODEL_MODEx
(7, mode)

	)

95 
	#GPIO_P_MODEH
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x08)

	)

96 
	#GPIO_PA_MODEH
 
	`GPIO_P_MODEH
(
GPIO_PA
)

	)

97 
	#GPIO_PB_MODEH
 
	`GPIO_P_MODEH
(
GPIO_PB
)

	)

98 
	#GPIO_PC_MODEH
 
	`GPIO_P_MODEH
(
GPIO_PC
)

	)

99 
	#GPIO_PD_MODEH
 
	`GPIO_P_MODEH
(
GPIO_PD
)

	)

100 
	#GPIO_PE_MODEH
 
	`GPIO_P_MODEH
(
GPIO_PE
)

	)

103 
	#GPIO_P_MODEH_MODEx_MASK
(
x
Ë
	`GPIO_P_MODE_MODEx_MASK
((xË- 8)

	)

104 
	#GPIO_P_MODEH_MODEx
(
x
, 
mode
Ë
	`GPIO_P_MODE_MODEx
((xË- 8, mode)

	)

106 
	#GPIO_P_MODEH_MODE8_MASK
 
	`GPIO_P_MODEH_MODEx_MASK
(8)

	)

107 
	#GPIO_P_MODEH_MODE8
(
mode
Ë
	`GPIO_P_MODEH_MODEx
(8, mode)

	)

109 
	#GPIO_P_MODEH_MODE9_MASK
 
	`GPIO_P_MODEH_MODEx_MASK
(9)

	)

110 
	#GPIO_P_MODEH_MODE9
(
mode
Ë
	`GPIO_P_MODEH_MODEx
(9, mode)

	)

112 
	#GPIO_P_MODEH_MODE10_MASK
 
	`GPIO_P_MODEH_MODEx_MASK
(10)

	)

113 
	#GPIO_P_MODEH_MODE10
(
mode
Ë
	`GPIO_P_MODEH_MODEx
(10, mode)

	)

115 
	#GPIO_P_MODEH_MODE11_MASK
 
	`GPIO_P_MODEH_MODEx_MASK
(11)

	)

116 
	#GPIO_P_MODEH_MODE11
(
mode
Ë
	`GPIO_P_MODEH_MODEx
(11, mode)

	)

118 
	#GPIO_P_MODEH_MODE12_MASK
 
	`GPIO_P_MODEH_MODEx_MASK
(12)

	)

119 
	#GPIO_P_MODEH_MODE12
(
mode
Ë
	`GPIO_P_MODEH_MODEx
(12, mode)

	)

121 
	#GPIO_P_MODEH_MODE13_MASK
 
	`GPIO_P_MODEH_MODEx_MASK
(13)

	)

122 
	#GPIO_P_MODEH_MODE13
(
mode
Ë
	`GPIO_P_MODEH_MODEx
(13, mode)

	)

124 
	#GPIO_P_MODEH_MODE14_MASK
 
	`GPIO_P_MODEH_MODEx_MASK
(14)

	)

125 
	#GPIO_P_MODEH_MODE14
(
mode
Ë
	`GPIO_P_MODEH_MODEx
(14, mode)

	)

127 
	#GPIO_P_MODEH_MODE15_MASK
 
	`GPIO_P_MODEH_MODEx_MASK
(15)

	)

128 
	#GPIO_P_MODEH_MODE15
(
mode
Ë
	`GPIO_P_MODEH_MODEx
(15, mode)

	)

130 
	#GPIO_P_DOUT
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0C)

	)

131 
	#GPIO_PA_DOUT
 
	`GPIO_P_DOUT
(
GPIO_PA
)

	)

132 
	#GPIO_PB_DOUT
 
	`GPIO_P_DOUT
(
GPIO_PB
)

	)

133 
	#GPIO_PC_DOUT
 
	`GPIO_P_DOUT
(
GPIO_PC
)

	)

134 
	#GPIO_PD_DOUT
 
	`GPIO_P_DOUT
(
GPIO_PD
)

	)

135 
	#GPIO_PE_DOUT
 
	`GPIO_P_DOUT
(
GPIO_PE
)

	)

137 
	#GPIO_P_DOUTSET
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x10)

	)

138 
	#GPIO_PA_DOUTSET
 
	`GPIO_P_DOUTSET
(
GPIO_PA
)

	)

139 
	#GPIO_PB_DOUTSET
 
	`GPIO_P_DOUTSET
(
GPIO_PB
)

	)

140 
	#GPIO_PC_DOUTSET
 
	`GPIO_P_DOUTSET
(
GPIO_PC
)

	)

141 
	#GPIO_PD_DOUTSET
 
	`GPIO_P_DOUTSET
(
GPIO_PD
)

	)

142 
	#GPIO_PE_DOUTSET
 
	`GPIO_P_DOUTSET
(
GPIO_PE
)

	)

144 
	#GPIO_P_DOUTCLR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x14)

	)

145 
	#GPIO_PA_DOUTCLR
 
	`GPIO_P_DOUTCLR
(
GPIO_PA
)

	)

146 
	#GPIO_PB_DOUTCLR
 
	`GPIO_P_DOUTCLR
(
GPIO_PB
)

	)

147 
	#GPIO_PC_DOUTCLR
 
	`GPIO_P_DOUTCLR
(
GPIO_PC
)

	)

148 
	#GPIO_PD_DOUTCLR
 
	`GPIO_P_DOUTCLR
(
GPIO_PD
)

	)

149 
	#GPIO_PE_DOUTCLR
 
	`GPIO_P_DOUTCLR
(
GPIO_PE
)

	)

151 
	#GPIO_P_DOUTTGL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x18)

	)

152 
	#GPIO_PA_DOUTTGL
 
	`GPIO_P_DOUTTGL
(
GPIO_PA
)

	)

153 
	#GPIO_PB_DOUTTGL
 
	`GPIO_P_DOUTTGL
(
GPIO_PB
)

	)

154 
	#GPIO_PC_DOUTTGL
 
	`GPIO_P_DOUTTGL
(
GPIO_PC
)

	)

155 
	#GPIO_PD_DOUTTGL
 
	`GPIO_P_DOUTTGL
(
GPIO_PD
)

	)

156 
	#GPIO_PE_DOUTTGL
 
	`GPIO_P_DOUTTGL
(
GPIO_PE
)

	)

158 
	#GPIO_P_DIN
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x1C)

	)

159 
	#GPIO_PA_DIN
 
	`GPIO_P_DIN
(
GPIO_PA
)

	)

160 
	#GPIO_PB_DIN
 
	`GPIO_P_DIN
(
GPIO_PB
)

	)

161 
	#GPIO_PC_DIN
 
	`GPIO_P_DIN
(
GPIO_PC
)

	)

162 
	#GPIO_PD_DIN
 
	`GPIO_P_DIN
(
GPIO_PD
)

	)

163 
	#GPIO_PE_DIN
 
	`GPIO_P_DIN
(
GPIO_PE
)

	)

165 
	#GPIO_P_PINLOCKN
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x20)

	)

166 
	#GPIO_PA_PINLOCKN
 
	`GPIO_P_PINLOCKN
(
GPIO_PA
)

	)

167 
	#GPIO_PB_PINLOCKN
 
	`GPIO_P_PINLOCKN
(
GPIO_PB
)

	)

168 
	#GPIO_PC_PINLOCKN
 
	`GPIO_P_PINLOCKN
(
GPIO_PC
)

	)

169 
	#GPIO_PD_PINLOCKN
 
	`GPIO_P_PINLOCKN
(
GPIO_PD
)

	)

170 
	#GPIO_PE_PINLOCKN
 
	`GPIO_P_PINLOCKN
(
GPIO_PE
)

	)

172 
	#GPIO_EXTIPSELL
 
	`MMIO32
(
GPIO_BASE
 + 0x100)

	)

173 
	#GPIO_EXTIPSELH
 
	`MMIO32
(
GPIO_BASE
 + 0x104)

	)

174 
	#GPIO_EXTIRISE
 
	`MMIO32
(
GPIO_BASE
 + 0x108)

	)

175 
	#GPIO_EXTIFALL
 
	`MMIO32
(
GPIO_BASE
 + 0x10C)

	)

176 
	#GPIO_IEN
 
	`MMIO32
(
GPIO_BASE
 + 0x110)

	)

177 
	#GPIO_IF
 
	`MMIO32
(
GPIO_BASE
 + 0x114)

	)

178 
	#GPIO_IFS
 
	`MMIO32
(
GPIO_BASE
 + 0x118)

	)

179 
	#GPIO_IFC
 
	`MMIO32
(
GPIO_BASE
 + 0x11C)

	)

180 
	#GPIO_ROUTE
 
	`MMIO32
(
GPIO_BASE
 + 0x120)

	)

181 
	#GPIO_INSENSE
 
	`MMIO32
(
GPIO_BASE
 + 0x124)

	)

182 
	#GPIO_LOCK
 
	`MMIO32
(
GPIO_BASE
 + 0x128)

	)

183 
	#GPIO_CTRL
 
	`MMIO32
(
GPIO_BASE
 + 0x12C)

	)

184 
	#GPIO_CMD
 
	`MMIO32
(
GPIO_BASE
 + 0x130)

	)

185 
	#GPIO_EM4WUEN
 
	`MMIO32
(
GPIO_BASE
 + 0x134)

	)

186 
	#GPIO_EM4WUPOL
 
	`MMIO32
(
GPIO_BASE
 + 0x138)

	)

187 
	#GPIO_EM4WUCAUSE
 
	`MMIO32
(
GPIO_BASE
 + 0x13C)

	)

190 
	#GPIO_EXTIPSEL_MASK
(
n
Ë(0x7 << (“Ë& 0xF))

	)

191 
	#GPIO_EXTIPSEL_PORTMASK
(
n
, 
v
Ë((vË<< (“Ë& 0xF))

	)

192 
	#GPIO_EXTIPSEL_PORTA
 0x0

	)

193 
	#GPIO_EXTIPSEL_PORTB
 0x1

	)

194 
	#GPIO_EXTIPSEL_PORTC
 0x2

	)

195 
	#GPIO_EXTIPSEL_PORTD
 0x3

	)

196 
	#GPIO_EXTIPSEL_PORTE
 0x4

	)

197 
	#GPIO_EXTIPSEL_PORTF
 0x5

	)

199 
	#GPIO_ROUTE_SWCLKPEN
 (1 << 0)

	)

200 
	#GPIO_ROUTE_SWDIOPEN
 (1 << 1)

	)

201 
	#GPIO_ROUTE_SWOPEN
 (1 << 3)

	)

203 
	#GPIO_ROUTE_SWLOCATION_SHIFT
 (8)

	)

204 
	#GPIO_ROUTE_SWLOCATION_MASK
 (0x3 << 
GPIO_ROUTE_SWLOCATION_SHIFT
)

	)

205 
	#GPIO_ROUTE_SWLOCATION
(
v
) \

206 (((
v
Ë<< 
GPIO_ROUTE_SWLOCATION_SHIFT
Ë& 
GPIO_ROUTE_SWLOCATION_MASK
)

	)

208 
	#GPIO_ROUTE_TCLKPEN
 (1 << 12)

	)

209 
	#GPIO_ROUTE_TD0PEN
 (1 << 13)

	)

210 
	#GPIO_ROUTE_TD1PEN
 (1 << 14)

	)

211 
	#GPIO_ROUTE_TD2PEN
 (1 << 15)

	)

212 
	#GPIO_ROUTE_TD3PEN
 (1 << 16)

	)

214 
	#GPIO_ROUTE_ETMLOCATION_SHIFT
 (24)

	)

215 
	#GPIO_ROUTE_ETMLOCATION_MASK
 (0x3 << 
GPIO_ROUTE_ETMLOCATION_SHIFT
)

	)

216 
	#GPIO_ROUTE_ETMLOCATION
(
v
) \

217 (((
v
Ë<< 
GPIO_ROUTE_ETMLOCATION_SHIFT
Ë& 
GPIO_ROUTE_ETMLOCATION_MASK
)

	)

218 
	#GPIO_ROUTE_ETMLOCATION_LOCx
(
x
Ë
	`GPIO_ROUTE_ETMLOCATION
(x)

	)

219 
	#GPIO_ROUTE_ETMLOCATION_LOC0
 
	`GPIO_ROUTE_ETMLOCATION_LOCx
(0)

	)

220 
	#GPIO_ROUTE_ETMLOCATION_LOC1
 
	`GPIO_ROUTE_ETMLOCATION_LOCx
(1)

	)

221 
	#GPIO_ROUTE_ETMLOCATION_LOC2
 
	`GPIO_ROUTE_ETMLOCATION_LOCx
(2)

	)

222 
	#GPIO_ROUTE_ETMLOCATION_LOC3
 
	`GPIO_ROUTE_ETMLOCATION_LOCx
(3)

	)

224 
	#GPIO_INSENSE_INT
 (1 << 0)

	)

225 
	#GPIO_INSENSE_PRS
 (1 << 1)

	)

227 
	#GPIO_LOCK_LOCKKEY_SHIFT
 (0)

	)

228 
	#GPIO_LOCK_LOCKKEY_MASK
 (0xFFFF << 
GPIO_LOCK_LOCKKEY_SHIFT
)

	)

229 
	#GPIO_LOCK_LOCKKEY_UNLOCKED
 (0x0000 << 
GPIO_LOCK_LOCKKEY_SHIFT
)

	)

230 
	#GPIO_LOCK_LOCKKEY_LOCKED
 (0x0001 << 
GPIO_LOCK_LOCKKEY_SHIFT
)

	)

231 
	#GPIO_LOCK_LOCKKEY_LOCK
 (0x0000 << 
GPIO_LOCK_LOCKKEY_SHIFT
)

	)

232 
	#GPIO_LOCK_LOCKKEY_UNLOCK
 (0xA534 << 
GPIO_LOCK_LOCKKEY_SHIFT
)

	)

234 
	#GPIO_CTRL_EM4RET
 (1 << 0)

	)

236 
	#GPIO_CMD_EM4WUCLR
 (1 << 0)

	)

238 
	#GPIO_EM4WUEN_EM4WUEN_A0
 (1 << 0)

	)

239 
	#GPIO_EM4WUEN_EM4WUEN_A6
 (1 << 1)

	)

240 
	#GPIO_EM4WUEN_EM4WUEN_C9
 (1 << 2)

	)

241 
	#GPIO_EM4WUEN_EM4WUEN_F1
 (1 << 3)

	)

242 
	#GPIO_EM4WUEN_EM4WUEN_F2
 (1 << 4)

	)

243 
	#GPIO_EM4WUEN_EM4WUEN_E13
 (1 << 5)

	)

245 
	#GPIO_EM4WUPOL_EM4WUPOL_A0
 (1 << 0)

	)

246 
	#GPIO_EM4WUPOL_EM4WUPOL_A6
 (1 << 1)

	)

247 
	#GPIO_EM4WUPOL_EM4WUPOL_C9
 (1 << 2)

	)

248 
	#GPIO_EM4WUPOL_EM4WUPOL_F1
 (1 << 3)

	)

249 
	#GPIO_EM4WUPOL_EM4WUPOL_F2
 (1 << 4)

	)

250 
	#GPIO_EM4WUPOL_EM4WUPOL_E13
 (1 << 5)

	)

252 
	#GPIO0
 (1 << 0)

	)

253 
	#GPIO1
 (1 << 1)

	)

254 
	#GPIO2
 (1 << 2)

	)

255 
	#GPIO3
 (1 << 3)

	)

256 
	#GPIO4
 (1 << 4)

	)

257 
	#GPIO5
 (1 << 5)

	)

258 
	#GPIO6
 (1 << 6)

	)

259 
	#GPIO7
 (1 << 7)

	)

260 
	#GPIO8
 (1 << 8)

	)

261 
	#GPIO9
 (1 << 9)

	)

262 
	#GPIO10
 (1 << 10)

	)

263 
	#GPIO11
 (1 << 11)

	)

264 
	#GPIO12
 (1 << 12)

	)

265 
	#GPIO13
 (1 << 13)

	)

266 
	#GPIO14
 (1 << 14)

	)

267 
	#GPIO15
 (1 << 15)

	)

268 
	#GPIO_ALL
 (0xFFFF)

	)

274 
	egpio_mode
 {

275 
	mGPIO_MODE_DISABLE
 = 0,

276 
	mGPIO_MODE_INPUT
,

277 
	mGPIO_MODE_INPUT_PULL
,

278 
	mGPIO_MODE_INPUT_PULL_FILTER
,

279 
	mGPIO_MODE_PUSH_PULL
,

280 
	mGPIO_MODE_PUSH_PULL_DRIVE
,

281 
	mGPIO_MODE_WIRED_OR
,

282 
	mGPIO_MODE_WIRED_OR_PULL_DOWN
,

283 
	mGPIO_MODE_WIRED_AND
,

284 
	mGPIO_MODE_WIRED_AND_FILTER
,

285 
	mGPIO_MODE_WIRED_AND_PULLUP
,

286 
	mGPIO_MODE_WIRED_AND_PULLUP_FILTER
,

287 
	mGPIO_MODE_WIRED_AND_DRIVE
,

288 
	mGPIO_MODE_WIRED_AND_DRIVE_FILTER
,

289 
	mGPIO_MODE_WIRED_AND_DRIVE_PULLUP
,

290 
	mGPIO_MODE_WIRED_AND_DRIVE_PULLUP_FILTER


294 
	egpio_drive_°ªngth
 {

295 
	mGPIO_STRENGTH_STANDARD
 = 0,

296 
	mGPIO_STRENGTH_LOWEST
,

297 
	mGPIO_STRENGTH_HIGH
,

298 
	mGPIO_STRENGTH_LOW


302 
	#GPIOA
 
GPIO_PA


	)

303 
	#GPIOB
 
GPIO_PB


	)

304 
	#GPIOC
 
GPIO_PC


	)

305 
	#GPIOD
 
GPIO_PD


	)

306 
	#GPIOE
 
GPIO_PE


	)

307 
	#GPIOF
 
GPIO_PF


	)

311 
BEGIN_DECLS


313 
gpio_íabÀ_lock
();

314 
gpio_dißbÀ_lock
();

315 
boﬁ
 
gpio_gë_lock_Êag
();

317 
gpio_£t_drive_°ªngth
(
uöt32_t
 
gpio_p‹t
,

318 
gpio_drive_°ªngth
 
drivî_°ígth
);

319 
gpio_mode_£tup
(
uöt32_t
 
gpio_p‹t
, 
gpio_mode
 
mode
, 
uöt16_t
 
gpios
);

321 
gpio_£t
(
uöt32_t
 
gpio_p‹t
, 
uöt16_t
 
gpios
);

322 
gpio_˛ór
(
uöt32_t
 
gpio_p‹t
, 
uöt16_t
 
gpios
);

323 
uöt16_t
 
gpio_gë
(
uöt32_t
 
gpio_p‹t
, uöt16_à
gpios
);

324 
gpio_toggÀ
(
uöt32_t
 
gpio_p‹t
, 
uöt16_t
 
gpios
);

325 
uöt16_t
 
gpio_p‹t_ªad
(
uöt32_t
 
gpio_p‹t
);

326 
gpio_p‹t_wrôe
(
uöt32_t
 
gpio_p‹t
, 
uöt16_t
 
d©a
);

328 
gpio_p‹t_c⁄fig_lock
(
uöt32_t
 
gpio_p‹t
, 
uöt16_t
 
gpios
);

330 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/efm32/common/i2c_common.h

22 #¥agm®
⁄˚


24 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

25 
	~<lib›ícm3/cm3/comm⁄.h
>

29 
	#I2C_CTRL
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x000)

	)

30 
	#I2C_CMD
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x004)

	)

31 
	#I2C_STATE
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x008)

	)

32 
	#I2C_STATUS
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x00C)

	)

33 
	#I2C_CLKDIV
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x010)

	)

34 
	#I2C_SADDR
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x014)

	)

35 
	#I2C_SADDRMASK
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x018)

	)

36 
	#I2C_RXDATA
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x01C)

	)

37 
	#I2C_RXDATAP
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x020)

	)

38 
	#I2C_TXDATA
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x024)

	)

39 
	#I2C_IF
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x028)

	)

40 
	#I2C_IFS
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x02C)

	)

41 
	#I2C_IFC
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x030)

	)

42 
	#I2C_IEN
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x034)

	)

43 
	#I2C_ROUTE
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x038)

	)

46 
	#I2C_CTRL_CLTO_SHIFT
 (16)

	)

47 
	#I2C_CTRL_CLTO_MASK
 (0x7 << 
I2C_CTRL_CLTO_SHIFT
)

	)

48 
	#I2C_CTRL_CLTO
(
v
) \

49 (((
v
Ë<< 
I2C_CTRL_CLTO_SHIFT
Ë& 
I2C_CTRL_CLTO_MASK
)

	)

50 
	#I2C_CTRL_CLTO_OFF
 0

	)

51 
	#I2C_CTRL_CLTO_40PCC
 1

	)

52 
	#I2C_CTRL_CLTO_80PCC
 2

	)

53 
	#I2C_CTRL_CLTO_160PCC
 3

	)

54 
	#I2C_CTRL_CLTO_320PPC
 4

	)

55 
	#I2C_CTRL_CLTO_1024PPC
 5

	)

57 
	#I2C_CTRL_GIBITO
 (1 << 15)

	)

59 
	#I2C_CTRL_BTO_SHIFT
 (12)

	)

60 
	#I2C_CTRL_BTO_MASK
 (0x3 << 
I2C_CTRL_BTO_SHIFT
)

	)

61 
	#I2C_CTRL_BTO
(
v
) \

62 (((
v
Ë<< 
I2C_CTRL_BTO_SHIFT
Ë& 
I2C_CTRL_BTO_MASK
)

	)

63 
	#I2C_CTRL_BTO_OFF
 0

	)

64 
	#I2C_CTRL_BTO_40PCC
 1

	)

65 
	#I2C_CTRL_BTO_80PCC
 2

	)

66 
	#I2C_CTRL_BTO_160PCC
 3

	)

68 
	#I2C_CTRL_CLHR_SHIFT
 (12)

	)

69 
	#I2C_CTRL_CLHR_MASK
 (0x3 << 
I2C_CTRL_CLHR_SHIFT
)

	)

70 
	#I2C_CTRL_CLHR
(
v
) \

71 (((
v
Ë<< 
I2C_CTRL_CLHR_SHIFT
Ë& 
I2C_CTRL_CLHR_MASK
)

	)

72 
	#I2C_CTRL_CLHR_STANDARD
 0

	)

73 
	#I2C_CTRL_CLHR_ASYMMETRIC
 1

	)

74 
	#I2C_CTRL_CLHR_FAST
 2

	)

76 
	#I2C_CTRL_GCAMEN
 (1 << 6)

	)

77 
	#I2C_CTRL_ARBDIS
 (1 << 5)

	)

78 
	#I2C_CTRL_AUTOSN
 (1 << 4)

	)

79 
	#I2C_CTRL_AUTOSE
 (1 << 3)

	)

80 
	#I2C_CTRL_AUTOACK
 (1 << 2)

	)

81 
	#I2C_CTRL_SLAVE
 (1 << 1)

	)

82 
	#I2C_CTRL_EN
 (1 << 0)

	)

85 
	#I2C_CMD_CLEARPC
 (1 << 7)

	)

86 
	#I2C_CMD_CLEARTX
 (1 << 6)

	)

87 
	#I2C_CMD_ABORT
 (1 << 5)

	)

88 
	#I2C_CMD_CONT
 (1 << 4)

	)

89 
	#I2C_CMD_NACK
 (1 << 3)

	)

90 
	#I2C_CMD_ACK
 (1 << 2)

	)

91 
	#I2C_CMD_STOP
 (1 << 1)

	)

92 
	#I2C_CMD_START
 (1 << 0)

	)

95 
	#I2C_STATE_STATE_SHIFT
 (5)

	)

96 
	#I2C_STATE_STATE_MASK
 (0x7 << 
I2C_STATE_STATE_SHIFT
)

	)

97 
	#I2C_STATE_STATE
(
v
) \

98 (((
v
Ë<< 
I2C_STATE_STATE_SHIFT
Ë& 
I2C_STATE_STATE_MASK
)

	)

99 
	#I2C_STATE_STATE_IDLE
 0

	)

100 
	#I2C_STATE_STATE_WAIT
 1

	)

101 
	#I2C_STATE_STATE_START
 2

	)

102 
	#I2C_STATE_STATE_ADDR
 3

	)

103 
	#I2C_STATE_STATE_ADDRACK
 4

	)

104 
	#I2C_STATE_STATE_DATA
 5

	)

105 
	#I2C_STATE_STATE_DATAACK
 6

	)

107 
	#I2C_STATE_BUSHOLD
 (1 << 4)

	)

108 
	#I2C_STATE_NACKED
 (1 << 3)

	)

109 
	#I2C_STATE_TRANSMITTER
 (1 << 2)

	)

110 
	#I2C_STATE_MASTER
 (1 << 1)

	)

111 
	#I2C_STATE_BUSY
 (1 << 0)

	)

114 
	#I2C_STATUS_RXDATAV
 (1 << 8)

	)

115 
	#I2C_STATUS_TXBL
 (1 << 7)

	)

116 
	#I2C_STATUS_TXC
 (1 << 6)

	)

117 
	#I2C_STATUS_PABORT
 (1 << 5)

	)

118 
	#I2C_STATUS_PCONT
 (1 << 4)

	)

119 
	#I2C_STATUS_PNACK
 (1 << 3)

	)

120 
	#I2C_STATUS_PACK
 (1 << 2)

	)

121 
	#I2C_STATUS_PSTOP
 (1 << 1)

	)

122 
	#I2C_STATUS_PSTART
 (1 << 0)

	)

125 
	#I2C_CLKDIV_DIV_SHIFT
 (0)

	)

126 
	#I2C_CLKDIV_DIV_MASK
 (0xFF << 
I2C_CLKDIV_DIV_SHIFT
)

	)

127 
	#I2C_CLKDIV_DIV
(
v
) \

128 (((
v
Ë<< 
I2C_CLKDIV_DIV_SHIFT
Ë& 
I2C_CLKDIV_DIV_MASK
)

	)

131 
	#I2C_SADDR_ADDR_SHIFT
 (0)

	)

132 
	#I2C_SADDR_ADDR_MASK
 (0xFF << 
I2C_SADDR_ADDR_SHIFT
)

	)

133 
	#I2C_SADDR_ADDR
(
v
) \

134 (((
v
Ë<< 
I2C_SADDR_ADDR_SHIFT
Ë& 
I2C_SADDR_ADDR_MASK
)

	)

137 
	#I2C_SADDRMASK_MASK_SHIFT
 (0)

	)

138 
	#I2C_SADDRMASK_MASK_MASK
 (0xFF << 
I2C_SADDRMASK_MASK_SHIFT
)

	)

139 
	#I2C_SADDRMASK_MASK
(
v
) \

140 (((
v
Ë<< 
I2C_SADDRMASK_MASK_SHIFT
Ë& 
I2C_SADDRMASK_MASK_MASK
)

	)

143 
	#I2C_IF_SSTOP
 (1 << 16)

	)

144 
	#I2C_IF_CLTO
 (1 << 15)

	)

145 
	#I2C_IF_BITO
 (1 << 14)

	)

146 
	#I2C_IF_RXUF
 (1 << 13)

	)

147 
	#I2C_IF_TXOF
 (1 << 12)

	)

148 
	#I2C_IF_BUSHOLD
 (1 << 11)

	)

149 
	#I2C_IF_BUSERR
 (1 << 10)

	)

150 
	#I2C_IF_ARBLOST
 (1 << 9)

	)

151 
	#I2C_IF_MSTOP
 (1 << 8)

	)

152 
	#I2C_IF_NACK
 (1 << 7)

	)

153 
	#I2C_IF_ACK
 (1 << 6)

	)

154 
	#I2C_IF_RXDATAV
 (1 << 5)

	)

155 
	#I2C_IF_TXBL
 (1 << 4)

	)

156 
	#I2C_IF_TXC
 (1 << 3)

	)

157 
	#I2C_IF_ADDR
 (1 << 2)

	)

158 
	#I2C_IF_RSTART
 (1 << 1)

	)

159 
	#I2C_IF_START
 (1 << 0)

	)

162 
	#I2C_IFS_SSTOP
 (1 << 16)

	)

163 
	#I2C_IFS_CLTO
 (1 << 15)

	)

164 
	#I2C_IFS_BITO
 (1 << 14)

	)

165 
	#I2C_IFS_RXUF
 (1 << 13)

	)

166 
	#I2C_IFS_TXOF
 (1 << 12)

	)

167 
	#I2C_IFS_BUSHOLD
 (1 << 11)

	)

168 
	#I2C_IFS_BUSERR
 (1 << 10)

	)

169 
	#I2C_IFS_ARBLOST
 (1 << 9)

	)

170 
	#I2C_IFS_MSTOP
 (1 << 8)

	)

171 
	#I2C_IFS_NACK
 (1 << 7)

	)

172 
	#I2C_IFS_ACK
 (1 << 6)

	)

173 
	#I2C_IFS_RXDATAV
 (1 << 5)

	)

174 
	#I2C_IFS_TXBL
 (1 << 4)

	)

175 
	#I2C_IFS_TXC
 (1 << 3)

	)

176 
	#I2C_IFS_ADDR
 (1 << 2)

	)

177 
	#I2C_IFS_RSTART
 (1 << 1)

	)

178 
	#I2C_IFS_START
 (1 << 0)

	)

181 
	#I2C_IFC_SSTOP
 (1 << 16)

	)

182 
	#I2C_IFC_CLTO
 (1 << 15)

	)

183 
	#I2C_IFC_BITO
 (1 << 14)

	)

184 
	#I2C_IFC_RXUF
 (1 << 13)

	)

185 
	#I2C_IFC_TXOF
 (1 << 12)

	)

186 
	#I2C_IFC_BUSHOLD
 (1 << 11)

	)

187 
	#I2C_IFC_BUSERR
 (1 << 10)

	)

188 
	#I2C_IFC_ARBLOST
 (1 << 9)

	)

189 
	#I2C_IFC_MSTOP
 (1 << 8)

	)

190 
	#I2C_IFC_NACK
 (1 << 7)

	)

191 
	#I2C_IFC_ACK
 (1 << 6)

	)

192 
	#I2C_IFC_RXDATAV
 (1 << 5)

	)

193 
	#I2C_IFC_TXBL
 (1 << 4)

	)

194 
	#I2C_IFC_TXC
 (1 << 3)

	)

195 
	#I2C_IFC_ADDR
 (1 << 2)

	)

196 
	#I2C_IFC_RSTART
 (1 << 1)

	)

197 
	#I2C_IFC_START
 (1 << 0)

	)

200 
	#I2C_IEN_SSTOP
 (1 << 16)

	)

201 
	#I2C_IEN_CLTO
 (1 << 15)

	)

202 
	#I2C_IEN_BITO
 (1 << 14)

	)

203 
	#I2C_IEN_RXUF
 (1 << 13)

	)

204 
	#I2C_IEN_TXOF
 (1 << 12)

	)

205 
	#I2C_IEN_BUSHOLD
 (1 << 11)

	)

206 
	#I2C_IEN_BUSERR
 (1 << 10)

	)

207 
	#I2C_IEN_ARBLOST
 (1 << 9)

	)

208 
	#I2C_IEN_MSTOP
 (1 << 8)

	)

209 
	#I2C_IEN_NACK
 (1 << 7)

	)

210 
	#I2C_IEN_ACK
 (1 << 6)

	)

211 
	#I2C_IEN_RXDATAV
 (1 << 5)

	)

212 
	#I2C_IEN_TXBL
 (1 << 4)

	)

213 
	#I2C_IEN_TXC
 (1 << 3)

	)

214 
	#I2C_IEN_ADDR
 (1 << 2)

	)

215 
	#I2C_IEN_RSTART
 (1 << 1)

	)

216 
	#I2C_IEN_START
 (1 << 0)

	)

219 
	#I2C_ROUTE_LOCATION_SHIFT
 (8)

	)

220 
	#I2C_ROUTE_LOCATION_MASK
 (0x7 << 
I2C_ROUTE_LOCATION_SHIFT
)

	)

221 
	#I2C_ROUTE_LOCATION
(
v
) \

222 (((
v
Ë<< 
I2C_ROUTE_LOCATION_SHIFT
Ë& 
I2C_ROUTE_LOCATION_MASK
)

	)

223 
	#I2C_ROUTE_LOCATION_LOCx
(
x
Ë
	`I2C_ROUTE_LOCATION
(x)

	)

224 
	#I2C_ROUTE_LOCATION_LOC0
 0

	)

225 
	#I2C_ROUTE_LOCATION_LOC1
 1

	)

226 
	#I2C_ROUTE_LOCATION_LOC2
 2

	)

227 
	#I2C_ROUTE_LOCATION_LOC3
 3

	)

228 
	#I2C_ROUTE_LOCATION_LOC4
 4

	)

229 
	#I2C_ROUTE_LOCATION_LOC5
 5

	)

230 
	#I2C_ROUTE_LOCATION_LOC6
 6

	)

232 
	#I2C_ROUTE_SCLPEN
 (1 << 1)

	)

233 
	#I2C_ROUTE_SDAPEN
 (1 << 0)

	)

236 
	#I2C0
 
I2C0_BASE


	)

237 
	#I2C0_CTRL
 
	`I2C_CTRL
(
I2C0
)

	)

238 
	#I2C0_CMD
 
	`I2C_CMD
(
I2C0
)

	)

239 
	#I2C0_STATE
 
	`I2C_STATE
(
I2C0
)

	)

240 
	#I2C0_STATUS
 
	`I2C_STATUS
(
I2C0
)

	)

241 
	#I2C0_CLKDIV
 
	`I2C_CLKDIV
(
I2C0
)

	)

242 
	#I2C0_SADDR
 
	`I2C_SADDR
(
I2C0
)

	)

243 
	#I2C0_SADDRMASK
 
	`I2C_SADDRMASK
(
I2C0
)

	)

244 
	#I2C0_RXDATA
 
	`I2C_RXDATA
(
I2C0
)

	)

245 
	#I2C0_RXDATAP
 
	`I2C_RXDATAP
(
I2C0
)

	)

246 
	#I2C0_TXDATA
 
	`I2C_TXDATA
(
I2C0
)

	)

247 
	#I2C0_IF
 
	`I2C_IF
(
I2C0
)

	)

248 
	#I2C0_IFS
 
	`I2C_IFS
(
I2C0
)

	)

249 
	#I2C0_IFC
 
	`I2C_IFC
(
I2C0
)

	)

250 
	#I2C0_IEN
 
	`I2C_IEN
(
I2C0
)

	)

251 
	#I2C0_ROUTE
 
	`I2C_ROUTE
(
I2C0
)

	)

254 
	#I2C1
 
I2C1_BASE


	)

255 
	#I2C1_CTRL
 
	`I2C_CTRL
(
I2C1
)

	)

256 
	#I2C1_CMD
 
	`I2C_CMD
(
I2C1
)

	)

257 
	#I2C1_STATE
 
	`I2C_STATE
(
I2C1
)

	)

258 
	#I2C1_STATUS
 
	`I2C_STATUS
(
I2C1
)

	)

259 
	#I2C1_CLKDIV
 
	`I2C_CLKDIV
(
I2C1
)

	)

260 
	#I2C1_SADDR
 
	`I2C_SADDR
(
I2C1
)

	)

261 
	#I2C1_SADDRMASK
 
	`I2C_SADDRMASK
(
I2C1
)

	)

262 
	#I2C1_RXDATA
 
	`I2C_RXDATA
(
I2C1
)

	)

263 
	#I2C1_RXDATAP
 
	`I2C_RXDATAP
(
I2C1
)

	)

264 
	#I2C1_TXDATA
 
	`I2C_TXDATA
(
I2C1
)

	)

265 
	#I2C1_IF
 
	`I2C_IF
(
I2C1
)

	)

266 
	#I2C1_IFS
 
	`I2C_IFS
(
I2C1
)

	)

267 
	#I2C1_IFC
 
	`I2C_IFC
(
I2C1
)

	)

268 
	#I2C1_IEN
 
	`I2C_IEN
(
I2C1
)

	)

269 
	#I2C1_ROUTE
 
	`I2C_ROUTE
(
I2C1
)

	)

	@lib/libopencm3/include/libopencm3/efm32/common/letimer_common.h

22 #¥agm®
⁄˚


24 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

25 
	~<lib›ícm3/cm3/comm⁄.h
>

29 
	#LETIMER_CTRL
(
ba£
Ë((ba£Ë+ 0x000)

	)

30 
	#LETIMER_CMD
(
ba£
Ë((ba£Ë+ 0x004)

	)

31 
	#LETIMER_STATUS
(
ba£
Ë((ba£Ë+ 0x008)

	)

32 
	#LETIMER_CNT
(
ba£
Ë((ba£Ë+ 0x00C)

	)

33 
	#LETIMER_COMP0
(
ba£
Ë((ba£Ë+ 0x010)

	)

34 
	#LETIMER_COMP1
(
ba£
Ë((ba£Ë+ 0x014)

	)

35 
	#LETIMER_REP0
(
ba£
Ë((ba£Ë+ 0x018)

	)

36 
	#LETIMER_REP1
(
ba£
Ë((ba£Ë+ 0x01C)

	)

37 
	#LETIMER_IF
(
ba£
Ë((ba£Ë+ 0x020)

	)

38 
	#LETIMER_IFS
(
ba£
Ë((ba£Ë+ 0x024)

	)

39 
	#LETIMER_IFC
(
ba£
Ë((ba£Ë+ 0x028)

	)

40 
	#LETIMER_IEN
(
ba£
Ë((ba£Ë+ 0x02C)

	)

41 
	#LETIMER_FREEZE
(
ba£
Ë((ba£Ë+ 0x030)

	)

42 
	#LETIMER_SYNCBUSY
(
ba£
Ë((ba£Ë+ 0x034)

	)

43 
	#LETIMER_ROUTE
(
ba£
Ë((ba£Ë+ 0x040)

	)

46 
	#LETIMER_CTRL_DEBUG
 (1 << 12)

	)

47 
	#LETIMER_CTRL_RTCC1TEN
 (1 << 11)

	)

48 
	#LETIMER_CTRL_RTCC0TEN
 (1 << 10)

	)

49 
	#LETIMER_CTRL_COMP0TOP
 (1 << 9)

	)

50 
	#LETIMER_CTRL_BUFTOP
 (1 << 8)

	)

51 
	#LETIMER_CTRL_OPOL1
 (1 << 7)

	)

52 
	#LETIMER_CTRL_OPOL0
 (1 << 6)

	)

54 
	#LETIMER_CTRL_UFOA1_SHIFT
 (4)

	)

55 
	#LETIMER_CTRL_UFOA1_MASK
 (0x3 << 
LETIMER_CTRL_UFOA1_SHIFT
)

	)

56 
	#LETIMER_CTRL_UFOA1
(
v
) \

57 (((
v
Ë<< 
LETIMER_CTRL_UFOA1_SHIFT
Ë& 
LETIMER_CTRL_UFOA1_MASK
)

	)

58 
	#LETIMER_CTRL_UFOA1_NONE
 0

	)

59 
	#LETIMER_CTRL_UFOA1_TOGGLE
 1

	)

60 
	#LETIMER_CTRL_UFOA1_PULSE
 2

	)

61 
	#LETIMER_CTRL_UFOA1_PWM
 3

	)

63 
	#LETIMER_CTRL_UFOA0_SHIFT
 (2)

	)

64 
	#LETIMER_CTRL_UFOA0_MASK
 (0x3 << 
LETIMER_CTRL_UFOA0_SHIFT
)

	)

65 
	#LETIMER_CTRL_UFOA0
(
v
) \

66 (((
v
Ë<< 
LETIMER_CTRL_UFOA0_SHIFT
Ë& 
LETIMER_CTRL_UFOA0_MASK
)

	)

67 
	#LETIMER_CTRL_UFOA0_NONE
 0

	)

68 
	#LETIMER_CTRL_UFOA0_TOGGLE
 1

	)

69 
	#LETIMER_CTRL_UFOA0_PULSE
 2

	)

70 
	#LETIMER_CTRL_UFOA0_PWM
 3

	)

72 
	#LETIMER_CTRL_REPMODE_SHIFT
 (2)

	)

73 
	#LETIMER_CTRL_REPMODE_MASK
 (0x3 << 
LETIMER_CTRL_REPMODE_SHIFT
)

	)

74 
	#LETIMER_CTRL_REPMODE
(
v
) \

75 (((
v
Ë<< 
LETIMER_CTRL_REPMODE_SHIFT
Ë& 
LETIMER_CTRL_REPMODE_MASK
)

	)

76 
	#LETIMER_CTRL_REPMODE_FREE
 0

	)

77 
	#LETIMER_CTRL_REPMODE_ONESHOT
 1

	)

78 
	#LETIMER_CTRL_REPMODE_BUFFERED
 2

	)

79 
	#LETIMER_CTRL_REPMODE_DOUBLE
 3

	)

80 
	#LETIMER_CTRL_REPMODE_ONE_SHOT
 
LETIMER_CTRL_REPMODE_ONESHOT


	)

83 
	#LETIMER_CMD_CTO1
 (1 << 4)

	)

84 
	#LETIMER_CMD_CTO0
 (1 << 3)

	)

85 
	#LETIMER_CMD_CLEAR
 (1 << 2)

	)

86 
	#LETIMER_CMD_STOP
 (1 << 1)

	)

87 
	#LETIMER_CMD_START
 (1 << 0)

	)

90 
	#LETIMER_STATUS_RUNNING
 (1 << 0)

	)

93 
	#LETIMER_IF_REP1
 (1 << 4)

	)

94 
	#LETIMER_IF_REP0
 (1 << 3)

	)

95 
	#LETIMER_IF_UF
 (1 << 2)

	)

96 
	#LETIMER_IF_COMP1
 (1 << 1)

	)

97 
	#LETIMER_IF_COMP0
 (1 << 0)

	)

100 
	#LETIMER_IFS_REP1
 (1 << 4)

	)

101 
	#LETIMER_IFS_REP0
 (1 << 3)

	)

102 
	#LETIMER_IFS_UF
 (1 << 2)

	)

103 
	#LETIMER_IFS_COMP1
 (1 << 1)

	)

104 
	#LETIMER_IFS_COMP0
 (1 << 0)

	)

107 
	#LETIMER_IFC_REP1
 (1 << 4)

	)

108 
	#LETIMER_IFC_REP0
 (1 << 3)

	)

109 
	#LETIMER_IFC_UF
 (1 << 2)

	)

110 
	#LETIMER_IFC_COMP1
 (1 << 1)

	)

111 
	#LETIMER_IFC_COMP0
 (1 << 0)

	)

114 
	#LETIMER_IFE_REP1
 (1 << 4)

	)

115 
	#LETIMER_IFE_REP0
 (1 << 3)

	)

116 
	#LETIMER_IFE_UF
 (1 << 2)

	)

117 
	#LETIMER_IFE_COMP1
 (1 << 1)

	)

118 
	#LETIMER_IFE_COMP0
 (1 << 0)

	)

121 
	#LETIMER_FREEZE_REGFREEZE
 (1 << 0)

	)

124 
	#LETIMER_SYNCBUSY_REP1
 (1 << 5)

	)

125 
	#LETIMER_SYNCBUSY_REP0
 (1 << 4)

	)

126 
	#LETIMER_SYNCBUSY_COMP1
 (1 << 3)

	)

127 
	#LETIMER_SYNCBUSY_COMP0
 (1 << 2)

	)

128 
	#LETIMER_SYNCBUSY_CMD
 (1 << 1)

	)

129 
	#LETIMER_SYNCBUSY_CTRL
 (1 << 0)

	)

132 
	#LETIMER_ROUTE_LOCATION_SHIFT
 (8)

	)

133 
	#LETIMER_ROUTE_LOCATION_MASK
 (0x7 << 
LETIMER_ROUTE_LOCATION_SHIFT
)

	)

134 
	#LETIMER_ROUTE_LOCATION
(
v
) \

135 (((
v
Ë<< 
LETIMER_ROUTE_LOCATION_SHIFT
Ë& 
LETIMER_ROUTE_LOCATION_MASK
)

	)

136 
	#LETIMER_ROUTE_LOCATION_LOCx
(
x
Ë
	`LETIMER_ROUTE_LOCATION
(x)

	)

137 
	#LETIMER_ROUTE_LOCATION_LOC0
 0

	)

138 
	#LETIMER_ROUTE_LOCATION_LOC1
 1

	)

139 
	#LETIMER_ROUTE_LOCATION_LOC2
 2

	)

140 
	#LETIMER_ROUTE_LOCATION_LOC3
 3

	)

141 
	#LETIMER_ROUTE_LOCATION_LOC4
 4

	)

142 
	#LETIMER_ROUTE_LOCATION_LOC5
 5

	)

143 
	#LETIMER_ROUTE_LOCATION_LOC6
 6

	)

144 
	#LETIMER_ROUTE_LOCATION_LOC7
 7

	)

146 
	#LETIMER_ROUTE_OUT1PEN
 (1 << 1)

	)

147 
	#LETIMER_ROUTE_OUT0PEN
 (1 << 0)

	)

150 
	#LETIMER0
 
LETIMER0_BASE


	)

151 
	#LETIMER0_CTRL
 
	`LETIMER_CTRL
(
LETIMER0
)

	)

152 
	#LETIMER0_CMD
 
	`LETIMER_CMD
(
LETIMER0
)

	)

153 
	#LETIMER0_STATUS
 
	`LETIMER_STATUS
(
LETIMER0
)

	)

154 
	#LETIMER0_CNT
 
	`LETIMER_CNT
(
LETIMER0
)

	)

155 
	#LETIMER0_COMP0
 
	`LETIMER_COMP0
(
LETIMER0
)

	)

156 
	#LETIMER0_COMP1
 
	`LETIMER_COMP1
(
LETIMER0
)

	)

157 
	#LETIMER0_REP0
 
	`LETIMER_REP0
(
LETIMER0
)

	)

158 
	#LETIMER0_REP1
 
	`LETIMER_REP1
(
LETIMER0
)

	)

159 
	#LETIMER0_IF
 
	`LETIMER_IF
(
LETIMER0
)

	)

160 
	#LETIMER0_IFS
 
	`LETIMER_IFS
(
LETIMER0
)

	)

161 
	#LETIMER0_IFC
 
	`LETIMER_IFC
(
LETIMER0
)

	)

162 
	#LETIMER0_IEN
 
	`LETIMER_IEN
(
LETIMER0
)

	)

163 
	#LETIMER0_FREEZE
 
	`LETIMER_FREEZE
(
LETIMER0
)

	)

164 
	#LETIMER0_SYNCBUSY
 
	`LETIMER_SYNCBUSY
(
LETIMER0
)

	)

165 
	#LETIMER0_ROUTE
 
	`LETIMER_ROUTE
(
LETIMER0
)

	)

	@lib/libopencm3/include/libopencm3/efm32/common/msc_common.h

22 #¥agm®
⁄˚


24 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

25 
	~<lib›ícm3/cm3/comm⁄.h
>

29 
	#MSC_CTRL
 
	`MMIO32
(
MSC_BASE
 + 0x000)

	)

30 
	#MSC_READCTRL
 
	`MMIO32
(
MSC_BASE
 + 0x004)

	)

31 
	#MSC_WRITECTRL
 
	`MMIO32
(
MSC_BASE
 + 0x008)

	)

32 
	#MSC_WRITECMD
 
	`MMIO32
(
MSC_BASE
 + 0x00C)

	)

33 
	#MSC_ADDRB
 
	`MMIO32
(
MSC_BASE
 + 0x010)

	)

34 
	#MSC_WDATA
 
	`MMIO32
(
MSC_BASE
 + 0x018)

	)

35 
	#MSC_STATUS
 
	`MMIO32
(
MSC_BASE
 + 0x01C)

	)

36 
	#MSC_IF
 
	`MMIO32
(
MSC_BASE
 + 0x02C)

	)

37 
	#MSC_IFS
 
	`MMIO32
(
MSC_BASE
 + 0x030)

	)

38 
	#MSC_IFC
 
	`MMIO32
(
MSC_BASE
 + 0x034)

	)

39 
	#MSC_IEN
 
	`MMIO32
(
MSC_BASE
 + 0x038)

	)

40 
	#MSC_LOCK
 
	`MMIO32
(
MSC_BASE
 + 0x03C)

	)

41 
	#MSC_CMD
 
	`MMIO32
(
MSC_BASE
 + 0x040)

	)

42 
	#MSC_CACHEHITS
 
	`MMIO32
(
MSC_BASE
 + 0x044)

	)

43 
	#MSC_CACHEMISSES
 
	`MMIO32
(
MSC_BASE
 + 0x048)

	)

44 
	#MSC_TIMEBASE
 
	`MMIO32
(
MSC_BASE
 + 0x050)

	)

45 
	#MSC_MASSLOCK
 
	`MMIO32
(
MSC_BASE
 + 0x054)

	)

48 
	#MSC_CTRL_BUSFAULT
 (1 << 0)

	)

51 
	#MSC_READCTRL_BUSSTRATEGY_SHIFT
 (16)

	)

52 
	#MSC_READCTRL_BUSSTRATEGY_MASK
 \

53 (0x3 << 
MSC_READCTRL_BUSSTRATEGY_SHIFT
)

	)

54 
	#MSC_READCTRL_BUSSTRATEGY
(
v
) \

55 (((
v
Ë<< 
MSC_READCTRL_BUSSTRATEGY_SHIFT
) & \

56 
MSC_READCTRL_BUSSTRATEGY_MASK
)

	)

58 
	#MSC_READCTRL_BUSSTRATEGY_CPU
 
	`MSC_READCTRL_BUSSTRATEGY
(0)

	)

59 
	#MSC_READCTRL_BUSSTRATEGY_DMA
 
	`MSC_READCTRL_BUSSTRATEGY
(1)

	)

60 
	#MSC_READCTRL_BUSSTRATEGY_DMAEM1
 
	`MSC_READCTRL_BUSSTRATEGY
(2)

	)

61 
	#MSC_READCTRL_BUSSTRATEGY_NONE
 
	`MSC_READCTRL_BUSSTRATEGY
(3)

	)

63 
	#MSC_READCTRL_RAMCEN
 (1 << 7)

	)

64 
	#MSC_READCTRL_EBICDIS
 (1 << 6)

	)

65 
	#MSC_READCTRL_ICCDIS
 (1 << 5)

	)

66 
	#MSC_READCTRL_AIDIS
 (1 << 4)

	)

67 
	#MSC_READCTRL_IFCDIS
 (1 << 3)

	)

69 
	#MSC_READCTRL_MODE_SHIFT
 (0)

	)

70 
	#MSC_READCTRL_MODE_MASK
 (0x7 << 
MSC_READCTRL_MODE_SHIFT
)

	)

71 
	#MSC_READCTRL_MODE
(
v
) \

72 (((
v
Ë<< 
MSC_READCTRL_MODE_SHIFT
Ë& 
MSC_READCTRL_MODE_MASK
)

	)

73 
	#MSC_READCTRL_MODE_WS0
 0

	)

74 
	#MSC_READCTRL_MODE_WS1
 1

	)

75 
	#MSC_READCTRL_MODE_WS0SCBTP
 2

	)

76 
	#MSC_READCTRL_MODE_WS1SCBTP
 3

	)

77 
	#MSC_READCTRL_MODE_WS2
 4

	)

78 
	#MSC_READCTRL_MODE_WS2SCBTP
 5

	)

81 
	#MSC_WRITECTRL_IRQERASEABORT
 (1 << 1)

	)

82 
	#MSC_WRITECTRL_WREN
 (1 << 0)

	)

85 
	#MSC_WRITECMD_CLEARWDATA
 (1 << 12)

	)

86 
	#MSC_WRITECMD_ERASEMAIN0
 (1 << 8)

	)

87 
	#MSC_WRITECMD_ERASEABORT
 (1 << 5)

	)

88 
	#MSC_WRITECMD_WRITETRIG
 (1 << 4)

	)

89 
	#MSC_WRITECMD_WRITEONCE
 (1 << 3)

	)

90 
	#MSC_WRITECMD_WRITEEND
 (1 << 2)

	)

91 
	#MSC_WRITECMD_ERASEPAGE
 (1 << 1)

	)

92 
	#MSC_WRITECMD_LADDRIM
 (1 << 0)

	)

95 
	#MSC_STATUS_PCRUNNING
 (1 << 6)

	)

96 
	#MSC_STATUS_ERASEABORTED
 (1 << 5)

	)

97 
	#MSC_STATUS_WORDTIMEOUT
 (1 << 4)

	)

98 
	#MSC_STATUS_WDATAREADY
 (1 << 3)

	)

99 
	#MSC_STATUS_INVADDR
 (1 << 2)

	)

100 
	#MSC_STATUS_LOCKED
 (1 << 1)

	)

101 
	#MSC_STATUS_BUSY
 (1 << 0)

	)

104 
	#MSC_IF_CMOF
 (1 << 3)

	)

105 
	#MSC_IF_CHOF
 (1 << 2)

	)

106 
	#MSC_IF_WRITE
 (1 << 1)

	)

107 
	#MSC_IF_ERASE
 (1 << 0)

	)

110 
	#MSC_IFS_CMOF
 (1 << 3)

	)

111 
	#MSC_IFS_CHOF
 (1 << 2)

	)

112 
	#MSC_IFS_WRITE
 (1 << 1)

	)

113 
	#MSC_IFS_ERASE
 (1 << 0)

	)

116 
	#MSC_IFC_CMOF
 (1 << 3)

	)

117 
	#MSC_IFC_CHOF
 (1 << 2)

	)

118 
	#MSC_IFC_WRITE
 (1 << 1)

	)

119 
	#MSC_IFC_ERASE
 (1 << 0)

	)

122 
	#MSC_IEN_CMOF
 (1 << 3)

	)

123 
	#MSC_IEN_CHOF
 (1 << 2)

	)

124 
	#MSC_IEN_WRITE
 (1 << 1)

	)

125 
	#MSC_IEN_ERASE
 (1 << 0)

	)

128 
	#MSC_LOCK_LOCKKEY_SHIFT
 (0)

	)

129 
	#MSC_LOCK_LOCKKEY
(
v
Ë((vË<< 
MSC_LOCK_LOCKKEY_SHIFT
)

	)

130 
	#MSC_LOCK_LOCKKEY_UNLOCKED
 
	`MSC_LOCK_LOCKKEY
(0)

	)

131 
	#MSC_LOCK_LOCKKEY_LOCKED
 
	`MSC_LOCK_LOCKKEY
(1)

	)

132 
	#MSC_LOCK_LOCKKEY_LOCK
 
	`MSC_LOCK_LOCKKEY
(0)

	)

133 
	#MSC_LOCK_LOCKKEY_UNLOCK
 
	`MSC_LOCK_LOCKKEY
(0x1B71)

	)

136 
	#MSC_CMD_STOPPC
 (1 << 2)

	)

137 
	#MSC_CMD_STARTPC
 (1 << 1)

	)

138 
	#MSC_CMD_INVCACHE
 (1 << 0)

	)

141 
	#MSC_TIMEBASE_PERIOD
 (1 << 16)

	)

143 
	#MSC_TIMEBASE_BASE_SHIFT
 (0)

	)

144 
	#MSC_TIMEBASE_BASE_MASK
 (0x3F << 
MSC_TIMEBASE_BASE_SHIFT
)

	)

145 
	#MSC_TIMEBASE_BASE
(
v
) \

146 (((
v
Ë<< 
MSC_TIMEBASE_BASE_SHIFT
Ë& 
MSC_TIMEBASE_BASE_MASK
)

	)

149 
	#MSC_MASSLOCK_LOCKKEY_SHIFT
 (0)

	)

150 
	#MSC_MASSLOCK_LOCKKEY
(
v
Ë((vË<< 
MSC_MASSLOCK_LOCKKEY_SHIFT
)

	)

151 
	#MSC_MASSLOCK_LOCKKEY_UNLOCKED
 
	`MSC_MASSLOCK_LOCKKEY
(0)

	)

152 
	#MSC_MASSLOCK_LOCKKEY_LOCKED
 
	`MSC_MASSLOCK_LOCKKEY
(1)

	)

153 
	#MSC_MASSLOCK_LOCKKEY_LOCK
 
	`MSC_MASSLOCK_LOCKKEY
(0)

	)

154 
	#MSC_MASSLOCK_LOCKKEY_UNLOCK
 
	`MSC_MASSLOCK_LOCKKEY
(0x631A)

	)

	@lib/libopencm3/include/libopencm3/efm32/common/opamp_common.h

21 
	~<lib›ícm3/efm32/dac.h
>

	@lib/libopencm3/include/libopencm3/efm32/common/prs_common.h

22 #¥agm®
⁄˚


24 
	~<lib›ícm3/cm3/comm⁄.h
>

25 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

29 
	#PRS_SWPULSE
 
	`MMIO32
(
PRS_BASE
 + 0x000)

	)

30 
	#PRS_SWLEVEL
 
	`MMIO32
(
PRS_BASE
 + 0x004)

	)

31 
	#PRS_ROUTE
 
	`MMIO32
(
PRS_BASE
 + 0x008)

	)

32 
	#PRS_CHx_CTRL
(
x
Ë
	`MMIO32
(
PRS_BASE
 + 0x010 + (0x004 * (x)))

	)

33 
	#PRS_CH0_CTRL
 
	`PRS_CHx_CTRL
(0)

	)

34 
	#PRS_CH1_CTRL
 
	`PRS_CHx_CTRL
(1)

	)

35 
	#PRS_CH2_CTRL
 
	`PRS_CHx_CTRL
(2)

	)

36 
	#PRS_CH3_CTRL
 
	`PRS_CHx_CTRL
(3)

	)

37 
	#PRS_CH4_CTRL
 
	`PRS_CHx_CTRL
(4)

	)

38 
	#PRS_CH5_CTRL
 
	`PRS_CHx_CTRL
(5)

	)

39 
	#PRS_CH6_CTRL
 
	`PRS_CHx_CTRL
(6)

	)

40 
	#PRS_CH7_CTRL
 
	`PRS_CHx_CTRL
(71)

	)

41 
	#PRS_CH8_CTRL
 
	`PRS_CHx_CTRL
(8)

	)

42 
	#PRS_CH9_CTRL
 
	`PRS_CHx_CTRL
(9)

	)

43 
	#PRS_CH10_CTRL
 
	`PRS_CHx_CTRL
(10)

	)

44 
	#PRS_CH11_CTRL
 
	`PRS_CHx_CTRL
(11)

	)

47 
	#PRS_SWPULSE_CHxPULSE
(
x
Ë(1 << (x))

	)

48 
	#PRS_SWPULSE_CH0PULSE
 
	`PRS_SWPULSE_CHxPULSE
(0)

	)

49 
	#PRS_SWPULSE_CH1PULSE
 
	`PRS_SWPULSE_CHxPULSE
(1)

	)

50 
	#PRS_SWPULSE_CH2PULSE
 
	`PRS_SWPULSE_CHxPULSE
(2)

	)

51 
	#PRS_SWPULSE_CH3PULSE
 
	`PRS_SWPULSE_CHxPULSE
(3)

	)

52 
	#PRS_SWPULSE_CH4PULSE
 
	`PRS_SWPULSE_CHxPULSE
(4)

	)

53 
	#PRS_SWPULSE_CH5PULSE
 
	`PRS_SWPULSE_CHxPULSE
(5)

	)

54 
	#PRS_SWPULSE_CH6PULSE
 
	`PRS_SWPULSE_CHxPULSE
(6)

	)

55 
	#PRS_SWPULSE_CH7PULSE
 
	`PRS_SWPULSE_CHxPULSE
(7)

	)

56 
	#PRS_SWPULSE_CH8PULSE
 
	`PRS_SWPULSE_CHxPULSE
(8)

	)

57 
	#PRS_SWPULSE_CH9PULSE
 
	`PRS_SWPULSE_CHxPULSE
(9)

	)

58 
	#PRS_SWPULSE_CH10PULSE
 
	`PRS_SWPULSE_CHxPULSE
(10)

	)

59 
	#PRS_SWPULSE_CH11PULSE
 
	`PRS_SWPULSE_CHxPULSE
(11)

	)

62 
	#PRS_SWLEVEL_CHxLEVEL
(
x
Ë(1 << (x))

	)

63 
	#PRS_SWLEVEL_CH0LEVEL
 
	`PRS_SWLEVEL_CHxLEVEL
(0)

	)

64 
	#PRS_SWLEVEL_CH1LEVEL
 
	`PRS_SWLEVEL_CHxLEVEL
(1)

	)

65 
	#PRS_SWLEVEL_CH2LEVEL
 
	`PRS_SWLEVEL_CHxLEVEL
(2)

	)

66 
	#PRS_SWLEVEL_CH3LEVEL
 
	`PRS_SWLEVEL_CHxLEVEL
(3)

	)

67 
	#PRS_SWLEVEL_CH4LEVEL
 
	`PRS_SWLEVEL_CHxLEVEL
(4)

	)

68 
	#PRS_SWLEVEL_CH5LEVEL
 
	`PRS_SWLEVEL_CHxLEVEL
(5)

	)

69 
	#PRS_SWLEVEL_CH6LEVEL
 
	`PRS_SWLEVEL_CHxLEVEL
(6)

	)

70 
	#PRS_SWLEVEL_CH7LEVEL
 
	`PRS_SWLEVEL_CHxLEVEL
(7)

	)

71 
	#PRS_SWLEVEL_CH8LEVEL
 
	`PRS_SWLEVEL_CHxLEVEL
(8)

	)

72 
	#PRS_SWLEVEL_CH9LEVEL
 
	`PRS_SWLEVEL_CHxLEVEL
(9)

	)

73 
	#PRS_SWLEVEL_CH10LEVEL
 
	`PRS_SWLEVEL_CHxLEVEL
(10)

	)

74 
	#PRS_SWLEVEL_CH11LEVEL
 
	`PRS_SWLEVEL_CHxLEVEL
(11)

	)

77 
	#PRS_ROUTE_LOCATION_SHIFT
 (8)

	)

78 
	#PRS_ROUTE_LOCATION_MASK
 (0x7 << 
PRS_ROUTE_LOCATION_SHIFT
)

	)

79 
	#PRS_ROUTE_LOCATION
(
v
) \

80 (((
v
Ë<< 
PRS_ROUTE_LOCATION_SHIFT
Ë& 
PRS_ROUTE_LOCATION_MASK
)

	)

81 
	#PRS_ROUTE_LOCATION_LOCx
(
x
Ë
	`PRS_ROUTE_LOCATION
(x)

	)

82 
	#PRS_ROUTE_LOCATION_LOC0
 0

	)

83 
	#PRS_ROUTE_LOCATION_LOC1
 1

	)

85 
	#PRS_ROUTE_CHxPEN
(
x
Ë(1 << (x))

	)

86 
	#PRS_ROUTE_CH3PEN
 
	`PRS_ROUTE_CHxPEN
(3)

	)

87 
	#PRS_ROUTE_CH2PEN
 
	`PRS_ROUTE_CHxPEN
(2)

	)

88 
	#PRS_ROUTE_CH1PEN
 
	`PRS_ROUTE_CHxPEN
(1)

	)

89 
	#PRS_ROUTE_CH0PEN
 
	`PRS_ROUTE_CHxPEN
(0)

	)

92 
	#PRS_CH_CTRL_ASYNC
 (1 << 28)

	)

94 
	#PRS_CH_CTRL_EDSEL_SHIFT
 (24)

	)

95 
	#PRS_CH_CTRL_EDSEL_MASK
 (0x3 << 
PRS_CH_CTRL_EDSEL_SHIFT
)

	)

96 
	#PRS_CH_CTRL_EDSEL_OFF
 (0 << 
PRS_CH_CTRL_EDSEL_SHIFT
)

	)

97 
	#PRS_CH_CTRL_EDSEL_POSEDGE
 (1 << 
PRS_CH_CTRL_EDSEL_SHIFT
)

	)

98 
	#PRS_CH_CTRL_EDSEL_NEGEDGE
 (2 << 
PRS_CH_CTRL_EDSEL_SHIFT
)

	)

99 
	#PRS_CH_CTRL_EDSEL_BOTHEDGES
 (3 << 
PRS_CH_CTRL_EDSEL_SHIFT
)

	)

101 
	#PRS_CH_CTRL_SOURCESEL_SHIFT
 (16)

	)

102 
	#PRS_CH_CTRL_SOURCESEL_MASK
 (0x3F << 
PRS_CH_CTRL_SOURCESEL_SHIFT
)

	)

103 
	#PRS_CH_CTRL_SOURCESEL
(
v
) \

104 (((
v
Ë<< 
PRS_CH_CTRL_SOURCESEL_SHIFT
Ë& 
PRS_CH_CTRL_SOURCESEL_MASK
)

	)

105 
	#PRS_CH_CTRL_SOURCESEL_NONE
 0b000000

	)

106 
	#PRS_CH_CTRL_SOURCESEL_VCMP
 0b000001

	)

107 
	#PRS_CH_CTRL_SOURCESEL_ACMP0
 0b000010

	)

108 
	#PRS_CH_CTRL_SOURCESEL_ACMP1
 0b000011

	)

109 
	#PRS_CH_CTRL_SOURCESEL_DAC0
 0b000110

	)

110 
	#PRS_CH_CTRL_SOURCESEL_ADC0
 0b001000

	)

111 
	#PRS_CH_CTRL_SOURCESEL_USART0
 0b010000

	)

112 
	#PRS_CH_CTRL_SOURCESEL_USART1
 0b010001

	)

113 
	#PRS_CH_CTRL_SOURCESEL_USART2
 0b010010

	)

114 
	#PRS_CH_CTRL_SOURCESEL_TIMER0
 0b011100

	)

115 
	#PRS_CH_CTRL_SOURCESEL_TIMER1
 0b011101

	)

116 
	#PRS_CH_CTRL_SOURCESEL_TIMER2
 0b011110

	)

117 
	#PRS_CH_CTRL_SOURCESEL_TIMER3
 0b011111

	)

118 
	#PRS_CH_CTRL_SOURCESEL_USB
 0b100100

	)

119 
	#PRS_CH_CTRL_SOURCESEL_RTC
 0b101000

	)

120 
	#PRS_CH_CTRL_SOURCESEL_UART0
 0b101001

	)

121 
	#PRS_CH_CTRL_SOURCESEL_UART1
 0b101010

	)

122 
	#PRS_CH_CTRL_SOURCESEL_GPIOL
 0b110000

	)

123 
	#PRS_CH_CTRL_SOURCESEL_GPIOH
 0b110001

	)

124 
	#PRS_CH_CTRL_SOURCESEL_LETIMER0
 0b110100

	)

125 
	#PRS_CH_CTRL_SOURCESEL_BURTC
 0b110111

	)

126 
	#PRS_CH_CTRL_SOURCESEL_LESENSEL
 0b111001

	)

127 
	#PRS_CH_CTRL_SOURCESEL_LESENSEH
 0b111010

	)

128 
	#PRS_CH_CTRL_SOURCESEL_LESENSED
 0b111011

	)

130 
	#PRS_CH_CTRL_SIGSEL_SHIFT
 (0)

	)

131 
	#PRS_CH_CTRL_SIGSEL_MASK
 (0x7 << 
PRS_CH_CTRL_SIGSEL_SHIFT
)

	)

132 
	#PRS_CH_CTRL_SIGSEL
(
v
) \

133 (((
v
Ë<< 
PRS_CH_CTRL_SIGSEL_SHIFT
Ë& 
PRS_CH_CTRL_SIGSEL_MASK
)

	)

134 
	#PRS_CH_CTRL_SIGSEL_OFF
 0

	)

135 
	#PRS_CH_CTRL_SIGSEL_VCMPOUT
 0

	)

136 
	#PRS_CH_CTRL_SIGSEL_ACMP0OUT
 0

	)

137 
	#PRS_CH_CTRL_SIGSEL_ACMP1OUT
 0

	)

138 
	#PRS_CH_CTRL_SIGSEL_DAC0CH0
 0

	)

139 
	#PRS_CH_CTRL_SIGSEL_DAC0CH1
 1

	)

140 
	#PRS_CH_CTRL_SIGSEL_ADCSINGLE
 0

	)

141 
	#PRS_CH_CTRL_SIGSEL_ADCSCAN
 1

	)

142 
	#PRS_CH_CTRL_SIGSEL_USART0IRTX
 0

	)

143 
	#PRS_CH_CTRL_SIGSEL_USART0TXC
 1

	)

144 
	#PRS_CH_CTRL_SIGSEL_USART0RXDATA
 2

	)

145 
	#PRS_CH_CTRL_SIGSEL_USART1TXC
 1

	)

146 
	#PRS_CH_CTRL_SIGSEL_USART1RXDATAV
 2

	)

147 
	#PRS_CH_CTRL_SIGSEL_USART2TXC
 1

	)

148 
	#PRS_CH_CTRL_SIGSEL_USART2RXDATAV
 2

	)

149 
	#PRS_CH_CTRL_SIGSEL_TIMER0UF
 0

	)

150 
	#PRS_CH_CTRL_SIGSEL_TIMER0OF
 1

	)

151 
	#PRS_CH_CTRL_SIGSEL_TIMER0CC0
 2

	)

152 
	#PRS_CH_CTRL_SIGSEL_TIMER0CC1
 3

	)

153 
	#PRS_CH_CTRL_SIGSEL_TIMER0CC2
 4

	)

154 
	#PRS_CH_CTRL_SIGSEL_TIMER1UF
 0

	)

155 
	#PRS_CH_CTRL_SIGSEL_TIMER1OF
 1

	)

156 
	#PRS_CH_CTRL_SIGSEL_TIMER1CC0
 2

	)

157 
	#PRS_CH_CTRL_SIGSEL_TIMER1CC1
 3

	)

158 
	#PRS_CH_CTRL_SIGSEL_TIMER1CC2
 4

	)

159 
	#PRS_CH_CTRL_SIGSEL_TIMER2UF
 0

	)

160 
	#PRS_CH_CTRL_SIGSEL_TIMER2OF
 1

	)

161 
	#PRS_CH_CTRL_SIGSEL_TIMER2CC0
 2

	)

162 
	#PRS_CH_CTRL_SIGSEL_TIMER2CC1
 3

	)

163 
	#PRS_CH_CTRL_SIGSEL_TIMER2CC2
 4

	)

164 
	#PRS_CH_CTRL_SIGSEL_TIMER3UF
 0

	)

165 
	#PRS_CH_CTRL_SIGSEL_TIMER3OF
 1

	)

166 
	#PRS_CH_CTRL_SIGSEL_TIMER3CC0
 2

	)

167 
	#PRS_CH_CTRL_SIGSEL_TIMER3CC1
 3

	)

168 
	#PRS_CH_CTRL_SIGSEL_TIMER3CC2
 4

	)

169 
	#PRS_CH_CTRL_SIGSEL_USBSOF
 0

	)

170 
	#PRS_CH_CTRL_SIGSEL_USBSOFSR
 1

	)

171 
	#PRS_CH_CTRL_SIGSEL_RTCOF
 0

	)

172 
	#PRS_CH_CTRL_SIGSEL_RTCCOMP0
 1

	)

173 
	#PRS_CH_CTRL_SIGSEL_RTCCOMP1
 2

	)

174 
	#PRS_CH_CTRL_SIGSEL_UART0TXC
 1

	)

175 
	#PRS_CH_CTRL_SIGSEL_UART0RXDATAV
 2

	)

176 
	#PRS_CH_CTRL_SIGSEL_UART1TXC
 1

	)

177 
	#PRS_CH_CTRL_SIGSEL_UART1RXDATAV
 2

	)

178 
	#PRS_CH_CTRL_SIGSEL_GPIOPIN0
 0

	)

179 
	#PRS_CH_CTRL_SIGSEL_GPIOPIN1
 1

	)

180 
	#PRS_CH_CTRL_SIGSEL_GPIOPIN2
 2

	)

181 
	#PRS_CH_CTRL_SIGSEL_GPIOPIN3
 3

	)

182 
	#PRS_CH_CTRL_SIGSEL_GPIOPIN4
 4

	)

183 
	#PRS_CH_CTRL_SIGSEL_GPIOPIN5
 5

	)

184 
	#PRS_CH_CTRL_SIGSEL_GPIOPIN6
 6

	)

185 
	#PRS_CH_CTRL_SIGSEL_GPIOPIN7
 7

	)

186 
	#PRS_CH_CTRL_SIGSEL_GPIOPIN8
 0

	)

187 
	#PRS_CH_CTRL_SIGSEL_GPIOPIN9
 1

	)

188 
	#PRS_CH_CTRL_SIGSEL_GPIOPIN10
 2

	)

189 
	#PRS_CH_CTRL_SIGSEL_GPIOPIN11
 3

	)

190 
	#PRS_CH_CTRL_SIGSEL_GPIOPIN12
 4

	)

191 
	#PRS_CH_CTRL_SIGSEL_GPIOPIN13
 5

	)

192 
	#PRS_CH_CTRL_SIGSEL_GPIOPIN14
 6

	)

193 
	#PRS_CH_CTRL_SIGSEL_GPIOPIN15
 7

	)

194 
	#PRS_CH_CTRL_SIGSEL_LETIMER0CH0
 0

	)

195 
	#PRS_CH_CTRL_SIGSEL_LETIMER0CH1
 1

	)

196 
	#PRS_CH_CTRL_SIGSEL_BURTCOF
 0

	)

197 
	#PRS_CH_CTRL_SIGSEL_BURTCCOMP0
 1

	)

198 
	#PRS_CH_CTRL_SIGSEL_LESENSESCANRES0
 0

	)

199 
	#PRS_CH_CTRL_SIGSEL_LESENSESCANRES1
 1

	)

200 
	#PRS_CH_CTRL_SIGSEL_LESENSESCANRES2
 2

	)

201 
	#PRS_CH_CTRL_SIGSEL_LESENSESCANRES3
 3

	)

202 
	#PRS_CH_CTRL_SIGSEL_LESENSESCANRES4
 4

	)

203 
	#PRS_CH_CTRL_SIGSEL_LESENSESCANRES5
 5

	)

204 
	#PRS_CH_CTRL_SIGSEL_LESENSESCANRES6
 6

	)

205 
	#PRS_CH_CTRL_SIGSEL_LESENSESCANRES7
 7

	)

206 
	#PRS_CH_CTRL_SIGSEL_LESENSESCANRES8
 0

	)

207 
	#PRS_CH_CTRL_SIGSEL_LESENSESCANRES9
 1

	)

208 
	#PRS_CH_CTRL_SIGSEL_LESENSESCANRES10
 2

	)

209 
	#PRS_CH_CTRL_SIGSEL_LESENSESCANRES11
 3

	)

210 
	#PRS_CH_CTRL_SIGSEL_LESENSESCANRES12
 4

	)

211 
	#PRS_CH_CTRL_SIGSEL_LESENSESCANRES13
 5

	)

212 
	#PRS_CH_CTRL_SIGSEL_LESENSESCANRES14
 6

	)

213 
	#PRS_CH_CTRL_SIGSEL_LESENSESCANRES15
 7

	)

214 
	#PRS_CH_CTRL_SIGSEL_LESENSEDEC0
 0

	)

215 
	#PRS_CH_CTRL_SIGSEL_LESENSEDEC1
 1

	)

216 
	#PRS_CH_CTRL_SIGSEL_LESENSEDEC2
 2

	)

219 
	#PRS_CH_CTRL_SIGSEL_VCMP_OUT
 0

	)

220 
	#PRS_CH_CTRL_SIGSEL_ACMP_OUT
 0

	)

221 
	#PRS_CH_CTRL_SIGSEL_DAC_CHx
(
x
Ë
	`PRS_CH_CTRL_SIGSEL
(x)

	)

222 
	#PRS_CH_CTRL_SIGSEL_DAC_CH0
 0

	)

223 
	#PRS_CH_CTRL_SIGSEL_DAC_CH1
 1

	)

224 
	#PRS_CH_CTRL_SIGSEL_ADC_SINGLE
 0

	)

225 
	#PRS_CH_CTRL_SIGSEL_ADC_SCAN
 1

	)

226 
	#PRS_CH_CTRL_SIGSEL_USART_IRTX
 0

	)

227 
	#PRS_CH_CTRL_SIGSEL_USART_TXC
 1

	)

228 
	#PRS_CH_CTRL_SIGSEL_USART_RXDATAV
 2

	)

229 
	#PRS_CH_CTRL_SIGSEL_TIMER_UF
 0

	)

230 
	#PRS_CH_CTRL_SIGSEL_TIMER_OF
 1

	)

231 
	#PRS_CH_CTRL_SIGSEL_TIMER_CCx
(
x
Ë
	`PRS_CH_CTRL_SIGSEL
((xË+ 2)

	)

232 
	#PRS_CH_CTRL_SIGSEL_TIMER_CC0
 
	`PRS_CH_CTRL_SIGSEL_TIMER_CCx
(0)

	)

233 
	#PRS_CH_CTRL_SIGSEL_TIMER_CC1
 
	`PRS_CH_CTRL_SIGSEL_TIMER_CCx
(1)

	)

234 
	#PRS_CH_CTRL_SIGSEL_TIMER_CC2
 
	`PRS_CH_CTRL_SIGSEL_TIMER_CCx
(2)

	)

235 
	#PRS_CH_CTRL_SIGSEL_USB_SOF
 0

	)

236 
	#PRS_CH_CTRL_SIGSEL_USB_SOFSR
 1

	)

237 
	#PRS_CH_CTRL_SIGSEL_RTC_OF
 0

	)

238 
	#PRS_CH_CTRL_SIGSEL_RTC_COMPx
(
x
Ë
	`PRS_CH_CTRL_SIGSEL
((xË+ 1)

	)

239 
	#PRS_CH_CTRL_SIGSEL_RTC_COMP0
 
	`PRS_CH_CTRL_SIGSEL_RTC_COMPx
(0)

	)

240 
	#PRS_CH_CTRL_SIGSEL_RTC_COMP1
 
	`PRS_CH_CTRL_SIGSEL_RTC_COMPx
(1)

	)

241 
	#PRS_CH_CTRL_SIGSEL_UART_TXC
 1

	)

242 
	#PRS_CH_CTRL_SIGSEL_UART_RXDATAV
 2

	)

243 
	#PRS_CH_CTRL_SIGSEL_GPIOL_PINx
(
x
Ë
	`PRS_CH_CTRL_SIGSEL
(x)

	)

244 
	#PRS_CH_CTRL_SIGSEL_GPIO_PIN0
 \

245 0

	)

246 
	#PRS_CH_CTRL_SIGSEL_GPIO_PIN1
 \

247 1

	)

248 
	#PRS_CH_CTRL_SIGSEL_GPIO_PIN2
 \

249 2

	)

250 
	#PRS_CH_CTRL_SIGSEL_GPIO_PIN3
 \

251 3

	)

252 
	#PRS_CH_CTRL_SIGSEL_GPIO_PIN4
 \

253 4

	)

254 
	#PRS_CH_CTRL_SIGSEL_GPIO_PIN5
 \

255 5

	)

256 
	#PRS_CH_CTRL_SIGSEL_GPIO_PIN6
 \

257 6

	)

258 
	#PRS_CH_CTRL_SIGSEL_GPIO_PIN7
 \

259 7

	)

260 
	#PRS_CH_CTRL_SIGSEL_GPIOH_PINx
(
x
Ë
	`PRS_CH_CTRL_SIGSEL
((xË- 8)

	)

261 
	#PRS_CH_CTRL_SIGSEL_GPIO_PIN8
 \

262 
	`PRS_CH_CTRL_SIGSEL_GPIOH_PINx
(8)

	)

263 
	#PRS_CH_CTRL_SIGSEL_GPIO_PIN9
 \

264 
	`PRS_CH_CTRL_SIGSEL_GPIOH_PINx
(9)

	)

265 
	#PRS_CH_CTRL_SIGSEL_GPIO_PIN10
 \

266 
	`PRS_CH_CTRL_SIGSEL_GPIOH_PINx
(10)

	)

267 
	#PRS_CH_CTRL_SIGSEL_GPIO_PIN11
 \

268 
	`PRS_CH_CTRL_SIGSEL_GPIOH_PINx
(11)

	)

269 
	#PRS_CH_CTRL_SIGSEL_GPIO_PIN12
 \

270 
	`PRS_CH_CTRL_SIGSEL_GPIOH_PINx
(12)

	)

271 
	#PRS_CH_CTRL_SIGSEL_GPIO_PIN13
 \

272 
	`PRS_CH_CTRL_SIGSEL_GPIOH_PINx
(13)

	)

273 
	#PRS_CH_CTRL_SIGSEL_GPIO_PIN14
 \

274 
	`PRS_CH_CTRL_SIGSEL_GPIOH_PINx
(14)

	)

275 
	#PRS_CH_CTRL_SIGSEL_GPIO_PIN15
 \

276 
	`PRS_CH_CTRL_SIGSEL_GPIOH_PINx
(15)

	)

277 
	#PRS_CH_CTRL_SIGSEL_LETIMER_CHx
(
x
Ë
	`PRS_CH_CTRL_SIGSEL
(x)

	)

278 
	#PRS_CH_CTRL_SIGSEL_LETIMER_CH0
 \

279 0

	)

280 
	#PRS_CH_CTRL_SIGSEL_LETIMER_CH1
 \

281 1

	)

282 
	#PRS_CH_CTRL_SIGSEL_BURTC_OF
 0

	)

283 
	#PRS_CH_CTRL_SIGSEL_BURTC_COMP0
 1

	)

284 
	#PRS_CH_CTRL_SIGSEL_LESENSEL_SCANRESx
(
x
Ë
	`PRS_CH_CTRL_SIGSEL
(x)

	)

285 
	#PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES0
 \

286 0

	)

287 
	#PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES1
 \

288 1

	)

289 
	#PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES2
 \

290 2

	)

291 
	#PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES3
 \

292 3

	)

293 
	#PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES4
 \

294 4

	)

295 
	#PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES5
 \

296 5

	)

297 
	#PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES6
 \

298 6

	)

299 
	#PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES7
 \

300 7

	)

301 
	#PRS_CH_CTRL_SIGSEL_LESENSEH_SCANRESx
(
x
) \

302 
	`PRS_CH_CTRL_SIGSEL
((
x
Ë- 8)

	)

303 
	#PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES8
 \

304 
	`PRS_CH_CTRL_SIGSEL_LESENSEH_SCANRESx
(8)

	)

305 
	#PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES9
 \

306 
	`PRS_CH_CTRL_SIGSEL_LESENSEH_SCANRESx
(9)

	)

307 
	#PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES10
 \

308 
	`PRS_CH_CTRL_SIGSEL_LESENSEH_SCANRESx
(10)

	)

309 
	#PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES11
 \

310 
	`PRS_CH_CTRL_SIGSEL_LESENSEH_SCANRESx
(11)

	)

311 
	#PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES12
 \

312 
	`PRS_CH_CTRL_SIGSEL_LESENSEH_SCANRESx
(12)

	)

313 
	#PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES13
 \

314 
	`PRS_CH_CTRL_SIGSEL_LESENSEH_SCANRESx
(13)

	)

315 
	#PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES14
 \

316 
	`PRS_CH_CTRL_SIGSEL_LESENSEH_SCANRESx
(14)

	)

317 
	#PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES15
 \

318 
	`PRS_CH_CTRL_SIGSEL_LESENSEH_SCANRESx
(15)

	)

319 
	#PRS_CH_CTRL_SIGSEL_LESENSED_DECx
(
x
Ë
	`PRS_CH_CTRL_SIGSEL
(x)

	)

320 
	#PRS_CH_CTRL_SIGSEL_LESENSE_DEC0
 \

321 0

	)

322 
	#PRS_CH_CTRL_SIGSEL_LESENSE_DEC1
 \

323 1

	)

324 
	#PRS_CH_CTRL_SIGSEL_LESENSE_DEC2
 \

325 2

	)

331 
	e¥s_ch
 {

332 
	mPRS_CH0
 = 0,

333 
	mPRS_CH1
,

334 
	mPRS_CH2
,

335 
	mPRS_CH3
,

336 
	mPRS_CH4
,

337 
	mPRS_CH5
,

338 
	mPRS_CH6
,

339 
	mPRS_CH7
,

340 
	mPRS_CH8
,

341 
	mPRS_CH9
,

342 
	mPRS_CH10
,

343 
	mPRS_CH11


347 
BEGIN_DECLS


349 
¥s_íabÀ_gpio_ouçut
(
¥s_ch
 
ch
);

350 
¥s_dißbÀ_gpio_ouçut
(
¥s_ch
 
ch
);

351 
¥s_£t_ouçut_loc
(
uöt32_t
 
loc
);

353 
¥s_so·w¨e_pul£
(
¥s_ch
 
ch
);

354 
¥s_so·w¨e_Àvñ_high
(
¥s_ch
 
ch
);

355 
¥s_so·w¨e_Àvñ_low
(
¥s_ch
 
ch
);

357 
¥s_íabÀ_async
(
¥s_ch
 
ch
);

358 
¥s_dißbÀ_async
(
¥s_ch
 
ch
);

359 
¥s_£t_edge
(
¥s_ch
 
ch
, 
uöt32_t
 
edge
);

360 
¥s_£t_sour˚
(
¥s_ch
 
ch
, 
uöt32_t
 
sour˚
);

361 
¥s_£t_sig«l
(
¥s_ch
 
ch
, 
uöt32_t
 
sig
);

363 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/efm32/common/rmu_common.h

22 #¥agm®
⁄˚


24 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

25 
	~<lib›ícm3/cm3/comm⁄.h
>

29 
	#RMU_CTRL
 
	`MMIO32
(
RMU_BASE
 + 0x00)

	)

30 
	#RMU_RSTCAUSE
 
	`MMIO32
(
RMU_BASE
 + 0x04)

	)

31 
	#RMU_CMD
 
	`MMIO32
(
RMU_BASE
 + 0x08)

	)

34 
	#RMU_CTRL_BURSTEN
 (1 << 1)

	)

35 
	#RMU_CTRL_LOCKUPRDIS
 (1 << 0)

	)

38 
	#RMU_RSTCAUSE_BUMODERST
 (1 << 15)

	)

39 
	#RMU_RSTCAUSE_BUBODREG
 (1 << 14)

	)

40 
	#RMU_RSTCAUSE_BUBODUNREG
 (1 << 13)

	)

41 
	#RMU_RSTCAUSE_BUBODBUVIN
 (1 << 12)

	)

42 
	#RMU_RSTCAUSE_BUBODVDDDREG
 (1 << 11)

	)

43 
	#RMU_RSTCAUSE_BODAVDD1
 (1 << 10)

	)

44 
	#RMU_RSTCAUSE_BODAVDD0
 (1 << 9)

	)

45 
	#RMU_RSTCAUSE_EM4WURST
 (1 << 8)

	)

46 
	#RMU_RSTCAUSE_EM4RST
 (1 << 7)

	)

47 
	#RMU_RSTCAUSE_SYSREQRST
 (1 << 6)

	)

48 
	#RMU_RSTCAUSE_LOCKUPRST
 (1 << 5)

	)

49 
	#RMU_RSTCAUSE_WDOGRST
 (1 << 4)

	)

50 
	#RMU_RSTCAUSE_EXTRST
 (1 << 3)

	)

51 
	#RMU_RSTCAUSE_BODREGRST
 (1 << 2)

	)

52 
	#RMU_RSTCAUSE_BODUNREGRST
 (1 << 1)

	)

53 
	#RMU_RSTCAUSE_PORST
 (1 << 0)

	)

56 
	#RMU_CMD_RCCLR
 (1 << 0)

	)

	@lib/libopencm3/include/libopencm3/efm32/common/rtc_common.h

22 #¥agm®
⁄˚


24 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

25 
	~<lib›ícm3/cm3/comm⁄.h
>

29 
	#RTC_CTRL
 (
RTC_BASE
 + 0x000)

	)

30 
	#RTC_CNT
 (
RTC_BASE
 + 0x004)

	)

31 
	#RTC_COMP0
 (
RTC_BASE
 + 0x008)

	)

32 
	#RTC_COMP1
 (
RTC_BASE
 + 0x00C)

	)

33 
	#RTC_IF
 (
RTC_BASE
 + 0x010)

	)

34 
	#RTC_IFS
 (
RTC_BASE
 + 0x014)

	)

35 
	#RTC_IFC
 (
RTC_BASE
 + 0x018)

	)

36 
	#RTC_IEN
 (
RTC_BASE
 + 0x01C)

	)

37 
	#RTC_FREEZE
 (
RTC_BASE
 + 0x020)

	)

38 
	#RTC_SYNCBUSY
 (
RTC_BASE
 + 0x024)

	)

41 
	#RTC_CTRL_COMP0TOP
 (1 << 2)

	)

42 
	#RTC_CTRL_DEBUGRUN
 (1 << 1)

	)

43 
	#RTC_CTRL_EN
 (1 << 0)

	)

46 
	#RTC_IF_COMP1
 (1 << 2)

	)

47 
	#RTC_IF_COMP0
 (1 << 1)

	)

48 
	#RTC_IF_OF
 (1 << 0)

	)

51 
	#RTC_IFS_COMP1
 (1 << 2)

	)

52 
	#RTC_IFS_COMP0
 (1 << 1)

	)

53 
	#RTC_IFS_OF
 (1 << 0)

	)

56 
	#RTC_IFC_COMP1
 (1 << 2)

	)

57 
	#RTC_IFC_COMP0
 (1 << 1)

	)

58 
	#RTC_IFC_OF
 (1 << 0)

	)

61 
	#RTC_IFE_COMP1
 (1 << 2)

	)

62 
	#RTC_IFE_COMP0
 (1 << 1)

	)

63 
	#RTC_IFE_OF
 (1 << 0)

	)

66 
	#RTC_FREEZE_REGFREEZE
 (1 << 0)

	)

69 
	#RTC_SYNCBUSY_COMP1
 (1 << 2)

	)

70 
	#RTC_SYNCBUSY_COMP0
 (1 << 1)

	)

71 
	#RTC_SYNCBUSY_CTRL
 (1 << 0)

	)

	@lib/libopencm3/include/libopencm3/efm32/common/timer_common.h

22 #¥agm®
⁄˚


24 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

25 
	~<lib›ícm3/cm3/comm⁄.h
>

29 
	#TIMER_CTRL
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x000)

	)

30 
	#TIMER_CMD
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x004)

	)

31 
	#TIMER_STATUS
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x008)

	)

32 
	#TIMER_IEN
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x00C)

	)

33 
	#TIMER_IF
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x010)

	)

34 
	#TIMER_IFS
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x014)

	)

35 
	#TIMER_IFC
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x018)

	)

36 
	#TIMER_TOP
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x01C)

	)

37 
	#TIMER_TOPB
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x020)

	)

38 
	#TIMER_CNT
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x024)

	)

39 
	#TIMER_ROUTE
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x028)

	)

41 
	#TIMER_CCx_CTRL
(
ba£
, 
x
Ë
	`MMIO32
((ba£Ë+ 0x030 + (0x10 * (x)))

	)

42 
	#TIMER_CCx_CCV
(
ba£
, 
x
Ë
	`MMIO32
((ba£Ë+ 0x034 + (0x10 * (x)))

	)

43 
	#TIMER_CCx_CCVP
(
ba£
, 
x
Ë
	`MMIO32
((ba£Ë+ 0x038 + (0x10 * (x)))

	)

44 
	#TIMER_CCx_CCVB
(
ba£
, 
x
Ë
	`MMIO32
((ba£Ë+ 0x03C + (0x10 * (x)))

	)

46 
	#TIMER_CC0_CTRL
(
ba£
Ë
	`TIMER_CCx_CTRL
(ba£, 0)

	)

47 
	#TIMER_CC0_CCV
(
ba£
Ë
	`TIMER_CCx_CCV
(ba£, 0)

	)

48 
	#TIMER_CC0_CCVP
(
ba£
Ë
	`TIMER_CCx_CCVP
(ba£, 0)

	)

49 
	#TIMER_CC0_CCVB
(
ba£
Ë
	`TIMER_CCx_CCVB
(ba£, 0)

	)

51 
	#TIMER_CC1_CTRL
(
ba£
Ë
	`TIMER_CCx_CTRL
(ba£, 1)

	)

52 
	#TIMER_CC1_CCV
(
ba£
Ë
	`TIMER_CCx_CCV
(ba£, 1)

	)

53 
	#TIMER_CC1_CCVP
(
ba£
Ë
	`TIMER_CCx_CCVP
(ba£, 1)

	)

54 
	#TIMER_CC1_CCVB
(
ba£
Ë
	`TIMER_CCx_CCVB
(ba£, 1)

	)

56 
	#TIMER_CC2_CTRL
(
ba£
Ë
	`TIMER_CCx_CTRL
(ba£, 2)

	)

57 
	#TIMER_CC2_CCV
(
ba£
Ë
	`TIMER_CCx_CCV
(ba£, 2)

	)

58 
	#TIMER_CC2_CCVP
(
ba£
Ë
	`TIMER_CCx_CCVP
(ba£, 2)

	)

59 
	#TIMER_CC2_CCVB
(
ba£
Ë
	`TIMER_CCx_CCVB
(ba£, 2)

	)

61 
	#TIMER_DTCTRL
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x070)

	)

62 
	#TIMER_DTTIME
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x074)

	)

63 
	#TIMER_DTFC
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x078)

	)

64 
	#TIMER_DTOGEN
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x07C)

	)

65 
	#TIMER_DTFAULT
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x080)

	)

66 
	#TIMER_DTFAULTC
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x084)

	)

67 
	#TIMER_DTLOCK
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x088)

	)

70 
	#TIMER_CTRL_RSSCOIST
 (1 << 29)

	)

71 
	#TIMER_CTRL_ATI
 (1 << 28)

	)

73 
	#TIMER_CTRL_PRESC_SHIFT
 (24)

	)

74 
	#TIMER_CTRL_PRESC_MASK
 (0xF << 
TIMER_CTRL_PRESC_SHIFT
)

	)

75 
	#TIMER_CTRL_PRESC
(
v
) \

76 (((
v
Ë<< 
TIMER_CTRL_PRESC_SHIFT
Ë& 
TIMER_CTRL_PRESC_MASK
)

	)

77 
	#TIMER_CTRL_PRESC_DIV1
 0

	)

78 
	#TIMER_CTRL_PRESC_DIV2
 1

	)

79 
	#TIMER_CTRL_PRESC_DIV4
 2

	)

80 
	#TIMER_CTRL_PRESC_DIV8
 3

	)

81 
	#TIMER_CTRL_PRESC_DIV16
 4

	)

82 
	#TIMER_CTRL_PRESC_DIV32
 5

	)

83 
	#TIMER_CTRL_PRESC_DIV64
 6

	)

84 
	#TIMER_CTRL_PRESC_DIV128
 7

	)

85 
	#TIMER_CTRL_PRESC_DIV256
 8

	)

86 
	#TIMER_CTRL_PRESC_DIV512
 9

	)

87 
	#TIMER_CTRL_PRESC_DIV1024
 10

	)

88 
	#TIMER_CTRL_PRESC_NODIV
 
TIMER_CTRL_PRESC_DIV1


	)

90 
	#TIMER_CTRL_CLKSEL_SHIFT
 (16)

	)

91 
	#TIMER_CTRL_CLKSEL_MASK
 (0x3 << 
TIMER_CTRL_CLKSEL_SHIFT
)

	)

92 
	#TIMER_CTRL_CLKSEL
(
v
) \

93 (((
v
Ë<< 
TIMER_CTRL_CLKSEL_SHIFT
Ë& 
TIMER_CTRL_CLKSEL_MASK
)

	)

94 
	#TIMER_CTRL_CLKSEL_PRESCHFPERCLK
 0

	)

95 
	#TIMER_CTRL_CLKSEL_CC1
 1

	)

96 
	#TIMER_CTRL_CLKSEL_TIMEROUF
 2

	)

98 
	#TIMER_CTRL_X2CNT
 (1 << 13)

	)

100 
	#TIMER_CTRL_FALLA_SHIFT
 (10)

	)

101 
	#TIMER_CTRL_FALLA_MASK
 (0x3 << 
TIMER_CTRL_FALLA_SHIFT
)

	)

102 
	#TIMER_CTRL_FALLA
(
v
) \

103 (((
v
Ë<< 
TIMER_CTRL_FALLA_SHIFT
Ë& 
TIMER_CTRL_FALLA_MASK
)

	)

104 
	#TIMER_CTRL_FALLA_NONE
 0

	)

105 
	#TIMER_CTRL_FALLA_START
 1

	)

106 
	#TIMER_CTRL_FALLA_STOP
 2

	)

107 
	#TIMER_CTRL_FALLA_RELOADSTART
 3

	)

109 
	#TIMER_CTRL_RISEA_SHIFT
 (8)

	)

110 
	#TIMER_CTRL_RISEA_MASK
 (0x3 << 
TIMER_CTRL_RISEA_SHIFT
)

	)

111 
	#TIMER_CTRL_RISEA
(
v
) \

112 (((
v
Ë<< 
TIMER_CTRL_RISEA_SHIFT
Ë& 
TIMER_CTRL_RISEA_MASK
)

	)

113 
	#TIMER_CTRL_RISEA_NONE
 0

	)

114 
	#TIMER_CTRL_RISEA_START
 1

	)

115 
	#TIMER_CTRL_RISEA_STOP
 2

	)

116 
	#TIMER_CTRL_RISEA_RELOADSTART
 3

	)

124 
	#TIMER_CTRL_DMACLRACT
 (1 << 7)

	)

125 
	#TIMER_CTRL_DEBUGRUN
 (1 << 6)

	)

126 
	#TIMER_CTRL_QDM
 (1 << 5)

	)

127 
	#TIMER_CTRL_OSMEN
 (1 << 4)

	)

128 
	#TIMER_CTRL_SYNC
 (1 << 3)

	)

130 
	#TIMER_CTRL_MODE_SHIFT
 (0)

	)

131 
	#TIMER_CTRL_MODE_MASK
 (0x3 << 
TIMER_CTRL_MODE_SHIFT
)

	)

132 
	#TIMER_CTRL_MODE
(
v
) \

133 (((
v
Ë<< 
TIMER_CTRL_MODE_SHIFT
Ë& 
TIMER_CTRL_MODE_MASK
)

	)

134 
	#TIMER_CTRL_MODE_UP
 0

	)

135 
	#TIMER_CTRL_MODE_DOWN
 1

	)

136 
	#TIMER_CTRL_MODE_UPDOWN
 2

	)

137 
	#TIMER_CTRL_MODE_QDEC
 3

	)

140 
	#TIMER_CMD_STOP
 (1 << 1)

	)

141 
	#TIMER_CMD_START
 (1 << 0)

	)

144 
	#TIMER_STATUS_CCPOLx
(
x
Ë(1 << ((xË+ 24))

	)

145 
	#TIMER_STATUS_CCPOL2
 
	`TIMER_STATUS_CCPOLx
(2)

	)

146 
	#TIMER_STATUS_CCPOL1
 
	`TIMER_STATUS_CCPOLx
(1)

	)

147 
	#TIMER_STATUS_CCPOL0
 
	`TIMER_STATUS_CCPOLx
(0)

	)

149 
	#TIMER_STATUS_ICVx
(
x
Ë(1 << ((xË+ 16))

	)

150 
	#TIMER_STATUS_ICV2
 
	`TIMER_STATUS_ICVx
(2)

	)

151 
	#TIMER_STATUS_ICV1
 
	`TIMER_STATUS_ICVx
(1)

	)

152 
	#TIMER_STATUS_ICV0
 
	`TIMER_STATUS_ICVx
(0)

	)

154 
	#TIMER_STATUS_CCVBVx
(
x
Ë(1 << ((xË+ 8))

	)

155 
	#TIMER_STATUS_CCVBV2
 
	`TIMER_STATUS_CCVBVx
(2)

	)

156 
	#TIMER_STATUS_CCVBV1
 
	`TIMER_STATUS_CCVBVx
(1)

	)

157 
	#TIMER_STATUS_CCVBV0
 
	`TIMER_STATUS_CCVBVx
(0)

	)

159 
	#TIMER_STATUS_TOPBV
 (1 << 2)

	)

160 
	#TIMER_STATUS_DIR
 (1 << 1)

	)

161 
	#TIMER_STATUS_RUNNING
 (1 << 0)

	)

164 
	#TIMER_IEN_ICBOFx
(
x
Ë(1 << ((xË+ 8))

	)

165 
	#TIMER_IEN_ICBOF0
 
	`TIMER_IEN_ICBOFx
(0)

	)

166 
	#TIMER_IEN_ICBOF1
 
	`TIMER_IEN_ICBOFx
(1)

	)

167 
	#TIMER_IEN_ICBOF2
 
	`TIMER_IEN_ICBOFx
(2)

	)

169 
	#TIMER_IEN_CCx
(
x
Ë(1 << ((xË+ 4))

	)

170 
	#TIMER_IEN_CC0
 
	`TIMER_IEN_CCx
(0)

	)

171 
	#TIMER_IEN_CC1
 
	`TIMER_IEN_CCx
(1)

	)

172 
	#TIMER_IEN_CC2
 
	`TIMER_IEN_CCx
(2)

	)

174 
	#TIMER_IEN_UF
 (1 << 1)

	)

175 
	#TIMER_IEN_OF
 (1 << 0)

	)

179 
	#TIMER_IF_ICBOFx
(
x
Ë(1 << ((xË+ 8))

	)

180 
	#TIMER_IF_ICBOF0
 
	`TIMER_IF_ICBOFx
(0)

	)

181 
	#TIMER_IF_ICBOF1
 
	`TIMER_IF_ICBOFx
(1)

	)

182 
	#TIMER_IF_ICBOF2
 
	`TIMER_IF_ICBOFx
(2)

	)

184 
	#TIMER_IF_CCx
(
x
Ë(1 << ((xË+ 4))

	)

185 
	#TIMER_IF_CC0
 
	`TIMER_IF_CCx
(0)

	)

186 
	#TIMER_IF_CC1
 
	`TIMER_IF_CCx
(1)

	)

187 
	#TIMER_IF_CC2
 
	`TIMER_IF_CCx
(2)

	)

189 
	#TIMER_IF_UF
 (1 << 1)

	)

190 
	#TIMER_IF_OF
 (1 << 0)

	)

193 
	#TIMER_IFS_ICBOFx
(
x
Ë(1 << ((xË+ 8))

	)

194 
	#TIMER_IFS_ICBOF0
 
	`TIMER_IFS_ICBOFx
(0)

	)

195 
	#TIMER_IFS_ICBOF1
 
	`TIMER_IFS_ICBOFx
(1)

	)

196 
	#TIMER_IFS_ICBOF2
 
	`TIMER_IFS_ICBOFx
(2)

	)

198 
	#TIMER_IFS_CCx
(
x
Ë(1 << ((xË+ 4))

	)

199 
	#TIMER_IFS_CC0
 
	`TIMER_IFS_CCx
(0)

	)

200 
	#TIMER_IFS_CC1
 
	`TIMER_IFS_CCx
(1)

	)

201 
	#TIMER_IFS_CC2
 
	`TIMER_IFS_CCx
(2)

	)

203 
	#TIMER_IFS_UF
 (1 << 1)

	)

204 
	#TIMER_IFS_OF
 (1 << 0)

	)

208 
	#TIMER_IFC_ICBOFx
(
x
Ë(1 << ((xË+ 8))

	)

209 
	#TIMER_IFC_ICBOF0
 
	`TIMER_IFC_ICBOFx
(0)

	)

210 
	#TIMER_IFC_ICBOF1
 
	`TIMER_IFC_ICBOFx
(1)

	)

211 
	#TIMER_IFC_ICBOF2
 
	`TIMER_IFC_ICBOFx
(2)

	)

213 
	#TIMER_IFC_CCx
(
x
Ë(1 << ((xË+ 4))

	)

214 
	#TIMER_IFC_CC0
 
	`TIMER_IFC_CCx
(0)

	)

215 
	#TIMER_IFC_CC1
 
	`TIMER_IFC_CCx
(1)

	)

216 
	#TIMER_IFC_CC2
 
	`TIMER_IFC_CCx
(2)

	)

218 
	#TIMER_IFC_UF
 (1 << 1)

	)

219 
	#TIMER_IFC_OF
 (1 << 0)

	)

222 
	#TIMER_ROUTE_LOCATION_SHIFT
 (16)

	)

223 
	#TIMER_ROUTE_LOCATION_MASK
 (0x7 << 
TIMER_ROUTE_LOCATION_SHIFT
)

	)

224 
	#TIMER_ROUTE_LOCATION
(
v
) \

225 (((
v
Ë<< 
TIMER_ROUTE_LOCATION_SHIFT
Ë& 
TIMER_ROUTE_LOCATION_MASK
)

	)

226 
	#TIMER_ROUTE_LOCATION_LOCx
(
x
Ë
	`TIMER_ROUTE_LOCATION
(x)

	)

227 
	#TIMER_ROUTE_LOCATION_LOC0
 0

	)

228 
	#TIMER_ROUTE_LOCATION_LOC1
 1

	)

229 
	#TIMER_ROUTE_LOCATION_LOC2
 2

	)

230 
	#TIMER_ROUTE_LOCATION_LOC3
 3

	)

231 
	#TIMER_ROUTE_LOCATION_LOC4
 4

	)

232 
	#TIMER_ROUTE_LOCATION_LOC5
 5

	)

234 
	#TIMER_ROUTE_CDTIxPEN
(
x
Ë(1 << (8 + (x)))

	)

235 
	#TIMER_ROUTE_CDTI0PEN
 
	`TIMER_ROUTE_CDTIxPEN
(0)

	)

236 
	#TIMER_ROUTE_CDTI1PEN
 
	`TIMER_ROUTE_CDTIxPEN
(1)

	)

237 
	#TIMER_ROUTE_CDTI2PEN
 
	`TIMER_ROUTE_CDTIxPEN
(2)

	)

239 
	#TIMER_ROUTE_CCxPEN
(
x
Ë(1 << (0 + (x)))

	)

240 
	#TIMER_ROUTE_CC0PEN
 
	`TIMER_ROUTE_CCxPEN
(0)

	)

241 
	#TIMER_ROUTE_CC1PEN
 
	`TIMER_ROUTE_CCxPEN
(1)

	)

242 
	#TIMER_ROUTE_CC2PEN
 
	`TIMER_ROUTE_CCxPEN
(2)

	)

245 
	#TIMER_CC_CTRL_ICEVCTRL_SHIFT
 (26)

	)

246 
	#TIMER_CC_CTRL_ICEVCTRL_MASK
 (0x3 << 
TIMER_CC_CTRL_ICEVCTRL_SHIFT
)

	)

247 
	#TIMER_CC_CTRL_ICEVCTRL
(
v
) \

248 (((
v
Ë<< 
TIMER_CC_CTRL_ICEVCTRL_SHIFT
Ë& 
TIMER_CC_CTRL_ICEVCTRL_MASK
)

	)

249 
	#TIMER_CC_CTRL_ICEVCTRL_EVERYEDGE
 0

	)

250 
	#TIMER_CC_CTRL_ICEVCTRL_EVERYSECONDEDGE
 1

	)

251 
	#TIMER_CC_CTRL_ICEVCTRL_RISING
 2

	)

252 
	#TIMER_CC_CTRL_ICEVCTRL_FALLING
 3

	)

254 
	#TIMER_CC_CTRL_ICEVCTRL_EVERY_EDGE
 \

255 
TIMER_CC_CTRL_ICEVCTRL_EVERYEDGE


	)

256 
	#TIMER_CC_CTRL_ICEVCTRL_EVERY_SECOND_EDGE
 \

257 
TIMER_CC_CTRL_ICEVCTRL_EVERYSECONDEDGE


	)

259 
	#TIMER_CC_CTRL_ICEDGE_SHIFT
 (24)

	)

260 
	#TIMER_CC_CTRL_ICEDGE_MASK
 (0x3 << 
TIMER_CC_CTRL_ICEDGE_SHIFT
)

	)

261 
	#TIMER_CC_CTRL_ICEDGE
(
v
) \

262 (((
v
Ë<< 
TIMER_CC_CTRL_ICEDGE_SHIFT
Ë& 
TIMER_CC_CTRL_ICEDGE_MASK
)

	)

263 
	#TIMER_CC_CTRL_ICEDGE_RISING
 0

	)

264 
	#TIMER_CC_CTRL_ICEDGE_FALLING
 1

	)

265 
	#TIMER_CC_CTRL_ICEDGE_BOTH
 2

	)

266 
	#TIMER_CC_CTRL_ICEDGE_NONE
 3

	)

268 
	#TIMER_CC_CTRL_FILT
 (1 << 21)

	)

269 
	#TIMER_CC_CTRL_INSEL
 (1 << 21)

	)

272 
	#TIMER_CC_CTRL_PRSSEL_SHIFT
 (16)

	)

273 
	#TIMER_CC_CTRL_PRSSEL_MASK
 (0xF << 
TIMER_CC_CTRL_PRSSEL_SHIFT
)

	)

274 
	#TIMER_CC_CTRL_PRSSEL
(
v
) \

275 (((
v
Ë<< 
TIMER_CC_CTRL_PRSSEL_SHIFT
Ë& 
TIMER_CC_CTRL_PRSSEL_MASK
)

	)

276 
	#TIMER_CC_CTRL_PRSSEL_PRSCHx
(
x
Ë
	`TIMER_CC_CTRL_PRSSEL
(x)

	)

277 
	#TIMER_CC_CTRL_PRSSEL_PRSCH0
 0

	)

278 
	#TIMER_CC_CTRL_PRSSEL_PRSCH1
 1

	)

279 
	#TIMER_CC_CTRL_PRSSEL_PRSCH2
 2

	)

280 
	#TIMER_CC_CTRL_PRSSEL_PRSCH3
 3

	)

281 
	#TIMER_CC_CTRL_PRSSEL_PRSCH4
 4

	)

282 
	#TIMER_CC_CTRL_PRSSEL_PRSCH5
 5

	)

283 
	#TIMER_CC_CTRL_PRSSEL_PRSCH6
 6

	)

284 
	#TIMER_CC_CTRL_PRSSEL_PRSCH7
 7

	)

285 
	#TIMER_CC_CTRL_PRSSEL_PRSCH8
 8

	)

286 
	#TIMER_CC_CTRL_PRSSEL_PRSCH9
 9

	)

287 
	#TIMER_CC_CTRL_PRSSEL_PRSCH10
 10

	)

288 
	#TIMER_CC_CTRL_PRSSEL_PRSCH11
 11

	)

290 
	#TIMER_CC_CTRL_CUFOA_SHIFT
 (12)

	)

291 
	#TIMER_CC_CTRL_CUFOA_MASK
 (0x3 << 
TIMER_CC_CTRL_CUFOA_SHIFT
)

	)

292 
	#TIMER_CC_CTRL_CUFOA
(
v
) \

293 (((
v
Ë<< 
TIMER_CC_CTRL_CUFOA_SHIFT
Ë& 
TIMER_CC_CTRL_CUFOA_MASK
)

	)

294 
	#TIMER_CC_CTRL_CUFOA_NONE
 0

	)

295 
	#TIMER_CC_CTRL_CUFOA_TOGGLE
 1

	)

296 
	#TIMER_CC_CTRL_CUFOA_CLEAR
 2

	)

297 
	#TIMER_CC_CTRL_CUFOA_SET
 3

	)

299 
	#TIMER_CC_CTRL_COFOA_SHIFT
 (10)

	)

300 
	#TIMER_CC_CTRL_COFOA_MASK
 (0x3 << 
TIMER_CC_CTRL_COFOA_SHIFT
)

	)

301 
	#TIMER_CC_CTRL_COFOA
(
v
) \

302 (((
v
Ë<< 
TIMER_CC_CTRL_COFOA_SHIFT
Ë& 
TIMER_CC_CTRL_COFOA_MASK
)

	)

303 
	#TIMER_CC_CTRL_COFOA_NONE
 0

	)

304 
	#TIMER_CC_CTRL_COFOA_TOGGLE
 1

	)

305 
	#TIMER_CC_CTRL_COFOA_CLEAR
 2

	)

306 
	#TIMER_CC_CTRL_COFOA_SET
 3

	)

308 
	#TIMER_CC_CTRL_CMOA_SHIFT
 (8)

	)

309 
	#TIMER_CC_CTRL_CMOA_MASK
 (0x3 << 
TIMER_CC_CTRL_CMOA_SHIFT
)

	)

310 
	#TIMER_CC_CTRL_CMOA
(
v
) \

311 (((
v
Ë<< 
TIMER_CC_CTRL_CMOA_SHIFT
Ë& 
TIMER_CC_CTRL_CMOA_MASK
)

	)

312 
	#TIMER_CC_CTRL_CMOA_NONE
 0

	)

313 
	#TIMER_CC_CTRL_CMOA_TOGGLE
 1

	)

314 
	#TIMER_CC_CTRL_CMOA_CLEAR
 2

	)

315 
	#TIMER_CC_CTRL_CMOA_SET
 3

	)

317 
	#TIMER_CC_CTRL_COIST
 (1 << 4)

	)

318 
	#TIMER_CC_CTRL_OUTINV
 (1 << 2)

	)

320 
	#TIMER_CC_CTRL_MODE_SHIFT
 (0)

	)

321 
	#TIMER_CC_CTRL_MODE_MASK
 (0x3 << 
TIMER_CC_CTRL_MODE_SHIFT
)

	)

322 
	#TIMER_CC_CTRL_MODE
(
v
) \

323 (((
v
Ë<< 
TIMER_CC_CTRL_MODE_SHIFT
Ë& 
TIMER_CC_CTRL_MODE_MASK
)

	)

324 
	#TIMER_CC_CTRL_MODE_OFF
 0

	)

325 
	#TIMER_CC_CTRL_MODE_INPUTCAPTURE
 1

	)

326 
	#TIMER_CC_CTRL_MODE_OUTPUTCOMPARE
 2

	)

327 
	#TIMER_CC_CTRL_MODE_PWM
 3

	)

329 
	#TIMER_CC_CTRL_MODE_INPUT_CAPTURE
 \

330 
TIMER_CC_CTRL_MODE_INPUTCAPTURE


	)

331 
	#TIMER_CC_CTRL_MODE_OUTPUT_CAPTURE
 \

332 
TIMER_CC_CTRL_MODE_OUTPUTCAPTURE


	)

335 
	#TIMER_DTCTRL_DTPRSEN
 (1 << 24)

	)

337 
	#TIMER_DTCTRL_DTPRSSEL_SHIFT
 (4)

	)

338 
	#TIMER_DTCTRL_DTPRSSEL_MASK
 (0xF << 
TIMER_DTCTRL_DTPRSSEL_SHIFT
)

	)

339 
	#TIMER_DTCTRL_DTPRSSEL
(
v
) \

340 (((
v
Ë<< 
TIMER_DTCTRL_DTPRSSEL_SHIFT
Ë& 
TIMER_DTCTRL_DTPRSSEL_MASK
)

	)

341 
	#TIMER_DTCTRL_DTPRSSEL_PRSCHx
(
x
Ë
	`TIMER_DTCTRL_DTPRSSEL
(x)

	)

342 
	#TIMER_DTCTRL_DTPRSSEL_PRSCH0
 0

	)

343 
	#TIMER_DTCTRL_DTPRSSEL_PRSCH1
 1

	)

344 
	#TIMER_DTCTRL_DTPRSSEL_PRSCH2
 2

	)

345 
	#TIMER_DTCTRL_DTPRSSEL_PRSCH3
 3

	)

346 
	#TIMER_DTCTRL_DTPRSSEL_PRSCH4
 4

	)

347 
	#TIMER_DTCTRL_DTPRSSEL_PRSCH5
 5

	)

348 
	#TIMER_DTCTRL_DTPRSSEL_PRSCH6
 6

	)

349 
	#TIMER_DTCTRL_DTPRSSEL_PRSCH7
 7

	)

350 
	#TIMER_DTCTRL_DTPRSSEL_PRSCH8
 8

	)

351 
	#TIMER_DTCTRL_DTPRSSEL_PRSCH9
 9

	)

352 
	#TIMER_DTCTRL_DTPRSSEL_PRSCH10
 10

	)

353 
	#TIMER_DTCTRL_DTPRSSEL_PRSCH11
 11

	)

355 
	#TIMER_DTCTRL_DTCINV
 (1 << 3)

	)

356 
	#TIMER_DTCTRL_DTIPOL
 (1 << 2)

	)

357 
	#TIMER_DTCTRL_DTDAS
 (1 << 1)

	)

358 
	#TIMER_DTCTRL_DTEN
 (1 << 0)

	)

361 
	#TIMER_DTTIME_DTFALLT_SHIFT
 (16)

	)

362 
	#TIMER_DTTIME_DTFALLT_MASK
 (0x3F << 
TIMER_DTTIME_DTFALLT_SHIFT
)

	)

363 
	#TIMER_DTTIME_DTFALLT
(
v
) \

364 (((
v
Ë<< 
TIMER_DTTIME_DTFALLT_SHIFT
Ë& 
TIMER_DTTIME_DTFALLT_MASK
)

	)

366 
	#TIMER_DTTIME_DTRISET_SHIFT
 (8)

	)

367 
	#TIMER_DTTIME_DTRISET_MASK
 (0x3F << 
TIMER_DTTIME_DTRISET_SHIFT
)

	)

368 
	#TIMER_DTTIME_DTRISET
(
v
) \

369 (((
v
Ë<< 
TIMER_DTTIME_DTRISET_SHIFT
Ë& 
TIMER_DTTIME_DTRISET_MASK
)

	)

372 
	#TIMER_DTTIME_DTPRESC_SHIFT
 (0)

	)

373 
	#TIMER_DTTIME_DTPRESC_MASK
 (0xF << 
TIMER_DTTIME_DTPRESC_SHIFT
)

	)

374 
	#TIMER_DTTIME_DTPRESC
(
v
) \

375 (((
v
Ë<< 
TIMER_DTTIME_DTPRESC_SHIFT
Ë& 
TIMER_DTTIME_DTPRESC_MASK
)

	)

376 
	#TIMER_DTTIME_DTPRESC_DIV1
 0

	)

377 
	#TIMER_DTTIME_DTPRESC_DIV2
 1

	)

378 
	#TIMER_DTTIME_DTPRESC_DIV4
 2

	)

379 
	#TIMER_DTTIME_DTPRESC_DIV8
 3

	)

380 
	#TIMER_DTTIME_DTPRESC_DIV16
 4

	)

381 
	#TIMER_DTTIME_DTPRESC_DIV32
 5

	)

382 
	#TIMER_DTTIME_DTPRESC_DIV64
 6

	)

383 
	#TIMER_DTTIME_DTPRESC_DIV128
 7

	)

384 
	#TIMER_DTTIME_DTPRESC_DIV256
 8

	)

385 
	#TIMER_DTTIME_DTPRESC_DIV512
 8

	)

386 
	#TIMER_DTTIME_DTPRESC_DIV1024
 10

	)

387 
	#TIMER_DTTIME_DTPRESC_NODIV
 
TIMER_DTTIME_DTPRESC_DIV1


	)

390 
	#TIMER_DTFC_DTLOCKUPFEN
 (1 << 27)

	)

391 
	#TIMER_DTFC_DTDBGFEN
 (1 << 26)

	)

392 
	#TIMER_DTFC_DTPRS1FEN
 (1 << 25)

	)

393 
	#TIMER_DTFC_DTPRS0FEN
 (1 << 24)

	)

395 
	#TIMER_DTFC_DTFA_SHIFT
 (16)

	)

396 
	#TIMER_DTFC_DTFA_MASK
 (0x3 << 
TIMER_DTFC_DTFA_SHIFT
)

	)

397 
	#TIMER_DTFC_DTFA
(
v
) \

398 (((
v
Ë<< 
TIMER_DTFC_DTFA_SHIFT
Ë& 
TIMER_DTFC_DTFA_MASK
)

	)

399 
	#TIMER_DTFC_DTFA_NONE
 0

	)

400 
	#TIMER_DTFC_DTFA_INACTIVE
 1

	)

401 
	#TIMER_DTFC_DTFA_CLEAR
 2

	)

402 
	#TIMER_DTFC_DTFA_TRISTATE
 3

	)

404 
	#TIMER_DTFC_DTPRS1FSEL_SHIFT
 (8)

	)

405 
	#TIMER_DTFC_DTPRS1FSEL_MASK
 (0x3 << 
TIMER_DTFC_DTPRS1FSEL_SHIFT
)

	)

406 
	#TIMER_DTFC_DTPRS1FSEL
(
v
) \

407 (((
v
Ë<< 
TIMER_DTFC_DTPRS1FSEL_SHIFT
Ë& 
TIMER_DTFC_DTPRS1FSEL_MASK
)

	)

408 
	#TIMER_DTFC_DTPRS1FSEL_PRSCHx
(
x
Ë
	`TIMER_DTFC_DTPRS1FSEL
(x)

	)

409 
	#TIMER_DTFC_DTPRS1FSEL_PRSCH0
 0

	)

410 
	#TIMER_DTFC_DTPRS1FSEL_PRSCH1
 1

	)

411 
	#TIMER_DTFC_DTPRS1FSEL_PRSCH2
 2

	)

412 
	#TIMER_DTFC_DTPRS1FSEL_PRSCH3
 3

	)

413 
	#TIMER_DTFC_DTPRS1FSEL_PRSCH4
 4

	)

414 
	#TIMER_DTFC_DTPRS1FSEL_PRSCH5
 5

	)

415 
	#TIMER_DTFC_DTPRS1FSEL_PRSCH6
 6

	)

416 
	#TIMER_DTFC_DTPRS1FSEL_PRSCH7
 7

	)

418 
	#TIMER_DTFC_DTPRS0FSEL_SHIFT
 (8)

	)

419 
	#TIMER_DTFC_DTPRS0FSEL_MASK
 (0x3 << 
TIMER_DTFC_DTPRS0FSEL_SHIFT
)

	)

420 
	#TIMER_DTFC_DTPRS0FSEL
(
v
) \

421 (((
v
Ë<< 
TIMER_DTFC_DTPRS0FSEL_SHIFT
Ë& 
TIMER_DTFC_DTPRS0FSEL_MASK
)

	)

422 
	#TIMER_DTFC_DTPRS0FSEL_PRSCHx
(
x
Ë
	`TIMER_DTFC_DTPRS0FSEL
(x)

	)

423 
	#TIMER_DTFC_DTPRS0FSEL_PRSCH0
 0

	)

424 
	#TIMER_DTFC_DTPRS0FSEL_PRSCH1
 1

	)

425 
	#TIMER_DTFC_DTPRS0FSEL_PRSCH2
 2

	)

426 
	#TIMER_DTFC_DTPRS0FSEL_PRSCH3
 3

	)

427 
	#TIMER_DTFC_DTPRS0FSEL_PRSCH4
 4

	)

428 
	#TIMER_DTFC_DTPRS0FSEL_PRSCH5
 5

	)

429 
	#TIMER_DTFC_DTPRS0FSEL_PRSCH6
 6

	)

430 
	#TIMER_DTFC_DTPRS0FSEL_PRSCH7
 7

	)

433 
	#TIMER_DTOGEN_DTOGCDTI2EN
 (1 << 5)

	)

434 
	#TIMER_DTOGEN_DTOGCDTI1EN
 (1 << 4)

	)

435 
	#TIMER_DTOGEN_DTOGCDTI0EN
 (1 << 3)

	)

436 
	#TIMER_DTOGEN_DTOGCC2EN
 (1 << 2)

	)

437 
	#TIMER_DTOGEN_DTOGCC1EN
 (1 << 1)

	)

438 
	#TIMER_DTOGEN_DTOGCC0EN
 (1 << 0)

	)

441 
	#TIMER_DTFAULT_DTLOCKUPF
 (1 << 3)

	)

442 
	#TIMER_DTFAULT_DTDBGF
 (1 << 2)

	)

443 
	#TIMER_DTFAULT_DTPRS1F
 (1 << 1)

	)

444 
	#TIMER_DTFAULT_DTPRS0F
 (1 << 0)

	)

447 
	#TIMER_DTFAULTC_TLOCKUPFC
 (1 << 3)

	)

448 
	#TIMER_DTFAULTC_DTDBGFC
 (1 << 2)

	)

449 
	#TIMER_DTFAULTC_DTPRS1FC
 (1 << 1)

	)

450 
	#TIMER_DTFAULTC_DTPRS0FC
 (1 << 0)

	)

453 
	#TIMER_DTLOCK_LOCKKEY_SHIFT
 (0)

	)

454 
	#TIMER_DTLOCK_LOCKKEY_MASK
 (0xFFFF << 
TIMER_DTLOCK_LOCKKEY_SHIFT
)

	)

455 
	#TIMER_DTLOCK_LOCKKEY_UNLOCKED
 (0x0000 << 
TIMER_DTLOCK_LOCKKEY_SHIFT
)

	)

456 
	#TIMER_DTLOCK_LOCKKEY_LOCKED
 (0x0001 << 
TIMER_DTLOCK_LOCKKEY_SHIFT
)

	)

457 
	#TIMER_DTLOCK_LOCKKEY_LOCK
 (0x0000 << 
TIMER_DTLOCK_LOCKKEY_SHIFT
)

	)

458 
	#TIMER_DTLOCK_LOCKKEY_UNLOCK
 (0xCE80 << 
TIMER_DTLOCK_LOCKKEY_SHIFT
)

	)

461 
	#TIMER0
 
TIMER0_BASE


	)

462 
	#TIMER0_CTRL
 
	`TIMER_CTRL
(
TIMER0
)

	)

463 
	#TIMER0_CMD
 
	`TIMER_CMD
(
TIMER0
)

	)

464 
	#TIMER0_STATUS
 
	`TIMER_STATUS
(
TIMER0
)

	)

465 
	#TIMER0_IEN
 
	`TIMER_IEN
(
TIMER0
)

	)

466 
	#TIMER0_IF
 
	`TIMER_IF
(
TIMER0
)

	)

467 
	#TIMER0_IFS
 
	`TIMER_IFS
(
TIMER0
)

	)

468 
	#TIMER0_IFC
 
	`TIMER_IFC
(
TIMER0
)

	)

469 
	#TIMER0_TOP
 
	`TIMER_TOP
(
TIMER0
)

	)

470 
	#TIMER0_TOPB
 
	`TIMER_TOPB
(
TIMER0
)

	)

471 
	#TIMER0_CNT
 
	`TIMER_CNT
(
TIMER0
)

	)

472 
	#TIMER0_ROUTE
 
	`TIMER_ROUTE
(
TIMER0
)

	)

474 
	#TIMER0_CC0_CTRL
 
	`TIMER_CC0_CTRL
(
TIMER0
)

	)

475 
	#TIMER0_CC0_CCV
 
	`TIMER_CC0_CCV
(
TIMER0
)

	)

476 
	#TIMER0_CC0_CCVP
 
	`TIMER_CC0_CCVP
(
TIMER0
)

	)

477 
	#TIMER0_CC0_CCVB
 
	`TIMER_CC0_CCVB
(
TIMER0
)

	)

479 
	#TIMER0_CC1_CTRL
 
	`TIMER_CC1_CTRL
(
TIMER0
)

	)

480 
	#TIMER0_CC1_CCV
 
	`TIMER_CC1_CCV
(
TIMER0
)

	)

481 
	#TIMER0_CC1_CCVP
 
	`TIMER_CC1_CCVP
(
TIMER0
)

	)

482 
	#TIMER0_CC1_CCVB
 
	`TIMER_CC1_CCVB
(
TIMER0
)

	)

484 
	#TIMER0_CC2_CTRL
 
	`TIMER_CC2_CTRL
(
TIMER0
)

	)

485 
	#TIMER0_CC2_CCV
 
	`TIMER_CC2_CCV
(
TIMER0
)

	)

486 
	#TIMER0_CC2_CCVP
 
	`TIMER_CC2_CCVP
(
TIMER0
)

	)

487 
	#TIMER0_CC2_CCVB
 
	`TIMER_CC2_CCVB
(
TIMER0
)

	)

489 
	#TIMER0_DTCTRL
 
	`TIMER_DTCTRL
(
TIMER0
)

	)

490 
	#TIMER0_DTTIME
 
	`TIMER_DTTIME
(
TIMER0
)

	)

491 
	#TIMER0_DTFC
 
	`TIMER_DTFC
(
TIMER0
)

	)

492 
	#TIMER0_DTOGEN
 
	`TIMER_DTOGEN
(
TIMER0
)

	)

493 
	#TIMER0_DTFAULT
 
	`TIMER_DTFAULT
(
TIMER0
)

	)

494 
	#TIMER0_DTFAULTC
 
	`TIMER_DTFAULTC
(
TIMER0
)

	)

495 
	#TIMER0_DTLOCK
 
	`TIMER_DTLOCK
(
TIMER0
)

	)

498 
	#TIMER1
 
TIMER1_BASE


	)

499 
	#TIMER1_CTRL
 
	`TIMER_CTRL
(
TIMER1
)

	)

500 
	#TIMER1_CMD
 
	`TIMER_CMD
(
TIMER1
)

	)

501 
	#TIMER1_STATUS
 
	`TIMER_STATUS
(
TIMER1
)

	)

502 
	#TIMER1_IEN
 
	`TIMER_IEN
(
TIMER1
)

	)

503 
	#TIMER1_IF
 
	`TIMER_IF
(
TIMER1
)

	)

504 
	#TIMER1_IFS
 
	`TIMER_IFS
(
TIMER1
)

	)

505 
	#TIMER1_IFC
 
	`TIMER_IFC
(
TIMER1
)

	)

506 
	#TIMER1_TOP
 
	`TIMER_TOP
(
TIMER1
)

	)

507 
	#TIMER1_TOPB
 
	`TIMER_TOPB
(
TIMER1
)

	)

508 
	#TIMER1_CNT
 
	`TIMER_CNT
(
TIMER1
)

	)

509 
	#TIMER1_ROUTE
 
	`TIMER_ROUTE
(
TIMER1
)

	)

511 
	#TIMER1_CC0_CTRL
 
	`TIMER_CC0_CTRL
(
TIMER1
)

	)

512 
	#TIMER1_CC0_CCV
 
	`TIMER_CC0_CCV
(
TIMER1
)

	)

513 
	#TIMER1_CC0_CCVP
 
	`TIMER_CC0_CCVP
(
TIMER1
)

	)

514 
	#TIMER1_CC0_CCVB
 
	`TIMER_CC0_CCVB
(
TIMER1
)

	)

516 
	#TIMER1_CC1_CTRL
 
	`TIMER_CC1_CTRL
(
TIMER1
)

	)

517 
	#TIMER1_CC1_CCV
 
	`TIMER_CC1_CCV
(
TIMER1
)

	)

518 
	#TIMER1_CC1_CCVP
 
	`TIMER_CC1_CCVP
(
TIMER1
)

	)

519 
	#TIMER1_CC1_CCVB
 
	`TIMER_CC1_CCVB
(
TIMER1
)

	)

521 
	#TIMER1_CC2_CTRL
 
	`TIMER_CC2_CTRL
(
TIMER1
)

	)

522 
	#TIMER1_CC2_CCV
 
	`TIMER_CC2_CCV
(
TIMER1
)

	)

523 
	#TIMER1_CC2_CCVP
 
	`TIMER_CC2_CCVP
(
TIMER1
)

	)

524 
	#TIMER1_CC2_CCVB
 
	`TIMER_CC2_CCVB
(
TIMER1
)

	)

527 
	#TIMER2
 
TIMER2_BASE


	)

528 
	#TIMER2_CTRL
 
	`TIMER_CTRL
(
TIMER2
)

	)

529 
	#TIMER2_CMD
 
	`TIMER_CMD
(
TIMER2
)

	)

530 
	#TIMER2_STATUS
 
	`TIMER_STATUS
(
TIMER2
)

	)

531 
	#TIMER2_IEN
 
	`TIMER_IEN
(
TIMER2
)

	)

532 
	#TIMER2_IF
 
	`TIMER_IF
(
TIMER2
)

	)

533 
	#TIMER2_IFS
 
	`TIMER_IFS
(
TIMER2
)

	)

534 
	#TIMER2_IFC
 
	`TIMER_IFC
(
TIMER2
)

	)

535 
	#TIMER2_TOP
 
	`TIMER_TOP
(
TIMER2
)

	)

536 
	#TIMER2_TOPB
 
	`TIMER_TOPB
(
TIMER2
)

	)

537 
	#TIMER2_CNT
 
	`TIMER_CNT
(
TIMER2
)

	)

538 
	#TIMER2_ROUTE
 
	`TIMER_ROUTE
(
TIMER2
)

	)

540 
	#TIMER2_CC0_CTRL
 
	`TIMER_CC0_CTRL
(
TIMER2
)

	)

541 
	#TIMER2_CC0_CCV
 
	`TIMER_CC0_CCV
(
TIMER2
)

	)

542 
	#TIMER2_CC0_CCVP
 
	`TIMER_CC0_CCVP
(
TIMER2
)

	)

543 
	#TIMER2_CC0_CCVB
 
	`TIMER_CC0_CCVB
(
TIMER2
)

	)

545 
	#TIMER2_CC1_CTRL
 
	`TIMER_CC1_CTRL
(
TIMER2
)

	)

546 
	#TIMER2_CC1_CCV
 
	`TIMER_CC1_CCV
(
TIMER2
)

	)

547 
	#TIMER2_CC1_CCVP
 
	`TIMER_CC1_CCVP
(
TIMER2
)

	)

548 
	#TIMER2_CC1_CCVB
 
	`TIMER_CC1_CCVB
(
TIMER2
)

	)

550 
	#TIMER2_CC2_CTRL
 
	`TIMER_CC2_CTRL
(
TIMER2
)

	)

551 
	#TIMER2_CC2_CCV
 
	`TIMER_CC2_CCV
(
TIMER2
)

	)

552 
	#TIMER2_CC2_CCVP
 
	`TIMER_CC2_CCVP
(
TIMER2
)

	)

553 
	#TIMER2_CC2_CCVB
 
	`TIMER_CC2_CCVB
(
TIMER2
)

	)

556 
	#TIMER3
 
TIMER3_BASE


	)

557 
	#TIMER3_CTRL
 
	`TIMER_CTRL
(
TIMER3
)

	)

558 
	#TIMER3_CMD
 
	`TIMER_CMD
(
TIMER3
)

	)

559 
	#TIMER3_STATUS
 
	`TIMER_STATUS
(
TIMER3
)

	)

560 
	#TIMER3_IEN
 
	`TIMER_IEN
(
TIMER3
)

	)

561 
	#TIMER3_IF
 
	`TIMER_IF
(
TIMER3
)

	)

562 
	#TIMER3_IFS
 
	`TIMER_IFS
(
TIMER3
)

	)

563 
	#TIMER3_IFC
 
	`TIMER_IFC
(
TIMER3
)

	)

564 
	#TIMER3_TOP
 
	`TIMER_TOP
(
TIMER3
)

	)

565 
	#TIMER3_TOPB
 
	`TIMER_TOPB
(
TIMER3
)

	)

566 
	#TIMER3_CNT
 
	`TIMER_CNT
(
TIMER3
)

	)

567 
	#TIMER3_ROUTE
 
	`TIMER_ROUTE
(
TIMER3
)

	)

569 
	#TIMER3_CC0_CTRL
 
	`TIMER_CC0_CTRL
(
TIMER3
)

	)

570 
	#TIMER3_CC0_CCV
 
	`TIMER_CC0_CCV
(
TIMER3
)

	)

571 
	#TIMER3_CC0_CCVP
 
	`TIMER_CC0_CCVP
(
TIMER3
)

	)

572 
	#TIMER3_CC0_CCVB
 
	`TIMER_CC0_CCVB
(
TIMER3
)

	)

574 
	#TIMER3_CC1_CTRL
 
	`TIMER_CC1_CTRL
(
TIMER3
)

	)

575 
	#TIMER3_CC1_CCV
 
	`TIMER_CC1_CCV
(
TIMER3
)

	)

576 
	#TIMER3_CC1_CCVP
 
	`TIMER_CC1_CCVP
(
TIMER3
)

	)

577 
	#TIMER3_CC1_CCVB
 
	`TIMER_CC1_CCVB
(
TIMER3
)

	)

579 
	#TIMER3_CC2_CTRL
 
	`TIMER_CC2_CTRL
(
TIMER3
)

	)

580 
	#TIMER3_CC2_CCV
 
	`TIMER_CC2_CCV
(
TIMER3
)

	)

581 
	#TIMER3_CC2_CCVP
 
	`TIMER_CC2_CCVP
(
TIMER3
)

	)

582 
	#TIMER3_CC2_CCVB
 
	`TIMER_CC2_CCVB
(
TIMER3
)

	)

588 
	etim_ch
 {

589 
	mTIM_CH0
 = 0,

590 
	mTIM_CH1
,

591 
	mTIM_CH2


595 
BEGIN_DECLS


597 
timî_°¨t
(
uöt32_t
 
timî
);

598 
timî_°›
(
uöt32_t
 
timî
);

600 
timî_£t_˛ock_¥esˇÀr
(
uöt32_t
 
timî
, uöt32_à
¥esˇÀr
);

602 
timî_£t_t›
(
uöt32_t
 
timî
, uöt32_à
t›
);

610 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/efm32/common/uart_common.h

43 #¥agm®
⁄˚


45 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

46 
	~<lib›ícm3/efm32/ußπ.h
>

51 
	#UART0
 
UART0_BASE


	)

52 
	#UART0_CTRL
 
	`USART_CTRL
(
UART0
)

	)

53 
	#UART0_FRAME
 
	`USART_FRAME
(
UART0
)

	)

54 
	#UART0_TRIGCTRL
 
	`USART_TRIGCTRL
(
UART0
)

	)

55 
	#UART0_CMD
 
	`USART_CMD
(
UART0
)

	)

56 
	#UART0_STATUS
 
	`USART_STATUS
(
UART0
)

	)

57 
	#UART0_CLKDIV
 
	`USART_CLKDIV
(
UART0
)

	)

58 
	#UART0_RXDATAX
 
	`USART_RXDATAX
(
UART0
)

	)

59 
	#UART0_RXDATA
 
	`USART_RXDATA
(
UART0
)

	)

60 
	#UART0_RXDOUBLEX
 
	`USART_RXDOUBLEX
(
UART0
)

	)

61 
	#UART0_RXDOUBLE
 
	`USART_RXDOUBLE
(
UART0
)

	)

62 
	#UART0_RXDATAXP
 
	`USART_RXDATAXP
(
UART0
)

	)

63 
	#UART0_RXDOUBLEXP
 
	`USART_RXDOUBLEXP
(
UART0
)

	)

64 
	#UART0_TXDATAX
 
	`USART_TXDATAX
(
UART0
)

	)

65 
	#UART0_TXDATA
 
	`USART_TXDATA
(
UART0
)

	)

66 
	#UART0_TXDOUBLEX
 
	`USART_TXDOUBLEX
(
UART0
)

	)

67 
	#UART0_TXDOUBLE
 
	`USART_TXDOUBLE
(
UART0
)

	)

68 
	#UART0_IF
 
	`USART_IF
(
UART0
)

	)

69 
	#UART0_IFS
 
	`USART_IFS
(
UART0
)

	)

70 
	#UART0_IFC
 
	`USART_IFC
(
UART0
)

	)

71 
	#UART0_IEN
 
	`USART_IEN
(
UART0
)

	)

72 
	#UART0_IRCTRL
 
	`USART_IRCTRL
(
UART0
)

	)

73 
	#UART0_ROUTE
 
	`USART_ROUTE
(
UART0
)

	)

74 
	#UART0_INPUT
 
	`USART_INPUT
(
UART0
)

	)

75 
	#UART0_I2SCTRL
 
	`USART_I2SCTRL
(
UART0
)

	)

78 
	#UART1
 
UART1_BASE


	)

79 
	#UART1_CTRL
 
	`USART_CTRL
(
UART1
)

	)

80 
	#UART1_FRAME
 
	`USART_FRAME
(
UART1
)

	)

81 
	#UART1_TRIGCTRL
 
	`USART_TRIGCTRL
(
UART1
)

	)

82 
	#UART1_CMD
 
	`USART_CMD
(
UART1
)

	)

83 
	#UART1_STATUS
 
	`USART_STATUS
(
UART1
)

	)

84 
	#UART1_CLKDIV
 
	`USART_CLKDIV
(
UART1
)

	)

85 
	#UART1_RXDATAX
 
	`USART_RXDATAX
(
UART1
)

	)

86 
	#UART1_RXDATA
 
	`USART_RXDATA
(
UART1
)

	)

87 
	#UART1_RXDOUBLEX
 
	`USART_RXDOUBLEX
(
UART1
)

	)

88 
	#UART1_RXDOUBLE
 
	`USART_RXDOUBLE
(
UART1
)

	)

89 
	#UART1_RXDATAXP
 
	`USART_RXDATAXP
(
UART1
)

	)

90 
	#UART1_RXDOUBLEXP
 
	`USART_RXDOUBLEXP
(
UART1
)

	)

91 
	#UART1_TXDATAX
 
	`USART_TXDATAX
(
UART1
)

	)

92 
	#UART1_TXDATA
 
	`USART_TXDATA
(
UART1
)

	)

93 
	#UART1_TXDOUBLEX
 
	`USART_TXDOUBLEX
(
UART1
)

	)

94 
	#UART1_TXDOUBLE
 
	`USART_TXDOUBLE
(
UART1
)

	)

95 
	#UART1_IF
 
	`USART_IF
(
UART1
)

	)

96 
	#UART1_IFS
 
	`USART_IFS
(
UART1
)

	)

97 
	#UART1_IFC
 
	`USART_IFC
(
UART1
)

	)

98 
	#UART1_IEN
 
	`USART_IEN
(
UART1
)

	)

99 
	#UART1_IRCTRL
 
	`USART_IRCTRL
(
UART1
)

	)

100 
	#UART1_ROUTE
 
	`USART_ROUTE
(
UART1
)

	)

101 
	#UART1_INPUT
 
	`USART_INPUT
(
UART1
)

	)

102 
	#UART1_I2SCTRL
 
	`USART_I2SCTRL
(
UART1
)

	)

	@lib/libopencm3/include/libopencm3/efm32/common/usart_common.h

22 #¥agm®
⁄˚


24 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

25 
	~<lib›ícm3/cm3/comm⁄.h
>

29 
	#USART_CTRL
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x000)

	)

30 
	#USART_FRAME
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x004)

	)

31 
	#USART_TRIGCTRL
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x008)

	)

32 
	#USART_CMD
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x00C)

	)

33 
	#USART_STATUS
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x010)

	)

34 
	#USART_CLKDIV
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x014)

	)

35 
	#USART_RXDATAX
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x018)

	)

36 
	#USART_RXDATA
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x01C)

	)

37 
	#USART_RXDOUBLEX
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x020)

	)

38 
	#USART_RXDOUBLE
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x024)

	)

39 
	#USART_RXDATAXP
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x028)

	)

40 
	#USART_RXDOUBLEXP
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x02C)

	)

41 
	#USART_TXDATAX
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x030)

	)

42 
	#USART_TXDATA
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x034)

	)

43 
	#USART_TXDOUBLEX
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x038)

	)

44 
	#USART_TXDOUBLE
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x03C)

	)

45 
	#USART_IF
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x040)

	)

46 
	#USART_IFS
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x044)

	)

47 
	#USART_IFC
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x048)

	)

48 
	#USART_IEN
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x04C)

	)

49 
	#USART_IRCTRL
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x050)

	)

50 
	#USART_ROUTE
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x054)

	)

51 
	#USART_INPUT
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x058)

	)

52 
	#USART_I2SCTRL
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x05C)

	)

55 
	#USART_CTRL_SMSDELAY
 (1 << 31)

	)

56 
	#USART_CTRL_MVDIS
 (1 << 30)

	)

57 
	#USART_CTRL_AUTOTX
 (1 << 29)

	)

58 
	#USART_CTRL_BYTESWAP
 (1 << 28)

	)

60 
	#USART_CTRL_TXDELAY_SHIFT
 (26)

	)

61 
	#USART_CTRL_TXDELAY_MASK
 (0x3 << 
USART_CTRL_TXDELAY_SHIFT
)

	)

62 
	#USART_CTRL_TXDELAY
(
v
) \

63 (((
v
Ë<< 
USART_CTRL_TXDELAY_SHIFT
Ë& 
USART_CTRL_TXDELAY_MASK
)

	)

64 
	#USART_CTRL_TXDELAY_NONE
 0

	)

65 
	#USART_CTRL_TXDELAY_SINGLE
 1

	)

66 
	#USART_CTRL_TXDELAY_DOUBLE
 2

	)

67 
	#USART_CTRL_TXDELAY_TRIPLE
 3

	)

69 
	#USART_CTRL_SSSEARLY
 (1 << 25)

	)

70 
	#USART_CTRL_ERRSTX
 (1 << 24)

	)

71 
	#USART_CTRL_ERRSRX
 (1 << 23)

	)

72 
	#USART_CTRL_ERRSDMA
 (1 << 22)

	)

73 
	#USART_CTRL_BIT8DV
 (1 << 21)

	)

74 
	#USART_CTRL_SKIPPERRF
 (1 << 20)

	)

75 
	#USART_CTRL_SCRETRANS
 (1 << 19)

	)

76 
	#USART_CTRL_SCMODE
 (1 << 18)

	)

77 
	#USART_CTRL_AUTOTRI
 (1 << 17)

	)

78 
	#USART_CTRL_AUTOCS
 (1 << 16)

	)

79 
	#USART_CTRL_CSINV
 (1 << 15)

	)

80 
	#USART_CTRL_TXINV
 (1 << 14)

	)

81 
	#USART_CTRL_RXINV
 (1 << 13)

	)

82 
	#USART_CTRL_TXBIL
 (1 << 12)

	)

83 
	#USART_CTRL_CSMA
 (1 << 11)

	)

84 
	#USART_CTRL_MSBF
 (1 << 10)

	)

85 
	#USART_CTRL_CLKPHA
 (1 << 9)

	)

86 
	#USART_CTRL_CLKPOL
 (1 << 8)

	)

88 
	#USART_CTRL_OVS_SHIFT
 (5)

	)

89 
	#USART_CTRL_OVS_MASK
 (0x3 << 
USART_CTRL_OVS_SHIFT
)

	)

90 
	#USART_CTRL_OVS
(
v
) \

91 (((
v
Ë<< 
USART_CTRL_OVS_SHIFT
Ë& 
USART_CTRL_OVS_MASK
)

	)

92 
	#USART_CTRL_OVS_X16
 0

	)

93 
	#USART_CTRL_OVS_X8
 1

	)

94 
	#USART_CTRL_OVS_X6
 2

	)

95 
	#USART_CTRL_OVS_X4
 3

	)

97 
	#USART_CTRL_MPAB
 (1 << 4)

	)

98 
	#USART_CTRL_MPM
 (1 << 3)

	)

99 
	#USART_CTRL_CCEN
 (1 << 2)

	)

100 
	#USART_CTRL_LOOPBK
 (1 << 1)

	)

101 
	#USART_CTRL_SYNC
 (1 << 0)

	)

105 
	#USART_FRAME_STOPBITS_SHIFT
 (12)

	)

106 
	#USART_FRAME_STOPBITS_MASK
 (0x3 << 
USART_FRAME_STOPBITS_SHIFT
)

	)

107 
	#USART_FRAME_STOPBITS
(
v
) \

108 (((
v
Ë<< 
USART_FRAME_STOPBITS_SHIFT
Ë& 
USART_FRAME_STOPBITS_MASK
)

	)

109 
	#USART_FRAME_STOPBITS_HALF
 0

	)

110 
	#USART_FRAME_STOPBITS_ONE
 1

	)

111 
	#USART_FRAME_STOPBITS_ONEANDAHALF
 2

	)

112 
	#USART_FRAME_STOPBITS_ONE_AND_A_HALF
 \

113 
USART_FRAME_STOPBITS_ONEANDAHALF


	)

114 
	#USART_FRAME_STOPBITS_TWO
 3

	)

116 
	#USART_FRAME_PARITY_SHIFT
 (8)

	)

117 
	#USART_FRAME_PARITY_MASK
 (0x3 << 
USART_FRAME_PARITY_SHIFT
)

	)

118 
	#USART_FRAME_PARITY
(
v
) \

119 (((
v
Ë<< 
USART_FRAME_PARITY_SHIFT
Ë& 
USART_FRAME_PARITY_MASK
)

	)

120 
	#USART_FRAME_PARITY_NONE
 0

	)

121 
	#USART_FRAME_PARITY_EVEN
 2

	)

122 
	#USART_FRAME_PARITY_ODD
 3

	)

124 
	#USART_FRAME_DATABITS_SHIFT
 (0)

	)

125 
	#USART_FRAME_DATABITS_MASK
 (0xF << 
USART_FRAME_DATABITS_SHIFT
)

	)

126 
	#USART_FRAME_DATABITS
(
v
) \

127 (((
v
Ë<< 
USART_FRAME_DATABITS_SHIFT
Ë& 
USART_FRAME_DATABITS_MASK
)

	)

128 
	#USART_FRAME_DATABITS_FOUR
 1

	)

129 
	#USART_FRAME_DATABITS_FIVE
 2

	)

130 
	#USART_FRAME_DATABITS_SIX
 3

	)

131 
	#USART_FRAME_DATABITS_SEVEN
 4

	)

132 
	#USART_FRAME_DATABITS_EIGHT
 5

	)

133 
	#USART_FRAME_DATABITS_NINE
 6

	)

134 
	#USART_FRAME_DATABITS_TEN
 7

	)

135 
	#USART_FRAME_DATABITS_ELEVEN
 8

	)

136 
	#USART_FRAME_DATABITS_TWELVE
 9

	)

137 
	#USART_FRAME_DATABITS_THIRTEEN
 10

	)

138 
	#USART_FRAME_DATABITS_FOURTEEN
 11

	)

139 
	#USART_FRAME_DATABITS_FIFTEEN
 12

	)

140 
	#USART_FRAME_DATABITS_SIXTEEN
 13

	)

143 
	#USART_TRIGCTRL_AUTOTXTEN
 (1 << 6)

	)

144 
	#USART_TRIGCTRL_TXTEN
 (1 << 5)

	)

145 
	#USART_TRIGCTRL_RXTEN
 (1 << 4)

	)

147 
	#USART_TRIGCTRL_TSEL_SHIFT
 (8)

	)

148 
	#USART_TRIGCTRL_TSEL_MASK
 (0x3 << 
USART_TRIGCTRL_TSEL_SHIFT
)

	)

149 
	#USART_TRIGCTRL_TSEL_PRSCHx
(
v
) \

150 (((
v
Ë<< 
USART_TRIGCTRL_TSEL_SHIFT
Ë& 
USART_TRIGCTRL_TSEL_MASK
)

	)

151 
	#USART_TRIGCTRL_TSEL_PRSCH0
 0

	)

152 
	#USART_TRIGCTRL_TSEL_PRSCH1
 1

	)

153 
	#USART_TRIGCTRL_TSEL_PRSCH2
 2

	)

154 
	#USART_TRIGCTRL_TSEL_PRSCH3
 3

	)

155 
	#USART_TRIGCTRL_TSEL_PRSCH4
 4

	)

156 
	#USART_TRIGCTRL_TSEL_PRSCH5
 5

	)

157 
	#USART_TRIGCTRL_TSEL_PRSCH6
 6

	)

158 
	#USART_TRIGCTRL_TSEL_PRSCH7
 7

	)

161 
	#USART_CMD_CLEARRX
 (1 << 11)

	)

162 
	#USART_CMD_CLEARTX
 (1 << 10)

	)

163 
	#USART_CMD_TXTRIDIS
 (1 << 9)

	)

164 
	#USART_CMD_TXTRIEN
 (1 << 8)

	)

165 
	#USART_CMD_RXBLOCKDIS
 (1 << 7)

	)

166 
	#USART_CMD_RXBLOCKEN
 (1 << 6)

	)

167 
	#USART_CMD_MASTERDIS
 (1 << 5)

	)

168 
	#USART_CMD_MASTEREN
 (1 << 4)

	)

169 
	#USART_CMD_TXDIS
 (1 << 3)

	)

170 
	#USART_CMD_TXEN
 (1 << 2)

	)

171 
	#USART_CMD_RXDIS
 (1 << 1)

	)

172 
	#USART_CMD_RXEN
 (1 << 0)

	)

175 
	#USART_STATUS_RXFULLRIGHT
 (1 << 12)

	)

176 
	#USART_STATUS_RXDATAVRIGHT
 (1 << 11)

	)

177 
	#USART_STATUS_TXBSRIGHT
 (1 << 10)

	)

178 
	#USART_STATUS_TXBDRIGHT
 (1 << 9)

	)

179 
	#USART_STATUS_RXFULL
 (1 << 8)

	)

180 
	#USART_STATUS_RXDATAV
 (1 << 7)

	)

181 
	#USART_STATUS_TXBL
 (1 << 6)

	)

182 
	#USART_STATUS_TXC
 (1 << 5)

	)

183 
	#USART_STATUS_TXTRI
 (1 << 4)

	)

184 
	#USART_STATUS_RXBLOCK
 (1 << 3)

	)

185 
	#USART_STATUS_MASTER
 (1 << 2)

	)

186 
	#USART_STATUS_TXENS
 (1 << 1)

	)

187 
	#USART_STATUS_RXENS
 (1 << 0)

	)

190 
	#USART_CLKDIV_DIV_SHIFT
 (6)

	)

191 
	#USART_CLKDIV_DIV_MASK
 (0x7FFF << 
USART_CLKDIV_DIV_SHIFT
)

	)

192 
	#USART_CLKDIV_DIV
(
v
) \

193 (((
v
Ë<< 
USART_CLKDIV_DIV_SHIFT
Ë& 
USART_CLKDIV_DIV_MASK
)

	)

196 
	#USART_RXDATAX_FERR
 (1 << 15)

	)

197 
	#USART_RXDATAX_PERR
 (1 << 14)

	)

199 
	#USART_RXDATAX_RXDATA_SHIFT
 (0)

	)

200 
	#USART_RXDATAX_RXDATA_MASK
 (0x1FF << 
USART_RXDATAX_RXDATA_SHIFT
)

	)

203 
	#USART_RXDOUBLEX_FERR1
 (1 << 31)

	)

204 
	#USART_RXDOUBLEX_PERR1
 (1 << 30)

	)

206 
	#USART_RXDOUBLEX_RXDATA1_SHIFT
 (16)

	)

207 
	#USART_RXDOUBLEX_RXDATA1_MASK
 \

208 (0x1FF << 
USART_RXDOUBLEX_RXDATA1_SHIFT
)

	)

210 
	#USART_RXDOUBLEX_FERR0
 (1 << 15)

	)

211 
	#USART_RXDOUBLEX_PERR0
 (1 << 14)

	)

213 
	#USART_RXDOUBLEX_RXDATA0_SHIFT
 (0)

	)

214 
	#USART_RXDOUBLEX_RXDATA0_MASK
 \

215 (0x1FF << 
USART_RXDOUBLEX_RXDATA1_SHIFT
)

	)

218 
	#USART_RXDOUBLE_RXDATA1_SHIFT
 (8)

	)

219 
	#USART_RXDOUBLE_RXDATA1_MASK
 (0xFF << 
USART_RXDOUBLE_RXDATA1_SHIFT
)

	)

221 
	#USART_RXDOUBLE_RXDATA0_SHIFT
 (0)

	)

222 
	#USART_RXDOUBLE_RXDATA0_MASK
 (0xFF << 
USART_RXDOUBLE_RXDATA0_SHIFT
)

	)

225 
	#USART_RXDATAXP_FERRP
 (1 << 15)

	)

226 
	#USART_RXDATAXP_PERRP
 (1 << 14)

	)

228 
	#USART_RXDATAXP_RXDATAP_SHIFT
 (0)

	)

229 
	#USART_RXDATAXP_RXDATAP_MASK
 (0x1FF << 
USART_RXDATAXP_RXDATAP_SHIFT
)

	)

232 
	#USART_RXDOUBLEXP_FERR1
 (1 << 31)

	)

233 
	#USART_RXDOUBLEXP_PERR1
 (1 << 30)

	)

235 
	#USART_RXDOUBLEXP_RXDATA1_SHIFT
 (16)

	)

236 
	#USART_RXDOUBLEXP_RXDATA1_MASK
 \

237 (0x1FF << 
USART_RXDOUBLEXP_RXDATA1_SHIFT
)

	)

239 
	#USART_RXDOUBLEXP_FERR0
 (1 << 15)

	)

240 
	#USART_RXDOUBLEXP_PERR0
 (1 << 14)

	)

242 
	#USART_RXDOUBLEXP_RXDATA0_SHIFT
 (0)

	)

243 
	#USART_RXDOUBLEXP_RXDATA0_MASK
 \

244 (0x1FF << 
USART_RXDOUBLEXP_RXDATA1_SHIFT
)

	)

247 
	#USART_TXDATAX_RXENAT
 (1 << 15)

	)

248 
	#USART_TXDATAX_TXDISAT
 (1 << 14)

	)

249 
	#USART_TXDATAX_TXBREAK
 (1 << 13)

	)

250 
	#USART_TXDATAX_TXTRIAT
 (1 << 12)

	)

251 
	#USART_TXDATAX_UBRXAT
 (1 << 11)

	)

253 
	#USART_TXDATAX_TXDATAX_SHIFT
 (0)

	)

254 
	#USART_TXDATAX_TXDATAX_MASK
 (0x1FF << 
USART_TXDATAX_TXDATAX_SHIFT
)

	)

257 
	#USART_TXDOUBLEX_RXENAT1
 (1 << 31)

	)

258 
	#USART_TXDOUBLEX_TXDISAT1
 (1 << 30)

	)

259 
	#USART_TXDOUBLEX_TXBREAK1
 (1 << 29)

	)

260 
	#USART_TXDOUBLEX_TXTRIAT1
 (1 << 28)

	)

261 
	#USART_TXDOUBLEX_UBRXAT1
 (1 << 27)

	)

263 
	#USART_TXDOUBLEX_TXDATA1_SHIFT
 (16)

	)

264 
	#USART_TXDOUBLEX_TXDATA1_MASK
 \

265 (0x1FF << 
USART_TXDOUBLEX_TXDATA1_SHIFT
)

	)

267 
	#USART_TXDOUBLEX_RXENAT0
 (1 << 15)

	)

268 
	#USART_TXDOUBLEX_TXDISAT0
 (1 << 14)

	)

269 
	#USART_TXDOUBLEX_TXBREAK0
 (1 << 13)

	)

270 
	#USART_TXDOUBLEX_TXTRIAT0
 (1 << 12)

	)

271 
	#USART_TXDOUBLEX_UBRXAT0
 (1 << 11)

	)

273 
	#USART_TXDOUBLEX_TXDATA0_SHIFT
 (0)

	)

274 
	#USART_TXDOUBLEX_TXDATA0_MASK
 \

275 (0x1FF << 
USART_TXDOUBLEX_TXDATA0_SHIFT
)

	)

278 
	#USART_TXDOUBLE_TXDATA1_SHIFT
 (8)

	)

279 
	#USART_TXDOUBLE_TXDATA1_MASK
 (0xFF << 
USART_TXDOUBLE_TXDATA1_SHIFT
)

	)

281 
	#USART_TXDOUBLE_TXDATA0_SHIFT
 (0)

	)

282 
	#USART_TXDOUBLE_TXDATA0_MASK
 (0xFF << 
USART_TXDOUBLE_TXDATA0_SHIFT
)

	)

285 
	#USART_IF_CCF
 (1 << 12)

	)

286 
	#USART_IF_SSM
 (1 << 11)

	)

287 
	#USART_IF_MPAF
 (1 << 10)

	)

288 
	#USART_IF_FERR
 (1 << 9)

	)

289 
	#USART_IF_PERR
 (1 << 8)

	)

290 
	#USART_IF_TXUF
 (1 << 7)

	)

291 
	#USART_IF_TXOF
 (1 << 6)

	)

292 
	#USART_IF_RXUF
 (1 << 5)

	)

293 
	#USART_IF_RXOF
 (1 << 4)

	)

294 
	#USART_IF_RXFULL
 (1 << 3)

	)

295 
	#USART_IF_RXDATAV
 (1 << 2)

	)

296 
	#USART_IF_TXBL
 (1 << 1)

	)

297 
	#USART_IF_TXC
 (1 << 0)

	)

300 
	#USART_IFS_CCF
 (1 << 12)

	)

301 
	#USART_IFS_SSM
 (1 << 11)

	)

302 
	#USART_IFS_MPAF
 (1 << 10)

	)

303 
	#USART_IFS_FERR
 (1 << 9)

	)

304 
	#USART_IFS_PERR
 (1 << 8)

	)

305 
	#USART_IFS_TXUF
 (1 << 7)

	)

306 
	#USART_IFS_TXOF
 (1 << 6)

	)

307 
	#USART_IFS_RXUF
 (1 << 5)

	)

308 
	#USART_IFS_RXOF
 (1 << 4)

	)

309 
	#USART_IFS_RXFULL
 (1 << 3)

	)

310 
	#USART_IFS_RXDATAV
 (1 << 2)

	)

311 
	#USART_IFS_TXBL
 (1 << 1)

	)

312 
	#USART_IFS_TXC
 (1 << 0)

	)

315 
	#USART_IFC_CCF
 (1 << 12)

	)

316 
	#USART_IFC_SSM
 (1 << 11)

	)

317 
	#USART_IFC_MPAF
 (1 << 10)

	)

318 
	#USART_IFC_FERR
 (1 << 9)

	)

319 
	#USART_IFC_PERR
 (1 << 8)

	)

320 
	#USART_IFC_TXUF
 (1 << 7)

	)

321 
	#USART_IFC_TXOF
 (1 << 6)

	)

322 
	#USART_IFC_RXUF
 (1 << 5)

	)

323 
	#USART_IFC_RXOF
 (1 << 4)

	)

324 
	#USART_IFC_RXFULL
 (1 << 3)

	)

325 
	#USART_IFC_RXDATAV
 (1 << 2)

	)

326 
	#USART_IFC_TXBL
 (1 << 1)

	)

327 
	#USART_IFC_TXC
 (1 << 0)

	)

330 
	#USART_IEN_CCF
 (1 << 12)

	)

331 
	#USART_IEN_SSM
 (1 << 11)

	)

332 
	#USART_IEN_MPAF
 (1 << 10)

	)

333 
	#USART_IEN_FERR
 (1 << 9)

	)

334 
	#USART_IEN_PERR
 (1 << 8)

	)

335 
	#USART_IEN_TXUF
 (1 << 7)

	)

336 
	#USART_IEN_TXOF
 (1 << 6)

	)

337 
	#USART_IEN_RXUF
 (1 << 5)

	)

338 
	#USART_IEN_RXOF
 (1 << 4)

	)

339 
	#USART_IEN_RXFULL
 (1 << 3)

	)

340 
	#USART_IEN_RXDATAV
 (1 << 2)

	)

341 
	#USART_IEN_TXBL
 (1 << 1)

	)

342 
	#USART_IEN_TXC
 (1 << 0)

	)

345 
	#USART_IRCTRL_IRPRSEN
 (1 << 7)

	)

347 
	#USART_IRCTRL_IRPRSSEL_SHIFT
 (4)

	)

348 
	#USART_IRCTRL_IRPRSSEL_MASK
 (0x7 << 
USART_IRCTRL_IRPRSSEL_SHIFT
)

	)

349 
	#USART_IRCTRL_IRPRSSEL
(
v
) \

350 (((
v
Ë<< 
USART_IRCTRL_IRPRSSEL_SHIFT
Ë& 
USART_IRCTRL_IRPRSSEL_MASK
)

	)

351 
	#USART_IRCTRL_IRPRSSEL_PRSCHx
(
x
Ë
	`USART_IRCTRL_IRPRSSEL
(x)

	)

352 
	#USART_IRCTRL_IRPRSSEL_PRSCH0
 0

	)

353 
	#USART_IRCTRL_IRPRSSEL_PRSCH1
 1

	)

354 
	#USART_IRCTRL_IRPRSSEL_PRSCH2
 2

	)

355 
	#USART_IRCTRL_IRPRSSEL_PRSCH3
 3

	)

356 
	#USART_IRCTRL_IRPRSSEL_PRSCH4
 4

	)

357 
	#USART_IRCTRL_IRPRSSEL_PRSCH5
 5

	)

358 
	#USART_IRCTRL_IRPRSSEL_PRSCH6
 6

	)

359 
	#USART_IRCTRL_IRPRSSEL_PRSCH7
 7

	)

361 
	#USART_IRCTRL_IRFILT
 (1 << 3)

	)

363 
	#USART_IRCTRL_IRPW_SHIFT
 (1)

	)

364 
	#USART_IRCTRL_IRPW_MASK
 (0x3 << 
USART_IRCTRL_IRPW_SHIFT
)

	)

365 
	#USART_IRCTRL_IRPW
(
v
) \

366 (((
v
Ë<< 
USART_IRCTRL_IRPW_SHIFT
Ë& 
USART_IRCTRL_IRPW_MASK
)

	)

367 
	#USART_IRCTRL_IRPW_ONE
 0

	)

368 
	#USART_IRCTRL_IRPW_TWO
 1

	)

369 
	#USART_IRCTRL_IRPW_THREE
 2

	)

370 
	#USART_IRCTRL_IRPW_FOUR
 3

	)

372 
	#USART_IRCTRL_IREN
 (1 << 0)

	)

375 
	#USART_ROUTE_LOCATION_SHIFT
 (8)

	)

376 
	#USART_ROUTE_LOCATION_MASK
 (0x7 << 
USART_ROUTE_LOCATION_SHIFT
)

	)

377 
	#USART_ROUTE_LOCATION
(
v
) \

378 (((
v
Ë<< 
USART_ROUTE_LOCATION_SHIFT
Ë& 
USART_ROUTE_LOCATION_MASK
)

	)

379 
	#USART_ROUTE_LOCATION_LOCx
(
x
Ë
	`USART_ROUTE_LOCATION
(x)

	)

380 
	#USART_ROUTE_LOCATION_LOC0
 0

	)

381 
	#USART_ROUTE_LOCATION_LOC1
 1

	)

382 
	#USART_ROUTE_LOCATION_LOC2
 2

	)

383 
	#USART_ROUTE_LOCATION_LOC3
 3

	)

384 
	#USART_ROUTE_LOCATION_LOC4
 4

	)

385 
	#USART_ROUTE_LOCATION_LOC5
 5

	)

387 
	#USART_ROUTE_CLKPEN
 (1 << 3)

	)

388 
	#USART_ROUTE_CSPEN
 (1 << 2)

	)

389 
	#USART_ROUTE_TXPEN
 (1 << 1)

	)

390 
	#USART_ROUTE_RXPEN
 (1 << 0)

	)

393 
	#USART_INPUT_RXPRS
 (1 << 4)

	)

395 
	#USART_INPUT_RXPRSSEL_SHIFT
 (0)

	)

396 
	#USART_INPUT_RXPRSSEL_MASK
 (0xF << 
USART_INPUT_RXPRSSEL_SHIFT
)

	)

397 
	#USART_INPUT_RXPRSSEL
(
v
) \

398 (((
v
Ë<< 
USART_INPUT_RXPRSSEL_SHIFT
Ë& 
USART_INPUT_RXPRSSEL_MASK
)

	)

399 
	#USART_INPUT_RXPRSSEL_PRSCHx
(
x
Ë
	`USART_INPUT_RXPRSSEL
(x)

	)

400 
	#USART_INPUT_RXPRSSEL_PRSCH0
 0

	)

401 
	#USART_INPUT_RXPRSSEL_PRSCH1
 1

	)

402 
	#USART_INPUT_RXPRSSEL_PRSCH2
 2

	)

403 
	#USART_INPUT_RXPRSSEL_PRSCH3
 3

	)

404 
	#USART_INPUT_RXPRSSEL_PRSCH4
 4

	)

405 
	#USART_INPUT_RXPRSSEL_PRSCH5
 5

	)

406 
	#USART_INPUT_RXPRSSEL_PRSCH6
 6

	)

407 
	#USART_INPUT_RXPRSSEL_PRSCH7
 7

	)

408 
	#USART_INPUT_RXPRSSEL_PRSCH8
 8

	)

409 
	#USART_INPUT_RXPRSSEL_PRSCH9
 9

	)

410 
	#USART_INPUT_RXPRSSEL_PRSCH10
 10

	)

411 
	#USART_INPUT_RXPRSSEL_PRSCH11
 11

	)

414 
	#USART_I2SCTRL_FORMAT_SHIFT
 (8)

	)

415 
	#USART_I2SCTRL_FORMAT_MASK
 (0x7 << 
USART_I2SCTRL_FORMAT_SHIFT
)

	)

416 
	#USART_I2SCTRL_FORMAT
(
v
) \

417 (((
v
Ë<< 
USART_I2SCTRL_FORMAT_SHIFT
Ë& 
USART_I2SCTRL_FORMAT_MASK
)

	)

418 
	#USART_I2SCTRL_FORMAT_W32D32
 0

	)

419 
	#USART_I2SCTRL_FORMAT_W32D24M
 1

	)

420 
	#USART_I2SCTRL_FORMAT_W32D24
 2

	)

421 
	#USART_I2SCTRL_FORMAT_W32D16
 3

	)

422 
	#USART_I2SCTRL_FORMAT_W32D8
 4

	)

423 
	#USART_I2SCTRL_FORMAT_W16D16
 5

	)

424 
	#USART_I2SCTRL_FORMAT_W16D8
 6

	)

425 
	#USART_I2SCTRL_FORMAT_W8D8
 7

	)

427 
	#USART_I2SCTRL_DELAY
 (1 << 4)

	)

428 
	#USART_I2SCTRL_DMASPLIT
 (1 << 3)

	)

429 
	#USART_I2SCTRL_JUSTIFY
 (1 << 2)

	)

430 
	#USART_I2SCTRL_MONO
 (1 << 1)

	)

431 
	#USART_I2SCTRL_EN
 (1 << 0)

	)

434 
	#USART0
 
USART0_BASE


	)

435 
	#USART0_CTRL
 
	`USART_CTRL
(
USART0
)

	)

436 
	#USART0_FRAME
 
	`USART_FRAME
(
USART0
)

	)

437 
	#USART0_TRIGCTRL
 
	`USART_TRIGCTRL
(
USART0
)

	)

438 
	#USART0_CMD
 
	`USART_CMD
(
USART0
)

	)

439 
	#USART0_STATUS
 
	`USART_STATUS
(
USART0
)

	)

440 
	#USART0_CLKDIV
 
	`USART_CLKDIV
(
USART0
)

	)

441 
	#USART0_RXDATAX
 
	`USART_RXDATAX
(
USART0
)

	)

442 
	#USART0_RXDATA
 
	`USART_RXDATA
(
USART0
)

	)

443 
	#USART0_RXDOUBLEX
 
	`USART_RXDOUBLEX
(
USART0
)

	)

444 
	#USART0_RXDOUBLE
 
	`USART_RXDOUBLE
(
USART0
)

	)

445 
	#USART0_RXDATAXP
 
	`USART_RXDATAXP
(
USART0
)

	)

446 
	#USART0_RXDOUBLEXP
 
	`USART_RXDOUBLEXP
(
USART0
)

	)

447 
	#USART0_TXDATAX
 
	`USART_TXDATAX
(
USART0
)

	)

448 
	#USART0_TXDATA
 
	`USART_TXDATA
(
USART0
)

	)

449 
	#USART0_TXDOUBLEX
 
	`USART_TXDOUBLEX
(
USART0
)

	)

450 
	#USART0_TXDOUBLE
 
	`USART_TXDOUBLE
(
USART0
)

	)

451 
	#USART0_IF
 
	`USART_IF
(
USART0
)

	)

452 
	#USART0_IFS
 
	`USART_IFS
(
USART0
)

	)

453 
	#USART0_IFC
 
	`USART_IFC
(
USART0
)

	)

454 
	#USART0_IEN
 
	`USART_IEN
(
USART0
)

	)

455 
	#USART0_IRCTRL
 
	`USART_IRCTRL
(
USART0
)

	)

456 
	#USART0_ROUTE
 
	`USART_ROUTE
(
USART0
)

	)

457 
	#USART0_INPUT
 
	`USART_INPUT
(
USART0
)

	)

458 
	#USART0_I2SCTRL
 
	`USART_I2SCTRL
(
USART0
)

	)

461 
	#USART1
 
USART1_BASE


	)

462 
	#USART1_CTRL
 
	`USART_CTRL
(
USART1
)

	)

463 
	#USART1_FRAME
 
	`USART_FRAME
(
USART1
)

	)

464 
	#USART1_TRIGCTRL
 
	`USART_TRIGCTRL
(
USART1
)

	)

465 
	#USART1_CMD
 
	`USART_CMD
(
USART1
)

	)

466 
	#USART1_STATUS
 
	`USART_STATUS
(
USART1
)

	)

467 
	#USART1_CLKDIV
 
	`USART_CLKDIV
(
USART1
)

	)

468 
	#USART1_RXDATAX
 
	`USART_RXDATAX
(
USART1
)

	)

469 
	#USART1_RXDATA
 
	`USART_RXDATA
(
USART1
)

	)

470 
	#USART1_RXDOUBLEX
 
	`USART_RXDOUBLEX
(
USART1
)

	)

471 
	#USART1_RXDOUBLE
 
	`USART_RXDOUBLE
(
USART1
)

	)

472 
	#USART1_RXDATAXP
 
	`USART_RXDATAXP
(
USART1
)

	)

473 
	#USART1_RXDOUBLEXP
 
	`USART_RXDOUBLEXP
(
USART1
)

	)

474 
	#USART1_TXDATAX
 
	`USART_TXDATAX
(
USART1
)

	)

475 
	#USART1_TXDATA
 
	`USART_TXDATA
(
USART1
)

	)

476 
	#USART1_TXDOUBLEX
 
	`USART_TXDOUBLEX
(
USART1
)

	)

477 
	#USART1_TXDOUBLE
 
	`USART_TXDOUBLE
(
USART1
)

	)

478 
	#USART1_IF
 
	`USART_IF
(
USART1
)

	)

479 
	#USART1_IFS
 
	`USART_IFS
(
USART1
)

	)

480 
	#USART1_IFC
 
	`USART_IFC
(
USART1
)

	)

481 
	#USART1_IEN
 
	`USART_IEN
(
USART1
)

	)

482 
	#USART1_IRCTRL
 
	`USART_IRCTRL
(
USART1
)

	)

483 
	#USART1_ROUTE
 
	`USART_ROUTE
(
USART1
)

	)

484 
	#USART1_INPUT
 
	`USART_INPUT
(
USART1
)

	)

485 
	#USART1_I2SCTRL
 
	`USART_I2SCTRL
(
USART1
)

	)

488 
	#USART2
 
USART2_BASE


	)

489 
	#USART2_CTRL
 
	`USART_CTRL
(
USART2
)

	)

490 
	#USART2_FRAME
 
	`USART_FRAME
(
USART2
)

	)

491 
	#USART2_TRIGCTRL
 
	`USART_TRIGCTRL
(
USART2
)

	)

492 
	#USART2_CMD
 
	`USART_CMD
(
USART2
)

	)

493 
	#USART2_STATUS
 
	`USART_STATUS
(
USART2
)

	)

494 
	#USART2_CLKDIV
 
	`USART_CLKDIV
(
USART2
)

	)

495 
	#USART2_RXDATAX
 
	`USART_RXDATAX
(
USART2
)

	)

496 
	#USART2_RXDATA
 
	`USART_RXDATA
(
USART2
)

	)

497 
	#USART2_RXDOUBLEX
 
	`USART_RXDOUBLEX
(
USART2
)

	)

498 
	#USART2_RXDOUBLE
 
	`USART_RXDOUBLE
(
USART2
)

	)

499 
	#USART2_RXDATAXP
 
	`USART_RXDATAXP
(
USART2
)

	)

500 
	#USART2_RXDOUBLEXP
 
	`USART_RXDOUBLEXP
(
USART2
)

	)

501 
	#USART2_TXDATAX
 
	`USART_TXDATAX
(
USART2
)

	)

502 
	#USART2_TXDATA
 
	`USART_TXDATA
(
USART2
)

	)

503 
	#USART2_TXDOUBLEX
 
	`USART_TXDOUBLEX
(
USART2
)

	)

504 
	#USART2_TXDOUBLE
 
	`USART_TXDOUBLE
(
USART2
)

	)

505 
	#USART2_IF
 
	`USART_IF
(
USART2
)

	)

506 
	#USART2_IFS
 
	`USART_IFS
(
USART2
)

	)

507 
	#USART2_IFC
 
	`USART_IFC
(
USART2
)

	)

508 
	#USART2_IEN
 
	`USART_IEN
(
USART2
)

	)

509 
	#USART2_IRCTRL
 
	`USART_IRCTRL
(
USART2
)

	)

510 
	#USART2_ROUTE
 
	`USART_ROUTE
(
USART2
)

	)

511 
	#USART2_INPUT
 
	`USART_INPUT
(
USART2
)

	)

512 
	#USART2_I2SCTRL
 
	`USART_I2SCTRL
(
USART2
)

	)

	@lib/libopencm3/include/libopencm3/efm32/common/usb_common.h

22 #¥agm®
⁄˚


24 
	~<lib›ícm3/cm3/comm⁄.h
>

25 
	~<lib›ícm3/usb/usbd.h
>

29 
	#USB_CTRL
 
	`MMIO32
(
USB_BASE
 + 0x000)

	)

30 
	#USB_STATUS
 
	`MMIO32
(
USB_BASE
 + 0x004)

	)

31 
	#USB_IF
 
	`MMIO32
(
USB_BASE
 + 0x008)

	)

32 
	#USB_IFS
 
	`MMIO32
(
USB_BASE
 + 0x00C)

	)

33 
	#USB_IFC
 
	`MMIO32
(
USB_BASE
 + 0x010)

	)

34 
	#USB_IEN
 
	`MMIO32
(
USB_BASE
 + 0x014)

	)

35 
	#USB_ROUTE
 
	`MMIO32
(
USB_BASE
 + 0x018)

	)

38 
	#USB_CTRL_DMPUAP
 (1 << 1)

	)

41 
	#USB_ROUTE_DMPUPEN
 (1 << 2)

	)

42 
	#USB_ROUTE_VBUSENPEN
 (1 << 1)

	)

43 
	#USB_ROUTE_PHYPEN
 (1 << 0)

	)

46 
	#USB_OTG_BASE
 (
USB_BASE
 + 0x3C000)

	)

47 
	#USB_GOTGCTL
 
	`MMIO32
(
USB_OTG_BASE
 + 0x000)

	)

48 
	#USB_GOTGINT
 
	`MMIO32
(
USB_OTG_BASE
 + 0x004)

	)

49 
	#USB_GAHBCFG
 
	`MMIO32
(
USB_OTG_BASE
 + 0x008)

	)

50 
	#USB_GUSBCFG
 
	`MMIO32
(
USB_OTG_BASE
 + 0x00C)

	)

51 
	#USB_GRSTCTL
 
	`MMIO32
(
USB_OTG_BASE
 + 0x010)

	)

52 
	#USB_GINTSTS
 
	`MMIO32
(
USB_OTG_BASE
 + 0x014)

	)

53 
	#USB_GINTMSK
 
	`MMIO32
(
USB_OTG_BASE
 + 0x018)

	)

54 
	#USB_GRXSTSR
 
	`MMIO32
(
USB_OTG_BASE
 + 0x01C)

	)

55 
	#USB_GRXSTSP
 
	`MMIO32
(
USB_OTG_BASE
 + 0x020)

	)

56 
	#USB_GRXFSIZ
 
	`MMIO32
(
USB_OTG_BASE
 + 0x024)

	)

57 
	#USB_GNPTXFSIZ
 
	`MMIO32
(
USB_OTG_BASE
 + 0x028)

	)

58 
	#USB_GNPTXSTS
 
	`MMIO32
(
USB_OTG_BASE
 + 0x02C)

	)

59 
	#USB_GDFIFOCFG
 
	`MMIO32
(
USB_OTG_BASE
 + 0x05C)

	)

60 
	#USB_HPTXFSIZ
 
	`MMIO32
(
USB_OTG_BASE
 + 0x100)

	)

61 
	#USB_DIEPTXF
(
x
) \

62 
	`MMIO32
(
USB_OTG_BASE
 + 0x104 + (4 * ((
x
Ë- 1)))

	)

65 
	#USB_HCFG
 
	`MMIO32
(
USB_OTG_BASE
 + 0x400)

	)

66 
	#USB_HFIR
 
	`MMIO32
(
USB_OTG_BASE
 + 0x404)

	)

67 
	#USB_HFNUM
 
	`MMIO32
(
USB_OTG_BASE
 + 0x408)

	)

68 
	#USB_HPTXSTS
 
	`MMIO32
(
USB_OTG_BASE
 + 0x410)

	)

69 
	#USB_HAINT
 
	`MMIO32
(
USB_OTG_BASE
 + 0x414)

	)

70 
	#USB_HAINTMSK
 
	`MMIO32
(
USB_OTG_BASE
 + 0x418)

	)

71 
	#USB_HPRT
 
	`MMIO32
(
USB_OTG_BASE
 + 0x440)

	)

72 
	#USB_HCx_CHAR
(
x
) \

73 
	`MMIO32
(
USB_OTG_BASE
 + 0x500 + ((
x
Ë* 0x20))

	)

74 
	#USB_HCx_INT
(
x
) \

75 
	`MMIO32
(
USB_OTG_BASE
 + 0x508 + ((
x
Ë* 0x20))

	)

76 
	#USB_HCx_INTMSK
(
x
) \

77 
	`MMIO32
(
USB_OTG_BASE
 + 0x50C + ((
x
Ë* 0x20))

	)

78 
	#USB_HCx_TSIZ
(
x
) \

79 
	`MMIO32
(
USB_OTG_BASE
 + 0x510 + ((
x
Ë* 0x20))

	)

80 
	#USB_HCx_DMAADDR
(
x
) \

81 
	`MMIO32
(
USB_OTG_BASE
 + 0x514 + ((
x
Ë* 0x20))

	)

84 
	#USB_DCFG
 
	`MMIO32
(
USB_OTG_BASE
 + 0x800)

	)

85 
	#USB_DCTL
 
	`MMIO32
(
USB_OTG_BASE
 + 0x804)

	)

86 
	#USB_DSTS
 
	`MMIO32
(
USB_OTG_BASE
 + 0x808)

	)

87 
	#USB_DIEPMSK
 
	`MMIO32
(
USB_OTG_BASE
 + 0x810)

	)

88 
	#USB_DOEPMSK
 
	`MMIO32
(
USB_OTG_BASE
 + 0x814)

	)

89 
	#USB_DAINT
 
	`MMIO32
(
USB_OTG_BASE
 + 0x818)

	)

90 
	#USB_DAINTMSK
 
	`MMIO32
(
USB_OTG_BASE
 + 0x81C)

	)

91 
	#USB_DVBUSDIS
 
	`MMIO32
(
USB_OTG_BASE
 + 0x828)

	)

92 
	#USB_DVBUSPULSE
 
	`MMIO32
(
USB_OTG_BASE
 + 0x82C)

	)

93 
	#USB_DIEPEMPMSK
 
	`MMIO32
(
USB_OTG_BASE
 + 0x834)

	)

95 
	#USB_DIEPx_CTL
(
x
) \

96 
	`MMIO32
(
USB_OTG_BASE
 + 0x900 + ((
x
Ë* 0x20))

	)

97 
	#USB_DIEPx_INT
(
x
) \

98 
	`MMIO32
(
USB_OTG_BASE
 + 0x908 + ((
x
Ë* 0x20))

	)

99 
	#USB_DIEPx_TSIZ
(
x
) \

100 
	`MMIO32
(
USB_OTG_BASE
 + 0x910 + ((
x
Ë* 0x20))

	)

101 
	#USB_DIEP0CTL
 
	`USB_DIEPx_CTL
(0)

	)

102 
	#USB_DIEP0TSIZ
 
	`USB_DIEPx_TSIZ
(0)

	)

103 
	#USB_DIEP0INT
 
	`USB_DIEPx_INT
(0)

	)

105 
	#USB_DOEPx_CTL
(
x
) \

106 
	`MMIO32
(
USB_OTG_BASE
 + 0xB00 + ((
x
Ë* 0x20))

	)

107 
	#USB_DOEPx_INT
(
x
) \

108 
	`MMIO32
(
USB_OTG_BASE
 + 0xB08 + ((
x
Ë* 0x20))

	)

109 
	#USB_DOEPx_TSIZ
(
x
) \

110 
	`MMIO32
(
USB_OTG_BASE
 + 0xB10 + ((
x
Ë* 0x20))

	)

111 
	#USB_DOEP0CTL
 
	`USB_DOEPx_CTL
(0)

	)

112 
	#USB_DOEP0TSIZ
 
	`USB_DOEPx_TSIZ
(0)

	)

113 
	#USB_DOEP0INT
 
	`USB_DOEPx_INT
(0)

	)

116 
	#USB_PCGCCTL
 
	`MMIO32
(
USB_OTG_BASE
 + 0xE00)

	)

119 
	#USB_FIFOxD
(
x
) \

120 (&
	`MMIO32
(
USB_OTG_BASE
 + (((
x
Ë+ 1Ë<< 12)))

	)

124 
	#USB_GOTGCTL_BSVLD
 (1 << 19)

	)

125 
	#USB_GOTGCTL_ASVLD
 (1 << 18)

	)

126 
	#USB_GOTGCTL_DBCT
 (1 << 17)

	)

127 
	#USB_GOTGCTL_CIDSTS
 (1 << 16)

	)

128 
	#USB_GOTGCTL_DHNPEN
 (1 << 11)

	)

129 
	#USB_GOTGCTL_HSHNPEN
 (1 << 10)

	)

130 
	#USB_GOTGCTL_HNPRQ
 (1 << 9)

	)

131 
	#USB_GOTGCTL_HNGSCS
 (1 << 8)

	)

132 
	#USB_GOTGCTL_SRQ
 (1 << 1)

	)

133 
	#USB_GOTGCTL_SRQSCS
 (1 << 0)

	)

136 
	#USB_GAHBCFG_GLBLINTRMSK
 0x0001

	)

137 
	#USB_GAHBCFG_TXFELVL
 0x0080

	)

138 
	#USB_GAHBCFG_PTXFELVL
 0x0100

	)

141 
	#USB_GUSBCFG_TOCAL
 0x00000003

	)

142 
	#USB_GUSBCFG_SRPCAP
 0x00000100

	)

143 
	#USB_GUSBCFG_HNPCAP
 0x00000200

	)

144 
	#USB_GUSBCFG_TRDT_MASK
 (0x‡<< 10)

	)

145 
	#USB_GUSBCFG_TRDT_16BIT
 (0x5 << 10)

	)

146 
	#USB_GUSBCFG_TRDT_8BIT
 (0x9 << 10)

	)

147 
	#USB_GUSBCFG_NPTXRWEN
 0x00004000

	)

148 
	#USB_GUSBCFG_FHMOD
 0x20000000

	)

149 
	#USB_GUSBCFG_FDMOD
 0x40000000

	)

150 
	#USB_GUSBCFG_CTXPKT
 0x80000000

	)

151 
	#USB_GUSBCFG_PHYSEL
 (1 << 7)

	)

154 
	#USB_GRSTCTL_AHBIDL
 (1 << 31)

	)

156 
	#USB_GRSTCTL_TXFNUM_MASK
 (0x1‡<< 6)

	)

157 
	#USB_GRSTCTL_TXFFLSH
 (1 << 5)

	)

158 
	#USB_GRSTCTL_RXFFLSH
 (1 << 4)

	)

160 
	#USB_GRSTCTL_FCRST
 (1 << 2)

	)

161 
	#USB_GRSTCTL_HSRST
 (1 << 1)

	)

162 
	#USB_GRSTCTL_CSRST
 (1 << 0)

	)

165 
	#USB_GINTSTS_WKUPINT
 (1 << 31)

	)

166 
	#USB_GINTSTS_SRQINT
 (1 << 30)

	)

167 
	#USB_GINTSTS_DISCINT
 (1 << 29)

	)

168 
	#USB_GINTSTS_CIDSCHG
 (1 << 28)

	)

170 
	#USB_GINTSTS_PTXFE
 (1 << 26)

	)

171 
	#USB_GINTSTS_HCINT
 (1 << 25)

	)

172 
	#USB_GINTSTS_HPRTINT
 (1 << 24)

	)

174 
	#USB_GINTSTS_IPXFR
 (1 << 21)

	)

175 
	#USB_GINTSTS_INCOMPISOOUT
 (1 << 21)

	)

176 
	#USB_GINTSTS_IISOIXFR
 (1 << 20)

	)

177 
	#USB_GINTSTS_OEPINT
 (1 << 19)

	)

178 
	#USB_GINTSTS_IEPINT
 (1 << 18)

	)

180 
	#USB_GINTSTS_EOPF
 (1 << 15)

	)

181 
	#USB_GINTSTS_ISOODRP
 (1 << 14)

	)

182 
	#USB_GINTSTS_ENUMDNE
 (1 << 13)

	)

183 
	#USB_GINTSTS_USBRST
 (1 << 12)

	)

184 
	#USB_GINTSTS_USBSUSP
 (1 << 11)

	)

185 
	#USB_GINTSTS_ESUSP
 (1 << 10)

	)

187 
	#USB_GINTSTS_GONAKEFF
 (1 << 7)

	)

188 
	#USB_GINTSTS_GINAKEFF
 (1 << 6)

	)

189 
	#USB_GINTSTS_NPTXFE
 (1 << 5)

	)

190 
	#USB_GINTSTS_RXFLVL
 (1 << 4)

	)

191 
	#USB_GINTSTS_SOF
 (1 << 3)

	)

192 
	#USB_GINTSTS_OTGINT
 (1 << 2)

	)

193 
	#USB_GINTSTS_MMIS
 (1 << 1)

	)

194 
	#USB_GINTSTS_CMOD
 (1 << 0)

	)

197 
	#USB_GINTMSK_MMISM
 0x00000002

	)

198 
	#USB_GINTMSK_OTGINT
 0x00000004

	)

199 
	#USB_GINTMSK_SOFM
 0x00000008

	)

200 
	#USB_GINTMSK_RXFLVLM
 0x00000010

	)

201 
	#USB_GINTMSK_NPTXFEM
 0x00000020

	)

202 
	#USB_GINTMSK_GINAKEFFM
 0x00000040

	)

203 
	#USB_GINTMSK_GONAKEFFM
 0x00000080

	)

204 
	#USB_GINTMSK_ESUSPM
 0x00000400

	)

205 
	#USB_GINTMSK_USBSUSPM
 0x00000800

	)

206 
	#USB_GINTMSK_USBRST
 0x00001000

	)

207 
	#USB_GINTMSK_ENUMDNEM
 0x00002000

	)

208 
	#USB_GINTMSK_ISOODRPM
 0x00004000

	)

209 
	#USB_GINTMSK_EOPFM
 0x00008000

	)

210 
	#USB_GINTMSK_EPMISM
 0x00020000

	)

211 
	#USB_GINTMSK_IEPINT
 0x00040000

	)

212 
	#USB_GINTMSK_OEPINT
 0x00080000

	)

213 
	#USB_GINTMSK_IISOIXFRM
 0x00100000

	)

214 
	#USB_GINTMSK_IISOOXFRM
 0x00200000

	)

215 
	#USB_GINTMSK_IPXFRM
 0x00200000

	)

216 
	#USB_GINTMSK_PRTIM
 0x01000000

	)

217 
	#USB_GINTMSK_HCIM
 0x02000000

	)

218 
	#USB_GINTMSK_PTXFEM
 0x04000000

	)

219 
	#USB_GINTMSK_CIDSCHGM
 0x10000000

	)

220 
	#USB_GINTMSK_DISCINT
 0x20000000

	)

221 
	#USB_GINTMSK_SRQIM
 0x40000000

	)

222 
	#USB_GINTMSK_WUIM
 0x80000000

	)

226 
	#USB_GRXSTSP_FRMNUM_MASK
 (0x‡<< 21)

	)

227 
	#USB_GRXSTSP_PKTSTS_MASK
 (0x‡<< 17)

	)

228 
	#USB_GRXSTSP_PKTSTS_GOUTNAK
 (0x1 << 17)

	)

229 
	#USB_GRXSTSP_PKTSTS_OUT
 (0x2 << 17)

	)

230 
	#USB_GRXSTSP_PKTSTS_OUT_COMP
 (0x3 << 17)

	)

231 
	#USB_GRXSTSP_PKTSTS_SETUP_COMP
 (0x4 << 17)

	)

232 
	#USB_GRXSTSP_PKTSTS_SETUP
 (0x6 << 17)

	)

233 
	#USB_GRXSTSP_DPID_MASK
 (0x3 << 15)

	)

234 
	#USB_GRXSTSP_DPID_DATA0
 (0x0 << 15)

	)

235 
	#USB_GRXSTSP_DPID_DATA1
 (0x2 << 15)

	)

236 
	#USB_GRXSTSP_DPID_DATA2
 (0x1 << 15)

	)

237 
	#USB_GRXSTSP_DPID_MDATA
 (0x3 << 15)

	)

238 
	#USB_GRXSTSP_BCNT_MASK
 (0x7f‡<< 4)

	)

239 
	#USB_GRXSTSP_EPNUM_MASK
 (0x‡<< 0)

	)

243 
	#USB_GCCFG_NOVBUSSENS
 (1 << 21)

	)

244 
	#USB_GCCFG_SOFOUTEN
 (1 << 20)

	)

245 
	#USB_GCCFG_VBUSBSEN
 (1 << 19)

	)

246 
	#USB_GCCFG_VBUSASEN
 (1 << 18)

	)

248 
	#USB_GCCFG_PWRDWN
 (1 << 16)

	)

255 
	#USB_DCTL_POPRGDNE
 (1 << 11)

	)

256 
	#USB_DCTL_CGONAK
 (1 << 10)

	)

257 
	#USB_DCTL_SGONAK
 (1 << 9)

	)

258 
	#USB_DCTL_SGINAK
 (1 << 8)

	)

259 
	#USB_DCTL_TCTL_MASK
 (7 << 4)

	)

260 
	#USB_DCTL_GONSTS
 (1 << 3)

	)

261 
	#USB_DCTL_GINSTS
 (1 << 2)

	)

262 
	#USB_DCTL_SDIS
 (1 << 1)

	)

263 
	#USB_DCTL_RWUSIG
 (1 << 0)

	)

266 
	#USB_DCFG_DSPD
 0x0003

	)

267 
	#USB_DCFG_NZLSOHSK
 0x0004

	)

268 
	#USB_DCFG_DAD
 0x07F0

	)

269 
	#USB_DCFG_PFIVL
 0x1800

	)

273 
	#USB_DIEPMSK_BIM
 (1 << 9)

	)

274 
	#USB_DIEPMSK_TXFURM
 (1 << 8)

	)

276 
	#USB_DIEPMSK_INEPNEM
 (1 << 6)

	)

277 
	#USB_DIEPMSK_INEPNMM
 (1 << 5)

	)

278 
	#USB_DIEPMSK_ITTXFEMSK
 (1 << 4)

	)

279 
	#USB_DIEPMSK_TOM
 (1 << 3)

	)

281 
	#USB_DIEPMSK_EPDM
 (1 << 1)

	)

282 
	#USB_DIEPMSK_XFRCM
 (1 << 0)

	)

286 
	#USB_DOEPMSK_BOIM
 (1 << 9)

	)

287 
	#USB_DOEPMSK_OPEM
 (1 << 8)

	)

289 
	#USB_DOEPMSK_B2BSTUP
 (1 << 6)

	)

291 
	#USB_DOEPMSK_OTEPDM
 (1 << 4)

	)

292 
	#USB_DOEPMSK_STUPM
 (1 << 3)

	)

294 
	#USB_DOEPMSK_EPDM
 (1 << 1)

	)

295 
	#USB_DOEPMSK_XFRCM
 (1 << 0)

	)

298 
	#USB_DIEP0CTL_EPENA
 (1 << 31)

	)

299 
	#USB_DIEP0CTL_EPDIS
 (1 << 30)

	)

301 
	#USB_DIEP0CTL_SD0PID
 (1 << 28)

	)

302 
	#USB_DIEP0CTL_SNAK
 (1 << 27)

	)

303 
	#USB_DIEP0CTL_CNAK
 (1 << 26)

	)

304 
	#USB_DIEP0CTL_TXFNUM_MASK
 (0x‡<< 22)

	)

305 
	#USB_DIEP0CTL_STALL
 (1 << 21)

	)

307 
	#USB_DIEP0CTL_EPTYP_MASK
 (0x3 << 18)

	)

308 
	#USB_DIEP0CTL_NAKSTS
 (1 << 17)

	)

310 
	#USB_DIEP0CTL_USBAEP
 (1 << 15)

	)

312 
	#USB_DIEP0CTL_MPSIZ_MASK
 (0x3 << 0)

	)

313 
	#USB_DIEP0CTL_MPSIZ_64
 (0x0 << 0)

	)

314 
	#USB_DIEP0CTL_MPSIZ_32
 (0x1 << 0)

	)

315 
	#USB_DIEP0CTL_MPSIZ_16
 (0x2 << 0)

	)

316 
	#USB_DIEP0CTL_MPSIZ_8
 (0x3 << 0)

	)

319 
	#USB_DOEP0CTL_EPENA
 (1 << 31)

	)

320 
	#USB_DOEP0CTL_EPDIS
 (1 << 30)

	)

322 
	#USB_DOEP0CTL_SD0PID
 (1 << 28)

	)

323 
	#USB_DOEP0CTL_SNAK
 (1 << 27)

	)

324 
	#USB_DOEP0CTL_CNAK
 (1 << 26)

	)

326 
	#USB_DOEP0CTL_STALL
 (1 << 21)

	)

327 
	#USB_DOEP0CTL_SNPM
 (1 << 20)

	)

328 
	#USB_DOEP0CTL_EPTYP_MASK
 (0x3 << 18)

	)

329 
	#USB_DOEP0CTL_NAKSTS
 (1 << 17)

	)

331 
	#USB_DOEP0CTL_USBAEP
 (1 << 15)

	)

333 
	#USB_DOEP0CTL_MPSIZ_MASK
 (0x3 << 0)

	)

334 
	#USB_DOEP0CTL_MPSIZ_64
 (0x0 << 0)

	)

335 
	#USB_DOEP0CTL_MPSIZ_32
 (0x1 << 0)

	)

336 
	#USB_DOEP0CTL_MPSIZ_16
 (0x2 << 0)

	)

337 
	#USB_DOEP0CTL_MPSIZ_8
 (0x3 << 0)

	)

341 
	#USB_DIEP_INT_TXFE
 (1 << 7)

	)

342 
	#USB_DIEP_INT_INEPNE
 (1 << 6)

	)

344 
	#USB_DIEP_INT_ITTXFE
 (1 << 4)

	)

345 
	#USB_DIEP_INT_TOC
 (1 << 3)

	)

347 
	#USB_DIEP_INT_EPDISD
 (1 << 1)

	)

348 
	#USB_DIEP_INT_XFRC
 (1 << 0)

	)

352 
	#USB_DOEP_INT_B2BSTUP
 (1 << 6)

	)

354 
	#USB_DOEP_INT_OTEPDIS
 (1 << 4)

	)

355 
	#USB_DOEP_INT_SETUP
 (1 << 3)

	)

357 
	#USB_DOEP_INT_EPDISD
 (1 << 1)

	)

358 
	#USB_DOEP_INT_XFRC
 (1 << 0)

	)

362 
	#USB_DIEP0TSIZ_STUPCNT_1
 (0x1 << 29)

	)

363 
	#USB_DIEP0TSIZ_STUPCNT_2
 (0x2 << 29)

	)

364 
	#USB_DIEP0TSIZ_STUPCNT_3
 (0x3 << 29)

	)

365 
	#USB_DIEP0TSIZ_STUPCNT_MASK
 (0x3 << 29)

	)

367 
	#USB_DIEP0TSIZ_PKTCNT
 (1 << 19)

	)

369 
	#USB_DIEP0TSIZ_XFRSIZ_MASK
 (0x7‡<< 0)

	)

	@lib/libopencm3/include/libopencm3/efm32/common/wdog_common.h

22 #¥agm®
⁄˚


24 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

25 
	~<lib›ícm3/cm3/comm⁄.h
>

29 
	#WDOG_CTRL
 
	`MMIO32
(
WDOG_BASE
 + 0x000)

	)

30 
	#WDOG_CMD
 
	`MMIO32
(
WDOG_BASE
 + 0x004)

	)

31 
	#WDOG_SYNCBUSY
 
	`MMIO32
(
WDOG_BASE
 + 0x008)

	)

34 
	#WDOG_CTRL_CLKSEL_SHIFT
 (12)

	)

35 
	#WDOG_CTRL_CLKSEL_MASK
 (0x3 << 
WDOG_CTRL_CLKSEL_SHIFT
)

	)

36 
	#WDOG_CTRL_CLKSEL
(
v
) \

37 (((
v
Ë<< 
WDOG_CTRL_CLKSEL_SHIFT
Ë& 
WDOG_CTRL_CLKSEL_MASK
)

	)

38 
	#WDOG_CTRL_CLKSEL_ULFRCO
 0

	)

39 
	#WDOG_CTRL_CLKSEL_LFRCO
 1

	)

40 
	#WDOG_CTRL_CLKSEL_LFXO
 2

	)

42 
	#WDOG_CTRL_PERSEL_SHIFT
 (8)

	)

43 
	#WDOG_CTRL_PERSEL_MASK
 (0xF << 
WDOG_CTRL_PERSEL_SHIFT
)

	)

44 
	#WDOG_CTRL_PERSEL
(
v
) \

45 (((
v
Ë<< 
WDOG_CTRL_PERSEL_SHIFT
Ë& 
WDOG_CTRL_PERSEL_MASK
)

	)

46 
	#WDOG_CTRL_PERSEL_9CYCLES
 0

	)

47 
	#WDOG_CTRL_PERSEL_17CYCLES
 1

	)

48 
	#WDOG_CTRL_PERSEL_33CYCLES
 2

	)

49 
	#WDOG_CTRL_PERSEL_65CYCLES
 3

	)

50 
	#WDOG_CTRL_PERSEL_129CYCLES
 4

	)

51 
	#WDOG_CTRL_PERSEL_257CYCLES
 5

	)

52 
	#WDOG_CTRL_PERSEL_513CYCLES
 6

	)

53 
	#WDOG_CTRL_PERSEL_1KCYCLES
 7

	)

54 
	#WDOG_CTRL_PERSEL_2KCYCLES
 8

	)

55 
	#WDOG_CTRL_PERSEL_4KCYCLES
 9

	)

56 
	#WDOG_CTRL_PERSEL_8KCYCLES
 10

	)

57 
	#WDOG_CTRL_PERSEL_16KCYCLES
 11

	)

58 
	#WDOG_CTRL_PERSEL_32KCYCLES
 12

	)

59 
	#WDOG_CTRL_PERSEL_64KCYCLES
 13

	)

60 
	#WDOG_CTRL_PERSEL_128KCYCLES
 14

	)

61 
	#WDOG_CTRL_PERSEL_256KCYCLES
 15

	)

63 
	#WDOG_CTRL_SWOSCBLOCK
 (1 << 6)

	)

64 
	#WDOG_CTRL_EM4BLOCK
 (1 << 5)

	)

65 
	#WDOG_CTRL_LOCK
 (1 << 4)

	)

66 
	#WDOG_CTRL_EM3RUN
 (1 << 3)

	)

67 
	#WDOG_CTRL_EM2RUN
 (1 << 2)

	)

68 
	#WDOG_CTRL_DEBUGRUN
 (1 << 1)

	)

69 
	#WDOG_CTRL_EN
 (1 << 0)

	)

72 
	#WDOG_CMD_CLEAR
 (1 << 0)

	)

75 
	#WDOG_SYNCBUSY_CMD
 (1 << 1)

	)

76 
	#WDOG_SYNCBUSY_CTRL
 (1 << 0)

	)

	@lib/libopencm3/include/libopencm3/efm32/common/wdog_common_hglg.h

22 #¥agm®
⁄˚


24 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

25 
	~<lib›ícm3/cm3/comm⁄.h
>

29 
	#WDOG_CTRL
 
	`MMIO32
(
WDOG_BASE
 + 0x000)

	)

30 
	#WDOG_CMD
 
	`MMIO32
(
WDOG_BASE
 + 0x004)

	)

31 
	#WDOG_SYNCBUSY
 
	`MMIO32
(
WDOG_BASE
 + 0x008)

	)

34 
	#WDOG_CTRL_CLKSEL_SHIFT
 (12)

	)

35 
	#WDOG_CTRL_CLKSEL_MASK
 (0x3 << 
WDOG_CTRL_CLKSEL_SHIFT
)

	)

36 
	#WDOG_CTRL_CLKSEL
(
v
) \

37 (((
v
Ë<< 
WDOG_CTRL_CLKSEL_SHIFT
Ë& 
WDOG_CTRL_CLKSEL_MASK
)

	)

38 
	#WDOG_CTRL_CLKSEL_ULFRCO
 
	`WDOG_CTRL_CLKSEL
(0)

	)

39 
	#WDOG_CTRL_CLKSEL_LFRCO
 
	`WDOG_CTRL_CLKSEL
(1)

	)

40 
	#WDOG_CTRL_CLKSEL_LFXO
 
	`WDOG_CTRL_CLKSEL
(2)

	)

42 
	#WDOG_CTRL_PERSEL_SHIFT
 (8)

	)

43 
	#WDOG_CTRL_PERSEL_MASK
 (0xF << 
WDOG_CTRL_PERSEL_SHIFT
)

	)

44 
	#WDOG_CTRL_PERSEL
(
v
) \

45 (((
v
Ë<< 
WDOG_CTRL_PERSEL_SHIFT
Ë& 
WDOG_CTRL_PERSEL_MASK
)

	)

46 
	#WDOG_CTRL_PERSEL_9CYCLES
 
	`WDOG_CTRL_PERSEL
(0)

	)

47 
	#WDOG_CTRL_PERSEL_17CYCLES
 
	`WDOG_CTRL_PERSEL
(1)

	)

48 
	#WDOG_CTRL_PERSEL_33CYCLES
 
	`WDOG_CTRL_PERSEL
(2)

	)

49 
	#WDOG_CTRL_PERSEL_65CYCLES
 
	`WDOG_CTRL_PERSEL
(3)

	)

50 
	#WDOG_CTRL_PERSEL_129CYCLES
 
	`WDOG_CTRL_PERSEL
(4)

	)

51 
	#WDOG_CTRL_PERSEL_257CYCLES
 
	`WDOG_CTRL_PERSEL
(5)

	)

52 
	#WDOG_CTRL_PERSEL_513CYCLES
 
	`WDOG_CTRL_PERSEL
(6)

	)

53 
	#WDOG_CTRL_PERSEL_1KCYCLES
 
	`WDOG_CTRL_PERSEL
(7)

	)

54 
	#WDOG_CTRL_PERSEL_2KCYCLES
 
	`WDOG_CTRL_PERSEL
(8)

	)

55 
	#WDOG_CTRL_PERSEL_4KCYCLES
 
	`WDOG_CTRL_PERSEL
(9)

	)

56 
	#WDOG_CTRL_PERSEL_8KCYCLES
 
	`WDOG_CTRL_PERSEL
(10)

	)

57 
	#WDOG_CTRL_PERSEL_16KCYCLES
 
	`WDOG_CTRL_PERSEL
(11)

	)

58 
	#WDOG_CTRL_PERSEL_32KCYCLES
 
	`WDOG_CTRL_PERSEL
(12)

	)

59 
	#WDOG_CTRL_PERSEL_64KCYCLES
 
	`WDOG_CTRL_PERSEL
(13)

	)

60 
	#WDOG_CTRL_PERSEL_128KCYCLES
 
	`WDOG_CTRL_PERSEL
(14)

	)

61 
	#WDOG_CTRL_PERSEL_256KCYCLES
 
	`WDOG_CTRL_PERSEL
(15)

	)

63 
	#WDOG_CTRL_SWOSCBLOCK
 (1 << 6)

	)

64 
	#WDOG_CTRL_EM4BLOCK
 (1 << 5)

	)

65 
	#WDOG_CTRL_LOCK
 (1 << 4)

	)

66 
	#WDOG_CTRL_EM3RUN
 (1 << 3)

	)

67 
	#WDOG_CTRL_EM2RUN
 (1 << 2)

	)

68 
	#WDOG_CTRL_DEBUGRUN
 (1 << 1)

	)

69 
	#WDOG_CTRL_EN
 (1 << 0)

	)

72 
	#WDOG_CMD_CLEAR
 (1 << 0)

	)

75 
	#WDOG_SYNCBUSY_CMD
 (1 << 1)

	)

76 
	#WDOG_SYNCBUSY_CTRL
 (1 << 0)

	)

	@lib/libopencm3/include/libopencm3/efm32/dac.h

20 #i‡
deföed
(
EFM32LG
)

21 
	~<lib›ícm3/efm32/lg/dac.h
>

22 #ñi‡
deföed
(
EFM32WG
)

23 
	~<lib›ícm3/efm32/wg/dac.h
>

24 #ñi‡
deföed
(
EZR32WG
)

25 
	~<lib›ícm3/efm32/ezr32wg/dac.h
>

	@lib/libopencm3/include/libopencm3/efm32/dma.h

20 #i‡
deföed
(
EFM32LG
)

21 
	~<lib›ícm3/efm32/lg/dma.h
>

22 #ñi‡
deföed
(
EFM32WG
)

23 
	~<lib›ícm3/efm32/wg/dma.h
>

24 #ñi‡
deföed
(
EZR32WG
)

25 
	~<lib›ícm3/efm32/ezr32wg/dma.h
>

	@lib/libopencm3/include/libopencm3/efm32/emu.h

20 #i‡
deföed
(
EFM32LG
)

21 
	~<lib›ícm3/efm32/lg/emu.h
>

22 #ñi‡
deföed
(
EFM32WG
)

23 
	~<lib›ícm3/efm32/wg/emu.h
>

24 #ñi‡
deföed
(
EZR32WG
)

25 
	~<lib›ícm3/efm32/ezr32wg/emu.h
>

	@lib/libopencm3/include/libopencm3/efm32/ezr32wg/acmp.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/acmp_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/ezr32wg/adc.h

29 #¥agm®
⁄˚


31 
	~<lib›ícm3/efm32/comm⁄/adc_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/ezr32wg/burtc.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/buπc_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/ezr32wg/cmu.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/cmu_comm⁄.h
>

38 
	#CMU_HFPERCLKEN0_USARTRF0
 
CMU_HFPERCLKEN0_USART0


	)

39 
	#CMU_USARTRF0
 
CMU_USART0


	)

	@lib/libopencm3/include/libopencm3/efm32/ezr32wg/dac.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/dac_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/ezr32wg/dma.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/dma_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/ezr32wg/doc-ezr32wg.h

	@lib/libopencm3/include/libopencm3/efm32/ezr32wg/emu.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/emu_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/ezr32wg/gpio.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/gpio_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/ezr32wg/i2c.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/i2c_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/ezr32wg/letimer.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/Àtimî_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/ezr32wg/memorymap.h

20 #i‚de‡
LIBOPENCM3_EZR32WG_MEMORYMAP_H


21 
	#LIBOPENCM3_EZR32WG_MEMORYMAP_H


	)

23 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

25 
	#PERIPH_BASE
 (0x40000000U)

	)

28 
	#DI_BASE
 (0x0FE08000U)

	)

31 
	#DI_CMU_LFRCOCTRL
 
	`MMIO32
(
DI_BASE
 + 0x020)

	)

32 
	#DI_CMU_HFRCOCTRL
 
	`MMIO32
(
DI_BASE
 + 0x028)

	)

33 
	#DI_CMU_AUXHFRCOCTRL
 
	`MMIO32
(
DI_BASE
 + 0x030)

	)

34 
	#DI_ADC0_CAL
 
	`MMIO32
(
DI_BASE
 + 0x040)

	)

35 
	#DI_ADC0_BIASPROG
 
	`MMIO32
(
DI_BASE
 + 0x048)

	)

36 
	#DI_DAC0_CAL
 
	`MMIO32
(
DI_BASE
 + 0x050)

	)

37 
	#DI_DAC0_BIASPROG
 
	`MMIO32
(
DI_BASE
 + 0x058)

	)

38 
	#DI_ACMP0_CTRL
 
	`MMIO32
(
DI_BASE
 + 0x060)

	)

39 
	#DI_ACMP1_CTRL
 
	`MMIO32
(
DI_BASE
 + 0x068)

	)

40 
	#DI_CMU_LCDCTRL
 
	`MMIO32
(
DI_BASE
 + 0x078)

	)

41 
	#DI_DAC0_OPACTRL
 
	`MMIO32
(
DI_BASE
 + 0x0A0)

	)

42 
	#DI_DAC0_OPAOFFSET
 
	`MMIO32
(
DI_BASE
 + 0x0A8)

	)

43 
	#DI_EMU_BUINACT
 
	`MMIO32
(
DI_BASE
 + 0x0B0)

	)

44 
	#DI_EMU_BUACT
 
	`MMIO32
(
DI_BASE
 + 0x0B8)

	)

45 
	#DI_EMU_BUBODBUVINCAL
 
	`MMIO32
(
DI_BASE
 + 0x0C0)

	)

46 
	#DI_EMU_BUBODUNREGCAL
 
	`MMIO32
(
DI_BASE
 + 0x0C8)

	)

47 
	#DI_MCM_REV_MIN
 
	`MMIO8
(
DI_BASE
 + 0x1AA)

	)

48 
	#DI_MCM_REV_MAJ
 
	`MMIO8
(
DI_BASE
 + 0x1AB)

	)

49 
	#DI_RADIO_REV_MIN
 
	`MMIO8
(
DI_BASE
 + 0x1AC)

	)

50 
	#DI_RADIO_REV_MAJ
 
	`MMIO8
(
DI_BASE
 + 0x1AD)

	)

51 
	#DI_RADIO_OPN
 
	`MMIO8
(
DI_BASE
 + 0x1AE)

	)

52 
	#DI_DI_CRC
 
	`MMIO16
(
DI_BASE
 + 0x1B0)

	)

53 
	#DI_CAL_TEMP_0
 
	`MMIO8
(
DI_BASE
 + 0x1B2)

	)

54 
	#DI_ADC0_CAL_1V25
 
	`MMIO16
(
DI_BASE
 + 0x1B4)

	)

55 
	#DI_ADC0_CAL_2V5
 
	`MMIO16
(
DI_BASE
 + 0x1B6)

	)

56 
	#DI_ADC0_CAL_VDD
 
	`MMIO16
(
DI_BASE
 + 0x1B8)

	)

57 
	#DI_ADC0_CAL_5VDIFF
 
	`MMIO16
(
DI_BASE
 + 0x1BA)

	)

58 
	#DI_ADC0_CAL_2XVDD
 
	`MMIO16
(
DI_BASE
 + 0x1BC)

	)

59 
	#DI_ADC0_TEMP_0_READ_1V25
 
	`MMIO16
(
DI_BASE
 + 0x1BE)

	)

60 
	#DI_DAC0_CAL_1V25
 
	`MMIO32
(
DI_BASE
 + 0x1C8)

	)

61 
	#DI_DAC0_CAL_2V5
 
	`MMIO32
(
DI_BASE
 + 0x1CC)

	)

62 
	#DI_DAC0_CAL_VDD
 
	`MMIO32
(
DI_BASE
 + 0x1D0)

	)

63 
	#DI_AUXHFRCO_CALIB_BAND_1
 
	`MMIO8
(
DI_BASE
 + 0x1D4)

	)

64 
	#DI_AUXHFRCO_CALIB_BAND_7
 
	`MMIO8
(
DI_BASE
 + 0x1D5)

	)

65 
	#DI_AUXHFRCO_CALIB_BAND_11
 
	`MMIO8
(
DI_BASE
 + 0x1D6)

	)

66 
	#DI_AUXHFRCO_CALIB_BAND_14
 
	`MMIO8
(
DI_BASE
 + 0x1D7)

	)

67 
	#DI_AUXHFRCO_CALIB_BAND_21
 
	`MMIO8
(
DI_BASE
 + 0x1D8)

	)

68 
	#DI_AUXHFRCO_CALIB_BAND_28
 
	`MMIO8
(
DI_BASE
 + 0x1D9)

	)

69 
	#DI_HFRCO_CALIB_BAND_1
 
	`MMIO8
(
DI_BASE
 + 0x1DC)

	)

70 
	#DI_HFRCO_CALIB_BAND_7
 
	`MMIO8
(
DI_BASE
 + 0x1DD)

	)

71 
	#DI_HFRCO_CALIB_BAND_11
 
	`MMIO8
(
DI_BASE
 + 0x1DE)

	)

72 
	#DI_HFRCO_CALIB_BAND_14
 
	`MMIO8
(
DI_BASE
 + 0x1DF)

	)

73 
	#DI_HFRCO_CALIB_BAND_21
 
	`MMIO8
(
DI_BASE
 + 0x1E0)

	)

74 
	#DI_HFRCO_CALIB_BAND_28
 
	`MMIO8
(
DI_BASE
 + 0x1E1)

	)

75 
	#DI_MEM_INFO_PAGE_SIZE
 
	`MMIO8
(
DI_BASE
 + 0x1E7)

	)

76 
	#DI_RADIO_ID
 
	`MMIO16
(
DI_BASE
 + 0x1EE)

	)

77 
	#DI_UNIQUE_0
 
	`MMIO32
(
DI_BASE
 + 0x1F0)

	)

78 
	#DI_UNIQUE_1
 
	`MMIO32
(
DI_BASE
 + 0x1F4)

	)

79 
	#DI_MEM_INFO_FLASH
 
	`MMIO16
(
DI_BASE
 + 0x1F8)

	)

80 
	#DI_MEM_INFO_RAM
 
	`MMIO16
(
DI_BASE
 + 0x1FA)

	)

81 
	#DI_PART_NUMBER
 
	`MMIO16
(
DI_BASE
 + 0x1FC)

	)

82 
	#DI_PART_FAMILY
 
	`MMIO8
(
DI_BASE
 + 0x1FE)

	)

83 
	#DI_PROD_REV
 
	`MMIO8
(
DI_BASE
 + 0x1FF)

	)

85 
	#AES_BASE
 (
PERIPH_BASE
 + 0xE0000)

	)

86 
	#RMU_BASE
 (
PERIPH_BASE
 + 0xCA000)

	)

87 
	#CMU_BASE
 (
PERIPH_BASE
 + 0xC8000)

	)

88 
	#EMU_BASE
 (
PERIPH_BASE
 + 0xC6000)

	)

89 
	#USB_BASE
 (
PERIPH_BASE
 + 0xC4000)

	)

90 
	#DMA_BASE
 (
PERIPH_BASE
 + 0xC2000)

	)

91 
	#MSC_BASE
 (
PERIPH_BASE
 + 0xC0000)

	)

92 
	#LESENSE_BASE
 (
PERIPH_BASE
 + 0x8C000)

	)

93 
	#WDOG_BASE
 (
PERIPH_BASE
 + 0x88000)

	)

94 
	#PCNT2_BASE
 (
PERIPH_BASE
 + 0x86800)

	)

95 
	#PCNT1_BASE
 (
PERIPH_BASE
 + 0x86400)

	)

96 
	#PCNT0_BASE
 (
PERIPH_BASE
 + 0x86000)

	)

97 
	#LEUART1_BASE
 (
PERIPH_BASE
 + 0x84400)

	)

98 
	#LEUART0_BASE
 (
PERIPH_BASE
 + 0x84000)

	)

99 
	#LETIMER0_BASE
 (
PERIPH_BASE
 + 0x82000)

	)

100 
	#BURTC_BASE
 (
PERIPH_BASE
 + 0x81000)

	)

101 
	#RTC_BASE
 (
PERIPH_BASE
 + 0x80000)

	)

102 
	#PRS_BASE
 (
PERIPH_BASE
 + 0xCC000)

	)

103 
	#TIMER3_BASE
 (
PERIPH_BASE
 + 0x10C00)

	)

104 
	#TIMER2_BASE
 (
PERIPH_BASE
 + 0x10800)

	)

105 
	#TIMER1_BASE
 (
PERIPH_BASE
 + 0x10400)

	)

106 
	#TIMER0_BASE
 (
PERIPH_BASE
 + 0x10000)

	)

107 
	#UART1_BASE
 (
PERIPH_BASE
 + 0x0E400)

	)

108 
	#UART0_BASE
 (
PERIPH_BASE
 + 0x0E000)

	)

109 
	#USART2_BASE
 (
PERIPH_BASE
 + 0x0C800)

	)

110 
	#USART1_BASE
 (
PERIPH_BASE
 + 0x0C400)

	)

111 
	#USARTRF0_BASE
 (
PERIPH_BASE
 + 0x0C000)

	)

112 
	#I2C1_BASE
 (
PERIPH_BASE
 + 0x0A400)

	)

113 
	#I2C0_BASE
 (
PERIPH_BASE
 + 0x0A000)

	)

114 
	#GPIO_BASE
 (
PERIPH_BASE
 + 0x06000)

	)

115 
	#DAC0_BASE
 (
PERIPH_BASE
 + 0x04000)

	)

116 
	#ADC0_BASE
 (
PERIPH_BASE
 + 0x02000)

	)

117 
	#ACMP1_BASE
 (
PERIPH_BASE
 + 0x01400)

	)

118 
	#ACMP0_BASE
 (
PERIPH_BASE
 + 0x01000)

	)

119 
	#VCMP_BASE
 (
PERIPH_BASE
 + 0x00000)

	)

	@lib/libopencm3/include/libopencm3/efm32/ezr32wg/msc.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/msc_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/ezr32wg/opamp.h

20 #i‚de‡
LIBOPENCM3_EFM32_EZR32WG_OPAMP_H


21 
	#LIBOPENCM3_EFM32_EZR32WG_OPAMP_H


	)

23 
	~<lib›ícm3/efm32/comm⁄/›amp_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/ezr32wg/prs.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/¥s_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/ezr32wg/rmu.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/rmu_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/ezr32wg/rtc.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/πc_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/ezr32wg/timer.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/timî_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/ezr32wg/uart.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/u¨t_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/ezr32wg/usart.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/ußπ_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/ezr32wg/usb.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/usb_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/ezr32wg/wdog.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/wdog_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/g/doc-efm32g.h

	@lib/libopencm3/include/libopencm3/efm32/gg/doc-efm32gg.h

	@lib/libopencm3/include/libopencm3/efm32/gpio.h

20 #i‡
deföed
(
EFM32LG
)

21 
	~<lib›ícm3/efm32/lg/gpio.h
>

22 #ñi‡
deföed
(
EFM32HG
)

23 
	~<lib›ícm3/efm32/hg/gpio.h
>

24 #ñi‡
deföed
(
EFM32WG
)

25 
	~<lib›ícm3/efm32/wg/gpio.h
>

26 #ñi‡
deföed
(
EZR32WG
)

27 
	~<lib›ícm3/efm32/ezr32wg/gpio.h
>

	@lib/libopencm3/include/libopencm3/efm32/hg/cmu.h

31 #¥agm®
⁄˚


33 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

34 
	~<lib›ícm3/cm3/comm⁄.h
>

36 
	#CMU_CTRL
 
	`MMIO32
(
CMU_BASE
 + 0x000)

	)

37 
	#CMU_HFCORECLKDIV
 
	`MMIO32
(
CMU_BASE
 + 0x004)

	)

38 
	#CMU_HFPERCLKDIV
 
	`MMIO32
(
CMU_BASE
 + 0x008)

	)

39 
	#CMU_HFRCOCTRL
 
	`MMIO32
(
CMU_BASE
 + 0x00C)

	)

40 
	#CMU_LFRCOCTRL
 
	`MMIO32
(
CMU_BASE
 + 0x010)

	)

41 
	#CMU_AUXHFRCOCTR
 
	`MMIO32
(
CMU_BASE
 + 0x014)

	)

42 
	#CMU_CALCTRL
 
	`MMIO32
(
CMU_BASE
 + 0x018)

	)

43 
	#CMU_CALCNT
 
	`MMIO32
(
CMU_BASE
 + 0x01C)

	)

44 
	#CMU_OSCENCMD
 
	`MMIO32
(
CMU_BASE
 + 0x020)

	)

45 
	#CMU_CMD
 
	`MMIO32
(
CMU_BASE
 + 0x024)

	)

46 
	#CMU_LFCLKSEL
 
	`MMIO32
(
CMU_BASE
 + 0x028)

	)

47 
	#CMU_STATUS
 
	`MMIO32
(
CMU_BASE
 + 0x02C)

	)

48 
	#CMU_IF
 
	`MMIO32
(
CMU_BASE
 + 0x030)

	)

49 
	#CMU_IFS
 
	`MMIO32
(
CMU_BASE
 + 0x034)

	)

50 
	#CMU_IFC
 
	`MMIO32
(
CMU_BASE
 + 0x038)

	)

51 
	#CMU_IEN
 
	`MMIO32
(
CMU_BASE
 + 0x03C)

	)

52 
	#CMU_HFCORECLKEN0
 
	`MMIO32
(
CMU_BASE
 + 0x040)

	)

53 
	#CMU_HFPERCLKEN0
 
	`MMIO32
(
CMU_BASE
 + 0x044)

	)

54 
	#CMU_SYNCBUSY
 
	`MMIO32
(
CMU_BASE
 + 0x050)

	)

55 
	#CMU_FREEZE
 
	`MMIO32
(
CMU_BASE
 + 0x054)

	)

56 
	#CMU_LFACLKEN0
 
	`MMIO32
(
CMU_BASE
 + 0x058)

	)

57 
	#CMU_LFBCLKEN0
 
	`MMIO32
(
CMU_BASE
 + 0x060)

	)

58 
	#CMU_LFCCLKEN0
 
	`MMIO32
(
CMU_BASE
 + 0x064)

	)

59 
	#CMU_LFAPRESC0
 
	`MMIO32
(
CMU_BASE
 + 0x068)

	)

60 
	#CMU_LFBPRESC0
 
	`MMIO32
(
CMU_BASE
 + 0x070)

	)

61 
	#CMU_PCNTCTRL
 
	`MMIO32
(
CMU_BASE
 + 0x078)

	)

62 
	#CMU_ROUTE
 
	`MMIO32
(
CMU_BASE
 + 0x080)

	)

63 
	#CMU_LOCK
 
	`MMIO32
(
CMU_BASE
 + 0x084)

	)

64 
	#CMU_USBCRCTRL
 
	`MMIO32
(
CMU_BASE
 + 0x0D0)

	)

65 
	#CMU_USHFRCOCTRL
 
	`MMIO32
(
CMU_BASE
 + 0x0D4)

	)

66 
	#CMU_USHFRCOTUNE
 
	`MMIO32
(
CMU_BASE
 + 0x0D8)

	)

67 
	#CMU_USHFRCOCONF
 
	`MMIO32
(
CMU_BASE
 + 0x0DC)

	)

70 
	#CMU_CTRL_CLKOUTSEL1_SHIFT
 (23)

	)

71 
	#CMU_CTRL_CLKOUTSEL1_MASK
 (0x7 << 
CMU_CTRL_CLKOUTSEL1_SHIFT
)

	)

72 
	#CMU_CTRL_CLKOUTSEL1
(
v
) \

73 (((
v
Ë<< 
CMU_CTRL_CLKOUTSEL1_SHIFT
Ë& 
CMU_CTRL_CLKOUTSEL1_MASK
)

	)

74 
	#CMU_CTRL_CLKOUTSEL1_LFRCO
 
	`CMU_CTRL_CLKOUTSEL1
(0)

	)

75 
	#CMU_CTRL_CLKOUTSEL1_LFXO
 
	`CMU_CTRL_CLKOUTSEL1
(1)

	)

76 
	#CMU_CTRL_CLKOUTSEL1_HFCLK
 
	`CMU_CTRL_CLKOUTSEL1
(2)

	)

77 
	#CMU_CTRL_CLKOUTSEL1_LFXOQ
 
	`CMU_CTRL_CLKOUTSEL1
(3)

	)

78 
	#CMU_CTRL_CLKOUTSEL1_HFXOQ
 
	`CMU_CTRL_CLKOUTSEL1
(4)

	)

79 
	#CMU_CTRL_CLKOUTSEL1_LFRCOQ
 
	`CMU_CTRL_CLKOUTSEL1
(5)

	)

80 
	#CMU_CTRL_CLKOUTSEL1_HFRCOQ
 
	`CMU_CTRL_CLKOUTSEL1
(6)

	)

81 
	#CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ
 
	`CMU_CTRL_CLKOUTSEL1
(7)

	)

82 
	#CMU_CTRL_CLKOUTSEL1_USHFRCO
 
	`CMU_CTRL_CLKOUTSEL1
(8)

	)

84 
	#CMU_CTRL_CLKOUTSEL0_SHIFT
 (20)

	)

85 
	#CMU_CTRL_CLKOUTSEL0_MASK
 (0x7 << 
CMU_CTRL_CLKOUTSEL0_SHIFT
)

	)

86 
	#CMU_CTRL_CLKOUTSEL0
(
v
) \

87 (((
v
Ë<< 
CMU_CTRL_CLKOUTSEL0_SHIFT
Ë& 
CMU_CTRL_CLKOUTSEL0_MASK
)

	)

88 
	#CMU_CTRL_CLKOUTSEL0_HFRCO
 
	`CMU_CTRL_CLKOUTSEL0
(0)

	)

89 
	#CMU_CTRL_CLKOUTSEL0_HFXO
 
	`CMU_CTRL_CLKOUTSEL0
(1)

	)

90 
	#CMU_CTRL_CLKOUTSEL0_HFCLK2
 
	`CMU_CTRL_CLKOUTSEL0
(2)

	)

91 
	#CMU_CTRL_CLKOUTSEL0_HFCLK4
 
	`CMU_CTRL_CLKOUTSEL0
(3)

	)

92 
	#CMU_CTRL_CLKOUTSEL0_HFCLK8
 
	`CMU_CTRL_CLKOUTSEL0
(4)

	)

93 
	#CMU_CTRL_CLKOUTSEL0_HFCLK16
 
	`CMU_CTRL_CLKOUTSEL0
(5)

	)

94 
	#CMU_CTRL_CLKOUTSEL0_ULFRCO
 
	`CMU_CTRL_CLKOUTSEL0
(6)

	)

95 
	#CMU_CTRL_CLKOUTSEL0_AUXHFRCO
 
	`CMU_CTRL_CLKOUTSEL0
(7)

	)

97 
	#CMU_CTRL_LFXOTIMEOUT_SHIFT
 (18)

	)

98 
	#CMU_CTRL_LFXOTIMEOUT_MASK
 (0x3 << 
CMU_CTRL_LFXOTIMEOUT_SHIFT
)

	)

99 
	#CMU_CTRL_LFXOTIMEOUT
(
v
) \

100 (((
v
Ë<< 
CMU_CTRL_LFXOTIMEOUT_SHIFT
Ë& 
CMU_CTRL_LFXOTIMEOUT_MASK
)

	)

101 
	#CMU_CTRL_LFXOTIMEOUT_8CYCLES
 
	`CMU_CTRL_LFXOTIMEOUT
(0)

	)

102 
	#CMU_CTRL_LFXOTIMEOUT_1KCYCLES
 
	`CMU_CTRL_LFXOTIMEOUT
(1)

	)

103 
	#CMU_CTRL_LFXOTIMEOUT_16KCYCLES
 
	`CMU_CTRL_LFXOTIMEOUT
(2)

	)

104 
	#CMU_CTRL_LFXOTIMEOUT_32KCYCLES
 
	`CMU_CTRL_LFXOTIMEOUT
(3)

	)

106 
	#CMU_CTRL_LFXOBUFCUR
 (1 << 17)

	)

108 
	#CMU_CTRL_HFCLKDIV_SHIFT
 (14)

	)

109 
	#CMU_CTRL_HFCLKDIV_MASK
 (0x7 << 
CMU_CTRL_HFCLKDIV_SHIFT
)

	)

110 
	#CMU_CTRL_HFCLKDIV
(
v
) \

111 (((
v
Ë<< 
CMU_CTRL_HFCLKDIV_SHIFT
Ë& 
CMU_CTRL_HFCLKDIV_MASK
)

	)

112 
	#CMU_CTRL_HFCLKDIV_NODIV
 
	`CMU_CTRL_HFCLKDIV
(0)

	)

113 
	#CMU_CTRL_HFCLKDIV_DIV2
 
	`CMU_CTRL_HFCLKDIV
(1)

	)

114 
	#CMU_CTRL_HFCLKDIV_DIV3
 
	`CMU_CTRL_HFCLKDIV
(2)

	)

115 
	#CMU_CTRL_HFCLKDIV_DIV4
 
	`CMU_CTRL_HFCLKDIV
(3)

	)

116 
	#CMU_CTRL_HFCLKDIV_DIV5
 
	`CMU_CTRL_HFCLKDIV
(4)

	)

117 
	#CMU_CTRL_HFCLKDIV_DIV6
 
	`CMU_CTRL_HFCLKDIV
(5)

	)

118 
	#CMU_CTRL_HFCLKDIV_DIV7
 
	`CMU_CTRL_HFCLKDIV
(6)

	)

119 
	#CMU_CTRL_HFCLKDIV_DIV8
 
	`CMU_CTRL_HFCLKDIV
(7)

	)

121 
	#CMU_CTRL_LFXOBOOST
 (1 << 13)

	)

123 
	#CMU_CTRL_LFXOMODE_SHIFT
 (11)

	)

124 
	#CMU_CTRL_LFXOMODE_MASK
 (0x3 << 
CMU_CTRL_LFXOMODE_SHIFT
)

	)

125 
	#CMU_CTRL_LFXOMODE
(
v
) \

126 (((
v
Ë<< 
CMU_CTRL_LFXOMODE_SHIFT
Ë& 
CMU_CTRL_LFXOMODE_MASK
)

	)

127 
	#CMU_CTRL_LFXOMODE_XTAL
 
	`CMU_CTRL_LFXOMODE
(0)

	)

128 
	#CMU_CTRL_LFXOMODE_BUFEXTCLK
 
	`CMU_CTRL_LFXOMODE
(1)

	)

129 
	#CMU_CTRL_LFXOMODE_DIGEXTCLK
 
	`CMU_CTRL_LFXOMODE
(2)

	)

131 
	#CMU_CTRL_HFXOTIMEOUT_SHIFT
 (9)

	)

132 
	#CMU_CTRL_HFXOTIMEOUT_MASK
 (0x3 << 
CMU_CTRL_HFXOTIMEOUT_SHIFT
)

	)

133 
	#CMU_CTRL_HFXOTIMEOUT
(
v
) \

134 (((
v
Ë<< 
CMU_CTRL_HFXOTIMEOUT_SHIFT
Ë& 
CMU_CTRL_HFXOTIMEOUT_MASK
)

	)

135 
	#CMU_CTRL_HFXOTIMEOUT_8CYCLES
 
	`CMU_CTRL_HFXOTIMEOUT
(0)

	)

136 
	#CMU_CTRL_HFXOTIMEOUT_256CYCLES
 
	`CMU_CTRL_HFXOTIMEOUT
(1)

	)

137 
	#CMU_CTRL_HFXOTIMEOUT_1KCYCLES
 
	`CMU_CTRL_HFXOTIMEOUT
(2)

	)

138 
	#CMU_CTRL_HFXOTIMEOUT_16KCYCLES
 
	`CMU_CTRL_HFXOTIMEOUT
(3)

	)

140 
	#CMU_CTRL_HFXOGLITCHDETEN
 (1 << 7)

	)

141 
	#CMU_CTRL_HFXOBUFCUR_MASK
 (0x3 << 5)

	)

143 
	#CMU_CTRL_HFXOBOOST_SHIFT
 (2)

	)

144 
	#CMU_CTRL_HFXOBOOST_MASK
 (0x3 << 
CMU_CTRL_HFXOBOOST_SHIFT
)

	)

145 
	#CMU_CTRL_HFXOBOOST
(
v
) \

146 (((
v
Ë<< 
CMU_CTRL_HFXOBOOST_SHIFT
Ë& 
CMU_CTRL_HFXOBOOST_MASK
)

	)

147 
	#CMU_CTRL_HFXOBOOST_50PCENT
 
	`CMU_CTRL_HFXOBOOST
(0)

	)

148 
	#CMU_CTRL_HFXOBOOST_70PCENT
 
	`CMU_CTRL_HFXOBOOST
(1)

	)

149 
	#CMU_CTRL_HFXOBOOST_80PCENT
 
	`CMU_CTRL_HFXOBOOST
(2)

	)

150 
	#CMU_CTRL_HFXOBOOST_100PCENT
 
	`CMU_CTRL_HFXOBOOST
(3)

	)

152 
	#CMU_CTRL_HFXOMODE_SHIFT
 (0)

	)

153 
	#CMU_CTRL_HFXOMODE_MASK
 (0x3 << 
CMU_CTRL_HFXOMODE_SHIFT
)

	)

154 
	#CMU_CTRL_HFXOMODE
(
v
) \

155 (((
v
Ë<< 
CMU_CTRL_HFXOMODE_SHIFT
Ë& 
CMU_CTRL_HFXOMODE_MASK
)

	)

156 
	#CMU_CTRL_HFXOMODE_XTAL
 
	`CMU_CTRL_HFXOMODE
(0)

	)

157 
	#CMU_CTRL_HFXOMODE_BUFEXTCLK
 
	`CMU_CTRL_HFXOMODE
(1)

	)

158 
	#CMU_CTRL_HFXOMODE_DIGEXTCLK
 
	`CMU_CTRL_HFXOMODE
(2)

	)

161 
	#CMU_HFCORECLKDIV_HFCORECLKLEDIV
 (1 << 8)

	)

163 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_SHIFT
 (0)

	)

164 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_MASK
 \

165 (0xF << 
CMU_HFCORECLKDIV_HFCORECLKDIV_SHIFT
)

	)

166 
	#CMU_HFCORECLKDIV_HFCORECLKDIV
(
v
) \

167 (((
v
Ë<< 
CMU_HFCORECLKDIV_HFCORECLKDIV_SHIFT
) & \

168 
CMU_HFCORECLKDIV_HFCORECLKDIV_MASK
)

	)

169 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK
 \

170 
	`CMU_HFCORECLKDIV_HFCORECLKDIV
(0)

	)

171 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2
 \

172 
	`CMU_HFCORECLKDIV_HFCORECLKDIV
(1)

	)

173 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4
 \

174 
	`CMU_HFCORECLKDIV_HFCORECLKDIV
(2)

	)

175 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8
 \

176 
	`CMU_HFCORECLKDIV_HFCORECLKDIV
(3)

	)

177 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16
 \

178 
	`CMU_HFCORECLKDIV_HFCORECLKDIV
(4)

	)

179 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32
 \

180 
	`CMU_HFCORECLKDIV_HFCORECLKDIV
(5)

	)

181 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64
 \

182 
	`CMU_HFCORECLKDIV_HFCORECLKDIV
(6)

	)

183 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128
 \

184 
	`CMU_HFCORECLKDIV_HFCORECLKDIV
(7)

	)

185 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256
 \

186 
	`CMU_HFCORECLKDIV_HFCORECLKDIV
(8)

	)

187 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512
 \

188 
	`CMU_HFCORECLKDIV_HFCORECLKDIV
(9)

	)

190 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_NODIV
 \

191 
CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK


	)

192 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_DIV2
 \

193 
CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2


	)

194 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_DIV4
 \

195 
CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4


	)

196 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_DIV8
 \

197 
CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8


	)

198 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_DIV16
 \

199 
CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16


	)

200 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_DIV32
 \

201 
CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32


	)

202 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_DIV64
 \

203 
CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64


	)

204 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_DIV128
 \

205 
CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128


	)

206 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_DIV256
 \

207 
CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256


	)

208 
	#CMU_HFCORECLKDIV_HFCORECLKDIV_DIV512
 \

209 
CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512


	)

212 
	#CMU_HFPERCLKDIV_HFPERCLKEN
 (1 << 8)

	)

214 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_SHIFT
 (0)

	)

215 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_MASK
 \

216 (0xF << 
CMU_HFPERCLKDIV_HFPERCLKDIV_SHIFT
)

	)

217 
	#CMU_HFPERCLKDIV_HFPERCLKDIV
(
v
) \

218 (((
v
Ë<< 
CMU_HFPERCLKDIV_HFPERCLKDIV_SHIFT
) & \

219 
CMU_HFPERCLKDIV_HFPERCLKDIV_MASK
)

	)

220 
	#CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK
 
	`CMU_HFPERCLKDIV_HFPERCLKDIV
(0)

	)

221 
	#CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK2
 
	`CMU_HFPERCLKDIV_HFPERCLKDIV
(1)

	)

222 
	#CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK4
 
	`CMU_HFPERCLKDIV_HFPERCLKDIV
(2)

	)

223 
	#CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK8
 
	`CMU_HFPERCLKDIV_HFPERCLKDIV
(3)

	)

224 
	#CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK16
 
	`CMU_HFPERCLKDIV_HFPERCLKDIV
(4)

	)

225 
	#CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK32
 
	`CMU_HFPERCLKDIV_HFPERCLKDIV
(5)

	)

226 
	#CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK64
 
	`CMU_HFPERCLKDIV_HFPERCLKDIV
(6)

	)

227 
	#CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK128
 
	`CMU_HFPERCLKDIV_HFPERCLKDIV
(7)

	)

228 
	#CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK256
 
	`CMU_HFPERCLKDIV_HFPERCLKDIV
(8)

	)

229 
	#CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK512
 
	`CMU_HFPERCLKDIV_HFPERCLKDIV
(9)

	)

232 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_NODIV
 \

233 
CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK


	)

234 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_DIV2
 \

235 
CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2


	)

236 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_DIV4
 \

237 
CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4


	)

238 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_DIV8
 \

239 
CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8


	)

240 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_DIV16
 \

241 
CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16


	)

242 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_DIV32
 \

243 
CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32


	)

244 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_DIV64
 \

245 
CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64


	)

246 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_DIV128
 \

247 
CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128


	)

248 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_DIV256
 \

249 
CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256


	)

250 
	#CMU_HFPERCLKDIV_HFPERCLKDIV_DIV512
 \

251 
CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512


	)

254 
	#CMU_HFRCOCTRL_SUDELAY_SHIFT
 (12)

	)

255 
	#CMU_HFRCOCTRL_SUDELAY_MASK
 (0x1F << 
CMU_HFRCOCTRL_SUDELAY_SHIFT
)

	)

256 
	#CMU_HFRCOCTRL_SUDELAY
(
v
) \

257 ((((
v
Ë<< 
CMU_HFRCOCTRL_SUDELAY_SHIFT
Ë& 
CMU_HFRCOCTRL_SUDELAY_MASK
))

	)

259 
	#CMU_HFRCOCTRL_BAND_SHIFT
 (8)

	)

260 
	#CMU_HFRCOCTRL_BAND_MASK
 (0x7 << 
CMU_HFRCOCTRL_BAND_SHIFT
)

	)

261 
	#CMU_HFRCOCTRL_BAND
(
v
) \

262 (((
v
Ë<< 
CMU_HFRCOCTRL_BAND_SHIFT
Ë& 
CMU_HFRCOCTRL_BAND_MASK
)

	)

263 
	#CMU_HFRCOCTRL_BAND_1MHZ
 
	`CMU_HFRCOCTRL_BAND
(0)

	)

264 
	#CMU_HFRCOCTRL_BAND_7MHZ
 
	`CMU_HFRCOCTRL_BAND
(1)

	)

265 
	#CMU_HFRCOCTRL_BAND_11MHZ
 
	`CMU_HFRCOCTRL_BAND
(2)

	)

266 
	#CMU_HFRCOCTRL_BAND_14MHZ
 
	`CMU_HFRCOCTRL_BAND
(3)

	)

267 
	#CMU_HFRCOCTRL_BAND_21MHZ
 
	`CMU_HFRCOCTRL_BAND
(4)

	)

269 
	#CMU_HFRCOCTRL_TUNING_SHIFT
 (0)

	)

270 
	#CMU_HFRCOCTRL_TUNING_MASK
 (0xFF << 
CMU_HFRCOCTRL_TUNING_SHIFT
)

	)

271 
	#CMU_HFRCOCTRL_TUNING
(
v
) \

272 (((
v
Ë<< 
CMU_HFRCOCTRL_TUNING_SHIFT
Ë& 
CMU_HFRCOCTRL_TUNING_MASK
)

	)

275 
	#CMU_LFRCOCTRL_TUNING_SHIFT
 (0)

	)

276 
	#CMU_LFRCOCTRL_TUNING_MASK
 (0xFF << 
CMU_LFRCOCTRL_TUNING_SHIFT
)

	)

277 
	#CMU_LFRCOCTRL_TUNING
(
v
) \

278 (((
v
Ë<< 
CMU_LFRCOCTRL_TUNING_SHIFT
Ë& 
CMU_LFRCOCTRL_TUNING_MASK
)

	)

281 
	#CMU_AUXHFRCOCTRL_BAND_SHIFT
 (8)

	)

282 
	#CMU_AUXHFRCOCTRL_BAND_MASK
 (0x7 << 
CMU_AUXHFRCOCTRL_BAND_SHIFT
)

	)

283 
	#CMU_AUXHFRCOCTRL_BAND
(
v
) \

284 (((
v
Ë<< 
CMU_AUXHFRCOCTRL_BAND_SHIFT
Ë& 
CMU_AUXHFRCOCTRL_BAND_MASK
)

	)

285 
	#CMU_AUXHFRCOCTRL_BAND_14MHZ
 
	`CMU_AUXHFRCOCTRL_BAND
(0)

	)

286 
	#CMU_AUXHFRCOCTRL_BAND_11MHZ
 
	`CMU_AUXHFRCOCTRL_BAND
(1)

	)

287 
	#CMU_AUXHFRCOCTRL_BAND_7MHZ
 
	`CMU_AUXHFRCOCTRL_BAND
(2)

	)

288 
	#CMU_AUXHFRCOCTRL_BAND_1MHZ
 
	`CMU_AUXHFRCOCTRL_BAND
(3)

	)

289 
	#CMU_AUXHFRCOCTRL_BAND_28MHZ
 
	`CMU_AUXHFRCOCTRL_BAND
(6)

	)

290 
	#CMU_AUXHFRCOCTRL_BAND_21MHZ
 
	`CMU_AUXHFRCOCTRL_BAND
(7)

	)

292 
	#CMU_AUXHFRCOCTRL_TUNING_SHIFT
 (0)

	)

293 
	#CMU_AUXHFRCOCTRL_TUNING_MASK
 (0xFF << 
CMU_AUXHFRCOCTRL_TUNING_SHIFT
)

	)

294 
	#CMU_AUXHFRCOCTRL_TUNING
(
v
) \

295 (((
v
Ë<< 
CMU_AUXHFRCOCTRL_TUNING_SHIFT
Ë& 
CMU_AUXHFRCOCTRL_TUNING_MASK
)

	)

298 
	#CMU_CALCTRL_CONT
 (1 << 6)

	)

300 
	#CMU_CALCTRL_DOWNSEL_SHIFT
 (3)

	)

301 
	#CMU_CALCTRL_DOWNSEL_MASK
 (0x7 << 
CMU_CALCTRL_DOWNSEL_SHIFT
)

	)

302 
	#CMU_CALCTRL_DOWNSEL
(
v
) \

303 (((
v
Ë<< 
CMU_CALCTRL_DOWNSEL_SHIFT
Ë& 
CMU_CALCTRL_DOWNSEL_MASK
)

	)

304 
	#CMU_CALCTRL_DOWNSEL_HFCLK
 
	`CMU_CALCTRL_DOWNSEL
(0)

	)

305 
	#CMU_CALCTRL_DOWNSEL_HFXO
 
	`CMU_CALCTRL_DOWNSEL
(1)

	)

306 
	#CMU_CALCTRL_DOWNSEL_LFXO
 
	`CMU_CALCTRL_DOWNSEL
(2)

	)

307 
	#CMU_CALCTRL_DOWNSEL_HFRCO
 
	`CMU_CALCTRL_DOWNSEL
(3)

	)

308 
	#CMU_CALCTRL_DOWNSEL_LFRCO
 
	`CMU_CALCTRL_DOWNSEL
(4)

	)

309 
	#CMU_CALCTRL_DOWNSEL_AUXHFRCO
 
	`CMU_CALCTRL_DOWNSEL
(5)

	)

310 
	#CMU_CALCTRL_DOWNSEL_USHFRCO
 
	`CMU_CALCTRL_DOWNSEL
(6)

	)

312 
	#CMU_CALCTRL_UPSEL_SHIFT
 (3)

	)

313 
	#CMU_CALCTRL_UPSEL_MASK
 (0x7 << 
CMU_CALCTRL_UPSEL_SHIFT
)

	)

314 
	#CMU_CALCTRL_UPSEL
(
v
) \

315 (((
v
Ë<< 
CMU_CALCTRL_UPSEL_SHIFT
Ë& 
CMU_CALCTRL_UPSEL_MASK
)

	)

316 
	#CMU_CALCTRL_UPSEL_HFXO
 
	`CMU_CALCTRL_UPSEL
(0)

	)

317 
	#CMU_CALCTRL_UPSEL_LFXO
 
	`CMU_CALCTRL_UPSEL
(1)

	)

318 
	#CMU_CALCTRL_UPSEL_HFRCO
 
	`CMU_CALCTRL_UPSEL
(2)

	)

319 
	#CMU_CALCTRL_UPSEL_LFRCO
 
	`CMU_CALCTRL_UPSEL
(3)

	)

320 
	#CMU_CALCTRL_UPSEL_AUXHFRCO
 
	`CMU_CALCTRL_UPSEL
(4)

	)

321 
	#CMU_CALCTRL_UPSEL_USHFRCO
 
	`CMU_CALCTRL_UPSEL
(5)

	)

324 
	#CMU_CALCNT_CALCNT_SHIFT
 (0)

	)

325 
	#CMU_CALCNT_CALCNT_MASK
 (0xFFFFF << 
CMU_CALCNT_CALCNT_SHIFT
)

	)

326 
	#CMU_CALCNT_CALCNT
(
v
) \

327 (((
v
Ë<< 
CMU_CALCNT_CALCNT_SHIFT
Ë& 
CMU_CALCNT_CALCNT_MASK
)

	)

331 
	#CMU_OSCENCMD_USHFRCODIS
 (1 << 11)

	)

332 
	#CMU_OSCENCMD_USHFRCOEN
 (1 << 10)

	)

333 
	#CMU_OSCENCMD_LFXODIS
 (1 << 9)

	)

334 
	#CMU_OSCENCMD_LFXOEN
 (1 << 8)

	)

335 
	#CMU_OSCENCMD_LFRCODIS
 (1 << 7)

	)

336 
	#CMU_OSCENCMD_LFRCOEN
 (1 << 6)

	)

337 
	#CMU_OSCENCMD_AUXHFRCODIS
 (1 << 5)

	)

338 
	#CMU_OSCENCMD_AUXHFRCOEN
 (1 << 4)

	)

339 
	#CMU_OSCENCMD_HFXODIS
 (1 << 3)

	)

340 
	#CMU_OSCENCMD_HFXOEN
 (1 << 2)

	)

341 
	#CMU_OSCENCMD_HFRCODIS
 (1 << 1)

	)

342 
	#CMU_OSCENCMD_HFRCOEN
 (1 << 0)

	)

345 
	#CMU_CMD_USBCCLKSEL_SHIFT
 (5)

	)

346 
	#CMU_CMD_USBCCLKSEL_MASK
 (0x5 << 
CMU_CMD_USBCCLKSEL_SHIFT
)

	)

347 
	#CMU_CMD_USBCCLKSEL
(
v
) \

348 (((
v
Ë<< 
CMU_CMD_USBCCLKSEL_SHIFT
Ë& 
CMU_CMD_USBCCLKSEL_MASK
)

	)

349 
	#CMU_CMD_USBCCLKSEL_LFXO
 
	`CMU_CMD_USBCCLKSEL
(2)

	)

350 
	#CMU_CMD_USBCCLKSEL_LFRCO
 
	`CMU_CMD_USBCCLKSEL
(3)

	)

351 
	#CMU_CMD_USBCCLKSEL_USHFRCO
 
	`CMU_CMD_USBCCLKSEL
(4)

	)

353 
	#CMU_CMD_CALSTOP
 (1 << 4)

	)

354 
	#CMU_CMD_CALSTART
 (1 << 3)

	)

356 
	#CMU_CMD_HFCLKSEL_SHIFT
 (0)

	)

357 
	#CMU_CMD_HFCLKSEL_MASK
 (0x7 << 
CMU_CMD_HFCLKSEL_SHIFT
)

	)

358 
	#CMU_CMD_HFCLKSEL
(
v
) \

359 (((
v
Ë<< 
CMU_CMD_HFCLKSEL_SHIFT
Ë& 
CMU_CMD_HFCLKSEL_MASK
)

	)

360 
	#CMU_CMD_HFCLKSEL_HFRCO
 
	`CMU_CMD_HFCLKSEL
(1)

	)

361 
	#CMU_CMD_HFCLKSEL_HFXO
 
	`CMU_CMD_HFCLKSEL
(2)

	)

362 
	#CMU_CMD_HFCLKSEL_LFRCO
 
	`CMU_CMD_HFCLKSEL
(3)

	)

363 
	#CMU_CMD_HFCLKSEL_LFXO
 
	`CMU_CMD_HFCLKSEL
(4)

	)

364 
	#CMU_CMD_HFCLKSEL_USHFRCODIV2
 
	`CMU_CMD_HFCLKSEL
(5)

	)

368 
	#CMU_LFCLKSEL_LFBE
 (1 << 20)

	)

370 
	#CMU_LFCLKSEL_LFAE
 (1 << 16)

	)

373 
	#CMU_LFCLKSEL_LFC_SHIFT
 (4)

	)

374 
	#CMU_LFCLKSEL_LFC_MASK
 (0x3 << 
CMU_LFCLKSEL_LFC_SHIFT
)

	)

375 
	#CMU_LFCLKSEL_LFC
(
v
) \

376 (((
v
Ë<< 
CMU_LFCLKSEL_LFC_SHIFT
Ë& 
CMU_LFCLKSEL_LFC_MASK
)

	)

377 
	#CMU_LFCLKSEL_LFC_DISABLED
 
	`CMU_LFCLKSEL_LFC
(0)

	)

378 
	#CMU_LFCLKSEL_LFC_LFRCO
 
	`CMU_LFCLKSEL_LFC
(1)

	)

379 
	#CMU_LFCLKSEL_LFC_LFXO
 
	`CMU_LFCLKSEL_LFC
(2)

	)

381 
	#CMU_LFCLKSEL_LFB_SHIFT
 (2)

	)

382 
	#CMU_LFCLKSEL_LFB_MASK
 (0x3 << 
CMU_LFCLKSEL_LFB_SHIFT
)

	)

383 
	#CMU_LFCLKSEL_LFB
(
v
) \

384 (((
v
Ë<< 
CMU_LFCLKSEL_LFB_SHIFT
Ë& 
CMU_LFCLKSEL_LFB_MASK
)

	)

386 
	#CMU_LFCLKSEL_LFA_SHIFT
 (0)

	)

387 
	#CMU_LFCLKSEL_LFA_MASK
 (0x3 << 
CMU_LFCLKSEL_LFA_SHIFT
)

	)

388 
	#CMU_LFCLKSEL_LFA
(
v
) \

389 (((
v
Ë<< 
CMU_LFCLKSEL_LFA_SHIFT
Ë& 
CMU_LFCLKSEL_LFA_MASK
)

	)

393 
	#CMU_STATUS_USHFRCODIV2SEL
 (1 << 26)

	)

395 
	#CMU_STATUS_USHFRCOSUSPEND
 (1 << 23)

	)

396 
	#CMU_STATUS_USHFRCORDY
 (1 << 22)

	)

397 
	#CMU_STATUS_USHFRCOENS
 (1 << 21)

	)

398 
	#CMU_STATUS_USBCHFCLKSYNC
 (1 << 20)

	)

400 
	#CMU_STATUS_USBCUSHFRCOSEL
 (1 << 18)

	)

401 
	#CMU_STATUS_USBCLFRCOSEL
 (1 << 17)

	)

402 
	#CMU_STATUS_USBCLFXOSEL
 (1 << 16)

	)

404 
	#CMU_STATUS_CALBSY
 (1 << 14)

	)

405 
	#CMU_STATUS_LFXOSEL
 (1 << 13)

	)

406 
	#CMU_STATUS_LFRCOSEL
 (1 << 12)

	)

407 
	#CMU_STATUS_HFXOSEL
 (1 << 11)

	)

408 
	#CMU_STATUS_HFRCOSEL
 (1 << 10)

	)

409 
	#CMU_STATUS_LFXORDY
 (1 << 9)

	)

410 
	#CMU_STATUS_LFXOENS
 (1 << 8)

	)

411 
	#CMU_STATUS_LFRCORDY
 (1 << 7)

	)

412 
	#CMU_STATUS_LFRCOENS
 (1 << 6)

	)

413 
	#CMU_STATUS_AUXHFRCORDY
 (1 << 5)

	)

414 
	#CMU_STATUS_AUXHFRCOENS
 (1 << 4)

	)

415 
	#CMU_STATUS_HFXORDY
 (1 << 3)

	)

416 
	#CMU_STATUS_HFXOENS
 (1 << 2)

	)

417 
	#CMU_STATUS_HFRCORDY
 (1 << 1)

	)

418 
	#CMU_STATUS_HFRCOENS
 (1 << 0)

	)

422 
	#CMU_IF_USBCHFOSCSEL
 (1 << 9)

	)

423 
	#CMU_IF_USHFRCORDY
 (1 << 8)

	)

425 
	#CMU_IF_CALOF
 (1 << 6)

	)

426 
	#CMU_IF_CALRDY
 (1 << 5)

	)

427 
	#CMU_IF_AUXHFRCORDY
 (1 << 4)

	)

428 
	#CMU_IF_LFXORDY
 (1 << 3)

	)

429 
	#CMU_IF_LFRCORDY
 (1 << 2)

	)

430 
	#CMU_IF_HFXORDY
 (1 << 1)

	)

431 
	#CMU_IF_HFRCORDY
 (1 << 0)

	)

435 
	#CMU_IFS_USBCHFOSCSEL
 (1 << 9)

	)

436 
	#CMU_IFS_USHFRCORDY
 (1 << 8)

	)

438 
	#CMU_IFS_CALOF
 (1 << 6)

	)

439 
	#CMU_IFS_CALRDY
 (1 << 5)

	)

440 
	#CMU_IFS_AUXHFRCORDY
 (1 << 4)

	)

441 
	#CMU_IFS_LFXORDY
 (1 << 3)

	)

442 
	#CMU_IFS_LFRCORDY
 (1 << 2)

	)

443 
	#CMU_IFS_HFXORDY
 (1 << 1)

	)

444 
	#CMU_IFS_HFRCORDY
 (1 << 0)

	)

448 
	#CMU_IFC_USBCHFOSCSEL
 (1 << 9)

	)

449 
	#CMU_IFC_USHFRCORDY
 (1 << 8)

	)

451 
	#CMU_IFC_CALOF
 (1 << 6)

	)

452 
	#CMU_IFC_CALRDY
 (1 << 5)

	)

453 
	#CMU_IFC_AUXHFRCORDY
 (1 << 4)

	)

454 
	#CMU_IFC_LFXORDY
 (1 << 3)

	)

455 
	#CMU_IFC_LFRCORDY
 (1 << 2)

	)

456 
	#CMU_IFC_HFXORDY
 (1 << 1)

	)

457 
	#CMU_IFC_HFRCORDY
 (1 << 0)

	)

461 
	#CMU_IEN_USBCHFOSCSEL
 (1 << 9)

	)

462 
	#CMU_IEN_USHFRCORDY
 (1 << 8)

	)

464 
	#CMU_IEN_CALOF
 (1 << 6)

	)

465 
	#CMU_IEN_CALRDY
 (1 << 5)

	)

466 
	#CMU_IEN_AUXHFRCORDY
 (1 << 4)

	)

467 
	#CMU_IEN_LFXORDY
 (1 << 3)

	)

468 
	#CMU_IEN_LFRCORDY
 (1 << 2)

	)

469 
	#CMU_IEN_HFXORDY
 (1 << 1)

	)

470 
	#CMU_IEN_HFRCORDY
 (1 << 0)

	)

474 
	#CMU_HFCORECLKEN0_USB
 (1 << 4)

	)

475 
	#CMU_HFCORECLKEN0_USBC
 (1 << 3)

	)

476 
	#CMU_HFCORECLKEN0_LE
 (1 << 2)

	)

477 
	#CMU_HFCORECLKEN0_DMA
 (1 << 1)

	)

478 
	#CMU_HFCORECLKEN0_AES
 (1 << 0)

	)

482 
	#CMU_HFPERCLKEN0_I2C0
 (1 << 11)

	)

483 
	#CMU_HFPERCLKEN0_ADC0
 (1 << 10)

	)

484 
	#CMU_HFPERCLKEN0_VCMP
 (1 << 9)

	)

485 
	#CMU_HFPERCLKEN0_GPIO
 (1 << 8)

	)

486 
	#CMU_HFPERCLKEN0_IDAC0
 (1 << 7)

	)

487 
	#CMU_HFPERCLKEN0_PRS
 (1 << 6)

	)

488 
	#CMU_HFPERCLKEN0_ACMP0
 (1 << 5)

	)

489 
	#CMU_HFPERCLKEN0_USART1
 (1 << 4)

	)

490 
	#CMU_HFPERCLKEN0_USART0
 (1 << 3)

	)

491 
	#CMU_HFPERCLKEN0_TIMER2
 (1 << 2)

	)

492 
	#CMU_HFPERCLKEN0_TIMER1
 (1 << 1)

	)

493 
	#CMU_HFPERCLKEN0_TIMER0
 (1 << 0)

	)

497 
	#CMU_SYNCBUSY_LFCCLKEN0
 (1 << 8)

	)

499 
	#CMU_SYNCBUSY_LFBPRESC0
 (1 << 6)

	)

501 
	#CMU_SYNCBUSY_LFBCLKEN0
 (1 << 4)

	)

503 
	#CMU_SYNCBUSY_LFAPRESC0
 (1 << 2)

	)

505 
	#CMU_SYNCBUSY_LFACLKEN0
 (1 << 0)

	)

508 
	#CMU_FREEZE_REGFREEZE
 (1 << 0)

	)

511 
	#CMU_LFACLKEN0_RTC
 (1 << 0)

	)

514 
	#CMU_LFBCLKEN0_LEUART0
 (1 << 0)

	)

517 
	#CMU_LFCCLKEN0_USBLE
 (1 << 0)

	)

520 
	#CMU_LFAPRESC0_RTC_SHIFT
 (0)

	)

521 
	#CMU_LFAPRESC0_RTC_MASK
 (0xF << 
CMU_LFAPRESC0_RTC_SHIFT
)

	)

522 
	#CMU_LFAPRESC0_RTC
(
v
) \

523 (((
v
Ë<< 
CMU_LFAPRESC0_RTC_SHIFT
Ë& 
CMU_LFAPRESC0_RTC_MASK
)

	)

524 
	#CMU_LFAPRESC0_RTC_DIV1
 
	`CMU_LFAPRESC0_RTC
(0)

	)

525 
	#CMU_LFAPRESC0_RTC_DIV2
 
	`CMU_LFAPRESC0_RTC
(1)

	)

526 
	#CMU_LFAPRESC0_RTC_DIV4
 
	`CMU_LFAPRESC0_RTC
(2)

	)

527 
	#CMU_LFAPRESC0_RTC_DIV8
 
	`CMU_LFAPRESC0_RTC
(3)

	)

528 
	#CMU_LFAPRESC0_RTC_DIV16
 
	`CMU_LFAPRESC0_RTC
(4)

	)

529 
	#CMU_LFAPRESC0_RTC_DIV32
 
	`CMU_LFAPRESC0_RTC
(5)

	)

530 
	#CMU_LFAPRESC0_RTC_DIV64
 
	`CMU_LFAPRESC0_RTC
(6)

	)

531 
	#CMU_LFAPRESC0_RTC_DIV128
 
	`CMU_LFAPRESC0_RTC
(7)

	)

532 
	#CMU_LFAPRESC0_RTC_DIV256
 
	`CMU_LFAPRESC0_RTC
(8)

	)

533 
	#CMU_LFAPRESC0_RTC_DIV512
 
	`CMU_LFAPRESC0_RTC
(9)

	)

534 
	#CMU_LFAPRESC0_RTC_DIV1024
 
	`CMU_LFAPRESC0_RTC
(10)

	)

535 
	#CMU_LFAPRESC0_RTC_DIV2048
 
	`CMU_LFAPRESC0_RTC
(11)

	)

536 
	#CMU_LFAPRESC0_RTC_DIV4096
 
	`CMU_LFAPRESC0_RTC
(12)

	)

537 
	#CMU_LFAPRESC0_RTC_DIV8192
 
	`CMU_LFAPRESC0_RTC
(13)

	)

538 
	#CMU_LFAPRESC0_RTC_DIV16384
 
	`CMU_LFAPRESC0_RTC
(14)

	)

539 
	#CMU_LFAPRESC0_RTC_DIV32768
 
	`CMU_LFAPRESC0_RTC
(15)

	)

540 
	#CMU_LFAPRESC0_RTC_NODIV
 
CMU_LFAPRESC0_RTC_DIV1


	)

543 
	#CMU_LFBPRESC0_LEUART0_SHIFT
 (0)

	)

544 
	#CMU_LFBPRESC0_LEUART0_MASK
 (0x3 << 
CMU_LFBPRESC0_LEUART0_SHIFT
)

	)

545 
	#CMU_LFBPRESC0_LEUART0
(
v
) \

546 (((
v
Ë<< 
CMU_LFBPRESC0_LEUART0_SHIFT
Ë& 
CMU_LFBPRESC0_LEUART0_MASK
)

	)

547 
	#CMU_LFBPRESC0_LEUART0_DIV1
 
	`CMU_LFBPRESC0_LEUART0
(0)

	)

548 
	#CMU_LFBPRESC0_LEUART0_DIV2
 
	`CMU_LFBPRESC0_LEUART0
(1)

	)

549 
	#CMU_LFBPRESC0_LEUART0_DIV4
 
	`CMU_LFBPRESC0_LEUART0
(2)

	)

550 
	#CMU_LFBPRESC0_LEUART0_DIV8
 
	`CMU_LFBPRESC0_LEUART0
(3)

	)

551 
	#CMU_LFBPRESC0_LEUART0_NODIV
 
CMU_LFBPRESC0_LEUART0_DIV1


	)

554 
	#CMU_PCNTCTRL_PCNT0CLKSEL
 (1 << 1)

	)

555 
	#CMU_PCNTCTRL_PCNT0CLKEN
 (1 << 0)

	)

558 
	#CMU_ROUTE_LOCATION_SHIFT
 (2)

	)

559 
	#CMU_ROUTE_LOCATION_MASK
 (0x7 << 
CMU_ROUTE_LOCATION_SHIFT
)

	)

560 
	#CMU_ROUTE_LOCATION_LOCx
(
i
) \

561 (((
i
Ë<< 
CMU_ROUTE_LOCATION_SHIFT
Ë& 
CMU_ROUTE_LOCATION_MASK
)

	)

562 
	#CMU_ROUTE_LOCATION_LOC0
 
	`CMU_ROUTE_LOCATION_LOCx
(0)

	)

563 
	#CMU_ROUTE_LOCATION_LOC1
 
	`CMU_ROUTE_LOCATION_LOCx
(1)

	)

564 
	#CMU_ROUTE_LOCATION_LOC2
 
	`CMU_ROUTE_LOCATION_LOCx
(2)

	)

565 
	#CMU_ROUTE_LOCATION_LOC3
 
	`CMU_ROUTE_LOCATION_LOCx
(3)

	)

567 
	#CMU_ROUTE_CLKOUT1PEN
 (1 << 1)

	)

568 
	#CMU_ROUTE_CLKOUT0PEN
 (1 << 0)

	)

571 
	#CMU_LOCK_LOCKKEY_SHIFT
 (0)

	)

572 
	#CMU_LOCK_LOCKKEY_MASK
 (0xFFFF << 
CMU_LOCK_LOCKKEY_SHIFT
)

	)

573 
	#CMU_LOCK_LOCKKEY_UNLOCKED
 (0x0000 << 
CMU_LOCK_LOCKKEY_SHIFT
)

	)

574 
	#CMU_LOCK_LOCKKEY_LOCKED
 (0x0001 << 
CMU_LOCK_LOCKKEY_SHIFT
)

	)

575 
	#CMU_LOCK_LOCKKEY_LOCK
 (0x0000 << 
CMU_LOCK_LOCKKEY_SHIFT
)

	)

576 
	#CMU_LOCK_LOCKKEY_UNLOCK
 (0x580E << 
CMU_LOCK_LOCKKEY_SHIFT
)

	)

579 
	#CMU_USBCRCTRL_LSMODE
 (1 << 1)

	)

580 
	#CMU_USBCRCTRL_EN
 (1 << 0)

	)

584 
	#CMU_USHFRCOCTRL_TIMEOUT_MASK
 (0xf‡<< 12)

	)

586 
	#CMU_USHFRCOCTRL_SUSPEND
 (1 << 9)

	)

587 
	#CMU_USHFRCOCTRL_DITHEN
 (1 << 8)

	)

589 
	#CMU_USHFRCOCTRL_TUNING_MASK
 (0x7‡<< 0)

	)

593 
	#CMU_USHFRCOTUNE_FINETUNING_MASK
 (0x3‡<< 0)

	)

597 
	#CMU_USHFRCOTUNE_USHFRCODIV2DIS
 (1 << 4)

	)

599 
	#CMU_USHFRCOCONF_BAND_MASK
 (0x7 << 0)

	)

600 
	#CMU_USHFRCOCONF_BAND_48MHZ
 (0x1 << 0)

	)

601 
	#CMU_USHFRCOCONF_BAND_24MHZ
 (0x3 << 0)

	)

603 
	#_REG_BIT
(
ba£
, 
bô
Ë(((ba£Ë<< 5Ë+ (bô))

	)

605 
	ecmu_≥rùh_˛kí
 {

607 
	mCMU_PCNT0
 = 
_REG_BIT
(0x078, 1),

610 
	mCMU_USBLE
 = 
_REG_BIT
(0x064, 0),

613 
	mCMU_LEUART0
 = 
_REG_BIT
(0x060, 0),

616 
	mCMU_RTC
 = 
_REG_BIT
(0x058, 0),

619 
	mCMU_I2C0
 = 
_REG_BIT
(0x044, 11),

620 
	mCMU_ADC0
 = 
_REG_BIT
(0x044, 10),

621 
	mCMU_VCMP
 = 
_REG_BIT
(0x044, 9),

622 
	mCMU_GPIO
 = 
_REG_BIT
(0x044, 8),

623 
	mCMU_IDAC0
 = 
_REG_BIT
(0x044, 7),

624 
	mCMU_PRS
 = 
_REG_BIT
(0x044, 6),

625 
	mCMU_ACMP0
 = 
_REG_BIT
(0x044, 5),

626 
	mCMU_USART1
 = 
_REG_BIT
(0x044, 4),

627 
	mCMU_USART0
 = 
_REG_BIT
(0x044, 3),

628 
	mCMU_TIMER2
 = 
_REG_BIT
(0x044, 2),

629 
	mCMU_TIMER1
 = 
_REG_BIT
(0x044, 1),

630 
	mCMU_TIMER0
 = 
_REG_BIT
(0x044, 0),

633 
	mCMU_USB
 = 
_REG_BIT
(0x040, 4),

634 
	mCMU_USBC
 = 
_REG_BIT
(0x040, 3),

635 
	mCMU_LE
 = 
_REG_BIT
(0x040, 2),

636 
	mCMU_DMA
 = 
_REG_BIT
(0x040, 1)

639 
	ecmu_osc
 {

640 
	mHFRCO
,

641 
	mLFRCO
,

642 
	mHFXO
,

643 
	mLFXO
,

644 
	mAUXHFRCO
,

645 
	mUSHFRCO
,

646 
	mUSHFRCODIV2
,

651 
BEGIN_DECLS


653 
cmu_íabÀ_lock
();

654 
cmu_dißbÀ_lock
();

655 
boﬁ
 
cmu_gë_lock_Êag
();

657 
cmu_≥rùh_˛ock_íabÀ
(
cmu_≥rùh_˛kí
 
≥rùh
);

658 
cmu_≥rùh_˛ock_dißbÀ
(
cmu_≥rùh_˛kí
 
≥rùh
);

663 
cmu_osc_⁄
(
cmu_osc
 
osc
);

664 
cmu_osc_off
(
cmu_osc
 
osc
);

669 
boﬁ
 
cmu_osc_ªady_Êag
(
cmu_osc
 
osc
);

670 
cmu_waô_f‹_osc_ªady
(
cmu_osc
 
osc
);

671 
cmu_£t_hf˛k_sour˚
(
cmu_osc
 
osc
);

672 
cmu_osc
 
cmu_gë_hf˛k_sour˚
();

674 
cmu_£t_usb˛k_sour˚
(
cmu_osc
 
osc
);

675 
cmu_waô_f‹_usb˛k_£À˘ed
(
cmu_osc
 
osc
);

683 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/efm32/hg/doc-efm32hg.h

	@lib/libopencm3/include/libopencm3/efm32/hg/gpio.h

26 #¥agm®
⁄˚


28 
	~<lib›ícm3/efm32/comm⁄/gpio_comm⁄_hglg.h
>

	@lib/libopencm3/include/libopencm3/efm32/hg/memorymap.h

21 #i‚de‡
LIBOPENCM3_EFM32_MEMORYMAP_H


22 
	#LIBOPENCM3_EFM32_MEMORYMAP_H


	)

24 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

26 
	#PERIPH_BASE
 (0x40000000U)

	)

29 
	#DI_BASE
 (0x0FE08000U)

	)

32 
	#DI_CMU_LFRCOCTRL
 
	`MMIO32
(
DI_BASE
 + 0x020)

	)

33 
	#DI_CMU_HFRCOCTRL
 
	`MMIO32
(
DI_BASE
 + 0x028)

	)

34 
	#DI_CMU_AUXHFRCOCTRL
 
	`MMIO32
(
DI_BASE
 + 0x030)

	)

35 
	#DI_ADC0_CAL
 
	`MMIO32
(
DI_BASE
 + 0x040)

	)

36 
	#DI_ADC0_BIASPROG
 
	`MMIO32
(
DI_BASE
 + 0x048)

	)

37 
	#DI_ACMP0_CTRL
 
	`MMIO32
(
DI_BASE
 + 0x050)

	)

38 
	#DI_CMU_LCDCTRL
 
	`MMIO32
(
DI_BASE
 + 0x058)

	)

39 
	#DI_IDAC0_CAL
 
	`MMIO32
(
DI_BASE
 + 0x078)

	)

40 
	#DI_USHFRCOCTRL
 
	`MMIO32
(
DI_BASE
 + 0x098)

	)

41 
	#DI_DI_CRC
 
	`MMIO16
(
DI_BASE
 + 0x1B0)

	)

42 
	#DI_CAL_TEMP_0
 
	`MMIO8
(
DI_BASE
 + 0x1B2)

	)

43 
	#DI_ADC0_CAL_1V25
 
	`MMIO16
(
DI_BASE
 + 0x1B4)

	)

44 
	#DI_ADC0_CAL_2V5
 
	`MMIO16
(
DI_BASE
 + 0x1B6)

	)

45 
	#DI_ADC0_CAL_VDD
 
	`MMIO16
(
DI_BASE
 + 0x1B8)

	)

46 
	#DI_ADC0_CAL_5VDIFF
 
	`MMIO16
(
DI_BASE
 + 0x1BA)

	)

47 
	#DI_ADC0_CAL_2XVDD
 
	`MMIO16
(
DI_BASE
 + 0x1BC)

	)

48 
	#DI_ADC0_TEMP_0_READ_1V25
 
	`MMIO16
(
DI_BASE
 + 0x1BE)

	)

49 
	#DI_IDAC0_CAL_RANGE0
 
	`MMIO32
(
DI_BASE
 + 0x1C8)

	)

50 
	#DI_IDAC0_CAL_RANGE1
 
	`MMIO32
(
DI_BASE
 + 0x1C9)

	)

51 
	#DI_IDAC0_CAL_RANGE2
 
	`MMIO32
(
DI_BASE
 + 0x1CA)

	)

52 
	#DI_IDAC0_CAL_RANGE3
 
	`MMIO32
(
DI_BASE
 + 0x1CB)

	)

53 
	#DI_USHFRCO_COARSECAL_BAND_25
 
	`MMIO32
(
DI_BASE
 + 0x1CC)

	)

54 
	#DI_USHFRCO_FINECAL_BAND_25
 
	`MMIO32
(
DI_BASE
 + 0x1CD)

	)

55 
	#DI_USHFRCO_COARSECAL_BAND_48
 
	`MMIO32
(
DI_BASE
 + 0x1CE)

	)

56 
	#DI_USHFRCO_FINECAL_BAND_48
 
	`MMIO32
(
DI_BASE
 + 0x1CF)

	)

57 
	#DI_AUXHFRCO_CALIB_BAND_1
 
	`MMIO8
(
DI_BASE
 + 0x1D4)

	)

58 
	#DI_AUXHFRCO_CALIB_BAND_7
 
	`MMIO8
(
DI_BASE
 + 0x1D5)

	)

59 
	#DI_AUXHFRCO_CALIB_BAND_11
 
	`MMIO8
(
DI_BASE
 + 0x1D6)

	)

60 
	#DI_AUXHFRCO_CALIB_BAND_14
 
	`MMIO8
(
DI_BASE
 + 0x1D7)

	)

61 
	#DI_AUXHFRCO_CALIB_BAND_21
 
	`MMIO8
(
DI_BASE
 + 0x1D8)

	)

62 
	#DI_HFRCO_CALIB_BAND_1
 
	`MMIO8
(
DI_BASE
 + 0x1DC)

	)

63 
	#DI_HFRCO_CALIB_BAND_7
 
	`MMIO8
(
DI_BASE
 + 0x1DD)

	)

64 
	#DI_HFRCO_CALIB_BAND_11
 
	`MMIO8
(
DI_BASE
 + 0x1DE)

	)

65 
	#DI_HFRCO_CALIB_BAND_14
 
	`MMIO8
(
DI_BASE
 + 0x1DF)

	)

66 
	#DI_HFRCO_CALIB_BAND_21
 
	`MMIO8
(
DI_BASE
 + 0x1E0)

	)

67 
	#DI_UNIQUE_0
 
	`MMIO32
(
DI_BASE
 + 0x1F0)

	)

68 
	#DI_UNIQUE_1
 
	`MMIO32
(
DI_BASE
 + 0x1F4)

	)

69 
	#DI_MEM_INFO_FLASH
 
	`MMIO16
(
DI_BASE
 + 0x1F8)

	)

70 
	#DI_MEM_INFO_RAM
 
	`MMIO16
(
DI_BASE
 + 0x1FA)

	)

71 
	#DI_PART_NUMBER
 
	`MMIO16
(
DI_BASE
 + 0x1FC)

	)

72 
	#DI_PART_FAMILY
 
	`MMIO8
(
DI_BASE
 + 0x1FE)

	)

73 
	#DI_PROD_REV
 
	`MMIO8
(
DI_BASE
 + 0x1FF)

	)

75 
	#AES_BASE
 (
PERIPH_BASE
 + 0xE0000)

	)

76 
	#PRS_BASE
 (
PERIPH_BASE
 + 0xCC000)

	)

77 
	#RMU_BASE
 (
PERIPH_BASE
 + 0xCA000)

	)

78 
	#CMU_BASE
 (
PERIPH_BASE
 + 0xC8000)

	)

79 
	#EMU_BASE
 (
PERIPH_BASE
 + 0xC6000)

	)

80 
	#USB_BASE
 (
PERIPH_BASE
 + 0xC4000)

	)

81 
	#DMA_BASE
 (
PERIPH_BASE
 + 0xC2000)

	)

82 
	#MSC_BASE
 (
PERIPH_BASE
 + 0xC0000)

	)

83 
	#WDOG_BASE
 (
PERIPH_BASE
 + 0x88000)

	)

84 
	#PCNT0_BASE
 (
PERIPH_BASE
 + 0x86000)

	)

85 
	#LEUART0_BASE
 (
PERIPH_BASE
 + 0x84000)

	)

86 
	#RTC_BASE
 (
PERIPH_BASE
 + 0x80000)

	)

87 
	#TIMER2_BASE
 (
PERIPH_BASE
 + 0x10800)

	)

88 
	#TIMER1_BASE
 (
PERIPH_BASE
 + 0x10400)

	)

89 
	#TIMER0_BASE
 (
PERIPH_BASE
 + 0x10000)

	)

90 
	#USART1_BASE
 (
PERIPH_BASE
 + 0x0C400)

	)

91 
	#USART0_BASE
 (
PERIPH_BASE
 + 0x0C000)

	)

92 
	#I2C0_BASE
 (
PERIPH_BASE
 + 0x0A000)

	)

93 
	#GPIO_BASE
 (
PERIPH_BASE
 + 0x06000)

	)

94 
	#IDAC0_BASE
 (
PERIPH_BASE
 + 0x04000)

	)

95 
	#ADC0_BASE
 (
PERIPH_BASE
 + 0x02000)

	)

96 
	#ACMP0_BASE
 (
PERIPH_BASE
 + 0x01000)

	)

97 
	#VCMP_BASE
 (
PERIPH_BASE
 + 0x00000)

	)

99 
	#USB_OTG_FS_BASE
 (
USB_BASE
 + 0x3C000)

	)

	@lib/libopencm3/include/libopencm3/efm32/hg/timer.h

26 #¥agm®
⁄˚


28 
	~<lib›ícm3/efm32/comm⁄/timî_comm⁄.h
>

33 
	#TIMER_ROUTE_LOCATION_LOC6
 
	`TIMER_ROUTE_LOCATION_LOCx
(6)

	)

36 
	#TIMER_CC_CTRL_PRSCONF
 (1 << 28)

	)

	@lib/libopencm3/include/libopencm3/efm32/hg/usb.h

29 #¥agm®
⁄˚


31 
	~<lib›ícm3/cm3/comm⁄.h
>

32 
	~<lib›ícm3/usb/dwc/Ÿg_fs.h
>

36 
	#USB_CTRL
 
	`MMIO32
(
USB_BASE
 + 0x000)

	)

37 
	#USB_STATUS
 
	`MMIO32
(
USB_BASE
 + 0x004)

	)

38 
	#USB_IF
 
	`MMIO32
(
USB_BASE
 + 0x008)

	)

39 
	#USB_IFS
 
	`MMIO32
(
USB_BASE
 + 0x00C)

	)

40 
	#USB_IFC
 
	`MMIO32
(
USB_BASE
 + 0x010)

	)

41 
	#USB_IEN
 
	`MMIO32
(
USB_BASE
 + 0x014)

	)

42 
	#USB_ROUTE
 
	`MMIO32
(
USB_BASE
 + 0x018)

	)

46 
	#USB_CTRL_BIASPROGEM23_MASK
 (0x3 << 24)

	)

48 
	#USB_CTRL_BIASPROGEM01_MASK
 (0x3 << 20)

	)

50 
	#USB_CTRL_VREGOSEN
 (1 << 17)

	)

51 
	#USB_CTRL_VREGDIS
 (1 << 16)

	)

53 
	#USB_CTRL_LEMIDLEEN
 (1 << 9)

	)

55 
	#USB_CTRL_LEMPHYCTRL
 (1 << 7)

	)

57 
	#USB_CTRL_LEMOSCCTRL_MASK
 (0x3 << 4)

	)

58 
	#USB_CTRL_LEMOSCCTRL_NONE
 (0x0 << 4)

	)

59 
	#USB_CTRL_LEMOSCCTRL_GATE
 (0x1 << 4)

	)

61 
	#USB_CTRL_DMPUAP
 (1 << 1)

	)

66 
	#USB_ROUTE_DMPUPEN
 (1 << 2)

	)

68 
	#USB_ROUTE_PHYPEN
 (1 << 0)

	)

	@lib/libopencm3/include/libopencm3/efm32/hg/wdog.h

26 #¥agm®
⁄˚


28 
	~<lib›ícm3/efm32/comm⁄/wdog_comm⁄_hglg.h
>

	@lib/libopencm3/include/libopencm3/efm32/i2c.h

20 #i‡
deföed
(
EFM32LG
)

21 
	~<lib›ícm3/efm32/lg/i2c.h
>

22 #ñi‡
deföed
(
EFM32WG
)

23 
	~<lib›ícm3/efm32/wg/i2c.h
>

24 #ñi‡
deföed
(
EZR32WG
)

25 
	~<lib›ícm3/efm32/ezr32wg/i2c.h
>

	@lib/libopencm3/include/libopencm3/efm32/letimer.h

20 #i‡
deföed
(
EFM32LG
)

21 
	~<lib›ícm3/efm32/lg/Àtimî.h
>

22 #ñi‡
deföed
(
EFM32WG
)

23 
	~<lib›ícm3/efm32/wg/Àtimî.h
>

24 #ñi‡
deföed
(
EZR32WG
)

25 
	~<lib›ícm3/efm32/ezr32wg/Àtimî.h
>

	@lib/libopencm3/include/libopencm3/efm32/lg/acmp.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/acmp_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/lg/adc.h

29 #¥agm®
⁄˚


31 
	~<lib›ícm3/efm32/comm⁄/adc_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/lg/burtc.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/buπc_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/lg/cmu.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/cmu_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/lg/dac.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/dac_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/lg/dma.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/dma_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/lg/doc-efm32lg.h

	@lib/libopencm3/include/libopencm3/efm32/lg/emu.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/emu_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/lg/gpio.h

26 #¥agm®
⁄˚


28 
	~<lib›ícm3/efm32/comm⁄/gpio_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/lg/i2c.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/i2c_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/lg/letimer.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/Àtimî_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/lg/memorymap.h

20 #i‚de‡
LIBOPENCM3_EFM32_MEMORYMAP_H


21 
	#LIBOPENCM3_EFM32_MEMORYMAP_H


	)

23 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

25 
	#PERIPH_BASE
 (0x40000000U)

	)

28 
	#DI_BASE
 (0x0FE08000U)

	)

31 
	#DI_CMU_LFRCOCTRL
 
	`MMIO32
(
DI_BASE
 + 0x020)

	)

32 
	#DI_CMU_HFRCOCTRL
 
	`MMIO32
(
DI_BASE
 + 0x028)

	)

33 
	#DI_CMU_AUXHFRCOCTRL
 
	`MMIO32
(
DI_BASE
 + 0x030)

	)

34 
	#DI_ADC0_CAL
 
	`MMIO32
(
DI_BASE
 + 0x040)

	)

35 
	#DI_ADC0_BIASPROG
 
	`MMIO32
(
DI_BASE
 + 0x048)

	)

36 
	#DI_DAC0_CAL
 
	`MMIO32
(
DI_BASE
 + 0x050)

	)

37 
	#DI_DAC0_BIASPROG
 
	`MMIO32
(
DI_BASE
 + 0x058)

	)

38 
	#DI_ACMP0_CTRL
 
	`MMIO32
(
DI_BASE
 + 0x060)

	)

39 
	#DI_ACMP1_CTRL
 
	`MMIO32
(
DI_BASE
 + 0x068)

	)

40 
	#DI_CMU_LCDCTRL
 
	`MMIO32
(
DI_BASE
 + 0x078)

	)

41 
	#DI_DAC0_OPACTRL
 
	`MMIO32
(
DI_BASE
 + 0x0A0)

	)

42 
	#DI_DAC0_OPAOFFSET
 
	`MMIO32
(
DI_BASE
 + 0x0A8)

	)

43 
	#DI_EMU_BUINACT
 
	`MMIO32
(
DI_BASE
 + 0x0B0)

	)

44 
	#DI_EMU_BUACT
 
	`MMIO32
(
DI_BASE
 + 0x0B8)

	)

45 
	#DI_EMU_BUBODBUVINCAL
 
	`MMIO32
(
DI_BASE
 + 0x0C0)

	)

46 
	#DI_EMU_BUBODUNREGCAL
 
	`MMIO32
(
DI_BASE
 + 0x0C8)

	)

47 
	#DI_DI_CRC
 
	`MMIO16
(
DI_BASE
 + 0x1B0)

	)

48 
	#DI_CAL_TEMP_0
 
	`MMIO8
(
DI_BASE
 + 0x1B2)

	)

49 
	#DI_ADC0_CAL_1V25
 
	`MMIO16
(
DI_BASE
 + 0x1B4)

	)

50 
	#DI_ADC0_CAL_2V5
 
	`MMIO16
(
DI_BASE
 + 0x1B6)

	)

51 
	#DI_ADC0_CAL_VDD
 
	`MMIO16
(
DI_BASE
 + 0x1B8)

	)

52 
	#DI_ADC0_CAL_5VDIFF
 
	`MMIO16
(
DI_BASE
 + 0x1BA)

	)

53 
	#DI_ADC0_CAL_2XVDD
 
	`MMIO16
(
DI_BASE
 + 0x1BC)

	)

54 
	#DI_ADC0_TEMP_0_READ_1V25
 
	`MMIO16
(
DI_BASE
 + 0x1BE)

	)

55 
	#DI_DAC0_CAL_1V25
 
	`MMIO32
(
DI_BASE
 + 0x1C8)

	)

56 
	#DI_DAC0_CAL_2V5
 
	`MMIO32
(
DI_BASE
 + 0x1CC)

	)

57 
	#DI_DAC0_CAL_VDD
 
	`MMIO32
(
DI_BASE
 + 0x1D0)

	)

58 
	#DI_AUXHFRCO_CALIB_BAND_1
 
	`MMIO8
(
DI_BASE
 + 0x1D4)

	)

59 
	#DI_AUXHFRCO_CALIB_BAND_7
 
	`MMIO8
(
DI_BASE
 + 0x1D5)

	)

60 
	#DI_AUXHFRCO_CALIB_BAND_11
 
	`MMIO8
(
DI_BASE
 + 0x1D6)

	)

61 
	#DI_AUXHFRCO_CALIB_BAND_14
 
	`MMIO8
(
DI_BASE
 + 0x1D7)

	)

62 
	#DI_AUXHFRCO_CALIB_BAND_21
 
	`MMIO8
(
DI_BASE
 + 0x1D8)

	)

63 
	#DI_AUXHFRCO_CALIB_BAND_28
 
	`MMIO8
(
DI_BASE
 + 0x1D9)

	)

64 
	#DI_HFRCO_CALIB_BAND_1
 
	`MMIO8
(
DI_BASE
 + 0x1DC)

	)

65 
	#DI_HFRCO_CALIB_BAND_7
 
	`MMIO8
(
DI_BASE
 + 0x1DD)

	)

66 
	#DI_HFRCO_CALIB_BAND_11
 
	`MMIO8
(
DI_BASE
 + 0x1DE)

	)

67 
	#DI_HFRCO_CALIB_BAND_14
 
	`MMIO8
(
DI_BASE
 + 0x1DF)

	)

68 
	#DI_HFRCO_CALIB_BAND_21
 
	`MMIO8
(
DI_BASE
 + 0x1E0)

	)

69 
	#DI_HFRCO_CALIB_BAND_28
 
	`MMIO8
(
DI_BASE
 + 0x1E1)

	)

70 
	#DI_MEM_INFO_PAGE_SIZE
 
	`MMIO8
(
DI_BASE
 + 0x1E7)

	)

71 
	#DI_UNIQUE_0
 
	`MMIO32
(
DI_BASE
 + 0x1F0)

	)

72 
	#DI_UNIQUE_1
 
	`MMIO32
(
DI_BASE
 + 0x1F4)

	)

73 
	#DI_MEM_INFO_FLASH
 
	`MMIO16
(
DI_BASE
 + 0x1F8)

	)

74 
	#DI_MEM_INFO_RAM
 
	`MMIO16
(
DI_BASE
 + 0x1FA)

	)

75 
	#DI_PART_NUMBER
 
	`MMIO16
(
DI_BASE
 + 0x1FC)

	)

76 
	#DI_PART_FAMILY
 
	`MMIO8
(
DI_BASE
 + 0x1FE)

	)

77 
	#DI_PROD_REV
 
	`MMIO8
(
DI_BASE
 + 0x1FF)

	)

79 
	#AES_BASE
 (
PERIPH_BASE
 + 0xE0000)

	)

80 
	#PRS_BASE
 (
PERIPH_BASE
 + 0xCC000)

	)

81 
	#RMU_BASE
 (
PERIPH_BASE
 + 0xCA000)

	)

82 
	#CMU_BASE
 (
PERIPH_BASE
 + 0xC8000)

	)

83 
	#EMU_BASE
 (
PERIPH_BASE
 + 0xC6000)

	)

84 
	#USB_BASE
 (
PERIPH_BASE
 + 0xC4000)

	)

85 
	#DMA_BASE
 (
PERIPH_BASE
 + 0xC2000)

	)

86 
	#MSC_BASE
 (
PERIPH_BASE
 + 0xC0000)

	)

87 
	#LESENSE_BASE
 (
PERIPH_BASE
 + 0x8C000)

	)

88 
	#LCD_BASE
 (
PERIPH_BASE
 + 0x8A000)

	)

89 
	#WDOG_BASE
 (
PERIPH_BASE
 + 0x88000)

	)

90 
	#PCNT2_BASE
 (
PERIPH_BASE
 + 0x86800)

	)

91 
	#PCNT1_BASE
 (
PERIPH_BASE
 + 0x86400)

	)

92 
	#PCNT0_BASE
 (
PERIPH_BASE
 + 0x86000)

	)

93 
	#LEUART1_BASE
 (
PERIPH_BASE
 + 0x84400)

	)

94 
	#LEUART0_BASE
 (
PERIPH_BASE
 + 0x84000)

	)

95 
	#LETIMER0_BASE
 (
PERIPH_BASE
 + 0x82000)

	)

96 
	#BURTC_BASE
 (
PERIPH_BASE
 + 0x81000)

	)

97 
	#RTC_BASE
 (
PERIPH_BASE
 + 0x80000)

	)

98 
	#TIMER3_BASE
 (
PERIPH_BASE
 + 0x10C00)

	)

99 
	#TIMER2_BASE
 (
PERIPH_BASE
 + 0x10800)

	)

100 
	#TIMER1_BASE
 (
PERIPH_BASE
 + 0x10400)

	)

101 
	#TIMER0_BASE
 (
PERIPH_BASE
 + 0x10000)

	)

102 
	#UART1_BASE
 (
PERIPH_BASE
 + 0x0E400)

	)

103 
	#UART0_BASE
 (
PERIPH_BASE
 + 0x0E000)

	)

104 
	#USART2_BASE
 (
PERIPH_BASE
 + 0x0C800)

	)

105 
	#USART1_BASE
 (
PERIPH_BASE
 + 0x0C400)

	)

106 
	#USART0_BASE
 (
PERIPH_BASE
 + 0x0C000)

	)

107 
	#I2C1_BASE
 (
PERIPH_BASE
 + 0x0A400)

	)

108 
	#I2C0_BASE
 (
PERIPH_BASE
 + 0x0A000)

	)

109 
	#EBI_BASE
 (
PERIPH_BASE
 + 0x08000)

	)

110 
	#GPIO_BASE
 (
PERIPH_BASE
 + 0x06000)

	)

111 
	#DAC0_BASE
 (
PERIPH_BASE
 + 0x04000)

	)

112 
	#ADC0_BASE
 (
PERIPH_BASE
 + 0x02000)

	)

113 
	#ACMP1_BASE
 (
PERIPH_BASE
 + 0x01400)

	)

114 
	#ACMP0_BASE
 (
PERIPH_BASE
 + 0x01000)

	)

115 
	#VCMP_BASE
 (
PERIPH_BASE
 + 0x00000)

	)

	@lib/libopencm3/include/libopencm3/efm32/lg/msc.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/msc_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/lg/opamp.h

20 #i‚de‡
LIBOPENCM3_EFM32_LG_OPAMP_H


21 
	#LIBOPENCM3_EFM32_LG_OPAMP_H


	)

23 
	~<lib›ícm3/efm32/comm⁄/›amp_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/lg/prs.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/¥s_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/lg/rmu.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/rmu_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/lg/rtc.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/πc_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/lg/timer.h

26 #¥agm®
⁄˚


28 
	~<lib›ícm3/efm32/comm⁄/timî_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/lg/uart.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/u¨t_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/lg/usart.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/ußπ_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/lg/usb.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/usb_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/lg/wdog.h

26 #¥agm®
⁄˚


28 
	~<lib›ícm3/efm32/comm⁄/wdog_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/memorymap.h

30 #i‡
deföed
(
EFM32TG
)

31 
	~<lib›ícm3/efm32/tg/mem‹ym≠.h
>

32 #ñi‡
deföed
(
EFM32LG
)

33 
	~<lib›ícm3/efm32/lg/mem‹ym≠.h
>

34 #ñi‡
deföed
(
EFM32HG
)

35 
	~<lib›ícm3/efm32/hg/mem‹ym≠.h
>

36 #ñi‡
deföed
(
EFM32WG
)

37 
	~<lib›ícm3/efm32/wg/mem‹ym≠.h
>

38 #ñi‡
deföed
(
EZR32WG
)

39 
	~<lib›ícm3/efm32/ezr32wg/mem‹ym≠.h
>

	@lib/libopencm3/include/libopencm3/efm32/msc.h

20 #i‡
deföed
(
EFM32LG
)

21 
	~<lib›ícm3/efm32/lg/msc.h
>

22 #ñi‡
deföed
(
EFM32WG
)

23 
	~<lib›ícm3/efm32/wg/msc.h
>

24 #ñi‡
deföed
(
EZR32WG
)

25 
	~<lib›ícm3/efm32/ezr32wg/msc.h
>

	@lib/libopencm3/include/libopencm3/efm32/opamp.h

20 #i‡
deföed
(
EFM32LG
)

21 
	~<lib›ícm3/efm32/lg/›amp.h
>

22 #ñi‡
deföed
(
EFM32WG
)

23 
	~<lib›ícm3/efm32/wg/›amp.h
>

24 #ñi‡
deföed
(
EZR32WG
)

25 
	~<lib›ícm3/efm32/ezr32wg/›amp.h
>

	@lib/libopencm3/include/libopencm3/efm32/prs.h

20 #i‡
deföed
(
EFM32LG
)

21 
	~<lib›ícm3/efm32/lg/¥s.h
>

22 #ñi‡
deföed
(
EFM32WG
)

23 
	~<lib›ícm3/efm32/wg/¥s.h
>

24 #ñi‡
deföed
(
EZR32WG
)

25 
	~<lib›ícm3/efm32/ezr32wg/¥s.h
>

	@lib/libopencm3/include/libopencm3/efm32/rmu.h

20 #i‡
deföed
(
EFM32LG
)

21 
	~<lib›ícm3/efm32/lg/rmu.h
>

22 #ñi‡
deföed
(
EFM32WG
)

23 
	~<lib›ícm3/efm32/wg/rmu.h
>

24 #ñi‡
deföed
(
EZR32WG
)

25 
	~<lib›ícm3/efm32/ezr32wg/rmu.h
>

	@lib/libopencm3/include/libopencm3/efm32/rtc.h

20 #i‡
deföed
(
EFM32LG
)

21 
	~<lib›ícm3/efm32/lg/πc.h
>

22 #ñi‡
deföed
(
EFM32WG
)

23 
	~<lib›ícm3/efm32/wg/πc.h
>

24 #ñi‡
deföed
(
EZR32WG
)

25 
	~<lib›ícm3/efm32/ezr32wg/πc.h
>

	@lib/libopencm3/include/libopencm3/efm32/tg/doc-efm32tg.h

	@lib/libopencm3/include/libopencm3/efm32/tg/memorymap.h

32 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

34 
	#CODE_BASE
 (0x00000000U)

	)

36 
	#SRAM_BASE
 (0x20000000U)

	)

37 
	#SRAM_BASE_BITBAND
 (0x22000000U)

	)

39 
	#PERIPH_BASE
 (0x40000000U)

	)

40 
	#PERIPH_BASE_BITBAND
 (0x42000000U)

	)

44 
	#FLASH_BASE
 (
CODE_BASE
 + 0x00000000)

	)

45 
	#USERDATA_BASE
 (
CODE_BASE
 + 0x0„00000)

	)

46 
	#LOCKBITS_BASE
 (
CODE_BASE
 + 0x0„04000)

	)

47 
	#CHIPCONFIG_BASE
 (
CODE_BASE
 + 0x0„08000)

	)

48 
	#CODESPACESRAM_BASE
 (
CODE_BASE
 + 0x10000000)

	)

52 
	#VCMP_BASE
 (
PERIPH_BASE
 + 0x00000000)

	)

53 
	#ACMP0_BASE
 (
PERIPH_BASE
 + 0x00001000)

	)

54 
	#ACMP1_BASE
 (
PERIPH_BASE
 + 0x00001400)

	)

55 
	#ADC_BASE
 (
PERIPH_BASE
 + 0x00002000)

	)

56 
	#DAC0_BASE
 (
PERIPH_BASE
 + 0x00004000)

	)

57 
	#GPIO_BASE
 (
PERIPH_BASE
 + 0x00006000Ë

	)

58 
	#I2C0_BASE
 (
PERIPH_BASE
 + 0x0000a000)

	)

59 
	#USART0_BASE
 (
PERIPH_BASE
 + 0x0000c000)

	)

60 
	#USART1_BASE
 (
PERIPH_BASE
 + 0x0000c400)

	)

61 
	#TIMER0_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

62 
	#TIMER1_BASE
 (
PERIPH_BASE
 + 0x00010400)

	)

63 
	#RTC_BASE
 (
PERIPH_BASE
 + 0x00080000)

	)

64 
	#LETIMER0_BASE
 (
PERIPH_BASE
 + 0x00082000)

	)

65 
	#LEUART0_BASE
 (
PERIPH_BASE
 + 0x00084000)

	)

66 
	#PCNT0_BASE
 (
PERIPH_BASE
 + 0x00086000)

	)

67 
	#WDOG_BASE
 (
PERIPH_BASE
 + 0x00088000)

	)

68 
	#LCD_BASE
 (
PERIPH_BASE
 + 0x0008a000)

	)

69 
	#LESENSE_BASE
 (
PERIPH_BASE
 + 0x0008c000)

	)

70 
	#MSC_BASE
 (
PERIPH_BASE
 + 0x000c0000)

	)

71 
	#DMA_BASE
 (
PERIPH_BASE
 + 0x000c2000)

	)

72 
	#EMU_BASE
 (
PERIPH_BASE
 + 0x000c6000)

	)

73 
	#CMU_BASE
 (
PERIPH_BASE
 + 0x000c8000Ë

	)

74 
	#RMU_BASE
 (
PERIPH_BASE
 + 0x000ˇ000)

	)

75 
	#PRS_BASE
 (
PERIPH_BASE
 + 0x000cc000)

	)

76 
	#AES_BASE
 (
PERIPH_BASE
 + 0x000e0000)

	)

	@lib/libopencm3/include/libopencm3/efm32/timer.h

20 #i‡
deföed
(
EFM32LG
)

21 
	~<lib›ícm3/efm32/lg/timî.h
>

22 #ñi‡
deföed
(
EFM32HG
)

23 
	~<lib›ícm3/efm32/hg/timî.h
>

24 #ñi‡
deföed
(
EFM32WG
)

25 
	~<lib›ícm3/efm32/wg/timî.h
>

26 #ñi‡
deföed
(
EZR32WG
)

27 
	~<lib›ícm3/efm32/ezr32wg/timî.h
>

	@lib/libopencm3/include/libopencm3/efm32/uart.h

20 #i‡
deföed
(
EFM32LG
)

21 
	~<lib›ícm3/efm32/lg/u¨t.h
>

22 #ñi‡
deföed
(
EFM32WG
)

23 
	~<lib›ícm3/efm32/wg/u¨t.h
>

24 #ñi‡
deföed
(
EZR32WG
)

25 
	~<lib›ícm3/efm32/ezr32wg/u¨t.h
>

	@lib/libopencm3/include/libopencm3/efm32/usart.h

20 #i‡
deföed
(
EFM32LG
)

21 
	~<lib›ícm3/efm32/lg/ußπ.h
>

22 #ñi‡
deföed
(
EFM32WG
)

23 
	~<lib›ícm3/efm32/wg/ußπ.h
>

24 #ñi‡
deföed
(
EZR32WG
)

25 
	~<lib›ícm3/efm32/ezr32wg/ußπ.h
>

	@lib/libopencm3/include/libopencm3/efm32/usb.h

20 #i‡
deföed
(
EFM32LG
)

21 
	~<lib›ícm3/efm32/lg/usb.h
>

22 #ñi‡
deföed
(
EFM32HG
)

23 
	~<lib›ícm3/efm32/hg/usb.h
>

24 #ñi‡
deföed
(
EFM32WG
)

25 
	~<lib›ícm3/efm32/wg/usb.h
>

26 #ñi‡
deföed
(
EZR32WG
)

27 
	~<lib›ícm3/efm32/ezr32wg/usb.h
>

	@lib/libopencm3/include/libopencm3/efm32/wdog.h

20 #i‡
deföed
(
EFM32LG
)

21 
	~<lib›ícm3/efm32/lg/wdog.h
>

22 #ñi‡
deföed
(
EFM32HG
)

23 
	~<lib›ícm3/efm32/hg/wdog.h
>

24 #ñi‡
deföed
(
EFM32WG
)

25 
	~<lib›ícm3/efm32/wg/wdog.h
>

26 #ñi‡
deföed
(
EZR32WG
)

27 
	~<lib›ícm3/efm32/ezr32wg/wdog.h
>

	@lib/libopencm3/include/libopencm3/efm32/wg/acmp.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/acmp_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/wg/adc.h

29 #¥agm®
⁄˚


31 
	~<lib›ícm3/efm32/comm⁄/adc_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/wg/burtc.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/buπc_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/wg/cmu.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/cmu_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/wg/dac.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/dac_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/wg/dma.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/dma_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/wg/doc-efm32wg.h

	@lib/libopencm3/include/libopencm3/efm32/wg/emu.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/emu_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/wg/gpio.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/gpio_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/wg/i2c.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/i2c_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/wg/letimer.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/Àtimî_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/wg/memorymap.h

20 #i‚de‡
LIBOPENCM3_EFM32_MEMORYMAP_H


21 
	#LIBOPENCM3_EFM32_MEMORYMAP_H


	)

23 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

25 
	#PERIPH_BASE
 (0x40000000U)

	)

28 
	#DI_BASE
 (0x0FE08000U)

	)

31 
	#DI_CMU_LFRCOCTRL
 
	`MMIO32
(
DI_BASE
 + 0x020)

	)

32 
	#DI_CMU_HFRCOCTRL
 
	`MMIO32
(
DI_BASE
 + 0x028)

	)

33 
	#DI_CMU_AUXHFRCOCTRL
 
	`MMIO32
(
DI_BASE
 + 0x030)

	)

34 
	#DI_ADC0_CAL
 
	`MMIO32
(
DI_BASE
 + 0x040)

	)

35 
	#DI_ADC0_BIASPROG
 
	`MMIO32
(
DI_BASE
 + 0x048)

	)

36 
	#DI_DAC0_CAL
 
	`MMIO32
(
DI_BASE
 + 0x050)

	)

37 
	#DI_DAC0_BIASPROG
 
	`MMIO32
(
DI_BASE
 + 0x058)

	)

38 
	#DI_ACMP0_CTRL
 
	`MMIO32
(
DI_BASE
 + 0x060)

	)

39 
	#DI_ACMP1_CTRL
 
	`MMIO32
(
DI_BASE
 + 0x068)

	)

40 
	#DI_CMU_LCDCTRL
 
	`MMIO32
(
DI_BASE
 + 0x078)

	)

41 
	#DI_DAC0_OPACTRL
 
	`MMIO32
(
DI_BASE
 + 0x0A0)

	)

42 
	#DI_DAC0_OPAOFFSET
 
	`MMIO32
(
DI_BASE
 + 0x0A8)

	)

43 
	#DI_EMU_BUINACT
 
	`MMIO32
(
DI_BASE
 + 0x0B0)

	)

44 
	#DI_EMU_BUACT
 
	`MMIO32
(
DI_BASE
 + 0x0B8)

	)

45 
	#DI_EMU_BUBODBUVINCAL
 
	`MMIO32
(
DI_BASE
 + 0x0C0)

	)

46 
	#DI_EMU_BUBODUNREGCAL
 
	`MMIO32
(
DI_BASE
 + 0x0C8)

	)

47 
	#DI_DI_CRC
 
	`MMIO16
(
DI_BASE
 + 0x1B0)

	)

48 
	#DI_CAL_TEMP_0
 
	`MMIO8
(
DI_BASE
 + 0x1B2)

	)

49 
	#DI_ADC0_CAL_1V25
 
	`MMIO16
(
DI_BASE
 + 0x1B4)

	)

50 
	#DI_ADC0_CAL_2V5
 
	`MMIO16
(
DI_BASE
 + 0x1B6)

	)

51 
	#DI_ADC0_CAL_VDD
 
	`MMIO16
(
DI_BASE
 + 0x1B8)

	)

52 
	#DI_ADC0_CAL_5VDIFF
 
	`MMIO16
(
DI_BASE
 + 0x1BA)

	)

53 
	#DI_ADC0_CAL_2XVDD
 
	`MMIO16
(
DI_BASE
 + 0x1BC)

	)

54 
	#DI_ADC0_TEMP_0_READ_1V25
 
	`MMIO16
(
DI_BASE
 + 0x1BE)

	)

55 
	#DI_DAC0_CAL_1V25
 
	`MMIO32
(
DI_BASE
 + 0x1C8)

	)

56 
	#DI_DAC0_CAL_2V5
 
	`MMIO32
(
DI_BASE
 + 0x1CC)

	)

57 
	#DI_DAC0_CAL_VDD
 
	`MMIO32
(
DI_BASE
 + 0x1D0)

	)

58 
	#DI_AUXHFRCO_CALIB_BAND_1
 
	`MMIO8
(
DI_BASE
 + 0x1D4)

	)

59 
	#DI_AUXHFRCO_CALIB_BAND_7
 
	`MMIO8
(
DI_BASE
 + 0x1D5)

	)

60 
	#DI_AUXHFRCO_CALIB_BAND_11
 
	`MMIO8
(
DI_BASE
 + 0x1D6)

	)

61 
	#DI_AUXHFRCO_CALIB_BAND_14
 
	`MMIO8
(
DI_BASE
 + 0x1D7)

	)

62 
	#DI_AUXHFRCO_CALIB_BAND_21
 
	`MMIO8
(
DI_BASE
 + 0x1D8)

	)

63 
	#DI_AUXHFRCO_CALIB_BAND_28
 
	`MMIO8
(
DI_BASE
 + 0x1D9)

	)

64 
	#DI_HFRCO_CALIB_BAND_1
 
	`MMIO8
(
DI_BASE
 + 0x1DC)

	)

65 
	#DI_HFRCO_CALIB_BAND_7
 
	`MMIO8
(
DI_BASE
 + 0x1DD)

	)

66 
	#DI_HFRCO_CALIB_BAND_11
 
	`MMIO8
(
DI_BASE
 + 0x1DE)

	)

67 
	#DI_HFRCO_CALIB_BAND_14
 
	`MMIO8
(
DI_BASE
 + 0x1DF)

	)

68 
	#DI_HFRCO_CALIB_BAND_21
 
	`MMIO8
(
DI_BASE
 + 0x1E0)

	)

69 
	#DI_HFRCO_CALIB_BAND_28
 
	`MMIO8
(
DI_BASE
 + 0x1E1)

	)

70 
	#DI_MEM_INFO_PAGE_SIZE
 
	`MMIO8
(
DI_BASE
 + 0x1E7)

	)

71 
	#DI_UNIQUE_0
 
	`MMIO32
(
DI_BASE
 + 0x1F0)

	)

72 
	#DI_UNIQUE_1
 
	`MMIO32
(
DI_BASE
 + 0x1F4)

	)

73 
	#DI_MEM_INFO_FLASH
 
	`MMIO16
(
DI_BASE
 + 0x1F8)

	)

74 
	#DI_MEM_INFO_RAM
 
	`MMIO16
(
DI_BASE
 + 0x1FA)

	)

75 
	#DI_PART_NUMBER
 
	`MMIO16
(
DI_BASE
 + 0x1FC)

	)

76 
	#DI_PART_FAMILY
 
	`MMIO8
(
DI_BASE
 + 0x1FE)

	)

77 
	#DI_PROD_REV
 
	`MMIO8
(
DI_BASE
 + 0x1FF)

	)

79 
	#AES_BASE
 (
PERIPH_BASE
 + 0xE0000)

	)

80 
	#PRS_BASE
 (
PERIPH_BASE
 + 0xCC000)

	)

81 
	#RMU_BASE
 (
PERIPH_BASE
 + 0xCA000)

	)

82 
	#CMU_BASE
 (
PERIPH_BASE
 + 0xC8000)

	)

83 
	#EMU_BASE
 (
PERIPH_BASE
 + 0xC6000)

	)

84 
	#USB_BASE
 (
PERIPH_BASE
 + 0xC4000)

	)

85 
	#DMA_BASE
 (
PERIPH_BASE
 + 0xC2000)

	)

86 
	#MSC_BASE
 (
PERIPH_BASE
 + 0xC0000)

	)

87 
	#LESENSE_BASE
 (
PERIPH_BASE
 + 0x8C000)

	)

88 
	#LCD_BASE
 (
PERIPH_BASE
 + 0x8A000)

	)

89 
	#WDOG_BASE
 (
PERIPH_BASE
 + 0x88000)

	)

90 
	#PCNT2_BASE
 (
PERIPH_BASE
 + 0x86800)

	)

91 
	#PCNT1_BASE
 (
PERIPH_BASE
 + 0x86400)

	)

92 
	#PCNT0_BASE
 (
PERIPH_BASE
 + 0x86000)

	)

93 
	#LEUART1_BASE
 (
PERIPH_BASE
 + 0x84400)

	)

94 
	#LEUART0_BASE
 (
PERIPH_BASE
 + 0x84000)

	)

95 
	#LETIMER0_BASE
 (
PERIPH_BASE
 + 0x82000)

	)

96 
	#BURTC_BASE
 (
PERIPH_BASE
 + 0x81000)

	)

97 
	#RTC_BASE
 (
PERIPH_BASE
 + 0x80000)

	)

98 
	#TIMER3_BASE
 (
PERIPH_BASE
 + 0x10C00)

	)

99 
	#TIMER2_BASE
 (
PERIPH_BASE
 + 0x10800)

	)

100 
	#TIMER1_BASE
 (
PERIPH_BASE
 + 0x10400)

	)

101 
	#TIMER0_BASE
 (
PERIPH_BASE
 + 0x10000)

	)

102 
	#UART1_BASE
 (
PERIPH_BASE
 + 0x0E400)

	)

103 
	#UART0_BASE
 (
PERIPH_BASE
 + 0x0E000)

	)

104 
	#USART2_BASE
 (
PERIPH_BASE
 + 0x0C800)

	)

105 
	#USART1_BASE
 (
PERIPH_BASE
 + 0x0C400)

	)

106 
	#USART0_BASE
 (
PERIPH_BASE
 + 0x0C000)

	)

107 
	#I2C1_BASE
 (
PERIPH_BASE
 + 0x0A400)

	)

108 
	#I2C0_BASE
 (
PERIPH_BASE
 + 0x0A000)

	)

109 
	#EBI_BASE
 (
PERIPH_BASE
 + 0x08000)

	)

110 
	#GPIO_BASE
 (
PERIPH_BASE
 + 0x06000)

	)

111 
	#DAC0_BASE
 (
PERIPH_BASE
 + 0x04000)

	)

112 
	#ADC0_BASE
 (
PERIPH_BASE
 + 0x02000)

	)

113 
	#ACMP1_BASE
 (
PERIPH_BASE
 + 0x01400)

	)

114 
	#ACMP0_BASE
 (
PERIPH_BASE
 + 0x01000)

	)

115 
	#VCMP_BASE
 (
PERIPH_BASE
 + 0x00000)

	)

	@lib/libopencm3/include/libopencm3/efm32/wg/msc.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/msc_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/wg/opamp.h

20 #i‚de‡
LIBOPENCM3_EFM32_WG_OPAMP_H


21 
	#LIBOPENCM3_EFM32_WG_OPAMP_H


	)

23 
	~<lib›ícm3/efm32/comm⁄/›amp_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/wg/prs.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/¥s_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/wg/rmu.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/rmu_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/wg/rtc.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/πc_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/wg/timer.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/timî_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/wg/uart.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/u¨t_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/wg/usart.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/ußπ_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/wg/usb.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/usb_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/efm32/wg/wdog.h

28 #¥agm®
⁄˚


30 
	~<lib›ícm3/efm32/comm⁄/wdog_comm⁄.h
>

	@lib/libopencm3/include/libopencm3/ethernet/mac.h

36 #i‡
deföed
(
STM32F1
)

37 
	~<lib›ícm3/ëhî√t/mac_°m32fxx7.h
>

38 #ñi‡
deföed
(
STM32F4
)

39 
	~<lib›ícm3/ëhî√t/mac_°m32fxx7.h
>

40 #ñi‡
deföed
(
STM32F7
)

41 
	~<lib›ícm3/ëhî√t/mac_°m32fxx7.h
>

	@lib/libopencm3/include/libopencm3/ethernet/mac_stm32fxx7.h

35 #i‚de‡
LIBOPENCM3_ETHERNET_H


36 
	#LIBOPENCM3_ETHERNET_H


	)

38 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

39 
	~<lib›ícm3/cm3/comm⁄.h
>

51 
	#ETH_MACCR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x00)

	)

52 
	#ETH_MACFFR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x04)

	)

53 
	#ETH_MACHTHR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x08)

	)

54 
	#ETH_MACHTLR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x0C)

	)

55 
	#ETH_MACMIIAR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x10)

	)

56 
	#ETH_MACMIIDR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x14)

	)

57 
	#ETH_MACFCR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x18)

	)

58 
	#ETH_MACVLANTR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x1C)

	)

59 
	#ETH_MACRWUFFR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x28)

	)

60 
	#ETH_MACPMTCSR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x2C)

	)

62 
	#ETH_MACDBGR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x34)

	)

63 
	#ETH_MACSR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x38)

	)

64 
	#ETH_MACIMR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x3C)

	)

67 
	#ETH_MACAHR
(
i
Ë
	`MMIO32
(
ETHERNET_BASE
 + 0x40+(i)*8)

	)

69 
	#ETH_MACALR
(
i
Ë
	`MMIO32
(
ETHERNET_BASE
 + 0x44+(i)*8)

	)

72 
	#ETH_MMCCR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x100)

	)

73 
	#ETH_MMCRIR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x104)

	)

74 
	#ETH_MMCTIR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x108)

	)

75 
	#ETH_MMCRIMR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x10C)

	)

76 
	#ETH_MMCTIMR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x110)

	)

77 
	#ETH_MMCTGFSCCR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x14C)

	)

78 
	#ETH_MMCTGFMSCCR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x150)

	)

79 
	#ETH_MMCTGFCR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x168)

	)

80 
	#ETH_MMCRFCECR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x194)

	)

81 
	#ETH_MMCRFAECR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x198)

	)

82 
	#ETH_MMCRGUFCR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x1C4)

	)

85 
	#ETH_PTPTSCR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x700)

	)

86 
	#ETH_PTPSSIR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x704)

	)

87 
	#ETH_PTPTSHR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x708)

	)

88 
	#ETH_PTPTSLR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x70C)

	)

89 
	#ETH_PTPTSHUR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x710)

	)

90 
	#ETH_PTPTSLUR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x714)

	)

91 
	#ETH_PTPTSAR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x718)

	)

92 
	#ETH_PTPTTHR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x71C)

	)

93 
	#ETH_PTPTTLR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x720)

	)

95 
	#ETH_PTPTSSR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x728)

	)

98 
	#ETH_DMABMR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x1000)

	)

99 
	#ETH_DMATPDR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x1004)

	)

100 
	#ETH_DMARPDR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x1008)

	)

101 
	#ETH_DMARDLAR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x100C)

	)

102 
	#ETH_DMATDLAR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x1010)

	)

103 
	#ETH_DMASR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x1014)

	)

104 
	#ETH_DMAOMR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x1018)

	)

105 
	#ETH_DMAIER
 
	`MMIO32
(
ETHERNET_BASE
 + 0x101C)

	)

106 
	#ETH_DMAMFBOCR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x1020)

	)

107 
	#ETH_DMACHTDR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x1048)

	)

108 
	#ETH_DMACHRDR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x104C)

	)

109 
	#ETH_DMACHTBAR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x1050)

	)

110 
	#ETH_DMACHRBAR
 
	`MMIO32
(
ETHERNET_BASE
 + 0x1054)

	)

113 
	#ETH_DES
(
n
, 
ba£
Ë
	`MMIO32
((ba£Ë+ (n)*4)

	)

114 
	#ETH_DES0
(
ba£
Ë
	`ETH_DES
(0, ba£)

	)

115 
	#ETH_DES1
(
ba£
Ë
	`ETH_DES
(1, ba£)

	)

116 
	#ETH_DES2
(
ba£
Ë
	`ETH_DES
(2, ba£)

	)

117 
	#ETH_DES3
(
ba£
Ë
	`ETH_DES
(3, ba£)

	)

120 
	#ETH_DES4
(
ba£
Ë
	`ETH_DES
(4, ba£)

	)

121 
	#ETH_DES5
(
ba£
Ë
	`ETH_DES
(5, ba£)

	)

122 
	#ETH_DES6
(
ba£
Ë
	`ETH_DES
(6, ba£)

	)

123 
	#ETH_DES7
(
ba£
Ë
	`ETH_DES
(7, ba£)

	)

132 
	#ETH_MACCR_RE
 (1<<2)

	)

133 
	#ETH_MACCR_TE
 (1<<3)

	)

134 
	#ETH_MACCR_DC
 (1<<4)

	)

136 
	#ETH_MACCR_BL_SHIFT
 5

	)

137 
	#ETH_MACCR_BL
 (3 << 
ETH_MACCR_BL_SHIFT
)

	)

138 
	#ETH_MACCR_BL_MIN10
 (0 << 
ETH_MACCR_BL_SHIFT
)

	)

139 
	#ETH_MACCR_BL_MIN8
 (1 << 
ETH_MACCR_BL_SHIFT
)

	)

140 
	#ETH_MACCR_BL_MIN4
 (2 << 
ETH_MACCR_BL_SHIFT
)

	)

141 
	#ETH_MACCR_BL_MIN1
 (3 << 
ETH_MACCR_BL_SHIFT
)

	)

143 
	#ETH_MACCR_APCS
 (1<<7)

	)

144 
	#ETH_MACCR_RD
 (1<<9)

	)

145 
	#ETH_MACCR_IPCO
 (1<<10)

	)

146 
	#ETH_MACCR_DM
 (1<<11)

	)

147 
	#ETH_MACCR_LM
 (1<<12)

	)

148 
	#ETH_MACCR_ROD
 (1<<13)

	)

149 
	#ETH_MACCR_FES
 (1<<14)

	)

150 
	#ETH_MACCR_CSD
 (1<<16)

	)

152 
	#ETH_MACCR_IFG_SHIFT
 17

	)

153 
	#ETH_MACCR_IFG
 (7<<
ETH_MACCR_IFG_SHIFT
)

	)

155 
	#ETH_MACCR_JD
 (1<<22)

	)

156 
	#ETH_MACCR_WD
 (1<<23)

	)

157 
	#ETH_MACCR_CSTF
 (1<<25)

	)

161 
	#ETH_MACFFR_PM
 (1<<0)

	)

162 
	#ETH_MACFFR_HU
 (1<<1)

	)

163 
	#ETH_MACFFR_HM
 (1<<2)

	)

164 
	#ETH_MACFFR_DAIF
 (1<<3)

	)

165 
	#ETH_MACFFR_PAM
 (1<<4)

	)

166 
	#ETH_MACFFR_BFD
 (1<<5)

	)

168 
	#ETH_MACFFR_PCF_SHIFT
 6

	)

169 
	#ETH_MACFFR_PCF
 (3<<
ETH_MACFFR_PCF_SHIFT
)

	)

170 
	#ETH_MACFFR_PCF_DISABLE
 (0<<
ETH_MACFFR_PCF_SHIFT
)

	)

171 
	#ETH_MACFFR_PCF_NOPAUSE
 (1<<
ETH_MACFFR_PCF_SHIFT
)

	)

172 
	#ETH_MACFFR_PCF_ALL
 (2<<
ETH_MACFFR_PCF_SHIFT
)

	)

173 
	#ETH_MACFFR_PCF_PASS
 (3<<
ETH_MACFFR_PCF_SHIFT
)

	)

175 
	#ETH_MACFFR_SAIF
 (1<<8)

	)

176 
	#ETH_MACFFR_SAF
 (1<<9)

	)

177 
	#ETH_MACFFR_HPF
 (1<<10)

	)

178 
	#ETH_MACFFR_RA
 (1<<31)

	)

183 
	#ETH_MACMIIAR_MB
 (1<<0)

	)

184 
	#ETH_MACMIIAR_MW
 (1<<1)

	)

186 
	#ETH_MACMIIAR_CR_SHIFT
 2

	)

187 
	#ETH_MACMIIAR_CR
 (7<<
ETH_MACMIIAR_CR_SHIFT
)

	)

189 
	#ETH_MACMIIAR_CR_HCLK_DIV_42
 (0<<
ETH_MACMIIAR_CR_SHIFT
)

	)

191 
	#ETH_MACMIIAR_CR_HCLK_DIV_62
 (1<<
ETH_MACMIIAR_CR_SHIFT
)

	)

193 
	#ETH_MACMIIAR_CR_HCLK_DIV_16
 (2<<
ETH_MACMIIAR_CR_SHIFT
)

	)

195 
	#ETH_MACMIIAR_CR_HCLK_DIV_26
 (3<<
ETH_MACMIIAR_CR_SHIFT
)

	)

197 
	#ETH_MACMIIAR_CR_HCLK_DIV_102
 (4<<
ETH_MACMIIAR_CR_SHIFT
)

	)

199 
	#ETH_MACMIIAR_MR_SHIFT
 6

	)

200 
	#ETH_MACMIIAR_MR
 (0x1F << 
ETH_MACMIIAR_MR_SHIFT
)

	)

202 
	#ETH_MACMIIAR_PA_SHIFT
 11

	)

203 
	#ETH_MACMIIAR_PA
 (0x1F << 
ETH_MACMIIAR_MR_SHIFT
)

	)

208 
	#ETH_MACMIIDR_MD
 0xFFFF

	)

212 
	#ETH_MACFCR_FCB
 (1<<0)

	)

213 
	#ETH_MACFCR_BPA
 (1<<0)

	)

214 
	#ETH_MACFCR_TFCE
 (1<<1)

	)

215 
	#ETH_MACFCR_RFCE
 (1<<2)

	)

216 
	#ETH_MACFCR_UPFD
 (1<<3)

	)

218 
	#ETH_MACFCR_PLT_SHIFT
 4

	)

219 
	#ETH_MACFCR_PLT
 (0x03 << 
ETH_MACFCR_PLT_SHIFT
)

	)

220 
	#ETH_MACFCR_PLT_4
 (0 << 
ETH_MACFCR_PLT_SHIFT
)

	)

221 
	#ETH_MACFCR_PLT_28
 (1 << 
ETH_MACFCR_PLT_SHIFT
)

	)

222 
	#ETH_MACFCR_PLT_144
 (2 << 
ETH_MACFCR_PLT_SHIFT
)

	)

223 
	#ETH_MACFCR_PLT_256
 (3 << 
ETH_MACFCR_PLT_SHIFT
)

	)

225 
	#ETH_MACFCR_ZQPD
 (1<<7)

	)

227 
	#ETH_MACFCR_PT_SHIFT
 16

	)

228 
	#ETH_MACFCR_PT
 (0xFFFF << 
ETH_MACFCR_PT
)

	)

232 
	#ETH_MACVLANTR_VLANTI_SHIFT
 0

	)

233 
	#ETH_MACVLANTR_VLANTI
 (0xFFFF << 
ETH_MACVLANTR_VLANTI_SHIFT
)

	)

234 
	#ETH_MACVLANTR_VLANTC
 (1<<16)

	)

239 
	#ETH_MACPMTCSR_PD
 (1<<0)

	)

240 
	#ETH_MACPMTCSR_MPE
 (1<<1)

	)

241 
	#ETH_MACPMTCSR_WFE
 (1<<2)

	)

242 
	#ETH_MACPMTCSR_MPR
 (1<<5)

	)

243 
	#ETH_MACPMTCSR_WFR
 (1<<6)

	)

244 
	#ETH_MACPMTCSR_GU
 (1<<9)

	)

245 
	#ETH_MACPMTCSR_WFFRPR
 (1<<31)

	)

250 
	#ETH_MACDBGR_MMRPEA
 (1<<0)

	)

251 
	#ETH_MACDBGR_MSFRWCS
 (3<<1)

	)

252 
	#ETH_MACDBGR_RFWRA
 (1<<4)

	)

254 
	#ETH_MACDBGR_RFRCS_SHIFT
 5

	)

255 
	#ETH_MACDBGR_RFRCS
 (3<<
ETH_MACDBGR_RFRCS_SHIFT
)

	)

256 
	#ETH_MACDBGR_RFRCS_IDLE
 (0<<
ETH_MACDBGR_RFRCS_SHIFT
)

	)

257 
	#ETH_MACDBGR_RFRCS_RDATA
 (1<<
ETH_MACDBGR_RFRCS_SHIFT
)

	)

258 
	#ETH_MACDBGR_RFRCS_RSTAT
 (2<<
ETH_MACDBGR_RFRCS_SHIFT
)

	)

259 
	#ETH_MACDBGR_RFRCS_FLUSH
 (3<<
ETH_MACDBGR_RFRCS_SHIFT
)

	)

261 
	#ETH_MACDBGR_RFFL_SHIFT
 8

	)

262 
	#ETH_MACDBGR_RFFL
 (3<<
ETH_MACDBGR_RFFL_SHIFT
)

	)

263 
	#ETH_MACDBGR_RFFL_EMPTY
 (0<<
ETH_MACDBGR_RFFL_SHIFT
)

	)

264 
	#ETH_MACDBGR_RFFL_BELOW
 (1<<
ETH_MACDBGR_RFFL_SHIFT
)

	)

265 
	#ETH_MACDBGR_RFFL_ABOVE
 (2<<
ETH_MACDBGR_RFFL_SHIFT
)

	)

266 
	#ETH_MACDBGR_RFFL_FULL
 (3<<
ETH_MACDBGR_RFFL_SHIFT
)

	)

268 
	#ETH_MACDBGR_MMTEA
 (1<<16)

	)

270 
	#ETH_MACDBGR_MTFCS_SHIFT
 17

	)

271 
	#ETH_MACDBGR_MTFCS
 (3 << 
ETH_MACDBGR_MTFCS_SHIFT
)

	)

272 
	#ETH_MACDBGR_MTFCS_IDLE
 (0 << 
ETH_MACDBGR_MTFCS_SHIFT
)

	)

273 
	#ETH_MACDBGR_MTFCS_WAIT
 (1 << 
ETH_MACDBGR_MTFCS_SHIFT
)

	)

274 
	#ETH_MACDBGR_MTFCS_PAUSE
 (2 << 
ETH_MACDBGR_MTFCS_SHIFT
)

	)

275 
	#ETH_MACDBGR_MTFCS_TRANSFER
 (3 << 
ETH_MACDBGR_MTFCS_SHIFT
)

	)

277 
	#ETH_MACDBGR_MTP
 (1<<19)

	)

279 
	#ETH_MACDBGR_TFRS_SHIFT
 20

	)

280 
	#ETH_MACDBGR_TFRS
 (3<<
ETH_MACDBGR_TFRS_SHIFT
)

	)

281 
	#ETH_MACDBGR_TFRS_IDLE
 (0<<
ETH_MACDBGR_TFRS_SHIFT
)

	)

282 
	#ETH_MACDBGR_TFRS_READ
 (1<<
ETH_MACDBGR_TFRS_SHIFT
)

	)

283 
	#ETH_MACDBGR_TFRS_WAIT
 (2<<
ETH_MACDBGR_TFRS_SHIFT
)

	)

284 
	#ETH_MACDBGR_TFRS_FLUSH
 (3<<
ETH_MACDBGR_TFRS_SHIFT
)

	)

286 
	#ETH_MACDBGR_TFWA
 (1<<22)

	)

287 
	#ETH_MACDBGR_TFNE
 (1<<24)

	)

288 
	#ETH_MACDBGR_TFF
 (1<<25)

	)

294 
	#ETH_MACSR_PMTS
 (1<<3)

	)

295 
	#ETH_MACSR_MMCS
 (1<<4)

	)

296 
	#ETH_MACSR_MMCRS
 (1<<5)

	)

297 
	#ETH_MACSR_MMCTS
 (1<<6)

	)

298 
	#ETH_MACSR_TSTS
 (1<<9)

	)

304 
	#ETH_MACIMR_PMTIM
 (1<<3)

	)

305 
	#ETH_MACIMR_TSTIM
 (1<<9)

	)

310 
	#ETH_MACA0HR_MACA0H
 (0xFFFF<<0)

	)

311 
	#ETH_MACA0HR_MO
 (1<<31)

	)

316 
	#ETH_MACAHR_MACAH
 (0xFFFF<<0)

	)

317 
	#ETH_MACAHR_MBC_ALL
 (63<<24)

	)

318 
	#ETH_MACAHR_MBC_0
 (1<<24)

	)

319 
	#ETH_MACAHR_MBC_1
 (1<<25)

	)

320 
	#ETH_MACAHR_MBC_2
 (1<<26)

	)

321 
	#ETH_MACAHR_MBC_3
 (1<<27)

	)

322 
	#ETH_MACAHR_MBC_4
 (1<<28)

	)

323 
	#ETH_MACAHR_MBC_5
 (1<<29)

	)

324 
	#ETH_MACAHR_SA
 (1<<30)

	)

325 
	#ETH_MACAHR_AE
 (1<<31)

	)

330 
	#ETH_MMCCR_CR
 (1<<0)

	)

331 
	#ETH_MMCCR_CSR
 (1<<1)

	)

332 
	#ETH_MMCCR_ROR
 (1<<2)

	)

333 
	#ETH_MMCCR_MCF
 (1<<3)

	)

334 
	#ETH_MMCCR_MCP
 (1<<4)

	)

335 
	#ETH_MMCCR_MCFHP
 (1<<5)

	)

340 
	#ETH_MMCRIR_RFCES
 (1<<5)

	)

341 
	#ETH_MMCRIR_RFAES
 (1<<6)

	)

342 
	#ETH_MMCRIR_RGUFS
 (1<<17)

	)

347 
	#ETH_MMCTIR_TGFSCS
 (1<<14)

	)

348 
	#ETH_MMCTIR_TGFMSCS
 (1<<15)

	)

349 
	#ETH_MMCTIR_TGFS
 (1<<21)

	)

354 
	#ETH_MMCRIMR_RFCEM
 (1<<5)

	)

355 
	#ETH_MMCRIMR_RFAEM
 (1<<6)

	)

356 
	#ETH_MMCRIMR_RGUFM
 (1<<17)

	)

361 
	#ETH_MMCTIMR_TGFSCS
 (1<<14)

	)

362 
	#ETH_MMCTIMR_TGFMSCS
 (1<<15)

	)

363 
	#ETH_MMCTIMR_TGFS
 (1<<21)

	)

368 
	#ETH_PTPTSCR_TSE
 (1<<0)

	)

369 
	#ETH_PTPTSCR_TSFCU
 (1<<1)

	)

370 
	#ETH_PTPTSCR_TSSTI
 (1<<2)

	)

371 
	#ETH_PTPTSCR_TSSTU
 (1<<3)

	)

372 
	#ETH_PTPTSCR_TSITE
 (1<<4)

	)

373 
	#ETH_PTPTSCR_TTSARU
 (1<<5)

	)

374 
	#ETH_PTPTSCR_TSSARFE
 (1<<8)

	)

375 
	#ETH_PTPTSCR_TSSSR
 (1<<9)

	)

376 
	#ETH_PTPTSCR_TSPTPPSV2E
 (1<<10)

	)

377 
	#ETH_PTPTSCR_TSSPTPOEFE
 (1<<11)

	)

378 
	#ETH_PTPTSCR_TSSIPV6FE
 (1<<12)

	)

379 
	#ETH_PTPTSCR_TSSIPV4FE
 (1<<13)

	)

380 
	#ETH_PTPTSCR_TSSEME
 (1<<14)

	)

381 
	#ETH_PTPTSCR_TSSMRME
 (1<<15)

	)

383 
	#ETH_PTPTSCR_TSCNT_SHIFT
 16

	)

384 
	#ETH_PTPTSCR_TSCNT
 (3 << 
ETH_PTPTSCR_TSCNT_SHIFT
)

	)

385 
	#ETH_PTPTSCR_TSCNT_ORD
 (0 << 
ETH_PTPTSCR_TSCNT_SHIFT
)

	)

386 
	#ETH_PTPTSCR_TSCNT_BOUND
 (1 << 
ETH_PTPTSCR_TSCNT_SHIFT
)

	)

387 
	#ETH_PTPTSCR_TSCNT_ETETC
 (2 << 
ETH_PTPTSCR_TSCNT_SHIFT
)

	)

388 
	#ETH_PTPTSCR_TSCNT_PTPTC
 (3 << 
ETH_PTPTSCR_TSCNT_SHIFT
)

	)

390 
	#ETH_PTPTSCR_TSPFFMAE
 (1<<18)

	)

396 
	#ETH_PTPSSIR_STSSI
 0xFF

	)

401 
	#ETH_PTPTSLR_STSS
 0x7FFFFFFF

	)

402 
	#ETH_PTPTSLR_STPNS
 (1<<31)

	)

407 
	#ETH_PTPTSLUR_TSUSS
 0x7FFFFFFF

	)

408 
	#ETH_PTPTSLUR_TSUPNS
 (1<<31)

	)

413 
	#ETH_PTPTSSR_TSSO
 (1<<0)

	)

414 
	#ETH_PTPTSSR_TSTTR
 (1<<1)

	)

419 
	#ETH_PTPTSCR_PPSFREQ
 (0x0F<<0)

	)

420 
	#ETH_PTPTSCR_PPSFREQ_1HZ
 (0x00<<0)

	)

421 
	#ETH_PTPTSCR_PPSFREQ_2HZ
 (0x01<<0)

	)

422 
	#ETH_PTPTSCR_PPSFREQ_4HZ
 (0x02<<0)

	)

423 
	#ETH_PTPTSCR_PPSFREQ_8HZ
 (0x03<<0)

	)

424 
	#ETH_PTPTSCR_PPSFREQ_16HZ
 (0x04<<0)

	)

425 
	#ETH_PTPTSCR_PPSFREQ_32HZ
 (0x05<<0)

	)

426 
	#ETH_PTPTSCR_PPSFREQ_64HZ
 (0x06<<0)

	)

427 
	#ETH_PTPTSCR_PPSFREQ_128HZ
 (0x07<<0)

	)

428 
	#ETH_PTPTSCR_PPSFREQ_256HZ
 (0x08<<0)

	)

429 
	#ETH_PTPTSCR_PPSFREQ_512HZ
 (0x09<<0)

	)

430 
	#ETH_PTPTSCR_PPSFREQ_1024HZ
 (0x0A<<0)

	)

431 
	#ETH_PTPTSCR_PPSFREQ_2048HZ
 (0x0B<<0)

	)

432 
	#ETH_PTPTSCR_PPSFREQ_4096HZ
 (0x0C<<0)

	)

433 
	#ETH_PTPTSCR_PPSFREQ_8192HZ
 (0x0D<<0)

	)

434 
	#ETH_PTPTSCR_PPSFREQ_16384HZ
 (0x0E<<0)

	)

435 
	#ETH_PTPTSCR_PPSFREQ_32768HZ
 (0x0F<<0)

	)

440 
	#ETH_DMABMR_SR
 (1<<0)

	)

441 
	#ETH_DMABMR_DA
 (1<<1)

	)

443 
	#ETH_DMABMR_DSL_SHIFT
 2

	)

444 
	#ETH_DMABMR_DSL
 (0x1F << 
ETH_DMABR_DSL_SHIFT
)

	)

446 
	#ETH_DMABMR_EDFE
 (1<<7)

	)

448 
	#ETH_DMABMR_PBL_SHIFT
 8

	)

449 
	#ETH_DMABMR_PBL
 (0x3F << 
ETH_DMABR_PBL_SHIFT
)

	)

451 
	#ETH_DMABMR_PM_SHIFT
 14

	)

452 
	#ETH_DMABMR_PM
 (0x03 << 
ETH_DMABMR_PM_SHIFT
)

	)

453 
	#ETH_DMABMR_PM_1_1
 (0 << 
ETH_DMABMR_PM_SHIFT
)

	)

454 
	#ETH_DMABMR_PM_2_1
 (1 << 
ETH_DMABMR_PM_SHIFT
)

	)

455 
	#ETH_DMABMR_PM_3_1
 (2 << 
ETH_DMABMR_PM_SHIFT
)

	)

456 
	#ETH_DMABMR_PM_4_1
 (3 << 
ETH_DMABMR_PM_SHIFT
)

	)

458 
	#ETH_DMABMR_FB
 (1<<16)

	)

460 
	#ETH_DMABMR_RDP_SHIFT
 17

	)

461 
	#ETH_DMABMR_RDP
 (0x3F << 
ETH_DMABMR_RDP_SHIFT
)

	)

463 
	#ETH_DMABMR_USP
 (1<<23)

	)

464 
	#ETH_DMABMR_FPM
 (1<<24)

	)

465 
	#ETH_DMABMR_AAB
 (1<<25)

	)

466 
	#ETH_DMABMR_MB
 (1<<26)

	)

471 
	#ETH_DMASR_TS
 (1<<0)

	)

472 
	#ETH_DMASR_TPSS
 (1<<1)

	)

473 
	#ETH_DMASR_TBUS
 (1<<2)

	)

474 
	#ETH_DMASR_TJTS
 (1<<3)

	)

475 
	#ETH_DMASR_ROS
 (1<<4)

	)

476 
	#ETH_DMASR_TUS
 (1<<5)

	)

477 
	#ETH_DMASR_RS
 (1<<6)

	)

478 
	#ETH_DMASR_RBUS
 (1<<7)

	)

479 
	#ETH_DMASR_RPSS
 (1<<8)

	)

480 
	#ETH_DMASR_RWTS
 (1<<9)

	)

481 
	#ETH_DMASR_ETS
 (1<<10)

	)

482 
	#ETH_DMASR_FBES
 (1<<13)

	)

483 
	#ETH_DMASR_ERS
 (1<<14)

	)

484 
	#ETH_DMASR_AIS
 (1<<15)

	)

485 
	#ETH_DMASR_NIS
 (1<<16)

	)

487 
	#ETH_DMASR_RPS_SHIFT
 17

	)

488 
	#ETH_DMASR_RPS
 (7<<
ETH_DMASR_RPS_SHIFT
)

	)

489 
	#ETH_DMASR_RPS_STOP
 (0<<
ETH_DMASR_RPS_SHIFT
)

	)

490 
	#ETH_DMASR_RPS_FETCH
 (1<<
ETH_DMASR_RPS_SHIFT
)

	)

491 
	#ETH_DMASR_RPS_WAIT
 (3<<
ETH_DMASR_RPS_SHIFT
)

	)

492 
	#ETH_DMASR_RPS_SUSPEND
 (4<<
ETH_DMASR_RPS_SHIFT
)

	)

493 
	#ETH_DMASR_RPS_CLOSE
 (5<<
ETH_DMASR_RPS_SHIFT
)

	)

494 
	#ETH_DMASR_RPS_TRANSFER
 (7<<
ETH_DMASR_RPS_SHIFT
)

	)

496 
	#ETH_DMASR_TPS_SHIFT
 20

	)

497 
	#ETH_DMASR_TPS
 (7<<
ETH_DMASR_TPS_SHIFT
)

	)

498 
	#ETH_DMASR_TPS_STOP
 (0<<
ETH_DMASR_TPS_SHIFT
)

	)

499 
	#ETH_DMASR_TPS_FETCH
 (1<<
ETH_DMASR_TPS_SHIFT
)

	)

500 
	#ETH_DMASR_TPS_WAIT
 (2<<
ETH_DMASR_TPS_SHIFT
)

	)

501 
	#ETH_DMASR_TPS_TRANSFER
 (3<<
ETH_DMASR_TPS_SHIFT
)

	)

502 
	#ETH_DMASR_TPS_SUSPEND
 (6<<
ETH_DMASR_TPS_SHIFT
)

	)

503 
	#ETH_DMASR_TPS_CLOSE
 (7<<
ETH_DMASR_TPS_SHIFT
)

	)

505 
	#ETH_DMASR_EBS_SHIFT
 23

	)

506 
	#ETH_DMASR_EBS
 (7<<
ETH_DMASR_EBS_SHIFT
)

	)

508 
	#ETH_DMASR_MMCS
 (1<<27)

	)

509 
	#ETH_DMASR_PMTS
 (1<<28)

	)

510 
	#ETH_DMASR_TSTS
 (1<<29)

	)

515 
	#ETH_DMAOMR_SR
 (1<<1)

	)

516 
	#ETH_DMAOMR_OSF
 (1<<2)

	)

518 
	#ETH_DMAOMR_RTC_SHIFT
 3

	)

519 
	#ETH_DMAOMR_RTC
 (3 << 
ETH_DMAOMR_RTC_SHIFT
)

	)

520 
	#ETH_DMAOMR_RTC_64
 (0 << 
ETH_DMAOMR_RTC_SHIFT
)

	)

521 
	#ETH_DMAOMR_RTC_32
 (1 << 
ETH_DMAOMR_RTC_SHIFT
)

	)

522 
	#ETH_DMAOMR_RTC_96
 (2 << 
ETH_DMAOMR_RTC_SHIFT
)

	)

523 
	#ETH_DMAOMR_RTC_128
 (3 << 
ETH_DMAOMR_RTC_SHIFT
)

	)

525 
	#ETH_DMAOMR_FUGF
 (1<<6)

	)

526 
	#ETH_DMAOMR_FEF
 (1<<7)

	)

527 
	#ETH_DMAOMR_ST
 (1<<13)

	)

529 
	#ETH_DMAOMR_TTC_SHIFT
 14

	)

530 
	#ETH_DMAOMR_TTC
 (0x07 << 
ETH_DMAOMR_TTC_SHIFT
)

	)

531 
	#ETH_DMAOMR_TTC_64
 (0 << 
ETH_DMAOMR_TTC_SHIFT
)

	)

532 
	#ETH_DMAOMR_TTC_128
 (1 << 
ETH_DMAOMR_TTC_SHIFT
)

	)

533 
	#ETH_DMAOMR_TTC_192
 (2 << 
ETH_DMAOMR_TTC_SHIFT
)

	)

534 
	#ETH_DMAOMR_TTC_256
 (3 << 
ETH_DMAOMR_TTC_SHIFT
)

	)

535 
	#ETH_DMAOMR_TTC_40
 (4 << 
ETH_DMAOMR_TTC_SHIFT
)

	)

536 
	#ETH_DMAOMR_TTC_32
 (5 << 
ETH_DMAOMR_TTC_SHIFT
)

	)

537 
	#ETH_DMAOMR_TTC_24
 (6 << 
ETH_DMAOMR_TTC_SHIFT
)

	)

538 
	#ETH_DMAOMR_TTC_16
 (7 << 
ETH_DMAOMR_TTC_SHIFT
)

	)

540 
	#ETH_DMAOMR_FTF
 (1<<20)

	)

541 
	#ETH_DMAOMR_TSF
 (1<<21)

	)

542 
	#ETH_DMAOMR_DFRF
 (1<<24)

	)

543 
	#ETH_DMAOMR_RSF
 (1<<25)

	)

544 
	#ETH_DMAOMR_DTCEFD
 (1<<26)

	)

549 
	#ETH_DMAIER_TIE
 (1<<0)

	)

550 
	#ETH_DMAIER_TPSIE
 (1<<1)

	)

551 
	#ETH_DMAIER_TBUIE
 (1<<2)

	)

552 
	#ETH_DMAIER_TJTIE
 (1<<3)

	)

553 
	#ETH_DMAIER_ROIE
 (1<<4)

	)

554 
	#ETH_DMAIER_TUIE
 (1<<5)

	)

555 
	#ETH_DMAIER_RIE
 (1<<6)

	)

556 
	#ETH_DMAIER_RBUIE
 (1<<7)

	)

557 
	#ETH_DMAIER_RPSIE
 (1<<8)

	)

558 
	#ETH_DMAIER_RWTIE
 (1<<9)

	)

559 
	#ETH_DMAIER_ETIE
 (1<<10)

	)

560 
	#ETH_DMAIER_FBEIE
 (1<<13)

	)

561 
	#ETH_DMAIER_ERIE
 (1<<14)

	)

562 
	#ETH_DMAIER_AISE
 (1<<15)

	)

563 
	#ETH_DMAIER_NISE
 (1<<16)

	)

568 
	#ETH_DMAMFBOCR_MFC_SHIFT
 0

	)

569 
	#ETH_DMAMFBOCR_MFC
 (0xFFFF << 
ETH_DMAMFBOCR_MFC_SHIFT
)

	)

570 
	#ETH_DMAMFBOCR_OMFC
 (1<<16)

	)

571 
	#ETH_DMAMFBOCR_MFA
 (0x7FF << 
ETH_DMAMFBOCR_MFA_SHIFT
)

	)

572 
	#ETH_DMAMFBOCR_OFOC
 (1<<28)

	)

577 
	#ETH_DMARSWTR_RSWTC
 0xFF

	)

584 
	#ETH_DES_STD_SIZE
 16

	)

585 
	#ETH_DES_EXT_SIZE
 32

	)

589 
	#ETH_TDES0_DB
 (1<<0)

	)

590 
	#ETH_TDES0_UF
 (1<<1)

	)

591 
	#ETH_TDES0_ED
 (1<<2)

	)

593 
	#ETH_TDES0_CC_SHIFT
 3

	)

594 
	#ETH_TDES0_CC
 (0x0F << 
ETH_TDES0_CC_SHIFT
)

	)

596 
	#ETH_TDES0_VF
 (1<<7)

	)

597 
	#ETH_TDES0_EC
 (1<<8)

	)

598 
	#ETH_TDES0_LCO
 (1<<9)

	)

599 
	#ETH_TDES0_NC
 (1<<10)

	)

600 
	#ETH_TDES0_LCA
 (1<<11)

	)

601 
	#ETH_TDES0_IPE
 (1<<12)

	)

602 
	#ETH_TDES0_FF
 (1<<13)

	)

603 
	#ETH_TDES0_JT
 (1<<14)

	)

604 
	#ETH_TDES0_ES
 (1<<15)

	)

605 
	#ETH_TDES0_IHE
 (1<<16)

	)

606 
	#ETH_TDES0_TTSS
 (1<<17)

	)

607 
	#ETH_TDES0_TCH
 (1<<20)

	)

608 
	#ETH_TDES0_TER
 (1<<21)

	)

610 
	#ETH_TDES0_CIC_SHIFT
 22

	)

611 
	#ETH_TDES0_CIC
 (3<<
ETH_TDES0_CIC_SHIFT
)

	)

612 
	#ETH_TDES0_CIC_DISABLED
 (0<<
ETH_TDES0_CIC_SHIFT
)

	)

613 
	#ETH_TDES0_CIC_IP
 (1<<
ETH_TDES0_CIC_SHIFT
)

	)

614 
	#ETH_TDES0_CIC_IPPL
 (2<<
ETH_TDES0_CIC_SHIFT
)

	)

615 
	#ETH_TDES0_CIC_IPPLPH
 (3<<
ETH_TDES0_CIC_SHIFT
)

	)

617 
	#ETH_TDES0_TTSE
 (1<<25)

	)

618 
	#ETH_TDES0_DP
 (1<<26)

	)

619 
	#ETH_TDES0_DC
 (1<<27)

	)

620 
	#ETH_TDES0_FS
 (1<<28)

	)

621 
	#ETH_TDES0_LS
 (1<<29)

	)

622 
	#ETH_TDES0_IC
 (1<<30)

	)

623 
	#ETH_TDES0_OWN
 (1<<31)

	)

628 
	#ETH_TDES1_TBS1_SHIFT
 0

	)

629 
	#ETH_TDES1_TBS1
 (0x1FFF<<
ETH_TDES1_TBS1_SHIFT
)

	)

631 
	#ETH_TDES1_TBS2_SHIFT
 16

	)

632 
	#ETH_TDES1_TBS2
 (0x1FFF<<
ETH_TDES1_TBS1_SHIFT
)

	)

642 
	#ETH_RDES0_PCE
 (1<<0)

	)

643 
	#ETH_RDES0_ESA
 (1<<0)

	)

644 
	#ETH_RDES0_CE
 (1<<1)

	)

645 
	#ETH_RDES0_DE
 (1<<2)

	)

646 
	#ETH_RDES0_RE
 (1<<3)

	)

647 
	#ETH_RDES0_RWT
 (1<<4)

	)

648 
	#ETH_RDES0_FT
 (1<<5)

	)

649 
	#ETH_RDES0_LCO
 (1<<6)

	)

650 
	#ETH_RDES0_IPHCE
 (1<<7)

	)

651 
	#ETH_RDES0_TSV
 (1<<7)

	)

652 
	#ETH_RDES0_LS
 (1<<8)

	)

653 
	#ETH_RDES0_FS
 (1<<9)

	)

654 
	#ETH_RDES0_VLAN
 (1<<10)

	)

655 
	#ETH_RDES0_OE
 (1<<11)

	)

656 
	#ETH_RDES0_LE
 (1<<12)

	)

657 
	#ETH_RDES0_SAF
 (1<<13)

	)

658 
	#ETH_RDES0_DCE
 (1<<14)

	)

659 
	#ETH_RDES0_ES
 (1<<15)

	)

661 
	#ETH_RDES0_FL_SHIFT
 16

	)

662 
	#ETH_RDES0_FL
 (0x3FFF<<
ETH_RDES0_FL_SHIFT
)

	)

664 
	#ETH_RDES0_AFM
 (1<<30)

	)

665 
	#ETH_RDES0_OWN
 (1<<31)

	)

670 
	#ETH_RDES1_RBS1_SHIFT
 0

	)

671 
	#ETH_RDES1_RBS1
 (0x1FFF<<
ETH_RDES1_RBS1_SHIFT
)

	)

673 
	#ETH_RDES1_RCH
 (1<<14)

	)

674 
	#ETH_RDES1_RER
 (1<<15)

	)

676 
	#ETH_RDES1_RBS2_SHIFT
 16

	)

677 
	#ETH_RDES1_RBS2
 (0x1FFF<<
ETH_RDES1_RBS2_SHIFT
)

	)

679 
	#ETH_RDES1_DIC
 (1<<31)

	)

684 
	#ETH_RDES4_IPPT_SHIFT
 0

	)

685 
	#ETH_RDES4_IPPT
 (7<<
ETH_RDES4_IPPT_SHIFT
)

	)

686 
	#ETH_RDES4_IPPT_UNKNOWN
 (0<<
ETH_RDES4_IPPT_SHIFT
)

	)

687 
	#ETH_RDES4_IPPT_UDP
 (1<<
ETH_RDES4_IPPT_SHIFT
)

	)

688 
	#ETH_RDES4_IPPT_TCP
 (2<<
ETH_RDES4_IPPT_SHIFT
)

	)

689 
	#ETH_RDES4_IPPT_ICMP
 (3<<
ETH_RDES4_IPPT_SHIFT
)

	)

691 
	#ETH_RDES4_IPHE
 (1<<3)

	)

692 
	#ETH_RDES4_IPPE
 (1<<4)

	)

693 
	#ETH_RDES4_IPCB
 (1<<5)

	)

694 
	#ETH_RDES4_IPV4PR
 (1<<6)

	)

695 
	#ETH_RDES4_IPV6PR
 (1<<7)

	)

697 
	#ETH_RDES4_PMT_SHIFT
 8

	)

698 
	#ETH_RDES4_PMT
 (0x0F<<
ETH_RDES4_PMT_SHIFT
)

	)

699 
	#ETH_RDES4_PMT_NO
 (0x00<<
ETH_RDES4_PMT_SHIFT
)

	)

700 
	#ETH_RDES4_PMT_SYNC
 (0x01<<
ETH_RDES4_PMT_SHIFT
)

	)

701 
	#ETH_RDES4_PMT_FOLLOW
 (0x02<<
ETH_RDES4_PMT_SHIFT
)

	)

702 
	#ETH_RDES4_PMT_DLYRQ
 (0x03<<
ETH_RDES4_PMT_SHIFT
)

	)

703 
	#ETH_RDES4_PMT_DLYRSP
 (0x04<<
ETH_RDES4_PMT_SHIFT
)

	)

704 
	#ETH_RDES4_PMT_PDLYRQ
 (0x05<<
ETH_RDES4_PMT_SHIFT
)

	)

705 
	#ETH_RDES4_PMT_PDLYRSP
 (0x06<<
ETH_RDES4_PMT_SHIFT
)

	)

706 
	#ETH_RDES4_PMT_PDLYRSPFUP
 (0x07<<
ETH_RDES4_PMT_SHIFT
)

	)

708 
	#ETH_RDES4_PFT
 (1<<12)

	)

709 
	#ETH_RDES4_PV
 (1<<13)

	)

715 
	eëh_˛k
 {

716 
	mETH_CLK_025_035MHZ
 = 
ETH_MACMIIAR_CR_HCLK_DIV_16
,

717 
	mETH_CLK_035_060MHZ
 = 
ETH_MACMIIAR_CR_HCLK_DIV_26
,

718 
	mETH_CLK_060_100MHZ
 = 
ETH_MACMIIAR_CR_HCLK_DIV_42
,

719 
	mETH_CLK_100_150MHZ
 = 
ETH_MACMIIAR_CR_HCLK_DIV_62
,

720 
	mETH_CLK_150_168MHZ
 = 
ETH_MACMIIAR_CR_HCLK_DIV_102
,

727 
BEGIN_DECLS


729 
ëh_smi_wrôe
(
uöt8_t
 
phy
, uöt8_à
ªg
, 
uöt16_t
 
d©a
);

730 
uöt16_t
 
ëh_smi_ªad
(
uöt8_t
 
phy
, uöt8_à
ªg
);

731 
ëh_smi_bô_›
(
uöt8_t
 
phy
, uöt8_à
ªg
, 
uöt16_t
 
bôs
, uöt16_à
mask
);

732 
ëh_smi_bô_˛ór
(
uöt8_t
 
phy
, uöt8_à
ªg
, 
uöt16_t
 
˛órbôs
);

733 
ëh_smi_bô_£t
(
uöt8_t
 
phy
, uöt8_à
ªg
, 
uöt16_t
 
£tbôs
);

735 
ëh_£t_mac
(c⁄° 
uöt8_t
 *
mac
);

736 
ëh_desc_öô
(
uöt8_t
 *
buf
, 
uöt32_t
 
nTx
, uöt32_à
nRx
, uöt32_à
cTx
,

737 
uöt32_t
 
cRx
, 
boﬁ
 
i£xt
);

738 
boﬁ
 
ëh_tx
(
uöt8_t
 *
µkt
, 
uöt32_t
 
n
);

739 
boﬁ
 
ëh_rx
(
uöt8_t
 *
µkt
, 
uöt32_t
 *
Àn
, uöt32_à
maxÀn
);

741 
ëh_öô
(
uöt8_t
 
phy
, 
ëh_˛k
 
˛ock
);

742 
ëh_°¨t
();

744 
ëh_íabÀ_checksum_ofÊﬂd
();

746 
ëh_úq_íabÀ
(
uöt32_t
 
ªas⁄
);

747 
ëh_úq_dißbÀ
(
uöt32_t
 
ªas⁄
);

748 
boﬁ
 
ëh_úq_is_≥ndög
(
uöt32_t
 
ªas⁄
);

749 
boﬁ
 
ëh_úq_ack_≥ndög
(
uöt32_t
 
ªas⁄
);

752 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/ethernet/phy.h

33 #i‚de‡
LIBOPENCM3_PHY_H


34 
	#LIBOPENCM3_PHY_H


	)

36 
	~<°dboﬁ.h
>

44 
	#PHY_REG_BCR
 0x00

	)

45 
	#PHY_REG_BSR
 0x01

	)

46 
	#PHY_REG_ID1
 0x02

	)

47 
	#PHY_REG_ID2
 0x03

	)

48 
	#PHY_REG_ANTX
 0x04

	)

49 
	#PHY_REG_ANRX
 0x05

	)

50 
	#PHY_REG_ANEXP
 0x06

	)

51 
	#PHY_REG_ANNPTX
 0x07

	)

52 
	#PHY_REG_ANNPRX
 0x08

	)

58 
	#PHY_REG_BCR_COLTEST
 (1 << 7)

	)

59 
	#PHY_REG_BCR_FD
 (1 << 8)

	)

60 
	#PHY_REG_BCR_ANRST
 (1 << 9)

	)

61 
	#PHY_REG_BCR_ISOLATE
 (1 << 10)

	)

62 
	#PHY_REG_BCR_POWERDN
 (1 << 11)

	)

63 
	#PHY_REG_BCR_AN
 (1 << 12)

	)

64 
	#PHY_REG_BCR_100M
 (1 << 13)

	)

65 
	#PHY_REG_BCR_LOOPBACK
 (1 << 14)

	)

66 
	#PHY_REG_BCR_RESET
 (1 << 15)

	)

68 
	#PHY_REG_BSR_JABBER
 (1 << 1)

	)

69 
	#PHY_REG_BSR_UP
 (1 << 2)

	)

70 
	#PHY_REG_BSR_FAULT
 (1 << 4)

	)

71 
	#PHY_REG_BSR_ANDONE
 (1 << 5)

	)

79 
	#PHY0
 0

	)

80 
	#PHY1
 1

	)

82 
	ephy_°©us
 {

83 
	mLINK_DOWN
,

84 
	mLINK_HD_10M
,

85 
	mLINK_HD_100M
,

86 
	mLINK_HD_1000M
,

87 
	mLINK_HD_10000M
,

88 
	mLINK_FD_10M
,

89 
	mLINK_FD_100M
,

90 
	mLINK_FD_1000M
,

91 
	mLINK_FD_10000M
,

98 
BEGIN_DECLS


100 
phy_ª£t
(
uöt8_t
 
phy
);

101 
boﬁ
 
phy_lök_isup
(
uöt8_t
 
phy
);

103 
phy_°©us
 
phy_lök_°©us
(
uöt8_t
 
phy
);

105 
phy_aut⁄eg_f‹˚
(
uöt8_t
 
phy
, 
phy_°©us
 
mode
);

106 
phy_aut⁄eg_íabÀ
(
uöt8_t
 
phy
);

108 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/ethernet/phy_ksz80x1.h

35 #i‚de‡
LIBOPENCM3_PHY_KSZ80X1_H


36 
	#LIBOPENCM3_PHY_KSZ80X1_H


	)

38 
	~<lib›ícm3/ëhî√t/phy.h
>

65 
	#KSZ80X1_BCR
 0x00

	)

66 
	#KSZ80X1_BSR
 0x01

	)

67 
	#KSZ80X1_ID1
 0x02

	)

68 
	#KSZ80X1_ID2
 0x03

	)

69 
	#KSZ80X1_ANTX
 0x04

	)

70 
	#KSZ80X1_ANRX
 0x05

	)

71 
	#KSZ80X1_ANEXP
 0x06

	)

72 
	#KSZ80X1_ANNPTX
 0x07

	)

73 
	#KSZ80X1_ANNPRX
 0x08

	)

75 
	#KSZ80X1_MMDCR
 0x0D

	)

76 
	#KSZ80X1_MMDAR
 0x0E

	)

78 
	#KSZ80X1_DRCTRL
 0x10

	)

79 
	#KSZ80X1_AFECTRL
 0x11

	)

80 
	#KSZ80X1_AFECTRL4
 0x13

	)

81 
	#KSZ80X1_MIICTRL
 0x14

	)

82 
	#KSZ80X1_RXERCTR
 0x15

	)

83 
	#KSZ80X1_STRAPOVRD
 0x16

	)

84 
	#KSZ80X1_STRAPSTAT
 0x17

	)

85 
	#KSZ80X1_ECR
 0x18

	)

87 
	#KSZ80X1_ICSR
 0x1B

	)

89 
	#KSZ80X1_LINKMD
 0x1D

	)

90 
	#KSZ80X1_CR1
 0x1E

	)

91 
	#KSZ80X1_CR2
 0x1F

	)

109 
	#KSZ80X1_MMDCR_OPMODE
 (3 << 14Ë

	)

110 
	#KSZ80X1_MMDCR_OPMODE_REGISTER
 (0 << 14Ë

	)

111 
	#KSZ80X1_MMDCR_OPMODE_DATA
 (1 << 14Ë

	)

112 
	#KSZ80X1_MMDCR_OPMODE_DATA_POSTINC
 (2 << 14Ë

	)

113 
	#KSZ80X1_MMDCR_OPMODE_DATA_WPOSTINC
 (3 << 14Ë

	)

115 
	#KSZ80X1_MMDCR_DEVADDR
 (31 << 14Ë

	)

121 
	#KSZ80X1_DRCTRL_PLLOFF
 (1 << 4Ë

	)

125 
	#KSZ80X1_AFECTRL_SLOWOSC
 (1 << 5Ë

	)

129 
	#KSZ80X1_AFECTRL4_10TE
 (1 << 4Ë

	)

132 
	#KSZ8051_MIICTRL_PREAM_RESTORE_100M
 (1 << 7Ë

	)

133 
	#KSZ8051_MIICTRL_PREAM_RESTORE_10M
 (1 << 6Ë

	)

141 
	#KSZ80X1_STRAPOVRD_FACTORY
 (1 << 15Ë

	)

142 
	#KSZ80X1_STRAPOVRD_PMEWOL
 (1 << 15Ë

	)

143 
	#KSZ80X1_STRAPOVRD_BCASTOFF
 (1 << 9Ë

	)

144 
	#KSZ80X1_STRAPOVRD_MIIBTOB
 (1 << 7Ë

	)

145 
	#KSZ80X1_STRAPOVRD_RMIIBTOB
 (1 << 6Ë

	)

146 
	#KSZ80X1_STRAPOVRD_NANDTREE
 (1 << 5Ë

	)

147 
	#KSZ80X1_STRAPOVRD_RMIIOVRD
 (1 << 1Ë

	)

148 
	#KSZ80X1_STRAPOVRD_MIIOVRD
 (1 << 0Ë

	)

155 
	#KSZ80X1_STRAPSTAT_PHYAD_SHIFT
 13

	)

156 
	#KSZ80X1_STRAPSTAT_PHYAD
 (7 << 
KSZ8051_STRAPSTAT_PHYAD_SHIFT
)

	)

158 
	#KSZ80X1_STRAPSTAT_BCASTOFF
 (1 << 9Ë

	)

159 
	#KSZ80X1_STRAPSTAT_MIIBTOB
 (1 << 7Ë

	)

160 
	#KSZ80X1_STRAPSTAT_RMIIBTOB
 (1 << 6Ë

	)

161 
	#KSZ80X1_STRAPSTAT_NANDTREE
 (1 << 5Ë

	)

162 
	#KSZ80X1_STRAPSTAT_RMII
 (1 << 1Ë

	)

163 
	#KSZ80X1_STRAPSTAT_MII
 (1 << 0Ë

	)

167 
	#KSZ8051_ECR_EDPDDIS
 (1 << 11Ë

	)

168 
	#KSZ8051_ECR_100TXPREAMBLE
 (1 << 10Ë

	)

169 
	#KSZ8051_ECR_10TXPREAMBLE
 (1 << 6Ë

	)

173 
	#KSZ80X1_ICSR_JABIE
 (1 << 15Ë

	)

174 
	#KSZ80X1_ICSR_RERRIE
 (1 << 14Ë

	)

175 
	#KSZ80X1_ICSR_PRIE
 (1 << 13Ë

	)

176 
	#KSZ80X1_ICSR_PDFLTIE
 (1 << 12Ë

	)

177 
	#KSZ80X1_ICSR_LPACKIE
 (1 << 11Ë

	)

178 
	#KSZ80X1_ICSR_LDIE
 (1 << 10Ë

	)

179 
	#KSZ80X1_ICSR_RFAULTIE
 (1 << 9Ë

	)

180 
	#KSZ80X1_ICSR_LINKUPIE
 (1 << 8Ë

	)

182 
	#KSZ80X1_ICSR_JABIF
 (1 << 7Ë

	)

183 
	#KSZ80X1_ICSR_RERRIF
 (1 << 6Ë

	)

184 
	#KSZ80X1_ICSR_PRIF
 (1 << 5Ë

	)

185 
	#KSZ80X1_ICSR_PDFLTIF
 (1 << 4Ë

	)

186 
	#KSZ80X1_ICSR_LPACKIF
 (1 << 3Ë

	)

187 
	#KSZ80X1_ICSR_LDIF
 (1 << 2Ë

	)

188 
	#KSZ80X1_ICSR_RFAULTIF
 (1 << 1Ë

	)

189 
	#KSZ80X1_ICSR_LINKUPIF
 (1 << 0Ë

	)

193 
	#KSZ80X1_LINKMD_TESTEN
 (1 << 15Ë

	)

195 
	#KSZ80X1_LINKMD_TESTRES
 (3 << 13Ë

	)

196 
	#KSZ80X1_LINKMD_TESTRES_NORMAL
 (0 << 13Ë

	)

197 
	#KSZ80X1_LINKMD_TESTRES_OPEN
 (1 << 13Ë

	)

198 
	#KSZ80X1_LINKMD_TESTRES_SHORT
 (2 << 13Ë

	)

199 
	#KSZ80X1_LINKMD_TESTRES_FAILED
 (3 << 13Ë

	)

201 
	#KSZ80X1_LINKMD_SHORTCABLE
 (1 << 12Ë

	)

202 
	#KSZ80X1_LINKMD_DISTANCE
 (0x1FF << 0Ë

	)

208 
	#KSZ80X1_CR1_LEDMODE
 (3 << 14Ë

	)

209 
	#KSZ80X1_CR1_LEDMODE_COL_FD_SPD_LNK
 (0 << 14Ë

	)

210 
	#KSZ80X1_CR1_LEDMODE_ACT_FD_SPD_LNK
 (1 << 14Ë

	)

211 
	#KSZ80X1_CR1_LEDMODE_ACT_FD_100_10
 (2 << 14Ë

	)

212 
	#KSZ80X1_CR1_LEDMODE_SPD_LNK
 (0 << 14Ë

	)

213 
	#KSZ80X1_CR1_LEDMODE_ACT_LNK
 (1 << 14Ë

	)

214 
	#KSZ8041_CR1_POLARITY
 (1 << 13Ë

	)

215 
	#KSZ80X1_CR1_FEFAULT
 (1 << 12Ë

	)

216 
	#KSZ8041_CR1_MDIX
 (1 << 11Ë

	)

217 
	#KSZ80X1_CR1_LOOPBACK
 (1 << 7Ë

	)

221 
	#KSZ80X1_CR1_FLOWCTRL
 (1 << 9Ë

	)

222 
	#KSZ80X1_CR1_LINK
 (1 << 8Ë

	)

223 
	#KSZ80X1_CR1_POLARITY
 (1 << 7Ë

	)

224 
	#KSZ80X1_CR1_MDIX
 (1 << 5Ë

	)

225 
	#KSZ80X1_CR1_ENERGY
 (1 << 4Ë

	)

226 
	#KSZ80X1_CR1_ISOLATE
 (1 << 3Ë

	)

228 
	#KSZ80X1_CR1_MODE
 (7 << 0Ë

	)

229 
	#KSZ80X1_CR1_MODE_AUTONEG
 (0 << 0Ë

	)

230 
	#KSZ80X1_CR1_MODE_10HD
 (1 << 0Ë

	)

231 
	#KSZ80X1_CR1_MODE_100HD
 (2 << 0Ë

	)

232 
	#KSZ80X1_CR1_MODE_10FD
 (5 << 0Ë

	)

233 
	#KSZ80X1_CR1_MODE_100FD
 (6 << 0Ë

	)

239 
	#KSZ80X1_CR2_HPMDIX
 (1 << 15Ë

	)

240 
	#KSZ80X1_CR2_MDIXSEL
 (1 << 14Ë

	)

241 
	#KSZ80X1_CR2_MDIXEN
 (1 << 13Ë

	)

242 
	#KSZ80X1_CR2_ENERGY
 (1 << 12Ë

	)

243 
	#KSZ80X1_CR2_FORCE
 (1 << 11Ë

	)

244 
	#KSZ80X1_CR2_POWERSAVE
 (1 << 10Ë

	)

245 
	#KSZ80X1_CR2_IRQLVL
 (1 << 9Ë

	)

246 
	#KSZ80X1_CR2_JABEN
 (1 << 8Ë

	)

250 
	#KSZ80X1_CR2_ANDONE
 (1 << 7Ë

	)

251 
	#KSZ80X1_CR2_PAUSEEN
 (1 << 6Ë

	)

252 
	#KSZ80X1_CR2_ISOLATE
 (1 << 5Ë

	)

253 
	#KSZ80X1_CR2_MODE
 (7 << 2Ë

	)

254 
	#KSZ80X1_CR2_MODE_AN
 (0 << 2Ë

	)

255 
	#KSZ80X1_CR2_MODE_10HD
 (1 << 2Ë

	)

256 
	#KSZ80X1_CR2_MODE_100HD
 (2 << 2Ë

	)

257 
	#KSZ80X1_CR2_MODE_DEFAULT
 (3 << 2Ë

	)

258 
	#KSZ80X1_CR2_MODE_10FD
 (5 << 2Ë

	)

259 
	#KSZ80X1_CR2_MODE_100FD
 (6 << 2Ë

	)

260 
	#KSZ80X1_CR2_MODE_ISOLATE
 (7 << 2Ë

	)

264 
	#KSZ80X1_CR2_REFCLK
 (1 << 7Ë

	)

265 
	#KSZ80X1_CR2_REFCLK_25MHZ
 (0 << 7Ë

	)

266 
	#KSZ80X1_CR2_REFCLK_50MHZ
 (1 << 7Ë

	)

267 
	#KSZ80X1_CR2_LED
 (3 << 4Ë

	)

268 
	#KSZ80X1_CR2_LED_SPD_LNKACT
 (0 << 4Ë

	)

269 
	#KSZ80X1_CR2_LED_ACT_LNK
 (1 << 4Ë

	)

270 
	#KSZ80X1_CR2_TXDIS
 (1 << 3Ë

	)

271 
	#KSZ80X1_CR2_REMLPB
 (1 << 2Ë

	)

274 
	#KSZ80X1_CR2_SQEEN
 (1 << 1Ë

	)

275 
	#KSZ80X1_CR2_SCRAMBEN
 (1 << 0Ë

	)

	@lib/libopencm3/include/libopencm3/ethernet/phy_lan87xx.h

34 #i‚de‡
LIBOPENCM3_PHY_LAN87XX_H


35 
	#LIBOPENCM3_PHY_LAN87XX_H


	)

37 
	~<lib›ícm3/ëhî√t/phy.h
>

56 
	#LAN87XX_BCR
 0x00

	)

57 
	#LAN87XX_BSR
 0x01

	)

58 
	#LAN87XX_PID1
 0x02

	)

59 
	#LAN87XX_PID2
 0x03

	)

60 
	#LAN87XX_ANA
 0x04

	)

61 
	#LAN87XX_ANLPA
 0x05

	)

62 
	#LAN87XX_ANE
 0x06

	)

63 
	#LAN87XX_ANNPTX
 0x07

	)

64 
	#LAN87XX_ANNPRX
 0x08

	)

66 
	#LAN87XX_MMDACR
 0x0D

	)

67 
	#LAN87XX_MMDADR
 0x0E

	)

69 
	#LAN87XX_REVISION
 0x10

	)

70 
	#LAN87XX_EDPDNLP
 0x10

	)

71 
	#LAN87XX_MCS
 0x11

	)

72 
	#LAN87XX_SM
 0x12

	)

74 
	#LAN87XX_TDRDCR
 0x18

	)

75 
	#LAN87XX_TDRCSR
 0x19

	)

76 
	#LAN87XX_ERRCNT
 0x1A

	)

77 
	#LAN87XX_CSR
 0x1B

	)

78 
	#LAN87XX_CBLN
 0x1C

	)

79 
	#LAN87XX_ISR
 0x1D

	)

80 
	#LAN87XX_IMR
 0x1E

	)

81 
	#LAN87XX_SCSR
 0x1F

	)

105 
	#LAN87XX_MMDACR_FUNC_SHIFT
 14

	)

106 
	#LAN87XX_MMDACR_FUNC
 (3 << 
LAN87XX_MMDACR_FUNC_SHIFT
)

	)

107 
	#LAN87XX_MMDACR_FUNC_ADDRESS
 (0 << 
LAN87XX_MMDACR_FUNC_SHIFT
)

	)

108 
	#LAN87XX_MMDACR_FUNC_DATA
 (1 << 
LAN87XX_MMDACR_FUNC_SHIFT
)

	)

110 
	#LAN87XX_MMDACR_DEVAD
 (31 << 0Ë

	)

111 
	#LAN87XX_MMDACR_DEVAD_PCS
 (3 << 0Ë

	)

112 
	#LAN87XX_MMDACR_DEVAD_ANN
 (7 << 0Ë

	)

113 
	#LAN87XX_MMDACR_DEVAD_VENDOR
 (30 << 0Ë

	)

123 
	#LAN87XX_EDPDNLP_TXEN
 (1 << 15Ë

	)

125 
	#LAN87XX_EDPDNLP_TXTIM_SHIFT
 13

	)

126 
	#LAN87XX_EDPDNLP_TXTIM
 (3<<
LAN87XX_EDPDNLP_TXTIM_SHIFT
)

	)

127 
	#LAN87XX_EDPDNLP_TXTIM_1024MS
 (0<<
LAN87XX_EDPDNLP_TXTIM_SHIFT
)

	)

128 
	#LAN87XX_EDPDNLP_TXTIM_0768MS
 (1<<
LAN87XX_EDPDNLP_TXTIM_SHIFT
)

	)

129 
	#LAN87XX_EDPDNLP_TXTIM_0512MS
 (2<<
LAN87XX_EDPDNLP_TXTIM_SHIFT
)

	)

130 
	#LAN87XX_EDPDNLP_TXTIM_0256MS
 (3<<
LAN87XX_EDPDNLP_TXTIM_SHIFT
)

	)

132 
	#LAN87XX_EDPDNLP_RXWAKEEN
 (1 << 12Ë

	)

134 
	#LAN87XX_EDPDNLP_RXTIM_SHIFT
 10

	)

135 
	#LAN87XX_EDPDNLP_RXTIM
 (3<<
LAN87XX_EDPDNLP_RXTIM_SHIFT
)

	)

136 
	#LAN87XX_EDPDNLP_RXTIM_0064MS
 (0<<
LAN87XX_EDPDNLP_RXTIM_SHIFT
)

	)

137 
	#LAN87XX_EDPDNLP_RXTIM_0256MS
 (1<<
LAN87XX_EDPDNLP_RXTIM_SHIFT
)

	)

138 
	#LAN87XX_EDPDNLP_RXTIM_0512MS
 (2<<
LAN87XX_EDPDNLP_RXTIM_SHIFT
)

	)

139 
	#LAN87XX_EDPDNLP_RXTIM_1024MS
 (3<<
LAN87XX_EDPDNLP_RXTIM_SHIFT
)

	)

141 
	#LAN87XX_EDPDNLP_EXTCROSSOVER
 (1 << 1Ë

	)

142 
	#LAN87XX_EDPDNLP_EXTMANCROSSOVER
 (1 << 0Ë

	)

146 
	#LAN87XX_MCS_EDPWRDOWN
 (1 << 13Ë

	)

147 
	#LAN87XX_MCS_LOWSQEN
 (1 << 11Ë

	)

148 
	#LAN87XX_MCS_MDPREBP
 (1 << 10Ë

	)

149 
	#LAN87XX_MCS_FARLOOPBACK
 (1 << 9Ë

	)

150 
	#LAN87XX_MCS_ALTINT
 (1 << 6Ë

	)

151 
	#LAN87XX_MCS_PHYADBP
 (1 << 3Ë

	)

152 
	#LAN87XX_MCS_FORCELINK
 (1 << 2Ë

	)

153 
	#LAN87XX_MCS_ENERGYON
 (1 << 1Ë

	)

159 
	#LAN87XX_SM_MIIMODE
 (1 << 14Ë

	)

160 
	#LAN87XX_SM_MIIMODE_MII
 (0 << 14Ë

	)

161 
	#LAN87XX_SM_MIIMODE_RMII
 (1 << 14Ë

	)

163 
	#LAN87XX_SM_MODE_SHIFT
 5

	)

164 
	#LAN87XX_SM_MODE
 (7 << 
LAN87XX_SM_MODE_SHIFT
)

	)

165 
	#LAN87XX_SM_MODE_10HD
 (0 << 
LAN87XX_SM_MODE_SHIFT
)

	)

166 
	#LAN87XX_SM_MODE_10FD
 (1 << 
LAN87XX_SM_MODE_SHIFT
)

	)

167 
	#LAN87XX_SM_MODE_100HD
 (2 << 
LAN87XX_SM_MODE_SHIFT
)

	)

168 
	#LAN87XX_SM_MODE_100FD
 (3 << 
LAN87XX_SM_MODE_SHIFT
)

	)

169 
	#LAN87XX_SM_MODE_100HD_AN
 (4 << 
LAN87XX_SM_MODE_SHIFT
)

	)

170 
	#LAN87XX_SM_MODE_REPEATER
 (5 << 
LAN87XX_SM_MODE_SHIFT
)

	)

171 
	#LAN87XX_SM_MODE_POWERDOWN
 (6 << 
LAN87XX_SM_MODE_SHIFT
)

	)

172 
	#LAN87XX_SM_MODE_ALL
 (7 << 
LAN87XX_SM_MODE_SHIFT
)

	)

174 
	#LAN87XX_SM_PHYAD
 (0x1F << 0Ë

	)

180 
	#LAN87XX_TDRDCR_DELAY
 (15 << 0Ë

	)

181 
	#LAN87XX_TDRDCR_DELAY
 (15 << 0Ë

	)

183 
	#LAN87XX_TDRDCR_LBCR_SHIFT
 12

	)

184 
	#LAN87XX_TDRDCR_LBCR
 (7 << 
LAN87XX_TDRDCR_LBCR_SHIFT
)

	)

186 
	#LAN87XX_TDRDCR_LPAT_SHIFT
 6

	)

187 
	#LAN87XX_TDRDCR_LPAT
 (7 << 
LAN87XX_TDRDCR_LPAT_SHIFT
)

	)

189 
	#LAN87XX_TDRDCR_HPAT_SHIFT
 0

	)

190 
	#LAN87XX_TDRDCR_HPAT
 (7 << 
LAN87XX_TDRDCR_HPAT_SHIFT
)

	)

196 
	#LAN87XX_TDRCSR_ENABLE
 (1 << 15Ë

	)

197 
	#LAN87XX_TDRCSR_ADFILTER
 (1 << 14Ë

	)

199 
	#LAN87XX_TDRCSR_COND_SHIFT
 9

	)

200 
	#LAN87XX_TDRCSR_COND_DEFAULT
 (0 << 
LAN87XX_TDRCSR_COND_SHIFT
)

	)

201 
	#LAN87XX_TDRCSR_COND_SHORTED
 (1 << 
LAN87XX_TDRCSR_COND_SHIFT
)

	)

202 
	#LAN87XX_TDRCSR_COND_OPEN
 (2 << 
LAN87XX_TDRCSR_COND_SHIFT
)

	)

203 
	#LAN87XX_TDRCSR_COND_MATCH
 (3 << 
LAN87XX_TDRCSR_COND_SHIFT
)

	)

205 
	#LAN87XX_TDRCSR_STATUS
 (1 << 8Ë

	)

209 
	#LAN87XX_TDRCSR_LENGTH
 (15 << 0Ë

	)

218 
	#LAN87XX_CSR_AMDIXCTRL
 (1 << 15Ë

	)

219 
	#LAN87XX_CSR_CH_SELECT
 (1 << 13Ë

	)

220 
	#LAN87XX_CSR_SQEOFF
 (1 << 11Ë

	)

221 
	#LAN87XX_CSR_XPOL
 (1 << 4Ë

	)

227 
	#LAN87XX_CBLN_CBLN_SHIFT
 12

	)

228 
	#LAN87XX_CBLN_CBLN
 (15 << 
LAN87XX_CBLN_CBLN_SHIFT
)

	)

229 
	#LAN87XX_CBLN_CBLN_006M
 (4 << 
LAN87XX_CBLN_CBLN_SHIFT
)

	)

230 
	#LAN87XX_CBLN_CBLN_017M
 (5 << 
LAN87XX_CBLN_CBLN_SHIFT
)

	)

231 
	#LAN87XX_CBLN_CBLN_027M
 (6 << 
LAN87XX_CBLN_CBLN_SHIFT
)

	)

232 
	#LAN87XX_CBLN_CBLN_038M
 (7 << 
LAN87XX_CBLN_CBLN_SHIFT
)

	)

233 
	#LAN87XX_CBLN_CBLN_049M
 (8 << 
LAN87XX_CBLN_CBLN_SHIFT
)

	)

234 
	#LAN87XX_CBLN_CBLN_059M
 (9 << 
LAN87XX_CBLN_CBLN_SHIFT
)

	)

235 
	#LAN87XX_CBLN_CBLN_070M
 (10 << 
LAN87XX_CBLN_CBLN_SHIFT
)

	)

236 
	#LAN87XX_CBLN_CBLN_081M
 (11 << 
LAN87XX_CBLN_CBLN_SHIFT
)

	)

237 
	#LAN87XX_CBLN_CBLN_091M
 (12 << 
LAN87XX_CBLN_CBLN_SHIFT
)

	)

238 
	#LAN87XX_CBLN_CBLN_102M
 (13 << 
LAN87XX_CBLN_CBLN_SHIFT
)

	)

239 
	#LAN87XX_CBLN_CBLN_113M
 (14 << 
LAN87XX_CBLN_CBLN_SHIFT
)

	)

240 
	#LAN87XX_CBLN_CBLN_123M
 (15 << 
LAN87XX_CBLN_CBLN_SHIFT
)

	)

245 
	#LAN87XX_ISR_WOLF
 (1 << 8Ë

	)

246 
	#LAN87XX_ISR_ENERGYONF
 (1 << 7Ë

	)

247 
	#LAN87XX_ISR_ANCOMPF
 (1 << 6Ë

	)

248 
	#LAN87XX_ISR_RFAULTF
 (1 << 5Ë

	)

249 
	#LAN87XX_ISR_LINKDOWNF
 (1 << 4Ë

	)

250 
	#LAN87XX_ISR_ANLPACKF
 (1 << 3Ë

	)

251 
	#LAN87XX_ISR_PDFAULTF
 (1 << 2Ë

	)

252 
	#LAN87XX_ISR_ANPAGEF
 (1 << 1Ë

	)

256 
	#LAN87XX_IMR_WOLE
 (1 << 8Ë

	)

257 
	#LAN87XX_IMR_ENERGYONE
 (1 << 7Ë

	)

258 
	#LAN87XX_IMR_ANCOMPE
 (1 << 6Ë

	)

259 
	#LAN87XX_IMR_RFAULTE
 (1 << 5Ë

	)

260 
	#LAN87XX_IMR_LINKDOWNE
 (1 << 4Ë

	)

261 
	#LAN87XX_IMR_ANLPACKE
 (1 << 3Ë

	)

262 
	#LAN87XX_IMR_PDFAULTE
 (1 << 2Ë

	)

263 
	#LAN87XX_IMR_ANPAGEE
 (1 << 1Ë

	)

267 
	#LAN87XX_SCSR_AUTODONE
 (1 << 12Ë

	)

269 
	#LAN87XX_SCSR_GPO2
 (1 << 9Ë

	)

270 
	#LAN87XX_SCSR_GPO1
 (1 << 8Ë

	)

271 
	#LAN87XX_SCSR_GPO0
 (1 << 7Ë

	)

275 
	#LAN87XX_SCSR_ENABLE4B5B
 (1 << 6Ë

	)

277 
	#LAN87XX_SCSR_SPEED_SHIFT
 2

	)

278 
	#LAN87XX_SCSR_SPEED
 (7 << 
LAN87XX_SCSR_SPEED_SHIFT
)

	)

279 
	#LAN87XX_SCSR_SPEED_10HD
 (1 << 
LAN87XX_SCSR_SPEED_SHIFT
)

	)

280 
	#LAN87XX_SCSR_SPEED_100HD
 (2 << 
LAN87XX_SCSR_SPEED_SHIFT
)

	)

281 
	#LAN87XX_SCSR_SPEED_10FD
 (5 << 
LAN87XX_SCSR_SPEED_SHIFT
)

	)

282 
	#LAN87XX_SCSR_SPEED_100FD
 (6 << 
LAN87XX_SCSR_SPEED_SHIFT
)

	)

284 
	#LAN87XX_SCSR_NOSCRAMBLE
 (1 << 0Ë

	)

	@lib/libopencm3/include/libopencm3/ethernet/phy_ste100.h

34 #i‚de‡
LIBOPENCM3_PHY_STE100_H


35 
	#LIBOPENCM3_PHY_STE100_H


	)

37 
	~<lib›ícm3/ëhî√t/phy.h
>

50 
	#STE100_XCR
 0x00

	)

51 
	#STE100_XSR
 0x01

	)

52 
	#STE100_PID1
 0x02

	)

53 
	#STE100_PID2
 0x03

	)

54 
	#STE100_ANA
 0x04

	)

55 
	#STE100_ANLPA
 0x05

	)

56 
	#STE100_ANE
 0x06

	)

58 
	#STE100_XCIIS
 0x11

	)

59 
	#STE100_XIE
 0x12

	)

60 
	#STE100_100CTR
 0x13

	)

61 
	#STE100_XMC
 0x14

	)

78 
	#STE100_XCIIS_SPEED
 (1 << 9)

	)

79 
	#STE100_XCIIS_DUPLEX
 (1 << 8)

	)

80 
	#STE100_XCIIS_PAUSE
 (1 << 7)

	)

81 
	#STE100_XCIIS_ANC
 (1 << 6)

	)

82 
	#STE100_XCIIS_RFD
 (1 << 5)

	)

83 
	#STE100_XCIIS_LS
 (1 << 4)

	)

84 
	#STE100_XCIIS_ANAR
 (1 << 3)

	)

85 
	#STE100_XCIIS_PDF
 (1 << 2)

	)

86 
	#STE100_XCIIS_ANPR
 (1 << 1)

	)

87 
	#STE100_XCIIS_REF
 (1 << 0)

	)

91 
	#STE100_XCIE_ANCE
 (1 << 6)

	)

92 
	#STE100_XCIE_RFE
 (1 << 5)

	)

93 
	#STE100_XCIE_LDE
 (1 << 4)

	)

94 
	#STE100_XCIE_ANAE
 (1 << 3)

	)

95 
	#STE100_XCIE_PDFE
 (1 << 2)

	)

96 
	#STE100_XCIE_ANPE
 (1 << 1)

	)

97 
	#STE100_XCIE_REFE
 (1 << 0)

	)

101 
	#STE100_100CTR_DISRER
 (1 << 13)

	)

102 
	#STE100_100CTR_ANC
 (1 << 12)

	)

103 
	#STE100_100CTR_ENRLB
 (1 << 9)

	)

104 
	#STE100_100CTR_ENDCR
 (1 << 8)

	)

105 
	#STE100_100CTR_ENRZI
 (1 << 7)

	)

106 
	#STE100_100CTR_EN4B5B
 (1 << 6)

	)

107 
	#STE100_100CTR_ISOTX
 (1 << 5)

	)

109 
	#STE100_100CTR_CMODE_SHIFT
 2

	)

110 
	#STE100_100CTR_CMODE
 (7 << 
STE100_100CTR_CMODE_SHIFT
)

	)

111 
	#STE100_100CTR_CMODE_AN
 (0 << 
STE100_100CTR_CMODE_SHIFT
)

	)

112 
	#STE100_100CTR_CMODE_10HD
 (1 << 
STE100_100CTR_CMODE_SHIFT
)

	)

113 
	#STE100_100CTR_CMODE_100HD
 (2 << 
STE100_100CTR_CMODE_SHIFT
)

	)

114 
	#STE100_100CTR_CMODE_10FD
 (5 << 
STE100_100CTR_CMODE_SHIFT
)

	)

115 
	#STE100_100CTR_CMODE_100FD
 (6 << 
STE100_100CTR_CMODE_SHIFT
)

	)

116 
	#STE100_100CTR_CMODE_ISOLATE
 (7 << 
STE100_100CTR_CMODE_SHIFT
)

	)

118 
	#STE100_100CTR_DISMLT
 (1 << 1)

	)

119 
	#STE100_100CTR_DISCRM
 (1 << 0)

	)

123 
	#STE100_XMC_LD
 (1 << 11)

	)

124 
	#STE100_XMC_PAD_SHIFT
 3

	)

125 
	#STE100_XMC_PAD
 (31 << 
STE100_XMC_PAD_SHIFT
)

	)

127 
	#STE100_XMC_MFPSE
 (1 << 1)

	)

	@lib/libopencm3/include/libopencm3/gd32/f1x0/doc-gd32f1x0.h

	@lib/libopencm3/include/libopencm3/gd32/f1x0/flash.h

35 #i‚de‡
LIBOPENCM3_FLASH_H


36 
	#LIBOPENCM3_FLASH_H


	)

39 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_Æl.h
>

40 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_f.h
>

41 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_f01.h
>

52 
	#FLASH_ACR_LATENCY_000_024MHZ
 0

	)

53 
	#FLASH_ACR_LATENCY_024_048MHZ
 1

	)

54 
	#FLASH_ACR_LATENCY_048_072MHZ
 2

	)

55 
	#FLASH_ACR_LATENCY_0WS
 0

	)

56 
	#FLASH_ACR_LATENCY_1WS
 1

	)

57 
	#FLASH_ACR_LATENCY_2WS
 1

	)

62 
	#FLASH_SR_EOP
 (1 << 5)

	)

63 
	#FLASH_SR_WRPRTERR
 (1 << 4)

	)

64 
	#FLASH_SR_PGERR
 (1 << 2)

	)

65 
	#FLASH_SR_BSY
 (1 << 0)

	)

69 
	#FLASH_CR_OBL_LAUNCH
 (1 << 13)

	)

73 
	#FLASH_OBR_DATA1_SHIFT
 24

	)

74 
	#FLASH_OBR_DATA1
 (0xFF << 
FLASH_OBR_DATA1_SHIFT
)

	)

75 
	#FLASH_OBR_DATA0_SHIFT
 16

	)

76 
	#FLASH_OBR_DATA0
 (0xFF << 
FLASH_OBR_DATA0_SHIFT
)

	)

77 
	#FLASH_OBR_USER_SHIFT
 8

	)

78 
	#FLASH_OBR_USER
 (0xFF << 
FLASH_OBR_USER_SHIFT
)

	)

80 
	#FLASH_OBR_RDPRT
 (3 << 
FLASH_OBR_RDPRT_SHIFT
)

	)

81 
	#FLASH_OBR_RDPRT_L0
 (0 << 
FLASH_OBR_RDPRT_SHIFT
)

	)

82 
	#FLASH_OBR_RDPRT_L1
 (1 << 
FLASH_OBR_RDPRT_SHIFT
)

	)

83 
	#FLASH_OBR_RDPRT_L2
 (3 << 
FLASH_OBR_RDPRT_SHIFT
)

	)

90 
	#FLASH_RDP_L0
 ((
uöt8_t
)0xa5)

	)

91 
	#FLASH_RDP_L1
 ((
uöt8_t
)0xf0Ë

	)

92 
	#FLASH_RDP_L2
 ((
uöt8_t
)0xcc)

	)

98 
BEGIN_DECLS


100 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/gd32/f1x0/gpio.h

31 
	~<lib›ícm3/°m32/f0/gpio.h
>

	@lib/libopencm3/include/libopencm3/gd32/f1x0/memorymap.h

20 #i‚de‡
LIBOPENCM3_MEMORYMAP_H


21 
	#LIBOPENCM3_MEMORYMAP_H


	)

23 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

28 
	#FLASH_BASE
 (0x08000000U)

	)

29 
	#PERIPH_BASE
 (0x40000000U)

	)

30 
	#INFO_BASE
 (0x1ffff000U)

	)

31 
	#PERIPH_BASE_APB1
 (
PERIPH_BASE
 + 0x00000)

	)

32 
	#PERIPH_BASE_APB2
 (
PERIPH_BASE
 + 0x10000)

	)

33 
	#PERIPH_BASE_AHB1
 (
PERIPH_BASE
 + 0x20000)

	)

34 
	#PERIPH_BASE_AHB2
 (
PERIPH_BASE
 + 0x8000000)

	)

39 
	#TIM2_BASE
 (
PERIPH_BASE_APB1
 + 0x0000)

	)

40 
	#TIM3_BASE
 (
PERIPH_BASE_APB1
 + 0x0400)

	)

41 
	#TIM6_BASE
 (
PERIPH_BASE_APB1
 + 0x1000)

	)

42 
	#TIM14_BASE
 (
PERIPH_BASE_APB1
 + 0x2000)

	)

44 
	#RTC_BASE
 (
PERIPH_BASE_APB1
 + 0x2800)

	)

45 
	#WWDG_BASE
 (
PERIPH_BASE_APB1
 + 0x2c00)

	)

46 
	#IWDG_BASE
 (
PERIPH_BASE_APB1
 + 0x3000)

	)

48 
	#SPI2_BASE
 (
PERIPH_BASE_APB1
 + 0x3800)

	)

50 
	#USART2_BASE
 (
PERIPH_BASE_APB1
 + 0x4400)

	)

51 
	#I2C1_BASE
 (
PERIPH_BASE_APB1
 + 0x5400)

	)

52 
	#I2C2_BASE
 (
PERIPH_BASE_APB1
 + 0x5800)

	)

54 
	#USB_DEV_FS_BASE
 (
PERIPH_BASE_APB1
 + 0x5c00)

	)

55 
	#USB_PMA_BASE
 (
PERIPH_BASE_APB1
 + 0x6000)

	)

56 
	#USB_SRAM_BASE
 (
PERIPH_BASE_APB1
 + 0x6000)

	)

58 
	#BACKUP_REGS_BASE
 (
RTC_BASE
 + 0x50)

	)

59 
	#POWER_CONTROL_BASE
 (
PERIPH_BASE_APB1
 + 0x7000)

	)

60 
	#DAC_BASE
 (
PERIPH_BASE_APB1
 + 0x7400)

	)

61 
	#CEC_BASE
 (
PERIPH_BASE_APB1
 + 0x7800)

	)

65 
	#SYSCFG_COMP_BASE
 (
PERIPH_BASE_APB2
 + 0x0000)

	)

66 
	#EXTI_BASE
 (
PERIPH_BASE_APB2
 + 0x0400)

	)

68 
	#ADC1_BASE
 (
PERIPH_BASE_APB2
 + 0x2400)

	)

70 
	#TIM1_BASE
 (
PERIPH_BASE_APB2
 + 0x2c00)

	)

71 
	#SPI1_BASE
 (
PERIPH_BASE_APB2
 + 0x3000)

	)

73 
	#USART1_BASE
 (
PERIPH_BASE_APB2
 + 0x3800)

	)

75 
	#TIM15_BASE
 (
PERIPH_BASE_APB2
 + 0x4000)

	)

76 
	#TIM16_BASE
 (
PERIPH_BASE_APB2
 + 0x4400)

	)

77 
	#TIM17_BASE
 (
PERIPH_BASE_APB2
 + 0x4800)

	)

83 
	#DMA1_BASE
 (
PERIPH_BASE_AHB1
 + 0x00000)

	)

85 
	#RCC_BASE
 (
PERIPH_BASE_AHB1
 + 0x01000)

	)

87 
	#FLASH_MEM_INTERFACE_BASE
 (
PERIPH_BASE_AHB1
 + 0x02000)

	)

88 
	#CRC_BASE
 (
PERIPH_BASE_AHB1
 + 0x03000)

	)

89 
	#TSC_BASE
 (
PERIPH_BASE_AHB1
 + 0x03000)

	)

94 
	#GPIO_PORT_A_BASE
 (
PERIPH_BASE_AHB2
 + 0x0000)

	)

95 
	#GPIO_PORT_B_BASE
 (
PERIPH_BASE_AHB2
 + 0x0400)

	)

96 
	#GPIO_PORT_C_BASE
 (
PERIPH_BASE_AHB2
 + 0x0800)

	)

97 
	#GPIO_PORT_D_BASE
 (
PERIPH_BASE_AHB2
 + 0x0c00)

	)

98 
	#GPIO_PORT_F_BASE
 (
PERIPH_BASE_AHB2
 + 0x1400)

	)

101 
	#DESIG_FLASH_SIZE_BASE
 (
INFO_BASE
 + 0x7e0)

	)

102 
	#DESIG_UNIQUE_ID_BASE
 (
INFO_BASE
 + 0x7ac)

	)

104 
	#DESIG_UNIQUE_ID0
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
)

	)

105 
	#DESIG_UNIQUE_ID1
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
 + 4)

	)

106 
	#DESIG_UNIQUE_ID2
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
 + 8)

	)

	@lib/libopencm3/include/libopencm3/gd32/f1x0/rcc.h

41 #i‚de‡
LIBOPENCM3_RCC_H


42 
	#LIBOPENCM3_RCC_H


	)

46 
	#RCC_CR
 
	`MMIO32
(
RCC_BASE
 + 0x00)

	)

47 
	#RCC_CFGR
 
	`MMIO32
(
RCC_BASE
 + 0x04)

	)

48 
	#RCC_CIR
 
	`MMIO32
(
RCC_BASE
 + 0x08)

	)

49 
	#RCC_APB2RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x0c)

	)

50 
	#RCC_APB1RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x10)

	)

51 
	#RCC_AHBENR
 
	`MMIO32
(
RCC_BASE
 + 0x14)

	)

52 
	#RCC_APB2ENR
 
	`MMIO32
(
RCC_BASE
 + 0x18)

	)

53 
	#RCC_APB1ENR
 
	`MMIO32
(
RCC_BASE
 + 0x1c)

	)

54 
	#RCC_BDCR
 
	`MMIO32
(
RCC_BASE
 + 0x20)

	)

55 
	#RCC_CSR
 
	`MMIO32
(
RCC_BASE
 + 0x24)

	)

56 
	#RCC_AHBRSTR
 
	`MMIO32
(
RCC_BASE
 + 0x28)

	)

57 
	#RCC_CFGR2
 
	`MMIO32
(
RCC_BASE
 + 0x2c)

	)

58 
	#RCC_CFGR3
 
	`MMIO32
(
RCC_BASE
 + 0x30)

	)

59 
	#RCC_CR2
 
	`MMIO32
(
RCC_BASE
 + 0x34)

	)

64 
	#RCC_CR_PLLRDY
 (1 << 25)

	)

65 
	#RCC_CR_PLLON
 (1 << 24)

	)

66 
	#RCC_CR_CSSON
 (1 << 19)

	)

67 
	#RCC_CR_HSEBYP
 (1 << 18)

	)

68 
	#RCC_CR_HSERDY
 (1 << 17)

	)

69 
	#RCC_CR_HSEON
 (1 << 16)

	)

72 
	#RCC_CR_HSIRDY
 (1 << 1)

	)

73 
	#RCC_CR_HSION
 (1 << 0)

	)

77 
	#RCC_CFGR_PLLNODIV
 (1 << 31)

	)

79 
	#RCC_CFGR_MCOPRE_SHIFT
 28

	)

80 
	#RCC_CFGR_MCOPRE
 (7 << 
RCC_CFGR_MCOPRE_SHIFT
)

	)

81 
	#RCC_CFGR_MCOPRE_DIV1
 (0 << 
RCC_CFGR_MCOPRE_SHIFT
)

	)

82 
	#RCC_CFGR_MCOPRE_DIV2
 (1 << 
RCC_CFGR_MCOPRE_SHIFT
)

	)

83 
	#RCC_CFGR_MCOPRE_DIV4
 (2 << 
RCC_CFGR_MCOPRE_SHIFT
)

	)

84 
	#RCC_CFGR_MCOPRE_DIV8
 (3 << 
RCC_CFGR_MCOPRE_SHIFT
)

	)

85 
	#RCC_CFGR_MCOPRE_DIV16
 (4 << 
RCC_CFGR_MCOPRE_SHIFT
)

	)

86 
	#RCC_CFGR_MCOPRE_DIV32
 (5 << 
RCC_CFGR_MCOPRE_SHIFT
)

	)

87 
	#RCC_CFGR_MCOPRE_DIV64
 (6 << 
RCC_CFGR_MCOPRE_SHIFT
)

	)

88 
	#RCC_CFGR_MCOPRE_DIV128
 (7 << 
RCC_CFGR_MCOPRE_SHIFT
)

	)

90 
	#RCC_CFGR_PLLMUL_4_SHIFT
 27

	)

91 
	#RCC_CFGR_PLLMUL_4
 (1 << 
RCC_CFGR_PLLMUL_4_SHIFT
)

	)

93 
	#RCC_CFGR_MCO_SHIFT
 24

	)

94 
	#RCC_CFGR_MCO_MASK
 0x7

	)

95 
	#RCC_CFGR_MCO_NOCLK
 0

	)

96 
	#RCC_CFGR_MCO_HSI14
 1

	)

97 
	#RCC_CFGR_MCO_LSI
 2

	)

98 
	#RCC_CFGR_MCO_LSE
 3

	)

99 
	#RCC_CFGR_MCO_SYSCLK
 4

	)

100 
	#RCC_CFGR_MCO_HSI
 5

	)

101 
	#RCC_CFGR_MCO_HSE
 6

	)

102 
	#RCC_CFGR_MCO_PLL
 7

	)

104 
	#RCC_CFGR_USBPRE_SHIFT
 22

	)

105 
	#RCC_CFGR_USBPRE
 (3 << 
RCC_CFGR_USBPRE_SHIFT
)

	)

107 
	#RCC_CFGR_PLLMUL_0_3_SHIFT
 18

	)

108 
	#RCC_CFGR_PLLMUL_0_3
 (0xF << 
RCC_CFGR_PLLMUL_0_3_SHIFT
)

	)

110 
	#RCC_CFGR_PLLXTPRE
 (1 << 17)

	)

111 
	#RCC_CFGR_PLLSRC
 (1 << 16)

	)

113 
	#RCC_CFGR_ADCPRE_SHIFT
 14

	)

114 
	#RCC_CFGR_ADCPRE
 (3 << 
RCC_CFGR_ADCPRE_SHIFT
)

	)

116 
	#RCC_CFGR_PPRE2_SHIFT
 11

	)

117 
	#RCC_CFGR_PPRE2
 (7 << 
RCC_CFGR_PPRE2_SHIFT
)

	)

119 
	#RCC_CFGR_PPRE1_SHIFT
 8

	)

120 
	#RCC_CFGR_PPRE1
 (7 << 
RCC_CFGR_PPRE1_SHIFT
)

	)

122 
	#RCC_CFGR_HPRE_SHIFT
 4

	)

123 
	#RCC_CFGR_HPRE
 (0xF << 
RCC_CFGR_HPRE_SHIFT
)

	)

125 
	#RCC_CFGR_SWS_SHIFT
 2

	)

126 
	#RCC_CFGR_SWS
 (3 << 
RCC_CFGR_SWS_SHIFT
)

	)

128 
	#RCC_CFGR_SW_SHIFT
 0

	)

129 
	#RCC_CFGR_SW
 (3 << 
RCC_CFGR_SW_SHIFT
)

	)

134 
	#RCC_CFGR_USBPRE_PLL_CLK_DIV1_5
 0x0

	)

135 
	#RCC_CFGR_USBPRE_PLL_CLK_NODIV
 0x1

	)

136 
	#RCC_CFGR_USBPRE_PLL_CLK_DIV2_5
 0x2

	)

137 
	#RCC_CFGR_USBPRE_PLL_CLK_DIV2
 0x3

	)

143 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL2
 0x0

	)

144 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL3
 0x1

	)

145 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL4
 0x2

	)

146 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL5
 0x3

	)

147 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL6
 0x4

	)

148 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL7
 0x5

	)

149 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL8
 0x6

	)

150 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL9
 0x7

	)

151 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL10
 0x8

	)

152 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL11
 0x9

	)

153 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL12
 0xa

	)

154 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL13
 0xb

	)

155 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL14
 0xc

	)

156 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL15
 0xd

	)

157 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL16
 0xe

	)

163 
	#RCC_CFGR_PLLXTPRE_HSE_CLK
 0x0

	)

164 
	#RCC_CFGR_PLLXTPRE_HSE_CLK_DIV2
 0x1

	)

170 
	#RCC_CFGR_PLLSRC_HSI_CLK_DIV2
 0x0

	)

171 
	#RCC_CFGR_PLLSRC_HSE_CLK
 0x1

	)

177 
	#RCC_CFGR_ADCPRE_PCLK2_DIV2
 0x0

	)

178 
	#RCC_CFGR_ADCPRE_PCLK2_DIV4
 0x1

	)

179 
	#RCC_CFGR_ADCPRE_PCLK2_DIV6
 0x2

	)

180 
	#RCC_CFGR_ADCPRE_PCLK2_DIV8
 0x3

	)

186 
	#RCC_CFGR_PPRE2_HCLK_NODIV
 0x0

	)

187 
	#RCC_CFGR_PPRE2_HCLK_DIV2
 0x4

	)

188 
	#RCC_CFGR_PPRE2_HCLK_DIV4
 0x5

	)

189 
	#RCC_CFGR_PPRE2_HCLK_DIV8
 0x6

	)

190 
	#RCC_CFGR_PPRE2_HCLK_DIV16
 0x7

	)

196 
	#RCC_CFGR_PPRE1_HCLK_NODIV
 0x0

	)

197 
	#RCC_CFGR_PPRE1_HCLK_DIV2
 0x4

	)

198 
	#RCC_CFGR_PPRE1_HCLK_DIV4
 0x5

	)

199 
	#RCC_CFGR_PPRE1_HCLK_DIV8
 0x6

	)

200 
	#RCC_CFGR_PPRE1_HCLK_DIV16
 0x7

	)

206 
	#RCC_CFGR_HPRE_SYSCLK_NODIV
 0x0

	)

207 
	#RCC_CFGR_HPRE_SYSCLK_DIV2
 0x8

	)

208 
	#RCC_CFGR_HPRE_SYSCLK_DIV4
 0x9

	)

209 
	#RCC_CFGR_HPRE_SYSCLK_DIV8
 0xa

	)

210 
	#RCC_CFGR_HPRE_SYSCLK_DIV16
 0xb

	)

211 
	#RCC_CFGR_HPRE_SYSCLK_DIV64
 0xc

	)

212 
	#RCC_CFGR_HPRE_SYSCLK_DIV128
 0xd

	)

213 
	#RCC_CFGR_HPRE_SYSCLK_DIV256
 0xe

	)

214 
	#RCC_CFGR_HPRE_SYSCLK_DIV512
 0xf

	)

218 
	#RCC_CFGR_SWS_SYSCLKSEL_HSICLK
 0x0

	)

219 
	#RCC_CFGR_SWS_SYSCLKSEL_HSECLK
 0x1

	)

220 
	#RCC_CFGR_SWS_SYSCLKSEL_PLLCLK
 0x2

	)

225 
	#RCC_CFGR_SW_SYSCLKSEL_HSICLK
 0x0

	)

226 
	#RCC_CFGR_SW_SYSCLKSEL_HSECLK
 0x1

	)

227 
	#RCC_CFGR_SW_SYSCLKSEL_PLLCLK
 0x2

	)

233 
	#RCC_CIR_CSSC
 (1 << 23)

	)

236 
	#RCC_CIR_HSI14RDYC
 (1 << 21)

	)

237 
	#RCC_CIR_PLLRDYC
 (1 << 20)

	)

238 
	#RCC_CIR_HSERDYC
 (1 << 19)

	)

239 
	#RCC_CIR_HSIRDYC
 (1 << 18)

	)

240 
	#RCC_CIR_LSERDYC
 (1 << 17)

	)

241 
	#RCC_CIR_LSIRDYC
 (1 << 16)

	)

244 
	#RCC_CIR_HSI14RDYIE
 (1 << 13)

	)

245 
	#RCC_CIR_PLLRDYIE
 (1 << 12)

	)

246 
	#RCC_CIR_HSERDYIE
 (1 << 11)

	)

247 
	#RCC_CIR_HSIRDYIE
 (1 << 10)

	)

248 
	#RCC_CIR_LSERDYIE
 (1 << 9)

	)

249 
	#RCC_CIR_LSIRDYIE
 (1 << 8)

	)

252 
	#RCC_CIR_CSSF
 (1 << 7)

	)

255 
	#RCC_CIR_HSI14RDYF
 (1 << 5)

	)

256 
	#RCC_CIR_PLLRDYF
 (1 << 4)

	)

257 
	#RCC_CIR_HSERDYF
 (1 << 3)

	)

258 
	#RCC_CIR_HSIRDYF
 (1 << 2)

	)

259 
	#RCC_CIR_LSERDYF
 (1 << 1)

	)

260 
	#RCC_CIR_LSIRDYF
 (1 << 0)

	)

264 
	#RCC_APB2RSTR_TIM17RST
 (1 << 18)

	)

265 
	#RCC_APB2RSTR_TIM16RST
 (1 << 17)

	)

266 
	#RCC_APB2RSTR_TIM15RST
 (1 << 16)

	)

267 
	#RCC_APB2RSTR_USART1RST
 (1 << 14)

	)

268 
	#RCC_APB2RSTR_SPI1RST
 (1 << 12)

	)

269 
	#RCC_APB2RSTR_TIM1RST
 (1 << 11)

	)

270 
	#RCC_APB2RSTR_ADCRST
 (1 << 9)

	)

271 
	#RCC_APB2RSTR_SYSCFGRST
 (1 << 0)

	)

276 
	#RCC_APB1RSTR_CECRST
 (1 << 30)

	)

277 
	#RCC_APB1RSTR_DACRST
 (1 << 29)

	)

278 
	#RCC_APB1RSTR_PWRRST
 (1 << 28)

	)

279 
	#RCC_APB1RSTR_USBRST
 (1 << 23)

	)

280 
	#RCC_APB1RSTR_I2C2RST
 (1 << 22)

	)

281 
	#RCC_APB1RSTR_I2C1RST
 (1 << 21)

	)

282 
	#RCC_APB1RSTR_USART2RST
 (1 << 17)

	)

283 
	#RCC_APB1RSTR_SPI3RST
 (1 << 15)

	)

284 
	#RCC_APB1RSTR_SPI2RST
 (1 << 14)

	)

285 
	#RCC_APB1RSTR_WWDGRST
 (1 << 11)

	)

286 
	#RCC_APB1RSTR_TIM14RST
 (1 << 8)

	)

287 
	#RCC_APB1RSTR_TIM6RST
 (1 << 4)

	)

288 
	#RCC_APB1RSTR_TIM3RST
 (1 << 1)

	)

289 
	#RCC_APB1RSTR_TIM2RST
 (1 << 0)

	)

294 
	#RCC_AHBENR_TSCEN
 (1 << 24)

	)

295 
	#RCC_AHBENR_GPIOFEN
 (1 << 22)

	)

296 
	#RCC_AHBENR_GPIOEEN
 (1 << 21)

	)

297 
	#RCC_AHBENR_GPIODEN
 (1 << 20)

	)

298 
	#RCC_AHBENR_GPIOCEN
 (1 << 19)

	)

299 
	#RCC_AHBENR_GPIOBEN
 (1 << 18)

	)

300 
	#RCC_AHBENR_GPIOAEN
 (1 << 17)

	)

301 
	#RCC_AHBENR_CRCEN
 (1 << 6)

	)

302 
	#RCC_AHBENR_FLTFEN
 (1 << 4)

	)

303 
	#RCC_AHBENR_SRAMEN
 (1 << 2)

	)

304 
	#RCC_AHBENR_DMAEN
 (1 << 0)

	)

309 
	#RCC_APB2ENR_TIM17EN
 (1 << 18)

	)

310 
	#RCC_APB2ENR_TIM16EN
 (1 << 17)

	)

311 
	#RCC_APB2ENR_TIM15EN
 (1 << 16)

	)

312 
	#RCC_APB2ENR_USART1EN
 (1 << 14)

	)

313 
	#RCC_APB2ENR_SPI1EN
 (1 << 12)

	)

314 
	#RCC_APB2ENR_TIM1EN
 (1 << 11)

	)

315 
	#RCC_APB2ENR_ADCEN
 (1 << 9)

	)

316 
	#RCC_APB2ENR_SYSCFGCOMPEN
 (1 << 0)

	)

321 
	#RCC_APB1ENR_CECEN
 (1 << 30)

	)

322 
	#RCC_APB1ENR_DACEN
 (1 << 29)

	)

323 
	#RCC_APB1ENR_PWREN
 (1 << 28)

	)

324 
	#RCC_APB1ENR_USBEN
 (1 << 23)

	)

325 
	#RCC_APB1ENR_I2C2EN
 (1 << 22)

	)

326 
	#RCC_APB1ENR_I2C1EN
 (1 << 21)

	)

327 
	#RCC_APB1ENR_USART2EN
 (1 << 17)

	)

328 
	#RCC_APB1ENR_SPI3EN
 (1 << 15)

	)

329 
	#RCC_APB1ENR_SPI2EN
 (1 << 14)

	)

330 
	#RCC_APB1ENR_WWDGEN
 (1 << 11)

	)

331 
	#RCC_APB1ENR_TIM14EN
 (1 << 8)

	)

332 
	#RCC_APB1ENR_TIM6EN
 (1 << 4)

	)

333 
	#RCC_APB1ENR_TIM3EN
 (1 << 1)

	)

334 
	#RCC_APB1ENR_TIM2EN
 (1 << 0)

	)

339 
	#RCC_BDCR_BDRST
 (1 << 16)

	)

340 
	#RCC_BDCR_RTCEN
 (1 << 15)

	)

342 
	#RCC_BDCR_LSEBYP
 (1 << 2)

	)

343 
	#RCC_BDCR_LSERDY
 (1 << 1)

	)

344 
	#RCC_BDCR_LSEON
 (1 << 0)

	)

348 
	#RCC_CSR_LPWRRSTF
 (1 << 31)

	)

349 
	#RCC_CSR_WWDGRSTF
 (1 << 30)

	)

350 
	#RCC_CSR_IWDGRSTF
 (1 << 29)

	)

351 
	#RCC_CSR_SFTRSTF
 (1 << 28)

	)

352 
	#RCC_CSR_PORRSTF
 (1 << 27)

	)

353 
	#RCC_CSR_PINRSTF
 (1 << 26)

	)

354 
	#RCC_CSR_RMVF
 (1 << 24)

	)

355 
	#RCC_CSR_LSIRDY
 (1 << 1)

	)

356 
	#RCC_CSR_LSION
 (1 << 0)

	)

360 
	#RCC_AHBRSTR_ETHMACRST
 (1 << 14)

	)

361 
	#RCC_AHBRSTR_OTGFSRST
 (1 << 12)

	)

366 
	#RCC_CFGR2_PREDIV
 0xf

	)

367 
	#RCC_CFGR2_PREDIV_NODIV
 0x0

	)

368 
	#RCC_CFGR2_PREDIV_DIV2
 0x1

	)

369 
	#RCC_CFGR2_PREDIV_DIV3
 0x2

	)

370 
	#RCC_CFGR2_PREDIV_DIV4
 0x3

	)

371 
	#RCC_CFGR2_PREDIV_DIV5
 0x4

	)

372 
	#RCC_CFGR2_PREDIV_DIV6
 0x5

	)

373 
	#RCC_CFGR2_PREDIV_DIV7
 0x6

	)

374 
	#RCC_CFGR2_PREDIV_DIV8
 0x7

	)

375 
	#RCC_CFGR2_PREDIV_DIV9
 0x8

	)

376 
	#RCC_CFGR2_PREDIV_DIV10
 0x9

	)

377 
	#RCC_CFGR2_PREDIV_DIV11
 0xa

	)

378 
	#RCC_CFGR2_PREDIV_DIV12
 0xb

	)

379 
	#RCC_CFGR2_PREDIV_DIV13
 0xc

	)

380 
	#RCC_CFGR2_PREDIV_DIV14
 0xd

	)

381 
	#RCC_CFGR2_PREDIV_DIV15
 0xe

	)

382 
	#RCC_CFGR2_PREDIV_DIV16
 0xf

	)

386 
	#RCC_CFGR3_USART2SW_SHIFT
 16

	)

387 
	#RCC_CFGR3_USART2SW
 (3 << 
RCC_CFGR3_USART2SW_SHIFT
)

	)

388 
	#RCC_CFGR3_USART2SW_PCLK
 (0 << 
RCC_CFGR3_USART2SW_SHIFT
)

	)

389 
	#RCC_CFGR3_USART2SW_SYSCLK
 (1 << 
RCC_CFGR3_USART2SW_SHIFT
)

	)

390 
	#RCC_CFGR3_USART2SW_LSE
 (2 << 
RCC_CFGR3_USART2SW_SHIFT
)

	)

391 
	#RCC_CFGR3_USART2SW_HSI
 (3 << 
RCC_CFGR3_USART2SW_SHIFT
)

	)

393 
	#RCC_CFGR3_ADCSW
 (1 << 8)

	)

394 
	#RCC_CFGR3_CECSW
 (1 << 6)

	)

397 
uöt32_t
 
rcc_ahb_‰equícy
;

398 
uöt32_t
 
rcc_≠b1_‰equícy
;

399 
uöt32_t
 
rcc_≠b2_‰equícy
;

403 
	ercc_˛ock_hsi
 {

404 
	mRCC_CLOCK_HSI_48MHZ
,

405 
	mRCC_CLOCK_HSI_64MHZ
,

406 
	mRCC_CLOCK_HSI_END


409 
	ercc_˛ock_h£8
 {

410 
	mRCC_CLOCK_HSE8_72MHZ
,

411 
	mRCC_CLOCK_HSE8_END


414 
	srcc_˛ock_sˇÀ
 {

415 
uöt8_t
 
	m∂lmul
;

416 
uöt8_t
 
	mh¥e
;

417 
uöt8_t
 
	mµª1
;

418 
uöt8_t
 
	mµª2
;

419 
uöt8_t
 
	mad˝ª
;

420 
uöt8_t
 
	musb¥e
;

421 
boﬁ
 
	mu£_h£
;

422 
uöt8_t
 
	m∂l_h£_¥ediv
;

423 
uöt32_t
 
	mahb_‰equícy
;

424 
uöt32_t
 
	m≠b1_‰equícy
;

425 
uöt32_t
 
	m≠b2_‰equícy
;

428 c⁄° 
rcc_˛ock_sˇÀ
 
rcc_hsi_c⁄figs
[
RCC_CLOCK_HSI_END
];

429 c⁄° 
rcc_˛ock_sˇÀ
 
rcc_h£8_c⁄figs
[
RCC_CLOCK_HSE8_END
];

431 
	ercc_osc
 {

432 
	mRCC_PLL
, 
	mRCC_HSE
, 
	mRCC_HSI
, 
	mRCC_LSE
, 
	mRCC_LSI


435 
	#_REG_BIT
(
ba£
, 
bô
Ë(((ba£Ë<< 5Ë+ (bô))

	)

441 
	ercc_≥rùh_˛kí
 {

444 
	mRCC_DMA
 = 
_REG_BIT
(0x14, 0),

445 
	mRCC_SRAM
 = 
_REG_BIT
(0x14, 2),

446 
	mRCC_FLTF
 = 
_REG_BIT
(0x14, 4),

447 
	mRCC_CRC
 = 
_REG_BIT
(0x14, 6),

448 
	mRCC_GPIOA
 = 
_REG_BIT
(0x14, 17),

449 
	mRCC_GPIOB
 = 
_REG_BIT
(0x14, 18),

450 
	mRCC_GPIOC
 = 
_REG_BIT
(0x14, 19),

451 
	mRCC_GPIOD
 = 
_REG_BIT
(0x14, 20),

452 
	mRCC_GPIOF
 = 
_REG_BIT
(0x14, 22),

453 
	mRCC_TSC
 = 
_REG_BIT
(0x14, 24),

456 
	mRCC_SYSCFG_COMP
 = 
_REG_BIT
(0x18, 0),

457 
	mRCC_ADC
 = 
_REG_BIT
(0x18, 9),

458 
	mRCC_TIM1
 = 
_REG_BIT
(0x18, 11),

459 
	mRCC_SPI1
 = 
_REG_BIT
(0x18, 12),

460 
	mRCC_USART1
 = 
_REG_BIT
(0x18, 14),

461 
	mRCC_TIM15
 = 
_REG_BIT
(0x18, 16),

462 
	mRCC_TIM16
 = 
_REG_BIT
(0x18, 17),

463 
	mRCC_TIM17
 = 
_REG_BIT
(0x18, 18),

466 
	mRCC_TIM2
 = 
_REG_BIT
(0x1C, 0),

467 
	mRCC_TIM3
 = 
_REG_BIT
(0x1C, 1),

468 
	mRCC_TIM6
 = 
_REG_BIT
(0x1C, 4),

469 
	mRCC_TIM14
 = 
_REG_BIT
(0x1C, 8),

470 
	mRCC_WWDG
 = 
_REG_BIT
(0x1C, 11),

471 
	mRCC_SPI2
 = 
_REG_BIT
(0x1C, 14),

472 
	mRCC_SPI3
 = 
_REG_BIT
(0x1C, 15),

473 
	mRCC_USART2
 = 
_REG_BIT
(0x1C, 17),

474 
	mRCC_I2C1
 = 
_REG_BIT
(0x1C, 21),

475 
	mRCC_I2C2
 = 
_REG_BIT
(0x1C, 22),

476 
	mRCC_USB
 = 
_REG_BIT
(0x1C, 23),

477 
	mRCC_PWR
 = 
_REG_BIT
(0x1C, 28),

478 
	mRCC_DAC
 = 
_REG_BIT
(0x1C, 29),

479 
	mRCC_CEC
 = 
_REG_BIT
(0x1C, 30),

482 
	ercc_≥rùh_r°
 {

485 
	mRST_BACKUPDOMAIN
 = 
_REG_BIT
(0x20, 16),

488 
	mRST_GPIOA
 = 
_REG_BIT
(0x28, 17),

489 
	mRST_GPIOB
 = 
_REG_BIT
(0x28, 18),

490 
	mRST_GPIOC
 = 
_REG_BIT
(0x28, 19),

491 
	mRST_GPIOD
 = 
_REG_BIT
(0x28, 20),

492 
	mRST_GPIOE
 = 
_REG_BIT
(0x28, 21),

493 
	mRST_GPIOF
 = 
_REG_BIT
(0x28, 22),

494 
	mRST_TSC
 = 
_REG_BIT
(0x28, 24),

497 
	mRST_SYSCFG
 = 
_REG_BIT
(0x0C, 0),

498 
	mRST_ADC
 = 
_REG_BIT
(0x0C, 9),

499 
	mRST_TIM1
 = 
_REG_BIT
(0x0C, 11),

500 
	mRST_SPI1
 = 
_REG_BIT
(0x0C, 12),

501 
	mRST_USART1
 = 
_REG_BIT
(0x0C, 14),

502 
	mRST_TIM15
 = 
_REG_BIT
(0x0C, 16),

503 
	mRST_TIM16
 = 
_REG_BIT
(0x0C, 17),

504 
	mRST_TIM17
 = 
_REG_BIT
(0x0C, 18),

507 
	mRST_TIM2
 = 
_REG_BIT
(0x10, 0),

508 
	mRST_TIM3
 = 
_REG_BIT
(0x10, 1),

509 
	mRST_TIM6
 = 
_REG_BIT
(0x10, 4),

510 
	mRST_TIM14
 = 
_REG_BIT
(0x10, 8),

511 
	mRST_WWDG
 = 
_REG_BIT
(0x10, 11),

512 
	mRST_SPI2
 = 
_REG_BIT
(0x10, 14),

513 
	mRST_SPI3
 = 
_REG_BIT
(0x10, 15),

514 
	mRST_USART2
 = 
_REG_BIT
(0x10, 17),

515 
	mRST_I2C1
 = 
_REG_BIT
(0x10, 21),

516 
	mRST_I2C2
 = 
_REG_BIT
(0x10, 22),

517 
	mRST_USB
 = 
_REG_BIT
(0x10, 23),

518 
	mRST_PWR
 = 
_REG_BIT
(0x10, 28),

519 
	mRST_DAC
 = 
_REG_BIT
(0x10, 29),

520 
	mRST_CEC
 = 
_REG_BIT
(0x10, 30),

523 
	~<lib›ícm3/°m32/comm⁄/rcc_comm⁄_Æl.h
>

525 
BEGIN_DECLS


527 
rcc_osc_ªady_öt_˛ór
(
rcc_osc
 
osc
);

528 
rcc_osc_ªady_öt_íabÀ
(
rcc_osc
 
osc
);

529 
rcc_osc_ªady_öt_dißbÀ
(
rcc_osc
 
osc
);

530 
rcc_osc_ªady_öt_Êag
(
rcc_osc
 
osc
);

531 
rcc_css_öt_˛ór
();

532 
rcc_css_öt_Êag
();

533 
rcc_osc_⁄
(
rcc_osc
 
osc
);

534 
rcc_osc_off
(
rcc_osc
 
osc
);

535 
rcc_css_íabÀ
();

536 
rcc_css_dißbÀ
();

537 
rcc_£t_sys˛k_sour˚
(
uöt32_t
 
˛k
);

538 
rcc_£t_∂l_mu…ùliˇti⁄_Á˘‹
(
uöt32_t
 
mul
);

539 
rcc_£t_∂l_sour˚
(
uöt32_t
 
∂l§c
);

540 
rcc_£t_∂lxçª
(
uöt32_t
 
∂lxçª
);

541 
uöt32_t
 
rcc_πc_˛ock_íabÀd_Êag
();

542 
rcc_íabÀ_πc_˛ock
();

543 
rcc_£t_πc_˛ock_sour˚
(
rcc_osc
 
˛ock_sour˚
);

544 
rcc_£t_ad˝ª
(
uöt32_t
 
ad˝ª
);

545 
rcc_£t_µª2
(
uöt32_t
 
µª1
);

546 
rcc_£t_µª1
(
uöt32_t
 
µª1
);

547 
rcc_£t_h¥e
(
uöt32_t
 
h¥e
);

548 
rcc_£t_usb¥e
(
uöt32_t
 
usb¥e
);

549 
rcc_£t_¥ediv
(
uöt32_t
 
¥ediv
);

550 
uöt32_t
 
rcc_sy°em_˛ock_sour˚
();

551 
rcc_˛ock_£tup_∂l
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
);

552 
rcc_backupdomaö_ª£t
();

554 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/gd32/flash.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/gd32/mem‹ym≠.h
>

23 #i‡
deföed
(
GD32F1X0
)

24 
	~<lib›ícm3/gd32/f1x0/Êash.h
>

	@lib/libopencm3/include/libopencm3/gd32/gpio.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/gd32/mem‹ym≠.h
>

23 #i‡
deföed
(
GD32F1X0
)

24 
	~<lib›ícm3/gd32/f1x0/gpio.h
>

	@lib/libopencm3/include/libopencm3/gd32/memorymap.h

20 #i‚de‡
LIBOPENCM3_MEMORYMAP_COMMON_H


21 
	#LIBOPENCM3_MEMORYMAP_COMMON_H


	)

23 #i‡
deföed
(
GD32F1X0
)

24 
	~<lib›ícm3/gd32/f1x0/mem‹ym≠.h
>

	@lib/libopencm3/include/libopencm3/gd32/rcc.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/gd32/mem‹ym≠.h
>

23 #i‡
deföed
(
GD32F1X0
)

24 
	~<lib›ícm3/gd32/f1x0/rcc.h
>

	@lib/libopencm3/include/libopencm3/lm3s/doc-lm3s.h

	@lib/libopencm3/include/libopencm3/lm3s/gpio.h

35 #i‚de‡
LM3S_GPIO_H


36 
	#LM3S_GPIO_H


	)

40 
	~<lib›ícm3/cm3/comm⁄.h
>

41 
	~<lib›ícm3/lm3s/mem‹ym≠.h
>

46 
	#GPIOA
 
GPIOA_APB_BASE


	)

47 
	#GPIOB
 
GPIOB_APB_BASE


	)

48 
	#GPIOC
 
GPIOC_APB_BASE


	)

49 
	#GPIOD
 
GPIOD_APB_BASE


	)

50 
	#GPIOE
 
GPIOE_APB_BASE


	)

51 
	#GPIOF
 
GPIOF_APB_BASE


	)

52 
	#GPIOG
 
GPIOG_APB_BASE


	)

53 
	#GPIOH
 
GPIOH_APB_BASE


	)

56 
	#GPIO0
 (1 << 0)

	)

57 
	#GPIO1
 (1 << 1)

	)

58 
	#GPIO2
 (1 << 2)

	)

59 
	#GPIO3
 (1 << 3)

	)

60 
	#GPIO4
 (1 << 4)

	)

61 
	#GPIO5
 (1 << 5)

	)

62 
	#GPIO6
 (1 << 6)

	)

63 
	#GPIO7
 (1 << 7)

	)

67 
	#GPIO_DATA
(
p‹t
Ë(&
	`MMIO32
(’‹tË+ 0x000))

	)

68 
	#GPIO_DIR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x400)

	)

69 
	#GPIO_IS
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x404)

	)

70 
	#GPIO_IBE
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x408)

	)

71 
	#GPIO_IEV
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x40c)

	)

72 
	#GPIO_IM
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x410)

	)

73 
	#GPIO_RIS
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x414)

	)

74 
	#GPIO_MIS
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x418)

	)

75 
	#GPIO_ICR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x41c)

	)

76 
	#GPIO_AFSEL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x420)

	)

77 
	#GPIO_DR2R
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x500)

	)

78 
	#GPIO_DR4R
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x504)

	)

79 
	#GPIO_DR8R
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x508)

	)

80 
	#GPIO_ODR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x50c)

	)

81 
	#GPIO_PUR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x510)

	)

82 
	#GPIO_PDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x514)

	)

83 
	#GPIO_SLR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x518)

	)

84 
	#GPIO_DEN
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x51c)

	)

85 
	#GPIO_LOCK
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x520)

	)

86 
	#GPIO_CR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x524)

	)

87 
	#GPIO_AMSEL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x528)

	)

89 
BEGIN_DECLS


91 
gpio_£t
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
);

92 
gpio_˛ór
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
);

94 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/lm3s/memorymap.h

20 #i‚de‡
LM3S_MEMORYMAP_H


21 
	#LM3S_MEMORYMAP_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

27 
	#GPIOA_APB_BASE
 (0x40004000U)

	)

28 
	#GPIOB_APB_BASE
 (0x40005000U)

	)

29 
	#GPIOC_APB_BASE
 (0x40006000U)

	)

30 
	#GPIOD_APB_BASE
 (0x40007000U)

	)

31 
	#GPIOE_APB_BASE
 (0x40024000U)

	)

32 
	#GPIOF_APB_BASE
 (0x40025000U)

	)

33 
	#GPIOG_APB_BASE
 (0x40026000U)

	)

34 
	#GPIOH_APB_BASE
 (0x40027000U)

	)

36 
	#GPIOA_BASE
 (0x40058000U)

	)

37 
	#GPIOB_BASE
 (0x40059000U)

	)

38 
	#GPIOC_BASE
 (0x4005A000U)

	)

39 
	#GPIOD_BASE
 (0x4005B000U)

	)

40 
	#GPIOE_BASE
 (0x4005C000U)

	)

41 
	#GPIOF_BASE
 (0x4005D000U)

	)

42 
	#GPIOG_BASE
 (0x4005E000U)

	)

43 
	#GPIOH_BASE
 (0x4005F000U)

	)

45 
	#SYSTEMCONTROL_BASE
 (0x400FE000U)

	)

	@lib/libopencm3/include/libopencm3/lm3s/rcc.h

36 #i‚de‡
LIBOPENCM3_RCC_H


37 
	#LIBOPENCM3_RCC_H


	)

38 
	~<lib›ícm3/cm3/comm⁄.h
>

42 
	#RCC_RIS
 
	`MMIO32
(0x400FE050)

	)

43 
	#RCC_CR
 
	`MMIO32
(0x400FE060)

	)

44 
	#RCC2_CR
 
	`MMIO32
(0x400FE070)

	)

47 
	#RCC_SYSDIV_MASK
 (0x0F << 23)

	)

48 
	#RCC_SYSDIV_12_5MHZ
 (0x0F << 23)

	)

49 
	#RCC_SYSDIV_50MHZ
 (0x03 << 23)

	)

51 
	#RCC_USESYSDIV
 (1 << 22)

	)

52 
	#RCC_USEPWMDIV
 (1 << 20)

	)

54 
	#RCC_PWMDIV_MASK
 (0x07 << 17)

	)

55 
	#RCC_PWMDIV_64
 (0x07 << 17)

	)

57 
	#RCC_OFF
 (1 << 13)

	)

58 
	#RCC_BYPASS
 (1 << 11)

	)

60 
	#RCC_XTAL_MASK
 (0x0F << 6)

	)

62 
	#RCC_XTAL_6MHZ_RESET
 (0x0B << 6)

	)

63 
	#RCC_XTAL_8MHZ_400MHZ
 (0x0D << 6)

	)

66 
	#RCC_OSCRC_MASK
 (0x03 << 4)

	)

67 
	#RCC_OSCRC_MOSC
 (0x00 << 4)

	)

68 
	#RCC_OSCRC_IOSC
 (0x01 << 4)

	)

69 
	#RCC_OSCRC_IOSC_Q
 (0x02 << 4)

	)

70 
	#RCC_OSCRC_30KHZ
 (0x03 << 4)

	)

72 
	#RCC_IOSCDIS
 (1 << 1)

	)

73 
	#RCC_MOSCDIS
 (1 << 0)

	)

76 
	#RCC2_USERRCC2
 (1 << 31)

	)

77 
	#RCC2_SYSDIV2_MASK
 0x7f

	)

78 
	#RCC2_SYSDIV2_SHIFT
 23

	)

80 
	#RCC2_OFF
 (1 << 13)

	)

81 
	#RCC2_BYPASS
 (1 << 11)

	)

84 
	#RIS_PLLLRIS
 (1 << 6)

	)

94 
	#RCC_RESET_VALUE
 (0x078E3AD1)

	)

99 
	#RCC2_RESET_VALUE
 (0x07802810)

	)

101 
BEGIN_DECLS


103 
rcc_˛ock_£tup_ö_xèl_8mhz_out_50mhz
();

105 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/lm3s/systemcontrol.h

36 #i‚de‡
LM3S_SYSTEMCONTROL_H


37 
	#LM3S_SYSTEMCONTROL_H


	)

41 
	~<lib›ícm3/cm3/comm⁄.h
>

43 
	#SYSTEMCONTROL_DID0
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x000)

	)

44 
	#SYSTEMCONTROL_DID1
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x004)

	)

45 
	#SYSTEMCONTROL_DC0
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x008)

	)

46 
	#SYSTEMCONTROL_DC1
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x010)

	)

47 
	#SYSTEMCONTROL_DC2
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x014)

	)

48 
	#SYSTEMCONTROL_DC3
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x018)

	)

49 
	#SYSTEMCONTROL_DC4
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x01C)

	)

50 
	#SYSTEMCONTROL_DC5
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x020)

	)

51 
	#SYSTEMCONTROL_DC6
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x024)

	)

52 
	#SYSTEMCONTROL_DC7
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x028)

	)

53 
	#SYSTEMCONTROL_PBORCTL
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x030)

	)

54 
	#SYSTEMCONTROL_LDORCTL
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x034)

	)

55 
	#SYSTEMCONTROL_SRCR0
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x040)

	)

56 
	#SYSTEMCONTROL_SRCR1
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x044)

	)

57 
	#SYSTEMCONTROL_SRCR2
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x048)

	)

58 
	#SYSTEMCONTROL_RIS
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x050)

	)

59 
	#SYSTEMCONTROL_IMC
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x054)

	)

60 
	#SYSTEMCONTROL_MISC
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x058)

	)

61 
	#SYSTEMCONTROL_RESC
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x05C)

	)

62 
	#SYSTEMCONTROL_RCC
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x060)

	)

63 
	#SYSTEMCONTROL_PLLCFG
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x064)

	)

64 
	#SYSTEMCONTROL_GPIOHBCTL
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x06C)

	)

65 
	#SYSTEMCONTROL_RCC2
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x070)

	)

66 
	#SYSTEMCONTROL_MOSCCTL
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x07C)

	)

67 
	#SYSTEMCONTROL_RCGC0
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x100)

	)

68 
	#SYSTEMCONTROL_RCGC1
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x104)

	)

69 
	#SYSTEMCONTROL_RCGC2
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x108)

	)

70 
	#SYSTEMCONTROL_SCGC0
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x110)

	)

71 
	#SYSTEMCONTROL_SCGC1
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x114)

	)

72 
	#SYSTEMCONTROL_SCGC2
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x118)

	)

73 
	#SYSTEMCONTROL_DCGC0
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x120)

	)

74 
	#SYSTEMCONTROL_DCGC1
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x124)

	)

75 
	#SYSTEMCONTROL_DCGC2
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x128)

	)

76 
	#SYSTEMCONTROL_DSLPCLKCFG
 
	`MMIO32
(
SYSTEMCONTROL_BASE
 + 0x144)

	)

	@lib/libopencm3/include/libopencm3/lm3s/usart.h

20 #i‚de‡
LM3S_USART_H


21 
	#LM3S_USART_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

27 
	#USART0_BASE
 0x4000C000

	)

28 
	#USART1_BASE
 0x4000D000

	)

29 
	#USART2_BASE
 0x4000E000

	)

32 
	#USART_DR
(
x
Ë
	`MMIO32
((xË+ 0x0000)

	)

33 
	#USART_IR
(
x
Ë
	`MMIO32
((xË+ 0x0004)

	)

34 
	#USART_FR
(
x
Ë
	`MMIO32
((xË+ 0x0018)

	)

35 
	#USART_ILPR
(
x
Ë
	`MMIO32
((xË+ 0x0020)

	)

36 
	#USART_IBRD
(
x
Ë
	`MMIO32
((xË+ 0x0024)

	)

37 
	#USART_FBRD
(
x
Ë
	`MMIO32
((xË+ 0x0028)

	)

38 
	#USART_LCRH
(
x
Ë
	`MMIO32
((xË+ 0x002c)

	)

39 
	#USART_CTL
(
x
Ë
	`MMIO32
((xË+ 0x0030)

	)

40 
	#USART_IFLS
(
x
Ë
	`MMIO32
((xË+ 0x0034)

	)

41 
	#USART_IM
(
x
Ë
	`MMIO32
((xË+ 0x0038)

	)

42 
	#USART_RIS
(
x
Ë
	`MMIO32
((xË+ 0x003c)

	)

43 
	#USART_MIS
(
x
Ë
	`MMIO32
((xË+ 0x0040)

	)

44 
	#USART_IC
(
x
Ë
	`MMIO32
((xË+ 0x0044)

	)

48 
	#USART_DR_OE
 (0x01 << 11)

	)

49 
	#USART_DR_BE
 (0x01 << 10)

	)

50 
	#USART_DR_PE
 (0x01 << 9)

	)

51 
	#USART_DR_FE
 (0x01 << 8)

	)

55 
	#USART_FR_TXFE
 (0x01 << 7)

	)

56 
	#USART_FR_RXFF
 (0x01 << 6)

	)

57 
	#USART_FR_TXFF
 (0x01 << 5)

	)

58 
	#USART_FR_RXFE
 (0x01 << 4)

	)

59 
	#USART_FR_BUSY
 (0x01 << 3)

	)

64 
	#USART_IM_OE
 (0x01 << 10)

	)

65 
	#USART_IM_BE
 (0x01 << 9)

	)

66 
	#USART_IM_PE
 (0x01 << 8)

	)

67 
	#USART_IM_FE
 (0x01 << 7)

	)

68 
	#USART_IM_RT
 (0x01 << 6)

	)

69 
	#USART_IM_TX
 (0x01 << 5)

	)

70 
	#USART_IM_RX
 (0x01 << 4)

	)

75 
	#USART_IC_OE
 (0x01 << 10)

	)

76 
	#USART_IC_BE
 (0x01 << 9)

	)

77 
	#USART_IC_PE
 (0x01 << 8)

	)

78 
	#USART_IC_FE
 (0x01 << 7)

	)

79 
	#USART_IC_RT
 (0x01 << 6)

	)

80 
	#USART_IC_TX
 (0x01 << 5)

	)

81 
	#USART_IC_RX
 (0x01 << 4)

	)

84 
	eußπ_°›bôs
 {

85 
	mUSART_STOPBITS_1
,

86 
	mUSART_STOPBITS_1_5
,

87 
	mUSART_STOPBITS_2
,

90 
	eußπ_∑rôy
 {

91 
	mUSART_PARITY_NONE
,

92 
	mUSART_PARITY_ODD
,

93 
	mUSART_PARITY_EVEN
,

96 
	eußπ_mode
 {

97 
	mUSART_MODE_DISABLED
,

98 
	mUSART_MODE_RX
,

99 
	mUSART_MODE_TX
,

100 
	mUSART_MODE_TX_RX
,

103 
	eußπ_Êowc⁄åﬁ
 {

104 
	mUSART_FLOWCONTROL_NONE
,

105 
	mUSART_FLOWCONTROL_RTS_CTS
,

108 
ußπ_£nd
(
uöt32_t
 
ußπ
, 
uöt16_t
 
d©a
);

109 
uöt16_t
 
ußπ_ªcv
(
uöt32_t
 
ußπ
);

110 
boﬁ
 
ußπ_is_£nd_ªady
(
uöt32_t
 
ußπ
);

111 
boﬁ
 
ußπ_is_ªcv_ªady
(
uöt32_t
 
ußπ
);

112 
ußπ_£nd_blockög
(
uöt32_t
 
ußπ
, 
uöt16_t
 
d©a
);

113 
uöt16_t
 
ußπ_ªcv_blockög
(
uöt32_t
 
ußπ
);

114 
ußπ_íabÀ_rx_öãºu±
(
uöt32_t
 
ußπ
);

115 
ußπ_dißbÀ_rx_öãºu±
(
uöt32_t
 
ußπ
);

116 
ußπ_˛ór_rx_öãºu±
(
uöt32_t
 
ußπ
);

117 
ußπ_íabÀ_tx_öãºu±
(
uöt32_t
 
ußπ
);

118 
ußπ_dißbÀ_tx_öãºu±
(
uöt32_t
 
ußπ
);

119 
ußπ_˛ór_tx_öãºu±
(
uöt32_t
 
ußπ
);

120 
boﬁ
 
ußπ_gë_öãºu±_sour˚
(
uöt32_t
 
ußπ
, uöt32_à
Êag
);

	@lib/libopencm3/include/libopencm3/lm4f/doc-lm4f.h

	@lib/libopencm3/include/libopencm3/lm4f/gpio.h

39 #i‚de‡
LM4F_GPIO_H


40 
	#LM4F_GPIO_H


	)

44 
	~<lib›ícm3/cm3/comm⁄.h
>

45 
	~<lib›ícm3/lm4f/mem‹ym≠.h
>

52 
	#GPIOA
 
GPIOA_BASE


	)

53 
	#GPIOB
 
GPIOB_BASE


	)

54 
	#GPIOC
 
GPIOC_BASE


	)

55 
	#GPIOD
 
GPIOD_BASE


	)

56 
	#GPIOE
 
GPIOE_BASE


	)

57 
	#GPIOF
 
GPIOF_BASE


	)

58 
	#GPIOG
 
GPIOG_BASE


	)

59 
	#GPIOH
 
GPIOH_BASE


	)

60 
	#GPIOJ
 
GPIOJ_BASE


	)

61 
	#GPIOK
 
GPIOK_BASE


	)

62 
	#GPIOL
 
GPIOL_BASE


	)

63 
	#GPIOM
 
GPIOM_BASE


	)

64 
	#GPION
 
GPION_BASE


	)

65 
	#GPIOP
 
GPIOP_BASE


	)

66 
	#GPIOQ
 
GPIOQ_BASE


	)

77 
	#GPIO0
 (1 << 0)

	)

78 
	#GPIO1
 (1 << 1)

	)

79 
	#GPIO2
 (1 << 2)

	)

80 
	#GPIO3
 (1 << 3)

	)

81 
	#GPIO4
 (1 << 4)

	)

82 
	#GPIO5
 (1 << 5)

	)

83 
	#GPIO6
 (1 << 6)

	)

84 
	#GPIO7
 (1 << 7)

	)

85 
	#GPIO_ALL
 0xff

	)

93 
	#GPIO_DATA
(
p‹t
Ë(&
	`MMIO32
(’‹tË+ 0x000))

	)

96 
	#GPIO_DIR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x400)

	)

99 
	#GPIO_IS
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x404)

	)

102 
	#GPIO_IBE
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x408)

	)

105 
	#GPIO_IEV
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x40c)

	)

108 
	#GPIO_IM
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x410)

	)

111 
	#GPIO_RIS
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x414)

	)

114 
	#GPIO_MIS
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x418)

	)

117 
	#GPIO_ICR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x41c)

	)

120 
	#GPIO_AFSEL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x420)

	)

123 
	#GPIO_DR2R
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x500)

	)

126 
	#GPIO_DR4R
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x504)

	)

129 
	#GPIO_DR8R
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x508)

	)

132 
	#GPIO_ODR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x50c)

	)

135 
	#GPIO_PUR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x510)

	)

138 
	#GPIO_PDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x514)

	)

141 
	#GPIO_SLR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x518)

	)

144 
	#GPIO_DEN
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x51c)

	)

147 
	#GPIO_LOCK
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x520)

	)

150 
	#GPIO_CR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x524)

	)

153 
	#GPIO_AMSEL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x528)

	)

156 
	#GPIO_PCTL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x52C)

	)

159 
	#GPIO_ADCCTL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x530)

	)

162 
	#GPIO_DMACTL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x534)

	)

165 
	#GPIO_PERIPH_ID4
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFD0)

	)

166 
	#GPIO_PERIPH_ID5
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFD4)

	)

167 
	#GPIO_PERIPH_ID6
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFD8)

	)

168 
	#GPIO_PERIPH_ID7
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFDC)

	)

169 
	#GPIO_PERIPH_ID0
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFE0)

	)

170 
	#GPIO_PERIPH_ID1
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFE4)

	)

171 
	#GPIO_PERIPH_ID2
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFE8)

	)

172 
	#GPIO_PERIPH_ID3
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFEC)

	)

175 
	#GPIO_PCELL_ID0
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFF0)

	)

176 
	#GPIO_PCELL_ID1
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFF4)

	)

177 
	#GPIO_PCELL_ID2
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFF8)

	)

178 
	#GPIO_PCELL_ID3
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFFC)

	)

183 
	egpio_mode
 {

184 
	mGPIO_MODE_OUTPUT
,

185 
	mGPIO_MODE_INPUT
,

186 
	mGPIO_MODE_ANALOG
,

189 
	egpio_puŒup
 {

190 
	mGPIO_PUPD_NONE
,

191 
	mGPIO_PUPD_PULLUP
,

192 
	mGPIO_PUPD_PULLDOWN
,

195 
	egpio_ouçut_ty≥
 {

196 
	mGPIO_OTYPE_PP
,

197 
	mGPIO_OTYPE_OD
,

200 
	egpio_drive_°ªngth
 {

201 
	mGPIO_DRIVE_2MA
,

202 
	mGPIO_DRIVE_4MA
,

203 
	mGPIO_DRIVE_8MA
,

204 
	mGPIO_DRIVE_8MA_SLEW_CTL
,

207 
	egpio_åiggî
 {

208 
	mGPIO_TRIG_LVL_LOW
,

209 
	mGPIO_TRIG_LVL_HIGH
,

210 
	mGPIO_TRIG_EDGE_FALL
,

211 
	mGPIO_TRIG_EDGE_RISE
,

212 
	mGPIO_TRIG_EDGE_BOTH
,

217 
BEGIN_DECLS


219 
gpio_íabÀ_ahb_≠îtuª
();

220 
gpio_mode_£tup
(
uöt32_t
 
gpi›‹t
, 
gpio_mode
 
mode
,

221 
gpio_puŒup
 
puŒup
, 
uöt8_t
 
gpios
);

222 
gpio_£t_ouçut_c⁄fig
(
uöt32_t
 
gpi›‹t
, 
gpio_ouçut_ty≥
 
Ÿy≥
,

223 
gpio_drive_°ªngth
 
drive
, 
uöt8_t
 
gpios
);

224 
gpio_£t_af
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
Æt_func_num
, uöt8_à
gpios
);

226 
gpio_toggÀ
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
);

227 
gpio_u∆ock_commô
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
);

249 
ölöe
 
uöt8_t
 
	$gpio_ªad
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
)

251  
	`GPIO_DATA
(
gpi›‹t
)[
gpios
];

252 
	}
}

269 
ölöe
 
	$gpio_wrôe
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
, uöt8_à
d©a
)

272 
	`GPIO_DATA
(
gpi›‹t
)[
gpios
] = 
d©a
;

273 
	}
}

284 
ölöe
 
	$gpio_£t
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
)

286 
	`gpio_wrôe
(
gpi›‹t
, 
gpios
, 0xff);

287 
	}
}

298 
ölöe
 
	$gpio_˛ór
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
)

300 
	`gpio_wrôe
(
gpi›‹t
, 
gpios
, 0);

301 
	}
}

314 
ölöe
 
uöt8_t
 
	$gpio_p‹t_ªad
(
uöt32_t
 
gpi›‹t
)

316  
	`gpio_ªad
(
gpi›‹t
, 
GPIO_ALL
);

317 
	}
}

333 
ölöe
 
	$gpio_p‹t_wrôe
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
d©a
)

335 
	`gpio_wrôe
(
gpi›‹t
, 
GPIO_ALL
, 
d©a
);

336 
	}
}

339 
gpio_c⁄figuª_åiggî
(
uöt32_t
 
gpi›‹t
, 
gpio_åiggî
 
åiggî
,

340 
uöt8_t
 
gpios
);

341 
gpio_íabÀ_öãºu±s
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
);

342 
gpio_dißbÀ_öãºu±s
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
);

353 
ölöe
 
boﬁ
 
	$gpio_is_öãºu±_sour˚
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
§˝ös
)

355  
	`GPIO_MIS
(
gpi›‹t
Ë& 
§˝ös
;

356 
	}
}

369 
ölöe
 
	$gpio_˛ór_öãºu±_Êag
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
)

371 
	`GPIO_ICR
(
gpi›‹t
Ë|
gpios
;

372 
	}
}

375 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/lm4f/memorymap.h

20 #i‚de‡
LM4F_MEMORYMAP_H


21 
	#LM4F_MEMORYMAP_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

27 
	#GPIOA_APB_BASE
 (0x40004000U)

	)

28 
	#GPIOB_APB_BASE
 (0x40005000U)

	)

29 
	#GPIOC_APB_BASE
 (0x40006000U)

	)

30 
	#GPIOD_APB_BASE
 (0x40007000U)

	)

31 
	#GPIOE_APB_BASE
 (0x40024000U)

	)

32 
	#GPIOF_APB_BASE
 (0x40025000U)

	)

33 
	#GPIOG_APB_BASE
 (0x40026000U)

	)

34 
	#GPIOH_APB_BASE
 (0x40027000U)

	)

35 
	#GPIOJ_APB_BASE
 (0x4003D000U)

	)

37 
	#GPIOA_BASE
 (0x40058000U)

	)

38 
	#GPIOB_BASE
 (0x40059000U)

	)

39 
	#GPIOC_BASE
 (0x4005A000U)

	)

40 
	#GPIOD_BASE
 (0x4005B000U)

	)

41 
	#GPIOE_BASE
 (0x4005C000U)

	)

42 
	#GPIOF_BASE
 (0x4005D000U)

	)

43 
	#GPIOG_BASE
 (0x4005E000U)

	)

44 
	#GPIOH_BASE
 (0x4005F000U)

	)

45 
	#GPIOJ_BASE
 (0x40060000U)

	)

46 
	#GPIOK_BASE
 (0x40061000U)

	)

47 
	#GPIOL_BASE
 (0x40062000U)

	)

48 
	#GPIOM_BASE
 (0x40063000U)

	)

49 
	#GPION_BASE
 (0x40064000U)

	)

50 
	#GPIOP_BASE
 (0x40065000U)

	)

51 
	#GPIOQ_BASE
 (0x40066000U)

	)

53 
	#TIMER0_BASE
 (0x40030000U)

	)

54 
	#TIMER1_BASE
 (0x40031000U)

	)

55 
	#TIMER2_BASE
 (0x40032000U)

	)

56 
	#TIMER3_BASE
 (0x40033000U)

	)

57 
	#TIMER4_BASE
 (0x40034000U)

	)

58 
	#TIMER5_BASE
 (0x40035000U)

	)

60 
	#WTIMER0
 (0x40036000U)

	)

61 
	#WTIMER1
 (0x40037000U)

	)

62 
	#WTIMER2
 (0x4004C000U)

	)

63 
	#WTIMER3
 (0x4004D000U)

	)

64 
	#WTIMER4
 (0x4004E000U)

	)

65 
	#WTIMER5
 (0x4004F000U)

	)

67 
	#UART0_BASE
 (0x4000C000U)

	)

68 
	#UART1_BASE
 (0x4000D000U)

	)

69 
	#UART2_BASE
 (0x4000E000U)

	)

70 
	#UART3_BASE
 (0x4000F000U)

	)

71 
	#UART4_BASE
 (0x40010000U)

	)

72 
	#UART5_BASE
 (0x40011000U)

	)

73 
	#UART6_BASE
 (0x40012000U)

	)

74 
	#UART7_BASE
 (0x40013000U)

	)

76 
	#SSI0_BASE
 (0x40008000U)

	)

77 
	#SSI1_BASE
 (0x40009000U)

	)

78 
	#SSI2_BASE
 (0x4000A000U)

	)

79 
	#SSI3_BASE
 (0x4000B000U)

	)

81 
	#USB_BASE
 (0x40050000U)

	)

83 
	#SYSCTL_BASE
 (0x400FE000U)

	)

	@lib/libopencm3/include/libopencm3/lm4f/nvic.h

37 #i‚de‡
LIBOPENCM3_LM4F_NVIC_H


38 
	#LIBOPENCM3_LM4F_NVIC_H


	)

42 
	~<lib›ícm3/cm3/nvic.h
>

51 
	~<lib›ícm3/lm3s/nvic.h
>

	@lib/libopencm3/include/libopencm3/lm4f/rcc.h

36 #i‚de‡
LM4F_RCC_H


37 
	#LM4F_RCC_H


	)

41 
	~<lib›ícm3/lm4f/sy°emc⁄åﬁ.h
>

48 
	eosc_§c
 {

49 
	mOSCSRC_MOSC
 = 
SYSCTL_RCC2_OSCSRC2_MOSC
,

50 
	mOSCSRC_PIOSC
 = 
SYSCTL_RCC2_OSCSRC2_PIOSC
,

51 
	mOSCSRC_PIOSC_D4
 = 
SYSCTL_RCC2_OSCSRC2_PIOSC_D4
,

52 
	mOSCSRC_30K_INT
 = 
SYSCTL_RCC2_OSCSRC2_30K
,

53 
	mOSCSRC_32K_EXT
 = 
SYSCTL_RCC2_OSCSRC2_32K768
,

62 
	epwm_˛kdiv
 {

63 
	mPWMDIV_2
 = 
SYSCTL_RCC_PWMDIV_2
,

64 
	mPWMDIV_4
 = 
SYSCTL_RCC_PWMDIV_4
,

65 
	mPWMDIV_8
 = 
SYSCTL_RCC_PWMDIV_8
,

66 
	mPWMDIV_16
 = 
SYSCTL_RCC_PWMDIV_16
,

67 
	mPWMDIV_32
 = 
SYSCTL_RCC_PWMDIV_32
,

68 
	mPWMDIV_64
 = 
SYSCTL_RCC_PWMDIV_64
,

79 
	exèl_t
 {

80 
	mXTAL_4M
 = 
SYSCTL_RCC_XTAL_4M
,

81 
	mXTAL_4M_096
 = 
SYSCTL_RCC_XTAL_4M_096
,

82 
	mXTAL_4M_9152
 = 
SYSCTL_RCC_XTAL_4M_9152
,

83 
	mXTAL_5M
 = 
SYSCTL_RCC_XTAL_5M
,

84 
	mXTAL_5M_12
 = 
SYSCTL_RCC_XTAL_5M_12
,

85 
	mXTAL_6M
 = 
SYSCTL_RCC_XTAL_6M
,

86 
	mXTAL_6M_144
 = 
SYSCTL_RCC_XTAL_6M_144
,

87 
	mXTAL_7M_3728
 = 
SYSCTL_RCC_XTAL_7M_3728
,

88 
	mXTAL_8M
 = 
SYSCTL_RCC_XTAL_8M
,

89 
	mXTAL_8M_192
 = 
SYSCTL_RCC_XTAL_8M_192
,

90 
	mXTAL_10M
 = 
SYSCTL_RCC_XTAL_10M
,

91 
	mXTAL_12M
 = 
SYSCTL_RCC_XTAL_12M
,

92 
	mXTAL_12M_288
 = 
SYSCTL_RCC_XTAL_12M_288
,

93 
	mXTAL_13M_56
 = 
SYSCTL_RCC_XTAL_13M_56
,

94 
	mXTAL_14M_31818
 = 
SYSCTL_RCC_XTAL_14M_31818
,

95 
	mXTAL_16M
 = 
SYSCTL_RCC_XTAL_16M
,

96 
	mXTAL_16M_384
 = 
SYSCTL_RCC_XTAL_16M_384
,

97 
	mXTAL_18M
 = 
SYSCTL_RCC_XTAL_18M
,

98 
	mXTAL_20M
 = 
SYSCTL_RCC_XTAL_20M
,

99 
	mXTAL_24M
 = 
SYSCTL_RCC_XTAL_24M
,

100 
	mXTAL_25M
 = 
SYSCTL_RCC_XTAL_25M
,

106 
BEGIN_DECLS


108 
rcc_c⁄figuª_xèl
(
xèl_t
 
xèl
);

109 
rcc_dißbÀ_maö_osc
();

110 
rcc_dißbÀ_öãøl_osc
();

111 
rcc_íabÀ_maö_osc
();

112 
rcc_íabÀ_öãøl_osc
();

113 
rcc_íabÀ_rcc2
();

114 
rcc_∂l_off
();

115 
rcc_∂l_⁄
();

116 
rcc_£t_osc_sour˚
(
osc_§c
 
§c
);

117 
rcc_∂l_by∑ss_dißbÀ
();

118 
rcc_∂l_by∑ss_íabÀ
();

119 
rcc_£t_∂l_divis‹
(
uöt8_t
 
div400
);

120 
rcc_£t_pwm_divis‹
(
pwm_˛kdiv
 
div
);

121 
rcc_usb_∂l_off
();

122 
rcc_usb_∂l_⁄
();

123 
rcc_waô_f‹_∂l_ªady
();

125 
rcc_ch™ge_∂l_divis‹
(
uöt8_t
 
∂ldiv400
);

126 
uöt32_t
 
rcc_gë_sy°em_˛ock_‰equícy
();

127 
rcc_sys˛k_c⁄fig
(
osc_§c
 
§c
, 
xèl_t
 
xèl
, 
uöt8_t
 
∂l_div400
);

129 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/lm4f/ssi.h

36 #i‚de‡
LM4F_SSI_H


37 
	#LM4F_SSI_H


	)

41 
	~<lib›ícm3/cm3/comm⁄.h
>

42 
	~<lib›ícm3/lm4f/mem‹ym≠.h
>

49 
	#SSI0
 
SSI0_BASE


	)

50 
	#SSI1
 
SSI1_BASE


	)

51 
	#SSI2
 
SSI2_BASE


	)

52 
	#SSI3
 
SSI3_BASE


	)

60 
	#SSI_CR0
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x000)

	)

63 
	#SSI_CR1
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x004)

	)

66 
	#SSI_DR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x008)

	)

69 
	#SSI_SR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00C)

	)

72 
	#SSI_CPSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x010)

	)

75 
	#SSI_IM
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x014)

	)

78 
	#SSI_RIS
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x018)

	)

81 
	#SSI_MIS
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x01C)

	)

84 
	#SSI_ICR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x020)

	)

87 
	#SSI_DMACTL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x024)

	)

90 
	#SSI_CC
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFC8)

	)

93 
	#SSI_PERIPH_ID4
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFD0)

	)

94 
	#SSI_PERIPH_ID5
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFD4)

	)

95 
	#SSI_PERIPH_ID6
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFD8)

	)

96 
	#SSI_PERIPH_ID7
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFDC)

	)

97 
	#SSI_PERIPH_ID0
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFE0)

	)

98 
	#SSI_PERIPH_ID1
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFE4)

	)

99 
	#SSI_PERIPH_ID2
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFE8)

	)

100 
	#SSI_PERIPH_ID3
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFEC)

	)

103 
	#SSI_PCELL_ID0
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFF0)

	)

104 
	#SSI_PCELL_ID1
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFF4)

	)

105 
	#SSI_PCELL_ID2
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFF8)

	)

106 
	#SSI_PCELL_ID3
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFFC)

	)

111 
BEGIN_DECLS


113 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/lm4f/systemcontrol.h

35 #i‚de‡
LM4F_SYSTEMCONTROL_H


36 
	#LM4F_SYSTEMCONTROL_H


	)

40 
	~<lib›ícm3/cm3/comm⁄.h
>

41 
	~<lib›ícm3/lm4f/mem‹ym≠.h
>

43 
	#SYSCTL_DID0
 
	`MMIO32
(
SYSCTL_BASE
 + 0x000)

	)

44 
	#SYSCTL_DID1
 
	`MMIO32
(
SYSCTL_BASE
 + 0x004)

	)

45 
	#SYSCTL_PBORCTL
 
	`MMIO32
(
SYSCTL_BASE
 + 0x030)

	)

46 
	#SYSCTL_LDORCTL
 
	`MMIO32
(
SYSCTL_BASE
 + 0x034)

	)

47 
	#SYSCTL_RIS
 
	`MMIO32
(
SYSCTL_BASE
 + 0x050)

	)

48 
	#SYSCTL_IMC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x054)

	)

49 
	#SYSCTL_MISC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x058)

	)

50 
	#SYSCTL_RESC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x05C)

	)

51 
	#SYSCTL_RCC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x060)

	)

52 
	#SYSCTL_PLLCFG
 
	`MMIO32
(
SYSCTL_BASE
 + 0x064)

	)

53 
	#SYSCTL_GPIOHBCTL
 
	`MMIO32
(
SYSCTL_BASE
 + 0x06C)

	)

54 
	#SYSCTL_RCC2
 
	`MMIO32
(
SYSCTL_BASE
 + 0x070)

	)

55 
	#SYSCTL_MOSCCTL
 
	`MMIO32
(
SYSCTL_BASE
 + 0x07C)

	)

56 
	#SYSCTL_DSLPCLKCFG
 
	`MMIO32
(
SYSCTL_BASE
 + 0x144)

	)

57 
	#SYSCTL_SYSPROP
 
	`MMIO32
(
SYSCTL_BASE
 + 0x14C)

	)

58 
	#SYSCTL_PIOSCCAL
 
	`MMIO32
(
SYSCTL_BASE
 + 0x150)

	)

59 
	#SYSCTL_PIOSCSTAT
 
	`MMIO32
(
SYSCTL_BASE
 + 0x154)

	)

60 
	#SYSCTL_PLLFREQ0
 
	`MMIO32
(
SYSCTL_BASE
 + 0x160)

	)

61 
	#SYSCTL_PLLFREQ1
 
	`MMIO32
(
SYSCTL_BASE
 + 0x164)

	)

62 
	#SYSCTL_PLLSTAT
 
	`MMIO32
(
SYSCTL_BASE
 + 0x168)

	)

64 
	#SYSCTL_PPWD
 
	`MMIO32
(
SYSCTL_BASE
 + 0x300)

	)

65 
	#SYSCTL_PPTIMER
 
	`MMIO32
(
SYSCTL_BASE
 + 0x304)

	)

66 
	#SYSCTL_PPGPIO
 
	`MMIO32
(
SYSCTL_BASE
 + 0x308)

	)

67 
	#SYSCTL_PPDMA
 
	`MMIO32
(
SYSCTL_BASE
 + 0x30C)

	)

68 
	#SYSCTL_PPHIB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x314)

	)

69 
	#SYSCTL_PPUART
 
	`MMIO32
(
SYSCTL_BASE
 + 0x318)

	)

70 
	#SYSCTL_PPSSI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x31C)

	)

71 
	#SYSCTL_PPI2C
 
	`MMIO32
(
SYSCTL_BASE
 + 0x320)

	)

72 
	#SYSCTL_PPUSB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x328)

	)

73 
	#SYSCTL_PPCAN
 
	`MMIO32
(
SYSCTL_BASE
 + 0x334)

	)

74 
	#SYSCTL_PPADC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x338)

	)

75 
	#SYSCTL_PPACMP
 
	`MMIO32
(
SYSCTL_BASE
 + 0x33C)

	)

76 
	#SYSCTL_PPPWM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x340)

	)

77 
	#SYSCTL_PPQEI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x344)

	)

78 
	#SYSCTL_PPEEPROM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x358)

	)

79 
	#SYSCTL_PPWTIMER
 
	`MMIO32
(
SYSCTL_BASE
 + 0x35C)

	)

81 
	#SYSCTL_SRWD
 
	`MMIO32
(
SYSCTL_BASE
 + 0x500)

	)

82 
	#SYSCTL_SRTIMER
 
	`MMIO32
(
SYSCTL_BASE
 + 0x504)

	)

83 
	#SYSCTL_SRGPIO
 
	`MMIO32
(
SYSCTL_BASE
 + 0x508)

	)

84 
	#SYSCTL_SRDMA
 
	`MMIO32
(
SYSCTL_BASE
 + 0x50C)

	)

85 
	#SYSCTL_SRHIB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x514)

	)

86 
	#SYSCTL_SRUART
 
	`MMIO32
(
SYSCTL_BASE
 + 0x518)

	)

87 
	#SYSCTL_SRSSI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x51C)

	)

88 
	#SYSCTL_SRI2C
 
	`MMIO32
(
SYSCTL_BASE
 + 0x520)

	)

89 
	#SYSCTL_SRUSB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x528)

	)

90 
	#SYSCTL_SRCAN
 
	`MMIO32
(
SYSCTL_BASE
 + 0x534)

	)

91 
	#SYSCTL_SRADC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x538)

	)

92 
	#SYSCTL_SRACMP
 
	`MMIO32
(
SYSCTL_BASE
 + 0x53C)

	)

93 
	#SYSCTL_SRPWM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x540)

	)

94 
	#SYSCTL_SRQEI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x544)

	)

95 
	#SYSCTL_SREEPROM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x558)

	)

96 
	#SYSCTL_SRWTIMER
 
	`MMIO32
(
SYSCTL_BASE
 + 0x55C)

	)

98 
	#SYSCTL_RCGCWD
 
	`MMIO32
(
SYSCTL_BASE
 + 0x600)

	)

99 
	#SYSCTL_RCGCTIMER
 
	`MMIO32
(
SYSCTL_BASE
 + 0x604)

	)

100 
	#SYSCTL_RCGCGPIO
 
	`MMIO32
(
SYSCTL_BASE
 + 0x608)

	)

101 
	#SYSCTL_RCGCDMA
 
	`MMIO32
(
SYSCTL_BASE
 + 0x60C)

	)

102 
	#SYSCTL_RCGCHIB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x614)

	)

103 
	#SYSCTL_RCGCUART
 
	`MMIO32
(
SYSCTL_BASE
 + 0x618)

	)

104 
	#SYSCTL_RCGCSSI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x61C)

	)

105 
	#SYSCTL_RCGCI2C
 
	`MMIO32
(
SYSCTL_BASE
 + 0x620)

	)

106 
	#SYSCTL_RCGCUSB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x628)

	)

107 
	#SYSCTL_RCGCCAN
 
	`MMIO32
(
SYSCTL_BASE
 + 0x634)

	)

108 
	#SYSCTL_RCGCADC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x638)

	)

109 
	#SYSCTL_RCGCACMP
 
	`MMIO32
(
SYSCTL_BASE
 + 0x63C)

	)

110 
	#SYSCTL_RCGCPWM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x640)

	)

111 
	#SYSCTL_RCGCQEI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x644)

	)

112 
	#SYSCTL_RCGCEEPROM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x658)

	)

113 
	#SYSCTL_RCGCWTIMER
 
	`MMIO32
(
SYSCTL_BASE
 + 0x65C)

	)

115 
	#SYSCTL_SCGCWD
 
	`MMIO32
(
SYSCTL_BASE
 + 0x700)

	)

116 
	#SYSCTL_SCGCTIMER
 
	`MMIO32
(
SYSCTL_BASE
 + 0x704)

	)

117 
	#SYSCTL_SCGCGPIO
 
	`MMIO32
(
SYSCTL_BASE
 + 0x708)

	)

118 
	#SYSCTL_SCGCDMA
 
	`MMIO32
(
SYSCTL_BASE
 + 0x70C)

	)

119 
	#SYSCTL_SCGCHIB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x714)

	)

120 
	#SYSCTL_SCGCUART
 
	`MMIO32
(
SYSCTL_BASE
 + 0x718)

	)

121 
	#SYSCTL_SCGCSSI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x71C)

	)

122 
	#SYSCTL_SCGCI2C
 
	`MMIO32
(
SYSCTL_BASE
 + 0x720)

	)

123 
	#SYSCTL_SCGCUSB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x728)

	)

124 
	#SYSCTL_SCGCCAN
 
	`MMIO32
(
SYSCTL_BASE
 + 0x734)

	)

125 
	#SYSCTL_SCGCADC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x738)

	)

126 
	#SYSCTL_SCGCACMP
 
	`MMIO32
(
SYSCTL_BASE
 + 0x73C)

	)

127 
	#SYSCTL_SCGCPWM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x740)

	)

128 
	#SYSCTL_SCGCQEI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x744)

	)

129 
	#SYSCTL_SCGCEEPROM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x758)

	)

130 
	#SYSCTL_SCGCWTIMER
 
	`MMIO32
(
SYSCTL_BASE
 + 0x75C)

	)

132 
	#SYSCTL_DCGCWD
 
	`MMIO32
(
SYSCTL_BASE
 + 0x800)

	)

133 
	#SYSCTL_DCGCTIMER
 
	`MMIO32
(
SYSCTL_BASE
 + 0x804)

	)

134 
	#SYSCTL_DCGCGPIO
 
	`MMIO32
(
SYSCTL_BASE
 + 0x808)

	)

135 
	#SYSCTL_DCGCDMA
 
	`MMIO32
(
SYSCTL_BASE
 + 0x80C)

	)

136 
	#SYSCTL_DCGCHIB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x814)

	)

137 
	#SYSCTL_DCGCUART
 
	`MMIO32
(
SYSCTL_BASE
 + 0x818)

	)

138 
	#SYSCTL_DCGCSSI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x81C)

	)

139 
	#SYSCTL_DCGCI2C
 
	`MMIO32
(
SYSCTL_BASE
 + 0x820)

	)

140 
	#SYSCTL_DCGCUSB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x828)

	)

141 
	#SYSCTL_DCGCCAN
 
	`MMIO32
(
SYSCTL_BASE
 + 0x834)

	)

142 
	#SYSCTL_DCGCADC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x838)

	)

143 
	#SYSCTL_DCGCACMP
 
	`MMIO32
(
SYSCTL_BASE
 + 0x83C)

	)

144 
	#SYSCTL_DCGCPWM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x840)

	)

145 
	#SYSCTL_DCGCQEI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x844)

	)

146 
	#SYSCTL_DCGCEEPROM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x858)

	)

147 
	#SYSCTL_DCGCWTIMER
 
	`MMIO32
(
SYSCTL_BASE
 + 0x85C)

	)

149 
	#SYSCTL_PRWD
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA00)

	)

150 
	#SYSCTL_PRTIMER
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA04)

	)

151 
	#SYSCTL_PRGPIO
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA08)

	)

152 
	#SYSCTL_PRDMA
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA0C)

	)

153 
	#SYSCTL_PRHIB
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA14)

	)

154 
	#SYSCTL_PRUART
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA18)

	)

155 
	#SYSCTL_PRSSI
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA1C)

	)

156 
	#SYSCTL_PRI2C
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA20)

	)

157 
	#SYSCTL_PRUSB
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA28)

	)

158 
	#SYSCTL_PRCAN
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA34)

	)

159 
	#SYSCTL_PRADC
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA38)

	)

160 
	#SYSCTL_PRACMP
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA3C)

	)

161 
	#SYSCTL_PRPWM
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA40)

	)

162 
	#SYSCTL_PRQEI
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA44)

	)

163 
	#SYSCTL_PREEPROM
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA58)

	)

164 
	#SYSCTL_PRWTIMER
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA5C)

	)

168 #ifde‡
LM4F_LEGACY_SYSCTL


169 
	#SYSCTL_DC0
 
	`MMIO32
(
SYSCTL_BASE
 + 0x008)

	)

170 
	#SYSCTL_DC1
 
	`MMIO32
(
SYSCTL_BASE
 + 0x010)

	)

171 
	#SYSCTL_DC2
 
	`MMIO32
(
SYSCTL_BASE
 + 0x014)

	)

172 
	#SYSCTL_DC3
 
	`MMIO32
(
SYSCTL_BASE
 + 0x018)

	)

173 
	#SYSCTL_DC4
 
	`MMIO32
(
SYSCTL_BASE
 + 0x01C)

	)

174 
	#SYSCTL_DC5
 
	`MMIO32
(
SYSCTL_BASE
 + 0x020)

	)

175 
	#SYSCTL_DC6
 
	`MMIO32
(
SYSCTL_BASE
 + 0x024)

	)

176 
	#SYSCTL_DC7
 
	`MMIO32
(
SYSCTL_BASE
 + 0x028)

	)

177 
	#SYSCTL_DC8
 
	`MMIO32
(
SYSCTL_BASE
 + 0x02C)

	)

178 
	#SYSCTL_SRCR0
 
	`MMIO32
(
SYSCTL_BASE
 + 0x040)

	)

179 
	#SYSCTL_SRCR1
 
	`MMIO32
(
SYSCTL_BASE
 + 0x044)

	)

180 
	#SYSCTL_SRCR2
 
	`MMIO32
(
SYSCTL_BASE
 + 0x048)

	)

181 
	#SYSCTL_RCGC0
 
	`MMIO32
(
SYSCTL_BASE
 + 0x100)

	)

182 
	#SYSCTL_RCGC1
 
	`MMIO32
(
SYSCTL_BASE
 + 0x104)

	)

183 
	#SYSCTL_RCGC2
 
	`MMIO32
(
SYSCTL_BASE
 + 0x108)

	)

184 
	#SYSCTL_SCGC0
 
	`MMIO32
(
SYSCTL_BASE
 + 0x110)

	)

185 
	#SYSCTL_SCGC1
 
	`MMIO32
(
SYSCTL_BASE
 + 0x114)

	)

186 
	#SYSCTL_SCGC2
 
	`MMIO32
(
SYSCTL_BASE
 + 0x118)

	)

187 
	#SYSCTL_DCGC0
 
	`MMIO32
(
SYSCTL_BASE
 + 0x120)

	)

188 
	#SYSCTL_DCGC1
 
	`MMIO32
(
SYSCTL_BASE
 + 0x124)

	)

189 
	#SYSCTL_DCGC2
 
	`MMIO32
(
SYSCTL_BASE
 + 0x128)

	)

190 
	#SYSCTL_DC9
 
	`MMIO32
(
SYSCTL_BASE
 + 0x190)

	)

191 
	#SYSCTL_NVMSTAT
 
	`MMIO32
(
SYSCTL_BASE
 + 0x1A0)

	)

198 
	#SYSCTL_DID0_VER_MASK
 (7 << 28)

	)

200 
	#SYSCTL_DID0_CLASS_MASK
 (0xFF << 16)

	)

202 
	#SYSCTL_DID0_MAJOR_MASK
 (0xFF << 8)

	)

204 
	#SYSCTL_DID0_MAJOR_MASK
 (0xFF << 8)

	)

210 
	#SYSCTL_DID1_VER_MASK
 (0xF << 28)

	)

212 
	#SYSCTL_DID1_FAM_MASK
 (0xF << 24)

	)

214 
	#SYSCTL_DID1_PARTNO_MASK
 (0xFF << 16)

	)

216 
	#SYSCTL_DID1_PINCOUNT_MASK
 (0x7 << 13)

	)

217 
	#SYSCTL_DID1_PINCOUNT_28P
 (0x0 << 13)

	)

218 
	#SYSCTL_DID1_PINCOUNT_48P
 (0x1 << 13)

	)

219 
	#SYSCTL_DID1_PINCOUNT_100P
 (0x2 << 13)

	)

220 
	#SYSCTL_DID1_PINCOUNT_64P
 (0x3 << 13)

	)

221 
	#SYSCTL_DID1_PINCOUNT_144P
 (0x4 << 13)

	)

222 
	#SYSCTL_DID1_PINCOUNT_157P
 (0x5 << 13)

	)

224 
	#SYSCTL_DID1_TEMP_MASK
 (0x7 << 5)

	)

225 
	#SYSCTL_DID1_TEMP_0_70
 (0x0 << 5)

	)

226 
	#SYSCTL_DID1_TEMP_M40_85
 (0x1 << 5)

	)

227 
	#SYSCTL_DID1_TEMP_M40_105
 (0x2 << 5)

	)

229 
	#SYSCTL_DID1_PKG_MASK
 (0x3 << 5)

	)

230 
	#SYSCTL_DID1_PKG_SOIC
 (0x0 << 5)

	)

231 
	#SYSCTL_DID1_PKG_LQFP
 (0x1 << 5)

	)

232 
	#SYSCTL_DID1_PKG_BGA
 (0x2 << 5)

	)

234 
	#SYSCTL_DID1_ROHS
 (1 << 2)

	)

236 
	#SYSCTL_DID1_QUAL_MASK
 (3 << 0)

	)

242 
	#SYSCTL_PBORCTL_BORIOR
 (1 << 1)

	)

248 
	#SYSCTL_RIS_MOSCPUPRIS
 (1 << 8)

	)

250 
	#SYSCTL_RIS_USBPLLLRIS
 (1 << 7)

	)

252 
	#SYSCTL_RIS_PLLLRIS
 (1 << 6)

	)

254 
	#SYSCTL_RIS_MOFRIS
 (1 << 3)

	)

256 
	#SYSCTL_RIS_BORRIS
 (1 << 1)

	)

262 
	#SYSCTL_IMC_MOSCPUPIM
 (1 << 8)

	)

264 
	#SYSCTL_IMC_USBPLLLIM
 (1 << 7)

	)

266 
	#SYSCTL_IMC_PLLLIM
 (1 << 6)

	)

268 
	#SYSCTL_IMC_MOFIM
 (1 << 3)

	)

270 
	#SYSCTL_IMC_BORIM
 (1 << 1)

	)

276 
	#SYSCTL_MISC_MOSCPUPMIS
 (1 << 8)

	)

278 
	#SYSCTL_MISC_USBPLLLMIS
 (1 << 7)

	)

280 
	#SYSCTL_MISC_PLLLMIS
 (1 << 6)

	)

282 
	#SYSCTL_MISC_MOFMIS
 (1 << 3)

	)

284 
	#SYSCTL_MISC_BORMIS
 (1 << 1)

	)

290 
	#SYSCTL_RESC_MOSCFAIL
 (1 << 18)

	)

292 
	#SYSCTL_RESC_WDT1
 (1 << 5)

	)

294 
	#SYSCTL_RESC_SW
 (1 << 4)

	)

296 
	#SYSCTL_RESC_WDT0
 (1 << 3)

	)

298 
	#SYSCTL_RESC_BOR
 (1 << 2)

	)

300 
	#SYSCTL_RESC_POR
 (1 << 1)

	)

302 
	#SYSCTL_RESC_EXT
 (1 << 0)

	)

308 
	#SYSCTL_RCC_ACG
 (1 << 27)

	)

310 
	#SYSCTL_RCC_SYSDIV_MASK
 (0xF << 23)

	)

312 
	#SYSCTL_RCC_USESYSDIV
 (1 << 22)

	)

314 
	#SYSCTL_RCC_USEPWMDIV
 (1 << 20)

	)

316 
	#SYSCTL_RCC_PWMDIV_MASK
 (0xF << 17)

	)

317 
	#SYSCTL_RCC_PWMDIV_2
 (0x0 << 17)

	)

318 
	#SYSCTL_RCC_PWMDIV_4
 (0x1 << 17)

	)

319 
	#SYSCTL_RCC_PWMDIV_8
 (0x2 << 17)

	)

320 
	#SYSCTL_RCC_PWMDIV_16
 (0x3 << 17)

	)

321 
	#SYSCTL_RCC_PWMDIV_32
 (0x4 << 17)

	)

322 
	#SYSCTL_RCC_PWMDIV_64
 (0x5 << 17)

	)

324 
	#SYSCTL_RCC_PWRDN
 (1 << 13)

	)

326 
	#SYSCTL_RCC_BYPASS
 (1 << 11)

	)

328 
	#SYSCTL_RCC_XTAL_MASK
 (0x1F << 6)

	)

329 
	#SYSCTL_RCC_XTAL_4M
 (0x06 << 6)

	)

330 
	#SYSCTL_RCC_XTAL_4M_096
 (0x07 << 6)

	)

331 
	#SYSCTL_RCC_XTAL_4M_9152
 (0x08 << 6)

	)

332 
	#SYSCTL_RCC_XTAL_5M
 (0x09 << 6)

	)

333 
	#SYSCTL_RCC_XTAL_5M_12
 (0x0A << 6)

	)

334 
	#SYSCTL_RCC_XTAL_6M
 (0x0B << 6)

	)

335 
	#SYSCTL_RCC_XTAL_6M_144
 (0x0C << 6)

	)

336 
	#SYSCTL_RCC_XTAL_7M_3728
 (0x0D << 6)

	)

337 
	#SYSCTL_RCC_XTAL_8M
 (0x0E << 6)

	)

338 
	#SYSCTL_RCC_XTAL_8M_192
 (0x0F << 6)

	)

339 
	#SYSCTL_RCC_XTAL_10M
 (0x10 << 6)

	)

340 
	#SYSCTL_RCC_XTAL_12M
 (0x11 << 6)

	)

341 
	#SYSCTL_RCC_XTAL_12M_288
 (0x12 << 6)

	)

342 
	#SYSCTL_RCC_XTAL_13M_56
 (0x13 << 6)

	)

343 
	#SYSCTL_RCC_XTAL_14M_31818
 (0x14 << 6)

	)

344 
	#SYSCTL_RCC_XTAL_16M
 (0x15 << 6)

	)

345 
	#SYSCTL_RCC_XTAL_16M_384
 (0x16 << 6)

	)

346 
	#SYSCTL_RCC_XTAL_18M
 (0x17 << 6)

	)

347 
	#SYSCTL_RCC_XTAL_20M
 (0x18 << 6)

	)

348 
	#SYSCTL_RCC_XTAL_24M
 (0x19 << 6)

	)

349 
	#SYSCTL_RCC_XTAL_25M
 (0x1A << 6)

	)

351 
	#SYSCTL_RCC_OSCSRC_MASK
 (0x3 << 4)

	)

352 
	#SYSCTL_RCC_OSCSRC_MOSC
 (0x0 << 4)

	)

353 
	#SYSCTL_RCC_OSCSRC_PIOSC
 (0x1 << 4)

	)

354 
	#SYSCTL_RCC_OSCSRC_PIOSC_D4
 (0x2 << 4)

	)

355 
	#SYSCTL_RCC_OSCSRC_30K
 (0x3 << 4)

	)

357 
	#SYSCTL_RCC_IOSCDIS
 (1 << 1)

	)

359 
	#SYSCTL_RCC_MOSCDIS
 (1 << 0)

	)

364 
	#SYSCTL_GPIOHBCTL_PORTQ
 (1 << 14)

	)

365 
	#SYSCTL_GPIOHBCTL_PORTP
 (1 << 13)

	)

366 
	#SYSCTL_GPIOHBCTL_PORTN
 (1 << 12)

	)

367 
	#SYSCTL_GPIOHBCTL_PORTM
 (1 << 11)

	)

368 
	#SYSCTL_GPIOHBCTL_PORTL
 (1 << 10)

	)

369 
	#SYSCTL_GPIOHBCTL_PORTK
 (1 << 9)

	)

370 
	#SYSCTL_GPIOHBCTL_PORTJ
 (1 << 8)

	)

371 
	#SYSCTL_GPIOHBCTL_PORTH
 (1 << 7)

	)

372 
	#SYSCTL_GPIOHBCTL_PORTG
 (1 << 6)

	)

373 
	#SYSCTL_GPIOHBCTL_PORTF
 (1 << 5)

	)

374 
	#SYSCTL_GPIOHBCTL_PORTE
 (1 << 4)

	)

375 
	#SYSCTL_GPIOHBCTL_PORTD
 (1 << 3)

	)

376 
	#SYSCTL_GPIOHBCTL_PORTC
 (1 << 2)

	)

377 
	#SYSCTL_GPIOHBCTL_PORTB
 (1 << 1)

	)

378 
	#SYSCTL_GPIOHBCTL_PORTA
 (1 << 0)

	)

384 
	#SYSCTL_RCC2_USERCC2
 (1 << 31)

	)

386 
	#SYSCTL_RCC2_DIV400
 (1 << 30)

	)

388 
	#SYSCTL_RCC2_ACG
 (1 << 27)

	)

390 
	#SYSCTL_RCC2_SYSDIV2_MASK
 (0x3F << 23)

	)

392 
	#SYSCTL_RCC2_SYSDIV2LSB
 (1 << 22)

	)

394 
	#SYSCTL_RCC2_SYSDIV400_MASK
 (0x7F << 22)

	)

396 
	#SYSCTL_RCC2_USBPWRDN
 (1 << 14)

	)

398 
	#SYSCTL_RCC2_PWRDN2
 (1 << 13)

	)

400 
	#SYSCTL_RCC2_BYPASS2
 (1 << 11)

	)

402 
	#SYSCTL_RCC2_OSCSRC2_MASK
 (0x7 << 4)

	)

403 
	#SYSCTL_RCC2_OSCSRC2_MOSC
 (0x0 << 4)

	)

404 
	#SYSCTL_RCC2_OSCSRC2_PIOSC
 (0x1 << 4)

	)

405 
	#SYSCTL_RCC2_OSCSRC2_PIOSC_D4
 (0x2 << 4)

	)

406 
	#SYSCTL_RCC2_OSCSRC2_30K
 (0x3 << 4)

	)

407 
	#SYSCTL_RCC2_OSCSRC2_32K768
 (0x7 << 4)

	)

413 
	#SYSCTL_MOSCCTL_NOXTAL
 (1 << 2)

	)

415 
	#SYSCTL_MOSCCTL_MOSCIM
 (1 << 1)

	)

417 
	#SYSCTL_MOSCCTL_CVAL
 (1 << 0)

	)

428 
	#SYSCTL_SYSPROP_FPU
 (1 << 0)

	)

434 
	#SYSCTL_PIOSCCAL_UTEN
 (1 << 31)

	)

436 
	#SYSCTL_PIOSCCAL_CAL
 (1 << 9)

	)

438 
	#SYSCTL_PIOSCCAL_UPDATE
 (1 << 8)

	)

440 
	#SYSCTL_PIOSCCAL_UT_MASK
 (0x7F << 0)

	)

446 
	#SYSCTL_PIOSCSTAT_DT_MASK
 (0x7F << 16)

	)

448 
	#SYSCTL_PIOSCSTAT_RESULT_MASK
 (0x3 << 8)

	)

450 
	#SYSCTL_PIOSCSTAT_CT_MASK
 (0x7F << 0)

	)

455 
	#SYSCTL_PLLFREQ0_MFRAC_MASK
 (0x3FF << 10)

	)

457 
	#SYSCTL_PLLFREQ0_MINT_MASK
 (0x3FF << 0)

	)

463 
	#SYSCTL_PLLFREQ1_Q_MASK
 (0x1F << 8)

	)

465 
	#SYSCTL_PLLFREQ1_N_MASK
 (0x1F << 0)

	)

471 
	#SYSCTL_PLLSTAT_LOCK
 (1 << 0)

	)

489 
	elm4f_˛kí
 {

493 
	mRCC_WD0
 = ((
uöt32_t
)&
SYSCTL_RCGCWD
 - 
SYSCTL_BASE
) << 5,

494 
	mRCC_WD1
,

496 
	mRCC_TIMER0
 = ((
uöt32_t
)&
SYSCTL_RCGCTIMER
 - 
SYSCTL_BASE
) << 5,

497 
	mRCC_TIMER1
,

498 
	mRCC_TIMER2
,

499 
	mRCC_TIMER3
,

500 
	mRCC_TIMER4
,

501 
	mRCC_TIMER5
,

503 
	mRCC_GPIOA
 = ((
uöt32_t
)&
SYSCTL_RCGCGPIO
 - 
SYSCTL_BASE
) << 5,

504 
	mRCC_GPIOB
,

505 
	mRCC_GPIOC
,

506 
	mRCC_GPIOD
,

507 
	mRCC_GPIOE
,

508 
	mRCC_GPIOF
,

509 
	mRCC_GPIOG
,

510 
	mRCC_GPIOH
,

511 
	mRCC_GPIOJ
,

512 
	mRCC_GPIOK
,

513 
	mRCC_GPIOL
,

514 
	mRCC_GPIOM
,

515 
	mRCC_GPION
,

516 
	mRCC_GPIOP
,

517 
	mRCC_GPIOQ
,

519 
	mRCC_DMA
 = ((
uöt32_t
)&
SYSCTL_RCGCDMA
 - 
SYSCTL_BASE
) << 5,

521 
	mRCC_HIB
 = ((
uöt32_t
)&
SYSCTL_RCGCGPIO
 - 
SYSCTL_BASE
) << 5,

523 
	mRCC_UART0
 = ((
uöt32_t
)&
SYSCTL_RCGCUART
 - 
SYSCTL_BASE
) << 5,

524 
	mRCC_UART1
,

525 
	mRCC_UART2
,

526 
	mRCC_UART3
,

527 
	mRCC_UART4
,

528 
	mRCC_UART5
,

529 
	mRCC_UART6
,

530 
	mRCC_UART7
,

532 
	mRCC_SSI0
 = ((
uöt32_t
)&
SYSCTL_RCGCSSI
 - 
SYSCTL_BASE
) << 5,

533 
	mRCC_SSI1
,

534 
	mRCC_SSI2
,

535 
	mRCC_SSI3
,

537 
	mRCC_I2C0
 = ((
uöt32_t
)&
SYSCTL_RCGCI2C
 - 
SYSCTL_BASE
) << 5,

538 
	mRCC_I2C1
,

539 
	mRCC_I2C2
,

540 
	mRCC_I2C3
,

541 
	mRCC_I2C4
,

542 
	mRCC_I2C5
,

544 
	mRCC_USB0
 = ((
uöt32_t
)&
SYSCTL_RCGCUSB
 - 
SYSCTL_BASE
) << 5,

546 
	mRCC_CAN0
 = ((
uöt32_t
)&
SYSCTL_RCGCCAN
 - 
SYSCTL_BASE
) << 5,

547 
	mRCC_CAN1
,

549 
	mRCC_ADC0
 = ((
uöt32_t
)&
SYSCTL_RCGCADC
 - 
SYSCTL_BASE
) << 5,

550 
	mRCC_ADC1
,

552 
	mRCC_ACMP0
 = ((
uöt32_t
)&
SYSCTL_RCGCACMP
 - 
SYSCTL_BASE
) << 5,

554 
	mRCC_PWM0
 = ((
uöt32_t
)&
SYSCTL_RCGCPWM
 - 
SYSCTL_BASE
) << 5,

555 
	mRCC_PWM1
,

557 
	mRCC_QEI0
 = ((
uöt32_t
)&
SYSCTL_RCGCQEI
 - 
SYSCTL_BASE
) << 5,

558 
	mRCC_QEI1
,

560 
	mRCC_EEPROM0
 = ((
uöt32_t
)&
SYSCTL_RCGCEEPROM
 - 
SYSCTL_BASE
) << 5,

562 
	mRCC_WTIMER0
 = ((
uöt32_t
)&
SYSCTL_RCGCWTIMER
 - 
SYSCTL_BASE
) << 5,

563 
	mRCC_WTIMER1
,

564 
	mRCC_WTIMER2
,

565 
	mRCC_WTIMER3
,

566 
	mRCC_WTIMER4
,

567 
	mRCC_WTIMER5
,

573 
	mSCC_WD0
 = ((
uöt32_t
)&
SYSCTL_SCGCWD
 - 
SYSCTL_BASE
) << 5,

574 
	mSCC_WD1
,

576 
	mSCC_TIMER0
 = ((
uöt32_t
)&
SYSCTL_SCGCTIMER
 - 
SYSCTL_BASE
) << 5,

577 
	mSCC_TIMER1
,

578 
	mSCC_TIMER2
,

579 
	mSCC_TIMER3
,

580 
	mSCC_TIMER4
,

581 
	mSCC_TIMER5
,

583 
	mSCC_GPIOA
 = ((
uöt32_t
)&
SYSCTL_SCGCGPIO
 - 
SYSCTL_BASE
) << 5,

584 
	mSCC_GPIOB
,

585 
	mSCC_GPIOC
,

586 
	mSCC_GPIOD
,

587 
	mSCC_GPIOE
,

588 
	mSCC_GPIOF
,

589 
	mSCC_GPIOG
,

590 
	mSCC_GPIOH
,

591 
	mSCC_GPIOJ
,

592 
	mSCC_GPIOK
,

593 
	mSCC_GPIOL
,

594 
	mSCC_GPIOM
,

595 
	mSCC_GPION
,

596 
	mSCC_GPIOP
,

597 
	mSCC_GPIOQ
,

599 
	mSCC_DMA
 = ((
uöt32_t
)&
SYSCTL_SCGCDMA
 - 
SYSCTL_BASE
) << 5,

601 
	mSCC_HIB
 = ((
uöt32_t
)&
SYSCTL_SCGCGPIO
 - 
SYSCTL_BASE
) << 5,

603 
	mSCC_UART0
 = ((
uöt32_t
)&
SYSCTL_SCGCUART
 - 
SYSCTL_BASE
) << 5,

604 
	mSCC_UART1
,

605 
	mSCC_UART2
,

606 
	mSCC_UART3
,

607 
	mSCC_UART4
,

608 
	mSCC_UART5
,

609 
	mSCC_UART6
,

610 
	mSCC_UART7
,

612 
	mSCC_SSI0
 = ((
uöt32_t
)&
SYSCTL_SCGCSSI
 - 
SYSCTL_BASE
) << 5,

613 
	mSCC_SSI1
,

614 
	mSCC_SSI2
,

615 
	mSCC_SSI3
,

617 
	mSCC_I2C0
 = ((
uöt32_t
)&
SYSCTL_SCGCI2C
 - 
SYSCTL_BASE
) << 5,

618 
	mSCC_I2C1
,

619 
	mSCC_I2C2
,

620 
	mSCC_I2C3
,

621 
	mSCC_I2C4
,

622 
	mSCC_I2C5
,

624 
	mSCC_USB0
 = ((
uöt32_t
)&
SYSCTL_SCGCUSB
 - 
SYSCTL_BASE
) << 5,

626 
	mSCC_CAN0
 = ((
uöt32_t
)&
SYSCTL_SCGCCAN
 - 
SYSCTL_BASE
) << 5,

627 
	mSCC_CAN1
,

629 
	mSCC_ADC0
 = ((
uöt32_t
)&
SYSCTL_SCGCADC
 - 
SYSCTL_BASE
) << 5,

630 
	mSCC_ADC1
,

632 
	mSCC_ACMP0
 = ((
uöt32_t
)&
SYSCTL_SCGCACMP
 - 
SYSCTL_BASE
) << 5,

634 
	mSCC_PWM0
 = ((
uöt32_t
)&
SYSCTL_SCGCPWM
 - 
SYSCTL_BASE
) << 5,

635 
	mSCC_PWM1
,

637 
	mSCC_QEI0
 = ((
uöt32_t
)&
SYSCTL_SCGCQEI
 - 
SYSCTL_BASE
) << 5,

638 
	mSCC_QEI1
,

640 
	mSCC_EEPROM0
 = ((
uöt32_t
)&
SYSCTL_SCGCEEPROM
 - 
SYSCTL_BASE
) << 5,

642 
	mSCC_WTIMER0
 = ((
uöt32_t
)&
SYSCTL_SCGCWTIMER
 - 
SYSCTL_BASE
) << 5,

643 
	mSCC_WTIMER1
,

644 
	mSCC_WTIMER2
,

645 
	mSCC_WTIMER3
,

646 
	mSCC_WTIMER4
,

647 
	mSCC_WTIMER5
,

652 
	mDCC_WD0
 = ((
uöt32_t
)&
SYSCTL_DCGCWD
 - 
SYSCTL_BASE
) << 5,

653 
	mDCC_WD1
,

655 
	mDCC_TIMER0
 = ((
uöt32_t
)&
SYSCTL_DCGCTIMER
 - 
SYSCTL_BASE
) << 5,

656 
	mDCC_TIMER1
,

657 
	mDCC_TIMER2
,

658 
	mDCC_TIMER3
,

659 
	mDCC_TIMER4
,

660 
	mDCC_TIMER5
,

662 
	mDCC_GPIOA
 = ((
uöt32_t
)&
SYSCTL_DCGCGPIO
 - 
SYSCTL_BASE
) << 5,

663 
	mDCC_GPIOB
,

664 
	mDCC_GPIOC
,

665 
	mDCC_GPIOD
,

666 
	mDCC_GPIOE
,

667 
	mDCC_GPIOF
,

668 
	mDCC_GPIOG
,

669 
	mDCC_GPIOH
,

670 
	mDCC_GPIOJ
,

671 
	mDCC_GPIOK
,

672 
	mDCC_GPIOL
,

673 
	mDCC_GPIOM
,

674 
	mDCC_GPION
,

675 
	mDCC_GPIOP
,

676 
	mDCC_GPIOQ
,

678 
	mDCC_DMA
 = ((
uöt32_t
)&
SYSCTL_DCGCDMA
 - 
SYSCTL_BASE
) << 5,

680 
	mDCC_HIB
 = ((
uöt32_t
)&
SYSCTL_DCGCGPIO
 - 
SYSCTL_BASE
) << 5,

682 
	mDCC_UART0
 = ((
uöt32_t
)&
SYSCTL_DCGCUART
 - 
SYSCTL_BASE
) << 5,

683 
	mDCC_UART1
,

684 
	mDCC_UART2
,

685 
	mDCC_UART3
,

686 
	mDCC_UART4
,

687 
	mDCC_UART5
,

688 
	mDCC_UART6
,

689 
	mDCC_UART7
,

691 
	mDCC_SSI0
 = ((
uöt32_t
)&
SYSCTL_DCGCSSI
 - 
SYSCTL_BASE
) << 5,

692 
	mDCC_SSI1
,

693 
	mDCC_SSI2
,

694 
	mDCC_SSI3
,

696 
	mDCC_I2C0
 = ((
uöt32_t
)&
SYSCTL_DCGCI2C
 - 
SYSCTL_BASE
) << 5,

697 
	mDCC_I2C1
,

698 
	mDCC_I2C2
,

699 
	mDCC_I2C3
,

700 
	mDCC_I2C4
,

701 
	mDCC_I2C5
,

703 
	mDCC_USB0
 = ((
uöt32_t
)&
SYSCTL_DCGCUSB
 - 
SYSCTL_BASE
) << 5,

705 
	mDCC_CAN0
 = ((
uöt32_t
)&
SYSCTL_DCGCCAN
 - 
SYSCTL_BASE
) << 5,

706 
	mDCC_CAN1
,

708 
	mDCC_ADC0
 = ((
uöt32_t
)&
SYSCTL_DCGCADC
 - 
SYSCTL_BASE
) << 5,

709 
	mDCC_ADC1
,

711 
	mDCC_ACMP0
 = ((
uöt32_t
)&
SYSCTL_DCGCACMP
 - 
SYSCTL_BASE
) << 5,

713 
	mDCC_PWM0
 = ((
uöt32_t
)&
SYSCTL_DCGCPWM
 - 
SYSCTL_BASE
) << 5,

714 
	mDCC_PWM1
,

716 
	mDCC_QEI0
 = ((
uöt32_t
)&
SYSCTL_DCGCQEI
 - 
SYSCTL_BASE
) << 5,

717 
	mDCC_QEI1
,

719 
	mDCC_EEPROM0
 = ((
uöt32_t
)&
SYSCTL_DCGCEEPROM
 - 
SYSCTL_BASE
) << 5,

721 
	mDCC_WTIMER0
 = ((
uöt32_t
)&
SYSCTL_DCGCWTIMER
 - 
SYSCTL_BASE
) << 5,

722 
	mDCC_WTIMER1
,

723 
	mDCC_WTIMER2
,

724 
	mDCC_WTIMER3
,

725 
	mDCC_WTIMER4
,

726 
	mDCC_WTIMER5
,

733 
BEGIN_DECLS


735 
≥rùh_˛ock_íabÀ
(
lm4f_˛kí
 
≥rùh
);

736 
≥rùh_˛ock_dißbÀ
(
lm4f_˛kí
 
≥rùh
);

738 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/lm4f/timer.h

31 #¥agm®
⁄˚


33 
	~<lib›ícm3/cm3/comm⁄.h
>

34 
	~<lib›ícm3/lm4f/mem‹ym≠.h
>

43 
	#GPTMCFG
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0)

	)

45 
	#GPTMTAMR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x4)

	)

47 
	#GPTMTBMR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x8)

	)

49 
	#GPTMCTL
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0xc)

	)

51 
	#GPTMSYNC
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x10)

	)

53 
	#GPTMIMR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x18)

	)

55 
	#GPTMRIS
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x1c)

	)

57 
	#GPTMMIS
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x20)

	)

59 
	#GPTMICR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x24)

	)

61 
	#GPTMTAILR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x28)

	)

63 
	#GPTMTBILR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x2c)

	)

65 
	#GPTMTAMATCHR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x30)

	)

67 
	#GPTMTBMATCHR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x34)

	)

69 
	#GPTMTAPR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x38)

	)

71 
	#GPTMTBPR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x3c)

	)

73 
	#GPTMTAPMR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x40)

	)

75 
	#GPTMTBPMR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x44)

	)

77 
	#GPTMTAR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x48)

	)

79 
	#GPTMTBR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x4c)

	)

81 
	#GPTMTAV
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x50)

	)

83 
	#GPTMTBV
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x54)

	)

85 
	#GPTMRTCPD
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x58)

	)

87 
	#GPTMTAPS
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x5c)

	)

89 
	#GPTMTBPS
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x60)

	)

91 
	#GPTMTAPV
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x64)

	)

93 
	#GPTMTBPV
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x68)

	)

95 
	#GPTMPP
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0xfc0)

	)

	@lib/libopencm3/include/libopencm3/lm4f/uart.h

36 #i‚de‡
LIBOPENCM3_LM4F_UART_H


37 
	#LIBOPENCM3_LM4F_UART_H


	)

41 
	~<lib›ícm3/lm4f/mem‹ym≠.h
>

42 
	~<lib›ícm3/cm3/comm⁄.h
>

49 
	#UART0
 
UART0_BASE


	)

50 
	#UART1
 
UART1_BASE


	)

51 
	#UART2
 
UART2_BASE


	)

52 
	#UART3
 
UART3_BASE


	)

53 
	#UART4
 
UART4_BASE


	)

54 
	#UART5
 
UART5_BASE


	)

55 
	#UART6
 
UART6_BASE


	)

56 
	#UART7
 
UART7_BASE


	)

64 
	#UART_DR
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0x00)

	)

67 
	#UART_RSR
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0x04)

	)

68 
	#UART_ECR
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0x04)

	)

71 
	#UART_FR
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0x18)

	)

74 
	#UART_ILPR
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0x20)

	)

77 
	#UART_IBRD
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0x24)

	)

80 
	#UART_FBRD
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0x28)

	)

83 
	#UART_LCRH
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0x2C)

	)

86 
	#UART_CTL
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0x30)

	)

89 
	#UART_IFLS
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0x34)

	)

92 
	#UART_IM
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0x38)

	)

95 
	#UART_RIS
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0x3C)

	)

98 
	#UART_MIS
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0x40)

	)

101 
	#UART_ICR
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0x44)

	)

104 
	#UART_DMACTL
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0x48)

	)

107 
	#UART_LCTL
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0x90)

	)

110 
	#UART_LSS
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0x94)

	)

113 
	#UART_LTIM
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0x98)

	)

116 
	#UART_9BITADDR
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0xA4)

	)

119 
	#UART_9BITAMASK
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0xA8)

	)

122 
	#UART_PP
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0xFC0)

	)

125 
	#UART_CC
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0xFC8)

	)

128 
	#UART_PERIPH_ID4
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0xFD0)

	)

131 
	#UART_PERIPH_ID5
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0xFD4)

	)

134 
	#UART_PERIPH_ID6
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0xFD8)

	)

137 
	#UART_PERIPH_ID7
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0xFDC)

	)

140 
	#UART_PERIPH_ID0
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0xFE0)

	)

143 
	#UART_PERIPH_ID1
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0xFE4)

	)

146 
	#UART_PERIPH_ID2
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0xFE8)

	)

149 
	#UART_PERIPH_ID3
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0xFEC)

	)

152 
	#UART_PCELL_ID0
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0xFF0)

	)

155 
	#UART_PCELL_ID1
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0xFF4)

	)

158 
	#UART_PCELL_ID2
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0xFF8)

	)

161 
	#UART_PCELL_ID3
(
u¨t_ba£
Ë
	`MMIO32
((u¨t_ba£Ë+ 0xFFC)

	)

168 
	#UART_DR_OE
 (1 << 11)

	)

170 
	#UART_DR_BE
 (1 << 10)

	)

172 
	#UART_DR_PE
 (1 << 9)

	)

174 
	#UART_DR_FE
 (1 << 8)

	)

176 
	#UART_DR_DATA_MASK
 (0xFF << 0)

	)

182 
	#UART_RSR_OE
 (1 << 3)

	)

184 
	#UART_RSR_BE
 (1 << 2)

	)

186 
	#UART_RSR_PE
 (1 << 1)

	)

188 
	#UART_RSR_FE
 (1 << 0)

	)

194 
	#UART_FR_TXFE
 (1 << 7)

	)

196 
	#UART_FR_RXFF
 (1 << 6)

	)

198 
	#UART_FR_TXFF
 (1 << 5)

	)

200 
	#UART_FR_RXFE
 (1 << 4)

	)

202 
	#UART_FR_BUSY
 (1 << 3)

	)

204 
	#UART_FR_CTS
 (1 << 0)

	)

210 
	#UART_LCRH_SPS
 (1 << 7)

	)

212 
	#UART_LCRH_WLEN_MASK
 (3 << 5)

	)

213 
	#UART_LCRH_WLEN_5
 (0 << 5)

	)

214 
	#UART_LCRH_WLEN_6
 (1 << 5)

	)

215 
	#UART_LCRH_WLEN_7
 (2 << 5)

	)

216 
	#UART_LCRH_WLEN_8
 (3 << 5)

	)

218 
	#UART_LCRH_FEN
 (1 << 4)

	)

220 
	#UART_LCRH_STP2
 (1 << 3)

	)

222 
	#UART_LCRH_EPS
 (1 << 2)

	)

224 
	#UART_LCRH_PEN
 (1 << 1)

	)

226 
	#UART_LCRH_BRK
 (1 << 0)

	)

232 
	#UART_CTL_CTSEN
 (1 << 15)

	)

234 
	#UART_CTL_RTSEN
 (1 << 14)

	)

236 
	#UART_CTL_RTS
 (1 << 11)

	)

238 
	#UART_CTL_DTR
 (1 << 10)

	)

240 
	#UART_CTL_RXE
 (1 << 9)

	)

242 
	#UART_CTL_TXE
 (1 << 8)

	)

244 
	#UART_CTL_LBE
 (1 << 7)

	)

246 
	#UART_CTL_LIN
 (1 << 6)

	)

248 
	#UART_CTL_HSE
 (1 << 5)

	)

250 
	#UART_CTL_EOT
 (1 << 4)

	)

252 
	#UART_CTL_SMART
 (1 << 3)

	)

254 
	#UART_CTL_SIRLIP
 (1 << 2)

	)

256 
	#UART_CTL_SIREN
 (1 << 1)

	)

258 
	#UART_CTL_UARTEN
 (1 << 0)

	)

264 
	#UART_IFLS_RXIFLSEL_MASK
 (7 << 3)

	)

265 
	#UART_IFLS_RXIFLSEL_1_8
 (0 << 3)

	)

266 
	#UART_IFLS_RXIFLSEL_1_4
 (1 << 3)

	)

267 
	#UART_IFLS_RXIFLSEL_1_2
 (2 << 3)

	)

268 
	#UART_IFLS_RXIFLSEL_3_4
 (3 << 3)

	)

269 
	#UART_IFLS_RXIFLSEL_7_8
 (4 << 3)

	)

271 
	#UART_IFLS_TXIFLSEL_MASK
 (7 << 0)

	)

272 
	#UART_IFLS_TXIFLSEL_7_8
 (0 << 0)

	)

273 
	#UART_IFLS_TXIFLSEL_3_4
 (1 << 0)

	)

274 
	#UART_IFLS_TXIFLSEL_1_2
 (2 << 0)

	)

275 
	#UART_IFLS_TXIFLSEL_1_4
 (3 << 0)

	)

276 
	#UART_IFLS_TXIFLSEL_1_8
 (4 << 0)

	)

285 
	#UART_IM_LME5IM
 (1 << 15)

	)

287 
	#UART_IM_LME1IM
 (1 << 14)

	)

289 
	#UART_IM_LMSBIM
 (1 << 13)

	)

291 
	#UART_IM_9BITIM
 (1 << 12)

	)

293 
	#UART_IM_OEIM
 (1 << 10)

	)

295 
	#UART_IM_BEIM
 (1 << 9)

	)

297 
	#UART_IM_PEIM
 (1 << 8)

	)

299 
	#UART_IM_FEIM
 (1 << 7)

	)

301 
	#UART_IM_RTIM
 (1 << 6)

	)

303 
	#UART_IM_TXIM
 (1 << 5)

	)

305 
	#UART_IM_RXIM
 (1 << 4)

	)

307 
	#UART_IM_DSRIM
 (1 << 3)

	)

309 
	#UART_IM_DCDIM
 (1 << 2)

	)

311 
	#UART_IM_CTSIM
 (1 << 1)

	)

313 
	#UART_IM_RIIM
 (1 << 0)

	)

319 
	#UART_DMACTL_DMAERR
 (1 << 2)

	)

321 
	#UART_DMACTL_TXDMAE
 (1 << 1)

	)

323 
	#UART_DMACTL_RXDMAE
 (1 << 0)

	)

329 
	#UART_LCTL_BLEN_MASK
 (3 << 4)

	)

330 
	#UART_LCTL_BLEN_16T
 (3 << 4)

	)

331 
	#UART_LCTL_BLEN_15T
 (2 << 4)

	)

332 
	#UART_LCTL_BLEN_14T
 (1 << 4)

	)

333 
	#UART_LCTL_BLEN_13T
 (0 << 4)

	)

335 
	#UART_LCTL_MASTER
 (1 << 0)

	)

341 
	#UART_UART_9BITADDR_9BITEN
 (1 << 15)

	)

343 
	#UART_UART_9BITADDR_ADDR_MASK
 (0xFF << 0)

	)

349 
	#UART_UART_PP_NB
 (1 << 1)

	)

351 
	#UART_UART_PP_SC
 (1 << 0)

	)

357 
	#UART_CC_CS_MASK
 (0xF << 0)

	)

358 
	#UART_CC_CS_SYSCLK
 (0x0 << 0)

	)

359 
	#UART_CC_CS_PIOSC
 (0x5 << 0)

	)

364 
	eu¨t_∑rôy
 {

365 
	mUART_PARITY_NONE
,

366 
	mUART_PARITY_ODD
,

367 
	mUART_PARITY_EVEN
,

368 
	mUART_PARITY_STICK_0
,

369 
	mUART_PARITY_STICK_1
,

372 
	eu¨t_Êow˘l
 {

373 
	mUART_FLOWCTL_NONE
,

374 
	mUART_FLOWCTL_RTS
,

375 
	mUART_FLOWCTL_CTS
,

376 
	mUART_FLOWCTL_RTS_CTS
,

385 
	eu¨t_öãºu±_Êag
 {

387 
	mUART_INT_LME5
 = 
UART_IM_LME5IM
,

388 
	mUART_INT_LME1
 = 
UART_IM_LME1IM
,

389 
	mUART_INT_LMSB
 = 
UART_IM_LMSBIM
,

390 
	mUART_INT_9BIT
 = 
UART_IM_9BITIM
,

391 
	mUART_INT_OE
 = 
UART_IM_OEIM
,

392 
	mUART_INT_BE
 = 
UART_IM_BEIM
,

393 
	mUART_INT_PE
 = 
UART_IM_PEIM
,

394 
	mUART_INT_FE
 = 
UART_IM_FEIM
,

395 
	mUART_INT_RT
 = 
UART_IM_RTIM
,

396 
	mUART_INT_TX
 = 
UART_IM_TXIM
,

397 
	mUART_INT_RX
 = 
UART_IM_RXIM
,

398 
	mUART_INT_DSR
 = 
UART_IM_DSRIM
,

399 
	mUART_INT_DCD
 = 
UART_IM_DCDIM
,

400 
	mUART_INT_CTS
 = 
UART_IM_CTSIM
,

401 
	mUART_INT_RI
 = 
UART_IM_RIIM
,

412 
	eu¨t_fifo_rx_åiggî_Àvñ
 {

413 
	mUART_FIFO_RX_TRIG_1_8
 = 
UART_IFLS_RXIFLSEL_1_8
,

414 
	mUART_FIFO_RX_TRIG_1_4
 = 
UART_IFLS_RXIFLSEL_1_4
,

415 
	mUART_FIFO_RX_TRIG_1_2
 = 
UART_IFLS_RXIFLSEL_1_2
,

416 
	mUART_FIFO_RX_TRIG_3_4
 = 
UART_IFLS_RXIFLSEL_3_4
,

417 
	mUART_FIFO_RX_TRIG_7_8
 = 
UART_IFLS_RXIFLSEL_7_8


432 
	eu¨t_fifo_tx_åiggî_Àvñ
 {

433 
	mUART_FIFO_TX_TRIG_7_8
 = 
UART_IFLS_TXIFLSEL_7_8
,

434 
	mUART_FIFO_TX_TRIG_3_4
 = 
UART_IFLS_TXIFLSEL_3_4
,

435 
	mUART_FIFO_TX_TRIG_1_2
 = 
UART_IFLS_TXIFLSEL_1_2
,

436 
	mUART_FIFO_TX_TRIG_1_4
 = 
UART_IFLS_TXIFLSEL_1_4
,

437 
	mUART_FIFO_TX_TRIG_1_8
 = 
UART_IFLS_TXIFLSEL_1_8


443 
BEGIN_DECLS


445 
u¨t_£t_baudøã
(
uöt32_t
 
u¨t
, uöt32_à
baud
);

446 
u¨t_£t_d©abôs
(
uöt32_t
 
u¨t
, 
uöt8_t
 
d©abôs
);

447 
u¨t_£t_°›bôs
(
uöt32_t
 
u¨t
, 
uöt8_t
 
°›bôs
);

448 
u¨t_£t_∑rôy
(
uöt32_t
 
u¨t
, 
u¨t_∑rôy
 
∑rôy
);

449 
u¨t_£t_mode
(
uöt32_t
 
u¨t
, uöt32_à
mode
);

450 
u¨t_£t_Êow_c⁄åﬁ
(
uöt32_t
 
u¨t
, 
u¨t_Êow˘l
 
Êow
);

451 
u¨t_íabÀ
(
uöt32_t
 
u¨t
);

452 
u¨t_dißbÀ
(
uöt32_t
 
u¨t
);

453 
u¨t_˛ock_‰om_piosc
(
uöt32_t
 
u¨t
);

454 
u¨t_˛ock_‰om_sys˛k
(
uöt32_t
 
u¨t
);

456 
u¨t_£nd
(
uöt32_t
 
u¨t
, 
uöt16_t
 
d©a
);

457 
uöt16_t
 
u¨t_ªcv
(
uöt32_t
 
u¨t
);

458 
u¨t_waô_£nd_ªady
(
uöt32_t
 
u¨t
);

459 
u¨t_waô_ªcv_ªady
(
uöt32_t
 
u¨t
);

460 
u¨t_£nd_blockög
(
uöt32_t
 
u¨t
, 
uöt16_t
 
d©a
);

461 
uöt16_t
 
u¨t_ªcv_blockög
(
uöt32_t
 
u¨t
);

463 
u¨t_íabÀ_rx_dma
(
uöt32_t
 
u¨t
);

464 
u¨t_dißbÀ_rx_dma
(
uöt32_t
 
u¨t
);

465 
u¨t_íabÀ_tx_dma
(
uöt32_t
 
u¨t
);

466 
u¨t_dißbÀ_tx_dma
(
uöt32_t
 
u¨t
);

468 
u¨t_íabÀ_fifo
(
uöt32_t
 
u¨t
);

469 
u¨t_dißbÀ_fifo
(
uöt32_t
 
u¨t
);

470 
u¨t_£t_fifo_åiggî_Àvñs
(
uöt32_t
 
u¨t
,

471 
u¨t_fifo_rx_åiggî_Àvñ
 
rx_Àvñ
,

472 
u¨t_fifo_tx_åiggî_Àvñ
 
tx_Àvñ
);

482 
ölöe


483 
boﬁ
 
	$u¨t_is_tx_fifo_fuŒ
(
uöt32_t
 
u¨t
)

485  
	`UART_FR
(
u¨t
Ë& 
UART_FR_TXFF
;

486 
	}
}

494 
ölöe


495 
boﬁ
 
	$u¨t_is_tx_fifo_em±y
(
uöt32_t
 
u¨t
)

497  
	`UART_FR
(
u¨t
Ë& 
UART_FR_TXFE
;

498 
	}
}

505 
ölöe


506 
boﬁ
 
	$u¨t_is_rx_fifo_fuŒ
(
uöt32_t
 
u¨t
)

508  
	`UART_FR
(
u¨t
Ë& 
UART_FR_RXFF
;

509 
	}
}

516 
ölöe


517 
boﬁ
 
	$u¨t_is_rx_fifo_em±y
(
uöt32_t
 
u¨t
)

519  
	`UART_FR
(
u¨t
Ë& 
UART_FR_RXFE
;

520 
	}
}

523 
u¨t_íabÀ_öãºu±s
(
uöt32_t
 
u¨t
, 
u¨t_öãºu±_Êag
 
öts
);

524 
u¨t_dißbÀ_öãºu±s
(
uöt32_t
 
u¨t
, 
u¨t_öãºu±_Êag
 
öts
);

525 
u¨t_íabÀ_rx_öãºu±
(
uöt32_t
 
u¨t
);

526 
u¨t_dißbÀ_rx_öãºu±
(
uöt32_t
 
u¨t
);

527 
u¨t_íabÀ_tx_öãºu±
(
uöt32_t
 
u¨t
);

528 
u¨t_dißbÀ_tx_öãºu±
(
uöt32_t
 
u¨t
);

529 
u¨t_˛ór_öãºu±_Êag
(
uöt32_t
 
u¨t
, 
u¨t_öãºu±_Êag
 
öts
);

539 
ölöe


540 
boﬁ
 
	$u¨t_is_öãºu±_sour˚
(
uöt32_t
 
u¨t
, 
u¨t_öãºu±_Êag
 
sour˚
)

542  
	`UART_MIS
(
u¨t
Ë& 
sour˚
;

543 
	}
}

546 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/lm4f/usb.h

36 #i‚de‡
LIBOPENCM3_LM4F_USB_H


37 
	#LIBOPENCM3_LM4F_USB_H


	)

41 
	~<lib›ícm3/lm4f/mem‹ym≠.h
>

42 
	~<lib›ícm3/cm3/comm⁄.h
>

49 
	#USB_FADDR
 
	`MMIO8
(
USB_BASE
 + 0x00)

	)

52 
	#USB_POWER
 
	`MMIO8
(
USB_BASE
 + 0x01)

	)

55 
	#USB_TXIS
 
	`MMIO16
(
USB_BASE
 + 0x02)

	)

58 
	#USB_RXIS
 
	`MMIO16
(
USB_BASE
 + 0x04)

	)

61 
	#USB_TXIE
 
	`MMIO16
(
USB_BASE
 + 0x06)

	)

64 
	#USB_RXIE
 
	`MMIO16
(
USB_BASE
 + 0x08)

	)

67 
	#USB_IS
 
	`MMIO8
(
USB_BASE
 + 0x0A)

	)

70 
	#USB_IE
 
	`MMIO8
(
USB_BASE
 + 0x0B)

	)

73 
	#USB_FRAME
 
	`MMIO16
(
USB_BASE
 + 0x0C)

	)

76 
	#USB_EPIDX
 
	`MMIO8
(
USB_BASE
 + 0x0E)

	)

79 
	#USB_TEST
 
	`MMIO8
(
USB_BASE
 + 0x0F)

	)

82 
	#USB_FIFO8
(
n
Ë
	`MMIO8
(
USB_BASE
 + 0x20 + (n)*0x04)

	)

83 
	#USB_FIFO16
(
n
Ë
	`MMIO16
(
USB_BASE
 + 0x20 + (n)*0x04)

	)

84 
	#USB_FIFO32
(
n
Ë
	`MMIO32
(
USB_BASE
 + 0x20 + (n)*0x04)

	)

87 
	#USB_TXFIFOSZ
 
	`MMIO8
(
USB_BASE
 + 0x62)

	)

90 
	#USB_RXFIFOSZ
 
	`MMIO8
(
USB_BASE
 + 0x63)

	)

93 
	#USB_TXFIFOADD
 
	`MMIO16
(
USB_BASE
 + 0x64)

	)

96 
	#USB_RXFIFOADD
 
	`MMIO16
(
USB_BASE
 + 0x66)

	)

99 
	#USB_CONTIM
 
	`MMIO8
(
USB_BASE
 + 0x7A)

	)

102 
	#USB_FSEOF
 
	`MMIO8
(
USB_BASE
 + 0x7D)

	)

105 
	#USB_LSEOF
 
	`MMIO8
(
USB_BASE
 + 0x7E)

	)

108 
	#USB_CSRL0
 
	`MMIO8
(
USB_BASE
 + 0x102)

	)

111 
	#USB_CSRH0
 
	`MMIO8
(
USB_BASE
 + 0x103)

	)

114 
	#USB_COUNT0
 
	`MMIO8
(
USB_BASE
 + 0x108)

	)

117 
	#USB_TXMAXP
(
n
Ë
	`MMIO16
(
USB_BASE
 + 0x100 + (n)*0x10)

	)

120 
	#USB_TXCSRL
(
n
Ë
	`MMIO8
(
USB_BASE
 + 0x102 + (n)*0x10)

	)

123 
	#USB_TXCSRH
(
n
Ë
	`MMIO8
(
USB_BASE
 + 0x103 + (n)*0x10)

	)

126 
	#USB_RXMAXP
(
n
Ë
	`MMIO16
(
USB_BASE
 + 0x104 + (n)*0x10)

	)

129 
	#USB_RXCSRL
(
n
Ë
	`MMIO8
(
USB_BASE
 + 0x106 + (n)*0x10)

	)

132 
	#USB_RXCSRH
(
n
Ë
	`MMIO8
(
USB_BASE
 + 0x107 + (n)*0x10)

	)

135 
	#USB_RXCOUNT
(
n
Ë
	`MMIO16
(
USB_BASE
 + 0x108 + (n)*0x10)

	)

138 
	#USB_RXDPKTBUFDIS
 
	`MMIO16
(
USB_BASE
 + 0x340)

	)

141 
	#USB_TXDPKTBUFDIS
 
	`MMIO16
(
USB_BASE
 + 0x342)

	)

144 
	#USB_DRRIS
 
	`MMIO32
(
USB_BASE
 + 0x410)

	)

147 
	#USB_DRIM
 
	`MMIO32
(
USB_BASE
 + 0x414)

	)

150 
	#USB_DRISC
 
	`MMIO32
(
USB_BASE
 + 0x418)

	)

153 
	#USB_DMASEL
 
	`MMIO32
(
USB_BASE
 + 0x450)

	)

156 
	#USB_PP
 
	`MMIO32
(
USB_BASE
 + 0xFC0)

	)

163 
	#USB_FADDR_FUNCADDR_MASK
 (0x3‡<< 0)

	)

169 
	#USB_POWER_ISOUP
 (1 << 7)

	)

171 
	#USB_POWER_SOFTCONN
 (1 << 6)

	)

173 
	#USB_POWER_RESET
 (1 << 3)

	)

175 
	#USB_POWER_RESUME
 (1 << 2)

	)

177 
	#USB_POWER_SUSPEND
 (1 << 1)

	)

179 
	#USB_POWER_PWRDNPHY
 (1 << 0)

	)

186 
	#USB_EP7
 (1 << 7)

	)

187 
	#USB_EP6
 (1 << 6)

	)

188 
	#USB_EP5
 (1 << 5)

	)

189 
	#USB_EP4
 (1 << 4)

	)

190 
	#USB_EP3
 (1 << 3)

	)

191 
	#USB_EP2
 (1 << 2)

	)

192 
	#USB_EP1
 (1 << 1)

	)

193 
	#USB_EP0
 (1 << 0)

	)

201 
	#USB_IM_DISCON
 (1 << 5)

	)

203 
	#USB_IM_SOF
 (1 << 3)

	)

205 
	#USB_IM_RESET
 (1 << 2)

	)

207 
	#USB_IM_RESUME
 (1 << 1)

	)

209 
	#USB_IM_SUSPEND
 (1 << 0)

	)

215 
	#USB_FRAME_MASK
 (0x03FF)

	)

221 
	#USB_EPIDX_MASK
 (0x0F)

	)

227 
	#USB_TEST_FIFOACC
 (1 << 6)

	)

229 
	#USB_TEST_FORCEFS
 (1 << 5)

	)

235 
	#USB_FIFOSZ_DPB
 (1 << 4)

	)

237 
	#USB_FIFOSZ_SIZE_MASK
 (0x0F << 0)

	)

238 
	#USB_FIFOSZ_SIZE_8
 (0x00 << 0)

	)

239 
	#USB_FIFOSZ_SIZE_16
 (0x01 << 0)

	)

240 
	#USB_FIFOSZ_SIZE_32
 (0x02 << 0)

	)

241 
	#USB_FIFOSZ_SIZE_64
 (0x03 << 0)

	)

242 
	#USB_FIFOSZ_SIZE_128
 (0x04 << 0)

	)

243 
	#USB_FIFOSZ_SIZE_256
 (0x05 << 0)

	)

244 
	#USB_FIFOSZ_SIZE_512
 (0x06 << 0)

	)

245 
	#USB_FIFOSZ_SIZE_1024
 (0x07 << 0)

	)

246 
	#USB_FIFOSZ_SIZE_2048
 (0x08 << 0)

	)

253 
	#USB_CONTIM_WTCON_MASK
 (0x0F << 4)

	)

255 
	#USB_CONTIM_WTID_MASK
 (0x0F << 0)

	)

261 
	#USB_CSRL0_SETENDC
 (1 << 7)

	)

263 
	#USB_CSRL0_RXRDYC
 (1 << 6)

	)

265 
	#USB_CSRL0_STALL
 (1 << 5)

	)

267 
	#USB_CSRL0_SETEND
 (1 << 4)

	)

269 
	#USB_CSRL0_DATAEND
 (1 << 3)

	)

271 
	#USB_CSRL0_STALLED
 (1 << 2)

	)

273 
	#USB_CSRL0_TXRDY
 (1 << 1)

	)

275 
	#USB_CSRL0_RXRDY
 (1 << 0)

	)

281 
	#USB_CSRH0_FLUSH
 (1 << 0)

	)

287 
	#USB_TXCSRL_CLRDT
 (1 << 6)

	)

289 
	#USB_TXCSRL_STALLED
 (1 << 5)

	)

291 
	#USB_TXCSRL_STALL
 (1 << 4)

	)

293 
	#USB_TXCSRL_FLUSH
 (1 << 3)

	)

295 
	#USB_TXCSRL_UNDRN
 (1 << 2)

	)

297 
	#USB_TXCSRL_FIFONE
 (1 << 1)

	)

299 
	#USB_TXCSRL_TXRDY
 (1 << 0)

	)

305 
	#USB_TXCSRH_AUTOSET
 (1 << 7)

	)

307 
	#USB_TXCSRH_ISO
 (1 << 6)

	)

309 
	#USB_TXCSRH_MODE
 (1 << 5)

	)

311 
	#USB_TXCSRH_DMAEN
 (1 << 4)

	)

313 
	#USB_TXCSRH_FDT
 (1 << 3)

	)

315 
	#USB_TXCSRH_DMAMOD
 (1 << 2)

	)

321 
	#USB_RXCSRL_CLRDT
 (1 << 7)

	)

323 
	#USB_RXCSRL_STALLED
 (1 << 6)

	)

325 
	#USB_RXCSRL_STALL
 (1 << 5)

	)

327 
	#USB_RXCSRL_FLUSH
 (1 << 4)

	)

329 
	#USB_RXCSRL_DATAERR
 (1 << 2)

	)

331 
	#USB_RXCSRL_OVER
 (1 << 2)

	)

333 
	#USB_RXCSRL_FULL
 (1 << 1)

	)

335 
	#USB_RXCSRL_RXRDY
 (1 << 0)

	)

341 
	#USB_RXCSRH_AUTOCL
 (1 << 7)

	)

343 
	#USB_RXCSRH_ISO
 (1 << 6)

	)

345 
	#USB_RXCSRH_DMAEN
 (1 << 5)

	)

347 
	#USB_RXCSRH_PIDERR
 (1 << 4)

	)

349 
	#USB_RXCSRH_DMAMOD
 (1 << 3)

	)

355 
	#USB_DRRIS_RESUME
 (1 << 0)

	)

361 
	#USB_DRIM_RESUME
 (1 << 0)

	)

367 
	#USB_DRISC_RESUME
 (1 << 0)

	)

373 
	#USB_PP_ECNT_MASK
 (0xFF << 8)

	)

375 
	#USB_PP_USB_MASK
 (0x03 << 6)

	)

376 
	#USB_PP_USB_NA
 (0x00 << 6)

	)

377 
	#USB_PP_USB_DEVICE
 (0x01 << 6)

	)

378 
	#USB_PP_USB_HOST
 (0x02 << 6)

	)

379 
	#USB_PP_USB_OTG
 (0x03 << 6)

	)

381 
	#USB_PP_PHY
 (1 << 4)

	)

383 
	#USB_PP_TYPE_MASK
 (0x0F << 0)

	)

388 
	eusb_öãºu±
 {

389 
	mUSB_INT_DISCON
 = 
USB_IM_DISCON
,

390 
	mUSB_INT_SOF
 = 
USB_IM_SOF
,

391 
	mUSB_INT_RESET
 = 
USB_IM_RESET
,

392 
	mUSB_INT_RESUME
 = 
USB_IM_RESUME
,

393 
	mUSB_INT_SUSPEND
 = 
USB_IM_SUSPEND
,

396 
	eusb_ï_öãºu±
 {

397 
	mUSB_EP0_INT
 = 
USB_EP0
,

398 
	mUSB_EP1_INT
 = 
USB_EP1
,

399 
	mUSB_EP2_INT
 = 
USB_EP2
,

400 
	mUSB_EP3_INT
 = 
USB_EP3
,

401 
	mUSB_EP4_INT
 = 
USB_EP4
,

402 
	mUSB_EP5_INT
 = 
USB_EP5
,

403 
	mUSB_EP6_INT
 = 
USB_EP6
,

404 
	mUSB_EP7_INT
 = 
USB_EP7
,

409 
BEGIN_DECLS


411 
usb_íabÀ_öãºu±s
(
usb_öãºu±
 
öts
,

412 
usb_ï_öãºu±
 
rx_öts
,

413 
usb_ï_öãºu±
 
tx_öts
);

414 
usb_dißbÀ_öãºu±s
(
usb_öãºu±
 
öts
,

415 
usb_ï_öãºu±
 
rx_öts
,

416 
usb_ï_öãºu±
 
tx_öts
);

418 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/lpc13xx/doc-lpc13xx.h

	@lib/libopencm3/include/libopencm3/lpc13xx/gpio.h

36 #i‚de‡
LPC13XX_GPIO_H


37 
	#LPC13XX_GPIO_H


	)

39 
	~<lib›ícm3/cm3/comm⁄.h
>

40 
	~<lib›ícm3/Õc13xx/mem‹ym≠.h
>

45 
	#GPIO0
 
GPIO_PIO0_BASE


	)

46 
	#GPIO1
 
GPIO_PIO1_BASE


	)

47 
	#GPIO2
 
GPIO_PIO2_BASE


	)

48 
	#GPIO3
 
GPIO_PIO3_BASE


	)

53 
	#GPIO_DATA
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x3ffc)

	)

54 
	#GPIO0_DATA
 
	`GPIO_DATA
(
GPIO0
)

	)

55 
	#GPIO1_DATA
 
	`GPIO_DATA
(
GPIO1
)

	)

56 
	#GPIO2_DATA
 
	`GPIO_DATA
(
GPIO2
)

	)

57 
	#GPIO3_DATA
 
	`GPIO_DATA
(
GPIO3
)

	)

60 
	#GPIO_DIR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00)

	)

61 
	#GPIO0_DIR
 
	`GPIO_DIR
(
GPIO0
)

	)

62 
	#GPIO1_DIR
 
	`GPIO_DIR
(
GPIO1
)

	)

63 
	#GPIO2_DIR
 
	`GPIO_DIR
(
GPIO2
)

	)

64 
	#GPIO3_DIR
 
	`GPIO_DIR
(
GPIO3
)

	)

67 
	#GPIO_IS
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x04)

	)

68 
	#GPIO0_IS
 
	`GPIO_IS
(
GPIO0
)

	)

69 
	#GPIO1_IS
 
	`GPIO_IS
(
GPIO1
)

	)

70 
	#GPIO2_IS
 
	`GPIO_IS
(
GPIO2
)

	)

71 
	#GPIO3_IS
 
	`GPIO_IS
(
GPIO3
)

	)

74 
	#GPIO_IBE
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x08)

	)

75 
	#GPIO0_IBE
 
	`GPIO_IBE
(
GPIO0
)

	)

76 
	#GPIO1_IBE
 
	`GPIO_IBE
(
GPIO1
)

	)

77 
	#GPIO2_IBE
 
	`GPIO_IBE
(
GPIO2
)

	)

78 
	#GPIO3_IBE
 
	`GPIO_IBE
(
GPIO3
)

	)

81 
	#GPIO_IEV
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0c)

	)

82 
	#GPIO0_IEV
 
	`GPIO_IEV
(
GPIO0
)

	)

83 
	#GPIO1_IEV
 
	`GPIO_IEV
(
GPIO1
)

	)

84 
	#GPIO2_IEV
 
	`GPIO_IEV
(
GPIO2
)

	)

85 
	#GPIO3_IEV
 
	`GPIO_IEV
(
GPIO3
)

	)

88 
	#GPIO_IE
(
p‹t
Ë
	`MMIO16
(’‹tË+ 0x10)

	)

89 
	#GPIO0_IE
 
	`GPIO_IE
(
GPIO0
)

	)

90 
	#GPIO1_IE
 
	`GPIO_IE
(
GPIO1
)

	)

91 
	#GPIO2_IE
 
	`GPIO_IE
(
GPIO2
)

	)

92 
	#GPIO3_IE
 
	`GPIO_IE
(
GPIO3
)

	)

96 
	#GPIO_IRS
(
p‹t
Ë
	`MMIO16
(’‹tË+ 0x14)

	)

97 
	#GPIO0_IRS
 
	`GPIO_IRS
(
GPIO0
)

	)

98 
	#GPIO1_IRS
 
	`GPIO_IRS
(
GPIO1
)

	)

99 
	#GPIO2_IRS
 
	`GPIO_IRS
(
GPIO2
)

	)

100 
	#GPIO3_IRS
 
	`GPIO_IRS
(
GPIO3
)

	)

103 
	#GPIO_MIS
(
p‹t
Ë
	`MMIO16
(’‹tË+ 0x18)

	)

104 
	#GPIO0_MIS
 
	`GPIO_MIS
(
GPIO0
)

	)

105 
	#GPIO1_MIS
 
	`GPIO_MIS
(
GPIO1
)

	)

106 
	#GPIO2_MIS
 
	`GPIO_MIS
(
GPIO2
)

	)

107 
	#GPIO3_MIS
 
	`GPIO_MIS
(
GPIO3
)

	)

110 
	#GPIO_IC
(
p‹t
Ë
	`MMIO16
(’‹tË+ 0x1c)

	)

111 
	#GPIO0_IC
 
	`GPIO_IC
(
GPIO0
)

	)

112 
	#GPIO1_IC
 
	`GPIO_IC
(
GPIO1
)

	)

113 
	#GPIO2_IC
 
	`GPIO_IC
(
GPIO2
)

	)

114 
	#GPIO3_IC
 
	`GPIO_IC
(
GPIO3
)

	)

116 
BEGIN_DECLS


118 
gpio_£t
(
uöt32_t
 
gpi›‹t
, 
uöt16_t
 
gpios
);

120 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/lpc13xx/memorymap.h

20 #i‚de‡
LPC13XX_MEMORYMAP_H


21 
	#LPC13XX_MEMORYMAP_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

28 
	#PERIPH_BASE_APB
 (0x40000000U)

	)

29 
	#PERIPH_BASE_AHB
 (0x50000000U)

	)

34 
	#I2C_BASE
 (
PERIPH_BASE_APB
 + 0x00000)

	)

35 
	#WDT_BASE
 (
PERIPH_BASE_APB
 + 0x04000)

	)

36 
	#UART_BASE
 (
PERIPH_BASE_APB
 + 0x08000)

	)

37 
	#TIMER0_16BIT_BASE
 (
PERIPH_BASE_APB
 + 0x0c000)

	)

38 
	#TIMER1_16BIT_BASE
 (
PERIPH_BASE_APB
 + 0x10000)

	)

39 
	#TIMER0_32BIT_BASE
 (
PERIPH_BASE_APB
 + 0x14000)

	)

40 
	#TIMER1_32BIT_BASE
 (
PERIPH_BASE_APB
 + 0x18000)

	)

41 
	#ADC_BASE
 (
PERIPH_BASE_APB
 + 0x1c000)

	)

42 
	#USB_BASE
 (
PERIPH_BASE_APB
 + 0x20000)

	)

44 
	#PMU_BASE
 (
PERIPH_BASE_APB
 + 0x38000)

	)

45 
	#FLASH_BASE
 (
PERIPH_BASE_APB
 + 0x3c000)

	)

46 
	#SSP_BASE
 (
PERIPH_BASE_APB
 + 0x40000)

	)

47 
	#IOCONFIG_BASE
 (
PERIPH_BASE_APB
 + 0x44000)

	)

48 
	#SYSCTRL_BASE
 (
PERIPH_BASE_APB
 + 0x48000)

	)

52 
	#GPIO_PIO0_BASE
 (
PERIPH_BASE_AHB
 + 0x00000)

	)

53 
	#GPIO_PIO1_BASE
 (
PERIPH_BASE_AHB
 + 0x10000)

	)

54 
	#GPIO_PIO2_BASE
 (
PERIPH_BASE_AHB
 + 0x20000)

	)

55 
	#GPIO_PIO3_BASE
 (
PERIPH_BASE_AHB
 + 0x30000)

	)

	@lib/libopencm3/include/libopencm3/lpc17xx/clock.h

34 #i‚de‡
LPC17XX_CLOCK_H


35 
	#LPC17XX_CLOCK_H


	)

37 
	~<lib›ícm3/Õc17xx/mem‹ym≠.h
>

38 
	~<lib›ícm3/cm3/comm⁄.h
>

42 
	#CLK_SCS
 
	`MMIO32
(
SYSCON_BASE
 + 0x1a0)

	)

44 
	#CLK_CLKSRCSEL
 
	`MMIO32
(
SYSCON_BASE
 + 0x10c)

	)

46 
	#CLK_PLL0CON
 
	`MMIO32
(
SYSCON_BASE
 + 0x080)

	)

47 
	#CLK_PLL0CFG
 
	`MMIO32
(
SYSCON_BASE
 + 0x084)

	)

48 
	#CLK_PLL0STAT
 
	`MMIO32
(
SYSCON_BASE
 + 0x088)

	)

49 
	#CLK_PLL0FEED
 
	`MMIO32
(
SYSCON_BASE
 + 0x08c)

	)

51 
	#CLK_PLL1CON
 
	`MMIO32
(
SYSCON_BASE
 + 0x0a0)

	)

52 
	#CLK_PLL1CFG
 
	`MMIO32
(
SYSCON_BASE
 + 0x0a4)

	)

53 
	#CLK_PLL1STAT
 
	`MMIO32
(
SYSCON_BASE
 + 0x0a8)

	)

54 
	#CLK_PLL1FEED
 
	`MMIO32
(
SYSCON_BASE
 + 0x0ac)

	)

56 
	#CLK_CCLKCFG
 
	`MMIO32
(
SYSCON_BASE
 + 0x104)

	)

57 
	#CLK_USBCLKCFG
 
	`MMIO32
(
SYSCON_BASE
 + 0x108)

	)

58 
	#CLK_PCLKSEL0
 
	`MMIO32
(
SYSCON_BASE
 + 0x1a8)

	)

59 
	#CLK_PCLKSEL1
 
	`MMIO32
(
SYSCON_BASE
 + 0x1ac)

	)

61 
	#CLK_CLKOUTCFG
 
	`MMIO32
(
SYSCON_BASE
 + 0x1c8)

	)

65 
	#CLK_SCS_OSCRANGE_01_TO_20MHZ
 (0)

	)

66 
	#CLK_SCS_OSCRANGE_15_TO_25MHZ
 (1 << 4)

	)

67 
	#CLK_SCS_OSCEN
 (1 << 5)

	)

68 
	#CLK_SCS_OSCSTAT
 (1 << 6)

	)

72 
	#CLK_CLKSRCSEL_IRC
 (0)

	)

73 
	#CLK_CLKSRCSEL_MAIN
 (1 << 0)

	)

74 
	#CLK_CLKSRCSEL_RTC
 (1 << 1)

	)

79 
	#CLK_PLLCON_ENABLE
 (1 << 0)

	)

80 
	#CLK_PLLCON_CONNECT
 (1 << 1)

	)

84 
	#CLK_PLL0_MSEL_SHIFT
 0

	)

85 
	#CLK_PLL0_MSEL_MASK
 0x7fff

	)

87 
	#CLK_PLL0_NSEL_SHIFT
 16

	)

88 
	#CLK_PLL0_NSEL_MASK
 0xff

	)

90 
	#CLK_PLL0STAT_ENABLE
 (1 << 24)

	)

91 
	#CLK_PLL0STAT_CONNECT
 (1 << 25)

	)

92 
	#CLK_PLL0STAT_PLOCK
 (1 << 26)

	)

96 
	#CLK_PLL1_MSEL_SHIFT
 0

	)

97 
	#CLK_PLL1_MSEL_MASK
 0x1f

	)

98 
	#CLK_PLL1_PSEL_SHIFT
 5

	)

99 
	#CLK_PLL1_PSEL_MASK
 0x3

	)

101 
	#CLK_PLL1STAT_ENABLE
 (1 << 8)

	)

102 
	#CLK_PLL1STAT_CONNECT
 (1 << 9)

	)

103 
	#CLK_PLL1STAT_PLOCK
 (1 << 10)

	)

107 
	#CLK_USBCLKCFG_DIV6
 0x5

	)

108 
	#CLK_USBCLKCFG_DIV8
 0x7

	)

109 
	#CLK_USBCLKCFG_DIV10
 0x9

	)

112 
	#CLK_PCLKSEL_DIV4
 0x00

	)

113 
	#CLK_PCLKSEL_DIV1
 0x01

	)

114 
	#CLK_PCLKSEL_DIV2
 0x02

	)

115 
	#CLK_PCLKSEL_DIV8
 0x03

	)

116 
	#CLK_PCLKSEL0_WDT_SHIFT
 0

	)

117 
	#CLK_PCLKSEL0_TIMER0_SHIFT
 2

	)

118 
	#CLK_PCLKSEL0_TIMER1_SHIFT
 4

	)

119 
	#CLK_PCLKSEL0_UART0_SHIFT
 6

	)

120 
	#CLK_PCLKSEL0_UART1_SHIFT
 8

	)

122 
	#CLK_PCLKSEL0_PWM1_SHIFT
 12

	)

123 
	#CLK_PCLKSEL0_I2C0_SHIFT
 14

	)

124 
	#CLK_PCLKSEL0_SPI_SHIFT
 16

	)

126 
	#CLK_PCLKSEL0_SSP1_SHIFT
 20

	)

127 
	#CLK_PCLKSEL0_DAC_SHIFT
 22

	)

128 
	#CLK_PCLKSEL0_ADC_SHIFT
 24

	)

129 
	#CLK_PCLKSEL0_CAN1_SHIFT
 26

	)

130 
	#CLK_PCLKSEL0_CAN2_SHIFT
 28

	)

131 
	#CLK_PCLKSEL0_ACF_SHIFT
 30

	)

132 
	#CLK_PCLKSEL1_QEI_SHIFT
 0

	)

133 
	#CLK_PCLKSEL1_GPIOINT_SHIFT
 2

	)

134 
	#CLK_PCLKSEL1_PCB_SHIFT
 4

	)

135 
	#CLK_PCLKSEL1_I2C1_SHIFT
 6

	)

137 
	#CLK_PCLKSEL1_SSP0_SHIFT
 10

	)

138 
	#CLK_PCLKSEL1_TIMER2_SHIFT
 12

	)

139 
	#CLK_PCLKSEL1_TIMER3_SHIFT
 14

	)

140 
	#CLK_PCLKSEL1_UART2_SHIFT
 16

	)

141 
	#CLK_PCLKSEL1_UART3_SHIFT
 18

	)

142 
	#CLK_PCLKSEL1_I2C2_SHIFT
 20

	)

143 
	#CLK_PCLKSEL1_I2S_SHIFT
 22

	)

145 
	#CLK_PCLKSEL1_RIT_SHIFT
 26

	)

146 
	#CLK_PCLKSEL1_SYSCON_SHIFT
 28

	)

147 
	#CLK_PCLKSEL1_MCPWM_SHIFT
 30

	)

150 
	#CLK_CLKOUTCFG_SEL_CPU
 0x00

	)

151 
	#CLK_CLKOUTCFG_SEL_MAIN
 0x01

	)

152 
	#CLK_CLKOUTCFG_SEL_IRC
 0x02

	)

153 
	#CLK_CLKOUTCFG_SEL_USB
 0x03

	)

154 
	#CLK_CLKOUTCFG_SEL_RTC
 0x04

	)

155 
	#CLK_CLKOUTCFG_DIV_SHIFT
 4

	)

156 
	#CLK_CLKOUTCFG_ENABLE
 (1 << 8)

	)

157 
	#CLK_CLKOUTCFG_ACTIVITY
 (1 << 9)

	)

	@lib/libopencm3/include/libopencm3/lpc17xx/doc-lpc17xx.h

	@lib/libopencm3/include/libopencm3/lpc17xx/gpio.h

34 #i‚de‡
LPC17XX_GPIO_H


35 
	#LPC17XX_GPIO_H


	)

39 
	~<lib›ícm3/cm3/comm⁄.h
>

40 
	~<lib›ícm3/Õc17xx/mem‹ym≠.h
>

45 
	#GPIO0
 
GPIO_PIO0_BASE


	)

46 
	#GPIO1
 
GPIO_PIO1_BASE


	)

47 
	#GPIO2
 
GPIO_PIO2_BASE


	)

48 
	#GPIO3
 
GPIO_PIO3_BASE


	)

49 
	#GPIO4
 
GPIO_PIO4_BASE


	)

52 
	#GPIOPIN0
 (1 << 0)

	)

53 
	#GPIOPIN1
 (1 << 1)

	)

54 
	#GPIOPIN2
 (1 << 2)

	)

55 
	#GPIOPIN3
 (1 << 3)

	)

56 
	#GPIOPIN4
 (1 << 4)

	)

57 
	#GPIOPIN5
 (1 << 5)

	)

58 
	#GPIOPIN6
 (1 << 6)

	)

59 
	#GPIOPIN7
 (1 << 7)

	)

60 
	#GPIOPIN8
 (1 << 8)

	)

61 
	#GPIOPIN9
 (1 << 9)

	)

62 
	#GPIOPIN10
 (1 << 10)

	)

63 
	#GPIOPIN11
 (1 << 11)

	)

64 
	#GPIOPIN12
 (1 << 12)

	)

65 
	#GPIOPIN13
 (1 << 13)

	)

66 
	#GPIOPIN14
 (1 << 14)

	)

67 
	#GPIOPIN15
 (1 << 15)

	)

68 
	#GPIOPIN16
 (1 << 16)

	)

69 
	#GPIOPIN17
 (1 << 17)

	)

70 
	#GPIOPIN18
 (1 << 18)

	)

71 
	#GPIOPIN19
 (1 << 19)

	)

72 
	#GPIOPIN20
 (1 << 20)

	)

73 
	#GPIOPIN21
 (1 << 21)

	)

74 
	#GPIOPIN22
 (1 << 22)

	)

75 
	#GPIOPIN23
 (1 << 23)

	)

76 
	#GPIOPIN24
 (1 << 24)

	)

77 
	#GPIOPIN25
 (1 << 25)

	)

78 
	#GPIOPIN26
 (1 << 26)

	)

79 
	#GPIOPIN27
 (1 << 27)

	)

80 
	#GPIOPIN28
 (1 << 28)

	)

81 
	#GPIOPIN29
 (1 << 29)

	)

82 
	#GPIOPIN30
 (1 << 30)

	)

83 
	#GPIOPIN31
 (1 << 31)

	)

88 
	#GPIO_DIR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00)

	)

89 
	#GPIO0_DIR
 
	`GPIO_DIR
(
GPIO0
)

	)

90 
	#GPIO1_DIR
 
	`GPIO_DIR
(
GPIO1
)

	)

91 
	#GPIO2_DIR
 
	`GPIO_DIR
(
GPIO2
)

	)

92 
	#GPIO3_DIR
 
	`GPIO_DIR
(
GPIO3
)

	)

93 
	#GPIO4_DIR
 
	`GPIO_DIR
(
GPIO4
)

	)

96 
	#GPIO_MASK
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x10)

	)

97 
	#GPIO0_MASK
 
	`GPIO_MASK
(
GPIO0
)

	)

98 
	#GPIO1_MASK
 
	`GPIO_MASK
(
GPIO1
)

	)

99 
	#GPIO2_MASK
 
	`GPIO_MASK
(
GPIO2
)

	)

100 
	#GPIO3_MASK
 
	`GPIO_MASK
(
GPIO3
)

	)

101 
	#GPIO4_MASK
 
	`GPIO_MASK
(
GPIO4
)

	)

104 
	#GPIO_PIN
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x14)

	)

105 
	#GPIO0_PIN
 
	`GPIO_PIN
(
GPIO0
)

	)

106 
	#GPIO1_PIN
 
	`GPIO_PIN
(
GPIO1
)

	)

107 
	#GPIO2_PIN
 
	`GPIO_PIN
(
GPIO2
)

	)

108 
	#GPIO3_PIN
 
	`GPIO_PIN
(
GPIO3
)

	)

109 
	#GPIO4_PIN
 
	`GPIO_PIN
(
GPIO4
)

	)

112 
	#GPIO_SET
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x18)

	)

113 
	#GPIO0_SET
 
	`GPIO_SET
(
GPIO0
)

	)

114 
	#GPIO1_SET
 
	`GPIO_SET
(
GPIO1
)

	)

115 
	#GPIO2_SET
 
	`GPIO_SET
(
GPIO2
)

	)

116 
	#GPIO3_SET
 
	`GPIO_SET
(
GPIO3
)

	)

117 
	#GPIO4_SET
 
	`GPIO_SET
(
GPIO4
)

	)

120 
	#GPIO_CLR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x1C)

	)

121 
	#GPIO0_CLR
 
	`GPIO_CLR
(
GPIO0
)

	)

122 
	#GPIO1_CLR
 
	`GPIO_CLR
(
GPIO1
)

	)

123 
	#GPIO2_CLR
 
	`GPIO_CLR
(
GPIO2
)

	)

124 
	#GPIO3_CLR
 
	`GPIO_CLR
(
GPIO3
)

	)

125 
	#GPIO4_CLR
 
	`GPIO_CLR
(
GPIO4
)

	)

129 
	#GPIO0_IER
 
	`MMIO32
(
GPIOINTERRUPT_BASE
 + 0x90)

	)

130 
	#GPIO2_IER
 
	`MMIO32
(
GPIOINTERRUPT_BASE
 + 0xB0)

	)

133 
	#GPIO0_IEF
 
	`MMIO32
(
GPIOINTERRUPT_BASE
 + 0x94)

	)

134 
	#GPIO2_IEF
 
	`MMIO32
(
GPIOINTERRUPT_BASE
 + 0xB4)

	)

137 
	#GPIO0_ISR
 
	`MMIO32
(
GPIOINTERRUPT_BASE
 + 0x84)

	)

138 
	#GPIO2_ISR
 
	`MMIO32
(
GPIOINTERRUPT_BASE
 + 0xA4)

	)

141 
	#GPIO0_ISF
 
	`MMIO32
(
GPIOINTERRUPT_BASE
 + 0x88)

	)

142 
	#GPIO2_ISF
 
	`MMIO32
(
GPIOINTERRUPT_BASE
 + 0xA8)

	)

145 
	#GPIO0_IC
 
	`MMIO32
(
GPIOINTERRUPT_BASE
 + 0x8C)

	)

146 
	#GPIO1_IC
 
	`MMIO32
(
GPIOINTERRUPT_BASE
 + 0xAC)

	)

149 
	#GPIO_IS
 
	`MMIO32
(
GPIOINTERRUPT_BASE
 + 0x80)

	)

151 
BEGIN_DECLS


153 
gpio_£t
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
);

154 
gpio_˛ór
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
);

156 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/lpc17xx/memorymap.h

21 #i‚de‡
LPC17XX_MEMORYMAP_H


22 
	#LPC17XX_MEMORYMAP_H


	)

24 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

29 
	#PERIPH_BASE_GPIO
 (0x2009C000U)

	)

30 
	#PERIPH_BASE_APB0
 (0x40000000U)

	)

31 
	#PERIPH_BASE_APB1
 (0x40080000U)

	)

32 
	#PERIPH_BASE_AHB
 (0x50000000U)

	)

37 
	#GPIO_PIO0_BASE
 (
PERIPH_BASE_GPIO
 + 0x00)

	)

38 
	#GPIO_PIO1_BASE
 (
PERIPH_BASE_GPIO
 + 0x20)

	)

39 
	#GPIO_PIO2_BASE
 (
PERIPH_BASE_GPIO
 + 0x40)

	)

40 
	#GPIO_PIO3_BASE
 (
PERIPH_BASE_GPIO
 + 0x60)

	)

41 
	#GPIO_PIO4_BASE
 (
PERIPH_BASE_GPIO
 + 0x80)

	)

44 
	#WDT_BASE
 (
PERIPH_BASE_APB0
 + 0x00000)

	)

45 
	#TIMER0_BASE
 (
PERIPH_BASE_APB0
 + 0x04000)

	)

46 
	#TIMER1_BASE
 (
PERIPH_BASE_APB0
 + 0x08000)

	)

47 
	#UART0_BASE
 (
PERIPH_BASE_APB0
 + 0x0c000)

	)

48 
	#UART1_BASE
 (
PERIPH_BASE_APB0
 + 0x10000)

	)

50 
	#PWM1_BASE
 (
PERIPH_BASE_APB0
 + 0x18000)

	)

51 
	#I2C0_BASE
 (
PERIPH_BASE_APB0
 + 0x1c000)

	)

52 
	#SPI_BASE
 (
PERIPH_BASE_APB0
 + 0x20000)

	)

53 
	#RTC_BASE
 (
PERIPH_BASE_APB0
 + 0x24000)

	)

54 
	#GPIOINTERRUPT_BASE
 (
PERIPH_BASE_APB0
 + 0x28000)

	)

55 
	#PINCONNECT_BASE
 (
PERIPH_BASE_APB0
 + 0x2c000)

	)

56 
	#SSP1_BASE
 (
PERIPH_BASE_APB0
 + 0x30000)

	)

57 
	#ADC_BASE
 (
PERIPH_BASE_APB0
 + 0x34000)

	)

58 
	#CANAFRAM_BASE
 (
PERIPH_BASE_APB0
 + 0x38000)

	)

59 
	#CANAFREG_BASE
 (
PERIPH_BASE_APB0
 + 0x3C000)

	)

60 
	#CANCOMMONREG_BASE
 (
PERIPH_BASE_APB0
 + 0x40000)

	)

61 
	#CAN1_BASE
 (
PERIPH_BASE_APB0
 + 0x44000)

	)

62 
	#CAN2_BASE
 (
PERIPH_BASE_APB0
 + 0x48000)

	)

64 
	#I2C1_BASE
 (
PERIPH_BASE_APB0
 + 0x5C000)

	)

69 
	#SSP0_BASE
 (
PERIPH_BASE_APB1
 + 0x08000)

	)

70 
	#DAC_BASE
 (
PERIPH_BASE_APB1
 + 0x0c000)

	)

71 
	#TIMER2_BASE
 (
PERIPH_BASE_APB1
 + 0x10000)

	)

72 
	#TIMER3_BASE
 (
PERIPH_BASE_APB1
 + 0x14000)

	)

73 
	#UART2_BASE
 (
PERIPH_BASE_APB1
 + 0x18000)

	)

74 
	#UART3_BASE
 (
PERIPH_BASE_APB1
 + 0x1c000)

	)

75 
	#I2C2_BASE
 (
PERIPH_BASE_APB1
 + 0x20000)

	)

77 
	#I2S_BASE
 (
PERIPH_BASE_APB1
 + 0x28000)

	)

79 
	#RIT_BASE
 (
PERIPH_BASE_APB1
 + 0x30000)

	)

81 
	#MCPWM_BASE
 (
PERIPH_BASE_APB1
 + 0x38000)

	)

82 
	#QEI_BASE
 (
PERIPH_BASE_APB1
 + 0x3c000)

	)

84 
	#SYSCON_BASE
 (
PERIPH_BASE_APB1
 + 0x7c000)

	)

87 
	#ETHERNET_BASE
 (
PERIPH_BASE_AHB
 + 0x00000)

	)

88 
	#GPDMA_BASE
 (
PERIPH_BASE_AHB
 + 0x04000)

	)

90 
	#USB_BASE
 (
PERIPH_BASE_AHB
 + 0x0c000)

	)

	@lib/libopencm3/include/libopencm3/lpc17xx/pwr.h

34 #i‚de‡
LPC17XX_POWER_H


35 
	#LPC17XX_POWER_H


	)

37 
	~<lib›ícm3/Õc17xx/mem‹ym≠.h
>

38 
	~<lib›ícm3/cm3/comm⁄.h
>

42 
	#PWR_PCON
 
	`MMIO32
(
SYSCON_BASE
 + 0x0c0)

	)

43 
	#PWR_PCONP
 
	`MMIO32
(
SYSCON_BASE
 + 0x0c4)

	)

46 
	#PWR_PCON_MODE_SLEEP
 0x00

	)

47 
	#PWR_PCON_MODE_POWER_DOWN
 0x01

	)

49 
	#PWR_PCON_MODE_DEEPSLEEP
 0x03

	)

50 
	#PWR_PCON_BODRPM
 (1 << 2)

	)

51 
	#PWR_PCON_BOGD
 (1 << 3)

	)

52 
	#PWR_PCON_BORD
 (1 << 4)

	)

54 
	#PWR_PCON_SMFLAG
 (1 << 8)

	)

55 
	#PWR_PCON_DSFLAG
 (1 << 9)

	)

56 
	#PWR_PCON_PDFLAG
 (1 << 10)

	)

57 
	#PWR_PCON_DPDFLAG
 (1 << 11)

	)

62 
	#PWR_PCONP_TIMER0
 (1 << 1)

	)

63 
	#PWR_PCONP_TIMER1
 (1 << 2)

	)

64 
	#PWR_PCONP_UART0
 (1 << 3)

	)

65 
	#PWR_PCONP_UART1
 (1 << 4)

	)

67 
	#PWR_PCONP_PWM1
 (1 << 6)

	)

68 
	#PWR_PCONP_I2C0
 (1 << 7)

	)

69 
	#PWR_PCONP_SPI
 (1 << 8)

	)

70 
	#PWR_PCONP_RTC
 (1 << 9)

	)

71 
	#PWR_PCONP_SSP1
 (1 << 10)

	)

73 
	#PWR_PCONP_ADC
 (1 << 12)

	)

74 
	#PWR_PCONP_CAN1
 (1 << 13)

	)

75 
	#PWR_PCONP_CAN2
 (1 << 14)

	)

76 
	#PWR_PCONP_GPIO
 (1 << 15)

	)

77 
	#PWR_PCONP_RIT
 (1 << 16)

	)

78 
	#PWR_PCONP_MCPWM
 (1 << 17)

	)

79 
	#PWR_PCONP_QEI
 (1 << 18)

	)

80 
	#PWR_PCONP_I2C1
 (1 << 19)

	)

82 
	#PWR_PCONP_SSP0
 (1 << 21)

	)

83 
	#PWR_PCONP_TIMER2
 (1 << 22)

	)

84 
	#PWR_PCONP_TIMER3
 (1 << 23)

	)

85 
	#PWR_PCONP_UART2
 (1 << 24)

	)

86 
	#PWR_PCONP_UART3
 (1 << 25)

	)

87 
	#PWR_PCONP_I2C2
 (1 << 26)

	)

88 
	#PWR_PCONP_I2S
 (1 << 27)

	)

90 
	#PWR_PCONP_GPDMA
 (1 << 29)

	)

91 
	#PWR_PCONP_ETHERNET
 (1 << 30)

	)

92 
	#PWR_PCONP_USB
 (1 << 31)

	)

94 
BEGIN_DECLS


96 
pwr_íabÀ_≥rùhîÆs
(
uöt32_t
 
≥rùhîÆs
);

97 
pwr_dißbÀ_≥rùhîÆs
(
uöt32_t
 
≥rùhîÆs
);

100 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/lpc43xx/adc.h

34 #i‚de‡
LPC43XX_ADC_H


35 
	#LPC43XX_ADC_H


	)

39 
	~<lib›ícm3/cm3/comm⁄.h
>

40 
	~<lib›ícm3/Õc43xx/mem‹ym≠.h
>

45 
	#ADC0
 
ADC0_BASE


	)

46 
	#ADC1
 
ADC1_BASE


	)

52 
	#ADC_CR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x000)

	)

53 
	#ADC0_CR
 
	`ADC_CR
(
ADC0
)

	)

54 
	#ADC1_CR
 
	`ADC_CR
(
ADC1
)

	)

57 
	#ADC_GDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x004)

	)

58 
	#ADC0_GDR
 
	`ADC_GDR
(
ADC0
)

	)

59 
	#ADC1_GDR
 
	`ADC_GDR
(
ADC1
)

	)

62 
	#ADC_INTEN
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00C)

	)

63 
	#ADC0_INTEN
 
	`ADC_INTEN
(
ADC0
)

	)

64 
	#ADC1_INTEN
 
	`ADC_INTEN
(
ADC1
)

	)

67 
	#ADC_DR0
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x010)

	)

68 
	#ADC0_DR0
 
	`ADC_DR0
(
ADC0
)

	)

69 
	#ADC1_DR0
 
	`ADC_DR0
(
ADC1
)

	)

72 
	#ADC_DR1
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x014)

	)

73 
	#ADC0_DR1
 
	`ADC_DR1
(
ADC0
)

	)

74 
	#ADC1_DR1
 
	`ADC_DR1
(
ADC1
)

	)

77 
	#ADC_DR2
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x018)

	)

78 
	#ADC0_DR2
 
	`ADC_DR2
(
ADC0
)

	)

79 
	#ADC1_DR2
 
	`ADC_DR2
(
ADC1
)

	)

82 
	#ADC_DR3
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x01C)

	)

83 
	#ADC0_DR3
 
	`ADC_DR3
(
ADC0
)

	)

84 
	#ADC1_DR3
 
	`ADC_DR3
(
ADC1
)

	)

87 
	#ADC_DR4
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x020)

	)

88 
	#ADC0_DR4
 
	`ADC_DR4
(
ADC0
)

	)

89 
	#ADC1_DR4
 
	`ADC_DR4
(
ADC1
)

	)

92 
	#ADC_DR5
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x024)

	)

93 
	#ADC0_DR5
 
	`ADC_DR5
(
ADC0
)

	)

94 
	#ADC1_DR5
 
	`ADC_DR5
(
ADC1
)

	)

97 
	#ADC_DR6
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x028)

	)

98 
	#ADC0_DR6
 
	`ADC_DR6
(
ADC0
)

	)

99 
	#ADC1_DR6
 
	`ADC_DR6
(
ADC1
)

	)

102 
	#ADC_DR7
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x02C)

	)

103 
	#ADC0_DR7
 
	`ADC_DR7
(
ADC0
)

	)

104 
	#ADC1_DR7
 
	`ADC_DR7
(
ADC1
)

	)

107 
	#ADC_STAT
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x030)

	)

108 
	#ADC0_STAT
 
	`ADC_STAT
(
ADC0
)

	)

109 
	#ADC1_STAT
 
	`ADC_STAT
(
ADC1
)

	)

	@lib/libopencm3/include/libopencm3/lpc43xx/atimer.h

34 #i‚de‡
LPC43XX_ATIMER_H


35 
	#LPC43XX_ATIMER_H


	)

39 
	~<lib›ícm3/cm3/comm⁄.h
>

40 
	~<lib›ícm3/Õc43xx/mem‹ym≠.h
>

45 
	#ATIMER_DOWNCOUNTER
 
	`MMIO32
(
ATIMER_BASE
 + 0x000)

	)

48 
	#ATIMER_PRESET
 
	`MMIO32
(
ATIMER_BASE
 + 0x004)

	)

51 
	#ATIMER_CLR_EN
 
	`MMIO32
(
ATIMER_BASE
 + 0xFD8)

	)

54 
	#ATIMER_SET_EN
 
	`MMIO32
(
ATIMER_BASE
 + 0xFDC)

	)

57 
	#ATIMER_STATUS
 
	`MMIO32
(
ATIMER_BASE
 + 0xFE0)

	)

60 
	#ATIMER_ENABLE
 
	`MMIO32
(
ATIMER_BASE
 + 0xFE4)

	)

63 
	#ATIMER_CLR_STAT
 
	`MMIO32
(
ATIMER_BASE
 + 0xFE8)

	)

66 
	#ATIMER_SET_STAT
 
	`MMIO32
(
ATIMER_BASE
 + 0xFEC)

	)

	@lib/libopencm3/include/libopencm3/lpc43xx/ccu.h

34 #i‚de‡
LPC43XX_CCU_H


35 
	#LPC43XX_CCU_H


	)

39 
	~<lib›ícm3/cm3/comm⁄.h
>

40 
	~<lib›ícm3/Õc43xx/mem‹ym≠.h
>

45 
	#CCU1_PM
 
	`MMIO32
(
CCU1_BASE
 + 0x000)

	)

48 
	#CCU1_BASE_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x004)

	)

51 
	#CCU1_CLK_APB3_BUS_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x100)

	)

54 
	#CCU1_CLK_APB3_BUS_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x104)

	)

57 
	#CCU1_CLK_APB3_I2C1_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x108)

	)

60 
	#CCU1_CLK_APB3_I2C1_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x10C)

	)

63 
	#CCU1_CLK_APB3_DAC_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x110)

	)

66 
	#CCU1_CLK_APB3_DAC_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x114)

	)

69 
	#CCU1_CLK_APB3_ADC0_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x118)

	)

72 
	#CCU1_CLK_APB3_ADC0_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x11C)

	)

75 
	#CCU1_CLK_APB3_ADC1_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x120)

	)

78 
	#CCU1_CLK_APB3_ADC1_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x124)

	)

81 
	#CCU1_CLK_APB3_CAN0_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x128)

	)

84 
	#CCU1_CLK_APB3_CAN0_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x12C)

	)

87 
	#CCU1_CLK_APB1_BUS_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x200)

	)

90 
	#CCU1_CLK_APB1_BUS_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x204)

	)

93 
	#CCU1_CLK_APB1_MOTOCONPWM_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x208)

	)

96 
	#CCU1_CLK_APB1_MOTOCONPWM_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x20C)

	)

99 
	#CCU1_CLK_APB1_I2C0_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x210)

	)

102 
	#CCU1_CLK_APB1_I2C0_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x214)

	)

105 
	#CCU1_CLK_APB1_I2S_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x218)

	)

108 
	#CCU1_CLK_APB1_I2S_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x21C)

	)

111 
	#CCU1_CLK_APB1_CAN1_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x220)

	)

114 
	#CCU1_CLK_APB1_CAN1_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x224)

	)

117 
	#CCU1_CLK_SPIFI_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x300)

	)

120 
	#CCU1_CLK_SPIFI_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x304)

	)

123 
	#CCU1_CLK_M4_BUS_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x400)

	)

126 
	#CCU1_CLK_M4_BUS_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x404)

	)

129 
	#CCU1_CLK_M4_SPIFI_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x408)

	)

132 
	#CCU1_CLK_M4_SPIFI_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x40C)

	)

135 
	#CCU1_CLK_M4_GPIO_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x410)

	)

138 
	#CCU1_CLK_M4_GPIO_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x414)

	)

141 
	#CCU1_CLK_M4_LCD_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x418)

	)

144 
	#CCU1_CLK_M4_LCD_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x41C)

	)

147 
	#CCU1_CLK_M4_ETHERNET_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x420)

	)

150 
	#CCU1_CLK_M4_ETHERNET_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x424)

	)

153 
	#CCU1_CLK_M4_USB0_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x428)

	)

156 
	#CCU1_CLK_M4_USB0_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x42C)

	)

159 
	#CCU1_CLK_M4_EMC_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x430)

	)

162 
	#CCU1_CLK_M4_EMC_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x434)

	)

165 
	#CCU1_CLK_M4_SDIO_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x438)

	)

168 
	#CCU1_CLK_M4_SDIO_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x43C)

	)

171 
	#CCU1_CLK_M4_DMA_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x440)

	)

174 
	#CCU1_CLK_M4_DMA_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x444)

	)

177 
	#CCU1_CLK_M4_M4CORE_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x448)

	)

180 
	#CCU1_CLK_M4_M4CORE_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x44C)

	)

183 
	#CCU1_CLK_M4_SCT_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x468)

	)

186 
	#CCU1_CLK_M4_SCT_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x46C)

	)

189 
	#CCU1_CLK_M4_USB1_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x470)

	)

192 
	#CCU1_CLK_M4_USB1_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x474)

	)

195 
	#CCU1_CLK_M4_EMCDIV_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x478)

	)

198 
	#CCU1_CLK_M4_EMCDIV_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x47C)

	)

201 
	#CCU1_CLK_M4_M0APP_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x490)

	)

204 
	#CCU1_CLK_M4_M0APP_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x494)

	)

207 
	#CCU1_CLK_M4_VADC_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x498)

	)

210 
	#CCU1_CLK_M4_VADC_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x49C)

	)

213 
	#CCU1_CLK_M4_WWDT_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x500)

	)

216 
	#CCU1_CLK_M4_WWDT_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x504)

	)

219 
	#CCU1_CLK_M4_USART0_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x508)

	)

222 
	#CCU1_CLK_M4_USART0_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x50C)

	)

225 
	#CCU1_CLK_M4_UART1_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x510)

	)

228 
	#CCU1_CLK_M4_UART1_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x514)

	)

231 
	#CCU1_CLK_M4_SSP0_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x518)

	)

234 
	#CCU1_CLK_M4_SSP0_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x51C)

	)

237 
	#CCU1_CLK_M4_TIMER0_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x520)

	)

240 
	#CCU1_CLK_M4_TIMER0_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x524)

	)

243 
	#CCU1_CLK_M4_TIMER1_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x528)

	)

246 
	#CCU1_CLK_M4_TIMER1_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x52C)

	)

249 
	#CCU1_CLK_M4_SCU_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x530)

	)

252 
	#CCU1_CLK_M4_SCU_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x534)

	)

255 
	#CCU1_CLK_M4_CREG_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x538)

	)

258 
	#CCU1_CLK_M4_CREG_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x53C)

	)

261 
	#CCU1_CLK_M4_RITIMER_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x600)

	)

264 
	#CCU1_CLK_M4_RITIMER_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x604)

	)

267 
	#CCU1_CLK_M4_USART2_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x608)

	)

270 
	#CCU1_CLK_M4_USART2_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x60C)

	)

273 
	#CCU1_CLK_M4_USART3_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x610)

	)

276 
	#CCU1_CLK_M4_USART3_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x614)

	)

279 
	#CCU1_CLK_M4_TIMER2_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x618)

	)

282 
	#CCU1_CLK_M4_TIMER2_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x61C)

	)

285 
	#CCU1_CLK_M4_TIMER3_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x620)

	)

288 
	#CCU1_CLK_M4_TIMER3_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x624)

	)

291 
	#CCU1_CLK_M4_SSP1_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x628)

	)

294 
	#CCU1_CLK_M4_SSP1_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x62C)

	)

297 
	#CCU1_CLK_M4_QEI_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x630)

	)

300 
	#CCU1_CLK_M4_QEI_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x634)

	)

303 
	#CCU1_CLK_PERIPH_BUS_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x700)

	)

306 
	#CCU1_CLK_PERIPH_BUS_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x704)

	)

309 
	#CCU1_CLK_PERIPH_CORE_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x710)

	)

312 
	#CCU1_CLK_PERIPH_CORE_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x714)

	)

315 
	#CCU1_CLK_PERIPH_SGPIO_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x718)

	)

318 
	#CCU1_CLK_PERIPH_SGPIO_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x71C)

	)

321 
	#CCU1_CLK_USB0_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x800)

	)

324 
	#CCU1_CLK_USB0_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x804)

	)

327 
	#CCU1_CLK_USB1_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0x900)

	)

330 
	#CCU1_CLK_USB1_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0x904)

	)

333 
	#CCU1_CLK_SPI_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0xA00)

	)

336 
	#CCU1_CLK_SPI_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0xA04)

	)

339 
	#CCU1_CLK_VADC_CFG
 
	`MMIO32
(
CCU1_BASE
 + 0xB00)

	)

342 
	#CCU1_CLK_VADC_STAT
 
	`MMIO32
(
CCU1_BASE
 + 0xB04)

	)

347 
	#CCU2_PM
 
	`MMIO32
(
CCU2_BASE
 + 0x000)

	)

350 
	#CCU2_BASE_STAT
 
	`MMIO32
(
CCU2_BASE
 + 0x004)

	)

353 
	#CCU2_CLK_APLL_CFG
 
	`MMIO32
(
CCU2_BASE
 + 0x100)

	)

356 
	#CCU2_CLK_APLL_STAT
 
	`MMIO32
(
CCU2_BASE
 + 0x104)

	)

359 
	#CCU2_CLK_APB2_USART3_CFG
 
	`MMIO32
(
CCU2_BASE
 + 0x200)

	)

362 
	#CCU2_CLK_APB2_USART3_STAT
 
	`MMIO32
(
CCU2_BASE
 + 0x204)

	)

365 
	#CCU2_CLK_APB2_USART2_CFG
 
	`MMIO32
(
CCU2_BASE
 + 0x300)

	)

368 
	#CCU2_CLK_APB2_USART2_STAT
 
	`MMIO32
(
CCU2_BASE
 + 0x304)

	)

371 
	#CCU2_CLK_APB0_UART1_CFG
 
	`MMIO32
(
CCU2_BASE
 + 0x400)

	)

374 
	#CCU2_CLK_APB0_UART1_STAT
 
	`MMIO32
(
CCU2_BASE
 + 0x404)

	)

377 
	#CCU2_CLK_APB0_USART0_CFG
 
	`MMIO32
(
CCU2_BASE
 + 0x500)

	)

380 
	#CCU2_CLK_APB0_USART0_STAT
 
	`MMIO32
(
CCU2_BASE
 + 0x504)

	)

383 
	#CCU2_CLK_APB2_SSP1_CFG
 
	`MMIO32
(
CCU2_BASE
 + 0x600)

	)

386 
	#CCU2_CLK_APB2_SSP1_STAT
 
	`MMIO32
(
CCU2_BASE
 + 0x604)

	)

389 
	#CCU2_CLK_APB0_SSP0_CFG
 
	`MMIO32
(
CCU2_BASE
 + 0x700)

	)

392 
	#CCU2_CLK_APB0_SSP0_STAT
 
	`MMIO32
(
CCU2_BASE
 + 0x704)

	)

395 
	#CCU2_CLK_SDIO_CFG
 
	`MMIO32
(
CCU2_BASE
 + 0x800)

	)

398 
	#CCU2_CLK_SDIO_STAT
 
	`MMIO32
(
CCU2_BASE
 + 0x804)

	)

	@lib/libopencm3/include/libopencm3/lpc43xx/cgu.h

36 #i‚de‡
LPC43XX_CGU_H


37 
	#CGU_LPC43XX_CGU_H


	)

41 
	~<lib›ícm3/cm3/comm⁄.h
>

42 
	~<lib›ícm3/Õc43xx/mem‹ym≠.h
>

47 
	#CGU_FREQ_MON
 
	`MMIO32
(
CGU_BASE
 + 0x014)

	)

50 
	#CGU_XTAL_OSC_CTRL
 
	`MMIO32
(
CGU_BASE
 + 0x018)

	)

53 
	#CGU_PLL0USB_STAT
 
	`MMIO32
(
CGU_BASE
 + 0x01C)

	)

56 
	#CGU_PLL0USB_CTRL
 
	`MMIO32
(
CGU_BASE
 + 0x020)

	)

59 
	#CGU_PLL0USB_MDIV
 
	`MMIO32
(
CGU_BASE
 + 0x024)

	)

62 
	#CGU_PLL0USB_NP_DIV
 
	`MMIO32
(
CGU_BASE
 + 0x028)

	)

65 
	#CGU_PLL0AUDIO_STAT
 
	`MMIO32
(
CGU_BASE
 + 0x02C)

	)

68 
	#CGU_PLL0AUDIO_CTRL
 
	`MMIO32
(
CGU_BASE
 + 0x030)

	)

71 
	#CGU_PLL0AUDIO_MDIV
 
	`MMIO32
(
CGU_BASE
 + 0x034)

	)

74 
	#CGU_PLL0AUDIO_NP_DIV
 
	`MMIO32
(
CGU_BASE
 + 0x038)

	)

77 
	#CGU_PLLAUDIO_FRAC
 
	`MMIO32
(
CGU_BASE
 + 0x03C)

	)

80 
	#CGU_PLL1_STAT
 
	`MMIO32
(
CGU_BASE
 + 0x040)

	)

83 
	#CGU_PLL1_CTRL
 
	`MMIO32
(
CGU_BASE
 + 0x044)

	)

86 
	#CGU_IDIVA_CTRL
 
	`MMIO32
(
CGU_BASE
 + 0x048)

	)

89 
	#CGU_IDIVB_CTRL
 
	`MMIO32
(
CGU_BASE
 + 0x04C)

	)

92 
	#CGU_IDIVC_CTRL
 
	`MMIO32
(
CGU_BASE
 + 0x050)

	)

95 
	#CGU_IDIVD_CTRL
 
	`MMIO32
(
CGU_BASE
 + 0x054)

	)

98 
	#CGU_IDIVE_CTRL
 
	`MMIO32
(
CGU_BASE
 + 0x058)

	)

101 
	#CGU_BASE_SAFE_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x05C)

	)

104 
	#CGU_BASE_USB0_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x060)

	)

107 
	#CGU_BASE_PERIPH_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x064)

	)

110 
	#CGU_BASE_USB1_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x068)

	)

113 
	#CGU_BASE_M4_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x06C)

	)

116 
	#CGU_BASE_SPIFI_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x070)

	)

119 
	#CGU_BASE_SPI_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x074)

	)

122 
	#CGU_BASE_PHY_RX_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x078)

	)

125 
	#CGU_BASE_PHY_TX_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x07C)

	)

128 
	#CGU_BASE_APB1_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x080)

	)

131 
	#CGU_BASE_APB3_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x084)

	)

134 
	#CGU_BASE_LCD_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x088)

	)

137 
	#CGU_BASE_VADC_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x08C)

	)

140 
	#CGU_BASE_SDIO_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x090)

	)

143 
	#CGU_BASE_SSP0_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x094)

	)

146 
	#CGU_BASE_SSP1_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x098)

	)

149 
	#CGU_BASE_UART0_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x09C)

	)

152 
	#CGU_BASE_UART1_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x0A0)

	)

155 
	#CGU_BASE_UART2_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x0A4)

	)

158 
	#CGU_BASE_UART3_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x0A8)

	)

161 
	#CGU_BASE_OUT_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x0AC)

	)

164 
	#CGU_OUTCLK_21_CTRL
 
	`MMIO32
(
CGU_BASE
 + 0x0B0)

	)

167 
	#CGU_OUTCLK_22_CTRL
 
	`MMIO32
(
CGU_BASE
 + 0x0B4)

	)

170 
	#CGU_OUTCLK_23_CTRL
 
	`MMIO32
(
CGU_BASE
 + 0x0B8)

	)

173 
	#CGU_OUTCLK_24_CTRL
 
	`MMIO32
(
CGU_BASE
 + 0x0BC)

	)

176 
	#CGU_BASE_APLL_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x0C0)

	)

179 
	#CGU_BASE_CGU_OUT0_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x0C4)

	)

182 
	#CGU_BASE_CGU_OUT1_CLK
 
	`MMIO32
(
CGU_BASE
 + 0x0C8)

	)

187 
	#CGU_FREQ_MON_RCNT_SHIFT
 (0)

	)

188 
	#CGU_FREQ_MON_RCNT_MASK
 (0x1f‡<< 
CGU_FREQ_MON_RCNT_SHIFT
)

	)

189 
	#CGU_FREQ_MON_RCNT
(
x
Ë((xË<< 
CGU_FREQ_MON_RCNT_SHIFT
)

	)

192 
	#CGU_FREQ_MON_FCNT_SHIFT
 (9)

	)

193 
	#CGU_FREQ_MON_FCNT_MASK
 (0x3ff‡<< 
CGU_FREQ_MON_FCNT_SHIFT
)

	)

194 
	#CGU_FREQ_MON_FCNT
(
x
Ë((xË<< 
CGU_FREQ_MON_FCNT_SHIFT
)

	)

197 
	#CGU_FREQ_MON_MEAS_SHIFT
 (23)

	)

198 
	#CGU_FREQ_MON_MEAS
 (1 << 
CGU_FREQ_MON_MEAS_SHIFT
)

	)

201 
	#CGU_FREQ_MON_CLK_SEL_SHIFT
 (24)

	)

202 
	#CGU_FREQ_MON_CLK_SEL_MASK
 (0x1‡<< 
CGU_FREQ_MON_CLK_SEL_SHIFT
)

	)

203 
	#CGU_FREQ_MON_CLK_SEL
(
x
Ë((xË<< 
CGU_FREQ_MON_CLK_SEL_SHIFT
)

	)

208 
	#CGU_XTAL_OSC_CTRL_ENABLE_SHIFT
 (0)

	)

209 
	#CGU_XTAL_OSC_CTRL_ENABLE
 (1 << 
CGU_XTAL_OSC_CTRL_ENABLE_SHIFT
)

	)

212 
	#CGU_XTAL_OSC_CTRL_BYPASS_SHIFT
 (1)

	)

213 
	#CGU_XTAL_OSC_CTRL_BYPASS
 (1 << 
CGU_XTAL_OSC_CTRL_BYPASS_SHIFT
)

	)

216 
	#CGU_XTAL_OSC_CTRL_HF_SHIFT
 (2)

	)

217 
	#CGU_XTAL_OSC_CTRL_HF
 (1 << 
CGU_XTAL_OSC_CTRL_HF_SHIFT
)

	)

222 
	#CGU_PLL0USB_STAT_LOCK_SHIFT
 (0)

	)

223 
	#CGU_PLL0USB_STAT_LOCK
 (1 << 
CGU_PLL0USB_STAT_LOCK_SHIFT
)

	)

226 
	#CGU_PLL0USB_STAT_FR_SHIFT
 (1)

	)

227 
	#CGU_PLL0USB_STAT_FR
 (1 << 
CGU_PLL0USB_STAT_FR_SHIFT
)

	)

232 
	#CGU_PLL0USB_CTRL_PD_SHIFT
 (0)

	)

233 
	#CGU_PLL0USB_CTRL_PD
 (1 << 
CGU_PLL0USB_CTRL_PD_SHIFT
)

	)

236 
	#CGU_PLL0USB_CTRL_BYPASS_SHIFT
 (1)

	)

237 
	#CGU_PLL0USB_CTRL_BYPASS
 (1 << 
CGU_PLL0USB_CTRL_BYPASS_SHIFT
)

	)

240 
	#CGU_PLL0USB_CTRL_DIRECTI_SHIFT
 (2)

	)

241 
	#CGU_PLL0USB_CTRL_DIRECTI
 (1 << 
CGU_PLL0USB_CTRL_DIRECTI_SHIFT
)

	)

244 
	#CGU_PLL0USB_CTRL_DIRECTO_SHIFT
 (3)

	)

245 
	#CGU_PLL0USB_CTRL_DIRECTO
 (1 << 
CGU_PLL0USB_CTRL_DIRECTO_SHIFT
)

	)

248 
	#CGU_PLL0USB_CTRL_CLKEN_SHIFT
 (4)

	)

249 
	#CGU_PLL0USB_CTRL_CLKEN
 (1 << 
CGU_PLL0USB_CTRL_CLKEN_SHIFT
)

	)

252 
	#CGU_PLL0USB_CTRL_FRM_SHIFT
 (6)

	)

253 
	#CGU_PLL0USB_CTRL_FRM
 (1 << 
CGU_PLL0USB_CTRL_FRM_SHIFT
)

	)

256 
	#CGU_PLL0USB_CTRL_AUTOBLOCK_SHIFT
 (11)

	)

257 
	#CGU_PLL0USB_CTRL_AUTOBLOCK
 (1 << 
CGU_PLL0USB_CTRL_AUTOBLOCK_SHIFT
)

	)

260 
	#CGU_PLL0USB_CTRL_CLK_SEL_SHIFT
 (24)

	)

261 
	#CGU_PLL0USB_CTRL_CLK_SEL_MASK
 (0x1‡<< 
CGU_PLL0USB_CTRL_CLK_SEL_SHIFT
)

	)

262 
	#CGU_PLL0USB_CTRL_CLK_SEL
(
x
Ë((xË<< 
CGU_PLL0USB_CTRL_CLK_SEL_SHIFT
)

	)

267 
	#CGU_PLL0USB_MDIV_MDEC_SHIFT
 (0)

	)

268 
	#CGU_PLL0USB_MDIV_MDEC_MASK
 (0x1fff‡<< 
CGU_PLL0USB_MDIV_MDEC_SHIFT
)

	)

269 
	#CGU_PLL0USB_MDIV_MDEC
(
x
Ë((xË<< 
CGU_PLL0USB_MDIV_MDEC_SHIFT
)

	)

272 
	#CGU_PLL0USB_MDIV_SELP_SHIFT
 (17)

	)

273 
	#CGU_PLL0USB_MDIV_SELP_MASK
 (0x1‡<< 
CGU_PLL0USB_MDIV_SELP_SHIFT
)

	)

274 
	#CGU_PLL0USB_MDIV_SELP
(
x
Ë((xË<< 
CGU_PLL0USB_MDIV_SELP_SHIFT
)

	)

277 
	#CGU_PLL0USB_MDIV_SELI_SHIFT
 (22)

	)

278 
	#CGU_PLL0USB_MDIV_SELI_MASK
 (0x3‡<< 
CGU_PLL0USB_MDIV_SELI_SHIFT
)

	)

279 
	#CGU_PLL0USB_MDIV_SELI
(
x
Ë((xË<< 
CGU_PLL0USB_MDIV_SELI_SHIFT
)

	)

282 
	#CGU_PLL0USB_MDIV_SELR_SHIFT
 (28)

	)

283 
	#CGU_PLL0USB_MDIV_SELR_MASK
 (0x‡<< 
CGU_PLL0USB_MDIV_SELR_SHIFT
)

	)

284 
	#CGU_PLL0USB_MDIV_SELR
(
x
Ë((xË<< 
CGU_PLL0USB_MDIV_SELR_SHIFT
)

	)

289 
	#CGU_PLL0USB_NP_DIV_PDEC_SHIFT
 (0)

	)

290 
	#CGU_PLL0USB_NP_DIV_PDEC_MASK
 (0x7‡<< 
CGU_PLL0USB_NP_DIV_PDEC_SHIFT
)

	)

291 
	#CGU_PLL0USB_NP_DIV_PDEC
(
x
Ë((xË<< 
CGU_PLL0USB_NP_DIV_PDEC_SHIFT
)

	)

294 
	#CGU_PLL0USB_NP_DIV_NDEC_SHIFT
 (12)

	)

295 
	#CGU_PLL0USB_NP_DIV_NDEC_MASK
 (0x3f‡<< 
CGU_PLL0USB_NP_DIV_NDEC_SHIFT
)

	)

296 
	#CGU_PLL0USB_NP_DIV_NDEC
(
x
Ë((xË<< 
CGU_PLL0USB_NP_DIV_NDEC_SHIFT
)

	)

301 
	#CGU_PLL0AUDIO_STAT_LOCK_SHIFT
 (0)

	)

302 
	#CGU_PLL0AUDIO_STAT_LOCK
 (1 << 
CGU_PLL0AUDIO_STAT_LOCK_SHIFT
)

	)

305 
	#CGU_PLL0AUDIO_STAT_FR_SHIFT
 (1)

	)

306 
	#CGU_PLL0AUDIO_STAT_FR
 (1 << 
CGU_PLL0AUDIO_STAT_FR_SHIFT
)

	)

311 
	#CGU_PLL0AUDIO_CTRL_PD_SHIFT
 (0)

	)

312 
	#CGU_PLL0AUDIO_CTRL_PD
 (1 << 
CGU_PLL0AUDIO_CTRL_PD_SHIFT
)

	)

315 
	#CGU_PLL0AUDIO_CTRL_BYPASS_SHIFT
 (1)

	)

316 
	#CGU_PLL0AUDIO_CTRL_BYPASS
 (1 << 
CGU_PLL0AUDIO_CTRL_BYPASS_SHIFT
)

	)

319 
	#CGU_PLL0AUDIO_CTRL_DIRECTI_SHIFT
 (2)

	)

320 
	#CGU_PLL0AUDIO_CTRL_DIRECTI
 (1 << 
CGU_PLL0AUDIO_CTRL_DIRECTI_SHIFT
)

	)

323 
	#CGU_PLL0AUDIO_CTRL_DIRECTO_SHIFT
 (3)

	)

324 
	#CGU_PLL0AUDIO_CTRL_DIRECTO
 (1 << 
CGU_PLL0AUDIO_CTRL_DIRECTO_SHIFT
)

	)

327 
	#CGU_PLL0AUDIO_CTRL_CLKEN_SHIFT
 (4)

	)

328 
	#CGU_PLL0AUDIO_CTRL_CLKEN
 (1 << 
CGU_PLL0AUDIO_CTRL_CLKEN_SHIFT
)

	)

331 
	#CGU_PLL0AUDIO_CTRL_FRM_SHIFT
 (6)

	)

332 
	#CGU_PLL0AUDIO_CTRL_FRM
 (1 << 
CGU_PLL0AUDIO_CTRL_FRM_SHIFT
)

	)

335 
	#CGU_PLL0AUDIO_CTRL_AUTOBLOCK_SHIFT
 (11)

	)

336 
	#CGU_PLL0AUDIO_CTRL_AUTOBLOCK
 \

337 (1 << 
CGU_PLL0AUDIO_CTRL_AUTOBLOCK_SHIFT
)

	)

340 
	#CGU_PLL0AUDIO_CTRL_PLLFRACT_REQ_SHIFT
 (12)

	)

341 
	#CGU_PLL0AUDIO_CTRL_PLLFRACT_REQ
 \

342 (1 << 
CGU_PLL0AUDIO_CTRL_PLLFRACT_REQ_SHIFT
)

	)

345 
	#CGU_PLL0AUDIO_CTRL_SEL_EXT_SHIFT
 (13)

	)

346 
	#CGU_PLL0AUDIO_CTRL_SEL_EXT
 (1 << 
CGU_PLL0AUDIO_CTRL_SEL_EXT_SHIFT
)

	)

349 
	#CGU_PLL0AUDIO_CTRL_MOD_PD_SHIFT
 (14)

	)

350 
	#CGU_PLL0AUDIO_CTRL_MOD_PD
 (1 << 
CGU_PLL0AUDIO_CTRL_MOD_PD_SHIFT
)

	)

353 
	#CGU_PLL0AUDIO_CTRL_CLK_SEL_SHIFT
 (24)

	)

354 
	#CGU_PLL0AUDIO_CTRL_CLK_SEL_MASK
 \

355 (0x1‡<< 
CGU_PLL0AUDIO_CTRL_CLK_SEL_SHIFT
)

	)

356 
	#CGU_PLL0AUDIO_CTRL_CLK_SEL
(
x
) \

357 ((
x
Ë<< 
CGU_PLL0AUDIO_CTRL_CLK_SEL_SHIFT
)

	)

362 
	#CGU_PLL0AUDIO_MDIV_MDEC_SHIFT
 (0)

	)

363 
	#CGU_PLL0AUDIO_MDIV_MDEC_MASK
 \

364 (0x1fff‡<< 
CGU_PLL0AUDIO_MDIV_MDEC_SHIFT
)

	)

365 
	#CGU_PLL0AUDIO_MDIV_MDEC
(
x
) \

366 ((
x
Ë<< 
CGU_PLL0AUDIO_MDIV_MDEC_SHIFT
)

	)

371 
	#CGU_PLL0AUDIO_NP_DIV_PDEC_SHIFT
 (0)

	)

372 
	#CGU_PLL0AUDIO_NP_DIV_PDEC_MASK
 \

373 (0x7‡<< 
CGU_PLL0AUDIO_NP_DIV_PDEC_SHIFT
)

	)

374 
	#CGU_PLL0AUDIO_NP_DIV_PDEC
(
x
) \

375 ((
x
Ë<< 
CGU_PLL0AUDIO_NP_DIV_PDEC_SHIFT
)

	)

378 
	#CGU_PLL0AUDIO_NP_DIV_NDEC_SHIFT
 (12)

	)

379 
	#CGU_PLL0AUDIO_NP_DIV_NDEC_MASK
 \

380 (0x3f‡<< 
CGU_PLL0AUDIO_NP_DIV_NDEC_SHIFT
)

	)

381 
	#CGU_PLL0AUDIO_NP_DIV_NDEC
(
x
) \

382 ((
x
Ë<< 
CGU_PLL0AUDIO_NP_DIV_NDEC_SHIFT
)

	)

387 
	#CGU_PLLAUDIO_FRAC_PLLFRACT_CTRL_SHIFT
 (0)

	)

388 
	#CGU_PLLAUDIO_FRAC_PLLFRACT_CTRL_MASK
 \

389 (0x3ffff‡<< 
CGU_PLLAUDIO_FRAC_PLLFRACT_CTRL_SHIFT
)

	)

390 
	#CGU_PLLAUDIO_FRAC_PLLFRACT_CTRL
(
x
) \

391 ((
x
Ë<< 
CGU_PLLAUDIO_FRAC_PLLFRACT_CTRL_SHIFT
)

	)

396 
	#CGU_PLL1_STAT_LOCK_SHIFT
 (0)

	)

397 
	#CGU_PLL1_STAT_LOCK
 (1 << 
CGU_PLL1_STAT_LOCK_SHIFT
)

	)

402 
	#CGU_PLL1_CTRL_PD_SHIFT
 (0)

	)

403 
	#CGU_PLL1_CTRL_PD
 (1 << 
CGU_PLL1_CTRL_PD_SHIFT
)

	)

406 
	#CGU_PLL1_CTRL_BYPASS_SHIFT
 (1)

	)

407 
	#CGU_PLL1_CTRL_BYPASS
 (1 << 
CGU_PLL1_CTRL_BYPASS_SHIFT
)

	)

410 
	#CGU_PLL1_CTRL_FBSEL_SHIFT
 (6)

	)

411 
	#CGU_PLL1_CTRL_FBSEL
 (1 << 
CGU_PLL1_CTRL_FBSEL_SHIFT
)

	)

414 
	#CGU_PLL1_CTRL_DIRECT_SHIFT
 (7)

	)

415 
	#CGU_PLL1_CTRL_DIRECT
 (1 << 
CGU_PLL1_CTRL_DIRECT_SHIFT
)

	)

418 
	#CGU_PLL1_CTRL_PSEL_SHIFT
 (8)

	)

419 
	#CGU_PLL1_CTRL_PSEL_MASK
 (0x3 << 
CGU_PLL1_CTRL_PSEL_SHIFT
)

	)

420 
	#CGU_PLL1_CTRL_PSEL
(
x
Ë((xË<< 
CGU_PLL1_CTRL_PSEL_SHIFT
)

	)

423 
	#CGU_PLL1_CTRL_AUTOBLOCK_SHIFT
 (11)

	)

424 
	#CGU_PLL1_CTRL_AUTOBLOCK
 (1 << 
CGU_PLL1_CTRL_AUTOBLOCK_SHIFT
)

	)

427 
	#CGU_PLL1_CTRL_NSEL_SHIFT
 (12)

	)

428 
	#CGU_PLL1_CTRL_NSEL_MASK
 (0x3 << 
CGU_PLL1_CTRL_NSEL_SHIFT
)

	)

429 
	#CGU_PLL1_CTRL_NSEL
(
x
Ë((xË<< 
CGU_PLL1_CTRL_NSEL_SHIFT
)

	)

432 
	#CGU_PLL1_CTRL_MSEL_SHIFT
 (16)

	)

433 
	#CGU_PLL1_CTRL_MSEL_MASK
 (0xf‡<< 
CGU_PLL1_CTRL_MSEL_SHIFT
)

	)

434 
	#CGU_PLL1_CTRL_MSEL
(
x
Ë((xË<< 
CGU_PLL1_CTRL_MSEL_SHIFT
)

	)

437 
	#CGU_PLL1_CTRL_CLK_SEL_SHIFT
 (24)

	)

438 
	#CGU_PLL1_CTRL_CLK_SEL_MASK
 (0x1‡<< 
CGU_PLL1_CTRL_CLK_SEL_SHIFT
)

	)

439 
	#CGU_PLL1_CTRL_CLK_SEL
(
x
Ë((xË<< 
CGU_PLL1_CTRL_CLK_SEL_SHIFT
)

	)

444 
	#CGU_IDIVA_CTRL_PD_SHIFT
 (0)

	)

445 
	#CGU_IDIVA_CTRL_PD
 (1 << 
CGU_IDIVA_CTRL_PD_SHIFT
)

	)

448 
	#CGU_IDIVA_CTRL_IDIV_SHIFT
 (2)

	)

449 
	#CGU_IDIVA_CTRL_IDIV_MASK
 (0x3 << 
CGU_IDIVA_CTRL_IDIV_SHIFT
)

	)

450 
	#CGU_IDIVA_CTRL_IDIV
(
x
Ë((xË<< 
CGU_IDIVA_CTRL_IDIV_SHIFT
)

	)

453 
	#CGU_IDIVA_CTRL_AUTOBLOCK_SHIFT
 (11)

	)

454 
	#CGU_IDIVA_CTRL_AUTOBLOCK
 (1 << 
CGU_IDIVA_CTRL_AUTOBLOCK_SHIFT
)

	)

457 
	#CGU_IDIVA_CTRL_CLK_SEL_SHIFT
 (24)

	)

458 
	#CGU_IDIVA_CTRL_CLK_SEL_MASK
 (0x1‡<< 
CGU_IDIVA_CTRL_CLK_SEL_SHIFT
)

	)

459 
	#CGU_IDIVA_CTRL_CLK_SEL
(
x
Ë((xË<< 
CGU_IDIVA_CTRL_CLK_SEL_SHIFT
)

	)

464 
	#CGU_IDIVB_CTRL_PD_SHIFT
 (0)

	)

465 
	#CGU_IDIVB_CTRL_PD
 (1 << 
CGU_IDIVB_CTRL_PD_SHIFT
)

	)

468 
	#CGU_IDIVB_CTRL_IDIV_SHIFT
 (2)

	)

469 
	#CGU_IDIVB_CTRL_IDIV_MASK
 (0x‡<< 
CGU_IDIVB_CTRL_IDIV_SHIFT
)

	)

470 
	#CGU_IDIVB_CTRL_IDIV
(
x
Ë((xË<< 
CGU_IDIVB_CTRL_IDIV_SHIFT
)

	)

473 
	#CGU_IDIVB_CTRL_AUTOBLOCK_SHIFT
 (11)

	)

474 
	#CGU_IDIVB_CTRL_AUTOBLOCK
 (1 << 
CGU_IDIVB_CTRL_AUTOBLOCK_SHIFT
)

	)

477 
	#CGU_IDIVB_CTRL_CLK_SEL_SHIFT
 (24)

	)

478 
	#CGU_IDIVB_CTRL_CLK_SEL_MASK
 (0x1‡<< 
CGU_IDIVB_CTRL_CLK_SEL_SHIFT
)

	)

479 
	#CGU_IDIVB_CTRL_CLK_SEL
(
x
Ë((xË<< 
CGU_IDIVB_CTRL_CLK_SEL_SHIFT
)

	)

484 
	#CGU_IDIVC_CTRL_PD_SHIFT
 (0)

	)

485 
	#CGU_IDIVC_CTRL_PD
 (1 << 
CGU_IDIVC_CTRL_PD_SHIFT
)

	)

488 
	#CGU_IDIVC_CTRL_IDIV_SHIFT
 (2)

	)

489 
	#CGU_IDIVC_CTRL_IDIV_MASK
 (0x‡<< 
CGU_IDIVC_CTRL_IDIV_SHIFT
)

	)

490 
	#CGU_IDIVC_CTRL_IDIV
(
x
Ë((xË<< 
CGU_IDIVC_CTRL_IDIV_SHIFT
)

	)

493 
	#CGU_IDIVC_CTRL_AUTOBLOCK_SHIFT
 (11)

	)

494 
	#CGU_IDIVC_CTRL_AUTOBLOCK
 (1 << 
CGU_IDIVC_CTRL_AUTOBLOCK_SHIFT
)

	)

497 
	#CGU_IDIVC_CTRL_CLK_SEL_SHIFT
 (24)

	)

498 
	#CGU_IDIVC_CTRL_CLK_SEL_MASK
 (0x1‡<< 
CGU_IDIVC_CTRL_CLK_SEL_SHIFT
)

	)

499 
	#CGU_IDIVC_CTRL_CLK_SEL
(
x
Ë((xË<< 
CGU_IDIVC_CTRL_CLK_SEL_SHIFT
)

	)

504 
	#CGU_IDIVD_CTRL_PD_SHIFT
 (0)

	)

505 
	#CGU_IDIVD_CTRL_PD
 (1 << 
CGU_IDIVD_CTRL_PD_SHIFT
)

	)

508 
	#CGU_IDIVD_CTRL_IDIV_SHIFT
 (2)

	)

509 
	#CGU_IDIVD_CTRL_IDIV_MASK
 (0x‡<< 
CGU_IDIVD_CTRL_IDIV_SHIFT
)

	)

510 
	#CGU_IDIVD_CTRL_IDIV
(
x
Ë((xË<< 
CGU_IDIVD_CTRL_IDIV_SHIFT
)

	)

513 
	#CGU_IDIVD_CTRL_AUTOBLOCK_SHIFT
 (11)

	)

514 
	#CGU_IDIVD_CTRL_AUTOBLOCK
 (1 << 
CGU_IDIVD_CTRL_AUTOBLOCK_SHIFT
)

	)

517 
	#CGU_IDIVD_CTRL_CLK_SEL_SHIFT
 (24)

	)

518 
	#CGU_IDIVD_CTRL_CLK_SEL_MASK
 (0x1‡<< 
CGU_IDIVD_CTRL_CLK_SEL_SHIFT
)

	)

519 
	#CGU_IDIVD_CTRL_CLK_SEL
(
x
Ë((xË<< 
CGU_IDIVD_CTRL_CLK_SEL_SHIFT
)

	)

524 
	#CGU_IDIVE_CTRL_PD_SHIFT
 (0)

	)

525 
	#CGU_IDIVE_CTRL_PD
 (1 << 
CGU_IDIVE_CTRL_PD_SHIFT
)

	)

528 
	#CGU_IDIVE_CTRL_IDIV_SHIFT
 (2)

	)

529 
	#CGU_IDIVE_CTRL_IDIV_MASK
 (0xf‡<< 
CGU_IDIVE_CTRL_IDIV_SHIFT
)

	)

530 
	#CGU_IDIVE_CTRL_IDIV
(
x
Ë((xË<< 
CGU_IDIVE_CTRL_IDIV_SHIFT
)

	)

533 
	#CGU_IDIVE_CTRL_AUTOBLOCK_SHIFT
 (11)

	)

534 
	#CGU_IDIVE_CTRL_AUTOBLOCK
 (1 << 
CGU_IDIVE_CTRL_AUTOBLOCK_SHIFT
)

	)

537 
	#CGU_IDIVE_CTRL_CLK_SEL_SHIFT
 (24)

	)

538 
	#CGU_IDIVE_CTRL_CLK_SEL_MASK
 (0x1‡<< 
CGU_IDIVE_CTRL_CLK_SEL_SHIFT
)

	)

539 
	#CGU_IDIVE_CTRL_CLK_SEL
(
x
Ë((xË<< 
CGU_IDIVE_CTRL_CLK_SEL_SHIFT
)

	)

544 
	#CGU_BASE_SAFE_CLK_PD_SHIFT
 (0)

	)

545 
	#CGU_BASE_SAFE_CLK_PD
 (1 << 
CGU_BASE_SAFE_CLK_PD_SHIFT
)

	)

548 
	#CGU_BASE_SAFE_CLK_AUTOBLOCK_SHIFT
 (11)

	)

549 
	#CGU_BASE_SAFE_CLK_AUTOBLOCK
 (1 << 
CGU_BASE_SAFE_CLK_AUTOBLOCK_SHIFT
)

	)

552 
	#CGU_BASE_SAFE_CLK_CLK_SEL_SHIFT
 (24)

	)

553 
	#CGU_BASE_SAFE_CLK_CLK_SEL_MASK
 \

554 (0x1‡<< 
CGU_BASE_SAFE_CLK_CLK_SEL_SHIFT
)

	)

555 
	#CGU_BASE_SAFE_CLK_CLK_SEL
(
x
) \

556 ((
x
Ë<< 
CGU_BASE_SAFE_CLK_CLK_SEL_SHIFT
)

	)

561 
	#CGU_BASE_USB0_CLK_PD_SHIFT
 (0)

	)

562 
	#CGU_BASE_USB0_CLK_PD
 (1 << 
CGU_BASE_USB0_CLK_PD_SHIFT
)

	)

565 
	#CGU_BASE_USB0_CLK_AUTOBLOCK_SHIFT
 (11)

	)

566 
	#CGU_BASE_USB0_CLK_AUTOBLOCK
 (1 << 
CGU_BASE_USB0_CLK_AUTOBLOCK_SHIFT
)

	)

569 
	#CGU_BASE_USB0_CLK_CLK_SEL_SHIFT
 (24)

	)

570 
	#CGU_BASE_USB0_CLK_CLK_SEL_MASK
 \

571 (0x1‡<< 
CGU_BASE_USB0_CLK_CLK_SEL_SHIFT
)

	)

572 
	#CGU_BASE_USB0_CLK_CLK_SEL
(
x
) \

573 ((
x
Ë<< 
CGU_BASE_USB0_CLK_CLK_SEL_SHIFT
)

	)

578 
	#CGU_BASE_PERIPH_CLK_PD_SHIFT
 (0)

	)

579 
	#CGU_BASE_PERIPH_CLK_PD
 (1 << 
CGU_BASE_PERIPH_CLK_PD_SHIFT
)

	)

582 
	#CGU_BASE_PERIPH_CLK_AUTOBLOCK_SHIFT
 (11)

	)

583 
	#CGU_BASE_PERIPH_CLK_AUTOBLOCK
 \

584 (1 << 
CGU_BASE_PERIPH_CLK_AUTOBLOCK_SHIFT
)

	)

587 
	#CGU_BASE_PERIPH_CLK_CLK_SEL_SHIFT
 (24)

	)

588 
	#CGU_BASE_PERIPH_CLK_CLK_SEL_MASK
 \

589 (0x1‡<< 
CGU_BASE_PERIPH_CLK_CLK_SEL_SHIFT
)

	)

590 
	#CGU_BASE_PERIPH_CLK_CLK_SEL
(
x
) \

591 ((
x
Ë<< 
CGU_BASE_PERIPH_CLK_CLK_SEL_SHIFT
)

	)

596 
	#CGU_BASE_USB1_CLK_PD_SHIFT
 (0)

	)

597 
	#CGU_BASE_USB1_CLK_PD
 (1 << 
CGU_BASE_USB1_CLK_PD_SHIFT
)

	)

600 
	#CGU_BASE_USB1_CLK_AUTOBLOCK_SHIFT
 (11)

	)

601 
	#CGU_BASE_USB1_CLK_AUTOBLOCK
 (1 << 
CGU_BASE_USB1_CLK_AUTOBLOCK_SHIFT
)

	)

604 
	#CGU_BASE_USB1_CLK_CLK_SEL_SHIFT
 (24)

	)

605 
	#CGU_BASE_USB1_CLK_CLK_SEL_MASK
 \

606 (0x1‡<< 
CGU_BASE_USB1_CLK_CLK_SEL_SHIFT
)

	)

607 
	#CGU_BASE_USB1_CLK_CLK_SEL
(
x
) \

608 ((
x
Ë<< 
CGU_BASE_USB1_CLK_CLK_SEL_SHIFT
)

	)

613 
	#CGU_BASE_M4_CLK_PD_SHIFT
 (0)

	)

614 
	#CGU_BASE_M4_CLK_PD
 (1 << 
CGU_BASE_M4_CLK_PD_SHIFT
)

	)

617 
	#CGU_BASE_M4_CLK_AUTOBLOCK_SHIFT
 (11)

	)

618 
	#CGU_BASE_M4_CLK_AUTOBLOCK
 (1 << 
CGU_BASE_M4_CLK_AUTOBLOCK_SHIFT
)

	)

621 
	#CGU_BASE_M4_CLK_CLK_SEL_SHIFT
 (24)

	)

622 
	#CGU_BASE_M4_CLK_CLK_SEL_MASK
 (0x1‡<< 
CGU_BASE_M4_CLK_CLK_SEL_SHIFT
)

	)

623 
	#CGU_BASE_M4_CLK_CLK_SEL
(
x
Ë((xË<< 
CGU_BASE_M4_CLK_CLK_SEL_SHIFT
)

	)

628 
	#CGU_BASE_SPIFI_CLK_PD_SHIFT
 (0)

	)

629 
	#CGU_BASE_SPIFI_CLK_PD
 (1 << 
CGU_BASE_SPIFI_CLK_PD_SHIFT
)

	)

632 
	#CGU_BASE_SPIFI_CLK_AUTOBLOCK_SHIFT
 (11)

	)

633 
	#CGU_BASE_SPIFI_CLK_AUTOBLOCK
 \

634 (1 << 
CGU_BASE_SPIFI_CLK_AUTOBLOCK_SHIFT
)

	)

637 
	#CGU_BASE_SPIFI_CLK_CLK_SEL_SHIFT
 (24)

	)

638 
	#CGU_BASE_SPIFI_CLK_CLK_SEL_MASK
 \

639 (0x1‡<< 
CGU_BASE_SPIFI_CLK_CLK_SEL_SHIFT
)

	)

640 
	#CGU_BASE_SPIFI_CLK_CLK_SEL
(
x
) \

641 ((
x
Ë<< 
CGU_BASE_SPIFI_CLK_CLK_SEL_SHIFT
)

	)

646 
	#CGU_BASE_SPI_CLK_PD_SHIFT
 (0)

	)

647 
	#CGU_BASE_SPI_CLK_PD
 (1 << 
CGU_BASE_SPI_CLK_PD_SHIFT
)

	)

650 
	#CGU_BASE_SPI_CLK_AUTOBLOCK_SHIFT
 (11)

	)

651 
	#CGU_BASE_SPI_CLK_AUTOBLOCK
 (1 << 
CGU_BASE_SPI_CLK_AUTOBLOCK_SHIFT
)

	)

654 
	#CGU_BASE_SPI_CLK_CLK_SEL_SHIFT
 (24)

	)

655 
	#CGU_BASE_SPI_CLK_CLK_SEL_MASK
 (0x1‡<< 
CGU_BASE_SPI_CLK_CLK_SEL_SHIFT
)

	)

656 
	#CGU_BASE_SPI_CLK_CLK_SEL
(
x
Ë((xË<< 
CGU_BASE_SPI_CLK_CLK_SEL_SHIFT
)

	)

661 
	#CGU_BASE_PHY_RX_CLK_PD_SHIFT
 (0)

	)

662 
	#CGU_BASE_PHY_RX_CLK_PD
 (1 << 
CGU_BASE_PHY_RX_CLK_PD_SHIFT
)

	)

665 
	#CGU_BASE_PHY_RX_CLK_AUTOBLOCK_SHIFT
 (11)

	)

666 
	#CGU_BASE_PHY_RX_CLK_AUTOBLOCK
 \

667 (1 << 
CGU_BASE_PHY_RX_CLK_AUTOBLOCK_SHIFT
)

	)

670 
	#CGU_BASE_PHY_RX_CLK_CLK_SEL_SHIFT
 (24)

	)

671 
	#CGU_BASE_PHY_RX_CLK_CLK_SEL_MASK
 \

672 (0x1‡<< 
CGU_BASE_PHY_RX_CLK_CLK_SEL_SHIFT
)

	)

673 
	#CGU_BASE_PHY_RX_CLK_CLK_SEL
(
x
) \

674 ((
x
Ë<< 
CGU_BASE_PHY_RX_CLK_CLK_SEL_SHIFT
)

	)

679 
	#CGU_BASE_PHY_TX_CLK_PD_SHIFT
 (0)

	)

680 
	#CGU_BASE_PHY_TX_CLK_PD
 (1 << 
CGU_BASE_PHY_TX_CLK_PD_SHIFT
)

	)

683 
	#CGU_BASE_PHY_TX_CLK_AUTOBLOCK_SHIFT
 (11)

	)

684 
	#CGU_BASE_PHY_TX_CLK_AUTOBLOCK
 \

685 (1 << 
CGU_BASE_PHY_TX_CLK_AUTOBLOCK_SHIFT
)

	)

688 
	#CGU_BASE_PHY_TX_CLK_CLK_SEL_SHIFT
 (24)

	)

689 
	#CGU_BASE_PHY_TX_CLK_CLK_SEL_MASK
 \

690 (0x1‡<< 
CGU_BASE_PHY_TX_CLK_CLK_SEL_SHIFT
)

	)

691 
	#CGU_BASE_PHY_TX_CLK_CLK_SEL
(
x
) \

692 ((
x
Ë<< 
CGU_BASE_PHY_TX_CLK_CLK_SEL_SHIFT
)

	)

697 
	#CGU_BASE_APB1_CLK_PD_SHIFT
 (0)

	)

698 
	#CGU_BASE_APB1_CLK_PD
 (1 << 
CGU_BASE_APB1_CLK_PD_SHIFT
)

	)

701 
	#CGU_BASE_APB1_CLK_AUTOBLOCK_SHIFT
 (11)

	)

702 
	#CGU_BASE_APB1_CLK_AUTOBLOCK
 (1 << 
CGU_BASE_APB1_CLK_AUTOBLOCK_SHIFT
)

	)

705 
	#CGU_BASE_APB1_CLK_CLK_SEL_SHIFT
 (24)

	)

706 
	#CGU_BASE_APB1_CLK_CLK_SEL_MASK
 \

707 (0x1‡<< 
CGU_BASE_APB1_CLK_CLK_SEL_SHIFT
)

	)

708 
	#CGU_BASE_APB1_CLK_CLK_SEL
(
x
Ë((xË<< 
CGU_BASE_APB1_CLK_CLK_SEL_SHIFT
)

	)

713 
	#CGU_BASE_APB3_CLK_PD_SHIFT
 (0)

	)

714 
	#CGU_BASE_APB3_CLK_PD
 (1 << 
CGU_BASE_APB3_CLK_PD_SHIFT
)

	)

717 
	#CGU_BASE_APB3_CLK_AUTOBLOCK_SHIFT
 (11)

	)

718 
	#CGU_BASE_APB3_CLK_AUTOBLOCK
 (1 << 
CGU_BASE_APB3_CLK_AUTOBLOCK_SHIFT
)

	)

721 
	#CGU_BASE_APB3_CLK_CLK_SEL_SHIFT
 (24)

	)

722 
	#CGU_BASE_APB3_CLK_CLK_SEL_MASK
 \

723 (0x1‡<< 
CGU_BASE_APB3_CLK_CLK_SEL_SHIFT
)

	)

724 
	#CGU_BASE_APB3_CLK_CLK_SEL
(
x
Ë((xË<< 
CGU_BASE_APB3_CLK_CLK_SEL_SHIFT
)

	)

729 
	#CGU_BASE_LCD_CLK_PD_SHIFT
 (0)

	)

730 
	#CGU_BASE_LCD_CLK_PD
 (1 << 
CGU_BASE_LCD_CLK_PD_SHIFT
)

	)

733 
	#CGU_BASE_LCD_CLK_AUTOBLOCK_SHIFT
 (11)

	)

734 
	#CGU_BASE_LCD_CLK_AUTOBLOCK
 (1 << 
CGU_BASE_LCD_CLK_AUTOBLOCK_SHIFT
)

	)

737 
	#CGU_BASE_LCD_CLK_CLK_SEL_SHIFT
 (24)

	)

738 
	#CGU_BASE_LCD_CLK_CLK_SEL_MASK
 (0x1‡<< 
CGU_BASE_LCD_CLK_CLK_SEL_SHIFT
)

	)

739 
	#CGU_BASE_LCD_CLK_CLK_SEL
(
x
Ë((xË<< 
CGU_BASE_LCD_CLK_CLK_SEL_SHIFT
)

	)

744 
	#CGU_BASE_VADC_CLK_PD_SHIFT
 (0)

	)

745 
	#CGU_BASE_VADC_CLK_PD
 (1 << 
CGU_BASE_VADC_CLK_PD_SHIFT
)

	)

748 
	#CGU_BASE_VADC_CLK_AUTOBLOCK_SHIFT
 (11)

	)

749 
	#CGU_BASE_VADC_CLK_AUTOBLOCK
 (1 << 
CGU_BASE_VADC_CLK_AUTOBLOCK_SHIFT
)

	)

752 
	#CGU_BASE_VADC_CLK_CLK_SEL_SHIFT
 (24)

	)

753 
	#CGU_BASE_VADC_CLK_CLK_SEL_MASK
 \

754 (0x1‡<< 
CGU_BASE_VADC_CLK_CLK_SEL_SHIFT
)

	)

755 
	#CGU_BASE_VADC_CLK_CLK_SEL
(
x
Ë((xË<< 
CGU_BASE_VADC_CLK_CLK_SEL_SHIFT
)

	)

760 
	#CGU_BASE_SDIO_CLK_PD_SHIFT
 (0)

	)

761 
	#CGU_BASE_SDIO_CLK_PD
 (1 << 
CGU_BASE_SDIO_CLK_PD_SHIFT
)

	)

764 
	#CGU_BASE_SDIO_CLK_AUTOBLOCK_SHIFT
 (11)

	)

765 
	#CGU_BASE_SDIO_CLK_AUTOBLOCK
 (1 << 
CGU_BASE_SDIO_CLK_AUTOBLOCK_SHIFT
)

	)

768 
	#CGU_BASE_SDIO_CLK_CLK_SEL_SHIFT
 (24)

	)

769 
	#CGU_BASE_SDIO_CLK_CLK_SEL_MASK
 \

770 (0x1‡<< 
CGU_BASE_SDIO_CLK_CLK_SEL_SHIFT
)

	)

771 
	#CGU_BASE_SDIO_CLK_CLK_SEL
(
x
Ë((xË<< 
CGU_BASE_SDIO_CLK_CLK_SEL_SHIFT
)

	)

776 
	#CGU_BASE_SSP0_CLK_PD_SHIFT
 (0)

	)

777 
	#CGU_BASE_SSP0_CLK_PD
 (1 << 
CGU_BASE_SSP0_CLK_PD_SHIFT
)

	)

780 
	#CGU_BASE_SSP0_CLK_AUTOBLOCK_SHIFT
 (11)

	)

781 
	#CGU_BASE_SSP0_CLK_AUTOBLOCK
 (1 << 
CGU_BASE_SSP0_CLK_AUTOBLOCK_SHIFT
)

	)

784 
	#CGU_BASE_SSP0_CLK_CLK_SEL_SHIFT
 (24)

	)

785 
	#CGU_BASE_SSP0_CLK_CLK_SEL_MASK
 \

786 (0x1‡<< 
CGU_BASE_SSP0_CLK_CLK_SEL_SHIFT
)

	)

787 
	#CGU_BASE_SSP0_CLK_CLK_SEL
(
x
Ë((xË<< 
CGU_BASE_SSP0_CLK_CLK_SEL_SHIFT
)

	)

792 
	#CGU_BASE_SSP1_CLK_PD_SHIFT
 (0)

	)

793 
	#CGU_BASE_SSP1_CLK_PD
 (1 << 
CGU_BASE_SSP1_CLK_PD_SHIFT
)

	)

796 
	#CGU_BASE_SSP1_CLK_AUTOBLOCK_SHIFT
 (11)

	)

797 
	#CGU_BASE_SSP1_CLK_AUTOBLOCK
 (1 << 
CGU_BASE_SSP1_CLK_AUTOBLOCK_SHIFT
)

	)

800 
	#CGU_BASE_SSP1_CLK_CLK_SEL_SHIFT
 (24)

	)

801 
	#CGU_BASE_SSP1_CLK_CLK_SEL_MASK
 \

802 (0x1‡<< 
CGU_BASE_SSP1_CLK_CLK_SEL_SHIFT
)

	)

803 
	#CGU_BASE_SSP1_CLK_CLK_SEL
(
x
) \

804 ((
x
Ë<< 
CGU_BASE_SSP1_CLK_CLK_SEL_SHIFT
)

	)

809 
	#CGU_BASE_UART0_CLK_PD_SHIFT
 (0)

	)

810 
	#CGU_BASE_UART0_CLK_PD
 (1 << 
CGU_BASE_UART0_CLK_PD_SHIFT
)

	)

813 
	#CGU_BASE_UART0_CLK_AUTOBLOCK_SHIFT
 (11)

	)

814 
	#CGU_BASE_UART0_CLK_AUTOBLOCK
 \

815 (1 << 
CGU_BASE_UART0_CLK_AUTOBLOCK_SHIFT
)

	)

818 
	#CGU_BASE_UART0_CLK_CLK_SEL_SHIFT
 (24)

	)

819 
	#CGU_BASE_UART0_CLK_CLK_SEL_MASK
 \

820 (0x1‡<< 
CGU_BASE_UART0_CLK_CLK_SEL_SHIFT
)

	)

821 
	#CGU_BASE_UART0_CLK_CLK_SEL
(
x
) \

822 ((
x
Ë<< 
CGU_BASE_UART0_CLK_CLK_SEL_SHIFT
)

	)

827 
	#CGU_BASE_UART1_CLK_PD_SHIFT
 (0)

	)

828 
	#CGU_BASE_UART1_CLK_PD
 (1 << 
CGU_BASE_UART1_CLK_PD_SHIFT
)

	)

831 
	#CGU_BASE_UART1_CLK_AUTOBLOCK_SHIFT
 (11)

	)

832 
	#CGU_BASE_UART1_CLK_AUTOBLOCK
 \

833 (1 << 
CGU_BASE_UART1_CLK_AUTOBLOCK_SHIFT
)

	)

836 
	#CGU_BASE_UART1_CLK_CLK_SEL_SHIFT
 (24)

	)

837 
	#CGU_BASE_UART1_CLK_CLK_SEL_MASK
 \

838 (0x1‡<< 
CGU_BASE_UART1_CLK_CLK_SEL_SHIFT
)

	)

839 
	#CGU_BASE_UART1_CLK_CLK_SEL
(
x
) \

840 ((
x
Ë<< 
CGU_BASE_UART1_CLK_CLK_SEL_SHIFT
)

	)

845 
	#CGU_BASE_UART2_CLK_PD_SHIFT
 (0)

	)

846 
	#CGU_BASE_UART2_CLK_PD
 (1 << 
CGU_BASE_UART2_CLK_PD_SHIFT
)

	)

849 
	#CGU_BASE_UART2_CLK_AUTOBLOCK_SHIFT
 (11)

	)

850 
	#CGU_BASE_UART2_CLK_AUTOBLOCK
 \

851 (1 << 
CGU_BASE_UART2_CLK_AUTOBLOCK_SHIFT
)

	)

854 
	#CGU_BASE_UART2_CLK_CLK_SEL_SHIFT
 (24)

	)

855 
	#CGU_BASE_UART2_CLK_CLK_SEL_MASK
 \

856 (0x1‡<< 
CGU_BASE_UART2_CLK_CLK_SEL_SHIFT
)

	)

857 
	#CGU_BASE_UART2_CLK_CLK_SEL
(
x
) \

858 ((
x
Ë<< 
CGU_BASE_UART2_CLK_CLK_SEL_SHIFT
)

	)

863 
	#CGU_BASE_UART3_CLK_PD_SHIFT
 (0)

	)

864 
	#CGU_BASE_UART3_CLK_PD
 (1 << 
CGU_BASE_UART3_CLK_PD_SHIFT
)

	)

867 
	#CGU_BASE_UART3_CLK_AUTOBLOCK_SHIFT
 (11)

	)

868 
	#CGU_BASE_UART3_CLK_AUTOBLOCK
 \

869 (1 << 
CGU_BASE_UART3_CLK_AUTOBLOCK_SHIFT
)

	)

872 
	#CGU_BASE_UART3_CLK_CLK_SEL_SHIFT
 (24)

	)

873 
	#CGU_BASE_UART3_CLK_CLK_SEL_MASK
 \

874 (0x1‡<< 
CGU_BASE_UART3_CLK_CLK_SEL_SHIFT
)

	)

875 
	#CGU_BASE_UART3_CLK_CLK_SEL
(
x
) \

876 ((
x
Ë<< 
CGU_BASE_UART3_CLK_CLK_SEL_SHIFT
)

	)

881 
	#CGU_BASE_OUT_CLK_PD_SHIFT
 (0)

	)

882 
	#CGU_BASE_OUT_CLK_PD
 (1 << 
CGU_BASE_OUT_CLK_PD_SHIFT
)

	)

885 
	#CGU_BASE_OUT_CLK_AUTOBLOCK_SHIFT
 (11)

	)

886 
	#CGU_BASE_OUT_CLK_AUTOBLOCK
 (1 << 
CGU_BASE_OUT_CLK_AUTOBLOCK_SHIFT
)

	)

889 
	#CGU_BASE_OUT_CLK_CLK_SEL_SHIFT
 (24)

	)

890 
	#CGU_BASE_OUT_CLK_CLK_SEL_MASK
 (0x1‡<< 
CGU_BASE_OUT_CLK_CLK_SEL_SHIFT
)

	)

891 
	#CGU_BASE_OUT_CLK_CLK_SEL
(
x
Ë((xË<< 
CGU_BASE_OUT_CLK_CLK_SEL_SHIFT
)

	)

896 
	#CGU_BASE_APLL_CLK_PD_SHIFT
 (0)

	)

897 
	#CGU_BASE_APLL_CLK_PD
 (1 << 
CGU_BASE_APLL_CLK_PD_SHIFT
)

	)

900 
	#CGU_BASE_APLL_CLK_AUTOBLOCK_SHIFT
 (11)

	)

901 
	#CGU_BASE_APLL_CLK_AUTOBLOCK
 (1 << 
CGU_BASE_APLL_CLK_AUTOBLOCK_SHIFT
)

	)

904 
	#CGU_BASE_APLL_CLK_CLK_SEL_SHIFT
 (24)

	)

905 
	#CGU_BASE_APLL_CLK_CLK_SEL_MASK
 \

906 (0x1‡<< 
CGU_BASE_APLL_CLK_CLK_SEL_SHIFT
)

	)

907 
	#CGU_BASE_APLL_CLK_CLK_SEL
(
x
Ë((xË<< 
CGU_BASE_APLL_CLK_CLK_SEL_SHIFT
)

	)

912 
	#CGU_BASE_CGU_OUT0_CLK_PD_SHIFT
 (0)

	)

913 
	#CGU_BASE_CGU_OUT0_CLK_PD
 (1 << 
CGU_BASE_CGU_OUT0_CLK_PD_SHIFT
)

	)

916 
	#CGU_BASE_CGU_OUT0_CLK_AUTOBLOCK_SHIFT
 (11)

	)

917 
	#CGU_BASE_CGU_OUT0_CLK_AUTOBLOCK
 \

918 (1 << 
CGU_BASE_CGU_OUT0_CLK_AUTOBLOCK_SHIFT
)

	)

921 
	#CGU_BASE_CGU_OUT0_CLK_CLK_SEL_SHIFT
 (24)

	)

922 
	#CGU_BASE_CGU_OUT0_CLK_CLK_SEL_MASK
 \

923 (0x1‡<< 
CGU_BASE_CGU_OUT0_CLK_CLK_SEL_SHIFT
)

	)

924 
	#CGU_BASE_CGU_OUT0_CLK_CLK_SEL
(
x
) \

925 ((
x
Ë<< 
CGU_BASE_CGU_OUT0_CLK_CLK_SEL_SHIFT
)

	)

930 
	#CGU_BASE_CGU_OUT1_CLK_PD_SHIFT
 (0)

	)

931 
	#CGU_BASE_CGU_OUT1_CLK_PD
 (1 << 
CGU_BASE_CGU_OUT1_CLK_PD_SHIFT
)

	)

934 
	#CGU_BASE_CGU_OUT1_CLK_AUTOBLOCK_SHIFT
 (11)

	)

935 
	#CGU_BASE_CGU_OUT1_CLK_AUTOBLOCK
 \

936 (1 << 
CGU_BASE_CGU_OUT1_CLK_AUTOBLOCK_SHIFT
)

	)

939 
	#CGU_BASE_CGU_OUT1_CLK_CLK_SEL_SHIFT
 (24)

	)

940 
	#CGU_BASE_CGU_OUT1_CLK_CLK_SEL_MASK
 \

941 (0x1‡<< 
CGU_BASE_CGU_OUT1_CLK_CLK_SEL_SHIFT
)

	)

942 
	#CGU_BASE_CGU_OUT1_CLK_CLK_SEL
(
x
) \

943 ((
x
Ë<< 
CGU_BASE_CGU_OUT1_CLK_CLK_SEL_SHIFT
)

	)

947 
	#CGU_SRC_32K
 0x00

	)

948 
	#CGU_SRC_IRC
 0x01

	)

949 
	#CGU_SRC_ENET_RX
 0x02

	)

950 
	#CGU_SRC_ENET_TX
 0x03

	)

951 
	#CGU_SRC_GP_CLKIN
 0x04

	)

952 
	#CGU_SRC_XTAL
 0x06

	)

953 
	#CGU_SRC_PLL0USB
 0x07

	)

954 
	#CGU_SRC_PLL0AUDIO
 0x08

	)

955 
	#CGU_SRC_PLL1
 0x09

	)

956 
	#CGU_SRC_IDIVA
 0x0C

	)

957 
	#CGU_SRC_IDIVB
 0x0D

	)

958 
	#CGU_SRC_IDIVC
 0x0E

	)

959 
	#CGU_SRC_IDIVD
 0x0F

	)

960 
	#CGU_SRC_IDIVE
 0x10

	)

	@lib/libopencm3/include/libopencm3/lpc43xx/creg.h

35 #i‚de‡
LPC43XX_CREG_H


36 
	#LPC43XX_CREG_H


	)

40 
	~<lib›ícm3/cm3/comm⁄.h
>

41 
	~<lib›ícm3/Õc43xx/mem‹ym≠.h
>

49 
	#CREG_CREG0
 
	`MMIO32
(
CREG_BASE
 + 0x004)

	)

52 
	#CREG_M4MEMMAP
 
	`MMIO32
(
CREG_BASE
 + 0x100)

	)

55 
	#CREG_CREG1
 
	`MMIO32
(
CREG_BASE
 + 0x108)

	)

58 
	#CREG_CREG2
 
	`MMIO32
(
CREG_BASE
 + 0x10C)

	)

61 
	#CREG_CREG3
 
	`MMIO32
(
CREG_BASE
 + 0x110)

	)

64 
	#CREG_CREG4
 
	`MMIO32
(
CREG_BASE
 + 0x114)

	)

67 
	#CREG_CREG5
 
	`MMIO32
(
CREG_BASE
 + 0x118)

	)

70 
	#CREG_DMAMUX
 
	`MMIO32
(
CREG_BASE
 + 0x11C)

	)

73 
	#CREG_FLASHCFGA
 
	`MMIO32
(
CREG_BASE
 + 0x120)

	)

76 
	#CREG_FLASHCFGB
 
	`MMIO32
(
CREG_BASE
 + 0x124)

	)

79 
	#CREG_ETBCFG
 
	`MMIO32
(
CREG_BASE
 + 0x128)

	)

85 
	#CREG_CREG6
 
	`MMIO32
(
CREG_BASE
 + 0x12C)

	)

88 
	#CREG_M4TXEVENT
 
	`MMIO32
(
CREG_BASE
 + 0x130)

	)

91 
	#CREG_CHIPID
 
	`MMIO32
(
CREG_BASE
 + 0x200)

	)

94 
	#CREG_M0TXEVENT
 
	`MMIO32
(
CREG_BASE
 + 0x400)

	)

97 
	#CREG_M0APPMEMMAP
 
	`MMIO32
(
CREG_BASE
 + 0x404)

	)

100 
	#CREG_USB0FLADJ
 
	`MMIO32
(
CREG_BASE
 + 0x500)

	)

103 
	#CREG_USB1FLADJ
 
	`MMIO32
(
CREG_BASE
 + 0x600)

	)

108 
	#CREG_CREG0_EN1KHZ_SHIFT
 (0)

	)

109 
	#CREG_CREG0_EN1KHZ
 (1 << 
CREG_CREG0_EN1KHZ_SHIFT
)

	)

112 
	#CREG_CREG0_EN32KHZ_SHIFT
 (1)

	)

113 
	#CREG_CREG0_EN32KHZ
 (1 << 
CREG_CREG0_EN32KHZ_SHIFT
)

	)

116 
	#CREG_CREG0_RESET32KHZ_SHIFT
 (2)

	)

117 
	#CREG_CREG0_RESET32KHZ
 (1 << 
CREG_CREG0_RESET32KHZ_SHIFT
)

	)

120 
	#CREG_CREG0_PD32KHZ_SHIFT
 (3)

	)

121 
	#CREG_CREG0_PD32KHZ
 (1 << 
CREG_CREG0_PD32KHZ_SHIFT
)

	)

124 
	#CREG_CREG0_USB0PHY_SHIFT
 (5)

	)

125 
	#CREG_CREG0_USB0PHY
 (1 << 
CREG_CREG0_USB0PHY_SHIFT
)

	)

128 
	#CREG_CREG0_ALARMCTRL_SHIFT
 (6)

	)

129 
	#CREG_CREG0_ALARMCTRL_MASK
 (0x3 << 
CREG_CREG0_ALARMCTRL_SHIFT
)

	)

130 
	#CREG_CREG0_ALARMCTRL
(
x
Ë((xË<< 
CREG_CREG0_ALARMCTRL_SHIFT
)

	)

133 
	#CREG_CREG0_BODLVL1_SHIFT
 (8)

	)

134 
	#CREG_CREG0_BODLVL1_MASK
 (0x3 << 
CREG_CREG0_BODLVL1_SHIFT
)

	)

135 
	#CREG_CREG0_BODLVL1
(
x
Ë((xË<< 
CREG_CREG0_BODLVL1_SHIFT
)

	)

138 
	#CREG_CREG0_BODLVL2_SHIFT
 (10)

	)

139 
	#CREG_CREG0_BODLVL2_MASK
 (0x3 << 
CREG_CREG0_BODLVL2_SHIFT
)

	)

140 
	#CREG_CREG0_BODLVL2
(
x
Ë((xË<< 
CREG_CREG0_BODLVL2_SHIFT
)

	)

143 
	#CREG_CREG0_SAMPLECTRL_SHIFT
 (12)

	)

144 
	#CREG_CREG0_SAMPLECTRL_MASK
 (0x3 << 
CREG_CREG0_SAMPLECTRL_SHIFT
)

	)

145 
	#CREG_CREG0_SAMPLECTRL
(
x
Ë((xË<< 
CREG_CREG0_SAMPLECTRL_SHIFT
)

	)

148 
	#CREG_CREG0_WAKEUP0CTRL_SHIFT
 (14)

	)

149 
	#CREG_CREG0_WAKEUP0CTRL_MASK
 (0x3 << 
CREG_CREG0_WAKEUP0CTRL_SHIFT
)

	)

150 
	#CREG_CREG0_WAKEUP0CTRL
(
x
Ë((xË<< 
CREG_CREG0_WAKEUP0CTRL_SHIFT
)

	)

153 
	#CREG_CREG0_WAKEUP1CTRL_SHIFT
 (16)

	)

154 
	#CREG_CREG0_WAKEUP1CTRL_MASK
 (0x3 << 
CREG_CREG0_WAKEUP1CTRL_SHIFT
)

	)

155 
	#CREG_CREG0_WAKEUP1CTRL
(
x
Ë((xË<< 
CREG_CREG0_WAKEUP1CTRL_SHIFT
)

	)

160 
	#CREG_M4MEMMAP_M4MAP_SHIFT
 (12)

	)

161 
	#CREG_M4MEMMAP_M4MAP_MASK
 (0xffff‡<< 
CREG_M4MEMMAP_M4MAP_SHIFT
)

	)

162 
	#CREG_M4MEMMAP_M4MAP
(
x
Ë((xË<< 
CREG_M4MEMMAP_M4MAP_SHIFT
)

	)

167 
	#CREG_CREG5_M4TAPSEL_SHIFT
 (6)

	)

168 
	#CREG_CREG5_M4TAPSEL
 (1 << 
CREG_CREG5_M4TAPSEL_SHIFT
)

	)

171 
	#CREG_CREG5_M0APPTAPSEL_SHIFT
 (9)

	)

172 
	#CREG_CREG5_M0APPTAPSEL
 (1 << 
CREG_CREG5_M0APPTAPSEL_SHIFT
)

	)

177 
	#CREG_DMAMUX_DMAMUXPER0_SHIFT
 (0)

	)

178 
	#CREG_DMAMUX_DMAMUXPER0_MASK
 (0x3 << 
CREG_DMAMUX_DMAMUXPER0_SHIFT
)

	)

179 
	#CREG_DMAMUX_DMAMUXPER0
(
x
Ë((xË<< 
CREG_DMAMUX_DMAMUXPER0_SHIFT
)

	)

182 
	#CREG_DMAMUX_DMAMUXPER1_SHIFT
 (2)

	)

183 
	#CREG_DMAMUX_DMAMUXPER1_MASK
 (0x3 << 
CREG_DMAMUX_DMAMUXPER1_SHIFT
)

	)

184 
	#CREG_DMAMUX_DMAMUXPER1
(
x
Ë((xË<< 
CREG_DMAMUX_DMAMUXPER1_SHIFT
)

	)

187 
	#CREG_DMAMUX_DMAMUXPER2_SHIFT
 (4)

	)

188 
	#CREG_DMAMUX_DMAMUXPER2_MASK
 (0x3 << 
CREG_DMAMUX_DMAMUXPER2_SHIFT
)

	)

189 
	#CREG_DMAMUX_DMAMUXPER2
(
x
Ë((xË<< 
CREG_DMAMUX_DMAMUXPER2_SHIFT
)

	)

192 
	#CREG_DMAMUX_DMAMUXPER3_SHIFT
 (6)

	)

193 
	#CREG_DMAMUX_DMAMUXPER3_MASK
 (0x3 << 
CREG_DMAMUX_DMAMUXPER3_SHIFT
)

	)

194 
	#CREG_DMAMUX_DMAMUXPER3
(
x
Ë((xË<< 
CREG_DMAMUX_DMAMUXPER3_SHIFT
)

	)

197 
	#CREG_DMAMUX_DMAMUXPER4_SHIFT
 (8)

	)

198 
	#CREG_DMAMUX_DMAMUXPER4_MASK
 (0x3 << 
CREG_DMAMUX_DMAMUXPER4_SHIFT
)

	)

199 
	#CREG_DMAMUX_DMAMUXPER4
(
x
Ë((xË<< 
CREG_DMAMUX_DMAMUXPER4_SHIFT
)

	)

202 
	#CREG_DMAMUX_DMAMUXPER5_SHIFT
 (10)

	)

203 
	#CREG_DMAMUX_DMAMUXPER5_MASK
 (0x3 << 
CREG_DMAMUX_DMAMUXPER5_SHIFT
)

	)

204 
	#CREG_DMAMUX_DMAMUXPER5
(
x
Ë((xË<< 
CREG_DMAMUX_DMAMUXPER5_SHIFT
)

	)

207 
	#CREG_DMAMUX_DMAMUXPER6_SHIFT
 (12)

	)

208 
	#CREG_DMAMUX_DMAMUXPER6_MASK
 (0x3 << 
CREG_DMAMUX_DMAMUXPER6_SHIFT
)

	)

209 
	#CREG_DMAMUX_DMAMUXPER6
(
x
Ë((xË<< 
CREG_DMAMUX_DMAMUXPER6_SHIFT
)

	)

212 
	#CREG_DMAMUX_DMAMUXPER7_SHIFT
 (14)

	)

213 
	#CREG_DMAMUX_DMAMUXPER7_MASK
 (0x3 << 
CREG_DMAMUX_DMAMUXPER7_SHIFT
)

	)

214 
	#CREG_DMAMUX_DMAMUXPER7
(
x
Ë((xË<< 
CREG_DMAMUX_DMAMUXPER7_SHIFT
)

	)

217 
	#CREG_DMAMUX_DMAMUXPER8_SHIFT
 (16)

	)

218 
	#CREG_DMAMUX_DMAMUXPER8_MASK
 (0x3 << 
CREG_DMAMUX_DMAMUXPER8_SHIFT
)

	)

219 
	#CREG_DMAMUX_DMAMUXPER8
(
x
Ë((xË<< 
CREG_DMAMUX_DMAMUXPER8_SHIFT
)

	)

222 
	#CREG_DMAMUX_DMAMUXPER9_SHIFT
 (18)

	)

223 
	#CREG_DMAMUX_DMAMUXPER9_MASK
 (0x3 << 
CREG_DMAMUX_DMAMUXPER9_SHIFT
)

	)

224 
	#CREG_DMAMUX_DMAMUXPER9
(
x
Ë((xË<< 
CREG_DMAMUX_DMAMUXPER9_SHIFT
)

	)

227 
	#CREG_DMAMUX_DMAMUXPER10_SHIFT
 (20)

	)

228 
	#CREG_DMAMUX_DMAMUXPER10_MASK
 (0x3 << 
CREG_DMAMUX_DMAMUXPER10_SHIFT
)

	)

229 
	#CREG_DMAMUX_DMAMUXPER10
(
x
Ë((xË<< 
CREG_DMAMUX_DMAMUXPER10_SHIFT
)

	)

232 
	#CREG_DMAMUX_DMAMUXPER11_SHIFT
 (22)

	)

233 
	#CREG_DMAMUX_DMAMUXPER11_MASK
 (0x3 << 
CREG_DMAMUX_DMAMUXPER11_SHIFT
)

	)

234 
	#CREG_DMAMUX_DMAMUXPER11
(
x
Ë((xË<< 
CREG_DMAMUX_DMAMUXPER11_SHIFT
)

	)

237 
	#CREG_DMAMUX_DMAMUXPER12_SHIFT
 (24)

	)

238 
	#CREG_DMAMUX_DMAMUXPER12_MASK
 (0x3 << 
CREG_DMAMUX_DMAMUXPER12_SHIFT
)

	)

239 
	#CREG_DMAMUX_DMAMUXPER12
(
x
Ë((xË<< 
CREG_DMAMUX_DMAMUXPER12_SHIFT
)

	)

242 
	#CREG_DMAMUX_DMAMUXPER13_SHIFT
 (26)

	)

243 
	#CREG_DMAMUX_DMAMUXPER13_MASK
 (0x3 << 
CREG_DMAMUX_DMAMUXPER13_SHIFT
)

	)

244 
	#CREG_DMAMUX_DMAMUXPER13
(
x
Ë((xË<< 
CREG_DMAMUX_DMAMUXPER13_SHIFT
)

	)

247 
	#CREG_DMAMUX_DMAMUXPER14_SHIFT
 (28)

	)

248 
	#CREG_DMAMUX_DMAMUXPER14_MASK
 (0x3 << 
CREG_DMAMUX_DMAMUXPER14_SHIFT
)

	)

249 
	#CREG_DMAMUX_DMAMUXPER14
(
x
Ë((xË<< 
CREG_DMAMUX_DMAMUXPER14_SHIFT
)

	)

252 
	#CREG_DMAMUX_DMAMUXPER15_SHIFT
 (30)

	)

253 
	#CREG_DMAMUX_DMAMUXPER15_MASK
 (0x3 << 
CREG_DMAMUX_DMAMUXPER15_SHIFT
)

	)

254 
	#CREG_DMAMUX_DMAMUXPER15
(
x
Ë((xË<< 
CREG_DMAMUX_DMAMUXPER15_SHIFT
)

	)

260 
	#CREG_FLASHCFGA_FLASHTIM_SHIFT
 (12)

	)

261 
	#CREG_FLASHCFGA_FLASHTIM_MASK
 (0x‡<< 
CREG_FLASHCFGA_FLASHTIM_SHIFT
)

	)

262 
	#CREG_FLASHCFGA_FLASHTIM
(
x
Ë((xË<< 
CREG_FLASHCFGA_FLASHTIM_SHIFT
)

	)

265 
	#CREG_FLASHCFGA_POW_SHIFT
 (31)

	)

266 
	#CREG_FLASHCFGA_POW
 (1 << 
CREG_FLASHCFGA_POW_SHIFT
)

	)

272 
	#CREG_FLASHCFGB_FLASHTIM_SHIFT
 (12)

	)

273 
	#CREG_FLASHCFGB_FLASHTIM_MASK
 (0x‡<< 
CREG_FLASHCFGB_FLASHTIM_SHIFT
)

	)

274 
	#CREG_FLASHCFGB_FLASHTIM
(
x
Ë((xË<< 
CREG_FLASHCFGB_FLASHTIM_SHIFT
)

	)

277 
	#CREG_FLASHCFGB_POW_SHIFT
 (31)

	)

278 
	#CREG_FLASHCFGB_POW
 (1 << 
CREG_FLASHCFGB_POW_SHIFT
)

	)

283 
	#CREG_ETBCFG_ETB_SHIFT
 (0)

	)

284 
	#CREG_ETBCFG_ETB
 (1 << 
CREG_ETBCFG_ETB_SHIFT
)

	)

290 
	#CREG_CREG6_ETHMODE_SHIFT
 (0)

	)

291 
	#CREG_CREG6_ETHMODE_MASK
 (0x7 << 
CREG_CREG6_ETHMODE_SHIFT
)

	)

292 
	#CREG_CREG6_ETHMODE
(
x
Ë((xË<< 
CREG_CREG6_ETHMODE_SHIFT
)

	)

295 
	#CREG_CREG6_CTOUTCTRL_SHIFT
 (4)

	)

296 
	#CREG_CREG6_CTOUTCTRL
 (1 << 
CREG_CREG6_CTOUTCTRL_SHIFT
)

	)

299 
	#CREG_CREG6_I2S0_TX_SCK_IN_SEL_SHIFT
 (12)

	)

300 
	#CREG_CREG6_I2S0_TX_SCK_IN_SEL
 (1 << 
CREG_CREG6_I2S0_TX_SCK_IN_SEL_SHIFT
)

	)

303 
	#CREG_CREG6_I2S0_RX_SCK_IN_SEL_SHIFT
 (13)

	)

304 
	#CREG_CREG6_I2S0_RX_SCK_IN_SEL
 (1 << 
CREG_CREG6_I2S0_RX_SCK_IN_SEL_SHIFT
)

	)

307 
	#CREG_CREG6_I2S1_TX_SCK_IN_SEL_SHIFT
 (14)

	)

308 
	#CREG_CREG6_I2S1_TX_SCK_IN_SEL
 (1 << 
CREG_CREG6_I2S1_TX_SCK_IN_SEL_SHIFT
)

	)

311 
	#CREG_CREG6_I2S1_RX_SCK_IN_SEL_SHIFT
 (15)

	)

312 
	#CREG_CREG6_I2S1_RX_SCK_IN_SEL
 (1 << 
CREG_CREG6_I2S1_RX_SCK_IN_SEL_SHIFT
)

	)

315 
	#CREG_CREG6_EMC_CLK_SEL_SHIFT
 (16)

	)

316 
	#CREG_CREG6_EMC_CLK_SEL
 (1 << 
CREG_CREG6_EMC_CLK_SEL_SHIFT
)

	)

321 
	#CREG_M4TXEVENT_TXEVCLR_SHIFT
 (0)

	)

322 
	#CREG_M4TXEVENT_TXEVCLR
 (1 << 
CREG_M4TXEVENT_TXEVCLR_SHIFT
)

	)

327 
	#CREG_M0TXEVENT_TXEVCLR_SHIFT
 (0)

	)

328 
	#CREG_M0TXEVENT_TXEVCLR
 (1 << 
CREG_M0TXEVENT_TXEVCLR_SHIFT
)

	)

333 
	#CREG_M0APPMEMMAP_M0APPMAP_SHIFT
 (12)

	)

334 
	#CREG_M0APPMEMMAP_M0APPMAP_MASK
 \

335 (0xffff‡<< 
CREG_M0APPMEMMAP_M0APPMAP_SHIFT
)

	)

336 
	#CREG_M0APPMEMMAP_M0APPMAP
(
x
Ë((xË<< 
CREG_M0APPMEMMAP_M0APPMAP_SHIFT
)

	)

341 
	#CREG_USB0FLADJ_FLTV_SHIFT
 (0)

	)

342 
	#CREG_USB0FLADJ_FLTV_MASK
 (0x3‡<< 
CREG_USB0FLADJ_FLTV_SHIFT
)

	)

343 
	#CREG_USB0FLADJ_FLTV
(
x
Ë((xË<< 
CREG_USB0FLADJ_FLTV_SHIFT
)

	)

348 
	#CREG_USB1FLADJ_FLTV_SHIFT
 (0)

	)

349 
	#CREG_USB1FLADJ_FLTV_MASK
 (0x3‡<< 
CREG_USB1FLADJ_FLTV_SHIFT
)

	)

350 
	#CREG_USB1FLADJ_FLTV
(
x
Ë((xË<< 
CREG_USB1FLADJ_FLTV_SHIFT
)

	)

	@lib/libopencm3/include/libopencm3/lpc43xx/doc-lpc43xx.h

	@lib/libopencm3/include/libopencm3/lpc43xx/eventrouter.h

34 #i‚de‡
LPC43XX_EVENTROUTER_H


35 
	#LPC43XX_EVENTROUTER_H


	)

39 
	~<lib›ícm3/cm3/comm⁄.h
>

40 
	~<lib›ícm3/Õc43xx/mem‹ym≠.h
>

45 
	#EVENTROUTER_HILO
 
	`MMIO32
(
EVENTROUTER_BASE
 + 0x000)

	)

48 
	#EVENTROUTER_EDGE
 
	`MMIO32
(
EVENTROUTER_BASE
 + 0x004)

	)

51 
	#EVENTROUTER_CLR_EN
 
	`MMIO32
(
EVENTROUTER_BASE
 + 0xFD8)

	)

54 
	#EVENTROUTER_SET_EN
 
	`MMIO32
(
EVENTROUTER_BASE
 + 0xFDC)

	)

57 
	#EVENTROUTER_STATUS
 
	`MMIO32
(
EVENTROUTER_BASE
 + 0xFE0)

	)

60 
	#EVENTROUTER_ENABLE
 
	`MMIO32
(
EVENTROUTER_BASE
 + 0xFE4)

	)

63 
	#EVENTROUTER_CLR_STAT
 
	`MMIO32
(
EVENTROUTER_BASE
 + 0xFE8)

	)

66 
	#EVENTROUTER_SET_STAT
 
	`MMIO32
(
EVENTROUTER_BASE
 + 0xFEC)

	)

	@lib/libopencm3/include/libopencm3/lpc43xx/gima.h

35 #i‚de‡
LPC43XX_GIMA_H


36 
	#LPC43XX_GIMA_H


	)

40 
	~<lib›ícm3/cm3/comm⁄.h
>

41 
	~<lib›ícm3/Õc43xx/mem‹ym≠.h
>

46 
	#GIMA_CAP0_0_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x000)

	)

49 
	#GIMA_CAP0_1_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x004)

	)

52 
	#GIMA_CAP0_2_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x008)

	)

55 
	#GIMA_CAP0_3_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x00C)

	)

58 
	#GIMA_CAP1_0_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x010)

	)

61 
	#GIMA_CAP1_1_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x014)

	)

64 
	#GIMA_CAP1_2_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x018)

	)

67 
	#GIMA_CAP1_3_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x01C)

	)

70 
	#GIMA_CAP2_0_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x020)

	)

73 
	#GIMA_CAP2_1_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x024)

	)

76 
	#GIMA_CAP2_2_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x028)

	)

79 
	#GIMA_CAP2_3_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x02C)

	)

82 
	#GIMA_CAP3_0_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x030)

	)

85 
	#GIMA_CAP3_1_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x034)

	)

88 
	#GIMA_CAP3_2_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x038)

	)

91 
	#GIMA_CAP3_3_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x03C)

	)

94 
	#GIMA_CTIN_0_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x040)

	)

97 
	#GIMA_CTIN_1_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x044)

	)

100 
	#GIMA_CTIN_2_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x048)

	)

103 
	#GIMA_CTIN_3_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x04C)

	)

106 
	#GIMA_CTIN_4_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x050)

	)

109 
	#GIMA_CTIN_5_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x054)

	)

112 
	#GIMA_CTIN_6_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x058)

	)

115 
	#GIMA_CTIN_7_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x05C)

	)

118 
	#GIMA_VADC_TRIGGER_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x060)

	)

121 
	#GIMA_EVENTROUTER_13_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x064)

	)

124 
	#GIMA_EVENTROUTER_14_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x068)

	)

127 
	#GIMA_EVENTROUTER_16_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x06C)

	)

130 
	#GIMA_ADCSTART0_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x070)

	)

133 
	#GIMA_ADCSTART1_IN
 
	`MMIO32
(
GIMA_BASE
 + 0x074)

	)

	@lib/libopencm3/include/libopencm3/lpc43xx/gpdma.h

34 #i‚de‡
LPC43XX_GPDMA_H


35 
	#LPC43XX_GPDMA_H


	)

39 
	~<lib›ícm3/cm3/comm⁄.h
>

40 
	~<lib›ícm3/Õc43xx/mem‹ym≠.h
>

47 
	#GPDMA_INTSTAT
 
	`MMIO32
(
GPDMA_BASE
 + 0x000)

	)

50 
	#GPDMA_INTTCSTAT
 
	`MMIO32
(
GPDMA_BASE
 + 0x004)

	)

53 
	#GPDMA_INTTCCLEAR
 
	`MMIO32
(
GPDMA_BASE
 + 0x008)

	)

56 
	#GPDMA_INTERRSTAT
 
	`MMIO32
(
GPDMA_BASE
 + 0x00C)

	)

59 
	#GPDMA_INTERRCLR
 
	`MMIO32
(
GPDMA_BASE
 + 0x010)

	)

62 
	#GPDMA_RAWINTTCSTAT
 
	`MMIO32
(
GPDMA_BASE
 + 0x014)

	)

65 
	#GPDMA_RAWINTERRSTAT
 
	`MMIO32
(
GPDMA_BASE
 + 0x018)

	)

68 
	#GPDMA_ENBLDCHNS
 
	`MMIO32
(
GPDMA_BASE
 + 0x01C)

	)

71 
	#GPDMA_SOFTBREQ
 
	`MMIO32
(
GPDMA_BASE
 + 0x020)

	)

74 
	#GPDMA_SOFTSREQ
 
	`MMIO32
(
GPDMA_BASE
 + 0x024)

	)

77 
	#GPDMA_SOFTLBREQ
 
	`MMIO32
(
GPDMA_BASE
 + 0x028)

	)

80 
	#GPDMA_SOFTLSREQ
 
	`MMIO32
(
GPDMA_BASE
 + 0x02C)

	)

83 
	#GPDMA_CONFIG
 
	`MMIO32
(
GPDMA_BASE
 + 0x030)

	)

86 
	#GPDMA_SYNC
 
	`MMIO32
(
GPDMA_BASE
 + 0x034)

	)

92 
	#GPDMA_CSRCADDR
(
ch™√l
Ë
	`MMIO32
(
GPDMA_BASE
 + 0x100 + \

93 (
ch™√l
 * 0x20))

	)

94 
	#GPDMA_C0SRCADDR
 
	`GPDMA_CSRCADDR
(0)

	)

95 
	#GPDMA_C1SRCADDR
 
	`GPDMA_CSRCADDR
(1)

	)

96 
	#GPDMA_C2SRCADDR
 
	`GPDMA_CSRCADDR
(2)

	)

97 
	#GPDMA_C3SRCADDR
 
	`GPDMA_CSRCADDR
(3)

	)

98 
	#GPDMA_C4SRCADDR
 
	`GPDMA_CSRCADDR
(4)

	)

99 
	#GPDMA_C5SRCADDR
 
	`GPDMA_CSRCADDR
(5)

	)

100 
	#GPDMA_C6SRCADDR
 
	`GPDMA_CSRCADDR
(6)

	)

101 
	#GPDMA_C7SRCADDR
 
	`GPDMA_CSRCADDR
(7)

	)

104 
	#GPDMA_CDESTADDR
(
ch™√l
Ë
	`MMIO32
(
GPDMA_BASE
 + 0x104 + \

105 (
ch™√l
 * 0x20))

	)

106 
	#GPDMA_C0DESTADDR
 
	`GPDMA_CDESTADDR
(0)

	)

107 
	#GPDMA_C1DESTADDR
 
	`GPDMA_CDESTADDR
(1)

	)

108 
	#GPDMA_C2DESTADDR
 
	`GPDMA_CDESTADDR
(2)

	)

109 
	#GPDMA_C3DESTADDR
 
	`GPDMA_CDESTADDR
(3)

	)

110 
	#GPDMA_C4DESTADDR
 
	`GPDMA_CDESTADDR
(4)

	)

111 
	#GPDMA_C5DESTADDR
 
	`GPDMA_CDESTADDR
(5)

	)

112 
	#GPDMA_C6DESTADDR
 
	`GPDMA_CDESTADDR
(6)

	)

113 
	#GPDMA_C7DESTADDR
 
	`GPDMA_CDESTADDR
(7)

	)

116 
	#GPDMA_CLLI
(
ch™√l
Ë
	`MMIO32
(
GPDMA_BASE
 + 0x108 + \

117 (
ch™√l
 * 0x20))

	)

118 
	#GPDMA_C0LLI
 
	`GPDMA_CLLI
(0)

	)

119 
	#GPDMA_C1LLI
 
	`GPDMA_CLLI
(1)

	)

120 
	#GPDMA_C2LLI
 
	`GPDMA_CLLI
(2)

	)

121 
	#GPDMA_C3LLI
 
	`GPDMA_CLLI
(3)

	)

122 
	#GPDMA_C4LLI
 
	`GPDMA_CLLI
(4)

	)

123 
	#GPDMA_C5LLI
 
	`GPDMA_CLLI
(5)

	)

124 
	#GPDMA_C6LLI
 
	`GPDMA_CLLI
(6)

	)

125 
	#GPDMA_C7LLI
 
	`GPDMA_CLLI
(7)

	)

128 
	#GPDMA_CCONTROL
(
ch™√l
Ë
	`MMIO32
(
GPDMA_BASE
 + 0x10C + \

129 (
ch™√l
 * 0x20))

	)

130 
	#GPDMA_C0CONTROL
 
	`GPDMA_CCONTROL
(0)

	)

131 
	#GPDMA_C1CONTROL
 
	`GPDMA_CCONTROL
(1)

	)

132 
	#GPDMA_C2CONTROL
 
	`GPDMA_CCONTROL
(2)

	)

133 
	#GPDMA_C3CONTROL
 
	`GPDMA_CCONTROL
(3)

	)

134 
	#GPDMA_C4CONTROL
 
	`GPDMA_CCONTROL
(4)

	)

135 
	#GPDMA_C5CONTROL
 
	`GPDMA_CCONTROL
(5)

	)

136 
	#GPDMA_C6CONTROL
 
	`GPDMA_CCONTROL
(6)

	)

137 
	#GPDMA_C7CONTROL
 
	`GPDMA_CCONTROL
(7)

	)

140 
	#GPDMA_CCONFIG
(
ch™√l
Ë
	`MMIO32
(
GPDMA_BASE
 + 0x110 + \

141 (
ch™√l
 * 0x20))

	)

142 
	#GPDMA_C0CONFIG
 
	`GPDMA_CCONFIG
(0)

	)

143 
	#GPDMA_C1CONFIG
 
	`GPDMA_CCONFIG
(1)

	)

144 
	#GPDMA_C2CONFIG
 
	`GPDMA_CCONFIG
(2)

	)

145 
	#GPDMA_C3CONFIG
 
	`GPDMA_CCONFIG
(3)

	)

146 
	#GPDMA_C4CONFIG
 
	`GPDMA_CCONFIG
(4)

	)

147 
	#GPDMA_C5CONFIG
 
	`GPDMA_CCONFIG
(5)

	)

148 
	#GPDMA_C6CONFIG
 
	`GPDMA_CCONFIG
(6)

	)

149 
	#GPDMA_C7CONFIG
 
	`GPDMA_CCONFIG
(7)

	)

153 
	#GPDMA_CSRCADDR_SRCADDR_SHIFT
 (0)

	)

154 
	#GPDMA_CSRCADDR_SRCADDR_MASK
 (0xfffffff‡<< 
GPDMA_CSRCADDR_SRCADDR_SHIFT
)

	)

155 
	#GPDMA_CSRCADDR_SRCADDR
(
x
Ë((xË<< 
GPDMA_CSRCADDR_SRCADDR_SHIFT
)

	)

157 
	#GPDMA_CDESTADDR_DESTADDR_SHIFT
 (0)

	)

158 
	#GPDMA_CDESTADDR_DESTADDR_MASK
 \

159 (0xfffffff‡<< 
GPDMA_CDESTADDR_DESTADDR_SHIFT
)

	)

160 
	#GPDMA_CDESTADDR_DESTADDR
(
x
Ë((xË<< 
GPDMA_CDESTADDR_DESTADDR_SHIFT
)

	)

162 
	#GPDMA_CLLI_LM_SHIFT
 (0)

	)

163 
	#GPDMA_CLLI_LM_MASK
 (0x1 << 
GPDMA_CLLI_LM_SHIFT
)

	)

164 
	#GPDMA_CLLI_LM
(
x
Ë((xË<< 
GPDMA_CLLI_LM_SHIFT
)

	)

166 
	#GPDMA_CLLI_LLI_SHIFT
 (2)

	)

167 
	#GPDMA_CLLI_LLI_MASK
 (0x3ffffff‡<< 
GPDMA_CLLI_LLI_SHIFT
)

	)

168 
	#GPDMA_CLLI_LLI
(
x
Ë((xË<< 
GPDMA_CLLI_LLI_SHIFT
)

	)

170 
	#GPDMA_CCONTROL_TRANSFERSIZE_SHIFT
 (0)

	)

171 
	#GPDMA_CCONTROL_TRANSFERSIZE_MASK
 \

172 (0xff‡<< 
GPDMA_CCONTROL_TRANSFERSIZE_SHIFT
)

	)

173 
	#GPDMA_CCONTROL_TRANSFERSIZE
(
x
) \

174 ((
x
Ë<< 
GPDMA_CCONTROL_TRANSFERSIZE_SHIFT
)

	)

176 
	#GPDMA_CCONTROL_SBSIZE_SHIFT
 (12)

	)

177 
	#GPDMA_CCONTROL_SBSIZE_MASK
 (0x7 << 
GPDMA_CCONTROL_SBSIZE_SHIFT
)

	)

178 
	#GPDMA_CCONTROL_SBSIZE
(
x
Ë((xË<< 
GPDMA_CCONTROL_SBSIZE_SHIFT
)

	)

180 
	#GPDMA_CCONTROL_DBSIZE_SHIFT
 (15)

	)

181 
	#GPDMA_CCONTROL_DBSIZE_MASK
 (0x7 << 
GPDMA_CCONTROL_DBSIZE_SHIFT
)

	)

182 
	#GPDMA_CCONTROL_DBSIZE
(
x
Ë((xË<< 
GPDMA_CCONTROL_DBSIZE_SHIFT
)

	)

184 
	#GPDMA_CCONTROL_SWIDTH_SHIFT
 (18)

	)

185 
	#GPDMA_CCONTROL_SWIDTH_MASK
 (0x7 << 
GPDMA_CCONTROL_SWIDTH_SHIFT
)

	)

186 
	#GPDMA_CCONTROL_SWIDTH
(
x
Ë((xË<< 
GPDMA_CCONTROL_SWIDTH_SHIFT
)

	)

188 
	#GPDMA_CCONTROL_DWIDTH_SHIFT
 (21)

	)

189 
	#GPDMA_CCONTROL_DWIDTH_MASK
 (0x7 << 
GPDMA_CCONTROL_DWIDTH_SHIFT
)

	)

190 
	#GPDMA_CCONTROL_DWIDTH
(
x
Ë((xË<< 
GPDMA_CCONTROL_DWIDTH_SHIFT
)

	)

192 
	#GPDMA_CCONTROL_S_SHIFT
 (24)

	)

193 
	#GPDMA_CCONTROL_S_MASK
 (0x1 << 
GPDMA_CCONTROL_S_SHIFT
)

	)

194 
	#GPDMA_CCONTROL_S
(
x
Ë((xË<< 
GPDMA_CCONTROL_S_SHIFT
)

	)

196 
	#GPDMA_CCONTROL_D_SHIFT
 (25)

	)

197 
	#GPDMA_CCONTROL_D_MASK
 (0x1 << 
GPDMA_CCONTROL_D_SHIFT
)

	)

198 
	#GPDMA_CCONTROL_D
(
x
Ë((xË<< 
GPDMA_CCONTROL_D_SHIFT
)

	)

200 
	#GPDMA_CCONTROL_SI_SHIFT
 (26)

	)

201 
	#GPDMA_CCONTROL_SI_MASK
 (0x1 << 
GPDMA_CCONTROL_SI_SHIFT
)

	)

202 
	#GPDMA_CCONTROL_SI
(
x
Ë((xË<< 
GPDMA_CCONTROL_SI_SHIFT
)

	)

204 
	#GPDMA_CCONTROL_DI_SHIFT
 (27)

	)

205 
	#GPDMA_CCONTROL_DI_MASK
 (0x1 << 
GPDMA_CCONTROL_DI_SHIFT
)

	)

206 
	#GPDMA_CCONTROL_DI
(
x
Ë((xË<< 
GPDMA_CCONTROL_DI_SHIFT
)

	)

208 
	#GPDMA_CCONTROL_PROT1_SHIFT
 (28)

	)

209 
	#GPDMA_CCONTROL_PROT1_MASK
 (0x1 << 
GPDMA_CCONTROL_PROT1_SHIFT
)

	)

210 
	#GPDMA_CCONTROL_PROT1
(
x
Ë((xË<< 
GPDMA_CCONTROL_PROT1_SHIFT
)

	)

212 
	#GPDMA_CCONTROL_PROT2_SHIFT
 (29)

	)

213 
	#GPDMA_CCONTROL_PROT2_MASK
 (0x1 << 
GPDMA_CCONTROL_PROT2_SHIFT
)

	)

214 
	#GPDMA_CCONTROL_PROT2
(
x
Ë((xË<< 
GPDMA_CCONTROL_PROT2_SHIFT
)

	)

216 
	#GPDMA_CCONTROL_PROT3_SHIFT
 (30)

	)

217 
	#GPDMA_CCONTROL_PROT3_MASK
 (0x1 << 
GPDMA_CCONTROL_PROT3_SHIFT
)

	)

218 
	#GPDMA_CCONTROL_PROT3
(
x
Ë((xË<< 
GPDMA_CCONTROL_PROT3_SHIFT
)

	)

220 
	#GPDMA_CCONTROL_I_SHIFT
 (31)

	)

221 
	#GPDMA_CCONTROL_I_MASK
 (0x1 << 
GPDMA_CCONTROL_I_SHIFT
)

	)

222 
	#GPDMA_CCONTROL_I
(
x
Ë((xË<< 
GPDMA_CCONTROL_I_SHIFT
)

	)

224 
	#GPDMA_CCONFIG_E_SHIFT
 (0)

	)

225 
	#GPDMA_CCONFIG_E_MASK
 (0x1 << 
GPDMA_CCONFIG_E_SHIFT
)

	)

226 
	#GPDMA_CCONFIG_E
(
x
Ë((xË<< 
GPDMA_CCONFIG_E_SHIFT
)

	)

228 
	#GPDMA_CCONFIG_SRCPERIPHERAL_SHIFT
 (1)

	)

229 
	#GPDMA_CCONFIG_SRCPERIPHERAL_MASK
 \

230 (0x1‡<< 
GPDMA_CCONFIG_SRCPERIPHERAL_SHIFT
)

	)

231 
	#GPDMA_CCONFIG_SRCPERIPHERAL
(
x
) \

232 ((
x
Ë<< 
GPDMA_CCONFIG_SRCPERIPHERAL_SHIFT
)

	)

234 
	#GPDMA_CCONFIG_DESTPERIPHERAL_SHIFT
 (6)

	)

235 
	#GPDMA_CCONFIG_DESTPERIPHERAL_MASK
 \

236 (0x1‡<< 
GPDMA_CCONFIG_DESTPERIPHERAL_SHIFT
)

	)

237 
	#GPDMA_CCONFIG_DESTPERIPHERAL
(
x
) \

238 ((
x
Ë<< 
GPDMA_CCONFIG_DESTPERIPHERAL_SHIFT
)

	)

240 
	#GPDMA_CCONFIG_FLOWCNTRL_SHIFT
 (11)

	)

241 
	#GPDMA_CCONFIG_FLOWCNTRL_MASK
 (0x7 << 
GPDMA_CCONFIG_FLOWCNTRL_SHIFT
)

	)

242 
	#GPDMA_CCONFIG_FLOWCNTRL
(
x
Ë((xË<< 
GPDMA_CCONFIG_FLOWCNTRL_SHIFT
)

	)

244 
	#GPDMA_CCONFIG_IE_SHIFT
 (14)

	)

245 
	#GPDMA_CCONFIG_IE_MASK
 (0x1 << 
GPDMA_CCONFIG_IE_SHIFT
)

	)

246 
	#GPDMA_CCONFIG_IE
(
x
Ë((xË<< 
GPDMA_CCONFIG_IE_SHIFT
)

	)

248 
	#GPDMA_CCONFIG_ITC_SHIFT
 (15)

	)

249 
	#GPDMA_CCONFIG_ITC_MASK
 (0x1 << 
GPDMA_CCONFIG_ITC_SHIFT
)

	)

250 
	#GPDMA_CCONFIG_ITC
(
x
Ë((xË<< 
GPDMA_CCONFIG_ITC_SHIFT
)

	)

252 
	#GPDMA_CCONFIG_L_SHIFT
 (16)

	)

253 
	#GPDMA_CCONFIG_L_MASK
 (0x1 << 
GPDMA_CCONFIG_L_SHIFT
)

	)

254 
	#GPDMA_CCONFIG_L
(
x
Ë((xË<< 
GPDMA_CCONFIG_L_SHIFT
)

	)

256 
	#GPDMA_CCONFIG_A_SHIFT
 (17)

	)

257 
	#GPDMA_CCONFIG_A_MASK
 (0x1 << 
GPDMA_CCONFIG_A_SHIFT
)

	)

258 
	#GPDMA_CCONFIG_A
(
x
Ë((xË<< 
GPDMA_CCONFIG_A_SHIFT
)

	)

260 
	#GPDMA_CCONFIG_H_SHIFT
 (18)

	)

261 
	#GPDMA_CCONFIG_H_MASK
 (0x1 << 
GPDMA_CCONFIG_H_SHIFT
)

	)

262 
	#GPDMA_CCONFIG_H
(
x
Ë((xË<< 
GPDMA_CCONFIG_H_SHIFT
)

	)

269 
	#GPDMA_NTSTAT_INTSTAT_SHIFT
 (0)

	)

270 
	#GPDMA_NTSTAT_INTSTAT_MASK
 (0xf‡<< 
GPDMA_NTSTAT_INTSTAT_SHIFT
)

	)

271 
	#GPDMA_NTSTAT_INTSTAT
(
x
Ë((xË<< 
GPDMA_NTSTAT_INTSTAT_SHIFT
)

	)

276 
	#GPDMA_INTTCSTAT_INTTCSTAT_SHIFT
 (0)

	)

277 
	#GPDMA_INTTCSTAT_INTTCSTAT_MASK
 (0xf‡<< 
GPDMA_INTTCSTAT_INTTCSTAT_SHIFT
)

	)

278 
	#GPDMA_INTTCSTAT_INTTCSTAT
(
x
Ë((xË<< 
GPDMA_INTTCSTAT_INTTCSTAT_SHIFT
)

	)

284 
	#GPDMA_INTTCCLEAR_INTTCCLEAR_SHIFT
 (0)

	)

285 
	#GPDMA_INTTCCLEAR_INTTCCLEAR_MASK
 \

286 (0xf‡<< 
GPDMA_INTTCCLEAR_INTTCCLEAR_SHIFT
)

	)

287 
	#GPDMA_INTTCCLEAR_INTTCCLEAR
(
x
) \

288 ((
x
Ë<< 
GPDMA_INTTCCLEAR_INTTCCLEAR_SHIFT
)

	)

293 
	#GPDMA_INTERRSTAT_INTERRSTAT_SHIFT
 (0)

	)

294 
	#GPDMA_INTERRSTAT_INTERRSTAT_MASK
 \

295 (0xf‡<< 
GPDMA_INTERRSTAT_INTERRSTAT_SHIFT
)

	)

296 
	#GPDMA_INTERRSTAT_INTERRSTAT
(
x
) \

297 ((
x
Ë<< 
GPDMA_INTERRSTAT_INTERRSTAT_SHIFT
)

	)

303 
	#GPDMA_INTERRCLR_INTERRCLR_SHIFT
 (0)

	)

304 
	#GPDMA_INTERRCLR_INTERRCLR_MASK
 \

305 (0xf‡<< 
GPDMA_INTERRCLR_INTERRCLR_SHIFT
)

	)

306 
	#GPDMA_INTERRCLR_INTERRCLR
(
x
) \

307 ((
x
Ë<< 
GPDMA_INTERRCLR_INTERRCLR_SHIFT
)

	)

313 
	#GPDMA_RAWINTTCSTAT_RAWINTTCSTAT_SHIFT
 (0)

	)

314 
	#GPDMA_RAWINTTCSTAT_RAWINTTCSTAT_MASK
 \

315 (0xf‡<< 
GPDMA_RAWINTTCSTAT_RAWINTTCSTAT_SHIFT
)

	)

316 
	#GPDMA_RAWINTTCSTAT_RAWINTTCSTAT
(
x
) \

317 ((
x
Ë<< 
GPDMA_RAWINTTCSTAT_RAWINTTCSTAT_SHIFT
)

	)

323 
	#GPDMA_RAWINTERRSTAT_RAWINTERRSTAT_SHIFT
 (0)

	)

324 
	#GPDMA_RAWINTERRSTAT_RAWINTERRSTAT_MASK
 \

325 (0xf‡<< 
GPDMA_RAWINTERRSTAT_RAWINTERRSTAT_SHIFT
)

	)

326 
	#GPDMA_RAWINTERRSTAT_RAWINTERRSTAT
(
x
) \

327 ((
x
Ë<< 
GPDMA_RAWINTERRSTAT_RAWINTERRSTAT_SHIFT
)

	)

332 
	#GPDMA_ENBLDCHNS_ENABLEDCHANNELS_SHIFT
 (0)

	)

333 
	#GPDMA_ENBLDCHNS_ENABLEDCHANNELS_MASK
 \

334 (0xf‡<< 
GPDMA_ENBLDCHNS_ENABLEDCHANNELS_SHIFT
)

	)

335 
	#GPDMA_ENBLDCHNS_ENABLEDCHANNELS
(
x
) \

336 ((
x
Ë<< 
GPDMA_ENBLDCHNS_ENABLEDCHANNELS_SHIFT
)

	)

341 
	#GPDMA_SOFTBREQ_SOFTBREQ_SHIFT
 (0)

	)

342 
	#GPDMA_SOFTBREQ_SOFTBREQ_MASK
 (0xfff‡<< 
GPDMA_SOFTBREQ_SOFTBREQ_SHIFT
)

	)

343 
	#GPDMA_SOFTBREQ_SOFTBREQ
(
x
Ë((xË<< 
GPDMA_SOFTBREQ_SOFTBREQ_SHIFT
)

	)

349 
	#GPDMA_SOFTSREQ_SOFTSREQ_SHIFT
 (0)

	)

350 
	#GPDMA_SOFTSREQ_SOFTSREQ_MASK
 (0xfff‡<< 
GPDMA_SOFTSREQ_SOFTSREQ_SHIFT
)

	)

351 
	#GPDMA_SOFTSREQ_SOFTSREQ
(
x
Ë((xË<< 
GPDMA_SOFTSREQ_SOFTSREQ_SHIFT
)

	)

357 
	#GPDMA_SOFTLBREQ_SOFTLBREQ_SHIFT
 (0)

	)

358 
	#GPDMA_SOFTLBREQ_SOFTLBREQ_MASK
 \

359 (0xfff‡<< 
GPDMA_SOFTLBREQ_SOFTLBREQ_SHIFT
)

	)

360 
	#GPDMA_SOFTLBREQ_SOFTLBREQ
(
x
) \

361 ((
x
Ë<< 
GPDMA_SOFTLBREQ_SOFTLBREQ_SHIFT
)

	)

367 
	#GPDMA_SOFTLSREQ_SOFTLSREQ_SHIFT
 (0)

	)

368 
	#GPDMA_SOFTLSREQ_SOFTLSREQ_MASK
 \

369 (0xfff‡<< 
GPDMA_SOFTLSREQ_SOFTLSREQ_SHIFT
)

	)

370 
	#GPDMA_SOFTLSREQ_SOFTLSREQ
(
x
) \

371 ((
x
Ë<< 
GPDMA_SOFTLSREQ_SOFTLSREQ_SHIFT
)

	)

376 
	#GPDMA_CONFIG_E_SHIFT
 (0)

	)

377 
	#GPDMA_CONFIG_E_MASK
 (0x1 << 
GPDMA_CONFIG_E_SHIFT
)

	)

378 
	#GPDMA_CONFIG_E
(
x
Ë((xË<< 
GPDMA_CONFIG_E_SHIFT
)

	)

381 
	#GPDMA_CONFIG_M0_SHIFT
 (1)

	)

382 
	#GPDMA_CONFIG_M0_MASK
 (0x1 << 
GPDMA_CONFIG_M0_SHIFT
)

	)

383 
	#GPDMA_CONFIG_M0
(
x
Ë((xË<< 
GPDMA_CONFIG_M0_SHIFT
)

	)

386 
	#GPDMA_CONFIG_M1_SHIFT
 (2)

	)

387 
	#GPDMA_CONFIG_M1_MASK
 (0x1 << 
GPDMA_CONFIG_M1_SHIFT
)

	)

388 
	#GPDMA_CONFIG_M1
(
x
Ë((xË<< 
GPDMA_CONFIG_M1_SHIFT
)

	)

393 
	#GPDMA_SYNC_DMACSYNC_SHIFT
 (0)

	)

394 
	#GPDMA_SYNC_DMACSYNC_MASK
 (0xfff‡<< 
GPDMA_SYNC_DMACSYNC_SHIFT
)

	)

395 
	#GPDMA_SYNC_DMACSYNC
(
x
Ë((xË<< 
GPDMA_SYNC_DMACSYNC_SHIFT
)

	)

400 
	#GPDMA_CxSRCADDR_SRCADDR_SHIFT
 (0)

	)

401 
	#GPDMA_CxSRCADDR_SRCADDR_MASK
 \

402 (0xfffffff‡<< 
GPDMA_CxSRCADDR_SRCADDR_SHIFT
)

	)

403 
	#GPDMA_CxSRCADDR_SRCADDR
(
x
Ë((xË<< 
GPDMA_CxSRCADDR_SRCADDR_SHIFT
)

	)

408 
	#GPDMA_CxDESTADDR_DESTADDR_SHIFT
 (0)

	)

409 
	#GPDMA_CxDESTADDR_DESTADDR_MASK
 \

410 (0xfffffff‡<< 
GPDMA_CxDESTADDR_DESTADDR_SHIFT
)

	)

411 
	#GPDMA_CxDESTADDR_DESTADDR
(
x
Ë((xË<< 
GPDMA_CxDESTADDR_DESTADDR_SHIFT
)

	)

416 
	#GPDMA_CxLLI_LM_SHIFT
 (0)

	)

417 
	#GPDMA_CxLLI_LM_MASK
 (0x1 << 
GPDMA_CxLLI_LM_SHIFT
)

	)

418 
	#GPDMA_CxLLI_LM
(
x
Ë((xË<< 
GPDMA_CxLLI_LM_SHIFT
)

	)

421 
	#GPDMA_CxLLI_LLI_SHIFT
 (2)

	)

422 
	#GPDMA_CxLLI_LLI_MASK
 (0x3ffffff‡<< 
GPDMA_CxLLI_LLI_SHIFT
)

	)

423 
	#GPDMA_CxLLI_LLI
(
x
Ë((xË<< 
GPDMA_CxLLI_LLI_SHIFT
)

	)

428 
	#GPDMA_CxCONTROL_TRANSFERSIZE_SHIFT
 (0)

	)

429 
	#GPDMA_CxCONTROL_TRANSFERSIZE_MASK
 \

430 (0xff‡<< 
GPDMA_CxCONTROL_TRANSFERSIZE_SHIFT
)

	)

431 
	#GPDMA_CxCONTROL_TRANSFERSIZE
(
x
) \

432 ((
x
Ë<< 
GPDMA_CxCONTROL_TRANSFERSIZE_SHIFT
)

	)

435 
	#GPDMA_CxCONTROL_SBSIZE_SHIFT
 (12)

	)

436 
	#GPDMA_CxCONTROL_SBSIZE_MASK
 (0x7 << 
GPDMA_CxCONTROL_SBSIZE_SHIFT
)

	)

437 
	#GPDMA_CxCONTROL_SBSIZE
(
x
Ë((xË<< 
GPDMA_CxCONTROL_SBSIZE_SHIFT
)

	)

440 
	#GPDMA_CxCONTROL_DBSIZE_SHIFT
 (15)

	)

441 
	#GPDMA_CxCONTROL_DBSIZE_MASK
 (0x7 << 
GPDMA_CxCONTROL_DBSIZE_SHIFT
)

	)

442 
	#GPDMA_CxCONTROL_DBSIZE
(
x
Ë((xË<< 
GPDMA_CxCONTROL_DBSIZE_SHIFT
)

	)

445 
	#GPDMA_CxCONTROL_SWIDTH_SHIFT
 (18)

	)

446 
	#GPDMA_CxCONTROL_SWIDTH_MASK
 (0x7 << 
GPDMA_CxCONTROL_SWIDTH_SHIFT
)

	)

447 
	#GPDMA_CxCONTROL_SWIDTH
(
x
Ë((xË<< 
GPDMA_CxCONTROL_SWIDTH_SHIFT
)

	)

450 
	#GPDMA_CxCONTROL_DWIDTH_SHIFT
 (21)

	)

451 
	#GPDMA_CxCONTROL_DWIDTH_MASK
 (0x7 << 
GPDMA_CxCONTROL_DWIDTH_SHIFT
)

	)

452 
	#GPDMA_CxCONTROL_DWIDTH
(
x
Ë((xË<< 
GPDMA_CxCONTROL_DWIDTH_SHIFT
)

	)

455 
	#GPDMA_CxCONTROL_S_SHIFT
 (24)

	)

456 
	#GPDMA_CxCONTROL_S_MASK
 (0x1 << 
GPDMA_CxCONTROL_S_SHIFT
)

	)

457 
	#GPDMA_CxCONTROL_S
(
x
Ë((xË<< 
GPDMA_CxCONTROL_S_SHIFT
)

	)

460 
	#GPDMA_CxCONTROL_D_SHIFT
 (25)

	)

461 
	#GPDMA_CxCONTROL_D_MASK
 (0x1 << 
GPDMA_CxCONTROL_D_SHIFT
)

	)

462 
	#GPDMA_CxCONTROL_D
(
x
Ë((xË<< 
GPDMA_CxCONTROL_D_SHIFT
)

	)

465 
	#GPDMA_CxCONTROL_SI_SHIFT
 (26)

	)

466 
	#GPDMA_CxCONTROL_SI_MASK
 (0x1 << 
GPDMA_CxCONTROL_SI_SHIFT
)

	)

467 
	#GPDMA_Cx0CONTROL_SI
(
x
Ë((xË<< 
GPDMA_CxCONTROL_SI_SHIFT
)

	)

470 
	#GPDMA_CxCONTROL_DI_SHIFT
 (27)

	)

471 
	#GPDMA_CxCONTROL_DI_MASK
 (0x1 << 
GPDMA_CxCONTROL_DI_SHIFT
)

	)

472 
	#GPDMA_CxCONTROL_DI
(
x
Ë((xË<< 
GPDMA_CxCONTROL_DI_SHIFT
)

	)

476 
	#GPDMA_CxCONTROL_PROT1_SHIFT
 (28)

	)

477 
	#GPDMA_CxCONTROL_PROT1_MASK
 (0x1 << 
GPDMA_CxCONTROL_PROT1_SHIFT
)

	)

478 
	#GPDMA_CxCONTROL_PROT1
(
x
Ë((xË<< 
GPDMA_CxCONTROL_PROT1_SHIFT
)

	)

483 
	#GPDMA_CxCONTROL_PROT2_SHIFT
 (29)

	)

484 
	#GPDMA_CxCONTROL_PROT2_MASK
 (0x1 << 
GPDMA_CxCONTROL_PROT2_SHIFT
)

	)

485 
	#GPDMA_CxCONTROL_PROT2
(
x
Ë((xË<< 
GPDMA_CxCONTROL_PROT2_SHIFT
)

	)

490 
	#GPDMA_CxCONTROL_PROT3_SHIFT
 (30)

	)

491 
	#GPDMA_CxCONTROL_PROT3_MASK
 (0x1 << 
GPDMA_CxCONTROL_PROT3_SHIFT
)

	)

492 
	#GPDMA_CxCONTROL_PROT3
(
x
Ë((xË<< 
GPDMA_CxCONTROL_PROT3_SHIFT
)

	)

495 
	#GPDMA_CxCONTROL_I_SHIFT
 (31)

	)

496 
	#GPDMA_CxCONTROL_I_MASK
 (0x1 << 
GPDMA_CxCONTROL_I_SHIFT
)

	)

497 
	#GPDMA_CxCONTROL_I
(
x
Ë((xË<< 
GPDMA_CxCONTROL_I_SHIFT
)

	)

502 
	#GPDMA_CxCONFIG_E_SHIFT
 (0)

	)

503 
	#GPDMA_CxCONFIG_E_MASK
 (0x1 << 
GPDMA_CxCONFIG_E_SHIFT
)

	)

504 
	#GPDMA_CxCONFIG_E
(
x
Ë((xË<< 
GPDMA_CxCONFIG_E_SHIFT
)

	)

507 
	#GPDMA_CxCONFIG_SRCPERIPHERAL_SHIFT
 (1)

	)

508 
	#GPDMA_CxCONFIG_SRCPERIPHERAL_MASK
 \

509 (0x1‡<< 
GPDMA_CxCONFIG_SRCPERIPHERAL_SHIFT
)

	)

510 
	#GPDMA_CxCONFIG_SRCPERIPHERAL
(
x
) \

511 ((
x
Ë<< 
GPDMA_CxCONFIG_SRCPERIPHERAL_SHIFT
)

	)

514 
	#GPDMA_CxCONFIG_DESTPERIPHERAL_SHIFT
 (6)

	)

515 
	#GPDMA_CxCONFIG_DESTPERIPHERAL_MASK
 \

516 (0x1‡<< 
GPDMA_CxCONFIG_DESTPERIPHERAL_SHIFT
)

	)

517 
	#GPDMA_CxCONFIG_DESTPERIPHERAL
(
x
) \

518 ((
x
Ë<< 
GPDMA_CxCONFIG_DESTPERIPHERAL_SHIFT
)

	)

521 
	#GPDMA_CxCONFIG_FLOWCNTRL_SHIFT
 (11)

	)

522 
	#GPDMA_CxCONFIG_FLOWCNTRL_MASK
 (0x7 << 
GPDMA_CxCONFIG_FLOWCNTRL_SHIFT
)

	)

523 
	#GPDMA_CxCONFIG_FLOWCNTRL
(
x
Ë((xË<< 
GPDMA_CxCONFIG_FLOWCNTRL_SHIFT
)

	)

526 
	#GPDMA_CxCONFIG_IE_SHIFT
 (14)

	)

527 
	#GPDMA_CxCONFIG_IE_MASK
 (0x1 << 
GPDMA_CxCONFIG_IE_SHIFT
)

	)

528 
	#GPDMA_CxCONFIG_IE
(
x
Ë((xË<< 
GPDMA_CxCONFIG_IE_SHIFT
)

	)

531 
	#GPDMA_CxCONFIG_ITC_SHIFT
 (15)

	)

532 
	#GPDMA_CxCONFIG_ITC_MASK
 (0x1 << 
GPDMA_CxCONFIG_ITC_SHIFT
)

	)

533 
	#GPDMA_CxCONFIG_ITC
(
x
Ë((xË<< 
GPDMA_CxCONFIG_ITC_SHIFT
)

	)

536 
	#GPDMA_CxCONFIG_L_SHIFT
 (16)

	)

537 
	#GPDMA_CxCONFIG_L_MASK
 (0x1 << 
GPDMA_CxCONFIG_L_SHIFT
)

	)

538 
	#GPDMA_CxCONFIG_L
(
x
Ë((xË<< 
GPDMA_CxCONFIG_L_SHIFT
)

	)

541 
	#GPDMA_CxCONFIG_A_SHIFT
 (17)

	)

542 
	#GPDMA_CxCONFIG_A_MASK
 (0x1 << 
GPDMA_CxCONFIG_A_SHIFT
)

	)

543 
	#GPDMA_CxCONFIG_A
(
x
Ë((xË<< 
GPDMA_CxCONFIG_A_SHIFT
)

	)

546 
	#GPDMA_CxCONFIG_H_SHIFT
 (18)

	)

547 
	#GPDMA_CxCONFIG_H_MASK
 (0x1 << 
GPDMA_CxCONFIG_H_SHIFT
)

	)

548 
	#GPDMA_CxCONFIG_H
(
x
Ë((xË<< 
GPDMA_CxCONFIG_H_SHIFT
)

	)

	@lib/libopencm3/include/libopencm3/lpc43xx/gpio.h

35 #i‚de‡
LPC43XX_GPIO_H


36 
	#LPC43XX_GPIO_H


	)

40 
	~<lib›ícm3/cm3/comm⁄.h
>

41 
	~<lib›ícm3/Õc43xx/mem‹ym≠.h
>

46 
	#GPIO0
 (
GPIO_PORT_BASE
 + 0x2000)

	)

47 
	#GPIO1
 (
GPIO_PORT_BASE
 + 0x2004)

	)

48 
	#GPIO2
 (
GPIO_PORT_BASE
 + 0x2008)

	)

49 
	#GPIO3
 (
GPIO_PORT_BASE
 + 0x200C)

	)

50 
	#GPIO4
 (
GPIO_PORT_BASE
 + 0x2010)

	)

51 
	#GPIO5
 (
GPIO_PORT_BASE
 + 0x2014)

	)

52 
	#GPIO6
 (
GPIO_PORT_BASE
 + 0x2018)

	)

53 
	#GPIO7
 (
GPIO_PORT_BASE
 + 0x201C)

	)

56 
	#GPIOPIN0
 (1 << 0)

	)

57 
	#GPIOPIN1
 (1 << 1)

	)

58 
	#GPIOPIN2
 (1 << 2)

	)

59 
	#GPIOPIN3
 (1 << 3)

	)

60 
	#GPIOPIN4
 (1 << 4)

	)

61 
	#GPIOPIN5
 (1 << 5)

	)

62 
	#GPIOPIN6
 (1 << 6)

	)

63 
	#GPIOPIN7
 (1 << 7)

	)

64 
	#GPIOPIN8
 (1 << 8)

	)

65 
	#GPIOPIN9
 (1 << 9)

	)

66 
	#GPIOPIN10
 (1 << 10)

	)

67 
	#GPIOPIN11
 (1 << 11)

	)

68 
	#GPIOPIN12
 (1 << 12)

	)

69 
	#GPIOPIN13
 (1 << 13)

	)

70 
	#GPIOPIN14
 (1 << 14)

	)

71 
	#GPIOPIN15
 (1 << 15)

	)

72 
	#GPIOPIN16
 (1 << 16)

	)

73 
	#GPIOPIN17
 (1 << 17)

	)

74 
	#GPIOPIN18
 (1 << 18)

	)

75 
	#GPIOPIN19
 (1 << 19)

	)

76 
	#GPIOPIN20
 (1 << 20)

	)

77 
	#GPIOPIN21
 (1 << 21)

	)

78 
	#GPIOPIN22
 (1 << 22)

	)

79 
	#GPIOPIN23
 (1 << 23)

	)

80 
	#GPIOPIN24
 (1 << 24)

	)

81 
	#GPIOPIN25
 (1 << 25)

	)

82 
	#GPIOPIN26
 (1 << 26)

	)

83 
	#GPIOPIN27
 (1 << 27)

	)

84 
	#GPIOPIN28
 (1 << 28)

	)

85 
	#GPIOPIN29
 (1 << 29)

	)

86 
	#GPIOPIN30
 (1 << 30)

	)

87 
	#GPIOPIN31
 (1 << 31)

	)

94 
	#GPIO_PIN_INTERRUPT_ISEL
 
	`MMIO32
(
GPIO_PIN_INTERRUPT_BASE
 + 0x000)

	)

97 
	#GPIO_PIN_INTERRUPT_IENR
 
	`MMIO32
(
GPIO_PIN_INTERRUPT_BASE
 + 0x004)

	)

100 
	#GPIO_PIN_INTERRUPT_SIENR
 
	`MMIO32
(
GPIO_PIN_INTERRUPT_BASE
 + 0x008)

	)

103 
	#GPIO_PIN_INTERRUPT_CIENR
 
	`MMIO32
(
GPIO_PIN_INTERRUPT_BASE
 + 0x00C)

	)

106 
	#GPIO_PIN_INTERRUPT_IENF
 
	`MMIO32
(
GPIO_PIN_INTERRUPT_BASE
 + 0x010)

	)

109 
	#GPIO_PIN_INTERRUPT_SIENF
 
	`MMIO32
(
GPIO_PIN_INTERRUPT_BASE
 + 0x014)

	)

112 
	#GPIO_PIN_INTERRUPT_CIENF
 
	`MMIO32
(
GPIO_PIN_INTERRUPT_BASE
 + 0x018)

	)

115 
	#GPIO_PIN_INTERRUPT_RISE
 
	`MMIO32
(
GPIO_PIN_INTERRUPT_BASE
 + 0x01C)

	)

118 
	#GPIO_PIN_INTERRUPT_FALL
 
	`MMIO32
(
GPIO_PIN_INTERRUPT_BASE
 + 0x020)

	)

121 
	#GPIO_PIN_INTERRUPT_IST
 
	`MMIO32
(
GPIO_PIN_INTERRUPT_BASE
 + 0x024)

	)

126 
	#GPIO_GROUP0_INTERRUPT_CTRL
 \

127 
	`MMIO32
(
GPIO_GROUP0_INTERRUPT_BASE
 + 0x000)

	)

130 
	#GPIO_GROUP0_INTERRUPT_PORT_POL
(
x
) \

131 
	`MMIO32
(
GPIO_GROUP0_INTERRUPT_BASE
 + 0x020 + ((
x
)*4))

	)

134 
	#GPIO_GROUP0_INTERRUPT_PORT_ENA
(
x
) \

135 
	`MMIO32
(
GPIO_GROUP0_INTERRUPT_BASE
 + 0x040 + ((
x
)*4))

	)

140 
	#GPIO_GROUP1_INTERRUPT_CTRL
 \

141 
	`MMIO32
(
GPIO_GROUP1_INTERRUPT_BASE
 + 0x000)

	)

144 
	#GPIO_GROUP1_INTERRUPT_PORT_POL
(
x
) \

145 
	`MMIO32
(
GPIO_GROUP1_INTERRUPT_BASE
 + 0x020 + ((
x
)*4))

	)

148 
	#GPIO_GROUP1_INTERRUPT_PORT_ENA
(
x
) \

149 
	`MMIO32
(
GPIO_GROUP1_INTERRUPT_BASE
 + 0x040 + ((
x
)*4))

	)

152 
	#GPIO_B0
 (
GPIO_PORT_BASE
 + 0x0000)

	)

153 
	#GPIO_B1
 (
GPIO_PORT_BASE
 + 0x0001)

	)

154 
	#GPIO_B2
 (
GPIO_PORT_BASE
 + 0x0002)

	)

155 
	#GPIO_B3
 (
GPIO_PORT_BASE
 + 0x0003)

	)

156 
	#GPIO_B4
 (
GPIO_PORT_BASE
 + 0x0004)

	)

157 
	#GPIO_B5
 (
GPIO_PORT_BASE
 + 0x0005)

	)

158 
	#GPIO_B6
 (
GPIO_PORT_BASE
 + 0x0006)

	)

159 
	#GPIO_B7
 (
GPIO_PORT_BASE
 + 0x0007)

	)

160 
	#GPIO_B8
 (
GPIO_PORT_BASE
 + 0x0008)

	)

161 
	#GPIO_B9
 (
GPIO_PORT_BASE
 + 0x0009)

	)

162 
	#GPIO_B10
 (
GPIO_PORT_BASE
 + 0x000A)

	)

163 
	#GPIO_B11
 (
GPIO_PORT_BASE
 + 0x000B)

	)

164 
	#GPIO_B12
 (
GPIO_PORT_BASE
 + 0x000C)

	)

165 
	#GPIO_B13
 (
GPIO_PORT_BASE
 + 0x000D)

	)

166 
	#GPIO_B14
 (
GPIO_PORT_BASE
 + 0x000E)

	)

167 
	#GPIO_B15
 (
GPIO_PORT_BASE
 + 0x000F)

	)

168 
	#GPIO_B16
 (
GPIO_PORT_BASE
 + 0x0010)

	)

169 
	#GPIO_B17
 (
GPIO_PORT_BASE
 + 0x0011)

	)

170 
	#GPIO_B18
 (
GPIO_PORT_BASE
 + 0x0012)

	)

171 
	#GPIO_B19
 (
GPIO_PORT_BASE
 + 0x0013)

	)

172 
	#GPIO_B20
 (
GPIO_PORT_BASE
 + 0x0014)

	)

173 
	#GPIO_B21
 (
GPIO_PORT_BASE
 + 0x0015)

	)

174 
	#GPIO_B22
 (
GPIO_PORT_BASE
 + 0x0016)

	)

175 
	#GPIO_B23
 (
GPIO_PORT_BASE
 + 0x0017)

	)

176 
	#GPIO_B24
 (
GPIO_PORT_BASE
 + 0x0018)

	)

177 
	#GPIO_B25
 (
GPIO_PORT_BASE
 + 0x0019)

	)

178 
	#GPIO_B26
 (
GPIO_PORT_BASE
 + 0x001A)

	)

179 
	#GPIO_B27
 (
GPIO_PORT_BASE
 + 0x001B)

	)

180 
	#GPIO_B28
 (
GPIO_PORT_BASE
 + 0x001C)

	)

181 
	#GPIO_B29
 (
GPIO_PORT_BASE
 + 0x001D)

	)

182 
	#GPIO_B30
 (
GPIO_PORT_BASE
 + 0x001E)

	)

183 
	#GPIO_B31
 (
GPIO_PORT_BASE
 + 0x001F)

	)

186 
	#GPIO_B32
 (
GPIO_PORT_BASE
 + 0x0020)

	)

187 
	#GPIO_B33
 (
GPIO_PORT_BASE
 + 0x0021)

	)

188 
	#GPIO_B34
 (
GPIO_PORT_BASE
 + 0x0022)

	)

189 
	#GPIO_B35
 (
GPIO_PORT_BASE
 + 0x0023)

	)

190 
	#GPIO_B36
 (
GPIO_PORT_BASE
 + 0x0024)

	)

191 
	#GPIO_B37
 (
GPIO_PORT_BASE
 + 0x0025)

	)

192 
	#GPIO_B38
 (
GPIO_PORT_BASE
 + 0x0026)

	)

193 
	#GPIO_B39
 (
GPIO_PORT_BASE
 + 0x0027)

	)

194 
	#GPIO_B40
 (
GPIO_PORT_BASE
 + 0x0028)

	)

195 
	#GPIO_B41
 (
GPIO_PORT_BASE
 + 0x0029)

	)

196 
	#GPIO_B42
 (
GPIO_PORT_BASE
 + 0x002A)

	)

197 
	#GPIO_B43
 (
GPIO_PORT_BASE
 + 0x002B)

	)

198 
	#GPIO_B44
 (
GPIO_PORT_BASE
 + 0x002C)

	)

199 
	#GPIO_B45
 (
GPIO_PORT_BASE
 + 0x002D)

	)

200 
	#GPIO_B46
 (
GPIO_PORT_BASE
 + 0x002E)

	)

201 
	#GPIO_B47
 (
GPIO_PORT_BASE
 + 0x002F)

	)

202 
	#GPIO_B48
 (
GPIO_PORT_BASE
 + 0x0030)

	)

203 
	#GPIO_B49
 (
GPIO_PORT_BASE
 + 0x0031)

	)

204 
	#GPIO_B50
 (
GPIO_PORT_BASE
 + 0x0032)

	)

205 
	#GPIO_B51
 (
GPIO_PORT_BASE
 + 0x0033)

	)

206 
	#GPIO_B52
 (
GPIO_PORT_BASE
 + 0x0034)

	)

207 
	#GPIO_B53
 (
GPIO_PORT_BASE
 + 0x0035)

	)

208 
	#GPIO_B54
 (
GPIO_PORT_BASE
 + 0x0036)

	)

209 
	#GPIO_B55
 (
GPIO_PORT_BASE
 + 0x0037)

	)

210 
	#GPIO_B56
 (
GPIO_PORT_BASE
 + 0x0038)

	)

211 
	#GPIO_B57
 (
GPIO_PORT_BASE
 + 0x0039)

	)

212 
	#GPIO_B58
 (
GPIO_PORT_BASE
 + 0x003A)

	)

213 
	#GPIO_B59
 (
GPIO_PORT_BASE
 + 0x003B)

	)

214 
	#GPIO_B60
 (
GPIO_PORT_BASE
 + 0x003C)

	)

215 
	#GPIO_B61
 (
GPIO_PORT_BASE
 + 0x003D)

	)

216 
	#GPIO_B62
 (
GPIO_PORT_BASE
 + 0x003E)

	)

217 
	#GPIO_B63
 (
GPIO_PORT_BASE
 + 0x003F)

	)

220 
	#GPIO_B64
 (
GPIO_PORT_BASE
 + 0x0040)

	)

221 
	#GPIO_B65
 (
GPIO_PORT_BASE
 + 0x0041)

	)

222 
	#GPIO_B66
 (
GPIO_PORT_BASE
 + 0x0042)

	)

223 
	#GPIO_B67
 (
GPIO_PORT_BASE
 + 0x0043)

	)

224 
	#GPIO_B68
 (
GPIO_PORT_BASE
 + 0x0044)

	)

225 
	#GPIO_B69
 (
GPIO_PORT_BASE
 + 0x0045)

	)

226 
	#GPIO_B70
 (
GPIO_PORT_BASE
 + 0x0046)

	)

227 
	#GPIO_B71
 (
GPIO_PORT_BASE
 + 0x0047)

	)

228 
	#GPIO_B72
 (
GPIO_PORT_BASE
 + 0x0048)

	)

229 
	#GPIO_B73
 (
GPIO_PORT_BASE
 + 0x0049)

	)

230 
	#GPIO_B74
 (
GPIO_PORT_BASE
 + 0x004A)

	)

231 
	#GPIO_B75
 (
GPIO_PORT_BASE
 + 0x004B)

	)

232 
	#GPIO_B76
 (
GPIO_PORT_BASE
 + 0x004C)

	)

233 
	#GPIO_B77
 (
GPIO_PORT_BASE
 + 0x004D)

	)

234 
	#GPIO_B78
 (
GPIO_PORT_BASE
 + 0x004E)

	)

235 
	#GPIO_B79
 (
GPIO_PORT_BASE
 + 0x004F)

	)

236 
	#GPIO_B80
 (
GPIO_PORT_BASE
 + 0x0050)

	)

237 
	#GPIO_B81
 (
GPIO_PORT_BASE
 + 0x0051)

	)

238 
	#GPIO_B82
 (
GPIO_PORT_BASE
 + 0x0052)

	)

239 
	#GPIO_B83
 (
GPIO_PORT_BASE
 + 0x0053)

	)

240 
	#GPIO_B84
 (
GPIO_PORT_BASE
 + 0x0054)

	)

241 
	#GPIO_B85
 (
GPIO_PORT_BASE
 + 0x0055)

	)

242 
	#GPIO_B86
 (
GPIO_PORT_BASE
 + 0x0056)

	)

243 
	#GPIO_B87
 (
GPIO_PORT_BASE
 + 0x0057)

	)

244 
	#GPIO_B88
 (
GPIO_PORT_BASE
 + 0x0058)

	)

245 
	#GPIO_B89
 (
GPIO_PORT_BASE
 + 0x0059)

	)

246 
	#GPIO_B90
 (
GPIO_PORT_BASE
 + 0x005A)

	)

247 
	#GPIO_B91
 (
GPIO_PORT_BASE
 + 0x005B)

	)

248 
	#GPIO_B92
 (
GPIO_PORT_BASE
 + 0x005C)

	)

249 
	#GPIO_B93
 (
GPIO_PORT_BASE
 + 0x005D)

	)

250 
	#GPIO_B94
 (
GPIO_PORT_BASE
 + 0x005E)

	)

251 
	#GPIO_B95
 (
GPIO_PORT_BASE
 + 0x005F)

	)

254 
	#GPIO_B96
 (
GPIO_PORT_BASE
 + 0x0060)

	)

255 
	#GPIO_B97
 (
GPIO_PORT_BASE
 + 0x0061)

	)

256 
	#GPIO_B98
 (
GPIO_PORT_BASE
 + 0x0062)

	)

257 
	#GPIO_B99
 (
GPIO_PORT_BASE
 + 0x0063)

	)

258 
	#GPIO_B100
 (
GPIO_PORT_BASE
 + 0x0064)

	)

259 
	#GPIO_B101
 (
GPIO_PORT_BASE
 + 0x0065)

	)

260 
	#GPIO_B102
 (
GPIO_PORT_BASE
 + 0x0066)

	)

261 
	#GPIO_B103
 (
GPIO_PORT_BASE
 + 0x0067)

	)

262 
	#GPIO_B104
 (
GPIO_PORT_BASE
 + 0x0068)

	)

263 
	#GPIO_B105
 (
GPIO_PORT_BASE
 + 0x0069)

	)

264 
	#GPIO_B106
 (
GPIO_PORT_BASE
 + 0x006A)

	)

265 
	#GPIO_B107
 (
GPIO_PORT_BASE
 + 0x006B)

	)

266 
	#GPIO_B108
 (
GPIO_PORT_BASE
 + 0x006C)

	)

267 
	#GPIO_B109
 (
GPIO_PORT_BASE
 + 0x006D)

	)

268 
	#GPIO_B110
 (
GPIO_PORT_BASE
 + 0x006E)

	)

269 
	#GPIO_B111
 (
GPIO_PORT_BASE
 + 0x006F)

	)

270 
	#GPIO_B112
 (
GPIO_PORT_BASE
 + 0x0070)

	)

271 
	#GPIO_B113
 (
GPIO_PORT_BASE
 + 0x0071)

	)

272 
	#GPIO_B114
 (
GPIO_PORT_BASE
 + 0x0072)

	)

273 
	#GPIO_B115
 (
GPIO_PORT_BASE
 + 0x0073)

	)

274 
	#GPIO_B116
 (
GPIO_PORT_BASE
 + 0x0074)

	)

275 
	#GPIO_B117
 (
GPIO_PORT_BASE
 + 0x0075)

	)

276 
	#GPIO_B118
 (
GPIO_PORT_BASE
 + 0x0076)

	)

277 
	#GPIO_B119
 (
GPIO_PORT_BASE
 + 0x0077)

	)

278 
	#GPIO_B120
 (
GPIO_PORT_BASE
 + 0x0078)

	)

279 
	#GPIO_B121
 (
GPIO_PORT_BASE
 + 0x0079)

	)

280 
	#GPIO_B122
 (
GPIO_PORT_BASE
 + 0x007A)

	)

281 
	#GPIO_B123
 (
GPIO_PORT_BASE
 + 0x007B)

	)

282 
	#GPIO_B124
 (
GPIO_PORT_BASE
 + 0x007C)

	)

283 
	#GPIO_B125
 (
GPIO_PORT_BASE
 + 0x007D)

	)

284 
	#GPIO_B126
 (
GPIO_PORT_BASE
 + 0x007E)

	)

285 
	#GPIO_B127
 (
GPIO_PORT_BASE
 + 0x007F)

	)

288 
	#GPIO_B128
 (
GPIO_PORT_BASE
 + 0x0080)

	)

289 
	#GPIO_B129
 (
GPIO_PORT_BASE
 + 0x0081)

	)

290 
	#GPIO_B130
 (
GPIO_PORT_BASE
 + 0x0082)

	)

291 
	#GPIO_B131
 (
GPIO_PORT_BASE
 + 0x0083)

	)

292 
	#GPIO_B132
 (
GPIO_PORT_BASE
 + 0x0084)

	)

293 
	#GPIO_B133
 (
GPIO_PORT_BASE
 + 0x0085)

	)

294 
	#GPIO_B134
 (
GPIO_PORT_BASE
 + 0x0086)

	)

295 
	#GPIO_B135
 (
GPIO_PORT_BASE
 + 0x0087)

	)

296 
	#GPIO_B136
 (
GPIO_PORT_BASE
 + 0x0088)

	)

297 
	#GPIO_B137
 (
GPIO_PORT_BASE
 + 0x0089)

	)

298 
	#GPIO_B138
 (
GPIO_PORT_BASE
 + 0x008A)

	)

299 
	#GPIO_B139
 (
GPIO_PORT_BASE
 + 0x008B)

	)

300 
	#GPIO_B140
 (
GPIO_PORT_BASE
 + 0x008C)

	)

301 
	#GPIO_B141
 (
GPIO_PORT_BASE
 + 0x008D)

	)

302 
	#GPIO_B142
 (
GPIO_PORT_BASE
 + 0x008E)

	)

303 
	#GPIO_B143
 (
GPIO_PORT_BASE
 + 0x008F)

	)

304 
	#GPIO_B144
 (
GPIO_PORT_BASE
 + 0x0090)

	)

305 
	#GPIO_B145
 (
GPIO_PORT_BASE
 + 0x0091)

	)

306 
	#GPIO_B146
 (
GPIO_PORT_BASE
 + 0x0092)

	)

307 
	#GPIO_B147
 (
GPIO_PORT_BASE
 + 0x0093)

	)

308 
	#GPIO_B148
 (
GPIO_PORT_BASE
 + 0x0094)

	)

309 
	#GPIO_B149
 (
GPIO_PORT_BASE
 + 0x0095)

	)

310 
	#GPIO_B150
 (
GPIO_PORT_BASE
 + 0x0096)

	)

311 
	#GPIO_B151
 (
GPIO_PORT_BASE
 + 0x0097)

	)

312 
	#GPIO_B152
 (
GPIO_PORT_BASE
 + 0x0098)

	)

313 
	#GPIO_B153
 (
GPIO_PORT_BASE
 + 0x0099)

	)

314 
	#GPIO_B154
 (
GPIO_PORT_BASE
 + 0x009A)

	)

315 
	#GPIO_B155
 (
GPIO_PORT_BASE
 + 0x009B)

	)

316 
	#GPIO_B156
 (
GPIO_PORT_BASE
 + 0x009C)

	)

317 
	#GPIO_B157
 (
GPIO_PORT_BASE
 + 0x009D)

	)

318 
	#GPIO_B158
 (
GPIO_PORT_BASE
 + 0x009E)

	)

319 
	#GPIO_B159
 (
GPIO_PORT_BASE
 + 0x009F)

	)

322 
	#GPIO_B160
 (
GPIO_PORT_BASE
 + 0x00A0)

	)

323 
	#GPIO_B161
 (
GPIO_PORT_BASE
 + 0x00A1)

	)

324 
	#GPIO_B162
 (
GPIO_PORT_BASE
 + 0x00A2)

	)

325 
	#GPIO_B163
 (
GPIO_PORT_BASE
 + 0x00A3)

	)

326 
	#GPIO_B164
 (
GPIO_PORT_BASE
 + 0x00A4)

	)

327 
	#GPIO_B165
 (
GPIO_PORT_BASE
 + 0x00A5)

	)

328 
	#GPIO_B166
 (
GPIO_PORT_BASE
 + 0x00A6)

	)

329 
	#GPIO_B167
 (
GPIO_PORT_BASE
 + 0x00A7)

	)

330 
	#GPIO_B168
 (
GPIO_PORT_BASE
 + 0x00A8)

	)

331 
	#GPIO_B169
 (
GPIO_PORT_BASE
 + 0x00A9)

	)

332 
	#GPIO_B170
 (
GPIO_PORT_BASE
 + 0x00AA)

	)

333 
	#GPIO_B171
 (
GPIO_PORT_BASE
 + 0x00AB)

	)

334 
	#GPIO_B172
 (
GPIO_PORT_BASE
 + 0x00AC)

	)

335 
	#GPIO_B173
 (
GPIO_PORT_BASE
 + 0x00AD)

	)

336 
	#GPIO_B174
 (
GPIO_PORT_BASE
 + 0x00AE)

	)

337 
	#GPIO_B175
 (
GPIO_PORT_BASE
 + 0x00AF)

	)

338 
	#GPIO_B176
 (
GPIO_PORT_BASE
 + 0x00B0)

	)

339 
	#GPIO_B177
 (
GPIO_PORT_BASE
 + 0x00B1)

	)

340 
	#GPIO_B178
 (
GPIO_PORT_BASE
 + 0x00B2)

	)

341 
	#GPIO_B179
 (
GPIO_PORT_BASE
 + 0x00B3)

	)

342 
	#GPIO_B180
 (
GPIO_PORT_BASE
 + 0x00B4)

	)

343 
	#GPIO_B181
 (
GPIO_PORT_BASE
 + 0x00B5)

	)

344 
	#GPIO_B182
 (
GPIO_PORT_BASE
 + 0x00B6)

	)

345 
	#GPIO_B183
 (
GPIO_PORT_BASE
 + 0x00B7)

	)

346 
	#GPIO_B184
 (
GPIO_PORT_BASE
 + 0x00B8)

	)

347 
	#GPIO_B185
 (
GPIO_PORT_BASE
 + 0x00B9)

	)

348 
	#GPIO_B186
 (
GPIO_PORT_BASE
 + 0x00BA)

	)

349 
	#GPIO_B187
 (
GPIO_PORT_BASE
 + 0x00BB)

	)

350 
	#GPIO_B188
 (
GPIO_PORT_BASE
 + 0x00BC)

	)

351 
	#GPIO_B189
 (
GPIO_PORT_BASE
 + 0x00BD)

	)

352 
	#GPIO_B190
 (
GPIO_PORT_BASE
 + 0x00BE)

	)

353 
	#GPIO_B191
 (
GPIO_PORT_BASE
 + 0x00BF)

	)

356 
	#GPIO_B192
 (
GPIO_PORT_BASE
 + 0x00C0)

	)

357 
	#GPIO_B193
 (
GPIO_PORT_BASE
 + 0x00C1)

	)

358 
	#GPIO_B194
 (
GPIO_PORT_BASE
 + 0x00C2)

	)

359 
	#GPIO_B195
 (
GPIO_PORT_BASE
 + 0x00C3)

	)

360 
	#GPIO_B196
 (
GPIO_PORT_BASE
 + 0x00C4)

	)

361 
	#GPIO_B197
 (
GPIO_PORT_BASE
 + 0x00C5)

	)

362 
	#GPIO_B198
 (
GPIO_PORT_BASE
 + 0x00C6)

	)

363 
	#GPIO_B199
 (
GPIO_PORT_BASE
 + 0x00C7)

	)

364 
	#GPIO_B200
 (
GPIO_PORT_BASE
 + 0x00C8)

	)

365 
	#GPIO_B201
 (
GPIO_PORT_BASE
 + 0x00C9)

	)

366 
	#GPIO_B202
 (
GPIO_PORT_BASE
 + 0x00CA)

	)

367 
	#GPIO_B203
 (
GPIO_PORT_BASE
 + 0x00CB)

	)

368 
	#GPIO_B204
 (
GPIO_PORT_BASE
 + 0x00CC)

	)

369 
	#GPIO_B205
 (
GPIO_PORT_BASE
 + 0x00CD)

	)

370 
	#GPIO_B206
 (
GPIO_PORT_BASE
 + 0x00CE)

	)

371 
	#GPIO_B207
 (
GPIO_PORT_BASE
 + 0x00CF)

	)

372 
	#GPIO_B208
 (
GPIO_PORT_BASE
 + 0x00D0)

	)

373 
	#GPIO_B209
 (
GPIO_PORT_BASE
 + 0x00D1)

	)

374 
	#GPIO_B210
 (
GPIO_PORT_BASE
 + 0x00D2)

	)

375 
	#GPIO_B211
 (
GPIO_PORT_BASE
 + 0x00D3)

	)

376 
	#GPIO_B212
 (
GPIO_PORT_BASE
 + 0x00D4)

	)

377 
	#GPIO_B213
 (
GPIO_PORT_BASE
 + 0x00D5)

	)

378 
	#GPIO_B214
 (
GPIO_PORT_BASE
 + 0x00D6)

	)

379 
	#GPIO_B215
 (
GPIO_PORT_BASE
 + 0x00D7)

	)

380 
	#GPIO_B216
 (
GPIO_PORT_BASE
 + 0x00D8)

	)

381 
	#GPIO_B217
 (
GPIO_PORT_BASE
 + 0x00D9)

	)

382 
	#GPIO_B218
 (
GPIO_PORT_BASE
 + 0x00DA)

	)

383 
	#GPIO_B219
 (
GPIO_PORT_BASE
 + 0x00DB)

	)

384 
	#GPIO_B220
 (
GPIO_PORT_BASE
 + 0x00DC)

	)

385 
	#GPIO_B221
 (
GPIO_PORT_BASE
 + 0x00DD)

	)

386 
	#GPIO_B222
 (
GPIO_PORT_BASE
 + 0x00DE)

	)

387 
	#GPIO_B223
 (
GPIO_PORT_BASE
 + 0x00DF)

	)

390 
	#GPIO_B224
 (
GPIO_PORT_BASE
 + 0x00E0)

	)

391 
	#GPIO_B225
 (
GPIO_PORT_BASE
 + 0x00E1)

	)

392 
	#GPIO_B226
 (
GPIO_PORT_BASE
 + 0x00E2)

	)

393 
	#GPIO_B227
 (
GPIO_PORT_BASE
 + 0x00E3)

	)

394 
	#GPIO_B228
 (
GPIO_PORT_BASE
 + 0x00E4)

	)

395 
	#GPIO_B229
 (
GPIO_PORT_BASE
 + 0x00E5)

	)

396 
	#GPIO_B230
 (
GPIO_PORT_BASE
 + 0x00E6)

	)

397 
	#GPIO_B231
 (
GPIO_PORT_BASE
 + 0x00E7)

	)

398 
	#GPIO_B232
 (
GPIO_PORT_BASE
 + 0x00E8)

	)

399 
	#GPIO_B233
 (
GPIO_PORT_BASE
 + 0x00E9)

	)

400 
	#GPIO_B234
 (
GPIO_PORT_BASE
 + 0x00EA)

	)

401 
	#GPIO_B235
 (
GPIO_PORT_BASE
 + 0x00EB)

	)

402 
	#GPIO_B236
 (
GPIO_PORT_BASE
 + 0x00EC)

	)

403 
	#GPIO_B237
 (
GPIO_PORT_BASE
 + 0x00ED)

	)

404 
	#GPIO_B238
 (
GPIO_PORT_BASE
 + 0x00EE)

	)

405 
	#GPIO_B239
 (
GPIO_PORT_BASE
 + 0x00EF)

	)

406 
	#GPIO_B240
 (
GPIO_PORT_BASE
 + 0x00F0)

	)

407 
	#GPIO_B241
 (
GPIO_PORT_BASE
 + 0x00F1)

	)

408 
	#GPIO_B242
 (
GPIO_PORT_BASE
 + 0x00F2)

	)

409 
	#GPIO_B243
 (
GPIO_PORT_BASE
 + 0x00F3)

	)

410 
	#GPIO_B244
 (
GPIO_PORT_BASE
 + 0x00F4)

	)

411 
	#GPIO_B245
 (
GPIO_PORT_BASE
 + 0x00F5)

	)

412 
	#GPIO_B246
 (
GPIO_PORT_BASE
 + 0x00F6)

	)

413 
	#GPIO_B247
 (
GPIO_PORT_BASE
 + 0x00F7)

	)

414 
	#GPIO_B248
 (
GPIO_PORT_BASE
 + 0x00F8)

	)

415 
	#GPIO_B249
 (
GPIO_PORT_BASE
 + 0x00F9)

	)

416 
	#GPIO_B250
 (
GPIO_PORT_BASE
 + 0x00FA)

	)

417 
	#GPIO_B251
 (
GPIO_PORT_BASE
 + 0x00FB)

	)

418 
	#GPIO_B252
 (
GPIO_PORT_BASE
 + 0x00FC)

	)

419 
	#GPIO_B253
 (
GPIO_PORT_BASE
 + 0x00FD)

	)

420 
	#GPIO_B254
 (
GPIO_PORT_BASE
 + 0x00FE)

	)

421 
	#GPIO_B255
 (
GPIO_PORT_BASE
 + 0x00FF)

	)

424 
	#GPIO_W0
 (
GPIO_PORT_BASE
 + 0x1000)

	)

425 
	#GPIO_W1
 (
GPIO_PORT_BASE
 + 0x1004)

	)

426 
	#GPIO_W2
 (
GPIO_PORT_BASE
 + 0x1008)

	)

427 
	#GPIO_W3
 (
GPIO_PORT_BASE
 + 0x100C)

	)

428 
	#GPIO_W4
 (
GPIO_PORT_BASE
 + 0x1010)

	)

429 
	#GPIO_W5
 (
GPIO_PORT_BASE
 + 0x1014)

	)

430 
	#GPIO_W6
 (
GPIO_PORT_BASE
 + 0x1018)

	)

431 
	#GPIO_W7
 (
GPIO_PORT_BASE
 + 0x101C)

	)

432 
	#GPIO_W8
 (
GPIO_PORT_BASE
 + 0x1020)

	)

433 
	#GPIO_W9
 (
GPIO_PORT_BASE
 + 0x1024)

	)

434 
	#GPIO_W10
 (
GPIO_PORT_BASE
 + 0x1028)

	)

435 
	#GPIO_W11
 (
GPIO_PORT_BASE
 + 0x102C)

	)

436 
	#GPIO_W12
 (
GPIO_PORT_BASE
 + 0x1030)

	)

437 
	#GPIO_W13
 (
GPIO_PORT_BASE
 + 0x1034)

	)

438 
	#GPIO_W14
 (
GPIO_PORT_BASE
 + 0x1038)

	)

439 
	#GPIO_W15
 (
GPIO_PORT_BASE
 + 0x103C)

	)

440 
	#GPIO_W16
 (
GPIO_PORT_BASE
 + 0x1040)

	)

441 
	#GPIO_W17
 (
GPIO_PORT_BASE
 + 0x1044)

	)

442 
	#GPIO_W18
 (
GPIO_PORT_BASE
 + 0x1048)

	)

443 
	#GPIO_W19
 (
GPIO_PORT_BASE
 + 0x104C)

	)

444 
	#GPIO_W20
 (
GPIO_PORT_BASE
 + 0x1050)

	)

445 
	#GPIO_W21
 (
GPIO_PORT_BASE
 + 0x1054)

	)

446 
	#GPIO_W22
 (
GPIO_PORT_BASE
 + 0x1058)

	)

447 
	#GPIO_W23
 (
GPIO_PORT_BASE
 + 0x105C)

	)

448 
	#GPIO_W24
 (
GPIO_PORT_BASE
 + 0x1060)

	)

449 
	#GPIO_W25
 (
GPIO_PORT_BASE
 + 0x1064)

	)

450 
	#GPIO_W26
 (
GPIO_PORT_BASE
 + 0x1068)

	)

451 
	#GPIO_W27
 (
GPIO_PORT_BASE
 + 0x106C)

	)

452 
	#GPIO_W28
 (
GPIO_PORT_BASE
 + 0x1070)

	)

453 
	#GPIO_W29
 (
GPIO_PORT_BASE
 + 0x1074)

	)

454 
	#GPIO_W30
 (
GPIO_PORT_BASE
 + 0x1078)

	)

455 
	#GPIO_W31
 (
GPIO_PORT_BASE
 + 0x107C)

	)

458 
	#GPIO_W32
 (
GPIO_PORT_BASE
 + 0x1080)

	)

459 
	#GPIO_W33
 (
GPIO_PORT_BASE
 + 0x1084)

	)

460 
	#GPIO_W34
 (
GPIO_PORT_BASE
 + 0x1088)

	)

461 
	#GPIO_W35
 (
GPIO_PORT_BASE
 + 0x108C)

	)

462 
	#GPIO_W36
 (
GPIO_PORT_BASE
 + 0x1090)

	)

463 
	#GPIO_W37
 (
GPIO_PORT_BASE
 + 0x1094)

	)

464 
	#GPIO_W38
 (
GPIO_PORT_BASE
 + 0x1098)

	)

465 
	#GPIO_W39
 (
GPIO_PORT_BASE
 + 0x109C)

	)

466 
	#GPIO_W40
 (
GPIO_PORT_BASE
 + 0x10A0)

	)

467 
	#GPIO_W41
 (
GPIO_PORT_BASE
 + 0x10A4)

	)

468 
	#GPIO_W42
 (
GPIO_PORT_BASE
 + 0x10A8)

	)

469 
	#GPIO_W43
 (
GPIO_PORT_BASE
 + 0x10AC)

	)

470 
	#GPIO_W44
 (
GPIO_PORT_BASE
 + 0x10B0)

	)

471 
	#GPIO_W45
 (
GPIO_PORT_BASE
 + 0x10B4)

	)

472 
	#GPIO_W46
 (
GPIO_PORT_BASE
 + 0x10B8)

	)

473 
	#GPIO_W47
 (
GPIO_PORT_BASE
 + 0x10BC)

	)

474 
	#GPIO_W48
 (
GPIO_PORT_BASE
 + 0x10C0)

	)

475 
	#GPIO_W49
 (
GPIO_PORT_BASE
 + 0x10C4)

	)

476 
	#GPIO_W50
 (
GPIO_PORT_BASE
 + 0x10C8)

	)

477 
	#GPIO_W51
 (
GPIO_PORT_BASE
 + 0x10CC)

	)

478 
	#GPIO_W52
 (
GPIO_PORT_BASE
 + 0x10D0)

	)

479 
	#GPIO_W53
 (
GPIO_PORT_BASE
 + 0x10D4)

	)

480 
	#GPIO_W54
 (
GPIO_PORT_BASE
 + 0x10D8)

	)

481 
	#GPIO_W55
 (
GPIO_PORT_BASE
 + 0x10DC)

	)

482 
	#GPIO_W56
 (
GPIO_PORT_BASE
 + 0x10E0)

	)

483 
	#GPIO_W57
 (
GPIO_PORT_BASE
 + 0x10E4)

	)

484 
	#GPIO_W58
 (
GPIO_PORT_BASE
 + 0x10E8)

	)

485 
	#GPIO_W59
 (
GPIO_PORT_BASE
 + 0x10EC)

	)

486 
	#GPIO_W60
 (
GPIO_PORT_BASE
 + 0x10F0)

	)

487 
	#GPIO_W61
 (
GPIO_PORT_BASE
 + 0x10F4)

	)

488 
	#GPIO_W62
 (
GPIO_PORT_BASE
 + 0x10F8)

	)

489 
	#GPIO_W63
 (
GPIO_PORT_BASE
 + 0x10FC)

	)

492 
	#GPIO_W64
 (
GPIO_PORT_BASE
 + 0x1100)

	)

493 
	#GPIO_W65
 (
GPIO_PORT_BASE
 + 0x1104)

	)

494 
	#GPIO_W66
 (
GPIO_PORT_BASE
 + 0x1108)

	)

495 
	#GPIO_W67
 (
GPIO_PORT_BASE
 + 0x110C)

	)

496 
	#GPIO_W68
 (
GPIO_PORT_BASE
 + 0x1110)

	)

497 
	#GPIO_W69
 (
GPIO_PORT_BASE
 + 0x1114)

	)

498 
	#GPIO_W70
 (
GPIO_PORT_BASE
 + 0x1118)

	)

499 
	#GPIO_W71
 (
GPIO_PORT_BASE
 + 0x111C)

	)

500 
	#GPIO_W72
 (
GPIO_PORT_BASE
 + 0x1120)

	)

501 
	#GPIO_W73
 (
GPIO_PORT_BASE
 + 0x1124)

	)

502 
	#GPIO_W74
 (
GPIO_PORT_BASE
 + 0x1128)

	)

503 
	#GPIO_W75
 (
GPIO_PORT_BASE
 + 0x112C)

	)

504 
	#GPIO_W76
 (
GPIO_PORT_BASE
 + 0x1130)

	)

505 
	#GPIO_W77
 (
GPIO_PORT_BASE
 + 0x1134)

	)

506 
	#GPIO_W78
 (
GPIO_PORT_BASE
 + 0x1138)

	)

507 
	#GPIO_W79
 (
GPIO_PORT_BASE
 + 0x113C)

	)

508 
	#GPIO_W80
 (
GPIO_PORT_BASE
 + 0x1140)

	)

509 
	#GPIO_W81
 (
GPIO_PORT_BASE
 + 0x1144)

	)

510 
	#GPIO_W82
 (
GPIO_PORT_BASE
 + 0x1148)

	)

511 
	#GPIO_W83
 (
GPIO_PORT_BASE
 + 0x114C)

	)

512 
	#GPIO_W84
 (
GPIO_PORT_BASE
 + 0x1150)

	)

513 
	#GPIO_W85
 (
GPIO_PORT_BASE
 + 0x1154)

	)

514 
	#GPIO_W86
 (
GPIO_PORT_BASE
 + 0x1158)

	)

515 
	#GPIO_W87
 (
GPIO_PORT_BASE
 + 0x115C)

	)

516 
	#GPIO_W88
 (
GPIO_PORT_BASE
 + 0x1160)

	)

517 
	#GPIO_W89
 (
GPIO_PORT_BASE
 + 0x1164)

	)

518 
	#GPIO_W90
 (
GPIO_PORT_BASE
 + 0x1168)

	)

519 
	#GPIO_W91
 (
GPIO_PORT_BASE
 + 0x116C)

	)

520 
	#GPIO_W92
 (
GPIO_PORT_BASE
 + 0x1170)

	)

521 
	#GPIO_W93
 (
GPIO_PORT_BASE
 + 0x1174)

	)

522 
	#GPIO_W94
 (
GPIO_PORT_BASE
 + 0x1178)

	)

523 
	#GPIO_W95
 (
GPIO_PORT_BASE
 + 0x117C)

	)

526 
	#GPIO_W96
 (
GPIO_PORT_BASE
 + 0x1180)

	)

527 
	#GPIO_W97
 (
GPIO_PORT_BASE
 + 0x1184)

	)

528 
	#GPIO_W98
 (
GPIO_PORT_BASE
 + 0x1188)

	)

529 
	#GPIO_W99
 (
GPIO_PORT_BASE
 + 0x118C)

	)

530 
	#GPIO_W100
 (
GPIO_PORT_BASE
 + 0x1190)

	)

531 
	#GPIO_W101
 (
GPIO_PORT_BASE
 + 0x1194)

	)

532 
	#GPIO_W102
 (
GPIO_PORT_BASE
 + 0x1198)

	)

533 
	#GPIO_W103
 (
GPIO_PORT_BASE
 + 0x119C)

	)

534 
	#GPIO_W104
 (
GPIO_PORT_BASE
 + 0x11A0)

	)

535 
	#GPIO_W105
 (
GPIO_PORT_BASE
 + 0x11A4)

	)

536 
	#GPIO_W106
 (
GPIO_PORT_BASE
 + 0x11A8)

	)

537 
	#GPIO_W107
 (
GPIO_PORT_BASE
 + 0x11AC)

	)

538 
	#GPIO_W108
 (
GPIO_PORT_BASE
 + 0x11B0)

	)

539 
	#GPIO_W109
 (
GPIO_PORT_BASE
 + 0x11B4)

	)

540 
	#GPIO_W110
 (
GPIO_PORT_BASE
 + 0x11B8)

	)

541 
	#GPIO_W111
 (
GPIO_PORT_BASE
 + 0x11BC)

	)

542 
	#GPIO_W112
 (
GPIO_PORT_BASE
 + 0x11C0)

	)

543 
	#GPIO_W113
 (
GPIO_PORT_BASE
 + 0x11C4)

	)

544 
	#GPIO_W114
 (
GPIO_PORT_BASE
 + 0x11C8)

	)

545 
	#GPIO_W115
 (
GPIO_PORT_BASE
 + 0x11CC)

	)

546 
	#GPIO_W116
 (
GPIO_PORT_BASE
 + 0x11D0)

	)

547 
	#GPIO_W117
 (
GPIO_PORT_BASE
 + 0x11D4)

	)

548 
	#GPIO_W118
 (
GPIO_PORT_BASE
 + 0x11D8)

	)

549 
	#GPIO_W119
 (
GPIO_PORT_BASE
 + 0x11DC)

	)

550 
	#GPIO_W120
 (
GPIO_PORT_BASE
 + 0x11E0)

	)

551 
	#GPIO_W121
 (
GPIO_PORT_BASE
 + 0x11E4)

	)

552 
	#GPIO_W122
 (
GPIO_PORT_BASE
 + 0x11E8)

	)

553 
	#GPIO_W123
 (
GPIO_PORT_BASE
 + 0x11EC)

	)

554 
	#GPIO_W124
 (
GPIO_PORT_BASE
 + 0x11F0)

	)

555 
	#GPIO_W125
 (
GPIO_PORT_BASE
 + 0x11F4)

	)

556 
	#GPIO_W126
 (
GPIO_PORT_BASE
 + 0x11F8)

	)

557 
	#GPIO_W127
 (
GPIO_PORT_BASE
 + 0x11FC)

	)

560 
	#GPIO_W128
 (
GPIO_PORT_BASE
 + 0x1200)

	)

561 
	#GPIO_W129
 (
GPIO_PORT_BASE
 + 0x1204)

	)

562 
	#GPIO_W130
 (
GPIO_PORT_BASE
 + 0x1208)

	)

563 
	#GPIO_W131
 (
GPIO_PORT_BASE
 + 0x120C)

	)

564 
	#GPIO_W132
 (
GPIO_PORT_BASE
 + 0x1210)

	)

565 
	#GPIO_W133
 (
GPIO_PORT_BASE
 + 0x1214)

	)

566 
	#GPIO_W134
 (
GPIO_PORT_BASE
 + 0x1218)

	)

567 
	#GPIO_W135
 (
GPIO_PORT_BASE
 + 0x121C)

	)

568 
	#GPIO_W136
 (
GPIO_PORT_BASE
 + 0x1220)

	)

569 
	#GPIO_W137
 (
GPIO_PORT_BASE
 + 0x1224)

	)

570 
	#GPIO_W138
 (
GPIO_PORT_BASE
 + 0x1228)

	)

571 
	#GPIO_W139
 (
GPIO_PORT_BASE
 + 0x122C)

	)

572 
	#GPIO_W140
 (
GPIO_PORT_BASE
 + 0x1230)

	)

573 
	#GPIO_W141
 (
GPIO_PORT_BASE
 + 0x1234)

	)

574 
	#GPIO_W142
 (
GPIO_PORT_BASE
 + 0x1238)

	)

575 
	#GPIO_W143
 (
GPIO_PORT_BASE
 + 0x123C)

	)

576 
	#GPIO_W144
 (
GPIO_PORT_BASE
 + 0x1240)

	)

577 
	#GPIO_W145
 (
GPIO_PORT_BASE
 + 0x1244)

	)

578 
	#GPIO_W146
 (
GPIO_PORT_BASE
 + 0x1248)

	)

579 
	#GPIO_W147
 (
GPIO_PORT_BASE
 + 0x124C)

	)

580 
	#GPIO_W148
 (
GPIO_PORT_BASE
 + 0x1250)

	)

581 
	#GPIO_W149
 (
GPIO_PORT_BASE
 + 0x1254)

	)

582 
	#GPIO_W150
 (
GPIO_PORT_BASE
 + 0x1258)

	)

583 
	#GPIO_W151
 (
GPIO_PORT_BASE
 + 0x125C)

	)

584 
	#GPIO_W152
 (
GPIO_PORT_BASE
 + 0x1260)

	)

585 
	#GPIO_W153
 (
GPIO_PORT_BASE
 + 0x1264)

	)

586 
	#GPIO_W154
 (
GPIO_PORT_BASE
 + 0x1268)

	)

587 
	#GPIO_W155
 (
GPIO_PORT_BASE
 + 0x126C)

	)

588 
	#GPIO_W156
 (
GPIO_PORT_BASE
 + 0x1270)

	)

589 
	#GPIO_W157
 (
GPIO_PORT_BASE
 + 0x1274)

	)

590 
	#GPIO_W158
 (
GPIO_PORT_BASE
 + 0x1278)

	)

591 
	#GPIO_W159
 (
GPIO_PORT_BASE
 + 0x127C)

	)

594 
	#GPIO_W160
 (
GPIO_PORT_BASE
 + 0x1280)

	)

595 
	#GPIO_W161
 (
GPIO_PORT_BASE
 + 0x1284)

	)

596 
	#GPIO_W162
 (
GPIO_PORT_BASE
 + 0x1288)

	)

597 
	#GPIO_W163
 (
GPIO_PORT_BASE
 + 0x128C)

	)

598 
	#GPIO_W164
 (
GPIO_PORT_BASE
 + 0x1290)

	)

599 
	#GPIO_W165
 (
GPIO_PORT_BASE
 + 0x1294)

	)

600 
	#GPIO_W166
 (
GPIO_PORT_BASE
 + 0x1298)

	)

601 
	#GPIO_W167
 (
GPIO_PORT_BASE
 + 0x129C)

	)

602 
	#GPIO_W168
 (
GPIO_PORT_BASE
 + 0x12A0)

	)

603 
	#GPIO_W169
 (
GPIO_PORT_BASE
 + 0x12A4)

	)

604 
	#GPIO_W170
 (
GPIO_PORT_BASE
 + 0x12A8)

	)

605 
	#GPIO_W171
 (
GPIO_PORT_BASE
 + 0x12AC)

	)

606 
	#GPIO_W172
 (
GPIO_PORT_BASE
 + 0x12B0)

	)

607 
	#GPIO_W173
 (
GPIO_PORT_BASE
 + 0x12B4)

	)

608 
	#GPIO_W174
 (
GPIO_PORT_BASE
 + 0x12B8)

	)

609 
	#GPIO_W175
 (
GPIO_PORT_BASE
 + 0x12BC)

	)

610 
	#GPIO_W176
 (
GPIO_PORT_BASE
 + 0x12C0)

	)

611 
	#GPIO_W177
 (
GPIO_PORT_BASE
 + 0x12C4)

	)

612 
	#GPIO_W178
 (
GPIO_PORT_BASE
 + 0x12C8)

	)

613 
	#GPIO_W179
 (
GPIO_PORT_BASE
 + 0x12CC)

	)

614 
	#GPIO_W180
 (
GPIO_PORT_BASE
 + 0x12D0)

	)

615 
	#GPIO_W181
 (
GPIO_PORT_BASE
 + 0x12D4)

	)

616 
	#GPIO_W182
 (
GPIO_PORT_BASE
 + 0x12D8)

	)

617 
	#GPIO_W183
 (
GPIO_PORT_BASE
 + 0x12DC)

	)

618 
	#GPIO_W184
 (
GPIO_PORT_BASE
 + 0x12E0)

	)

619 
	#GPIO_W185
 (
GPIO_PORT_BASE
 + 0x12E4)

	)

620 
	#GPIO_W186
 (
GPIO_PORT_BASE
 + 0x12E8)

	)

621 
	#GPIO_W187
 (
GPIO_PORT_BASE
 + 0x12EC)

	)

622 
	#GPIO_W188
 (
GPIO_PORT_BASE
 + 0x12F0)

	)

623 
	#GPIO_W189
 (
GPIO_PORT_BASE
 + 0x12F4)

	)

624 
	#GPIO_W190
 (
GPIO_PORT_BASE
 + 0x12F8)

	)

625 
	#GPIO_W191
 (
GPIO_PORT_BASE
 + 0x12FC)

	)

628 
	#GPIO_W192
 (
GPIO_PORT_BASE
 + 0x1300)

	)

629 
	#GPIO_W193
 (
GPIO_PORT_BASE
 + 0x1304)

	)

630 
	#GPIO_W194
 (
GPIO_PORT_BASE
 + 0x1308)

	)

631 
	#GPIO_W195
 (
GPIO_PORT_BASE
 + 0x130C)

	)

632 
	#GPIO_W196
 (
GPIO_PORT_BASE
 + 0x1310)

	)

633 
	#GPIO_W197
 (
GPIO_PORT_BASE
 + 0x1314)

	)

634 
	#GPIO_W198
 (
GPIO_PORT_BASE
 + 0x1318)

	)

635 
	#GPIO_W199
 (
GPIO_PORT_BASE
 + 0x131C)

	)

636 
	#GPIO_W200
 (
GPIO_PORT_BASE
 + 0x1320)

	)

637 
	#GPIO_W201
 (
GPIO_PORT_BASE
 + 0x1324)

	)

638 
	#GPIO_W202
 (
GPIO_PORT_BASE
 + 0x1328)

	)

639 
	#GPIO_W203
 (
GPIO_PORT_BASE
 + 0x132C)

	)

640 
	#GPIO_W204
 (
GPIO_PORT_BASE
 + 0x1330)

	)

641 
	#GPIO_W205
 (
GPIO_PORT_BASE
 + 0x1334)

	)

642 
	#GPIO_W206
 (
GPIO_PORT_BASE
 + 0x1338)

	)

643 
	#GPIO_W207
 (
GPIO_PORT_BASE
 + 0x133C)

	)

644 
	#GPIO_W208
 (
GPIO_PORT_BASE
 + 0x1340)

	)

645 
	#GPIO_W209
 (
GPIO_PORT_BASE
 + 0x1344)

	)

646 
	#GPIO_W210
 (
GPIO_PORT_BASE
 + 0x1348)

	)

647 
	#GPIO_W211
 (
GPIO_PORT_BASE
 + 0x134C)

	)

648 
	#GPIO_W212
 (
GPIO_PORT_BASE
 + 0x1350)

	)

649 
	#GPIO_W213
 (
GPIO_PORT_BASE
 + 0x1354)

	)

650 
	#GPIO_W214
 (
GPIO_PORT_BASE
 + 0x1358)

	)

651 
	#GPIO_W215
 (
GPIO_PORT_BASE
 + 0x135C)

	)

652 
	#GPIO_W216
 (
GPIO_PORT_BASE
 + 0x1360)

	)

653 
	#GPIO_W217
 (
GPIO_PORT_BASE
 + 0x1364)

	)

654 
	#GPIO_W218
 (
GPIO_PORT_BASE
 + 0x1368)

	)

655 
	#GPIO_W219
 (
GPIO_PORT_BASE
 + 0x136C)

	)

656 
	#GPIO_W220
 (
GPIO_PORT_BASE
 + 0x1370)

	)

657 
	#GPIO_W221
 (
GPIO_PORT_BASE
 + 0x1374)

	)

658 
	#GPIO_W222
 (
GPIO_PORT_BASE
 + 0x1378)

	)

659 
	#GPIO_W223
 (
GPIO_PORT_BASE
 + 0x137C)

	)

662 
	#GPIO_W224
 (
GPIO_PORT_BASE
 + 0x1380)

	)

663 
	#GPIO_W225
 (
GPIO_PORT_BASE
 + 0x1384)

	)

664 
	#GPIO_W226
 (
GPIO_PORT_BASE
 + 0x1388)

	)

665 
	#GPIO_W227
 (
GPIO_PORT_BASE
 + 0x138C)

	)

666 
	#GPIO_W228
 (
GPIO_PORT_BASE
 + 0x1390)

	)

667 
	#GPIO_W229
 (
GPIO_PORT_BASE
 + 0x1394)

	)

668 
	#GPIO_W230
 (
GPIO_PORT_BASE
 + 0x1398)

	)

669 
	#GPIO_W231
 (
GPIO_PORT_BASE
 + 0x139C)

	)

670 
	#GPIO_W232
 (
GPIO_PORT_BASE
 + 0x13A0)

	)

671 
	#GPIO_W233
 (
GPIO_PORT_BASE
 + 0x13A4)

	)

672 
	#GPIO_W234
 (
GPIO_PORT_BASE
 + 0x13A8)

	)

673 
	#GPIO_W235
 (
GPIO_PORT_BASE
 + 0x13AC)

	)

674 
	#GPIO_W236
 (
GPIO_PORT_BASE
 + 0x13B0)

	)

675 
	#GPIO_W237
 (
GPIO_PORT_BASE
 + 0x13B4)

	)

676 
	#GPIO_W238
 (
GPIO_PORT_BASE
 + 0x13B8)

	)

677 
	#GPIO_W239
 (
GPIO_PORT_BASE
 + 0x13BC)

	)

678 
	#GPIO_W240
 (
GPIO_PORT_BASE
 + 0x13C0)

	)

679 
	#GPIO_W241
 (
GPIO_PORT_BASE
 + 0x13C4)

	)

680 
	#GPIO_W242
 (
GPIO_PORT_BASE
 + 0x13C8)

	)

681 
	#GPIO_W243
 (
GPIO_PORT_BASE
 + 0x13CC)

	)

682 
	#GPIO_W244
 (
GPIO_PORT_BASE
 + 0x13D0)

	)

683 
	#GPIO_W245
 (
GPIO_PORT_BASE
 + 0x13D4)

	)

684 
	#GPIO_W246
 (
GPIO_PORT_BASE
 + 0x13D8)

	)

685 
	#GPIO_W247
 (
GPIO_PORT_BASE
 + 0x13DC)

	)

686 
	#GPIO_W248
 (
GPIO_PORT_BASE
 + 0x13E0)

	)

687 
	#GPIO_W249
 (
GPIO_PORT_BASE
 + 0x13E4)

	)

688 
	#GPIO_W250
 (
GPIO_PORT_BASE
 + 0x13E8)

	)

689 
	#GPIO_W251
 (
GPIO_PORT_BASE
 + 0x13EC)

	)

690 
	#GPIO_W252
 (
GPIO_PORT_BASE
 + 0x13F0)

	)

691 
	#GPIO_W253
 (
GPIO_PORT_BASE
 + 0x13F4)

	)

692 
	#GPIO_W254
 (
GPIO_PORT_BASE
 + 0x13F8)

	)

693 
	#GPIO_W255
 (
GPIO_PORT_BASE
 + 0x13FC)

	)

696 
	#GPIO_DIR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00)

	)

697 
	#GPIO0_DIR
 
	`GPIO_DIR
(
GPIO0
)

	)

698 
	#GPIO1_DIR
 
	`GPIO_DIR
(
GPIO1
)

	)

699 
	#GPIO2_DIR
 
	`GPIO_DIR
(
GPIO2
)

	)

700 
	#GPIO3_DIR
 
	`GPIO_DIR
(
GPIO3
)

	)

701 
	#GPIO4_DIR
 
	`GPIO_DIR
(
GPIO4
)

	)

702 
	#GPIO5_DIR
 
	`GPIO_DIR
(
GPIO5
)

	)

703 
	#GPIO6_DIR
 
	`GPIO_DIR
(
GPIO6
)

	)

704 
	#GPIO7_DIR
 
	`GPIO_DIR
(
GPIO7
)

	)

707 
	#GPIO_MASK
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x80)

	)

708 
	#GPIO0_MASK
 
	`GPIO_MASK
(
GPIO0
)

	)

709 
	#GPIO1_MASK
 
	`GPIO_MASK
(
GPIO1
)

	)

710 
	#GPIO2_MASK
 
	`GPIO_MASK
(
GPIO2
)

	)

711 
	#GPIO3_MASK
 
	`GPIO_MASK
(
GPIO3
)

	)

712 
	#GPIO4_MASK
 
	`GPIO_MASK
(
GPIO4
)

	)

713 
	#GPIO5_MASK
 
	`GPIO_MASK
(
GPIO5
)

	)

714 
	#GPIO6_MASK
 
	`GPIO_MASK
(
GPIO6
)

	)

715 
	#GPIO7_MASK
 
	`GPIO_MASK
(
GPIO7
)

	)

718 
	#GPIO_PIN
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x100)

	)

719 
	#GPIO0_PIN
 
	`GPIO_PIN
(
GPIO0
)

	)

720 
	#GPIO1_PIN
 
	`GPIO_PIN
(
GPIO1
)

	)

721 
	#GPIO2_PIN
 
	`GPIO_PIN
(
GPIO2
)

	)

722 
	#GPIO3_PIN
 
	`GPIO_PIN
(
GPIO3
)

	)

723 
	#GPIO4_PIN
 
	`GPIO_PIN
(
GPIO4
)

	)

724 
	#GPIO5_PIN
 
	`GPIO_PIN
(
GPIO5
)

	)

725 
	#GPIO6_PIN
 
	`GPIO_PIN
(
GPIO6
)

	)

726 
	#GPIO7_PIN
 
	`GPIO_PIN
(
GPIO7
)

	)

729 
	#GPIO_MPIN
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x180)

	)

730 
	#GPIO0_MPIN
 
	`GPIO_MPIN
(
GPIO0
)

	)

731 
	#GPIO1_MPIN
 
	`GPIO_MPIN
(
GPIO1
)

	)

732 
	#GPIO2_MPIN
 
	`GPIO_MPIN
(
GPIO2
)

	)

733 
	#GPIO3_MPIN
 
	`GPIO_MPIN
(
GPIO3
)

	)

734 
	#GPIO4_MPIN
 
	`GPIO_MPIN
(
GPIO4
)

	)

735 
	#GPIO5_MPIN
 
	`GPIO_MPIN
(
GPIO5
)

	)

736 
	#GPIO6_MPIN
 
	`GPIO_MPIN
(
GPIO6
)

	)

737 
	#GPIO7_MPIN
 
	`GPIO_MPIN
(
GPIO7
)

	)

740 
	#GPIO_SET
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x200)

	)

741 
	#GPIO0_SET
 
	`GPIO_SET
(
GPIO0
)

	)

742 
	#GPIO1_SET
 
	`GPIO_SET
(
GPIO1
)

	)

743 
	#GPIO2_SET
 
	`GPIO_SET
(
GPIO2
)

	)

744 
	#GPIO3_SET
 
	`GPIO_SET
(
GPIO3
)

	)

745 
	#GPIO4_SET
 
	`GPIO_SET
(
GPIO4
)

	)

746 
	#GPIO5_SET
 
	`GPIO_SET
(
GPIO5
)

	)

747 
	#GPIO6_SET
 
	`GPIO_SET
(
GPIO6
)

	)

748 
	#GPIO7_SET
 
	`GPIO_SET
(
GPIO7
)

	)

751 
	#GPIO_CLR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x280)

	)

752 
	#GPIO0_CLR
 
	`GPIO_CLR
(
GPIO0
)

	)

753 
	#GPIO1_CLR
 
	`GPIO_CLR
(
GPIO1
)

	)

754 
	#GPIO2_CLR
 
	`GPIO_CLR
(
GPIO2
)

	)

755 
	#GPIO3_CLR
 
	`GPIO_CLR
(
GPIO3
)

	)

756 
	#GPIO4_CLR
 
	`GPIO_CLR
(
GPIO4
)

	)

757 
	#GPIO5_CLR
 
	`GPIO_CLR
(
GPIO5
)

	)

758 
	#GPIO6_CLR
 
	`GPIO_CLR
(
GPIO6
)

	)

759 
	#GPIO7_CLR
 
	`GPIO_CLR
(
GPIO7
)

	)

762 
	#GPIO_NOT
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x300)

	)

763 
	#GPIO0_NOT
 
	`GPIO_NOT
(
GPIO0
)

	)

764 
	#GPIO1_NOT
 
	`GPIO_NOT
(
GPIO1
)

	)

765 
	#GPIO2_NOT
 
	`GPIO_NOT
(
GPIO2
)

	)

766 
	#GPIO3_NOT
 
	`GPIO_NOT
(
GPIO3
)

	)

767 
	#GPIO4_NOT
 
	`GPIO_NOT
(
GPIO4
)

	)

768 
	#GPIO5_NOT
 
	`GPIO_NOT
(
GPIO5
)

	)

769 
	#GPIO6_NOT
 
	`GPIO_NOT
(
GPIO6
)

	)

770 
	#GPIO7_NOT
 
	`GPIO_NOT
(
GPIO7
)

	)

774 
BEGIN_DECLS


776 
gpio_£t
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
);

777 
gpio_˛ór
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
);

778 
gpio_toggÀ
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
);

780 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/lpc43xx/i2c.h

34 #i‚de‡
LPC43XX_I2C_H


35 
	#LPC43XX_I2C_H


	)

39 
	~<lib›ícm3/cm3/comm⁄.h
>

40 
	~<lib›ícm3/Õc43xx/mem‹ym≠.h
>

45 
	#I2C0
 
I2C0_BASE


	)

46 
	#I2C1
 
I2C1_BASE


	)

51 
	#I2C_CONSET
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x000)

	)

52 
	#I2C0_CONSET
 
	`I2C_CONSET
(
I2C0
)

	)

53 
	#I2C1_CONSET
 
	`I2C_CONSET
(
I2C1
)

	)

56 
	#I2C_STAT
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x004)

	)

57 
	#I2C0_STAT
 
	`I2C_STAT
(
I2C0
)

	)

58 
	#I2C1_STAT
 
	`I2C_STAT
(
I2C1
)

	)

61 
	#I2C_DAT
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x008)

	)

62 
	#I2C0_DAT
 
	`I2C_DAT
(
I2C0
)

	)

63 
	#I2C1_DAT
 
	`I2C_DAT
(
I2C1
)

	)

66 
	#I2C_ADR0
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00C)

	)

67 
	#I2C0_ADR0
 
	`I2C_ADR0
(
I2C0
)

	)

68 
	#I2C1_ADR0
 
	`I2C_ADR0
(
I2C1
)

	)

71 
	#I2C_SCLH
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x010)

	)

72 
	#I2C0_SCLH
 
	`I2C_SCLH
(
I2C0
)

	)

73 
	#I2C1_SCLH
 
	`I2C_SCLH
(
I2C1
)

	)

76 
	#I2C_SCLL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x014)

	)

77 
	#I2C0_SCLL
 
	`I2C_SCLL
(
I2C0
)

	)

78 
	#I2C1_SCLL
 
	`I2C_SCLL
(
I2C1
)

	)

81 
	#I2C_CONCLR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x018)

	)

82 
	#I2C0_CONCLR
 
	`I2C_CONCLR
(
I2C0
)

	)

83 
	#I2C1_CONCLR
 
	`I2C_CONCLR
(
I2C1
)

	)

86 
	#I2C_MMCTRL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x01C)

	)

87 
	#I2C0_MMCTRL
 
	`I2C_MMCTRL
(
I2C0
)

	)

88 
	#I2C1_MMCTRL
 
	`I2C_MMCTRL
(
I2C1
)

	)

91 
	#I2C_ADR1
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x020)

	)

92 
	#I2C0_ADR1
 
	`I2C_ADR1
(
I2C0
)

	)

93 
	#I2C1_ADR1
 
	`I2C_ADR1
(
I2C1
)

	)

96 
	#I2C_ADR2
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x024)

	)

97 
	#I2C0_ADR2
 
	`I2C_ADR2
(
I2C0
)

	)

98 
	#I2C1_ADR2
 
	`I2C_ADR2
(
I2C1
)

	)

101 
	#I2C_ADR3
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x028)

	)

102 
	#I2C0_ADR3
 
	`I2C_ADR3
(
I2C0
)

	)

103 
	#I2C1_ADR3
 
	`I2C_ADR3
(
I2C1
)

	)

106 
	#I2C_DATA_BUFFER
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x02C)

	)

107 
	#I2C0_DATA_BUFFER
 
	`I2C_DATA_BUFFER
(
I2C0
)

	)

108 
	#I2C1_DATA_BUFFER
 
	`I2C_DATA_BUFFER
(
I2C1
)

	)

111 
	#I2C_MASK0
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x030)

	)

112 
	#I2C0_MASK0
 
	`I2C_MASK0
(
I2C0
)

	)

113 
	#I2C1_MASK0
 
	`I2C_MASK0
(
I2C1
)

	)

116 
	#I2C_MASK1
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x034)

	)

117 
	#I2C0_MASK1
 
	`I2C_MASK1
(
I2C0
)

	)

118 
	#I2C1_MASK1
 
	`I2C_MASK1
(
I2C1
)

	)

121 
	#I2C_MASK2
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x038)

	)

122 
	#I2C0_MASK2
 
	`I2C_MASK2
(
I2C0
)

	)

123 
	#I2C1_MASK2
 
	`I2C_MASK2
(
I2C1
)

	)

126 
	#I2C_MASK3
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x03C)

	)

127 
	#I2C0_MASK3
 
	`I2C_MASK3
(
I2C0
)

	)

128 
	#I2C1_MASK3
 
	`I2C_MASK3
(
I2C1
)

	)

132 
	#I2C_CONCLR_AAC
 (1 << 2Ë

	)

133 
	#I2C_CONCLR_SIC
 (1 << 3Ë

	)

134 
	#I2C_CONCLR_STAC
 (1 << 5Ë

	)

135 
	#I2C_CONCLR_I2ENC
 (1 << 6Ë

	)

139 
	#I2C_CONSET_AA
 (1 << 2Ë

	)

140 
	#I2C_CONSET_SI
 (1 << 3Ë

	)

141 
	#I2C_CONSET_STO
 (1 << 4Ë

	)

142 
	#I2C_CONSET_STA
 (1 << 5Ë

	)

143 
	#I2C_CONSET_I2EN
 (1 << 6Ë

	)

147 
	#I2C_WRITE
 0

	)

148 
	#I2C_READ
 1

	)

152 
BEGIN_DECLS


154 
i2c0_öô
(c⁄° 
uöt16_t
 
duty_cy˛e_cou¡
);

155 
i2c0_tx_°¨t
();

156 
i2c0_tx_byã
(
uöt8_t
 
byã
);

157 
uöt8_t
 
i2c0_rx_byã
();

158 
i2c0_°›
();

160 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/lpc43xx/i2s.h

34 #i‚de‡
LPC43XX_I2S_H


35 
	#LPC43XX_I2S_H


	)

39 
	~<lib›ícm3/cm3/comm⁄.h
>

40 
	~<lib›ícm3/Õc43xx/mem‹ym≠.h
>

45 
	#I2S0
 
I2S0_BASE


	)

46 
	#I2S1
 
I2S1_BASE


	)

51 
	#I2S_DAO
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x000)

	)

52 
	#I2S0_DAO
 
	`I2S_DAO
(
I2S0
)

	)

53 
	#I2S1_DAO
 
	`I2S_DAO
(
I2S1
)

	)

56 
	#I2S_DAI
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x004)

	)

57 
	#I2S0_DAI
 
	`I2S_DAI
(
I2S0
)

	)

58 
	#I2S1_DAI
 
	`I2S_DAI
(
I2S1
)

	)

61 
	#I2S_TXFIFO
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x008)

	)

62 
	#I2S0_TXFIFO
 
	`I2S_TXFIFO
(
I2S0
)

	)

63 
	#I2S1_TXFIFO
 
	`I2S_TXFIFO
(
I2S1
)

	)

66 
	#I2S_RXFIFO
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00C)

	)

67 
	#I2S0_RXFIFO
 
	`I2S_RXFIFO
(
I2S0
)

	)

68 
	#I2S1_RXFIFO
 
	`I2S_RXFIFO
(
I2S1
)

	)

71 
	#I2S_STATE
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x010)

	)

72 
	#I2S0_STATE
 
	`I2S_STATE
(
I2S0
)

	)

73 
	#I2S1_STATE
 
	`I2S_STATE
(
I2S1
)

	)

76 
	#I2S_DMA1
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x014)

	)

77 
	#I2S0_DMA1
 
	`I2S_DMA1
(
I2S0
)

	)

78 
	#I2S1_DMA1
 
	`I2S_DMA1
(
I2S1
)

	)

81 
	#I2S_DMA2
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x018)

	)

82 
	#I2S0_DMA2
 
	`I2S_DMA2
(
I2S0
)

	)

83 
	#I2S1_DMA2
 
	`I2S_DMA2
(
I2S1
)

	)

86 
	#I2S_IRQ
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x01C)

	)

87 
	#I2S0_IRQ
 
	`I2S_IRQ
(
I2S0
)

	)

88 
	#I2S1_IRQ
 
	`I2S_IRQ
(
I2S1
)

	)

91 
	#I2S_TXRATE
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x020)

	)

92 
	#I2S0_TXRATE
 
	`I2S_TXRATE
(
I2S0
)

	)

93 
	#I2S1_TXRATE
 
	`I2S_TXRATE
(
I2S1
)

	)

96 
	#I2S_RXRATE
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x024)

	)

97 
	#I2S0_RXRATE
 
	`I2S_RXRATE
(
I2S0
)

	)

98 
	#I2S1_RXRATE
 
	`I2S_RXRATE
(
I2S1
)

	)

101 
	#I2S_TXBITRATE
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x028)

	)

102 
	#I2S0_TXBITRATE
 
	`I2S_TXBITRATE
(
I2S0
)

	)

103 
	#I2S1_TXBITRATE
 
	`I2S_TXBITRATE
(
I2S1
)

	)

106 
	#I2S_RXBITRATE
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x02C)

	)

107 
	#I2S0_RXBITRATE
 
	`I2S_RXBITRATE
(
I2S0
)

	)

108 
	#I2S1_RXBITRATE
 
	`I2S_RXBITRATE
(
I2S1
)

	)

111 
	#I2S_TXMODE
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x030)

	)

112 
	#I2S0_TXMODE
 
	`I2S_TXMODE
(
I2S0
)

	)

113 
	#I2S1_TXMODE
 
	`I2S_TXMODE
(
I2S1
)

	)

116 
	#I2S_RXMODE
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x034)

	)

117 
	#I2S0_RXMODE
 
	`I2S_RXMODE
(
I2S0
)

	)

118 
	#I2S1_RXMODE
 
	`I2S_RXMODE
(
I2S1
)

	)

	@lib/libopencm3/include/libopencm3/lpc43xx/ipc.h

20 #i‚de‡
LPC43XX_IPC_H


21 
	#LPC43XX_IPC_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

24 
	~<lib›ícm3/Õc43xx/mem‹ym≠.h
>

26 
ùc_hÆt_m0
();

28 
ùc_°¨t_m0
(
uöt32_t
 
cm0_ba£addr
);

	@lib/libopencm3/include/libopencm3/lpc43xx/memorymap.h

21 #i‚de‡
LPC43XX_MEMORYMAP_H


22 
	#LPC43XX_MEMORYMAP_H


	)

24 
	~<lib›ícm3/cm3/comm⁄.h
>

29 
	#PERIPH_BASE_AHB
 (0x40000000U)

	)

30 
	#PERIPH_BASE_APB0
 (0x40080000U)

	)

31 
	#PERIPH_BASE_APB1
 (0x400A0000U)

	)

32 
	#PERIPH_BASE_APB2
 (0x400C0000U)

	)

33 
	#PERIPH_BASE_APB3
 (0x400E0000U)

	)

38 
	#SCT_BASE
 (
PERIPH_BASE_AHB
 + 0x00000)

	)

40 
	#GPDMA_BASE
 (
PERIPH_BASE_AHB
 + 0x02000)

	)

41 
	#SPIFI_BASE
 (
PERIPH_BASE_AHB
 + 0x03000)

	)

42 
	#SDIO_BASE
 (
PERIPH_BASE_AHB
 + 0x04000)

	)

43 
	#EMC_BASE
 (
PERIPH_BASE_AHB
 + 0x05000)

	)

44 
	#USB0_BASE
 (
PERIPH_BASE_AHB
 + 0x06000)

	)

45 
	#USB1_BASE
 (
PERIPH_BASE_AHB
 + 0x07000)

	)

46 
	#LCD_BASE
 (
PERIPH_BASE_AHB
 + 0x08000)

	)

48 
	#ETHERNET_BASE
 (
PERIPH_BASE_AHB
 + 0x10000)

	)

53 
	#ATIMER_BASE
 (0x40040000U)

	)

54 
	#BACKUP_REG_BASE
 (0x40041000U)

	)

55 
	#PMC_BASE
 (0x40042000U)

	)

56 
	#CREG_BASE
 (0x40043000U)

	)

57 
	#EVENTROUTER_BASE
 (0x40044000U)

	)

58 
	#OTP_BASE
 (0x40045000U)

	)

59 
	#RTC_BASE
 (0x40046000U)

	)

63 
	#CGU_BASE
 (0x40050000U)

	)

64 
	#CCU1_BASE
 (0x40051000U)

	)

65 
	#CCU2_BASE
 (0x40052000U)

	)

66 
	#RGU_BASE
 (0x40053000U)

	)

72 
	#WWDT_BASE
 (
PERIPH_BASE_APB0
 + 0x00000)

	)

73 
	#USART0_BASE
 (
PERIPH_BASE_APB0
 + 0x01000)

	)

74 
	#UART1_BASE
 (
PERIPH_BASE_APB0
 + 0x02000)

	)

75 
	#SSP0_BASE
 (
PERIPH_BASE_APB0
 + 0x03000)

	)

76 
	#TIMER0_BASE
 (
PERIPH_BASE_APB0
 + 0x04000)

	)

77 
	#TIMER1_BASE
 (
PERIPH_BASE_APB0
 + 0x05000)

	)

78 
	#SCU_BASE
 (
PERIPH_BASE_APB0
 + 0x06000)

	)

79 
	#GPIO_PIN_INTERRUPT_BASE
 (
PERIPH_BASE_APB0
 + 0x07000)

	)

80 
	#GPIO_GROUP0_INTERRUPT_BASE
 (
PERIPH_BASE_APB0
 + 0x08000)

	)

81 
	#GPIO_GROUP1_INTERRUPT_BASE
 (
PERIPH_BASE_APB0
 + 0x09000)

	)

87 
	#MCPWM_BASE
 (
PERIPH_BASE_APB1
 + 0x00000)

	)

88 
	#I2C0_BASE
 (
PERIPH_BASE_APB1
 + 0x01000)

	)

89 
	#I2S0_BASE
 (
PERIPH_BASE_APB1
 + 0x02000)

	)

90 
	#I2S1_BASE
 (
PERIPH_BASE_APB1
 + 0x03000)

	)

91 
	#C_CCAN1_BASE
 (
PERIPH_BASE_APB1
 + 0x04000)

	)

97 
	#RITIMER_BASE
 (
PERIPH_BASE_APB2
 + 0x00000)

	)

98 
	#USART2_BASE
 (
PERIPH_BASE_APB2
 + 0x01000)

	)

99 
	#USART3_BASE
 (
PERIPH_BASE_APB2
 + 0x02000)

	)

100 
	#TIMER2_BASE
 (
PERIPH_BASE_APB2
 + 0x03000)

	)

101 
	#TIMER3_BASE
 (
PERIPH_BASE_APB2
 + 0x04000)

	)

102 
	#SSP1_BASE
 (
PERIPH_BASE_APB2
 + 0x05000)

	)

103 
	#QEI_BASE
 (
PERIPH_BASE_APB2
 + 0x06000)

	)

104 
	#GIMA_BASE
 (
PERIPH_BASE_APB2
 + 0x07000)

	)

110 
	#I2C1_BASE
 (
PERIPH_BASE_APB3
 + 0x00000)

	)

111 
	#DAC_BASE
 (
PERIPH_BASE_APB3
 + 0x01000)

	)

112 
	#C_CAN0_BASE
 (
PERIPH_BASE_APB3
 + 0x02000)

	)

113 
	#ADC0_BASE
 (
PERIPH_BASE_APB3
 + 0x03000)

	)

114 
	#ADC1_BASE
 (
PERIPH_BASE_APB3
 + 0x04000)

	)

119 
	#AES_BASE
 (0x400F1000U)

	)

123 
	#GPIO_PORT_BASE
 (0x400F4000U)

	)

127 
	#SPI_PORT_BASE
 (0x40100000U)

	)

128 
	#SGPIO_PORT_BASE
 (0x40101000U)

	)

	@lib/libopencm3/include/libopencm3/lpc43xx/rgu.h

34 #i‚de‡
LPC43XX_RGU_H


35 
	#LPC43XX_RGU_H


	)

39 
	~<lib›ícm3/cm3/comm⁄.h
>

40 
	~<lib›ícm3/Õc43xx/mem‹ym≠.h
>

45 
	#RESET_CTRL0
 
	`MMIO32
(
RGU_BASE
 + 0x100)

	)

48 
	#RESET_CTRL1
 
	`MMIO32
(
RGU_BASE
 + 0x104)

	)

51 
	#RESET_STATUS0
 
	`MMIO32
(
RGU_BASE
 + 0x110)

	)

54 
	#RESET_STATUS1
 
	`MMIO32
(
RGU_BASE
 + 0x114)

	)

57 
	#RESET_STATUS2
 
	`MMIO32
(
RGU_BASE
 + 0x118)

	)

60 
	#RESET_STATUS3
 
	`MMIO32
(
RGU_BASE
 + 0x11C)

	)

63 
	#RESET_ACTIVE_STATUS0
 
	`MMIO32
(
RGU_BASE
 + 0x150)

	)

66 
	#RESET_ACTIVE_STATUS1
 
	`MMIO32
(
RGU_BASE
 + 0x154)

	)

69 
	#RESET_EXT_STAT0
 
	`MMIO32
(
RGU_BASE
 + 0x400)

	)

72 
	#RESET_EXT_STAT1
 
	`MMIO32
(
RGU_BASE
 + 0x404)

	)

75 
	#RESET_EXT_STAT2
 
	`MMIO32
(
RGU_BASE
 + 0x408)

	)

78 
	#RESET_EXT_STAT3
 
	`MMIO32
(
RGU_BASE
 + 0x40C)

	)

81 
	#RESET_EXT_STAT4
 
	`MMIO32
(
RGU_BASE
 + 0x410)

	)

84 
	#RESET_EXT_STAT5
 
	`MMIO32
(
RGU_BASE
 + 0x414)

	)

87 
	#RESET_EXT_STAT6
 
	`MMIO32
(
RGU_BASE
 + 0x418)

	)

90 
	#RESET_EXT_STAT7
 
	`MMIO32
(
RGU_BASE
 + 0x41C)

	)

93 
	#RESET_EXT_STAT8
 
	`MMIO32
(
RGU_BASE
 + 0x420)

	)

96 
	#RESET_EXT_STAT9
 
	`MMIO32
(
RGU_BASE
 + 0x424)

	)

99 
	#RESET_EXT_STAT10
 
	`MMIO32
(
RGU_BASE
 + 0x428)

	)

102 
	#RESET_EXT_STAT11
 
	`MMIO32
(
RGU_BASE
 + 0x42C)

	)

105 
	#RESET_EXT_STAT12
 
	`MMIO32
(
RGU_BASE
 + 0x430)

	)

108 
	#RESET_EXT_STAT13
 
	`MMIO32
(
RGU_BASE
 + 0x434)

	)

111 
	#RESET_EXT_STAT14
 
	`MMIO32
(
RGU_BASE
 + 0x438)

	)

114 
	#RESET_EXT_STAT15
 
	`MMIO32
(
RGU_BASE
 + 0x43C)

	)

117 
	#RESET_EXT_STAT16
 
	`MMIO32
(
RGU_BASE
 + 0x440)

	)

120 
	#RESET_EXT_STAT17
 
	`MMIO32
(
RGU_BASE
 + 0x444)

	)

123 
	#RESET_EXT_STAT18
 
	`MMIO32
(
RGU_BASE
 + 0x448)

	)

126 
	#RESET_EXT_STAT19
 
	`MMIO32
(
RGU_BASE
 + 0x44C)

	)

129 
	#RESET_EXT_STAT20
 
	`MMIO32
(
RGU_BASE
 + 0x450)

	)

132 
	#RESET_EXT_STAT21
 
	`MMIO32
(
RGU_BASE
 + 0x454)

	)

135 
	#RESET_EXT_STAT22
 
	`MMIO32
(
RGU_BASE
 + 0x458)

	)

138 
	#RESET_EXT_STAT23
 
	`MMIO32
(
RGU_BASE
 + 0x45C)

	)

141 
	#RESET_EXT_STAT24
 
	`MMIO32
(
RGU_BASE
 + 0x460)

	)

144 
	#RESET_EXT_STAT25
 
	`MMIO32
(
RGU_BASE
 + 0x464)

	)

147 
	#RESET_EXT_STAT26
 
	`MMIO32
(
RGU_BASE
 + 0x468)

	)

150 
	#RESET_EXT_STAT27
 
	`MMIO32
(
RGU_BASE
 + 0x46C)

	)

153 
	#RESET_EXT_STAT28
 
	`MMIO32
(
RGU_BASE
 + 0x470)

	)

156 
	#RESET_EXT_STAT29
 
	`MMIO32
(
RGU_BASE
 + 0x474)

	)

159 
	#RESET_EXT_STAT30
 
	`MMIO32
(
RGU_BASE
 + 0x478)

	)

162 
	#RESET_EXT_STAT31
 
	`MMIO32
(
RGU_BASE
 + 0x47C)

	)

165 
	#RESET_EXT_STAT32
 
	`MMIO32
(
RGU_BASE
 + 0x480)

	)

168 
	#RESET_EXT_STAT33
 
	`MMIO32
(
RGU_BASE
 + 0x484)

	)

171 
	#RESET_EXT_STAT34
 
	`MMIO32
(
RGU_BASE
 + 0x488)

	)

174 
	#RESET_EXT_STAT35
 
	`MMIO32
(
RGU_BASE
 + 0x48C)

	)

177 
	#RESET_EXT_STAT36
 
	`MMIO32
(
RGU_BASE
 + 0x490)

	)

180 
	#RESET_EXT_STAT37
 
	`MMIO32
(
RGU_BASE
 + 0x494)

	)

183 
	#RESET_EXT_STAT38
 
	`MMIO32
(
RGU_BASE
 + 0x498)

	)

186 
	#RESET_EXT_STAT39
 
	`MMIO32
(
RGU_BASE
 + 0x49C)

	)

189 
	#RESET_EXT_STAT40
 
	`MMIO32
(
RGU_BASE
 + 0x4A0)

	)

192 
	#RESET_EXT_STAT41
 
	`MMIO32
(
RGU_BASE
 + 0x4A4)

	)

195 
	#RESET_EXT_STAT42
 
	`MMIO32
(
RGU_BASE
 + 0x4A8)

	)

198 
	#RESET_EXT_STAT43
 
	`MMIO32
(
RGU_BASE
 + 0x4AC)

	)

201 
	#RESET_EXT_STAT44
 
	`MMIO32
(
RGU_BASE
 + 0x4B0)

	)

204 
	#RESET_EXT_STAT45
 
	`MMIO32
(
RGU_BASE
 + 0x4B4)

	)

207 
	#RESET_EXT_STAT46
 
	`MMIO32
(
RGU_BASE
 + 0x4B8)

	)

210 
	#RESET_EXT_STAT47
 
	`MMIO32
(
RGU_BASE
 + 0x4BC)

	)

213 
	#RESET_EXT_STAT48
 
	`MMIO32
(
RGU_BASE
 + 0x4C0)

	)

216 
	#RESET_EXT_STAT49
 
	`MMIO32
(
RGU_BASE
 + 0x4C4)

	)

219 
	#RESET_EXT_STAT50
 
	`MMIO32
(
RGU_BASE
 + 0x4C8)

	)

222 
	#RESET_EXT_STAT51
 
	`MMIO32
(
RGU_BASE
 + 0x4CC)

	)

225 
	#RESET_EXT_STAT52
 
	`MMIO32
(
RGU_BASE
 + 0x4D0)

	)

228 
	#RESET_EXT_STAT53
 
	`MMIO32
(
RGU_BASE
 + 0x4D4)

	)

231 
	#RESET_EXT_STAT54
 
	`MMIO32
(
RGU_BASE
 + 0x4D8)

	)

234 
	#RESET_EXT_STAT55
 
	`MMIO32
(
RGU_BASE
 + 0x4DC)

	)

237 
	#RESET_EXT_STAT56
 
	`MMIO32
(
RGU_BASE
 + 0x4E0)

	)

240 
	#RESET_EXT_STAT57
 
	`MMIO32
(
RGU_BASE
 + 0x4E4)

	)

243 
	#RESET_EXT_STAT58
 
	`MMIO32
(
RGU_BASE
 + 0x4E8)

	)

246 
	#RESET_EXT_STAT59
 
	`MMIO32
(
RGU_BASE
 + 0x4EC)

	)

249 
	#RESET_EXT_STAT60
 
	`MMIO32
(
RGU_BASE
 + 0x4F0)

	)

252 
	#RESET_EXT_STAT61
 
	`MMIO32
(
RGU_BASE
 + 0x4F4)

	)

255 
	#RESET_EXT_STAT62
 
	`MMIO32
(
RGU_BASE
 + 0x4F8)

	)

258 
	#RESET_EXT_STAT63
 
	`MMIO32
(
RGU_BASE
 + 0x4FC)

	)

263 
	#RESET_CTRL0_CORE_RST_SHIFT
 (0)

	)

264 
	#RESET_CTRL0_CORE_RST
 (1 << 
RESET_CTRL0_CORE_RST_SHIFT
)

	)

267 
	#RESET_CTRL0_PERIPH_RST_SHIFT
 (1)

	)

268 
	#RESET_CTRL0_PERIPH_RST
 (1 << 
RESET_CTRL0_PERIPH_RST_SHIFT
)

	)

271 
	#RESET_CTRL0_MASTER_RST_SHIFT
 (2)

	)

272 
	#RESET_CTRL0_MASTER_RST
 (1 << 
RESET_CTRL0_MASTER_RST_SHIFT
)

	)

275 
	#RESET_CTRL0_WWDT_RST_SHIFT
 (4)

	)

276 
	#RESET_CTRL0_WWDT_RST
 (1 << 
RESET_CTRL0_WWDT_RST_SHIFT
)

	)

279 
	#RESET_CTRL0_CREG_RST_SHIFT
 (5)

	)

280 
	#RESET_CTRL0_CREG_RST
 (1 << 
RESET_CTRL0_CREG_RST_SHIFT
)

	)

283 
	#RESET_CTRL0_BUS_RST_SHIFT
 (8)

	)

284 
	#RESET_CTRL0_BUS_RST
 (1 << 
RESET_CTRL0_BUS_RST_SHIFT
)

	)

287 
	#RESET_CTRL0_SCU_RST_SHIFT
 (9)

	)

288 
	#RESET_CTRL0_SCU_RST
 (1 << 
RESET_CTRL0_SCU_RST_SHIFT
)

	)

291 
	#RESET_CTRL0_M4_RST_SHIFT
 (13)

	)

292 
	#RESET_CTRL0_M4_RST
 (1 << 
RESET_CTRL0_M4_RST_SHIFT
)

	)

295 
	#RESET_CTRL0_LCD_RST_SHIFT
 (16)

	)

296 
	#RESET_CTRL0_LCD_RST
 (1 << 
RESET_CTRL0_LCD_RST_SHIFT
)

	)

299 
	#RESET_CTRL0_USB0_RST_SHIFT
 (17)

	)

300 
	#RESET_CTRL0_USB0_RST
 (1 << 
RESET_CTRL0_USB0_RST_SHIFT
)

	)

303 
	#RESET_CTRL0_USB1_RST_SHIFT
 (18)

	)

304 
	#RESET_CTRL0_USB1_RST
 (1 << 
RESET_CTRL0_USB1_RST_SHIFT
)

	)

307 
	#RESET_CTRL0_DMA_RST_SHIFT
 (19)

	)

308 
	#RESET_CTRL0_DMA_RST
 (1 << 
RESET_CTRL0_DMA_RST_SHIFT
)

	)

311 
	#RESET_CTRL0_SDIO_RST_SHIFT
 (20)

	)

312 
	#RESET_CTRL0_SDIO_RST
 (1 << 
RESET_CTRL0_SDIO_RST_SHIFT
)

	)

315 
	#RESET_CTRL0_EMC_RST_SHIFT
 (21)

	)

316 
	#RESET_CTRL0_EMC_RST
 (1 << 
RESET_CTRL0_EMC_RST_SHIFT
)

	)

319 
	#RESET_CTRL0_ETHERNET_RST_SHIFT
 (22)

	)

320 
	#RESET_CTRL0_ETHERNET_RST
 (1 << 
RESET_CTRL0_ETHERNET_RST_SHIFT
)

	)

323 
	#RESET_CTRL0_FLASHA_RST_SHIFT
 (25)

	)

324 
	#RESET_CTRL0_FLASHA_RST
 (1 << 
RESET_CTRL0_FLASHA_RST_SHIFT
)

	)

327 
	#RESET_CTRL0_EEPROM_RST_SHIFT
 (27)

	)

328 
	#RESET_CTRL0_EEPROM_RST
 (1 << 
RESET_CTRL0_EEPROM_RST_SHIFT
)

	)

331 
	#RESET_CTRL0_GPIO_RST_SHIFT
 (28)

	)

332 
	#RESET_CTRL0_GPIO_RST
 (1 << 
RESET_CTRL0_GPIO_RST_SHIFT
)

	)

335 
	#RESET_CTRL0_FLASHB_RST_SHIFT
 (29)

	)

336 
	#RESET_CTRL0_FLASHB_RST
 (1 << 
RESET_CTRL0_FLASHB_RST_SHIFT
)

	)

341 
	#RESET_CTRL1_TIMER0_RST_SHIFT
 (0)

	)

342 
	#RESET_CTRL1_TIMER0_RST
 (1 << 
RESET_CTRL1_TIMER0_RST_SHIFT
)

	)

345 
	#RESET_CTRL1_TIMER1_RST_SHIFT
 (1)

	)

346 
	#RESET_CTRL1_TIMER1_RST
 (1 << 
RESET_CTRL1_TIMER1_RST_SHIFT
)

	)

349 
	#RESET_CTRL1_TIMER2_RST_SHIFT
 (2)

	)

350 
	#RESET_CTRL1_TIMER2_RST
 (1 << 
RESET_CTRL1_TIMER2_RST_SHIFT
)

	)

353 
	#RESET_CTRL1_TIMER3_RST_SHIFT
 (3)

	)

354 
	#RESET_CTRL1_TIMER3_RST
 (1 << 
RESET_CTRL1_TIMER3_RST_SHIFT
)

	)

357 
	#RESET_CTRL1_RTIMER_RST_SHIFT
 (4)

	)

358 
	#RESET_CTRL1_RTIMER_RST
 (1 << 
RESET_CTRL1_RTIMER_RST_SHIFT
)

	)

361 
	#RESET_CTRL1_SCT_RST_SHIFT
 (5)

	)

362 
	#RESET_CTRL1_SCT_RST
 (1 << 
RESET_CTRL1_SCT_RST_SHIFT
)

	)

365 
	#RESET_CTRL1_MOTOCONPWM_RST_SHIFT
 (6)

	)

366 
	#RESET_CTRL1_MOTOCONPWM_RST
 (1 << 
RESET_CTRL1_MOTOCONPWM_RST_SHIFT
)

	)

369 
	#RESET_CTRL1_QEI_RST_SHIFT
 (7)

	)

370 
	#RESET_CTRL1_QEI_RST
 (1 << 
RESET_CTRL1_QEI_RST_SHIFT
)

	)

373 
	#RESET_CTRL1_ADC0_RST_SHIFT
 (8)

	)

374 
	#RESET_CTRL1_ADC0_RST
 (1 << 
RESET_CTRL1_ADC0_RST_SHIFT
)

	)

377 
	#RESET_CTRL1_ADC1_RST_SHIFT
 (9)

	)

378 
	#RESET_CTRL1_ADC1_RST
 (1 << 
RESET_CTRL1_ADC1_RST_SHIFT
)

	)

381 
	#RESET_CTRL1_DAC_RST_SHIFT
 (10)

	)

382 
	#RESET_CTRL1_DAC_RST
 (1 << 
RESET_CTRL1_DAC_RST_SHIFT
)

	)

385 
	#RESET_CTRL1_UART0_RST_SHIFT
 (12)

	)

386 
	#RESET_CTRL1_UART0_RST
 (1 << 
RESET_CTRL1_UART0_RST_SHIFT
)

	)

389 
	#RESET_CTRL1_UART1_RST_SHIFT
 (13)

	)

390 
	#RESET_CTRL1_UART1_RST
 (1 << 
RESET_CTRL1_UART1_RST_SHIFT
)

	)

393 
	#RESET_CTRL1_UART2_RST_SHIFT
 (14)

	)

394 
	#RESET_CTRL1_UART2_RST
 (1 << 
RESET_CTRL1_UART2_RST_SHIFT
)

	)

397 
	#RESET_CTRL1_UART3_RST_SHIFT
 (15)

	)

398 
	#RESET_CTRL1_UART3_RST
 (1 << 
RESET_CTRL1_UART3_RST_SHIFT
)

	)

401 
	#RESET_CTRL1_I2C0_RST_SHIFT
 (16)

	)

402 
	#RESET_CTRL1_I2C0_RST
 (1 << 
RESET_CTRL1_I2C0_RST_SHIFT
)

	)

405 
	#RESET_CTRL1_I2C1_RST_SHIFT
 (17)

	)

406 
	#RESET_CTRL1_I2C1_RST
 (1 << 
RESET_CTRL1_I2C1_RST_SHIFT
)

	)

409 
	#RESET_CTRL1_SSP0_RST_SHIFT
 (18)

	)

410 
	#RESET_CTRL1_SSP0_RST
 (1 << 
RESET_CTRL1_SSP0_RST_SHIFT
)

	)

413 
	#RESET_CTRL1_SSP1_RST_SHIFT
 (19)

	)

414 
	#RESET_CTRL1_SSP1_RST
 (1 << 
RESET_CTRL1_SSP1_RST_SHIFT
)

	)

417 
	#RESET_CTRL1_I2S_RST_SHIFT
 (20)

	)

418 
	#RESET_CTRL1_I2S_RST
 (1 << 
RESET_CTRL1_I2S_RST_SHIFT
)

	)

421 
	#RESET_CTRL1_SPIFI_RST_SHIFT
 (21)

	)

422 
	#RESET_CTRL1_SPIFI_RST
 (1 << 
RESET_CTRL1_SPIFI_RST_SHIFT
)

	)

425 
	#RESET_CTRL1_CAN1_RST_SHIFT
 (22)

	)

426 
	#RESET_CTRL1_CAN1_RST
 (1 << 
RESET_CTRL1_CAN1_RST_SHIFT
)

	)

429 
	#RESET_CTRL1_CAN0_RST_SHIFT
 (23)

	)

430 
	#RESET_CTRL1_CAN0_RST
 (1 << 
RESET_CTRL1_CAN0_RST_SHIFT
)

	)

433 
	#RESET_CTRL1_M0APP_RST_SHIFT
 (24)

	)

434 
	#RESET_CTRL1_M0APP_RST
 (1 << 
RESET_CTRL1_M0APP_RST_SHIFT
)

	)

437 
	#RESET_CTRL1_SGPIO_RST_SHIFT
 (25)

	)

438 
	#RESET_CTRL1_SGPIO_RST
 (1 << 
RESET_CTRL1_SGPIO_RST_SHIFT
)

	)

441 
	#RESET_CTRL1_SPI_RST_SHIFT
 (26)

	)

442 
	#RESET_CTRL1_SPI_RST
 (1 << 
RESET_CTRL1_SPI_RST_SHIFT
)

	)

447 
	#RESET_STATUS0_CORE_RST_SHIFT
 (0)

	)

448 
	#RESET_STATUS0_CORE_RST_MASK
 (0x3 << 
RESET_STATUS0_CORE_RST_SHIFT
)

	)

449 
	#RESET_STATUS0_CORE_RST
(
x
Ë((xË<< 
RESET_STATUS0_CORE_RST_SHIFT
)

	)

452 
	#RESET_STATUS0_PERIPH_RST_SHIFT
 (2)

	)

453 
	#RESET_STATUS0_PERIPH_RST_MASK
 (0x3 << 
RESET_STATUS0_PERIPH_RST_SHIFT
)

	)

454 
	#RESET_STATUS0_PERIPH_RST
(
x
Ë((xË<< 
RESET_STATUS0_PERIPH_RST_SHIFT
)

	)

457 
	#RESET_STATUS0_MASTER_RST_SHIFT
 (4)

	)

458 
	#RESET_STATUS0_MASTER_RST_MASK
 (0x3 << 
RESET_STATUS0_MASTER_RST_SHIFT
)

	)

459 
	#RESET_STATUS0_MASTER_RST
(
x
Ë((xË<< 
RESET_STATUS0_MASTER_RST_SHIFT
)

	)

462 
	#RESET_STATUS0_WWDT_RST_SHIFT
 (8)

	)

463 
	#RESET_STATUS0_WWDT_RST_MASK
 (0x3 << 
RESET_STATUS0_WWDT_RST_SHIFT
)

	)

464 
	#RESET_STATUS0_WWDT_RST
(
x
Ë((xË<< 
RESET_STATUS0_WWDT_RST_SHIFT
)

	)

467 
	#RESET_STATUS0_CREG_RST_SHIFT
 (10)

	)

468 
	#RESET_STATUS0_CREG_RST_MASK
 (0x3 << 
RESET_STATUS0_CREG_RST_SHIFT
)

	)

469 
	#RESET_STATUS0_CREG_RST
(
x
Ë((xË<< 
RESET_STATUS0_CREG_RST_SHIFT
)

	)

472 
	#RESET_STATUS0_BUS_RST_SHIFT
 (16)

	)

473 
	#RESET_STATUS0_BUS_RST_MASK
 (0x3 << 
RESET_STATUS0_BUS_RST_SHIFT
)

	)

474 
	#RESET_STATUS0_BUS_RST
(
x
Ë((xË<< 
RESET_STATUS0_BUS_RST_SHIFT
)

	)

477 
	#RESET_STATUS0_SCU_RST_SHIFT
 (18)

	)

478 
	#RESET_STATUS0_SCU_RST_MASK
 (0x3 << 
RESET_STATUS0_SCU_RST_SHIFT
)

	)

479 
	#RESET_STATUS0_SCU_RST
(
x
Ë((xË<< 
RESET_STATUS0_SCU_RST_SHIFT
)

	)

482 
	#RESET_STATUS0_M4_RST_SHIFT
 (26)

	)

483 
	#RESET_STATUS0_M4_RST_MASK
 (0x3 << 
RESET_STATUS0_M4_RST_SHIFT
)

	)

484 
	#RESET_STATUS0_M4_RST
(
x
Ë((xË<< 
RESET_STATUS0_M4_RST_SHIFT
)

	)

489 
	#RESET_STATUS1_LCD_RST_SHIFT
 (0)

	)

490 
	#RESET_STATUS1_LCD_RST_MASK
 (0x3 << 
RESET_STATUS1_LCD_RST_SHIFT
)

	)

491 
	#RESET_STATUS1_LCD_RST
(
x
Ë((xË<< 
RESET_STATUS1_LCD_RST_SHIFT
)

	)

494 
	#RESET_STATUS1_USB0_RST_SHIFT
 (2)

	)

495 
	#RESET_STATUS1_USB0_RST_MASK
 (0x3 << 
RESET_STATUS1_USB0_RST_SHIFT
)

	)

496 
	#RESET_STATUS1_USB0_RST
(
x
Ë((xË<< 
RESET_STATUS1_USB0_RST_SHIFT
)

	)

499 
	#RESET_STATUS1_USB1_RST_SHIFT
 (4)

	)

500 
	#RESET_STATUS1_USB1_RST_MASK
 (0x3 << 
RESET_STATUS1_USB1_RST_SHIFT
)

	)

501 
	#RESET_STATUS1_USB1_RST
(
x
Ë((xË<< 
RESET_STATUS1_USB1_RST_SHIFT
)

	)

504 
	#RESET_STATUS1_DMA_RST_SHIFT
 (6)

	)

505 
	#RESET_STATUS1_DMA_RST_MASK
 (0x3 << 
RESET_STATUS1_DMA_RST_SHIFT
)

	)

506 
	#RESET_STATUS1_DMA_RST
(
x
Ë((xË<< 
RESET_STATUS1_DMA_RST_SHIFT
)

	)

509 
	#RESET_STATUS1_SDIO_RST_SHIFT
 (8)

	)

510 
	#RESET_STATUS1_SDIO_RST_MASK
 (0x3 << 
RESET_STATUS1_SDIO_RST_SHIFT
)

	)

511 
	#RESET_STATUS1_SDIO_RST
(
x
Ë((xË<< 
RESET_STATUS1_SDIO_RST_SHIFT
)

	)

514 
	#RESET_STATUS1_EMC_RST_SHIFT
 (10)

	)

515 
	#RESET_STATUS1_EMC_RST_MASK
 (0x3 << 
RESET_STATUS1_EMC_RST_SHIFT
)

	)

516 
	#RESET_STATUS1_EMC_RST
(
x
Ë((xË<< 
RESET_STATUS1_EMC_RST_SHIFT
)

	)

519 
	#RESET_STATUS1_ETHERNET_RST_SHIFT
 (12)

	)

520 
	#RESET_STATUS1_ETHERNET_RST_MASK
 \

521 (0x3 << 
RESET_STATUS1_ETHERNET_RST_SHIFT
)

	)

522 
	#RESET_STATUS1_ETHERNET_RST
(
x
Ë((xË<< 
RESET_STATUS1_ETHERNET_RST_SHIFT
)

	)

525 
	#RESET_STATUS1_FLASHA_RST_SHIFT
 (18)

	)

526 
	#RESET_STATUS1_FLASHA_RST_MASK
 (0x3 << 
RESET_STATUS1_FLASHA_RST_SHIFT
)

	)

527 
	#RESET_STATUS1_FLASHA_RST
(
x
Ë((xË<< 
RESET_STATUS1_FLASHA_RST_SHIFT
)

	)

530 
	#RESET_STATUS1_EEPROM_RST_SHIFT
 (22)

	)

531 
	#RESET_STATUS1_EEPROM_RST_MASK
 (0x3 << 
RESET_STATUS1_EEPROM_RST_SHIFT
)

	)

532 
	#RESET_STATUS1_EEPROM_RST
(
x
Ë((xË<< 
RESET_STATUS1_EEPROM_RST_SHIFT
)

	)

535 
	#RESET_STATUS1_GPIO_RST_SHIFT
 (24)

	)

536 
	#RESET_STATUS1_GPIO_RST_MASK
 (0x3 << 
RESET_STATUS1_GPIO_RST_SHIFT
)

	)

537 
	#RESET_STATUS1_GPIO_RST
(
x
Ë((xË<< 
RESET_STATUS1_GPIO_RST_SHIFT
)

	)

540 
	#RESET_STATUS1_FLASHB_RST_SHIFT
 (26)

	)

541 
	#RESET_STATUS1_FLASHB_RST_MASK
 (0x3 << 
RESET_STATUS1_FLASHB_RST_SHIFT
)

	)

542 
	#RESET_STATUS1_FLASHB_RST
(
x
Ë((xË<< 
RESET_STATUS1_FLASHB_RST_SHIFT
)

	)

547 
	#RESET_STATUS2_TIMER0_RST_SHIFT
 (0)

	)

548 
	#RESET_STATUS2_TIMER0_RST_MASK
 (0x3 << 
RESET_STATUS2_TIMER0_RST_SHIFT
)

	)

549 
	#RESET_STATUS2_TIMER0_RST
(
x
Ë((xË<< 
RESET_STATUS2_TIMER0_RST_SHIFT
)

	)

552 
	#RESET_STATUS2_TIMER1_RST_SHIFT
 (2)

	)

553 
	#RESET_STATUS2_TIMER1_RST_MASK
 (0x3 << 
RESET_STATUS2_TIMER1_RST_SHIFT
)

	)

554 
	#RESET_STATUS2_TIMER1_RST
(
x
Ë((xË<< 
RESET_STATUS2_TIMER1_RST_SHIFT
)

	)

557 
	#RESET_STATUS2_TIMER2_RST_SHIFT
 (4)

	)

558 
	#RESET_STATUS2_TIMER2_RST_MASK
 (0x3 << 
RESET_STATUS2_TIMER2_RST_SHIFT
)

	)

559 
	#RESET_STATUS2_TIMER2_RST
(
x
Ë((xË<< 
RESET_STATUS2_TIMER2_RST_SHIFT
)

	)

562 
	#RESET_STATUS2_TIMER3_RST_SHIFT
 (6)

	)

563 
	#RESET_STATUS2_TIMER3_RST_MASK
 (0x3 << 
RESET_STATUS2_TIMER3_RST_SHIFT
)

	)

564 
	#RESET_STATUS2_TIMER3_RST
(
x
Ë((xË<< 
RESET_STATUS2_TIMER3_RST_SHIFT
)

	)

567 
	#RESET_STATUS2_RITIMER_RST_SHIFT
 (8)

	)

568 
	#RESET_STATUS2_RITIMER_RST_MASK
 (0x3 << 
RESET_STATUS2_RITIMER_RST_SHIFT
)

	)

569 
	#RESET_STATUS2_RITIMER_RST
(
x
Ë((xË<< 
RESET_STATUS2_RITIMER_RST_SHIFT
)

	)

572 
	#RESET_STATUS2_SCT_RST_SHIFT
 (10)

	)

573 
	#RESET_STATUS2_SCT_RST_MASK
 (0x3 << 
RESET_STATUS2_SCT_RST_SHIFT
)

	)

574 
	#RESET_STATUS2_SCT_RST
(
x
Ë((xË<< 
RESET_STATUS2_SCT_RST_SHIFT
)

	)

577 
	#RESET_STATUS2_MOTOCONPWM_RST_SHIFT
 (12)

	)

578 
	#RESET_STATUS2_MOTOCONPWM_RST_MASK
 \

579 (0x3 << 
RESET_STATUS2_MOTOCONPWM_RST_SHIFT
)

	)

580 
	#RESET_STATUS2_MOTOCONPWM_RST
(
x
) \

581 ((
x
Ë<< 
RESET_STATUS2_MOTOCONPWM_RST_SHIFT
)

	)

584 
	#RESET_STATUS2_QEI_RST_SHIFT
 (14)

	)

585 
	#RESET_STATUS2_QEI_RST_MASK
 (0x3 << 
RESET_STATUS2_QEI_RST_SHIFT
)

	)

586 
	#RESET_STATUS2_QEI_RST
(
x
Ë((xË<< 
RESET_STATUS2_QEI_RST_SHIFT
)

	)

589 
	#RESET_STATUS2_ADC0_RST_SHIFT
 (16)

	)

590 
	#RESET_STATUS2_ADC0_RST_MASK
 (0x3 << 
RESET_STATUS2_ADC0_RST_SHIFT
)

	)

591 
	#RESET_STATUS2_ADC0_RST
(
x
Ë((xË<< 
RESET_STATUS2_ADC0_RST_SHIFT
)

	)

594 
	#RESET_STATUS2_ADC1_RST_SHIFT
 (18)

	)

595 
	#RESET_STATUS2_ADC1_RST_MASK
 (0x3 << 
RESET_STATUS2_ADC1_RST_SHIFT
)

	)

596 
	#RESET_STATUS2_ADC1_RST
(
x
Ë((xË<< 
RESET_STATUS2_ADC1_RST_SHIFT
)

	)

599 
	#RESET_STATUS2_DAC_RST_SHIFT
 (20)

	)

600 
	#RESET_STATUS2_DAC_RST_MASK
 (0x3 << 
RESET_STATUS2_DAC_RST_SHIFT
)

	)

601 
	#RESET_STATUS2_DAC_RST
(
x
Ë((xË<< 
RESET_STATUS2_DAC_RST_SHIFT
)

	)

604 
	#RESET_STATUS2_UART0_RST_SHIFT
 (24)

	)

605 
	#RESET_STATUS2_UART0_RST_MASK
 (0x3 << 
RESET_STATUS2_UART0_RST_SHIFT
)

	)

606 
	#RESET_STATUS2_UART0_RST
(
x
Ë((xË<< 
RESET_STATUS2_UART0_RST_SHIFT
)

	)

609 
	#RESET_STATUS2_UART1_RST_SHIFT
 (26)

	)

610 
	#RESET_STATUS2_UART1_RST_MASK
 (0x3 << 
RESET_STATUS2_UART1_RST_SHIFT
)

	)

611 
	#RESET_STATUS2_UART1_RST
(
x
Ë((xË<< 
RESET_STATUS2_UART1_RST_SHIFT
)

	)

614 
	#RESET_STATUS2_UART2_RST_SHIFT
 (28)

	)

615 
	#RESET_STATUS2_UART2_RST_MASK
 (0x3 << 
RESET_STATUS2_UART2_RST_SHIFT
)

	)

616 
	#RESET_STATUS2_UART2_RST
(
x
Ë((xË<< 
RESET_STATUS2_UART2_RST_SHIFT
)

	)

619 
	#RESET_STATUS2_UART3_RST_SHIFT
 (30)

	)

620 
	#RESET_STATUS2_UART3_RST_MASK
 (0x3 << 
RESET_STATUS2_UART3_RST_SHIFT
)

	)

621 
	#RESET_STATUS2_UART3_RST
(
x
Ë((xË<< 
RESET_STATUS2_UART3_RST_SHIFT
)

	)

626 
	#RESET_STATUS3_I2C0_RST_SHIFT
 (0)

	)

627 
	#RESET_STATUS3_I2C0_RST_MASK
 (0x3 << 
RESET_STATUS3_I2C0_RST_SHIFT
)

	)

628 
	#RESET_STATUS3_I2C0_RST
(
x
Ë((xË<< 
RESET_STATUS3_I2C0_RST_SHIFT
)

	)

631 
	#RESET_STATUS3_I2C1_RST_SHIFT
 (2)

	)

632 
	#RESET_STATUS3_I2C1_RST_MASK
 (0x3 << 
RESET_STATUS3_I2C1_RST_SHIFT
)

	)

633 
	#RESET_STATUS3_I2C1_RST
(
x
Ë((xË<< 
RESET_STATUS3_I2C1_RST_SHIFT
)

	)

636 
	#RESET_STATUS3_SSP0_RST_SHIFT
 (4)

	)

637 
	#RESET_STATUS3_SSP0_RST_MASK
 (0x3 << 
RESET_STATUS3_SSP0_RST_SHIFT
)

	)

638 
	#RESET_STATUS3_SSP0_RST
(
x
Ë((xË<< 
RESET_STATUS3_SSP0_RST_SHIFT
)

	)

641 
	#RESET_STATUS3_SSP1_RST_SHIFT
 (6)

	)

642 
	#RESET_STATUS3_SSP1_RST_MASK
 (0x3 << 
RESET_STATUS3_SSP1_RST_SHIFT
)

	)

643 
	#RESET_STATUS3_SSP1_RST
(
x
Ë((xË<< 
RESET_STATUS3_SSP1_RST_SHIFT
)

	)

646 
	#RESET_STATUS3_I2S_RST_SHIFT
 (8)

	)

647 
	#RESET_STATUS3_I2S_RST_MASK
 (0x3 << 
RESET_STATUS3_I2S_RST_SHIFT
)

	)

648 
	#RESET_STATUS3_I2S_RST
(
x
Ë((xË<< 
RESET_STATUS3_I2S_RST_SHIFT
)

	)

651 
	#RESET_STATUS3_SPIFI_RST_SHIFT
 (10)

	)

652 
	#RESET_STATUS3_SPIFI_RST_MASK
 (0x3 << 
RESET_STATUS3_SPIFI_RST_SHIFT
)

	)

653 
	#RESET_STATUS3_SPIFI_RST
(
x
Ë((xË<< 
RESET_STATUS3_SPIFI_RST_SHIFT
)

	)

656 
	#RESET_STATUS3_CAN1_RST_SHIFT
 (12)

	)

657 
	#RESET_STATUS3_CAN1_RST_MASK
 (0x3 << 
RESET_STATUS3_CAN1_RST_SHIFT
)

	)

658 
	#RESET_STATUS3_CAN1_RST
(
x
Ë((xË<< 
RESET_STATUS3_CAN1_RST_SHIFT
)

	)

661 
	#RESET_STATUS3_CAN0_RST_SHIFT
 (14)

	)

662 
	#RESET_STATUS3_CAN0_RST_MASK
 (0x3 << 
RESET_STATUS3_CAN0_RST_SHIFT
)

	)

663 
	#RESET_STATUS3_CAN0_RST
(
x
Ë((xË<< 
RESET_STATUS3_CAN0_RST_SHIFT
)

	)

666 
	#RESET_STATUS3_M0APP_RST_SHIFT
 (16)

	)

667 
	#RESET_STATUS3_M0APP_RST_MASK
 (0x3 << 
RESET_STATUS3_M0APP_RST_SHIFT
)

	)

668 
	#RESET_STATUS3_M0APP_RST
(
x
Ë((xË<< 
RESET_STATUS3_M0APP_RST_SHIFT
)

	)

671 
	#RESET_STATUS3_SGPIO_RST_SHIFT
 (18)

	)

672 
	#RESET_STATUS3_SGPIO_RST_MASK
 (0x3 << 
RESET_STATUS3_SGPIO_RST_SHIFT
)

	)

673 
	#RESET_STATUS3_SGPIO_RST
(
x
Ë((xË<< 
RESET_STATUS3_SGPIO_RST_SHIFT
)

	)

676 
	#RESET_STATUS3_SPI_RST_SHIFT
 (20)

	)

677 
	#RESET_STATUS3_SPI_RST_MASK
 (0x3 << 
RESET_STATUS3_SPI_RST_SHIFT
)

	)

678 
	#RESET_STATUS3_SPI_RST
(
x
Ë((xË<< 
RESET_STATUS3_SPI_RST_SHIFT
)

	)

683 
	#RESET_ACTIVE_STATUS0_CORE_RST_SHIFT
 (0)

	)

684 
	#RESET_ACTIVE_STATUS0_CORE_RST
 (1 << 
RESET_ACTIVE_STATUS0_CORE_RST_SHIFT
)

	)

687 
	#RESET_ACTIVE_STATUS0_PERIPH_RST_SHIFT
 (1)

	)

688 
	#RESET_ACTIVE_STATUS0_PERIPH_RST
 \

689 (1 << 
RESET_ACTIVE_STATUS0_PERIPH_RST_SHIFT
)

	)

692 
	#RESET_ACTIVE_STATUS0_MASTER_RST_SHIFT
 (2)

	)

693 
	#RESET_ACTIVE_STATUS0_MASTER_RST
 \

694 (1 << 
RESET_ACTIVE_STATUS0_MASTER_RST_SHIFT
)

	)

697 
	#RESET_ACTIVE_STATUS0_WWDT_RST_SHIFT
 (4)

	)

698 
	#RESET_ACTIVE_STATUS0_WWDT_RST
 (1 << 
RESET_ACTIVE_STATUS0_WWDT_RST_SHIFT
)

	)

701 
	#RESET_ACTIVE_STATUS0_CREG_RST_SHIFT
 (5)

	)

702 
	#RESET_ACTIVE_STATUS0_CREG_RST
 (1 << 
RESET_ACTIVE_STATUS0_CREG_RST_SHIFT
)

	)

705 
	#RESET_ACTIVE_STATUS0_BUS_RST_SHIFT
 (8)

	)

706 
	#RESET_ACTIVE_STATUS0_BUS_RST
 (1 << 
RESET_ACTIVE_STATUS0_BUS_RST_SHIFT
)

	)

709 
	#RESET_ACTIVE_STATUS0_SCU_RST_SHIFT
 (9)

	)

710 
	#RESET_ACTIVE_STATUS0_SCU_RST
 (1 << 
RESET_ACTIVE_STATUS0_SCU_RST_SHIFT
)

	)

713 
	#RESET_ACTIVE_STATUS0_M4_RST_SHIFT
 (13)

	)

714 
	#RESET_ACTIVE_STATUS0_M4_RST
 (1 << 
RESET_ACTIVE_STATUS0_M4_RST_SHIFT
)

	)

717 
	#RESET_ACTIVE_STATUS0_LCD_RST_SHIFT
 (16)

	)

718 
	#RESET_ACTIVE_STATUS0_LCD_RST
 (1 << 
RESET_ACTIVE_STATUS0_LCD_RST_SHIFT
)

	)

721 
	#RESET_ACTIVE_STATUS0_USB0_RST_SHIFT
 (17)

	)

722 
	#RESET_ACTIVE_STATUS0_USB0_RST
 (1 << 
RESET_ACTIVE_STATUS0_USB0_RST_SHIFT
)

	)

725 
	#RESET_ACTIVE_STATUS0_USB1_RST_SHIFT
 (18)

	)

726 
	#RESET_ACTIVE_STATUS0_USB1_RST
 (1 << 
RESET_ACTIVE_STATUS0_USB1_RST_SHIFT
)

	)

729 
	#RESET_ACTIVE_STATUS0_DMA_RST_SHIFT
 (19)

	)

730 
	#RESET_ACTIVE_STATUS0_DMA_RST
 (1 << 
RESET_ACTIVE_STATUS0_DMA_RST_SHIFT
)

	)

733 
	#RESET_ACTIVE_STATUS0_SDIO_RST_SHIFT
 (20)

	)

734 
	#RESET_ACTIVE_STATUS0_SDIO_RST
 (1 << 
RESET_ACTIVE_STATUS0_SDIO_RST_SHIFT
)

	)

737 
	#RESET_ACTIVE_STATUS0_EMC_RST_SHIFT
 (21)

	)

738 
	#RESET_ACTIVE_STATUS0_EMC_RST
 (1 << 
RESET_ACTIVE_STATUS0_EMC_RST_SHIFT
)

	)

741 
	#RESET_ACTIVE_STATUS0_ETHERNET_RST_SHIFT
 (22)

	)

742 
	#RESET_ACTIVE_STATUS0_ETHERNET_RST
 \

743 (1 << 
RESET_ACTIVE_STATUS0_ETHERNET_RST_SHIFT
)

	)

746 
	#RESET_ACTIVE_STATUS0_FLASHA_RST_SHIFT
 (25)

	)

747 
	#RESET_ACTIVE_STATUS0_FLASHA_RST
 \

748 (1 << 
RESET_ACTIVE_STATUS0_FLASHA_RST_SHIFT
)

	)

751 
	#RESET_ACTIVE_STATUS0_EEPROM_RST_SHIFT
 (27)

	)

752 
	#RESET_ACTIVE_STATUS0_EEPROM_RST
 \

753 (1 << 
RESET_ACTIVE_STATUS0_EEPROM_RST_SHIFT
)

	)

756 
	#RESET_ACTIVE_STATUS0_GPIO_RST_SHIFT
 (28)

	)

757 
	#RESET_ACTIVE_STATUS0_GPIO_RST
 (1 << 
RESET_ACTIVE_STATUS0_GPIO_RST_SHIFT
)

	)

760 
	#RESET_ACTIVE_STATUS0_FLASHB_RST_SHIFT
 (29)

	)

761 
	#RESET_ACTIVE_STATUS0_FLASHB_RST
 \

762 (1 << 
RESET_ACTIVE_STATUS0_FLASHB_RST_SHIFT
)

	)

767 
	#RESET_ACTIVE_STATUS1_TIMER0_RST_SHIFT
 (0)

	)

768 
	#RESET_ACTIVE_STATUS1_TIMER0_RST
 \

769 (1 << 
RESET_ACTIVE_STATUS1_TIMER0_RST_SHIFT
)

	)

772 
	#RESET_ACTIVE_STATUS1_TIMER1_RST_SHIFT
 (1)

	)

773 
	#RESET_ACTIVE_STATUS1_TIMER1_RST
 \

774 (1 << 
RESET_ACTIVE_STATUS1_TIMER1_RST_SHIFT
)

	)

777 
	#RESET_ACTIVE_STATUS1_TIMER2_RST_SHIFT
 (2)

	)

778 
	#RESET_ACTIVE_STATUS1_TIMER2_RST
 \

779 (1 << 
RESET_ACTIVE_STATUS1_TIMER2_RST_SHIFT
)

	)

782 
	#RESET_ACTIVE_STATUS1_TIMER3_RST_SHIFT
 (3)

	)

783 
	#RESET_ACTIVE_STATUS1_TIMER3_RST
 \

784 (1 << 
RESET_ACTIVE_STATUS1_TIMER3_RST_SHIFT
)

	)

787 
	#RESET_ACTIVE_STATUS1_RITIMER_RST_SHIFT
 (4)

	)

788 
	#RESET_ACTIVE_STATUS1_RITIMER_RST
 \

789 (1 << 
RESET_ACTIVE_STATUS1_RITIMER_RST_SHIFT
)

	)

792 
	#RESET_ACTIVE_STATUS1_SCT_RST_SHIFT
 (5)

	)

793 
	#RESET_ACTIVE_STATUS1_SCT_RST
 \

794 (1 << 
RESET_ACTIVE_STATUS1_SCT_RST_SHIFT
)

	)

797 
	#RESET_ACTIVE_STATUS1_MOTOCONPWM_RST_SHIFT
 (6)

	)

798 
	#RESET_ACTIVE_STATUS1_MOTOCONPWM_RST
 \

799 (1 << 
RESET_ACTIVE_STATUS1_MOTOCONPWM_RST_SHIFT
)

	)

802 
	#RESET_ACTIVE_STATUS1_QEI_RST_SHIFT
 (7)

	)

803 
	#RESET_ACTIVE_STATUS1_QEI_RST
 \

804 (1 << 
RESET_ACTIVE_STATUS1_QEI_RST_SHIFT
)

	)

807 
	#RESET_ACTIVE_STATUS1_ADC0_RST_SHIFT
 (8)

	)

808 
	#RESET_ACTIVE_STATUS1_ADC0_RST
 \

809 (1 << 
RESET_ACTIVE_STATUS1_ADC0_RST_SHIFT
)

	)

812 
	#RESET_ACTIVE_STATUS1_ADC1_RST_SHIFT
 (9)

	)

813 
	#RESET_ACTIVE_STATUS1_ADC1_RST
 \

814 (1 << 
RESET_ACTIVE_STATUS1_ADC1_RST_SHIFT
)

	)

817 
	#RESET_ACTIVE_STATUS1_DAC_RST_SHIFT
 (10)

	)

818 
	#RESET_ACTIVE_STATUS1_DAC_RST
 (1 << 
RESET_ACTIVE_STATUS1_DAC_RST_SHIFT
)

	)

821 
	#RESET_ACTIVE_STATUS1_UART0_RST_SHIFT
 (12)

	)

822 
	#RESET_ACTIVE_STATUS1_UART0_RST
 \

823 (1 << 
RESET_ACTIVE_STATUS1_UART0_RST_SHIFT
)

	)

826 
	#RESET_ACTIVE_STATUS1_UART1_RST_SHIFT
 (13)

	)

827 
	#RESET_ACTIVE_STATUS1_UART1_RST
 \

828 (1 << 
RESET_ACTIVE_STATUS1_UART1_RST_SHIFT
)

	)

831 
	#RESET_ACTIVE_STATUS1_UART2_RST_SHIFT
 (14)

	)

832 
	#RESET_ACTIVE_STATUS1_UART2_RST
 \

833 (1 << 
RESET_ACTIVE_STATUS1_UART2_RST_SHIFT
)

	)

836 
	#RESET_ACTIVE_STATUS1_UART3_RST_SHIFT
 (15)

	)

837 
	#RESET_ACTIVE_STATUS1_UART3_RST
 \

838 (1 << 
RESET_ACTIVE_STATUS1_UART3_RST_SHIFT
)

	)

841 
	#RESET_ACTIVE_STATUS1_I2C0_RST_SHIFT
 (16)

	)

842 
	#RESET_ACTIVE_STATUS1_I2C0_RST
 \

843 (1 << 
RESET_ACTIVE_STATUS1_I2C0_RST_SHIFT
)

	)

846 
	#RESET_ACTIVE_STATUS1_I2C1_RST_SHIFT
 (17)

	)

847 
	#RESET_ACTIVE_STATUS1_I2C1_RST
 \

848 (1 << 
RESET_ACTIVE_STATUS1_I2C1_RST_SHIFT
)

	)

851 
	#RESET_ACTIVE_STATUS1_SSP0_RST_SHIFT
 (18)

	)

852 
	#RESET_ACTIVE_STATUS1_SSP0_RST
 \

853 (1 << 
RESET_ACTIVE_STATUS1_SSP0_RST_SHIFT
)

	)

856 
	#RESET_ACTIVE_STATUS1_SSP1_RST_SHIFT
 (19)

	)

857 
	#RESET_ACTIVE_STATUS1_SSP1_RST
 \

858 (1 << 
RESET_ACTIVE_STATUS1_SSP1_RST_SHIFT
)

	)

861 
	#RESET_ACTIVE_STATUS1_I2S_RST_SHIFT
 (20)

	)

862 
	#RESET_ACTIVE_STATUS1_I2S_RST
 (1 << 
RESET_ACTIVE_STATUS1_I2S_RST_SHIFT
)

	)

865 
	#RESET_ACTIVE_STATUS1_SPIFI_RST_SHIFT
 (21)

	)

866 
	#RESET_ACTIVE_STATUS1_SPIFI_RST
 \

867 (1 << 
RESET_ACTIVE_STATUS1_SPIFI_RST_SHIFT
)

	)

870 
	#RESET_ACTIVE_STATUS1_CAN1_RST_SHIFT
 (22)

	)

871 
	#RESET_ACTIVE_STATUS1_CAN1_RST
 \

872 (1 << 
RESET_ACTIVE_STATUS1_CAN1_RST_SHIFT
)

	)

875 
	#RESET_ACTIVE_STATUS1_CAN0_RST_SHIFT
 (23)

	)

876 
	#RESET_ACTIVE_STATUS1_CAN0_RST
 \

877 (1 << 
RESET_ACTIVE_STATUS1_CAN0_RST_SHIFT
)

	)

880 
	#RESET_ACTIVE_STATUS1_M0APP_RST_SHIFT
 (24)

	)

881 
	#RESET_ACTIVE_STATUS1_M0APP_RST
 \

882 (1 << 
RESET_ACTIVE_STATUS1_M0APP_RST_SHIFT
)

	)

885 
	#RESET_ACTIVE_STATUS1_SGPIO_RST_SHIFT
 (25)

	)

886 
	#RESET_ACTIVE_STATUS1_SGPIO_RST
 \

887 (1 << 
RESET_ACTIVE_STATUS1_SGPIO_RST_SHIFT
)

	)

890 
	#RESET_ACTIVE_STATUS1_SPI_RST_SHIFT
 (26)

	)

891 
	#RESET_ACTIVE_STATUS1_SPI_RST
 (1 << 
RESET_ACTIVE_STATUS1_SPI_RST_SHIFT
)

	)

896 
	#RESET_EXT_STAT0_EXT_RESET_SHIFT
 (0)

	)

897 
	#RESET_EXT_STAT0_EXT_RESET
 (1 << 
RESET_EXT_STAT0_EXT_RESET_SHIFT
)

	)

900 
	#RESET_EXT_STAT0_BOD_RESET_SHIFT
 (4)

	)

901 
	#RESET_EXT_STAT0_BOD_RESET
 (1 << 
RESET_EXT_STAT0_BOD_RESET_SHIFT
)

	)

904 
	#RESET_EXT_STAT0_WWDT_RESET_SHIFT
 (5)

	)

905 
	#RESET_EXT_STAT0_WWDT_RESET
 (1 << 
RESET_EXT_STAT0_WWDT_RESET_SHIFT
)

	)

910 
	#RESET_EXT_STAT1_CORE_RESET_SHIFT
 (1)

	)

911 
	#RESET_EXT_STAT1_CORE_RESET
 (1 << 
RESET_EXT_STAT1_CORE_RESET_SHIFT
)

	)

916 
	#RESET_EXT_STAT2_PERIPHERAL_RESET_SHIFT
 (2)

	)

917 
	#RESET_EXT_STAT2_PERIPHERAL_RESET
 \

918 (1 << 
RESET_EXT_STAT2_PERIPHERAL_RESET_SHIFT
)

	)

923 
	#RESET_EXT_STAT4_CORE_RESET_SHIFT
 (1)

	)

924 
	#RESET_EXT_STAT4_CORE_RESET
 (1 << 
RESET_EXT_STAT4_CORE_RESET_SHIFT
)

	)

929 
	#RESET_EXT_STAT5_CORE_RESET_SHIFT
 (1)

	)

930 
	#RESET_EXT_STAT5_CORE_RESET
 (1 << 
RESET_EXT_STAT5_CORE_RESET_SHIFT
)

	)

935 
	#RESET_EXT_STAT8_PERIPHERAL_RESET_SHIFT
 (2)

	)

936 
	#RESET_EXT_STAT8_PERIPHERAL_RESET
 \

937 (1 << 
RESET_EXT_STAT8_PERIPHERAL_RESET_SHIFT
)

	)

942 
	#RESET_EXT_STAT9_PERIPHERAL_RESET_SHIFT
 (2)

	)

943 
	#RESET_EXT_STAT9_PERIPHERAL_RESET
 \

944 (1 << 
RESET_EXT_STAT9_PERIPHERAL_RESET_SHIFT
)

	)

949 
	#RESET_EXT_STAT13_MASTER_RESET_SHIFT
 (3)

	)

950 
	#RESET_EXT_STAT13_MASTER_RESET
 (1 << 
RESET_EXT_STAT13_MASTER_RESET_SHIFT
)

	)

955 
	#RESET_EXT_STAT16_MASTER_RESET_SHIFT
 (3)

	)

956 
	#RESET_EXT_STAT16_MASTER_RESET
 (1 << 
RESET_EXT_STAT16_MASTER_RESET_SHIFT
)

	)

961 
	#RESET_EXT_STAT17_MASTER_RESET_SHIFT
 (3)

	)

962 
	#RESET_EXT_STAT17_MASTER_RESET
 (1 << 
RESET_EXT_STAT17_MASTER_RESET_SHIFT
)

	)

967 
	#RESET_EXT_STAT18_MASTER_RESET_SHIFT
 (3)

	)

968 
	#RESET_EXT_STAT18_MASTER_RESET
 (1 << 
RESET_EXT_STAT18_MASTER_RESET_SHIFT
)

	)

973 
	#RESET_EXT_STAT19_MASTER_RESET_SHIFT
 (3)

	)

974 
	#RESET_EXT_STAT19_MASTER_RESET
 (1 << 
RESET_EXT_STAT19_MASTER_RESET_SHIFT
)

	)

979 
	#RESET_EXT_STAT20_MASTER_RESET_SHIFT
 (3)

	)

980 
	#RESET_EXT_STAT20_MASTER_RESET
 (1 << 
RESET_EXT_STAT20_MASTER_RESET_SHIFT
)

	)

985 
	#RESET_EXT_STAT21_MASTER_RESET_SHIFT
 (3)

	)

986 
	#RESET_EXT_STAT21_MASTER_RESET
 (1 << 
RESET_EXT_STAT21_MASTER_RESET_SHIFT
)

	)

991 
	#RESET_EXT_STAT22_MASTER_RESET_SHIFT
 (3)

	)

992 
	#RESET_EXT_STAT22_MASTER_RESET
 (1 << 
RESET_EXT_STAT22_MASTER_RESET_SHIFT
)

	)

997 
	#RESET_EXT_STAT25_PERIPHERAL_RESET_SHIFT
 (2)

	)

998 
	#RESET_EXT_STAT25_PERIPHERAL_RESET
 \

999 (1 << 
RESET_EXT_STAT25_PERIPHERAL_RESET_SHIFT
)

	)

1004 
	#RESET_EXT_STAT27_PERIPHERAL_RESET_SHIFT
 (2)

	)

1005 
	#RESET_EXT_STAT27_PERIPHERAL_RESET
 \

1006 (1 << 
RESET_EXT_STAT27_PERIPHERAL_RESET_SHIFT
)

	)

1011 
	#RESET_EXT_STAT28_PERIPHERAL_RESET_SHIFT
 (2)

	)

1012 
	#RESET_EXT_STAT28_PERIPHERAL_RESET
 \

1013 (1 << 
RESET_EXT_STAT28_PERIPHERAL_RESET_SHIFT
)

	)

1018 
	#RESET_EXT_STAT29_PERIPHERAL_RESET_SHIFT
 (2)

	)

1019 
	#RESET_EXT_STAT29_PERIPHERAL_RESET
 \

1020 (1 << 
RESET_EXT_STAT29_PERIPHERAL_RESET_SHIFT
)

	)

1025 
	#RESET_EXT_STAT32_PERIPHERAL_RESET_SHIFT
 (2)

	)

1026 
	#RESET_EXT_STAT32_PERIPHERAL_RESET
 \

1027 (1 << 
RESET_EXT_STAT32_PERIPHERAL_RESET_SHIFT
)

	)

1032 
	#RESET_EXT_STAT33_PERIPHERAL_RESET_SHIFT
 (2)

	)

1033 
	#RESET_EXT_STAT33_PERIPHERAL_RESET
 \

1034 (1 << 
RESET_EXT_STAT33_PERIPHERAL_RESET_SHIFT
)

	)

1039 
	#RESET_EXT_STAT34_PERIPHERAL_RESET_SHIFT
 (2)

	)

1040 
	#RESET_EXT_STAT34_PERIPHERAL_RESET
 \

1041 (1 << 
RESET_EXT_STAT34_PERIPHERAL_RESET_SHIFT
)

	)

1046 
	#RESET_EXT_STAT35_PERIPHERAL_RESET_SHIFT
 (2)

	)

1047 
	#RESET_EXT_STAT35_PERIPHERAL_RESET
 \

1048 (1 << 
RESET_EXT_STAT35_PERIPHERAL_RESET_SHIFT
)

	)

1053 
	#RESET_EXT_STAT36_PERIPHERAL_RESET_SHIFT
 (2)

	)

1054 
	#RESET_EXT_STAT36_PERIPHERAL_RESET
 \

1055 (1 << 
RESET_EXT_STAT36_PERIPHERAL_RESET_SHIFT
)

	)

1060 
	#RESET_EXT_STAT37_PERIPHERAL_RESET_SHIFT
 (2)

	)

1061 
	#RESET_EXT_STAT37_PERIPHERAL_RESET
 \

1062 (1 << 
RESET_EXT_STAT37_PERIPHERAL_RESET_SHIFT
)

	)

1067 
	#RESET_EXT_STAT38_PERIPHERAL_RESET_SHIFT
 (2)

	)

1068 
	#RESET_EXT_STAT38_PERIPHERAL_RESET
 \

1069 (1 << 
RESET_EXT_STAT38_PERIPHERAL_RESET_SHIFT
)

	)

1074 
	#RESET_EXT_STAT39_PERIPHERAL_RESET_SHIFT
 (2)

	)

1075 
	#RESET_EXT_STAT39_PERIPHERAL_RESET
 \

1076 (1 << 
RESET_EXT_STAT39_PERIPHERAL_RESET_SHIFT
)

	)

1081 
	#RESET_EXT_STAT40_PERIPHERAL_RESET_SHIFT
 (2)

	)

1082 
	#RESET_EXT_STAT40_PERIPHERAL_RESET
 \

1083 (1 << 
RESET_EXT_STAT40_PERIPHERAL_RESET_SHIFT
)

	)

1088 
	#RESET_EXT_STAT41_PERIPHERAL_RESET_SHIFT
 (2)

	)

1089 
	#RESET_EXT_STAT41_PERIPHERAL_RESET
 \

1090 (1 << 
RESET_EXT_STAT41_PERIPHERAL_RESET_SHIFT
)

	)

1095 
	#RESET_EXT_STAT42_PERIPHERAL_RESET_SHIFT
 (2)

	)

1096 
	#RESET_EXT_STAT42_PERIPHERAL_RESET
 \

1097 (1 << 
RESET_EXT_STAT42_PERIPHERAL_RESET_SHIFT
)

	)

1102 
	#RESET_EXT_STAT44_PERIPHERAL_RESET_SHIFT
 (2)

	)

1103 
	#RESET_EXT_STAT44_PERIPHERAL_RESET
 \

1104 (1 << 
RESET_EXT_STAT44_PERIPHERAL_RESET_SHIFT
)

	)

1109 
	#RESET_EXT_STAT45_PERIPHERAL_RESET_SHIFT
 (2)

	)

1110 
	#RESET_EXT_STAT45_PERIPHERAL_RESET
 \

1111 (1 << 
RESET_EXT_STAT45_PERIPHERAL_RESET_SHIFT
)

	)

1116 
	#RESET_EXT_STAT46_PERIPHERAL_RESET_SHIFT
 (2)

	)

1117 
	#RESET_EXT_STAT46_PERIPHERAL_RESET
 \

1118 (1 << 
RESET_EXT_STAT46_PERIPHERAL_RESET_SHIFT
)

	)

1123 
	#RESET_EXT_STAT47_PERIPHERAL_RESET_SHIFT
 (2)

	)

1124 
	#RESET_EXT_STAT47_PERIPHERAL_RESET
 \

1125 (1 << 
RESET_EXT_STAT47_PERIPHERAL_RESET_SHIFT
)

	)

1130 
	#RESET_EXT_STAT48_PERIPHERAL_RESET_SHIFT
 (2)

	)

1131 
	#RESET_EXT_STAT48_PERIPHERAL_RESET
 \

1132 (1 << 
RESET_EXT_STAT48_PERIPHERAL_RESET_SHIFT
)

	)

1137 
	#RESET_EXT_STAT49_PERIPHERAL_RESET_SHIFT
 (2)

	)

1138 
	#RESET_EXT_STAT49_PERIPHERAL_RESET
 \

1139 (1 << 
RESET_EXT_STAT49_PERIPHERAL_RESET_SHIFT
)

	)

1144 
	#RESET_EXT_STAT50_PERIPHERAL_RESET_SHIFT
 (2)

	)

1145 
	#RESET_EXT_STAT50_PERIPHERAL_RESET
 \

1146 (1 << 
RESET_EXT_STAT50_PERIPHERAL_RESET_SHIFT
)

	)

1151 
	#RESET_EXT_STAT51_PERIPHERAL_RESET_SHIFT
 (2)

	)

1152 
	#RESET_EXT_STAT51_PERIPHERAL_RESET
 \

1153 (1 << 
RESET_EXT_STAT51_PERIPHERAL_RESET_SHIFT
)

	)

1158 
	#RESET_EXT_STAT52_PERIPHERAL_RESET_SHIFT
 (2)

	)

1159 
	#RESET_EXT_STAT52_PERIPHERAL_RESET
 \

1160 (1 << 
RESET_EXT_STAT52_PERIPHERAL_RESET_SHIFT
)

	)

1165 
	#RESET_EXT_STAT53_PERIPHERAL_RESET_SHIFT
 (2)

	)

1166 
	#RESET_EXT_STAT53_PERIPHERAL_RESET
 \

1167 (1 << 
RESET_EXT_STAT53_PERIPHERAL_RESET_SHIFT
)

	)

1172 
	#RESET_EXT_STAT54_PERIPHERAL_RESET_SHIFT
 (2)

	)

1173 
	#RESET_EXT_STAT54_PERIPHERAL_RESET
 \

1174 (1 << 
RESET_EXT_STAT54_PERIPHERAL_RESET_SHIFT
)

	)

1179 
	#RESET_EXT_STAT55_PERIPHERAL_RESET_SHIFT
 (2)

	)

1180 
	#RESET_EXT_STAT55_PERIPHERAL_RESET
 \

1181 (1 << 
RESET_EXT_STAT55_PERIPHERAL_RESET_SHIFT
)

	)

1186 
	#RESET_EXT_STAT56_PERIPHERAL_RESET_SHIFT
 (2)

	)

1187 
	#RESET_EXT_STAT56_PERIPHERAL_RESET
 \

1188 (1 << 
RESET_EXT_STAT56_PERIPHERAL_RESET_SHIFT
)

	)

1193 
	#RESET_EXT_STAT57_PERIPHERAL_RESET_SHIFT
 (2)

	)

1194 
	#RESET_EXT_STAT57_PERIPHERAL_RESET
 \

1195 (1 << 
RESET_EXT_STAT57_PERIPHERAL_RESET_SHIFT
)

	)

1200 
	#RESET_EXT_STAT58_PERIPHERAL_RESET_SHIFT
 (2)

	)

1201 
	#RESET_EXT_STAT58_PERIPHERAL_RESET
 \

1202 (1 << 
RESET_EXT_STAT58_PERIPHERAL_RESET_SHIFT
)

	)

	@lib/libopencm3/include/libopencm3/lpc43xx/ritimer.h

35 #i‚de‡
LPC43XX_RITIMER_H


36 
	#LPC43XX_RITIMER_H


	)

40 
	~<lib›ícm3/cm3/comm⁄.h
>

41 
	~<lib›ícm3/Õc43xx/mem‹ym≠.h
>

46 
	#RITIMER_COMPVAL
 
	`MMIO32
(
RITIMER_BASE
 + 0x000)

	)

49 
	#RITIMER_MASK
 
	`MMIO32
(
RITIMER_BASE
 + 0x004)

	)

52 
	#RITIMER_CTRL
 
	`MMIO32
(
RITIMER_BASE
 + 0x008)

	)

55 
	#RITIMER_COUNTER
 
	`MMIO32
(
RITIMER_BASE
 + 0x00C)

	)

	@lib/libopencm3/include/libopencm3/lpc43xx/scu.h

35 #i‚de‡
LPC43XX_SCU_H


36 
	#LPC43XX_SCU_H


	)

40 
	~<lib›ícm3/cm3/comm⁄.h
>

41 
	~<lib›ícm3/Õc43xx/mem‹ym≠.h
>

46 
	#PIN_GROUP0
 (
SCU_BASE
 + 0x000)

	)

47 
	#PIN_GROUP1
 (
SCU_BASE
 + 0x080)

	)

48 
	#PIN_GROUP2
 (
SCU_BASE
 + 0x100)

	)

49 
	#PIN_GROUP3
 (
SCU_BASE
 + 0x180)

	)

50 
	#PIN_GROUP4
 (
SCU_BASE
 + 0x200)

	)

51 
	#PIN_GROUP5
 (
SCU_BASE
 + 0x280)

	)

52 
	#PIN_GROUP6
 (
SCU_BASE
 + 0x300)

	)

53 
	#PIN_GROUP7
 (
SCU_BASE
 + 0x380)

	)

54 
	#PIN_GROUP8
 (
SCU_BASE
 + 0x400)

	)

55 
	#PIN_GROUP9
 (
SCU_BASE
 + 0x480)

	)

56 
	#PIN_GROUPA
 (
SCU_BASE
 + 0x500)

	)

57 
	#PIN_GROUPB
 (
SCU_BASE
 + 0x580)

	)

58 
	#PIN_GROUPC
 (
SCU_BASE
 + 0x600)

	)

59 
	#PIN_GROUPD
 (
SCU_BASE
 + 0x680)

	)

60 
	#PIN_GROUPE
 (
SCU_BASE
 + 0x700)

	)

61 
	#PIN_GROUPF
 (
SCU_BASE
 + 0x780)

	)

63 
	#PIN0
 0x000

	)

64 
	#PIN1
 0x004

	)

65 
	#PIN2
 0x008

	)

66 
	#PIN3
 0x00C

	)

67 
	#PIN4
 0x010

	)

68 
	#PIN5
 0x014

	)

69 
	#PIN6
 0x018

	)

70 
	#PIN7
 0x01C

	)

71 
	#PIN8
 0x020

	)

72 
	#PIN9
 0x024

	)

73 
	#PIN10
 0x028

	)

74 
	#PIN11
 0x02C

	)

75 
	#PIN12
 0x030

	)

76 
	#PIN13
 0x034

	)

77 
	#PIN14
 0x038

	)

78 
	#PIN15
 0x03C

	)

79 
	#PIN16
 0x040

	)

80 
	#PIN17
 0x044

	)

81 
	#PIN18
 0x048

	)

82 
	#PIN19
 0x04C

	)

83 
	#PIN20
 0x050

	)

90 
	#SCU_SFS
(
group
, 
pö
Ë
	`MMIO32
((groupË+ (pö))

	)

93 
	#SCU_SFSP0_0
 
	`SCU_SFS
(
PIN_GROUP0
, 
PIN0
)

	)

94 
	#SCU_SFSP0_1
 
	`SCU_SFS
(
PIN_GROUP0
, 
PIN1
)

	)

97 
	#SCU_SFSP1_0
 
	`SCU_SFS
(
PIN_GROUP1
, 
PIN0
)

	)

98 
	#SCU_SFSP1_1
 
	`SCU_SFS
(
PIN_GROUP1
, 
PIN1
)

	)

99 
	#SCU_SFSP1_2
 
	`SCU_SFS
(
PIN_GROUP1
, 
PIN2
)

	)

100 
	#SCU_SFSP1_3
 
	`SCU_SFS
(
PIN_GROUP1
, 
PIN3
)

	)

101 
	#SCU_SFSP1_4
 
	`SCU_SFS
(
PIN_GROUP1
, 
PIN4
)

	)

102 
	#SCU_SFSP1_5
 
	`SCU_SFS
(
PIN_GROUP1
, 
PIN5
)

	)

103 
	#SCU_SFSP1_6
 
	`SCU_SFS
(
PIN_GROUP1
, 
PIN6
)

	)

104 
	#SCU_SFSP1_7
 
	`SCU_SFS
(
PIN_GROUP1
, 
PIN7
)

	)

105 
	#SCU_SFSP1_8
 
	`SCU_SFS
(
PIN_GROUP1
, 
PIN8
)

	)

106 
	#SCU_SFSP1_9
 
	`SCU_SFS
(
PIN_GROUP1
, 
PIN9
)

	)

107 
	#SCU_SFSP1_10
 
	`SCU_SFS
(
PIN_GROUP1
, 
PIN10
)

	)

108 
	#SCU_SFSP1_11
 
	`SCU_SFS
(
PIN_GROUP1
, 
PIN11
)

	)

109 
	#SCU_SFSP1_12
 
	`SCU_SFS
(
PIN_GROUP1
, 
PIN12
)

	)

110 
	#SCU_SFSP1_13
 
	`SCU_SFS
(
PIN_GROUP1
, 
PIN13
)

	)

111 
	#SCU_SFSP1_14
 
	`SCU_SFS
(
PIN_GROUP1
, 
PIN14
)

	)

112 
	#SCU_SFSP1_15
 
	`SCU_SFS
(
PIN_GROUP1
, 
PIN15
)

	)

113 
	#SCU_SFSP1_16
 
	`SCU_SFS
(
PIN_GROUP1
, 
PIN16
)

	)

114 
	#SCU_SFSP1_17
 
	`SCU_SFS
(
PIN_GROUP1
, 
PIN17
)

	)

115 
	#SCU_SFSP1_18
 
	`SCU_SFS
(
PIN_GROUP1
, 
PIN18
)

	)

116 
	#SCU_SFSP1_19
 
	`SCU_SFS
(
PIN_GROUP1
, 
PIN19
)

	)

117 
	#SCU_SFSP1_20
 
	`SCU_SFS
(
PIN_GROUP1
, 
PIN20
)

	)

120 
	#SCU_SFSP2_0
 
	`SCU_SFS
(
PIN_GROUP2
, 
PIN0
)

	)

121 
	#SCU_SFSP2_1
 
	`SCU_SFS
(
PIN_GROUP2
, 
PIN1
)

	)

122 
	#SCU_SFSP2_2
 
	`SCU_SFS
(
PIN_GROUP2
, 
PIN2
)

	)

123 
	#SCU_SFSP2_3
 
	`SCU_SFS
(
PIN_GROUP2
, 
PIN3
)

	)

124 
	#SCU_SFSP2_4
 
	`SCU_SFS
(
PIN_GROUP2
, 
PIN4
)

	)

125 
	#SCU_SFSP2_5
 
	`SCU_SFS
(
PIN_GROUP2
, 
PIN5
)

	)

126 
	#SCU_SFSP2_6
 
	`SCU_SFS
(
PIN_GROUP2
, 
PIN6
)

	)

127 
	#SCU_SFSP2_7
 
	`SCU_SFS
(
PIN_GROUP2
, 
PIN7
)

	)

128 
	#SCU_SFSP2_8
 
	`SCU_SFS
(
PIN_GROUP2
, 
PIN8
)

	)

129 
	#SCU_SFSP2_9
 
	`SCU_SFS
(
PIN_GROUP2
, 
PIN9
)

	)

130 
	#SCU_SFSP2_10
 
	`SCU_SFS
(
PIN_GROUP2
, 
PIN10
)

	)

131 
	#SCU_SFSP2_11
 
	`SCU_SFS
(
PIN_GROUP2
, 
PIN11
)

	)

132 
	#SCU_SFSP2_12
 
	`SCU_SFS
(
PIN_GROUP2
, 
PIN12
)

	)

133 
	#SCU_SFSP2_13
 
	`SCU_SFS
(
PIN_GROUP2
, 
PIN13
)

	)

136 
	#SCU_SFSP3_0
 
	`SCU_SFS
(
PIN_GROUP3
, 
PIN0
)

	)

137 
	#SCU_SFSP3_1
 
	`SCU_SFS
(
PIN_GROUP3
, 
PIN1
)

	)

138 
	#SCU_SFSP3_2
 
	`SCU_SFS
(
PIN_GROUP3
, 
PIN2
)

	)

139 
	#SCU_SFSP3_3
 
	`SCU_SFS
(
PIN_GROUP3
, 
PIN3
)

	)

140 
	#SCU_SFSP3_4
 
	`SCU_SFS
(
PIN_GROUP3
, 
PIN4
)

	)

141 
	#SCU_SFSP3_5
 
	`SCU_SFS
(
PIN_GROUP3
, 
PIN5
)

	)

142 
	#SCU_SFSP3_6
 
	`SCU_SFS
(
PIN_GROUP3
, 
PIN6
)

	)

143 
	#SCU_SFSP3_7
 
	`SCU_SFS
(
PIN_GROUP3
, 
PIN7
)

	)

144 
	#SCU_SFSP3_8
 
	`SCU_SFS
(
PIN_GROUP3
, 
PIN8
)

	)

147 
	#SCU_SFSP4_0
 
	`SCU_SFS
(
PIN_GROUP4
, 
PIN0
)

	)

148 
	#SCU_SFSP4_1
 
	`SCU_SFS
(
PIN_GROUP4
, 
PIN1
)

	)

149 
	#SCU_SFSP4_2
 
	`SCU_SFS
(
PIN_GROUP4
, 
PIN2
)

	)

150 
	#SCU_SFSP4_3
 
	`SCU_SFS
(
PIN_GROUP4
, 
PIN3
)

	)

151 
	#SCU_SFSP4_4
 
	`SCU_SFS
(
PIN_GROUP4
, 
PIN4
)

	)

152 
	#SCU_SFSP4_5
 
	`SCU_SFS
(
PIN_GROUP4
, 
PIN5
)

	)

153 
	#SCU_SFSP4_6
 
	`SCU_SFS
(
PIN_GROUP4
, 
PIN6
)

	)

154 
	#SCU_SFSP4_7
 
	`SCU_SFS
(
PIN_GROUP4
, 
PIN7
)

	)

155 
	#SCU_SFSP4_8
 
	`SCU_SFS
(
PIN_GROUP4
, 
PIN8
)

	)

156 
	#SCU_SFSP4_9
 
	`SCU_SFS
(
PIN_GROUP4
, 
PIN9
)

	)

157 
	#SCU_SFSP4_10
 
	`SCU_SFS
(
PIN_GROUP4
, 
PIN10
)

	)

160 
	#SCU_SFSP5_0
 
	`SCU_SFS
(
PIN_GROUP5
, 
PIN0
)

	)

161 
	#SCU_SFSP5_1
 
	`SCU_SFS
(
PIN_GROUP5
, 
PIN1
)

	)

162 
	#SCU_SFSP5_2
 
	`SCU_SFS
(
PIN_GROUP5
, 
PIN2
)

	)

163 
	#SCU_SFSP5_3
 
	`SCU_SFS
(
PIN_GROUP5
, 
PIN3
)

	)

164 
	#SCU_SFSP5_4
 
	`SCU_SFS
(
PIN_GROUP5
, 
PIN4
)

	)

165 
	#SCU_SFSP5_5
 
	`SCU_SFS
(
PIN_GROUP5
, 
PIN5
)

	)

166 
	#SCU_SFSP5_6
 
	`SCU_SFS
(
PIN_GROUP5
, 
PIN6
)

	)

167 
	#SCU_SFSP5_7
 
	`SCU_SFS
(
PIN_GROUP5
, 
PIN7
)

	)

170 
	#SCU_SFSP6_0
 
	`SCU_SFS
(
PIN_GROUP6
, 
PIN0
)

	)

171 
	#SCU_SFSP6_1
 
	`SCU_SFS
(
PIN_GROUP6
, 
PIN1
)

	)

172 
	#SCU_SFSP6_2
 
	`SCU_SFS
(
PIN_GROUP6
, 
PIN2
)

	)

173 
	#SCU_SFSP6_3
 
	`SCU_SFS
(
PIN_GROUP6
, 
PIN3
)

	)

174 
	#SCU_SFSP6_4
 
	`SCU_SFS
(
PIN_GROUP6
, 
PIN4
)

	)

175 
	#SCU_SFSP6_5
 
	`SCU_SFS
(
PIN_GROUP6
, 
PIN5
)

	)

176 
	#SCU_SFSP6_6
 
	`SCU_SFS
(
PIN_GROUP6
, 
PIN6
)

	)

177 
	#SCU_SFSP6_7
 
	`SCU_SFS
(
PIN_GROUP6
, 
PIN7
)

	)

178 
	#SCU_SFSP6_8
 
	`SCU_SFS
(
PIN_GROUP6
, 
PIN8
)

	)

179 
	#SCU_SFSP6_9
 
	`SCU_SFS
(
PIN_GROUP6
, 
PIN9
)

	)

180 
	#SCU_SFSP6_10
 
	`SCU_SFS
(
PIN_GROUP6
, 
PIN10
)

	)

181 
	#SCU_SFSP6_11
 
	`SCU_SFS
(
PIN_GROUP6
, 
PIN11
)

	)

182 
	#SCU_SFSP6_12
 
	`SCU_SFS
(
PIN_GROUP6
, 
PIN12
)

	)

185 
	#SCU_SFSP7_0
 
	`SCU_SFS
(
PIN_GROUP7
, 
PIN0
)

	)

186 
	#SCU_SFSP7_1
 
	`SCU_SFS
(
PIN_GROUP7
, 
PIN1
)

	)

187 
	#SCU_SFSP7_2
 
	`SCU_SFS
(
PIN_GROUP7
, 
PIN2
)

	)

188 
	#SCU_SFSP7_3
 
	`SCU_SFS
(
PIN_GROUP7
, 
PIN3
)

	)

189 
	#SCU_SFSP7_4
 
	`SCU_SFS
(
PIN_GROUP7
, 
PIN4
)

	)

190 
	#SCU_SFSP7_5
 
	`SCU_SFS
(
PIN_GROUP7
, 
PIN5
)

	)

191 
	#SCU_SFSP7_6
 
	`SCU_SFS
(
PIN_GROUP7
, 
PIN6
)

	)

192 
	#SCU_SFSP7_7
 
	`SCU_SFS
(
PIN_GROUP7
, 
PIN7
)

	)

195 
	#SCU_SFSP8_0
 
	`SCU_SFS
(
PIN_GROUP8
, 
PIN0
)

	)

196 
	#SCU_SFSP8_1
 
	`SCU_SFS
(
PIN_GROUP8
, 
PIN1
)

	)

197 
	#SCU_SFSP8_2
 
	`SCU_SFS
(
PIN_GROUP8
, 
PIN2
)

	)

198 
	#SCU_SFSP8_3
 
	`SCU_SFS
(
PIN_GROUP8
, 
PIN3
)

	)

199 
	#SCU_SFSP8_4
 
	`SCU_SFS
(
PIN_GROUP8
, 
PIN4
)

	)

200 
	#SCU_SFSP8_5
 
	`SCU_SFS
(
PIN_GROUP8
, 
PIN5
)

	)

201 
	#SCU_SFSP8_6
 
	`SCU_SFS
(
PIN_GROUP8
, 
PIN6
)

	)

202 
	#SCU_SFSP8_7
 
	`SCU_SFS
(
PIN_GROUP8
, 
PIN7
)

	)

203 
	#SCU_SFSP8_8
 
	`SCU_SFS
(
PIN_GROUP8
, 
PIN8
)

	)

206 
	#SCU_SFSP9_0
 
	`SCU_SFS
(
PIN_GROUP9
, 
PIN0
)

	)

207 
	#SCU_SFSP9_1
 
	`SCU_SFS
(
PIN_GROUP9
, 
PIN1
)

	)

208 
	#SCU_SFSP9_2
 
	`SCU_SFS
(
PIN_GROUP9
, 
PIN2
)

	)

209 
	#SCU_SFSP9_3
 
	`SCU_SFS
(
PIN_GROUP9
, 
PIN3
)

	)

210 
	#SCU_SFSP9_4
 
	`SCU_SFS
(
PIN_GROUP9
, 
PIN4
)

	)

211 
	#SCU_SFSP9_5
 
	`SCU_SFS
(
PIN_GROUP9
, 
PIN5
)

	)

212 
	#SCU_SFSP9_6
 
	`SCU_SFS
(
PIN_GROUP9
, 
PIN6
)

	)

215 
	#SCU_SFSPA_0
 
	`SCU_SFS
(
PIN_GROUPA
, 
PIN0
)

	)

216 
	#SCU_SFSPA_1
 
	`SCU_SFS
(
PIN_GROUPA
, 
PIN1
)

	)

217 
	#SCU_SFSPA_2
 
	`SCU_SFS
(
PIN_GROUPA
, 
PIN2
)

	)

218 
	#SCU_SFSPA_3
 
	`SCU_SFS
(
PIN_GROUPA
, 
PIN3
)

	)

219 
	#SCU_SFSPA_4
 
	`SCU_SFS
(
PIN_GROUPA
, 
PIN4
)

	)

222 
	#SCU_SFSPB_0
 
	`SCU_SFS
(
PIN_GROUPB
, 
PIN0
)

	)

223 
	#SCU_SFSPB_1
 
	`SCU_SFS
(
PIN_GROUPB
, 
PIN1
)

	)

224 
	#SCU_SFSPB_2
 
	`SCU_SFS
(
PIN_GROUPB
, 
PIN2
)

	)

225 
	#SCU_SFSPB_3
 
	`SCU_SFS
(
PIN_GROUPB
, 
PIN3
)

	)

226 
	#SCU_SFSPB_4
 
	`SCU_SFS
(
PIN_GROUPB
, 
PIN4
)

	)

227 
	#SCU_SFSPB_5
 
	`SCU_SFS
(
PIN_GROUPB
, 
PIN5
)

	)

228 
	#SCU_SFSPB_6
 
	`SCU_SFS
(
PIN_GROUPB
, 
PIN6
)

	)

231 
	#SCU_SFSPC_0
 
	`SCU_SFS
(
PIN_GROUPC
, 
PIN0
)

	)

232 
	#SCU_SFSPC_1
 
	`SCU_SFS
(
PIN_GROUPC
, 
PIN1
)

	)

233 
	#SCU_SFSPC_2
 
	`SCU_SFS
(
PIN_GROUPC
, 
PIN2
)

	)

234 
	#SCU_SFSPC_3
 
	`SCU_SFS
(
PIN_GROUPC
, 
PIN3
)

	)

235 
	#SCU_SFSPC_4
 
	`SCU_SFS
(
PIN_GROUPC
, 
PIN4
)

	)

236 
	#SCU_SFSPC_5
 
	`SCU_SFS
(
PIN_GROUPC
, 
PIN5
)

	)

237 
	#SCU_SFSPC_6
 
	`SCU_SFS
(
PIN_GROUPC
, 
PIN6
)

	)

238 
	#SCU_SFSPC_7
 
	`SCU_SFS
(
PIN_GROUPC
, 
PIN7
)

	)

239 
	#SCU_SFSPC_8
 
	`SCU_SFS
(
PIN_GROUPC
, 
PIN8
)

	)

240 
	#SCU_SFSPC_9
 
	`SCU_SFS
(
PIN_GROUPC
, 
PIN9
)

	)

241 
	#SCU_SFSPC_10
 
	`SCU_SFS
(
PIN_GROUPC
, 
PIN10
)

	)

242 
	#SCU_SFSPC_11
 
	`SCU_SFS
(
PIN_GROUPC
, 
PIN11
)

	)

243 
	#SCU_SFSPC_12
 
	`SCU_SFS
(
PIN_GROUPC
, 
PIN12
)

	)

244 
	#SCU_SFSPC_13
 
	`SCU_SFS
(
PIN_GROUPC
, 
PIN13
)

	)

245 
	#SCU_SFSPC_14
 
	`SCU_SFS
(
PIN_GROUPC
, 
PIN14
)

	)

248 
	#SCU_SFSPD_0
 
	`SCU_SFS
(
PIN_GROUPD
, 
PIN0
)

	)

249 
	#SCU_SFSPD_1
 
	`SCU_SFS
(
PIN_GROUPD
, 
PIN1
)

	)

250 
	#SCU_SFSPD_2
 
	`SCU_SFS
(
PIN_GROUPD
, 
PIN2
)

	)

251 
	#SCU_SFSPD_3
 
	`SCU_SFS
(
PIN_GROUPD
, 
PIN3
)

	)

252 
	#SCU_SFSPD_4
 
	`SCU_SFS
(
PIN_GROUPD
, 
PIN4
)

	)

253 
	#SCU_SFSPD_5
 
	`SCU_SFS
(
PIN_GROUPD
, 
PIN5
)

	)

254 
	#SCU_SFSPD_6
 
	`SCU_SFS
(
PIN_GROUPD
, 
PIN6
)

	)

255 
	#SCU_SFSPD_7
 
	`SCU_SFS
(
PIN_GROUPD
, 
PIN7
)

	)

256 
	#SCU_SFSPD_8
 
	`SCU_SFS
(
PIN_GROUPD
, 
PIN8
)

	)

257 
	#SCU_SFSPD_9
 
	`SCU_SFS
(
PIN_GROUPD
, 
PIN9
)

	)

258 
	#SCU_SFSPD_10
 
	`SCU_SFS
(
PIN_GROUPD
, 
PIN10
)

	)

259 
	#SCU_SFSPD_11
 
	`SCU_SFS
(
PIN_GROUPD
, 
PIN11
)

	)

260 
	#SCU_SFSPD_12
 
	`SCU_SFS
(
PIN_GROUPD
, 
PIN12
)

	)

261 
	#SCU_SFSPD_13
 
	`SCU_SFS
(
PIN_GROUPD
, 
PIN13
)

	)

262 
	#SCU_SFSPD_14
 
	`SCU_SFS
(
PIN_GROUPD
, 
PIN14
)

	)

263 
	#SCU_SFSPD_15
 
	`SCU_SFS
(
PIN_GROUPD
, 
PIN15
)

	)

264 
	#SCU_SFSPD_16
 
	`SCU_SFS
(
PIN_GROUPD
, 
PIN16
)

	)

267 
	#SCU_SFSPE_0
 
	`SCU_SFS
(
PIN_GROUPE
, 
PIN0
)

	)

268 
	#SCU_SFSPE_1
 
	`SCU_SFS
(
PIN_GROUPE
, 
PIN1
)

	)

269 
	#SCU_SFSPE_2
 
	`SCU_SFS
(
PIN_GROUPE
, 
PIN2
)

	)

270 
	#SCU_SFSPE_3
 
	`SCU_SFS
(
PIN_GROUPE
, 
PIN3
)

	)

271 
	#SCU_SFSPE_4
 
	`SCU_SFS
(
PIN_GROUPE
, 
PIN4
)

	)

272 
	#SCU_SFSPE_5
 
	`SCU_SFS
(
PIN_GROUPE
, 
PIN5
)

	)

273 
	#SCU_SFSPE_6
 
	`SCU_SFS
(
PIN_GROUPE
, 
PIN6
)

	)

274 
	#SCU_SFSPE_7
 
	`SCU_SFS
(
PIN_GROUPE
, 
PIN7
)

	)

275 
	#SCU_SFSPE_8
 
	`SCU_SFS
(
PIN_GROUPE
, 
PIN8
)

	)

276 
	#SCU_SFSPE_9
 
	`SCU_SFS
(
PIN_GROUPE
, 
PIN9
)

	)

277 
	#SCU_SFSPE_10
 
	`SCU_SFS
(
PIN_GROUPE
, 
PIN10
)

	)

278 
	#SCU_SFSPE_11
 
	`SCU_SFS
(
PIN_GROUPE
, 
PIN11
)

	)

279 
	#SCU_SFSPE_12
 
	`SCU_SFS
(
PIN_GROUPE
, 
PIN12
)

	)

280 
	#SCU_SFSPE_13
 
	`SCU_SFS
(
PIN_GROUPE
, 
PIN13
)

	)

281 
	#SCU_SFSPE_14
 
	`SCU_SFS
(
PIN_GROUPE
, 
PIN14
)

	)

282 
	#SCU_SFSPE_15
 
	`SCU_SFS
(
PIN_GROUPE
, 
PIN15
)

	)

285 
	#SCU_SFSPF_0
 
	`SCU_SFS
(
PIN_GROUPF
, 
PIN0
)

	)

286 
	#SCU_SFSPF_1
 
	`SCU_SFS
(
PIN_GROUPF
, 
PIN1
)

	)

287 
	#SCU_SFSPF_2
 
	`SCU_SFS
(
PIN_GROUPF
, 
PIN2
)

	)

288 
	#SCU_SFSPF_3
 
	`SCU_SFS
(
PIN_GROUPF
, 
PIN3
)

	)

289 
	#SCU_SFSPF_4
 
	`SCU_SFS
(
PIN_GROUPF
, 
PIN4
)

	)

290 
	#SCU_SFSPF_5
 
	`SCU_SFS
(
PIN_GROUPF
, 
PIN5
)

	)

291 
	#SCU_SFSPF_6
 
	`SCU_SFS
(
PIN_GROUPF
, 
PIN6
)

	)

292 
	#SCU_SFSPF_7
 
	`SCU_SFS
(
PIN_GROUPF
, 
PIN7
)

	)

293 
	#SCU_SFSPF_8
 
	`SCU_SFS
(
PIN_GROUPF
, 
PIN8
)

	)

294 
	#SCU_SFSPF_9
 
	`SCU_SFS
(
PIN_GROUPF
, 
PIN9
)

	)

295 
	#SCU_SFSPF_10
 
	`SCU_SFS
(
PIN_GROUPF
, 
PIN10
)

	)

296 
	#SCU_SFSPF_11
 
	`SCU_SFS
(
PIN_GROUPF
, 
PIN11
)

	)

299 
	#SCU_SFSCLK0
 
	`MMIO32
(
SCU_BASE
 + 0xC00)

	)

300 
	#SCU_SFSCLK1
 
	`MMIO32
(
SCU_BASE
 + 0xC04)

	)

301 
	#SCU_SFSCLK2
 
	`MMIO32
(
SCU_BASE
 + 0xC08)

	)

302 
	#SCU_SFSCLK3
 
	`MMIO32
(
SCU_BASE
 + 0xC0C)

	)

305 
	#SCU_SFSUSB
 
	`MMIO32
(
SCU_BASE
 + 0xC80)

	)

306 
	#SCU_SFSI2C0
 
	`MMIO32
(
SCU_BASE
 + 0xC84)

	)

311 
	#SCU_ENAIO0
 
	`MMIO32
(
SCU_BASE
 + 0xC88)

	)

314 
	#SCU_ENAIO1
 
	`MMIO32
(
SCU_BASE
 + 0xC8C)

	)

317 
	#SCU_ENAIO2
 
	`MMIO32
(
SCU_BASE
 + 0xC90)

	)

320 
	#SCU_EMCDELAYCLK
 
	`MMIO32
(
SCU_BASE
 + 0xD00)

	)

325 
	#SCU_PINTSEL0
 
	`MMIO32
(
SCU_BASE
 + 0xE00)

	)

328 
	#SCU_PINTSEL1
 
	`MMIO32
(
SCU_BASE
 + 0xE04)

	)

338 
	#SCU_SCL_EFP
 (
BIT0
)

	)

347 
	#SCU_SCL_EHD
 (
BIT2
)

	)

356 
	#SCU_SCL_EZI_EN
 (
BIT3
)

	)

367 
	#SCU_SCL_ZIF_DIS
 (
BIT7
)

	)

374 
	#SCU_SDA_EFP
 (
BIT8
)

	)

383 
	#SCU_SDA_EHD
 (
BIT10
)

	)

392 
	#SCU_SDA_EZI_EN
 (
BIT11
)

	)

403 
	#SCU_SDA_ZIF_DIS
 (
BIT15
)

	)

406 
	#SCU_I2C0_NOMINAL
 (
SCU_SCL_EZI_EN
 | 
SCU_SDA_EZI_EN
)

	)

409 
	#SCU_I2C0_FAST
 (
SCU_SCL_EFP
 | 
SCU_SCL_EHD
 | 
SCU_SCL_EZI_EN
 | \

410 
SCU_SCL_ZIF_DIS
 | 
SCU_SDA_EFP
 | 
SCU_SDA_EHD
 | \

411 
SCU_SDA_EZI_EN
)

	)

445 
	mP0_0
 = (
PIN_GROUP0
+
PIN0
),

446 
	mP0_1
 = (
PIN_GROUP0
+
PIN1
),

449 
	mP1_0
 = (
PIN_GROUP1
+
PIN0
),

450 
	mP1_1
 = (
PIN_GROUP1
+
PIN1
),

451 
	mP1_2
 = (
PIN_GROUP1
+
PIN2
),

452 
	mP1_3
 = (
PIN_GROUP1
+
PIN3
),

453 
	mP1_4
 = (
PIN_GROUP1
+
PIN4
),

454 
	mP1_5
 = (
PIN_GROUP1
+
PIN5
),

455 
	mP1_6
 = (
PIN_GROUP1
+
PIN6
),

456 
	mP1_7
 = (
PIN_GROUP1
+
PIN7
),

457 
	mP1_8
 = (
PIN_GROUP1
+
PIN8
),

458 
	mP1_9
 = (
PIN_GROUP1
+
PIN9
),

459 
	mP1_10
 = (
PIN_GROUP1
+
PIN10
),

460 
	mP1_11
 = (
PIN_GROUP1
+
PIN11
),

461 
	mP1_12
 = (
PIN_GROUP1
+
PIN12
),

462 
	mP1_13
 = (
PIN_GROUP1
+
PIN13
),

463 
	mP1_14
 = (
PIN_GROUP1
+
PIN14
),

464 
	mP1_15
 = (
PIN_GROUP1
+
PIN15
),

465 
	mP1_16
 = (
PIN_GROUP1
+
PIN16
),

468 
	mP1_17
 = (
PIN_GROUP1
+
PIN17
),

470 
	mP1_18
 = (
PIN_GROUP1
+
PIN18
),

471 
	mP1_19
 = (
PIN_GROUP1
+
PIN19
),

472 
	mP1_20
 = (
PIN_GROUP1
+
PIN20
),

475 
	mP2_0
 = (
PIN_GROUP2
+
PIN0
),

476 
	mP2_1
 = (
PIN_GROUP2
+
PIN1
),

477 
	mP2_2
 = (
PIN_GROUP2
+
PIN2
),

480 
	mP2_3
 = (
PIN_GROUP2
+
PIN3
),

481 
	mP2_4
 = (
PIN_GROUP2
+
PIN4
),

482 
	mP2_5
 = (
PIN_GROUP2
+
PIN5
),

484 
	mP2_6
 = (
PIN_GROUP2
+
PIN6
),

485 
	mP2_7
 = (
PIN_GROUP2
+
PIN7
),

486 
	mP2_8
 = (
PIN_GROUP2
+
PIN8
),

487 
	mP2_9
 = (
PIN_GROUP2
+
PIN9
),

488 
	mP2_10
 = (
PIN_GROUP2
+
PIN10
),

489 
	mP2_11
 = (
PIN_GROUP2
+
PIN11
),

490 
	mP2_12
 = (
PIN_GROUP2
+
PIN12
),

491 
	mP2_13
 = (
PIN_GROUP2
+
PIN13
),

494 
	mP3_0
 = (
PIN_GROUP3
+
PIN0
),

495 
	mP3_1
 = (
PIN_GROUP3
+
PIN1
),

496 
	mP3_2
 = (
PIN_GROUP3
+
PIN2
),

499 
	mP3_3
 = (
PIN_GROUP3
+
PIN3
),

501 
	mP3_4
 = (
PIN_GROUP3
+
PIN4
),

502 
	mP3_5
 = (
PIN_GROUP3
+
PIN5
),

503 
	mP3_6
 = (
PIN_GROUP3
+
PIN6
),

504 
	mP3_7
 = (
PIN_GROUP3
+
PIN7
),

505 
	mP3_8
 = (
PIN_GROUP3
+
PIN8
),

508 
	mP4_0
 = (
PIN_GROUP4
+
PIN0
),

509 
	mP4_1
 = (
PIN_GROUP4
+
PIN1
),

510 
	mP4_2
 = (
PIN_GROUP4
+
PIN2
),

511 
	mP4_3
 = (
PIN_GROUP4
+
PIN3
),

512 
	mP4_4
 = (
PIN_GROUP4
+
PIN4
),

513 
	mP4_5
 = (
PIN_GROUP4
+
PIN5
),

514 
	mP4_6
 = (
PIN_GROUP4
+
PIN6
),

515 
	mP4_7
 = (
PIN_GROUP4
+
PIN7
),

516 
	mP4_8
 = (
PIN_GROUP4
+
PIN8
),

517 
	mP4_9
 = (
PIN_GROUP4
+
PIN9
),

518 
	mP4_10
 = (
PIN_GROUP4
+
PIN10
),

521 
	mP5_0
 = (
PIN_GROUP5
+
PIN0
),

522 
	mP5_1
 = (
PIN_GROUP5
+
PIN1
),

523 
	mP5_2
 = (
PIN_GROUP5
+
PIN2
),

524 
	mP5_3
 = (
PIN_GROUP5
+
PIN3
),

525 
	mP5_4
 = (
PIN_GROUP5
+
PIN4
),

526 
	mP5_5
 = (
PIN_GROUP5
+
PIN5
),

527 
	mP5_6
 = (
PIN_GROUP5
+
PIN6
),

528 
	mP5_7
 = (
PIN_GROUP5
+
PIN7
),

531 
	mP6_0
 = (
PIN_GROUP6
+
PIN0
),

532 
	mP6_1
 = (
PIN_GROUP6
+
PIN1
),

533 
	mP6_2
 = (
PIN_GROUP6
+
PIN2
),

534 
	mP6_3
 = (
PIN_GROUP6
+
PIN3
),

535 
	mP6_4
 = (
PIN_GROUP6
+
PIN4
),

536 
	mP6_5
 = (
PIN_GROUP6
+
PIN5
),

537 
	mP6_6
 = (
PIN_GROUP6
+
PIN6
),

538 
	mP6_7
 = (
PIN_GROUP6
+
PIN7
),

539 
	mP6_8
 = (
PIN_GROUP6
+
PIN8
),

540 
	mP6_9
 = (
PIN_GROUP6
+
PIN9
),

541 
	mP6_10
 = (
PIN_GROUP6
+
PIN10
),

542 
	mP6_11
 = (
PIN_GROUP6
+
PIN11
),

543 
	mP6_12
 = (
PIN_GROUP6
+
PIN12
),

546 
	mP7_0
 = (
PIN_GROUP7
+
PIN0
),

547 
	mP7_1
 = (
PIN_GROUP7
+
PIN1
),

548 
	mP7_2
 = (
PIN_GROUP7
+
PIN2
),

549 
	mP7_3
 = (
PIN_GROUP7
+
PIN3
),

550 
	mP7_4
 = (
PIN_GROUP7
+
PIN4
),

551 
	mP7_5
 = (
PIN_GROUP7
+
PIN5
),

552 
	mP7_6
 = (
PIN_GROUP7
+
PIN6
),

553 
	mP7_7
 = (
PIN_GROUP7
+
PIN7
),

557 
	mP8_0
 = (
PIN_GROUP8
+
PIN0
),

558 
	mP8_1
 = (
PIN_GROUP8
+
PIN1
),

559 
	mP8_2
 = (
PIN_GROUP8
+
PIN2
),

561 
	mP8_3
 = (
PIN_GROUP8
+
PIN3
),

562 
	mP8_4
 = (
PIN_GROUP8
+
PIN4
),

563 
	mP8_5
 = (
PIN_GROUP8
+
PIN5
),

564 
	mP8_6
 = (
PIN_GROUP8
+
PIN6
),

565 
	mP8_7
 = (
PIN_GROUP8
+
PIN7
),

566 
	mP8_8
 = (
PIN_GROUP8
+
PIN8
),

569 
	mP9_0
 = (
PIN_GROUP9
+
PIN0
),

570 
	mP9_1
 = (
PIN_GROUP9
+
PIN1
),

571 
	mP9_2
 = (
PIN_GROUP9
+
PIN2
),

572 
	mP9_3
 = (
PIN_GROUP9
+
PIN3
),

573 
	mP9_4
 = (
PIN_GROUP9
+
PIN4
),

574 
	mP9_5
 = (
PIN_GROUP9
+
PIN5
),

575 
	mP9_6
 = (
PIN_GROUP9
+
PIN6
),

578 
	mPA_0
 = (
PIN_GROUPA
+
PIN0
),

580 
	mPA_1
 = (
PIN_GROUPA
+
PIN1
),

581 
	mPA_2
 = (
PIN_GROUPA
+
PIN2
),

582 
	mPA_3
 = (
PIN_GROUPA
+
PIN3
),

583 
	mPA_4
 = (
PIN_GROUPA
+
PIN4
),

586 
	mPB_0
 = (
PIN_GROUPB
+
PIN0
),

587 
	mPB_1
 = (
PIN_GROUPB
+
PIN1
),

588 
	mPB_2
 = (
PIN_GROUPB
+
PIN2
),

589 
	mPB_3
 = (
PIN_GROUPB
+
PIN3
),

590 
	mPB_4
 = (
PIN_GROUPB
+
PIN4
),

591 
	mPB_5
 = (
PIN_GROUPB
+
PIN5
),

592 
	mPB_6
 = (
PIN_GROUPB
+
PIN6
),

595 
	mPC_0
 = (
PIN_GROUPC
+
PIN0
),

596 
	mPC_1
 = (
PIN_GROUPC
+
PIN1
),

597 
	mPC_2
 = (
PIN_GROUPC
+
PIN2
),

598 
	mPC_3
 = (
PIN_GROUPC
+
PIN3
),

599 
	mPC_4
 = (
PIN_GROUPC
+
PIN4
),

600 
	mPC_5
 = (
PIN_GROUPC
+
PIN5
),

601 
	mPC_6
 = (
PIN_GROUPC
+
PIN6
),

602 
	mPC_7
 = (
PIN_GROUPC
+
PIN7
),

603 
	mPC_8
 = (
PIN_GROUPC
+
PIN8
),

604 
	mPC_9
 = (
PIN_GROUPC
+
PIN9
),

605 
	mPC_10
 = (
PIN_GROUPC
+
PIN10
),

606 
	mPC_11
 = (
PIN_GROUPC
+
PIN11
),

607 
	mPC_12
 = (
PIN_GROUPC
+
PIN12
),

608 
	mPC_13
 = (
PIN_GROUPC
+
PIN13
),

609 
	mPC_14
 = (
PIN_GROUPC
+
PIN14
),

614 
	mPD_0
 = (
PIN_GROUPD
+
PIN0
),

615 
	mPD_1
 = (
PIN_GROUPD
+
PIN1
),

616 
	mPD_2
 = (
PIN_GROUPD
+
PIN2
),

617 
	mPD_3
 = (
PIN_GROUPD
+
PIN3
),

618 
	mPD_4
 = (
PIN_GROUPD
+
PIN4
),

619 
	mPD_5
 = (
PIN_GROUPD
+
PIN5
),

620 
	mPD_6
 = (
PIN_GROUPD
+
PIN6
),

621 
	mPD_7
 = (
PIN_GROUPD
+
PIN7
),

622 
	mPD_8
 = (
PIN_GROUPD
+
PIN8
),

623 
	mPD_9
 = (
PIN_GROUPD
+
PIN9
),

624 
	mPD_10
 = (
PIN_GROUPD
+
PIN10
),

625 
	mPD_11
 = (
PIN_GROUPD
+
PIN11
),

626 
	mPD_12
 = (
PIN_GROUPD
+
PIN12
),

627 
	mPD_13
 = (
PIN_GROUPD
+
PIN13
),

628 
	mPD_14
 = (
PIN_GROUPD
+
PIN14
),

629 
	mPD_15
 = (
PIN_GROUPD
+
PIN15
),

630 
	mPD_16
 = (
PIN_GROUPD
+
PIN16
),

633 
	mPE_0
 = (
PIN_GROUPE
+
PIN0
),

634 
	mPE_1
 = (
PIN_GROUPE
+
PIN1
),

635 
	mPE_2
 = (
PIN_GROUPE
+
PIN2
),

636 
	mPE_3
 = (
PIN_GROUPE
+
PIN3
),

637 
	mPE_4
 = (
PIN_GROUPE
+
PIN4
),

638 
	mPE_5
 = (
PIN_GROUPE
+
PIN5
),

639 
	mPE_6
 = (
PIN_GROUPE
+
PIN6
),

640 
	mPE_7
 = (
PIN_GROUPE
+
PIN7
),

641 
	mPE_8
 = (
PIN_GROUPE
+
PIN8
),

642 
	mPE_9
 = (
PIN_GROUPE
+
PIN9
),

643 
	mPE_10
 = (
PIN_GROUPE
+
PIN10
),

644 
	mPE_11
 = (
PIN_GROUPE
+
PIN11
),

645 
	mPE_12
 = (
PIN_GROUPE
+
PIN12
),

646 
	mPE_13
 = (
PIN_GROUPE
+
PIN13
),

647 
	mPE_14
 = (
PIN_GROUPE
+
PIN14
),

648 
	mPE_15
 = (
PIN_GROUPE
+
PIN15
),

651 
	mPF_0
 = (
PIN_GROUPF
+
PIN0
),

652 
	mPF_1
 = (
PIN_GROUPF
+
PIN1
),

653 
	mPF_2
 = (
PIN_GROUPF
+
PIN2
),

654 
	mPF_3
 = (
PIN_GROUPF
+
PIN3
),

655 
	mPF_4
 = (
PIN_GROUPF
+
PIN4
),

656 
	mPF_5
 = (
PIN_GROUPF
+
PIN5
),

657 
	mPF_6
 = (
PIN_GROUPF
+
PIN6
),

658 
	mPF_7
 = (
PIN_GROUPF
+
PIN7
),

659 
	mPF_8
 = (
PIN_GROUPF
+
PIN8
),

660 
	mPF_9
 = (
PIN_GROUPF
+
PIN9
),

661 
	mPF_10
 = (
PIN_GROUPF
+
PIN10
),

662 
	mPF_11
 = (
PIN_GROUPF
+
PIN11
),

665 
	mCLK0
 = (
SCU_BASE
 + 0xC00),

666 
	mCLK1
 = (
SCU_BASE
 + 0xC04),

667 
	mCLK2
 = (
SCU_BASE
 + 0xC08),

668 
	mCLK3
 = (
SCU_BASE
 + 0xC0C)

670 } 
	tscu_gΩ_pö_t
;

680 
	#SCU_CONF_FUNCTION0
 (0x0)

	)

681 
	#SCU_CONF_FUNCTION1
 (0x1)

	)

682 
	#SCU_CONF_FUNCTION2
 (0x2)

	)

683 
	#SCU_CONF_FUNCTION3
 (0x3)

	)

684 
	#SCU_CONF_FUNCTION4
 (0x4)

	)

685 
	#SCU_CONF_FUNCTION5
 (0x5)

	)

686 
	#SCU_CONF_FUNCTION6
 (0x6)

	)

687 
	#SCU_CONF_FUNCTION7
 (0x7)

	)

694 
	#SCU_CONF_EPD_EN_PULLDOWN
 (
BIT3
)

	)

701 
	#SCU_CONF_EPUN_DIS_PULLUP
 (
BIT4
)

	)

708 
	#SCU_CONF_EHS_FAST
 (
BIT5
)

	)

718 
	#SCU_CONF_EZI_EN_IN_BUFFER
 (
BIT6
)

	)

725 
	#SCU_CONF_ZIF_DIS_IN_GLITCH_FILT
 (
BIT7
)

	)

731 
	#SCU_CONF_EHD_NORMAL_DRIVE_8MILLIA
 (0x100)

	)

732 
	#SCU_CONF_EHD_NORMAL_DRIVE_14MILLIA
 (0x200)

	)

733 
	#SCU_CONF_EHD_NORMAL_DRIVE_20MILLIA
 (0x300)

	)

738 
	#SCU_EMC_IO
 (
SCU_CONF_EPD_EN_PULLDOWN
 | \

739 
SCU_CONF_EHS_FAST
 | \

740 
SCU_CONF_EZI_EN_IN_BUFFER
 | \

741 
SCU_CONF_ZIF_DIS_IN_GLITCH_FILT
)

	)

742 
	#SCU_LCD
 (
SCU_CONF_EPUN_DIS_PULLUP
 | \

743 
SCU_CONF_EHS_FAST
 | \

744 
SCU_CONF_EZI_EN_IN_BUFFER
 | \

745 
SCU_CONF_ZIF_DIS_IN_GLITCH_FILT
)

	)

746 
	#SCU_CLK_IN
 (
SCU_CONF_EPD_EN_PULLDOWN
 | \

747 
SCU_CONF_EHS_FAST
 | \

748 
SCU_CONF_EZI_EN_IN_BUFFER
 | \

749 
SCU_CONF_ZIF_DIS_IN_GLITCH_FILT
)

	)

750 
	#SCU_CLK_OUT
 (
SCU_CONF_EPD_EN_PULLDOWN
 | \

751 
SCU_CONF_EHS_FAST
 | \

752 
SCU_CONF_EZI_EN_IN_BUFFER
 | \

753 
SCU_CONF_ZIF_DIS_IN_GLITCH_FILT
)

	)

754 
	#SCU_GPIO_PUP
 (
SCU_CONF_EZI_EN_IN_BUFFER
)

	)

755 
	#SCU_GPIO_PDN
 (
SCU_CONF_EPUN_DIS_PULLUP
 | \

756 
SCU_CONF_EPD_EN_PULLDOWN
 | \

757 
SCU_CONF_EZI_EN_IN_BUFFER
)

	)

758 
	#SCU_GPIO_NOPULL
 (
SCU_CONF_EPUN_DIS_PULLUP
 | \

759 
SCU_CONF_EZI_EN_IN_BUFFER
)

	)

760 
	#SCU_GPIO_FAST
 (
SCU_CONF_EPUN_DIS_PULLUP
 | \

761 
SCU_CONF_EHS_FAST
 | \

762 
SCU_CONF_EZI_EN_IN_BUFFER
 | \

763 
SCU_CONF_ZIF_DIS_IN_GLITCH_FILT
)

	)

764 
	#SCU_UART_RX_TX
 (
SCU_CONF_EPUN_DIS_PULLUP
 | \

765 
SCU_CONF_EPD_EN_PULLDOWN
 | \

766 
SCU_CONF_EZI_EN_IN_BUFFER
)

	)

767 
	#SCU_SSP_IO
 (
SCU_CONF_EPUN_DIS_PULLUP
 | \

768 
SCU_CONF_EHS_FAST
 | \

769 
SCU_CONF_EZI_EN_IN_BUFFER
 | \

770 
SCU_CONF_ZIF_DIS_IN_GLITCH_FILT
)

	)

772 
BEGIN_DECLS


774 
scu_pömux
(
scu_gΩ_pö_t
 
group_pö
, 
uöt32_t
 
scu_c⁄f
);

776 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/lpc43xx/sdio.h

34 #i‚de‡
LPC43XX_SDIO_H


35 
	#LPC43XX_SDIO_H


	)

39 
	~<lib›ícm3/cm3/comm⁄.h
>

40 
	~<lib›ícm3/Õc43xx/mem‹ym≠.h
>

45 
	#SDIO_CTRL
 
	`MMIO32
(
SDIO_BASE
 + 0x000)

	)

48 
	#SDIO_PWREN
 
	`MMIO32
(
SDIO_BASE
 + 0x004)

	)

51 
	#SDIO_CLKDIV
 
	`MMIO32
(
SDIO_BASE
 + 0x008)

	)

54 
	#SDIO_CLKSRC
 
	`MMIO32
(
SDIO_BASE
 + 0x00C)

	)

57 
	#SDIO_CLKENA
 
	`MMIO32
(
SDIO_BASE
 + 0x010)

	)

60 
	#SDIO_TMOUT
 
	`MMIO32
(
SDIO_BASE
 + 0x014)

	)

63 
	#SDIO_CTYPE
 
	`MMIO32
(
SDIO_BASE
 + 0x018)

	)

66 
	#SDIO_BLKSIZ
 
	`MMIO32
(
SDIO_BASE
 + 0x01C)

	)

69 
	#SDIO_BYTCNT
 
	`MMIO32
(
SDIO_BASE
 + 0x020)

	)

72 
	#SDIO_INTMASK
 
	`MMIO32
(
SDIO_BASE
 + 0x024)

	)

75 
	#SDIO_CMDARG
 
	`MMIO32
(
SDIO_BASE
 + 0x028)

	)

78 
	#SDIO_CMD
 
	`MMIO32
(
SDIO_BASE
 + 0x02C)

	)

81 
	#SDIO_RESP0
 
	`MMIO32
(
SDIO_BASE
 + 0x030)

	)

84 
	#SDIO_RESP1
 
	`MMIO32
(
SDIO_BASE
 + 0x034)

	)

87 
	#SDIO_RESP2
 
	`MMIO32
(
SDIO_BASE
 + 0x038)

	)

90 
	#SDIO_RESP3
 
	`MMIO32
(
SDIO_BASE
 + 0x03C)

	)

93 
	#SDIO_MINTSTS
 
	`MMIO32
(
SDIO_BASE
 + 0x040)

	)

96 
	#SDIO_RINTSTS
 
	`MMIO32
(
SDIO_BASE
 + 0x044)

	)

99 
	#SDIO_STATUS
 
	`MMIO32
(
SDIO_BASE
 + 0x048)

	)

102 
	#SDIO_FIFOTH
 
	`MMIO32
(
SDIO_BASE
 + 0x04C)

	)

105 
	#SDIO_CDETECT
 
	`MMIO32
(
SDIO_BASE
 + 0x050)

	)

108 
	#SDIO_WRTPRT
 
	`MMIO32
(
SDIO_BASE
 + 0x054)

	)

111 
	#SDIO_TCBCNT
 
	`MMIO32
(
SDIO_BASE
 + 0x05C)

	)

114 
	#SDIO_TBBCNT
 
	`MMIO32
(
SDIO_BASE
 + 0x060)

	)

117 
	#SDIO_DEBNCE
 
	`MMIO32
(
SDIO_BASE
 + 0x064)

	)

120 
	#SDIO_UHS_REG
 
	`MMIO32
(
SDIO_BASE
 + 0x074)

	)

123 
	#SDIO_RST_N
 
	`MMIO32
(
SDIO_BASE
 + 0x078)

	)

126 
	#SDIO_BMOD
 
	`MMIO32
(
SDIO_BASE
 + 0x080)

	)

129 
	#SDIO_PLDMND
 
	`MMIO32
(
SDIO_BASE
 + 0x084)

	)

132 
	#SDIO_DBADDR
 
	`MMIO32
(
SDIO_BASE
 + 0x088)

	)

135 
	#SDIO_IDSTS
 
	`MMIO32
(
SDIO_BASE
 + 0x08C)

	)

138 
	#SDIO_IDINTEN
 
	`MMIO32
(
SDIO_BASE
 + 0x090)

	)

141 
	#SDIO_DSCADDR
 
	`MMIO32
(
SDIO_BASE
 + 0x094)

	)

144 
	#SDIO_BUFADDR
 
	`MMIO32
(
SDIO_BASE
 + 0x098)

	)

147 
	#SDIO_DATA
 
	`MMIO32
(
SDIO_BASE
 + 0x100)

	)

	@lib/libopencm3/include/libopencm3/lpc43xx/sgpio.h

51 #i‚de‡
LPC43XX_SGPIO_H


52 
	#LPC43XX_SGPIO_H


	)

56 
	~<lib›ícm3/cm3/comm⁄.h
>

57 
	~<lib›ícm3/Õc43xx/mem‹ym≠.h
>

62 
	#SGPIO_OUT_MUX_CFG
(
pö
Ë
	`MMIO32
(
SGPIO_PORT_BASE
 + (pö * 0x04))

	)

63 
	#SGPIO_OUT_MUX_CFG0
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x00)

	)

64 
	#SGPIO_OUT_MUX_CFG1
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x04)

	)

65 
	#SGPIO_OUT_MUX_CFG2
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x08)

	)

66 
	#SGPIO_OUT_MUX_CFG3
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x0C)

	)

67 
	#SGPIO_OUT_MUX_CFG4
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x10)

	)

68 
	#SGPIO_OUT_MUX_CFG5
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x14)

	)

69 
	#SGPIO_OUT_MUX_CFG6
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x18)

	)

70 
	#SGPIO_OUT_MUX_CFG7
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1C)

	)

71 
	#SGPIO_OUT_MUX_CFG8
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x20)

	)

72 
	#SGPIO_OUT_MUX_CFG9
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x24)

	)

73 
	#SGPIO_OUT_MUX_CFG10
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x28)

	)

74 
	#SGPIO_OUT_MUX_CFG11
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x2C)

	)

75 
	#SGPIO_OUT_MUX_CFG12
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x30)

	)

76 
	#SGPIO_OUT_MUX_CFG13
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x34)

	)

77 
	#SGPIO_OUT_MUX_CFG14
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x38)

	)

78 
	#SGPIO_OUT_MUX_CFG15
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x3C)

	)

81 
	#SGPIO_MUX_CFG
(
¶i˚
Ë
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x40 + \

82 (
¶i˚
 * 0x04))

	)

83 
	#SGPIO_MUX_CFG0
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x40)

	)

84 
	#SGPIO_MUX_CFG1
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x44)

	)

85 
	#SGPIO_MUX_CFG2
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x48)

	)

86 
	#SGPIO_MUX_CFG3
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x4C)

	)

87 
	#SGPIO_MUX_CFG4
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x50)

	)

88 
	#SGPIO_MUX_CFG5
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x54)

	)

89 
	#SGPIO_MUX_CFG6
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x58)

	)

90 
	#SGPIO_MUX_CFG7
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x5C)

	)

91 
	#SGPIO_MUX_CFG8
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x60)

	)

92 
	#SGPIO_MUX_CFG9
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x64)

	)

93 
	#SGPIO_MUX_CFG10
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x68)

	)

94 
	#SGPIO_MUX_CFG11
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x6C)

	)

95 
	#SGPIO_MUX_CFG12
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x70)

	)

96 
	#SGPIO_MUX_CFG13
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x74)

	)

97 
	#SGPIO_MUX_CFG14
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x78)

	)

98 
	#SGPIO_MUX_CFG15
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x7C)

	)

101 
	#SGPIO_SLICE_MUX_CFG
(
¶i˚
Ë
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x80 + \

102 (
¶i˚
 * 0x04))

	)

103 
	#SGPIO_SLICE_MUX_CFG0
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x80)

	)

104 
	#SGPIO_SLICE_MUX_CFG1
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x84)

	)

105 
	#SGPIO_SLICE_MUX_CFG2
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x88)

	)

106 
	#SGPIO_SLICE_MUX_CFG3
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x8C)

	)

107 
	#SGPIO_SLICE_MUX_CFG4
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x90)

	)

108 
	#SGPIO_SLICE_MUX_CFG5
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x94)

	)

109 
	#SGPIO_SLICE_MUX_CFG6
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x98)

	)

110 
	#SGPIO_SLICE_MUX_CFG7
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x9C)

	)

111 
	#SGPIO_SLICE_MUX_CFG8
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xA0)

	)

112 
	#SGPIO_SLICE_MUX_CFG9
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xA4)

	)

113 
	#SGPIO_SLICE_MUX_CFG10
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xA8)

	)

114 
	#SGPIO_SLICE_MUX_CFG11
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xAC)

	)

115 
	#SGPIO_SLICE_MUX_CFG12
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xB0)

	)

116 
	#SGPIO_SLICE_MUX_CFG13
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xB4)

	)

117 
	#SGPIO_SLICE_MUX_CFG14
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xB8)

	)

118 
	#SGPIO_SLICE_MUX_CFG15
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xBC)

	)

121 
	#SGPIO_REG
(
¶i˚
Ë
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xC0 + \

122 (
¶i˚
 * 0x04))

	)

123 
	#SGPIO_REG0
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xC0)

	)

124 
	#SGPIO_REG1
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xC4)

	)

125 
	#SGPIO_REG2
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xC8)

	)

126 
	#SGPIO_REG3
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xCC)

	)

127 
	#SGPIO_REG4
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xD0)

	)

128 
	#SGPIO_REG5
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xD4)

	)

129 
	#SGPIO_REG6
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xD8)

	)

130 
	#SGPIO_REG7
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xDC)

	)

131 
	#SGPIO_REG8
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xE0)

	)

132 
	#SGPIO_REG9
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xE4)

	)

133 
	#SGPIO_REG10
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xE8)

	)

134 
	#SGPIO_REG11
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xEC)

	)

135 
	#SGPIO_REG12
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF0)

	)

136 
	#SGPIO_REG13
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF4)

	)

137 
	#SGPIO_REG14
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF8)

	)

138 
	#SGPIO_REG15
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xFC)

	)

141 
	#SGPIO_REG_SS
(
¶i˚
Ë
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x100 + \

142 (
¶i˚
 * 0x04))

	)

143 
	#SGPIO_REG_SS0
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x100)

	)

144 
	#SGPIO_REG_SS1
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x104)

	)

145 
	#SGPIO_REG_SS2
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x108)

	)

146 
	#SGPIO_REG_SS3
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x10C)

	)

147 
	#SGPIO_REG_SS4
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x110)

	)

148 
	#SGPIO_REG_SS5
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x114)

	)

149 
	#SGPIO_REG_SS6
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x118)

	)

150 
	#SGPIO_REG_SS7
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x11C)

	)

151 
	#SGPIO_REG_SS8
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x120)

	)

152 
	#SGPIO_REG_SS9
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x124)

	)

153 
	#SGPIO_REG_SS10
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x128)

	)

154 
	#SGPIO_REG_SS11
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x12C)

	)

155 
	#SGPIO_REG_SS12
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x130)

	)

156 
	#SGPIO_REG_SS13
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x134)

	)

157 
	#SGPIO_REG_SS14
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x138)

	)

158 
	#SGPIO_REG_SS15
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x13C)

	)

161 
	#SGPIO_PRESET
(
¶i˚
Ë
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x140 + \

162 (
¶i˚
 * 0x04))

	)

163 
	#SGPIO_PRESET0
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x140)

	)

164 
	#SGPIO_PRESET1
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x144)

	)

165 
	#SGPIO_PRESET2
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x148)

	)

166 
	#SGPIO_PRESET3
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x14C)

	)

167 
	#SGPIO_PRESET4
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x150)

	)

168 
	#SGPIO_PRESET5
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x154)

	)

169 
	#SGPIO_PRESET6
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x158)

	)

170 
	#SGPIO_PRESET7
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x15C)

	)

171 
	#SGPIO_PRESET8
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x160)

	)

172 
	#SGPIO_PRESET9
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x164)

	)

173 
	#SGPIO_PRESET10
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x168)

	)

174 
	#SGPIO_PRESET11
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x16C)

	)

175 
	#SGPIO_PRESET12
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x170)

	)

176 
	#SGPIO_PRESET13
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x174)

	)

177 
	#SGPIO_PRESET14
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x178)

	)

178 
	#SGPIO_PRESET15
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x17C)

	)

181 
	#SGPIO_COUNT
(
¶i˚
Ë
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x180 + \

182 (
¶i˚
 * 0x04))

	)

183 
	#SGPIO_COUNT0
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x180)

	)

184 
	#SGPIO_COUNT1
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x184)

	)

185 
	#SGPIO_COUNT2
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x188)

	)

186 
	#SGPIO_COUNT3
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x18C)

	)

187 
	#SGPIO_COUNT4
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x190)

	)

188 
	#SGPIO_COUNT5
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x194)

	)

189 
	#SGPIO_COUNT6
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x198)

	)

190 
	#SGPIO_COUNT7
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x19C)

	)

191 
	#SGPIO_COUNT8
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1A0)

	)

192 
	#SGPIO_COUNT9
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1A4)

	)

193 
	#SGPIO_COUNT10
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1A8)

	)

194 
	#SGPIO_COUNT11
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1AC)

	)

195 
	#SGPIO_COUNT12
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1B0)

	)

196 
	#SGPIO_COUNT13
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1B4)

	)

197 
	#SGPIO_COUNT14
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1B8)

	)

198 
	#SGPIO_COUNT15
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1BC)

	)

201 
	#SGPIO_POS
(
¶i˚
Ë
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1C0 + \

202 (
¶i˚
 * 0x04))

	)

203 
	#SGPIO_POS0
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1C0)

	)

204 
	#SGPIO_POS1
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1C4)

	)

205 
	#SGPIO_POS2
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1C8)

	)

206 
	#SGPIO_POS3
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1CC)

	)

207 
	#SGPIO_POS4
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1D0)

	)

208 
	#SGPIO_POS5
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1D4)

	)

209 
	#SGPIO_POS6
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1D8)

	)

210 
	#SGPIO_POS7
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1DC)

	)

211 
	#SGPIO_POS8
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1E0)

	)

212 
	#SGPIO_POS9
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1E4)

	)

213 
	#SGPIO_POS10
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1E8)

	)

214 
	#SGPIO_POS11
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1EC)

	)

215 
	#SGPIO_POS12
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1F0)

	)

216 
	#SGPIO_POS13
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1F4)

	)

217 
	#SGPIO_POS14
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1F8)

	)

218 
	#SGPIO_POS15
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x1FC)

	)

221 
	#SGPIO_SLICE_A
 0

	)

222 
	#SGPIO_SLICE_B
 1

	)

223 
	#SGPIO_SLICE_C
 2

	)

224 
	#SGPIO_SLICE_D
 3

	)

225 
	#SGPIO_SLICE_E
 4

	)

226 
	#SGPIO_SLICE_F
 5

	)

227 
	#SGPIO_SLICE_G
 6

	)

228 
	#SGPIO_SLICE_H
 7

	)

229 
	#SGPIO_SLICE_I
 8

	)

230 
	#SGPIO_SLICE_J
 9

	)

231 
	#SGPIO_SLICE_K
 10

	)

232 
	#SGPIO_SLICE_L
 11

	)

233 
	#SGPIO_SLICE_M
 12

	)

234 
	#SGPIO_SLICE_N
 13

	)

235 
	#SGPIO_SLICE_O
 14

	)

236 
	#SGPIO_SLICE_P
 15

	)

239 
	#SGPIO_MASK_A
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x200)

	)

242 
	#SGPIO_MASK_H
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x204)

	)

245 
	#SGPIO_MASK_I
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x208)

	)

248 
	#SGPIO_MASK_P
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x20C)

	)

251 
	#SGPIO_GPIO_INREG
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x210)

	)

254 
	#SGPIO_GPIO_OUTREG
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x214)

	)

257 
	#SGPIO_GPIO_OENREG
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x218)

	)

260 
	#SGPIO_CTRL_ENABLE
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x21C)

	)

263 
	#SGPIO_CTRL_DISABLE
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0x220)

	)

266 
	#SGPIO_CLR_EN_0
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF00)

	)

269 
	#SGPIO_SET_EN_0
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF04)

	)

272 
	#SGPIO_ENABLE_0
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF08)

	)

275 
	#SGPIO_STATUS_0
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF0C)

	)

278 
	#SGPIO_CLR_STATUS_0
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF10)

	)

281 
	#SGPIO_SET_STATUS_0
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF14)

	)

284 
	#SGPIO_CLR_EN_1
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF20)

	)

287 
	#SGPIO_SET_EN_1
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF24)

	)

290 
	#SGPIO_ENABLE_1
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF28)

	)

293 
	#SGPIO_STATUS_1
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF2C)

	)

296 
	#SGPIO_CLR_STATUS_1
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF30)

	)

299 
	#SGPIO_SET_STATUS_1
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF34)

	)

302 
	#SGPIO_CLR_EN_2
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF40)

	)

305 
	#SGPIO_SET_EN_2
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF44)

	)

308 
	#SGPIO_ENABLE_2
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF48)

	)

311 
	#SGPIO_STATUS_2
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF4C)

	)

314 
	#SGPIO_CLR_STATUS_2
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF50)

	)

317 
	#SGPIO_SET_STATUS_2
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF54)

	)

320 
	#SGPIO_CLR_EN_3
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF60)

	)

323 
	#SGPIO_SET_EN_3
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF64)

	)

326 
	#SGPIO_ENABLE_3
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF68)

	)

329 
	#SGPIO_STATUS_3
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF6C)

	)

332 
	#SGPIO_CLR_STATUS_3
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF70)

	)

335 
	#SGPIO_SET_STATUS_3
 
	`MMIO32
(
SGPIO_PORT_BASE
 + 0xF74)

	)

340 
	#SGPIO_OUT_MUX_CFG_P_OUT_CFG_SHIFT
 (0)

	)

341 
	#SGPIO_OUT_MUX_CFG_P_OUT_CFG_MASK
 \

342 (0x‡<< 
SGPIO_OUT_MUX_CFG_P_OUT_CFG_SHIFT
)

	)

343 
	#SGPIO_OUT_MUX_CFG_P_OUT_CFG
(
x
) \

344 ((
x
Ë<< 
SGPIO_OUT_MUX_CFG_P_OUT_CFG_SHIFT
)

	)

346 
	#SGPIO_OUT_MUX_CFG_P_OE_CFG_SHIFT
 (4)

	)

347 
	#SGPIO_OUT_MUX_CFG_P_OE_CFG_MASK
 \

348 (0x7 << 
SGPIO_OUT_MUX_CFG_P_OE_CFG_SHIFT
)

	)

349 
	#SGPIO_OUT_MUX_CFG_P_OE_CFG
(
x
) \

350 ((
x
Ë<< 
SGPIO_OUT_MUX_CFG_P_OE_CFG_SHIFT
)

	)

352 
	#SGPIO_MUX_CFG_EXT_CLK_ENABLE_SHIFT
 (0)

	)

353 
	#SGPIO_MUX_CFG_EXT_CLK_ENABLE_MASK
 \

354 (1 << 
SGPIO_MUX_CFG_EXT_CLK_ENABLE_SHIFT
)

	)

355 
	#SGPIO_MUX_CFG_EXT_CLK_ENABLE
(
x
) \

356 ((
x
Ë<< 
SGPIO_MUX_CFG_EXT_CLK_ENABLE_SHIFT
)

	)

358 
	#SGPIO_MUX_CFG_CLK_SOURCE_PIN_MODE_SHIFT
 (1)

	)

359 
	#SGPIO_MUX_CFG_CLK_SOURCE_PIN_MODE_MASK
 \

360 (0x3 << 
SGPIO_MUX_CFG_CLK_SOURCE_PIN_MODE_SHIFT
)

	)

361 
	#SGPIO_MUX_CFG_CLK_SOURCE_PIN_MODE
(
x
) \

362 ((
x
Ë<< 
SGPIO_MUX_CFG_CLK_SOURCE_PIN_MODE_SHIFT
)

	)

364 
	#SGPIO_MUX_CFG_CLK_SOURCE_SLICE_MODE_SHIFT
 (3)

	)

365 
	#SGPIO_MUX_CFG_CLK_SOURCE_SLICE_MODE_MASK
 \

366 (0x3 << 
SGPIO_MUX_CFG_CLK_SOURCE_SLICE_MODE_SHIFT
)

	)

367 
	#SGPIO_MUX_CFG_CLK_SOURCE_SLICE_MODE
(
x
) \

368 ((
x
Ë<< 
SGPIO_MUX_CFG_CLK_SOURCE_SLICE_MODE_SHIFT
)

	)

370 
	#SGPIO_MUX_CFG_QUALIFIER_MODE_SHIFT
 (5)

	)

371 
	#SGPIO_MUX_CFG_QUALIFIER_MODE_MASK
 \

372 (0x3 << 
SGPIO_MUX_CFG_QUALIFIER_MODE_SHIFT
)

	)

373 
	#SGPIO_MUX_CFG_QUALIFIER_MODE
(
x
) \

374 ((
x
Ë<< 
SGPIO_MUX_CFG_QUALIFIER_MODE_SHIFT
)

	)

376 
	#SGPIO_MUX_CFG_QUALIFIER_PIN_MODE_SHIFT
 (7)

	)

377 
	#SGPIO_MUX_CFG_QUALIFIER_PIN_MODE_MASK
 \

378 (0x3 << 
SGPIO_MUX_CFG_QUALIFIER_PIN_MODE_SHIFT
)

	)

379 
	#SGPIO_MUX_CFG_QUALIFIER_PIN_MODE
(
x
) \

380 ((
x
Ë<< 
SGPIO_MUX_CFG_QUALIFIER_PIN_MODE_SHIFT
)

	)

382 
	#SGPIO_MUX_CFG_QUALIFIER_SLICE_MODE_SHIFT
 (9)

	)

383 
	#SGPIO_MUX_CFG_QUALIFIER_SLICE_MODE_MASK
 \

384 (0x3 << 
SGPIO_MUX_CFG_QUALIFIER_SLICE_MODE_SHIFT
)

	)

385 
	#SGPIO_MUX_CFG_QUALIFIER_SLICE_MODE
(
x
) \

386 ((
x
Ë<< 
SGPIO_MUX_CFG_QUALIFIER_SLICE_MODE_SHIFT
)

	)

388 
	#SGPIO_MUX_CFG_CONCAT_ENABLE_SHIFT
 (11)

	)

389 
	#SGPIO_MUX_CFG_CONCAT_ENABLE_MASK
 \

390 (1 << 
SGPIO_MUX_CFG_CONCAT_ENABLE_SHIFT
)

	)

391 
	#SGPIO_MUX_CFG_CONCAT_ENABLE
(
x
) \

392 ((
x
Ë<< 
SGPIO_MUX_CFG_CONCAT_ENABLE_SHIFT
)

	)

394 
	#SGPIO_MUX_CFG_CONCAT_ORDER_SHIFT
 (12)

	)

395 
	#SGPIO_MUX_CFG_CONCAT_ORDER_MASK
 \

396 (0x3 << 
SGPIO_MUX_CFG_CONCAT_ORDER_SHIFT
)

	)

397 
	#SGPIO_MUX_CFG_CONCAT_ORDER
(
x
) \

398 ((
x
Ë<< 
SGPIO_MUX_CFG_CONCAT_ORDER_SHIFT
)

	)

400 
	#SGPIO_SLICE_MUX_CFG_MATCH_MODE_SHIFT
 (0)

	)

401 
	#SGPIO_SLICE_MUX_CFG_MATCH_MODE_MASK
 \

402 (1 << 
SGPIO_SLICE_MUX_CFG_MATCH_MODE_SHIFT
)

	)

403 
	#SGPIO_SLICE_MUX_CFG_MATCH_MODE
(
x
) \

404 ((
x
Ë<< 
SGPIO_SLICE_MUX_CFG_MATCH_MODE_SHIFT
)

	)

406 
	#SGPIO_SLICE_MUX_CFG_CLK_CAPTURE_MODE_SHIFT
 (1)

	)

407 
	#SGPIO_SLICE_MUX_CFG_CLK_CAPTURE_MODE_MASK
 \

408 (1 << 
SGPIO_SLICE_MUX_CFG_CLK_CAPTURE_MODE_SHIFT
)

	)

409 
	#SGPIO_SLICE_MUX_CFG_CLK_CAPTURE_MODE
(
x
) \

410 ((
x
Ë<< 
SGPIO_SLICE_MUX_CFG_CLK_CAPTURE_MODE_SHIFT
)

	)

412 
	#SGPIO_SLICE_MUX_CFG_CLKGEN_MODE_SHIFT
 (2)

	)

413 
	#SGPIO_SLICE_MUX_CFG_CLKGEN_MODE_MASK
 \

414 (1 << 
SGPIO_SLICE_MUX_CFG_CLKGEN_MODE_SHIFT
)

	)

415 
	#SGPIO_SLICE_MUX_CFG_CLKGEN_MODE
(
x
) \

416 ((
x
Ë<< 
SGPIO_SLICE_MUX_CFG_CLKGEN_MODE_SHIFT
)

	)

418 
	#SGPIO_SLICE_MUX_CFG_INV_OUT_CLK_SHIFT
 (3)

	)

419 
	#SGPIO_SLICE_MUX_CFG_INV_OUT_CLK_MASK
 \

420 (1 << 
SGPIO_SLICE_MUX_CFG_INV_OUT_CLK_SHIFT
)

	)

421 
	#SGPIO_SLICE_MUX_CFG_INV_OUT_CLK
(
x
) \

422 ((
x
Ë<< 
SGPIO_SLICE_MUX_CFG_INV_OUT_CLK_SHIFT
)

	)

424 
	#SGPIO_SLICE_MUX_CFG_DATA_CAPTURE_MODE_SHIFT
 (4)

	)

425 
	#SGPIO_SLICE_MUX_CFG_DATA_CAPTURE_MODE_MASK
 \

426 (0x3 << 
SGPIO_SLICE_MUX_CFG_DATA_CAPTURE_MODE_SHIFT
)

	)

427 
	#SGPIO_SLICE_MUX_CFG_DATA_CAPTURE_MODE
(
x
) \

428 ((
x
Ë<< 
SGPIO_SLICE_MUX_CFG_DATA_CAPTURE_MODE_SHIFT
)

	)

430 
	#SGPIO_SLICE_MUX_CFG_PARALLEL_MODE_SHIFT
 (6)

	)

431 
	#SGPIO_SLICE_MUX_CFG_PARALLEL_MODE_MASK
 \

432 (0x3 << 
SGPIO_SLICE_MUX_CFG_PARALLEL_MODE_SHIFT
)

	)

433 
	#SGPIO_SLICE_MUX_CFG_PARALLEL_MODE
(
x
) \

434 ((
x
Ë<< 
SGPIO_SLICE_MUX_CFG_PARALLEL_MODE_SHIFT
)

	)

436 
	#SGPIO_SLICE_MUX_CFG_INV_QUALIFIER_SHIFT
 (8)

	)

437 
	#SGPIO_SLICE_MUX_CFG_INV_QUALIFIER_MASK
 \

438 (1 << 
SGPIO_SLICE_MUX_CFG_INV_QUALIFIER_SHIFT
)

	)

439 
	#SGPIO_SLICE_MUX_CFG_INV_QUALIFIER
(
x
) \

440 ((
x
Ë<< 
SGPIO_SLICE_MUX_CFG_INV_QUALIFIER_SHIFT
)

	)

442 
	#SGPIO_POS_POS_SHIFT
 (0)

	)

443 
	#SGPIO_POS_POS_MASK
 (0xf‡<< 
SGPIO_POS_POS_SHIFT
)

	)

444 
	#SGPIO_POS_POS
(
x
Ë((xË<< 
SGPIO_POS_POS_SHIFT
)

	)

446 
	#SGPIO_POS_POS_RESET_SHIFT
 (8)

	)

447 
	#SGPIO_POS_POS_RESET_MASK
 (0xf‡<< 
SGPIO_POS_POS_RESET_SHIFT
)

	)

448 
	#SGPIO_POS_POS_RESET
(
x
Ë((xË<< 
SGPIO_POS_POS_RESET_SHIFT
)

	)

455 
	#SGPIO_OUT_MUX_CFGx_P_OUT_CFG_SHIFT
 (0)

	)

456 
	#SGPIO_OUT_MUX_CFGx_P_OUT_CFG_MASK
 \

457 (0x‡<< 
SGPIO_OUT_MUX_CFGx_P_OUT_CFG_SHIFT
)

	)

458 
	#SGPIO_OUT_MUX_CFGx_P_OUT_CFG
(
x
) \

459 ((
x
Ë<< 
SGPIO_OUT_MUX_CFGx_P_OUT_CFG_SHIFT
)

	)

462 
	#SGPIO_OUT_MUX_CFGx_P_OE_CFG_SHIFT
 (4)

	)

463 
	#SGPIO_OUT_MUX_CFGx_P_OE_CFG_MASK
 \

464 (0x7 << 
SGPIO_OUT_MUX_CFGx_P_OE_CFG_SHIFT
)

	)

465 
	#SGPIO_OUT_MUX_CFGx_P_OE_CFG
(
x
) \

466 ((
x
Ë<< 
SGPIO_OUT_MUX_CFGx_P_OE_CFG_SHIFT
)

	)

471 
	#SGPIO_MUX_CFGx_EXT_CLK_ENABLE_SHIFT
 (0)

	)

472 
	#SGPIO_MUX_CFGx_EXT_CLK_ENABLE
 \

473 (1 << 
SGPIO_MUX_CFGx_EXT_CLK_ENABLE_SHIFT
)

	)

476 
	#SGPIO_MUX_CFGx_CLK_SOURCE_PIN_MODE_SHIFT
 (1)

	)

477 
	#SGPIO_MUX_CFGx_CLK_SOURCE_PIN_MODE_MASK
 \

478 (0x3 << 
SGPIO_MUX_CFGx_CLK_SOURCE_PIN_MODE_SHIFT
)

	)

479 
	#SGPIO_MUX_CFGx_CLK_SOURCE_PIN_MODE
(
x
) \

480 ((
x
Ë<< 
SGPIO_MUX_CFGx_CLK_SOURCE_PIN_MODE_SHIFT
)

	)

483 
	#SGPIO_MUX_CFGx_CLK_SOURCE_SLICE_MODE_SHIFT
 (3)

	)

484 
	#SGPIO_MUX_CFGx_CLK_SOURCE_SLICE_MODE_MASK
 \

485 (0x3 << 
SGPIO_MUX_CFGx_CLK_SOURCE_SLICE_MODE_SHIFT
)

	)

486 
	#SGPIO_MUX_CFGx_CLK_SOURCE_SLICE_MODE
(
x
) \

487 ((
x
Ë<< 
SGPIO_MUX_CFGx_CLK_SOURCE_SLICE_MODE_SHIFT
)

	)

490 
	#SGPIO_MUX_CFGx_QUALIFIER_MODE_SHIFT
 (5)

	)

491 
	#SGPIO_MUX_CFGx_QUALIFIER_MODE_MASK
 \

492 (0x3 << 
SGPIO_MUX_CFGx_QUALIFIER_MODE_SHIFT
)

	)

493 
	#SGPIO_MUX_CFGx_QUALIFIER_MODE
(
x
) \

494 ((
x
Ë<< 
SGPIO_MUX_CFGx_QUALIFIER_MODE_SHIFT
)

	)

497 
	#SGPIO_MUX_CFGx_QUALIFIER_PIN_MODE_SHIFT
 (7)

	)

498 
	#SGPIO_MUX_CFGx_QUALIFIER_PIN_MODE_MASK
 \

499 (0x3 << 
SGPIO_MUX_CFGx_QUALIFIER_PIN_MODE_SHIFT
)

	)

500 
	#SGPIO_MUX_CFGx_QUALIFIER_PIN_MODE
(
x
) \

501 ((
x
Ë<< 
SGPIO_MUX_CFGx_QUALIFIER_PIN_MODE_SHIFT
)

	)

504 
	#SGPIO_MUX_CFGx_QUALIFIER_SLICE_MODE_SHIFT
 (9)

	)

505 
	#SGPIO_MUX_CFGx_QUALIFIER_SLICE_MODE_MASK
 \

506 (0x3 << 
SGPIO_MUX_CFGx_QUALIFIER_SLICE_MODE_SHIFT
)

	)

507 
	#SGPIO_MUX_CFGx_QUALIFIER_SLICE_MODE
(
x
) \

508 ((
x
Ë<< 
SGPIO_MUX_CFG0_QUALIFIER_SLICE_MODE_SHIFT
)

	)

511 
	#SGPIO_MUX_CFGx_CONCAT_ENABLE_SHIFT
 (11)

	)

512 
	#SGPIO_MUX_CFGx_CONCAT_ENABLE
 \

513 (1 << 
SGPIO_MUX_CFGx_CONCAT_ENABLE_SHIFT
)

	)

516 
	#SGPIO_MUX_CFGx_CONCAT_ORDER_SHIFT
 (12)

	)

517 
	#SGPIO_MUX_CFGx_CONCAT_ORDER_MASK
 \

518 (0x3 << 
SGPIO_MUX_CFGx_CONCAT_ORDER_SHIFT
)

	)

519 
	#SGPIO_MUX_CFGx_CONCAT_ORDER
(
x
) \

520 ((
x
Ë<< 
SGPIO_MUX_CFGx_CONCAT_ORDER_SHIFT
)

	)

525 
	#SGPIO_SLICE_MUX_CFGx_MATCH_MODE_SHIFT
 (0)

	)

526 
	#SGPIO_SLICE_MUX_CFGx_MATCH_MODE
 \

527 (1 << 
SGPIO_SLICE_MUX_CFG0_MATCH_MODE_SHIFT
)

	)

530 
	#SGPIO_SLICE_MUX_CFGx_CLK_CAPTURE_MODE_SHIFT
 (1)

	)

531 
	#SGPIO_SLICE_MUX_CFGx_CLK_CAPTURE_MODE
 \

532 (1 << 
SGPIO_SLICE_MUX_CFGx_CLK_CAPTURE_MODE_SHIFT
)

	)

535 
	#SGPIO_SLICE_MUX_CFGx_CLKGEN_MODE_SHIFT
 (2)

	)

536 
	#SGPIO_SLICE_MUX_CFGx_CLKGEN_MODE
 \

537 (1 << 
SGPIO_SLICE_MUX_CFGx_CLKGEN_MODE_SHIFT
)

	)

540 
	#SGPIO_SLICE_MUX_CFGx_INV_OUT_CLK_SHIFT
 (3)

	)

541 
	#SGPIO_SLICE_MUX_CFGx_INV_OUT_CLK
 \

542 (1 << 
SGPIO_SLICE_MUX_CFGx_INV_OUT_CLK_SHIFT
)

	)

545 
	#SGPIO_SLICE_MUX_CFGx_DATA_CAPTURE_MODE_SHIFT
 (4)

	)

546 
	#SGPIO_SLICE_MUX_CFGx_DATA_CAPTURE_MODE_MASK
 \

547 (0x3 << 
SGPIO_SLICE_MUX_CFGx_DATA_CAPTURE_MODE_SHIFT
)

	)

548 
	#SGPIO_SLICE_MUX_CFGx_DATA_CAPTURE_MODE
(
x
) \

549 ((
x
Ë<< 
SGPIO_SLICE_MUX_CFGx_DATA_CAPTURE_MODE_SHIFT
)

	)

552 
	#SGPIO_SLICE_MUX_CFGx_PARALLEL_MODE_SHIFT
 (6)

	)

553 
	#SGPIO_SLICE_MUX_CFGx_PARALLEL_MODE_MASK
 \

554 (0x3 << 
SGPIO_SLICE_MUX_CFGx_PARALLEL_MODE_SHIFT
)

	)

555 
	#SGPIO_SLICE_MUX_CFGx_PARALLEL_MODE
(
x
) \

556 ((
x
Ë<< 
SGPIO_SLICE_MUX_CFGx_PARALLEL_MODE_SHIFT
)

	)

559 
	#SGPIO_SLICE_MUX_CFGx_INV_QUALIFIER_SHIFT
 (8)

	)

560 
	#SGPIO_SLICE_MUX_CFGx_INV_QUALIFIER
 \

561 (1 << 
SGPIO_SLICE_MUX_CFGx_INV_QUALIFIER_SHIFT
)

	)

567 
	#SGPIO_POSx_POS_SHIFT
 (0)

	)

568 
	#SGPIO_POSx_POS_MASK
 (0xf‡<< 
SGPIO_POSx_POS_SHIFT
)

	)

569 
	#SGPIO_POSx_POS
(
x
Ë((xË<< 
SGPIO_POSx_POS_SHIFT
)

	)

572 
	#SGPIO_POSx_POS_RESET_SHIFT
 (8)

	)

573 
	#SGPIO_POSx_POS_RESET_MASK
 (0xf‡<< 
SGPIO_POSx_POS_RESET_SHIFT
)

	)

574 
	#SGPIO_POSx_POS_RESET
(
x
Ë((xË<< 
SGPIO_POSx_POS_RESET_SHIFT
)

	)

585 vﬁ©ûê
uöt32_t
 
	mOUT_MUX_CFG
[16];

587 vﬁ©ûê
uöt32_t
 
	mSGPIO_MUX_CFG
[16];

589 vﬁ©ûê
uöt32_t
 
	mSLICE_MUX_CFG
[16];

591 vﬁ©ûê
uöt32_t
 
	mREG
[16];

595 vﬁ©ûê
uöt32_t
 
	mREG_SS
[16];

599 vﬁ©ûê
uöt32_t
 
	mPRESET
[16];

601 vﬁ©ûê
uöt32_t
 
	mCOUNT
[16];

605 vﬁ©ûê
uöt32_t
 
	mPOS
[16];

609 vﬁ©ûê
uöt32_t
 
	mMASK_A
;

613 vﬁ©ûê
uöt32_t
 
	mMASK_H
;

617 vﬁ©ûê
uöt32_t
 
	mMASK_I
;

621 vﬁ©ûê
uöt32_t
 
	mMASK_P
;

623 vﬁ©ûê
uöt32_t
 
	mGPIO_INREG
;

625 vﬁ©ûê
uöt32_t
 
	mGPIO_OUTREG
;

627 vﬁ©ûê
uöt32_t
 
	mGPIO_OENREG
;

629 vﬁ©ûê
uöt32_t
 
	mCTRL_ENABLE
;

631 vﬁ©ûê
uöt32_t
 
	mCTRL_DISABLE
;

632 vﬁ©ûê
uöt32_t
 
	mRES0
[823];

634 vﬁ©ûê
uöt32_t
 
	mCLR_EN_0
;

636 vﬁ©ûê
uöt32_t
 
	mSET_EN_0
;

638 vﬁ©ûê
uöt32_t
 
	mENABLE_0
;

640 vﬁ©ûê
uöt32_t
 
	mSTATUS_0
;

642 vﬁ©ûê
uöt32_t
 
	mCLR_STATUS_0
;

644 vﬁ©ûê
uöt32_t
 
	mSET_STATUS_0
;

645 vﬁ©ûê
uöt32_t
 
	mRES1
[2];

647 vﬁ©ûê
uöt32_t
 
	mCLR_EN_1
;

649 vﬁ©ûê
uöt32_t
 
	mSET_EN_1
;

651 vﬁ©ûê
uöt32_t
 
	mENABLE_1
;

653 vﬁ©ûê
uöt32_t
 
	mSTATUS_1
;

655 vﬁ©ûê
uöt32_t
 
	mCLR_STATUS_1
;

657 vﬁ©ûê
uöt32_t
 
	mSET_STATUS_1
;

658 vﬁ©ûê
uöt32_t
 
	mRES2
[2];

660 vﬁ©ûê
uöt32_t
 
	mCLR_EN_2
;

662 vﬁ©ûê
uöt32_t
 
	mSET_EN_2
;

664 vﬁ©ûê
uöt32_t
 
	mENABLE_2
;

666 vﬁ©ûê
uöt32_t
 
	mSTATUS_2
;

668 vﬁ©ûê
uöt32_t
 
	mCLR_STATUS_2
;

670 vﬁ©ûê
uöt32_t
 
	mSET_STATUS_2
;

671 vﬁ©ûê
uöt32_t
 
	mRES3
[2];

673 vﬁ©ûê
uöt32_t
 
	mCLR_EN_3
;

675 vﬁ©ûê
uöt32_t
 
	mSET_EN_3
;

677 vﬁ©ûê
uöt32_t
 
	mENABLE_3
;

679 vﬁ©ûê
uöt32_t
 
	mSTATUS_3
;

681 vﬁ©ûê
uöt32_t
 
	mCLR_STATUS_3
;

683 vﬁ©ûê
uöt32_t
 
	mSET_STATUS_3
;

684 } 
	tsgpio_t
;

687 
	#SGPIO
 ((
sgpio_t
 *)
SGPIO_PORT_BASE
)

	)

	@lib/libopencm3/include/libopencm3/lpc43xx/ssp.h

35 #i‚de‡
LPC43XX_SSP_H


36 
	#LPC43XX_SSP_H


	)

40 
	~<lib›ícm3/cm3/comm⁄.h
>

41 
	~<lib›ícm3/Õc43xx/mem‹ym≠.h
>

46 
	#SSP0
 
SSP0_BASE


	)

47 
	#SSP1
 
SSP1_BASE


	)

53 
	#SSP_CR0
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x000)

	)

54 
	#SSP0_CR0
 
	`SSP_CR0
(
SSP0
)

	)

55 
	#SSP1_CR0
 
	`SSP_CR0
(
SSP1
)

	)

58 
	#SSP_CR1
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x004)

	)

59 
	#SSP0_CR1
 
	`SSP_CR1
(
SSP0
)

	)

60 
	#SSP1_CR1
 
	`SSP_CR1
(
SSP1
)

	)

63 
	#SSP_DR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x008)

	)

64 
	#SSP0_DR
 
	`SSP_DR
(
SSP0
)

	)

65 
	#SSP1_DR
 
	`SSP_DR
(
SSP1
)

	)

68 
	#SSP_SR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00C)

	)

69 
	#SSP0_SR
 
	`SSP_SR
(
SSP0
)

	)

70 
	#SSP1_SR
 
	`SSP_SR
(
SSP1
)

	)

72 
	#SSP_SR_TFE
 
BIT0


	)

73 
	#SSP_SR_TNF
 
BIT1


	)

74 
	#SSP_SR_RNE
 
BIT2


	)

75 
	#SSP_SR_RFF
 
BIT3


	)

76 
	#SSP_SR_BSY
 
BIT4


	)

79 
	#SSP_CPSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x010)

	)

80 
	#SSP0_CPSR
 
	`SSP_CPSR
(
SSP0
)

	)

81 
	#SSP1_CPSR
 
	`SSP_CPSR
(
SSP1
)

	)

84 
	#SSP_IMSC
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x014)

	)

85 
	#SSP0_IMSC
 
	`SSP_IMSC
(
SSP0
)

	)

86 
	#SSP1_IMSC
 
	`SSP_IMSC
(
SSP1
)

	)

89 
	#SSP_RIS
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x018)

	)

90 
	#SSP0_RIS
 
	`SSP_RIS
(
SSP0
)

	)

91 
	#SSP1_RIS
 
	`SSP_RIS
(
SSP1
)

	)

94 
	#SSP_MIS
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x01C)

	)

95 
	#SSP0_MIS
 
	`SSP_MIS
(
SSP0
)

	)

96 
	#SSP1_MIS
 
	`SSP_MIS
(
SSP1
)

	)

99 
	#SSP_ICR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x020)

	)

100 
	#SSP0_ICR
 
	`SSP_ICR
(
SSP0
)

	)

101 
	#SSP1_ICR
 
	`SSP_ICR
(
SSP1
)

	)

104 
	#SSP_DMACR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x024)

	)

105 
	#SSP0_DMACR
 
	`SSP_DMACR
(
SSP0
)

	)

106 
	#SSP1_DMACR
 
	`SSP_DMACR
(
SSP1
)

	)

109 
	#SSP_DMACR_RXDMAE
 0x1

	)

112 
	#SSP_DMACR_TXDMAE
 0x2

	)

115 
	mSSP0_NUM
 = 0x0,

116 
	mSSP1_NUM
 = 0x1

117 } 
	ts•_num_t
;

124 
	mSSP_DATA_4BITS
 = 0x3,

125 
	mSSP_DATA_5BITS
 = 0x4,

126 
	mSSP_DATA_6BITS
 = 0x5,

127 
	mSSP_DATA_7BITS
 = 0x6,

128 
	mSSP_DATA_8BITS
 = 0x7,

129 
	mSSP_DATA_9BITS
 = 0x8,

130 
	mSSP_DATA_10BITS
 = 0x9,

131 
	mSSP_DATA_11BITS
 = 0xA,

132 
	mSSP_DATA_12BITS
 = 0xB,

133 
	mSSP_DATA_13BITS
 = 0xC,

134 
	mSSP_DATA_14BITS
 = 0xD,

135 
	mSSP_DATA_15BITS
 = 0xE,

136 
	mSSP_DATA_16BITS
 = 0xF

137 } 
	ts•_d©asize_t
;

141 
	mSSP_FRAME_SPI
 = 0x00,

142 
	mSSP_FRAME_TI
 = 
BIT4
,

143 
	mSSP_FRAM_MICROWIRE
 = 
BIT5


144 } 
	ts•_‰ame_f‹m©_t
;

148 
	mSSP_CPOL_0_CPHA_0
 = 0x0,

149 
	mSSP_CPOL_1_CPHA_0
 = 
BIT6
,

150 
	mSSP_CPOL_0_CPHA_1
 = 
BIT7
,

151 
	mSSP_CPOL_1_CPHA_1
 = (
BIT6
|
BIT7
)

152 } 
	ts•_˝ﬁ_˝ha_t
;

159 
	mSSP_MODE_NORMAL
 = 0x0,

160 
	mSSP_MODE_LOOPBACK
 = 
BIT0


161 } 
	ts•_mode_t
;

164 
	#SSP_ENABLE
 
BIT1


	)

168 
	mSSP_MASTER
 = 0x0,

169 
	mSSP_SLAVE
 = 
BIT2


170 } 
	ts•_ma°î_¶ave_t
;

179 
	mSSP_SLAVE_OUT_ENABLE
 = 0x0,

180 
	mSSP_SLAVE_OUT_DISABLE
 = 
BIT3


181 } 
	ts•_¶ave_›ti⁄_t
;

183 
BEGIN_DECLS


185 
s•_dißbÀ
(
s•_num_t
 
s•_num
);

193 
s•_öô
(
s•_num_t
 
s•_num
,

194 
s•_d©asize_t
 
d©a_size
,

195 
s•_‰ame_f‹m©_t
 
‰ame_f‹m©
,

196 
s•_˝ﬁ_˝ha_t
 
˝ﬁ_˝ha_f‹m©
,

197 
uöt8_t
 
£rül_˛ock_øã
,

198 
uöt8_t
 
˛k_¥esˇÀ
,

199 
s•_mode_t
 
mode
,

200 
s•_ma°î_¶ave_t
 
ma°î_¶ave
,

201 
s•_¶ave_›ti⁄_t
 
¶ave_›ti⁄
);

203 
uöt16_t
 
s•_å™s„r
(
s•_num_t
 
s•_num
, uöt16_à
d©a
);

205 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/lpc43xx/timer.h

34 #i‚de‡
LPC43XX_TIMER_H


35 
	#LPC43XX_TIMER_H


	)

39 
	~<lib›ícm3/cm3/comm⁄.h
>

40 
	~<lib›ícm3/Õc43xx/mem‹ym≠.h
>

45 
	#TIMER0
 
TIMER0_BASE


	)

46 
	#TIMER1
 
TIMER1_BASE


	)

47 
	#TIMER2
 
TIMER2_BASE


	)

48 
	#TIMER3
 
TIMER3_BASE


	)

54 
	#TIMER_IR
(
timî
Ë
	`MMIO32
(—imîË+ 0x000)

	)

55 
	#TIMER0_IR
 
	`TIMER_IR
(
TIMER0
)

	)

56 
	#TIMER1_IR
 
	`TIMER_IR
(
TIMER1
)

	)

57 
	#TIMER2_IR
 
	`TIMER_IR
(
TIMER2
)

	)

58 
	#TIMER3_IR
 
	`TIMER_IR
(
TIMER3
)

	)

61 
	#TIMER_TCR
(
timî
Ë
	`MMIO32
(—imîË+ 0x004)

	)

62 
	#TIMER0_TCR
 
	`TIMER_TCR
(
TIMER0
)

	)

63 
	#TIMER1_TCR
 
	`TIMER_TCR
(
TIMER1
)

	)

64 
	#TIMER2_TCR
 
	`TIMER_TCR
(
TIMER2
)

	)

65 
	#TIMER3_TCR
 
	`TIMER_TCR
(
TIMER3
)

	)

68 
	#TIMER_TC
(
timî
Ë
	`MMIO32
(—imîË+ 0x008)

	)

69 
	#TIMER0_TC
 
	`TIMER_TC
(
TIMER0
)

	)

70 
	#TIMER1_TC
 
	`TIMER_TC
(
TIMER1
)

	)

71 
	#TIMER2_TC
 
	`TIMER_TC
(
TIMER2
)

	)

72 
	#TIMER3_TC
 
	`TIMER_TC
(
TIMER3
)

	)

75 
	#TIMER_PR
(
timî
Ë
	`MMIO32
(—imîË+ 0x00C)

	)

76 
	#TIMER0_PR
 
	`TIMER_PR
(
TIMER0
)

	)

77 
	#TIMER1_PR
 
	`TIMER_PR
(
TIMER1
)

	)

78 
	#TIMER2_PR
 
	`TIMER_PR
(
TIMER2
)

	)

79 
	#TIMER3_PR
 
	`TIMER_PR
(
TIMER3
)

	)

82 
	#TIMER_PC
(
timî
Ë
	`MMIO32
(—imîË+ 0x010)

	)

83 
	#TIMER0_PC
 
	`TIMER_PC
(
TIMER0
)

	)

84 
	#TIMER1_PC
 
	`TIMER_PC
(
TIMER1
)

	)

85 
	#TIMER2_PC
 
	`TIMER_PC
(
TIMER2
)

	)

86 
	#TIMER3_PC
 
	`TIMER_PC
(
TIMER3
)

	)

89 
	#TIMER_MCR
(
timî
Ë
	`MMIO32
(—imîË+ 0x014)

	)

90 
	#TIMER0_MCR
 
	`TIMER_MCR
(
TIMER0
)

	)

91 
	#TIMER1_MCR
 
	`TIMER_MCR
(
TIMER1
)

	)

92 
	#TIMER2_MCR
 
	`TIMER_MCR
(
TIMER2
)

	)

93 
	#TIMER3_MCR
 
	`TIMER_MCR
(
TIMER3
)

	)

96 
	#TIMER_MR0
(
timî
Ë
	`MMIO32
(—imîË+ 0x018)

	)

97 
	#TIMER0_MR0
 
	`TIMER_MR0
(
TIMER0
)

	)

98 
	#TIMER1_MR0
 
	`TIMER_MR0
(
TIMER1
)

	)

99 
	#TIMER2_MR0
 
	`TIMER_MR0
(
TIMER2
)

	)

100 
	#TIMER3_MR0
 
	`TIMER_MR0
(
TIMER3
)

	)

103 
	#TIMER_MR1
(
timî
Ë
	`MMIO32
(—imîË+ 0x01C)

	)

104 
	#TIMER0_MR1
 
	`TIMER_MR1
(
TIMER0
)

	)

105 
	#TIMER1_MR1
 
	`TIMER_MR1
(
TIMER1
)

	)

106 
	#TIMER2_MR1
 
	`TIMER_MR1
(
TIMER2
)

	)

107 
	#TIMER3_MR1
 
	`TIMER_MR1
(
TIMER3
)

	)

110 
	#TIMER_MR2
(
timî
Ë
	`MMIO32
(—imîË+ 0x020)

	)

111 
	#TIMER0_MR2
 
	`TIMER_MR2
(
TIMER0
)

	)

112 
	#TIMER1_MR2
 
	`TIMER_MR2
(
TIMER1
)

	)

113 
	#TIMER2_MR2
 
	`TIMER_MR2
(
TIMER2
)

	)

114 
	#TIMER3_MR2
 
	`TIMER_MR2
(
TIMER3
)

	)

117 
	#TIMER_MR3
(
timî
Ë
	`MMIO32
(—imîË+ 0x024)

	)

118 
	#TIMER0_MR3
 
	`TIMER_MR3
(
TIMER0
)

	)

119 
	#TIMER1_MR3
 
	`TIMER_MR3
(
TIMER1
)

	)

120 
	#TIMER2_MR3
 
	`TIMER_MR3
(
TIMER2
)

	)

121 
	#TIMER3_MR3
 
	`TIMER_MR3
(
TIMER3
)

	)

124 
	#TIMER_CCR
(
timî
Ë
	`MMIO32
(—imîË+ 0x028)

	)

125 
	#TIMER0_CCR
 
	`TIMER_CCR
(
TIMER0
)

	)

126 
	#TIMER1_CCR
 
	`TIMER_CCR
(
TIMER1
)

	)

127 
	#TIMER2_CCR
 
	`TIMER_CCR
(
TIMER2
)

	)

128 
	#TIMER3_CCR
 
	`TIMER_CCR
(
TIMER3
)

	)

131 
	#TIMER_CR0
(
timî
Ë
	`MMIO32
(—imîË+ 0x02C)

	)

132 
	#TIMER0_CR0
 
	`TIMER_CR0
(
TIMER0
)

	)

133 
	#TIMER1_CR0
 
	`TIMER_CR0
(
TIMER1
)

	)

134 
	#TIMER2_CR0
 
	`TIMER_CR0
(
TIMER2
)

	)

135 
	#TIMER3_CR0
 
	`TIMER_CR0
(
TIMER3
)

	)

138 
	#TIMER_CR1
(
timî
Ë
	`MMIO32
(—imîË+ 0x030)

	)

139 
	#TIMER0_CR1
 
	`TIMER_CR1
(
TIMER0
)

	)

140 
	#TIMER1_CR1
 
	`TIMER_CR1
(
TIMER1
)

	)

141 
	#TIMER2_CR1
 
	`TIMER_CR1
(
TIMER2
)

	)

142 
	#TIMER3_CR1
 
	`TIMER_CR1
(
TIMER3
)

	)

145 
	#TIMER_CR2
(
timî
Ë
	`MMIO32
(—imîË+ 0x034)

	)

146 
	#TIMER0_CR2
 
	`TIMER_CR2
(
TIMER0
)

	)

147 
	#TIMER1_CR2
 
	`TIMER_CR2
(
TIMER1
)

	)

148 
	#TIMER2_CR2
 
	`TIMER_CR2
(
TIMER2
)

	)

149 
	#TIMER3_CR2
 
	`TIMER_CR2
(
TIMER3
)

	)

152 
	#TIMER_CR3
(
timî
Ë
	`MMIO32
(—imîË+ 0x038)

	)

153 
	#TIMER0_CR3
 
	`TIMER_CR3
(
TIMER0
)

	)

154 
	#TIMER1_CR3
 
	`TIMER_CR3
(
TIMER1
)

	)

155 
	#TIMER2_CR3
 
	`TIMER_CR3
(
TIMER2
)

	)

156 
	#TIMER3_CR3
 
	`TIMER_CR3
(
TIMER3
)

	)

159 
	#TIMER_EMR
(
timî
Ë
	`MMIO32
(—imîË+ 0x03C)

	)

160 
	#TIMER0_EMR
 
	`TIMER_EMR
(
TIMER0
)

	)

161 
	#TIMER1_EMR
 
	`TIMER_EMR
(
TIMER1
)

	)

162 
	#TIMER2_EMR
 
	`TIMER_EMR
(
TIMER2
)

	)

163 
	#TIMER3_EMR
 
	`TIMER_EMR
(
TIMER3
)

	)

166 
	#TIMER_CTCR
(
timî
Ë
	`MMIO32
(—imîË+ 0x070)

	)

167 
	#TIMER0_CTCR
 
	`TIMER_CTCR
(
TIMER0
)

	)

168 
	#TIMER1_CTCR
 
	`TIMER_CTCR
(
TIMER1
)

	)

169 
	#TIMER2_CTCR
 
	`TIMER_CTCR
(
TIMER2
)

	)

170 
	#TIMER3_CTCR
 
	`TIMER_CTCR
(
TIMER3
)

	)

174 
	#TIMER_IR_MR0INT
 (1 << 0)

	)

175 
	#TIMER_IR_MR1INT
 (1 << 1)

	)

176 
	#TIMER_IR_MR2INT
 (1 << 2)

	)

177 
	#TIMER_IR_MR3INT
 (1 << 3)

	)

178 
	#TIMER_IR_CR0INT
 (1 << 4)

	)

179 
	#TIMER_IR_CR1INT
 (1 << 5)

	)

180 
	#TIMER_IR_CR2INT
 (1 << 6)

	)

181 
	#TIMER_IR_CR3INT
 (1 << 7)

	)

185 
	#TIMER_TCR_CEN
 (1 << 0)

	)

186 
	#TIMER_TCR_CRST
 (1 << 1)

	)

190 
	#TIMER_MCR_MR0I
 (1 << 0)

	)

191 
	#TIMER_MCR_MR0R
 (1 << 1)

	)

192 
	#TIMER_MCR_MR0S
 (1 << 2)

	)

193 
	#TIMER_MCR_MR1I
 (1 << 3)

	)

194 
	#TIMER_MCR_MR1R
 (1 << 4)

	)

195 
	#TIMER_MCR_MR1S
 (1 << 5)

	)

196 
	#TIMER_MCR_MR2I
 (1 << 6)

	)

197 
	#TIMER_MCR_MR2R
 (1 << 7)

	)

198 
	#TIMER_MCR_MR2S
 (1 << 8)

	)

199 
	#TIMER_MCR_MR3I
 (1 << 9)

	)

200 
	#TIMER_MCR_MR3R
 (1 << 10)

	)

201 
	#TIMER_MCR_MR3S
 (1 << 11)

	)

205 
	#TIMER_CCR_CAP0RE
 (1 << 0)

	)

206 
	#TIMER_CCR_CAP0FE
 (1 << 1)

	)

207 
	#TIMER_CCR_CAP0I
 (1 << 2)

	)

208 
	#TIMER_CCR_CAP1RE
 (1 << 3)

	)

209 
	#TIMER_CCR_CAP1FE
 (1 << 4)

	)

210 
	#TIMER_CCR_CAP1I
 (1 << 5)

	)

211 
	#TIMER_CCR_CAP2RE
 (1 << 6)

	)

212 
	#TIMER_CCR_CAP2FE
 (1 << 7)

	)

213 
	#TIMER_CCR_CAP2I
 (1 << 8)

	)

214 
	#TIMER_CCR_CAP3RE
 (1 << 9)

	)

215 
	#TIMER_CCR_CAP3FE
 (1 << 10)

	)

216 
	#TIMER_CCR_CAP3I
 (1 << 11)

	)

220 
	#TIMER_EMR_EM0
 (1 << 0)

	)

221 
	#TIMER_EMR_EM1
 (1 << 1)

	)

222 
	#TIMER_EMR_EM2
 (1 << 2)

	)

223 
	#TIMER_EMR_EM3
 (1 << 3)

	)

224 
	#TIMER_EMR_EMC0_SHIFT
 4

	)

225 
	#TIMER_EMR_EMC0_MASK
 (0x3 << 
TIMER_EMR_EMC0_SHIFT
)

	)

226 
	#TIMER_EMR_EMC1_SHIFT
 6

	)

227 
	#TIMER_EMR_EMC1_MASK
 (0x3 << 
TIMER_EMR_EMC1_SHIFT
)

	)

228 
	#TIMER_EMR_EMC2_SHIFT
 8

	)

229 
	#TIMER_EMR_EMC2_MASK
 (0x3 << 
TIMER_EMR_EMC2_SHIFT
)

	)

230 
	#TIMER_EMR_EMC3_SHIFT
 10

	)

231 
	#TIMER_EMR_EMC3_MASK
 (0x3 << 
TIMER_EMR_EMC3_SHIFT
)

	)

233 
	#TIMER_EMR_EMC_NOTHING
 0x0

	)

234 
	#TIMER_EMR_EMC_CLEAR
 0x1

	)

235 
	#TIMER_EMR_EMC_SET
 0x2

	)

236 
	#TIMER_EMR_EMC_TOGGLE
 0x3

	)

240 
	#TIMER_CTCR_MODE_TIMER
 (0x0 << 0)

	)

241 
	#TIMER_CTCR_MODE_COUNTER_RISING
 (0x1 << 0)

	)

242 
	#TIMER_CTCR_MODE_COUNTER_FALLING
 (0x2 << 0)

	)

243 
	#TIMER_CTCR_MODE_COUNTER_BOTH
 (0x3 << 0)

	)

244 
	#TIMER_CTCR_MODE_MASK
 (0x3 << 0)

	)

246 
	#TIMER_CTCR_CINSEL_CAPN_0
 (0x0 << 2)

	)

247 
	#TIMER_CTCR_CINSEL_CAPN_1
 (0x1 << 2)

	)

248 
	#TIMER_CTCR_CINSEL_CAPN_2
 (0x2 << 2)

	)

249 
	#TIMER_CTCR_CINSEL_CAPN_3
 (0x3 << 2)

	)

250 
	#TIMER_CTCR_CINSEL_MASK
 (0x3 << 2)

	)

254 
BEGIN_DECLS


256 
timî_ª£t
(
uöt32_t
 
timî_≥rùhîÆ
);

257 
timî_íabÀ_cou¡î
(
uöt32_t
 
timî_≥rùhîÆ
);

258 
timî_dißbÀ_cou¡î
(
uöt32_t
 
timî_≥rùhîÆ
);

259 
uöt32_t
 
timî_gë_cou¡î
(uöt32_à
timî_≥rùhîÆ
);

260 
timî_£t_cou¡î
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
cou¡
);

261 
uöt32_t
 
timî_gë_¥esˇÀr
(uöt32_à
timî_≥rùhîÆ
);

262 
timî_£t_¥esˇÀr
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
¥esˇÀr
);

263 
timî_£t_mode
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
mode
);

264 
timî_£t_cou¡_öput
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
öput
);

266 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/lpc43xx/uart.h

20 #i‚de‡
LPC43XX_UART_H


21 
	#LPC43XX_UART_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

24 
	~<lib›ícm3/Õc43xx/mem‹ym≠.h
>

29 
	#UART0
 
USART0_BASE


	)

30 
	#UART1
 
UART1_BASE


	)

31 
	#UART2
 
USART2_BASE


	)

32 
	#UART3
 
USART3_BASE


	)

37 
	#UART_RBR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x000Ë

	)

40 
	#UART_THR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x000Ë

	)

43 
	#UART_DLL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x000Ë

	)

46 
	#UART_DLM
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x004Ë

	)

49 
	#UART_IER
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x004)

	)

52 
	#UART_IIR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x008)

	)

55 
	#UART_FCR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x008)

	)

58 
	#UART_LCR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00C)

	)

63 
	#UART_LSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x014)

	)

66 
	#UART_ACR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x020)

	)

69 
	#UART_ICR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x024)

	)

72 
	#UART_FDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x028)

	)

75 
	#UART_OSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x02C)

	)

78 
	#UART_HDEN
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x040)

	)

81 
	#UART_SCICTRL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x048)

	)

84 
	#UART_RS485CTRL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x04C)

	)

87 
	#UART_RS485ADRMATCH
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x050)

	)

90 
	#UART_RS485DLY
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x054)

	)

93 
	#UART_SYNCCTRL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x058)

	)

96 
	#UART_TER
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x05C)

	)

103 
	#UART_RBR_MASKBIT
 ((
uöt8_t
)0xFF)

	)

109 
	#UART_THR_MASKBIT
 ((
uöt8_t
)0xFF)

	)

115 
	#UART_LOAD_DLL
(
div
Ë((divË& 0xFF)

	)

118 
	#UART_DLL_MASKBIT
 ((
uöt8_t
)0xFF)

	)

124 
	#UART_DLM_MASKBIT
 ((
uöt8_t
)0xFF)

	)

127 
	#UART_LOAD_DLM
(
div
Ë(((divË>> 8Ë& 0xFF)

	)

133 
	#UART_IER_RBRINT_EN
 (1 << 0)

	)

135 
	#UART_IER_THREINT_EN
 (1 << 1)

	)

137 
	#UART_IER_RLSINT_EN
 (1 << 2)

	)

139 
	#UART1_IER_MSINT_EN
 (1 << 3)

	)

141 
	#UART1_IER_CTSINT_EN
 (1 << 7)

	)

143 
	#UART_IER_ABEOINT_EN
 (1 << 8)

	)

145 
	#UART_IER_ABTOINT_EN
 (1 << 9)

	)

147 
	#UART_IER_BITMASK
 ((
uöt32_t
)(0x307))

	)

149 
	#UART1_IER_BITMASK
 ((
uöt32_t
)(0x38F))

	)

156 
	#UART_IIR_INTSTAT_PEND
 (1 << 0)

	)

158 
	#UART1_IIR_INTID_MODEM
 (0 << 1)

	)

160 
	#UART_IIR_INTID_THRE
 (1 << 1)

	)

162 
	#UART_IIR_INTID_RDA
 (2 << 1)

	)

164 
	#UART_IIR_INTID_RLS
 (3 << 1)

	)

166 
	#UART_IIR_INTID_CTI
 (6 << 1)

	)

168 
	#UART_IIR_INTID_MASK
 (7 << 1)

	)

170 
	#UART_IIR_FIFO_EN
 (3 << 6)

	)

172 
	#UART_IIR_ABEO_INT
 (1 << 8)

	)

174 
	#UART_IIR_ABTO_INT
 (1 << 9)

	)

176 
	#UART_IIR_BITMASK
 ((
uöt32_t
)(0x3CF))

	)

182 
	#UART_FCR_FIFO_EN
 (1 << 0)

	)

184 
	#UART_FCR_RX_RS
 (1 << 1)

	)

186 
	#UART_FCR_TX_RS
 (1 << 2)

	)

188 
	#UART_FCR_DMAMODE_SEL
 (1 << 3)

	)

190 
	#UART_FCR_TRG_LEV0
 (0 << 6)

	)

192 
	#UART_FCR_TRG_LEV1
 (1 << 6)

	)

194 
	#UART_FCR_TRG_LEV2
 (2 << 6)

	)

196 
	#UART_FCR_TRG_LEV3
 (3 << 6)

	)

198 
	#UART_FCR_BITMASK
 ((
uöt8_t
)(0xCF))

	)

199 
	#UART_TX_FIFO_SIZE
 (16)

	)

205 
	#UART_LCR_WLEN5
 (0 << 0)

	)

207 
	#UART_LCR_WLEN6
 (1 << 0)

	)

209 
	#UART_LCR_WLEN7
 (2 << 0)

	)

211 
	#UART_LCR_WLEN8
 (3 << 0)

	)

213 
	#UART_LCR_ONE_STOPBIT
 (0 << 2)

	)

215 
	#UART_LCR_TWO_STOPBIT
 (1 << 2)

	)

218 
	#UART_LCR_NO_PARITY
 (0 << 3)

	)

220 
	#UART_LCR_PARITY_EN
 (1 << 3)

	)

222 
	#UART_LCR_PARITY_ODD
 (0 << 4)

	)

224 
	#UART_LCR_PARITY_EVEN
 (1 << 4)

	)

226 
	#UART_LCR_PARITY_SP_1
 (1 << 5)

	)

228 
	#UART_LCR_PARITY_SP_0
 ((1 << 5Ë| (1 << 4))

	)

230 
	#UART_LCR_BREAK_EN
 (1 << 6)

	)

232 
	#UART_LCR_DLAB_EN
 (1 << 7)

	)

234 
	#UART_LCR_BITMASK
 ((
uöt8_t
)(0xFF))

	)

240 
	#UART_LSR_RDR
 (1 << 0)

	)

242 
	#UART_LSR_OE
 (1 << 1)

	)

244 
	#UART_LSR_PE
 (1 << 2)

	)

246 
	#UART_LSR_FE
 (1 << 3)

	)

248 
	#UART_LSR_BI
 (1 << 4)

	)

250 
	#UART_LSR_THRE
 (1 << 5)

	)

252 
	#UART_LSR_TEMT
 (1 << 6)

	)

254 
	#UART_LSR_RXFE
 (1 << 7)

	)

256 
	#UART_LSR_BITMASK
 ((
uöt8_t
)(0xFF))

	)

257 
	#UART_LSR_ERROR_MASK
 \

258 (
UART_LSR_OE
 | 
UART_LSR_PE
 | 
UART_LSR_FE
 | 
UART_LSR_BI
 | 
UART_LSR_RXFE
)

	)

265 
	#UART_SCR_BIMASK
 ((
uöt8_t
)(0xFF))

	)

272 
	#UART_ACR_START
 (1 << 0)

	)

274 
	#UART_ACR_MODE
 (1 << 1)

	)

276 
	#UART_ACR_AUTO_RESTART
 (1 << 2)

	)

278 
	#UART_ACR_ABEOINT_CLR
 (1 << 8)

	)

280 
	#UART_ACR_ABTOINT_CLR
 (1 << 9)

	)

282 
	#UART_ACR_BITMASK
 ((
uöt32_t
)(0x307))

	)

288 
	#UART_ICR_IRDAEN
 (1 << 0)

	)

290 
	#UART_ICR_IRDAINV
 (1 << 1)

	)

292 
	#UART_ICR_FIXPULSE_EN
 (1 << 2)

	)

294 
	#UART_ICR_PULSEDIV
(
n
Ë((
uöt32_t
)((“)&0x07)<<3))

	)

296 
	#UART_ICR_BITMASK
 ((
uöt32_t
)(0x3F))

	)

302 
	#UART_HDEN_HDEN
 (1 << 0)

	)

308 
	#UART_SCICTRL_SCIEN
 (1 << 0)

	)

310 
	#UART_SCICTRL_NACKDIS
 (1 << 1)

	)

312 
	#UART_SCICTRL_PROTSEL_T1
 (1 << 2)

	)

314 
	#UART_SCICTRL_TXRETRY
(
n
Ë((
uöt32_t
)((“)&0x07)<<5))

	)

316 
	#UART_SCICTRL_GUARDTIME
(
n
Ë((
uöt32_t
)((“)&0xFF)<<8))

	)

322 
	#UART_SYNCCTRL_SYNC
 (1 << 0)

	)

324 
	#UART_SYNCCTRL_CSRC_MASTER
 (1 << 1)

	)

326 
	#UART_SYNCCTRL_FES
 (1 << 2)

	)

328 
	#UART_SYNCCTRL_TSBYPASS
 (1 << 3)

	)

330 
	#UART_SYNCCTRL_CSCEN
 (1 << 4)

	)

332 
	#UART_SYNCCTRL_NOSTARTSTOP
 (1 << 5)

	)

334 
	#UART_SYNCCTRL_CCCLR
 (1 << 6)

	)

341 
	#UART_FDR_DIVADDVAL
(
n
Ë((
uöt32_t
)(“)&0x0F))

	)

343 
	#UART_FDR_MULVAL
(
n
Ë((
uöt32_t
)((“)<<4)&0xF0))

	)

345 
	#UART_FDR_BITMASK
 ((
uöt32_t
)(0xFF))

	)

351 
	#UART_TER_TXEN
 (1 << 0Ë

	)

357 
	#UART_FIFOLVL_RX
(
n
Ë((
uöt32_t
)(“)&0x0F))

	)

359 
	#UART_FIFOLVL_TX
(
n
Ë((
uöt32_t
)((“)>>8)&0x0F))

	)

361 
	#UART_FIFOLVL_BITMASK
 ((
uöt32_t
)(0x0F0F))

	)

371 
	mUART_DATABIT_5
 = 
UART_LCR_WLEN5
,

372 
	mUART_DATABIT_6
 = 
UART_LCR_WLEN6
,

373 
	mUART_DATABIT_7
 = 
UART_LCR_WLEN7
,

374 
	mUART_DATABIT_8
 = 
UART_LCR_WLEN8


375 } 
	tu¨t_d©abô_t
;

382 
	mUART_STOPBIT_1
 = 
UART_LCR_ONE_STOPBIT
,

384 
	mUART_STOPBIT_2
 = 
UART_LCR_TWO_STOPBIT


385 } 
	tu¨t_°›bô_t
;

392 
	mUART_PARITY_NONE
 = 
UART_LCR_NO_PARITY
,

394 
	mUART_PARITY_ODD
 = (
UART_LCR_PARITY_ODD
 | 
UART_LCR_PARITY_EN
),

396 
	mUART_PARITY_EVEN
 = (
UART_LCR_PARITY_EVEN
 | 
UART_LCR_PARITY_EN
),

398 
	mUART_PARITY_SP_1
 = (
UART_LCR_PARITY_SP_1
 | 
UART_LCR_PARITY_EN
),

400 
	mUART_PARITY_SP_0
 = (
UART_LCR_PARITY_SP_0
 | 
UART_LCR_PARITY_EN
)

401 } 
	tu¨t_∑rôy_t
;

404 
	mUART0_NUM
 = 
UART0
,

405 
	mUART1_NUM
 = 
UART1
,

406 
	mUART2_NUM
 = 
UART2
,

407 
	mUART3_NUM
 = 
UART3


408 } 
	tu¨t_num_t
;

411 
	mUART_NO_ERROR
 = 0,

412 
	mUART_TIMEOUT_ERROR
 = 1

413 } 
	tu¨t_îr‹_t
;

416 
	mUART_RX_NO_DATA
 = 0,

417 
	mUART_RX_DATA_READY
 = 1,

418 
	mUART_RX_DATA_ERROR
 = 2

419 } 
	tu¨t_rx_d©a_ªady_t
;

423 
BEGIN_DECLS


426 
u¨t_öô
(
u¨t_num_t
 
u¨t_num
, 
u¨t_d©abô_t
 
d©a_nb_bôs
,

427 
u¨t_°›bô_t
 
d©a_nb_°›
, 
u¨t_∑rôy_t
 
d©a_∑rôy
,

428 
uöt16_t
 
u¨t_divis‹
, 
uöt8_t
 
u¨t_divaddvÆ
, uöt8_à
u¨t_mulvÆ
);

430 
u¨t_rx_d©a_ªady_t
 
u¨t_rx_d©a_ªady
(
u¨t_num_t
 
u¨t_num
);

431 
uöt8_t
 
u¨t_ªad
(
u¨t_num_t
 
u¨t_num
);

432 
uöt8_t
 
u¨t_ªad_timeout
(
u¨t_num_t
 
u¨t_num
, 
uöt32_t
 
rx_timeout_nb_cy˛es
,

433 
u¨t_îr‹_t
 *
îr‹
);

434 
u¨t_wrôe
(
u¨t_num_t
 
u¨t_num
, 
uöt8_t
 
d©a
);

436 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/lpc43xx/usb.h

20 #i‚de‡
LPC43XX_USB_H


21 
	#LPC43XX_USB_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

24 
	~<lib›ícm3/Õc43xx/mem‹ym≠.h
>

26 
	#BIT_MASK
(
ba£_«me
) \

27 (((1 << 
ba£_«me
##
_WIDTH
Ë- 1Ë<< ba£_«me##
_SHIFT
)

	)

28 
	#BIT_ARG
(
ba£_«me
, 
x
Ë((xË<< ba£_«me##
_SHIFT
)

	)

38 
usb_å™s„r_des¸ùt‹_t
 
	tusb_å™s„r_des¸ùt‹_t
;

39 
	susb_å™s„r_des¸ùt‹_t
 {

40 vﬁ©ûê
usb_å™s„r_des¸ùt‹_t
 *
	m√xt_dtd_poöãr
;

41 vﬁ©ûê
uöt32_t
 
	mtŸÆ_byãs
;

42 vﬁ©ûê
uöt32_t
 
	mbuf„r_poöãr_∑ge
[5];

43 vﬁ©ûê
uöt32_t
 
	m_ª£rved
;

46 
	#USB_TD_NEXT_DTD_POINTER_TERMINATE_SHIFT
 (0)

	)

47 
	#USB_TD_NEXT_DTD_POINTER_TERMINATE
 \

48 ((vﬁ©ûê
usb_å™s„r_des¸ùt‹_t
 *) \

49 (1 << 
USB_TD_NEXT_DTD_POINTER_TERMINATE_SHIFT
))

	)

51 
	#USB_TD_DTD_TOKEN_TOTAL_BYTES_SHIFT
 (16)

	)

52 
	#USB_TD_DTD_TOKEN_TOTAL_BYTES_WIDTH
 (15)

	)

53 
	#USB_TD_DTD_TOKEN_TOTAL_BYTES_MASK
 
	`BIT_MASK
(
USB_TD_DTD_TOKEN_TOTAL_BYTES
)

	)

54 
	#USB_TD_DTD_TOKEN_TOTAL_BYTES
(
x
Ë
	`BIT_ARG
(
USB_TD_DTD_TOKEN_TOTAL_BYTES
, (x))

	)

56 
	#USB_TD_DTD_TOKEN_IOC_SHIFT
 (15)

	)

57 
	#USB_TD_DTD_TOKEN_IOC
 (1 << 
USB_TD_DTD_TOKEN_IOC_SHIFT
)

	)

59 
	#USB_TD_DTD_TOKEN_MULTO_SHIFT
 (10)

	)

60 
	#USB_TD_DTD_TOKEN_MULTO_WIDTH
 (2)

	)

61 
	#USB_TD_DTD_TOKEN_MULTO_MASK
 
	`BIT_MASK
(
USB_TD_DTD_TOKEN_MULTO
)

	)

62 
	#USB_TD_DTD_TOKEN_MULTO
(
x
Ë
	`BIT_ARG
(
USB_TD_DTD_TOKEN_MULTO
, (x))

	)

64 
	#USB_TD_DTD_TOKEN_STATUS_ACTIVE_SHIFT
 (7)

	)

65 
	#USB_TD_DTD_TOKEN_STATUS_ACTIVE
 \

66 (1 << 
USB_TD_DTD_TOKEN_STATUS_ACTIVE_SHIFT
)

	)

68 
	#USB_TD_DTD_TOKEN_STATUS_HALTED_SHIFT
 (6)

	)

69 
	#USB_TD_DTD_TOKEN_STATUS_HALTED
 \

70 (1 << 
USB_TD_DTD_TOKEN_STATUS_HALTED_SHIFT
)

	)

72 
	#USB_TD_DTD_TOKEN_STATUS_BUFFER_ERROR_SHIFT
 (5)

	)

73 
	#USB_TD_DTD_TOKEN_STATUS_BUFFER_ERROR
 \

74 (1 << 
USB_TD_DTD_TOKEN_STATUS_BUFFER_ERROR_SHIFT
)

	)

76 
	#USB_TD_DTD_TOKEN_STATUS_TRANSACTION_ERROR_SHIFT
 (3)

	)

77 
	#USB_TD_DTD_TOKEN_STATUS_TRANSACTION_ERROR
 \

78 (1 << 
USB_TD_DTD_TOKEN_STATUS_TRANSACTION_ERROR_SHIFT
)

	)

84 vﬁ©ûê
uöt32_t
 
	mˇ∑bûôõs
;

85 vﬁ©ûê
usb_å™s„r_des¸ùt‹_t
 *
	mcuºít_dtd_poöãr
;

86 vﬁ©ûê
usb_å™s„r_des¸ùt‹_t
 *
	m√xt_dtd_poöãr
;

87 vﬁ©ûê
uöt32_t
 
	mtŸÆ_byãs
;

88 vﬁ©ûê
uöt32_t
 
	mbuf„r_poöãr_∑ge
[5];

89 vﬁ©ûê
uöt32_t
 
	m_ª£rved_0
;

90 vﬁ©ûê
uöt8_t
 
	m£tup
[8];

91 vﬁ©ûê
uöt32_t
 
	m_ª£rved_1
[4];

92 } 
	tusb_queue_hód_t
;

94 
	#USB_QH_CAPABILITIES_IOS_SHIFT
 (15)

	)

95 
	#USB_QH_CAPABILITIES_IOS
 (1 << 
USB_QH_CAPABILITIES_IOS_SHIFT
)

	)

97 
	#USB_QH_CAPABILITIES_MPL_SHIFT
 (16)

	)

98 
	#USB_QH_CAPABILITIES_MPL_WIDTH
 (11)

	)

99 
	#USB_QH_CAPABILITIES_MPL_MASK
 
	`BIT_MASK
(
USB_QH_CAPABILITIES_MPL
)

	)

100 
	#USB_QH_CAPABILITIES_MPL
(
x
Ë
	`BIT_ARG
(
USB_QH_CAPABILITIES_MPL
, (x))

	)

102 
	#USB_QH_CAPABILITIES_ZLT_SHIFT
 (29)

	)

103 
	#USB_QH_CAPABILITIES_ZLT
 (1 << 
USB_QH_CAPABILITIES_ZLT_SHIFT
)

	)

105 
	#USB_QH_CAPABILITIES_MULT_SHIFT
 (30)

	)

106 
	#USB_QH_CAPABILITIES_MULT_WIDTH
 (2)

	)

107 
	#USB_QH_CAPABILITIES_MULT_MASK
 
	`BIT_MASK
(
USB_QH_CAPABILITIES_MULT
)

	)

108 
	#USB_QH_CAPABILITIES_MULT
(
x
Ë
	`BIT_ARG
(
USB_QH_CAPABILITIES_MULT
, (x))

	)

115 
	#USB0_CAPLENGTH
 
	`MMIO32
(
USB0_BASE
 + 0x100)

	)

118 
	#USB0_HCSPARAMS
 
	`MMIO32
(
USB0_BASE
 + 0x104)

	)

121 
	#USB0_HCCPARAMS
 
	`MMIO32
(
USB0_BASE
 + 0x108)

	)

124 
	#USB0_DCIVERSION
 
	`MMIO32
(
USB0_BASE
 + 0x120)

	)

127 
	#USB0_DCCPARAMS
 
	`MMIO32
(
USB0_BASE
 + 0x124)

	)

133 
	#USB0_USBCMD_D
 
	`MMIO32
(
USB0_BASE
 + 0x140)

	)

136 
	#USB0_USBCMD_H
 
	`MMIO32
(
USB0_BASE
 + 0x140)

	)

139 
	#USB0_USBSTS_D
 
	`MMIO32
(
USB0_BASE
 + 0x144)

	)

142 
	#USB0_USBSTS_H
 
	`MMIO32
(
USB0_BASE
 + 0x144)

	)

145 
	#USB0_USBINTR_D
 
	`MMIO32
(
USB0_BASE
 + 0x148)

	)

148 
	#USB0_USBINTR_H
 
	`MMIO32
(
USB0_BASE
 + 0x148)

	)

151 
	#USB0_FRINDEX_D
 
	`MMIO32
(
USB0_BASE
 + 0x14C)

	)

154 
	#USB0_FRINDEX_H
 
	`MMIO32
(
USB0_BASE
 + 0x14C)

	)

157 
	#USB0_DEVICEADDR
 
	`MMIO32
(
USB0_BASE
 + 0x154)

	)

160 
	#USB0_PERIODICLISTBASE
 
	`MMIO32
(
USB0_BASE
 + 0x154)

	)

163 
	#USB0_ENDPOINTLISTADDR
 
	`MMIO32
(
USB0_BASE
 + 0x158)

	)

166 
	#USB0_ASYNCLISTADDR
 
	`MMIO32
(
USB0_BASE
 + 0x158)

	)

169 
	#USB0_TTCTRL
 
	`MMIO32
(
USB0_BASE
 + 0x15C)

	)

172 
	#USB0_BURSTSIZE
 
	`MMIO32
(
USB0_BASE
 + 0x160)

	)

175 
	#USB0_TXFILLTUNING
 
	`MMIO32
(
USB0_BASE
 + 0x164)

	)

178 
	#USB0_BINTERVAL
 
	`MMIO32
(
USB0_BASE
 + 0x174)

	)

181 
	#USB0_ENDPTNAK
 
	`MMIO32
(
USB0_BASE
 + 0x178)

	)

184 
	#USB0_ENDPTNAKEN
 
	`MMIO32
(
USB0_BASE
 + 0x17C)

	)

187 
	#USB0_PORTSC1_D
 
	`MMIO32
(
USB0_BASE
 + 0x184)

	)

190 
	#USB0_PORTSC1_H
 
	`MMIO32
(
USB0_BASE
 + 0x184)

	)

193 
	#USB0_OTGSC
 
	`MMIO32
(
USB0_BASE
 + 0x1A4)

	)

196 
	#USB0_USBMODE_D
 
	`MMIO32
(
USB0_BASE
 + 0x1A8)

	)

199 
	#USB0_USBMODE_H
 
	`MMIO32
(
USB0_BASE
 + 0x1A8)

	)

205 
	#USB0_ENDPTSETUPSTAT
 
	`MMIO32
(
USB0_BASE
 + 0x1AC)

	)

208 
	#USB0_ENDPTPRIME
 
	`MMIO32
(
USB0_BASE
 + 0x1B0)

	)

211 
	#USB0_ENDPTFLUSH
 
	`MMIO32
(
USB0_BASE
 + 0x1B4)

	)

214 
	#USB0_ENDPTSTAT
 
	`MMIO32
(
USB0_BASE
 + 0x1B8)

	)

217 
	#USB0_ENDPTCOMPLETE
 
	`MMIO32
(
USB0_BASE
 + 0x1BC)

	)

220 
	#USB0_ENDPTCTRL
(
logiˇl_ï
Ë
	`MMIO32
(
USB0_BASE
 + 0x1C0 + \

221 ((
logiˇl_ï
Ë* 4))

	)

224 
	#USB0_ENDPTCTRL0
 
	`USB0_ENDPTCTRL
(0)

	)

227 
	#USB0_ENDPTCTRL1
 
	`USB0_ENDPTCTRL
(1)

	)

230 
	#USB0_ENDPTCTRL2
 
	`USB0_ENDPTCTRL
(2)

	)

233 
	#USB0_ENDPTCTRL3
 
	`USB0_ENDPTCTRL
(3)

	)

236 
	#USB0_ENDPTCTRL4
 
	`USB0_ENDPTCTRL
(4)

	)

239 
	#USB0_ENDPTCTRL5
 
	`USB0_ENDPTCTRL
(5)

	)

245 
	#USB0_CAPLENGTH_CAPLENGTH_SHIFT
 (0)

	)

246 
	#USB0_CAPLENGTH_CAPLENGTH_MASK
 (0xf‡<< 
USB0_CAPLENGTH_CAPLENGTH_SHIFT
)

	)

247 
	#USB0_CAPLENGTH_CAPLENGTH
(
x
Ë((xË<< 
USB0_CAPLENGTH_CAPLENGTH_SHIFT
)

	)

251 
	#USB0_CAPLENGTH_HCIVERSION_SHIFT
 (8)

	)

252 
	#USB0_CAPLENGTH_HCIVERSION_MASK
 \

253 (0xfff‡<< 
USB0_CAPLENGTH_HCIVERSION_SHIFT
)

	)

254 
	#USB0_CAPLENGTH_HCIVERSION
(
x
Ë((xË<< 
USB0_CAPLENGTH_HCIVERSION_SHIFT
)

	)

259 
	#USB0_HCSPARAMS_N_PORTS_SHIFT
 (0)

	)

260 
	#USB0_HCSPARAMS_N_PORTS_MASK
 (0x‡<< 
USB0_HCSPARAMS_N_PORTS_SHIFT
)

	)

261 
	#USB0_HCSPARAMS_N_PORTS
(
x
Ë((xË<< 
USB0_HCSPARAMS_N_PORTS_SHIFT
)

	)

264 
	#USB0_HCSPARAMS_PPC_SHIFT
 (4)

	)

265 
	#USB0_HCSPARAMS_PPC
 (1 << 
USB0_HCSPARAMS_PPC_SHIFT
)

	)

268 
	#USB0_HCSPARAMS_N_PCC_SHIFT
 (8)

	)

269 
	#USB0_HCSPARAMS_N_PCC_MASK
 (0x‡<< 
USB0_HCSPARAMS_N_PCC_SHIFT
)

	)

270 
	#USB0_HCSPARAMS_N_PCC
(
x
Ë((xË<< 
USB0_HCSPARAMS_N_PCC_SHIFT
)

	)

273 
	#USB0_HCSPARAMS_N_CC_SHIFT
 (12)

	)

274 
	#USB0_HCSPARAMS_N_CC_MASK
 (0x‡<< 
USB0_HCSPARAMS_N_CC_SHIFT
)

	)

275 
	#USB0_HCSPARAMS_N_CC
(
x
Ë((xË<< 
USB0_HCSPARAMS_N_CC_SHIFT
)

	)

278 
	#USB0_HCSPARAMS_PI_SHIFT
 (16)

	)

279 
	#USB0_HCSPARAMS_PI
 (1 << 
USB0_HCSPARAMS_PI_SHIFT
)

	)

282 
	#USB0_HCSPARAMS_N_PTT_SHIFT
 (20)

	)

283 
	#USB0_HCSPARAMS_N_PTT_MASK
 (0x‡<< 
USB0_HCSPARAMS_N_PTT_SHIFT
)

	)

284 
	#USB0_HCSPARAMS_N_PTT
(
x
Ë((xË<< 
USB0_HCSPARAMS_N_PTT_SHIFT
)

	)

287 
	#USB0_HCSPARAMS_N_TT_SHIFT
 (24)

	)

288 
	#USB0_HCSPARAMS_N_TT_MASK
 (0x‡<< 
USB0_HCSPARAMS_N_TT_SHIFT
)

	)

289 
	#USB0_HCSPARAMS_N_TT
(
x
Ë((xË<< 
USB0_HCSPARAMS_N_TT_SHIFT
)

	)

294 
	#USB0_HCCPARAMS_ADC_SHIFT
 (0)

	)

295 
	#USB0_HCCPARAMS_ADC
 (1 << 
USB0_HCCPARAMS_ADC_SHIFT
)

	)

298 
	#USB0_HCCPARAMS_PFL_SHIFT
 (1)

	)

299 
	#USB0_HCCPARAMS_PFL
 (1 << 
USB0_HCCPARAMS_PFL_SHIFT
)

	)

302 
	#USB0_HCCPARAMS_ASP_SHIFT
 (2)

	)

303 
	#USB0_HCCPARAMS_ASP
 (1 << 
USB0_HCCPARAMS_ASP_SHIFT
)

	)

306 
	#USB0_HCCPARAMS_IST_SHIFT
 (4)

	)

307 
	#USB0_HCCPARAMS_IST_MASK
 (0x‡<< 
USB0_HCCPARAMS_IST_SHIFT
)

	)

308 
	#USB0_HCCPARAMS_IST
(
x
Ë((xË<< 
USB0_HCCPARAMS_IST_SHIFT
)

	)

311 
	#USB0_HCCPARAMS_EECP_SHIFT
 (8)

	)

312 
	#USB0_HCCPARAMS_EECP_MASK
 (0x‡<< 
USB0_HCCPARAMS_EECP_SHIFT
)

	)

313 
	#USB0_HCCPARAMS_EECP
(
x
Ë((xË<< 
USB0_HCCPARAMS_EECP_SHIFT
)

	)

318 
	#USB0_DCCPARAMS_DEN_SHIFT
 (0)

	)

319 
	#USB0_DCCPARAMS_DEN_MASK
 (0x1‡<< 
USB0_DCCPARAMS_DEN_SHIFT
)

	)

320 
	#USB0_DCCPARAMS_DEN
(
x
Ë((xË<< 
USB0_DCCPARAMS_DEN_SHIFT
)

	)

323 
	#USB0_DCCPARAMS_DC_SHIFT
 (7)

	)

324 
	#USB0_DCCPARAMS_DC
 (1 << 
USB0_DCCPARAMS_DC_SHIFT
)

	)

327 
	#USB0_DCCPARAMS_HC_SHIFT
 (8)

	)

328 
	#USB0_DCCPARAMS_HC
 (1 << 
USB0_DCCPARAMS_HC_SHIFT
)

	)

333 
	#USB0_USBCMD_D_RS_SHIFT
 (0)

	)

334 
	#USB0_USBCMD_D_RS
 (1 << 
USB0_USBCMD_D_RS_SHIFT
)

	)

337 
	#USB0_USBCMD_D_RST_SHIFT
 (1)

	)

338 
	#USB0_USBCMD_D_RST
 (1 << 
USB0_USBCMD_D_RST_SHIFT
)

	)

341 
	#USB0_USBCMD_D_SUTW_SHIFT
 (13)

	)

342 
	#USB0_USBCMD_D_SUTW
 (1 << 
USB0_USBCMD_D_SUTW_SHIFT
)

	)

345 
	#USB0_USBCMD_D_ATDTW_SHIFT
 (14)

	)

346 
	#USB0_USBCMD_D_ATDTW
 (1 << 
USB0_USBCMD_D_ATDTW_SHIFT
)

	)

349 
	#USB0_USBCMD_D_ITC_SHIFT
 (16)

	)

350 
	#USB0_USBCMD_D_ITC_MASK
 (0xf‡<< 
USB0_USBCMD_D_ITC_SHIFT
)

	)

351 
	#USB0_USBCMD_D_ITC
(
x
Ë((xË<< 
USB0_USBCMD_D_ITC_SHIFT
)

	)

356 
	#USB0_USBCMD_H_RS_SHIFT
 (0)

	)

357 
	#USB0_USBCMD_H_RS
 (1 << 
USB0_USBCMD_H_RS_SHIFT
)

	)

360 
	#USB0_USBCMD_H_RST_SHIFT
 (1)

	)

361 
	#USB0_USBCMD_H_RST
 (1 << 
USB0_USBCMD_H_RST_SHIFT
)

	)

364 
	#USB0_USBCMD_H_FS0_SHIFT
 (2)

	)

365 
	#USB0_USBCMD_H_FS0
 (1 << 
USB0_USBCMD_H_FS0_SHIFT
)

	)

368 
	#USB0_USBCMD_H_FS1_SHIFT
 (3)

	)

369 
	#USB0_USBCMD_H_FS1
 (1 << 
USB0_USBCMD_H_FS1_SHIFT
)

	)

373 
	#USB0_USBCMD_H_PSE_SHIFT
 (4)

	)

374 
	#USB0_USBCMD_H_PSE
 (1 << 
USB0_USBCMD_H_PSE_SHIFT
)

	)

378 
	#USB0_USBCMD_H_ASE_SHIFT
 (5)

	)

379 
	#USB0_USBCMD_H_ASE
 (1 << 
USB0_USBCMD_H_ASE_SHIFT
)

	)

383 
	#USB0_USBCMD_H_IAA_SHIFT
 (6)

	)

384 
	#USB0_USBCMD_H_IAA
 (1 << 
USB0_USBCMD_H_IAA_SHIFT
)

	)

387 
	#USB0_USBCMD_H_ASP1_0_SHIFT
 (8)

	)

388 
	#USB0_USBCMD_H_ASP1_0_MASK
 (0x3 << 
USB0_USBCMD_H_ASP1_0_SHIFT
)

	)

389 
	#USB0_USBCMD_H_ASP1_0
(
x
Ë((xË<< 
USB0_USBCMD_H_ASP1_0_SHIFT
)

	)

392 
	#USB0_USBCMD_H_ASPE_SHIFT
 (11)

	)

393 
	#USB0_USBCMD_H_ASPE
 (1 << 
USB0_USBCMD_H_ASPE_SHIFT
)

	)

396 
	#USB0_USBCMD_H_FS2_SHIFT
 (15)

	)

397 
	#USB0_USBCMD_H_FS2
 (1 << 
USB0_USBCMD_H_FS2_SHIFT
)

	)

400 
	#USB0_USBCMD_H_ITC_SHIFT
 (16)

	)

401 
	#USB0_USBCMD_H_ITC_MASK
 (0xf‡<< 
USB0_USBCMD_H_ITC_SHIFT
)

	)

402 
	#USB0_USBCMD_H_ITC
(
x
Ë((xË<< 
USB0_USBCMD_H_ITC_SHIFT
)

	)

407 
	#USB0_USBSTS_D_UI_SHIFT
 (0)

	)

408 
	#USB0_USBSTS_D_UI
 (1 << 
USB0_USBSTS_D_UI_SHIFT
)

	)

411 
	#USB0_USBSTS_D_UEI_SHIFT
 (1)

	)

412 
	#USB0_USBSTS_D_UEI
 (1 << 
USB0_USBSTS_D_UEI_SHIFT
)

	)

415 
	#USB0_USBSTS_D_PCI_SHIFT
 (2)

	)

416 
	#USB0_USBSTS_D_PCI
 (1 << 
USB0_USBSTS_D_PCI_SHIFT
)

	)

419 
	#USB0_USBSTS_D_URI_SHIFT
 (6)

	)

420 
	#USB0_USBSTS_D_URI
 (1 << 
USB0_USBSTS_D_URI_SHIFT
)

	)

423 
	#USB0_USBSTS_D_SRI_SHIFT
 (7)

	)

424 
	#USB0_USBSTS_D_SRI
 (1 << 
USB0_USBSTS_D_SRI_SHIFT
)

	)

427 
	#USB0_USBSTS_D_SLI_SHIFT
 (8)

	)

428 
	#USB0_USBSTS_D_SLI
 (1 << 
USB0_USBSTS_D_SLI_SHIFT
)

	)

431 
	#USB0_USBSTS_D_NAKI_SHIFT
 (16)

	)

432 
	#USB0_USBSTS_D_NAKI
 (1 << 
USB0_USBSTS_D_NAKI_SHIFT
)

	)

437 
	#USB0_USBSTS_H_UI_SHIFT
 (0)

	)

438 
	#USB0_USBSTS_H_UI
 (1 << 
USB0_USBSTS_H_UI_SHIFT
)

	)

441 
	#USB0_USBSTS_H_UEI_SHIFT
 (1)

	)

442 
	#USB0_USBSTS_H_UEI
 (1 << 
USB0_USBSTS_H_UEI_SHIFT
)

	)

445 
	#USB0_USBSTS_H_PCI_SHIFT
 (2)

	)

446 
	#USB0_USBSTS_H_PCI
 (1 << 
USB0_USBSTS_H_PCI_SHIFT
)

	)

449 
	#USB0_USBSTS_H_FRI_SHIFT
 (3)

	)

450 
	#USB0_USBSTS_H_FRI
 (1 << 
USB0_USBSTS_H_FRI_SHIFT
)

	)

453 
	#USB0_USBSTS_H_AAI_SHIFT
 (5)

	)

454 
	#USB0_USBSTS_H_AAI
 (1 << 
USB0_USBSTS_H_AAI_SHIFT
)

	)

457 
	#USB0_USBSTS_H_SRI_SHIFT
 (7)

	)

458 
	#USB0_USBSTS_H_SRI
 (1 << 
USB0_USBSTS_H_SRI_SHIFT
)

	)

461 
	#USB0_USBSTS_H_HCH_SHIFT
 (12)

	)

462 
	#USB0_USBSTS_H_HCH
 (1 << 
USB0_USBSTS_H_HCH_SHIFT
)

	)

465 
	#USB0_USBSTS_H_RCL_SHIFT
 (13)

	)

466 
	#USB0_USBSTS_H_RCL
 (1 << 
USB0_USBSTS_H_RCL_SHIFT
)

	)

469 
	#USB0_USBSTS_H_PS_SHIFT
 (14)

	)

470 
	#USB0_USBSTS_H_PS
 (1 << 
USB0_USBSTS_H_PS_SHIFT
)

	)

473 
	#USB0_USBSTS_H_AS_SHIFT
 (15)

	)

474 
	#USB0_USBSTS_H_AS
 (1 << 
USB0_USBSTS_H_AS_SHIFT
)

	)

477 
	#USB0_USBSTS_H_UAI_SHIFT
 (18)

	)

478 
	#USB0_USBSTS_H_UAI
 (1 << 
USB0_USBSTS_H_UAI_SHIFT
)

	)

481 
	#USB0_USBSTS_H_UPI_SHIFT
 (19)

	)

482 
	#USB0_USBSTS_H_UPI
 (1 << 
USB0_USBSTS_H_UPI_SHIFT
)

	)

487 
	#USB0_USBINTR_D_UE_SHIFT
 (0)

	)

488 
	#USB0_USBINTR_D_UE
 (1 << 
USB0_USBINTR_D_UE_SHIFT
)

	)

491 
	#USB0_USBINTR_D_UEE_SHIFT
 (1)

	)

492 
	#USB0_USBINTR_D_UEE
 (1 << 
USB0_USBINTR_D_UEE_SHIFT
)

	)

495 
	#USB0_USBINTR_D_PCE_SHIFT
 (2)

	)

496 
	#USB0_USBINTR_D_PCE
 (1 << 
USB0_USBINTR_D_PCE_SHIFT
)

	)

499 
	#USB0_USBINTR_D_URE_SHIFT
 (6)

	)

500 
	#USB0_USBINTR_D_URE
 (1 << 
USB0_USBINTR_D_URE_SHIFT
)

	)

503 
	#USB0_USBINTR_D_SRE_SHIFT
 (7)

	)

504 
	#USB0_USBINTR_D_SRE
 (1 << 
USB0_USBINTR_D_SRE_SHIFT
)

	)

507 
	#USB0_USBINTR_D_SLE_SHIFT
 (8)

	)

508 
	#USB0_USBINTR_D_SLE
 (1 << 
USB0_USBINTR_D_SLE_SHIFT
)

	)

511 
	#USB0_USBINTR_D_NAKE_SHIFT
 (16)

	)

512 
	#USB0_USBINTR_D_NAKE
 (1 << 
USB0_USBINTR_D_NAKE_SHIFT
)

	)

517 
	#USB0_USBINTR_H_UE_SHIFT
 (0)

	)

518 
	#USB0_USBINTR_H_UE
 (1 << 
USB0_USBINTR_H_UE_SHIFT
)

	)

521 
	#USB0_USBINTR_H_UEE_SHIFT
 (1)

	)

522 
	#USB0_USBINTR_H_UEE
 (1 << 
USB0_USBINTR_H_UEE_SHIFT
)

	)

525 
	#USB0_USBINTR_H_PCE_SHIFT
 (2)

	)

526 
	#USB0_USBINTR_H_PCE
 (1 << 
USB0_USBINTR_H_PCE_SHIFT
)

	)

529 
	#USB0_USBINTR_H_FRE_SHIFT
 (3)

	)

530 
	#USB0_USBINTR_H_FRE
 (1 << 
USB0_USBINTR_H_FRE_SHIFT
)

	)

533 
	#USB0_USBINTR_H_AAE_SHIFT
 (5)

	)

534 
	#USB0_USBINTR_H_AAE
 (1 << 
USB0_USBINTR_H_AAE_SHIFT
)

	)

537 
	#USB0_USBINTR_H_SRE_SHIFT
 (7)

	)

538 
	#USB0_USBINTR_H_SRE
 (1 << 
USB0_USBINTR_H_SRE_SHIFT
)

	)

541 
	#USB0_USBINTR_H_UAIE_SHIFT
 (18)

	)

542 
	#USB0_USBINTR_H_UAIE
 (1 << 
USB0_USBINTR_H_UAIE_SHIFT
)

	)

545 
	#USB0_USBINTR_H_UPIA_SHIFT
 (19)

	)

546 
	#USB0_USBINTR_H_UPIA
 (1 << 
USB0_USBINTR_H_UPIA_SHIFT
)

	)

551 
	#USB0_FRINDEX_D_FRINDEX2_0_SHIFT
 (0)

	)

552 
	#USB0_FRINDEX_D_FRINDEX2_0_MASK
 (0x7 << 
USB0_FRINDEX_D_FRINDEX2_0_SHIFT
)

	)

553 
	#USB0_FRINDEX_D_FRINDEX2_0
(
x
Ë((xË<< 
USB0_FRINDEX_D_FRINDEX2_0_SHIFT
)

	)

556 
	#USB0_FRINDEX_D_FRINDEX13_3_SHIFT
 (3)

	)

557 
	#USB0_FRINDEX_D_FRINDEX13_3_MASK
 \

558 (0x7f‡<< 
USB0_FRINDEX_D_FRINDEX13_3_SHIFT
)

	)

559 
	#USB0_FRINDEX_D_FRINDEX13_3
(
x
Ë((xË<< 
USB0_FRINDEX_D_FRINDEX13_3_SHIFT
)

	)

564 
	#USB0_FRINDEX_H_FRINDEX2_0_SHIFT
 (0)

	)

565 
	#USB0_FRINDEX_H_FRINDEX2_0_MASK
 (0x7 << 
USB0_FRINDEX_H_FRINDEX2_0_SHIFT
)

	)

566 
	#USB0_FRINDEX_H_FRINDEX2_0
(
x
Ë((xË<< 
USB0_FRINDEX_H_FRINDEX2_0_SHIFT
)

	)

569 
	#USB0_FRINDEX_H_FRINDEX12_3_SHIFT
 (3)

	)

570 
	#USB0_FRINDEX_H_FRINDEX12_3_MASK
 \

571 (0x3f‡<< 
USB0_FRINDEX_H_FRINDEX12_3_SHIFT
)

	)

572 
	#USB0_FRINDEX_H_FRINDEX12_3
(
x
Ë((xË<< 
USB0_FRINDEX_H_FRINDEX12_3_SHIFT
)

	)

577 
	#USB0_DEVICEADDR_USBADRA_SHIFT
 (24)

	)

578 
	#USB0_DEVICEADDR_USBADRA
 (1 << 
USB0_DEVICEADDR_USBADRA_SHIFT
)

	)

581 
	#USB0_DEVICEADDR_USBADR_SHIFT
 (25)

	)

582 
	#USB0_DEVICEADDR_USBADR_MASK
 (0x7‡<< 
USB0_DEVICEADDR_USBADR_SHIFT
)

	)

583 
	#USB0_DEVICEADDR_USBADR
(
x
Ë((xË<< 
USB0_DEVICEADDR_USBADR_SHIFT
)

	)

588 
	#USB0_PERIODICLISTBASE_PERBASE31_12_SHIFT
 (12)

	)

589 
	#USB0_PERIODICLISTBASE_PERBASE31_12_MASK
 \

590 (0xffff‡<< 
USB0_PERIODICLISTBASE_PERBASE31_12_SHIFT
)

	)

591 
	#USB0_PERIODICLISTBASE_PERBASE31_12
(
x
) \

592 ((
x
Ë<< 
USB0_PERIODICLISTBASE_PERBASE31_12_SHIFT
)

	)

597 
	#USB0_ENDPOINTLISTADDR_EPBASE31_11_SHIFT
 (11)

	)

598 
	#USB0_ENDPOINTLISTADDR_EPBASE31_11_MASK
 \

599 (0x1ffff‡<< 
USB0_ENDPOINTLISTADDR_EPBASE31_11_SHIFT
)

	)

600 
	#USB0_ENDPOINTLISTADDR_EPBASE31_11
(
x
) \

601 ((
x
Ë<< 
USB0_ENDPOINTLISTADDR_EPBASE31_11_SHIFT
)

	)

606 
	#USB0_ASYNCLISTADDR_ASYBASE31_5_SHIFT
 (5)

	)

607 
	#USB0_ASYNCLISTADDR_ASYBASE31_5_MASK
 \

608 (0x7fffff‡<< 
USB0_ASYNCLISTADDR_ASYBASE31_5_SHIFT
)

	)

609 
	#USB0_ASYNCLISTADDR_ASYBASE31_5
(
x
) \

610 ((
x
Ë<< 
USB0_ASYNCLISTADDR_ASYBASE31_5_SHIFT
)

	)

615 
	#USB0_TTCTRL_TTHA_SHIFT
 (24)

	)

616 
	#USB0_TTCTRL_TTHA_MASK
 (0x7‡<< 
USB0_TTCTRL_TTHA_SHIFT
)

	)

617 
	#USB0_TTCTRL_TTHA
(
x
Ë((xË<< 
USB0_TTCTRL_TTHA_SHIFT
)

	)

622 
	#USB0_BURSTSIZE_RXPBURST_SHIFT
 (0)

	)

623 
	#USB0_BURSTSIZE_RXPBURST_MASK
 (0xf‡<< 
USB0_BURSTSIZE_RXPBURST_SHIFT
)

	)

624 
	#USB0_BURSTSIZE_RXPBURST
(
x
Ë((xË<< 
USB0_BURSTSIZE_RXPBURST_SHIFT
)

	)

627 
	#USB0_BURSTSIZE_TXPBURST_SHIFT
 (8)

	)

628 
	#USB0_BURSTSIZE_TXPBURST_MASK
 (0xf‡<< 
USB0_BURSTSIZE_TXPBURST_SHIFT
)

	)

629 
	#USB0_BURSTSIZE_TXPBURST
(
x
Ë((xË<< 
USB0_BURSTSIZE_TXPBURST_SHIFT
)

	)

634 
	#USB0_TXFILLTUNING_TXSCHOH_SHIFT
 (0)

	)

635 
	#USB0_TXFILLTUNING_TXSCHOH_MASK
 (0xf‡<< 
USB0_TXFILLTUNING_TXSCHOH_SHIFT
)

	)

636 
	#USB0_TXFILLTUNING_TXSCHOH
(
x
Ë((xË<< 
USB0_TXFILLTUNING_TXSCHOH_SHIFT
)

	)

639 
	#USB0_TXFILLTUNING_TXSCHEATLTH_SHIFT
 (8)

	)

640 
	#USB0_TXFILLTUNING_TXSCHEATLTH_MASK
 \

641 (0x1‡<< 
USB0_TXFILLTUNING_TXSCHEATLTH_SHIFT
)

	)

642 
	#USB0_TXFILLTUNING_TXSCHEATLTH
(
x
) \

643 ((
x
Ë<< 
USB0_TXFILLTUNING_TXSCHEATLTH_SHIFT
)

	)

646 
	#USB0_TXFILLTUNING_TXFIFOTHRES_SHIFT
 (16)

	)

647 
	#USB0_TXFILLTUNING_TXFIFOTHRES_MASK
 \

648 (0x3‡<< 
USB0_TXFILLTUNING_TXFIFOTHRES_SHIFT
)

	)

649 
	#USB0_TXFILLTUNING_TXFIFOTHRES
(
x
) \

650 ((
x
Ë<< 
USB0_TXFILLTUNING_TXFIFOTHRES_SHIFT
)

	)

655 
	#USB0_BINTERVAL_BINT_SHIFT
 (0)

	)

656 
	#USB0_BINTERVAL_BINT_MASK
 (0x‡<< 
USB0_BINTERVAL_BINT_SHIFT
)

	)

657 
	#USB0_BINTERVAL_BINT
(
x
Ë((xË<< 
USB0_BINTERVAL_BINT_SHIFT
)

	)

662 
	#USB0_ENDPTNAK_EPRN_SHIFT
 (0)

	)

663 
	#USB0_ENDPTNAK_EPRN_MASK
 (0x3‡<< 
USB0_ENDPTNAK_EPRN_SHIFT
)

	)

664 
	#USB0_ENDPTNAK_EPRN
(
x
Ë((xË<< 
USB0_ENDPTNAK_EPRN_SHIFT
)

	)

667 
	#USB0_ENDPTNAK_EPTN_SHIFT
 (16)

	)

668 
	#USB0_ENDPTNAK_EPTN_MASK
 (0x3‡<< 
USB0_ENDPTNAK_EPTN_SHIFT
)

	)

669 
	#USB0_ENDPTNAK_EPTN
(
x
Ë((xË<< 
USB0_ENDPTNAK_EPTN_SHIFT
)

	)

674 
	#USB0_ENDPTNAKEN_EPRNE_SHIFT
 (0)

	)

675 
	#USB0_ENDPTNAKEN_EPRNE_MASK
 (0x3‡<< 
USB0_ENDPTNAKEN_EPRNE_SHIFT
)

	)

676 
	#USB0_ENDPTNAKEN_EPRNE
(
x
Ë((xË<< 
USB0_ENDPTNAKEN_EPRNE_SHIFT
)

	)

679 
	#USB0_ENDPTNAKEN_EPTNE_SHIFT
 (16)

	)

680 
	#USB0_ENDPTNAKEN_EPTNE_MASK
 (0x3‡<< 
USB0_ENDPTNAKEN_EPTNE_SHIFT
)

	)

681 
	#USB0_ENDPTNAKEN_EPTNE
(
x
Ë((xË<< 
USB0_ENDPTNAKEN_EPTNE_SHIFT
)

	)

686 
	#USB0_PORTSC1_D_CCS_SHIFT
 (0)

	)

687 
	#USB0_PORTSC1_D_CCS
 (1 << 
USB0_PORTSC1_D_CCS_SHIFT
)

	)

690 
	#USB0_PORTSC1_D_PE_SHIFT
 (2)

	)

691 
	#USB0_PORTSC1_D_PE
 (1 << 
USB0_PORTSC1_D_PE_SHIFT
)

	)

694 
	#USB0_PORTSC1_D_PEC_SHIFT
 (3)

	)

695 
	#USB0_PORTSC1_D_PEC
 (1 << 
USB0_PORTSC1_D_PEC_SHIFT
)

	)

698 
	#USB0_PORTSC1_D_FPR_SHIFT
 (6)

	)

699 
	#USB0_PORTSC1_D_FPR
 (1 << 
USB0_PORTSC1_D_FPR_SHIFT
)

	)

702 
	#USB0_PORTSC1_D_SUSP_SHIFT
 (7)

	)

703 
	#USB0_PORTSC1_D_SUSP
 (1 << 
USB0_PORTSC1_D_SUSP_SHIFT
)

	)

706 
	#USB0_PORTSC1_D_PR_SHIFT
 (8)

	)

707 
	#USB0_PORTSC1_D_PR
 (1 << 
USB0_PORTSC1_D_PR_SHIFT
)

	)

710 
	#USB0_PORTSC1_D_HSP_SHIFT
 (9)

	)

711 
	#USB0_PORTSC1_D_HSP
 (1 << 
USB0_PORTSC1_D_HSP_SHIFT
)

	)

714 
	#USB0_PORTSC1_D_PIC1_0_SHIFT
 (14)

	)

715 
	#USB0_PORTSC1_D_PIC1_0_MASK
 (0x3 << 
USB0_PORTSC1_D_PIC1_0_SHIFT
)

	)

716 
	#USB0_PORTSC1_D_PIC1_0
(
x
Ë((xË<< 
USB0_PORTSC1_D_PIC1_0_SHIFT
)

	)

719 
	#USB0_PORTSC1_D_PTC3_0_SHIFT
 (16)

	)

720 
	#USB0_PORTSC1_D_PTC3_0_MASK
 (0x‡<< 
USB0_PORTSC1_D_PTC3_0_SHIFT
)

	)

721 
	#USB0_PORTSC1_D_PTC3_0
(
x
Ë((xË<< 
USB0_PORTSC1_D_PTC3_0_SHIFT
)

	)

724 
	#USB0_PORTSC1_D_PHCD_SHIFT
 (23)

	)

725 
	#USB0_PORTSC1_D_PHCD
 (1 << 
USB0_PORTSC1_D_PHCD_SHIFT
)

	)

728 
	#USB0_PORTSC1_D_PFSC_SHIFT
 (24)

	)

729 
	#USB0_PORTSC1_D_PFSC
 (1 << 
USB0_PORTSC1_D_PFSC_SHIFT
)

	)

732 
	#USB0_PORTSC1_D_PSPD_SHIFT
 (26)

	)

733 
	#USB0_PORTSC1_D_PSPD_MASK
 (0x3 << 
USB0_PORTSC1_D_PSPD_SHIFT
)

	)

734 
	#USB0_PORTSC1_D_PSPD
(
x
Ë((xË<< 
USB0_PORTSC1_D_PSPD_SHIFT
)

	)

739 
	#USB0_PORTSC1_H_CCS_SHIFT
 (0)

	)

740 
	#USB0_PORTSC1_H_CCS
 (1 << 
USB0_PORTSC1_H_CCS_SHIFT
)

	)

743 
	#USB0_PORTSC1_H_CSC_SHIFT
 (1)

	)

744 
	#USB0_PORTSC1_H_CSC
 (1 << 
USB0_PORTSC1_H_CSC_SHIFT
)

	)

747 
	#USB0_PORTSC1_H_PE_SHIFT
 (2)

	)

748 
	#USB0_PORTSC1_H_PE
 (1 << 
USB0_PORTSC1_H_PE_SHIFT
)

	)

751 
	#USB0_PORTSC1_H_PEC_SHIFT
 (3)

	)

752 
	#USB0_PORTSC1_H_PEC
 (1 << 
USB0_PORTSC1_H_PEC_SHIFT
)

	)

755 
	#USB0_PORTSC1_H_OCA_SHIFT
 (4)

	)

756 
	#USB0_PORTSC1_H_OCA
 (1 << 
USB0_PORTSC1_H_OCA_SHIFT
)

	)

759 
	#USB0_PORTSC1_H_OCC_SHIFT
 (5)

	)

760 
	#USB0_PORTSC1_H_OCC
 (1 << 
USB0_PORTSC1_H_OCC_SHIFT
)

	)

763 
	#USB0_PORTSC1_H_FPR_SHIFT
 (6)

	)

764 
	#USB0_PORTSC1_H_FPR
 (1 << 
USB0_PORTSC1_H_FPR_SHIFT
)

	)

767 
	#USB0_PORTSC1_H_SUSP_SHIFT
 (7)

	)

768 
	#USB0_PORTSC1_H_SUSP
 (1 << 
USB0_PORTSC1_H_SUSP_SHIFT
)

	)

771 
	#USB0_PORTSC1_H_PR_SHIFT
 (8)

	)

772 
	#USB0_PORTSC1_H_PR
 (1 << 
USB0_PORTSC1_H_PR_SHIFT
)

	)

775 
	#USB0_PORTSC1_H_HSP_SHIFT
 (9)

	)

776 
	#USB0_PORTSC1_H_HSP
 (1 << 
USB0_PORTSC1_H_HSP_SHIFT
)

	)

779 
	#USB0_PORTSC1_H_LS_SHIFT
 (10)

	)

780 
	#USB0_PORTSC1_H_LS_MASK
 (0x3 << 
USB0_PORTSC1_H_LS_SHIFT
)

	)

781 
	#USB0_PORTSC1_H_LS
(
x
Ë((xË<< 
USB0_PORTSC1_H_LS_SHIFT
)

	)

784 
	#USB0_PORTSC1_H_PP_SHIFT
 (12)

	)

785 
	#USB0_PORTSC1_H_PP
 (1 << 
USB0_PORTSC1_H_PP_SHIFT
)

	)

788 
	#USB0_PORTSC1_H_PIC1_0_SHIFT
 (14)

	)

789 
	#USB0_PORTSC1_H_PIC1_0_MASK
 (0x3 << 
USB0_PORTSC1_H_PIC1_0_SHIFT
)

	)

790 
	#USB0_PORTSC1_H_PIC1_0
(
x
Ë((xË<< 
USB0_PORTSC1_H_PIC1_0_SHIFT
)

	)

793 
	#USB0_PORTSC1_H_PTC3_0_SHIFT
 (16)

	)

794 
	#USB0_PORTSC1_H_PTC3_0_MASK
 (0x‡<< 
USB0_PORTSC1_H_PTC3_0_SHIFT
)

	)

795 
	#USB0_PORTSC1_H_PTC3_0
(
x
Ë((xË<< 
USB0_PORTSC1_H_PTC3_0_SHIFT
)

	)

798 
	#USB0_PORTSC1_H_WKCN_SHIFT
 (20)

	)

799 
	#USB0_PORTSC1_H_WKCN
 (1 << 
USB0_PORTSC1_H_WKCN_SHIFT
)

	)

802 
	#USB0_PORTSC1_H_WKDC_SHIFT
 (21)

	)

803 
	#USB0_PORTSC1_H_WKDC
 (1 << 
USB0_PORTSC1_H_WKDC_SHIFT
)

	)

806 
	#USB0_PORTSC1_H_WKOC_SHIFT
 (22)

	)

807 
	#USB0_PORTSC1_H_WKOC
 (1 << 
USB0_PORTSC1_H_WKOC_SHIFT
)

	)

810 
	#USB0_PORTSC1_H_PHCD_SHIFT
 (23)

	)

811 
	#USB0_PORTSC1_H_PHCD
 (1 << 
USB0_PORTSC1_H_PHCD_SHIFT
)

	)

814 
	#USB0_PORTSC1_H_PFSC_SHIFT
 (24)

	)

815 
	#USB0_PORTSC1_H_PFSC
 (1 << 
USB0_PORTSC1_H_PFSC_SHIFT
)

	)

818 
	#USB0_PORTSC1_H_PSPD_SHIFT
 (26)

	)

819 
	#USB0_PORTSC1_H_PSPD_MASK
 (0x3 << 
USB0_PORTSC1_H_PSPD_SHIFT
)

	)

820 
	#USB0_PORTSC1_H_PSPD
(
x
Ë((xË<< 
USB0_PORTSC1_H_PSPD_SHIFT
)

	)

825 
	#USB0_OTGSC_VD_SHIFT
 (0)

	)

826 
	#USB0_OTGSC_VD
 (1 << 
USB0_OTGSC_VD_SHIFT
)

	)

829 
	#USB0_OTGSC_VC_SHIFT
 (1)

	)

830 
	#USB0_OTGSC_VC
 (1 << 
USB0_OTGSC_VC_SHIFT
)

	)

833 
	#USB0_OTGSC_HAAR_SHIFT
 (2)

	)

834 
	#USB0_OTGSC_HAAR
 (1 << 
USB0_OTGSC_HAAR_SHIFT
)

	)

837 
	#USB0_OTGSC_OT_SHIFT
 (3)

	)

838 
	#USB0_OTGSC_OT
 (1 << 
USB0_OTGSC_OT_SHIFT
)

	)

841 
	#USB0_OTGSC_DP_SHIFT
 (4)

	)

842 
	#USB0_OTGSC_DP
 (1 << 
USB0_OTGSC_DP_SHIFT
)

	)

845 
	#USB0_OTGSC_IDPU_SHIFT
 (5)

	)

846 
	#USB0_OTGSC_IDPU
 (1 << 
USB0_OTGSC_IDPU_SHIFT
)

	)

849 
	#USB0_OTGSC_HADP_SHIFT
 (6)

	)

850 
	#USB0_OTGSC_HADP
 (1 << 
USB0_OTGSC_HADP_SHIFT
)

	)

853 
	#USB0_OTGSC_HABA_SHIFT
 (7)

	)

854 
	#USB0_OTGSC_HABA
 (1 << 
USB0_OTGSC_HABA_SHIFT
)

	)

857 
	#USB0_OTGSC_ID_SHIFT
 (8)

	)

858 
	#USB0_OTGSC_ID
 (1 << 
USB0_OTGSC_ID_SHIFT
)

	)

861 
	#USB0_OTGSC_AVV_SHIFT
 (9)

	)

862 
	#USB0_OTGSC_AVV
 (1 << 
USB0_OTGSC_AVV_SHIFT
)

	)

865 
	#USB0_OTGSC_ASV_SHIFT
 (10)

	)

866 
	#USB0_OTGSC_ASV
 (1 << 
USB0_OTGSC_ASV_SHIFT
)

	)

869 
	#USB0_OTGSC_BSV_SHIFT
 (11)

	)

870 
	#USB0_OTGSC_BSV
 (1 << 
USB0_OTGSC_BSV_SHIFT
)

	)

873 
	#USB0_OTGSC_BSE_SHIFT
 (12)

	)

874 
	#USB0_OTGSC_BSE
 (1 << 
USB0_OTGSC_BSE_SHIFT
)

	)

877 
	#USB0_OTGSC_MS1T_SHIFT
 (13)

	)

878 
	#USB0_OTGSC_MS1T
 (1 << 
USB0_OTGSC_MS1T_SHIFT
)

	)

881 
	#USB0_OTGSC_DPS_SHIFT
 (14)

	)

882 
	#USB0_OTGSC_DPS
 (1 << 
USB0_OTGSC_DPS_SHIFT
)

	)

885 
	#USB0_OTGSC_IDIS_SHIFT
 (16)

	)

886 
	#USB0_OTGSC_IDIS
 (1 << 
USB0_OTGSC_IDIS_SHIFT
)

	)

889 
	#USB0_OTGSC_AVVIS_SHIFT
 (17)

	)

890 
	#USB0_OTGSC_AVVIS
 (1 << 
USB0_OTGSC_AVVIS_SHIFT
)

	)

893 
	#USB0_OTGSC_ASVIS_SHIFT
 (18)

	)

894 
	#USB0_OTGSC_ASVIS
 (1 << 
USB0_OTGSC_ASVIS_SHIFT
)

	)

897 
	#USB0_OTGSC_BSVIS_SHIFT
 (19)

	)

898 
	#USB0_OTGSC_BSVIS
 (1 << 
USB0_OTGSC_BSVIS_SHIFT
)

	)

901 
	#USB0_OTGSC_BSEIS_SHIFT
 (20)

	)

902 
	#USB0_OTGSC_BSEIS
 (1 << 
USB0_OTGSC_BSEIS_SHIFT
)

	)

905 
	#USB0_OTGSC_MS1S_SHIFT
 (21)

	)

906 
	#USB0_OTGSC_MS1S
 (1 << 
USB0_OTGSC_MS1S_SHIFT
)

	)

909 
	#USB0_OTGSC_DPIS_SHIFT
 (22)

	)

910 
	#USB0_OTGSC_DPIS
 (1 << 
USB0_OTGSC_DPIS_SHIFT
)

	)

913 
	#USB0_OTGSC_IDIE_SHIFT
 (24)

	)

914 
	#USB0_OTGSC_IDIE
 (1 << 
USB0_OTGSC_IDIE_SHIFT
)

	)

917 
	#USB0_OTGSC_AVVIE_SHIFT
 (25)

	)

918 
	#USB0_OTGSC_AVVIE
 (1 << 
USB0_OTGSC_AVVIE_SHIFT
)

	)

921 
	#USB0_OTGSC_ASVIE_SHIFT
 (26)

	)

922 
	#USB0_OTGSC_ASVIE
 (1 << 
USB0_OTGSC_ASVIE_SHIFT
)

	)

925 
	#USB0_OTGSC_BSVIE_SHIFT
 (27)

	)

926 
	#USB0_OTGSC_BSVIE
 (1 << 
USB0_OTGSC_BSVIE_SHIFT
)

	)

929 
	#USB0_OTGSC_BSEIE_SHIFT
 (28)

	)

930 
	#USB0_OTGSC_BSEIE
 (1 << 
USB0_OTGSC_BSEIE_SHIFT
)

	)

933 
	#USB0_OTGSC_MS1E_SHIFT
 (29)

	)

934 
	#USB0_OTGSC_MS1E
 (1 << 
USB0_OTGSC_MS1E_SHIFT
)

	)

937 
	#USB0_OTGSC_DPIE_SHIFT
 (30)

	)

938 
	#USB0_OTGSC_DPIE
 (1 << 
USB0_OTGSC_DPIE_SHIFT
)

	)

943 
	#USB0_USBMODE_D_CM1_0_SHIFT
 (0)

	)

944 
	#USB0_USBMODE_D_CM1_0_MASK
 (0x3 << 
USB0_USBMODE_D_CM1_0_SHIFT
)

	)

945 
	#USB0_USBMODE_D_CM1_0
(
x
Ë((xË<< 
USB0_USBMODE_D_CM1_0_SHIFT
)

	)

948 
	#USB0_USBMODE_D_ES_SHIFT
 (2)

	)

949 
	#USB0_USBMODE_D_ES
 (1 << 
USB0_USBMODE_D_ES_SHIFT
)

	)

952 
	#USB0_USBMODE_D_SLOM_SHIFT
 (3)

	)

953 
	#USB0_USBMODE_D_SLOM
 (1 << 
USB0_USBMODE_D_SLOM_SHIFT
)

	)

956 
	#USB0_USBMODE_D_SDIS_SHIFT
 (4)

	)

957 
	#USB0_USBMODE_D_SDIS
 (1 << 
USB0_USBMODE_D_SDIS_SHIFT
)

	)

962 
	#USB0_USBMODE_H_CM_SHIFT
 (0)

	)

963 
	#USB0_USBMODE_H_CM_MASK
 (0x3 << 
USB0_USBMODE_H_CM_SHIFT
)

	)

964 
	#USB0_USBMODE_H_CM
(
x
Ë((xË<< 
USB0_USBMODE_H_CM_SHIFT
)

	)

967 
	#USB0_USBMODE_H_ES_SHIFT
 (2)

	)

968 
	#USB0_USBMODE_H_ES
 (1 << 
USB0_USBMODE_H_ES_SHIFT
)

	)

971 
	#USB0_USBMODE_H_SDIS_SHIFT
 (4)

	)

972 
	#USB0_USBMODE_H_SDIS
 (1 << 
USB0_USBMODE_H_SDIS_SHIFT
)

	)

975 
	#USB0_USBMODE_H_VBPS_SHIFT
 (5)

	)

976 
	#USB0_USBMODE_H_VBPS
 (1 << 
USB0_USBMODE_H_VBPS_SHIFT
)

	)

981 
	#USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT_SHIFT
 (0)

	)

982 
	#USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT_MASK
 \

983 (0x3‡<< 
USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT_SHIFT
)

	)

984 
	#USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT
(
x
) \

985 ((
x
Ë<< 
USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT_SHIFT
)

	)

990 
	#USB0_ENDPTPRIME_PERB_SHIFT
 (0)

	)

991 
	#USB0_ENDPTPRIME_PERB_MASK
 (0x3‡<< 
USB0_ENDPTPRIME_PERB_SHIFT
)

	)

992 
	#USB0_ENDPTPRIME_PERB
(
x
Ë((xË<< 
USB0_ENDPTPRIME_PERB_SHIFT
)

	)

995 
	#USB0_ENDPTPRIME_PETB_SHIFT
 (16)

	)

996 
	#USB0_ENDPTPRIME_PETB_MASK
 (0x3‡<< 
USB0_ENDPTPRIME_PETB_SHIFT
)

	)

997 
	#USB0_ENDPTPRIME_PETB
(
x
Ë((xË<< 
USB0_ENDPTPRIME_PETB_SHIFT
)

	)

1002 
	#USB0_ENDPTFLUSH_FERB_SHIFT
 (0)

	)

1003 
	#USB0_ENDPTFLUSH_FERB_MASK
 (0x3‡<< 
USB0_ENDPTFLUSH_FERB_SHIFT
)

	)

1004 
	#USB0_ENDPTFLUSH_FERB
(
x
Ë((xË<< 
USB0_ENDPTFLUSH_FERB_SHIFT
)

	)

1007 
	#USB0_ENDPTFLUSH_FETB_SHIFT
 (16)

	)

1008 
	#USB0_ENDPTFLUSH_FETB_MASK
 (0x3‡<< 
USB0_ENDPTFLUSH_FETB_SHIFT
)

	)

1009 
	#USB0_ENDPTFLUSH_FETB
(
x
Ë((xË<< 
USB0_ENDPTFLUSH_FETB_SHIFT
)

	)

1014 
	#USB0_ENDPTSTAT_ERBR_SHIFT
 (0)

	)

1015 
	#USB0_ENDPTSTAT_ERBR_MASK
 (0x3‡<< 
USB0_ENDPTSTAT_ERBR_SHIFT
)

	)

1016 
	#USB0_ENDPTSTAT_ERBR
(
x
Ë((xË<< 
USB0_ENDPTSTAT_ERBR_SHIFT
)

	)

1019 
	#USB0_ENDPTSTAT_ETBR_SHIFT
 (16)

	)

1020 
	#USB0_ENDPTSTAT_ETBR_MASK
 (0x3‡<< 
USB0_ENDPTSTAT_ETBR_SHIFT
)

	)

1021 
	#USB0_ENDPTSTAT_ETBR
(
x
Ë((xË<< 
USB0_ENDPTSTAT_ETBR_SHIFT
)

	)

1026 
	#USB0_ENDPTCOMPLETE_ERCE_SHIFT
 (0)

	)

1027 
	#USB0_ENDPTCOMPLETE_ERCE_MASK
 (0x3‡<< 
USB0_ENDPTCOMPLETE_ERCE_SHIFT
)

	)

1028 
	#USB0_ENDPTCOMPLETE_ERCE
(
x
Ë((xË<< 
USB0_ENDPTCOMPLETE_ERCE_SHIFT
)

	)

1031 
	#USB0_ENDPTCOMPLETE_ETCE_SHIFT
 (16)

	)

1032 
	#USB0_ENDPTCOMPLETE_ETCE_MASK
 (0x3‡<< 
USB0_ENDPTCOMPLETE_ETCE_SHIFT
)

	)

1033 
	#USB0_ENDPTCOMPLETE_ETCE
(
x
Ë((xË<< 
USB0_ENDPTCOMPLETE_ETCE_SHIFT
)

	)

1038 
	#USB0_ENDPTCTRL0_RXS_SHIFT
 (0)

	)

1039 
	#USB0_ENDPTCTRL0_RXS
 (1 << 
USB0_ENDPTCTRL0_RXS_SHIFT
)

	)

1042 
	#USB0_ENDPTCTRL0_RXT1_0_SHIFT
 (2)

	)

1043 
	#USB0_ENDPTCTRL0_RXT1_0_MASK
 (0x3 << 
USB0_ENDPTCTRL0_RXT1_0_SHIFT
)

	)

1044 
	#USB0_ENDPTCTRL0_RXT1_0
(
x
Ë((xË<< 
USB0_ENDPTCTRL0_RXT1_0_SHIFT
)

	)

1047 
	#USB0_ENDPTCTRL0_RXE_SHIFT
 (7)

	)

1048 
	#USB0_ENDPTCTRL0_RXE
 (1 << 
USB0_ENDPTCTRL0_RXE_SHIFT
)

	)

1051 
	#USB0_ENDPTCTRL0_TXS_SHIFT
 (16)

	)

1052 
	#USB0_ENDPTCTRL0_TXS
 (1 << 
USB0_ENDPTCTRL0_TXS_SHIFT
)

	)

1055 
	#USB0_ENDPTCTRL0_TXT1_0_SHIFT
 (18)

	)

1056 
	#USB0_ENDPTCTRL0_TXT1_0_MASK
 (0x3 << 
USB0_ENDPTCTRL0_TXT1_0_SHIFT
)

	)

1057 
	#USB0_ENDPTCTRL0_TXT1_0
(
x
Ë((xË<< 
USB0_ENDPTCTRL0_TXT1_0_SHIFT
)

	)

1060 
	#USB0_ENDPTCTRL0_TXE_SHIFT
 (23)

	)

1061 
	#USB0_ENDPTCTRL0_TXE
 (1 << 
USB0_ENDPTCTRL0_TXE_SHIFT
)

	)

1066 
	#USB0_ENDPTCTRL1_RXS_SHIFT
 (0)

	)

1067 
	#USB0_ENDPTCTRL1_RXS
 (1 << 
USB0_ENDPTCTRL1_RXS_SHIFT
)

	)

1070 
	#USB0_ENDPTCTRL1_RXT_SHIFT
 (2)

	)

1071 
	#USB0_ENDPTCTRL1_RXT_MASK
 (0x3 << 
USB0_ENDPTCTRL1_RXT_SHIFT
)

	)

1072 
	#USB0_ENDPTCTRL1_RXT
(
x
Ë((xË<< 
USB0_ENDPTCTRL1_RXT_SHIFT
)

	)

1075 
	#USB0_ENDPTCTRL1_RXI_SHIFT
 (5)

	)

1076 
	#USB0_ENDPTCTRL1_RXI
 (1 << 
USB0_ENDPTCTRL1_RXI_SHIFT
)

	)

1079 
	#USB0_ENDPTCTRL1_RXR_SHIFT
 (6)

	)

1080 
	#USB0_ENDPTCTRL1_RXR
 (1 << 
USB0_ENDPTCTRL1_RXR_SHIFT
)

	)

1083 
	#USB0_ENDPTCTRL1_RXE_SHIFT
 (7)

	)

1084 
	#USB0_ENDPTCTRL1_RXE
 (1 << 
USB0_ENDPTCTRL1_RXE_SHIFT
)

	)

1087 
	#USB0_ENDPTCTRL1_TXS_SHIFT
 (16)

	)

1088 
	#USB0_ENDPTCTRL1_TXS
 (1 << 
USB0_ENDPTCTRL1_TXS_SHIFT
)

	)

1091 
	#USB0_ENDPTCTRL1_TXT1_0_SHIFT
 (18)

	)

1092 
	#USB0_ENDPTCTRL1_TXT1_0_MASK
 (0x3 << 
USB0_ENDPTCTRL1_TXT1_0_SHIFT
)

	)

1093 
	#USB0_ENDPTCTRL1_TXT1_0
(
x
Ë((xË<< 
USB0_ENDPTCTRL1_TXT1_0_SHIFT
)

	)

1096 
	#USB0_ENDPTCTRL1_TXI_SHIFT
 (21)

	)

1097 
	#USB0_ENDPTCTRL1_TXI
 (1 << 
USB0_ENDPTCTRL1_TXI_SHIFT
)

	)

1100 
	#USB0_ENDPTCTRL1_TXR_SHIFT
 (22)

	)

1101 
	#USB0_ENDPTCTRL1_TXR
 (1 << 
USB0_ENDPTCTRL1_TXR_SHIFT
)

	)

1104 
	#USB0_ENDPTCTRL1_TXE_SHIFT
 (23)

	)

1105 
	#USB0_ENDPTCTRL1_TXE
 (1 << 
USB0_ENDPTCTRL1_TXE_SHIFT
)

	)

1110 
	#USB0_ENDPTCTRL2_RXS_SHIFT
 (0)

	)

1111 
	#USB0_ENDPTCTRL2_RXS
 (1 << 
USB0_ENDPTCTRL2_RXS_SHIFT
)

	)

1114 
	#USB0_ENDPTCTRL2_RXT_SHIFT
 (2)

	)

1115 
	#USB0_ENDPTCTRL2_RXT_MASK
 (0x3 << 
USB0_ENDPTCTRL2_RXT_SHIFT
)

	)

1116 
	#USB0_ENDPTCTRL2_RXT
(
x
Ë((xË<< 
USB0_ENDPTCTRL2_RXT_SHIFT
)

	)

1119 
	#USB0_ENDPTCTRL2_RXI_SHIFT
 (5)

	)

1120 
	#USB0_ENDPTCTRL2_RXI
 (1 << 
USB0_ENDPTCTRL2_RXI_SHIFT
)

	)

1123 
	#USB0_ENDPTCTRL2_RXR_SHIFT
 (6)

	)

1124 
	#USB0_ENDPTCTRL2_RXR
 (1 << 
USB0_ENDPTCTRL2_RXR_SHIFT
)

	)

1127 
	#USB0_ENDPTCTRL2_RXE_SHIFT
 (7)

	)

1128 
	#USB0_ENDPTCTRL2_RXE
 (1 << 
USB0_ENDPTCTRL2_RXE_SHIFT
)

	)

1131 
	#USB0_ENDPTCTRL2_TXS_SHIFT
 (16)

	)

1132 
	#USB0_ENDPTCTRL2_TXS
 (1 << 
USB0_ENDPTCTRL2_TXS_SHIFT
)

	)

1135 
	#USB0_ENDPTCTRL2_TXT1_0_SHIFT
 (18)

	)

1136 
	#USB0_ENDPTCTRL2_TXT1_0_MASK
 (0x3 << 
USB0_ENDPTCTRL2_TXT1_0_SHIFT
)

	)

1137 
	#USB0_ENDPTCTRL2_TXT1_0
(
x
Ë((xË<< 
USB0_ENDPTCTRL2_TXT1_0_SHIFT
)

	)

1140 
	#USB0_ENDPTCTRL2_TXI_SHIFT
 (21)

	)

1141 
	#USB0_ENDPTCTRL2_TXI
 (1 << 
USB0_ENDPTCTRL2_TXI_SHIFT
)

	)

1144 
	#USB0_ENDPTCTRL2_TXR_SHIFT
 (22)

	)

1145 
	#USB0_ENDPTCTRL2_TXR
 (1 << 
USB0_ENDPTCTRL2_TXR_SHIFT
)

	)

1148 
	#USB0_ENDPTCTRL2_TXE_SHIFT
 (23)

	)

1149 
	#USB0_ENDPTCTRL2_TXE
 (1 << 
USB0_ENDPTCTRL2_TXE_SHIFT
)

	)

1154 
	#USB0_ENDPTCTRL3_RXS_SHIFT
 (0)

	)

1155 
	#USB0_ENDPTCTRL3_RXS
 (1 << 
USB0_ENDPTCTRL3_RXS_SHIFT
)

	)

1158 
	#USB0_ENDPTCTRL3_RXT_SHIFT
 (2)

	)

1159 
	#USB0_ENDPTCTRL3_RXT_MASK
 (0x3 << 
USB0_ENDPTCTRL3_RXT_SHIFT
)

	)

1160 
	#USB0_ENDPTCTRL3_RXT
(
x
Ë((xË<< 
USB0_ENDPTCTRL3_RXT_SHIFT
)

	)

1163 
	#USB0_ENDPTCTRL3_RXI_SHIFT
 (5)

	)

1164 
	#USB0_ENDPTCTRL3_RXI
 (1 << 
USB0_ENDPTCTRL3_RXI_SHIFT
)

	)

1167 
	#USB0_ENDPTCTRL3_RXR_SHIFT
 (6)

	)

1168 
	#USB0_ENDPTCTRL3_RXR
 (1 << 
USB0_ENDPTCTRL3_RXR_SHIFT
)

	)

1171 
	#USB0_ENDPTCTRL3_RXE_SHIFT
 (7)

	)

1172 
	#USB0_ENDPTCTRL3_RXE
 (1 << 
USB0_ENDPTCTRL3_RXE_SHIFT
)

	)

1175 
	#USB0_ENDPTCTRL3_TXS_SHIFT
 (16)

	)

1176 
	#USB0_ENDPTCTRL3_TXS
 (1 << 
USB0_ENDPTCTRL3_TXS_SHIFT
)

	)

1179 
	#USB0_ENDPTCTRL3_TXT1_0_SHIFT
 (18)

	)

1180 
	#USB0_ENDPTCTRL3_TXT1_0_MASK
 (0x3 << 
USB0_ENDPTCTRL3_TXT1_0_SHIFT
)

	)

1181 
	#USB0_ENDPTCTRL3_TXT1_0
(
x
Ë((xË<< 
USB0_ENDPTCTRL3_TXT1_0_SHIFT
)

	)

1184 
	#USB0_ENDPTCTRL3_TXI_SHIFT
 (21)

	)

1185 
	#USB0_ENDPTCTRL3_TXI
 (1 << 
USB0_ENDPTCTRL3_TXI_SHIFT
)

	)

1188 
	#USB0_ENDPTCTRL3_TXR_SHIFT
 (22)

	)

1189 
	#USB0_ENDPTCTRL3_TXR
 (1 << 
USB0_ENDPTCTRL3_TXR_SHIFT
)

	)

1192 
	#USB0_ENDPTCTRL3_TXE_SHIFT
 (23)

	)

1193 
	#USB0_ENDPTCTRL3_TXE
 (1 << 
USB0_ENDPTCTRL3_TXE_SHIFT
)

	)

1198 
	#USB0_ENDPTCTRL4_RXS_SHIFT
 (0)

	)

1199 
	#USB0_ENDPTCTRL4_RXS
 (1 << 
USB0_ENDPTCTRL4_RXS_SHIFT
)

	)

1202 
	#USB0_ENDPTCTRL4_RXT_SHIFT
 (2)

	)

1203 
	#USB0_ENDPTCTRL4_RXT_MASK
 (0x3 << 
USB0_ENDPTCTRL4_RXT_SHIFT
)

	)

1204 
	#USB0_ENDPTCTRL4_RXT
(
x
Ë((xË<< 
USB0_ENDPTCTRL4_RXT_SHIFT
)

	)

1207 
	#USB0_ENDPTCTRL4_RXI_SHIFT
 (5)

	)

1208 
	#USB0_ENDPTCTRL4_RXI
 (1 << 
USB0_ENDPTCTRL4_RXI_SHIFT
)

	)

1211 
	#USB0_ENDPTCTRL4_RXR_SHIFT
 (6)

	)

1212 
	#USB0_ENDPTCTRL4_RXR
 (1 << 
USB0_ENDPTCTRL4_RXR_SHIFT
)

	)

1215 
	#USB0_ENDPTCTRL4_RXE_SHIFT
 (7)

	)

1216 
	#USB0_ENDPTCTRL4_RXE
 (1 << 
USB0_ENDPTCTRL4_RXE_SHIFT
)

	)

1219 
	#USB0_ENDPTCTRL4_TXS_SHIFT
 (16)

	)

1220 
	#USB0_ENDPTCTRL4_TXS
 (1 << 
USB0_ENDPTCTRL4_TXS_SHIFT
)

	)

1223 
	#USB0_ENDPTCTRL4_TXT1_0_SHIFT
 (18)

	)

1224 
	#USB0_ENDPTCTRL4_TXT1_0_MASK
 (0x3 << 
USB0_ENDPTCTRL4_TXT1_0_SHIFT
)

	)

1225 
	#USB0_ENDPTCTRL4_TXT1_0
(
x
Ë((xË<< 
USB0_ENDPTCTRL4_TXT1_0_SHIFT
)

	)

1228 
	#USB0_ENDPTCTRL4_TXI_SHIFT
 (21)

	)

1229 
	#USB0_ENDPTCTRL4_TXI
 (1 << 
USB0_ENDPTCTRL4_TXI_SHIFT
)

	)

1232 
	#USB0_ENDPTCTRL4_TXR_SHIFT
 (22)

	)

1233 
	#USB0_ENDPTCTRL4_TXR
 (1 << 
USB0_ENDPTCTRL4_TXR_SHIFT
)

	)

1236 
	#USB0_ENDPTCTRL4_TXE_SHIFT
 (23)

	)

1237 
	#USB0_ENDPTCTRL4_TXE
 (1 << 
USB0_ENDPTCTRL4_TXE_SHIFT
)

	)

1242 
	#USB0_ENDPTCTRL5_RXS_SHIFT
 (0)

	)

1243 
	#USB0_ENDPTCTRL5_RXS
 (1 << 
USB0_ENDPTCTRL5_RXS_SHIFT
)

	)

1246 
	#USB0_ENDPTCTRL5_RXT_SHIFT
 (2)

	)

1247 
	#USB0_ENDPTCTRL5_RXT_MASK
 (0x3 << 
USB0_ENDPTCTRL5_RXT_SHIFT
)

	)

1248 
	#USB0_ENDPTCTRL5_RXT
(
x
Ë((xË<< 
USB0_ENDPTCTRL5_RXT_SHIFT
)

	)

1251 
	#USB0_ENDPTCTRL5_RXI_SHIFT
 (5)

	)

1252 
	#USB0_ENDPTCTRL5_RXI
 (1 << 
USB0_ENDPTCTRL5_RXI_SHIFT
)

	)

1255 
	#USB0_ENDPTCTRL5_RXR_SHIFT
 (6)

	)

1256 
	#USB0_ENDPTCTRL5_RXR
 (1 << 
USB0_ENDPTCTRL5_RXR_SHIFT
)

	)

1259 
	#USB0_ENDPTCTRL5_RXE_SHIFT
 (7)

	)

1260 
	#USB0_ENDPTCTRL5_RXE
 (1 << 
USB0_ENDPTCTRL5_RXE_SHIFT
)

	)

1263 
	#USB0_ENDPTCTRL5_TXS_SHIFT
 (16)

	)

1264 
	#USB0_ENDPTCTRL5_TXS
 (1 << 
USB0_ENDPTCTRL5_TXS_SHIFT
)

	)

1267 
	#USB0_ENDPTCTRL5_TXT1_0_SHIFT
 (18)

	)

1268 
	#USB0_ENDPTCTRL5_TXT1_0_MASK
 (0x3 << 
USB0_ENDPTCTRL5_TXT1_0_SHIFT
)

	)

1269 
	#USB0_ENDPTCTRL5_TXT1_0
(
x
Ë((xË<< 
USB0_ENDPTCTRL5_TXT1_0_SHIFT
)

	)

1272 
	#USB0_ENDPTCTRL5_TXI_SHIFT
 (21)

	)

1273 
	#USB0_ENDPTCTRL5_TXI
 (1 << 
USB0_ENDPTCTRL5_TXI_SHIFT
)

	)

1276 
	#USB0_ENDPTCTRL5_TXR_SHIFT
 (22)

	)

1277 
	#USB0_ENDPTCTRL5_TXR
 (1 << 
USB0_ENDPTCTRL5_TXR_SHIFT
)

	)

1280 
	#USB0_ENDPTCTRL5_TXE_SHIFT
 (23)

	)

1281 
	#USB0_ENDPTCTRL5_TXE
 (1 << 
USB0_ENDPTCTRL5_TXE_SHIFT
)

	)

1289 
	#USB0_ENDPTCTRL_RXS_SHIFT
 (0)

	)

1290 
	#USB0_ENDPTCTRL_RXS
 (1 << 
USB0_ENDPTCTRL_RXS_SHIFT
)

	)

1293 
	#USB0_ENDPTCTRL_RXT_SHIFT
 (2)

	)

1294 
	#USB0_ENDPTCTRL_RXT_MASK
 (0x3 << 
USB0_ENDPTCTRL_RXT_SHIFT
)

	)

1295 
	#USB0_ENDPTCTRL_RXT
(
x
Ë((xË<< 
USB0_ENDPTCTRL_RXT_SHIFT
)

	)

1298 
	#USB0_ENDPTCTRL_RXI_SHIFT
 (5)

	)

1299 
	#USB0_ENDPTCTRL_RXI
 (1 << 
USB0_ENDPTCTRL_RXI_SHIFT
)

	)

1302 
	#USB0_ENDPTCTRL_RXR_SHIFT
 (6)

	)

1303 
	#USB0_ENDPTCTRL_RXR
 (1 << 
USB0_ENDPTCTRL_RXR_SHIFT
)

	)

1306 
	#USB0_ENDPTCTRL_RXE_SHIFT
 (7)

	)

1307 
	#USB0_ENDPTCTRL_RXE
 (1 << 
USB0_ENDPTCTRL_RXE_SHIFT
)

	)

1310 
	#USB0_ENDPTCTRL_TXS_SHIFT
 (16)

	)

1311 
	#USB0_ENDPTCTRL_TXS
 (1 << 
USB0_ENDPTCTRL_TXS_SHIFT
)

	)

1314 
	#USB0_ENDPTCTRL_TXT1_0_SHIFT
 (18)

	)

1315 
	#USB0_ENDPTCTRL_TXT1_0_MASK
 (0x3 << 
USB0_ENDPTCTRL_TXT1_0_SHIFT
)

	)

1316 
	#USB0_ENDPTCTRL_TXT1_0
(
x
Ë((xË<< 
USB0_ENDPTCTRL_TXT1_0_SHIFT
)

	)

1319 
	#USB0_ENDPTCTRL_TXI_SHIFT
 (21)

	)

1320 
	#USB0_ENDPTCTRL_TXI
 (1 << 
USB0_ENDPTCTRL_TXI_SHIFT
)

	)

1323 
	#USB0_ENDPTCTRL_TXR_SHIFT
 (22)

	)

1324 
	#USB0_ENDPTCTRL_TXR
 (1 << 
USB0_ENDPTCTRL_TXR_SHIFT
)

	)

1327 
	#USB0_ENDPTCTRL_TXE_SHIFT
 (23)

	)

1328 
	#USB0_ENDPTCTRL_TXE
 (1 << 
USB0_ENDPTCTRL_TXE_SHIFT
)

	)

	@lib/libopencm3/include/libopencm3/lpc43xx/wwdt.h

35 #i‚de‡
LPC43XX_WWDT_H


36 
	#LPC43XX_WWDT_H


	)

40 
	~<lib›ícm3/cm3/comm⁄.h
>

41 
	~<lib›ícm3/Õc43xx/mem‹ym≠.h
>

46 
	#WWDT_MOD
 
	`MMIO32
(
WWDT_BASE
 + 0x000)

	)

49 
	#WWDT_TC
 
	`MMIO32
(
WWDT_BASE
 + 0x004)

	)

52 
	#WWDT_FEED
 
	`MMIO32
(
WWDT_BASE
 + 0x008)

	)

55 
	#WWDT_TV
 
	`MMIO32
(
WWDT_BASE
 + 0x00C)

	)

58 
	#WWDT_WARNINT
 
	`MMIO32
(
WWDT_BASE
 + 0x014)

	)

61 
	#WWDT_WINDOW
 
	`MMIO32
(
WWDT_BASE
 + 0x018)

	)

	@lib/libopencm3/include/libopencm3/msp432/e4/doc-msp432e4.h

	@lib/libopencm3/include/libopencm3/msp432/e4/gpio.h

35 #i‚de‡
MSP432E4_GPIO_H


36 
	#MSP432E4_GPIO_H


	)

40 
	~<lib›ícm3/cm3/comm⁄.h
>

41 
	~<lib›ícm3/m•432/e4/mem‹ym≠.h
>

42 
	~<°dboﬁ.h
>

48 
	#GPIOA
 
GPIOA_BASE


	)

50 
	#GPIOB
 
GPIOB_BASE


	)

52 
	#GPIOC
 
GPIOC_BASE


	)

54 
	#GPIOD
 
GPIOD_BASE


	)

56 
	#GPIOE
 
GPIOE_BASE


	)

58 
	#GPIOF
 
GPIOF_BASE


	)

60 
	#GPIOG
 
GPIOG_BASE


	)

62 
	#GPIOH
 
GPIOH_BASE


	)

64 
	#GPIOJ
 
GPIOJ_BASE


	)

66 
	#GPIOK
 
GPIOK_BASE


	)

68 
	#GPIOL
 
GPIOL_BASE


	)

70 
	#GPIOM
 
GPIOM_BASE


	)

72 
	#GPION
 
GPION_BASE


	)

74 
	#GPIOP
 
GPIOP_BASE


	)

76 
	#GPIOQ
 
GPIOQ_BASE


	)

83 
	#GPIO0
 (1 << 0)

	)

85 
	#GPIO1
 (1 << 1)

	)

87 
	#GPIO2
 (1 << 2)

	)

89 
	#GPIO3
 (1 << 3)

	)

91 
	#GPIO4
 (1 << 4)

	)

93 
	#GPIO5
 (1 << 5)

	)

95 
	#GPIO6
 (1 << 6)

	)

97 
	#GPIO7
 (1 << 7)

	)

99 
	#GPIO_ALL
 (0xFF)

	)

106 
	#GPIO_AF1
 0x1

	)

108 
	#GPIO_AF2
 0x2

	)

110 
	#GPIO_AF3
 0x3

	)

112 
	#GPIO_AF4
 0x4

	)

114 
	#GPIO_AF5
 0x5

	)

116 
	#GPIO_AF6
 0x6

	)

118 
	#GPIO_AF7
 0x7

	)

120 
	#GPIO_AF8
 0x8

	)

122 
	#GPIO_AF11
 0xB

	)

124 
	#GPIO_AF13
 0xD

	)

126 
	#GPIO_AF14
 0xE

	)

128 
	#GPIO_AF15
 0xF

	)

130 
	#GPIO_AF_DISABLE
 0x0

	)

137 
	#GPIO_DATA
(
p‹t
Ë(&
	`MMIO32
(’‹tË+ 0x000))

	)

139 
	#GPIO_DIR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x400)

	)

141 
	#GPIO_IS
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x404)

	)

143 
	#GPIO_IBE
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x408)

	)

145 
	#GPIO_IEV
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x40C)

	)

147 
	#GPIO_IM
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x410)

	)

149 
	#GPIO_RIS
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x414)

	)

151 
	#GPIO_MIS
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x418)

	)

153 
	#GPIO_ICR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x41C)

	)

155 
	#GPIO_AFSEL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x420)

	)

157 
	#GPIO_DR2R
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x500)

	)

159 
	#GPIO_DR4R
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x504)

	)

161 
	#GPIO_DR8R
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x508)

	)

163 
	#GPIO_ODR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x50C)

	)

165 
	#GPIO_PUR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x510)

	)

167 
	#GPIO_PDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x514)

	)

169 
	#GPIO_SLR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x518)

	)

171 
	#GPIO_DEN
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x51C)

	)

173 
	#GPIO_LOCK
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x520)

	)

175 
	#GPIO_CR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x524)

	)

177 
	#GPIO_AMSEL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x528)

	)

179 
	#GPIO_PCTL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x52C)

	)

181 
	#GPIO_ADCCTL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x530)

	)

183 
	#GPIO_DMACTL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x534)

	)

185 
	#GPIO_SI
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x538)

	)

187 
	#GPIO_DR12R
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x53C)

	)

190 
	#GPIO_WAKEPEN
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x540)

	)

193 
	#GPIO_WAKELVL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x544)

	)

196 
	#GPIO_WAKESTAT
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x548)

	)

198 
	#GPIO_PP
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFC0)

	)

200 
	#GPIO_PC
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFC4)

	)

203 
	#GPIO_PERIPH_ID0
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFE0)

	)

205 
	#GPIO_PERIPH_ID1
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFE4)

	)

207 
	#GPIO_PERIPH_ID2
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFE8)

	)

209 
	#GPIO_PERIPH_ID3
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFEC)

	)

211 
	#GPIO_PERIPH_ID4
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFD0)

	)

213 
	#GPIO_PERIPH_ID5
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFD4)

	)

215 
	#GPIO_PERIPH_ID6
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFD8)

	)

217 
	#GPIO_PERIPH_ID7
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFDC)

	)

220 
	#GPIO_PCELL_ID0
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFF0)

	)

222 
	#GPIO_PCELL_ID1
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFF4)

	)

224 
	#GPIO_PCELL_ID2
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFF8)

	)

226 
	#GPIO_PCELL_ID3
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0xFFC)

	)

233 
	#GPIO_IM_DMAIME
 (1 << 8)

	)

240 
	#GPIO_RIS_DMARIS
 (1 << 8)

	)

247 
	#GPIO_MIS_DMAMIS
 (1 << 8)

	)

254 
	#GPIO_ICR_DMAIC
 (1 << 8)

	)

261 
	#GPIO_LOCK_UNLOCK_CODE
 (0x4C4F434B)

	)

263 
	#GPIO_LOCK_STATUS
 (1 << 0)

	)

270 
	#GPIO_PCTL_AF
(
pö
, 
af
Ë(◊fË<< (’öË* 4))

	)

272 
	#GPIO_PCTL_MASK
(
pö
Ë
	`GPIO_PCTL_AF
(’ö), 0xf)

	)

279 
	#GPIO_SI_SUM
 (1 << 0)

	)

287 
	#GPIO_WAKEPEN_WAKEP7
 (1 << 7)

	)

289 
	#GPIO_WAKEPEN_WAKEP6
 (1 << 6)

	)

291 
	#GPIO_WAKEPEN_WAKEP5
 (1 << 5)

	)

293 
	#GPIO_WAKEPEN_WAKEP4
 (1 << 4)

	)

300 
	#GPIO_WAKELVL_WAKELVL7
 (1 << 7)

	)

302 
	#GPIO_WAKELVL_WAKELVL6
 (1 << 6)

	)

304 
	#GPIO_WAKELVL_WAKELVL5
 (1 << 5)

	)

306 
	#GPIO_WAKELVL_WAKELVL4
 (1 << 4)

	)

313 
	#GPIO_WAKESTAT_STAT7
 (1 << 7)

	)

315 
	#GPIO_WAKESTAT_STAT6
 (1 << 6)

	)

317 
	#GPIO_WAKESTAT_STAT5
 (1 << 5)

	)

319 
	#GPIO_WAKESTAT_STAT4
 (1 << 4)

	)

326 
	#GPIO_PP_EDE
 (1 << 0)

	)

333 
	#GPIO_PC_EDM
(
n
, 
mode
Ë((modeË<< (2 * (n)))

	)

335 
	#GPIO_PC_EDM_MASK
(
n
Ë(0x3 << (2 * (n)))

	)

337 
	#GPIO_PC_EDM_NORMAL
 0x0

	)

340 
	#GPIO_PC_EDM_ADD_6MA
 0x1

	)

343 
	#GPIO_PC_EDM_FULL_RANGE
 0x3

	)

354 
	#GPIO_AF_PA0_U0RX
 
GPIO_AF1


	)

356 
	#GPIO_AF_PA0_I2C9SCL
 
GPIO_AF2


	)

358 
	#GPIO_AF_PA0_T0CCP0
 
GPIO_AF3


	)

360 
	#GPIO_AF_PA0_CAN0RX
 
GPIO_AF7


	)

371 
	#GPIO_AF_PA1_U0TX
 
GPIO_AF1


	)

373 
	#GPIO_AF_PA1_I2C9SDA
 
GPIO_AF2


	)

375 
	#GPIO_AF_PA1_T0CCP1
 
GPIO_AF3


	)

377 
	#GPIO_AF_PA1_CAN0TX
 
GPIO_AF7


	)

388 
	#GPIO_AF_PA2_U4RX
 
GPIO_AF1


	)

390 
	#GPIO_AF_PA2_I2C8SCL
 
GPIO_AF2


	)

392 
	#GPIO_AF_PA2_T1CCP0
 
GPIO_AF3


	)

394 
	#GPIO_AF_PA2_SSI0CLK
 
GPIO_AF15


	)

405 
	#GPIO_AF_PA3_U4TX
 
GPIO_AF1


	)

407 
	#GPIO_AF_PA3_I2C8SDA
 
GPIO_AF2


	)

409 
	#GPIO_AF_PA3_T1CCP1
 
GPIO_AF3


	)

411 
	#GPIO_AF_PA3_SSI0FSS
 
GPIO_AF15


	)

422 
	#GPIO_AF_PA4_U3RX
 
GPIO_AF1


	)

424 
	#GPIO_AF_PA4_I2C7SCL
 
GPIO_AF2


	)

426 
	#GPIO_AF_PA4_T2CCP0
 
GPIO_AF3


	)

428 
	#GPIO_AF_PA4_SSI0XDAT0
 
GPIO_AF15


	)

439 
	#GPIO_AF_PA5_U3TX
 
GPIO_AF1


	)

441 
	#GPIO_AF_PA5_I2C7SDA
 
GPIO_AF2


	)

443 
	#GPIO_AF_PA5_T2CCP1
 
GPIO_AF3


	)

445 
	#GPIO_AF_PA5_SSI0XDAT1
 
GPIO_AF15


	)

456 
	#GPIO_AF_PA6_U2RX
 
GPIO_AF1


	)

458 
	#GPIO_AF_PA6_I2C6SCL
 
GPIO_AF2


	)

460 
	#GPIO_AF_PA6_T3CCP0
 
GPIO_AF3


	)

462 
	#GPIO_AF_PA6_USB0EPEN
 
GPIO_AF5


	)

464 
	#GPIO_AF_PA6_SSI0XDAT2
 
GPIO_AF13


	)

466 
	#GPIO_AF_PA6_EN0RXCK
 
GPIO_AF14


	)

468 
	#GPIO_AF_PA6_EPI0S8
 
GPIO_AF15


	)

479 
	#GPIO_AF_PA7_U2TX
 
GPIO_AF1


	)

481 
	#GPIO_AF_PA7_I2C6SDA
 
GPIO_AF2


	)

483 
	#GPIO_AF_PA7_T3CCP1
 
GPIO_AF3


	)

485 
	#GPIO_AF_PA7_USB0PFLT
 
GPIO_AF5


	)

487 
	#GPIO_AF_PA7_USB0EPEN
 
GPIO_AF11


	)

489 
	#GPIO_AF_PA7_SSI0XDAT3
 
GPIO_AF13


	)

491 
	#GPIO_AF_PA7_EPI0S9
 
GPIO_AF15


	)

502 
	#GPIO_AF_PB0_U1RX
 
GPIO_AF1


	)

504 
	#GPIO_AF_PB0_I2C5SCL
 
GPIO_AF2


	)

506 
	#GPIO_AF_PB0_T4CCP0
 
GPIO_AF3


	)

508 
	#GPIO_AF_PB0_CAN1RX
 
GPIO_AF7


	)

519 
	#GPIO_AF_PB1_U1TX
 
GPIO_AF1


	)

521 
	#GPIO_AF_PB1_I2C5SDA
 
GPIO_AF2


	)

523 
	#GPIO_AF_PB1_T4CCP1
 
GPIO_AF3


	)

525 
	#GPIO_AF_PB1_CAN1TX
 
GPIO_AF7


	)

536 
	#GPIO_AF_PB2_I2C0SCL
 
GPIO_AF2


	)

538 
	#GPIO_AF_PB2_T5CCP0
 
GPIO_AF3


	)

540 
	#GPIO_AF_PB2_EN0MDC
 
GPIO_AF5


	)

543 
	#GPIO_AF_PB2_USB0STP
 
GPIO_AF14


	)

545 
	#GPIO_AF_PB2_EPI0S27
 
GPIO_AF15


	)

556 
	#GPIO_AF_PB3_I2C0SDA
 
GPIO_AF2


	)

558 
	#GPIO_AF_PB3_T5CCP1
 
GPIO_AF3


	)

560 
	#GPIO_AF_PB3_EN0MDIO
 
GPIO_AF5


	)

562 
	#GPIO_AF_PB3_USB0CLK
 
GPIO_AF14


	)

564 
	#GPIO_AF_PB3_EPI0S28
 
GPIO_AF15


	)

575 
	#GPIO_AF_PB4_U0CTS
 
GPIO_AF1


	)

577 
	#GPIO_AF_PB4_I2C5SCL
 
GPIO_AF2


	)

579 
	#GPIO_AF_PB4_SSI1FSS
 
GPIO_AF15


	)

590 
	#GPIO_AF_PB5_U0RTS
 
GPIO_AF1


	)

592 
	#GPIO_AF_PB5_I2C5SDA
 
GPIO_AF2


	)

594 
	#GPIO_AF_PB5_SSI1CLK
 
GPIO_AF15


	)

605 
	#GPIO_AF_PB6_I2C6SCL
 
GPIO_AF1


	)

607 
	#GPIO_AF_PB6_T6CCP0
 
GPIO_AF3


	)

618 
	#GPIO_AF_PB7_I2C6SDA
 
GPIO_AF1


	)

620 
	#GPIO_AF_PB7_T6CCP1
 
GPIO_AF3


	)

631 
	#GPIO_AF_PC0_TCK
 
GPIO_AF1


	)

642 
	#GPIO_AF_PC1_TMS
 
GPIO_AF1


	)

653 
	#GPIO_AF_PC2_TDI
 
GPIO_AF1


	)

664 
	#GPIO_AF_PC3_TDO
 
GPIO_AF1


	)

675 
	#GPIO_AF_PC4_U7RX
 
GPIO_AF1


	)

677 
	#GPIO_AF_PC4_T7CCP0
 
GPIO_AF3


	)

679 
	#GPIO_AF_PC4_EPI0S7
 
GPIO_AF15


	)

690 
	#GPIO_AF_PC5_U7TX
 
GPIO_AF1


	)

692 
	#GPIO_AF_PC5_T7CCP1
 
GPIO_AF3


	)

694 
	#GPIO_AF_PC5_RTCCLK
 
GPIO_AF7


	)

696 
	#GPIO_AF_PC5_EPI0S6
 
GPIO_AF15


	)

707 
	#GPIO_AF_PC6_U5RX
 
GPIO_AF1


	)

709 
	#GPIO_AF_PC6_EPI0S5
 
GPIO_AF15


	)

720 
	#GPIO_AF_PC7_U5TX
 
GPIO_AF1


	)

722 
	#GPIO_AF_PC7_EPI0S4
 
GPIO_AF15


	)

733 
	#GPIO_AF_PD0_I2C7SCL
 
GPIO_AF2


	)

735 
	#GPIO_AF_PD0_T0CCP0
 
GPIO_AF3


	)

737 
	#GPIO_AF_PD0_C0O
 
GPIO_AF5


	)

739 
	#GPIO_AF_PD0_SSI2XDAT1
 
GPIO_AF15


	)

750 
	#GPIO_AF_PD1_I2C7SDA
 
GPIO_AF2


	)

752 
	#GPIO_AF_PD1_T0CCP1
 
GPIO_AF3


	)

754 
	#GPIO_AF_PD1_C1O
 
GPIO_AF5


	)

756 
	#GPIO_AF_PD1_SSI2XDAT0
 
GPIO_AF15


	)

767 
	#GPIO_AF_PD2_I2C8SCL
 
GPIO_AF2


	)

769 
	#GPIO_AF_PD2_T1CCP0
 
GPIO_AF3


	)

771 
	#GPIO_AF_PD2_C2O
 
GPIO_AF5


	)

773 
	#GPIO_AF_PD2_SSI2FSS
 
GPIO_AF15


	)

784 
	#GPIO_AF_PD3_I2C8SDA
 
GPIO_AF2


	)

786 
	#GPIO_AF_PD3_T1CCP1
 
GPIO_AF3


	)

788 
	#GPIO_AF_PD3_SSI2CLK
 
GPIO_AF15


	)

799 
	#GPIO_AF_PD4_U2RX
 
GPIO_AF1


	)

801 
	#GPIO_AF_PD4_T3CCP0
 
GPIO_AF3


	)

803 
	#GPIO_AF_PD4_SSI1XDAT2
 
GPIO_AF15


	)

814 
	#GPIO_AF_PD5_U2TX
 
GPIO_AF1


	)

816 
	#GPIO_AF_PD5_T3CCP1
 
GPIO_AF3


	)

818 
	#GPIO_AF_PD5_SSI1XDAT3
 
GPIO_AF15


	)

829 
	#GPIO_AF_PD6_U2RTS
 
GPIO_AF1


	)

831 
	#GPIO_AF_PD6_T4CCP0
 
GPIO_AF3


	)

833 
	#GPIO_AF_PD6_USB0EPEN
 
GPIO_AF5


	)

835 
	#GPIO_AF_PD6_SSI2XDAT3
 
GPIO_AF15


	)

846 
	#GPIO_AF_PD7_U2CTS
 
GPIO_AF1


	)

848 
	#GPIO_AF_PD7_T4CCP1
 
GPIO_AF3


	)

850 
	#GPIO_AF_PD7_USB0PFLT
 
GPIO_AF5


	)

852 
	#GPIO_AF_PD7_NMI
 
GPIO_AF8


	)

854 
	#GPIO_AF_PD7_SSI2XDAT2
 
GPIO_AF15


	)

865 
	#GPIO_AF_PE0_U1RTS
 
GPIO_AF1


	)

876 
	#GPIO_AF_PE1_U1DSR
 
GPIO_AF1


	)

887 
	#GPIO_AF_PE2_U1DCD
 
GPIO_AF1


	)

898 
	#GPIO_AF_PE3_U1DTR
 
GPIO_AF1


	)

900 
	#GPIO_AF_PE3_OWIRE
 
GPIO_AF5


	)

911 
	#GPIO_AF_PE4_U1RI
 
GPIO_AF1


	)

913 
	#GPIO_AF_PE4_SSI1XDAT0
 
GPIO_AF15


	)

924 
	#GPIO_AF_PE5_SSI1XDAT1
 
GPIO_AF15


	)

935 
	#GPIO_AF_PE6_U0CTS
 
GPIO_AF1


	)

937 
	#GPIO_AF_PE6_I2C9SCL
 
GPIO_AF2


	)

948 
	#GPIO_AF_PE7_U0RTS
 
GPIO_AF1


	)

950 
	#GPIO_AF_PE7_I2C9SDA
 
GPIO_AF2


	)

952 
	#GPIO_AF_PE7_NMI
 
GPIO_AF8


	)

963 
	#GPIO_AF_PF0_EN0LED0
 
GPIO_AF5


	)

965 
	#GPIO_AF_PF0_M0PWM0
 
GPIO_AF6


	)

967 
	#GPIO_AF_PF0_SSI3XDAT1
 
GPIO_AF14


	)

969 
	#GPIO_AF_PF0_TRD2
 
GPIO_AF15


	)

980 
	#GPIO_AF_PF1_EN0LED2
 
GPIO_AF5


	)

982 
	#GPIO_AF_PF1_M0PWM1
 
GPIO_AF6


	)

984 
	#GPIO_AF_PF1_SSI3XDAT0
 
GPIO_AF14


	)

986 
	#GPIO_AF_PF1_TRD1
 
GPIO_AF15


	)

997 
	#GPIO_AF_PF2_EN0MDC
 
GPIO_AF5


	)

999 
	#GPIO_AF_PF2_M0PWM2
 
GPIO_AF6


	)

1001 
	#GPIO_AF_PF2_SSI3FSS
 
GPIO_AF14


	)

1003 
	#GPIO_AF_PF2_TRD0
 
GPIO_AF15


	)

1014 
	#GPIO_AF_PF3_EN0MDIO
 
GPIO_AF5


	)

1016 
	#GPIO_AF_PF3_M0PWM3
 
GPIO_AF6


	)

1018 
	#GPIO_AF_PF3_SSI3CLK
 
GPIO_AF14


	)

1020 
	#GPIO_AF_PF3_TRCLK
 
GPIO_AF15


	)

1031 
	#GPIO_AF_PF4_EN0LED1
 
GPIO_AF5


	)

1033 
	#GPIO_AF_PF4_M0FAULT0
 
GPIO_AF6


	)

1035 
	#GPIO_AF_PF4_SSI3XDAT2
 
GPIO_AF14


	)

1037 
	#GPIO_AF_PF4_TRD3
 
GPIO_AF15


	)

1048 
	#GPIO_AF_PF5_SSI3XDAT3
 
GPIO_AF14


	)

1059 
	#GPIO_AF_PF6_LCDMCLK
 
GPIO_AF15


	)

1070 
	#GPIO_AF_PF7_LCDDATA02
 
GPIO_AF15


	)

1081 
	#GPIO_AF_PG0_I2C1SCL
 
GPIO_AF2


	)

1083 
	#GPIO_AF_PG0_EN0PPS
 
GPIO_AF5


	)

1085 
	#GPIO_AF_PG0_M0PWM4
 
GPIO_AF6


	)

1087 
	#GPIO_AF_PG0_EPI0S11
 
GPIO_AF15


	)

1098 
	#GPIO_AF_PG1_I2C1SDA
 
GPIO_AF2


	)

1100 
	#GPIO_AF_PG1_M0PWM5
 
GPIO_AF6


	)

1102 
	#GPIO_AF_PG1_EPI0S10
 
GPIO_AF15


	)

1113 
	#GPIO_AF_PG2_I2C2SCL
 
GPIO_AF2


	)

1115 
	#GPIO_AF_PG2_EN0TXCK
 
GPIO_AF14


	)

1117 
	#GPIO_AF_PG2_SSI2XDAT3
 
GPIO_AF15


	)

1128 
	#GPIO_AF_PG3_I2C2SDA
 
GPIO_AF2


	)

1130 
	#GPIO_AF_PG3_EN0TXEN
 
GPIO_AF14


	)

1132 
	#GPIO_AF_PG3_SSI2XDAT2
 
GPIO_AF15


	)

1143 
	#GPIO_AF_PG4_U0CTS
 
GPIO_AF1


	)

1145 
	#GPIO_AF_PG4_I2C3SCL
 
GPIO_AF2


	)

1147 
	#GPIO_AF_PG4_OWIRE
 
GPIO_AF5


	)

1149 
	#GPIO_AF_PG4_EN0TXD0
 
GPIO_AF14


	)

1151 
	#GPIO_AF_PG4_SSI2XDAT1
 
GPIO_AF15


	)

1162 
	#GPIO_AF_PG5_U0RTS
 
GPIO_AF1


	)

1164 
	#GPIO_AF_PG5_I2C3SDA
 
GPIO_AF2


	)

1166 
	#GPIO_AF_PG5_OWALT
 
GPIO_AF5


	)

1168 
	#GPIO_AF_PG5_EN0TXD1
 
GPIO_AF14


	)

1170 
	#GPIO_AF_PG5_SSI2XDAT0
 
GPIO_AF15


	)

1181 
	#GPIO_AF_PG6_I2C4SCL
 
GPIO_AF2


	)

1183 
	#GPIO_AF_PG6_OWIRE
 
GPIO_AF5


	)

1185 
	#GPIO_AF_PG6_EN0RXER
 
GPIO_AF14


	)

1187 
	#GPIO_AF_PG6_SSI2FSS
 
GPIO_AF15


	)

1198 
	#GPIO_AF_PG7_I2C4SDA
 
GPIO_AF2


	)

1200 
	#GPIO_AF_PG7_OWIRE
 
GPIO_AF5


	)

1202 
	#GPIO_AF_PG7_EN0RXDV
 
GPIO_AF14


	)

1204 
	#GPIO_AF_PG7_SSI2CLK
 
GPIO_AF15


	)

1215 
	#GPIO_AF_PH0_U0RTS
 
GPIO_AF1


	)

1217 
	#GPIO_AF_PH0_EPI0S0
 
GPIO_AF15


	)

1228 
	#GPIO_AF_PH1_U0CTS
 
GPIO_AF1


	)

1230 
	#GPIO_AF_PH1_EPI0S1
 
GPIO_AF15


	)

1241 
	#GPIO_AF_PH2_U0DCD
 
GPIO_AF1


	)

1243 
	#GPIO_AF_PH2_EPI0S2
 
GPIO_AF15


	)

1254 
	#GPIO_AF_PH3_U0DSR
 
GPIO_AF1


	)

1256 
	#GPIO_AF_PH3_EPI0S3
 
GPIO_AF15


	)

1267 
	#GPIO_AF_PH4_U0DTR
 
GPIO_AF1


	)

1278 
	#GPIO_AF_PH5_U0RI
 
GPIO_AF1


	)

1280 
	#GPIO_AF_PH5_EN0PPS
 
GPIO_AF15


	)

1291 
	#GPIO_AF_PH6_U5RX
 
GPIO_AF1


	)

1293 
	#GPIO_AF_PH6_U7RX
 
GPIO_AF2


	)

1304 
	#GPIO_AF_PH7_U5TX
 
GPIO_AF1


	)

1306 
	#GPIO_AF_PH7_U7TX
 
GPIO_AF2


	)

1317 
	#GPIO_AF_PJ0_U3RX
 
GPIO_AF1


	)

1319 
	#GPIO_AF_PJ0_EN0PPS
 
GPIO_AF5


	)

1330 
	#GPIO_AF_PJ1_U3TX
 
GPIO_AF1


	)

1341 
	#GPIO_AF_PJ2_U2RTS
 
GPIO_AF1


	)

1343 
	#GPIO_AF_PJ2_LCDDATA14
 
GPIO_AF15


	)

1354 
	#GPIO_AF_PJ3_U2CTS
 
GPIO_AF1


	)

1356 
	#GPIO_AF_PJ3_LCDDATA15
 
GPIO_AF15


	)

1367 
	#GPIO_AF_PJ4_U3RTS
 
GPIO_AF1


	)

1369 
	#GPIO_AF_PJ4_LCDDATA16
 
GPIO_AF15


	)

1380 
	#GPIO_AF_PJ5_U3CTS
 
GPIO_AF1


	)

1382 
	#GPIO_AF_PJ5_LCDDATA17
 
GPIO_AF15


	)

1393 
	#GPIO_AF_PJ6_U4RTS
 
GPIO_AF1


	)

1395 
	#GPIO_AF_PJ6_LCDAC
 
GPIO_AF15


	)

1406 
	#GPIO_AF_PJ7_U4CTS
 
GPIO_AF1


	)

1417 
	#GPIO_AF_PK0_U4RX
 
GPIO_AF1


	)

1419 
	#GPIO_AF_PK0_EPI0S0
 
GPIO_AF15


	)

1430 
	#GPIO_AF_PK1_U4TX
 
GPIO_AF1


	)

1432 
	#GPIO_AF_PK1_EPI0S1
 
GPIO_AF15


	)

1443 
	#GPIO_AF_PK2_U4RTS
 
GPIO_AF1


	)

1445 
	#GPIO_AF_PK2_EPI0S2
 
GPIO_AF15


	)

1456 
	#GPIO_AF_PK3_U4CTS
 
GPIO_AF1


	)

1458 
	#GPIO_AF_PK3_EPI0S3
 
GPIO_AF15


	)

1469 
	#GPIO_AF_PK4_I2C3SCL
 
GPIO_AF2


	)

1471 
	#GPIO_AF_PK4_EN0LED0
 
GPIO_AF5


	)

1473 
	#GPIO_AF_PK4_M0PWM6
 
GPIO_AF6


	)

1475 
	#GPIO_AF_PK4_EN0INTRN
 
GPIO_AF7


	)

1477 
	#GPIO_AF_PK4_EN0RXD3
 
GPIO_AF14


	)

1479 
	#GPIO_AF_PK4_EPI0S32
 
GPIO_AF15


	)

1490 
	#GPIO_AF_PK5_I2C3SDA
 
GPIO_AF2


	)

1492 
	#GPIO_AF_PK5_EN0LED2
 
GPIO_AF5


	)

1494 
	#GPIO_AF_PK5_M0PWM7
 
GPIO_AF6


	)

1496 
	#GPIO_AF_PK5_EN0RXD2
 
GPIO_AF14


	)

1498 
	#GPIO_AF_PK5_EPI0S31
 
GPIO_AF15


	)

1509 
	#GPIO_AF_PK6_I2C4SCL
 
GPIO_AF2


	)

1511 
	#GPIO_AF_PK6_EN0LED1
 
GPIO_AF5


	)

1513 
	#GPIO_AF_PK6_M0FAULT1
 
GPIO_AF6


	)

1515 
	#GPIO_AF_PK6_EN0TXD2
 
GPIO_AF14


	)

1517 
	#GPIO_AF_PK6_EPI0S25
 
GPIO_AF15


	)

1528 
	#GPIO_AF_PK7_U0RI
 
GPIO_AF1


	)

1530 
	#GPIO_AF_PK7_I2C4SDA
 
GPIO_AF2


	)

1532 
	#GPIO_AF_PK7_RTCCLK
 
GPIO_AF5


	)

1534 
	#GPIO_AF_PK7_M0FAULT2
 
GPIO_AF6


	)

1536 
	#GPIO_AF_PK7_EN0TXD3
 
GPIO_AF14


	)

1538 
	#GPIO_AF_PK7_EPI0S24
 
GPIO_AF15


	)

1549 
	#GPIO_AF_PL0_I2C2SDA
 
GPIO_AF2


	)

1551 
	#GPIO_AF_PL0_M0FAULT3
 
GPIO_AF6


	)

1553 
	#GPIO_AF_PL0_USB0D0
 
GPIO_AF14


	)

1555 
	#GPIO_AF_PL0_EPI0S16
 
GPIO_AF15


	)

1566 
	#GPIO_AF_PL1_I2C2SCL
 
GPIO_AF2


	)

1568 
	#GPIO_AF_PL1_PHA0
 
GPIO_AF6


	)

1570 
	#GPIO_AF_PL1_USB0D1
 
GPIO_AF14


	)

1572 
	#GPIO_AF_PL1_EPI0S17
 
GPIO_AF15


	)

1583 
	#GPIO_AF_PL2_C0O
 
GPIO_AF5


	)

1585 
	#GPIO_AF_PL2_PHB0
 
GPIO_AF6


	)

1587 
	#GPIO_AF_PL2_USB0D2
 
GPIO_AF14


	)

1589 
	#GPIO_AF_PL2_EPI0S18
 
GPIO_AF15


	)

1600 
	#GPIO_AF_PL3_C1O
 
GPIO_AF5


	)

1602 
	#GPIO_AF_PL3_IDX0
 
GPIO_AF6


	)

1604 
	#GPIO_AF_PL3_USB0D3
 
GPIO_AF14


	)

1606 
	#GPIO_AF_PL3_EPI0S19
 
GPIO_AF15


	)

1617 
	#GPIO_AF_PL4_T0CCP0
 
GPIO_AF3


	)

1619 
	#GPIO_AF_PL4_USB0D4
 
GPIO_AF14


	)

1621 
	#GPIO_AF_PL4_EPI0S26
 
GPIO_AF15


	)

1632 
	#GPIO_AF_PL5_T0CCP1
 
GPIO_AF3


	)

1634 
	#GPIO_AF_PL5_USB0D5
 
GPIO_AF14


	)

1636 
	#GPIO_AF_PL5_EPI0S33
 
GPIO_AF15


	)

1647 
	#GPIO_AF_PL6_T1CCP0
 
GPIO_AF3


	)

1658 
	#GPIO_AF_PL7_T1CCP1
 
GPIO_AF3


	)

1669 
	#GPIO_AF_PM0_T2CCP0
 
GPIO_AF3


	)

1671 
	#GPIO_AF_PM0_EPI0S15
 
GPIO_AF15


	)

1682 
	#GPIO_AF_PM1_T2CCP1
 
GPIO_AF3


	)

1684 
	#GPIO_AF_PM1_EPI0S14
 
GPIO_AF15


	)

1695 
	#GPIO_AF_PM2_T3CCP0
 
GPIO_AF3


	)

1697 
	#GPIO_AF_PM2_EPI0S13
 
GPIO_AF15


	)

1708 
	#GPIO_AF_PM3_T3CCP1
 
GPIO_AF3


	)

1710 
	#GPIO_AF_PM3_EPI0S12
 
GPIO_AF15


	)

1721 
	#GPIO_AF_PM4_U0CTS
 
GPIO_AF1


	)

1723 
	#GPIO_AF_PM4_T4CCP0
 
GPIO_AF3


	)

1725 
	#GPIO_AF_PM4_EN0RREF_CLK
 
GPIO_AF14


	)

1736 
	#GPIO_AF_PM5_U0DCD
 
GPIO_AF1


	)

1738 
	#GPIO_AF_PM5_T4CCP1
 
GPIO_AF3


	)

1749 
	#GPIO_AF_PM6_U0DSR
 
GPIO_AF1


	)

1751 
	#GPIO_AF_PM6_T5CCP0
 
GPIO_AF3


	)

1753 
	#GPIO_AF_PM6_EN0CRS
 
GPIO_AF14


	)

1764 
	#GPIO_AF_PM7_U0RI
 
GPIO_AF1


	)

1766 
	#GPIO_AF_PM7_T5CCP1
 
GPIO_AF3


	)

1768 
	#GPIO_AF_PM7_EN0COL
 
GPIO_AF14


	)

1779 
	#GPIO_AF_PN0_U1RTS
 
GPIO_AF1


	)

1790 
	#GPIO_AF_PN1_U1CTS
 
GPIO_AF1


	)

1801 
	#GPIO_AF_PN2_U1DCD
 
GPIO_AF1


	)

1803 
	#GPIO_AF_PN2_U2RTS
 
GPIO_AF2


	)

1805 
	#GPIO_AF_PN2_EPI0S29
 
GPIO_AF15


	)

1816 
	#GPIO_AF_PN3_U1DSR
 
GPIO_AF1


	)

1818 
	#GPIO_AF_PN3_U2CTS
 
GPIO_AF2


	)

1820 
	#GPIO_AF_PN3_EPI0S30
 
GPIO_AF15


	)

1831 
	#GPIO_AF_PN4_U1DTR
 
GPIO_AF1


	)

1833 
	#GPIO_AF_PN4_U3RTS
 
GPIO_AF2


	)

1835 
	#GPIO_AF_PN4_I2C2SDA
 
GPIO_AF3


	)

1837 
	#GPIO_AF_PN4_EPI0S34
 
GPIO_AF15


	)

1848 
	#GPIO_AF_PN5_U1RI
 
GPIO_AF1


	)

1850 
	#GPIO_AF_PN5_U3CTS
 
GPIO_AF2


	)

1852 
	#GPIO_AF_PN5_I2C2SCL
 
GPIO_AF3


	)

1854 
	#GPIO_AF_PN5_EPI0S35
 
GPIO_AF15


	)

1865 
	#GPIO_AF_PN6_U4RTS
 
GPIO_AF2


	)

1867 
	#GPIO_AF_PN6_EN0TXER
 
GPIO_AF14


	)

1869 
	#GPIO_AF_PN6_LCDDATA13
 
GPIO_AF15


	)

1880 
	#GPIO_AF_PN7_U1RTS
 
GPIO_AF1


	)

1882 
	#GPIO_AF_PN7_U4CTS
 
GPIO_AF2


	)

1884 
	#GPIO_AF_PN7_LCDDATA12
 
GPIO_AF15


	)

1895 
	#GPIO_AF_PP0_U6RX
 
GPIO_AF1


	)

1897 
	#GPIO_AF_PP0_T6CCP0
 
GPIO_AF5


	)

1899 
	#GPIO_AF_PP0_EN0INTRN
 
GPIO_AF7


	)

1901 
	#GPIO_AF_PP0_SSI3XDAT2
 
GPIO_AF15


	)

1912 
	#GPIO_AF_PP1_U6TX
 
GPIO_AF1


	)

1914 
	#GPIO_AF_PP1_T6CCP1
 
GPIO_AF5


	)

1916 
	#GPIO_AF_PP1_SSI3XDAT3
 
GPIO_AF15


	)

1927 
	#GPIO_AF_PP2_U0DTR
 
GPIO_AF1


	)

1929 
	#GPIO_AF_PP2_USB0NXT
 
GPIO_AF14


	)

1931 
	#GPIO_AF_PP2_EPI0S29
 
GPIO_AF15


	)

1942 
	#GPIO_AF_PP3_U1CTS
 
GPIO_AF1


	)

1944 
	#GPIO_AF_PP3_U0DCD
 
GPIO_AF2


	)

1946 
	#GPIO_AF_PP3_RTCCLK
 
GPIO_AF7


	)

1949 
	#GPIO_AF_PP3_USB0DIR
 
GPIO_AF14


	)

1951 
	#GPIO_AF_PP3_EPI0S30
 
GPIO_AF15


	)

1962 
	#GPIO_AF_PP4_U3RTS
 
GPIO_AF1


	)

1964 
	#GPIO_AF_PP4_U0DSR
 
GPIO_AF2


	)

1966 
	#GPIO_AF_PP4_OWIRE
 
GPIO_AF4


	)

1968 
	#GPIO_AF_PP4_USB0D7
 
GPIO_AF14


	)

1979 
	#GPIO_AF_PP5_U3CTS
 
GPIO_AF1


	)

1981 
	#GPIO_AF_PP5_I2C2SCL
 
GPIO_AF2


	)

1983 
	#GPIO_AF_PP5_OWALT
 
GPIO_AF4


	)

1985 
	#GPIO_AF_PP5_USB0D6
 
GPIO_AF14


	)

1996 
	#GPIO_AF_PP6_U1DCD
 
GPIO_AF1


	)

1998 
	#GPIO_AF_PP6_I2C2SDA
 
GPIO_AF2


	)

2009 
	#GPIO_AF_PP7_OWIRE
 
GPIO_AF5


	)

2020 
	#GPIO_AF_PQ0_T6CCP0
 
GPIO_AF3


	)

2022 
	#GPIO_AF_PQ0_SSI3CLK
 
GPIO_AF14


	)

2024 
	#GPIO_AF_PQ0_EPI0S20
 
GPIO_AF15


	)

2035 
	#GPIO_AF_PQ1_T6CCP1
 
GPIO_AF3


	)

2037 
	#GPIO_AF_PQ1_SSI3FSS
 
GPIO_AF14


	)

2039 
	#GPIO_AF_PQ1_EPI0S21
 
GPIO_AF15


	)

2050 
	#GPIO_AF_PQ2_T7CCP0
 
GPIO_AF3


	)

2052 
	#GPIO_AF_PQ2_SSI3XDAT0
 
GPIO_AF14


	)

2054 
	#GPIO_AF_PQ2_EPI0S22
 
GPIO_AF15


	)

2065 
	#GPIO_AF_PQ3_T7CCP1
 
GPIO_AF3


	)

2067 
	#GPIO_AF_PQ3_SSI3XDAT1
 
GPIO_AF14


	)

2069 
	#GPIO_AF_PQ3_EPI0S23
 
GPIO_AF15


	)

2080 
	#GPIO_AF_PQ4_U1RX
 
GPIO_AF1


	)

2082 
	#GPIO_AF_PQ4_DIVSCLK
 
GPIO_AF7


	)

2093 
	#GPIO_AF_PQ5_U1TX
 
GPIO_AF1


	)

2095 
	#GPIO_AF_PQ5_EN0RXD0
 
GPIO_AF14


	)

2106 
	#GPIO_AF_PQ6_U1DTR
 
GPIO_AF1


	)

2108 
	#GPIO_AF_PQ6_EN0RXD1
 
GPIO_AF14


	)

2119 
	#GPIO_AF_PQ7_U1RI
 
GPIO_AF1


	)

2130 
	#GPIO_AF_PR0_U4TX
 
GPIO_AF1


	)

2132 
	#GPIO_AF_PR0_I2C1SCL
 
GPIO_AF2


	)

2134 
	#GPIO_AF_PR0_M0PWM0
 
GPIO_AF6


	)

2136 
	#GPIO_AF_PR0_LCDCP
 
GPIO_AF15


	)

2147 
	#GPIO_AF_PR1_U4RX
 
GPIO_AF1


	)

2149 
	#GPIO_AF_PR1_I2C1SDA
 
GPIO_AF2


	)

2151 
	#GPIO_AF_PR1_M0PWM1
 
GPIO_AF6


	)

2153 
	#GPIO_AF_PR1_LCDFP
 
GPIO_AF15


	)

2164 
	#GPIO_AF_PR2_I2C2SCL
 
GPIO_AF2


	)

2166 
	#GPIO_AF_PR2_M0PWM2
 
GPIO_AF6


	)

2168 
	#GPIO_AF_PR2_LCDLP
 
GPIO_AF15


	)

2179 
	#GPIO_AF_PR3_I2C2SDA
 
GPIO_AF2


	)

2181 
	#GPIO_AF_PR3_M0PWM3
 
GPIO_AF6


	)

2183 
	#GPIO_AF_PR3_LCDDATA03
 
GPIO_AF15


	)

2194 
	#GPIO_AF_PR4_I2C3SCL
 
GPIO_AF2


	)

2196 
	#GPIO_AF_PR4_T0CCP0
 
GPIO_AF3


	)

2198 
	#GPIO_AF_PR4_M0PWM4
 
GPIO_AF6


	)

2200 
	#GPIO_AF_PR4_LCDDATA00
 
GPIO_AF15


	)

2211 
	#GPIO_AF_PR5_U1RX
 
GPIO_AF1


	)

2213 
	#GPIO_AF_PR5_I2C3SDA
 
GPIO_AF2


	)

2215 
	#GPIO_AF_PR5_T0CCP1
 
GPIO_AF3


	)

2217 
	#GPIO_AF_PR5_M0PWM5
 
GPIO_AF6


	)

2219 
	#GPIO_AF_PR5_LCDDATA01
 
GPIO_AF15


	)

2230 
	#GPIO_AF_PR6_U1TX
 
GPIO_AF1


	)

2232 
	#GPIO_AF_PR6_I2C4SCL
 
GPIO_AF2


	)

2234 
	#GPIO_AF_PR6_T1CCP0
 
GPIO_AF3


	)

2236 
	#GPIO_AF_PR6_M0PWM6
 
GPIO_AF6


	)

2238 
	#GPIO_AF_PR6_LCDDATA04
 
GPIO_AF15


	)

2249 
	#GPIO_AF_PR7_I2C4SDA
 
GPIO_AF2


	)

2251 
	#GPIO_AF_PR7_T1CCP1
 
GPIO_AF3


	)

2253 
	#GPIO_AF_PR7_M0PWM7
 
GPIO_AF6


	)

2255 
	#GPIO_AF_PR7_EN0TXEN
 
GPIO_AF14


	)

2257 
	#GPIO_AF_PR7_LCDDATA05
 
GPIO_AF15


	)

2268 
	#GPIO_AF_PS0_T2CCP0
 
GPIO_AF3


	)

2270 
	#GPIO_AF_PS0_M0FAULT0
 
GPIO_AF6


	)

2272 
	#GPIO_AF_PS0_LCDDATA20
 
GPIO_AF15


	)

2283 
	#GPIO_AF_PS1_T2CCP1
 
GPIO_AF3


	)

2285 
	#GPIO_AF_PS1_M0FAULT1
 
GPIO_AF6


	)

2287 
	#GPIO_AF_PS1_LCDDATA21
 
GPIO_AF15


	)

2298 
	#GPIO_AF_PS2_U1DSR
 
GPIO_AF1


	)

2300 
	#GPIO_AF_PS2_T3CCP0
 
GPIO_AF3


	)

2302 
	#GPIO_AF_PS2_M0FAULT2
 
GPIO_AF6


	)

2304 
	#GPIO_AF_PS2_LCDDATA22
 
GPIO_AF15


	)

2315 
	#GPIO_AF_PS3_T3CCP1
 
GPIO_AF3


	)

2317 
	#GPIO_AF_PS3_M0FAULT3
 
GPIO_AF6


	)

2319 
	#GPIO_AF_PS3_LCDDATA23
 
GPIO_AF15


	)

2330 
	#GPIO_AF_PS4_T4CCP0
 
GPIO_AF3


	)

2332 
	#GPIO_AF_PS4_PHA0
 
GPIO_AF6


	)

2334 
	#GPIO_AF_PS4_EN0TXD0
 
GPIO_AF14


	)

2336 
	#GPIO_AF_PS4_LCDDATA06
 
GPIO_AF15


	)

2347 
	#GPIO_AF_PS5_T4CCP1
 
GPIO_AF3


	)

2349 
	#GPIO_AF_PS5_PHB0
 
GPIO_AF6


	)

2351 
	#GPIO_AF_PS5_EN0TXD1
 
GPIO_AF14


	)

2353 
	#GPIO_AF_PS5_LCDDATA07
 
GPIO_AF15


	)

2364 
	#GPIO_AF_PS6_T5CCP0
 
GPIO_AF3


	)

2366 
	#GPIO_AF_PS6_IDX0
 
GPIO_AF6


	)

2368 
	#GPIO_AF_PS6_EN0RXER
 
GPIO_AF14


	)

2370 
	#GPIO_AF_PS6_LCDDATA08
 
GPIO_AF15


	)

2381 
	#GPIO_AF_PS7_T5CCP1
 
GPIO_AF3


	)

2383 
	#GPIO_AF_PS7_EN0RXDV
 
GPIO_AF14


	)

2385 
	#GPIO_AF_PS7_LCDDATA09
 
GPIO_AF15


	)

2396 
	#GPIO_AF_PT0_T6CCP0
 
GPIO_AF3


	)

2398 
	#GPIO_AF_PT0_CAN0RX
 
GPIO_AF7


	)

2400 
	#GPIO_AF_PT0_EN0RXD0
 
GPIO_AF14


	)

2402 
	#GPIO_AF_PT0_LCDDATA10
 
GPIO_AF15


	)

2413 
	#GPIO_AF_PT1_T6CCP1
 
GPIO_AF3


	)

2415 
	#GPIO_AF_PT1_CAN0TX
 
GPIO_AF7


	)

2417 
	#GPIO_AF_PT1_EN0RXD1
 
GPIO_AF14


	)

2419 
	#GPIO_AF_PT1_LCDDATA11
 
GPIO_AF15


	)

2430 
	#GPIO_AF_PT2_T7CCP0
 
GPIO_AF3


	)

2432 
	#GPIO_AF_PT2_CAN1RX
 
GPIO_AF7


	)

2434 
	#GPIO_AF_PT2_LCDDATA18
 
GPIO_AF15


	)

2445 
	#GPIO_AF_PT3_T7CCP1
 
GPIO_AF3


	)

2447 
	#GPIO_AF_PT3_CAN1TX
 
GPIO_AF7


	)

2449 
	#GPIO_AF_PT3_LCDDATA19
 
GPIO_AF15


	)

2453 
	egpio_mode
 {

2454 
	mGPIO_MODE_OUTPUT
,

2455 
	mGPIO_MODE_INPUT
,

2456 
	mGPIO_MODE_ANALOG


2460 
	egpio_puŒ_up_down
 {

2461 
	mGPIO_PUPD_NONE
,

2462 
	mGPIO_PUPD_PULLUP
,

2463 
	mGPIO_PUPD_PULLDOWN
,

2467 
	egpio_ouçut_ty≥
 {

2468 
	mGPIO_OTYPE_PP
,

2469 
	mGPIO_OTYPE_OD
,

2473 
	egpio_drive_°ªngth
 {

2474 
	mGPIO_DRIVE_2MA
,

2475 
	mGPIO_DRIVE_4MA
,

2476 
	mGPIO_DRIVE_6MA
,

2477 
	mGPIO_DRIVE_8MA
,

2478 
	mGPIO_DRIVE_10MA
,

2479 
	mGPIO_DRIVE_12MA


2483 
	egpio_¶ew_˘l
 {

2484 
	mGPIO_SLEW_CTL_ENABLE
,

2485 
	mGPIO_SLEW_CTL_DISABLE


2489 
	egpio_åiggî
 {

2490 
	mGPIO_TRIG_LVL_LOW
,

2491 
	mGPIO_TRIG_LVL_HIGH
,

2492 
	mGPIO_TRIG_EDGE_FALL
,

2493 
	mGPIO_TRIG_EDGE_RISE
,

2494 
	mGPIO_TRIG_EDGE_BOTH


2497 
BEGIN_DECLS


2499 
gpio_mode_£tup
(
uöt32_t
 
gpi›‹t
, 
gpio_mode
 
mode
,

2500 
gpio_puŒ_up_down
 
puŒ_up_down
, 
uöt8_t
 
gpios
);

2501 
gpio_£t_ouçut_›ti⁄s
(
uöt32_t
 
gpi›‹t
, 
gpio_ouçut_ty≥
 
Ÿy≥
,

2502 
gpio_drive_°ªngth
 
drive
,

2503 
gpio_¶ew_˘l
 
¶ew˘l
,

2504 
uöt8_t
 
gpios
);

2505 
gpio_£t_af
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
Æt_func_num
, uöt8_à
gpios
);

2506 
gpio_c⁄figuª_åiggî
(
uöt32_t
 
gpi›‹t
, 
gpio_åiggî
 
åiggî
,

2507 
uöt8_t
 
gpios
);

2508 
gpio_£t
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
);

2509 
gpio_˛ór
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
);

2510 
uöt8_t
 
gpio_gë
(
uöt32_t
 
gpi›‹t
, uöt8_à
gpios
);

2511 
gpio_toggÀ
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
);

2512 
uöt8_t
 
gpio_p‹t_ªad
(
uöt32_t
 
gpi›‹t
);

2513 
gpio_p‹t_wrôe
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
d©a
);

2514 
gpio_íabÀ_öãºu±s
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
);

2515 
gpio_dißbÀ_öãºu±s
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
);

2516 
gpio_u∆ock_commô
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
);

2517 
uöt8_t
 
gpio_is_öãºu±_sour˚
(
uöt32_t
 
gpi›‹t
, uöt8_à
gpios
);

2518 
gpio_˛ór_öãºu±_Êag
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
);

2520 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/msp432/e4/memorymap.h

36 #i‚de‡
MSP432E4_MEMORYMAP_H


37 
	#MSP432E4_MEMORYMAP_H


	)

39 
	~<lib›ícm3/cm3/comm⁄.h
>

44 
	#SYSCTL_BASE
 (0x400FE000U)

	)

47 
	#HIB_BASE
 (0x400FC000U)

	)

50 
	#FLASH_CTRL_BASE
 (0x400FD000U)

	)

53 
	#EEPROM_BASE
 (0x400AF000U)

	)

56 
	#DMA_BASE
 (0x400FF000U)

	)

59 
	#AES_BASE
 (0x44036000U)

	)

62 
	#ADC0_BASE
 (0x40038000U)

	)

63 
	#ADC1_BASE
 (0x40039000U)

	)

66 
	#CAN0_BASE
 (0x40040000U)

	)

67 
	#CAN1_BASE
 (0x40041000U)

	)

70 
	#ACMP_BASE
 (0x4003C000U)

	)

73 
	#CRC_BASE
 (0x44030000U)

	)

76 
	#DES_BASE
 (0x44038000U)

	)

79 
	#EMAC_BASE
 (0x400EC000U)

	)

82 
	#EPI0_BASE
 (0x400D0000U)

	)

85 
	#GPIOA_APB_BASE
 (0x40004000U)

	)

86 
	#GPIOB_APB_BASE
 (0x40005000U)

	)

87 
	#GPIOC_APB_BASE
 (0x40006000U)

	)

88 
	#GPIOD_APB_BASE
 (0x40007000U)

	)

89 
	#GPIOE_APB_BASE
 (0x40024000U)

	)

90 
	#GPIOF_APB_BASE
 (0x40025000U)

	)

91 
	#GPIOG_APB_BASE
 (0x40026000U)

	)

92 
	#GPIOH_APB_BASE
 (0x40027000U)

	)

93 
	#GPIOJ_APB_BASE
 (0x4003D000U)

	)

96 
	#GPIOA_BASE
 (0x40058000U)

	)

97 
	#GPIOB_BASE
 (0x40059000U)

	)

98 
	#GPIOC_BASE
 (0x4005A000U)

	)

99 
	#GPIOD_BASE
 (0x4005B000U)

	)

100 
	#GPIOE_BASE
 (0x4005C000U)

	)

101 
	#GPIOF_BASE
 (0x4005D000U)

	)

102 
	#GPIOG_BASE
 (0x4005E000U)

	)

103 
	#GPIOH_BASE
 (0x4005F000U)

	)

104 
	#GPIOJ_BASE
 (0x40060000U)

	)

105 
	#GPIOK_BASE
 (0x40061000U)

	)

106 
	#GPIOL_BASE
 (0x40062000U)

	)

107 
	#GPIOM_BASE
 (0x40063000U)

	)

108 
	#GPION_BASE
 (0x40064000U)

	)

109 
	#GPIOP_BASE
 (0x40065000U)

	)

110 
	#GPIOQ_BASE
 (0x40066000U)

	)

113 
	#TIM0_BASE
 (0x40030000U)

	)

114 
	#TIM1_BASE
 (0x40031000U)

	)

115 
	#TIM2_BASE
 (0x40032000U)

	)

116 
	#TIM3_BASE
 (0x40033000U)

	)

117 
	#TIM4_BASE
 (0x40034000U)

	)

118 
	#TIM5_BASE
 (0x40035000U)

	)

119 
	#TIM6_BASE
 (0x400E0000U)

	)

120 
	#TIM7_BASE
 (0x400E1000U)

	)

123 
	#I2C0_BASE
 (0x40020000U)

	)

124 
	#I2C1_BASE
 (0x40021000U)

	)

125 
	#I2C2_BASE
 (0x40022000U)

	)

126 
	#I2C3_BASE
 (0x40023000U)

	)

127 
	#I2C4_BASE
 (0x400C0000U)

	)

128 
	#I2C5_BASE
 (0x400C1000U)

	)

129 
	#I2C6_BASE
 (0x400C2000U)

	)

130 
	#I2C7_BASE
 (0x400C3000U)

	)

131 
	#I2C8_BASE
 (0x400B8000U)

	)

132 
	#I2C9_BASE
 (0x400B9000U)

	)

135 
	#LCD_BASE
 (0x44050000U)

	)

138 
	#PWM0_BASE
 (0x40028000U)

	)

141 
	#ONEWIRE_BASE
 (0x400B6000U)

	)

144 
	#SSI0_BASE
 (0x40008000U)

	)

145 
	#SSI1_BASE
 (0x40009000U)

	)

146 
	#SSI2_BASE
 (0x4000A000U)

	)

147 
	#SSI3_BASE
 (0x4000B000U)

	)

150 
	#QEI0_BASE
 (0x4002C000U)

	)

153 
	#SHA_BASE
 (0x44034000U)

	)

156 
	#UART0_BASE
 (0x4000C000U)

	)

157 
	#UART1_BASE
 (0x4000D000U)

	)

158 
	#UART2_BASE
 (0x4000E000U)

	)

159 
	#UART3_BASE
 (0x4000F000U)

	)

160 
	#UART4_BASE
 (0x40010000U)

	)

161 
	#UART5_BASE
 (0x40011000U)

	)

162 
	#UART6_BASE
 (0x40012000U)

	)

163 
	#UART7_BASE
 (0x40013000U)

	)

166 
	#USB_BASE
 (0x40050000U)

	)

169 
	#WDT0_BASE
 (0x40000000U)

	)

170 
	#WDT1_BASE
 (0x40001000U)

	)

	@lib/libopencm3/include/libopencm3/msp432/e4/systemcontrol.h

34 #i‚de‡
MSP432E4_SYSTEMCONTROL_H


35 
	#MSP432E4_SYSTEMCONTROL_H


	)

39 
	~<lib›ícm3/cm3/comm⁄.h
>

40 
	~<lib›ícm3/m•432/e4/mem‹ym≠.h
>

41 
	~<°dboﬁ.h
>

47 
	#SYSCTL_DID0
 
	`MMIO32
(
SYSCTL_BASE
 + 0x000)

	)

49 
	#SYSCTL_DID1
 
	`MMIO32
(
SYSCTL_BASE
 + 0x004)

	)

51 
	#SYSCTL_PTBOCTL
 
	`MMIO32
(
SYSCTL_BASE
 + 0x038)

	)

53 
	#SYSCTL_RIS
 
	`MMIO32
(
SYSCTL_BASE
 + 0x050)

	)

55 
	#SYSCTL_IMC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x054)

	)

57 
	#SYSCTL_MISC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x058)

	)

59 
	#SYSCTL_RESC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x05C)

	)

61 
	#SYSCTL_PWRTC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x060)

	)

63 
	#SYSCTL_NMIC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x064)

	)

65 
	#SYSCTL_MOSCCTL
 
	`MMIO32
(
SYSCTL_BASE
 + 0x07C)

	)

67 
	#SYSCTL_RSCLKCFG
 
	`MMIO32
(
SYSCTL_BASE
 + 0x0B0)

	)

69 
	#SYSCTL_MEMTIM0
 
	`MMIO32
(
SYSCTL_BASE
 + 0x0C0)

	)

71 
	#SYSCTL_ALTCLKCFG
 
	`MMIO32
(
SYSCTL_BASE
 + 0x138)

	)

73 
	#SYSCTL_DSCLKCFG
 
	`MMIO32
(
SYSCTL_BASE
 + 0x144)

	)

75 
	#SYSCTL_DIVSCLK
 
	`MMIO32
(
SYSCTL_BASE
 + 0x148)

	)

77 
	#SYSCTL_SYSPROP
 
	`MMIO32
(
SYSCTL_BASE
 + 0x14C)

	)

79 
	#SYSCTL_PIOSCCAL
 
	`MMIO32
(
SYSCTL_BASE
 + 0x150)

	)

81 
	#SYSCTL_PIOSCSTAT
 
	`MMIO32
(
SYSCTL_BASE
 + 0x154)

	)

83 
	#SYSCTL_PLLFREQ0
 
	`MMIO32
(
SYSCTL_BASE
 + 0x160)

	)

85 
	#SYSCTL_PLLFREQ1
 
	`MMIO32
(
SYSCTL_BASE
 + 0x164)

	)

87 
	#SYSCTL_PLLSTAT
 
	`MMIO32
(
SYSCTL_BASE
 + 0x168)

	)

89 
	#SYSCTL_SLPPWRCFG
 
	`MMIO32
(
SYSCTL_BASE
 + 0x188)

	)

91 
	#SYSCTL_DSLPPWRCFG
 
	`MMIO32
(
SYSCTL_BASE
 + 0x18C)

	)

93 
	#SYSCTL_NVMSTAT
 
	`MMIO32
(
SYSCTL_BASE
 + 0x1A0)

	)

95 
	#SYSCTL_LDOSPCTL
 
	`MMIO32
(
SYSCTL_BASE
 + 0x1B4)

	)

97 
	#SYSCTL_LDOSPCAL
 
	`MMIO32
(
SYSCTL_BASE
 + 0x1B8)

	)

99 
	#SYSCTL_LDODPCTL
 
	`MMIO32
(
SYSCTL_BASE
 + 0x1BC)

	)

101 
	#SYSCTL_LDODPCAL
 
	`MMIO32
(
SYSCTL_BASE
 + 0x1C0)

	)

103 
	#SYSCTL_SDPMST
 
	`MMIO32
(
SYSCTL_BASE
 + 0x1CC)

	)

105 
	#SYSCTL_RESBEHAVCTL
 
	`MMIO32
(
SYSCTL_BASE
 + 0x1D8)

	)

107 
	#SYSCTL_HSSR
 
	`MMIO32
(
SYSCTL_BASE
 + 0x1F4)

	)

109 
	#SYSCTL_USBPDS
 
	`MMIO32
(
SYSCTL_BASE
 + 0x280)

	)

111 
	#SYSCTL_USBMPC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x284)

	)

113 
	#SYSCTL_EMACPDS
 
	`MMIO32
(
SYSCTL_BASE
 + 0x288)

	)

115 
	#SYSCTL_EMACMPC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x28C)

	)

117 
	#SYSCTL_LCDPDS
 
	`MMIO32
(
SYSCTL_BASE
 + 0x290)

	)

119 
	#SYSCTL_LCDMPC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x294)

	)

121 
	#SYSCTL_CAN0PDS
 
	`MMIO32
(
SYSCTL_BASE
 + 0x298)

	)

123 
	#SYSCTL_CAN0MPC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x29C)

	)

125 
	#SYSCTL_CAN1PDS
 
	`MMIO32
(
SYSCTL_BASE
 + 0x2A0)

	)

127 
	#SYSCTL_CAN1MPC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x2A4)

	)

130 
	#SYSCTL_PPWD
 
	`MMIO32
(
SYSCTL_BASE
 + 0x300)

	)

132 
	#SYSCTL_PPTIMER
 
	`MMIO32
(
SYSCTL_BASE
 + 0x304)

	)

134 
	#SYSCTL_PPGPIO
 
	`MMIO32
(
SYSCTL_BASE
 + 0x308)

	)

136 
	#SYSCTL_PPDMA
 
	`MMIO32
(
SYSCTL_BASE
 + 0x30C)

	)

138 
	#SYSCTL_PPEPI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x310)

	)

140 
	#SYSCTL_PPHIB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x314)

	)

142 
	#SYSCTL_PPUART
 
	`MMIO32
(
SYSCTL_BASE
 + 0x318)

	)

144 
	#SYSCTL_PPSSI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x31C)

	)

146 
	#SYSCTL_PPI2C
 
	`MMIO32
(
SYSCTL_BASE
 + 0x320)

	)

148 
	#SYSCTL_PPUSB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x328)

	)

150 
	#SYSCTL_PPEPHY
 
	`MMIO32
(
SYSCTL_BASE
 + 0x330)

	)

152 
	#SYSCTL_PPCAN
 
	`MMIO32
(
SYSCTL_BASE
 + 0x334)

	)

154 
	#SYSCTL_PPADC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x338)

	)

156 
	#SYSCTL_PPACMP
 
	`MMIO32
(
SYSCTL_BASE
 + 0x33C)

	)

158 
	#SYSCTL_PPPWM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x340)

	)

160 
	#SYSCTL_PPQEI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x344)

	)

162 
	#SYSCTL_PPEEPROM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x358)

	)

164 
	#SYSCTL_PPCCM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x374)

	)

166 
	#SYSCTL_PPLCD
 
	`MMIO32
(
SYSCTL_BASE
 + 0x390)

	)

168 
	#SYSCTL_PPOWIRE
 
	`MMIO32
(
SYSCTL_BASE
 + 0x398)

	)

170 
	#SYSCTL_PPEMAC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x39C)

	)

172 
	#SYSCTL_PPPRB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x3A0)

	)

175 
	#SYSCTL_SRWD
 
	`MMIO32
(
SYSCTL_BASE
 + 0x500)

	)

177 
	#SYSCTL_SRTIMER
 
	`MMIO32
(
SYSCTL_BASE
 + 0x504)

	)

179 
	#SYSCTL_SRGPIO
 
	`MMIO32
(
SYSCTL_BASE
 + 0x508)

	)

181 
	#SYSCTL_SRDMA
 
	`MMIO32
(
SYSCTL_BASE
 + 0x50C)

	)

183 
	#SYSCTL_SREPI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x510)

	)

185 
	#SYSCTL_SRHIB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x514)

	)

187 
	#SYSCTL_SRUART
 
	`MMIO32
(
SYSCTL_BASE
 + 0x518)

	)

189 
	#SYSCTL_SRSSI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x51C)

	)

191 
	#SYSCTL_SRI2C
 
	`MMIO32
(
SYSCTL_BASE
 + 0x520)

	)

193 
	#SYSCTL_SRUSB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x528)

	)

195 
	#SYSCTL_SREPHY
 
	`MMIO32
(
SYSCTL_BASE
 + 0x530)

	)

197 
	#SYSCTL_SRCAN
 
	`MMIO32
(
SYSCTL_BASE
 + 0x534)

	)

199 
	#SYSCTL_SRADC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x538)

	)

201 
	#SYSCTL_SRACMP
 
	`MMIO32
(
SYSCTL_BASE
 + 0x53C)

	)

203 
	#SYSCTL_SRPWM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x540)

	)

205 
	#SYSCTL_SRQEI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x544)

	)

207 
	#SYSCTL_SREEPROM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x558)

	)

209 
	#SYSCTL_SRCCM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x574)

	)

211 
	#SYSCTL_SRLCD
 
	`MMIO32
(
SYSCTL_BASE
 + 0x590)

	)

213 
	#SYSCTL_SROWIRE
 
	`MMIO32
(
SYSCTL_BASE
 + 0x598)

	)

215 
	#SYSCTL_SREMAC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x59C)

	)

218 
	#SYSCTL_RCGCWD
 
	`MMIO32
(
SYSCTL_BASE
 + 0x600)

	)

220 
	#SYSCTL_RCGCTIMER
 
	`MMIO32
(
SYSCTL_BASE
 + 0x604)

	)

222 
	#SYSCTL_RCGCGPIO
 
	`MMIO32
(
SYSCTL_BASE
 + 0x608)

	)

224 
	#SYSCTL_RCGCDMA
 
	`MMIO32
(
SYSCTL_BASE
 + 0x60C)

	)

226 
	#SYSCTL_RCGCEPI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x610)

	)

228 
	#SYSCTL_RCGCHIB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x614)

	)

230 
	#SYSCTL_RCGCUART
 
	`MMIO32
(
SYSCTL_BASE
 + 0x618)

	)

232 
	#SYSCTL_RCGCSSI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x61C)

	)

234 
	#SYSCTL_RCGCI2C
 
	`MMIO32
(
SYSCTL_BASE
 + 0x620)

	)

236 
	#SYSCTL_RCGCUSB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x628)

	)

238 
	#SYSCTL_RCGCEPHY
 
	`MMIO32
(
SYSCTL_BASE
 + 0x630)

	)

240 
	#SYSCTL_RCGCCAN
 
	`MMIO32
(
SYSCTL_BASE
 + 0x634)

	)

242 
	#SYSCTL_RCGCADC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x638)

	)

244 
	#SYSCTL_RCGCACMP
 
	`MMIO32
(
SYSCTL_BASE
 + 0x63C)

	)

246 
	#SYSCTL_RCGCPWM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x640)

	)

248 
	#SYSCTL_RCGCQEI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x644)

	)

250 
	#SYSCTL_RCGCEEPROM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x658)

	)

252 
	#SYSCTL_RCGCCCM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x674)

	)

254 
	#SYSCTL_RCGCLCD
 
	`MMIO32
(
SYSCTL_BASE
 + 0x690)

	)

256 
	#SYSCTL_RCGCOWIRE
 
	`MMIO32
(
SYSCTL_BASE
 + 0x698)

	)

258 
	#SYSCTL_RCGCEMAC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x69C)

	)

261 
	#SYSCTL_SCGCWD
 
	`MMIO32
(
SYSCTL_BASE
 + 0x700)

	)

263 
	#SYSCTL_SCGCTIMER
 
	`MMIO32
(
SYSCTL_BASE
 + 0x704)

	)

265 
	#SYSCTL_SCGCGPIO
 
	`MMIO32
(
SYSCTL_BASE
 + 0x708)

	)

267 
	#SYSCTL_SCGCDMA
 
	`MMIO32
(
SYSCTL_BASE
 + 0x70C)

	)

269 
	#SYSCTL_SCGCEPI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x710)

	)

271 
	#SYSCTL_SCGCHIB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x714)

	)

273 
	#SYSCTL_SCGCUART
 
	`MMIO32
(
SYSCTL_BASE
 + 0x718)

	)

275 
	#SYSCTL_SCGCSSI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x71C)

	)

277 
	#SYSCTL_SCGCI2C
 
	`MMIO32
(
SYSCTL_BASE
 + 0x720)

	)

279 
	#SYSCTL_SCGCUSB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x728)

	)

281 
	#SYSCTL_SCGCEPHY
 
	`MMIO32
(
SYSCTL_BASE
 + 0x730)

	)

283 
	#SYSCTL_SCGCCAN
 
	`MMIO32
(
SYSCTL_BASE
 + 0x734)

	)

285 
	#SYSCTL_SCGCADC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x738)

	)

287 
	#SYSCTL_SCGCACMP
 
	`MMIO32
(
SYSCTL_BASE
 + 0x73C)

	)

289 
	#SYSCTL_SCGCPWM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x740)

	)

291 
	#SYSCTL_SCGCQEI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x744)

	)

293 
	#SYSCTL_SCGCEEPROM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x758)

	)

295 
	#SYSCTL_SCGCCCM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x774)

	)

297 
	#SYSCTL_SCGCLCD
 
	`MMIO32
(
SYSCTL_BASE
 + 0x790)

	)

299 
	#SYSCTL_SCGCOWIRE
 
	`MMIO32
(
SYSCTL_BASE
 + 0x798)

	)

301 
	#SYSCTL_SCGCEMAC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x79C)

	)

304 
	#SYSCTL_DCGCWD
 
	`MMIO32
(
SYSCTL_BASE
 + 0x800)

	)

306 
	#SYSCTL_DCGCTIMER
 
	`MMIO32
(
SYSCTL_BASE
 + 0x804)

	)

308 
	#SYSCTL_DCGCGPIO
 
	`MMIO32
(
SYSCTL_BASE
 + 0x808)

	)

310 
	#SYSCTL_DCGCDMA
 
	`MMIO32
(
SYSCTL_BASE
 + 0x80C)

	)

312 
	#SYSCTL_DCGCEPI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x810)

	)

314 
	#SYSCTL_DCGCHIB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x814)

	)

316 
	#SYSCTL_DCGCUART
 
	`MMIO32
(
SYSCTL_BASE
 + 0x818)

	)

318 
	#SYSCTL_DCGCSSI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x81C)

	)

320 
	#SYSCTL_DCGCI2C
 
	`MMIO32
(
SYSCTL_BASE
 + 0x820)

	)

322 
	#SYSCTL_DCGCUSB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x828)

	)

324 
	#SYSCTL_DCGCEPHY
 
	`MMIO32
(
SYSCTL_BASE
 + 0x830)

	)

326 
	#SYSCTL_DCGCCAN
 
	`MMIO32
(
SYSCTL_BASE
 + 0x834)

	)

328 
	#SYSCTL_DCGCADC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x838)

	)

330 
	#SYSCTL_DCGCACMP
 
	`MMIO32
(
SYSCTL_BASE
 + 0x83C)

	)

332 
	#SYSCTL_DCGCPWM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x840)

	)

334 
	#SYSCTL_DCGCQEI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x844)

	)

336 
	#SYSCTL_DCGCEEPROM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x858)

	)

338 
	#SYSCTL_DCGCCCM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x874)

	)

340 
	#SYSCTL_DCGCLCD
 
	`MMIO32
(
SYSCTL_BASE
 + 0x890)

	)

342 
	#SYSCTL_DCGCOWIRE
 
	`MMIO32
(
SYSCTL_BASE
 + 0x898)

	)

344 
	#SYSCTL_DCGCEMAC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x89C)

	)

347 
	#SYSCTL_PCWD
 
	`MMIO32
(
SYSCTL_BASE
 + 0x900)

	)

349 
	#SYSCTL_PCTIMER
 
	`MMIO32
(
SYSCTL_BASE
 + 0x904)

	)

351 
	#SYSCTL_PCGPIO
 
	`MMIO32
(
SYSCTL_BASE
 + 0x908)

	)

353 
	#SYSCTL_PCDMA
 
	`MMIO32
(
SYSCTL_BASE
 + 0x90C)

	)

355 
	#SYSCTL_PCEPI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x910)

	)

357 
	#SYSCTL_PCHIB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x914)

	)

359 
	#SYSCTL_PCUART
 
	`MMIO32
(
SYSCTL_BASE
 + 0x918)

	)

361 
	#SYSCTL_PCSSI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x91C)

	)

363 
	#SYSCTL_PCI2C
 
	`MMIO32
(
SYSCTL_BASE
 + 0x920)

	)

365 
	#SYSCTL_PCUSB
 
	`MMIO32
(
SYSCTL_BASE
 + 0x928)

	)

367 
	#SYSCTL_PCEPHY
 
	`MMIO32
(
SYSCTL_BASE
 + 0x930)

	)

369 
	#SYSCTL_PCCAN
 
	`MMIO32
(
SYSCTL_BASE
 + 0x934)

	)

371 
	#SYSCTL_PCADC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x938)

	)

373 
	#SYSCTL_PCACMP
 
	`MMIO32
(
SYSCTL_BASE
 + 0x93C)

	)

375 
	#SYSCTL_PCPWM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x940)

	)

377 
	#SYSCTL_PCQEI
 
	`MMIO32
(
SYSCTL_BASE
 + 0x944)

	)

379 
	#SYSCTL_PCEEPROM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x958)

	)

381 
	#SYSCTL_PCCCM
 
	`MMIO32
(
SYSCTL_BASE
 + 0x974)

	)

383 
	#SYSCTL_PCLCD
 
	`MMIO32
(
SYSCTL_BASE
 + 0x990)

	)

385 
	#SYSCTL_PCOWIRE
 
	`MMIO32
(
SYSCTL_BASE
 + 0x998)

	)

387 
	#SYSCTL_PCEMAC
 
	`MMIO32
(
SYSCTL_BASE
 + 0x99C)

	)

390 
	#SYSCTL_PRWD
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA00)

	)

392 
	#SYSCTL_PRTIMER
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA04)

	)

394 
	#SYSCTL_PRGPIO
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA08)

	)

396 
	#SYSCTL_PRDMA
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA0C)

	)

398 
	#SYSCTL_PREPI
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA10)

	)

400 
	#SYSCTL_PRHIB
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA14)

	)

402 
	#SYSCTL_PRUART
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA18)

	)

404 
	#SYSCTL_PRSSI
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA1C)

	)

406 
	#SYSCTL_PRI2C
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA20)

	)

408 
	#SYSCTL_PRUSB
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA28)

	)

410 
	#SYSCTL_PREPHY
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA30)

	)

412 
	#SYSCTL_PRCAN
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA34)

	)

414 
	#SYSCTL_PRADC
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA38)

	)

416 
	#SYSCTL_PRACMP
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA3C)

	)

418 
	#SYSCTL_PRPWM
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA40)

	)

420 
	#SYSCTL_PRQEI
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA44)

	)

422 
	#SYSCTL_PREEPROM
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA58)

	)

424 
	#SYSCTL_PRCCM
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA74)

	)

426 
	#SYSCTL_PRLCD
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA90)

	)

428 
	#SYSCTL_PROWIRE
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA98)

	)

430 
	#SYSCTL_PREMAC
 
	`MMIO32
(
SYSCTL_BASE
 + 0xA9C)

	)

433 
	#SYSCTL_UNIQUEID0
 
	`MMIO32
(
SYSCTL_BASE
 + 0xF20)

	)

435 
	#SYSCTL_UNIQUEID1
 
	`MMIO32
(
SYSCTL_BASE
 + 0xF24)

	)

437 
	#SYSCTL_UNIQUEID2
 
	`MMIO32
(
SYSCTL_BASE
 + 0xF28)

	)

439 
	#SYSCTL_UNIQUEID3
 
	`MMIO32
(
SYSCTL_BASE
 + 0xF2C)

	)

446 
	#SYSCTL_DID0_VER_SHIFT
 (28)

	)

448 
	#SYSCTL_DID0_VER_MASK
 (0x7)

	)

450 
	#SYSCTL_DID0_CLASS_SHIFT
 (16)

	)

452 
	#SYSCTL_DID0_CLASS_MASK
 (0xFF)

	)

454 
	#SYSCTL_DID0_MAJOR_SHIFT
 (8)

	)

456 
	#SYSCTL_DID0_MAJOR_MASK
 (0xFF)

	)

458 
	#SYSCTL_DID0_MINOR_SHIFT
 (0)

	)

460 
	#SYSCTL_DID0_MINOR_MASK
 (0xFF)

	)

467 
	#SYSCTL_DID1_VER_SHIFT
 (28)

	)

469 
	#SYSCTL_DID1_VER_MASK
 (0xF)

	)

471 
	#SYSCTL_DID1_FAM_SHIFT
 (24)

	)

473 
	#SYSCTL_DID1_FAM_MASK
 (0xF)

	)

475 
	#SYSCTL_DID1_PARTNO_SHIFT
 (16)

	)

477 
	#SYSCTL_DID1_PARTNO_MASK
 (0xFF)

	)

479 
	#SYSCTL_DID1_PINCOUNT_SHIFT
 (13)

	)

481 
	#SYSCTL_DID1_PINCOUNT_MASK
 (0x7)

	)

483 
	#SYSCTL_DID1_PINCOUNT_128P
 (0x6)

	)

485 
	#SYSCTL_DID1_PINCOUNT_212P
 (0x7)

	)

487 
	#SYSCTL_DID1_TEMP_SHIFT
 (5)

	)

489 
	#SYSCTL_DID1_TEMP_MASK
 (0x7)

	)

491 
	#SYSCTL_DID1_TEMP_COMMERCIAL
 (0x0)

	)

493 
	#SYSCTL_DID1_TEMP_INDUSTRIAL
 (0x1)

	)

495 
	#SYSCTL_DID1_TEMP_EXTENDED
 (0x2)

	)

497 
	#SYSCTL_DID1_PKG_SHIFT
 (3)

	)

499 
	#SYSCTL_DID1_PKG_MASK
 (0x3)

	)

501 
	#SYSCTL_DID1_PKG_QFP
 (0x1)

	)

503 
	#SYSCTL_DID1_PKG_BGA
 (0x2)

	)

505 
	#SYSCTL_DID1_ROHS
 (1 << 2)

	)

507 
	#SYSCTL_DID1_QUAL_SHIFT
 (0)

	)

509 
	#SYSCTL_DID1_QUAL_MASK
 (0x3)

	)

511 
	#SYSCTL_DID1_QUAL_SAMPLE
 (0x0)

	)

513 
	#SYSCTL_DID1_QUAL_PILOT
 (0x1)

	)

515 
	#SYSCTL_DID1_QUAL_QUALIFIED
 (0x2)

	)

522 
	#SYSCTL_PTBOCTL_VDDA_UBOR_SHIFT
 (8)

	)

524 
	#SYSCTL_PTBOCTL_VDDA_UBOR_MASK
 (0x3)

	)

526 
	#SYSCTL_PTBOCTL_VDDA_UBOR_NO
 (0x0)

	)

528 
	#SYSCTL_PTBOCTL_VDDA_UBOR_INT
 (0x1)

	)

530 
	#SYSCTL_PTBOCTL_VDDA_UBOR_NMI
 (0x2)

	)

532 
	#SYSCTL_PTBOCTL_VDDA_UBOR_RESET
 (0x3)

	)

534 
	#SYSCTL_PTBOCTL_VDD_UBOR_SHIFT
 (1)

	)

536 
	#SYSCTL_PTBOCTL_VDD_UBOR_MASK
 (0x3)

	)

538 
	#SYSCTL_PTBOCTL_VDD_UBOR_NO
 (0x0)

	)

540 
	#SYSCTL_PTBOCTL_VDD_UBOR_INT
 (0x1)

	)

542 
	#SYSCTL_PTBOCTL_VDD_UBOR_NMI
 (0x2)

	)

544 
	#SYSCTL_PTBOCTL_VDD_UBOR_RESET
 (0x3)

	)

551 
	#SYSCTL_RIS_MOSCPUPRIS
 (1 << 8)

	)

553 
	#SYSCTL_RIS_PLLLRIS
 (1 << 6)

	)

555 
	#SYSCTL_RIS_MOFRIS
 (1 << 3)

	)

557 
	#SYSCTL_RIS_BORRIS
 (1 << 1)

	)

564 
	#SYSCTL_IMC_MOSCPUPIM
 (1 << 8)

	)

566 
	#SYSCTL_IMC_PLLLIM
 (1 << 6)

	)

568 
	#SYSCTL_IMC_MOFIM
 (1 << 3)

	)

570 
	#SYSCTL_IMC_BORIM
 (1 << 1)

	)

577 
	#SYSCTL_MISC_MOSCPUPMIS
 (1 << 8)

	)

579 
	#SYSCTL_MISC_PLLLMIS
 (1 << 6)

	)

581 
	#SYSCTL_MISC_MOFMIS
 (1 << 3)

	)

583 
	#SYSCTL_MISC_BORMIS
 (1 << 1)

	)

590 
	#SYSCTL_RESC_MOSCFAIL
 (1 << 16)

	)

592 
	#SYSCTL_RESC_HSSR
 (1 << 12)

	)

594 
	#SYSCTL_RESC_WDT1
 (1 << 5)

	)

596 
	#SYSCTL_RESC_SW
 (1 << 4)

	)

598 
	#SYSCTL_RESC_WDT0
 (1 << 3)

	)

600 
	#SYSCTL_RESC_BOR
 (1 << 2)

	)

602 
	#SYSCTL_RESC_POR
 (1 << 1)

	)

604 
	#SYSCTL_RESC_EXT
 (1 << 0)

	)

611 
	#SYSCTL_PWRTC_VDDA_UBOR
 (1 << 4)

	)

613 
	#SYSCTL_PWRTC_VDD_UBOR
 (1 << 0)

	)

620 
	#SYSCTL_NMIC_MOSCFAIL
 (1 << 16)

	)

622 
	#SYSCTL_NMIC_TAMPER
 (1 << 9)

	)

624 
	#SYSCTL_NMIC_WDT1
 (1 << 5)

	)

626 
	#SYSCTL_NMIC_WDT0
 (1 << 3)

	)

628 
	#SYSCTL_NMIC_POWER
 (1 << 2)

	)

630 
	#SYSCTL_NMIC_EXTERNAL
 (1 << 0)

	)

637 
	#SYSCTL_MOSCCTL_OSCRNG
 (1 << 4)

	)

639 
	#SYSCTL_MOSCCTL_PWRDN
 (1 << 3)

	)

641 
	#SYSCTL_MOSCCTL_NOXTAL
 (1 << 2)

	)

643 
	#SYSCTL_MOSCCTL_MOSCIM
 (1 << 1)

	)

645 
	#SYSCTL_MOSCCTL_CVAL
 (1 << 0)

	)

652 
	#SYSCTL_RSCLKCFG_MEMTIMU
 (1 << 31)

	)

654 
	#SYSCTL_RSCLKCFG_NEWFREQ
 (1 << 30)

	)

656 
	#SYSCTL_RSCLKCFG_ACG
 (1 << 29)

	)

658 
	#SYSCTL_RSCLKCFG_USEPLL
 (1 << 28)

	)

660 
	#SYSCTL_RSCLKCFG_PLLSRC_SHIFT
 (24)

	)

662 
	#SYSCTL_RSCLKCFG_PLLSRC_MASK
 (0xF)

	)

664 
	#SYSCTL_RSCLKCFG_PLLSRC_MOSC
 (0x3)

	)

666 
	#SYSCTL_RSCLKCFG_OSCSRC_SHIFT
 (20)

	)

668 
	#SYSCTL_RSCLKCFG_OSCSRC_MASK
 (0xF)

	)

670 
	#SYSCTL_RSCLKCFG_OSCSRC_LFIOSC
 (0x2)

	)

672 
	#SYSCTL_RSCLKCFG_OSCSRC_MOSC
 (0x3)

	)

674 
	#SYSCTL_RSCLKCFG_OSCSRC_RTCOSC
 (0x4)

	)

676 
	#SYSCTL_RSCLKCFG_OSYSDIV_SHIFT
 (10)

	)

678 
	#SYSCTL_RSCLKCFG_OSYSDIV_MASK
 (0x3FF)

	)

680 
	#SYSCTL_RSCLKCFG_PSYSDIV_SHIFT
 (0)

	)

682 
	#SYSCTL_RSCLKCFG_PSYSDIV_MASK
 (0x3FF)

	)

700 
	#SYSCTL_MEMTIM0_EBCHT_SHIFT
 (22)

	)

702 
	#SYSCTL_MEMTIM0_EBCHT_MASK
 (0xF)

	)

704 
	#SYSCTL_MEMTIM0_EBCHT_0_POINT_5
 (0x0)

	)

706 
	#SYSCTL_MEMTIM0_EBCHT_1
 (0x1)

	)

708 
	#SYSCTL_MEMTIM0_EBCHT_1_POINT_5
 (0x2)

	)

710 
	#SYSCTL_MEMTIM0_EBCHT_2
 (0x3)

	)

712 
	#SYSCTL_MEMTIM0_EBCHT_2_POINT_5
 (0x4)

	)

714 
	#SYSCTL_MEMTIM0_EBCHT_3
 (0x5)

	)

716 
	#SYSCTL_MEMTIM0_EBCHT_3_POINT_5
 (0x6)

	)

718 
	#SYSCTL_MEMTIM0_EBCHT_4
 (0x7)

	)

720 
	#SYSCTL_MEMTIM0_EBCHT_4_POINT_5
 (0x8)

	)

722 
	#SYSCTL_MEMTIM0_EBCE
 (1 << 21)

	)

724 
	#SYSCTL_MEMTIM0_EWS_SHIFT
 (16)

	)

726 
	#SYSCTL_MEMTIM0_EWS_MASK
 (0xF)

	)

728 
	#SYSCTL_MEMTIM0_EWS_1
 (0x1)

	)

730 
	#SYSCTL_MEMTIM0_EWS_2
 (0x2)

	)

732 
	#SYSCTL_MEMTIM0_EWS_3
 (0x3)

	)

734 
	#SYSCTL_MEMTIM0_EWS_4
 (0x4)

	)

736 
	#SYSCTL_MEMTIM0_EWS_5
 (0x5)

	)

738 
	#SYSCTL_MEMTIM0_EWS_6
 (0x6)

	)

740 
	#SYSCTL_MEMTIM0_EWS_7
 (0x7)

	)

742 
	#SYSCTL_MEMTIM0_FBCHT_SHIFT
 (6)

	)

744 
	#SYSCTL_MEMTIM0_FBCHT_MASK
 (0xF)

	)

746 
	#SYSCTL_MEMTIM0_FBCHT_0_POINT_5
 (0x0)

	)

748 
	#SYSCTL_MEMTIM0_FBCHT_1
 (0x1)

	)

750 
	#SYSCTL_MEMTIM0_FBCHT_1_POINT_5
 (0x2)

	)

752 
	#SYSCTL_MEMTIM0_FBCHT_2
 (0x3)

	)

754 
	#SYSCTL_MEMTIM0_FBCHT_2_POINT_5
 (0x4)

	)

756 
	#SYSCTL_MEMTIM0_FBCHT_3
 (0x5)

	)

758 
	#SYSCTL_MEMTIM0_FBCHT_3_POINT_5
 (0x6)

	)

760 
	#SYSCTL_MEMTIM0_FBCHT_4
 (0x7)

	)

762 
	#SYSCTL_MEMTIM0_FBCHT_4_POINT_5
 (0x8)

	)

764 
	#SYSCTL_MEMTIM0_FBCE
 (1 << 5)

	)

766 
	#SYSCTL_MEMTIM0_FWS_SHIFT
 (0)

	)

768 
	#SYSCTL_MEMTIM0_FWS_MASK
 (0xF)

	)

770 
	#SYSCTL_MEMTIM0_FWS_1
 (0x1)

	)

772 
	#SYSCTL_MEMTIM0_FWS_2
 (0x2)

	)

774 
	#SYSCTL_MEMTIM0_FWS_3
 (0x3)

	)

776 
	#SYSCTL_MEMTIM0_FWS_4
 (0x4)

	)

778 
	#SYSCTL_MEMTIM0_FWS_5
 (0x5)

	)

780 
	#SYSCTL_MEMTIM0_FWS_6
 (0x6)

	)

782 
	#SYSCTL_MEMTIM0_FWS_7
 (0x7)

	)

789 
	#SYSCTL_ALTCLKCFG_ALTCLK_SHIFT
 (0)

	)

791 
	#SYSCTL_ALTCLKCFG_ALTCLK_MASK
 (0xF)

	)

793 
	#SYSCTL_ALTCLKCFG_ALTCLK_RTCOSC
 (0x3)

	)

795 
	#SYSCTL_ALTCLKCFG_ALTCLK_LFIOSC
 (0x4)

	)

802 
	#SYSCTL_DSCLKCFG_PIOSCPD
 (1 << 31)

	)

804 
	#SYSCTL_DSCLKCFG_MOSCDPD
 (1 << 30)

	)

806 
	#SYSCTL_DSCLKCFG_DSOSCSRC_SHIFT
 (20)

	)

808 
	#SYSCTL_DSCLKCFG_DSOSCSRC_MASK
 (0xF)

	)

810 
	#SYSCTL_DSCLKCFG_DSOSCSRC_LFIOSC
 (0x2)

	)

812 
	#SYSCTL_DSCLKCFG_DSOSCSRC_MOSC
 (0x3)

	)

814 
	#SYSCTL_DSCLKCFG_DSOSCSRC_RTCOSC
 (0x4)

	)

816 
	#SYSCTL_DSCLKCFG_DSSYSDIV_SHIFT
 (0)

	)

818 
	#SYSCTL_DSCLKCFG_DSSYSDIV_MASK
 (0x3FF)

	)

825 
	#SYSCTL_DIVSCLK_EN
 (1 << 31)

	)

827 
	#SYSCTL_DIVSCLK_SRC_SHIFT
 (16)

	)

829 
	#SYSCTL_DIVSCLK_SRC_MASK
 (0x3)

	)

831 
	#SYSCTL_DIVSCLK_SRC_PIOSC
 (0x1)

	)

833 
	#SYSCTL_DIVSCLK_SRC_MOSC
 (0x2)

	)

835 
	#SYSCTL_DIVSCLK_DIV_SHIFT
 (0)

	)

837 
	#SYSCTL_DIVSCLK_DIV_MASK
 (0xF)

	)

839 
	#SYSCTL_DIVSCLK_DIV_1
 (0x0)

	)

841 
	#SYSCTL_DIVSCLK_DIV_2
 (0x1)

	)

848 
	#SYSCTL_SYSPROP_LDOSME
 (1 << 17)

	)

850 
	#SYSCTL_SYSPROP_TSPDE
 (1 << 16)

	)

852 
	#SYSCTL_SYSPROP_PIOSCPDE
 (1 << 12)

	)

854 
	#SYSCTL_SYSPROP_SRAMSM
 (1 << 11)

	)

856 
	#SYSCTL_SYSPROP_SRAMLPM
 (1 << 10)

	)

858 
	#SYSCTL_SYSPROP_FLASHLPM
 (1 << 8)

	)

860 
	#SYSCTL_SYSPROP_LDOSEQ
 (1 << 5)

	)

862 
	#SYSCTL_SYSPROP_FPU
 (1 << 0)

	)

870 
	#SYSCTL_PIOSCCAL_UTEN
 (1 << 31)

	)

872 
	#SYSCTL_PIOSCCAL_CAL
 (1 << 9)

	)

874 
	#SYSCTL_PIOSCCAL_UPDATE
 (1 << 8)

	)

876 
	#SYSCTL_PIOSCCAL_UT_SHIFT
 (0)

	)

878 
	#SYSCTL_PIOSCCAL_UT_MASK
 (0x7F)

	)

886 
	#SYSCTL_PIOSCSTAT_DT_SHIFT
 (16)

	)

888 
	#SYSCTL_PIOSCSTAT_DT_MASK
 (0x7F)

	)

890 
	#SYSCTL_PIOSCSTAT_RESULT_SHIFT
 (8)

	)

892 
	#SYSCTL_PIOSCSTAT_RESULT_MASK
 (0x3)

	)

894 
	#SYSCTL_PIOSCSTAT_RESULT_NOT_ATTEMPT
 (0x0)

	)

896 
	#SYSCTL_PIOSCSTAT_RESULT_COMPLETE
 (0x1)

	)

898 
	#SYSCTL_PIOSCSTAT_RESULT_FAIL
 (0x2)

	)

900 
	#SYSCTL_PIOSCSTAT_CT_SHIFT
 (0)

	)

902 
	#SYSCTL_PIOSCSTAT_CT_MASK
 (0x7F)

	)

909 
	#SYSCTL_PLLFREQ0_PLLPWR
 (1 << 23)

	)

911 
	#SYSCTL_PLLFREQ0_MFRAC_SHIFT
 (10)

	)

913 
	#SYSCTL_PLLFREQ0_MFRAC_MASK
 (0x3FF)

	)

915 
	#SYSCTL_PLLFREQ0_MINT_SHIFT
 (0)

	)

917 
	#SYSCTL_PLLFREQ0_MINT_MASK
 (0x3FF)

	)

924 
	#SYSCTL_PLLFREQ1_Q_SHIFT
 (8)

	)

926 
	#SYSCTL_PLLFREQ1_Q_MASK
 (0x1F)

	)

928 
	#SYSCTL_PLLFREQ1_N_SHIFT
 (0)

	)

930 
	#SYSCTL_PLLFREQ1_N_MASK
 (0x1F)

	)

937 
	#SYSCTL_PLLSTAT_LOCK
 (1 << 0)

	)

944 
	#SYSCTL_SLPPWRCFG_FLASHPM_SHIFT
 (4)

	)

946 
	#SYSCTL_SLPPWRCFG_FLASHPM_MASK
 (0x3)

	)

948 
	#SYSCTL_SLPPWRCFG_FLASHPM_ACTIVE
 (0x0)

	)

950 
	#SYSCTL_SLPPWRCFG_FLASHPM_LP
 (0x2)

	)

952 
	#SYSCTL_SLPPWRCFG_SRAMPM_SHIFT
 (0)

	)

954 
	#SYSCTL_SLPPWRCFG_SRAMPM_MASK
 (0x3)

	)

956 
	#SYSCTL_SLPPWRCFG_SRAMPM_ACTIVE
 (0x0)

	)

958 
	#SYSCTL_SLPPWRCFG_SRAMPM_STANDBY
 (0x1)

	)

960 
	#SYSCTL_SLPPWRCFG_SRAMPM_LP
 (0x3)

	)

967 
	#SYSCTL_DSLPPWRCFG_LDOSM
 (1 << 9)

	)

969 
	#SYSCTL_DSLPPWRCFG_TSPD
 (1 << 8)

	)

971 
	#SYSCTL_DSLPPWRCFG_FLASHPM_SHIFT
 (4)

	)

973 
	#SYSCTL_DSLPPWRCFG_FLASHPM_MASK
 (0x3)

	)

975 
	#SYSCTL_DSLPPWRCFG_FLASHPM_ACTIVE
 (0x0)

	)

977 
	#SYSCTL_DSLPPWRCFG_FLASHPM_LP
 (0x2)

	)

979 
	#SYSCTL_DSLPPWRCFG_SRAMPM_SHIFT
 (0)

	)

981 
	#SYSCTL_DSLPPWRCFG_SRAMPM_MASK
 (0x3)

	)

983 
	#SYSCTL_DSLPPWRCFG_SRAMPM_ACTIVE
 (0x0)

	)

985 
	#SYSCTL_DSLPPWRCFG_SRAMPM_STANDBY
 (0x1)

	)

987 
	#SYSCTL_DSLPPWRCFG_SRAMPM_LP
 (0x3)

	)

994 
	#SYSCTL_NVMSTAT_FWB
 (1 << 0)

	)

1001 
	#SYSCTL_LDOSPCTL_VADJEN
 (1 << 31)

	)

1003 
	#SYSCTL_LDOSPCTL_VLDO_SHIFT
 (0)

	)

1005 
	#SYSCTL_LDOSPCTL_VLDO_MASK
 (0xFF)

	)

1007 
	#SYSCTL_LDOSPCTL_VLDO_0_POINT_90
 (0x12)

	)

1009 
	#SYSCTL_LDOSPCTL_VLDO_0_POINT_95
 (0x13)

	)

1011 
	#SYSCTL_LDOSPCTL_VLDO_1_POINT_00
 (0x14)

	)

1013 
	#SYSCTL_LDOSPCTL_VLDO_1_POINT_05
 (0x15)

	)

1015 
	#SYSCTL_LDOSPCTL_VLDO_1_POINT_10
 (0x16)

	)

1017 
	#SYSCTL_LDOSPCTL_VLDO_1_POINT_15
 (0x17)

	)

1019 
	#SYSCTL_LDOSPCTL_VLDO_1_POINT_20
 (0x18)

	)

1026 
	#SYSCTL_LDOSPCAL_WITHPLL_SHIFT
 (8)

	)

1028 
	#SYSCTL_LDOSPCAL_WITHPLL_MASK
 (0xFF)

	)

1030 
	#SYSCTL_LDOSPCAL_NOPLL_SHIFT
 (0)

	)

1032 
	#SYSCTL_LDOSPCAL_NOPLL_MASK
 (0xFF)

	)

1039 
	#SYSCTL_LDODPCTL_VADJEN
 (1 << 31)

	)

1041 
	#SYSCTL_LDODPCTL_VLDO_SHIFT
 (0)

	)

1043 
	#SYSCTL_LDODPCTL_VLDO_MASK
 (0xFF)

	)

1045 
	#SYSCTL_LDODPCTL_VLDO_0_POINT_90
 (0x12)

	)

1047 
	#SYSCTL_LDODPCTL_VLDO_0_POINT_95
 (0x13)

	)

1049 
	#SYSCTL_LDODPCTL_VLDO_1_POINT_00
 (0x14)

	)

1051 
	#SYSCTL_LDODPCTL_VLDO_1_POINT_05
 (0x15)

	)

1053 
	#SYSCTL_LDODPCTL_VLDO_1_POINT_10
 (0x16)

	)

1055 
	#SYSCTL_LDODPCTL_VLDO_1_POINT_15
 (0x17)

	)

1057 
	#SYSCTL_LDODPCTL_VLDO_1_POINT_20
 (0x18)

	)

1064 
	#SYSCTL_LDODPCAL_NOPLL_SHIFT
 (8)

	)

1066 
	#SYSCTL_LDODPCAL_NOPLL_MASK
 (0xFF)

	)

1068 
	#SYSCTL_LDODPCAL_30KHZ_SHIFT
 (0)

	)

1070 
	#SYSCTL_LDODPCAL_30KHZ_MASK
 (0xFF)

	)

1077 
	#SYSCTL_SDPMST_LDOUA
 (1 << 19)

	)

1079 
	#SYSCTL_SDPMST_FLASHLP
 (1 << 18)

	)

1081 
	#SYSCTL_SDPMST_LOWPWR
 (1 << 17)

	)

1083 
	#SYSCTL_SDPMST_PRACT
 (1 << 16)

	)

1085 
	#SYSCTL_SDPMST_PPDW
 (1 << 7)

	)

1087 
	#SYSCTL_SDPMST_LMAXERR
 (1 << 6)

	)

1089 
	#SYSCTL_SDPMST_LSMINERR
 (1 << 4)

	)

1091 
	#SYSCTL_SDPMST_LDMINERR
 (1 << 3)

	)

1093 
	#SYSCTL_SDPMST_PPDERR
 (1 << 2)

	)

1095 
	#SYSCTL_SDPMST_FPDERR
 (1 << 1)

	)

1097 
	#SYSCTL_SDPMST_SPDERR
 (1 << 0)

	)

1104 
	#SYSCTL_RESBEHAVCTL_SYSRES
 (0x2)

	)

1106 
	#SYSCTL_RESBEHAVCTL_POR
 (0x3)

	)

1108 
	#SYSCTL_RESBEHAVCTL_WDOG1_SHIFT
 (6)

	)

1110 
	#SYSCTL_RESBEHAVCTL_WDOG1_MASK
 (0x3)

	)

1112 
	#SYSCTL_RESBEHAVCTL_WDOG0_SHIFT
 (4)

	)

1114 
	#SYSCTL_RESBEHAVCTL_WDOG0_MASK
 (0x3)

	)

1116 
	#SYSCTL_RESBEHAVCTL_BOR_SHIFT
 (2)

	)

1118 
	#SYSCTL_RESBEHAVCTL_BOR_MASK
 (0x3)

	)

1120 
	#SYSCTL_RESBEHAVCTL_EXTRES_SHIFT
 (2)

	)

1122 
	#SYSCTL_RESBEHAVCTL_EXTRES_MASK
 (0x3)

	)

1129 
	#SYSCTL_HSSR_KEY_SHIFT
 (24)

	)

1131 
	#SYSCTL_HSSR_KEY_MASK
 (0xFF)

	)

1133 
	#SYSCTL_HSSR_KEY_VALUE
 (0xCA)

	)

1135 
	#SYSCTL_HSSR_CDOFF_SHIFT
 (0)

	)

1137 
	#SYSCTL_HSSR_CDOFF_MASK
 (0xFFFFFF)

	)

1139 
	#SYSCTL_HSSR_CDOFF_NO_REQUEST
 (0x000000)

	)

1141 
	#SYSCTL_HSSR_CDOFF_ERROR
 (0xFFFFFF)

	)

1148 
	#SYSCTL_USBPDS_MEMSTAT_SHIFT
 (2)

	)

1150 
	#SYSCTL_USBPDS_MEMSTAT_MASK
 (0x3)

	)

1152 
	#SYSCTL_USBPDS_MEMSTAT_ARR_OFF
 (0x0)

	)

1154 
	#SYSCTL_USBPDS_MEMSTAT_SRAM_RET
 (0x1)

	)

1156 
	#SYSCTL_USBPDS_MEMSTAT_ARR_ON
 (0x3)

	)

1158 
	#SYSCTL_USBPDS_PWRSTAT_SHIFT
 (0)

	)

1160 
	#SYSCTL_USBPDS_PWRSTAT_MASK
 (0x3)

	)

1162 
	#SYSCTL_USBPDS_PWRSTAT_OFF
 (0x0)

	)

1164 
	#SYSCTL_USBPDS_PWRSTAT_ON
 (0x3)

	)

1171 
	#SYSCTL_USBMPC_PWRCTL_SHIFT
 (0)

	)

1173 
	#SYSCTL_USBMPC_PWRCTL_MASK
 (0x3)

	)

1175 
	#SYSCTL_USBMPC_PWRCTL_ARR_OFF
 (0x0)

	)

1177 
	#SYSCTL_USBMPC_PWRCTL_SRAM_RET
 (0x1)

	)

1179 
	#SYSCTL_USBMPC_PWRCTL_ARR_ON
 (0x3)

	)

1186 
	#SYSCTL_EMACPDS_MEMSTAT_SHIFT
 (2)

	)

1188 
	#SYSCTL_EMACPDS_MEMSTAT_MASK
 (0x3)

	)

1190 
	#SYSCTL_EMACPDS_MEMSTAT_ARR_OFF
 (0x0)

	)

1192 
	#SYSCTL_EMACPDS_MEMSTAT_ARR_ON
 (0x3)

	)

1194 
	#SYSCTL_EMACPDS_PWRSTAT_SHIFT
 (0)

	)

1196 
	#SYSCTL_EMACPDS_PWRSTAT_MASK
 (0x3)

	)

1198 
	#SYSCTL_EMACPDS_PWRSTAT_OFF
 (0x0)

	)

1200 
	#SYSCTL_EMACPDS_PWRSTAT_ON
 (0x3)

	)

1207 
	#SYSCTL_EMACMPC_PWRCTL_SHIFT
 (0)

	)

1209 
	#SYSCTL_EMACMPC_PWRCTL_MASK
 (0x3)

	)

1211 
	#SYSCTL_EMACMPC_PWRCTL_ARR_OFF
 (0x0)

	)

1213 
	#SYSCTL_EMACMPC_PWRCTL_ARR_ON
 (0x3)

	)

1220 
	#SYSCTL_LCDPDS_MEMSTAT_SHIFT
 (2)

	)

1222 
	#SYSCTL_LCDPDS_MEMSTAT_MASK
 (0x3)

	)

1224 
	#SYSCTL_LCDPDS_MEMSTAT_ARR_OFF
 (0x0)

	)

1226 
	#SYSCTL_LCDPDS_MEMSTAT_ARR_ON
 (0x3)

	)

1228 
	#SYSCTL_LCDPDS_PWRSTAT_SHIFT
 (0)

	)

1230 
	#SYSCTL_LCDPDS_PWRSTAT_MASK
 (0x3)

	)

1232 
	#SYSCTL_LCDPDS_PWRSTAT_OFF
 (0x0)

	)

1234 
	#SYSCTL_LCDPDS_PWRSTAT_ON
 (0x3)

	)

1241 
	#SYSCTL_LCDMPC_PWRCTL_SHIFT
 (0)

	)

1243 
	#SYSCTL_LCDMPC_PWRCTL_MASK
 (0x3)

	)

1245 
	#SYSCTL_LCDMPC_PWRCTL_ARR_OFF
 (0x0)

	)

1247 
	#SYSCTL_LCDMPC_PWRCTL_ARR_ON
 (0x3)

	)

1254 
	#SYSCTL_CAN0PDS_MEMSTAT_SHIFT
 (2)

	)

1256 
	#SYSCTL_CAN0PDS_MEMSTAT_MASK
 (0x3)

	)

1258 
	#SYSCTL_CAN0PDS_MEMSTAT_ARR_OFF
 (0x0)

	)

1260 
	#SYSCTL_CAN0PDS_MEMSTAT_ARR_ON
 (0x3)

	)

1262 
	#SYSCTL_CAN0PDS_PWRSTAT_SHIFT
 (0)

	)

1264 
	#SYSCTL_CAN0PDS_PWRSTAT_MASK
 (0x3)

	)

1266 
	#SYSCTL_CAN0PDS_PWRSTAT_OFF
 (0x0)

	)

1268 
	#SYSCTL_CAN0PDS_PWRSTAT_ON
 (0x3)

	)

1275 
	#SYSCTL_CAN0MPC_PWRCTL_SHIFT
 (0)

	)

1277 
	#SYSCTL_CAN0MPC_PWRCTL_MASK
 (0x3)

	)

1279 
	#SYSCTL_CAN0MPC_PWRCTL_ARR_OFF
 (0x0)

	)

1281 
	#SYSCTL_CAN0MPC_PWRCTL_ARR_ON
 (0x3)

	)

1288 
	#SYSCTL_CAN1PDS_MEMSTAT_SHIFT
 (2)

	)

1290 
	#SYSCTL_CAN1PDS_MEMSTAT_MASK
 (0x3)

	)

1292 
	#SYSCTL_CAN1PDS_MEMSTAT_ARR_OFF
 (0x0)

	)

1294 
	#SYSCTL_CAN1PDS_MEMSTAT_ARR_ON
 (0x3)

	)

1296 
	#SYSCTL_CAN1PDS_PWRSTAT_SHIFT
 (0)

	)

1298 
	#SYSCTL_CAN1PDS_PWRSTAT_MASK
 (0x3)

	)

1300 
	#SYSCTL_CAN1PDS_PWRSTAT_OFF
 (0x0)

	)

1302 
	#SYSCTL_CAN1PDS_PWRSTAT_ON
 (0x3)

	)

1309 
	#SYSCTL_CAN1MPC_PWRCTL_SHIFT
 (0)

	)

1311 
	#SYSCTL_CAN1MPC_PWRCTL_MASK
 (0x3)

	)

1313 
	#SYSCTL_CAN1MPC_PWRCTL_ARR_OFF
 (0x0)

	)

1315 
	#SYSCTL_CAN1MPC_PWRCTL_ARR_ON
 (0x3)

	)

1326 
	em•432_˛ock_mode
 {

1327 
	mCLOCK_RUN
 = 0x600,

1328 
	mCLOCK_SLEEP
 = 0x700,

1329 
	mCLOCK_DEEP_SLEEP
 = 0x800

1341 
	em•432_powî_mode
 {

1342 
	mPOWER_DISABLE
 = 
Ál£
,

1343 
	mPOWER_ENABLE
 = 
åue


1346 
	#_REG_BIT
(
ba£
, 
bô
Ë(((ba£Ë<< 5Ë+ (bô))

	)

1355 
	em•432_≥rùh
 {

1357 
	mPERIPH_WD0
 = 
_REG_BIT
(0x00, 0),

1358 
	mPERIPH_WD1
,

1360 
	mPERIPH_TIMER0
 = 
_REG_BIT
(0x04, 0),

1361 
	mPERIPH_TIMER1
,

1362 
	mPERIPH_TIMER2
,

1363 
	mPERIPH_TIMER3
,

1364 
	mPERIPH_TIMER4
,

1365 
	mPERIPH_TIMER5
,

1366 
	mPERIPH_TIMER6
,

1367 
	mPERIPH_TIMER7
,

1369 
	mPERIPH_GPIOA
 = 
_REG_BIT
(0x08, 0),

1370 
	mPERIPH_GPIOB
,

1371 
	mPERIPH_GPIOC
,

1372 
	mPERIPH_GPIOD
,

1373 
	mPERIPH_GPIOE
,

1374 
	mPERIPH_GPIOF
,

1375 
	mPERIPH_GPIOG
,

1376 
	mPERIPH_GPIOH
,

1377 
	mPERIPH_GPIOJ
,

1378 
	mPERIPH_GPIOK
,

1379 
	mPERIPH_GPIOL
,

1380 
	mPERIPH_GPIOM
,

1381 
	mPERIPH_GPION
,

1382 
	mPERIPH_GPIOP
,

1383 
	mPERIPH_GPIOQ
,

1384 
	mPERIPH_GPIOR
,

1385 
	mPERIPH_GPIOS
,

1386 
	mPERIPH_GPIOT
,

1388 
	mPERIPH_DMA
 = 
_REG_BIT
(0x0C, 0),

1390 
	mPERIPH_EPI
 = 
_REG_BIT
(0x10, 0),

1392 
	mPERIPH_HIB
 = 
_REG_BIT
(0x14, 0),

1394 
	mPERIPH_UART0
 = 
_REG_BIT
(0x18, 0),

1395 
	mPERIPH_UART1
,

1396 
	mPERIPH_UART2
,

1397 
	mPERIPH_UART3
,

1398 
	mPERIPH_UART4
,

1399 
	mPERIPH_UART5
,

1400 
	mPERIPH_UART6
,

1401 
	mPERIPH_UART7
,

1403 
	mPERIPH_SSI0
 = 
_REG_BIT
(0x1C, 0),

1404 
	mPERIPH_SSI1
,

1405 
	mPERIPH_SSI2
,

1406 
	mPERIPH_SSI3
,

1408 
	mPERIPH_I2C0
 = 
_REG_BIT
(0x20, 0),

1409 
	mPERIPH_I2C1
,

1410 
	mPERIPH_I2C2
,

1411 
	mPERIPH_I2C3
,

1412 
	mPERIPH_I2C4
,

1413 
	mPERIPH_I2C5
,

1414 
	mPERIPH_I2C6
,

1415 
	mPERIPH_I2C7
,

1416 
	mPERIPH_I2C8
,

1417 
	mPERIPH_I2C9
,

1419 
	mPERIPH_USB0
 = 
_REG_BIT
(0x28, 0),

1421 
	mPERIPH_EPHY
 = 
_REG_BIT
(0x30, 0),

1423 
	mPERIPH_CAN0
 = 
_REG_BIT
(0x34, 0),

1424 
	mPERIPH_CAN1
,

1426 
	mPERIPH_ADC0
 = 
_REG_BIT
(0x38, 0),

1427 
	mPERIPH_ADC1
,

1429 
	mPERIPH_ACMP
 = 
_REG_BIT
(0x3C, 0),

1431 
	mPERIPH_PWM
 = 
_REG_BIT
(0x40, 0),

1433 
	mPERIPH_QEI
 = 
_REG_BIT
(0x44, 0),

1435 
	mPERIPH_EEPROM
 = 
_REG_BIT
(0x58, 0),

1437 
	mPERIPH_CCM
 = 
_REG_BIT
(0x74, 0),

1439 
	mPERIPH_LCD
 = 
_REG_BIT
(0x90, 0),

1441 
	mPERIPH_OWIRE
 = 
_REG_BIT
(0x98, 0),

1443 
	mPERIPH_EMAC
 = 
_REG_BIT
(0x9C, 0),

1445 
	mPERIPH_PRB
 = 
_REG_BIT
(0xA0, 0)

1448 #unde‡
_REG_BIT


1452 
BEGIN_DECLS


1454 
sys˘l_≥rùh_˛ock_íabÀ
(
m•432_˛ock_mode
 
˛ock_mode
,

1455 
m•432_≥rùh
 
≥rùh
);

1456 
sys˘l_≥rùh_˛ock_dißbÀ
(
m•432_˛ock_mode
 
˛ock_mode
,

1457 
m•432_≥rùh
 
≥rùh
);

1459 
sys˘l_≥rùh_ª£t
(
m•432_≥rùh
 
≥rùh
);

1460 
sys˘l_≥rùh_˛ór_ª£t
(
m•432_≥rùh
 
≥rùh
);

1462 
boﬁ
 
sys˘l_≥rùh_is_¥e£¡
(
m•432_≥rùh
 
≥rùh
);

1463 
boﬁ
 
sys˘l_≥rùh_is_ªady
(
m•432_≥rùh
 
≥rùh
);

1464 
sys˘l_≥rùh_£t_powî_°©e
(
m•432_powî_mode
 
powî_mode
,

1465 
m•432_≥rùh
 
≥rùh
);

1467 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/pac55xx/ccs.h

29 #i‚de‡
INCLUDE_LIBOPENCM3_PAC55XX_CCS_H_


30 
	#INCLUDE_LIBOPENCM3_PAC55XX_CCS_H_


	)

32 
	~<lib›ícm3/cm3/comm⁄.h
>

39 
	#CCSCTL
 
	`MMIO32
(
SCC_BASE
)

	)

40 
	#CCSPLLCTL
 
	`MMIO32
(
SCC_BASE
 + 0x04)

	)

41 
	#CCSROSCTRIM
 
	`MMIO32
(
SCC_BASE
 + 0x08)

	)

47 
	#CCS_PORTA
 (
SCC_BASE
 + 0x0C)

	)

48 
	#CCS_PORTB
 (
SCC_BASE
 + 0x10)

	)

49 
	#CCS_PORTC
 (
SCC_BASE
 + 0x14)

	)

50 
	#CCS_PORTD
 (
SCC_BASE
 + 0x18)

	)

51 
	#CCS_PORTE
 (
SCC_BASE
 + 0x1C)

	)

52 
	#CCS_PORTF
 (
SCC_BASE
 + 0x20)

	)

53 
	#CCS_PORTG
 (
SCC_BASE
 + 0x24)

	)

59 
	#CCS_MUXSELR
(
ba£
Ë
	`MMIO32
(ba£)

	)

60 
	#CCS_PAMUXSELR
 
	`CCS_MUXSELR
(
CCS_PORTA
)

	)

61 
	#CCS_PBMUXSELR
 
	`CCS_MUXSELR
(
CCS_PORTB
)

	)

62 
	#CCS_PCMUXSELR
 
	`CCS_MUXSELR
(
CCS_PORTC
)

	)

63 
	#CCS_PDMUXSELR
 
	`CCS_MUXSELR
(
CCS_PORTD
)

	)

64 
	#CCS_PEMUXSELR
 
	`CCS_MUXSELR
(
CCS_PORTE
)

	)

65 
	#CCS_PFMUXSELR
 
	`CCS_MUXSELR
(
CCS_PORTF
)

	)

66 
	#CCS_PGMUXSELR
 
	`CCS_MUXSELR
(
CCS_PORTG
)

	)

67 
	#CCS_MUXSELR_MASK
 0x7

	)

68 
	#CCS_MUXSELR_MASK_PIN
(
pö
Ë(
CCS_MUXSELR_MASK
 << (’öË* 4))

	)

69 
	#CCS_MUXSELR_VAL
(
pö
, 
mux£l
Ë(((mux£lË& 
CCS_MUXSELR_MASK
Ë<< (’öË* 4))

	)

73 
	mCCS_MUXSEL_GPIO
 = 0,

74 
	mCCS_MUXSEL_AF1
 = 1,

75 
	mCCS_MUXSEL_AF2
 = 2,

76 
	mCCS_MUXSEL_AF3
 = 3,

77 
	mCCS_MUXSEL_AF4
 = 4,

78 
	mCCS_MUXSEL_AF5
 = 5,

79 
	mCCS_MUXSEL_AF6
 = 6,

80 
	mCCS_MUXSEL_AF7
 = 7,

81 } 
	tccs_mux£l_func_t
;

87 
	#CCS_PUENR
(
ba£
Ë
	`MMIO32
(ba£ + 0x1C)

	)

88 
	#CCS_PAPUENR
 
	`CCS_PUENR
(
CCS_PORTA
)

	)

89 
	#CCS_PBPUENR
 
	`CCS_PUENR
(
CCS_PORTB
)

	)

90 
	#CCS_PCPUENR
 
	`CCS_PUENR
(
CCS_PORTC
)

	)

91 
	#CCS_PDPUENR
 
	`CCS_PUENR
(
CCS_PORTD
)

	)

92 
	#CCS_PEPUENR
 
	`CCS_PUENR
(
CCS_PORTE
)

	)

93 
	#CCS_PFPUENR
 
	`CCS_PUENR
(
CCS_PORTF
)

	)

94 
	#CCS_PGPUENR
 
	`CCS_PUENR
(
CCS_PORTG
)

	)

95 
	#CCS_PDENR
(
ba£
Ë
	`MMIO32
(ba£ + 0x38)

	)

96 
	#CCS_PAPDENR
 
	`CCS_PDENR
(
CCS_PORTA
)

	)

97 
	#CCS_PBPDENR
 
	`CCS_PDENR
(
CCS_PORTB
)

	)

98 
	#CCS_PCPDENR
 
	`CCS_PDENR
(
CCS_PORTC
)

	)

99 
	#CCS_PDPDENR
 
	`CCS_PDENR
(
CCS_PORTD
)

	)

100 
	#CCS_PEPDENR
 
	`CCS_PDENR
(
CCS_PORTE
)

	)

101 
	#CCS_PFPDENR
 
	`CCS_PDENR
(
CCS_PORTF
)

	)

102 
	#CCS_PGPDENR
 
	`CCS_PDENR
(
CCS_PORTG
)

	)

105 
	mCCS_IO_PULL_NONE
 = 0,

106 
	mCCS_IO_PULL_UP
 = 1,

107 
	mCCS_IO_PULL_DOWN
 = 2

108 } 
	tccs_puŒ_updown_t
;

114 
	#CCS_DSR
(
ba£
Ë
	`MMIO32
(ba£ + 0x54)

	)

115 
	#CCS_PADSR
 
	`CCS_DSR
(
CCS_PORTA
)

	)

116 
	#CCS_PBDSR
 
	`CCS_DSR
(
CCS_PORTB
)

	)

117 
	#CCS_PCDSR
 
	`CCS_DSR
(
CCS_PORTC
)

	)

118 
	#CCS_PDDSR
 
	`CCS_DSR
(
CCS_PORTD
)

	)

119 
	#CCS_PEDSR
 
	`CCS_DSR
(
CCS_PORTE
)

	)

120 
	#CCS_PFDSR
 
	`CCS_DSR
(
CCS_PORTF
)

	)

121 
	#CCS_PGDSR
 
	`CCS_DSR
(
CCS_PORTG
)

	)

122 
	#CCS_DSR_MASK
 0x7

	)

123 
	#CCS_DSR_MASK_PIN
(
pö
Ë(
CCS_DSR_MASK
 << (’öË* 4))

	)

124 
	#CCS_DSR_DS_VAL
(
pö
, 
ds
Ë(((ds)&
CCS_DSR_MASK
Ë<< (’ö)*4))

	)

125 
	#CCS_DSR_SCHMIDT_PIN
(
pö
Ë(
BIT0
 << ((’ö)*4Ë+ 3))

	)

129 
	mCCS_DSR_DS_6MA
 = 0x00,

130 
	mCCS_DSR_DS_8MA
 = 0x01,

131 
	mCCS_DSR_DS_11MA
 = 0x02,

132 
	mCCS_DSR_DS_14MA
 = 0x03,

133 
	mCCS_DSR_DS_17MA
 = 0x04,

134 
	mCCS_DSR_DS_20MA
 = 0x05,

135 
	mCCS_DSR_DS_22MA
 = 0x06,

136 
	mCCS_DSR_DS_25MA
 = 0x07,

137 } 
	tccs_drive_°ªngth_t
;

	@lib/libopencm3/include/libopencm3/pac55xx/doc-pac55xx.h

	@lib/libopencm3/include/libopencm3/pac55xx/gpio.h

29 #i‚de‡
INCLUDE_LIBOPENCM3_PAC55XX_GPIO_H_


30 
	#INCLUDE_LIBOPENCM3_PAC55XX_GPIO_H_


	)

32 
	~<lib›ícm3/cm3/comm⁄.h
>

35 
	~<lib›ícm3/∑c55xx/ccs.h
>

36 
	~<lib›ícm3/∑c55xx/mem‹ym≠.h
>

43 
	#GPIOA
 
GPIOA_BASE


	)

44 
	#GPIOB
 
GPIOB_BASE


	)

45 
	#GPIOC
 
GPIOC_BASE


	)

46 
	#GPIOD
 
GPIOD_BASE


	)

47 
	#GPIOE
 
GPIOE_BASE


	)

48 
	#GPIOF
 
GPIOF_BASE


	)

49 
	#GPIOG
 
GPIOG_BASE


	)

55 
	#GPIO_MAX_PIN
 (7U)

	)

56 
	#GPIO0
 
BIT0


	)

57 
	#GPIO1
 
BIT1


	)

58 
	#GPIO2
 
BIT2


	)

59 
	#GPIO3
 
BIT3


	)

60 
	#GPIO4
 
BIT4


	)

61 
	#GPIO5
 
BIT5


	)

62 
	#GPIO6
 
BIT6


	)

63 
	#GPIO7
 
BIT7


	)

64 
	#GPIO_ALL
 0xff

	)

72 
	mGPIO_ANALOG_INPUT
 = 0,

73 
	mGPIO_PUSH_PULL_OUTPUT
 = 1,

74 
	mGPIO_OPEN_DRAIN_OUTPUT
 = 2,

75 
	mGPIO_HIGH_IMPEDENCE_INPUT
 = 3,

76 } 
	tgpio_mode_t
;

77 
	#GPIO_MODER
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x00)

	)

78 
	#GPIOA_MODER
 
	`GPIO_MODER
(
GPIOA
)

	)

79 
	#GPIOB_MODER
 
	`GPIO_MODER
(
GPIOB
)

	)

80 
	#GPIOC_MODER
 
	`GPIO_MODER
(
GPIOC
)

	)

81 
	#GPIOD_MODER
 
	`GPIO_MODER
(
GPIOD
)

	)

82 
	#GPIOE_MODER
 
	`GPIO_MODER
(
GPIOE
)

	)

83 
	#GPIOF_MODER
 
	`GPIO_MODER
(
GPIOF
)

	)

84 
	#GPIOG_MODER
 
	`GPIO_MODER
(
GPIOG
)

	)

85 
	#GPIO_MODER_MASK
 0x3

	)

86 
	#GPIO_MODER_MASK_PIN
(
pö
Ë(
GPIO_MODER_MASK
 << (’ö)*2))

	)

87 
	#GPIO_MODER_MODE
(
pö
, 
mode
Ë(((mode)&
GPIO_MODER_MASK
Ë<< (’ö)*2))

	)

94 
	#GPIO_OUTMASKR
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x04)

	)

95 
	#GPIOA_OUTMASKR
 
	`GPIO_OUTMASKR
(
GPIOA
)

	)

96 
	#GPIOB_OUTMASKR
 
	`GPIO_OUTMASKR
(
GPIOB
)

	)

97 
	#GPIOC_OUTMASKR
 
	`GPIO_OUTMASKR
(
GPIOC
)

	)

98 
	#GPIOD_OUTMASKR
 
	`GPIO_OUTMASKR
(
GPIOD
)

	)

99 
	#GPIOE_OUTMASKR
 
	`GPIO_OUTMASKR
(
GPIOE
)

	)

100 
	#GPIOF_OUTMASKR
 
	`GPIO_OUTMASKR
(
GPIOF
)

	)

101 
	#GPIOG_OUTMASKR
 
	`GPIO_OUTMASKR
(
GPIOG
)

	)

107 
	#GPIO_OUTR
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x08)

	)

108 
	#GPIOA_OUTR
 
	`GPIO_OUTR
(
GPIOA
)

	)

109 
	#GPIOB_OUTR
 
	`GPIO_OUTR
(
GPIOB
)

	)

110 
	#GPIOC_OUTR
 
	`GPIO_OUTR
(
GPIOC
)

	)

111 
	#GPIOD_OUTR
 
	`GPIO_OUTR
(
GPIOD
)

	)

112 
	#GPIOE_OUTR
 
	`GPIO_OUTR
(
GPIOE
)

	)

113 
	#GPIOF_OUTR
 
	`GPIO_OUTR
(
GPIOF
)

	)

114 
	#GPIOG_OUTR
 
	`GPIO_OUTR
(
GPIOG
)

	)

120 
	#GPIO_INR
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x0C)

	)

121 
	#GPIOA_INR
 
	`GPIO_INR
(
GPIOA
)

	)

122 
	#GPIOB_INR
 
	`GPIO_INR
(
GPIOB
)

	)

123 
	#GPIOC_INR
 
	`GPIO_INR
(
GPIOC
)

	)

124 
	#GPIOD_INR
 
	`GPIO_INR
(
GPIOD
)

	)

125 
	#GPIOE_INR
 
	`GPIO_INR
(
GPIOE
)

	)

126 
	#GPIOF_INR
 
	`GPIO_INR
(
GPIOF
)

	)

127 
	#GPIOG_INR
 
	`GPIO_INR
(
GPIOG
)

	)

133 
	#GPIO_INTENR
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x10)

	)

134 
	#GPIOA_INTENR
 
	`GPIO_INTENR
(
GPIOA
)

	)

135 
	#GPIOB_INTENR
 
	`GPIO_INTENR
(
GPIOB
)

	)

136 
	#GPIOC_INTENR
 
	`GPIO_INTENR
(
GPIOC
)

	)

137 
	#GPIOD_INTENR
 
	`GPIO_INTENR
(
GPIOD
)

	)

138 
	#GPIOE_INTENR
 
	`GPIO_INTENR
(
GPIOE
)

	)

139 
	#GPIOF_INTENR
 
	`GPIO_INTENR
(
GPIOF
)

	)

140 
	#GPIOG_INTENR
 
	`GPIO_INTENR
(
GPIOG
)

	)

146 
	#GPIO_INTFLAGR
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x14)

	)

147 
	#GPIOA_INTFLAGR
 
	`GPIO_INTFLAGR
(
GPIOA
)

	)

148 
	#GPIOB_INTFLAGR
 
	`GPIO_INTFLAGR
(
GPIOB
)

	)

149 
	#GPIOC_INTFLAGR
 
	`GPIO_INTFLAGR
(
GPIOC
)

	)

150 
	#GPIOD_INTFLAGR
 
	`GPIO_INTFLAGR
(
GPIOD
)

	)

151 
	#GPIOE_INTFLAGR
 
	`GPIO_INTFLAGR
(
GPIOE
)

	)

152 
	#GPIOF_INTFLAGR
 
	`GPIO_INTFLAGR
(
GPIOF
)

	)

153 
	#GPIOG_INTFLAGR
 
	`GPIO_INTFLAGR
(
GPIOG
)

	)

159 
	#GPIO_INTCLEARR
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x1C)

	)

160 
	#GPIOA_INTCLEARR
 
	`GPIO_INTCLEARR
(
GPIOA
)

	)

161 
	#GPIOB_INTCLEARR
 
	`GPIO_INTCLEARR
(
GPIOB
)

	)

162 
	#GPIOC_INTCLEARR
 
	`GPIO_INTCLEARR
(
GPIOC
)

	)

163 
	#GPIOD_INTCLEARR
 
	`GPIO_INTCLEARR
(
GPIOD
)

	)

164 
	#GPIOE_INTCLEARR
 
	`GPIO_INTCLEARR
(
GPIOE
)

	)

165 
	#GPIOF_INTCLEARR
 
	`GPIO_INTCLEARR
(
GPIOF
)

	)

166 
	#GPIOG_INTCLEARR
 
	`GPIO_INTCLEARR
(
GPIOG
)

	)

172 
	#GPIO_INTTYPE_EDGE
 0U

	)

173 
	#GPIO_INTTYPE_LEVEL
 1U

	)

174 
	#GPIO_INTTYPER
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x20)

	)

175 
	#GPIOA_INTTYPER
 
	`GPIO_INTTYPER
(
GPIOA
)

	)

176 
	#GPIOB_INTTYPER
 
	`GPIO_INTTYPER
(
GPIOB
)

	)

177 
	#GPIOC_INTTYPER
 
	`GPIO_INTTYPER
(
GPIOC
)

	)

178 
	#GPIOD_INTTYPER
 
	`GPIO_INTTYPER
(
GPIOD
)

	)

179 
	#GPIOE_INTTYPER
 
	`GPIO_INTTYPER
(
GPIOE
)

	)

180 
	#GPIOF_INTTYPER
 
	`GPIO_INTTYPER
(
GPIOF
)

	)

181 
	#GPIOG_INTTYPER
 
	`GPIO_INTTYPER
(
GPIOG
)

	)

187 
	#GPIO_INTCFG_FALLING_LOW
 0U

	)

188 
	#GPIO_INTCFG_RISING_HIGH
 1U

	)

189 
	#GPIO_INTCFGR
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x24)

	)

190 
	#GPIOA_INTCFGR
 
	`GPIO_INTCFGR
(
GPIOA
)

	)

191 
	#GPIOB_INTCFGR
 
	`GPIO_INTCFGR
(
GPIOB
)

	)

192 
	#GPIOC_INTCFGR
 
	`GPIO_INTCFGR
(
GPIOC
)

	)

193 
	#GPIOD_INTCFGR
 
	`GPIO_INTCFGR
(
GPIOD
)

	)

194 
	#GPIOE_INTCFGR
 
	`GPIO_INTCFGR
(
GPIOE
)

	)

195 
	#GPIOF_INTCFGR
 
	`GPIO_INTCFGR
(
GPIOF
)

	)

196 
	#GPIOG_INTCFGR
 
	`GPIO_INTCFGR
(
GPIOG
)

	)

202 
	#GPIO_INTEDGEBOTHR
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x28)

	)

203 
	#GPIOA_INTEDGEBOTHR
 
	`GPIO_INTEDGEBOTHR
(
GPIOA
)

	)

204 
	#GPIOB_INTEDGEBOTHR
 
	`GPIO_INTEDGEBOTHR
(
GPIOB
)

	)

205 
	#GPIOC_INTEDGEBOTHR
 
	`GPIO_INTEDGEBOTHR
(
GPIOC
)

	)

206 
	#GPIOD_INTEDGEBOTHR
 
	`GPIO_INTEDGEBOTHR
(
GPIOD
)

	)

207 
	#GPIOE_INTEDGEBOTHR
 
	`GPIO_INTEDGEBOTHR
(
GPIOE
)

	)

208 
	#GPIOF_INTEDGEBOTHR
 
	`GPIO_INTEDGEBOTHR
(
GPIOF
)

	)

209 
	#GPIOG_INTEDGEBOTHR
 
	`GPIO_INTEDGEBOTHR
(
GPIOG
)

	)

215 
	#GPIO_CLKSYNCR
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x2C)

	)

216 
	#GPIOA_CLKSYNCR
 
	`GPIO_CLKSYNCR
(
GPIOA
)

	)

217 
	#GPIOB_CLKSYNCR
 
	`GPIO_CLKSYNCR
(
GPIOB
)

	)

218 
	#GPIOC_CLKSYNCR
 
	`GPIO_CLKSYNCR
(
GPIOC
)

	)

219 
	#GPIOD_CLKSYNCR
 
	`GPIO_CLKSYNCR
(
GPIOD
)

	)

220 
	#GPIOE_CLKSYNCR
 
	`GPIO_CLKSYNCR
(
GPIOE
)

	)

221 
	#GPIOF_CLKSYNCR
 
	`GPIO_CLKSYNCR
(
GPIOF
)

	)

222 
	#GPIOG_CLKSYNCR
 
	`GPIO_CLKSYNCR
(
GPIOG
)

	)

228 
	#GPIO_DOSETR
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x30)

	)

229 
	#GPIOA_DOSETR
 
	`GPIO_DOSETR
(
GPIOA
)

	)

230 
	#GPIOB_DOSETR
 
	`GPIO_DOSETR
(
GPIOB
)

	)

231 
	#GPIOC_DOSETR
 
	`GPIO_DOSETR
(
GPIOC
)

	)

232 
	#GPIOD_DOSETR
 
	`GPIO_DOSETR
(
GPIOD
)

	)

233 
	#GPIOE_DOSETR
 
	`GPIO_DOSETR
(
GPIOE
)

	)

234 
	#GPIOF_DOSETR
 
	`GPIO_DOSETR
(
GPIOF
)

	)

235 
	#GPIOG_DOSETR
 
	`GPIO_DOSETR
(
GPIOG
)

	)

241 
	#GPIO_DOCLEARR
(
ba£
Ë
	`MMIO32
((ba£Ë+ 0x34)

	)

242 
	#GPIOA_DOCLEARR
 
	`GPIO_DOCLEARR
(
GPIOA
)

	)

243 
	#GPIOB_DOCLEARR
 
	`GPIO_DOCLEARR
(
GPIOB
)

	)

244 
	#GPIOC_DOCLEARR
 
	`GPIO_DOCLEARR
(
GPIOC
)

	)

245 
	#GPIOD_DOCLEARR
 
	`GPIO_DOCLEARR
(
GPIOD
)

	)

246 
	#GPIOE_DOCLEARR
 
	`GPIO_DOCLEARR
(
GPIOE
)

	)

247 
	#GPIOF_DOCLEARR
 
	`GPIO_DOCLEARR
(
GPIOF
)

	)

248 
	#GPIOG_DOCLEARR
 
	`GPIO_DOCLEARR
(
GPIOG
)

	)

253 
BEGIN_DECLS


265 
gpio_mode_£tup
(
uöt32_t
 
gpi›‹t
, 
gpio_mode_t
 
mode
,

266 
ccs_puŒ_updown_t
 
puŒ_up_down
, 
uöt16_t
 
gpios
);

273 
gpio_£t_outmask
(
uöt32_t
 
gpi›‹t
, 
boﬁ
 
íabÀ
, 
uöt16_t
 
gpios
);

279 
gpio_£t
(
uöt32_t
 
gpi›‹t
, 
uöt16_t
 
gpios
);

285 
gpio_˛ór
(
uöt32_t
 
gpi›‹t
, 
uöt16_t
 
gpios
);

292 
uöt16_t
 
gpio_gë
(
uöt32_t
 
gpi›‹t
, uöt16_à
gpios
);

299 
gpio_£t_af
(
uöt32_t
 
gpi›‹t
, 
ccs_mux£l_func_t
 
mux£l
, 
uöt16_t
 
gpios
);

307 
gpio_£t_ouçut_›ti⁄s
(
uöt32_t
 
gpi›‹t
, 
ccs_drive_°ªngth_t
 
°ªngth
,

308 
uöt16_t
 
gpios
);

315 
gpio_£t_schmidt_åiggî
(
uöt32_t
 
gpi›‹t
, 
boﬁ
 
íabÀ
, 
uöt16_t
 
gpios
);

318 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/pac55xx/memorymap.h

25 #i‚de‡
INCLUDE_LIBOPENCM3_PAC55XX_MEMORYMAP_H_


26 
	#INCLUDE_LIBOPENCM3_PAC55XX_MEMORYMAP_H_


	)

32 
	#FLASH_BASE
 (0x00000000UL)

	)

33 
	#INFO1_FLASH_BASE
 (0x00100000UL)

	)

34 
	#INFO2_FLASH_BASE
 (0x00100400UL)

	)

35 
	#INFO3_FLASH_BASE
 (0x00100800UL)

	)

36 
	#SRAM_BASE
 (0x20000000UL)

	)

37 
	#PERIPH_BASE
 (0x40000000UL)

	)

41 
	#ADC_BASE
 (
PERIPH_BASE
 + 0x00000)

	)

42 
	#I2C_BASE
 (
PERIPH_BASE
 + 0x10000)

	)

43 
	#USARTA_BASE
 (
PERIPH_BASE
 + 0x20000)

	)

44 
	#USARTB_BASE
 (
PERIPH_BASE
 + 0x30000)

	)

45 
	#USARTC_BASE
 (
PERIPH_BASE
 + 0x40000)

	)

46 
	#USARTD_BASE
 (
PERIPH_BASE
 + 0x50000)

	)

47 
	#TIMERA_BASE
 (
PERIPH_BASE
 + 0x60000)

	)

48 
	#TIMERB_BASE
 (
PERIPH_BASE
 + 0x70000)

	)

49 
	#TIMERC_BASE
 (
PERIPH_BASE
 + 0x80000)

	)

50 
	#TIMERD_BASE
 (
PERIPH_BASE
 + 0x90000)

	)

51 
	#CAN_BASE
 (
PERIPH_BASE
 + 0xA0000)

	)

52 
	#GPTIMERA_BASE
 (
PERIPH_BASE
 + 0xB0000)

	)

53 
	#GPTIMERB_BASE
 (
PERIPH_BASE
 + 0xC0000)

	)

54 
	#SYS_PERIPH_BASE
 (
PERIPH_BASE
 + 0xD0000)

	)

58 
	#MEMCTL_BASE
 (
SYS_PERIPH_BASE
 + 0x0000)

	)

59 
	#SCC_BASE
 (
SYS_PERIPH_BASE
 + 0x0400)

	)

60 
	#WWDT_BASE
 (
SYS_PERIPH_BASE
 + 0x0800)

	)

61 
	#RTC_BASE
 (
SYS_PERIPH_BASE
 + 0x0C00)

	)

62 
	#CRC_BASE
 (
SYS_PERIPH_BASE
 + 0x1000)

	)

63 
	#GPIOA_BASE
 (
SYS_PERIPH_BASE
 + 0x1400)

	)

64 
	#GPIOB_BASE
 (
SYS_PERIPH_BASE
 + 0x1800)

	)

65 
	#GPIOC_BASE
 (
SYS_PERIPH_BASE
 + 0x1C00)

	)

66 
	#GPIOD_BASE
 (
SYS_PERIPH_BASE
 + 0x2000)

	)

67 
	#GPIOE_BASE
 (
SYS_PERIPH_BASE
 + 0x2400)

	)

68 
	#GPIOF_BASE
 (
SYS_PERIPH_BASE
 + 0x2800)

	)

69 
	#GPIOG_BASE
 (
SYS_PERIPH_BASE
 + 0x2C00)

	)

	@lib/libopencm3/include/libopencm3/sam/3a/gpio.h

20 #i‚de‡
LIBOPENCM3_GPIO_H


21 
	#LIBOPENCM3_GPIO_H


	)

23 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

24 
	~<lib›ícm3/ßm/pio.h
>

25 
	~<lib›ícm3/ßm/comm⁄/gpio_comm⁄_3a3u3x.h
>

	@lib/libopencm3/include/libopencm3/sam/3a/memorymap.h

21 #i‚de‡
SAM3A_MEMORYMAP_H


22 
	#SAM3A_MEMORYMAP_H


	)

24 
	~<lib›ícm3/cm3/comm⁄.h
>

27 
	#HSMCI_BASE
 (0x40000000U)

	)

28 
	#SSC_BASE
 (0x40004000U)

	)

29 
	#SPI0_BASE
 (0x40008000U)

	)

30 
	#SPI1_BASE
 (0x4000C000U)

	)

31 
	#TC0_BASE
 (0x40080000U)

	)

32 
	#TC1_BASE
 (0x40080040U)

	)

33 
	#TC2_BASE
 (0x40080080U)

	)

34 
	#TC3_BASE
 (0x40084000U)

	)

35 
	#TC4_BASE
 (0x40084040U)

	)

36 
	#TC5_BASE
 (0x40084080U)

	)

37 
	#TC6_BASE
 (0x40088000U)

	)

38 
	#TC7_BASE
 (0x40088040U)

	)

39 
	#TC8_BASE
 (0x40088080U)

	)

40 
	#TWI0_BASE
 (0x4008C000U)

	)

41 
	#TWI1_BASE
 (0x40090000U)

	)

42 
	#PWM_BASE
 (0x40094000U)

	)

43 
	#USART0_BASE
 (0x40098000U)

	)

44 
	#USART1_BASE
 (0x4009C000U)

	)

45 
	#USART2_BASE
 (0x400A0000U)

	)

46 
	#USART3_BASE
 (0x400A4000U)

	)

47 
	#UOTGHS_BASE
 (0x400AC000U)

	)

48 
	#CAN0_BASE
 (0x400B4000U)

	)

49 
	#CAN1_BASE
 (0x400B8000U)

	)

50 
	#TRNG_BASE
 (0x400BC000U)

	)

51 
	#ADC_BASE
 (0x400C0000U)

	)

52 
	#DMAC_BASE
 (0x400C4000U)

	)

53 
	#DACC_BASE
 (0x400C8000U)

	)

56 
	#SMC_BASE
 (0x400E0000U)

	)

57 
	#SDRAM_BASE
 (0x400E0200U)

	)

58 
	#MATRIX_BASE
 (0x400E0400U)

	)

59 
	#PMC_BASE
 (0x400E0600U)

	)

60 
	#UART_BASE
 (0x400E0800U)

	)

61 
	#CHIPID_BASE
 (0x400E0940U)

	)

62 
	#EEFC0_BASE
 (0x400E0A00U)

	)

63 
	#EEFC1_BASE
 (0x400E0C00U)

	)

64 
	#PIOA_BASE
 (0x400E0E00U)

	)

65 
	#PIOB_BASE
 (0x400E1000U)

	)

66 
	#PIOC_BASE
 (0x400E1200U)

	)

67 
	#PIOD_BASE
 (0x400E1400U)

	)

68 
	#PIOE_BASE
 (0x400E1600U)

	)

69 
	#PIOF_BASE
 (0x400E1800U)

	)

70 
	#RSTC_BASE
 (0x400E1A00U)

	)

71 
	#SUPC_BASE
 (0x400E1A10U)

	)

72 
	#RTT_BASE
 (0x400E1A30U)

	)

73 
	#WDT_BASE
 (0x400E1A50U)

	)

74 
	#RTC_BASE
 (0x400E1A60U)

	)

75 
	#GPBR_BASE
 (0x400E1A90U)

	)

	@lib/libopencm3/include/libopencm3/sam/3a/pio.h

20 #i‚de‡
LIBOPENCM3_PIO_H


21 
	#LIBOPENCM3_PIO_H


	)

23 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

24 
	~<lib›ícm3/ßm/comm⁄/pio_comm⁄_3a3u3x.h
>

	@lib/libopencm3/include/libopencm3/sam/3a/pmc.h

21 #i‚de‡
LIBOPENCM3_PMC_H


22 
	#LIBOPENCM3_PMC_H


	)

24 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

25 
	~<lib›ícm3/ßm/comm⁄/pmc_comm⁄_Æl.h
>

26 
	~<lib›ícm3/ßm/comm⁄/pmc_comm⁄_3a3s3x.h
>

27 
	~<lib›ícm3/ßm/comm⁄/pmc_comm⁄_3a3u3x.h
>

32 
	#PMC_PCR
 
	`MMIO32
(
PMC_BASE
 + 0x010C)

	)

41 
	#PMC_MCKR_PLLADIV2
 (0x01 << 12)

	)

47 
	#PMC_PCR_EN
 (0x01 << 28)

	)

50 
	#PMC_PCR_DIV_SHIFT
 16

	)

51 
	#PMC_PCR_DIV_MASK
 (0x03 << 
PMC_PCR_DIV_SHIFT
)

	)

52 
	#PMC_PCR_DIV_PERIPH_DIV_MCK
 (0x00 << 
PMC_PCR_DIV_SHIFT
)

	)

53 
	#PMC_PCR_DIV_PERIPH_DIV2_MCK
 (0x01 << 
PMC_PCR_DIV_SHIFT
)

	)

54 
	#PMC_PCR_DIV_PERIPH_DIV4_MCK
 (0x02 << 
PMC_PCR_DIV_SHIFT
)

	)

57 
	#PMC_PCR_CMD
 (0x01 << 12)

	)

60 
	#PMC_PCR_PID_SHIFT
 0

	)

61 
	#PMC_PCR_PID_MASK
 (0x3F << 
PMC_PCR_PID_SHIFT
)

	)

	@lib/libopencm3/include/libopencm3/sam/3n/gpio.h

20 #i‚de‡
LIBOPENCM3_GPIO_H


21 
	#LIBOPENCM3_GPIO_H


	)

23 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

24 
	~<lib›ícm3/ßm/pio.h
>

25 
	~<lib›ícm3/ßm/comm⁄/gpio_comm⁄_3n3s.h
>

	@lib/libopencm3/include/libopencm3/sam/3n/memorymap.h

20 #i‚de‡
SAM3N_MEMORYMAP_H


21 
	#SAM3N_MEMORYMAP_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

27 
	#SPI_BASE
 (0x40008000U)

	)

28 
	#TC0_BASE
 (0x40010000U)

	)

29 
	#TC1_BASE
 (0x40010040U)

	)

30 
	#TC2_BASE
 (0x40010080U)

	)

31 
	#TC3_BASE
 (0x40014000U)

	)

32 
	#TC4_BASE
 (0x40014040U)

	)

33 
	#TC5_BASE
 (0x40014080U)

	)

34 
	#TWI0_BASE
 (0x40018000U)

	)

35 
	#TWI1_BASE
 (0x4001C000U)

	)

36 
	#PWM_BASE
 (0x40020000U)

	)

37 
	#USART0_BASE
 (0x40024000U)

	)

38 
	#USART1_BASE
 (0x40028000U)

	)

39 
	#ADC_BASE
 (0x40038000U)

	)

40 
	#DACC_BASE
 (0x4003C000U)

	)

43 
	#SMC_BASE
 (0x400E0000U)

	)

44 
	#MATRIX_BASE
 (0x400E0200U)

	)

45 
	#PMC_BASE
 (0x400E0400U)

	)

46 
	#UART0_BASE
 (0x400E0600U)

	)

47 
	#CHIPID_BASE
 (0x400E0740U)

	)

48 
	#UART1_BASE
 (0x400E0800U)

	)

49 
	#EEFC_BASE
 (0x400E0A00U)

	)

50 
	#PIOA_BASE
 (0x400E0E00U)

	)

51 
	#PIOB_BASE
 (0x400E1000U)

	)

52 
	#PIOC_BASE
 (0x400E1200U)

	)

53 
	#RSTC_BASE
 (0x400E1400U)

	)

54 
	#SUPC_BASE
 (0x400E1410U)

	)

55 
	#RTT_BASE
 (0x400E1430U)

	)

56 
	#WDT_BASE
 (0x400E1450U)

	)

57 
	#RTC_BASE
 (0x400E1460U)

	)

58 
	#GPBR_BASE
 (0x400E1490U)

	)

	@lib/libopencm3/include/libopencm3/sam/3n/periph.h

20 #i‚de‡
LIBOPENCM3_PERIPH_H


21 
	#LIBOPENCM3_PERIPH_H


	)

24 
	#PERIPH_SUPC
 0

	)

25 
	#PERIPH_RSTC
 1

	)

26 
	#PERIPH_RTC
 2

	)

27 
	#PERIPH_RTT
 3

	)

28 
	#PERIPH_WDG
 4

	)

29 
	#PERIPH_PMC
 5

	)

30 
	#PERIPH_EEFC
 6

	)

31 
	#PERIPH_UART0
 8

	)

32 
	#PERIPH_UART1
 9

	)

33 
	#PERIPH_PIOA
 11

	)

34 
	#PERIPH_PIOB
 12

	)

35 
	#PERIPH_PIOC
 13

	)

36 
	#PERIPH_USART0
 14

	)

37 
	#PERIPH_USART1
 15

	)

38 
	#PERIPH_TWI0
 19

	)

39 
	#PERIPH_TWI1
 20

	)

40 
	#PERIPH_SPI
 21

	)

41 
	#PERIPH_TC0
 23

	)

42 
	#PERIPH_TC1
 24

	)

43 
	#PERIPH_TC2
 25

	)

44 
	#PERIPH_TC3
 26

	)

45 
	#PERIPH_TC4
 27

	)

46 
	#PERIPH_TC5
 28

	)

47 
	#PERIPH_ADC
 29

	)

48 
	#PERIPH_DACC
 30

	)

49 
	#PERIPH_PWM
 31

	)

	@lib/libopencm3/include/libopencm3/sam/3n/pio.h

20 #i‚de‡
LIBOPENCM3_PIO_H


21 
	#LIBOPENCM3_PIO_H


	)

23 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

24 
	~<lib›ícm3/ßm/comm⁄/pio_comm⁄_3n3s.h
>

	@lib/libopencm3/include/libopencm3/sam/3n/pmc.h

20 #i‚de‡
LIBOPENCM3_PMC_H


21 
	#LIBOPENCM3_PMC_H


	)

23 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

24 
	~<lib›ícm3/ßm/comm⁄/pmc_comm⁄_Æl.h
>

25 
	~<lib›ícm3/ßm/comm⁄/pmc_comm⁄_3n3u.h
>

30 
	#CKGR_PLLR
 
CKGR_PLLAR


	)

33 
	#PMC_OCR
 
	`MMIO32
(
PMC_BASE
 + 0x0110)

	)

42 
	#CKGR_MOR_WAITMODE
 (0x01 << 2)

	)

49 
	#CKGR_PLLR_ONE
 
CKGR_PLLAR_ONE


	)

52 
	#CKGR_PLLR_MUL_SHIFT
 
CKGR_PLLAR_MULA_SHIFT


	)

53 
	#CKGR_PLLR_MUL_MASK
 
CKGR_PLLAR_MULA_MASK


	)

56 
	#CKGR_PLLR_PLLCOUNT_SHIFT
 
CKGR_PLLAR_PLLACOUNT_SHIFT


	)

57 
	#CKGR_PLLR_PLLCOUNT_MASK
 
CKGR_PLLAR_PLLACOUNT_MASK


	)

60 
	#CKGR_PLLR_DIV_SHIFT
 
CKGR_PLLAR_DIVA_SHIFT


	)

61 
	#CKGR_PLLR_DIV_MASK
 
CKGR_PLLAR_DIVA_MASK


	)

67 
	#PMC_MCKR_PLLDIV2
 (0x01 << 12)

	)

70 
	#PMC_MCKR_CSS_PLL_CLK
 (2 << 
PMC_MCKR_CSS_SHIFT
)

	)

76 
	#PMC_PCK0_CSS_PLL_CLK
 (2 << 
PMC_PCK0_CSS_SHIFT
)

	)

82 
	#PMC_PCK1_CSS_PLL_CLK
 (2 << 
PMC_PCK1_CSS_SHIFT
)

	)

88 
	#PMC_PCK2_CSS_PLL_CLK
 (2 << 
PMC_PCK2_CSS_SHIFT
)

	)

94 
	#PMC_IER_LOCK
 
PMC_IER_LOCKA


	)

100 
	#PMC_IDR_LOCK
 
PMC_IDR_LOCKA


	)

106 
	#PMC_SR_LOCK
 
PMC_SR_LOCKA


	)

112 
	#PMC_IMR_LOCK
 
PMC_IMR_LOCKA


	)

118 
	#PMC_OCR_SEL12
 (0x01 << 23)

	)

121 
	#PMC_OCR_CAL12_SHIFT
 16

	)

122 
	#PMC_OCR_CAL12_MASK
 (0x7F << 
PMC_OCR_CAL12_SHIFT
)

	)

125 
	#PMC_OCR_SEL8
 (0x01 << 15)

	)

128 
	#PMC_OCR_CAL8_SHIFT
 8

	)

129 
	#PMC_OCR_CAL8_MASK
 (0x7F << 
PMC_OCR_CAL8_SHIFT
)

	)

132 
	#PMC_OCR_SEL4
 (0x01 << 7)

	)

135 
	#PMC_OCR_CAL4_SHIFT
 0

	)

136 
	#PMC_OCR_CAL4_MASK
 (0x7F << 
PMC_OCR_CAL12_SHIFT
)

	)

	@lib/libopencm3/include/libopencm3/sam/3s/gpio.h

20 #i‚de‡
LIBOPENCM3_GPIO_H


21 
	#LIBOPENCM3_GPIO_H


	)

23 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

24 
	~<lib›ícm3/ßm/pio.h
>

25 
	~<lib›ícm3/ßm/comm⁄/gpio_comm⁄_3n3s.h
>

	@lib/libopencm3/include/libopencm3/sam/3s/memorymap.h

21 #i‚de‡
SAM3S_MEMORYMAP_H


22 
	#SAM3S_MEMORYMAP_H


	)

24 
	~<lib›ícm3/cm3/comm⁄.h
>

27 
	#HSMCI_BASE
 (0x40000000U)

	)

28 
	#SSC_BASE
 (0x40004000U)

	)

29 
	#SPI_BASE
 (0x40008000U)

	)

30 
	#TC0_BASE
 (0x40010000U)

	)

31 
	#TC1_BASE
 (0x40010040U)

	)

32 
	#TC2_BASE
 (0x40010080U)

	)

33 
	#TC3_BASE
 (0x40014000U)

	)

34 
	#TC4_BASE
 (0x40014040U)

	)

35 
	#TC5_BASE
 (0x40014080U)

	)

36 
	#TWI0_BASE
 (0x40018000U)

	)

37 
	#TWI1_BASE
 (0x4001C000U)

	)

38 
	#PWM_BASE
 (0x40020000U)

	)

39 
	#USART0_BASE
 (0x40024000U)

	)

40 
	#USART1_BASE
 (0x40028000U)

	)

41 
	#USART2_BASE
 (0x4002C000U)

	)

42 
	#UDP_BASE
 (0x40034000U)

	)

43 
	#ADC_BASE
 (0x40038000U)

	)

44 
	#DACC_BASE
 (0x4003C000U)

	)

45 
	#ACC_BASE
 (0x40040000U)

	)

46 
	#CRCCU_BASE
 (0x40044000U)

	)

49 
	#SMC_BASE
 (0x400E0000U)

	)

50 
	#MATRIX_BASE
 (0x400E0200U)

	)

51 
	#PMC_BASE
 (0x400E0400U)

	)

52 
	#UART0_BASE
 (0x400E0600U)

	)

53 
	#CHIPID_BASE
 (0x400E0740U)

	)

54 
	#UART1_BASE
 (0x400E0800U)

	)

55 
	#EEFC_BASE
 (0x400E0A00U)

	)

56 
	#PIOA_BASE
 (0x400E0E00U)

	)

57 
	#PIOB_BASE
 (0x400E1000U)

	)

58 
	#PIOC_BASE
 (0x400E1200U)

	)

59 
	#RSTC_BASE
 (0x400E1400U)

	)

60 
	#SUPC_BASE
 (0x400E1410U)

	)

61 
	#RTT_BASE
 (0x400E1430U)

	)

62 
	#WDT_BASE
 (0x400E1450U)

	)

63 
	#RTC_BASE
 (0x400E1460U)

	)

64 
	#GPBR_BASE
 (0x400E1490U)

	)

	@lib/libopencm3/include/libopencm3/sam/3s/periph.h

20 #i‚de‡
LIBOPENCM3_PERIPH_H


21 
	#LIBOPENCM3_PERIPH_H


	)

24 
	#PERIPH_SUPC
 0

	)

25 
	#PERIPH_RSTC
 1

	)

26 
	#PERIPH_RTC
 2

	)

27 
	#PERIPH_RTT
 3

	)

28 
	#PERIPH_WDG
 4

	)

29 
	#PERIPH_PMC
 5

	)

30 
	#PERIPH_EEFC
 6

	)

31 
	#PERIPH_UART0
 8

	)

32 
	#PERIPH_UART1
 9

	)

33 
	#PERIPH_SMC
 10

	)

34 
	#PERIPH_PIOA
 11

	)

35 
	#PERIPH_PIOB
 12

	)

36 
	#PERIPH_PIOC
 13

	)

37 
	#PERIPH_USART0
 14

	)

38 
	#PERIPH_USART1
 15

	)

39 
	#PERIPH_USART2
 16

	)

40 
	#PERIPH_HSMCI
 18

	)

41 
	#PERIPH_TWI0
 19

	)

42 
	#PERIPH_TWI1
 20

	)

43 
	#PERIPH_SPI
 21

	)

44 
	#PERIPH_SSC
 22

	)

45 
	#PERIPH_TC0
 23

	)

46 
	#PERIPH_TC1
 24

	)

47 
	#PERIPH_TC2
 25

	)

48 
	#PERIPH_TC3
 26

	)

49 
	#PERIPH_TC4
 27

	)

50 
	#PERIPH_TC5
 28

	)

51 
	#PERIPH_ADC
 29

	)

52 
	#PERIPH_DACC
 30

	)

53 
	#PERIPH_PWM
 31

	)

54 
	#PERIPH_CRCCU
 32

	)

55 
	#PERIPH_ACC
 33

	)

56 
	#PERIPH_UDP
 34

	)

	@lib/libopencm3/include/libopencm3/sam/3s/pio.h

20 #i‚de‡
LIBOPENCM3_PIO_H


21 
	#LIBOPENCM3_PIO_H


	)

23 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

24 
	~<lib›ícm3/ßm/comm⁄/pio_comm⁄_3n3s.h
>

29 
	#PIO_PCMR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0150)

	)

32 
	#PIO_PCIER
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0154)

	)

35 
	#PIO_PCIDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0158)

	)

38 
	#PIO_PCIMR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x015C)

	)

41 
	#PIO_PCISR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0160)

	)

44 
	#PIO_PCRHR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0164)

	)

	@lib/libopencm3/include/libopencm3/sam/3s/pmc.h

20 #i‚de‡
LIBOPENCM3_PMC_H


21 
	#LIBOPENCM3_PMC_H


	)

23 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

24 
	~<lib›ícm3/ßm/comm⁄/pmc_comm⁄_Æl.h
>

25 
	~<lib›ícm3/ßm/comm⁄/pmc_comm⁄_3a3s3x.h
>

30 
	#CKGR_PLLBR
 
	`MMIO32
(
PMC_BASE
 + 0x002C)

	)

33 
	#PMC_OCR
 
	`MMIO32
(
PMC_BASE
 + 0x0110)

	)

42 
	#CKGR_MCFR_RCMEAS
 (0x01 << 20)

	)

48 
	#CKGR_PLLBR_MULB_SHIFT
 16

	)

49 
	#CKGR_PLLBR_MULB_MASK
 (0x7FF << 
CKGR_PLLBR_MULB_SHIFT
)

	)

52 
	#CKGR_PLLBR_PLLBCOUNT_SHIFT
 8

	)

53 
	#CKGR_PLLBR_PLLBCOUNT_MASK
 (0x3F << 
CKGR_PLLBR_PLLBCOUNT_SHIFT
)

	)

56 
	#CKGR_PLLBR_DIVB_SHIFT
 0

	)

57 
	#CKGR_PLLBR_DIVB_MASK
 (0xFF << 
CKGR_PLLBR_DIVB_SHIFT
)

	)

63 
	#PMC_MCKR_PLLBDIV2
 (0x01 << 13)

	)

66 
	#PMC_MCKR_PLLADIV2
 (0x01 << 12)

	)

69 
	#PMC_MCKR_CSS_PLLB_CLK
 (3 << 
PMC_MCKR_CSS_SHIFT
)

	)

75 
	#PMC_PCK0_CSS_PLLB_CLK
 (3 << 
PMC_PCK0_CSS_SHIFT
)

	)

81 
	#PMC_PCK1_CSS_PLLB_CLK
 (3 << 
PMC_PCK1_CSS_SHIFT
)

	)

87 
	#PMC_PCK2_CSS_PLLB_CLK
 (3 << 
PMC_PCK2_CSS_SHIFT
)

	)

93 
	#PMC_IER_LOCKB
 (0x01 << 2)

	)

99 
	#PMC_IDR_LOCKB
 (0x01 << 2)

	)

105 
	#PMC_SR_LOCKB
 (0x01 << 2)

	)

111 
	#PMC_IMR_LOCKB
 (0x01 << 2)

	)

117 
	#PMC_OCR_SEL12
 (0x01 << 23)

	)

120 
	#PMC_OCR_CAL12_SHIFT
 16

	)

121 
	#PMC_OCR_CAL12_MASK
 (0x7F << 
PMC_OCR_CAL12_SHIFT
)

	)

124 
	#PMC_OCR_SEL8
 (0x01 << 15)

	)

127 
	#PMC_OCR_CAL8_SHIFT
 8

	)

128 
	#PMC_OCR_CAL8_MASK
 (0x7F << 
PMC_OCR_CAL8_SHIFT
)

	)

131 
	#PMC_OCR_SEL4
 (0x01 << 7)

	)

134 
	#PMC_OCR_CAL4_SHIFT
 0

	)

135 
	#PMC_OCR_CAL4_MASK
 (0x7F << 
PMC_OCR_CAL12_SHIFT
)

	)

	@lib/libopencm3/include/libopencm3/sam/3s/smc.h

20 #i‚de‡
LIBOPENCM3_SMC_H


21 
	#LIBOPENCM3_SMC_H


	)

23 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

27 
	#SMC_CS_0
 0

	)

28 
	#SMC_CS_1
 1

	)

29 
	#SMC_CS_2
 2

	)

30 
	#SMC_CS_3
 3

	)

36 
	#SMC_SETUP
(
CS_numbî
Ë
	`MMIO32
(
SMC_BASE
 + 0x10*(CS_number) \

37 + 0x00)

	)

40 
	#SMC_PULSE
(
CS_numbî
Ë
	`MMIO32
(
SMC_BASE
 + 0x10*(CS_number) \

41 + 0x04)

	)

44 
	#SMC_CYCLE
(
CS_numbî
Ë
	`MMIO32
(
SMC_BASE
 + 0x10*(CS_number) \

45 + 0x08)

	)

48 
	#SMC_MODE
(
CS_numbî
Ë
	`MMIO32
(
SMC_BASE
 + 0x10*(CS_number) \

49 + 0x0C)

	)

52 
	#SMC_OCMS
 
	`MMIO32
(
SMC_BASE
 + 0x80)

	)

55 
	#SMC_KEY1
 
	`MMIO32
(
SMC_BASE
 + 0x84)

	)

58 
	#SMC_KEY2
 
	`MMIO32
(
SMC_BASE
 + 0x88)

	)

61 
	#SMC_WPMR
 
	`MMIO32
(
SMC_BASE
 + 0xE4)

	)

64 
	#SMC_WPSR
 
	`MMIO32
(
SMC_BASE
 + 0xE8)

	)

73 
	#SMC_SETUP_NCS_RD_SETUP_SHIFT
 24

	)

74 
	#SMC_SETUP_NCS_RD_SETUP_MASK
 (0x3F << 
SMC_SETUP_NCS_RD_SETUP_SHIFT
)

	)

77 
	#SMC_SETUP_NRD_SETUP_SHIFT
 16

	)

78 
	#SMC_SETUP_NRD_SETUP_MASK
 (0x3F << 
SMC_SETUP_NRD_SETUP_SHIFT
)

	)

81 
	#SMC_SETUP_NCS_WR_SETUP_SHIFT
 8

	)

82 
	#SMC_SETUP_NCS_WR_SETUP_MASK
 (0x3F << 
SMC_SETUP_NCS_WR_SETUP_SHIFT
)

	)

85 
	#SMC_SETUP_NWE_SETUP_SHIFT
 0

	)

86 
	#SMC_SETUP_NWE_SETUP_MASK
 (0x3F << 
SMC_SETUP_NWE_SETUP_SHIFT
)

	)

92 
	#SMC_PULSE_NCS_RD_PULSE_SHIFT
 24

	)

93 
	#SMC_PULSE_NCS_RD_PULSE_MASK
 (0x7F << 
SMC_PULSE_NCS_RD_PULSE_SHIFT
)

	)

96 
	#SMC_PULSE_NRD_PULSE_SHIFT
 16

	)

97 
	#SMC_PULSE_NRD_PULSE_MASK
 (0x7F << 
SMC_PULSE_NRD_PULSE_SHIFT
)

	)

100 
	#SMC_PULSE_NCS_WR_PULSE_SHIFT
 8

	)

101 
	#SMC_PULSE_NCS_WR_PULSE_MASK
 (0x7F << 
SMC_PULSE_NCS_WR_PULSE_SHIFT
)

	)

104 
	#SMC_PULSE_NWE_PULSE_SHIFT
 0

	)

105 
	#SMC_PULSE_NWE_PULSE_MASK
 (0x7F << 
SMC_PULSE_NWE_PULSE_SHIFT
)

	)

111 
	#SMC_CYCLE_NRD_CYCLE_SHIFT
 16

	)

112 
	#SMC_CYCLE_NRD_CYCLE_MASK
 (0x1FF << 
SMC_CYCLE_NRD_CYCLE_SHIFT
)

	)

115 
	#SMC_CYCLE_NWE_CYCLE_SHIFT
 0

	)

116 
	#SMC_CYCLE_NWE_CYCLE_MASK
 (0x1FF << 
SMC_CYCLE_NWE_CYCLE_SHIFT
)

	)

122 
	#SMC_MODE_PS_SHIFT
 28

	)

123 
	#SMC_MODE_PS_MASK
 (0x03 << 
SMC_MODE_PS_SHIFT
)

	)

126 
	#SMC_MODE_PS_4_BYTE
 (0x00 << 
SMC_MODE_PS_SHIFT
)

	)

127 
	#SMC_MODE_PS_8_BYTE
 (0x01 << 
SMC_MODE_PS_SHIFT
)

	)

128 
	#SMC_MODE_PS_16_BYTE
 (0x02 << 
SMC_MODE_PS_SHIFT
)

	)

129 
	#SMC_MODE_PS_32_BYTE
 (0x03 << 
SMC_MODE_PS_SHIFT
)

	)

132 
	#SMC_MODE_PMEN
 (1 << 24)

	)

135 
	#SMC_MODE_TDF_MODE
 (1 << 20)

	)

138 
	#SMC_MODE_TDF_CYCLES_SHIFT
 16

	)

139 
	#SMC_MODE_TDF_CYCLES_MASK
 (0x0F << 
SMC_MODE_TDF_CYCLES_SHIFT
)

	)

142 
	#SMC_MODE_DBW_SHIFT
 12

	)

143 
	#SMC_MODE_DBW_MASK
 (0x03 << 
SMC_MODE_DBW_SHIFT
)

	)

146 
	#SMC_MODE_DBW_8_BIT
 (0x00 << 
SMC_MODE_DBW_SHIFT
)

	)

147 
	#SMC_MODE_DBW_16_BIT
 (0x01 << 
SMC_MODE_DBW_SHIFT
)

	)

148 
	#SMC_MODE_DBW_32_BIT
 (0x02 << 
SMC_MODE_DBW_SHIFT
)

	)

151 
	#SMC_MODE_EXNW_MODE_SHIFT
 4

	)

152 
	#SMC_MODE_EXNW_MODE_MASK
 (0x03 << 
SMC_MODE_EXNW_MODE_SHIFT
)

	)

155 
	#SMC_MODE_EXNW_MODE_DISABLED
 (0x00 << 
SMC_MODE_EXNW_MODE_SHIFT
)

	)

156 
	#SMC_MODE_EXNW_MODE_FROZEN
 (0x02 << 
SMC_MODE_EXNW_MODE_SHIFT
)

	)

157 
	#SMC_MODE_EXNW_MODE_READY
 (0x03 << 
SMC_MODE_EXNW_MODE_SHIFT
)

	)

160 
	#SMC_MODE_WRITE_MODE
 (1 << 1)

	)

163 
	#SMC_MODE_READ_MODE
 (1 << 0)

	)

169 
	#SMC_OCMS_CS3SE
 (1 << 19)

	)

172 
	#SMC_OCMS_CS2SE
 (1 << 18)

	)

175 
	#SMC_OCMS_CS1SE
 (1 << 17)

	)

178 
	#SMC_OCMS_CS0SE
 (1 << 16)

	)

181 
	#SMC_OCMS_SMSE
 (1 << 0)

	)

187 
	#SMC_WPMR_WPKEY_SHIFT
 8

	)

188 
	#SMC_WPMR_WPKEY_KEY
 (0x534D43 << 
SMC_WPMR_WPKEY_SHIFT
)

	)

191 
	#SMC_WPMR_WPEN
 (1 << 0)

	)

197 
	#SMC_WPSR_WP_VSRC_SHIFT
 8

	)

198 
	#SMC_WPSR_WP_VSRC_MASK
 (0xFFFF << 
SMC_WPSR_WP_VSRC_SHIFT
)

	)

201 
	#SMC_WPSR_WPVS
 (1 << 0)

	)

	@lib/libopencm3/include/libopencm3/sam/3u/gpio.h

20 #i‚de‡
LIBOPENCM3_GPIO_H


21 
	#LIBOPENCM3_GPIO_H


	)

23 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

24 
	~<lib›ícm3/ßm/pio.h
>

25 
	~<lib›ícm3/ßm/comm⁄/gpio_comm⁄_3a3u3x.h
>

	@lib/libopencm3/include/libopencm3/sam/3u/memorymap.h

21 #i‚de‡
SAM3U_MEMORYMAP_H


22 
	#SAM3U_MEMORYMAP_H


	)

24 
	~<lib›ícm3/cm3/comm⁄.h
>

27 
	#HSMCI_BASE
 (0x40000000U)

	)

28 
	#SSC_BASE
 (0x40004000U)

	)

29 
	#SPI_BASE
 (0x40008000U)

	)

30 
	#TC0_BASE
 (0x40080000U)

	)

31 
	#TC1_BASE
 (0x40080040U)

	)

32 
	#TC2_BASE
 (0x40080080U)

	)

33 
	#TWI0_BASE
 (0x40084000U)

	)

34 
	#TWI1_BASE
 (0x40088000U)

	)

35 
	#PWM_BASE
 (0x4008C000U)

	)

36 
	#USART0_BASE
 (0x40090000U)

	)

37 
	#USART1_BASE
 (0x40094000U)

	)

38 
	#USART2_BASE
 (0x40098000U)

	)

39 
	#USART3_BASE
 (0x4009C000U)

	)

40 
	#UDPHS_BASE
 (0x400A4000U)

	)

41 
	#ADC12B_BASE
 (0x400A8000U)

	)

42 
	#ADC_BASE
 (0x400AC000U)

	)

43 
	#DMAC_BASE
 (0x400B0000U)

	)

46 
	#SMC_BASE
 (0x400E0000U)

	)

47 
	#MATRIX_BASE
 (0x400E0200U)

	)

48 
	#PMC_BASE
 (0x400E0400U)

	)

49 
	#UART_BASE
 (0x400E0600U)

	)

50 
	#CHIPID_BASE
 (0x400E0740U)

	)

51 
	#EEFC0_BASE
 (0x400E0800U)

	)

52 
	#EEFC1_BASE
 (0x400E0A00U)

	)

53 
	#PIOA_BASE
 (0x400E0C00U)

	)

54 
	#PIOB_BASE
 (0x400E0E00U)

	)

55 
	#PIOC_BASE
 (0x400E1000U)

	)

56 
	#RSTC_BASE
 (0x400E1200U)

	)

57 
	#SUPC_BASE
 (0x400E1210U)

	)

58 
	#RTT_BASE
 (0x400E1230U)

	)

59 
	#WDT_BASE
 (0x400E1250U)

	)

60 
	#RTC_BASE
 (0x400E1260U)

	)

61 
	#GPBR_BASE
 (0x400E1290U)

	)

	@lib/libopencm3/include/libopencm3/sam/3u/periph.h

20 #i‚de‡
LIBOPENCM3_PERIPH_H


21 
	#LIBOPENCM3_PERIPH_H


	)

24 
	#PERIPH_SUPC
 0

	)

25 
	#PERIPH_RSTC
 1

	)

26 
	#PERIPH_RTC
 2

	)

27 
	#PERIPH_RTT
 3

	)

28 
	#PERIPH_WDG
 4

	)

29 
	#PERIPH_PMC
 5

	)

30 
	#PERIPH_EEFC0
 6

	)

31 
	#PERIPH_EEFC1
 7

	)

32 
	#PERIPH_UART
 8

	)

33 
	#PERIPH_SMC
 9

	)

34 
	#PERIPH_PIOA
 10

	)

35 
	#PERIPH_PIOB
 11

	)

36 
	#PERIPH_PIOC
 12

	)

37 
	#PERIPH_USART0
 13

	)

38 
	#PERIPH_USART1
 14

	)

39 
	#PERIPH_USART2
 15

	)

40 
	#PERIPH_USART3
 16

	)

41 
	#PERIPH_HSMCI
 17

	)

42 
	#PERIPH_TWI0
 18

	)

43 
	#PERIPH_TWI1
 19

	)

44 
	#PERIPH_SPI
 20

	)

45 
	#PERIPH_SSC
 21

	)

46 
	#PERIPH_TC0
 22

	)

47 
	#PERIPH_TC1
 23

	)

48 
	#PERIPH_TC2
 24

	)

49 
	#PERIPH_PWM
 25

	)

50 
	#PERIPH_ADC12B
 26

	)

51 
	#PERIPH_ADC
 27

	)

52 
	#PERIPH_DMAC
 28

	)

53 
	#PERIPH_UDPHS
 29

	)

	@lib/libopencm3/include/libopencm3/sam/3u/pio.h

20 #i‚de‡
LIBOPENCM3_PIO_H


21 
	#LIBOPENCM3_PIO_H


	)

23 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

24 
	~<lib›ícm3/ßm/comm⁄/pio_comm⁄_3a3u3x.h
>

	@lib/libopencm3/include/libopencm3/sam/3u/pmc.h

21 #i‚de‡
LIBOPENCM3_PMC_H


22 
	#LIBOPENCM3_PMC_H


	)

24 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

25 
	~<lib›ícm3/ßm/comm⁄/pmc_comm⁄_Æl.h
>

26 
	~<lib›ícm3/ßm/comm⁄/pmc_comm⁄_3n3u.h
>

27 
	~<lib›ícm3/ßm/comm⁄/pmc_comm⁄_3a3u3x.h
>

35 
	#CKGR_MOR_WAITMODE
 (0x01 << 2)

	)

	@lib/libopencm3/include/libopencm3/sam/3x/gpio.h

20 #i‚de‡
LIBOPENCM3_GPIO_H


21 
	#LIBOPENCM3_GPIO_H


	)

23 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

24 
	~<lib›ícm3/ßm/pio.h
>

25 
	~<lib›ícm3/ßm/comm⁄/gpio_comm⁄_3a3u3x.h
>

	@lib/libopencm3/include/libopencm3/sam/3x/memorymap.h

20 #i‚de‡
SAM3X_MEMORYMAP_H


21 
	#SAM3X_MEMORYMAP_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

27 
	#HSMCI_BASE
 (0x40000000U)

	)

28 
	#SSC_BASE
 (0x40004000U)

	)

29 
	#SPI0_BASE
 (0x40008000U)

	)

30 
	#SPI1_BASE
 (0x4000C000U)

	)

31 
	#TC0_BASE
 (0x40080000U)

	)

32 
	#TC1_BASE
 (0x40080040U)

	)

33 
	#TC2_BASE
 (0x40080080U)

	)

34 
	#TC3_BASE
 (0x40084000U)

	)

35 
	#TC4_BASE
 (0x40084040U)

	)

36 
	#TC5_BASE
 (0x40084080U)

	)

37 
	#TC6_BASE
 (0x40088000U)

	)

38 
	#TC7_BASE
 (0x40088040U)

	)

39 
	#TC8_BASE
 (0x40088080U)

	)

40 
	#TWI0_BASE
 (0x4008C000U)

	)

41 
	#TWI1_BASE
 (0x40090000U)

	)

42 
	#PWM_BASE
 (0x40094000U)

	)

43 
	#USART0_BASE
 (0x40098000U)

	)

44 
	#USART1_BASE
 (0x4009C000U)

	)

45 
	#USART2_BASE
 (0x400A0000U)

	)

46 
	#USART3_BASE
 (0x400A4000U)

	)

47 
	#UOTGHS_BASE
 (0x400AC000U)

	)

48 
	#EMAC_BASE
 (0x400B0000U)

	)

49 
	#CAN0_BASE
 (0x400B4000U)

	)

50 
	#CAN1_BASE
 (0x400B8000U)

	)

51 
	#TRNG_BASE
 (0x400BC000U)

	)

52 
	#ADC_BASE
 (0x400C0000U)

	)

53 
	#DMAC_BASE
 (0x400C4000U)

	)

54 
	#DACC_BASE
 (0x400C8000U)

	)

57 
	#SMC_BASE
 (0x400E0000U)

	)

58 
	#SDRAM_BASE
 (0x400E0200U)

	)

59 
	#MATRIX_BASE
 (0x400E0400U)

	)

60 
	#PMC_BASE
 (0x400E0600U)

	)

61 
	#UART_BASE
 (0x400E0800U)

	)

62 
	#CHIPID_BASE
 (0x400E0940U)

	)

63 
	#EEFC0_BASE
 (0x400E0A00U)

	)

64 
	#EEFC1_BASE
 (0x400E0C00U)

	)

65 
	#PIOA_BASE
 (0x400E0E00U)

	)

66 
	#PIOB_BASE
 (0x400E1000U)

	)

67 
	#PIOC_BASE
 (0x400E1200U)

	)

68 
	#PIOD_BASE
 (0x400E1400U)

	)

69 
	#PIOE_BASE
 (0x400E1600U)

	)

70 
	#PIOF_BASE
 (0x400E1800U)

	)

71 
	#RSTC_BASE
 (0x400E1A00U)

	)

72 
	#SUPC_BASE
 (0x400E1A10U)

	)

73 
	#RTT_BASE
 (0x400E1A30U)

	)

74 
	#WDT_BASE
 (0x400E1A50U)

	)

75 
	#RTC_BASE
 (0x400E1A60U)

	)

76 
	#GPBR_BASE
 (0x400E1A90U)

	)

	@lib/libopencm3/include/libopencm3/sam/3x/pio.h

20 #i‚de‡
LIBOPENCM3_PIO_H


21 
	#LIBOPENCM3_PIO_H


	)

23 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

24 
	~<lib›ícm3/ßm/comm⁄/pio_comm⁄_3a3u3x.h
>

	@lib/libopencm3/include/libopencm3/sam/3x/pmc.h

21 #i‚de‡
LIBOPENCM3_PMC_H


22 
	#LIBOPENCM3_PMC_H


	)

24 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

25 
	~<lib›ícm3/ßm/comm⁄/pmc_comm⁄_Æl.h
>

26 
	~<lib›ícm3/ßm/comm⁄/pmc_comm⁄_3a3s3x.h
>

27 
	~<lib›ícm3/ßm/comm⁄/pmc_comm⁄_3a3u3x.h
>

32 
	#PMC_PCR
 
	`MMIO32
(
PMC_BASE
 + 0x010C)

	)

41 
	#PMC_MCKR_PLLADIV2
 (0x01 << 12)

	)

47 
	#PMC_PCR_EN
 (0x01 << 28)

	)

50 
	#PMC_PCR_DIV_SHIFT
 16

	)

51 
	#PMC_PCR_DIV_MASK
 (0x03 << 
PMC_PCR_DIV_SHIFT
)

	)

52 
	#PMC_PCR_DIV_PERIPH_DIV_MCK
 (0x00 << 
PMC_PCR_DIV_SHIFT
)

	)

53 
	#PMC_PCR_DIV_PERIPH_DIV2_MCK
 (0x01 << 
PMC_PCR_DIV_SHIFT
)

	)

54 
	#PMC_PCR_DIV_PERIPH_DIV4_MCK
 (0x02 << 
PMC_PCR_DIV_SHIFT
)

	)

57 
	#PMC_PCR_CMD
 (0x01 << 12)

	)

60 
	#PMC_PCR_PID_SHIFT
 0

	)

61 
	#PMC_PCR_PID_MASK
 (0x3F << 
PMC_PCR_PID_SHIFT
)

	)

	@lib/libopencm3/include/libopencm3/sam/4l/adcife.h

18 #i‚de‡
LIBOPENCM3_SAM4L_ADCIFE_H


19 
	#LIBOPENCM3_SAM4L_ADCIFE_H


	)

21 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

27 
	#ADCIFE_CR
 
	`MMIO32
(
ADCIFE_BASE
 + 0x0000)

	)

30 
	#ADCIFE_CFG
 
	`MMIO32
(
ADCIFE_BASE
 + 0x0004)

	)

33 
	#ADCIFE_SR
 
	`MMIO32
(
ADCIFE_BASE
 + 0x008)

	)

36 
	#ADCIFE_SCR
 
	`MMIO32
(
ADCIFE_BASE
 + 0x000C)

	)

39 
	#ADCIFE_SEQCFG
 
	`MMIO32
(
ADCIFE_BASE
 + 0x0014)

	)

42 
	#ADCIFE_CDMA
 
	`MMIO32
(
ADCIFE_BASE
 + 0x0018)

	)

45 
	#ADCIFE_TIM
 
	`MMIO32
(
ADCIFE_BASE
 + 0x001C)

	)

48 
	#ADCIFE_ITIMER
 
	`MMIO32
(
ADCIFE_BASE
 + 0x0020)

	)

51 
	#ADCIFE_WCFG
 
	`MMIO32
(
ADCIFE_BASE
 + 0x0024)

	)

54 
	#ADCIFE_WTH
 
	`MMIO32
(
ADCIFE_BASE
 + 0x0028)

	)

57 
	#ADCIFE_LCV
 
	`MMIO32
(
ADCIFE_BASE
 + 0x002C)

	)

60 
	#ADCIFE_IER
 
	`MMIO32
(
ADCIFE_BASE
 + 0x0030)

	)

63 
	#ADCIFE_IDR
 
	`MMIO32
(
ADCIFE_BASE
 + 0x0034)

	)

66 
	#ADCIFE_IMR
 
	`MMIO32
(
ADCIFE_BASE
 + 0x0038)

	)

69 
	#ADCIFE_CALIB
 
	`MMIO32
(
ADCIFE_BASE
 + 0x003C)

	)

72 
	#ADCIFE_VERSION
 
	`MMIO32
(
ADCIFE_BASE
 + 0x0040)

	)

75 
	#ADCIFE_PARAMETER
 
	`MMIO32
(
ADCIFE_BASE
 + 0x0044)

	)

79 
	#ADCIFE_CR_SWRST
 (1 << 0)

	)

80 
	#ADCIFE_CR_TSTOP
 (1 << 1)

	)

81 
	#ADCIFE_CR_TSTART
 (1 << 2)

	)

82 
	#ADCIFE_CR_STRIG
 (1 << 3)

	)

83 
	#ADCIFE_CR_REFBUFEN
 (1 << 4)

	)

84 
	#ADCIFE_CR_REFBUFDIS
 (1 << 5)

	)

85 
	#ADCIFE_CR_EN
 (1 << 8)

	)

86 
	#ADCIFE_CR_DIS
 (1 << 9)

	)

87 
	#ADCIFE_CR_BGREQEN
 (1 << 10)

	)

88 
	#ADCIFE_CR_BGREQDIS
 (1 << 11)

	)

90 
	#_MASKED_VALUE
(
V
, 
S
, 
M
Ë(((VË<< (S)Ë& (M))

	)

92 
	#ADCIFE_CFG_REFSEL_SHIFT
 (1)

	)

93 
	#ADCIFE_CFG_REFSEL_MASK
 (7 << 
ADCIFE_CFG_REFSEL_SHIFT
)

	)

94 
	#ADCIFE_CFG_REFSEL_MASKED
(
V
Ë
	`_MASKED_VALUE
((V), 
ADCIFE_CFG_REFSEL_SHIFT
, 
ADCIFE_CFG_REFSEL_MASK
)

	)

95 
	#ADCIFE_CFG_SPEED_SHIFT
 (4)

	)

96 
	#ADCIFE_CFG_SPEED_MASK
 (3 << 
ADCIFE_CFG_SPEED_SHIFT
)

	)

97 
	#ADCIFE_CFG_SPEED_MASKED
(
V
Ë
	`_MASKED_VALUE
((V), 
ADCIFE_CFG_SPEED_SHIFT
, 
ADCIFE_CFG_SPEED_MASK
)

	)

98 
	#ADCIFE_CFG_CLKSEL
 (1 << 6)

	)

99 
	#ADCIFE_CFG_PRESCAL_SHIFT
 (8)

	)

100 
	#ADCIFE_CFG_PRESCAL_MASK
 (3 << 
ADCIFE_CFG_PRESCAL_SHIFT
)

	)

101 
	#ADCIFE_CFG_PRESCAL_MASKED
(
V
Ë
	`_MASKED_VALUE
((V), 
ADCIFE_CFG_PRESCAL_SHIFT
, 
ADCIFE_CFG_PRESCAL_MASK
)

	)

103 
	#ADCIFE_SR_SEOC
 (1 << 0)

	)

104 
	#ADCIFE_SR_LOVR
 (1 << 1)

	)

105 
	#ADCIFE_SR_WM
 (1 << 2)

	)

106 
	#ADCIFE_SR_SMTRG
 (1 << 3)

	)

107 
	#ADCIFE_SR_TTO
 (1 << 5)

	)

108 
	#ADCIFE_SR_EN
 (1 << 24)

	)

109 
	#ADCIFE_SR_TBUSY
 (1 << 25)

	)

110 
	#ADCIFE_SR_SBUSY
 (1 << 26)

	)

111 
	#ADCIFE_SR_CBUSY
 (1 << 27)

	)

112 
	#ADCIFE_SR_REFBUF
 (1 << 28)

	)

113 
	#ADCIFE_SR_BGREQ
 (1 << 30)

	)

115 
	#ADCIFE_IR_SEOC
 (1 << 0)

	)

116 
	#ADCIFE_IR_LOVR
 (1 << 1)

	)

117 
	#ADCIFE_IR_WM
 (1 << 2)

	)

118 
	#ADCIFE_IR_SMTRG
 (1 << 3)

	)

119 
	#ADCIFE_IR_TTO
 (1 << 5)

	)

121 
	#ADCIFE_SEQCFG_HWLA
 (1 << 0)

	)

122 
	#ADCIFE_SEQCFG_BIPOLAR
 (1 << 2)

	)

123 
	#ADCIFE_SEQCFG_GAIN_SHIFT
 (4)

	)

124 
	#ADCIFE_SEQCFG_GAIN_MASK
 (7 << 
ADCIFE_SEQCFG_GAIN_SHIFT
)

	)

125 
	#ADCIFE_SEQCFG_GAIN_MASKED
(
V
Ë
	`_MASKED_VALUE
((V), 
ADCIFE_SEQCFG_GAIN_SHIFT
, 
ADCIFE_SEQCFG_GAIN_MASK
)

	)

126 
	#ADCIFE_SEQCFG_GCOMP
 (1 << 7)

	)

127 
	#ADCIFE_SEQCFG_TRGSEL_SHIFT
 (8)

	)

128 
	#ADCIFE_SEQCFG_TRGSEL_MASK
 (7 << 
ADCIFE_SEQCFG_TRGSEL_SHIFT
)

	)

129 
	#ADCIFE_SEQCFG_TRGSEL_MASKED
(
V
Ë
	`_MASKED_VALUE
((V), 
ADCIFE_SEQCFG_TRGSEL_SHIFT
, 
ADCIFE_SEQCFG_TRGSEL_MASK
)

	)

130 
	#ADCIFE_SEQCFG_RES
 (1 << 12)

	)

131 
	#ADCIFE_SEQCFG_INTERNAL_SHIFT
 (14)

	)

132 
	#ADCIFE_SEQCFG_INTERNAL_MASK
 (3 << 
ADCIFE_SEQCFG_INTERNAL_SHIFT
)

	)

133 
	#ADCIFE_SEQCFG_INTERNAL_MASKED
(
V
Ë
	`_MASKED_VALUE
((V), 
ADCIFE_SEQCFG_INTERNAL_SHIFT
, 
ADCIFE_SEQCFG_INTERNAL_MASK
)

	)

134 
	#ADCIFE_SEQCFG_MUXPOS_SHIFT
 (16)

	)

135 
	#ADCIFE_SEQCFG_MUXPOS_MASK
 (0x‡<< 
ADCIFE_SEQCFG_MUXPOS_SHIFT
)

	)

136 
	#ADCIFE_SEQCFG_MUXPOS_MASKED
(
V
Ë
	`_MASKED_VALUE
((V), 
ADCIFE_SEQCFG_MUXPOS_SHIFT
, 
ADCIFE_SEQCFG_MUXPOS_MASK
)

	)

137 
	#ADCIFE_SEQCFG_MUXNEG_SHIFT
 (20)

	)

138 
	#ADCIFE_SEQCFG_MUXNEG_MASK
 (7 << 
ADCIFE_SEQCFG_MUXNEG_SHIFT
)

	)

139 
	#ADCIFE_SEQCFG_MUXNEG_MASKED
(
V
Ë
	`_MASKED_VALUE
((V), 
ADCIFE_SEQCFG_MUXNEG_SHIFT
, 
ADCIFE_SEQCFG_MUXNEG_MASK
)

	)

140 
	#ADCIFE_SEQCFG_ZOOMRANGE_SHIFT
 (28)

	)

141 
	#ADCIFE_SEQCFG_ZOOMRANGE_MASK
 (7 << 
ADCIFE_SEQCFG_ZOOMRANGE_SHIFT
)

	)

142 
	#ADCIFE_SEQCFG_ZOOMRANGE_MASKED
(
V
Ë
	`_MASKED_VALUE
((V), 
ADCIFE_SEQCFG_ZOOMRANGE_SHIFT
, 
ADCIFE_SEQCFG_ZOOMRANGE_MASK
)

	)

145 
	eadci„_¥esˇl
 {

146 
	mADCIFE_PRESCAL_DIV4
,

147 
	mADCIFE_PRESCAL_DIV8
,

148 
	mADCIFE_PRESCAL_DIV16
,

149 
	mADCIFE_PRESCAL_DIV32
,

150 
	mADCIFE_PRESCAL_DIV64
,

151 
	mADCIFE_PRESCAL_DIV128
,

152 
	mADCIFE_PRESCAL_DIV256
,

153 
	mADCIFE_PRESCAL_DIV512
,

156 
	eadci„_•ìd
 {

157 
	mADCIFE_SPEED_300KSPS
,

158 
	mADCIFE_SPEED_225KSPS
,

159 
	mADCIFE_SPEED_150KSPS
,

160 
	mADCIFE_SPEED_75KSPS
,

163 
	eadci„_ªf£l
 {

164 
	mADCIFE_REFSEL_INTERNAL1V
,

165 
	mADCIFE_REFSEL_0_625xVCC
,

166 
	mADCIFE_REFSEL_EXTERNAL1
,

167 
	mADCIFE_REFSEL_EXTERNAL2
,

168 
	mADCIFE_REFSEL_HALF_VCC
,

171 
	eadci„_˛k
 {

172 
	mADCIFE_CLK_GENERIC
,

173 
	mADCIFE_CLK_APB
 = 
ADCIFE_CFG_CLKSEL
,

176 
	eadci„_ch™√l
 {

177 
	mADCIFE_CHANNEL_AD0
,

178 
	mADCIFE_CHANNEL_AD1
,

179 
	mADCIFE_CHANNEL_AD2
,

180 
	mADCIFE_CHANNEL_AD3
,

181 
	mADCIFE_CHANNEL_AD4
,

182 
	mADCIFE_CHANNEL_AD5
,

183 
	mADCIFE_CHANNEL_AD6
,

184 
	mADCIFE_CHANNEL_AD7
,

185 
	mADCIFE_CHANNEL_AD8
,

186 
	mADCIFE_CHANNEL_AD9
,

187 
	mADCIFE_CHANNEL_AD10
,

188 
	mADCIFE_CHANNEL_AD11
,

189 
	mADCIFE_CHANNEL_AD12
,

190 
	mADCIFE_CHANNEL_AD13
,

191 
	mADCIFE_CHANNEL_AD14
,

194 
	eadci„_ªsﬁuti⁄
 {

195 
	mADCIFE_RESOLUTION_12BITS
,

196 
	mADCIFE_RESOLUTION_8BITS
,

199 
	eadci„_åiggî
 {

200 
	mADCIFE_TRIGGER_SW
,

201 
	mADCIFE_TRIGGER_IADC_TMR
,

202 
	mADCIFE_TRIGGER_ITS
,

203 
	mADCIFE_TRIGGER_CONT
,

204 
	mADCIFE_TRIGGER_EXT_RIS
,

205 
	mADCIFE_TRIGGER_EXT_FALL
,

206 
	mADCIFE_TRIGGER_EXT_BOTH
,

209 
	eadci„_gaö
 {

210 
	mADCIFE_GAIN_1X
,

211 
	mADCIFE_GAIN_2X
,

212 
	mADCIFE_GAIN_4X
,

213 
	mADCIFE_GAIN_8X
,

214 
	mADCIFE_GAIN_16X
,

215 
	mADCIFE_GAIN_32X
,

216 
	mADCIFE_GAIN_64X
,

217 
	mADCIFE_GAIN_0_5X
,

220 
	sadci„_lcv
 {

222 
uöt32_t
 
	mlcv
;

224 
uöt16_t
 
	mvÆue
;

225 
uöt8_t
 
	mch™√l
;

226 
uöt8_t
 
	mª£rved
;

227 } 
	m_lc_s
;

228 } 
	m_lc_u
;

231 
	#lc_ch™√l
 
_lc_u
.
_lc_s
.
ch™√l


	)

232 
	#lc_vÆue
 
_lc_u
.
_lc_s
.
vÆue


	)

234 
BEGIN_DECLS


236 
adci„_íabÀ_sync
();

237 
adci„_c⁄figuª
(

238 
adci„_ªf£l
 
ªf
,

239 
adci„_•ìd
 
•ìd
,

240 
adci„_˛k
 
˛k
,

241 
adci„_¥esˇl
 
¥esˇl
);

242 
adci„_£À˘_ch™√l
(
adci„_ch™√l
 
ad
);

243 
adci„_£t_ªsﬁuti⁄
(
adci„_ªsﬁuti⁄
 
ªs
);

244 
adci„_£À˘_åiggî
(
adci„_åiggî
 
åig
);

245 
adci„_£t_gaö
(
adci„_gaö
 
gaö
);

246 
adci„_£t_bùﬁ¨
(
boﬁ
 
íabÀ
);

247 
adci„_£t_À·_adju°
(
boﬁ
 
íabÀ
);

248 
adci„_°¨t_c⁄vîsi⁄
();

249 
adci„_waô_c⁄vîsi⁄
();

250 
adci„_lcv
 
adci„_gë_lcv
();

251 
adci„_íabÀ_öãºu±s
(
uöt32_t
 
imask
);

252 
adci„_dißbÀ_öãºu±s
(
uöt32_t
 
imask
);

253 
adci„_timî_°¨t
();

254 
adci„_timî_°›
();

255 
adci„_timî_£t_timeout
(
uöt16_t
 
timeout
);

257 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/sam/4l/gpio.h

18 #i‚de‡
LIBOPENCM3_GPIO_H


19 
	#LIBOPENCM3_GPIO_H


	)

21 
	~<lib›ícm3/cm3/comm⁄.h
>

22 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

23 
	~<lib›ícm3/ßm/comm⁄/gpio_comm⁄_Æl.h
>

25 
	#GPIOA
 (
GPIO_BASE
)

	)

26 
	#GPIOB
 (
GPIO_BASE
 + 0x200)

	)

27 
	#GPIOC
 (
GPIO_BASE
 + 0x400)

	)

29 
	#GPIO0
 (1 << 0)

	)

30 
	#GPIO1
 (1 << 1)

	)

31 
	#GPIO2
 (1 << 2)

	)

32 
	#GPIO3
 (1 << 3)

	)

33 
	#GPIO4
 (1 << 4)

	)

34 
	#GPIO5
 (1 << 5)

	)

35 
	#GPIO6
 (1 << 6)

	)

36 
	#GPIO7
 (1 << 7)

	)

37 
	#GPIO8
 (1 << 8)

	)

38 
	#GPIO9
 (1 << 9)

	)

39 
	#GPIO10
 (1 << 10)

	)

40 
	#GPIO11
 (1 << 11)

	)

41 
	#GPIO12
 (1 << 12)

	)

42 
	#GPIO13
 (1 << 13)

	)

43 
	#GPIO14
 (1 << 14)

	)

44 
	#GPIO15
 (1 << 15)

	)

45 
	#GPIO16
 (1 << 16)

	)

46 
	#GPIO17
 (1 << 17)

	)

47 
	#GPIO18
 (1 << 18)

	)

48 
	#GPIO19
 (1 << 19)

	)

49 
	#GPIO20
 (1 << 20)

	)

50 
	#GPIO21
 (1 << 21)

	)

51 
	#GPIO22
 (1 << 22)

	)

52 
	#GPIO23
 (1 << 23)

	)

53 
	#GPIO24
 (1 << 24)

	)

54 
	#GPIO25
 (1 << 25)

	)

55 
	#GPIO26
 (1 << 26)

	)

56 
	#GPIO27
 (1 << 27)

	)

57 
	#GPIO28
 (1 << 28)

	)

58 
	#GPIO29
 (1 << 29)

	)

59 
	#GPIO30
 (1 << 30)

	)

60 
	#GPIO31
 (1 << 31)

	)

63 
	#GPIO_GPER
(
X
Ë
	`MMIO32
(X)

	)

64 
	#GPIO_GPERS
(
X
Ë
	`MMIO32
((XË+ 0x004)

	)

65 
	#GPIO_GPERC
(
X
Ë
	`MMIO32
((XË+ 0x008)

	)

66 
	#GPIO_GPERT
(
X
Ë
	`MMIO32
((XË+ 0x00C)

	)

68 
	#GPIO_PMR
(
P
, 
I
Ë
	`MMIO32
((PË+ (0x10*(1 + (I))))

	)

69 
	#GPIO_PMR_SETVAL
(
P
, 
I
, 
S
Ë
	`MMIO32
((PË+ (0x10*(1 + (I)Ë+ ((SË? 0x04 : 0x08)))

	)

71 
	#GPIO_PMR0
(
X
Ë
	`MMIO32
((XË+ 0x010)

	)

72 
	#GPIO_PMR0S
(
X
Ë
	`MMIO32
((XË+ 0x014)

	)

73 
	#GPIO_PMR0C
(
X
Ë
	`MMIO32
((XË+ 0x018)

	)

74 
	#GPIO_PMR0T
(
X
Ë
	`MMIO32
((XË+ 0x01C)

	)

76 
	#GPIO_PMR1
(
X
Ë
	`MMIO32
((XË+ 0x020)

	)

77 
	#GPIO_PMR1S
(
X
Ë
	`MMIO32
((XË+ 0x024)

	)

78 
	#GPIO_PMR1C
(
X
Ë
	`MMIO32
((XË+ 0x028)

	)

79 
	#GPIO_PMR1T
(
X
Ë
	`MMIO32
((XË+ 0x02C)

	)

81 
	#GPIO_PMR2
(
X
Ë
	`MMIO32
((XË+ 0x030)

	)

82 
	#GPIO_PMR2S
(
X
Ë
	`MMIO32
((XË+ 0x034)

	)

83 
	#GPIO_PMR2C
(
X
Ë
	`MMIO32
((XË+ 0x038)

	)

84 
	#GPIO_PMR2T
(
X
Ë
	`MMIO32
((XË+ 0x03C)

	)

86 
	#GPIO_ODER
(
X
Ë
	`MMIO32
((XË+ 0x040)

	)

87 
	#GPIO_ODERS
(
X
Ë
	`MMIO32
((XË+ 0x044)

	)

88 
	#GPIO_ODERC
(
X
Ë
	`MMIO32
((XË+ 0x048)

	)

89 
	#GPIO_ODERT
(
X
Ë
	`MMIO32
((XË+ 0x04C)

	)

91 
	#GPIO_OVR
(
X
Ë
	`MMIO32
((XË+ 0x050)

	)

92 
	#GPIO_OVRS
(
X
Ë
	`MMIO32
((XË+ 0x054)

	)

93 
	#GPIO_OVRC
(
X
Ë
	`MMIO32
((XË+ 0x058)

	)

94 
	#GPIO_OVRT
(
X
Ë
	`MMIO32
((XË+ 0x05C)

	)

96 
	#GPIO_PVR
(
X
Ë
	`MMIO32
((XË+ 0x060)

	)

98 
	#GPIO_PUER
(
X
Ë
	`MMIO32
((XË+ 0x070)

	)

99 
	#GPIO_PUERS
(
X
Ë
	`MMIO32
((XË+ 0x074)

	)

100 
	#GPIO_PUERC
(
X
Ë
	`MMIO32
((XË+ 0x078)

	)

101 
	#GPIO_PUERT
(
X
Ë
	`MMIO32
((XË+ 0x07C)

	)

103 
	#GPIO_PDER
(
X
Ë
	`MMIO32
((XË+ 0x080)

	)

104 
	#GPIO_PDERS
(
X
Ë
	`MMIO32
((XË+ 0x084)

	)

105 
	#GPIO_PDERC
(
X
Ë
	`MMIO32
((XË+ 0x088)

	)

106 
	#GPIO_PDERT
(
X
Ë
	`MMIO32
((XË+ 0x08C)

	)

108 
	#GPIO_IER
(
X
Ë
	`MMIO32
((XË+ 0x090)

	)

109 
	#GPIO_IERS
(
X
Ë
	`MMIO32
((XË+ 0x094)

	)

110 
	#GPIO_IERC
(
X
Ë
	`MMIO32
((XË+ 0x098)

	)

111 
	#GPIO_IERT
(
X
Ë
	`MMIO32
((XË+ 0x09C)

	)

113 
	#GPIO_IMR0
(
X
Ë
	`MMIO32
((XË+ 0x0A0)

	)

114 
	#GPIO_IMR0S
(
X
Ë
	`MMIO32
((XË+ 0x0A4)

	)

115 
	#GPIO_IMR0C
(
X
Ë
	`MMIO32
((XË+ 0x0A8)

	)

116 
	#GPIO_IMR0T
(
X
Ë
	`MMIO32
((XË+ 0x0AC)

	)

118 
	#GPIO_IMR1
(
X
Ë
	`MMIO32
((XË+ 0x0B0)

	)

119 
	#GPIO_IMR1S
(
X
Ë
	`MMIO32
((XË+ 0x0B4)

	)

120 
	#GPIO_IMR1C
(
X
Ë
	`MMIO32
((XË+ 0x0B8)

	)

121 
	#GPIO_IMR1T
(
X
Ë
	`MMIO32
((XË+ 0x0BC)

	)

123 
	#GPIO_GFER
(
X
Ë
	`MMIO32
((XË+ 0x0C0)

	)

124 
	#GPIO_GFERS
(
X
Ë
	`MMIO32
((XË+ 0x0C4)

	)

125 
	#GPIO_GFERC
(
X
Ë
	`MMIO32
((XË+ 0x0C8)

	)

126 
	#GPIO_GFERT
(
X
Ë
	`MMIO32
((XË+ 0x0CC)

	)

128 
	#GPIO_IFR
(
X
Ë
	`MMIO32
((XË+ 0x0D0)

	)

129 
	#GPIO_IFRC
(
X
Ë
	`MMIO32
((XË+ 0x0D8)

	)

131 
	#GPIO_ODCR0
(
X
Ë
	`MMIO32
((XË+ 0x100)

	)

132 
	#GPIO_ODCR0S
(
X
Ë
	`MMIO32
((XË+ 0x104)

	)

133 
	#GPIO_ODCR0C
(
X
Ë
	`MMIO32
((XË+ 0x108)

	)

134 
	#GPIO_ODCR0T
(
X
Ë
	`MMIO32
((XË+ 0x10C)

	)

136 
	#GPIO_ODCR1
(
X
Ë
	`MMIO32
((XË+ 0x110)

	)

137 
	#GPIO_ODCR1S
(
X
Ë
	`MMIO32
((XË+ 0x114)

	)

138 
	#GPIO_ODCR1C
(
X
Ë
	`MMIO32
((XË+ 0x118)

	)

139 
	#GPIO_ODCR1T
(
X
Ë
	`MMIO32
((XË+ 0x11C)

	)

141 
	#GPIO_OSRR0
(
X
Ë
	`MMIO32
((XË+ 0x130)

	)

142 
	#GPIO_OSRR0S
(
X
Ë
	`MMIO32
((XË+ 0x134)

	)

143 
	#GPIO_OSRR0C
(
X
Ë
	`MMIO32
((XË+ 0x138)

	)

144 
	#GPIO_OSRR0T
(
X
Ë
	`MMIO32
((XË+ 0x13C)

	)

146 
	#GPIO_STER
(
X
Ë
	`MMIO32
((XË+ 0x160)

	)

147 
	#GPIO_STERS
(
X
Ë
	`MMIO32
((XË+ 0x164)

	)

148 
	#GPIO_STERC
(
X
Ë
	`MMIO32
((XË+ 0x168)

	)

149 
	#GPIO_STERT
(
X
Ë
	`MMIO32
((XË+ 0x16C)

	)

151 
	#GPIO_EVER
(
X
Ë
	`MMIO32
((XË+ 0x180)

	)

152 
	#GPIO_EVERS
(
X
Ë
	`MMIO32
((XË+ 0x184)

	)

153 
	#GPIO_EVERC
(
X
Ë
	`MMIO32
((XË+ 0x188)

	)

154 
	#GPIO_EVERT
(
X
Ë
	`MMIO32
((XË+ 0x18C)

	)

156 
	#GPIO_PARAMETER
(
X
Ë
	`MMIO32
((XË+ 0x1f8)

	)

157 
	#GPIO_VERSION
(
X
Ë
	`MMIO32
((XË+ 0x1fc)

	)

159 
	egpio_mode
 {

161 
	mGPIO_MODE_A
 = 0,

162 
	mGPIO_MODE_B
,

163 
	mGPIO_MODE_C
,

164 
	mGPIO_MODE_D
,

165 
	mGPIO_MODE_E
,

166 
	mGPIO_MODE_F
,

167 
	mGPIO_MODE_G
,

168 
	mGPIO_MODE_H
,

169 
	mGPIO_MODE_IN
,

170 
	mGPIO_MODE_OUT
,

173 
BEGIN_DECLS


175 
gpio_íabÀ
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
, 
gpio_mode
 
mode
);

176 
gpio_dißbÀ
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
);

178 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/sam/4l/memorymap.h

18 #i‚de‡
SAM4L_MEMORYMAP_H


19 
	#SAM4L_MEMORYMAP_H


	)

21 
	~<lib›ícm3/cm3/comm⁄.h
>

23 
	#PERIPH_BASE
 (0x40000000U)

	)

26 
	#PERIPH_PBA_BASE
 
PERIPH_BASE


	)

28 
	#I2SC_BASE
 (
PERIPH_PBA_BASE
 + 0x04000)

	)

29 
	#SPI_BASE
 (
PERIPH_PBA_BASE
 + 0x08000)

	)

31 
	#TC0_BASE
 (
PERIPH_PBA_BASE
 + 0x10000)

	)

32 
	#TC1_BASE
 (
PERIPH_PBA_BASE
 + 0x14000)

	)

33 
	#TWIMS0_BASE
 (
PERIPH_PBA_BASE
 + 0x18000)

	)

34 
	#TWIMS1_BASE
 (
PERIPH_PBA_BASE
 + 0x1C000)

	)

36 
	#USART0_BASE
 (
PERIPH_PBA_BASE
 + 0x24000)

	)

37 
	#USART1_BASE
 (
PERIPH_PBA_BASE
 + 0x28000

	)

38 
	#USART2_BASE
 (
PERIPH_PBA_BASE
 + 0x2C000)

	)

39 
	#USART3_BASE
 (
PERIPH_PBA_BASE
 + 0x30000)

	)

41 
	#ADCIFE_BASE
 (
PERIPH_PBA_BASE
 + 0x38000)

	)

42 
	#DACC_BASE
 (
PERIPH_PBA_BASE
 + 0x3C000)

	)

43 
	#ACIFC_BASE
 (
PERIPH_PBA_BASE
 + 0x40000)

	)

45 
	#GLOC_BASE
 (
PERIPH_PBA_BASE
 + 0x60000)

	)

46 
	#ABDACB_BASE
 (
PERIPH_PBA_BASE
 + 0x64000)

	)

47 
	#TRNG_BASE
 (
PERIPH_PBA_BASE
 + 0x68000)

	)

48 
	#PARC_BASE
 (
PERIPH_PBA_BASE
 + 0x6C000)

	)

49 
	#CATB_BASE
 (
PERIPH_PBA_BASE
 + 0x70000)

	)

51 
	#TWIM2_BASE
 (
PERIPH_PBA_BASE
 + 0x78000)

	)

52 
	#TWIM3_BASE
 (
PERIPH_PBA_BASE
 + 0x7C000)

	)

53 
	#LCDCA_BASE
 (
PERIPH_PBA_BASE
 + 0x80000)

	)

56 
	#PERIPH_PBB_BASE
 (
PERIPH_BASE
 + 0xA0000U)

	)

57 
	#FLASHCALW_BASE
 (
PERIPH_PBB_BASE
)

	)

58 
	#PICOCACHE_BASE
 (
PERIPH_PBB_BASE
 + 0x400)

	)

59 
	#HMATRIX_BASE
 (
PERIPH_PBB_BASE
 + 0x1000)

	)

60 
	#PDCA_BASE
 (
PERIPH_PBB_BASE
 + 0x2000)

	)

61 
	#SMAP_BASE
 (
PERIPH_PBB_BASE
 + 0x3000)

	)

62 
	#CRCCU_BASE
 (
PERIPH_PBB_BASE
 + 0x4000)

	)

63 
	#USBC_BASE
 (
PERIPH_PBB_BASE
 + 0x5000)

	)

64 
	#PEVC_BASE
 (
PERIPH_PBB_BASE
 + 0x6000)

	)

67 
	#AESA_BASE
 (
PERIPH_BASE
 + 0xB0000)

	)

70 
	#PERIPH_PBC_BASE
 (
PERIPH_BASE
 + 0xE0000)

	)

71 
	#PM_BASE
 (
PERIPH_PBC_BASE
)

	)

72 
	#CHIPID_BASE
 (
PERIPH_PBC_BASE
 + 0x740)

	)

73 
	#SCIF_BASE
 (
PERIPH_PBC_BASE
 + 0x800)

	)

74 
	#FREQM_BASE
 (
PERIPH_PBC_BASE
 + 0xC00)

	)

75 
	#GPIO_BASE
 (
PERIPH_PBC_BASE
 + 0x1000)

	)

78 
	#PERIPH_PBD_BASE
 (
PERIPH_BASE
 + 0xF0000U)

	)

79 
	#BPM_BASE
 (
PERIPH_PBD_BASE
)

	)

80 
	#BSCIF_BASE
 (
PERIPH_PBD_BASE
 + 0x400)

	)

81 
	#AST_BASE
 (
PERIPH_PBD_BASE
 + 0x800)

	)

82 
	#WDT_BASE
 (
PERIPH_PBD_BASE
 + 0xC00)

	)

83 
	#EIC_BASE
 (
PERIPH_PBD_BASE
 + 0x1000)

	)

84 
	#PICOUART_BASE
 (
PERIPH_PBD_BASE
 + 0x1400)

	)

	@lib/libopencm3/include/libopencm3/sam/4l/pm.h

18 #i‚de‡
LIBOPENCM3_PM_H


19 
	#LIBOPENCM3_PM_H


	)

21 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

26 
	#PM_MCCTRL
 
	`MMIO32
(
PM_BASE
 + 0x000)

	)

27 
	#PM_MCCTRL_KEY
 (
PM_UNLOCK_KEY
)

	)

30 
	#PM_CKSEL
(
I
Ë
	`MMIO32
(
PM_BASE
 + 0x004 + (0x004 * (I)))

	)

31 
	#PM_CKSEL_KEY
(
I
Ë(
PM_UNLOCK_KEY
 | (0x004 + (0x004 * (I))))

	)

33 
	#PM_MASK
(
I
Ë
	`MMIO32
(
PM_BASE
 + 0x020 + (0x004Ë* (I))

	)

34 
	#PM_MASK_KEY
(
I
Ë(
PM_UNLOCK_KEY
 | (0x020 + (0x004Ë* (I)))

	)

37 
	#PM_CPUMASK
 
	`MMIO32
(
PM_BASE
 + 0x020)

	)

40 
	#PM_HSBMASK
 
	`MMIO32
(
PM_BASE
 + 0x024)

	)

43 
	#PM_PBAMASK
 
	`MMIO32
(
PM_BASE
 + 0x028)

	)

44 
	#PM_PBAMASK_KEY
 (
PM_UNLOCK_KEY
 | 0x028)

	)

47 
	#PM_PBBMASK
 
	`MMIO32
(
PM_BASE
 + 0x02C)

	)

50 
	#PM_PBCMASK
 
	`MMIO32
(
PM_BASE
 + 0x030)

	)

53 
	#PM_PBDMASK
 
	`MMIO32
(
PM_BASE
 + 0x034)

	)

56 
	#PM_PBADIVMASK
 
	`MMIO32
(
PM_BASE
 + 0x040)

	)

57 
	#PM_PBADIVMASK_KEY
 (
PM_UNLOCK_KEY
 | 0x040)

	)

60 
	#PM_CFDCTRL
 
	`MMIO32
(
PM_BASE
 + 0x054)

	)

63 
	#PM_UNLOCK
 
	`MMIO32
(
PM_BASE
 + 0x058)

	)

64 
	#PM_UNLOCK_KEY
 (0xAA << 24)

	)

67 
	#PM_IER
 
	`MMIO32
(
PM_BASE
 + 0x0C0)

	)

70 
	#PM_IDR
 
	`MMIO32
(
PM_BASE
 + 0x0C4)

	)

73 
	#PM_IMR
 
	`MMIO32
(
PM_BASE
 + 0x0C8)

	)

76 
	#PM_ISR
 
	`MMIO32
(
PM_BASE
 + 0x0CC)

	)

79 
	#PM_ICR
 
	`MMIO32
(
PM_BASE
 + 0x0D0)

	)

82 
	#PM_SR
 
	`MMIO32
(
PM_BASE
 + 0x0D4)

	)

85 
	#PM_PPCR
 
	`MMIO32
(
PM_BASE
 + 0x160)

	)

88 
	#PM_RCAUSE
 
	`MMIO32
(
PM_BASE
 + 0x180)

	)

91 
	#PM_WCAUSE
 
	`MMIO32
(
PM_BASE
 + 0x184)

	)

94 
	#PM_AWEN
 
	`MMIO32
(
PM_BASE
 + 0x188)

	)

97 
	#PM_PROTCTRL
 
	`MMIO32
(
PM_BASE
 + 0x18C)

	)

100 
	#PM_FASTSLEEP
 
	`MMIO32
(
PM_BASE
 + 0x194)

	)

103 
	#PM_CONFIG
 
	`MMIO32
(
PM_BASE
 + 0x3F8)

	)

106 
	#PM_VERSION
 
	`MMIO32
(
PM_BASE
 + 0x3FC)

	)

110 
	#PM_MCCTRL_MCSEL_SHIFT
 0

	)

111 
	#PM_MCCTRL_MCSEL_MASK
 3

	)

114 
	#PM_CKSEL_DIV
 (1 << 7)

	)

115 
	#PM_CKSEL_MASK
 (3)

	)

117 
	#PM_CPUMASK_OSC
 (1 << 0)

	)

119 
	#PM_HSBMASK_PDCA
 (1 << 0)

	)

120 
	#PM_HSBMASK_FLASHCALW
 (1 << 1)

	)

121 
	#PM_HSBMASK_FLASHCALW_PICO
 (1 << 2)

	)

122 
	#PM_HSBMASK_USBC
 (1 << 3)

	)

123 
	#PM_HSBMASK_CRCCU
 (1 << 4)

	)

124 
	#PM_HSBMASK_APBA
 (1 << 5)

	)

125 
	#PM_HSBMASK_APBB
 (1 << 6)

	)

126 
	#PM_HSBMASK_APBC
 (1 << 7)

	)

127 
	#PM_HSBMASK_APBD
 (1 << 8)

	)

128 
	#PM_HSBMASK_AESA
 (1 << 9)

	)

130 
	#PM_PBAMASK_IISC
 (1 << 0)

	)

131 
	#PM_PBAMASK_SPI
 (1 << 1)

	)

132 
	#PM_PBAMASK_TC0
 (1 << 2)

	)

133 
	#PM_PBAMASK_TC1
 (1 << 3)

	)

134 
	#PM_PBAMASK_TWIM0
 (1 << 4)

	)

135 
	#PM_PBAMASK_TWIS0
 (1 << 5)

	)

136 
	#PM_PBAMASK_TWIM1
 (1 << 6)

	)

137 
	#PM_PBAMASK_TWIS1
 (1 << 7)

	)

138 
	#PM_PBAMASK_USART0
 (1 << 8)

	)

139 
	#PM_PBAMASK_USART1
 (1 << 9)

	)

140 
	#PM_PBAMASK_USART2
 (1 << 10)

	)

141 
	#PM_PBAMASK_USART3
 (1 << 11)

	)

142 
	#PM_PBAMASK_ADCIFE
 (1 << 12)

	)

143 
	#PM_PBAMASK_DACC
 (1 << 13)

	)

144 
	#PM_PBAMASK_ACIFC
 (1 << 14)

	)

145 
	#PM_PBAMASK_GLOC
 (1 << 15)

	)

146 
	#PM_PBAMASK_ABDACB
 (1 << 16)

	)

147 
	#PM_PBAMASK_TRNG
 (1 << 17)

	)

148 
	#PM_PBAMASK_PARC
 (1 << 18)

	)

149 
	#PM_PBAMASK_CATB
 (1 << 19)

	)

151 
	#PM_PBAMASK_TWIM2
 (1 << 21)

	)

152 
	#PM_PBAMASK_TWIM3
 (1 << 22)

	)

153 
	#PM_PBAMASK_LCDCA
 (1 << 23)

	)

155 
	#PM_PBBMASK_FLASHCALW
 (1 << 0)

	)

156 
	#PM_PBBMASK_HRAMC1
 (1 << 1)

	)

157 
	#PM_PBBMASK_HMATRIX
 (1 << 2)

	)

158 
	#PM_PBBMASK_PDCA
 (1 << 3)

	)

159 
	#PM_PBBMASK_CRCCU
 (1 << 4)

	)

160 
	#PM_PBBMASK_USBC
 (1 << 5)

	)

161 
	#PM_PBBMASK_PEVC
 (1 << 6)

	)

163 
	#PM_PBCMASK_PM
 (1 << 0)

	)

164 
	#PM_PBCMASK_CHIPID
 (1 << 1)

	)

165 
	#PM_PBCMASK_SCIF
 (1 << 2)

	)

166 
	#PM_PBCMASK_FREQM
 (1 << 3)

	)

167 
	#PM_PBCMASK_GPIO
 (1 << 4)

	)

169 
	#PM_PBDMASK_BPM
 (1 << 0)

	)

170 
	#PM_PBDMASK_BSCIF
 (1 << 1)

	)

171 
	#PM_PBDMASK_AST
 (1 << 2)

	)

172 
	#PM_PBDMASK_WDT
 (1 << 3)

	)

173 
	#PM_PBDMASK_EIC
 (1 << 4)

	)

174 
	#PM_PBDMASK_PICOUART
 (1 << 5)

	)

176 
	#PM_PBADIVMASK_TC2
 (1 << 0)

	)

177 
	#PM_PBADIVMASK_USART0
 (1 << 2)

	)

178 
	#PM_PBADIVMASK_USART1
 (1 << 2)

	)

179 
	#PM_PBADIVMASK_USART2
 (1 << 2)

	)

180 
	#PM_PBADIVMASK_USART3
 (1 << 2)

	)

181 
	#PM_PBADIVMASK_TC3
 (1 << 2)

	)

182 
	#PM_PBADIVMASK_TC4
 (1 << 4)

	)

183 
	#PM_PBADIVMASK_TC5
 (1 << 6)

	)

185 
	#PM_SR_CFD
 (1 << 0)

	)

186 
	#PM_SR_CKRDY
 (1 << 5)

	)

187 
	#PM_SR_WAKE
 (1 << 8)

	)

189 
	emck_§c
 {

190 
	mMCK_SRC_RCSYS
 = 0,

191 
	mMCK_SRC_OSC0
,

192 
	mMCK_SRC_PLL
,

193 
	mMCK_SRC_DFLL
,

194 
	mMCK_SRC_RC80M
,

195 
	mMCK_SRC_RCFAST
,

196 
	mMCK_SRC_RC1M
,

199 
	epm_ck£l
 {

200 
	mPM_CKSEL_CPU
 = 0,

201 
	mPM_CKSEL_PBA
 = 2,

202 
	mPM_CKSEL_PBB
,

203 
	mPM_CKSEL_PBC
,

204 
	mPM_CKSEL_PBD
,

212 
	epm_≥rùhîÆ
 {

213 
	mPM_PERIPHERAL_OCD
 = 0,

214 
	mPM_PERIPHERAL_PDCA
 = 32,

215 
	mPM_PERIPHERAL_FLASHCALW
,

216 
	mPM_PERIPHERAL_FLASHCALW_PICORAM
,

217 
	mPM_PERIPHERAL_USBC
,

218 
	mPM_PERIPHERAL_CRCCU
,

219 
	mPM_PERIPHERAL_APBA_BRIDGE
,

220 
	mPM_PERIPHERAL_APBB_BRIDGE
,

221 
	mPM_PERIPHERAL_APBC_BRIDGE
,

222 
	mPM_PERIPHERAL_APBD_BRIDGE
,

223 
	mPM_PERIPHERAL_AESA
,

224 
	mPM_PERIPHERAL_IISC
 = 64,

225 
	mPM_PERIPHERAL_SPI
,

226 
	mPM_PERIPHERAL_TC0
,

227 
	mPM_PERIPHERAL_TC1
,

228 
	mPM_PERIPHERAL_TWIM0
,

229 
	mPM_PERIPHERAL_TWIS0
,

230 
	mPM_PERIPHERAL_TWIM1
,

231 
	mPM_PERIPHERAL_TWIS1
,

232 
	mPM_PERIPHERAL_USART0
,

233 
	mPM_PERIPHERAL_USART1
,

234 
	mPM_PERIPHERAL_USART2
,

235 
	mPM_PERIPHERAL_USART3
,

236 
	mPM_PERIPHERAL_ADCIFE
,

237 
	mPM_PERIPHERAL_DACC
,

238 
	mPM_PERIPHERAL_ACIFC
,

239 
	mPM_PERIPHERAL_GLOC
,

240 
	mPM_PERIPHERAL_ABDACB
,

241 
	mPM_PERIPHERAL_TRNG
,

242 
	mPM_PERIPHERAL_PARC
,

243 
	mPM_PERIPHERAL_CATB
,

244 
	mPM_PERIPHERAL_RESERVED1
,

245 
	mPM_PERIPHERAL_TWIM2
,

246 
	mPM_PERIPHERAL_TWIM3
,

247 
	mPM_PERIPHERAL_LCDCA
,

248 
	mPM_PERIPHERAL_FLASHCALW_ALT
 = 96,

249 
	mPM_PERIPHERAL_HRAMC1
,

250 
	mPM_PERIPHERAL_HMATRIX
,

251 
	mPM_PERIPHERAL_PDCA_ALT
,

252 
	mPM_PERIPHERAL_CRCCU_ALT
,

253 
	mPM_PERIPHERAL_USBC_ALT
,

254 
	mPM_PERIPHERAL_PEVC
,

255 
	mPM_PERIPHERAL_PM
 = 128,

256 
	mPM_PERIPHERAL_CHIPID
,

257 
	mPM_PERIPHERAL_SCIF
,

258 
	mPM_PERIPHERAL_FREQM
,

259 
	mPM_PERIPHERAL_GPIO
,

260 
	mPM_PERIPHERAL_BPM
 = 160,

261 
	mPM_PERIPHERAL_BSCIF
,

262 
	mPM_PERIPHERAL_AST
,

263 
	mPM_PERIPHERAL_WDT
,

264 
	mPM_PERIPHERAL_EIC
,

265 
	mPM_PERIPHERAL_PICOUART
,

268 
BEGIN_DECLS


270 
pm_£À˘_maö_˛ock
(
mck_§c
 
sour˚_˛ock
);

271 
pm_íabÀ_˛ock_div
(
pm_ck£l
 
£l_èrgë
, 
uöt8_t
 
div
);

272 
pm_£t_divmask_˛ock
(
uöt8_t
 
mask
);

273 
pm_íabÀ_≥rùhîÆ_˛ock
(
pm_≥rùhîÆ
 
≥rùh
);

274 
pm_dißbÀ_≥rùhîÆ_˛ock
(
pm_≥rùhîÆ
 
≥rùh
);

276 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/sam/4l/scif.h

18 #i‚de‡
LIBOPENCM3_SCIF_H


19 
	#LIBOPENCM3_SCIF_H


	)

21 
	~<lib›ícm3/cm3/comm⁄.h
>

22 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

27 
	#SCIF_IER
 
	`MMIO32
(
SCIF_BASE
)

	)

30 
	#SCIF_IDR
 
	`MMIO32
(
SCIF_BASE
 + 0x0004)

	)

33 
	#SCIF_IMR
 
	`MMIO32
(
SCIF_BASE
 + 0x0008)

	)

36 
	#SCIF_ISR
 
	`MMIO32
(
SCIF_BASE
 + 0x000C)

	)

39 
	#SCIF_ICR
 
	`MMIO32
(
SCIF_BASE
 + 0x0010)

	)

42 
	#SCIF_PCLKSR
 
	`MMIO32
(
SCIF_BASE
 + 0x0014)

	)

45 
	#SCIF_UNLOCK
 
	`MMIO32
(
SCIF_BASE
 + 0x0018)

	)

46 
	#SCIF_UNLOCK_KEY
 (0xØ << 24)

	)

49 
	#SCIF_CSCR
 
	`MMIO32
(
SCIF_BASE
 + 0x001C)

	)

52 
	#SCIF_OSCCTRL0
 
	`MMIO32
(
SCIF_BASE
 + 0x0020)

	)

53 
	#SCIF_OSCCTRL0_KEY
 (
SCIF_UNLOCK_KEY
 | 0x0020)

	)

56 
	#SCIF_PLL0
 
	`MMIO32
(
SCIF_BASE
 + 0x0024)

	)

57 
	#SCIF_PLL0_KEY
 (
SCIF_UNLOCK_KEY
 | 0x0024)

	)

60 
	#SCIF_DFLL0CONF
 
	`MMIO32
(
SCIF_BASE
 + 0x0028)

	)

63 
	#SCIF_DFLL0VAL
 
	`MMIO32
(
SCIF_BASE
 + 0x002C)

	)

66 
	#SCIF_DFLL0MUL
 
	`MMIO32
(
SCIF_BASE
 + 0x0030)

	)

69 
	#SCIF_DFLL0STEP
 
	`MMIO32
(
SCIF_BASE
 + 0x0034)

	)

72 
	#SCIF_DFLL0SSG
 
	`MMIO32
(
SCIF_BASE
 + 0x0038)

	)

75 
	#SCIF_DFLL0RATIO
 
	`MMIO32
(
SCIF_BASE
 + 0x003C)

	)

78 
	#SCIF_DFLL0SYNC
 
	`MMIO32
(
SCIF_BASE
 + 0x0040)

	)

81 
	#SCIF_RCCR
 
	`MMIO32
(
SCIF_BASE
 + 0x0044)

	)

84 
	#SCIF_RCFASTCFG
 
	`MMIO32
(
SCIF_BASE
 + 0x0048)

	)

87 
	#SCIF_RCFASTSR
 
	`MMIO32
(
SCIF_BASE
 + 0x004C)

	)

90 
	#SCIF_RC80MCR
 
	`MMIO32
(
SCIF_BASE
 + 0x0050)

	)

93 
	#SCIF_HPPCR
 
	`MMIO32
(
SCIF_BASE
 + 0x0064)

	)

96 
	#SCIF_FPCR
 
	`MMIO32
(
SCIF_BASE
 + 0x0068)

	)

99 
	#SCIF_FPMUL
 
	`MMIO32
(
SCIF_BASE
 + 0x006C)

	)

102 
	#SCIF_FPDIV
 
	`MMIO32
(
SCIF_BASE
 + 0x006C)

	)

105 
	#SCIF_GCCTRL0
 
	`MMIO32
(
SCIF_BASE
 + 0x0074)

	)

108 
	#SCIF_GCCTRL1
 
	`MMIO32
(
SCIF_BASE
 + 0x0078)

	)

111 
	#SCIF_GCCTRL2
 
	`MMIO32
(
SCIF_BASE
 + 0x007C)

	)

114 
	#SCIF_GCCTRL3
 
	`MMIO32
(
SCIF_BASE
 + 0x0080)

	)

117 
	#SCIF_GCCTRL4
 
	`MMIO32
(
SCIF_BASE
 + 0x0084)

	)

120 
	#SCIF_GCCTRL5
 
	`MMIO32
(
SCIF_BASE
 + 0x0088)

	)

123 
	#SCIF_GCCTRL6
 
	`MMIO32
(
SCIF_BASE
 + 0x008C)

	)

126 
	#SCIF_GCCTRL7
 
	`MMIO32
(
SCIF_BASE
 + 0x0090)

	)

129 
	#SCIF_GCCTRL8
 
	`MMIO32
(
SCIF_BASE
 + 0x0094)

	)

132 
	#SCIF_GCCTRL9
 
	`MMIO32
(
SCIF_BASE
 + 0x0098)

	)

135 
	#SCIF_GCCTRL10
 
	`MMIO32
(
SCIF_BASE
 + 0x009C)

	)

138 
	#SCIF_GCCTRL11
 
	`MMIO32
(
SCIF_BASE
 + 0x00A0)

	)

140 
	#SCIF_GCTRL
(
N
Ë
	`MMIO32
(
SCIF_BASE
 + 0x0074 + 0x0004 * (N))

	)

141 
	#SCIF_GCLK_MAX_NUM
 11

	)

144 
	#SCIF_RCFASTVERSION
 
	`MMIO32
(
SCIF_BASE
 + 0x03D8)

	)

147 
	#SCIF_GCLKPRESCVERSION
 
	`MMIO32
(
SCIF_BASE
 + 0x03DC)

	)

150 
	#SCIF_PLLIFAVERSION
 
	`MMIO32
(
SCIF_BASE
 + 0x03E0)

	)

153 
	#SCIF_OSCIFAVERSION
 
	`MMIO32
(
SCIF_BASE
 + 0x03E4)

	)

156 
	#SCIF_DFLLIFBVERSION
 
	`MMIO32
(
SCIF_BASE
 + 0x03E8)

	)

159 
	#SCIF_RCOSCIFAVERSION
 
	`MMIO32
(
SCIF_BASE
 + 0x03EC)

	)

162 
	#SCIF_RC80MVERSION
 
	`MMIO32
(
SCIF_BASE
 + 0x03F4)

	)

165 
	#SCIF_GCLKVERSION
 
	`MMIO32
(
SCIF_BASE
 + 0x03F8)

	)

168 
	#SCIF_VERSION
 
	`MMIO32
(
SCIF_BASE
 + 0x03FC)

	)

175 
	#SCIF_OSC0RDY
 (1 << 0)

	)

176 
	#SCIF_DFLL0LOCKC
 (1 << 1)

	)

177 
	#SCIF_DFLL0LOCKF
 (1 << 2)

	)

178 
	#SCIF_DFLL0RDY
 (1 << 3)

	)

179 
	#SCIF_DFLL0RCS
 (1 << 4)

	)

180 
	#SCIF_PLL0LOCK
 (1 << 6)

	)

181 
	#SCIF_PLL0LOCKLOST
 (1 << 7)

	)

182 
	#SCIF_RCFASTLOCK
 (1 << 13)

	)

183 
	#SCIF_RCFASTLOCKLOST
 (1 << 14)

	)

185 
	#SCIF_OSCCTRL_MODE
 (1 << 0)

	)

186 
	#SCIF_OSCCTRL_GAIN_SHIFT
 1

	)

187 
	#SCIF_OSCCTRL_GAIN_MASK
 (3 << 
SCIF_OSCCTRL_GAIN_SHIFT
)

	)

188 
	#SCIF_OSCCTRL_AGC
 (1 << 3)

	)

189 
	#SCIF_OSCCTRL_STARTUP_SHIFT
 8

	)

190 
	#SCIF_OSCCTRL_STARTUP_MASK
 (0x‡<< 
SCIF_OSCCTRL_STARTUP_SHIFT
)

	)

191 
	#SCIF_OSCCTRL_OSCEN
 (1 << 16)

	)

193 
	#_MASKED_VALUE
(
V
, 
S
, 
M
Ë(((VË<< (S)Ë& (M))

	)

195 
	#SCIF_PLL0_PLLEN
 (1 << 0)

	)

196 
	#SCIF_PLL0_PLLOSC_SHIFT
 1

	)

197 
	#SCIF_PLL0_PLLOSC_MASK
 (3 << 
SCIF_PLL0_PLLOSC_SHIFT
)

	)

198 
	#SCIF_PLL0_PLLOSC_MASKED
(
V
Ë
	`_MASKED_VALUE
((V), 
SCIF_PLL0_PLLOSC_SHIFT
, 
SCIF_PLL0_PLLOSC_MASK
)

	)

200 
	#SCIF_PLL0_PLLOPT_SHIFT
 3

	)

201 
	#SCIF_PLL0_PLLOPT_MASK
 (7 << 
SCIF_PLL0_PLLOPT_SHIFT
)

	)

202 
	#SCIF_PLL0_PLLOPT_MASKED
(
V
Ë
	`_MASKED_VALUE
((V), 
SCIF_PLL0_PLLOPT_SHIFT
, 
SCIF_PLL0_PLLOPT_MASK
)

	)

204 
	#SCIF_PLL0_PLLDIV_SHIFT
 8

	)

205 
	#SCIF_PLL0_PLLDIV_MASK
 (0x‡<< 
SCIF_PLL0_PLLDIV_SHIFT
)

	)

206 
	#SCIF_PLL0_PLLDIV_MASKED
(
V
Ë
	`_MASKED_VALUE
((V), 
SCIF_PLL0_PLLDIV_SHIFT
, 
SCIF_PLL0_PLLDIV_MASK
)

	)

208 
	#SCIF_PLL0_PLLMUL_SHIFT
 16

	)

209 
	#SCIF_PLL0_PLLMUL_MASK
 (0x‡<< 
SCIF_PLL0_PLLMUL_SHIFT
)

	)

210 
	#SCIF_PLL0_PLLMUL_MASKED
(
V
Ë
	`_MASKED_VALUE
((V), 
SCIF_PLL0_PLLMUL_SHIFT
, 
SCIF_PLL0_PLLMUL_MASK
)

	)

212 
	#SCIF_PLL0_PLLCOUNT_SHIFT
 24

	)

213 
	#SCIF_PLL0_PLLCOUNT_MASK
 (0x3‡<< 
SCIF_PLL0_PLLCOUNT_SHIFT
)

	)

214 
	#SCIF_PLL0_PLLCOUNT_MASKED
(
V
Ë
	`_MASKED_VALUE
((V), 
SCIF_PLL0_PLLCOUNT_SHIFT
, 
SCIF_PLL0_PLLCOUNT_MASK
)

	)

217 
	#SCIF_GCCTRL_CEN
 (1 << 0)

	)

218 
	#SCIF_GCCTRL_DIVEN
 (1 << 1)

	)

219 
	#SCIF_GCCTRL_OSCSEL_SHIFT
 8

	)

220 
	#SCIF_GCCTRL_OSCSEL_MASK
 (0x1‡<< 
SCIF_GCCTRL_OSCSEL_SHIFT
)

	)

221 
	#SCIF_GCCTRL_OSCSEL_MASKED
(
V
Ë
	`_MASKED_VALUE
(V, 
SCIF_GCCTRL_OSCSEL_SHIFT
, 
SCIF_GCCTRL_OSCSEL_MASK
)

	)

222 
	#SCIF_GCCTRL_DIV_SHIFT
 16

	)

223 
	#SCIF_GCCTRL_DIV_MASK
 (0xfff‡<< 
SCIF_GCCTRL_DIV_SHIFT
)

	)

224 
	#SCIF_GCCTRL_DIV_MASKED
(
V
Ë
	`_MASKED_VALUE
(V, 
SCIF_GCCTRL_DIV_SHIFT
, 
SCIF_GCCTRL_DIV_MASK
)

	)

227 
	eosc_mode
 {

228 
	mOSC_MODE_XIN
 = 0,

229 
	mOSC_MODE_XIN_XOUT
,

232 
	eosc_°¨tup
 {

233 
	mOSC_STARTUP_0
 = 0,

234 
	mOSC_STARTUP_4
 = 8,

235 
	mOSC_STARTUP_8
 = 9,

236 
	mOSC_STARTUP_16
 = 10,

237 
	mOSC_STARTUP_32
 = 11,

238 
	mOSC_STARTUP_64
 = 1,

239 
	mOSC_STARTUP_128
 = 2,

240 
	mOSC_STARTUP_256
 = 12,

241 
	mOSC_STARTUP_512
 = 13,

242 
	mOSC_STARTUP_1K
 = 14,

243 
	mOSC_STARTUP_2K
 = 3,

244 
	mOSC_STARTUP_4K
 = 4,

245 
	mOSC_STARTUP_8K
 = 5,

246 
	mOSC_STARTUP_16K
 = 6,

247 
	mOSC_STARTUP_32K
 = 7,

250 
	e∂l_˛k_§c
 {

251 
	mPLL_CLK_SRC_OSC0
 = 0,

252 
	mPLL_CLK_SRC_GCLK9
,

278 
	eg˛k_§c
 {

279 
	mGCLK_SRC_RCSYS
,

280 
	mGCLK_SRC_OSC32K
,

281 
	mGCLK_SRC_DFLL0
,

282 
	mGCLK_SRC_OSC0
,

283 
	mGCLK_SRC_RC80M
,

284 
	mGCLK_SRC_RCFAST
,

285 
	mGCLK_SRC_RC1M
,

286 
	mGCLK_SRC_CLK_CPU
,

287 
	mGCLK_SRC_CLK_HSB
,

288 
	mGCLK_SRC_CLK_PBA
,

289 
	mGCLK_SRC_CLK_PBB
,

290 
	mGCLK_SRC_CLK_PBC
,

291 
	mGCLK_SRC_CLK_PBD
,

292 
	mGCLK_SRC_RC32K
,

293 
	mGCLK_SRC_RESERVED_
,

294 
	mGCLK_SRC_CLK_1K
,

295 
	mGCLK_SRC_PLL0
,

296 
	mGCLK_SRC_HRP
,

297 
	mGCLK_SRC_FP
,

298 
	mGCLK_SRC_GCLK_IN0
,

299 
	mGCLK_SRC_GCLK_IN1
,

300 
	mGCLK_SRC_GCLK11
,

303 
	egíîic_˛ock
 {

304 
	mGENERIC_CLOCK0
,

305 
	mGENERIC_CLOCK1
,

306 
	mGENERIC_CLOCK2
,

307 
	mGENERIC_CLOCK3
,

308 
	mGENERIC_CLOCK4
,

309 
	mGENERIC_CLOCK5
,

310 
	mGENERIC_CLOCK6
,

311 
	mGENERIC_CLOCK7
,

312 
	mGENERIC_CLOCK8
,

313 
	mGENERIC_CLOCK9
,

314 
	mGENERIC_CLOCK10
,

315 
	mGENERIC_CLOCK_ADCIFE
 = 
GENERIC_CLOCK10
,

316 
	mGENERIC_CLOCK11
,

319 
BEGIN_DECLS


321 
scif_osc_íabÀ
(
osc_mode
 
mode
, 
uöt32_t
 
‰eq
, 
osc_°¨tup
 
°¨tup
);

322 
scif_íabÀ_∂l
(
uöt8_t
 
dñay
, uöt8_à
mul
, uöt8_à
div
, uöt8_à
∂l_›t
, 
∂l_˛k_§c
 
sour˚_˛ock
);

323 
scif_íabÀ_g˛k
(
gíîic_˛ock
 
g˛k
, 
g˛k_§c
 
sour˚_˛ock
, 
uöt16_t
 
div
);

325 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/sam/adcife.h

18 #i‚de‡
SAM_ADCIFE_H


19 
	#SAM_ADCIFE_H


	)

21 #i‡
deföed
(
SAM4L
)

22 
	~<lib›ícm3/ßm/4l/adci„.h
>

	@lib/libopencm3/include/libopencm3/sam/common/gpio_common_3a3u3x.h

25 #i‡
deföed
(
LIBOPENCM3_GPIO_H
)

27 #i‚de‡
LIBOPENCM3_GPIO_COMMON_3A3U3X_H


28 
	#LIBOPENCM3_GPIO_COMMON_3A3U3X_H


	)

30 
	~<lib›ícm3/ßm/comm⁄/gpio_comm⁄_Æl.h
>

35 
	egpio_Êags
 {

36 
	mGPIO_FLAG_GPINPUT
 = 0,

37 
	mGPIO_FLAG_GPOUTPUT
 = 1,

38 
	mGPIO_FLAG_PERIPHA
 = 2,

39 
	mGPIO_FLAG_PERIPHB
 = 3,

40 
	mGPIO_FLAG_OPEN_DRAIN
 = (1 << 3),

41 
	mGPIO_FLAG_PULL_UP
 = (1 << 4),

45 
gpio_öô
(
uöt32_t
 
gpi›‹t
, uöt32_à
pös
, 
gpio_Êags
 
Êags
);

	@lib/libopencm3/include/libopencm3/sam/common/gpio_common_3n3s.h

25 #i‡
deföed
(
LIBOPENCM3_GPIO_H
)

27 #i‚de‡
LIBOPENCM3_GPIO_COMMON_3N3S_H


28 
	#LIBOPENCM3_GPIO_COMMON_3N3S_H


	)

30 
	~<lib›ícm3/ßm/comm⁄/gpio_comm⁄_Æl.h
>

35 
	egpio_Êags
 {

36 
	mGPIO_FLAG_GPINPUT
 = 0,

37 
	mGPIO_FLAG_GPOUTPUT
 = 1,

38 
	mGPIO_FLAG_PERIPHA
 = 2,

39 
	mGPIO_FLAG_PERIPHB
 = 3,

40 
	mGPIO_FLAG_PERIPHC
 = 4,

41 
	mGPIO_FLAG_PERIPHD
 = 5,

42 
	mGPIO_FLAG_OPEN_DRAIN
 = (1 << 3),

43 
	mGPIO_FLAG_PULL_UP
 = (1 << 4),

47 
gpio_öô
(
uöt32_t
 
gpi›‹t
, uöt32_à
pös
, 
gpio_Êags
 
Êags
);

	@lib/libopencm3/include/libopencm3/sam/common/gpio_common_all.h

25 #i‡
deföed
(
LIBOPENCM3_GPIO_H
)

27 #i‚de‡
LIBOPENCM3_GPIO_COMMON_ALL_H


28 
	#LIBOPENCM3_GPIO_COMMON_ALL_H


	)

30 
	~<lib›ícm3/cm3/comm⁄.h
>

32 
BEGIN_DECLS


34 
gpio_£t
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
);

35 
gpio_˛ór
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
);

36 
gpio_toggÀ
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
);

38 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/sam/common/periph_common_3a3x.h

20 #i‚de‡
LIBOPENCM3_PERIPH_H


21 
	#LIBOPENCM3_PERIPH_H


	)

24 
	#PERIPH_SUPC
 0

	)

25 
	#PERIPH_RSTC
 1

	)

26 
	#PERIPH_RTC
 2

	)

27 
	#PERIPH_RTT
 3

	)

28 
	#PERIPH_WDG
 4

	)

29 
	#PERIPH_PMC
 5

	)

30 
	#PERIPH_EEFC0
 6

	)

31 
	#PERIPH_EEFC1
 7

	)

32 
	#PERIPH_UART
 8

	)

33 
	#PERIPH_SMC_SDRAMC
 9

	)

34 
	#PERIPH_SDRAMC
 10

	)

35 
	#PERIPH_PIOA
 11

	)

36 
	#PERIPH_PIOB
 12

	)

37 
	#PERIPH_PIOC
 13

	)

38 
	#PERIPH_PIOD
 14

	)

39 
	#PERIPH_PIOE
 15

	)

40 
	#PERIPH_PIOF
 16

	)

41 
	#PERIPH_USART0
 17

	)

42 
	#PERIPH_USART1
 18

	)

43 
	#PERIPH_USART2
 19

	)

44 
	#PERIPH_USART3
 20

	)

45 
	#PERIPH_HSMCI
 21

	)

46 
	#PERIPH_TWI0
 22

	)

47 
	#PERIPH_TWI1
 23

	)

48 
	#PERIPH_SPI0
 24

	)

49 
	#PERIPH_SPI1
 25

	)

50 
	#PERIPH_SSC
 26

	)

51 
	#PERIPH_TC0
 27

	)

52 
	#PERIPH_TC1
 28

	)

53 
	#PERIPH_TC2
 29

	)

54 
	#PERIPH_TC3
 30

	)

55 
	#PERIPH_TC4
 31

	)

56 
	#PERIPH_TC5
 32

	)

57 
	#PERIPH_TC6
 33

	)

58 
	#PERIPH_TC7
 34

	)

59 
	#PERIPH_TC8
 35

	)

60 
	#PERIPH_PWM
 36

	)

61 
	#PERIPH_ADC
 37

	)

62 
	#PERIPH_DACC
 38

	)

63 
	#PERIPH_DMAC
 39

	)

64 
	#PERIPH_UOTGHS
 40

	)

65 
	#PERIPH_TRNG
 41

	)

66 
	#PERIPH_EMAC
 42

	)

67 
	#PERIPH_CAN0
 43

	)

68 
	#PERIPH_CAN1
 44

	)

	@lib/libopencm3/include/libopencm3/sam/common/pio_common_3a3u3x.h

24 #i‡
deföed
(
LIBOPENCM3_PIO_H
)

26 #i‚de‡
LIBOPENCM3_PIO_COMMON_3A3U3X_H


27 
	#LIBOPENCM3_PIO_COMMON_3A3U3X_H


	)

29 
	~<lib›ícm3/ßm/comm⁄/pio_comm⁄_Æl.h
>

34 
	#PIO_ABSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0070)

	)

37 
	#PIO_SCIFSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0080)

	)

40 
	#PIO_DIFSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0084)

	)

43 
	#PIO_IFDGSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0088)

	)

	@lib/libopencm3/include/libopencm3/sam/common/pio_common_3n3s.h

24 #i‡
deföed
(
LIBOPENCM3_PIO_H
)

26 #i‚de‡
LIBOPENCM3_PIO_COMMON_3N3S_H


27 
	#LIBOPENCM3_PIO_COMMON_3N3S_H


	)

29 
	~<lib›ícm3/ßm/comm⁄/pio_comm⁄_Æl.h
>

34 
	#PIO_ABCDSR1
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0070)

	)

37 
	#PIO_ABCDSR2
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0074)

	)

40 
	#PIO_IFSCDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0080)

	)

43 
	#PIO_IFSCER
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0084)

	)

46 
	#PIO_IFSCSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0088)

	)

49 
	#PIO_PPDDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0090)

	)

52 
	#PIO_PPDER
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0094)

	)

55 
	#PIO_PPDSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0098)

	)

58 
	#PIO_SCHMITT
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0100)

	)

	@lib/libopencm3/include/libopencm3/sam/common/pio_common_all.h

25 #i‡
deföed
(
LIBOPENCM3_PIO_H
)

27 #i‚de‡
LIBOPENCM3_PIO_COMMON_ALL_H


28 
	#LIBOPENCM3_PIO_COMMON_ALL_H


	)

30 
	~<lib›ícm3/cm3/comm⁄.h
>

35 
	#PIOA
 
PIOA_BASE


	)

36 
	#PIOB
 
PIOB_BASE


	)

37 
	#PIOC
 
PIOC_BASE


	)

38 
	#PIOD
 
PIOD_BASE


	)

39 
	#PIOE
 
PIOE_BASE


	)

40 
	#PIOF
 
PIOF_BASE


	)

41 
	#PIOG
 
PIOG_BASE


	)

42 
	#PIOH
 
PIOH_BASE


	)

47 
	#PIO_PER
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0000)

	)

50 
	#PIO_PDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0004)

	)

53 
	#PIO_PSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0008)

	)

56 
	#PIO_OER
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0010)

	)

59 
	#PIO_ODR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0014)

	)

62 
	#PIO_OSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0018)

	)

65 
	#PIO_IFER
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0020)

	)

68 
	#PIO_IFDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0024)

	)

71 
	#PIO_IFSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0028)

	)

74 
	#PIO_SODR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0030)

	)

77 
	#PIO_CODR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0034)

	)

80 
	#PIO_ODSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0038)

	)

83 
	#PIO_PDSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x003C)

	)

86 
	#PIO_IER
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0040)

	)

89 
	#PIO_IDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0044)

	)

92 
	#PIO_IMR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0048)

	)

95 
	#PIO_ISR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x004C)

	)

98 
	#PIO_MDER
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0050)

	)

101 
	#PIO_MDDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0054)

	)

104 
	#PIO_MDSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0058)

	)

107 
	#PIO_PUDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0060)

	)

110 
	#PIO_PUER
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0064)

	)

113 
	#PIO_PUSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0068)

	)

116 
	#PIO_SCDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x008C)

	)

119 
	#PIO_OWER
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00A0)

	)

122 
	#PIO_OWDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00A4)

	)

125 
	#PIO_OWSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00A8)

	)

128 
	#PIO_AIMER
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00B0)

	)

131 
	#PIO_AIMDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00B4)

	)

134 
	#PIO_AIMMR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00B8)

	)

137 
	#PIO_ESR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00C0)

	)

140 
	#PIO_LSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00C4)

	)

143 
	#PIO_ELSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00C8)

	)

146 
	#PIO_FELLSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00D0)

	)

149 
	#PIO_REHLSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00D4)

	)

152 
	#PIO_FRLHSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00D8)

	)

155 
	#PIO_LOCKSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00E0)

	)

158 
	#PIO_WPMR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00E4)

	)

161 
	#PIO_WPSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00E8)

	)

	@lib/libopencm3/include/libopencm3/sam/common/pmc_common_3a3s3x.h

21 #i‡
deföed
(
LIBOPENCM3_PMC_H
)

23 #i‚de‡
LIBOPENCM3_PMC_COMMON_3A3S3X_H


24 
	#LIBOPENCM3_PMC_COMMON_3A3S3X_H


	)

30 
	#PMC_PCER0
 
	`MMIO32
(
PMC_BASE
 + 0x0010)

	)

33 
	#PMC_PCDR0
 
	`MMIO32
(
PMC_BASE
 + 0x0014)

	)

36 
	#PMC_PCSR0
 
	`MMIO32
(
PMC_BASE
 + 0x0018)

	)

39 
	#PMC_USB
 
	`MMIO32
(
PMC_BASE
 + 0x0038)

	)

42 
	#PMC_PCER1
 
	`MMIO32
(
PMC_BASE
 + 0x0100)

	)

45 
	#PMC_PCDR1
 
	`MMIO32
(
PMC_BASE
 + 0x0104)

	)

48 
	#PMC_PCSR1
 
	`MMIO32
(
PMC_BASE
 + 0x0108)

	)

57 
	#PMC_USB_USBDIV_SHIFT
 8

	)

58 
	#PMC_USB_USBDIV_MASK
 (0x0F << 
PMC_USB_USBDIV_SHIFT
)

	)

61 
	#PMC_USB_USBS
 (0x01 << 0)

	)

	@lib/libopencm3/include/libopencm3/sam/common/pmc_common_3a3u3x.h

21 #i‡
deföed
(
LIBOPENCM3_PMC_H
)

23 #i‚de‡
LIBOPENCM3_PMC_COMMON_3A3U3X_H


24 
	#LIBOPENCM3_PMC_COMMON_3A3U3X_H


	)

30 
	#CKGR_UCKR
 
	`MMIO32
(
PMC_BASE
 + 0x001C)

	)

39 
	#CKGR_UCKR_UPLLCOUNT_SHIFT
 20

	)

40 
	#CKGR_UCKR_UPLLCOUNT_MASK
 (0x0F << 
CKGR_UCKR_UPLLCOUNT_SHIFT
)

	)

43 
	#CKGR_UCKR_UPLLEN
 (0x01 << 16)

	)

48 
	#PMC_MCKR_UPLLDIV2
 (0x01 << 13)

	)

51 
	#PMC_MCKR_CSS_UPLL_CLK
 (3 << 
PMC_MCKR_CSS_SHIFT
)

	)

57 
	#PMC_PCK0_CSS_UPLL_CLK
 (3 << 
PMC_PCK0_CSS_SHIFT
)

	)

63 
	#PMC_PCK1_CSS_UPLL_CLK
 (3 << 
PMC_PCK1_CSS_SHIFT
)

	)

69 
	#PMC_PCK2_CSS_UPLL_CLK
 (3 << 
PMC_PCK2_CSS_SHIFT
)

	)

75 
	#PMC_IER_LOCKU
 (0x01 << 6)

	)

81 
	#PMC_IDR_LOCKU
 (0x01 << 6)

	)

87 
	#PMC_SR_LOCKU
 (0x01 << 6)

	)

93 
	#PMC_IMR_LOCKU
 (0x01 << 6)

	)

	@lib/libopencm3/include/libopencm3/sam/common/pmc_common_3n3u.h

20 #i‡
deföed
(
LIBOPENCM3_PMC_H
)

22 #i‚de‡
LIBOPENCM3_PMC_COMMON_3N3U_H


23 
	#LIBOPENCM3_PMC_COMMON_3N3U_H


	)

26 
	#PMC_PCER
 
	`MMIO32
(
PMC_BASE
 + 0x0010)

	)

29 
	#PMC_PCDR
 
	`MMIO32
(
PMC_BASE
 + 0x0014)

	)

32 
	#PMC_PCSR
 
	`MMIO32
(
PMC_BASE
 + 0x0018)

	)

	@lib/libopencm3/include/libopencm3/sam/common/pmc_common_all.h

21 #i‡
deföed
(
LIBOPENCM3_PMC_H
)

23 #i‚de‡
LIBOPENCM3_PMC_COMMON_ALL_H


24 
	#LIBOPENCM3_PMC_COMMON_ALL_H


	)

26 
	~<lib›ícm3/cm3/comm⁄.h
>

31 
	#PMC_SCER
 
	`MMIO32
(
PMC_BASE
 + 0x0000)

	)

34 
	#PMC_SCDR
 
	`MMIO32
(
PMC_BASE
 + 0x0004)

	)

37 
	#PMC_SCSR
 
	`MMIO32
(
PMC_BASE
 + 0x0008)

	)

40 
	#CKGR_MOR
 
	`MMIO32
(
PMC_BASE
 + 0x0020)

	)

43 
	#CKGR_MCFR
 
	`MMIO32
(
PMC_BASE
 + 0x0024)

	)

46 
	#CKGR_PLLAR
 
	`MMIO32
(
PMC_BASE
 + 0x0028)

	)

49 
	#PMC_MCKR
 
	`MMIO32
(
PMC_BASE
 + 0x0030)

	)

52 
	#PMC_PCK0
 
	`MMIO32
(
PMC_BASE
 + 0x0040)

	)

55 
	#PMC_PCK1
 
	`MMIO32
(
PMC_BASE
 + 0x0044)

	)

58 
	#PMC_PCK2
 
	`MMIO32
(
PMC_BASE
 + 0x0048)

	)

61 
	#PMC_IER
 
	`MMIO32
(
PMC_BASE
 + 0x0060)

	)

64 
	#PMC_IDR
 
	`MMIO32
(
PMC_BASE
 + 0x0064)

	)

67 
	#PMC_SR
 
	`MMIO32
(
PMC_BASE
 + 0x0068)

	)

70 
	#PMC_IMR
 
	`MMIO32
(
PMC_BASE
 + 0x006C)

	)

73 
	#PMC_FSMR
 
	`MMIO32
(
PMC_BASE
 + 0x0070)

	)

76 
	#PMC_FSPR
 
	`MMIO32
(
PMC_BASE
 + 0x0074)

	)

79 
	#PMC_FOCR
 
	`MMIO32
(
PMC_BASE
 + 0x0078)

	)

82 
	#PMC_WPMR
 
	`MMIO32
(
PMC_BASE
 + 0x00E4)

	)

85 
	#PMC_WPSR
 
	`MMIO32
(
PMC_BASE
 + 0x00E8)

	)

94 
	#PMC_SCER_PCK0
 (0x01 << 8)

	)

95 
	#PMC_SCER_PCK1
 (0x01 << 9)

	)

96 
	#PMC_SCER_PCK2
 (0x01 << 10)

	)

102 
	#PMC_SCDR_PCK0
 (0x01 << 8)

	)

103 
	#PMC_SCDR_PCK1
 (0x01 << 9)

	)

104 
	#PMC_SCDR_PCK2
 (0x01 << 10)

	)

110 
	#PMC_SCSR_PCK0
 (0x01 << 8)

	)

111 
	#PMC_SCSR_PCK1
 (0x01 << 9)

	)

112 
	#PMC_SCSR_PCK2
 (0x01 << 10)

	)

122 
	#CKGR_MOR_CFDEN
 (0x01 << 25)

	)

125 
	#CKGR_MOR_MOSCSEL
 (0x01 << 24)

	)

128 
	#CKGR_MOR_KEY
 (0x37 << 16)

	)

131 
	#CKGR_MOR_MOSCXTST_SHIFT
 8

	)

132 
	#CKGR_MOR_MOSCXTST_MASK
 (0xFF << 8)

	)

135 
	#CKGR_MOR_MOSCRCF_SHIFT
 4

	)

136 
	#CKGR_MOR_MOSCRCF_MASK
 (0x07 << 
CKGR_MOR_MOSCRCF_SHIFT
)

	)

139 
	#CKGR_MOR_MOSCRCF_4MHZ
 (0 << 
CKGR_MOR_MOSCRCF_SHIFT
)

	)

140 
	#CKGR_MOR_MOSCRCF_8MHZ
 (1 << 
CKGR_MOR_MOSCRCF_SHIFT
)

	)

141 
	#CKGR_MOR_MOSCRCF_12MHZ
 (2 << 
CKGR_MOR_MOSCRCF_SHIFT
)

	)

144 
	#CKGR_MOR_MOSCRCEN
 (0x01 << 3)

	)

147 
	#CKGR_MOR_MOSCXTBY
 (0x01 << 1)

	)

150 
	#CKGR_MOR_MOSCXTEN
 (0x01 << 0)

	)

156 
	#CKGR_MCFR_MAINFRDY
 (0x01 << 16)

	)

159 
	#CKGR_MCFR_MAINF_SHIFT
 0

	)

160 
	#CKGR_MCFR_MAINF_MASK
 (0xFFFF << 
CKGR_MCFR_MAINF_SHIFT
)

	)

166 
	#CKGR_PLLAR_ONE
 (0x01 << 29)

	)

169 
	#CKGR_PLLAR_MULA_SHIFT
 16

	)

170 
	#CKGR_PLLAR_MULA_MASK
 (0x7FF << 
CKGR_PLLAR_MULA_SHIFT
)

	)

173 
	#CKGR_PLLAR_PLLACOUNT_SHIFT
 8

	)

174 
	#CKGR_PLLAR_PLLACOUNT_MASK
 (0x3F << 
CKGR_PLLAR_PLLACOUNT_SHIFT
)

	)

177 
	#CKGR_PLLAR_DIVA_SHIFT
 0

	)

178 
	#CKGR_PLLAR_DIVA_MASK
 (0xFF << 
CKGR_PLLAR_DIVA_SHIFT
)

	)

184 
	#PMC_MCKR_PRES_SHIFT
 4

	)

185 
	#PMC_MCKR_PRES_MASK
 (0x07 << 
PMC_MCKR_PRES_SHIFT
)

	)

186 
	#PMC_MCKR_PRES_CLK_1
 (0 << 
PMC_MCKR_PRES_SHIFT
)

	)

187 
	#PMC_MCKR_PRES_CLK_2
 (1 << 
PMC_MCKR_PRES_SHIFT
)

	)

188 
	#PMC_MCKR_PRES_CLK_4
 (2 << 
PMC_MCKR_PRES_SHIFT
)

	)

189 
	#PMC_MCKR_PRES_CLK_8
 (3 << 
PMC_MCKR_PRES_SHIFT
)

	)

190 
	#PMC_MCKR_PRES_CLK_16
 (4 << 
PMC_MCKR_PRES_SHIFT
)

	)

191 
	#PMC_MCKR_PRES_CLK_32
 (5 << 
PMC_MCKR_PRES_SHIFT
)

	)

192 
	#PMC_MCKR_PRES_CLK_64
 (6 << 
PMC_MCKR_PRES_SHIFT
)

	)

193 
	#PMC_MCKR_PRES_CLK_3
 (7 << 
PMC_MCKR_PRES_SHIFT
)

	)

196 
	#PMC_MCKR_CSS_SHIFT
 0

	)

197 
	#PMC_MCKR_CSS_MASK
 (0x03 << 
PMC_MCKR_CSS_SHIFT
)

	)

198 
	#PMC_MCKR_CSS_SLOW_CLK
 (0 << 
PMC_MCKR_CSS_SHIFT
)

	)

199 
	#PMC_MCKR_CSS_MAIN_CLK
 (1 << 
PMC_MCKR_CSS_SHIFT
)

	)

200 
	#PMC_MCKR_CSS_PLLA_CLK
 (2 << 
PMC_MCKR_CSS_SHIFT
)

	)

206 
	#PMC_PCK0_PRES_SHIFT
 4

	)

207 
	#PMC_PCK0_PRES_MASK
 (0x07 << 
PMC_PCK0_PRES_SHIFT
)

	)

208 
	#PMC_PCK0_PRES_CLK_1
 (0 << 
PMC_PCK0_PRES_SHIFT
)

	)

209 
	#PMC_PCK0_PRES_CLK_2
 (1 << 
PMC_PCK0_PRES_SHIFT
)

	)

210 
	#PMC_PCK0_PRES_CLK_4
 (2 << 
PMC_PCK0_PRES_SHIFT
)

	)

211 
	#PMC_PCK0_PRES_CLK_8
 (3 << 
PMC_PCK0_PRES_SHIFT
)

	)

212 
	#PMC_PCK0_PRES_CLK_16
 (4 << 
PMC_PCK0_PRES_SHIFT
)

	)

213 
	#PMC_PCK0_PRES_CLK_32
 (5 << 
PMC_PCK0_PRES_SHIFT
)

	)

214 
	#PMC_PCK0_PRES_CLK_64
 (6 << 
PMC_PCK0_PRES_SHIFT
)

	)

217 
	#PMC_PCK0_CSS_SHIFT
 0

	)

218 
	#PMC_PCK0_CSS_MASK
 (0x07 << 
PMC_PCK0_CSS_SHIFT
)

	)

219 
	#PMC_PCK0_CSS_SLOW_CLK
 (0 << 
PMC_PCK0_CSS_SHIFT
)

	)

220 
	#PMC_PCK0_CSS_MAIN_CLK
 (1 << 
PMC_PCK0_CSS_SHIFT
)

	)

221 
	#PMC_PCK0_CSS_PLLA_CLK
 (2 << 
PMC_PCK0_CSS_SHIFT
)

	)

222 
	#PMC_PCK0_CSS_MCK
 (4 << 
PMC_PCK0_CSS_SHIFT
)

	)

228 
	#PMC_PCK1_PRES_SHIFT
 4

	)

229 
	#PMC_PCK1_PRES_MASK
 (0x07 << 
PMC_PCK1_PRES_SHIFT
)

	)

230 
	#PMC_PCK1_PRES_CLK_1
 (0 << 
PMC_PCK1_PRES_SHIFT
)

	)

231 
	#PMC_PCK1_PRES_CLK_2
 (1 << 
PMC_PCK1_PRES_SHIFT
)

	)

232 
	#PMC_PCK1_PRES_CLK_4
 (2 << 
PMC_PCK1_PRES_SHIFT
)

	)

233 
	#PMC_PCK1_PRES_CLK_8
 (3 << 
PMC_PCK1_PRES_SHIFT
)

	)

234 
	#PMC_PCK1_PRES_CLK_16
 (4 << 
PMC_PCK1_PRES_SHIFT
)

	)

235 
	#PMC_PCK1_PRES_CLK_32
 (5 << 
PMC_PCK1_PRES_SHIFT
)

	)

236 
	#PMC_PCK1_PRES_CLK_64
 (6 << 
PMC_PCK1_PRES_SHIFT
)

	)

239 
	#PMC_PCK1_CSS_SHIFT
 0

	)

240 
	#PMC_PCK1_CSS_MASK
 (0x07 << 
PMC_PCK1_CSS_SHIFT
)

	)

241 
	#PMC_PCK1_CSS_SLOW_CLK
 (0 << 
PMC_PCK1_CSS_SHIFT
)

	)

242 
	#PMC_PCK1_CSS_MAIN_CLK
 (1 << 
PMC_PCK1_CSS_SHIFT
)

	)

243 
	#PMC_PCK1_CSS_PLLA_CLK
 (2 << 
PMC_PCK1_CSS_SHIFT
)

	)

244 
	#PMC_PCK1_CSS_MCK
 (4 << 
PMC_PCK1_CSS_SHIFT
)

	)

250 
	#PMC_PCK2_PRES_SHIFT
 4

	)

251 
	#PMC_PCK2_PRES_MASK
 (0x07 << 
PMC_PCK2_PRES_SHIFT
)

	)

252 
	#PMC_PCK2_PRES_CLK_1
 (0 << 
PMC_PCK2_PRES_SHIFT
)

	)

253 
	#PMC_PCK2_PRES_CLK_2
 (1 << 
PMC_PCK2_PRES_SHIFT
)

	)

254 
	#PMC_PCK2_PRES_CLK_4
 (2 << 
PMC_PCK2_PRES_SHIFT
)

	)

255 
	#PMC_PCK2_PRES_CLK_8
 (3 << 
PMC_PCK2_PRES_SHIFT
)

	)

256 
	#PMC_PCK2_PRES_CLK_16
 (4 << 
PMC_PCK2_PRES_SHIFT
)

	)

257 
	#PMC_PCK2_PRES_CLK_32
 (5 << 
PMC_PCK2_PRES_SHIFT
)

	)

258 
	#PMC_PCK2_PRES_CLK_64
 (6 << 
PMC_PCK2_PRES_SHIFT
)

	)

261 
	#PMC_PCK2_CSS_SHIFT
 0

	)

262 
	#PMC_PCK2_CSS_MASK
 (0x07 << 
PMC_PCK2_CSS_SHIFT
)

	)

263 
	#PMC_PCK2_CSS_SLOW_CLK
 (0 << 
PMC_PCK2_CSS_SHIFT
)

	)

264 
	#PMC_PCK2_CSS_MAIN_CLK
 (1 << 
PMC_PCK2_CSS_SHIFT
)

	)

265 
	#PMC_PCK2_CSS_PLLA_CLK
 (2 << 
PMC_PCK2_CSS_SHIFT
)

	)

266 
	#PMC_PCK2_CSS_MCK
 (4 << 
PMC_PCK2_CSS_SHIFT
)

	)

272 
	#PMC_IER_CFDEV
 (0x01 << 18)

	)

275 
	#PMC_IER_MOSCRCS
 (0x01 << 17)

	)

278 
	#PMC_IER_MOSCSELS
 (0x01 << 16)

	)

281 
	#PMC_IER_PCKRDY2
 (0x01 << 10)

	)

284 
	#PMC_IER_PCKRDY1
 (0x01 << 9)

	)

287 
	#PMC_IER_PCKRDY0
 (0x01 << 8)

	)

290 
	#PMC_IER_MCKRDY
 (0x01 << 3)

	)

293 
	#PMC_IER_LOCKA
 (0x01 << 1)

	)

296 
	#PMC_IER_MOSCXTS
 (0x01 << 0)

	)

302 
	#PMC_IDR_CFDEV
 (0x01 << 18)

	)

305 
	#PMC_IDR_MOSCRCS
 (0x01 << 17)

	)

308 
	#PMC_IDR_MOSCSELS
 (0x01 << 16)

	)

311 
	#PMC_IDR_PCKRDY2
 (0x01 << 10)

	)

314 
	#PMC_IDR_PCKRDY1
 (0x01 << 9)

	)

317 
	#PMC_IDR_PCKRDY0
 (0x01 << 8)

	)

320 
	#PMC_IDR_MCKRDY
 (0x01 << 3)

	)

323 
	#PMC_IDR_LOCKA
 (0x01 << 1)

	)

326 
	#PMC_IDR_MOSCXTS
 (0x01 << 0)

	)

332 
	#PMC_SR_FOS
 (0x01 << 20)

	)

335 
	#PMC_SR_CFDS
 (0x01 << 19)

	)

338 
	#PMC_SR_CFDEV
 (0x01 << 18)

	)

341 
	#PMC_SR_MOSCRCS
 (0x01 << 17)

	)

344 
	#PMC_SR_MOSCSELS
 (0x01 << 16)

	)

347 
	#PMC_SR_PCKRDY2
 (0x01 << 10)

	)

350 
	#PMC_SR_PCKRDY1
 (0x01 << 9)

	)

353 
	#PMC_SR_PCKRDY0
 (0x01 << 8)

	)

356 
	#PMC_SR_OSCSELS
 (0x01 << 7)

	)

359 
	#PMC_SR_MCKRDY
 (0x01 << 3)

	)

362 
	#PMC_SR_LOCKA
 (0x01 << 1)

	)

365 
	#PMC_SR_MOSCXTS
 (0x01 << 0)

	)

371 
	#PMC_IMR_CFDEV
 (0x01 << 18)

	)

374 
	#PMC_IMR_MOSCRCS
 (0x01 << 17)

	)

377 
	#PMC_IMR_MOSCSELS
 (0x01 << 16)

	)

380 
	#PMC_IMR_PCKRDY2
 (0x01 << 10)

	)

383 
	#PMC_IMR_PCKRDY1
 (0x01 << 9)

	)

386 
	#PMC_IMR_PCKRDY0
 (0x01 << 8)

	)

389 
	#PMC_IMR_MCKRDY
 (0x01 << 3)

	)

392 
	#PMC_IMR_LOCKA
 (0x01 << 1)

	)

395 
	#PMC_IMR_MOSCXTS
 (0x01 << 0)

	)

401 
	#PMC_FSMR_LPM
 (0x01 << 20)

	)

404 
	#PMC_FSMR_USBAL
 (0x01 << 18)

	)

407 
	#PMC_FSMR_RTCAL
 (0x01 << 17)

	)

410 
	#PMC_FSMR_RTTAL
 (0x01 << 16)

	)

413 
	#PMC_FSMR_FSTT15
 (0x01 << 15)

	)

414 
	#PMC_FSMR_FSTT14
 (0x01 << 14)

	)

415 
	#PMC_FSMR_FSTT13
 (0x01 << 13)

	)

416 
	#PMC_FSMR_FSTT12
 (0x01 << 12)

	)

417 
	#PMC_FSMR_FSTT11
 (0x01 << 11)

	)

418 
	#PMC_FSMR_FSTT10
 (0x01 << 10)

	)

419 
	#PMC_FSMR_FSTT9
 (0x01 << 9)

	)

420 
	#PMC_FSMR_FSTT8
 (0x01 << 8)

	)

421 
	#PMC_FSMR_FSTT7
 (0x01 << 7)

	)

422 
	#PMC_FSMR_FSTT6
 (0x01 << 6)

	)

423 
	#PMC_FSMR_FSTT5
 (0x01 << 5)

	)

424 
	#PMC_FSMR_FSTT4
 (0x01 << 4)

	)

425 
	#PMC_FSMR_FSTT3
 (0x01 << 3)

	)

426 
	#PMC_FSMR_FSTT2
 (0x01 << 2)

	)

427 
	#PMC_FSMR_FSTT1
 (0x01 << 1)

	)

428 
	#PMC_FSMR_FSTT0
 (0x01 << 0)

	)

434 
	#PMC_FSPR_FSTP15
 (0x01 << 15)

	)

435 
	#PMC_FSPR_FSTP14
 (0x01 << 14)

	)

436 
	#PMC_FSPR_FSTP13
 (0x01 << 13)

	)

437 
	#PMC_FSPR_FSTP12
 (0x01 << 12)

	)

438 
	#PMC_FSPR_FSTP11
 (0x01 << 11)

	)

439 
	#PMC_FSPR_FSTP10
 (0x01 << 10)

	)

440 
	#PMC_FSPR_FSTP9
 (0x01 << 9)

	)

441 
	#PMC_FSPR_FSTP8
 (0x01 << 8)

	)

442 
	#PMC_FSPR_FSTP7
 (0x01 << 7)

	)

443 
	#PMC_FSPR_FSTP6
 (0x01 << 6)

	)

444 
	#PMC_FSPR_FSTP5
 (0x01 << 5)

	)

445 
	#PMC_FSPR_FSTP4
 (0x01 << 4)

	)

446 
	#PMC_FSPR_FSTP3
 (0x01 << 3)

	)

447 
	#PMC_FSPR_FSTP2
 (0x01 << 2)

	)

448 
	#PMC_FSPR_FSTP1
 (0x01 << 1)

	)

449 
	#PMC_FSPR_FSTP0
 (0x01 << 0)

	)

455 
	#PMC_FOCR_FOCLR
 (0x01 << 0)

	)

461 
	#PMC_WPMR_WPKEY_SHIFT
 8

	)

462 
	#PMC_WPMR_WPKEY
 (0x504D43 << 
PMC_WPMR_WPKEY_SHIFT
)

	)

465 
	#PMC_WPMR_WPEN
 (0x01 << 0)

	)

471 
	#PMC_WPSR_WPVSRC_SHIFT
 8

	)

472 
	#PMC_WPSR_WPVSRC_MASK
 (0xFFFF << 
PMC_WPSR_WPVSRC_SHIFT
)

	)

475 
	#PMC_WPSR_WPVS
 (0x01 << 0)

	)

480 
uöt32_t
 
pmc_mck_‰equícy
;

482 
	emck_§c
 {

483 
	mMCK_SRC_SLOW
 = 0,

484 
	mMCK_SRC_MAIN
 = 1,

485 
	mMCK_SRC_PLLA
 = 2,

486 
	mMCK_SRC_UPLL
 = 3,

489 
pmc_mck_£t_sour˚
(
mck_§c
 
§c
);

490 
pmc_xèl_íabÀ
(
boﬁ
 
í
, 
uöt8_t
 
°¨tup_time
);

491 
pmc_∂œ_c⁄fig
(
uöt8_t
 
mul
, uöt8_à
div
);

492 
pmc_≥rùhîÆ_˛ock_íabÀ
(
uöt8_t
 
pid
);

493 
pmc_≥rùhîÆ_˛ock_dißbÀ
(
uöt8_t
 
pid
);

494 
pmc_˛ock_£tup_ö_xèl_12mhz_out_84mhz
();

495 
pmc_˛ock_£tup_ö_rc_4mhz_out_84mhz
();

	@lib/libopencm3/include/libopencm3/sam/common/smc_common_3a3u3x.h

20 #i‚de‡
LIBOPENCM3_SMC_H


21 
	#LIBOPENCM3_SMC_H


	)

23 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

27 
	#SMC_CS_0
 0

	)

28 
	#SMC_CS_1
 1

	)

29 
	#SMC_CS_2
 2

	)

30 
	#SMC_CS_3
 3

	)

36 
	#SMC_CFG
 
	`MMIO32
(
SMC_BASE
 + 0x00)

	)

39 
	#SMC_CTRL
 
	`MMIO32
(
SMC_BASE
 + 0x04)

	)

42 
	#SMC_SR
 
	`MMIO32
(
SMC_BASE
 + 0x08)

	)

45 
	#SMC_IER
 
	`MMIO32
(
SMC_BASE
 + 0x0C)

	)

48 
	#SMC_IDR
 
	`MMIO32
(
SMC_BASE
 + 0x10)

	)

51 
	#SMC_IMR
 
	`MMIO32
(
SMC_BASE
 + 0x14)

	)

54 
	#SMC_ADDR
 
	`MMIO32
(
SMC_BASE
 + 0x18)

	)

57 
	#SMC_BANK
 
	`MMIO32
(
SMC_BASE
 + 0x1C)

	)

60 
	#SMC_ECC_CTRL
 
	`MMIO32
(
SMC_BASE
 + 0x20)

	)

63 
	#SMC_ECC_MD
 
	`MMIO32
(
SMC_BASE
 + 0x24)

	)

66 
	#SMC_ECC_SR1
 
	`MMIO32
(
SMC_BASE
 + 0x28)

	)

69 
	#SMC_ECC_PR0
 
	`MMIO32
(
SMC_BASE
 + 0x2C)

	)

72 
	#SMC_ECC_PR1
 
	`MMIO32
(
SMC_BASE
 + 0x30)

	)

75 
	#SMC_ECC_SR2
 
	`MMIO32
(
SMC_BASE
 + 0x34)

	)

78 
	#SMC_ECC_PR2
 
	`MMIO32
(
SMC_BASE
 + 0x38)

	)

81 
	#SMC_ECC_PR3
 
	`MMIO32
(
SMC_BASE
 + 0x3C)

	)

84 
	#SMC_ECC_PR4
 
	`MMIO32
(
SMC_BASE
 + 0x40)

	)

87 
	#SMC_ECC_PR5
 
	`MMIO32
(
SMC_BASE
 + 0x44)

	)

90 
	#SMC_ECC_PR6
 
	`MMIO32
(
SMC_BASE
 + 0x48)

	)

93 
	#SMC_ECC_PR7
 
	`MMIO32
(
SMC_BASE
 + 0x4C)

	)

96 
	#SMC_ECC_PR8
 
	`MMIO32
(
SMC_BASE
 + 0x50)

	)

99 
	#SMC_ECC_PR9
 
	`MMIO32
(
SMC_BASE
 + 0x54)

	)

102 
	#SMC_ECC_PR10
 
	`MMIO32
(
SMC_BASE
 + 0x58)

	)

105 
	#SMC_ECC_PR11
 
	`MMIO32
(
SMC_BASE
 + 0x5C)

	)

108 
	#SMC_ECC_PR12
 
	`MMIO32
(
SMC_BASE
 + 0x60)

	)

111 
	#SMC_ECC_PR13
 
	`MMIO32
(
SMC_BASE
 + 0x64)

	)

114 
	#SMC_ECC_PR14
 
	`MMIO32
(
SMC_BASE
 + 0x68)

	)

117 
	#SMC_ECC_PR15
 
	`MMIO32
(
SMC_BASE
 + 0x6C)

	)

120 
	#SMC_SETUP
(
CS_numbî
Ë
	`MMIO32
(
SMC_BASE
 + 0x14*(CS_number) \

121 + 0x70)

	)

124 
	#SMC_PULSE
(
CS_numbî
Ë
	`MMIO32
(
SMC_BASE
 + 0x14*(CS_number) \

125 + 0x74)

	)

128 
	#SMC_CYCLE
(
CS_numbî
Ë
	`MMIO32
(
SMC_BASE
 + 0x14*(CS_number) \

129 + 0x78)

	)

132 
	#SMC_TIMINGS
(
CS_numbî
Ë
	`MMIO32
(
SMC_BASE
 + 0x14*(CS_number) \

133 + 0x7C)

	)

136 
	#SMC_MODE
(
CS_numbî
Ë
	`MMIO32
(
SMC_BASE
 + 0x14*(CS_number) \

137 + 0x80)

	)

140 
	#SMC_OCMS
 
	`MMIO32
(
SMC_BASE
 + 0x110)

	)

143 
	#SMC_KEY1
 
	`MMIO32
(
SMC_BASE
 + 0x114)

	)

146 
	#SMC_KEY2
 
	`MMIO32
(
SMC_BASE
 + 0x118)

	)

149 
	#SMC_WPCR
 
	`MMIO32
(
SMC_BASE
 + 0x1E4)

	)

152 
	#SMC_WPSR
 
	`MMIO32
(
SMC_BASE
 + 0x1E8)

	)

161 
	#SMC_CFG_DTOMUL_SHIFT
 20

	)

162 
	#SMC_CFG_DTOMUL_MASK
 (0x07 << 
SMC_DTOMUL_SHIFT
)

	)

165 
	#SMC_CFG_DTOMUL_X1
 (0x00 << 
SMC_DTOMUL_SHIFT
)

	)

166 
	#SMC_CFG_DTOMUL_X16
 (0x01 << 
SMC_DTOMUL_SHIFT
)

	)

167 
	#SMC_CFG_DTOMUL_X128
 (0x02 << 
SMC_DTOMUL_SHIFT
)

	)

168 
	#SMC_CFG_DTOMUL_X256
 (0x03 << 
SMC_DTOMUL_SHIFT
)

	)

169 
	#SMC_CFG_DTOMUL_X1024
 (0x04 << 
SMC_DTOMUL_SHIFT
)

	)

170 
	#SMC_CFG_DTOMUL_X4096
 (0x05 << 
SMC_DTOMUL_SHIFT
)

	)

171 
	#SMC_CFG_DTOMUL_X65536
 (0x06 << 
SMC_DTOMUL_SHIFT
)

	)

172 
	#SMC_CFG_DTOMUL_X1048576
 (0x07 << 
SMC_DTOMUL_SHIFT
)

	)

175 
	#SMC_CFG_DTOCYC_SHIFT
 16

	)

176 
	#SMC_CFG_DTOCYC_MASK
 (0x0F << 
SMC_DTOCYC_SHIFT
)

	)

179 
	#SMC_CFG_RBEDGE
 (1 << 13)

	)

182 
	#SMC_CFG_EDGECTRL
 (1 << 12)

	)

185 
	#SMC_CFG_RSPARE
 (1 << 9)

	)

188 
	#SMC_CFG_WSPARE
 (1 << 8)

	)

191 
	#SMC_CFG_PAGESIZE_SHIFT
 0

	)

192 
	#SMC_CFG_PAGESIZE_MASK
 (0x03 << 
SMC_CFG_PAGESIZE_SHIFT
)

	)

195 
	#SMC_CFG_PAGESIZE_PS512_16
 (0x00 << 
SMC_CFG_PAGESIZE_SHIFT
)

	)

196 
	#SMC_CFG_PAGESIZE_PS1024_32
 (0x01 << 
SMC_CFG_PAGESIZE_SHIFT
)

	)

197 
	#SMC_CFG_PAGESIZE_PS2048_64
 (0x02 << 
SMC_CFG_PAGESIZE_SHIFT
)

	)

198 
	#SMC_CFG_PAGESIZE_PS4096_128
 (0x03 << 
SMC_CFG_PAGESIZE_SHIFT
)

	)

204 
	#SMC_CTRL_NFCDIS
 (1 << 1)

	)

207 
	#SMC_CTRL_NFCEN
 (1 << 0)

	)

213 
	#SMC_SR_RB_EDGE0
 (1 << 24)

	)

216 
	#SMC_SR_NFCASE
 (1 << 23)

	)

219 
	#SMC_SR_AWB
 (1 << 22)

	)

222 
	#SMC_SR_UNDEF
 (1 << 21)

	)

225 
	#SMC_SR_DTOE
 (1 << 20)

	)

228 
	#SMC_SR_CMDDONE
 (1 << 17)

	)

231 
	#SMC_SR_XFRDONE
 (1 << 16)

	)

234 
	#SMC_SR_NFCSID_SHIFT
 12

	)

235 
	#SMC_SR_NFCSID_MASK
 (0x07 << 
SMC_SR_NFCSID_SHIFT
)

	)

238 
	#SMC_SR_NFCWR
 (1 << 11)

	)

241 
	#SMC_SR_NFCBUSY
 (1 << 8)

	)

244 
	#SMC_SR_RB_FALL
 (1 << 5)

	)

247 
	#SMC_SR_RB_RISE
 (1 << 4)

	)

250 
	#SMC_SR_SMCSTS
 (1 << 0)

	)

256 
	#SMC_IER_RB_EDGE0
 (1 << 24)

	)

259 
	#SMC_IER_NFCASE
 (1 << 23)

	)

262 
	#SMC_IER_AWB
 (1 << 22)

	)

265 
	#SMC_IER_UNDEF
 (1 << 21)

	)

268 
	#SMC_IER_DTOE
 (1 << 20)

	)

271 
	#SMC_IER_CMDDONE
 (1 << 17)

	)

274 
	#SMC_IER_XFRDONE
 (1 << 16)

	)

277 
	#SMC_IER_RB_FALL
 (1 << 5)

	)

280 
	#SMC_IER_RB_RISE
 (1 << 4)

	)

286 
	#SMC_IDR_RB_EDGE0
 (1 << 24)

	)

289 
	#SMC_IDR_NFCASE
 (1 << 23)

	)

292 
	#SMC_IDR_AWB
 (1 << 22)

	)

295 
	#SMC_IDR_UNDEF
 (1 << 21)

	)

298 
	#SMC_IDR_DTOE
 (1 << 20)

	)

301 
	#SMC_IDR_CMDDONE
 (1 << 17)

	)

304 
	#SMC_IDR_XFRDONE
 (1 << 16)

	)

307 
	#SMC_IDR_RB_FALL
 (1 << 5)

	)

310 
	#SMC_IDR_RB_RISE
 (1 << 4)

	)

316 
	#SMC_IMR_RB_EDGE0
 (1 << 24)

	)

319 
	#SMC_IMR_NFCASE
 (1 << 23)

	)

322 
	#SMC_IMR_AWB
 (1 << 22)

	)

325 
	#SMC_IMR_UNDEF
 (1 << 21)

	)

328 
	#SMC_IMR_DTOE
 (1 << 20)

	)

331 
	#SMC_IMR_CMDDONE
 (1 << 17)

	)

334 
	#SMC_IMR_XFRDONE
 (1 << 16)

	)

337 
	#SMC_IMR_RB_FALL
 (1 << 5)

	)

340 
	#SMC_IMR_RB_RISE
 (1 << 4)

	)

346 
	#SMC_ADDR_ADDR_CYCLE0_SHIFT
 0

	)

347 
	#SMC_ADDR_ADDR_CYCLE0_MASK
 (0xFF << 
SMC_ADDR_ADDR_CYCLE0_SHIFT
)

	)

353 
	#SMC_BANK_BANK_SHIFT
 0

	)

354 
	#SMC_BANK_BANK_MASK
 (0x07 << 
SMC_BANK_BANK_SHIFT
)

	)

360 
	#SMC_ECC_CTRL_SWRST
 (1 << 1)

	)

363 
	#SMC_ECC_CTRL_RST
 (1 << 0)

	)

369 
	#SMC_ECC_MD_TYPCORREC_SHIFT
 4

	)

370 
	#SMC_ECC_MD_TYPCORREC_MASK
 (0x03 << 
SMC_ECC_MD_TYPCORREC_SHIFT
)

	)

373 
	#SMC_ECC_MD_TYPCORREC_CPAGE
 (0x00 << 
SMC_ECC_MD_TYPCORREC_SHIFT
)

	)

374 
	#SMC_ECC_MD_TYPCORREC_C256B
 (0x01 << 
SMC_ECC_MD_TYPCORREC_SHIFT
)

	)

375 
	#SMC_ECC_MD_TYPCORREC_C512B
 (0x02 << 
SMC_ECC_MD_TYPCORREC_SHIFT
)

	)

378 
	#SMC_ECC_MD_ECC_PAGESIZE_SHIFT
 0

	)

379 
	#SMC_ECC_MD_ECC_PAGESIZE_MASK
 (0x03 << 
SMC_ECC_MD_ECC_PAGESIZE_SHIFT
)

	)

382 
	#SMC_ECC_MD_ECC_PAGESIZE_PS512_16
 \

383 (0x00 << 
SMC_ECC_MD_ECC_PAGESIZE_SHIFT
)

	)

384 
	#SMC_ECC_MD_ECC_PAGESIZE_PS1024_32
 \

385 (0x01 << 
SMC_ECC_MD_ECC_PAGESIZE_SHIFT
)

	)

386 
	#SMC_ECC_MD_ECC_PAGESIZE_PS2048_64
 \

387 (0x02 << 
SMC_ECC_MD_ECC_PAGESIZE_SHIFT
)

	)

388 
	#SMC_ECC_MD_ECC_PAGESIZE_PS4096_128
 \

389 (0x03 << 
SMC_ECC_MD_ECC_PAGESIZE_SHIFT
)

	)

415 
	#SMC_SETUP_NCS_RD_SETUP_SHIFT
 24

	)

416 
	#SMC_SETUP_NCS_RD_SETUP_MASK
 (0x3F << 
SMC_SETUP_NCS_RD_SETUP_SHIFT
)

	)

419 
	#SMC_SETUP_NRD_SETUP_SHIFT
 16

	)

420 
	#SMC_SETUP_NRD_SETUP_MASK
 (0x3F << 
SMC_SETUP_NRD_SETUP_SHIFT
)

	)

423 
	#SMC_SETUP_NCS_WR_SETUP_SHIFT
 8

	)

424 
	#SMC_SETUP_NCS_WR_SETUP_MASK
 (0x3F << 
SMC_SETUP_NCS_WR_SETUP_SHIFT
)

	)

427 
	#SMC_SETUP_NWE_SETUP_SHIFT
 0

	)

428 
	#SMC_SETUP_NWE_SETUP_MASK
 (0x3F << 
SMC_SETUP_NWE_SETUP_SHIFT
)

	)

434 
	#SMC_PULSE_NCS_RD_PULSE_SHIFT
 24

	)

435 
	#SMC_PULSE_NCS_RD_PULSE_MASK
 (0x3F << 
SMC_PULSE_NCS_RD_PULSE_SHIFT
)

	)

438 
	#SMC_PULSE_NRD_PULSE_SHIFT
 16

	)

439 
	#SMC_PULSE_NRD_PULSE_MASK
 (0x3F << 
SMC_PULSE_NRD_PULSE_SHIFT
)

	)

442 
	#SMC_PULSE_NCS_WR_PULSE_SHIFT
 8

	)

443 
	#SMC_PULSE_NCS_WR_PULSE_MASK
 (0x3F << 
SMC_PULSE_NCS_WR_PULSE_SHIFT
)

	)

446 
	#SMC_PULSE_NWE_PULSE_SHIFT
 0

	)

447 
	#SMC_PULSE_NWE_PULSE_MASK
 (0x3F << 
SMC_PULSE_NWE_PULSE_SHIFT
)

	)

453 
	#SMC_CYCLE_NRD_CYCLE_SHIFT
 16

	)

454 
	#SMC_CYCLE_NRD_CYCLE_MASK
 (0x1FF << 
SMC_CYCLE_NRD_CYCLE_SHIFT
)

	)

457 
	#SMC_CYCLE_NWE_CYCLE_SHIFT
 0

	)

458 
	#SMC_CYCLE_NWE_CYCLE_MASK
 (0x1FF << 
SMC_CYCLE_NWE_CYCLE_SHIFT
)

	)

464 
	#SMC_TIMINGS_NFSEL
 (1 << 31)

	)

467 
	#SMC_TIMINGS_RBNSEL_SHIFT
 28

	)

468 
	#SMC_TIMINGS_RBNSEL_MASK
 (0x07 << 
SMC_TIMINGS_RBNSEL_SHIFT
)

	)

471 
	#SMC_TIMINGS_TWB_SHIFT
 24

	)

472 
	#SMC_TIMINGS_TWB_MASK
 (0x0F << 
SMC_TIMINGS_TWB_SHIFT
)

	)

475 
	#SMC_TIMINGS_TRR_SHIFT
 16

	)

476 
	#SMC_TIMINGS_TRR_MASK
 (0x0F << 
SMC_TIMINGS_TRR_SHIFT
)

	)

479 
	#SMC_TIMINGS_OCMS
 (1 << 12)

	)

482 
	#SMC_TIMINGS_TAR_SHIFT
 8

	)

483 
	#SMC_TIMINGS_TAR_MASK
 (0x0F << 
SMC_TIMINGS_TAR_SHIFT
)

	)

486 
	#SMC_TIMINGS_TADL_SHIFT
 4

	)

487 
	#SMC_TIMINGS_TADL_MASK
 (0x0F << 
SMC_TIMINGS_TADL_SHIFT
)

	)

490 
	#SMC_TIMINGS_TCLR_SHIFT
 0

	)

491 
	#SMC_TIMINGS_TCLR_MASK
 (0x0F << 
SMC_TIMINGS_TCLR_SHIFT
)

	)

497 
	#SMC_MODE_TDF_MODE
 (1 << 20)

	)

500 
	#SMC_MODE_TDF_CYCLES_SHIFT
 16

	)

501 
	#SMC_MODE_TDF_CYCLES_MASK
 (0x0F << 
SMC_MODE_TDF_CYCLES_SHIFT
)

	)

504 
	#SMC_MODE_DBW
 (1 << 12)

	)

507 
	#SMC_MODE_DBW_BIT_8
 (0 << 12)

	)

508 
	#SMC_MODE_DBW_BIT_16
 (1 << 12)

	)

511 
	#SMC_MODE_BAT
 (1 << 8)

	)

514 
	#SMC_MODE_EXNW_MODE_SHIFT
 4

	)

515 
	#SMC_MODE_EXNW_MODE_MASK
 (0x03 << 
SMC_MODE_EXNW_MODE_SHIFT
)

	)

518 
	#SMC_MODE_EXNW_MODE_DISABLED
 (0x00 << 
SMC_MODE_EXNW_MODE_SHIFT
)

	)

519 
	#SMC_MODE_EXNW_MODE_FROZEN
 (0x02 << 
SMC_MODE_EXNW_MODE_SHIFT
)

	)

520 
	#SMC_MODE_EXNW_MODE_READY
 (0x03 << 
SMC_MODE_EXNW_MODE_SHIFT
)

	)

523 
	#SMC_MODE_WRITE_MODE
 (1 << 1)

	)

526 
	#SMC_MODE_READ_MODE
 (1 << 0)

	)

532 
	#SMC_OCMS_SRSE
 (1 << 1)

	)

535 
	#SMC_OCMS_SMSE
 (1 << 0)

	)

541 
	#SMC_WPCR_WPKEY_SHIFT
 8

	)

542 
	#SMC_WPCR_WPKEY_KEY
 (0x534D43 << 
SMC_WPCR_WPKEY_SHIFT
)

	)

545 
	#SMC_WPCR_WPEN
 (1 << 0)

	)

551 
	#SMC_WPSR_WP_VSRC_SHIFT
 8

	)

552 
	#SMC_WPSR_WP_VSRC_MASK
 (0xFFFF << 
SMC_WPSR_WP_VSRC_SHIFT
)

	)

555 
	#SMC_WPSR_WP_VS_SHIFT
 0

	)

556 
	#SMC_WPSR_WP_VS_MASK
 (0x0F << 
SMC_WPSR_WP_VS_SHIFT
)

	)

	@lib/libopencm3/include/libopencm3/sam/d/memorymap.h

20 #i‚de‡
SAMD_MEMORYMAP_H


21 
	#SAMD_MEMORYMAP_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

26 
	#PM_BASE
 (0x40000400U)

	)

27 
	#SYSCTRL_BASE
 (0x40000800U)

	)

28 
	#GCLK_BASE
 (0x40000c00U)

	)

29 
	#WDT_BASE
 (0x40001000U)

	)

30 
	#RTC_BASE
 (0x40001400U)

	)

31 
	#EIC_BASE
 (0x40001800U)

	)

33 
	#DSU_BASE
 (0x41002000U)

	)

34 
	#NVMCTRL_BASE
 (0x41004000U)

	)

35 
	#PORT_BASE
 (0x41004400U)

	)

36 
	#DMAC_BASE
 (0x41004800U)

	)

37 
	#MTB_BASE
 (0x41006000U)

	)

39 
	#EVSYS_BASE
 (0x42000400U)

	)

40 
	#SERCOM0_BASE
 (0x42000800U)

	)

41 
	#SERCOM1_BASE
 (0x42000c00U)

	)

42 
	#SERCOM2_BASE
 (0x42001000U)

	)

43 
	#TCC0_BASE
 (0x42001400U)

	)

44 
	#TC1_BASE
 (0x42001800U)

	)

45 
	#TC2_BASE
 (0x42001c00U)

	)

46 
	#ADC_BASE
 (0x42002000U)

	)

47 
	#AC_BASE
 (0x42002400U)

	)

48 
	#DAC_BASE
 (0x42002800U)

	)

49 
	#PTC_BASE
 (0x42002c00U)

	)

	@lib/libopencm3/include/libopencm3/sam/d/port.h

20 #¥agm®
⁄˚


22 
	~<lib›ícm3/cm3/comm⁄.h
>

26 
	#PORTA
 (
PORT_BASE
 + 0)

	)

27 
	#PORTB
 (
PORT_BASE
 + 0x80)

	)

32 
	#PORT_DIR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0000)

	)

35 
	#PORT_DIRCLR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0004)

	)

38 
	#PORT_DIRSET
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0008)

	)

41 
	#PORT_DIRTGL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x000c)

	)

44 
	#PORT_OUT
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0010)

	)

47 
	#PORT_OUTCLR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0014)

	)

50 
	#PORT_OUTSET
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0018)

	)

53 
	#PORT_OUTTGL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x001c)

	)

56 
	#PORT_IN
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0020)

	)

59 
	#PORT_CTRL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0024)

	)

62 
	#PORT_WRCONFIG
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0028)

	)

65 
	#PORT_PMUX
(
p‹t
, 
n
Ë
	`MMIO8
(’‹tË+ 0x0030 + (n))

	)

68 
	#PORT_PINCFG
(
p‹t
, 
n
Ë
	`MMIO8
(’‹tË+ 0x0040 + (n))

	)

	@lib/libopencm3/include/libopencm3/sam/eefc.h

20 #i‚de‡
SAM3X_EEFC_H


21 
	#SAM3X_EEFC_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

24 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

27 
	#EEFC
 
EEFC_BASE


	)

28 
	#EEFC0
 
EEFC0_BASE


	)

29 
	#EEFC1
 
EEFC1_BASE


	)

32 
	#EEFC_FMR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00)

	)

33 
	#EEFC_FCR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x04)

	)

34 
	#EEFC_FSR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x08)

	)

35 
	#EEFC_FRR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0C)

	)

41 
	#EEFC_FMR_FAM
 (0x01 << 24)

	)

43 
	#EEFC_FMR_FWS_MASK
 (0x0F << 8)

	)

45 
	#EEFC_FMR_FRDY
 (0x01 << 0)

	)

48 
	#EEFC_FCR_FKEY
 (0x5A << 24)

	)

49 
	#EEFC_FCR_FARG_MASK
 (0xFFFF << 8)

	)

50 
	#EEFC_FCR_FCMD_MASK
 (0xFF << 0)

	)

51 
	#EEFC_FCR_FCMD_GETD
 (0x00 << 0)

	)

52 
	#EEFC_FCR_FCMD_WP
 (0x01 << 0)

	)

53 
	#EEFC_FCR_FCMD_WPL
 (0x02 << 0)

	)

54 
	#EEFC_FCR_FCMD_EWP
 (0x03 << 0)

	)

55 
	#EEFC_FCR_FCMD_EWPL
 (0x04 << 0)

	)

56 
	#EEFC_FCR_FCMD_EA
 (0x05 << 0)

	)

57 
	#EEFC_FCR_FCMD_SLB
 (0x08 << 0)

	)

58 
	#EEFC_FCR_FCMD_CLB
 (0x09 << 0)

	)

59 
	#EEFC_FCR_FCMD_GLB
 (0x0A << 0)

	)

60 
	#EEFC_FCR_FCMD_SGPB
 (0x0B << 0)

	)

61 
	#EEFC_FCR_FCMD_CGPB
 (0x0C << 0)

	)

62 
	#EEFC_FCR_FCMD_GGPB
 (0x0D << 0)

	)

63 
	#EEFC_FCR_FCMD_STUI
 (0x0E << 0)

	)

64 
	#EEFC_FCR_FCMD_SPUI
 (0x0F << 0)

	)

68 
	#EEFC_FSR_FLOCKE
 (0x01 << 2)

	)

69 
	#EEFC_FSR_FCMDE
 (0x01 << 1)

	)

70 
	#EEFC_FSR_FRDY
 (0x01 << 0)

	)

72 
ölöe
 
	$ìfc_£t_œãncy
(
uöt8_t
 
waô
)

74 #i‡
	`deföed
(
SAM3A
Ë|| deföed(
SAM3U
Ë|| deföed(
SAM3X
)

75 
	`EEFC_FMR
(
EEFC0
Ë(EEFC_FMR(EEFC0Ë& ~
EEFC_FMR_FWS_MASK
Ë| (
waô
 << 8);

76 
	`EEFC_FMR
(
EEFC1
Ë(EEFC_FMR(EEFC1Ë& ~
EEFC_FMR_FWS_MASK
Ë| (
waô
 << 8);

77 #ñi‡
	`deföed
(
SAM3N
Ë|| deföed(
SAM3S
)

78 
	`EEFC_FMR
(
EEFC
Ë(EEFC_FMR(EEFCË& ~
EEFC_FMR_FWS_MASK
Ë| (
waô
 << 8);

80 
	}
}

	@lib/libopencm3/include/libopencm3/sam/gpio.h

22 #i‡
deföed
(
SAM3A
)

23 
	~<lib›ícm3/ßm/3a/gpio.h
>

24 #ñi‡
deföed
(
SAM3N
)

25 
	~<lib›ícm3/ßm/3n/gpio.h
>

26 #ñi‡
deföed
(
SAM3S
)

27 
	~<lib›ícm3/ßm/3s/gpio.h
>

28 #ñi‡
deföed
(
SAM3U
)

29 
	~<lib›ícm3/ßm/3u/gpio.h
>

30 #ñi‡
deföed
(
SAM3X
)

31 
	~<lib›ícm3/ßm/3x/gpio.h
>

32 #ñi‡
deföed
(
SAM4L
)

33 
	~<lib›ícm3/ßm/4l/gpio.h
>

	@lib/libopencm3/include/libopencm3/sam/memorymap.h

21 #i‚de‡
SAM_MEMORYMAP_H


22 
	#SAM_MEMORYMAP_H


	)

24 #i‡
deföed
(
SAM3A
)

25 
	~<lib›ícm3/ßm/3a/mem‹ym≠.h
>

26 #ñi‡
deföed
(
SAM3N
)

27 
	~<lib›ícm3/ßm/3n/mem‹ym≠.h
>

28 #ñi‡
deföed
(
SAM3S
)

29 
	~<lib›ícm3/ßm/3s/mem‹ym≠.h
>

30 #ñi‡
deföed
(
SAM3U
)

31 
	~<lib›ícm3/ßm/3u/mem‹ym≠.h
>

32 #ñi‡
deföed
(
SAM3X
)

33 
	~<lib›ícm3/ßm/3x/mem‹ym≠.h
>

34 #ñi‡
deföed
(
SAM4L
)

35 
	~<lib›ícm3/ßm/4l/mem‹ym≠.h
>

36 #ñi‡
deföed
(
SAMD
)

37 
	~<lib›ícm3/ßm/d/mem‹ym≠.h
>

	@lib/libopencm3/include/libopencm3/sam/periph.h

20 #i‡
deföed
(
SAM3A
)

21 
	~<lib›ícm3/ßm/comm⁄/≥rùh_comm⁄_3a3x.h
>

22 #ñi‡
deföed
(
SAM3N
)

23 
	~<lib›ícm3/ßm/3n/≥rùh.h
>

24 #ñi‡
deföed
(
SAM3S
)

25 
	~<lib›ícm3/ßm/3s/≥rùh.h
>

26 #ñi‡
deföed
(
SAM3U
)

27 
	~<lib›ícm3/ßm/3u/≥rùh.h
>

28 #ñi‡
deföed
(
SAM3X
)

29 
	~<lib›ícm3/ßm/comm⁄/≥rùh_comm⁄_3a3x.h
>

	@lib/libopencm3/include/libopencm3/sam/pio.h

22 #i‡
deföed
(
SAM3A
)

23 
	~<lib›ícm3/ßm/3a/pio.h
>

24 #ñi‡
deföed
(
SAM3N
)

25 
	~<lib›ícm3/ßm/3n/pio.h
>

26 #ñi‡
deföed
(
SAM3S
)

27 
	~<lib›ícm3/ßm/3s/pio.h
>

28 #ñi‡
deföed
(
SAM3U
)

29 
	~<lib›ícm3/ßm/3u/pio.h
>

30 #ñi‡
deföed
(
SAM3X
)

31 
	~<lib›ícm3/ßm/3x/pio.h
>

	@lib/libopencm3/include/libopencm3/sam/pm.h

20 #i‡
deföed
(
SAM4L
)

21 
	~<lib›ícm3/ßm/4l/pm.h
>

	@lib/libopencm3/include/libopencm3/sam/pmc.h

20 #i‡
deföed
(
SAM3A
)

21 
	~<lib›ícm3/ßm/3a/pmc.h
>

22 #ñi‡
deföed
(
SAM3N
)

23 
	~<lib›ícm3/ßm/3n/pmc.h
>

24 #ñi‡
deföed
(
SAM3S
)

25 
	~<lib›ícm3/ßm/3s/pmc.h
>

26 #ñi‡
deföed
(
SAM3U
)

27 
	~<lib›ícm3/ßm/3u/pmc.h
>

28 #ñi‡
deföed
(
SAM3X
)

29 
	~<lib›ícm3/ßm/3x/pmc.h
>

	@lib/libopencm3/include/libopencm3/sam/pwm.h

20 #i‚de‡
SAM3X_PWM_H


21 
	#SAM3X_PWM_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

24 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

28 
	#PWM_CLK
 
	`MMIO32
(
PWM_BASE
 + 0x0000)

	)

29 
	#PWM_ENA
 
	`MMIO32
(
PWM_BASE
 + 0x0004)

	)

30 
	#PWM_DIS
 
	`MMIO32
(
PWM_BASE
 + 0x0008)

	)

31 
	#PWM_SR
 
	`MMIO32
(
PWM_BASE
 + 0x000C)

	)

32 
	#PWM_IER1
 
	`MMIO32
(
PWM_BASE
 + 0x0010)

	)

33 
	#PWM_IDR1
 
	`MMIO32
(
PWM_BASE
 + 0x0014)

	)

34 
	#PWM_IMR1
 
	`MMIO32
(
PWM_BASE
 + 0x0018)

	)

35 
	#PWM_ISR1
 
	`MMIO32
(
PWM_BASE
 + 0x001C)

	)

36 
	#PWM_SCM
 
	`MMIO32
(
PWM_BASE
 + 0x0020)

	)

38 
	#PWM_SCUC
 
	`MMIO32
(
PWM_BASE
 + 0x0028)

	)

39 
	#PWM_SCUP
 
	`MMIO32
(
PWM_BASE
 + 0x002C)

	)

40 
	#PWM_SCUPUPD
 
	`MMIO32
(
PWM_BASE
 + 0x0030)

	)

41 
	#PWM_IER2
 
	`MMIO32
(
PWM_BASE
 + 0x0034)

	)

42 
	#PWM_IDR2
 
	`MMIO32
(
PWM_BASE
 + 0x0038)

	)

43 
	#PWM_IMR2
 
	`MMIO32
(
PWM_BASE
 + 0x003C)

	)

44 
	#PWM_ISR2
 
	`MMIO32
(
PWM_BASE
 + 0x0040)

	)

45 
	#PWM_OOV
 
	`MMIO32
(
PWM_BASE
 + 0x0044)

	)

46 
	#PWM_OS
 
	`MMIO32
(
PWM_BASE
 + 0x0048)

	)

47 
	#PWM_OSS
 
	`MMIO32
(
PWM_BASE
 + 0x004C)

	)

48 
	#PWM_OSC
 
	`MMIO32
(
PWM_BASE
 + 0x0050)

	)

49 
	#PWM_OSSUPD
 
	`MMIO32
(
PWM_BASE
 + 0x0054)

	)

50 
	#PWM_OSCUPD
 
	`MMIO32
(
PWM_BASE
 + 0x0058)

	)

51 
	#PWM_FMR
 
	`MMIO32
(
PWM_BASE
 + 0x005C)

	)

52 
	#PWM_FSR
 
	`MMIO32
(
PWM_BASE
 + 0x0060)

	)

53 
	#PWM_FCR
 
	`MMIO32
(
PWM_BASE
 + 0x0064)

	)

54 
	#PWM_FPV
 
	`MMIO32
(
PWM_BASE
 + 0x0068)

	)

55 
	#PWM_FPE1
 
	`MMIO32
(
PWM_BASE
 + 0x006C)

	)

56 
	#PWM_FPE2
 
	`MMIO32
(
PWM_BASE
 + 0x0070)

	)

58 
	#PWM_ELMR0
 
	`MMIO32
(
PWM_BASE
 + 0x007C)

	)

59 
	#PWM_ELMR1
 
	`MMIO32
(
PWM_BASE
 + 0x0080)

	)

61 
	#PWM_SMMR
 
	`MMIO32
(
PWM_BASE
 + 0x00B0)

	)

63 
	#PWM_WPCR
 
	`MMIO32
(
PWM_BASE
 + 0x00E4)

	)

64 
	#PWM_WPSR
 
	`MMIO32
(
PWM_BASE
 + 0x00E8)

	)

67 
	#PWM_CMPV
(
x
Ë
	`MMIO32
(
PWM_BASE
 + 0x0130 + 0x10*(x))

	)

68 
	#PWM_CMPVUPD
(
x
Ë
	`MMIO32
(
PWM_BASE
 + 0x0134 + 0x10*(x))

	)

69 
	#PWM_CMMV
(
x
Ë
	`MMIO32
(
PWM_BASE
 + 0x0138 + 0x10*(x))

	)

70 
	#PWM_CMMVUPD
(
x
Ë
	`MMIO32
(
PWM_BASE
 + 0x013C + 0x10*(x))

	)

72 
	#PWM_CMR
(
x
Ë
	`MMIO32
(
PWM_BASE
 + 0x0200 + 0x20*(x))

	)

73 
	#PWM_CDTY
(
x
Ë
	`MMIO32
(
PWM_BASE
 + 0x0204 + 0x20*(x))

	)

74 #i‡
deföed
(
SAM3X
)

75 
	#PWM_CDTYUPD
(
x
Ë
	`MMIO32
(
PWM_BASE
 + 0x0208 + 0x20*(x))

	)

76 
	#PWM_CPRD
(
x
Ë
	`MMIO32
(
PWM_BASE
 + 0x020C + 0x20*(x))

	)

77 
	#PWM_CPRDUPD
(
x
Ë
	`MMIO32
(
PWM_BASE
 + 0x0210 + 0x20*(x))

	)

78 
	#PWM_CCNT
(
x
Ë
	`MMIO32
(
PWM_BASE
 + 0x0214 + 0x20*(x))

	)

79 
	#PWM_DT
(
x
Ë
	`MMIO32
(
PWM_BASE
 + 0x0218 + 0x20*(x))

	)

80 
	#PWM_DTUPD
(
x
Ë
	`MMIO32
(
PWM_BASE
 + 0x021C + 0x20*(x))

	)

81 #ñi‡
deföed
(
SAM3N
)

82 
	#PWM_CPRD
(
x
Ë
	`MMIO32
(
PWM_BASE
 + 0x0208 + 0x20*(x))

	)

83 
	#PWM_CCNT
(
x
Ë
	`MMIO32
(
PWM_BASE
 + 0x020C + 0x20*(x))

	)

84 
	#PWM_CUPD
(
x
Ë
	`MMIO32
(
PWM_BASE
 + 0x0210 + 0x20*(x))

	)

89 
ölöe
 
	$pwm_£t_≥riod
(
ch
, 
uöt32_t
 
≥riod
)

91 
	`PWM_CPRD
(
ch
Ë
≥riod
;

92 
	}
}

94 
ölöe
 
	$pwm_£t_duty
(
ch
, 
uöt32_t
 
duty
)

96 
	`PWM_CDTY
(
ch
Ë
duty
;

97 
	}
}

99 
ölöe
 
	$pwm_íabÀ
(
ch
)

101 
PWM_ENA
 = 1 << 
ch
;

102 
	}
}

104 
ölöe
 
	$pwm_dißbÀ
(
ch
)

106 
PWM_DIS
 = 1 << 
ch
;

107 
	}
}

	@lib/libopencm3/include/libopencm3/sam/scif.h

20 #i‡
deföed
(
SAM4L
)

21 
	~<lib›ícm3/ßm/4l/scif.h
>

	@lib/libopencm3/include/libopencm3/sam/smc.h

20 #i‡
deföed
(
SAM3A
)

21 
	~<lib›ícm3/ßm/comm⁄/smc_comm⁄_3a3u3x.h
>

22 #ñi‡
deföed
(
SAM3N
)

24 #ñi‡
deföed
(
SAM3S
)

25 
	~<lib›ícm3/ßm/3s/smc.h
>

26 #ñi‡
deföed
(
SAM3U
)

27 
	~<lib›ícm3/ßm/comm⁄/smc_comm⁄_3a3u3x.h
>

28 #ñi‡
deföed
(
SAM3X
)

29 
	~<lib›ícm3/ßm/comm⁄/smc_comm⁄_3a3u3x.h
>

	@lib/libopencm3/include/libopencm3/sam/tc.h

20 #i‚de‡
SAM3X_TC_H


21 
	#SAM3X_TC_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

24 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

28 
	#TC_CCR
(
x
Ë
	`MMIO32
(
TC_BASE
 + 0x00 + 0x40*(x))

	)

29 
	#TC_CMR
(
x
Ë
	`MMIO32
(
TC_BASE
 + 0x04 + 0x40*(x))

	)

30 
	#TC_SMMR
(
x
Ë
	`MMIO32
(
TC_BASE
 + 0x08 + 0x40*(x))

	)

32 
	#TC_CV
(
x
Ë
	`MMIO32
(
TC_BASE
 + 0x10 + 0x40*(x))

	)

33 
	#TC_RA
(
x
Ë
	`MMIO32
(
TC_BASE
 + 0x14 + 0x40*(x))

	)

34 
	#TC_RB
(
x
Ë
	`MMIO32
(
TC_BASE
 + 0x18 + 0x40*(x))

	)

35 
	#TC_RC
(
x
Ë
	`MMIO32
(
TC_BASE
 + 0x1C + 0x40*(x))

	)

36 
	#TC_SR
(
x
Ë
	`MMIO32
(
TC_BASE
 + 0x20 + 0x40*(x))

	)

37 
	#TC_IER
(
x
Ë
	`MMIO32
(
TC_BASE
 + 0x24 + 0x40*(x))

	)

38 
	#TC_IDR
(
x
Ë
	`MMIO32
(
TC_BASE
 + 0x28 + 0x40*(x))

	)

39 
	#TC_IMR
(
x
Ë
	`MMIO32
(
TC_BASE
 + 0x2C + 0x40*(x))

	)

40 
	#TC_BCR
 
	`MMIO32
(
TC_BASE
 + 0xC0)

	)

41 
	#TC_BMR
 
	`MMIO32
(
TC_BASE
 + 0xC4)

	)

42 
	#TC_QIER
 
	`MMIO32
(
TC_BASE
 + 0xC8)

	)

43 
	#TC_QIDR
 
	`MMIO32
(
TC_BASE
 + 0xCC)

	)

44 
	#TC_QIMR
 
	`MMIO32
(
TC_BASE
 + 0xD0)

	)

45 
	#TC_QISR
 
	`MMIO32
(
TC_BASE
 + 0xD4)

	)

46 
	#TC_FMR
 
	`MMIO32
(
TC_BASE
 + 0xD8)

	)

48 
	#TC_WPMR
 
	`MMIO32
(
TC_BASE
 + 0xE4)

	)

	@lib/libopencm3/include/libopencm3/sam/uart.h

20 #i‚de‡
SAM3X_UART_H


21 
	#SAM3X_UART_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

24 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

27 
	#UART_CR
 
	`MMIO32
(
UART_BASE
 + 0x0000)

	)

28 
	#UART_MR
 
	`MMIO32
(
UART_BASE
 + 0x0004)

	)

29 
	#UART_IER
 
	`MMIO32
(
UART_BASE
 + 0x0008)

	)

30 
	#UART_IDR
 
	`MMIO32
(
UART_BASE
 + 0x000C)

	)

31 
	#UART_IMR
 
	`MMIO32
(
UART_BASE
 + 0x0010)

	)

32 
	#UART_SR
 
	`MMIO32
(
UART_BASE
 + 0x0014)

	)

33 
	#UART_RHR
 
	`MMIO32
(
UART_BASE
 + 0x0018)

	)

34 
	#UART_THR
 
	`MMIO32
(
UART_BASE
 + 0x001C)

	)

35 
	#UART_BRGR
 
	`MMIO32
(
UART_BASE
 + 0x0020)

	)

43 
	#UART_CR_RSTSTA
 (0x01 << 8)

	)

44 
	#UART_CR_TXDIS
 (0x01 << 7)

	)

45 
	#UART_CR_TXEN
 (0x01 << 6)

	)

46 
	#UART_CR_RXDIS
 (0x01 << 5)

	)

47 
	#UART_CR_RXEN
 (0x01 << 4)

	)

48 
	#UART_CR_RSTTX
 (0x01 << 3)

	)

49 
	#UART_CR_RSTRX
 (0x01 << 2)

	)

54 
	#UART_MR_CHMODE_MASK
 (0x03 << 14)

	)

55 
	#UART_MR_CHMODE_NORMAL
 (0x00 << 14)

	)

56 
	#UART_MR_CHMODE_AUTOMATIC
 (0x01 << 14)

	)

57 
	#UART_MR_CHMODE_LOCAL_LOOPBACK
 (0x02 << 14)

	)

58 
	#UART_MR_CHMODE_REMOTE_LOOPBACK
 (0x03 << 14)

	)

60 
	#UART_MR_PAR_MASK
 (0x07 << 9)

	)

61 
	#UART_MR_PAR_EVEN
 (0x00 << 9)

	)

62 
	#UART_MR_PAR_ODD
 (0x01 << 9)

	)

63 
	#UART_MR_PAR_SPACE
 (0x02 << 9)

	)

64 
	#UART_MR_PAR_MARK
 (0x03 << 9)

	)

65 
	#UART_MR_PAR_NO
 (0x04 << 9)

	)

70 
	#UART_SR_RXBUFF
 (0x01 << 12)

	)

71 
	#UART_SR_TXBUFF
 (0x01 << 11)

	)

73 
	#UART_SR_TXEMPTY
 (0x01 << 9)

	)

75 
	#UART_SR_PARE
 (0x01 << 7)

	)

76 
	#UART_SR_FRAME
 (0x01 << 6)

	)

77 
	#UART_SR_OVRE
 (0x01 << 5)

	)

78 
	#UART_SR_ENDTX
 (0x01 << 4)

	)

79 
	#UART_SR_ENDRX
 (0x01 << 3)

	)

81 
	#UART_SR_TXRDY
 (0x01 << 1)

	)

82 
	#UART_SR_RXRDY
 (0x01 << 0)

	)

	@lib/libopencm3/include/libopencm3/sam/usart.h

20 #i‚de‡
SAM_USART_H


21 
	#SAM_USART_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

24 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

26 
	#USART0
 
USART0_BASE


	)

27 
	#USART1
 
USART1_BASE


	)

28 
	#USART2
 
USART2_BASE


	)

29 
	#USART3
 
USART3_BASE


	)

32 
	#USART_CR
(
x
Ë
	`MMIO32
((xË+ 0x0000)

	)

33 
	#USART_MR
(
x
Ë
	`MMIO32
((xË+ 0x0004)

	)

34 
	#USART_IER
(
x
Ë
	`MMIO32
((xË+ 0x0008)

	)

35 
	#USART_IDR
(
x
Ë
	`MMIO32
((xË+ 0x000C)

	)

36 
	#USART_IMR
(
x
Ë
	`MMIO32
((xË+ 0x0010)

	)

37 
	#USART_CSR
(
x
Ë
	`MMIO32
((xË+ 0x0014)

	)

38 
	#USART_RHR
(
x
Ë
	`MMIO32
((xË+ 0x0018)

	)

39 
	#USART_THR
(
x
Ë
	`MMIO32
((xË+ 0x001C)

	)

40 
	#USART_BRGR
(
x
Ë
	`MMIO32
((xË+ 0x0020)

	)

41 
	#USART_RTOR
(
x
Ë
	`MMIO32
((xË+ 0x0024)

	)

42 
	#USART_TTGR
(
x
Ë
	`MMIO32
((xË+ 0x0028)

	)

44 
	#USART_FIDI
(
x
Ë
	`MMIO32
((xË+ 0x0040)

	)

45 
	#USART_NER
(
x
Ë
	`MMIO32
((xË+ 0x0044)

	)

47 
	#USART_IF
(
x
Ë
	`MMIO32
((xË+ 0x004C)

	)

48 
	#USART_MAN
(
x
Ë
	`MMIO32
((xË+ 0x0050)

	)

49 
	#USART_LINMR
(
x
Ë
	`MMIO32
((xË+ 0x0054)

	)

50 
	#USART_LINIR
(
x
Ë
	`MMIO32
((xË+ 0x0058)

	)

52 
	#USART_WPMR
(
x
Ë
	`MMIO32
((xË+ 0x00E4)

	)

53 
	#USART_WPSR
(
x
Ë
	`MMIO32
((xË+ 0x00E8)

	)

55 
	#USART_VERSION
(
x
Ë
	`MMIO32
((xË+ 0x00FC)

	)

61 
	#USART_CR_LINWKUP
 (0x01 << 21)

	)

62 
	#USART_CR_LINABT
 (0x01 << 20)

	)

63 
	#USART_CR_RTSDIS
 (0x01 << 19)

	)

64 
	#USART_CR_RCS
 (0x01 << 19)

	)

65 
	#USART_CR_RTSEN
 (0x01 << 18)

	)

66 
	#USART_CR_FCS
 (0x01 << 18)

	)

68 
	#USART_CR_RETTO
 (0x01 << 15)

	)

69 
	#USART_CR_RSTNACK
 (0x01 << 14)

	)

70 
	#USART_CR_RSTIT
 (0x01 << 13)

	)

71 
	#USART_CR_SENDA
 (0x01 << 12)

	)

72 
	#USART_CR_STTTO
 (0x01 << 11)

	)

73 
	#USART_CR_STPBRK
 (0x01 << 10)

	)

74 
	#USART_CR_STTBRK
 (0x01 << 9)

	)

75 
	#USART_CR_RSTSTA
 (0x01 << 8)

	)

76 
	#USART_CR_TXDIS
 (0x01 << 7)

	)

77 
	#USART_CR_TXEN
 (0x01 << 6)

	)

78 
	#USART_CR_RXDIS
 (0x01 << 5)

	)

79 
	#USART_CR_RXEN
 (0x01 << 4)

	)

80 
	#USART_CR_RSTTX
 (0x01 << 3)

	)

81 
	#USART_CR_RSTRX
 (0x01 << 2)

	)

85 
	#USART_MR_ONEBIT
 (0x01 << 31)

	)

86 
	#USART_MR_MODSYNC
 (0x01 << 30)

	)

87 
	#USART_MR_MAN
 (0x01 << 29)

	)

88 
	#USART_MR_FILTER
 (0x01 << 28)

	)

90 
	#USART_MR_MAX_ITERATION_MASK
 (0x07 << 24)

	)

91 
	#USART_MR_INVDATA
 (0x01 << 23)

	)

92 
	#USART_MR_VAR_SYNC
 (0x01 << 22)

	)

93 
	#USART_MR_DSNACK
 (0x01 << 21)

	)

94 
	#USART_MR_INACK
 (0x01 << 20)

	)

95 
	#USART_MR_OVER
 (0x01 << 19)

	)

96 
	#USART_MR_CLKO
 (0x01 << 18)

	)

97 
	#USART_MR_MODE9
 (0x01 << 17)

	)

98 
	#USART_MR_MSBF
 (0x01 << 16)

	)

99 
	#USART_MR_CPOL
 (0x01 << 16)

	)

100 
	#USART_MR_CHMODE_MASK
 (0x03 << 14)

	)

101 
	#USART_MR_CHMODE_NORMAL
 (0x00 << 14)

	)

102 
	#USART_MR_CHMODE_AUTOMATIC
 (0x01 << 14)

	)

103 
	#USART_MR_CHMODE_LOCAL_LOOPBACK
 (0x02 << 14)

	)

104 
	#USART_MR_CHMODE_REMOTE_LOOPBACK
 (0x03 << 14)

	)

105 
	#USART_MR_NBSTOP_MASK
 (0x03 << 12)

	)

106 
	#USART_MR_NBSTOP_1_BIT
 (0x00 << 12)

	)

107 
	#USART_MR_NBSTOP_1_5_BIT
 (0x01 << 12)

	)

108 
	#USART_MR_NBSTOP_2_BIT
 (0x02 << 12)

	)

110 
	#USART_MR_PAR_MASK
 (0x07 << 9)

	)

111 
	#USART_MR_PAR_EVEN
 (0x00 << 9)

	)

112 
	#USART_MR_PAR_ODD
 (0x01 << 9)

	)

113 
	#USART_MR_PAR_SPACE
 (0x02 << 9)

	)

114 
	#USART_MR_PAR_MARK
 (0x03 << 9)

	)

115 
	#USART_MR_PAR_NO
 (0x04 << 9)

	)

117 
	#USART_MR_SYNC
 (0x01 << 8)

	)

118 
	#USART_MR_CPHA
 (0x01 << 8)

	)

119 
	#USART_MR_CHRL_SHIFT
 (6)

	)

120 
	#USART_MR_CHRL_MASK
 (0x03 << 
USART_MR_CHRL_SHIFT
)

	)

121 
	#USART_MR_CHRL_5BIT
 (0x00 << 
USART_MR_CHRL_SHIFT
)

	)

122 
	#USART_MR_CHRL_6BIT
 (0x01 << 
USART_MR_CHRL_SHIFT
)

	)

123 
	#USART_MR_CHRL_7BIT
 (0x02 << 
USART_MR_CHRL_SHIFT
)

	)

124 
	#USART_MR_CHRL_8BIT
 (0x03 << 
USART_MR_CHRL_SHIFT
)

	)

125 
	#USART_MR_USCLKS_SHIFT
 (4)

	)

126 
	#USART_MR_USCLKS_MASK
 (0x03 << 
USART_MR_USCLKS_SHIFT
)

	)

127 
	#USART_MR_USCLKS_MCK
 (0x00 << 4)

	)

128 
	#USART_MR_USCLKS_DIV
 (0x01 << 4)

	)

129 
	#USART_MR_USCLKS_SCK
 (0x03 << 4)

	)

130 
	#USART_MR_MODE_MASK
 (0x0F << 0)

	)

131 
	#USART_MR_MODE_NORMAL
 (0x00 << 0)

	)

132 
	#USART_MR_MODE_RS485
 (0x01 << 0)

	)

133 
	#USART_MR_MODE_HW_HANDSHAKING
 (0x02 << 0)

	)

134 
	#USART_MR_MODE_ISO7816_T_0
 (0x03 << 0)

	)

135 
	#USART_MR_MODE_ISO7816_T_1
 (0x04 << 0)

	)

136 
	#USART_MR_MODE_IRDA
 (0x06 << 0)

	)

137 
	#USART_MR_MODE_LIN_MASTER
 (0x0A << 0)

	)

138 
	#USART_MR_MODE_LIN_SLAVE
 (0x0B << 0)

	)

139 
	#USART_MR_MODE_SPI_MASTER
 (0x0E << 0)

	)

140 
	#USART_MR_MODE_SPI_SLAVE
 (0x0F << 0)

	)

144 
	#USART_CSR_LINSNRE
 (0x01 << 29)

	)

145 
	#USART_CSR_LINCE
 (0x01 << 28)

	)

146 
	#USART_CSR_LINIPE
 (0x01 << 27)

	)

147 
	#USART_CSR_LINSFE
 (0x01 << 26)

	)

148 
	#USART_CSR_LINBE
 (0x01 << 25)

	)

149 
	#USART_CSR_MANERR
 (0x01 << 24)

	)

150 
	#USART_CSR_CTS
 (0x01 << 23)

	)

151 
	#USART_CSR_LINBLS
 (0x01 << 23)

	)

153 
	#USART_CSR_CTSIC
 (0x01 << 19)

	)

155 
	#USART_CSR_LINTC
 (0x01 << 15)

	)

156 
	#USART_CSR_LINID
 (0x01 << 14)

	)

157 
	#USART_CSR_NACK
 (0x01 << 13)

	)

158 
	#USART_CSR_LINBK
 (0x01 << 13)

	)

159 
	#USART_CSR_RXBUFF
 (0x01 << 12)

	)

160 
	#USART_CSR_TXBUFE
 (0x01 << 11)

	)

162 
	#USART_CSR_TXEMPTY
 (0x01 << 9)

	)

164 
	#USART_CSR_PARE
 (0x01 << 7)

	)

165 
	#USART_CSR_FRAME
 (0x01 << 6)

	)

166 
	#USART_CSR_OVRE
 (0x01 << 5)

	)

167 
	#USART_CSR_ENDTX
 (0x01 << 4)

	)

168 
	#USART_CSR_ENDRX
 (0x01 << 3)

	)

170 
	#USART_CSR_TXRDY
 (0x01 << 1)

	)

171 
	#USART_CSR_RXRDY
 (0x01 << 0)

	)

173 
	#USART_WPMR_KEY
 (0x555341 << 8)

	)

174 
	#USART_WPMR_WPEN
 (0x01 << 0)

	)

176 
	eußπ_°›bôs
 {

177 
	mUSART_STOPBITS_1
,

178 
	mUSART_STOPBITS_1_5
,

179 
	mUSART_STOPBITS_2
,

182 
	eußπ_∑rôy
 {

183 
	mUSART_PARITY_EVEN
,

184 
	mUSART_PARITY_ODD
,

185 
	mUSART_PARITY_SPACE
,

186 
	mUSART_PARITY_MARK
,

187 
	mUSART_PARITY_NONE
,

188 
	mUSART_PARITY_MULTIDROP
,

191 
	eußπ_mode
 {

192 
	mUSART_MODE_DISABLED
,

193 
	mUSART_MODE_RX
,

194 
	mUSART_MODE_TX
,

195 
	mUSART_MODE_TX_RX
,

198 
	eußπ_Êowc⁄åﬁ
 {

199 
	mUSART_FLOWCONTROL_NONE
,

200 
	mUSART_FLOWCONTROL_RTS_CTS
,

203 
	eußπ_˛ock
 {

204 
	mUSART_CLOCK_CLK_USART
,

205 
	mUSART_CLOCK_CLK_USART_DIV
,

206 
	mUSART_CLOCK_CLK
 = 3,

209 
	eußπ_chæ
 {

210 
	mUSART_CHRL_5BIT
,

211 
	mUSART_CHRL_6BIT
,

212 
	mUSART_CHRL_7BIT
,

213 
	mUSART_CHRL_8BIT
,

216 
BEGIN_DECLS


218 
ußπ_£t_baudøã
(
uöt32_t
 
ußπ
, uöt32_à
baud
);

219 
ußπ_£t_d©abôs
(
uöt32_t
 
ußπ
, 
bôs
);

220 
ußπ_£t_°›bôs
(
uöt32_t
 
ußπ
, 
ußπ_°›bôs
);

221 
ußπ_£t_∑rôy
(
uöt32_t
 
ußπ
, 
ußπ_∑rôy
);

222 
ußπ_£t_mode
(
uöt32_t
 
ußπ
, 
ußπ_mode
);

223 
ußπ_£t_ch¨a˘î_Àngth
(
uöt32_t
 
ußπ
, 
ußπ_chæ
 
chæ
);

224 
ußπ_£t_Êow_c⁄åﬁ
(
uöt32_t
 
ußπ
, 
ußπ_Êowc⁄åﬁ
);

225 
ußπ_íabÀ
(
uöt32_t
 
ußπ
);

226 
ußπ_dißbÀ
(
uöt32_t
 
ußπ
);

227 
ußπ_£nd
(
uöt32_t
 
ußπ
, 
uöt16_t
 
d©a
);

228 
uöt16_t
 
ußπ_ªcv
(
uöt32_t
 
ußπ
);

229 
ußπ_waô_£nd_ªady
(
uöt32_t
 
ußπ
);

230 
ußπ_waô_ªcv_ªady
(
uöt32_t
 
ußπ
);

231 
ußπ_£nd_blockög
(
uöt32_t
 
ußπ
, 
uöt16_t
 
d©a
);

232 
uöt16_t
 
ußπ_ªcv_blockög
(
uöt32_t
 
ußπ
);

233 
ußπ_íabÀ_rx_öãºu±
(
uöt32_t
 
ußπ
);

234 
ußπ_dißbÀ_rx_öãºu±
(
uöt32_t
 
ußπ
);

235 
ußπ_wp_dißbÀ
(
uöt32_t
 
ußπ
);

236 
ußπ_wp_íabÀ
(
uöt32_t
 
ußπ
);

237 
ußπ_£À˘_˛ock
(
uöt32_t
 
ußπ
, 
ußπ_˛ock
 
˛k
);

239 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/sam/wdt.h

20 #i‚de‡
SAM3X_WDT_H


21 
	#SAM3X_WDT_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

24 
	~<lib›ícm3/ßm/mem‹ym≠.h
>

29 
	#WDT_CR
 
	`MMIO32
(
WDT_BASE
 + 0x00)

	)

30 
	#WDT_MR
 
	`MMIO32
(
WDT_BASE
 + 0x04)

	)

31 
	#WDT_SR
 
	`MMIO32
(
WDT_BASE
 + 0x08)

	)

35 
	#WDT_CR_KEY
 (0xA5 << 24)

	)

37 
	#WDT_CR_WDRSTT
 (1 << 0)

	)

42 
	#WDT_MR_WDIDLEHLT
 (1 << 29)

	)

43 
	#WDT_MR_WDDBGHLT
 (1 << 28)

	)

44 
	#WDT_MR_WDD_MASK
 (0xFFF << 16)

	)

45 
	#WDT_MR_WDDIS
 (1 << 15)

	)

46 
	#WDT_MR_WDRPROC
 (1 << 14)

	)

47 
	#WDT_MR_WDRSTEN
 (1 << 13)

	)

48 
	#WDT_MR_WDFIEN
 (1 << 12)

	)

49 
	#WDT_MR_WDV_MASK
 (0xFFF << 0)

	)

54 
	#WDT_SR_WDERR
 (1 << 1)

	)

55 
	#WDT_SR_WDUNF
 (1 << 0)

	)

	@lib/libopencm3/include/libopencm3/stm32/adc.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F0
)

24 
	~<lib›ícm3/°m32/f0/adc.h
>

25 #ñi‡
deföed
(
STM32F1
)

26 
	~<lib›ícm3/°m32/f1/adc.h
>

27 #ñi‡
deföed
(
STM32F3
)

28 
	~<lib›ícm3/°m32/f3/adc.h
>

29 #ñi‡
deföed
(
STM32F4
)

30 
	~<lib›ícm3/°m32/f4/adc.h
>

31 #ñi‡
deföed
(
STM32F7
)

32 
	~<lib›ícm3/°m32/f7/adc.h
>

33 #ñi‡
deföed
(
STM32L0
)

34 
	~<lib›ícm3/°m32/l0/adc.h
>

35 #ñi‡
deföed
(
STM32L1
)

36 
	~<lib›ícm3/°m32/l1/adc.h
>

37 #ñi‡
deföed
(
STM32L4
)

38 
	~<lib›ícm3/°m32/l4/adc.h
>

39 #ñi‡
deföed
(
STM32G0
)

40 
	~<lib›ícm3/°m32/g0/adc.h
>

	@lib/libopencm3/include/libopencm3/stm32/can.h

34 #i‚de‡
LIBOPENCM3_CAN_H


35 
	#LIBOPENCM3_CAN_H


	)

37 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

38 
	~<lib›ícm3/cm3/comm⁄.h
>

50 
	#CAN1
 
BX_CAN1_BASE


	)

51 
	#CAN2
 
BX_CAN2_BASE


	)

57 
	#CAN_MCR
(
ˇn_ba£
Ë
	`MMIO32
((ˇn_ba£Ë+ 0x000)

	)

59 
	#CAN_MSR
(
ˇn_ba£
Ë
	`MMIO32
((ˇn_ba£Ë+ 0x004)

	)

61 
	#CAN_TSR
(
ˇn_ba£
Ë
	`MMIO32
((ˇn_ba£Ë+ 0x008)

	)

64 
	#CAN_RF0R
(
ˇn_ba£
Ë
	`MMIO32
((ˇn_ba£Ë+ 0x00C)

	)

66 
	#CAN_RF1R
(
ˇn_ba£
Ë
	`MMIO32
((ˇn_ba£Ë+ 0x010)

	)

69 
	#CAN_IER
(
ˇn_ba£
Ë
	`MMIO32
((ˇn_ba£Ë+ 0x014)

	)

71 
	#CAN_ESR
(
ˇn_ba£
Ë
	`MMIO32
((ˇn_ba£Ë+ 0x018)

	)

73 
	#CAN_BTR
(
ˇn_ba£
Ë
	`MMIO32
((ˇn_ba£Ë+ 0x01C)

	)

80 
	#CAN_MBOX0
 0x180

	)

81 
	#CAN_MBOX1
 0x190

	)

82 
	#CAN_MBOX2
 0x1A0

	)

83 
	#CAN_FIFO0
 0x1B0

	)

84 
	#CAN_FIFO1
 0x1C0

	)

87 
	#CAN_TIxR
(
ˇn_ba£
, 
mbox
Ë
	`MMIO32
((ˇn_ba£Ë+ (mboxË+ 0x0)

	)

88 
	#CAN_TI0R
(
ˇn_ba£
Ë
	`CAN_TIxR
(ˇn_ba£, 
CAN_MBOX0
)

	)

89 
	#CAN_TI1R
(
ˇn_ba£
Ë
	`CAN_TIxR
(ˇn_ba£, 
CAN_MBOX1
)

	)

90 
	#CAN_TI2R
(
ˇn_ba£
Ë
	`CAN_TIxR
(ˇn_ba£, 
CAN_MBOX2
)

	)

93 
	#CAN_TDTxR
(
ˇn_ba£
, 
mbox
Ë
	`MMIO32
((ˇn_ba£Ë+ (mboxË+ 0x4)

	)

94 
	#CAN_TDT0R
(
ˇn_ba£
Ë
	`CAN_TDTxR
((ˇn_ba£), 
CAN_MBOX0
)

	)

95 
	#CAN_TDT1R
(
ˇn_ba£
Ë
	`CAN_TDTxR
((ˇn_ba£), 
CAN_MBOX1
)

	)

96 
	#CAN_TDT2R
(
ˇn_ba£
Ë
	`CAN_TDTxR
((ˇn_ba£), 
CAN_MBOX2
)

	)

99 
	#CAN_TDLxR
(
ˇn_ba£
, 
mbox
Ë
	`MMIO32
((ˇn_ba£Ë+ (mboxË+ 0x8)

	)

100 
	#CAN_TDL0R
(
ˇn_ba£
Ë
	`CAN_TDLxR
((ˇn_ba£), 
CAN_MBOX0
)

	)

101 
	#CAN_TDL1R
(
ˇn_ba£
Ë
	`CAN_TDLxR
((ˇn_ba£), 
CAN_MBOX1
)

	)

102 
	#CAN_TDL2R
(
ˇn_ba£
Ë
	`CAN_TDLxR
((ˇn_ba£), 
CAN_MBOX2
)

	)

105 
	#CAN_TDHxR
(
ˇn_ba£
, 
mbox
Ë
	`MMIO32
((ˇn_ba£Ë+ (mboxË+ 0xC)

	)

106 
	#CAN_TDH0R
(
ˇn_ba£
Ë
	`CAN_TDHxR
((ˇn_ba£), 
CAN_MBOX0
)

	)

107 
	#CAN_TDH1R
(
ˇn_ba£
Ë
	`CAN_TDHxR
((ˇn_ba£), 
CAN_MBOX1
)

	)

108 
	#CAN_TDH2R
(
ˇn_ba£
Ë
	`CAN_TDHxR
((ˇn_ba£), 
CAN_MBOX2
)

	)

111 
	#CAN_RIxR
(
ˇn_ba£
, 
fifo
Ë
	`MMIO32
((ˇn_ba£Ë+ (fifoË+ 0x0)

	)

112 
	#CAN_RI0R
(
ˇn_ba£
Ë
	`CAN_RIxR
((ˇn_ba£), 
CAN_FIFO0
)

	)

113 
	#CAN_RI1R
(
ˇn_ba£
Ë
	`CAN_RIxR
((ˇn_ba£), 
CAN_FIFO1
)

	)

116 
	#CAN_RDTxR
(
ˇn_ba£
, 
fifo
Ë
	`MMIO32
((ˇn_ba£Ë+ (fifoË+ 0x4)

	)

117 
	#CAN_RDT0R
(
ˇn_ba£
Ë
	`CAN_RDTxR
((ˇn_ba£), 
CAN_FIFO0
)

	)

118 
	#CAN_RDT1R
(
ˇn_ba£
Ë
	`CAN_RDTxR
((ˇn_ba£), 
CAN_FIFO1
)

	)

121 
	#CAN_RDLxR
(
ˇn_ba£
, 
fifo
Ë
	`MMIO32
((ˇn_ba£Ë+ (fifoË+ 0x8)

	)

122 
	#CAN_RDL0R
(
ˇn_ba£
Ë
	`CAN_RDLxR
((ˇn_ba£), 
CAN_FIFO0
)

	)

123 
	#CAN_RDL1R
(
ˇn_ba£
Ë
	`CAN_RDLxR
((ˇn_ba£), 
CAN_FIFO1
)

	)

126 
	#CAN_RDHxR
(
ˇn_ba£
, 
fifo
Ë
	`MMIO32
((ˇn_ba£Ë+ (fifoË+ 0xC)

	)

127 
	#CAN_RDH0R
(
ˇn_ba£
Ë
	`CAN_RDHxR
((ˇn_ba£), 
CAN_FIFO0
)

	)

128 
	#CAN_RDH1R
(
ˇn_ba£
Ë
	`CAN_RDHxR
((ˇn_ba£), 
CAN_FIFO1
)

	)

133 
	#CAN_FMR
(
ˇn_ba£
Ë
	`MMIO32
((ˇn_ba£Ë+ 0x200)

	)

136 
	#CAN_FM1R
(
ˇn_ba£
Ë
	`MMIO32
((ˇn_ba£Ë+ 0x204)

	)

141 
	#CAN_FS1R
(
ˇn_ba£
Ë
	`MMIO32
((ˇn_ba£Ë+ 0x20C)

	)

146 
	#CAN_FFA1R
(
ˇn_ba£
Ë
	`MMIO32
((ˇn_ba£Ë+ 0x214)

	)

151 
	#CAN_FA1R
(
ˇn_ba£
Ë
	`MMIO32
((ˇn_ba£Ë+ 0x21C)

	)

162 
	#CAN_FiR1
(
ˇn_ba£
, 
b™k
Ë
	`MMIO32
((can_base) + 0x240 + \

163 ((
b™k
Ë* 0x8Ë+ 0x0)

	)

164 
	#CAN_FiR2
(
ˇn_ba£
, 
b™k
Ë
	`MMIO32
((can_base) + 0x240 + \

165 ((
b™k
Ë* 0x8Ë+ 0x4)

	)

172 
	#CAN_MCR_DBF
 (1 << 16)

	)

175 
	#CAN_MCR_RESET
 (1 << 15)

	)

180 
	#CAN_MCR_TTCM
 (1 << 7)

	)

183 
	#CAN_MCR_ABOM
 (1 << 6)

	)

186 
	#CAN_MCR_AWUM
 (1 << 5)

	)

189 
	#CAN_MCR_NART
 (1 << 4)

	)

192 
	#CAN_MCR_RFLM
 (1 << 3)

	)

195 
	#CAN_MCR_TXFP
 (1 << 2)

	)

198 
	#CAN_MCR_SLEEP
 (1 << 1)

	)

201 
	#CAN_MCR_INRQ
 (1 << 0)

	)

208 
	#CAN_MSR_RX
 (1 << 11)

	)

211 
	#CAN_MSR_SAMP
 (1 << 10)

	)

214 
	#CAN_MSR_RXM
 (1 << 9)

	)

217 
	#CAN_MSR_TXM
 (1 << 8)

	)

222 
	#CAN_MSR_SLAKI
 (1 << 4)

	)

225 
	#CAN_MSR_WKUI
 (1 << 3)

	)

228 
	#CAN_MSR_ERRI
 (1 << 2)

	)

231 
	#CAN_MSR_SLAK
 (1 << 1)

	)

234 
	#CAN_MSR_INAK
 (1 << 0)

	)

239 
	#CAN_TSR_LOW2
 (1 << 31)

	)

242 
	#CAN_TSR_LOW1
 (1 << 30)

	)

245 
	#CAN_TSR_LOW0
 (1 << 29)

	)

248 
	#CAN_TSR_TME2
 (1 << 28)

	)

251 
	#CAN_TSR_TME1
 (1 << 27)

	)

254 
	#CAN_TSR_TME0
 (1 << 26)

	)

257 
	#CAN_TSR_CODE_MASK
 (0x3 << 24)

	)

260 
	#CAN_TSR_ABRQ2
 (1 << 23)

	)

265 
	#CAN_TSR_TERR2
 (1 << 19)

	)

268 
	#CAN_TSR_ALST2
 (1 << 18)

	)

271 
	#CAN_TSR_TXOK2
 (1 << 17)

	)

274 
	#CAN_TSR_RQCP2
 (1 << 16)

	)

277 
	#CAN_TSR_ABRQ1
 (1 << 15)

	)

282 
	#CAN_TSR_TERR1
 (1 << 11)

	)

285 
	#CAN_TSR_ALST1
 (1 << 10)

	)

288 
	#CAN_TSR_TXOK1
 (1 << 9)

	)

291 
	#CAN_TSR_RQCP1
 (1 << 8)

	)

294 
	#CAN_TSR_ABRQ0
 (1 << 7)

	)

299 
	#CAN_TSR_TERR0
 (1 << 3)

	)

302 
	#CAN_TSR_ALST0
 (1 << 2)

	)

305 
	#CAN_TSR_TXOK0
 (1 << 1)

	)

308 
	#CAN_TSR_RQCP0
 (1 << 0)

	)

315 
	#CAN_RF0R_RFOM0
 (1 << 5)

	)

318 
	#CAN_RF0R_FOVR0
 (1 << 4)

	)

321 
	#CAN_RF0R_FULL0
 (1 << 3)

	)

326 
	#CAN_RF0R_FMP0_MASK
 (0x3 << 0)

	)

333 
	#CAN_RF1R_RFOM1
 (1 << 5)

	)

336 
	#CAN_RF1R_FOVR1
 (1 << 4)

	)

339 
	#CAN_RF1R_FULL1
 (1 << 3)

	)

344 
	#CAN_RF1R_FMP1_MASK
 (0x3 << 0)

	)

351 
	#CAN_IER_SLKIE
 (1 << 17)

	)

354 
	#CAN_IER_WKUIE
 (1 << 16)

	)

357 
	#CAN_IER_ERRIE
 (1 << 15)

	)

362 
	#CAN_IER_LECIE
 (1 << 11)

	)

365 
	#CAN_IER_BOFIE
 (1 << 10)

	)

368 
	#CAN_IER_EPVIE
 (1 << 9)

	)

371 
	#CAN_IER_EWGIE
 (1 << 8)

	)

376 
	#CAN_IER_FOVIE1
 (1 << 6)

	)

379 
	#CAN_IER_FFIE1
 (1 << 5)

	)

382 
	#CAN_IER_FMPIE1
 (1 << 4)

	)

385 
	#CAN_IER_FOVIE0
 (1 << 3)

	)

388 
	#CAN_IER_FFIE0
 (1 << 2)

	)

391 
	#CAN_IER_FMPIE0
 (1 << 1)

	)

394 
	#CAN_IER_TMEIE
 (1 << 0)

	)

399 
	#CAN_ESR_REC_MASK
 (0xF << 24)

	)

402 
	#CAN_ESR_TEC_MASK
 (0xF << 16)

	)

407 
	#CAN_ESR_LEC_NO_ERROR
 (0x0 << 4)

	)

408 
	#CAN_ESR_LEC_STUFF_ERROR
 (0x1 << 4)

	)

409 
	#CAN_ESR_LEC_FORM_ERROR
 (0x2 << 4)

	)

410 
	#CAN_ESR_LEC_ACK_ERROR
 (0x3 << 4)

	)

411 
	#CAN_ESR_LEC_REC_ERROR
 (0x4 << 4)

	)

412 
	#CAN_ESR_LEC_DOM_ERROR
 (0x5 << 4)

	)

413 
	#CAN_ESR_LEC_CRC_ERROR
 (0x6 << 4)

	)

414 
	#CAN_ESR_LEC_SOFT_ERROR
 (0x7 << 4)

	)

415 
	#CAN_ESR_LEC_MASK
 (0x7 << 4)

	)

420 
	#CAN_ESR_BOFF
 (1 << 2)

	)

423 
	#CAN_ESR_EPVF
 (1 << 1)

	)

426 
	#CAN_ESR_EWGF
 (1 << 0)

	)

431 
	#CAN_BTR_SILM
 (1 << 31)

	)

434 
	#CAN_BTR_LBKM
 (1 << 30)

	)

439 
	#CAN_BTR_SJW_1TQ
 (0x0 << 24)

	)

440 
	#CAN_BTR_SJW_2TQ
 (0x1 << 24)

	)

441 
	#CAN_BTR_SJW_3TQ
 (0x2 << 24)

	)

442 
	#CAN_BTR_SJW_4TQ
 (0x3 << 24)

	)

443 
	#CAN_BTR_SJW_MASK
 (0x3 << 24)

	)

444 
	#CAN_BTR_SJW_SHIFT
 24

	)

449 
	#CAN_BTR_TS2_1TQ
 (0x0 << 20)

	)

450 
	#CAN_BTR_TS2_2TQ
 (0x1 << 20)

	)

451 
	#CAN_BTR_TS2_3TQ
 (0x2 << 20)

	)

452 
	#CAN_BTR_TS2_4TQ
 (0x3 << 20)

	)

453 
	#CAN_BTR_TS2_5TQ
 (0x4 << 20)

	)

454 
	#CAN_BTR_TS2_6TQ
 (0x5 << 20)

	)

455 
	#CAN_BTR_TS2_7TQ
 (0x6 << 20)

	)

456 
	#CAN_BTR_TS2_8TQ
 (0x7 << 20)

	)

457 
	#CAN_BTR_TS2_MASK
 (0x7 << 20)

	)

458 
	#CAN_BTR_TS2_SHIFT
 20

	)

461 
	#CAN_BTR_TS1_1TQ
 (0x0 << 16)

	)

462 
	#CAN_BTR_TS1_2TQ
 (0x1 << 16)

	)

463 
	#CAN_BTR_TS1_3TQ
 (0x2 << 16)

	)

464 
	#CAN_BTR_TS1_4TQ
 (0x3 << 16)

	)

465 
	#CAN_BTR_TS1_5TQ
 (0x4 << 16)

	)

466 
	#CAN_BTR_TS1_6TQ
 (0x5 << 16)

	)

467 
	#CAN_BTR_TS1_7TQ
 (0x6 << 16)

	)

468 
	#CAN_BTR_TS1_8TQ
 (0x7 << 16)

	)

469 
	#CAN_BTR_TS1_9TQ
 (0x8 << 16)

	)

470 
	#CAN_BTR_TS1_10TQ
 (0x9 << 16)

	)

471 
	#CAN_BTR_TS1_11TQ
 (0xA << 16)

	)

472 
	#CAN_BTR_TS1_12TQ
 (0xB << 16)

	)

473 
	#CAN_BTR_TS1_13TQ
 (0xC << 16)

	)

474 
	#CAN_BTR_TS1_14TQ
 (0xD << 16)

	)

475 
	#CAN_BTR_TS1_15TQ
 (0xE << 16)

	)

476 
	#CAN_BTR_TS1_16TQ
 (0xF << 16)

	)

477 
	#CAN_BTR_TS1_MASK
 (0xF << 16)

	)

478 
	#CAN_BTR_TS1_SHIFT
 16

	)

483 
	#CAN_BTR_BRP_MASK
 (0x3FFUL << 0)

	)

488 
	#CAN_TIxR_STID_MASK
 (0x7FF << 21)

	)

489 
	#CAN_TIxR_STID_SHIFT
 21

	)

492 
	#CAN_TIxR_EXID_MASK
 (0x1FFFFFF << 3)

	)

493 
	#CAN_TIxR_EXID_SHIFT
 3

	)

496 
	#CAN_TIxR_IDE
 (1 << 2)

	)

499 
	#CAN_TIxR_RTR
 (1 << 1)

	)

502 
	#CAN_TIxR_TXRQ
 (1 << 0)

	)

507 
	#CAN_TDTxR_TIME_MASK
 (0xFFFF << 15)

	)

508 
	#CAN_TDTxR_TIME_SHIFT
 15

	)

513 
	#CAN_TDTxR_TGT
 (1 << 5)

	)

518 
	#CAN_TDTxR_DLC_MASK
 (0xF << 0)

	)

519 
	#CAN_TDTxR_DLC_SHIFT
 0

	)

538 
	#CAN_RIxR_STID_MASK
 (0x7FF)

	)

539 
	#CAN_RIxR_STID_SHIFT
 21

	)

542 
	#CAN_RIxR_EXID_MASK
 (0x1FFFFFFF)

	)

543 
	#CAN_RIxR_EXID_SHIFT
 3

	)

546 
	#CAN_RIxR_IDE
 (1 << 2)

	)

549 
	#CAN_RIxR_RTR
 (1 << 1)

	)

556 
	#CAN_RDTxR_TIME_MASK
 (0xFFFF << 16)

	)

557 
	#CAN_RDTxR_TIME_SHIFT
 16

	)

560 
	#CAN_RDTxR_FMI_MASK
 (0xFF << 8)

	)

561 
	#CAN_RDTxR_FMI_SHIFT
 8

	)

566 
	#CAN_RDTxR_DLC_MASK
 (0xF << 0)

	)

567 
	#CAN_RDTxR_DLC_SHIFT
 0

	)

591 
	#CAN_FMR_CAN2SB_SHIFT
 8

	)

592 
	#CAN_FMR_CAN2SB_MASK
 (0x3F << 
CAN_FMR_CAN2SB_SHIFT
)

	)

597 
	#CAN_FMR_FINIT
 (1 << 0)

	)

645 
BEGIN_DECLS


647 
ˇn_ª£t
(
uöt32_t
 
ˇ≈‹t
);

648 
ˇn_öô
(
uöt32_t
 
ˇ≈‹t
, 
boﬁ
 
âcm
, boﬁ 
abom
, boﬁ 
awum
, boﬁ 
«π
,

649 
boﬁ
 
rÊm
, boﬁ 
txÂ
, 
uöt32_t
 
sjw
, uöt32_à
ts1
, uöt32_à
ts2
,

650 
uöt32_t
 
bΩ
, 
boﬁ
 
lo›back
, boﬁ 
sûít
);

652 
ˇn_fûãr_öô
(
uöt32_t
 
ƒ
, 
boﬁ
 
sˇÀ_32bô
,

653 
boﬁ
 
id_li°_mode
, 
uöt32_t
 
‰1
, uöt32_à
‰2
,

654 
uöt32_t
 
fifo
, 
boﬁ
 
íabÀ
);

655 
ˇn_fûãr_id_mask_16bô_öô
(
uöt32_t
 
ƒ
, 
uöt16_t
 
id1
,

656 
uöt16_t
 
mask1
, uöt16_à
id2
,

657 
uöt16_t
 
mask2
, 
uöt32_t
 
fifo
, 
boﬁ
 
íabÀ
);

658 
ˇn_fûãr_id_mask_32bô_öô
(
uöt32_t
 
ƒ
, uöt32_à
id
,

659 
uöt32_t
 
mask
, uöt32_à
fifo
, 
boﬁ
 
íabÀ
);

660 
ˇn_fûãr_id_li°_16bô_öô
(
uöt32_t
 
ƒ
, 
uöt16_t
 
id1
,

661 
uöt16_t
 
id2
, uöt16_à
id3
, uöt16_à
id4
,

662 
uöt32_t
 
fifo
, 
boﬁ
 
íabÀ
);

663 
ˇn_fûãr_id_li°_32bô_öô
(
uöt32_t
 
ƒ
, uöt32_à
id1
,

664 
uöt32_t
 
id2
, uöt32_à
fifo
, 
boﬁ
 
íabÀ
);

666 
ˇn_íabÀ_úq
(
uöt32_t
 
ˇ≈‹t
, uöt32_à
úq
);

667 
ˇn_dißbÀ_úq
(
uöt32_t
 
ˇ≈‹t
, uöt32_à
úq
);

669 
ˇn_å™smô
(
uöt32_t
 
ˇ≈‹t
, uöt32_à
id
, 
boﬁ
 
ext
, boﬁ 
πr
,

670 
uöt8_t
 
Àngth
, uöt8_à*
d©a
);

671 
ˇn_ª˚ive
(
uöt32_t
 
ˇ≈‹t
, 
uöt8_t
 
fifo
, 
boﬁ
 
ªÀa£
, uöt32_à*
id
,

672 
boﬁ
 *
ext
, boﬁ *
πr
, 
uöt8_t
 *
fmi
, uöt8_à*
Àngth
,

673 
uöt8_t
 *
d©a
, 
uöt16_t
 *
time°amp
);

675 
ˇn_fifo_ªÀa£
(
uöt32_t
 
ˇ≈‹t
, 
uöt8_t
 
fifo
);

676 
boﬁ
 
ˇn_avaûabÀ_maûbox
(
uöt32_t
 
ˇ≈‹t
);

677 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/cec.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F0
)

24 
	~<lib›ícm3/°m32/f0/˚c.h
>

	@lib/libopencm3/include/libopencm3/stm32/common/adc_common_v1.h

33 #ifde‡
LIBOPENCM3_ADC_H


35 #i‚de‡
LIBOPENCM3_ADC_COMMON_V1_H


36 
	#LIBOPENCM3_ADC_COMMON_V1_H


	)

46 
	#ADC1
 
ADC1_BASE


	)

52 
	#ADC_SR
(
block
Ë
	`MMIO32
((blockË+ 0x00)

	)

55 
	#ADC_CR1
(
block
Ë
	`MMIO32
((blockË+ 0x04)

	)

58 
	#ADC_CR2
(
block
Ë
	`MMIO32
((blockË+ 0x08)

	)

61 
	#ADC_SMPR1
(
block
Ë
	`MMIO32
((blockË+ 0x0c)

	)

64 
	#ADC_SMPR2
(
block
Ë
	`MMIO32
((blockË+ 0x10)

	)

66 
	#ADC1_SR
 
	`ADC_SR
(
ADC1
)

	)

67 
	#ADC1_CR1
 
	`ADC_CR1
(
ADC1
)

	)

68 
	#ADC1_CR2
 
	`ADC_CR2
(
ADC1
)

	)

69 
	#ADC1_SMPR1
 
	`ADC_SMPR1
(
ADC1
)

	)

70 
	#ADC1_SMPR2
 
	`ADC_SMPR2
(
ADC1
)

	)

72 
	#ADC1_JOFR1
 
	`ADC_JOFR1
(
ADC1
)

	)

73 
	#ADC1_JOFR2
 
	`ADC_JOFR2
(
ADC1
)

	)

74 
	#ADC1_JOFR3
 
	`ADC_JOFR3
(
ADC1
)

	)

75 
	#ADC1_JOFR4
 
	`ADC_JOFR4
(
ADC1
)

	)

77 
	#ADC1_HTR
 
	`ADC_HTR
(
ADC1
)

	)

78 
	#ADC1_LTR
 
	`ADC_LTR
(
ADC1
)

	)

80 
	#ADC1_SQR1
 
	`ADC_SQR1
(
ADC1
)

	)

81 
	#ADC1_SQR2
 
	`ADC_SQR2
(
ADC1
)

	)

82 
	#ADC1_SQR3
 
	`ADC_SQR3
(
ADC1
)

	)

83 
	#ADC1_JSQR
 
	`ADC_JSQR
(
ADC1
)

	)

85 
	#ADC1_JDR1
 
	`ADC_JDR1
(
ADC1
)

	)

86 
	#ADC1_JDR2
 
	`ADC_JDR2
(
ADC1
)

	)

87 
	#ADC1_JDR3
 
	`ADC_JDR3
(
ADC1
)

	)

88 
	#ADC1_JDR4
 
	`ADC_JDR4
(
ADC1
)

	)

89 
	#ADC1_DR
 
	`ADC_DR
(
ADC1
)

	)

91 #i‡
deföed
(
ADC2_BASE
)

92 
	#ADC2
 
ADC2_BASE


	)

93 
	#ADC2_SR
 
	`ADC_SR
(
ADC2
)

	)

94 
	#ADC2_CR1
 
	`ADC_CR1
(
ADC2
)

	)

95 
	#ADC2_CR2
 
	`ADC_CR2
(
ADC2
)

	)

96 
	#ADC2_SMPR1
 
	`ADC_SMPR1
(
ADC2
)

	)

97 
	#ADC2_SMPR2
 
	`ADC_SMPR2
(
ADC2
)

	)

99 
	#ADC2_JOFR1
 
	`ADC_JOFR1
(
ADC2
)

	)

100 
	#ADC2_JOFR2
 
	`ADC_JOFR2
(
ADC2
)

	)

101 
	#ADC2_JOFR3
 
	`ADC_JOFR3
(
ADC2
)

	)

102 
	#ADC2_JOFR4
 
	`ADC_JOFR4
(
ADC2
)

	)

105 
	#ADC2_HTR
 
	`ADC_HTR
(
ADC2
)

	)

107 
	#ADC2_LTR
 
	`ADC_LTR
(
ADC2
)

	)

110 
	#ADC2_SQR1
 
	`ADC_SQR1
(
ADC2
)

	)

112 
	#ADC2_SQR2
 
	`ADC_SQR2
(
ADC2
)

	)

114 
	#ADC2_SQR3
 
	`ADC_SQR3
(
ADC2
)

	)

116 
	#ADC2_JSQR
 
	`ADC_JSQR
(
ADC2
)

	)

119 
	#ADC2_JDR1
 
	`ADC_JDR1
(
ADC2
)

	)

120 
	#ADC2_JDR2
 
	`ADC_JDR2
(
ADC2
)

	)

121 
	#ADC2_JDR3
 
	`ADC_JDR3
(
ADC2
)

	)

122 
	#ADC2_JDR4
 
	`ADC_JDR4
(
ADC2
)

	)

124 
	#ADC2_DR
 
	`ADC_DR
(
ADC2
)

	)

127 #i‡
deföed
(
ADC3_BASE
)

128 
	#ADC3
 
ADC3_BASE


	)

129 
	#ADC3_SR
 
	`ADC_SR
(
ADC3
)

	)

130 
	#ADC3_CR1
 
	`ADC_CR1
(
ADC3
)

	)

131 
	#ADC3_CR2
 
	`ADC_CR2
(
ADC3
)

	)

132 
	#ADC3_SMPR1
 
	`ADC_SMPR1
(
ADC3
)

	)

133 
	#ADC3_SMPR2
 
	`ADC_SMPR2
(
ADC3
)

	)

135 
	#ADC3_JOFR1
 
	`ADC_JOFR1
(
ADC3
)

	)

136 
	#ADC3_JOFR2
 
	`ADC_JOFR2
(
ADC3
)

	)

137 
	#ADC3_JOFR3
 
	`ADC_JOFR3
(
ADC3
)

	)

138 
	#ADC3_JOFR4
 
	`ADC_JOFR4
(
ADC3
)

	)

140 
	#ADC3_HTR
 
	`ADC_HTR
(
ADC3
)

	)

141 
	#ADC3_LTR
 
	`ADC_LTR
(
ADC3
)

	)

143 
	#ADC3_SQR1
 
	`ADC_SQR1
(
ADC3
)

	)

144 
	#ADC3_SQR2
 
	`ADC_SQR2
(
ADC3
)

	)

145 
	#ADC3_SQR3
 
	`ADC_SQR3
(
ADC3
)

	)

146 
	#ADC3_JSQR
 
	`ADC_JSQR
(
ADC3
)

	)

148 
	#ADC3_JDR1
 
	`ADC_JDR1
(
ADC3
)

	)

149 
	#ADC3_JDR2
 
	`ADC_JDR2
(
ADC3
)

	)

150 
	#ADC3_JDR3
 
	`ADC_JDR3
(
ADC3
)

	)

151 
	#ADC3_JDR4
 
	`ADC_JDR4
(
ADC3
)

	)

152 
	#ADC3_DR
 
	`ADC_DR
(
ADC3
)

	)

164 
	#ADC_CHANNEL0
 0x00

	)

165 
	#ADC_CHANNEL1
 0x01

	)

166 
	#ADC_CHANNEL2
 0x02

	)

167 
	#ADC_CHANNEL3
 0x03

	)

168 
	#ADC_CHANNEL4
 0x04

	)

169 
	#ADC_CHANNEL5
 0x05

	)

170 
	#ADC_CHANNEL6
 0x06

	)

171 
	#ADC_CHANNEL7
 0x07

	)

172 
	#ADC_CHANNEL8
 0x08

	)

173 
	#ADC_CHANNEL9
 0x09

	)

174 
	#ADC_CHANNEL10
 0x0A

	)

175 
	#ADC_CHANNEL11
 0x0B

	)

176 
	#ADC_CHANNEL12
 0x0C

	)

177 
	#ADC_CHANNEL13
 0x0D

	)

178 
	#ADC_CHANNEL14
 0x0E

	)

179 
	#ADC_CHANNEL15
 0x0F

	)

180 
	#ADC_CHANNEL16
 0x10

	)

181 
	#ADC_CHANNEL17
 0x11

	)

182 
	#ADC_CHANNEL18
 0x12

	)

184 
	#ADC_CHANNEL_MASK
 0x1F

	)

195 
	#ADC_SR_STRT
 (1 << 4)

	)

198 
	#ADC_SR_JSTRT
 (1 << 3)

	)

201 
	#ADC_SR_JEOC
 (1 << 2)

	)

204 
	#ADC_SR_EOC
 (1 << 1)

	)

207 
	#ADC_SR_AWD
 (1 << 0)

	)

213 
	#ADC_CR1_AWDEN
 (1 << 23)

	)

216 
	#ADC_CR1_JAWDEN
 (1 << 22)

	)

227 
	#ADC_CR1_DISCNUM_1CHANNELS
 (0x0 << 13)

	)

228 
	#ADC_CR1_DISCNUM_2CHANNELS
 (0x1 << 13)

	)

229 
	#ADC_CR1_DISCNUM_3CHANNELS
 (0x2 << 13)

	)

230 
	#ADC_CR1_DISCNUM_4CHANNELS
 (0x3 << 13)

	)

231 
	#ADC_CR1_DISCNUM_5CHANNELS
 (0x4 << 13)

	)

232 
	#ADC_CR1_DISCNUM_6CHANNELS
 (0x5 << 13)

	)

233 
	#ADC_CR1_DISCNUM_7CHANNELS
 (0x6 << 13)

	)

234 
	#ADC_CR1_DISCNUM_8CHANNELS
 (0x7 << 13)

	)

236 
	#ADC_CR1_DISCNUM_MASK
 (0x7 << 13)

	)

237 
	#ADC_CR1_DISCNUM_SHIFT
 13

	)

240 
	#ADC_CR1_JDISCEN
 (1 << 12)

	)

243 
	#ADC_CR1_DISCEN
 (1 << 11)

	)

246 
	#ADC_CR1_JAUTO
 (1 << 10)

	)

249 
	#ADC_CR1_AWDSGL
 (1 << 9)

	)

252 
	#ADC_CR1_SCAN
 (1 << 8)

	)

255 
	#ADC_CR1_JEOCIE
 (1 << 7)

	)

258 
	#ADC_CR1_AWDIE
 (1 << 6)

	)

261 
	#ADC_CR1_EOCIE
 (1 << 5)

	)

273 
	#ADC_CR1_AWDCH_CHANNEL0
 (0x00 << 0)

	)

274 
	#ADC_CR1_AWDCH_CHANNEL1
 (0x01 << 0)

	)

275 
	#ADC_CR1_AWDCH_CHANNEL2
 (0x02 << 0)

	)

276 
	#ADC_CR1_AWDCH_CHANNEL3
 (0x03 << 0)

	)

277 
	#ADC_CR1_AWDCH_CHANNEL4
 (0x04 << 0)

	)

278 
	#ADC_CR1_AWDCH_CHANNEL5
 (0x05 << 0)

	)

279 
	#ADC_CR1_AWDCH_CHANNEL6
 (0x06 << 0)

	)

280 
	#ADC_CR1_AWDCH_CHANNEL7
 (0x07 << 0)

	)

281 
	#ADC_CR1_AWDCH_CHANNEL8
 (0x08 << 0)

	)

282 
	#ADC_CR1_AWDCH_CHANNEL9
 (0x09 << 0)

	)

283 
	#ADC_CR1_AWDCH_CHANNEL10
 (0x0A << 0)

	)

284 
	#ADC_CR1_AWDCH_CHANNEL11
 (0x0B << 0)

	)

285 
	#ADC_CR1_AWDCH_CHANNEL12
 (0x0C << 0)

	)

286 
	#ADC_CR1_AWDCH_CHANNEL13
 (0x0D << 0)

	)

287 
	#ADC_CR1_AWDCH_CHANNEL14
 (0x0E << 0)

	)

288 
	#ADC_CR1_AWDCH_CHANNEL15
 (0x0F << 0)

	)

289 
	#ADC_CR1_AWDCH_CHANNEL16
 (0x10 << 0)

	)

290 
	#ADC_CR1_AWDCH_CHANNEL17
 (0x11 << 0)

	)

292 
	#ADC_CR1_AWDCH_MASK
 (0x1F << 0)

	)

293 
	#ADC_CR1_AWDCH_SHIFT
 0

	)

298 
	#ADC_CR2_ALIGN_RIGHT
 (0 << 11)

	)

299 
	#ADC_CR2_ALIGN_LEFT
 (1 << 11)

	)

300 
	#ADC_CR2_ALIGN
 (1 << 11)

	)

303 
	#ADC_CR2_DMA
 (1 << 8)

	)

306 
	#ADC_CR2_CONT
 (1 << 1)

	)

314 
	#ADC_CR2_ADON
 (1 << 0)

	)

318 
	#ADC_JOFFSET_LSB
 0

	)

319 
	#ADC_JOFFSET_MSK
 0xfff

	)

320 
	#ADC_HT_LSB
 0

	)

321 
	#ADC_HT_MSK
 0xfff

	)

322 
	#ADC_LT_LSB
 0

	)

323 
	#ADC_LT_MSK
 0xfff

	)

328 
	#ADC_SQR1_L_LSB
 20

	)

331 
	#ADC_JSQR_JL_LSB
 20

	)

332 
	#ADC_JSQR_JSQ4_LSB
 15

	)

333 
	#ADC_JSQR_JSQ3_LSB
 10

	)

334 
	#ADC_JSQR_JSQ2_LSB
 5

	)

335 
	#ADC_JSQR_JSQ1_LSB
 0

	)

343 
	#ADC_JSQR_JL_1CHANNELS
 (0x0 << 
ADC_JSQR_JL_LSB
)

	)

344 
	#ADC_JSQR_JL_2CHANNELS
 (0x1 << 
ADC_JSQR_JL_LSB
)

	)

345 
	#ADC_JSQR_JL_3CHANNELS
 (0x2 << 
ADC_JSQR_JL_LSB
)

	)

346 
	#ADC_JSQR_JL_4CHANNELS
 (0x3 << 
ADC_JSQR_JL_LSB
)

	)

348 
	#ADC_JSQR_JL_MSK
 (0x2 << 
ADC_JSQR_JL_LSB
)

	)

349 
	#ADC_JSQR_JSQ4_MSK
 (0x1‡<< 
ADC_JSQR_JSQ4_LSB
)

	)

350 
	#ADC_JSQR_JSQ3_MSK
 (0x1‡<< 
ADC_JSQR_JSQ3_LSB
)

	)

351 
	#ADC_JSQR_JSQ2_MSK
 (0x1‡<< 
ADC_JSQR_JSQ2_LSB
)

	)

352 
	#ADC_JSQR_JSQ1_MSK
 (0x1‡<< 
ADC_JSQR_JSQ1_LSB
)

	)

354 
	#ADC_JSQR_JSQ_VAL
(
n
, 
vÆ
Ë((vÆË<< ((“Ë- 1Ë* 5))

	)

355 
	#ADC_JSQR_JL_VAL
(
vÆ
Ë(((vÆË- 1Ë<< 
ADC_JSQR_JL_LSB
)

	)

357 #i‡(
deföed
(
THESE_HAVE_BAD_NAMES_PROBABLY
) && (THESE_HAVE_BAD_NAMES_PROBABLY))

360 
	#ADC_JDATA_LSB
 0

	)

361 
	#ADC_DATA_LSB
 0

	)

362 
	#ADC_ADC2DATA_LSB
 16

	)

363 
	#ADC_JDATA_MSK
 (0xfff‡<< 
ADC_JDATA_LSB
)

	)

364 
	#ADC_DATA_MSK
 (0xfff‡<< 
ADC_DA
)

	)

365 
	#ADC_ADC2DATA_MSK
 (0xfff‡<< 
ADC_ADC2DATA_LSB
)

	)

372 
BEGIN_DECLS


374 
adc_powî_⁄
(
uöt32_t
 
adc
);

375 
adc_powî_off
(
uöt32_t
 
adc
);

376 
adc_íabÀ_™Æog_w©chdog_ªguœr
(
uöt32_t
 
adc
);

377 
adc_dißbÀ_™Æog_w©chdog_ªguœr
(
uöt32_t
 
adc
);

378 
adc_íabÀ_™Æog_w©chdog_öje˘ed
(
uöt32_t
 
adc
);

379 
adc_dißbÀ_™Æog_w©chdog_öje˘ed
(
uöt32_t
 
adc
);

380 
adc_íabÀ_disc⁄töuous_mode_ªguœr
(
uöt32_t
 
adc
, 
uöt8_t
 
Àngth
);

381 
adc_dißbÀ_disc⁄töuous_mode_ªguœr
(
uöt32_t
 
adc
);

382 
adc_íabÀ_disc⁄töuous_mode_öje˘ed
(
uöt32_t
 
adc
);

383 
adc_dißbÀ_disc⁄töuous_mode_öje˘ed
(
uöt32_t
 
adc
);

384 
adc_íabÀ_autom©ic_öje˘ed_group_c⁄vîsi⁄
(
uöt32_t
 
adc
);

385 
adc_dißbÀ_autom©ic_öje˘ed_group_c⁄vîsi⁄
(
uöt32_t
 
adc
);

386 
adc_íabÀ_™Æog_w©chdog_⁄_Æl_ch™√ls
(
uöt32_t
 
adc
);

387 
adc_íabÀ_™Æog_w©chdog_⁄_£À˘ed_ch™√l
(
uöt32_t
 
adc
,

388 
uöt8_t
 
ch™√l
);

389 
adc_íabÀ_sˇn_mode
(
uöt32_t
 
adc
);

390 
adc_dißbÀ_sˇn_mode
(
uöt32_t
 
adc
);

391 
adc_íabÀ_eoc_öãºu±_öje˘ed
(
uöt32_t
 
adc
);

392 
adc_dißbÀ_eoc_öãºu±_öje˘ed
(
uöt32_t
 
adc
);

393 
adc_íabÀ_awd_öãºu±
(
uöt32_t
 
adc
);

394 
adc_dißbÀ_awd_öãºu±
(
uöt32_t
 
adc
);

395 
adc_íabÀ_eoc_öãºu±
(
uöt32_t
 
adc
);

396 
adc_dißbÀ_eoc_öãºu±
(
uöt32_t
 
adc
);

397 
adc_£t_À·_Æig√d
(
uöt32_t
 
adc
);

398 
adc_£t_right_Æig√d
(
uöt32_t
 
adc
);

399 
boﬁ
 
adc_eoc
(
uöt32_t
 
adc
);

400 
boﬁ
 
adc_eoc_öje˘ed
(
uöt32_t
 
adc
);

401 
uöt32_t
 
adc_ªad_ªguœr
(uöt32_à
adc
);

402 
uöt32_t
 
adc_ªad_öje˘ed
(uöt32_à
adc
, 
uöt8_t
 
ªg
);

403 
adc_£t_c⁄töuous_c⁄vîsi⁄_mode
(
uöt32_t
 
adc
);

404 
adc_£t_sögÀ_c⁄vîsi⁄_mode
(
uöt32_t
 
adc
);

405 
adc_£t_ªguœr_£quí˚
(
uöt32_t
 
adc
, 
uöt8_t
 
Àngth
, uöt8_à
ch™√l
[]);

406 
adc_£t_öje˘ed_£quí˚
(
uöt32_t
 
adc
, 
uöt8_t
 
Àngth
, uöt8_à
ch™√l
[]);

407 
adc_£t_öje˘ed_off£t
(
uöt32_t
 
adc
, 
uöt8_t
 
ªg
, uöt32_à
off£t
);

408 
adc_£t_w©chdog_high_thªshﬁd
(
uöt32_t
 
adc
, 
uöt16_t
 
thªshﬁd
);

409 
adc_£t_w©chdog_low_thªshﬁd
(
uöt32_t
 
adc
, 
uöt16_t
 
thªshﬁd
);

410 
adc_°¨t_c⁄vîsi⁄_ªguœr
(
uöt32_t
 
adc
);

411 
adc_°¨t_c⁄vîsi⁄_öje˘ed
(
uöt32_t
 
adc
);

412 
adc_íabÀ_dma
(
uöt32_t
 
adc
);

413 
adc_dißbÀ_dma
(
uöt32_t
 
adc
);

414 
boﬁ
 
adc_gë_Êag
(
uöt32_t
 
adc
, uöt32_à
Êag
);

415 
adc_˛ór_Êag
(
uöt32_t
 
adc
, uöt32_à
Êag
);

418 
adc_£t_ßm∂e_time
(
uöt32_t
 
adc
, 
uöt8_t
 
ch™√l
, uöt8_à
time
);

419 
adc_£t_ßm∂e_time_⁄_Æl_ch™√ls
(
uöt32_t
 
adc
, 
uöt8_t
 
time
);

420 
adc_dißbÀ_exã∫Æ_åiggî_ªguœr
(
uöt32_t
 
adc
);

421 
adc_dißbÀ_exã∫Æ_åiggî_öje˘ed
(
uöt32_t
 
adc
);

423 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/adc_common_v1_multi.h

34 #ifde‡
LIBOPENCM3_ADC_H


36 #i‚de‡
LIBOPENCM3_ADC_COMMON_V1_MULTI_H


37 
	#LIBOPENCM3_ADC_COMMON_V1_MULTI_H


	)

39 
	~<lib›ícm3/°m32/comm⁄/adc_comm⁄_v1.h
>

45 
	#ADC_COMMON_REGISTERS_BASE
 (
ADC1_BASE
+0x300)

	)

46 
	#ADC_CSR
 
	`MMIO32
(
ADC_COMMON_REGISTERS_BASE
 + 0x0)

	)

47 
	#ADC_CCR
 
	`MMIO32
(
ADC_COMMON_REGISTERS_BASE
 + 0x4)

	)

48 
	#ADC_CDR
 
	`MMIO32
(
ADC_COMMON_REGISTERS_BASE
 + 0x8)

	)

60 
	#ADC_SR_OVR
 (1 << 5)

	)

64 
	#ADC_CR1_OVRIE
 (1 << 26)

	)

72 
	#ADC_CR1_RES_12BIT
 (0x0 << 24)

	)

73 
	#ADC_CR1_RES_10BIT
 (0x1 << 24)

	)

74 
	#ADC_CR1_RES_8BIT
 (0x2 << 24)

	)

75 
	#ADC_CR1_RES_6BIT
 (0x3 << 24)

	)

77 
	#ADC_CR1_RES_MASK
 (0x3 << 24)

	)

78 
	#ADC_CR1_RES_SHIFT
 24

	)

87 
	#ADC_CR2_SWSTART
 (1 << 30)

	)

91 
	#ADC_CR2_EXTEN_SHIFT
 28

	)

92 
	#ADC_CR2_EXTEN_MASK
 (0x3 << 
ADC_CR2_EXTEN_SHIFT
)

	)

96 
	#ADC_CR2_EXTEN_DISABLED
 (0x0 << 
ADC_CR2_EXTEN_SHIFT
)

	)

97 
	#ADC_CR2_EXTEN_RISING_EDGE
 (0x1 << 
ADC_CR2_EXTEN_SHIFT
)

	)

98 
	#ADC_CR2_EXTEN_FALLING_EDGE
 (0x2 << 
ADC_CR2_EXTEN_SHIFT
)

	)

99 
	#ADC_CR2_EXTEN_BOTH_EDGES
 (0x3 << 
ADC_CR2_EXTEN_SHIFT
)

	)

105 
	#ADC_CR2_EXTSEL_MASK
 (0xF << 24)

	)

106 
	#ADC_CR2_EXTSEL_SHIFT
 24

	)

111 
	#ADC_CR2_JSWSTART
 (1 << 22)

	)

115 
	#ADC_CR2_JEXTEN_SHIFT
 20

	)

116 
	#ADC_CR2_JEXTEN_MASK
 (0x3 << 
ADC_CR2_JEXTEN_SHIFT
)

	)

120 
	#ADC_CR2_JEXTEN_DISABLED
 (0x0 << 
ADC_CR2_JEXTEN_SHIFT
)

	)

121 
	#ADC_CR2_JEXTEN_RISING_EDGE
 (0x1 << 
ADC_CR2_JEXTEN_SHIFT
)

	)

122 
	#ADC_CR2_JEXTEN_FALLING_EDGE
 (0x2 << 
ADC_CR2_JEXTEN_SHIFT
)

	)

123 
	#ADC_CR2_JEXTEN_BOTH_EDGES
 (0x3 << 
ADC_CR2_JEXTEN_SHIFT
)

	)

129 
	#ADC_CR2_JEXTSEL_SHIFT
 16

	)

130 
	#ADC_CR2_JEXTSEL_MASK
 (0xF << 
ADC_CR2_JEXTSEL_SHIFT
)

	)

133 
	#ADC_CR2_ALIGN_RIGHT
 (0 << 11)

	)

134 
	#ADC_CR2_ALIGN_LEFT
 (1 << 11)

	)

135 
	#ADC_CR2_ALIGN
 (1 << 11)

	)

138 
	#ADC_CR2_EOCS
 (1 << 10)

	)

141 
	#ADC_CR2_DDS
 (1 << 9)

	)

144 
	#ADC_CR2_DMA
 (1 << 8)

	)

149 
	#ADC_CR2_CONT
 (1 << 1)

	)

157 
	#ADC_CR2_ADON
 (1 << 0)

	)

163 
	#ADC_SQRx_MASK
 0x1f

	)

167 
	#ADC_JDATA_LSB
 0

	)

168 
	#ADC_DATA_LSB
 0

	)

169 
	#ADC_JDATA_MSK
 (0xfff‡<< 
ADC_JDATA_LSB
)

	)

170 
	#ADC_DATA_MSK
 (0xfff‡<< 
ADC_DA
)

	)

177 
	#ADC_CSR_OVR3
 (1 << 21)

	)

180 
	#ADC_CSR_STRT3
 (1 << 20)

	)

183 
	#ADC_CSR_JSTRT3
 (1 << 19)

	)

186 
	#ADC_CSR_JEOC3
 (1 << 18)

	)

189 
	#ADC_CSR_EOC3
 (1 << 17)

	)

192 
	#ADC_CSR_AWD3
 (1 << 16)

	)

197 
	#ADC_CSR_OVR2
 (1 << 13)

	)

200 
	#ADC_CSR_STRT2
 (1 << 12)

	)

203 
	#ADC_CSR_JSTRT2
 (1 << 11)

	)

206 
	#ADC_CSR_JEOC2
 (1 << 10)

	)

209 
	#ADC_CSR_EOC2
 (1 << 9)

	)

212 
	#ADC_CSR_AWD2
 (1 << 8)

	)

217 
	#ADC_CSR_OVR1
 (1 << 5)

	)

220 
	#ADC_CSR_STRT1
 (1 << 4)

	)

223 
	#ADC_CSR_JSTRT1
 (1 << 3)

	)

226 
	#ADC_CSR_JEOC1
 (1 << 2)

	)

229 
	#ADC_CSR_EOC1
 (1 << 1)

	)

232 
	#ADC_CSR_AWD1
 (1 << 0)

	)

237 
	#ADC_CCR_TSVREFE
 (1 << 23)

	)

240 
	#ADC_CCR_VBATE
 (1 << 22)

	)

250 
	#ADC_CCR_DMA_DISABLE
 (0x0 << 14)

	)

251 
	#ADC_CCR_DMA_MODE_1
 (0x1 << 14)

	)

252 
	#ADC_CCR_DMA_MODE_2
 (0x2 << 14)

	)

253 
	#ADC_CCR_DMA_MODE_3
 (0x3 << 14)

	)

255 
	#ADC_CCR_DMA_MASK
 (0x3 << 14)

	)

256 
	#ADC_CCR_DMA_SHIFT
 14

	)

259 
	#ADC_CCR_DDS
 (1 << 13)

	)

269 
	#ADC_CCR_DELAY_5ADCCLK
 (0x0 << 8)

	)

270 
	#ADC_CCR_DELAY_6ADCCLK
 (0x1 << 8)

	)

271 
	#ADC_CCR_DELAY_7ADCCLK
 (0x2 << 8)

	)

272 
	#ADC_CCR_DELAY_8ADCCLK
 (0x3 << 8)

	)

273 
	#ADC_CCR_DELAY_9ADCCLK
 (0x4 << 8)

	)

274 
	#ADC_CCR_DELAY_10ADCCLK
 (0x5 << 8)

	)

275 
	#ADC_CCR_DELAY_11ADCCLK
 (0x6 << 8)

	)

276 
	#ADC_CCR_DELAY_12ADCCLK
 (0x7 << 8)

	)

277 
	#ADC_CCR_DELAY_13ADCCLK
 (0x8 << 8)

	)

278 
	#ADC_CCR_DELAY_14ADCCLK
 (0x9 << 8)

	)

279 
	#ADC_CCR_DELAY_15ADCCLK
 (0x®<< 8)

	)

280 
	#ADC_CCR_DELAY_16ADCCLK
 (0xb << 8)

	)

281 
	#ADC_CCR_DELAY_17ADCCLK
 (0x¯<< 8)

	)

282 
	#ADC_CCR_DELAY_18ADCCLK
 (0xd << 8)

	)

283 
	#ADC_CCR_DELAY_19ADCCLK
 (0xê<< 8)

	)

284 
	#ADC_CCR_DELAY_20ADCCLK
 (0x‡<< 8)

	)

286 
	#ADC_CCR_DELAY_MASK
 (0x‡<< 8)

	)

287 
	#ADC_CCR_DELAY_SHIFT
 8

	)

299 
	#ADC_CCR_MULTI_INDEPENDENT
 (0x00 << 0)

	)

306 
	#ADC_CCR_MULTI_DUAL_REG_SIMUL_AND_INJECTED_SIMUL
 (0x01 << 0)

	)

311 
	#ADC_CCR_MULTI_DUAL_REG_SIMUL_AND_ALTERNATE_TRIG
 (0x02 << 0)

	)

313 
	#ADC_CCR_MULTI_DUAL_INJECTED_SIMUL
 (0x05 << 0)

	)

315 
	#ADC_CCR_MULTI_DUAL_REGULAR_SIMUL
 (0x06 << 0)

	)

317 
	#ADC_CCR_MULTI_DUAL_INTERLEAVED
 (0x07 << 0)

	)

319 
	#ADC_CCR_MULTI_DUAL_ALTERNATE_TRIG
 (0x09 << 0)

	)

326 
	#ADC_CCR_MULTI_TRIPLE_REG_SIMUL_AND_INJECTED_SIMUL
 (0x11 << 0)

	)

331 
	#ADC_CCR_MULTI_TRIPLE_REG_SIMUL_AND_ALTERNATE_TRIG
 (0x12 << 0)

	)

333 
	#ADC_CCR_MULTI_TRIPLE_INJECTED_SIMUL
 (0x15 << 0)

	)

335 
	#ADC_CCR_MULTI_TRIPLE_REGULAR_SIMUL
 (0x16 << 0)

	)

337 
	#ADC_CCR_MULTI_TRIPLE_INTERLEAVED
 (0x17 << 0)

	)

339 
	#ADC_CCR_MULTI_TRIPLE_ALTERNATE_TRIG
 (0x19 << 0)

	)

342 
	#ADC_CCR_MULTI_MASK
 (0x1‡<< 0)

	)

343 
	#ADC_CCR_MULTI_SHIFT
 0

	)

347 
	#ADC_CDR_DATA2_MASK
 (0xfff‡<< 16)

	)

348 
	#ADC_CDR_DATA2_SHIFT
 16

	)

350 
	#ADC_CDR_DATA1_MASK
 (0xfff‡<< 0)

	)

351 
	#ADC_CDR_DATA1_SHIFT
 0

	)

353 
BEGIN_DECLS


355 
adc_£t_˛k_¥esˇÀ
(
uöt32_t
 
¥esˇÀr
);

356 
adc_íabÀ_exã∫Æ_åiggî_ªguœr
(
uöt32_t
 
adc
, uöt32_à
åiggî
,

357 
uöt32_t
 
pﬁ¨ôy
);

358 
adc_íabÀ_exã∫Æ_åiggî_öje˘ed
(
uöt32_t
 
adc
, uöt32_à
åiggî
,

359 
uöt32_t
 
pﬁ¨ôy
);

360 
adc_£t_ªsﬁuti⁄
(
uöt32_t
 
adc
, uöt32_à
ªsﬁuti⁄
);

361 
adc_íabÀ_ovîrun_öãºu±
(
uöt32_t
 
adc
);

362 
adc_dißbÀ_ovîrun_öãºu±
(
uöt32_t
 
adc
);

363 
boﬁ
 
adc_gë_ovîrun_Êag
(
uöt32_t
 
adc
);

364 
adc_˛ór_ovîrun_Êag
(
uöt32_t
 
adc
);

365 
boﬁ
 
adc_awd
(
uöt32_t
 
adc
);

366 
adc_eoc_a·î_óch
(
uöt32_t
 
adc
);

367 
adc_eoc_a·î_group
(
uöt32_t
 
adc
);

368 
adc_£t_dma_c⁄töue
(
uöt32_t
 
adc
);

369 
adc_£t_dma_ãrmö©e
(
uöt32_t
 
adc
);

370 
adc_íabÀ_ãm≥øtuª_£ns‹
();

371 
adc_dißbÀ_ãm≥øtuª_£ns‹
();

373 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/adc_common_v2.h

33 #ifde‡
LIBOPENCM3_ADC_H


35 #i‚de‡
LIBOPENCM3_ADC_COMMON_V2_H


36 
	#LIBOPENCM3_ADC_COMMON_V2_H


	)

42 
	#ADC_ISR
(
adc
Ë
	`MMIO32
(◊dcË+ 0x00)

	)

44 
	#ADC_IER
(
adc
Ë
	`MMIO32
(◊dcË+ 0x04)

	)

46 
	#ADC_CR
(
adc
Ë
	`MMIO32
(◊dcË+ 0x08)

	)

48 
	#ADC_CFGR1
(
adc
Ë
	`MMIO32
(◊dcË+ 0x0C)

	)

50 
	#ADC_CFGR2
(
adc
Ë
	`MMIO32
(◊dcË+ 0x10)

	)

52 
	#ADC_SMPR1
(
adc
Ë
	`MMIO32
(◊dcË+ 0x14)

	)

54 
	#ADC_TR1
(
adc
Ë
	`MMIO32
(◊dcË+ 0x20)

	)

56 
	#ADC_DR
(
adc
Ë
	`MMIO32
(◊dcË+ 0x40)

	)

60 
	#ADC_CCR
(
adc
Ë
	`MMIO32
(◊dcË+ 0x300 + 0x8)

	)

70 
	#ADC_ISR_AWD1
 (1 << 7)

	)

72 
	#ADC_ISR_OVR
 (1 << 4)

	)

74 
	#ADC_ISR_EOS
 (1 << 3)

75 
	#ADC_ISR_EOSEQ
 
ADC_ISR_EOS


	)

77 
	#ADC_ISR_EOC
 (1 << 2)

	)

79 
	#ADC_ISR_EOSMP
 (1 << 1)

	)

81 
	#ADC_ISR_ADRDY
 (1 << 0)

	)

90 
	#ADC_IER_AWD1IE
 (1 << 7)

	)

92 
	#ADC_IER_OVRIE
 (1 << 4)

	)

94 
	#ADC_IER_EOSIE
 (1 << 3)

	)

95 
	#ADC_IER_EOSEQIE
 
ADC_IER_EOSIE


	)

97 
	#ADC_IER_EOCIE
 (1 << 2)

	)

99 
	#ADC_IER_EOSMPIE
 (1 << 1)

	)

101 
	#ADC_IER_ADRDYIE
 (1 << 0)

	)

110 
	#ADC_CR_ADCAL
 (1 << 31)

	)

112 
	#ADC_CR_ADSTP
 (1 << 4)

	)

114 
	#ADC_CR_ADSTART
 (1 << 2)

	)

116 
	#ADC_CR_ADDIS
 (1 << 1)

	)

118 
	#ADC_CR_ADEN
 (1 << 0)

	)

126 
	#ADC_CFGR1_AWD1CH_SHIFT
 26

	)

127 
	#ADC_CFGR1_AWD1CH
 (0x1F << 
ADC_CFGR1_AWD1CH_SHIFT
)

	)

129 
	#ADC_CFGR1_AWD1CH_VAL
(
x
Ë((xË<< 
ADC_CFGR1_AWD1CH_SHIFT
)

	)

132 
	#ADC_CFGR1_AWD1EN
 (1 << 23)

	)

134 
	#ADC_CFGR1_AWD1SGL
 (1 << 22)

	)

136 
	#ADC_CFGR1_DISCEN
 (1 << 16)

	)

138 
	#ADC_CFGR1_AUTDLY
 (1 << 14)

	)

140 
	#ADC_CFGR1_CONT
 (1 << 13)

	)

142 
	#ADC_CFGR1_OVRMOD
 (1 << 12)

	)

144 
	#ADC_CFGR1_EXTEN_MASK
 (0x3 << 10)

	)

147 
	#ADC_CFGR1_EXTEN_DISABLED
 (0x0 << 10)

	)

148 
	#ADC_CFGR1_EXTEN_RISING_EDGE
 (0x1 << 10)

	)

149 
	#ADC_CFGR1_EXTEN_FALLING_EDGE
 (0x2 << 10)

	)

150 
	#ADC_CFGR1_EXTEN_BOTH_EDGES
 (0x3 << 10)

	)

154 
	#ADC_CFGR1_ALIGN
 (1 << 5)

	)

156 
	#ADC_CFGR1_RES_MASK
 (0x3 << 3)

	)

159 
	#ADC_CFGR1_RES_12_BIT
 (0x0 << 3)

	)

160 
	#ADC_CFGR1_RES_10_BIT
 (0x1 << 3)

	)

161 
	#ADC_CFGR1_RES_8_BIT
 (0x2 << 3)

	)

162 
	#ADC_CFGR1_RES_6_BIT
 (0x3 << 3)

	)

166 
	#ADC_CFGR1_DMACFG
 (1 << 1)

	)

169 
	#ADC_CFGR1_DMAEN
 (1 << 0)

	)

189 
	#ADC_TR1_LT_SHIFT
 0

	)

190 
	#ADC_TR1_LT_MASK
 0xFFF

	)

191 
	#ADC_TR1_LT
 (0xFFF << 
ADC_TR1_LT_SHIFT
)

	)

193 
	#ADC_TR1_LT_VAL
(
x
Ë(((xË& 
ADC_TR1_LT_MASK
Ë<< 
ADC_TR1_LT_SHIFT
)

	)

195 
	#ADC_TR1_HT_SHIFT
 16

	)

196 
	#ADC_TR1_HT_MASK
 0xFFF

	)

197 
	#ADC_TR1_HT
 (0xFFF << 
ADC_TR1_HT_SHIFT
)

	)

199 
	#ADC_TR1_HT_VAL
(
x
Ë(((xË& 
ADC_TR1_HT_MASK
Ë<< 
ADC_TR1_HT_SHIFT
)

	)

208 
	#ADC_CCR_VBATEN
 (1 << 24)

	)

211 
	#ADC_CCR_TSEN
 (1 << 23)

	)

214 
	#ADC_CCR_VREFEN
 (1 << 22)

	)

220 
BEGIN_DECLS


222 
adc_powî_⁄_async
(
uöt32_t
 
adc
);

223 
adc_powî_⁄
(
uöt32_t
 
adc
);

224 
boﬁ
 
adc_is_powî_⁄
(
uöt32_t
 
adc
);

225 
adc_powî_off_async
(
uöt32_t
 
adc
);

226 
adc_powî_off
(
uöt32_t
 
adc
);

227 
boﬁ
 
adc_is_powî_off
(
uöt32_t
 
adc
);

228 
adc_ˇlibøã_async
(
uöt32_t
 
adc
);

229 
boﬁ
 
adc_is_ˇlibøtög
(
uöt32_t
 
adc
);

230 
adc_ˇlibøã
(
uöt32_t
 
adc
);

231 
adc_£t_c⁄töuous_c⁄vîsi⁄_mode
(
uöt32_t
 
adc
);

232 
adc_£t_sögÀ_c⁄vîsi⁄_mode
(
uöt32_t
 
adc
);

233 
adc_£t_ªguœr_£quí˚
(
uöt32_t
 
adc
, 
uöt8_t
 
Àngth
, uöt8_à
ch™√l
[]);

234 
adc_£t_ßm∂e_time_⁄_Æl_ch™√ls
(
uöt32_t
 
adc
, 
uöt8_t
 
time
);

235 
adc_íabÀ_ãm≥øtuª_£ns‹
();

236 
adc_dißbÀ_ãm≥øtuª_£ns‹
();

237 
adc_íabÀ_vªföt
();

238 
adc_dißbÀ_vªföt
();

239 
adc_£t_ªsﬁuti⁄
(
uöt32_t
 
adc
, 
uöt16_t
 
ªsﬁuti⁄
);

240 
adc_£t_À·_Æig√d
(
uöt32_t
 
adc
);

241 
adc_£t_right_Æig√d
(
uöt32_t
 
adc
);

242 
adc_íabÀ_dma
(
uöt32_t
 
adc
);

243 
adc_dißbÀ_dma
(
uöt32_t
 
adc
);

244 
boﬁ
 
adc_eoc
(
uöt32_t
 
adc
);

245 
boﬁ
 
adc_eos
(
uöt32_t
 
adc
);

246 
adc_íabÀ_eoc_öãºu±
(
uöt32_t
 
adc
);

247 
adc_dißbÀ_eoc_öãºu±
(
uöt32_t
 
adc
);

248 
adc_íabÀ_ovîrun_öãºu±
(
uöt32_t
 
adc
);

249 
adc_dißbÀ_ovîrun_öãºu±
(
uöt32_t
 
adc
);

250 
boﬁ
 
adc_gë_ovîrun_Êag
(
uöt32_t
 
adc
);

251 
adc_˛ór_ovîrun_Êag
(
uöt32_t
 
adc
);

252 
uöt32_t
 
adc_ªad_ªguœr
(uöt32_à
adc
);

253 
adc_°¨t_c⁄vîsi⁄_ªguœr
(
uöt32_t
 
adc
);

254 
adc_íabÀ_dma_cúcuœr_mode
(
uöt32_t
 
adc
);

255 
adc_dißbÀ_dma_cúcuœr_mode
(
uöt32_t
 
adc
);

256 
adc_íabÀ_dñayed_c⁄vîsi⁄_mode
(
uöt32_t
 
adc
);

257 
adc_dißbÀ_dñayed_c⁄vîsi⁄_mode
(
uöt32_t
 
adc
);

258 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/adc_common_v2_multi.h

33 #ifde‡
LIBOPENCM3_ADC_H


35 #i‚de‡
LIBOPENCM3_ADC_COMMON_V2_MULTI_H


36 
	#LIBOPENCM3_ADC_COMMON_V2_MULTI_H


	)

49 
	#ADC_SMPR2
(
adc
Ë
	`MMIO32
(◊dcË+ 0x18)

	)

51 
	#ADC_TR2
(
adc
Ë
	`MMIO32
(◊dcË+ 0x24)

	)

53 
	#ADC_TR3
(
adc
Ë
	`MMIO32
(◊dcË+ 0x28)

	)

55 
	#ADC_SQR1
(
adc
Ë
	`MMIO32
(◊dcË+ 0x30)

	)

56 
	#ADC_SQR2
(
adc
Ë
	`MMIO32
(◊dcË+ 0x34)

	)

57 
	#ADC_SQR3
(
adc
Ë
	`MMIO32
(◊dcË+ 0x38)

	)

58 
	#ADC_SQR4
(
adc
Ë
	`MMIO32
(◊dcË+ 0x3C)

	)

61 
	#ADC_JSQR
(
adc
Ë
	`MMIO32
(◊dcË+ 0x30)

	)

64 
	#ADC_OFR1
(
adc
Ë
	`MMIO32
(◊dcË+ 0x60)

	)

65 
	#ADC_OFR2
(
adc
Ë
	`MMIO32
(◊dcË+ 0x64)

	)

66 
	#ADC_OFR3
(
adc
Ë
	`MMIO32
(◊dcË+ 0x68)

	)

67 
	#ADC_OFR4
(
adc
Ë
	`MMIO32
(◊dcË+ 0x6C)

	)

70 
	#ADC_JDR1
(
adc
Ë
	`MMIO32
(◊dcË+ 0x80)

	)

71 
	#ADC_JDR2
(
adc
Ë
	`MMIO32
(◊dcË+ 0x84)

	)

72 
	#ADC_JDR3
(
adc
Ë
	`MMIO32
(◊dcË+ 0x88)

	)

73 
	#ADC_JDR4
(
adc
Ë
	`MMIO32
(◊dcË+ 0x8C)

	)

76 
	#ADC_AWD2CR
(
adc
Ë
	`MMIO32
(◊dcË+ 0xA0)

	)

78 
	#ADC_AWD3CR
(
adc
Ë
	`MMIO32
(◊dcË+ 0xA4)

	)

81 
	#ADC_DIFSEL
(
adc
Ë
	`MMIO32
(◊dcË+ 0xB0)

	)

84 
	#ADC_CALFACT
(
adc
Ë
	`MMIO32
(◊dcË+ 0xB4)

	)

87 
	#ADC_CSR
(
adc
Ë
	`MMIO32
(◊dcË+ 0x300 + 0x0)

	)

88 
	#ADC_CDR
(
adc
Ë
	`MMIO32
(◊dcË+ 0x300 + 0xc)

	)

95 
	#ADC_ISR_JQOVF
 (1 << 10)

	)

97 
	#ADC_ISR_AWD3
 (1 << 9)

	)

99 
	#ADC_ISR_AWD2
 (1 << 8)

	)

101 
	#ADC_ISR_JEOS
 (1 << 6)

	)

103 
	#ADC_ISR_JEOC
 (1 << 5)

	)

108 
	#ADC_IER_JQOVFIE
 (1 << 10)

	)

110 
	#ADC_IER_AWD3IE
 (1 << 9)

	)

112 
	#ADC_IER_AWD2IE
 (1 << 8)

	)

114 
	#ADC_IER_JEOSIE
 (1 << 6)

	)

116 
	#ADC_IER_JEOCIE
 (1 << 5)

	)

121 
	#ADC_CR_ADCALDIF
 (1 << 30)

	)

123 
	#ADC_CR_JADSTP
 (1 << 5)

	)

125 
	#ADC_CR_JADSTART
 (1 << 3)

	)

130 
	#ADC_CFGR1_JAUTO
 (1 << 25)

	)

133 
	#ADC_CFGR1_JAWD1EN
 (1 << 24)

	)

136 
	#ADC_CFGR1_JQM
 (1 << 21)

	)

139 
	#ADC_CFGR1_JDISCEN
 (1 << 20)

	)

142 
	#ADC_CFGR1_DISCNUM_SHIFT
 17

	)

143 
	#ADC_CFGR1_DISCNUM_MASK
 (0x7 << 
ADC_CFGR1_DISCNUM_SHIFT
)

	)

144 
	#ADC_CFGR1_DISCNUM_VAL
(
x
Ë(((xË- 1Ë<< 
ADC_CFGR1_DISCNUM_SHIFT
)

	)

147 
	#ADC_CFGR1_EXTSEL_SHIFT
 6

	)

148 
	#ADC_CFGR1_EXTSEL_MASK
 (0x‡<< 
ADC_CFGR1_EXTSEL_SHIFT
)

	)

149 
	#ADC_CFGR1_EXTSEL_VAL
(
x
Ë((xË<< 
ADC_CFGR1_EXTSEL_SHIFT
)

	)

153 
	#ADC_SQR1_L_SHIFT
 0

	)

154 
	#ADC_SQR1_L_MASK
 0xf

	)

155 
	#ADC_SQRx_SQx_MASK
 0x1f

	)

156 
	#ADC_SQR1_SQ1_SHIFT
 6

	)

157 
	#ADC_SQR1_SQ2_SHIFT
 12

	)

158 
	#ADC_SQR1_SQ3_SHIFT
 18

	)

159 
	#ADC_SQR1_SQ4_SHIFT
 24

	)

160 
	#ADC_SQR2_SQ5_SHIFT
 0

	)

161 
	#ADC_SQR2_SQ6_SHIFT
 6

	)

162 
	#ADC_SQR2_SQ7_SHIFT
 12

	)

163 
	#ADC_SQR2_SQ8_SHIFT
 18

	)

164 
	#ADC_SQR2_SQ9_SHIFT
 24

	)

165 
	#ADC_SQR3_SQ10_SHIFT
 0

	)

166 
	#ADC_SQR3_SQ11_SHIFT
 6

	)

167 
	#ADC_SQR3_SQ12_SHIFT
 12

	)

168 
	#ADC_SQR3_SQ13_SHIFT
 18

	)

169 
	#ADC_SQR3_SQ14_SHIFT
 24

	)

170 
	#ADC_SQR4_SQ15_SHIFT
 0

	)

171 
	#ADC_SQR4_SQ16_SHIFT
 6

	)

175 
BEGIN_DECLS


177 
adc_£t_ßm∂e_time
(
uöt32_t
 
adc
, 
uöt8_t
 
ch™√l
, uöt8_à
time
);

178 
adc_íabÀ_ªguœt‹
(
uöt32_t
 
adc
);

179 
adc_dißbÀ_ªguœt‹
(
uöt32_t
 
adc
);

181 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/adc_common_v2_single.h

40 #ifde‡
LIBOPENCM3_ADC_H


42 #i‚de‡
LIBOPENCM3_ADC_COMMON_V2_SINGLE_H


43 
	#LIBOPENCM3_ADC_COMMON_V2_SINGLE_H


	)

49 
	#ADC_CHSELR
(
adc
Ë
	`MMIO32
(◊dcË+ 0x28)

	)

57 
	#ADC_CFGR1_WAIT
 (1<<14)

	)

59 
	#ADC_CFGR1_AUTOFF
 (1 << 15)

	)

61 
	#ADC_CFGR1_EXTSEL_SHIFT
 6

	)

62 
	#ADC_CFGR1_EXTSEL
 (0x7 << 
ADC_CFGR1_EXTSEL_SHIFT
)

	)

64 
	#ADC_CFGR1_EXTSEL_VAL
(
x
Ë((xË<< 
ADC_CFGR1_EXTSEL_SHIFT
)

	)

67 
	#ADC_CFGR1_SCANDIR
 (1 << 2)

	)

73 
	#ADC_CHSELR_CHSEL
(
x
Ë(1 << (x))

	)

78 
BEGIN_DECLS


80 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/crc_common_all.h

31 #ifde‡
LIBOPENCM3_CRC_H


33 #i‚de‡
LIBOPENCM3_CRC_COMMON_ALL_H


34 
	#LIBOPENCM3_CRC_COMMON_ALL_H


	)

49 
	#CRC_DR
 
	`MMIO32
(
CRC_BASE
 + 0x00)

	)

52 
	#CRC_IDR
 
	`MMIO32
(
CRC_BASE
 + 0x04)

	)

55 
	#CRC_CR
 
	`MMIO32
(
CRC_BASE
 + 0x08)

	)

76 
	#CRC_CR_RESET
 (1 << 0)

	)

87 
BEGIN_DECLS


94 
¸c_ª£t
();

102 
uöt32_t
 
¸c_ˇlcuœã
(uöt32_à
d©a
);

113 
uöt32_t
 
¸c_ˇlcuœã_block
(uöt32_à*
d©≠
, 
size
);

115 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/crc_v2.h

30 #¥agm®
⁄˚


34 
	~<lib›ícm3/°m32/comm⁄/¸c_comm⁄_Æl.h
>

47 
	#CRC_DR8
 
	`MMIO8
(
CRC_BASE
 + 0x00)

	)

49 
	#CRC_DR16
 
	`MMIO16
(
CRC_BASE
 + 0x00)

	)

52 
	#CRC_INIT
 
	`MMIO32
(
CRC_BASE
 + 0x10)

	)

55 
	#CRC_POL
 
	`MMIO32
(
CRC_BASE
 + 0x14)

	)

63 
	#CRC_CR_REV_OUT
 (1 << 7)

	)

65 
	#CRC_CR_REV_IN_SHIFT
 5

	)

66 
	#CRC_CR_REV_IN
 (3 << 
CRC_CR_REV_IN_SHIFT
)

	)

69 
	#CRC_CR_REV_IN_NONE
 (0 << 
CRC_CR_REV_IN_SHIFT
)

	)

70 
	#CRC_CR_REV_IN_BYTE
 (1 << 
CRC_CR_REV_IN_SHIFT
)

	)

71 
	#CRC_CR_REV_IN_HALF
 (2 << 
CRC_CR_REV_IN_SHIFT
)

	)

72 
	#CRC_CR_REV_IN_WORD
 (3 << 
CRC_CR_REV_IN_SHIFT
)

	)

75 
	#CRC_CR_POLYSIZE_SHIFT
 3

	)

76 
	#CRC_CR_POLYSIZE
 (3 << 
CRC_CR_POLYSIZE_SHIFT
)

	)

81 
	#CRC_CR_POLYSIZE_32
 (0 << 
CRC_CR_POLYSIZE_SHIFT
)

	)

82 
	#CRC_CR_POLYSIZE_16
 (1 << 
CRC_CR_POLYSIZE_SHIFT
)

	)

83 
	#CRC_CR_POLYSIZE_8
 (2 << 
CRC_CR_POLYSIZE_SHIFT
)

	)

84 
	#CRC_CR_POLYSIZE_7
 (3 << 
CRC_CR_POLYSIZE_SHIFT
)

	)

90 
	#CRC_POL_DEFAULT
 0x04C11DB7

	)

93 
BEGIN_DECLS


95 
¸c_ªvî£_ouçut_íabÀ
();

96 
¸c_ªvî£_ouçut_dißbÀ
();

98 
¸c_£t_ªvî£_öput
(
uöt32_t
 
ªvî£_ö
);

99 
¸c_£t_pﬁysize
(
uöt32_t
 
pﬁysize
);

101 
¸c_£t_pﬁynomül
(
uöt32_t
 
pﬁynomül
);

102 
¸c_£t_öôül
(
uöt32_t
 
öôül
);

104 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/crs_common_all.h

32 #i‚de‡
LIBOPENCM3_CRS_H


33 
	#LIBOPENCM3_CRS_H


	)

40 
	#CRS
 
CRS_BASE


	)

46 
	#CRS_CR
 
	`MMIO32
(
CRS_BASE
 + 0x00)

	)

47 
	#CRS_CFGR
 
	`MMIO32
(
CRS_BASE
 + 0x04)

	)

48 
	#CRS_ISR
 
	`MMIO32
(
CRS_BASE
 + 0x08)

	)

49 
	#CRS_ICR
 
	`MMIO32
(
CRS_BASE
 + 0x0c)

	)

57 
	#CRS_CR_TRIM_SHIFT
 8

	)

58 
	#CRS_CR_TRIM
 (0x3F << 
CRS_CR_TRIM_SHIFT
)

	)

60 
	#CRS_CR_SWSYNC
 (1 << 7)

	)

61 
	#CRS_CR_AUTOTRIMEN
 (1 << 6)

	)

62 
	#CRS_CR_CEN
 (1 << 5)

	)

63 
	#CRS_CR_ESYNCIE
 (1 << 3)

	)

64 
	#CRS_CR_ERRIE
 (1 << 2)

	)

65 
	#CRS_CR_SYNCWARNIE
 (1 << 1)

	)

66 
	#CRS_CR_SYNCOKIE
 (1 << 0)

	)

70 
	#CRS_CFGR_SYNCPOL
 (1 << 31)

	)

72 
	#CRS_CFGR_SYNCSRC_SHIFT
 28

	)

73 
	#CRS_CFGR_SYNCSRC
 (3 << 
CRS_CFGR_SYNCSRC_SHIFT
)

	)

74 
	#CRS_CFGR_SYNCSRC_GPIO
 (0 << 
CRS_CFGR_SYNCSRC_SHIFT
)

	)

75 
	#CRS_CFGR_SYNCSRC_LSE
 (1 << 
CRS_CFGR_SYNCSRC_SHIFT
)

	)

76 
	#CRS_CFGR_SYNCSRC_USB_SOF
 (2 << 
CRS_CFGR_SYNCSRC_SHIFT
)

	)

78 
	#CRS_CFGR_SYNCDIV_SHIFT
 24

	)

79 
	#CRS_CFGR_SYNCDIV
 (7 << 
CRS_CFGR_SYNCDIV_SHIFT
)

	)

80 
	#CRS_CFGR_SYNCDIV_NODIV
 (0 << 
CRS_CFGR_SYNCDIV_SHIFT
)

	)

81 
	#CRS_CFGR_SYNCDIV_DIV2
 (1 << 
CRS_CFGR_SYNCDIV_SHIFT
)

	)

82 
	#CRS_CFGR_SYNCDIV_DIV4
 (2 << 
CRS_CFGR_SYNCDIV_SHIFT
)

	)

83 
	#CRS_CFGR_SYNCDIV_DIV8
 (3 << 
CRS_CFGR_SYNCDIV_SHIFT
)

	)

84 
	#CRS_CFGR_SYNCDIV_DIV16
 (4 << 
CRS_CFGR_SYNCDIV_SHIFT
)

	)

85 
	#CRS_CFGR_SYNCDIV_DIV32
 (5 << 
CRS_CFGR_SYNCDIV_SHIFT
)

	)

86 
	#CRS_CFGR_SYNCDIV_DIV64
 (6 << 
CRS_CFGR_SYNCDIV_SHIFT
)

	)

87 
	#CRS_CFGR_SYNCDIV_DIV128
 (7 << 
CRS_CFGR_SYNCDIV_SHIFT
)

	)

89 
	#CRS_CFGR_FELIM_SHIFT
 16

	)

90 
	#CRS_CFGR_FELIM
 (0xFF << 
CRS_CFGR_FELIM_SHIFT
)

	)

91 
	#CRS_CFGR_FELIM_VAL
(
x
Ë((xË<< 
CRS_CFGR_FELIM_SHIFT
)

	)

93 
	#CRS_CFGR_RELOAD_SHIFT
 0

	)

94 
	#CRS_CFGR_RELOAD
 (0xFFFF << 
CRS_CFGR_RELOAD_SHIFT
)

	)

95 
	#CRS_CFGR_RELOAD_VAL
(
x
Ë((xË<< 
CRS_CFGR_RELOAD_SHIFT
)

	)

99 
	#CRS_ISR_FECAP_SHIFT
 16

	)

100 
	#CRS_ISR_FECAP
 (0xFFFF << 
CRS_ISR_FECAP_SHIFT
)

	)

102 
	#CRS_ISR_FEDIR
 (1 << 15)

	)

103 
	#CRS_ISR_TRIMOVF
 (1 << 10)

	)

104 
	#CRS_ISR_SYNCMISS
 (1 << 9)

	)

105 
	#CRS_ISR_SYNCERR
 (1 << 8)

	)

106 
	#CRS_ISR_ESYNCF
 (1 << 3)

	)

107 
	#CRS_ISR_ERRF
 (1 << 2)

	)

108 
	#CRS_ISR_SYNCWARNF
 (1 << 1)

	)

109 
	#CRS_ISR_SYNCOOKF
 (1 << 0)

	)

113 
	#CRS_ICR_ESYNCC
 (1 << 3)

	)

114 
	#CRS_ICR_ERRC
 (1 << 2)

	)

115 
	#CRS_ICR_SYNCWARNC
 (1 << 1)

	)

116 
	#CRS_ICR_SYNCOKC
 (1 << 0)

	)

126 
BEGIN_DECLS


128 
¸s_autŸrim_usb_íabÀ
();

130 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/crypto_common_f24.h

97 #ifde‡
LIBOPENCM3_CRYPTO_H


100 #i‚de‡
LIBOPENCM3_CRYPTO_COMMON_F24_H


101 
	#LIBOPENCM3_CRYPTO_COMMON_F24_H


	)

114 
	#CRYP
 
CRYP_BASE


	)

117 
	#CRYP_CR
 
	`MMIO32
(
CRYP_BASE
 + 0x00)

	)

120 
	#CRYP_SR
 
	`MMIO32
(
CRYP_BASE
 + 0x04)

	)

123 
	#CRYP_DIN
 
	`MMIO32
(
CRYP_BASE
 + 0x08)

	)

126 
	#CRYP_DOUT
 
	`MMIO32
(
CRYP_BASE
 + 0x0C)

	)

129 
	#CRYP_DMACR
 
	`MMIO32
(
CRYP_BASE
 + 0x10)

	)

132 
	#CRYP_IMSCR
 
	`MMIO32
(
CRYP_BASE
 + 0x14)

	)

135 
	#CRYP_RISR
 
	`MMIO32
(
CRYP_BASE
 + 0x18)

	)

138 
	#CRYP_MISR
 
	`MMIO32
(
CRYP_BASE
 + 0x1C)

	)

141 
	#CRYP_KR
(
i
Ë
	`MMIO64
(
CRYP_BASE
 + 0x20 + (iË* 8)

	)

144 
	#CRYP_IVR
(
i
Ë
	`MMIO32
(
CRYP_BASE
 + 0x40 + (iË* 8)

	)

149 
	#CRYP_CR_ALGODIR
 (1 << 2)

	)

152 
	#CRYP_CR_ALGOMODE_SHIFT
 3

	)

153 
	#CRYP_CR_ALGOMODE
 (7 << 
CRYP_CR_ALGOMODE_SHIFT
)

	)

154 
	#CRYP_CR_ALGOMODE_TDES_ECB
 (0 << 
CRYP_CR_ALGOMODE_SHIFT
)

	)

155 
	#CRYP_CR_ALGOMODE_TDES_CBC
 (1 << 
CRYP_CR_ALGOMODE_SHIFT
)

	)

156 
	#CRYP_CR_ALGOMODE_DES_ECB
 (2 << 
CRYP_CR_ALGOMODE_SHIFT
)

	)

157 
	#CRYP_CR_ALGOMODE_DES_CBC
 (3 << 
CRYP_CR_ALGOMODE_SHIFT
)

	)

158 
	#CRYP_CR_ALGOMODE_AES_ECB
 (4 << 
CRYP_CR_ALGOMODE_SHIFT
)

	)

159 
	#CRYP_CR_ALGOMODE_AES_CBC
 (5 << 
CRYP_CR_ALGOMODE_SHIFT
)

	)

160 
	#CRYP_CR_ALGOMODE_AES_CTR
 (6 << 
CRYP_CR_ALGOMODE_SHIFT
)

	)

161 
	#CRYP_CR_ALGOMODE_AES_PREP
 (7 << 
CRYP_CR_ALGOMODE_SHIFT
)

	)

164 
	#CRYP_CR_DATATYPE_SHIFT
 6

	)

165 
	#CRYP_CR_DATATYPE
 (3 << 
CRYP_CR_DATATYPE_SHIFT
)

	)

166 
	#CRYP_CR_DATATYPE_32
 (0 << 
CRYP_CR_DATATYPE_SHIFT
)

	)

167 
	#CRYP_CR_DATATYPE_16
 (1 << 
CRYP_CR_DATATYPE_SHIFT
)

	)

168 
	#CRYP_CR_DATATYPE_8
 (2 << 
CRYP_CR_DATATYPE_SHIFT
)

	)

169 
	#CRYP_CR_DATATYPE_BIT
 (3 << 
CRYP_CR_DATATYPE_SHIFT
)

	)

172 
	#CRYP_CR_KEYSIZE_SHIFT
 8

	)

173 
	#CRYP_CR_KEYSIZE
 (3 << 
CRYP_CR_KEYSIZE_SHIFT
)

	)

174 
	#CRYP_CR_KEYSIZE_128
 (0 << 
CRYP_CR_KEYSIZE_SHIFT
)

	)

175 
	#CRYP_CR_KEYSIZE_192
 (1 << 
CRYP_CR_KEYSIZE_SHIFT
)

	)

176 
	#CRYP_CR_KEYSIZE_256
 (2 << 
CRYP_CR_KEYSIZE_SHIFT
)

	)

179 
	#CRYP_CR_FFLUSH
 (1 << 14)

	)

182 
	#CRYP_CR_CRYPEN
 (1 << 15)

	)

187 
	#CRYP_SR_IFEM
 (1 << 0)

	)

190 
	#CRYP_SR_IFNF
 (1 << 1)

	)

193 
	#CRYP_SR_OFNE
 (1 << 2)

	)

196 
	#CRYP_SR_OFFU
 (1 << 3)

	)

199 
	#CRYP_SR_BUSY
 (1 << 4)

	)

204 
	#CRYP_DMACR_DIEN
 (1 << 0)

	)

207 
	#CRYP_DMACR_DOEN
 (1 << 1)

	)

212 
	#CRYP_IMSCR_INIM
 (1 << 0)

	)

215 
	#CRYP_IMSCR_OUTIM
 (1 << 1)

	)

220 
	#CRYP_RISR_INRIS
 (1 << 0)

	)

223 
	#CRYP_RISR_OUTRIS
 (1 << 0)

	)

228 
	#CRYP_MISR_INMIS
 (1 << 0)

	)

231 
	#CRYP_MISR_OUTMIS
 (1 << 0)

	)

243 
	e¸y±o_mode
 {

244 
	mENCRYPT_TDES_ECB
 = 
CRYP_CR_ALGOMODE_TDES_ECB
,

245 
	mENCRYPT_TDES_CBC
 = 
CRYP_CR_ALGOMODE_TDES_CBC
,

246 
	mENCRYPT_DES_ECB
 = 
CRYP_CR_ALGOMODE_DES_ECB
,

247 
	mENCRYPT_DES_CBC
 = 
CRYP_CR_ALGOMODE_DES_CBC
,

248 
	mENCRYPT_AES_ECB
 = 
CRYP_CR_ALGOMODE_AES_ECB
,

249 
	mENCRYPT_AES_CBC
 = 
CRYP_CR_ALGOMODE_AES_CBC
,

250 
	mENCRYPT_AES_CTR
 = 
CRYP_CR_ALGOMODE_AES_CTR
,

251 
	mDECRYPT_TDES_ECB
 = 
CRYP_CR_ALGOMODE_TDES_ECB
 | 
CRYP_CR_ALGODIR
,

252 
	mDECRYPT_TDES_CBC
 = 
CRYP_CR_ALGOMODE_TDES_CBC
 | 
CRYP_CR_ALGODIR
,

253 
	mDECRYPT_DES_ECB
 = 
CRYP_CR_ALGOMODE_DES_ECB
 | 
CRYP_CR_ALGODIR
,

254 
	mDECRYPT_DES_CBC
 = 
CRYP_CR_ALGOMODE_DES_CBC
 | 
CRYP_CR_ALGODIR
,

255 
	mDECRYPT_AES_ECB
 = 
CRYP_CR_ALGOMODE_AES_ECB
 | 
CRYP_CR_ALGODIR
,

256 
	mDECRYPT_AES_CBC
 = 
CRYP_CR_ALGOMODE_AES_CBC
 | 
CRYP_CR_ALGODIR
,

257 
	mDECRYPT_AES_CTR
 = 
CRYP_CR_ALGOMODE_AES_CTR
,

259 
	e¸y±o_keysize
 {

260 
	mCRYPTO_KEY_128BIT
 = 0,

261 
	mCRYPTO_KEY_192BIT
,

262 
	mCRYPTO_KEY_256BIT
,

264 
	e¸y±o_d©©y≥
 {

266 
	mCRYPTO_DATA_32BIT
 = 0,

267 
	mCRYPTO_DATA_16BIT
,

268 
	mCRYPTO_DATA_8BIT
,

269 
	mCRYPTO_DATA_BIT
,

272 
BEGIN_DECLS


273 
¸y±o_waô_busy
();

274 
¸y±o_£t_key
(
¸y±o_keysize
 
keysize
, 
uöt64_t
 
key
[]);

275 
¸y±o_£t_iv
(
uöt64_t
 
iv
[]);

276 
¸y±o_£t_d©©y≥
(
¸y±o_d©©y≥
 
d©©y≥
);

277 
¸y±o_£t_Æg‹ôhm
(
¸y±o_mode
 
mode
);

278 
¸y±o_°¨t
();

279 
¸y±o_°›
();

280 
uöt32_t
 
¸y±o_¥o˚ss_block
(uöt32_à*
öp
, uöt32_à*
ouç
, uöt32_à
Àngth
);

281 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/dac_common_all.h

34 #ifde‡
LIBOPENCM3_DAC_H


36 #i‚de‡
LIBOPENCM3_DAC_COMMON_ALL_H


37 
	#LIBOPENCM3_DAC_COMMON_ALL_H


	)

42 
	#DAC_CR
 
	`MMIO32
(
DAC_BASE
 + 0x00)

	)

45 
	#DAC_SWTRIGR
 
	`MMIO32
(
DAC_BASE
 + 0x04)

	)

48 
	#DAC_DHR12R1
 
	`MMIO32
(
DAC_BASE
 + 0x08)

	)

51 
	#DAC_DHR12L1
 
	`MMIO32
(
DAC_BASE
 + 0x0C)

	)

54 
	#DAC_DHR8R1
 
	`MMIO32
(
DAC_BASE
 + 0x10)

	)

57 
	#DAC_DHR12R2
 
	`MMIO32
(
DAC_BASE
 + 0x14)

	)

60 
	#DAC_DHR12L2
 
	`MMIO32
(
DAC_BASE
 + 0x18)

	)

63 
	#DAC_DHR8R2
 
	`MMIO32
(
DAC_BASE
 + 0x1C)

	)

66 
	#DAC_DHR12RD
 
	`MMIO32
(
DAC_BASE
 + 0x20)

	)

69 
	#DAC_DHR12LD
 
	`MMIO32
(
DAC_BASE
 + 0x24)

	)

72 
	#DAC_DHR8RD
 
	`MMIO32
(
DAC_BASE
 + 0x28)

	)

75 
	#DAC_DOR1
 
	`MMIO32
(
DAC_BASE
 + 0x2C)

	)

78 
	#DAC_DOR2
 
	`MMIO32
(
DAC_BASE
 + 0x30)

	)

83 
	#DAC_SR
 
	`MMIO32
(
DAC_BASE
 + 0x34)

	)

89 
	#DAC_CR_DMAUDRIE2
 (1 << 29)

	)

92 
	#DAC_CR_DMAEN2
 (1 << 28)

	)

98 
	#DAC_CR_MAMP2_SHIFT
 24

	)

105 
	#DAC_CR_MAMP2_1
 (0x0 << 
DAC_CR_MAMP2_SHIFT
)

	)

106 
	#DAC_CR_MAMP2_2
 (0x1 << 
DAC_CR_MAMP2_SHIFT
)

	)

107 
	#DAC_CR_MAMP2_3
 (0x2 << 
DAC_CR_MAMP2_SHIFT
)

	)

108 
	#DAC_CR_MAMP2_4
 (0x3 << 
DAC_CR_MAMP2_SHIFT
)

	)

109 
	#DAC_CR_MAMP2_5
 (0x4 << 
DAC_CR_MAMP2_SHIFT
)

	)

110 
	#DAC_CR_MAMP2_6
 (0x5 << 
DAC_CR_MAMP2_SHIFT
)

	)

111 
	#DAC_CR_MAMP2_7
 (0x6 << 
DAC_CR_MAMP2_SHIFT
)

	)

112 
	#DAC_CR_MAMP2_8
 (0x7 << 
DAC_CR_MAMP2_SHIFT
)

	)

113 
	#DAC_CR_MAMP2_9
 (0x8 << 
DAC_CR_MAMP2_SHIFT
)

	)

114 
	#DAC_CR_MAMP2_10
 (0x9 << 
DAC_CR_MAMP2_SHIFT
)

	)

115 
	#DAC_CR_MAMP2_11
 (0xA << 
DAC_CR_MAMP2_SHIFT
)

	)

116 
	#DAC_CR_MAMP2_12
 (0xB << 
DAC_CR_MAMP2_SHIFT
)

	)

127 
	#DAC_CR_WAVE2_SHIFT
 22

	)

128 
	#DAC_CR_WAVE2_DIS
 (0x3 << 
DAC_CR_WAVE2_SHIFT
)

	)

137 
	#DAC_CR_WAVE2_NOISE
 (0x1 << 
DAC_CR_WAVE2_SHIFT
)

	)

138 
	#DAC_CR_WAVE2_TRI
 (0x2 << 
DAC_CR_WAVE2_SHIFT
)

	)

159 
	#DAC_CR_TSEL2_SHIFT
 19

	)

179 
	#DAC_CR_TSEL2_T6
 (0x0 << 
DAC_CR_TSEL2_SHIFT
)

	)

180 
	#DAC_CR_TSEL2_T3
 (0x1 << 
DAC_CR_TSEL2_SHIFT
)

	)

181 
	#DAC_CR_TSEL2_T8
 (0x1 << 
DAC_CR_TSEL2_SHIFT
)

	)

182 
	#DAC_CR_TSEL2_T7
 (0x2 << 
DAC_CR_TSEL2_SHIFT
)

	)

183 
	#DAC_CR_TSEL2_T5
 (0x3 << 
DAC_CR_TSEL2_SHIFT
)

	)

184 
	#DAC_CR_TSEL2_T15
 (0x3 << 
DAC_CR_TSEL2_SHIFT
)

	)

185 
	#DAC_CR_TSEL2_T2
 (0x4 << 
DAC_CR_TSEL2_SHIFT
)

	)

186 
	#DAC_CR_TSEL2_T4
 (0x5 << 
DAC_CR_TSEL2_SHIFT
)

	)

187 
	#DAC_CR_TSEL2_E9
 (0x6 << 
DAC_CR_TSEL2_SHIFT
)

	)

188 
	#DAC_CR_TSEL2_SW
 (0x7 << 
DAC_CR_TSEL2_SHIFT
)

	)

192 
	#DAC_CR_TEN2
 (1 << 18)

	)

195 
	#DAC_CR_BOFF2
 (1 << 17)

	)

198 
	#DAC_CR_EN2
 (1 << 16)

	)

202 
	#DAC_CR_DMAUDRIE1
 (1 << 13)

	)

205 
	#DAC_CR_DMAEN1
 (1 << 12)

	)

211 
	#DAC_CR_MAMP1_SHIFT
 8

	)

218 
	#DAC_CR_MAMP1_1
 (0x0 << 
DAC_CR_MAMP1_SHIFT
)

	)

219 
	#DAC_CR_MAMP1_2
 (0x1 << 
DAC_CR_MAMP1_SHIFT
)

	)

220 
	#DAC_CR_MAMP1_3
 (0x2 << 
DAC_CR_MAMP1_SHIFT
)

	)

221 
	#DAC_CR_MAMP1_4
 (0x3 << 
DAC_CR_MAMP1_SHIFT
)

	)

222 
	#DAC_CR_MAMP1_5
 (0x4 << 
DAC_CR_MAMP1_SHIFT
)

	)

223 
	#DAC_CR_MAMP1_6
 (0x5 << 
DAC_CR_MAMP1_SHIFT
)

	)

224 
	#DAC_CR_MAMP1_7
 (0x6 << 
DAC_CR_MAMP1_SHIFT
)

	)

225 
	#DAC_CR_MAMP1_8
 (0x7 << 
DAC_CR_MAMP1_SHIFT
)

	)

226 
	#DAC_CR_MAMP1_9
 (0x8 << 
DAC_CR_MAMP1_SHIFT
)

	)

227 
	#DAC_CR_MAMP1_10
 (0x9 << 
DAC_CR_MAMP1_SHIFT
)

	)

228 
	#DAC_CR_MAMP1_11
 (0xA << 
DAC_CR_MAMP1_SHIFT
)

	)

229 
	#DAC_CR_MAMP1_12
 (0xB << 
DAC_CR_MAMP1_SHIFT
)

	)

240 
	#DAC_CR_WAVE1_SHIFT
 6

	)

241 
	#DAC_CR_WAVE1_DIS
 (0x3 << 
DAC_CR_WAVE1_SHIFT
)

	)

251 
	#DAC_CR_WAVE1_NOISE
 (0x1 << 
DAC_CR_WAVE1_SHIFT
)

	)

252 
	#DAC_CR_WAVE1_TRI
 (0x2 << 
DAC_CR_WAVE1_SHIFT
)

	)

273 
	#DAC_CR_TSEL1_SHIFT
 3

	)

293 
	#DAC_CR_TSEL1_T6
 (0x0 << 
DAC_CR_TSEL1_SHIFT
)

	)

294 
	#DAC_CR_TSEL1_T3
 (0x1 << 
DAC_CR_TSEL1_SHIFT
)

	)

295 
	#DAC_CR_TSEL1_T8
 (0x1 << 
DAC_CR_TSEL1_SHIFT
)

	)

296 
	#DAC_CR_TSEL1_T7
 (0x2 << 
DAC_CR_TSEL1_SHIFT
)

	)

297 
	#DAC_CR_TSEL1_T5
 (0x3 << 
DAC_CR_TSEL1_SHIFT
)

	)

298 
	#DAC_CR_TSEL1_T15
 (0x3 << 
DAC_CR_TSEL1_SHIFT
)

	)

299 
	#DAC_CR_TSEL1_T2
 (0x4 << 
DAC_CR_TSEL1_SHIFT
)

	)

300 
	#DAC_CR_TSEL1_T4
 (0x5 << 
DAC_CR_TSEL1_SHIFT
)

	)

301 
	#DAC_CR_TSEL1_E9
 (0x6 << 
DAC_CR_TSEL1_SHIFT
)

	)

302 
	#DAC_CR_TSEL1_SW
 (0x7 << 
DAC_CR_TSEL1_SHIFT
)

	)

306 
	#DAC_CR_TEN1
 (1 << 2)

	)

309 
	#DAC_CR_BOFF1
 (1 << 1)

	)

312 
	#DAC_CR_EN1
 (1 << 0)

	)

318 
	#DAC_SWTRIGR_SWTRIG2
 (1 << 1)

	)

321 
	#DAC_SWTRIGR_SWTRIG1
 (1 << 0)

	)

325 
	#DAC_DHR12R1_DACC1DHR_LSB
 (1 << 0)

	)

326 
	#DAC_DHR12R1_DACC1DHR_MSK
 (0x0FFF << 0)

	)

330 
	#DAC_DHR12L1_DACC1DHR_LSB
 (1 << 4)

	)

331 
	#DAC_DHR12L1_DACC1DHR_MSK
 (0x0FFF << 4)

	)

335 
	#DAC_DHR8R1_DACC1DHR_LSB
 (1 << 0)

	)

336 
	#DAC_DHR8R1_DACC1DHR_MSK
 (0x00FF << 0)

	)

340 
	#DAC_DHR12R2_DACC2DHR_LSB
 (1 << 0)

	)

341 
	#DAC_DHR12R2_DACC2DHR_MSK
 (0x00FFF << 0)

	)

345 
	#DAC_DHR12L2_DACC2DHR_LSB
 (1 << 4)

	)

346 
	#DAC_DHR12L2_DACC2DHR_MSK
 (0x0FFF << 4)

	)

350 
	#DAC_DHR8R2_DACC2DHR_LSB
 (1 << 0)

	)

351 
	#DAC_DHR8R2_DACC2DHR_MSK
 (0x00FF << 0)

	)

355 
	#DAC_DHR12RD_DACC2DHR_LSB
 (1 << 16)

	)

356 
	#DAC_DHR12RD_DACC2DHR_MSK
 (0x0FFF << 16)

	)

357 
	#DAC_DHR12RD_DACC1DHR_LSB
 (1 << 0)

	)

358 
	#DAC_DHR12RD_DACC1DHR_MSK
 (0x0FFF << 0)

	)

362 
	#DAC_DHR12LD_DACC2DHR_LSB
 (1 << 16)

	)

363 
	#DAC_DHR12LD_DACC2DHR_MSK
 (0x0FFF << 20)

	)

364 
	#DAC_DHR12LD_DACC1DHR_LSB
 (1 << 0)

	)

365 
	#DAC_DHR12LD_DACC1DHR_MSK
 (0x0FFF << 4)

	)

369 
	#DAC_DHR8RD_DACC2DHR_LSB
 (1 << 8)

	)

370 
	#DAC_DHR8RD_DACC2DHR_MSK
 (0x00FF << 8)

	)

371 
	#DAC_DHR8RD_DACC1DHR_LSB
 (1 << 0)

	)

372 
	#DAC_DHR8RD_DACC1DHR_MSK
 (0x00FF << 0)

	)

376 
	#DAC_DOR1_DACC1DOR_LSB
 (1 << 0)

	)

377 
	#DAC_DOR1_DACC1DOR_MSK
 (0x0FFF << 0)

	)

381 
	#DAC_DOR2_DACC2DOR_LSB
 (1 << 0)

	)

382 
	#DAC_DOR2_DACC2DOR_MSK
 (0x0FFF << 0)

	)

387 
	#DAC_SR_DMAUDR1
 (1 << 13)

	)

390 
	#DAC_SR_DMAUDR2
 (1 << 29)

	)

395 
	mCHANNEL_1
, 
	mCHANNEL_2
, 
	mCHANNEL_D


396 } 
	td©a_ch™√l
;

400 
	mRIGHT8
, 
	mRIGHT12
, 
	mLEFT12


401 } 
	td©a_Æign
;

405 
BEGIN_DECLS


407 
dac_íabÀ
(
d©a_ch™√l
 
dac_ch™√l
);

408 
dac_dißbÀ
(
d©a_ch™√l
 
dac_ch™√l
);

409 
dac_buf„r_íabÀ
(
d©a_ch™√l
 
dac_ch™√l
);

410 
dac_buf„r_dißbÀ
(
d©a_ch™√l
 
dac_ch™√l
);

411 
dac_dma_íabÀ
(
d©a_ch™√l
 
dac_ch™√l
);

412 
dac_dma_dißbÀ
(
d©a_ch™√l
 
dac_ch™√l
);

413 
dac_åiggî_íabÀ
(
d©a_ch™√l
 
dac_ch™√l
);

414 
dac_åiggî_dißbÀ
(
d©a_ch™√l
 
dac_ch™√l
);

415 
dac_£t_åiggî_sour˚
(
uöt32_t
 
dac_åig_§c
);

416 
dac_£t_wavef‹m_gíî©i⁄
(
uöt32_t
 
dac_wave_ís
);

417 
dac_dißbÀ_wavef‹m_gíî©i⁄
(
d©a_ch™√l
 
dac_ch™√l
);

418 
dac_£t_wavef‹m_ch¨a˘îi°ics
(
uöt32_t
 
dac_mamp
);

419 
dac_lﬂd_d©a_buf„r_sögÀ
(
uöt16_t
 
dac_d©a
, 
d©a_Æign
 
dac_d©a_f‹m©
,

420 
d©a_ch™√l
 
dac_ch™√l
);

421 
dac_lﬂd_d©a_buf„r_duÆ
(
uöt16_t
 
dac_d©a1
, uöt16_à
dac_d©a2
,

422 
d©a_Æign
 
dac_d©a_f‹m©
);

423 
dac_so·w¨e_åiggî
(
d©a_ch™√l
 
dac_ch™√l
);

425 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/dma2d_common_f47.h

35 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

36 
	~<°döt.h
>

38 #i‚de‡
DMA2D_H


39 
	#DMA2D_H


	)

44 
	#DMA2D_CR
 
	`MMIO32
(
DMA2D_BASE
 + 0x0U)

	)

45 
	#DMA2D_CR_MODE_SHIFT
 16

	)

46 
	#DMA2D_CR_MODE_MASK
 0x3

	)

47 
	#DMA2D_CR_MODE_M2M
 0

	)

48 
	#DMA2D_CR_MODE_M2MWPFC
 1

	)

49 
	#DMA2D_CR_MODE_M2MWB
 2

	)

50 
	#DMA2D_CR_MODE_R2M
 3

	)

51 
	#DMA2D_CR_CEIE
 (1 << 13)

	)

52 
	#DMA2D_CR_CTCIE
 (1 << 12)

	)

53 
	#DMA2D_CR_CAEIE
 (1 << 11)

	)

54 
	#DMA2D_CR_TWIE
 (1 << 10)

	)

55 
	#DMA2D_CR_TCIE
 (1 << 9)

	)

56 
	#DMA2D_CR_TEIE
 (1 << 8)

	)

57 
	#DMA2D_CR_ABORT
 (1 << 2)

	)

58 
	#DMA2D_CR_SUSP
 (1 << 1)

	)

59 
	#DMA2D_CR_START
 (1 << 0)

	)

62 
	#DMA2D_ISR
 
	`MMIO32
(
DMA2D_BASE
 + 0x4U)

	)

63 
	#DMA2D_ISR_CEIF
 (1 << 5)

	)

64 
	#DMA2D_ISR_CTCIF
 (1 << 4)

	)

65 
	#DMA2D_ISR_CAEIF
 (1 << 3)

	)

66 
	#DMA2D_ISR_TWIF
 (1 << 2)

	)

67 
	#DMA2D_ISR_TCIF
 (1 << 1)

	)

68 
	#DMA2D_ISR_TEIF
 (1 << 0)

	)

71 
	#DMA2D_IFCR
 
	`MMIO32
(
DMA2D_BASE
 + 0x8U)

	)

72 
	#DMA2D_IFCR_CCEIF
 (1 << 5)

	)

73 
	#DMA2D_IFCR_CCTCIF
 (1 << 4)

	)

74 
	#DMA2D_IFCR_CCAEIF
 (1 << 3)

	)

75 
	#DMA2D_IFCR_CTWIF
 (1 << 2)

	)

76 
	#DMA2D_IFCR_CTCIF
 (1 << 1)

	)

77 
	#DMA2D_IFCR_CTEIF
 (1 << 0)

	)

80 
	#DMA2D_FGMAR
 
	`MMIO32
(
DMA2D_BASE
 + 0xCU)

	)

83 
	#DMA2D_FGOR
 
	`MMIO32
(
DMA2D_BASE
 + 0x10U)

	)

84 
	#DMA2D_FGOR_LO_SHIFT
 0

	)

85 
	#DMA2D_FGOR_LO_MASK
 0x3fff

	)

88 
	#DMA2D_BGMAR
 
	`MMIO32
(
DMA2D_BASE
 + 0x14U)

	)

91 
	#DMA2D_BGOR
 
	`MMIO32
(
DMA2D_BASE
 + 0x18U)

	)

92 
	#DMA2D_BGOR_LO_SHIFT
 0

	)

93 
	#DMA2D_BGOR_LO_MASK
 0x3fff

	)

96 
	#DMA2D_FGPFCCR
 
	`MMIO32
(
DMA2D_BASE
 + 0x1cU)

	)

97 
	#DMA2D_BGPFCCR
 
	`MMIO32
(
DMA2D_BASE
 + 0x24U)

	)

99 
	#DMA2D_xPFCCR_ALPHA_SHIFT
 24

	)

100 
	#DMA2D_xPFCCR_ALPHA_MASK
 0xff

	)

101 
	#DMA2D_xPFCCR_AM_SHIFT
 16

	)

102 
	#DMA2D_xPFCCR_AM_MASK
 0x3

	)

103 
	#DMA2D_xPFCCR_AM_NONE
 0

	)

104 
	#DMA2D_xPFCCR_AM_FORCE
 1

	)

105 
	#DMA2D_xPFCCR_AM_PRODUCT
 2

	)

106 
	#DMA2D_xPFCCR_CS_SHIFT
 8

	)

107 
	#DMA2D_xPFCCR_CS_MASK
 0xff

	)

108 
	#DMA2D_xPFCCR_START
 (1 << 5)

	)

109 
	#DMA2D_xPFCCR_CCM_ARGB8888
 (0 << 4)

	)

110 
	#DMA2D_xPFCCR_CCM_RGB888
 (1 << 4)

	)

111 
	#DMA2D_xPFCCR_CM_SHIFT
 0

	)

112 
	#DMA2D_xPFCCR_CM_MASK
 0xf

	)

113 
	#DMA2D_xPFCCR_CM_ARGB8888
 0

	)

114 
	#DMA2D_xPFCCR_CM_RGB888
 1

	)

115 
	#DMA2D_xPFCCR_CM_RGB565
 2

	)

116 
	#DMA2D_xPFCCR_CM_ARGB1555
 3

	)

117 
	#DMA2D_xPFCCR_CM_ARGB4444
 4

	)

118 
	#DMA2D_xPFCCR_CM_L8
 5

	)

119 
	#DMA2D_xPFCCR_CM_AL44
 6

	)

120 
	#DMA2D_xPFCCR_CM_AL88
 7

	)

121 
	#DMA2D_xPFCCR_CM_L4
 8

	)

122 
	#DMA2D_xPFCCR_CM_A8
 9

	)

123 
	#DMA2D_xPFCCR_CM_A4
 10

	)

126 
	#DMA2D_FGCOLR
 
	`MMIO32
(
DMA2D_BASE
 + 0x20U)

	)

127 
	#DMA2D_BGCOLR
 
	`MMIO32
(
DMA2D_BASE
 + 0x28U)

	)

128 
	#DMA2D_xCOLR_RED_SHIFT
 16

	)

129 
	#DMA2D_xCOLR_RED_MASK
 0xff

	)

130 
	#DMA2D_xCOLR_GREEN_SHIFT
 8

	)

131 
	#DMA2D_xCOLR_GREEN_MASK
 0xff

	)

132 
	#DMA2D_xCOLR_BLUE_SHIFT
 0

	)

133 
	#DMA2D_xCOLR_BLUE_MASK
 0xff

	)

136 
	#DMA2D_FGCMAR
 
	`MMIO32
(
DMA2D_BASE
 + 0x2CU)

	)

139 
	#DMA2D_BGCMAR
 
	`MMIO32
(
DMA2D_BASE
 + 0x30U)

	)

142 
	#DMA2D_OPFCCR
 
	`MMIO32
(
DMA2D_BASE
 + 0x34U)

	)

143 
	#DMA2D_OPFCCR_CM_SHIFT
 0

	)

144 
	#DMA2D_OPFCCR_CM_MASK
 0x3

	)

145 
	#DMA2D_OPFCCR_CM_ARGB8888
 0

	)

146 
	#DMA2D_OPFCCR_CM_RGB888
 1

	)

147 
	#DMA2D_OPFCCR_CM_RGB565
 2

	)

148 
	#DMA2D_OPFCCR_CM_ARGB1555
 3

	)

149 
	#DMA2D_OPFCCR_CM_ARGB4444
 4

	)

153 
	#DMA2D_OCOLR
 
	`MMIO32
(
DMA2D_BASE
 + 0x38U)

	)

156 
	#DMA2D_OMAR
 
	`MMIO32
(
DMA2D_BASE
 + 0x3CU)

	)

159 
	#DMA2D_OOR
 
	`MMIO32
(
DMA2D_BASE
 + 0x40U)

	)

160 
	#DMA2D_OOR_LO_SHIFT
 0

	)

161 
	#DMA2D_OOR_LO_MASK
 0x3fff

	)

164 
	#DMA2D_NLR
 
	`MMIO32
(
DMA2D_BASE
 + 0x44U)

	)

165 
	#DMA2D_NLR_PL_SHIFT
 16

	)

166 
	#DMA2D_NLR_PL_MASK
 0x3fff

	)

167 
	#DMA2D_NLR_NL_SHIFT
 0

	)

168 
	#DMA2D_NLR_NL_MASK
 0xffff

	)

171 
	#DMA2D_LWR
 
	`MMIO32
(
DMA2D_BASE
 + 0x48U)

	)

172 
	#DMA2D_LWR_LW_SHIFT
 0

	)

173 
	#DMA2D_LWR_LW_MASK
 0xffff

	)

176 
	#DMA2D_AMTCR
 
	`MMIO32
(
DMA2D_BASE
 + 0x4CU)

	)

177 
	#DMA2D_AMTCR_DT_SHIFT
 8

	)

178 
	#DMA2D_AMTCR_DT_MASK
 0xff

	)

179 
	#DMA2D_AMTCR_EN
 (1 << 0)

	)

182 
	#DMA2D_FG_CLUT
 (
uöt32_t
 *)(
DMA2D_BASE
 + 0x400U)

	)

185 
	#DMA2D_BG_CLUT
 (
uöt32_t
 *)(
DMA2D_BASE
 + 0x800U)

	)

	@lib/libopencm3/include/libopencm3/stm32/common/dma_common_csel.h

27 #ifde‡
LIBOPENCM3_DMA_H


29 #¥agm®
⁄˚


33 
	#DMA_CSELR
(
dma_ba£
Ë
	`MMIO32
((dma_ba£Ë+ 0xA8)

	)

34 
	#DMA1_CSELR
 
	`DMA_CSELR
(
DMA1
)

	)

35 
	#DMA2_CSELR
 
	`DMA_CSELR
(
DMA2
)

	)

39 
	#DMA_CSELR_CxS_SHIFT
(
ch™√l
Ë(4 * ((ch™√lË- 1))

	)

40 
	#DMA_CSELR_CxS_MASK
 (0x0f)

	)

44 
BEGIN_DECLS


46 
dma_£t_ch™√l_ªque°
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
, uöt8_à
ªque°
);

48 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/dma_common_f24.h

34 #ifde‡
LIBOPENCM3_DMA_H


36 #i‚de‡
LIBOPENCM3_DMA_COMMON_F24_H


37 
	#LIBOPENCM3_DMA_COMMON_F24_H


	)

44 
	#DMA1
 
DMA1_BASE


	)

45 
	#DMA2
 
DMA2_BASE


	)

52 
	#DMA_STREAM0
 0

	)

53 
	#DMA_STREAM1
 1

	)

54 
	#DMA_STREAM2
 2

	)

55 
	#DMA_STREAM3
 3

	)

56 
	#DMA_STREAM4
 4

	)

57 
	#DMA_STREAM5
 5

	)

58 
	#DMA_STREAM6
 6

	)

59 
	#DMA_STREAM7
 7

	)

62 
	#DMA_STREAM
(
p‹t
, 
n
Ë(’‹tË+ 0x10 + (24 * (n)))

	)

63 
	#DMA1_STREAM
(
n
Ë
	`DMA_STREAM
(
DMA1
, (n))

	)

64 
	#DMA2_STREAM
(
n
Ë
	`DMA_STREAM
(
DMA2
, (n))

	)

66 
	#DMA1_STREAM0
 
	`DMA1_STREAM
(0)

	)

67 
	#DMA1_STREAM1
 
	`DMA1_STREAM
(1)

	)

68 
	#DMA1_STREAM2
 
	`DMA1_STREAM
(2)

	)

69 
	#DMA1_STREAM3
 
	`DMA1_STREAM
(3)

	)

70 
	#DMA1_STREAM4
 
	`DMA1_STREAM
(4)

	)

71 
	#DMA1_STREAM5
 
	`DMA1_STREAM
(5)

	)

72 
	#DMA1_STREAM6
 
	`DMA1_STREAM
(6)

	)

73 
	#DMA1_STREAM7
 
	`DMA1_STREAM
(7)

	)

75 
	#DMA2_STREAM0
 
	`DMA2_STREAM
(0)

	)

76 
	#DMA2_STREAM1
 
	`DMA2_STREAM
(1)

	)

77 
	#DMA2_STREAM2
 
	`DMA2_STREAM
(2)

	)

78 
	#DMA2_STREAM3
 
	`DMA2_STREAM
(3)

	)

79 
	#DMA2_STREAM4
 
	`DMA2_STREAM
(4)

	)

80 
	#DMA2_STREAM5
 
	`DMA2_STREAM
(5)

	)

81 
	#DMA2_STREAM6
 
	`DMA2_STREAM
(6)

	)

82 
	#DMA2_STREAM7
 
	`DMA2_STREAM
(7)

	)

87 
	#DMA_LISR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00)

	)

88 
	#DMA1_LISR
 
	`DMA_LISR
(
DMA1
)

	)

89 
	#DMA2_LISR
 
	`DMA_LISR
(
DMA2
)

	)

92 
	#DMA_HISR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x04)

	)

93 
	#DMA1_HISR
 
	`DMA_HISR
(
DMA1
)

	)

94 
	#DMA2_HISR
 
	`DMA_HISR
(
DMA2
)

	)

97 
	#DMA_LIFCR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x08)

	)

98 
	#DMA1_LIFCR
 
	`DMA_LIFCR
(
DMA1
)

	)

99 
	#DMA2_LIFCR
 
	`DMA_LIFCR
(
DMA2
)

	)

102 
	#DMA_HIFCR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0C)

	)

103 
	#DMA1_HIFCR
 
	`DMA_HIFCR
(
DMA1
)

	)

104 
	#DMA2_HIFCR
 
	`DMA_HIFCR
(
DMA2
)

	)

109 
	#DMA_SCR
(
p‹t
, 
n
Ë
	`MMIO32
(
	`DMA_STREAM
(’‹t), (n)Ë+ 0x00)

	)

110 
	#DMA1_SCR
(
n
Ë
	`DMA_SCR
(
DMA1
, (n))

	)

111 
	#DMA2_SCR
(
n
Ë
	`DMA_SCR
(
DMA2
, (n))

	)

113 
	#DMA1_S0CR
 
	`DMA1_SCR
(0)

	)

114 
	#DMA1_S1CR
 
	`DMA1_SCR
(1)

	)

115 
	#DMA1_S2CR
 
	`DMA1_SCR
(2)

	)

116 
	#DMA1_S3CR
 
	`DMA1_SCR
(3)

	)

117 
	#DMA1_S4CR
 
	`DMA1_SCR
(4)

	)

118 
	#DMA1_S5CR
 
	`DMA1_SCR
(5)

	)

119 
	#DMA1_S6CR
 
	`DMA1_SCR
(6)

	)

120 
	#DMA1_S7CR
 
	`DMA1_SCR
(7)

	)

122 
	#DMA2_S0CR
 
	`DMA2_SCR
(0)

	)

123 
	#DMA2_S1CR
 
	`DMA2_SCR
(1)

	)

124 
	#DMA2_S2CR
 
	`DMA2_SCR
(2)

	)

125 
	#DMA2_S3CR
 
	`DMA2_SCR
(3)

	)

126 
	#DMA2_S4CR
 
	`DMA2_SCR
(4)

	)

127 
	#DMA2_S5CR
 
	`DMA2_SCR
(5)

	)

128 
	#DMA2_S6CR
 
	`DMA2_SCR
(6)

	)

129 
	#DMA2_S7CR
 
	`DMA2_SCR
(7)

	)

132 
	#DMA_SNDTR
(
p‹t
, 
n
Ë
	`MMIO32
(
	`DMA_STREAM
(’‹t), (n)Ë+ 0x04)

	)

133 
	#DMA1_SNDTR
(
n
Ë
	`DMA_SNDTR
(
DMA1
, (n))

	)

134 
	#DMA2_SNDTR
(
n
Ë
	`DMA_SNDTR
(
DMA2
, (n))

	)

136 
	#DMA1_S0NDTR
 
	`DMA1_SNDTR
(0)

	)

137 
	#DMA1_S1NDTR
 
	`DMA1_SNDTR
(1)

	)

138 
	#DMA1_S2NDTR
 
	`DMA1_SNDTR
(2)

	)

139 
	#DMA1_S3NDTR
 
	`DMA1_SNDTR
(3)

	)

140 
	#DMA1_S4NDTR
 
	`DMA1_SNDTR
(4)

	)

141 
	#DMA1_S5NDTR
 
	`DMA1_SNDTR
(5)

	)

142 
	#DMA1_S6NDTR
 
	`DMA1_SNDTR
(6)

	)

143 
	#DMA1_S7NDTR
 
	`DMA1_SNDTR
(7)

	)

145 
	#DMA2_S0NDTR
 
	`DMA2_SNDTR
(0)

	)

146 
	#DMA2_S1NDTR
 
	`DMA2_SNDTR
(1)

	)

147 
	#DMA2_S2NDTR
 
	`DMA2_SNDTR
(2)

	)

148 
	#DMA2_S3NDTR
 
	`DMA2_SNDTR
(3)

	)

149 
	#DMA2_S4NDTR
 
	`DMA2_SNDTR
(4)

	)

150 
	#DMA2_S5NDTR
 
	`DMA2_SNDTR
(5)

	)

151 
	#DMA2_S6NDTR
 
	`DMA2_SNDTR
(6)

	)

152 
	#DMA2_S7NDTR
 
	`DMA2_SNDTR
(7)

	)

155 
	#DMA_SPAR
(
p‹t
, 
n
) (*(volatile **)\

156 (
	`DMA_STREAM
((
p‹t
), (
n
)Ë+ 0x08))

	)

157 
	#DMA1_SPAR
(
n
Ë
	`DMA_SPAR
(
DMA1
, (n))

	)

158 
	#DMA2_SPAR
(
n
Ë
	`DMA_SPAR
(
DMA2
, (n))

	)

160 
	#DMA1_S0PAR
 
	`DMA1_SPAR
(0)

	)

161 
	#DMA1_S1PAR
 
	`DMA1_SPAR
(1)

	)

162 
	#DMA1_S2PAR
 
	`DMA1_SPAR
(2)

	)

163 
	#DMA1_S3PAR
 
	`DMA1_SPAR
(3)

	)

164 
	#DMA1_S4PAR
 
	`DMA1_SPAR
(4)

	)

165 
	#DMA1_S5PAR
 
	`DMA1_SPAR
(5)

	)

166 
	#DMA1_S6PAR
 
	`DMA1_SPAR
(6)

	)

167 
	#DMA1_S7PAR
 
	`DMA1_SPAR
(7)

	)

169 
	#DMA2_S0PAR
 
	`DMA2_SPAR
(0)

	)

170 
	#DMA2_S1PAR
 
	`DMA2_SPAR
(1)

	)

171 
	#DMA2_S2PAR
 
	`DMA2_SPAR
(2)

	)

172 
	#DMA2_S3PAR
 
	`DMA2_SPAR
(3)

	)

173 
	#DMA2_S4PAR
 
	`DMA2_SPAR
(4)

	)

174 
	#DMA2_S5PAR
 
	`DMA2_SPAR
(5)

	)

175 
	#DMA2_S6PAR
 
	`DMA2_SPAR
(6)

	)

176 
	#DMA2_S7PAR
 
	`DMA2_SPAR
(7)

	)

179 
	#DMA_SM0AR
(
p‹t
, 
n
) (*(volatile **) \

180 (
	`DMA_STREAM
((
p‹t
), (
n
)Ë+ 0x0c))

	)

181 
	#DMA1_SM0AR
(
n
Ë
	`DMA_SM0AR
(
DMA1
, (n))

	)

182 
	#DMA2_SM0AR
(
n
Ë
	`DMA_SM0AR
(
DMA2
, (n))

	)

184 
	#DMA1_S0M0AR
 
	`DMA1_SM0AR
(0)

	)

185 
	#DMA1_S1M0AR
 
	`DMA1_SM0AR
(1)

	)

186 
	#DMA1_S2M0AR
 
	`DMA1_SM0AR
(2)

	)

187 
	#DMA1_S3M0AR
 
	`DMA1_SM0AR
(3)

	)

188 
	#DMA1_S4M0AR
 
	`DMA1_SM0AR
(4)

	)

189 
	#DMA1_S5M0AR
 
	`DMA1_SM0AR
(5)

	)

190 
	#DMA1_S6M0AR
 
	`DMA1_SM0AR
(6)

	)

191 
	#DMA1_S7M0AR
 
	`DMA1_SM0AR
(7)

	)

193 
	#DMA2_S0M0AR
 
	`DMA2_SM0AR
(0)

	)

194 
	#DMA2_S1M0AR
 
	`DMA2_SM0AR
(1)

	)

195 
	#DMA2_S2M0AR
 
	`DMA2_SM0AR
(2)

	)

196 
	#DMA2_S3M0AR
 
	`DMA2_SM0AR
(3)

	)

197 
	#DMA2_S4M0AR
 
	`DMA2_SM0AR
(4)

	)

198 
	#DMA2_S5M0AR
 
	`DMA2_SM0AR
(5)

	)

199 
	#DMA2_S6M0AR
 
	`DMA2_SM0AR
(6)

	)

200 
	#DMA2_S7M0AR
 
	`DMA2_SM0AR
(7)

	)

203 
	#DMA_SM1AR
(
p‹t
, 
n
) (*(volatile **)\

204 (
	`DMA_STREAM
((
p‹t
), (
n
)Ë+ 0x10))

	)

205 
	#DMA1_SM1AR
(
n
Ë
	`DMA_SM1AR
(
DMA1
, (n))

	)

206 
	#DMA2_SM1AR
(
n
Ë
	`DMA_SM1AR
(
DMA2
, (n))

	)

208 
	#DMA1_S0M1AR
 
	`DMA1_SM1AR
(0)

	)

209 
	#DMA1_S1M1AR
 
	`DMA1_SM1AR
(1)

	)

210 
	#DMA1_S2M1AR
 
	`DMA1_SM1AR
(2)

	)

211 
	#DMA1_S3M1AR
 
	`DMA1_SM1AR
(3)

	)

212 
	#DMA1_S4M1AR
 
	`DMA1_SM1AR
(4)

	)

213 
	#DMA1_S5M1AR
 
	`DMA1_SM1AR
(5)

	)

214 
	#DMA1_S6M1AR
 
	`DMA1_SM1AR
(6)

	)

215 
	#DMA1_S7M1AR
 
	`DMA1_SM1AR
(7)

	)

217 
	#DMA2_S0M1AR
 
	`DMA2_SM1AR
(0)

	)

218 
	#DMA2_S1M1AR
 
	`DMA2_SM1AR
(1)

	)

219 
	#DMA2_S2M1AR
 
	`DMA2_SM1AR
(2)

	)

220 
	#DMA2_S3M1AR
 
	`DMA2_SM1AR
(3)

	)

221 
	#DMA2_S4M1AR
 
	`DMA2_SM1AR
(4)

	)

222 
	#DMA2_S5M1AR
 
	`DMA2_SM1AR
(5)

	)

223 
	#DMA2_S6M1AR
 
	`DMA2_SM1AR
(6)

	)

224 
	#DMA2_S7M1AR
 
	`DMA2_SM1AR
(7)

	)

227 
	#DMA_SFCR
(
p‹t
, 
n
Ë
	`MMIO32
(
	`DMA_STREAM
(’‹t), (n)Ë+ 0x14)

	)

228 
	#DMA1_SFCR
(
n
Ë
	`DMA_SFCR
(
DMA1
, (n))

	)

229 
	#DMA2_SFCR
(
n
Ë
	`DMA_SFCR
(
DMA2
, (n))

	)

231 
	#DMA1_S0FCR
 
	`DMA1_SFCR
(0)

	)

232 
	#DMA1_S1FCR
 
	`DMA1_SFCR
(1)

	)

233 
	#DMA1_S2FCR
 
	`DMA1_SFCR
(2)

	)

234 
	#DMA1_S3FCR
 
	`DMA1_SFCR
(3)

	)

235 
	#DMA1_S4FCR
 
	`DMA1_SFCR
(4)

	)

236 
	#DMA1_S5FCR
 
	`DMA1_SFCR
(5)

	)

237 
	#DMA1_S6FCR
 
	`DMA1_SFCR
(6)

	)

238 
	#DMA1_S7FCR
 
	`DMA1_SFCR
(7)

	)

240 
	#DMA2_S0FCR
 
	`DMA2_SFCR
(0)

	)

241 
	#DMA2_S1FCR
 
	`DMA2_SFCR
(1)

	)

242 
	#DMA2_S2FCR
 
	`DMA2_SFCR
(2)

	)

243 
	#DMA2_S3FCR
 
	`DMA2_SFCR
(3)

	)

244 
	#DMA2_S4FCR
 
	`DMA2_SFCR
(4)

	)

245 
	#DMA2_S5FCR
 
	`DMA2_SFCR
(5)

	)

246 
	#DMA2_S6FCR
 
	`DMA2_SFCR
(6)

	)

247 
	#DMA2_S7FCR
 
	`DMA2_SFCR
(7)

	)

258 
	#DMA_TCIF
 (1 << 5)

	)

260 
	#DMA_HTIF
 (1 << 4)

	)

262 
	#DMA_TEIF
 (1 << 3)

	)

264 
	#DMA_DMEIF
 (1 << 2)

	)

266 
	#DMA_FEIF
 (1 << 0)

	)

272 
	#DMA_ISR_OFFSET
(
°ªam
Ë(6*((°ªamË& 0x01)+16*(((°ªamË& 0x02Ë>> 1))

	)

273 
	#DMA_ISR_FLAGS
 (
DMA_TCIF
 | 
DMA_HTIF
 | 
DMA_TEIF
 | 
DMA_DMEIF
 | \

274 
DMA_FEIF
)

	)

275 
	#DMA_ISR_MASK
(
°ªam
Ë(
DMA_ISR_FLAGS
 << 
	`DMA_ISR_OFFSET
(°ªam))

	)

279 
	#DMA_LISR_FEIF0
 (1 << 0)

	)

280 
	#DMA_LISR_DMEIF0
 (1 << 2)

	)

281 
	#DMA_LISR_TEIF0
 (1 << 3)

	)

282 
	#DMA_LISR_HTIF0
 (1 << 4)

	)

283 
	#DMA_LISR_TCIF0
 (1 << 5)

	)

285 
	#DMA_LISR_FEIF1
 (1 << 6)

	)

286 
	#DMA_LISR_DMEIF1
 (1 << 8)

	)

287 
	#DMA_LISR_TEIF1
 (1 << 9)

	)

288 
	#DMA_LISR_HTIF1
 (1 << 10)

	)

289 
	#DMA_LISR_TCIF1
 (1 << 11)

	)

291 
	#DMA_LISR_FEIF2
 (1 << 16)

	)

292 
	#DMA_LISR_DMEIF2
 (1 << 18)

	)

293 
	#DMA_LISR_TEIF2
 (1 << 19)

	)

294 
	#DMA_LISR_HTIF2
 (1 << 20)

	)

295 
	#DMA_LISR_TCIF2
 (1 << 21)

	)

297 
	#DMA_LISR_FEIF3
 (1 << 22)

	)

298 
	#DMA_LISR_DMEIF3
 (1 << 24)

	)

299 
	#DMA_LISR_TEIF3
 (1 << 25)

	)

300 
	#DMA_LISR_HTIF3
 (1 << 26)

	)

301 
	#DMA_LISR_TCIF3
 (1 << 27)

	)

305 
	#DMA_HISR_FEIF4
 (1 << 0)

	)

306 
	#DMA_HISR_DMEIF4
 (1 << 2)

	)

307 
	#DMA_HISR_TEIF4
 (1 << 3)

	)

308 
	#DMA_HISR_HTIF4
 (1 << 4)

	)

309 
	#DMA_HISR_TCIF4
 (1 << 5)

	)

311 
	#DMA_HISR_FEIF5
 (1 << 6)

	)

312 
	#DMA_HISR_DMEIF5
 (1 << 8)

	)

313 
	#DMA_HISR_TEIF5
 (1 << 9)

	)

314 
	#DMA_HISR_HTIF5
 (1 << 10)

	)

315 
	#DMA_HISR_TCIF5
 (1 << 11)

	)

317 
	#DMA_HISR_FEIF6
 (1 << 16)

	)

318 
	#DMA_HISR_DMEIF6
 (1 << 18)

	)

319 
	#DMA_HISR_TEIF6
 (1 << 19)

	)

320 
	#DMA_HISR_HTIF6
 (1 << 20)

	)

321 
	#DMA_HISR_TCIF6
 (1 << 21)

	)

323 
	#DMA_HISR_FEIF7
 (1 << 22)

	)

324 
	#DMA_HISR_DMEIF7
 (1 << 24)

	)

325 
	#DMA_HISR_TEIF7
 (1 << 25)

	)

326 
	#DMA_HISR_HTIF7
 (1 << 26)

	)

327 
	#DMA_HISR_TCIF7
 (1 << 27)

	)

331 
	#DMA_LIFCR_CFEIF0
 (1 << 0)

	)

332 
	#DMA_LIFCR_CDMEIF0
 (1 << 2)

	)

333 
	#DMA_LIFCR_CTEIF0
 (1 << 3)

	)

334 
	#DMA_LIFCR_CHTIF0
 (1 << 4)

	)

335 
	#DMA_LIFCR_CTCIF0
 (1 << 5)

	)

337 
	#DMA_LIFCR_CFEIF1
 (1 << 6)

	)

338 
	#DMA_LIFCR_CDMEIF1
 (1 << 8)

	)

339 
	#DMA_LIFCR_CTEIF1
 (1 << 9)

	)

340 
	#DMA_LIFCR_CHTIF1
 (1 << 10)

	)

341 
	#DMA_LIFCR_CTCIF1
 (1 << 11)

	)

343 
	#DMA_LIFCR_CFEIF2
 (1 << 16)

	)

344 
	#DMA_LIFCR_CDMEIF2
 (1 << 18)

	)

345 
	#DMA_LIFCR_CTEIF2
 (1 << 19)

	)

346 
	#DMA_LIFCR_CHTIF2
 (1 << 20)

	)

347 
	#DMA_LIFCR_CTCIF2
 (1 << 21)

	)

349 
	#DMA_LIFCR_CFEIF3
 (1 << 22)

	)

350 
	#DMA_LIFCR_CDMEIF3
 (1 << 24)

	)

351 
	#DMA_LIFCR_CTEIF3
 (1 << 25)

	)

352 
	#DMA_LIFCR_CHTIF3
 (1 << 26)

	)

353 
	#DMA_LIFCR_CTCIF3
 (1 << 27)

	)

357 
	#DMA_HIFCR_CFEIF4
 (1 << 0)

	)

358 
	#DMA_HIFCR_CDMEIF4
 (1 << 2)

	)

359 
	#DMA_HIFCR_CTEIF4
 (1 << 3)

	)

360 
	#DMA_HIFCR_CHTIF4
 (1 << 4)

	)

361 
	#DMA_HIFCR_CTCIF4
 (1 << 5)

	)

363 
	#DMA_HIFCR_CFEIF5
 (1 << 6)

	)

364 
	#DMA_HIFCR_CDMEIF5
 (1 << 8)

	)

365 
	#DMA_HIFCR_CTEIF5
 (1 << 9)

	)

366 
	#DMA_HIFCR_CHTIF5
 (1 << 10)

	)

367 
	#DMA_HIFCR_CTCIF5
 (1 << 11)

	)

369 
	#DMA_HIFCR_CFEIF6
 (1 << 16)

	)

370 
	#DMA_HIFCR_CDMEIF6
 (1 << 18)

	)

371 
	#DMA_HIFCR_CTEIF6
 (1 << 19)

	)

372 
	#DMA_HIFCR_CHTIF6
 (1 << 20)

	)

373 
	#DMA_HIFCR_CTCIF6
 (1 << 21)

	)

375 
	#DMA_HIFCR_CFEIF7
 (1 << 22)

	)

376 
	#DMA_HIFCR_CDMEIF7
 (1 << 24)

	)

377 
	#DMA_HIFCR_CTEIF7
 (1 << 25)

	)

378 
	#DMA_HIFCR_CHTIF7
 (1 << 26)

	)

379 
	#DMA_HIFCR_CTCIF7
 (1 << 27)

	)

384 
	#DMA_SxCR_EN
 (1 << 0)

	)

386 
	#DMA_SxCR_DMEIE
 (1 << 1)

	)

388 
	#DMA_SxCR_TEIE
 (1 << 2)

	)

390 
	#DMA_SxCR_HTIE
 (1 << 3)

	)

392 
	#DMA_SxCR_TCIE
 (1 << 4)

	)

394 
	#DMA_SxCR_PFCTRL
 (1 << 5)

	)

401 
	#DMA_SxCR_DIR_PERIPHERAL_TO_MEM
 (0 << 6)

	)

402 
	#DMA_SxCR_DIR_MEM_TO_PERIPHERAL
 (1 << 6)

	)

403 
	#DMA_SxCR_DIR_MEM_TO_MEM
 (2 << 6)

	)

405 
	#DMA_SxCR_DIR_SHIFT
 6

	)

406 
	#DMA_SxCR_DIR_MASK
 (3 << 6)

	)

409 
	#DMA_SxCR_CIRC
 (1 << 8)

	)

411 
	#DMA_SxCR_PINC
 (1 << 9)

	)

413 
	#DMA_SxCR_MINC
 (1 << 10)

	)

420 
	#DMA_SxCR_PSIZE_8BIT
 (0 << 11)

	)

421 
	#DMA_SxCR_PSIZE_16BIT
 (1 << 11)

	)

422 
	#DMA_SxCR_PSIZE_32BIT
 (2 << 11)

	)

424 
	#DMA_SxCR_PSIZE_SHIFT
 11

	)

425 
	#DMA_SxCR_PSIZE_MASK
 (3 << 11)

	)

432 
	#DMA_SxCR_MSIZE_8BIT
 (0 << 13)

	)

433 
	#DMA_SxCR_MSIZE_16BIT
 (1 << 13)

	)

434 
	#DMA_SxCR_MSIZE_32BIT
 (2 << 13)

	)

436 
	#DMA_SxCR_MSIZE_SHIFT
 13

	)

437 
	#DMA_SxCR_MSIZE_MASK
 (3 << 13)

	)

440 
	#DMA_SxCR_PINCOS
 (1 << 15)

	)

447 
	#DMA_SxCR_PL_LOW
 (0 << 16)

	)

448 
	#DMA_SxCR_PL_MEDIUM
 (1 << 16)

	)

449 
	#DMA_SxCR_PL_HIGH
 (2 << 16)

	)

450 
	#DMA_SxCR_PL_VERY_HIGH
 (3 << 16)

	)

452 
	#DMA_SxCR_PL_SHIFT
 16

	)

453 
	#DMA_SxCR_PL_MASK
 (3 << 16)

	)

456 
	#DMA_SxCR_DBM
 (1 << 18)

	)

458 
	#DMA_SxCR_CT
 (1 << 19)

	)

467 
	#DMA_SxCR_PBURST_SINGLE
 (0 << 21)

	)

468 
	#DMA_SxCR_PBURST_INCR4
 (1 << 21)

	)

469 
	#DMA_SxCR_PBURST_INCR8
 (2 << 21)

	)

470 
	#DMA_SxCR_PBURST_INCR16
 (3 << 21)

	)

472 
	#DMA_SxCR_PBURST_SHIFT
 21

	)

473 
	#DMA_SxCR_PBURST_MASK
 (3 << 21)

	)

480 
	#DMA_SxCR_MBURST_SINGLE
 (0 << 23)

	)

481 
	#DMA_SxCR_MBURST_INCR4
 (1 << 23)

	)

482 
	#DMA_SxCR_MBURST_INCR8
 (2 << 23)

	)

483 
	#DMA_SxCR_MBURST_INCR16
 (3 << 23)

	)

485 
	#DMA_SxCR_MBURST_SHIFT
 23

	)

486 
	#DMA_SxCR_MBURST_MASK
 (3 << 23)

	)

493 
	#DMA_SxCR_CHSEL_0
 (0 << 
DMA_SxCR_CHSEL_SHIFT
)

	)

494 
	#DMA_SxCR_CHSEL_1
 (1 << 
DMA_SxCR_CHSEL_SHIFT
)

	)

495 
	#DMA_SxCR_CHSEL_2
 (2 << 
DMA_SxCR_CHSEL_SHIFT
)

	)

496 
	#DMA_SxCR_CHSEL_3
 (3 << 
DMA_SxCR_CHSEL_SHIFT
)

	)

497 
	#DMA_SxCR_CHSEL_4
 (4 << 
DMA_SxCR_CHSEL_SHIFT
)

	)

498 
	#DMA_SxCR_CHSEL_5
 (5 << 
DMA_SxCR_CHSEL_SHIFT
)

	)

499 
	#DMA_SxCR_CHSEL_6
 (6 << 
DMA_SxCR_CHSEL_SHIFT
)

	)

500 
	#DMA_SxCR_CHSEL_7
 (7 << 
DMA_SxCR_CHSEL_SHIFT
)

	)

502 
	#DMA_SxCR_CHSEL_SHIFT
 25

	)

503 
	#DMA_SxCR_CHSEL_MASK
 (7 << 25)

	)

504 
	#DMA_SxCR_CHSEL
(
n
Ë(“Ë<< 
DMA_SxCR_CHSEL_SHIFT
)

	)

531 
	#DMA_SxFCR_FTH_1_4_FULL
 (0 << 0)

	)

532 
	#DMA_SxFCR_FTH_2_4_FULL
 (1 << 0)

	)

533 
	#DMA_SxFCR_FTH_3_4_FULL
 (2 << 0)

	)

534 
	#DMA_SxFCR_FTH_4_4_FULL
 (3 << 0)

	)

536 
	#DMA_SxFCR_FTH_SHIFT
 0

	)

537 
	#DMA_SxFCR_FTH_MASK
 (3 << 0)

	)

540 
	#DMA_SxFCR_DMDIS
 (1 << 2)

	)

547 
	#DMA_SxFCR_FS_LT_1_4_FULL
 (0 << 0)

	)

548 
	#DMA_SxFCR_FS_LT_2_4_FULL
 (1 << 0)

	)

549 
	#DMA_SxFCR_FS_LT_3_4_FULL
 (2 << 0)

	)

550 
	#DMA_SxFCR_FS_LT_4_4_FULL
 (3 << 0)

	)

551 
	#DMA_SxFCR_FS_FULL
 (4 << 3)

	)

552 
	#DMA_SxFCR_FS_EMPTY
 (5 << 3)

	)

554 
	#DMA_SxFCR_FS_SHIFT
 3

	)

555 
	#DMA_SxFCR_FS_MASK
 (7 << 3)

	)

560 
	#DMA_SxFCR_FEIE
 (1 << 7)

	)

566 
BEGIN_DECLS


573 
dma_°ªam_ª£t
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

574 
dma_˛ór_öãºu±_Êags
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
,

575 
uöt32_t
 
öãºu±s
);

576 
boﬁ
 
dma_gë_öãºu±_Êag
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt32_à
öãºu±
);

577 
dma_£t_å™s„r_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt32_à
dúe˘i⁄
);

578 
dma_£t_¥i‹ôy
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt32_à
¥io
);

579 
dma_£t_mem‹y_size
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt32_à
mem_size
);

580 
dma_£t_≥rùhîÆ_size
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
,

581 
uöt32_t
 
≥rùhîÆ_size
);

582 
dma_íabÀ_mem‹y_ö¸emít_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

583 
dma_dißbÀ_mem‹y_ö¸emít_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

584 
dma_íabÀ_≥rùhîÆ_ö¸emít_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

585 
dma_dißbÀ_≥rùhîÆ_ö¸emít_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

586 
dma_íabÀ_fixed_≥rùhîÆ_ö¸emít_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

587 
dma_íabÀ_cúcuœr_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

588 
dma_ch™√l_£À˘
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt32_à
ch™√l
);

589 
dma_£t_mem‹y_bur°
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt32_à
bur°
);

590 
dma_£t_≥rùhîÆ_bur°
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt32_à
bur°
);

591 
dma_£t_öôül_èrgë
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt8_à
mem‹y
);

592 
uöt8_t
 
dma_gë_èrgë
(
uöt32_t
 
dma
, uöt8_à
°ªam
);

593 
dma_íabÀ_doubÀ_buf„r_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

594 
dma_dißbÀ_doubÀ_buf„r_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

595 
dma_£t_≥rùhîÆ_Êow_c⁄åﬁ
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

596 
dma_£t_dma_Êow_c⁄åﬁ
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

597 
dma_íabÀ_å™s„r_îr‹_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

598 
dma_dißbÀ_å™s„r_îr‹_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

599 
dma_íabÀ_hÆf_å™s„r_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

600 
dma_dißbÀ_hÆf_å™s„r_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

601 
dma_íabÀ_å™s„r_com∂ëe_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

602 
dma_dißbÀ_å™s„r_com∂ëe_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

603 
uöt32_t
 
dma_fifo_°©us
(uöt32_à
dma
, 
uöt8_t
 
°ªam
);

604 
dma_íabÀ_dúe˘_mode_îr‹_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

605 
dma_dißbÀ_dúe˘_mode_îr‹_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

606 
dma_íabÀ_fifo_îr‹_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

607 
dma_dißbÀ_fifo_îr‹_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

608 
dma_íabÀ_dúe˘_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

609 
dma_íabÀ_fifo_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

610 
dma_£t_fifo_thªshﬁd
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt32_à
thªshﬁd
);

611 
dma_íabÀ_°ªam
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

612 
dma_dißbÀ_°ªam
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

613 
dma_£t_≥rùhîÆ_addªss
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt32_à
addªss
);

614 
dma_£t_mem‹y_addªss
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt32_à
addªss
);

615 
dma_£t_mem‹y_addªss_1
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt32_à
addªss
);

616 
uöt16_t
 
dma_gë_numbî_of_d©a
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
);

617 
dma_£t_numbî_of_d©a
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, 
uöt16_t
 
numbî
);

619 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/dma_common_l1f013.h

37 #ifde‡
LIBOPENCM3_DMA_H


39 #i‚de‡
LIBOPENCM3_DMA_COMMON_F13_H


40 
	#LIBOPENCM3_DMA_COMMON_F13_H


	)

45 
	#DMA1
 
DMA1_BASE


	)

46 
	#DMA2
 
DMA2_BASE


	)

51 
	#DMA_ISR
(
dma_ba£
Ë
	`MMIO32
((dma_ba£Ë+ 0x00)

	)

52 
	#DMA1_ISR
 
	`DMA_ISR
(
DMA1
)

	)

53 
	#DMA2_ISR
 
	`DMA_ISR
(
DMA2
)

	)

56 
	#DMA_IFCR
(
dma_ba£
Ë
	`MMIO32
((dma_ba£Ë+ 0x04)

	)

57 
	#DMA1_IFCR
 
	`DMA_IFCR
(
DMA1
)

	)

58 
	#DMA2_IFCR
 
	`DMA_IFCR
(
DMA2
)

	)

61 
	#DMA_CCR
(
dma_ba£
, 
ch™√l
Ë
	`MMIO32
((dma_base) + 0x08 + \

62 (0x14 * ((
ch™√l
Ë- 1)))

	)

64 
	#DMA1_CCR
(
ch™√l
Ë
	`DMA_CCR
(
DMA1
, ch™√l)

	)

65 
	#DMA1_CCR1
 
	`DMA1_CCR
(
DMA_CHANNEL1
)

	)

66 
	#DMA1_CCR2
 
	`DMA1_CCR
(
DMA_CHANNEL2
)

	)

67 
	#DMA1_CCR3
 
	`DMA1_CCR
(
DMA_CHANNEL3
)

	)

68 
	#DMA1_CCR4
 
	`DMA1_CCR
(
DMA_CHANNEL4
)

	)

69 
	#DMA1_CCR5
 
	`DMA1_CCR
(
DMA_CHANNEL5
)

	)

70 
	#DMA1_CCR6
 
	`DMA1_CCR
(
DMA_CHANNEL6
)

	)

71 
	#DMA1_CCR7
 
	`DMA1_CCR
(
DMA_CHANNEL7
)

	)

73 
	#DMA2_CCR
(
ch™√l
Ë
	`DMA_CCR
(
DMA2
, ch™√l)

	)

74 
	#DMA2_CCR1
 
	`DMA2_CCR
(
DMA_CHANNEL1
)

	)

75 
	#DMA2_CCR2
 
	`DMA2_CCR
(
DMA_CHANNEL2
)

	)

76 
	#DMA2_CCR3
 
	`DMA2_CCR
(
DMA_CHANNEL3
)

	)

77 
	#DMA2_CCR4
 
	`DMA2_CCR
(
DMA_CHANNEL4
)

	)

78 
	#DMA2_CCR5
 
	`DMA2_CCR
(
DMA_CHANNEL5
)

	)

81 
	#DMA_CNDTR
(
dma_ba£
, 
ch™√l
Ë
	`MMIO32
((dma_base) + 0x0C + \

82 (0x14 * ((
ch™√l
Ë- 1)))

	)

84 
	#DMA1_CNDTR
(
ch™√l
Ë
	`DMA_CNDTR
(
DMA1
, ch™√l)

	)

85 
	#DMA1_CNDTR1
 
	`DMA1_CNDTR
(
DMA_CHANNEL1
)

	)

86 
	#DMA1_CNDTR2
 
	`DMA1_CNDTR
(
DMA_CHANNEL2
)

	)

87 
	#DMA1_CNDTR3
 
	`DMA1_CNDTR
(
DMA_CHANNEL3
)

	)

88 
	#DMA1_CNDTR4
 
	`DMA1_CNDTR
(
DMA_CHANNEL4
)

	)

89 
	#DMA1_CNDTR5
 
	`DMA1_CNDTR
(
DMA_CHANNEL5
)

	)

90 
	#DMA1_CNDTR6
 
	`DMA1_CNDTR
(
DMA_CHANNEL6
)

	)

91 
	#DMA1_CNDTR7
 
	`DMA1_CNDTR
(
DMA_CHANNEL7
)

	)

93 
	#DMA2_CNDTR
(
ch™√l
Ë
	`DMA_CNDTR
(
DMA2
, ch™√l)

	)

94 
	#DMA2_CNDTR1
 
	`DMA2_CNDTR
(
DMA_CHANNEL1
)

	)

95 
	#DMA2_CNDTR2
 
	`DMA2_CNDTR
(
DMA_CHANNEL2
)

	)

96 
	#DMA2_CNDTR3
 
	`DMA2_CNDTR
(
DMA_CHANNEL3
)

	)

97 
	#DMA2_CNDTR4
 
	`DMA2_CNDTR
(
DMA_CHANNEL4
)

	)

98 
	#DMA2_CNDTR5
 
	`DMA2_CNDTR
(
DMA_CHANNEL5
)

	)

101 
	#DMA_CPAR
(
dma_ba£
, 
ch™√l
Ë
	`MMIO32
((dma_base) + 0x10 + \

102 (0x14 * ((
ch™√l
Ë- 1)))

	)

104 
	#DMA1_CPAR
(
ch™√l
Ë
	`DMA_CPAR
(
DMA1
, ch™√l)

	)

105 
	#DMA1_CPAR1
 
	`DMA1_CPAR
(
DMA_CHANNEL1
)

	)

106 
	#DMA1_CPAR2
 
	`DMA1_CPAR
(
DMA_CHANNEL2
)

	)

107 
	#DMA1_CPAR3
 
	`DMA1_CPAR
(
DMA_CHANNEL3
)

	)

108 
	#DMA1_CPAR4
 
	`DMA1_CPAR
(
DMA_CHANNEL4
)

	)

109 
	#DMA1_CPAR5
 
	`DMA1_CPAR
(
DMA_CHANNEL5
)

	)

110 
	#DMA1_CPAR6
 
	`DMA1_CPAR
(
DMA_CHANNEL6
)

	)

111 
	#DMA1_CPAR7
 
	`DMA1_CPAR
(
DMA_CHANNEL7
)

	)

113 
	#DMA2_CPAR
(
ch™√l
Ë
	`DMA_CPAR
(
DMA2
, ch™√l)

	)

114 
	#DMA2_CPAR1
 
	`DMA2_CPAR
(
DMA_CHANNEL1
)

	)

115 
	#DMA2_CPAR2
 
	`DMA2_CPAR
(
DMA_CHANNEL2
)

	)

116 
	#DMA2_CPAR3
 
	`DMA2_CPAR
(
DMA_CHANNEL3
)

	)

117 
	#DMA2_CPAR4
 
	`DMA2_CPAR
(
DMA_CHANNEL4
)

	)

118 
	#DMA2_CPAR5
 
	`DMA2_CPAR
(
DMA_CHANNEL5
)

	)

122 
	#DMA_CMAR
(
dma_ba£
, 
ch™√l
Ë
	`MMIO32
((dma_base) + 0x14 + \

123 (0x14 * ((
ch™√l
Ë- 1)))

	)

125 
	#DMA1_CMAR
(
ch™√l
Ë
	`DMA_CMAR
(
DMA1
, ch™√l)

	)

126 
	#DMA1_CMAR1
 
	`DMA1_CMAR
(
DMA_CHANNEL1
)

	)

127 
	#DMA1_CMAR2
 
	`DMA1_CMAR
(
DMA_CHANNEL2
)

	)

128 
	#DMA1_CMAR3
 
	`DMA1_CMAR
(
DMA_CHANNEL3
)

	)

129 
	#DMA1_CMAR4
 
	`DMA1_CMAR
(
DMA_CHANNEL4
)

	)

130 
	#DMA1_CMAR5
 
	`DMA1_CMAR
(
DMA_CHANNEL5
)

	)

131 
	#DMA1_CMAR6
 
	`DMA1_CMAR
(
DMA_CHANNEL6
)

	)

132 
	#DMA1_CMAR7
 
	`DMA1_CMAR
(
DMA_CHANNEL7
)

	)

134 
	#DMA2_CMAR
(
ch™√l
Ë
	`DMA_CMAR
(
DMA2
, ch™√l)

	)

135 
	#DMA2_CMAR1
 
	`DMA2_CMAR
(
DMA_CHANNEL1
)

	)

136 
	#DMA2_CMAR2
 
	`DMA2_CMAR
(
DMA_CHANNEL2
)

	)

137 
	#DMA2_CMAR3
 
	`DMA2_CMAR
(
DMA_CHANNEL3
)

	)

138 
	#DMA2_CMAR4
 
	`DMA2_CMAR
(
DMA_CHANNEL4
)

	)

139 
	#DMA2_CMAR5
 
	`DMA2_CMAR
(
DMA_CHANNEL5
)

	)

153 
	#DMA_TEIF
 (1 << 3)

	)

155 
	#DMA_HTIF
 (1 << 2)

	)

157 
	#DMA_TCIF
 (1 << 1)

	)

159 
	#DMA_GIF
 (1 << 0)

	)

165 
	#DMA_FLAG_OFFSET
(
ch™√l
Ë(4*((ch™√lË- 1))

	)

166 
	#DMA_FLAGS
 (
DMA_TEIF
 | 
DMA_TCIF
 | 
DMA_HTIF
 | \

167 
DMA_GIF
)

	)

168 
	#DMA_ISR_MASK
(
ch™√l
Ë(
DMA_FLAGS
 << 
	`DMA_FLAG_OFFSET
(ch™√l))

	)

171 
	#DMA_ISR_TEIF_BIT
 
DMA_TEIF


	)

172 
	#DMA_ISR_TEIF
(
ch™√l
Ë(
DMA_ISR_TEIF_BIT
 << \

173 (
	`DMA_FLAG_OFFSET
(
ch™√l
)))

	)

175 
	#DMA_ISR_TEIF1
 
	`DMA_ISR_TEIF
(
DMA_CHANNEL1
)

	)

176 
	#DMA_ISR_TEIF2
 
	`DMA_ISR_TEIF
(
DMA_CHANNEL2
)

	)

177 
	#DMA_ISR_TEIF3
 
	`DMA_ISR_TEIF
(
DMA_CHANNEL3
)

	)

178 
	#DMA_ISR_TEIF4
 
	`DMA_ISR_TEIF
(
DMA_CHANNEL4
)

	)

179 
	#DMA_ISR_TEIF5
 
	`DMA_ISR_TEIF
(
DMA_CHANNEL5
)

	)

180 
	#DMA_ISR_TEIF6
 
	`DMA_ISR_TEIF
(
DMA_CHANNEL6
)

	)

181 
	#DMA_ISR_TEIF7
 
	`DMA_ISR_TEIF
(
DMA_CHANNEL7
)

	)

184 
	#DMA_ISR_HTIF_BIT
 
DMA_HTIF


	)

185 
	#DMA_ISR_HTIF
(
ch™√l
Ë(
DMA_ISR_HTIF_BIT
 << \

186 (
	`DMA_FLAG_OFFSET
(
ch™√l
)))

	)

188 
	#DMA_ISR_HTIF1
 
	`DMA_ISR_HTIF
(
DMA_CHANNEL1
)

	)

189 
	#DMA_ISR_HTIF2
 
	`DMA_ISR_HTIF
(
DMA_CHANNEL2
)

	)

190 
	#DMA_ISR_HTIF3
 
	`DMA_ISR_HTIF
(
DMA_CHANNEL3
)

	)

191 
	#DMA_ISR_HTIF4
 
	`DMA_ISR_HTIF
(
DMA_CHANNEL4
)

	)

192 
	#DMA_ISR_HTIF5
 
	`DMA_ISR_HTIF
(
DMA_CHANNEL5
)

	)

193 
	#DMA_ISR_HTIF6
 
	`DMA_ISR_HTIF
(
DMA_CHANNEL6
)

	)

194 
	#DMA_ISR_HTIF7
 
	`DMA_ISR_HTIF
(
DMA_CHANNEL7
)

	)

197 
	#DMA_ISR_TCIF_BIT
 
DMA_TCIF


	)

198 
	#DMA_ISR_TCIF
(
ch™√l
Ë(
DMA_ISR_TCIF_BIT
 << \

199 (
	`DMA_FLAG_OFFSET
(
ch™√l
)))

	)

201 
	#DMA_ISR_TCIF1
 
	`DMA_ISR_TCIF
(
DMA_CHANNEL1
)

	)

202 
	#DMA_ISR_TCIF2
 
	`DMA_ISR_TCIF
(
DMA_CHANNEL2
)

	)

203 
	#DMA_ISR_TCIF3
 
	`DMA_ISR_TCIF
(
DMA_CHANNEL3
)

	)

204 
	#DMA_ISR_TCIF4
 
	`DMA_ISR_TCIF
(
DMA_CHANNEL4
)

	)

205 
	#DMA_ISR_TCIF5
 
	`DMA_ISR_TCIF
(
DMA_CHANNEL5
)

	)

206 
	#DMA_ISR_TCIF6
 
	`DMA_ISR_TCIF
(
DMA_CHANNEL6
)

	)

207 
	#DMA_ISR_TCIF7
 
	`DMA_ISR_TCIF
(
DMA_CHANNEL7
)

	)

210 
	#DMA_ISR_GIF_BIT
 
DMA_GIF


	)

211 
	#DMA_ISR_GIF
(
ch™√l
Ë(
DMA_ISR_GIF_BIT
 << \

212 (
	`DMA_FLAG_OFFSET
(
ch™√l
)))

	)

214 
	#DMA_ISR_GIF1
 
	`DMA_ISR_GIF
(
DMA_CHANNEL1
)

	)

215 
	#DMA_ISR_GIF2
 
	`DMA_ISR_GIF
(
DMA_CHANNEL2
)

	)

216 
	#DMA_ISR_GIF3
 
	`DMA_ISR_GIF
(
DMA_CHANNEL3
)

	)

217 
	#DMA_ISR_GIF4
 
	`DMA_ISR_GIF
(
DMA_CHANNEL4
)

	)

218 
	#DMA_ISR_GIF5
 
	`DMA_ISR_GIF
(
DMA_CHANNEL5
)

	)

219 
	#DMA_ISR_GIF6
 
	`DMA_ISR_GIF
(
DMA_CHANNEL6
)

	)

220 
	#DMA_ISR_GIF7
 
	`DMA_ISR_GIF
(
DMA_CHANNEL7
)

	)

225 
	#DMA_IFCR_CTEIF_BIT
 
DMA_TEIF


	)

226 
	#DMA_IFCR_CTEIF
(
ch™√l
Ë(
DMA_IFCR_CTEIF_BIT
 << \

227 (
	`DMA_FLAG_OFFSET
(
ch™√l
)))

	)

229 
	#DMA_IFCR_CTEIF1
 
	`DMA_IFCR_CTEIF
(
DMA_CHANNEL1
)

	)

230 
	#DMA_IFCR_CTEIF2
 
	`DMA_IFCR_CTEIF
(
DMA_CHANNEL2
)

	)

231 
	#DMA_IFCR_CTEIF3
 
	`DMA_IFCR_CTEIF
(
DMA_CHANNEL3
)

	)

232 
	#DMA_IFCR_CTEIF4
 
	`DMA_IFCR_CTEIF
(
DMA_CHANNEL4
)

	)

233 
	#DMA_IFCR_CTEIF5
 
	`DMA_IFCR_CTEIF
(
DMA_CHANNEL5
)

	)

234 
	#DMA_IFCR_CTEIF6
 
	`DMA_IFCR_CTEIF
(
DMA_CHANNEL6
)

	)

235 
	#DMA_IFCR_CTEIF7
 
	`DMA_IFCR_CTEIF
(
DMA_CHANNEL7
)

	)

238 
	#DMA_IFCR_CHTIF_BIT
 
DMA_HTIF


	)

239 
	#DMA_IFCR_CHTIF
(
ch™√l
Ë(
DMA_IFCR_CHTIF_BIT
 << \

240 (
	`DMA_FLAG_OFFSET
(
ch™√l
)))

	)

242 
	#DMA_IFCR_CHTIF1
 
	`DMA_IFCR_CHTIF
(
DMA_CHANNEL1
)

	)

243 
	#DMA_IFCR_CHTIF2
 
	`DMA_IFCR_CHTIF
(
DMA_CHANNEL2
)

	)

244 
	#DMA_IFCR_CHTIF3
 
	`DMA_IFCR_CHTIF
(
DMA_CHANNEL3
)

	)

245 
	#DMA_IFCR_CHTIF4
 
	`DMA_IFCR_CHTIF
(
DMA_CHANNEL4
)

	)

246 
	#DMA_IFCR_CHTIF5
 
	`DMA_IFCR_CHTIF
(
DMA_CHANNEL5
)

	)

247 
	#DMA_IFCR_CHTIF6
 
	`DMA_IFCR_CHTIF
(
DMA_CHANNEL6
)

	)

248 
	#DMA_IFCR_CHTIF7
 
	`DMA_IFCR_CHTIF
(
DMA_CHANNEL7
)

	)

251 
	#DMA_IFCR_CTCIF_BIT
 
DMA_TCIF


	)

252 
	#DMA_IFCR_CTCIF
(
ch™√l
Ë(
DMA_IFCR_CTCIF_BIT
 << \

253 (
	`DMA_FLAG_OFFSET
(
ch™√l
)))

	)

255 
	#DMA_IFCR_CTCIF1
 
	`DMA_IFCR_CTCIF
(
DMA_CHANNEL1
)

	)

256 
	#DMA_IFCR_CTCIF2
 
	`DMA_IFCR_CTCIF
(
DMA_CHANNEL2
)

	)

257 
	#DMA_IFCR_CTCIF3
 
	`DMA_IFCR_CTCIF
(
DMA_CHANNEL3
)

	)

258 
	#DMA_IFCR_CTCIF4
 
	`DMA_IFCR_CTCIF
(
DMA_CHANNEL4
)

	)

259 
	#DMA_IFCR_CTCIF5
 
	`DMA_IFCR_CTCIF
(
DMA_CHANNEL5
)

	)

260 
	#DMA_IFCR_CTCIF6
 
	`DMA_IFCR_CTCIF
(
DMA_CHANNEL6
)

	)

261 
	#DMA_IFCR_CTCIF7
 
	`DMA_IFCR_CTCIF
(
DMA_CHANNEL7
)

	)

264 
	#DMA_IFCR_CGIF_BIT
 
DMA_GIF


	)

265 
	#DMA_IFCR_CGIF
(
ch™√l
Ë(
DMA_IFCR_CGIF_BIT
 << \

266 (
	`DMA_FLAG_OFFSET
(
ch™√l
)))

	)

268 
	#DMA_IFCR_CGIF1
 
	`DMA_IFCR_CGIF
(
DMA_CHANNEL1
)

	)

269 
	#DMA_IFCR_CGIF2
 
	`DMA_IFCR_CGIF
(
DMA_CHANNEL2
)

	)

270 
	#DMA_IFCR_CGIF3
 
	`DMA_IFCR_CGIF
(
DMA_CHANNEL3
)

	)

271 
	#DMA_IFCR_CGIF4
 
	`DMA_IFCR_CGIF
(
DMA_CHANNEL4
)

	)

272 
	#DMA_IFCR_CGIF5
 
	`DMA_IFCR_CGIF
(
DMA_CHANNEL5
)

	)

273 
	#DMA_IFCR_CGIF6
 
	`DMA_IFCR_CGIF
(
DMA_CHANNEL6
)

	)

274 
	#DMA_IFCR_CGIF7
 
	`DMA_IFCR_CGIF
(
DMA_CHANNEL7
)

	)

277 
	#DMA_IFCR_CIF_BIT
 0xF

	)

278 
	#DMA_IFCR_CIF
(
ch™√l
Ë(
DMA_IFCR_CIF_BIT
 << \

279 (
	`DMA_FLAG_OFFSET
(
ch™√l
)))

	)

281 
	#DMA_IFCR_CIF1
 
	`DMA_IFCR_CIF
(
DMA_CHANNEL1
)

	)

282 
	#DMA_IFCR_CIF2
 
	`DMA_IFCR_CIF
(
DMA_CHANNEL2
)

	)

283 
	#DMA_IFCR_CIF3
 
	`DMA_IFCR_CIF
(
DMA_CHANNEL3
)

	)

284 
	#DMA_IFCR_CIF4
 
	`DMA_IFCR_CIF
(
DMA_CHANNEL4
)

	)

285 
	#DMA_IFCR_CIF5
 
	`DMA_IFCR_CIF
(
DMA_CHANNEL5
)

	)

286 
	#DMA_IFCR_CIF6
 
	`DMA_IFCR_CIF
(
DMA_CHANNEL6
)

	)

287 
	#DMA_IFCR_CIF7
 
	`DMA_IFCR_CIF
(
DMA_CHANNEL7
)

	)

292 
	#DMA_CCR_MEM2MEM
 (1 << 14)

	)

299 
	#DMA_CCR_PL_LOW
 (0x0 << 12)

	)

300 
	#DMA_CCR_PL_MEDIUM
 (0x1 << 12)

	)

301 
	#DMA_CCR_PL_HIGH
 (0x2 << 12)

	)

302 
	#DMA_CCR_PL_VERY_HIGH
 (0x3 << 12)

	)

304 
	#DMA_CCR_PL_MASK
 (0x3 << 12)

	)

305 
	#DMA_CCR_PL_SHIFT
 12

	)

312 
	#DMA_CCR_MSIZE_8BIT
 (0x0 << 10)

	)

313 
	#DMA_CCR_MSIZE_16BIT
 (0x1 << 10)

	)

314 
	#DMA_CCR_MSIZE_32BIT
 (0x2 << 10)

	)

316 
	#DMA_CCR_MSIZE_MASK
 (0x3 << 10)

	)

317 
	#DMA_CCR_MSIZE_SHIFT
 10

	)

324 
	#DMA_CCR_PSIZE_8BIT
 (0x0 << 8)

	)

325 
	#DMA_CCR_PSIZE_16BIT
 (0x1 << 8)

	)

326 
	#DMA_CCR_PSIZE_32BIT
 (0x2 << 8)

	)

328 
	#DMA_CCR_PSIZE_MASK
 (0x3 << 8)

	)

329 
	#DMA_CCR_PSIZE_SHIFT
 8

	)

332 
	#DMA_CCR_MINC
 (1 << 7)

	)

335 
	#DMA_CCR_PINC
 (1 << 6)

	)

338 
	#DMA_CCR_CIRC
 (1 << 5)

	)

341 
	#DMA_CCR_DIR
 (1 << 4)

	)

344 
	#DMA_CCR_TEIE
 (1 << 3)

	)

347 
	#DMA_CCR_HTIE
 (1 << 2)

	)

350 
	#DMA_CCR_TCIE
 (1 << 1)

	)

353 
	#DMA_CCR_EN
 (1 << 0)

	)

373 
	#DMA_CHANNEL1
 1

	)

374 
	#DMA_CHANNEL2
 2

	)

375 
	#DMA_CHANNEL3
 3

	)

376 
	#DMA_CHANNEL4
 4

	)

377 
	#DMA_CHANNEL5
 5

	)

378 
	#DMA_CHANNEL6
 6

	)

379 
	#DMA_CHANNEL7
 7

	)

384 
BEGIN_DECLS


386 
dma_ch™√l_ª£t
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
);

387 
dma_˛ór_öãºu±_Êags
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
,

388 
uöt32_t
 
öãºu±s
);

389 
boﬁ
 
dma_gë_öãºu±_Êag
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
, uöt32_à
öãºu±s
);

390 
dma_íabÀ_mem2mem_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
);

391 
dma_£t_¥i‹ôy
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
, uöt32_à
¥io
);

392 
dma_£t_mem‹y_size
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
, uöt32_à
mem_size
);

393 
dma_£t_≥rùhîÆ_size
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
,

394 
uöt32_t
 
≥rùhîÆ_size
);

395 
dma_íabÀ_mem‹y_ö¸emít_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
);

396 
dma_dißbÀ_mem‹y_ö¸emít_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
);

397 
dma_íabÀ_≥rùhîÆ_ö¸emít_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
);

398 
dma_dißbÀ_≥rùhîÆ_ö¸emít_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
);

399 
dma_íabÀ_cúcuœr_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
);

400 
dma_£t_ªad_‰om_≥rùhîÆ
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
);

401 
dma_£t_ªad_‰om_mem‹y
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
);

402 
dma_íabÀ_å™s„r_îr‹_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
);

403 
dma_dißbÀ_å™s„r_îr‹_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
);

404 
dma_íabÀ_hÆf_å™s„r_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
);

405 
dma_dißbÀ_hÆf_å™s„r_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
);

406 
dma_íabÀ_å™s„r_com∂ëe_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
);

407 
dma_dißbÀ_å™s„r_com∂ëe_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
);

408 
dma_íabÀ_ch™√l
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
);

409 
dma_dißbÀ_ch™√l
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
);

410 
dma_£t_≥rùhîÆ_addªss
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
,

411 
uöt32_t
 
addªss
);

412 
dma_£t_mem‹y_addªss
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
, uöt32_à
addªss
);

413 
uöt16_t
 
dma_gë_numbî_of_d©a
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
);

414 
dma_£t_numbî_of_d©a
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
, 
uöt16_t
 
numbî
);

416 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/dmamux_common_all.h

29 #i‡
deföed
(
LIBOPENCM3_DMAMUX_H
)

31 #i‚de‡
LIBOPENCM3_DMAMUX_COMMON_ALL_H


32 
	#LIBOPENCM3_DMAMUX_COMMON_ALL_H


	)

36 
	#DMAMUX_CxCR
(
dmamux_ba£
, 
dma_ch™√l
Ë
	`MMIO32
((dmamux_ba£Ë+ 0x04 * ((dma_ch™√lË- 1))

	)

37 
	#DMAMUX1_CxCR
(
dma_ch™√l
Ë
	`DMAMUX_CxCR
(
DMAMUX1
, (dma_ch™√l))

	)

38 
	#DMAMUX2_CxCR
(
dma_ch™√l
Ë
	`DMAMUX_CxCR
(
DMAMUX2
, (dma_ch™√l))

	)

40 
	#DMAMUX_CSR
(
dmamux_ba£
Ë
	`MMIO32
((dmamux_ba£Ë+ 0x80)

	)

41 
	#DMAMUX1_CSR
(
dmamux_ba£
Ë
	`DMAMUX_CSR
(
DMAMUX1
)

	)

42 
	#DMAMUX2_CSR
(
dmamux_ba£
Ë
	`DMAMUX_CSR
(
DMAMUX2
)

	)

44 
	#DMAMUX_CFR
(
dmamux_ba£
Ë
	`MMIO32
((dmamux_ba£Ë+ 0x84)

	)

45 
	#DMAMUX1_CFR
(
dmamux_ba£
Ë
	`DMAMUX_CFR
(
DMAMUX1
)

	)

46 
	#DMAMUX2_CFR
(
dmamux_ba£
Ë
	`DMAMUX_CFR
(
DMAMUX2
)

	)

48 
	#DMAMUX_RGxCR
(
dmamux_ba£
, 
rg_ch™√l
Ë
	`MMIO32
((dmamux_ba£Ë+ 0x100 + 0x04 * (‘g_ch™√lË- 1))

	)

49 
	#DMAMUX1_RGxCR
(
dmamux_ba£
, 
rg_ch™√l
Ë
	`DMAMUX_RGxCR
(
DMAMUX1
, (rg_ch™√l))

	)

50 
	#DMAMUX2_RGxCR
(
dmamux_ba£
, 
rg_ch™√l
Ë
	`DMAMUX_RGxCR
(
DMAMUX2
, (rg_ch™√l))

	)

52 
	#DMAMUX_RGSR
(
dmamux_ba£
Ë
	`MMIO32
((dmamux_ba£Ë+ 0x140)

	)

53 
	#DMAMUX1_RGSR
(
dmamux_ba£
Ë
	`DMAMUX_RSGR
(
DMAMUX1
)

	)

54 
	#DMAMUX2_RGSR
(
dmamux_ba£
Ë
	`DMAMUX_RSGR
(
DMAMUX2
)

	)

56 
	#DMAMUX_RGCFR
(
dmamux_ba£
Ë
	`MMIO32
((dmamux_ba£Ë+ 0x144)

	)

57 
	#DMAMUX1_RGCFR
(
dmamux_ba£
Ë
	`DMAMUX_RGCFR
(
DMAMUX1
)

	)

58 
	#DMAMUX2_RGCFR
(
dmamux_ba£
Ë
	`DMAMUX_RGCFR
(
DMAMUX2
)

	)

64 
	#DMAMUX_CxCR_SYNC_ID_SHIFT
 24

	)

65 
	#DMAMUX_CxCR_SYNC_ID_MASK
 0x1f

	)

68 
	#DMAMUX_CxCR_NBREQ_SHIFT
 19

	)

69 
	#DMAMUX_CxCR_NBREQ_MASK
 0x1f

	)

71 
	#DMAMUX_CxCR_SPOL_SHIFT
 17

	)

72 
	#DMAMUX_CxCR_SPOL_MASK
 0x03

	)

76 
	#DMAMUX_CxCR_SPOL_NO_EVENT
 0

	)

77 
	#DMAMUX_CxCR_SPOL_RISING_EDGE
 1

	)

78 
	#DMAMUX_CxCR_SPOL_FALLING_EDEG
 2

	)

79 
	#DMAMUX_CxCR_SPOL_BOTH_EDGES
 3

	)

83 
	#DMAMUX_CxCR_SE
 (1 << 16)

	)

86 
	#DMAMUX_CxCR_EGE
 (1 << 9)

	)

89 
	#DMAMUX_CxCR_SOIE
 (1 << 8)

	)

92 
	#DMAMUX_CxCR_DMAREQ_ID_SHIFT
 0

	)

93 
	#DMAMUX_CxCR_DMAREQ_ID_MASK
 0xff

	)

101 
	#DMAMUX_CSR_SOF
(
dma_ch™√l
Ë(1 << ((dma_ch™√lË- 1))

	)

109 
	#DMAMUX_CFR_CSOF
(
dma_ch™√l
Ë(1 << ((dma_ch™√lË- 1))

	)

117 
	#DMAMUX_RGxCR_GNBREQ_SHIFT
 19

	)

118 
	#DMAMUX_RGxCR_GNBREQ_MASK
 0x1f

	)

120 
	#DMAMUX_RGxCR_GPOL_SHIFT
 17

	)

121 
	#DMAMUX_RGxCR_GPOL_MASK
 0x03

	)

125 
	#DMAMUX_RGxCR_GPOL_NO_EVENT
 0

	)

126 
	#DMAMUX_RGxCR_GPOL_RISING_EDGE
 1

	)

127 
	#DMAMUX_RGxCR_GPOL_FALLING_EDEG
 2

	)

128 
	#DMAMUX_RGxCR_GPOL_BOTH_EDGES
 3

	)

132 
	#DMAMUX_RGxCR_GE
 (1 << 16)

	)

135 
	#DMAMUX_RGxCR_OIE
 (1 << 8)

	)

138 
	#DMAMUX_RGxCR_SIG_ID_SHIFT
 0

	)

139 
	#DMAMUX_RGxCR_SIG_ID_MASK
 0x1f

	)

147 
	#DMAMUX_RGSR_OF
(
rg_ch™√l
Ë(1 << (‘g_ch™√lË- 1))

	)

155 
	#DMAMUX_RGCFR_COF
(
rg_ch™√l
Ë(1 << (‘g_ch™√lË- 1))

	)

163 
	#DMAMUX_RG_CHANNEL1
 1

	)

164 
	#DMAMUX_RG_CHANNEL2
 2

	)

165 
	#DMAMUX_RG_CHANNEL3
 3

	)

166 
	#DMAMUX_RG_CHANNEL4
 4

	)

171 
BEGIN_DECLS


173 
dmamux_ª£t_dma_ch™√l
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
);

174 
dmamux_íabÀ_dma_ªque°_evít_gíî©i⁄
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
);

175 
dmamux_dißbÀ_dma_ªque°_evít_gíî©i⁄
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
);

177 
dmamux_£t_dma_ch™√l_ªque°
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
, uöt8_à
ªque°_id
);

178 
uöt8_t
 
dmamux_gë_dma_ch™√l_ªque°
(
uöt32_t
 
dmamux
, uöt8_à
ch™√l
);

180 
dmamux_íabÀ_dma_ªque°_sync
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
);

181 
dmamux_dißbÀ_dma_ªque°_sync
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
);

183 
dmamux_£t_dma_ªque°_sync_öput
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
, uöt8_à
sync_id
);

184 
dmamux_£t_dma_ªque°_sync_pﬁ
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
, uöt8_à
pﬁ¨ôy
);

185 
dmamux_£t_dma_ªque°_sync_nbªq
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
, uöt8_à
nbªq
);

187 
dmamux_íabÀ_dma_ªque°_sync_ovîrun_öãºu±
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
);

188 
dmamux_dißbÀ_dma_ªque°_sync_ovîrun_öãºu±
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
);

189 
uöt32_t
 
dmamux_gë_dma_ªque°_sync_ovîrun
(uöt32_à
dmamux
, 
uöt8_t
 
ch™√l
);

190 
dmamux_˛ór_dma_ªque°_sync_ovîrun
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
);

192 
dmamux_ª£t_ªque°_gíî©‹_ch™√l
(
uöt32_t
 
dmamux
, 
uöt8_t
 
rg_ch™√l
);

193 
dmamux_íabÀ_ªque°_gíî©‹
(
uöt32_t
 
dmamux
, 
uöt8_t
 
rg_ch™√l
);

194 
dmamux_dißbÀ_ªque°_gíî©‹
(
uöt32_t
 
dmamux
, 
uöt8_t
 
rg_ch™√l
);

196 
dmamux_£t_ªque°_gíî©‹_åiggî
(
uöt32_t
 
dmamux
, 
uöt8_t
 
rg_ch™√l
, uöt8_à
sig_id
);

197 
dmamux_£t_ªque°_gíî©‹_åiggî_pﬁ
(
uöt32_t
 
dmamux
, 
uöt8_t
 
rg_ch™√l
, uöt8_à
pﬁ¨ôy
);

198 
dmamux_£t_ªque°_gíî©‹_åiggî_gnbªq
(
uöt32_t
 
dmamux
, 
uöt8_t
 
rg_ch™√l
, uöt8_à
gnbªq
);

200 
dmamux_íabÀ_ªque°_gíî©‹_åiggî_ovîrun_öãºu±
(
uöt32_t
 
dmamux
, 
uöt8_t
 
rg_ch™√l
);

201 
dmamux_dißbÀ_ªque°_gíî©‹_åiggî_ovîrun_öãºu±
(
uöt32_t
 
dmamux
, 
uöt8_t
 
rg_ch™√l
);

202 
uöt32_t
 
dmamux_gë_ªque°_gíî©‹_åiggî_ovîrun_öãºu±
(uöt32_à
dmamux
, 
uöt8_t
 
rg_ch™√l
);

203 
dmamux_˛ór_ªque°_gíî©‹_åiggî_ovîrun_öãºu±
(
uöt32_t
 
dmamux
, 
uöt8_t
 
rg_ch™√l
);

205 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/dsi_common_f47.h

39 
	~<lib›ícm3/cm3/comm⁄.h
>

40 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

43 #i‚de‡
DSI_H


45 
	#DSI_H


	)

53 
	#DSI_VR
 
	`MMIO32
(
DSI_BASE
 + 0x0U)

	)

58 
	#DSI_CR
 
	`MMIO32
(
DSI_BASE
 + 0x4U)

	)

59 
	#DSI_CR_EN
 (1 << 0)

	)

64 
	#DSI_CCR
 
	`MMIO32
(
DSI_BASE
 + 0x8U)

	)

65 
	#DSI_CCR_TOCKDIV_SHIFT
 8

	)

66 
	#DSI_CCR_TOCKDIV_MASK
 0xff

	)

67 
	#DSI_CCR_TXECKDIV_SHIFT
 0

	)

68 
	#DSI_CCR_TXECKDIV_MASK
 0xff

	)

73 
	#DSI_LVCIDR
 
	`MMIO32
(
DSI_BASE
 + 0xcU)

	)

74 
	#DSI_LVCIDR_VCID_SHIFT
 0

	)

75 
	#DSI_LVCIDR_VCID_MASK
 0x3

	)

80 
	#DSI_LCOLCR
 
	`MMIO32
(
DSI_BASE
 + 0x10U)

	)

81 
	#DSI_LCOLCR_LPE
 (1 << 8)

	)

82 
	#DSI_LCOLCR_COLC_SHIFT
 0

	)

83 
	#DSI_LCOLCR_COLC_MASK
 0xf

	)

88 
	#DSI_LPCR
 
	`MMIO32
(
DSI_BASE
 + 0x14U)

	)

89 
	#DSI_LPCR_HSP
 (1 << 2)

	)

90 
	#DSI_LPCR_VSP
 (1 << 1)

	)

91 
	#DSI_LPCR_DEP
 (1 << 0)

	)

96 
	#DSI_LPMCR
 
	`MMIO32
(
DSI_BASE
 + 0x18U)

	)

97 
	#DSI_LPMCR_LPSIZE_SHIFT
 16

	)

98 
	#DSI_LPMCR_LPSIZE_MASK
 0xff

	)

99 
	#DSI_LPMCR_VLPSIZE_SHIFT
 0

	)

100 
	#DSI_LPMCR_VLPSIZE_MASK
 0xff

	)

105 
	#DSI_PCR
 
	`MMIO32
(
DSI_BASE
 + 0x2cU)

	)

106 
	#DSI_PCR_CRCRXE
 (1 << 4)

	)

107 
	#DSI_PCR_ECCRXE
 (1 << 3)

	)

108 
	#DSI_PCR_BTAE
 (1 << 2)

	)

109 
	#DSI_PCR_ETRXE
 (1 << 1)

	)

110 
	#DSI_PCR_ETTXE
 (1 << 0)

	)

115 
	#DSI_GVCIDR
 
	`MMIO32
(
DSI_BASE
 + 0x30U)

	)

116 
	#DSI_GVCIDR_VCID_SHIFT
 0

	)

117 
	#DSI_GVCIDR_VCID_MASK
 0x3

	)

122 
	#DSI_MCR
 
	`MMIO32
(
DSI_BASE
 + 0x34U)

	)

123 
	#DSI_MCR_CMDM
 (1 << 0)

	)

128 
	#DSI_VMCR
 
	`MMIO32
(
DSI_BASE
 + 0x38U)

	)

129 
	#DSI_VMCR_PGO
 (1 << 24)

	)

130 
	#DSI_VMCR_PGM
 (1 << 20)

	)

131 
	#DSI_VMCR_PGE
 (1 << 16)

	)

132 
	#DSI_VMCR_LPCE
 (1 << 15)

	)

133 
	#DSI_VMCR_FBTAAE
 (1 << 14)

	)

134 
	#DSI_VMCR_LPHFPE
 (1 << 13)

	)

135 
	#DSI_VMCR_LPHBPE
 (1 << 12)

	)

136 
	#DSI_VMCR_LPVAE
 (1 << 11)

	)

137 
	#DSI_VMCR_LPVFPE
 (1 << 10)

	)

138 
	#DSI_VMCR_LPVBPE
 (1 << 9)

	)

139 
	#DSI_VMCR_LPVSAE
 (1 << 8)

	)

140 
	#DSI_VMCR_VMT_SHIFT
 0

	)

141 
	#DSI_VMCR_VMT_MASK
 0x3

	)

142 
	#DSI_VMCR_VMT_NON_BURST_PULSE
 0x0

	)

143 
	#DSI_VMCR_VMT_NON_BURSE_EVENT
 0x1

	)

144 
	#DSI_VMCR_VMT_BURST
 0x2

	)

149 
	#DSI_VPCR
 
	`MMIO32
(
DSI_BASE
 + 0x3CU)

	)

150 
	#DSI_VPCR_VPSIZE_SHIFT
 0

	)

151 
	#DSI_VPCR_VPSIZE_MASK
 0x3fff

	)

156 
	#DSI_VCCR
 
	`MMIO32
(
DSI_BASE
 + 0x40U)

	)

157 
	#DSI_VCCR_NUMC_SHIFT
 0

	)

158 
	#DSI_VCCR_NUMC_MASK
 0x1fff

	)

163 
	#DSI_VNPCR
 
	`MMIO32
(
DSI_BASE
 + 0x44U)

	)

164 
	#DSI_VNPCR_NPSIZE_SHIFT
 0

	)

165 
	#DSI_VNPCR_NPSIZE_MASK
 0x1fff

	)

170 
	#DSI_VHSACR
 
	`MMIO32
(
DSI_BASE
 + 0x48U)

	)

171 
	#DSI_VHSACR_HSA_SHIFT
 0

	)

172 
	#DSI_VHSACR_HSA_MASK
 0xfff

	)

177 
	#DSI_VHBPCR
 
	`MMIO32
(
DSI_BASE
 + 0x4CU)

	)

178 
	#DSI_VHBPCR_HBP_SHIFT
 0

	)

179 
	#DSI_VHBPCR_HBP_MASK
 0xfff

	)

184 
	#DSI_VLCR
 
	`MMIO32
(
DSI_BASE
 + 0x50U)

	)

185 
	#DSI_VLCR_HLINE_SHIFT
 0

	)

186 
	#DSI_VLCR_HLINE_MASK
 0x7fff

	)

191 
	#DSI_VVSACR
 
	`MMIO32
(
DSI_BASE
 + 0x54U)

	)

192 
	#DSI_VVSACR_VSA_SHIFT
 0

	)

193 
	#DSI_VVSACR_VSA_MASK
 0x3ff

	)

198 
	#DSI_VVBPCR
 
	`MMIO32
(
DSI_BASE
 + 0x58U)

	)

199 
	#DSI_VVBPCR_VBP_SHIFT
 0

	)

200 
	#DSI_VVBPCR_VBP_MASK
 0x3ff

	)

205 
	#DSI_VVFPCR
 
	`MMIO32
(
DSI_BASE
 + 0x5CU)

	)

206 
	#DSI_VVFPCR_VFP_SHIFT
 0

	)

207 
	#DSI_VVFPCR_VFP_MASK
 0x3ff

	)

212 
	#DSI_VVACR
 
	`MMIO32
(
DSI_BASE
 + 0x60U)

	)

213 
	#DSI_VVACR_VA_SHIFT
 0

	)

214 
	#DSI_VVACR_VA_MASK
 0x3fff

	)

219 
	#DSI_LCCR
 
	`MMIO32
(
DSI_BASE
 + 0x64U)

	)

220 
	#DSI_LCCR_CMDSIZE_SHIFT
 0

	)

221 
	#DSI_LCCR_CMDSIZE_MASK
 0xffff

	)

226 
	#DSI_CMCR
 
	`MMIO32
(
DSI_BASE
 + 0x68U)

	)

227 
	#DSI_CMCR_MRDPS
 (1 << 24)

	)

228 
	#DSI_CMCR_DLWTX
 (1 << 19)

	)

229 
	#DSI_CMCR_DSR0TX
 (1 << 18)

	)

230 
	#DSI_CMCR_DSW1TX
 (1 << 17)

	)

231 
	#DSI_CMCR_DSW0TX
 (1 << 16)

	)

233 
	#DSI_CMCR_GLWTX
 (1 << 14)

	)

234 
	#DSI_CMCR_GSR2TX
 (1 << 13)

	)

235 
	#DSI_CMCR_GSR1TX
 (1 << 12)

	)

236 
	#DSI_CMCR_GSR0TX
 (1 << 11)

	)

237 
	#DSI_CMCR_GSW2TX
 (1 << 10)

	)

238 
	#DSI_CMCR_GSW1TX
 (1 << 9)

	)

239 
	#DSI_CMCR_GSW0TX
 (1 << 8)

	)

241 
	#DSI_CMCR_ARE
 (1 << 1)

	)

242 
	#DSI_CMCR_TEARE
 (1 << 0)

	)

247 
	#DSI_GHCR
 
	`MMIO32
(
DSI_BASE
 + 0x6CU)

	)

248 
	#DSI_GHCR_WCMSB_SHIFT
 16

	)

249 
	#DSI_GHCR_WCMSB_MASK
 0xff

	)

250 
	#DSI_GHCR_WCLSB_SHIFT
 8

	)

251 
	#DSI_GHCR_WCLSB_MASK
 0xff

	)

252 
	#DSI_GHCR_DATA1_SHIFT
 16

	)

253 
	#DSI_GHCR_DATA1_MASK
 0xff

	)

254 
	#DSI_GHCR_DATA0_SHIFT
 8

	)

255 
	#DSI_GHCR_DATA0_MASK
 0xff

	)

256 
	#DSI_GHCR_VCID_SHIFT
 6

	)

257 
	#DSI_GHCR_VCID_MASK
 0x3

	)

258 
	#DSI_GHCR_DT_SHIFT
 0

	)

259 
	#DSI_GHCR_DT_MASK
 0x3f

	)

264 
	#DSI_GPDR
 
	`MMIO32
(
DSI_BASE
 + 0x70U)

	)

265 
	#DSI_GPDR_BYTE4_SHIFT
 24

	)

266 
	#DSI_GPDR_BYTE4_MASK
 0xff

	)

267 
	#DSI_GPDR_BYTE3_SHIFT
 16

	)

268 
	#DSI_GPDR_BYTE3_MASK
 0xff

	)

269 
	#DSI_GPDR_BYTE2_SHIFT
 8

	)

270 
	#DSI_GPDR_BYTE2_MASK
 0xff

	)

271 
	#DSI_GPDR_BYTE1_SHIFT
 0

	)

272 
	#DSI_GPDR_BYTE1_MASK
 0xff

	)

277 
	#DSI_GPSR
 
	`MMIO32
(
DSI_BASE
 + 0x74U)

	)

279 
	#DSI_GPSR_RCB
 (1 << 6)

	)

280 
	#DSI_GPSR_PRDFF
 (1 << 5)

	)

281 
	#DSI_GPSR_PRDFE
 (1 << 4)

	)

282 
	#DSI_GPSR_PWRFF
 (1 << 3)

	)

283 
	#DSI_GPSR_PWRFE
 (1 << 2)

	)

284 
	#DSI_GPSR_CMDFF
 (1 << 1)

	)

285 
	#DSI_GPSR_CMDFE
 (1 << 0)

	)

290 
	#DSI_TCCR0
 
	`MMIO32
(
DSI_BASE
 + 0x78U)

	)

291 
	#DSI_TCCR0_HSTX_TOCNT_SHIFT
 16

	)

292 
	#DSI_TCCR0_HSTX_TOCNT_MASK
 0xffff

	)

293 
	#DSI_TCCR0_LPRX_TOCNT_SHIFT
 0

	)

294 
	#DSI_TCCR0_LPRX_TOCNT_MASK
 0xffff

	)

299 
	#DSI_TCCR1
 
	`MMIO32
(
DSI_BASE
 + 0x7CU)

	)

300 
	#DSI_TCCR1_HSRD_TOCNT_SHIFT
 0

	)

301 
	#DSI_TCCR1_HSRD_TOCNT_MASK
 0xffff

	)

306 
	#DSI_TCCR2
 
	`MMIO32
(
DSI_BASE
 + 0x80U)

	)

307 
	#DSI_TCCR2_LPRD_TOCNT_SHIFT
 0

	)

308 
	#DSI_TCCR2_LPRD_TOCNT_MASK
 0xffff

	)

313 
	#DSI_TCCR3
 
	`MMIO32
(
DSI_BASE
 + 0x84U)

	)

314 
	#DSI_TCCR3_PM
 (1 << 24)

	)

315 
	#DSI_TCCR3_HSWR_TOCNT_SHIFT
 0

	)

316 
	#DSI_TCCR3_HSWR_TOCNT_MASK
 0xffff

	)

321 
	#DSI_TCCR4
 
	`MMIO32
(
DSI_BASE
 + 0x88U)

	)

322 
	#DSI_TCCR4_LPWR_TOCNT_SHIFT
 0

	)

323 
	#DSI_TCCR4_LPWR_TOCNT_MASK
 0xffff

	)

328 
	#DSI_TCCR5
 
	`MMIO32
(
DSI_BASE
 + 0x8CU)

	)

329 
	#DSI_TCCR5_BTA_TOCNT_SHIFT
 0

	)

330 
	#DSI_TCCR5_BTA_TOCNT_MASK
 0xffff

	)

335 
	#DSI_CLCR
 
	`MMIO32
(
DSI_BASE
 + 0x94U)

	)

336 
	#DSI_CLCR_ACR
 (1 << 1)

	)

337 
	#DSI_CLCR_DPCC
 (1 << 0)

	)

342 
	#DSI_CLTCR
 
	`MMIO32
(
DSI_BASE
 + 0x98U)

	)

343 
	#DSI_CLTCR_HS2LP_TIME_SHIFT
 16

	)

344 
	#DSI_CLTCR_HS2LP_TIME_MASK
 0x3ff

	)

345 
	#DSI_CLTCR_LP2HS_TIME_SHIFT
 0

	)

346 
	#DSI_CLTCR_LP2HS_TIME_MASK
 0x3ff

	)

351 
	#DSI_DLTCR
 
	`MMIO32
(
DSI_BASE
 + 0x9CU)

	)

352 
	#DSI_DLTCR_HS2LP_TIME_SHIFT
 24

	)

353 
	#DSI_DLTCR_HS2LP_TIME_MASK
 0xff

	)

354 
	#DSI_DLTCR_LP2HS_TIME_SHIFT
 16

	)

355 
	#DSI_DLTCR_LP2HS_TIME_MASK
 0xff

	)

356 
	#DSI_DLTCR_MRD_TIME_SHIFT
 0

	)

357 
	#DSI_DLTCR_MRD_TIME_MASK
 0x7fff

	)

362 
	#DSI_PCTLR
 
	`MMIO32
(
DSI_BASE
 + 0xA0U)

	)

363 
	#DSI_PCTLR_CKE
 (1 << 2)

	)

364 
	#DSI_PCTLR_DEN
 (1 << 1)

	)

369 
	#DSI_PCONFR
 
	`MMIO32
(
DSI_BASE
 + 0xA4U)

	)

370 
	#DSI_PCONFR_SW_TIME_SHIFT
 8

	)

371 
	#DSI_PCONFR_SW_TIME_MASK
 0xff

	)

372 
	#DSI_PCONFR_NL_SHIFT
 0

	)

373 
	#DSI_PCONFR_NL_MASK
 0x3

	)

374 
	#DSI_PCONFR_NL_1LANE
 0

	)

375 
	#DSI_PCONFR_NL_2LANE
 1

	)

380 
	#DSI_PUCR
 
	`MMIO32
(
DSI_BASE
 + 0xA8U)

	)

381 
	#DSI_PUCR_UEDL
 (1 << 3)

	)

382 
	#DSI_PUCR_URDL
 (1 << 2)

	)

383 
	#DSI_PUCR_UECL
 (1 << 1)

	)

384 
	#DSI_PUCR_URCL
 (1 << 0)

	)

389 
	#DSI_PTTCR
 
	`MMIO32
(
DSI_BASE
 + 0xACU)

	)

390 
	#DSI_PTTCR_TX_TRIG_SHIFT
 0

	)

391 
	#DSI_PTTCR_TX_TRIG_MASK
 0xf

	)

392 
	#DSI_PTTCR_TX_TRIG_1
 0x1

	)

393 
	#DSI_PTTCR_TX_TRIG_2
 0x2

	)

394 
	#DSI_PTTCR_TX_TRIG_3
 0x4

	)

395 
	#DSI_PTTCR_TX_TRIG_4
 0x8

	)

400 
	#DSI_PSR
 
	`MMIO32
(
DSI_BASE
 + 0xB0U)

	)

401 
	#DSI_PSR_UAN1
 (1 << 8)

	)

402 
	#DSI_PSR_PSS1
 (1 << 7)

	)

403 
	#DSI_PSR_RUE0
 (1 << 6)

	)

404 
	#DSI_PSR_UAN0
 (1 << 5)

	)

405 
	#DSI_PSR_PSS0
 (1 << 4)

	)

406 
	#DSI_PSR_UANC
 (1 << 3)

	)

407 
	#DSI_PSR_PSSC
 (1 << 2)

	)

408 
	#DSI_PSR_PD
 (1 << 1)

	)

413 
	#DSI_ISR0
 
	`MMIO32
(
DSI_BASE
 + 0xBCU)

	)

414 
	#DSI_ISR0_PE4
 (1 << 20)

	)

415 
	#DSI_ISR0_PE3
 (1 << 19)

	)

416 
	#DSI_ISR0_PE2
 (1 << 18)

	)

417 
	#DSI_ISR0_PE1
 (1 << 17)

	)

418 
	#DSI_ISR0_PE0
 (1 << 16)

	)

419 
	#DSI_ISR0_AE15
 (1 << 15)

	)

420 
	#DSI_ISR0_AE14
 (1 << 14)

	)

421 
	#DSI_ISR0_AE13
 (1 << 13)

	)

422 
	#DSI_ISR0_AE12
 (1 << 12)

	)

423 
	#DSI_ISR0_AE11
 (1 << 11)

	)

424 
	#DSI_ISR0_AE10
 (1 << 10)

	)

425 
	#DSI_ISR0_AE9
 (1 << 9)

	)

426 
	#DSI_ISR0_AE8
 (1 << 8)

	)

427 
	#DSI_ISR0_AE7
 (1 << 7)

	)

428 
	#DSI_ISR0_AE6
 (1 << 6)

	)

429 
	#DSI_ISR0_AE5
 (1 << 5)

	)

430 
	#DSI_ISR0_AE4
 (1 << 4)

	)

431 
	#DSI_ISR0_AE3
 (1 << 3)

	)

432 
	#DSI_ISR0_AE2
 (1 << 2)

	)

433 
	#DSI_ISR0_AE1
 (1 << 1)

	)

434 
	#DSI_ISR0_AE0
 (1 << 0)

	)

439 
	#DSI_ISR1
 
	`MMIO32
(
DSI_BASE
 + 0xC0U)

	)

440 
	#DSI_ISR1_GPRXE
 (1 << 12)

	)

441 
	#DSI_ISR1_GPRDE
 (1 << 11)

	)

442 
	#DSI_ISR1_GPTXE
 (1 << 10)

	)

443 
	#DSI_ISR1_GPWRE
 (1 << 9)

	)

444 
	#DSI_ISR1_GCWRE
 (1 << 8)

	)

445 
	#DSI_ISR1_LPWRE
 (1 << 7)

	)

446 
	#DSI_ISR1_EOTPE
 (1 << 6)

	)

447 
	#DSI_ISR1_PSE
 (1 << 5)

	)

448 
	#DSI_ISR1_CRCE
 (1 << 4)

	)

449 
	#DSI_ISR1_ECCME
 (1 << 3)

	)

450 
	#DSI_ISR1_ECCSE
 (1 << 2)

	)

451 
	#DSI_ISR1_TOLPRX
 (1 << 1)

	)

452 
	#DSI_ISR1_TOHSTX
 (1 << 0)

	)

457 
	#DSI_IER0
 
	`MMIO32
(
DSI_BASE
 + 0xC4U)

	)

458 
	#DSI_IER0_PE4IE
 (1 << 20)

	)

459 
	#DSI_IER0_PE3IE
 (1 << 19)

	)

460 
	#DSI_IER0_PE2IE
 (1 << 18)

	)

461 
	#DSI_IER0_PE1IE
 (1 << 17)

	)

462 
	#DSI_IER0_PE0IE
 (1 << 16)

	)

463 
	#DSI_IER0_AE15IE
 (1 << 15)

	)

464 
	#DSI_IER0_AE14IE
 (1 << 14)

	)

465 
	#DSI_IER0_AE13IE
 (1 << 13)

	)

466 
	#DSI_IER0_AE12IE
 (1 << 12)

	)

467 
	#DSI_IER0_AE11IE
 (1 << 11)

	)

468 
	#DSI_IER0_AE10IE
 (1 << 10)

	)

469 
	#DSI_IER0_AE9IE
 (1 << 9)

	)

470 
	#DSI_IER0_AE8IE
 (1 << 8)

	)

471 
	#DSI_IER0_AE7IE
 (1 << 7)

	)

472 
	#DSI_IER0_AE6IE
 (1 << 6)

	)

473 
	#DSI_IER0_AE5IE
 (1 << 5)

	)

474 
	#DSI_IER0_AE4IE
 (1 << 4)

	)

475 
	#DSI_IER0_AE3IE
 (1 << 3)

	)

476 
	#DSI_IER0_AE2IE
 (1 << 2)

	)

477 
	#DSI_IER0_AE1IE
 (1 << 1)

	)

478 
	#DSI_IER0_AE0IE
 (1 << 0)

	)

483 
	#DSI_IER1
 
	`MMIO32
(
DSI_BASE
 + 0xC8U)

	)

484 
	#DSI_IER1_GPRXEIE
 (1 << 12)

	)

485 
	#DSI_IER1_GPRDEIE
 (1 << 11)

	)

486 
	#DSI_IER1_GPTXEIE
 (1 << 10)

	)

487 
	#DSI_IER1_GPWREIE
 (1 << 9)

	)

488 
	#DSI_IER1_GCWREIE
 (1 << 8)

	)

489 
	#DSI_IER1_LPWREIE
 (1 << 7)

	)

490 
	#DSI_IER1_EOTPEIE
 (1 << 6)

	)

491 
	#DSI_IER1_PSEIE
 (1 << 5)

	)

492 
	#DSI_IER1_CRCEIE
 (1 << 4)

	)

493 
	#DSI_IER1_ECCMEIE
 (1 << 3)

	)

494 
	#DSI_IER1_ECCSEIE
 (1 << 2)

	)

495 
	#DSI_IER1_TOLPRXIE
 (1 << 1)

	)

496 
	#DSI_IER1_TOHSTXIE
 (1 << 0)

	)

501 
	#DSI_FIR0
 
	`MMIO32
(
DSI_BASE
 + 0xD8U)

	)

502 
	#DSI_FIR0_FPE4
 (1 << 20)

	)

503 
	#DSI_FIR0_FPE3
 (1 << 19)

	)

504 
	#DSI_FIR0_FPE2
 (1 << 18)

	)

505 
	#DSI_FIR0_FPE1
 (1 << 17)

	)

506 
	#DSI_FIR0_FPE0
 (1 << 16)

	)

507 
	#DSI_FIR0_FAE15
 (1 << 15)

	)

508 
	#DSI_FIR0_FAE14
 (1 << 14)

	)

509 
	#DSI_FIR0_FAE13
 (1 << 13)

	)

510 
	#DSI_FIR0_FAE12
 (1 << 12)

	)

511 
	#DSI_FIR0_FAE11
 (1 << 11)

	)

512 
	#DSI_FIR0_FAE10
 (1 << 10)

	)

513 
	#DSI_FIR0_FAE9
 (1 << 9)

	)

514 
	#DSI_FIR0_FAE8
 (1 << 8)

	)

515 
	#DSI_FIR0_FAE7
 (1 << 7)

	)

516 
	#DSI_FIR0_FAE6
 (1 << 6)

	)

517 
	#DSI_FIR0_FAE5
 (1 << 5)

	)

518 
	#DSI_FIR0_FAE4
 (1 << 4)

	)

519 
	#DSI_FIR0_FAE3
 (1 << 3)

	)

520 
	#DSI_FIR0_FAE2
 (1 << 2)

	)

521 
	#DSI_FIR0_FAE1
 (1 << 1)

	)

522 
	#DSI_FIR0_FAE0
 (1 << 0)

	)

527 
	#DSI_FIR1
 
	`MMIO32
(
DSI_BASE
 + 0xDCU)

	)

528 
	#DSI_FIR1_FGPRXE
 (1 << 12)

	)

529 
	#DSI_FIR1_FGPRDE
 (1 << 11)

	)

530 
	#DSI_FIR1_FGPTXE
 (1 << 10)

	)

531 
	#DSI_FIR1_FGPWRE
 (1 << 9)

	)

532 
	#DSI_FIR1_FGCWRE
 (1 << 8)

	)

533 
	#DSI_FIR1_FLPWRE
 (1 << 7)

	)

534 
	#DSI_FIR1_FEOTPE
 (1 << 6)

	)

535 
	#DSI_FIR1_FPSE
 (1 << 5)

	)

536 
	#DSI_FIR1_FCRCE
 (1 << 4)

	)

537 
	#DSI_FIR1_FECCME
 (1 << 3)

	)

538 
	#DSI_FIR1_FECCSE
 (1 << 2)

	)

539 
	#DSI_FIR1_FTOLPRX
 (1 << 1)

	)

540 
	#DSI_FIR1_FTOHSTX
 (1 << 0)

	)

545 
	#DSI_VSCR
 
	`MMIO32
(
DSI_BASE
 + 0x100U)

	)

546 
	#DSI_VSCR_UR
 (1 << 8)

	)

547 
	#DSI_VSCR_EN
 (1 << 0)

	)

552 
	#DSI_LCVCIDR
 
	`MMIO32
(
DSI_BASE
 + 0x10CU)

	)

553 
	#DSI_LCVCIDR_VCID_SHIFT
 0

	)

554 
	#DSI_LCVCIDR_VCID_MASK
 0x3

	)

559 
	#DSI_LCCCR
 
	`MMIO32
(
DSI_BASE
 + 0x110U)

	)

560 
	#DSI_LCCR_LPE
 (1 << 8)

	)

561 
	#DSI_LCCR_COLC_SHIFT
 0

	)

562 
	#DSI_LCCR_COLC_MASK
 0xf

	)

567 
	#DSI_LPMCCR
 
	`MMIO32
(
DSI_BASE
 + 0x118U)

	)

568 
	#DSI_LPMCCR_LPSIZE_SHIFT
 16

	)

569 
	#DSI_LPMCCR_LPSIZE_MASK
 0xff

	)

570 
	#DSI_LPMCCR_VLPSIZE_SHIFT
 0

	)

571 
	#DSI_LPMCCR_VLPSIZE_MASK
 0xff

	)

576 
	#DSI_VMCCR
 
	`MMIO32
(
DSI_BASE
 + 0x138U)

	)

577 
	#DSI_VMCCR_LPCE
 (1 << 9)

	)

578 
	#DSI_VMCCR_FBTAAE
 (1 << 8)

	)

579 
	#DSI_VMCCR_LPHFE
 (1 << 7)

	)

580 
	#DSI_VMCCR_LPHBPE
 (1 << 6)

	)

581 
	#DSI_VMCCR_LPVAE
 (1 << 5)

	)

582 
	#DSI_VMCCR_LPVFPE
 (1 << 4)

	)

583 
	#DSI_VMCCR_LPVBPE
 (1 << 3)

	)

584 
	#DSI_VMCCR_LPVSAE
 (1 << 2)

	)

585 
	#DSI_VMCCR_VMT_SHIFT
 0

	)

586 
	#DSI_VMCCR_VMT_MASK
 0x3

	)

591 
	#DSI_VPCCR
 
	`MMIO32
(
DSI_BASE
 + 0x13CU)

	)

592 
	#DSI_VPCCR_VPSIZE_SHIFT
 0

	)

593 
	#DSI_VPCCR_VPSIZE_MASK
 0x3fff

	)

598 
	#DSI_VCCCR
 
	`MMIO32
(
DSI_BASE
 + 0x140U)

	)

599 
	#DSI_VCCCR_NUMC_SHIFT
 0

	)

600 
	#DSI_VCCCR_NUMC_MASK
 0x1fff

	)

605 
	#DSI_VNPCCR
 
	`MMIO32
(
DSI_BASE
 + 0x144U)

	)

606 
	#DSI_VNPCCR_NPSIZE_SHIFT
 0

	)

607 
	#DSI_VNPCCR_NPSIZE_MASK
 0x1fff

	)

612 
	#DSI_VHSACCR
 
	`MMIO32
(
DSI_BASE
 + 0x148U)

	)

613 
	#DSI_VHSACCR_HSA_SHIFT
 0

	)

614 
	#DSI_VHSACCR_HSA_MASK
 0xfff

	)

619 
	#DSI_VHBPCCR
 
	`MMIO32
(
DSI_BASE
 + 0x14CU)

	)

620 
	#DSI_VHBPCCR_HBP_SHIFT
 0

	)

621 
	#DSI_VHBPCCR_HBP_MASK
 0xfff

	)

626 
	#DSI_VLCCR
 
	`MMIO32
(
DSI_BASE
 + 0x150U)

	)

627 
	#DSI_VLCCR_HLINE_SHIFT
 0

	)

628 
	#DSI_VLCCR_HLINE_MASK
 0x7fff

	)

633 
	#DSI_VVSACCR
 
	`MMIO32
(
DSI_BASE
 + 0x154U)

	)

634 
	#DSI_VVSACCR_VSA_SHIFT
 0

	)

635 
	#DSI_VVSACCR_VSA_MASK
 0x3ff

	)

640 
	#DSI_VVBPCCR
 
	`MMIO32
(
DSI_BASE
 + 0x0158U)

	)

641 
	#DSI_VVBPCCR_VBP_SHIFT
 0

	)

642 
	#DSI_VVBPCCR_VBP_MAST
 0x3ff

	)

647 
	#DSI_VVFPCCR
 
	`MMIO32
(
DSI_BASE
 + 0x15CU)

	)

648 
	#DSI_VVFPCCR_VFP_SHIFT
 0

	)

649 
	#DSI_VVFPCCR_VFP_MASK
 0x3ff

	)

654 
	#DSI_VVACCR
 
	`MMIO32
(
DSI_BASE
 + 0x160U)

	)

655 
	#DSI_VVACCR_VA_SHIFT
 0

	)

656 
	#DSI_VVACCR_VA_MASK
 0x3fff

	)

661 
	#DSI_WCFGR
 
	`MMIO32
(
DSI_BASE
 + 0x400U)

	)

662 
	#DSI_WCFGR_VSPOL
 (1 << 7)

	)

663 
	#DSI_WCFGR_AR
 (1 << 6)

	)

664 
	#DSI_WCFGR_TEPOL
 (1 << 5)

	)

665 
	#DSI_WCFGR_TESRC
 (1 << 4)

	)

666 
	#DSI_WCFGR_COLMUX_SHIFT
 1

	)

667 
	#DSI_WCFGR_COLMUX_MASK
 7

	)

668 
	#DSI_WCFGR_DSIM
 (1 << 0)

	)

673 
	#DSI_WCR
 
	`MMIO32
(
DSI_BASE
 + 0x404U)

	)

674 
	#DSI_WCR_DSIEN
 (1 << 3)

	)

675 
	#DSI_WCR_LTDCEN
 (1 << 2)

	)

676 
	#DSI_WCR_SHTDN
 (1 << 1)

	)

677 
	#DSI_WCR_COLM
 (1 << 0)

	)

682 
	#DSI_WIER
 
	`MMIO32
(
DSI_BASE
 + 0x408U)

	)

683 
	#DSI_WIER_RRIE
 (1 << 13)

	)

684 
	#DSI_WIER_PLLUIE
 (1 << 10)

	)

685 
	#DSI_WIER_PLLLIE
 (1 << 9)

	)

686 
	#DSI_WIER_ERIE
 (1 << 1)

	)

687 
	#DSI_WIER_TEIE
 (1 << 0)

	)

692 
	#DSI_WISR
 
	`MMIO32
(
DSI_BASE
 + 0x40CU)

	)

694 
	#DSI_WISR_RRIF
 (1 << 13)

	)

695 
	#DSI_WISR_RRS
 (1 << 12)

	)

696 
	#DSI_WISR_PLLUIF
 (1 << 10)

	)

697 
	#DSI_WISR_PLLLIF
 (1 << 9)

	)

698 
	#DSI_WISR_PLLLS
 (1 << 8)

	)

700 
	#DSI_WISR_BUSY
 (1 << 2)

	)

701 
	#DSI_WISR_ERIF
 (1 << 1)

	)

702 
	#DSI_WISR_TEIF
 (1 << 0)

	)

707 
	#DSI_WIFCR
 
	`MMIO32
(
DSI_BASE
 + 0x410U)

	)

709 
	#DSI_WIFCR_CRRIF
 (1 << 13)

	)

711 
	#DSI_WIFCR_CPLLUIF
 (1 << 10)

	)

712 
	#DSI_WIFCR_CPLLLIF
 (1 << 9)

	)

714 
	#DSI_WIFCR_CERIF
 (1 << 1)

	)

715 
	#DSI_WIFCR_CTEIF
 (1 << 0)

	)

720 
	#DSI_WPCR0
 
	`MMIO32
(
DSI_BASE
 + 0x418U)

	)

721 
	#DSI_WPCR0_TCLKPOSTEN
 (1 << 27)

	)

722 
	#DSI_WPCR0_TLPXCEN
 (1 << 26)

	)

723 
	#DSI_WPCR0_THSEXITEN
 (1 << 25)

	)

724 
	#DSI_WPCR0_TLPXDEN
 (1 << 24)

	)

725 
	#DSI_WPCR0_THSZEROEN
 (1 << 23)

	)

726 
	#DSI_WPCR0_THSTRAILEN
 (1 << 22)

	)

727 
	#DSI_WPCR0_THSPREPEN
 (1 << 21)

	)

728 
	#DSI_WPCR0_TCLKZEROEN
 (1 << 20)

	)

729 
	#DSI_WPCR0_TCLKPREPEN
 (1 << 19)

	)

730 
	#DSI_WPCR0_PDEN
 (1 << 18)

	)

731 
	#DSI_WPCR0_TDDL
 (1 << 16)

	)

732 
	#DSI_WPCR0_CDOFFDL
 (1 << 14)

	)

733 
	#DSI_WPCR0_FTXSMDL
 (1 << 13)

	)

734 
	#DSI_WPCR0_FTXSMCL
 (1 << 12)

	)

735 
	#DSI_WPCR0_HSIDL1
 (1 << 11)

	)

736 
	#DSI_WPCR0_HSIDL0
 (1 << 10)

	)

737 
	#DSI_WPCR0_HSICL
 (1 << 9)

	)

738 
	#DSI_WPCR0_SWDL1
 (1 << 8)

	)

739 
	#DSI_WPCR0_SWDL0
 (1 << 7)

	)

740 
	#DSI_WPCR0_SWCL
 (1 << 6)

	)

741 
	#DSI_WPCR0_UIX4_SHIFT
 0

	)

742 
	#DSI_WPCR0_UIX4_MASK
 0x3f

	)

747 
	#DSI_WPCR1
 
	`MMIO32
(
DSI_BASE
 + 0x41CU)

	)

748 
	#DSI_WPCR1_LPRXFT_SHIFT
 25

	)

749 
	#DSI_WPCR1_LPRXFT_MASK
 0x3

	)

750 
	#DSI_WPCR1_FLPRXLPM
 (1 << 22)

	)

751 
	#DSI_WPCR1_HSTXSRCDL_SHIFT
 18

	)

752 
	#DSI_WPCR1_HSTXSRCDL_MASK
 0x3

	)

753 
	#DSI_WPCR1_HSTXSRCCL_SHIFT
 16

	)

754 
	#DSI_WPCR1_HSTXSRCCL_MASK
 0x3

	)

755 
	#DSI_WPCR1_SDDC
 (1 << 12)

	)

756 
	#DSI_WPCR1_LPSRCDL_SHIFT
 8

	)

757 
	#DSI_WPCR1_LPSRCDL_MASK
 0x3

	)

758 
	#DSI_WPCR1_HSTXDDL_SHIFT
 2

	)

759 
	#DSI_WPCR1_HSTXDDL_MASK
 0x3

	)

760 
	#DSI_WPCR1_HSTXDCL_SHIFT
 0

	)

761 
	#DSI_WPCR1_HSTXDCL_MASK
 0x3

	)

766 
	#DSI_WPCR2
 
	`MMIO32
(
DSI_BASE
 + 0x420U)

	)

767 
	#DSI_WPCR2_THSTRAIL_SHIFT
 24

	)

768 
	#DSI_WPCR2_THSTRAIL_MASK
 0xff

	)

769 
	#DSI_WPCR2_THSPREP_SHIFT
 16

	)

770 
	#DSI_WPCR2_THSPREP_MASK
 0xff

	)

771 
	#DSI_WPCR2_TCLKZERO_SHIFT
 8

	)

772 
	#DSI_WPCR2_TCLKZERO_MASK
 0xff

	)

773 
	#DSI_WPCR2_TCLKPREP_SHIFT
 0

	)

774 
	#DSI_WPCR2_TCLKPREP_MASK
 0xff

	)

779 
	#DSI_WPCR3
 
	`MMIO32
(
DSI_BASE
 + 0x424U)

	)

780 
	#DSI_WPCR3_TLPXC_SHIFT
 24

	)

781 
	#DSI_WPCR3_TLPXC_MASK
 0xff

	)

782 
	#DSI_WPCR3_THSEXIT_SHIFT
 16

	)

783 
	#DSI_WPCR3_THSEXIT_MASK
 0xff

	)

784 
	#DSI_WPCR3_TLPXD_SHIFT
 8

	)

785 
	#DSI_WPCR3_TLPXD_MASK
 0xff

	)

786 
	#DSI_WPCR3_THSZERO_SHIFT
 0

	)

787 
	#DSI_WPCR3_THSZERO_MASK
 0xff

	)

792 
	#DSI_WPCR4
 
	`MMIO32
(
DSI_BASE
 + 0x428U)

	)

793 
	#DSI_WPCR4_TCLKPOST_SHIFT
 0

	)

794 
	#DSI_WPCR4_TCLKPOST_MASK
 0xff

	)

799 
	#DSI_WRPCR
 
	`MMIO32
(
DSI_BASE
 + 0x430U)

	)

800 
	#DSI_WRPCR_REGEN
 (1 << 24)

	)

801 
	#DSI_WRPCR_ODF_SHIFT
 16

	)

802 
	#DSI_WRPCR_ODF_MASK
 0x3

	)

803 
	#DSI_WRPCR_ODF_DIV_1
 0

	)

804 
	#DSI_WRPCR_ODF_DIV_2
 1

	)

805 
	#DSI_WRPCR_ODF_DIV_4
 2

	)

806 
	#DSI_WRPCR_ODF_DIV_8
 3

	)

807 
	#DSI_WRPCR_IDF_SHIFT
 11

	)

808 
	#DSI_WRPCR_IDF_MASK
 0xf

	)

809 
	#DSI_WRPCR_IDF_DIV_1
 1

	)

810 
	#DSI_WRPCR_IDF_DIV_2
 2

	)

811 
	#DSI_WRPCR_IDF_DIV_3
 3

	)

812 
	#DSI_WRPCR_IDF_DIV_4
 4

	)

813 
	#DSI_WRPCR_IDF_DIV_5
 5

	)

814 
	#DSI_WRPCR_IDF_DIV_6
 6

	)

815 
	#DSI_WRPCR_IDF_DIV_7
 7

	)

817 
	#DSI_WRPCR_NDIV_SHIFT
 2

	)

818 
	#DSI_WRPCR_NDIV_MASK
 0x7f

	)

819 
	#DSI_WRPCR_PLLEN
 (1 << 0)

	)

	@lib/libopencm3/include/libopencm3/stm32/common/exti_common_all.h

26 #i‡
deföed
(
LIBOPENCM3_EXTI_H
)

28 #i‚de‡
LIBOPENCM3_EXTI_COMMON_ALL_H


29 
	#LIBOPENCM3_EXTI_COMMON_ALL_H


	)

33 
	#EXTI0
 (1 << 0)

	)

34 
	#EXTI1
 (1 << 1)

	)

35 
	#EXTI2
 (1 << 2)

	)

36 
	#EXTI3
 (1 << 3)

	)

37 
	#EXTI4
 (1 << 4)

	)

38 
	#EXTI5
 (1 << 5)

	)

39 
	#EXTI6
 (1 << 6)

	)

40 
	#EXTI7
 (1 << 7)

	)

41 
	#EXTI8
 (1 << 8)

	)

42 
	#EXTI9
 (1 << 9)

	)

43 
	#EXTI10
 (1 << 10)

	)

44 
	#EXTI11
 (1 << 11)

	)

45 
	#EXTI12
 (1 << 12)

	)

46 
	#EXTI13
 (1 << 13)

	)

47 
	#EXTI14
 (1 << 14)

	)

48 
	#EXTI15
 (1 << 15)

	)

49 
	#EXTI16
 (1 << 16)

	)

50 
	#EXTI17
 (1 << 17)

	)

51 
	#EXTI18
 (1 << 18)

	)

52 
	#EXTI19
 (1 << 19)

	)

53 
	#EXTI20
 (1 << 20)

	)

54 
	#EXTI21
 (1 << 21)

	)

55 
	#EXTI22
 (1 << 22)

	)

56 
	#EXTI23
 (1 << 23)

	)

57 
	#EXTI24
 (1 << 24)

	)

58 
	#EXTI25
 (1 << 25)

	)

59 
	#EXTI26
 (1 << 26)

	)

60 
	#EXTI27
 (1 << 27)

	)

61 
	#EXTI28
 (1 << 28)

	)

62 
	#EXTI29
 (1 << 29)

	)

63 
	#EXTI30
 (1 << 30)

	)

64 
	#EXTI31
 (1 << 31)

	)

66 
	#EXTI32
 (1 << 0)

	)

67 
	#EXTI33
 (1 << 1)

	)

68 
	#EXTI34
 (1 << 2)

	)

69 
	#EXTI35
 (1 << 3)

	)

70 
	#EXTI36
 (1 << 4)

	)

71 
	#EXTI37
 (1 << 5)

	)

74 
	eexti_åiggî_ty≥
 {

75 
	mEXTI_TRIGGER_RISING
,

76 
	mEXTI_TRIGGER_FALLING
,

77 
	mEXTI_TRIGGER_BOTH
,

80 
BEGIN_DECLS


82 
exti_£t_åiggî
(
uöt32_t
 
extis
, 
exti_åiggî_ty≥
 
åig
);

83 
exti_íabÀ_ªque°
(
uöt32_t
 
extis
);

84 
exti_dißbÀ_ªque°
(
uöt32_t
 
extis
);

85 
exti_ª£t_ªque°
(
uöt32_t
 
extis
);

86 
exti_£À˘_sour˚
(
uöt32_t
 
exti
, uöt32_à
gpi›‹t
);

87 
uöt32_t
 
exti_gë_Êag_°©us
(uöt32_à
exti
);

89 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/exti_common_v1.h

2 #¥agm®
⁄˚


22 #i‡
deföed
(
LIBOPENCM3_EXTI_H
)

32 
	#EXTI_IMR
 
	`MMIO32
(
EXTI_BASE
 + 0x00)

	)

34 
	#EXTI_EMR
 
	`MMIO32
(
EXTI_BASE
 + 0x04)

	)

36 
	#EXTI_RTSR
 
	`MMIO32
(
EXTI_BASE
 + 0x08)

	)

38 
	#EXTI_FTSR
 
	`MMIO32
(
EXTI_BASE
 + 0x0c)

	)

40 
	#EXTI_SWIER
 
	`MMIO32
(
EXTI_BASE
 + 0x10)

	)

42 
	#EXTI_PR
 
	`MMIO32
(
EXTI_BASE
 + 0x14)

	)

45 
BEGIN_DECLS


47 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/exti_common_v2.h

28 #i‡
deföed
(
LIBOPENCM3_EXTI_H
)

30 #i‚de‡
LIBOPENCM3_EXTI_COMMON_V2_H


31 
	#LIBOPENCM3_EXTI_COMMON_V2_H


	)

38 
	#EXTI_RTSR1
 
	`MMIO32
(
EXTI_BASE
 + 0x00)

	)

39 
	#EXTI_RTSR
 
EXTI_RTSR1


	)

42 
	#EXTI_FTSR1
 
	`MMIO32
(
EXTI_BASE
 + 0x04)

	)

43 
	#EXTI_FTSR
 
EXTI_FTSR1


	)

46 
	#EXTI_SWIER1
 
	`MMIO32
(
EXTI_BASE
 + 0x08)

	)

49 
	#EXTI_IMR1
 
	`MMIO32
(
EXTI_BASE
 + 0x80)

	)

50 
	#EXTI_IMR
 
EXTI_IMR1


	)

53 
	#EXTI_EMR1
 
	`MMIO32
(
EXTI_BASE
 + 0x84)

	)

54 
	#EXTI_EMR
 
EXTI_EMR1


	)

57 
	#EXTI_IMR2
 
	`MMIO32
(
EXTI_BASE
 + 0x90)

	)

59 
	#EXTI_EMR2
 
	`MMIO32
(
EXTI_BASE
 + 0x94)

	)

64 
	#EXTI_EXTICR_FIELDSIZE
 8

	)

65 
	#EXTI_EXTICR_GPIOA
 0

	)

66 
	#EXTI_EXTICR_GPIOB
 1

	)

67 
	#EXTI_EXTICR_GPIOC
 2

	)

68 
	#EXTI_EXTICR_GPIOD
 3

	)

69 
	#EXTI_EXTICR_GPIOE
 4

	)

70 
	#EXTI_EXTICR_GPIOF
 5

	)

71 
	#EXTI_EXTICR_GPIOG
 6

	)

72 
	#EXTI_EXTICR_GPIOH
 7

	)

74 
BEGIN_DECLS


76 
uöt32_t
 
exti_gë_risög_Êag_°©us
(uöt32_à
exti
);

77 
uöt32_t
 
exti_gë_ÁŒög_Êag_°©us
(uöt32_à
exti
);

79 
exti_ª£t_risög_ªque°
(
uöt32_t
 
extis
);

80 
exti_ª£t_ÁŒög_ªque°
(
uöt32_t
 
extis
);

82 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/flash_common_all.h

21 #¥agm®
⁄˚


23 
	~<lib›ícm3/cm3/comm⁄.h
>

25 
BEGIN_DECLS


37 
Êash_¥e„tch_íabÀ
();

43 
Êash_¥e„tch_dißbÀ
();

55 
Êash_£t_ws
(
uöt32_t
 
ws
);

60 
Êash_lock
();

66 
Êash_u∆ock
();

72 
Êash_u∆ock_›ti⁄_byãs
();

	@lib/libopencm3/include/libopencm3/stm32/common/flash_common_f.h

21 #¥agm®
⁄˚


23 
	~<lib›ícm3/cm3/comm⁄.h
>

25 
BEGIN_DECLS


30 
Êash_˛ór_e›_Êag
();

36 
Êash_˛ór_°©us_Êags
();

42 
Êash_waô_f‹_œ°_›î©i⁄
();

	@lib/libopencm3/include/libopencm3/stm32/common/flash_common_f01.h

32 #ifde‡
LIBOPENCM3_FLASH_H


34 #i‚de‡
LIBOPENCM3_FLASH_COMMON_F01_H


35 
	#LIBOPENCM3_FLASH_COMMON_F01_H


	)

40 
	#FLASH_ACR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x00)

	)

41 
	#FLASH_KEYR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x04)

	)

42 
	#FLASH_OPTKEYR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x08)

	)

43 
	#FLASH_SR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x0C)

	)

44 
	#FLASH_CR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x10)

	)

45 
	#FLASH_AR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x14)

	)

46 
	#FLASH_OBR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x1C)

	)

47 
	#FLASH_WRPR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x20)

	)

49 
	#FLASH_KEYR2
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x44)

	)

50 
	#FLASH_SR2
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x4C)

	)

51 
	#FLASH_CR2
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x50)

	)

52 
	#FLASH_AR2
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x54)

	)

56 
	#FLASH_OPTION_BYTE
(
i
Ë
	`MMIO16
(
INFO_BASE
+0x0800 + (i)*2)

	)

60 
	#FLASH_ACR_LATENCY_SHIFT
 0

	)

61 
	#FLASH_ACR_LATENCY_MASK
 7

	)

63 
	#FLASH_ACR_PRFTBS
 (1 << 5)

	)

64 
	#FLASH_ACR_PRFTBE
 (1 << 4)

	)

66 
	#FLASH_ACR_PRFTEN
 
FLASH_ACR_PRFTBE


	)

70 
	#FLASH_SR_EOP
 (1 << 5)

	)

71 
	#FLASH_SR_WRPRTERR
 (1 << 4)

	)

72 
	#FLASH_SR_PGERR
 (1 << 2)

	)

73 
	#FLASH_SR_BSY
 (1 << 0)

	)

77 
	#FLASH_CR_EOPIE
 (1 << 12)

	)

78 
	#FLASH_CR_ERRIE
 (1 << 10)

	)

79 
	#FLASH_CR_OPTWRE
 (1 << 9)

	)

80 
	#FLASH_CR_LOCK
 (1 << 7)

	)

81 
	#FLASH_CR_STRT
 (1 << 6)

	)

82 
	#FLASH_CR_OPTER
 (1 << 5)

	)

83 
	#FLASH_CR_OPTPG
 (1 << 4)

	)

84 
	#FLASH_CR_MER
 (1 << 2)

	)

85 
	#FLASH_CR_PER
 (1 << 1)

	)

86 
	#FLASH_CR_PG
 (1 << 0)

	)

90 
	#FLASH_OBR_RDPRT_SHIFT
 1

	)

91 
	#FLASH_OBR_OPTERR
 (1 << 0)

	)

95 
	#FLASH_KEYR_KEY1
 ((
uöt32_t
)0x45670123)

	)

96 
	#FLASH_KEYR_KEY2
 ((
uöt32_t
)0xcdef89ab)

	)

98 
	#FLASH_OPTKEYR_KEY1
 
FLASH_KEYR_KEY1


	)

99 
	#FLASH_OPTKEYR_KEY2
 
FLASH_KEYR_KEY2


	)

103 
BEGIN_DECLS


105 
Êash_˛ór_pgîr_Êag
();

106 
Êash_˛ór_wΩπîr_Êag
();

107 
uöt32_t
 
Êash_gë_°©us_Êags
();

108 
Êash_¥ogøm_w‹d
(
uöt32_t
 
addªss
, uöt32_à
d©a
);

109 
Êash_¥ogøm_hÆf_w‹d
(
uöt32_t
 
addªss
, 
uöt16_t
 
d©a
);

110 
Êash_îa£_∑ge
(
uöt32_t
 
∑ge_addªss
);

111 
Êash_îa£_Æl_∑ges
();

112 
Êash_îa£_›ti⁄_byãs
();

113 
Êash_¥ogøm_›ti⁄_byãs
(
uöt32_t
 
addªss
, 
uöt16_t
 
d©a
);

115 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/flash_common_f24.h

37 #ifde‡
LIBOPENCM3_FLASH_H


39 #i‚de‡
LIBOPENCM3_FLASH_COMMON_F24_H


40 
	#LIBOPENCM3_FLASH_COMMON_F24_H


	)

43 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_idˇche.h
>

49 
	#FLASH_ACR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x00)

	)

51 
	#FLASH_KEYR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x04)

	)

53 
	#FLASH_OPTKEYR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x08)

	)

55 
	#FLASH_SR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x0C)

	)

57 
	#FLASH_CR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x10)

	)

59 
	#FLASH_OPTCR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x14)

	)

61 
	#FLASH_OPTCR1
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x18)

	)

67 
	#FLASH_ACR_LATENCY
(
w
Ë((wË& 
FLASH_ACR_LATENCY_MASK
)

	)

68 
	#FLASH_ACR_LATENCY_0WS
 0x00

	)

69 
	#FLASH_ACR_LATENCY_1WS
 0x01

	)

70 
	#FLASH_ACR_LATENCY_2WS
 0x02

	)

71 
	#FLASH_ACR_LATENCY_3WS
 0x03

	)

72 
	#FLASH_ACR_LATENCY_4WS
 0x04

	)

73 
	#FLASH_ACR_LATENCY_5WS
 0x05

	)

74 
	#FLASH_ACR_LATENCY_6WS
 0x06

	)

75 
	#FLASH_ACR_LATENCY_7WS
 0x07

	)

77 
	#FLASH_ACR_LATENCY_SHIFT
 0

	)

78 
	#FLASH_ACR_LATENCY_MASK
 0x0f

	)

84 
	#FLASH_ACR_PRFTEN
 (1 << 8)

	)

89 
	#FLASH_SR_BSY
 (1 << 16)

	)

90 
	#FLASH_SR_PGPERR
 (1 << 6)

	)

91 
	#FLASH_SR_PGAERR
 (1 << 5)

	)

92 
	#FLASH_SR_WRPERR
 (1 << 4)

	)

93 
	#FLASH_SR_OPERR
 (1 << 1)

	)

94 
	#FLASH_SR_EOP
 (1 << 0)

	)

98 
	#FLASH_CR_LOCK
 (1 << 31)

	)

99 
	#FLASH_CR_ERRIE
 (1 << 25)

	)

100 
	#FLASH_CR_EOPIE
 (1 << 24)

	)

101 
	#FLASH_CR_STRT
 (1 << 16)

	)

102 
	#FLASH_CR_MER
 (1 << 2)

	)

103 
	#FLASH_CR_SER
 (1 << 1)

	)

104 
	#FLASH_CR_PG
 (1 << 0)

	)

105 
	#FLASH_CR_SNB_SHIFT
 3

	)

106 
	#FLASH_CR_SNB_MASK
 0x1f

	)

107 
	#FLASH_CR_PROGRAM_MASK
 0x3

	)

108 
	#FLASH_CR_PROGRAM_SHIFT
 8

	)

113 
	#FLASH_CR_PROGRAM_X8
 0

	)

114 
	#FLASH_CR_PROGRAM_X16
 1

	)

115 
	#FLASH_CR_PROGRAM_X32
 2

	)

116 
	#FLASH_CR_PROGRAM_X64
 3

	)

123 
	#FLASH_OPTCR_NRST_STDBY
 (1 << 7)

	)

124 
	#FLASH_OPTCR_NRST_STOP
 (1 << 6)

	)

125 
	#FLASH_OPTCR_OPTSTRT
 (1 << 1)

	)

126 
	#FLASH_OPTCR_OPTLOCK
 (1 << 0)

	)

127 
	#FLASH_OPTCR_BOR_LEVEL_3
 (0x00 << 2)

	)

128 
	#FLASH_OPTCR_BOR_LEVEL_2
 (0x01 << 2)

	)

129 
	#FLASH_OPTCR_BOR_LEVEL_1
 (0x02 << 2)

	)

130 
	#FLASH_OPTCR_BOR_OFF
 (0x03 << 2)

	)

138 
	#FLASH_KEYR_KEY1
 ((
uöt32_t
)0x45670123)

	)

139 
	#FLASH_KEYR_KEY2
 ((
uöt32_t
)0xcdef89ab)

	)

141 
	#FLASH_OPTKEYR_KEY1
 ((
uöt32_t
)0x08192a3b)

	)

142 
	#FLASH_OPTKEYR_KEY2
 ((
uöt32_t
)0x4c5d6e7f)

	)

146 
BEGIN_DECLS


148 
Êash_lock_›ti⁄_byãs
();

149 
Êash_˛ór_pg≥º_Êag
();

150 
Êash_˛ór_wΩîr_Êag
();

151 
Êash_˛ór_pg´º_Êag
();

152 
Êash_îa£_Æl_£˘‹s
(
uöt32_t
 
¥ogøm_size
);

153 
Êash_îa£_£˘‹
(
uöt8_t
 
£˘‹
, 
uöt32_t
 
¥ogøm_size
);

154 
Êash_¥ogøm_doubÀ_w‹d
(
uöt32_t
 
addªss
, 
uöt64_t
 
d©a
);

155 
Êash_¥ogøm_w‹d
(
uöt32_t
 
addªss
, uöt32_à
d©a
);

156 
Êash_¥ogøm_hÆf_w‹d
(
uöt32_t
 
addªss
, 
uöt16_t
 
d©a
);

157 
Êash_¥ogøm_byã
(
uöt32_t
 
addªss
, 
uöt8_t
 
d©a
);

158 
Êash_¥ogøm
(
uöt32_t
 
addªss
, c⁄° 
uöt8_t
 *
d©a
, uöt32_à
Àn
);

159 
Êash_¥ogøm_›ti⁄_byãs
(
uöt32_t
 
d©a
);

161 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/flash_common_idcache.h

20 #¥agm®
⁄˚


22 
	~<lib›ícm3/°m32/Êash.h
>

29 
	#FLASH_ACR_DCRST
 (1 << 12)

	)

30 
	#FLASH_ACR_ICRST
 (1 << 11)

	)

31 
	#FLASH_ACR_DCEN
 (1 << 10)

	)

32 
	#FLASH_ACR_ICEN
 (1 << 9)

	)

36 
BEGIN_DECLS


39 
Êash_dˇche_íabÀ
();

42 
Êash_dˇche_dißbÀ
();

45 
Êash_iˇche_íabÀ
();

48 
Êash_iˇche_dißbÀ
();

53 
Êash_dˇche_ª£t
();

58 
Êash_iˇche_ª£t
();

60 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/flash_common_l01.h

26 #ifde‡
LIBOPENCM3_FLASH_H


28 #i‚de‡
LIBOPENCM3_FLASH_COMMON_L01_H


29 
	#LIBOPENCM3_FLASH_COMMON_L01_H


	)

32 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_Æl.h
>

36 
	#FLASH_ACR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x00)

	)

37 
	#FLASH_PECR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x04)

	)

38 
	#FLASH_PDKEYR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x08)

	)

39 
	#FLASH_PEKEYR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x0C)

	)

40 
	#FLASH_PRGKEYR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x10)

	)

41 
	#FLASH_OPTKEYR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x14)

	)

42 
	#FLASH_SR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x18)

	)

43 
	#FLASH_OBR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x1c)

	)

44 
	#FLASH_WRPR1
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x20)

	)

45 
	#FLASH_WRPR2
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x80)

	)

48 
	#FLASH_ACR_RUNPD
 (1 << 4)

	)

49 
	#FLASH_ACR_SLEEPPD
 (1 << 3)

	)

50 
	#FLASH_ACR_PRFTEN
 (1 << 1)

	)

51 
	#FLASH_ACR_LATENCY_SHIFT
 0

	)

52 
	#FLASH_ACR_LATENCY_MASK
 1

	)

56 
	#FLASH_ACR_LATENCY_0WS
 0x00

	)

57 
	#FLASH_ACR_LATENCY_1WS
 0x01

	)

61 
	#FLASH_PECR_OBL_LAUNCH
 (1 << 18)

	)

62 
	#FLASH_PECR_ERRIE
 (1 << 17)

	)

63 
	#FLASH_PECR_EOPIE
 (1 << 16)

	)

64 
	#FLASH_PECR_PARALLBANK
 (1 << 15)

	)

65 
	#FLASH_PECR_FPRG
 (1 << 10)

	)

66 
	#FLASH_PECR_ERASE
 (1 << 9)

	)

67 
	#FLASH_PECR_FTDW
 (1 << 8)

	)

68 
	#FLASH_PECR_DATA
 (1 << 4)

	)

69 
	#FLASH_PECR_PROG
 (1 << 3)

	)

70 
	#FLASH_PECR_OPTLOCK
 (1 << 2)

	)

71 
	#FLASH_PECR_PRGLOCK
 (1 << 1)

	)

72 
	#FLASH_PECR_PELOCK
 (1 << 0)

	)

75 
	#FLASH_PDKEYR_PDKEY1
 ((
uöt32_t
)0x04152637)

	)

76 
	#FLASH_PDKEYR_PDKEY2
 ((
uöt32_t
)0xFAFBFCFD)

	)

79 
	#FLASH_PEKEYR_PEKEY1
 ((
uöt32_t
)0x89ABCDEF)

	)

80 
	#FLASH_PEKEYR_PEKEY2
 ((
uöt32_t
)0x02030405)

	)

83 
	#FLASH_PRGKEYR_PRGKEY1
 ((
uöt32_t
)0x8C9DAEBF)

	)

84 
	#FLASH_PRGKEYR_PRGKEY2
 ((
uöt32_t
)0x13141516)

	)

87 
	#FLASH_OPTKEYR_KEY1
 ((
uöt32_t
)0xFBEAD9C8)

	)

88 
	#FLASH_OPTKEYR_KEY2
 ((
uöt32_t
)0x24252627)

	)

91 
	#FLASH_SR_OPTVERR
 (1 << 11)

	)

92 
	#FLASH_SR_SIZEERR
 (1 << 10)

	)

93 
	#FLASH_SR_PGAERR
 (1 << 9)

	)

94 
	#FLASH_SR_WRPERR
 (1 << 8)

	)

95 
	#FLASH_SR_READY
 (1 << 3)

	)

96 
	#FLASH_SR_ENDHV
 (1 << 2)

	)

97 
	#FLASH_SR_EOP
 (1 << 1)

	)

98 
	#FLASH_SR_BSY
 (1 << 0)

	)

101 
	#FLASH_OBR_BFB2
 (1 << 23)

	)

102 
	#FLASH_OBR_NRST_STDBY
 (1 << 22)

	)

103 
	#FLASH_OBR_NRST_STOP
 (1 << 21)

	)

104 
	#FLASH_OBR_IWDG_SW
 (1 << 20)

	)

105 
	#FLASH_OBR_BOR_OFF
 (0x0 << 16)

	)

106 
	#FLASH_OBR_BOR_LEVEL_1
 (0x8 << 16)

	)

107 
	#FLASH_OBR_BOR_LEVEL_2
 (0x9 << 16)

	)

108 
	#FLASH_OBR_BOR_LEVEL_3
 (0x®<< 16)

	)

109 
	#FLASH_OBR_BOR_LEVEL_4
 (0xb << 16)

	)

110 
	#FLASH_OBR_BOR_LEVEL_5
 (0x¯<< 16)

	)

111 
	#FLASH_OBR_RDPRT_LEVEL_0
 (0xØ)

	)

112 
	#FLASH_OBR_RDPRT_LEVEL_1
 (0x00)

	)

113 
	#FLASH_OBR_RDPRT_LEVEL_2
 (0xcc)

	)

115 
BEGIN_DECLS


117 
Êash_u∆ock_≥¸
();

118 
Êash_lock_≥¸
();

119 
Êash_u∆ock_¥ogmem
();

120 
Êash_lock_¥ogmem
();

121 
Êash_lock_›ti⁄_byãs
();

122 
Êash_u∆ock_a¸
();

124 
ì¥om_¥ogøm_w‹d
(
uöt32_t
 
addªss
, uöt32_à
d©a
);

125 
ì¥om_¥ogøm_w‹ds
(
uöt32_t
 
addªss
, uöt32_à*
d©a
, 
Àngth_ö_w‹ds
);

127 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/fmc_common_f47.h

35 #i‚de‡
LIBOPENCM3_FMC_COMMON_F47_H


36 
	#LIBOPENCM3_FMC_COMMON_F47_H


	)

38 #i‚de‡
LIBOPENCM3_FSMC_H


43 
	#FMC_BANK5_BASE
 0xa0000000U

	)

44 
	#FMC_BANK6_BASE
 0xb0000000U

	)

45 
	#FMC_BANK7_BASE
 0xc0000000U

	)

46 
	#FMC_BANK8_BASE
 0xd0000000U

	)

51 
	#FMC_SDCR
(
x
Ë
	`MMIO32
(
FSMC_BASE
 + 0x140 + 4 * (x))

	)

52 
	#FMC_SDCR1
 
	`FMC_SDCR
(0)

	)

53 
	#FMC_SDCR2
 
	`FMC_SDCR
(1)

	)

57 
	#FMC_SDTR
(
x
Ë
	`MMIO32
(
FSMC_BASE
 + 0x148 + 4 * (x))

	)

58 
	#FMC_SDTR1
 
	`FMC_SDTR
(0)

	)

59 
	#FMC_SDTR2
 
	`FMC_SDTR
(1)

	)

62 
	#FMC_SDCMR
 
	`MMIO32
(
FSMC_BASE
 + (
uöt32_t
Ë0x150)

	)

65 
	#FMC_SDRTR
 
	`MMIO32
(
FSMC_BASE
 + 0x154)

	)

68 
	#FMC_SDSR
 
	`MMIO32
(
FSMC_BASE
 + (
uöt32_t
Ë0x158)

	)

75 
	#FMC_SDCR_RPIPE_SHIFT
 13

	)

76 
	#FMC_SDCR_RPIPE_MASK
 (3 << 
FMC_SDCR_RPIPE_SHIFT
)

	)

77 
	#FMC_SDCR_RPIPE_NONE
 (0 << 
FMC_SDCR_RPIPE_SHIFT
)

	)

78 
	#FMC_SDCR_RPIPE_1CLK
 (1 << 
FMC_SDCR_RPIPE_SHIFT
)

	)

79 
	#FMC_SDCR_RPIPE_2CLK
 (2 << 
FMC_SDCR_RPIPE_SHIFT
)

	)

82 
	#FMC_SDCR_RBURST
 (1 << 12)

	)

85 
	#FMC_SDCR_SDCLK_SHIFT
 10

	)

86 
	#FMC_SDCR_SDCLK_MASK
 (3 << 
FMC_SDCR_SDCLK_SHIFT
)

	)

87 
	#FMC_SDCR_SDCLK_DISABLE
 (0 << 
FMC_SDCR_SDCLK_SHIFT
)

	)

88 
	#FMC_SDCR_SDCLK_2HCLK
 (2 << 
FMC_SDCR_SDCLK_SHIFT
)

	)

89 
	#FMC_SDCR_SDCLK_3HCLK
 (3 << 
FMC_SDCR_SDCLK_SHIFT
)

	)

92 
	#FMC_SDCR_WP_ENABLE
 (1 << 9)

	)

95 
	#FMC_SDCR_CAS_SHIFT
 7

	)

96 
	#FMC_SDCR_CAS_1CYC
 (1 << 
FMC_SDCR_CAS_SHIFT
)

	)

97 
	#FMC_SDCR_CAS_2CYC
 (2 << 
FMC_SDCR_CAS_SHIFT
)

	)

98 
	#FMC_SDCR_CAS_3CYC
 (3 << 
FMC_SDCR_CAS_SHIFT
)

	)

101 
	#FMC_SDCR_NB2
 0

	)

102 
	#FMC_SDCR_NB4
 (1 << 6)

	)

105 
	#FMC_SDCR_MWID_SHIFT
 4

	)

106 
	#FMC_SDCR_MWID_8b
 (0 << 
FMC_SDCR_MWID_SHIFT
)

	)

107 
	#FMC_SDCR_MWID_16b
 (1 << 
FMC_SDCR_MWID_SHIFT
)

	)

108 
	#FMC_SDCR_MWID_32b
 (2 << 
FMC_SDCR_MWID_SHIFT
)

	)

111 
	#FMC_SDCR_NR_SHIFT
 2

	)

112 
	#FMC_SDCR_NR_11
 (0 << 
FMC_SDCR_NR_SHIFT
)

	)

113 
	#FMC_SDCR_NR_12
 (1 << 
FMC_SDCR_NR_SHIFT
)

	)

114 
	#FMC_SDCR_NR_13
 (2 << 
FMC_SDCR_NR_SHIFT
)

	)

117 
	#FMC_SDCR_NC_SHIFT
 0

	)

118 
	#FMC_SDCR_NC_8
 (0 << 
FMC_SDCR_NC_SHIFT
)

	)

119 
	#FMC_SDCR_NC_9
 (1 << 
FMC_SDCR_NC_SHIFT
)

	)

120 
	#FMC_SDCR_NC_10
 (2 << 
FMC_SDCR_NC_SHIFT
)

	)

121 
	#FMC_SDCR_NC_11
 (3 << 
FMC_SDCR_NC_SHIFT
)

	)

128 
	#FMC_SDTR_TRCD_SHIFT
 24

	)

129 
	#FMC_SDTR_TRCD_MASK
 (15 << 
FMC_SDTR_TRCD_SHIFT
)

	)

132 
	#FMC_SDTR_TRP_SHIFT
 20

	)

133 
	#FMC_SDTR_TRP_MASK
 (15 << 
FMC_SDTR_TRP_SHIFT
)

	)

136 
	#FMC_SDTR_TWR_SHIFT
 16

	)

137 
	#FMC_SDTR_TWR_MASK
 (15 << 
FMC_SDTR_TWR_SHIFT
)

	)

140 
	#FMC_SDTR_TRC_SHIFT
 12

	)

141 
	#FMC_SDTR_TRC_MASK
 (15 << 
FMC_SDTR_TRC_SHIFT
)

	)

144 
	#FMC_SDTR_TRAS_SHIFT
 8

	)

145 
	#FMC_SDTR_TRAS_MASK
 (15 << 
FMC_SDTR_TRAS_SHIFT
)

	)

148 
	#FMC_SDTR_TXSR_SHIFT
 4

	)

149 
	#FMC_SDTR_TXSR_MASK
 (15 << 
FMC_SDTR_TXSR_SHIFT
)

	)

152 
	#FMC_SDTR_TMRD_SHIFT
 0

	)

153 
	#FMC_SDTR_TMRD_MASK
 (15 << 
FMC_SDTR_TMRD_SHIFT
)

	)

161 
	#FMC_SDTR_DNC_MASK
 (
FMC_SDTR_TRP_MASK
 | 
FMC_SDTR_TRC_MASK
)

	)

162 
	#FMC_SDCR_DNC_MASK
 (
FMC_SDCR_SDCLK_MASK
 | \

163 
FMC_SDCR_RPIPE_MASK
 | \

164 
FMC_SDCR_RBURST
)

	)

171 
	#FMC_SDCMR_MRD_SHIFT
 9

	)

172 
	#FMC_SDCMR_MRD_MASK
 (0x1ff‡<< 
FMC_SDCMR_MRD_SHIFT
)

	)

175 
	#FMC_SDCMR_NRFS_SHIFT
 5

	)

176 
	#FMC_SDCMR_NRFS_MASK
 (15 << 
FMC_SDCMR_NRFS_SHIFT
)

	)

179 
	#FMC_SDCMR_CTB1
 (1 << 4)

	)

182 
	#FMC_SDCMR_CTB2
 (1 << 3)

	)

185 
	#FMC_SDCMR_MODE_SHIFT
 0

	)

186 
	#FMC_SDCMR_MODE_MASK
 7

	)

187 
	#FMC_SDCMR_MODE_NORMAL
 0

	)

188 
	#FMC_SDCMR_MODE_CLOCK_CONFIG_ENA
 1

	)

189 
	#FMC_SDCMR_MODE_PALL
 2

	)

190 
	#FMC_SDCMR_MODE_AUTO_REFRESH
 3

	)

191 
	#FMC_SDCMR_MODE_LOAD_MODE_REGISTER
 4

	)

192 
	#FMC_SDCMR_MODE_SELF_REFRESH
 5

	)

193 
	#FMC_SDCMR_MODE_POWER_DOWN
 6

	)

200 
	#FMC_SDRTR_REIE
 (1 << 14)

	)

203 
	#FMC_SDRTR_COUNT_SHIFT
 1

	)

204 
	#FMC_SDRTR_COUNT_MASK
 (0x1ff‡<< 
FMC_SDRTR_COUNT_SHIFT
)

	)

207 
	#FMC_SDRTR_CRE
 (1 << 0)

	)

214 
	#FMC_SDSR_BUSY
 (1 << 5)

	)

217 
	#FMC_SDSR_MODE_NORMAL
 0

	)

218 
	#FMC_SDSR_MODE_SELF_REFRESH
 1

	)

219 
	#FMC_SDSR_MODE_POWER_DOWN
 2

	)

222 
	#FMC_SDSR_MODE2_SHIFT
 3

	)

223 
	#FMC_SDSR_MODE1_SHIFT
 1

	)

226 
	#FMC_SDSR_RE
 (1 << 0)

	)

229 
	ssdøm_timög
 {

230 
	måcd
;

231 
	måp
;

232 
	mtwr
;

233 
	måc
;

234 
	måas
;

235 
	mtx§
;

236 
	mtmrd
;

240 
	#SDRAM_MODE_BURST_LENGTH_1
 ((
uöt16_t
)0x0000)

	)

241 
	#SDRAM_MODE_BURST_LENGTH_2
 ((
uöt16_t
)0x0001)

	)

242 
	#SDRAM_MODE_BURST_LENGTH_4
 ((
uöt16_t
)0x0002)

	)

243 
	#SDRAM_MODE_BURST_LENGTH_8
 ((
uöt16_t
)0x0004)

	)

244 
	#SDRAM_MODE_BURST_TYPE_SEQUENTIAL
 ((
uöt16_t
)0x0000)

	)

245 
	#SDRAM_MODE_BURST_TYPE_INTERLEAVED
 ((
uöt16_t
)0x0008)

	)

246 
	#SDRAM_MODE_CAS_LATENCY_2
 ((
uöt16_t
)0x0020)

	)

247 
	#SDRAM_MODE_CAS_LATENCY_3
 ((
uöt16_t
)0x0030)

	)

248 
	#SDRAM_MODE_OPERATING_MODE_STANDARD
 ((
uöt16_t
)0x0000)

	)

249 
	#SDRAM_MODE_WRITEBURST_MODE_PROGRAMMED
 ((
uöt16_t
)0x0000)

	)

250 
	#SDRAM_MODE_WRITEBURST_MODE_SINGLE
 ((
uöt16_t
)0x0200)

	)

252 
	efmc_sdøm_b™k
 { 
	mSDRAM_BANK1
, 
	mSDRAM_BANK2
, 
	mSDRAM_BOTH_BANKS
 };

253 
	efmc_sdøm_comm™d
 { 
	mSDRAM_CLK_CONF
, 
	mSDRAM_NORMAL
, 
	mSDRAM_PALL
,

254 
	mSDRAM_AUTO_REFRESH
, 
	mSDRAM_LOAD_MODE
,

255 
	mSDRAM_SELF_REFRESH
, 
	mSDRAM_POWER_DOWN
 };

260 
BEGIN_DECLS


262 
uöt32_t
 
sdøm_timög
(sdøm_timög *
t
);

263 
sdøm_comm™d
(
fmc_sdøm_b™k
 
b™k
, 
fmc_sdøm_comm™d
 
cmd
,

264 
aut‹e‰esh
, 
modîeg
);

266 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/gpio_common_all.h

34 #i‡
deföed
(
LIBOPENCM3_GPIO_H
)

36 #i‚de‡
LIBOPENCM3_GPIO_COMMON_ALL_H


37 
	#LIBOPENCM3_GPIO_COMMON_ALL_H


	)

45 
	#GPIO_LCKK
 (1 << 16)

	)

53 
	#GPIO0
 (1 << 0)

	)

54 
	#GPIO1
 (1 << 1)

	)

55 
	#GPIO2
 (1 << 2)

	)

56 
	#GPIO3
 (1 << 3)

	)

57 
	#GPIO4
 (1 << 4)

	)

58 
	#GPIO5
 (1 << 5)

	)

59 
	#GPIO6
 (1 << 6)

	)

60 
	#GPIO7
 (1 << 7)

	)

61 
	#GPIO8
 (1 << 8)

	)

62 
	#GPIO9
 (1 << 9)

	)

63 
	#GPIO10
 (1 << 10)

	)

64 
	#GPIO11
 (1 << 11)

	)

65 
	#GPIO12
 (1 << 12)

	)

66 
	#GPIO13
 (1 << 13)

	)

67 
	#GPIO14
 (1 << 14)

	)

68 
	#GPIO15
 (1 << 15)

	)

69 
	#GPIO_ALL
 0xffff

	)

72 
BEGIN_DECLS


74 
gpio_£t
(
uöt32_t
 
gpi›‹t
, 
uöt16_t
 
gpios
);

75 
gpio_˛ór
(
uöt32_t
 
gpi›‹t
, 
uöt16_t
 
gpios
);

76 
uöt16_t
 
gpio_gë
(
uöt32_t
 
gpi›‹t
, uöt16_à
gpios
);

77 
gpio_toggÀ
(
uöt32_t
 
gpi›‹t
, 
uöt16_t
 
gpios
);

78 
uöt16_t
 
gpio_p‹t_ªad
(
uöt32_t
 
gpi›‹t
);

79 
gpio_p‹t_wrôe
(
uöt32_t
 
gpi›‹t
, 
uöt16_t
 
d©a
);

80 
gpio_p‹t_c⁄fig_lock
(
uöt32_t
 
gpi›‹t
, 
uöt16_t
 
gpios
);

82 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/gpio_common_f234.h

34 #ifde‡
LIBOPENCM3_GPIO_H


36 #i‚de‡
LIBOPENCM3_GPIO_COMMON_F234_H


37 
	#LIBOPENCM3_GPIO_COMMON_F234_H


	)

41 
	~<lib›ícm3/°m32/comm⁄/gpio_comm⁄_Æl.h
>

48 
	#GPIOA
 
GPIO_PORT_A_BASE


	)

49 
	#GPIOB
 
GPIO_PORT_B_BASE


	)

50 
	#GPIOC
 
GPIO_PORT_C_BASE


	)

51 
	#GPIOD
 
GPIO_PORT_D_BASE


	)

52 
	#GPIOE
 
GPIO_PORT_E_BASE


	)

53 
	#GPIOF
 
GPIO_PORT_F_BASE


	)

54 
	#GPIOG
 
GPIO_PORT_G_BASE


	)

55 
	#GPIOH
 
GPIO_PORT_H_BASE


	)

62 
	#GPIO_MODER
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00)

	)

63 
	#GPIOA_MODER
 
	`GPIO_MODER
(
GPIOA
)

	)

64 
	#GPIOB_MODER
 
	`GPIO_MODER
(
GPIOB
)

	)

65 
	#GPIOC_MODER
 
	`GPIO_MODER
(
GPIOC
)

	)

66 
	#GPIOD_MODER
 
	`GPIO_MODER
(
GPIOD
)

	)

67 
	#GPIOE_MODER
 
	`GPIO_MODER
(
GPIOE
)

	)

68 
	#GPIOF_MODER
 
	`GPIO_MODER
(
GPIOF
)

	)

69 
	#GPIOG_MODER
 
	`GPIO_MODER
(
GPIOG
)

	)

70 
	#GPIOH_MODER
 
	`GPIO_MODER
(
GPIOH
)

	)

73 
	#GPIO_OTYPER
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x04)

	)

74 
	#GPIOA_OTYPER
 
	`GPIO_OTYPER
(
GPIOA
)

	)

75 
	#GPIOB_OTYPER
 
	`GPIO_OTYPER
(
GPIOB
)

	)

76 
	#GPIOC_OTYPER
 
	`GPIO_OTYPER
(
GPIOC
)

	)

77 
	#GPIOD_OTYPER
 
	`GPIO_OTYPER
(
GPIOD
)

	)

78 
	#GPIOE_OTYPER
 
	`GPIO_OTYPER
(
GPIOE
)

	)

79 
	#GPIOF_OTYPER
 
	`GPIO_OTYPER
(
GPIOF
)

	)

80 
	#GPIOG_OTYPER
 
	`GPIO_OTYPER
(
GPIOG
)

	)

81 
	#GPIOH_OTYPER
 
	`GPIO_OTYPER
(
GPIOH
)

	)

84 
	#GPIO_OSPEEDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x08)

	)

85 
	#GPIOA_OSPEEDR
 
	`GPIO_OSPEEDR
(
GPIOA
)

	)

86 
	#GPIOB_OSPEEDR
 
	`GPIO_OSPEEDR
(
GPIOB
)

	)

87 
	#GPIOC_OSPEEDR
 
	`GPIO_OSPEEDR
(
GPIOC
)

	)

88 
	#GPIOD_OSPEEDR
 
	`GPIO_OSPEEDR
(
GPIOD
)

	)

89 
	#GPIOE_OSPEEDR
 
	`GPIO_OSPEEDR
(
GPIOE
)

	)

90 
	#GPIOF_OSPEEDR
 
	`GPIO_OSPEEDR
(
GPIOF
)

	)

91 
	#GPIOG_OSPEEDR
 
	`GPIO_OSPEEDR
(
GPIOG
)

	)

92 
	#GPIOH_OSPEEDR
 
	`GPIO_OSPEEDR
(
GPIOH
)

	)

95 
	#GPIO_PUPDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0c)

	)

96 
	#GPIOA_PUPDR
 
	`GPIO_PUPDR
(
GPIOA
)

	)

97 
	#GPIOB_PUPDR
 
	`GPIO_PUPDR
(
GPIOB
)

	)

98 
	#GPIOC_PUPDR
 
	`GPIO_PUPDR
(
GPIOC
)

	)

99 
	#GPIOD_PUPDR
 
	`GPIO_PUPDR
(
GPIOD
)

	)

100 
	#GPIOE_PUPDR
 
	`GPIO_PUPDR
(
GPIOE
)

	)

101 
	#GPIOF_PUPDR
 
	`GPIO_PUPDR
(
GPIOF
)

	)

102 
	#GPIOG_PUPDR
 
	`GPIO_PUPDR
(
GPIOG
)

	)

103 
	#GPIOH_PUPDR
 
	`GPIO_PUPDR
(
GPIOH
)

	)

106 
	#GPIO_IDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x10)

	)

107 
	#GPIOA_IDR
 
	`GPIO_IDR
(
GPIOA
)

	)

108 
	#GPIOB_IDR
 
	`GPIO_IDR
(
GPIOB
)

	)

109 
	#GPIOC_IDR
 
	`GPIO_IDR
(
GPIOC
)

	)

110 
	#GPIOD_IDR
 
	`GPIO_IDR
(
GPIOD
)

	)

111 
	#GPIOE_IDR
 
	`GPIO_IDR
(
GPIOE
)

	)

112 
	#GPIOF_IDR
 
	`GPIO_IDR
(
GPIOF
)

	)

113 
	#GPIOG_IDR
 
	`GPIO_IDR
(
GPIOG
)

	)

114 
	#GPIOH_IDR
 
	`GPIO_IDR
(
GPIOH
)

	)

117 
	#GPIO_ODR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x14)

	)

118 
	#GPIOA_ODR
 
	`GPIO_ODR
(
GPIOA
)

	)

119 
	#GPIOB_ODR
 
	`GPIO_ODR
(
GPIOB
)

	)

120 
	#GPIOC_ODR
 
	`GPIO_ODR
(
GPIOC
)

	)

121 
	#GPIOD_ODR
 
	`GPIO_ODR
(
GPIOD
)

	)

122 
	#GPIOE_ODR
 
	`GPIO_ODR
(
GPIOE
)

	)

123 
	#GPIOF_ODR
 
	`GPIO_ODR
(
GPIOF
)

	)

124 
	#GPIOG_ODR
 
	`GPIO_ODR
(
GPIOG
)

	)

125 
	#GPIOH_ODR
 
	`GPIO_ODR
(
GPIOH
)

	)

128 
	#GPIO_BSRR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x18)

	)

129 
	#GPIOA_BSRR
 
	`GPIO_BSRR
(
GPIOA
)

	)

130 
	#GPIOB_BSRR
 
	`GPIO_BSRR
(
GPIOB
)

	)

131 
	#GPIOC_BSRR
 
	`GPIO_BSRR
(
GPIOC
)

	)

132 
	#GPIOD_BSRR
 
	`GPIO_BSRR
(
GPIOD
)

	)

133 
	#GPIOE_BSRR
 
	`GPIO_BSRR
(
GPIOE
)

	)

134 
	#GPIOF_BSRR
 
	`GPIO_BSRR
(
GPIOF
)

	)

135 
	#GPIOG_BSRR
 
	`GPIO_BSRR
(
GPIOG
)

	)

136 
	#GPIOH_BSRR
 
	`GPIO_BSRR
(
GPIOH
)

	)

139 
	#GPIO_LCKR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x1c)

	)

140 
	#GPIOA_LCKR
 
	`GPIO_LCKR
(
GPIOA
)

	)

141 
	#GPIOB_LCKR
 
	`GPIO_LCKR
(
GPIOB
)

	)

142 
	#GPIOC_LCKR
 
	`GPIO_LCKR
(
GPIOC
)

	)

143 
	#GPIOD_LCKR
 
	`GPIO_LCKR
(
GPIOD
)

	)

144 
	#GPIOE_LCKR
 
	`GPIO_LCKR
(
GPIOE
)

	)

145 
	#GPIOF_LCKR
 
	`GPIO_LCKR
(
GPIOF
)

	)

146 
	#GPIOG_LCKR
 
	`GPIO_LCKR
(
GPIOG
)

	)

147 
	#GPIOH_LCKR
 
	`GPIO_LCKR
(
GPIOH
)

	)

150 
	#GPIO_AFRL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x20)

	)

151 
	#GPIOA_AFRL
 
	`GPIO_AFRL
(
GPIOA
)

	)

152 
	#GPIOB_AFRL
 
	`GPIO_AFRL
(
GPIOB
)

	)

153 
	#GPIOC_AFRL
 
	`GPIO_AFRL
(
GPIOC
)

	)

154 
	#GPIOD_AFRL
 
	`GPIO_AFRL
(
GPIOD
)

	)

155 
	#GPIOE_AFRL
 
	`GPIO_AFRL
(
GPIOE
)

	)

156 
	#GPIOF_AFRL
 
	`GPIO_AFRL
(
GPIOF
)

	)

157 
	#GPIOG_AFRL
 
	`GPIO_AFRL
(
GPIOG
)

	)

158 
	#GPIOH_AFRL
 
	`GPIO_AFRL
(
GPIOH
)

	)

161 
	#GPIO_AFRH
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x24)

	)

162 
	#GPIOA_AFRH
 
	`GPIO_AFRH
(
GPIOA
)

	)

163 
	#GPIOB_AFRH
 
	`GPIO_AFRH
(
GPIOB
)

	)

164 
	#GPIOC_AFRH
 
	`GPIO_AFRH
(
GPIOC
)

	)

165 
	#GPIOD_AFRH
 
	`GPIO_AFRH
(
GPIOD
)

	)

166 
	#GPIOE_AFRH
 
	`GPIO_AFRH
(
GPIOE
)

	)

167 
	#GPIOF_AFRH
 
	`GPIO_AFRH
(
GPIOF
)

	)

168 
	#GPIOG_AFRH
 
	`GPIO_AFRH
(
GPIOG
)

	)

169 
	#GPIOH_AFRH
 
	`GPIO_AFRH
(
GPIOH
)

	)

173 
	#GPIO_MODE
(
n
, 
mode
Ë((modeË<< (2 * (n)))

	)

174 
	#GPIO_MODE_MASK
(
n
Ë(0x3 << (2 * (n)))

	)

178 
	#GPIO_MODE_INPUT
 0x0

	)

179 
	#GPIO_MODE_OUTPUT
 0x1

	)

180 
	#GPIO_MODE_AF
 0x2

	)

181 
	#GPIO_MODE_ANALOG
 0x3

	)

190 
	#GPIO_OTYPE_PP
 0x0

	)

192 
	#GPIO_OTYPE_OD
 0x1

	)

197 
	#GPIO_OSPEED
(
n
, 
•ìd
Ë((•ìdË<< (2 * (n)))

	)

198 
	#GPIO_OSPEED_MASK
(
n
Ë(0x3 << (2 * (n)))

	)

202 
	#GPIO_OSPEED_2MHZ
 0x0

	)

203 
	#GPIO_OSPEED_25MHZ
 0x1

	)

204 
	#GPIO_OSPEED_50MHZ
 0x2

	)

205 
	#GPIO_OSPEED_100MHZ
 0x3

	)

210 
	#GPIO_PUPD
(
n
, 
pupd
Ë(’updË<< (2 * (n)))

	)

211 
	#GPIO_PUPD_MASK
(
n
Ë(0x3 << (2 * (n)))

	)

215 
	#GPIO_PUPD_NONE
 0x0

	)

216 
	#GPIO_PUPD_PULLUP
 0x1

	)

217 
	#GPIO_PUPD_PULLDOWN
 0x2

	)

235 
	#GPIO_LCKK
 (1 << 16)

	)

243 
	#GPIO_AFR
(
n
, 
af
Ë(◊fË<< (“Ë* 4))

	)

244 
	#GPIO_AFR_MASK
(
n
Ë(0x‡<< (“Ë* 4))

	)

248 
	#GPIO_AF0
 0x0

	)

249 
	#GPIO_AF1
 0x1

	)

250 
	#GPIO_AF2
 0x2

	)

251 
	#GPIO_AF3
 0x3

	)

252 
	#GPIO_AF4
 0x4

	)

253 
	#GPIO_AF5
 0x5

	)

254 
	#GPIO_AF6
 0x6

	)

255 
	#GPIO_AF7
 0x7

	)

256 
	#GPIO_AF8
 0x8

	)

257 
	#GPIO_AF9
 0x9

	)

258 
	#GPIO_AF10
 0xa

	)

259 
	#GPIO_AF11
 0xb

	)

260 
	#GPIO_AF12
 0xc

	)

261 
	#GPIO_AF13
 0xd

	)

262 
	#GPIO_AF14
 0xe

	)

263 
	#GPIO_AF15
 0xf

	)

270 
BEGIN_DECLS


280 
gpio_mode_£tup
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
mode
, uöt8_à
puŒ_up_down
,

281 
uöt16_t
 
gpios
);

282 
gpio_£t_ouçut_›ti⁄s
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
Ÿy≥
, uöt8_à
•ìd
,

283 
uöt16_t
 
gpios
);

284 
gpio_£t_af
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
Æt_func_num
, 
uöt16_t
 
gpios
);

286 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/gpio_common_f24.h

34 #ifde‡
LIBOPENCM3_GPIO_H


36 #i‚de‡
LIBOPENCM3_GPIO_COMMON_F24_H


37 
	#LIBOPENCM3_GPIO_COMMON_F24_H


	)

41 
	~<lib›ícm3/°m32/comm⁄/gpio_comm⁄_f234.h
>

48 
	#GPIOI
 
GPIO_PORT_I_BASE


	)

49 
	#GPIOJ
 
GPIO_PORT_J_BASE


	)

50 
	#GPIOK
 
GPIO_PORT_K_BASE


	)

56 
	#GPIOI_MODER
 
	`GPIO_MODER
(
GPIOI
)

	)

57 
	#GPIOJ_MODER
 
	`GPIO_MODER
(
GPIOJ
)

	)

58 
	#GPIOK_MODER
 
	`GPIO_MODER
(
GPIOK
)

	)

61 
	#GPIOI_OTYPER
 
	`GPIO_OTYPER
(
GPIOI
)

	)

62 
	#GPIOJ_OTYPER
 
	`GPIO_OTYPER
(
GPIOJ
)

	)

63 
	#GPIOK_OTYPER
 
	`GPIO_OTYPER
(
GPIOK
)

	)

66 
	#GPIOI_OSPEEDR
 
	`GPIO_OSPEEDR
(
GPIOI
)

	)

67 
	#GPIOJ_OSPEEDR
 
	`GPIO_OSPEEDR
(
GPIOJ
)

	)

68 
	#GPIOK_OSPEEDR
 
	`GPIO_OSPEEDR
(
GPIOK
)

	)

71 
	#GPIOI_PUPDR
 
	`GPIO_PUPDR
(
GPIOI
)

	)

72 
	#GPIOJ_PUPDR
 
	`GPIO_PUPDR
(
GPIOJ
)

	)

73 
	#GPIOK_PUPDR
 
	`GPIO_PUPDR
(
GPIOK
)

	)

76 
	#GPIOI_IDR
 
	`GPIO_IDR
(
GPIOI
)

	)

77 
	#GPIOJ_IDR
 
	`GPIO_IDR
(
GPIOJ
)

	)

78 
	#GPIOK_IDR
 
	`GPIO_IDR
(
GPIOK
)

	)

81 
	#GPIOI_ODR
 
	`GPIO_ODR
(
GPIOI
)

	)

82 
	#GPIOJ_ODR
 
	`GPIO_ODR
(
GPIOJ
)

	)

83 
	#GPIOK_ODR
 
	`GPIO_ODR
(
GPIOK
)

	)

86 
	#GPIOI_BSRR
 
	`GPIO_BSRR
(
GPIOI
)

	)

87 
	#GPIOJ_BSRR
 
	`GPIO_BSRR
(
GPIOJ
)

	)

88 
	#GPIOK_BSRR
 
	`GPIO_BSRR
(
GPIOK
)

	)

91 
	#GPIOI_LCKR
 
	`GPIO_LCKR
(
GPIOI
)

	)

92 
	#GPIOJ_LCKR
 
	`GPIO_LCKR
(
GPIOJ
)

	)

93 
	#GPIOK_LCKR
 
	`GPIO_LCKR
(
GPIOK
)

	)

96 
	#GPIOI_AFRL
 
	`GPIO_AFRL
(
GPIOI
)

	)

97 
	#GPIOJ_AFRL
 
	`GPIO_AFRL
(
GPIOJ
)

	)

98 
	#GPIOK_AFRL
 
	`GPIO_AFRL
(
GPIOK
)

	)

101 
	#GPIOI_AFRH
 
	`GPIO_AFRH
(
GPIOI
)

	)

102 
	#GPIOJ_AFRH
 
	`GPIO_AFRH
(
GPIOJ
)

	)

103 
	#GPIOK_AFRH
 
	`GPIO_AFRH
(
GPIOK
)

	)

	@lib/libopencm3/include/libopencm3/stm32/common/hash_common_f24.h

29 #ifde‡
LIBOPENCM3_HASH_H


31 #i‚de‡
LIBOPENCM3_HASH_COMMON_F24_H


32 
	#LIBOPENCM3_HASH_COMMON_F24_H


	)

41 
	#HASH_BASE
 (
PERIPH_BASE_AHB2
 + 0x60400)

	)

42 
	#HASH
 
HASH_BASE


	)

48 
	#HASH_CR
 
	`MMIO32
(
HASH
 + 0x00)

	)

51 
	#HASH_DIN
 
	`MMIO32
(
HASH
 + 0x04)

	)

54 
	#HASH_STR
 
	`MMIO32
(
HASH
 + 0x08)

	)

57 
	#HASH_HR
 (&
	`MMIO32
(
HASH
 + 0x0C)Ë

	)

60 
	#HASH_IMR
 
	`MMIO32
(
HASH
 + 0x20)

	)

63 
	#HASH_SR
 
	`MMIO32
(
HASH
 + 0x28)

	)

66 
	#HASH_CSR
 (&
	`MMIO32
(
HASH
 + 0xF8)Ë

	)

71 
	#HASH_CR_INIT
 (1 << 2)

	)

74 
	#HASH_CR_DMAE
 (1 << 3)

	)

82 
	#HASH_DATA_32BIT
 (0 << 4)

	)

83 
	#HASH_DATA_16BIT
 (1 << 4)

	)

84 
	#HASH_DATA_8BIT
 (2 << 4)

	)

85 
	#HASH_DATA_BITSTRING
 (3 << 4)

	)

87 
	#HASH_CR_DATATYPE
 (3 << 4)

	)

95 
	#HASH_MODE_HASH
 (0 << 6)

	)

96 
	#HASH_MODE_HMAC
 (1 << 6)

	)

98 
	#HASH_CR_MODE
 (1 << 6)

	)

106 
	#HASH_ALGO_SHA1
 (0 << 7)

	)

107 
	#HASH_ALGO_MD5
 (1 << 7)

	)

109 
	#HASH_CR_ALGO
 (1 << 7)

	)

112 
	#HASH_CR_NBW
 (15 << 8)

	)

115 
	#HASH_CR_DINNE
 (1 << 12)

	)

123 
	#HASH_KEY_SHORT
 (0 << 16)

	)

124 
	#HASH_KEY_LONG
 (1 << 16)

	)

126 
	#HASH_CR_LKEY
 (1 << 16)

	)

132 
	#HASH_STR_NBW
 (31 << 0)

	)

135 
	#HASH_STR_DCAL
 (1 << 8)

	)

140 
	#HASH_IMR_DINIE
 (1 << 0)

	)

143 
	#HASH_IMR_DCIE
 (1 << 1)

	)

148 
	#HASH_SR_DINIS
 (1 << 0)

	)

151 
	#HASH_SR_DCIS
 (1 << 1)

	)

154 
	#HASH_SR_DMAS
 (1 << 2)

	)

157 
	#HASH_SR_BUSY
 (1 << 3)

	)

161 
BEGIN_DECLS


163 
hash_£t_mode
(
uöt8_t
 
mode
);

164 
hash_£t_Æg‹ôhm
(
uöt8_t
 
Æg‹ôhm
);

165 
hash_£t_d©a_ty≥
(
uöt8_t
 
d©©y≥
);

166 
hash_£t_key_Àngth
(
uöt8_t
 
keyÀngth
);

167 
hash_£t_œ°_w‹d_vÆid_bôs
(
uöt8_t
 
vÆidbôs
);

168 
hash_öô
();

169 
hash_add_d©a
(
uöt32_t
 
d©a
);

170 
hash_dige°
();

171 
hash_gë_ªsu…
(
uöt32_t
 *
d©a
);

173 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/hrtim_common_all.h

34 #ifde‡
LIBOPENCM3_HRTIM_H


36 #i‚de‡
LIBOPENCM3_HRTIM_COMMON_ALL_H


37 
	#LIBOPENCM3_HRTIM_COMMON_ALL_H


	)

44 
	#HRTIM_CR1
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x00)

	)

47 
	#HRTIM_CR2
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x04)

	)

50 
	#HRTIM_ISR
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x08)

	)

53 
	#HRTIM_ICR
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x0c)

	)

56 
	#HRTIM_IER
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x10)

	)

59 
	#HRTIM_OENR
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x14)

	)

62 
	#HRTIM_ODISR
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x18)

	)

65 
	#HRTIM_ODSR
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x1c)

	)

68 
	#HRTIM_BMCR
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x20)

	)

71 
	#HRTIM_BMTRGR
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x24)

	)

74 
	#HRTIM_BMCMPR6
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x28)

	)

77 
	#HRTIM_BMPER
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x2c)

	)

80 
	#HRTIM_EECR1
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x30)

	)

83 
	#HRTIM_EECR2
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x34)

	)

86 
	#HRTIM_EECR3
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x38)

	)

89 
	#HRTIM_ADC1R
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x3c)

	)

92 
	#HRTIM_ADC2R
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x40)

	)

95 
	#HRTIM_ADC3R
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x44)

	)

98 
	#HRTIM_ADC4R
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x48)

	)

101 
	#HRTIM_DLLCR
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x4c)

	)

104 
	#HRTIM_FLTINR1
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x50)

	)

107 
	#HRTIM_FLTINR2
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x54)

	)

110 
	#HRTIM_BDMUPDR
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x58)

	)

113 
	#HRTIM_BDTxUPR
(
x
Ë
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x5¯+ (x)*4)

	)

116 
	#HRTIM_BDMADR
 
	`MMIO32
(
HRTIM_BASE
 + 0x380 + 0x70)

	)

125 
	#HRTIM_MCR
 
	`MMIO32
(
HRTIM_BASE
 + 0x00)

	)

128 
	#HRTIM_MISR
 
	`MMIO32
(
HRTIM_BASE
 + 0x04)

	)

131 
	#HRTIM_MICR
 
	`MMIO32
(
HRTIM_BASE
 + 0x08)

	)

134 
	#HRTIM_MDIER
 
	`MMIO32
(
HRTIM_BASE
 + 0x0c)

	)

137 
	#HRTIM_MCNTR
 
	`MMIO32
(
HRTIM_BASE
 + 0x10)

	)

140 
	#HRTIM_MPER
 
	`MMIO32
(
HRTIM_BASE
 + 0x14)

	)

143 
	#HRTIM_MREP
 
	`MMIO32
(
HRTIM_BASE
 + 0x18)

	)

146 
	#HRTIM_MCMP1R
 
	`MMIO32
(
HRTIM_BASE
 + 0x1c)

	)

149 
	#HRTIM_MCMP2R
 
	`MMIO32
(
HRTIM_BASE
 + 0x24)

	)

152 
	#HRTIM_MCMP3R
 
	`MMIO32
(
HRTIM_BASE
 + 0x28)

	)

155 
	#HRTIM_MCMP4R
 
	`MMIO32
(
HRTIM_BASE
 + 0x2c)

	)

163 
	#HRTIM_TIMx_BASE
(
x
Ë(
HRTIM_BASE
 + 0x80 + (xË* 0x80)

	)

165 
	#HRTIM_TIMA
 0

	)

166 
	#HRTIM_TIMB
 1

	)

167 
	#HRTIM_TIMC
 2

	)

168 
	#HRTIM_TIMD
 3

	)

169 
	#HRTIM_TIME
 4

	)

172 
	#HRTIM_TIMx_TIMCR
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x00)

	)

175 
	#HRTIM_TIMx_ISR
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x04)

	)

178 
	#HRTIM_TIMx_ICR
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x08)

	)

181 
	#HRTIM_TIMx_DIER
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x0c)

	)

184 
	#HRTIM_TIMx_CNT
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x10)

	)

187 
	#HRTIM_TIMx_PER
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x14)

	)

190 
	#HRTIM_TIMx_REP
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x18)

	)

193 
	#HRTIM_TIMx_CMP1
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x1c)

	)

196 
	#HRTIM_TIMx_CMP1C
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x20)

	)

199 
	#HRTIM_TIMx_CMP2
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x24)

	)

202 
	#HRTIM_TIMx_CMP3
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x28)

	)

205 
	#HRTIM_TIMx_CMP4
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x2c)

	)

208 
	#HRTIM_TIMx_CPT1
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x30)

	)

211 
	#HRTIM_TIMx_CPT2
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x34)

	)

214 
	#HRTIM_TIMx_DT
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x38)

	)

217 
	#HRTIM_TIMx_SET1
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x3c)

	)

220 
	#HRTIM_TIMx_RST1
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x40)

	)

223 
	#HRTIM_TIMx_SET2
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x44)

	)

226 
	#HRTIM_TIMx_RST2
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x48)

	)

229 
	#HRTIM_TIMx_EEF1
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x4c)

	)

232 
	#HRTIM_TIMx_EEF2
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x50)

	)

235 
	#HRTIM_TIMx_RST
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x54)

	)

238 
	#HRTIM_TIMx_CHP
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x58)

	)

241 
	#HRTIM_TIMx_CPT1CR
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x5c)

	)

244 
	#HRTIM_TIMx_CPT2CR
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x60)

	)

247 
	#HRTIM_TIMx_OUT
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x64)

	)

250 
	#HRTIM_TIMx_FLT
(
x
Ë
	`MMIO32
(
	`HRTIM_TIMx_BASE
(xË+ 0x68)

	)

259 
	#HRTIM_CR1_AD4USRC_SHIFT
 25

	)

260 
	#HRTIM_CR1_AD4USRC_MASK
 (0x7 << 
HRTIM_CR1_AD4USRC_SHIFT
)

	)

263 
	#HRTIM_CR1_AD3USRC_SHIFT
 22

	)

264 
	#HRTIM_CR1_AD3USRC_MASK
 (0x7 << 
HRTIM_CR1_AD3USRC_SHIFT
)

	)

267 
	#HRTIM_CR1_AD2USRC_SHIFT
 19

	)

268 
	#HRTIM_CR1_AD2USRC_MASK
 (0x7 << 
HRTIM_CR1_AD2USRC_SHIFT
)

	)

271 
	#HRTIM_CR1_AD1USRC_SHIFT
 16

	)

272 
	#HRTIM_CR1_AD1USRC_MASK
 (0x7 << 
HRTIM_CR1_AD1USRC_SHIFT
)

	)

274 
	#HRTIM_CR1_ADxUSRC_MASTER
 0x0

	)

275 
	#HRTIM_CR1_ADxUSRC_TIMA
 0x1

	)

276 
	#HRTIM_CR1_ADxUSRC_TIMB
 0x2

	)

277 
	#HRTIM_CR1_ADxUSRC_TIMC
 0x3

	)

278 
	#HRTIM_CR1_ADxUSRC_TIMD
 0x4

	)

279 
	#HRTIM_CR1_ADxUSRC_TIME
 0x5

	)

282 
	#HRTIM_CR1_TEUDIS
 (1 << 5)

	)

285 
	#HRTIM_CR1_TDUDIS
 (1 << 4)

	)

288 
	#HRTIM_CR1_TCUDIS
 (1 << 3)

	)

291 
	#HRTIM_CR1_TBUDIS
 (1 << 2)

	)

294 
	#HRTIM_CR1_TAUDIS
 (1 << 1)

	)

297 
	#HRTIM_CR1_MUDIS
 (1 << 0)

	)

307 
	#HRTIM_CR2_TERST
 (1 << 13)

	)

310 
	#HRTIM_CR2_TDRST
 (1 << 12)

	)

313 
	#HRTIM_CR2_TCRST
 (1 << 11)

	)

316 
	#HRTIM_CR2_TBRST
 (1 << 10)

	)

319 
	#HRTIM_CR2_TARST
 (1 << 9)

	)

322 
	#HRTIM_CR2_MRST
 (1 << 8)

	)

325 
	#HRTIM_CR2_TESWU
 (1 << 5)

	)

328 
	#HRTIM_CR2_TDSWU
 (1 << 4)

	)

331 
	#HRTIM_CR2_TCSWU
 (1 << 3)

	)

334 
	#HRTIM_CR2_TBSWU
 (1 << 2)

	)

337 
	#HRTIM_CR2_TASWU
 (1 << 1)

	)

340 
	#HRTIM_CR2_MSWU
 (1 << 0)

	)

350 
	#HRTIM_ISR_BMPER
 (1 << 17)

	)

353 
	#HRTIM_ISR_DLLRDY
 (1 << 16)

	)

356 
	#HRTIM_ISR_SYSFLT
 (1 << 5)

	)

359 
	#HRTIM_ISR_FLT5
 (1 << 4)

	)

362 
	#HRTIM_ISR_FLT4
 (1 << 3)

	)

365 
	#HRTIM_ISR_FLT3
 (1 << 2)

	)

368 
	#HRTIM_ISR_FLT2
 (1 << 1)

	)

371 
	#HRTIM_ISR_FLT1
 (1 << 0)

	)

380 
	#HRTIM_ICR_BMPERC
 (1 << 17)

	)

383 
	#HRTIM_ICR_DLLRDYC
 (1 << 16)

	)

386 
	#HRTIM_ICR_SYSFLTC
 (1 << 5)

	)

389 
	#HRTIM_ICR_FLT5C
 (1 << 4)

	)

392 
	#HRTIM_ICR_FLT4C
 (1 << 3)

	)

395 
	#HRTIM_ICR_FLT3C
 (1 << 2)

	)

398 
	#HRTIM_ICR_FLT2C
 (1 << 1)

	)

401 
	#HRTIM_ICR_FLT1C
 (1 << 0)

	)

411 
	#HRTIM_IER_BMPERIE
 (1 << 17)

	)

414 
	#HRTIM_IER_DLLRDYIE
 (1 << 16)

	)

417 
	#HRTIM_IER_SYSFLTE
 (1 << 5)

	)

420 
	#HRTIM_IER_FLT5IE
 (1 << 4)

	)

423 
	#HRTIM_IER_FLT4IE
 (1 << 3)

	)

426 
	#HRTIM_IER_FLT3IE
 (1 << 2)

	)

429 
	#HRTIM_IER_FLT2IE
 (1 << 1)

	)

432 
	#HRTIM_IER_FLT1IE
 (1 << 0)

	)

442 
	#HRTIM_OENR_TE2OEN
 (1 << 9)

	)

445 
	#HRTIM_OENR_TE1OEN
 (1 << 8)

	)

448 
	#HRTIM_OENR_TD2OEN
 (1 << 7)

	)

451 
	#HRTIM_OENR_TD1OEN
 (1 << 6)

	)

454 
	#HRTIM_OENR_TC2OEN
 (1 << 5)

	)

457 
	#HRTIM_OENR_TC1OEN
 (1 << 4)

	)

460 
	#HRTIM_OENR_TB2OEN
 (1 << 3)

	)

463 
	#HRTIM_OENR_TB1OEN
 (1 << 2)

	)

466 
	#HRTIM_OENR_TA2OEN
 (1 << 1)

	)

469 
	#HRTIM_OENR_TA1OEN
 (1 << 0)

	)

479 
	#HRTIM_DISR_TE2ODIS
 (1 << 9)

	)

482 
	#HRTIM_DISR_TE1ODIS
 (1 << 8)

	)

485 
	#HRTIM_DISR_TD2ODIS
 (1 << 7)

	)

488 
	#HRTIM_DISR_TD1ODIS
 (1 << 6)

	)

491 
	#HRTIM_DISR_TC2ODIS
 (1 << 5)

	)

494 
	#HRTIM_DISR_TC1ODIS
 (1 << 4)

	)

497 
	#HRTIM_DISR_TB2ODIS
 (1 << 3)

	)

500 
	#HRTIM_DISR_TB1ODIS
 (1 << 2)

	)

503 
	#HRTIM_DISR_TA2ODIS
 (1 << 1)

	)

506 
	#HRTIM_DISR_TA1ODIS
 (1 << 0)

	)

516 
	#HRTIM_ODSR_TE2ODS
 (1 << 9)

	)

519 
	#HRTIM_ODSR_TE1ODS
 (1 << 8)

	)

522 
	#HRTIM_ODSR_TD2ODS
 (1 << 7)

	)

525 
	#HRTIM_ODSR_TD1ODS
 (1 << 6)

	)

528 
	#HRTIM_ODSR_TC2ODS
 (1 << 5)

	)

531 
	#HRTIM_ODSR_TC1ODS
 (1 << 4)

	)

534 
	#HRTIM_ODSR_TB2ODS
 (1 << 3)

	)

537 
	#HRTIM_ODSR_TB1ODS
 (1 << 2)

	)

540 
	#HRTIM_ODSR_TA2ODS
 (1 << 1)

	)

543 
	#HRTIM_ODSR_TA1ODS
 (1 << 0)

	)

553 
	#HRTIM_BMCR_BMSTAT
 (1 << 31)

	)

556 
	#HRTIM_BMCR_TEBM
 (1 << 21)

	)

559 
	#HRTIM_BMCR_TDBM
 (1 << 20)

	)

562 
	#HRTIM_BMCR_TCBM
 (1 << 19)

	)

565 
	#HRTIM_BMCR_TBBM
 (1 << 18)

	)

568 
	#HRTIM_BMCR_TABM
 (1 << 17)

	)

571 
	#HRTIM_BMCR_MTBM
 (1 << 16)

	)

574 
	#HRTIM_BMCR_BMPREN
 (1 << 10)

	)

577 
	#HRTIM_BMCR_BMPRSC_SHIFT
 6

	)

578 
	#HRTIM_BMCR_BMPRSC_MASK
 (0x‡<< 
HRTIM_BMCR_BMPRSC_SHIFT
)

	)

580 
	#HRTIM_BMCR_BMPRSC_1
 ( 0 << 
HRTIM_BMCR_BMPRSC_SHIFT
)

	)

581 
	#HRTIM_BMCR_BMPRSC_2
 ( 1 << 
HRTIM_BMCR_BMPRSC_SHIFT
)

	)

582 
	#HRTIM_BMCR_BMPRSC_4
 ( 2 << 
HRTIM_BMCR_BMPRSC_SHIFT
)

	)

583 
	#HRTIM_BMCR_BMPRSC_8
 ( 3 << 
HRTIM_BMCR_BMPRSC_SHIFT
)

	)

584 
	#HRTIM_BMCR_BMPRSC_16
 ( 4 << 
HRTIM_BMCR_BMPRSC_SHIFT
)

	)

585 
	#HRTIM_BMCR_BMPRSC_32
 ( 5 << 
HRTIM_BMCR_BMPRSC_SHIFT
)

	)

586 
	#HRTIM_BMCR_BMPRSC_64
 ( 6 << 
HRTIM_BMCR_BMPRSC_SHIFT
)

	)

587 
	#HRTIM_BMCR_BMPRSC_128
 ( 7 << 
HRTIM_BMCR_BMPRSC_SHIFT
)

	)

588 
	#HRTIM_BMCR_BMPRSC_256
 ( 8 << 
HRTIM_BMCR_BMPRSC_SHIFT
)

	)

589 
	#HRTIM_BMCR_BMPRSC_512
 ( 9 << 
HRTIM_BMCR_BMPRSC_SHIFT
)

	)

590 
	#HRTIM_BMCR_BMPRSC_1024
 (10 << 
HRTIM_BMCR_BMPRSC_SHIFT
)

	)

591 
	#HRTIM_BMCR_BMPRSC_2048
 (11 << 
HRTIM_BMCR_BMPRSC_SHIFT
)

	)

592 
	#HRTIM_BMCR_BMPRSC_4096
 (12 << 
HRTIM_BMCR_BMPRSC_SHIFT
)

	)

593 
	#HRTIM_BMCR_BMPRSC_8192
 (13 << 
HRTIM_BMCR_BMPRSC_SHIFT
)

	)

594 
	#HRTIM_BMCR_BMPRSC_16384
 (14 << 
HRTIM_BMCR_BMPRSC_SHIFT
)

	)

595 
	#HRTIM_BMCR_BMPRSC_32768
 (15 << 
HRTIM_BMCR_BMPRSC_SHIFT
)

	)

598 
	#HRTIM_BMCR_BMCLK_SHIFT
 2

	)

599 
	#HRTIM_BMCR_BMCLK_MASK
 (0x‡<< 
HRTIM_BMCR_BMCLK_SHIFT
)

	)

601 
	#HRTIM_BMCR_BMCLK_MASTER
 ( 0 << 
HRTIM_BMCR_BMCLK_SHIFT
)

	)

602 
	#HRTIM_BMCR_BMCLK_TIMA
 ( 1 << 
HRTIM_BMCR_BMCLK_SHIFT
)

	)

603 
	#HRTIM_BMCR_BMCLK_TIMB
 ( 2 << 
HRTIM_BMCR_BMCLK_SHIFT
)

	)

604 
	#HRTIM_BMCR_BMCLK_TIMC
 ( 3 << 
HRTIM_BMCR_BMCLK_SHIFT
)

	)

605 
	#HRTIM_BMCR_BMCLK_TIMD
 ( 4 << 
HRTIM_BMCR_BMCLK_SHIFT
)

	)

606 
	#HRTIM_BMCR_BMCLK_TIME
 ( 5 << 
HRTIM_BMCR_BMCLK_SHIFT
)

	)

607 
	#HRTIM_BMCR_BMCLK_BMC1
 ( 6 << 
HRTIM_BMCR_BMCLK_SHIFT
)

	)

608 
	#HRTIM_BMCR_BMCLK_BMC2
 ( 7 << 
HRTIM_BMCR_BMCLK_SHIFT
)

	)

609 
	#HRTIM_BMCR_BMCLK_BMC3
 ( 8 << 
HRTIM_BMCR_BMCLK_SHIFT
)

	)

610 
	#HRTIM_BMCR_BMCLK_BMC4
 ( 9 << 
HRTIM_BMCR_BMCLK_SHIFT
)

	)

611 
	#HRTIM_BMCR_BMCLK_HRTIM
 (10 << 
HRTIM_BMCR_BMCLK_SHIFT
)

	)

614 
	#HRTIM_BMCR_BMOM
 (1 << 1)

	)

617 
	#HRTIM_BMCR_BME
 (1 << 0)

	)

627 
	#HRTIM_BMTRGR_OCHPEV
 (1 << 31)

	)

630 
	#HRTIM_BMTRGR_EEV8
 (1 << 30)

	)

633 
	#HRTIM_BMTRGR_EEV7
 (1 << 29)

	)

636 
	#HRTIM_BMTRGR_TDEEV8
 (1 << 28)

	)

639 
	#HRTIM_BMTRGR_TAEEV7
 (1 << 27)

	)

642 
	#HRTIM_BMTRGR_TECMP2
 (1 << 26)

	)

645 
	#HRTIM_BMTRGR_TECMP1
 (1 << 25)

	)

648 
	#HRTIM_BMTRGR_TEREP
 (1 << 24)

	)

651 
	#HRTIM_BMTRGR_TERST
 (1 << 23)

	)

654 
	#HRTIM_BMTRGR_TDCMP2
 (1 << 22)

	)

657 
	#HRTIM_BMTRGR_TDCMP1
 (1 << 21)

	)

660 
	#HRTIM_BMTRGR_TDREP
 (1 << 20)

	)

663 
	#HRTIM_BMTRGR_TDRST
 (1 << 19)

	)

666 
	#HRTIM_BMTRGR_TCCMP2
 (1 << 18)

	)

669 
	#HRTIM_BMTRGR_TCCMP1
 (1 << 17)

	)

672 
	#HRTIM_BMTRGR_TCREP
 (1 << 16)

	)

675 
	#HRTIM_BMTRGR_TCRST
 (1 << 15)

	)

678 
	#HRTIM_BMTRGR_TBCMP2
 (1 << 14)

	)

681 
	#HRTIM_BMTRGR_TBCMP1
 (1 << 13)

	)

684 
	#HRTIM_BMTRGR_TBREP
 (1 << 12)

	)

687 
	#HRTIM_BMTRGR_TBRST
 (1 << 11)

	)

690 
	#HRTIM_BMTRGR_TACMP2
 (1 << 10)

	)

693 
	#HRTIM_BMTRGR_TACMP1
 (1 << 9)

	)

696 
	#HRTIM_BMTRGR_TAREP
 (1 << 8)

	)

699 
	#HRTIM_BMTRGR_TARST
 (1 << 7)

	)

702 
	#HRTIM_BMTRGR_MSTCMP4
 (1 << 6)

	)

705 
	#HRTIM_BMTRGR_MSTCMP3
 (1 << 5)

	)

708 
	#HRTIM_BMTRGR_MSTCMP2
 (1 << 4)

	)

711 
	#HRTIM_BMTRGR_MSTCMP1
 (1 << 3)

	)

714 
	#HRTIM_BMTRGR_MSTREP
 (1 << 2)

	)

717 
	#HRTIM_BMTRGR_MSTRST
 (1 << 1)

	)

720 
	#HRTIM_BMTRGR_SW
 (1 << 0)

	)

730 
	#HRTIM_EECR_EExFAST
(
x
Ë(1 << ((xË* 6 - 1))

	)

733 
	#HRTIM_EECR_EExSNS_SHIFT
(
x
Ë((xË* 6 - 3)

	)

734 
	#HRTIM_EECR_EExSNS_MASK
(
x
Ë(0x3 << 
	`HRTIM_EECR_EExSNS_SHIFT
(x))

	)

736 
	#HRTIM_EECR_EExSNS_LEVEL
(
x
Ë(0 << 
	`HRTIM_EECR_EExSNS_SHIFT
(x))

	)

737 
	#HRTIM_EECR_EExSNS_RISING
(
x
Ë(1 << 
	`HRTIM_EECR_EExSNS_SHIFT
(x))

	)

738 
	#HRTIM_EECR_EExSNS_FALLING
(
x
Ë(2 << 
	`HRTIM_EECR_EExSNS_SHIFT
(x))

	)

739 
	#HRTIM_EECR_EExSNS_BOTH
(
x
Ë(3 << 
	`HRTIM_EECR_EExSNS_SHIFT
(x))

	)

742 
	#HRTIM_EECR_EExPOL
 (1 << ((
x
Ë* 6 - 4))

	)

745 
	#HRTIM_EECR_EExSRC_SHIFT
(
x
Ë((xË* 6 - 6)

	)

746 
	#HRTIM_EECR_EExSRC_MASK
(
x
Ë(0x3 << 
	`HRTIM_EECR_EExSRC_SHIFT
(x))

	)

752 
	#HRTIM_EECR3_EExF_SHIFT
(
x
Ë((x - 6Ë* 4)

	)

753 
	#HRTIM_EECR3_EExF_MASK
(
x
Ë(0xF << 
	`HRTIM_EECR3_EExF_SHIFT
(x))

	)

763 
	#HRTIM_ADC1R_AD1TEPER
 (1 << 31)

	)

766 
	#HRTIM_ADC1R_AD1TEC4
 (1 << 30)

	)

769 
	#HRTIM_ADC1R_AD1TEC3
 (1 << 29)

	)

772 
	#HRTIM_ADC1R_AD1TEC2
 (1 << 28)

	)

775 
	#HRTIM_ADC1R_AD1TDPER
 (1 << 27)

	)

778 
	#HRTIM_ADC1R_AD1TDC4
 (1 << 26)

	)

781 
	#HRTIM_ADC1R_AD1TDC3
 (1 << 25)

	)

784 
	#HRTIM_ADC1R_AD1TDC2
 (1 << 24)

	)

787 
	#HRTIM_ADC1R_AD1TCPER
 (1 << 23)

	)

790 
	#HRTIM_ADC1R_AD1TCC4
 (1 << 22)

	)

793 
	#HRTIM_ADC1R_AD1TCC3
 (1 << 21)

	)

796 
	#HRTIM_ADC1R_AD1TCC2
 (1 << 20)

	)

799 
	#HRTIM_ADC1R_AD1TBRST
 (1 << 19)

	)

802 
	#HRTIM_ADC1R_AD1TBPER
 (1 << 18)

	)

805 
	#HRTIM_ADC1R_AD1TBC4
 (1 << 17)

	)

808 
	#HRTIM_ADC1R_AD1TBC3
 (1 << 16)

	)

811 
	#HRTIM_ADC1R_AD1TBC2
 (1 << 15)

	)

814 
	#HRTIM_ADC1R_AD1TARST
 (1 << 14)

	)

817 
	#HRTIM_ADC1R_AD1TAPER
 (1 << 13)

	)

820 
	#HRTIM_ADC1R_AD1TAC4
 (1 << 12)

	)

823 
	#HRTIM_ADC1R_AD1TAC3
 (1 << 11)

	)

826 
	#HRTIM_ADC1R_AD1TAC2
 (1 << 10)

	)

829 
	#HRTIM_ADC1R_AD1EEV5
 (1 << 9)

	)

832 
	#HRTIM_ADC1R_AD1EEV4
 (1 << 8)

	)

835 
	#HRTIM_ADC1R_AD1EEV3
 (1 << 7)

	)

838 
	#HRTIM_ADC1R_AD1EEV2
 (1 << 6)

	)

841 
	#HRTIM_ADC1R_AD1EEV1
 (1 << 5)

	)

844 
	#HRTIM_ADC1R_AD1MPER
 (1 << 4)

	)

847 
	#HRTIM_ADC1R_AD1MC4
 (1 << 3)

	)

850 
	#HRTIM_ADC1R_AD1MC3
 (1 << 2)

	)

853 
	#HRTIM_ADC1R_AD1MC2
 (1 << 1)

	)

856 
	#HRTIM_ADC1R_AD1MC1
 (1 << 0)

	)

866 
	#HRTIM_ADC2R_AD2TERST
 (1 << 31)

	)

869 
	#HRTIM_ADC2R_AD2TEC4
 (1 << 30)

	)

872 
	#HRTIM_ADC2R_AD2TEC3
 (1 << 29)

	)

875 
	#HRTIM_ADC2R_AD2TEC2
 (1 << 28)

	)

878 
	#HRTIM_ADC2R_AD2TDRST
 (1 << 27)

	)

881 
	#HRTIM_ADC2R_AD2TDPER
 (1 << 26)

	)

884 
	#HRTIM_ADC2R_AD2TDC4
 (1 << 25)

	)

887 
	#HRTIM_ADC2R_AD2TDC3
 (1 << 24)

	)

890 
	#HRTIM_ADC2R_AD2TDC2
 (1 << 23)

	)

893 
	#HRTIM_ADC2R_AD2TCRST
 (1 << 22)

	)

896 
	#HRTIM_ADC2R_AD2TCPER
 (1 << 21)

	)

899 
	#HRTIM_ADC2R_AD2TCC4
 (1 << 20)

	)

902 
	#HRTIM_ADC2R_AD2TCC3
 (1 << 19)

	)

905 
	#HRTIM_ADC2R_AD2TCC2
 (1 << 18)

	)

908 
	#HRTIM_ADC2R_AD2TBPER
 (1 << 17)

	)

911 
	#HRTIM_ADC2R_AD2TBC4
 (1 << 16)

	)

914 
	#HRTIM_ADC2R_AD2TBC3
 (1 << 15)

	)

917 
	#HRTIM_ADC2R_AD2TBC2
 (1 << 14)

	)

920 
	#HRTIM_ADC2R_AD2TAPER
 (1 << 13)

	)

923 
	#HRTIM_ADC2R_AD2TAC4
 (1 << 12)

	)

926 
	#HRTIM_ADC2R_AD2TAC3
 (1 << 11)

	)

929 
	#HRTIM_ADC2R_AD2TAC2
 (1 << 10)

	)

932 
	#HRTIM_ADC2R_AD2EEV10
 (1 << 9)

	)

935 
	#HRTIM_ADC2R_AD2EEV9
 (1 << 8)

	)

938 
	#HRTIM_ADC2R_AD2EEV8
 (1 << 7)

	)

941 
	#HRTIM_ADC2R_AD2EEV7
 (1 << 6)

	)

944 
	#HRTIM_ADC2R_AD2EEV6
 (1 << 5)

	)

947 
	#HRTIM_ADC2R_AD2MPER
 (1 << 4)

	)

950 
	#HRTIM_ADC2R_AD2MC4
 (1 << 3)

	)

953 
	#HRTIM_ADC2R_AD2MC3
 (1 << 2)

	)

956 
	#HRTIM_ADC2R_AD2MC2
 (1 << 1)

	)

959 
	#HRTIM_ADC2R_AD2MC1
 (1 << 0)

	)

969 
	#HRTIM_ADC3R_AD3TEPER
 (1 << 31)

	)

972 
	#HRTIM_ADC3R_AD3TEC4
 (1 << 30)

	)

975 
	#HRTIM_ADC3R_AD3TEC3
 (1 << 29)

	)

978 
	#HRTIM_ADC3R_AD3TEC2
 (1 << 28)

	)

981 
	#HRTIM_ADC3R_AD3TDPER
 (1 << 27)

	)

984 
	#HRTIM_ADC3R_AD3TDC4
 (1 << 26)

	)

987 
	#HRTIM_ADC3R_AD3TDC3
 (1 << 25)

	)

990 
	#HRTIM_ADC3R_AD3TDC2
 (1 << 24)

	)

993 
	#HRTIM_ADC3R_AD3TCPER
 (1 << 23)

	)

996 
	#HRTIM_ADC3R_AD3TCC4
 (1 << 22)

	)

999 
	#HRTIM_ADC3R_AD3TCC3
 (1 << 21)

	)

1002 
	#HRTIM_ADC3R_AD3TCC2
 (1 << 20)

	)

1005 
	#HRTIM_ADC3R_AD3TBRST
 (1 << 19)

	)

1008 
	#HRTIM_ADC3R_AD3TBPER
 (1 << 18)

	)

1011 
	#HRTIM_ADC3R_AD3TBC4
 (1 << 17)

	)

1014 
	#HRTIM_ADC3R_AD3TBC3
 (1 << 16)

	)

1017 
	#HRTIM_ADC3R_AD3TBC2
 (1 << 15)

	)

1020 
	#HRTIM_ADC3R_AD3TARST
 (1 << 14)

	)

1023 
	#HRTIM_ADC3R_AD3TAPER
 (1 << 13)

	)

1026 
	#HRTIM_ADC3R_AD3TAC4
 (1 << 12)

	)

1029 
	#HRTIM_ADC3R_AD3TAC3
 (1 << 11)

	)

1032 
	#HRTIM_ADC3R_AD3TAC2
 (1 << 10)

	)

1035 
	#HRTIM_ADC3R_AD3EEV5
 (1 << 9)

	)

1038 
	#HRTIM_ADC3R_AD3EEV4
 (1 << 8)

	)

1041 
	#HRTIM_ADC3R_AD3EEV3
 (1 << 7)

	)

1044 
	#HRTIM_ADC3R_AD3EEV2
 (1 << 6)

	)

1047 
	#HRTIM_ADC3R_AD3EEV1
 (1 << 5)

	)

1050 
	#HRTIM_ADC3R_AD3MPER
 (1 << 4)

	)

1053 
	#HRTIM_ADC3R_AD3MC4
 (1 << 3)

	)

1056 
	#HRTIM_ADC3R_AD3MC3
 (1 << 2)

	)

1059 
	#HRTIM_ADC3R_AD3MC2
 (1 << 1)

	)

1062 
	#HRTIM_ADC3R_AD3MC1
 (1 << 0)

	)

1072 
	#HRTIM_ADC4R_AD4TERST
 (1 << 31)

	)

1075 
	#HRTIM_ADC4R_AD4TEC4
 (1 << 30)

	)

1078 
	#HRTIM_ADC4R_AD4TEC3
 (1 << 29)

	)

1081 
	#HRTIM_ADC4R_AD4TEC2
 (1 << 28)

	)

1084 
	#HRTIM_ADC4R_AD4TDRST
 (1 << 27)

	)

1087 
	#HRTIM_ADC4R_AD4TDPER
 (1 << 26)

	)

1090 
	#HRTIM_ADC4R_AD4TDC4
 (1 << 25)

	)

1093 
	#HRTIM_ADC4R_AD4TDC3
 (1 << 24)

	)

1096 
	#HRTIM_ADC4R_AD4TDC2
 (1 << 23)

	)

1099 
	#HRTIM_ADC4R_AD4TCRST
 (1 << 22)

	)

1102 
	#HRTIM_ADC4R_AD4TCPER
 (1 << 21)

	)

1105 
	#HRTIM_ADC4R_AD4TCC4
 (1 << 20)

	)

1108 
	#HRTIM_ADC4R_AD4TCC3
 (1 << 19)

	)

1111 
	#HRTIM_ADC4R_AD4TCC2
 (1 << 18)

	)

1114 
	#HRTIM_ADC4R_AD4TBPER
 (1 << 17)

	)

1117 
	#HRTIM_ADC4R_AD4TBC4
 (1 << 16)

	)

1120 
	#HRTIM_ADC4R_AD4TBC3
 (1 << 15)

	)

1123 
	#HRTIM_ADC4R_AD4TBC2
 (1 << 14)

	)

1126 
	#HRTIM_ADC4R_AD4TAPER
 (1 << 13)

	)

1129 
	#HRTIM_ADC4R_AD4TAC4
 (1 << 12)

	)

1132 
	#HRTIM_ADC4R_AD4TAC3
 (1 << 11)

	)

1135 
	#HRTIM_ADC4R_AD4TAC2
 (1 << 10)

	)

1138 
	#HRTIM_ADC4R_AD4EEV10
 (1 << 9)

	)

1141 
	#HRTIM_ADC4R_AD4EEV9
 (1 << 8)

	)

1144 
	#HRTIM_ADC4R_AD4EEV8
 (1 << 7)

	)

1147 
	#HRTIM_ADC4R_AD4EEV7
 (1 << 6)

	)

1150 
	#HRTIM_ADC4R_AD4EEV6
 (1 << 5)

	)

1153 
	#HRTIM_ADC4R_AD4MPER
 (1 << 4)

	)

1156 
	#HRTIM_ADC4R_AD4MC4
 (1 << 3)

	)

1159 
	#HRTIM_ADC4R_AD4MC3
 (1 << 2)

	)

1162 
	#HRTIM_ADC4R_AD4MC2
 (1 << 1)

	)

1165 
	#HRTIM_ADC4R_AD4MC1
 (1 << 0)

	)

1175 
	#HRTIM_DLLCR_CALRTE_SHIFT
 2

	)

1176 
	#HRTIM_DLLCR_CALRTE_MASK
 (0x3 << 
HRTIM_DLLCR_CALRTE_SHIFT
)

	)

1178 
	#HRTIM_DLLCR_CALRTE_1048576
 (0 << 
HRTIM_DLLCR_CALRTE_SHIFT
)

	)

1179 
	#HRTIM_DLLCR_CALRTE_131072
 (1 << 
HRTIM_DLLCR_CALRTE_SHIFT
)

	)

1180 
	#HRTIM_DLLCR_CALRTE_16384
 (2 << 
HRTIM_DLLCR_CALRTE_SHIFT
)

	)

1181 
	#HRTIM_DLLCR_CALRTE_2048
 (3 << 
HRTIM_DLLCR_CALRTE_SHIFT
)

	)

1184 
	#HRTIM_DLLCR_CALEN
 (1 << 1)

	)

1187 
	#HRTIM_DLLCR_CAL
 (1 << 0)

	)

1197 
	#HRTIM_FLTINR1_FLTxLCK
(
x
Ë(1 << ((xË* 8 - 1))

	)

1200 
	#HRTIM_FLTINR1_FLTxF_SHIFT
(
x
Ë((xË* 8 - 5)

	)

1201 
	#HRTIM_FLTINR1_FLTxF_MASK
(
x
Ë(0x‡<< 
	`HRTIM_FLTINR1_FLTxF_SHIFT
(x))

	)

1204 
	#HRTIM_FLTINR1_FLTxSRC
(
x
Ë(1 << ((xË* 8 - 6))

	)

1207 
	#HRTIM_FLTINR1_FLTxP
(
x
Ë(1 << ((xË* 8 - 7))

	)

1210 
	#HRTIM_FLTINR1_FLTxE
(
x
Ë(1 << ((xË* 8 - 8))

	)

1220 
	#HRTIM_FLTINR2_FLTSD_SHIFT
 24

	)

1221 
	#HRTIM_FLTINR2_FLTSD_MASK
 (0x3 << 
HRTIM_FLTINR2_FLTSD_SHIFT
)

	)

1223 
	#HRTIM_FLTINR2_FLTSD_DIV1
 (0 << 
HRTIM_FLTINR2_FLTSD_SHIFT
)

	)

1224 
	#HRTIM_FLTINR2_FLTSD_DIV2
 (1 << 
HRTIM_FLTINR2_FLTSD_SHIFT
)

	)

1225 
	#HRTIM_FLTINR2_FLTSD_DIV4
 (2 << 
HRTIM_FLTINR2_FLTSD_SHIFT
)

	)

1226 
	#HRTIM_FLTINR2_FLTSD_DIV8
 (3 << 
HRTIM_FLTINR2_FLTSD_SHIFT
)

	)

1229 
	#HRTIM_FLTINR2_FLT5LCK
 (1 << 7)

	)

1232 
	#HRTIM_FLTINR2_FLT5F_SHIFT
 3

	)

1233 
	#HRTIM_FLTINR2_FLT5F_MASK
 (0x‡<< 
HRTIM_FLTINR2_FLT5F_SHIFT
)

	)

1236 
	#HRTIM_FLTINR2_FLT5SRC
 (1 << 2)

	)

1239 
	#HRTIM_FLTINR2_FLT5P
 (1 << 1)

	)

1242 
	#HRTIM_FLTINR2_FLT5E
 (1 << 0)

	)

1252 
	#HRTIM_BDMUPDR_MCMP4
 (1 << 9)

	)

1255 
	#HRTIM_BDMUPDR_MCMP3
 (1 << 8)

	)

1258 
	#HRTIM_BDMUPDR_MCMP2
 (1 << 7)

	)

1261 
	#HRTIM_BDMUPDR_MCMP1
 (1 << 6)

	)

1264 
	#HRTIM_BDMUPDR_MREP
 (1 << 5)

	)

1267 
	#HRTIM_BDMUPDR_MPER
 (1 << 4)

	)

1270 
	#HRTIM_BDMUPDR_MCNT
 (1 << 3)

	)

1273 
	#HRTIM_BDMUPDR_MDIER
 (1 << 2)

	)

1276 
	#HRTIM_BDMUPDR_MICR
 (1 << 1)

	)

1279 
	#HRTIM_BDMUPDR_MCR
 (1 << 0)

	)

1289 
	#HRTIM_BDTxUPR_TIMxFLTR
 (1 << 20)

	)

1292 
	#HRTIM_BDTxUPR_TIMxOUTR
 (1 << 19)

	)

1295 
	#HRTIM_BDTxUPR_TIMxCHPR
 (1 << 18)

	)

1298 
	#HRTIM_BDTxUPR_TIMxRSTR
 (1 << 17)

	)

1301 
	#HRTIM_BDTxUPR_TIMxEEFR2
 (1 << 16)

	)

1304 
	#HRTIM_BDTxUPR_TIMxEEFR1
 (1 << 15)

	)

1307 
	#HRTIM_BDTxUPR_TIMxRST2R
 (1 << 14)

	)

1310 
	#HRTIM_BDTxUPR_TIMxSET2R
 (1 << 13)

	)

1313 
	#HRTIM_BDTxUPR_TIMxRST1R
 (1 << 12)

	)

1316 
	#HRTIM_BDTxUPR_TIMxSET1R
 (1 << 11)

	)

1319 
	#HRTIM_BDTxUPR_TIMx_DTxR
 (1 << 10)

	)

1322 
	#HRTIM_BDTxUPR_TIMxCMP4
 (1 << 9)

	)

1325 
	#HRTIM_BDTxUPR_TIMxCMP3
 (1 << 8)

	)

1328 
	#HRTIM_BDTxUPR_TIMxCMP2
 (1 << 7)

	)

1331 
	#HRTIM_BDTxUPR_TIMxCMP1
 (1 << 6)

	)

1334 
	#HRTIM_BDTxUPR_TIMxREP
 (1 << 5)

	)

1337 
	#HRTIM_BDTxUPR_TIMxPER
 (1 << 4)

	)

1340 
	#HRTIM_BDTxUPR_TIMxCNT
 (1 << 3)

	)

1343 
	#HRTIM_BDTxUPR_TIMxDIER
 (1 << 2)

	)

1346 
	#HRTIM_BDTxUPR_TIMxICR
 (1 << 1)

	)

1349 
	#HRTIM_BDTxUPR_TIMxCR
 (1 << 0)

	)

1359 
	#HRTIM_MCR_BRSTDMA_SHIFT
 30

	)

1360 
	#HRTIM_MCR_BRSTDMA_MASK
 (0x3 << 
HRTIM_MCR_BRSTDMA_SHIFT
)

	)

1362 
	#HRTIM_MCR_BRSTDMA_INDEP
 (0 << 
HRTIM_MCR_BRSTDMA_SHIFT
)

	)

1363 
	#HRTIM_MCR_BRSTDMA_COMPL
 (1 << 
HRTIM_MCR_BRSTDMA_SHIFT
)

	)

1364 
	#HRTIM_MCR_BRSTDMA_ROLLOVR
 (2 << 
HRTIM_MCR_BRSTDMA_SHIFT
)

	)

1367 
	#HRTIM_MCR_MREPU
 (1 << 29)

	)

1370 
	#HRTIM_MCR_PREEN
 (1 << 27)

	)

1373 
	#HRTIM_MCR_DACSYNC_SHIFT
 25

	)

1374 
	#HRTIM_MCR_DACSYNC_MASK
 (0x3 << 
HRTIM_MCR_DACSYNC_SHIFT
)

	)

1377 
	#HRTIM_MCR_TECEN
 (1 << 21)

	)

1380 
	#HRTIM_MCR_TDCEN
 (1 << 20)

	)

1383 
	#HRTIM_MCR_TCCEN
 (1 << 19)

	)

1386 
	#HRTIM_MCR_TBCEN
 (1 << 18)

	)

1389 
	#HRTIM_MCR_TACEN
 (1 << 17)

	)

1392 
	#HRTIM_MCR_MCEN
 (1 << 16)

	)

1395 
	#HRTIM_MCR_SYNC_SRC_SHIFT
 14

	)

1396 
	#HRTIM_MCR_SYNC_SRC_MASK
 (0x3 << 
HRTIM_MCR_SYNC_SRC_SHIFT
)

	)

1398 
	#HRTIM_MCR_SYNC_SRC_MSTART
 (0 << 
HRTIM_MCR_SYNC_SRC_SHIFT
)

	)

1399 
	#HRTIM_MCR_SYNC_SRC_MCMP1
 (1 << 
HRTIM_MCR_SYNC_SRC_SHIFT
)

	)

1400 
	#HRTIM_MCR_SYNC_SRC_TIMA_START
 (2 << 
HRTIM_MCR_SYNC_SRC_SHIFT
)

	)

1401 
	#HRTIM_MCR_SYNC_SRC_TIMA_CMP1
 (3 << 
HRTIM_MCR_SYNC_SRC_SHIFT
)

	)

1404 
	#HRTIM_MCR_SYNC_OUT_SHIFT
 12

	)

1405 
	#HRTIM_MCR_SYNC_OUT_MASK
 (0x3 << 
HRTIM_MCR_SYNC_OUT_SHIFT
)

	)

1407 
	#HRTIM_MCR_SYNC_OUT_DISABLE
 (0 << 
HRTIM_MCR_SYNC_OUT_SHIFT
)

	)

1408 
	#HRTIM_MCR_SYNC_OUT_POS
 (2 << 
HRTIM_MCR_SYNC_OUT_SHIFT
)

	)

1409 
	#HRTIM_MCR_SYNC_OUT_NEG
 (3 << 
HRTIM_MCR_SYNC_OUT_SHIFT
)

	)

1412 
	#HRTIM_MCR_SYNCSTRTM
 (1 << 11)

	)

1415 
	#HRTIM_MCR_SYNCRSTM
 (1 << 10)

	)

1418 
	#HRTIM_MCR_SYNC_IN_SHIFT
 8

	)

1419 
	#HRTIM_MCR_SYNC_IN_MASK
 (0x3 << 
HRTIM_MCR_SYNC_IN_SHIFT
)

	)

1421 
	#HRTIM_MCR_SYNC_IN_DISABLE
 (0 << 
HRTIM_MCR_SYNC_IN_SHIFT
)

	)

1422 
	#HRTIM_MCR_SYNC_IN_INT
 (1 << 
HRTIM_MCR_SYNC_IN_SHIFT
)

	)

1423 
	#HRTIM_MCR_SYNC_IN_EXT
 (2 << 
HRTIM_MCR_SYNC_IN_SHIFT
)

	)

1426 
	#HRTIM_MCR_HALF
 (1 << 5)

	)

1429 
	#HRTIM_MCR_RETRIG
 (1 << 4)

	)

1432 
	#HRTIM_MCR_CONT
 (1 << 3)

	)

1435 
	#HRTIM_MCR_CK_PSC_SHIFT
 0

	)

1436 
	#HRTIM_MCR_CK_PSC_MASK
 (0x7 << 
HRTIM_MCR_CK_PSC_SHIFT
)

	)

1446 
	#HRTIM_MISR_MUPD
 (1 << 6)

	)

1449 
	#HRTIM_MISR_SYNC
 (1 << 5)

	)

1452 
	#HRTIM_MISR_MREP
 (1 << 4)

	)

1455 
	#HRTIM_MISR_MCMP4
 (1 << 3)

	)

1458 
	#HRTIM_MISR_MCMP3
 (1 << 2)

	)

1461 
	#HRTIM_MISR_MCMP2
 (1 << 1)

	)

1464 
	#HRTIM_MISR_MCMP1
 (1 << 0)

	)

1474 
	#HRTIM_MICR_MUPDC
 (1 << 6)

	)

1477 
	#HRTIM_MICR_SYNCC
 (1 << 5)

	)

1480 
	#HRTIM_MICR_MREPC
 (1 << 4)

	)

1483 
	#HRTIM_MICR_MCMP4C
 (1 << 3)

	)

1486 
	#HRTIM_MICR_MCMP3C
 (1 << 2)

	)

1489 
	#HRTIM_MICR_MCMP2C
 (1 << 1)

	)

1492 
	#HRTIM_MICR_MCMP1C
 (1 << 0)

	)

1502 
	#HRTIM_MDIER_MUPDDE
 (1 << 22)

	)

1505 
	#HRTIM_MDIER_SYNCDE
 (1 << 21)

	)

1508 
	#HRTIM_MDIER_MREPDE
 (1 << 20)

	)

1511 
	#HRTIM_MDIER_MCMP4DE
 (1 << 19)

	)

1514 
	#HRTIM_MDIER_MCMP3DE
 (1 << 18)

	)

1517 
	#HRTIM_MDIER_MCMP2DE
 (1 << 17)

	)

1520 
	#HRTIM_MDIER_MCMP1DE
 (1 << 16)

	)

1523 
	#HRTIM_MDIER_MUPDIE
 (1 << 6)

	)

1526 
	#HRTIM_MDIER_SYNCIE
 (1 << 5)

	)

1529 
	#HRTIM_MDIER_MREPIE
 (1 << 4)

	)

1532 
	#HRTIM_MDIER_MCMP4IE
 (1 << 3)

	)

1535 
	#HRTIM_MDIER_MCMP3IE
 (1 << 2)

	)

1538 
	#HRTIM_MDIER_MCMP2IE
 (1 << 1)

	)

1541 
	#HRTIM_MDIER_MCMP1IE
 (1 << 0)

	)

1551 
	#HRTIM_TIMx_CR_UPDGAT_SHIFT
 28

	)

1552 
	#HRTIM_TIMx_CR_UPDGAT_MASK
 (0x‡<< 
HRTIM_TIMx_CR_UPDGAT_SHIFT
)

	)

1554 
	#HRTIM_TIMx_CR_UPDGAT_INDEP
 (0 << 
HRTIM_TIMx_CR_UPDGAT_SHIFT
)

	)

1555 
	#HRTIM_TIMx_CR_UPDGAT_DMA
 (1 << 
HRTIM_TIMx_CR_UPDGAT_SHIFT
)

	)

1556 
	#HRTIM_TIMx_CR_UPDGAT_DMA_POST
 (2 << 
HRTIM_TIMx_CR_UPDGAT_SHIFT
)

	)

1557 
	#HRTIM_TIMx_CR_UPDGAT_IN1
 (3 << 
HRTIM_TIMx_CR_UPDGAT_SHIFT
)

	)

1558 
	#HRTIM_TIMx_CR_UPDGAT_IN2
 (4 << 
HRTIM_TIMx_CR_UPDGAT_SHIFT
)

	)

1559 
	#HRTIM_TIMx_CR_UPDGAT_IN3
 (5 << 
HRTIM_TIMx_CR_UPDGAT_SHIFT
)

	)

1560 
	#HRTIM_TIMx_CR_UPDGAT_IN1_POST
 (6 << 
HRTIM_TIMx_CR_UPDGAT_SHIFT
)

	)

1561 
	#HRTIM_TIMx_CR_UPDGAT_IN2_POST
 (7 << 
HRTIM_TIMx_CR_UPDGAT_SHIFT
)

	)

1562 
	#HRTIM_TIMx_CR_UPDGAT_IN3_POST
 (8 << 
HRTIM_TIMx_CR_UPDGAT_SHIFT
)

	)

1565 
	#HRTIM_TIMx_CR_PREEN
 (1 << 27)

	)

1568 
	#HRTIM_TIMx_CR_DACSYNC_SHIFT
 25

	)

1569 
	#HRTIM_TIMx_CR_DACSYNC_MASK
 (0x3 << 
HRTIM_TIMx_CR_DACSYNC_SHIFT
)

	)

1571 
	#HRTIM_TIMx_CR_DACSYNC_NONE
 (0 << 
HRTIM_TIMx_CR_DACSYNC_SHIFT
)

	)

1572 
	#HRTIM_TIMx_CR_DACSYNC_1
 (1 << 
HRTIM_TIMx_CR_DACSYNC_SHIFT
)

	)

1573 
	#HRTIM_TIMx_CR_DACSYNC_2
 (2 << 
HRTIM_TIMx_CR_DACSYNC_SHIFT
)

	)

1574 
	#HRTIM_TIMx_CR_DACSYNC_3
 (3 << 
HRTIM_TIMx_CR_DACSYNC_SHIFT
)

	)

1577 
	#HRTIM_TIMx_CR_MSTU
 (1 << 24)

	)

1580 
	#HRTIM_TIMx_CR_TEU
 (1 << 23)

	)

1583 
	#HRTIM_TIMx_CR_TDU
 (1 << 22)

	)

1586 
	#HRTIM_TIMx_CR_TCU
 (1 << 21)

	)

1589 
	#HRTIM_TIMx_CR_TBU
 (1 << 20)

	)

1592 
	#HRTIM_TIMx_CR_TxRSTU
 (1 << 18)

	)

1595 
	#HRTIM_TIMx_CR_TxREPU
 (1 << 17)

	)

1598 
	#HRTIM_TIMx_CR_DELCMP4_SHIFT
 14

	)

1599 
	#HRTIM_TIMx_CR_DELCMP4_MASK
 (0x3 << 
HRTIM_TIMx_CR_DELCMP4_SHIFT
)

	)

1601 
	#HRTIM_TIMx_CR_DELCMP4_ALWAYS
 (0 << 
HRTIM_TIMx_CR_DELCMP4_SHIFT
)

	)

1602 
	#HRTIM_TIMx_CR_DELCMP4_CAP2
 (1 << 
HRTIM_TIMx_CR_DELCMP4_SHIFT
)

	)

1603 
	#HRTIM_TIMx_CR_DELCMP4_CAP2_COMP1
 (2 << 
HRTIM_TIMx_CR_DELCMP4_SHIFT
)

	)

1604 
	#HRTIM_TIMx_CR_DELCMP4_CAP2_COMP3
 (3 << 
HRTIM_TIMx_CR_DELCMP4_SHIFT
)

	)

1607 
	#HRTIM_TIMx_CR_DELCMP2_SHIFT
 12

	)

1608 
	#HRTIM_TIMx_CR_DELCMP2_MASK
 (0x3 << 
HRTIM_TIMx_CR_DELCMP2_SHIFT
)

	)

1610 
	#HRTIM_TIMx_CR_DELCMP2_ALWAYS
 (0x << 
HRTIM_TIMx_CR_DELCMP2_SHIFT
)

	)

1611 
	#HRTIM_TIMx_CR_DELCMP2_CAP1
 (0x << 
HRTIM_TIMx_CR_DELCMP2_SHIFT
)

	)

1612 
	#HRTIM_TIMx_CR_DELCMP2_CAP1_COMP1
 (0x << 
HRTIM_TIMx_CR_DELCMP2_SHIFT
)

	)

1613 
	#HRTIM_TIMx_CR_DELCMP2_CAP1_COMP3
 (0x << 
HRTIM_TIMx_CR_DELCMP2_SHIFT
)

	)

1616 
	#HRTIM_TIMx_CR_SYNCSTRTx
 (1 << 11)

	)

1619 
	#HRTIM_TIMx_CR_SYNCRSTx
 (1 << 10)

	)

1622 
	#HRTIM_TIMx_CR_PSHPLL
 (1 << 6)

	)

1625 
	#HRTIM_TIMx_CR_HALF
 (1 << 5)

	)

1628 
	#HRTIM_TIMx_CR_RETRIG
 (1 << 4)

	)

1631 
	#HRTIM_TIMx_CR_CONT
 (1 << 3)

	)

1634 
	#HRTIM_TIMx_CR_CK_PSCx_SHIFT
 0

	)

1635 
	#HRTIM_TIMx_CR_CK_PSCx_MASK
 (0x7 << 
HRTIM_TIMx_CR_CK_PSCx_SHIFT
)

	)

1645 
	#HRTIM_TIMx_ISR_O2STAT
 (1 << 19)

	)

1648 
	#HRTIM_TIMx_ISR_O1STAT
 (1 << 18)

	)

1651 
	#HRTIM_TIMx_ISR_IPPSTAT
 (1 << 17)

	)

1654 
	#HRTIM_TIMx_ISR_CPPSTAT
 (1 << 16)

	)

1657 
	#HRTIM_TIMx_ISR_DLYPRT
 (1 << 14)

	)

1660 
	#HRTIM_TIMx_ISR_RST
 (1 << 13)

	)

1663 
	#HRTIM_TIMx_ISR_RSTx2
 (1 << 12)

	)

1666 
	#HRTIM_TIMx_ISR_SETx2
 (1 << 11)

	)

1669 
	#HRTIM_TIMx_ISR_RSTx1
 (1 << 10)

	)

1672 
	#HRTIM_TIMx_ISR_SETx1
 (1 << 9)

	)

1675 
	#HRTIM_TIMx_ISR_CPT2
 (1 << 8)

	)

1678 
	#HRTIM_TIMx_ISR_CPT1
 (1 << 7)

	)

1681 
	#HRTIM_TIMx_ISR_UPD
 (1 << 6)

	)

1684 
	#HRTIM_TIMx_ISR_REP
 (1 << 4)

	)

1687 
	#HRTIM_TIMx_ISR_CMP4
 (1 << 3)

	)

1690 
	#HRTIM_TIMx_ISR_CMP3
 (1 << 2)

	)

1693 
	#HRTIM_TIMx_ISR_CMP2
 (1 << 1)

	)

1696 
	#HRTIM_TIMx_ISR_CMP1
 (1 << 0)

	)

1706 
	#HRTIM_TIMx_ICR_DLYPRTC
 (1 << 14)

	)

1709 
	#HRTIM_TIMx_ICR_RSTC
 (1 << 13)

	)

1712 
	#HRTIM_TIMx_ICR_RSTx2C
 (1 << 12)

	)

1715 
	#HRTIM_TIMx_ICR_SET2xC
 (1 << 11)

	)

1718 
	#HRTIM_TIMx_ICR_RSTx1C
 (1 << 10)

	)

1721 
	#HRTIM_TIMx_ICR_SET1xC
 (1 << 9)

	)

1724 
	#HRTIM_TIMx_ICR_CPT2C
 (1 << 8)

	)

1727 
	#HRTIM_TIMx_ICR_CPT1C
 (1 << 7)

	)

1730 
	#HRTIM_TIMx_ICR_UPDC
 (1 << 6)

	)

1733 
	#HRTIM_TIMx_ICR_REPC
 (1 << 4)

	)

1736 
	#HRTIM_TIMx_ICR_CMP4C
 (1 << 3)

	)

1739 
	#HRTIM_TIMx_ICR_CMP3C
 (1 << 2)

	)

1742 
	#HRTIM_TIMx_ICR_CMP2C
 (1 << 1)

	)

1745 
	#HRTIM_TIMx_ICR_CMP1C
 (1 << 0)

	)

1755 
	#HRTIM_TIMx_DIER_DLYPRTDE
 (1 << 30)

	)

1758 
	#HRTIM_TIMx_DIER_RSTDE
 (1 << 29)

	)

1761 
	#HRTIM_TIMx_DIER_RSTx2DE
 (1 << 28)

	)

1764 
	#HRTIM_TIMx_DIER_SETx2DE
 (1 << 27)

	)

1767 
	#HRTIM_TIMx_DIER_RSTx1DE
 (1 << 26)

	)

1770 
	#HRTIM_TIMx_DIER_SET1xDE
 (1 << 25)

	)

1773 
	#HRTIM_TIMx_DIER_CPT2DE
 (1 << 24)

	)

1776 
	#HRTIM_TIMx_DIER_CPT1DE
 (1 << 23)

	)

1779 
	#HRTIM_TIMx_DIER_UPDDE
 (1 << 22)

	)

1782 
	#HRTIM_TIMx_DIER_REPDE
 (1 << 20)

	)

1785 
	#HRTIM_TIMx_DIER_CMP4DE
 (1 << 19)

	)

1788 
	#HRTIM_TIMx_DIER_CMP3DE
 (1 << 18)

	)

1791 
	#HRTIM_TIMx_DIER_CMP2DE
 (1 << 17)

	)

1794 
	#HRTIM_TIMx_DIER_CMP1DE
 (1 << 16)

	)

1797 
	#HRTIM_TIMx_DIER_DLYPRTIE
 (1 << 14)

	)

1800 
	#HRTIM_TIMx_DIER_RSTIE
 (1 << 13)

	)

1803 
	#HRTIM_TIMx_DIER_RSTx2IE
 (1 << 12)

	)

1806 
	#HRTIM_TIMx_DIER_SETx2IE
 (1 << 11)

	)

1809 
	#HRTIM_TIMx_DIER_RSTx1IE
 (1 << 10)

	)

1812 
	#HRTIM_TIMx_DIER_SET1xIE
 (1 << 9)

	)

1815 
	#HRTIM_TIMx_DIER_CPT2IE
 (1 << 8)

	)

1818 
	#HRTIM_TIMx_DIER_CPT1IE
 (1 << 7)

	)

1821 
	#HRTIM_TIMx_DIER_UPDIE
 (1 << 6)

	)

1824 
	#HRTIM_TIMx_DIER_REPIE
 (1 << 4)

	)

1827 
	#HRTIM_TIMx_DIER_CMP4IE
 (1 << 3)

	)

1830 
	#HRTIM_TIMx_DIER_CMP3IE
 (1 << 2)

	)

1833 
	#HRTIM_TIMx_DIER_CMP2IE
 (1 << 1)

	)

1836 
	#HRTIM_TIMx_DIER_CMP1IE
 (1 << 0)

	)

1846 
	#HRTIM_TIMx_CMP1C_REPx_SHIFT
 16

	)

1847 
	#HRTIM_TIMx_CMP1C_REPx_MASK
 (0xf‡<< 
HRTIM_TIMx_CMP1C_REPx_SHIFT
)

	)

1850 
	#HRTIM_TIMx_CMP1C_CMP1x_SHIFT
 0

	)

1851 
	#HRTIM_TIMx_CMP1C_CMP1x_MASK
 (0xfff‡<< 
HRTIM_TIMx_CMP1C_CMP1x_SHIFT
)

	)

1861 
	#HRTIM_TIMx_DT_DTFLKx
 (1 << 31)

	)

1864 
	#HRTIM_TIMx_DT_DTFSLKx
 (1 << 30)

	)

1867 
	#HRTIM_TIMx_DT_SDTFx
 (1 << 25)

	)

1870 
	#HRTIM_TIMx_DT_DTFx_SHIFT
 16

	)

1871 
	#HRTIM_TIMx_DT_DTFx_MASK
 (0x1f‡<< 
HRTIM_TIMx_DT_DTFx_SHIFT
)

	)

1874 
	#HRTIM_TIMx_DT_DTRLKx
 (1 << 15)

	)

1877 
	#HRTIM_TIMx_DT_DTRSLKx
 (1 << 14)

	)

1880 
	#HRTIM_TIMx_DT_DTPRSC_SHIFT
 10

	)

1881 
	#HRTIM_TIMx_DT_DTPRSC_MASK
 (0x7 << 
HRTIM_TIMx_DT_DTPRSC_SHIFT
)

	)

1884 
	#HRTIM_TIMx_DT_SDTRx
 (1 << 9)

	)

1887 
	#HRTIM_TIMx_DT_DTRx_SHIFT
 0

	)

1888 
	#HRTIM_TIMx_DT_DTRx_MASK
 (0x1f‡<< 
HRTIM_TIMx_DT_DTRx_SHIFT
)

	)

1898 
	#HRTIM_TIMx_SETy_UPDATE
 (1 << 31)

	)

1901 
	#HRTIM_TIMx_SETy_EXTEVNT10
 (1 << 30)

	)

1904 
	#HRTIM_TIMx_SETy_EXTEVNT9
 (1 << 29)

	)

1907 
	#HRTIM_TIMx_SETy_EXTEVNT8
 (1 << 28)

	)

1910 
	#HRTIM_TIMx_SETy_EXTEVNT7
 (1 << 27)

	)

1913 
	#HRTIM_TIMx_SETy_EXTEVNT6
 (1 << 26)

	)

1916 
	#HRTIM_TIMx_SETy_EXTEVNT5
 (1 << 25)

	)

1919 
	#HRTIM_TIMx_SETy_EXTEVNT4
 (1 << 24)

	)

1922 
	#HRTIM_TIMx_SETy_EXTEVNT3
 (1 << 23)

	)

1925 
	#HRTIM_TIMx_SETy_EXTEVNT2
 (1 << 22)

	)

1928 
	#HRTIM_TIMx_SETy_EXTEVNT1
 (1 << 21)

	)

1931 
	#HRTIM_TIMx_SETy_TIMEVNT9
 (1 << 20)

	)

1934 
	#HRTIM_TIMx_SETy_TIMEVNT8
 (1 << 19)

	)

1937 
	#HRTIM_TIMx_SETy_TIMEVNT7
 (1 << 18)

	)

1940 
	#HRTIM_TIMx_SETy_TIMEVNT6
 (1 << 17)

	)

1943 
	#HRTIM_TIMx_SETy_TIMEVNT5
 (1 << 16)

	)

1946 
	#HRTIM_TIMx_SETy_TIMEVNT4
 (1 << 15)

	)

1949 
	#HRTIM_TIMx_SETy_TIMEVNT3
 (1 << 14)

	)

1952 
	#HRTIM_TIMx_SETy_TIMEVNT2
 (1 << 13)

	)

1955 
	#HRTIM_TIMx_SETy_TIMEVNT1
 (1 << 12)

	)

1958 
	#HRTIM_TIMx_SETy_MSTCMP4
 (1 << 11)

	)

1961 
	#HRTIM_TIMx_SETy_MSTCMP3
 (1 << 10)

	)

1964 
	#HRTIM_TIMx_SETy_MSTCMP2
 (1 << 9)

	)

1967 
	#HRTIM_TIMx_SETy_MSTCMP1
 (1 << 8)

	)

1970 
	#HRTIM_TIMx_SETy_MSTPER
 (1 << 7)

	)

1973 
	#HRTIM_TIMx_SETy_CMP4
 (1 << 6)

	)

1976 
	#HRTIM_TIMx_SETy_CMP3
 (1 << 5)

	)

1979 
	#HRTIM_TIMx_SETy_CMP2
 (1 << 4)

	)

1982 
	#HRTIM_TIMx_SETy_CMP1
 (1 << 3)

	)

1985 
	#HRTIM_TIMx_SETy_PER
 (1 << 2)

	)

1988 
	#HRTIM_TIMx_SETy_RESYNC
 (1 << 1)

	)

1991 
	#HRTIM_TIMx_SETy_SST
 (1 << 0)

	)

2001 
	#HRTIM_TIMx_RSTy_UPDATE
 (1 << 31)

	)

2004 
	#HRTIM_TIMx_RSTy_EXTEVNT10
 (1 << 30)

	)

2007 
	#HRTIM_TIMx_RSTy_EXTEVNT9
 (1 << 29)

	)

2010 
	#HRTIM_TIMx_RSTy_EXTEVNT8
 (1 << 28)

	)

2013 
	#HRTIM_TIMx_RSTy_EXTEVNT7
 (1 << 27)

	)

2016 
	#HRTIM_TIMx_RSTy_EXTEVNT6
 (1 << 26)

	)

2019 
	#HRTIM_TIMx_RSTy_EXTEVNT5
 (1 << 25)

	)

2022 
	#HRTIM_TIMx_RSTy_EXTEVNT4
 (1 << 24)

	)

2025 
	#HRTIM_TIMx_RSTy_EXTEVNT3
 (1 << 23)

	)

2028 
	#HRTIM_TIMx_RSTy_EXTEVNT2
 (1 << 22)

	)

2031 
	#HRTIM_TIMx_RSTy_EXTEVNT1
 (1 << 21)

	)

2034 
	#HRTIM_TIMx_RSTy_TIMEVNT9
 (1 << 20)

	)

2037 
	#HRTIM_TIMx_RSTy_TIMEVNT8
 (1 << 19)

	)

2040 
	#HRTIM_TIMx_RSTy_TIMEVNT7
 (1 << 18)

	)

2043 
	#HRTIM_TIMx_RSTy_TIMEVNT6
 (1 << 17)

	)

2046 
	#HRTIM_TIMx_RSTy_TIMEVNT5
 (1 << 16)

	)

2049 
	#HRTIM_TIMx_RSTy_TIMEVNT4
 (1 << 15)

	)

2052 
	#HRTIM_TIMx_RSTy_TIMEVNT3
 (1 << 14)

	)

2055 
	#HRTIM_TIMx_RSTy_TIMEVNT2
 (1 << 13)

	)

2058 
	#HRTIM_TIMx_RSTy_TIMEVNT1
 (1 << 12)

	)

2061 
	#HRTIM_TIMx_RSTy_MSTCMP4
 (1 << 11)

	)

2064 
	#HRTIM_TIMx_RSTy_MSTCMP3
 (1 << 10)

	)

2067 
	#HRTIM_TIMx_RSTy_MSTCMP2
 (1 << 9)

	)

2070 
	#HRTIM_TIMx_RSTy_MSTCMP1
 (1 << 8)

	)

2073 
	#HRTIM_TIMx_RSTy_MSTPER
 (1 << 7)

	)

2076 
	#HRTIM_TIMx_RSTy_CMP4
 (1 << 6)

	)

2079 
	#HRTIM_TIMx_RSTy_CMP3
 (1 << 5)

	)

2082 
	#HRTIM_TIMx_RSTy_CMP2
 (1 << 4)

	)

2085 
	#HRTIM_TIMx_RSTy_CMP1
 (1 << 3)

	)

2088 
	#HRTIM_TIMx_RSTy_PER
 (1 << 2)

	)

2091 
	#HRTIM_TIMx_RSTy_RESYNC
 (1 << 1)

	)

2094 
	#HRTIM_TIMx_RSTy_SRT
 (1 << 0)

	)

2104 
	#HRTIM_TIMx_EEF1_EExFLTR_SHIFT
(
x
Ë((xË* 6 - 5)

	)

2105 
	#HRTIM_TIMx_EEF1_EExFLTR_MASK
(
x
Ë(0x‡<< 
	`HRTIM_TIMx_EEF1_EExFLTR_SHIFT
(x))

	)

2107 
	#HRTIM_TIMx_EEF1_EExFLTR_NONE
(
x
Ë–0 << 
	`HRTIM_TIMx_EEF1_EExFLTR_SHIFT
(x))

	)

2108 
	#HRTIM_TIMx_EEF1_EExFLTR_CMP1
(
x
Ë–1 << 
	`HRTIM_TIMx_EEF1_EExFLTR_SHIFT
(x))

	)

2109 
	#HRTIM_TIMx_EEF1_EExFLTR_CMP2
(
x
Ë–2 << 
	`HRTIM_TIMx_EEF1_EExFLTR_SHIFT
(x))

	)

2110 
	#HRTIM_TIMx_EEF1_EExFLTR_CMP3
(
x
Ë–3 << 
	`HRTIM_TIMx_EEF1_EExFLTR_SHIFT
(x))

	)

2111 
	#HRTIM_TIMx_EEF1_EExFLTR_CMP4
(
x
Ë–4 << 
	`HRTIM_TIMx_EEF1_EExFLTR_SHIFT
(x))

	)

2112 
	#HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR1
(
x
Ë–5 << 
	`HRTIM_TIMx_EEF1_EExFLTR_SHIFT
(x))

	)

2113 
	#HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR2
(
x
Ë–6 << 
	`HRTIM_TIMx_EEF1_EExFLTR_SHIFT
(x))

	)

2114 
	#HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR3
(
x
Ë–7 << 
	`HRTIM_TIMx_EEF1_EExFLTR_SHIFT
(x))

	)

2115 
	#HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR4
(
x
Ë–8 << 
	`HRTIM_TIMx_EEF1_EExFLTR_SHIFT
(x))

	)

2116 
	#HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR5
(
x
Ë–9 << 
	`HRTIM_TIMx_EEF1_EExFLTR_SHIFT
(x))

	)

2117 
	#HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR6
(
x
Ë(10 << 
	`HRTIM_TIMx_EEF1_EExFLTR_SHIFT
(x))

	)

2118 
	#HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR7
(
x
Ë(11 << 
	`HRTIM_TIMx_EEF1_EExFLTR_SHIFT
(x))

	)

2119 
	#HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR8
(
x
Ë(12 << 
	`HRTIM_TIMx_EEF1_EExFLTR_SHIFT
(x))

	)

2120 
	#HRTIM_TIMx_EEF1_EExFLTR_WND_CMP2
(
x
Ë(13 << 
	`HRTIM_TIMx_EEF1_EExFLTR_SHIFT
(x))

	)

2121 
	#HRTIM_TIMx_EEF1_EExFLTR_WND_CMP3
(
x
Ë(14 << 
	`HRTIM_TIMx_EEF1_EExFLTR_SHIFT
(x))

	)

2122 
	#HRTIM_TIMx_EEF1_EExFLTR_TIMWIN
(
x
Ë(15 << 
	`HRTIM_TIMx_EEF1_EExFLTR_SHIFT
(x))

	)

2125 
	#HRTIM_TIMx_EEF1_EExLTCH
 (1 << ((
x
Ë* 6 - 6))

	)

2135 
	#HRTIM_TIMx_EEF2_EExFLTR_SHIFT
(
x
Ë(((xË- 6Ë* 6 + 1)

	)

2136 
	#HRTIM_TIMx_EEF2_EExFLTR_MASK
(
x
Ë(0x‡<< 
	`HRTIM_TIMx_EEF2_EExFLTR_SHIFT
(x))

	)

2138 
	#HRTIM_TIMx_EEF2_EExFLTR_NONE
(
x
Ë–0 << 
	`HRTIM_TIMx_EEF2_EExFLTR_SHIFT
(x))

	)

2139 
	#HRTIM_TIMx_EEF2_EExFLTR_CMP1
(
x
Ë–1 << 
	`HRTIM_TIMx_EEF2_EExFLTR_SHIFT
(x))

	)

2140 
	#HRTIM_TIMx_EEF2_EExFLTR_CMP2
(
x
Ë–2 << 
	`HRTIM_TIMx_EEF2_EExFLTR_SHIFT
(x))

	)

2141 
	#HRTIM_TIMx_EEF2_EExFLTR_CMP3
(
x
Ë–3 << 
	`HRTIM_TIMx_EEF2_EExFLTR_SHIFT
(x))

	)

2142 
	#HRTIM_TIMx_EEF2_EExFLTR_CMP4
(
x
Ë–4 << 
	`HRTIM_TIMx_EEF2_EExFLTR_SHIFT
(x))

	)

2143 
	#HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR1
(
x
Ë–5 << 
	`HRTIM_TIMx_EEF2_EExFLTR_SHIFT
(x))

	)

2144 
	#HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR2
(
x
Ë–6 << 
	`HRTIM_TIMx_EEF2_EExFLTR_SHIFT
(x))

	)

2145 
	#HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR3
(
x
Ë–7 << 
	`HRTIM_TIMx_EEF2_EExFLTR_SHIFT
(x))

	)

2146 
	#HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR4
(
x
Ë–8 << 
	`HRTIM_TIMx_EEF2_EExFLTR_SHIFT
(x))

	)

2147 
	#HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR5
(
x
Ë–9 << 
	`HRTIM_TIMx_EEF2_EExFLTR_SHIFT
(x))

	)

2148 
	#HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR6
(
x
Ë(10 << 
	`HRTIM_TIMx_EEF2_EExFLTR_SHIFT
(x))

	)

2149 
	#HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR7
(
x
Ë(11 << 
	`HRTIM_TIMx_EEF2_EExFLTR_SHIFT
(x))

	)

2150 
	#HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR8
(
x
Ë(12 << 
	`HRTIM_TIMx_EEF2_EExFLTR_SHIFT
(x))

	)

2151 
	#HRTIM_TIMx_EEF2_EExFLTR_WND_CMP2
(
x
Ë(13 << 
	`HRTIM_TIMx_EEF2_EExFLTR_SHIFT
(x))

	)

2152 
	#HRTIM_TIMx_EEF2_EExFLTR_WND_CMP3
(
x
Ë(14 << 
	`HRTIM_TIMx_EEF2_EExFLTR_SHIFT
(x))

	)

2153 
	#HRTIM_TIMx_EEF2_EExFLTR_TIMWIN
(
x
Ë(15 << 
	`HRTIM_TIMx_EEF2_EExFLTR_SHIFT
(x))

	)

2156 
	#HRTIM_TIMx_EEF2_EExLTCH
 (1 << (((
x
Ë- 6Ë* 6))

	)

2172 
	#HRTIM_TIMA_RST_TIMECMP4
 (1 << 30)

	)

2175 
	#HRTIM_TIMA_RST_TIMECMP2
 (1 << 29)

	)

2178 
	#HRTIM_TIMA_RST_TIMECMP1
 (1 << 28)

	)

2181 
	#HRTIM_TIMA_RST_TIMDCMP4
 (1 << 27)

	)

2184 
	#HRTIM_TIMA_RST_TIMDCMP2
 (1 << 26)

	)

2187 
	#HRTIM_TIMA_RST_TIMDCMP1
 (1 << 25)

	)

2190 
	#HRTIM_TIMA_RST_TIMCCMP4
 (1 << 24)

	)

2193 
	#HRTIM_TIMA_RST_TIMCCMP2
 (1 << 23)

	)

2196 
	#HRTIM_TIMA_RST_TIMCCMP1
 (1 << 22)

	)

2199 
	#HRTIM_TIMA_RST_TIMBCMP4
 (1 << 21)

	)

2202 
	#HRTIM_TIMA_RST_TIMBCMP2
 (1 << 20)

	)

2205 
	#HRTIM_TIMA_RST_TIMBCMP1
 (1 << 19)

	)

2208 
	#HRTIM_TIMA_RST_EXTEVNT10
 (1 << 18)

	)

2211 
	#HRTIM_TIMA_RST_EXTEVNT9
 (1 << 17)

	)

2214 
	#HRTIM_TIMA_RST_EXTEVNT8
 (1 << 16)

	)

2217 
	#HRTIM_TIMA_RST_EXTEVNT7
 (1 << 15)

	)

2220 
	#HRTIM_TIMA_RST_EXTEVNT6
 (1 << 14)

	)

2223 
	#HRTIM_TIMA_RST_EXTEVNT5
 (1 << 13)

	)

2226 
	#HRTIM_TIMA_RST_EXTEVNT4
 (1 << 12)

	)

2229 
	#HRTIM_TIMA_RST_EXTEVNT3
 (1 << 11)

	)

2232 
	#HRTIM_TIMA_RST_EXTEVNT2
 (1 << 10)

	)

2235 
	#HRTIM_TIMA_RST_EXTEVNT1
 (1 << 9)

	)

2238 
	#HRTIM_TIMA_RST_MSTCMP4
 (1 << 8)

	)

2241 
	#HRTIM_TIMA_RST_MSTCMP3
 (1 << 7)

	)

2244 
	#HRTIM_TIMA_RST_MSTCMP2
 (1 << 6)

	)

2247 
	#HRTIM_TIMA_RST_MSTCMP1
 (1 << 5)

	)

2250 
	#HRTIM_TIMA_RST_MSTPER
 (1 << 4)

	)

2253 
	#HRTIM_TIMA_RST_CMP4
 (1 << 3)

	)

2256 
	#HRTIM_TIMA_RST_CMP2
 (1 << 2)

	)

2259 
	#HRTIM_TIMA_RST_UPDT
 (1 << 1)

	)

2275 
	#HRTIM_TIMB_RST_TIMECMP4
 (1 << 30)

	)

2278 
	#HRTIM_TIMB_RST_TIMECMP2
 (1 << 29)

	)

2281 
	#HRTIM_TIMB_RST_TIMECMP1
 (1 << 28)

	)

2284 
	#HRTIM_TIMB_RST_TIMDCMP4
 (1 << 27)

	)

2287 
	#HRTIM_TIMB_RST_TIMDCMP2
 (1 << 26)

	)

2290 
	#HRTIM_TIMB_RST_TIMDCMP1
 (1 << 25)

	)

2293 
	#HRTIM_TIMB_RST_TIMCCMP4
 (1 << 24)

	)

2296 
	#HRTIM_TIMB_RST_TIMCCMP2
 (1 << 23)

	)

2299 
	#HRTIM_TIMB_RST_TIMCCMP1
 (1 << 22)

	)

2302 
	#HRTIM_TIMB_RST_TIMACMP4
 (1 << 21)

	)

2305 
	#HRTIM_TIMB_RST_TIMACMP2
 (1 << 20)

	)

2308 
	#HRTIM_TIMB_RST_TIMACMP1
 (1 << 19)

	)

2311 
	#HRTIM_TIMB_RST_EXTEVNT10
 (1 << 18)

	)

2314 
	#HRTIM_TIMB_RST_EXTEVNT9
 (1 << 17)

	)

2317 
	#HRTIM_TIMB_RST_EXTEVNT8
 (1 << 16)

	)

2320 
	#HRTIM_TIMB_RST_EXTEVNT7
 (1 << 15)

	)

2323 
	#HRTIM_TIMB_RST_EXTEVNT6
 (1 << 14)

	)

2326 
	#HRTIM_TIMB_RST_EXTEVNT5
 (1 << 13)

	)

2329 
	#HRTIM_TIMB_RST_EXTEVNT4
 (1 << 12)

	)

2332 
	#HRTIM_TIMB_RST_EXTEVNT3
 (1 << 11)

	)

2335 
	#HRTIM_TIMB_RST_EXTEVNT2
 (1 << 10)

	)

2338 
	#HRTIM_TIMB_RST_EXTEVNT1
 (1 << 9)

	)

2341 
	#HRTIM_TIMB_RST_MSTCMP4
 (1 << 8)

	)

2344 
	#HRTIM_TIMB_RST_MSTCMP3
 (1 << 7)

	)

2347 
	#HRTIM_TIMB_RST_MSTCMP2
 (1 << 6)

	)

2350 
	#HRTIM_TIMB_RST_MSTCMP1
 (1 << 5)

	)

2353 
	#HRTIM_TIMB_RST_MSTPER
 (1 << 4)

	)

2356 
	#HRTIM_TIMB_RST_CMP4
 (1 << 3)

	)

2359 
	#HRTIM_TIMB_RST_CMP2
 (1 << 2)

	)

2362 
	#HRTIM_TIMB_RST_UPDT
 (1 << 1)

	)

2378 
	#HRTIM_TIMC_RST_TIMECMP4
 (1 << 30)

	)

2381 
	#HRTIM_TIMC_RST_TIMECMP2
 (1 << 29)

	)

2384 
	#HRTIM_TIMC_RST_TIMECMP1
 (1 << 28)

	)

2387 
	#HRTIM_TIMC_RST_TIMDCMP4
 (1 << 27)

	)

2390 
	#HRTIM_TIMC_RST_TIMDCMP2
 (1 << 26)

	)

2393 
	#HRTIM_TIMC_RST_TIMDCMP1
 (1 << 25)

	)

2396 
	#HRTIM_TIMC_RST_TIMBCMP4
 (1 << 24)

	)

2399 
	#HRTIM_TIMC_RST_TIMBCMP2
 (1 << 23)

	)

2402 
	#HRTIM_TIMC_RST_TIMBCMP1
 (1 << 22)

	)

2405 
	#HRTIM_TIMC_RST_TIMACMP4
 (1 << 21)

	)

2408 
	#HRTIM_TIMC_RST_TIMACMP2
 (1 << 20)

	)

2411 
	#HRTIM_TIMC_RST_TIMACMP1
 (1 << 19)

	)

2414 
	#HRTIM_TIMC_RST_EXTEVNT10
 (1 << 18)

	)

2417 
	#HRTIM_TIMC_RST_EXTEVNT9
 (1 << 17)

	)

2420 
	#HRTIM_TIMC_RST_EXTEVNT8
 (1 << 16)

	)

2423 
	#HRTIM_TIMC_RST_EXTEVNT7
 (1 << 15)

	)

2426 
	#HRTIM_TIMC_RST_EXTEVNT6
 (1 << 14)

	)

2429 
	#HRTIM_TIMC_RST_EXTEVNT5
 (1 << 13)

	)

2432 
	#HRTIM_TIMC_RST_EXTEVNT4
 (1 << 12)

	)

2435 
	#HRTIM_TIMC_RST_EXTEVNT3
 (1 << 11)

	)

2438 
	#HRTIM_TIMC_RST_EXTEVNT2
 (1 << 10)

	)

2441 
	#HRTIM_TIMC_RST_EXTEVNT1
 (1 << 9)

	)

2444 
	#HRTIM_TIMC_RST_MSTCMP4
 (1 << 8)

	)

2447 
	#HRTIM_TIMC_RST_MSTCMP3
 (1 << 7)

	)

2450 
	#HRTIM_TIMC_RST_MSTCMP2
 (1 << 6)

	)

2453 
	#HRTIM_TIMC_RST_MSTCMP1
 (1 << 5)

	)

2456 
	#HRTIM_TIMC_RST_MSTPER
 (1 << 4)

	)

2459 
	#HRTIM_TIMC_RST_CMP4
 (1 << 3)

	)

2462 
	#HRTIM_TIMC_RST_CMP2
 (1 << 2)

	)

2465 
	#HRTIM_TIMC_RST_UPDT
 (1 << 1)

	)

2481 
	#HRTIM_TIMD_RST_TIMECMP4
 (1 << 30)

	)

2484 
	#HRTIM_TIMD_RST_TIMECMP2
 (1 << 29)

	)

2487 
	#HRTIM_TIMD_RST_TIMECMP1
 (1 << 28)

	)

2490 
	#HRTIM_TIMD_RST_TIMCCMP4
 (1 << 27)

	)

2493 
	#HRTIM_TIMD_RST_TIMCCMP2
 (1 << 26)

	)

2496 
	#HRTIM_TIMD_RST_TIMCCMP1
 (1 << 25)

	)

2499 
	#HRTIM_TIMD_RST_TIMBCMP4
 (1 << 24)

	)

2502 
	#HRTIM_TIMD_RST_TIMBCMP2
 (1 << 23)

	)

2505 
	#HRTIM_TIMD_RST_TIMBCMP1
 (1 << 22)

	)

2508 
	#HRTIM_TIMD_RST_TIMACMP4
 (1 << 21)

	)

2511 
	#HRTIM_TIMD_RST_TIMACMP2
 (1 << 20)

	)

2514 
	#HRTIM_TIMD_RST_TIMACMP1
 (1 << 19)

	)

2517 
	#HRTIM_TIMD_RST_EXTEVNT10
 (1 << 18)

	)

2520 
	#HRTIM_TIMD_RST_EXTEVNT9
 (1 << 17)

	)

2523 
	#HRTIM_TIMD_RST_EXTEVNT8
 (1 << 16)

	)

2526 
	#HRTIM_TIMD_RST_EXTEVNT7
 (1 << 15)

	)

2529 
	#HRTIM_TIMD_RST_EXTEVNT6
 (1 << 14)

	)

2532 
	#HRTIM_TIMD_RST_EXTEVNT5
 (1 << 13)

	)

2535 
	#HRTIM_TIMD_RST_EXTEVNT4
 (1 << 12)

	)

2538 
	#HRTIM_TIMD_RST_EXTEVNT3
 (1 << 11)

	)

2541 
	#HRTIM_TIMD_RST_EXTEVNT2
 (1 << 10)

	)

2544 
	#HRTIM_TIMD_RST_EXTEVNT1
 (1 << 9)

	)

2547 
	#HRTIM_TIMD_RST_MSTCMP4
 (1 << 8)

	)

2550 
	#HRTIM_TIMD_RST_MSTCMP3
 (1 << 7)

	)

2553 
	#HRTIM_TIMD_RST_MSTCMP2
 (1 << 6)

	)

2556 
	#HRTIM_TIMD_RST_MSTCMP1
 (1 << 5)

	)

2559 
	#HRTIM_TIMD_RST_MSTPER
 (1 << 4)

	)

2562 
	#HRTIM_TIMD_RST_CMP4
 (1 << 3)

	)

2565 
	#HRTIM_TIMD_RST_CMP2
 (1 << 2)

	)

2568 
	#HRTIM_TIMD_RST_UPDT
 (1 << 1)

	)

2584 
	#HRTIM_TIME_RST_TIMDCMP4
 (1 << 30)

	)

2587 
	#HRTIM_TIME_RST_TIMDCMP2
 (1 << 29)

	)

2590 
	#HRTIM_TIME_RST_TIMDCMP1
 (1 << 28)

	)

2593 
	#HRTIM_TIME_RST_TIMCCMP4
 (1 << 27)

	)

2596 
	#HRTIM_TIME_RST_TIMCCMP2
 (1 << 26)

	)

2599 
	#HRTIM_TIME_RST_TIMCCMP1
 (1 << 25)

	)

2602 
	#HRTIM_TIME_RST_TIMBCMP4
 (1 << 24)

	)

2605 
	#HRTIM_TIME_RST_TIMBCMP2
 (1 << 23)

	)

2608 
	#HRTIM_TIME_RST_TIMBCMP1
 (1 << 22)

	)

2611 
	#HRTIM_TIME_RST_TIMACMP4
 (1 << 21)

	)

2614 
	#HRTIM_TIME_RST_TIMACMP2
 (1 << 20)

	)

2617 
	#HRTIM_TIME_RST_TIMACMP1
 (1 << 19)

	)

2620 
	#HRTIM_TIME_RST_EXTEVNT10
 (1 << 18)

	)

2623 
	#HRTIM_TIME_RST_EXTEVNT9
 (1 << 17)

	)

2626 
	#HRTIM_TIME_RST_EXTEVNT8
 (1 << 16)

	)

2629 
	#HRTIM_TIME_RST_EXTEVNT7
 (1 << 15)

	)

2632 
	#HRTIM_TIME_RST_EXTEVNT6
 (1 << 14)

	)

2635 
	#HRTIM_TIME_RST_EXTEVNT5
 (1 << 13)

	)

2638 
	#HRTIM_TIME_RST_EXTEVNT4
 (1 << 12)

	)

2641 
	#HRTIM_TIME_RST_EXTEVNT3
 (1 << 11)

	)

2644 
	#HRTIM_TIME_RST_EXTEVNT2
 (1 << 10)

	)

2647 
	#HRTIM_TIME_RST_EXTEVNT1
 (1 << 9)

	)

2650 
	#HRTIM_TIME_RST_MSTCMP4
 (1 << 8)

	)

2653 
	#HRTIM_TIME_RST_MSTCMP3
 (1 << 7)

	)

2656 
	#HRTIM_TIME_RST_MSTCMP2
 (1 << 6)

	)

2659 
	#HRTIM_TIME_RST_MSTCMP1
 (1 << 5)

	)

2662 
	#HRTIM_TIME_RST_MSTPER
 (1 << 4)

	)

2665 
	#HRTIM_TIME_RST_CMP4
 (1 << 3)

	)

2668 
	#HRTIM_TIME_RST_CMP2
 (1 << 2)

	)

2671 
	#HRTIM_TIME_RST_UPDT
 (1 << 1)

	)

2681 
	#HRTIM_TIMx_CHP_STRTPW_SHIFT
 7

	)

2682 
	#HRTIM_TIMx_CHP_STRTPW_MASK
 (0x‡<< 
HRTIM_TIMx_CHP_STRTPW_SHIFT
)

	)

2685 
	#HRTIM_TIMx_CHP_CHPDTY_SHIFT
 4

	)

2686 
	#HRTIM_TIMx_CHP_CHPDTY_MASK
 (0x7 << 
HRTIM_TIMx_CHP_CHPDTY_SHIFT
)

	)

2688 
	#HRTIM_TIMx_CHP_CHPDTY_0_8
 (0 << 
HRTIM_TIMx_CHP_CHPDTY_SHIFT
)

	)

2689 
	#HRTIM_TIMx_CHP_CHPDTY_1_8
 (1 << 
HRTIM_TIMx_CHP_CHPDTY_SHIFT
)

	)

2690 
	#HRTIM_TIMx_CHP_CHPDTY_2_8
 (2 << 
HRTIM_TIMx_CHP_CHPDTY_SHIFT
)

	)

2691 
	#HRTIM_TIMx_CHP_CHPDTY_3_8
 (3 << 
HRTIM_TIMx_CHP_CHPDTY_SHIFT
)

	)

2692 
	#HRTIM_TIMx_CHP_CHPDTY_4_8
 (4 << 
HRTIM_TIMx_CHP_CHPDTY_SHIFT
)

	)

2693 
	#HRTIM_TIMx_CHP_CHPDTY_5_8
 (5 << 
HRTIM_TIMx_CHP_CHPDTY_SHIFT
)

	)

2694 
	#HRTIM_TIMx_CHP_CHPDTY_6_8
 (6 << 
HRTIM_TIMx_CHP_CHPDTY_SHIFT
)

	)

2695 
	#HRTIM_TIMx_CHP_CHPDTY_7_8
 (7 << 
HRTIM_TIMx_CHP_CHPDTY_SHIFT
)

	)

2698 
	#HRTIM_TIMx_CHP_CHPFRQ_SHIFT
 0

	)

2699 
	#HRTIM_TIMx_CHP_CHPFRQ_MASK
 (0x‡<< 
HRTIM_TIMx_CHP_CHPFRQ_SHIFT
)

	)

2701 
	#HRTIM_TIMx_CHP_CHPFRQ_DIV16
 ( 0 << 
HRTIM_TIMx_CHP_CHPFRQ_SHIFT
)

	)

2702 
	#HRTIM_TIMx_CHP_CHPFRQ_DIV32
 ( 1 << 
HRTIM_TIMx_CHP_CHPFRQ_SHIFT
)

	)

2703 
	#HRTIM_TIMx_CHP_CHPFRQ_DIV48
 ( 2 << 
HRTIM_TIMx_CHP_CHPFRQ_SHIFT
)

	)

2704 
	#HRTIM_TIMx_CHP_CHPFRQ_DIV64
 ( 3 << 
HRTIM_TIMx_CHP_CHPFRQ_SHIFT
)

	)

2705 
	#HRTIM_TIMx_CHP_CHPFRQ_DIV80
 ( 4 << 
HRTIM_TIMx_CHP_CHPFRQ_SHIFT
)

	)

2706 
	#HRTIM_TIMx_CHP_CHPFRQ_DIV96
 ( 5 << 
HRTIM_TIMx_CHP_CHPFRQ_SHIFT
)

	)

2707 
	#HRTIM_TIMx_CHP_CHPFRQ_DIV112
 ( 6 << 
HRTIM_TIMx_CHP_CHPFRQ_SHIFT
)

	)

2708 
	#HRTIM_TIMx_CHP_CHPFRQ_DIV128
 ( 7 << 
HRTIM_TIMx_CHP_CHPFRQ_SHIFT
)

	)

2709 
	#HRTIM_TIMx_CHP_CHPFRQ_DIV144
 ( 8 << 
HRTIM_TIMx_CHP_CHPFRQ_SHIFT
)

	)

2710 
	#HRTIM_TIMx_CHP_CHPFRQ_DIV160
 ( 9 << 
HRTIM_TIMx_CHP_CHPFRQ_SHIFT
)

	)

2711 
	#HRTIM_TIMx_CHP_CHPFRQ_DIV176
 (10 << 
HRTIM_TIMx_CHP_CHPFRQ_SHIFT
)

	)

2712 
	#HRTIM_TIMx_CHP_CHPFRQ_DIV192
 (11 << 
HRTIM_TIMx_CHP_CHPFRQ_SHIFT
)

	)

2713 
	#HRTIM_TIMx_CHP_CHPFRQ_DIV208
 (12 << 
HRTIM_TIMx_CHP_CHPFRQ_SHIFT
)

	)

2714 
	#HRTIM_TIMx_CHP_CHPFRQ_DIV224
 (13 << 
HRTIM_TIMx_CHP_CHPFRQ_SHIFT
)

	)

2715 
	#HRTIM_TIMx_CHP_CHPFRQ_DIV240
 (14 << 
HRTIM_TIMx_CHP_CHPFRQ_SHIFT
)

	)

2716 
	#HRTIM_TIMx_CHP_CHPFRQ_DIV256
 (15 << 
HRTIM_TIMx_CHP_CHPFRQ_SHIFT
)

	)

2726 
	#HRTIM_TIMx_CPT1_TECMP2
 (1 << 31)

	)

2729 
	#HRTIM_TIMx_CPT1_TECMP1
 (1 << 30)

	)

2732 
	#HRTIM_TIMx_CPT1_TE1RST
 (1 << 29)

	)

2735 
	#HRTIM_TIMx_CPT1_TE1SET
 (1 << 28)

	)

2738 
	#HRTIM_TIMx_CPT1_TDCMP2
 (1 << 27)

	)

2741 
	#HRTIM_TIMx_CPT1_TDCMP1
 (1 << 26)

	)

2744 
	#HRTIM_TIMx_CPT1_TD1RST
 (1 << 25)

	)

2747 
	#HRTIM_TIMx_CPT1_TD1SET
 (1 << 24)

	)

2750 
	#HRTIM_TIMx_CPT1_TCCMP2
 (1 << 23)

	)

2753 
	#HRTIM_TIMx_CPT1_TCCMP1
 (1 << 22)

	)

2756 
	#HRTIM_TIMx_CPT1_TC1RST
 (1 << 21)

	)

2759 
	#HRTIM_TIMx_CPT1_TC1SET
 (1 << 20)

	)

2762 
	#HRTIM_TIMx_CPT1_TBCMP2
 (1 << 19)

	)

2765 
	#HRTIM_TIMx_CPT1_TBCMP1
 (1 << 18)

	)

2768 
	#HRTIM_TIMx_CPT1_TB1RST
 (1 << 17)

	)

2771 
	#HRTIM_TIMx_CPT1_TB1SET
 (1 << 16)

	)

2774 
	#HRTIM_TIMx_CPT1_EXEV10CPT
 (1 << 11)

	)

2777 
	#HRTIM_TIMx_CPT1_EXEV9CPT
 (1 << 10)

	)

2780 
	#HRTIM_TIMx_CPT1_EXEV8CPT
 (1 << 9)

	)

2783 
	#HRTIM_TIMx_CPT1_EXEV7CPT
 (1 << 8)

	)

2786 
	#HRTIM_TIMx_CPT1_EXEV6CPT
 (1 << 7)

	)

2789 
	#HRTIM_TIMx_CPT1_EXEV5CPT
 (1 << 6)

	)

2792 
	#HRTIM_TIMx_CPT1_EXEV4CPT
 (1 << 5)

	)

2795 
	#HRTIM_TIMx_CPT1_EXEV3CPT
 (1 << 4)

	)

2798 
	#HRTIM_TIMx_CPT1_EXEV2CPT
 (1 << 3)

	)

2801 
	#HRTIM_TIMx_CPT1_EXEV1CPT
 (1 << 2)

	)

2804 
	#HRTIM_TIMx_CPT1_UDPCPT
 (1 << 1)

	)

2807 
	#HRTIM_TIMx_CPT1_SWCPT
 (1 << 0)

	)

2817 
	#HRTIM_TIMx_CPT2_TECMP2
 (1 << 31)

	)

2820 
	#HRTIM_TIMx_CPT2_TECMP1
 (1 << 30)

	)

2823 
	#HRTIM_TIMx_CPT2_TE1RST
 (1 << 29)

	)

2826 
	#HRTIM_TIMx_CPT2_TE1SET
 (1 << 28)

	)

2829 
	#HRTIM_TIMx_CPT2_TDCMP2
 (1 << 27)

	)

2832 
	#HRTIM_TIMx_CPT2_TDCMP1
 (1 << 26)

	)

2835 
	#HRTIM_TIMx_CPT2_TD1RST
 (1 << 25)

	)

2838 
	#HRTIM_TIMx_CPT2_TD1SET
 (1 << 24)

	)

2841 
	#HRTIM_TIMx_CPT2_TCCMP2
 (1 << 23)

	)

2844 
	#HRTIM_TIMx_CPT2_TCCMP1
 (1 << 22)

	)

2847 
	#HRTIM_TIMx_CPT2_TC1RST
 (1 << 21)

	)

2850 
	#HRTIM_TIMx_CPT2_TC1SET
 (1 << 20)

	)

2853 
	#HRTIM_TIMx_CPT2_TBCMP2
 (1 << 19)

	)

2856 
	#HRTIM_TIMx_CPT2_TBCMP1
 (1 << 18)

	)

2859 
	#HRTIM_TIMx_CPT2_TB1RST
 (1 << 17)

	)

2862 
	#HRTIM_TIMx_CPT2_TB1SET
 (1 << 16)

	)

2865 
	#HRTIM_TIMx_CPT2_EXEV10CPT
 (1 << 11)

	)

2868 
	#HRTIM_TIMx_CPT2_EXEV9CPT
 (1 << 10)

	)

2871 
	#HRTIM_TIMx_CPT2_EXEV8CPT
 (1 << 9)

	)

2874 
	#HRTIM_TIMx_CPT2_EXEV7CPT
 (1 << 8)

	)

2877 
	#HRTIM_TIMx_CPT2_EXEV6CPT
 (1 << 7)

	)

2880 
	#HRTIM_TIMx_CPT2_EXEV5CPT
 (1 << 6)

	)

2883 
	#HRTIM_TIMx_CPT2_EXEV4CPT
 (1 << 5)

	)

2886 
	#HRTIM_TIMx_CPT2_EXEV3CPT
 (1 << 4)

	)

2889 
	#HRTIM_TIMx_CPT2_EXEV2CPT
 (1 << 3)

	)

2892 
	#HRTIM_TIMx_CPT2_EXEV1CPT
 (1 << 2)

	)

2895 
	#HRTIM_TIMx_CPT2_UDPCPT
 (1 << 1)

	)

2898 
	#HRTIM_TIMx_CPT2_SWCPT
 (1 << 0)

	)

2908 
	#HRTIM_TIMx_OUT_DIDL2
 (1 << 23)

	)

2911 
	#HRTIM_TIMx_OUT_CHP2
 (1 << 22)

	)

2914 
	#HRTIM_TIMx_OUT_FAULT2_SHIFT
 20

	)

2915 
	#HRTIM_TIMx_OUT_FAULT2_MASK
 (0x3 << 
HRTIM_TIMx_OUT_FAULT2_SHIFT
)

	)

2917 
	#HRTIM_TIMx_OUT_FAULT2_NOOP
 (0 << 
HRTIM_TIMx_OUT_FAULT2_SHIFT
)

	)

2918 
	#HRTIM_TIMx_OUT_FAULT2_ACTIVE
 (1 << 
HRTIM_TIMx_OUT_FAULT2_SHIFT
)

	)

2919 
	#HRTIM_TIMx_OUT_FAULT2_INACTIVE
 (2 << 
HRTIM_TIMx_OUT_FAULT2_SHIFT
)

	)

2920 
	#HRTIM_TIMx_OUT_FAULT2_HIGHZ
 (3 << 
HRTIM_TIMx_OUT_FAULT2_SHIFT
)

	)

2923 
	#HRTIM_TIMx_OUT_IDLES2
 (1 << 19)

	)

2926 
	#HRTIM_TIMx_OUT_IDLEM2
 (1 << 18)

	)

2929 
	#HRTIM_TIMx_OUT_POL2
 (1 << 17)

	)

2932 
	#HRTIM_TIMx_OUT_DLYPRT_SHIFT
 10

	)

2933 
	#HRTIM_TIMx_OUT_DLYPRT_MASK
 (0x7 << 
HRTIM_TIMx_OUT_DLYPRT_SHIFT
)

	)

2936 
	#HRTIM_TIMx_OUT_DLYPRTEN
 (1 << 9)

	)

2939 
	#HRTIM_TIMx_OUT_DTEN
 (1 << 8)

	)

2942 
	#HRTIM_TIMx_OUT_DIDL1
 (1 << 7)

	)

2945 
	#HRTIM_TIMx_OUT_CHP1
 (1 << 6)

	)

2948 
	#HRTIM_TIMx_OUT_FAULT1_SHIFT
 4

	)

2949 
	#HRTIM_TIMx_OUT_FAULT1_MASK
 (0x3 << 
HRTIM_TIMx_OUT_FAULT1_SHIFT
)

	)

2951 
	#HRTIM_TIMx_OUT_FAULT1_NOOP
 (0 << 
HRTIM_TIMx_OUT_FAULT1_SHIFT
)

	)

2952 
	#HRTIM_TIMx_OUT_FAULT1_ACTIVE
 (1 << 
HRTIM_TIMx_OUT_FAULT1_SHIFT
)

	)

2953 
	#HRTIM_TIMx_OUT_FAULT1_INACTIVE
 (2 << 
HRTIM_TIMx_OUT_FAULT1_SHIFT
)

	)

2954 
	#HRTIM_TIMx_OUT_FAULT1_HIGHZ
 (3 << 
HRTIM_TIMx_OUT_FAULT1_SHIFT
)

	)

2957 
	#HRTIM_TIMx_OUT_IDLES1
 (1 << 3)

	)

2960 
	#HRTIM_TIMx_OUT_IDLEM1
 (1 << 2)

	)

2963 
	#HRTIM_TIMx_OUT_POL1
 (1 << 1)

	)

2973 
	#HRTIM_TIMx_FLT_FLTLCK
 (1 << 31)

	)

2976 
	#HRTIM_TIMx_FLT_FLT5EN
 (1 << 4)

	)

2979 
	#HRTIM_TIMx_FLT_FLT4EN
 (1 << 3)

	)

2982 
	#HRTIM_TIMx_FLT_FLT3EN
 (1 << 2)

	)

2985 
	#HRTIM_TIMx_FLT_FLT2EN
 (1 << 1)

	)

2988 
	#HRTIM_TIMx_FLT_FLT1EN
 (1 << 0)

	)

2993 
BEGIN_DECLS


2995 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/i2c_common_v1.h

32 #ifde‡
LIBOPENCM3_I2C_H


34 #i‚de‡
LIBOPENCM3_I2C_COMMON_V1_H


35 
	#LIBOPENCM3_I2C_COMMON_V1_H


	)

37 
	~<°ddef.h
>

38 
	~<°döt.h
>

48 
	#I2C1
 
I2C1_BASE


	)

49 
	#I2C2
 
I2C2_BASE


	)

50 #ifde‡
I2C3_BASE


51 
	#I2C3
 
I2C3_BASE


	)

58 
	#I2C_CR1
(
i2c_ba£
Ë
	`MMIO32
((i2c_ba£Ë+ 0x00)

	)

59 
	#I2C1_CR1
 
	`I2C_CR1
(
I2C1
)

	)

60 
	#I2C2_CR1
 
	`I2C_CR1
(
I2C2
)

	)

63 
	#I2C_CR2
(
i2c_ba£
Ë
	`MMIO32
((i2c_ba£Ë+ 0x04)

	)

64 
	#I2C1_CR2
 
	`I2C_CR2
(
I2C1
)

	)

65 
	#I2C2_CR2
 
	`I2C_CR2
(
I2C2
)

	)

68 
	#I2C_OAR1
(
i2c_ba£
Ë
	`MMIO32
((i2c_ba£Ë+ 0x08)

	)

69 
	#I2C1_OAR1
 
	`I2C_OAR1
(
I2C1
)

	)

70 
	#I2C2_OAR1
 
	`I2C_OAR1
(
I2C2
)

	)

73 
	#I2C_OAR2
(
i2c_ba£
Ë
	`MMIO32
((i2c_ba£Ë+ 0x0c)

	)

74 
	#I2C1_OAR2
 
	`I2C_OAR2
(
I2C1
)

	)

75 
	#I2C2_OAR2
 
	`I2C_OAR2
(
I2C2
)

	)

78 
	#I2C_DR
(
i2c_ba£
Ë
	`MMIO32
((i2c_ba£Ë+ 0x10)

	)

79 
	#I2C1_DR
 
	`I2C_DR
(
I2C1
)

	)

80 
	#I2C2_DR
 
	`I2C_DR
(
I2C2
)

	)

83 
	#I2C_SR1
(
i2c_ba£
Ë
	`MMIO32
((i2c_ba£Ë+ 0x14)

	)

84 
	#I2C1_SR1
 
	`I2C_SR1
(
I2C1
)

	)

85 
	#I2C2_SR1
 
	`I2C_SR1
(
I2C2
)

	)

88 
	#I2C_SR2
(
i2c_ba£
Ë
	`MMIO32
((i2c_ba£Ë+ 0x18)

	)

89 
	#I2C1_SR2
 
	`I2C_SR2
(
I2C1
)

	)

90 
	#I2C2_SR2
 
	`I2C_SR2
(
I2C2
)

	)

93 
	#I2C_CCR
(
i2c_ba£
Ë
	`MMIO32
((i2c_ba£Ë+ 0x1c)

	)

94 
	#I2C1_CCR
 
	`I2C_CCR
(
I2C1
)

	)

95 
	#I2C2_CCR
 
	`I2C_CCR
(
I2C2
)

	)

98 
	#I2C_TRISE
(
i2c_ba£
Ë
	`MMIO32
((i2c_ba£Ë+ 0x20)

	)

99 
	#I2C1_TRISE
 
	`I2C_TRISE
(
I2C1
)

	)

100 
	#I2C2_TRISE
 
	`I2C_TRISE
(
I2C2
)

	)

103 #ifde‡
I2C3_BASE


104 
	#I2C3_CR1
 
	`I2C_CR1
(
I2C3
)

	)

105 
	#I2C3_CR2
 
	`I2C_CR2
(
I2C3
)

	)

106 
	#I2C3_OAR1
 
	`I2C_OAR1
(
I2C3
)

	)

107 
	#I2C3_OAR2
 
	`I2C_OAR2
(
I2C3
)

	)

108 
	#I2C3_DR
 
	`I2C_DR
(
I2C3
)

	)

109 
	#I2C3_SR1
 
	`I2C_SR1
(
I2C3
)

	)

110 
	#I2C3_SR2
 
	`I2C_SR2
(
I2C3
)

	)

111 
	#I2C3_CCR
 
	`I2C_CCR
(
I2C3
)

	)

112 
	#I2C3_TRISE
 
	`I2C_TRISE
(
I2C3
)

	)

118 
	#I2C_CR1_SWRST
 (1 << 15)

	)

123 
	#I2C_CR1_ALERT
 (1 << 13)

	)

126 
	#I2C_CR1_PEC
 (1 << 12)

	)

129 
	#I2C_CR1_POS
 (1 << 11)

	)

132 
	#I2C_CR1_ACK
 (1 << 10)

	)

135 
	#I2C_CR1_STOP
 (1 << 9)

	)

138 
	#I2C_CR1_START
 (1 << 8)

	)

141 
	#I2C_CR1_NOSTRETCH
 (1 << 7)

	)

144 
	#I2C_CR1_ENGC
 (1 << 6)

	)

147 
	#I2C_CR1_ENPEC
 (1 << 5)

	)

150 
	#I2C_CR1_ENARP
 (1 << 4)

	)

153 
	#I2C_CR1_SMBTYPE
 (1 << 3)

	)

158 
	#I2C_CR1_SMBUS
 (1 << 1)

	)

161 
	#I2C_CR1_PE
 (1 << 0)

	)

168 
	#I2C_CR2_LAST
 (1 << 12)

	)

171 
	#I2C_CR2_DMAEN
 (1 << 11)

	)

174 
	#I2C_CR2_ITBUFEN
 (1 << 10)

	)

177 
	#I2C_CR2_ITEVTEN
 (1 << 9)

	)

180 
	#I2C_CR2_ITERREN
 (1 << 8)

	)

191 
	#I2C_CR2_FREQ_2MHZ
 0x02

	)

192 
	#I2C_CR2_FREQ_3MHZ
 0x03

	)

193 
	#I2C_CR2_FREQ_4MHZ
 0x04

	)

194 
	#I2C_CR2_FREQ_5MHZ
 0x05

	)

195 
	#I2C_CR2_FREQ_6MHZ
 0x06

	)

196 
	#I2C_CR2_FREQ_7MHZ
 0x07

	)

197 
	#I2C_CR2_FREQ_8MHZ
 0x08

	)

198 
	#I2C_CR2_FREQ_9MHZ
 0x09

	)

199 
	#I2C_CR2_FREQ_10MHZ
 0x0a

	)

200 
	#I2C_CR2_FREQ_11MHZ
 0x0b

	)

201 
	#I2C_CR2_FREQ_12MHZ
 0x0c

	)

202 
	#I2C_CR2_FREQ_13MHZ
 0x0d

	)

203 
	#I2C_CR2_FREQ_14MHZ
 0x0e

	)

204 
	#I2C_CR2_FREQ_15MHZ
 0x0f

	)

205 
	#I2C_CR2_FREQ_16MHZ
 0x10

	)

206 
	#I2C_CR2_FREQ_17MHZ
 0x11

	)

207 
	#I2C_CR2_FREQ_18MHZ
 0x12

	)

208 
	#I2C_CR2_FREQ_19MHZ
 0x13

	)

209 
	#I2C_CR2_FREQ_20MHZ
 0x14

	)

210 
	#I2C_CR2_FREQ_21MHZ
 0x15

	)

211 
	#I2C_CR2_FREQ_22MHZ
 0x16

	)

212 
	#I2C_CR2_FREQ_23MHZ
 0x17

	)

213 
	#I2C_CR2_FREQ_24MHZ
 0x18

	)

214 
	#I2C_CR2_FREQ_25MHZ
 0x19

	)

215 
	#I2C_CR2_FREQ_26MHZ
 0x1a

	)

216 
	#I2C_CR2_FREQ_27MHZ
 0x1b

	)

217 
	#I2C_CR2_FREQ_28MHZ
 0x1c

	)

218 
	#I2C_CR2_FREQ_29MHZ
 0x1d

	)

219 
	#I2C_CR2_FREQ_30MHZ
 0x1e

	)

220 
	#I2C_CR2_FREQ_31MHZ
 0x1f

	)

221 
	#I2C_CR2_FREQ_32MHZ
 0x20

	)

222 
	#I2C_CR2_FREQ_33MHZ
 0x21

	)

223 
	#I2C_CR2_FREQ_34MHZ
 0x22

	)

224 
	#I2C_CR2_FREQ_35MHZ
 0x23

	)

225 
	#I2C_CR2_FREQ_36MHZ
 0x24

	)

226 
	#I2C_CR2_FREQ_37MHZ
 0x25

	)

227 
	#I2C_CR2_FREQ_38MHZ
 0x26

	)

228 
	#I2C_CR2_FREQ_39MHZ
 0x27

	)

229 
	#I2C_CR2_FREQ_40MHZ
 0x28

	)

230 
	#I2C_CR2_FREQ_41MHZ
 0x29

	)

231 
	#I2C_CR2_FREQ_42MHZ
 0x2a

	)

237 
	#I2C_OAR1_ADDMODE
 (1 << 15)

	)

238 
	#I2C_OAR1_ADDMODE_7BIT
 0

	)

239 
	#I2C_OAR1_ADDMODE_10BIT
 1

	)

254 
	#I2C_OAR2_ENDUAL
 (1 << 0)

	)

265 
	#I2C_SR1_SMBALERT
 (1 << 15)

	)

268 
	#I2C_SR1_TIMEOUT
 (1 << 14)

	)

273 
	#I2C_SR1_PECERR
 (1 << 12)

	)

276 
	#I2C_SR1_OVR
 (1 << 11)

	)

279 
	#I2C_SR1_AF
 (1 << 10)

	)

282 
	#I2C_SR1_ARLO
 (1 << 9)

	)

285 
	#I2C_SR1_BERR
 (1 << 8)

	)

288 
	#I2C_SR1_TxE
 (1 << 7)

	)

291 
	#I2C_SR1_RxNE
 (1 << 6)

	)

296 
	#I2C_SR1_STOPF
 (1 << 4)

	)

299 
	#I2C_SR1_ADD10
 (1 << 3)

	)

302 
	#I2C_SR1_BTF
 (1 << 2)

	)

305 
	#I2C_SR1_ADDR
 (1 << 1)

	)

308 
	#I2C_SR1_SB
 (1 << 0)

	)

315 
	#I2C_SR2_DUALF
 (1 << 7)

	)

318 
	#I2C_SR2_SMBHOST
 (1 << 6)

	)

321 
	#I2C_SR2_SMBDEFAULT
 (1 << 5)

	)

324 
	#I2C_SR2_GENCALL
 (1 << 4)

	)

329 
	#I2C_SR2_TRA
 (1 << 2)

	)

332 
	#I2C_SR2_BUSY
 (1 << 1)

	)

335 
	#I2C_SR2_MSL
 (1 << 0)

	)

340 
	#I2C_CCR_FS
 (1 << 15)

	)

347 
	#I2C_CCR_DUTY
 (1 << 14)

	)

348 
	#I2C_CCR_DUTY_DIV2
 0

	)

349 
	#I2C_CCR_DUTY_16_DIV_9
 1

	)

375 
	#I2C_WRITE
 0

	)

376 
	#I2C_READ
 1

	)

384 
	ei2c_•ìds
 {

385 
	mi2c_•ìd_sm_100k
,

386 
	mi2c_•ìd_fm_400k
,

387 
	mi2c_•ìd_fmp_1m
,

388 
	mi2c_•ìd_unknown


391 
BEGIN_DECLS


393 
i2c_ª£t
(
uöt32_t
 
i2c
);

394 
i2c_≥rùhîÆ_íabÀ
(
uöt32_t
 
i2c
);

395 
i2c_≥rùhîÆ_dißbÀ
(
uöt32_t
 
i2c
);

396 
i2c_£nd_°¨t
(
uöt32_t
 
i2c
);

397 
i2c_£nd_°›
(
uöt32_t
 
i2c
);

398 
i2c_˛ór_°›
(
uöt32_t
 
i2c
);

399 
i2c_£t_own_7bô_¶ave_addªss
(
uöt32_t
 
i2c
, 
uöt8_t
 
¶ave
);

400 
i2c_£t_own_10bô_¶ave_addªss
(
uöt32_t
 
i2c
, 
uöt16_t
 
¶ave
);

401 
i2c_£t_own_7bô_¶ave_addªss_two
(
uöt32_t
 
i2c
, 
uöt8_t
 
¶ave
);

402 
i2c_íabÀ_duÆ_addªssög_mode
(
uöt32_t
 
i2c
);

403 
i2c_dißbÀ_duÆ_addªssög_mode
(
uöt32_t
 
i2c
);

404 
i2c_£t_˛ock_‰equícy
(
uöt32_t
 
i2c
, 
uöt8_t
 
‰eq
);

405 
i2c_£nd_d©a
(
uöt32_t
 
i2c
, 
uöt8_t
 
d©a
);

406 
i2c_£t_Á°_mode
(
uöt32_t
 
i2c
);

407 
i2c_£t_°™d¨d_mode
(
uöt32_t
 
i2c
);

408 
i2c_£t_c¸
(
uöt32_t
 
i2c
, 
uöt16_t
 
‰eq
);

409 
i2c_£t_åi£
(
uöt32_t
 
i2c
, 
uöt16_t
 
åi£
);

410 
i2c_£nd_7bô_addªss
(
uöt32_t
 
i2c
, 
uöt8_t
 
¶ave
, uöt8_à
ªadwrôe
);

411 
uöt8_t
 
i2c_gë_d©a
(
uöt32_t
 
i2c
);

412 
i2c_íabÀ_öãºu±
(
uöt32_t
 
i2c
, uöt32_à
öãºu±
);

413 
i2c_dißbÀ_öãºu±
(
uöt32_t
 
i2c
, uöt32_à
öãºu±
);

414 
i2c_íabÀ_ack
(
uöt32_t
 
i2c
);

415 
i2c_dißbÀ_ack
(
uöt32_t
 
i2c
);

416 
i2c_«ck_√xt
(
uöt32_t
 
i2c
);

417 
i2c_«ck_cuºít
(
uöt32_t
 
i2c
);

418 
i2c_£t_dutycy˛e
(
uöt32_t
 
i2c
, uöt32_à
dutycy˛e
);

419 
i2c_íabÀ_dma
(
uöt32_t
 
i2c
);

420 
i2c_dißbÀ_dma
(
uöt32_t
 
i2c
);

421 
i2c_£t_dma_œ°_å™s„r
(
uöt32_t
 
i2c
);

422 
i2c_˛ór_dma_œ°_å™s„r
(
uöt32_t
 
i2c
);

423 
i2c_å™s„r7
(
uöt32_t
 
i2c
, 
uöt8_t
 
addr
, uöt8_à*
w
, 
size_t
 
wn
, uöt8_à*
r
, size_à
∫
);

424 
i2c_£t_•ìd
(
uöt32_t
 
i2c
, 
i2c_•ìds
 
•ìd
, uöt32_à
˛ock_megahz
);

426 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/i2c_common_v2.h

29 #ifde‡
LIBOPENCM3_I2C_H


31 #i‚de‡
LIBOPENCM3_I2C_COMMON_V2_H


32 
	#LIBOPENCM3_I2C_COMMON_V2_H


	)

34 
	~<°ddef.h
>

35 
	~<°döt.h
>

44 
	#I2C1
 
I2C1_BASE


	)

45 
	#I2C2
 
I2C2_BASE


	)

46 #ifde‡
I2C3_BASE


47 
	#I2C3
 
I2C3_BASE


	)

49 #ifde‡
I2C4_BASE


50 
	#I2C4
 
I2C4_BASE


	)

57 
	#I2C_CR1
(
i2c_ba£
Ë
	`MMIO32
((i2c_ba£Ë+ 0x00)

	)

58 
	#I2C1_CR1
 
	`I2C_CR1
(
I2C1
)

	)

59 
	#I2C2_CR1
 
	`I2C_CR1
(
I2C2
)

	)

62 
	#I2C_CR2
(
i2c_ba£
Ë
	`MMIO32
((i2c_ba£Ë+ 0x04)

	)

63 
	#I2C1_CR2
 
	`I2C_CR2
(
I2C1
)

	)

64 
	#I2C2_CR2
 
	`I2C_CR2
(
I2C2
)

	)

67 
	#I2C_OAR1
(
i2c_ba£
Ë
	`MMIO32
((i2c_ba£Ë+ 0x08)

	)

68 
	#I2C1_OAR1
 
	`I2C_OAR1
(
I2C1
)

	)

69 
	#I2C2_OAR1
 
	`I2C_OAR1
(
I2C2
)

	)

72 
	#I2C_OAR2
(
i2c_ba£
Ë
	`MMIO32
((i2c_ba£Ë+ 0x0c)

	)

73 
	#I2C1_OAR2
 
	`I2C_OAR2
(
I2C1
)

	)

74 
	#I2C2_OAR2
 
	`I2C_OAR2
(
I2C2
)

	)

77 
	#I2C_TIMINGR
(
i2c_ba£
Ë
	`MMIO32
((i2c_ba£Ë+ 0x10)

	)

78 
	#I2C1_TIMINGR
 
	`I2C_TIMINGR
(
I2C1
)

	)

79 
	#I2C2_TIMINGR
 
	`I2C_TIMINGR
(
I2C2
)

	)

82 
	#I2C_TIMEOUTR
(
i2c_ba£
Ë
	`MMIO32
((i2c_ba£Ë+ 0x14)

	)

83 
	#I2C1_TIMEOUTR
 
	`I2C_TIMEOUTR
(
I2C1
)

	)

84 
	#I2C2_TIMEOUTR
 
	`I2C_TIMEOUTR
(
I2C2
)

	)

87 
	#I2C_ISR
(
i2c_ba£
Ë
	`MMIO32
((i2c_ba£Ë+ 0x18)

	)

88 
	#I2C1_ISR
 
	`I2C_ISR
(
I2C1
)

	)

89 
	#I2C2_ISR
 
	`I2C_ISR
(
I2C2
)

	)

92 
	#I2C_ICR
(
i2c_ba£
Ë
	`MMIO32
((i2c_ba£Ë+ 0x1C)

	)

93 
	#I2C1_ICR
 
	`I2C_ICR
(
I2C1
)

	)

94 
	#I2C2_ICR
 
	`I2C_ICR
(
I2C2
)

	)

97 
	#I2C_PECR
(
i2c_ba£
Ë
	`MMIO32
((i2c_ba£Ë+ 0x20)

	)

98 
	#I2C1_PECR
 
	`I2C_PECR
(
I2C1
)

	)

99 
	#I2C2_PECR
 
	`I2C_PECR
(
I2C2
)

	)

102 
	#I2C_RXDR
(
i2c_ba£
Ë
	`MMIO32
((i2c_ba£Ë+ 0x24)

	)

103 
	#I2C1_RXDR
 
	`I2C_RXDR
(
I2C1
)

	)

104 
	#I2C2_RXDR
 
	`I2C_RXDR
(
I2C2
)

	)

107 
	#I2C_TXDR
(
i2c_ba£
Ë
	`MMIO32
((i2c_ba£Ë+ 0x28)

	)

108 
	#I2C1_TXDR
 
	`I2C_TXDR
(
I2C1
)

	)

109 
	#I2C2_TXDR
 
	`I2C_TXDR
(
I2C2
)

	)

112 #ifde‡
I2C3_BASE


113 
	#I2C3_CR1
 
	`I2C_CR1
(
I2C3
)

	)

114 
	#I2C3_CR2
 
	`I2C_CR2
(
I2C3
)

	)

115 
	#I2C3_OAR1
 
	`I2C_OAR1
(
I2C3
)

	)

116 
	#I2C3_OAR2
 
	`I2C_OAR2
(
I2C3
)

	)

117 
	#I2C3_DR
 
	`I2C_DR
(
I2C3
)

	)

118 
	#I2C3_SR1
 
	`I2C_SR1
(
I2C3
)

	)

119 
	#I2C3_SR2
 
	`I2C_SR2
(
I2C3
)

	)

120 
	#I2C3_CCR
 
	`I2C_CCR
(
I2C3
)

	)

121 
	#I2C3_TRISE
 
	`I2C_TRISE
(
I2C3
)

	)

127 
	#I2C_CR1_PECEN
 (1 << 23)

	)

130 
	#I2C_CR1_ALERTEN
 (1 << 22)

	)

133 
	#I2C_CR1_SMBDEN
 (1 << 21)

	)

136 
	#I2C_CR1_SMBHEN
 (1 << 20)

	)

139 
	#I2C_CR1_GCEN
 (1 << 19)

	)

142 
	#I2C_CR1_WUPEN
 (1 << 18)

	)

145 
	#I2C_CR1_NOSTRETCH
 (1 << 17)

	)

148 
	#I2C_CR1_SBC
 (1 << 16)

	)

151 
	#I2C_CR1_RXDMAEN
 (1 << 15)

	)

154 
	#I2C_CR1_TXDMAEN
 (1 << 14)

	)

157 
	#I2C_CR1_ANFOFF
 (1 << 12)

	)

160 
	#I2C_CR1_DNF_MASK
 0xF

	)

161 
	#I2C_CR1_DNF_SHIFT
 8

	)

164 
	#I2C_CR1_ERRIE
 (1 << 7)

	)

167 
	#I2C_CR1_TCIE
 (1 << 6)

	)

170 
	#I2C_CR1_STOPIE
 (1 << 5)

	)

173 
	#I2C_CR1_NACKIE
 (1 << 4)

	)

176 
	#I2C_CR1_ADDRIE
 (1 << 3)

	)

179 
	#I2C_CR1_RXIE
 (1 << 2)

	)

182 
	#I2C_CR1_TXIE
 (1 << 1)

	)

185 
	#I2C_CR1_PE
 (1 << 0)

	)

190 
	#I2C_CR2_PECBYTE
 (1 << 26)

	)

193 
	#I2C_CR2_AUTOEND
 (1 << 25)

	)

196 
	#I2C_CR2_RELOAD
 (1 << 24)

	)

199 
	#I2C_CR2_NBYTES_SHIFT
 16

	)

200 
	#I2C_CR2_NBYTES_MASK
 (0xFF << 
I2C_CR2_NBYTES_SHIFT
)

	)

203 
	#I2C_CR2_NACK
 (1 << 15)

	)

206 
	#I2C_CR2_STOP
 (1 << 14)

	)

209 
	#I2C_CR2_START
 (1 << 13)

	)

212 
	#I2C_CR2_HEAD10R
 (1 << 12)

	)

215 
	#I2C_CR2_ADD10
 (1 << 11)

	)

218 
	#I2C_CR2_RD_WRN
 (1 << 10)

	)

220 
	#I2C_CR2_SADD_7BIT_SHIFT
 1

	)

221 
	#I2C_CR2_SADD_10BIT_SHIFT
 0

	)

222 
	#I2C_CR2_SADD_7BIT_MASK
 (0x7F << 
I2C_CR2_SADD_7BIT_SHIFT
)

	)

223 
	#I2C_CR2_SADD_10BIT_MASK
 0x3FF

	)

228 
	#I2C_OAR1_OA1EN_DISABLE
 (0x0 << 15)

	)

229 
	#I2C_OAR1_OA1EN_ENABLE
 (0x1 << 15)

	)

232 
	#I2C_OAR1_OA1MODE
 (1 << 10)

	)

233 
	#I2C_OAR1_OA1MODE_7BIT
 0

	)

234 
	#I2C_OAR1_OA1MODE_10BIT
 1

	)

241 
	#I2C_OAR1_OA1
 (1 << 10)

	)

242 
	#I2C_OAR1_OA1_7BIT
 0

	)

243 
	#I2C_OAR1_OA1_10BIT
 1

	)

248 
	#I2C_OAR2_OA2EN
 (1 << 15)

	)

251 
	#I2C_OAR2_OA2MSK_NO_MASK
 (0x0 << 8)

	)

252 
	#I2C_OAR2_OA2MSK_OA2_7_OA2_2
 (0x1 << 8)

	)

253 
	#I2C_OAR2_OA2MSK_OA2_7_OA2_3
 (0x2 << 8)

	)

254 
	#I2C_OAR2_OA2MSK_OA2_7_OA2_4
 (0x3 << 8)

	)

255 
	#I2C_OAR2_OA2MSK_OA2_7_OA2_5
 (0x4 << 8)

	)

256 
	#I2C_OAR2_OA2MSK_OA2_7_OA2_6
 (0x5 << 8)

	)

257 
	#I2C_OAR2_OA2MSK_OA2_7
 (0x6 << 8)

	)

258 
	#I2C_OAR2_OA2MSK_NO_CMP
 (0x7 << 8)

	)

265 
	#I2C_TIMINGR_PRESC_SHIFT
 28

	)

266 
	#I2C_TIMINGR_PRESC_MASK
 (0xF << 28)

	)

269 
	#I2C_TIMINGR_SCLDEL_SHIFT
 20

	)

270 
	#I2C_TIMINGR_SCLDEL_MASK
 (0xF << 
I2C_TIMINGR_SCLDEL_SHIFT
)

	)

273 
	#I2C_TIMINGR_SDADEL_SHIFT
 16

	)

274 
	#I2C_TIMINGR_SDADEL_MASK
 (0xF << 
I2C_TIMINGR_SDADEL_SHIFT
)

	)

277 
	#I2C_TIMINGR_SCLH_SHIFT
 8

	)

278 
	#I2C_TIMINGR_SCLH_MASK
 (0xFF << 
I2C_TIMINGR_SCLH_SHIFT
)

	)

281 
	#I2C_TIMINGR_SCLL_SHIFT
 0

	)

282 
	#I2C_TIMINGR_SCLL_MASK
 (0xFF << 
I2C_TIMINGR_SCLL_SHIFT
)

	)

287 
	#I2C_TIEMOUTR_TEXTEN
 (1 << 31)

	)

293 
	#I2C_TIEMOUTR_TIMOUTEN
 (1 << 15)

	)

296 
	#I2C_TIEMOUTR_TIDLE_SCL_LOW
 (0x0 << 12)

	)

297 
	#I2C_TIEMOUTR_TIDLE_SCL_SDA_HIGH
 (0x1 << 12)

	)

310 
	#I2C_ISR_DIR_READ
 (0x1 << 16)

	)

311 
	#I2C_ISR_DIR_WRITE
 (0x0 << 16)

	)

314 
	#I2C_ISR_BUSY
 (1 << 15)

	)

317 
	#I2C_ISR_ALERT
 (1 << 13)

	)

320 
	#I2C_ISR_TIMEOUT
 (1 << 12)

	)

323 
	#I2C_ISR_PECERR
 (1 << 11)

	)

326 
	#I2C_ISR_OVR
 (1 << 10)

	)

329 
	#I2C_ISR_ARLO
 (1 << 9)

	)

332 
	#I2C_ISR_BERR
 (1 << 8)

	)

335 
	#I2C_ISR_TCR
 (1 << 7)

	)

338 
	#I2C_ISR_TC
 (1 << 6)

	)

341 
	#I2C_ISR_STOPF
 (1 << 5)

	)

344 
	#I2C_ISR_NACKF
 (1 << 4)

	)

347 
	#I2C_ISR_ADDR
 (1 << 3)

	)

350 
	#I2C_ISR_RXNE
 (1 << 2)

	)

353 
	#I2C_ISR_TXIS
 (1 << 1)

	)

356 
	#I2C_ISR_TXE
 (1 << 0)

	)

361 
	#I2C_ICR_ALERTCF
 (1 << 13)

	)

364 
	#I2C_ICR_TIMOUTCF
 (1 << 12)

	)

367 
	#I2C_ICR_PECCF
 (1 << 11)

	)

370 
	#I2C_ICR_OVRCF
 (1 << 10)

	)

373 
	#I2C_ICR_ARLOCF
 (1 << 9)

	)

376 
	#I2C_ICR_BERRCF
 (1 << 8)

	)

379 
	#I2C_ICR_STOPCF
 (1 << 5)

	)

382 
	#I2C_ICR_NACKCF
 (1 << 4)

	)

385 
	#I2C_ICR_ADDRCF
 (1 << 3)

	)

396 
	ei2c_•ìds
 {

397 
	mi2c_•ìd_sm_100k
,

398 
	mi2c_•ìd_fm_400k
,

399 
	mi2c_•ìd_fmp_1m
,

400 
	mi2c_•ìd_unknown


403 
BEGIN_DECLS


405 
i2c_ª£t
(
uöt32_t
 
i2c
);

406 
i2c_≥rùhîÆ_íabÀ
(
uöt32_t
 
i2c
);

407 
i2c_≥rùhîÆ_dißbÀ
(
uöt32_t
 
i2c
);

408 
i2c_£nd_°¨t
(
uöt32_t
 
i2c
);

409 
i2c_£nd_°›
(
uöt32_t
 
i2c
);

410 
i2c_˛ór_°›
(
uöt32_t
 
i2c
);

411 
i2c_£t_own_7bô_¶ave_addªss
(
uöt32_t
 
i2c
, 
uöt8_t
 
¶ave
);

412 
i2c_£t_own_10bô_¶ave_addªss
(
uöt32_t
 
i2c
, 
uöt16_t
 
¶ave
);

413 
i2c_£nd_d©a
(
uöt32_t
 
i2c
, 
uöt8_t
 
d©a
);

414 
uöt8_t
 
i2c_gë_d©a
(
uöt32_t
 
i2c
);

416 
i2c_íabÀ_™Æog_fûãr
(
uöt32_t
 
i2c
);

417 
i2c_dißbÀ_™Æog_fûãr
(
uöt32_t
 
i2c
);

418 
i2c_£t_digôÆ_fûãr
(
uöt32_t
 
i2c
, 
uöt8_t
 
dnf_£âög
);

419 
i2c_£t_¥esˇÀr
(
uöt32_t
 
i2c
, 
uöt8_t
 
¥esc
);

420 
i2c_£t_d©a_£tup_time
(
uöt32_t
 
i2c
, 
uöt8_t
 
s_time
);

421 
i2c_£t_d©a_hﬁd_time
(
uöt32_t
 
i2c
, 
uöt8_t
 
h_time
);

422 
i2c_£t_s˛_high_≥riod
(
uöt32_t
 
i2c
, 
uöt8_t
 
≥riod
);

423 
i2c_£t_s˛_low_≥riod
(
uöt32_t
 
i2c
, 
uöt8_t
 
≥riod
);

424 
i2c_íabÀ_°ªtchög
(
uöt32_t
 
i2c
);

425 
i2c_dißbÀ_°ªtchög
(
uöt32_t
 
i2c
);

426 
i2c_£t_7bô_addr_mode
(
uöt32_t
 
i2c
);

427 
i2c_£t_10bô_addr_mode
(
uöt32_t
 
i2c
);

428 
i2c_£t_7bô_addªss
(
uöt32_t
 
i2c
, 
uöt8_t
 
addr
);

429 
i2c_£t_10bô_addªss
(
uöt32_t
 
i2c
, 
uöt16_t
 
addr
);

430 
i2c_£t_wrôe_å™s„r_dú
(
uöt32_t
 
i2c
);

431 
i2c_£t_ªad_å™s„r_dú
(
uöt32_t
 
i2c
);

432 
i2c_£t_byãs_to_å™s„r
(
uöt32_t
 
i2c
, uöt32_à
n_byãs
);

433 
boﬁ
 
i2c_is_°¨t
(
uöt32_t
 
i2c
);

434 
i2c_íabÀ_aut€nd
(
uöt32_t
 
i2c
);

435 
i2c_dißbÀ_aut€nd
(
uöt32_t
 
i2c
);

436 
boﬁ
 
i2c_«ck
(
uöt32_t
 
i2c
);

437 
boﬁ
 
i2c_busy
(
uöt32_t
 
i2c
);

438 
boﬁ
 
i2c_å™smô_öt_°©us
(
uöt32_t
 
i2c
);

439 
boﬁ
 
i2c_å™s„r_com∂ëe
(
uöt32_t
 
i2c
);

440 
boﬁ
 
i2c_ª˚ived_d©a
(
uöt32_t
 
i2c
);

441 
i2c_íabÀ_öãºu±
(
uöt32_t
 
i2c
, uöt32_à
öãºu±
);

442 
i2c_dißbÀ_öãºu±
(
uöt32_t
 
i2c
, uöt32_à
öãºu±
);

443 
i2c_íabÀ_rxdma
(
uöt32_t
 
i2c
);

444 
i2c_dißbÀ_rxdma
(
uöt32_t
 
i2c
);

445 
i2c_íabÀ_txdma
(
uöt32_t
 
i2c
);

446 
i2c_dißbÀ_txdma
(
uöt32_t
 
i2c
);

447 
i2c_å™s„r7
(
uöt32_t
 
i2c
, 
uöt8_t
 
addr
, uöt8_à*
w
, 
size_t
 
wn
, uöt8_à*
r
, size_à
∫
);

448 
i2c_£t_•ìd
(
uöt32_t
 
i2c
, 
i2c_•ìds
 
•ìd
, uöt32_à
˛ock_megahz
);

450 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/iwdg_common_all.h

30 #ifde‡
LIBOPENCM3_IWDG_H


32 #i‚de‡
LIBOPENCM3_IWDG_COMMON_ALL_H


33 
	#LIBOPENCM3_IWDG_COMMON_ALL_H


	)

40 
	#IWDG_KR
 
	`MMIO32
(
IWDG_BASE
 + 0x00)

	)

43 
	#IWDG_PR
 
	`MMIO32
(
IWDG_BASE
 + 0x04)

	)

46 
	#IWDG_RLR
 
	`MMIO32
(
IWDG_BASE
 + 0x08)

	)

49 
	#IWDG_SR
 
	`MMIO32
(
IWDG_BASE
 + 0x0c)

	)

60 
	#IWDG_KR_RESET
 0xØØ

	)

61 
	#IWDG_KR_UNLOCK
 0x5555

	)

62 
	#IWDG_KR_START
 0xcccc

	)

70 
	#IWDG_PR_LSB
 0

	)

75 
	#IWDG_PR_DIV4
 0x0

	)

76 
	#IWDG_PR_DIV8
 0x1

	)

77 
	#IWDG_PR_DIV16
 0x2

	)

78 
	#IWDG_PR_DIV32
 0x3

	)

79 
	#IWDG_PR_DIV64
 0x4

	)

80 
	#IWDG_PR_DIV128
 0x5

	)

81 
	#IWDG_PR_DIV256
 0x6

	)

96 
	#IWDG_SR_RVU
 (1 << 1)

	)

99 
	#IWDG_SR_PVU
 (1 << 0)

	)

104 
BEGIN_DECLS


106 
iwdg_°¨t
();

107 
iwdg_£t_≥riod_ms
(
uöt32_t
 
≥riod
);

108 
boﬁ
 
iwdg_ªlﬂd_busy
();

109 
boﬁ
 
iwdg_¥esˇÀr_busy
();

110 
iwdg_ª£t
();

112 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/iwdg_common_v2.h

31 #ifde‡
LIBOPENCM3_IWDG_H


33 #¥agm®
⁄˚


37 
	~<lib›ícm3/°m32/comm⁄/iwdg_comm⁄_Æl.h
>

48 
	#IWDG_WINR
 
	`MMIO32
(
IWDG_BASE
 + 0x10)

	)

57 
	#IWDG_SR_WVU
 (1 << 2)

	)

69 
BEGIN_DECLS


71 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/lptimer_common_all.h

30 #i‡
deföed
(
LIBOPENCM3_LPTIMER_H
)

32 #i‚de‡
LIBOPENCM3_LPTIMER_COMMON_H


33 
	#LIBOPENCM3_LPTIMER_COMMON_H


	)

37 
	#LPTIM_ISR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x00)

	)

38 
	#LPTIM_ICR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x04)

	)

39 
	#LPTIM_IER
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x08)

	)

40 
	#LPTIM_CFGR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x0C)

	)

41 
	#LPTIM_CR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x10)

	)

42 
	#LPTIM_CMP
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x14)

	)

43 
	#LPTIM_ARR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x18)

	)

44 
	#LPTIM_CNT
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x1C)

	)

46 
	#LPTIM1_ISR
 
	`LPTIM_ISR
(
LPTIM1_BASE
)

	)

47 
	#LPTIM1_ICR
 
	`LPTIM_ICR
(
LPTIM1_BASE
)

	)

48 
	#LPTIM1_IER
 
	`LPTIM_IER
(
LPTIM1_BASE
)

	)

49 
	#LPTIM1_CFGR
 
	`LPTIM_CFGR
(
LPTIM1_BASE
)

	)

50 
	#LPTIM1_CR
 
	`LPTIM_CR
(
LPTIM1_BASE
)

	)

51 
	#LPTIM1_CMP
 
	`LPTIM_CMP
(
LPTIM1_BASE
)

	)

52 
	#LPTIM1_ARR
 
	`LPTIM_ARR
(
LPTIM1_BASE
)

	)

53 
	#LPTIM1_CNT
 
	`LPTIM_CNT
(
LPTIM1_BASE
)

	)

55 #i‡
deföed
(
LPTIM2_BASE
)

56 
	#LPTIM2_ISR
 
	`LPTIM_ISR
(
LPTIM2_BASE
)

	)

57 
	#LPTIM2_ICR
 
	`LPTIM_ICR
(
LPTIM2_BASE
)

	)

58 
	#LPTIM2_IER
 
	`LPTIM_IER
(
LPTIM2_BASE
)

	)

59 
	#LPTIM2_CFGR
 
	`LPTIM_CFGR
(
LPTIM2_BASE
)

	)

60 
	#LPTIM2_CR
 
	`LPTIM_CR
(
LPTIM2_BASE
)

	)

61 
	#LPTIM2_CMP
 
	`LPTIM_CMP
(
LPTIM2_BASE
)

	)

62 
	#LPTIM2_ARR
 
	`LPTIM_ARR
(
LPTIM2_BASE
)

	)

63 
	#LPTIM2_CNT
 
	`LPTIM_CNT
(
LPTIM2_BASE
)

	)

70 
	#LPTIM_ISR_CMPM
 (1 << 0)

	)

73 
	#LPTIM_ISR_ARRM
 (1 << 1)

	)

76 
	#LPTIM_ISR_EXTTRIG
 (1 << 2)

	)

79 
	#LPTIM_ISR_CMPOK
 (1 << 3)

	)

82 
	#LPTIM_ISR_ARROK
 (1 << 4)

	)

85 
	#LPTIM_ISR_UP
 (1 << 5)

	)

88 
	#LPTIM_ISR_DOWN
 (1 << 6)

	)

96 
	#LPTIM_ICR_CMPMCF
 (1 << 0)

	)

99 
	#LPTIM_ICR_ARRMCF
 (1 << 1)

	)

102 
	#LPTIM_ICR_EXTTRIGCF
 (1 << 2)

	)

105 
	#LPTIM_ICR_CMPOKCF
 (1 << 3)

	)

108 
	#LPTIM_ICR_ARROKCF
 (1 << 4)

	)

111 
	#LPTIM_ICR_UPCF
 (1 << 5)

	)

114 
	#LPTIM_ICR_DOWNCF
 (1 << 6)

	)

122 
	#LPTIM_IER_CMPMIE
 (1 << 0)

	)

125 
	#LPTIM_IER_ARRMIE
 (1 << 1)

	)

128 
	#LPTIM_IER_EXTTRIGIE
 (1 << 2)

	)

131 
	#LPTIM_IER_CMPOKIE
 (1 << 3)

	)

134 
	#LPTIM_IER_ARROKIE
 (1 << 4)

	)

137 
	#LPTIM_IER_UPIE
 (1 << 5)

	)

140 
	#LPTIM_IER_DOWNIE
 (1 << 6)

	)

148 
	#LPTIM_CFGR_CKSEL
 (1 << 0)

	)

150 
	#LPTIM_CFGR_CKPOL_SHIFT
 1

	)

151 
	#LPTIM_CFGR_CKPOL_MASK
 0x03

	)

152 
	#LPTIM_CFGR_CKPOL
 (3 << 
LPTIM_CFGR_CKPOL_SHIFT
)

	)

155 
	#LPTIM_CFGR_CKPOL_RISING
 (0 << 
LPTIM_CFGR_CKPOL_SHIFT
)

	)

156 
	#LPTIM_CFGR_CKPOL_FALLING
 (1 << 
LPTIM_CFGR_CKPOL_SHIFT
)

	)

157 
	#LPTIM_CFGR_CKPOL_BOTH
 (2 << 
LPTIM_CFGR_CKPOL_SHIFT
)

	)

158 
	#LPTIM_CFGR_CKPOL_ENC_1
 (0 << 
LPTIM_CFGR_CKPOL_SHIFT
)

	)

159 
	#LPTIM_CFGR_CKPOL_ENC_2
 (1 << 
LPTIM_CFGR_CKPOL_SHIFT
)

	)

160 
	#LPTIM_CFGR_CKPOL_ENC_3
 (2 << 
LPTIM_CFGR_CKPOL_SHIFT
)

	)

163 
	#LPTIM_CFGR_CKFLT_SHIFT
 3

	)

164 
	#LPTIM_CFGR_CKFLT_MASK
 0x03

	)

165 
	#LPTIM_CFGR_CKFLT
 (3 << 
LPTIM_CFGR_CKFLT_SHIFT
)

	)

168 
	#LPTIM_CFGR_CKFLT_2
 (1 << 
LPTIM_CFGR_CKFLT_SHIFT
)

	)

169 
	#LPTIM_CFGR_CKFLT_4
 (2 << 
LPTIM_CFGR_CKFLT_SHIFT
)

	)

170 
	#LPTIM_CFGR_CKFLT_8
 (3 << 
LPTIM_CFGR_CKFLT_SHIFT
)

	)

173 
	#LPTIM_CFGR_TRGFLT_SHIFT
 6

	)

174 
	#LPTIM_CFGR_TRGFLT_MASK
 0x03

	)

175 
	#LPTIM_CFGR_TRGFLT
 (3 << 
LPTIM_CFGR_TRGFLT_SHIFT
)

	)

178 
	#LPTIM_CFGR_TRGFLT_2
 (1 << 
LPTIM_CFGR_TRGFLT_SHIFT
)

	)

179 
	#LPTIM_CFGR_TRGFLT_4
 (2 << 
LPTIM_CFGR_TRGFLT_SHIFT
)

	)

180 
	#LPTIM_CFGR_TRGFLT_8
 (3 << 
LPTIM_CFGR_TRGFLT_SHIFT
)

	)

183 
	#LPTIM_CFGR_PRESC_SHIFT
 9

	)

184 
	#LPTIM_CFGR_PRESC_MASK
 0x07

	)

185 
	#LPTIM_CFGR_PRESC
 (7 << 
LPTIM_CFGR_PRESC_SHIFT
)

	)

188 
	#LPTIM_CFGR_PRESC_1
 (0 << 
LPTIM_CFGR_PRESC_SHIFT
)

	)

189 
	#LPTIM_CFGR_PRESC_2
 (1 << 
LPTIM_CFGR_PRESC_SHIFT
)

	)

190 
	#LPTIM_CFGR_PRESC_4
 (2 << 
LPTIM_CFGR_PRESC_SHIFT
)

	)

191 
	#LPTIM_CFGR_PRESC_8
 (3 << 
LPTIM_CFGR_PRESC_SHIFT
)

	)

192 
	#LPTIM_CFGR_PRESC_16
 (4 << 
LPTIM_CFGR_PRESC_SHIFT
)

	)

193 
	#LPTIM_CFGR_PRESC_32
 (5 << 
LPTIM_CFGR_PRESC_SHIFT
)

	)

194 
	#LPTIM_CFGR_PRESC_64
 (6 << 
LPTIM_CFGR_PRESC_SHIFT
)

	)

195 
	#LPTIM_CFGR_PRESC_128
 (7 << 
LPTIM_CFGR_PRESC_SHIFT
)

	)

198 
	#LPTIM_CFGR_TRIGSEL_SHIFT
 13

	)

199 
	#LPTIM_CFGR_TRIGSEL_MASK
 0x07

	)

200 
	#LPTIM_CFGR_TRIGSEL
 (7 << 
LPTIM_CFGR_TRIGSEL_SHIFT
)

	)

203 
	#LPTIM_CFGR_TRIGSEL_EXT_TRIG0
 (0 << 
LPTIM_CFGR_TRIGSEL_SHIFT
)

	)

204 
	#LPTIM_CFGR_TRIGSEL_EXT_TRIG1
 (1 << 
LPTIM_CFGR_TRIGSEL_SHIFT
)

	)

205 
	#LPTIM_CFGR_TRIGSEL_EXT_TRIG2
 (2 << 
LPTIM_CFGR_TRIGSEL_SHIFT
)

	)

206 
	#LPTIM_CFGR_TRIGSEL_EXT_TRIG3
 (3 << 
LPTIM_CFGR_TRIGSEL_SHIFT
)

	)

207 
	#LPTIM_CFGR_TRIGSEL_EXT_TRIG4
 (4 << 
LPTIM_CFGR_TRIGSEL_SHIFT
)

	)

209 
	#LPTIM_CFGR_TRIGSEL_EXT_TRIG6
 (6 << 
LPTIM_CFGR_TRIGSEL_SHIFT
)

	)

210 
	#LPTIM_CFGR_TRIGSEL_EXT_TRIG7
 (7 << 
LPTIM_CFGR_TRIGSEL_SHIFT
)

	)

213 
	#LPTIM_CFGR_TRIGEN_SHIFT
 17

	)

214 
	#LPTIM_CFGR_TRIGEN_MASK
 0x07

	)

215 
	#LPTIM_CFGR_TRIGEN
 (3 << 
LPTIM_CFGR_TRIGEN_SHIFT
)

	)

218 
	#LPTIM_CFGR_TRIGEN_SW
 (0 << 
LPTIM_CFGR_TRIGEN_SHIFT
)

	)

219 
	#LPTIM_CFGR_TRIGEN_RISING
 (1 << 
LPTIM_CFGR_TRIGEN_SHIFT
)

	)

220 
	#LPTIM_CFGR_TRIGEN_FALLING
 (2 << 
LPTIM_CFGR_TRIGEN_SHIFT
)

	)

221 
	#LPTIM_CFGR_TRIGEN_BOTH
 (3 << 
LPTIM_CFGR_TRIGEN_SHIFT
)

	)

225 
	#LPTIM_CFGR_TIMOUT
 (1 << 19)

	)

228 
	#LPTIM_CFGR_WAVE
 (1 << 20)

	)

231 
	#LPTIM_CFGR_WAVPOL
 (1 << 21)

	)

234 
	#LPTIM_CFGR_PRELOAD
 (1 << 22)

	)

237 
	#LPTIM_CFGR_COUNTMODE
 (1 << 23)

	)

240 
	#LPTIM_CFGR_ENC
 (1 << 24)

	)

248 
	#LPTIM_CR_ENABLE
 (1 << 0)

	)

251 
	#LPTIM_CR_SNGSTRT
 (1 << 1)

	)

254 
	#LPTIM_CR_CNTSTRT
 (1 << 2)

	)

260 
BEGIN_DECLS


262 
Õtimî_íabÀ
(
uöt32_t
 
timî_≥rùhîÆ
);

263 
Õtimî_dißbÀ
(
uöt32_t
 
timî_≥rùhîÆ
);

265 
Õtimî_°¨t_cou¡î
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
mode
);

266 
Õtimî_£t_cou¡î
(
uöt32_t
 
timî_≥rùhîÆ
, 
uöt16_t
 
cou¡
);

267 
uöt16_t
 
Õtimî_gë_cou¡î
(
uöt32_t
 
timî_≥rùhîÆ
);

268 
Õtimî_£t_com∑ª
(
uöt32_t
 
timî_≥rùhîÆ
, 
uöt16_t
 
com∑ª_vÆue
);

269 
Õtimî_£t_≥riod
(
uöt32_t
 
Õtimî_≥rùhîÆ
, 
uöt16_t
 
≥riod_vÆue
);

270 
Õtimî_íabÀ_¥ñﬂd
(
uöt32_t
 
Õtimî_≥rùhîÆ
);

271 
Õtimî_dißbÀ_¥ñﬂd
(
uöt32_t
 
Õtimî_≥rùhîÆ
);

272 
Õtimî_£t_wavef‹m_pﬁ¨ôy_high
(
uöt32_t
 
Õtimî_≥rùhîÆ
);

273 
Õtimî_£t_wavef‹m_pﬁ¨ôy_low
(
uöt32_t
 
Õtimî_≥rùhîÆ
);

275 
Õtimî_£t_¥esˇÀr
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
¥esˇÀr
);

276 
Õtimî_íabÀ_åiggî
(
uöt32_t
 
Õtimî_≥rùhîÆ
, uöt32_à
åigí
);

277 
Õtimî_£À˘_åiggî_sour˚
(
uöt32_t
 
Õtimî_≥rùhîÆ
, uöt32_à
åiggî_sour˚
);

278 
Õtimî_£t_öã∫Æ_˛ock_sour˚
(
uöt32_t
 
timî_≥rùhîÆ
);

279 
Õtimî_£t_exã∫Æ_˛ock_sour˚
(
uöt32_t
 
timî_≥rùhîÆ
);

281 
Õtimî_˛ór_Êag
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
Êag
);

282 
boﬁ
 
Õtimî_gë_Êag
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
Êag
);

283 
Õtimî_íabÀ_úq
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
úq
);

284 
Õtimî_dißbÀ_úq
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
úq
);

287 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/ltdc_common_f47.h

36 #i‚de‡
LIBOPENCM3_STM32_COMMON_LTDC_COMMON_F47_H_


38 
	#LIBOPENCM3_STM32_COMMON_LTDC_COMMON_F47_H_


	)

41 
	~<°döt.h
>

42 
	~<lib›ícm3/°m32/rcc.h
>

49 
	#LTDC_SSCR
 (
	`MMIO32
(
LTDC_BASE
 + 0x08))

	)

50 
	#LTDC_BPCR
 (
	`MMIO32
(
LTDC_BASE
 + 0x0C))

	)

51 
	#LTDC_AWCR
 (
	`MMIO32
(
LTDC_BASE
 + 0x10))

	)

52 
	#LTDC_TWCR
 (
	`MMIO32
(
LTDC_BASE
 + 0x14))

	)

53 
	#LTDC_GCR
 (
	`MMIO32
(
LTDC_BASE
 + 0x18))

	)

54 
	#LTDC_SRCR
 (
	`MMIO32
(
LTDC_BASE
 + 0x24))

	)

55 
	#LTDC_BCCR
 (
	`MMIO32
(
LTDC_BASE
 + 0x2C))

	)

56 
	#LTDC_IER
 (
	`MMIO32
(
LTDC_BASE
 + 0x34))

	)

57 
	#LTDC_ISR
 (
	`MMIO32
(
LTDC_BASE
 + 0x38))

	)

58 
	#LTDC_ICR
 (
	`MMIO32
(
LTDC_BASE
 + 0x3C))

	)

59 
	#LTDC_LIPCR
 (
	`MMIO32
(
LTDC_BASE
 + 0x40))

	)

60 
	#LTDC_CPSR
 (
	`MMIO32
(
LTDC_BASE
 + 0x44))

	)

61 
	#LTDC_CDSR
 (
	`MMIO32
(
LTDC_BASE
 + 0x48))

	)

64 
	#LTDC_LxCR
(
x
Ë(
	`MMIO32
(
LTDC_BASE
 + 0x84 + 0x80 * ((xË- 1)))

	)

65 
	#LTDC_L1CR
 
	`LTDC_LxCR
(
LTDC_LAYER_1
)

	)

66 
	#LTDC_L2CR
 
	`LTDC_LxCR
(
LTDC_LAYER_2
)

	)

68 
	#LTDC_LxWHPCR
(
x
Ë(
	`MMIO32
(
LTDC_BASE
 + 0x88 + 0x80 * ((xË- 1)))

	)

69 
	#LTDC_L1WHPCR
 
	`LTDC_LxWHPCR
(
LTDC_LAYER_1
)

	)

70 
	#LTDC_L2WHPCR
 
	`LTDC_LxWHPCR
(
LTDC_LAYER_2
)

	)

72 
	#LTDC_LxWVPCR
(
x
Ë(
	`MMIO32
(
LTDC_BASE
 + 0x8C + 0x80 * ((xË- 1)))

	)

73 
	#LTDC_L1WVPCR
 
	`LTDC_LxWVPCR
(
LTDC_LAYER_1
)

	)

74 
	#LTDC_L2WVPCR
 
	`LTDC_LxWVPCR
(
LTDC_LAYER_2
)

	)

76 
	#LTDC_LxCKCR
(
x
Ë(
	`MMIO32
(
LTDC_BASE
 + 0x90 + 0x80 * ((xË- 1)))

	)

77 
	#LTDC_L1CKCR
 
	`LTDC_LxCKCR
(
LTDC_LAYER_1
)

	)

78 
	#LTDC_L2CKCR
 
	`LTDC_LxCKCR
(
LTDC_LAYER_2
)

	)

80 
	#LTDC_LxPFCR
(
x
Ë(
	`MMIO32
(
LTDC_BASE
 + 0x94 + 0x80 * ((xË- 1)))

	)

81 
	#LTDC_L1PFCR
 
	`LTDC_LxPFCR
(
LTDC_LAYER_1
)

	)

82 
	#LTDC_L2PFCR
 
	`LTDC_LxPFCR
(
LTDC_LAYER_2
)

	)

84 
	#LTDC_LxCACR
(
x
Ë(
	`MMIO32
(
LTDC_BASE
 + 0x98 + 0x80 * ((xË- 1)))

	)

85 
	#LTDC_L1CACR
 
	`LTDC_LxCACR
(
LTDC_LAYER_1
)

	)

86 
	#LTDC_L2CACR
 
	`LTDC_LxCACR
(
LTDC_LAYER_2
)

	)

88 
	#LTDC_LxDCCR
(
x
Ë(
	`MMIO32
(
LTDC_BASE
 + 0x9C + 0x80 * ((xË- 1)))

	)

89 
	#LTDC_L1DCCR
 
	`LTDC_LxDCCR
(
LTDC_LAYER_1
)

	)

90 
	#LTDC_L2DCCR
 
	`LTDC_LxDCCR
(
LTDC_LAYER_2
)

	)

92 
	#LTDC_LxBFCR
(
x
Ë(
	`MMIO32
(
LTDC_BASE
 + 0xA0 + 0x80 * ((xË- 1)))

	)

93 
	#LTDC_L1BFCR
 
	`LTDC_LxBFCR
(
LTDC_LAYER_1
)

	)

94 
	#LTDC_L2BFCR
 
	`LTDC_LxBFCR
(
LTDC_LAYER_2
)

	)

96 
	#LTDC_LxCFBAR
(
x
Ë(
	`MMIO32
(
LTDC_BASE
 + 0xAC + 0x80 * ((xË- 1)))

	)

97 
	#LTDC_L1CFBAR
 
	`LTDC_LxCFBAR
(
LTDC_LAYER_1
)

	)

98 
	#LTDC_L2CFBAR
 
	`LTDC_LxCFBAR
(
LTDC_LAYER_2
)

	)

100 
	#LTDC_LxCFBLR
(
x
Ë(
	`MMIO32
(
LTDC_BASE
 + 0xB0 + 0x80 * ((xË- 1)))

	)

101 
	#LTDC_L1CFBLR
 
	`LTDC_LxCFBLR
(
LTDC_LAYER_1
)

	)

102 
	#LTDC_L2CFBLR
 
	`LTDC_LxCFBLR
(
LTDC_LAYER_2
)

	)

104 
	#LTDC_LxCFBLNR
(
x
Ë(
	`MMIO32
(
LTDC_BASE
 + 0xB4 + 0x80 * ((xË- 1)))

	)

105 
	#LTDC_L1CFBLNR
 
	`LTDC_LxCFBLNR
(
LTDC_LAYER_1
)

	)

106 
	#LTDC_L2CFBLNR
 
	`LTDC_LxCFBLNR
(
LTDC_LAYER_2
)

	)

108 
	#LTDC_LxCLUTWR
(
x
Ë(
	`MMIO32
(
LTDC_BASE
 + 0xC4 + 0x80 * ((xË- 1)))

	)

109 
	#LTDC_L1CLUTWR
 
	`LTDC_LxCLUTWR
(
LTDC_LAYER_1
)

	)

110 
	#LTDC_L2CLUTWR
 
	`LTDC_LxCLUTWR
(
LTDC_LAYER_2
)

	)

113 
	#LTDC_LAYER_1
 1

	)

114 
	#LTDC_LAYER_2
 2

	)

119 
	#LTDC_SSCR_HSW_SHIFT
 16

	)

120 
	#LTDC_SSCR_HSW_MASK
 0xfff

	)

123 
	#LTDC_SSCR_VSH_SHIFT
 0

	)

124 
	#LTDC_SSCR_VSH_MASK
 0x7ff

	)

129 
	#LTDC_BPCR_AHBP_SHIFT
 16

	)

130 
	#LTDC_BPCR_AHBP_MASK
 0xfff

	)

133 
	#LTDC_BPCR_AVBP_SHIFT
 0

	)

134 
	#LTDC_BPCR_AVBP_MASK
 0x7FF

	)

139 
	#LTDC_AWCR_AAW_SHIFT
 16

	)

140 
	#LTDC_AWCR_AAW_MASK
 0xfff

	)

143 
	#LTDC_AWCR_AAH_SHIFT
 0

	)

144 
	#LTDC_AWCR_AAH_MASK
 0x7ff

	)

149 
	#LTDC_TWCR_TOTALW_SHIFT
 16

	)

150 
	#LTDC_TWCR_TOTALW_MASK
 0xfff

	)

153 
	#LTDC_TWCR_TOTALH_SHIFT
 0

	)

154 
	#LTDC_TWCR_TOTALH_MASK
 0x7ff

	)

157 
	#LTDC_GCR_LTDC_ENABLE
 (1<<0)

	)

158 
	#LTDC_GCR_DITHER_ENABLE
 (1<<16)

	)

160 
	#LTDC_GCR_PCPOL_ACTIVE_LOW
 (0<<28)

	)

161 
	#LTDC_GCR_PCPOL_ACTIVE_HIGH
 (1<<28)

	)

163 
	#LTDC_GCR_DEPOL_ACTIVE_LOW
 (0<<29)

	)

164 
	#LTDC_GCR_DEPOL_ACTIVE_HIGH
 (1<<29)

	)

166 
	#LTDC_GCR_VSPOL_ACTIVE_LOW
 (0<<30)

	)

167 
	#LTDC_GCR_VSPOL_ACTIVE_HIGH
 (1<<30)

	)

169 
	#LTDC_GCR_HSPOL_ACTIVE_LOW
 (0<<31)

	)

170 
	#LTDC_GCR_HSPOL_ACTIVE_HIGH
 (1<<31)

	)

173 
	#LTDC_GCR_HSPOL
 (1 << 31)

	)

174 
	#LTDC_GCR_VSPOL
 (1 << 30)

	)

175 
	#LTDC_GCR_DEPOL
 (1 << 29)

	)

176 
	#LTDC_GCR_PCPOL
 (1 << 28)

	)

177 
	#LTDC_GCR_DITHER
 (1 << 16)

	)

178 
	#LTDC_GCR_LTDCEN
 (1 << 0)

	)

183 
	#LTDC_SRCR_VBR
 (1 << 1)

	)

186 
	#LTDC_SRCR_IMR
 (1 << 0)

	)

189 
	#LTDC_SRCR_RELOAD_IMR
 (1<<0)

	)

190 
	#LTDC_SRCR_RELOAD_VBR
 (1<<1)

	)

195 
	#LTDC_IER_RRIE
 (1 << 3)

	)

198 
	#LTDC_IER_TERRIE
 (1 << 2)

	)

201 
	#LTDC_IER_FUIE
 (1 << 1)

	)

204 
	#LTDC_IER_LIE
 (1 << 0)

	)

209 
	#LTDC_ISR_RRIF
 (1 << 3)

	)

212 
	#LTDC_ISR_TERRIF
 (1 << 2)

	)

215 
	#LTDC_ISR_FUIF
 (1 << 1)

	)

218 
	#LTDC_ISR_LIF
 (1 << 0)

	)

223 
	#LTDC_ICR_CRRIF
 (1 << 3)

	)

226 
	#LTDC_ICR_CTERRIF
 (1 << 2)

	)

229 
	#LTDC_ICR_CFUIF
 (1 << 1)

	)

232 
	#LTDC_ICR_CLIF
 (1 << 0)

	)

237 
	#LTDC_LIPCR_LIPOS_SHIFT
 0

	)

238 
	#LTDC_LIPCR_LIPOS_MASK
 0x7ff

	)

243 
	#LTDC_CPSR_CXPOS_SHIFT
 16

	)

244 
	#LTDC_CPSR_CXPOS_MASK
 0xffff

	)

247 
	#LTDC_CPSR_CYPOS_SHIFT
 0

	)

248 
	#LTDC_CPSR_CYPOS_MASK
 0xffff

	)

251 
	#LTDC_CDSR_VDES
 (1<<0)

	)

252 
	#LTDC_CDSR_HDES
 (1<<1)

	)

253 
	#LTDC_CDSR_VSYNCS
 (1<<2)

	)

254 
	#LTDC_CDSR_HSYNCS
 (1<<3)

	)

257 
	#LTDC_LxCR_LAYER_ENABLE
 (1<<0)

	)

258 
	#LTDC_LxCR_COLKEY_ENABLE
 (1<<1)

	)

259 
	#LTDC_LxCR_COLTAB_ENABLE
 (1<<4)

	)

264 
	#LTDC_LxWHPCR_WHSPPOS_SHIFT
 16

	)

265 
	#LTDC_LxWHPCR_WHSPPOS_MASK
 0xfff

	)

268 
	#LTDC_LxWHPCR_WHSTPOS_SHIFT
 0

	)

269 
	#LTDC_LxWHPCR_WHSTPOS_MASK
 0xfff

	)

274 
	#LTDC_LxWVPCR_WVSPPOS_SHIFT
 16

	)

275 
	#LTDC_LxWVPCR_WVSPPOS_MASK
 0x7ff

	)

278 
	#LTDC_LxWVPCR_WVSTPOS_SHIFT
 0

	)

279 
	#LTDC_LxWVPCR_WVSTPOS_MASK
 0x7ff

	)

284 
	#LTDC_LxCKCR_CKRED_SHIFT
 16

	)

285 
	#LTDC_LxCKCR_CKRED_MASK
 0xff

	)

288 
	#LTDC_LxCKCR_CKGREEN_SHIFT
 16

	)

289 
	#LTDC_LxCKCR_CKGREEN_MASK
 0xff

	)

292 
	#LTDC_LxCKCR_CKBLUE_SHIFT
 16

	)

293 
	#LTDC_LxCKCR_CKBLUE_MASK
 0xff

	)

296 
	#LTDC_LxPFCR_ARGB8888
 (0b000)

	)

297 
	#LTDC_LxPFCR_RGB888
 (0b001)

	)

298 
	#LTDC_LxPFCR_RGB565
 (0b010)

	)

299 
	#LTDC_LxPFCR_ARGB1555
 (0b011)

	)

300 
	#LTDC_LxPFCR_ARGB4444
 (0b100)

	)

301 
	#LTDC_LxPFCR_L8
 (0b101)

	)

302 
	#LTDC_LxPFCR_AL44
 (0b110)

	)

303 
	#LTDC_LxPFCR_AL88
 (0b111)

	)

308 
	#LTDC_LxCACR_CONSTA_SHIFT
 0

	)

309 
	#LTDC_LxCACR_CONSTA_MASK
 0xff

	)

314 
	#LTDC_LxDCCR_DCALPHA_SHIFT
 24

	)

315 
	#LTDC_LxDCCR_DCALPHA_MASK
 1

	)

318 
	#LTDC_LxDCCR_DCRED_SHIFT
 16

	)

319 
	#LTDC_LxDCCR_DCRED_MASK
 1

	)

322 
	#LTDC_LxDCCR_DCGREEN_SHIFT
 8

	)

323 
	#LTDC_LxDCCR_DCGREEN_MASK
 1

	)

326 
	#LTDC_LxDCCR_DCBLUE_SHIFT
 0

	)

327 
	#LTDC_LxDCCR_DCBLUE_MASK
 1

	)

330 
	#LTDC_LxBFCR_BF1_CONST_ALPHA
 (0b100)

	)

331 
	#LTDC_LxBFCR_BF1_PIXEL_ALPHA_x_CONST_ALPHA
 (0b110)

	)

333 
	#LTDC_LxBFCR_BF2_CONST_ALPHA
 (0b101)

	)

334 
	#LTDC_LxBFCR_BF2_PIXEL_ALPHA_x_CONST_ALPHA
 (0b111)

	)

339 
	#LTDC_LxCFBAR_CFBAR_SHIFT
 0

	)

340 
	#LTDC_LxCFBAR_CFBAR_MASK
 0xffffffff

	)

345 
	#LTDC_LxCFBLR_CFBP_SHIFT
 16

	)

346 
	#LTDC_LxCFBLR_CFBP_MASK
 0x1fff

	)

349 
	#LTDC_LxCFBLR_CFBLL_SHIFT
 0

	)

350 
	#LTDC_LxCFBLR_CFBLL_MASK
 0x1fff

	)

355 
	#LTDC_LxCFBLNR_CFBLNBR_SHIFT
 0

	)

356 
	#LTDC_LxCFBLNR_CFBLNBR_MASK
 0x3ff

	)

361 
	#LTDC_LxCLUTWR_CLUTADD_SHIFT
 24

	)

362 
	#LTDC_LxCLUTWR_CLUTADD_MASK
 0xff

	)

365 
	#LTDC_LxCLUTWR_RED_SHIFT
 16

	)

366 
	#LTDC_LxCLUTWR_RED_MASK
 0xff

	)

369 
	#LTDC_LxCLUTWR_GREEN_SHIFT
 8

	)

370 
	#LTDC_LxCLUTWR_GREEN_MASK
 0xff

	)

373 
	#LTDC_LxCLUTWR_BLUE_SHIFT
 0

	)

374 
	#LTDC_LxCLUTWR_BLUE_MASK
 0xff

	)

381 
ölöe
 
	$…dc_˘æ_íabÀ
(
uöt32_t
 
˘æ_Êags
)

383 
LTDC_GCR
 |
˘æ_Êags
;

384 
	}
}

386 
ölöe
 
	$…dc_˘æ_dißbÀ
(
uöt32_t
 
˘æ_Êags
)

388 
LTDC_GCR
 &~(
˘æ_Êags
);

389 
	}
}

391 
ölöe
 
	$…dc_ªlﬂd
(
uöt32_t
 
ªlﬂd_Êags
)

393 
LTDC_SRCR
 = 
ªlﬂd_Êags
;

394 
	}
}

396 
ölöe
 
	$…dc_£t_background_cﬁ‹
(
uöt8_t
 
r
, uöt8_à
g
, uöt8_à
b
)

398 
LTDC_BCCR
 = (((
r
)&255)<<16) |

399 (((
g
)&255)<<8) |

400 (((
b
)&255)<<0);

401 
	}
}

403 
ölöe
 
	$…dc_gë_cuºít_posôi⁄
(
uöt16_t
 *
x
, uöt16_à*
y
)

405 
uöt32_t
 
tmp
 = 
LTDC_CPSR
;

406 *
x
 = 
tmp
 >> 16;

407 *
y
 = 
tmp
 &= 0xFFFF;

408 
	}
}

410 
ölöe
 
uöt16_t
 
	$…dc_gë_cuºít_posôi⁄_x
()

412  
LTDC_CPSR
 >> 16;

413 
	}
}

415 
ölöe
 
uöt16_t
 
	$…dc_gë_cuºít_posôi⁄_y
()

417  
LTDC_CPSR
 & 0xffff;

418 
	}
}

420 
ölöe
 
uöt32_t
 
	$…dc_gë_di•œy_°©us
(
uöt32_t
 
°©us_Êags
)

422  
LTDC_CDSR
 & 
°©us_Êags
;

423 
	}
}

426 
ölöe
 
	$…dc_œyî_˘æ_íabÀ
(
uöt32_t
 
œyî
, uöt32_à
˘æ_Êags
)

428 
	`LTDC_LxCR
(
œyî
Ë|
˘æ_Êags
;

429 
	}
}

431 
ölöe
 
	$…dc_œyî_˘æ_dißbÀ
(
uöt32_t
 
œyî
, uöt32_à
˘æ_Êags
)

433 
	`LTDC_LxCR
(
œyî
Ë&~(
˘æ_Êags
);

434 
	}
}

436 
ölöe
 
	$…dc_£t_cﬁ‹_key
(
uöt32_t
 
œyî
,

437 
uöt8_t
 
r
, uöt8_à
g
, uöt8_à
b
)

439 
	`LTDC_LxCKCR
(
œyî
Ë((((
r
)&255)<<16) |

440 (((
g
)&255)<<8) |

441 (((
b
)&255)<<0));

442 
	}
}

444 
ölöe
 
	$…dc_£t_pixñ_f‹m©
(
uöt32_t
 
œyî
, uöt32_à
f‹m©
)

446 
	`LTDC_LxPFCR
(
œyî
Ë
f‹m©
;

447 
	}
}

449 
ölöe
 
	$…dc_£t_c⁄°™t_Æpha
(
uöt32_t
 
œyî
, 
uöt8_t
 
Æpha
)

451 
	`LTDC_LxCACR
(
œyî
Ë((
Æpha
)&255);

452 
	}
}

454 
ölöe
 
	$…dc_£t_deÁu…_cﬁ‹s
(
uöt32_t
 
œyî
,

455 
uöt8_t
 
a
,

456 
uöt8_t
 
r
, uöt8_à
g
, uöt8_à
b
)

458 
	`LTDC_LxDCCR
(
œyî
Ë((((
a
)&255)<<24) |

459 (((
r
)&255)<<16) |

460 (((
g
)&255)<<8) |

461 (((
b
)&255)<<0));

462 
	}
}

464 
ölöe
 
	$…dc_£t_bÀndög_Á˘‹s
(
uöt32_t
 
œyî
,

465 
uöt8_t
 
bf1
, uöt8_à
bf2
)

467 
	`LTDC_LxBFCR
(
œyî
Ë((
bf1
)<<8Ë| ((
bf2
)<<0);

468 
	}
}

470 
ölöe
 
	$…dc_£t_fbuf„r_addªss
(
uöt32_t
 
œyî
, uöt32_à
addªss
)

472 
	`LTDC_LxCFBAR
(
œyî
Ë(
uöt32_t
)
addªss
;

473 
	}
}

475 
ölöe
 
uöt32_t
 
	$…dc_gë_fbuf„r_addªss
(
uöt32_t
 
œyî
)

477  
	`LTDC_LxCFBAR
(
œyî
);

478 
	}
}

480 
ölöe
 
	$…dc_£t_fb_löe_Àngth
(
uöt32_t
 
œyî
,

481 
uöt16_t
 
Àn
, uöt16_à
pôch
)

483 
	`LTDC_LxCFBLR
(
œyî
Ë((((
pôch
)&0x1FFF)<<16Ë| (((
Àn
)&0x1FFF)<<0));

484 
	}
}

486 
ölöe
 
	$…dc_£t_fb_löe_cou¡
(
uöt32_t
 
œyî
, 
uöt16_t
 
löecou¡
)

488 
	`LTDC_LxCFBLNR
(
œyî
Ë(((
löecou¡
)&0x3FF)<<0);

489 
	}
}

494 
…dc_£t_t·_sync_timögs
(

495 
uöt16_t
 
sync_width
, uöt16_à
sync_height
,

496 
uöt16_t
 
h_back_p‹ch
, uöt16_à
v_back_p‹ch
,

497 
uöt16_t
 
a˘ive_width
, uöt16_à
a˘ive_height
,

498 
uöt16_t
 
h_‰⁄t_p‹ch
, uöt16_à
v_‰⁄t_p‹ch


500 
…dc_£tup_wödowög
(

501 
uöt8_t
 
œyî_numbî
,

502 
uöt16_t
 
h_back_p‹ch
, uöt16_à
v_back_p‹ch
,

503 
uöt16_t
 
a˘ive_width
, uöt16_à
a˘ive_height


512 
ölöe
 
boﬁ
 
	$LTDC_SRCR_IS_RELOADING
()

514  (
LTDC_SRCR
 & (
LTDC_SRCR_RELOAD_VBR
 |

515 
LTDC_SRCR_RELOAD_IMR
)) != 0;

516 
	}
}

523 
ölöe
 
uöt32_t
 
	$…dc_gë_rgb888_‰om_rgb565
(
uöt16_t
 
rgb565
)

525 
uöt32_t
 
rgb565_32
 = (uöt32_t)
rgb565
;

526  ((((
rgb565_32
) & 0xF800) >> (11-8))/31)<<16

527 | ((((
rgb565_32
) & 0x07E0) << (8-5))/63)<<8

528 | ((((
rgb565_32
) & 0x001F) << (8-0))/31)<<0;

529 
	}
}

	@lib/libopencm3/include/libopencm3/stm32/common/pwr_common_v1.h

31 #ifde‡
LIBOPENCM3_PWR_H


33 #i‚de‡
LIBOPENCM3_PWR_COMMON_V1_H


34 
	#LIBOPENCM3_PWR_COMMON_V1_H


	)

41 
	#PWR_CR
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x00)

	)

44 
	#PWR_CSR
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x04)

	)

51 
	#PWR_CR_DBP
 (1 << 8)

	)

54 
	#PWR_CR_PLS_LSB
 5

	)

59 
	#PWR_CR_PLS_2V2
 (0x0 << 
PWR_CR_PLS_LSB
)

	)

60 
	#PWR_CR_PLS_2V3
 (0x1 << 
PWR_CR_PLS_LSB
)

	)

61 
	#PWR_CR_PLS_2V4
 (0x2 << 
PWR_CR_PLS_LSB
)

	)

62 
	#PWR_CR_PLS_2V5
 (0x3 << 
PWR_CR_PLS_LSB
)

	)

63 
	#PWR_CR_PLS_2V6
 (0x4 << 
PWR_CR_PLS_LSB
)

	)

64 
	#PWR_CR_PLS_2V7
 (0x5 << 
PWR_CR_PLS_LSB
)

	)

65 
	#PWR_CR_PLS_2V8
 (0x6 << 
PWR_CR_PLS_LSB
)

	)

66 
	#PWR_CR_PLS_2V9
 (0x7 << 
PWR_CR_PLS_LSB
)

	)

68 
	#PWR_CR_PLS_MASK
 (0x7 << 
PWR_CR_PLS_LSB
)

	)

71 
	#PWR_CR_PVDE
 (1 << 4)

	)

74 
	#PWR_CR_CSBF
 (1 << 3)

	)

77 
	#PWR_CR_CWUF
 (1 << 2)

	)

80 
	#PWR_CR_PDDS
 (1 << 1)

	)

83 
	#PWR_CR_LPDS
 (1 << 0)

	)

90 
	#PWR_CSR_EWUP
 (1 << 8)

	)

95 
	#PWR_CSR_PVDO
 (1 << 2)

	)

98 
	#PWR_CSR_SBF
 (1 << 1)

	)

101 
	#PWR_CSR_WUF
 (1 << 0)

	)

105 
BEGIN_DECLS


107 
pwr_dißbÀ_backup_domaö_wrôe_¥Ÿe˘
();

108 
pwr_íabÀ_backup_domaö_wrôe_¥Ÿe˘
();

109 
pwr_íabÀ_powî_vﬁège_dëe˘
(
uöt32_t
 
pvd_Àvñ
);

110 
pwr_dißbÀ_powî_vﬁège_dëe˘
();

111 
pwr_˛ór_°™dby_Êag
();

112 
pwr_˛ór_wakeup_Êag
();

113 
pwr_£t_°™dby_mode
();

114 
pwr_£t_°›_mode
();

115 
pwr_vﬁège_ªguœt‹_⁄_ö_°›
();

116 
pwr_vﬁège_ªguœt‹_low_powî_ö_°›
();

117 
pwr_íabÀ_wakeup_pö
();

118 
pwr_dißbÀ_wakeup_pö
();

119 
boﬁ
 
pwr_vﬁège_high
();

120 
boﬁ
 
pwr_gë_°™dby_Êag
();

121 
boﬁ
 
pwr_gë_wakeup_Êag
();

123 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/pwr_common_v2.h

26 #i‚de‡
LIBOPENCM3_PWR_COMMON_V2_H


27 
	#LIBOPENCM3_PWR_COMMON_V2_H


	)

29 
	~<lib›ícm3/°m32/comm⁄/pwr_comm⁄_v1.h
>

36 
	#PWR_CR_LPRUN
 (1 << 14)

	)

39 
	#PWR_CR_VOS_LSB
 11

	)

44 
	#PWR_CR_VOS_RANGE1
 (0x1 << 
PWR_CR_VOS_LSB
)

	)

45 
	#PWR_CR_VOS_RANGE2
 (0x2 << 
PWR_CR_VOS_LSB
)

	)

46 
	#PWR_CR_VOS_RANGE3
 (0x3 << 
PWR_CR_VOS_LSB
)

	)

48 
	#PWR_CR_VOS_MASK
 (0x3 << 
PWR_CR_VOS_LSB
)

	)

51 
	#PWR_CR_FWU
 (1 << 10)

	)

54 
	#PWR_CR_ULP
 (1 << 9)

	)

57 
	#PWR_CR_LPSDSR
 (1 << 0Ë

	)

62 
	#PWR_CSR_EWUP2
 (1 << 9)

	)

65 
	#PWR_CSR_EWUP1
 
PWR_CSR_EWUP


	)

68 
	#PWR_CSR_REGLPF
 (1 << 5)

	)

71 
	#PWR_CSR_VOSF
 (1 << 4)

	)

74 
	#PWR_CSR_VREFINTRDYF
 (1 << 3)

	)

82 
	epwr_vos_sˇÀ
 {

84 
	mPWR_SCALE1
,

86 
	mPWR_SCALE2
,

88 
	mPWR_SCALE3
,

91 
BEGIN_DECLS


93 
pwr_£t_vos_sˇÀ
(
pwr_vos_sˇÀ
 
sˇÀ
);

95 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/rcc_common_all.h

31 #ifde‡
LIBOPENCM3_RCC_H


34 #i‚de‡
LIBOPENCM3_RCC_COMMON_ALL_H


35 
	#LIBOPENCM3_RCC_COMMON_ALL_H


	)

39 
BEGIN_DECLS


41 
rcc_≥rùhîÆ_íabÀ_˛ock
(vﬁ©ûê
uöt32_t
 *
ªg
, uöt32_à
í
);

42 
rcc_≥rùhîÆ_dißbÀ_˛ock
(vﬁ©ûê
uöt32_t
 *
ªg
, uöt32_à
í
);

43 
rcc_≥rùhîÆ_ª£t
(vﬁ©ûê
uöt32_t
 *
ªg
, uöt32_à
ª£t
);

44 
rcc_≥rùhîÆ_˛ór_ª£t
(vﬁ©ûê
uöt32_t
 *
ªg
, uöt32_à
˛ór_ª£t
);

46 
rcc_≥rùh_˛ock_íabÀ
(
rcc_≥rùh_˛kí
 
˛kí
);

47 
rcc_≥rùh_˛ock_dißbÀ
(
rcc_≥rùh_˛kí
 
˛kí
);

48 
rcc_≥rùh_ª£t_pul£
(
rcc_≥rùh_r°
 
r°
);

49 
rcc_≥rùh_ª£t_hﬁd
(
rcc_≥rùh_r°
 
r°
);

50 
rcc_≥rùh_ª£t_ªÀa£
(
rcc_≥rùh_r°
 
r°
);

52 
rcc_£t_mco
(
uöt32_t
 
mco§c
);

53 
rcc_osc_by∑ss_íabÀ
(
rcc_osc
 
osc
);

54 
rcc_osc_by∑ss_dißbÀ
(
rcc_osc
 
osc
);

61 
boﬁ
 
rcc_is_osc_ªady
(
rcc_osc
 
osc
);

68 
rcc_waô_f‹_osc_ªady
(
rcc_osc
 
osc
);

70 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/rng_common_v1.h

26 #ifde‡
LIBOPENCM3_RNG_H


28 #i‚de‡
LIBOPENCM3_RNG_V1_H


29 
	#LIBOPENCM3_RNG_V1_H


	)

31 
	~<°dboﬁ.h
>

32 
	~<°döt.h
>

39 
	#RNG_CR
 
	`MMIO32
(
RNG_BASE
 + 0x00)

	)

42 
	#RNG_SR
 
	`MMIO32
(
RNG_BASE
 + 0x04)

	)

45 
	#RNG_DR
 
	`MMIO32
(
RNG_BASE
 + 0x08)

	)

50 
	#RNG_CR_RNGEN
 (1 << 2)

	)

53 
	#RNG_CR_IE
 (1 << 3)

	)

58 
	#RNG_SR_DRDY
 (1 << 0)

	)

61 
	#RNG_SR_CECS
 (1 << 1)

	)

64 
	#RNG_SR_SECS
 (1 << 2)

	)

67 
	#RNG_SR_CEIS
 (1 << 5)

	)

70 
	#RNG_SR_SEIS
 (1 << 6)

	)

74 
BEGIN_DECLS


76 
∫g_íabÀ
();

77 
∫g_dißbÀ
();

78 
∫g_öãºu±_íabÀ
();

79 
∫g_öãºu±_dißbÀ
();

80 
boﬁ
 
∫g_gë_øndom
(
uöt32_t
 *
ønd_ƒ
);

81 
uöt32_t
 
∫g_gë_øndom_blockög
();

83 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/rtc_common_l1f024.h

38 #ifde‡
LIBOPENCM3_RTC_H


40 #i‚de‡
LIBOPENCM3_RTC2_H


41 
	#LIBOPENCM3_RTC2_H


	)

49 
	#RTC_TR
 
	`MMIO32
(
RTC_BASE
 + 0x00)

	)

52 
	#RTC_DR
 
	`MMIO32
(
RTC_BASE
 + 0x04)

	)

55 
	#RTC_CR
 
	`MMIO32
(
RTC_BASE
 + 0x08)

	)

58 
	#RTC_ISR
 
	`MMIO32
(
RTC_BASE
 + 0x0c)

	)

61 
	#RTC_PRER
 
	`MMIO32
(
RTC_BASE
 + 0x10)

	)

64 
	#RTC_WUTR
 
	`MMIO32
(
RTC_BASE
 + 0x14)

	)

67 
	#RTC_CALIBR
 
	`MMIO32
(
RTC_BASE
 + 0x18)

	)

70 
	#RTC_ALRMAR
 
	`MMIO32
(
RTC_BASE
 + 0x1c)

	)

71 
	#RTC_ALRMBR
 
	`MMIO32
(
RTC_BASE
 + 0x20)

	)

74 
	#RTC_WPR
 
	`MMIO32
(
RTC_BASE
 + 0x24)

	)

77 
	#RTC_SSR
 
	`MMIO32
(
RTC_BASE
 + 0x28)

	)

80 
	#RTC_SHIFTR
 
	`MMIO32
(
RTC_BASE
 + 0x2c)

	)

83 
	#RTC_TSTR
 
	`MMIO32
(
RTC_BASE
 + 0x30)

	)

85 
	#RTC_TSDR
 
	`MMIO32
(
RTC_BASE
 + 0x34)

	)

87 
	#RTC_TSSSR
 
	`MMIO32
(
RTC_BASE
 + 0x38)

	)

90 
	#RTC_CALR
 
	`MMIO32
(
RTC_BASE
 + 0x3c)

	)

93 
	#RTC_TAFCR
 
	`MMIO32
(
RTC_BASE
 + 0x40)

	)

96 
	#RTC_ALRMASSR
 
	`MMIO32
(
RTC_BASE
 + 0x44)

	)

97 
	#RTC_ALRMBSSR
 
	`MMIO32
(
RTC_BASE
 + 0x48)

	)

99 
	#RTC_BKP_BASE
 (
RTC_BASE
 + 0x50)

	)

101 
	#RTC_BKPXR
(
ªg
Ë
	`MMIO32
(
RTC_BKP_BASE
 + (4 * (ªg)))

	)

111 
	#RTC_TR_PM
 (1 << 22)

	)

113 
	#RTC_TR_HT_SHIFT
 (20)

	)

115 
	#RTC_TR_HT_MASK
 (0x3)

	)

117 
	#RTC_TR_HU_SHIFT
 (16)

	)

119 
	#RTC_TR_HU_MASK
 (0xf)

	)

121 
	#RTC_TR_MNT_SHIFT
 (12)

	)

123 
	#RTC_TR_MNT_MASK
 (0x7)

	)

125 
	#RTC_TR_MNU_SHIFT
 (8)

	)

127 
	#RTC_TR_MNU_MASK
 (0xf)

	)

129 
	#RTC_TR_ST_SHIFT
 (4)

	)

131 
	#RTC_TR_ST_MASK
 (0x7)

	)

133 
	#RTC_TR_SU_SHIFT
 (0)

	)

135 
	#RTC_TR_SU_MASK
 (0xf)

	)

143 
	#RTC_DR_YT_SHIFT
 (20)

	)

145 
	#RTC_DR_YT_MASK
 (0xf)

	)

147 
	#RTC_DR_YU_SHIFT
 (16)

	)

149 
	#RTC_DR_YU_MASK
 (0xf)

	)

151 
	#RTC_DR_WDU_SHIFT
 (13)

	)

153 
	#RTC_DR_WDU_MASK
 (0x7)

	)

155 
	#RTC_DR_MT_SHIFT
 (12)

	)

157 
	#RTC_DR_MT_MASK
 (1)

	)

159 
	#RTC_DR_MU_SHIFT
 (8)

	)

161 
	#RTC_DR_MU_MASK
 (0xf)

	)

163 
	#RTC_DR_DT_SHIFT
 (4)

	)

165 
	#RTC_DR_DT_MASK
 (0x3)

	)

167 
	#RTC_DR_DU_SHIFT
 (0)

	)

169 
	#RTC_DR_DU_MASK
 (0xf)

	)

182 
	#RTC_CR_COE
 (1<<23)

	)

184 
	#RTC_CR_OSEL_SHIFT
 21

	)

185 
	#RTC_CR_OSEL_MASK
 (0x3)

	)

190 
	#RTC_CR_OSEL_DISABLED
 (0x0)

	)

191 
	#RTC_CR_OSEL_ALARMA
 (0x1)

	)

192 
	#RTC_CR_OSEL_ALARMB
 (0x2)

	)

193 
	#RTC_CR_OSEL_WAKEUP
 (0x3)

	)

197 
	#RTC_CR_POL
 (1<<20)

	)

199 
	#RTC_CR_COSEL
 (1<<19)

	)

201 
	#RTC_CR_BKP
 (1<<18)

	)

203 
	#RTC_CR_SUB1H
 (1<<17)

	)

205 
	#RTC_CR_ADD1H
 (1<<16)

	)

207 
	#RTC_CR_TSIE
 (1<<15)

	)

209 
	#RTC_CR_WUTIE
 (1<<14)

	)

211 
	#RTC_CR_ALRBIE
 (1<<13)

	)

213 
	#RTC_CR_ALRAIE
 (1<<12)

	)

215 
	#RTC_CR_TSE
 (1<<11)

	)

217 
	#RTC_CR_WUTE
 (1<<10)

	)

219 
	#RTC_CR_ALRBE
 (1<<9)

	)

221 
	#RTC_CR_ALRAE
 (1<<8)

	)

223 
	#RTC_CR_DCE
 (1<<7)

	)

225 
	#RTC_CR_FMT
 (1<<6)

	)

227 
	#RTC_CR_BYPSHAD
 (1<<5)

	)

229 
	#RTC_CR_REFCKON
 (1<<4)

	)

231 
	#RTC_CR_TSEDGE
 (1<<3)

	)

234 
	#RTC_CR_WUCLKSEL_SHIFT
 (0)

	)

235 
	#RTC_CR_WUCLKSEL_MASK
 (0x7)

	)

236 
	#RTC_CR_WUCLKSEL_RTC_DIV16
 (0x0)

	)

237 
	#RTC_CR_WUCLKSEL_RTC_DIV8
 (0x1)

	)

238 
	#RTC_CR_WUCLKSEL_RTC_DIV4
 (0x2)

	)

239 
	#RTC_CR_WUCLKSEL_RTC_DIV2
 (0x3)

	)

240 
	#RTC_CR_WUCLKSEL_SPRE
 (0x4)

	)

241 
	#RTC_CR_WUCLKSEL_SPRE_216
 (0x6)

	)

250 
	#RTC_ISR_RECALPF
 (1<<16)

	)

252 
	#RTC_ISR_TAMP3F
 (1<<15)

	)

254 
	#RTC_ISR_TAMP2F
 (1<<14)

	)

256 
	#RTC_ISR_TAMP1F
 (1<<13)

	)

258 
	#RTC_ISR_TSOVF
 (1<<12)

	)

260 
	#RTC_ISR_TSF
 (1<<11)

	)

262 
	#RTC_ISR_WUTF
 (1<<10)

	)

264 
	#RTC_ISR_ALRBF
 (1<<9)

	)

266 
	#RTC_ISR_ALRAF
 (1<<8)

	)

268 
	#RTC_ISR_INIT
 (1<<7)

	)

270 
	#RTC_ISR_INITF
 (1<<6)

	)

272 
	#RTC_ISR_RSF
 (1<<5)

	)

274 
	#RTC_ISR_INITS
 (1<<4)

	)

276 
	#RTC_ISR_SHPF
 (1<<3)

	)

278 
	#RTC_ISR_WUTWF
 (1<<2)

	)

280 
	#RTC_ISR_ALRBWF
 (1<<1)

	)

282 
	#RTC_ISR_ALRAWF
 (1<<0)

	)

289 
	#RTC_PRER_PREDIV_A_SHIFT
 (16)

	)

291 
	#RTC_PRER_PREDIV_A_MASK
 (0x7f)

	)

293 
	#RTC_PRER_PREDIV_S_SHIFT
 (0)

	)

295 
	#RTC_PRER_PREDIV_S_MASK
 (0x7fff)

	)

299 
	#RTC_CALIBR_DCS
 (1 << 7)

	)

301 
	#RTC_CALIBR_DC_SHIFT
 (0)

	)

302 
	#RTC_CALIBR_DC_MASK
 (0x1f)

	)

308 
	#RTC_ALRMXR_MSK4
 (1<<31)

	)

309 
	#RTC_ALRMXR_WDSEL
 (1<<30)

	)

310 
	#RTC_ALRMXR_DT_SHIFT
 (28)

	)

311 
	#RTC_ALRMXR_DT_MASK
 (0x3)

	)

312 
	#RTC_ALRMXR_DU_SHIFT
 (24)

	)

313 
	#RTC_ALRMXR_DU_MASK
 (0xf)

	)

314 
	#RTC_ALRMXR_MSK3
 (1<<23)

	)

315 
	#RTC_ALRMXR_PM
 (1<<22)

	)

316 
	#RTC_ALRMXR_HT_SHIFT
 (20)

	)

317 
	#RTC_ALRMXR_HT_MASK
 (0x3)

	)

318 
	#RTC_ALRMXR_HU_SHIFT
 (16)

	)

319 
	#RTC_ALRMXR_HU_MASK
 (0xf)

	)

320 
	#RTC_ALRMXR_MSK2
 (1<<15)

	)

321 
	#RTC_ALRMXR_MNT_SHIFT
 (12)

	)

322 
	#RTC_ALRMXR_MNT_MASK
 (0x7)

	)

323 
	#RTC_ALRMXR_MNU_SHIFT
 (8)

	)

324 
	#RTC_ALRMXR_MNU_MASK
 (0xf)

	)

325 
	#RTC_ALRMXR_MSK1
 (1<<7)

	)

326 
	#RTC_ALRMXR_ST_SHIFT
 (4)

	)

327 
	#RTC_ALRMXR_ST_MASK
 (0x7)

	)

328 
	#RTC_ALRMXR_SU_SHIFT
 (0)

	)

329 
	#RTC_ALRMXR_SU_MASK
 (0xf)

	)

333 
	#RTC_SHIFTR_ADD1S
 (31)

	)

335 
	#RTC_SHIFTR_SUBFS_SHIFT
 (0)

	)

336 
	#RTC_SHIFTR_SUBFS_MASK
 (0x7fff)

	)

341 
	#RTC_TSTR_PM
 (1<<22)

	)

342 
	#RTC_TSTR_HT_SHIFT
 (20)

	)

343 
	#RTC_TSTR_HT_MASK
 (0x3)

	)

344 
	#RTC_TSTR_HU_SHIFT
 (16)

	)

345 
	#RTC_TSTR_HU_MASK
 (0xf)

	)

346 
	#RTC_TSTR_MNT_SHIFT
 (12)

	)

347 
	#RTC_TSTR_MNT_MASK
 (0x7)

	)

348 
	#RTC_TSTR_MNU_SHIFT
 (8)

	)

349 
	#RTC_TSTR_MNU_MASK
 (0xf)

	)

350 
	#RTC_TSTR_ST_SHIFT
 (4)

	)

351 
	#RTC_TSTR_ST_MASK
 (0x7)

	)

352 
	#RTC_TSTR_SU_SHIFT
 (0)

	)

353 
	#RTC_TSTR_SU_MASK
 (0xf)

	)

359 
	#RTC_TSDR_WDU_SHIFT
 (13)

	)

360 
	#RTC_TSDR_WDU_MASK
 (0x7)

	)

361 
	#RTC_TSDR_MT
 (1<<12)

	)

362 
	#RTC_TSDR_MU_SHIFT
 (8)

	)

363 
	#RTC_TSDR_MU_MASK
 (0xf)

	)

364 
	#RTC_TSDR_DT_SHIFT
 (4)

	)

365 
	#RTC_TSDR_DT_MASK
 (0x3)

	)

366 
	#RTC_TSDR_DU_SHIFT
 (0)

	)

367 
	#RTC_TSDR_DU_MASK
 (0xf)

	)

373 
	#RTC_CALR_CALP
 (1 << 15)

	)

374 
	#RTC_CALR_CALW8
 (1 << 14)

	)

375 
	#RTC_CALR_CALW16
 (1 << 13)

	)

376 
	#RTC_CALR_CALM_SHIFT
 (0)

	)

377 
	#RTC_CALR_CALM_MASK
 (0x1ff)

	)

383 
	#RTC_TAFCR_ALARMOUTTYPE
 (1<<18)

	)

384 
	#RTC_TAFCR_TAMPPUDIS
 (1<<15)

	)

386 
	#RTC_TAFCR_TAMPPRCH_SHIFT
 (13)

	)

387 
	#RTC_TAFCR_TAMPPRCH_MASK
 (0x3)

	)

388 
	#RTC_TAFCR_TAMPPRCH_1RTC
 (0x0)

	)

389 
	#RTC_TAFCR_TAMPPRCH_2RTC
 (0x1)

	)

390 
	#RTC_TAFCR_TAMPPRCH_4RTC
 (0x2)

	)

391 
	#RTC_TAFCR_TAMPPRCH_8RTC
 (0x3)

	)

393 
	#RTC_TAFCR_TAMPFLT_SHIFT
 (11)

	)

394 
	#RTC_TAFCR_TAMPFLT_MASK
 (0x3)

	)

395 
	#RTC_TAFCR_TAMPFLT_EDGE1
 (0x0)

	)

396 
	#RTC_TAFCR_TAMPFLT_EDGE2
 (0x1)

	)

397 
	#RTC_TAFCR_TAMPFLT_EDGE4
 (0x2)

	)

398 
	#RTC_TAFCR_TAMPFLT_EDGE8
 (0x3)

	)

400 
	#RTC_TAFCR_TAMPFREQ_SHIFT
 (8)

	)

401 
	#RTC_TAFCR_TAMPFREQ_MASK
 (0x7)

	)

402 
	#RTC_TAFCR_TAMPFREQ_RTCDIV32K
 (0x0)

	)

403 
	#RTC_TAFCR_TAMPFREQ_RTCDIV16K
 (0x1)

	)

404 
	#RTC_TAFCR_TAMPFREQ_RTCDIV8K
 (0x2)

	)

405 
	#RTC_TAFCR_TAMPFREQ_RTCDIV4K
 (0x3)

	)

406 
	#RTC_TAFCR_TAMPFREQ_RTCDIV2K
 (0x4)

	)

407 
	#RTC_TAFCR_TAMPFREQ_RTCDIV1K
 (0x5)

	)

408 
	#RTC_TAFCR_TAMPFREQ_RTCDIV512
 (0x6)

	)

409 
	#RTC_TAFCR_TAMPFREQ_RTCDIV256
 (0x7)

	)

411 
	#RTC_TAFCR_TAMPTS
 (1<<7)

	)

412 
	#RTC_TAFCR_TAMP3TRG
 (1<<6)

	)

413 
	#RTC_TAFCR_TAMP3E
 (1<<5)

	)

414 
	#RTC_TAFCR_TAMP2TRG
 (1<<4)

	)

415 
	#RTC_TAFCR_TAMP2E
 (1<<3)

	)

416 
	#RTC_TAFCR_TAMPIE
 (1<<2)

	)

417 
	#RTC_TAFCR_TAMP1TRG
 (1<<1)

	)

418 
	#RTC_TAFCR_TAMP1E
 (1<<0)

	)

423 
	#RTC_ALRMXSSR_MASKSS_SHIFT
 (24)

	)

424 
	#RTC_ALARXSSR_MASKSS_MASK
 (0xf)

	)

426 
	#RTC_ALRMXSSR_SS_SHIFT
 (0)

	)

427 
	#RTC_ALARXSSR_SS_MASK
 (0x7fff)

	)

430 
BEGIN_DECLS


432 
πc_£t_¥esˇÀr
(
uöt32_t
 
sync
, uöt32_à
async
);

433 
πc_waô_f‹_synchro
();

434 
πc_lock
();

435 
πc_u∆ock
();

436 
πc_£t_wakeup_time
(
uöt16_t
 
wkup_time
, 
uöt8_t
 
πc_¸_wuck£l
);

437 
πc_˛ór_wakeup_Êag
();

439 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/spi_common_all.h

30 #i‡
deföed
(
LIBOPENCM3_SPI_H
)

32 #i‚de‡
LIBOPENCM3_SPI_COMMON_ALL_H


33 
	#LIBOPENCM3_SPI_COMMON_ALL_H


	)

46 
	#SPI1
 
SPI1_BASE


	)

47 
	#SPI2
 
SPI2_BASE


	)

48 
	#SPI3
 
SPI3_BASE


	)

49 
	#SPI4
 
SPI4_BASE


	)

50 
	#SPI5
 
SPI5_BASE


	)

51 
	#SPI6
 
SPI6_BASE


	)

58 
	#SPI_CR1
(
•i_ba£
Ë
	`MMIO32
((•i_ba£Ë+ 0x00)

	)

59 
	#SPI1_CR1
 
	`SPI_CR1
(
SPI1_BASE
)

	)

60 
	#SPI2_CR1
 
	`SPI_CR1
(
SPI2_BASE
)

	)

61 
	#SPI3_CR1
 
	`SPI_CR1
(
SPI3_BASE
)

	)

64 
	#SPI_CR2
(
•i_ba£
Ë
	`MMIO32
((•i_ba£Ë+ 0x04)

	)

65 
	#SPI1_CR2
 
	`SPI_CR2
(
SPI1_BASE
)

	)

66 
	#SPI2_CR2
 
	`SPI_CR2
(
SPI2_BASE
)

	)

67 
	#SPI3_CR2
 
	`SPI_CR2
(
SPI3_BASE
)

	)

70 
	#SPI_SR
(
•i_ba£
Ë
	`MMIO32
((•i_ba£Ë+ 0x08)

	)

71 
	#SPI1_SR
 
	`SPI_SR
(
SPI1_BASE
)

	)

72 
	#SPI2_SR
 
	`SPI_SR
(
SPI2_BASE
)

	)

73 
	#SPI3_SR
 
	`SPI_SR
(
SPI3_BASE
)

	)

76 
	#SPI_DR
(
•i_ba£
Ë
	`MMIO32
((•i_ba£Ë+ 0x0c)

	)

77 
	#SPI1_DR
 
	`SPI_DR
(
SPI1_BASE
)

	)

78 
	#SPI2_DR
 
	`SPI_DR
(
SPI2_BASE
)

	)

79 
	#SPI3_DR
 
	`SPI_DR
(
SPI3_BASE
)

	)

83 
	#SPI_CRCPR
(
•i_ba£
Ë
	`MMIO32
((•i_ba£Ë+ 0x10)

	)

84 
	#SPI1_CRCPR
 
	`SPI_CRCPR
(
SPI1_BASE
)

	)

85 
	#SPI2_CRCPR
 
	`SPI_CRCPR
(
SPI2_BASE
)

	)

86 
	#SPI3_CRCPR
 
	`SPI_CRCPR
(
SPI3_BASE
)

	)

90 
	#SPI_RXCRCR
(
•i_ba£
Ë
	`MMIO32
((•i_ba£Ë+ 0x14)

	)

91 
	#SPI1_RXCRCR
 
	`SPI_RXCRCR
(
SPI1_BASE
)

	)

92 
	#SPI2_RXCRCR
 
	`SPI_RXCRCR
(
SPI2_BASE
)

	)

93 
	#SPI3_RXCRCR
 
	`SPI_RXCRCR
(
SPI3_BASE
)

	)

97 
	#SPI_TXCRCR
(
•i_ba£
Ë
	`MMIO32
((•i_ba£Ë+ 0x18)

	)

98 
	#SPI1_TXCRCR
 
	`SPI_TXCRCR
(
SPI1_BASE
)

	)

99 
	#SPI2_TXCRCR
 
	`SPI_TXCRCR
(
SPI2_BASE
)

	)

100 
	#SPI3_TXCRCR
 
	`SPI_TXCRCR
(
SPI3_BASE
)

	)

103 
	#SPI_I2SCFGR
(
•i_ba£
Ë
	`MMIO32
((•i_ba£Ë+ 0x1c)

	)

104 
	#SPI1_I2SCFGR
 
	`SPI_I2SCFGR
(
SPI1_BASE
)

	)

105 
	#SPI2_I2SCFGR
 
	`SPI_I2SCFGR
(
SPI2_BASE
)

	)

106 
	#SPI3_I2SCFGR
 
	`SPI_I2SCFGR
(
SPI3_BASE
)

	)

109 
	#SPI_I2SPR
(
•i_ba£
Ë
	`MMIO32
((•i_ba£Ë+ 0x20)

	)

110 
	#SPI1_I2SPR
 
	`SPI_I2SPR
(
SPI1_BASE
)

	)

111 
	#SPI2_I2SPR
 
	`SPI_I2SPR
(
SPI2_BASE
)

	)

112 
	#SPI3_I2SPR
 
	`SPI_I2SPR
(
SPI3_BASE
)

	)

119 
	#SPI_CR1_BIDIMODE_2LINE_UNIDIR
 (0 << 15)

	)

120 
	#SPI_CR1_BIDIMODE_1LINE_BIDIR
 (1 << 15)

	)

121 
	#SPI_CR1_BIDIMODE
 (1 << 15)

	)

124 
	#SPI_CR1_BIDIOE
 (1 << 14)

	)

127 
	#SPI_CR1_CRCEN
 (1 << 13)

	)

130 
	#SPI_CR1_CRCNEXT
 (1 << 12)

	)

133 
	#SPI_CR1_RXONLY
 (1 << 10)

	)

136 
	#SPI_CR1_SSM
 (1 << 9)

	)

139 
	#SPI_CR1_SSI
 (1 << 8)

	)

147 
	#SPI_CR1_MSBFIRST
 (0 << 7)

	)

148 
	#SPI_CR1_LSBFIRST
 (1 << 7)

	)

152 
	#SPI_CR1_SPE
 (1 << 6)

	)

160 
	#SPI_CR1_BAUDRATE_FPCLK_DIV_2
 (0x00 << 3)

	)

161 
	#SPI_CR1_BAUDRATE_FPCLK_DIV_4
 (0x01 << 3)

	)

162 
	#SPI_CR1_BAUDRATE_FPCLK_DIV_8
 (0x02 << 3)

	)

163 
	#SPI_CR1_BAUDRATE_FPCLK_DIV_16
 (0x03 << 3)

	)

164 
	#SPI_CR1_BAUDRATE_FPCLK_DIV_32
 (0x04 << 3)

	)

165 
	#SPI_CR1_BAUDRATE_FPCLK_DIV_64
 (0x05 << 3)

	)

166 
	#SPI_CR1_BAUDRATE_FPCLK_DIV_128
 (0x06 << 3)

	)

167 
	#SPI_CR1_BAUDRATE_FPCLK_DIV_256
 (0x07 << 3)

	)

174 
	#SPI_CR1_BR_FPCLK_DIV_2
 0x0

	)

175 
	#SPI_CR1_BR_FPCLK_DIV_4
 0x1

	)

176 
	#SPI_CR1_BR_FPCLK_DIV_8
 0x2

	)

177 
	#SPI_CR1_BR_FPCLK_DIV_16
 0x3

	)

178 
	#SPI_CR1_BR_FPCLK_DIV_32
 0x4

	)

179 
	#SPI_CR1_BR_FPCLK_DIV_64
 0x5

	)

180 
	#SPI_CR1_BR_FPCLK_DIV_128
 0x6

	)

181 
	#SPI_CR1_BR_FPCLK_DIV_256
 0x7

	)

185 
	#SPI_CR1_MSTR
 (1 << 2)

	)

193 
	#SPI_CR1_CPOL_CLK_TO_0_WHEN_IDLE
 (0 << 1)

	)

194 
	#SPI_CR1_CPOL_CLK_TO_1_WHEN_IDLE
 (1 << 1)

	)

196 
	#SPI_CR1_CPOL
 (1 << 1)

	)

204 
	#SPI_CR1_CPHA_CLK_TRANSITION_1
 (0 << 0)

	)

205 
	#SPI_CR1_CPHA_CLK_TRANSITION_2
 (1 << 0)

	)

207 
	#SPI_CR1_CPHA
 (1 << 0)

	)

214 
	#SPI_CR2_TXEIE
 (1 << 7)

	)

217 
	#SPI_CR2_RXNEIE
 (1 << 6)

	)

220 
	#SPI_CR2_ERRIE
 (1 << 5)

	)

226 
	#SPI_CR2_SSOE
 (1 << 2)

	)

229 
	#SPI_CR2_TXDMAEN
 (1 << 1)

	)

232 
	#SPI_CR2_RXDMAEN
 (1 << 0)

	)

239 
	#SPI_SR_BSY
 (1 << 7)

	)

242 
	#SPI_SR_OVR
 (1 << 6)

	)

246 
	#SPI_SR_MODF
 (1 << 5)

	)

250 
	#SPI_SR_CRCERR
 (1 << 4)

	)

254 
	#SPI_SR_UDR
 (1 << 3)

	)

258 
	#SPI_SR_CHSIDE
 (1 << 2)

	)

261 
	#SPI_SR_TXE
 (1 << 1)

	)

264 
	#SPI_SR_RXNE
 (1 << 0)

	)

292 
	#SPI_I2SCFGR_I2SMOD
 (1 << 11)

	)

295 
	#SPI_I2SCFGR_I2SE
 (1 << 10)

	)

298 
	#SPI_I2SCFGR_I2SCFG_LSB
 8

	)

299 
	#SPI_I2SCFGR_I2SCFG_SLAVE_TRANSMIT
 0x0

	)

300 
	#SPI_I2SCFGR_I2SCFG_SLAVE_RECEIVE
 0x1

	)

301 
	#SPI_I2SCFGR_I2SCFG_MASTER_TRANSMIT
 0x2

	)

302 
	#SPI_I2SCFGR_I2SCFG_MASTER_RECEIVE
 0x3

	)

305 
	#SPI_I2SCFGR_PCMSYNC
 (1 << 7)

	)

310 
	#SPI_I2SCFGR_I2SSTD_LSB
 4

	)

311 
	#SPI_I2SCFGR_I2SSTD_I2S_PHILIPS
 0x0

	)

312 
	#SPI_I2SCFGR_I2SSTD_MSB_JUSTIFIED
 0x1

	)

313 
	#SPI_I2SCFGR_I2SSTD_LSB_JUSTIFIED
 0x2

	)

314 
	#SPI_I2SCFGR_I2SSTD_PCM
 0x3

	)

317 
	#SPI_I2SCFGR_CKPOL
 (1 << 3)

	)

320 
	#SPI_I2SCFGR_DATLEN_LSB
 1

	)

321 
	#SPI_I2SCFGR_DATLEN_16BIT
 0x0

	)

322 
	#SPI_I2SCFGR_DATLEN_24BIT
 0x1

	)

323 
	#SPI_I2SCFGR_DATLEN_32BIT
 0x2

	)

326 
	#SPI_I2SCFGR_CHLEN
 (1 << 0)

	)

335 
	#SPI_I2SPR_MCKOE
 (1 << 9)

	)

338 
	#SPI_I2SPR_ODD
 (1 << 8)

	)

345 
BEGIN_DECLS


347 
•i_ª£t
(
uöt32_t
 
•i_≥rùhîÆ
);

348 
•i_íabÀ
(
uöt32_t
 
•i
);

349 
•i_dißbÀ
(
uöt32_t
 
•i
);

350 
uöt16_t
 
•i_˛ón_dißbÀ
(
uöt32_t
 
•i
);

351 
•i_wrôe
(
uöt32_t
 
•i
, 
uöt16_t
 
d©a
);

352 
•i_£nd
(
uöt32_t
 
•i
, 
uöt16_t
 
d©a
);

353 
uöt16_t
 
•i_ªad
(
uöt32_t
 
•i
);

354 
uöt16_t
 
•i_x„r
(
uöt32_t
 
•i
, uöt16_à
d©a
);

355 
•i_£t_bidúe˘i⁄Æ_mode
(
uöt32_t
 
•i
);

356 
•i_£t_unidúe˘i⁄Æ_mode
(
uöt32_t
 
•i
);

357 
•i_£t_bidúe˘i⁄Æ_ª˚ive_⁄ly_mode
(
uöt32_t
 
•i
);

358 
•i_£t_bidúe˘i⁄Æ_å™smô_⁄ly_mode
(
uöt32_t
 
•i
);

359 
•i_íabÀ_¸c
(
uöt32_t
 
•i
);

360 
•i_dißbÀ_¸c
(
uöt32_t
 
•i
);

361 
•i_£t_√xt_tx_‰om_buf„r
(
uöt32_t
 
•i
);

362 
•i_£t_√xt_tx_‰om_¸c
(
uöt32_t
 
•i
);

363 
•i_£t_fuŒ_du∂ex_mode
(
uöt32_t
 
•i
);

364 
•i_£t_ª˚ive_⁄ly_mode
(
uöt32_t
 
•i
);

365 
•i_dißbÀ_so·w¨e_¶ave_m™agemít
(
uöt32_t
 
•i
);

366 
•i_íabÀ_so·w¨e_¶ave_m™agemít
(
uöt32_t
 
•i
);

367 
•i_£t_nss_high
(
uöt32_t
 
•i
);

368 
•i_£t_nss_low
(
uöt32_t
 
•i
);

369 
•i_£nd_lsb_fú°
(
uöt32_t
 
•i
);

370 
•i_£nd_msb_fú°
(
uöt32_t
 
•i
);

371 
•i_£t_baudøã_¥esˇÀr
(
uöt32_t
 
•i
, 
uöt8_t
 
baudøã
);

372 
•i_£t_ma°î_mode
(
uöt32_t
 
•i
);

373 
•i_£t_¶ave_mode
(
uöt32_t
 
•i
);

374 
•i_£t_˛ock_pﬁ¨ôy_1
(
uöt32_t
 
•i
);

375 
•i_£t_˛ock_pﬁ¨ôy_0
(
uöt32_t
 
•i
);

376 
•i_£t_˛ock_pha£_1
(
uöt32_t
 
•i
);

377 
•i_£t_˛ock_pha£_0
(
uöt32_t
 
•i
);

378 
•i_íabÀ_tx_buf„r_em±y_öãºu±
(
uöt32_t
 
•i
);

379 
•i_dißbÀ_tx_buf„r_em±y_öãºu±
(
uöt32_t
 
•i
);

380 
•i_íabÀ_rx_buf„r_nŸ_em±y_öãºu±
(
uöt32_t
 
•i
);

381 
•i_dißbÀ_rx_buf„r_nŸ_em±y_öãºu±
(
uöt32_t
 
•i
);

382 
•i_íabÀ_îr‹_öãºu±
(
uöt32_t
 
•i
);

383 
•i_dißbÀ_îr‹_öãºu±
(
uöt32_t
 
•i
);

384 
•i_íabÀ_ss_ouçut
(
uöt32_t
 
•i
);

385 
•i_dißbÀ_ss_ouçut
(
uöt32_t
 
•i
);

386 
•i_íabÀ_tx_dma
(
uöt32_t
 
•i
);

387 
•i_dißbÀ_tx_dma
(
uöt32_t
 
•i
);

388 
•i_íabÀ_rx_dma
(
uöt32_t
 
•i
);

389 
•i_dißbÀ_rx_dma
(
uöt32_t
 
•i
);

390 
•i_£t_°™d¨d_mode
(
uöt32_t
 
•i
, 
uöt8_t
 
mode
);

392 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/spi_common_v1.h

30 #ifde‡
LIBOPENCM3_SPI_H


32 #¥agm®
⁄˚


36 
	~<lib›ícm3/°m32/comm⁄/•i_comm⁄_Æl.h
>

45 
	#SPI_CR1_DFF_8BIT
 (0 << 11)

	)

46 
	#SPI_CR1_DFF_16BIT
 (1 << 11)

	)

50 
	#SPI_CR1_DFF
 (1 << 11)

	)

54 
BEGIN_DECLS


56 
•i_öô_ma°î
(
uöt32_t
 
•i
, uöt32_à
br
, uöt32_à
˝ﬁ
, uöt32_à
˝ha
,

57 
uöt32_t
 
dff
, uöt32_à
lsbfú°
);

58 
•i_£t_dff_8bô
(
uöt32_t
 
•i
);

59 
•i_£t_dff_16bô
(
uöt32_t
 
•i
);

61 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/spi_common_v1_frf.h

30 #ifde‡
LIBOPENCM3_SPI_H


32 #¥agm®
⁄˚


36 
	~<lib›ícm3/°m32/comm⁄/•i_comm⁄_v1.h
>

42 
	#SPI_CR2_FRF
 (1 << 4)

	)

43 
	#SPI_CR2_FRF_MOTOROLA_MODE
 (0 << 4)

	)

44 
	#SPI_CR2_FRF_TI_MODE
 (1 << 4)

	)

49 
	#SPI_SR_TIFRFE
 (1 << 8)

50 
	#SPI_SR_FRE
 (1 << 8)

51 

	)

54 
BEGIN_DECLS


56 
•i_£t_‰f_ti
(
uöt32_t
 
•i
);

57 
•i_£t_‰f_mŸ‹ﬁa
(
uöt32_t
 
•i
);

59 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/spi_common_v2.h

26 #ifde‡
LIBOPENCM3_SPI_H


28 #¥agm®
⁄˚


32 
	~<lib›ícm3/°m32/comm⁄/•i_comm⁄_Æl.h
>

34 
	#SPI_DR8
(
•i_ba£
Ë
	`MMIO8
((•i_ba£Ë+ 0x0c)

	)

35 
	#SPI1_DR8
 
	`SPI_DR8
(
SPI1_BASE
)

	)

36 
	#SPI2_DR8
 
	`SPI_DR8
(
SPI2_BASE
)

	)

37 
	#SPI3_DR8
 
	`SPI_DR8
(
SPI3_BASE
)

	)

46 
	#SPI_CR1_CRCL_8BIT
 (0 << 11)

	)

47 
	#SPI_CR1_CRCL_16BIT
 (1 << 11)

	)

49 
	#SPI_CR1_CRCL
 (1 << 11)

	)

54 
	#SPI_CR2_LDMA_TX
 (1 << 14)

	)

57 
	#SPI_CR2_LDMA_RX
 (1 << 13)

	)

60 
	#SPI_CR2_FRXTH
 (1 << 12)

	)

64 
	#SPI_CR2_FRF
 (1 << 4)

	)

65 
	#SPI_CR2_FRF_MOTOROLA_MODE
 (0 << 4)

	)

66 
	#SPI_CR2_FRF_TI_MODE
 (1 << 4)

	)

74 
	#SPI_CR2_DS_4BIT
 (0x3 << 8)

	)

75 
	#SPI_CR2_DS_5BIT
 (0x4 << 8)

	)

76 
	#SPI_CR2_DS_6BIT
 (0x5 << 8)

	)

77 
	#SPI_CR2_DS_7BIT
 (0x6 << 8)

	)

78 
	#SPI_CR2_DS_8BIT
 (0x7 << 8)

	)

79 
	#SPI_CR2_DS_9BIT
 (0x8 << 8)

	)

80 
	#SPI_CR2_DS_10BIT
 (0x9 << 8)

	)

81 
	#SPI_CR2_DS_11BIT
 (0xA << 8)

	)

82 
	#SPI_CR2_DS_12BIT
 (0xB << 8)

	)

83 
	#SPI_CR2_DS_13BIT
 (0xC << 8)

	)

84 
	#SPI_CR2_DS_14BIT
 (0xD << 8)

	)

85 
	#SPI_CR2_DS_15BIT
 (0xE << 8)

	)

86 
	#SPI_CR2_DS_16BIT
 (0xF << 8)

	)

88 
	#SPI_CR2_DS_MASK
 (0xF << 8)

	)

91 
	#SPI_CR2_NSSP
 (1 << 3)

	)

96 
	#SPI_SR_FTLVL_FIFO_EMPTY
 (0x0 << 11)

	)

97 
	#SPI_SR_FTLVL_QUARTER_FIFO
 (0x1 << 11)

	)

98 
	#SPI_SR_FTLVL_HALF_FIFO
 (0x2 << 11)

	)

99 
	#SPI_SR_FTLVL_FIFO_FULL
 (0x3 << 11)

	)

102 
	#SPI_SR_FRLVL_FIFO_EMPTY
 (0x0 << 9)

	)

103 
	#SPI_SR_FRLVL_QUARTER_FIFO
 (0x1 << 9)

	)

104 
	#SPI_SR_FRLVL_HALF_FIFO
 (0x2 << 9)

	)

105 
	#SPI_SR_FRLVL_FIFO_FULL
 (0x3 << 9)

	)

108 
	#SPI_SR_FRE
 (1 << 8)

	)

112 
BEGIN_DECLS


113 
•i_öô_ma°î
(
uöt32_t
 
•i
, uöt32_à
br
, uöt32_à
˝ﬁ
, uöt32_à
˝ha
,

114 
uöt32_t
 
lsbfú°
);

115 
•i_£t_¸˛_8bô
(
uöt32_t
 
•i
);

116 
•i_£t_¸˛_16bô
(
uöt32_t
 
•i
);

117 
•i_£t_d©a_size
(
uöt32_t
 
•i
, 
uöt16_t
 
d©a_s
);

118 
•i_fifo_ª˚±i⁄_thªshﬁd_8bô
(
uöt32_t
 
•i
);

119 
•i_fifo_ª˚±i⁄_thªshﬁd_16bô
(
uöt32_t
 
•i
);

120 
•i_i2s_mode_•i_mode
(
uöt32_t
 
•i
);

121 
•i_£nd8
(
uöt32_t
 
•i
, 
uöt8_t
 
d©a
);

122 
uöt8_t
 
•i_ªad8
(
uöt32_t
 
•i
);

124 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/st_usbfs_common.h

42 #ifde‡
LIBOPENCM3_ST_USBFS_H


44 #i‚de‡
LIBOPENCM3_ST_USBFS_COMMON_H


45 
	#LIBOPENCM3_ST_USBFS_COMMON_H


	)

47 
	~<lib›ícm3/°m32/toﬁs.h
>

60 
	#USB_CNTR_REG
 (&
	`MMIO32
(
USB_DEV_FS_BASE
 + 0x40))

	)

62 
	#USB_ISTR_REG
 (&
	`MMIO32
(
USB_DEV_FS_BASE
 + 0x44))

	)

64 
	#USB_FNR_REG
 (&
	`MMIO32
(
USB_DEV_FS_BASE
 + 0x48))

	)

66 
	#USB_DADDR_REG
 (&
	`MMIO32
(
USB_DEV_FS_BASE
 + 0x4C))

	)

68 
	#USB_BTABLE_REG
 (&
	`MMIO32
(
USB_DEV_FS_BASE
 + 0x50))

	)

71 
	#USB_EP_REG
(
EP
Ë(&
	`MMIO32
(
USB_DEV_FS_BASE
Ë+ (EP))

	)

81 
	#USB_CNTR_CTRM
 0x8000

	)

82 
	#USB_CNTR_PMAOVRM
 0x4000

	)

83 
	#USB_CNTR_ERRM
 0x2000

	)

84 
	#USB_CNTR_WKUPM
 0x1000

	)

85 
	#USB_CNTR_SUSPM
 0x0800

	)

86 
	#USB_CNTR_RESETM
 0x0400

	)

87 
	#USB_CNTR_SOFM
 0x0200

	)

88 
	#USB_CNTR_ESOFM
 0x0100

	)

91 
	#USB_CNTR_RESUME
 0x0010

	)

92 
	#USB_CNTR_FSUSP
 0x0008

	)

93 
	#USB_CNTR_LP_MODE
 0x0004

	)

94 
	#USB_CNTR_PWDN
 0x0002

	)

95 
	#USB_CNTR_FRES
 0x0001

	)

99 
	#USB_ISTR_CTR
 0x8000

	)

100 
	#USB_ISTR_PMAOVR
 0x4000

	)

101 
	#USB_ISTR_ERR
 0x2000

	)

102 
	#USB_ISTR_WKUP
 0x1000

	)

103 
	#USB_ISTR_SUSP
 0x0800

	)

104 
	#USB_ISTR_RESET
 0x0400

	)

105 
	#USB_ISTR_SOF
 0x0200

	)

106 
	#USB_ISTR_ESOF
 0x0100

	)

107 
	#USB_ISTR_DIR
 0x0010

	)

108 
	#USB_ISTR_EP_ID
 0x000F

	)

113 
	#USB_CLR_ISTR_PMAOVR
(Ë
	`CLR_REG_BIT
(
USB_ISTR_REG
, 
USB_ISTR_PMAOVR
)

	)

114 
	#USB_CLR_ISTR_ERR
(Ë
	`CLR_REG_BIT
(
USB_ISTR_REG
, 
USB_ISTR_ERR
)

	)

115 
	#USB_CLR_ISTR_WKUP
(Ë
	`CLR_REG_BIT
(
USB_ISTR_REG
, 
USB_ISTR_WKUP
)

	)

116 
	#USB_CLR_ISTR_SUSP
(Ë
	`CLR_REG_BIT
(
USB_ISTR_REG
, 
USB_ISTR_SUSP
)

	)

117 
	#USB_CLR_ISTR_RESET
(Ë
	`CLR_REG_BIT
(
USB_ISTR_REG
, 
USB_ISTR_RESET
)

	)

118 
	#USB_CLR_ISTR_SOF
(Ë
	`CLR_REG_BIT
(
USB_ISTR_REG
, 
USB_ISTR_SOF
)

	)

119 
	#USB_CLR_ISTR_ESOF
(Ë
	`CLR_REG_BIT
(
USB_ISTR_REG
, 
USB_ISTR_ESOF
)

	)

123 
	#USB_FNR_RXDP
 (1 << 15)

	)

124 
	#USB_FNR_RXDM
 (1 << 14)

	)

125 
	#USB_FNR_LCK
 (1 << 13)

	)

127 
	#USB_FNR_LSOF_SHIFT
 11

	)

128 
	#USB_FNR_LSOF
 (3 << 
USB_FNR_LSOF_SHIFT
)

	)

130 
	#USB_FNR_FN
 (0x7FF << 0)

	)

134 
	#USB_DADDR_EF
 (1 << 7)

	)

135 
	#USB_DADDR_ADDR
 0x007F

	)

139 
	#USB_BTABLE_BTABLE
 0xFFF8

	)

145 
	#USB_EP0
 0

	)

146 
	#USB_EP1
 1

	)

147 
	#USB_EP2
 2

	)

148 
	#USB_EP3
 3

	)

149 
	#USB_EP4
 4

	)

150 
	#USB_EP5
 5

	)

151 
	#USB_EP6
 6

	)

152 
	#USB_EP7
 7

	)

157 
	#USB_EP_RX_CTR
 0x8000

	)

158 
	#USB_EP_RX_DTOG
 0x4000

	)

159 
	#USB_EP_RX_STAT
 0x3000

	)

161 
	#USB_EP_SETUP
 0x0800

	)

162 
	#USB_EP_TYPE
 0x0600

	)

163 
	#USB_EP_KIND
 0x0100

	)

168 
	#USB_EP_TX_CTR
 0x0080

	)

169 
	#USB_EP_TX_DTOG
 0x0040

	)

170 
	#USB_EP_TX_STAT
 0x0030

	)

172 
	#USB_EP_ADDR
 0x000F

	)

175 
	#USB_EP_NTOGGLE_MSK
 (
USB_EP_RX_CTR
 | \

176 
USB_EP_SETUP
 | \

177 
USB_EP_TYPE
 | \

178 
USB_EP_KIND
 | \

179 
USB_EP_TX_CTR
 | \

180 
USB_EP_ADDR
)

	)

183 
	#USB_EP_RX_STAT_TOG_MSK
 (
USB_EP_RX_STAT
 | 
USB_EP_NTOGGLE_MSK
)

	)

185 
	#USB_EP_TX_STAT_TOG_MSK
 (
USB_EP_TX_STAT
 | 
USB_EP_NTOGGLE_MSK
)

	)

188 
	#USB_EP_RX_STAT_DISABLED
 0x0000

	)

189 
	#USB_EP_RX_STAT_STALL
 0x1000

	)

190 
	#USB_EP_RX_STAT_NAK
 0x2000

	)

191 
	#USB_EP_RX_STAT_VALID
 0x3000

	)

194 
	#USB_EP_TX_STAT_DISABLED
 0x0000

	)

195 
	#USB_EP_TX_STAT_STALL
 0x0010

	)

196 
	#USB_EP_TX_STAT_NAK
 0x0020

	)

197 
	#USB_EP_TX_STAT_VALID
 0x0030

	)

200 
	#USB_EP_TYPE_BULK
 0x0000

	)

201 
	#USB_EP_TYPE_CONTROL
 0x0200

	)

202 
	#USB_EP_TYPE_ISO
 0x0400

	)

203 
	#USB_EP_TYPE_INTERRUPT
 0x0600

	)

213 
	#USB_SET_EP_RX_STAT
(
EP
, 
STAT
) \

214 
	`TOG_SET_REG_BIT_MSK_AND_SET
(
	`USB_EP_REG
(
EP
), \

215 
USB_EP_RX_STAT_TOG_MSK
, 
STAT
, 
USB_EP_RX_CTR
 | 
USB_EP_TX_CTR
)

	)

217 
	#USB_SET_EP_TX_STAT
(
EP
, 
STAT
) \

218 
	`TOG_SET_REG_BIT_MSK_AND_SET
(
	`USB_EP_REG
(
EP
), \

219 
USB_EP_TX_STAT_TOG_MSK
, 
STAT
, 
USB_EP_RX_CTR
 | 
USB_EP_TX_CTR
)

	)

228 
	#USB_CLR_EP_NTOGGLE_BIT_AND_SET
(
EP
, 
BIT
, 
EXTRA_BITS
) \

229 
	`CLR_REG_BIT_MSK_AND_SET
(
	`USB_EP_REG
(
EP
), \

230 
USB_EP_NTOGGLE_MSK
, 
BIT
, 
EXTRA_BITS
)

	)

232 
	#USB_CLR_EP_RX_CTR
(
EP
) \

233 
	`USB_CLR_EP_NTOGGLE_BIT_AND_SET
(
EP
, 
USB_EP_RX_CTR
, 
USB_EP_TX_CTR
)

	)

235 
	#USB_CLR_EP_TX_CTR
(
EP
) \

236 
	`USB_CLR_EP_NTOGGLE_BIT_AND_SET
(
EP
, 
USB_EP_TX_CTR
, 
USB_EP_RX_CTR
)

	)

239 
	#USB_SET_EP_TYPE
(
EP
, 
TYPE
) \

240 
	`SET_REG
(
	`USB_EP_REG
(
EP
), \

241 (
	`GET_REG
(
	`USB_EP_REG
(
EP
)) & \

242 (
USB_EP_NTOGGLE_MSK
 & \

243 (~
USB_EP_TYPE
))Ë| 
TYPE
)

	)

245 
	#USB_SET_EP_KIND
(
EP
) \

246 
	`SET_REG
(
	`USB_EP_REG
(
EP
), \

247 (
	`GET_REG
(
	`USB_EP_REG
(
EP
)) & \

248 (
USB_EP_NTOGGLE_MSK
 & \

249 (~
USB_EP_KIND
))Ë| USB_EP_KIND)

	)

251 
	#USB_CLR_EP_KIND
(
EP
) \

252 
	`SET_REG
(
	`USB_EP_REG
(
EP
), \

253 (
	`GET_REG
(
	`USB_EP_REG
(
EP
)) & \

254 (
USB_EP_NTOGGLE_MSK
 & (~
USB_EP_KIND
))))

	)

256 
	#USB_SET_EP_STAT_OUT
(
EP
Ë
	`USB_SET_EP_KIND
(EP)

	)

257 
	#USB_CLR_EP_STAT_OUT
(
EP
Ë
	`USB_CLR_EP_KIND
(EP)

	)

259 
	#USB_SET_EP_ADDR
(
EP
, 
ADDR
) \

260 
	`SET_REG
(
	`USB_EP_REG
(
EP
), \

261 ((
	`GET_REG
(
	`USB_EP_REG
(
EP
)) & \

262 (
USB_EP_NTOGGLE_MSK
 & \

263 (~
USB_EP_ADDR
))Ë| 
ADDR
))

	)

266 
	#USB_CLR_EP_TX_DTOG
(
EP
) \

267 
	`SET_REG
(
	`USB_EP_REG
(
EP
), \

268 
	`GET_REG
(
	`USB_EP_REG
(
EP
)) & \

269 (
USB_EP_NTOGGLE_MSK
 | 
USB_EP_TX_DTOG
))

	)

271 
	#USB_CLR_EP_RX_DTOG
(
EP
) \

272 
	`SET_REG
(
	`USB_EP_REG
(
EP
), \

273 
	`GET_REG
(
	`USB_EP_REG
(
EP
)) & \

274 (
USB_EP_NTOGGLE_MSK
 | 
USB_EP_RX_DTOG
))

	)

279 
	#USB_GET_BTABLE
 
	`GET_REG
(
USB_BTABLE_REG
)

	)

283 
	#USB_GET_EP_TX_ADDR
(
EP
Ë
	`GET_REG
(
	`USB_EP_TX_ADDR
(EP))

	)

284 
	#USB_GET_EP_TX_COUNT
(
EP
Ë
	`GET_REG
(
	`USB_EP_TX_COUNT
(EP))

	)

285 
	#USB_GET_EP_RX_ADDR
(
EP
Ë
	`GET_REG
(
	`USB_EP_RX_ADDR
(EP))

	)

286 
	#USB_GET_EP_RX_COUNT
(
EP
Ë
	`GET_REG
(
	`USB_EP_RX_COUNT
(EP))

	)

287 
	#USB_SET_EP_TX_ADDR
(
EP
, 
ADDR
Ë
	`SET_REG
(
	`USB_EP_TX_ADDR
(EP), ADDR)

	)

288 
	#USB_SET_EP_TX_COUNT
(
EP
, 
COUNT
Ë
	`SET_REG
(
	`USB_EP_TX_COUNT
(EP), COUNT)

	)

289 
	#USB_SET_EP_RX_ADDR
(
EP
, 
ADDR
Ë
	`SET_REG
(
	`USB_EP_RX_ADDR
(EP), ADDR)

	)

290 
	#USB_SET_EP_RX_COUNT
(
EP
, 
COUNT
Ë
	`SET_REG
(
	`USB_EP_RX_COUNT
(EP), COUNT)

	)

	@lib/libopencm3/include/libopencm3/stm32/common/st_usbfs_v1.h

32 #ifde‡
LIBOPENCM3_ST_USBFS_H


34 #i‚de‡
LIBOPENCM3_ST_USBFS_V1_H


35 
	#LIBOPENCM3_ST_USBFS_V1_H


	)

37 
	~<lib›ícm3/°m32/comm⁄/°_usbfs_comm⁄.h
>

41 
	#USB_EP_TX_ADDR
(
EP
) \

42 ((
uöt32_t
 *)(
USB_PMA_BASE
 + (
USB_GET_BTABLE
 + 
EP
 * 8 + 0Ë* 2))

	)

44 
	#USB_EP_TX_COUNT
(
EP
) \

45 ((
uöt32_t
 *)(
USB_PMA_BASE
 + (
USB_GET_BTABLE
 + 
EP
 * 8 + 2Ë* 2))

	)

47 
	#USB_EP_RX_ADDR
(
EP
) \

48 ((
uöt32_t
 *)(
USB_PMA_BASE
 + (
USB_GET_BTABLE
 + 
EP
 * 8 + 4Ë* 2))

	)

50 
	#USB_EP_RX_COUNT
(
EP
) \

51 ((
uöt32_t
 *)(
USB_PMA_BASE
 + (
USB_GET_BTABLE
 + 
EP
 * 8 + 6Ë* 2))

	)

55 
	#USB_GET_EP_TX_BUFF
(
EP
) \

56 (
USB_PMA_BASE
 + (
uöt8_t
 *)(
	`USB_GET_EP_TX_ADDR
(
EP
Ë* 2))

	)

58 
	#USB_GET_EP_RX_BUFF
(
EP
) \

59 (
USB_PMA_BASE
 + (
uöt8_t
 *)(
	`USB_GET_EP_RX_ADDR
(
EP
Ë* 2))

	)

	@lib/libopencm3/include/libopencm3/stm32/common/st_usbfs_v2.h

29 #ifde‡
LIBOPENCM3_ST_USBFS_H


31 #i‚de‡
LIBOPENCM3_ST_USBFS_V2_H


32 
	#LIBOPENCM3_ST_USBFS_V2_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/°_usbfs_comm⁄.h
>

44 
	#USB_LPMCSR_REG
 (&
	`MMIO32
(
USB_DEV_FS_BASE
 + 0x54))

	)

45 
	#USB_BCDR_REG
 (&
	`MMIO32
(
USB_DEV_FS_BASE
 + 0x58))

	)

53 
	#USB_CNTR_L1REQM
 (1 << 7)

	)

54 
	#USB_CNTR_L1RESUME
 (1 << 5)

	)

58 
	#USB_ISTR_L1REQ
 (1 << 7)

	)

62 
	#USB_LPMCSR_BESL_SHIFT
 4

	)

63 
	#USB_LPMCSR_BESL
 (15 << 
USB_LPMCSR_BESL_SHIFT
)

	)

65 
	#USB_LPMCSR_REMWAKE
 (1 << 3)

	)

66 
	#USB_LPMCSR_LPMACK
 (1 << 1)

	)

67 
	#USB_LPMCSR_LPMEN
 (1 << 0)

	)

71 
	#USB_BCDR_DPPU
 (1 << 15)

	)

72 
	#USB_BCDR_PS2DET
 (1 << 7)

	)

73 
	#USB_BCDR_SDET
 (1 << 6)

	)

74 
	#USB_BCDR_PDET
 (1 << 5)

	)

75 
	#USB_BCDR_DCDET
 (1 << 4)

	)

76 
	#USB_BCDR_SDEN
 (1 << 3)

	)

77 
	#USB_BCDR_PDEN
 (1 << 2)

	)

78 
	#USB_BCDR_DCDEN
 (1 << 1)

	)

79 
	#USB_BCDR_BCDEN
 (1 << 0)

	)

83 
	#USB_EP_TX_ADDR
(
ï
) \

84 ((
uöt16_t
 *)(
USB_PMA_BASE
 + (
USB_GET_BTABLE
 + (
ï
Ë* 8 + 0Ë* 1))

	)

86 
	#USB_EP_TX_COUNT
(
ï
) \

87 ((
uöt16_t
 *)(
USB_PMA_BASE
 + (
USB_GET_BTABLE
 + (
ï
Ë* 8 + 2Ë* 1))

	)

89 
	#USB_EP_RX_ADDR
(
ï
) \

90 ((
uöt16_t
 *)(
USB_PMA_BASE
 + (
USB_GET_BTABLE
 + (
ï
Ë* 8 + 4Ë* 1))

	)

92 
	#USB_EP_RX_COUNT
(
ï
) \

93 ((
uöt16_t
 *)(
USB_PMA_BASE
 + (
USB_GET_BTABLE
 + (
ï
Ë* 8 + 6Ë* 1))

	)

97 
	#USB_GET_EP_TX_BUFF
(
ï
) \

98 (
USB_PMA_BASE
 + (
uöt8_t
 *)(
	`USB_GET_EP_TX_ADDR
(
ï
Ë* 1))

	)

100 
	#USB_GET_EP_RX_BUFF
(
ï
) \

101 (
USB_PMA_BASE
 + (
uöt8_t
 *)(
	`USB_GET_EP_RX_ADDR
(
ï
Ë* 1))

	)

	@lib/libopencm3/include/libopencm3/stm32/common/syscfg_common_l1f234.h

31 #i‡
deföed
(
LIBOPENCM3_SYSCFG_H
)

33 #i‚de‡
LIBOPENCM3_SYSCFG_COMMON_L1F234_H


34 
	#LIBOPENCM3_SYSCFG_COMMON_L1F234_H


	)

40 
	#SYSCFG_MEMRM
 
	`MMIO32
(
SYSCFG_BASE
 + 0x00)

	)

42 
	#SYSCFG_PMC
 
	`MMIO32
(
SYSCFG_BASE
 + 0x04)

	)

45 
	#SYSCFG_EXTICR
(
i
Ë
	`MMIO32
(
SYSCFG_BASE
 + 0x08 + (i)*4)

	)

46 
	#SYSCFG_EXTICR1
 
	`SYSCFG_EXTICR
(0)

	)

47 
	#SYSCFG_EXTICR2
 
	`SYSCFG_EXTICR
(1)

	)

48 
	#SYSCFG_EXTICR3
 
	`SYSCFG_EXTICR
(2)

	)

49 
	#SYSCFG_EXTICR4
 
	`SYSCFG_EXTICR
(3)

	)

51 
	#SYSCFG_CMPCR
 
	`MMIO32
(
SYSCFG_BASE
 + 0x20)

	)

55 
	#SYSCFG_EXTICR_FIELDSIZE
 4

	)

	@lib/libopencm3/include/libopencm3/stm32/common/timer_common_all.h

32 #i‡
deföed
(
LIBOPENCM3_TIMER_H
)

34 #i‚de‡
LIBOPENCM3_TIMER_COMMON_H


35 
	#LIBOPENCM3_TIMER_COMMON_H


	)

43 
	#TIM1
 
TIM1_BASE


	)

44 
	#TIM2
 
TIM2_BASE


	)

45 
	#TIM3
 
TIM3_BASE


	)

46 #i‡
deföed
(
TIM4_BASE
)

47 
	#TIM4
 
TIM4_BASE


	)

49 
	#TIM5
 
TIM5_BASE


	)

50 
	#TIM6
 
TIM6_BASE


	)

51 
	#TIM7
 
TIM7_BASE


	)

52 #i‡
deföed
(
TIM8_BASE
)

53 
	#TIM8
 
TIM8_BASE


	)

55 #i‡
deföed
(
TIM9_BASE
)

56 
	#TIM9
 
TIM9_BASE


	)

58 #i‡
deföed
(
TIM10_BASE
)

59 
	#TIM10
 
TIM10_BASE


	)

61 #i‡
deföed
(
TIM11_BASE
)

62 
	#TIM11
 
TIM11_BASE


	)

64 #i‡
deföed
(
TIM12_BASE
)

65 
	#TIM12
 
TIM12_BASE


	)

67 #i‡
deföed
(
TIM13_BASE
)

68 
	#TIM13
 
TIM13_BASE


	)

70 #i‡
deföed
(
TIM14_BASE
)

71 
	#TIM14
 
TIM14_BASE


	)

73 #i‡
deföed
(
TIM15_BASE
)

74 
	#TIM15
 
TIM15_BASE


	)

76 #i‡
deföed
(
TIM16_BASE
)

77 
	#TIM16
 
TIM16_BASE


	)

79 #i‡
deföed
(
TIM17_BASE
)

80 
	#TIM17
 
TIM17_BASE


	)

82 #i‡
deföed
(
TIM21_BASE
)

83 
	#TIM21
 
TIM21_BASE


	)

85 #i‡
deföed
(
TIM22_BASE
)

86 
	#TIM22
 
TIM22_BASE


	)

93 
	#TIM_CR1
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x00)

	)

94 
	#TIM1_CR1
 
	`TIM_CR1
(
TIM1
)

	)

95 
	#TIM2_CR1
 
	`TIM_CR1
(
TIM2
)

	)

96 
	#TIM3_CR1
 
	`TIM_CR1
(
TIM3
)

	)

97 
	#TIM4_CR1
 
	`TIM_CR1
(
TIM4
)

	)

98 
	#TIM5_CR1
 
	`TIM_CR1
(
TIM5
)

	)

99 
	#TIM6_CR1
 
	`TIM_CR1
(
TIM6
)

	)

100 
	#TIM7_CR1
 
	`TIM_CR1
(
TIM7
)

	)

101 
	#TIM8_CR1
 
	`TIM_CR1
(
TIM8
)

	)

102 
	#TIM9_CR1
 
	`TIM_CR1
(
TIM9
)

	)

103 
	#TIM10_CR1
 
	`TIM_CR1
(
TIM10
)

	)

104 
	#TIM11_CR1
 
	`TIM_CR1
(
TIM11
)

	)

105 
	#TIM12_CR1
 
	`TIM_CR1
(
TIM12
)

	)

106 
	#TIM13_CR1
 
	`TIM_CR1
(
TIM13
)

	)

107 
	#TIM14_CR1
 
	`TIM_CR1
(
TIM14
)

	)

108 
	#TIM15_CR1
 
	`TIM_CR1
(
TIM15
)

	)

109 
	#TIM16_CR1
 
	`TIM_CR1
(
TIM16
)

	)

110 
	#TIM17_CR1
 
	`TIM_CR1
(
TIM17
)

	)

113 
	#TIM_CR2
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x04)

	)

114 
	#TIM1_CR2
 
	`TIM_CR2
(
TIM1
)

	)

115 
	#TIM2_CR2
 
	`TIM_CR2
(
TIM2
)

	)

116 
	#TIM3_CR2
 
	`TIM_CR2
(
TIM3
)

	)

117 
	#TIM4_CR2
 
	`TIM_CR2
(
TIM4
)

	)

118 
	#TIM5_CR2
 
	`TIM_CR2
(
TIM5
)

	)

119 
	#TIM6_CR2
 
	`TIM_CR2
(
TIM6
)

	)

120 
	#TIM7_CR2
 
	`TIM_CR2
(
TIM7
)

	)

121 
	#TIM8_CR2
 
	`TIM_CR2
(
TIM8
)

	)

122 
	#TIM15_CR2
 
	`TIM_CR2
(
TIM15
)

	)

123 
	#TIM16_CR2
 
	`TIM_CR2
(
TIM16
)

	)

124 
	#TIM17_CR2
 
	`TIM_CR2
(
TIM17
)

	)

127 
	#TIM_SMCR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x08)

	)

128 
	#TIM1_SMCR
 
	`TIM_SMCR
(
TIM1
)

	)

129 
	#TIM2_SMCR
 
	`TIM_SMCR
(
TIM2
)

	)

130 
	#TIM3_SMCR
 
	`TIM_SMCR
(
TIM3
)

	)

131 
	#TIM4_SMCR
 
	`TIM_SMCR
(
TIM4
)

	)

132 
	#TIM5_SMCR
 
	`TIM_SMCR
(
TIM5
)

	)

133 
	#TIM8_SMCR
 
	`TIM_SMCR
(
TIM8
)

	)

134 
	#TIM9_SMCR
 
	`TIM_SMCR
(
TIM9
)

	)

135 
	#TIM12_SMCR
 
	`TIM_SMCR
(
TIM12
)

	)

136 
	#TIM15_SMCR
 
	`TIM_SMCR
(
TIM15
)

	)

139 
	#TIM_DIER
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x0C)

	)

140 
	#TIM1_DIER
 
	`TIM_DIER
(
TIM1
)

	)

141 
	#TIM2_DIER
 
	`TIM_DIER
(
TIM2
)

	)

142 
	#TIM3_DIER
 
	`TIM_DIER
(
TIM3
)

	)

143 
	#TIM4_DIER
 
	`TIM_DIER
(
TIM4
)

	)

144 
	#TIM5_DIER
 
	`TIM_DIER
(
TIM5
)

	)

145 
	#TIM6_DIER
 
	`TIM_DIER
(
TIM6
)

	)

146 
	#TIM7_DIER
 
	`TIM_DIER
(
TIM7
)

	)

147 
	#TIM8_DIER
 
	`TIM_DIER
(
TIM8
)

	)

148 
	#TIM9_DIER
 
	`TIM_DIER
(
TIM9
)

	)

149 
	#TIM10_DIER
 
	`TIM_DIER
(
TIM10
)

	)

150 
	#TIM11_DIER
 
	`TIM_DIER
(
TIM11
)

	)

151 
	#TIM12_DIER
 
	`TIM_DIER
(
TIM12
)

	)

152 
	#TIM13_DIER
 
	`TIM_DIER
(
TIM13
)

	)

153 
	#TIM14_DIER
 
	`TIM_DIER
(
TIM14
)

	)

154 
	#TIM15_DIER
 
	`TIM_DIER
(
TIM15
)

	)

155 
	#TIM16_DIER
 
	`TIM_DIER
(
TIM16
)

	)

156 
	#TIM17_DIER
 
	`TIM_DIER
(
TIM17
)

	)

159 
	#TIM_SR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x10)

	)

160 
	#TIM1_SR
 
	`TIM_SR
(
TIM1
)

	)

161 
	#TIM2_SR
 
	`TIM_SR
(
TIM2
)

	)

162 
	#TIM3_SR
 
	`TIM_SR
(
TIM3
)

	)

163 
	#TIM4_SR
 
	`TIM_SR
(
TIM4
)

	)

164 
	#TIM5_SR
 
	`TIM_SR
(
TIM5
)

	)

165 
	#TIM6_SR
 
	`TIM_SR
(
TIM6
)

	)

166 
	#TIM7_SR
 
	`TIM_SR
(
TIM7
)

	)

167 
	#TIM8_SR
 
	`TIM_SR
(
TIM8
)

	)

168 
	#TIM9_SR
 
	`TIM_SR
(
TIM9
)

	)

169 
	#TIM10_SR
 
	`TIM_SR
(
TIM10
)

	)

170 
	#TIM11_SR
 
	`TIM_SR
(
TIM11
)

	)

171 
	#TIM12_SR
 
	`TIM_SR
(
TIM12
)

	)

172 
	#TIM13_SR
 
	`TIM_SR
(
TIM13
)

	)

173 
	#TIM14_SR
 
	`TIM_SR
(
TIM14
)

	)

174 
	#TIM15_SR
 
	`TIM_SR
(
TIM15
)

	)

175 
	#TIM16_SR
 
	`TIM_SR
(
TIM16
)

	)

176 
	#TIM17_SR
 
	`TIM_SR
(
TIM17
)

	)

179 
	#TIM_EGR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x14)

	)

180 
	#TIM1_EGR
 
	`TIM_EGR
(
TIM1
)

	)

181 
	#TIM2_EGR
 
	`TIM_EGR
(
TIM2
)

	)

182 
	#TIM3_EGR
 
	`TIM_EGR
(
TIM3
)

	)

183 
	#TIM4_EGR
 
	`TIM_EGR
(
TIM4
)

	)

184 
	#TIM5_EGR
 
	`TIM_EGR
(
TIM5
)

	)

185 
	#TIM6_EGR
 
	`TIM_EGR
(
TIM6
)

	)

186 
	#TIM7_EGR
 
	`TIM_EGR
(
TIM7
)

	)

187 
	#TIM8_EGR
 
	`TIM_EGR
(
TIM8
)

	)

188 
	#TIM9_EGR
 
	`TIM_EGR
(
TIM9
)

	)

189 
	#TIM10_EGR
 
	`TIM_EGR
(
TIM10
)

	)

190 
	#TIM11_EGR
 
	`TIM_EGR
(
TIM11
)

	)

191 
	#TIM12_EGR
 
	`TIM_EGR
(
TIM12
)

	)

192 
	#TIM13_EGR
 
	`TIM_EGR
(
TIM13
)

	)

193 
	#TIM14_EGR
 
	`TIM_EGR
(
TIM14
)

	)

194 
	#TIM15_EGR
 
	`TIM_EGR
(
TIM15
)

	)

195 
	#TIM16_EGR
 
	`TIM_EGR
(
TIM16
)

	)

196 
	#TIM17_EGR
 
	`TIM_EGR
(
TIM17
)

	)

199 
	#TIM_CCMR1
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x18)

	)

200 
	#TIM1_CCMR1
 
	`TIM_CCMR1
(
TIM1
)

	)

201 
	#TIM2_CCMR1
 
	`TIM_CCMR1
(
TIM2
)

	)

202 
	#TIM3_CCMR1
 
	`TIM_CCMR1
(
TIM3
)

	)

203 
	#TIM4_CCMR1
 
	`TIM_CCMR1
(
TIM4
)

	)

204 
	#TIM5_CCMR1
 
	`TIM_CCMR1
(
TIM5
)

	)

205 
	#TIM8_CCMR1
 
	`TIM_CCMR1
(
TIM8
)

	)

206 
	#TIM9_CCMR1
 
	`TIM_CCMR1
(
TIM9
)

	)

207 
	#TIM10_CCMR1
 
	`TIM_CCMR1
(
TIM10
)

	)

208 
	#TIM11_CCMR1
 
	`TIM_CCMR1
(
TIM11
)

	)

209 
	#TIM12_CCMR1
 
	`TIM_CCMR1
(
TIM12
)

	)

210 
	#TIM13_CCMR1
 
	`TIM_CCMR1
(
TIM13
)

	)

211 
	#TIM14_CCMR1
 
	`TIM_CCMR1
(
TIM14
)

	)

212 
	#TIM15_CCMR1
 
	`TIM_CCMR1
(
TIM15
)

	)

213 
	#TIM16_CCMR1
 
	`TIM_CCMR1
(
TIM16
)

	)

214 
	#TIM17_CCMR1
 
	`TIM_CCMR1
(
TIM17
)

	)

217 
	#TIM_CCMR2
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x1C)

	)

218 
	#TIM1_CCMR2
 
	`TIM_CCMR2
(
TIM1
)

	)

219 
	#TIM2_CCMR2
 
	`TIM_CCMR2
(
TIM2
)

	)

220 
	#TIM3_CCMR2
 
	`TIM_CCMR2
(
TIM3
)

	)

221 
	#TIM4_CCMR2
 
	`TIM_CCMR2
(
TIM4
)

	)

222 
	#TIM5_CCMR2
 
	`TIM_CCMR2
(
TIM5
)

	)

223 
	#TIM8_CCMR2
 
	`TIM_CCMR2
(
TIM8
)

	)

226 
	#TIM_CCER
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x20)

	)

227 
	#TIM1_CCER
 
	`TIM_CCER
(
TIM1
)

	)

228 
	#TIM2_CCER
 
	`TIM_CCER
(
TIM2
)

	)

229 
	#TIM3_CCER
 
	`TIM_CCER
(
TIM3
)

	)

230 
	#TIM4_CCER
 
	`TIM_CCER
(
TIM4
)

	)

231 
	#TIM5_CCER
 
	`TIM_CCER
(
TIM5
)

	)

232 
	#TIM8_CCER
 
	`TIM_CCER
(
TIM8
)

	)

233 
	#TIM9_CCER
 
	`TIM_CCER
(
TIM9
)

	)

234 
	#TIM10_CCER
 
	`TIM_CCER
(
TIM10
)

	)

235 
	#TIM11_CCER
 
	`TIM_CCER
(
TIM11
)

	)

236 
	#TIM12_CCER
 
	`TIM_CCER
(
TIM12
)

	)

237 
	#TIM13_CCER
 
	`TIM_CCER
(
TIM13
)

	)

238 
	#TIM14_CCER
 
	`TIM_CCER
(
TIM14
)

	)

239 
	#TIM15_CCER
 
	`TIM_CCER
(
TIM15
)

	)

240 
	#TIM16_CCER
 
	`TIM_CCER
(
TIM16
)

	)

241 
	#TIM17_CCER
 
	`TIM_CCER
(
TIM17
)

	)

244 
	#TIM_CNT
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x24)

	)

245 
	#TIM1_CNT
 
	`TIM_CNT
(
TIM1
)

	)

246 
	#TIM2_CNT
 
	`TIM_CNT
(
TIM2
)

	)

247 
	#TIM3_CNT
 
	`TIM_CNT
(
TIM3
)

	)

248 
	#TIM4_CNT
 
	`TIM_CNT
(
TIM4
)

	)

249 
	#TIM5_CNT
 
	`TIM_CNT
(
TIM5
)

	)

250 
	#TIM6_CNT
 
	`TIM_CNT
(
TIM6
)

	)

251 
	#TIM7_CNT
 
	`TIM_CNT
(
TIM7
)

	)

252 
	#TIM8_CNT
 
	`TIM_CNT
(
TIM8
)

	)

253 
	#TIM9_CNT
 
	`TIM_CNT
(
TIM9
)

	)

254 
	#TIM10_CNT
 
	`TIM_CNT
(
TIM10
)

	)

255 
	#TIM11_CNT
 
	`TIM_CNT
(
TIM11
)

	)

256 
	#TIM12_CNT
 
	`TIM_CNT
(
TIM12
)

	)

257 
	#TIM13_CNT
 
	`TIM_CNT
(
TIM13
)

	)

258 
	#TIM14_CNT
 
	`TIM_CNT
(
TIM14
)

	)

259 
	#TIM15_CNT
 
	`TIM_CNT
(
TIM15
)

	)

260 
	#TIM16_CNT
 
	`TIM_CNT
(
TIM16
)

	)

261 
	#TIM17_CNT
 
	`TIM_CNT
(
TIM17
)

	)

264 
	#TIM_PSC
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x28)

	)

265 
	#TIM1_PSC
 
	`TIM_PSC
(
TIM1
)

	)

266 
	#TIM2_PSC
 
	`TIM_PSC
(
TIM2
)

	)

267 
	#TIM3_PSC
 
	`TIM_PSC
(
TIM3
)

	)

268 
	#TIM4_PSC
 
	`TIM_PSC
(
TIM4
)

	)

269 
	#TIM5_PSC
 
	`TIM_PSC
(
TIM5
)

	)

270 
	#TIM6_PSC
 
	`TIM_PSC
(
TIM6
)

	)

271 
	#TIM7_PSC
 
	`TIM_PSC
(
TIM7
)

	)

272 
	#TIM8_PSC
 
	`TIM_PSC
(
TIM8
)

	)

273 
	#TIM9_PSC
 
	`TIM_PSC
(
TIM9
)

	)

274 
	#TIM10_PSC
 
	`TIM_PSC
(
TIM10
)

	)

275 
	#TIM11_PSC
 
	`TIM_PSC
(
TIM11
)

	)

276 
	#TIM12_PSC
 
	`TIM_PSC
(
TIM12
)

	)

277 
	#TIM13_PSC
 
	`TIM_PSC
(
TIM13
)

	)

278 
	#TIM14_PSC
 
	`TIM_PSC
(
TIM14
)

	)

279 
	#TIM15_PSC
 
	`TIM_PSC
(
TIM15
)

	)

280 
	#TIM16_PSC
 
	`TIM_PSC
(
TIM16
)

	)

281 
	#TIM17_PSC
 
	`TIM_PSC
(
TIM17
)

	)

284 
	#TIM_ARR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x2C)

	)

285 
	#TIM1_ARR
 
	`TIM_ARR
(
TIM1
)

	)

286 
	#TIM2_ARR
 
	`TIM_ARR
(
TIM2
)

	)

287 
	#TIM3_ARR
 
	`TIM_ARR
(
TIM3
)

	)

288 
	#TIM4_ARR
 
	`TIM_ARR
(
TIM4
)

	)

289 
	#TIM5_ARR
 
	`TIM_ARR
(
TIM5
)

	)

290 
	#TIM6_ARR
 
	`TIM_ARR
(
TIM6
)

	)

291 
	#TIM7_ARR
 
	`TIM_ARR
(
TIM7
)

	)

292 
	#TIM8_ARR
 
	`TIM_ARR
(
TIM8
)

	)

293 
	#TIM9_ARR
 
	`TIM_ARR
(
TIM9
)

	)

294 
	#TIM10_ARR
 
	`TIM_ARR
(
TIM10
)

	)

295 
	#TIM11_ARR
 
	`TIM_ARR
(
TIM11
)

	)

296 
	#TIM12_ARR
 
	`TIM_ARR
(
TIM12
)

	)

297 
	#TIM13_ARR
 
	`TIM_ARR
(
TIM13
)

	)

298 
	#TIM14_ARR
 
	`TIM_ARR
(
TIM14
)

	)

299 
	#TIM15_ARR
 
	`TIM_ARR
(
TIM15
)

	)

300 
	#TIM16_ARR
 
	`TIM_ARR
(
TIM16
)

	)

301 
	#TIM17_ARR
 
	`TIM_ARR
(
TIM17
)

	)

304 
	#TIM_RCR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x30)

	)

305 
	#TIM1_RCR
 
	`TIM_RCR
(
TIM1
)

	)

306 
	#TIM8_RCR
 
	`TIM_RCR
(
TIM8
)

	)

307 
	#TIM15_RCR
 
	`TIM_RCR
(
TIM15
)

	)

308 
	#TIM16_RCR
 
	`TIM_RCR
(
TIM16
)

	)

309 
	#TIM17_RCR
 
	`TIM_RCR
(
TIM17
)

	)

312 
	#TIM_CCR1
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x34)

	)

313 
	#TIM1_CCR1
 
	`TIM_CCR1
(
TIM1
)

	)

314 
	#TIM2_CCR1
 
	`TIM_CCR1
(
TIM2
)

	)

315 
	#TIM3_CCR1
 
	`TIM_CCR1
(
TIM3
)

	)

316 
	#TIM4_CCR1
 
	`TIM_CCR1
(
TIM4
)

	)

317 
	#TIM5_CCR1
 
	`TIM_CCR1
(
TIM5
)

	)

318 
	#TIM8_CCR1
 
	`TIM_CCR1
(
TIM8
)

	)

319 
	#TIM9_CCR1
 
	`TIM_CCR1
(
TIM9
)

	)

320 
	#TIM10_CCR1
 
	`TIM_CCR1
(
TIM10
)

	)

321 
	#TIM11_CCR1
 
	`TIM_CCR1
(
TIM11
)

	)

322 
	#TIM12_CCR1
 
	`TIM_CCR1
(
TIM12
)

	)

323 
	#TIM13_CCR1
 
	`TIM_CCR1
(
TIM13
)

	)

324 
	#TIM14_CCR1
 
	`TIM_CCR1
(
TIM14
)

	)

325 
	#TIM15_CCR1
 
	`TIM_CCR1
(
TIM15
)

	)

326 
	#TIM16_CCR1
 
	`TIM_CCR1
(
TIM16
)

	)

327 
	#TIM17_CCR1
 
	`TIM_CCR1
(
TIM17
)

	)

330 
	#TIM_CCR2
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x38)

	)

331 
	#TIM1_CCR2
 
	`TIM_CCR2
(
TIM1
)

	)

332 
	#TIM2_CCR2
 
	`TIM_CCR2
(
TIM2
)

	)

333 
	#TIM3_CCR2
 
	`TIM_CCR2
(
TIM3
)

	)

334 
	#TIM4_CCR2
 
	`TIM_CCR2
(
TIM4
)

	)

335 
	#TIM5_CCR2
 
	`TIM_CCR2
(
TIM5
)

	)

336 
	#TIM8_CCR2
 
	`TIM_CCR2
(
TIM8
)

	)

337 
	#TIM9_CCR2
 
	`TIM_CCR2
(
TIM9
)

	)

338 
	#TIM12_CCR2
 
	`TIM_CCR2
(
TIM12
)

	)

339 
	#TIM15_CCR2
 
	`TIM_CCR2
(
TIM15
)

	)

342 
	#TIM_CCR3
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x3C)

	)

343 
	#TIM1_CCR3
 
	`TIM_CCR3
(
TIM1
)

	)

344 
	#TIM2_CCR3
 
	`TIM_CCR3
(
TIM2
)

	)

345 
	#TIM3_CCR3
 
	`TIM_CCR3
(
TIM3
)

	)

346 
	#TIM4_CCR3
 
	`TIM_CCR3
(
TIM4
)

	)

347 
	#TIM5_CCR3
 
	`TIM_CCR3
(
TIM5
)

	)

348 
	#TIM8_CCR3
 
	`TIM_CCR3
(
TIM8
)

	)

351 
	#TIM_CCR4
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x40)

	)

352 
	#TIM1_CCR4
 
	`TIM_CCR4
(
TIM1
)

	)

353 
	#TIM2_CCR4
 
	`TIM_CCR4
(
TIM2
)

	)

354 
	#TIM3_CCR4
 
	`TIM_CCR4
(
TIM3
)

	)

355 
	#TIM4_CCR4
 
	`TIM_CCR4
(
TIM4
)

	)

356 
	#TIM5_CCR4
 
	`TIM_CCR4
(
TIM5
)

	)

357 
	#TIM8_CCR4
 
	`TIM_CCR4
(
TIM8
)

	)

360 
	#TIM_BDTR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x44)

	)

361 
	#TIM1_BDTR
 
	`TIM_BDTR
(
TIM1
)

	)

362 
	#TIM8_BDTR
 
	`TIM_BDTR
(
TIM8
)

	)

363 
	#TIM15_BDTR
 
	`TIM_BDTR
(
TIM15
)

	)

364 
	#TIM16_BDTR
 
	`TIM_BDTR
(
TIM16
)

	)

365 
	#TIM17_BDTR
 
	`TIM_BDTR
(
TIM17
)

	)

368 
	#TIM_DCR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x48)

	)

369 
	#TIM1_DCR
 
	`TIM_DCR
(
TIM1
)

	)

370 
	#TIM2_DCR
 
	`TIM_DCR
(
TIM2
)

	)

371 
	#TIM3_DCR
 
	`TIM_DCR
(
TIM3
)

	)

372 
	#TIM4_DCR
 
	`TIM_DCR
(
TIM4
)

	)

373 
	#TIM5_DCR
 
	`TIM_DCR
(
TIM5
)

	)

374 
	#TIM8_DCR
 
	`TIM_DCR
(
TIM8
)

	)

375 
	#TIM15_DCR
 
	`TIM_DCR
(
TIM15
)

	)

376 
	#TIM16_DCR
 
	`TIM_DCR
(
TIM16
)

	)

377 
	#TIM17_DCR
 
	`TIM_DCR
(
TIM17
)

	)

380 
	#TIM_DMAR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x4C)

	)

381 
	#TIM1_DMAR
 
	`TIM_DMAR
(
TIM1
)

	)

382 
	#TIM2_DMAR
 
	`TIM_DMAR
(
TIM2
)

	)

383 
	#TIM3_DMAR
 
	`TIM_DMAR
(
TIM3
)

	)

384 
	#TIM4_DMAR
 
	`TIM_DMAR
(
TIM4
)

	)

385 
	#TIM5_DMAR
 
	`TIM_DMAR
(
TIM5
)

	)

386 
	#TIM8_DMAR
 
	`TIM_DMAR
(
TIM8
)

	)

387 
	#TIM15_DMAR
 
	`TIM_DMAR
(
TIM15
)

	)

388 
	#TIM16_DMAR
 
	`TIM_DMAR
(
TIM16
)

	)

389 
	#TIM17_DMAR
 
	`TIM_DMAR
(
TIM17
)

	)

397 
	#TIM_CR1_CKD_CK_INT
 (0x0 << 8)

	)

398 
	#TIM_CR1_CKD_CK_INT_MUL_2
 (0x1 << 8)

	)

399 
	#TIM_CR1_CKD_CK_INT_MUL_4
 (0x2 << 8)

	)

400 
	#TIM_CR1_CKD_CK_INT_MASK
 (0x3 << 8)

	)

404 
	#TIM_CR1_ARPE
 (1 << 7)

	)

410 
	#TIM_CR1_CMS_EDGE
 (0x0 << 5)

	)

411 
	#TIM_CR1_CMS_CENTER_1
 (0x1 << 5)

	)

412 
	#TIM_CR1_CMS_CENTER_2
 (0x2 << 5)

	)

413 
	#TIM_CR1_CMS_CENTER_3
 (0x3 << 5)

	)

414 
	#TIM_CR1_CMS_MASK
 (0x3 << 5)

	)

421 
	#TIM_CR1_DIR_UP
 (0 << 4)

	)

422 
	#TIM_CR1_DIR_DOWN
 (1 << 4)

	)

426 
	#TIM_CR1_OPM
 (1 << 3)

	)

429 
	#TIM_CR1_URS
 (1 << 2)

	)

432 
	#TIM_CR1_UDIS
 (1 << 1)

	)

435 
	#TIM_CR1_CEN
 (1 << 0)

	)

443 
	#TIM_CR2_OIS4
 (1 << 14)

	)

446 
	#TIM_CR2_OIS3N
 (1 << 13)

	)

449 
	#TIM_CR2_OIS3
 (1 << 12)

	)

452 
	#TIM_CR2_OIS2N
 (1 << 11)

	)

455 
	#TIM_CR2_OIS2
 (1 << 10)

	)

458 
	#TIM_CR2_OIS1N
 (1 << 9)

	)

461 
	#TIM_CR2_OIS1
 (1 << 8)

	)

462 
	#TIM_CR2_OIS_MASK
 (0x7‡<< 8)

	)

466 
	#TIM_CR2_TI1S
 (1 << 7)

	)

472 
	#TIM_CR2_MMS_RESET
 (0x0 << 4)

	)

473 
	#TIM_CR2_MMS_ENABLE
 (0x1 << 4)

	)

474 
	#TIM_CR2_MMS_UPDATE
 (0x2 << 4)

	)

475 
	#TIM_CR2_MMS_COMPARE_PULSE
 (0x3 << 4)

	)

476 
	#TIM_CR2_MMS_COMPARE_OC1REF
 (0x4 << 4)

	)

477 
	#TIM_CR2_MMS_COMPARE_OC2REF
 (0x5 << 4)

	)

478 
	#TIM_CR2_MMS_COMPARE_OC3REF
 (0x6 << 4)

	)

479 
	#TIM_CR2_MMS_COMPARE_OC4REF
 (0x7 << 4)

	)

480 
	#TIM_CR2_MMS_MASK
 (0x7 << 4)

	)

484 
	#TIM_CR2_CCDS
 (1 << 3)

	)

487 
	#TIM_CR2_CCUS
 (1 << 2)

	)

490 
	#TIM_CR2_CCPC
 (1 << 0)

	)

495 
	#TIM_SMCR_ETP
 (1 << 15)

	)

498 
	#TIM_SMCR_ECE
 (1 << 14)

	)

501 
	#TIM_SMCR_ETPS_OFF
 (0x0 << 12)

	)

502 
	#TIM_SMCR_ETPS_ETRP_DIV_2
 (0x1 << 12)

	)

503 
	#TIM_SMCR_ETPS_ETRP_DIV_4
 (0x2 << 12)

	)

504 
	#TIM_SMCR_ETPS_ETRP_DIV_8
 (0x3 << 12)

	)

505 
	#TIM_SMCR_ETPS_MASK
 (0X3 << 12)

	)

508 
	#TIM_SMCR_ETF_OFF
 (0x0 << 8)

	)

509 
	#TIM_SMCR_ETF_CK_INT_N_2
 (0x1 << 8)

	)

510 
	#TIM_SMCR_ETF_CK_INT_N_4
 (0x2 << 8)

	)

511 
	#TIM_SMCR_ETF_CK_INT_N_8
 (0x3 << 8)

	)

512 
	#TIM_SMCR_ETF_DTS_DIV_2_N_6
 (0x4 << 8)

	)

513 
	#TIM_SMCR_ETF_DTS_DIV_2_N_8
 (0x5 << 8)

	)

514 
	#TIM_SMCR_ETF_DTS_DIV_4_N_6
 (0x6 << 8)

	)

515 
	#TIM_SMCR_ETF_DTS_DIV_4_N_8
 (0x7 << 8)

	)

516 
	#TIM_SMCR_ETF_DTS_DIV_8_N_6
 (0x8 << 8)

	)

517 
	#TIM_SMCR_ETF_DTS_DIV_8_N_8
 (0x9 << 8)

	)

518 
	#TIM_SMCR_ETF_DTS_DIV_16_N_5
 (0xA << 8)

	)

519 
	#TIM_SMCR_ETF_DTS_DIV_16_N_6
 (0xB << 8)

	)

520 
	#TIM_SMCR_ETF_DTS_DIV_16_N_8
 (0xC << 8)

	)

521 
	#TIM_SMCR_ETF_DTS_DIV_32_N_5
 (0xD << 8)

	)

522 
	#TIM_SMCR_ETF_DTS_DIV_32_N_6
 (0xE << 8)

	)

523 
	#TIM_SMCR_ETF_DTS_DIV_32_N_8
 (0xF << 8)

	)

524 
	#TIM_SMCR_ETF_MASK
 (0xF << 8)

	)

527 
	#TIM_SMCR_MSM
 (1 << 7)

	)

533 
	#TIM_SMCR_TS_ITR0
 (0x0 << 4)

	)

535 
	#TIM_SMCR_TS_ITR1
 (0x1 << 4)

	)

537 
	#TIM_SMCR_TS_ITR2
 (0x2 << 4)

	)

539 
	#TIM_SMCR_TS_ITR3
 (0x3 << 4)

	)

541 
	#TIM_SMCR_TS_TI1F_ED
 (0x4 << 4)

	)

543 
	#TIM_SMCR_TS_TI1FP1
 (0x5 << 4)

	)

545 
	#TIM_SMCR_TS_TI2FP2
 (0x6 << 4)

	)

547 
	#TIM_SMCR_TS_ETRF
 (0x7 << 4)

	)

548 
	#TIM_SMCR_TS_MASK
 (0x7 << 4)

	)

555 
	#TIM_SMCR_SMS_OFF
 (0x0 << 0)

	)

558 
	#TIM_SMCR_SMS_EM1
 (0x1 << 0)

	)

561 
	#TIM_SMCR_SMS_EM2
 (0x2 << 0)

	)

564 
	#TIM_SMCR_SMS_EM3
 (0x3 << 0)

	)

568 
	#TIM_SMCR_SMS_RM
 (0x4 << 0)

	)

572 
	#TIM_SMCR_SMS_GM
 (0x5 << 0)

	)

574 
	#TIM_SMCR_SMS_TM
 (0x6 << 0)

	)

578 
	#TIM_SMCR_SMS_ECM1
 (0x7 << 0)

	)

579 
	#TIM_SMCR_SMS_MASK
 (0x7 << 0)

	)

588 
	#TIM_DIER_TDE
 (1 << 14)

	)

591 
	#TIM_DIER_COMDE
 (1 << 13)

	)

594 
	#TIM_DIER_CC4DE
 (1 << 12)

	)

597 
	#TIM_DIER_CC3DE
 (1 << 11)

	)

600 
	#TIM_DIER_CC2DE
 (1 << 10)

	)

603 
	#TIM_DIER_CC1DE
 (1 << 9)

	)

606 
	#TIM_DIER_UDE
 (1 << 8)

	)

609 
	#TIM_DIER_BIE
 (1 << 7)

	)

612 
	#TIM_DIER_TIE
 (1 << 6)

	)

615 
	#TIM_DIER_COMIE
 (1 << 5)

	)

618 
	#TIM_DIER_CC4IE
 (1 << 4)

	)

621 
	#TIM_DIER_CC3IE
 (1 << 3)

	)

624 
	#TIM_DIER_CC2IE
 (1 << 2)

	)

627 
	#TIM_DIER_CC1IE
 (1 << 1)

	)

630 
	#TIM_DIER_UIE
 (1 << 0)

	)

639 
	#TIM_SR_CC4OF
 (1 << 12)

	)

642 
	#TIM_SR_CC3OF
 (1 << 11)

	)

645 
	#TIM_SR_CC2OF
 (1 << 10)

	)

648 
	#TIM_SR_CC1OF
 (1 << 9)

	)

651 
	#TIM_SR_BIF
 (1 << 7)

	)

654 
	#TIM_SR_TIF
 (1 << 6)

	)

657 
	#TIM_SR_COMIF
 (1 << 5)

	)

660 
	#TIM_SR_CC4IF
 (1 << 4)

	)

663 
	#TIM_SR_CC3IF
 (1 << 3)

	)

666 
	#TIM_SR_CC2IF
 (1 << 2)

	)

669 
	#TIM_SR_CC1IF
 (1 << 1)

	)

672 
	#TIM_SR_UIF
 (1 << 0)

	)

682 
	#TIM_EGR_BG
 (1 << 7)

	)

685 
	#TIM_EGR_TG
 (1 << 6)

	)

688 
	#TIM_EGR_COMG
 (1 << 5)

	)

691 
	#TIM_EGR_CC4G
 (1 << 4)

	)

694 
	#TIM_EGR_CC3G
 (1 << 3)

	)

697 
	#TIM_EGR_CC2G
 (1 << 2)

	)

700 
	#TIM_EGR_CC1G
 (1 << 1)

	)

703 
	#TIM_EGR_UG
 (1 << 0)

	)

711 
	#TIM_CCMR1_OC2CE
 (1 << 15)

	)

714 
	#TIM_CCMR1_OC2M_FROZEN
 (0x0 << 12)

	)

715 
	#TIM_CCMR1_OC2M_ACTIVE
 (0x1 << 12)

	)

716 
	#TIM_CCMR1_OC2M_INACTIVE
 (0x2 << 12)

	)

717 
	#TIM_CCMR1_OC2M_TOGGLE
 (0x3 << 12)

	)

718 
	#TIM_CCMR1_OC2M_FORCE_LOW
 (0x4 << 12)

	)

719 
	#TIM_CCMR1_OC2M_FORCE_HIGH
 (0x5 << 12)

	)

720 
	#TIM_CCMR1_OC2M_PWM1
 (0x6 << 12)

	)

721 
	#TIM_CCMR1_OC2M_PWM2
 (0x7 << 12)

	)

722 
	#TIM_CCMR1_OC2M_MASK
 (0x7 << 12)

	)

725 
	#TIM_CCMR1_OC2PE
 (1 << 11)

	)

728 
	#TIM_CCMR1_OC2FE
 (1 << 10)

	)

733 
	#TIM_CCMR1_CC2S_OUT
 (0x0 << 8)

	)

734 
	#TIM_CCMR1_CC2S_IN_TI2
 (0x1 << 8)

	)

735 
	#TIM_CCMR1_CC2S_IN_TI1
 (0x2 << 8)

	)

736 
	#TIM_CCMR1_CC2S_IN_TRC
 (0x3 << 8)

	)

737 
	#TIM_CCMR1_CC2S_MASK
 (0x3 << 8)

	)

740 
	#TIM_CCMR1_OC1CE
 (1 << 7)

	)

743 
	#TIM_CCMR1_OC1M_FROZEN
 (0x0 << 4)

	)

744 
	#TIM_CCMR1_OC1M_ACTIVE
 (0x1 << 4)

	)

745 
	#TIM_CCMR1_OC1M_INACTIVE
 (0x2 << 4)

	)

746 
	#TIM_CCMR1_OC1M_TOGGLE
 (0x3 << 4)

	)

747 
	#TIM_CCMR1_OC1M_FORCE_LOW
 (0x4 << 4)

	)

748 
	#TIM_CCMR1_OC1M_FORCE_HIGH
 (0x5 << 4)

	)

749 
	#TIM_CCMR1_OC1M_PWM1
 (0x6 << 4)

	)

750 
	#TIM_CCMR1_OC1M_PWM2
 (0x7 << 4)

	)

751 
	#TIM_CCMR1_OC1M_MASK
 (0x7 << 4)

	)

754 
	#TIM_CCMR1_OC1PE
 (1 << 3)

	)

757 
	#TIM_CCMR1_OC1FE
 (1 << 2)

	)

762 
	#TIM_CCMR1_CC1S_OUT
 (0x0 << 0)

	)

763 
	#TIM_CCMR1_CC1S_IN_TI2
 (0x2 << 0)

	)

764 
	#TIM_CCMR1_CC1S_IN_TI1
 (0x1 << 0)

	)

765 
	#TIM_CCMR1_CC1S_IN_TRC
 (0x3 << 0)

	)

766 
	#TIM_CCMR1_CC1S_MASK
 (0x3 << 0)

	)

771 
	#TIM_CCMR1_IC2F_OFF
 (0x0 << 12)

	)

772 
	#TIM_CCMR1_IC2F_CK_INT_N_2
 (0x1 << 12)

	)

773 
	#TIM_CCMR1_IC2F_CK_INT_N_4
 (0x2 << 12)

	)

774 
	#TIM_CCMR1_IC2F_CK_INT_N_8
 (0x3 << 12)

	)

775 
	#TIM_CCMR1_IC2F_DTF_DIV_2_N_6
 (0x4 << 12)

	)

776 
	#TIM_CCMR1_IC2F_DTF_DIV_2_N_8
 (0x5 << 12)

	)

777 
	#TIM_CCMR1_IC2F_DTF_DIV_4_N_6
 (0x6 << 12)

	)

778 
	#TIM_CCMR1_IC2F_DTF_DIV_4_N_8
 (0x7 << 12)

	)

779 
	#TIM_CCMR1_IC2F_DTF_DIV_8_N_6
 (0x8 << 12)

	)

780 
	#TIM_CCMR1_IC2F_DTF_DIV_8_N_8
 (0x9 << 12)

	)

781 
	#TIM_CCMR1_IC2F_DTF_DIV_16_N_5
 (0xA << 12)

	)

782 
	#TIM_CCMR1_IC2F_DTF_DIV_16_N_6
 (0xB << 12)

	)

783 
	#TIM_CCMR1_IC2F_DTF_DIV_16_N_8
 (0xC << 12)

	)

784 
	#TIM_CCMR1_IC2F_DTF_DIV_32_N_5
 (0xD << 12)

	)

785 
	#TIM_CCMR1_IC2F_DTF_DIV_32_N_6
 (0xE << 12)

	)

786 
	#TIM_CCMR1_IC2F_DTF_DIV_32_N_8
 (0xF << 12)

	)

787 
	#TIM_CCMR1_IC2F_MASK
 (0xF << 12)

	)

790 
	#TIM_CCMR1_IC2PSC_OFF
 (0x0 << 10)

	)

791 
	#TIM_CCMR1_IC2PSC_2
 (0x1 << 10)

	)

792 
	#TIM_CCMR1_IC2PSC_4
 (0x2 << 10)

	)

793 
	#TIM_CCMR1_IC2PSC_8
 (0x3 << 10)

	)

794 
	#TIM_CCMR1_IC2PSC_MASK
 (0x3 << 10)

	)

797 
	#TIM_CCMR1_IC1F_OFF
 (0x0 << 4)

	)

798 
	#TIM_CCMR1_IC1F_CK_INT_N_2
 (0x1 << 4)

	)

799 
	#TIM_CCMR1_IC1F_CK_INT_N_4
 (0x2 << 4)

	)

800 
	#TIM_CCMR1_IC1F_CK_INT_N_8
 (0x3 << 4)

	)

801 
	#TIM_CCMR1_IC1F_DTF_DIV_2_N_6
 (0x4 << 4)

	)

802 
	#TIM_CCMR1_IC1F_DTF_DIV_2_N_8
 (0x5 << 4)

	)

803 
	#TIM_CCMR1_IC1F_DTF_DIV_4_N_6
 (0x6 << 4)

	)

804 
	#TIM_CCMR1_IC1F_DTF_DIV_4_N_8
 (0x7 << 4)

	)

805 
	#TIM_CCMR1_IC1F_DTF_DIV_8_N_6
 (0x8 << 4)

	)

806 
	#TIM_CCMR1_IC1F_DTF_DIV_8_N_8
 (0x9 << 4)

	)

807 
	#TIM_CCMR1_IC1F_DTF_DIV_16_N_5
 (0xA << 4)

	)

808 
	#TIM_CCMR1_IC1F_DTF_DIV_16_N_6
 (0xB << 4)

	)

809 
	#TIM_CCMR1_IC1F_DTF_DIV_16_N_8
 (0xC << 4)

	)

810 
	#TIM_CCMR1_IC1F_DTF_DIV_32_N_5
 (0xD << 4)

	)

811 
	#TIM_CCMR1_IC1F_DTF_DIV_32_N_6
 (0xE << 4)

	)

812 
	#TIM_CCMR1_IC1F_DTF_DIV_32_N_8
 (0xF << 4)

	)

813 
	#TIM_CCMR1_IC1F_MASK
 (0xF << 4)

	)

816 
	#TIM_CCMR1_IC1PSC_OFF
 (0x0 << 2)

	)

817 
	#TIM_CCMR1_IC1PSC_2
 (0x1 << 2)

	)

818 
	#TIM_CCMR1_IC1PSC_4
 (0x2 << 2)

	)

819 
	#TIM_CCMR1_IC1PSC_8
 (0x3 << 2)

	)

820 
	#TIM_CCMR1_IC1PSC_MASK
 (0x3 << 2)

	)

827 
	#TIM_CCMR2_OC4CE
 (1 << 15)

	)

830 
	#TIM_CCMR2_OC4M_FROZEN
 (0x0 << 12)

	)

831 
	#TIM_CCMR2_OC4M_ACTIVE
 (0x1 << 12)

	)

832 
	#TIM_CCMR2_OC4M_INACTIVE
 (0x2 << 12)

	)

833 
	#TIM_CCMR2_OC4M_TOGGLE
 (0x3 << 12)

	)

834 
	#TIM_CCMR2_OC4M_FORCE_LOW
 (0x4 << 12)

	)

835 
	#TIM_CCMR2_OC4M_FORCE_HIGH
 (0x5 << 12)

	)

836 
	#TIM_CCMR2_OC4M_PWM1
 (0x6 << 12)

	)

837 
	#TIM_CCMR2_OC4M_PWM2
 (0x7 << 12)

	)

838 
	#TIM_CCMR2_OC4M_MASK
 (0x7 << 12)

	)

841 
	#TIM_CCMR2_OC4PE
 (1 << 11)

	)

844 
	#TIM_CCMR2_OC4FE
 (1 << 10)

	)

849 
	#TIM_CCMR2_CC4S_OUT
 (0x0 << 8)

	)

850 
	#TIM_CCMR2_CC4S_IN_TI4
 (0x1 << 8)

	)

851 
	#TIM_CCMR2_CC4S_IN_TI3
 (0x2 << 8)

	)

852 
	#TIM_CCMR2_CC4S_IN_TRC
 (0x3 << 8)

	)

853 
	#TIM_CCMR2_CC4S_MASK
 (0x3 << 8)

	)

856 
	#TIM_CCMR2_OC3CE
 (1 << 7)

	)

859 
	#TIM_CCMR2_OC3M_FROZEN
 (0x0 << 4)

	)

860 
	#TIM_CCMR2_OC3M_ACTIVE
 (0x1 << 4)

	)

861 
	#TIM_CCMR2_OC3M_INACTIVE
 (0x2 << 4)

	)

862 
	#TIM_CCMR2_OC3M_TOGGLE
 (0x3 << 4)

	)

863 
	#TIM_CCMR2_OC3M_FORCE_LOW
 (0x4 << 4)

	)

864 
	#TIM_CCMR2_OC3M_FORCE_HIGH
 (0x5 << 4)

	)

865 
	#TIM_CCMR2_OC3M_PWM1
 (0x6 << 4)

	)

866 
	#TIM_CCMR2_OC3M_PWM2
 (0x7 << 4)

	)

867 
	#TIM_CCMR2_OC3M_MASK
 (0x7 << 4)

	)

870 
	#TIM_CCMR2_OC3PE
 (1 << 3)

	)

873 
	#TIM_CCMR2_OC3FE
 (1 << 2)

	)

878 
	#TIM_CCMR2_CC3S_OUT
 (0x0 << 0)

	)

879 
	#TIM_CCMR2_CC3S_IN_TI3
 (0x1 << 0)

	)

880 
	#TIM_CCMR2_CC3S_IN_TI4
 (0x2 << 0)

	)

881 
	#TIM_CCMR2_CC3S_IN_TRC
 (0x3 << 0)

	)

882 
	#TIM_CCMR2_CC3S_MASK
 (0x3 << 0)

	)

887 
	#TIM_CCMR2_IC4F_OFF
 (0x0 << 12)

	)

888 
	#TIM_CCMR2_IC4F_CK_INT_N_2
 (0x1 << 12)

	)

889 
	#TIM_CCMR2_IC4F_CK_INT_N_4
 (0x2 << 12)

	)

890 
	#TIM_CCMR2_IC4F_CK_INT_N_8
 (0x3 << 12)

	)

891 
	#TIM_CCMR2_IC4F_DTF_DIV_2_N_6
 (0x4 << 12)

	)

892 
	#TIM_CCMR2_IC4F_DTF_DIV_2_N_8
 (0x5 << 12)

	)

893 
	#TIM_CCMR2_IC4F_DTF_DIV_4_N_6
 (0x6 << 12)

	)

894 
	#TIM_CCMR2_IC4F_DTF_DIV_4_N_8
 (0x7 << 12)

	)

895 
	#TIM_CCMR2_IC4F_DTF_DIV_8_N_6
 (0x8 << 12)

	)

896 
	#TIM_CCMR2_IC4F_DTF_DIV_8_N_8
 (0x9 << 12)

	)

897 
	#TIM_CCMR2_IC4F_DTF_DIV_16_N_5
 (0xA << 12)

	)

898 
	#TIM_CCMR2_IC4F_DTF_DIV_16_N_6
 (0xB << 12)

	)

899 
	#TIM_CCMR2_IC4F_DTF_DIV_16_N_8
 (0xC << 12)

	)

900 
	#TIM_CCMR2_IC4F_DTF_DIV_32_N_5
 (0xD << 12)

	)

901 
	#TIM_CCMR2_IC4F_DTF_DIV_32_N_6
 (0xE << 12)

	)

902 
	#TIM_CCMR2_IC4F_DTF_DIV_32_N_8
 (0xF << 12)

	)

903 
	#TIM_CCMR2_IC4F_MASK
 (0xF << 12)

	)

906 
	#TIM_CCMR2_IC4PSC_OFF
 (0x0 << 10)

	)

907 
	#TIM_CCMR2_IC4PSC_2
 (0x1 << 10)

	)

908 
	#TIM_CCMR2_IC4PSC_4
 (0x2 << 10)

	)

909 
	#TIM_CCMR2_IC4PSC_8
 (0x3 << 10)

	)

910 
	#TIM_CCMR2_IC4PSC_MASK
 (0x3 << 10)

	)

913 
	#TIM_CCMR2_IC3F_OFF
 (0x0 << 4)

	)

914 
	#TIM_CCMR2_IC3F_CK_INT_N_2
 (0x1 << 4)

	)

915 
	#TIM_CCMR2_IC3F_CK_INT_N_4
 (0x2 << 4)

	)

916 
	#TIM_CCMR2_IC3F_CK_INT_N_8
 (0x3 << 4)

	)

917 
	#TIM_CCMR2_IC3F_DTF_DIV_2_N_6
 (0x4 << 4)

	)

918 
	#TIM_CCMR2_IC3F_DTF_DIV_2_N_8
 (0x5 << 4)

	)

919 
	#TIM_CCMR2_IC3F_DTF_DIV_4_N_6
 (0x6 << 4)

	)

920 
	#TIM_CCMR2_IC3F_DTF_DIV_4_N_8
 (0x7 << 4)

	)

921 
	#TIM_CCMR2_IC3F_DTF_DIV_8_N_6
 (0x8 << 4)

	)

922 
	#TIM_CCMR2_IC3F_DTF_DIV_8_N_8
 (0x9 << 4)

	)

923 
	#TIM_CCMR2_IC3F_DTF_DIV_16_N_5
 (0xA << 4)

	)

924 
	#TIM_CCMR2_IC3F_DTF_DIV_16_N_6
 (0xB << 4)

	)

925 
	#TIM_CCMR2_IC3F_DTF_DIV_16_N_8
 (0xC << 4)

	)

926 
	#TIM_CCMR2_IC3F_DTF_DIV_32_N_5
 (0xD << 4)

	)

927 
	#TIM_CCMR2_IC3F_DTF_DIV_32_N_6
 (0xE << 4)

	)

928 
	#TIM_CCMR2_IC3F_DTF_DIV_32_N_8
 (0xF << 4)

	)

929 
	#TIM_CCMR2_IC3F_MASK
 (0xF << 4)

	)

932 
	#TIM_CCMR2_IC3PSC_OFF
 (0x0 << 2)

	)

933 
	#TIM_CCMR2_IC3PSC_2
 (0x1 << 2)

	)

934 
	#TIM_CCMR2_IC3PSC_4
 (0x2 << 2)

	)

935 
	#TIM_CCMR2_IC3PSC_8
 (0x3 << 2)

	)

936 
	#TIM_CCMR2_IC3PSC_MASK
 (0x3 << 2)

	)

941 
	#TIM_CCER_CC4NP
 (1 << 15)

	)

944 
	#TIM_CCER_CC4P
 (1 << 13)

	)

947 
	#TIM_CCER_CC4E
 (1 << 12)

	)

950 
	#TIM_CCER_CC3NP
 (1 << 11)

	)

953 
	#TIM_CCER_CC3NE
 (1 << 10)

	)

956 
	#TIM_CCER_CC3P
 (1 << 9)

	)

959 
	#TIM_CCER_CC3E
 (1 << 8)

	)

962 
	#TIM_CCER_CC2NP
 (1 << 7)

	)

965 
	#TIM_CCER_CC2NE
 (1 << 6)

	)

968 
	#TIM_CCER_CC2P
 (1 << 5)

	)

971 
	#TIM_CCER_CC2E
 (1 << 4)

	)

974 
	#TIM_CCER_CC1NP
 (1 << 3)

	)

977 
	#TIM_CCER_CC1NE
 (1 << 2)

	)

980 
	#TIM_CCER_CC1P
 (1 << 1)

	)

983 
	#TIM_CCER_CC1E
 (1 << 0)

	)

1020 
	#TIM_BDTR_MOE
 (1 << 15)

	)

1023 
	#TIM_BDTR_AOE
 (1 << 14)

	)

1026 
	#TIM_BDTR_BKP
 (1 << 13)

	)

1029 
	#TIM_BDTR_BKE
 (1 << 12)

	)

1032 
	#TIM_BDTR_OSSR
 (1 << 11)

	)

1035 
	#TIM_BDTR_OSSI
 (1 << 10)

	)

1041 
	#TIM_BDTR_LOCK_OFF
 (0x0 << 8)

	)

1042 
	#TIM_BDTR_LOCK_LEVEL_1
 (0x1 << 8)

	)

1043 
	#TIM_BDTR_LOCK_LEVEL_2
 (0x2 << 8)

	)

1044 
	#TIM_BDTR_LOCK_LEVEL_3
 (0x3 << 8)

	)

1045 
	#TIM_BDTR_LOCK_MASK
 (0x3 << 8)

	)

1049 
	#TIM_BDTR_DTG_MASK
 0x00FF

	)

1054 
	#TIM_BDTR_DBL_MASK
 (0x1F << 8)

	)

1057 
	#TIM_BDTR_DBA_MASK
 (0x1F << 0)

	)

1066 
	etim_oc_id
 {

1067 
	mTIM_OC1
 = 0,

1068 
	mTIM_OC1N
,

1069 
	mTIM_OC2
,

1070 
	mTIM_OC2N
,

1071 
	mTIM_OC3
,

1072 
	mTIM_OC3N
,

1073 
	mTIM_OC4
,

1077 
	etim_oc_mode
 {

1078 
	mTIM_OCM_FROZEN
,

1079 
	mTIM_OCM_ACTIVE
,

1080 
	mTIM_OCM_INACTIVE
,

1081 
	mTIM_OCM_TOGGLE
,

1082 
	mTIM_OCM_FORCE_LOW
,

1083 
	mTIM_OCM_FORCE_HIGH
,

1084 
	mTIM_OCM_PWM1
,

1085 
	mTIM_OCM_PWM2
,

1089 
	etim_ic_id
 {

1090 
	mTIM_IC1
,

1091 
	mTIM_IC2
,

1092 
	mTIM_IC3
,

1093 
	mTIM_IC4
,

1103 
	etim_ic_fûãr
 {

1104 
	mTIM_IC_OFF
,

1105 
	mTIM_IC_CK_INT_N_2
,

1106 
	mTIM_IC_CK_INT_N_4
,

1107 
	mTIM_IC_CK_INT_N_8
,

1108 
	mTIM_IC_DTF_DIV_2_N_6
,

1109 
	mTIM_IC_DTF_DIV_2_N_8
,

1110 
	mTIM_IC_DTF_DIV_4_N_6
,

1111 
	mTIM_IC_DTF_DIV_4_N_8
,

1112 
	mTIM_IC_DTF_DIV_8_N_6
,

1113 
	mTIM_IC_DTF_DIV_8_N_8
,

1114 
	mTIM_IC_DTF_DIV_16_N_5
,

1115 
	mTIM_IC_DTF_DIV_16_N_6
,

1116 
	mTIM_IC_DTF_DIV_16_N_8
,

1117 
	mTIM_IC_DTF_DIV_32_N_5
,

1118 
	mTIM_IC_DTF_DIV_32_N_6
,

1119 
	mTIM_IC_DTF_DIV_32_N_8
,

1125 
	etim_ic_psc
 {

1126 
	mTIM_IC_PSC_OFF
,

1127 
	mTIM_IC_PSC_2
,

1128 
	mTIM_IC_PSC_4
,

1129 
	mTIM_IC_PSC_8
,

1136 
	etim_ic_öput
 {

1137 
	mTIM_IC_OUT
 = 0,

1138 
	mTIM_IC_IN_TI1
 = 1,

1139 
	mTIM_IC_IN_TI2
 = 2,

1140 
	mTIM_IC_IN_TRC
 = 3,

1141 
	mTIM_IC_IN_TI3
 = 5,

1142 
	mTIM_IC_IN_TI4
 = 6,

1146 
	etim_ë_pﬁ
 {

1147 
	mTIM_ET_RISING
,

1148 
	mTIM_ET_FALLING
,

1153 
BEGIN_DECLS


1155 
timî_íabÀ_úq
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
úq
);

1156 
timî_dißbÀ_úq
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
úq
);

1157 
boﬁ
 
timî_öãºu±_sour˚
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
Êag
);

1158 
boﬁ
 
timî_gë_Êag
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
Êag
);

1159 
timî_˛ór_Êag
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
Êag
);

1160 
timî_£t_mode
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
˛ock_div
,

1161 
uöt32_t
 
Æignmít
, uöt32_à
dúe˘i⁄
);

1162 
timî_£t_˛ock_divisi⁄
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
˛ock_div
);

1163 
timî_íabÀ_¥ñﬂd
(
uöt32_t
 
timî_≥rùhîÆ
);

1164 
timî_dißbÀ_¥ñﬂd
(
uöt32_t
 
timî_≥rùhîÆ
);

1165 
timî_£t_Æignmít
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
Æignmít
);

1166 
timî_dúe˘i⁄_up
(
uöt32_t
 
timî_≥rùhîÆ
);

1167 
timî_dúe˘i⁄_down
(
uöt32_t
 
timî_≥rùhîÆ
);

1168 
timî_⁄e_shŸ_mode
(
uöt32_t
 
timî_≥rùhîÆ
);

1169 
timî_c⁄töuous_mode
(
uöt32_t
 
timî_≥rùhîÆ
);

1170 
timî_upd©e_⁄_™y
(
uöt32_t
 
timî_≥rùhîÆ
);

1171 
timî_upd©e_⁄_ovîÊow
(
uöt32_t
 
timî_≥rùhîÆ
);

1172 
timî_íabÀ_upd©e_evít
(
uöt32_t
 
timî_≥rùhîÆ
);

1173 
timî_dißbÀ_upd©e_evít
(
uöt32_t
 
timî_≥rùhîÆ
);

1174 
timî_íabÀ_cou¡î
(
uöt32_t
 
timî_≥rùhîÆ
);

1175 
timî_dißbÀ_cou¡î
(
uöt32_t
 
timî_≥rùhîÆ
);

1176 
timî_£t_ouçut_idÀ_°©e
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
ouçuts
);

1177 
timî_ª£t_ouçut_idÀ_°©e
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
ouçuts
);

1178 
timî_£t_ti1_ch123_x‹
(
uöt32_t
 
timî_≥rùhîÆ
);

1179 
timî_£t_ti1_ch1
(
uöt32_t
 
timî_≥rùhîÆ
);

1180 
timî_£t_ma°î_mode
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
mode
);

1181 
timî_£t_dma_⁄_com∑ª_evít
(
uöt32_t
 
timî_≥rùhîÆ
);

1182 
timî_£t_dma_⁄_upd©e_evít
(
uöt32_t
 
timî_≥rùhîÆ
);

1183 
timî_íabÀ_com∑ª_c⁄åﬁ_upd©e_⁄_åiggî
(
uöt32_t
 
timî_≥rùhîÆ
);

1184 
timî_dißbÀ_com∑ª_c⁄åﬁ_upd©e_⁄_åiggî
(
uöt32_t
 
timî_≥rùhîÆ
);

1185 
timî_íabÀ_¥ñﬂd_com∂emíåy_íabÀ_bôs
(
uöt32_t
 
timî_≥rùhîÆ
);

1186 
timî_dißbÀ_¥ñﬂd_com∂emíåy_íabÀ_bôs
(
uöt32_t
 
timî_≥rùhîÆ
);

1187 
timî_£t_¥esˇÀr
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
vÆue
);

1188 
timî_£t_ª≥tôi⁄_cou¡î
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
vÆue
);

1189 
timî_£t_≥riod
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
≥riod
);

1190 
timî_íabÀ_oc_˛ór
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
);

1191 
timî_dißbÀ_oc_˛ór
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
);

1192 
timî_£t_oc_Á°_mode
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
);

1193 
timî_£t_oc_¶ow_mode
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
);

1194 
timî_£t_oc_mode
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
,

1195 
tim_oc_mode
 
oc_mode
);

1196 
timî_íabÀ_oc_¥ñﬂd
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
);

1197 
timî_dißbÀ_oc_¥ñﬂd
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
);

1198 
timî_£t_oc_pﬁ¨ôy_high
(
uöt32_t
 
timî_≥rùhîÆ
,

1199 
tim_oc_id
 
oc_id
);

1200 
timî_£t_oc_pﬁ¨ôy_low
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
);

1201 
timî_íabÀ_oc_ouçut
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
);

1202 
timî_dißbÀ_oc_ouçut
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
);

1203 
timî_£t_oc_idÀ_°©e_£t
(
uöt32_t
 
timî_≥rùhîÆ
,

1204 
tim_oc_id
 
oc_id
);

1205 
timî_£t_oc_idÀ_°©e_un£t
(
uöt32_t
 
timî_≥rùhîÆ
,

1206 
tim_oc_id
 
oc_id
);

1207 
timî_£t_oc_vÆue
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
,

1208 
uöt32_t
 
vÆue
);

1209 
timî_íabÀ_bªak_maö_ouçut
(
uöt32_t
 
timî_≥rùhîÆ
);

1210 
timî_dißbÀ_bªak_maö_ouçut
(
uöt32_t
 
timî_≥rùhîÆ
);

1211 
timî_íabÀ_bªak_autom©ic_ouçut
(
uöt32_t
 
timî_≥rùhîÆ
);

1212 
timî_dißbÀ_bªak_autom©ic_ouçut
(
uöt32_t
 
timî_≥rùhîÆ
);

1213 
timî_£t_bªak_pﬁ¨ôy_high
(
uöt32_t
 
timî_≥rùhîÆ
);

1214 
timî_£t_bªak_pﬁ¨ôy_low
(
uöt32_t
 
timî_≥rùhîÆ
);

1215 
timî_íabÀ_bªak
(
uöt32_t
 
timî_≥rùhîÆ
);

1216 
timî_dißbÀ_bªak
(
uöt32_t
 
timî_≥rùhîÆ
);

1217 
timî_£t_íabÀd_off_°©e_ö_run_mode
(
uöt32_t
 
timî_≥rùhîÆ
);

1218 
timî_£t_dißbÀd_off_°©e_ö_run_mode
(
uöt32_t
 
timî_≥rùhîÆ
);

1219 
timî_£t_íabÀd_off_°©e_ö_idÀ_mode
(
uöt32_t
 
timî_≥rùhîÆ
);

1220 
timî_£t_dißbÀd_off_°©e_ö_idÀ_mode
(
uöt32_t
 
timî_≥rùhîÆ
);

1221 
timî_£t_bªak_lock
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
lock
);

1222 
timî_£t_dódtime
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
dódtime
);

1223 
timî_gíî©e_evít
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
evít
);

1224 
uöt32_t
 
timî_gë_cou¡î
(uöt32_à
timî_≥rùhîÆ
);

1225 
timî_£t_cou¡î
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
cou¡
);

1227 
timî_ic_£t_fûãr
(
uöt32_t
 
timî
, 
tim_ic_id
 
ic
,

1228 
tim_ic_fûãr
 
Êt
);

1229 
timî_ic_£t_¥esˇÀr
(
uöt32_t
 
timî
, 
tim_ic_id
 
ic
,

1230 
tim_ic_psc
 
psc
);

1231 
timî_ic_£t_öput
(
uöt32_t
 
timî
, 
tim_ic_id
 
ic
,

1232 
tim_ic_öput
 
ö
);

1233 
timî_ic_íabÀ
(
uöt32_t
 
timî
, 
tim_ic_id
 
ic
);

1234 
timî_ic_dißbÀ
(
uöt32_t
 
timî
, 
tim_ic_id
 
ic
);

1236 
timî_¶ave_£t_fûãr
(
uöt32_t
 
timî
, 
tim_ic_fûãr
 
Êt
);

1237 
timî_¶ave_£t_¥esˇÀr
(
uöt32_t
 
timî
, 
tim_ic_psc
 
psc
);

1238 
timî_¶ave_£t_pﬁ¨ôy
(
uöt32_t
 
timî
, 
tim_ë_pﬁ
 
pﬁ
);

1239 
timî_¶ave_£t_mode
(
uöt32_t
 
timî
, 
uöt8_t
 
mode
);

1240 
timî_¶ave_£t_åiggî
(
uöt32_t
 
timî
, 
uöt8_t
 
åiggî
);

1242 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/timer_common_f24.h

31 #ifde‡
LIBOPENCM3_TIMER_H


33 #i‚de‡
LIBOPENCM3_TIMER_COMMON_F24_H


34 
	#LIBOPENCM3_TIMER_COMMON_F24_H


	)

36 
	~<lib›ícm3/°m32/comm⁄/timî_comm⁄_Æl.h
>

44 
	#TIM_OR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x50)

	)

45 
	#TIM2_OR
 
	`TIM_OR
(
TIM2
)

	)

46 
	#TIM5_OR
 
	`TIM_OR
(
TIM5
)

	)

60 
	#TIM2_OR_ITR1_RMP_TIM8_TRGOU
 (0x0 << 10)

	)

62 
	#TIM2_OR_ITR1_RMP_PTP
 (0x1 << 10)

	)

64 
	#TIM2_OR_ITR1_RMP_OTG_FS_SOF
 (0x2 << 10)

	)

66 
	#TIM2_OR_ITR1_RMP_OTG_HS_SOF
 (0x3 << 10)

	)

68 
	#TIM2_OR_ITR1_RMP_MASK
 (0x3 << 10)

	)

81 
	#TIM5_OR_TI4_RMP_GPIO
 (0x0 << 6)

	)

83 
	#TIM5_OR_TI4_RMP_LSI
 (0x1 << 6)

	)

85 
	#TIM5_OR_TI4_RMP_LSE
 (0x2 << 6)

	)

87 
	#TIM5_OR_TI4_RMP_RTC
 (0x3 << 6)

	)

89 
	#TIM5_OR_TI4_RMP_MASK
 (0x3 << 6)

	)

92 
	etim_ic_pﬁ
 {

93 
	mTIM_IC_RISING
,

94 
	mTIM_IC_FALLING
,

95 
	mTIM_IC_BOTH
,

100 
BEGIN_DECLS


102 
timî_£t_›ti⁄
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
›ti⁄
);

103 
timî_ic_£t_pﬁ¨ôy
(
uöt32_t
 
timî
, 
tim_ic_id
 
ic
,

104 
tim_ic_pﬁ
 
pﬁ
);

106 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/usart_common_all.h

32 #i‡
deföed
(
LIBOPENCM3_USART_H
)

34 #i‚de‡
LIBOPENCM3_USART_COMMON_ALL_H


35 
	#LIBOPENCM3_USART_COMMON_ALL_H


	)

46 
	#USART_PARITY_NONE
 0x00

	)

47 
	#USART_PARITY_EVEN
 
USART_CR1_PCE


	)

48 
	#USART_PARITY_ODD
 (
USART_CR1_PS
 | 
USART_CR1_PCE
)

	)

50 
	#USART_PARITY_MASK
 (
USART_CR1_PS
 | 
USART_CR1_PCE
)

	)

58 
	#USART_MODE_RX
 
USART_CR1_RE


	)

59 
	#USART_MODE_TX
 
USART_CR1_TE


	)

60 
	#USART_MODE_TX_RX
 (
USART_CR1_RE
 | 
USART_CR1_TE
)

	)

62 
	#USART_MODE_MASK
 (
USART_CR1_RE
 | 
USART_CR1_TE
)

	)

69 
	#USART_STOPBITS_1
 
USART_CR2_STOPBITS_1


	)

70 
	#USART_STOPBITS_0_5
 
USART_CR2_STOPBITS_0_5


	)

71 
	#USART_STOPBITS_2
 
USART_CR2_STOPBITS_2


	)

72 
	#USART_STOPBITS_1_5
 
USART_CR2_STOPBITS_1_5


	)

76 
	#USART_CR2_STOPBITS_1
 (0x00 << 12Ë

	)

77 
	#USART_CR2_STOPBITS_0_5
 (0x01 << 12Ë

	)

78 
	#USART_CR2_STOPBITS_2
 (0x02 << 12Ë

	)

79 
	#USART_CR2_STOPBITS_1_5
 (0x03 << 12Ë

	)

80 
	#USART_CR2_STOPBITS_MASK
 (0x03 << 12)

	)

81 
	#USART_CR2_STOPBITS_SHIFT
 12

	)

90 
	#USART_FLOWCONTROL_NONE
 0x00

	)

91 
	#USART_FLOWCONTROL_RTS
 
USART_CR3_RTSE


	)

92 
	#USART_FLOWCONTROL_CTS
 
USART_CR3_CTSE


	)

93 
	#USART_FLOWCONTROL_RTS_CTS
 (
USART_CR3_RTSE
 | 
USART_CR3_CTSE
)

	)

95 
	#USART_FLOWCONTROL_MASK
 (
USART_CR3_RTSE
 | 
USART_CR3_CTSE
)

	)

99 
BEGIN_DECLS


101 
ußπ_£t_baudøã
(
uöt32_t
 
ußπ
, uöt32_à
baud
);

102 
ußπ_£t_d©abôs
(
uöt32_t
 
ußπ
, uöt32_à
bôs
);

103 
ußπ_£t_°›bôs
(
uöt32_t
 
ußπ
, uöt32_à
°›bôs
);

104 
ußπ_£t_∑rôy
(
uöt32_t
 
ußπ
, uöt32_à
∑rôy
);

105 
ußπ_£t_mode
(
uöt32_t
 
ußπ
, uöt32_à
mode
);

106 
ußπ_£t_Êow_c⁄åﬁ
(
uöt32_t
 
ußπ
, uöt32_à
Êowc⁄åﬁ
);

107 
ußπ_íabÀ
(
uöt32_t
 
ußπ
);

108 
ußπ_dißbÀ
(
uöt32_t
 
ußπ
);

109 
ußπ_£nd
(
uöt32_t
 
ußπ
, 
uöt16_t
 
d©a
);

110 
uöt16_t
 
ußπ_ªcv
(
uöt32_t
 
ußπ
);

111 
ußπ_waô_£nd_ªady
(
uöt32_t
 
ußπ
);

112 
ußπ_waô_ªcv_ªady
(
uöt32_t
 
ußπ
);

113 
ußπ_£nd_blockög
(
uöt32_t
 
ußπ
, 
uöt16_t
 
d©a
);

114 
uöt16_t
 
ußπ_ªcv_blockög
(
uöt32_t
 
ußπ
);

115 
ußπ_íabÀ_rx_dma
(
uöt32_t
 
ußπ
);

116 
ußπ_dißbÀ_rx_dma
(
uöt32_t
 
ußπ
);

117 
ußπ_íabÀ_tx_dma
(
uöt32_t
 
ußπ
);

118 
ußπ_dißbÀ_tx_dma
(
uöt32_t
 
ußπ
);

119 
ußπ_íabÀ_rx_öãºu±
(
uöt32_t
 
ußπ
);

120 
ußπ_dißbÀ_rx_öãºu±
(
uöt32_t
 
ußπ
);

121 
ußπ_íabÀ_tx_öãºu±
(
uöt32_t
 
ußπ
);

122 
ußπ_dißbÀ_tx_öãºu±
(
uöt32_t
 
ußπ
);

123 
ußπ_íabÀ_îr‹_öãºu±
(
uöt32_t
 
ußπ
);

124 
ußπ_dißbÀ_îr‹_öãºu±
(
uöt32_t
 
ußπ
);

125 
boﬁ
 
ußπ_gë_Êag
(
uöt32_t
 
ußπ
, uöt32_à
Êag
);

127 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/usart_common_f124.h

33 #i‡
deföed
(
LIBOPENCM3_USART_H
)

35 #i‚de‡
LIBOPENCM3_USART_COMMON_F124_H


36 
	#LIBOPENCM3_USART_COMMON_F124_H


	)

38 
	~<lib›ícm3/°m32/comm⁄/ußπ_comm⁄_Æl.h
>

45 
	#USART1
 
USART1_BASE


	)

46 
	#USART2
 
USART2_BASE


	)

47 
	#USART3
 
USART3_BASE


	)

48 
	#UART4
 
UART4_BASE


	)

49 
	#UART5
 
UART5_BASE


	)

55 
	#USART_SR
(
ußπ_ba£
Ë
	`MMIO32
((ußπ_ba£Ë+ 0x00)

	)

56 
	#USART1_SR
 
	`USART_SR
(
USART1_BASE
)

	)

57 
	#USART2_SR
 
	`USART_SR
(
USART2_BASE
)

	)

58 
	#USART3_SR
 
	`USART_SR
(
USART3_BASE
)

	)

59 
	#UART4_SR
 
	`USART_SR
(
UART4_BASE
)

	)

60 
	#UART5_SR
 
	`USART_SR
(
UART5_BASE
)

	)

63 
	#USART_DR
(
ußπ_ba£
Ë
	`MMIO32
((ußπ_ba£Ë+ 0x04)

	)

64 
	#USART1_DR
 
	`USART_DR
(
USART1_BASE
)

	)

65 
	#USART2_DR
 
	`USART_DR
(
USART2_BASE
)

	)

66 
	#USART3_DR
 
	`USART_DR
(
USART3_BASE
)

	)

67 
	#UART4_DR
 
	`USART_DR
(
UART4_BASE
)

	)

68 
	#UART5_DR
 
	`USART_DR
(
UART5_BASE
)

	)

71 
	#USART_BRR
(
ußπ_ba£
Ë
	`MMIO32
((ußπ_ba£Ë+ 0x08)

	)

72 
	#USART1_BRR
 
	`USART_BRR
(
USART1_BASE
)

	)

73 
	#USART2_BRR
 
	`USART_BRR
(
USART2_BASE
)

	)

74 
	#USART3_BRR
 
	`USART_BRR
(
USART3_BASE
)

	)

75 
	#UART4_BRR
 
	`USART_BRR
(
UART4_BASE
)

	)

76 
	#UART5_BRR
 
	`USART_BRR
(
UART5_BASE
)

	)

79 
	#USART_CR1
(
ußπ_ba£
Ë
	`MMIO32
((ußπ_ba£Ë+ 0x0c)

	)

80 
	#USART1_CR1
 
	`USART_CR1
(
USART1_BASE
)

	)

81 
	#USART2_CR1
 
	`USART_CR1
(
USART2_BASE
)

	)

82 
	#USART3_CR1
 
	`USART_CR1
(
USART3_BASE
)

	)

83 
	#UART4_CR1
 
	`USART_CR1
(
UART4_BASE
)

	)

84 
	#UART5_CR1
 
	`USART_CR1
(
UART5_BASE
)

	)

87 
	#USART_CR2
(
ußπ_ba£
Ë
	`MMIO32
((ußπ_ba£Ë+ 0x10)

	)

88 
	#USART1_CR2
 
	`USART_CR2
(
USART1_BASE
)

	)

89 
	#USART2_CR2
 
	`USART_CR2
(
USART2_BASE
)

	)

90 
	#USART3_CR2
 
	`USART_CR2
(
USART3_BASE
)

	)

91 
	#UART4_CR2
 
	`USART_CR2
(
UART4_BASE
)

	)

92 
	#UART5_CR2
 
	`USART_CR2
(
UART5_BASE
)

	)

95 
	#USART_CR3
(
ußπ_ba£
Ë
	`MMIO32
((ußπ_ba£Ë+ 0x14)

	)

96 
	#USART1_CR3
 
	`USART_CR3
(
USART1_BASE
)

	)

97 
	#USART2_CR3
 
	`USART_CR3
(
USART2_BASE
)

	)

98 
	#USART3_CR3
 
	`USART_CR3
(
USART3_BASE
)

	)

99 
	#UART4_CR3
 
	`USART_CR3
(
UART4_BASE
)

	)

100 
	#UART5_CR3
 
	`USART_CR3
(
UART5_BASE
)

	)

103 
	#USART_GTPR
(
ußπ_ba£
Ë
	`MMIO32
((ußπ_ba£Ë+ 0x18)

	)

104 
	#USART1_GTPR
 
	`USART_GTPR
(
USART1_BASE
)

	)

105 
	#USART2_GTPR
 
	`USART_GTPR
(
USART2_BASE
)

	)

106 
	#USART3_GTPR
 
	`USART_GTPR
(
USART3_BASE
)

	)

107 
	#UART4_GTPR
 
	`USART_GTPR
(
UART4_BASE
)

	)

108 
	#UART5_GTPR
 
	`USART_GTPR
(
UART5_BASE
)

	)

117 
	#USART_FLAG_PE
 
USART_SR_PE


	)

118 
	#USART_FLAG_FE
 
USART_SR_FE


	)

119 
	#USART_FLAG_NF
 
USART_SR_NF


	)

120 
	#USART_FLAG_ORE
 
USART_SR_ORE


	)

121 
	#USART_FLAG_IDLE
 
USART_SR_IDLE


	)

122 
	#USART_FLAG_RXNE
 
USART_SR_RXNE


	)

123 
	#USART_FLAG_TC
 
USART_SR_TC


	)

124 
	#USART_FLAG_TXE
 
USART_SR_TXE


	)

136 
	#USART_SR_CTS
 (1 << 9)

	)

139 
	#USART_SR_LBD
 (1 << 8)

	)

142 
	#USART_SR_TXE
 (1 << 7)

	)

145 
	#USART_SR_TC
 (1 << 6)

	)

148 
	#USART_SR_RXNE
 (1 << 5)

	)

151 
	#USART_SR_IDLE
 (1 << 4)

	)

154 
	#USART_SR_ORE
 (1 << 3)

	)

157 
	#USART_SR_NE
 (1 << 2)

	)

160 
	#USART_SR_FE
 (1 << 1)

	)

163 
	#USART_SR_PE
 (1 << 0)

	)

169 
	#USART_DR_MASK
 0x1FF

	)

174 
	#USART_BRR_DIV_MANTISSA_MASK
 (0xFFF << 4)

	)

176 
	#USART_BRR_DIV_FRACTION_MASK
 0xF

	)

181 
	#USART_CR1_UE
 (1 << 13)

	)

184 
	#USART_CR1_M
 (1 << 12)

	)

187 
	#USART_CR1_WAKE
 (1 << 11)

	)

190 
	#USART_CR1_PCE
 (1 << 10)

	)

193 
	#USART_CR1_PS
 (1 << 9)

	)

196 
	#USART_CR1_PEIE
 (1 << 8)

	)

199 
	#USART_CR1_TXEIE
 (1 << 7)

	)

202 
	#USART_CR1_TCIE
 (1 << 6)

	)

205 
	#USART_CR1_RXNEIE
 (1 << 5)

	)

208 
	#USART_CR1_IDLEIE
 (1 << 4)

	)

211 
	#USART_CR1_TE
 (1 << 3)

	)

214 
	#USART_CR1_RE
 (1 << 2)

	)

217 
	#USART_CR1_RWU
 (1 << 1)

	)

220 
	#USART_CR1_SBK
 (1 << 0)

	)

225 
	#USART_CR2_LINEN
 (1 << 14)

	)

228 
	#USART_CR2_CLKEN
 (1 << 11)

	)

231 
	#USART_CR2_CPOL
 (1 << 10)

	)

234 
	#USART_CR2_CPHA
 (1 << 9)

	)

237 
	#USART_CR2_LBCL
 (1 << 8)

	)

240 
	#USART_CR2_LBDIE
 (1 << 6)

	)

243 
	#USART_CR2_LBDL
 (1 << 5)

	)

246 
	#USART_CR2_ADD_MASK
 0xF

	)

252 
	#USART_CR3_CTSIE
 (1 << 10)

	)

256 
	#USART_CR3_CTSE
 (1 << 9)

	)

260 
	#USART_CR3_RTSE
 (1 << 8)

	)

264 
	#USART_CR3_DMAT
 (1 << 7)

	)

268 
	#USART_CR3_DMAR
 (1 << 6)

	)

272 
	#USART_CR3_SCEN
 (1 << 5)

	)

276 
	#USART_CR3_NACK
 (1 << 4)

	)

279 
	#USART_CR3_HDSEL
 (1 << 3)

	)

282 
	#USART_CR3_IRLP
 (1 << 2)

	)

285 
	#USART_CR3_IREN
 (1 << 1)

	)

288 
	#USART_CR3_EIE
 (1 << 0)

	)

294 
	#USART_GTPR_GT_MASK
 (0xFF << 8)

	)

298 
	#USART_GTPR_PSC_MASK
 0xFF

	)

	@lib/libopencm3/include/libopencm3/stm32/common/usart_common_f24.h

32 #ifde‡
LIBOPENCM3_USART_H


34 #i‚de‡
LIBOPENCM3_USART_COMMON_F24_H


35 
	#LIBOPENCM3_USART_COMMON_F24_H


	)

37 
	~<lib›ícm3/°m32/comm⁄/ußπ_comm⁄_f124.h
>

45 
	#USART6
 
USART6_BASE


	)

46 
	#UART7
 
UART7_BASE


	)

47 
	#UART8
 
UART8_BASE


	)

53 
	#USART6_SR
 
	`USART_SR
(
USART6_BASE
)

	)

54 
	#UART7_SR
 
	`USART_SR
(
UART7
)

	)

55 
	#UART8_SR
 
	`USART_SR
(
UART8
)

	)

58 
	#USART6_DR
 
	`USART_DR
(
USART6_BASE
)

	)

59 
	#UART7_DR
 
	`USART_DR
(
UART7
)

	)

60 
	#UART8_DR
 
	`USART_DR
(
UART8
)

	)

63 
	#USART6_BRR
 
	`USART_BRR
(
USART6_BASE
)

	)

64 
	#UART7_BRR
 
	`USART_BRR
(
UART7
)

	)

65 
	#UART8_BRR
 
	`USART_BRR
(
UART8
)

	)

68 
	#USART6_CR1
 
	`USART_CR1
(
USART6_BASE
)

	)

69 
	#UART7_CR1
 
	`USART_CR1
(
UART7
)

	)

70 
	#UART8_CR1
 
	`USART_CR1
(
UART8
)

	)

73 
	#USART6_CR2
 
	`USART_CR2
(
USART6_BASE
)

	)

74 
	#UART7_CR2
 
	`USART_CR2
(
UART7
)

	)

75 
	#UART8_CR2
 
	`USART_CR2
(
UART8
)

	)

78 
	#USART6_CR3
 
	`USART_CR3
(
USART6_BASE
)

	)

79 
	#UART7_CR3
 
	`USART_CR3
(
UART7
)

	)

80 
	#UART8_CR3
 
	`USART_CR3
(
UART8
)

	)

83 
	#USART6_GTPR
 
	`USART_GTPR
(
USART6_BASE
)

	)

84 
	#UART7_GTPR
 
	`USART_GTPR
(
UART7
)

	)

85 
	#UART8_GTPR
 
	`USART_GTPR
(
UART8
)

	)

90 
	#USART_CR1_OVER8
 (1 << 15)

	)

95 
	#USART_CR3_ONEBIT
 (1 << 11)

	)

	@lib/libopencm3/include/libopencm3/stm32/common/usart_common_fifos.h

21 #i‚de‡
LIBOPENCM3_STM32_COMMON_USART_COMMON_FIFOS_H_


22 
	#LIBOPENCM3_STM32_COMMON_USART_COMMON_FIFOS_H_


	)

24 
	~<lib›ícm3/cm3/comm⁄.h
>

25 
	~<lib›ícm3/°m32/comm⁄/ußπ_comm⁄_Æl.h
>

26 
	~<lib›ícm3/°m32/comm⁄/ußπ_comm⁄_v2.h
>

30 
	#USART_PRESC
(
ußπ_ba£
Ë
	`MMIO32
((ußπ_ba£Ë+ 0x2C)

	)

36 
	#USART_CR1_RXFFIE
 
BIT31


	)

38 
	#USART_CR1_TXFEIE
 
BIT30


	)

40 
	#USART_CR1_FIFOEN
 
BIT29


	)

47 
	mUSART_FIFO_THRESH_EIGTH
 = 0x0,

48 
	mUSART_FIFO_THRESH_QUARTER
 = 0x1,

49 
	mUSART_FIFO_THRESH_HALF
 = 0x2,

50 
	mUSART_FIFO_THRESH_THREEQTR
 = 0x3,

51 
	mUSART_FIFO_THRESH_SEVENEIGTH
 = 0x4,

52 
	mUSART_FIFO_THRESH_TX_EMPTY
 = 0x5,

53 
	mUSART_FIFO_THRESH_RX_FULL
 = 0x5,

54 
	mUSART_FIFO_THRESH_MASK
 = 0x7

55 } 
	tußπ_fifo_thªshﬁd_t
;

58 
	#USART_CR3_TXFTCFG_SHIFT
 29

	)

60 
	#USART_CR3_RXFTIE
 
BIT28


	)

62 
	#USART_CR3_RXFTCFG_SHIFT
 25

	)

64 
	#USART_CR3_TCBGTIE
 
BIT24


	)

66 
	#USART_CR3_TXFTIE
 
BIT23


	)

72 
	#USART_ISR_TXFT
 
BIT27


	)

74 
	#USART_ISR_RXFT
 
BIT26


	)

76 
	#USART_ISR_TCBGT
 
BIT25


	)

78 
	#USART_ISR_RXFF
 
BIT24


	)

80 
	#USART_ISR_TXFE
 
BIT23


	)

82 
	#USART_ISR_UDR
 
BIT13


	)

88 
	#USART_ICR_UDR
 
BIT13


	)

90 
	#USART_ICR_TXFECF
 
BIT5


	)

93 
BEGIN_DECLS


101 
ußπ_íabÀ_fifos
(
uöt32_t
 
ußπ
);

106 
ußπ_dißbÀ_fifos
(
uöt32_t
 
ußπ
);

111 
ußπ_íabÀ_tx_fifo_em±y_öãºu±
(
uöt32_t
 
ußπ
);

116 
ußπ_dißbÀ_tx_fifo_em±y_öãºu±
(
uöt32_t
 
ußπ
);

121 
ußπ_íabÀ_tx_fifo_thªshﬁd_öãºu±
(
uöt32_t
 
ußπ
);

126 
ußπ_dißbÀ_tx_fifo_thªshﬁd_öãºu±
(
uöt32_t
 
ußπ
);

132 
ußπ_£t_tx_fifo_thªshﬁd
(
uöt32_t
 
ußπ
,

133 
ußπ_fifo_thªshﬁd_t
 
thªshﬁd
);

138 
ußπ_íabÀ_rx_fifo_fuŒ_öãºu±
(
uöt32_t
 
ußπ
);

143 
ußπ_dißbÀ_rx_fifo_fuŒ_öãºu±
(
uöt32_t
 
ußπ
);

148 
ußπ_íabÀ_rx_fifo_thªshﬁd_öãºu±
(
uöt32_t
 
ußπ
);

153 
ußπ_dißbÀ_rx_fifo_thªshﬁd_öãºu±
(
uöt32_t
 
ußπ
);

159 
ußπ_£t_rx_fifo_thªshﬁd
(
uöt32_t
 
ußπ
,

160 
ußπ_fifo_thªshﬁd_t
 
thªshﬁd
);

162 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/common/usart_common_v2.h

26 #¥agm®
⁄˚


33 
	#USART_CR1
(
ußπ_ba£
Ë
	`MMIO32
((ußπ_ba£Ë+ 0x00)

	)

34 
	#USART1_CR1
 
	`USART_CR1
(
USART1_BASE
)

	)

35 
	#USART2_CR1
 
	`USART_CR1
(
USART2_BASE
)

	)

36 
	#USART3_CR1
 
	`USART_CR1
(
USART3_BASE
)

	)

37 #i‡
deföed
(
USART4_BASE
)

38 
	#USART4_CR1
 
	`USART_CR1
(
USART4_BASE
)

	)

40 #i‡
deföed
(
UART4_BASE
)

41 
	#UART4_CR1
 
	`USART_CR1
(
UART4_BASE
)

	)

43 #i‡
deföed
(
UART5_BASE
)

44 
	#UART5_CR1
 
	`USART_CR1
(
UART5_BASE
)

	)

48 
	#USART_CR2
(
ußπ_ba£
Ë
	`MMIO32
((ußπ_ba£Ë+ 0x04)

	)

49 
	#USART1_CR2
 
	`USART_CR2
(
USART1_BASE
)

	)

50 
	#USART2_CR2
 
	`USART_CR2
(
USART2_BASE
)

	)

51 
	#USART3_CR2
 
	`USART_CR2
(
USART3_BASE
)

	)

52 #i‡
deföed
(
USART4_BASE
)

53 
	#USART4_CR2
 
	`USART_CR2
(
USART4_BASE
)

	)

55 #i‡
deföed
(
UART4_BASE
)

56 
	#UART4_CR2
 
	`USART_CR2
(
UART4_BASE
)

	)

58 #i‡
deföed
(
UART5_BASE
)

59 
	#UART5_CR2
 
	`USART_CR2
(
UART5_BASE
)

	)

63 
	#USART_CR3
(
ußπ_ba£
Ë
	`MMIO32
((ußπ_ba£Ë+ 0x08)

	)

64 
	#USART1_CR3
 
	`USART_CR3
(
USART1_BASE
)

	)

65 
	#USART2_CR3
 
	`USART_CR3
(
USART2_BASE
)

	)

66 
	#USART3_CR3
 
	`USART_CR3
(
USART3_BASE
)

	)

67 #i‡
deföed
(
USART4_BASE
)

68 
	#USART4_CR3
 
	`USART_CR3
(
USART4_BASE
)

	)

70 #i‡
deföed
(
UART4_BASE
)

71 
	#UART4_CR3
 
	`USART_CR3
(
UART4_BASE
)

	)

73 #i‡
deföed
(
UART5_BASE
)

74 
	#UART5_CR3
 
	`USART_CR3
(
UART5_BASE
)

	)

78 
	#USART_BRR
(
ußπ_ba£
Ë
	`MMIO32
((ußπ_ba£Ë+ 0x0C)

	)

79 
	#USART1_BRR
 
	`USART_BRR
(
USART1_BASE
)

	)

80 
	#USART2_BRR
 
	`USART_BRR
(
USART2_BASE
)

	)

81 
	#USART3_BRR
 
	`USART_BRR
(
USART3_BASE
)

	)

82 #i‡
deföed
(
USART4_BASE
)

83 
	#USART4_BRR
 
	`USART_BRR
(
USART4_BASE
)

	)

85 #i‡
deföed
(
UART4_BASE
)

86 
	#UART4_BRR
 
	`USART_BRR
(
UART4_BASE
)

	)

88 #i‡
deföed
(
UART5_BASE
)

89 
	#UART5_BRR
 
	`USART_BRR
(
UART5_BASE
)

	)

93 
	#USART_GTPR
(
ußπ_ba£
Ë
	`MMIO32
((ußπ_ba£Ë+ 0x10)

	)

94 
	#USART1_GTPR
 
	`USART_GTPR
(
USART1_BASE
)

	)

95 
	#USART2_GTPR
 
	`USART_GTPR
(
USART2_BASE
)

	)

96 
	#USART3_GTPR
 
	`USART_GTPR
(
USART3_BASE
)

	)

97 #i‡
deföed
(
USART4_BASE
)

98 
	#USART4_GTPR
 
	`USART_GTPR
(
USART4_BASE
)

	)

100 #i‡
deföed
(
UART4_BASE
)

101 
	#UART4_GTPR
 
	`USART_GTPR
(
UART4_BASE
)

	)

103 #i‡
deföed
(
UART5_BASE
)

104 
	#UART5_GTPR
 
	`USART_GTPR
(
UART5_BASE
)

	)

108 
	#USART_RTOR
(
ußπ_ba£
Ë
	`MMIO32
((ußπ_ba£Ë+ 0x14)

	)

109 
	#USART1_RTOR
 
	`USART_RTOR
(
USART1_BASE
)

	)

110 
	#USART2_RTOR
 
	`USART_RTOR
(
USART2_BASE
)

	)

111 
	#USART3_RTOR
 
	`USART_RTOR
(
USART3_BASE
)

	)

112 #i‡
deföed
(
USART4_BASE
)

113 
	#USART4_RTOR
 
	`USART_RTOR
(
USART4_BASE
)

	)

115 #i‡
deföed
(
UART4_BASE
)

116 
	#UART4_RTOR
 
	`USART_RTOR
(
UART4_BASE
)

	)

118 #i‡
deföed
(
UART5_BASE
)

119 
	#UART5_RTOR
 
	`USART_RTOR
(
UART5_BASE
)

	)

123 
	#USART_RQR
(
ußπ_ba£
Ë
	`MMIO32
((ußπ_ba£Ë+ 0x18)

	)

124 
	#USART1_RQR
 
	`USART_RQR
(
USART1_BASE
)

	)

125 
	#USART2_RQR
 
	`USART_RQR
(
USART2_BASE
)

	)

126 
	#USART3_RQR
 
	`USART_RQR
(
USART3_BASE
)

	)

127 #i‡
deföed
(
USART4_BASE
)

128 
	#USART4_RQR
 
	`USART_RQR
(
USART4_BASE
)

	)

130 #i‡
deföed
(
UART4_BASE
)

131 
	#UART4_RQR
 
	`USART_RQR
(
UART4_BASE
)

	)

133 #i‡
deföed
(
UART5_BASE
)

134 
	#UART5_RQR
 
	`USART_RQR
(
UART5_BASE
)

	)

138 
	#USART_ISR
(
ußπ_ba£
Ë
	`MMIO32
((ußπ_ba£Ë+ 0x1C)

	)

139 
	#USART1_ISR
 
	`USART_ISR
(
USART1_BASE
)

	)

140 
	#USART2_ISR
 
	`USART_ISR
(
USART2_BASE
)

	)

141 
	#USART3_ISR
 
	`USART_ISR
(
USART3_BASE
)

	)

142 #i‡
deföed
(
USART4_BASE
)

143 
	#USART4_ISR
 
	`USART_ISR
(
USART4_BASE
)

	)

145 #i‡
deföed
(
UART4_BASE
)

146 
	#UART4_ISR
 
	`USART_ISR
(
UART4_BASE
)

	)

148 #i‡
deföed
(
UART5_BASE
)

149 
	#UART5_ISR
 
	`USART_ISR
(
UART5_BASE
)

	)

153 
	#USART_ICR
(
ußπ_ba£
Ë
	`MMIO32
((ußπ_ba£Ë+ 0x20)

	)

154 
	#USART1_ICR
 
	`USART_ICR
(
USART1_BASE
)

	)

155 
	#USART2_ICR
 
	`USART_ICR
(
USART2_BASE
)

	)

156 
	#USART3_ICR
 
	`USART_ICR
(
USART3_BASE
)

	)

157 #i‡
deföed
(
USART4_BASE
)

158 
	#USART4_ICR
 
	`USART_ICR
(
USART4_BASE
)

	)

160 #i‡
deföed
(
UART4_BASE
)

161 
	#UART4_ICR
 
	`USART_ICR
(
UART4_BASE
)

	)

163 #i‡
deföed
(
UART5_BASE
)

164 
	#UART5_ICR
 
	`USART_ICR
(
UART5_BASE
)

	)

168 
	#USART_RDR
(
ußπ_ba£
Ë
	`MMIO32
((ußπ_ba£Ë+ 0x24)

	)

169 
	#USART1_RDR
 
	`USART_RDR
(
USART1_BASE
)

	)

170 
	#USART2_RDR
 
	`USART_RDR
(
USART2_BASE
)

	)

171 
	#USART3_RDR
 
	`USART_RDR
(
USART3_BASE
)

	)

172 #i‡
deföed
(
USART4_BASE
)

173 
	#USART4_RDR
 
	`USART_RDR
(
USART4_BASE
)

	)

175 #i‡
deföed
(
UART4_BASE
)

176 
	#UART4_RDR
 
	`USART_RDR
(
UART4_BASE
)

	)

178 #i‡
deföed
(
UART5_BASE
)

179 
	#UART5_RDR
 
	`USART_RDR
(
UART5_BASE
)

	)

183 
	#USART_TDR
(
ußπ_ba£
Ë
	`MMIO32
((ußπ_ba£Ë+ 0x28)

	)

184 
	#USART1_TDR
 
	`USART_TDR
(
USART1_BASE
)

	)

185 
	#USART2_TDR
 
	`USART_TDR
(
USART2_BASE
)

	)

186 
	#USART3_TDR
 
	`USART_TDR
(
USART3_BASE
)

	)

187 #i‡
deföed
(
USART4_BASE
)

188 
	#USART4_TDR
 
	`USART_TDR
(
USART4_BASE
)

	)

190 #i‡
deföed
(
UART4_BASE
)

191 
	#UART4_TDR
 
	`USART_TDR
(
UART4_BASE
)

	)

193 #i‡
deföed
(
UART5_BASE
)

194 
	#UART5_TDR
 
	`USART_TDR
(
UART5_BASE
)

	)

206 
	#USART_FLAG_PE
 
USART_ISR_PE


	)

207 
	#USART_FLAG_FE
 
USART_ISR_FE


	)

208 
	#USART_FLAG_NF
 
USART_ISR_NF


	)

209 
	#USART_FLAG_ORE
 
USART_ISR_ORE


	)

210 
	#USART_FLAG_IDLE
 
USART_ISR_IDLE


	)

211 
	#USART_FLAG_RXNE
 
USART_ISR_RXNE


	)

212 
	#USART_FLAG_TC
 
USART_ISR_TC


	)

213 
	#USART_FLAG_TXE
 
USART_ISR_TXE


	)

226 
	#USART_CR1_M1
 (1 << 28Ë

	)

229 
	#USART_CR1_EOBIE
 (1 << 27)

	)

232 
	#USART_CR1_RTOIE
 (1 << 26)

	)

234 
	#USART_CR1_DEAT_SHIFT
 21

	)

235 
	#USART_CR1_DEAT
 (0x1F << 
USART_CR1_DEAT_SHIFT
)

	)

237 
	#USART_CR1_DEAT_VAL
(
x
Ë((xË<< 
USART_CR1_DEAT_SHIFT
)

	)

239 
	#USART_CR1_DEDT_SHIFT
 16

	)

240 
	#USART_CR1_DEDT
 (0x1F << 
USART_CR1_DEDT_SHIFT
)

	)

242 
	#USART_CR1_DEDT_VAL
(
x
Ë((xË<< 
USART_CR1_DEDT_SHIFT
)

	)

245 
	#USART_CR1_OVER8
 (1 << 15)

	)

248 
	#USART_CR1_CMIE
 (1 << 14)

	)

251 
	#USART_CR1_MME
 (1 << 13)

	)

254 
	#USART_CR1_M0
 (1 << 12)

	)

256 
	#USART_CR1_M
 
USART_CR1_M0


	)

259 
	#USART_CR1_WAKE
 (1 << 11)

	)

262 
	#USART_CR1_PCE
 (1 << 10)

	)

265 
	#USART_CR1_PS
 (1 << 9)

	)

268 
	#USART_CR1_PEIE
 (1 << 8)

	)

271 
	#USART_CR1_TXEIE
 (1 << 7)

	)

274 
	#USART_CR1_TCIE
 (1 << 6)

	)

277 
	#USART_CR1_RXNEIE
 (1 << 5)

	)

280 
	#USART_CR1_IDLEIE
 (1 << 4)

	)

283 
	#USART_CR1_TE
 (1 << 3)

	)

286 
	#USART_CR1_RE
 (1 << 2)

	)

289 
	#USART_CR1_UESM
 (1 << 1)

	)

292 
	#USART_CR1_UE
 (1 << 0)

	)

301 
	#USART_CR2_ADD_SHIFT
 24

	)

302 
	#USART_CR2_ADD
 (0xFF << 
USART_CR2_ADD_SHIFT
)

	)

303 
	#USART_CR2_ADD_VAL
(
x
Ë((xË<< 
USART_CR2_ADD_SHIFT
)

	)

305 
	#USART_CR2_ABRMOD_MASK
 3

	)

306 
	#USART_CR2_ABRMOD_SHIFT
 21

	)

312 
	#USART_CR2_ABRMOD_STARTBIT
 (0x0 << 
USART_CR2_ABRMOD_SHIFT
)

	)

313 
	#USART_CR2_ABRMOD_FALL_EDGE
 (0x1 << 
USART_CR2_ABRMOD_SHIFT
)

	)

314 
	#USART_CR2_ABRMOD_FRAME_0x7F
 (0x2 << 
USART_CR2_ABRMOD_SHIFT
)

	)

315 
	#USART_CR2_ABRMOD_FRAME_0x55
 (0x3 << 
USART_CR2_ABRMOD_SHIFT
)

	)

319 
	#USART_CR2_RTOEN
 (1 << 23)

	)

322 
	#USART_CR2_ABREN
 (1 << 20)

	)

325 
	#USART_CR2_MSBFIRST
 (1 << 19)

	)

328 
	#USART_CR2_DATAINV
 (1 << 18)

	)

331 
	#USART_CR2_TXINV
 (1 << 17)

	)

334 
	#USART_CR2_RXINV
 (1 << 16)

	)

337 
	#USART_CR2_SWAP
 (1 << 15)

	)

340 
	#USART_CR2_LINEN
 (1 << 14)

	)

343 
	#USART_CR2_CLKEN
 (1 << 11)

	)

346 
	#USART_CR2_CPOL
 (1 << 10)

	)

349 
	#USART_CR2_CPHA
 (1 << 9)

	)

352 
	#USART_CR2_LBCL
 (1 << 8)

	)

355 
	#USART_CR2_LBDIE
 (1 << 6)

	)

358 
	#USART_CR2_LBDL
 (1 << 5)

	)

361 
	#USART_CR2_ADDM7
 (1 << 4)

	)

370 
	#USART_CR3_WUFIE
 (1 << 22)

	)

373 
	#USART_CR3_WUS_ADDRMATCH
 (0x0 << 20)

	)

374 
	#USART_CR3_WUS_START_BIT
 (0x2 << 20)

	)

375 
	#USART_CR3_WUS_RXNE
 (0x3 << 20)

	)

377 
	#USART_CR3_SCARCNT_SHIFT
 17

	)

378 
	#USART_CR3_SCARCNT_MASK
 0x7

	)

380 
	#USART_CR3_SCARCNT_DISABLE
 (0 << 
USART_CR3_SCARCNT_SHIFT
)

	)

381 
	#USART_CR3_SCARCNT_VAL
(
x
Ë((xË<< 
USART_CR3_SCARCNT_SHIFT
)

	)

384 
	#USART_CR3_DEP
 (1 << 15)

	)

387 
	#USART_CR3_DEM
 (1 << 14)

	)

390 
	#USART_CR3_DDRE
 (1 << 13)

	)

393 
	#USART_CR3_OVRDIS
 (1 << 12)

	)

396 
	#USART_CR3_ONEBIT
 (1 << 11)

	)

399 
	#USART_CR3_CTSIE
 (1 << 10)

	)

402 
	#USART_CR3_CTSE
 (1 << 9)

	)

405 
	#USART_CR3_RTSE
 (1 << 8)

	)

408 
	#USART_CR3_DMAT
 (1 << 7)

	)

411 
	#USART_CR3_DMAR
 (1 << 6)

	)

414 
	#USART_CR3_SCEN
 (1 << 5)

	)

417 
	#USART_CR3_NACK
 (1 << 4)

	)

420 
	#USART_CR3_HDSEL
 (1 << 3)

	)

423 
	#USART_CR3_IRLP
 (1 << 2)

	)

426 
	#USART_CR3_IREN
 (1 << 1)

	)

429 
	#USART_CR3_EIE
 (1 << 0)

	)

437 
	#USART_GTPR_GT_SHIFT
 8

	)

438 
	#USART_GTPR_GT
 (0xFF << 
USART_GTPR_GT_SHIFT
)

	)

439 
	#USART_GTPR_GT_VAL
(
x
Ë((xË<< 
USART_GTPR_GT_SHIFT
)

	)

441 
	#USART_GTPR_PSC_SHIFT
 0

	)

442 
	#USART_GTPR_PSC
 (0xFF << 
USART_GTPR_PSC_SHIFT
)

	)

443 
	#USART_GTPR_PSC_VAL
(
x
Ë((xË<< 
USART_GTPR_PSC_SHIFT
)

	)

452 
	#USART_RTOR_BLEN_SHIFT
 24

	)

453 
	#USART_RTOR_BLEN_MASK
 (0xFF << 
USART_RTOR_BLEN_SHIFT
)

	)

454 
	#USART_RTOR_BLEN_VAL
(
x
Ë((xË<< 
USART_RTOR_BLEN_SHIFT
)

	)

457 
	#USART_RTOR_RTO_SHIFT
 0

	)

458 
	#USART_RTOR_RTO_MASK
 (0xFFFFF << 
USART_RTOR_RTO_SHIFT
)

	)

459 
	#USART_RTOR_RTO_VAL
(
x
Ë((xË<< 
USART_RTOR_RTO_SHIFT
)

	)

469 
	#USART_RQR_TXFRQ
 (1 << 4)

	)

472 
	#USART_RQR_RXFRQ
 (1 << 3)

	)

475 
	#USART_RQR_MMRQ
 (1 << 2)

	)

478 
	#USART_RQR_SBKRQ
 (1 << 1)

	)

481 
	#USART_RQR_ABKRQ
 (1 << 0)

	)

492 
	#USART_ISR_REACK
 (1 << 22)

	)

495 
	#USART_ISR_TEACK
 (1 << 21)

	)

498 
	#USART_ISR_WUF
 (1 << 20)

	)

501 
	#USART_ISR_RWU
 (1 << 19)

	)

504 
	#USART_ISR_SBKF
 (1 << 18)

	)

507 
	#USART_ISR_CMF
 (1 << 17)

	)

510 
	#USART_ISR_BUSY
 (1 << 16)

	)

513 
	#USART_ISR_ABRF
 (1 << 15)

	)

516 
	#USART_ISR_ABRE
 (1 << 14)

	)

519 
	#USART_ISR_EOBF
 (1 << 12)

	)

522 
	#USART_ISR_RTOF
 (1 << 11)

	)

525 
	#USART_ISR_CTS
 (1 << 10)

	)

528 
	#USART_ISR_CTSIF
 (1 << 9)

	)

531 
	#USART_ISR_LBDF
 (1 << 8)

	)

534 
	#USART_ISR_TXE
 (1 << 7)

	)

537 
	#USART_ISR_TC
 (1 << 6)

	)

540 
	#USART_ISR_RXNE
 (1 << 5)

	)

543 
	#USART_ISR_IDLE
 (1 << 4)

	)

546 
	#USART_ISR_ORE
 (1 << 3)

	)

549 
	#USART_ISR_NF
 (1 << 2)

	)

552 
	#USART_ISR_FE
 (1 << 1)

	)

555 
	#USART_ISR_PE
 (1 << 0)

	)

566 
	#USART_ICR_WUCF
 (1 << 20)

	)

569 
	#USART_ICR_CMCF
 (1 << 17)

	)

572 
	#USART_ICR_EOBCF
 (1 << 12)

	)

575 
	#USART_ICR_RTOCF
 (1 << 11)

	)

578 
	#USART_ICR_CTSCF
 (1 << 9)

	)

581 
	#USART_ICR_LBDCF
 (1 << 8)

	)

584 
	#USART_ICR_TCCF
 (1 << 6)

	)

587 
	#USART_ICR_IDLECF
 (1 << 4)

	)

590 
	#USART_ICR_ORECF
 (1 << 3)

	)

593 
	#USART_ICR_NCF
 (1 << 2)

	)

596 
	#USART_ICR_FECF
 (1 << 1)

	)

599 
	#USART_ICR_PECF
 (1 << 0)

	)

608 
	#USART_RDR_MASK
 (0x1FF << 0)

	)

610 
	#USART_TDR_MASK
 (0x1FF << 0)

	)

616 
BEGIN_DECLS


618 
ußπ_íabÀ_d©a_övîsi⁄
(
uöt32_t
 
ußπ
);

619 
ußπ_dißbÀ_d©a_övîsi⁄
(
uöt32_t
 
ußπ
);

620 
ußπ_íabÀ_tx_övîsi⁄
(
uöt32_t
 
ußπ
);

621 
ußπ_dißbÀ_tx_övîsi⁄
(
uöt32_t
 
ußπ
);

622 
ußπ_íabÀ_rx_övîsi⁄
(
uöt32_t
 
ußπ
);

623 
ußπ_dißbÀ_rx_övîsi⁄
(
uöt32_t
 
ußπ
);

624 
ußπ_íabÀ_hÆfdu∂ex
(
uöt32_t
 
ußπ
);

625 
ußπ_dißbÀ_hÆfdu∂ex
(
uöt32_t
 
ußπ
);

627 
ußπ_£t_rx_timeout_vÆue
(
uöt32_t
 
ußπ
, uöt32_à
vÆue
);

628 
ußπ_íabÀ_rx_timeout
(
uöt32_t
 
ußπ
);

629 
ußπ_dißbÀ_rx_timeout
(
uöt32_t
 
ußπ
);

630 
ußπ_íabÀ_rx_timeout_öãºu±
(
uöt32_t
 
ußπ
);

631 
ußπ_dißbÀ_rx_timeout_öãºu±
(
uöt32_t
 
ußπ
);

633 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/comparator.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F0
)

24 
	~<lib›ícm3/°m32/f0/com∑øt‹.h
>

25 #ñi‡
deföed
(
STM32F3
)

26 
	~<lib›ícm3/°m32/f3/com∑øt‹.h
>

	@lib/libopencm3/include/libopencm3/stm32/crc.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F0
)

24 
	~<lib›ícm3/°m32/f0/¸c.h
>

25 #ñi‡
deföed
(
STM32F1
)

26 
	~<lib›ícm3/°m32/f1/¸c.h
>

27 #ñi‡
deföed
(
STM32F2
)

28 
	~<lib›ícm3/°m32/f2/¸c.h
>

29 #ñi‡
deföed
(
STM32F3
)

30 
	~<lib›ícm3/°m32/f3/¸c.h
>

31 #ñi‡
deföed
(
STM32F4
)

32 
	~<lib›ícm3/°m32/f4/¸c.h
>

33 #ñi‡
deföed
(
STM32F7
)

34 
	~<lib›ícm3/°m32/f7/¸c.h
>

35 #ñi‡
deföed
(
STM32L0
)

36 
	~<lib›ícm3/°m32/l0/¸c.h
>

37 #ñi‡
deföed
(
STM32L1
)

38 
	~<lib›ícm3/°m32/l1/¸c.h
>

39 #ñi‡
deföed
(
STM32L4
)

40 
	~<lib›ícm3/°m32/l4/¸c.h
>

41 #ñi‡
deföed
(
STM32G0
)

42 
	~<lib›ícm3/°m32/g0/¸c.h
>

	@lib/libopencm3/include/libopencm3/stm32/crs.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F0
)

24 
	~<lib›ícm3/°m32/comm⁄/¸s_comm⁄_Æl.h
>

25 #ñi‡
deföed
(
STM32L0
)

26 
	~<lib›ícm3/°m32/comm⁄/¸s_comm⁄_Æl.h
>

27 #ñi‡
deföed
(
STM32L4
)

28 
	~<lib›ícm3/°m32/comm⁄/¸s_comm⁄_Æl.h
>

	@lib/libopencm3/include/libopencm3/stm32/crypto.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F2
)

24 
	~<lib›ícm3/°m32/f2/¸y±o.h
>

25 #ñi‡
deföed
(
STM32F4
)

26 
	~<lib›ícm3/°m32/f4/¸y±o.h
>

	@lib/libopencm3/include/libopencm3/stm32/dac.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F0
)

24 
	~<lib›ícm3/°m32/f0/dac.h
>

25 #ñi‡
deföed
(
STM32F1
)

26 
	~<lib›ícm3/°m32/f1/dac.h
>

27 #ñi‡
deföed
(
STM32F2
)

28 
	~<lib›ícm3/°m32/f2/dac.h
>

29 #ñi‡
deföed
(
STM32F3
)

30 
	~<lib›ícm3/°m32/f3/dac.h
>

31 #ñi‡
deföed
(
STM32F4
)

32 
	~<lib›ícm3/°m32/f4/dac.h
>

33 #ñi‡
deföed
(
STM32F7
)

34 
	~<lib›ícm3/°m32/f7/dac.h
>

35 #ñi‡
deföed
(
STM32L1
)

36 
	~<lib›ícm3/°m32/l1/dac.h
>

37 #ñi‡
deföed
(
STM32L4
)

38 
	~<lib›ícm3/°m32/l4/dac.h
>

39 #ñi‡
deföed
(
STM32H7
)

40 
	~<lib›ícm3/°m32/h7/dac.h
>

	@lib/libopencm3/include/libopencm3/stm32/dbgmcu.h

20 #i‚de‡
LIBOPENCM3_STM32_DBGMCU_H


21 
	#LIBOPENCM3_STM32_DBGMCU_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

24 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

29 
	#DBGMCU_IDCODE
 
	`MMIO32
(
DBGMCU_BASE
 + 0x00)

	)

33 
	#DBGMCU_CR
 
	`MMIO32
(
DBGMCU_BASE
 + 0x04)

	)

37 
	#DBGMCU_IDCODE_DEV_ID_MASK
 0x00000fff

	)

38 
	#DBGMCU_IDCODE_REV_ID_MASK
 0xffff0000

	)

48 
	#DBGMCU_CR_SLEEP
 0x00000001

	)

49 
	#DBGMCU_CR_STOP
 0x00000002

	)

50 
	#DBGMCU_CR_STANDBY
 0x00000004

	)

51 
	#DBGMCU_CR_TRACE_IOEN
 0x00000020

	)

52 
	#DBGMCU_CR_TRACE_MODE_MASK
 0x000000C0

	)

53 
	#DBGMCU_CR_TRACE_MODE_ASYNC
 0x00000000

	)

54 
	#DBGMCU_CR_TRACE_MODE_SYNC_1
 0x00000040

	)

55 
	#DBGMCU_CR_TRACE_MODE_SYNC_2
 0x00000080

	)

56 
	#DBGMCU_CR_TRACE_MODE_SYNC_4
 0x000000C0

	)

57 
	#DBGMCU_CR_IWDG_STOP
 0x00000100

	)

58 
	#DBGMCU_CR_WWDG_STOP
 0x00000200

	)

59 
	#DBGMCU_CR_TIM1_STOP
 0x00000400

	)

60 
	#DBGMCU_CR_TIM2_STOP
 0x00000800

	)

61 
	#DBGMCU_CR_TIM3_STOP
 0x00001000

	)

62 
	#DBGMCU_CR_TIM4_STOP
 0x00002000

	)

63 
	#DBGMCU_CR_CAN1_STOP
 0x00004000

	)

64 
	#DBGMCU_CR_I2C1_SMBUS_TIMEOUT
 0x00008000

	)

65 
	#DBGMCU_CR_I2C2_SMBUS_TIMEOUT
 0x00010000

	)

66 
	#DBGMCU_CR_TIM8_STOP
 0x00020000

	)

67 
	#DBGMCU_CR_TIM5_STOP
 0x00040000

	)

68 
	#DBGMCU_CR_TIM6_STOP
 0x00080000

	)

69 
	#DBGMCU_CR_TIM7_STOP
 0x00100000

	)

70 
	#DBGMCU_CR_CAN2_STOP
 0x00200000

	)

	@lib/libopencm3/include/libopencm3/stm32/dcmi.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F4
)

24 
	~<lib›ícm3/°m32/f4/dcmi.h
>

	@lib/libopencm3/include/libopencm3/stm32/desig.h

20 #i‚de‡
LIBOPENCM3_DESIG_H


21 
	#LIBOPENCM3_DESIG_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

24 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

28 
BEGIN_DECLS


34 
uöt16_t
 
desig_gë_Êash_size
();

41 
desig_gë_unique_id
(
uöt32_t
 *
ªsu…
);

49 
desig_gë_unique_id_as_°rög
(*
°rög
,

50 
°rög_Àn
);

66 
desig_gë_unique_id_as_dfu
(*
°rög
);

68 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/dma.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F0
)

24 
	~<lib›ícm3/°m32/f0/dma.h
>

25 #ñi‡
deföed
(
STM32F1
)

26 
	~<lib›ícm3/°m32/f1/dma.h
>

27 #ñi‡
deföed
(
STM32F2
)

28 
	~<lib›ícm3/°m32/f2/dma.h
>

29 #ñi‡
deföed
(
STM32F3
)

30 
	~<lib›ícm3/°m32/f3/dma.h
>

31 #ñi‡
deföed
(
STM32F4
)

32 
	~<lib›ícm3/°m32/f4/dma.h
>

33 #ñi‡
deföed
(
STM32F7
)

34 
	~<lib›ícm3/°m32/f7/dma.h
>

35 #ñi‡
deföed
(
STM32L0
)

36 
	~<lib›ícm3/°m32/l0/dma.h
>

37 #ñi‡
deföed
(
STM32L1
)

38 
	~<lib›ícm3/°m32/l1/dma.h
>

39 #ñi‡
deföed
(
STM32L4
)

40 
	~<lib›ícm3/°m32/l4/dma.h
>

41 #ñi‡
deföed
(
STM32G0
)

42 
	~<lib›ícm3/°m32/g0/dma.h
>

	@lib/libopencm3/include/libopencm3/stm32/dma2d.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F4
)

24 
	~<lib›ícm3/°m32/f4/dma2d.h
>

25 #ñi‡
deföed
(
STM32F7
)

26 
	~<lib›ícm3/°m32/f7/dma2d.h
>

	@lib/libopencm3/include/libopencm3/stm32/dmamux.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32G0
)

24 
	~<lib›ícm3/°m32/g0/dmamux.h
>

	@lib/libopencm3/include/libopencm3/stm32/dsi.h

20 #i‡
deföed
(
STM32F4
)

21 
	~<lib›ícm3/°m32/f4/dsi.h
>

22 #ñi‡
deföed
(
STM32F7
)

23 
	~<lib›ícm3/°m32/f7/dsi.h
>

	@lib/libopencm3/include/libopencm3/stm32/exti.h

22 
	~<lib›ícm3/cm3/comm⁄.h
>

23 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

25 #i‡
deföed
(
STM32F0
)

26 
	~<lib›ícm3/°m32/f0/exti.h
>

27 #ñi‡
deföed
(
STM32F1
)

28 
	~<lib›ícm3/°m32/f1/exti.h
>

29 #ñi‡
deföed
(
STM32F2
)

30 
	~<lib›ícm3/°m32/f2/exti.h
>

31 #ñi‡
deföed
(
STM32F3
)

32 
	~<lib›ícm3/°m32/f3/exti.h
>

33 #ñi‡
deföed
(
STM32F4
)

34 
	~<lib›ícm3/°m32/f4/exti.h
>

35 #ñi‡
deföed
(
STM32F7
)

36 
	~<lib›ícm3/°m32/f7/exti.h
>

37 #ñi‡
deföed
(
STM32L0
)

38 
	~<lib›ícm3/°m32/l0/exti.h
>

39 #ñi‡
deföed
(
STM32L1
)

40 
	~<lib›ícm3/°m32/l1/exti.h
>

41 #ñi‡
deföed
(
STM32L4
)

42 
	~<lib›ícm3/°m32/l4/exti.h
>

43 #ñi‡
deföed
(
STM32G0
)

44 
	~<lib›ícm3/°m32/g0/exti.h
>

45 #ñi‡
deföed
(
STM32H7
)

46 
	~<lib›ícm3/°m32/h7/exti.h
>

	@lib/libopencm3/include/libopencm3/stm32/f0/adc.h

33 #i‚de‡
LIBOPENCM3_ADC_H


34 
	#LIBOPENCM3_ADC_H


	)

36 
	~<lib›ícm3/°m32/comm⁄/adc_comm⁄_v2.h
>

37 
	~<lib›ícm3/°m32/comm⁄/adc_comm⁄_v2_sögÀ.h
>

47 
	#ADC
 
ADC_BASE


	)

48 
	#ADC1
 
ADC_BASE


	)

55 
	#ADC1_ISR
 
	`ADC_ISR
(
ADC
)

	)

56 
	#ADC1_IER
 
	`ADC_IER
(
ADC
)

	)

57 
	#ADC1_CR
 
	`ADC_CR
(
ADC
)

	)

58 
	#ADC1_CFGR1
 
	`ADC_CFGR1
(
ADC
)

	)

59 
	#ADC1_CFGR2
 
	`ADC_CFGR2
(
ADC
)

	)

60 
	#ADC1_SMPR1
 
	`ADC_SMPR1
(
ADC
)

	)

61 
	#ADC_SMPR
(
adc
Ë
	`ADC_SMPR1
◊dcË

	)

62 
	#ADC1_SMPR
 
	`ADC_SMPR1
(
ADC
Ë

	)

63 
	#ADC1_TR1
 
	`ADC_TR1
(
ADC
)

	)

64 
	#ADC_TR
(
adc
Ë
	`ADC_TR1
◊dcË

	)

65 
	#ADC1_TR
 
	`ADC1_TR
(
ADC
Ë

	)

66 
	#ADC1_CHSELR
 
	`ADC_CHSELR
(
ADC
)

	)

67 
	#ADC1_DR
 
	`ADC_DR
(
ADC
)

	)

68 
	#ADC1_CCR
 
	`ADC_CCR
(
ADC
)

	)

76 
	#ADC_CFGR2_CKMODE_SHIFT
 30

	)

77 
	#ADC_CFGR2_CKMODE
 (3 << 
ADC_CFGR2_CKMODE_SHIFT
)

	)

78 
	#ADC_CFGR2_CKMODE_CK_ADC
 (0 << 
ADC_CFGR2_CKMODE_SHIFT
)

	)

79 
	#ADC_CFGR2_CKMODE_PCLK_DIV2
 (1 << 
ADC_CFGR2_CKMODE_SHIFT
)

	)

80 
	#ADC_CFGR2_CKMODE_PCLK_DIV4
 (2 << 
ADC_CFGR2_CKMODE_SHIFT
)

	)

84 
	#ADC_SMPR_SMP_SHIFT
 0

	)

85 
	#ADC_SMPR_SMP
 (7 << 
ADC_SMPR_SMP_SHIFT
)

	)

86 
	#ADC_SMPR_SMP_001DOT5
 (0 << 
ADC_SMPR_SMP_SHIFT
)

	)

87 
	#ADC_SMPR_SMP_007DOT5
 (1 << 
ADC_SMPR_SMP_SHIFT
)

	)

88 
	#ADC_SMPR_SMP_013DOT5
 (2 << 
ADC_SMPR_SMP_SHIFT
)

	)

89 
	#ADC_SMPR_SMP_028DOT5
 (3 << 
ADC_SMPR_SMP_SHIFT
)

	)

90 
	#ADC_SMPR_SMP_041DOT5
 (4 << 
ADC_SMPR_SMP_SHIFT
)

	)

91 
	#ADC_SMPR_SMP_055DOT5
 (5 << 
ADC_SMPR_SMP_SHIFT
)

	)

92 
	#ADC_SMPR_SMP_071DOT5
 (6 << 
ADC_SMPR_SMP_SHIFT
)

	)

93 
	#ADC_SMPR_SMP_239DOT5
 (7 << 
ADC_SMPR_SMP_SHIFT
)

	)

104 
	#ADC_RESOLUTION_12BIT
 
ADC_CFGR1_RES_12_BIT


	)

105 
	#ADC_RESOLUTION_10BIT
 
ADC_CFGR1_RES_10_BIT


	)

106 
	#ADC_RESOLUTION_8BIT
 
ADC_CFGR1_RES_8_BIT


	)

107 
	#ADC_RESOLUTION_6BIT
 
ADC_CFGR1_RES_6_BIT


	)

114 
	#ADC_SMPTIME_001DOT5
 
ADC_SMPR_SMP_001DOT5


	)

115 
	#ADC_SMPTIME_007DOT5
 
ADC_SMPR_SMP_007DOT5


	)

116 
	#ADC_SMPTIME_013DOT5
 
ADC_SMPR_SMP_013DOT5


	)

117 
	#ADC_SMPTIME_028DOT5
 
ADC_SMPR_SMP_028DOT5


	)

118 
	#ADC_SMPTIME_041DOT5
 
ADC_SMPR_SMP_041DOT5


	)

119 
	#ADC_SMPTIME_055DOT5
 
ADC_SMPR_SMP_055DOT5


	)

120 
	#ADC_SMPTIME_071DOT5
 
ADC_SMPR_SMP_071DOT5


	)

121 
	#ADC_SMPTIME_239DOT5
 
ADC_SMPR_SMP_239DOT5


	)

128 
	#ADC_CLKSOURCE_ADC
 
ADC_CFGR2_CKMODE_CK_ADC


	)

129 
	#ADC_CLKSOURCE_PCLK_DIV2
 
ADC_CFGR2_CKMODE_PCLK_DIV2


	)

130 
	#ADC_CLKSOURCE_PCLK_DIV4
 
ADC_CFGR2_CKMODE_PCLK_DIV4


	)

137 
	#ADC_CHANNEL_TEMP
 16

	)

138 
	#ADC_CHANNEL_VREF
 17

	)

139 
	#ADC_CHANNEL_VBAT
 18

	)

146 
	eadc_›mode
 {

147 
	mADC_MODE_SEQUENTIAL
,

148 
	mADC_MODE_SCAN
,

149 
	mADC_MODE_SCAN_INFINITE
,

158 
BEGIN_DECLS


161 
adc_íabÀ_disc⁄töuous_mode
(
uöt32_t
 
adc
);

162 
adc_dißbÀ_disc⁄töuous_mode
(
uöt32_t
 
adc
);

163 
adc_£t_›î©i⁄_mode
(
uöt32_t
 
adc
, 
adc_›mode
 
›mode
);

166 
adc_íabÀ_exã∫Æ_åiggî_ªguœr
(
uöt32_t
 
adc
, uöt32_à
åiggî
,

167 
uöt32_t
 
pﬁ¨ôy
);

168 
adc_dißbÀ_exã∫Æ_åiggî_ªguœr
(
uöt32_t
 
adc
);

171 
adc_íabÀ_w©chdog_öãºu±
(
uöt32_t
 
adc
);

172 
adc_dißbÀ_w©chdog_öãºu±
(
uöt32_t
 
adc
);

173 
boﬁ
 
adc_gë_w©chdog_Êag
(
uöt32_t
 
adc
);

174 
adc_˛ór_w©chdog_Êag
(
uöt32_t
 
adc
);

175 
adc_íabÀ_eoc_£quí˚_öãºu±
(
uöt32_t
 
adc
);

176 
adc_dißbÀ_eoc_£quí˚_öãºu±
(
uöt32_t
 
adc
);

177 
boﬁ
 
adc_gë_eoc_£quí˚_Êag
(
uöt32_t
 
adc
);

178 
adc_˛ór_eoc_£quí˚_Êag
(
uöt32_t
 
adc
);

181 
adc_£t_˛k_sour˚
(
uöt32_t
 
adc
, uöt32_à
sour˚
);

182 
adc_íabÀ_vb©_£ns‹
();

183 
adc_dißbÀ_vb©_£ns‹
();

184 
	$adc_ˇlibøã_°¨t
(
uöt32_t
 
adc
)

185 
	`LIBOPENCM3_DEPRECATED
("seeádc_calibrate/_async");

186 
	$adc_ˇlibøã_waô_föish
(
uöt32_t
 
adc
)

187 
	`LIBOPENCM3_DEPRECATED
("seeádc_is_calibrating");

190 
	`adc_íabÀ_™Æog_w©chdog_⁄_Æl_ch™√ls
(
uöt32_t
 
adc
);

191 
	`adc_íabÀ_™Æog_w©chdog_⁄_£À˘ed_ch™√l
(
uöt32_t
 
adc
, 
uöt8_t
 
ch™
);

192 
	`adc_dißbÀ_™Æog_w©chdog
(
uöt32_t
 
adc
);

193 
	`adc_£t_w©chdog_high_thªshﬁd
(
uöt32_t
 
adc
, 
uöt16_t
 
thªshﬁd
);

194 
	`adc_£t_w©chdog_low_thªshﬁd
(
uöt32_t
 
adc
, 
uöt16_t
 
thªshﬁd
);

196 
END_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f0/cec.h

32 #i‚de‡
LIBOPENCM3_CEC_H


33 
	#LIBOPENCM3_CEC_H


	)

40 
	#CEC
 
CEC_BASE


	)

46 
	#CEC_CR
 
	`MMIO32
(
CEC_BASE
 + 0x00)

	)

47 
	#CEC_CFGR
 
	`MMIO32
(
CEC_BASE
 + 0x04)

	)

48 
	#CEC_TXDR
 
	`MMIO32
(
CEC_BASE
 + 0x08)

	)

49 
	#CEC_RXDR
 
	`MMIO32
(
CEC_BASE
 + 0x0c)

	)

50 
	#CEC_ISR
 
	`MMIO32
(
CEC_BASE
 + 0x10)

	)

51 
	#CEC_IER
 
	`MMIO32
(
CEC_BASE
 + 0x14)

	)

59 
	#CEC_CR_TXEOM
 (1 << 2)

	)

60 
	#CEC_CR_TXSOM
 (1 << 1)

	)

61 
	#CEC_CR_CECEN
 (1 << 0)

	)

65 
	#CEC_CFGR_LSTN
 (1 << 31)

	)

67 
	#CEC_CFGR_OAR_SHIFT
 16

	)

68 
	#CEC_CFGR_OAR
 (0x3FFF << 
CEC_CFGR_OAR_SHIFT
)

	)

70 
	#CEC_CFGR_SFTOPT
 (1 << 8)

	)

71 
	#CEC_CFGR_BRDNOGEN
 (1 << 7)

	)

72 
	#CEC_CFGR_LBPEGEN
 (1 << 6)

	)

73 
	#CEC_CFGR_BREGEN
 (1 << 5)

	)

74 
	#CEC_CFGR_BRESTP
 (1 << 4)

	)

75 
	#CEC_CFGR_RXTOL
 (1 << 3)

	)

77 
	#CEC_CFGR_SFT_SHIFT
 0

	)

78 
	#CEC_CFGR_SFT
 (7 >> 
CEC_CFGR_SFT_SHIFT
)

	)

82 
	#CEC_ISR_TXACKE
 (1 << 12)

	)

83 
	#CEC_ISR_TXERR
 (1 << 11)

	)

84 
	#CEC_ISR_TXUDR
 (1 << 10)

	)

85 
	#CEC_ISR_TXEND
 (1 << 9)

	)

86 
	#CEC_ISR_TXBR
 (1 << 8)

	)

87 
	#CEC_ISR_ARBLST
 (1 << 7)

	)

88 
	#CEC_ISR_RXACKE
 (1 << 6)

	)

89 
	#CEC_ISR_LBPE
 (1 << 5)

	)

90 
	#CEC_ISR_SBPE
 (1 << 4)

	)

91 
	#CEC_ISR_BRE
 (1 << 3)

	)

92 
	#CEC_ISR_RXOVR
 (1 << 2)

	)

93 
	#CEC_ISR_RXEND
 (1 << 1)

	)

94 
	#CEC_ISR_RXBR
 (1 << 0)

	)

98 
	#CEC_IER_TXACKIE
 (1 << 12)

	)

99 
	#CEC_IER_TXERRIE
 (1 << 11)

	)

100 
	#CEC_IER_TXUDRIE
 (1 << 10)

	)

101 
	#CEC_IER_TXENDIE
 (1 << 9)

	)

102 
	#CEC_IER_TXBRIE
 (1 << 8)

	)

103 
	#CEC_IER_ARBLSTIE
 (1 << 7)

	)

104 
	#CEC_IER_RXACKIE
 (1 << 6)

	)

105 
	#CEC_IER_LBPEIE
 (1 << 5)

	)

106 
	#CEC_IER_SBPEIE
 (1 << 4)

	)

107 
	#CEC_IER_BREIE
 (1 << 3)

	)

108 
	#CEC_IER_RXOVRIE
 (1 << 2)

	)

109 
	#CEC_IER_RXENDIE
 (1 << 1)

	)

110 
	#CEC_IER_RXBRIE
 (1 << 0)

	)

120 
BEGIN_DECLS


122 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f0/comparator.h

33 #i‚de‡
LIBOPENCM3_COMP_H


34 
	#LIBOPENCM3_COMP_H


	)

41 
	#COMP1
 0

	)

42 
	#COMP2
 1

	)

48 
	#COMP_CSR
(
i
Ë
	`MMIO16
(
SYSCFG_COMP_BASE
 + 0x1¯+ (i)*2)

	)

49 
	#COMP_CSR1
 
	`COMP_CSR
(
COMP1
)

	)

50 
	#COMP_CSR2
 
	`COMP_CSR
(
COMP2
)

	)

58 
	#COMP_CSR_LOCK
 (1 << 15)

	)

59 
	#COMP_CSR_OUT
 (1 << 14)

	)

61 
	#COMP_CSR_HYST_SHIFT
 12

	)

62 
	#COMP_CSR_HYST
 (3 << 
COMP_CSR_HYST_SHIFT
)

	)

63 
	#COMP_CSR_HYST_NO
 (0 << 
COMP_CSR_HYST_SHIFT
)

	)

64 
	#COMP_CSR_HYST_LOW
 (1 << 
COMP_CSR_HYST_SHIFT
)

	)

65 
	#COMP_CSR_HYST_MED
 (2 << 
COMP_CSR_HYST_SHIFT
)

	)

66 
	#COMP_CSR_HYST_HIGH
 (3 << 
COMP_CSR_HYST_SHIFT
)

	)

68 
	#COMP_CSR_POL
 (1 << 11)

	)

70 
	#COMP_CSR_OUTSEL_SHIFT
 8

	)

71 
	#COMP_CSR_OUTSEL
 (7 << 
COMP_CSR_OUTSEL_SHIFT
)

	)

72 
	#COMP_CSR_OUTSEL_NONE
 (0 << 
COMP_CSR_OUTSEL_SHIFT
)

	)

73 
	#COMP_CSR_OUTSEL_TIM1_BRK
 (1 << 
COMP_CSR_OUTSEL_SHIFT
)

	)

74 
	#COMP_CSR_OUTSEL_TIM1_IC1
 (2 << 
COMP_CSR_OUTSEL_SHIFT
)

	)

75 
	#COMP_CSR_OUTSEL_TIM1_OCRCLR
 (3 << 
COMP_CSR_OUTSEL_SHIFT
)

	)

76 
	#COMP_CSR_OUTSEL_TIM2_IC4
 (4 << 
COMP_CSR_OUTSEL_SHIFT
)

	)

77 
	#COMP_CSR_OUTSEL_TIM2_OCRCLR
 (5 << 
COMP_CSR_OUTSEL_SHIFT
)

	)

78 
	#COMP_CSR_OUTSEL_TIM3_IC1
 (6 << 
COMP_CSR_OUTSEL_SHIFT
)

	)

79 
	#COMP_CSR_OUTSEL_TIM3_OCRCLR
 (7 << 
COMP_CSR_OUTSEL_SHIFT
)

	)

81 
	#COMP_CSR_WINDWEN
 (1 << 23)

	)

83 
	#COMP_CSR_INSEL_SHIFT
 4

	)

84 
	#COMP_CSR_INSEL
 (7 << 
COMP_CSR_INSEL_SHIFT
)

	)

85 
	#COMP_CSR_INSEL_1_4_VREFINT
 (0 << 
COMP_CSR_INSEL_SHIFT
)

	)

86 
	#COMP_CSR_INSEL_2_4_VREFINT
 (1 << 
COMP_CSR_INSEL_SHIFT
)

	)

87 
	#COMP_CSR_INSEL_3_4_VREFINT
 (2 << 
COMP_CSR_INSEL_SHIFT
)

	)

88 
	#COMP_CSR_INSEL_4_4_VREFINT
 (3 << 
COMP_CSR_INSEL_SHIFT
)

	)

89 
	#COMP_CSR_INSEL_VREFINT
 (3 << 
COMP_CSR_INSEL_SHIFT
)

	)

90 
	#COMP_CSR_INSEL_INM4
 (4 << 
COMP_CSR_INSEL_SHIFT
)

	)

91 
	#COMP_CSR_INSEL_INM5
 (5 << 
COMP_CSR_INSEL_SHIFT
)

	)

92 
	#COMP_CSR_INSEL_INM6
 (6 << 
COMP_CSR_INSEL_SHIFT
)

	)

94 
	#COMP_CSR_SPEED_SHIFT
 2

	)

95 
	#COMP_CSR_SPEED
 (3 << 
COMP_CSR_SPEED_SHIFT
)

	)

96 
	#COMP_CSR_SPEED_HIGH
 (0 << 
COMP_CSR_SPEED_SHIFT
)

	)

97 
	#COMP_CSR_SPEED_MED
 (1 << 
COMP_CSR_SPEED_SHIFT
)

	)

98 
	#COMP_CSR_SPEED_LOW
 (2 << 
COMP_CSR_SPEED_SHIFT
)

	)

99 
	#COMP_CSR_SPEED_VERYLOW
 (3 << 
COMP_CSR_SPEED_SHIFT
)

	)

101 
	#COMP_CSR_SW1
 (1 << 1)

	)

102 
	#COMP_CSR_EN
 (1 << 0)

	)

112 
BEGIN_DECLS


114 
comp_íabÀ
(
uöt8_t
 
id
);

115 
comp_dißbÀ
(
uöt8_t
 
id
);

116 
comp_£À˘_öput
(
uöt8_t
 
id
, 
uöt32_t
 
öput
);

117 
comp_£À˘_ouçut
(
uöt8_t
 
id
, 
uöt32_t
 
ouçut
);

118 
comp_£À˘_hy°
(
uöt8_t
 
id
, 
uöt32_t
 
hy°
);

119 
comp_£À˘_•ìd
(
uöt8_t
 
id
, 
uöt32_t
 
•ìd
);

121 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f0/crc.h

33 #i‚de‡
LIBOPENCM3_CRC_H


34 
	#LIBOPENCM3_CRC_H


	)

36 
	~<lib›ícm3/°m32/comm⁄/¸c_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/f0/dac.h

33 #i‚de‡
LIBOPENCM3_DAC_H


34 
	#LIBOPENCM3_DAC_H


	)

36 
	~<lib›ícm3/°m32/comm⁄/dac_comm⁄_Æl.h
>

42 
	#DAC
 
DAC_BASE


	)

48 
	#DAC_CR
 
	`MMIO32
(
DAC_BASE
 + 0x00)

	)

49 
	#DAC_SWTRIGR
 
	`MMIO32
(
DAC_BASE
 + 0x04)

	)

50 
	#DAC_DHR12R1
 
	`MMIO32
(
DAC_BASE
 + 0x08)

	)

51 
	#DAC_DHR12L1
 
	`MMIO32
(
DAC_BASE
 + 0x0C)

	)

52 
	#DAC_DHR8R1
 
	`MMIO32
(
DAC_BASE
 + 0x10)

	)

53 
	#DAC_DOR1
 
	`MMIO32
(
DAC_BASE
 + 0x2C)

	)

54 
	#DAC_SR
 
	`MMIO32
(
DAC_BASE
 + 0x34)

	)

63 
	#DAC_CR_DMAUDRIE1
 (1 << 13)

	)

64 
	#DAC_CR_DMAEN1
 (1 << 12)

	)

66 
	#DAC_CR_TSEL1_SHIFT
 3

	)

67 
	#DAC_CR_TSEL1
 (7 << 
DAC_CR_TSEL1_SHIFT
)

	)

68 
	#DAC_CR_TSEL1_TIM6_TRGO
 (0 << 
DAC_CR_TSEL1_SHIFT
)

	)

69 
	#DAC_CR_TSEL1_TIM8_TRGO
 (1 << 
DAC_CR_TSEL1_SHIFT
)

	)

70 
	#DAC_CR_TSEL1_TIM7_TRGO
 (2 << 
DAC_CR_TSEL1_SHIFT
)

	)

71 
	#DAC_CR_TSEL1_TIM5_TRGO
 (3 << 
DAC_CR_TSEL1_SHIFT
)

	)

72 
	#DAC_CR_TSEL1_TIM2_TRGO
 (4 << 
DAC_CR_TSEL1_SHIFT
)

	)

73 
	#DAC_CR_TSEL1_TIM4_TRGO
 (5 << 
DAC_CR_TSEL1_SHIFT
)

	)

74 
	#DAC_CR_TSEL1_EXT_9
 (6 << 
DAC_CR_TSEL1_SHIFT
)

	)

75 
	#DAC_CR_TSEL1_SWTRG
 (7 << 
DAC_CR_TSEL1_SHIFT
)

	)

77 
	#DAC_CR_TEN1
 (1 << 2)

	)

78 
	#DAC_CR_BOFF1
 (1 << 1)

	)

79 
	#DAC_CR_EN1
 (1 << 0)

	)

83 
	#DAC_SWTRIGR_SWTRIG1
 (1 << 0)

	)

87 
	#DAC_DHR12R1_DACC1DHR
 0xFFF

	)

91 
	#DAC_DHR12L1_DACC1DHR
 (0xFFF << 4)

	)

95 
	#DAC_DHR8R1_DACC1DHR
 0xFF

	)

99 
	#DAC_DOR1_DACC1DOR
 0xFFF

	)

103 
	#DAC_SR_DMAUDR1
 (1 << 13)

	)

113 
BEGIN_DECLS


115 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f0/dma.h

31 #i‚de‡
LIBOPENCM3_DMA_H


32 
	#LIBOPENCM3_DMA_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/dma_comm⁄_l1f013.h
>

35 
	~<lib›ícm3/°m32/comm⁄/dma_comm⁄_c£l.h
>

	@lib/libopencm3/include/libopencm3/stm32/f0/doc-stm32f0.h

	@lib/libopencm3/include/libopencm3/stm32/f0/exti.h

33 #i‚de‡
LIBOPENCM3_EXTI_H


34 
	#LIBOPENCM3_EXTI_H


	)

37 
	~<lib›ícm3/°m32/comm⁄/exti_comm⁄_Æl.h
>

38 
	~<lib›ícm3/°m32/comm⁄/exti_comm⁄_v1.h
>

	@lib/libopencm3/include/libopencm3/stm32/f0/flash.h

35 #i‚de‡
LIBOPENCM3_FLASH_H


36 
	#LIBOPENCM3_FLASH_H


	)

39 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_Æl.h
>

40 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_f.h
>

41 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_f01.h
>

48 
	#FLASH_OPTION_BYTE_0
 
	`FLASH_OPTION_BYTE
(0)

	)

49 
	#FLASH_OPTION_BYTE_1
 
	`FLASH_OPTION_BYTE
(1)

	)

50 
	#FLASH_OPTION_BYTE_2
 
	`FLASH_OPTION_BYTE
(2)

	)

51 
	#FLASH_OPTION_BYTE_3
 
	`FLASH_OPTION_BYTE
(3)

	)

52 
	#FLASH_OPTION_BYTE_4
 
	`FLASH_OPTION_BYTE
(4)

	)

53 
	#FLASH_OPTION_BYTE_5
 
	`FLASH_OPTION_BYTE
(5)

	)

65 
	#FLASH_ACR_LATENCY_000_024MHZ
 0

	)

66 
	#FLASH_ACR_LATENCY_024_048MHZ
 1

	)

67 
	#FLASH_ACR_LATENCY_0WS
 0

	)

68 
	#FLASH_ACR_LATENCY_1WS
 1

	)

73 
	#FLASH_SR_EOP
 (1 << 5)

	)

74 
	#FLASH_SR_WRPRTERR
 (1 << 4)

	)

75 
	#FLASH_SR_PGERR
 (1 << 2)

	)

76 
	#FLASH_SR_BSY
 (1 << 0)

	)

80 
	#FLASH_CR_OBL_LAUNCH
 (1 << 13)

	)

84 
	#FLASH_OBR_DATA1_SHIFT
 24

	)

85 
	#FLASH_OBR_DATA1
 (0xFF << 
FLASH_OBR_DATA1_SHIFT
)

	)

86 
	#FLASH_OBR_DATA0_SHIFT
 16

	)

87 
	#FLASH_OBR_DATA0
 (0xFF << 
FLASH_OBR_DATA0_SHIFT
)

	)

89 
	#FLASH_OBR_BOOT_SEL
 (1 << 15)

	)

90 
	#FLASH_OBR_RAM_PARITY_CHECK
 (1 << 14)

	)

91 
	#FLASH_OBR_VDDA_MONITOR
 (1 << 13)

	)

92 
	#FLASH_OBR_NBOOT1
 (1 << 12)

	)

93 
	#FLASH_OBR_NBOOT0
 (1 << 11)

	)

94 
	#FLASH_OBR_NRST_STDBY
 (1 << 10)

	)

95 
	#FLASH_OBR_NRST_STOP
 (1 << 9)

	)

96 
	#FLASH_OBR_WDG_SW
 (1 << 8)

	)

97 
	#FLASH_OBR_RDPRT
 (3 << 
FLASH_OBR_RDPRT_SHIFT
)

	)

98 
	#FLASH_OBR_RDPRT_L0
 (0 << 
FLASH_OBR_RDPRT_SHIFT
)

	)

99 
	#FLASH_OBR_RDPRT_L1
 (1 << 
FLASH_OBR_RDPRT_SHIFT
)

	)

100 
	#FLASH_OBR_RDPRT_L2
 (3 << 
FLASH_OBR_RDPRT_SHIFT
)

	)

107 
	#FLASH_RDP_L0
 ((
uöt8_t
)0xØ)

	)

108 
	#FLASH_RDP_L1
 ((
uöt8_t
)0xf0Ë

	)

109 
	#FLASH_RDP_L2
 ((
uöt8_t
)0xcc)

	)

115 
BEGIN_DECLS


117 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f0/gpio.h

31 #i‚de‡
LIBOPENCM3_GPIO_H


32 
	#LIBOPENCM3_GPIO_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/gpio_comm⁄_f24.h
>

44 
	#GPIO_BRR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x28)

	)

45 
	#GPIOA_BRR
 
	`GPIO_BRR
(
GPIOA
)

	)

46 
	#GPIOB_BRR
 
	`GPIO_BRR
(
GPIOB
)

	)

47 
	#GPIOC_BRR
 
	`GPIO_BRR
(
GPIOC
)

	)

48 
	#GPIOD_BRR
 
	`GPIO_BRR
(
GPIOD
)

	)

49 
	#GPIOF_BRR
 
	`GPIO_BRR
(
GPIOF
)

	)

58 
	#GPIO_OSPEED_LOW
 0x0

	)

59 
	#GPIO_OSPEED_MED
 0x1

	)

60 
	#GPIO_OSPEED_HIGH
 0x3

	)

71 
BEGIN_DECLS


73 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f0/i2c.h

32 #i‚de‡
LIBOPENCM3_I2C_H


33 
	#LIBOPENCM3_I2C_H


	)

35 
	~<lib›ícm3/°m32/comm⁄/i2c_comm⁄_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/f0/iwdg.h

33 #i‚de‡
LIBOPENCM3_IWDG_H


34 
	#LIBOPENCM3_IWDG_H


	)

36 
	~<lib›ícm3/°m32/comm⁄/iwdg_comm⁄_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/f0/memorymap.h

22 #i‚de‡
LIBOPENCM3_MEMORYMAP_H


23 
	#LIBOPENCM3_MEMORYMAP_H


	)

25 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

30 
	#FLASH_BASE
 (0x08000000U)

	)

31 
	#PERIPH_BASE
 (0x40000000U)

	)

32 
	#INFO_BASE
 (0x1ffff000U)

	)

33 
	#PERIPH_BASE_APB
 (
PERIPH_BASE
 + 0x00000000)

	)

34 
	#PERIPH_BASE_AHB1
 (
PERIPH_BASE
 + 0x00020000)

	)

35 
	#PERIPH_BASE_AHB2
 (
PERIPH_BASE
 + 0x08000000)

	)

40 
	#TIM2_BASE
 (
PERIPH_BASE_APB
 + 0x0000)

	)

41 
	#TIM3_BASE
 (
PERIPH_BASE_APB
 + 0x0400)

	)

43 
	#TIM6_BASE
 (
PERIPH_BASE_APB
 + 0x1000)

	)

44 
	#TIM7_BASE
 (
PERIPH_BASE_APB
 + 0x1400)

	)

46 
	#TIM14_BASE
 (
PERIPH_BASE_APB
 + 0x2000)

	)

48 
	#RTC_BASE
 (
PERIPH_BASE_APB
 + 0x2800)

	)

49 
	#WWDG_BASE
 (
PERIPH_BASE_APB
 + 0x2c00)

	)

50 
	#IWDG_BASE
 (
PERIPH_BASE_APB
 + 0x3000)

	)

52 
	#SPI2_BASE
 (
PERIPH_BASE_APB
 + 0x3800)

	)

54 
	#USART2_BASE
 (
PERIPH_BASE_APB
 + 0x4400)

	)

55 
	#USART3_BASE
 (
PERIPH_BASE_APB
 + 0x4800)

	)

56 
	#USART4_BASE
 (
PERIPH_BASE_APB
 + 0x4C00)

	)

57 
	#USART5_BASE
 (
PERIPH_BASE_APB
 + 0x5000)

	)

59 
	#I2C1_BASE
 (
PERIPH_BASE_APB
 + 0x5400)

	)

60 
	#I2C2_BASE
 (
PERIPH_BASE_APB
 + 0x5800)

	)

61 
	#USB_DEV_FS_BASE
 (
PERIPH_BASE_APB
 + 0x5C00)

	)

62 
	#USB_PMA_BASE
 (
PERIPH_BASE_APB
 + 0x6000)

	)

63 
	#BX_CAN1_BASE
 (
PERIPH_BASE_APB
 + 0x6400)

	)

65 
	#CRS_BASE
 (
PERIPH_BASE_APB
 + 0x6C00)

	)

66 
	#POWER_CONTROL_BASE
 (
PERIPH_BASE_APB
 + 0x7000)

	)

67 
	#DAC_BASE
 (
PERIPH_BASE_APB
 + 0x7400)

	)

68 
	#CEC_BASE
 (
PERIPH_BASE_APB
 + 0x7800)

	)

70 
	#SYSCFG_COMP_BASE
 (
PERIPH_BASE_APB
 + 0x10000)

	)

71 
	#EXTI_BASE
 (
PERIPH_BASE_APB
 + 0x10400)

	)

73 
	#USART6_BASE
 (
PERIPH_BASE_APB
 + 0x11400)

	)

74 
	#USART7_BASE
 (
PERIPH_BASE_APB
 + 0x11800)

	)

75 
	#USART8_BASE
 (
PERIPH_BASE_APB
 + 0x11C00)

	)

77 
	#ADC_BASE
 (
PERIPH_BASE_APB
 + 0x12400)

	)

78 
	#TIM1_BASE
 (
PERIPH_BASE_APB
 + 0x12C00)

	)

79 
	#SPI1_BASE
 (
PERIPH_BASE_APB
 + 0x13000)

	)

81 
	#USART1_BASE
 (
PERIPH_BASE_APB
 + 0x13800)

	)

82 
	#TIM15_BASE
 (
PERIPH_BASE_APB
 + 0x14000)

	)

83 
	#TIM16_BASE
 (
PERIPH_BASE_APB
 + 0x14400)

	)

84 
	#TIM17_BASE
 (
PERIPH_BASE_APB
 + 0x14800)

	)

86 
	#DBGMCU_BASE
 (
PERIPH_BASE_APB
 + 0x15800)

	)

89 
	#DMA_BASE
 (
PERIPH_BASE_AHB1
 + 0x0000)

	)

91 
	#DMA1_BASE
 
DMA_BASE


	)

92 
	#DMA2_BASE
 (
PERIPH_BASE_AHB1
 + 0x0400)

	)

94 
	#RCC_BASE
 (
PERIPH_BASE_AHB1
 + 0x1000)

	)

96 
	#FLASH_MEM_INTERFACE_BASE
 (
PERIPH_BASE_AHB1
 + 0x2000)

	)

98 
	#CRC_BASE
 (
PERIPH_BASE_AHB1
 + 0x3000)

	)

100 
	#TSC_BASE
 (
PERIPH_BASE_AHB1
 + 0x4000)

	)

103 
	#GPIO_PORT_A_BASE
 (
PERIPH_BASE_AHB2
 + 0x0000)

	)

104 
	#GPIO_PORT_B_BASE
 (
PERIPH_BASE_AHB2
 + 0x0400)

	)

105 
	#GPIO_PORT_C_BASE
 (
PERIPH_BASE_AHB2
 + 0x0800)

	)

106 
	#GPIO_PORT_D_BASE
 (
PERIPH_BASE_AHB2
 + 0x0C00)

	)

107 
	#GPIO_PORT_E_BASE
 (
PERIPH_BASE_AHB2
 + 0x1000)

	)

108 
	#GPIO_PORT_F_BASE
 (
PERIPH_BASE_AHB2
 + 0x1400)

	)

111 
	#DESIG_FLASH_SIZE_BASE
 (0x1FFFF7CCU)

	)

112 
	#DESIG_UNIQUE_ID_BASE
 (0x1FFFF7ACU)

	)

113 
	#DESIG_UNIQUE_ID0
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
)

	)

114 
	#DESIG_UNIQUE_ID1
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
 + 4)

	)

115 
	#DESIG_UNIQUE_ID2
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
 + 8)

	)

118 
	#ST_VREFINT_CAL
 
	`MMIO16
(0x1FFFF7BA)

	)

119 
	#ST_TSENSE_CAL1_30C
 
	`MMIO16
(0x1FFFF7B8)

	)

120 
	#ST_TSENSE_CAL2_110C
 
	`MMIO16
(0x1FFFF7C2)

	)

	@lib/libopencm3/include/libopencm3/stm32/f0/pwr.h

31 #i‚de‡
LIBOPENCM3_PWR_H


32 
	#LIBOPENCM3_PWR_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/pwr_comm⁄_v1.h
>

49 
	#PWR_CSR_EWUP2
 (1 << 9)

	)

52 
	#PWR_CSR_EWUP1
 (1 << 8)

	)

62 
BEGIN_DECLS


64 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f0/rcc.h

37 #i‚de‡
LIBOPENCM3_RCC_H


38 
	#LIBOPENCM3_RCC_H


	)

48 
	#RCC_CR
 
	`MMIO32
(
RCC_BASE
 + 0x00)

	)

49 
	#RCC_CFGR
 
	`MMIO32
(
RCC_BASE
 + 0x04)

	)

50 
	#RCC_CIR
 
	`MMIO32
(
RCC_BASE
 + 0x08)

	)

51 
	#RCC_APB2RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x0c)

	)

52 
	#RCC_APB1RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x10)

	)

53 
	#RCC_AHBENR
 
	`MMIO32
(
RCC_BASE
 + 0x14)

	)

54 
	#RCC_APB2ENR
 
	`MMIO32
(
RCC_BASE
 + 0x18)

	)

55 
	#RCC_APB1ENR
 
	`MMIO32
(
RCC_BASE
 + 0x1c)

	)

56 
	#RCC_BDCR
 
	`MMIO32
(
RCC_BASE
 + 0x20)

	)

57 
	#RCC_CSR
 
	`MMIO32
(
RCC_BASE
 + 0x24)

	)

58 
	#RCC_AHBRSTR
 
	`MMIO32
(
RCC_BASE
 + 0x28)

	)

59 
	#RCC_CFGR2
 
	`MMIO32
(
RCC_BASE
 + 0x2c)

	)

60 
	#RCC_CFGR3
 
	`MMIO32
(
RCC_BASE
 + 0x30)

	)

61 
	#RCC_CR2
 
	`MMIO32
(
RCC_BASE
 + 0x34)

	)

69 
	#RCC_CR_PLLRDY
 (1 << 25)

	)

70 
	#RCC_CR_PLLON
 (1 << 24)

	)

71 
	#RCC_CR_CSSON
 (1 << 19)

	)

72 
	#RCC_CR_HSEBYP
 (1 << 18)

	)

73 
	#RCC_CR_HSERDY
 (1 << 17)

	)

74 
	#RCC_CR_HSEON
 (1 << 16)

	)

75 
	#RCC_CR_HSICAL_SHIFT
 8

	)

76 
	#RCC_CR_HSICAL
 (0xFF << 
RCC_CR_HSICAL_SHIFT
)

	)

77 
	#RCC_CR_HSITRIM_SHIFT
 3

	)

78 
	#RCC_CR_HSITRIM
 (0x1F << 
RCC_CR_HSITRIM_SHIFT
)

	)

79 
	#RCC_CR_HSIRDY
 (1 << 1)

	)

80 
	#RCC_CR_HSION
 (1 << 0)

	)

84 
	#RCC_CFGR_PLLNODIV
 (1 << 31)

	)

86 
	#RCC_CFGR_MCOPRE_SHIFT
 28

	)

87 
	#RCC_CFGR_MCOPRE
 (7 << 
RCC_CFGR_MCOPRE_SHIFT
)

	)

88 
	#RCC_CFGR_MCOPRE_DIV1
 (0 << 
RCC_CFGR_MCOPRE_SHIFT
)

	)

89 
	#RCC_CFGR_MCOPRE_DIV2
 (1 << 
RCC_CFGR_MCOPRE_SHIFT
)

	)

90 
	#RCC_CFGR_MCOPRE_DIV4
 (2 << 
RCC_CFGR_MCOPRE_SHIFT
)

	)

91 
	#RCC_CFGR_MCOPRE_DIV8
 (3 << 
RCC_CFGR_MCOPRE_SHIFT
)

	)

92 
	#RCC_CFGR_MCOPRE_DIV16
 (4 << 
RCC_CFGR_MCOPRE_SHIFT
)

	)

93 
	#RCC_CFGR_MCOPRE_DIV32
 (5 << 
RCC_CFGR_MCOPRE_SHIFT
)

	)

94 
	#RCC_CFGR_MCOPRE_DIV64
 (6 << 
RCC_CFGR_MCOPRE_SHIFT
)

	)

95 
	#RCC_CFGR_MCOPRE_DIV128
 (7 << 
RCC_CFGR_MCOPRE_SHIFT
)

	)

97 
	#RCC_CFGR_MCO_SHIFT
 24

	)

98 
	#RCC_CFGR_MCO_MASK
 0xf

	)

99 
	#RCC_CFGR_MCO_NOCLK
 0

	)

100 
	#RCC_CFGR_MCO_HSI14
 1

	)

101 
	#RCC_CFGR_MCO_LSI
 2

	)

102 
	#RCC_CFGR_MCO_LSE
 3

	)

103 
	#RCC_CFGR_MCO_SYSCLK
 4

	)

104 
	#RCC_CFGR_MCO_HSI
 5

	)

105 
	#RCC_CFGR_MCO_HSE
 6

	)

106 
	#RCC_CFGR_MCO_PLL
 7

	)

107 
	#RCC_CFGR_MCO_HSI48
 8

	)

109 
	#RCC_CFGR_PLLMUL_SHIFT
 18

	)

110 
	#RCC_CFGR_PLLMUL
 (0x0F << 
RCC_CFGR_PLLMUL_SHIFT
)

	)

114 
	#RCC_CFGR_PLLMUL_MUL2
 (0x00 << 
RCC_CFGR_PLLMUL_SHIFT
)

	)

115 
	#RCC_CFGR_PLLMUL_MUL3
 (0x01 << 
RCC_CFGR_PLLMUL_SHIFT
)

	)

116 
	#RCC_CFGR_PLLMUL_MUL4
 (0x02 << 
RCC_CFGR_PLLMUL_SHIFT
)

	)

117 
	#RCC_CFGR_PLLMUL_MUL5
 (0x03 << 
RCC_CFGR_PLLMUL_SHIFT
)

	)

118 
	#RCC_CFGR_PLLMUL_MUL6
 (0x04 << 
RCC_CFGR_PLLMUL_SHIFT
)

	)

119 
	#RCC_CFGR_PLLMUL_MUL7
 (0x05 << 
RCC_CFGR_PLLMUL_SHIFT
)

	)

120 
	#RCC_CFGR_PLLMUL_MUL8
 (0x06 << 
RCC_CFGR_PLLMUL_SHIFT
)

	)

121 
	#RCC_CFGR_PLLMUL_MUL9
 (0x07 << 
RCC_CFGR_PLLMUL_SHIFT
)

	)

122 
	#RCC_CFGR_PLLMUL_MUL10
 (0x08 << 
RCC_CFGR_PLLMUL_SHIFT
)

	)

123 
	#RCC_CFGR_PLLMUL_MUL11
 (0x09 << 
RCC_CFGR_PLLMUL_SHIFT
)

	)

124 
	#RCC_CFGR_PLLMUL_MUL12
 (0x0A << 
RCC_CFGR_PLLMUL_SHIFT
)

	)

125 
	#RCC_CFGR_PLLMUL_MUL13
 (0x0B << 
RCC_CFGR_PLLMUL_SHIFT
)

	)

126 
	#RCC_CFGR_PLLMUL_MUL14
 (0x0C << 
RCC_CFGR_PLLMUL_SHIFT
)

	)

127 
	#RCC_CFGR_PLLMUL_MUL15
 (0x0D << 
RCC_CFGR_PLLMUL_SHIFT
)

	)

128 
	#RCC_CFGR_PLLMUL_MUL16
 (0x0E << 
RCC_CFGR_PLLMUL_SHIFT
)

	)

131 
	#RCC_CFGR_PLLXTPRE
 (1<<17)

	)

135 
	#RCC_CFGR_PLLXTPRE_HSE_CLK
 0x0

	)

136 
	#RCC_CFGR_PLLXTPRE_HSE_CLK_DIV2
 0x1

	)

139 
	#RCC_CFGR_PLLSRC
 (1<<16)

	)

143 
	#RCC_CFGR_PLLSRC_HSI_CLK_DIV2
 0x0

	)

144 
	#RCC_CFGR_PLLSRC_HSE_CLK
 0x1

	)

147 
	#RCC_CFGR_PLLSRC0
 (1<<15)

	)

148 
	#RCC_CFGR_ADCPRE
 (1<<14)

	)

150 
	#RCC_CFGR_PPRE_SHIFT
 8

	)

151 
	#RCC_CFGR_PPRE
 (7 << 
RCC_CFGR_PPRE_SHIFT
)

	)

154 
	#RCC_CFGR_PPRE_NODIV
 (0 << 
RCC_CFGR_PPRE_SHIFT
)

	)

155 
	#RCC_CFGR_PPRE_DIV2
 (4 << 
RCC_CFGR_PPRE_SHIFT
)

	)

156 
	#RCC_CFGR_PPRE_DIV4
 (5 << 
RCC_CFGR_PPRE_SHIFT
)

	)

157 
	#RCC_CFGR_PPRE_DIV8
 (6 << 
RCC_CFGR_PPRE_SHIFT
)

	)

158 
	#RCC_CFGR_PPRE_DIV16
 (7 << 
RCC_CFGR_PPRE_SHIFT
)

	)

161 
	#RCC_CFGR_HPRE_SHIFT
 4

	)

162 
	#RCC_CFGR_HPRE
 (0x‡<< 
RCC_CFGR_HPRE_SHIFT
)

	)

165 
	#RCC_CFGR_HPRE_NODIV
 (0x0 << 
RCC_CFGR_HPRE_SHIFT
)

	)

166 
	#RCC_CFGR_HPRE_DIV2
 (0x8 << 
RCC_CFGR_HPRE_SHIFT
)

	)

167 
	#RCC_CFGR_HPRE_DIV4
 (0x9 << 
RCC_CFGR_HPRE_SHIFT
)

	)

168 
	#RCC_CFGR_HPRE_DIV8
 (0x®<< 
RCC_CFGR_HPRE_SHIFT
)

	)

169 
	#RCC_CFGR_HPRE_DIV16
 (0xb << 
RCC_CFGR_HPRE_SHIFT
)

	)

170 
	#RCC_CFGR_HPRE_DIV64
 (0x¯<< 
RCC_CFGR_HPRE_SHIFT
)

	)

171 
	#RCC_CFGR_HPRE_DIV128
 (0xd << 
RCC_CFGR_HPRE_SHIFT
)

	)

172 
	#RCC_CFGR_HPRE_DIV256
 (0xê<< 
RCC_CFGR_HPRE_SHIFT
)

	)

173 
	#RCC_CFGR_HPRE_DIV512
 (0x‡<< 
RCC_CFGR_HPRE_SHIFT
)

	)

176 
	#RCC_CFGR_SWS_SHIFT
 2

	)

177 
	#RCC_CFGR_SWS
 (3 << 
RCC_CFGR_SWS_SHIFT
)

	)

178 
	#RCC_CFGR_SWS_HSI
 (0 << 
RCC_CFGR_SWS_SHIFT
)

	)

179 
	#RCC_CFGR_SWS_HSE
 (1 << 
RCC_CFGR_SWS_SHIFT
)

	)

180 
	#RCC_CFGR_SWS_PLL
 (2 << 
RCC_CFGR_SWS_SHIFT
)

	)

181 
	#RCC_CFGR_SWS_HSI48
 (3 << 
RCC_CFGR_SWS_SHIFT
)

	)

183 
	#RCC_CFGR_SW_SHIFT
 0

	)

184 
	#RCC_CFGR_SW
 (3 << 
RCC_CFGR_SW_SHIFT
)

	)

185 
	#RCC_CFGR_SW_HSI
 (0 << 
RCC_CFGR_SW_SHIFT
)

	)

186 
	#RCC_CFGR_SW_HSE
 (1 << 
RCC_CFGR_SW_SHIFT
)

	)

187 
	#RCC_CFGR_SW_PLL
 (2 << 
RCC_CFGR_SW_SHIFT
)

	)

188 
	#RCC_CFGR_SW_HSI48
 (3 << 
RCC_CFGR_SW_SHIFT
)

	)

192 
	#RCC_CIR_CSSC
 (1 << 23)

	)

193 
	#RCC_CIR_HSI48RDYC
 (1 << 22)

	)

194 
	#RCC_CIR_HSI14RDYC
 (1 << 21)

	)

195 
	#RCC_CIR_PLLRDYC
 (1 << 20)

	)

196 
	#RCC_CIR_HSERDYC
 (1 << 19)

	)

197 
	#RCC_CIR_HSIRDYC
 (1 << 18)

	)

198 
	#RCC_CIR_LSERDYC
 (1 << 17)

	)

199 
	#RCC_CIR_LSIRDYC
 (1 << 16)

	)

200 
	#RCC_CIR_HSI48RDYIE
 (1 << 14)

	)

201 
	#RCC_CIR_HSI14RDYIE
 (1 << 13)

	)

202 
	#RCC_CIR_PLLRDYIE
 (1 << 12)

	)

203 
	#RCC_CIR_HSERDYIE
 (1 << 11)

	)

204 
	#RCC_CIR_HSIRDYIE
 (1 << 10)

	)

205 
	#RCC_CIR_LSERDYIE
 (1 << 9)

	)

206 
	#RCC_CIR_LSIRDYIE
 (1 << 8)

	)

207 
	#RCC_CIR_CSSF
 (1 << 7)

	)

208 
	#RCC_CIR_HSI48RDYF
 (1 << 6)

	)

209 
	#RCC_CIR_HSI14RDYF
 (1 << 5)

	)

210 
	#RCC_CIR_PLLRDYF
 (1 << 4)

	)

211 
	#RCC_CIR_HSERDYF
 (1 << 3)

	)

212 
	#RCC_CIR_HSIRDYF
 (1 << 2)

	)

213 
	#RCC_CIR_LSERDYF
 (1 << 1)

	)

214 
	#RCC_CIR_LSIRDYF
 (1 << 0)

	)

218 
	#RCC_APB2RSTR_DBGMCURST
 (1 << 22)

	)

219 
	#RCC_APB2RSTR_TIM17RST
 (1 << 18)

	)

220 
	#RCC_APB2RSTR_TIM16RST
 (1 << 17)

	)

221 
	#RCC_APB2RSTR_TIM15RST
 (1 << 16)

	)

222 
	#RCC_APB2RSTR_USART1RST
 (1 << 14)

	)

223 
	#RCC_APB2RSTR_SPI1RST
 (1 << 12)

	)

224 
	#RCC_APB2RSTR_TIM1RST
 (1 << 11)

	)

225 
	#RCC_APB2RSTR_ADCRST
 (1 << 9)

	)

226 
	#RCC_APB2RSTR_USART8RST
 (1 << 7)

	)

227 
	#RCC_APB2RSTR_USART7RST
 (1 << 6)

	)

228 
	#RCC_APB2RSTR_USART6RST
 (1 << 5)

	)

229 
	#RCC_APB2RSTR_SYSCFGRST
 (1 << 0)

	)

235 
	#RCC_APB1RSTR_CECRST
 (1 << 30)

	)

236 
	#RCC_APB1RSTR_DACRST
 (1 << 29)

	)

237 
	#RCC_APB1RSTR_PWRRST
 (1 << 28)

	)

238 
	#RCC_APB1RSTR_CRSRST
 (1 << 27)

	)

239 
	#RCC_APB1RSTR_CANRST
 (1 << 25)

	)

240 
	#RCC_APB1RSTR_USBRST
 (1 << 23)

	)

241 
	#RCC_APB1RSTR_I2C2RST
 (1 << 22)

	)

242 
	#RCC_APB1RSTR_I2C1RST
 (1 << 21)

	)

243 
	#RCC_APB1RSTR_USART5RST
 (1 << 20)

	)

244 
	#RCC_APB1RSTR_USART4RST
 (1 << 19)

	)

245 
	#RCC_APB1RSTR_USART3RST
 (1 << 18)

	)

246 
	#RCC_APB1RSTR_USART2RST
 (1 << 17)

	)

247 
	#RCC_APB1RSTR_SPI2RST
 (1 << 14)

	)

248 
	#RCC_APB1RSTR_WWDGRST
 (1 << 11)

	)

249 
	#RCC_APB1RSTR_TIM14RST
 (1 << 8)

	)

250 
	#RCC_APB1RSTR_TIM7RST
 (1 << 5)

	)

251 
	#RCC_APB1RSTR_TIM6RST
 (1 << 4)

	)

252 
	#RCC_APB1RSTR_TIM3RST
 (1 << 1)

	)

253 
	#RCC_APB1RSTR_TIM2RST
 (1 << 0)

	)

258 
	#RCC_AHBENR_TSCEN
 (1 << 24)

	)

259 
	#RCC_AHBENR_GPIOFEN
 (1 << 22)

	)

260 
	#RCC_AHBENR_GPIOEEN
 (1 << 21)

	)

261 
	#RCC_AHBENR_GPIODEN
 (1 << 20)

	)

262 
	#RCC_AHBENR_GPIOCEN
 (1 << 19)

	)

263 
	#RCC_AHBENR_GPIOBEN
 (1 << 18)

	)

264 
	#RCC_AHBENR_GPIOAEN
 (1 << 17)

	)

265 
	#RCC_AHBENR_CRCEN
 (1 << 6)

	)

266 
	#RCC_AHBENR_FLTFEN
 (1 << 4)

	)

267 
	#RCC_AHBENR_SRAMEN
 (1 << 2)

	)

268 
	#RCC_AHBENR_DMA2EN
 (1 << 1)

	)

269 
	#RCC_AHBENR_DMA1EN
 (1 << 0)

	)

270 
	#RCC_AHBENR_DMAEN
 
RCC_AHBENR_DMA1EN


	)

275 
	#RCC_APB2ENR_DBGMCUEN
 (1 << 22)

	)

276 
	#RCC_APB2ENR_TIM17EN
 (1 << 18)

	)

277 
	#RCC_APB2ENR_TIM16EN
 (1 << 17)

	)

278 
	#RCC_APB2ENR_TIM15EN
 (1 << 16)

	)

279 
	#RCC_APB2ENR_USART1EN
 (1 << 14)

	)

280 
	#RCC_APB2ENR_SPI1EN
 (1 << 12)

	)

281 
	#RCC_APB2ENR_TIM1EN
 (1 << 11)

	)

282 
	#RCC_APB2ENR_ADCEN
 (1 << 9)

	)

283 
	#RCC_APB2ENR_USART8EN
 (1 << 7)

	)

284 
	#RCC_APB2ENR_USART7EN
 (1 << 6)

	)

285 
	#RCC_APB2ENR_USART6EN
 (1 << 5)

	)

286 
	#RCC_APB2ENR_SYSCFGCOMPEN
 (1 << 0)

	)

291 
	#RCC_APB1ENR_CECEN
 (1 << 30)

	)

292 
	#RCC_APB1ENR_DACEN
 (1 << 29)

	)

293 
	#RCC_APB1ENR_PWREN
 (1 << 28)

	)

294 
	#RCC_APB1ENR_CRSEN
 (1 << 27)

	)

295 
	#RCC_APB1ENR_CANEN
 (1 << 25)

	)

296 
	#RCC_APB1ENR_USBEN
 (1 << 23)

	)

297 
	#RCC_APB1ENR_I2C2EN
 (1 << 22)

	)

298 
	#RCC_APB1ENR_I2C1EN
 (1 << 21)

	)

299 
	#RCC_APB1ENR_USART5EN
 (1 << 20)

	)

300 
	#RCC_APB1ENR_USART4EN
 (1 << 19)

	)

301 
	#RCC_APB1ENR_USART3EN
 (1 << 18)

	)

302 
	#RCC_APB1ENR_USART2EN
 (1 << 17)

	)

303 
	#RCC_APB1ENR_SPI2EN
 (1 << 14)

	)

304 
	#RCC_APB1ENR_WWDGEN
 (1 << 11)

	)

305 
	#RCC_APB1ENR_TIM14EN
 (1 << 8)

	)

306 
	#RCC_APB1ENR_TIM7EN
 (1 << 5)

	)

307 
	#RCC_APB1ENR_TIM6EN
 (1 << 4)

	)

308 
	#RCC_APB1ENR_TIM3EN
 (1 << 1)

	)

309 
	#RCC_APB1ENR_TIM2EN
 (1 << 0)

	)

314 
	#RCC_BDCR_BDRST
 (1 << 16)

	)

315 
	#RCC_BDCR_RTCEN
 (1 << 15)

	)

316 
	#RCC_BDCR_RTCSEL_SHIFT
 8

	)

317 
	#RCC_BDCR_RTCSEL
 (3 << 
RCC_BDCR_RTCSEL_SHIFT
)

	)

318 
	#RCC_BDCR_RTCSEL_NOCLK
 (0 << 
RCC_BDCR_RTCSEL_SHIFT
)

	)

319 
	#RCC_BDCR_RTCSEL_LSE
 (1 << 
RCC_BDCR_RTCSEL_SHIFT
)

	)

320 
	#RCC_BDCR_RTCSEL_LSI
 (2 << 
RCC_BDCR_RTCSEL_SHIFT
)

	)

321 
	#RCC_BDCR_RTCSEL_HSE
 (3 << 
RCC_BDCR_RTCSEL_SHIFT
)

	)

322 
	#RCC_BDCR_LSEDRV_SHIFT
 3

	)

323 
	#RCC_BDCR_LSEDRV
 (3 << 
RCC_BDCR_LSEDRV_SHIFT
)

	)

324 
	#RCC_BDCR_LSEDRV_LOW
 (0 << 
RCC_BDCR_LSEDRV_SHIFT
)

	)

325 
	#RCC_BDCR_LSEDRV_MEDLO
 (1 << 
RCC_BDCR_LSEDRV_SHIFT
)

	)

326 
	#RCC_BDCR_LSEDRV_MEDHI
 (2 << 
RCC_BDCR_LSEDRV_SHIFT
)

	)

327 
	#RCC_BDCR_LSEDRV_HIGH
 (3 << 
RCC_BDCR_LSEDRV_SHIFT
)

	)

328 
	#RCC_BDCR_LSEBYP
 (1 << 2)

	)

329 
	#RCC_BDCR_LSERDY
 (1 << 1)

	)

330 
	#RCC_BDCR_LSEON
 (1 << 0)

	)

334 
	#RCC_CSR_LPWRRSTF
 (1 << 31)

	)

335 
	#RCC_CSR_WWDGRSTF
 (1 << 30)

	)

336 
	#RCC_CSR_IWDGRSTF
 (1 << 29)

	)

337 
	#RCC_CSR_SFTRSTF
 (1 << 28)

	)

338 
	#RCC_CSR_PORRSTF
 (1 << 27)

	)

339 
	#RCC_CSR_PINRSTF
 (1 << 26)

	)

340 
	#RCC_CSR_OBLRSTF
 (1 << 25)

	)

341 
	#RCC_CSR_RMVF
 (1 << 24)

	)

342 
	#RCC_CSR_RESET_FLAGS
 (
RCC_CSR_LPWRRSTF
 | 
RCC_CSR_WWDGRSTF
 |\

343 
RCC_CSR_IWDGRSTF
 | 
RCC_CSR_SFTRSTF
 | 
RCC_CSR_PORRSTF
 |\

344 
RCC_CSR_PINRSTF
 | 
RCC_CSR_OBLRSTF
)

	)

345 
	#RCC_CSR_V18PWRRSTF
 (1 << 23)

	)

346 
	#RCC_CSR_LSIRDY
 (1 << 1)

	)

347 
	#RCC_CSR_LSION
 (1 << 0)

	)

351 
	#RCC_AHBRSTR_TSCRST
 (1 << 24)

	)

352 
	#RCC_AHBRSTR_IOPFRST
 (1 << 22)

	)

353 
	#RCC_AHBRSTR_IOPERST
 (1 << 21)

	)

354 
	#RCC_AHBRSTR_IOPDRST
 (1 << 20)

	)

355 
	#RCC_AHBRSTR_IOPCRST
 (1 << 19)

	)

356 
	#RCC_AHBRSTR_IOPBRST
 (1 << 18)

	)

357 
	#RCC_AHBRSTR_IOPARST
 (1 << 17)

	)

363 
	#RCC_CFGR2_PREDIV
 0xf

	)

367 
	#RCC_CFGR2_PREDIV_NODIV
 0x0

	)

368 
	#RCC_CFGR2_PREDIV_DIV2
 0x1

	)

369 
	#RCC_CFGR2_PREDIV_DIV3
 0x2

	)

370 
	#RCC_CFGR2_PREDIV_DIV4
 0x3

	)

371 
	#RCC_CFGR2_PREDIV_DIV5
 0x4

	)

372 
	#RCC_CFGR2_PREDIV_DIV6
 0x5

	)

373 
	#RCC_CFGR2_PREDIV_DIV7
 0x6

	)

374 
	#RCC_CFGR2_PREDIV_DIV8
 0x7

	)

375 
	#RCC_CFGR2_PREDIV_DIV9
 0x8

	)

376 
	#RCC_CFGR2_PREDIV_DIV10
 0x9

	)

377 
	#RCC_CFGR2_PREDIV_DIV11
 0xa

	)

378 
	#RCC_CFGR2_PREDIV_DIV12
 0xb

	)

379 
	#RCC_CFGR2_PREDIV_DIV13
 0xc

	)

380 
	#RCC_CFGR2_PREDIV_DIV14
 0xd

	)

381 
	#RCC_CFGR2_PREDIV_DIV15
 0xe

	)

382 
	#RCC_CFGR2_PREDIV_DIV16
 0xf

	)

387 
	#RCC_CFGR3_USART2SW_SHIFT
 16

	)

388 
	#RCC_CFGR3_USART2SW
 (3 << 
RCC_CFGR3_USART2SW_SHIFT
)

	)

389 
	#RCC_CFGR3_USART2SW_PCLK
 (0 << 
RCC_CFGR3_USART2SW_SHIFT
)

	)

390 
	#RCC_CFGR3_USART2SW_SYSCLK
 (1 << 
RCC_CFGR3_USART2SW_SHIFT
)

	)

391 
	#RCC_CFGR3_USART2SW_LSE
 (2 << 
RCC_CFGR3_USART2SW_SHIFT
)

	)

392 
	#RCC_CFGR3_USART2SW_HSI
 (3 << 
RCC_CFGR3_USART2SW_SHIFT
)

	)

394 
	#RCC_CFGR3_ADCSW
 (1 << 8)

	)

395 
	#RCC_CFGR3_USBSW
 (1 << 7)

	)

396 
	#RCC_CFGR3_CECSW
 (1 << 6)

	)

397 
	#RCC_CFGR3_I2C1SW
 (1 << 4)

	)

399 
	#RCC_CFGR3_USART1SW_SHIFT
 0

	)

400 
	#RCC_CFGR3_USART1SW
 (3 << 
RCC_CFGR3_USART1SW_SHIFT
)

	)

401 
	#RCC_CFGR3_USART1SW_PCLK
 (0 << 
RCC_CFGR3_USART1SW_SHIFT
)

	)

402 
	#RCC_CFGR3_USART1SW_SYSCLK
 (1 << 
RCC_CFGR3_USART1SW_SHIFT
)

	)

403 
	#RCC_CFGR3_USART1SW_LSE
 (2 << 
RCC_CFGR3_USART1SW_SHIFT
)

	)

404 
	#RCC_CFGR3_USART1SW_HSI
 (3 << 
RCC_CFGR3_USART1SW_SHIFT
)

	)

408 
	#RCC_CR2_HSI48CAL_SHIFT
 24

	)

409 
	#RCC_CR2_HSI48CAL
 (0xFF << 
RCC_CR2_HSI48CAL_SHIFT
)

	)

410 
	#RCC_CR2_HSI48RDY
 (1 << 17)

	)

411 
	#RCC_CR2_HSI48ON
 (1 << 16)

	)

412 
	#RCC_CR2_HSI14CAL_SHIFT
 8

	)

413 
	#RCC_CR2_HSI14CAL
 (0xFF << 
RCC_CR2_HSI14CAL_SHIFT
)

	)

414 
	#RCC_CR2_HSI14TRIM_SHIFT
 3

	)

415 
	#RCC_CR2_HSI14TRIM
 (31 << 
RCC_CR2_HSI14TRIM_SHIFT
)

	)

416 
	#RCC_CR2_HSI14DIS
 (1 << 2)

	)

417 
	#RCC_CR2_HSI14RDY
 (1 << 1)

	)

418 
	#RCC_CR2_HSI14ON
 (1 << 0)

	)

425 
uöt32_t
 
rcc_ahb_‰equícy
;

426 
uöt32_t
 
rcc_≠b1_‰equícy
;

430 
	#rcc_≠b2_‰equícy
 
rcc_≠b1_‰equícy


	)

432 
	ercc_osc
 {

433 
	mRCC_HSI14
, 
	mRCC_HSI
, 
	mRCC_HSE
, 
	mRCC_PLL
, 
	mRCC_LSI
, 
	mRCC_LSE
, 
	mRCC_HSI48


436 
	#_REG_BIT
(
ba£
, 
bô
Ë(((ba£Ë<< 5Ë+ (bô))

	)

438 
	ercc_≥rùh_˛kí
 {

440 
	mRCC_DMA
 = 
_REG_BIT
(0x14, 0),

441 
	mRCC_DMA1
 = 
_REG_BIT
(0x14, 0),

442 
	mRCC_DMA2
 = 
_REG_BIT
(0x14, 1),

443 
	mRCC_SRAM
 = 
_REG_BIT
(0x14, 2),

444 
	mRCC_FLTIF
 = 
_REG_BIT
(0x14, 4),

445 
	mRCC_CRC
 = 
_REG_BIT
(0x14, 6),

446 
	mRCC_GPIOA
 = 
_REG_BIT
(0x14, 17),

447 
	mRCC_GPIOB
 = 
_REG_BIT
(0x14, 18),

448 
	mRCC_GPIOC
 = 
_REG_BIT
(0x14, 19),

449 
	mRCC_GPIOD
 = 
_REG_BIT
(0x14, 20),

450 
	mRCC_GPIOE
 = 
_REG_BIT
(0x14, 21),

451 
	mRCC_GPIOF
 = 
_REG_BIT
(0x14, 22),

452 
	mRCC_TSC
 = 
_REG_BIT
(0x14, 24),

455 
	mRCC_SYSCFG_COMP
 = 
_REG_BIT
(0x18, 0),

456 
	mRCC_USART6
 = 
_REG_BIT
(0x18, 5),

457 
	mRCC_USART7
 = 
_REG_BIT
(0x18, 6),

458 
	mRCC_USART8
 = 
_REG_BIT
(0x18, 7),

459 
	mRCC_ADC
 = 
_REG_BIT
(0x18, 9),

460 
	mRCC_ADC1
 = 
_REG_BIT
(0x18, 9),

461 
	mRCC_TIM1
 = 
_REG_BIT
(0x18, 11),

462 
	mRCC_SPI1
 = 
_REG_BIT
(0x18, 12),

463 
	mRCC_USART1
 = 
_REG_BIT
(0x18, 14),

464 
	mRCC_TIM15
 = 
_REG_BIT
(0x18, 16),

465 
	mRCC_TIM16
 = 
_REG_BIT
(0x18, 17),

466 
	mRCC_TIM17
 = 
_REG_BIT
(0x18, 18),

467 
	mRCC_DBGMCU
 = 
_REG_BIT
(0x18, 22),

470 
	mRCC_TIM2
 = 
_REG_BIT
(0x1C, 0),

471 
	mRCC_TIM3
 = 
_REG_BIT
(0x1C, 1),

472 
	mRCC_TIM6
 = 
_REG_BIT
(0x1C, 4),

473 
	mRCC_TIM7
 = 
_REG_BIT
(0x1C, 5),

474 
	mRCC_TIM14
 = 
_REG_BIT
(0x1C, 8),

475 
	mRCC_WWDG
 = 
_REG_BIT
(0x1C, 11),

476 
	mRCC_SPI2
 = 
_REG_BIT
(0x1C, 14),

477 
	mRCC_USART2
 = 
_REG_BIT
(0x1C, 17),

478 
	mRCC_USART3
 = 
_REG_BIT
(0x1C, 18),

479 
	mRCC_USART4
 = 
_REG_BIT
(0x1C, 19),

480 
	mRCC_USART5
 = 
_REG_BIT
(0x1C, 20),

481 
	mRCC_I2C1
 = 
_REG_BIT
(0x1C, 21),

482 
	mRCC_I2C2
 = 
_REG_BIT
(0x1C, 22),

483 
	mRCC_USB
 = 
_REG_BIT
(0x1C, 23),

484 
	mRCC_CAN
 = 
_REG_BIT
(0x1C, 25),

485 
	mRCC_CAN1
 = 
_REG_BIT
(0x1C, 25),

486 
	mRCC_CRS
 = 
_REG_BIT
(0x1C, 27),

487 
	mRCC_PWR
 = 
_REG_BIT
(0x1C, 28),

488 
	mRCC_DAC
 = 
_REG_BIT
(0x1C, 29),

489 
	mRCC_DAC1
 = 
_REG_BIT
(0x1C, 29),

490 
	mRCC_CEC
 = 
_REG_BIT
(0x1C, 30),

493 
	mRCC_RTC
 = 
_REG_BIT
(0x20, 15),

496 
	ercc_≥rùh_r°
 {

498 
	mRST_SYSCFG
 = 
_REG_BIT
(0x0C, 0),

499 
	mRST_ADC
 = 
_REG_BIT
(0x0C, 9),

500 
	mRST_ADC1
 = 
_REG_BIT
(0x0C, 9),

501 
	mRST_TIM1
 = 
_REG_BIT
(0x0C, 11),

502 
	mRST_SPI1
 = 
_REG_BIT
(0x0C, 12),

503 
	mRST_USART1
 = 
_REG_BIT
(0x0C, 14),

504 
	mRST_TIM15
 = 
_REG_BIT
(0x0C, 16),

505 
	mRST_TIM16
 = 
_REG_BIT
(0x0C, 17),

506 
	mRST_TIM17
 = 
_REG_BIT
(0x0C, 18),

507 
	mRST_DBGMCU
 = 
_REG_BIT
(0x0C, 22),

510 
	mRST_TIM2
 = 
_REG_BIT
(0x10, 0),

511 
	mRST_TIM3
 = 
_REG_BIT
(0x10, 1),

512 
	mRST_TIM6
 = 
_REG_BIT
(0x10, 4),

513 
	mRST_TIM7
 = 
_REG_BIT
(0x10, 5),

514 
	mRST_TIM14
 = 
_REG_BIT
(0x10, 8),

515 
	mRST_WWDG
 = 
_REG_BIT
(0x10, 11),

516 
	mRST_SPI2
 = 
_REG_BIT
(0x10, 14),

517 
	mRST_USART2
 = 
_REG_BIT
(0x10, 17),

518 
	mRST_USART3
 = 
_REG_BIT
(0x10, 18),

519 
	mRST_USART4
 = 
_REG_BIT
(0x10, 19),

520 
	mRST_I2C1
 = 
_REG_BIT
(0x10, 21),

521 
	mRST_I2C2
 = 
_REG_BIT
(0x10, 22),

522 
	mRST_USB
 = 
_REG_BIT
(0x10, 23),

523 
	mRST_CAN
 = 
_REG_BIT
(0x10, 25),

524 
	mRST_CAN1
 = 
_REG_BIT
(0x10, 25),

525 
	mRST_CRS
 = 
_REG_BIT
(0x10, 27),

526 
	mRST_PWR
 = 
_REG_BIT
(0x10, 28),

527 
	mRST_DAC
 = 
_REG_BIT
(0x10, 29),

528 
	mRST_DAC1
 = 
_REG_BIT
(0x10, 29),

529 
	mRST_CEC
 = 
_REG_BIT
(0x10, 30),

532 
	mRST_BACKUPDOMAIN
 = 
_REG_BIT
(0x20, 16),

535 
	mRST_GPIOA
 = 
_REG_BIT
(0x28, 17),

536 
	mRST_GPIOB
 = 
_REG_BIT
(0x28, 18),

537 
	mRST_GPIOC
 = 
_REG_BIT
(0x28, 19),

538 
	mRST_GPIOD
 = 
_REG_BIT
(0x28, 20),

539 
	mRST_GPIOE
 = 
_REG_BIT
(0x28, 21),

540 
	mRST_GPIOF
 = 
_REG_BIT
(0x28, 22),

541 
	mRST_TSC
 = 
_REG_BIT
(0x28, 24),

543 #unde‡
_REG_BIT


549 
	~<lib›ícm3/°m32/comm⁄/rcc_comm⁄_Æl.h
>

551 
BEGIN_DECLS


553 
rcc_osc_ªady_öt_˛ór
(
rcc_osc
 
osc
);

554 
rcc_osc_ªady_öt_íabÀ
(
rcc_osc
 
osc
);

555 
rcc_osc_ªady_öt_dißbÀ
(
rcc_osc
 
osc
);

556 
rcc_osc_ªady_öt_Êag
(
rcc_osc
 
osc
);

557 
rcc_osc_⁄
(
rcc_osc
 
osc
);

558 
rcc_osc_off
(
rcc_osc
 
osc
);

559 
rcc_css_íabÀ
();

560 
rcc_css_dißbÀ
();

561 
rcc_css_öt_˛ór
();

562 
rcc_css_öt_Êag
();

563 
rcc_£t_sys˛k_sour˚
(
rcc_osc
 
˛k
);

564 
rcc_£t_usb˛k_sour˚
(
rcc_osc
 
˛k
);

565 
rcc_£t_πc_˛ock_sour˚
(
rcc_osc
 
˛k
);

566 
rcc_íabÀ_πc_˛ock
();

567 
rcc_dißbÀ_πc_˛ock
();

568 
rcc_£t_∂l_mu…ùliˇti⁄_Á˘‹
(
uöt32_t
 
mul
);

569 
rcc_£t_∂l_sour˚
(
uöt32_t
 
∂l§c
);

570 
rcc_£t_∂lxçª
(
uöt32_t
 
∂lxçª
);

571 
rcc_£t_µª
(
uöt32_t
 
µª
);

572 
rcc_£t_h¥e
(
uöt32_t
 
h¥e
);

573 
rcc_£t_¥ediv
(
uöt32_t
 
¥ediv
);

574 
rcc_osc
 
rcc_sy°em_˛ock_sour˚
();

575 
rcc_£t_i2c_˛ock_hsi
(
uöt32_t
 
i2c
);

576 
rcc_£t_i2c_˛ock_sys˛k
(
uöt32_t
 
i2c
);

577 
uöt32_t
 
rcc_gë_i2c_˛ocks
();

578 
rcc_osc
 
rcc_usb_˛ock_sour˚
();

579 
rcc_˛ock_£tup_ö_h£_8mhz_out_48mhz
();

580 
rcc_˛ock_£tup_ö_hsi_out_48mhz
();

581 
rcc_˛ock_£tup_ö_hsi48_out_48mhz
();

583 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f0/rtc.h

31 #i‚de‡
LIBOPENCM3_RTC_H


32 
	#LIBOPENCM3_RTC_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/πc_comm⁄_l1f024.h
>

	@lib/libopencm3/include/libopencm3/stm32/f0/spi.h

31 #i‚de‡
LIBOPENCM3_SPI_H


32 
	#LIBOPENCM3_SPI_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/•i_comm⁄_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/f0/st_usbfs.h

21 #i‚de‡
LIBOPENCM3_ST_USBFS_H


22 #îr‹ 
Do
 
nŸ
 
ö˛ude
 
dúe˘ly
 !

25 
	~<lib›ícm3/°m32/comm⁄/°_usbfs_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/f0/syscfg.h

35 #i‚de‡
LIBOPENCM3_SYSCFG_H


36 
	#LIBOPENCM3_SYSCFG_H


	)

47 
	#SYSCFG_CFGR1
 
	`MMIO32
(
SYSCFG_COMP_BASE
 + 0x00)

	)

48 
	#SYSCFG_EXTICR
(
i
Ë
	`MMIO32
(
SYSCFG_COMP_BASE
 + 0x08 + (i)*4)

	)

49 
	#SYSCFG_EXTICR1
 
	`SYSCFG_EXTICR
(0)

	)

50 
	#SYSCFG_EXTICR2
 
	`SYSCFG_EXTICR
(1)

	)

51 
	#SYSCFG_EXTICR3
 
	`SYSCFG_EXTICR
(2)

	)

52 
	#SYSCFG_EXTICR4
 
	`SYSCFG_EXTICR
(3)

	)

53 
	#SYSCFG_CFGR2
 
	`MMIO32
(
SYSCFG_COMP_BASE
 + 0x18)

	)

61 
	#SYSCFG_CFGR1_MEM_MODE_SHIFT
 0

	)

62 
	#SYSCFG_CFGR1_MEM_MODE
 (3 << 
SYSCFG_CFGR1_MEM_MODE_SHIFT
)

	)

63 
	#SYSCFG_CFGR1_MEM_MODE_FLASH
 (0 << 
SYSCFG_CFGR1_MEM_MODE_SHIFT
)

	)

64 
	#SYSCFG_CFGR1_MEM_MODE_SYSTEM
 (1 << 
SYSCFG_CFGR1_MEM_MODE_SHIFT
)

	)

65 
	#SYSCFG_CFGR1_MEM_MODE_SRAM
 (3 << 
SYSCFG_CFGR1_MEM_MODE_SHIFT
)

	)

67 
	#SYSCFG_CFGR1_PA11_PA12_RMP
 (1 << 4)

	)

68 
	#SYSCFG_CFGR1_ADC_DMA_RMP
 (1 << 8)

	)

69 
	#SYSCFG_CFGR1_USART1_TX_DMA_RMP
 (1 << 9)

	)

70 
	#SYSCFG_CFGR1_USART1_RX_DMA_RMP
 (1 << 10)

	)

71 
	#SYSCFG_CFGR1_TIM16_DMA_RMP
 (1 << 11)

	)

72 
	#SYSCFG_CFGR1_TIM17_DMA_RMP
 (1 << 12)

	)

73 
	#SYSCFG_CFGR1_TIM16_DMA_RMP2
 (1 << 13)

	)

74 
	#SYSCFG_CFGR1_TIM17_DMA_RMP2
 (1 << 14)

	)

76 
	#SYSCFG_CFGR1_I2C_PB6_FMP
 (1 << 16)

	)

77 
	#SYSCFG_CFGR1_I2C_PB7_FMP
 (1 << 17)

	)

78 
	#SYSCFG_CFGR1_I2C_PB8_FMP
 (1 << 18)

	)

79 
	#SYSCFG_CFGR1_I2C_PB9_FMP
 (1 << 19)

	)

80 
	#SYSCFG_CFGR1_I2C1_FMP
 (1 << 20)

	)

81 
	#SYSCFG_CFGR1_I2C2_FMP
 (1 << 21)

	)

82 
	#SYSCFG_CFGR1_I2C_PA9_FMP
 (1 << 22)

	)

83 
	#SYSCFG_CFGR1_I2C_PA10_FMP
 (1 << 23)

	)

84 
	#SYSCFG_CFGR1_SPI2_DMA_RMP
 (1 << 24)

	)

85 
	#SYSCFG_CFGR1_USART2_DMA_RMP
 (1 << 25)

	)

86 
	#SYSCFG_CFGR1_USART3_DMA_RMP
 (1 << 26)

	)

87 
	#SYSCFG_CFGR1_I2C1_DMA_RMP
 (1 << 27)

	)

88 
	#SYSCFG_CFGR1_TIM1_DMA_RMP
 (1 << 28)

	)

89 
	#SYSCFG_CFGR1_TIM2_DMA_RMP
 (1 << 29)

	)

90 
	#SYSCFG_CFGR1_TIM3_DMA_RMP
 (1 << 30)

	)

94 
	#SYSCFG_EXTICR_FIELDSIZE
 4

	)

95 
	#SYSCFG_EXTICR_GPIOA
 0

	)

96 
	#SYSCFG_EXTICR_GPIOB
 1

	)

97 
	#SYSCFG_EXTICR_GPIOC
 2

	)

98 
	#SYSCFG_EXTICR_GPIOD
 3

	)

99 
	#SYSCFG_EXTICR_GPIOF
 5

	)

103 
	#SYSCFG_CFGR2_LOCKUP_LOCK
 (1 << 0)

	)

104 
	#SYSCFG_CFGR2_SRAM_PARITY_LOCK
 (1 << 1)

	)

105 
	#SYSCFG_CFGR2_PVD_LOCK
 (1 << 2)

	)

106 
	#SYSCFG_CFGR2_SRAM_PEF
 (1 << 8)

	)

116 
BEGIN_DECLS


118 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f0/timer.h

32 #i‚de‡
LIBOPENCM3_TIMER_H


33 
	#LIBOPENCM3_TIMER_H


	)

35 
	~<lib›ícm3/°m32/comm⁄/timî_comm⁄_f24.h
>

	@lib/libopencm3/include/libopencm3/stm32/f0/tsc.h

32 #i‚de‡
LIBOPENCM3_TSC_H


33 
	#LIBOPENCM3_TSC_H


	)

40 
	#TSC
 
TSC_BASE


	)

46 
	#TSC_CR
 
	`MMIO32
(
TSC_BASE
 + 0x00)

	)

47 
	#TSC_IER
 
	`MMIO32
(
TSC_BASE
 + 0x04)

	)

48 
	#TSC_ICR
 
	`MMIO32
(
TSC_BASE
 + 0x08)

	)

49 
	#TSC_ISR
 
	`MMIO32
(
TSC_BASE
 + 0x0c)

	)

50 
	#TSC_IOHCR
 
	`MMIO32
(
TSC_BASE
 + 0x10)

	)

51 
	#TSC_IOASCR
 
	`MMIO32
(
TSC_BASE
 + 0x18)

	)

52 
	#TSC_IOSCR
 
	`MMIO32
(
TSC_BASE
 + 0x20)

	)

53 
	#TSC_IOCCR
 
	`MMIO32
(
TSC_BASE
 + 0x28)

	)

54 
	#TSC_IOGCSR
 
	`MMIO32
(
TSC_BASE
 + 0x30)

	)

55 
	#TSC_IOGxCR
(
x
Ë
	`MMIO32
(
TSC_BASE
 + 0x34 + ((x)-1)*4)

	)

63 
	#TSC_CR_CTPH_SHIFT
 28

	)

64 
	#TSC_CR_CTPH
 (0xF << 
TSC_CR_CTPH_SHIFT
)

	)

66 
	#TSC_CR_CTPL_SHIFT
 24

	)

67 
	#TSC_CR_CTPL
 (0x0F << 
TSC_CR_CTPL_SHIFT
)

	)

69 
	#TSC_CR_SSD_SHIFT
 17

	)

70 
	#TSC_CR_SSD
 (0x7F << 
TSC_CR_SSD_SHIFT
)

	)

72 
	#TSC_CR_SSE
 (1 << 16)

	)

73 
	#TSC_CR_SSPSC
 (1 << 15)

	)

75 
	#TSC_CR_PGPSC_SHIFT
 12

	)

76 
	#TSC_CR_PGPSC
 (7 << 
TSC_CR_PGPSC_SHIFT
)

	)

78 
	#TSC_CR_MCV_SHIFT
 5

	)

79 
	#TSC_CR_MCV
 (7 << 
TSC_CR_MCV_SHIFT
)

	)

81 
	#TSC_CR_IODEF
 (1 << 4)

	)

82 
	#TSC_CR_SYNCPOL
 (1 << 3)

	)

83 
	#TSC_CR_AM
 (1 << 2)

	)

84 
	#TSC_CR_START
 (1 << 1)

	)

85 
	#TSC_CR_TSCE
 (1 << 0)

	)

89 
	#TSC_IER_MCEIE
 (1 << 1)

	)

90 
	#TSC_IER_EOAIE
 (1 << 0)

	)

94 
	#TSC_ICR_MCEIC
 (1 << 1)

	)

95 
	#TSC_ICR_EOAIC
 (1 << 0)

	)

99 
	#TSC_ISR_MCEF
 (1 << 1)

	)

100 
	#TSC_ISR_EOAF
 (1 << 0)

	)

105 
	#TSC_IOBIT_VAL
(
g
, 
io
Ë((1 << ((io)-1)Ë<< (((g)-1)*4))

	)

107 
	#TSC_IOHCR_G1
(
io
Ë
	`TSC_IOBIT_VAL
(1, io)

	)

108 
	#TSC_IOHCR_G2
(
io
Ë
	`TSC_IOBIT_VAL
(2, io)

	)

109 
	#TSC_IOHCR_G3
(
io
Ë
	`TSC_IOBIT_VAL
(3, io)

	)

110 
	#TSC_IOHCR_G4
(
io
Ë
	`TSC_IOBIT_VAL
(4, io)

	)

111 
	#TSC_IOHCR_G5
(
io
Ë
	`TSC_IOBIT_VAL
(5, io)

	)

112 
	#TSC_IOHCR_G6
(
io
Ë
	`TSC_IOBIT_VAL
(6, io)

	)

116 
	#TSC_IOASCR_G1
(
io
Ë
	`TSC_IOBIT_VAL
(1, io)

	)

117 
	#TSC_IOASCR_G2
(
io
Ë
	`TSC_IOBIT_VAL
(2, io)

	)

118 
	#TSC_IOASCR_G3
(
io
Ë
	`TSC_IOBIT_VAL
(3, io)

	)

119 
	#TSC_IOASCR_G4
(
io
Ë
	`TSC_IOBIT_VAL
(4, io)

	)

120 
	#TSC_IOASCR_G5
(
io
Ë
	`TSC_IOBIT_VAL
(5, io)

	)

121 
	#TSC_IOASCR_G6
(
io
Ë
	`TSC_IOBIT_VAL
(6, io)

	)

125 
	#TSC_IOSCR_G1
(
io
Ë
	`TSC_IOBIT_VAL
(1, io)

	)

126 
	#TSC_IOSCR_G2
(
io
Ë
	`TSC_IOBIT_VAL
(2, io)

	)

127 
	#TSC_IOSCR_G3
(
io
Ë
	`TSC_IOBIT_VAL
(3, io)

	)

128 
	#TSC_IOSCR_G4
(
io
Ë
	`TSC_IOBIT_VAL
(4, io)

	)

129 
	#TSC_IOSCR_G5
(
io
Ë
	`TSC_IOBIT_VAL
(5, io)

	)

130 
	#TSC_IOSCR_G6
(
io
Ë
	`TSC_IOBIT_VAL
(6, io)

	)

134 
	#TSC_IOCCR_G1
(
io
Ë
	`TSC_IOBIT_VAL
(1, io)

	)

135 
	#TSC_IOCCR_G2
(
io
Ë
	`TSC_IOBIT_VAL
(2, io)

	)

136 
	#TSC_IOCCR_G3
(
io
Ë
	`TSC_IOBIT_VAL
(3, io)

	)

137 
	#TSC_IOCCR_G4
(
io
Ë
	`TSC_IOBIT_VAL
(4, io)

	)

138 
	#TSC_IOCCR_G5
(
io
Ë
	`TSC_IOBIT_VAL
(5, io)

	)

139 
	#TSC_IOCCR_G6
(
io
Ë
	`TSC_IOBIT_VAL
(6, io)

	)

143 
	#TSC_IOGCSR_GxE
(
x
Ë(1 << ((x)-1))

	)

144 
	#TSC_IOGCSR_GxS
(
x
Ë(1 << ((x)+15))

	)

154 
BEGIN_DECLS


156 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f0/usart.h

31 #i‚de‡
LIBOPENCM3_USART_H


32 
	#LIBOPENCM3_USART_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/ußπ_comm⁄_Æl.h
>

35 
	~<lib›ícm3/°m32/comm⁄/ußπ_comm⁄_v2.h
>

47 
	#USART1
 
USART1_BASE


	)

48 
	#USART2
 
USART2_BASE


	)

49 
	#USART3
 
USART3_BASE


	)

50 
	#USART4
 
USART4_BASE


	)

51 
	#USART5
 
USART5_BASE


	)

52 
	#USART6
 
USART6_BASE


	)

53 
	#USART7
 
USART7_BASE


	)

54 
	#USART8
 
USART8_BASE


	)

65 
BEGIN_DECLS


67 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f1/adc.h

38 #i‚de‡
LIBOPENCM3_ADC_H


39 
	#LIBOPENCM3_ADC_H


	)

41 
	~<lib›ícm3/°m32/comm⁄/adc_comm⁄_v1.h
>

46 
	#ADC_JOFR1
(
block
Ë
	`MMIO32
((blockË+ 0x14)

	)

47 
	#ADC_JOFR2
(
block
Ë
	`MMIO32
((blockË+ 0x18)

	)

48 
	#ADC_JOFR3
(
block
Ë
	`MMIO32
((blockË+ 0x1c)

	)

49 
	#ADC_JOFR4
(
block
Ë
	`MMIO32
((blockË+ 0x20)

	)

52 
	#ADC_HTR
(
block
Ë
	`MMIO32
((blockË+ 0x24)

	)

55 
	#ADC_LTR
(
block
Ë
	`MMIO32
((blockË+ 0x28)

	)

58 
	#ADC_SQR1
(
block
Ë
	`MMIO32
((blockË+ 0x2c)

	)

61 
	#ADC_SQR2
(
block
Ë
	`MMIO32
((blockË+ 0x30)

	)

64 
	#ADC_SQR3
(
block
Ë
	`MMIO32
((blockË+ 0x34)

	)

67 
	#ADC_JSQR
(
block
Ë
	`MMIO32
((blockË+ 0x38)

	)

70 
	#ADC_JDR1
(
block
Ë
	`MMIO32
((blockË+ 0x3c)

	)

71 
	#ADC_JDR2
(
block
Ë
	`MMIO32
((blockË+ 0x40)

	)

72 
	#ADC_JDR3
(
block
Ë
	`MMIO32
((blockË+ 0x44)

	)

73 
	#ADC_JDR4
(
block
Ë
	`MMIO32
((blockË+ 0x48)

	)

76 
	#ADC_DR
(
block
Ë
	`MMIO32
((blockË+ 0x4c)

	)

103 
	#ADC_CR1_DUALMOD_IND
 (0x0 << 16)

	)

105 
	#ADC_CR1_DUALMOD_CRSISM
 (0x1 << 16)

	)

107 
	#ADC_CR1_DUALMOD_CRSATM
 (0x2 << 16)

	)

109 
	#ADC_CR1_DUALMOD_CISFIM
 (0x3 << 16)

	)

111 
	#ADC_CR1_DUALMOD_CISSIM
 (0x4 << 16)

	)

113 
	#ADC_CR1_DUALMOD_ISM
 (0x5 << 16)

	)

115 
	#ADC_CR1_DUALMOD_RSM
 (0x6 << 16)

	)

117 
	#ADC_CR1_DUALMOD_FIM
 (0x7 << 16)

	)

119 
	#ADC_CR1_DUALMOD_SIM
 (0x8 << 16)

	)

121 
	#ADC_CR1_DUALMOD_ATM
 (0x9 << 16)

	)

123 
	#ADC_CR1_DUALMOD_MASK
 (0xF << 16)

	)

124 
	#ADC_CR1_DUALMOD_SHIFT
 16

	)

126 
	#ADC_CR1_AWDCH_MAX
 17

	)

131 
	#ADC_CR2_TSVREFE
 (1 << 23)

	)

134 
	#ADC_CR2_SWSTART
 (1 << 22)

	)

137 
	#ADC_CR2_JSWSTART
 (1 << 21)

	)

140 
	#ADC_CR2_EXTTRIG
 (1 << 20)

	)

151 
	#ADC_CR2_EXTSEL_TIM1_CC1
 (0x0 << 17)

	)

153 
	#ADC_CR2_EXTSEL_TIM1_CC2
 (0x1 << 17)

	)

155 
	#ADC_CR2_EXTSEL_TIM1_CC3
 (0x2 << 17)

	)

157 
	#ADC_CR2_EXTSEL_TIM2_CC2
 (0x3 << 17)

	)

159 
	#ADC_CR2_EXTSEL_TIM3_TRGO
 (0x4 << 17)

	)

161 
	#ADC_CR2_EXTSEL_TIM4_CC4
 (0x5 << 17)

	)

163 
	#ADC_CR2_EXTSEL_EXTI11
 (0x6 << 17)

	)

165 
	#ADC_CR2_EXTSEL_SWSTART
 (0x7 << 17)

	)

176 
	#ADC_CR2_EXTSEL_TIM3_CC1
 (0x0 << 17)

	)

178 
	#ADC_CR2_EXTSEL_TIM2_CC3
 (0x1 << 17)

	)

180 
	#ADC_CR2_EXTSEL_TIM1_CC3
 (0x2 << 17)

	)

182 
	#ADC_CR2_EXTSEL_TIM8_CC1
 (0x3 << 17)

	)

184 
	#ADC_CR2_EXTSEL_TIM8_TRGO
 (0x4 << 17)

	)

186 
	#ADC_CR2_EXTSEL_TIM5_CC1
 (0x5 << 17)

	)

188 
	#ADC_CR2_EXTSEL_TIM5_CC3
 (0x6 << 17)

	)

191 
	#ADC_CR2_EXTSEL_MASK
 (0x7 << 17)

	)

192 
	#ADC_CR2_EXTSEL_SHIFT
 17

	)

197 
	#ADC_CR2_JEXTTRIG
 (1 << 15)

	)

209 
	#ADC_CR2_JEXTSEL_TIM1_TRGO
 (0x0 << 12)

	)

211 
	#ADC_CR2_JEXTSEL_TIM1_CC4
 (0x1 << 12)

	)

213 
	#ADC_CR2_JEXTSEL_TIM2_TRGO
 (0x2 << 12)

	)

215 
	#ADC_CR2_JEXTSEL_TIM2_CC1
 (0x3 << 12)

	)

217 
	#ADC_CR2_JEXTSEL_TIM3_CC4
 (0x4 << 12)

	)

219 
	#ADC_CR2_JEXTSEL_TIM4_TRGO
 (0x5 << 12)

	)

221 
	#ADC_CR2_JEXTSEL_EXTI15
 (0x6 << 12)

	)

223 
	#ADC_CR2_JEXTSEL_JSWSTART
 (0x7 << 12Ë

	)

234 
	#ADC_CR2_JEXTSEL_TIM1_TRGO
 (0x0 << 12)

	)

236 
	#ADC_CR2_JEXTSEL_TIM1_CC4
 (0x1 << 12)

	)

238 
	#ADC_CR2_JEXTSEL_TIM4_CC3
 (0x2 << 12)

	)

240 
	#ADC_CR2_JEXTSEL_TIM8_CC2
 (0x3 << 12)

	)

242 
	#ADC_CR2_JEXTSEL_TIM8_CC4
 (0x4 << 12)

	)

244 
	#ADC_CR2_JEXTSEL_TIM5_TRGO
 (0x5 << 12)

	)

246 
	#ADC_CR2_JEXTSEL_TIM5_CC4
 (0x6 << 12)

	)

248 
	#ADC_CR2_JEXTSEL_JSWSTART
 (0x7 << 12Ë

	)

251 
	#ADC_CR2_JEXTSEL_MASK
 (0x7 << 12)

	)

252 
	#ADC_CR2_JEXTSEL_SHIFT
 12

	)

255 
	#ADC_CR2_ALIGN_RIGHT
 (0 << 11)

	)

256 
	#ADC_CR2_ALIGN_LEFT
 (1 << 11)

	)

257 
	#ADC_CR2_ALIGN
 (1 << 11)

	)

262 
	#ADC_CR2_DMA
 (1 << 8)

	)

267 
	#ADC_CR2_RSTCAL
 (1 << 3)

	)

270 
	#ADC_CR2_CAL
 (1 << 2)

	)

273 
	#ADC_CR2_CONT
 (1 << 1)

	)

281 
	#ADC_CR2_ADON
 (1 << 0)

	)

284 
	#ADC_SMPR1_SMP17_LSB
 21

	)

285 
	#ADC_SMPR1_SMP16_LSB
 18

	)

286 
	#ADC_SMPR1_SMP15_LSB
 15

	)

287 
	#ADC_SMPR1_SMP14_LSB
 12

	)

288 
	#ADC_SMPR1_SMP13_LSB
 9

	)

289 
	#ADC_SMPR1_SMP12_LSB
 6

	)

290 
	#ADC_SMPR1_SMP11_LSB
 3

	)

291 
	#ADC_SMPR1_SMP10_LSB
 0

	)

292 
	#ADC_SMPR1_SMP17_MSK
 (0x7 << 
ADC_SMPR1_SMP17_LSB
)

	)

293 
	#ADC_SMPR1_SMP16_MSK
 (0x7 << 
ADC_SMPR1_SMP16_LSB
)

	)

294 
	#ADC_SMPR1_SMP15_MSK
 (0x7 << 
ADC_SMPR1_SMP15_LSB
)

	)

295 
	#ADC_SMPR1_SMP14_MSK
 (0x7 << 
ADC_SMPR1_SMP14_LSB
)

	)

296 
	#ADC_SMPR1_SMP13_MSK
 (0x7 << 
ADC_SMPR1_SMP13_LSB
)

	)

297 
	#ADC_SMPR1_SMP12_MSK
 (0x7 << 
ADC_SMPR1_SMP12_LSB
)

	)

298 
	#ADC_SMPR1_SMP11_MSK
 (0x7 << 
ADC_SMPR1_SMP11_LSB
)

	)

299 
	#ADC_SMPR1_SMP10_MSK
 (0x7 << 
ADC_SMPR1_SMP10_LSB
)

	)

303 
	#ADC_SMPR2_SMP9_LSB
 27

	)

304 
	#ADC_SMPR2_SMP8_LSB
 24

	)

305 
	#ADC_SMPR2_SMP7_LSB
 21

	)

306 
	#ADC_SMPR2_SMP6_LSB
 18

	)

307 
	#ADC_SMPR2_SMP5_LSB
 15

	)

308 
	#ADC_SMPR2_SMP4_LSB
 12

	)

309 
	#ADC_SMPR2_SMP3_LSB
 9

	)

310 
	#ADC_SMPR2_SMP2_LSB
 6

	)

311 
	#ADC_SMPR2_SMP1_LSB
 3

	)

312 
	#ADC_SMPR2_SMP0_LSB
 0

	)

313 
	#ADC_SMPR2_SMP9_MSK
 (0x7 << 
ADC_SMPR2_SMP9_LSB
)

	)

314 
	#ADC_SMPR2_SMP8_MSK
 (0x7 << 
ADC_SMPR2_SMP8_LSB
)

	)

315 
	#ADC_SMPR2_SMP7_MSK
 (0x7 << 
ADC_SMPR2_SMP7_LSB
)

	)

316 
	#ADC_SMPR2_SMP6_MSK
 (0x7 << 
ADC_SMPR2_SMP6_LSB
)

	)

317 
	#ADC_SMPR2_SMP5_MSK
 (0x7 << 
ADC_SMPR2_SMP5_LSB
)

	)

318 
	#ADC_SMPR2_SMP4_MSK
 (0x7 << 
ADC_SMPR2_SMP4_LSB
)

	)

319 
	#ADC_SMPR2_SMP3_MSK
 (0x7 << 
ADC_SMPR2_SMP3_LSB
)

	)

320 
	#ADC_SMPR2_SMP2_MSK
 (0x7 << 
ADC_SMPR2_SMP2_LSB
)

	)

321 
	#ADC_SMPR2_SMP1_MSK
 (0x7 << 
ADC_SMPR2_SMP1_LSB
)

	)

322 
	#ADC_SMPR2_SMP0_MSK
 (0x7 << 
ADC_SMPR2_SMP0_LSB
)

	)

331 
	#ADC_SMPR_SMP_1DOT5CYC
 0x0

	)

332 
	#ADC_SMPR_SMP_7DOT5CYC
 0x1

	)

333 
	#ADC_SMPR_SMP_13DOT5CYC
 0x2

	)

334 
	#ADC_SMPR_SMP_28DOT5CYC
 0x3

	)

335 
	#ADC_SMPR_SMP_41DOT5CYC
 0x4

	)

336 
	#ADC_SMPR_SMP_55DOT5CYC
 0x5

	)

337 
	#ADC_SMPR_SMP_71DOT5CYC
 0x6

	)

338 
	#ADC_SMPR_SMP_239DOT5CYC
 0x7

	)

344 
	#ADC_SQR_MAX_CHANNELS_REGULAR
 16

	)

346 
	#ADC_SQR1_SQ16_LSB
 15

	)

347 
	#ADC_SQR1_SQ15_LSB
 10

	)

348 
	#ADC_SQR1_SQ14_LSB
 5

	)

349 
	#ADC_SQR1_SQ13_LSB
 0

	)

350 
	#ADC_SQR1_L_MSK
 (0x‡<< 
ADC_SQR1_L_LSB
)

	)

351 
	#ADC_SQR1_SQ16_MSK
 (0x1‡<< 
ADC_SQR1_SQ16_LSB
)

	)

352 
	#ADC_SQR1_SQ15_MSK
 (0x1‡<< 
ADC_SQR1_SQ15_LSB
)

	)

353 
	#ADC_SQR1_SQ14_MSK
 (0x1‡<< 
ADC_SQR1_SQ14_LSB
)

	)

354 
	#ADC_SQR1_SQ13_MSK
 (0x1‡<< 
ADC_SQR1_SQ13_LSB
)

	)

358 
	#ADC_SQR2_SQ12_LSB
 25

	)

359 
	#ADC_SQR2_SQ11_LSB
 20

	)

360 
	#ADC_SQR2_SQ10_LSB
 15

	)

361 
	#ADC_SQR2_SQ9_LSB
 10

	)

362 
	#ADC_SQR2_SQ8_LSB
 5

	)

363 
	#ADC_SQR2_SQ7_LSB
 0

	)

364 
	#ADC_SQR2_SQ12_MSK
 (0x1‡<< 
ADC_SQR2_SQ12_LSB
)

	)

365 
	#ADC_SQR2_SQ11_MSK
 (0x1‡<< 
ADC_SQR2_SQ11_LSB
)

	)

366 
	#ADC_SQR2_SQ10_MSK
 (0x1‡<< 
ADC_SQR2_SQ10_LSB
)

	)

367 
	#ADC_SQR2_SQ9_MSK
 (0x1‡<< 
ADC_SQR2_SQ9_LSB
)

	)

368 
	#ADC_SQR2_SQ8_MSK
 (0x1‡<< 
ADC_SQR2_SQ8_LSB
)

	)

369 
	#ADC_SQR2_SQ7_MSK
 (0x1‡<< 
ADC_SQR2_SQ7_LSB
)

	)

373 
	#ADC_SQR3_SQ6_LSB
 25

	)

374 
	#ADC_SQR3_SQ5_LSB
 20

	)

375 
	#ADC_SQR3_SQ4_LSB
 15

	)

376 
	#ADC_SQR3_SQ3_LSB
 10

	)

377 
	#ADC_SQR3_SQ2_LSB
 5

	)

378 
	#ADC_SQR3_SQ1_LSB
 0

	)

379 
	#ADC_SQR3_SQ6_MSK
 (0x1‡<< 
ADC_SQR3_SQ6_LSB
)

	)

380 
	#ADC_SQR3_SQ5_MSK
 (0x1‡<< 
ADC_SQR3_SQ5_LSB
)

	)

381 
	#ADC_SQR3_SQ4_MSK
 (0x1‡<< 
ADC_SQR3_SQ4_LSB
)

	)

382 
	#ADC_SQR3_SQ3_MSK
 (0x1‡<< 
ADC_SQR3_SQ3_LSB
)

	)

383 
	#ADC_SQR3_SQ2_MSK
 (0x1‡<< 
ADC_SQR3_SQ2_LSB
)

	)

384 
	#ADC_SQR3_SQ1_MSK
 (0x1‡<< 
ADC_SQR3_SQ1_LSB
)

	)

388 
	#ADC_JDATA_LSB
 0

	)

389 
	#ADC_DATA_LSB
 0

	)

390 
	#ADC_ADC2DATA_LSB
 16

	)

391 
	#ADC_JDATA_MSK
 (0xfff‡<< 
ADC_JDATA_LSB
)

	)

392 
	#ADC_DATA_MSK
 (0xfff‡<< 
ADC_DA
)

	)

393 
	#ADC_ADC2DATA_MSK
 (0xfff‡<< 
ADC_ADC2DATA_LSB
)

	)

400 
	#ADC_CHANNEL_TEMP
 16

	)

401 
	#ADC_CHANNEL_VREF
 17

	)

406 
BEGIN_DECLS


408 
adc_°¨t_c⁄vîsi⁄_dúe˘
(
uöt32_t
 
adc
);

409 
adc_£t_duÆ_mode
(
uöt32_t
 
mode
);

410 
adc_íabÀ_ãm≥øtuª_£ns‹
();

411 
adc_dißbÀ_ãm≥øtuª_£ns‹
();

412 
adc_íabÀ_exã∫Æ_åiggî_ªguœr
(
uöt32_t
 
adc
, uöt32_à
åiggî
);

413 
adc_íabÀ_exã∫Æ_åiggî_öje˘ed
(
uöt32_t
 
adc
, uöt32_à
åiggî
);

414 
adc_ª£t_ˇlibøti⁄
(
uöt32_t
 
adc
);

415 
	$adc_ˇlibøti⁄
(
uöt32_t
 
adc
)

416 
	`LIBOPENCM3_DEPRECATED
("seeádc_calibrate/_async");

417 
	`adc_ˇlibøã_async
(
uöt32_t
 
adc
);

418 
boﬁ
 
	`adc_is_ˇlibøtög
(
uöt32_t
 
adc
);

419 
	`adc_ˇlibøã
(
uöt32_t
 
adc
);

421 
END_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f1/bkp.h

24 #i‚de‡
LIBOPENCM3_BKP_H


25 
	#LIBOPENCM3_BKP_H


	)

31 
	#BKP_DR1
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x04)

	)

34 
	#BKP_DR2
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x08)

	)

37 
	#BKP_DR3
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x0C)

	)

40 
	#BKP_DR4
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x10)

	)

43 
	#BKP_DR5
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x14)

	)

46 
	#BKP_DR6
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x18)

	)

49 
	#BKP_DR7
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x1C)

	)

52 
	#BKP_DR8
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x20)

	)

55 
	#BKP_DR9
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x24)

	)

58 
	#BKP_DR10
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x28)

	)

61 
	#BKP_RTCCR
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x2C)

	)

64 
	#BKP_CR
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x30)

	)

67 
	#BKP_CSR
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x34)

	)

70 
	#BKP_DR11
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x40)

	)

73 
	#BKP_DR12
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x44)

	)

76 
	#BKP_DR13
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x48)

	)

79 
	#BKP_DR14
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x4C)

	)

82 
	#BKP_DR15
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x50)

	)

85 
	#BKP_DR16
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x54)

	)

88 
	#BKP_DR17
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x58)

	)

91 
	#BKP_DR18
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x5C)

	)

94 
	#BKP_DR19
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x60)

	)

97 
	#BKP_DR20
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x64)

	)

100 
	#BKP_DR21
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x68)

	)

103 
	#BKP_DR22
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x6C)

	)

106 
	#BKP_DR23
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x70)

	)

109 
	#BKP_DR24
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x74)

	)

112 
	#BKP_DR25
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x78)

	)

115 
	#BKP_DR26
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x7C)

	)

118 
	#BKP_DR27
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x80)

	)

121 
	#BKP_DR28
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x84)

	)

124 
	#BKP_DR29
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x88)

	)

127 
	#BKP_DR30
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x8C)

	)

130 
	#BKP_DR31
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x90)

	)

133 
	#BKP_DR32
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x94)

	)

136 
	#BKP_DR33
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x98)

	)

139 
	#BKP_DR34
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0x9C)

	)

142 
	#BKP_DR35
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0xA0)

	)

145 
	#BKP_DR36
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0xA4)

	)

148 
	#BKP_DR37
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0xA8)

	)

151 
	#BKP_DR38
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0xAC)

	)

154 
	#BKP_DR39
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0xB0)

	)

157 
	#BKP_DR40
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0xB4)

	)

160 
	#BKP_DR41
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0xB8)

	)

163 
	#BKP_DR42
 
	`MMIO32
(
BACKUP_REGS_BASE
 + 0xBC)

	)

170 
	#BKP_RTCCR_ASOS
 (1 << 9)

	)

173 
	#BKP_RTCCR_ASOE
 (1 << 8)

	)

176 
	#BKP_RTCCR_CCO
 (1 << 7)

	)

179 
	#BKP_RTCCR_CAL_LSB
 0

	)

186 
	#BKP_CR_TPAL
 (1 << 1)

	)

189 
	#BKP_CR_TPE
 (1 << 0)

	)

196 
	#BKP_CSR_TIF
 (1 << 9)

	)

199 
	#BKP_CSR_TEF
 (1 << 8)

	)

202 
	#BKP_CSR_TPIE
 (1 << 2)

	)

205 
	#BKP_CSR_CTI
 (1 << 1)

	)

208 
	#BKP_CSR_CTE
 (1 << 0)

	)

	@lib/libopencm3/include/libopencm3/stm32/f1/crc.h

33 #i‚de‡
LIBOPENCM3_CRC_H


34 
	#LIBOPENCM3_CRC_H


	)

36 
	~<lib›ícm3/°m32/comm⁄/¸c_comm⁄_Æl.h
>

	@lib/libopencm3/include/libopencm3/stm32/f1/dac.h

31 #i‚de‡
LIBOPENCM3_DAC_H


32 
	#LIBOPENCM3_DAC_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/dac_comm⁄_Æl.h
>

	@lib/libopencm3/include/libopencm3/stm32/f1/dma.h

31 #i‚de‡
LIBOPENCM3_DMA_H


32 
	#LIBOPENCM3_DMA_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/dma_comm⁄_l1f013.h
>

	@lib/libopencm3/include/libopencm3/stm32/f1/doc-stm32f1.h

	@lib/libopencm3/include/libopencm3/stm32/f1/exti.h

36 #i‚de‡
LIBOPENCM3_EXTI_H


37 
	#LIBOPENCM3_EXTI_H


	)

39 
	~<lib›ícm3/°m32/comm⁄/exti_comm⁄_Æl.h
>

40 
	~<lib›ícm3/°m32/comm⁄/exti_comm⁄_v1.h
>

	@lib/libopencm3/include/libopencm3/stm32/f1/flash.h

41 #i‚de‡
LIBOPENCM3_FLASH_H


42 
	#LIBOPENCM3_FLASH_H


	)

46 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_Æl.h
>

47 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_f.h
>

48 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_f01.h
>

55 
	#FLASH_OPTION_BYTE_0
 
	`FLASH_OPTION_BYTE
(0)

	)

56 
	#FLASH_OPTION_BYTE_1
 
	`FLASH_OPTION_BYTE
(1)

	)

57 
	#FLASH_OPTION_BYTE_2
 
	`FLASH_OPTION_BYTE
(2)

	)

58 
	#FLASH_OPTION_BYTE_3
 
	`FLASH_OPTION_BYTE
(3)

	)

59 
	#FLASH_OPTION_BYTE_4
 
	`FLASH_OPTION_BYTE
(4)

	)

60 
	#FLASH_OPTION_BYTE_5
 
	`FLASH_OPTION_BYTE
(5)

	)

61 
	#FLASH_OPTION_BYTE_6
 
	`FLASH_OPTION_BYTE
(6)

	)

62 
	#FLASH_OPTION_BYTE_7
 
	`FLASH_OPTION_BYTE
(7)

	)

74 
	#FLASH_ACR_LATENCY_0WS
 0x00

	)

75 
	#FLASH_ACR_LATENCY_1WS
 0x01

	)

76 
	#FLASH_ACR_LATENCY_2WS
 0x02

	)

78 
	#FLASH_ACR_HLFCYA
 (1 << 3)

	)

82 
	#FLASH_SR_EOP
 (1 << 5)

	)

83 
	#FLASH_SR_WRPRTERR
 (1 << 4)

	)

84 
	#FLASH_SR_PGERR
 (1 << 2)

	)

85 
	#FLASH_SR_BSY
 (1 << 0)

	)

93 
	#FLASH_OBR_NRST_STDBY
 (1 << 4)

	)

94 
	#FLASH_OBR_NRST_STOP
 (1 << 3)

	)

95 
	#FLASH_OBR_WDG_SW
 (1 << 2)

	)

96 
	#FLASH_OBR_RDPRT_EN
 (1 << 
FLASH_OBR_RDPRT_SHIFT
)

	)

103 
	#FLASH_RDP_KEY
 ((
uöt16_t
)0x00a5)

	)

107 
BEGIN_DECLS


109 
Êash_hÆfcy˛e_íabÀ
();

110 
Êash_hÆfcy˛e_dißbÀ
();

111 
Êash_u∆ock_uµî
();

112 
Êash_lock_uµî
();

113 
Êash_˛ór_pgîr_Êag_uµî
();

114 
Êash_˛ór_e›_Êag_uµî
();

115 
Êash_˛ór_wΩπîr_Êag_uµî
();

117 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f1/gpio.h

36 #i‚de‡
LIBOPENCM3_GPIO_H


37 
	#LIBOPENCM3_GPIO_H


	)

39 
	~<lib›ícm3/°m32/comm⁄/gpio_comm⁄_Æl.h
>

49 
	#GPIOA
 
GPIO_PORT_A_BASE


	)

50 
	#GPIOB
 
GPIO_PORT_B_BASE


	)

51 
	#GPIOC
 
GPIO_PORT_C_BASE


	)

52 
	#GPIOD
 
GPIO_PORT_D_BASE


	)

53 
	#GPIOE
 
GPIO_PORT_E_BASE


	)

54 
	#GPIOF
 
GPIO_PORT_F_BASE


	)

55 
	#GPIOG
 
GPIO_PORT_G_BASE


	)

63 
	#GPIO_CAN1_RX
 
GPIO11


	)

64 
	#GPIO_CAN1_TX
 
GPIO12


	)

65 
	#GPIO_CAN_RX
 
GPIO_CAN1_RX


	)

66 
	#GPIO_CAN_TX
 
GPIO_CAN1_TX


	)

68 
	#GPIO_CAN_PB_RX
 
GPIO8


	)

69 
	#GPIO_CAN_PB_TX
 
GPIO9


	)

70 
	#GPIO_CAN1_PB_RX
 
GPIO_CAN_PB_RX


	)

71 
	#GPIO_CAN1_PB_TX
 
GPIO_CAN_PB_TX


	)

73 
	#GPIO_CAN_PD_RX
 
GPIO0


	)

74 
	#GPIO_CAN_PD_TX
 
GPIO1


	)

75 
	#GPIO_CAN1_PD_RX
 
GPIO_CAN_PD_RX


	)

76 
	#GPIO_CAN1_PD_TX
 
GPIO_CAN_PD_TX


	)

79 
	#GPIO_BANK_CAN1_RX
 
GPIOA


	)

80 
	#GPIO_BANK_CAN1_TX
 
GPIOA


	)

81 
	#GPIO_BANK_CAN_RX
 
GPIO_BANK_CAN1_RX


	)

82 
	#GPIO_BANK_CAN_TX
 
GPIO_BANK_CAN1_TX


	)

84 
	#GPIO_BANK_CAN_PB_RX
 
GPIOB


	)

85 
	#GPIO_BANK_CAN_PB_TX
 
GPIOB


	)

86 
	#GPIO_BANK_CAN1_PB_RX
 
GPIO_BANK_CAN_PB_RX


	)

87 
	#GPIO_BANK_CAN1_PB_TX
 
GPIO_BANK_CAN_PB_TX


	)

89 
	#GPIO_BANK_CAN_PD_RX
 
GPIOD


	)

90 
	#GPIO_BANK_CAN_PD_TX
 
GPIOD


	)

91 
	#GPIO_BANK_CAN1_PD_RX
 
GPIO_BANK_CAN_PD_RX


	)

92 
	#GPIO_BANK_CAN1_PD_TX
 
GPIO_BANK_CAN_PD_TX


	)

95 
	#GPIO_CAN2_RX
 
GPIO12


	)

96 
	#GPIO_CAN2_TX
 
GPIO13


	)

98 
	#GPIO_CAN2_RE_RX
 
GPIO5


	)

99 
	#GPIO_CAN2_RE_TX
 
GPIO6


	)

102 
	#GPIO_BANK_CAN2_RX
 
GPIOB


	)

103 
	#GPIO_BANK_CAN2_TX
 
GPIOB


	)

105 
	#GPIO_BANK_CAN2_RE_RX
 
GPIOB


	)

106 
	#GPIO_BANK_CAN2_RE_TX
 
GPIOB


	)

109 
	#GPIO_JTMS_SWDIO
 
GPIO13


	)

110 
	#GPIO_JTCK_SWCLK
 
GPIO14


	)

111 
	#GPIO_JTDI
 
GPIO15


	)

112 
	#GPIO_JTDO_TRACESWO
 
GPIO3


	)

113 
	#GPIO_JNTRST
 
GPIO4


	)

114 
	#GPIO_TRACECK
 
GPIO2


	)

115 
	#GPIO_TRACED0
 
GPIO3


	)

116 
	#GPIO_TRACED1
 
GPIO4


	)

117 
	#GPIO_TRACED2
 
GPIO5


	)

118 
	#GPIO_TRACED3
 
GPIO6


	)

121 
	#GPIO_BANK_JTMS_SWDIO
 
GPIOA


	)

122 
	#GPIO_BANK_JTCK_SWCLK
 
GPIOA


	)

123 
	#GPIO_BANK_JTDI
 
GPIOA


	)

124 
	#GPIO_BANK_JTDO_TRACESWO
 
GPIOB


	)

125 
	#GPIO_BANK_JNTRST
 
GPIOB


	)

126 
	#GPIO_BANK_TRACECK
 
GPIOE


	)

127 
	#GPIO_BANK_TRACED0
 
GPIOE


	)

128 
	#GPIO_BANK_TRACED1
 
GPIOE


	)

129 
	#GPIO_BANK_TRACED2
 
GPIOE


	)

130 
	#GPIO_BANK_TRACED3
 
GPIOE


	)

133 
	#GPIO_TIM5_CH1
 
GPIO0


	)

134 
	#GPIO_TIM5_CH2
 
GPIO1


	)

135 
	#GPIO_TIM5_CH3
 
GPIO2


	)

136 
	#GPIO_TIM5_CH4
 
GPIO3


	)

139 
	#GPIO_BANK_TIM5_CH1
 
GPIOA


	)

140 
	#GPIO_BANK_TIM5_CH2
 
GPIOA


	)

141 
	#GPIO_BANK_TIM5_CH3
 
GPIOA


	)

142 
	#GPIO_BANK_TIM5_CH4
 
GPIOA


	)

143 
	#GPIO_BANK_TIM5
 
GPIOA


	)

146 
	#GPIO_TIM4_CH1
 
GPIO6


	)

147 
	#GPIO_TIM4_CH2
 
GPIO7


	)

148 
	#GPIO_TIM4_CH3
 
GPIO8


	)

149 
	#GPIO_TIM4_CH4
 
GPIO9


	)

151 
	#GPIO_TIM4_RE_CH1
 
GPIO12


	)

152 
	#GPIO_TIM4_RE_CH2
 
GPIO13


	)

153 
	#GPIO_TIM4_RE_CH3
 
GPIO14


	)

154 
	#GPIO_TIM4_RE_CH4
 
GPIO15


	)

157 
	#GPIO_BANK_TIM4_CH1
 
GPIOB


	)

158 
	#GPIO_BANK_TIM4_CH2
 
GPIOB


	)

159 
	#GPIO_BANK_TIM4_CH3
 
GPIOB


	)

160 
	#GPIO_BANK_TIM4_CH4
 
GPIOB


	)

161 
	#GPIO_BANK_TIM4
 
GPIOB


	)

163 
	#GPIO_BANK_TIM4_RE_CH1
 
GPIOD


	)

164 
	#GPIO_BANK_TIM4_RE_CH2
 
GPIOD


	)

165 
	#GPIO_BANK_TIM4_RE_CH3
 
GPIOD


	)

166 
	#GPIO_BANK_TIM4_RE_CH4
 
GPIOD


	)

167 
	#GPIO_BANK_TIM4_RE
 
GPIOD


	)

170 
	#GPIO_TIM3_CH1
 
GPIO6


	)

171 
	#GPIO_TIM3_CH2
 
GPIO7


	)

172 
	#GPIO_TIM3_CH3
 
GPIO0


	)

173 
	#GPIO_TIM3_CH4
 
GPIO1


	)

175 
	#GPIO_TIM3_PR_CH1
 
GPIO4


	)

176 
	#GPIO_TIM3_PR_CH2
 
GPIO5


	)

177 
	#GPIO_TIM3_PR_CH3
 
GPIO0


	)

178 
	#GPIO_TIM3_PR_CH4
 
GPIO1


	)

180 
	#GPIO_TIM3_FR_CH1
 
GPIO6


	)

181 
	#GPIO_TIM3_FR_CH2
 
GPIO7


	)

182 
	#GPIO_TIM3_FR_CH3
 
GPIO8


	)

183 
	#GPIO_TIM3_FR_CH4
 
GPIO9


	)

186 
	#GPIO_BANK_TIM3_CH1
 
GPIOA


	)

187 
	#GPIO_BANK_TIM3_CH2
 
GPIOA


	)

188 
	#GPIO_BANK_TIM3_CH3
 
GPIOB


	)

189 
	#GPIO_BANK_TIM3_CH4
 
GPIOB


	)

190 
	#GPIO_BANK_TIM3_CH12
 
GPIOA


	)

191 
	#GPIO_BANK_TIM3_CH34
 
GPIOB


	)

193 
	#GPIO_BANK_TIM3_PR_CH1
 
GPIOB


	)

194 
	#GPIO_BANK_TIM3_PR_CH2
 
GPIOB


	)

195 
	#GPIO_BANK_TIM3_PR_CH3
 
GPIOB


	)

196 
	#GPIO_BANK_TIM3_PR_CH4
 
GPIOB


	)

197 
	#GPIO_BANK_TIM3_PR
 
GPIOB


	)

199 
	#GPIO_BANK_TIM3_FR_CH1
 
GPIOC


	)

200 
	#GPIO_BANK_TIM3_FR_CH2
 
GPIOC


	)

201 
	#GPIO_BANK_TIM3_FR_CH3
 
GPIOC


	)

202 
	#GPIO_BANK_TIM3_FR_CH4
 
GPIOC


	)

203 
	#GPIO_BANK_TIM3_FR
 
GPIOC


	)

206 
	#GPIO_TIM2_CH1_ETR
 
GPIO0


	)

207 
	#GPIO_TIM2_CH2
 
GPIO1


	)

208 
	#GPIO_TIM2_CH3
 
GPIO2


	)

209 
	#GPIO_TIM2_CH4
 
GPIO3


	)

211 
	#GPIO_TIM2_PR1_CH1_ETR
 
GPIO15


	)

212 
	#GPIO_TIM2_PR1_CH2
 
GPIO3


	)

213 
	#GPIO_TIM2_PR1_CH3
 
GPIO2


	)

214 
	#GPIO_TIM2_PR1_CH4
 
GPIO3


	)

216 
	#GPIO_TIM2_PR2_CH1_ETR
 
GPIO0


	)

217 
	#GPIO_TIM2_PR2_CH2
 
GPIO1


	)

218 
	#GPIO_TIM2_PR2_CH3
 
GPIO10


	)

219 
	#GPIO_TIM2_PR2_CH4
 
GPIO11


	)

221 
	#GPIO_TIM2_FR_CH1_ETR
 
GPIO15


	)

222 
	#GPIO_TIM2_FR_CH2
 
GPIO3


	)

223 
	#GPIO_TIM2_FR_CH3
 
GPIO10


	)

224 
	#GPIO_TIM2_FR_CH4
 
GPIO11


	)

227 
	#GPIO_BANK_TIM2_CH1_ETR
 
GPIOA


	)

228 
	#GPIO_BANK_TIM2_CH2
 
GPIOA


	)

229 
	#GPIO_BANK_TIM2_CH3
 
GPIOA


	)

230 
	#GPIO_BANK_TIM2_CH4
 
GPIOA


	)

231 
	#GPIO_BANK_TIM2
 
GPIOA


	)

233 
	#GPIO_BANK_TIM2_PR1_CH1_ETR
 
GPIOA


	)

234 
	#GPIO_BANK_TIM2_PR1_CH2
 
GPIOB


	)

235 
	#GPIO_BANK_TIM2_PR1_CH3
 
GPIOA


	)

236 
	#GPIO_BANK_TIM2_PR1_CH4
 
GPIOA


	)

237 
	#GPIO_BANK_TIM2_PR1_CH134
 
GPIOA


	)

239 
	#GPIO_BANK_TIM2_PR2_CH1_ETR
 
GPIOA


	)

240 
	#GPIO_BANK_TIM2_PR2_CH2
 
GPIOA


	)

241 
	#GPIO_BANK_TIM2_PR2_CH3
 
GPIOB


	)

242 
	#GPIO_BANK_TIM2_PR2_CH4
 
GPIOB


	)

243 
	#GPIO_BANK_TIM2_PR2_CH12
 
GPIOA


	)

244 
	#GPIO_BANK_TIM2_PR2_CH34
 
GPIOB


	)

246 
	#GPIO_BANK_TIM2_FR_CH1_ETR
 
GPIOA


	)

247 
	#GPIO_BANK_TIM2_FR_CH2
 
GPIOB


	)

248 
	#GPIO_BANK_TIM2_FR_CH3
 
GPIOB


	)

249 
	#GPIO_BANK_TIM2_FR_CH4
 
GPIOB


	)

250 
	#GPIO_BANK_TIM2_FR_CH234
 
GPIOB


	)

253 
	#GPIO_TIM1_ETR
 
GPIO12


	)

254 
	#GPIO_TIM1_CH1
 
GPIO8


	)

255 
	#GPIO_TIM1_CH2
 
GPIO9


	)

256 
	#GPIO_TIM1_CH3
 
GPIO10


	)

257 
	#GPIO_TIM1_CH4
 
GPIO11


	)

258 
	#GPIO_TIM1_BKIN
 
GPIO12


	)

259 
	#GPIO_TIM1_CH1N
 
GPIO13


	)

260 
	#GPIO_TIM1_CH2N
 
GPIO14


	)

261 
	#GPIO_TIM1_CH3N
 
GPIO15


	)

263 
	#GPIO_TIM1_PR_ETR
 
GPIO12


	)

264 
	#GPIO_TIM1_PR_CH1
 
GPIO8


	)

265 
	#GPIO_TIM1_PR_CH2
 
GPIO9


	)

266 
	#GPIO_TIM1_PR_CH3
 
GPIO10


	)

267 
	#GPIO_TIM1_PR_CH4
 
GPIO11


	)

268 
	#GPIO_TIM1_PR_BKIN
 
GPIO6


	)

269 
	#GPIO_TIM1_PR_CH1N
 
GPIO7


	)

270 
	#GPIO_TIM1_PR_CH2N
 
GPIO0


	)

271 
	#GPIO_TIM1_PR_CH3N
 
GPIO1


	)

273 
	#GPIO_TIM1_FR_ETR
 
GPIO7


	)

274 
	#GPIO_TIM1_FR_CH1
 
GPIO9


	)

275 
	#GPIO_TIM1_FR_CH2
 
GPIO11


	)

276 
	#GPIO_TIM1_FR_CH3
 
GPIO13


	)

277 
	#GPIO_TIM1_FR_CH4
 
GPIO14


	)

278 
	#GPIO_TIM1_FR_BKIN
 
GPIO15


	)

279 
	#GPIO_TIM1_FR_CH1N
 
GPIO8


	)

280 
	#GPIO_TIM1_FR_CH2N
 
GPIO10


	)

281 
	#GPIO_TIM1_FR_CH3N
 
GPIO12


	)

284 
	#GPIO_BANK_TIM1_ETR
 
GPIOA


	)

285 
	#GPIO_BANK_TIM1_CH1
 
GPIOA


	)

286 
	#GPIO_BANK_TIM1_CH2
 
GPIOA


	)

287 
	#GPIO_BANK_TIM1_CH3
 
GPIOA


	)

288 
	#GPIO_BANK_TIM1_CH4
 
GPIOA


	)

289 
	#GPIO_BANK_TIM1_BKIN
 
GPIOB


	)

290 
	#GPIO_BANK_TIM1_CH1N
 
GPIOB


	)

291 
	#GPIO_BANK_TIM1_CH2N
 
GPIOB


	)

292 
	#GPIO_BANK_TIM1_CH3N
 
GPIOB


	)

293 
	#GPIO_BANK_TIM1_ETR_CH1234
 
GPIOA


	)

294 
	#GPIO_BANK_TIM1_BKIN_CH123N
 
GPIOB


	)

296 
	#GPIO_BANK_TIM1_PR_ETR
 
GPIOA


	)

297 
	#GPIO_BANK_TIM1_PR_CH1
 
GPIOA


	)

298 
	#GPIO_BANK_TIM1_PR_CH2
 
GPIOA


	)

299 
	#GPIO_BANK_TIM1_PR_CH3
 
GPIOA


	)

300 
	#GPIO_BANK_TIM1_PR_CH4
 
GPIOA


	)

301 
	#GPIO_BANK_TIM1_PR_BKIN
 
GPIOA


	)

302 
	#GPIO_BANK_TIM1_PR_CH1N
 
GPIOA


	)

303 
	#GPIO_BANK_TIM1_PR_CH2N
 
GPIOB


	)

304 
	#GPIO_BANK_TIM1_PR_CH3N
 
GPIOB


	)

305 
	#GPIO_BANK_TIM1_PR_ETR_CH1234_BKIN_CH1N
 
GPIOA


	)

306 
	#GPIO_BANK_TIM1_PR_CH23N
 
GPIOB


	)

308 
	#GPIO_BANK_TIM1_FR_ETR
 
GPIOE


	)

309 
	#GPIO_BANK_TIM1_FR_CH1
 
GPIOE


	)

310 
	#GPIO_BANK_TIM1_FR_CH2
 
GPIOE


	)

311 
	#GPIO_BANK_TIM1_FR_CH3
 
GPIOE


	)

312 
	#GPIO_BANK_TIM1_FR_CH4
 
GPIOE


	)

313 
	#GPIO_BANK_TIM1_FR_BKIN
 
GPIOE


	)

314 
	#GPIO_BANK_TIM1_FR_CH1N
 
GPIOE


	)

315 
	#GPIO_BANK_TIM1_FR_CH2N
 
GPIOE


	)

316 
	#GPIO_BANK_TIM1_FR_CH3N
 
GPIOE


	)

317 
	#GPIO_BANK_TIM1_FR
 
GPIOE


	)

320 
	#GPIO_UART5_TX
 
GPIO12


	)

321 
	#GPIO_UART5_RX
 
GPIO2


	)

324 
	#GPIO_BANK_UART5_TX
 
GPIOC


	)

325 
	#GPIO_BANK_UART5_RX
 
GPIOD


	)

328 
	#GPIO_UART4_TX
 
GPIO10


	)

329 
	#GPIO_UART4_RX
 
GPIO11


	)

332 
	#GPIO_BANK_UART4_TX
 
GPIOC


	)

333 
	#GPIO_BANK_UART4_RX
 
GPIOC


	)

336 
	#GPIO_USART3_TX
 
GPIO10


	)

337 
	#GPIO_USART3_RX
 
GPIO11


	)

338 
	#GPIO_USART3_CK
 
GPIO12


	)

339 
	#GPIO_USART3_CTS
 
GPIO13


	)

340 
	#GPIO_USART3_RTS
 
GPIO14


	)

342 
	#GPIO_USART3_PR_TX
 
GPIO10


	)

343 
	#GPIO_USART3_PR_RX
 
GPIO11


	)

344 
	#GPIO_USART3_PR_CK
 
GPIO12


	)

345 
	#GPIO_USART3_PR_CTS
 
GPIO13


	)

346 
	#GPIO_USART3_PR_RTS
 
GPIO14


	)

348 
	#GPIO_USART3_FR_TX
 
GPIO8


	)

349 
	#GPIO_USART3_FR_RX
 
GPIO9


	)

350 
	#GPIO_USART3_FR_CK
 
GPIO10


	)

351 
	#GPIO_USART3_FR_CTS
 
GPIO11


	)

352 
	#GPIO_USART3_FR_RTS
 
GPIO12


	)

355 
	#GPIO_BANK_USART3_TX
 
GPIOB


	)

356 
	#GPIO_BANK_USART3_RX
 
GPIOB


	)

357 
	#GPIO_BANK_USART3_CK
 
GPIOB


	)

358 
	#GPIO_BANK_USART3_CTS
 
GPIOB


	)

359 
	#GPIO_BANK_USART3_RTS
 
GPIOB


	)

361 
	#GPIO_BANK_USART3_PR_TX
 
GPIOC


	)

362 
	#GPIO_BANK_USART3_PR_RX
 
GPIOC


	)

363 
	#GPIO_BANK_USART3_PR_CK
 
GPIOC


	)

364 
	#GPIO_BANK_USART3_PR_CTS
 
GPIOB


	)

365 
	#GPIO_BANK_USART3_PR_RTS
 
GPIOB


	)

367 
	#GPIO_BANK_USART3_FR_TX
 
GPIOD


	)

368 
	#GPIO_BANK_USART3_FR_RX
 
GPIOD


	)

369 
	#GPIO_BANK_USART3_FR_CK
 
GPIOD


	)

370 
	#GPIO_BANK_USART3_FR_CTS
 
GPIOD


	)

371 
	#GPIO_BANK_USART3_FR_RTS
 
GPIOD


	)

374 
	#GPIO_USART2_CTS
 
GPIO0


	)

375 
	#GPIO_USART2_RTS
 
GPIO1


	)

376 
	#GPIO_USART2_TX
 
GPIO2


	)

377 
	#GPIO_USART2_RX
 
GPIO3


	)

378 
	#GPIO_USART2_CK
 
GPIO4


	)

380 
	#GPIO_USART2_RE_CTS
 
GPIO3


	)

381 
	#GPIO_USART2_RE_RTS
 
GPIO4


	)

382 
	#GPIO_USART2_RE_TX
 
GPIO5


	)

383 
	#GPIO_USART2_RE_RX
 
GPIO6


	)

384 
	#GPIO_USART2_RE_CK
 
GPIO7


	)

387 
	#GPIO_BANK_USART2_CTS
 
GPIOA


	)

388 
	#GPIO_BANK_USART2_RTS
 
GPIOA


	)

389 
	#GPIO_BANK_USART2_TX
 
GPIOA


	)

390 
	#GPIO_BANK_USART2_RX
 
GPIOA


	)

391 
	#GPIO_BANK_USART2_CK
 
GPIOA


	)

393 
	#GPIO_BANK_USART2_RE_CTS
 
GPIOD


	)

394 
	#GPIO_BANK_USART2_RE_RTS
 
GPIOD


	)

395 
	#GPIO_BANK_USART2_RE_TX
 
GPIOD


	)

396 
	#GPIO_BANK_USART2_RE_RX
 
GPIOD


	)

397 
	#GPIO_BANK_USART2_RE_CK
 
GPIOD


	)

400 
	#GPIO_USART1_TX
 
GPIO9


	)

401 
	#GPIO_USART1_RX
 
GPIO10


	)

403 
	#GPIO_USART1_RE_TX
 
GPIO6


	)

404 
	#GPIO_USART1_RE_RX
 
GPIO7


	)

407 
	#GPIO_BANK_USART1_TX
 
GPIOA


	)

408 
	#GPIO_BANK_USART1_RX
 
GPIOA


	)

410 
	#GPIO_BANK_USART1_RE_TX
 
GPIOB


	)

411 
	#GPIO_BANK_USART1_RE_RX
 
GPIOB


	)

414 
	#GPIO_I2C1_SMBAI
 
GPIO5


	)

415 
	#GPIO_I2C1_SCL
 
GPIO6


	)

416 
	#GPIO_I2C1_SDA
 
GPIO7


	)

418 
	#GPIO_I2C1_RE_SMBAI
 
GPIO5


	)

419 
	#GPIO_I2C1_RE_SCL
 
GPIO8


	)

420 
	#GPIO_I2C1_RE_SDA
 
GPIO9


	)

423 
	#GPIO_BANK_I2C1_SMBAI
 
GPIOB


	)

424 
	#GPIO_BANK_I2C1_SCL
 
GPIOB


	)

425 
	#GPIO_BANK_I2C1_SDA
 
GPIOB


	)

427 
	#GPIO_BANK_I2C1_RE_SMBAI
 
GPIOB


	)

428 
	#GPIO_BANK_I2C1_RE_SCL
 
GPIOB


	)

429 
	#GPIO_BANK_I2C1_RE_SDA
 
GPIOB


	)

432 
	#GPIO_I2C2_SCL
 
GPIO10


	)

433 
	#GPIO_I2C2_SDA
 
GPIO11


	)

434 
	#GPIO_I2C2_SMBAI
 
GPIO12


	)

437 
	#GPIO_BANK_I2C2_SCL
 
GPIOB


	)

438 
	#GPIO_BANK_I2C2_SDA
 
GPIOB


	)

439 
	#GPIO_BANK_I2C2_SMBAI
 
GPIOB


	)

442 
	#GPIO_SPI1_NSS
 
GPIO4


	)

443 
	#GPIO_SPI1_SCK
 
GPIO5


	)

444 
	#GPIO_SPI1_MISO
 
GPIO6


	)

445 
	#GPIO_SPI1_MOSI
 
GPIO7


	)

447 
	#GPIO_SPI1_RE_NSS
 
GPIO15


	)

448 
	#GPIO_SPI1_RE_SCK
 
GPIO3


	)

449 
	#GPIO_SPI1_RE_MISO
 
GPIO4


	)

450 
	#GPIO_SPI1_RE_MOSI
 
GPIO5


	)

453 
	#GPIO_BANK_SPI1_NSS
 
GPIOA


	)

454 
	#GPIO_BANK_SPI1_SCK
 
GPIOA


	)

455 
	#GPIO_BANK_SPI1_MISO
 
GPIOA


	)

456 
	#GPIO_BANK_SPI1_MOSI
 
GPIOA


	)

458 
	#GPIO_BANK_SPI1_RE_NSS
 
GPIOA


	)

459 
	#GPIO_BANK_SPI1_RE_SCK
 
GPIOB


	)

460 
	#GPIO_BANK_SPI1_RE_MISO
 
GPIOB


	)

461 
	#GPIO_BANK_SPI1_RE_MOSI
 
GPIOB


	)

464 
	#GPIO_SPI2_NSS
 
GPIO12


	)

465 
	#GPIO_SPI2_SCK
 
GPIO13


	)

466 
	#GPIO_SPI2_MISO
 
GPIO14


	)

467 
	#GPIO_SPI2_MOSI
 
GPIO15


	)

470 
	#GPIO_BANK_SPI2_NSS
 
GPIOB


	)

471 
	#GPIO_BANK_SPI2_SCK
 
GPIOB


	)

472 
	#GPIO_BANK_SPI2_MISO
 
GPIOB


	)

473 
	#GPIO_BANK_SPI2_MOSI
 
GPIOB


	)

476 
	#GPIO_SPI3_NSS
 
GPIO15


	)

477 
	#GPIO_SPI3_SCK
 
GPIO3


	)

478 
	#GPIO_SPI3_MISO
 
GPIO4


	)

479 
	#GPIO_SPI3_MOSI
 
GPIO5


	)

481 
	#GPIO_SPI3_RE_NSS
 
GPIO4


	)

482 
	#GPIO_SPI3_RE_SCK
 
GPIO10


	)

483 
	#GPIO_SPI3_RE_MISO
 
GPIO11


	)

484 
	#GPIO_SPI3_RE_MOSI
 
GPIO12


	)

487 
	#GPIO_BANK_SPI3_NSS
 
GPIOA


	)

488 
	#GPIO_BANK_SPI3_SCK
 
GPIOB


	)

489 
	#GPIO_BANK_SPI3_MISO
 
GPIOB


	)

490 
	#GPIO_BANK_SPI3_MOSI
 
GPIOB


	)

492 
	#GPIO_BANK_SPI3_RE_NSS
 
GPIOA


	)

493 
	#GPIO_BANK_SPI3_RE_SCK
 
GPIOC


	)

494 
	#GPIO_BANK_SPI3_RE_MISO
 
GPIOC


	)

495 
	#GPIO_BANK_SPI3_RE_MOSI
 
GPIOC


	)

498 
	#GPIO_ETH_RX_DV_CRS_DV
 
GPIO7


	)

499 
	#GPIO_ETH_RXD0
 
GPIO4


	)

500 
	#GPIO_ETH_RXD1
 
GPIO5


	)

501 
	#GPIO_ETH_RXD2
 
GPIO0


	)

502 
	#GPIO_ETH_RXD3
 
GPIO1


	)

504 
	#GPIO_ETH_RE_RX_DV_CRS_DV
 
GPIO8


	)

505 
	#GPIO_ETH_RE_RXD0
 
GPIO9


	)

506 
	#GPIO_ETH_RE_RXD1
 
GPIO10


	)

507 
	#GPIO_ETH_RE_RXD2
 
GPIO11


	)

508 
	#GPIO_ETH_RE_RXD3
 
GPIO12


	)

511 
	#GPIO_BANK_ETH_RX_DV_CRS_DV
 
GPIOA


	)

512 
	#GPIO_BANK_ETH_RXD0
 
GPIOC


	)

513 
	#GPIO_BANK_ETH_RXD1
 
GPIOC


	)

514 
	#GPIO_BANK_ETH_RXD2
 
GPIOB


	)

515 
	#GPIO_BANK_ETH_RXD3
 
GPIOB


	)

517 
	#GPIO_BANK_ETH_RE_RX_DV_CRS_DV
 
GPIOD


	)

518 
	#GPIO_BANK_ETH_RE_RXD0
 
GPIOD


	)

519 
	#GPIO_BANK_ETH_RE_RXD1
 
GPIOD


	)

520 
	#GPIO_BANK_ETH_RE_RXD2
 
GPIOD


	)

521 
	#GPIO_BANK_ETH_RE_RXD3
 
GPIOD


	)

526 
	#GPIO_CRL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00)

	)

527 
	#GPIOA_CRL
 
	`GPIO_CRL
(
GPIOA
)

	)

528 
	#GPIOB_CRL
 
	`GPIO_CRL
(
GPIOB
)

	)

529 
	#GPIOC_CRL
 
	`GPIO_CRL
(
GPIOC
)

	)

530 
	#GPIOD_CRL
 
	`GPIO_CRL
(
GPIOD
)

	)

531 
	#GPIOE_CRL
 
	`GPIO_CRL
(
GPIOE
)

	)

532 
	#GPIOF_CRL
 
	`GPIO_CRL
(
GPIOF
)

	)

533 
	#GPIOG_CRL
 
	`GPIO_CRL
(
GPIOG
)

	)

536 
	#GPIO_CRH
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x04)

	)

537 
	#GPIOA_CRH
 
	`GPIO_CRH
(
GPIOA
)

	)

538 
	#GPIOB_CRH
 
	`GPIO_CRH
(
GPIOB
)

	)

539 
	#GPIOC_CRH
 
	`GPIO_CRH
(
GPIOC
)

	)

540 
	#GPIOD_CRH
 
	`GPIO_CRH
(
GPIOD
)

	)

541 
	#GPIOE_CRH
 
	`GPIO_CRH
(
GPIOE
)

	)

542 
	#GPIOF_CRH
 
	`GPIO_CRH
(
GPIOF
)

	)

543 
	#GPIOG_CRH
 
	`GPIO_CRH
(
GPIOG
)

	)

546 
	#GPIO_IDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x08)

	)

547 
	#GPIOA_IDR
 
	`GPIO_IDR
(
GPIOA
)

	)

548 
	#GPIOB_IDR
 
	`GPIO_IDR
(
GPIOB
)

	)

549 
	#GPIOC_IDR
 
	`GPIO_IDR
(
GPIOC
)

	)

550 
	#GPIOD_IDR
 
	`GPIO_IDR
(
GPIOD
)

	)

551 
	#GPIOE_IDR
 
	`GPIO_IDR
(
GPIOE
)

	)

552 
	#GPIOF_IDR
 
	`GPIO_IDR
(
GPIOF
)

	)

553 
	#GPIOG_IDR
 
	`GPIO_IDR
(
GPIOG
)

	)

556 
	#GPIO_ODR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0c)

	)

557 
	#GPIOA_ODR
 
	`GPIO_ODR
(
GPIOA
)

	)

558 
	#GPIOB_ODR
 
	`GPIO_ODR
(
GPIOB
)

	)

559 
	#GPIOC_ODR
 
	`GPIO_ODR
(
GPIOC
)

	)

560 
	#GPIOD_ODR
 
	`GPIO_ODR
(
GPIOD
)

	)

561 
	#GPIOE_ODR
 
	`GPIO_ODR
(
GPIOE
)

	)

562 
	#GPIOF_ODR
 
	`GPIO_ODR
(
GPIOF
)

	)

563 
	#GPIOG_ODR
 
	`GPIO_ODR
(
GPIOG
)

	)

566 
	#GPIO_BSRR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x10)

	)

567 
	#GPIOA_BSRR
 
	`GPIO_BSRR
(
GPIOA
)

	)

568 
	#GPIOB_BSRR
 
	`GPIO_BSRR
(
GPIOB
)

	)

569 
	#GPIOC_BSRR
 
	`GPIO_BSRR
(
GPIOC
)

	)

570 
	#GPIOD_BSRR
 
	`GPIO_BSRR
(
GPIOD
)

	)

571 
	#GPIOE_BSRR
 
	`GPIO_BSRR
(
GPIOE
)

	)

572 
	#GPIOF_BSRR
 
	`GPIO_BSRR
(
GPIOF
)

	)

573 
	#GPIOG_BSRR
 
	`GPIO_BSRR
(
GPIOG
)

	)

576 
	#GPIO_BRR
(
p‹t
Ë
	`MMIO16
(’‹tË+ 0x14)

	)

577 
	#GPIOA_BRR
 
	`GPIO_BRR
(
GPIOA
)

	)

578 
	#GPIOB_BRR
 
	`GPIO_BRR
(
GPIOB
)

	)

579 
	#GPIOC_BRR
 
	`GPIO_BRR
(
GPIOC
)

	)

580 
	#GPIOD_BRR
 
	`GPIO_BRR
(
GPIOD
)

	)

581 
	#GPIOE_BRR
 
	`GPIO_BRR
(
GPIOE
)

	)

582 
	#GPIOF_BRR
 
	`GPIO_BRR
(
GPIOF
)

	)

583 
	#GPIOG_BRR
 
	`GPIO_BRR
(
GPIOG
)

	)

586 
	#GPIO_LCKR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x18)

	)

587 
	#GPIOA_LCKR
 
	`GPIO_LCKR
(
GPIOA
)

	)

588 
	#GPIOB_LCKR
 
	`GPIO_LCKR
(
GPIOB
)

	)

589 
	#GPIOC_LCKR
 
	`GPIO_LCKR
(
GPIOC
)

	)

590 
	#GPIOD_LCKR
 
	`GPIO_LCKR
(
GPIOD
)

	)

591 
	#GPIOE_LCKR
 
	`GPIO_LCKR
(
GPIOE
)

	)

592 
	#GPIOF_LCKR
 
	`GPIO_LCKR
(
GPIOF
)

	)

593 
	#GPIOG_LCKR
 
	`GPIO_LCKR
(
GPIOG
)

	)

612 
	#GPIO_CNF_INPUT_ANALOG
 0x00

	)

614 
	#GPIO_CNF_INPUT_FLOAT
 0x01

	)

616 
	#GPIO_CNF_INPUT_PULL_UPDOWN
 0x02

	)

619 
	#GPIO_CNF_OUTPUT_PUSHPULL
 0x00

	)

621 
	#GPIO_CNF_OUTPUT_OPENDRAIN
 0x01

	)

623 
	#GPIO_CNF_OUTPUT_ALTFN_PUSHPULL
 0x02

	)

625 
	#GPIO_CNF_OUTPUT_ALTFN_OPENDRAIN
 0x03

	)

636 
	#GPIO_MODE_INPUT
 0x00

	)

637 
	#GPIO_MODE_OUTPUT_10_MHZ
 0x01

	)

638 
	#GPIO_MODE_OUTPUT_2_MHZ
 0x02

	)

639 
	#GPIO_MODE_OUTPUT_50_MHZ
 0x03

	)

662 
	#AFIO_EVCR
 
	`MMIO32
(
AFIO_BASE
 + 0x00)

	)

665 
	#AFIO_MAPR
 
	`MMIO32
(
AFIO_BASE
 + 0x04)

	)

668 
	#AFIO_EXTICR
(
i
Ë
	`MMIO32
(
AFIO_BASE
 + 0x08 + (i)*4)

	)

669 
	#AFIO_EXTICR1
 
	`AFIO_EXTICR
(0)

	)

670 
	#AFIO_EXTICR2
 
	`AFIO_EXTICR
(1)

	)

671 
	#AFIO_EXTICR3
 
	`AFIO_EXTICR
(2)

	)

672 
	#AFIO_EXTICR4
 
	`AFIO_EXTICR
(3)

	)

675 
	#AFIO_MAPR2
 
	`MMIO32
(
AFIO_BASE
 + 0x1C)

	)

680 
	#AFIO_EVCR_EVOE
 (1 << 7)

	)

687 
	#AFIO_EVCR_PORT_PA
 (0x0 << 4)

	)

688 
	#AFIO_EVCR_PORT_PB
 (0x1 << 4)

	)

689 
	#AFIO_EVCR_PORT_PC
 (0x2 << 4)

	)

690 
	#AFIO_EVCR_PORT_PD
 (0x3 << 4)

	)

691 
	#AFIO_EVCR_PORT_PE
 (0x4 << 4)

	)

699 
	#AFIO_EVCR_PIN_Px0
 (0x0 << 0)

	)

700 
	#AFIO_EVCR_PIN_Px1
 (0x1 << 0)

	)

701 
	#AFIO_EVCR_PIN_Px2
 (0x2 << 0)

	)

702 
	#AFIO_EVCR_PIN_Px3
 (0x3 << 0)

	)

703 
	#AFIO_EVCR_PIN_Px4
 (0x4 << 0)

	)

704 
	#AFIO_EVCR_PIN_Px5
 (0x5 << 0)

	)

705 
	#AFIO_EVCR_PIN_Px6
 (0x6 << 0)

	)

706 
	#AFIO_EVCR_PIN_Px7
 (0x7 << 0)

	)

707 
	#AFIO_EVCR_PIN_Px8
 (0x8 << 0)

	)

708 
	#AFIO_EVCR_PIN_Px9
 (0x9 << 0)

	)

709 
	#AFIO_EVCR_PIN_Px10
 (0xA << 0)

	)

710 
	#AFIO_EVCR_PIN_Px11
 (0xB << 0)

	)

711 
	#AFIO_EVCR_PIN_Px12
 (0xC << 0)

	)

712 
	#AFIO_EVCR_PIN_Px13
 (0xD << 0)

	)

713 
	#AFIO_EVCR_PIN_Px14
 (0xE << 0)

	)

714 
	#AFIO_EVCR_PIN_Px15
 (0xF << 0)

	)

728 
	#AFIO_MAPR_PTP_PPS_REMAP
 (1 << 30)

	)

732 
	#AFIO_MAPR_TIM2ITR1_IREMAP
 (1 << 29)

	)

736 
	#AFIO_MAPR_SPI3_REMAP
 (1 << 28)

	)

740 
	#AFIO_MAPR_MII_RMII_SEL
 (1 << 23)

	)

744 
	#AFIO_MAPR_CAN2_REMAP
 (1 << 22)

	)

748 
	#AFIO_MAPR_ETH_REMAP
 (1 << 21)

	)

759 
	#AFIO_MAPR_SWJ_MASK
 (0x7 << 24)

	)

761 
	#AFIO_MAPR_SWJ_CFG_FULL_SWJ
 (0x0 << 24)

	)

763 
	#AFIO_MAPR_SWJ_CFG_FULL_SWJ_NO_JNTRST
 (0x1 << 24)

	)

765 
	#AFIO_MAPR_SWJ_CFG_JTAG_OFF_SW_ON
 (0x2 << 24)

	)

767 
	#AFIO_MAPR_SWJ_CFG_JTAG_OFF_SW_OFF
 (0x4 << 24)

	)

779 
	#AFIO_MAPR_ADC2_ETRGREG_REMAP
 (1 << 20)

	)

786 
	#AFIO_MAPR_ADC2_ETRGINJ_REMAP
 (1 << 19)

	)

793 
	#AFIO_MAPR_ADC1_ETRGREG_REMAP
 (1 << 18)

	)

800 
	#AFIO_MAPR_ADC1_ETRGINJ_REMAP
 (1 << 17)

	)

804 
	#AFIO_MAPR_TIM5CH4_IREMAP
 (1 << 16)

	)

808 
	#AFIO_MAPR_PD01_REMAP
 (1 << 15)

	)

812 
	#AFIO_MAPR_TIM4_REMAP
 (1 << 12)

	)

816 
	#AFIO_MAPR_USART2_REMAP
 (1 << 3)

	)

820 
	#AFIO_MAPR_USART1_REMAP
 (1 << 2)

	)

824 
	#AFIO_MAPR_I2C1_REMAP
 (1 << 1)

	)

828 
	#AFIO_MAPR_SPI1_REMAP
 (1 << 0)

	)

836 
	#AFIO_MAPR_CAN1_REMAP_PORTA
 (0x0 << 13)

	)

837 
	#AFIO_MAPR_CAN1_REMAP_PORTB
 (0x2 << 13Ë

	)

838 
	#AFIO_MAPR_CAN1_REMAP_PORTD
 (0x3 << 13)

	)

846 
	#AFIO_MAPR_TIM3_REMAP_NO_REMAP
 (0x0 << 10)

	)

847 
	#AFIO_MAPR_TIM3_REMAP_PARTIAL_REMAP
 (0x2 << 10)

	)

848 
	#AFIO_MAPR_TIM3_REMAP_FULL_REMAP
 (0x3 << 10)

	)

856 
	#AFIO_MAPR_TIM2_REMAP_NO_REMAP
 (0x0 << 8)

	)

857 
	#AFIO_MAPR_TIM2_REMAP_PARTIAL_REMAP1
 (0x1 << 8)

	)

858 
	#AFIO_MAPR_TIM2_REMAP_PARTIAL_REMAP2
 (0x2 << 8)

	)

859 
	#AFIO_MAPR_TIM2_REMAP_FULL_REMAP
 (0x3 << 8)

	)

867 
	#AFIO_MAPR_TIM1_REMAP_NO_REMAP
 (0x0 << 6)

	)

868 
	#AFIO_MAPR_TIM1_REMAP_PARTIAL_REMAP
 (0x1 << 6)

	)

869 
	#AFIO_MAPR_TIM1_REMAP_FULL_REMAP
 (0x3 << 6)

	)

877 
	#AFIO_MAPR_USART3_REMAP_NO_REMAP
 (0x0 << 4)

	)

878 
	#AFIO_MAPR_USART3_REMAP_PARTIAL_REMAP
 (0x1 << 4)

	)

879 
	#AFIO_MAPR_USART3_REMAP_FULL_REMAP
 (0x3 << 4)

	)

887 
	#AFIO_MAPR2_MISC_REMAP
 (1 << 13)

	)

890 
	#AFIO_MAPR2_TIM12_REMAP
 (1 << 12)

	)

893 
	#AFIO_MAPR2_TIM76_DAC_DMA_REMAPE
 (1 << 11)

	)

897 
	#AFIO_MAPR2_FSMC_NADV_DISCONNECT
 (1 << 10)

	)

901 
	#AFIO_MAPR2_TIM14_REMAP
 (1 << 9)

	)

905 
	#AFIO_MAPR2_TIM13_REMAP
 (1 << 8)

	)

909 
	#AFIO_MAPR2_TIM11_REMAP
 (1 << 7)

	)

913 
	#AFIO_MAPR2_TIM10_REMAP
 (1 << 6)

	)

917 
	#AFIO_MAPR2_TIM9_REMAP
 (1 << 5)

	)

920 
	#AFIO_MAPR2_TIM1_DMA_REMAP
 (1 << 4)

	)

923 
	#AFIO_MAPR2_CEC_REMAP
 (1 << 3)

	)

926 
	#AFIO_MAPR2_TIM17_REMAP
 (1 << 2)

	)

929 
	#AFIO_MAPR2_TIM16_REMAP
 (1 << 1)

	)

932 
	#AFIO_MAPR1_TIM16_REMAP
 (1 << 0)

	)

939 
	#AFIO_EXTICR_FIELDSIZE
 4

	)

946 
	#AFIO_EXTI0
 0

	)

947 
	#AFIO_EXTI1
 1

	)

948 
	#AFIO_EXTI2
 2

	)

949 
	#AFIO_EXTI3
 3

	)

950 
	#AFIO_EXTI4
 4

	)

951 
	#AFIO_EXTI5
 5

	)

952 
	#AFIO_EXTI6
 6

	)

953 
	#AFIO_EXTI7
 7

	)

954 
	#AFIO_EXTI8
 8

	)

955 
	#AFIO_EXTI9
 9

	)

956 
	#AFIO_EXTI10
 10

	)

957 
	#AFIO_EXTI11
 11

	)

958 
	#AFIO_EXTI12
 12

	)

959 
	#AFIO_EXTI13
 13

	)

960 
	#AFIO_EXTI14
 14

	)

961 
	#AFIO_EXTI15
 15

	)

967 
BEGIN_DECLS


969 
gpio_£t_mode
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
mode
, uöt8_à
˙f
,

970 
uöt16_t
 
gpios
);

971 
gpio_£t_evítout
(
uöt8_t
 
evouç‹t
, uöt8_à
evouçö
);

972 
gpio_¥im¨y_ªm≠
(
uöt32_t
 
swjíabÀ
, uöt32_à
m≠s
);

973 
gpio_£c⁄d¨y_ªm≠
(
uöt32_t
 
m≠s
);

975 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f1/i2c.h

31 #i‚de‡
LIBOPENCM3_I2C_H


32 
	#LIBOPENCM3_I2C_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/i2c_comm⁄_v1.h
>

	@lib/libopencm3/include/libopencm3/stm32/f1/iwdg.h

33 #i‚de‡
LIBOPENCM3_IWDG_H


34 
	#LIBOPENCM3_IWDG_H


	)

36 
	~<lib›ícm3/°m32/comm⁄/iwdg_comm⁄_Æl.h
>

	@lib/libopencm3/include/libopencm3/stm32/f1/memorymap.h

20 #i‚de‡
LIBOPENCM3_MEMORYMAP_H


21 
	#LIBOPENCM3_MEMORYMAP_H


	)

23 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

28 
	#FLASH_BASE
 (0x08000000U)

	)

29 
	#PERIPH_BASE
 (0x40000000U)

	)

30 
	#INFO_BASE
 (0x1ffff000U)

	)

31 
	#PERIPH_BASE_APB1
 (
PERIPH_BASE
 + 0x00000)

	)

32 
	#PERIPH_BASE_APB2
 (
PERIPH_BASE
 + 0x10000)

	)

33 
	#PERIPH_BASE_AHB
 (
PERIPH_BASE
 + 0x18000)

	)

38 
	#TIM2_BASE
 (
PERIPH_BASE_APB1
 + 0x0000)

	)

39 
	#TIM3_BASE
 (
PERIPH_BASE_APB1
 + 0x0400)

	)

40 
	#TIM4_BASE
 (
PERIPH_BASE_APB1
 + 0x0800)

	)

41 
	#TIM5_BASE
 (
PERIPH_BASE_APB1
 + 0x0c00)

	)

42 
	#TIM6_BASE
 (
PERIPH_BASE_APB1
 + 0x1000)

	)

43 
	#TIM7_BASE
 (
PERIPH_BASE_APB1
 + 0x1400)

	)

44 
	#TIM12_BASE
 (
PERIPH_BASE_APB1
 + 0x1800)

	)

45 
	#TIM13_BASE
 (
PERIPH_BASE_APB1
 + 0x1c00)

	)

46 
	#TIM14_BASE
 (
PERIPH_BASE_APB1
 + 0x2000)

	)

48 
	#RTC_BASE
 (
PERIPH_BASE_APB1
 + 0x2800)

	)

49 
	#WWDG_BASE
 (
PERIPH_BASE_APB1
 + 0x2c00)

	)

50 
	#IWDG_BASE
 (
PERIPH_BASE_APB1
 + 0x3000)

	)

52 
	#SPI2_BASE
 (
PERIPH_BASE_APB1
 + 0x3800)

	)

53 
	#SPI3_BASE
 (
PERIPH_BASE_APB1
 + 0x3c00)

	)

55 
	#USART2_BASE
 (
PERIPH_BASE_APB1
 + 0x4400)

	)

56 
	#USART3_BASE
 (
PERIPH_BASE_APB1
 + 0x4800)

	)

57 
	#UART4_BASE
 (
PERIPH_BASE_APB1
 + 0x4c00)

	)

58 
	#UART5_BASE
 (
PERIPH_BASE_APB1
 + 0x5000)

	)

59 
	#I2C1_BASE
 (
PERIPH_BASE_APB1
 + 0x5400)

	)

60 
	#I2C2_BASE
 (
PERIPH_BASE_APB1
 + 0x5800)

	)

61 
	#USB_DEV_FS_BASE
 (
PERIPH_BASE_APB1
 + 0x5c00)

	)

62 
	#USB_PMA_BASE
 (
PERIPH_BASE_APB1
 + 0x6000)

	)

63 
	#USB_CAN_SRAM_BASE
 (
PERIPH_BASE_APB1
 + 0x6000)

	)

64 
	#BX_CAN1_BASE
 (
PERIPH_BASE_APB1
 + 0x6400)

	)

65 
	#BX_CAN2_BASE
 (
PERIPH_BASE_APB1
 + 0x6800)

	)

67 
	#BACKUP_REGS_BASE
 (
PERIPH_BASE_APB1
 + 0x6c00)

	)

68 
	#POWER_CONTROL_BASE
 (
PERIPH_BASE_APB1
 + 0x7000)

	)

69 
	#DAC_BASE
 (
PERIPH_BASE_APB1
 + 0x7400)

	)

70 
	#CEC_BASE
 (
PERIPH_BASE_APB1
 + 0x7800)

	)

74 
	#AFIO_BASE
 (
PERIPH_BASE_APB2
 + 0x0000)

	)

75 
	#EXTI_BASE
 (
PERIPH_BASE_APB2
 + 0x0400)

	)

76 
	#GPIO_PORT_A_BASE
 (
PERIPH_BASE_APB2
 + 0x0800)

	)

77 
	#GPIO_PORT_B_BASE
 (
PERIPH_BASE_APB2
 + 0x0c00)

	)

78 
	#GPIO_PORT_C_BASE
 (
PERIPH_BASE_APB2
 + 0x1000)

	)

79 
	#GPIO_PORT_D_BASE
 (
PERIPH_BASE_APB2
 + 0x1400)

	)

80 
	#GPIO_PORT_E_BASE
 (
PERIPH_BASE_APB2
 + 0x1800)

	)

81 
	#GPIO_PORT_F_BASE
 (
PERIPH_BASE_APB2
 + 0x1c00)

	)

82 
	#GPIO_PORT_G_BASE
 (
PERIPH_BASE_APB2
 + 0x2000)

	)

83 
	#ADC1_BASE
 (
PERIPH_BASE_APB2
 + 0x2400)

	)

84 
	#ADC2_BASE
 (
PERIPH_BASE_APB2
 + 0x2800)

	)

85 
	#TIM1_BASE
 (
PERIPH_BASE_APB2
 + 0x2c00)

	)

86 
	#SPI1_BASE
 (
PERIPH_BASE_APB2
 + 0x3000)

	)

87 
	#TIM8_BASE
 (
PERIPH_BASE_APB2
 + 0x3400)

	)

88 
	#USART1_BASE
 (
PERIPH_BASE_APB2
 + 0x3800)

	)

89 
	#ADC3_BASE
 (
PERIPH_BASE_APB2
 + 0x3c00)

	)

90 
	#TIM15_BASE
 (
PERIPH_BASE_APB2
 + 0x4000)

	)

91 
	#TIM16_BASE
 (
PERIPH_BASE_APB2
 + 0x4400)

	)

92 
	#TIM17_BASE
 (
PERIPH_BASE_APB2
 + 0x4800)

	)

93 
	#TIM9_BASE
 (
PERIPH_BASE_APB2
 + 0x4c00)

	)

94 
	#TIM10_BASE
 (
PERIPH_BASE_APB2
 + 0x5000)

	)

95 
	#TIM11_BASE
 (
PERIPH_BASE_APB2
 + 0x5400)

	)

99 
	#SDIO_BASE
 (
PERIPH_BASE_AHB
 + 0x00000)

	)

101 
	#DMA1_BASE
 (
PERIPH_BASE_AHB
 + 0x08000)

	)

102 
	#DMA2_BASE
 (
PERIPH_BASE_AHB
 + 0x08400)

	)

104 
	#RCC_BASE
 (
PERIPH_BASE_AHB
 + 0x09000)

	)

106 
	#FLASH_MEM_INTERFACE_BASE
 (
PERIPH_BASE_AHB
 + 0x0a000)

	)

107 
	#CRC_BASE
 (
PERIPH_BASE_AHB
 + 0x0b000)

	)

109 
	#ETHERNET_BASE
 (
PERIPH_BASE_AHB
 + 0x10000)

	)

111 
	#USB_OTG_FS_BASE
 (
PERIPH_BASE_AHB
 + 0xf„8000)

	)

114 
	#DBGMCU_BASE
 (
PPBI_BASE
 + 0x00042000)

	)

117 
	#FSMC_BASE
 (
PERIPH_BASE
 + 0x60000000)

	)

120 
	#DESIG_FLASH_SIZE_BASE
 (
INFO_BASE
 + 0x7e0)

	)

121 
	#DESIG_UNIQUE_ID_BASE
 (
INFO_BASE
 + 0x7e8)

	)

123 
	#DESIG_UNIQUE_ID0
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
)

	)

124 
	#DESIG_UNIQUE_ID1
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
 + 4)

	)

125 
	#DESIG_UNIQUE_ID2
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
 + 8)

	)

	@lib/libopencm3/include/libopencm3/stm32/f1/nvic.h

6 #i‚de‡
LIBOPENCM3_STM32_F1_NVIC_H


7 
	#LIBOPENCM3_STM32_F1_NVIC_H


	)

9 
	~<lib›ícm3/cm3/nvic.h
>

16 
	#NVIC_WWDG_IRQ
 0

	)

17 
	#NVIC_PVD_IRQ
 1

	)

18 
	#NVIC_TAMPER_IRQ
 2

	)

19 
	#NVIC_RTC_IRQ
 3

	)

20 
	#NVIC_FLASH_IRQ
 4

	)

21 
	#NVIC_RCC_IRQ
 5

	)

22 
	#NVIC_EXTI0_IRQ
 6

	)

23 
	#NVIC_EXTI1_IRQ
 7

	)

24 
	#NVIC_EXTI2_IRQ
 8

	)

25 
	#NVIC_EXTI3_IRQ
 9

	)

26 
	#NVIC_EXTI4_IRQ
 10

	)

27 
	#NVIC_DMA1_CHANNEL1_IRQ
 11

	)

28 
	#NVIC_DMA1_CHANNEL2_IRQ
 12

	)

29 
	#NVIC_DMA1_CHANNEL3_IRQ
 13

	)

30 
	#NVIC_DMA1_CHANNEL4_IRQ
 14

	)

31 
	#NVIC_DMA1_CHANNEL5_IRQ
 15

	)

32 
	#NVIC_DMA1_CHANNEL6_IRQ
 16

	)

33 
	#NVIC_DMA1_CHANNEL7_IRQ
 17

	)

34 
	#NVIC_ADC1_2_IRQ
 18

	)

35 
	#NVIC_USB_HP_CAN_TX_IRQ
 19

	)

36 
	#NVIC_USB_LP_CAN_RX0_IRQ
 20

	)

37 
	#NVIC_CAN_RX1_IRQ
 21

	)

38 
	#NVIC_CAN_SCE_IRQ
 22

	)

39 
	#NVIC_EXTI9_5_IRQ
 23

	)

40 
	#NVIC_TIM1_BRK_IRQ
 24

	)

41 
	#NVIC_TIM1_UP_IRQ
 25

	)

42 
	#NVIC_TIM1_TRG_COM_IRQ
 26

	)

43 
	#NVIC_TIM1_CC_IRQ
 27

	)

44 
	#NVIC_TIM2_IRQ
 28

	)

45 
	#NVIC_TIM3_IRQ
 29

	)

46 
	#NVIC_TIM4_IRQ
 30

	)

47 
	#NVIC_I2C1_EV_IRQ
 31

	)

48 
	#NVIC_I2C1_ER_IRQ
 32

	)

49 
	#NVIC_I2C2_EV_IRQ
 33

	)

50 
	#NVIC_I2C2_ER_IRQ
 34

	)

51 
	#NVIC_SPI1_IRQ
 35

	)

52 
	#NVIC_SPI2_IRQ
 36

	)

53 
	#NVIC_USART1_IRQ
 37

	)

54 
	#NVIC_USART2_IRQ
 38

	)

55 
	#NVIC_USART3_IRQ
 39

	)

56 
	#NVIC_EXTI15_10_IRQ
 40

	)

57 
	#NVIC_RTC_ALARM_IRQ
 41

	)

58 
	#NVIC_USB_WAKEUP_IRQ
 42

	)

59 
	#NVIC_TIM8_BRK_IRQ
 43

	)

60 
	#NVIC_TIM8_UP_IRQ
 44

	)

61 
	#NVIC_TIM8_TRG_COM_IRQ
 45

	)

62 
	#NVIC_TIM8_CC_IRQ
 46

	)

63 
	#NVIC_ADC3_IRQ
 47

	)

64 
	#NVIC_FSMC_IRQ
 48

	)

65 
	#NVIC_SDIO_IRQ
 49

	)

66 
	#NVIC_TIM5_IRQ
 50

	)

67 
	#NVIC_SPI3_IRQ
 51

	)

68 
	#NVIC_UART4_IRQ
 52

	)

69 
	#NVIC_UART5_IRQ
 53

	)

70 
	#NVIC_TIM6_IRQ
 54

	)

71 
	#NVIC_TIM7_IRQ
 55

	)

72 
	#NVIC_DMA2_CHANNEL1_IRQ
 56

	)

73 
	#NVIC_DMA2_CHANNEL2_IRQ
 57

	)

74 
	#NVIC_DMA2_CHANNEL3_IRQ
 58

	)

75 
	#NVIC_DMA2_CHANNEL4_5_IRQ
 59

	)

76 
	#NVIC_DMA2_CHANNEL5_IRQ
 60

	)

77 
	#NVIC_ETH_IRQ
 61

	)

78 
	#NVIC_ETH_WKUP_IRQ
 62

	)

79 
	#NVIC_CAN2_TX_IRQ
 63

	)

80 
	#NVIC_CAN2_RX0_IRQ
 64

	)

81 
	#NVIC_CAN2_RX1_IRQ
 65

	)

82 
	#NVIC_CAN2_SCE_IRQ
 66

	)

83 
	#NVIC_OTG_FS_IRQ
 67

	)

85 
	#NVIC_IRQ_COUNT
 68

	)

94 
BEGIN_DECLS


96 
wwdg_i§
();

97 
pvd_i§
();

98 
èm≥r_i§
();

99 
πc_i§
();

100 
Êash_i§
();

101 
rcc_i§
();

102 
exti0_i§
();

103 
exti1_i§
();

104 
exti2_i§
();

105 
exti3_i§
();

106 
exti4_i§
();

107 
dma1_ch™√l1_i§
();

108 
dma1_ch™√l2_i§
();

109 
dma1_ch™√l3_i§
();

110 
dma1_ch™√l4_i§
();

111 
dma1_ch™√l5_i§
();

112 
dma1_ch™√l6_i§
();

113 
dma1_ch™√l7_i§
();

114 
adc1_2_i§
();

115 
usb_hp_ˇn_tx_i§
();

116 
usb_Õ_ˇn_rx0_i§
();

117 
ˇn_rx1_i§
();

118 
ˇn_s˚_i§
();

119 
exti9_5_i§
();

120 
tim1_brk_i§
();

121 
tim1_up_i§
();

122 
tim1_åg_com_i§
();

123 
tim1_cc_i§
();

124 
tim2_i§
();

125 
tim3_i§
();

126 
tim4_i§
();

127 
i2c1_ev_i§
();

128 
i2c1_î_i§
();

129 
i2c2_ev_i§
();

130 
i2c2_î_i§
();

131 
•i1_i§
();

132 
•i2_i§
();

133 
ußπ1_i§
();

134 
ußπ2_i§
();

135 
ußπ3_i§
();

136 
exti15_10_i§
();

137 
πc_Æ¨m_i§
();

138 
usb_wakeup_i§
();

139 
tim8_brk_i§
();

140 
tim8_up_i§
();

141 
tim8_åg_com_i§
();

142 
tim8_cc_i§
();

143 
adc3_i§
();

144 
fsmc_i§
();

145 
sdio_i§
();

146 
tim5_i§
();

147 
•i3_i§
();

148 
u¨t4_i§
();

149 
u¨t5_i§
();

150 
tim6_i§
();

151 
tim7_i§
();

152 
dma2_ch™√l1_i§
();

153 
dma2_ch™√l2_i§
();

154 
dma2_ch™√l3_i§
();

155 
dma2_ch™√l4_5_i§
();

156 
dma2_ch™√l5_i§
();

157 
ëh_i§
();

158 
ëh_wkup_i§
();

159 
ˇn2_tx_i§
();

160 
ˇn2_rx0_i§
();

161 
ˇn2_rx1_i§
();

162 
ˇn2_s˚_i§
();

163 
Ÿg_fs_i§
();

165 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f1/pwr.h

31 #i‚de‡
LIBOPENCM3_PWR_H


32 
	#LIBOPENCM3_PWR_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/pwr_comm⁄_v1.h
>

	@lib/libopencm3/include/libopencm3/stm32/f1/rcc.h

40 #i‚de‡
LIBOPENCM3_RCC_H


41 
	#LIBOPENCM3_RCC_H


	)

48 
	#RCC_CR
 
	`MMIO32
(
RCC_BASE
 + 0x00)

	)

49 
	#RCC_CFGR
 
	`MMIO32
(
RCC_BASE
 + 0x04)

	)

50 
	#RCC_CIR
 
	`MMIO32
(
RCC_BASE
 + 0x08)

	)

51 
	#RCC_APB2RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x0c)

	)

52 
	#RCC_APB1RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x10)

	)

53 
	#RCC_AHBENR
 
	`MMIO32
(
RCC_BASE
 + 0x14)

	)

54 
	#RCC_APB2ENR
 
	`MMIO32
(
RCC_BASE
 + 0x18)

	)

55 
	#RCC_APB1ENR
 
	`MMIO32
(
RCC_BASE
 + 0x1c)

	)

56 
	#RCC_BDCR
 
	`MMIO32
(
RCC_BASE
 + 0x20)

	)

57 
	#RCC_CSR
 
	`MMIO32
(
RCC_BASE
 + 0x24)

	)

58 
	#RCC_AHBRSTR
 
	`MMIO32
(
RCC_BASE
 + 0x28Ë

	)

59 
	#RCC_CFGR2
 
	`MMIO32
(
RCC_BASE
 + 0x2cË

	)

63 
	#RCC_CR_PLL3RDY
 (1 << 29Ë

	)

64 
	#RCC_CR_PLL3ON
 (1 << 28Ë

	)

65 
	#RCC_CR_PLL2RDY
 (1 << 27Ë

	)

66 
	#RCC_CR_PLL2ON
 (1 << 26Ë

	)

67 
	#RCC_CR_PLLRDY
 (1 << 25)

	)

68 
	#RCC_CR_PLLON
 (1 << 24)

	)

69 
	#RCC_CR_CSSON
 (1 << 19)

	)

70 
	#RCC_CR_HSEBYP
 (1 << 18)

	)

71 
	#RCC_CR_HSERDY
 (1 << 17)

	)

72 
	#RCC_CR_HSEON
 (1 << 16)

	)

75 
	#RCC_CR_HSIRDY
 (1 << 1)

	)

76 
	#RCC_CR_HSION
 (1 << 0)

	)

80 
	#RCC_CFGR_OTGFSPRE
 (1 << 22Ë

	)

81 
	#RCC_CFGR_USBPRE
 (1 << 22Ë

	)

83 
	#RCC_CFGR_PLLMUL_SHIFT
 18

	)

84 
	#RCC_CFGR_PLLMUL
 (0xF << 
RCC_CFGR_PLLMUL_SHIFT
)

	)

86 
	#RCC_CFGR_PLLXTPRE
 (1 << 17)

	)

87 
	#RCC_CFGR_PLLSRC
 (1 << 16)

	)

89 
	#RCC_CFGR_ADCPRE_SHIFT
 14

	)

90 
	#RCC_CFGR_ADCPRE
 (3 << 
RCC_CFGR_ADCPRE_SHIFT
)

	)

92 
	#RCC_CFGR_PPRE2_SHIFT
 11

	)

93 
	#RCC_CFGR_PPRE2
 (7 << 
RCC_CFGR_PPRE2_SHIFT
)

	)

95 
	#RCC_CFGR_PPRE1_SHIFT
 8

	)

96 
	#RCC_CFGR_PPRE1
 (7 << 
RCC_CFGR_PPRE1_SHIFT
)

	)

98 
	#RCC_CFGR_HPRE_SHIFT
 4

	)

99 
	#RCC_CFGR_HPRE
 (0xF << 
RCC_CFGR_HPRE_SHIFT
)

	)

101 
	#RCC_CFGR_SWS_SHIFT
 2

	)

102 
	#RCC_CFGR_SWS
 (3 << 
RCC_CFGR_SWS_SHIFT
)

	)

104 
	#RCC_CFGR_SW_SHIFT
 0

	)

105 
	#RCC_CFGR_SW
 (3 << 
RCC_CFGR_SW_SHIFT
)

	)

112 
	#RCC_CFGR_MCO_SHIFT
 24

	)

113 
	#RCC_CFGR_MCO_MASK
 0xf

	)

114 
	#RCC_CFGR_MCO_NOCLK
 0x0

	)

115 
	#RCC_CFGR_MCO_SYSCLK
 0x4

	)

116 
	#RCC_CFGR_MCO_HSI
 0x5

	)

117 
	#RCC_CFGR_MCO_HSE
 0x6

	)

118 
	#RCC_CFGR_MCO_PLL_DIV2
 0x7

	)

119 
	#RCC_CFGR_MCO_PLL2
 0x8

	)

120 
	#RCC_CFGR_MCO_PLL3_DIV2
 0x9

	)

121 
	#RCC_CFGR_MCO_XT1
 0x®

	)

122 
	#RCC_CFGR_MCO_PLL3
 0xb

	)

130 
	#RCC_CFGR_USBPRE_PLL_CLK_DIV1_5
 0x0

	)

131 
	#RCC_CFGR_USBPRE_PLL_CLK_NODIV
 0x1

	)

135 
	#RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV3
 0x0

	)

136 
	#RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV2
 0x1

	)

143 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL2
 0x0

	)

144 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL3
 0x1

	)

145 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL4
 0x2

	)

146 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL5
 0x3

	)

147 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL6
 0x4

	)

148 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL7
 0x5

	)

149 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL8
 0x6

	)

150 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL9
 0x7

	)

151 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL10
 0x8

	)

152 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL11
 0x9

	)

153 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL12
 0x®

	)

154 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL13
 0xb

	)

155 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL14
 0x¯

	)

156 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL15
 0xd

	)

157 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL6_5
 0xd

	)

159 
	#RCC_CFGR_PLLMUL_PLL_CLK_MUL16
 0xê

	)

169 
	#RCC_CFGR_PLLXTPRE_HSE_CLK
 0x0

	)

170 
	#RCC_CFGR_PLLXTPRE_HSE_CLK_DIV2
 0x1

	)

178 
	#RCC_CFGR_PLLSRC_HSI_CLK_DIV2
 0x0

	)

179 
	#RCC_CFGR_PLLSRC_HSE_CLK
 0x1

	)

180 
	#RCC_CFGR_PLLSRC_PREDIV1_CLK
 0x1

	)

189 
	#RCC_CFGR_ADCPRE_PCLK2_DIV2
 0x0

	)

190 
	#RCC_CFGR_ADCPRE_PCLK2_DIV4
 0x1

	)

191 
	#RCC_CFGR_ADCPRE_PCLK2_DIV6
 0x2

	)

192 
	#RCC_CFGR_ADCPRE_PCLK2_DIV8
 0x3

	)

200 
	#RCC_CFGR_PPRE2_HCLK_NODIV
 0x0

	)

201 
	#RCC_CFGR_PPRE2_HCLK_DIV2
 0x4

	)

202 
	#RCC_CFGR_PPRE2_HCLK_DIV4
 0x5

	)

203 
	#RCC_CFGR_PPRE2_HCLK_DIV8
 0x6

	)

204 
	#RCC_CFGR_PPRE2_HCLK_DIV16
 0x7

	)

212 
	#RCC_CFGR_PPRE1_HCLK_NODIV
 0x0

	)

213 
	#RCC_CFGR_PPRE1_HCLK_DIV2
 0x4

	)

214 
	#RCC_CFGR_PPRE1_HCLK_DIV4
 0x5

	)

215 
	#RCC_CFGR_PPRE1_HCLK_DIV8
 0x6

	)

216 
	#RCC_CFGR_PPRE1_HCLK_DIV16
 0x7

	)

224 
	#RCC_CFGR_HPRE_SYSCLK_NODIV
 0x0

	)

225 
	#RCC_CFGR_HPRE_SYSCLK_DIV2
 0x8

	)

226 
	#RCC_CFGR_HPRE_SYSCLK_DIV4
 0x9

	)

227 
	#RCC_CFGR_HPRE_SYSCLK_DIV8
 0xa

	)

228 
	#RCC_CFGR_HPRE_SYSCLK_DIV16
 0xb

	)

229 
	#RCC_CFGR_HPRE_SYSCLK_DIV64
 0xc

	)

230 
	#RCC_CFGR_HPRE_SYSCLK_DIV128
 0xd

	)

231 
	#RCC_CFGR_HPRE_SYSCLK_DIV256
 0xe

	)

232 
	#RCC_CFGR_HPRE_SYSCLK_DIV512
 0xf

	)

236 
	#RCC_CFGR_SWS_SYSCLKSEL_HSICLK
 0x0

	)

237 
	#RCC_CFGR_SWS_SYSCLKSEL_HSECLK
 0x1

	)

238 
	#RCC_CFGR_SWS_SYSCLKSEL_PLLCLK
 0x2

	)

245 
	#RCC_CFGR_SW_SYSCLKSEL_HSICLK
 0x0

	)

246 
	#RCC_CFGR_SW_SYSCLKSEL_HSECLK
 0x1

	)

247 
	#RCC_CFGR_SW_SYSCLKSEL_PLLCLK
 0x2

	)

253 
	#RCC_CIR_CSSC
 (1 << 23)

	)

256 
	#RCC_CIR_PLL3RDYC
 (1 << 22Ë

	)

257 
	#RCC_CIR_PLL2RDYC
 (1 << 21Ë

	)

258 
	#RCC_CIR_PLLRDYC
 (1 << 20)

	)

259 
	#RCC_CIR_HSERDYC
 (1 << 19)

	)

260 
	#RCC_CIR_HSIRDYC
 (1 << 18)

	)

261 
	#RCC_CIR_LSERDYC
 (1 << 17)

	)

262 
	#RCC_CIR_LSIRDYC
 (1 << 16)

	)

265 
	#RCC_CIR_PLL3RDYIE
 (1 << 14Ë

	)

266 
	#RCC_CIR_PLL2RDYIE
 (1 << 13Ë

	)

267 
	#RCC_CIR_PLLRDYIE
 (1 << 12)

	)

268 
	#RCC_CIR_HSERDYIE
 (1 << 11)

	)

269 
	#RCC_CIR_HSIRDYIE
 (1 << 10)

	)

270 
	#RCC_CIR_LSERDYIE
 (1 << 9)

	)

271 
	#RCC_CIR_LSIRDYIE
 (1 << 8)

	)

274 
	#RCC_CIR_CSSF
 (1 << 7)

	)

277 
	#RCC_CIR_PLL3RDYF
 (1 << 6Ë

	)

278 
	#RCC_CIR_PLL2RDYF
 (1 << 5Ë

	)

279 
	#RCC_CIR_PLLRDYF
 (1 << 4)

	)

280 
	#RCC_CIR_HSERDYF
 (1 << 3)

	)

281 
	#RCC_CIR_HSIRDYF
 (1 << 2)

	)

282 
	#RCC_CIR_LSERDYF
 (1 << 1)

	)

283 
	#RCC_CIR_LSIRDYF
 (1 << 0)

	)

291 
	#RCC_APB2RSTR_TIM17RST
 (1 << 18)

	)

292 
	#RCC_APB2RSTR_TIM16RST
 (1 << 17)

	)

293 
	#RCC_APB2RSTR_TIM15RST
 (1 << 16)

	)

294 
	#RCC_APB2RSTR_ADC3RST
 (1 << 15Ë

	)

295 
	#RCC_APB2RSTR_USART1RST
 (1 << 14)

	)

296 
	#RCC_APB2RSTR_TIM8RST
 (1 << 13Ë

	)

297 
	#RCC_APB2RSTR_SPI1RST
 (1 << 12)

	)

298 
	#RCC_APB2RSTR_TIM1RST
 (1 << 11)

	)

299 
	#RCC_APB2RSTR_ADC2RST
 (1 << 10)

	)

300 
	#RCC_APB2RSTR_ADC1RST
 (1 << 9)

	)

301 
	#RCC_APB2RSTR_IOPGRST
 (1 << 8Ë

	)

302 
	#RCC_APB2RSTR_IOPFRST
 (1 << 7Ë

	)

303 
	#RCC_APB2RSTR_IOPERST
 (1 << 6)

	)

304 
	#RCC_APB2RSTR_IOPDRST
 (1 << 5)

	)

305 
	#RCC_APB2RSTR_IOPCRST
 (1 << 4)

	)

306 
	#RCC_APB2RSTR_IOPBRST
 (1 << 3)

	)

307 
	#RCC_APB2RSTR_IOPARST
 (1 << 2)

	)

308 
	#RCC_APB2RSTR_AFIORST
 (1 << 0)

	)

317 
	#RCC_APB1RSTR_DACRST
 (1 << 29)

	)

318 
	#RCC_APB1RSTR_PWRRST
 (1 << 28)

	)

319 
	#RCC_APB1RSTR_BKPRST
 (1 << 27)

	)

320 
	#RCC_APB1RSTR_CAN2RST
 (1 << 26Ë

	)

321 
	#RCC_APB1RSTR_CAN1RST
 (1 << 25Ë

	)

322 
	#RCC_APB1RSTR_CANRST
 (1 << 25Ë

	)

324 
	#RCC_APB1RSTR_USBRST
 (1 << 23Ë

	)

325 
	#RCC_APB1RSTR_I2C2RST
 (1 << 22)

	)

326 
	#RCC_APB1RSTR_I2C1RST
 (1 << 21)

	)

327 
	#RCC_APB1RSTR_UART5RST
 (1 << 20)

	)

328 
	#RCC_APB1RSTR_UART4RST
 (1 << 19)

	)

329 
	#RCC_APB1RSTR_USART3RST
 (1 << 18)

	)

330 
	#RCC_APB1RSTR_USART2RST
 (1 << 17)

	)

331 
	#RCC_APB1RSTR_SPI3RST
 (1 << 15)

	)

332 
	#RCC_APB1RSTR_SPI2RST
 (1 << 14)

	)

333 
	#RCC_APB1RSTR_WWDGRST
 (1 << 11)

	)

334 
	#RCC_APB1RSTR_TIM7RST
 (1 << 5)

	)

335 
	#RCC_APB1RSTR_TIM6RST
 (1 << 4)

	)

336 
	#RCC_APB1RSTR_TIM5RST
 (1 << 3)

	)

337 
	#RCC_APB1RSTR_TIM4RST
 (1 << 2)

	)

338 
	#RCC_APB1RSTR_TIM3RST
 (1 << 1)

	)

339 
	#RCC_APB1RSTR_TIM2RST
 (1 << 0)

	)

348 
	#RCC_AHBENR_ETHMACENRX
 (1 << 16)

	)

349 
	#RCC_AHBENR_ETHMACENTX
 (1 << 15)

	)

350 
	#RCC_AHBENR_ETHMACEN
 (1 << 14)

	)

351 
	#RCC_AHBENR_OTGFSEN
 (1 << 12)

	)

352 
	#RCC_AHBENR_SDIOEN
 (1 << 10)

	)

353 
	#RCC_AHBENR_FSMCEN
 (1 << 8)

	)

354 
	#RCC_AHBENR_CRCEN
 (1 << 6)

	)

355 
	#RCC_AHBENR_FLITFEN
 (1 << 4)

	)

356 
	#RCC_AHBENR_SRAMEN
 (1 << 2)

	)

357 
	#RCC_AHBENR_DMA2EN
 (1 << 1)

	)

358 
	#RCC_AHBENR_DMA1EN
 (1 << 0)

	)

367 
	#RCC_APB2ENR_TIM17EN
 (1 << 18)

	)

368 
	#RCC_APB2ENR_TIM16EN
 (1 << 17)

	)

369 
	#RCC_APB2ENR_TIM15EN
 (1 << 16)

	)

370 
	#RCC_APB2ENR_ADC3EN
 (1 << 15Ë

	)

371 
	#RCC_APB2ENR_USART1EN
 (1 << 14)

	)

372 
	#RCC_APB2ENR_TIM8EN
 (1 << 13Ë

	)

373 
	#RCC_APB2ENR_SPI1EN
 (1 << 12)

	)

374 
	#RCC_APB2ENR_TIM1EN
 (1 << 11)

	)

375 
	#RCC_APB2ENR_ADC2EN
 (1 << 10)

	)

376 
	#RCC_APB2ENR_ADC1EN
 (1 << 9)

	)

377 
	#RCC_APB2ENR_IOPGEN
 (1 << 8Ë

	)

378 
	#RCC_APB2ENR_IOPFEN
 (1 << 7Ë

	)

379 
	#RCC_APB2ENR_IOPEEN
 (1 << 6)

	)

380 
	#RCC_APB2ENR_IOPDEN
 (1 << 5)

	)

381 
	#RCC_APB2ENR_IOPCEN
 (1 << 4)

	)

382 
	#RCC_APB2ENR_IOPBEN
 (1 << 3)

	)

383 
	#RCC_APB2ENR_IOPAEN
 (1 << 2)

	)

384 
	#RCC_APB2ENR_AFIOEN
 (1 << 0)

	)

393 
	#RCC_APB1ENR_DACEN
 (1 << 29)

	)

394 
	#RCC_APB1ENR_PWREN
 (1 << 28)

	)

395 
	#RCC_APB1ENR_BKPEN
 (1 << 27)

	)

396 
	#RCC_APB1ENR_CAN2EN
 (1 << 26Ë

	)

397 
	#RCC_APB1ENR_CAN1EN
 (1 << 25Ë

	)

398 
	#RCC_APB1ENR_CANEN
 (1 << 25Ë

	)

400 
	#RCC_APB1ENR_USBEN
 (1 << 23Ë

	)

401 
	#RCC_APB1ENR_I2C2EN
 (1 << 22)

	)

402 
	#RCC_APB1ENR_I2C1EN
 (1 << 21)

	)

403 
	#RCC_APB1ENR_UART5EN
 (1 << 20)

	)

404 
	#RCC_APB1ENR_UART4EN
 (1 << 19)

	)

405 
	#RCC_APB1ENR_USART3EN
 (1 << 18)

	)

406 
	#RCC_APB1ENR_USART2EN
 (1 << 17)

	)

407 
	#RCC_APB1ENR_SPI3EN
 (1 << 15)

	)

408 
	#RCC_APB1ENR_SPI2EN
 (1 << 14)

	)

409 
	#RCC_APB1ENR_WWDGEN
 (1 << 11)

	)

410 
	#RCC_APB1ENR_TIM7EN
 (1 << 5)

	)

411 
	#RCC_APB1ENR_TIM6EN
 (1 << 4)

	)

412 
	#RCC_APB1ENR_TIM5EN
 (1 << 3)

	)

413 
	#RCC_APB1ENR_TIM4EN
 (1 << 2)

	)

414 
	#RCC_APB1ENR_TIM3EN
 (1 << 1)

	)

415 
	#RCC_APB1ENR_TIM2EN
 (1 << 0)

	)

420 
	#RCC_BDCR_BDRST
 (1 << 16)

	)

421 
	#RCC_BDCR_RTCEN
 (1 << 15)

	)

423 
	#RCC_BDCR_LSEBYP
 (1 << 2)

	)

424 
	#RCC_BDCR_LSERDY
 (1 << 1)

	)

425 
	#RCC_BDCR_LSEON
 (1 << 0)

	)

429 
	#RCC_CSR_LPWRRSTF
 (1 << 31)

	)

430 
	#RCC_CSR_WWDGRSTF
 (1 << 30)

	)

431 
	#RCC_CSR_IWDGRSTF
 (1 << 29)

	)

432 
	#RCC_CSR_SFTRSTF
 (1 << 28)

	)

433 
	#RCC_CSR_PORRSTF
 (1 << 27)

	)

434 
	#RCC_CSR_PINRSTF
 (1 << 26)

	)

435 
	#RCC_CSR_RMVF
 (1 << 24)

	)

436 
	#RCC_CSR_RESET_FLAGS
 (
RCC_CSR_LPWRRSTF
 | 
RCC_CSR_WWDGRSTF
 |\

437 
RCC_CSR_IWDGRSTF
 | 
RCC_CSR_SFTRSTF
 | 
RCC_CSR_PORRSTF
 |\

438 
RCC_CSR_PINRSTF
)

	)

439 
	#RCC_CSR_LSIRDY
 (1 << 1)

	)

440 
	#RCC_CSR_LSION
 (1 << 0)

	)

448 
	#RCC_AHBRSTR_ETHMACRST
 (1 << 14)

	)

449 
	#RCC_AHBRSTR_OTGFSRST
 (1 << 12)

	)

455 
	#RCC_CFGR2_I2S3SRC_SYSCLK
 0x0

	)

456 
	#RCC_CFGR2_I2S3SRC_PLL3_VCO_CLK
 0x1

	)

459 
	#RCC_CFGR2_I2S2SRC_SYSCLK
 0x0

	)

460 
	#RCC_CFGR2_I2S2SRC_PLL3_VCO_CLK
 0x1

	)

461 
	#RCC_CFGR2_I2S2SRC
 (1 << 17)

	)

464 
	#RCC_CFGR2_PREDIV1SRC_HSE_CLK
 0x0

	)

465 
	#RCC_CFGR2_PREDIV1SRC_PLL2_CLK
 0x1

	)

466 
	#RCC_CFGR2_PREDIV1SRC
 (1 << 16)

	)

468 
	#RCC_CFGR2_PLL3MUL_SHIFT
 12

	)

469 
	#RCC_CFGR2_PLL3MUL
 (0xF << 
RCC_CFGR2_PLL3MUL_SHIFT
)

	)

471 
	#RCC_CFGR2_PLL2MUL_SHIFT
 8

	)

472 
	#RCC_CFGR2_PLL2MUL
 (0xF << 
RCC_CFGR2_PLL2MUL_SHIFT
)

	)

474 
	#RCC_CFGR2_PREDIV2_SHIFT
 4

	)

475 
	#RCC_CFGR2_PREDIV2
 (0xF << 
RCC_CFGR2_PREDIV2_SHIFT
)

	)

477 
	#RCC_CFGR2_PREDIV1_SHIFT
 0

	)

478 
	#RCC_CFGR2_PREDIV1
 (0xF << 
RCC_CFGR2_PREDIV1_SHIFT
)

	)

481 
	#RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL8
 0x6

	)

482 
	#RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL9
 0x7

	)

483 
	#RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL10
 0x8

	)

484 
	#RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL11
 0x9

	)

485 
	#RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL12
 0xa

	)

486 
	#RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL13
 0xb

	)

487 
	#RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL14
 0xc

	)

488 
	#RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL16
 0xe

	)

489 
	#RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL20
 0xf

	)

492 
	#RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL8
 0x6

	)

493 
	#RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL9
 0x7

	)

494 
	#RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL10
 0x8

	)

495 
	#RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL11
 0x9

	)

496 
	#RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL12
 0xa

	)

497 
	#RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL13
 0xb

	)

498 
	#RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL14
 0xc

	)

499 
	#RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL16
 0xe

	)

500 
	#RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL20
 0xf

	)

503 
	#RCC_CFGR2_PREDIV_NODIV
 0x0

	)

504 
	#RCC_CFGR2_PREDIV_DIV2
 0x1

	)

505 
	#RCC_CFGR2_PREDIV_DIV3
 0x2

	)

506 
	#RCC_CFGR2_PREDIV_DIV4
 0x3

	)

507 
	#RCC_CFGR2_PREDIV_DIV5
 0x4

	)

508 
	#RCC_CFGR2_PREDIV_DIV6
 0x5

	)

509 
	#RCC_CFGR2_PREDIV_DIV7
 0x6

	)

510 
	#RCC_CFGR2_PREDIV_DIV8
 0x7

	)

511 
	#RCC_CFGR2_PREDIV_DIV9
 0x8

	)

512 
	#RCC_CFGR2_PREDIV_DIV10
 0x9

	)

513 
	#RCC_CFGR2_PREDIV_DIV11
 0xa

	)

514 
	#RCC_CFGR2_PREDIV_DIV12
 0xb

	)

515 
	#RCC_CFGR2_PREDIV_DIV13
 0xc

	)

516 
	#RCC_CFGR2_PREDIV_DIV14
 0xd

	)

517 
	#RCC_CFGR2_PREDIV_DIV15
 0xe

	)

518 
	#RCC_CFGR2_PREDIV_DIV16
 0xf

	)

521 
	#RCC_CFGR2_PREDIV2_NODIV
 0x0

	)

522 
	#RCC_CFGR2_PREDIV2_DIV2
 0x1

	)

523 
	#RCC_CFGR2_PREDIV2_DIV3
 0x2

	)

524 
	#RCC_CFGR2_PREDIV2_DIV4
 0x3

	)

525 
	#RCC_CFGR2_PREDIV2_DIV5
 0x4

	)

526 
	#RCC_CFGR2_PREDIV2_DIV6
 0x5

	)

527 
	#RCC_CFGR2_PREDIV2_DIV7
 0x6

	)

528 
	#RCC_CFGR2_PREDIV2_DIV8
 0x7

	)

529 
	#RCC_CFGR2_PREDIV2_DIV9
 0x8

	)

530 
	#RCC_CFGR2_PREDIV2_DIV10
 0x9

	)

531 
	#RCC_CFGR2_PREDIV2_DIV11
 0xa

	)

532 
	#RCC_CFGR2_PREDIV2_DIV12
 0xb

	)

533 
	#RCC_CFGR2_PREDIV2_DIV13
 0xc

	)

534 
	#RCC_CFGR2_PREDIV2_DIV14
 0xd

	)

535 
	#RCC_CFGR2_PREDIV2_DIV15
 0xe

	)

536 
	#RCC_CFGR2_PREDIV2_DIV16
 0xf

	)

539 
uöt32_t
 
rcc_ahb_‰equícy
;

540 
uöt32_t
 
rcc_≠b1_‰equícy
;

541 
uöt32_t
 
rcc_≠b2_‰equícy
;

545 
	ercc_osc
 {

546 
	mRCC_PLL
, 
	mRCC_PLL2
, 
	mRCC_PLL3
, 
	mRCC_HSE
, 
	mRCC_HSI
, 
	mRCC_LSE
, 
	mRCC_LSI


549 
	#_REG_BIT
(
ba£
, 
bô
Ë(((ba£Ë<< 5Ë+ (bô))

	)

555 
	ercc_≥rùh_˛kí
 {

558 
	mRCC_DMA1
 = 
_REG_BIT
(0x14, 0),

559 
	mRCC_DMA2
 = 
_REG_BIT
(0x14, 1),

560 
	mRCC_SRAM
 = 
_REG_BIT
(0x14, 2),

561 
	mRCC_FLTF
 = 
_REG_BIT
(0x14, 4),

562 
	mRCC_CRC
 = 
_REG_BIT
(0x14, 6),

563 
	mRCC_FSMC
 = 
_REG_BIT
(0x14, 8),

564 
	mRCC_SDIO
 = 
_REG_BIT
(0x14, 10),

565 
	mRCC_OTGFS
 = 
_REG_BIT
(0x14, 12),

566 
	mRCC_ETHMAC
 = 
_REG_BIT
(0x14, 14),

567 
	mRCC_ETHMACTX
 = 
_REG_BIT
(0x14, 15),

568 
	mRCC_ETHMACRX
 = 
_REG_BIT
(0x14, 16),

571 
	mRCC_AFIO
 = 
_REG_BIT
(0x18, 0),

572 
	mRCC_GPIOA
 = 
_REG_BIT
(0x18, 2),

573 
	mRCC_GPIOB
 = 
_REG_BIT
(0x18, 3),

574 
	mRCC_GPIOC
 = 
_REG_BIT
(0x18, 4),

575 
	mRCC_GPIOD
 = 
_REG_BIT
(0x18, 5),

576 
	mRCC_GPIOE
 = 
_REG_BIT
(0x18, 6),

577 
	mRCC_GPIOF
 = 
_REG_BIT
(0x18, 7),

578 
	mRCC_GPIOG
 = 
_REG_BIT
(0x18, 8),

579 
	mRCC_ADC1
 = 
_REG_BIT
(0x18, 9),

580 
	mRCC_ADC2
 = 
_REG_BIT
(0x18, 10),

581 
	mRCC_TIM1
 = 
_REG_BIT
(0x18, 11),

582 
	mRCC_SPI1
 = 
_REG_BIT
(0x18, 12),

583 
	mRCC_TIM8
 = 
_REG_BIT
(0x18, 13),

584 
	mRCC_USART1
 = 
_REG_BIT
(0x18, 14),

585 
	mRCC_ADC3
 = 
_REG_BIT
(0x18, 15),

586 
	mRCC_TIM15
 = 
_REG_BIT
(0x18, 16),

587 
	mRCC_TIM16
 = 
_REG_BIT
(0x18, 17),

588 
	mRCC_TIM17
 = 
_REG_BIT
(0x18, 18),

589 
	mRCC_TIM9
 = 
_REG_BIT
(0x18, 19),

590 
	mRCC_TIM10
 = 
_REG_BIT
(0x18, 20),

591 
	mRCC_TIM11
 = 
_REG_BIT
(0x18, 21),

594 
	mRCC_TIM2
 = 
_REG_BIT
(0x1C, 0),

595 
	mRCC_TIM3
 = 
_REG_BIT
(0x1C, 1),

596 
	mRCC_TIM4
 = 
_REG_BIT
(0x1C, 2),

597 
	mRCC_TIM5
 = 
_REG_BIT
(0x1C, 3),

598 
	mRCC_TIM6
 = 
_REG_BIT
(0x1C, 4),

599 
	mRCC_TIM7
 = 
_REG_BIT
(0x1C, 5),

600 
	mRCC_TIM12
 = 
_REG_BIT
(0x1C, 6),

601 
	mRCC_TIM13
 = 
_REG_BIT
(0x1C, 7),

602 
	mRCC_TIM14
 = 
_REG_BIT
(0x1C, 8),

603 
	mRCC_WWDG
 = 
_REG_BIT
(0x1C, 11),

604 
	mRCC_SPI2
 = 
_REG_BIT
(0x1C, 14),

605 
	mRCC_SPI3
 = 
_REG_BIT
(0x1C, 15),

606 
	mRCC_USART2
 = 
_REG_BIT
(0x1C, 17),

607 
	mRCC_USART3
 = 
_REG_BIT
(0x1C, 18),

608 
	mRCC_UART4
 = 
_REG_BIT
(0x1C, 19),

609 
	mRCC_UART5
 = 
_REG_BIT
(0x1C, 20),

610 
	mRCC_I2C1
 = 
_REG_BIT
(0x1C, 21),

611 
	mRCC_I2C2
 = 
_REG_BIT
(0x1C, 22),

612 
	mRCC_USB
 = 
_REG_BIT
(0x1C, 23),

613 
	mRCC_CAN
 = 
_REG_BIT
(0x1C, 25),

614 
	mRCC_CAN1
 = 
_REG_BIT
(0x1C, 25),

615 
	mRCC_CAN2
 = 
_REG_BIT
(0x1C, 26),

616 
	mRCC_BKP
 = 
_REG_BIT
(0x1C, 27),

617 
	mRCC_PWR
 = 
_REG_BIT
(0x1C, 28),

618 
	mRCC_DAC
 = 
_REG_BIT
(0x1C, 29),

619 
	mRCC_CEC
 = 
_REG_BIT
(0x1C, 30),

622 
	ercc_≥rùh_r°
 {

625 
	mRST_OTGFS
 = 
_REG_BIT
(0x28, 12),

626 
	mRST_ETHMAC
 = 
_REG_BIT
(0x28, 14),

629 
	mRST_AFIO
 = 
_REG_BIT
(0x0c, 0),

630 
	mRST_GPIOA
 = 
_REG_BIT
(0x0c, 2),

631 
	mRST_GPIOB
 = 
_REG_BIT
(0x0c, 3),

632 
	mRST_GPIOC
 = 
_REG_BIT
(0x0c, 4),

633 
	mRST_GPIOD
 = 
_REG_BIT
(0x0c, 5),

634 
	mRST_GPIOE
 = 
_REG_BIT
(0x0c, 6),

635 
	mRST_GPIOF
 = 
_REG_BIT
(0x0c, 7),

636 
	mRST_GPIOG
 = 
_REG_BIT
(0x0c, 8),

637 
	mRST_ADC1
 = 
_REG_BIT
(0x0c, 9),

638 
	mRST_ADC2
 = 
_REG_BIT
(0x0c, 10),

639 
	mRST_TIM1
 = 
_REG_BIT
(0x0c, 11),

640 
	mRST_SPI1
 = 
_REG_BIT
(0x0c, 12),

641 
	mRST_TIM8
 = 
_REG_BIT
(0x0c, 13),

642 
	mRST_USART1
 = 
_REG_BIT
(0x0c, 14),

643 
	mRST_ADC3
 = 
_REG_BIT
(0x0c, 15),

644 
	mRST_TIM15
 = 
_REG_BIT
(0x0c, 16),

645 
	mRST_TIM16
 = 
_REG_BIT
(0x0c, 17),

646 
	mRST_TIM17
 = 
_REG_BIT
(0x0c, 18),

647 
	mRST_TIM9
 = 
_REG_BIT
(0x0c, 19),

648 
	mRST_TIM10
 = 
_REG_BIT
(0x0c, 20),

649 
	mRST_TIM11
 = 
_REG_BIT
(0x0c, 21),

652 
	mRST_TIM2
 = 
_REG_BIT
(0x10, 0),

653 
	mRST_TIM3
 = 
_REG_BIT
(0x10, 1),

654 
	mRST_TIM4
 = 
_REG_BIT
(0x10, 2),

655 
	mRST_TIM5
 = 
_REG_BIT
(0x10, 3),

656 
	mRST_TIM6
 = 
_REG_BIT
(0x10, 4),

657 
	mRST_TIM7
 = 
_REG_BIT
(0x10, 5),

658 
	mRST_TIM12
 = 
_REG_BIT
(0x10, 6),

659 
	mRST_TIM13
 = 
_REG_BIT
(0x10, 7),

660 
	mRST_TIM14
 = 
_REG_BIT
(0x10, 8),

661 
	mRST_WWDG
 = 
_REG_BIT
(0x10, 11),

662 
	mRST_SPI2
 = 
_REG_BIT
(0x10, 14),

663 
	mRST_SPI3
 = 
_REG_BIT
(0x10, 15),

664 
	mRST_USART2
 = 
_REG_BIT
(0x10, 17),

665 
	mRST_USART3
 = 
_REG_BIT
(0x10, 18),

666 
	mRST_UART4
 = 
_REG_BIT
(0x10, 19),

667 
	mRST_UART5
 = 
_REG_BIT
(0x10, 20),

668 
	mRST_I2C1
 = 
_REG_BIT
(0x10, 21),

669 
	mRST_I2C2
 = 
_REG_BIT
(0x10, 22),

670 
	mRST_USB
 = 
_REG_BIT
(0x10, 23),

671 
	mRST_CAN
 = 
_REG_BIT
(0x10, 25),

672 
	mRST_CAN1
 = 
_REG_BIT
(0x10, 25),

673 
	mRST_CAN2
 = 
_REG_BIT
(0x10, 26),

674 
	mRST_BKP
 = 
_REG_BIT
(0x10, 27),

675 
	mRST_PWR
 = 
_REG_BIT
(0x10, 28),

676 
	mRST_DAC
 = 
_REG_BIT
(0x10, 29),

677 
	mRST_CEC
 = 
_REG_BIT
(0x10, 30),

680 
	~<lib›ícm3/°m32/comm⁄/rcc_comm⁄_Æl.h
>

682 
BEGIN_DECLS


684 
rcc_osc_ªady_öt_˛ór
(
rcc_osc
 
osc
);

685 
rcc_osc_ªady_öt_íabÀ
(
rcc_osc
 
osc
);

686 
rcc_osc_ªady_öt_dißbÀ
(
rcc_osc
 
osc
);

687 
rcc_osc_ªady_öt_Êag
(
rcc_osc
 
osc
);

688 
rcc_css_öt_˛ór
();

689 
rcc_css_öt_Êag
();

690 
rcc_osc_⁄
(
rcc_osc
 
osc
);

691 
rcc_osc_off
(
rcc_osc
 
osc
);

692 
rcc_css_íabÀ
();

693 
rcc_css_dißbÀ
();

694 
rcc_£t_sys˛k_sour˚
(
uöt32_t
 
˛k
);

695 
rcc_£t_∂l_mu…ùliˇti⁄_Á˘‹
(
uöt32_t
 
mul
);

696 
rcc_£t_∂l2_mu…ùliˇti⁄_Á˘‹
(
uöt32_t
 
mul
);

697 
rcc_£t_∂l3_mu…ùliˇti⁄_Á˘‹
(
uöt32_t
 
mul
);

698 
rcc_£t_∂l_sour˚
(
uöt32_t
 
∂l§c
);

699 
rcc_£t_∂lxçª
(
uöt32_t
 
∂lxçª
);

700 
uöt32_t
 
rcc_πc_˛ock_íabÀd_Êag
();

701 
rcc_íabÀ_πc_˛ock
();

702 
rcc_£t_πc_˛ock_sour˚
(
rcc_osc
 
˛ock_sour˚
);

703 
rcc_£t_ad˝ª
(
uöt32_t
 
ad˝ª
);

704 
rcc_£t_µª2
(
uöt32_t
 
µª2
);

705 
rcc_£t_µª1
(
uöt32_t
 
µª1
);

706 
rcc_£t_h¥e
(
uöt32_t
 
h¥e
);

707 
rcc_£t_usb¥e
(
uöt32_t
 
usb¥e
);

708 
rcc_£t_¥ediv1
(
uöt32_t
 
¥ediv
);

709 
rcc_£t_¥ediv2
(
uöt32_t
 
¥ediv
);

710 
rcc_£t_¥ediv1_sour˚
(
uöt32_t
 
rcc§c
);

711 
uöt32_t
 
rcc_sy°em_˛ock_sour˚
();

712 
rcc_˛ock_£tup_ö_hsi_out_64mhz
();

713 
rcc_˛ock_£tup_ö_hsi_out_48mhz
();

714 
rcc_˛ock_£tup_ö_hsi_out_24mhz
();

715 
rcc_˛ock_£tup_ö_h£_8mhz_out_24mhz
();

716 
rcc_˛ock_£tup_ö_h£_8mhz_out_72mhz
();

717 
rcc_˛ock_£tup_ö_h£_12mhz_out_72mhz
();

718 
rcc_˛ock_£tup_ö_h£_16mhz_out_72mhz
();

719 
rcc_˛ock_£tup_ö_h£_25mhz_out_72mhz
();

720 
rcc_backupdomaö_ª£t
();

722 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f1/rtc.h

39 #i‚de‡
LIBOPENCM3_RTC_H


40 
	#LIBOPENCM3_RTC_H


	)

43 
	~<lib›ícm3/°m32/pwr.h
>

44 
	~<lib›ícm3/°m32/rcc.h
>

49 
	#RTC_CRH
 
	`MMIO32
(
RTC_BASE
 + 0x00)

	)

52 
	#RTC_CRL
 
	`MMIO32
(
RTC_BASE
 + 0x04)

	)

55 
	#RTC_PRLH
 
	`MMIO32
(
RTC_BASE
 + 0x08)

	)

56 
	#RTC_PRLL
 
	`MMIO32
(
RTC_BASE
 + 0x0c)

	)

59 
	#RTC_DIVH
 
	`MMIO32
(
RTC_BASE
 + 0x10)

	)

60 
	#RTC_DIVL
 
	`MMIO32
(
RTC_BASE
 + 0x14)

	)

63 
	#RTC_CNTH
 
	`MMIO32
(
RTC_BASE
 + 0x18)

	)

64 
	#RTC_CNTL
 
	`MMIO32
(
RTC_BASE
 + 0x1c)

	)

67 
	#RTC_ALRH
 
	`MMIO32
(
RTC_BASE
 + 0x20)

	)

68 
	#RTC_ALRL
 
	`MMIO32
(
RTC_BASE
 + 0x24)

	)

75 
	#RTC_CRH_OWIE
 (1 << 2)

	)

78 
	#RTC_CRH_ALRIE
 (1 << 1)

	)

81 
	#RTC_CRH_SECIE
 (1 << 0)

	)

88 
	#RTC_CRL_RTOFF
 (1 << 5)

	)

91 
	#RTC_CRL_CNF
 (1 << 4)

	)

94 
	#RTC_CRL_RSF
 (1 << 3)

	)

97 
	#RTC_CRL_OWF
 (1 << 2)

	)

100 
	#RTC_CRL_ALRF
 (1 << 1)

	)

103 
	#RTC_CRL_SECF
 (1 << 0)

	)

144 
	mRTC_SEC
,

146 
	mRTC_ALR
,

148 
	mRTC_OW
,

149 } 
	tπcÊag_t
;

153 
BEGIN_DECLS


155 
πc_awake_‰om_off
(
rcc_osc
 
˛ock_sour˚
);

156 
πc_íãr_c⁄fig_mode
();

157 
πc_exô_c⁄fig_mode
();

158 
πc_£t_Æ¨m_time
(
uöt32_t
 
Æ¨m_time
);

159 
πc_íabÀ_Æ¨m
();

160 
πc_dißbÀ_Æ¨m
();

161 
πc_£t_¥esˇÀ_vÆ
(
uöt32_t
 
¥esˇÀ_vÆ
);

162 
uöt32_t
 
πc_gë_cou¡î_vÆ
();

163 
uöt32_t
 
πc_gë_¥esˇÀ_div_vÆ
();

164 
uöt32_t
 
πc_gë_Æ¨m_vÆ
();

165 
πc_£t_cou¡î_vÆ
(
uöt32_t
 
cou¡î_vÆ
);

166 
πc_öãºu±_íabÀ
(
πcÊag_t
 
Êag_vÆ
);

167 
πc_öãºu±_dißbÀ
(
πcÊag_t
 
Êag_vÆ
);

168 
πc_˛ór_Êag
(
πcÊag_t
 
Êag_vÆ
);

169 
uöt32_t
 
πc_check_Êag
(
πcÊag_t
 
Êag_vÆ
);

170 
πc_awake_‰om_°™dby
();

171 
πc_auto_awake
(
rcc_osc
 
˛ock_sour˚
, 
uöt32_t
 
¥esˇÀ_vÆ
);

173 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f1/spi.h

31 #i‚de‡
LIBOPENCM3_SPI_H


32 
	#LIBOPENCM3_SPI_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/•i_comm⁄_v1.h
>

	@lib/libopencm3/include/libopencm3/stm32/f1/st_usbfs.h

21 #i‚de‡
LIBOPENCM3_ST_USBFS_H


22 #îr‹ 
Do
 
nŸ
 
ö˛ude
 
dúe˘ly
 !

25 
	~<lib›ícm3/°m32/comm⁄/°_usbfs_v1.h
>

	@lib/libopencm3/include/libopencm3/stm32/f1/timer.h

35 #i‚de‡
LIBOPENCM3_TIMER_H


36 
	#LIBOPENCM3_TIMER_H


	)

38 
	~<lib›ícm3/°m32/comm⁄/timî_comm⁄_Æl.h
>

41 
	etim_ic_pﬁ
 {

42 
	mTIM_IC_RISING
,

43 
	mTIM_IC_FALLING
,

48 
BEGIN_DECLS


50 
timî_ic_£t_pﬁ¨ôy
(
uöt32_t
 
timî
,

51 
tim_ic_id
 
ic
,

52 
tim_ic_pﬁ
 
pﬁ
);

54 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f1/usart.h

31 #i‚de‡
LIBOPENCM3_USART_H


32 
	#LIBOPENCM3_USART_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/ußπ_comm⁄_f124.h
>

	@lib/libopencm3/include/libopencm3/stm32/f2/crc.h

33 #i‚de‡
LIBOPENCM3_CRC_H


34 
	#LIBOPENCM3_CRC_H


	)

36 
	~<lib›ícm3/°m32/comm⁄/¸c_comm⁄_Æl.h
>

	@lib/libopencm3/include/libopencm3/stm32/f2/crypto.h

31 #i‚de‡
LIBOPENCM3_CRYPTO_H


32 
	#LIBOPENCM3_CRYPTO_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/¸y±o_comm⁄_f24.h
>

	@lib/libopencm3/include/libopencm3/stm32/f2/dac.h

31 #i‚de‡
LIBOPENCM3_DAC_H


32 
	#LIBOPENCM3_DAC_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/dac_comm⁄_Æl.h
>

	@lib/libopencm3/include/libopencm3/stm32/f2/dma.h

31 #i‚de‡
LIBOPENCM3_DMA_H


32 
	#LIBOPENCM3_DMA_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/dma_comm⁄_f24.h
>

	@lib/libopencm3/include/libopencm3/stm32/f2/doc-stm32f2.h

	@lib/libopencm3/include/libopencm3/stm32/f2/exti.h

36 #i‚de‡
LIBOPENCM3_EXTI_H


37 
	#LIBOPENCM3_EXTI_H


	)

39 
	~<lib›ícm3/°m32/comm⁄/exti_comm⁄_Æl.h
>

40 
	~<lib›ícm3/°m32/comm⁄/exti_comm⁄_v1.h
>

	@lib/libopencm3/include/libopencm3/stm32/f2/flash.h

31 #i‚de‡
LIBOPENCM3_FLASH_H


32 
	#LIBOPENCM3_FLASH_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_Æl.h
>

35 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_f.h
>

36 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_f24.h
>

38 
	#FLASH_SR_PGSERR
 (1 << 7)

	)

39 
	#FLASH_OPTCR_WDG_SW
 (1 << 5)

	)

42 
BEGIN_DECLS


44 
Êash_˛ór_pg£º_Êag
();

46 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f2/gpio.h

31 #i‚de‡
LIBOPENCM3_GPIO_H


32 
	#LIBOPENCM3_GPIO_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/gpio_comm⁄_f24.h
>

	@lib/libopencm3/include/libopencm3/stm32/f2/hash.h

31 #i‚de‡
LIBOPENCM3_HASH_H


32 
	#LIBOPENCM3_HASH_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/hash_comm⁄_f24.h
>

	@lib/libopencm3/include/libopencm3/stm32/f2/i2c.h

31 #i‚de‡
LIBOPENCM3_I2C_H


32 
	#LIBOPENCM3_I2C_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/i2c_comm⁄_v1.h
>

	@lib/libopencm3/include/libopencm3/stm32/f2/iwdg.h

33 #i‚de‡
LIBOPENCM3_IWDG_H


34 
	#LIBOPENCM3_IWDG_H


	)

36 
	~<lib›ícm3/°m32/comm⁄/iwdg_comm⁄_Æl.h
>

	@lib/libopencm3/include/libopencm3/stm32/f2/memorymap.h

20 #i‚de‡
LIBOPENCM3_MEMORYMAP_H


21 
	#LIBOPENCM3_MEMORYMAP_H


	)

23 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

28 
	#PERIPH_BASE
 (0x40000000U)

	)

29 
	#PERIPH_BASE_APB1
 (
PERIPH_BASE
 + 0x00000)

	)

30 
	#PERIPH_BASE_APB2
 (
PERIPH_BASE
 + 0x10000)

	)

31 
	#PERIPH_BASE_AHB1
 (
PERIPH_BASE
 + 0x20000)

	)

32 
	#PERIPH_BASE_AHB2
 (0x50000000U)

	)

33 
	#PERIPH_BASE_AHB3
 (0x60000000U)

	)

38 
	#TIM2_BASE
 (
PERIPH_BASE_APB1
 + 0x0000)

	)

39 
	#TIM3_BASE
 (
PERIPH_BASE_APB1
 + 0x0400)

	)

40 
	#TIM4_BASE
 (
PERIPH_BASE_APB1
 + 0x0800)

	)

41 
	#TIM5_BASE
 (
PERIPH_BASE_APB1
 + 0x0c00)

	)

42 
	#TIM6_BASE
 (
PERIPH_BASE_APB1
 + 0x1000)

	)

43 
	#TIM7_BASE
 (
PERIPH_BASE_APB1
 + 0x1400)

	)

44 
	#TIM12_BASE
 (
PERIPH_BASE_APB1
 + 0x1800)

	)

45 
	#TIM13_BASE
 (
PERIPH_BASE_APB1
 + 0x1c00)

	)

46 
	#TIM14_BASE
 (
PERIPH_BASE_APB1
 + 0x2000)

	)

48 
	#RTC_BASE
 (
PERIPH_BASE_APB1
 + 0x2800)

	)

49 
	#WWDG_BASE
 (
PERIPH_BASE_APB1
 + 0x2c00)

	)

50 
	#IWDG_BASE
 (
PERIPH_BASE_APB1
 + 0x3000)

	)

52 
	#SPI2_BASE
 (
PERIPH_BASE_APB1
 + 0x3800)

	)

53 
	#SPI3_BASE
 (
PERIPH_BASE_APB1
 + 0x3c00)

	)

55 
	#USART2_BASE
 (
PERIPH_BASE_APB1
 + 0x4400)

	)

56 
	#USART3_BASE
 (
PERIPH_BASE_APB1
 + 0x4800)

	)

57 
	#UART4_BASE
 (
PERIPH_BASE_APB1
 + 0x4c00)

	)

58 
	#UART5_BASE
 (
PERIPH_BASE_APB1
 + 0x5000)

	)

59 
	#I2C1_BASE
 (
PERIPH_BASE_APB1
 + 0x5400)

	)

60 
	#I2C2_BASE
 (
PERIPH_BASE_APB1
 + 0x5800)

	)

61 
	#I2C3_BASE
 (
PERIPH_BASE_APB1
 + 0x5C00)

	)

63 
	#BX_CAN1_BASE
 (
PERIPH_BASE_APB1
 + 0x6400)

	)

64 
	#BX_CAN2_BASE
 (
PERIPH_BASE_APB1
 + 0x6800)

	)

66 
	#POWER_CONTROL_BASE
 (
PERIPH_BASE_APB1
 + 0x7000)

	)

67 
	#DAC_BASE
 (
PERIPH_BASE_APB1
 + 0x7400)

	)

71 
	#TIM1_BASE
 (
PERIPH_BASE_APB2
 + 0x0000)

	)

72 
	#TIM8_BASE
 (
PERIPH_BASE_APB2
 + 0x0400)

	)

74 
	#USART1_BASE
 (
PERIPH_BASE_APB2
 + 0x1000)

	)

75 
	#USART6_BASE
 (
PERIPH_BASE_APB2
 + 0x1400)

	)

77 
	#ADC1_BASE
 (
PERIPH_BASE_APB2
 + 0x2000)

	)

78 
	#ADC2_BASE
 (
PERIPH_BASE_APB2
 + 0x2000)

	)

79 
	#ADC3_BASE
 (
PERIPH_BASE_APB2
 + 0x2000)

	)

81 
	#SDIO_BASE
 (
PERIPH_BASE_APB2
 + 0x2C00)

	)

83 
	#SPI1_BASE
 (
PERIPH_BASE_APB2
 + 0x3000)

	)

85 
	#SYSCFG_BASE
 (
PERIPH_BASE_APB2
 + 0x3800)

	)

86 
	#EXTI_BASE
 (
PERIPH_BASE_APB2
 + 0x3C00)

	)

87 
	#TIM9_BASE
 (
PERIPH_BASE_APB2
 + 0x4000)

	)

88 
	#TIM10_BASE
 (
PERIPH_BASE_APB2
 + 0x4400)

	)

89 
	#TIM11_BASE
 (
PERIPH_BASE_APB2
 + 0x4800)

	)

93 
	#GPIO_PORT_A_BASE
 (
PERIPH_BASE_AHB1
 + 0x0000)

	)

94 
	#GPIO_PORT_B_BASE
 (
PERIPH_BASE_AHB1
 + 0x0400)

	)

95 
	#GPIO_PORT_C_BASE
 (
PERIPH_BASE_AHB1
 + 0x0800)

	)

96 
	#GPIO_PORT_D_BASE
 (
PERIPH_BASE_AHB1
 + 0x0C00)

	)

97 
	#GPIO_PORT_E_BASE
 (
PERIPH_BASE_AHB1
 + 0x1000)

	)

98 
	#GPIO_PORT_F_BASE
 (
PERIPH_BASE_AHB1
 + 0x1400)

	)

99 
	#GPIO_PORT_G_BASE
 (
PERIPH_BASE_AHB1
 + 0x1800)

	)

100 
	#GPIO_PORT_H_BASE
 (
PERIPH_BASE_AHB1
 + 0x1C00)

	)

101 
	#GPIO_PORT_I_BASE
 (
PERIPH_BASE_AHB1
 + 0x2000)

	)

103 
	#CRC_BASE
 (
PERIPH_BASE_AHB1
 + 0x3000)

	)

105 
	#RCC_BASE
 (
PERIPH_BASE_AHB1
 + 0x3800)

	)

106 
	#FLASH_MEM_INTERFACE_BASE
 (
PERIPH_BASE_AHB1
 + 0x3C00)

	)

107 
	#BKPSRAM_BASE
 (
PERIPH_BASE_AHB1
 + 0x4000)

	)

109 
	#DMA1_BASE
 (
PERIPH_BASE_AHB1
 + 0x6000)

	)

110 
	#DMA2_BASE
 (
PERIPH_BASE_AHB1
 + 0x6400)

	)

112 
	#ETHERNET_BASE
 (
PERIPH_BASE_AHB1
 + 0x8000)

	)

114 
	#USB_OTG_HS_BASE
 (
PERIPH_BASE_AHB1
 + 0x20000)

	)

118 
	#USB_OTG_FS_BASE
 (
PERIPH_BASE_AHB2
 + 0x0000)

	)

120 
	#DCMI_BASE
 (
PERIPH_BASE_AHB2
 + 0x50000)

	)

122 
	#CRYP_BASE
 (
PERIPH_BASE_AHB2
 + 0x60000)

	)

123 
	#HASH_BASE
 (
PERIPH_BASE_AHB2
 + 0x60400)

	)

124 
	#RNG_BASE
 (
PERIPH_BASE_AHB2
 + 0x60800)

	)

128 
	#FSMC_BASE
 (
PERIPH_BASE_AHB3
 + 0x40000000)

	)

131 
	#DBGMCU_BASE
 (
PPBI_BASE
 + 0x00042000)

	)

134 
	#DESIG_FLASH_SIZE_BASE
 (0x1FFF7A22U)

	)

135 
	#DESIG_UNIQUE_ID_BASE
 (0x1FFF7A10U)

	)

136 
	#DESIG_UNIQUE_ID0
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
)

	)

137 
	#DESIG_UNIQUE_ID1
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
 + 4)

	)

138 
	#DESIG_UNIQUE_ID2
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
 + 8)

	)

	@lib/libopencm3/include/libopencm3/stm32/f2/pwr.h

33 #i‚de‡
LIBOPENCM3_PWR_H


34 
	#LIBOPENCM3_PWR_H


	)

36 
	~<lib›ícm3/°m32/comm⁄/pwr_comm⁄_v1.h
>

48 
	#PWR_CR_FPDS
 (1 << 9)

	)

55 
	#PWR_CSR_BRE
 (1 << 9)

	)

	@lib/libopencm3/include/libopencm3/stm32/f2/rcc.h

43 #i‚de‡
LIBOPENCM3_RCC_H


44 
	#LIBOPENCM3_RCC_H


	)

48 
	#RCC_CR
 
	`MMIO32
(
RCC_BASE
 + 0x00)

	)

49 
	#RCC_PLLCFGR
 
	`MMIO32
(
RCC_BASE
 + 0x04)

	)

50 
	#RCC_CFGR
 
	`MMIO32
(
RCC_BASE
 + 0x08)

	)

51 
	#RCC_CIR
 
	`MMIO32
(
RCC_BASE
 + 0x0c)

	)

52 
	#RCC_AHB1RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x10)

	)

53 
	#RCC_AHB2RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x14)

	)

54 
	#RCC_AHB3RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x18)

	)

56 
	#RCC_APB1RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x20)

	)

57 
	#RCC_APB2RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x24)

	)

60 
	#RCC_AHB1ENR
 
	`MMIO32
(
RCC_BASE
 + 0x30)

	)

61 
	#RCC_AHB2ENR
 
	`MMIO32
(
RCC_BASE
 + 0x34)

	)

62 
	#RCC_AHB3ENR
 
	`MMIO32
(
RCC_BASE
 + 0x38)

	)

64 
	#RCC_APB1ENR
 
	`MMIO32
(
RCC_BASE
 + 0x40)

	)

65 
	#RCC_APB2ENR
 
	`MMIO32
(
RCC_BASE
 + 0x44)

	)

68 
	#RCC_AHB1LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x50)

	)

69 
	#RCC_AHB2LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x54)

	)

70 
	#RCC_AHB3LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x58)

	)

72 
	#RCC_APB1LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x60)

	)

73 
	#RCC_APB2LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x64)

	)

76 
	#RCC_BDCR
 
	`MMIO32
(
RCC_BASE
 + 0x70)

	)

77 
	#RCC_CSR
 
	`MMIO32
(
RCC_BASE
 + 0x74)

	)

80 
	#RCC_SSCGR
 
	`MMIO32
(
RCC_BASE
 + 0x80)

	)

81 
	#RCC_PLLI2SCFGR
 
	`MMIO32
(
RCC_BASE
 + 0x84)

	)

85 
	#RCC_CR_PLLI2SRDY
 (1 << 27)

	)

86 
	#RCC_CR_PLLI2SON
 (1 << 26)

	)

87 
	#RCC_CR_PLLRDY
 (1 << 25)

	)

88 
	#RCC_CR_PLLON
 (1 << 24)

	)

89 
	#RCC_CR_CSSON
 (1 << 19)

	)

90 
	#RCC_CR_HSEBYP
 (1 << 18)

	)

91 
	#RCC_CR_HSERDY
 (1 << 17)

	)

92 
	#RCC_CR_HSEON
 (1 << 16)

	)

95 
	#RCC_CR_HSIRDY
 (1 << 1)

	)

96 
	#RCC_CR_HSION
 (1 << 0)

	)

101 
	#RCC_PLLCFGR_PLLQ_SHIFT
 24

	)

102 
	#RCC_PLLCFGR_PLLSRC
 (1 << 22)

	)

104 
	#RCC_PLLCFGR_PLLP_SHIFT
 16

	)

106 
	#RCC_PLLCFGR_PLLN_SHIFT
 6

	)

108 
	#RCC_PLLCFGR_PLLM_SHIFT
 0

	)

113 
	#RCC_CFGR_MCO2_SHIFT
 30

	)

114 
	#RCC_CFGR_MCO2_SYSCLK
 0x0

	)

115 
	#RCC_CFGR_MCO2_PLLI2S
 0x1

	)

116 
	#RCC_CFGR_MCO2_HSE
 0x2

	)

117 
	#RCC_CFGR_MCO2_PLL
 0x3

	)

120 
	#RCC_CFGR_MCO2PRE_SHIFT
 27

	)

121 
	#RCC_CFGR_MCO1PRE_SHIFT
 24

	)

122 
	#RCC_CFGR_MCOPRE_DIV_NONE
 0x0

	)

123 
	#RCC_CFGR_MCOPRE_DIV_2
 0x4

	)

124 
	#RCC_CFGR_MCOPRE_DIV_3
 0x5

	)

125 
	#RCC_CFGR_MCOPRE_DIV_4
 0x6

	)

126 
	#RCC_CFGR_MCOPRE_DIV_5
 0x7

	)

129 
	#RCC_CFGR_I2SSRC
 (1 << 23)

	)

132 
	#RCC_CFGR_MCO1_SHIFT
 21

	)

133 
	#RCC_CFGR_MCO1_MASK
 0x3

	)

134 
	#RCC_CFGR_MCO1_HSI
 0x0

	)

135 
	#RCC_CFGR_MCO1_LSE
 0x1

	)

136 
	#RCC_CFGR_MCO1_HSE
 0x2

	)

137 
	#RCC_CFGR_MCO1_PLL
 0x3

	)

138 
	#RCC_CFGR_MCO_SHIFT
 
RCC_CFGR_MCO1_SHIFT


	)

139 
	#RCC_CFGR_MCO_MASK
 
RCC_CFGR_MCO1_MASK


	)

142 
	#RCC_CFGR_RTCPRE_SHIFT
 16

	)

143 
	#RCC_CFGR_RTCPRE_MASK
 0x1f

	)

146 
	#RCC_CFGR_PPRE2_SHIFT
 13

	)

147 
	#RCC_CFGR_PPRE1_SHIFT
 10

	)

148 
	#RCC_CFGR_PPRE_DIV_NONE
 0x0

	)

149 
	#RCC_CFGR_PPRE_DIV_2
 0x4

	)

150 
	#RCC_CFGR_PPRE_DIV_4
 0x5

	)

151 
	#RCC_CFGR_PPRE_DIV_8
 0x6

	)

152 
	#RCC_CFGR_PPRE_DIV_16
 0x7

	)

155 
	#RCC_CFGR_HPRE_SHIFT
 4

	)

156 
	#RCC_CFGR_HPRE_DIV_NONE
 0x0

	)

157 
	#RCC_CFGR_HPRE_DIV_2
 (0x8 + 0)

	)

158 
	#RCC_CFGR_HPRE_DIV_4
 (0x8 + 1)

	)

159 
	#RCC_CFGR_HPRE_DIV_8
 (0x8 + 2)

	)

160 
	#RCC_CFGR_HPRE_DIV_16
 (0x8 + 3)

	)

161 
	#RCC_CFGR_HPRE_DIV_64
 (0x8 + 4)

	)

162 
	#RCC_CFGR_HPRE_DIV_128
 (0x8 + 5)

	)

163 
	#RCC_CFGR_HPRE_DIV_256
 (0x8 + 6)

	)

164 
	#RCC_CFGR_HPRE_DIV_512
 (0x8 + 7)

	)

167 
	#RCC_CFGR_SWS_SHIFT
 2

	)

168 
	#RCC_CFGR_SWS_MASK
 0x3

	)

169 
	#RCC_CFGR_SWS_HSI
 0x0

	)

170 
	#RCC_CFGR_SWS_HSE
 0x1

	)

171 
	#RCC_CFGR_SWS_PLL
 0x2

	)

174 
	#RCC_CFGR_SW_SHIFT
 0

	)

175 
	#RCC_CFGR_SW_HSI
 0x0

	)

176 
	#RCC_CFGR_SW_HSE
 0x1

	)

177 
	#RCC_CFGR_SW_PLL
 0x2

	)

182 
	#RCC_CIR_CSSC
 (1 << 23)

	)

185 
	#RCC_CIR_PLLI2SRDYC
 (1 << 21)

	)

186 
	#RCC_CIR_PLLRDYC
 (1 << 20)

	)

187 
	#RCC_CIR_HSERDYC
 (1 << 19)

	)

188 
	#RCC_CIR_HSIRDYC
 (1 << 18)

	)

189 
	#RCC_CIR_LSERDYC
 (1 << 17)

	)

190 
	#RCC_CIR_LSIRDYC
 (1 << 16)

	)

193 
	#RCC_CIR_PLLI2SRDYIE
 (1 << 13)

	)

194 
	#RCC_CIR_PLLRDYIE
 (1 << 12)

	)

195 
	#RCC_CIR_HSERDYIE
 (1 << 11)

	)

196 
	#RCC_CIR_HSIRDYIE
 (1 << 10)

	)

197 
	#RCC_CIR_LSERDYIE
 (1 << 9)

	)

198 
	#RCC_CIR_LSIRDYIE
 (1 << 8)

	)

201 
	#RCC_CIR_CSSF
 (1 << 7)

	)

204 
	#RCC_CIR_PLLI2SRDYF
 (1 << 5)

	)

205 
	#RCC_CIR_PLLRDYF
 (1 << 4)

	)

206 
	#RCC_CIR_HSERDYF
 (1 << 3)

	)

207 
	#RCC_CIR_HSIRDYF
 (1 << 2)

	)

208 
	#RCC_CIR_LSERDYF
 (1 << 1)

	)

209 
	#RCC_CIR_LSIRDYF
 (1 << 0)

	)

215 
	#RCC_AHB1RSTR_OTGHSRST
 (1 << 29)

	)

216 
	#RCC_AHB1RSTR_ETHMACRST
 (1 << 25)

	)

217 
	#RCC_AHB1RSTR_DMA2RST
 (1 << 22)

	)

218 
	#RCC_AHB1RSTR_DMA1RST
 (1 << 21)

	)

219 
	#RCC_AHB1RSTR_CRCRST
 (1 << 12)

	)

220 
	#RCC_AHB1RSTR_GPIOIRST
 (1 << 8)

	)

221 
	#RCC_AHB1RSTR_GPIOHRST
 (1 << 7)

	)

222 
	#RCC_AHB1RSTR_GPIOGRST
 (1 << 6)

	)

223 
	#RCC_AHB1RSTR_GPIOFRST
 (1 << 5)

	)

224 
	#RCC_AHB1RSTR_GPIOERST
 (1 << 4)

	)

225 
	#RCC_AHB1RSTR_GPIODRST
 (1 << 3)

	)

226 
	#RCC_AHB1RSTR_GPIOCRST
 (1 << 2)

	)

227 
	#RCC_AHB1RSTR_GPIOBRST
 (1 << 1)

	)

228 
	#RCC_AHB1RSTR_GPIOARST
 (1 << 0)

	)

235 
	#RCC_AHB1RSTR_IOPIRST
 
RCC_AHB1RSTR_GPIOIRST


	)

236 
	#RCC_AHB1RSTR_IOPHRST
 
RCC_AHB1RSTR_GPIOHRST


	)

237 
	#RCC_AHB1RSTR_IOPGRST
 
RCC_AHB1RSTR_GPIOGRST


	)

238 
	#RCC_AHB1RSTR_IOPFRST
 
RCC_AHB1RSTR_GPIOFRST


	)

239 
	#RCC_AHB1RSTR_IOPERST
 
RCC_AHB1RSTR_GPIOERST


	)

240 
	#RCC_AHB1RSTR_IOPDRST
 
RCC_AHB1RSTR_GPIODRST


	)

241 
	#RCC_AHB1RSTR_IOPCRST
 
RCC_AHB1RSTR_GPIOCRST


	)

242 
	#RCC_AHB1RSTR_IOPBRST
 
RCC_AHB1RSTR_GPIOBRST


	)

243 
	#RCC_AHB1RSTR_IOPARST
 
RCC_AHB1RSTR_GPIOARST


	)

248 
	#RCC_AHB2RSTR_OTGFSRST
 (1 << 7)

	)

249 
	#RCC_AHB2RSTR_RNGRST
 (1 << 6)

	)

250 
	#RCC_AHB2RSTR_HASHRST
 (1 << 5)

	)

251 
	#RCC_AHB2RSTR_CRYPRST
 (1 << 4)

	)

252 
	#RCC_AHB2RSTR_DCMIRST
 (1 << 0)

	)

257 
	#RCC_AHB3RSTR_FSMCRST
 (1 << 0)

	)

263 
	#RCC_APB1RSTR_DACRST
 (1 << 29)

	)

264 
	#RCC_APB1RSTR_PWRRST
 (1 << 28)

	)

265 
	#RCC_APB1RSTR_CAN2RST
 (1 << 26)

	)

266 
	#RCC_APB1RSTR_CAN1RST
 (1 << 25)

	)

267 
	#RCC_APB1RSTR_I2C3RST
 (1 << 23)

	)

268 
	#RCC_APB1RSTR_I2C2RST
 (1 << 22)

	)

269 
	#RCC_APB1RSTR_I2C1RST
 (1 << 21)

	)

270 
	#RCC_APB1RSTR_UART5RST
 (1 << 20)

	)

271 
	#RCC_APB1RSTR_UART4RST
 (1 << 19)

	)

272 
	#RCC_APB1RSTR_USART3RST
 (1 << 18)

	)

273 
	#RCC_APB1RSTR_USART2RST
 (1 << 17)

	)

274 
	#RCC_APB1RSTR_SPI3RST
 (1 << 15)

	)

275 
	#RCC_APB1RSTR_SPI2RST
 (1 << 14)

	)

276 
	#RCC_APB1RSTR_WWDGRST
 (1 << 11)

	)

277 
	#RCC_APB1RSTR_TIM14RST
 (1 << 8)

	)

278 
	#RCC_APB1RSTR_TIM13RST
 (1 << 7)

	)

279 
	#RCC_APB1RSTR_TIM12RST
 (1 << 6)

	)

280 
	#RCC_APB1RSTR_TIM7RST
 (1 << 5)

	)

281 
	#RCC_APB1RSTR_TIM6RST
 (1 << 4)

	)

282 
	#RCC_APB1RSTR_TIM5RST
 (1 << 3)

	)

283 
	#RCC_APB1RSTR_TIM4RST
 (1 << 2)

	)

284 
	#RCC_APB1RSTR_TIM3RST
 (1 << 1)

	)

285 
	#RCC_APB1RSTR_TIM2RST
 (1 << 0)

	)

290 
	#RCC_APB2RSTR_TIM11RST
 (1 << 18)

	)

291 
	#RCC_APB2RSTR_TIM10RST
 (1 << 17)

	)

292 
	#RCC_APB2RSTR_TIM9RST
 (1 << 16)

	)

293 
	#RCC_APB2RSTR_SYSCFGRST
 (1 << 14)

	)

294 
	#RCC_APB2RSTR_SPI1RST
 (1 << 12)

	)

295 
	#RCC_APB2RSTR_SDIORST
 (1 << 11)

	)

296 
	#RCC_APB2RSTR_ADCRST
 (1 << 8)

	)

297 
	#RCC_APB2RSTR_USART6RST
 (1 << 5)

	)

298 
	#RCC_APB2RSTR_USART1RST
 (1 << 4)

	)

299 
	#RCC_APB2RSTR_TIM8RST
 (1 << 1)

	)

300 
	#RCC_APB2RSTR_TIM1RST
 (1 << 0)

	)

307 
	#RCC_AHB1ENR_OTGHSULPIEN
 (1 << 30)

	)

308 
	#RCC_AHB1ENR_OTGHSEN
 (1 << 29)

	)

309 
	#RCC_AHB1ENR_ETHMACPTPEN
 (1 << 28)

	)

310 
	#RCC_AHB1ENR_ETHMACRXEN
 (1 << 27)

	)

311 
	#RCC_AHB1ENR_ETHMACTXEN
 (1 << 26)

	)

312 
	#RCC_AHB1ENR_ETHMACEN
 (1 << 25)

	)

313 
	#RCC_AHB1ENR_DMA2EN
 (1 << 22)

	)

314 
	#RCC_AHB1ENR_DMA1EN
 (1 << 21)

	)

315 
	#RCC_AHB1ENR_BKPSRAMEN
 (1 << 18)

	)

316 
	#RCC_AHB1ENR_CRCEN
 (1 << 12)

	)

317 
	#RCC_AHB1ENR_GPIOIEN
 (1 << 8)

	)

318 
	#RCC_AHB1ENR_GPIOHEN
 (1 << 7)

	)

319 
	#RCC_AHB1ENR_GPIOGEN
 (1 << 6)

	)

320 
	#RCC_AHB1ENR_GPIOFEN
 (1 << 5)

	)

321 
	#RCC_AHB1ENR_GPIOEEN
 (1 << 4)

	)

322 
	#RCC_AHB1ENR_GPIODEN
 (1 << 3)

	)

323 
	#RCC_AHB1ENR_GPIOCEN
 (1 << 2)

	)

324 
	#RCC_AHB1ENR_GPIOBEN
 (1 << 1)

	)

325 
	#RCC_AHB1ENR_GPIOAEN
 (1 << 0)

	)

332 
	#RCC_AHB1ENR_IOPIEN
 
RCC_AHB1ENR_GPIOIEN


	)

333 
	#RCC_AHB1ENR_IOPHEN
 
RCC_AHB1ENR_GPIOHEN


	)

334 
	#RCC_AHB1ENR_IOPGEN
 
RCC_AHB1ENR_GPIOGEN


	)

335 
	#RCC_AHB1ENR_IOPFEN
 
RCC_AHB1ENR_GPIOFEN


	)

336 
	#RCC_AHB1ENR_IOPEEN
 
RCC_AHB1ENR_GPIOEEN


	)

337 
	#RCC_AHB1ENR_IOPDEN
 
RCC_AHB1ENR_GPIODEN


	)

338 
	#RCC_AHB1ENR_IOPCEN
 
RCC_AHB1ENR_GPIOCEN


	)

339 
	#RCC_AHB1ENR_IOPBEN
 
RCC_AHB1ENR_GPIOBEN


	)

340 
	#RCC_AHB1ENR_IOPAEN
 
RCC_AHB1ENR_GPIOAEN


	)

345 
	#RCC_AHB2ENR_OTGFSEN
 (1 << 7)

	)

346 
	#RCC_AHB2ENR_RNGEN
 (1 << 6)

	)

347 
	#RCC_AHB2ENR_HASHEN
 (1 << 5)

	)

348 
	#RCC_AHB2ENR_CRYPEN
 (1 << 4)

	)

349 
	#RCC_AHB2ENR_DCMIEN
 (1 << 0)

	)

354 
	#RCC_AHB3ENR_FSMCEN
 (1 << 0)

	)

360 
	#RCC_APB1ENR_DACEN
 (1 << 29)

	)

361 
	#RCC_APB1ENR_PWREN
 (1 << 28)

	)

362 
	#RCC_APB1ENR_CAN2EN
 (1 << 26)

	)

363 
	#RCC_APB1ENR_CAN1EN
 (1 << 25)

	)

364 
	#RCC_APB1ENR_I2C3EN
 (1 << 23)

	)

365 
	#RCC_APB1ENR_I2C2EN
 (1 << 22)

	)

366 
	#RCC_APB1ENR_I2C1EN
 (1 << 21)

	)

367 
	#RCC_APB1ENR_UART5EN
 (1 << 20)

	)

368 
	#RCC_APB1ENR_UART4EN
 (1 << 19)

	)

369 
	#RCC_APB1ENR_USART3EN
 (1 << 18)

	)

370 
	#RCC_APB1ENR_USART2EN
 (1 << 17)

	)

371 
	#RCC_APB1ENR_SPI3EN
 (1 << 15)

	)

372 
	#RCC_APB1ENR_SPI2EN
 (1 << 14)

	)

373 
	#RCC_APB1ENR_WWDGEN
 (1 << 11)

	)

374 
	#RCC_APB1ENR_TIM14EN
 (1 << 8)

	)

375 
	#RCC_APB1ENR_TIM13EN
 (1 << 7)

	)

376 
	#RCC_APB1ENR_TIM12EN
 (1 << 6)

	)

377 
	#RCC_APB1ENR_TIM7EN
 (1 << 5)

	)

378 
	#RCC_APB1ENR_TIM6EN
 (1 << 4)

	)

379 
	#RCC_APB1ENR_TIM5EN
 (1 << 3)

	)

380 
	#RCC_APB1ENR_TIM4EN
 (1 << 2)

	)

381 
	#RCC_APB1ENR_TIM3EN
 (1 << 1)

	)

382 
	#RCC_APB1ENR_TIM2EN
 (1 << 0)

	)

387 
	#RCC_APB2ENR_TIM11EN
 (1 << 18)

	)

388 
	#RCC_APB2ENR_TIM10EN
 (1 << 17)

	)

389 
	#RCC_APB2ENR_TIM9EN
 (1 << 16)

	)

390 
	#RCC_APB2ENR_SYSCFGEN
 (1 << 14)

	)

391 
	#RCC_APB2ENR_SPI1EN
 (1 << 12)

	)

392 
	#RCC_APB2ENR_SDIOEN
 (1 << 11)

	)

393 
	#RCC_APB2ENR_ADC3EN
 (1 << 10)

	)

394 
	#RCC_APB2ENR_ADC2EN
 (1 << 9)

	)

395 
	#RCC_APB2ENR_ADC1EN
 (1 << 8)

	)

396 
	#RCC_APB2ENR_USART6EN
 (1 << 5)

	)

397 
	#RCC_APB2ENR_USART1EN
 (1 << 4)

	)

398 
	#RCC_APB2ENR_TIM8EN
 (1 << 1)

	)

399 
	#RCC_APB2ENR_TIM1EN
 (1 << 0)

	)

404 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 (1 << 30)

	)

405 
	#RCC_AHB1LPENR_OTGHSLPEN
 (1 << 29)

	)

406 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 (1 << 28)

	)

407 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 (1 << 27)

	)

408 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 (1 << 26)

	)

409 
	#RCC_AHB1LPENR_ETHMACLPEN
 (1 << 25)

	)

410 
	#RCC_AHB1LPENR_DMA2LPEN
 (1 << 22)

	)

411 
	#RCC_AHB1LPENR_DMA1LPEN
 (1 << 21)

	)

412 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 (1 << 18)

	)

413 
	#RCC_AHB1LPENR_SRAM2LPEN
 (1 << 17)

	)

414 
	#RCC_AHB1LPENR_SRAM1LPEN
 (1 << 16)

	)

415 
	#RCC_AHB1LPENR_FLITFLPEN
 (1 << 15)

	)

416 
	#RCC_AHB1LPENR_CRCLPEN
 (1 << 12)

	)

417 
	#RCC_AHB1LPENR_GPIOILPEN
 (1 << 8)

	)

418 
	#RCC_AHB1LPENR_GPIOHLPEN
 (1 << 7)

	)

419 
	#RCC_AHB1LPENR_GPIOGLPEN
 (1 << 6)

	)

420 
	#RCC_AHB1LPENR_GPIOFLPEN
 (1 << 5)

	)

421 
	#RCC_AHB1LPENR_GPIOELPEN
 (1 << 4)

	)

422 
	#RCC_AHB1LPENR_GPIODLPEN
 (1 << 3)

	)

423 
	#RCC_AHB1LPENR_GPIOCLPEN
 (1 << 2)

	)

424 
	#RCC_AHB1LPENR_GPIOBLPEN
 (1 << 1)

	)

425 
	#RCC_AHB1LPENR_GPIOALPEN
 (1 << 0)

	)

431 
	#RCC_AHB1LPENR_IOPILPEN
 
RCC_AHB1LPENR_GPIOILPEN


	)

432 
	#RCC_AHB1LPENR_IOPHLPEN
 
RCC_AHB1LPENR_GPIOHLPEN


	)

433 
	#RCC_AHB1LPENR_IOPGLPEN
 
RCC_AHB1LPENR_GPIOGLPEN


	)

434 
	#RCC_AHB1LPENR_IOPFLPEN
 
RCC_AHB1LPENR_GPIOFLPEN


	)

435 
	#RCC_AHB1LPENR_IOPELPEN
 
RCC_AHB1LPENR_GPIOELPEN


	)

436 
	#RCC_AHB1LPENR_IOPDLPEN
 
RCC_AHB1LPENR_GPIODLPEN


	)

437 
	#RCC_AHB1LPENR_IOPCLPEN
 
RCC_AHB1LPENR_GPIOCLPEN


	)

438 
	#RCC_AHB1LPENR_IOPBLPEN
 
RCC_AHB1LPENR_GPIOBLPEN


	)

439 
	#RCC_AHB1LPENR_IOPALPEN
 
RCC_AHB1LPENR_GPIOALPEN


	)

444 
	#RCC_AHB2LPENR_OTGFSLPEN
 (1 << 7)

	)

445 
	#RCC_AHB2LPENR_RNGLPEN
 (1 << 6)

	)

446 
	#RCC_AHB2LPENR_HASHLPEN
 (1 << 5)

	)

447 
	#RCC_AHB2LPENR_CRYPLPEN
 (1 << 4)

	)

448 
	#RCC_AHB2LPENR_DCMILPEN
 (1 << 0)

	)

452 
	#RCC_AHB3LPENR_FSMCLPEN
 (1 << 0)

	)

456 
	#RCC_APB1LPENR_DACLPEN
 (1 << 29)

	)

457 
	#RCC_APB1LPENR_PWRLPEN
 (1 << 28)

	)

458 
	#RCC_APB1LPENR_CAN2LPEN
 (1 << 26)

	)

459 
	#RCC_APB1LPENR_CAN1LPEN
 (1 << 25)

	)

460 
	#RCC_APB1LPENR_I2C3LPEN
 (1 << 23)

	)

461 
	#RCC_APB1LPENR_I2C2LPEN
 (1 << 22)

	)

462 
	#RCC_APB1LPENR_I2C1LPEN
 (1 << 21)

	)

463 
	#RCC_APB1LPENR_UART5LPEN
 (1 << 20)

	)

464 
	#RCC_APB1LPENR_UART4LPEN
 (1 << 19)

	)

465 
	#RCC_APB1LPENR_USART3LPEN
 (1 << 18)

	)

466 
	#RCC_APB1LPENR_USART2LPEN
 (1 << 17)

	)

467 
	#RCC_APB1LPENR_SPI3LPEN
 (1 << 15)

	)

468 
	#RCC_APB1LPENR_SPI2LPEN
 (1 << 14)

	)

469 
	#RCC_APB1LPENR_WWDGLPEN
 (1 << 11)

	)

470 
	#RCC_APB1LPENR_TIM14LPEN
 (1 << 8)

	)

471 
	#RCC_APB1LPENR_TIM13LPEN
 (1 << 7)

	)

472 
	#RCC_APB1LPENR_TIM12LPEN
 (1 << 6)

	)

473 
	#RCC_APB1LPENR_TIM7LPEN
 (1 << 5)

	)

474 
	#RCC_APB1LPENR_TIM6LPEN
 (1 << 4)

	)

475 
	#RCC_APB1LPENR_TIM5LPEN
 (1 << 3)

	)

476 
	#RCC_APB1LPENR_TIM4LPEN
 (1 << 2)

	)

477 
	#RCC_APB1LPENR_TIM3LPEN
 (1 << 1)

	)

478 
	#RCC_APB1LPENR_TIM2LPEN
 (1 << 0)

	)

482 
	#RCC_APB2LPENR_TIM11LPEN
 (1 << 18)

	)

483 
	#RCC_APB2LPENR_TIM10LPEN
 (1 << 17)

	)

484 
	#RCC_APB2LPENR_TIM9LPEN
 (1 << 16)

	)

485 
	#RCC_APB2LPENR_SYSCFGLPEN
 (1 << 14)

	)

486 
	#RCC_APB2LPENR_SPI1LPEN
 (1 << 12)

	)

487 
	#RCC_APB2LPENR_SDIOLPEN
 (1 << 11)

	)

488 
	#RCC_APB2LPENR_ADC3LPEN
 (1 << 10)

	)

489 
	#RCC_APB2LPENR_ADC2LPEN
 (1 << 9)

	)

490 
	#RCC_APB2LPENR_ADC1LPEN
 (1 << 8)

	)

491 
	#RCC_APB2LPENR_USART6LPEN
 (1 << 5)

	)

492 
	#RCC_APB2LPENR_USART1LPEN
 (1 << 4)

	)

493 
	#RCC_APB2LPENR_TIM8LPEN
 (1 << 1)

	)

494 
	#RCC_APB2LPENR_TIM1LPEN
 (1 << 0)

	)

498 
	#RCC_BDCR_BDRST
 (1 << 16)

	)

499 
	#RCC_BDCR_RTCEN
 (1 << 15)

	)

501 
	#RCC_BDCR_LSEBYP
 (1 << 2)

	)

502 
	#RCC_BDCR_LSERDY
 (1 << 1)

	)

503 
	#RCC_BDCR_LSEON
 (1 << 0)

	)

507 
	#RCC_CSR_LPWRRSTF
 (1 << 31)

	)

508 
	#RCC_CSR_WWDGRSTF
 (1 << 30)

	)

509 
	#RCC_CSR_IWDGRSTF
 (1 << 29)

	)

510 
	#RCC_CSR_SFTRSTF
 (1 << 28)

	)

511 
	#RCC_CSR_PORRSTF
 (1 << 27)

	)

512 
	#RCC_CSR_PINRSTF
 (1 << 26)

	)

513 
	#RCC_CSR_BORRSTF
 (1 << 25)

	)

514 
	#RCC_CSR_RMVF
 (1 << 24)

	)

515 
	#RCC_CSR_RESET_FLAGS
 (
RCC_CSR_LPWRRSTF
 | 
RCC_CSR_WWDGRSTF
 |\

516 
RCC_CSR_IWDGRSTF
 | 
RCC_CSR_SFTRSTF
 | 
RCC_CSR_PORRSTF
 |\

517 
RCC_CSR_PINRSTF
 | 
RCC_CSR_BORRSTF
)

	)

518 
	#RCC_CSR_LSIRDY
 (1 << 1)

	)

519 
	#RCC_CSR_LSION
 (1 << 0)

	)

525 
	#RCC_SSCGR_SSCGEN
 (1 << 31)

	)

526 
	#RCC_SSCGR_SPREADSEL
 (1 << 30)

	)

528 
	#RCC_SSCGR_INCSTEP_SHIFT
 16

	)

530 
	#RCC_SSCGR_MODPER_SHIFT
 15

	)

535 
	#RCC_PLLI2SCFGR_PLLI2SR_SHIFT
 28

	)

537 
	#RCC_PLLI2SCFGR_PLLI2SN_SHIFT
 6

	)

540 
uöt32_t
 
rcc_ahb_‰equícy
;

541 
uöt32_t
 
rcc_≠b1_‰equícy
;

542 
uöt32_t
 
rcc_≠b2_‰equícy
;

546 
	ercc_˛ock_3v3
 {

547 
	mRCC_CLOCK_3V3_120MHZ
,

548 
	mRCC_CLOCK_3V3_END


551 
	srcc_˛ock_sˇÀ
 {

552 
uöt8_t
 
	m∂lm
;

553 
uöt16_t
 
	m∂ 
;

554 
uöt8_t
 
	m∂Õ
;

555 
uöt8_t
 
	m∂lq
;

556 
uöt32_t
 
	mÊash_c⁄fig
;

557 
uöt8_t
 
	mh¥e
;

558 
uöt8_t
 
	mµª1
;

559 
uöt8_t
 
	mµª2
;

560 
uöt32_t
 
	m≠b1_‰equícy
;

561 
uöt32_t
 
	m≠b2_‰equícy
;

564 c⁄° 
rcc_˛ock_sˇÀ
 
rcc_h£_8mhz_3v3
[
RCC_CLOCK_3V3_END
];

566 
	ercc_osc
 {

567 
	mRCC_PLL
,

568 
	mRCC_HSE
,

569 
	mRCC_HSI
,

570 
	mRCC_LSE
,

571 
	mRCC_LSI


574 
	#_REG_BIT
(
ba£
, 
bô
Ë(((ba£Ë<< 5Ë+ (bô))

	)

576 
	ercc_≥rùh_˛kí
 {

578 
	mRCC_GPIOA
 = 
_REG_BIT
(0x30, 0),

579 
	mRCC_GPIOB
 = 
_REG_BIT
(0x30, 1),

580 
	mRCC_GPIOC
 = 
_REG_BIT
(0x30, 2),

581 
	mRCC_GPIOD
 = 
_REG_BIT
(0x30, 3),

582 
	mRCC_GPIOE
 = 
_REG_BIT
(0x30, 4),

583 
	mRCC_GPIOF
 = 
_REG_BIT
(0x30, 5),

584 
	mRCC_GPIOG
 = 
_REG_BIT
(0x30, 6),

585 
	mRCC_GPIOH
 = 
_REG_BIT
(0x30, 7),

586 
	mRCC_GPIOI
 = 
_REG_BIT
(0x30, 8),

587 
	mRCC_CRC
 = 
_REG_BIT
(0x30, 12),

588 
	mRCC_BKPSRAM
 = 
_REG_BIT
(0x30, 18),

589 
	mRCC_DMA1
 = 
_REG_BIT
(0x30, 21),

590 
	mRCC_DMA2
 = 
_REG_BIT
(0x30, 22),

591 
	mRCC_ETHMAC
 = 
_REG_BIT
(0x30, 25),

592 
	mRCC_ETHMACTX
 = 
_REG_BIT
(0x30, 26),

593 
	mRCC_ETHMACRX
 = 
_REG_BIT
(0x30, 27),

594 
	mRCC_ETHMACPTP
 = 
_REG_BIT
(0x30, 28),

595 
	mRCC_OTGHS
 = 
_REG_BIT
(0x30, 29),

596 
	mRCC_OTGHSULPI
 = 
_REG_BIT
(0x30, 30),

599 
	mRCC_DCMI
 = 
_REG_BIT
(0x34, 0),

600 
	mRCC_CRYP
 = 
_REG_BIT
(0x34, 4),

601 
	mRCC_HASH
 = 
_REG_BIT
(0x34, 5),

602 
	mRCC_RNG
 = 
_REG_BIT
(0x34, 6),

603 
	mRCC_OTGFS
 = 
_REG_BIT
(0x34, 7),

606 
	mRCC_FSMC
 = 
_REG_BIT
(0x38, 0),

609 
	mRCC_TIM2
 = 
_REG_BIT
(0x40, 0),

610 
	mRCC_TIM3
 = 
_REG_BIT
(0x40, 1),

611 
	mRCC_TIM4
 = 
_REG_BIT
(0x40, 2),

612 
	mRCC_TIM5
 = 
_REG_BIT
(0x40, 3),

613 
	mRCC_TIM6
 = 
_REG_BIT
(0x40, 4),

614 
	mRCC_TIM7
 = 
_REG_BIT
(0x40, 5),

615 
	mRCC_TIM12
 = 
_REG_BIT
(0x40, 6),

616 
	mRCC_TIM13
 = 
_REG_BIT
(0x40, 7),

617 
	mRCC_TIM14
 = 
_REG_BIT
(0x40, 8),

618 
	mRCC_WWDG
 = 
_REG_BIT
(0x40, 11),

619 
	mRCC_SPI2
 = 
_REG_BIT
(0x40, 14),

620 
	mRCC_SPI3
 = 
_REG_BIT
(0x40, 15),

621 
	mRCC_USART2
 = 
_REG_BIT
(0x40, 17),

622 
	mRCC_USART3
 = 
_REG_BIT
(0x40, 18),

623 
	mRCC_UART4
 = 
_REG_BIT
(0x40, 19),

624 
	mRCC_UART5
 = 
_REG_BIT
(0x40, 20),

625 
	mRCC_I2C1
 = 
_REG_BIT
(0x40, 21),

626 
	mRCC_I2C2
 = 
_REG_BIT
(0x40, 22),

627 
	mRCC_I2C3
 = 
_REG_BIT
(0x40, 23),

628 
	mRCC_CAN1
 = 
_REG_BIT
(0x40, 25),

629 
	mRCC_CAN2
 = 
_REG_BIT
(0x40, 26),

630 
	mRCC_PWR
 = 
_REG_BIT
(0x40, 28),

631 
	mRCC_DAC
 = 
_REG_BIT
(0x40, 29),

634 
	mRCC_TIM1
 = 
_REG_BIT
(0x44, 0),

635 
	mRCC_TIM8
 = 
_REG_BIT
(0x44, 1),

636 
	mRCC_USART1
 = 
_REG_BIT
(0x44, 4),

637 
	mRCC_USART6
 = 
_REG_BIT
(0x44, 5),

638 
	mRCC_ADC1
 = 
_REG_BIT
(0x44, 8),

639 
	mRCC_ADC2
 = 
_REG_BIT
(0x44, 9),

640 
	mRCC_ADC3
 = 
_REG_BIT
(0x44, 10),

641 
	mRCC_SDIO
 = 
_REG_BIT
(0x44, 11),

642 
	mRCC_SPI1
 = 
_REG_BIT
(0x44, 12),

643 
	mRCC_SYSCFG
 = 
_REG_BIT
(0x44, 14),

644 
	mRCC_TIM9
 = 
_REG_BIT
(0x44, 16),

645 
	mRCC_TIM10
 = 
_REG_BIT
(0x44, 17),

646 
	mRCC_TIM11
 = 
_REG_BIT
(0x44, 18),

649 
	mRCC_RTC
 = 
_REG_BIT
(0x70, 15),

652 
	mSCC_GPIOA
 = 
_REG_BIT
(0x50, 0),

653 
	mSCC_GPIOB
 = 
_REG_BIT
(0x50, 1),

654 
	mSCC_GPIOC
 = 
_REG_BIT
(0x50, 2),

655 
	mSCC_GPIOD
 = 
_REG_BIT
(0x50, 3),

656 
	mSCC_GPIOE
 = 
_REG_BIT
(0x50, 4),

657 
	mSCC_GPIOF
 = 
_REG_BIT
(0x50, 5),

658 
	mSCC_GPIOG
 = 
_REG_BIT
(0x50, 6),

659 
	mSCC_GPIOH
 = 
_REG_BIT
(0x50, 7),

660 
	mSCC_GPIOI
 = 
_REG_BIT
(0x50, 8),

661 
	mSCC_CRC
 = 
_REG_BIT
(0x50, 12),

662 
	mSCC_FLTIF
 = 
_REG_BIT
(0x50, 15),

663 
	mSCC_SRAM1
 = 
_REG_BIT
(0x50, 16),

664 
	mSCC_SRAM2
 = 
_REG_BIT
(0x50, 17),

665 
	mSCC_BKPSRAM
 = 
_REG_BIT
(0x50, 18),

666 
	mSCC_DMA1
 = 
_REG_BIT
(0x50, 21),

667 
	mSCC_DMA2
 = 
_REG_BIT
(0x50, 22),

668 
	mSCC_ETHMAC
 = 
_REG_BIT
(0x50, 25),

669 
	mSCC_ETHMACTX
 = 
_REG_BIT
(0x50, 26),

670 
	mSCC_ETHMACRX
 = 
_REG_BIT
(0x50, 27),

671 
	mSCC_ETHMACPTP
 = 
_REG_BIT
(0x50, 28),

672 
	mSCC_OTGHS
 = 
_REG_BIT
(0x50, 29),

673 
	mSCC_OTGHSULPI
 = 
_REG_BIT
(0x50, 30),

676 
	mSCC_DCMI
 = 
_REG_BIT
(0x54, 0),

677 
	mSCC_CRYP
 = 
_REG_BIT
(0x54, 4),

678 
	mSCC_HASH
 = 
_REG_BIT
(0x54, 5),

679 
	mSCC_RNG
 = 
_REG_BIT
(0x54, 6),

680 
	mSCC_OTGFS
 = 
_REG_BIT
(0x54, 7),

683 
	mSCC_FSMC
 = 
_REG_BIT
(0x58, 0),

686 
	mSCC_TIM2
 = 
_REG_BIT
(0x60, 0),

687 
	mSCC_TIM3
 = 
_REG_BIT
(0x60, 1),

688 
	mSCC_TIM4
 = 
_REG_BIT
(0x60, 2),

689 
	mSCC_TIM5
 = 
_REG_BIT
(0x60, 3),

690 
	mSCC_TIM6
 = 
_REG_BIT
(0x60, 4),

691 
	mSCC_TIM7
 = 
_REG_BIT
(0x60, 5),

692 
	mSCC_TIM12
 = 
_REG_BIT
(0x60, 6),

693 
	mSCC_TIM13
 = 
_REG_BIT
(0x60, 7),

694 
	mSCC_TIM14
 = 
_REG_BIT
(0x60, 8),

695 
	mSCC_WWDG
 = 
_REG_BIT
(0x60, 11),

696 
	mSCC_SPI2
 = 
_REG_BIT
(0x60, 14),

697 
	mSCC_SPI3
 = 
_REG_BIT
(0x60, 15),

698 
	mSCC_USART2
 = 
_REG_BIT
(0x60, 17),

699 
	mSCC_USART3
 = 
_REG_BIT
(0x60, 18),

700 
	mSCC_UART4
 = 
_REG_BIT
(0x60, 19),

701 
	mSCC_UART5
 = 
_REG_BIT
(0x60, 20),

702 
	mSCC_I2C1
 = 
_REG_BIT
(0x60, 21),

703 
	mSCC_I2C2
 = 
_REG_BIT
(0x60, 22),

704 
	mSCC_I2C3
 = 
_REG_BIT
(0x60, 23),

705 
	mSCC_CAN1
 = 
_REG_BIT
(0x60, 25),

706 
	mSCC_CAN2
 = 
_REG_BIT
(0x60, 26),

707 
	mSCC_PWR
 = 
_REG_BIT
(0x60, 28),

708 
	mSCC_DAC
 = 
_REG_BIT
(0x60, 29),

711 
	mSCC_TIM1
 = 
_REG_BIT
(0x64, 0),

712 
	mSCC_TIM8
 = 
_REG_BIT
(0x64, 1),

713 
	mSCC_USART1
 = 
_REG_BIT
(0x64, 4),

714 
	mSCC_USART6
 = 
_REG_BIT
(0x64, 5),

715 
	mSCC_ADC1
 = 
_REG_BIT
(0x64, 8),

716 
	mSCC_ADC2
 = 
_REG_BIT
(0x64, 9),

717 
	mSCC_ADC3
 = 
_REG_BIT
(0x64, 10),

718 
	mSCC_SDIO
 = 
_REG_BIT
(0x64, 11),

719 
	mSCC_SPI1
 = 
_REG_BIT
(0x64, 12),

720 
	mSCC_SYSCFG
 = 
_REG_BIT
(0x64, 14),

721 
	mSCC_TIM9
 = 
_REG_BIT
(0x64, 16),

722 
	mSCC_TIM10
 = 
_REG_BIT
(0x64, 17),

723 
	mSCC_TIM11
 = 
_REG_BIT
(0x64, 18),

726 
	ercc_≥rùh_r°
 {

728 
	mRST_GPIOA
 = 
_REG_BIT
(0x10, 0),

729 
	mRST_GPIOB
 = 
_REG_BIT
(0x10, 1),

730 
	mRST_GPIOC
 = 
_REG_BIT
(0x10, 2),

731 
	mRST_GPIOD
 = 
_REG_BIT
(0x10, 3),

732 
	mRST_GPIOE
 = 
_REG_BIT
(0x10, 4),

733 
	mRST_GPIOF
 = 
_REG_BIT
(0x10, 5),

734 
	mRST_GPIOG
 = 
_REG_BIT
(0x10, 6),

735 
	mRST_GPIOH
 = 
_REG_BIT
(0x10, 7),

736 
	mRST_GPIOI
 = 
_REG_BIT
(0x10, 8),

737 
	mRST_CRC
 = 
_REG_BIT
(0x10, 12),

738 
	mRST_DMA1
 = 
_REG_BIT
(0x10, 21),

739 
	mRST_DMA2
 = 
_REG_BIT
(0x10, 22),

740 
	mRST_ETHMAC
 = 
_REG_BIT
(0x10, 25),

741 
	mRST_OTGHS
 = 
_REG_BIT
(0x10, 29),

744 
	mRST_DCMI
 = 
_REG_BIT
(0x14, 0),

745 
	mRST_CRYP
 = 
_REG_BIT
(0x14, 4),

746 
	mRST_HASH
 = 
_REG_BIT
(0x14, 5),

747 
	mRST_RNG
 = 
_REG_BIT
(0x14, 6),

748 
	mRST_OTGFS
 = 
_REG_BIT
(0x14, 7),

751 
	mRST_FSMC
 = 
_REG_BIT
(0x18, 0),

754 
	mRST_TIM2
 = 
_REG_BIT
(0x20, 0),

755 
	mRST_TIM3
 = 
_REG_BIT
(0x20, 1),

756 
	mRST_TIM4
 = 
_REG_BIT
(0x20, 2),

757 
	mRST_TIM5
 = 
_REG_BIT
(0x20, 3),

758 
	mRST_TIM6
 = 
_REG_BIT
(0x20, 4),

759 
	mRST_TIM7
 = 
_REG_BIT
(0x20, 5),

760 
	mRST_TIM12
 = 
_REG_BIT
(0x20, 6),

761 
	mRST_TIM13
 = 
_REG_BIT
(0x20, 7),

762 
	mRST_TIM14
 = 
_REG_BIT
(0x20, 8),

763 
	mRST_WWDG
 = 
_REG_BIT
(0x20, 11),

764 
	mRST_SPI2
 = 
_REG_BIT
(0x20, 14),

765 
	mRST_SPI3
 = 
_REG_BIT
(0x20, 15),

766 
	mRST_USART2
 = 
_REG_BIT
(0x20, 17),

767 
	mRST_USART3
 = 
_REG_BIT
(0x20, 18),

768 
	mRST_UART4
 = 
_REG_BIT
(0x20, 19),

769 
	mRST_UART5
 = 
_REG_BIT
(0x20, 20),

770 
	mRST_I2C1
 = 
_REG_BIT
(0x20, 21),

771 
	mRST_I2C2
 = 
_REG_BIT
(0x20, 22),

772 
	mRST_I2C3
 = 
_REG_BIT
(0x20, 23),

773 
	mRST_CAN1
 = 
_REG_BIT
(0x20, 25),

774 
	mRST_CAN2
 = 
_REG_BIT
(0x20, 26),

775 
	mRST_PWR
 = 
_REG_BIT
(0x20, 28),

776 
	mRST_DAC
 = 
_REG_BIT
(0x20, 29),

779 
	mRST_TIM1
 = 
_REG_BIT
(0x24, 0),

780 
	mRST_TIM8
 = 
_REG_BIT
(0x24, 1),

781 
	mRST_USART1
 = 
_REG_BIT
(0x24, 4),

782 
	mRST_USART6
 = 
_REG_BIT
(0x24, 5),

783 
	mRST_ADC
 = 
_REG_BIT
(0x24, 8),

784 
	mRST_SDIO
 = 
_REG_BIT
(0x24, 11),

785 
	mRST_SPI1
 = 
_REG_BIT
(0x24, 12),

786 
	mRST_SYSCFG
 = 
_REG_BIT
(0x24, 14),

787 
	mRST_TIM9
 = 
_REG_BIT
(0x24, 16),

788 
	mRST_TIM10
 = 
_REG_BIT
(0x24, 17),

789 
	mRST_TIM11
 = 
_REG_BIT
(0x24, 18),

792 #unde‡
_REG_BIT


794 
	~<lib›ícm3/°m32/comm⁄/rcc_comm⁄_Æl.h
>

796 
BEGIN_DECLS


798 
rcc_osc_ªady_öt_˛ór
(
rcc_osc
 
osc
);

799 
rcc_osc_ªady_öt_íabÀ
(
rcc_osc
 
osc
);

800 
rcc_osc_ªady_öt_dißbÀ
(
rcc_osc
 
osc
);

801 
rcc_osc_ªady_öt_Êag
(
rcc_osc
 
osc
);

802 
rcc_css_öt_˛ór
();

803 
rcc_css_öt_Êag
();

804 
rcc_waô_f‹_sys˛k_°©us
(
rcc_osc
 
osc
);

805 
rcc_osc_⁄
(
rcc_osc
 
osc
);

806 
rcc_osc_off
(
rcc_osc
 
osc
);

807 
rcc_css_íabÀ
();

808 
rcc_css_dißbÀ
();

809 
rcc_£t_sys˛k_sour˚
(
uöt32_t
 
˛k
);

810 
rcc_£t_∂l_sour˚
(
uöt32_t
 
∂l§c
);

811 
rcc_£t_µª2
(
uöt32_t
 
µª2
);

812 
rcc_£t_µª1
(
uöt32_t
 
µª1
);

813 
rcc_£t_h¥e
(
uöt32_t
 
h¥e
);

814 
rcc_£t_π˝ª
(
uöt32_t
 
π˝ª
);

815 
rcc_£t_maö_∂l_hsi
(
uöt32_t
 
∂lm
, uöt32_à
∂ 
, uöt32_à
∂Õ
,

816 
uöt32_t
 
∂lq
);

817 
rcc_£t_maö_∂l_h£
(
uöt32_t
 
∂lm
, uöt32_à
∂ 
, uöt32_à
∂Õ
,

818 
uöt32_t
 
∂lq
);

819 
uöt32_t
 
rcc_sy°em_˛ock_sour˚
();

820 
rcc_˛ock_£tup_h£_3v3
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
);

821 
rcc_backupdomaö_ª£t
();

823 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f2/rng.h

18 #i‚de‡
LIBOPENCM3_RNG_H


19 
	#LIBOPENCM3_RNG_H


	)

21 
	~<lib›ícm3/°m32/comm⁄/∫g_comm⁄_v1.h
>

	@lib/libopencm3/include/libopencm3/stm32/f2/rtc.h

31 #i‚de‡
LIBOPENCM3_RTC_H


32 
	#LIBOPENCM3_RTC_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/πc_comm⁄_l1f024.h
>

	@lib/libopencm3/include/libopencm3/stm32/f2/spi.h

31 #i‚de‡
LIBOPENCM3_SPI_H


32 
	#LIBOPENCM3_SPI_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/•i_comm⁄_v1_‰f.h
>

	@lib/libopencm3/include/libopencm3/stm32/f2/syscfg.h

37 #i‚de‡
LIBOPENCM3_SYSCFG_H


38 
	#LIBOPENCM3_SYSCFG_H


	)

40 
	~<lib›ícm3/°m32/comm⁄/syscfg_comm⁄_l1f234.h
>

	@lib/libopencm3/include/libopencm3/stm32/f2/timer.h

34 #i‚de‡
LIBOPENCM3_TIMER_H


35 
	#LIBOPENCM3_TIMER_H


	)

37 
	~<lib›ícm3/°m32/comm⁄/timî_comm⁄_f24.h
>

	@lib/libopencm3/include/libopencm3/stm32/f2/usart.h

31 #i‚de‡
LIBOPENCM3_USART_H


32 
	#LIBOPENCM3_USART_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/ußπ_comm⁄_f24.h
>

	@lib/libopencm3/include/libopencm3/stm32/f3/adc.h

34 #i‚de‡
LIBOPENCM3_ADC_H


35 
	#LIBOPENCM3_ADC_H


	)

37 
	~<lib›ícm3/°m32/comm⁄/adc_comm⁄_v2.h
>

38 
	~<lib›ícm3/°m32/comm⁄/adc_comm⁄_v2_mu…i.h
>

45 
	#ADC1
 
ADC1_BASE


	)

46 
	#ADC2
 
ADC2_BASE


	)

47 
	#ADC3
 
ADC3_BASE


	)

48 
	#ADC4
 
ADC4_BASE


	)

56 
	#ADC1_ISR
 
	`ADC_ISR
(
ADC1_BASE
)

	)

57 
	#ADC2_ISR
 
	`ADC_ISR
(
ADC2_BASE
)

	)

58 
	#ADC3_ISR
 
	`ADC_ISR
(
ADC3_BASE
)

	)

59 
	#ADC4_ISR
 
	`ADC_ISR
(
ADC4_BASE
)

	)

61 
	#ADC1_IER
 
	`ADC_IER
(
ADC1_BASE
)

	)

62 
	#ADC2_IER
 
	`ADC_IER
(
ADC2_BASE
)

	)

63 
	#ADC3_IER
 
	`ADC_IER
(
ADC3_BASE
)

	)

64 
	#ADC4_IER
 
	`ADC_IER
(
ADC4_BASE
)

	)

66 
	#ADC1_CR
 
	`ADC_CR
(
ADC1_BASE
)

	)

67 
	#ADC2_CR
 
	`ADC_CR
(
ADC2_BASE
)

	)

68 
	#ADC3_CR
 
	`ADC_CR
(
ADC3_BASE
)

	)

69 
	#ADC4_CR
 
	`ADC_CR
(
ADC4_BASE
)

	)

71 
	#ADC1_CFGR1
 
	`ADC_CFGR1
(
ADC1_BASE
)

	)

72 
	#ADC2_CFGR1
 
	`ADC_CFGR1
(
ADC2_BASE
)

	)

73 
	#ADC3_CFGR1
 
	`ADC_CFGR1
(
ADC3_BASE
)

	)

74 
	#ADC4_CFGR1
 
	`ADC_CFGR1
(
ADC4_BASE
)

	)

76 
	#ADC_CFGR
(
adc
Ë
	`ADC_CFGR1
◊dc)

	)

77 
	#ADC1_CFGR
 
	`ADC_CFGR1
(
ADC1_BASE
)

	)

78 
	#ADC2_CFGR
 
	`ADC_CFGR1
(
ADC2_BASE
)

	)

79 
	#ADC3_CFGR
 
	`ADC_CFGR1
(
ADC3_BASE
)

	)

80 
	#ADC4_CFGR
 
	`ADC_CFGR1
(
ADC4_BASE
)

	)

82 
	#ADC1_SMPR1
 
	`ADC_SMPR1
(
ADC1_BASE
)

	)

83 
	#ADC2_SMPR1
 
	`ADC_SMPR1
(
ADC2_BASE
)

	)

84 
	#ADC3_SMPR1
 
	`ADC_SMPR1
(
ADC3_BASE
)

	)

85 
	#ADC4_SMPR1
 
	`ADC_SMPR1
(
ADC4_BASE
)

	)

87 
	#ADC1_SMPR2
 
	`ADC_SMPR2
(
ADC1_BASE
)

	)

88 
	#ADC2_SMPR2
 
	`ADC_SMPR2
(
ADC2_BASE
)

	)

89 
	#ADC3_SMPR2
 
	`ADC_SMPR2
(
ADC3_BASE
)

	)

90 
	#ADC4_SMPR2
 
	`ADC_SMPR2
(
ADC4_BASE
)

	)

92 
	#ADC1_TR1
 
	`ADC_TR1
(
ADC1_BASE
)

	)

93 
	#ADC2_TR1
 
	`ADC_TR1
(
ADC2_BASE
)

	)

94 
	#ADC3_TR1
 
	`ADC_TR1
(
ADC3_BASE
)

	)

95 
	#ADC4_TR1
 
	`ADC_TR1
(
ADC4_BASE
)

	)

97 
	#ADC1_TR2
 
	`ADC_TR2
(
ADC1_BASE
)

	)

98 
	#ADC2_TR2
 
	`ADC_TR2
(
ADC2_BASE
)

	)

99 
	#ADC3_TR2
 
	`ADC_TR2
(
ADC3_BASE
)

	)

100 
	#ADC4_TR2
 
	`ADC_TR2
(
ADC4_BASE
)

	)

102 
	#ADC1_TR3
 
	`ADC_TR3
(
ADC1_BASE
)

	)

103 
	#ADC2_TR3
 
	`ADC_TR3
(
ADC2_BASE
)

	)

104 
	#ADC3_TR3
 
	`ADC_TR3
(
ADC3_BASE
)

	)

105 
	#ADC4_TR3
 
	`ADC_TR3
(
ADC4_BASE
)

	)

107 
	#ADC1_SQR1
 
	`ADC_SQR1
(
ADC1_BASE
)

	)

108 
	#ADC2_SQR1
 
	`ADC_SQR1
(
ADC2_BASE
)

	)

109 
	#ADC3_SQR1
 
	`ADC_SQR1
(
ADC3_BASE
)

	)

110 
	#ADC4_SQR1
 
	`ADC_SQR1
(
ADC4_BASE
)

	)

112 
	#ADC1_SQR2
 
	`ADC_SQR2
(
ADC1_BASE
)

	)

113 
	#ADC2_SQR2
 
	`ADC_SQR2
(
ADC2_BASE
)

	)

114 
	#ADC3_SQR2
 
	`ADC_SQR2
(
ADC3_BASE
)

	)

115 
	#ADC4_SQR2
 
	`ADC_SQR2
(
ADC4_BASE
)

	)

117 
	#ADC1_SQR3
 
	`ADC_SQR3
(
ADC1_BASE
)

	)

118 
	#ADC2_SQR3
 
	`ADC_SQR3
(
ADC2_BASE
)

	)

119 
	#ADC3_SQR3
 
	`ADC_SQR3
(
ADC3_BASE
)

	)

120 
	#ADC4_SQR3
 
	`ADC_SQR3
(
ADC4_BASE
)

	)

122 
	#ADC1_SQR4
 
	`ADC_SQR4
(
ADC1_BASE
)

	)

123 
	#ADC2_SQR4
 
	`ADC_SQR4
(
ADC2_BASE
)

	)

124 
	#ADC3_SQR4
 
	`ADC_SQR4
(
ADC3_BASE
)

	)

125 
	#ADC4_SQR4
 
	`ADC_SQR4
(
ADC4_BASE
)

	)

127 
	#ADC1_DR
 
	`ADC_DR
(
ADC1_BASE
)

	)

128 
	#ADC2_DR
 
	`ADC_DR
(
ADC2_BASE
)

	)

129 
	#ADC3_DR
 
	`ADC_DR
(
ADC3_BASE
)

	)

130 
	#ADC4_DR
 
	`ADC_DR
(
ADC4_BASE
)

	)

132 
	#ADC1_JSQR
 
	`ADC_JSQR
(
ADC1_BASE
)

	)

133 
	#ADC2_JSQR
 
	`ADC_JSQR
(
ADC2_BASE
)

	)

134 
	#ADC3_JSQR
 
	`ADC_JSQR
(
ADC3_BASE
)

	)

135 
	#ADC4_JSQR
 
	`ADC_JSQR
(
ADC4_BASE
)

	)

137 
	#ADC1_OFR1
 
	`ADC_OFR1
(
ADC1_BASE
)

	)

138 
	#ADC2_OFR1
 
	`ADC_OFR1
(
ADC2_BASE
)

	)

139 
	#ADC3_OFR1
 
	`ADC_OFR1
(
ADC3_BASE
)

	)

140 
	#ADC4_OFR1
 
	`ADC_OFR1
(
ADC4_BASE
)

	)

142 
	#ADC1_OFR2
 
	`ADC_OFR2
(
ADC1_BASE
)

	)

143 
	#ADC2_OFR2
 
	`ADC_OFR2
(
ADC2_BASE
)

	)

144 
	#ADC3_OFR2
 
	`ADC_OFR2
(
ADC3_BASE
)

	)

145 
	#ADC4_OFR2
 
	`ADC_OFR2
(
ADC4_BASE
)

	)

147 
	#ADC1_OFR3
 
	`ADC_OFR3
(
ADC1_BASE
)

	)

148 
	#ADC2_OFR3
 
	`ADC_OFR3
(
ADC2_BASE
)

	)

149 
	#ADC3_OFR3
 
	`ADC_OFR3
(
ADC3_BASE
)

	)

150 
	#ADC4_OFR3
 
	`ADC_OFR3
(
ADC4_BASE
)

	)

152 
	#ADC1_OFR4
 
	`ADC_OFR4
(
ADC1_BASE
)

	)

153 
	#ADC2_OFR4
 
	`ADC_OFR4
(
ADC2_BASE
)

	)

154 
	#ADC3_OFR4
 
	`ADC_OFR4
(
ADC3_BASE
)

	)

155 
	#ADC4_OFR4
 
	`ADC_OFR4
(
ADC4_BASE
)

	)

157 
	#ADC1_JDR1
 
	`ADC_JDR1
(
ADC1_BASE
)

	)

158 
	#ADC2_JDR1
 
	`ADC_JDR1
(
ADC2_BASE
)

	)

159 
	#ADC3_JDR1
 
	`ADC_JDR1
(
ADC3_BASE
)

	)

160 
	#ADC4_JDR1
 
	`ADC_JDR1
(
ADC4_BASE
)

	)

162 
	#ADC1_JDR2
 
	`ADC_JDR2
(
ADC1_BASE
)

	)

163 
	#ADC2_JDR2
 
	`ADC_JDR2
(
ADC2_BASE
)

	)

164 
	#ADC3_JDR2
 
	`ADC_JDR2
(
ADC3_BASE
)

	)

165 
	#ADC4_JDR2
 
	`ADC_JDR2
(
ADC4_BASE
)

	)

167 
	#ADC1_JDR3
 
	`ADC_JDR3
(
ADC1_BASE
)

	)

168 
	#ADC2_JDR3
 
	`ADC_JDR3
(
ADC2_BASE
)

	)

169 
	#ADC3_JDR3
 
	`ADC_JDR3
(
ADC3_BASE
)

	)

170 
	#ADC4_JDR3
 
	`ADC_JDR3
(
ADC4_BASE
)

	)

172 
	#ADC1_JDR4
 
	`ADC_JDR4
(
ADC1_BASE
)

	)

173 
	#ADC2_JDR4
 
	`ADC_JDR4
(
ADC2_BASE
)

	)

174 
	#ADC3_JDR4
 
	`ADC_JDR4
(
ADC3_BASE
)

	)

175 
	#ADC4_JDR4
 
	`ADC_JDR4
(
ADC4_BASE
)

	)

177 
	#ADC1_AWD2CR
 
	`ADC_AWD2CR
(
ADC1_BASE
)

	)

178 
	#ADC2_AWD2CR
 
	`ADC_AWD2CR
(
ADC2_BASE
)

	)

179 
	#ADC3_AWD2CR
 
	`ADC_AWD2CR
(
ADC3_BASE
)

	)

180 
	#ADC4_AWD2CR
 
	`ADC_AWD2CR
(
ADC4_BASE
)

	)

182 
	#ADC1_AWD3CR
 
	`ADC_AWD3CR
(
ADC1_BASE
)

	)

183 
	#ADC2_AWD3CR
 
	`ADC_AWD3CR
(
ADC2_BASE
)

	)

184 
	#ADC3_AWD3CR
 
	`ADC_AWD3CR
(
ADC3_BASE
)

	)

185 
	#ADC4_AWD3CR
 
	`ADC_AWD3CR
(
ADC4_BASE
)

	)

187 
	#ADC1_DIFSEL
 
	`ADC_DIFSEL
(
ADC1_BASE
)

	)

188 
	#ADC2_DIFSEL
 
	`ADC_DIFSEL
(
ADC2_BASE
)

	)

189 
	#ADC3_DIFSEL
 
	`ADC_DIFSEL
(
ADC3_BASE
)

	)

190 
	#ADC4_DIFSEL
 
	`ADC_DIFSEL
(
ADC4_BASE
)

	)

192 
	#ADC1_CALFACT
 
	`ADC_CALFACT
(
ADC1_BASE
)

	)

193 
	#ADC2_CALFACT
 
	`ADC_CALFACT
(
ADC2_BASE
)

	)

194 
	#ADC3_CALFACT
 
	`ADC_CALFACT
(
ADC3_BASE
)

	)

195 
	#ADC4_CALFACT
 
	`ADC_CALFACT
(
ADC4_BASE
)

	)

197 
	#ADC12_CSR
 
	`ADC_CSR
(
ADC1
)

	)

198 
	#ADC12_CCR
 
	`ADC_CCR
(
ADC1
)

	)

199 
	#ADC12_CDR
 
	`ADC_CDR
(
ADC1
)

	)

200 
	#ADC34_CSR
 
	`ADC_CSR
(
ADC3
)

	)

201 
	#ADC34_CCR
 
	`ADC_CCR
(
ADC3
)

	)

202 
	#ADC34_CDR
 
	`ADC_CDR
(
ADC3
)

	)

208 
	#ADC_CR_ADVREGEN_ENABLE
 (0x1 << 28)

	)

209 
	#ADC_CR_ADVREGEN_DISABLE
 (0x2 << 28)

	)

210 
	#ADC_CR_ADVREGEN_MASK
 (0x3 << 28)

	)

218 
	#ADC_SMPR_SMP_1DOT5CYC
 0x0

	)

219 
	#ADC_SMPR_SMP_2DOT5CYC
 0x1

	)

220 
	#ADC_SMPR_SMP_4DOT5CYC
 0x2

	)

221 
	#ADC_SMPR_SMP_7DOT5CYC
 0x3

	)

222 
	#ADC_SMPR_SMP_19DOT5CYC
 0x4

	)

223 
	#ADC_SMPR_SMP_61DOT5CYC
 0x5

	)

224 
	#ADC_SMPR_SMP_181DOT5CYC
 0x6

	)

225 
	#ADC_SMPR_SMP_601DOT5CYC
 0x7

	)

251 
	#ADC_JSQR_JL_LSB
 0

	)

252 
	#ADC_JSQR_JL_SHIFT
 0

	)

253 
	#ADC_JSQR_JSQ4_LSB
 26

	)

254 
	#ADC_JSQR_JSQ3_LSB
 20

	)

255 
	#ADC_JSQR_JSQ2_LSB
 14

	)

256 
	#ADC_JSQR_JSQ1_LSB
 8

	)

258 
	#ADC_JSQR_JSQ_VAL
(
n
, 
vÆ
Ë((vÆË<< ((“Ë- 1Ë* 6 + 8))

	)

259 
	#ADC_JSQR_JL_VAL
(
vÆ
Ë(((vÆË- 1Ë<< 
ADC_JSQR_JL_SHIFT
)

	)

273 
	#ADC_JSQR_JEXTEN_DISABLED
 (0x0 << 6)

	)

274 
	#ADC_JSQR_JEXTEN_RISING_EDGE
 (0x1 << 6)

	)

275 
	#ADC_JSQR_JEXTEN_FALLING_EDGE
 (0x2 << 6)

	)

276 
	#ADC_JSQR_JEXTEN_BOTH_EDGES
 (0x3 << 6)

	)

278 
	#ADC_JSQR_JEXTEN_MASK
 (0x3 << 6)

	)

281 
	#ADC_JSQR_JEXTSEL_EVENT_0
 (0x0 << 2)

	)

282 
	#ADC_JSQR_JEXTSEL_EVENT_1
 (0x1 << 2)

	)

283 
	#ADC_JSQR_JEXTSEL_EVENT_2
 (0x2 << 2)

	)

284 
	#ADC_JSQR_JEXTSEL_EVENT_3
 (0x3 << 2)

	)

285 
	#ADC_JSQR_JEXTSEL_EVENT_4
 (0x4 << 2)

	)

286 
	#ADC_JSQR_JEXTSEL_EVENT_5
 (0x5 << 2)

	)

287 
	#ADC_JSQR_JEXTSEL_EVENT_6
 (0x6 << 2)

	)

288 
	#ADC_JSQR_JEXTSEL_EVENT_7
 (0x7 << 2)

	)

289 
	#ADC_JSQR_JEXTSEL_EVENT_8
 (0x8 << 2)

	)

290 
	#ADC_JSQR_JEXTSEL_EVENT_9
 (0x9 << 2)

	)

291 
	#ADC_JSQR_JEXTSEL_EVENT_10
 (0xA << 2)

	)

292 
	#ADC_JSQR_JEXTSEL_EVENT_11
 (0xB << 2)

	)

293 
	#ADC_JSQR_JEXTSEL_EVENT_12
 (0xC << 2)

	)

294 
	#ADC_JSQR_JEXTSEL_EVENT_13
 (0xD << 2)

	)

295 
	#ADC_JSQR_JEXTSEL_EVENT_14
 (0xE << 2)

	)

296 
	#ADC_JSQR_JEXTSEL_EVENT_15
 (0xF << 2)

	)

298 
	#ADC_JSQR_JEXTSEL_MASK
 (0xF << 2)

	)

301 
	#ADC_JSQR_JL_1_CONVERSION
 (0x0 << 0)

	)

302 
	#ADC_JSQR_JL_2_CONVERSIONS
 (0x1 << 0)

	)

303 
	#ADC_JSQR_JL_3_CONVERSIONS
 (0x2 << 0)

	)

304 
	#ADC_JSQR_JL_4_CONVERSIONS
 (0x3 << 0)

	)

310 
	#ADC_OFR1_OFFSET1_EN
 (1 << 31)

	)

323 
	#ADC_OFR2_OFFSET2_EN
 (1 << 31)

	)

336 
	#ADC_OFR3_OFFSET3_EN
 (1 << 31)

	)

349 
	#ADC_OFR4_OFFSET4_EN
 (1 << 31)

	)

391 
	#ADC_CSR_JQOVF_SLV
 (1 << 26)

	)

394 
	#ADC_CSR_AWD3_SLV
 (1 << 25)

	)

397 
	#ADC_CSR_AWD2_SLV
 (1 << 24)

	)

400 
	#ADC_CSR_AWD1_SLV
 (1 << 23)

	)

403 
	#ADC_CSR_JEOS_SLV
 (1 << 22)

	)

406 
	#ADC_CSR_JEOC_SLV
 (1 << 21)

	)

409 
	#ADC_CSR_OVR_SLV
 (1 << 20)

	)

412 
	#ADC_CSR_EOS_SLV
 (1 << 19)

	)

415 
	#ADC_CSR_EOC_SLV
 (1 << 18)

	)

418 
	#ADC_CSR_EOSMP_SLV
 (1 << 17)

	)

421 
	#ADC_CSR_ADRDY_SLV
 (1 << 16)

	)

424 
	#ADC_CSR_JQOVF_MST
 (1 << 10)

	)

427 
	#ADC_CSR_AWD3_MST
 (1 << 9)

	)

430 
	#ADC_CSR_AWD2_MST
 (1 << 8)

	)

433 
	#ADC_CSR_AWD1_MST
 (1 << 7)

	)

436 
	#ADC_CSR_JEOS_MST
 (1 << 6)

	)

439 
	#ADC_CSR_JEOC_MST
 (1 << 5)

	)

442 
	#ADC_CSR_OVR_MST
 (1 << 4)

	)

445 
	#ADC_CSR_EOS_MST
 (1 << 3)

	)

448 
	#ADC_CSR_EOC_MST
 (1 << 2)

	)

451 
	#ADC_CSR_EOSMP_MST
 (1 << 1)

	)

454 
	#ADC_CSR_ADRDY_MST
 (1 << 0)

	)

460 
	#ADC_CCR_VBATEN
 (1 << 24)

	)

463 
	#ADC_CCR_TSEN
 (1 << 23)

	)

466 
	#ADC_CCR_VREFEN
 (1 << 22)

	)

469 
	#ADC_CCR_CKMODE_CKX
 (0x0 << 16)

	)

470 
	#ADC_CCR_CKMODE_DIV1
 (0x1 << 16)

	)

471 
	#ADC_CCR_CKMODE_DIV2
 (0x2 << 16)

	)

472 
	#ADC_CCR_CKMODE_DIV4
 (0x3 << 16)

	)

474 
	#ADC_CCR_CKMODE_MASK
 (0x3 << 16)

	)

477 
	#ADC_CCR_MDMA_DISABLE
 (0x0 << 14)

	)

479 
	#ADC_CCR_MDMA_12_10_BIT
 (0x2 << 14)

	)

480 
	#ADC_CCR_MDMA_8_6_BIT
 (0x3 << 14)

	)

483 
	#ADC_CCR_DMACFG
 (1 << 13)

	)

486 
	#ADC_CCR_DELAY_SHIFT
 8

	)

496 
	#ADC_CCR_DUAL_INDEPENDENT
 0x0

	)

503 
	#ADC_CCR_DUAL_REG_SIMUL_AND_INJECTED_SIMUL
 0x1

	)

508 
	#ADC_CCR_DUAL_REG_SIMUL_AND_ALTERNATE_TRIG
 0x2

	)

513 
	#ADC_CCR_DUAL_REG_INTERLEAVED_AND_INJECTED_SIMUL
 0x3

	)

516 
	#ADC_CCR_DUAL_INJECTED_SIMUL
 0x5

	)

518 
	#ADC_CCR_DUAL_REGULAR_SIMUL
 0x6

	)

520 
	#ADC_CCR_DUAL_INTERLEAVED
 0x7

	)

522 
	#ADC_CCR_DUAL_ALTERNATE_TRIG
 0x9

	)

525 
	#ADC_CCR_DUAL_MASK
 (0x1f)

	)

526 
	#ADC_CCR_DUAL_SHIFT
 0

	)

539 
	#ADC_CHANNEL_TEMP
 16

	)

540 
	#ADC_CHANNEL_VBAT
 17

	)

541 
	#ADC_CHANNEL_VREF
 18

	)

545 
BEGIN_DECLS


547 
adc_íabÀ_™Æog_w©chdog_ªguœr
(
uöt32_t
 
adc
);

548 
adc_dißbÀ_™Æog_w©chdog_ªguœr
(
uöt32_t
 
adc
);

549 
adc_íabÀ_™Æog_w©chdog_öje˘ed
(
uöt32_t
 
adc
);

550 
adc_dißbÀ_™Æog_w©chdog_öje˘ed
(
uöt32_t
 
adc
);

551 
adc_íabÀ_disc⁄töuous_mode_ªguœr
(
uöt32_t
 
adc
, 
uöt8_t
 
Àngth
);

552 
adc_dißbÀ_disc⁄töuous_mode_ªguœr
(
uöt32_t
 
adc
);

553 
adc_íabÀ_disc⁄töuous_mode_öje˘ed
(
uöt32_t
 
adc
);

554 
adc_dißbÀ_disc⁄töuous_mode_öje˘ed
(
uöt32_t
 
adc
);

555 
adc_íabÀ_autom©ic_öje˘ed_group_c⁄vîsi⁄
(
uöt32_t
 
adc
);

556 
adc_dißbÀ_autom©ic_öje˘ed_group_c⁄vîsi⁄
(
uöt32_t
 
adc
);

557 
adc_íabÀ_™Æog_w©chdog_⁄_Æl_ch™√ls
(
uöt32_t
 
adc
);

558 
adc_íabÀ_™Æog_w©chdog_⁄_£À˘ed_ch™√l
(
uöt32_t
 
adc
,

559 
uöt8_t
 
ch™√l
);

562 
adc_íabÀ_eoc_öãºu±_öje˘ed
(
uöt32_t
 
adc
);

563 
adc_dißbÀ_eoc_öãºu±_öje˘ed
(
uöt32_t
 
adc
);

564 
adc_íabÀ_eos_öãºu±_öje˘ed
(
uöt32_t
 
adc
);

565 
adc_dißbÀ_eos_öãºu±_öje˘ed
(
uöt32_t
 
adc
);

566 
adc_íabÀ_Æl_awd_öãºu±
(
uöt32_t
 
adc
);

567 
adc_dißbÀ_Æl_awd_öãºu±
(
uöt32_t
 
adc
);

568 
adc_íabÀ_eos_öãºu±
(
uöt32_t
 
adc
);

569 
adc_dißbÀ_eos_öãºu±
(
uöt32_t
 
adc
);

570 
adc_°¨t_c⁄vîsi⁄_öje˘ed
(
uöt32_t
 
adc
);

571 
adc_dißbÀ_exã∫Æ_åiggî_ªguœr
(
uöt32_t
 
adc
);

572 
adc_dißbÀ_exã∫Æ_åiggî_öje˘ed
(
uöt32_t
 
adc
);

573 
adc_£t_w©chdog_high_thªshﬁd
(
uöt32_t
 
adc
, 
uöt16_t
 
thªshﬁd
);

574 
adc_£t_w©chdog_low_thªshﬁd
(
uöt32_t
 
adc
, 
uöt16_t
 
thªshﬁd
);

575 
adc_£t_öje˘ed_£quí˚
(
uöt32_t
 
adc
, 
uöt8_t
 
Àngth
, uöt8_à
ch™√l
[]);

576 
boﬁ
 
adc_eoc_öje˘ed
(
uöt32_t
 
adc
);

577 
boﬁ
 
adc_eos_öje˘ed
(
uöt32_t
 
adc
);

578 
uöt32_t
 
adc_ªad_öje˘ed
(uöt32_à
adc
, 
uöt8_t
 
ªg
);

579 
adc_£t_öje˘ed_off£t
(
uöt32_t
 
adc
, 
uöt8_t
 
ªg
, uöt32_à
off£t
);

581 
adc_£t_˛k_¥esˇÀ
(
uöt32_t
 
adc
, uöt32_à
¥esˇÀr
);

582 
adc_£t_mu…i_mode
(
uöt32_t
 
adc
, uöt32_à
mode
);

583 
adc_íabÀ_exã∫Æ_åiggî_ªguœr
(
uöt32_t
 
adc
, uöt32_à
åiggî
,

584 
uöt32_t
 
pﬁ¨ôy
);

585 
adc_íabÀ_exã∫Æ_åiggî_öje˘ed
(
uöt32_t
 
adc
, uöt32_à
åiggî
,

586 
uöt32_t
 
pﬁ¨ôy
);

587 
boﬁ
 
adc_awd
(
uöt32_t
 
adc
);

591 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f3/comparator.h

31 #i‚de‡
LIBOPENCM3_COMP_H


32 
	#LIBOPENCM3_COMP_H


	)

35 
	#COMP1
 (
COMP_BASE
 + 0x1C)

	)

36 
	#COMP2
 (
COMP_BASE
 + 0x20)

	)

37 
	#COMP3
 (
COMP_BASE
 + 0x24)

	)

38 
	#COMP4
 (
COMP_BASE
 + 0x28)

	)

39 
	#COMP5
 (
COMP_BASE
 + 0x2C)

	)

40 
	#COMP6
 (
COMP_BASE
 + 0x30)

	)

41 
	#COMP7
 (
COMP_BASE
 + 0x34)

	)

46 
	#COMP_CSR
(
comp_ba£
Ë
	`MMIO32
((comp_ba£Ë+ 0x00)

	)

47 
	#COMP1_CSR
 
	`COMP_CSR
(
COMP1
)

	)

48 
	#COMP2_CSR
 
	`COMP_CSR
(
COMP2
)

	)

49 
	#COMP3_CSR
 
	`COMP_CSR
(
COMP3
)

	)

50 
	#COMP4_CSR
 
	`COMP_CSR
(
COMP4
)

	)

51 
	#COMP5_CSR
 
	`COMP_CSR
(
COMP5
)

	)

52 
	#COMP6_CSR
 
	`COMP_CSR
(
COMP6
)

	)

53 
	#COMP7_CSR
 
	`COMP_CSR
(
COMP7
)

	)

57 
	#COMP_CSR_LOCK
 (0x1 << 31)

	)

58 
	#COMP_CSR_OUT
 (0x1 << 30)

	)

61 
	#COMP_CSR_BLANKING_MASK
 (0x7)

	)

62 
	#COMP_CSR_BLANKING_SHIFT
 (18)

	)

63 
	#COMP_CSR_BLANKING_NONE
 (0x0)

	)

64 
	#COMP_CSR_BLANKING
(
bœnkög
Ë(((bœnkögË& 
COMP_CSR_BLANKING_MASK
Ë<< 
COMP_CSR_BLANKING_SHIFT
)

	)

67 
	#COMP_CSR_HYST_NONE
 (0x0)

	)

68 
	#COMP_CSR_HYST_LOW
 (0x1)

	)

69 
	#COMP_CSR_HYST_MEDIUM
 (0x2)

	)

70 
	#COMP_CSR_HYST_HIGH
 (0x3)

	)

71 
	#COMP_CSR_HYST_MASK
 (0x3)

	)

72 
	#COMP_CSR_HYST_SHIFT
 (16)

	)

74 
	#COMP_CSR_POL
 (0x1 << 15)

	)

77 
	#COMP_CSR_OUTSEL
(
out£l
Ë(((out£lË& 
COMP_CSR_OUTSEL_MASK
Ë<< 
COMP_CSR_OUTSEL_SHIFT
)

	)

78 
	#COMP_CSR_OUTSEL_MASK
 (0xf)

	)

79 
	#COMP_CSR_OUTSEL_SHIFT
 (10)

	)

82 
	#COMP_CSR_WINMODE
 (0x1 << 9)

	)

85 
	#COMP_CSR_INPSEL
 (0x1 << 7)

	)

89 
	#COMP_CSR_INMSEL
(
öm£l
) ((((inmsel) & 0x7) << 4) | \

90 ((((
öm£l
Ë& 0x8Ë>> 3Ë<< 22))

	)

91 
	#COMP_CSR_INMSEL_MASK
 (0x7 << 4)

	)

93 
	#COMP_CSR_MODE_HIGHSPEED
 (0x0)

	)

94 
	#COMP_CSR_MODE_MEDIUMSPEED
 (0x1)

	)

95 
	#COMP_CSR_MODE_LOWSPEED
 (0x2)

	)

96 
	#COMP_CSR_MODE_ULTRALOWPOWER
 (0x3)

	)

97 
	#COMP_CSR_MODE_MASK
 (0x3)

	)

98 
	#COMP_CSR_MODE_SHIFT
 (2)

	)

101 
	#COMP_CSR_INPDAC
 (0x1 << 1)

	)

103 
	#COMP_CSR_EN
 (0x1 << 0)

	)

	@lib/libopencm3/include/libopencm3/stm32/f3/crc.h

32 #i‚de‡
LIBOPENCM3_CRC_H


33 
	#LIBOPENCM3_CRC_H


	)

35 
	~<lib›ícm3/°m32/comm⁄/¸c_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/f3/dac.h

31 #i‚de‡
LIBOPENCM3_DAC_H


32 
	#LIBOPENCM3_DAC_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/dac_comm⁄_Æl.h
>

	@lib/libopencm3/include/libopencm3/stm32/f3/dma.h

31 #i‚de‡
LIBOPENCM3_DMA_H


32 
	#LIBOPENCM3_DMA_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/dma_comm⁄_l1f013.h
>

	@lib/libopencm3/include/libopencm3/stm32/f3/doc-stm32f3.h

	@lib/libopencm3/include/libopencm3/stm32/f3/exti.h

36 #i‚de‡
LIBOPENCM3_EXTI_H


37 
	#LIBOPENCM3_EXTI_H


	)

40 
	~<lib›ícm3/°m32/comm⁄/exti_comm⁄_Æl.h
>

41 
	~<lib›ícm3/°m32/comm⁄/exti_comm⁄_v1.h
>

44 
	#EXTI_IMR2
 
	`MMIO32
(
EXTI_BASE
 + 0x18)

	)

45 
	#EXTI_EMR2
 
	`MMIO32
(
EXTI_BASE
 + 0x1C)

	)

46 
	#EXTI_RTSR2
 
	`MMIO32
(
EXTI_BASE
 + 0x20)

	)

47 
	#EXTI_FTSR2
 
	`MMIO32
(
EXTI_BASE
 + 0x24)

	)

48 
	#EXTI_SWIER2
 
	`MMIO32
(
EXTI_BASE
 + 0x28)

	)

49 
	#EXTI_PR2
 
	`MMIO32
(
EXTI_BASE
 + 0x2C)

	)

	@lib/libopencm3/include/libopencm3/stm32/f3/flash.h

31 #i‚de‡
LIBOPENCM3_FLASH_H


32 
	#LIBOPENCM3_FLASH_H


	)

35 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_Æl.h
>

36 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_f.h
>

42 
	#FLASH_ACR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x00)

	)

44 
	#FLASH_KEYR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x04)

	)

46 
	#FLASH_OPTKEYR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x08)

	)

48 
	#FLASH_SR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x0C)

	)

50 
	#FLASH_CR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x10)

	)

52 
	#FLASH_AR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x14)

	)

54 
	#FLASH_OBR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x1C)

	)

56 
	#FLASH_WRPR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x20)

	)

61 
	#FLASH_ACR_PRFTBS
 (1 << 5)

	)

62 
	#FLASH_ACR_PRFTBE
 (1 << 4)

	)

64 
	#FLASH_ACR_PRFTEN
 
FLASH_ACR_PRFTBE


	)

65 
	#FLASH_ACR_HLFCYA
 (1 << 3)

	)

66 
	#FLASH_ACR_LATENCY_SHIFT
 0

	)

67 
	#FLASH_ACR_LATENCY_MASK
 0x0f

	)

69 
	#FLASH_ACR_LATENCY
(
w
Ë((wË& 
FLASH_ACR_LATENCY_MASK
)

	)

74 
	#FLASH_SR_BSY
 (1 << 0)

	)

75 
	#FLASH_SR_ERLYBSY
 (1 << 1)

	)

76 
	#FLASH_SR_PGERR
 (1 << 2)

	)

77 
	#FLASH_SR_WRPRTERR
 (1 << 4)

	)

78 
	#FLASH_SR_EOP
 (1 << 5)

	)

82 
	#FLASH_CR_OBL_LAUNCH
 (1 << 13)

	)

83 
	#FLASH_CR_EOPIE
 (1 << 12)

	)

84 
	#FLASH_CR_ERRIE
 (1 << 10)

	)

85 
	#FLASH_CR_OPTWRE
 (1 << 9)

	)

86 
	#FLASH_CR_LOCK
 (1 << 7)

	)

87 
	#FLASH_CR_STRT
 (1 << 6)

	)

88 
	#FLASH_CR_OPTER
 (1 << 5)

	)

89 
	#FLASH_CR_OPTPG
 (1 << 4)

	)

90 
	#FLASH_CR_MER
 (1 << 2)

	)

91 
	#FLASH_CR_PER
 (1 << 1)

	)

92 
	#FLASH_CR_PG
 (1 << 0)

	)

95 
	#FLASH_KEYR_KEY1
 ((
uöt32_t
)0x45670123)

	)

96 
	#FLASH_KEYR_KEY2
 ((
uöt32_t
)0xcdef89ab)

	)

97 
	#FLASH_OPTKEYR_KEY1
 
FLASH_KEYR_KEY1


	)

98 
	#FLASH_OPTKEYR_KEY2
 
FLASH_KEYR_KEY2


	)

100 
BEGIN_DECLS


102 
Êash_˛ór_pgîr_Êag
();

103 
Êash_˛ór_wΩπîr_Êag
();

104 
Êash_¥ogøm_hÆf_w‹d
(
uöt32_t
 
addªss
, 
uöt16_t
 
d©a
);

105 
Êash_îa£_∑ge
(
uöt32_t
 
∑ge_addªss
);

106 
Êash_îa£_Æl_∑ges
();

108 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f3/gpio.h

32 #i‚de‡
LIBOPENCM3_GPIO_H


33 
	#LIBOPENCM3_GPIO_H


	)

35 
	~<lib›ícm3/°m32/comm⁄/gpio_comm⁄_f234.h
>

	@lib/libopencm3/include/libopencm3/stm32/f3/hrtim.h

31 #i‚de‡
LIBOPENCM3_HRTIM_H


32 
	#LIBOPENCM3_HRTIM_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/hπim_comm⁄_Æl.h
>

	@lib/libopencm3/include/libopencm3/stm32/f3/i2c.h

31 #i‚de‡
LIBOPENCM3_I2C_H


32 
	#LIBOPENCM3_I2C_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/i2c_comm⁄_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/f3/iwdg.h

33 #i‚de‡
LIBOPENCM3_IWDG_H


34 
	#LIBOPENCM3_IWDG_H


	)

36 
	~<lib›ícm3/°m32/comm⁄/iwdg_comm⁄_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/f3/memorymap.h

22 #i‚de‡
LIBOPENCM3_MEMORYMAP_H


23 
	#LIBOPENCM3_MEMORYMAP_H


	)

25 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

30 
	#PERIPH_BASE
 (0x40000000U)

	)

31 
	#PERIPH_BASE_APB1
 (
PERIPH_BASE
 + 0x00000)

	)

32 
	#PERIPH_BASE_APB2
 (
PERIPH_BASE
 + 0x10000)

	)

33 
	#PERIPH_BASE_AHB1
 (
PERIPH_BASE
 + 0x20000)

	)

34 
	#PERIPH_BASE_AHB2
 (0x48000000U)

	)

35 
	#PERIPH_BASE_AHB3
 (0x50000000U)

	)

40 
	#TIM2_BASE
 (
PERIPH_BASE_APB1
 + 0x0000)

	)

41 
	#TIM3_BASE
 (
PERIPH_BASE_APB1
 + 0x0400)

	)

42 
	#TIM4_BASE
 (
PERIPH_BASE_APB1
 + 0x0800)

	)

44 
	#TIM6_BASE
 (
PERIPH_BASE_APB1
 + 0x1000)

	)

45 
	#TIM7_BASE
 (
PERIPH_BASE_APB1
 + 0x1400)

	)

47 
	#RTC_BASE
 (
PERIPH_BASE_APB1
 + 0x2800)

	)

48 
	#WWDG_BASE
 (
PERIPH_BASE_APB1
 + 0x2c00)

	)

49 
	#IWDG_BASE
 (
PERIPH_BASE_APB1
 + 0x3000)

	)

50 
	#I2S2_EXT_BASE
 (
PERIPH_BASE_APB1
 + 0x3400)

	)

51 
	#SPI2_BASE
 (
PERIPH_BASE_APB1
 + 0x3800)

	)

52 
	#SPI3_BASE
 (
PERIPH_BASE_APB1
 + 0x3c00)

	)

53 
	#I2S3_EXT_BASE
 (
PERIPH_BASE_APB1
 + 0x4000)

	)

54 
	#USART2_BASE
 (
PERIPH_BASE_APB1
 + 0x4400)

	)

55 
	#USART3_BASE
 (
PERIPH_BASE_APB1
 + 0x4800)

	)

56 
	#UART4_BASE
 (
PERIPH_BASE_APB1
 + 0x4c00)

	)

57 
	#UART5_BASE
 (
PERIPH_BASE_APB1
 + 0x5000)

	)

58 
	#I2C1_BASE
 (
PERIPH_BASE_APB1
 + 0x5400)

	)

59 
	#I2C2_BASE
 (
PERIPH_BASE_APB1
 + 0x5800)

	)

60 
	#USB_DEV_FS_BASE
 (
PERIPH_BASE_APB1
 + 0x5C00)

	)

61 
	#USB_PMA_BASE
 (
PERIPH_BASE_APB1
 + 0x6000)

	)

62 
	#BX_CAN1_BASE
 (
PERIPH_BASE_APB1
 + 0x6400)

	)

65 
	#POWER_CONTROL_BASE
 (
PERIPH_BASE_APB1
 + 0x7000)

	)

66 
	#DAC_BASE
 (
PERIPH_BASE_APB1
 + 0x7400)

	)

67 
	#I2C3_BASE
 (
PERIPH_BASE_APB1
 + 0x7800)

	)

72 
	#HRTIM_BASE
 (
PERIPH_BASE_APB2
 + 0x7400)

	)

73 
	#TIM17_BASE
 (
PERIPH_BASE_APB2
 + 0x4800)

	)

74 
	#TIM16_BASE
 (
PERIPH_BASE_APB2
 + 0x4400)

	)

75 
	#TIM15_BASE
 (
PERIPH_BASE_APB2
 + 0x4000)

	)

77 
	#SPI4_BASE
 (
PERIPH_BASE_APB2
 + 0x3C00)

	)

78 
	#USART1_BASE
 (
PERIPH_BASE_APB2
 + 0x3800)

	)

79 
	#TIM8_BASE
 (
PERIPH_BASE_APB2
 + 0x3400)

	)

80 
	#SPI1_BASE
 (
PERIPH_BASE_APB2
 + 0x3000)

	)

81 
	#TIM1_BASE
 (
PERIPH_BASE_APB2
 + 0x2C00)

	)

83 
	#EXTI_BASE
 (
PERIPH_BASE_APB2
 + 0x0400)

	)

84 
	#SYSCFG_BASE
 (
PERIPH_BASE_APB2
 + 0x0000)

	)

85 
	#COMP_BASE
 (
PERIPH_BASE_APB2
 + 0x0000)

	)

86 
	#OPAMP_BASE
 (
PERIPH_BASE_APB2
 + 0x0000)

	)

90 
	#GPIO_PORT_A_BASE
 (
PERIPH_BASE_AHB2
 + 0x0000)

	)

91 
	#GPIO_PORT_B_BASE
 (
PERIPH_BASE_AHB2
 + 0x0400)

	)

92 
	#GPIO_PORT_C_BASE
 (
PERIPH_BASE_AHB2
 + 0x0800)

	)

93 
	#GPIO_PORT_D_BASE
 (
PERIPH_BASE_AHB2
 + 0x0C00)

	)

94 
	#GPIO_PORT_E_BASE
 (
PERIPH_BASE_AHB2
 + 0x1000)

	)

95 
	#GPIO_PORT_F_BASE
 (
PERIPH_BASE_AHB2
 + 0x1400)

	)

96 
	#GPIO_PORT_G_BASE
 (
PERIPH_BASE_AHB2
 + 0x1800)

	)

97 
	#GPIO_PORT_H_BASE
 (
PERIPH_BASE_AHB2
 + 0x1C00)

	)

101 
	#TSC_BASE
 (
PERIPH_BASE_AHB1
 + 0x4000)

	)

103 
	#CRC_BASE
 (
PERIPH_BASE_AHB1
 + 0x3000)

	)

105 
	#FLASH_MEM_INTERFACE_BASE
 (
PERIPH_BASE_AHB1
 + 0x2000)

	)

107 
	#RCC_BASE
 (
PERIPH_BASE_AHB1
 + 0x1000)

	)

109 
	#DMA1_BASE
 (
PERIPH_BASE_AHB1
 + 0x0000)

	)

110 
	#DMA2_BASE
 (
PERIPH_BASE_AHB1
 + 0x0400)

	)

114 
	#ADC3_BASE
 (
PERIPH_BASE_AHB3
 + 0x0400)

	)

115 
	#ADC4_BASE
 (
PERIPH_BASE_AHB3
 + 0x0500)

	)

116 
	#ADC1_BASE
 (
PERIPH_BASE_AHB3
 + 0x0000)

	)

117 
	#ADC2_BASE
 (
PERIPH_BASE_AHB3
 + 0x0100)

	)

120 
	#DBGMCU_BASE
 (
PPBI_BASE
 + 0x00042000)

	)

123 
	#DESIG_FLASH_SIZE_BASE
 (0x1FFFF7CCU)

	)

124 
	#DESIG_UNIQUE_ID_BASE
 (0x1FFFF7ACU)

	)

125 
	#DESIG_UNIQUE_ID0
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
)

	)

126 
	#DESIG_UNIQUE_ID1
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
 + 4)

	)

127 
	#DESIG_UNIQUE_ID2
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
 + 8)

	)

130 
	#ST_VREFINT_CAL
 
	`MMIO16
(0x1FFFF7BA)

	)

131 
	#ST_TSENSE_CAL1_30C
 
	`MMIO16
(0x1FFFF7B8)

	)

132 
	#ST_TSENSE_CAL2_110C
 
	`MMIO16
(0x1FFFF7C2)

	)

	@lib/libopencm3/include/libopencm3/stm32/f3/pwr.h

41 #i‚de‡
LIBOPENCM3_PWR_H


42 
	#LIBOPENCM3_PWR_H


	)

44 
	~<lib›ícm3/°m32/comm⁄/pwr_comm⁄_v1.h
>

49 
	#PWR_CSR_EWUP3
 (1 << 10)

	)

51 
	#PWR_CSR_EWUP2
 (1 << 9)

	)

53 
	#PWR_CSR_EWUP1
 
PWR_CSR_EWUP


	)

	@lib/libopencm3/include/libopencm3/stm32/f3/rcc.h

51 #i‚de‡
LIBOPENCM3_RCC_H


52 
	#LIBOPENCM3_RCC_H


	)

54 
	~<°dboﬁ.h
>

58 
	#RCC_CR
 
	`MMIO32
(
RCC_BASE
 + 0x00)

	)

59 
	#RCC_CFGR
 
	`MMIO32
(
RCC_BASE
 + 0x04)

	)

60 
	#RCC_CIR
 
	`MMIO32
(
RCC_BASE
 + 0x08)

	)

61 
	#RCC_APB2RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x0C)

	)

62 
	#RCC_APB1RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x10)

	)

63 
	#RCC_AHBENR
 
	`MMIO32
(
RCC_BASE
 + 0x14)

	)

64 
	#RCC_APB2ENR
 
	`MMIO32
(
RCC_BASE
 + 0x18)

	)

65 
	#RCC_APB1ENR
 
	`MMIO32
(
RCC_BASE
 + 0x1C)

	)

66 
	#RCC_BDCR
 
	`MMIO32
(
RCC_BASE
 + 0x20)

	)

67 
	#RCC_CSR
 
	`MMIO32
(
RCC_BASE
 + 0x24)

	)

68 
	#RCC_AHBRSTR
 
	`MMIO32
(
RCC_BASE
 + 0x28)

	)

69 
	#RCC_CFGR2
 
	`MMIO32
(
RCC_BASE
 + 0x2C)

	)

70 
	#RCC_CFGR3
 
	`MMIO32
(
RCC_BASE
 + 0x30)

	)

74 
	#RCC_CR_PLLRDY
 (1 << 25)

	)

75 
	#RCC_CR_PLLON
 (1 << 24)

	)

76 
	#RCC_CR_CSSON
 (1 << 19)

	)

77 
	#RCC_CR_HSEBYP
 (1 << 18)

	)

78 
	#RCC_CR_HSERDY
 (1 << 17)

	)

79 
	#RCC_CR_HSEON
 (1 << 16)

	)

82 
	#RCC_CR_HSIRDY
 (1 << 1)

	)

83 
	#RCC_CR_HSION
 (1 << 0)

	)

86 
	#RCC_CFGR_MCOF
 (1 << 28)

	)

87 
	#RCC_CFGR_I2SSRC
 (1 << 23)

	)

88 
	#RCC_CFGR_USBPRES
 (1 << 22)

	)

89 
	#RCC_CFGR_PLLXTPRE
 (1 << 17)

	)

90 
	#RCC_CFGR_PLLSRC
 (1 << 16)

	)

93 
	#RCC_CFGR_MCO_SHIFT
 24

	)

94 
	#RCC_CFGR_MCO_MASK
 0x7

	)

95 
	#RCC_CFGR_MCO_NOCLK
 0x0

	)

97 
	#RCC_CFGR_MCO_LSI
 0x2

	)

98 
	#RCC_CFGR_MCO_LSE
 0x3

	)

99 
	#RCC_CFGR_MCO_SYSCLK
 0x4

	)

100 
	#RCC_CFGR_MCO_HSI
 0x5

	)

101 
	#RCC_CFGR_MCO_HSE
 0x6

	)

102 
	#RCC_CFGR_MCO_PLL
 0x7

	)

105 
	#RCC_CFGR_PLLSRC_HSI_DIV2
 0

	)

106 
	#RCC_CFGR_PLLSRC_HSE_PREDIV
 1

	)

109 
	#RCC_CFGR_PLLMUL_SHIFT
 18

	)

110 
	#RCC_CFGR_PLLMUL_MASK
 0xF

	)

111 
	#RCC_CFGR_PLLMUL_MUL2
 0x0

	)

112 
	#RCC_CFGR_PLLMUL_MUL3
 0x1

	)

113 
	#RCC_CFGR_PLLMUL_MUL4
 0x2

	)

114 
	#RCC_CFGR_PLLMUL_MUL5
 0x3

	)

115 
	#RCC_CFGR_PLLMUL_MUL6
 0x4

	)

116 
	#RCC_CFGR_PLLMUL_MUL7
 0x5

	)

117 
	#RCC_CFGR_PLLMUL_MUL8
 0x6

	)

118 
	#RCC_CFGR_PLLMUL_MUL9
 0x7

	)

119 
	#RCC_CFGR_PLLMUL_MUL10
 0x8

	)

120 
	#RCC_CFGR_PLLMUL_MUL11
 0x9

	)

121 
	#RCC_CFGR_PLLMUL_MUL12
 0xA

	)

122 
	#RCC_CFGR_PLLMUL_MUL13
 0xB

	)

123 
	#RCC_CFGR_PLLMUL_MUL14
 0xC

	)

124 
	#RCC_CFGR_PLLMUL_MUL15
 0xD

	)

125 
	#RCC_CFGR_PLLMUL_MUL16
 0xE

	)

128 
	#RCC_CFGR_PPRE2_SHIFT
 11

	)

129 
	#RCC_CFGR_PPRE2_MASK
 0x7

	)

131 
	#RCC_CFGR_PPRE2_DIV_NONE
 0x0

	)

133 
	#RCC_CFGR_PPRE2_DIV_2
 0x4

	)

134 
	#RCC_CFGR_PPRE2_DIV_4
 0x5

	)

135 
	#RCC_CFGR_PPRE2_DIV_8
 0x6

	)

136 
	#RCC_CFGR_PPRE2_DIV_16
 0x7

	)

139 
	#RCC_CFGR_PPRE1_SHIFT
 8

	)

140 
	#RCC_CFGR_PPRE1_MASK
 0x7

	)

142 
	#RCC_CFGR_PPRE1_DIV_NONE
 0x0

	)

143 
	#RCC_CFGR_PPRE1_DIV_2
 0x4

	)

144 
	#RCC_CFGR_PPRE1_DIV_4
 0x5

	)

145 
	#RCC_CFGR_PPRE1_DIV_8
 0x6

	)

146 
	#RCC_CFGR_PPRE1_DIV_16
 0x7

	)

149 
	#RCC_CFGR_HPRE_SHIFT
 4

	)

150 
	#RCC_CFGR_HPRE_MASK
 0xf

	)

152 
	#RCC_CFGR_HPRE_DIV_NONE
 0x0

	)

153 
	#RCC_CFGR_HPRE_DIV_2
 0x8

	)

154 
	#RCC_CFGR_HPRE_DIV_4
 0x9

	)

155 
	#RCC_CFGR_HPRE_DIV_8
 0xA

	)

156 
	#RCC_CFGR_HPRE_DIV_16
 0xB

	)

157 
	#RCC_CFGR_HPRE_DIV_64
 0xC

	)

158 
	#RCC_CFGR_HPRE_DIV_128
 0xD

	)

159 
	#RCC_CFGR_HPRE_DIV_256
 0xE

	)

160 
	#RCC_CFGR_HPRE_DIV_512
 0xF

	)

163 
	#RCC_CFGR_SWS_SHIFT
 2

	)

164 
	#RCC_CFGR_SWS_MASK
 0x3

	)

165 
	#RCC_CFGR_SWS_HSI
 0x0

	)

166 
	#RCC_CFGR_SWS_HSE
 0x1

	)

167 
	#RCC_CFGR_SWS_PLL
 0x2

	)

170 
	#RCC_CFGR_SW_SHIFT
 0

	)

171 
	#RCC_CFGR_SW_HSI
 0x0

	)

172 
	#RCC_CFGR_SW_HSE
 0x1

	)

173 
	#RCC_CFGR_SW_PLL
 0x2

	)

178 
	#RCC_CIR_CSSC
 (1 << 23)

	)

181 
	#RCC_CIR_PLLRDYC
 (1 << 20)

	)

182 
	#RCC_CIR_HSERDYC
 (1 << 19)

	)

183 
	#RCC_CIR_HSIRDYC
 (1 << 18)

	)

184 
	#RCC_CIR_LSERDYC
 (1 << 17)

	)

185 
	#RCC_CIR_LSIRDYC
 (1 << 16)

	)

188 
	#RCC_CIR_PLLRDYIE
 (1 << 12)

	)

189 
	#RCC_CIR_HSERDYIE
 (1 << 11)

	)

190 
	#RCC_CIR_HSIRDYIE
 (1 << 10)

	)

191 
	#RCC_CIR_LSERDYIE
 (1 << 9)

	)

192 
	#RCC_CIR_LSIRDYIE
 (1 << 8)

	)

195 
	#RCC_CIR_CSSF
 (1 << 7)

	)

198 
	#RCC_CIR_PLLRDYF
 (1 << 4)

	)

199 
	#RCC_CIR_HSERDYF
 (1 << 3)

	)

200 
	#RCC_CIR_HSIRDYF
 (1 << 2)

	)

201 
	#RCC_CIR_LSERDYF
 (1 << 1)

	)

202 
	#RCC_CIR_LSIRDYF
 (1 << 0)

	)

206 
	#RCC_APB2RSTR_TIM20RST
 (1 << 20)

	)

207 
	#RCC_APB2RSTR_TIM17RST
 (1 << 18)

	)

208 
	#RCC_APB2RSTR_TIM16RST
 (1 << 17)

	)

209 
	#RCC_APB2RSTR_TIM15RST
 (1 << 16)

	)

210 
	#RCC_APB2RSTR_SPI4RST
 (1 << 15)

	)

211 
	#RCC_APB2RSTR_USART1RST
 (1 << 14)

	)

212 
	#RCC_APB2RSTR_TIM8RST
 (1 << 13)

	)

213 
	#RCC_APB2RSTR_SPI1RST
 (1 << 12)

	)

214 
	#RCC_APB2RSTR_TIM1RST
 (1 << 11)

	)

215 
	#RCC_APB2RSTR_SYSCFGRST
 (1 << 0)

	)

220 
	#RCC_APB1RSTR_I2C3RST
 (1 << 30)

	)

221 
	#RCC_APB1RSTR_DAC1RST
 (1 << 29)

	)

222 
	#RCC_APB1RSTR_PWRRST
 (1 << 28)

	)

223 
	#RCC_APB1RSTR_DAC2RST
 (1 << 26)

	)

224 
	#RCC_APB1RSTR_CAN1RST
 (1 << 25)

	)

225 
	#RCC_APB1RSTR_USBRST
 (1 << 23)

	)

226 
	#RCC_APB1RSTR_I2C2RST
 (1 << 22)

	)

227 
	#RCC_APB1RSTR_I2C1RST
 (1 << 21)

	)

228 
	#RCC_APB1RSTR_UART5RST
 (1 << 20)

	)

229 
	#RCC_APB1RSTR_UART4RST
 (1 << 19)

	)

230 
	#RCC_APB1RSTR_USART3RST
 (1 << 18)

	)

231 
	#RCC_APB1RSTR_USART2RST
 (1 << 17)

	)

232 
	#RCC_APB1RSTR_SPI3RST
 (1 << 15)

	)

233 
	#RCC_APB1RSTR_SPI2RST
 (1 << 14)

	)

234 
	#RCC_APB1RSTR_WWDGRST
 (1 << 11)

	)

235 
	#RCC_APB1RSTR_TIM7RST
 (1 << 5)

	)

236 
	#RCC_APB1RSTR_TIM6RST
 (1 << 4)

	)

237 
	#RCC_APB1RSTR_TIM4RST
 (1 << 2)

	)

238 
	#RCC_APB1RSTR_TIM3RST
 (1 << 1)

	)

239 
	#RCC_APB1RSTR_TIM2RST
 (1 << 0)

	)

244 
	#RCC_AHBENR_ADC34EN
 (1 << 29)

	)

245 
	#RCC_AHBENR_ADC12EN
 (1 << 28)

	)

246 
	#RCC_AHBENR_TSCEN
 (1 << 24)

	)

247 
	#RCC_AHBENR_IOPGEN
 (1 << 23)

	)

248 
	#RCC_AHBENR_IOPFEN
 (1 << 22)

	)

249 
	#RCC_AHBENR_IOPEEN
 (1 << 21)

	)

250 
	#RCC_AHBENR_IOPDEN
 (1 << 20)

	)

251 
	#RCC_AHBENR_IOPCEN
 (1 << 19)

	)

252 
	#RCC_AHBENR_IOPBEN
 (1 << 18)

	)

253 
	#RCC_AHBENR_IOPAEN
 (1 << 17)

	)

254 
	#RCC_AHBENR_IOPHEN
 (1 << 16)

	)

255 
	#RCC_AHBENR_CRCEN
 (1 << 6)

	)

256 
	#RCC_AHBENR_FMCEN
 (1 << 5)

	)

257 
	#RCC_AHBENR_FLITFEN
 (1 << 4)

	)

258 
	#RCC_AHBENR_SRAMEN
 (1 << 2)

	)

259 
	#RCC_AHBENR_DMA2EN
 (1 << 1)

	)

260 
	#RCC_AHBENR_DMA1EN
 (1 << 0)

	)

265 
	#RCC_APB2ENR_TIM20EN
 (1 << 20)

	)

266 
	#RCC_APB2ENR_TIM17EN
 (1 << 18)

	)

267 
	#RCC_APB2ENR_TIM16EN
 (1 << 17)

	)

268 
	#RCC_APB2ENR_TIM15EN
 (1 << 16)

	)

269 
	#RCC_APB2ENR_SPI4EN
 (1 << 15)

	)

270 
	#RCC_APB2ENR_USART1EN
 (1 << 14)

	)

271 
	#RCC_APB2ENR_TIM8EN
 (1 << 13)

	)

272 
	#RCC_APB2ENR_SPI1EN
 (1 << 12)

	)

273 
	#RCC_APB2ENR_TIM1EN
 (1 << 11)

	)

274 
	#RCC_APB2ENR_SYSCFGEN
 (1 << 0)

	)

279 
	#RCC_APB1ENR_I2C3EN
 (1 << 30)

	)

280 
	#RCC_APB1ENR_DAC1EN
 (1 << 29)

	)

281 
	#RCC_APB1ENR_PWREN
 (1 << 28)

	)

282 
	#RCC_APB1ENR_DAC2EN
 (1 << 26)

	)

283 
	#RCC_APB1ENR_CANEN
 (1 << 25)

	)

284 
	#RCC_APB1ENR_USBEN
 (1 << 23)

	)

285 
	#RCC_APB1ENR_I2C2EN
 (1 << 22)

	)

286 
	#RCC_APB1ENR_I2C1EN
 (1 << 21)

	)

287 
	#RCC_APB1ENR_USART5EN
 (1 << 20)

	)

288 
	#RCC_APB1ENR_USART4EN
 (1 << 19)

	)

289 
	#RCC_APB1ENR_USART3EN
 (1 << 18)

	)

290 
	#RCC_APB1ENR_USART2EN
 (1 << 17)

	)

291 
	#RCC_APB1ENR_SPI3EN
 (1 << 15)

	)

292 
	#RCC_APB1ENR_SPI2EN
 (1 << 14)

	)

293 
	#RCC_APB1ENR_WWDGEN
 (1 << 11)

	)

294 
	#RCC_APB1ENR_TIM7EN
 (1 << 5)

	)

295 
	#RCC_APB1ENR_TIM6EN
 (1 << 4)

	)

296 
	#RCC_APB1ENR_TIM4EN
 (1 << 2)

	)

297 
	#RCC_APB1ENR_TIM3EN
 (1 << 1)

	)

298 
	#RCC_APB1ENR_TIM2EN
 (1 << 0)

	)

303 
	#RCC_BDCR_BDRST
 (1 << 16)

	)

304 
	#RCC_BDCR_RTCEN
 (1 << 15)

	)

307 
	#RCC_BDCR_LSEBYP
 (1 << 2)

	)

308 
	#RCC_BDCR_LSERDY
 (1 << 1)

	)

309 
	#RCC_BDCR_LSEON
 (1 << 0)

	)

313 
	#RCC_CSR_LPWRRSTF
 (1 << 31)

	)

314 
	#RCC_CSR_WWDGRSTF
 (1 << 30)

	)

315 
	#RCC_CSR_IWDGRSTF
 (1 << 29)

	)

316 
	#RCC_CSR_SFTRSTF
 (1 << 28)

	)

317 
	#RCC_CSR_PORRSTF
 (1 << 27)

	)

318 
	#RCC_CSR_PINRSTF
 (1 << 26)

	)

319 
	#RCC_CSR_OBLRSTF
 (1 << 25)

	)

320 
	#RCC_CSR_RMVF
 (1 << 24)

	)

321 
	#RCC_CSR_LSIRDY
 (1 << 1)

	)

322 
	#RCC_CSR_LSION
 (1 << 0)

	)

326 
	#RCC_AHBRSTR_ADC34RST
 (1 << 29)

	)

327 
	#RCC_AHBRSTR_ADC12RST
 (1 << 28)

	)

328 
	#RCC_AHBRSTR_TSCRST
 (1 << 24)

	)

329 
	#RCC_AHBRSTR_IOPGRST
 (1 << 23)

	)

330 
	#RCC_AHBRSTR_IOPFRST
 (1 << 22)

	)

331 
	#RCC_AHBRSTR_IOPERST
 (1 << 21)

	)

332 
	#RCC_AHBRSTR_IOPDRST
 (1 << 20)

	)

333 
	#RCC_AHBRSTR_IOPCRST
 (1 << 19)

	)

334 
	#RCC_AHBRSTR_IOPBRST
 (1 << 18)

	)

335 
	#RCC_AHBRSTR_IOPARST
 (1 << 17)

	)

336 
	#RCC_AHBRSTR_IOPHRST
 (1 << 16)

	)

337 
	#RCC_AHBRSTR_FMCRST
 (1 << 5)

	)

342 
	#RCC_CFGR2_ADC34PRES_SHIFT
 9

	)

343 
	#RCC_CFGR2_ADC12PRES_SHIFT
 4

	)

344 
	#RCC_CFGR2_ADCxPRES_MASK
 0x1f

	)

345 
	#RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_1
 0x10

	)

346 
	#RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_2
 0x11

	)

347 
	#RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_4
 0x12

	)

348 
	#RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_6
 0x13

	)

349 
	#RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_8
 0x14

	)

350 
	#RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_10
 0x15

	)

351 
	#RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_12
 0x16

	)

352 
	#RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_16
 0x17

	)

353 
	#RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_32
 0x18

	)

354 
	#RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_64
 0x19

	)

355 
	#RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_128
 0x1A

	)

356 
	#RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_256
 0x1B

	)

358 
	#RCC_CFGR2_PREDIV
 0xf

	)

362 
	#RCC_CFGR2_PREDIV_NODIV
 0x0

	)

363 
	#RCC_CFGR2_PREDIV_DIV2
 0x1

	)

364 
	#RCC_CFGR2_PREDIV_DIV3
 0x2

	)

365 
	#RCC_CFGR2_PREDIV_DIV4
 0x3

	)

366 
	#RCC_CFGR2_PREDIV_DIV5
 0x4

	)

367 
	#RCC_CFGR2_PREDIV_DIV6
 0x5

	)

368 
	#RCC_CFGR2_PREDIV_DIV7
 0x6

	)

369 
	#RCC_CFGR2_PREDIV_DIV8
 0x7

	)

370 
	#RCC_CFGR2_PREDIV_DIV9
 0x8

	)

371 
	#RCC_CFGR2_PREDIV_DIV10
 0x9

	)

372 
	#RCC_CFGR2_PREDIV_DIV11
 0xa

	)

373 
	#RCC_CFGR2_PREDIV_DIV12
 0xb

	)

374 
	#RCC_CFGR2_PREDIV_DIV13
 0xc

	)

375 
	#RCC_CFGR2_PREDIV_DIV14
 0xd

	)

376 
	#RCC_CFGR2_PREDIV_DIV15
 0xe

	)

377 
	#RCC_CFGR2_PREDIV_DIV16
 0xf

	)

381 
	#RCC_CFGR3_TIM8SW
 (1 << 9)

	)

382 
	#RCC_CFGR3_TIM1SW
 (1 << 8)

	)

383 
	#RCC_CFGR3_I2C2SW
 (1 << 5)

	)

384 
	#RCC_CFGR3_I2C1SW
 (1 << 4)

	)

386 
	#RCC_CFGR3_UART5SW_SHIFT
 22

	)

387 
	#RCC_CFGR3_UART5SW_PCLK
 0x0

	)

388 
	#RCC_CFGR3_UART5SW_SYSCLK
 0x1

	)

389 
	#RCC_CFGR3_UART5SW_LSE
 0x2

	)

390 
	#RCC_CFGR3_UART5SW_HSI
 0x3

	)

392 
	#RCC_CFGR3_UART4SW_SHIFT
 20

	)

393 
	#RCC_CFGR3_UART4SW_PCLK
 0x0

	)

394 
	#RCC_CFGR3_UART4SW_SYSCLK
 0x1

	)

395 
	#RCC_CFGR3_UART4SW_LSE
 0x2

	)

396 
	#RCC_CFGR3_UART4SW_HSI
 0x3

	)

398 
	#RCC_CFGR3_UART3SW_SHIFT
 18

	)

399 
	#RCC_CFGR3_UART3SW_PCLK
 0x0

	)

400 
	#RCC_CFGR3_UART3SW_SYSCLK
 0x1

	)

401 
	#RCC_CFGR3_UART3SW_LSE
 0x2

	)

402 
	#RCC_CFGR3_UART3SW_HSI
 0x3

	)

404 
	#RCC_CFGR3_UART2SW_SHIFT
 16

	)

405 
	#RCC_CFGR3_UART2SW_PCLK
 0x0

	)

406 
	#RCC_CFGR3_UART2SW_SYSCLK
 0x1

	)

407 
	#RCC_CFGR3_UART2SW_LSE
 0x2

	)

408 
	#RCC_CFGR3_UART2SW_HSI
 0x3

	)

410 
	#RCC_CFGR3_UART1SW_SHIFT
 0

	)

411 
	#RCC_CFGR3_UART1SW_PCLK
 0x0

	)

412 
	#RCC_CFGR3_UART1SW_SYSCLK
 0x1

	)

413 
	#RCC_CFGR3_UART1SW_LSE
 0x2

	)

414 
	#RCC_CFGR3_UART1SW_HSI
 0x3

	)

418 
uöt32_t
 
rcc_ahb_‰equícy
;

419 
uöt32_t
 
rcc_≠b1_‰equícy
;

420 
uöt32_t
 
rcc_≠b2_‰equícy
;

424 
	ercc_˛ock_hsi
 {

425 
	mRCC_CLOCK_HSI_48MHZ
,

426 
	mRCC_CLOCK_HSI_64MHZ
,

427 
	mRCC_CLOCK_HSI_END


429 
	ercc_˛ock_h£8
 {

430 
	mRCC_CLOCK_HSE8_72MHZ
,

431 
	mRCC_CLOCK_HSE8_END


435 
	srcc_˛ock_sˇÀ
 {

436 
uöt8_t
 
	m∂l§c
;

437 
uöt8_t
 
	m∂lmul
;

438 
uöt8_t
 
	m∂ldiv
;

439 
boﬁ
 
	musbdiv1
;

440 
uöt32_t
 
	mÊash_waô°©es
;

441 
uöt8_t
 
	mh¥e
;

442 
uöt8_t
 
	mµª1
;

443 
uöt8_t
 
	mµª2
;

444 
uöt8_t
 
	mpowî_ßve
;

445 
uöt32_t
 
	mahb_‰equícy
;

446 
uöt32_t
 
	m≠b1_‰equícy
;

447 
uöt32_t
 
	m≠b2_‰equícy
;

450 c⁄° 
rcc_˛ock_sˇÀ
 
rcc_hsi_c⁄figs
[
RCC_CLOCK_HSI_END
];

451 c⁄° 
rcc_˛ock_sˇÀ
 
rcc_h£8mhz_c⁄figs
[
RCC_CLOCK_HSE8_END
];

453 
	ercc_osc
 {

454 
	mRCC_PLL
, 
	mRCC_HSE
, 
	mRCC_HSI
, 
	mRCC_LSE
, 
	mRCC_LSI


457 
	#_REG_BIT
(
ba£
, 
bô
Ë(((ba£Ë<< 5Ë+ (bô))

	)

465 
	ercc_≥rùh_˛kí
 {

467 
	mRCC_DMA1
 = 
_REG_BIT
(0x14, 0),

468 
	mRCC_DMA2
 = 
_REG_BIT
(0x14, 1),

469 
	mRCC_SRAM
 = 
_REG_BIT
(0x14, 2),

470 
	mRCC_FLTIF
 = 
_REG_BIT
(0x14, 4),

471 
	mRCC_FMC
 = 
_REG_BIT
(0x14, 5),

472 
	mRCC_CRC
 = 
_REG_BIT
(0x14, 6),

473 
	mRCC_GPIOH
 = 
_REG_BIT
(0x14, 16),

474 
	mRCC_GPIOA
 = 
_REG_BIT
(0x14, 17),

475 
	mRCC_GPIOB
 = 
_REG_BIT
(0x14, 18),

476 
	mRCC_GPIOC
 = 
_REG_BIT
(0x14, 19),

477 
	mRCC_GPIOD
 = 
_REG_BIT
(0x14, 20),

478 
	mRCC_GPIOE
 = 
_REG_BIT
(0x14, 21),

479 
	mRCC_GPIOF
 = 
_REG_BIT
(0x14, 22),

480 
	mRCC_GPIOG
 = 
_REG_BIT
(0x14, 23),

481 
	mRCC_TSC
 = 
_REG_BIT
(0x14, 24),

482 
	mRCC_ADC12
 = 
_REG_BIT
(0x14, 28),

483 
	mRCC_ADC34
 = 
_REG_BIT
(0x14, 29),

486 
	mRCC_SYSCFG
 = 
_REG_BIT
(0x18, 0),

487 
	mRCC_ADC
 = 
_REG_BIT
(0x18, 9),

488 
	mRCC_TIM1
 = 
_REG_BIT
(0x18, 11),

489 
	mRCC_SPI1
 = 
_REG_BIT
(0x18, 12),

490 
	mRCC_TIM8
 = 
_REG_BIT
(0x18, 13),

491 
	mRCC_USART1
 = 
_REG_BIT
(0x18, 14),

492 
	mRCC_SPI4
 = 
_REG_BIT
(0x18, 15),

493 
	mRCC_TIM15
 = 
_REG_BIT
(0x18, 16),

494 
	mRCC_TIM16
 = 
_REG_BIT
(0x18, 17),

495 
	mRCC_TIM17
 = 
_REG_BIT
(0x18, 18),

496 
	mRCC_TIM19
 = 
_REG_BIT
(0x18, 19),

497 
	mRCC_TIM20
 = 
_REG_BIT
(0x18, 20),

498 
	mRCC_DBGMCU
 = 
_REG_BIT
(0x18, 22),

499 
	mRCC_SDADC1
 = 
_REG_BIT
(0x18, 24),

500 
	mRCC_SDADC2
 = 
_REG_BIT
(0x18, 25),

501 
	mRCC_SDADC3
 = 
_REG_BIT
(0x18, 26),

502 
	mRCC_HRTIM
 = 
_REG_BIT
(0x18, 29),

505 
	mRCC_TIM2
 = 
_REG_BIT
(0x1C, 0),

506 
	mRCC_TIM3
 = 
_REG_BIT
(0x1C, 1),

507 
	mRCC_TIM4
 = 
_REG_BIT
(0x1C, 2),

508 
	mRCC_TIM5
 = 
_REG_BIT
(0x1C, 3),

509 
	mRCC_TIM6
 = 
_REG_BIT
(0x1C, 4),

510 
	mRCC_TIM7
 = 
_REG_BIT
(0x1C, 5),

511 
	mRCC_TIM12
 = 
_REG_BIT
(0x1C, 6),

512 
	mRCC_TIM13
 = 
_REG_BIT
(0x1C, 7),

513 
	mRCC_TIM14
 = 
_REG_BIT
(0x1C, 8),

514 
	mRCC_TIM18
 = 
_REG_BIT
(0x1C, 9),

515 
	mRCC_WWDG
 = 
_REG_BIT
(0x1C, 11),

516 
	mRCC_SPI2
 = 
_REG_BIT
(0x1C, 14),

517 
	mRCC_SPI3
 = 
_REG_BIT
(0x1C, 15),

518 
	mRCC_USART2
 = 
_REG_BIT
(0x1C, 17),

519 
	mRCC_USART3
 = 
_REG_BIT
(0x1C, 18),

520 
	mRCC_UART4
 = 
_REG_BIT
(0x1C, 19),

521 
	mRCC_UART5
 = 
_REG_BIT
(0x1C, 20),

522 
	mRCC_I2C1
 = 
_REG_BIT
(0x1C, 21),

523 
	mRCC_I2C2
 = 
_REG_BIT
(0x1C, 22),

524 
	mRCC_USB
 = 
_REG_BIT
(0x1C, 23),

525 
	mRCC_CAN
 = 
_REG_BIT
(0x1C, 25),

526 
	mRCC_CAN1
 = 
_REG_BIT
(0x1C, 25),

527 
	mRCC_DAC2
 = 
_REG_BIT
(0x1C, 26),

528 
	mRCC_PWR
 = 
_REG_BIT
(0x1C, 28),

529 
	mRCC_DAC1
 = 
_REG_BIT
(0x1C, 29),

530 
	mRCC_CEC
 = 
_REG_BIT
(0x1C, 30),

531 
	mRCC_I2C3
 = 
_REG_BIT
(0x1C, 30),

534 
	ercc_≥rùh_r°
 {

536 
	mRST_SYSCFG
 = 
_REG_BIT
(0x0C, 0),

537 
	mRST_ADC
 = 
_REG_BIT
(0x0C, 9),

538 
	mRST_TIM1
 = 
_REG_BIT
(0x0C, 11),

539 
	mRST_SPI1
 = 
_REG_BIT
(0x0C, 12),

540 
	mRST_TIM8
 = 
_REG_BIT
(0x0C, 13),

541 
	mRST_USART1
 = 
_REG_BIT
(0x0C, 14),

542 
	mRST_SPI4
 = 
_REG_BIT
(0x0C, 15),

543 
	mRST_TIM15
 = 
_REG_BIT
(0x0C, 16),

544 
	mRST_TIM16
 = 
_REG_BIT
(0x0C, 17),

545 
	mRST_TIM17
 = 
_REG_BIT
(0x0C, 18),

546 
	mRST_TIM19
 = 
_REG_BIT
(0x0C, 19),

547 
	mRST_TIM20
 = 
_REG_BIT
(0x0C, 20),

548 
	mRST_SDADC1
 = 
_REG_BIT
(0x0C, 24),

549 
	mRST_SDADC2
 = 
_REG_BIT
(0x0C, 25),

550 
	mRST_SDADC3
 = 
_REG_BIT
(0x0C, 26),

551 
	mRST_HRTIM
 = 
_REG_BIT
(0x0C, 29),

554 
	mRST_TIM2
 = 
_REG_BIT
(0x10, 0),

555 
	mRST_TIM3
 = 
_REG_BIT
(0x10, 1),

556 
	mRST_TIM4
 = 
_REG_BIT
(0x10, 2),

557 
	mRST_TIM5
 = 
_REG_BIT
(0x10, 3),

558 
	mRST_TIM6
 = 
_REG_BIT
(0x10, 4),

559 
	mRST_TIM7
 = 
_REG_BIT
(0x10, 5),

560 
	mRST_TIM12
 = 
_REG_BIT
(0x10, 6),

561 
	mRST_TIM13
 = 
_REG_BIT
(0x10, 7),

562 
	mRST_TIM14
 = 
_REG_BIT
(0x10, 8),

563 
	mRST_TIM18
 = 
_REG_BIT
(0x10, 9),

564 
	mRST_WWDG
 = 
_REG_BIT
(0x10, 11),

565 
	mRST_SPI2
 = 
_REG_BIT
(0x10, 14),

566 
	mRST_SPI3
 = 
_REG_BIT
(0x10, 15),

567 
	mRST_USART2
 = 
_REG_BIT
(0x10, 17),

568 
	mRST_USART3
 = 
_REG_BIT
(0x10, 18),

569 
	mRST_UART4
 = 
_REG_BIT
(0x10, 19),

570 
	mRST_UART5
 = 
_REG_BIT
(0x10, 20),

571 
	mRST_I2C1
 = 
_REG_BIT
(0x10, 21),

572 
	mRST_I2C2
 = 
_REG_BIT
(0x10, 22),

573 
	mRST_USB
 = 
_REG_BIT
(0x10, 23),

574 
	mRST_CAN
 = 
_REG_BIT
(0x10, 25),

575 
	mRST_CAN1
 = 
_REG_BIT
(0x10, 25),

576 
	mRST_DAC2
 = 
_REG_BIT
(0x10, 26),

577 
	mRST_PWR
 = 
_REG_BIT
(0x10, 28),

578 
	mRST_DAC1
 = 
_REG_BIT
(0x10, 29),

579 
	mRST_CEC
 = 
_REG_BIT
(0x10, 30),

580 
	mRST_I2C3
 = 
_REG_BIT
(0x10, 30),

583 
	mRST_FMC
 = 
_REG_BIT
(0x28, 5),

584 
	mRST_GPIOH
 = 
_REG_BIT
(0x28, 16),

585 
	mRST_GPIOA
 = 
_REG_BIT
(0x28, 17),

586 
	mRST_GPIOB
 = 
_REG_BIT
(0x28, 18),

587 
	mRST_GPIOC
 = 
_REG_BIT
(0x28, 19),

588 
	mRST_GPIOD
 = 
_REG_BIT
(0x28, 20),

589 
	mRST_GPIOE
 = 
_REG_BIT
(0x28, 21),

590 
	mRST_GPIOF
 = 
_REG_BIT
(0x28, 22),

591 
	mRST_GPIOG
 = 
_REG_BIT
(0x28, 23),

592 
	mRST_TSC
 = 
_REG_BIT
(0x28, 24),

593 
	mRST_ADC12
 = 
_REG_BIT
(0x28, 28),

594 
	mRST_ADC34
 = 
_REG_BIT
(0x28, 29),

597 
	mRST_BD
 = 
_REG_BIT
(0x20, 16),

600 #unde‡
_REG_BIT


602 
	~<lib›ícm3/°m32/comm⁄/rcc_comm⁄_Æl.h
>

604 
BEGIN_DECLS


606 
rcc_osc_ªady_öt_˛ór
(
rcc_osc
 
osc
);

607 
rcc_osc_ªady_öt_íabÀ
(
rcc_osc
 
osc
);

608 
rcc_osc_ªady_öt_dißbÀ
(
rcc_osc
 
osc
);

609 
rcc_osc_ªady_öt_Êag
(
rcc_osc
 
osc
);

610 
rcc_css_öt_˛ór
();

611 
rcc_css_öt_Êag
();

612 
rcc_waô_f‹_osc_nŸ_ªady
(
rcc_osc
 
osc
);

613 
rcc_waô_f‹_sys˛k_°©us
(
rcc_osc
 
osc
);

614 
rcc_osc_⁄
(
rcc_osc
 
osc
);

615 
rcc_osc_off
(
rcc_osc
 
osc
);

616 
rcc_css_íabÀ
();

617 
rcc_css_dißbÀ
();

618 
rcc_£t_sys˛k_sour˚
(
uöt32_t
 
˛k
);

619 
rcc_£t_∂l_sour˚
(
uöt32_t
 
∂l§c
);

620 
rcc_£t_µª2
(
uöt32_t
 
µª2
);

621 
rcc_£t_µª1
(
uöt32_t
 
µª1
);

622 
rcc_£t_h¥e
(
uöt32_t
 
h¥e
);

623 
rcc_£t_¥ediv
(
uöt32_t
 
¥ediv
);

624 
rcc_£t_∂l_mu…ùlõr
(
uöt32_t
 
∂l
);

625 
uöt32_t
 
rcc_gë_sy°em_˛ock_sour˚
();

626 
rcc_backupdomaö_ª£t
();

627 
rcc_˛ock_£tup_∂l
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
);

628 
rcc_˛ock_£tup_hsi
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
);

629 
rcc_£t_i2c_˛ock_hsi
(
uöt32_t
 
i2c
);

630 
rcc_£t_i2c_˛ock_sys˛k
(
uöt32_t
 
i2c
);

631 
uöt32_t
 
rcc_gë_i2c_˛ocks
();

632 
rcc_usb_¥esˇÀ_1_5
();

633 
rcc_usb_¥esˇÀ_1
();

634 
rcc_adc_¥esˇÀ
(
uöt32_t
 
¥esˇÀ1
, uöt32_à
¥esˇÀ2
);

636 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f3/rtc.h

35 #i‚de‡
LIBOPENCM3_RTC_F3_H


36 
	#LIBOPENCM3_RTC_F3_H


	)

38 
	~<lib›ícm3/°m32/comm⁄/πc_comm⁄_l1f024.h
>

	@lib/libopencm3/include/libopencm3/stm32/f3/spi.h

31 #i‚de‡
LIBOPENCM3_SPI_H


32 
	#LIBOPENCM3_SPI_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/•i_comm⁄_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/f3/st_usbfs.h

21 #i‚de‡
LIBOPENCM3_ST_USBFS_H


22 #îr‹ 
Do
 
nŸ
 
ö˛ude
 
dúe˘ly
 !

25 
	~<lib›ícm3/°m32/comm⁄/°_usbfs_v1.h
>

	@lib/libopencm3/include/libopencm3/stm32/f3/syscfg.h

36 #i‚de‡
LIBOPENCM3_SYSCFG_H


37 
	#LIBOPENCM3_SYSCFG_H


	)

39 
	~<lib›ícm3/°m32/comm⁄/syscfg_comm⁄_l1f234.h
>

	@lib/libopencm3/include/libopencm3/stm32/f3/timer.h

34 #i‚de‡
LIBOPENCM3_TIMER_H


35 
	#LIBOPENCM3_TIMER_H


	)

37 
	~<lib›ícm3/°m32/comm⁄/timî_comm⁄_f24.h
>

	@lib/libopencm3/include/libopencm3/stm32/f3/usart.h

31 #i‚de‡
LIBOPENCM3_USART_H


32 
	#LIBOPENCM3_USART_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/ußπ_comm⁄_Æl.h
>

35 
	~<lib›ícm3/°m32/comm⁄/ußπ_comm⁄_v2.h
>

43 
	#USART1
 
USART1_BASE


	)

44 
	#USART2
 
USART2_BASE


	)

45 
	#USART3
 
USART3_BASE


	)

46 
	#UART4
 
UART4_BASE


	)

47 
	#UART5
 
UART5_BASE


	)

50 
BEGIN_DECLS


52 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f4/adc.h

39 #i‚de‡
LIBOPENCM3_ADC_H


40 
	#LIBOPENCM3_ADC_H


	)

42 
	~<lib›ícm3/°m32/comm⁄/adc_comm⁄_v1_mu…i.h
>

45 
	#ADC_JOFR1
(
block
Ë
	`MMIO32
((blockË+ 0x14)

	)

46 
	#ADC_JOFR2
(
block
Ë
	`MMIO32
((blockË+ 0x18)

	)

47 
	#ADC_JOFR3
(
block
Ë
	`MMIO32
((blockË+ 0x1c)

	)

48 
	#ADC_JOFR4
(
block
Ë
	`MMIO32
((blockË+ 0x20)

	)

51 
	#ADC_HTR
(
block
Ë
	`MMIO32
((blockË+ 0x24)

	)

54 
	#ADC_LTR
(
block
Ë
	`MMIO32
((blockË+ 0x28)

	)

57 
	#ADC_SQR1
(
block
Ë
	`MMIO32
((blockË+ 0x2c)

	)

60 
	#ADC_SQR2
(
block
Ë
	`MMIO32
((blockË+ 0x30)

	)

63 
	#ADC_SQR3
(
block
Ë
	`MMIO32
((blockË+ 0x34)

	)

66 
	#ADC_JSQR
(
block
Ë
	`MMIO32
((blockË+ 0x38)

	)

69 
	#ADC_JDR1
(
block
Ë
	`MMIO32
((blockË+ 0x3c)

	)

70 
	#ADC_JDR2
(
block
Ë
	`MMIO32
((blockË+ 0x40)

	)

71 
	#ADC_JDR3
(
block
Ë
	`MMIO32
((blockË+ 0x44)

	)

72 
	#ADC_JDR4
(
block
Ë
	`MMIO32
((blockË+ 0x48)

	)

75 
	#ADC_DR
(
block
Ë
	`MMIO32
((blockË+ 0x4c)

	)

81 
	#ADC_CHANNEL_TEMP_F40
 16

	)

82 
	#ADC_CHANNEL_TEMP_F42
 18

	)

83 
	#ADC_CHANNEL_VREF
 17

	)

84 
	#ADC_CHANNEL_VBAT
 18

	)

89 
	#ADC_CR1_AWDCH_MAX
 18

	)

100 
	#ADC_CR2_EXTSEL_TIM1_CC1
 (0x0 << 24)

	)

102 
	#ADC_CR2_EXTSEL_TIM1_CC2
 (0x1 << 24)

	)

104 
	#ADC_CR2_EXTSEL_TIM1_CC3
 (0x2 << 24)

	)

106 
	#ADC_CR2_EXTSEL_TIM2_CC2
 (0x3 << 24)

	)

108 
	#ADC_CR2_EXTSEL_TIM2_CC3
 (0x4 << 24)

	)

110 
	#ADC_CR2_EXTSEL_TIM2_CC4
 (0x5 << 24)

	)

112 
	#ADC_CR2_EXTSEL_TIM2_TRGO
 (0x6 << 24)

	)

114 
	#ADC_CR2_EXTSEL_TIM3_CC1
 (0x7 << 24)

	)

116 
	#ADC_CR2_EXTSEL_TIM3_TRGO
 (0x8 << 24)

	)

118 
	#ADC_CR2_EXTSEL_TIM4_CC4
 (0x9 << 24)

	)

120 
	#ADC_CR2_EXTSEL_TIM5_CC1
 (0xA << 24)

	)

122 
	#ADC_CR2_EXTSEL_TIM5_CC2
 (0xB << 24)

	)

124 
	#ADC_CR2_EXTSEL_TIM5_CC3
 (0xC << 24)

	)

126 
	#ADC_CR2_EXTSEL_TIM8_CC1
 (0xD << 24)

	)

128 
	#ADC_CR2_EXTSEL_TIM8_TRGO
 (0xE << 24)

	)

130 
	#ADC_CR2_EXTSEL_EXTI_LINE_11
 (0xF << 24)

	)

139 
	#ADC_CR2_JEXTSEL_TIM1_CC4
 (0x0 << 16)

	)

140 
	#ADC_CR2_JEXTSEL_TIM1_TRGO
 (0x1 << 16)

	)

141 
	#ADC_CR2_JEXTSEL_TIM2_CC1
 (0x2 << 16)

	)

142 
	#ADC_CR2_JEXTSEL_TIM2_TRGO
 (0x3 << 16)

	)

143 
	#ADC_CR2_JEXTSEL_TIM3_CC2
 (0x4 << 16)

	)

144 
	#ADC_CR2_JEXTSEL_TIM3_CC4
 (0x5 << 16)

	)

145 
	#ADC_CR2_JEXTSEL_TIM4_CC1
 (0x6 << 16)

	)

146 
	#ADC_CR2_JEXTSEL_TIM4_CC2
 (0x7 << 16)

	)

147 
	#ADC_CR2_JEXTSEL_TIM4_CC3
 (0x8 << 16)

	)

148 
	#ADC_CR2_JEXTSEL_TIM4_TRGO
 (0x9 << 16)

	)

149 
	#ADC_CR2_JEXTSEL_TIM5_CC4
 (0xA << 16)

	)

150 
	#ADC_CR2_JEXTSEL_TIM5_TRGO
 (0xB << 16)

	)

151 
	#ADC_CR2_JEXTSEL_TIM8_CC2
 (0xC << 16)

	)

152 
	#ADC_CR2_JEXTSEL_TIM8_CC3
 (0xD << 16)

	)

153 
	#ADC_CR2_JEXTSEL_TIM8_CC4
 (0xE << 16)

	)

154 
	#ADC_CR2_JEXTSEL_EXTI_LINE_15
 (0xF << 16)

	)

162 
	#ADC_SMPR_SMP_3CYC
 0x0

	)

163 
	#ADC_SMPR_SMP_15CYC
 0x1

	)

164 
	#ADC_SMPR_SMP_28CYC
 0x2

	)

165 
	#ADC_SMPR_SMP_56CYC
 0x3

	)

166 
	#ADC_SMPR_SMP_84CYC
 0x4

	)

167 
	#ADC_SMPR_SMP_112CYC
 0x5

	)

168 
	#ADC_SMPR_SMP_144CYC
 0x6

	)

169 
	#ADC_SMPR_SMP_480CYC
 0x7

	)

173 
	#ADC_SQR1_L_MSK
 (0x‡<< 
ADC_SQR1_L_LSB
)

	)

175 
	#ADC_SQR_MAX_CHANNELS_REGULAR
 16

	)

183 
	#ADC_CCR_ADCPRE_BY2
 (0x0 << 16)

	)

184 
	#ADC_CCR_ADCPRE_BY4
 (0x1 << 16)

	)

185 
	#ADC_CCR_ADCPRE_BY6
 (0x2 << 16)

	)

186 
	#ADC_CCR_ADCPRE_BY8
 (0x3 << 16)

	)

188 
	#ADC_CCR_ADCPRE_MASK
 (0x3 << 16)

	)

189 
	#ADC_CCR_ADCPRE_SHIFT
 16

	)

192 
BEGIN_DECLS


194 
adc_£t_mu…i_mode
(
uöt32_t
 
mode
);

195 
adc_íabÀ_vb©_£ns‹
();

196 
adc_dißbÀ_vb©_£ns‹
();

198 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f4/crc.h

33 #i‚de‡
LIBOPENCM3_CRC_H


34 
	#LIBOPENCM3_CRC_H


	)

36 
	~<lib›ícm3/°m32/comm⁄/¸c_comm⁄_Æl.h
>

	@lib/libopencm3/include/libopencm3/stm32/f4/crypto.h

31 #i‚de‡
LIBOPENCM3_CRYPTO_H


32 
	#LIBOPENCM3_CRYPTO_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/¸y±o_comm⁄_f24.h
>

48 
	#CRYP_CSGCMCCMR
(
i
Ë
	`MMIO32
(
CRYP_BASE
 + 0x50 + (iË* 4)

	)

51 
	#CRYP_CSGCMR
(
i
Ë
	`MMIO32
(
CRYP_BASE
 + 0x70 + (iË* 4)

	)

58 
	#CRYP_CR_GCM_CMPH_SHIFT
 16

	)

59 
	#CRYP_CR_GCM_CMPH
 (3 << 
CRYP_CR_GCM_CMPH_SHIFT
)

	)

60 
	#CRYP_CR_GCM_CMPH_INIT
 (0 << 
CRYP_CR_GCM_CMPH_SHIFT
)

	)

61 
	#CRYP_CR_GCM_CMPH_HEADER
 (1 << 
CRYP_CR_GCM_CMPH_SHIFT
)

	)

62 
	#CRYP_CR_GCM_CMPH_PAYLOAD
 (2 << 
CRYP_CR_GCM_CMPH_SHIFT
)

	)

63 
	#CRYP_CR_GCM_CMPH_FINAL
 (3 << 
CRYP_CR_GCM_CMPH_SHIFT
)

	)

66 
	#CRYP_CR_ALGOMODE3
 (1 << 19)

	)

80 
	e¸y±o_mode_mac
 {

81 
	mENCRYPT_GCM
 = 
CRYP_CR_ALGOMODE_TDES_ECB
 | 
CRYP_CR_ALGOMODE3
,

82 
	mENCRYPT_CCM
 = 
CRYP_CR_ALGOMODE_TDES_CBC
 | 
CRYP_CR_ALGOMODE3
,

83 
	mDECRYPT_GCM
 = 
CRYP_CR_ALGOMODE_TDES_ECB
 | 
CRYP_CR_ALGOMODE3
 |

84 
CRYP_CR_ALGODIR
,

85 
	mDECRYPT_CCM
 = 
CRYP_CR_ALGOMODE_TDES_CBC
 | 
CRYP_CR_ALGOMODE3
 |

86 
CRYP_CR_ALGODIR
,

89 
BEGIN_DECLS


91 
¸y±o_c⁄ãxt_sw≠
(
uöt32_t
 *
buf
);

92 
¸y±o_£t_mac_Æg‹ôhm
(
¸y±o_mode_mac
 
mode
);

94 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f4/dac.h

31 #i‚de‡
LIBOPENCM3_DAC_H


32 
	#LIBOPENCM3_DAC_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/dac_comm⁄_Æl.h
>

	@lib/libopencm3/include/libopencm3/stm32/f4/dcmi.h

36 
	~<lib›ícm3/cm3/comm⁄.h
>

37 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

39 #¥agm®
⁄˚


46 
	#DCMI_CR
 
	`MMIO32
(
DCMI_BASE
 + 0x0U)

	)

52 
	#DCMI_CR_EN
 (1 << 14)

	)

53 
	#DCMI_CR_EDM1
 (1 << 11)

	)

54 
	#DCMI_CR_EDM0
 (1 << 10)

	)

55 
	#DCMI_CR_FCRC1
 (1 << 9)

	)

56 
	#DCMI_CR_FCRC0
 (1 << 8)

	)

57 
	#DCMI_CR_VSPOL
 (1 << 7)

	)

58 
	#DCMI_CR_HSPOL
 (1 << 6)

	)

59 
	#DCMI_CR_PCKPOL
 (1 << 5)

	)

60 
	#DCMI_CR_ESS
 (1 << 4)

	)

61 
	#DCMI_CR_JPEG
 (1 << 3)

	)

62 
	#DCMI_CR_CROP
 (1 << 2)

	)

63 
	#DCMI_CR_CM
 (1 << 1)

	)

64 
	#DCMI_CR_CAPTURE
 (1 << 0)

	)

70 
	#DCMI_SR
 
	`MMIO32
(
DCMI_BASE
 + 0x04U)

	)

79 
	#DCMI_RIS
 
	`MMIO32
(
DCMI_BASE
 + 0x08U)

	)

85 
	#DCMI_RIS_LINE
 (1 << 4)

	)

86 
	#DCMI_RIS_VSYNC
 (1 << 3)

	)

87 
	#DCMI_RIS_ERR
 (1 << 2)

	)

88 
	#DCMI_RIS_OVR
 (1 << 1)

	)

89 
	#DCMI_RIS_FRAME
 (1 << 0)

	)

98 
	#DCMI_IER
 
	`MMIO32
(
DCMI_BASE
 + 0x0CU)

	)

104 
	#DCMI_IER_LINE
 (1 << 4)

	)

105 
	#DCMI_IER_VSYNC
 (1 << 3)

	)

106 
	#DCMI_IER_ERR
 (1 << 2)

	)

107 
	#DCMI_IER_OVR
 (1 << 1)

	)

108 
	#DCMI_IER_FRAME
 (1 << 0)

	)

119 
	#DCMI_MIS
 
	`MMIO32
(
DCMI_BASE
 + 0x10U)

	)

125 
	#DCMI_MIS_LINE
 (1 << 4)

	)

126 
	#DCMI_MIS_VSYNC
 (1 << 3)

	)

127 
	#DCMI_MIS_ERR
 (1 << 2)

	)

128 
	#DCMI_MIS_OVR
 (1 << 1)

	)

129 
	#DCMI_MIS_FRAME
 (1 << 0)

	)

138 
	#DCMI_ICR
 
	`MMIO32
(
DCMI_BASE
 + 0x14U)

	)

144 
	#DCMI_ICR_LINE
 (1 << 4)

	)

145 
	#DCMI_ICR_VSYNC
 (1 << 3)

	)

146 
	#DCMI_ICR_ERR
 (1 << 2)

	)

147 
	#DCMI_ICR_OVR
 (1 << 1)

	)

148 
	#DCMI_ICR_FRAME
 (1 << 0)

	)

154 
	#DCMI_ESCR
 
	`MMIO32
(
DCMI_BASE
 + 0x18U)

	)

160 
	#DCMI_ESCR_FEC_SHIFT
 24

	)

161 
	#DCMI_ESCR_FEC_MASK
 0xff

	)

162 
	#DCMI_ESCR_LEC_SHIFT
 16

	)

163 
	#DCMI_ESCR_LEC_MASK
 0xff

	)

164 
	#DCMI_ESCR_LSC_SHIFT
 8

	)

165 
	#DCMI_ESCR_LSC_MASK
 0xff

	)

166 
	#DCMI_ESCR_FSC_SHIFT
 0

	)

167 
	#DCMI_ESCR_FSC_MASK
 0xff

	)

174 
	#DCMI_ESUR
 
	`MMIO32
(
DCMI_BASE
 + 0x1CU)

	)

180 
	#DCMI_ESUR_FEU_SHIFT
 24

	)

181 
	#DCMI_ESUR_FEU_MASK
 0xff

	)

182 
	#DCMI_ESUR_LEU_SHIFT
 16

	)

183 
	#DCMI_ESUR_LEU_MASK
 0xff

	)

184 
	#DCMI_ESUR_LSU_SHIFT
 8

	)

185 
	#DCMI_ESUR_LSU_MASK
 0xff

	)

186 
	#DCMI_ESUR_FSU_SHIFT
 0

	)

187 
	#DCMI_ESUR_FSU_MASK
 0xff

	)

193 
	#DCMI_CWSTRT
 
	`MMIO32
(
DCMI_BASE
 + 0x20U)

	)

199 
	#DCMI_CWSTRT_VST_SHIFT
 16

	)

200 
	#DCMI_CWSTRT_VST_MASK
 0x1fff

	)

201 
	#DCMI_CWSTRT_HOFFCNT_SHIFT
 0

	)

202 
	#DCMI_CWSTRT_HOFFCNT_MASK
 0x3fff

	)

208 
	#DCMI_CWSIZE
 
	`MMIO32
(
DCMI_BASE
 + 0x24U)

	)

214 
	#DCMI_CWSIZE_VLINE_SHIFT
 16

	)

215 
	#DCMI_CWSIZE_VLINE_MASK
 0x3fff

	)

216 
	#DCMI_CWSIZE_CAPCNT_SHIFT
 0

	)

217 
	#DCMI_CWSIZE_CAPCNT_MASK
 0x3fff

	)

227 
	#DCMI_DR
 
	`MMIO32
(
DCMI_BASE
 + 0x28U)

	)

	@lib/libopencm3/include/libopencm3/stm32/f4/dma.h

31 #i‚de‡
LIBOPENCM3_DMA_H


32 
	#LIBOPENCM3_DMA_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/dma_comm⁄_f24.h
>

	@lib/libopencm3/include/libopencm3/stm32/f4/dma2d.h

23 #i‚de‡
LIBOPENCM3_STM32_F4_DMA2D_H_


24 
	#LIBOPENCM3_STM32_F4_DMA2D_H_


	)

26 
	~<lib›ícm3/°m32/comm⁄/dma2d_comm⁄_f47.h
>

	@lib/libopencm3/include/libopencm3/stm32/f4/doc-stm32f4.h

	@lib/libopencm3/include/libopencm3/stm32/f4/dsi.h

24 #i‚de‡
LIBOPENCM3_STM32_F4_DSI_H_


25 
	#LIBOPENCM3_STM32_F4_DSI_H_


	)

27 
	~<lib›ícm3/°m32/comm⁄/dsi_comm⁄_f47.h
>

	@lib/libopencm3/include/libopencm3/stm32/f4/exti.h

36 #i‚de‡
LIBOPENCM3_EXTI_H


37 
	#LIBOPENCM3_EXTI_H


	)

39 
	~<lib›ícm3/°m32/comm⁄/exti_comm⁄_Æl.h
>

40 
	~<lib›ícm3/°m32/comm⁄/exti_comm⁄_v1.h
>

	@lib/libopencm3/include/libopencm3/stm32/f4/flash.h

31 #i‚de‡
LIBOPENCM3_FLASH_H


32 
	#LIBOPENCM3_FLASH_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_Æl.h
>

35 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_f.h
>

36 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_f24.h
>

38 
	#FLASH_SR_PGSERR
 (1 << 7)

	)

39 
	#FLASH_OPTCR_WDG_SW
 (1 << 5)

	)

41 
BEGIN_DECLS


43 
Êash_˛ór_pg£º_Êag
();

45 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f4/fmc.h

24 #i‚de‡
LIBOPENCM3_F4_FMC_H


25 
	#LIBOPENCM3_F4_FMC_H


	)

27 #i‚de‡
LIBOPENCM3_FSMC_H


31 
	~<lib›ícm3/°m32/comm⁄/fmc_comm⁄_f47.h
>

	@lib/libopencm3/include/libopencm3/stm32/f4/gpio.h

31 #i‚de‡
LIBOPENCM3_GPIO_H


32 
	#LIBOPENCM3_GPIO_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/gpio_comm⁄_f24.h
>

	@lib/libopencm3/include/libopencm3/stm32/f4/hash.h

31 #i‚de‡
LIBOPENCM3_HASH_H


32 
	#LIBOPENCM3_HASH_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/hash_comm⁄_f24.h
>

	@lib/libopencm3/include/libopencm3/stm32/f4/i2c.h

31 #i‚de‡
LIBOPENCM3_I2C_H


32 
	#LIBOPENCM3_I2C_H


	)

34 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

35 
	~<lib›ícm3/°m32/comm⁄/i2c_comm⁄_v1.h
>

42 
	#I2C_FLTR
(
i2c_ba£
Ë
	`MMIO32
((i2c_ba£Ë+ 0x24)

	)

43 
	#I2C1_FLTR
 
	`I2C_FLTR
(
I2C1
)

	)

44 
	#I2C2_FLTR
 
	`I2C_FLTR
(
I2C2
)

	)

45 
	#I2C3_FLTR
 
	`I2C_FLTR
(
I2C3
)

	)

53 
	#I2C_FLTR_DNF_MASK
 0xF

	)

54 
	#I2C_FLTR_DNF_SHIFT
 0

	)

60 
	#I2C_FLTR_ANOFF
 (1<<4)

	)

	@lib/libopencm3/include/libopencm3/stm32/f4/iwdg.h

33 #i‚de‡
LIBOPENCM3_IWDG_H


34 
	#LIBOPENCM3_IWDG_H


	)

36 
	~<lib›ícm3/°m32/comm⁄/iwdg_comm⁄_Æl.h
>

	@lib/libopencm3/include/libopencm3/stm32/f4/lptimer.h

30 #i‚de‡
LIBOPENCM3_LPTIMER_H


31 
	#LIBOPENCM3_LPTIMER_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/Õtimî_comm⁄_Æl.h
>

38 
	#LPTIM1
 
LPTIM1_BASE


	)

41 
BEGIN_DECLS


43 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f4/ltdc.h

24 #i‚de‡
LIBOPENCM3_STM32_F4_LTDC_H_


25 
	#LIBOPENCM3_STM32_F4_LTDC_H_


	)

27 
	~<lib›ícm3/°m32/comm⁄/…dc_comm⁄_f47.h
>

	@lib/libopencm3/include/libopencm3/stm32/f4/memorymap.h

20 #i‚de‡
LIBOPENCM3_MEMORYMAP_H


21 
	#LIBOPENCM3_MEMORYMAP_H


	)

23 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

28 
	#PERIPH_BASE
 (0x40000000U)

	)

29 
	#PERIPH_BASE_APB1
 (
PERIPH_BASE
 + 0x00000)

	)

30 
	#PERIPH_BASE_APB2
 (
PERIPH_BASE
 + 0x10000)

	)

31 
	#PERIPH_BASE_AHB1
 (
PERIPH_BASE
 + 0x20000)

	)

32 
	#PERIPH_BASE_AHB2
 0x50000000U

	)

33 
	#PERIPH_BASE_AHB3
 0x60000000U

	)

38 
	#TIM2_BASE
 (
PERIPH_BASE_APB1
 + 0x0000)

	)

39 
	#TIM3_BASE
 (
PERIPH_BASE_APB1
 + 0x0400)

	)

40 
	#TIM4_BASE
 (
PERIPH_BASE_APB1
 + 0x0800)

	)

41 
	#TIM5_BASE
 (
PERIPH_BASE_APB1
 + 0x0c00)

	)

42 
	#TIM6_BASE
 (
PERIPH_BASE_APB1
 + 0x1000)

	)

43 
	#TIM7_BASE
 (
PERIPH_BASE_APB1
 + 0x1400)

	)

44 
	#TIM12_BASE
 (
PERIPH_BASE_APB1
 + 0x1800)

	)

45 
	#TIM13_BASE
 (
PERIPH_BASE_APB1
 + 0x1c00)

	)

46 
	#TIM14_BASE
 (
PERIPH_BASE_APB1
 + 0x2000)

	)

47 
	#LPTIM1_BASE
 (
PERIPH_BASE_APB1
 + 0x2400)

	)

48 
	#RTC_BASE
 (
PERIPH_BASE_APB1
 + 0x2800)

	)

49 
	#WWDG_BASE
 (
PERIPH_BASE_APB1
 + 0x2c00)

	)

50 
	#IWDG_BASE
 (
PERIPH_BASE_APB1
 + 0x3000)

	)

51 
	#I2S2_EXT_BASE
 (
PERIPH_BASE_APB1
 + 0x3400)

	)

52 
	#SPI2_BASE
 (
PERIPH_BASE_APB1
 + 0x3800)

	)

53 
	#SPI3_BASE
 (
PERIPH_BASE_APB1
 + 0x3c00)

	)

54 
	#I2S3_EXT_BASE
 (
PERIPH_BASE_APB1
 + 0x4000)

	)

55 
	#USART2_BASE
 (
PERIPH_BASE_APB1
 + 0x4400)

	)

56 
	#USART3_BASE
 (
PERIPH_BASE_APB1
 + 0x4800)

	)

57 
	#UART4_BASE
 (
PERIPH_BASE_APB1
 + 0x4c00)

	)

58 
	#UART5_BASE
 (
PERIPH_BASE_APB1
 + 0x5000)

	)

59 
	#I2C1_BASE
 (
PERIPH_BASE_APB1
 + 0x5400)

	)

60 
	#I2C2_BASE
 (
PERIPH_BASE_APB1
 + 0x5800)

	)

61 
	#I2C3_BASE
 (
PERIPH_BASE_APB1
 + 0x5C00)

	)

62 
	#FMPI2C1_BASE
 (
PERIPH_BASE_APB1
 + 0x6000)

	)

63 
	#BX_CAN1_BASE
 (
PERIPH_BASE_APB1
 + 0x6400)

	)

64 
	#BX_CAN2_BASE
 (
PERIPH_BASE_APB1
 + 0x6800)

	)

66 
	#POWER_CONTROL_BASE
 (
PERIPH_BASE_APB1
 + 0x7000)

	)

67 
	#DAC_BASE
 (
PERIPH_BASE_APB1
 + 0x7400)

	)

68 
	#UART7_BASE
 (
PERIPH_BASE_APB1
 + 0x7800)

	)

69 
	#UART8_BASE
 (
PERIPH_BASE_APB1
 + 0x7c00)

	)

73 
	#TIM1_BASE
 (
PERIPH_BASE_APB2
 + 0x0000)

	)

74 
	#TIM8_BASE
 (
PERIPH_BASE_APB2
 + 0x0400)

	)

76 
	#USART1_BASE
 (
PERIPH_BASE_APB2
 + 0x1000)

	)

77 
	#USART6_BASE
 (
PERIPH_BASE_APB2
 + 0x1400)

	)

79 
	#ADC1_BASE
 (
PERIPH_BASE_APB2
 + 0x2000)

	)

80 
	#ADC2_BASE
 (
PERIPH_BASE_APB2
 + 0x2100)

	)

81 
	#ADC3_BASE
 (
PERIPH_BASE_APB2
 + 0x2200)

	)

82 
	#ADC_COMMON_BASE
 (
PERIPH_BASE_APB2
 + 0x2300)

	)

84 
	#SDIO_BASE
 (
PERIPH_BASE_APB2
 + 0x2C00)

	)

86 
	#SPI1_BASE
 (
PERIPH_BASE_APB2
 + 0x3000)

	)

87 
	#SPI4_BASE
 (
PERIPH_BASE_APB2
 + 0x3400)

	)

89 
	#SYSCFG_BASE
 (
PERIPH_BASE_APB2
 + 0x3800)

	)

90 
	#EXTI_BASE
 (
PERIPH_BASE_APB2
 + 0x3C00)

	)

91 
	#TIM9_BASE
 (
PERIPH_BASE_APB2
 + 0x4000)

	)

92 
	#TIM10_BASE
 (
PERIPH_BASE_APB2
 + 0x4400)

	)

93 
	#TIM11_BASE
 (
PERIPH_BASE_APB2
 + 0x4800)

	)

95 
	#SPI5_BASE
 (
PERIPH_BASE_APB2
 + 0x5000)

	)

96 
	#SPI6_BASE
 (
PERIPH_BASE_APB2
 + 0x5400)

	)

97 
	#SAI1_BASE
 (
PERIPH_BASE_APB2
 + 0x5800)

	)

98 
	#LTDC_BASE
 (
PERIPH_BASE_APB2
 + 0x6800)

	)

99 
	#DSI_BASE
 (
PERIPH_BASE_APB2
 + 0x6C00)

	)

103 
	#GPIO_PORT_A_BASE
 (
PERIPH_BASE_AHB1
 + 0x0000)

	)

104 
	#GPIO_PORT_B_BASE
 (
PERIPH_BASE_AHB1
 + 0x0400)

	)

105 
	#GPIO_PORT_C_BASE
 (
PERIPH_BASE_AHB1
 + 0x0800)

	)

106 
	#GPIO_PORT_D_BASE
 (
PERIPH_BASE_AHB1
 + 0x0C00)

	)

107 
	#GPIO_PORT_E_BASE
 (
PERIPH_BASE_AHB1
 + 0x1000)

	)

108 
	#GPIO_PORT_F_BASE
 (
PERIPH_BASE_AHB1
 + 0x1400)

	)

109 
	#GPIO_PORT_G_BASE
 (
PERIPH_BASE_AHB1
 + 0x1800)

	)

110 
	#GPIO_PORT_H_BASE
 (
PERIPH_BASE_AHB1
 + 0x1C00)

	)

111 
	#GPIO_PORT_I_BASE
 (
PERIPH_BASE_AHB1
 + 0x2000)

	)

112 
	#GPIO_PORT_J_BASE
 (
PERIPH_BASE_AHB1
 + 0x2400)

	)

113 
	#GPIO_PORT_K_BASE
 (
PERIPH_BASE_AHB1
 + 0x2800)

	)

115 
	#CRC_BASE
 (
PERIPH_BASE_AHB1
 + 0x3000)

	)

117 
	#RCC_BASE
 (
PERIPH_BASE_AHB1
 + 0x3800)

	)

118 
	#FLASH_MEM_INTERFACE_BASE
 (
PERIPH_BASE_AHB1
 + 0x3C00)

	)

119 
	#BKPSRAM_BASE
 (
PERIPH_BASE_AHB1
 + 0x4000)

	)

121 
	#DMA1_BASE
 (
PERIPH_BASE_AHB1
 + 0x6000)

	)

122 
	#DMA2_BASE
 (
PERIPH_BASE_AHB1
 + 0x6400)

	)

124 
	#ETHERNET_BASE
 (
PERIPH_BASE_AHB1
 + 0x8000)

	)

125 
	#DMA2D_BASE
 (
PERIPH_BASE_AHB1
 + 0xB000U)

	)

127 
	#USB_OTG_HS_BASE
 (
PERIPH_BASE_AHB1
 + 0x20000)

	)

131 
	#USB_OTG_FS_BASE
 (
PERIPH_BASE_AHB2
 + 0x00000)

	)

133 
	#DCMI_BASE
 (
PERIPH_BASE_AHB2
 + 0x50000)

	)

135 
	#CRYP_BASE
 (
PERIPH_BASE_AHB2
 + 0x60000)

	)

136 
	#HASH_BASE
 (
PERIPH_BASE_AHB2
 + 0x60400)

	)

138 
	#RNG_BASE
 (
PERIPH_BASE_AHB2
 + 0x60800)

	)

143 
	#FMC_BANK1
 (
PERIPH_BASE_AHB3
)

	)

145 
	#FMC_BANK2
 (
PERIPH_BASE_AHB3
 + 0x10000000U)

	)

147 
	#FMC_BANK3
 (
PERIPH_BASE_AHB3
 + 0x20000000U)

	)

149 
	#QUADSPI_BANK
 (
PERIPH_BASE_AHB3
 + 0x30000000U)

	)

150 
	#FSMC_BASE
 (
PERIPH_BASE_AHB3
 + 0x40000000U)

	)

151 
	#FMC_BASE
 (
PERIPH_BASE_AHB3
 + 0x40000000U)

	)

152 
	#QUADSPI_BASE
 (
PERIPH_BASE_AHB3
 + 0x40001000U)

	)

154 
	#FMC_BANK5
 (
PERIPH_BASE_AHB3
 + 0x60000000U)

	)

156 
	#FMC_BANK6
 (
PERIPH_BASE_AHB3
 + 0x70000000U)

	)

159 
	#DBGMCU_BASE
 (
PPBI_BASE
 + 0x00042000)

	)

162 
	#DESIG_FLASH_SIZE_BASE
 (0x1FFF7A22U)

	)

163 
	#DESIG_UNIQUE_ID_BASE
 (0x1FFF7A10U)

	)

164 
	#DESIG_UNIQUE_ID0
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
)

	)

165 
	#DESIG_UNIQUE_ID1
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
 + 4)

	)

166 
	#DESIG_UNIQUE_ID2
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
 + 8)

	)

169 
	#ST_VREFINT_CAL
 
	`MMIO16
(0x1FFF7A2A)

	)

170 
	#ST_TSENSE_CAL1_30C
 
	`MMIO16
(0x1FFF7A2C)

	)

171 
	#ST_TSENSE_CAL2_110C
 
	`MMIO16
(0x1FFF7A2E)

	)

	@lib/libopencm3/include/libopencm3/stm32/f4/pwr.h

34 #i‚de‡
LIBOPENCM3_PWR_H


35 
	#LIBOPENCM3_PWR_H


	)

37 
	~<lib›ícm3/°m32/comm⁄/pwr_comm⁄_v1.h
>

49 
	#PWR_CR_VOS_SHIFT
 14

	)

50 
	#PWR_CR_VOS_MASK
 0x3

	)

55 
	#PWR_CR_FPDS
 (1 << 9)

	)

62 
	#PWR_CSR_VOSRDY
 (1 << 14)

	)

67 
	#PWR_CSR_BRE
 (1 << 9)

	)

72 
	#PWR_CSR_BRR
 (1 << 3)

	)

76 
	epwr_vos_sˇÀ
 {

77 
	mPWR_SCALE1
 = 0x3,

78 
	mPWR_SCALE2
 = 0x2,

79 
	mPWR_SCALE3
 = 0x1,

82 
BEGIN_DECLS


84 
pwr_£t_vos_sˇÀ
(
pwr_vos_sˇÀ
 
sˇÀ
);

86 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f4/quadspi.h

23 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

26 
	#QUADSPI_CR
 
	`MMIO32
(
QUADSPI_BASE
 + 0x0U)

	)

28 
	#QUADSPI_CR_PRESCALE_MASK
 0xff

	)

29 
	#QUADSPI_CR_PRESCALE_SHIFT
 24

	)

30 
	#QUADSPI_CR_PMM
 (1 << 23)

	)

31 
	#QUADSPI_CR_APMS
 (1 << 22)

	)

33 
	#QUADSPI_CR_TOIE
 (1 << 20)

	)

34 
	#QUADSPI_CR_SMIE
 (1 << 19)

	)

35 
	#QUADSPI_CR_FTIE
 (1 << 18)

	)

36 
	#QUADSPI_CR_TCIE
 (1 << 17)

	)

37 
	#QUADSPI_CR_TEIE
 (1 << 16)

	)

40 
	#QUADSPI_CR_FTHRES_MASK
 0x1f

	)

41 
	#QUADSPI_CR_FTHRES_SHIFT
 8

	)

42 
	#QUADSPI_CR_FSEL
 (1 << 7)

	)

43 
	#QUADSPI_CR_DFM
 (1 << 6)

	)

45 
	#QUADSPI_CR_SSHIFT
 (1 << 4)

	)

46 
	#QUADSPI_CR_TCEN
 (1 << 3)

	)

47 
	#QUADSPI_CR_DMAEN
 (1 << 2)

	)

48 
	#QUADSPI_CR_ABORT
 (1 << 1)

	)

49 
	#QUADSPI_CR_EN
 (1 << 0)

	)

52 
	#QUADSPI_DCR
 
	`MMIO32
(
QUADSPI_BASE
 + 0x4U)

	)

55 
	#QUADSPI_DCR_FSIZE_MASK
 0x1f

	)

56 
	#QUADSPI_DCR_FSIZE_SHIFT
 16

	)

58 
	#QUADSPI_DCR_CSHT_MASK
 0x7

	)

59 
	#QUADSPI_DCR_CSHT_SHIFT
 8

	)

61 
	#QUADSPI_DCR_CKMODE
 (1 << 0)

	)

64 
	#QUADSPI_SR
 
	`MMIO32
(
QUADSPI_BASE
 + 0x8U)

	)

67 
	#QUADSPI_SR_FLEVEL_MASK
 0x3f

	)

68 
	#QUADSPI_SR_FLEVEL_SHIFT
 8

	)

71 
	#QUADSPI_SR_BUSY
 (1 << 5)

	)

72 
	#QUADSPI_SR_TOF
 (1 << 4)

	)

73 
	#QUADSPI_SR_SMF
 (1 << 3)

	)

74 
	#QUADSPI_SR_FTF
 (1 << 2)

	)

75 
	#QUADSPI_SR_TCF
 (1 << 1)

	)

76 
	#QUADSPI_SR_TEF
 (1 << 0)

	)

79 
	#QUADSPI_FCR
 
	`MMIO32
(
QUADSPI_BASE
 + 0xCU)

	)

82 
	#QUADSPI_FCR_CTOF
 (1 << 4)

	)

83 
	#QUADSPI_FCR_CSMF
 (1 << 3)

	)

85 
	#QUADSPI_FCR_CTCF
 (1 << 1)

	)

86 
	#QUADSPI_FCR_CTEF
 (1 << 0)

	)

89 
	#QUADSPI_DLR
 
	`MMIO32
(
QUADSPI_BASE
 + 0x10U)

	)

92 
	#QUADSPI_CCR
 
	`MMIO32
(
QUADSPI_BASE
 + 0x14U)

	)

94 
	#QUADSPI_CCR_DDRM
 (1 << 31)

	)

95 
	#QUADSPI_CCR_DHHC
 (1 << 30)

	)

97 
	#QUADSPI_CCR_SIOO
 (1 << 28)

	)

98 
	#QUADSPI_CCR_FMODE_MASK
 0x3

	)

99 
	#QUADSPI_CCR_FMODE_SHIFT
 26

	)

100 
	#QUADSPI_CCR_DMODE_MASK
 0x3

	)

101 
	#QUADSPI_CCR_DMODE_SHIFT
 24

	)

103 
	#QUADSPI_CCR_DCYC_MASK
 0x1f

	)

104 
	#QUADSPI_CCR_DCYC_SHIFT
 18

	)

106 
	#QUADSPI_CCR_ABSIZE_MASK
 0x3

	)

107 
	#QUADSPI_CCR_ABSIZE_SHIFT
 16

	)

109 
	#QUADSPI_CCR_ABMODE_MASK
 0x3

	)

110 
	#QUADSPI_CCR_ABMODE_SHIFT
 14

	)

112 
	#QUADSPI_CCR_ADSIZE_MASK
 0x3

	)

113 
	#QUADSPI_CCR_ADSIZE_SHIFT
 12

	)

115 
	#QUADSPI_CCR_ADMODE_MASK
 0x3

	)

116 
	#QUADSPI_CCR_ADMODE_SHIFT
 10

	)

118 
	#QUADSPI_CCR_IMODE_MASK
 0x3

	)

119 
	#QUADSPI_CCR_IMODE_SHIFT
 8

	)

121 
	#QUADSPI_CCR_INST_MASK
 0xff

	)

122 
	#QUADSPI_CCR_INST_SHIFT
 0

	)

125 
	#QUADSPI_CCR_MODE_NONE
 0

	)

126 
	#QUADSPI_CCR_MODE_1LINE
 1

	)

127 
	#QUADSPI_CCR_MODE_2LINE
 2

	)

128 
	#QUADSPI_CCR_MODE_4LINE
 3

	)

131 
	#QUADSPI_CCR_FMODE_IWRITE
 0

	)

132 
	#QUADSPI_CCR_FMODE_IREAD
 1

	)

133 
	#QUADSPI_CCR_FMODE_APOLL
 2

	)

134 
	#QUADSPI_CCR_FMODE_MEMMAP
 3

	)

138 
	#QUADSPI_AR
 
	`MMIO32
(
QUADSPI_BASE
 + 0x18U)

	)

141 
	#QUADSPI_ABR
 
	`MMIO32
(
QUADSPI_BASE
 + 0x1CU)

	)

144 
	#QUADSPI_DR
 
	`MMIO32
(
QUADSPI_BASE
 + 0x20U)

	)

146 
	#QUADSPI_BYTE_DR
 
	`MMIO8
(
QUADSPI_BASE
 + 0x20U)

	)

149 
	#QUADSPI_PSMKR
 
	`MMIO32
(
QUADSPI_BASE
 + 0x24U)

	)

152 
	#QUADSPI_PSMAR
 
	`MMIO32
(
QUADSPI_BASE
 + 0x28U)

	)

155 
	#QUADSPI_PIR
 
	`MMIO32
(
QUADSPI_BASE
 + 0x2CU)

	)

158 
	#QUADSPI_LPTR
 
	`MMIO32
(
QUADSPI_BASE
 + 0x30U)

	)

	@lib/libopencm3/include/libopencm3/stm32/f4/rcc.h

46 #i‚de‡
LIBOPENCM3_RCC_H


47 
	#LIBOPENCM3_RCC_H


	)

49 
	~<lib›ícm3/°m32/pwr.h
>

55 
	#RCC_CR
 
	`MMIO32
(
RCC_BASE
 + 0x00)

	)

57 
	#RCC_PLLCFGR
 
	`MMIO32
(
RCC_BASE
 + 0x04)

	)

59 
	#RCC_CFGR
 
	`MMIO32
(
RCC_BASE
 + 0x08)

	)

61 
	#RCC_CIR
 
	`MMIO32
(
RCC_BASE
 + 0x0c)

	)

63 
	#RCC_AHB1RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x10)

	)

65 
	#RCC_AHB2RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x14)

	)

67 
	#RCC_AHB3RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x18)

	)

70 
	#RCC_APB1RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x20)

	)

72 
	#RCC_APB2RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x24)

	)

76 
	#RCC_AHB1ENR
 
	`MMIO32
(
RCC_BASE
 + 0x30)

	)

78 
	#RCC_AHB2ENR
 
	`MMIO32
(
RCC_BASE
 + 0x34)

	)

80 
	#RCC_AHB3ENR
 
	`MMIO32
(
RCC_BASE
 + 0x38)

	)

83 
	#RCC_APB1ENR
 
	`MMIO32
(
RCC_BASE
 + 0x40)

	)

85 
	#RCC_APB2ENR
 
	`MMIO32
(
RCC_BASE
 + 0x44)

	)

89 
	#RCC_AHB1LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x50)

	)

91 
	#RCC_AHB2LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x54)

	)

93 
	#RCC_AHB3LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x58)

	)

96 
	#RCC_APB1LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x60)

	)

98 
	#RCC_APB2LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x64)

	)

102 
	#RCC_BDCR
 
	`MMIO32
(
RCC_BASE
 + 0x70)

	)

104 
	#RCC_CSR
 
	`MMIO32
(
RCC_BASE
 + 0x74)

	)

108 
	#RCC_SSCGR
 
	`MMIO32
(
RCC_BASE
 + 0x80)

	)

110 
	#RCC_PLLI2SCFGR
 
	`MMIO32
(
RCC_BASE
 + 0x84)

	)

112 
	#RCC_PLLSAICFGR
 
	`MMIO32
(
RCC_BASE
 + 0x88)

	)

114 
	#RCC_DCKCFGR
 
	`MMIO32
(
RCC_BASE
 + 0x8C)

	)

116 
	#RCC_CKGATENR
 
	`MMIO32
(
RCC_BASE
 + 0x90)

	)

118 
	#RCC_DCKCFGR2
 
	`MMIO32
(
RCC_BASE
 + 0x94)

	)

125 
	#RCC_CR_PLLSAIRDY
 (1 << 29)

	)

126 
	#RCC_CR_PLLSAION
 (1 << 28)

	)

127 
	#RCC_CR_PLLI2SRDY
 (1 << 27)

	)

128 
	#RCC_CR_PLLI2SON
 (1 << 26)

	)

129 
	#RCC_CR_PLLRDY
 (1 << 25)

	)

130 
	#RCC_CR_PLLON
 (1 << 24)

	)

131 
	#RCC_CR_CSSON
 (1 << 19)

	)

132 
	#RCC_CR_HSEBYP
 (1 << 18)

	)

133 
	#RCC_CR_HSERDY
 (1 << 17)

	)

134 
	#RCC_CR_HSEON
 (1 << 16)

	)

137 
	#RCC_CR_HSITRIM_SHIFT
 3

	)

138 
	#RCC_CR_HSITRIM_MASK
 0x1f

	)

139 
	#RCC_CR_HSIRDY
 (1 << 1)

	)

140 
	#RCC_CR_HSION
 (1 << 0)

	)

148 
	#RCC_PLLCFGR_PLLR_SHIFT
 28

	)

149 
	#RCC_PLLCFGR_PLLR_MASK
 0x7

	)

151 
	#RCC_PLLCFGR_PLLQ_SHIFT
 24

	)

152 
	#RCC_PLLCFGR_PLLQ_MASK
 0xf

	)

153 
	#RCC_PLLCFGR_PLLSRC
 (1 << 22)

	)

155 
	#RCC_PLLCFGR_PLLP_SHIFT
 16

	)

156 
	#RCC_PLLCFGR_PLLP_MASK
 0x3

	)

158 
	#RCC_PLLCFGR_PLLN_SHIFT
 6

	)

159 
	#RCC_PLLCFGR_PLLN_MASK
 0x1ff

	)

161 
	#RCC_PLLCFGR_PLLM_SHIFT
 0

	)

162 
	#RCC_PLLCFGR_PLLM_MASK
 0x3f

	)

170 
	#RCC_CFGR_MCO2_SHIFT
 30

	)

171 
	#RCC_CFGR_MCO2_MASK
 0x3

	)

172 
	#RCC_CFGR_MCO2_SYSCLK
 0x0

	)

173 
	#RCC_CFGR_MCO2_PLLI2S
 0x1

	)

174 
	#RCC_CFGR_MCO2_HSE
 0x2

	)

175 
	#RCC_CFGR_MCO2_PLL
 0x3

	)

178 
	#RCC_CFGR_MCO2PRE_SHIFT
 27

	)

179 
	#RCC_CFGR_MCO2PRE_MASK
 0x7

	)

180 
	#RCC_CFGR_MCO1PRE_SHIFT
 24

	)

181 
	#RCC_CFGR_MCO1PRE_MASK
 0x7

	)

182 
	#RCC_CFGR_MCOPRE_DIV_NONE
 0x0

	)

183 
	#RCC_CFGR_MCOPRE_DIV_2
 0x4

	)

184 
	#RCC_CFGR_MCOPRE_DIV_3
 0x5

	)

185 
	#RCC_CFGR_MCOPRE_DIV_4
 0x6

	)

186 
	#RCC_CFGR_MCOPRE_DIV_5
 0x7

	)

189 
	#RCC_CFGR_PLLSRC_HSI_CLK
 0x0

	)

190 
	#RCC_CFGR_PLLSRC_HSE_CLK
 0x1

	)

193 
	#RCC_CFGR_I2SSRC
 (1 << 23)

	)

196 
	#RCC_CFGR_MCO1_SHIFT
 21

	)

197 
	#RCC_CFGR_MCO1_MASK
 0x3

	)

198 
	#RCC_CFGR_MCO1_HSI
 0x0

	)

199 
	#RCC_CFGR_MCO1_LSE
 0x1

	)

200 
	#RCC_CFGR_MCO1_HSE
 0x2

	)

201 
	#RCC_CFGR_MCO1_PLL
 0x3

	)

202 
	#RCC_CFGR_MCO_SHIFT
 
RCC_CFGR_MCO1_SHIFT


	)

203 
	#RCC_CFGR_MCO_MASK
 
RCC_CFGR_MCO1_MASK


	)

206 
	#RCC_CFGR_RTCPRE_SHIFT
 16

	)

207 
	#RCC_CFGR_RTCPRE_MASK
 0x1f

	)

210 
	#RCC_CFGR_PPRE2_SHIFT
 13

	)

211 
	#RCC_CFGR_PPRE2_MASK
 0x7

	)

212 
	#RCC_CFGR_PPRE1_SHIFT
 10

	)

213 
	#RCC_CFGR_PPRE1_MASK
 0x7

	)

214 
	#RCC_CFGR_PPRE_DIV_NONE
 0x0

	)

215 
	#RCC_CFGR_PPRE_DIV_2
 0x4

	)

216 
	#RCC_CFGR_PPRE_DIV_4
 0x5

	)

217 
	#RCC_CFGR_PPRE_DIV_8
 0x6

	)

218 
	#RCC_CFGR_PPRE_DIV_16
 0x7

	)

221 
	#RCC_CFGR_HPRE_SHIFT
 4

	)

222 
	#RCC_CFGR_HPRE_MASK
 0xf

	)

223 
	#RCC_CFGR_HPRE_DIV_NONE
 0x0

	)

224 
	#RCC_CFGR_HPRE_DIV_2
 (0x8 + 0)

	)

225 
	#RCC_CFGR_HPRE_DIV_4
 (0x8 + 1)

	)

226 
	#RCC_CFGR_HPRE_DIV_8
 (0x8 + 2)

	)

227 
	#RCC_CFGR_HPRE_DIV_16
 (0x8 + 3)

	)

228 
	#RCC_CFGR_HPRE_DIV_64
 (0x8 + 4)

	)

229 
	#RCC_CFGR_HPRE_DIV_128
 (0x8 + 5)

	)

230 
	#RCC_CFGR_HPRE_DIV_256
 (0x8 + 6)

	)

231 
	#RCC_CFGR_HPRE_DIV_512
 (0x8 + 7)

	)

234 
	#RCC_CFGR_SWS_SHIFT
 2

	)

235 
	#RCC_CFGR_SWS_MASK
 0x3

	)

236 
	#RCC_CFGR_SWS_HSI
 0x0

	)

237 
	#RCC_CFGR_SWS_HSE
 0x1

	)

238 
	#RCC_CFGR_SWS_PLL
 0x2

	)

241 
	#RCC_CFGR_SW_SHIFT
 0

	)

242 
	#RCC_CFGR_SW_HSI
 0x0

	)

243 
	#RCC_CFGR_SW_HSE
 0x1

	)

244 
	#RCC_CFGR_SW_PLL
 0x2

	)

252 
	#RCC_CIR_CSSC
 (1 << 23)

	)

255 
	#RCC_CIR_PLLSAIRDYC
 (1 << 22)

	)

256 
	#RCC_CIR_PLLI2SRDYC
 (1 << 21)

	)

257 
	#RCC_CIR_PLLRDYC
 (1 << 20)

	)

258 
	#RCC_CIR_HSERDYC
 (1 << 19)

	)

259 
	#RCC_CIR_HSIRDYC
 (1 << 18)

	)

260 
	#RCC_CIR_LSERDYC
 (1 << 17)

	)

261 
	#RCC_CIR_LSIRDYC
 (1 << 16)

	)

264 
	#RCC_CIR_PLLSAIRDYIE
 (1 << 14)

	)

265 
	#RCC_CIR_PLLI2SRDYIE
 (1 << 13)

	)

266 
	#RCC_CIR_PLLRDYIE
 (1 << 12)

	)

267 
	#RCC_CIR_HSERDYIE
 (1 << 11)

	)

268 
	#RCC_CIR_HSIRDYIE
 (1 << 10)

	)

269 
	#RCC_CIR_LSERDYIE
 (1 << 9)

	)

270 
	#RCC_CIR_LSIRDYIE
 (1 << 8)

	)

273 
	#RCC_CIR_CSSF
 (1 << 7)

	)

276 
	#RCC_CIR_PLLSAIRDYF
 (1 << 6)

	)

277 
	#RCC_CIR_PLLI2SRDYF
 (1 << 5)

	)

278 
	#RCC_CIR_PLLRDYF
 (1 << 4)

	)

279 
	#RCC_CIR_HSERDYF
 (1 << 3)

	)

280 
	#RCC_CIR_HSIRDYF
 (1 << 2)

	)

281 
	#RCC_CIR_LSERDYF
 (1 << 1)

	)

282 
	#RCC_CIR_LSIRDYF
 (1 << 0)

	)

289 
	#RCC_AHB1RSTR_OTGHSRST
 (1 << 29)

	)

290 
	#RCC_AHB1RSTR_ETHMACRST
 (1 << 25)

	)

291 
	#RCC_AHB1RSTR_DMA2DRST
 (1 << 23)

	)

292 
	#RCC_AHB1RSTR_DMA2RST
 (1 << 22)

	)

293 
	#RCC_AHB1RSTR_DMA1RST
 (1 << 21)

	)

294 
	#RCC_AHB1RSTR_CRCRST
 (1 << 12)

	)

295 
	#RCC_AHB1RSTR_GPIOKRST
 (1 << 10)

	)

296 
	#RCC_AHB1RSTR_GPIOJRST
 (1 << 9)

	)

297 
	#RCC_AHB1RSTR_GPIOIRST
 (1 << 8)

	)

298 
	#RCC_AHB1RSTR_GPIOHRST
 (1 << 7)

	)

299 
	#RCC_AHB1RSTR_GPIOGRST
 (1 << 6)

	)

300 
	#RCC_AHB1RSTR_GPIOFRST
 (1 << 5)

	)

301 
	#RCC_AHB1RSTR_GPIOERST
 (1 << 4)

	)

302 
	#RCC_AHB1RSTR_GPIODRST
 (1 << 3)

	)

303 
	#RCC_AHB1RSTR_GPIOCRST
 (1 << 2)

	)

304 
	#RCC_AHB1RSTR_GPIOBRST
 (1 << 1)

	)

305 
	#RCC_AHB1RSTR_GPIOARST
 (1 << 0)

	)

312 
	#RCC_AHB1RSTR_IOPKRST
 
RCC_AHB1RSTR_GPIOKRST


	)

313 
	#RCC_AHB1RSTR_IOPJRST
 
RCC_AHB1RSTR_GPIOJRST


	)

314 
	#RCC_AHB1RSTR_IOPIRST
 
RCC_AHB1RSTR_GPIOIRST


	)

315 
	#RCC_AHB1RSTR_IOPHRST
 
RCC_AHB1RSTR_GPIOHRST


	)

316 
	#RCC_AHB1RSTR_IOPGRST
 
RCC_AHB1RSTR_GPIOGRST


	)

317 
	#RCC_AHB1RSTR_IOPFRST
 
RCC_AHB1RSTR_GPIOFRST


	)

318 
	#RCC_AHB1RSTR_IOPERST
 
RCC_AHB1RSTR_GPIOERST


	)

319 
	#RCC_AHB1RSTR_IOPDRST
 
RCC_AHB1RSTR_GPIODRST


	)

320 
	#RCC_AHB1RSTR_IOPCRST
 
RCC_AHB1RSTR_GPIOCRST


	)

321 
	#RCC_AHB1RSTR_IOPBRST
 
RCC_AHB1RSTR_GPIOBRST


	)

322 
	#RCC_AHB1RSTR_IOPARST
 
RCC_AHB1RSTR_GPIOARST


	)

327 
	#RCC_AHB2RSTR_OTGFSRST
 (1 << 7)

	)

328 
	#RCC_AHB2RSTR_RNGRST
 (1 << 6)

	)

329 
	#RCC_AHB2RSTR_HASHRST
 (1 << 5)

	)

330 
	#RCC_AHB2RSTR_CRYPRST
 (1 << 4)

	)

331 
	#RCC_AHB2RSTR_DCMIRST
 (1 << 0)

	)

336 
	#RCC_AHB3RSTR_QSPIRST
 (1 << 1)

	)

337 
	#RCC_AHB3RSTR_FSMCRST
 (1 << 0)

	)

343 
	#RCC_APB1RSTR_UART8RST
 (1 << 31)

	)

344 
	#RCC_APB1RSTR_UART7RST
 (1 << 30)

	)

345 
	#RCC_APB1RSTR_DACRST
 (1 << 29)

	)

346 
	#RCC_APB1RSTR_PWRRST
 (1 << 28)

	)

347 
	#RCC_APB1RSTR_CAN2RST
 (1 << 26)

	)

348 
	#RCC_APB1RSTR_CAN1RST
 (1 << 25)

	)

349 
	#RCC_APB1RSTR_I2C3RST
 (1 << 23)

	)

350 
	#RCC_APB1RSTR_I2C2RST
 (1 << 22)

	)

351 
	#RCC_APB1RSTR_I2C1RST
 (1 << 21)

	)

352 
	#RCC_APB1RSTR_UART5RST
 (1 << 20)

	)

353 
	#RCC_APB1RSTR_UART4RST
 (1 << 19)

	)

354 
	#RCC_APB1RSTR_USART3RST
 (1 << 18)

	)

355 
	#RCC_APB1RSTR_USART2RST
 (1 << 17)

	)

356 
	#RCC_APB1RSTR_SPI3RST
 (1 << 15)

	)

357 
	#RCC_APB1RSTR_SPI2RST
 (1 << 14)

	)

358 
	#RCC_APB1RSTR_WWDGRST
 (1 << 11)

	)

359 
	#RCC_APB1RSTR_TIM14RST
 (1 << 8)

	)

360 
	#RCC_APB1RSTR_TIM13RST
 (1 << 7)

	)

361 
	#RCC_APB1RSTR_TIM12RST
 (1 << 6)

	)

362 
	#RCC_APB1RSTR_TIM7RST
 (1 << 5)

	)

363 
	#RCC_APB1RSTR_TIM6RST
 (1 << 4)

	)

364 
	#RCC_APB1RSTR_TIM5RST
 (1 << 3)

	)

365 
	#RCC_APB1RSTR_TIM4RST
 (1 << 2)

	)

366 
	#RCC_APB1RSTR_TIM3RST
 (1 << 1)

	)

367 
	#RCC_APB1RSTR_TIM2RST
 (1 << 0)

	)

372 
	#RCC_APB2RSTR_DSIRST
 (1 << 27)

	)

373 
	#RCC_APB2RSTR_LTDCRST
 (1 << 26)

	)

374 
	#RCC_APB2RSTR_SAI1RST
 (1 << 22)

	)

375 
	#RCC_APB2RSTR_SPI6RST
 (1 << 21)

	)

376 
	#RCC_APB2RSTR_SPI5RST
 (1 << 20)

	)

377 
	#RCC_APB2RSTR_TIM11RST
 (1 << 18)

	)

378 
	#RCC_APB2RSTR_TIM10RST
 (1 << 17)

	)

379 
	#RCC_APB2RSTR_TIM9RST
 (1 << 16)

	)

380 
	#RCC_APB2RSTR_SYSCFGRST
 (1 << 14)

	)

381 
	#RCC_APB2RSTR_SPI4RST
 (1 << 13)

	)

382 
	#RCC_APB2RSTR_SPI1RST
 (1 << 12)

	)

383 
	#RCC_APB2RSTR_SDIORST
 (1 << 11)

	)

384 
	#RCC_APB2RSTR_ADCRST
 (1 << 8)

	)

385 
	#RCC_APB2RSTR_USART6RST
 (1 << 5)

	)

386 
	#RCC_APB2RSTR_USART1RST
 (1 << 4)

	)

387 
	#RCC_APB2RSTR_TIM8RST
 (1 << 1)

	)

388 
	#RCC_APB2RSTR_TIM1RST
 (1 << 0)

	)

395 
	#RCC_AHB1ENR_OTGHSULPIEN
 (1 << 30)

	)

396 
	#RCC_AHB1ENR_OTGHSEN
 (1 << 29)

	)

397 
	#RCC_AHB1ENR_ETHMACPTPEN
 (1 << 28)

	)

398 
	#RCC_AHB1ENR_ETHMACRXEN
 (1 << 27)

	)

399 
	#RCC_AHB1ENR_ETHMACTXEN
 (1 << 26)

	)

400 
	#RCC_AHB1ENR_ETHMACEN
 (1 << 25)

	)

401 
	#RCC_AHB1ENR_DMA2DEN
 (1 << 23)

	)

402 
	#RCC_AHB1ENR_DMA2EN
 (1 << 22)

	)

403 
	#RCC_AHB1ENR_DMA1EN
 (1 << 21)

	)

404 
	#RCC_AHB1ENR_CCMDATARAMEN
 (1 << 20)

	)

405 
	#RCC_AHB1ENR_BKPSRAMEN
 (1 << 18)

	)

406 
	#RCC_AHB1ENR_CRCEN
 (1 << 12)

	)

407 
	#RCC_AHB1ENR_GPIOKEN
 (1 << 10)

	)

408 
	#RCC_AHB1ENR_GPIOJEN
 (1 << 9)

	)

409 
	#RCC_AHB1ENR_GPIOIEN
 (1 << 8)

	)

410 
	#RCC_AHB1ENR_GPIOHEN
 (1 << 7)

	)

411 
	#RCC_AHB1ENR_GPIOGEN
 (1 << 6)

	)

412 
	#RCC_AHB1ENR_GPIOFEN
 (1 << 5)

	)

413 
	#RCC_AHB1ENR_GPIOEEN
 (1 << 4)

	)

414 
	#RCC_AHB1ENR_GPIODEN
 (1 << 3)

	)

415 
	#RCC_AHB1ENR_GPIOCEN
 (1 << 2)

	)

416 
	#RCC_AHB1ENR_GPIOBEN
 (1 << 1)

	)

417 
	#RCC_AHB1ENR_GPIOAEN
 (1 << 0)

	)

424 
	#RCC_AHB1ENR_IOPKEN
 
RCC_AHB1ENR_GPIOKEN


	)

425 
	#RCC_AHB1ENR_IOPJEN
 
RCC_AHB1ENR_GPIOJEN


	)

426 
	#RCC_AHB1ENR_IOPIEN
 
RCC_AHB1ENR_GPIOIEN


	)

427 
	#RCC_AHB1ENR_IOPHEN
 
RCC_AHB1ENR_GPIOHEN


	)

428 
	#RCC_AHB1ENR_IOPGEN
 
RCC_AHB1ENR_GPIOGEN


	)

429 
	#RCC_AHB1ENR_IOPFEN
 
RCC_AHB1ENR_GPIOFEN


	)

430 
	#RCC_AHB1ENR_IOPEEN
 
RCC_AHB1ENR_GPIOEEN


	)

431 
	#RCC_AHB1ENR_IOPDEN
 
RCC_AHB1ENR_GPIODEN


	)

432 
	#RCC_AHB1ENR_IOPCEN
 
RCC_AHB1ENR_GPIOCEN


	)

433 
	#RCC_AHB1ENR_IOPBEN
 
RCC_AHB1ENR_GPIOBEN


	)

434 
	#RCC_AHB1ENR_IOPAEN
 
RCC_AHB1ENR_GPIOAEN


	)

439 
	#RCC_AHB2ENR_OTGFSEN
 (1 << 7)

	)

440 
	#RCC_AHB2ENR_RNGEN
 (1 << 6)

	)

441 
	#RCC_AHB2ENR_HASHEN
 (1 << 5)

	)

442 
	#RCC_AHB2ENR_CRYPEN
 (1 << 4)

	)

443 
	#RCC_AHB2ENR_DCMIEN
 (1 << 0)

	)

448 
	#RCC_AHB3ENR_QSPIEN
 (1 << 1)

	)

449 
	#RCC_AHB3ENR_FSMCEN
 (1 << 0)

	)

451 
	#RCC_AHB3ENR_FMCEN
 (1 << 0)

	)

457 
	#RCC_APB1ENR_UART8EN
 (1 << 31)

	)

458 
	#RCC_APB1ENR_UART7EN
 (1 << 30)

	)

459 
	#RCC_APB1ENR_DACEN
 (1 << 29)

	)

460 
	#RCC_APB1ENR_PWREN
 (1 << 28)

	)

461 
	#RCC_APB1ENR_CAN2EN
 (1 << 26)

	)

462 
	#RCC_APB1ENR_CAN1EN
 (1 << 25)

	)

463 
	#RCC_APB1ENR_I2C3EN
 (1 << 23)

	)

464 
	#RCC_APB1ENR_I2C2EN
 (1 << 22)

	)

465 
	#RCC_APB1ENR_I2C1EN
 (1 << 21)

	)

466 
	#RCC_APB1ENR_UART5EN
 (1 << 20)

	)

467 
	#RCC_APB1ENR_UART4EN
 (1 << 19)

	)

468 
	#RCC_APB1ENR_USART3EN
 (1 << 18)

	)

469 
	#RCC_APB1ENR_USART2EN
 (1 << 17)

	)

470 
	#RCC_APB1ENR_SPI3EN
 (1 << 15)

	)

471 
	#RCC_APB1ENR_SPI2EN
 (1 << 14)

	)

472 
	#RCC_APB1ENR_WWDGEN
 (1 << 11)

	)

473 
	#RCC_APB1ENR_TIM14EN
 (1 << 8)

	)

474 
	#RCC_APB1ENR_TIM13EN
 (1 << 7)

	)

475 
	#RCC_APB1ENR_TIM12EN
 (1 << 6)

	)

476 
	#RCC_APB1ENR_TIM7EN
 (1 << 5)

	)

477 
	#RCC_APB1ENR_TIM6EN
 (1 << 4)

	)

478 
	#RCC_APB1ENR_TIM5EN
 (1 << 3)

	)

479 
	#RCC_APB1ENR_TIM4EN
 (1 << 2)

	)

480 
	#RCC_APB1ENR_TIM3EN
 (1 << 1)

	)

481 
	#RCC_APB1ENR_TIM2EN
 (1 << 0)

	)

486 
	#RCC_APB2ENR_DSIEN
 (1 << 27)

	)

487 
	#RCC_APB2ENR_LTDCEN
 (1 << 26)

	)

488 
	#RCC_APB2ENR_SAI1EN
 (1 << 22)

	)

489 
	#RCC_APB2ENR_SPI6EN
 (1 << 21)

	)

490 
	#RCC_APB2ENR_SPI5EN
 (1 << 20)

	)

491 
	#RCC_APB2ENR_TIM11EN
 (1 << 18)

	)

492 
	#RCC_APB2ENR_TIM10EN
 (1 << 17)

	)

493 
	#RCC_APB2ENR_TIM9EN
 (1 << 16)

	)

494 
	#RCC_APB2ENR_SYSCFGEN
 (1 << 14)

	)

495 
	#RCC_APB2ENR_SPI4EN
 (1 << 13)

	)

496 
	#RCC_APB2ENR_SPI1EN
 (1 << 12)

	)

497 
	#RCC_APB2ENR_SDIOEN
 (1 << 11)

	)

498 
	#RCC_APB2ENR_ADC3EN
 (1 << 10)

	)

499 
	#RCC_APB2ENR_ADC2EN
 (1 << 9)

	)

500 
	#RCC_APB2ENR_ADC1EN
 (1 << 8)

	)

501 
	#RCC_APB2ENR_USART6EN
 (1 << 5)

	)

502 
	#RCC_APB2ENR_USART1EN
 (1 << 4)

	)

503 
	#RCC_APB2ENR_TIM8EN
 (1 << 1)

	)

504 
	#RCC_APB2ENR_TIM1EN
 (1 << 0)

	)

509 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 (1 << 30)

	)

510 
	#RCC_AHB1LPENR_OTGHSLPEN
 (1 << 29)

	)

511 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 (1 << 28)

	)

512 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 (1 << 27)

	)

513 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 (1 << 26)

	)

514 
	#RCC_AHB1LPENR_ETHMACLPEN
 (1 << 25)

	)

515 
	#RCC_AHB1LPENR_DMA2DLPEN
 (1 << 23)

	)

516 
	#RCC_AHB1LPENR_DMA2LPEN
 (1 << 22)

	)

517 
	#RCC_AHB1LPENR_DMA1LPEN
 (1 << 21)

	)

518 
	#RCC_AHB1LPENR_SRAM3LPEN
 (1 << 19)

	)

519 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 (1 << 18)

	)

520 
	#RCC_AHB1LPENR_SRAM2LPEN
 (1 << 17)

	)

521 
	#RCC_AHB1LPENR_SRAM1LPEN
 (1 << 16)

	)

522 
	#RCC_AHB1LPENR_FLITFLPEN
 (1 << 15)

	)

523 
	#RCC_AHB1LPENR_CRCLPEN
 (1 << 12)

	)

524 
	#RCC_AHB1LPENR_GPIOKLPEN
 (1 << 10)

	)

525 
	#RCC_AHB1LPENR_GPIOJLPEN
 (1 << 9)

	)

526 
	#RCC_AHB1LPENR_GPIOILPEN
 (1 << 8)

	)

527 
	#RCC_AHB1LPENR_GPIOHLPEN
 (1 << 7)

	)

528 
	#RCC_AHB1LPENR_GPIOGLPEN
 (1 << 6)

	)

529 
	#RCC_AHB1LPENR_GPIOFLPEN
 (1 << 5)

	)

530 
	#RCC_AHB1LPENR_GPIOELPEN
 (1 << 4)

	)

531 
	#RCC_AHB1LPENR_GPIODLPEN
 (1 << 3)

	)

532 
	#RCC_AHB1LPENR_GPIOCLPEN
 (1 << 2)

	)

533 
	#RCC_AHB1LPENR_GPIOBLPEN
 (1 << 1)

	)

534 
	#RCC_AHB1LPENR_GPIOALPEN
 (1 << 0)

	)

540 
	#RCC_AHB1LPENR_IOPKLPEN
 
RCC_AHB1LPENR_GPIOKLPEN


	)

541 
	#RCC_AHB1LPENR_IOPJLPEN
 
RCC_AHB1LPENR_GPIOJLPEN


	)

542 
	#RCC_AHB1LPENR_IOPILPEN
 
RCC_AHB1LPENR_GPIOILPEN


	)

543 
	#RCC_AHB1LPENR_IOPHLPEN
 
RCC_AHB1LPENR_GPIOHLPEN


	)

544 
	#RCC_AHB1LPENR_IOPGLPEN
 
RCC_AHB1LPENR_GPIOGLPEN


	)

545 
	#RCC_AHB1LPENR_IOPFLPEN
 
RCC_AHB1LPENR_GPIOFLPEN


	)

546 
	#RCC_AHB1LPENR_IOPELPEN
 
RCC_AHB1LPENR_GPIOELPEN


	)

547 
	#RCC_AHB1LPENR_IOPDLPEN
 
RCC_AHB1LPENR_GPIODLPEN


	)

548 
	#RCC_AHB1LPENR_IOPCLPEN
 
RCC_AHB1LPENR_GPIOCLPEN


	)

549 
	#RCC_AHB1LPENR_IOPBLPEN
 
RCC_AHB1LPENR_GPIOBLPEN


	)

550 
	#RCC_AHB1LPENR_IOPALPEN
 
RCC_AHB1LPENR_GPIOALPEN


	)

555 
	#RCC_AHB2LPENR_OTGFSLPEN
 (1 << 7)

	)

556 
	#RCC_AHB2LPENR_RNGLPEN
 (1 << 6)

	)

557 
	#RCC_AHB2LPENR_HASHLPEN
 (1 << 5)

	)

558 
	#RCC_AHB2LPENR_CRYPLPEN
 (1 << 4)

	)

559 
	#RCC_AHB2LPENR_DCMILPEN
 (1 << 0)

	)

563 
	#RCC_AHB3LPENR_QSPIEN
 (1 << 1)

	)

564 
	#RCC_AHB3LPENR_FSMCLPEN
 (1 << 0)

	)

565 
	#RCC_AHB3LPENR_FMCLPEN
 (1 << 0)

	)

571 
	#RCC_APB1LPENR_UART8EN
 (1 << 31)

	)

572 
	#RCC_APB1LPENR_UART7EN
 (1 << 30)

	)

573 
	#RCC_APB1LPENR_DACLPEN
 (1 << 29)

	)

574 
	#RCC_APB1LPENR_PWRLPEN
 (1 << 28)

	)

575 
	#RCC_APB1LPENR_CAN2LPEN
 (1 << 26)

	)

576 
	#RCC_APB1LPENR_CAN1LPEN
 (1 << 25)

	)

577 
	#RCC_APB1LPENR_I2C3LPEN
 (1 << 23)

	)

578 
	#RCC_APB1LPENR_I2C2LPEN
 (1 << 22)

	)

579 
	#RCC_APB1LPENR_I2C1LPEN
 (1 << 21)

	)

580 
	#RCC_APB1LPENR_UART5LPEN
 (1 << 20)

	)

581 
	#RCC_APB1LPENR_UART4LPEN
 (1 << 19)

	)

582 
	#RCC_APB1LPENR_USART3LPEN
 (1 << 18)

	)

583 
	#RCC_APB1LPENR_USART2LPEN
 (1 << 17)

	)

584 
	#RCC_APB1LPENR_SPI3LPEN
 (1 << 15)

	)

585 
	#RCC_APB1LPENR_SPI2LPEN
 (1 << 14)

	)

586 
	#RCC_APB1LPENR_WWDGLPEN
 (1 << 11)

	)

587 
	#RCC_APB1LPENR_TIM14LPEN
 (1 << 8)

	)

588 
	#RCC_APB1LPENR_TIM13LPEN
 (1 << 7)

	)

589 
	#RCC_APB1LPENR_TIM12LPEN
 (1 << 6)

	)

590 
	#RCC_APB1LPENR_TIM7LPEN
 (1 << 5)

	)

591 
	#RCC_APB1LPENR_TIM6LPEN
 (1 << 4)

	)

592 
	#RCC_APB1LPENR_TIM5LPEN
 (1 << 3)

	)

593 
	#RCC_APB1LPENR_TIM4LPEN
 (1 << 2)

	)

594 
	#RCC_APB1LPENR_TIM3LPEN
 (1 << 1)

	)

595 
	#RCC_APB1LPENR_TIM2LPEN
 (1 << 0)

	)

599 
	#RCC_APB2LPENR_DSILPEN
 (1 << 27)

	)

600 
	#RCC_APB2LPENR_LTDCLPEN
 (1 << 26)

	)

601 
	#RCC_APB2LPENR_SAI1LPEN
 (1 << 22)

	)

602 
	#RCC_APB2LPENR_SPI6LPEN
 (1 << 21)

	)

603 
	#RCC_APB2LPENR_SPI5LPEN
 (1 << 20)

	)

604 
	#RCC_APB2LPENR_TIM11LPEN
 (1 << 18)

	)

605 
	#RCC_APB2LPENR_TIM10LPEN
 (1 << 17)

	)

606 
	#RCC_APB2LPENR_TIM9LPEN
 (1 << 16)

	)

607 
	#RCC_APB2LPENR_SYSCFGLPEN
 (1 << 14)

	)

608 
	#RCC_APB2LPENR_SPI1LPEN
 (1 << 12)

	)

609 
	#RCC_APB2LPENR_SDIOLPEN
 (1 << 11)

	)

610 
	#RCC_APB2LPENR_ADC3LPEN
 (1 << 10)

	)

611 
	#RCC_APB2LPENR_ADC2LPEN
 (1 << 9)

	)

612 
	#RCC_APB2LPENR_ADC1LPEN
 (1 << 8)

	)

613 
	#RCC_APB2LPENR_USART6LPEN
 (1 << 5)

	)

614 
	#RCC_APB2LPENR_USART1LPEN
 (1 << 4)

	)

615 
	#RCC_APB2LPENR_TIM8LPEN
 (1 << 1)

	)

616 
	#RCC_APB2LPENR_TIM1LPEN
 (1 << 0)

	)

623 
	#RCC_BDCR_BDRST
 (1 << 16)

	)

624 
	#RCC_BDCR_RTCEN
 (1 << 15)

	)

626 
	#RCC_BDCR_RTCSEL_SHIFT
 8

	)

627 
	#RCC_BDCR_RTCSEL_MASK
 0x3

	)

628 
	#RCC_BDCR_RTCSEL_NONE
 0

	)

629 
	#RCC_BDCR_RTCSEL_LSE
 1

	)

630 
	#RCC_BDCR_RTCSEL_LSI
 2

	)

631 
	#RCC_BDCR_RTCSEL_HSE
 3

	)

632 
	#RCC_BDCR_LSEMOD
 (1 << 3)

	)

633 
	#RCC_BDCR_LSEBYP
 (1 << 2)

	)

634 
	#RCC_BDCR_LSERDY
 (1 << 1)

	)

635 
	#RCC_BDCR_LSEON
 (1 << 0)

	)

642 
	#RCC_CSR_LPWRRSTF
 (1 << 31)

	)

643 
	#RCC_CSR_WWDGRSTF
 (1 << 30)

	)

644 
	#RCC_CSR_IWDGRSTF
 (1 << 29)

	)

645 
	#RCC_CSR_SFTRSTF
 (1 << 28)

	)

646 
	#RCC_CSR_PORRSTF
 (1 << 27)

	)

647 
	#RCC_CSR_PINRSTF
 (1 << 26)

	)

648 
	#RCC_CSR_BORRSTF
 (1 << 25)

	)

649 
	#RCC_CSR_RMVF
 (1 << 24)

	)

650 
	#RCC_CSR_RESET_FLAGS
 (
RCC_CSR_LPWRRSTF
 | 
RCC_CSR_WWDGRSTF
 |\

651 
RCC_CSR_IWDGRSTF
 | 
RCC_CSR_SFTRSTF
 | 
RCC_CSR_PORRSTF
 |\

652 
RCC_CSR_PINRSTF
 | 
RCC_CSR_BORRSTF
)

	)

653 
	#RCC_CSR_LSIRDY
 (1 << 1)

	)

654 
	#RCC_CSR_LSION
 (1 << 0)

	)

663 
	#RCC_SSCGR_SSCGEN
 (1 << 31)

	)

664 
	#RCC_SSCGR_SPREADSEL
 (1 << 30)

	)

666 
	#RCC_SSCGR_INCSTEP_SHIFT
 13

	)

667 
	#RCC_SSCGR_INCSTEP_MASK
 0x7fff

	)

669 
	#RCC_SSCGR_MODPER_SHIFT
 0

	)

670 
	#RCC_SSCGR_MODPER_MASK
 0x1fff

	)

680 
	#RCC_PLLI2SCFGR_PLLI2SR_SHIFT
 28

	)

681 
	#RCC_PLLI2SCFGR_PLLI2SR_MASK
 0x7

	)

683 
	#RCC_PLLI2SCFGR_PLLI2SQ_SHIFT
 24

	)

684 
	#RCC_PLLI2SCFGR_PLLI2SQ_MASK
 0xf

	)

686 
	#RCC_PLLI2SCFGR_PLLI2SN_SHIFT
 6

	)

687 
	#RCC_PLLI2SCFGR_PLLI2SN_MASK
 0x1ff

	)

692 
	#RCC_PLLSAICFGR_PLLSAIR_SHIFT
 28

	)

693 
	#RCC_PLLSAICFGR_PLLSAIR_MASK
 0x7

	)

696 
	#RCC_PLLSAICFGR_PLLSAIQ_SHIFT
 24

	)

697 
	#RCC_PLLSAICFGR_PLLSAIQ_MASK
 0xF

	)

700 
	#RCC_PLLSAICFGR_PLLSAIP_SHIFT
 16

	)

701 
	#RCC_PLLSAICFGR_PLLSAIP_MASK
 0x3

	)

705 
	#RCC_PLLSAICFGR_PLLSAIP_DIV2
 0x0

	)

706 
	#RCC_PLLSAICFGR_PLLSAIP_DIV4
 0x1

	)

707 
	#RCC_PLLSAICFGR_PLLSAIP_DIV6
 0x2

	)

708 
	#RCC_PLLSAICFGR_PLLSAIP_DIV8
 0x3

	)

712 
	#RCC_PLLSAICFGR_PLLSAIN_SHIFT
 6

	)

713 
	#RCC_PLLSAICFGR_PLLSAIN_MASK
 0x1FF

	)

717 
	#RCC_DCKCFGR_DSISEL
 (1 << 29)

	)

718 
	#RCC_DCKCFGR_SDMMCSEL
 (1 << 28)

	)

719 
	#RCC_DCKCFGR_48MSEL
 (1 << 27)

	)

720 
	#RCC_DCKCFGR_TIMPRE
 (1 << 24)

	)

722 
	#RCC_DCKCFGR_SAI1BSRC_SHIFT
 22

	)

723 
	#RCC_DCKCFGR_SAI1BSRC_MASK
 0x3

	)

725 
	#RCC_DCKCFGR_SAI1ASRC_SHIFT
 20

	)

726 
	#RCC_DCKCFGR_SAI1ASRC_MASK
 0x3

	)

729 
	#RCC_DCKCFGR_SAI1SRC_SAIQ
 0x0

	)

730 
	#RCC_DCKCFGR_SAI1SRC_I2SQ
 0x1

	)

731 
	#RCC_DCKCFGR_SAI1SRC_ALT
 0x2

	)

732 
	#RCC_DCKCFGR_SAI1SRC_ERROR
 0x3

	)

734 
	#RCC_DCKCFGR_PLLSAIDIVR_SHIFT
 16

	)

735 
	#RCC_DCKCFGR_PLLSAIDIVR_MASK
 0x3

	)

736 
	#RCC_DCKCFGR_PLLSAIDIVR_DIVR_2
 0x0

	)

737 
	#RCC_DCKCFGR_PLLSAIDIVR_DIVR_4
 0x1

	)

738 
	#RCC_DCKCFGR_PLLSAIDIVR_DIVR_8
 0x2

	)

739 
	#RCC_DCKCFGR_PLLSAIDIVR_DIVR_16
 0x3

	)

741 
	#RCC_DCKCFGR_PLLSAIDIVQ_SHIFT
 8

	)

742 
	#RCC_DCKCFGR_PLLSAIDIVQ_MASK
 0x1f

	)

744 
	#RCC_DCKCFGR_PLLI2SDIVQ_SHIFT
 0

	)

745 
	#RCC_DCKCFGR_PLLI2SDIVQ_MASK
 0x1f

	)

752 
	#RCC_CKGATENR_EVTCL_CKEN
 (1<<7)

	)

753 
	#RCC_CKGATENR_RCC_CKEN
 (1<<6)

	)

754 
	#RCC_CKGATENR_FLITF_CKEN
 (1<<5)

	)

755 
	#RCC_CKGATENR_SRAM_CKEN
 (1<<4)

	)

756 
	#RCC_CKGATENR_SPARE_CKEN
 (1<<3)

	)

757 
	#RCC_CKGATENR_CM4DBG_CKEN
 (1<<2)

	)

758 
	#RCC_CKGATENR_AHB2APB2_CKEN
 (1<<1)

	)

759 
	#RCC_CKGATENR_AHB2APB1_CKEN
 (1<<0)

	)

763 
uöt32_t
 
rcc_ahb_‰equícy
;

764 
uöt32_t
 
rcc_≠b1_‰equícy
;

765 
uöt32_t
 
rcc_≠b2_‰equícy
;

769 
	ercc_˛ock_3v3
 {

770 
	mRCC_CLOCK_3V3_84MHZ
,

771 
	mRCC_CLOCK_3V3_168MHZ
,

772 
	mRCC_CLOCK_3V3_180MHZ
,

773 
	mRCC_CLOCK_3V3_END


776 
	srcc_˛ock_sˇÀ
 {

777 
uöt8_t
 
	m∂lm
;

778 
uöt16_t
 
	m∂ 
;

779 
uöt8_t
 
	m∂Õ
;

780 
uöt8_t
 
	m∂lq
;

781 
uöt8_t
 
	m∂Ã
;

782 
uöt8_t
 
	m∂l_sour˚
;

783 
uöt32_t
 
	mÊash_c⁄fig
;

784 
uöt8_t
 
	mh¥e
;

785 
uöt8_t
 
	mµª1
;

786 
uöt8_t
 
	mµª2
;

787 
pwr_vos_sˇÀ
 
	mvﬁège_sˇÀ
;

788 
uöt32_t
 
	mahb_‰equícy
;

789 
uöt32_t
 
	m≠b1_‰equícy
;

790 
uöt32_t
 
	m≠b2_‰equícy
;

793 c⁄° 
rcc_˛ock_sˇÀ
 
rcc_hsi_c⁄figs
[
RCC_CLOCK_3V3_END
];

794 c⁄° 
rcc_˛ock_sˇÀ
 
rcc_h£_8mhz_3v3
[
RCC_CLOCK_3V3_END
];

795 c⁄° 
rcc_˛ock_sˇÀ
 
rcc_h£_12mhz_3v3
[
RCC_CLOCK_3V3_END
];

796 c⁄° 
rcc_˛ock_sˇÀ
 
rcc_h£_16mhz_3v3
[
RCC_CLOCK_3V3_END
];

797 c⁄° 
rcc_˛ock_sˇÀ
 
rcc_h£_25mhz_3v3
[
RCC_CLOCK_3V3_END
];

799 
	ercc_osc
 {

800 
	mRCC_PLL
,

801 
	mRCC_PLLSAI
,

802 
	mRCC_PLLI2S
,

803 
	mRCC_HSE
,

804 
	mRCC_HSI
,

805 
	mRCC_LSE
,

806 
	mRCC_LSI


809 
	#_REG_BIT
(
ba£
, 
bô
Ë(((ba£Ë<< 5Ë+ (bô))

	)

811 
	ercc_≥rùh_˛kí
 {

813 
	mRCC_GPIOA
 = 
_REG_BIT
(0x30, 0),

814 
	mRCC_GPIOB
 = 
_REG_BIT
(0x30, 1),

815 
	mRCC_GPIOC
 = 
_REG_BIT
(0x30, 2),

816 
	mRCC_GPIOD
 = 
_REG_BIT
(0x30, 3),

817 
	mRCC_GPIOE
 = 
_REG_BIT
(0x30, 4),

818 
	mRCC_GPIOF
 = 
_REG_BIT
(0x30, 5),

819 
	mRCC_GPIOG
 = 
_REG_BIT
(0x30, 6),

820 
	mRCC_GPIOH
 = 
_REG_BIT
(0x30, 7),

821 
	mRCC_GPIOI
 = 
_REG_BIT
(0x30, 8),

822 
	mRCC_GPIOJ
 = 
_REG_BIT
(0x30, 9),

823 
	mRCC_GPIOK
 = 
_REG_BIT
(0x30, 10),

824 
	mRCC_CRC
 = 
_REG_BIT
(0x30, 12),

825 
	mRCC_BKPSRAM
 = 
_REG_BIT
(0x30, 18),

826 
	mRCC_CCMDATARAM
 = 
_REG_BIT
(0x30, 20),

827 
	mRCC_DMA1
 = 
_REG_BIT
(0x30, 21),

828 
	mRCC_DMA2
 = 
_REG_BIT
(0x30, 22),

829 
	mRCC_DMA2D
 = 
_REG_BIT
(0x30, 23),

830 
	mRCC_ETHMAC
 = 
_REG_BIT
(0x30, 25),

831 
	mRCC_ETHMACTX
 = 
_REG_BIT
(0x30, 26),

832 
	mRCC_ETHMACRX
 = 
_REG_BIT
(0x30, 27),

833 
	mRCC_ETHMACPTP
 = 
_REG_BIT
(0x30, 28),

834 
	mRCC_OTGHS
 = 
_REG_BIT
(0x30, 29),

835 
	mRCC_OTGHSULPI
 = 
_REG_BIT
(0x30, 30),

838 
	mRCC_DCMI
 = 
_REG_BIT
(0x34, 0),

839 
	mRCC_CRYP
 = 
_REG_BIT
(0x34, 4),

840 
	mRCC_HASH
 = 
_REG_BIT
(0x34, 5),

841 
	mRCC_RNG
 = 
_REG_BIT
(0x34, 6),

842 
	mRCC_OTGFS
 = 
_REG_BIT
(0x34, 7),

845 
	mRCC_FSMC
 = 
_REG_BIT
(0x38, 0),

846 
	mRCC_FMC
 = 
_REG_BIT
(0x38, 0),

847 
	mRCC_QUADSPI
 = 
_REG_BIT
(0x38, 1),

850 
	mRCC_TIM2
 = 
_REG_BIT
(0x40, 0),

851 
	mRCC_TIM3
 = 
_REG_BIT
(0x40, 1),

852 
	mRCC_TIM4
 = 
_REG_BIT
(0x40, 2),

853 
	mRCC_TIM5
 = 
_REG_BIT
(0x40, 3),

854 
	mRCC_TIM6
 = 
_REG_BIT
(0x40, 4),

855 
	mRCC_TIM7
 = 
_REG_BIT
(0x40, 5),

856 
	mRCC_TIM12
 = 
_REG_BIT
(0x40, 6),

857 
	mRCC_TIM13
 = 
_REG_BIT
(0x40, 7),

858 
	mRCC_TIM14
 = 
_REG_BIT
(0x40, 8),

859 
	mRCC_WWDG
 = 
_REG_BIT
(0x40, 11),

860 
	mRCC_SPI2
 = 
_REG_BIT
(0x40, 14),

861 
	mRCC_SPI3
 = 
_REG_BIT
(0x40, 15),

862 
	mRCC_USART2
 = 
_REG_BIT
(0x40, 17),

863 
	mRCC_USART3
 = 
_REG_BIT
(0x40, 18),

864 
	mRCC_UART4
 = 
_REG_BIT
(0x40, 19),

865 
	mRCC_UART5
 = 
_REG_BIT
(0x40, 20),

866 
	mRCC_I2C1
 = 
_REG_BIT
(0x40, 21),

867 
	mRCC_I2C2
 = 
_REG_BIT
(0x40, 22),

868 
	mRCC_I2C3
 = 
_REG_BIT
(0x40, 23),

869 
	mRCC_CAN1
 = 
_REG_BIT
(0x40, 25),

870 
	mRCC_CAN2
 = 
_REG_BIT
(0x40, 26),

871 
	mRCC_PWR
 = 
_REG_BIT
(0x40, 28),

872 
	mRCC_DAC
 = 
_REG_BIT
(0x40, 29),

873 
	mRCC_UART7
 = 
_REG_BIT
(0x40, 30),

874 
	mRCC_UART8
 = 
_REG_BIT
(0x40, 31),

877 
	mRCC_TIM1
 = 
_REG_BIT
(0x44, 0),

878 
	mRCC_TIM8
 = 
_REG_BIT
(0x44, 1),

879 
	mRCC_USART1
 = 
_REG_BIT
(0x44, 4),

880 
	mRCC_USART6
 = 
_REG_BIT
(0x44, 5),

881 
	mRCC_ADC1
 = 
_REG_BIT
(0x44, 8),

882 
	mRCC_ADC2
 = 
_REG_BIT
(0x44, 9),

883 
	mRCC_ADC3
 = 
_REG_BIT
(0x44, 10),

884 
	mRCC_SDIO
 = 
_REG_BIT
(0x44, 11),

885 
	mRCC_SPI1
 = 
_REG_BIT
(0x44, 12),

886 
	mRCC_SPI4
 = 
_REG_BIT
(0x44, 13),

887 
	mRCC_SYSCFG
 = 
_REG_BIT
(0x44, 14),

888 
	mRCC_TIM9
 = 
_REG_BIT
(0x44, 16),

889 
	mRCC_TIM10
 = 
_REG_BIT
(0x44, 17),

890 
	mRCC_TIM11
 = 
_REG_BIT
(0x44, 18),

891 
	mRCC_SPI5
 = 
_REG_BIT
(0x44, 20),

892 
	mRCC_SPI6
 = 
_REG_BIT
(0x44, 21),

893 
	mRCC_SAI1EN
 = 
_REG_BIT
(0x44, 22),

894 
	mRCC_LTDC
 = 
_REG_BIT
(0x44, 26),

895 
	mRCC_DSI
 = 
_REG_BIT
(0x44, 27),

899 
	mRCC_RTC
 = 
_REG_BIT
(0x70, 15),

902 
	mSCC_GPIOA
 = 
_REG_BIT
(0x50, 0),

903 
	mSCC_GPIOB
 = 
_REG_BIT
(0x50, 1),

904 
	mSCC_GPIOC
 = 
_REG_BIT
(0x50, 2),

905 
	mSCC_GPIOD
 = 
_REG_BIT
(0x50, 3),

906 
	mSCC_GPIOE
 = 
_REG_BIT
(0x50, 4),

907 
	mSCC_GPIOF
 = 
_REG_BIT
(0x50, 5),

908 
	mSCC_GPIOG
 = 
_REG_BIT
(0x50, 6),

909 
	mSCC_GPIOH
 = 
_REG_BIT
(0x50, 7),

910 
	mSCC_GPIOI
 = 
_REG_BIT
(0x50, 8),

911 
	mSCC_GPIOJ
 = 
_REG_BIT
(0x50, 9),

912 
	mSCC_GPIOK
 = 
_REG_BIT
(0x50, 10),

913 
	mSCC_CRC
 = 
_REG_BIT
(0x50, 12),

914 
	mSCC_FLTIF
 = 
_REG_BIT
(0x50, 15),

915 
	mSCC_SRAM1
 = 
_REG_BIT
(0x50, 16),

916 
	mSCC_SRAM2
 = 
_REG_BIT
(0x50, 17),

917 
	mSCC_BKPSRAM
 = 
_REG_BIT
(0x50, 18),

918 
	mSCC_SRAM3
 = 
_REG_BIT
(0x50, 19),

919 
	mSCC_DMA1
 = 
_REG_BIT
(0x50, 21),

920 
	mSCC_DMA2
 = 
_REG_BIT
(0x50, 22),

921 
	mSCC_DMA2D
 = 
_REG_BIT
(0x50, 23),

922 
	mSCC_ETHMAC
 = 
_REG_BIT
(0x50, 25),

923 
	mSCC_ETHMACTX
 = 
_REG_BIT
(0x50, 26),

924 
	mSCC_ETHMACRX
 = 
_REG_BIT
(0x50, 27),

925 
	mSCC_ETHMACPTP
 = 
_REG_BIT
(0x50, 28),

926 
	mSCC_OTGHS
 = 
_REG_BIT
(0x50, 29),

927 
	mSCC_OTGHSULPI
 = 
_REG_BIT
(0x50, 30),

930 
	mSCC_DCMI
 = 
_REG_BIT
(0x54, 0),

931 
	mSCC_CRYP
 = 
_REG_BIT
(0x54, 4),

932 
	mSCC_HASH
 = 
_REG_BIT
(0x54, 5),

933 
	mSCC_RNG
 = 
_REG_BIT
(0x54, 6),

934 
	mSCC_OTGFS
 = 
_REG_BIT
(0x54, 7),

937 
	mSCC_QSPIC
 = 
_REG_BIT
(0x58, 1),

938 
	mSCC_FMC
 = 
_REG_BIT
(0x58, 0),

939 
	mSCC_FSMC
 = 
_REG_BIT
(0x58, 0),

942 
	mSCC_TIM2
 = 
_REG_BIT
(0x60, 0),

943 
	mSCC_TIM3
 = 
_REG_BIT
(0x60, 1),

944 
	mSCC_TIM4
 = 
_REG_BIT
(0x60, 2),

945 
	mSCC_TIM5
 = 
_REG_BIT
(0x60, 3),

946 
	mSCC_TIM6
 = 
_REG_BIT
(0x60, 4),

947 
	mSCC_TIM7
 = 
_REG_BIT
(0x60, 5),

948 
	mSCC_TIM12
 = 
_REG_BIT
(0x60, 6),

949 
	mSCC_TIM13
 = 
_REG_BIT
(0x60, 7),

950 
	mSCC_TIM14
 = 
_REG_BIT
(0x60, 8),

951 
	mSCC_WWDG
 = 
_REG_BIT
(0x60, 11),

952 
	mSCC_SPI2
 = 
_REG_BIT
(0x60, 14),

953 
	mSCC_SPI3
 = 
_REG_BIT
(0x60, 15),

954 
	mSCC_USART2
 = 
_REG_BIT
(0x60, 17),

955 
	mSCC_USART3
 = 
_REG_BIT
(0x60, 18),

956 
	mSCC_UART4
 = 
_REG_BIT
(0x60, 19),

957 
	mSCC_UART5
 = 
_REG_BIT
(0x60, 20),

958 
	mSCC_I2C1
 = 
_REG_BIT
(0x60, 21),

959 
	mSCC_I2C2
 = 
_REG_BIT
(0x60, 22),

960 
	mSCC_I2C3
 = 
_REG_BIT
(0x60, 23),

961 
	mSCC_CAN1
 = 
_REG_BIT
(0x60, 25),

962 
	mSCC_CAN2
 = 
_REG_BIT
(0x60, 26),

963 
	mSCC_PWR
 = 
_REG_BIT
(0x60, 28),

964 
	mSCC_DAC
 = 
_REG_BIT
(0x60, 29),

965 
	mSCC_UART7
 = 
_REG_BIT
(0x60, 30),

966 
	mSCC_UART8
 = 
_REG_BIT
(0x60, 31),

969 
	mSCC_TIM1
 = 
_REG_BIT
(0x64, 0),

970 
	mSCC_TIM8
 = 
_REG_BIT
(0x64, 1),

971 
	mSCC_USART1
 = 
_REG_BIT
(0x64, 4),

972 
	mSCC_USART6
 = 
_REG_BIT
(0x64, 5),

973 
	mSCC_ADC1
 = 
_REG_BIT
(0x64, 8),

974 
	mSCC_ADC2
 = 
_REG_BIT
(0x64, 9),

975 
	mSCC_ADC3
 = 
_REG_BIT
(0x64, 10),

976 
	mSCC_SDIO
 = 
_REG_BIT
(0x64, 11),

977 
	mSCC_SPI1
 = 
_REG_BIT
(0x64, 12),

978 
	mSCC_SPI4
 = 
_REG_BIT
(0x64, 13),

979 
	mSCC_SYSCFG
 = 
_REG_BIT
(0x64, 14),

980 
	mSCC_TIM9
 = 
_REG_BIT
(0x64, 16),

981 
	mSCC_TIM10
 = 
_REG_BIT
(0x64, 17),

982 
	mSCC_TIM11
 = 
_REG_BIT
(0x64, 18),

983 
	mSCC_SPI5
 = 
_REG_BIT
(0x64, 20),

984 
	mSCC_SPI6
 = 
_REG_BIT
(0x64, 21),

985 
	mSCC_SAI1
 = 
_REG_BIT
(0x64, 22),

986 
	mSCC_LTDC
 = 
_REG_BIT
(0x64, 26),

987 
	mSCC_DSI
 = 
_REG_BIT
(0x64, 27),

990 
	ercc_≥rùh_r°
 {

992 
	mRST_GPIOA
 = 
_REG_BIT
(0x10, 0),

993 
	mRST_GPIOB
 = 
_REG_BIT
(0x10, 1),

994 
	mRST_GPIOC
 = 
_REG_BIT
(0x10, 2),

995 
	mRST_GPIOD
 = 
_REG_BIT
(0x10, 3),

996 
	mRST_GPIOE
 = 
_REG_BIT
(0x10, 4),

997 
	mRST_GPIOF
 = 
_REG_BIT
(0x10, 5),

998 
	mRST_GPIOG
 = 
_REG_BIT
(0x10, 6),

999 
	mRST_GPIOH
 = 
_REG_BIT
(0x10, 7),

1000 
	mRST_GPIOI
 = 
_REG_BIT
(0x10, 8),

1001 
	mRST_GPIOJ
 = 
_REG_BIT
(0x10, 9),

1002 
	mRST_GPIOK
 = 
_REG_BIT
(0x10, 10),

1003 
	mRST_CRC
 = 
_REG_BIT
(0x10, 12),

1004 
	mRST_DMA1
 = 
_REG_BIT
(0x10, 21),

1005 
	mRST_DMA2
 = 
_REG_BIT
(0x10, 22),

1006 
	mRST_DMA2D
 = 
_REG_BIT
(0x10, 23),

1007 
	mRST_ETHMAC
 = 
_REG_BIT
(0x10, 25),

1008 
	mRST_OTGHS
 = 
_REG_BIT
(0x10, 29),

1011 
	mRST_DCMI
 = 
_REG_BIT
(0x14, 0),

1012 
	mRST_CRYP
 = 
_REG_BIT
(0x14, 4),

1013 
	mRST_HASH
 = 
_REG_BIT
(0x14, 5),

1014 
	mRST_RNG
 = 
_REG_BIT
(0x14, 6),

1015 
	mRST_OTGFS
 = 
_REG_BIT
(0x14, 7),

1018 
	mRST_QSPI
 = 
_REG_BIT
(0x18, 1),

1019 
	mRST_FSMC
 = 
_REG_BIT
(0x18, 0),

1020 
	mRST_FMC
 = 
_REG_BIT
(0x18, 0),

1023 
	mRST_TIM2
 = 
_REG_BIT
(0x20, 0),

1024 
	mRST_TIM3
 = 
_REG_BIT
(0x20, 1),

1025 
	mRST_TIM4
 = 
_REG_BIT
(0x20, 2),

1026 
	mRST_TIM5
 = 
_REG_BIT
(0x20, 3),

1027 
	mRST_TIM6
 = 
_REG_BIT
(0x20, 4),

1028 
	mRST_TIM7
 = 
_REG_BIT
(0x20, 5),

1029 
	mRST_TIM12
 = 
_REG_BIT
(0x20, 6),

1030 
	mRST_TIM13
 = 
_REG_BIT
(0x20, 7),

1031 
	mRST_TIM14
 = 
_REG_BIT
(0x20, 8),

1032 
	mRST_WWDG
 = 
_REG_BIT
(0x20, 11),

1033 
	mRST_SPI2
 = 
_REG_BIT
(0x20, 14),

1034 
	mRST_SPI3
 = 
_REG_BIT
(0x20, 15),

1035 
	mRST_USART2
 = 
_REG_BIT
(0x20, 17),

1036 
	mRST_USART3
 = 
_REG_BIT
(0x20, 18),

1037 
	mRST_UART4
 = 
_REG_BIT
(0x20, 19),

1038 
	mRST_UART5
 = 
_REG_BIT
(0x20, 20),

1039 
	mRST_I2C1
 = 
_REG_BIT
(0x20, 21),

1040 
	mRST_I2C2
 = 
_REG_BIT
(0x20, 22),

1041 
	mRST_I2C3
 = 
_REG_BIT
(0x20, 23),

1042 
	mRST_CAN1
 = 
_REG_BIT
(0x20, 25),

1043 
	mRST_CAN2
 = 
_REG_BIT
(0x20, 26),

1044 
	mRST_PWR
 = 
_REG_BIT
(0x20, 28),

1045 
	mRST_DAC
 = 
_REG_BIT
(0x20, 29),

1046 
	mRST_UART7
 = 
_REG_BIT
(0x20, 30),

1047 
	mRST_UART8
 = 
_REG_BIT
(0x20, 31),

1050 
	mRST_TIM1
 = 
_REG_BIT
(0x24, 0),

1051 
	mRST_TIM8
 = 
_REG_BIT
(0x24, 1),

1052 
	mRST_USART1
 = 
_REG_BIT
(0x24, 4),

1053 
	mRST_USART6
 = 
_REG_BIT
(0x24, 5),

1054 
	mRST_ADC
 = 
_REG_BIT
(0x24, 8),

1055 
	mRST_SDIO
 = 
_REG_BIT
(0x24, 11),

1056 
	mRST_SPI1
 = 
_REG_BIT
(0x24, 12),

1057 
	mRST_SPI4
 = 
_REG_BIT
(0x24, 13),

1058 
	mRST_SYSCFG
 = 
_REG_BIT
(0x24, 14),

1059 
	mRST_TIM9
 = 
_REG_BIT
(0x24, 16),

1060 
	mRST_TIM10
 = 
_REG_BIT
(0x24, 17),

1061 
	mRST_TIM11
 = 
_REG_BIT
(0x24, 18),

1062 
	mRST_SPI5
 = 
_REG_BIT
(0x24, 20),

1063 
	mRST_SPI6
 = 
_REG_BIT
(0x24, 21),

1064 
	mRST_SAI1RST
 = 
_REG_BIT
(0x24, 22),

1065 
	mRST_LTDC
 = 
_REG_BIT
(0x24, 26),

1066 
	mRST_DSI
 = 
_REG_BIT
(0x24, 27),

1069 #unde‡
_REG_BIT


1071 
	~<lib›ícm3/°m32/comm⁄/rcc_comm⁄_Æl.h
>

1073 
BEGIN_DECLS


1075 
rcc_osc_ªady_öt_˛ór
(
rcc_osc
 
osc
);

1076 
rcc_osc_ªady_öt_íabÀ
(
rcc_osc
 
osc
);

1077 
rcc_osc_ªady_öt_dißbÀ
(
rcc_osc
 
osc
);

1078 
rcc_osc_ªady_öt_Êag
(
rcc_osc
 
osc
);

1079 
rcc_css_öt_˛ór
();

1080 
rcc_css_öt_Êag
();

1081 
rcc_waô_f‹_sys˛k_°©us
(
rcc_osc
 
osc
);

1082 
rcc_osc_⁄
(
rcc_osc
 
osc
);

1083 
rcc_osc_off
(
rcc_osc
 
osc
);

1084 
rcc_css_íabÀ
();

1085 
rcc_css_dißbÀ
();

1086 
rcc_∂li2s_c⁄fig
(
uöt16_t
 
n
, 
uöt8_t
 
r
);

1087 
rcc_∂lßi_c⁄fig
(
uöt16_t
 
n
, uöt16_à
p
, uöt16_à
q
, uöt16_à
r
);

1088 
rcc_∂lßi_po°sˇÀrs
(
uöt8_t
 
q
, uöt8_à
r
);

1089 
rcc_£t_sys˛k_sour˚
(
uöt32_t
 
˛k
);

1090 
rcc_£t_∂l_sour˚
(
uöt32_t
 
∂l§c
);

1091 
rcc_£t_µª2
(
uöt32_t
 
µª2
);

1092 
rcc_£t_µª1
(
uöt32_t
 
µª1
);

1093 
rcc_£t_h¥e
(
uöt32_t
 
h¥e
);

1094 
rcc_£t_π˝ª
(
uöt32_t
 
π˝ª
);

1095 
rcc_£t_maö_∂l_hsi
(
uöt32_t
 
∂lm
, uöt32_à
∂ 
, uöt32_à
∂Õ
,

1096 
uöt32_t
 
∂lq
, uöt32_à
∂Ã
);

1097 
rcc_£t_maö_∂l_h£
(
uöt32_t
 
∂lm
, uöt32_à
∂ 
, uöt32_à
∂Õ
,

1098 
uöt32_t
 
∂lq
, uöt32_à
∂Ã
);

1099 
uöt32_t
 
rcc_sy°em_˛ock_sour˚
();

1100 
rcc_˛ock_£tup_∂l
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
);

1101 
__©åibuã__
((
dïªˇãd
("U£Ñcc_˛ock_£tup_∂»a†dúe˘Ñïœ˚mít"))Ë
rcc_˛ock_£tup_h£_3v3
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
);

1103 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f4/rng.h

18 #i‚de‡
LIBOPENCM3_RNG_H


19 
	#LIBOPENCM3_RNG_H


	)

21 
	~<lib›ícm3/°m32/comm⁄/∫g_comm⁄_v1.h
>

	@lib/libopencm3/include/libopencm3/stm32/f4/rtc.h

31 #i‚de‡
LIBOPENCM3_RTC_H


32 
	#LIBOPENCM3_RTC_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/πc_comm⁄_l1f024.h
>

36 
BEGIN_DECLS


38 
πc_íabÀ_wakeup_timî
();

39 
πc_dißbÀ_wakeup_timî
();

40 
πc_íabÀ_wakeup_timî_öãºu±
();

41 
πc_dißbÀ_wakeup_timî_öãºu±
();

43 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f4/spi.h

31 #i‚de‡
LIBOPENCM3_SPI_H


32 
	#LIBOPENCM3_SPI_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/•i_comm⁄_v1_‰f.h
>

	@lib/libopencm3/include/libopencm3/stm32/f4/syscfg.h

36 #i‚de‡
LIBOPENCM3_SYSCFG_H


37 
	#LIBOPENCM3_SYSCFG_H


	)

39 
	~<lib›ícm3/°m32/comm⁄/syscfg_comm⁄_l1f234.h
>

	@lib/libopencm3/include/libopencm3/stm32/f4/timer.h

34 #i‚de‡
LIBOPENCM3_TIMER_H


35 
	#LIBOPENCM3_TIMER_H


	)

37 
	~<lib›ícm3/°m32/comm⁄/timî_comm⁄_f24.h
>

	@lib/libopencm3/include/libopencm3/stm32/f4/usart.h

31 #i‚de‡
LIBOPENCM3_USART_H


32 
	#LIBOPENCM3_USART_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/ußπ_comm⁄_f24.h
>

	@lib/libopencm3/include/libopencm3/stm32/f7/adc.h

39 #i‚de‡
LIBOPENCM3_ADC_H


40 
	#LIBOPENCM3_ADC_H


	)

42 
	~<lib›ícm3/°m32/comm⁄/adc_comm⁄_v1_mu…i.h
>

45 
	#ADC_JOFR1
(
block
Ë
	`MMIO32
((blockË+ 0x14)

	)

46 
	#ADC_JOFR2
(
block
Ë
	`MMIO32
((blockË+ 0x18)

	)

47 
	#ADC_JOFR3
(
block
Ë
	`MMIO32
((blockË+ 0x1c)

	)

48 
	#ADC_JOFR4
(
block
Ë
	`MMIO32
((blockË+ 0x20)

	)

51 
	#ADC_HTR
(
block
Ë
	`MMIO32
((blockË+ 0x24)

	)

54 
	#ADC_LTR
(
block
Ë
	`MMIO32
((blockË+ 0x28)

	)

57 
	#ADC_SQR1
(
block
Ë
	`MMIO32
((blockË+ 0x2c)

	)

60 
	#ADC_SQR2
(
block
Ë
	`MMIO32
((blockË+ 0x30)

	)

63 
	#ADC_SQR3
(
block
Ë
	`MMIO32
((blockË+ 0x34)

	)

66 
	#ADC_JSQR
(
block
Ë
	`MMIO32
((blockË+ 0x38)

	)

69 
	#ADC_JDR1
(
block
Ë
	`MMIO32
((blockË+ 0x3c)

	)

70 
	#ADC_JDR2
(
block
Ë
	`MMIO32
((blockË+ 0x40)

	)

71 
	#ADC_JDR3
(
block
Ë
	`MMIO32
((blockË+ 0x44)

	)

72 
	#ADC_JDR4
(
block
Ë
	`MMIO32
((blockË+ 0x48)

	)

75 
	#ADC_DR
(
block
Ë
	`MMIO32
((blockË+ 0x4c)

	)

80 
	#ADC_CHANNEL_TEMP
 18

	)

81 
	#ADC_CHANNEL_VREF
 17

	)

82 
	#ADC_CHANNEL_VBAT
 18

	)

87 
	#ADC_CR1_AWDCH_MAX
 18

	)

97 
	#ADC_CR2_EXTSEL_TIM1_CC1
 (0x0 << 24)

	)

99 
	#ADC_CR2_EXTSEL_TIM1_CC2
 (0x1 << 24)

	)

101 
	#ADC_CR2_EXTSEL_TIM1_CC3
 (0x2 << 24)

	)

103 
	#ADC_CR2_EXTSEL_TIM2_CC2
 (0x3 << 24)

	)

105 
	#ADC_CR2_EXTSEL_TIM5_TRGO
 (0x4 << 24)

	)

107 
	#ADC_CR2_EXTSEL_TIM4_CC4
 (0x5 << 24)

	)

109 
	#ADC_CR2_EXTSEL_TIM3_CC4
 (0x6 << 24)

	)

111 
	#ADC_CR2_EXTSEL_TIM8_TRGO
 (0x7 << 24)

	)

113 
	#ADC_CR2_EXTSEL_TIM8_TRGO2
 (0x8 << 24)

	)

115 
	#ADC_CR2_EXTSEL_TIM1_TRGO
 (0x9 << 24)

	)

117 
	#ADC_CR2_EXTSEL_TIM1_TRGO2
 (0xA << 24)

	)

119 
	#ADC_CR2_EXTSEL_TIM2_TRGO
 (0xB << 24)

	)

121 
	#ADC_CR2_EXTSEL_TIM4_TRGO
 (0xC << 24)

	)

123 
	#ADC_CR2_EXTSEL_TIM6_TRGO
 (0xD << 24)

	)

125 
	#ADC_CR2_EXTSEL_EXTI_LINE_11
 (0xF << 24)

	)

134 
	#ADC_CR2_JEXTSEL_TIM1_TRGO
 (0x0 << 16)

	)

135 
	#ADC_CR2_JEXTSEL_TIM1_CC4
 (0x1 << 16)

	)

136 
	#ADC_CR2_JEXTSEL_TIM2_TRGO
 (0x2 << 16)

	)

137 
	#ADC_CR2_JEXTSEL_TIM2_CC1
 (0x3 << 16)

	)

138 
	#ADC_CR2_JEXTSEL_TIM3_CC4
 (0x4 << 16)

	)

139 
	#ADC_CR2_JEXTSEL_TIM4_TRGO
 (0x5 << 16)

	)

141 
	#ADC_CR2_JEXTSEL_TIM8_CC4
 (0x7 << 16)

	)

142 
	#ADC_CR2_JEXTSEL_TIM1_TRGO2
 (0x8 << 16)

	)

143 
	#ADC_CR2_JEXTSEL_TIM8_TRGO
 (0x9 << 16)

	)

144 
	#ADC_CR2_JEXTSEL_TIM8_TRGO2
 (0xA << 16)

	)

145 
	#ADC_CR2_JEXTSEL_TIM3_cc3
 (0xB << 16)

	)

146 
	#ADC_CR2_JEXTSEL_TIM5_TRGO
 (0xC << 16)

	)

147 
	#ADC_CR2_JEXTSEL_TIM3_CC1
 (0xD << 16)

	)

148 
	#ADC_CR2_JEXTSEL_TIM6_TRGO
 (0xE << 16)

	)

157 
	#ADC_SMPR_SMP_3CYC
 0x0

	)

158 
	#ADC_SMPR_SMP_15CYC
 0x1

	)

159 
	#ADC_SMPR_SMP_28CYC
 0x2

	)

160 
	#ADC_SMPR_SMP_56CYC
 0x3

	)

161 
	#ADC_SMPR_SMP_84CYC
 0x4

	)

162 
	#ADC_SMPR_SMP_112CYC
 0x5

	)

163 
	#ADC_SMPR_SMP_144CYC
 0x6

	)

164 
	#ADC_SMPR_SMP_480CYC
 0x7

	)

168 
	#ADC_SQR1_L_MSK
 (0x‡<< 
ADC_SQR1_L_LSB
)

	)

170 
	#ADC_SQR_MAX_CHANNELS_REGULAR
 16

	)

178 
	#ADC_CCR_ADCPRE_BY2
 (0x0 << 16)

	)

179 
	#ADC_CCR_ADCPRE_BY4
 (0x1 << 16)

	)

180 
	#ADC_CCR_ADCPRE_BY6
 (0x2 << 16)

	)

181 
	#ADC_CCR_ADCPRE_BY8
 (0x3 << 16)

	)

183 
	#ADC_CCR_ADCPRE_MASK
 (0x3 << 16)

	)

184 
	#ADC_CCR_ADCPRE_SHIFT
 16

	)

186 
BEGIN_DECLS


188 
adc_£t_mu…i_mode
(
uöt32_t
 
mode
);

189 
adc_íabÀ_vb©_£ns‹
();

190 
adc_dißbÀ_vb©_£ns‹
();

192 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f7/crc.h

31 #i‚de‡
LIBOPENCM3_CRC_H


32 
	#LIBOPENCM3_CRC_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/¸c_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/f7/dac.h

31 #i‚de‡
LIBOPENCM3_DAC_H


32 
	#LIBOPENCM3_DAC_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/dac_comm⁄_Æl.h
>

	@lib/libopencm3/include/libopencm3/stm32/f7/dma.h

29 #i‚de‡
LIBOPENCM3_DMA_H


30 
	#LIBOPENCM3_DMA_H


	)

32 
	~<lib›ícm3/°m32/comm⁄/dma_comm⁄_f24.h
>

	@lib/libopencm3/include/libopencm3/stm32/f7/dma2d.h

23 #i‚de‡
LIBOPENCM3_STM32_F7_DMA2D_H_


24 
	#LIBOPENCM3_STM32_F7_DMA2D_H_


	)

26 
	~<lib›ícm3/°m32/comm⁄/dma2d_comm⁄_f47.h
>

	@lib/libopencm3/include/libopencm3/stm32/f7/doc-stm32f7.h

	@lib/libopencm3/include/libopencm3/stm32/f7/dsi.h

24 #i‚de‡
LIBOPENCM3_STM32_F7_DSI_H_


25 
	#LIBOPENCM3_STM32_F7_DSI_H_


	)

27 
	~<lib›ícm3/°m32/comm⁄/dsi_comm⁄_f47.h
>

	@lib/libopencm3/include/libopencm3/stm32/f7/exti.h

27 #i‚de‡
LIBOPENCM3_EXTI_H


28 
	#LIBOPENCM3_EXTI_H


	)

30 
	~<lib›ícm3/°m32/comm⁄/exti_comm⁄_Æl.h
>

31 
	~<lib›ícm3/°m32/comm⁄/exti_comm⁄_v1.h
>

	@lib/libopencm3/include/libopencm3/stm32/f7/flash.h

34 #i‚de‡
LIBOPENCM3_FLASH_H


35 
	#LIBOPENCM3_FLASH_H


	)

37 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_Æl.h
>

38 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_f.h
>

39 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_f24.h
>

59 
	#FLASH_ACR_ARTRST
 (1 << 11)

	)

60 
	#FLASH_ACR_ARTEN
 (1 << 9)

	)

61 
	#FLASH_ACR_PRFTEN
 (1 << 8)

	)

64 
	#FLASH_SR_ERSERR
 (1 << 7)

	)

68 
	#FLASH_OPTCR_IWDG_STOP
 (1 << 31)

	)

69 
	#FLASH_OPTCR_IWDG_STDBY
 (1 << 30)

	)

71 
	#FLASH_OPTCR_NWRP_SHIFT
 16

	)

72 
	#FLASH_OPTCR_NWRP_MASK
 0xff

	)

74 
	#FLASH_OPTCR_RDP_SHIFT
 8

	)

75 
	#FLASH_OPTCR_RDP_MASK
 0xff

	)

77 
	#FLASH_OPTCR_IWDG_SW
 (1 << 5)

	)

78 
	#FLASH_OPTCR_WWDG_SW
 (1 << 4)

	)

80 
	#FLASH_OPTCR_OPTSTRT
 (1 << 1)

	)

81 
	#FLASH_OPTCR_OPTLOCK
 (1 << 0)

	)

84 
	#FLASH_OPTCR1_BOOT_ADD1_MASK
 0xffff

	)

85 
	#FLASH_OPTCR1_BOOT_ADD1_SHIFT
 16

	)

86 
	#FLASH_OPTCR1_BOOT_ADD0_MASK
 0xffff

	)

87 
	#FLASH_OPTCR1_BOOT_ADD0_SHIFT
 0

	)

91 
BEGIN_DECLS


93 
Êash_˛ór_î£º_Êag
();

94 
Êash_¨t_íabÀ
();

95 
Êash_¨t_ª£t
();

97 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f7/fmc.h

24 #i‚de‡
LIBOPENCM3_F7_FMC_H


25 
	#LIBOPENCM3_F7_FMC_H


	)

27 #i‚de‡
LIBOPENCM3_FSMC_H


31 
	~<lib›ícm3/°m32/comm⁄/fmc_comm⁄_f47.h
>

34 
	#FSMC_BASE
 
FMCC_BASE


	)

	@lib/libopencm3/include/libopencm3/stm32/f7/gpio.h

31 #i‚de‡
LIBOPENCM3_GPIO_H


32 
	#LIBOPENCM3_GPIO_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/gpio_comm⁄_f24.h
>

	@lib/libopencm3/include/libopencm3/stm32/f7/i2c.h

30 #i‚de‡
LIBOPENCM3_I2C_H


31 
	#LIBOPENCM3_I2C_H


	)

33 
	~<lib›ícm3/°m32/comm⁄/i2c_comm⁄_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/f7/iwdg.h

31 #i‚de‡
LIBOPENCM3_IWDG_H


32 
	#LIBOPENCM3_IWDG_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/iwdg_comm⁄_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/f7/lptimer.h

30 #i‚de‡
LIBOPENCM3_LPTIMER_H


31 
	#LIBOPENCM3_LPTIMER_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/Õtimî_comm⁄_Æl.h
>

38 
	#LPTIM1
 
LPTIM1_BASE


	)

41 
BEGIN_DECLS


43 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f7/ltdc.h

24 #i‚de‡
LIBOPENCM3_STM32_F7_LTDC_H_


25 
	#LIBOPENCM3_STM32_F7_LTDC_H_


	)

27 
	~<lib›ícm3/°m32/comm⁄/…dc_comm⁄_f47.h
>

	@lib/libopencm3/include/libopencm3/stm32/f7/memorymap.h

18 #i‚de‡
LIBOPENCM3_MEMORYMAP_H


19 
	#LIBOPENCM3_MEMORYMAP_H


	)

21 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

26 
	#PERIPH_BASE
 (0x40000000U)

	)

27 
	#PERIPH_BASE_APB1
 (
PERIPH_BASE
 + 0x00000)

	)

28 
	#PERIPH_BASE_APB2
 (
PERIPH_BASE
 + 0x10000)

	)

29 
	#PERIPH_BASE_AHB1
 (
PERIPH_BASE
 + 0x20000)

	)

30 
	#PERIPH_BASE_AHB2
 0x50000000U

	)

31 
	#PERIPH_BASE_AHB3
 0x60000000U

	)

36 
	#TIM2_BASE
 (
PERIPH_BASE_APB1
 + 0x0000)

	)

37 
	#TIM3_BASE
 (
PERIPH_BASE_APB1
 + 0x0400)

	)

38 
	#TIM4_BASE
 (
PERIPH_BASE_APB1
 + 0x0800)

	)

39 
	#TIM5_BASE
 (
PERIPH_BASE_APB1
 + 0x0c00)

	)

40 
	#TIM6_BASE
 (
PERIPH_BASE_APB1
 + 0x1000)

	)

41 
	#TIM7_BASE
 (
PERIPH_BASE_APB1
 + 0x1400)

	)

42 
	#TIM12_BASE
 (
PERIPH_BASE_APB1
 + 0x1800)

	)

43 
	#TIM13_BASE
 (
PERIPH_BASE_APB1
 + 0x1c00)

	)

44 
	#TIM14_BASE
 (
PERIPH_BASE_APB1
 + 0x2000)

	)

45 
	#LPTIM1_BASE
 (
PERIPH_BASE_APB1
 + 0x2400)

	)

46 
	#RTC_BASE
 (
PERIPH_BASE_APB1
 + 0x2800)

	)

47 
	#WWDG_BASE
 (
PERIPH_BASE_APB1
 + 0x2c00)

	)

48 
	#IWDG_BASE
 (
PERIPH_BASE_APB1
 + 0x3000)

	)

50 
	#SPI2_BASE
 (
PERIPH_BASE_APB1
 + 0x3800)

	)

51 
	#SPI3_BASE
 (
PERIPH_BASE_APB1
 + 0x3c00)

	)

52 
	#SPDIF_BASE
 (
PERIPH_BASE_APB1
 + 0x4000)

	)

53 
	#USART2_BASE
 (
PERIPH_BASE_APB1
 + 0x4400)

	)

54 
	#USART3_BASE
 (
PERIPH_BASE_APB1
 + 0x4800)

	)

55 
	#UART4_BASE
 (
PERIPH_BASE_APB1
 + 0x4c00)

	)

56 
	#UART5_BASE
 (
PERIPH_BASE_APB1
 + 0x5000)

	)

57 
	#I2C1_BASE
 (
PERIPH_BASE_APB1
 + 0x5400)

	)

58 
	#I2C2_BASE
 (
PERIPH_BASE_APB1
 + 0x5800)

	)

59 
	#I2C3_BASE
 (
PERIPH_BASE_APB1
 + 0x5C00)

	)

60 
	#I2C4_BASE
 (
PERIPH_BASE_APB1
 + 0x6000)

	)

61 
	#BX_CAN1_BASE
 (
PERIPH_BASE_APB1
 + 0x6400)

	)

62 
	#BX_CAN2_BASE
 (
PERIPH_BASE_APB1
 + 0x6800)

	)

63 
	#CEC_BASE
 (
PERIPH_BASE_APB1
 + 0x6C00)

	)

64 
	#POWER_CONTROL_BASE
 (
PERIPH_BASE_APB1
 + 0x7000)

	)

65 
	#DAC_BASE
 (
PERIPH_BASE_APB1
 + 0x7400)

	)

66 
	#UART7_BASE
 (
PERIPH_BASE_APB1
 + 0x7800)

	)

67 
	#UART8_BASE
 (
PERIPH_BASE_APB1
 + 0x7c00)

	)

71 
	#TIM1_BASE
 (
PERIPH_BASE_APB2
 + 0x0000)

	)

72 
	#TIM8_BASE
 (
PERIPH_BASE_APB2
 + 0x0400)

	)

74 
	#USART1_BASE
 (
PERIPH_BASE_APB2
 + 0x1000)

	)

75 
	#USART6_BASE
 (
PERIPH_BASE_APB2
 + 0x1400)

	)

77 
	#ADC1_BASE
 (
PERIPH_BASE_APB2
 + 0x2000Ë

	)

78 
	#ADC2_BASE
 (
PERIPH_BASE_APB2
 + 0x2100Ë

	)

79 
	#ADC3_BASE
 (
PERIPH_BASE_APB2
 + 0x2200Ë

	)

80 
	#ADC_COMMON_BASE
 (
PERIPH_BASE_APB2
 + 0x2300Ë

	)

82 
	#SDIO_BASE
 (
PERIPH_BASE_APB2
 + 0x2C00Ë

	)

84 
	#SPI1_BASE
 (
PERIPH_BASE_APB2
 + 0x3000)

	)

85 
	#SPI4_BASE
 (
PERIPH_BASE_APB2
 + 0x3400)

	)

86 
	#SYSCFG_BASE
 (
PERIPH_BASE_APB2
 + 0x3800)

	)

87 
	#EXTI_BASE
 (
PERIPH_BASE_APB2
 + 0x3C00)

	)

88 
	#TIM9_BASE
 (
PERIPH_BASE_APB2
 + 0x4000)

	)

89 
	#TIM10_BASE
 (
PERIPH_BASE_APB2
 + 0x4400)

	)

90 
	#TIM11_BASE
 (
PERIPH_BASE_APB2
 + 0x4800)

	)

92 
	#SPI5_BASE
 (
PERIPH_BASE_APB2
 + 0x5000)

	)

93 
	#SPI6_BASE
 (
PERIPH_BASE_APB2
 + 0x5400)

	)

94 
	#SAI1_BASE
 (
PERIPH_BASE_APB2
 + 0x5800)

	)

95 
	#SAI2_BASE
 (
PERIPH_BASE_APB2
 + 0x5C00)

	)

96 
	#LCD_TFT_BASE
 (
PERIPH_BASE_APB2
 + 0x6800)

	)

97 
	#LTDC_BASE
 (
PERIPH_BASE_APB2
 + 0x6800Ë

	)

98 
	#DSI_BASE
 (
PERIPH_BASE_APB2
 + 0x6C00)

	)

99 
	#DFSDM1_BASE
 (
PERIPH_BASE_APB2
 + 0x7400)

	)

100 
	#MDIOS_BASE
 (
PERIPH_BASE_APB2
 + 0x7800)

	)

104 
	#GPIO_PORT_A_BASE
 (
PERIPH_BASE_AHB1
 + 0x0000)

	)

105 
	#GPIO_PORT_B_BASE
 (
PERIPH_BASE_AHB1
 + 0x0400)

	)

106 
	#GPIO_PORT_C_BASE
 (
PERIPH_BASE_AHB1
 + 0x0800)

	)

107 
	#GPIO_PORT_D_BASE
 (
PERIPH_BASE_AHB1
 + 0x0C00)

	)

108 
	#GPIO_PORT_E_BASE
 (
PERIPH_BASE_AHB1
 + 0x1000)

	)

109 
	#GPIO_PORT_F_BASE
 (
PERIPH_BASE_AHB1
 + 0x1400)

	)

110 
	#GPIO_PORT_G_BASE
 (
PERIPH_BASE_AHB1
 + 0x1800)

	)

111 
	#GPIO_PORT_H_BASE
 (
PERIPH_BASE_AHB1
 + 0x1C00)

	)

112 
	#GPIO_PORT_I_BASE
 (
PERIPH_BASE_AHB1
 + 0x2000)

	)

113 
	#GPIO_PORT_J_BASE
 (
PERIPH_BASE_AHB1
 + 0x2400)

	)

114 
	#GPIO_PORT_K_BASE
 (
PERIPH_BASE_AHB1
 + 0x2800)

	)

116 
	#CRC_BASE
 (
PERIPH_BASE_AHB1
 + 0x3000)

	)

118 
	#RCC_BASE
 (
PERIPH_BASE_AHB1
 + 0x3800)

	)

119 
	#FLASH_MEM_INTERFACE_BASE
 (
PERIPH_BASE_AHB1
 + 0x3C00)

	)

120 
	#BKPSRAM_BASE
 (
PERIPH_BASE_AHB1
 + 0x4000)

	)

122 
	#DMA1_BASE
 (
PERIPH_BASE_AHB1
 + 0x6000)

	)

123 
	#DMA2_BASE
 (
PERIPH_BASE_AHB1
 + 0x6400)

	)

125 
	#ETHERNET_BASE
 (
PERIPH_BASE_AHB1
 + 0x8000)

	)

127 
	#DMA2D_BASE
 (
PERIPH_BASE_AHB1
 + 0xB000)

	)

129 
	#USB_OTG_HS_BASE
 (
PERIPH_BASE_AHB1
 + 0x20000)

	)

133 
	#USB_OTG_FS_BASE
 (
PERIPH_BASE_AHB2
 + 0x00000)

	)

135 
	#DCMI_BASE
 (
PERIPH_BASE_AHB2
 + 0x50000)

	)

137 
	#CRYP_BASE
 (
PERIPH_BASE_AHB2
 + 0x60000)

	)

138 
	#HASH_BASE
 (
PERIPH_BASE_AHB2
 + 0x60400)

	)

140 
	#RNG_BASE
 (
PERIPH_BASE_AHB2
 + 0x60800)

	)

144 
	#FMC1_BASE
 (
PERIPH_BASE_AHB3
 + 0x00000000U)

	)

145 
	#FMC2_BASE
 (
PERIPH_BASE_AHB3
 + 0x10000000U)

	)

146 
	#FMC3_BASE
 (
PERIPH_BASE_AHB3
 + 0x20000000U)

	)

147 
	#QSPI_BASE
 (
PERIPH_BASE_AHB3
 + 0x30000000U)

	)

148 
	#FMCC_BASE
 (
PERIPH_BASE_AHB3
 + 0x40000000U)

	)

149 
	#QSPIC_BASE
 (
PERIPH_BASE_AHB3
 + 0x40001000U)

	)

150 
	#FMC5_BASE
 (
PERIPH_BASE_AHB3
 + 0x60000000U)

	)

151 
	#FMC6_BASE
 (
PERIPH_BASE_AHB3
 + 0x70000000U)

	)

154 
	#DBGMCU_BASE
 (
PPBI_BASE
 + 0x00042000)

	)

158 
	#DESIG_FLASH_SIZE_BASE_449
 (0x1FF0F422U)

	)

159 
	#DESIG_FLASH_SIZE_BASE_451
 (0x1FF0F422U)

	)

160 
	#DESIG_FLASH_SIZE_BASE_452
 (0x1FF07A22U)

	)

162 
	#DESIG_UNIQUE_ID_BASE_449
 (0x1FF0F420U)

	)

163 
	#DESIG_UNIQUE_ID_BASE_451
 (0x1FF0F420U)

	)

164 
	#DESIG_UNIQUE_ID_BASE_452
 (0x1FF07A10U)

	)

167 
	#ST_VREFINT_CAL
 
	`MMIO16
(0x1FF07A4A)

	)

168 
	#ST_TSENSE_CAL1_30C
 
	`MMIO16
(0x1FF07A4C)

	)

169 
	#ST_TSENSE_CAL2_110C
 
	`MMIO16
(0x1FF07A4E)

	)

	@lib/libopencm3/include/libopencm3/stm32/f7/pwr.h

34 #i‚de‡
LIBOPENCM3_PWR_H


35 
	#LIBOPENCM3_PWR_H


	)

43 
	#PWR_CR1
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x00)

	)

46 
	#PWR_CSR1
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x04)

	)

49 
	#PWR_CR2
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x08)

	)

52 
	#PWR_CSR2
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x0c)

	)

62 
	#PWR_CR1_UDEN_LSB
 18

	)

67 
	#PWR_CR1_UDEN_DISABLED
 (0x0 << 
PWR_CR1_UDEN_LSB
)

	)

68 
	#PWR_CR1_UDEN_ENABLED
 (0x3 << 
PWR_CR1_UDEN_LSB
)

	)

70 
	#PWR_CR1_UDEN_MASK
 (0x3 << 
PWR_CR1_UDEN_LSB
)

	)

73 
	#PWR_CR1_ODSWEN
 (1 << 17)

	)

76 
	#PWR_CR1_ODEN
 (1 << 16)

	)

79 
	#PWR_CR1_VOS_LSB
 14

	)

84 
	#PWR_CR1_VOS_SCALE_3
 (0x1 << 
PWR_CR1_VOS_LSB
)

	)

85 
	#PWR_CR1_VOS_SCALE_2
 (0x2 << 
PWR_CR1_VOS_LSB
)

	)

86 
	#PWR_CR1_VOS_SCALE_1
 (0x3 << 
PWR_CR1_VOS_LSB
)

	)

88 
	#PWR_CR1_VOS_MASK
 (0x3 << 
PWR_CR1_VOS_LSB
)

	)

91 
	#PWR_CR1_ADCDC1
 (1 << 13)

	)

96 
	#PWR_CR1_MRUDS
 (1 << 11)

	)

99 
	#PWR_CR1_LPUDS
 (1 << 10)

	)

102 
	#PWR_CR1_FPDS
 (1 << 9)

	)

105 
	#PWR_CR1_DBP
 (1 << 8)

	)

108 
	#PWR_CR1_PLS_LSB
 5

	)

113 
	#PWR_CR1_PLS_2V0
 (0x0 << 
PWR_CR_PLS_LSB
)

	)

114 
	#PWR_CR1_PLS_2V1
 (0x1 << 
PWR_CR_PLS_LSB
)

	)

115 
	#PWR_CR1_PLS_2V3
 (0x2 << 
PWR_CR_PLS_LSB
)

	)

116 
	#PWR_CR1_PLS_2V5
 (0x3 << 
PWR_CR_PLS_LSB
)

	)

117 
	#PWR_CR1_PLS_2V6
 (0x4 << 
PWR_CR_PLS_LSB
)

	)

118 
	#PWR_CR1_PLS_2V7
 (0x5 << 
PWR_CR_PLS_LSB
)

	)

119 
	#PWR_CR1_PLS_2V8
 (0x6 << 
PWR_CR_PLS_LSB
)

	)

120 
	#PWR_CR1_PLS_2V9
 (0x7 << 
PWR_CR_PLS_LSB
)

	)

122 
	#PWR_CR1_PLS_MASK
 (0x7 << 
PWR_CR_PLS_LSB
)

	)

125 
	#PWR_CR1_PVDE
 (1 << 4)

	)

128 
	#PWR_CR1_CSBF
 (1 << 3)

	)

133 
	#PWR_CR1_PDDS
 (1 << 1)

	)

136 
	#PWR_CR1_LPDS
 (1 << 0)

	)

146 
	#PWR_CSR1_UDRDY_LSB
 18

	)

151 
	#PWR_CSR1_UDRDY_DISABLED
 (0x0 << 
PWR_CSR1_UDRDY_LSB
)

	)

152 
	#PWR_CSR1_UDRDY_ACTIVATED
 (0x3 << 
PWR_CSR1_UDRDY_LSB
)

	)

154 
	#PWR_CSR1_UDRDY_MASK
 (0x3 << 
PWR_CSR1_UDRDY_LSB
)

	)

157 
	#PWR_CSR1_ODSWRDY
 (1 << 17)

	)

160 
	#PWR_CSR1_ODRDY
 (1 << 16)

	)

165 
	#PWR_CSR1_VOSRDY
 (1 << 14)

	)

170 
	#PWR_CSR1_BRE
 (1 << 9)

	)

173 
	#PWR_CSR1_EIWUP
 (1 << 8)

	)

178 
	#PWR_CSR1_BRR
 (1 << 3)

	)

181 
	#PWR_CSR1_PVDO
 (1 << 2)

	)

184 
	#PWR_CSR1_SBF
 (1 << 1)

	)

187 
	#PWR_CSR1_WUIF
 (1 << 0)

	)

197 
	#PWR_CR2_WUPP6
 (1 << 13)

	)

200 
	#PWR_CR2_WUPP5
 (1 << 12)

	)

203 
	#PWR_CR2_WUPP4
 (1 << 11)

	)

206 
	#PWR_CR2_WUPP3
 (1 << 10)

	)

209 
	#PWR_CR2_WUPP2
 (1 << 9)

	)

212 
	#PWR_CR2_WUPP1
 (1 << 8)

	)

217 
	#PWR_CR2_CWUPF6
 (1 << 5)

	)

220 
	#PWR_CR2_CWUPF5
 (1 << 4)

	)

223 
	#PWR_CR2_CWUPF4
 (1 << 3)

	)

226 
	#PWR_CR2_CWUPF3
 (1 << 2)

	)

229 
	#PWR_CR2_CWUPF2
 (1 << 1)

	)

232 
	#PWR_CR2_CWUPF1
 (1 << 0)

	)

242 
	#PWR_CSR2_EWUP6
 (1 << 13)

	)

245 
	#PWR_CSR2_EWUP5
 (1 << 12)

	)

248 
	#PWR_CSR2_EWUP4
 (1 << 11)

	)

251 
	#PWR_CSR2_EWUP3
 (1 << 10)

	)

254 
	#PWR_CSR2_EWUP2
 (1 << 19)

	)

257 
	#PWR_CSR2_EWUP1
 (1 << 18)

	)

262 
	#PWR_CSR2_WUPF6
 (1 << 5)

	)

265 
	#PWR_CSR2_WUPF5
 (1 << 4)

	)

268 
	#PWR_CSR2_WUPF4
 (1 << 3)

	)

271 
	#PWR_CSR2_WUPF3
 (1 << 2)

	)

274 
	#PWR_CSR2_WUPF2
 (1 << 1)

	)

277 
	#PWR_CSR2_WUPF1
 (1 << 0)

	)

281 
	epwr_vos_sˇÀ
 {

282 
	mPWR_SCALE1
,

283 
	mPWR_SCALE2
,

284 
	mPWR_SCALE3
,

287 
BEGIN_DECLS


289 
pwr_£t_vos_sˇÀ
(
pwr_vos_sˇÀ
 
sˇÀ
);

290 
pwr_íabÀ_ovîdrive
();

291 
pwr_dißbÀ_ovîdrive
();

293 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f7/rcc.h

36 #i‚de‡
LIBOPENCM3_RCC_H


37 
	#LIBOPENCM3_RCC_H


	)

39 
	~<lib›ícm3/°m32/f7/pwr.h
>

45 
	#RCC_CR
 
	`MMIO32
(
RCC_BASE
 + 0x00)

	)

46 
	#RCC_PLLCFGR
 
	`MMIO32
(
RCC_BASE
 + 0x04)

	)

47 
	#RCC_CFGR
 
	`MMIO32
(
RCC_BASE
 + 0x08)

	)

48 
	#RCC_CIR
 
	`MMIO32
(
RCC_BASE
 + 0x0c)

	)

49 
	#RCC_AHB1RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x10)

	)

50 
	#RCC_AHB2RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x14)

	)

51 
	#RCC_AHB3RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x18)

	)

52 
	#RCC_APB1RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x20)

	)

53 
	#RCC_APB2RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x24)

	)

54 
	#RCC_AHB1ENR
 
	`MMIO32
(
RCC_BASE
 + 0x30)

	)

55 
	#RCC_AHB2ENR
 
	`MMIO32
(
RCC_BASE
 + 0x34)

	)

56 
	#RCC_AHB3ENR
 
	`MMIO32
(
RCC_BASE
 + 0x38)

	)

57 
	#RCC_APB1ENR
 
	`MMIO32
(
RCC_BASE
 + 0x40)

	)

58 
	#RCC_APB2ENR
 
	`MMIO32
(
RCC_BASE
 + 0x44)

	)

59 
	#RCC_AHB1LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x50)

	)

60 
	#RCC_AHB2LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x54)

	)

61 
	#RCC_AHB3LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x58)

	)

62 
	#RCC_APB1LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x60)

	)

63 
	#RCC_APB2LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x64)

	)

64 
	#RCC_BDCR
 
	`MMIO32
(
RCC_BASE
 + 0x70)

	)

65 
	#RCC_CSR
 
	`MMIO32
(
RCC_BASE
 + 0x74)

	)

66 
	#RCC_SSCGR
 
	`MMIO32
(
RCC_BASE
 + 0x80)

	)

67 
	#RCC_PLLI2SCFGR
 
	`MMIO32
(
RCC_BASE
 + 0x84)

	)

68 
	#RCC_PLLSAICFGR
 
	`MMIO32
(
RCC_BASE
 + 0x88)

	)

69 
	#RCC_DCKCFGR1
 
	`MMIO32
(
RCC_BASE
 + 0x8C)

	)

70 
	#RCC_DCKCFGR2
 
	`MMIO32
(
RCC_BASE
 + 0x90)

	)

74 
	#RCC_CR_PLLSAIRDY
 (1 << 29)

	)

75 
	#RCC_CR_PLLSAION
 (1 << 28)

	)

76 
	#RCC_CR_PLLI2SRDY
 (1 << 27)

	)

77 
	#RCC_CR_PLLI2SON
 (1 << 26)

	)

78 
	#RCC_CR_PLLRDY
 (1 << 25)

	)

79 
	#RCC_CR_PLLON
 (1 << 24)

	)

80 
	#RCC_CR_CSSON
 (1 << 19)

	)

81 
	#RCC_CR_HSEBYP
 (1 << 18)

	)

82 
	#RCC_CR_HSERDY
 (1 << 17)

	)

83 
	#RCC_CR_HSEON
 (1 << 16)

	)

84 
	#RCC_CR_HSICAL_MASK
 0xff

	)

85 
	#RCC_CR_HSICAL_SHIFT
 8

	)

86 
	#RCC_CR_HSITRIM_MASK
 0x1f

	)

87 
	#RCC_CR_HSITRIM_SHIFT
 3

	)

88 
	#RCC_CR_HSIRDY
 (1 << 1)

	)

89 
	#RCC_CR_HSION
 (1 << 0)

	)

93 
	#RCC_PLLCFGR_PLLQ_MASK
 0xf

	)

94 
	#RCC_PLLCFGR_PLLQ_SHIFT
 24

	)

95 
	#RCC_PLLCFGR_PLLSRC
 (1 << 22)

	)

96 
	#RCC_PLLCFGR_PLLP_MASK
 0x3

	)

97 
	#RCC_PLLCFGR_PLLP_SHIFT
 16

	)

98 
	#RCC_PLLCFGR_PLLN_MASK
 0x1ff

	)

99 
	#RCC_PLLCFGR_PLLN_SHIFT
 6

	)

100 
	#RCC_PLLCFGR_PLLM_MASK
 0x3f

	)

101 
	#RCC_PLLCFGR_PLLM_SHIFT
 0

	)

106 
	#RCC_CFGR_MCO2_MASK
 0x3

	)

107 
	#RCC_CFGR_MCO2_SHIFT
 30

	)

108 
	#RCC_CFGR_MCO2_SYSCLK
 0x0

	)

109 
	#RCC_CFGR_MCO2_PLLI2S
 0x1

	)

110 
	#RCC_CFGR_MCO2_HSE
 0x2

	)

111 
	#RCC_CFGR_MCO2_PLL
 0x3

	)

114 
	#RCC_CFGR_MCOPRE_MASK
 0x7

	)

115 
	#RCC_CFGR_MCO2PRE_SHIFT
 27

	)

116 
	#RCC_CFGR_MCO1PRE_SHIFT
 24

	)

117 
	#RCC_CFGR_MCOPRE_DIV_NONE
 0x0

	)

118 
	#RCC_CFGR_MCOPRE_DIV_2
 0x4

	)

119 
	#RCC_CFGR_MCOPRE_DIV_3
 0x5

	)

120 
	#RCC_CFGR_MCOPRE_DIV_4
 0x6

	)

121 
	#RCC_CFGR_MCOPRE_DIV_5
 0x7

	)

124 
	#RCC_CFGR_I2SSRC
 (1 << 23)

	)

127 
	#RCC_CFGR_MCO1_MASK
 0x3

	)

128 
	#RCC_CFGR_MCO1_SHIFT
 21

	)

129 
	#RCC_CFGR_MCO1_HSI
 0x0

	)

130 
	#RCC_CFGR_MCO1_LSE
 0x1

	)

131 
	#RCC_CFGR_MCO1_HSE
 0x2

	)

132 
	#RCC_CFGR_MCO1_PLL
 0x3

	)

133 
	#RCC_CFGR_MCO_SHIFT
 
RCC_CFGR_MCO1_SHIFT


	)

134 
	#RCC_CFGR_MCO_MASK
 
RCC_CFGR_MCO1_MASK


	)

137 
	#RCC_CFGR_RTCPRE_SHIFT
 16

	)

138 
	#RCC_CFGR_RTCPRE_MASK
 0x1f

	)

141 
	#RCC_CFGR_PPRE2_SHIFT
 13

	)

142 
	#RCC_CFGR_PPRE2_MASK
 0x7

	)

143 
	#RCC_CFGR_PPRE1_SHIFT
 10

	)

144 
	#RCC_CFGR_PPRE1_MASK
 0x7

	)

145 
	#RCC_CFGR_PPRE_DIV_NONE
 0x0

	)

146 
	#RCC_CFGR_PPRE_DIV_2
 0x4

	)

147 
	#RCC_CFGR_PPRE_DIV_4
 0x5

	)

148 
	#RCC_CFGR_PPRE_DIV_8
 0x6

	)

149 
	#RCC_CFGR_PPRE_DIV_16
 0x7

	)

152 
	#RCC_CFGR_HPRE_SHIFT
 4

	)

153 
	#RCC_CFGR_HPRE_MASK
 0xf

	)

154 
	#RCC_CFGR_HPRE_DIV_NONE
 0x0

	)

155 
	#RCC_CFGR_HPRE_DIV_2
 (0x8 + 0)

	)

156 
	#RCC_CFGR_HPRE_DIV_4
 (0x8 + 1)

	)

157 
	#RCC_CFGR_HPRE_DIV_8
 (0x8 + 2)

	)

158 
	#RCC_CFGR_HPRE_DIV_16
 (0x8 + 3)

	)

159 
	#RCC_CFGR_HPRE_DIV_64
 (0x8 + 4)

	)

160 
	#RCC_CFGR_HPRE_DIV_128
 (0x8 + 5)

	)

161 
	#RCC_CFGR_HPRE_DIV_256
 (0x8 + 6)

	)

162 
	#RCC_CFGR_HPRE_DIV_512
 (0x8 + 7)

	)

165 
	#RCC_CFGR_SWS_SHIFT
 2

	)

166 
	#RCC_CFGR_SWS_MASK
 0x3

	)

167 
	#RCC_CFGR_SWS_HSI
 0x0

	)

168 
	#RCC_CFGR_SWS_HSE
 0x1

	)

169 
	#RCC_CFGR_SWS_PLL
 0x2

	)

172 
	#RCC_CFGR_SW_SHIFT
 0

	)

173 
	#RCC_CFGR_SW_MASK
 0x3

	)

174 
	#RCC_CFGR_SW_HSI
 0x0

	)

175 
	#RCC_CFGR_SW_HSE
 0x1

	)

176 
	#RCC_CFGR_SW_PLL
 0x2

	)

181 
	#RCC_CIR_CSSC
 (1 << 23)

	)

184 
	#RCC_CIR_PLLSAIRDYC
 (1 << 22)

	)

185 
	#RCC_CIR_PLLI2SRDYC
 (1 << 21)

	)

186 
	#RCC_CIR_PLLRDYC
 (1 << 20)

	)

187 
	#RCC_CIR_HSERDYC
 (1 << 19)

	)

188 
	#RCC_CIR_HSIRDYC
 (1 << 18)

	)

189 
	#RCC_CIR_LSERDYC
 (1 << 17)

	)

190 
	#RCC_CIR_LSIRDYC
 (1 << 16)

	)

193 
	#RCC_CIR_PLLSAIRDYIE
 (1 << 14)

	)

194 
	#RCC_CIR_PLLI2SRDYIE
 (1 << 13)

	)

195 
	#RCC_CIR_PLLRDYIE
 (1 << 12)

	)

196 
	#RCC_CIR_HSERDYIE
 (1 << 11)

	)

197 
	#RCC_CIR_HSIRDYIE
 (1 << 10)

	)

198 
	#RCC_CIR_LSERDYIE
 (1 << 9)

	)

199 
	#RCC_CIR_LSIRDYIE
 (1 << 8)

	)

202 
	#RCC_CIR_CSSF
 (1 << 7)

	)

205 
	#RCC_CIR_PLLSAIRDYF
 (1 << 6)

	)

206 
	#RCC_CIR_PLLI2SRDYF
 (1 << 5)

	)

207 
	#RCC_CIR_PLLRDYF
 (1 << 4)

	)

208 
	#RCC_CIR_HSERDYF
 (1 << 3)

	)

209 
	#RCC_CIR_HSIRDYF
 (1 << 2)

	)

210 
	#RCC_CIR_LSERDYF
 (1 << 1)

	)

211 
	#RCC_CIR_LSIRDYF
 (1 << 0)

	)

217 
	#RCC_AHB1RSTR_OTGHSRST
 (1 << 29)

	)

218 
	#RCC_AHB1RSTR_ETHMACRST
 (1 << 25)

	)

219 
	#RCC_AHB1RSTR_DMA2DRST
 (1 << 23)

	)

220 
	#RCC_AHB1RSTR_DMA2RST
 (1 << 22)

	)

221 
	#RCC_AHB1RSTR_DMA1RST
 (1 << 21)

	)

222 
	#RCC_AHB1RSTR_CRCRST
 (1 << 12)

	)

223 
	#RCC_AHB1RSTR_GPIOKRST
 (1 << 10)

	)

224 
	#RCC_AHB1RSTR_GPIOJRST
 (1 << 9)

	)

225 
	#RCC_AHB1RSTR_GPIOIRST
 (1 << 8)

	)

226 
	#RCC_AHB1RSTR_GPIOHRST
 (1 << 7)

	)

227 
	#RCC_AHB1RSTR_GPIOGRST
 (1 << 6)

	)

228 
	#RCC_AHB1RSTR_GPIOFRST
 (1 << 5)

	)

229 
	#RCC_AHB1RSTR_GPIOERST
 (1 << 4)

	)

230 
	#RCC_AHB1RSTR_GPIODRST
 (1 << 3)

	)

231 
	#RCC_AHB1RSTR_GPIOCRST
 (1 << 2)

	)

232 
	#RCC_AHB1RSTR_GPIOBRST
 (1 << 1)

	)

233 
	#RCC_AHB1RSTR_GPIOARST
 (1 << 0)

	)

238 
	#RCC_AHB2RSTR_OTGFSRST
 (1 << 7)

	)

239 
	#RCC_AHB2RSTR_RNGRST
 (1 << 6)

	)

240 
	#RCC_AHB2RSTR_HASHRST
 (1 << 5)

	)

241 
	#RCC_AHB2RSTR_CRYPRST
 (1 << 4)

	)

242 
	#RCC_AHB2RSTR_DCMIRST
 (1 << 0)

	)

247 
	#RCC_AHB3RSTR_QSPIRST
 (1 << 1)

	)

248 
	#RCC_AHB3RSTR_FSMCRST
 (1 << 0)

	)

254 
	#RCC_APB1RSTR_UART8RST
 (1 << 31)

	)

255 
	#RCC_APB1RSTR_UART7RST
 (1 << 30)

	)

256 
	#RCC_APB1RSTR_DACRST
 (1 << 29)

	)

257 
	#RCC_APB1RSTR_PWRRST
 (1 << 28)

	)

258 
	#RCC_APB1RSTR_CECRST
 (1 << 27)

	)

259 
	#RCC_APB1RSTR_CAN2RST
 (1 << 26)

	)

260 
	#RCC_APB1RSTR_CAN1RST
 (1 << 25)

	)

261 
	#RCC_APB1RSTR_I2C4RST
 (1 << 24)

	)

262 
	#RCC_APB1RSTR_I2C3RST
 (1 << 23)

	)

263 
	#RCC_APB1RSTR_I2C2RST
 (1 << 22)

	)

264 
	#RCC_APB1RSTR_I2C1RST
 (1 << 21)

	)

265 
	#RCC_APB1RSTR_UART5RST
 (1 << 20)

	)

266 
	#RCC_APB1RSTR_UART4RST
 (1 << 19)

	)

267 
	#RCC_APB1RSTR_UART3RST
 (1 << 18)

	)

268 
	#RCC_APB1RSTR_UART2RST
 (1 << 17)

	)

269 
	#RCC_APB1RSTR_SPDIFRXRST
 (1 << 16)

	)

270 
	#RCC_APB1RSTR_SPI3RST
 (1 << 15)

	)

271 
	#RCC_APB1RSTR_SPI2RST
 (1 << 14)

	)

272 
	#RCC_APB1RSTR_WWDGRST
 (1 << 11)

	)

273 
	#RCC_APB1RSTR_LPTIM1RST
 (1 << 9)

	)

274 
	#RCC_APB1RSTR_TIM14RST
 (1 << 8)

	)

275 
	#RCC_APB1RSTR_TIM13RST
 (1 << 7)

	)

276 
	#RCC_APB1RSTR_TIM12RST
 (1 << 6)

	)

277 
	#RCC_APB1RSTR_TIM7RST
 (1 << 5)

	)

278 
	#RCC_APB1RSTR_TIM6RST
 (1 << 4)

	)

279 
	#RCC_APB1RSTR_TIM5RST
 (1 << 3)

	)

280 
	#RCC_APB1RSTR_TIM4RST
 (1 << 2)

	)

281 
	#RCC_APB1RSTR_TIM3RST
 (1 << 1)

	)

282 
	#RCC_APB1RSTR_TIM2RST
 (1 << 0)

	)

287 
	#RCC_APB2RSTR_LTDCRST
 (1 << 26)

	)

288 
	#RCC_APB2RSTR_SAI2RST
 (1 << 23)

	)

289 
	#RCC_APB2RSTR_SAI1RST
 (1 << 22)

	)

290 
	#RCC_APB2RSTR_SPI6RST
 (1 << 21)

	)

291 
	#RCC_APB2RSTR_SPI5RST
 (1 << 20)

	)

292 
	#RCC_APB2RSTR_TIM11RST
 (1 << 18)

	)

293 
	#RCC_APB2RSTR_TIM10RST
 (1 << 17)

	)

294 
	#RCC_APB2RSTR_TIM9RST
 (1 << 16)

	)

295 
	#RCC_APB2RSTR_SYSCFGRST
 (1 << 14)

	)

296 
	#RCC_APB2RSTR_SPI4RST
 (1 << 13)

	)

297 
	#RCC_APB2RSTR_SPI1RST
 (1 << 12)

	)

298 
	#RCC_APB2RSTR_SDMMC1RST
 (1 << 11)

	)

299 
	#RCC_APB2RSTR_ADCRST
 (1 << 8)

	)

300 
	#RCC_APB2RSTR_USART6RST
 (1 << 5)

	)

301 
	#RCC_APB2RSTR_USART1RST
 (1 << 4)

	)

302 
	#RCC_APB2RSTR_TIM8RST
 (1 << 1)

	)

303 
	#RCC_APB2RSTR_TIM1RST
 (1 << 0)

	)

310 
	#RCC_AHB1ENR_OTGHSULPIEN
 (1 << 30)

	)

311 
	#RCC_AHB1ENR_OTGHSEN
 (1 << 29)

	)

312 
	#RCC_AHB1ENR_ETHMACPTPEN
 (1 << 28)

	)

313 
	#RCC_AHB1ENR_ETHMACRXEN
 (1 << 27)

	)

314 
	#RCC_AHB1ENR_ETHMACTXEN
 (1 << 26)

	)

315 
	#RCC_AHB1ENR_ETHMACEN
 (1 << 25)

	)

316 
	#RCC_AHB1ENR_DMA2DEN
 (1 << 23)

	)

317 
	#RCC_AHB1ENR_DMA2EN
 (1 << 22)

	)

318 
	#RCC_AHB1ENR_DMA1EN
 (1 << 21)

	)

319 
	#RCC_AHB1ENR_DTCMRAMEN
 (1 << 20)

	)

320 
	#RCC_AHB1ENR_BKPSRAMEN
 (1 << 18)

	)

321 
	#RCC_AHB1ENR_CRCEN
 (1 << 12)

	)

322 
	#RCC_AHB1ENR_GPIOKEN
 (1 << 10)

	)

323 
	#RCC_AHB1ENR_GPIOJEN
 (1 << 9)

	)

324 
	#RCC_AHB1ENR_GPIOIEN
 (1 << 8)

	)

325 
	#RCC_AHB1ENR_GPIOHEN
 (1 << 7)

	)

326 
	#RCC_AHB1ENR_GPIOGEN
 (1 << 6)

	)

327 
	#RCC_AHB1ENR_GPIOFEN
 (1 << 5)

	)

328 
	#RCC_AHB1ENR_GPIOEEN
 (1 << 4)

	)

329 
	#RCC_AHB1ENR_GPIODEN
 (1 << 3)

	)

330 
	#RCC_AHB1ENR_GPIOCEN
 (1 << 2)

	)

331 
	#RCC_AHB1ENR_GPIOBEN
 (1 << 1)

	)

332 
	#RCC_AHB1ENR_GPIOAEN
 (1 << 0)

	)

337 
	#RCC_AHB2ENR_OTGFSEN
 (1 << 7)

	)

338 
	#RCC_AHB2ENR_RNGEN
 (1 << 6)

	)

339 
	#RCC_AHB2ENR_HASHEN
 (1 << 5)

	)

340 
	#RCC_AHB2ENR_CRYPEN
 (1 << 4)

	)

341 
	#RCC_AHB2ENR_DCMIEN
 (1 << 0)

	)

346 
	#RCC_AHB3ENR_QSPIEN
 (1 << 1)

	)

347 
	#RCC_AHB3ENR_FMCEN
 (1 << 0)

	)

353 
	#RCC_APB1ENR_UART8EN
 (1 << 31)

	)

354 
	#RCC_APB1ENR_UART7EN
 (1 << 30)

	)

355 
	#RCC_APB1ENR_DACEN
 (1 << 29)

	)

356 
	#RCC_APB1ENR_PWREN
 (1 << 28)

	)

357 
	#RCC_APB1ENR_CECEN
 (1 << 27)

	)

358 
	#RCC_APB1ENR_CAN2EN
 (1 << 26)

	)

359 
	#RCC_APB1ENR_CAN1EN
 (1 << 25)

	)

360 
	#RCC_APB1ENR_I2C4EN
 (1 << 24)

	)

361 
	#RCC_APB1ENR_I2C3EN
 (1 << 23)

	)

362 
	#RCC_APB1ENR_I2C2EN
 (1 << 22)

	)

363 
	#RCC_APB1ENR_I2C1EN
 (1 << 21)

	)

364 
	#RCC_APB1ENR_UART5EN
 (1 << 20)

	)

365 
	#RCC_APB1ENR_UART4EN
 (1 << 19)

	)

366 
	#RCC_APB1ENR_USART3EN
 (1 << 18)

	)

367 
	#RCC_APB1ENR_USART2EN
 (1 << 17)

	)

368 
	#RCC_APB1ENR_SPIDIFRXEN
 (1 << 16)

	)

369 
	#RCC_APB1ENR_SPI3EN
 (1 << 15)

	)

370 
	#RCC_APB1ENR_SPI2EN
 (1 << 14)

	)

371 
	#RCC_APB1ENR_WWDGEN
 (1 << 11)

	)

372 
	#RCC_APB1ENR_LPTIM1EN
 (1 << 9)

	)

373 
	#RCC_APB1ENR_TIM14EN
 (1 << 8)

	)

374 
	#RCC_APB1ENR_TIM13EN
 (1 << 7)

	)

375 
	#RCC_APB1ENR_TIM12EN
 (1 << 6)

	)

376 
	#RCC_APB1ENR_TIM7EN
 (1 << 5)

	)

377 
	#RCC_APB1ENR_TIM6EN
 (1 << 4)

	)

378 
	#RCC_APB1ENR_TIM5EN
 (1 << 3)

	)

379 
	#RCC_APB1ENR_TIM4EN
 (1 << 2)

	)

380 
	#RCC_APB1ENR_TIM3EN
 (1 << 1)

	)

381 
	#RCC_APB1ENR_TIM2EN
 (1 << 0)

	)

386 
	#RCC_APB2ENR_LTDCEN
 (1 << 26)

	)

387 
	#RCC_APB2ENR_SAI2EN
 (1 << 23)

	)

388 
	#RCC_APB2ENR_SAI1EN
 (1 << 22)

	)

389 
	#RCC_APB2ENR_SPI6EN
 (1 << 21)

	)

390 
	#RCC_APB2ENR_SPI5EN
 (1 << 20)

	)

391 
	#RCC_APB2ENR_TIM11EN
 (1 << 18)

	)

392 
	#RCC_APB2ENR_TIM10EN
 (1 << 17)

	)

393 
	#RCC_APB2ENR_TIM9EN
 (1 << 16)

	)

394 
	#RCC_APB2ENR_SYSCFGEN
 (1 << 14)

	)

395 
	#RCC_APB2ENR_SPI4EN
 (1 << 13)

	)

396 
	#RCC_APB2ENR_SPI1EN
 (1 << 12)

	)

397 
	#RCC_APB2ENR_SDMMC1EN
 (1 << 11)

	)

398 
	#RCC_APB2ENR_ADC3EN
 (1 << 10)

	)

399 
	#RCC_APB2ENR_ADC2EN
 (1 << 9)

	)

400 
	#RCC_APB2ENR_ADC1EN
 (1 << 8)

	)

401 
	#RCC_APB2ENR_USART6EN
 (1 << 5)

	)

402 
	#RCC_APB2ENR_USART1EN
 (1 << 4)

	)

403 
	#RCC_APB2ENR_TIM8EN
 (1 << 1)

	)

404 
	#RCC_APB2ENR_TIM1EN
 (1 << 0)

	)

409 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 (1 << 30)

	)

410 
	#RCC_AHB1LPENR_OTGHSLPEN
 (1 << 29)

	)

411 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 (1 << 28)

	)

412 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 (1 << 27)

	)

413 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 (1 << 26)

	)

414 
	#RCC_AHB1LPENR_ETHMACLPEN
 (1 << 25)

	)

415 
	#RCC_AHB1LPENR_DMA2DLPEN
 (1 << 23)

	)

416 
	#RCC_AHB1LPENR_DMA2LPEN
 (1 << 22)

	)

417 
	#RCC_AHB1LPENR_DMA1LPEN
 (1 << 21)

	)

418 
	#RCC_AHB1LPENR_DTCMLPEN
 (1 << 20)

	)

419 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 (1 << 18)

	)

420 
	#RCC_AHB1LPENR_SRAM2LPEN
 (1 << 17)

	)

421 
	#RCC_AHB1LPENR_SRAM1LPEN
 (1 << 16)

	)

422 
	#RCC_AHB1LPENR_FLITFLPEN
 (1 << 15)

	)

423 
	#RCC_AHB1LPENR_AXILPEN
 (1 << 13)

	)

424 
	#RCC_AHB1LPENR_CRCLPEN
 (1 << 12)

	)

425 
	#RCC_AHB1LPENR_GPIOKLPEN
 (1 << 10)

	)

426 
	#RCC_AHB1LPENR_GPIOJLPEN
 (1 << 9)

	)

427 
	#RCC_AHB1LPENR_GPIOILPEN
 (1 << 8)

	)

428 
	#RCC_AHB1LPENR_GPIOHLPEN
 (1 << 7)

	)

429 
	#RCC_AHB1LPENR_GPIOGLPEN
 (1 << 6)

	)

430 
	#RCC_AHB1LPENR_GPIOFLPEN
 (1 << 5)

	)

431 
	#RCC_AHB1LPENR_GPIOELPEN
 (1 << 4)

	)

432 
	#RCC_AHB1LPENR_GPIODLPEN
 (1 << 3)

	)

433 
	#RCC_AHB1LPENR_GPIOCLPEN
 (1 << 2)

	)

434 
	#RCC_AHB1LPENR_GPIOBLPEN
 (1 << 1)

	)

435 
	#RCC_AHB1LPENR_GPIOALPEN
 (1 << 0)

	)

439 
	#RCC_AHB2LPENR_OTGFSLPEN
 (1 << 7)

	)

440 
	#RCC_AHB2LPENR_RNGLPEN
 (1 << 6)

	)

441 
	#RCC_AHB2LPENR_HASHLPEN
 (1 << 5)

	)

442 
	#RCC_AHB2LPENR_CRYPLPEN
 (1 << 4)

	)

443 
	#RCC_AHB2LPENR_DCMILPEN
 (1 << 0)

	)

447 
	#RCC_AHB3LPENR_QSPILPEN
 (1 << 1)

	)

448 
	#RCC_AHB3LPENR_FMCLPEN
 (1 << 0)

	)

452 
	#RCC_APB1LPENR_UART8LPEN
 (1 << 31)

	)

453 
	#RCC_APB1LPENR_UART7LPEN
 (1 << 30)

	)

454 
	#RCC_APB1LPENR_DACLPEN
 (1 << 29)

	)

455 
	#RCC_APB1LPENR_PWRLPEN
 (1 << 28)

	)

456 
	#RCC_APB1LPENR_CECLPEN
 (1 << 27)

	)

457 
	#RCC_APB1LPENR_CAN2LPEN
 (1 << 26)

	)

458 
	#RCC_APB1LPENR_CAN1LPEN
 (1 << 25)

	)

459 
	#RCC_APB1LPENR_I2C4LPEN
 (1 << 24)

	)

460 
	#RCC_APB1LPENR_I2C3LPEN
 (1 << 23)

	)

461 
	#RCC_APB1LPENR_I2C2LPEN
 (1 << 22)

	)

462 
	#RCC_APB1LPENR_I2C1LPEN
 (1 << 21)

	)

463 
	#RCC_APB1LPENR_UART5LPEN
 (1 << 20)

	)

464 
	#RCC_APB1LPENR_UART4LPEN
 (1 << 19)

	)

465 
	#RCC_APB1LPENR_USART3LPEN
 (1 << 18)

	)

466 
	#RCC_APB1LPENR_USART2LPEN
 (1 << 17)

	)

467 
	#RCC_APB1LPENR_SPIDIFRXLPEN
 (1 << 16)

	)

468 
	#RCC_APB1LPENR_SPI3LPEN
 (1 << 15)

	)

469 
	#RCC_APB1LPENR_SPI2LPEN
 (1 << 14)

	)

470 
	#RCC_APB1LPENR_WWDGLPEN
 (1 << 11)

	)

471 
	#RCC_APB1LPENR_LPTIM1LPEN
 (1 << 9)

	)

472 
	#RCC_APB1LPENR_TIM14LPEN
 (1 << 8)

	)

473 
	#RCC_APB1LPENR_TIM13LPEN
 (1 << 7)

	)

474 
	#RCC_APB1LPENR_TIM12LPEN
 (1 << 6)

	)

475 
	#RCC_APB1LPENR_TIM7LPEN
 (1 << 5)

	)

476 
	#RCC_APB1LPENR_TIM6LPEN
 (1 << 4)

	)

477 
	#RCC_APB1LPENR_TIM5LPEN
 (1 << 3)

	)

478 
	#RCC_APB1LPENR_TIM4LPEN
 (1 << 2)

	)

479 
	#RCC_APB1LPENR_TIM3LPEN
 (1 << 1)

	)

480 
	#RCC_APB1LPENR_TIM2LPEN
 (1 << 0)

	)

484 
	#RCC_APB2LPENR_LTDCLPEN
 (1 << 26)

	)

485 
	#RCC_APB2LPENR_SAI2LPEN
 (1 << 23)

	)

486 
	#RCC_APB2LPENR_SAI1LPEN
 (1 << 22)

	)

487 
	#RCC_APB2LPENR_SPI6LPEN
 (1 << 21)

	)

488 
	#RCC_APB2LPENR_SPI5LPEN
 (1 << 20)

	)

489 
	#RCC_APB2LPENR_TIM11LPEN
 (1 << 18)

	)

490 
	#RCC_APB2LPENR_TIM10LPEN
 (1 << 17)

	)

491 
	#RCC_APB2LPENR_TIM9LPEN
 (1 << 16)

	)

492 
	#RCC_APB2LPENR_SYSCFGLPEN
 (1 << 14)

	)

493 
	#RCC_APB2LPENR_SPI4LPEN
 (1 << 13)

	)

494 
	#RCC_APB2LPENR_SPI1LPEN
 (1 << 12)

	)

495 
	#RCC_APB2LPENR_SDMMC1LPEN
 (1 << 11)

	)

496 
	#RCC_APB2LPENR_ADC3LPEN
 (1 << 10)

	)

497 
	#RCC_APB2LPENR_ADC2LPEN
 (1 << 9)

	)

498 
	#RCC_APB2LPENR_ADC1LPEN
 (1 << 8)

	)

499 
	#RCC_APB2LPENR_USART6LPEN
 (1 << 5)

	)

500 
	#RCC_APB2LPENR_USART1LPEN
 (1 << 4)

	)

501 
	#RCC_APB2LPENR_TIM8LPEN
 (1 << 1)

	)

502 
	#RCC_APB2LPENR_TIM1LPEN
 (1 << 0)

	)

506 
	#RCC_BDCR_BDRST
 (1 << 16)

	)

507 
	#RCC_BDCR_RTCEN
 (1 << 15)

	)

508 
	#RCC_BDCR_RTCSEL_MASK
 0x3

	)

509 
	#RCC_BDCR_RTCSEL_SHIFT
 8

	)

510 
	#RCC_BDCR_RTCSEL_NONE
 0

	)

511 
	#RCC_BDCR_RTCSEL_LSE
 1

	)

512 
	#RCC_BDCR_RTCSEL_LSI
 2

	)

513 
	#RCC_BDCR_RTCSEL_HSE
 3

	)

514 
	#RCC_BDCR_LSEDRV_MASK
 0x3

	)

515 
	#RCC_BDCR_LSEDRV_SHIFT
 3

	)

516 
	#RCC_BDCR_LSEDRV_LOW
 0

	)

517 
	#RCC_BDCR_LSEDRV_MEDH
 1

	)

518 
	#RCC_BDCR_LSEDRV_MEDL
 2

	)

519 
	#RCC_BDCR_LSEDRV_HIGH
 3

	)

520 
	#RCC_BDCR_LSEBYP
 (1 << 2)

	)

521 
	#RCC_BDCR_LSERDY
 (1 << 1)

	)

522 
	#RCC_BDCR_LSEON
 (1 << 0)

	)

526 
	#RCC_CSR_LPWRRSTF
 (1 << 31)

	)

527 
	#RCC_CSR_WWDGRSTF
 (1 << 30)

	)

528 
	#RCC_CSR_IWDGRSTF
 (1 << 29)

	)

529 
	#RCC_CSR_SFTRSTF
 (1 << 28)

	)

530 
	#RCC_CSR_PORRSTF
 (1 << 27)

	)

531 
	#RCC_CSR_PINRSTF
 (1 << 26)

	)

532 
	#RCC_CSR_BORRSTF
 (1 << 25)

	)

533 
	#RCC_CSR_RMVF
 (1 << 24)

	)

534 
	#RCC_CSR_RESET_FLAGS
 (
RCC_CSR_LPWRRSTF
 | 
RCC_CSR_WWDGRSTF
 |\

535 
RCC_CSR_IWDGRSTF
 | 
RCC_CSR_SFTRSTF
 | 
RCC_CSR_PORRSTF
 |\

536 
RCC_CSR_PINRSTF
 | 
RCC_CSR_BORRSTF
)

	)

537 
	#RCC_CSR_LSIRDY
 (1 << 1)

	)

538 
	#RCC_CSR_LSION
 (1 << 0)

	)

542 
	#RCC_SSCGR_SSCGEN
 (1 << 31)

	)

543 
	#RCC_SSCGR_SPREADSEL
 (1 << 30)

	)

544 
	#RCC_SSCGR_INCSTEP_MASK
 0x7fff

	)

545 
	#RCC_SSCGR_INCSTEP_SHIFT
 13

	)

546 
	#RCC_SSCGR_MODPER_MASK
 0x1fff

	)

547 
	#RCC_SSCGR_MODPER_SHIFT
 0

	)

552 
	#RCC_PLLI2SCFGR_PLLI2S_MASK
 0x7

	)

553 
	#RCC_PLLI2SCFGR_PLLI2S_SHIFT
 28

	)

554 
	#RCC_PLLI2SCFGR_PLLI2SQ_MASK
 0xf

	)

555 
	#RCC_PLLI2SCFGR_PLLI2SQ_SHIFT
 24

	)

556 
	#RCC_PLLI2SCFGR_PLLI2SP_MASK
 0x3

	)

557 
	#RCC_PLLI2SCFGR_PLLI2SP_SHIFT
 16

	)

558 
	#RCC_PLLI2SCFGR_PLLI2SN_MASK
 0x1ff

	)

559 
	#RCC_PLLI2SCFGR_PLLI2SN_SHIFT
 6

	)

563 
	#RCC_PLLSAICFGR_PLLSAIR_MASK
 0x7

	)

564 
	#RCC_PLLSAICFGR_PLLSAIR_SHIFT
 28

	)

565 
	#RCC_PLLSAICFGR_PLLSAIQ_MASK
 0xf

	)

566 
	#RCC_PLLSAICFGR_PLLSAIQ_SHIFT
 24

	)

567 
	#RCC_PLLSAICFGR_PLLSAIP_MASK
 0x3

	)

568 
	#RCC_PLLSAICFGR_PLLSAIP_SHIFT
 16

	)

569 
	#RCC_PLLSAICFGR_PLLSAIN_MASK
 0x1FF

	)

570 
	#RCC_PLLSAICFGR_PLLSAIN_SHIFT
 6

	)

574 
	#RCC_DCKCFGR1_TIMPRE
 (1<<24)

	)

575 
	#RCC_DCKCFGR1_SAI2SEL_MASK
 0x3

	)

576 
	#RCC_DCKCFGR1_SAI2SEL_SHIFT
 22

	)

577 
	#RCC_DCKCFGR1_SAI1SEL_MASK
 0x3

	)

578 
	#RCC_DCKCFGR1_SAI1SEL_SHIFT
 20

	)

579 
	#RCC_DCKCFGR1_PLLSAIDIVR_MASK
 0x3

	)

580 
	#RCC_DCKCFGR1_PLLSAIDIVR_SHIFT
 16

	)

581 
	#RCC_DCKCFGR1_PLLSAIDIVR_DIVR_2
 0

	)

582 
	#RCC_DCKCFGR1_PLLSAIDIVR_DIVR_4
 1

	)

583 
	#RCC_DCKCFGR1_PLLSAIDIVR_DIVR_8
 2

	)

584 
	#RCC_DCKCFGR1_PLLSAIDIVR_DIVR_16
 3

	)

585 
	#RCC_DCKCFGR1_PLLSAIDIVQ_MASK
 0x1f

	)

586 
	#RCC_DCKCFGR1_PLLSAIDIVQ_SHIFT
 8

	)

587 
	#RCC_DCKCFGR1_PLLI2SDIVQ_MASK
 0x1f

	)

588 
	#RCC_DCKCFGR1_PLLI2SDIVQ_SHIFT
 0

	)

592 
	#RCC_DCKCFGR2_SDMMCSEL
 (1<<28)

	)

593 
	#RCC_DCKCFGR2_CK48MSEL
 (1<<27)

	)

594 
	#RCC_DCKCFGR2_CECSEL
 (1<<26)

	)

595 
	#RCC_DCKCFGR2_LPTIM1SEL_MASK
 0x3

	)

596 
	#RCC_DCKCFGR2_LPTIM1SEL_SHIFT
 24

	)

597 
	#RCC_DCKCFGR2_I2C4SEL_MASK
 0x3

	)

598 
	#RCC_DCKCFGR2_I2C4SEL_SHIFT
 22

	)

599 
	#RCC_DCKCFGR2_I2C3SEL_MASK
 0x3

	)

600 
	#RCC_DCKCFGR2_I2C3SEL_SHIFT
 20

	)

601 
	#RCC_DCKCFGR2_I2C2SEL_MASK
 0x3

	)

602 
	#RCC_DCKCFGR2_I2C2SEL_SHIFT
 18

	)

603 
	#RCC_DCKCFGR2_I2C1SEL_MASK
 0x3

	)

604 
	#RCC_DCKCFGR2_I2C1SEL_SHIFT
 16

	)

605 
	#RCC_DCKCFGR2_UART8SEL_MASK
 0x3

	)

606 
	#RCC_DCKCFGR2_UART8SEL_SHIFT
 14

	)

607 
	#RCC_DCKCFGR2_UART7SEL_MASK
 0x3

	)

608 
	#RCC_DCKCFGR2_UART7SEL_SHIFT
 12

	)

609 
	#RCC_DCKCFGR2_USART6SEL_MASK
 0x3

	)

610 
	#RCC_DCKCFGR2_USART6SEL_SHIFT
 10

	)

611 
	#RCC_DCKCFGR2_UART5SEL_MASK
 0x3

	)

612 
	#RCC_DCKCFGR2_UART5SEL_SHIFT
 8

	)

613 
	#RCC_DCKCFGR2_UART4SEL_MASK
 0x3

	)

614 
	#RCC_DCKCFGR2_UART4SEL_SHIFT
 6

	)

615 
	#RCC_DCKCFGR2_UART3SEL_MASK
 0x3

	)

616 
	#RCC_DCKCFGR2_UART3SEL_SHIFT
 4

	)

617 
	#RCC_DCKCFGR2_UART2SEL_MASK
 0x3

	)

618 
	#RCC_DCKCFGR2_UART2SEL_SHIFT
 2

	)

619 
	#RCC_DCKCFGR2_UART1SEL_MASK
 0x3

	)

620 
	#RCC_DCKCFGR2_UART1SEL_SHIFT
 0

	)

622 
uöt32_t
 
rcc_ahb_‰equícy
;

623 
uöt32_t
 
rcc_≠b1_‰equícy
;

624 
uöt32_t
 
rcc_≠b2_‰equícy
;

626 
	ercc_˛ock_3v3
 {

627 
	mRCC_CLOCK_3V3_216MHZ
,

628 
	mRCC_CLOCK_3V3_168MHZ
,

629 
	mRCC_CLOCK_3V3_120MHZ
,

630 
	mRCC_CLOCK_3V3_72MHZ
,

631 
	mRCC_CLOCK_3V3_48MHZ
,

632 
	mRCC_CLOCK_3V3_24MHZ
,

633 
	mRCC_CLOCK_3V3_END


636 
	srcc_˛ock_sˇÀ
 {

638 
uöt16_t
 
	m∂ 
;

639 
uöt8_t
 
	m∂Õ
;

640 
uöt8_t
 
	m∂lq
;

641 
uöt32_t
 
	mÊash_waô°©es
;

642 
uöt8_t
 
	mh¥e
;

643 
uöt8_t
 
	mµª1
;

644 
uöt8_t
 
	mµª2
;

645 
pwr_vos_sˇÀ
 
	mvos_sˇÀ
;

646 
uöt8_t
 
	movîdrive
;

647 
uöt32_t
 
	mahb_‰equícy
;

648 
uöt32_t
 
	m≠b1_‰equícy
;

649 
uöt32_t
 
	m≠b2_‰equícy
;

652 c⁄° 
rcc_˛ock_sˇÀ
 
rcc_3v3
[
RCC_CLOCK_3V3_END
];

654 
	ercc_osc
 {

655 
	mRCC_PLL
,

656 
	mRCC_HSE
,

657 
	mRCC_HSI
,

658 
	mRCC_LSE
,

659 
	mRCC_LSI


662 
	#_REG_BIT
(
ba£
, 
bô
Ë(((ba£Ë<< 5Ë+ (bô))

	)

664 
	ercc_≥rùh_˛kí
 {

666 
	mRCC_GPIOA
 = 
_REG_BIT
(0x30, 0),

667 
	mRCC_GPIOB
 = 
_REG_BIT
(0x30, 1),

668 
	mRCC_GPIOC
 = 
_REG_BIT
(0x30, 2),

669 
	mRCC_GPIOD
 = 
_REG_BIT
(0x30, 3),

670 
	mRCC_GPIOE
 = 
_REG_BIT
(0x30, 4),

671 
	mRCC_GPIOF
 = 
_REG_BIT
(0x30, 5),

672 
	mRCC_GPIOG
 = 
_REG_BIT
(0x30, 6),

673 
	mRCC_GPIOH
 = 
_REG_BIT
(0x30, 7),

674 
	mRCC_GPIOI
 = 
_REG_BIT
(0x30, 8),

675 
	mRCC_GPIOJ
 = 
_REG_BIT
(0x30, 9),

676 
	mRCC_GPIOK
 = 
_REG_BIT
(0x30, 10),

677 
	mRCC_CRC
 = 
_REG_BIT
(0x30, 12),

678 
	mRCC_BKPSRAM
 = 
_REG_BIT
(0x30, 18),

679 
	mRCC_DTCMRAM
 = 
_REG_BIT
(0x30, 20),

680 
	mRCC_DMA1
 = 
_REG_BIT
(0x30, 21),

681 
	mRCC_DMA2
 = 
_REG_BIT
(0x30, 22),

682 
	mRCC_DMA2D
 = 
_REG_BIT
(0x30, 23),

683 
	mRCC_ETHMAC
 = 
_REG_BIT
(0x30, 25),

684 
	mRCC_ETHMACTX
 = 
_REG_BIT
(0x30, 26),

685 
	mRCC_ETHMACRX
 = 
_REG_BIT
(0x30, 27),

686 
	mRCC_ETHMACPTP
 = 
_REG_BIT
(0x30, 28),

687 
	mRCC_OTGHS
 = 
_REG_BIT
(0x30, 29),

688 
	mRCC_OTGHSULPI
 = 
_REG_BIT
(0x30, 30),

691 
	mRCC_DCMI
 = 
_REG_BIT
(0x34, 0),

692 
	mRCC_CRYP
 = 
_REG_BIT
(0x34, 4),

693 
	mRCC_HASH
 = 
_REG_BIT
(0x34, 5),

694 
	mRCC_RNG
 = 
_REG_BIT
(0x34, 6),

695 
	mRCC_OTGFS
 = 
_REG_BIT
(0x34, 7),

698 
	mRCC_QSPI
 = 
_REG_BIT
(0x38, 1),

699 
	mRCC_FMC
 = 
_REG_BIT
(0x38, 0),

702 
	mRCC_TIM2
 = 
_REG_BIT
(0x40, 0),

703 
	mRCC_TIM3
 = 
_REG_BIT
(0x40, 1),

704 
	mRCC_TIM4
 = 
_REG_BIT
(0x40, 2),

705 
	mRCC_TIM5
 = 
_REG_BIT
(0x40, 3),

706 
	mRCC_TIM6
 = 
_REG_BIT
(0x40, 4),

707 
	mRCC_TIM7
 = 
_REG_BIT
(0x40, 5),

708 
	mRCC_TIM12
 = 
_REG_BIT
(0x40, 6),

709 
	mRCC_TIM13
 = 
_REG_BIT
(0x40, 7),

710 
	mRCC_TIM14
 = 
_REG_BIT
(0x40, 8),

711 
	mRCC_LPTIM1
 = 
_REG_BIT
(0x40, 9),

712 
	mRCC_WWDG
 = 
_REG_BIT
(0x40, 11),

713 
	mRCC_SPI2
 = 
_REG_BIT
(0x40, 14),

714 
	mRCC_SPI3
 = 
_REG_BIT
(0x40, 15),

715 
	mRCC_SPDIFRX
 = 
_REG_BIT
(0x40, 16),

716 
	mRCC_USART2
 = 
_REG_BIT
(0x40, 17),

717 
	mRCC_USART3
 = 
_REG_BIT
(0x40, 18),

718 
	mRCC_UART4
 = 
_REG_BIT
(0x40, 19),

719 
	mRCC_UART5
 = 
_REG_BIT
(0x40, 20),

720 
	mRCC_I2C1
 = 
_REG_BIT
(0x40, 21),

721 
	mRCC_I2C2
 = 
_REG_BIT
(0x40, 22),

722 
	mRCC_I2C3
 = 
_REG_BIT
(0x40, 23),

723 
	mRCC_I2C4
 = 
_REG_BIT
(0x40, 24),

724 
	mRCC_CAN1
 = 
_REG_BIT
(0x40, 25),

725 
	mRCC_CAN2
 = 
_REG_BIT
(0x40, 26),

726 
	mRCC_CEC
 = 
_REG_BIT
(0x40, 27),

727 
	mRCC_PWR
 = 
_REG_BIT
(0x40, 28),

728 
	mRCC_DAC
 = 
_REG_BIT
(0x40, 29),

729 
	mRCC_UART7
 = 
_REG_BIT
(0x40, 30),

730 
	mRCC_UART8
 = 
_REG_BIT
(0x40, 31),

733 
	mRCC_TIM1
 = 
_REG_BIT
(0x44, 0),

734 
	mRCC_TIM8
 = 
_REG_BIT
(0x44, 1),

735 
	mRCC_USART1
 = 
_REG_BIT
(0x44, 4),

736 
	mRCC_USART6
 = 
_REG_BIT
(0x44, 5),

737 
	mRCC_ADC1
 = 
_REG_BIT
(0x44, 8),

738 
	mRCC_ADC2
 = 
_REG_BIT
(0x44, 9),

739 
	mRCC_ADC3
 = 
_REG_BIT
(0x44, 10),

740 
	mRCC_SDMMC1
 = 
_REG_BIT
(0x44, 11),

741 
	mRCC_SPI1
 = 
_REG_BIT
(0x44, 12),

742 
	mRCC_SPI4
 = 
_REG_BIT
(0x44, 13),

743 
	mRCC_SYSCFG
 = 
_REG_BIT
(0x44, 14),

744 
	mRCC_TIM9
 = 
_REG_BIT
(0x44, 16),

745 
	mRCC_TIM10
 = 
_REG_BIT
(0x44, 17),

746 
	mRCC_TIM11
 = 
_REG_BIT
(0x44, 18),

747 
	mRCC_SPI5
 = 
_REG_BIT
(0x44, 20),

748 
	mRCC_SPI6
 = 
_REG_BIT
(0x44, 21),

749 
	mRCC_SAI1EN
 = 
_REG_BIT
(0x44, 22),

750 
	mRCC_SAI2EN
 = 
_REG_BIT
(0x44, 23),

751 
	mRCC_LTDC
 = 
_REG_BIT
(0x44, 26),

755 
	mRCC_RTC
 = 
_REG_BIT
(0x70, 15),

758 
	mSCC_GPIOA
 = 
_REG_BIT
(0x50, 0),

759 
	mSCC_GPIOB
 = 
_REG_BIT
(0x50, 1),

760 
	mSCC_GPIOC
 = 
_REG_BIT
(0x50, 2),

761 
	mSCC_GPIOD
 = 
_REG_BIT
(0x50, 3),

762 
	mSCC_GPIOE
 = 
_REG_BIT
(0x50, 4),

763 
	mSCC_GPIOF
 = 
_REG_BIT
(0x50, 5),

764 
	mSCC_GPIOG
 = 
_REG_BIT
(0x50, 6),

765 
	mSCC_GPIOH
 = 
_REG_BIT
(0x50, 7),

766 
	mSCC_GPIOI
 = 
_REG_BIT
(0x50, 8),

767 
	mSCC_GPIOJ
 = 
_REG_BIT
(0x50, 9),

768 
	mSCC_GPIOK
 = 
_REG_BIT
(0x50, 10),

769 
	mSCC_CRC
 = 
_REG_BIT
(0x50, 12),

770 
	mSCC_AXI
 = 
_REG_BIT
(0x50, 13),

771 
	mSCC_FLTIF
 = 
_REG_BIT
(0x50, 15),

772 
	mSCC_SRAM1
 = 
_REG_BIT
(0x50, 16),

773 
	mSCC_SRAM2
 = 
_REG_BIT
(0x50, 17),

774 
	mSCC_BKPSRAM
 = 
_REG_BIT
(0x50, 18),

775 
	mSCC_DTCM
 = 
_REG_BIT
(0x50, 20),

776 
	mSCC_DMA1
 = 
_REG_BIT
(0x50, 21),

777 
	mSCC_DMA2
 = 
_REG_BIT
(0x50, 22),

778 
	mSCC_DMA2D
 = 
_REG_BIT
(0x50, 23),

779 
	mSCC_ETHMAC
 = 
_REG_BIT
(0x50, 25),

780 
	mSCC_ETHMACTX
 = 
_REG_BIT
(0x50, 26),

781 
	mSCC_ETHMACRX
 = 
_REG_BIT
(0x50, 27),

782 
	mSCC_ETHMACPTP
 = 
_REG_BIT
(0x50, 28),

783 
	mSCC_OTGHS
 = 
_REG_BIT
(0x50, 29),

784 
	mSCC_OTGHSULPI
 = 
_REG_BIT
(0x50, 30),

787 
	mSCC_DCMI
 = 
_REG_BIT
(0x54, 0),

788 
	mSCC_CRYP
 = 
_REG_BIT
(0x54, 4),

789 
	mSCC_HASH
 = 
_REG_BIT
(0x54, 5),

790 
	mSCC_RNG
 = 
_REG_BIT
(0x54, 6),

791 
	mSCC_OTGFS
 = 
_REG_BIT
(0x54, 7),

794 
	mSCC_QSPI
 = 
_REG_BIT
(0x58, 1),

795 
	mSCC_FMC
 = 
_REG_BIT
(0x58, 0),

798 
	mSCC_TIM2
 = 
_REG_BIT
(0x60, 0),

799 
	mSCC_TIM3
 = 
_REG_BIT
(0x60, 1),

800 
	mSCC_TIM4
 = 
_REG_BIT
(0x60, 2),

801 
	mSCC_TIM5
 = 
_REG_BIT
(0x60, 3),

802 
	mSCC_TIM6
 = 
_REG_BIT
(0x60, 4),

803 
	mSCC_TIM7
 = 
_REG_BIT
(0x60, 5),

804 
	mSCC_TIM12
 = 
_REG_BIT
(0x60, 6),

805 
	mSCC_TIM13
 = 
_REG_BIT
(0x60, 7),

806 
	mSCC_TIM14
 = 
_REG_BIT
(0x60, 8),

807 
	mSCC_LPTIM1
 = 
_REG_BIT
(0x60, 9),

808 
	mSCC_WWDG
 = 
_REG_BIT
(0x60, 11),

809 
	mSCC_SPI2
 = 
_REG_BIT
(0x60, 14),

810 
	mSCC_SPI3
 = 
_REG_BIT
(0x60, 15),

811 
	mSCC_SPDIFRX
 = 
_REG_BIT
(0x60, 16),

812 
	mSCC_USART2
 = 
_REG_BIT
(0x60, 17),

813 
	mSCC_USART3
 = 
_REG_BIT
(0x60, 18),

814 
	mSCC_UART4
 = 
_REG_BIT
(0x60, 19),

815 
	mSCC_UART5
 = 
_REG_BIT
(0x60, 20),

816 
	mSCC_I2C1
 = 
_REG_BIT
(0x60, 21),

817 
	mSCC_I2C2
 = 
_REG_BIT
(0x60, 22),

818 
	mSCC_I2C3
 = 
_REG_BIT
(0x60, 23),

819 
	mSCC_I2C4
 = 
_REG_BIT
(0x60, 24),

820 
	mSCC_CAN1
 = 
_REG_BIT
(0x60, 25),

821 
	mSCC_CAN2
 = 
_REG_BIT
(0x60, 26),

822 
	mSCC_CEC
 = 
_REG_BIT
(0x60, 27),

823 
	mSCC_PWR
 = 
_REG_BIT
(0x60, 28),

824 
	mSCC_DAC
 = 
_REG_BIT
(0x60, 29),

825 
	mSCC_UART7
 = 
_REG_BIT
(0x60, 30),

826 
	mSCC_UART8
 = 
_REG_BIT
(0x60, 31),

829 
	mSCC_TIM1
 = 
_REG_BIT
(0x64, 0),

830 
	mSCC_TIM8
 = 
_REG_BIT
(0x64, 1),

831 
	mSCC_USART1
 = 
_REG_BIT
(0x64, 4),

832 
	mSCC_USART6
 = 
_REG_BIT
(0x64, 5),

833 
	mSCC_ADC1
 = 
_REG_BIT
(0x64, 8),

834 
	mSCC_ADC2
 = 
_REG_BIT
(0x64, 9),

835 
	mSCC_ADC3
 = 
_REG_BIT
(0x64, 10),

836 
	mSCC_SDMMC1
 = 
_REG_BIT
(0x64, 11),

837 
	mSCC_SPI1
 = 
_REG_BIT
(0x64, 12),

838 
	mSCC_SPI4
 = 
_REG_BIT
(0x64, 13),

839 
	mSCC_SYSCFG
 = 
_REG_BIT
(0x64, 14),

840 
	mSCC_TIM9
 = 
_REG_BIT
(0x64, 16),

841 
	mSCC_TIM10
 = 
_REG_BIT
(0x64, 17),

842 
	mSCC_TIM11
 = 
_REG_BIT
(0x64, 18),

843 
	mSCC_SPI5
 = 
_REG_BIT
(0x64, 20),

844 
	mSCC_SPI6
 = 
_REG_BIT
(0x64, 21),

845 
	mSCC_SAI1
 = 
_REG_BIT
(0x64, 22),

846 
	mSCC_SAI2
 = 
_REG_BIT
(0x64, 23),

847 
	mSCC_LTDC
 = 
_REG_BIT
(0x64, 26),

850 
	ercc_≥rùh_r°
 {

852 
	mRST_GPIOA
 = 
_REG_BIT
(0x10, 0),

853 
	mRST_GPIOB
 = 
_REG_BIT
(0x10, 1),

854 
	mRST_GPIOC
 = 
_REG_BIT
(0x10, 2),

855 
	mRST_GPIOD
 = 
_REG_BIT
(0x10, 3),

856 
	mRST_GPIOE
 = 
_REG_BIT
(0x10, 4),

857 
	mRST_GPIOF
 = 
_REG_BIT
(0x10, 5),

858 
	mRST_GPIOG
 = 
_REG_BIT
(0x10, 6),

859 
	mRST_GPIOH
 = 
_REG_BIT
(0x10, 7),

860 
	mRST_GPIOI
 = 
_REG_BIT
(0x10, 8),

861 
	mRST_GPIOJ
 = 
_REG_BIT
(0x10, 9),

862 
	mRST_GPIOK
 = 
_REG_BIT
(0x10, 10),

863 
	mRST_CRC
 = 
_REG_BIT
(0x10, 12),

864 
	mRST_DMA1
 = 
_REG_BIT
(0x10, 21),

865 
	mRST_DMA2
 = 
_REG_BIT
(0x10, 22),

866 
	mRST_DMA2D
 = 
_REG_BIT
(0x10, 23),

867 
	mRST_ETHMAC
 = 
_REG_BIT
(0x10, 25),

868 
	mRST_OTGHS
 = 
_REG_BIT
(0x10, 29),

871 
	mRST_DCMI
 = 
_REG_BIT
(0x14, 0),

872 
	mRST_CRYP
 = 
_REG_BIT
(0x14, 4),

873 
	mRST_HASH
 = 
_REG_BIT
(0x14, 5),

874 
	mRST_RNG
 = 
_REG_BIT
(0x14, 6),

875 
	mRST_OTGFS
 = 
_REG_BIT
(0x14, 7),

878 
	mRST_QSPI
 = 
_REG_BIT
(0x18, 1),

879 
	mRST_FMC
 = 
_REG_BIT
(0x18, 0),

882 
	mRST_TIM2
 = 
_REG_BIT
(0x20, 0),

883 
	mRST_TIM3
 = 
_REG_BIT
(0x20, 1),

884 
	mRST_TIM4
 = 
_REG_BIT
(0x20, 2),

885 
	mRST_TIM5
 = 
_REG_BIT
(0x20, 3),

886 
	mRST_TIM6
 = 
_REG_BIT
(0x20, 4),

887 
	mRST_TIM7
 = 
_REG_BIT
(0x20, 5),

888 
	mRST_TIM12
 = 
_REG_BIT
(0x20, 6),

889 
	mRST_TIM13
 = 
_REG_BIT
(0x20, 7),

890 
	mRST_TIM14
 = 
_REG_BIT
(0x20, 8),

891 
	mRST_LPTIM1
 = 
_REG_BIT
(0x20, 9),

892 
	mRST_WWDG
 = 
_REG_BIT
(0x20, 11),

893 
	mRST_SPI2
 = 
_REG_BIT
(0x20, 14),

894 
	mRST_SPI3
 = 
_REG_BIT
(0x20, 15),

895 
	mRST_SPDIFRX
 = 
_REG_BIT
(0x20, 16),

896 
	mRST_UART2
 = 
_REG_BIT
(0x20, 17),

897 
	mRST_UART3
 = 
_REG_BIT
(0x20, 18),

898 
	mRST_UART4
 = 
_REG_BIT
(0x20, 19),

899 
	mRST_UART5
 = 
_REG_BIT
(0x20, 20),

900 
	mRST_I2C1
 = 
_REG_BIT
(0x20, 21),

901 
	mRST_I2C2
 = 
_REG_BIT
(0x20, 22),

902 
	mRST_I2C3
 = 
_REG_BIT
(0x20, 23),

903 
	mRST_I2C4
 = 
_REG_BIT
(0x20, 24),

904 
	mRST_CAN1
 = 
_REG_BIT
(0x20, 25),

905 
	mRST_CAN2
 = 
_REG_BIT
(0x20, 26),

906 
	mRST_CEC
 = 
_REG_BIT
(0x20, 27),

907 
	mRST_PWR
 = 
_REG_BIT
(0x20, 28),

908 
	mRST_DAC
 = 
_REG_BIT
(0x20, 29),

909 
	mRST_UART7
 = 
_REG_BIT
(0x20, 30),

910 
	mRST_UART8
 = 
_REG_BIT
(0x20, 31),

913 
	mRST_TIM1
 = 
_REG_BIT
(0x24, 0),

914 
	mRST_TIM8
 = 
_REG_BIT
(0x24, 1),

915 
	mRST_USART1
 = 
_REG_BIT
(0x24, 4),

916 
	mRST_USART6
 = 
_REG_BIT
(0x24, 5),

917 
	mRST_ADC
 = 
_REG_BIT
(0x24, 8),

918 
	mRST_SDMMC1
 = 
_REG_BIT
(0x24, 11),

919 
	mRST_SPI1
 = 
_REG_BIT
(0x24, 12),

920 
	mRST_SPI4
 = 
_REG_BIT
(0x24, 13),

921 
	mRST_SYSCFG
 = 
_REG_BIT
(0x24, 14),

922 
	mRST_TIM9
 = 
_REG_BIT
(0x24, 16),

923 
	mRST_TIM10
 = 
_REG_BIT
(0x24, 17),

924 
	mRST_TIM11
 = 
_REG_BIT
(0x24, 18),

925 
	mRST_SPI5
 = 
_REG_BIT
(0x24, 20),

926 
	mRST_SPI6
 = 
_REG_BIT
(0x24, 21),

927 
	mRST_SAI1RST
 = 
_REG_BIT
(0x24, 22),

928 
	mRST_SAI2RST
 = 
_REG_BIT
(0x24, 23),

929 
	mRST_LTDC
 = 
_REG_BIT
(0x24, 26),

932 #unde‡
_REG_BIT


934 
	~<lib›ícm3/°m32/comm⁄/rcc_comm⁄_Æl.h
>

936 
BEGIN_DECLS


937 
rcc_osc_ªady_öt_˛ór
(
rcc_osc
 
osc
);

938 
rcc_osc_ªady_öt_íabÀ
(
rcc_osc
 
osc
);

939 
rcc_osc_ªady_öt_dißbÀ
(
rcc_osc
 
osc
);

940 
rcc_osc_ªady_öt_Êag
(
rcc_osc
 
osc
);

941 
rcc_css_öt_˛ór
();

942 
rcc_css_öt_Êag
();

943 
rcc_waô_f‹_sys˛k_°©us
(
rcc_osc
 
osc
);

944 
rcc_osc_⁄
(
rcc_osc
 
osc
);

945 
rcc_osc_off
(
rcc_osc
 
osc
);

946 
rcc_css_íabÀ
();

947 
rcc_css_dißbÀ
();

948 
rcc_£t_sys˛k_sour˚
(
uöt32_t
 
˛k
);

949 
rcc_£t_∂l_sour˚
(
uöt32_t
 
∂l§c
);

950 
rcc_£t_µª2
(
uöt32_t
 
µª2
);

951 
rcc_£t_µª1
(
uöt32_t
 
µª1
);

952 
rcc_£t_h¥e
(
uöt32_t
 
h¥e
);

953 
rcc_£t_π˝ª
(
uöt32_t
 
π˝ª
);

954 
rcc_£t_maö_∂l_hsi
(
uöt32_t
 
∂lm
, uöt32_à
∂ 
, uöt32_à
∂Õ
,

955 
uöt32_t
 
∂lq
);

956 
rcc_£t_maö_∂l_h£
(
uöt32_t
 
∂lm
, uöt32_à
∂ 
, uöt32_à
∂Õ
,

957 
uöt32_t
 
∂lq
);

958 
uöt32_t
 
rcc_sy°em_˛ock_sour˚
();

959 
rcc_˛ock_£tup_h£
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
, 
uöt32_t
 
h£_mhz
);

960 
rcc_˛ock_£tup_hsi
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
);

961 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f7/rng.h

18 #i‚de‡
LIBOPENCM3_RNG_H


19 
	#LIBOPENCM3_RNG_H


	)

21 
	~<lib›ícm3/°m32/comm⁄/∫g_comm⁄_v1.h
>

	@lib/libopencm3/include/libopencm3/stm32/f7/spi.h

31 #i‚de‡
LIBOPENCM3_SPI_H


32 
	#LIBOPENCM3_SPI_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/•i_comm⁄_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/f7/syscfg.h

31 #i‚de‡
LIBOPENCM3_SYSCFG_H


32 
	#LIBOPENCM3_SYSCFG_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/syscfg_comm⁄_l1f234.h
>

	@lib/libopencm3/include/libopencm3/stm32/f7/timer.h

33 #i‚de‡
LIBOPENCM3_TIMER_H


34 
	#LIBOPENCM3_TIMER_H


	)

36 
	~<lib›ícm3/°m32/comm⁄/timî_comm⁄_Æl.h
>

38 
BEGIN_DECLS


40 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/f7/usart.h

31 #i‚de‡
LIBOPENCM3_USART_H


32 
	#LIBOPENCM3_USART_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/ußπ_comm⁄_Æl.h
>

35 
	~<lib›ícm3/°m32/comm⁄/ußπ_comm⁄_v2.h
>

43 
	#USART1
 
USART1_BASE


	)

44 
	#USART2
 
USART2_BASE


	)

45 
	#USART3
 
USART3_BASE


	)

46 
	#UART4
 
UART4_BASE


	)

47 
	#UART5
 
UART5_BASE


	)

48 
	#USART6
 
USART6_BASE


	)

49 
	#UART7
 
UART7_BASE


	)

50 
	#UART8
 
UART8_BASE


	)

53 
BEGIN_DECLS


55 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/flash.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F0
)

24 
	~<lib›ícm3/°m32/f0/Êash.h
>

25 #ñi‡
deföed
(
STM32F1
)

26 
	~<lib›ícm3/°m32/f1/Êash.h
>

27 #ñi‡
deföed
(
STM32F2
)

28 
	~<lib›ícm3/°m32/f2/Êash.h
>

29 #ñi‡
deföed
(
STM32F3
)

30 
	~<lib›ícm3/°m32/f3/Êash.h
>

31 #ñi‡
deföed
(
STM32F4
)

32 
	~<lib›ícm3/°m32/f4/Êash.h
>

33 #ñi‡
deföed
(
STM32F7
)

34 
	~<lib›ícm3/°m32/f7/Êash.h
>

35 #ñi‡
deföed
(
STM32L0
)

36 
	~<lib›ícm3/°m32/l0/Êash.h
>

37 #ñi‡
deföed
(
STM32L1
)

38 
	~<lib›ícm3/°m32/l1/Êash.h
>

39 #ñi‡
deföed
(
STM32L4
)

40 
	~<lib›ícm3/°m32/l4/Êash.h
>

41 #ñi‡
deföed
(
STM32G0
)

42 
	~<lib›ícm3/°m32/g0/Êash.h
>

43 #ñi‡
deföed
(
STM32H7
)

44 
	~<lib›ícm3/°m32/h7/Êash.h
>

45 #ñi‡
deföed
(
GD32F1X0
)

46 
	~<lib›ícm3/gd32/f1x0/Êash.h
>

	@lib/libopencm3/include/libopencm3/stm32/fsmc.h

20 #i‚de‡
LIBOPENCM3_FSMC_H


21 
	#LIBOPENCM3_FSMC_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

24 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

26 #i‡ 
deföed
(
STM32F4
)

27 
	~<lib›ícm3/°m32/f4/fmc.h
>

28 #ñi‡
deföed
(
STM32F7
)

29 
	~<lib›ícm3/°m32/f7/fmc.h
>

30 #ñi‡
deföed
(
STM32H7
)

31 
	~<lib›ícm3/°m32/h7/fmc.h
>

35 
	#FSMC_BANK1_BASE
 0x60000000U

	)

36 
	#FSMC_BANK2_BASE
 0x70000000U

	)

37 
	#FSMC_BANK3_BASE
 0x80000000U

	)

38 
	#FSMC_BANK4_BASE
 0x90000000U

	)

43 
	#FSMC_BCR
(
x
Ë
	`MMIO32
(
FSMC_BASE
 + 0x00 + 8 * (x))

	)

44 
	#FSMC_BCR1
 
	`FSMC_BCR
(0)

	)

45 
	#FSMC_BCR2
 
	`FSMC_BCR
(1)

	)

46 
	#FSMC_BCR3
 
	`FSMC_BCR
(2)

	)

47 
	#FSMC_BCR4
 
	`FSMC_BCR
(3)

	)

50 
	#FSMC_BTR
(
x
Ë
	`MMIO32
(
FSMC_BASE
 + 0x04 + 8 * (x))

	)

51 
	#FSMC_BTR1
 
	`FSMC_BTR
(0)

	)

52 
	#FSMC_BTR2
 
	`FSMC_BTR
(1)

	)

53 
	#FSMC_BTR3
 
	`FSMC_BTR
(2)

	)

54 
	#FSMC_BTR4
 
	`FSMC_BTR
(3)

	)

57 
	#FSMC_BWTR
(
x
Ë
	`MMIO32
(
FSMC_BASE
 + 0x104 + 8 * (x))

	)

58 
	#FSMC_BWTR1
 
	`FSMC_BWTR
(0)

	)

59 
	#FSMC_BWTR2
 
	`FSMC_BWTR
(1)

	)

60 
	#FSMC_BWTR3
 
	`FSMC_BWTR
(2)

	)

61 
	#FSMC_BWTR4
 
	`FSMC_BWTR
(3)

	)

64 
	#FSMC_PCR
(
x
Ë
	`MMIO32
(
FSMC_BASE
 + 0x40 + 0x20 * (x))

	)

65 
	#FSMC_PCR2
 
	`FSMC_PCR
(1)

	)

66 
	#FSMC_PCR3
 
	`FSMC_PCR
(2)

	)

67 
	#FSMC_PCR4
 
	`FSMC_PCR
(3)

	)

70 
	#FSMC_SR
(
x
Ë
	`MMIO32
(
FSMC_BASE
 + 0x44 + 0x20 * (x))

	)

71 
	#FSMC_SR2
 
	`FSMC_SR
(1)

	)

72 
	#FSMC_SR3
 
	`FSMC_SR
(2)

	)

73 
	#FSMC_SR4
 
	`FSMC_SR
(3)

	)

76 
	#FSMC_PMEM
(
x
Ë
	`MMIO32
(
FSMC_BASE
 + 0x48 + 0x20 * (x))

	)

77 
	#FSMC_PMEM2
 
	`FSMC_PMEM
(1)

	)

78 
	#FSMC_PMEM3
 
	`FSMC_PMEM
(2)

	)

79 
	#FSMC_PMEM4
 
	`FSMC_PMEM
(3)

	)

82 
	#FSMC_PATT
(
x
Ë
	`MMIO32
(
FSMC_BASE
 + 0x4¯+ 0x20 * (x))

	)

83 
	#FSMC_PATT2
 
	`FSMC_PATT
(1)

	)

84 
	#FSMC_PATT3
 
	`FSMC_PATT
(2)

	)

85 
	#FSMC_PATT4
 
	`FSMC_PATT
(3)

	)

88 
	#FSMC_PIO4
 
	`MMIO32
(
FSMC_BASE
 + 0xb0)

	)

91 
	#FSMC_ECCR
(
x
Ë
	`MMIO32
(
FSMC_BASE
 + 0x54 + 0x20 * (x))

	)

92 
	#FSMC_ECCR2
 
	`FSMC_ECCR
(1)

	)

93 
	#FSMC_ECCR3
 
	`FSMC_ECCR
(2)

	)

100 
	#FSMC_BCR_CBURSTRW
 (1 << 19)

	)

105 
	#FSMC_BCR_ASYNCWAIT
 (1 << 15)

	)

108 
	#FSMC_BCR_EXTMOD
 (1 << 14)

	)

111 
	#FSMC_BCR_WAITEN
 (1 << 13)

	)

114 
	#FSMC_BCR_WREN
 (1 << 12)

	)

117 
	#FSMC_BCR_WAITCFG
 (1 << 11)

	)

120 
	#FSMC_BCR_WRAPMOD
 (1 << 10)

	)

123 
	#FSMC_BCR_WAITPOL
 (1 << 9)

	)

126 
	#FSMC_BCR_BURSTEN
 (1 << 8)

	)

131 
	#FSMC_BCR_FACCEN
 (1 << 6)

	)

134 
	#FSMC_BCR_MWID
 (1 << 4)

	)

137 
	#FSMC_BCR_MTYP
 (1 << 2)

	)

140 
	#FSMC_BCR_MUXEN
 (1 << 1)

	)

143 
	#FSMC_BCR_MBKEN
 (1 << 0)

	)

150 
	#FSMC_BTx_ACCMOD_A
 (0)

	)

151 
	#FSMC_BTx_ACCMOD_B
 (1)

	)

152 
	#FSMC_BTx_ACCMOD_C
 (2)

	)

153 
	#FSMC_BTx_ACCMOD_D
 (3)

	)

156 
	#FSMC_BTR_ACCMOD
 (1 << 28)

	)

157 
	#FSMC_BTR_ACCMODx
(
x
Ë(((xË& 0x03Ë<< 28)

	)

160 
	#FSMC_BTR_DATLAT
 (1 << 24)

	)

161 
	#FSMC_BTR_DATLATx
(
x
Ë(((xË& 0x0fË<< 24)

	)

164 
	#FSMC_BTR_CLKDIV
 (1 << 20)

	)

165 
	#FSMC_BTR_CLKDIVx
(
x
Ë(((xË& 0x0fË<< 20)

	)

168 
	#FSMC_BTR_BUSTURN
 (1 << 16)

	)

169 
	#FSMC_BTR_BUSTURNx
(
x
Ë(((xË& 0x0fË<< 16)

	)

172 
	#FSMC_BTR_DATAST
 (1 << 8)

	)

173 
	#FSMC_BTR_DATASTx
(
x
Ë(((xË& 0xffË<< 8)

	)

176 
	#FSMC_BTR_ADDHLD
 (1 << 4)

	)

177 
	#FSMC_BTR_ADDHLDx
(
x
Ë(((xË& 0x0fË<< 4)

	)

180 
	#FSMC_BTR_ADDSET
 (1 << 0)

	)

181 
	#FSMC_BTR_ADDSETx
(
x
Ë(((xË& 0x0fË<< 0)

	)

188 
	#FSMC_BWTR_ACCMOD
 (1 << 28)

	)

191 
	#FSMC_BWTR_DATLAT
 (1 << 24)

	)

194 
	#FSMC_BWTR_CLKDIV
 (1 << 20)

	)

199 
	#FSMC_BWTR_DATAST
 (1 << 8)

	)

202 
	#FSMC_BWTR_ADDHLD
 (1 << 4)

	)

205 
	#FSMC_BWTR_ADDSET
 (1 << 0)

	)

212 
	#FSMC_PCR_ECCPS
 (1 << 17)

	)

215 
	#FSMC_PCR_TAR
 (1 << 13)

	)

218 
	#FSMC_PCR_TCLR
 (1 << 9)

	)

223 
	#FSMC_PCR_ECCEN
 (1 << 6)

	)

226 
	#FSMC_PCR_PWID
 (1 << 4)

	)

229 
	#FSMC_PCR_PTYP
 (1 << 3)

	)

232 
	#FSMC_PCR_PBKEN
 (1 << 2)

	)

235 
	#FSMC_PCR_PWAITEN
 (1 << 1)

	)

244 
	#FSMC_SR_FEMPT
 (1 << 6)

	)

247 
	#FSMC_SR_IFEN
 (1 << 5)

	)

250 
	#FSMC_SR_ILEN
 (1 << 4)

	)

253 
	#FSMC_SR_IREN
 (1 << 3)

	)

256 
	#FSMC_SR_IFS
 (1 << 2)

	)

259 
	#FSMC_SR_ILS
 (1 << 1)

	)

262 
	#FSMC_SR_IRS
 (1 << 0)

	)

267 
	#FSMC_PMEM_MEMHIZX
 (1 << 24)

	)

270 
	#FSMC_PMEM_MEMHOLDX
 (1 << 16)

	)

273 
	#FSMC_PMEM_MEMWAITX
 (1 << 8)

	)

276 
	#FSMC_PMEM_MEMSETX
 (1 << 0)

	)

281 
	#FSMC_PATT_ATTHIZX
 (1 << 24)

	)

284 
	#FSMC_PATT_ATTHOLDX
 (1 << 16)

	)

287 
	#FSMC_PATT_ATTWAITX
 (1 << 8)

	)

290 
	#FSMC_PATT_ATTSETX
 (1 << 0)

	)

295 
	#FSMC_PIO4_IOHIZX
 (1 << 24)

	)

298 
	#FSMC_PIO4_IOHOLDX
 (1 << 16)

	)

301 
	#FSMC_PIO4_IOWAITX
 (1 << 8)

	)

304 
	#FSMC_PIO4_IOSETX
 (1 << 0)

	)

309 
	#FSMC_ECCR_ECCX
 (1 << 0)

	)

	@lib/libopencm3/include/libopencm3/stm32/g0/adc.h

32 #i‚de‡
LIBOPENCM3_ADC_H


33 
	#LIBOPENCM3_ADC_H


	)

35 
	~<lib›ícm3/°m32/comm⁄/adc_comm⁄_v2.h
>

36 
	~<lib›ícm3/°m32/comm⁄/adc_comm⁄_v2_sögÀ.h
>

40 
	#ADC1
 
ADC1_BASE


	)

45 
	#ADC_CHANNEL_TEMP
 12

	)

46 
	#ADC_CHANNEL_VREF
 13

	)

47 
	#ADC_CHANNEL_VBAT
 14

	)

54 
	#ADC_AWD1TR
(
adc
Ë
	`MMIO32
(◊dcË+ 0x20)

	)

56 
	#ADC_AWD2TR
(
adc
Ë
	`MMIO32
(◊dcË+ 0x22)

	)

58 
	#ADC_AWD3TR
(
adc
Ë
	`MMIO32
(◊dcË+ 0x2c)

	)

61 
	#ADC_AWD2CR
(
adc
Ë
	`MMIO32
(◊dcË+ 0xA0)

	)

63 
	#ADC_AWD3CR
(
adc
Ë
	`MMIO32
(◊dcË+ 0xA4)

	)

66 
	#ADC_CALFACT
(
adc
Ë
	`MMIO32
(◊dcË+ 0xB4)

	)

69 
	#ADC_OR
(
adc
Ë
	`MMIO32
(◊dcË+ 0xD0)

	)

78 
	#ADC_ISR_CCRDY
 (1 << 13)

	)

86 
	#ADC_IER_CCRDYIE
 (1 << 13)

	)

93 
	#ADC_CCR_PRESC_MASK
 (0xf)

	)

94 
	#ADC_CCR_PRESC_SHIFT
 (18)

	)

97 
	#ADC_CCR_PRESC_NODIV
 (0x0)

	)

98 
	#ADC_CCR_PRESC_DIV1
 (0x1)

	)

99 
	#ADC_CCR_PRESC_DIV2
 (0x2)

	)

100 
	#ADC_CCR_PRESC_DIV6
 (0x3)

	)

101 
	#ADC_CCR_PRESC_DIV8
 (0x4)

	)

102 
	#ADC_CCR_PRESC_DIV10
 (0x5)

	)

103 
	#ADC_CCR_PRESC_DIV12
 (0x6)

	)

104 
	#ADC_CCR_PRESC_DIV16
 (0x7)

	)

105 
	#ADC_CCR_PRESC_DIV32
 (0x8)

	)

106 
	#ADC_CCR_PRESC_DIV64
 (0x9)

	)

107 
	#ADC_CCR_PRESC_DIV128
 (0x10)

	)

108 
	#ADC_CCR_PRESC_DIV256
 (0x11)

	)

117 
	#ADC_CR_ADVREGEN
 (1 << 28)

	)

125 
	#ADC_CFGR1_CHSELRMOD
 (1 << 21)

	)

132 
	#ADC_CFGR2_CKMODE_SHIFT
 (30)

	)

133 
	#ADC_CFGR2_CKMODE_MASK
 (0x3)

	)

136 
	#ADC_CFGR2_CKMODE_ADCCLK
 (0x0)

	)

137 
	#ADC_CFGR2_CKMODE_PCLK_DIV2
 (0x1)

	)

138 
	#ADC_CFGR2_CKMODE_PCLK_DIV4
 (0x2)

	)

139 
	#ADC_CFGR2_CKMODE_PCLK
 (0x3)

	)

143 
	#ADC_CFGR2_LFTRIG
 (1 << 29)

	)

146 
	#ADC_CFGR2_TOVS
 (1 << 9)

	)

148 
	#ADC_CFGR2_OVSS_SHIFT
 (5)

	)

149 
	#ADC_CFGR2_OVSS_MASK
 (0xf)

	)

152 
	#ADC_CFGR2_OVSS_BITS
(
bôs
Ë(bôs)

	)

155 
	#ADC_CFGR2_OVSR_SHIFT
 (2)

	)

156 
	#ADC_CFGR2_OVSR_MASK
 (0x7)

	)

159 
	#ADC_CFGR2_OVSR_2x
 (0x0)

	)

160 
	#ADC_CFGR2_OVSR_4x
 (0x1)

	)

161 
	#ADC_CFGR2_OVSR_8x
 (0x2)

	)

162 
	#ADC_CFGR2_OVSR_16x
 (0x3)

	)

163 
	#ADC_CFGR2_OVSR_32x
 (0x4)

	)

164 
	#ADC_CFGR2_OVSR_64x
 (0x5)

	)

165 
	#ADC_CFGR2_OVSR_128x
 (0x6)

	)

166 
	#ADC_CFGR2_OVSR_256x
 (0x7)

	)

170 
	#ADC_CFGR2_OVSE
 (1 << 0)

	)

178 
	#ADC_SMPR_SMPSEL_SHIFT
 0x8

	)

179 
	#ADC_SMPR_SMPSEL_MASK
 0x7ffff

	)

180 
	#ADC_SMPR_SMPSEL_CHANNEL_SHIFT
(
ch™√l
Ë((ch™√lË+ 
ADC_SMPR_SMPSEL_SHIFT
)

	)

181 
	#ADC_SMPR_SMPSEL_CHANNEL_MASK
 (1)

	)

184 
	#ADC_SMPR_SMPSEL_SMP1
 0x0

	)

185 
	#ADC_SMPR_SMPSEL_SMP2
 0x1

	)

189 
	#ADC_SMPR_SMP1_SHIFT
 0x0

	)

190 
	#ADC_SMPR_SMP1_MASK
 0x7

	)

193 
	#ADC_SMPR_SMP2_SHIFT
 0x4

	)

194 
	#ADC_SMPR_SMP2_MASK
 0x7

	)

198 
	#ADC_SMPR_SMPx_001DOT5CYC
 0x0

	)

199 
	#ADC_SMPR_SMPx_003DOT5CYC
 0x1

	)

200 
	#ADC_SMPR_SMPx_007DOT5CYC
 0x2

	)

201 
	#ADC_SMPR_SMPx_012DOT5CYC
 0x3

	)

202 
	#ADC_SMPR_SMPx_019DOT5CYC
 0x4

	)

203 
	#ADC_SMPR_SMPx_039DOT5CYC
 0x5

	)

204 
	#ADC_SMPR_SMPx_079DOT5CYC
 0x6

	)

205 
	#ADC_SMPR_SMPx_160DOT5CYC
 0x7

	)

214 
	#ADC_AWDTR1_LT_SHIFT
 0

	)

215 
	#ADC_AWDTR1_LT
 (0xFFF << 
ADC_TR1_LT_SHIFT
)

	)

216 
	#ADC_AWDTR1_LT_VAL
(
x
Ë((xË<< 
ADC_TR1_LT_SHIFT
)

	)

218 
	#ADC_AWDTR1_HT_SHIFT
 16

	)

219 
	#ADC_AWDTR1_HT
 (0xFFF << 
ADC_TR1_HT_SHIFT
)

	)

220 
	#ADC_AWDTR1_HT_VAL
(
x
Ë((xË<< 
ADC_TR1_HT_SHIFT
)

	)

227 
	#ADC_AWDTR2_LT_SHIFT
 0

	)

228 
	#ADC_AWDTR2_LT
 (0xFFF << 
ADC_TR2_LT_SHIFT
)

	)

229 
	#ADC_AWDTR2_LT_VAL
(
x
Ë((xË<< 
ADC_TR2_LT_SHIFT
)

	)

231 
	#ADC_AWDTR2_HT_SHIFT
 16

	)

232 
	#ADC_AWDTR2_HT
 (0xFFF << 
ADC_TR2_HT_SHIFT
)

	)

233 
	#ADC_AWDTR2_HT_VAL
(
x
Ë((xË<< 
ADC_TR2_HT_SHIFT
)

	)

241 
	#ADC_CHSELR_MAX_CHANNELS
 18

	)

244 
	#ADC_CHSELR_MAX_SQS
 8

	)

246 
	#ADC_CHSELR_SQS_MAX_CHANNEL
 14

	)

248 
	#ADC_CHSELR_SQx_MASK
 0xf

	)

249 
	#ADC_CHSELR_SQx_SHIFT
(
£qnum
Ë(4 * ((£qnum)-1))

	)

252 
	#ADC_CHSELR_SQx
(
£qnum
, 
vÆue
Ë((vÆueË<< 
	`ADC_CHSELR_SQx_SHIFT
(£qnum))

	)

255 
	#ADC_CHSELR_SQx_EOS
 0xf

	)

262 
	#ADC_AWDTR3_LT_SHIFT
 0

	)

263 
	#ADC_AWDTR3_LT
 (0xFFF << 
ADC_TR3_LT_SHIFT
)

	)

264 
	#ADC_AWDTR3_LT_VAL
(
x
Ë((xË<< 
ADC_TR3_LT_SHIFT
)

	)

266 
	#ADC_AWDTR3_HT_SHIFT
 16

	)

267 
	#ADC_AWDTR3_HT
 (0xFFF << 
ADC_TR3_HT_SHIFT
)

	)

268 
	#ADC_AWDTR3_HT_VAL
(
x
Ë((xË<< 
ADC_TR3_HT_SHIFT
)

	)

276 
	#ADC_AW2CR_AWD2CHx_EN
(
x
Ë(1 << x)

	)

284 
	#ADC_AW3CR_AWD3CHx_EN
(
x
Ë(1 << x)

	)

292 
	#ADC_CLKSOURCE_ADC
 
ADC_CFGR2_CKMODE_ADCCLK


	)

293 
	#ADC_CLKSOURCE_PCLK
 
ADC_CFGR2_CKMODE_PCLK


	)

294 
	#ADC_CLKSOURCE_PCLK_DIV2
 
ADC_CFGR2_CKMODE_PCLK_DIV2


	)

295 
	#ADC_CLKSOURCE_PCLK_DIV4
 
ADC_CFGR2_CKMODE_PCLK_DIV4


	)

300 
	#ADC_SMPTIME_001DOT5
 
ADC_SMPR_SMPx_001DOT5CYC


	)

301 
	#ADC_SMPTIME_003DOT5
 
ADC_SMPR_SMPx_003DOT5CYC


	)

302 
	#ADC_SMPTIME_007DOT5
 
ADC_SMPR_SMPx_007DOT5CYC


	)

303 
	#ADC_SMPTIME_012DOT5
 
ADC_SMPR_SMPx_012DOT5CYC


	)

304 
	#ADC_SMPTIME_019DOT5
 
ADC_SMPR_SMPx_019DOT5CYC


	)

305 
	#ADC_SMPTIME_039DOT5
 
ADC_SMPR_SMPx_039DOT5CYC


	)

306 
	#ADC_SMPTIME_079DOT5
 
ADC_SMPR_SMPx_079DOT5CYC


	)

307 
	#ADC_SMPTIME_160DOT5
 
ADC_SMPR_SMPx_160DOT5CYC


	)

312 
BEGIN_DECLS


314 
adc_£t_˛k_sour˚
(
uöt32_t
 
adc
, uöt32_à
sour˚
);

315 
adc_£t_˛k_¥esˇÀ
(
uöt32_t
 
adc
, uöt32_à
¥esˇÀ
);

317 
adc_£t_ch™√l_ßm∂e_time_£À˘i⁄
(
uöt32_t
 
adc
, 
uöt8_t
 
ch™√l
, uöt8_à
£À˘i⁄
);

318 
adc_£t_£À˘i⁄_ßm∂e_time
(
uöt32_t
 
adc
, 
uöt8_t
 
£À˘i⁄
, uöt8_à
time
);

320 
adc_íabÀ_ªguœt‹
(
uöt32_t
 
adc
);

321 
adc_dißbÀ_ªguœt‹
(
uöt32_t
 
adc
);

323 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/g0/crc.h

26 #i‚de‡
LIBOPENCM3_CRC_H


27 
	#LIBOPENCM3_CRC_H


	)

29 
	~<lib›ícm3/°m32/comm⁄/¸c_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/g0/dma.h

29 #i‚de‡
LIBOPENCM3_DMA_H


30 
	#LIBOPENCM3_DMA_H


	)

32 
	~<lib›ícm3/°m32/comm⁄/dma_comm⁄_l1f013.h
>

	@lib/libopencm3/include/libopencm3/stm32/g0/dmamux.h

32 #i‚de‡
LIBOPENCM3_DMAMUX_H


33 
	#LIBOPENCM3_DMAMUX_H


	)

36 
	~<lib›ícm3/°m32/comm⁄/dmamux_comm⁄_Æl.h
>

41 
	#DMAMUX1
 
DMAMUX_BASE


	)

48 
	#DMAMUX_CxCR_SYNC_ID_EXTI_LINE0
 0

	)

49 
	#DMAMUX_CxCR_SYNC_ID_EXTI_LINE1
 1

	)

50 
	#DMAMUX_CxCR_SYNC_ID_EXTI_LINE2
 2

	)

51 
	#DMAMUX_CxCR_SYNC_ID_EXTI_LINE3
 3

	)

52 
	#DMAMUX_CxCR_SYNC_ID_EXTI_LINE4
 4

	)

53 
	#DMAMUX_CxCR_SYNC_ID_EXTI_LINE5
 5

	)

54 
	#DMAMUX_CxCR_SYNC_ID_EXTI_LINE6
 6

	)

55 
	#DMAMUX_CxCR_SYNC_ID_EXTI_LINE7
 7

	)

56 
	#DMAMUX_CxCR_SYNC_ID_EXTI_LINE8
 8

	)

57 
	#DMAMUX_CxCR_SYNC_ID_EXTI_LINE9
 9

	)

58 
	#DMAMUX_CxCR_SYNC_ID_EXTI_LINE10
 10

	)

59 
	#DMAMUX_CxCR_SYNC_ID_EXTI_LINE11
 11

	)

60 
	#DMAMUX_CxCR_SYNC_ID_EXTI_LINE12
 12

	)

61 
	#DMAMUX_CxCR_SYNC_ID_EXTI_LINE13
 13

	)

62 
	#DMAMUX_CxCR_SYNC_ID_EXTI_LINE14
 14

	)

63 
	#DMAMUX_CxCR_SYNC_ID_EXTI_LINE15
 15

	)

64 
	#DMAMUX_CxCR_SYNC_ID_DMAMUX_EVT0
 16

	)

65 
	#DMAMUX_CxCR_SYNC_ID_DMAMUX_EVT1
 17

	)

66 
	#DMAMUX_CxCR_SYNC_ID_DMAMUX_EVT2
 18

	)

67 
	#DMAMUX_CxCR_SYNC_ID_DMAMUX_EVT3
 19

	)

68 
	#DMAMUX_CxCR_SYNC_ID_LPTIM1_OUT
 20

	)

69 
	#DMAMUX_CxCR_SYNC_ID_LPTIM2_OUT
 21

	)

70 
	#DMAMUX_CxCR_SYNC_ID_TIM14_OC
 22

	)

71 
	#DMAMUX_CxCR_SYNC_ID_RESERVED23
 23

	)

76 
	#DMAMUX_CxCR_DMAREQ_ID_DMAMUX_REQ_GEN0
 1

	)

77 
	#DMAMUX_CxCR_DMAREQ_ID_DMAMUX_REQ_GEN1
 2

	)

78 
	#DMAMUX_CxCR_DMAREQ_ID_DMAMUX_REQ_GEN2
 3

	)

79 
	#DMAMUX_CxCR_DMAREQ_ID_DMAMUX_REQ_GEN3
 4

	)

80 
	#DMAMUX_CxCR_DMAREQ_ID_ADC
 5

	)

81 
	#DMAMUX_CxCR_DMAREQ_ID_AES_IN
 6

	)

82 
	#DMAMUX_CxCR_DMAREQ_ID_AES_OUT
 7

	)

83 
	#DMAMUX_CxCR_DMAREQ_ID_DAC_Ch™√l1
 8

	)

84 
	#DMAMUX_CxCR_DMAREQ_ID_DAC_Ch™√l2
 9

	)

85 
	#DMAMUX_CxCR_DMAREQ_ID_I2C1_RX
 10

	)

86 
	#DMAMUX_CxCR_DMAREQ_ID_I2C1_TX
 11

	)

87 
	#DMAMUX_CxCR_DMAREQ_ID_I2C2_RX
 12

	)

88 
	#DMAMUX_CxCR_DMAREQ_ID_I2C2_TX
 13

	)

89 
	#DMAMUX_CxCR_DMAREQ_ID_LPUART_RX
 14

	)

90 
	#DMAMUX_CxCR_DMAREQ_ID_LPUART_TX
 15

	)

91 
	#DMAMUX_CxCR_DMAREQ_ID_SPI1_RX
 16

	)

92 
	#DMAMUX_CxCR_DMAREQ_ID_SPI1_TX
 17

	)

93 
	#DMAMUX_CxCR_DMAREQ_ID_SPI2_RX
 18

	)

94 
	#DMAMUX_CxCR_DMAREQ_ID_SPI2_TX
 19

	)

95 
	#DMAMUX_CxCR_DMAREQ_ID_TIM1_CH1
 20

	)

96 
	#DMAMUX_CxCR_DMAREQ_ID_TIM1_CH2
 21

	)

97 
	#DMAMUX_CxCR_DMAREQ_ID_TIM1_CH3
 22

	)

98 
	#DMAMUX_CxCR_DMAREQ_ID_TIM1_CH4
 23

	)

99 
	#DMAMUX_CxCR_DMAREQ_ID_TIM1_TRIG_COM
 24

	)

100 
	#DMAMUX_CxCR_DMAREQ_ID_TIM1_UP
 25

	)

101 
	#DMAMUX_CxCR_DMAREQ_ID_TIM2_CH1
 26

	)

102 
	#DMAMUX_CxCR_DMAREQ_ID_TIM2_CH2
 27

	)

103 
	#DMAMUX_CxCR_DMAREQ_ID_TIM2_CH3
 28

	)

104 
	#DMAMUX_CxCR_DMAREQ_ID_TIM2_CH4
 29

	)

105 
	#DMAMUX_CxCR_DMAREQ_ID_TIM2_TRIG
 30

	)

106 
	#DMAMUX_CxCR_DMAREQ_ID_TIM2_UP
 31

	)

107 
	#DMAMUX_CxCR_DMAREQ_ID_TIM3_CH1
 32

	)

108 
	#DMAMUX_CxCR_DMAREQ_ID_TIM3_CH2
 33

	)

109 
	#DMAMUX_CxCR_DMAREQ_ID_TIM3_CH3
 34

	)

110 
	#DMAMUX_CxCR_DMAREQ_ID_TIM3_CH4
 35

	)

111 
	#DMAMUX_CxCR_DMAREQ_ID_TIM3_TRIG
 36

	)

112 
	#DMAMUX_CxCR_DMAREQ_ID_TIM3_UP
 37

	)

113 
	#DMAMUX_CxCR_DMAREQ_ID_TIM6_UP
 38

	)

114 
	#DMAMUX_CxCR_DMAREQ_ID_TIM7_UP
 39

	)

115 
	#DMAMUX_CxCR_DMAREQ_ID_TIM15_CH1
 40

	)

116 
	#DMAMUX_CxCR_DMAREQ_ID_TIM15_CH2
 41

	)

117 
	#DMAMUX_CxCR_DMAREQ_ID_TIM15_TRIG_COM
 42

	)

118 
	#DMAMUX_CxCR_DMAREQ_ID_TIM15_UP
 43

	)

119 
	#DMAMUX_CxCR_DMAREQ_ID_TIM16_CH1
 44

	)

120 
	#DMAMUX_CxCR_DMAREQ_ID_TIM16_TRIG_COM
 45

	)

121 
	#DMAMUX_CxCR_DMAREQ_ID_TIM16_UP
 46

	)

122 
	#DMAMUX_CxCR_DMAREQ_ID_TIM17_CH1
 47

	)

123 
	#DMAMUX_CxCR_DMAREQ_ID_TIM17_TRIG_COM
 48

	)

124 
	#DMAMUX_CxCR_DMAREQ_ID_TIM17_UP
 49

	)

125 
	#DMAMUX_CxCR_DMAREQ_ID_USART1_RX
 50

	)

126 
	#DMAMUX_CxCR_DMAREQ_ID_USART1_TX
 51

	)

127 
	#DMAMUX_CxCR_DMAREQ_ID_USART2_RX
 52

	)

128 
	#DMAMUX_CxCR_DMAREQ_ID_USART2_TX
 53

	)

129 
	#DMAMUX_CxCR_DMAREQ_ID_USART3_RX
 54

	)

130 
	#DMAMUX_CxCR_DMAREQ_ID_USART3_TX
 55

	)

131 
	#DMAMUX_CxCR_DMAREQ_ID_USART4_RX
 56

	)

132 
	#DMAMUX_CxCR_DMAREQ_ID_USART4_TX
 57

	)

133 
	#DMAMUX_CxCR_DMAREQ_ID_UCPD1_RX
 58

	)

134 
	#DMAMUX_CxCR_DMAREQ_ID_UCPD1_TX
 59

	)

135 
	#DMAMUX_CxCR_DMAREQ_ID_UCPD2_RX
 60

	)

136 
	#DMAMUX_CxCR_DMAREQ_ID_UCPD2_TX
 61

	)

137 
	#DMAMUX_CxCR_DMAREQ_ID_RESERVED62
 62

	)

138 
	#DMAMUX_CxCR_DMAREQ_ID_RESERVED63
 63

	)

145 
	#DMAMUX_RGxCR_SIG_ID_EXTI_LINE0
 0

	)

146 
	#DMAMUX_RGxCR_SIG_ID_EXTI_LINE1
 1

	)

147 
	#DMAMUX_RGxCR_SIG_ID_EXTI_LINE2
 2

	)

148 
	#DMAMUX_RGxCR_SIG_ID_EXTI_LINE3
 3

	)

149 
	#DMAMUX_RGxCR_SIG_ID_EXTI_LINE4
 4

	)

150 
	#DMAMUX_RGxCR_SIG_ID_EXTI_LINE5
 5

	)

151 
	#DMAMUX_RGxCR_SIG_ID_EXTI_LINE6
 6

	)

152 
	#DMAMUX_RGxCR_SIG_ID_EXTI_LINE7
 7

	)

153 
	#DMAMUX_RGxCR_SIG_ID_EXTI_LINE8
 8

	)

154 
	#DMAMUX_RGxCR_SIG_ID_EXTI_LINE9
 9

	)

155 
	#DMAMUX_RGxCR_SIG_ID_EXTI_LINE10
 10

	)

156 
	#DMAMUX_RGxCR_SIG_ID_EXTI_LINE11
 11

	)

157 
	#DMAMUX_RGxCR_SIG_ID_EXTI_LINE12
 12

	)

158 
	#DMAMUX_RGxCR_SIG_ID_EXTI_LINE13
 13

	)

159 
	#DMAMUX_RGxCR_SIG_ID_EXTI_LINE14
 14

	)

160 
	#DMAMUX_RGxCR_SIG_ID_EXTI_LINE15
 15

	)

161 
	#DMAMUX_RGxCR_SIG_ID_DMAMUX_EVT0
 16

	)

162 
	#DMAMUX_RGxCR_SIG_ID_DMAMUX_EVT1
 17

	)

163 
	#DMAMUX_RGxCR_SIG_ID_DMAMUX_EVT2
 18

	)

164 
	#DMAMUX_RGxCR_SIG_ID_DMAMUX_EVT3
 19

	)

165 
	#DMAMUX_RGxCR_SIG_ID_LPTIM1_OUT
 20

	)

166 
	#DMAMUX_RGxCR_SIG_ID_LPTIM2_OUT
 21

	)

167 
	#DMAMUX_RGxCR_SIG_ID_TIM14_OC
 22

	)

168 
	#DMAMUX_RGxCR_SIG_ID_RESERVED
 23

	)

	@lib/libopencm3/include/libopencm3/stm32/g0/doc-stm32g0.h

	@lib/libopencm3/include/libopencm3/stm32/g0/exti.h

29 #i‚de‡
LIBOPENCM3_EXTI_H


30 
	#LIBOPENCM3_EXTI_H


	)

32 
	~<lib›ícm3/°m32/comm⁄/exti_comm⁄_Æl.h
>

33 
	~<lib›ícm3/°m32/comm⁄/exti_comm⁄_v2.h
>

36 
	#EXTI_EXTICR
(
i
Ë
	`MMIO32
(
EXTI_BASE
 + 0x60 + (i)*4)

	)

37 
	#EXTI_EXTICR1
 
	`MMIO32
(
EXTI_BASE
 + 0x60)

	)

38 
	#EXTI_EXTICR2
 
	`MMIO32
(
EXTI_BASE
 + 0x64)

	)

39 
	#EXTI_EXTICR3
 
	`MMIO32
(
EXTI_BASE
 + 0x68)

	)

40 
	#EXTI_EXTICR4
 
	`MMIO32
(
EXTI_BASE
 + 0x6c)

	)

43 
	#EXTI_RPR1
 
	`MMIO32
(
EXTI_BASE
 + 0x0c)

	)

45 
	#EXTI_FPR1
 
	`MMIO32
(
EXTI_BASE
 + 0x10)

	)

47 
BEGIN_DECLS


49 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/g0/flash.h

29 #i‚de‡
LIBOPENCM3_FLASH_H


30 
	#LIBOPENCM3_FLASH_H


	)

32 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_Æl.h
>

36 
	#FLASH_ACR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x00)

	)

37 
	#FLASH_KEYR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x08)

	)

38 
	#FLASH_OPTKEYR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x0c)

	)

39 
	#FLASH_SR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x10)

	)

40 
	#FLASH_CR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x14)

	)

41 
	#FLASH_ECCR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x18)

	)

42 
	#FLASH_OPTR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x20)

	)

43 
	#FLASH_PCROP1ASR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x24)

	)

44 
	#FLASH_PCROP1AER
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x28)

	)

45 
	#FLASH_WRP1AR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x2c)

	)

46 
	#FLASH_WRP1BR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x30)

	)

47 
	#FLASH_PCROP1BSR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x34)

	)

48 
	#FLASH_PCROP1BER
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x38)

	)

49 
	#FLASH_SECR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x80)

	)

57 
	#FLASH_ACR_DBG_SWEN
 (1 << 18)

	)

59 
	#FLASH_ACR_EMPTY
 (1 << 16)

	)

61 
	#FLASH_ACR_ICRST
 (1 << 11)

	)

63 
	#FLASH_ACR_ICEN
 (1 << 9)

	)

65 
	#FLASH_ACR_PRFTEN
 (1 << 8)

	)

67 
	#FLASH_ACR_LATENCY_SHIFT
 0

	)

68 
	#FLASH_ACR_LATENCY_MASK
 0x7

	)

72 
	#FLASH_ACR_LATENCY_0WS
 0x00

	)

73 
	#FLASH_ACR_LATENCY_1WS
 0x01

	)

74 
	#FLASH_ACR_LATENCY_2WS
 0x02

	)

83 
	#FLASH_KEYR_KEY1
 ((
uöt32_t
)0x45670123)

	)

85 
	#FLASH_KEYR_KEY2
 ((
uöt32_t
)0xcdef89ab)

	)

93 
	#FLASH_OPTKEYR_KEY1
 ((
uöt32_t
)0x08192a3b)

	)

95 
	#FLASH_OPTKEYR_KEY2
 ((
uöt32_t
)0x4c5d6e7f)

	)

103 
	#FLASH_SR_CFGBSY
 (1 << 18)

	)

105 
	#FLASH_SR_BSY
 (1 << 16)

	)

107 
	#FLASH_SR_OPTVERR
 (1 << 15)

	)

109 
	#FLASH_SR_RDERR
 (1 << 14)

	)

111 
	#FLASH_SR_FASTERR
 (1 << 9)

	)

113 
	#FLASH_SR_MISERR
 (1 << 8)

	)

115 
	#FLASH_SR_PGSERR
 (1 << 7)

	)

117 
	#FLASH_SR_SIZERR
 (1 << 6)

	)

119 
	#FLASH_SR_PGAERR
 (1 << 5)

	)

121 
	#FLASH_SR_WRPERR
 (1 << 4)

	)

123 
	#FLASH_SR_PROGERR
 (1 << 3)

	)

125 
	#FLASH_SR_OPERR
 (1 << 1)

	)

127 
	#FLASH_SR_EOP
 (1 << 0)

	)

135 
	#FLASH_CR_LOCK
 (1 << 31)

	)

137 
	#FLASH_CR_OPTLOCK
 (1 << 30)

	)

139 
	#FLASH_CR_SEC_PROT
 (1 << 28)

	)

141 
	#FLASH_CR_OBL_LAUNCH
 (1 << 27)

	)

143 
	#FLASH_CR_RDERRIE
 (1 << 26)

	)

145 
	#FLASH_CR_ERRIE
 (1 << 25)

	)

147 
	#FLASH_CR_EOPIE
 (1 << 24)

	)

149 
	#FLASH_CR_FSTPG
 (1 << 18)

	)

151 
	#FLASH_CR_OPTSTRT
 (1 << 17)

	)

153 
	#FLASH_CR_STRT
 (1 << 16)

	)

155 
	#FLASH_CR_PNB_SHIFT
 3

	)

156 
	#FLASH_CR_PNB_MASK
 0x3f

	)

159 
	#FLASH_CR_MER
 (1 << 2)

	)

161 
	#FLASH_CR_PER
 (1 << 1)

	)

163 
	#FLASH_CR_PG
 (1 << 0)

	)

170 
	#FLASH_ECCR_ECCD
 (1 << 31)

	)

172 
	#FLASH_ECCR_ECCC
 (1 << 30)

	)

174 
	#FLASH_ECCR_ECCIE
 (1 << 24)

	)

176 
	#FLASH_ECCR_SYSF_ECC
 (1 << 20)

	)

178 
	#FLASH_ECCR_ADDR_ECC_SHIFT
 0

	)

179 
	#FLASH_ECCR_ADDR_ECC_MASK
 0x3fff

	)

187 
	#FLASH_OPTR_IRHEN
 (1 << 29)

	)

189 
	#FLASH_OPTR_NRST_MODE_SHIFT
 27

	)

190 
	#FLASH_OPTR_NRST_MODE_MASK
 0x03

	)

194 
	#FLASH_OPTR_NRST_MODE_RESET
 1

	)

195 
	#FLASH_OPTR_NRST_MODE_GPIO
 2

	)

196 
	#FLASH_OPTR_NRST_MODE_BIDIR
 3

	)

200 
	#FLASH_OPTR_nBOOT0
 (1 << 26)

	)

202 
	#FLASH_OPTR_nBOOT1
 (1 << 25)

	)

204 
	#FLASH_OPTR_nBOOT_SEL
 (1 << 24)

	)

206 
	#FLASH_OPTR_RAM_PARITY_CHECK
 (1 << 22)

	)

208 
	#FLASH_OPTR_WWDG_SW
 (1 << 19)

	)

210 
	#FLASH_OPTR_IWDG_STDBY
 (1 << 18)

	)

212 
	#FLASH_OPTR_IWDG_STOP
 (1 << 17)

	)

214 
	#FLASH_OPTR_IDWG_SW
 (1 << 16)

	)

216 
	#FLASH_OPTR_nRSTS_HDW
 (1 << 15)

	)

218 
	#FLASH_OPTR_nRST_STDBY
 (1 << 14)

	)

220 
	#FLASH_OPTR_nRST_STOP
 (1 << 13)

	)

222 
	#FLASH_OPTR_BORR_LEV_SHIFT
 11

	)

223 
	#FLASH_OPTR_BORR_LEV_MASK
 0x03

	)

227 
	#FLASH_OPTR_BORR_LEV_2V1
 0

	)

228 
	#FLASH_OPTR_BORR_LEV_2V3
 1

	)

229 
	#FLASH_OPTR_BORR_LEV_2V6
 2

	)

230 
	#FLASH_OPTR_BORR_LEV_2V9
 3

	)

233 
	#FLASH_OPTR_BORF_LEV_SHIFT
 9

	)

234 
	#FLASH_OPTR_BORF_LEV_MASK
 0x03

	)

238 
	#FLASH_OPTR_BORF_LEV_2V0
 0

	)

239 
	#FLASH_OPTR_BORF_LEV_2V2
 1

	)

240 
	#FLASH_OPTR_BORF_LEV_2V5
 2

	)

241 
	#FLASH_OPTR_BORF_LEV_2V8
 3

	)

245 
	#FLASH_OPTR_BOREN
 (1 << 8)

	)

247 
	#FLASH_OPTR_RDP_SHIFT
 0

	)

248 
	#FLASH_OPTR_RDP_MASK
 0xff

	)

252 
	#FLASH_OPTR_RDP_LEVEL_0
 0xAA

	)

253 
	#FLASH_OPTR_RDP_LEVEL_1
 0xBB

	)

254 
	#FLASH_OPTR_RDP_LEVEL_2
 0xCC

	)

259 
BEGIN_DECLS


261 
Êash_˛ór_¥ogîr_Êag
();

262 
Êash_˛ór_pg£º_Êag
();

263 
Êash_˛ór_size_Êag
();

264 
Êash_˛ór_pg´º_Êag
();

265 
Êash_˛ór_wΩîr_Êag
();

266 
Êash_˛ór_›îr_Êag
();

267 
Êash_˛ór_e›_Êag
();

269 
Êash_˛ór_°©us_Êags
();

271 
Êash_waô_f‹_œ°_›î©i⁄
();

273 
Êash_¥ogøm_doubÀ_w‹d
(
uöt32_t
 
addªss
, 
uöt64_t
 
d©a
);

274 
Êash_¥ogøm
(
uöt32_t
 
addªss
, 
uöt8_t
 *
d©a
, uöt32_à
Àn
);

276 
Êash_îa£_∑ge
(
uöt32_t
 
∑ge
);

277 
Êash_îa£_Æl_∑ges
();

280 
Êash_iˇche_íabÀ
();

282 
Êash_iˇche_dißbÀ
();

284 
Êash_iˇche_ª£t
();

287 
Êash_u∆ock_¥ogmem
();

289 
Êash_lock_¥ogmem
();

292 
Êash_lock_›ti⁄_byãs
();

294 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/g0/gpio.h

29 #i‚de‡
LIBOPENCM3_GPIO_H


30 
	#LIBOPENCM3_GPIO_H


	)

32 
	~<lib›ícm3/°m32/comm⁄/gpio_comm⁄_f24.h
>

42 
	#GPIO_BRR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x28)

	)

43 
	#GPIOA_BRR
 
	`GPIO_BRR
(
GPIOA
)

	)

44 
	#GPIOB_BRR
 
	`GPIO_BRR
(
GPIOB
)

	)

45 
	#GPIOC_BRR
 
	`GPIO_BRR
(
GPIOC
)

	)

46 
	#GPIOD_BRR
 
	`GPIO_BRR
(
GPIOD
)

	)

47 
	#GPIOE_BRR
 
	`GPIO_BRR
(
GPIOE
)

	)

48 
	#GPIOF_BRR
 
	`GPIO_BRR
(
GPIOF
)

	)

56 
	#GPIO_OSPEED_LOW
 0x0

	)

57 
	#GPIO_OSPEED_MED
 0x1

	)

58 
	#GPIO_OSPEED_HIGH
 0x2

	)

59 
	#GPIO_OSPEED_VERYHIGH
 0x3

	)

70 
BEGIN_DECLS


72 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/g0/i2c.h

28 #i‚de‡
LIBOPENCM3_I2C_H


29 
	#LIBOPENCM3_I2C_H


	)

31 
	~<lib›ícm3/°m32/comm⁄/i2c_comm⁄_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/g0/iwdg.h

28 #i‚de‡
LIBOPENCM3_IWDG_H


29 
	#LIBOPENCM3_IWDG_H


	)

31 
	~<lib›ícm3/°m32/comm⁄/iwdg_comm⁄_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/g0/lptimer.h

30 #i‚de‡
LIBOPENCM3_LPTIMER_H


31 
	#LIBOPENCM3_LPTIMER_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/Õtimî_comm⁄_Æl.h
>

38 
	#LPTIM1
 
LPTIM1_BASE


	)

39 
	#LPTIM2
 
LPTIM2_BASE


	)

43 
	#LPTIM_CFGR2
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x24)

	)

48 
	#LPTIM_CR_COUNTRST
 (1 << 3)

	)

50 
	#LPTIM_CR_RSTARE
 (1 << 4)

	)

56 
	#LPTIM_CFGR2_IN2SEL_SHIFT
 4

	)

57 
	#LPTIM_CFGR2_IN2SEL_MASK
 0x03

	)

59 
	#LPTIM_CFGR2_IN1SEL_SHIFT
 0

	)

60 
	#LPTIM_CFGR2_IN1SEL_MASK
 0x03

	)

65 
BEGIN_DECLS


67 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/g0/memorymap.h

18 #i‚de‡
LIBOPENCM3_MEMORYMAP_H


19 
	#LIBOPENCM3_MEMORYMAP_H


	)

21 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

23 
	#PERIPH_BASE
 (0x40000000U)

	)

24 
	#IOPORT_BASE
 (0x50000000U)

	)

25 
	#INFO_BASE
 (0x1fff7500U)

	)

26 
	#PERIPH_BASE_APB
 (
PERIPH_BASE
 + 0x00000)

	)

27 
	#PERIPH_BASE_AHB
 (
PERIPH_BASE
 + 0x20000)

	)

30 
	#TIM2_BASE
 (
PERIPH_BASE_APB
 + 0x0000)

	)

31 
	#TIM3_BASE
 (
PERIPH_BASE_APB
 + 0x0400)

	)

32 
	#TIM6_BASE
 (
PERIPH_BASE_APB
 + 0x1000)

	)

33 
	#TIM7_BASE
 (
PERIPH_BASE_APB
 + 0x1400)

	)

34 
	#TIM14_BASE
 (
PERIPH_BASE_APB
 + 0x2000)

	)

35 
	#RTC_BASE
 (
PERIPH_BASE_APB
 + 0x2800)

	)

36 
	#WWDG_BASE
 (
PERIPH_BASE_APB
 + 0x2c00)

	)

37 
	#IWDG_BASE
 (
PERIPH_BASE_APB
 + 0x3000)

	)

38 
	#SPI2_BASE
 (
PERIPH_BASE_APB
 + 0x3800)

	)

39 
	#USART2_BASE
 (
PERIPH_BASE_APB
 + 0x4400)

	)

40 
	#USART3_BASE
 (
PERIPH_BASE_APB
 + 0x4800)

	)

41 
	#USART4_BASE
 (
PERIPH_BASE_APB
 + 0x4C00)

	)

42 
	#I2C1_BASE
 (
PERIPH_BASE_APB
 + 0x5400)

	)

43 
	#I2C2_BASE
 (
PERIPH_BASE_APB
 + 0x5800)

	)

44 
	#POWER_CONTROL_BASE
 (
PERIPH_BASE_APB
 + 0x7000)

	)

45 
	#DAC_BASE
 (
PERIPH_BASE_APB
 + 0x7400)

	)

46 
	#CEC_BASE
 (
PERIPH_BASE_APB
 + 0x7800)

	)

47 
	#LPTIM1_BASE
 (
PERIPH_BASE_APB
 + 0x7c00)

	)

48 
	#LPUART1_BASE
 (
PERIPH_BASE_APB
 + 0x8000)

	)

49 
	#LPTIM2_BASE
 (
PERIPH_BASE_APB
 + 0x9400)

	)

50 
	#UCPD1_BASE
 (
PERIPH_BASE_APB
 + 0xA000)

	)

51 
	#UCPD2_BASE
 (
PERIPH_BASE_APB
 + 0xA400)

	)

52 
	#TAMP_BASE
 (
PERIPH_BASE_APB
 + 0xB000)

	)

53 
	#SYSCFG_BASE
 (
PERIPH_BASE_APB
 + 0x10000)

	)

54 
	#VREFBUF_BASE
 (
PERIPH_BASE_APB
 + 0x10030)

	)

55 
	#SYSCFG_ITLINE_BASE
 (
PERIPH_BASE_APB
 + 0x10080)

	)

56 
	#COMP_BASE
 (
PERIPH_BASE_APB
 + 0x10200)

	)

57 
	#ADC1_BASE
 (
PERIPH_BASE_APB
 + 0x12400)

	)

58 
	#TIM1_BASE
 (
PERIPH_BASE_APB
 + 0x12C00)

	)

59 
	#SPI1_BASE
 (
PERIPH_BASE_APB
 + 0x13000)

	)

60 
	#USART1_BASE
 (
PERIPH_BASE_APB
 + 0x13800)

	)

61 
	#TIM15_BASE
 (
PERIPH_BASE_APB
 + 0x14000)

	)

62 
	#TIM16_BASE
 (
PERIPH_BASE_APB
 + 0x14400)

	)

63 
	#TIM17_BASE
 (
PERIPH_BASE_APB
 + 0x14800)

	)

64 
	#DBGMCU_BASE
 (
PERIPH_BASE_APB
 + 0x15800)

	)

67 
	#DMA1_BASE
 (
PERIPH_BASE_AHB
 + 0x00000)

	)

68 
	#DMAMUX_BASE
 (
PERIPH_BASE_AHB
 + 0x00800)

	)

69 
	#RCC_BASE
 (
PERIPH_BASE_AHB
 + 0x01000)

	)

70 
	#EXTI_BASE
 (
PERIPH_BASE_AHB
 + 0x01800)

	)

71 
	#FLASH_MEM_INTERFACE_BASE
 (
PERIPH_BASE_AHB
 + 0x02000)

	)

72 
	#CRC_BASE
 (
PERIPH_BASE_AHB
 + 0x03000)

	)

73 
	#RNG_BASE
 (
PERIPH_BASE_AHB
 + 0x05000)

	)

74 
	#AES_BASE
 (
PERIPH_BASE_AHB
 + 0x06000)

	)

76 
	#GPIO_PORT_A_BASE
 (
IOPORT_BASE
 + 0x00000)

	)

77 
	#GPIO_PORT_B_BASE
 (
IOPORT_BASE
 + 0x00400)

	)

78 
	#GPIO_PORT_C_BASE
 (
IOPORT_BASE
 + 0x00800)

	)

79 
	#GPIO_PORT_D_BASE
 (
IOPORT_BASE
 + 0x00c00)

	)

80 
	#GPIO_PORT_E_BASE
 (
IOPORT_BASE
 + 0x01000)

	)

81 
	#GPIO_PORT_F_BASE
 (
IOPORT_BASE
 + 0x01400)

	)

84 
	#DESIG_FLASH_SIZE_BASE
 (0x1FFF75E0)

	)

85 
	#DESIG_UNIQUE_ID_BASE
 (0x1FFF7590)

	)

86 
	#DESIG_UNIQUE_ID0
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
)

	)

87 
	#DESIG_UNIQUE_ID1
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
 + 4)

	)

88 
	#DESIG_UNIQUE_ID2
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
 + 8)

	)

91 
	#ST_VREFINT_CAL
 
	`MMIO16
((
INFO_BASE
 + 0xAA))

	)

92 
	#ST_TSENSE_CAL1_30C
 
	`MMIO16
((
INFO_BASE
 + 0xA8))

	)

93 
	#ST_TSENSE_CAL2_130C
 
	`MMIO16
((
INFO_BASE
 + 0xCA))

	)

	@lib/libopencm3/include/libopencm3/stm32/g0/pwr.h

28 #i‚de‡
LIBOPENCM3_PWR_H


29 
	#LIBOPENCM3_PWR_H


	)

35 
	#PWR_CR1
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x00)

	)

38 
	#PWR_CR2
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x04)

	)

41 
	#PWR_CR3
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x08)

	)

44 
	#PWR_CR4
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x0c)

	)

47 
	#PWR_SR1
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x10)

	)

50 
	#PWR_SR2
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x14)

	)

53 
	#PWR_SCR
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x18)

	)

55 
	#PWR_PORT_A
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x20)

	)

56 
	#PWR_PORT_B
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x28)

	)

57 
	#PWR_PORT_C
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x30)

	)

58 
	#PWR_PORT_D
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x38)

	)

59 
	#PWR_PORT_E
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x40)

	)

60 
	#PWR_PORT_F
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x48)

	)

62 
	#PWR_PUCR
(
pwr_p‹t
Ë
	`MMIO32
(’wr_p‹tË+ 0x00)

	)

63 
	#PWR_PDCR
(
pwr_p‹t
Ë
	`MMIO32
(’wr_p‹tË+ 0x04)

	)

68 
	#PWR_CR1_LPR
 (1 << 14)

	)

70 
	#PWR_CR1_VOS_SHIFT
 9

	)

71 
	#PWR_CR1_VOS_MASK
 0x3

	)

75 
	#PWR_CR1_VOS_RANGE_1
 1

	)

76 
	#PWR_CR1_VOS_RANGE_2
 2

	)

79 
	#PWR_CR1_DBP
 (1 << 8)

	)

81 
	#PWR_CR1_FPD_LPSLP
 (1 << 5)

	)

82 
	#PWR_CR1_FPD_LPRUN
 (1 << 4)

	)

83 
	#PWR_CR1_FPD_STOP
 (1 << 3)

	)

85 
	#PWR_CR1_LPMS_SHIFT
 0

	)

86 
	#PWR_CR1_LPMS_MASK
 0x07

	)

91 
	#PWR_CR1_LPMS_STOP_0
 0

	)

92 
	#PWR_CR1_LPMS_STOP_1
 1

	)

93 
	#PWR_CR1_LPMS_STANDBY
 3

	)

94 
	#PWR_CR1_LPMS_SHUTDOWN
 4

	)

99 
	#PWR_CR2_PVDRT_SHIFT
 4

	)

100 
	#PWR_CR2_PVDRT_MASK
 0x07

	)

104 
	#PWR_CR2_PVDRT_2V1
 0x00

	)

105 
	#PWR_CR2_PVDRT_2V2
 0x01

	)

106 
	#PWR_CR2_PVDRT_2V5
 0x02

	)

107 
	#PWR_CR2_PVDRT_2V6
 0x03

	)

108 
	#PWR_CR2_PVDRT_2V7
 0x04

	)

109 
	#PWR_CR2_PVDRT_2V9
 0x05

	)

110 
	#PWR_CR2_PVDRT_3V0
 0x06

	)

111 
	#PWR_CR2_PVDRT_PVD_IN
 0x07

	)

114 
	#PWR_CR2_PVDFT_SHIFT
 1

	)

115 
	#PWR_CR2_PVDFT_MASK
 0x07

	)

119 
	#PWR_CR2_PVDFT_2V0
 0x00

	)

120 
	#PWR_CR2_PVDFT_2V2
 0x01

	)

121 
	#PWR_CR2_PVDFT_2V4
 0x02

	)

122 
	#PWR_CR2_PVDFT_2V5
 0x03

	)

123 
	#PWR_CR2_PVDFT_2V6
 0x04

	)

124 
	#PWR_CR2_PVDFT_2V8
 0x05

	)

125 
	#PWR_CR2_PVDFT_2V9
 0x06

	)

128 
	#PWR_CR2_PVDE
 (1 << 0)

	)

132 
	#PWR_CR3_EIWUL
 (1 << 15)

	)

133 
	#PWR_CR3_APC
 (1 << 10)

	)

134 
	#PWR_CR3_ULPEN
 (1 << 9)

	)

135 
	#PWR_CR3_RRS
 (1 << 8)

	)

136 
	#PWR_CR3_EWUP6
 (1 << 5)

	)

137 
	#PWR_CR3_EWUP5
 (1 << 4)

	)

138 
	#PWR_CR3_EWUP4
 (1 << 3)

	)

139 
	#PWR_CR3_EWUP2
 (1 << 1)

	)

140 
	#PWR_CR3_EWUP1
 (1 << 0)

	)

144 
	#PWR_CR4_VBRS
 (1 << 9)

	)

145 
	#PWR_CR4_VBE
 (1 << 8)

	)

146 
	#PWR_CR4_WP6
 (1 << 5)

	)

147 
	#PWR_CR4_WP5
 (1 << 4)

	)

148 
	#PWR_CR4_WP4
 (1 << 3)

	)

149 
	#PWR_CR4_WP2
 (1 << 1)

	)

150 
	#PWR_CR4_WP1
 (1 << 0)

	)

154 
	#PWR_SR1_WUFI
 (1 << 15)

	)

155 
	#PWR_SR1_SBF
 (1 << 8)

	)

156 
	#PWR_SR1_WUF6
 (1 << 5)

	)

157 
	#PWR_SR1_WUF5
 (1 << 4)

	)

158 
	#PWR_SR1_WUF4
 (1 << 3)

	)

159 
	#PWR_SR1_WUF2
 (1 << 1)

	)

160 
	#PWR_SR1_WUF1
 (1 << 0)

	)

164 
	#PWR_SR2_PVDO
 (1 << 11)

	)

165 
	#PWR_SR2_VOSF
 (1 << 10)

	)

166 
	#PWR_SR2_REGLPF
 (1 << 9)

	)

167 
	#PWR_SR2_REGLPS
 (1 << 8)

	)

168 
	#PWR_SR2_FLASHRDY
 (1 << 8)

	)

172 
	#PWR_SCR_CSBF
 (1 << 8)

	)

173 
	#PWR_SCR_CWUF6
 (1 << 5)

	)

174 
	#PWR_SCR_CWUF5
 (1 << 4)

	)

175 
	#PWR_SCR_CWUF4
 (1 << 3)

	)

176 
	#PWR_SCR_CWUF2
 (1 << 1)

	)

177 
	#PWR_SCR_CWUF1
 (1 << 0)

	)

181 
	epwr_vos_sˇÀ
 {

182 
	mPWR_SCALE1
 = 
PWR_CR1_VOS_RANGE_1
,

183 
	mPWR_SCALE2
 = 
PWR_CR1_VOS_RANGE_2
,

186 
BEGIN_DECLS


188 
pwr_£t_vos_sˇÀ
(
pwr_vos_sˇÀ
 
sˇÀ
);

190 
pwr_dißbÀ_backup_domaö_wrôe_¥Ÿe˘
();

191 
pwr_íabÀ_backup_domaö_wrôe_¥Ÿe˘
();

193 
pwr_£t_low_powî_mode_£À˘i⁄
(
uöt32_t
 
Õms
);

195 
pwr_íabÀ_powî_vﬁège_dëe˘
(
uöt32_t
 
pvdr_Àvñ
, uöt32_à
pvdf_Àvñ
);

196 
pwr_dißbÀ_powî_vﬁège_dëe˘
();

198 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/g0/rcc.h

31 #i‚de‡
LIBOPENCM3_RCC_H


32 
	#LIBOPENCM3_RCC_H


	)

34 
	~<lib›ícm3/°m32/pwr.h
>

38 
	#RCC_CR
 
	`MMIO32
(
RCC_BASE
 + 0x00)

	)

39 
	#RCC_ICSCR
 
	`MMIO32
(
RCC_BASE
 + 0x04)

	)

40 
	#RCC_CFGR
 
	`MMIO32
(
RCC_BASE
 + 0x08)

	)

41 
	#RCC_PLLCFGR
 
	`MMIO32
(
RCC_BASE
 + 0x0c)

	)

42 
	#RCC_CIER
 
	`MMIO32
(
RCC_BASE
 + 0x18)

	)

43 
	#RCC_CIFR
 
	`MMIO32
(
RCC_BASE
 + 0x1c)

	)

44 
	#RCC_CICR
 
	`MMIO32
(
RCC_BASE
 + 0x20)

	)

45 
	#RCC_IOPRSTR_OFFSET
 0x24

	)

46 
	#RCC_IOPRSTR
 
	`MMIO32
(
RCC_BASE
 + 
RCC_IOPRSTR_OFFSET
)

	)

47 
	#RCC_AHBRSTR_OFFSET
 0x28

	)

48 
	#RCC_AHBRSTR
 
	`MMIO32
(
RCC_BASE
 + 
RCC_AHBRSTR_OFFSET
)

	)

49 
	#RCC_APBRSTR1_OFFSET
 0x2c

	)

50 
	#RCC_APBRSTR1
 
	`MMIO32
(
RCC_BASE
 + 
RCC_APBRSTR1_OFFSET
)

	)

51 
	#RCC_APBRSTR2_OFFSET
 0x30

	)

52 
	#RCC_APBRSTR2
 
	`MMIO32
(
RCC_BASE
 + 
RCC_APBRSTR2_OFFSET
)

	)

53 
	#RCC_IOPENR_OFFSET
 0x34

	)

54 
	#RCC_IOPENR
 
	`MMIO32
(
RCC_BASE
 + 
RCC_IOPENR_OFFSET
)

	)

55 
	#RCC_AHBENR_OFFSET
 0x38

	)

56 
	#RCC_AHBENR
 
	`MMIO32
(
RCC_BASE
 + 
RCC_AHBENR_OFFSET
)

	)

57 
	#RCC_APBENR1_OFFSET
 0x3c

	)

58 
	#RCC_APBENR1
 
	`MMIO32
(
RCC_BASE
 + 
RCC_APBENR1_OFFSET
)

	)

59 
	#RCC_APBENR2_OFFSET
 0x40

	)

60 
	#RCC_APBENR2
 
	`MMIO32
(
RCC_BASE
 + 
RCC_APBENR2_OFFSET
)

	)

61 
	#RCC_IOPSMENR_OFFSET
 0x44

	)

62 
	#RCC_IOPSMENR
 
	`MMIO32
(
RCC_BASE
 + 
RCC_IOPSMENR_OFFSET
)

	)

63 
	#RCC_AHBSMENR_OFFSET
 0x48

	)

64 
	#RCC_AHBSMENR
 
	`MMIO32
(
RCC_BASE
 + 
RCC_AHBSMENR_OFFSET
)

	)

65 
	#RCC_APBSMENR1_OFFSET
 0x4c

	)

66 
	#RCC_APBSMENR1
 
	`MMIO32
(
RCC_BASE
 + 
RCC_APBSMENR1_OFFSET
)

	)

67 
	#RCC_APBSMENR2_OFFSET
 0x50

	)

68 
	#RCC_APBSMENR2
 
	`MMIO32
(
RCC_BASE
 + 
RCC_APBSMENR2_OFFSET
)

	)

69 
	#RCC_CCIPR
 
	`MMIO32
(
RCC_BASE
 + 0x54)

	)

70 
	#RCC_BDCR
 
	`MMIO32
(
RCC_BASE
 + 0x5c)

	)

71 
	#RCC_CSR
 
	`MMIO32
(
RCC_BASE
 + 0x60)

	)

76 
	#RCC_CR_PLLRDY
 (1 << 25)

	)

77 
	#RCC_CR_PLLON
 (1 << 24)

	)

78 
	#RCC_CR_CSSON
 (1 << 19)

	)

79 
	#RCC_CR_HSEBYP
 (1 << 18)

	)

80 
	#RCC_CR_HSERDY
 (1 << 17)

	)

81 
	#RCC_CR_HSEON
 (1 << 16)

	)

83 
	#RCC_CR_HSIDIV_SHIFT
 11

	)

84 
	#RCC_CR_HSIDIV_MASK
 0x7

	)

89 
	#RCC_CR_HSIDIV_DIV1
 0

	)

90 
	#RCC_CR_HSIDIV_DIV2
 1

	)

91 
	#RCC_CR_HSIDIV_DIV4
 2

	)

92 
	#RCC_CR_HSIDIV_DIV8
 3

	)

93 
	#RCC_CR_HSIDIV_DIV16
 4

	)

94 
	#RCC_CR_HSIDIV_DIV32
 5

	)

95 
	#RCC_CR_HSIDIV_DIV64
 6

	)

96 
	#RCC_CR_HSIDIV_DIV128
 7

	)

99 
	#RCC_CR_HSIRDY
 (1 << 10)

	)

100 
	#RCC_CR_HSIKERON
 (1 << 9)

	)

101 
	#RCC_CR_HSION
 (1 << 8)

	)

107 
	#RCC_ICSCR_HSITRIM_SHIFT
 8

	)

108 
	#RCC_ICSCR_HSITRIM_MASK
 0x1f

	)

109 
	#RCC_ICSCR_HSICAL_SHIFT
 0

	)

110 
	#RCC_ICSCR_HSICAL_MASK
 0xff

	)

116 
	#RCC_CFGR_MCOPRE_SHIFT
 28

	)

117 
	#RCC_CFGR_MCOPRE_MASK
 0x7

	)

122 
	#RCC_CFGR_MCOPRE_DIV1
 0

	)

123 
	#RCC_CFGR_MCOPRE_DIV2
 1

	)

124 
	#RCC_CFGR_MCOPRE_DIV4
 2

	)

125 
	#RCC_CFGR_MCOPRE_DIV8
 3

	)

126 
	#RCC_CFGR_MCOPRE_DIV16
 4

	)

127 
	#RCC_CFGR_MCOPRE_DIV32
 5

	)

128 
	#RCC_CFGR_MCOPRE_DIV64
 6

	)

129 
	#RCC_CFGR_MCOPRE_DIV128
 7

	)

132 
	#RCC_CFGR_MCO_SHIFT
 24

	)

133 
	#RCC_CFGR_MCO_MASK
 0xf

	)

139 
	#RCC_CFGR_MCO_NOCLK
 0x0

	)

140 
	#RCC_CFGR_MCO_SYSCLK
 0x1

	)

141 
	#RCC_CFGR_MCO_HSI16
 0x3

	)

142 
	#RCC_CFGR_MCO_HSE
 0x4

	)

143 
	#RCC_CFGR_MCO_PLLRCLK
 0x5

	)

144 
	#RCC_CFGR_MCO_LSI
 0x6

	)

145 
	#RCC_CFGR_MCO_LSE
 0x7

	)

148 
	#RCC_CFGR_PPRE_MASK
 0x7

	)

149 
	#RCC_CFGR_PPRE_SHIFT
 12

	)

155 
	#RCC_CFGR_PPRE_NODIV
 0x0

	)

156 
	#RCC_CFGR_PPRE_DIV2
 0x4

	)

157 
	#RCC_CFGR_PPRE_DIV4
 0x5

	)

158 
	#RCC_CFGR_PPRE_DIV8
 0x6

	)

159 
	#RCC_CFGR_PPRE_DIV16
 0x7

	)

162 
	#RCC_CFGR_HPRE_MASK
 0xf

	)

163 
	#RCC_CFGR_HPRE_SHIFT
 8

	)

168 
	#RCC_CFGR_HPRE_NODIV
 0x0

	)

169 
	#RCC_CFGR_HPRE_DIV2
 0x8

	)

170 
	#RCC_CFGR_HPRE_DIV4
 0x9

	)

171 
	#RCC_CFGR_HPRE_DIV8
 0xa

	)

172 
	#RCC_CFGR_HPRE_DIV16
 0xb

	)

173 
	#RCC_CFGR_HPRE_DIV64
 0xc

	)

174 
	#RCC_CFGR_HPRE_DIV128
 0xd

	)

175 
	#RCC_CFGR_HPRE_DIV256
 0xe

	)

176 
	#RCC_CFGR_HPRE_DIV512
 0xf

	)

179 
	#RCC_CFGR_SWS_MASK
 0x3

	)

180 
	#RCC_CFGR_SWS_SHIFT
 3

	)

185 
	#RCC_CFGR_SWS_HSISYS
 0x0

	)

186 
	#RCC_CFGR_SWS_HSE
 0x1

	)

187 
	#RCC_CFGR_SWS_PLLRCLK
 0x2

	)

188 
	#RCC_CFGR_SWS_LSI
 0x3

	)

189 
	#RCC_CFGR_SWS_LSE
 0x4

	)

192 
	#RCC_CFGR_SW_MASK
 0x3

	)

193 
	#RCC_CFGR_SW_SHIFT
 0

	)

198 
	#RCC_CFGR_SW_HSISYS
 0x0

	)

199 
	#RCC_CFGR_SW_HSE
 0x1

	)

200 
	#RCC_CFGR_SW_PLLRCLK
 0x2

	)

201 
	#RCC_CFGR_SW_LSI
 0x3

	)

202 
	#RCC_CFGR_SW_LSE
 0x4

	)

210 
	#RCC_PLLCFGR_PLLR_SHIFT
 29

	)

211 
	#RCC_PLLCFGR_PLLR_MASK
 0x7

	)

216 
	#RCC_PLLCFGR_PLLR_DIV
(
x
Ë((x)-1)

	)

219 
	#RCC_PLLCFGR_PLLREN
 (1<<28)

	)

221 
	#RCC_PLLCFGR_PLLQ_SHIFT
 25

	)

222 
	#RCC_PLLCFGR_PLLQ_MASK
 0x7

	)

227 
	#RCC_PLLCFGR_PLLQ_DIV
(
x
Ë((x)-1)

	)

230 
	#RCC_PLLCFGR_PLLQEN
 (1 << 24)

	)

232 
	#RCC_PLLCFGR_PLLP_SHIFT
 17

	)

233 
	#RCC_PLLCFGR_PLLP_MASK
 0x1f

	)

238 
	#RCC_PLLCFGR_PLLP_DIV
(
x
Ë((x)-1)

	)

241 
	#RCC_PLLCFGR_PLLPEN
 (1 << 16)

	)

243 
	#RCC_PLLCFGR_PLLN_SHIFT
 0x8

	)

244 
	#RCC_PLLCFGR_PLLN_MASK
 0x7f

	)

248 
	#RCC_PLLCFGR_PLLN_MUL
(
x
Ë(x)

	)

251 
	#RCC_PLLCFGR_PLLM_SHIFT
 0x4

	)

252 
	#RCC_PLLCFGR_PLLM_MASK
 0x7

	)

256 
	#RCC_PLLCFGR_PLLM_DIV
(
x
Ë((x)-1)

	)

259 
	#RCC_PLLCFGR_PLLSRC_SHIFT
 0

	)

260 
	#RCC_PLLCFGR_PLLSRC_MASK
 0x3

	)

265 
	#RCC_PLLCFGR_PLLSRC_NONE
 0

	)

266 
	#RCC_PLLCFGR_PLLSRC_HSI16
 2

	)

267 
	#RCC_PLLCFGR_PLLSRC_HSE
 3

	)

273 
	#RCC_CIER_PLLRDYIE
 (1 << 5)

	)

274 
	#RCC_CIER_HSERDYIE
 (1 << 4)

	)

275 
	#RCC_CIER_HSIRDYIE
 (1 << 3)

	)

276 
	#RCC_CIER_LSERDYIE
 (1 << 1)

	)

277 
	#RCC_CIER_LSIRDYIE
 (1 << 0)

	)

282 
	#RCC_CIFR_LSECSSF
 (1 << 9)

	)

283 
	#RCC_CIFR_CSSF
 (1 << 8)

	)

284 
	#RCC_CIFR_PLLRDYF
 (1 << 5)

	)

285 
	#RCC_CIFR_HSERDYF
 (1 << 4)

	)

286 
	#RCC_CIFR_HSIRDYF
 (1 << 3)

	)

287 
	#RCC_CIFR_LSERDYF
 (1 << 1)

	)

288 
	#RCC_CIFR_LSIRDYF
 (1 << 0)

	)

293 
	#RCC_CICR_LSECSSC
 (1 << 9)

	)

294 
	#RCC_CICR_CSSC
 (1 << 8)

	)

295 
	#RCC_CICR_PLLRDYC
 (1 << 5)

	)

296 
	#RCC_CICR_HSERDYC
 (1 << 4)

	)

297 
	#RCC_CICR_HSIRDYC
 (1 << 3)

	)

298 
	#RCC_CICR_LSERDYC
 (1 << 1)

	)

299 
	#RCC_CICR_LSIRDYC
 (1 << 0)

	)

304 
	#RCC_AHBRSTR_RNGRST
 (1 << 18)

	)

305 
	#RCC_AHBRSTR_AESRST
 (1 << 16)

	)

306 
	#RCC_AHBRSTR_CRCRST
 (1 << 12)

	)

307 
	#RCC_AHBRSTR_FLASHRST
 (1 << 8)

	)

308 
	#RCC_AHBRSTR_DMARST
 (1 << 0)

	)

315 
	#RCC_APBRSTR1_LPTIM1RST
 (1 << 31)

	)

316 
	#RCC_APBRSTR1_LPTIM2RST
 (1 << 30)

	)

317 
	#RCC_APBRSTR1_DAC1RST
 (1 << 29)

	)

318 
	#RCC_APBRSTR1_PWRRST
 (1 << 28)

	)

319 
	#RCC_APBRSTR1_DBGRST
 (1 << 27)

	)

320 
	#RCC_APBRSTR1_UCPD2RST
 (1 << 26)

	)

321 
	#RCC_APBRSTR1_UCPD1RST
 (1 << 25)

	)

322 
	#RCC_APBRSTR1_I2C2RST
 (1 << 22)

	)

323 
	#RCC_APBRSTR1_I2C1RST
 (1 << 21)

	)

324 
	#RCC_APBRSTR1_LPUART1RST
 (1 << 20)

	)

325 
	#RCC_APBRSTR1_USART4RST
 (1 << 19)

	)

326 
	#RCC_APBRSTR1_USART3RST
 (1 << 18)

	)

327 
	#RCC_APBRSTR1_USART2RST
 (1 << 17)

	)

328 
	#RCC_APBRSTR1_SPI2RST
 (1 << 14)

	)

329 
	#RCC_APBRSTR1_TIM7RST
 (1 << 5)

	)

330 
	#RCC_APBRSTR1_TIM6RST
 (1 << 4)

	)

331 
	#RCC_APBRSTR1_TIM3RST
 (1 << 1)

	)

332 
	#RCC_APBRSTR1_TIM2RST
 (1 << 0)

	)

337 
	#RCC_APBRSTR2_ADCRST
 (1 << 20)

	)

338 
	#RCC_APBRSTR2_TIM17RST
 (1 << 18)

	)

339 
	#RCC_APBRSTR2_TIM16RST
 (1 << 17)

	)

340 
	#RCC_APBRSTR2_TIM16RST
 (1 << 17)

	)

341 
	#RCC_APBRSTR2_TIM15RST
 (1 << 16)

	)

342 
	#RCC_APBRSTR2_TIM14RST
 (1 << 15)

	)

343 
	#RCC_APBRSTR2_USART1RST
 (1 << 14)

	)

344 
	#RCC_APBRSTR2_SPI1RST
 (1 << 12)

	)

345 
	#RCC_APBRSTR2_TIM1RST
 (1 << 11)

	)

346 
	#RCC_APBRSTR2_SYSCFGRST
 (1 << 0)

	)

352 
	#RCC_AHBENR_RNGEN
 (1 << 18)

	)

353 
	#RCC_AHBENR_AESEN
 (1 << 16)

	)

354 
	#RCC_AHBENR_CRCEN
 (1 << 12)

	)

355 
	#RCC_AHBENR_FLASHEN
 (1 << 8)

	)

356 
	#RCC_AHBENR_DMAEN
 (1 << 0)

	)

363 
	#RCC_APBENR1_LPTIM1EN
 (1 << 31)

	)

364 
	#RCC_APBENR1_LPTIM2EN
 (1 << 30)

	)

365 
	#RCC_APBENR1_DAC1EN
 (1 << 29)

	)

366 
	#RCC_APBENR1_PWREN
 (1 << 28)

	)

367 
	#RCC_APBENR1_DBGEN
 (1 << 27)

	)

368 
	#RCC_APBENR1_UCPD2EN
 (1 << 26)

	)

369 
	#RCC_APBENR1_UCPD1EN
 (1 << 25)

	)

370 
	#RCC_APBENR1_CECEN
 (1 << 24)

	)

371 
	#RCC_APBENR1_I2C2EN
 (1 << 22)

	)

372 
	#RCC_APBENR1_I2C1EN
 (1 << 21)

	)

373 
	#RCC_APBENR1_LPUART1EN
 (1 << 20)

	)

374 
	#RCC_APBENR1_USART4EN
 (1 << 19)

	)

375 
	#RCC_APBENR1_USART3EN
 (1 << 18)

	)

376 
	#RCC_APBENR1_USART2EN
 (1 << 17)

	)

377 
	#RCC_APBENR1_SPI2EN
 (1 << 14)

	)

378 
	#RCC_APBENR1_WWDGEN
 (1 << 11)

	)

379 
	#RCC_APBENR1_RTCAPBEN
 (1 << 10)

	)

380 
	#RCC_APBENR1_TIM7EN
 (1 << 5)

	)

381 
	#RCC_APBENR1_TIM6EN
 (1 << 4)

	)

382 
	#RCC_APBENR1_TIM3EN
 (1 << 1)

	)

383 
	#RCC_APBENR1_TIM2EN
 (1 << 0)

	)

388 
	#RCC_APBENR2_ADCEN
 (1 << 20)

	)

389 
	#RCC_APBENR2_TIM17EN
 (1 << 18)

	)

390 
	#RCC_APBENR2_TIM16EN
 (1 << 17)

	)

391 
	#RCC_APBENR2_TIM16EN
 (1 << 17)

	)

392 
	#RCC_APBENR2_TIM15EN
 (1 << 16)

	)

393 
	#RCC_APBENR2_TIM14EN
 (1 << 15)

	)

394 
	#RCC_APBENR2_USART1EN
 (1 << 14)

	)

395 
	#RCC_APBENR2_SPI1EN
 (1 << 12)

	)

396 
	#RCC_APBENR2_TIM1EN
 (1 << 11)

	)

397 
	#RCC_APBENR2_SYSCFGEN
 (1 << 0)

	)

403 
	#RCC_AHBSMENR_RNGSMEN
 (1 << 18)

	)

404 
	#RCC_AHBSMENR_AESSMEN
 (1 << 16)

	)

405 
	#RCC_AHBSMENR_CRCSMEN
 (1 << 12)

	)

406 
	#RCC_AHBSMENR_SRAMSMEN
 (1 << 9)

	)

407 
	#RCC_AHBSMENR_FLASHSMEN
 (1 << 8)

	)

408 
	#RCC_AHBSMENR_DMASMEN
 (1 << 0)

	)

413 
	#RCC_APBSMENR1_LPTIM1SMEN
 (1 << 31)

	)

414 
	#RCC_APBSMENR1_LPTIM2SMEN
 (1 << 30)

	)

415 
	#RCC_APBSMENR1_DAC1SMEN
 (1 << 29)

	)

416 
	#RCC_APBSMENR1_PWRSMEN
 (1 << 28)

	)

417 
	#RCC_APBSMENR1_DBGSMEN
 (1 << 27)

	)

418 
	#RCC_APBSMENR1_UCPD2SMEN
 (1 << 26)

	)

419 
	#RCC_APBSMENR1_UCPD1SMEN
 (1 << 25)

	)

420 
	#RCC_APBSMENR1_CECSMEN
 (1 << 24)

	)

421 
	#RCC_APBSMENR1_I2C2SMEN
 (1 << 22)

	)

422 
	#RCC_APBSMENR1_I2C1SMEN
 (1 << 21)

	)

423 
	#RCC_APBSMENR1_LPUART1SMEN
 (1 << 20)

	)

424 
	#RCC_APBSMENR1_USART4SMEN
 (1 << 19)

	)

425 
	#RCC_APBSMENR1_USART3SMEN
 (1 << 18)

	)

426 
	#RCC_APBSMENR1_USART2SMEN
 (1 << 17)

	)

427 
	#RCC_APBSMENR1_SPI2SMEN
 (1 << 14)

	)

428 
	#RCC_APBSMENR1_WWDGSMEN
 (1 << 11)

	)

429 
	#RCC_APBSMENR1_RTCAPBSMEN
 (1 << 10)

	)

430 
	#RCC_APBSMENR1_TIM7SMEN
 (1 << 5)

	)

431 
	#RCC_APBSMENR1_TIM6SMEN
 (1 << 4)

	)

432 
	#RCC_APBSMENR1_TIM3SMEN
 (1 << 1)

	)

433 
	#RCC_APBSMENR1_TIM2SMEN
 (1 << 0)

	)

438 
	#RCC_APBSMENR2_ADCSMEN
 (1 << 20)

	)

439 
	#RCC_APBSMENR2_TIM17SMEN
 (1 << 18)

	)

440 
	#RCC_APBSMENR2_TIM16SMEN
 (1 << 17)

	)

441 
	#RCC_APBSMENR2_TIM15SMEN
 (1 << 16)

	)

442 
	#RCC_APBSMENR2_TIM14SMEN
 (1 << 15)

	)

443 
	#RCC_APBSMENR2_USART1SMEN
 (1 << 14)

	)

444 
	#RCC_APBSMENR2_SPI1SMEN
 (1 << 12)

	)

445 
	#RCC_APBSMENR2_TIM1SMEN
 (1 << 11)

	)

446 
	#RCC_APBSMENR2_SYSCFGSMEN
 (1 << 0)

	)

452 
	#RCC_CCIPR_ADCSEL_MASK
 0x3

	)

453 
	#RCC_CCIPR_ADCSEL_SHIFT
 30

	)

456 
	#RCC_CCIPR_ADCSEL_SYSCLK
 0

	)

457 
	#RCC_CCIPR_ADCSEL_PLLPCLK
 1

	)

458 
	#RCC_CCIPR_ADCSEL_HSI16
 2

	)

461 
	#RCC_CCIPR_RNGDIV_MASK
 0x3

	)

462 
	#RCC_CCIPR_RNGDIV_SHIFT
 28

	)

465 
	#RCC_CCIPR_RNGDIV_1
 0

	)

466 
	#RCC_CCIPR_RNGDIV_2
 1

	)

467 
	#RCC_CCIPR_RNGDIV_4
 2

	)

468 
	#RCC_CCIPR_RNGDIV_8
 3

	)

471 
	#RCC_CCIPR_RNGSEL_MASK
 0x3

	)

472 
	#RCC_CCIPR_RNGSEL_SHIFT
 26

	)

475 
	#RCC_CCIPR_RNGSEL_NONE
 0

	)

476 
	#RCC_CCIPR_RNGSEL_HSI16
 1

	)

477 
	#RCC_CCIPR_RNGSEL_SYSCLK
 2

	)

478 
	#RCC_CCIPR_RNGSEL_PLLQCLK
 3

	)

481 
	#RCC_CCIPR_TIM15SEL_MASK
 0x1

	)

482 
	#RCC_CCIPR_TIM15SEL_SHIFT
 24

	)

485 
	#RCC_CCIPR_TIM15SEL_TIMPCLK
 0

	)

486 
	#RCC_CCIPR_TIM15SEL_PLLQCLK
 1

	)

489 
	#RCC_CCIPR_TIM1SEL_MASK
 0x1

	)

490 
	#RCC_CCIPR_TIM1SEL_SHIFT
 20

	)

493 
	#RCC_CCIPR_TIM1SEL_TIMPCLK
 0

	)

494 
	#RCC_CCIPR_TIM1SEL_PLLQCLK
 1

	)

497 
	#RCC_CCIPR_LPTIM2SEL_MASK
 0x3

	)

498 
	#RCC_CCIPR_LPTIM2SEL_SHIFT
 20

	)

501 
	#RCC_CCIPR_LPTIM2SEL_PCLK
 0

	)

502 
	#RCC_CCIPR_LPTIM2SEL_LSI
 1

	)

503 
	#RCC_CCIPR_LPTIM2SEL_HSI16
 2

	)

504 
	#RCC_CCIPR_LPTIM2SEL_LSE
 3

	)

507 
	#RCC_CCIPR_LPTIM1SEL_MASK
 0x3

	)

508 
	#RCC_CCIPR_LPTIM1SEL_SHIFT
 18

	)

511 
	#RCC_CCIPR_LPTIM1SEL_PCLK
 0

	)

512 
	#RCC_CCIPR_LPTIM1SEL_LSI
 1

	)

513 
	#RCC_CCIPR_LPTIM1SEL_HSI16
 2

	)

514 
	#RCC_CCIPR_LPTIM1SEL_LSE
 3

	)

517 
	#RCC_CCIPR_I2S1SEL_MASK
 0x3

	)

518 
	#RCC_CCIPR_I2S1SEL_SHIFT
 14

	)

521 
	#RCC_CCIPR_I2S1SEL_SYSCLK
 0

	)

522 
	#RCC_CCIPR_I2S1SEL_PLLPLCK
 1

	)

523 
	#RCC_CCIPR_I2S1SEL_HSI16
 2

	)

524 
	#RCC_CCIPR_I2S1SEL_I2S_CKIN
 2

	)

527 
	#RCC_CCIPR_I2C1SEL_MASK
 0x3

	)

528 
	#RCC_CCIPR_I2C1SEL_SHIFT
 12

	)

531 
	#RCC_CCIPR_I2C1SEL_PCLK
 0

	)

532 
	#RCC_CCIPR_I2C1SEL_SYSCLK
 1

	)

533 
	#RCC_CCIPR_I2C1SEL_HSI16
 2

	)

536 
	#RCC_CCIPR_LPUART1SEL_MASK
 0x3

	)

537 
	#RCC_CCIPR_LPUART1SEL_SHIFT
 10

	)

540 
	#RCC_CCIPR_LPUART1SEL_PCLK
 0

	)

541 
	#RCC_CCIPR_LPUART1SEL_SYSCLK
 1

	)

542 
	#RCC_CCIPR_LPUART1SEL_HSI16
 2

	)

543 
	#RCC_CCIPR_LPUART1SEL_LSE
 3

	)

546 
	#RCC_CCIPR_CECSEL_MASK
 0x1

	)

547 
	#RCC_CCIPR_CECSEL_SHIFT
 6

	)

550 
	#RCC_CCIPR_CECSEL_HSI16
 0

	)

551 
	#RCC_CCIPR_CECSEL_LSE
 1

	)

554 
	#RCC_CCIPR_USART2SEL_MASK
 0x3

	)

555 
	#RCC_CCIPR_USART2SEL_SHIFT
 2

	)

558 
	#RCC_CCIPR_USART2SEL_PCLK
 0

	)

559 
	#RCC_CCIPR_USART2SEL_SYSCLK
 1

	)

560 
	#RCC_CCIPR_USART2SEL_HSI16
 2

	)

561 
	#RCC_CCIPR_USART2SEL_LSE
 3

	)

564 
	#RCC_CCIPR_USART1SEL_MASK
 0x3

	)

565 
	#RCC_CCIPR_USART1SEL_SHIFT
 0

	)

568 
	#RCC_CCIPR_USART1SEL_PCLK
 0

	)

569 
	#RCC_CCIPR_USART1SEL_SYSCLK
 1

	)

570 
	#RCC_CCIPR_USART1SEL_HSI16
 2

	)

571 
	#RCC_CCIPR_USART1SEL_LSE
 3

	)

577 
	#RCC_BDCR_LSCOSEL
 (1 << 25)

	)

578 
	#RCC_BDCR_LSCOEN
 (1 << 24)

	)

579 
	#RCC_BDCR_BDRST
 (1 << 16)

	)

580 
	#RCC_BDCR_RTCEN
 (1 << 15)

	)

582 
	#RCC_BDCR_RTCSEL_SHIFT
 8

	)

583 
	#RCC_BDCR_RTCSEL_MASK
 0x3

	)

586 
	#RCC_BDCR_RTCSEL_NONE
 0

	)

587 
	#RCC_BDCR_RTCSEL_LSE
 1

	)

588 
	#RCC_BDCR_RTCSEL_LSI
 2

	)

589 
	#RCC_BDCR_RTCSEL_HSE_DIV32
 3

	)

592 
	#RCC_BDCR_LSEDRV_SHIFT
 3

	)

593 
	#RCC_BDCR_LSEDRV_MASK
 0x3

	)

596 
	#RCC_BDCR_LSEDRV_LOW
 0

	)

597 
	#RCC_BDCR_LSEDRV_MEDLOW
 1

	)

598 
	#RCC_BDCR_LSEDRV_MEDHIGH
 2

	)

599 
	#RCC_BDCR_LSEDRV_HIGH
 3

	)

602 
	#RCC_BDCR_LSEBYP
 (1 << 2)

	)

603 
	#RCC_BDCR_LSERDY
 (1 << 1)

	)

604 
	#RCC_BDCR_LSEON
 (1 << 0)

	)

609 
	#RCC_CSR_LPWRRSTF
 (1 << 31)

	)

610 
	#RCC_CSR_WWDGRSTF
 (1 << 30)

	)

611 
	#RCC_CSR_IWDGRSTF
 (1 << 29)

	)

612 
	#RCC_CSR_SFTRSTF
 (1 << 28)

	)

613 
	#RCC_CSR_PWRRSTF
 (1 << 27)

	)

614 
	#RCC_CSR_PINRSTF
 (1 << 26)

	)

615 
	#RCC_CSR_OBLRSTF
 (1 << 25)

	)

616 
	#RCC_CSR_RMVF
 (1 << 23)

	)

617 
	#RCC_CSR_LSIRDY
 (1 << 1)

	)

618 
	#RCC_CSR_LSION
 (1 << 0)

	)

623 
uöt32_t
 
rcc_ahb_‰equícy
;

624 
uöt32_t
 
rcc_≠b1_‰equícy
;

629 
	#rcc_≠b2_‰equícy
 
rcc_≠b1_‰equícy


	)

633 
	#_REG_BIT
(
off£t
, 
bô
Ë(((off£tË<< 5Ë+ (bô))

	)

635 
	ercc_osc
 {

636 
	mRCC_HSI
,

637 
	mRCC_HSE
,

638 
	mRCC_PLL
,

639 
	mRCC_LSE
,

640 
	mRCC_LSI
,

643 
	ercc_≥rùh_˛kí
 {

644 
	mRCC_GPIOF
 = 
_REG_BIT
(
RCC_IOPENR_OFFSET
, 5),

645 
	mRCC_GPIOE
 = 
_REG_BIT
(
RCC_IOPENR_OFFSET
, 4),

646 
	mRCC_GPIOD
 = 
_REG_BIT
(
RCC_IOPENR_OFFSET
, 3),

647 
	mRCC_GPIOC
 = 
_REG_BIT
(
RCC_IOPENR_OFFSET
, 2),

648 
	mRCC_GPIOB
 = 
_REG_BIT
(
RCC_IOPENR_OFFSET
, 1),

649 
	mRCC_GPIOA
 = 
_REG_BIT
(
RCC_IOPENR_OFFSET
, 0),

651 
	mRCC_RNG
 = 
_REG_BIT
(
RCC_AHBENR_OFFSET
, 18),

652 
	mRCC_AES
 = 
_REG_BIT
(
RCC_AHBENR_OFFSET
, 16),

653 
	mRCC_CRC
 = 
_REG_BIT
(
RCC_AHBENR_OFFSET
, 12),

654 
	mRCC_FLASH
 = 
_REG_BIT
(
RCC_AHBENR_OFFSET
, 8),

655 
	mRCC_DMA
 = 
_REG_BIT
(
RCC_AHBENR_OFFSET
, 0),

656 
	mRCC_DMA1
 = 
_REG_BIT
(
RCC_AHBENR_OFFSET
, 0),

658 
	mRCC_LPTIM1
 = 
_REG_BIT
(
RCC_APBENR1_OFFSET
, 31),

659 
	mRCC_LPTIM2
 = 
_REG_BIT
(
RCC_APBENR1_OFFSET
, 30),

660 
	mRCC_DAC1
 = 
_REG_BIT
(
RCC_APBENR1_OFFSET
, 29),

661 
	mRCC_PWR
 = 
_REG_BIT
(
RCC_APBENR1_OFFSET
, 28),

662 
	mRCC_DBG
 = 
_REG_BIT
(
RCC_APBENR1_OFFSET
, 27),

663 
	mRCC_UCPD2
 = 
_REG_BIT
(
RCC_APBENR1_OFFSET
, 26),

664 
	mRCC_UCPD1
 = 
_REG_BIT
(
RCC_APBENR1_OFFSET
, 25),

665 
	mRCC_CEC
 = 
_REG_BIT
(
RCC_APBENR1_OFFSET
, 24),

666 
	mRCC_I2C2
 = 
_REG_BIT
(
RCC_APBENR1_OFFSET
, 22),

667 
	mRCC_I2C1
 = 
_REG_BIT
(
RCC_APBENR1_OFFSET
, 21),

668 
	mRCC_LPUART1
 = 
_REG_BIT
(
RCC_APBENR1_OFFSET
, 20),

669 
	mRCC_USART4
 = 
_REG_BIT
(
RCC_APBENR1_OFFSET
, 19),

670 
	mRCC_USART3
 = 
_REG_BIT
(
RCC_APBENR1_OFFSET
, 18),

671 
	mRCC_USART2
 = 
_REG_BIT
(
RCC_APBENR1_OFFSET
, 17),

672 
	mRCC_SPI2
 = 
_REG_BIT
(
RCC_APBENR1_OFFSET
, 14),

673 
	mRCC_TIM7
 = 
_REG_BIT
(
RCC_APBENR1_OFFSET
, 5),

674 
	mRCC_TIM6
 = 
_REG_BIT
(
RCC_APBENR1_OFFSET
, 4),

675 
	mRCC_TIM3
 = 
_REG_BIT
(
RCC_APBENR1_OFFSET
, 1),

676 
	mRCC_TIM2
 = 
_REG_BIT
(
RCC_APBENR1_OFFSET
, 0),

678 
	mRCC_ADC
 = 
_REG_BIT
(
RCC_APBENR2_OFFSET
, 20),

679 
	mRCC_TIM17
 = 
_REG_BIT
(
RCC_APBENR2_OFFSET
, 18),

680 
	mRCC_TIM16
 = 
_REG_BIT
(
RCC_APBENR2_OFFSET
, 17),

681 
	mRCC_TIM15
 = 
_REG_BIT
(
RCC_APBENR2_OFFSET
, 16),

682 
	mRCC_TIM14
 = 
_REG_BIT
(
RCC_APBENR2_OFFSET
, 15),

683 
	mRCC_USART1
 = 
_REG_BIT
(
RCC_APBENR2_OFFSET
, 14),

684 
	mRCC_SPI1
 = 
_REG_BIT
(
RCC_APBENR2_OFFSET
, 12),

685 
	mRCC_TIM1
 = 
_REG_BIT
(
RCC_APBENR2_OFFSET
, 11),

686 
	mRCC_SYSCFG
 = 
_REG_BIT
(
RCC_APBENR2_OFFSET
, 0),

688 
	mSCC_GPIOF
 = 
_REG_BIT
(
RCC_IOPSMENR_OFFSET
, 5),

689 
	mSCC_GPIOE
 = 
_REG_BIT
(
RCC_IOPSMENR_OFFSET
, 4),

690 
	mSCC_GPIOD
 = 
_REG_BIT
(
RCC_IOPSMENR_OFFSET
, 3),

691 
	mSCC_GPIOC
 = 
_REG_BIT
(
RCC_IOPSMENR_OFFSET
, 2),

692 
	mSCC_GPIOB
 = 
_REG_BIT
(
RCC_IOPSMENR_OFFSET
, 1),

693 
	mSCC_GPIOA
 = 
_REG_BIT
(
RCC_IOPSMENR_OFFSET
, 0),

695 
	mSCC_RNG
 = 
_REG_BIT
(
RCC_AHBSMENR_OFFSET
, 18),

696 
	mSCC_AES
 = 
_REG_BIT
(
RCC_AHBSMENR_OFFSET
, 16),

697 
	mSCC_CRC
 = 
_REG_BIT
(
RCC_AHBSMENR_OFFSET
, 12),

698 
	mSCC_FLASH
 = 
_REG_BIT
(
RCC_AHBSMENR_OFFSET
, 8),

699 
	mSCC_DMA
 = 
_REG_BIT
(
RCC_AHBSMENR_OFFSET
, 0),

700 
	mSCC_DMA1
 = 
_REG_BIT
(
RCC_AHBSMENR_OFFSET
, 0),

702 
	mSCC_LPTIM1
 = 
_REG_BIT
(
RCC_APBSMENR1_OFFSET
, 31),

703 
	mSCC_LPTIM2
 = 
_REG_BIT
(
RCC_APBSMENR1_OFFSET
, 30),

704 
	mSCC_DAC1
 = 
_REG_BIT
(
RCC_APBSMENR1_OFFSET
, 29),

705 
	mSCC_PWR
 = 
_REG_BIT
(
RCC_APBSMENR1_OFFSET
, 28),

706 
	mSCC_DBG
 = 
_REG_BIT
(
RCC_APBSMENR1_OFFSET
, 27),

707 
	mSCC_UCPD2
 = 
_REG_BIT
(
RCC_APBSMENR1_OFFSET
, 26),

708 
	mSCC_UCPD1
 = 
_REG_BIT
(
RCC_APBSMENR1_OFFSET
, 25),

709 
	mSCC_CEC
 = 
_REG_BIT
(
RCC_APBSMENR1_OFFSET
, 24),

710 
	mSCC_I2C2
 = 
_REG_BIT
(
RCC_APBSMENR1_OFFSET
, 22),

711 
	mSCC_I2C1
 = 
_REG_BIT
(
RCC_APBSMENR1_OFFSET
, 21),

712 
	mSCC_LPUART1
 = 
_REG_BIT
(
RCC_APBSMENR1_OFFSET
, 20),

713 
	mSCC_USART4
 = 
_REG_BIT
(
RCC_APBSMENR1_OFFSET
, 19),

714 
	mSCC_USART3
 = 
_REG_BIT
(
RCC_APBSMENR1_OFFSET
, 18),

715 
	mSCC_USART2
 = 
_REG_BIT
(
RCC_APBSMENR1_OFFSET
, 17),

716 
	mSCC_SPI2
 = 
_REG_BIT
(
RCC_APBSMENR1_OFFSET
, 14),

717 
	mSCC_TIM7
 = 
_REG_BIT
(
RCC_APBSMENR1_OFFSET
, 5),

718 
	mSCC_TIM6
 = 
_REG_BIT
(
RCC_APBSMENR1_OFFSET
, 4),

719 
	mSCC_TIM3
 = 
_REG_BIT
(
RCC_APBSMENR1_OFFSET
, 1),

720 
	mSCC_TIM2
 = 
_REG_BIT
(
RCC_APBSMENR1_OFFSET
, 0),

722 
	mSCC_ADC
 = 
_REG_BIT
(
RCC_APBSMENR2_OFFSET
, 20),

723 
	mSCC_TIM17
 = 
_REG_BIT
(
RCC_APBSMENR2_OFFSET
, 18),

724 
	mSCC_TIM16
 = 
_REG_BIT
(
RCC_APBSMENR2_OFFSET
, 17),

725 
	mSCC_TIM15
 = 
_REG_BIT
(
RCC_APBSMENR2_OFFSET
, 16),

726 
	mSCC_TIM14
 = 
_REG_BIT
(
RCC_APBSMENR2_OFFSET
, 15),

727 
	mSCC_USART1
 = 
_REG_BIT
(
RCC_APBSMENR2_OFFSET
, 14),

728 
	mSCC_SPI1
 = 
_REG_BIT
(
RCC_APBSMENR2_OFFSET
, 12),

729 
	mSCC_TIM1
 = 
_REG_BIT
(
RCC_APBSMENR2_OFFSET
, 11),

730 
	mSCC_SYSCFG
 = 
_REG_BIT
(
RCC_APBSMENR2_OFFSET
, 0),

733 
	ercc_≥rùh_r°
 {

734 
	mRST_GPIOF
 = 
_REG_BIT
(
RCC_IOPRSTR_OFFSET
, 5),

735 
	mRST_GPIOE
 = 
_REG_BIT
(
RCC_IOPRSTR_OFFSET
, 4),

736 
	mRST_GPIOD
 = 
_REG_BIT
(
RCC_IOPRSTR_OFFSET
, 3),

737 
	mRST_GPIOC
 = 
_REG_BIT
(
RCC_IOPRSTR_OFFSET
, 2),

738 
	mRST_GPIOB
 = 
_REG_BIT
(
RCC_IOPRSTR_OFFSET
, 1),

739 
	mRST_GPIOA
 = 
_REG_BIT
(
RCC_IOPRSTR_OFFSET
, 0),

741 
	mRST_RNG
 = 
_REG_BIT
(
RCC_AHBRSTR_OFFSET
, 18),

742 
	mRST_AES
 = 
_REG_BIT
(
RCC_AHBRSTR_OFFSET
, 16),

743 
	mRST_CRC
 = 
_REG_BIT
(
RCC_AHBRSTR_OFFSET
, 12),

744 
	mRST_FLASH
 = 
_REG_BIT
(
RCC_AHBRSTR_OFFSET
, 8),

745 
	mRST_DMA
 = 
_REG_BIT
(
RCC_AHBRSTR_OFFSET
, 0),

746 
	mRST_DMA1
 = 
_REG_BIT
(
RCC_AHBRSTR_OFFSET
, 0),

748 
	mRST_LPTIM1
 = 
_REG_BIT
(
RCC_APBRSTR1_OFFSET
, 31),

749 
	mRST_LPTIM2
 = 
_REG_BIT
(
RCC_APBRSTR1_OFFSET
, 30),

750 
	mRST_DAC1
 = 
_REG_BIT
(
RCC_APBRSTR1_OFFSET
, 29),

751 
	mRST_PWR
 = 
_REG_BIT
(
RCC_APBRSTR1_OFFSET
, 28),

752 
	mRST_DBG
 = 
_REG_BIT
(
RCC_APBRSTR1_OFFSET
, 27),

753 
	mRST_UCPD2
 = 
_REG_BIT
(
RCC_APBRSTR1_OFFSET
, 26),

754 
	mRST_UCPD1
 = 
_REG_BIT
(
RCC_APBRSTR1_OFFSET
, 25),

755 
	mRST_CEC
 = 
_REG_BIT
(
RCC_APBRSTR1_OFFSET
, 24),

756 
	mRST_I2C2
 = 
_REG_BIT
(
RCC_APBRSTR1_OFFSET
, 22),

757 
	mRST_I2C1
 = 
_REG_BIT
(
RCC_APBRSTR1_OFFSET
, 21),

758 
	mRST_LPUART1
 = 
_REG_BIT
(
RCC_APBRSTR1_OFFSET
, 20),

759 
	mRST_USART4
 = 
_REG_BIT
(
RCC_APBRSTR1_OFFSET
, 19),

760 
	mRST_USART3
 = 
_REG_BIT
(
RCC_APBRSTR1_OFFSET
, 18),

761 
	mRST_USART2
 = 
_REG_BIT
(
RCC_APBRSTR1_OFFSET
, 17),

762 
	mRST_SPI2
 = 
_REG_BIT
(
RCC_APBRSTR1_OFFSET
, 14),

763 
	mRST_TIM7
 = 
_REG_BIT
(
RCC_APBRSTR1_OFFSET
, 5),

764 
	mRST_TIM6
 = 
_REG_BIT
(
RCC_APBRSTR1_OFFSET
, 4),

765 
	mRST_TIM3
 = 
_REG_BIT
(
RCC_APBRSTR1_OFFSET
, 1),

766 
	mRST_TIM2
 = 
_REG_BIT
(
RCC_APBRSTR1_OFFSET
, 0),

768 
	mRST_ADC
 = 
_REG_BIT
(
RCC_APBRSTR2_OFFSET
, 20),

769 
	mRST_TIM17
 = 
_REG_BIT
(
RCC_APBRSTR2_OFFSET
, 18),

770 
	mRST_TIM16
 = 
_REG_BIT
(
RCC_APBRSTR2_OFFSET
, 17),

771 
	mRST_TIM15
 = 
_REG_BIT
(
RCC_APBRSTR2_OFFSET
, 16),

772 
	mRST_TIM14
 = 
_REG_BIT
(
RCC_APBRSTR2_OFFSET
, 15),

773 
	mRST_USART1
 = 
_REG_BIT
(
RCC_APBRSTR2_OFFSET
, 14),

774 
	mRST_SPI1
 = 
_REG_BIT
(
RCC_APBRSTR2_OFFSET
, 12),

775 
	mRST_TIM1
 = 
_REG_BIT
(
RCC_APBRSTR2_OFFSET
, 11),

776 
	mRST_SYSCFG
 = 
_REG_BIT
(
RCC_APBRSTR2_OFFSET
, 0),

779 
	srcc_˛ock_sˇÀ
 {

780 
rcc_osc
 
	msys˛ock_sour˚
;

783 
uöt8_t
 
	m∂l_sour˚
;

784 
uöt8_t
 
	m∂l_div
;

785 
uöt8_t
 
	m∂l_mul
;

786 
uöt8_t
 
	m∂Õ_div
;

787 
uöt8_t
 
	m∂lq_div
;

788 
uöt8_t
 
	m∂Ã_div
;

791 
uöt8_t
 
	mhsisys_div
;

793 
uöt8_t
 
	mh¥e
;

794 
uöt8_t
 
	mµª
;

795 
uöt8_t
 
	mÊash_waô°©es
;

796 
pwr_vos_sˇÀ
 
	mvﬁège_sˇÀ
;

797 
uöt32_t
 
	mahb_‰equícy
;

798 
uöt32_t
 
	m≠b_‰equícy
;

801 
	ercc_˛ock
 {

802 
	mRCC_CLOCK_CONFIG_LSI_32KHZ
,

803 
	mRCC_CLOCK_CONFIG_HSI_4MHZ
,

804 
	mRCC_CLOCK_CONFIG_HSI_16MHZ
,

805 
	mRCC_CLOCK_CONFIG_HSI_PLL_32MHZ
,

806 
	mRCC_CLOCK_CONFIG_HSI_PLL_64MHZ
,

807 
	mRCC_CLOCK_CONFIG_HSE_12MHZ_PLL_64MHZ
,

808 
	mRCC_CLOCK_CONFIG_END


811 c⁄° 
rcc_˛ock_sˇÀ
 
rcc_˛ock_c⁄fig
[
RCC_CLOCK_CONFIG_END
];

813 
	~<lib›ícm3/°m32/comm⁄/rcc_comm⁄_Æl.h
>

815 
BEGIN_DECLS


817 
rcc_osc_⁄
(
rcc_osc
 
osc
);

818 
rcc_osc_off
(
rcc_osc
 
osc
);

820 
rcc_css_íabÀ
();

821 
rcc_css_dißbÀ
();

822 
rcc_css_öt_˛ór
();

823 
rcc_css_öt_Êag
();

825 
rcc_£t_sys˛k_sour˚
(
rcc_osc
 
osc
);

826 
rcc_waô_f‹_sys˛k_°©us
(
rcc_osc
 
osc
);

827 
rcc_osc
 
rcc_sy°em_˛ock_sour˚
();

829 
rcc_£t_∂l_sour˚
(
uöt32_t
 
∂l§c
);

830 
rcc_£t_maö_∂l
(
uöt32_t
 
sour˚
, uöt32_à
∂lm
, uöt32_à
∂ 
, uöt32_à
∂Õ
, uöt32_à
∂lq
, uöt32_à
∂Ã
);

831 
rcc_íabÀ_∂Õ
(
boﬁ
 
íabÀ
);

832 
rcc_íabÀ_∂lq
(
boﬁ
 
íabÀ
);

833 
rcc_íabÀ_∂Ã
(
boﬁ
 
íabÀ
);

835 
rcc_£t_µª
(
uöt32_t
 
µª
);

836 
rcc_£t_h¥e
(
uöt32_t
 
h¥e
);

837 
rcc_£t_hsisys_div
(
uöt32_t
 
hsidiv
);

838 
rcc_£t_mc›ª
(
uöt32_t
 
mc›ª
);

840 
rcc_˛ock_£tup
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
);

842 
rcc_£t_∫g_˛k_div
(
uöt32_t
 
∫g_div
);

843 
rcc_£t_≥rùhîÆ_˛k_£l
(
uöt32_t
 
≥rùh
, uöt32_à
£l
);

845 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/g0/rng.h

29 #i‚de‡
LIBOPENCM3_RNG_H


30 
	#LIBOPENCM3_RNG_H


	)

32 
	~<lib›ícm3/°m32/comm⁄/∫g_comm⁄_v1.h
>

37 
	#RNG_CR_CED
 (1 << 5)

	)

	@lib/libopencm3/include/libopencm3/stm32/g0/spi.h

28 #i‚de‡
LIBOPENCM3_SPI_H


29 
	#LIBOPENCM3_SPI_H


	)

31 
	~<lib›ícm3/°m32/comm⁄/•i_comm⁄_Æl.h
>

32 
	~<lib›ícm3/°m32/comm⁄/•i_comm⁄_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/g0/syscfg.h

31 #i‚de‡
LIBOPENCM3_SYSCFG_H


32 
	#LIBOPENCM3_SYSCFG_H


	)

38 
	#SYSCFG_CFGR1
 
	`MMIO32
(
SYSCFG_BASE
 + 0x00)

	)

39 
	#SYSCFG_CFGR2
 
	`MMIO32
(
SYSCFG_BASE
 + 0x18)

	)

41 
	#SYSCFG_ITLINE
(
löe
Ë
	`MMIO32
(
SYSCFG_BASE
 + 0x80 + (löe)*4)

	)

49 
	#SYSCFG_CFGR1_I2C_PA10_FMP
 (1 << 23)

	)

52 
	#SYSCFG_CFGR1_I2C_PA9_FMP
 (1 << 22)

	)

55 
	#SYSCFG_CFGR1_I2C2_FMP
 (1 << 21)

	)

58 
	#SYSCFG_CFGR1_I2C1_FMP
 (1 << 20)

	)

61 
	#SYSCFG_CFGR1_I2C_PB9_FMP
 (1 << 19)

	)

64 
	#SYSCFG_CFGR1_I2C_PB8_FMP
 (1 << 18)

	)

67 
	#SYSCFG_CFGR1_I2C_PB7_FMP
 (1 << 17)

	)

70 
	#SYSCFG_CFGR1_I2C_PB6_FMP
 (1 << 16)

	)

73 
	#SYSCFG_CFGR1_UCPD2_STROBE
 (1 << 10)

	)

76 
	#SYSCFG_CFGR1_UCPD1_STROBE
 (1 << 9)

	)

79 
	#SYSCFG_CFGR1_BOOSTEN
 (1 << 8)

	)

81 
	#SYSCFG_CFGR1_IR_MOD_SHIFT
 6

	)

82 
	#SYSCFG_CFGR1_IR_MOD_MASK
 0x03

	)

86 
	#SYSCFG_CFGR1_IR_MOD_TIM16
 0

	)

87 
	#SYSCFG_CFGR1_IR_MOD_USART1
 1

	)

88 
	#SYSCFG_CFGR1_IR_MOD_USART4
 2

	)

92 
	#SYSCFG_CFGR1_IR_POL
 (1 << 5)

	)

95 
	#SYSCFG_CFGR1_PA12_RMP
 (1 << 4)

	)

98 
	#SYSCFG_CFGR1_PA11_RMP
 (1 << 3)

	)

100 
	#SYSCFG_CFGR1_MEM_MODE_SHIFT
 0

	)

101 
	#SYSCFG_CFGR1_MEM_MODE_MASK
 0x03

	)

105 
	#SYSCFG_CFGR1_MEM_MODE_FLASH
 0

	)

106 
	#SYSCFG_CFGR1_MEM_MODE_SYSTEM
 1

	)

107 
	#SYSCFG_CFGR1_MEM_MODE_SRAM
 3

	)

117 
	#SYSCFG_CFGR2_PB2_CDEN
 (1 << 23)

	)

120 
	#SYSCFG_CFGR2_PB1_CDEN
 (1 << 22)

	)

123 
	#SYSCFG_CFGR2_PB0_CDEN
 (1 << 21)

	)

126 
	#SYSCFG_CFGR2_PA13_CDEN
 (1 << 20)

	)

129 
	#SYSCFG_CFGR2_PA6_CDEN
 (1 << 19)

	)

132 
	#SYSCFG_CFGR2_PA5_CDEN
 (1 << 18)

	)

135 
	#SYSCFG_CFGR2_PA3_CDEN
 (1 << 17)

	)

138 
	#SYSCFG_CFGR2_PA1_CDEN
 (1 << 16)

	)

141 
	#SYSCFG_CFGR2_SRAM_PEF
 (1 << 8)

	)

144 
	#SYSCFG_CFGR2_ECC_LOCK
 (1 << 3)

	)

147 
	#SYSCFG_CFGR2_PVD_LOCK
 (1 << 2)

	)

150 
	#SYSCFG_CFGR2_SRAM_PARITY_LOCK
 (1 << 1)

	)

153 
	#SYSCFG_CFGR2_LOCKUP_LOCK
 (1 << 0)

	)

159 
	#SYSCFG_ITLINE0_WWDG
 (1 << 0)

	)

164 
	#SYSCFG_ITLINE1_PVDOUT
 (1 << 0)

	)

169 
	#SYSCFG_ITLINE2_RTC
 (1 << 1)

	)

170 
	#SYSCFG_ITLINE2_TAMP
 (1 << 0)

	)

175 
	#SYSCFG_ITLINE3_FLASH_ECC
 (1 << 1)

	)

176 
	#SYSCFG_ITLINE3_FLASH_ITF
 (1 << 0)

	)

181 
	#SYSCFG_ITLINE4_RCC
 (1 << 0)

	)

186 
	#SYSCFG_ITLINE5_EXTI1
 (1 << 1)

	)

187 
	#SYSCFG_ITLINE5_EXTI0
 (1 << 0)

	)

192 
	#SYSCFG_ITLINE6_EXTI3
 (1 << 1)

	)

193 
	#SYSCFG_ITLINE6_EXTI2
 (1 << 0)

	)

198 
	#SYSCFG_ITLINE7_EXTI15
 (1 << 11)

	)

199 
	#SYSCFG_ITLINE7_EXTI14
 (1 << 10)

	)

200 
	#SYSCFG_ITLINE7_EXTI13
 (1 << 9)

	)

201 
	#SYSCFG_ITLINE7_EXTI12
 (1 << 8)

	)

202 
	#SYSCFG_ITLINE7_EXTI11
 (1 << 7)

	)

203 
	#SYSCFG_ITLINE7_EXTI10
 (1 << 6)

	)

204 
	#SYSCFG_ITLINE7_EXTI9
 (1 << 5)

	)

205 
	#SYSCFG_ITLINE7_EXTI8
 (1 << 4)

	)

206 
	#SYSCFG_ITLINE7_EXTI7
 (1 << 3)

	)

207 
	#SYSCFG_ITLINE7_EXTI6
 (1 << 2)

	)

208 
	#SYSCFG_ITLINE7_EXTI5
 (1 << 1)

	)

209 
	#SYSCFG_ITLINE7_EXTI4
 (1 << 0)

	)

214 
	#SYSCFG_ITLINE8_UCPD2
 (1 << 1)

	)

215 
	#SYSCFG_ITLINE8_UCPD1
 (1 << 0)

	)

220 
	#SYSCFG_ITLINE9_DMA1_CH1
 (1 << 0)

	)

225 
	#SYSCFG_ITLINE10_DMA1_CH3
 (1 << 1)

	)

226 
	#SYSCFG_ITLINE10_DMA1_CH2
 (1 << 0)

	)

231 
	#SYSCFG_ITLINE11_DMA1_CH7
 (1 << 4)

	)

232 
	#SYSCFG_ITLINE11_DMA1_CH6
 (1 << 3)

	)

233 
	#SYSCFG_ITLINE11_DMA1_CH5
 (1 << 2)

	)

234 
	#SYSCFG_ITLINE11_DMA1_CH4
 (1 << 1)

	)

235 
	#SYSCFG_ITLINE11_DMAMUX
 (1 << 0)

	)

240 
	#SYSCFG_ITLINE12_COMP2
 (1 << 2)

	)

241 
	#SYSCFG_ITLINE12_COMP1
 (1 << 1)

	)

242 
	#SYSCFG_ITLINE12_ADC
 (1 << 0)

	)

247 
	#SYSCFG_ITLINE13_TIM1_BRK
 (1 << 3)

	)

248 
	#SYSCFG_ITLINE13_TIM1_UPD
 (1 << 2)

	)

249 
	#SYSCFG_ITLINE13_TIM1_TRG
 (1 << 1)

	)

250 
	#SYSCFG_ITLINE13_TIM1_CCU
 (1 << 0)

	)

255 
	#SYSCFG_ITLINE14_TIM1_CC
 (1 << 0)

	)

260 
	#SYSCFG_ITLINE15_TIM2
 (1 << 0)

	)

265 
	#SYSCFG_ITLINE16_TIM3
 (1 << 0)

	)

270 
	#SYSCFG_ITLINE17_LPTIM1
 (1 << 2)

	)

271 
	#SYSCFG_ITLINE17_DAC
 (1 << 1)

	)

272 
	#SYSCFG_ITLINE17_TIM6
 (1 << 0)

	)

277 
	#SYSCFG_ITLINE18_LPTIM2
 (1 << 1)

	)

278 
	#SYSCFG_ITLINE18_TIM7
 (1 << 0)

	)

283 
	#SYSCFG_ITLINE19_TIM14
 (1 << 0)

	)

288 
	#SYSCFG_ITLINE20_TIM15
 (1 << 0)

	)

293 
	#SYSCFG_ITLINE21_TIM16
 (1 << 0)

	)

298 
	#SYSCFG_ITLINE22_TIM17
 (1 << 0)

	)

303 
	#SYSCFG_ITLINE23_I2C1
 (1 << 0)

	)

308 
	#SYSCFG_ITLINE24_I2C2
 (1 << 0)

	)

313 
	#SYSCFG_ITLINE25_SPI1
 (1 << 0)

	)

318 
	#SYSCFG_ITLINE26_SPI2
 (1 << 0)

	)

323 
	#SYSCFG_ITLINE27_USART1
 (1 << 0)

	)

328 
	#SYSCFG_ITLINE28_USART2
 (1 << 0)

	)

333 
	#SYSCFG_ITLINE29_LPUART1
 (1 << 2)

	)

334 
	#SYSCFG_ITLINE29_USART4
 (1 << 1)

	)

335 
	#SYSCFG_ITLINE29_USART3
 (1 << 0)

	)

340 
	#SYSCFG_ITLINE30_CEC
 (1 << 0)

	)

345 
	#SYSCFG_ITLINE31_AES
 (1 << 1)

	)

346 
	#SYSCFG_ITLINE31_RNG
 (1 << 0)

	)

	@lib/libopencm3/include/libopencm3/stm32/g0/timer.h

30 #i‚de‡
LIBOPENCM3_TIMER_H


31 
	#LIBOPENCM3_TIMER_H


	)

33 
	~<lib›ícm3/°m32/comm⁄/timî_comm⁄_Æl.h
>

38 
	#TIM_OR1
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x50)

	)

39 
	#TIM2_OR1
 
	`TIM_OR1
(
TIM2
)

	)

40 
	#TIM3_OR1
 
	`TIM_OR1
(
TIM3
)

	)

43 
	#TIM_AF1
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x60)

	)

44 
	#TIM2_AF1
 
	`TIM_AF1
(
TIM2
)

	)

45 
	#TIM3_AF1
 
	`TIM_AF1
(
TIM3
)

	)

46 
	#TIM16_AF1
 
	`TIM_AF1
(
TIM16
)

	)

47 
	#TIM17_AF1
 
	`TIM_AF1
(
TIM17
)

	)

50 
	#TIM_TISEL
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x68)

	)

51 
	#TIM2_TISEL
 
	`TIM_TISEL
(
TIM2
)

	)

52 
	#TIM3_TISEL
 
	`TIM_TISEL
(
TIM3
)

	)

53 
	#TIM14_TISEL
 
	`TIM_TISEL
(
TIM14
)

	)

54 
	#TIM16_TISEL
 
	`TIM_TISEL
(
TIM16
)

	)

55 
	#TIM17_TISEL
 
	`TIM_TISEL
(
TIM17
)

	)

60 
	#TIM_OR1_OCREF_CLR
 (1 << 0)

	)

64 
	#TIM_OR1_OCREF_CLR_COMP1
 (0)

	)

65 
	#TIM_OR1_OCREF_CLR_COMP2
 (1)

	)

68 
BEGIN_DECLS


70 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/g0/usart.h

28 #i‚de‡
LIBOPENCM3_USART_H


29 
	#LIBOPENCM3_USART_H


	)

31 
	~<lib›ícm3/°m32/comm⁄/ußπ_comm⁄_Æl.h
>

32 
	~<lib›ícm3/°m32/comm⁄/ußπ_comm⁄_v2.h
>

40 
	#USART1
 
USART1_BASE


	)

41 
	#USART2
 
USART2_BASE


	)

42 
	#USART3
 
USART3_BASE


	)

43 
	#USART4
 
USART4_BASE


	)

44 
	#LPUART1
 
LPUART1_BASE


	)

	@lib/libopencm3/include/libopencm3/stm32/g4/doc-stm32g4.h

	@lib/libopencm3/include/libopencm3/stm32/g4/gpio.h

30 #i‚de‡
LIBOPENCM3_GPIO_H


31 
	#LIBOPENCM3_GPIO_H


	)

33 
	~<lib›ícm3/°m32/comm⁄/gpio_comm⁄_f24.h
>

38 
	#GPIO_BRR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x28)

	)

39 
	#GPIOA_BRR
 
	`GPIO_BRR
(
GPIOA
)

	)

40 
	#GPIOB_BRR
 
	`GPIO_BRR
(
GPIOB
)

	)

41 
	#GPIOC_BRR
 
	`GPIO_BRR
(
GPIOC
)

	)

42 
	#GPIOD_BRR
 
	`GPIO_BRR
(
GPIOD
)

	)

43 
	#GPIOE_BRR
 
	`GPIO_BRR
(
GPIOE
)

	)

44 
	#GPIOF_BRR
 
	`GPIO_BRR
(
GPIOF
)

	)

45 
	#GPIOG_BRR
 
	`GPIO_BRR
(
GPIOG
)

	)

46 
	#GPIOH_BRR
 
	`GPIO_BRR
(
GPIOH
)

	)

51 
	#GPIO_OSPEED_LOW
 0x0

	)

52 
	#GPIO_OSPEED_MED
 0x1

	)

53 
	#GPIO_OSPEED_HIGH
 0x2

	)

54 
	#GPIO_OSPEED_VERYHIGH
 0x3

	)

57 
BEGIN_DECLS


59 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/g4/memorymap.h

18 #i‚de‡
LIBOPENCM3_MEMORYMAP_H


19 
	#LIBOPENCM3_MEMORYMAP_H


	)

21 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

23 
	#INFO_BASE
 (0x1fff0000U)

	)

24 
	#PERIPH_BASE_APB1
 (0x40000000U)

	)

25 
	#PERIPH_BASE_APB2
 (0x40010000U)

	)

26 
	#PERIPH_BASE_AHB1
 (0x40020000U)

	)

27 
	#PERIPH_BASE_IOPORT
 (0x48000000U)

	)

28 
	#PERIPH_BASE_AHB2
 (0x50000000U)

	)

29 
	#FMC1_BANK_BASE
 (0x60000000U)

	)

30 
	#FMC3_BANK_BASE
 (0x80000000U)

	)

31 
	#QUADSPI_BANK_BASE
 (0x90000000U)

	)

35 
	#TIM2_BASE
 (
PERIPH_BASE_APB1
 + 0x0000)

	)

36 
	#TIM3_BASE
 (
PERIPH_BASE_APB1
 + 0x0400)

	)

37 
	#TIM4_BASE
 (
PERIPH_BASE_APB1
 + 0x0800)

	)

38 
	#TIM5_BASE
 (
PERIPH_BASE_APB1
 + 0x0c00)

	)

39 
	#TIM6_BASE
 (
PERIPH_BASE_APB1
 + 0x1000)

	)

40 
	#TIM7_BASE
 (
PERIPH_BASE_APB1
 + 0x1400)

	)

41 
	#CRS_BASE
 (
PERIPH_BASE_APB1
 + 0x2000)

	)

42 
	#TAMP_BASE
 (
PERIPH_BASE_APB1
 + 0x2400)

	)

43 
	#RTC_BASE
 (
PERIPH_BASE_APB1
 + 0x2800)

	)

44 
	#WWDG_BASE
 (
PERIPH_BASE_APB1
 + 0x2c00)

	)

45 
	#IWDG_BASE
 (
PERIPH_BASE_APB1
 + 0x3000)

	)

46 
	#SPI2_BASE
 (
PERIPH_BASE_APB1
 + 0x3800)

	)

47 
	#SPI3_BASE
 (
PERIPH_BASE_APB1
 + 0x3c00)

	)

48 
	#USART2_BASE
 (
PERIPH_BASE_APB1
 + 0x4400)

	)

49 
	#USART3_BASE
 (
PERIPH_BASE_APB1
 + 0x4800)

	)

50 
	#UART4_BASE
 (
PERIPH_BASE_APB1
 + 0x4C00)

	)

51 
	#UART5_BASE
 (
PERIPH_BASE_APB1
 + 0x5000)

	)

52 
	#I2C1_BASE
 (
PERIPH_BASE_APB1
 + 0x5400)

	)

53 
	#I2C2_BASE
 (
PERIPH_BASE_APB1
 + 0x5800)

	)

54 
	#USB_DEV_FS_BASE
 (
PERIPH_BASE_APB1
 + 0x5c00)

	)

55 
	#USB_PMA_BASE
 (
PERIPH_BASE_APB1
 + 0x6000)

	)

56 
	#FDCAN1_BASE
 (
PERIPH_BASE_APB1
 + 0x6400)

	)

57 
	#FDCAN2_BASE
 (
PERIPH_BASE_APB1
 + 0x6800)

	)

58 
	#FDCAN3_BASE
 (
PERIPH_BASE_APB1
 + 0x6c00)

	)

59 
	#POWER_CONTROL_BASE
 (
PERIPH_BASE_APB1
 + 0x7000)

	)

60 
	#I2C3_BASE
 (
PERIPH_BASE_APB1
 + 0x7800)

	)

61 
	#LPTIM1_BASE
 (
PERIPH_BASE_APB1
 + 0x7c00)

	)

62 
	#LPUART1_BASE
 (
PERIPH_BASE_APB1
 + 0x8000)

	)

63 
	#I2C4_BASE
 (
PERIPH_BASE_APB1
 + 0x8400)

	)

64 
	#UCPD1_BASE
 (
PERIPH_BASE_APB1
 + 0xA000)

	)

65 
	#FDCAN1_RAM_BASE
 (
PERIPH_BASE_APB1
 + 0xA400)

	)

66 
	#FDCAN2_RAM_BASE
 (
PERIPH_BASE_APB1
 + 0xA800)

	)

67 
	#FDCAN3_RAM_BASE
 (
PERIPH_BASE_APB1
 + 0xAc00)

	)

70 
	#SYSCFG_BASE
 (
PERIPH_BASE_APB2
 + 0x0000)

	)

71 
	#VREFBUF_BASE
 (
PERIPH_BASE_APB2
 + 0x0030)

	)

72 
	#COMP_BASE
 (
PERIPH_BASE_APB2
 + 0x0200)

	)

73 
	#OPAMP_BASE
 (
PERIPH_BASE_APB2
 + 0x0300)

	)

74 
	#EXTI_BASE
 (
PERIPH_BASE_APB2
 + 0x0400)

	)

75 
	#TIM1_BASE
 (
PERIPH_BASE_APB2
 + 0x2c00)

	)

76 
	#SPI1_BASE
 (
PERIPH_BASE_APB2
 + 0x3000)

	)

77 
	#TIM8_BASE
 (
PERIPH_BASE_APB2
 + 0x3400)

	)

78 
	#USART1_BASE
 (
PERIPH_BASE_APB2
 + 0x3800)

	)

79 
	#SPI4_BASE
 (
PERIPH_BASE_APB2
 + 0x3c00)

	)

80 
	#TIM15_BASE
 (
PERIPH_BASE_APB2
 + 0x4000)

	)

81 
	#TIM16_BASE
 (
PERIPH_BASE_APB2
 + 0x4400)

	)

82 
	#TIM17_BASE
 (
PERIPH_BASE_APB2
 + 0x4800)

	)

83 
	#TIM20_BASE
 (
PERIPH_BASE_APB2
 + 0x5000)

	)

84 
	#SAI1_BASE
 (
PERIPH_BASE_APB2
 + 0x5400)

	)

85 
	#HRTIM_BASE
 (
PERIPH_BASE_APB2
 + 0x6800)

	)

88 
	#DMA1_BASE
 (
PERIPH_BASE_AHB1
 + 0x0000)

	)

89 
	#DMA2_BASE
 (
PERIPH_BASE_AHB1
 + 0x0400)

	)

90 
	#DMAMUX_BASE
 (
PERIPH_BASE_AHB1
 + 0x0800)

	)

91 
	#CORDIC_BASE
 (
PERIPH_BASE_AHB1
 + 0x0c00)

	)

92 
	#RCC_BASE
 (
PERIPH_BASE_AHB1
 + 0x1000)

	)

93 
	#FMAC_BASE
 (
PERIPH_BASE_AHB1
 + 0x1400)

	)

94 
	#FLASH_MEM_INTERFACE_BASE
 (
PERIPH_BASE_AHB1
 + 0x2000)

	)

95 
	#CRC_BASE
 (
PERIPH_BASE_AHB1
 + 0x3000)

	)

98 
	#GPIO_PORT_A_BASE
 (
PERIPH_BASE_IOPORT
 + 0x0000)

	)

99 
	#GPIO_PORT_B_BASE
 (
PERIPH_BASE_IOPORT
 + 0x0400)

	)

100 
	#GPIO_PORT_C_BASE
 (
PERIPH_BASE_IOPORT
 + 0x0800)

	)

101 
	#GPIO_PORT_D_BASE
 (
PERIPH_BASE_IOPORT
 + 0x0c00)

	)

102 
	#GPIO_PORT_E_BASE
 (
PERIPH_BASE_IOPORT
 + 0x1000)

	)

103 
	#GPIO_PORT_F_BASE
 (
PERIPH_BASE_IOPORT
 + 0x1400)

	)

104 
	#GPIO_PORT_G_BASE
 (
PERIPH_BASE_IOPORT
 + 0x1800)

	)

107 
	#ADC1_BASE
 (
PERIPH_BASE_AHB2
 + 0x0000)

	)

108 
	#ADC2_BASE
 
ADC1_BASE


	)

109 
	#ADC3_BASE
 (
PERIPH_BASE_AHB2
 + 0x0400)

	)

110 
	#ADC4_BASE
 
ADC3_BASE


	)

111 
	#ADC5_BASE
 
ADC3_BASE


	)

112 
	#DAC1_BASE
 (
PERIPH_BASE_AHB2
 + 0x0800)

	)

113 
	#DAC2_BASE
 (
PERIPH_BASE_AHB2
 + 0x0c00)

	)

114 
	#DAC3_BASE
 (
PERIPH_BASE_AHB2
 + 0x1000)

	)

115 
	#DAC4_BASE
 (
PERIPH_BASE_AHB2
 + 0x1400)

	)

116 
	#AES_BASE
 (
PERIPH_BASE_AHB2
 + 0x6000)

	)

117 
	#RNG_BASE
 (
PERIPH_BASE_AHB2
 + 0x6800)

	)

119 
	#FMC_BASE
 (0xa0000000U)

	)

120 
	#QUADSPI_BASE
 (0xa0001000U)

	)

123 
	#DBGMCU_BASE
 (
PPBI_BASE
 + 0x42000)

	)

126 
	#DESIG_FLASH_SIZE_BASE
 (
INFO_BASE
 + 0x75e0)

	)

127 
	#DESIG_UNIQUE_ID_BASE
 (
INFO_BASE
 + 0x7590)

	)

128 
	#DESIG_UNIQUE_ID0
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
)

	)

129 
	#DESIG_UNIQUE_ID1
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
 + 4)

	)

130 
	#DESIG_UNIQUE_ID2
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
 + 8)

	)

131 
	#DESIG_PACKAGE
 
	`MMIO16
((
INFO_BASE
 + 0x7500))

	)

134 
	#ST_VREFINT_CAL
 
	`MMIO16
((
INFO_BASE
 + 0x75Ø))

	)

135 
	#ST_TSENSE_CAL1_30C
 
	`MMIO16
((
INFO_BASE
 + 0x75a8))

	)

136 
	#ST_TSENSE_CAL2_110C
 
	`MMIO16
((
INFO_BASE
 + 0x75ˇ))

	)

	@lib/libopencm3/include/libopencm3/stm32/g4/rcc.h

37 #i‚de‡
LIBOPENCM3_RCC_H


38 
	#LIBOPENCM3_RCC_H


	)

43 
	#RCC_CR
 
	`MMIO32
(
RCC_BASE
 + 0x00)

	)

44 
	#RCC_ICSCR
 
	`MMIO32
(
RCC_BASE
 + 0x04)

	)

45 
	#RCC_CFGR
 
	`MMIO32
(
RCC_BASE
 + 0x08)

	)

46 
	#RCC_PLLCFGR
 
	`MMIO32
(
RCC_BASE
 + 0x0c)

	)

47 
	#RCC_CIER
 
	`MMIO32
(
RCC_BASE
 + 0x18)

	)

48 
	#RCC_CIFR
 
	`MMIO32
(
RCC_BASE
 + 0x1c)

	)

49 
	#RCC_CICR
 
	`MMIO32
(
RCC_BASE
 + 0x20)

	)

50 
	#RCC_AHB1RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x28)

	)

51 
	#RCC_AHB2RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x2c)

	)

52 
	#RCC_AHB3RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x30)

	)

53 
	#RCC_APB1RSTR1
 
	`MMIO32
(
RCC_BASE
 + 0x38)

	)

54 
	#RCC_APB1RSTR2
 
	`MMIO32
(
RCC_BASE
 + 0x3c)

	)

55 
	#RCC_APB2RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x40)

	)

56 
	#RCC_AHB1ENR
 
	`MMIO32
(
RCC_BASE
 + 0x48)

	)

57 
	#RCC_AHB2ENR
 
	`MMIO32
(
RCC_BASE
 + 0x4c)

	)

58 
	#RCC_AHB3ENR
 
	`MMIO32
(
RCC_BASE
 + 0x50)

	)

59 
	#RCC_APB1ENR1
 
	`MMIO32
(
RCC_BASE
 + 0x58)

	)

60 
	#RCC_APB1ENR2
 
	`MMIO32
(
RCC_BASE
 + 0x5c)

	)

61 
	#RCC_APB2ENR
 
	`MMIO32
(
RCC_BASE
 + 0x60)

	)

62 
	#RCC_AHB1SMENR
 
	`MMIO32
(
RCC_BASE
 + 0x68)

	)

63 
	#RCC_AHB2SMENR
 
	`MMIO32
(
RCC_BASE
 + 0x6c)

	)

64 
	#RCC_AHB3SMENR
 
	`MMIO32
(
RCC_BASE
 + 0x70)

	)

65 
	#RCC_APB1SMENR1
 
	`MMIO32
(
RCC_BASE
 + 0x78)

	)

66 
	#RCC_APB1SMENR2
 
	`MMIO32
(
RCC_BASE
 + 0x7c)

	)

67 
	#RCC_APB2SMENR
 
	`MMIO32
(
RCC_BASE
 + 0x80)

	)

68 
	#RCC_CCIPR
 
	`MMIO32
(
RCC_BASE
 + 0x88)

	)

69 
	#RCC_BDCR
 
	`MMIO32
(
RCC_BASE
 + 0x90)

	)

70 
	#RCC_CSR
 
	`MMIO32
(
RCC_BASE
 + 0x94)

	)

71 
	#RCC_CRRCR
 
	`MMIO32
(
RCC_BASE
 + 0x98)

	)

72 
	#RCC_CCIPR2
 
	`MMIO32
(
RCC_BASE
 + 0x9c)

	)

79 
	#RCC_CR_PLLRDY
 (1 << 25)

	)

80 
	#RCC_CR_PLLON
 (1 << 24)

	)

81 
	#RCC_CR_CSSON
 (1 << 19)

	)

82 
	#RCC_CR_HSEBYP
 (1 << 18)

	)

83 
	#RCC_CR_HSERDY
 (1 << 17)

	)

84 
	#RCC_CR_HSEON
 (1 << 16)

	)

85 
	#RCC_CR_HSIRDY
 (1 << 10)

	)

86 
	#RCC_CR_HSIKERON
 (1 << 9)

	)

87 
	#RCC_CR_HSION
 (1 << 8)

	)

93 
	#RCC_ICSCR_HSITRIM_SHIFT
 24

	)

94 
	#RCC_ICSCR_HSITRIM_MASK
 0x1f

	)

95 
	#RCC_ICSCR_HSICAL_SHIFT
 16

	)

96 
	#RCC_ICSCR_HSICAL_MASK
 0xff

	)

105 
	#RCC_CFGR_MCOPRE_DIV1
 0

	)

106 
	#RCC_CFGR_MCOPRE_DIV2
 1

	)

107 
	#RCC_CFGR_MCOPRE_DIV4
 2

	)

108 
	#RCC_CFGR_MCOPRE_DIV8
 3

	)

109 
	#RCC_CFGR_MCOPRE_DIV16
 4

	)

111 
	#RCC_CFGR_MCOPRE_SHIFT
 28

	)

112 
	#RCC_CFGR_MCOPRE_MASK
 0x7

	)

117 
	#RCC_CFGR_MCO_NOCLK
 0x0

	)

118 
	#RCC_CFGR_MCO_SYSCLK
 0x1

	)

119 
	#RCC_CFGR_MCO_HSI16
 0x3

	)

120 
	#RCC_CFGR_MCO_HSE
 0x4

	)

121 
	#RCC_CFGR_MCO_PLL
 0x5

	)

122 
	#RCC_CFGR_MCO_LSI
 0x6

	)

123 
	#RCC_CFGR_MCO_LSE
 0x7

	)

124 
	#RCC_CFGR_MCO_HSI48
 0x8

	)

126 
	#RCC_CFGR_MCO_SHIFT
 24

	)

127 
	#RCC_CFGR_MCO_MASK
 0xf

	)

132 
	#RCC_CFGR_PPREx_NODIV
 0x0

	)

133 
	#RCC_CFGR_PPREx_DIV2
 0x4

	)

134 
	#RCC_CFGR_PPREx_DIV4
 0x5

	)

135 
	#RCC_CFGR_PPREx_DIV8
 0x6

	)

136 
	#RCC_CFGR_PPREx_DIV16
 0x7

	)

138 
	#RCC_CFGR_PPRE2_MASK
 0x7

	)

139 
	#RCC_CFGR_PPRE2_SHIFT
 11

	)

140 
	#RCC_CFGR_PPRE1_MASK
 0x7

	)

141 
	#RCC_CFGR_PPRE1_SHIFT
 8

	)

147 
	#RCC_CFGR_HPRE_NODIV
 0x0

	)

148 
	#RCC_CFGR_HPRE_DIV2
 0x8

	)

149 
	#RCC_CFGR_HPRE_DIV4
 0x9

	)

150 
	#RCC_CFGR_HPRE_DIV8
 0xa

	)

151 
	#RCC_CFGR_HPRE_DIV16
 0xb

	)

152 
	#RCC_CFGR_HPRE_DIV64
 0xc

	)

153 
	#RCC_CFGR_HPRE_DIV128
 0xd

	)

154 
	#RCC_CFGR_HPRE_DIV256
 0xe

	)

155 
	#RCC_CFGR_HPRE_DIV512
 0xf

	)

157 
	#RCC_CFGR_HPRE_MASK
 0xf

	)

158 
	#RCC_CFGR_HPRE_SHIFT
 4

	)

163 
	#RCC_CFGR_SWx_HSI16
 0x1

	)

164 
	#RCC_CFGR_SWx_HSE
 0x2

	)

165 
	#RCC_CFGR_SWx_PLL
 0x3

	)

167 
	#RCC_CFGR_SWS_MASK
 0x3

	)

168 
	#RCC_CFGR_SWS_SHIFT
 2

	)

169 
	#RCC_CFGR_SW_MASK
 0x3

	)

170 
	#RCC_CFGR_SW_SHIFT
 0

	)

176 
	#RCC_CFGR_PLLPDIV_MASK
 0x1f

	)

177 
	#RCC_CFGR_PLLPDIV_SHIFT
 27

	)

179 
	#RCC_PLLCFGR_PLLR_DIV2
 0

	)

180 
	#RCC_PLLCFGR_PLLR_DIV4
 1

	)

181 
	#RCC_PLLCFGR_PLLR_DIV6
 2

	)

182 
	#RCC_PLLCFGR_PLLR_DIV8
 3

	)

183 
	#RCC_PLLCFGR_PLLR_SHIFT
 25

	)

184 
	#RCC_PLLCFGR_PLLR_MASK
 0x3

	)

186 
	#RCC_PLLCFGR_PLLREN
 
BIT24


	)

188 
	#RCC_PLLCFGR_PLLQ_DIV2
 0

	)

189 
	#RCC_PLLCFGR_PLLQ_DIV4
 1

	)

190 
	#RCC_PLLCFGR_PLLQ_DIV6
 2

	)

191 
	#RCC_PLLCFGR_PLLQ_DIV8
 3

	)

192 
	#RCC_PLLCFGR_PLLQ_SHIFT
 21

	)

193 
	#RCC_PLLCFGR_PLLQ_MASK
 0x3

	)

195 
	#RCC_PLLCFGR_PLLQEN
 
BIT20


	)

198 
	#RCC_PLLCFGR_PLLP
 
BIT17


	)

199 
	#RCC_PLLCFGR_PLLP_DIV7
 0

	)

200 
	#RCC_PLLCFGR_PLLP_DIV17
 
RCC_PLLCFGR_PLLP


	)

201 
	#RCC_PLLPEN
 (1 << 16)

	)

206 
	#RCC_PLLCFGR_PLLN_SHIFT
 8

	)

207 
	#RCC_PLLCFGR_PLLN_MASK
 0x7f

	)

213 
	#RCC_PLLCFGR_PLLM_SHIFT
 0x4

	)

214 
	#RCC_PLLCFGR_PLLM_MASK
 0xf

	)

215 
	#RCC_PLLCFGR_PLLM
(
x
Ë((x)-1)

	)

218 
	#RCC_PLLCFGR_PLLSRC_NONE
 0

	)

219 
	#RCC_PLLCFGR_PLLSRC_HSI16
 2

	)

220 
	#RCC_PLLCFGR_PLLSRC_HSE
 3

	)

221 
	#RCC_PLLCFGR_PLLSRC_SHIFT
 0

	)

222 
	#RCC_PLLCFGR_PLLSRC_MASK
 0x3

	)

230 
	#RCC_CIER_HSI48RDYIE
 (1 << 10)

	)

231 
	#RCC_CIER_LSE_CSSIE
 (1 << 9)

	)

233 
	#RCC_CIER_PLLRDYIE
 (1 << 5)

	)

234 
	#RCC_CIER_HSERDYIE
 (1 << 4)

	)

235 
	#RCC_CIER_HSIRDYIE
 (1 << 3)

	)

236 
	#RCC_CIER_LSERDYIE
 (1 << 1)

	)

237 
	#RCC_CIER_LSIRDYIE
 (1 << 0)

	)

243 
	#RCC_CIFR_HSI48RDYF
 (1 << 10)

	)

244 
	#RCC_CIFR_LSECSSF
 (1 << 9)

	)

245 
	#RCC_CIFR_CSSF
 (1 << 8)

	)

246 
	#RCC_CIFR_PLLRDYF
 (1 << 5)

	)

247 
	#RCC_CIFR_HSERDYF
 (1 << 4)

	)

248 
	#RCC_CIFR_HSIRDYF
 (1 << 3)

	)

249 
	#RCC_CIFR_LSERDYF
 (1 << 1)

	)

250 
	#RCC_CIFR_LSIRDYF
 (1 << 0)

	)

256 
	#RCC_CICR_HSI48RDYC
 (1 << 10)

	)

257 
	#RCC_CICR_LSECSSC
 (1 << 9)

	)

258 
	#RCC_CICR_CSSC
 (1 << 8)

	)

259 
	#RCC_CICR_PLLRDYC
 (1 << 5)

	)

260 
	#RCC_CICR_HSERDYC
 (1 << 4)

	)

261 
	#RCC_CICR_HSIRDYC
 (1 << 3)

	)

262 
	#RCC_CICR_LSERDYC
 (1 << 1)

	)

263 
	#RCC_CICR_LSIRDYC
 (1 << 0)

	)

270 
	#RCC_AHB1RSTR_CRCRST
 (1 << 12)

	)

271 
	#RCC_AHB1RSTR_FLASHRST
 (1 << 8)

	)

272 
	#RCC_AHB1RSTR_FMACRST
 (1 << 4)

	)

273 
	#RCC_AHB1RSTR_CORDIC2RST
 (1 << 3)

	)

274 
	#RCC_AHB1RSTR_DMAMUX1RST
 (1 << 2)

	)

275 
	#RCC_AHB1RSTR_DMA2RST
 (1 << 1)

	)

276 
	#RCC_AHB1RSTR_DMA1RST
 (1 << 0)

	)

281 
	#RCC_AHB2RSTR_RNGRST
 (1 << 26)

	)

282 
	#RCC_AHB2RSTR_AESRST
 (1 << 24)

	)

283 
	#RCC_AHB2RSTR_DAC4RST
 (1 << 19)

	)

284 
	#RCC_AHB2RSTR_DAC3RST
 (1 << 18)

	)

285 
	#RCC_AHB2RSTR_DAC2RST
 (1 << 17)

	)

286 
	#RCC_AHB2RSTR_DAC1RST
 (1 << 16)

	)

287 
	#RCC_AHB2RSTR_ADC345RST
 (1 << 14)

	)

288 
	#RCC_AHB2RSTR_ADC12RST
 (1 << 13)

	)

289 
	#RCC_AHB2RSTR_GPIOGRST
 (1 << 6)

	)

290 
	#RCC_AHB2RSTR_GPIOFRST
 (1 << 5)

	)

291 
	#RCC_AHB2RSTR_GPIOERST
 (1 << 4)

	)

292 
	#RCC_AHB2RSTR_GPIODRST
 (1 << 3)

	)

293 
	#RCC_AHB2RSTR_GPIOCRST
 (1 << 2)

	)

294 
	#RCC_AHB2RSTR_GPIOBRST
 (1 << 1)

	)

295 
	#RCC_AHB2RSTR_GPIOARST
 (1 << 0)

	)

301 
	#RCC_AHB3RSTR_QSPIRST
 (1 << 8)

	)

302 
	#RCC_AHB3RSTR_FMCRST
 (1 << 0)

	)

310 
	#RCC_APB1RSTR1_LPTIM1RST
 (1 << 31)

	)

311 
	#RCC_APB1RSTR1_I2C3RST
 (1 << 30)

	)

312 
	#RCC_APB1RSTR1_PWRRST
 (1 << 28)

	)

313 
	#RCC_APB1RSTR1_FDCANRST
 (1 << 25)

	)

314 
	#RCC_APB1RSTR1_USBRST
 (1 << 23)

	)

315 
	#RCC_APB1RSTR1_I2C2RST
 (1 << 22)

	)

316 
	#RCC_APB1RSTR1_I2C1RST
 (1 << 21)

	)

317 
	#RCC_APB1RSTR1_UART5RST
 (1 << 20)

	)

318 
	#RCC_APB1RSTR1_UART4RST
 (1 << 19)

	)

319 
	#RCC_APB1RSTR1_USART3RST
 (1 << 18)

	)

320 
	#RCC_APB1RSTR1_USART2RST
 (1 << 17)

	)

321 
	#RCC_APB1RSTR1_SPI3RST
 (1 << 15)

	)

322 
	#RCC_APB1RSTR1_SPI2RST
 (1 << 14)

	)

323 
	#RCC_APB1RSTR1_CRSRST
 (1 << 8)

	)

324 
	#RCC_APB1RSTR1_TIM7RST
 (1 << 5)

	)

325 
	#RCC_APB1RSTR1_TIM6RST
 (1 << 4)

	)

326 
	#RCC_APB1RSTR1_TIM5RST
 (1 << 3)

	)

327 
	#RCC_APB1RSTR1_TIM4RST
 (1 << 2)

	)

328 
	#RCC_APB1RSTR1_TIM3RST
 (1 << 1)

	)

329 
	#RCC_APB1RSTR1_TIM2RST
 (1 << 0)

	)

334 
	#RCC_APB1RSTR2_UCPD1RST
 (1 << 8)

	)

335 
	#RCC_APB1RSTR2_I2C4RST
 (1 << 1)

	)

336 
	#RCC_APB1RSTR2_LPUART1RST
 (1 << 0)

	)

342 
	#RCC_APB2RSTR_HRTIM1RST
 (1 << 26)

	)

343 
	#RCC_APB2RSTR_SAI1RST
 (1 << 21)

	)

344 
	#RCC_APB2RSTR_TIM20RST
 (1 << 20)

	)

345 
	#RCC_APB2RSTR_TIM17RST
 (1 << 18)

	)

346 
	#RCC_APB2RSTR_TIM16RST
 (1 << 17)

	)

347 
	#RCC_APB2RSTR_TIM15RST
 (1 << 16)

	)

348 
	#RCC_APB2RSTR_SPI4RST
 (1 << 15)

	)

349 
	#RCC_APB2RSTR_USART1RST
 (1 << 14)

	)

350 
	#RCC_APB2RSTR_TIM8RST
 (1 << 13)

	)

351 
	#RCC_APB2RSTR_SPI1RST
 (1 << 12)

	)

352 
	#RCC_APB2RSTR_TIM1RST
 (1 << 11)

	)

353 
	#RCC_APB2RSTR_SYSCFGRST
 (1 << 0)

	)

360 
	#RCC_AHB1ENR_CRCEN
 (1 << 12)

	)

361 
	#RCC_AHB1ENR_FLASHEN
 (1 << 8)

	)

362 
	#RCC_AHB1ENR_FMACEN
 (1 << 4)

	)

363 
	#RCC_AHB1ENR_CORDICEN
 (1 << 3)

	)

364 
	#RCC_AHB1ENR_DMAMUX1EN
 (1 << 2)

	)

365 
	#RCC_AHB1ENR_DMA2EN
 (1 << 1)

	)

366 
	#RCC_AHB1ENR_DMA1EN
 (1 << 0)

	)

371 
	#RCC_AHB2ENR_RNGEN
 (1 << 26)

	)

372 
	#RCC_AHB2ENR_AESEN
 (1 << 24)

	)

373 
	#RCC_AHB2ENR_DAC4EN
 (1 << 19)

	)

374 
	#RCC_AHB2ENR_DAC3EN
 (1 << 18)

	)

375 
	#RCC_AHB2ENR_DAC2EN
 (1 << 17)

	)

376 
	#RCC_AHB2ENR_DAC1EN
 (1 << 16)

	)

377 
	#RCC_AHB2ENR_ADC345EN
 (1 << 14)

	)

378 
	#RCC_AHB2ENR_ADC12EN
 (1 << 13)

	)

379 
	#RCC_AHB2ENR_GPIOGEN
 (1 << 6)

	)

380 
	#RCC_AHB2ENR_GPIOFEN
 (1 << 5)

	)

381 
	#RCC_AHB2ENR_GPIOEEN
 (1 << 4)

	)

382 
	#RCC_AHB2ENR_GPIODEN
 (1 << 3)

	)

383 
	#RCC_AHB2ENR_GPIOCEN
 (1 << 2)

	)

384 
	#RCC_AHB2ENR_GPIOBEN
 (1 << 1)

	)

385 
	#RCC_AHB2ENR_GPIOAEN
 (1 << 0)

	)

390 
	#RCC_AHB3ENR_QSPIEN
 (1 << 8)

	)

391 
	#RCC_AHB3ENR_FMCEN
 (1 << 0)

	)

400 
	#RCC_APB1ENR1_LPTIM1EN
 (1 << 31)

	)

401 
	#RCC_APB1ENR1_I2C3EN
 (1 << 30)

	)

402 
	#RCC_APB1ENR1_PWREN
 (1 << 28)

	)

403 
	#RCC_APB1ENR1_FDCANEN
 (1 << 25)

	)

404 
	#RCC_APB1ENR1_USBEN
 (1 << 23)

	)

405 
	#RCC_APB1ENR1_I2C2EN
 (1 << 22)

	)

406 
	#RCC_APB1ENR1_I2C1EN
 (1 << 21)

	)

407 
	#RCC_APB1ENR1_UART5EN
 (1 << 20)

	)

408 
	#RCC_APB1ENR1_UART4EN
 (1 << 19)

	)

409 
	#RCC_APB1ENR1_USART3EN
 (1 << 18)

	)

410 
	#RCC_APB1ENR1_USART2EN
 (1 << 17)

	)

411 
	#RCC_APB1ENR1_SPI3EN
 (1 << 15)

	)

412 
	#RCC_APB1ENR1_SPI2EN
 (1 << 14)

	)

413 
	#RCC_APB1ENR1_WWDGEN
 (1 << 11)

	)

414 
	#RCC_APB1ENR1_RTCAPBEN
 (1 << 10)

	)

415 
	#RCC_APB1ENR1_CRSEN
 (1 << 8)

	)

416 
	#RCC_APB1ENR1_TIM7EN
 (1 << 5)

	)

417 
	#RCC_APB1ENR1_TIM6EN
 (1 << 4)

	)

418 
	#RCC_APB1ENR1_TIM5EN
 (1 << 3)

	)

419 
	#RCC_APB1ENR1_TIM4EN
 (1 << 2)

	)

420 
	#RCC_APB1ENR1_TIM3EN
 (1 << 1)

	)

421 
	#RCC_APB1ENR1_TIM2EN
 (1 << 0)

	)

426 
	#RCC_APB1ENR2_UCPD1EN
 (1 << 8)

	)

427 
	#RCC_APB1ENR2_I2C4EN
 (1 << 1)

	)

428 
	#RCC_APB1ENR2_LPUART1EN
 (1 << 0)

	)

434 
	#RCC_APB2ENR_HRTIM1EN
 (1 << 26)

	)

435 
	#RCC_APB2ENR_SAI1EN
 (1 << 21)

	)

436 
	#RCC_APB2ENR_TIM20EN
 (1 << 20)

	)

437 
	#RCC_APB2ENR_TIM17EN
 (1 << 18)

	)

438 
	#RCC_APB2ENR_TIM16EN
 (1 << 17)

	)

439 
	#RCC_APB2ENR_TIM15EN
 (1 << 16)

	)

440 
	#RCC_APB2ENR_SPI4EN
 (1 << 15)

	)

441 
	#RCC_APB2ENR_USART1EN
 (1 << 14)

	)

442 
	#RCC_APB2ENR_TIM8EN
 (1 << 13)

	)

443 
	#RCC_APB2ENR_SPI1EN
 (1 << 12)

	)

444 
	#RCC_APB2ENR_TIM1EN
 (1 << 11)

	)

445 
	#RCC_APB2ENR_SYSCFGEN
 (1 << 0)

	)

451 
	#RCC_AHB1SMENR_CRCSMEN
 (1 << 12)

	)

452 
	#RCC_AHB1SMENR_SRAM1SMEN
 (1 << 9)

	)

453 
	#RCC_AHB1SMENR_FLASHSMEN
 (1 << 8)

	)

454 
	#RCC_AHB1SMENR_FMACSMEN
 (1 << 4)

	)

455 
	#RCC_AHB1SMENR_CORFDICSMEN
 (1 << 3)

	)

456 
	#RCC_AHB1SMENR_DMAMUX1SMEN
 (1 << 2)

	)

457 
	#RCC_AHB1SMENR_DMA2SMEN
 (1 << 1)

	)

458 
	#RCC_AHB1SMENR_DMA1SMEN
 (1 << 0)

	)

464 
	#RCC_AHB2SMENR_RNGSMEN
 (1 << 26)

	)

465 
	#RCC_AHB2SMENR_AESSMEN
 (1 << 24)

	)

466 
	#RCC_AHB2SMENR_DAC4SMEN
 (1 << 19)

	)

467 
	#RCC_AHB2SMENR_DAC3SMEN
 (1 << 18)

	)

468 
	#RCC_AHB2SMENR_DAC2SMEN
 (1 << 17)

	)

469 
	#RCC_AHB2SMENR_DAC1SMEN
 (1 << 16)

	)

470 
	#RCC_AHB2SMENR_ADC345SMEN
 (1 << 14)

	)

471 
	#RCC_AHB2SMENR_ADC12SMEN
 (1 << 13)

	)

472 
	#RCC_AHB2SMENR_SRAM2SMEN
 (1 << 10)

	)

473 
	#RCC_AHB2SMENR_CCMSRAMSMEN
 (1 << 9)

	)

474 
	#RCC_AHB2SMENR_GPIOGSMEN
 (1 << 6)

	)

475 
	#RCC_AHB2SMENR_GPIOFSMEN
 (1 << 5)

	)

476 
	#RCC_AHB2SMENR_GPIOESMEN
 (1 << 4)

	)

477 
	#RCC_AHB2SMENR_GPIODSMEN
 (1 << 3)

	)

478 
	#RCC_AHB2SMENR_GPIOCSMEN
 (1 << 2)

	)

479 
	#RCC_AHB2SMENR_GPIOBSMEN
 (1 << 1)

	)

480 
	#RCC_AHB2SMENR_GPIOASMEN
 (1 << 0)

	)

486 
	#RCC_AHB3SMENR_QSPISMEN
 (1 << 8)

	)

487 
	#RCC_AHB3SMENR_FMCSMEN
 (1 << 0)

	)

493 
	#RCC_APB1SMENR1_LPTIM1SMEN
 (1 << 31)

	)

494 
	#RCC_APB1SMENR1_I2C3SMEN
 (1 << 30)

	)

495 
	#RCC_APB1SMENR1_PWRSMEN
 (1 << 28)

	)

496 
	#RCC_APB1SMENR1_FDCANSMEN
 (1 << 25)

	)

497 
	#RCC_APB1SMENR1_USBSMEN
 (1 << 23)

	)

498 
	#RCC_APB1SMENR1_I2C2SMEN
 (1 << 22)

	)

499 
	#RCC_APB1SMENR1_I2C1SMEN
 (1 << 21)

	)

500 
	#RCC_APB1SMENR1_UART5SMEN
 (1 << 20)

	)

501 
	#RCC_APB1SMENR1_UART4SMEN
 (1 << 19)

	)

502 
	#RCC_APB1SMENR1_USART3SMEN
 (1 << 18)

	)

503 
	#RCC_APB1SMENR1_USART2SMEN
 (1 << 17)

	)

504 
	#RCC_APB1SMENR1_SPI3SMEN
 (1 << 15)

	)

505 
	#RCC_APB1SMENR1_SPI2SMEN
 (1 << 14)

	)

506 
	#RCC_APB1SMENR1_WWDGSMEN
 (1 << 11)

	)

507 
	#RCC_APB1SMENR1_RTCAPBSMEN
 (1 << 10)

	)

508 
	#RCC_APB1SMENR1_TIM7SMEN
 (1 << 5)

	)

509 
	#RCC_APB1SMENR1_TIM6SMEN
 (1 << 4)

	)

510 
	#RCC_APB1SMENR1_TIM5SMEN
 (1 << 3)

	)

511 
	#RCC_APB1SMENR1_TIM4SMEN
 (1 << 2)

	)

512 
	#RCC_APB1SMENR1_TIM3SMEN
 (1 << 1)

	)

513 
	#RCC_APB1SMENR1_TIM2SMEN
 (1 << 0)

	)

519 
	#RCC_APB1SMENR2_UCPD1SMEN
 (1 << 8)

	)

520 
	#RCC_APB1SMENR2_I2C4SMEN
 (1 << 1)

	)

521 
	#RCC_APB1SMENR2_LPUART1SMEN
 (1 << 0)

	)

527 
	#RCC_APB2SMENR_HRTIM1SMEN
 (1 << 26)

	)

528 
	#RCC_APB2SMENR_SAI1SMEN
 (1 << 21)

	)

529 
	#RCC_APB2SMENR_TIM20SMEN
 (1 << 20)

	)

530 
	#RCC_APB2SMENR_TIM17SMEN
 (1 << 18)

	)

531 
	#RCC_APB2SMENR_TIM16SMEN
 (1 << 17)

	)

532 
	#RCC_APB2SMENR_TIM15SMEN
 (1 << 16)

	)

533 
	#RCC_APB2SMENR_SPI4SMEN
 (1 << 15)

	)

534 
	#RCC_APB2SMENR_USART1SMEN
 (1 << 14)

	)

535 
	#RCC_APB2SMENR_TIM8SMEN
 (1 << 13)

	)

536 
	#RCC_APB2SMENR_SPI1SMEN
 (1 << 12)

	)

537 
	#RCC_APB2SMENR_TIM1SMEN
 (1 << 11)

	)

538 
	#RCC_APB2SMENR_SYSCFGSMEN
 (1 << 0)

	)

545 
	#RCC_CCIPR_SEL_MASK
 0x3

	)

547 
	#RCC_CCIPR_ADC345_NONE
 0

	)

548 
	#RCC_CCIPR_ADC345_PLLP
 1

	)

549 
	#RCC_CCIPR_ADC345_SYS
 2

	)

550 
	#RCC_CCIPR_ADC345_SHIFT
 30

	)

552 
	#RCC_CCIPR_ADC12_NONE
 0

	)

553 
	#RCC_CCIPR_ADC12_PLLP
 1

	)

554 
	#RCC_CCIPR_ADC12_SYS
 2

	)

555 
	#RCC_CCIPR_ADC12_SHIFT
 28

	)

557 
	#RCC_CCIPR_CLK48_HSI48
 0

	)

558 
	#RCC_CCIPR_CLK48_PLLQ
 2

	)

559 
	#RCC_CCIPR_CLK48_SHIFT
 26

	)

561 
	#RCC_CCIPR_FDCAN_HSE
 0

	)

562 
	#RCC_CCIPR_FDCAN_PLLQ
 1

	)

563 
	#RCC_CCIPR_FDCAN_PCLK
 2

	)

564 
	#RCC_CCIPR_FDCAN_SHIFT
 24

	)

566 
	#RCC_CCIPR_I2S23_SYS
 0

	)

567 
	#RCC_CCIPR_I2S23_PLLQ
 1

	)

568 
	#RCC_CCIPR_I2S23_EXT
 2

	)

569 
	#RCC_CCIPR_I2S23_SHI16
 3

	)

570 
	#RCC_CCIPR_I2S23_SHIFT
 22

	)

572 
	#RCC_CCIPR_SAI1_SYS
 0

	)

573 
	#RCC_CCIPR_SAI1_PLLQ
 1

	)

574 
	#RCC_CCIPR_SAI1_EXT
 2

	)

575 
	#RCC_CCIPR_SAI1_HSI16
 3

	)

576 
	#RCC_CCIPR_SAI1_SHIFT
 20

	)

578 
	#RCC_CCIPR_LPTIM1_PCLK
 0

	)

579 
	#RCC_CCIPR_LPTIM1_LSI
 1

	)

580 
	#RCC_CCIPR_LPTIM1_HSI16
 2

	)

581 
	#RCC_CCIPR_LPTIM1_LSE
 3

	)

582 
	#RCC_CCIPR_LPTIM1SEL_SHIFT
 18

	)

584 
	#RCC_CCIPR_I2Cx_PCLK
 0

	)

585 
	#RCC_CCIPR_I2Cx_SYS
 1

	)

586 
	#RCC_CCIPR_I2Cx_HSI16
 2

	)

587 
	#RCC_CCIPR_I2C3_SHIFT
 16

	)

588 
	#RCC_CCIPR_I2C2_SHIFT
 14

	)

589 
	#RCC_CCIPR_I2C1_SHIFT
 12

	)

591 
	#RCC_CCIPR_LPUART1_PCLK
 0

	)

592 
	#RCC_CCIPR_LPUART1_SYS
 1

	)

593 
	#RCC_CCIPR_LPUART1_HSI16
 2

	)

594 
	#RCC_CCIPR_LPUART1_LSE
 3

	)

595 
	#RCC_CCIPR_LPUART1SEL_SHIFT
 10

	)

597 
	#RCC_CCIPR_USARTx_PCLK
 0

	)

598 
	#RCC_CCIPR_USARTx_SYS
 1

	)

599 
	#RCC_CCIPR_USARTx_HSI16
 2

	)

600 
	#RCC_CCIPR_USARTx_LSE
 3

	)

601 
	#RCC_CCIPR_UARTx_PCLK
 
RCC_CCIPR_USARTx_PCLK


	)

602 
	#RCC_CCIPR_UARTx_SYS
 
RCC_CCIPR_USARTx_SYS


	)

603 
	#RCC_CCIPR_UARTx_HSI16
 
RCC_CCIPR_USARTx_HSI16


	)

604 
	#RCC_CCIPR_UARTx_LSE
 
RCC_CCIPR_USARTx_LSE


	)

605 
	#RCC_CCIPR_UART5_SHIFT
 8

	)

606 
	#RCC_CCIPR_UART4_SHIFT
 6

	)

607 
	#RCC_CCIPR_USART3_SHIFT
 4

	)

608 
	#RCC_CCIPR_USART2_SHIFT
 2

	)

609 
	#RCC_CCIPR_USART1_SHIFT
 0

	)

615 
	#RCC_CCIPR2_QSPI_SYS
 0

	)

616 
	#RCC_CCIPR2_QSPI_HSI16
 1

	)

617 
	#RCC_CCIPR2_QSPI_PLLQ
 2

	)

618 
	#RCC_CCIPR2_QSPI_SHIFT
 20

	)

620 
	#RCC_CCIPR2_I2C4_PCLK
 0

	)

621 
	#RCC_CCIPR2_I2C4_SYS
 1

	)

622 
	#RCC_CCIPR2_I2C4_HSI16
 2

	)

623 
	#RCC_CCIPR2_I2C4_SHIFT
 0

	)

630 
	#RCC_BDCR_LSCOSEL
 (1 << 25)

	)

631 
	#RCC_BDCR_LSCOEN
 (1 << 24)

	)

632 
	#RCC_BDCR_BDRST
 (1 << 16)

	)

633 
	#RCC_BDCR_RTCEN
 (1 << 15)

	)

635 
	#RCC_BDCR_RTCSEL_NONE
 0

	)

636 
	#RCC_BDCR_RTCSEL_LSE
 1

	)

637 
	#RCC_BDCR_RTCSEL_LSI
 2

	)

638 
	#RCC_BDCR_RTCSEL_HSEDIV32
 3

	)

639 
	#RCC_BDCR_RTCSEL_SHIFT
 8

	)

640 
	#RCC_BDCR_RTCSEL_MASK
 0x3

	)

642 
	#RCC_BDCR_LSECSSD
 (1 << 6)

	)

643 
	#RCC_BDCR_LSECSSON
 (1 << 5)

	)

645 
	#RCC_BDCR_LSEDRV_LOW
 0

	)

646 
	#RCC_BDCR_LSEDRV_MEDLOW
 1

	)

647 
	#RCC_BDCR_LSEDRV_MEDHIGH
 2

	)

648 
	#RCC_BDCR_LSEDRV_HIGH
 3

	)

649 
	#RCC_BDCR_LSEDRV_SHIFT
 3

	)

650 
	#RCC_BDCR_LSEDRV_MASK
 0x3

	)

652 
	#RCC_BDCR_LSEBYP
 (1 << 2)

	)

653 
	#RCC_BDCR_LSERDY
 (1 << 1)

	)

654 
	#RCC_BDCR_LSEON
 (1 << 0)

	)

660 
	#RCC_CSR_LPWRRSTF
 (1 << 31)

	)

661 
	#RCC_CSR_WWDGRSTF
 (1 << 30)

	)

662 
	#RCC_CSR_IWDGRSTF
 (1 << 29)

	)

663 
	#RCC_CSR_SFTRSTF
 (1 << 28)

	)

664 
	#RCC_CSR_BORRSTF
 (1 << 27)

	)

665 
	#RCC_CSR_PINRSTF
 (1 << 26)

	)

666 
	#RCC_CSR_OBLRSTF
 (1 << 25)

	)

667 
	#RCC_CSR_RMVF
 (1 << 23)

	)

668 
	#RCC_CSR_RESET_FLAGS
 (
RCC_CSR_LPWRRSTF
 | 
RCC_CSR_WWDGRSTF
 |\

669 
RCC_CSR_IWDGRSTF
 | 
RCC_CSR_SFTRSTF
 | 
RCC_CSR_BORRSTF
 |\

670 
RCC_CSR_PINRSTF
 | 
RCC_CSR_OBLRSTF
)

	)

672 
	#RCC_CSR_LSIRDY
 (1 << 1)

	)

673 
	#RCC_CSR_LSION
 (1 << 0)

	)

679 
	#RCC_CRRCR_HSI48VAL_MASK
 0x1ff

	)

680 
	#RCC_CRRCR_HSI48VAL_SHIFT
 7

	)

682 
	#RCC_CRRCR_HSI48RDY
 
BIT1


	)

683 
	#RCC_CRRCR_HSI48ON
 
BIT0


	)

688 
uöt32_t
 
rcc_ahb_‰equícy
;

689 
uöt32_t
 
rcc_≠b1_‰equícy
;

690 
uöt32_t
 
rcc_≠b2_‰equícy
;

694 
	ercc_osc
 {

695 
	mRCC_PLL
, 
	mRCC_HSE
, 
	mRCC_HSI16
, 
	mRCC_LSE
, 
	mRCC_LSI
, 
	mRCC_HSI48


699 
	#_REG_BIT
(
ba£
, 
bô
Ë(((ba£Ë<< 5Ë+ (bô))

	)

701 
	ercc_≥rùh_˛kí
 {

704 
	mRCC_CRC
 = 
_REG_BIT
(0x48, 12),

705 
	mRCC_FLASH
 = 
_REG_BIT
(0x48, 8),

706 
	mRCC_FMAC
 = 
_REG_BIT
(0x48, 4),

707 
	mRCC_CORDIC
 = 
_REG_BIT
(0x48, 3),

708 
	mRCC_DMAMUX1
 = 
_REG_BIT
(0x48, 2),

709 
	mRCC_DMA2
 = 
_REG_BIT
(0x48, 1),

710 
	mRCC_DMA1
 = 
_REG_BIT
(0x48, 0),

713 
	mRCC_RNG
 = 
_REG_BIT
(0x4c, 26),

714 
	mRCC_AES
 = 
_REG_BIT
(0x4c, 24),

715 
	mRCC_DAC4
 = 
_REG_BIT
(0x4c, 19),

716 
	mRCC_DAC3
 = 
_REG_BIT
(0x4c, 18),

717 
	mRCC_DAC2
 = 
_REG_BIT
(0x4c, 17),

718 
	mRCC_DAC1
 = 
_REG_BIT
(0x4c, 16),

719 
	mRCC_ADC345
 = 
_REG_BIT
(0x4c, 14),

720 
	mRCC_ADC12
 = 
_REG_BIT
(0x4c, 13),

721 
	mRCC_ADC1
 = 
_REG_BIT
(0x4c, 13),

722 
	mRCC_GPIOG
 = 
_REG_BIT
(0x4c, 6),

723 
	mRCC_GPIOF
 = 
_REG_BIT
(0x4c, 5),

724 
	mRCC_GPIOE
 = 
_REG_BIT
(0x4c, 4),

725 
	mRCC_GPIOD
 = 
_REG_BIT
(0x4c, 3),

726 
	mRCC_GPIOC
 = 
_REG_BIT
(0x4c, 2),

727 
	mRCC_GPIOB
 = 
_REG_BIT
(0x4c, 1),

728 
	mRCC_GPIOA
 = 
_REG_BIT
(0x4c, 0),

731 
	mRCC_QSPI
 = 
_REG_BIT
(0x50, 8),

732 
	mRCC_FMC
 = 
_REG_BIT
(0x50, 0),

735 
	mRCC_LPTIM1
 = 
_REG_BIT
(0x58, 31),

736 
	mRCC_I2C3
 = 
_REG_BIT
(0x58, 30),

737 
	mRCC_PWR
 = 
_REG_BIT
(0x58, 28),

738 
	mRCC_FDCAN
 = 
_REG_BIT
(0x58, 25),

739 
	mRCC_USB
 = 
_REG_BIT
(0x58, 23),

740 
	mRCC_I2C2
 = 
_REG_BIT
(0x58, 22),

741 
	mRCC_I2C1
 = 
_REG_BIT
(0x58, 21),

742 
	mRCC_UART5
 = 
_REG_BIT
(0x58, 20),

743 
	mRCC_UART4
 = 
_REG_BIT
(0x58, 19),

744 
	mRCC_USART3
 = 
_REG_BIT
(0x58, 18),

745 
	mRCC_USART2
 = 
_REG_BIT
(0x58, 17),

746 
	mRCC_SPI3
 = 
_REG_BIT
(0x58, 15),

747 
	mRCC_SPI2
 = 
_REG_BIT
(0x58, 14),

748 
	mRCC_WWDG
 = 
_REG_BIT
(0x58, 11),

749 
	mRCC_RTCAPB
 = 
_REG_BIT
(0x58, 10),

750 
	mRCC_CRS
 = 
_REG_BIT
(0x58, 8),

751 
	mRCC_TIM7
 = 
_REG_BIT
(0x58, 5),

752 
	mRCC_TIM6
 = 
_REG_BIT
(0x58, 4),

753 
	mRCC_TIM5
 = 
_REG_BIT
(0x58, 3),

754 
	mRCC_TIM4
 = 
_REG_BIT
(0x58, 2),

755 
	mRCC_TIM3
 = 
_REG_BIT
(0x58, 1),

756 
	mRCC_TIM2
 = 
_REG_BIT
(0x58, 0),

758 
	mRCC_UCPD1
 = 
_REG_BIT
(0x5c, 8),

759 
	mRCC_I2C4
 = 
_REG_BIT
(0x5c, 1),

760 
	mRCC_LPUART1
 = 
_REG_BIT
(0x5c, 0),

763 
	mRCC_HRTIM1
 = 
_REG_BIT
(0x60, 26),

764 
	mRCC_SAI1
 = 
_REG_BIT
(0x60, 21),

765 
	mRCC_TIM20
 = 
_REG_BIT
(0x60, 20),

766 
	mRCC_TIM17
 = 
_REG_BIT
(0x60, 18),

767 
	mRCC_TIM16
 = 
_REG_BIT
(0x60, 17),

768 
	mRCC_TIM15
 = 
_REG_BIT
(0x60, 16),

769 
	mRCC_SPI4
 = 
_REG_BIT
(0x60, 15),

770 
	mRCC_USART1
 = 
_REG_BIT
(0x60, 14),

771 
	mRCC_TIM8
 = 
_REG_BIT
(0x60, 13),

772 
	mRCC_SPI1
 = 
_REG_BIT
(0x60, 12),

773 
	mRCC_TIM1
 = 
_REG_BIT
(0x60, 11),

774 
	mRCC_SYSCFG
 = 
_REG_BIT
(0x60, 0),

777 
	mSCC_CRC
 = 
_REG_BIT
(0x68, 12),

778 
	mSCC_SRAM1
 = 
_REG_BIT
(0x68, 9),

779 
	mSCC_FLASH
 = 
_REG_BIT
(0x68, 8),

780 
	mSCC_FMAC
 = 
_REG_BIT
(0x68, 4),

781 
	mSCC_CORDIC
 = 
_REG_BIT
(0x68, 3),

782 
	mSCC_DMAMUX1
 = 
_REG_BIT
(0x68, 2),

783 
	mSCC_DMA2
 = 
_REG_BIT
(0x68, 1),

784 
	mSCC_DMA1
 = 
_REG_BIT
(0x68, 0),

787 
	mSCC_RNG
 = 
_REG_BIT
(0x6c, 26),

788 
	mSCC_AES
 = 
_REG_BIT
(0x6c, 24),

789 
	mSCC_DAC4
 = 
_REG_BIT
(0x6c, 19),

790 
	mSCC_DAC3
 = 
_REG_BIT
(0x6c, 18),

791 
	mSCC_DAC2
 = 
_REG_BIT
(0x6c, 17),

792 
	mSCC_DAC1
 = 
_REG_BIT
(0x6c, 16),

793 
	mSCC_ADC345
 = 
_REG_BIT
(0x6c, 14),

794 
	mSCC_ADC12
 = 
_REG_BIT
(0x6c, 13),

795 
	mSCC_ADC1
 = 
_REG_BIT
(0x6c, 13),

796 
	mSCC_CCMSRAM
 = 
_REG_BIT
(0x6c, 10),

797 
	mSCC_SRAM2
 = 
_REG_BIT
(0x6c, 9),

798 
	mSCC_GPIOG
 = 
_REG_BIT
(0x6c, 6),

799 
	mSCC_GPIOF
 = 
_REG_BIT
(0x6c, 5),

800 
	mSCC_GPIOE
 = 
_REG_BIT
(0x6c, 4),

801 
	mSCC_GPIOD
 = 
_REG_BIT
(0x6c, 3),

802 
	mSCC_GPIOC
 = 
_REG_BIT
(0x6c, 2),

803 
	mSCC_GPIOB
 = 
_REG_BIT
(0x6c, 1),

804 
	mSCC_GPIOA
 = 
_REG_BIT
(0x6c, 0),

807 
	mSCC_QSPI
 = 
_REG_BIT
(0x70, 8),

808 
	mSCC_FMC
 = 
_REG_BIT
(0x70, 0),

811 
	mSCC_LPTIM1
 = 
_REG_BIT
(0x58, 31),

812 
	mSCC_I2C3
 = 
_REG_BIT
(0x58, 30),

813 
	mSCC_PWR
 = 
_REG_BIT
(0x58, 28),

814 
	mSCC_FDCAN
 = 
_REG_BIT
(0x58, 25),

815 
	mSCC_USB
 = 
_REG_BIT
(0x58, 23),

816 
	mSCC_I2C2
 = 
_REG_BIT
(0x58, 22),

817 
	mSCC_I2C1
 = 
_REG_BIT
(0x58, 21),

818 
	mSCC_UART5
 = 
_REG_BIT
(0x58, 20),

819 
	mSCC_UART4
 = 
_REG_BIT
(0x58, 19),

820 
	mSCC_USART3
 = 
_REG_BIT
(0x58, 18),

821 
	mSCC_USART2
 = 
_REG_BIT
(0x58, 17),

822 
	mSCC_SPI3
 = 
_REG_BIT
(0x58, 15),

823 
	mSCC_SPI2
 = 
_REG_BIT
(0x58, 14),

824 
	mSCC_WWDG
 = 
_REG_BIT
(0x58, 11),

825 
	mSCC_RTCAPB
 = 
_REG_BIT
(0x58, 10),

826 
	mSCC_CRS
 = 
_REG_BIT
(0x58, 8),

827 
	mSCC_TIM7
 = 
_REG_BIT
(0x58, 5),

828 
	mSCC_TIM6
 = 
_REG_BIT
(0x58, 4),

829 
	mSCC_TIM5
 = 
_REG_BIT
(0x58, 3),

830 
	mSCC_TIM4
 = 
_REG_BIT
(0x58, 2),

831 
	mSCC_TIM3
 = 
_REG_BIT
(0x58, 1),

832 
	mSCC_TIM2
 = 
_REG_BIT
(0x58, 0),

834 
	mSCC_UCPD1
 = 
_REG_BIT
(0x5c, 8),

835 
	mSCC_I2C4
 = 
_REG_BIT
(0x5c, 1),

836 
	mSCC_LPUART1
 = 
_REG_BIT
(0x5c, 0),

839 
	mSCC_HRTIM1
 = 
_REG_BIT
(0x60, 26),

840 
	mSCC_SAI1
 = 
_REG_BIT
(0x60, 21),

841 
	mSCC_TIM20
 = 
_REG_BIT
(0x60, 20),

842 
	mSCC_TIM17
 = 
_REG_BIT
(0x60, 18),

843 
	mSCC_TIM16
 = 
_REG_BIT
(0x60, 17),

844 
	mSCC_TIM15
 = 
_REG_BIT
(0x60, 16),

845 
	mSCC_SPI4
 = 
_REG_BIT
(0x60, 15),

846 
	mSCC_USART1
 = 
_REG_BIT
(0x60, 14),

847 
	mSCC_TIM8
 = 
_REG_BIT
(0x60, 13),

848 
	mSCC_SPI1
 = 
_REG_BIT
(0x60, 12),

849 
	mSCC_TIM1
 = 
_REG_BIT
(0x60, 11),

850 
	mSCC_SYSCFG
 = 
_REG_BIT
(0x60, 0),

853 
	ercc_≥rùh_r°
 {

855 
	mRST_CRC
 = 
_REG_BIT
(0x28, 12),

856 
	mRST_FLASH
 = 
_REG_BIT
(0x28, 8),

857 
	mRST_FMAC
 = 
_REG_BIT
(0x28, 4),

858 
	mRST_CORDIC
 = 
_REG_BIT
(0x28, 3),

859 
	mRST_DMAMUX1
 = 
_REG_BIT
(0x28, 2),

860 
	mRST_DMA2
 = 
_REG_BIT
(0x28, 1),

861 
	mRST_DMA1
 = 
_REG_BIT
(0x28, 0),

864 
	mRST_RNG
 = 
_REG_BIT
(0x2c, 26),

865 
	mRST_AES
 = 
_REG_BIT
(0x2c, 24),

866 
	mRST_DAC4
 = 
_REG_BIT
(0x2c, 19),

867 
	mRST_DAC3
 = 
_REG_BIT
(0x2c, 18),

868 
	mRST_DAC2
 = 
_REG_BIT
(0x2c, 17),

869 
	mRST_DAC1
 = 
_REG_BIT
(0x2c, 16),

870 
	mRST_ADC345
 = 
_REG_BIT
(0x2c, 14),

871 
	mRST_ADC12
 = 
_REG_BIT
(0x2c, 13),

872 
	mRST_ADC1
 = 
_REG_BIT
(0x2c, 13),

873 
	mRST_GPIOG
 = 
_REG_BIT
(0x2c, 6),

874 
	mRST_GPIOF
 = 
_REG_BIT
(0x2c, 5),

875 
	mRST_GPIOE
 = 
_REG_BIT
(0x2c, 4),

876 
	mRST_GPIOD
 = 
_REG_BIT
(0x2c, 3),

877 
	mRST_GPIOC
 = 
_REG_BIT
(0x2c, 2),

878 
	mRST_GPIOB
 = 
_REG_BIT
(0x2c, 1),

879 
	mRST_GPIOA
 = 
_REG_BIT
(0x2c, 0),

882 
	mRST_QSPI
 = 
_REG_BIT
(0x30, 8),

883 
	mRST_FMC
 = 
_REG_BIT
(0x30, 0),

886 
	mRST_LPTIM1
 = 
_REG_BIT
(0x38, 31),

887 
	mRST_I2C3
 = 
_REG_BIT
(0x38, 30),

888 
	mRST_PWR
 = 
_REG_BIT
(0x38, 28),

889 
	mRST_FDCAN
 = 
_REG_BIT
(0x38, 25),

890 
	mRST_USB
 = 
_REG_BIT
(0x38, 23),

891 
	mRST_I2C2
 = 
_REG_BIT
(0x38, 22),

892 
	mRST_I2C1
 = 
_REG_BIT
(0x38, 21),

893 
	mRST_UART5
 = 
_REG_BIT
(0x38, 20),

894 
	mRST_UART4
 = 
_REG_BIT
(0x38, 19),

895 
	mRST_USART3
 = 
_REG_BIT
(0x38, 18),

896 
	mRST_USART2
 = 
_REG_BIT
(0x38, 17),

897 
	mRST_SPI3
 = 
_REG_BIT
(0x38, 15),

898 
	mRST_SPI2
 = 
_REG_BIT
(0x38, 14),

899 
	mRST_CRS
 = 
_REG_BIT
(0x38, 8),

900 
	mRST_TIM7
 = 
_REG_BIT
(0x38, 5),

901 
	mRST_TIM6
 = 
_REG_BIT
(0x38, 4),

902 
	mRST_TIM5
 = 
_REG_BIT
(0x38, 3),

903 
	mRST_TIM4
 = 
_REG_BIT
(0x38, 2),

904 
	mRST_TIM3
 = 
_REG_BIT
(0x38, 1),

905 
	mRST_TIM2
 = 
_REG_BIT
(0x38, 0),

907 
	mRST_UCPD1
 = 
_REG_BIT
(0x3c, 8),

908 
	mRST_I2C4
 = 
_REG_BIT
(0x3c, 1),

909 
	mRST_LPUART1
 = 
_REG_BIT
(0x3c, 0),

912 
	mRST_HRTIM1
 = 
_REG_BIT
(0x40, 26),

913 
	mRST_SAI1
 = 
_REG_BIT
(0x40, 21),

914 
	mRST_TIM20
 = 
_REG_BIT
(0x40, 20),

915 
	mRST_TIM17
 = 
_REG_BIT
(0x40, 18),

916 
	mRST_TIM16
 = 
_REG_BIT
(0x40, 17),

917 
	mRST_TIM15
 = 
_REG_BIT
(0x40, 16),

918 
	mRST_SPI4
 = 
_REG_BIT
(0x40, 15),

919 
	mRST_USART1
 = 
_REG_BIT
(0x40, 14),

920 
	mRST_TIM8
 = 
_REG_BIT
(0x40, 13),

921 
	mRST_SPI1
 = 
_REG_BIT
(0x40, 12),

922 
	mRST_TIM1
 = 
_REG_BIT
(0x40, 11),

923 
	mRST_SYSCFG
 = 
_REG_BIT
(0x40, 0),

926 
	~<lib›ícm3/°m32/comm⁄/rcc_comm⁄_Æl.h
>

928 
BEGIN_DECLS


931 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/gpio.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F0
)

24 
	~<lib›ícm3/°m32/f0/gpio.h
>

25 #ñi‡
deföed
(
STM32F1
)

26 
	~<lib›ícm3/°m32/f1/gpio.h
>

27 #ñi‡
deföed
(
STM32F2
)

28 
	~<lib›ícm3/°m32/f2/gpio.h
>

29 #ñi‡
deföed
(
STM32F3
)

30 
	~<lib›ícm3/°m32/f3/gpio.h
>

31 #ñi‡
deföed
(
STM32F4
)

32 
	~<lib›ícm3/°m32/f4/gpio.h
>

33 #ñi‡
deföed
(
STM32F7
)

34 
	~<lib›ícm3/°m32/f7/gpio.h
>

35 #ñi‡
deföed
(
STM32L0
)

36 
	~<lib›ícm3/°m32/l0/gpio.h
>

37 #ñi‡
deföed
(
STM32L1
)

38 
	~<lib›ícm3/°m32/l1/gpio.h
>

39 #ñi‡
deföed
(
STM32L4
)

40 
	~<lib›ícm3/°m32/l4/gpio.h
>

41 #ñi‡
deföed
(
STM32G0
)

42 
	~<lib›ícm3/°m32/g0/gpio.h
>

43 #ñi‡
deföed
(
STM32G4
)

44 
	~<lib›ícm3/°m32/g4/gpio.h
>

45 #ñi‡
deföed
(
STM32H7
)

46 
	~<lib›ícm3/°m32/h7/gpio.h
>

47 #ñi‡
deföed
(
GD32F1X0
)

48 
	~<lib›ícm3/gd32/f1x0/gpio.h
>

	@lib/libopencm3/include/libopencm3/stm32/h7/dac.h

31 #i‚de‡
LIBOPENCM3_DAC_H


32 
	#LIBOPENCM3_DAC_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/dac_comm⁄_Æl.h
>

	@lib/libopencm3/include/libopencm3/stm32/h7/doc-stm32h7.h

	@lib/libopencm3/include/libopencm3/stm32/h7/exti.h

28 #i‚de‡
LIBOPENCM3_EXTI_H


29 
	#LIBOPENCM3_EXTI_H


	)

31 
	~<lib›ícm3/°m32/comm⁄/exti_comm⁄_Æl.h
>

32 
	~<lib›ícm3/°m32/comm⁄/exti_comm⁄_v2.h
>

35 
	#EXTI_CPUPR1
 
	`MMIO32
(
EXTI_BASE
 + 0x88)

	)

36 
	#EXTI_PR
 
EXTI_CPUPR1


	)

38 
BEGIN_DECLS


40 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/h7/flash.h

26 #i‚de‡
LIBOPENCM3_FLASH_H


27 
	#LIBOPENCM3_FLASH_H


	)

29 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_Æl.h
>

30 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_f.h
>

31 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_f24.h
>

38 
	#FLASH_ACR_WRHF_VOS1_70MHZ
 (0 << 
FLASH_ACR_WRHIGHFREQ_SHIFT
)

	)

39 
	#FLASH_ACR_WRHF_VOS1_185MHZ
 (1 << 
FLASH_ACR_WRHIGHFREQ_SHIFT
)

	)

40 
	#FLASH_ACR_WRHF_VOS1_225MHZ
 (2 << 
FLASH_ACR_WRHIGHFREQ_SHIFT
)

	)

41 
	#FLASH_ACR_WRHF_VOS2_55MHZ
 (0 << 
FLASH_ACR_WRHIGHFREQ_SHIFT
)

	)

42 
	#FLASH_ACR_WRHF_VOS2_165MHZ
 (1 << 
FLASH_ACR_WRHIGHFREQ_SHIFT
)

	)

43 
	#FLASH_ACR_WRHF_VOS2_225MHZ
 (2 << 
FLASH_ACR_WRHIGHFREQ_SHIFT
)

	)

44 
	#FLASH_ACR_WRHF_VOS3_45MHZ
 (0 << 
FLASH_ACR_WRHIGHFREQ_SHIFT
)

	)

45 
	#FLASH_ACR_WRHF_VOS3_135MHZ
 (1 << 
FLASH_ACR_WRHIGHFREQ_SHIFT
)

	)

46 
	#FLASH_ACR_WRHF_VOS3_225MHZ
 (2 << 
FLASH_ACR_WRHIGHFREQ_SHIFT
)

	)

48 
	#FLASH_ACR_WRHIGHFREQ_MASK
 (0x3)

	)

49 
	#FLASH_ACR_WRHIGHFREQ_SHIFT
 (0x4)

	)

	@lib/libopencm3/include/libopencm3/stm32/h7/fmc.h

24 #i‚de‡
LIBOPENCM3_H7_FMC_H


25 
	#LIBOPENCM3_H7_FMC_H


	)

27 #i‚de‡
LIBOPENCM3_FSMC_H


31 
	~<lib›ícm3/°m32/comm⁄/fmc_comm⁄_f47.h
>

34 
	#FSMC_BASE
 
FMC_BASE


	)

37 
	#FSMC_BCR_FMCEN
 
BIT31


	)

39 
	#FSMC_BCR_WFDIS
 
BIT21


	)

41 
	#FSMC_BCR_CCLKEN
 
BIT20


	)

	@lib/libopencm3/include/libopencm3/stm32/h7/gpio.h

31 #i‚de‡
LIBOPENCM3_GPIO_H


32 
	#LIBOPENCM3_GPIO_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/gpio_comm⁄_f24.h
>

	@lib/libopencm3/include/libopencm3/stm32/h7/memorymap.h

18 #i‚de‡
LIBOPENCM3_MEMORYMAP_H


19 
	#LIBOPENCM3_MEMORYMAP_H


	)

21 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

26 
	#PERIPH_BASE
 0x40000000U

	)

27 
	#PERIPH_BASE_APB1
 0x40000000U

	)

28 
	#PERIPH_BASE_APB2
 0x40010000U

	)

29 
	#PERIPH_BASE_APB3
 0x50000000U

	)

30 
	#PERIPH_BASE_AHB1
 0x40020000U

	)

31 
	#PERIPH_BASE_AHB2
 0x48020000U

	)

32 
	#PERIPH_BASE_AHB3
 0x51000000U

	)

33 
	#PERIPH_BASE_AHB4
 0x58000000U

	)

38 
	#GPIO_PORT_A_BASE
 0x58020000U

	)

39 
	#GPIO_PORT_B_BASE
 0x58020400U

	)

40 
	#GPIO_PORT_C_BASE
 0x58020800U

	)

41 
	#GPIO_PORT_D_BASE
 0x58020C00U

	)

42 
	#GPIO_PORT_E_BASE
 0x58021000U

	)

43 
	#GPIO_PORT_F_BASE
 0x58021400U

	)

44 
	#GPIO_PORT_G_BASE
 0x58021800U

	)

45 
	#GPIO_PORT_H_BASE
 0x58021C00U

	)

46 
	#GPIO_PORT_I_BASE
 0x58022000U

	)

47 
	#GPIO_PORT_J_BASE
 0x58022400U

	)

48 
	#GPIO_PORT_K_BASE
 0x58022800U

	)

49 
	#RCC_BASE
 0x58024400U

	)

50 
	#POWER_CONTROL_BASE
 0x58024800U

	)

51 
	#CRC_BASE
 0x58024C00U

	)

52 
	#BDMA_BASE
 0x58025400U

	)

53 
	#DMAMUX2_BASE
 0x58025800U

	)

54 
	#ADC3_BASE
 0x58026000U

	)

55 
	#HSEM_BASE
 0x58026400U

	)

58 
	#SAI4_BASE
 0x58005400U

	)

59 
	#IWDG1_BASE
 0x58004800U

	)

60 
	#RTC_BASE
 0x58004000U

	)

61 
	#VREF_BASE
 0x58003C00U

	)

62 
	#COMP1_BASE
 0x58003800U

	)

63 
	#LPTIM5_BASE
 0x58003000U

	)

64 
	#LPTIM4_BASE
 0x58002C00U

	)

65 
	#LPTIM3_BASE
 0x58002800U

	)

66 
	#LPTIM2_BASE
 0x58002400U

	)

67 
	#I2C4_BASE
 0x58001C00U

	)

68 
	#SPI6_BASE
 0x58001400U

	)

69 
	#LPUART1_BASE
 0x58000C00U

	)

70 
	#SYSCFG_BASE
 0x58000400U

	)

71 
	#EXTI_BASE
 0x58000000U

	)

74 
	#DELAY_SDMMC1_BASE
 0x52008000U

	)

75 
	#SDMMC1_BASE
 0x52007000U

	)

76 
	#DELAY_QSPI_BASE
 0x52006000U

	)

77 
	#QUADSPI_BASE
 0x52005000U

	)

78 
	#FMC_BASE
 0x52004000U

	)

79 
	#JPEG_BASE
 0x52003000U

	)

80 
	#FLASH_MEM_INTERFACE_BASE
 0x52002000U

	)

81 
	#CHROMART_BASE
 0x52001000U

	)

82 
	#MDMA_BASE
 0x52000000U

	)

83 
	#GPV_BASE
 0x51000000U

	)

86 
	#WWDG1_BASE
 0x50003000U

	)

87 
	#LTDC_BASE
 0x50001000U

	)

90 
	#DELAY_SDMMC2_BASE
 0x48022800U

	)

91 
	#SDMMC2_BASE
 0x48022400U

	)

92 
	#RNG_BASE
 0x48021800U

	)

93 
	#HASH_BASE
 0x48021400U

	)

94 
	#CRYPTO_BASE
 0x48021000U

	)

95 
	#DCMI_BASE
 0x48020000U

	)

98 
	#USB2_OTG_FS_BASE
 0x40080000U

	)

99 
	#USB1_OTG_HS_BASE
 0x40040000U

	)

100 
	#ETHERNET_MAC_BASE
 0x40028000U

	)

101 
	#ADC1_ADC2_BASE
 0x40022000U

	)

102 
	#DMAMUX1_BASE
 0x40020800U

	)

103 
	#DMA2_BASE
 0x40020400U

	)

104 
	#DMA1_BASE
 0x40020000U

	)

107 
	#HRTIM_BASE
 0x40017400U

	)

108 
	#DFSDM1_BASE
 0x40017000U

	)

109 
	#SAI3_BASE
 0x40016000U

	)

110 
	#SAI2_BASE
 0x40015C00U

	)

111 
	#SAI1_BASE
 0x40015800U

	)

112 
	#SPI5_BASE
 0x40015000U

	)

113 
	#TIM17_BASE
 0x40014800U

	)

114 
	#TIM16_BASE
 0x40014400U

	)

115 
	#TIM15_BASE
 0x40014000U

	)

116 
	#SPI4_BASE
 0x40013400U

	)

117 
	#SPI1_BASE
 0x40013000U

	)

118 
	#USART6_BASE
 0x40011400U

	)

119 
	#USART1_BASE
 0x40011000U

	)

120 
	#TIM8_BASE
 0x40010400U

	)

121 
	#TIM1_BASE
 0x40010000U

	)

124 
	#CAN_MSG_BASE
 0x4000AC00U

	)

125 
	#CAN_CCU_BASE
 0x4000A800U

	)

126 
	#FDCAN2_BASE
 0x4000A400U

	)

127 
	#FDCAN1_BASE
 0x4000A000U

	)

128 
	#MDIOS_BASE
 0x40009400U

	)

129 
	#OPAMP_BASE
 0x40009000U

	)

130 
	#SWPMI_BASE
 0x40008800U

	)

131 
	#CRS_BASE
 0x40008400U

	)

132 
	#UART8_BASE
 0x40007C00U

	)

133 
	#UART7_BASE
 0x40007800U

	)

134 
	#DAC_BASE
 0x40007400U

	)

135 
	#HDMI_CEC_BASE
 0x40006C00U

	)

136 
	#I2C3_BASE
 0x40005C00U

	)

137 
	#I2C2_BASE
 0x40005800U

	)

138 
	#I2C1_BASE
 0x40005400U

	)

139 
	#UART5_BASE
 0x40005000U

	)

140 
	#UART4_BASE
 0x40004C00U

	)

141 
	#USART3_BASE
 0x40004800U

	)

142 
	#USART2_BASE
 0x40004400U

	)

143 
	#SPDIFRX1_BASE
 0x40004000U

	)

144 
	#SPI3_BASE
 0x40003C00U

	)

145 
	#SPI2_BASE
 0x40003800U

	)

146 
	#LPTIM1_BASE
 0x40002400U

	)

147 
	#TIM14_BASE
 0x40002000U

	)

148 
	#TIM13_BASE
 0x40001C00U

	)

149 
	#TIM12_BASE
 0x40001800U

	)

150 
	#TIM7_BASE
 0x40001400U

	)

151 
	#TIM6_BASE
 0x40001000U

	)

152 
	#TIM5_BASE
 0x40000C00U

	)

153 
	#TIM4_BASE
 0x40000800U

	)

154 
	#TIM3_BASE
 0x40000400U

	)

155 
	#TIM2_BASE
 0x40000000U

	)

	@lib/libopencm3/include/libopencm3/stm32/h7/pwr.h

30 #i‚de‡
LIBOPENCM3_PWR_H


31 
	#LIBOPENCM3_PWR_H


	)

38 
	#PWR_CR1
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x00)

	)

41 
	#PWR_CSR1
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x04)

	)

44 
	#PWR_CR2
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x08)

	)

47 
	#PWR_CR3
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x0C)

	)

50 
	#PWR_CPUCR
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x10)

	)

53 
	#PWR_D3CR
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x18)

	)

56 
	#PWR_WKUPCR
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x20)

	)

61 
	#PWR_CR1_SVOS_SHIFT
 14

	)

62 
	#PWR_CR1_SVOS_SCALE_3
 (0x3)

	)

63 
	#PWR_CR1_SVOS_SCALE_4
 (0x2)

	)

64 
	#PWR_CR1_SVOS_SCALE_5
 (0x1)

	)

66 
	#PWR_CR1_SVOS_MASK
 (0x3)

	)

69 
	#PWR_CR1_DBP
 (1 << 8)

	)

72 
	#PWR_CSR1_AVDO
 
BIT16


	)

73 
	#PWR_CSR1_ACTVOS_SHIFT
 14

	)

74 
	#PWR_CSR1_ACTVOSRDY
 
BIT13


	)

75 
	#PWR_CSR1_PVDO
 
BIT4


	)

78 
	#PWR_CR3_USB33RDY
 
BIT26


	)

79 
	#PWR_CR3_USBREGEN
 
BIT25


	)

80 
	#PWR_CR3_USB33DEN
 
BIT24


	)

81 
	#PWR_CR3_VBRS
 
BIT9


	)

82 
	#PWR_CR3_VBE
 
BIT8


	)

83 
	#PWR_CR3_SCUEN
 
BIT2


	)

84 
	#PWR_CR3_LDOEN
 
BIT1


	)

85 
	#PWR_CR3_BYPASS
 
BIT0


	)

88 
	#PWR_D3CR_VOS_SHIFT
 14

	)

89 
	#PWR_D3CR_VOSRDY
 
BIT13


	)

91 
	#PWR_D3CR_VOS_SCALE_3
 (0x1)

	)

92 
	#PWR_D3CR_VOS_SCALE_2
 (0x2)

	)

93 
	#PWR_D3CR_VOS_SCALE_1
 (0x3)

	)

94 
	#PWR_D3CR_VOS_MASK
 (0x03)

	)

96 
	epwr_svos_sˇÀ
 {

97 
	mPWR_SVOS_SCALE3
 = 
PWR_CR1_SVOS_SCALE_3
 << 
PWR_CR1_SVOS_SHIFT
,

98 
	mPWR_SVOS_SCALE4
 = 
PWR_CR1_SVOS_SCALE_4
 << 
PWR_CR1_SVOS_SHIFT
,

99 
	mPWR_SVOS_SCALE5
 = 
PWR_CR1_SVOS_SCALE_5
 << 
PWR_CR1_SVOS_SHIFT
,

102 
	epwr_vos_sˇÀ
 {

103 
	mPWR_VOS_SCALE_0
 = 0,

104 
	mPWR_VOS_SCALE_1
 = (
PWR_D3CR_VOS_SCALE_1
 << 
PWR_D3CR_VOS_SHIFT
),

105 
	mPWR_VOS_SCALE_2
 = (
PWR_D3CR_VOS_SCALE_2
 << 
PWR_D3CR_VOS_SHIFT
),

106 
	mPWR_VOS_SCALE_3
 = (
PWR_D3CR_VOS_SCALE_3
 << 
PWR_D3CR_VOS_SHIFT
)

109 
BEGIN_DECLS


116 
pwr_£t_mode_ldo
();

121 
pwr_£t_svos_sˇÀ
(
pwr_svos_sˇÀ
 
sˇÀ
);

126 
pwr_£t_vos_sˇÀ
(
pwr_vos_sˇÀ
 
sˇÀ
);

130 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/h7/rcc.h

27 #i‚de‡
LIBOPENCM3_RCC_H


28 
	#LIBOPENCM3_RCC_H


	)

30 
	~<lib›ícm3/cm3/comm⁄.h
>

31 
	~<lib›ícm3/°m32/h7/pwr.h
>

37 
	#RCC_CR
 
	`MMIO32
(
RCC_BASE
 + 0x000)

	)

38 
	#RCC_ICSCR
 
	`MMIO32
(
RCC_BASE
 + 0x004Ë

	)

39 
	#RCC_HSICFGR
 
	`MMIO32
(
RCC_BASE
 + 0x004Ë

	)

40 
	#RCC_CRRCR
 
	`MMIO32
(
RCC_BASE
 + 0x008)

	)

41 
	#RCC_CSICFGR
 
	`MMIO32
(
RCC_BASE
 + 0x00CË

	)

42 
	#RCC_CFGR
 
	`MMIO32
(
RCC_BASE
 + 0x010)

	)

43 
	#RCC_D1CFGR
 
	`MMIO32
(
RCC_BASE
 + 0x018)

	)

44 
	#RCC_D2CFGR
 
	`MMIO32
(
RCC_BASE
 + 0x01C)

	)

45 
	#RCC_D3CFGR
 
	`MMIO32
(
RCC_BASE
 + 0x020)

	)

46 
	#RCC_PLLCKSELR
 
	`MMIO32
(
RCC_BASE
 + 0x028)

	)

47 
	#RCC_PLLCFGR
 
	`MMIO32
(
RCC_BASE
 + 0x02C)

	)

49 
	#RCC_PLLDIVR
(
n
Ë
	`MMIO32
(
RCC_BASE
 + 0x030 + (0x08 * (“Ë- 1)))

	)

50 
	#RCC_PLLFRACR
(
n
Ë
	`MMIO32
(
RCC_BASE
 + 0x030 + (0x08 * (“Ë- 1)))

	)

51 
	#RCC_PLL1DIVR
 
	`RCC_PLLDIVR
(1)

	)

52 
	#RCC_PLL1FRACR
 
	`RCC_PLLFRACR
(1)

	)

53 
	#RCC_PLL2DIVR
 
	`RCC_PLLDIVR
(2)

	)

54 
	#RCC_PLL2FRACR
 
	`RCC_PLLFRACR
(2)

	)

55 
	#RCC_PLL3DIVR
 
	`RCC_PLLDIVR
(3)

	)

56 
	#RCC_PLL3FRACR
 
	`RCC_PLLFRACR
(3)

	)

57 
	#RCC_D1CCIPR
 
	`MMIO32
(
RCC_BASE
 + 0x04C)

	)

58 
	#RCC_D2CCIP1R
 
	`MMIO32
(
RCC_BASE
 + 0x050)

	)

59 
	#RCC_D2CCIP2R
 
	`MMIO32
(
RCC_BASE
 + 0x054)

	)

60 
	#RCC_D3CCIPR
 
	`MMIO32
(
RCC_BASE
 + 0x058)

	)

61 
	#RCC_AHB1RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x080)

	)

62 
	#RCC_AHB2RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x084)

	)

63 
	#RCC_AHB3RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x07C)

	)

64 
	#RCC_AHB4RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x088)

	)

65 
	#RCC_APB1LRSTR
 
	`MMIO32
(
RCC_BASE
 + 0x090)

	)

66 
	#RCC_APB1HRSTR
 
	`MMIO32
(
RCC_BASE
 + 0x094)

	)

67 
	#RCC_APB2RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x098)

	)

68 
	#RCC_APB3RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x08C)

	)

69 
	#RCC_APB4RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x09C)

	)

70 
	#RCC_AHB1ENR
 
	`MMIO32
(
RCC_BASE
 + 0x0D8)

	)

71 
	#RCC_AHB2ENR
 
	`MMIO32
(
RCC_BASE
 + 0x0DC)

	)

72 
	#RCC_AHB3ENR
 
	`MMIO32
(
RCC_BASE
 + 0x0D4)

	)

73 
	#RCC_AHB4ENR
 
	`MMIO32
(
RCC_BASE
 + 0x0E0)

	)

74 
	#RCC_APB1LENR
 
	`MMIO32
(
RCC_BASE
 + 0x0E8)

	)

75 
	#RCC_APB1HENR
 
	`MMIO32
(
RCC_BASE
 + 0x0EC)

	)

76 
	#RCC_APB2ENR
 
	`MMIO32
(
RCC_BASE
 + 0x0F0)

	)

77 
	#RCC_APB3ENR
 
	`MMIO32
(
RCC_BASE
 + 0x0E4)

	)

78 
	#RCC_APB4ENR
 
	`MMIO32
(
RCC_BASE
 + 0x0F4)

	)

79 
	#RCC_AHB1LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x100)

	)

80 
	#RCC_AHB2LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x104)

	)

81 
	#RCC_AHB4LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x108)

	)

82 
	#RCC_APB1LLPENR
 
	`MMIO32
(
RCC_BASE
 + 0x110)

	)

83 
	#RCC_APB1HLPENR
 
	`MMIO32
(
RCC_BASE
 + 0x114)

	)

84 
	#RCC_APB2LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x118)

	)

85 
	#RCC_APB3LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x10C)

	)

86 
	#RCC_APB4LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x11C)

	)

87 
	#RCC_BDCR
 
	`MMIO32
(
RCC_BASE
 + 0x70)

	)

88 
	#RCC_CSR
 
	`MMIO32
(
RCC_BASE
 + 0x74)

	)

89 
	#RCC_SSCGR
 
	`MMIO32
(
RCC_BASE
 + 0x80)

	)

90 
	#RCC_PLLI2SCFGR
 
	`MMIO32
(
RCC_BASE
 + 0x84)

	)

91 
	#RCC_PLLSAICFGR
 
	`MMIO32
(
RCC_BASE
 + 0x88)

	)

92 
	#RCC_DCKCFGR1
 
	`MMIO32
(
RCC_BASE
 + 0x8C)

	)

93 
	#RCC_DCKCFGR2
 
	`MMIO32
(
RCC_BASE
 + 0x90)

	)

99 
	#RCC_CR_PLL3RDY
 
BIT29


	)

100 
	#RCC_CR_PLL3ON
 
BIT28


	)

101 
	#RCC_CR_PLL2RDY
 
BIT27


	)

102 
	#RCC_CR_PLL2ON
 
BIT26


	)

103 
	#RCC_CR_PLL1RDY
 
BIT25


	)

104 
	#RCC_CR_PLL1ON
 
BIT24


	)

105 
	#RCC_CR_HSECSSON
 
BIT19


	)

106 
	#RCC_CR_HSEBYP
 
BIT18


	)

107 
	#RCC_CR_HSERDY
 
BIT17


	)

108 
	#RCC_CR_HSEON
 
BIT16


	)

109 
	#RCC_CR_D2CKRDY
 
BIT15


	)

110 
	#RCC_CR_D1CKRDY
 
BIT14


	)

111 
	#RCC_CR_HSI48RDY
 
BIT13


	)

112 
	#RCC_CR_HSI48ON
 
BIT12


	)

113 
	#RCC_CR_CSIKERON
 
BIT9


	)

114 
	#RCC_CR_CSIRDY
 
BIT8


	)

115 
	#RCC_CR_CSION
 
BIT7


	)

116 
	#RCC_CR_HSIDIVF
 
BIT5


	)

117 
	#RCC_CR_HSIDIV_MASK
 (0x03)

	)

118 
	#RCC_CR_HSIDIV_SHIFT
 3

	)

119 
	#RCC_CR_HSIDIV
(
n
Ë((“Ë& 
RCC_CR_HSIDIV_MASK
Ë<< RCC_CR_HSIDIV_MASK)

	)

120 
	#RCC_CR_HSIRDY
 
BIT2


	)

121 
	#RCC_CR_HSIKERON
 
BIT1


	)

122 
	#RCC_CR_HSION
 
BIT0


	)

130 
	#RCC_CFGR_MCO2_MASK
 0x7

	)

131 
	#RCC_CFGR_MCO2_SHIFT
 29

	)

132 
	#RCC_CFGR_MCO2_SYSCLK
 0x0

	)

133 
	#RCC_CFGR_MCO2_PLL2
 0x1

	)

134 
	#RCC_CFGR_MCO2_HSE
 0x2

	)

135 
	#RCC_CFGR_MCO2_PLL1
 0x3

	)

136 
	#RCC_CFGR_MCO2_CSI
 0x4

	)

137 
	#RCC_CFGR_MCO2_LSI
 0x5

	)

140 
	#RCC_CFGR_MCOPRE_MASK
 0xf

	)

141 
	#RCC_CFGR_MCO2PRE_SHIFT
 25

	)

142 
	#RCC_CFGR_MCO1PRE_SHIFT
 18

	)

143 
	#RCC_CFGR_MCOPRE_DIV_NONE
 0x0

	)

144 
	#RCC_CFGR_MCOPRE_DIV_BYP
 0x1

	)

145 
	#RCC_CFGR_MCOPRE_DIV_2
 0x2

	)

146 
	#RCC_CFGR_MCOPRE_DIV_3
 0x3

	)

147 
	#RCC_CFGR_MCOPRE_DIV_4
 0x4

	)

151 
	#RCC_CFGR_MCO1_MASK
 0x7

	)

152 
	#RCC_CFGR_MCO1_SHIFT
 22

	)

153 
	#RCC_CFGR_MCO1_HSI
 0x0

	)

154 
	#RCC_CFGR_MCO1_LSE
 0x1

	)

155 
	#RCC_CFGR_MCO1_HSE
 0x2

	)

156 
	#RCC_CFGR_MCO1_PLL1
 0x3

	)

157 
	#RCC_CFGR_MCO1_HSI48
 0x4

	)

158 
	#RCC_CFGR_MCO_SHIFT
 
RCC_CFGR_MCO1_SHIFT


	)

159 
	#RCC_CFGR_MCO_MASK
 
RCC_CFGR_MCO1_MASK


	)

162 
	#RCC_CFGR_RTCPRE_SHIFT
 8

	)

163 
	#RCC_CFGR_RTCPRE_MASK
 0x3f

	)

166 
	#RCC_CFGR_SWS_SHIFT
 3

	)

167 
	#RCC_CFGR_SWS_MASK
 0x7

	)

168 
	#RCC_CFGR_SWS_HSI
 0x0

	)

169 
	#RCC_CFGR_SWS_CSI
 0x1

	)

170 
	#RCC_CFGR_SWS_HSE
 0x2

	)

171 
	#RCC_CFGR_SWS_PLL1
 0x3

	)

174 
	#RCC_CFGR_SW_SHIFT
 0

	)

175 
	#RCC_CFGR_SW_MASK
 0x7

	)

176 
	#RCC_CFGR_SW_HSI
 0x0

	)

177 
	#RCC_CFGR_SW_CSI
 0x1

	)

178 
	#RCC_CFGR_SW_HSE
 0x2

	)

179 
	#RCC_CFGR_SW_PLL1
 0x3

	)

185 
	#RCC_D1CFGR_D1CPRE_BYP
 0x0

	)

186 
	#RCC_D1CFGR_D1CPRE_DIV2
 0x8

	)

187 
	#RCC_D1CFGR_D1CPRE_DIV4
 0x9

	)

188 
	#RCC_D1CFGR_D1CPRE_DIV8
 0xA

	)

189 
	#RCC_D1CFGR_D1CPRE_DIV16
 0xB

	)

190 
	#RCC_D1CFGR_D1CPRE_DIV64
 0xC

	)

191 
	#RCC_D1CFGR_D1CPRE_DIV128
 0xD

	)

192 
	#RCC_D1CFGR_D1CPRE_DIV256
 0xE

	)

193 
	#RCC_D1CFGR_D1CPRE_DIV512
 0xF

	)

194 
	#RCC_D1CFGR_D1PPRE_BYP
 0x0

	)

195 
	#RCC_D1CFGR_D1PPRE_DIV2
 0x4

	)

196 
	#RCC_D1CFGR_D1PPRE_DIV4
 0x5

	)

197 
	#RCC_D1CFGR_D1PPRE_DIV8
 0x6

	)

198 
	#RCC_D1CFGR_D1PPRE_DIV16
 0x7

	)

199 
	#RCC_D1CFGR_D1HPRE_BYP
 0x0

	)

200 
	#RCC_D1CFGR_D1HPRE_DIV2
 0x8

	)

201 
	#RCC_D1CFGR_D1HPRE_DIV4
 0x9

	)

202 
	#RCC_D1CFGR_D1HPRE_DIV8
 0xA

	)

203 
	#RCC_D1CFGR_D1HPRE_DIV16
 0xB

	)

204 
	#RCC_D1CFGR_D1HPRE_DIV64
 0xC

	)

205 
	#RCC_D1CFGR_D1HPRE_DIV128
 0xD

	)

206 
	#RCC_D1CFGR_D1HPRE_DIV256
 0xE

	)

207 
	#RCC_D1CFGR_D1HPRE_DIV512
 0xF

	)

209 
	#RCC_D1CFGR_D1CPRE_SHIFT
 8

	)

210 
	#RCC_D1CFGR_D1PPRE_SHIFT
 4

	)

211 
	#RCC_D1CFGR_D1CPRE
(
˝ª
Ë(˝ª << 
RCC_D1CFGR_D1CPRE_SHIFT
)

	)

212 
	#RCC_D1CFGR_D1PPRE
(
µª
Ë’¥ê<< 
RCC_D1CFGR_D1PPRE_SHIFT
)

	)

213 
	#RCC_D1CFGR_D1HPRE
(
h¥e
Ë(h¥e)

	)

219 
	#RCC_D2CFGR_D2PPRE_BYP
 0x0

	)

220 
	#RCC_D2CFGR_D2PPRE_DIV2
 0x4

	)

221 
	#RCC_D2CFGR_D2PPRE_DIV4
 0x5

	)

222 
	#RCC_D2CFGR_D2PPRE_DIV8
 0x6

	)

223 
	#RCC_D2CFGR_D2PPRE_DIV16
 0x7

	)

225 
	#RCC_D2CFGR_D2PPRE2_SHIFT
 8

	)

226 
	#RCC_D2CFGR_D2PPRE1_SHIFT
 4

	)

227 
	#RCC_D2CFGR_D2PPRE2
(
µª
Ë’¥ê<< 
RCC_D2CFGR_D2PPRE2_SHIFT
)

	)

228 
	#RCC_D2CFGR_D2PPRE1
(
µª
Ë’¥ê<< 
RCC_D2CFGR_D2PPRE1_SHIFT
)

	)

234 
	#RCC_D3CFGR_D3PPRE_BYP
 0x0

	)

235 
	#RCC_D3CFGR_D3PPRE_DIV2
 0x4

	)

236 
	#RCC_D3CFGR_D3PPRE_DIV4
 0x5

	)

237 
	#RCC_D3CFGR_D3PPRE_DIV8
 0x6

	)

238 
	#RCC_D3CFGR_D3PPRE_DIV16
 0x7

	)

239 
	#RCC_D3CFGR_D3PPRE_SHIFT
 4

	)

240 
	#RCC_D3CFGR_D3PPRE
(
µª
Ë’¥ê<< 
RCC_D3CFGR_D3PPRE_SHIFT
)

	)

246 
	#RCC_PLLCKSELR_PLLSRC_HSI
 0x0

	)

247 
	#RCC_PLLCKSELR_PLLSRC_CSI
 0x1

	)

248 
	#RCC_PLLCKSELR_PLLSRC_HSE
 0x2

	)

249 
	#RCC_PLLCKSELR_PLLSRC_NONE
 0x3

	)

250 
	#RCC_PLLCKSELR_DIVM_DIS
 0

	)

251 
	#RCC_PLLCKSELR_DIVM_BYP
 1

	)

252 
	#RCC_PLLCKSELR_DIVM_MASK
 0x3f

	)

254 
	#RCC_PLLCKSELR_DIVM3_SHIFT
 20

	)

255 
	#RCC_PLLCKSELR_DIVM2_SHIFT
 12

	)

256 
	#RCC_PLLCKSELR_DIVM1_SHIFT
 4

	)

258 
	#RCC_PLLCKSELR_DIVM3
(
n
Ë(“Ë<< 
RCC_PLLCKSELR_DIVM3_SHIFT
)

	)

259 
	#RCC_PLLCKSELR_DIVM2
(
n
Ë(“Ë<< 
RCC_PLLCKSELR_DIVM2_SHIFT
)

	)

260 
	#RCC_PLLCKSELR_DIVM1
(
n
Ë(“Ë<< 
RCC_PLLCKSELR_DIVM1_SHIFT
)

	)

266 
	#RCC_PLLCFGR_PLLRGE_1_2MHZ
 0

	)

267 
	#RCC_PLLCFGR_PLLRGE_2_4MHZ
 1

	)

268 
	#RCC_PLLCFGR_PLLRGE_4_8MHZ
 2

	)

269 
	#RCC_PLLCFGR_PLLRGE_8_16MHZ
 3

	)

271 
	#RCC_PLLCFGR_DIVR3EN
 
BIT24


	)

272 
	#RCC_PLLCFGR_DIVQ3EN
 
BIT23


	)

273 
	#RCC_PLLCFGR_DIVP3EN
 
BIT22


	)

274 
	#RCC_PLLCFGR_DIVR2EN
 
BIT21


	)

275 
	#RCC_PLLCFGR_DIVQ2EN
 
BIT20


	)

276 
	#RCC_PLLCFGR_DIVP2EN
 
BIT19


	)

277 
	#RCC_PLLCFGR_DIVR1EN
 
BIT18


	)

278 
	#RCC_PLLCFGR_DIVQ1EN
 
BIT17


	)

279 
	#RCC_PLLCFGR_DIVP1EN
 
BIT16


	)

280 
	#RCC_PLLCFGR_PLL3RGE_SHIFT
 10

	)

281 
	#RCC_PLLCFGR_PLL3VCO_WIDE
 0

	)

282 
	#RCC_PLLCFGR_PLL3VCO_MED
 
BIT9


	)

283 
	#RCC_PLLCFGR_PLL3FRACEN
 
BIT8


	)

284 
	#RCC_PLLCFGR_PLL2RGE_SHIFT
 6

	)

285 
	#RCC_PLLCFGR_PLL2VCO_WIDE
 0

	)

286 
	#RCC_PLLCFGR_PLL2VCO_MED
 
BIT5


	)

287 
	#RCC_PLLCFGR_PLL2FRACEN
 
BIT4


	)

288 
	#RCC_PLLCFGR_PLL1RGE_SHIFT
 2

	)

289 
	#RCC_PLLCFGR_PLL1VCO_WIDE
 0

	)

290 
	#RCC_PLLCFGR_PLL1VCO_MED
 
BIT1


	)

291 
	#RCC_PLLCFGR_PLL1FRACEN
 
BIT0


	)

297 
	#RCC_PLLNDIVR_DIVR_SHIFT
 24

	)

298 
	#RCC_PLLNDIVR_DIVQ_SHIFT
 16

	)

299 
	#RCC_PLLNDIVR_DIVP_SHIFT
 9

	)

300 
	#RCC_PLLNDIVR_DIVN_SHIFT
 0

	)

303 
	#RCC_PLLNDIVR_DIVR
(
n
Ë((“Ë- 1Ë<< 
RCC_PLLNDIVR_DIVR_SHIFT
)

	)

304 
	#RCC_PLLNDIVR_DIVQ
(
n
Ë((“Ë- 1Ë<< 
RCC_PLLNDIVR_DIVQ_SHIFT
)

	)

305 
	#RCC_PLLNDIVR_DIVP
(
n
Ë((“Ë- 1Ë<< 
RCC_PLLNDIVR_DIVP_SHIFT
)

	)

306 
	#RCC_PLLNDIVR_DIVN
(
n
Ë((“Ë- 1Ë<< 
RCC_PLLNDIVR_DIVN_SHIFT
)

	)

312 
	#RCC_BDCR_BDRST
 (1 << 16)

	)

313 
	#RCC_BDCR_RTCEN
 (1 << 15)

	)

314 
	#RCC_BDCR_RTCSEL_MASK
 0x3

	)

315 
	#RCC_BDCR_RTCSEL_SHIFT
 8

	)

316 
	#RCC_BDCR_RTCSEL_NONE
 0

	)

317 
	#RCC_BDCR_RTCSEL_LSE
 1

	)

318 
	#RCC_BDCR_RTCSEL_LSI
 2

	)

319 
	#RCC_BDCR_RTCSEL_HSE
 3

	)

320 
	#RCC_BDCR_LSEDRV_MASK
 0x3

	)

321 
	#RCC_BDCR_LSEDRV_SHIFT
 3

	)

322 
	#RCC_BDCR_LSEDRV_LOW
 0

	)

323 
	#RCC_BDCR_LSEDRV_MEDH
 1

	)

324 
	#RCC_BDCR_LSEDRV_MEDL
 2

	)

325 
	#RCC_BDCR_LSEDRV_HIGH
 3

	)

326 
	#RCC_BDCR_LSEBYP
 (1 << 2)

	)

327 
	#RCC_BDCR_LSERDY
 (1 << 1)

	)

328 
	#RCC_BDCR_LSEON
 (1 << 0)

	)

334 
	#RCC_CSR_LSIRDY
 (1 << 1)

	)

335 
	#RCC_CSR_LSION
 (1 << 0)

	)

341 
	#RCC_D1CCIPR_CKPERSEL_HSI
 0

	)

342 
	#RCC_D1CCIPR_CKPERSEL_CSI
 1

	)

343 
	#RCC_D1CCIPR_CKPERSEL_HSE
 2

	)

344 
	#RCC_D1CCIPR_CKPERSEL_DISABLE
 3

	)

346 
	#RCC_D1CCIPR_CKPERSEL_SHIFT
 28

	)

347 
	#RCC_D1CCIPR_CKPERSEL_MASK
 3

	)

349 
	#RCC_D2CCIP1R_SWPSEL_SHIFT
 31

	)

350 
	#RCC_D2CCIP1R_FDCANSEL_SHIFT
 28

	)

351 
	#RCC_D2CCIP1R_FDCANSEL_MASK
 0x3

	)

352 
	#RCC_D2CCIP1R_DFSDM1SEL_SHIFT
 24

	)

353 
	#RCC_D2CCIP1R_SPDIFSEL_SHIFT
 20

	)

354 
	#RCC_D2CCIP1R_SPI45SEL_SHIFT
 16

	)

355 
	#RCC_D2CCIP1R_SPI45SEL_MASK
 0x7

	)

356 
	#RCC_D2CCIP1R_SPI123SEL_SHIFT
 12

	)

357 
	#RCC_D2CCIP1R_SPI123SEL_MASK
 0x7

	)

358 
	#RCC_D2CCIP1R_SAI23SEL_SHIFT
 6

	)

359 
	#RCC_D2CCIP1R_SAISEL_MASK
 0x7

	)

364 
	#RCC_D2CCIP1R_SWPSEL_PCLK
 0x0

	)

365 
	#RCC_D2CCIP1R_SWPSEL_HSI
 0x1

	)

366 
	#RCC_D2CCIP1R_FDCANSEL_HSE
 0x0

	)

367 
	#RCC_D2CCIP1R_FDCANSEL_PLL1Q
 0x1

	)

368 
	#RCC_D2CCIP1R_FDCANSEL_PLL2Q
 0x2

	)

369 
	#RCC_D2CCIP1R_DFSDM1SEL_PCLK2
 0x0

	)

370 
	#RCC_D2CCIP1R_DFSDM1SEL_SYSCLK
 0x1

	)

371 
	#RCC_D2CCIP1R_SPDIFSEL_PLL1Q
 0x0

	)

372 
	#RCC_D2CCIP1R_SPDIFSEL_PLL2R
 0x1

	)

373 
	#RCC_D2CCIP1R_SPDIFSEL_PLL3R
 0x2

	)

374 
	#RCC_D2CCIP1R_SPDIFSEL_HSI
 0x3

	)

375 
	#RCC_D2CCIP1R_SPI45SEL_APB4
 0x0

	)

376 
	#RCC_D2CCIP1R_SPI45SEL_PLL2Q
 0x1

	)

377 
	#RCC_D2CCIP1R_SPI45SEL_PLL3Q
 0x2

	)

378 
	#RCC_D2CCIP1R_SPI45SEL_HSI
 0x3

	)

379 
	#RCC_D2CCIP1R_SPI45SEL_CSI
 0x4

	)

380 
	#RCC_D2CCIP1R_SPI45SEL_HSE
 0x5

	)

381 
	#RCC_D2CCIP1R_SPI123SEL_PLL1Q
 0x0

	)

382 
	#RCC_D2CCIP1R_SPI123SEL_PLL2P
 0x1

	)

383 
	#RCC_D2CCIP1R_SPI123SEL_PLL3P
 0x2

	)

384 
	#RCC_D2CCIP1R_SPI123SEL_I2SCKIN
 0x3

	)

385 
	#RCC_D2CCIP1R_SPI123SEL_PERCK
 0x4

	)

386 
	#RCC_D2CCIP1R_SAISEL_PLL1Q
 0x0

	)

387 
	#RCC_D2CCIP1R_SAISEL_PLL2P
 0x1

	)

388 
	#RCC_D2CCIP1R_SAISEL_PLL3P
 0x2

	)

389 
	#RCC_D2CCIP1R_SAISEL_I2SCKIN
 0x3

	)

390 
	#RCC_D2CCIP1R_SAISEL_PERCK
 0x4

	)

393 
	#RCC_D2CCIP2R_LPTIM1SEL_SHIFT
 28

	)

394 
	#RCC_D2CCIP2R_CECSEL_SHIFT
 22

	)

395 
	#RCC_D2CCIP2R_USBSEL_SHIFT
 20

	)

396 
	#RCC_D2CCIP2R_I2C123SEL_SHIFT
 12

	)

397 
	#RCC_D2CCIP2R_RNGSEL_SHIFT
 8

	)

398 
	#RCC_D2CCIP2R_USART16SEL_SHIFT
 3

	)

399 
	#RCC_D2CCIP2R_USART234578SEL_SHIFT
 0

	)

400 
	#RCC_D2CCIP2R_USARTSEL_MASK
 7

	)

405 
	#RCC_D2CCIP2R_USART16SEL_PCLK2
 0

	)

406 
	#RCC_D2CCIP2R_USART234578SEL_PCLK1
 0

	)

407 
	#RCC_D2CCIP2R_USARTSEL_PLL2Q
 1

	)

408 
	#RCC_D2CCIP2R_USARTSEL_PLL3Q
 2

	)

409 
	#RCC_D2CCIP2R_USARTSEL_HSI
 3

	)

410 
	#RCC_D2CCIP2R_USARTSEL_CSI
 4

	)

411 
	#RCC_D2CCIP2R_USARTSEL_LSE
 5

	)

415 
	#RCC_HSI_BASE_FREQUENCY
 64000000UL

	)

419 
	ercc_˛ock_sour˚
 {

420 
	mRCC_CPUCLK
,

421 
	mRCC_SYSCLK
,

422 
	mRCC_PERCLK
,

423 
	mRCC_SYSTICKCLK
,

424 
	mRCC_HCLK3
,

425 
	mRCC_AHBCLK
,

426 
	mRCC_APB1CLK
,

427 
	mRCC_APB2CLK
,

428 
	mRCC_APB3CLK
,

429 
	mRCC_APB4CLK
,

432 
	ercc_osc
 {

433 
	mRCC_PLL
,

434 
	mRCC_HSE
,

435 
	mRCC_HSI
,

436 
	mRCC_LSE
,

437 
	mRCC_LSI


441 
	srcc_∂l_c⁄fig
 {

442 
rcc_osc
 
	msys˛ock_sour˚
;

443 
uöt8_t
 
	m∂l_sour˚
;

444 
uöt32_t
 
	mh£_‰equícy
;

445 
	s∂l_c⁄fig
 {

446 
uöt8_t
 
	mdivm
;

447 
uöt16_t
 
	mdivn
;

448 
uöt8_t
 
	mdivp
;

449 
uöt8_t
 
	mdivq
;

450 
uöt8_t
 
	mdivr
;

451 } 
	m∂l1
, 
	m∂l2
, 
	m∂l3
;

452 
uöt8_t
 
	mc‹e_¥e
;

453 
uöt8_t
 
	mh¥e
;

454 
uöt8_t
 
	mµª1
;

455 
uöt8_t
 
	mµª2
;

456 
uöt8_t
 
	mµª3
;

457 
uöt8_t
 
	mµª4
;

458 
uöt8_t
 
	mÊash_waô°©es
;

459 
pwr_vos_sˇÀ
 
	mvﬁège_sˇÀ
;

462 
	#_REG_BIT
(
ba£
, 
bô
Ë(((ba£Ë<< 5Ë+ (bô))

	)

464 
	ercc_≥rùh_˛kí
 {

466 
	mRCC_DMA1
 = 
_REG_BIT
(0xD8, 0),

467 
	mRCC_DMA2
 = 
_REG_BIT
(0xD8, 1),

468 
	mRCC_ADC12
 = 
_REG_BIT
(0xD8, 5),

469 
	mRCC_ETH1MAC
 = 
_REG_BIT
(0xD8, 15),

470 
	mRCC_ETH1TX
 = 
_REG_BIT
(0xD8, 16),

471 
	mRCC_ETH1RX
 = 
_REG_BIT
(0xD8, 17),

472 
	mRCC_USB2OTGHSULPIEN
 = 
_REG_BIT
(0xD8, 18),

473 
	mRCC_USB1OTGHSEN
 = 
_REG_BIT
(0xD8, 25),

474 
	mRCC_USB1OTGHSULPIEN
 = 
_REG_BIT
(0xD8, 26),

475 
	mRCC_USB2OTGHSEN
 = 
_REG_BIT
(0xD8, 27),

478 
	mRCC_DCMI
 = 
_REG_BIT
(0xDC, 0),

479 
	mRCC_CRYP
 = 
_REG_BIT
(0xDC, 4),

480 
	mRCC_HASH
 = 
_REG_BIT
(0xDC, 5),

481 
	mRCC_RNG
 = 
_REG_BIT
(0xDC, 6),

482 
	mRCC_SDMMC2
 = 
_REG_BIT
(0xDC, 9),

483 
	mRCC_SRAM1
 = 
_REG_BIT
(0xDC, 29),

484 
	mRCC_SRAM2
 = 
_REG_BIT
(0xDC, 30),

485 
	mRCC_SRAM3
 = 
_REG_BIT
(0xDC, 31),

488 
	mRCC_MDMA
 = 
_REG_BIT
(0xD4, 0),

489 
	mRCC_DMA2D
 = 
_REG_BIT
(0xD4, 4),

490 
	mRCC_JPGDEC
 = 
_REG_BIT
(0xD4, 5),

491 
	mRCC_FMC
 = 
_REG_BIT
(0xD4, 12),

492 
	mRCC_QSPI
 = 
_REG_BIT
(0xD4, 14),

493 
	mRCC_SDMMC1
 = 
_REG_BIT
(0xD4, 16),

496 
	mRCC_GPIOA
 = 
_REG_BIT
(0xE0, 0),

497 
	mRCC_GPIOB
 = 
_REG_BIT
(0xE0, 1),

498 
	mRCC_GPIOC
 = 
_REG_BIT
(0xE0, 2),

499 
	mRCC_GPIOD
 = 
_REG_BIT
(0xE0, 3),

500 
	mRCC_GPIOE
 = 
_REG_BIT
(0xE0, 4),

501 
	mRCC_GPIOF
 = 
_REG_BIT
(0xE0, 5),

502 
	mRCC_GPIOG
 = 
_REG_BIT
(0xE0, 6),

503 
	mRCC_GPIOH
 = 
_REG_BIT
(0xE0, 7),

504 
	mRCC_GPIOI
 = 
_REG_BIT
(0xE0, 8),

505 
	mRCC_GPIOJ
 = 
_REG_BIT
(0xE0, 9),

506 
	mRCC_GPIOK
 = 
_REG_BIT
(0xE0, 10),

507 
	mRCC_CRC
 = 
_REG_BIT
(0xE0, 19),

508 
	mRCC_BDMA
 = 
_REG_BIT
(0xE0, 21),

509 
	mRCC_ADC3
 = 
_REG_BIT
(0xE0, 24),

510 
	mRCC_HSEM
 = 
_REG_BIT
(0xE0, 25),

511 
	mRCC_BKPSRAM
 = 
_REG_BIT
(0xE0, 28),

514 
	mRCC_TIM2
 = 
_REG_BIT
(0xE8, 0),

515 
	mRCC_TIM3
 = 
_REG_BIT
(0xE8, 1),

516 
	mRCC_TIM4
 = 
_REG_BIT
(0xE8, 2),

517 
	mRCC_TIM5
 = 
_REG_BIT
(0xE8, 3),

518 
	mRCC_TIM6
 = 
_REG_BIT
(0xE8, 4),

519 
	mRCC_TIM7
 = 
_REG_BIT
(0xE8, 5),

520 
	mRCC_TIM12
 = 
_REG_BIT
(0xE8, 6),

521 
	mRCC_TIM13
 = 
_REG_BIT
(0xE8, 7),

522 
	mRCC_TIM14
 = 
_REG_BIT
(0xE8, 8),

523 
	mRCC_LPTIM1
 = 
_REG_BIT
(0xE8, 9),

524 
	mRCC_SPI2
 = 
_REG_BIT
(0xE8, 14),

525 
	mRCC_SPI3
 = 
_REG_BIT
(0xE8, 15),

526 
	mRCC_SPDIFRX
 = 
_REG_BIT
(0xE8, 16),

527 
	mRCC_USART2
 = 
_REG_BIT
(0xE8, 17),

528 
	mRCC_USART3
 = 
_REG_BIT
(0xE8, 18),

529 
	mRCC_UART4
 = 
_REG_BIT
(0xE8, 19),

530 
	mRCC_UART5
 = 
_REG_BIT
(0xE8, 20),

531 
	mRCC_I2C1
 = 
_REG_BIT
(0xE8, 21),

532 
	mRCC_I2C2
 = 
_REG_BIT
(0xE8, 22),

533 
	mRCC_I2C3
 = 
_REG_BIT
(0xE8, 23),

534 
	mRCC_CEC
 = 
_REG_BIT
(0xE8, 27),

535 
	mRCC_DAC
 = 
_REG_BIT
(0xE8, 29),

536 
	mRCC_UART7
 = 
_REG_BIT
(0xE8, 30),

537 
	mRCC_UART8
 = 
_REG_BIT
(0xE8, 31),

540 
	mRCC_CRS
 = 
_REG_BIT
(0xEC, 1),

541 
	mRCC_SWP
 = 
_REG_BIT
(0xEC, 2),

542 
	mRCC_OPAMP
 = 
_REG_BIT
(0xEC, 4),

543 
	mRCC_MDIO
 = 
_REG_BIT
(0xEC, 5),

544 
	mRCC_FDCAN
 = 
_REG_BIT
(0xEC, 8),

547 
	mRCC_TIM1
 = 
_REG_BIT
(0xF0, 0),

548 
	mRCC_TIM8
 = 
_REG_BIT
(0xF0, 1),

549 
	mRCC_USART1
 = 
_REG_BIT
(0xF0, 4),

550 
	mRCC_USART6
 = 
_REG_BIT
(0xF0, 5),

551 
	mRCC_SPI1
 = 
_REG_BIT
(0xF0, 12),

552 
	mRCC_SPI4
 = 
_REG_BIT
(0xF0, 13),

553 
	mRCC_TIM15
 = 
_REG_BIT
(0xF0, 16),

554 
	mRCC_TIM16
 = 
_REG_BIT
(0xF0, 17),

555 
	mRCC_TIM17
 = 
_REG_BIT
(0xF0, 18),

556 
	mRCC_SPI5
 = 
_REG_BIT
(0xF0, 20),

557 
	mRCC_SAI1
 = 
_REG_BIT
(0xF0, 22),

558 
	mRCC_SAI2
 = 
_REG_BIT
(0xF0, 23),

559 
	mRCC_SAI3
 = 
_REG_BIT
(0xF0, 24),

560 
	mRCC_DFSDM
 = 
_REG_BIT
(0xF0, 28),

561 
	mRCC_HRTIM
 = 
_REG_BIT
(0xF0, 29),

564 
	mRCC_LTDCEN
 = 
_REG_BIT
(0xE4, 3),

565 
	mRCC_WWDG1EN
 = 
_REG_BIT
(0xE4, 6),

568 
	mRCC_SYSCFG
 = 
_REG_BIT
(0xF4, 1),

569 
	mRCC_LPUART1
 = 
_REG_BIT
(0xF4, 3),

570 
	mRCC_SPI6
 = 
_REG_BIT
(0xF4, 5),

571 
	mRCC_I2C4
 = 
_REG_BIT
(0xF4, 7),

572 
	mRCC_LPTIM2
 = 
_REG_BIT
(0xF4, 9),

573 
	mRCC_LPTIM3
 = 
_REG_BIT
(0xF4, 10),

574 
	mRCC_LPTIM4
 = 
_REG_BIT
(0xF4, 11),

575 
	mRCC_LPTIM5
 = 
_REG_BIT
(0xF4, 12),

576 
	mRCC_COMP12
 = 
_REG_BIT
(0xF4, 14),

577 
	mRCC_VREF
 = 
_REG_BIT
(0xF4, 15),

578 
	mRCC_RTCAPB
 = 
_REG_BIT
(0xF4, 16),

579 
	mRCC_SAI4
 = 
_REG_BIT
(0xF4, 21),

582 
	ercc_≥rùh_r°
 {

584 
	mRST_DMA1
 = 
_REG_BIT
(0x80, 0),

585 
	mRST_DMA2
 = 
_REG_BIT
(0x80, 1),

586 
	mRST_ADC12
 = 
_REG_BIT
(0x80, 5),

587 
	mRST_ETH1MAC
 = 
_REG_BIT
(0x80, 15),

588 
	mRST_USB1OTGRST
 = 
_REG_BIT
(0x80, 25),

589 
	mRST_USB2OTGRST
 = 
_REG_BIT
(0x80, 27),

592 
	mRST_DCMI
 = 
_REG_BIT
(0xDC, 0),

593 
	mRST_CRYP
 = 
_REG_BIT
(0xDC, 4),

594 
	mRST_HASH
 = 
_REG_BIT
(0xDC, 5),

595 
	mRST_RNG
 = 
_REG_BIT
(0xDC, 6),

596 
	mRST_SDMMC2
 = 
_REG_BIT
(0xDC, 9),

599 
	mRST_MDMA
 = 
_REG_BIT
(0x7C, 0),

600 
	mRST_DMA2D
 = 
_REG_BIT
(0x7C, 4),

601 
	mRST_JPGDEC
 = 
_REG_BIT
(0x7C, 5),

602 
	mRST_FMC
 = 
_REG_BIT
(0x7C, 12),

603 
	mRST_QSPI
 = 
_REG_BIT
(0x7C, 14),

604 
	mRST_SDMMC1
 = 
_REG_BIT
(0x7C, 16),

607 
	mRST_GPIOA
 = 
_REG_BIT
(0x88, 0),

608 
	mRST_GPIOB
 = 
_REG_BIT
(0x88, 1),

609 
	mRST_GPIOC
 = 
_REG_BIT
(0x88, 2),

610 
	mRST_GPIOD
 = 
_REG_BIT
(0x88, 3),

611 
	mRST_GPIOE
 = 
_REG_BIT
(0x88, 4),

612 
	mRST_GPIOF
 = 
_REG_BIT
(0x88, 5),

613 
	mRST_GPIOG
 = 
_REG_BIT
(0x88, 6),

614 
	mRST_GPIOH
 = 
_REG_BIT
(0x88, 7),

615 
	mRST_GPIOI
 = 
_REG_BIT
(0x88, 8),

616 
	mRST_GPIOJ
 = 
_REG_BIT
(0x88, 9),

617 
	mRST_GPIOK
 = 
_REG_BIT
(0x88, 10),

618 
	mRST_CRC
 = 
_REG_BIT
(0x88, 19),

619 
	mRST_BDMA
 = 
_REG_BIT
(0x88, 21),

620 
	mRST_ADC3
 = 
_REG_BIT
(0x88, 24),

621 
	mRST_HSEM
 = 
_REG_BIT
(0x88, 25),

624 
	mRST_TIM2
 = 
_REG_BIT
(0x90, 0),

625 
	mRST_TIM3
 = 
_REG_BIT
(0x90, 1),

626 
	mRST_TIM4
 = 
_REG_BIT
(0x90, 2),

627 
	mRST_TIM5
 = 
_REG_BIT
(0x90, 3),

628 
	mRST_TIM6
 = 
_REG_BIT
(0x90, 4),

629 
	mRST_TIM7
 = 
_REG_BIT
(0x90, 5),

630 
	mRST_TIM12
 = 
_REG_BIT
(0x90, 6),

631 
	mRST_TIM13
 = 
_REG_BIT
(0x90, 7),

632 
	mRST_TIM14
 = 
_REG_BIT
(0x90, 8),

633 
	mRST_LPTIM1
 = 
_REG_BIT
(0x90, 9),

634 
	mRST_SPI2
 = 
_REG_BIT
(0x90, 14),

635 
	mRST_SPI3
 = 
_REG_BIT
(0x90, 15),

636 
	mRST_SPDIFRX
 = 
_REG_BIT
(0x90, 16),

637 
	mRST_USART2
 = 
_REG_BIT
(0x90, 17),

638 
	mRST_USART3
 = 
_REG_BIT
(0x90, 18),

639 
	mRST_UART4
 = 
_REG_BIT
(0x90, 19),

640 
	mRST_UART5
 = 
_REG_BIT
(0x90, 20),

641 
	mRST_I2C1
 = 
_REG_BIT
(0x90, 21),

642 
	mRST_I2C2
 = 
_REG_BIT
(0x90, 22),

643 
	mRST_I2C3
 = 
_REG_BIT
(0x90, 23),

644 
	mRST_CEC
 = 
_REG_BIT
(0x90, 27),

645 
	mRST_DAC
 = 
_REG_BIT
(0x90, 29),

646 
	mRST_UART7
 = 
_REG_BIT
(0x90, 30),

647 
	mRST_UART8
 = 
_REG_BIT
(0x90, 31),

650 
	mRST_CRS
 = 
_REG_BIT
(0x94, 1),

651 
	mRST_SWP
 = 
_REG_BIT
(0x94, 2),

652 
	mRST_OPAMP
 = 
_REG_BIT
(0x94, 4),

653 
	mRST_MDIO
 = 
_REG_BIT
(0x94, 5),

654 
	mRST_FDCAN
 = 
_REG_BIT
(0x94, 8),

657 
	mRST_TIM1
 = 
_REG_BIT
(0x98, 0),

658 
	mRST_TIM8
 = 
_REG_BIT
(0x98, 1),

659 
	mRST_USART1
 = 
_REG_BIT
(0x98, 4),

660 
	mRST_USART6
 = 
_REG_BIT
(0x98, 5),

661 
	mRST_SPI1
 = 
_REG_BIT
(0x98, 12),

662 
	mRST_SPI4
 = 
_REG_BIT
(0x98, 13),

663 
	mRST_TIM15
 = 
_REG_BIT
(0x98, 16),

664 
	mRST_TIM16
 = 
_REG_BIT
(0x98, 17),

665 
	mRST_TIM17
 = 
_REG_BIT
(0x98, 18),

666 
	mRST_SPI5
 = 
_REG_BIT
(0x98, 20),

667 
	mRST_SAI1
 = 
_REG_BIT
(0x98, 22),

668 
	mRST_SAI2
 = 
_REG_BIT
(0x98, 23),

669 
	mRST_SAI3
 = 
_REG_BIT
(0x98, 24),

670 
	mRST_DFSDM
 = 
_REG_BIT
(0x98, 28),

671 
	mRST_HRTIM
 = 
_REG_BIT
(0x98, 29),

674 
	mRST_LTDCRST
 = 
_REG_BIT
(0x8C, 3),

677 
	mRST_SYSCFG
 = 
_REG_BIT
(0x9C, 1),

678 
	mRST_LPUART1
 = 
_REG_BIT
(0x9C, 3),

679 
	mRST_SPI6
 = 
_REG_BIT
(0x9C, 5),

680 
	mRST_I2C4
 = 
_REG_BIT
(0x9C, 7),

681 
	mRST_LPTIM2
 = 
_REG_BIT
(0x9C, 9),

682 
	mRST_LPTIM3
 = 
_REG_BIT
(0x9C, 10),

683 
	mRST_LPTIM4
 = 
_REG_BIT
(0x9C, 11),

684 
	mRST_LPTIM5
 = 
_REG_BIT
(0x9C, 12),

685 
	mRST_COMP12
 = 
_REG_BIT
(0x9C, 14),

686 
	mRST_VREF
 = 
_REG_BIT
(0x9C, 15),

687 
	mRST_SAI4
 = 
_REG_BIT
(0x9C, 21),

690 #unde‡
_REG_BIT


699 
	~<lib›ícm3/°m32/comm⁄/rcc_comm⁄_Æl.h
>

701 
BEGIN_DECLS


716 
rcc_˛ock_£tup_∂l
(c⁄° 
rcc_∂l_c⁄fig
 *
c⁄fig
);

727 
uöt32_t
 
rcc_gë_bus_˛k_‰eq
(
rcc_˛ock_sour˚
 
sour˚
);

736 
uöt32_t
 
rcc_gë_≥rùhîÆ_˛k_‰eq
(uöt32_à
≥rùh
);

752 
rcc_£t_≥rùhîÆ_˛k_£l
(
uöt32_t
 
≥rùh
, uöt32_à
˛k£l
);

760 
rcc_£t_fdˇn_˛k£l
(
uöt8_t
 
˛k£l
);

768 
rcc_£t_•i123_˛k£l
(
uöt8_t
 
˛k£l
);

775 
rcc_£t_•i45_˛k£l
(
uöt8_t
 
˛k£l
);

778 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/h7/spi.h

24 #i‚de‡
LIBOPENCM3_SPI_H


25 
	#LIBOPENCM3_SPI_H


	)

27 
	~<lib›ícm3/°m32/comm⁄/•i_comm⁄_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/h7/syscfg.h

31 #i‚de‡
LIBOPENCM3_SYSCFG_H


32 
	#LIBOPENCM3_SYSCFG_H


	)

34 
	~<lib›ícm3/cm3/comm⁄.h
>

39 
	#SYSCFG_PMCR
 
	`MMIO32
(
SYSCFG_BASE
 + 0x04)

	)

40 
	#SYSCFG_EXTICR
(
i
Ë
	`MMIO32
(
SYSCFG_BASE
 + 0x08 + (i)*4)

	)

41 
	#SYSCFG_EXTICR1
 
	`MMIO32
(
SYSCFG_BASE
 + 0x08)

	)

42 
	#SYSCFG_EXTICR2
 
	`MMIO32
(
SYSCFG_BASE
 + 0x0C)

	)

43 
	#SYSCFG_EXTICR3
 
	`MMIO32
(
SYSCFG_BASE
 + 0x10)

	)

44 
	#SYSCFG_EXTICR4
 
	`MMIO32
(
SYSCFG_BASE
 + 0x14)

	)

45 
	#SYSCFG_CFGR
 
	`MMIO32
(
SYSCFG_BASE
 + 0x18)

	)

46 
	#SYSCFG_CCSR
 
	`MMIO32
(
SYSCFG_BASE
 + 0x20)

	)

47 
	#SYSCFG_CCVR
 
	`MMIO32
(
SYSCFG_BASE
 + 0x24)

	)

48 
	#SYSCFG_CCCR
 
	`MMIO32
(
SYSCFG_BASE
 + 0x28)

	)

49 
	#SYSCFG_PWRCR
 
	`MMIO32
(
SYSCFG_BASE
 + 0x2C)

	)

50 
	#SYSCFG_PKGR
 
	`MMIO32
(
SYSCFG_BASE
 + 0x124)

	)

51 
	#SYSCFG_UR
(
n
Ë
	`MMIO32
(
SYSCFG_BASE
 + 0x300 + (4 * (n)))

	)

53 
	#SYSCFG_EXTICR_FIELDSIZE
 4

	)

61 
	#SYSCFG_PWRCR_ODEN
 
BIT0


	)

	@lib/libopencm3/include/libopencm3/stm32/h7/timer.h

24 #i‚de‡
LIBOPENCM3_TIMER_H


25 
	#LIBOPENCM3_TIMER_H


	)

27 
	~<lib›ícm3/°m32/comm⁄/timî_comm⁄_Æl.h
>

29 
BEGIN_DECLS


31 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/h7/usart.h

31 #i‚de‡
LIBOPENCM3_USART_H


32 
	#LIBOPENCM3_USART_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/ußπ_comm⁄_fifos.h
>

41 
	#USART1
 
USART1_BASE


	)

42 
	#USART2
 
USART2_BASE


	)

43 
	#USART3
 
USART3_BASE


	)

44 
	#UART4
 
UART4_BASE


	)

45 
	#UART5
 
UART5_BASE


	)

46 
	#USART6
 
USART6_BASE


	)

47 
	#UART7
 
UART7_BASE


	)

48 
	#UART8
 
UART8_BASE


	)

51 
BEGIN_DECLS


53 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/hash.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F2
)

24 
	~<lib›ícm3/°m32/f2/hash.h
>

25 #ñi‡
deföed
(
STM32F4
)

26 
	~<lib›ícm3/°m32/f4/hash.h
>

	@lib/libopencm3/include/libopencm3/stm32/hrtim.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F3
)

24 
	~<lib›ícm3/°m32/f3/hπim.h
>

	@lib/libopencm3/include/libopencm3/stm32/i2c.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F0
)

24 
	~<lib›ícm3/°m32/f0/i2c.h
>

25 #ñi‡
deföed
(
STM32F1
)

26 
	~<lib›ícm3/°m32/f1/i2c.h
>

27 #ñi‡
deföed
(
STM32F2
)

28 
	~<lib›ícm3/°m32/f2/i2c.h
>

29 #ñi‡
deföed
(
STM32F3
)

30 
	~<lib›ícm3/°m32/f3/i2c.h
>

31 #ñi‡
deföed
(
STM32F4
)

32 
	~<lib›ícm3/°m32/f4/i2c.h
>

33 #ñi‡
deföed
(
STM32F7
)

34 
	~<lib›ícm3/°m32/f7/i2c.h
>

35 #ñi‡
deföed
(
STM32L0
)

36 
	~<lib›ícm3/°m32/l0/i2c.h
>

37 #ñi‡
deföed
(
STM32L1
)

38 
	~<lib›ícm3/°m32/l1/i2c.h
>

39 #ñi‡
deföed
(
STM32L4
)

40 
	~<lib›ícm3/°m32/l4/i2c.h
>

41 #ñi‡
deföed
(
STM32G0
)

42 
	~<lib›ícm3/°m32/g0/i2c.h
>

	@lib/libopencm3/include/libopencm3/stm32/iwdg.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F0
)

24 
	~<lib›ícm3/°m32/f0/iwdg.h
>

25 #ñi‡
deföed
(
STM32F1
)

26 
	~<lib›ícm3/°m32/f1/iwdg.h
>

27 #ñi‡
deföed
(
STM32F2
)

28 
	~<lib›ícm3/°m32/f2/iwdg.h
>

29 #ñi‡
deföed
(
STM32F3
)

30 
	~<lib›ícm3/°m32/f3/iwdg.h
>

31 #ñi‡
deföed
(
STM32F4
)

32 
	~<lib›ícm3/°m32/f4/iwdg.h
>

33 #ñi‡
deföed
(
STM32F7
)

34 
	~<lib›ícm3/°m32/f7/iwdg.h
>

35 #ñi‡
deföed
(
STM32L0
)

36 
	~<lib›ícm3/°m32/l0/iwdg.h
>

37 #ñi‡
deföed
(
STM32L1
)

38 
	~<lib›ícm3/°m32/l1/iwdg.h
>

39 #ñi‡
deföed
(
STM32L4
)

40 
	~<lib›ícm3/°m32/l4/iwdg.h
>

41 #ñi‡
deföed
(
STM32G0
)

42 
	~<lib›ícm3/°m32/g0/iwdg.h
>

	@lib/libopencm3/include/libopencm3/stm32/l0/adc.h

33 #i‚de‡
LIBOPENCM3_ADC_H


34 
	#LIBOPENCM3_ADC_H


	)

36 
	~<lib›ícm3/°m32/comm⁄/adc_comm⁄_v2.h
>

37 
	~<lib›ícm3/°m32/comm⁄/adc_comm⁄_v2_sögÀ.h
>

43 
	#ADC1
 
ADC1_BASE


	)

51 
	#ADC_CHANNEL_VLCD
 16

	)

52 
	#ADC_CHANNEL_VREF
 17

	)

53 
	#ADC_CHANNEL_TEMP
 18

	)

57 
	#ADC_CALFACT
(
adc
Ë
	`MMIO32
(◊dcË+ 0xB4)

	)

62 
	#ADC_CFGR2_CKMODE_SHIFT
 30

	)

63 
	#ADC_CFGR2_CKMODE
 (3 << 
ADC_CFGR2_CKMODE_SHIFT
)

	)

64 
	#ADC_CFGR2_CKMODE_CK_ADC
 (0 << 
ADC_CFGR2_CKMODE_SHIFT
)

	)

65 
	#ADC_CFGR2_CKMODE_PCLK_DIV2
 (1 << 
ADC_CFGR2_CKMODE_SHIFT
)

	)

66 
	#ADC_CFGR2_CKMODE_PCLK_DIV4
 (2 << 
ADC_CFGR2_CKMODE_SHIFT
)

	)

67 
	#ADC_CFGR2_CKMODE_PCLK
 (3 << 
ADC_CFGR2_CKMODE_SHIFT
)

	)

73 
	#ADC_SMPR_SMP_1DOT5CYC
 0x0

	)

74 
	#ADC_SMPR_SMP_3DOT5CYC
 0x1

	)

75 
	#ADC_SMPR_SMP_7DOT5CYC
 0x2

	)

76 
	#ADC_SMPR_SMP_12DOT5CYC
 0x3

	)

77 
	#ADC_SMPR_SMP_19DOT5CYC
 0x4

	)

78 
	#ADC_SMPR_SMP_39DOT5CYC
 0x5

	)

79 
	#ADC_SMPR_SMP_79DOT5CYC
 0x6

	)

80 
	#ADC_SMPR_SMP_160DOT5CYC
 0x7

	)

83 
BEGIN_DECLS


86 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/l0/crc.h

28 #i‚de‡
LIBOPENCM3_CRC_H


29 
	#LIBOPENCM3_CRC_H


	)

31 
	~<lib›ícm3/°m32/comm⁄/¸c_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/l0/dma.h

31 #i‚de‡
LIBOPENCM3_DMA_H


32 
	#LIBOPENCM3_DMA_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/dma_comm⁄_l1f013.h
>

35 
	~<lib›ícm3/°m32/comm⁄/dma_comm⁄_c£l.h
>

	@lib/libopencm3/include/libopencm3/stm32/l0/doc-stm32l0.h

	@lib/libopencm3/include/libopencm3/stm32/l0/exti.h

36 #i‚de‡
LIBOPENCM3_EXTI_H


37 
	#LIBOPENCM3_EXTI_H


	)

39 
	~<lib›ícm3/°m32/comm⁄/exti_comm⁄_Æl.h
>

40 
	~<lib›ícm3/°m32/comm⁄/exti_comm⁄_v1.h
>

	@lib/libopencm3/include/libopencm3/stm32/l0/flash.h

30 #i‚de‡
LIBOPENCM3_FLASH_H


31 
	#LIBOPENCM3_FLASH_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_Æl.h
>

35 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_l01.h
>

39 
	#FLASH_OPTR
 
FLASH_OBR


	)

40 
	#FLASH_WRPROT1
 
FLASH_WRPR1


	)

41 
	#FLASH_WRPROT2
 
FLASH_WRPR2


	)

44 
	#FLASH_ACR_PRE_READ
 (1 << 6)

	)

45 
	#FLASH_ACR_DISAB_BUF
 (1 << 5)

	)

48 
	#FLASH_PECR_NZDISABLE
 (1 << 23)

	)

51 
	#FLASH_SR_RDERR
 (1 << 13)

	)

52 
	#FLASH_SR_NOTZEROERR
 (1 << 16)

	)

53 
	#FLASH_SR_FWWERR
 (1 << 17)

	)

56 
	#FLASH_OPTR_NBOOT1
 (1 << 31)

	)

58 
BEGIN_DECLS


60 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/l0/gpio.h

31 #i‚de‡
LIBOPENCM3_GPIO_H


32 
	#LIBOPENCM3_GPIO_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/gpio_comm⁄_f24.h
>

44 
	#GPIO_BRR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x28)

	)

45 
	#GPIOA_BRR
 
	`GPIO_BRR
(
GPIOA
)

	)

46 
	#GPIOB_BRR
 
	`GPIO_BRR
(
GPIOB
)

	)

47 
	#GPIOC_BRR
 
	`GPIO_BRR
(
GPIOC
)

	)

48 
	#GPIOD_BRR
 
	`GPIO_BRR
(
GPIOD
)

	)

49 
	#GPIOH_BRR
 
	`GPIO_BRR
(
GPIOH
)

	)

58 
	#GPIO_OSPEED_LOW
 0x0

	)

59 
	#GPIO_OSPEED_MED
 0x1

	)

60 
	#GPIO_OSPEED_HIGH
 0x2

	)

61 
	#GPIO_OSPEED_VERYHIGH
 0x3

	)

72 
BEGIN_DECLS


74 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/l0/i2c.h

31 #i‚de‡
LIBOPENCM3_I2C_H


32 
	#LIBOPENCM3_I2C_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/i2c_comm⁄_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/l0/iwdg.h

31 #i‚de‡
LIBOPENCM3_IWDG_H


32 
	#LIBOPENCM3_IWDG_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/iwdg_comm⁄_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/l0/lptimer.h

30 #i‚de‡
LIBOPENCM3_LPTIMER_H


31 
	#LIBOPENCM3_LPTIMER_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/Õtimî_comm⁄_Æl.h
>

38 
	#LPTIM1
 
LPTIM1_BASE


	)

41 
BEGIN_DECLS


43 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/l0/memorymap.h

18 #i‚de‡
LIBOPENCM3_MEMORYMAP_H


19 
	#LIBOPENCM3_MEMORYMAP_H


	)

21 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

26 
	#PERIPH_BASE
 (0x40000000U)

	)

27 
	#IOPORT_BASE
 (0x50000000U)

	)

28 
	#INFO_BASE
 (0x1ff80000U)

	)

29 
	#PERIPH_BASE_APB1
 (
PERIPH_BASE
 + 0x00000)

	)

30 
	#PERIPH_BASE_APB2
 (
PERIPH_BASE
 + 0x10000)

	)

31 
	#PERIPH_BASE_AHB
 (
PERIPH_BASE
 + 0x20000)

	)

36 
	#TIM2_BASE
 (
PERIPH_BASE_APB1
 + 0x0000)

	)

37 
	#TIM3_BASE
 (
PERIPH_BASE_APB1
 + 0x0400)

	)

38 
	#TIM6_BASE
 (
PERIPH_BASE_APB1
 + 0x1000)

	)

39 
	#TIM7_BASE
 (
PERIPH_BASE_APB1
 + 0x1400)

	)

40 
	#LCD_BASE
 (
PERIPH_BASE_APB1
 + 0x2400)

	)

41 
	#RTC_BASE
 (
PERIPH_BASE_APB1
 + 0x2800)

	)

42 
	#WWDG_BASE
 (
PERIPH_BASE_APB1
 + 0x2c00)

	)

43 
	#IWDG_BASE
 (
PERIPH_BASE_APB1
 + 0x3000)

	)

44 
	#SPI2_BASE
 (
PERIPH_BASE_APB1
 + 0x3800)

	)

45 
	#USART2_BASE
 (
PERIPH_BASE_APB1
 + 0x4400)

	)

46 
	#LPUART1_BASE
 (
PERIPH_BASE_APB1
 + 0x4800)

	)

47 
	#I2C1_BASE
 (
PERIPH_BASE_APB1
 + 0x5400)

	)

48 
	#I2C2_BASE
 (
PERIPH_BASE_APB1
 + 0x5800)

	)

49 
	#USB_DEV_FS_BASE
 (
PERIPH_BASE_APB1
 + 0x5c00)

	)

50 
	#USB_PMA_BASE
 (
PERIPH_BASE_APB1
 + 0x6000)

	)

51 
	#CRS_BASE
 (
PERIPH_BASE_APB1
 + 0x6C00)

	)

52 
	#POWER_CONTROL_BASE
 (
PERIPH_BASE_APB1
 + 0x7000)

	)

53 
	#DAC_BASE
 (
PERIPH_BASE_APB1
 + 0x7400)

	)

54 
	#I2C3_BASE
 (
PERIPH_BASE_APB1
 + 0x7800)

	)

55 
	#LPTIM1_BASE
 (
PERIPH_BASE_APB1
 + 0x7c00)

	)

59 
	#SYSCFG_BASE
 (
PERIPH_BASE_APB2
 + 0x0000)

	)

60 
	#EXTI_BASE
 (
PERIPH_BASE_APB2
 + 0x0400)

	)

61 
	#TIM21_BASE
 (
PERIPH_BASE_APB2
 + 0x0800)

	)

62 
	#TIM22_BASE
 (
PERIPH_BASE_APB2
 + 0x1400)

	)

63 
	#FIREWALL_BASE
 (
PERIPH_BASE_APB2
 + 0x1C00)

	)

64 
	#ADC1_BASE
 (
PERIPH_BASE_APB2
 + 0x2400)

	)

65 
	#SPI1_BASE
 (
PERIPH_BASE_APB2
 + 0x3000)

	)

66 
	#USART1_BASE
 (
PERIPH_BASE_APB2
 + 0x3800)

	)

67 
	#DBGMCU_BASE
 (
PERIPH_BASE_APB2
 + 0x5800)

	)

70 
	#DMA1_BASE
 (
PERIPH_BASE_AHB
 + 0x00000)

	)

71 
	#RCC_BASE
 (
PERIPH_BASE_AHB
 + 0x01000)

	)

72 
	#FLASH_MEM_INTERFACE_BASE
 (
PERIPH_BASE_AHB
 + 0x02000)

	)

73 
	#CRC_BASE
 (
PERIPH_BASE_AHB
 + 0x03000)

	)

74 
	#TSC_BASE
 (
PERIPH_BASE_AHB
 + 0x04000)

	)

75 
	#RNG_BASE
 (
PERIPH_BASE_AHB
 + 0x05000)

	)

76 
	#AES_BASE
 (
PERIPH_BASE_AHB
 + 0x06000)

	)

78 
	#GPIO_PORT_A_BASE
 (
IOPORT_BASE
 + 0x00000)

	)

79 
	#GPIO_PORT_B_BASE
 (
IOPORT_BASE
 + 0x00400)

	)

80 
	#GPIO_PORT_C_BASE
 (
IOPORT_BASE
 + 0x00800)

	)

81 
	#GPIO_PORT_D_BASE
 (
IOPORT_BASE
 + 0x00c00)

	)

82 
	#GPIO_PORT_H_BASE
 (
IOPORT_BASE
 + 0x01C00)

	)

85 
	#DESIG_FLASH_SIZE_BASE
 (
INFO_BASE
 + 0x7C)

	)

86 
	#DESIG_UNIQUE_ID_BASE
 (
INFO_BASE
 + 0x50)

	)

87 
	#DESIG_UNIQUE_ID0
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
)

	)

88 
	#DESIG_UNIQUE_ID1
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
 + 4)

	)

89 
	#DESIG_UNIQUE_ID2
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
 + 0x14)

	)

92 
	#ST_VREFINT_CAL
 
	`MMIO16
((
INFO_BASE
 + 0x78))

	)

93 
	#ST_TSENSE_CAL1_30C
 
	`MMIO16
((
INFO_BASE
 + 0x7A))

	)

94 
	#ST_TSENSE_CAL2_110C
 
	`MMIO16
((
INFO_BASE
 + 0x7E))

	)

	@lib/libopencm3/include/libopencm3/stm32/l0/pwr.h

31 #i‚de‡
LIBOPENCM3_PWR_H


32 
	#LIBOPENCM3_PWR_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/pwr_comm⁄_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/l0/rcc.h

40 #i‚de‡
LIBOPENCM3_RCC_H


41 
	#LIBOPENCM3_RCC_H


	)

43 
	~<°dboﬁ.h
>

44 
	~<°döt.h
>

45 
	~<lib›ícm3/°m32/pwr.h
>

49 
	#RCC_CR
 
	`MMIO32
(
RCC_BASE
 + 0x00)

	)

50 
	#RCC_ICSCR
 
	`MMIO32
(
RCC_BASE
 + 0x04)

	)

51 
	#RCC_CRRCR
 
	`MMIO32
(
RCC_BASE
 + 0x08)

	)

52 
	#RCC_CFGR
 
	`MMIO32
(
RCC_BASE
 + 0x0c)

	)

53 
	#RCC_CIER
 
	`MMIO32
(
RCC_BASE
 + 0x10)

	)

54 
	#RCC_CIFR
 
	`MMIO32
(
RCC_BASE
 + 0x14)

	)

55 
	#RCC_CICR
 
	`MMIO32
(
RCC_BASE
 + 0x18)

	)

56 
	#RCC_IOPRSTR
 
	`MMIO32
(
RCC_BASE
 + 0x1c)

	)

57 
	#RCC_AHBRSTR
 
	`MMIO32
(
RCC_BASE
 + 0x20)

	)

58 
	#RCC_APB2RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x24)

	)

59 
	#RCC_APB1RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x28)

	)

60 
	#RCC_IOPENR
 
	`MMIO32
(
RCC_BASE
 + 0x2c)

	)

61 
	#RCC_AHBENR
 
	`MMIO32
(
RCC_BASE
 + 0x30)

	)

62 
	#RCC_APB2ENR
 
	`MMIO32
(
RCC_BASE
 + 0x34)

	)

63 
	#RCC_APB1ENR
 
	`MMIO32
(
RCC_BASE
 + 0x38)

	)

64 
	#RCC_IOPSMEN
 
	`MMIO32
(
RCC_BASE
 + 0x3c)

	)

65 
	#RCC_AHBSMENR
 
	`MMIO32
(
RCC_BASE
 + 0x40)

	)

66 
	#RCC_APB2SMENR
 
	`MMIO32
(
RCC_BASE
 + 0x44)

	)

67 
	#RCC_APB1SMENR
 
	`MMIO32
(
RCC_BASE
 + 0x48)

	)

68 
	#RCC_CCIPR
 
	`MMIO32
(
RCC_BASE
 + 0x4c)

	)

69 
	#RCC_CSR
 
	`MMIO32
(
RCC_BASE
 + 0x50)

	)

73 
	#RCC_CR_PLLRDY
 (1 << 25)

	)

74 
	#RCC_CR_PLLON
 (1 << 24)

	)

75 
	#RCC_CR_RTCPRE_SHIFT
 20

	)

76 
	#RCC_CR_RTCPRE_MASK
 0x3

	)

77 
	#RCC_CR_RTCPRE_DIV2
 0

	)

78 
	#RCC_CR_RTCPRE_DIV4
 1

	)

79 
	#RCC_CR_RTCPRE_DIV8
 2

	)

80 
	#RCC_CR_RTCPRE_DIV16
 3

	)

81 
	#RCC_CR_CSSHSEON
 (1 << 19)

	)

82 
	#RCC_CR_HSEBYP
 (1 << 18)

	)

83 
	#RCC_CR_HSERDY
 (1 << 17)

	)

84 
	#RCC_CR_HSEON
 (1 << 16)

	)

85 
	#RCC_CR_MSIRDY
 (1 << 9)

	)

86 
	#RCC_CR_MSION
 (1 << 8)

	)

87 
	#RCC_CR_HSI16DIVF
 (1 << 4)

	)

88 
	#RCC_CR_HSI16DIVEN
 (1 << 3)

	)

89 
	#RCC_CR_HSI16RDY
 (1 << 2)

	)

90 
	#RCC_CR_HSI16KERON
 (1 << 1)

	)

91 
	#RCC_CR_HSI16ON
 (1 << 0)

	)

96 
	#RCC_ICSCR_MSITRIM_SHIFT
 24

	)

97 
	#RCC_ICSCR_MSITRIM_MASK
 0xff

	)

98 
	#RCC_ICSCR_MSICAL_SHIFT
 16

	)

99 
	#RCC_ICSCR_MSICAL_MASK
 0xff

	)

101 
	#RCC_ICSCR_MSIRANGE_SHIFT
 13

	)

102 
	#RCC_ICSCR_MSIRANGE_MASK
 0x7

	)

103 
	#RCC_ICSCR_MSIRANGE_65KHZ
 0x0

	)

104 
	#RCC_ICSCR_MSIRANGE_131KHZ
 0x1

	)

105 
	#RCC_ICSCR_MSIRANGE_262KHZ
 0x2

	)

106 
	#RCC_ICSCR_MSIRANGE_524KHZ
 0x3

	)

107 
	#RCC_ICSCR_MSIRANGE_1MHZ
 0x4

	)

108 
	#RCC_ICSCR_MSIRANGE_2MHZ
 0x5

	)

109 
	#RCC_ICSCR_MSIRANGE_4MHZ
 0x6

	)

111 
	#RCC_ICSCR_HSI16TRIM_SHIFT
 8

	)

112 
	#RCC_ICSCR_HSI16TRIM_MASK
 0x1f

	)

113 
	#RCC_ICSCR_HSI16CAL_SHIFT
 0

	)

114 
	#RCC_ICSCR_HSI16CAL_MASK
 0xff

	)

118 
	#RCC_CRRCR_HSI48CAL_SHIFT
 8

	)

119 
	#RCC_CRRCR_HSI48CAL_MASK
 0xff

	)

120 
	#RCC_CRRCR_HSI48RDY
 (1<<1)

	)

121 
	#RCC_CRRCR_HSI48ON
 (1<<0)

	)

126 
	#RCC_CFGR_MCOPRE_DIV1
 0

	)

127 
	#RCC_CFGR_MCOPRE_DIV2
 1

	)

128 
	#RCC_CFGR_MCOPRE_DIV4
 2

	)

129 
	#RCC_CFGR_MCOPRE_DIV8
 3

	)

130 
	#RCC_CFGR_MCOPRE_DIV16
 4

	)

133 
	#RCC_CFGR_MCO_NOCLK
 0x0

	)

134 
	#RCC_CFGR_MCO_SYSCLK
 0x1

	)

135 
	#RCC_CFGR_MCO_HSI16
 0x2

	)

136 
	#RCC_CFGR_MCO_MSI
 0x3

	)

137 
	#RCC_CFGR_MCO_HSE
 0x4

	)

138 
	#RCC_CFGR_MCO_PLL
 0x5

	)

139 
	#RCC_CFGR_MCO_LSI
 0x6

	)

140 
	#RCC_CFGR_MCO_LSE
 0x7

	)

141 
	#RCC_CFGR_MCO_HSI48
 0x8

	)

142 
	#RCC_CFGR_MCO_SHIFT
 24

	)

143 
	#RCC_CFGR_MCO_MASK
 0xf

	)

147 
	#RCC_CFGR_PLLDIV_DIV2
 0x1

	)

148 
	#RCC_CFGR_PLLDIV_DIV3
 0x2

	)

149 
	#RCC_CFGR_PLLDIV_DIV4
 0x3

	)

151 
	#RCC_CFGR_PLLDIV_SHIFT
 22

	)

152 
	#RCC_CFGR_PLLDIV_MASK
 0x3

	)

156 
	#RCC_CFGR_PLLMUL_MUL3
 0x0

	)

157 
	#RCC_CFGR_PLLMUL_MUL4
 0x1

	)

158 
	#RCC_CFGR_PLLMUL_MUL6
 0x2

	)

159 
	#RCC_CFGR_PLLMUL_MUL8
 0x3

	)

160 
	#RCC_CFGR_PLLMUL_MUL12
 0x4

	)

161 
	#RCC_CFGR_PLLMUL_MUL16
 0x5

	)

162 
	#RCC_CFGR_PLLMUL_MUL24
 0x6

	)

163 
	#RCC_CFGR_PLLMUL_MUL32
 0x7

	)

164 
	#RCC_CFGR_PLLMUL_MUL48
 0x8

	)

166 
	#RCC_CFGR_PLLMUL_SHIFT
 18

	)

167 
	#RCC_CFGR_PLLMUL_MASK
 0xf

	)

170 
	#RCC_CFGR_PLLSRC_HSI16_CLK
 0x0

	)

171 
	#RCC_CFGR_PLLSRC_HSE_CLK
 0x1

	)

174 
	#RCC_CFGR_STOPWUCK_MSI
 (0<<15)

	)

175 
	#RCC_CFGR_STOPWUCK_HSI16
 (1<<15)

	)

180 
	#RCC_CFGR_PPRE2_NODIV
 0x0

	)

181 
	#RCC_CFGR_PPRE2_DIV2
 0x4

	)

182 
	#RCC_CFGR_PPRE2_DIV4
 0x5

	)

183 
	#RCC_CFGR_PPRE2_DIV8
 0x6

	)

184 
	#RCC_CFGR_PPRE2_DIV16
 0x7

	)

186 
	#RCC_CFGR_PPRE2_MASK
 0x7

	)

187 
	#RCC_CFGR_PPRE2_SHIFT
 11

	)

192 
	#RCC_CFGR_PPRE1_NODIV
 0x0

	)

193 
	#RCC_CFGR_PPRE1_DIV2
 0x4

	)

194 
	#RCC_CFGR_PPRE1_DIV4
 0x5

	)

195 
	#RCC_CFGR_PPRE1_DIV8
 0x6

	)

196 
	#RCC_CFGR_PPRE1_DIV16
 0x7

	)

198 
	#RCC_CFGR_PPRE1_MASK
 0x7

	)

199 
	#RCC_CFGR_PPRE1_SHIFT
 8

	)

204 
	#RCC_CFGR_HPRE_NODIV
 0x0

	)

205 
	#RCC_CFGR_HPRE_DIV2
 0x8

	)

206 
	#RCC_CFGR_HPRE_DIV4
 0x9

	)

207 
	#RCC_CFGR_HPRE_DIV8
 0xa

	)

208 
	#RCC_CFGR_HPRE_DIV16
 0xb

	)

209 
	#RCC_CFGR_HPRE_DIV64
 0xc

	)

210 
	#RCC_CFGR_HPRE_DIV128
 0xd

	)

211 
	#RCC_CFGR_HPRE_DIV256
 0xe

	)

212 
	#RCC_CFGR_HPRE_DIV512
 0xf

	)

214 
	#RCC_CFGR_HPRE_MASK
 0xf

	)

215 
	#RCC_CFGR_HPRE_SHIFT
 4

	)

218 
	#RCC_CFGR_SWS_MSI
 0x0

	)

219 
	#RCC_CFGR_SWS_HSI16
 0x1

	)

220 
	#RCC_CFGR_SWS_HSE
 0x2

	)

221 
	#RCC_CFGR_SWS_PLL
 0x3

	)

222 
	#RCC_CFGR_SWS_MASK
 0x3

	)

223 
	#RCC_CFGR_SWS_SHIFT
 2

	)

226 
	#RCC_CFGR_SW_MSI
 0x0

	)

227 
	#RCC_CFGR_SW_HSI16
 0x1

	)

228 
	#RCC_CFGR_SW_HSE
 0x2

	)

229 
	#RCC_CFGR_SW_PLL
 0x3

	)

230 
	#RCC_CFGR_SW_MASK
 0x3

	)

231 
	#RCC_CFGR_SW_SHIFT
 0

	)

235 
	#RCC_CIER_CSSLSE
 (1 << 7)

	)

237 
	#RCC_CIER_HSI48RDYIE
 (1 << 6)

	)

238 
	#RCC_CIER_MSIRDYIE
 (1 << 5)

	)

239 
	#RCC_CIER_PLLRDYIE
 (1 << 4)

	)

240 
	#RCC_CIER_HSERDYIE
 (1 << 3)

	)

241 
	#RCC_CIER_HSI16RDYIE
 (1 << 2)

	)

242 
	#RCC_CIER_LSERDYIE
 (1 << 1)

	)

243 
	#RCC_CIER_LSIRDYIE
 (1 << 0)

	)

247 
	#RCC_CIFR_CSSHSEF
 (1 << 8)

	)

248 
	#RCC_CIFR_CSSLSEF
 (1 << 7)

	)

249 
	#RCC_CIFR_HSI48RDYF
 (1 << 6)

	)

250 
	#RCC_CIFR_MSIRDYF
 (1 << 5)

	)

251 
	#RCC_CIFR_PLLRDYF
 (1 << 4)

	)

252 
	#RCC_CIFR_HSERDYF
 (1 << 3)

	)

253 
	#RCC_CIFR_HSI16RDYF
 (1 << 2)

	)

254 
	#RCC_CIFR_LSERDYF
 (1 << 1)

	)

255 
	#RCC_CIFR_LSIRDYF
 (1 << 0)

	)

259 
	#RCC_CICR_CSSHSEC
 (1 << 8)

	)

260 
	#RCC_CICR_CSSLSEC
 (1 << 7)

	)

261 
	#RCC_CICR_HSI48RDYC
 (1 << 6)

	)

262 
	#RCC_CICR_MSIRDYC
 (1 << 5)

	)

263 
	#RCC_CICR_PLLRDYC
 (1 << 4)

	)

264 
	#RCC_CICR_HSERDYC
 (1 << 3)

	)

265 
	#RCC_CICR_HSI16RDYC
 (1 << 2)

	)

266 
	#RCC_CICR_LSERDYC
 (1 << 1)

	)

267 
	#RCC_CICR_LSIRDYC
 (1 << 0)

	)

271 
	#RCC_IOPPRSTR_IOPHRST
 (1<<7)

	)

272 
	#RCC_IOPPRSTR_IOPERST
 (1<<4)

	)

273 
	#RCC_IOPPRSTR_IOPDRST
 (1<<3)

	)

274 
	#RCC_IOPPRSTR_IOPCRST
 (1<<2)

	)

275 
	#RCC_IOPPRSTR_IOPBRST
 (1<<1)

	)

276 
	#RCC_IOPPRSTR_IOPARST
 (1<<0)

	)

280 
	#RCC_AHBRSTR_CRYPRST
 (1 << 24)

	)

281 
	#RCC_AHBRSTR_RNGRST
 (1 << 20)

	)

282 
	#RCC_AHBRSTR_TSCRST
 (1 << 16)

	)

283 
	#RCC_AHBRSTR_CRCRST
 (1 << 12)

	)

284 
	#RCC_AHBRSTR_MIFRST
 (1 << 8)

	)

285 
	#RCC_AHBRSTR_DMARST
 (1 << 0)

	)

290 
	#RCC_APB2RSTR_DBGRST
 (1 << 22)

	)

291 
	#RCC_APB2RSTR_USART1RST
 (1 << 14)

	)

292 
	#RCC_APB2RSTR_SPI1RST
 (1 << 12)

	)

293 
	#RCC_APB2RSTR_ADC1RST
 (1 << 9)

	)

294 
	#RCC_APB2RSTR_TIM22RST
 (1 << 5)

	)

295 
	#RCC_APB2RSTR_TIM21RST
 (1 << 2)

	)

296 
	#RCC_APB2RSTR_SYSCFGRST
 (1 << 0)

	)

301 
	#RCC_APB1RSTR_LPTIM1RST
 (1 << 31)

	)

302 
	#RCC_APB1RSTR_I2C3RST
 (1 << 30)

	)

303 
	#RCC_APB1RSTR_DACRST
 (1 << 29)

	)

304 
	#RCC_APB1RSTR_PWRRST
 (1 << 28)

	)

305 
	#RCC_APB1RSTR_CRSRST
 (1 << 27)

	)

306 
	#RCC_APB1RSTR_USBRST
 (1 << 23)

	)

307 
	#RCC_APB1RSTR_I2C2RST
 (1 << 22)

	)

308 
	#RCC_APB1RSTR_I2C1RST
 (1 << 21)

	)

309 
	#RCC_APB1RSTR_USART5RST
 (1 << 20)

	)

310 
	#RCC_APB1RSTR_USART4RST
 (1 << 19)

	)

311 
	#RCC_APB1RSTR_LPUART1RST
 (1 << 18)

	)

312 
	#RCC_APB1RSTR_USART2RST
 (1 << 17)

	)

313 
	#RCC_APB1RSTR_SPI2RST
 (1 << 14)

	)

314 
	#RCC_APB1RSTR_WWDGRST
 (1 << 11)

	)

315 
	#RCC_APB1RSTR_LCDRST
 (1 << 9)

	)

316 
	#RCC_APB1RSTR_TIM7RST
 (1 << 5)

	)

317 
	#RCC_APB1RSTR_TIM6RST
 (1 << 4)

	)

318 
	#RCC_APB1RSTR_TIM3RST
 (1 << 1)

	)

319 
	#RCC_APB1RSTR_TIM2RST
 (1 << 0)

	)

324 
	#RCC_IOPENR_IOPHEN
 (1<<7)

	)

325 
	#RCC_IOPENR_IOPEEN
 (1<<4)

	)

326 
	#RCC_IOPENR_IOPDEN
 (1<<3)

	)

327 
	#RCC_IOPENR_IOPCEN
 (1<<2)

	)

328 
	#RCC_IOPENR_IOPBEN
 (1<<1)

	)

329 
	#RCC_IOPENR_IOPAEN
 (1<<0)

	)

333 
	#RCC_AHBENR_CRYPEN
 (1 << 24)

	)

334 
	#RCC_AHBENR_RNGEN
 (1 << 20)

	)

335 
	#RCC_AHBENR_TSCEN
 (1 << 16)

	)

336 
	#RCC_AHBENR_CRCEN
 (1 << 12)

	)

337 
	#RCC_AHBENR_MIFEN
 (1 << 8)

	)

338 
	#RCC_AHBENR_DMAEN
 (1 << 0)

	)

343 
	#RCC_APB2ENR_DBGEN
 (1 << 22)

	)

344 
	#RCC_APB2ENR_USART1EN
 (1 << 14)

	)

345 
	#RCC_APB2ENR_SPI1EN
 (1 << 12)

	)

346 
	#RCC_APB2ENR_ADC1EN
 (1 << 9)

	)

347 
	#RCC_APB2ENR_MIFEN
 (1 << 7)

	)

348 
	#RCC_APB2ENR_TIM22EN
 (1 << 5)

	)

349 
	#RCC_APB2ENR_TIM21EN
 (1 << 2)

	)

350 
	#RCC_APB2ENR_SYSCFGEN
 (1 << 0)

	)

355 
	#RCC_APB1ENR_LPTIM1EN
 (1 << 31)

	)

356 
	#RCC_APB1ENR_DACEN
 (1 << 29)

	)

357 
	#RCC_APB1ENR_PWREN
 (1 << 28)

	)

358 
	#RCC_APB1ENR_CRSEN
 (1 << 27)

	)

359 
	#RCC_APB1ENR_USBEN
 (1 << 23)

	)

360 
	#RCC_APB1ENR_I2C2EN
 (1 << 22)

	)

361 
	#RCC_APB1ENR_I2C1EN
 (1 << 21)

	)

362 
	#RCC_APB1ENR_USART5EN
 (1 << 20)

	)

363 
	#RCC_APB1ENR_USART4EN
 (1 << 19)

	)

364 
	#RCC_APB1ENR_LPUART1EN
 (1 << 18)

	)

365 
	#RCC_APB1ENR_USART2EN
 (1 << 17)

	)

366 
	#RCC_APB1ENR_SPI2EN
 (1 << 14)

	)

367 
	#RCC_APB1ENR_WWDGEN
 (1 << 11)

	)

368 
	#RCC_APB1ENR_LCDEN
 (1 << 9)

	)

369 
	#RCC_APB1ENR_TIM7EN
 (1 << 5)

	)

370 
	#RCC_APB1ENR_TIM6EN
 (1 << 4)

	)

371 
	#RCC_APB1ENR_TIM3EN
 (1 << 1)

	)

372 
	#RCC_APB1ENR_TIM2EN
 (1 << 0)

	)

377 
	#RCC_IOPSMENR_IOPHSMEN
 (1<<7)

	)

378 
	#RCC_IOPSMENR_IOPESMEN
 (1<<4)

	)

379 
	#RCC_IOPSMENR_IOPDSMEN
 (1<<3)

	)

380 
	#RCC_IOPSMENR_IOPCSMEN
 (1<<2)

	)

381 
	#RCC_IOPSMENR_IOPBSMEN
 (1<<1)

	)

382 
	#RCC_IOPSMENR_IOPASMEN
 (1<<0)

	)

386 
	#RCC_AHBSMENR_CRYPSMEN
 (1 << 24)

	)

387 
	#RCC_AHBSMENR_RNGSMEN
 (1 << 20)

	)

388 
	#RCC_AHBSMENR_TSCSMEN
 (1 << 16)

	)

389 
	#RCC_AHBSMENR_CRCSMEN
 (1 << 12)

	)

390 
	#RCC_AHBSMENR_MIFSMEN
 (1 << 8)

	)

391 
	#RCC_AHBSMENR_DMASMEN
 (1 << 0)

	)

395 
	#RCC_APB2SMENR_DBGSMEN
 (1 << 22)

	)

396 
	#RCC_APB2SMENR_USART1SMEN
 (1 << 14)

	)

397 
	#RCC_APB2SMENR_SPI1SMEN
 (1 << 12)

	)

398 
	#RCC_APB2SMENR_ADC1SMEN
 (1 << 9)

	)

399 
	#RCC_APB2SMENR_MIFSMEN
 (1 << 7)

	)

400 
	#RCC_APB2SMENR_TIM22SMEN
 (1 << 5)

	)

401 
	#RCC_APB2SMENR_TIM21SMEN
 (1 << 2)

	)

402 
	#RCC_APB2SMENR_SYSCFGSMEN
 (1 << 0)

	)

406 
	#RCC_APB1SMENR_LPTIM1SMEN
 (1 << 31)

	)

407 
	#RCC_APB1SMENR_I2C3SMEN
 (1 << 30)

	)

408 
	#RCC_APB1SMENR_DACSMEN
 (1 << 29)

	)

409 
	#RCC_APB1SMENR_PWRSMEN
 (1 << 28)

	)

410 
	#RCC_APB1SMENR_CRSSMEN
 (1 << 27)

	)

411 
	#RCC_APB1SMENR_USBSMEN
 (1 << 23)

	)

412 
	#RCC_APB1SMENR_I2C2SMEN
 (1 << 22)

	)

413 
	#RCC_APB1SMENR_I2C1SMEN
 (1 << 21)

	)

414 
	#RCC_APB1SMENR_USART5SMEN
 (1 << 20)

	)

415 
	#RCC_APB1SMENR_USART4SMEN
 (1 << 19)

	)

416 
	#RCC_APB1SMENR_LPUART1SMEN
 (1 << 18)

	)

417 
	#RCC_APB1SMENR_USART2SMEN
 (1 << 17)

	)

418 
	#RCC_APB1SMENR_SPI2SMEN
 (1 << 14)

	)

419 
	#RCC_APB1SMENR_WWDGSMEN
 (1 << 11)

	)

420 
	#RCC_APB1SMENR_LCDSMEN
 (1 << 9)

	)

421 
	#RCC_APB1SMENR_TIM7SMEN
 (1 << 5)

	)

422 
	#RCC_APB1SMENR_TIM6SMEN
 (1 << 4)

	)

423 
	#RCC_APB1SMENR_TIM3SMEN
 (1 << 1)

	)

424 
	#RCC_APB1SMENR_TIM2SMEN
 (1 << 0)

	)

428 
	#RCC_CCIPR_HSI48SEL
 (1<<26)

	)

430 
	#RCC_CCIPR_LPTIM1SEL_APB
 0

	)

431 
	#RCC_CCIPR_LPTIM1SEL_LSI
 1

	)

432 
	#RCC_CCIPR_LPTIM1SEL_HSI16
 2

	)

433 
	#RCC_CCIPR_LPTIM1SEL_LSE
 3

	)

434 
	#RCC_CCIPR_LPTIM1SEL_SHIFT
 18

	)

435 
	#RCC_CCIPR_LPTIM1SEL_MASK
 0x3

	)

437 
	#RCC_CCIPR_I2C3SEL_APB
 0

	)

438 
	#RCC_CCIPR_I2C3SEL_SYS
 1

	)

439 
	#RCC_CCIPR_I2C3SEL_HSI16
 2

	)

440 
	#RCC_CCIPR_I2C3SEL_SHIFT
 16

	)

441 
	#RCC_CCIPR_I2C3SEL_MASK
 0x3

	)

443 
	#RCC_CCIPR_I2C1SEL_APB
 0

	)

444 
	#RCC_CCIPR_I2C1SEL_SYS
 1

	)

445 
	#RCC_CCIPR_I2C1SEL_HSI16
 2

	)

446 
	#RCC_CCIPR_I2C1SEL_SHIFT
 12

	)

447 
	#RCC_CCIPR_I2C1SEL_MASK
 0x3

	)

449 
	#RCC_CCIPR_LPUART1SEL_APB
 0

	)

450 
	#RCC_CCIPR_LPUART1SEL_SYS
 1

	)

451 
	#RCC_CCIPR_LPUART1SEL_HSI16
 2

	)

452 
	#RCC_CCIPR_LPUART1SEL_LSE
 3

	)

453 
	#RCC_CCIPR_LPUART1SEL_SHIFT
 10

	)

454 
	#RCC_CCIPR_LPUART1SEL_MASK
 0x3

	)

456 
	#RCC_CCIPR_USART2SEL_APB
 0

	)

457 
	#RCC_CCIPR_USART2SEL_SYS
 1

	)

458 
	#RCC_CCIPR_USART2SEL_HSI16
 2

	)

459 
	#RCC_CCIPR_USART2SEL_LSE
 3

	)

460 
	#RCC_CCIPR_USART2SEL_SHIFT
 2

	)

461 
	#RCC_CCIPR_USART2SEL_MASK
 0x3

	)

463 
	#RCC_CCIPR_USART1SEL_APB
 0

	)

464 
	#RCC_CCIPR_USART1SEL_SYS
 1

	)

465 
	#RCC_CCIPR_USART1SEL_HSI16
 2

	)

466 
	#RCC_CCIPR_USART1SEL_LSE
 3

	)

467 
	#RCC_CCIPR_USART1SEL_SHIFT
 0

	)

468 
	#RCC_CCIPR_USART1SEL_MASK
 0x3

	)

472 
	#RCC_CSR_LPWRRSTF
 (1 << 31)

	)

473 
	#RCC_CSR_WWDGRSTF
 (1 << 30)

	)

474 
	#RCC_CSR_IWDGRSTF
 (1 << 29)

	)

475 
	#RCC_CSR_SFTRSTF
 (1 << 28)

	)

476 
	#RCC_CSR_PORRSTF
 (1 << 27)

	)

477 
	#RCC_CSR_PINRSTF
 (1 << 26)

	)

478 
	#RCC_CSR_OBLRSTF
 (1 << 25)

	)

479 
	#RCC_CSR_FWRSTF
 (1 << 24)

	)

480 
	#RCC_CSR_RMVF
 (1 << 23)

	)

481 
	#RCC_CSR_RESET_FLAGS
 (
RCC_CSR_LPWRRSTF
 | 
RCC_CSR_WWDGRSTF
 |\

482 
RCC_CSR_IWDGRSTF
 | 
RCC_CSR_SFTRSTF
 | 
RCC_CSR_PORRSTF
 |\

483 
RCC_CSR_PINRSTF
 | 
RCC_CSR_OBLRSTF
 | 
RCC_CSR_FWRSTF
)

	)

484 
	#RCC_CSR_RTCRST
 (1 << 19)

	)

485 
	#RCC_CSR_RTCEN
 (1 << 18)

	)

486 
	#RCC_CSR_RTCSEL_SHIFT
 (16)

	)

487 
	#RCC_CSR_RTCSEL_MASK
 (0x3)

	)

488 
	#RCC_CSR_RTCSEL_NONE
 (0x0)

	)

489 
	#RCC_CSR_RTCSEL_LSE
 (0x1)

	)

490 
	#RCC_CSR_RTCSEL_LSI
 (0x2)

	)

491 
	#RCC_CSR_RTCSEL_HSE
 (0x3)

	)

492 
	#RCC_CSR_CSSLSED
 (1 << 14)

	)

493 
	#RCC_CSR_CSSLSEON
 (1 << 13)

	)

494 
	#RCC_CSR_LSEDRV_SHIFT
 11

	)

495 
	#RCC_CSR_LSEDRV_MASK
 0x3

	)

496 
	#RCC_CSR_LSEDRV_LOWEST
 0

	)

497 
	#RCC_CSR_LSEDRV_MLOW
 1

	)

498 
	#RCC_CSR_LSEDRV_MHIGH
 2

	)

499 
	#RCC_CSR_LSEDRV_HIGHEST
 3

	)

500 
	#RCC_CSR_LSEBYP
 (1 << 10)

	)

501 
	#RCC_CSR_LSERDY
 (1 << 9)

	)

502 
	#RCC_CSR_LSEON
 (1 << 8)

	)

503 
	#RCC_CSR_LSIRDY
 (1 << 1)

	)

504 
	#RCC_CSR_LSION
 (1 << 0)

	)

506 
	srcc_˛ock_sˇÀ
 {

507 
uöt8_t
 
	m∂l_mul
;

508 
uöt16_t
 
	m∂l_div
;

509 
uöt8_t
 
	m∂l_sour˚
;

510 
uöt8_t
 
	mÊash_waô°©es
;

511 
pwr_vos_sˇÀ
 
	mvﬁège_sˇÀ
;

512 
uöt8_t
 
	mh¥e
;

513 
uöt8_t
 
	mµª1
;

514 
uöt8_t
 
	mµª2
;

516 
uöt32_t
 
	mahb_‰equícy
;

517 
uöt32_t
 
	m≠b1_‰equícy
;

518 
uöt32_t
 
	m≠b2_‰equícy
;

519 
uöt8_t
 
	mmsi_ønge
;

523 
uöt32_t
 
rcc_ahb_‰equícy
;

524 
uöt32_t
 
rcc_≠b1_‰equícy
;

525 
uöt32_t
 
rcc_≠b2_‰equícy
;

529 
	ercc_osc
 {

530 
	mRCC_PLL
, 
	mRCC_HSE
, 
	mRCC_HSI48
, 
	mRCC_HSI16
, 
	mRCC_MSI
, 
	mRCC_LSE
, 
	mRCC_LSI


534 
	#_REG_BIT
(
ba£
, 
bô
Ë(((ba£Ë<< 5Ë+ (bô))

	)

536 
	ercc_≥rùh_˛kí
 {

538 
	mRCC_GPIOA
 = 
_REG_BIT
(0x2c, 0),

539 
	mRCC_GPIOB
 = 
_REG_BIT
(0x2c, 1),

540 
	mRCC_GPIOC
 = 
_REG_BIT
(0x2c, 2),

541 
	mRCC_GPIOD
 = 
_REG_BIT
(0x2c, 3),

542 
	mRCC_GPIOE
 = 
_REG_BIT
(0x2c, 4),

543 
	mRCC_GPIOH
 = 
_REG_BIT
(0x2c, 7),

546 
	mRCC_DMA
 = 
_REG_BIT
(0x30, 0),

547 
	mRCC_MIF
 = 
_REG_BIT
(0x30, 8),

548 
	mRCC_CRC
 = 
_REG_BIT
(0x30, 12),

549 
	mRCC_TSC
 = 
_REG_BIT
(0x30, 16),

550 
	mRCC_RNG
 = 
_REG_BIT
(0x30, 20),

551 
	mRCC_CRYPT
 = 
_REG_BIT
(0x30, 24),

554 
	mRCC_SYSCFG
 = 
_REG_BIT
(0x34, 0),

555 
	mRCC_TIM21
 = 
_REG_BIT
(0x34, 2),

556 
	mRCC_TIM22
 = 
_REG_BIT
(0x34, 5),

557 
	mRCC_FW
 = 
_REG_BIT
(0x34, 7),

558 
	mRCC_ADC1
 = 
_REG_BIT
(0x34, 9),

559 
	mRCC_SPI1
 = 
_REG_BIT
(0x34, 12),

560 
	mRCC_USART1
 = 
_REG_BIT
(0x34, 14),

561 
	mRCC_DBG
 = 
_REG_BIT
(0x34, 22),

564 
	mRCC_TIM2
 = 
_REG_BIT
(0x38, 0),

565 
	mRCC_TIM3
 = 
_REG_BIT
(0x38, 1),

566 
	mRCC_TIM6
 = 
_REG_BIT
(0x38, 4),

567 
	mRCC_TIM7
 = 
_REG_BIT
(0x38, 5),

568 
	mRCC_LCD
 = 
_REG_BIT
(0x38, 9),

569 
	mRCC_WWDG
 = 
_REG_BIT
(0x38, 11),

570 
	mRCC_SPI2
 = 
_REG_BIT
(0x38, 14),

571 
	mRCC_USART2
 = 
_REG_BIT
(0x38, 17),

572 
	mRCC_LPUART1
 = 
_REG_BIT
(0x38, 18),

573 
	mRCC_USART4
 = 
_REG_BIT
(0x38, 19),

574 
	mRCC_USART5
 = 
_REG_BIT
(0x38, 20),

575 
	mRCC_I2C1
 = 
_REG_BIT
(0x38, 21),

576 
	mRCC_I2C2
 = 
_REG_BIT
(0x38, 22),

577 
	mRCC_USB
 = 
_REG_BIT
(0x38, 23),

578 
	mRCC_CRS
 = 
_REG_BIT
(0x38, 27),

579 
	mRCC_PWR
 = 
_REG_BIT
(0x38, 28),

580 
	mRCC_DAC
 = 
_REG_BIT
(0x38, 29),

581 
	mRCC_I2C3
 = 
_REG_BIT
(0x38, 30),

582 
	mRCC_LPTIM1
 = 
_REG_BIT
(0x38, 31),

585 
	mSCC_GPIOA
 = 
_REG_BIT
(0x3c, 0),

586 
	mSCC_GPIOB
 = 
_REG_BIT
(0x3c, 1),

587 
	mSCC_GPIOC
 = 
_REG_BIT
(0x3c, 2),

588 
	mSCC_GPIOD
 = 
_REG_BIT
(0x3c, 3),

589 
	mSCC_GPIOE
 = 
_REG_BIT
(0x3c, 4),

590 
	mSCC_GPIOH
 = 
_REG_BIT
(0x3c, 7),

593 
	mSCC_DMA
 = 
_REG_BIT
(0x40, 0),

594 
	mSCC_MIF
 = 
_REG_BIT
(0x40, 8),

595 
	mSCC_SRAM
 = 
_REG_BIT
(0x40, 12),

596 
	mSCC_CRC
 = 
_REG_BIT
(0x40, 12),

597 
	mSCC_TSC
 = 
_REG_BIT
(0x40, 16),

598 
	mSCC_RNG
 = 
_REG_BIT
(0x40, 20),

599 
	mSCC_CRYPT
 = 
_REG_BIT
(0x40, 24),

602 
	mSCC_SYSCFG
 = 
_REG_BIT
(0x44, 0),

603 
	mSCC_TIM21
 = 
_REG_BIT
(0x44, 2),

604 
	mSCC_TIM22
 = 
_REG_BIT
(0x44, 5),

605 
	mSCC_ADC1
 = 
_REG_BIT
(0x44, 9),

606 
	mSCC_SPI1
 = 
_REG_BIT
(0x44, 12),

607 
	mSCC_USART1
 = 
_REG_BIT
(0x44, 14),

608 
	mSCC_DBG
 = 
_REG_BIT
(0x44, 22),

611 
	mSCC_TIM2
 = 
_REG_BIT
(0x48, 0),

612 
	mSCC_TIM3
 = 
_REG_BIT
(0x48, 1),

613 
	mSCC_TIM6
 = 
_REG_BIT
(0x48, 4),

614 
	mSCC_TIM7
 = 
_REG_BIT
(0x48, 5),

615 
	mSCC_LCD
 = 
_REG_BIT
(0x48, 9),

616 
	mSCC_WWDG
 = 
_REG_BIT
(0x48, 11),

617 
	mSCC_SPI2
 = 
_REG_BIT
(0x48, 14),

618 
	mSCC_USART2
 = 
_REG_BIT
(0x48, 17),

619 
	mSCC_LPUART1
 = 
_REG_BIT
(0x48, 18),

620 
	mSCC_USART4
 = 
_REG_BIT
(0x48, 19),

621 
	mSCC_USART5
 = 
_REG_BIT
(0x48, 20),

622 
	mSCC_I2C1
 = 
_REG_BIT
(0x48, 21),

623 
	mSCC_I2C2
 = 
_REG_BIT
(0x48, 22),

624 
	mSCC_USB
 = 
_REG_BIT
(0x48, 23),

625 
	mSCC_CRS
 = 
_REG_BIT
(0x48, 27),

626 
	mSCC_PWR
 = 
_REG_BIT
(0x48, 28),

627 
	mSCC_DAC
 = 
_REG_BIT
(0x48, 29),

628 
	mSCC_I2C3
 = 
_REG_BIT
(0x48, 30),

629 
	mSCC_LPTIM1
 = 
_REG_BIT
(0x48, 31),

632 
	ercc_≥rùh_r°
 {

634 
	mRST_GPIOA
 = 
_REG_BIT
(0x1c, 0),

635 
	mRST_GPIOB
 = 
_REG_BIT
(0x1c, 1),

636 
	mRST_GPIOC
 = 
_REG_BIT
(0x1c, 2),

637 
	mRST_GPIOD
 = 
_REG_BIT
(0x1c, 3),

638 
	mRST_GPIOE
 = 
_REG_BIT
(0x1c, 4),

639 
	mRST_GPIOH
 = 
_REG_BIT
(0x1c, 7),

642 
	mRST_DMA
 = 
_REG_BIT
(0x20, 0),

643 
	mRST_MIF
 = 
_REG_BIT
(0x20, 8),

644 
	mRST_CRC
 = 
_REG_BIT
(0x20, 12),

645 
	mRST_TSC
 = 
_REG_BIT
(0x20, 16),

646 
	mRST_RNG
 = 
_REG_BIT
(0x20, 20),

647 
	mRST_CRYPT
 = 
_REG_BIT
(0x20, 24),

650 
	mRST_SYSCFG
 = 
_REG_BIT
(0x24, 0),

651 
	mRST_TIM21
 = 
_REG_BIT
(0x24, 2),

652 
	mRST_TIM22
 = 
_REG_BIT
(0x24, 5),

653 
	mRST_ADC1
 = 
_REG_BIT
(0x24, 9),

654 
	mRST_SPI1
 = 
_REG_BIT
(0x24, 12),

655 
	mRST_USART1
 = 
_REG_BIT
(0x24, 14),

656 
	mRST_DBG
 = 
_REG_BIT
(0x24, 22),

659 
	mRST_TIM2
 = 
_REG_BIT
(0x28, 0),

660 
	mRST_TIM3
 = 
_REG_BIT
(0x28, 1),

661 
	mRST_TIM6
 = 
_REG_BIT
(0x28, 4),

662 
	mRST_TIM7
 = 
_REG_BIT
(0x28, 5),

663 
	mRST_LCD
 = 
_REG_BIT
(0x28, 9),

664 
	mRST_WWDG
 = 
_REG_BIT
(0x28, 11),

665 
	mRST_SPI2
 = 
_REG_BIT
(0x28, 14),

666 
	mRST_USART2
 = 
_REG_BIT
(0x28, 17),

667 
	mRST_LPUART1
 = 
_REG_BIT
(0x28, 18),

668 
	mRST_USART4
 = 
_REG_BIT
(0x28, 19),

669 
	mRST_USART5
 = 
_REG_BIT
(0x28, 20),

670 
	mRST_I2C1
 = 
_REG_BIT
(0x28, 21),

671 
	mRST_I2C2
 = 
_REG_BIT
(0x28, 22),

672 
	mRST_USB
 = 
_REG_BIT
(0x28, 23),

673 
	mRST_CRS
 = 
_REG_BIT
(0x28, 27),

674 
	mRST_PWR
 = 
_REG_BIT
(0x28, 28),

675 
	mRST_DAC
 = 
_REG_BIT
(0x28, 29),

676 
	mRST_I2C3
 = 
_REG_BIT
(0x28, 30),

677 
	mRST_LPTIM1
 = 
_REG_BIT
(0x28, 31),

679 
	~<lib›ícm3/°m32/comm⁄/rcc_comm⁄_Æl.h
>

681 
BEGIN_DECLS


683 
rcc_osc_⁄
(
rcc_osc
 
osc
);

684 
rcc_osc_off
(
rcc_osc
 
osc
);

685 
rcc_osc_ªady_öt_˛ór
(
rcc_osc
 
osc
);

686 
rcc_osc_ªady_öt_íabÀ
(
rcc_osc
 
osc
);

687 
rcc_osc_ªady_öt_dißbÀ
(
rcc_osc
 
osc
);

688 
rcc_osc_ªady_öt_Êag
(
rcc_osc
 
osc
);

689 
rcc_£t_hsi48_sour˚_rc48
();

690 
rcc_£t_hsi48_sour˚_∂l
();

691 
rcc_£t_sys˛k_sour˚
(
rcc_osc
 
osc
);

692 
rcc_£t_∂l_mu…ùlõr
(
uöt32_t
 
Á˘‹
);

693 
rcc_£t_∂l_dividî
(
uöt32_t
 
Á˘‹
);

694 
rcc_£t_∂l_sour˚
(
uöt32_t
 
∂l§c
);

695 
rcc_£t_µª2
(
uöt32_t
 
µª2
);

696 
rcc_£t_µª1
(
uöt32_t
 
µª1
);

697 
rcc_£t_h¥e
(
uöt32_t
 
h¥e
);

698 
rcc_˛ock_£tup_∂l
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
);

700 
rcc_£t_msi_ønge
(
uöt32_t
 
msi_ønge
);

702 
rcc_£t_≥rùhîÆ_˛k_£l
(
uöt32_t
 
≥rùh
, uöt32_à
£l
);

704 
rcc_£t_Õtim1_£l
(
uöt32_t
 
Õtim1_£l
);

705 
rcc_£t_Õu¨t1_£l
(
uöt32_t
 
Õu∑π1_£l
);

706 
rcc_£t_ußπ1_£l
(
uöt32_t
 
ußπ1_£l
);

707 
rcc_£t_ußπ2_£l
(
uöt32_t
 
ußπ2_£l
);

709 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/l0/rng.h

18 #i‚de‡
LIBOPENCM3_RNG_H


19 
	#LIBOPENCM3_RNG_H


	)

21 
	~<lib›ícm3/°m32/comm⁄/∫g_comm⁄_v1.h
>

	@lib/libopencm3/include/libopencm3/stm32/l0/rtc.h

29 #i‚de‡
LIBOPENCM3_RTC_H


30 
	#LIBOPENCM3_RTC_H


	)

32 
	~<lib›ícm3/°m32/comm⁄/πc_comm⁄_l1f024.h
>

	@lib/libopencm3/include/libopencm3/stm32/l0/spi.h

31 #i‚de‡
LIBOPENCM3_SPI_H


32 
	#LIBOPENCM3_SPI_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/•i_comm⁄_v1_‰f.h
>

	@lib/libopencm3/include/libopencm3/stm32/l0/st_usbfs.h

21 #i‚de‡
LIBOPENCM3_ST_USBFS_H


22 #îr‹ 
Do
 
nŸ
 
ö˛ude
 
dúe˘ly
 !

25 
	~<lib›ícm3/°m32/comm⁄/°_usbfs_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/l0/syscfg.h

35 #i‚de‡
LIBOPENCM3_SYSCFG_H


36 
	#LIBOPENCM3_SYSCFG_H


	)

47 
	#SYSCFG_CFGR1
 
	`MMIO32
(
SYSCFG_BASE
 + 0x00)

	)

48 
	#SYSCFG_CFGR2
 
	`MMIO32
(
SYSCFG_BASE
 + 0x04)

	)

49 
	#SYSCFG_EXTICR
(
i
Ë
	`MMIO32
(
SYSCFG_BASE
 + 0x08 + (i)*4)

	)

50 
	#SYSCFG_EXTICR1
 
	`SYSCFG_EXTICR
(0)

	)

51 
	#SYSCFG_EXTICR2
 
	`SYSCFG_EXTICR
(1)

	)

52 
	#SYSCFG_EXTICR3
 
	`SYSCFG_EXTICR
(2)

	)

53 
	#SYSCFG_EXTICR4
 
	`SYSCFG_EXTICR
(3)

	)

54 
	#COMP1_CTRL
 
	`MMIO32
(
SYSCFG_BASE
 + 0x18)

	)

55 
	#COMP2_CTRL
 
	`MMIO32
(
SYSCFG_BASE
 + 0x1C)

	)

56 
	#SYSCFG_CFGR3
 
	`MMIO32
(
SYSCFG_BASE
 + 0x20)

	)

64 
	#SYSCFG_CFGR1_MEM_MODE_SHIFT
 0

	)

65 
	#SYSCFG_CFGR1_MEM_MODE
 (3 << 
SYSCFG_CFGR1_MEM_MODE_SHIFT
)

	)

66 
	#SYSCFG_CFGR1_MEM_MODE_FLASH
 (0 << 
SYSCFG_CFGR1_MEM_MODE_SHIFT
)

	)

67 
	#SYSCFG_CFGR1_MEM_MODE_SYSTEM
 (1 << 
SYSCFG_CFGR1_MEM_MODE_SHIFT
)

	)

68 
	#SYSCFG_CFGR1_MEM_MODE_SRAM
 (3 << 
SYSCFG_CFGR1_MEM_MODE_SHIFT
)

	)

70 
	#SYSCFG_CFGR1_UFB
 (1<<3)

	)

72 
	#SYSCFG_CFGR1_BOOT_MODE_SHIFT
 8

	)

73 
	#SYSCFG_CFGR1_BOOT_MODE
 (3 << 
SYSCFG_CFGR1_BOOT_MODE_SHIFT
)

	)

74 
	#SYSCFG_CFGR1_BOOT_MODE_FLASH
 (0 << 
SYSCFG_CFGR1_BOOT_MODE_SHIFT
)

	)

75 
	#SYSCFG_CFGR1_BOOT_MODE_SYSTEM
 (1 << 
SYSCFG_CFGR1_BOOT_MODE_SHIFT
)

	)

76 
	#SYSCFG_CFGR1_BOOT_MODE_SRAM
 (3 << 
SYSCFG_CFGR1_BOOT_MODE_SHIFT
)

	)

80 
	#SYSCFG_CFGR2_FWDIS
 (1 << 0)

	)

82 
	#SYSCFG_CFGR2_I2C_PB6_FMP
 (1 << 8)

	)

83 
	#SYSCFG_CFGR2_I2C_PB7_FMP
 (1 << 9)

	)

84 
	#SYSCFG_CFGR2_I2C_PB8_FMP
 (1 << 10)

	)

85 
	#SYSCFG_CFGR2_I2C_PB9_FMP
 (1 << 11)

	)

87 
	#SYSCFG_CFGR2_I2C1_FMP
 (1 << 12)

	)

88 
	#SYSCFG_CFGR2_I2C2_FMP
 (1 << 13)

	)

89 
	#SYSCFG_CFGR2_I2C3_FMP
 (1 << 14)

	)

93 
	#SYSCFG_CFGR3_EN_VREFINT
 (1 << 0)

	)

95 
	#SYSCFG_CFGR3_SEL_VREF_OUT_SHIFT
 4

	)

96 
	#SYSCFG_CFGR3_SEL_VREF_OUT
 (3 << 
SYSCFG_CFGR3_EN_VREFINT_SHIFT
)

	)

97 
	#SYSCFG_CFGR3_SEL_VREF_OUT_PB0
 (1 << 
SYSCFG_CFGR3_EN_VREFINT_SHIFT
)

	)

98 
	#SYSCFG_CFGR3_SEL_VREF_OUT_PB1
 (2 << 
SYSCFG_CFGR3_EN_VREFINT_SHIFT
)

	)

100 
	#SYSCFG_CFGR3_ENBUF_VREFINT_ADC
 (1 << 8)

	)

101 
	#SYSCFG_CFGR3_ENBUF_SENSOR_ADC
 (1 << 9)

	)

102 
	#SYSCFG_CFGR3_ENBUF_VREFINT_COMP
 (1 << 12)

	)

103 
	#SYSCFG_CFGR3_ENREF_HSI48
 (1 << 13)

	)

105 
	#SYSCFG_CFGR3_REF_HSI48_RDYF
 (1 << 26)

	)

106 
	#SYSCFG_CFGR3_SENSOR_ADC_RDYF
 (1 << 27)

	)

107 
	#SYSCFG_CFGR3_VREFINT_ADC_RDYF
 (1 << 28)

	)

108 
	#SYSCFG_CFGR3_VREFINT_COMP_RDYF
 (1 << 29)

	)

109 
	#SYSCFG_CFGR3_VREFINT_RDYF
 (1 << 30)

	)

110 
	#SYSCFG_CFGR3_REF_LOCK
 (1 << 31)

	)

114 
	#SYSCFG_EXTICR_FIELDSIZE
 4

	)

115 
	#SYSCFG_EXTICR_GPIOA
 0

	)

116 
	#SYSCFG_EXTICR_GPIOB
 1

	)

117 
	#SYSCFG_EXTICR_GPIOC
 2

	)

118 
	#SYSCFG_EXTICR_GPIOD
 3

	)

119 
	#SYSCFG_EXTICR_GPIOE
 4

	)

120 
	#SYSCFG_EXTICR_GPIOH
 5

	)

130 
BEGIN_DECLS


132 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/l0/timer.h

35 #i‚de‡
LIBOPENCM3_TIMER_H


36 
	#LIBOPENCM3_TIMER_H


	)

38 
	~<lib›ícm3/°m32/comm⁄/timî_comm⁄_Æl.h
>

44 
	#TIM_OR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x50)

	)

45 
	#TIM2_OR
 
	`TIM_OR
(
TIM2
)

	)

46 
	#TIM21_OR
 
	`TIM_OR
(
TIM21
)

	)

47 
	#TIM22_OR
 
	`TIM_OR
(
TIM22
)

	)

49 
	#TIM2_OR_ETR_RMP_SHIFT
 0

	)

50 
	#TIM2_OR_ETR_RMP
 (7 << 
TIM2_OR_ETR_RMP_SHIFT
)

	)

51 
	#TIM2_OR_ETR_RMP_GPIO
 (0 << 
TIM2_OR_ETR_RMP_SHIFT
)

	)

52 
	#TIM2_OR_ETR_RMP_HSI48
 (4 << 
TIM2_OR_ETR_RMP_SHIFT
)

	)

53 
	#TIM2_OR_ETR_RMP_LSE
 (5 << 
TIM2_OR_ETR_RMP_SHIFT
)

	)

54 
	#TIM2_OR_ETR_RMP_COMP2_OUT
 (6 << 
TIM2_OR_ETR_RMP_SHIFT
)

	)

55 
	#TIM2_OR_ETR_RMP_COMP1_OUT
 (7 << 
TIM2_OR_ETR_RMP_SHIFT
)

	)

57 
	#TIM2_OR_TI4_RMP_SHIFT
 3

	)

58 
	#TIM2_OR_TI4_RMP
 (3 << 
TIM2_OR_TI4_RMP_SHIFT
)

	)

59 
	#TIM2_OR_TI4_RMP_GPIO
 (0 << 
TIM2_OR_TI4_RMP_GPIO
)

	)

60 
	#TIM2_OR_TI4_RMP_COMP2_OUT
 (1 << 
TIM2_OR_TI4_RMP_GPIO
)

	)

61 
	#TIM2_OR_TI4_RMP_COMP1_OUT
 (2 << 
TIM2_OR_TI4_RMP_GPIO
)

	)

63 
	#TIM21_OR_ETR_RMP_SHIFT
 0

	)

64 
	#TIM21_OR_ETR_RMP
 (3 << 
TIM21_OR_ETR_RMP_SHIFT
)

	)

65 
	#TIM21_OR_ETR_RMP_GPIO
 (0 << 
TIM21_OR_ETR_RMP_SHIFT
)

	)

66 
	#TIM21_OR_ETR_RMP_COMP2_OUT
 (1 << 
TIM21_OR_ETR_RMP_SHIFT
)

	)

67 
	#TIM21_OR_ETR_RMP_COMP1_OUT
 (2 << 
TIM21_OR_ETR_RMP_SHIFT
)

	)

68 
	#TIM21_OR_ETR_RMP_LSE
 (3 << 
TIM21_OR_ETR_RMP_SHIFT
)

	)

70 
	#TIM21_OR_TI1_RMP_SHIFT
 2

	)

71 
	#TIM21_OR_TI1_RMP
 (7 << 
TIM21_OR_TI1_RMP_SHIFT
)

	)

72 
	#TIM21_OR_TI1_RMP_GPIO
 (0 << 
TIM21_OR_TI1_RMP_SHIFT
)

	)

73 
	#TIM21_OR_TI1_RMP_RTC_WAKEUP
 (1 << 
TIM21_OR_TI1_RMP_SHIFT
)

	)

74 
	#TIM21_OR_TI1_RMP_HSE_RTC
 (2 << 
TIM21_OR_TI1_RMP_SHIFT
)

	)

75 
	#TIM21_OR_TI1_RMP_MSI
 (3 << 
TIM21_OR_TI1_RMP_SHIFT
)

	)

76 
	#TIM21_OR_TI1_RMP_LSE
 (4 << 
TIM21_OR_TI1_RMP_SHIFT
)

	)

77 
	#TIM21_OR_TI1_RMP_LSI
 (5 << 
TIM21_OR_TI1_RMP_SHIFT
)

	)

78 
	#TIM21_OR_TI1_RMP_COMP1_OUT
 (6 << 
TIM21_OR_TI1_RMP_SHIFT
)

	)

79 
	#TIM21_OR_TI1_RMP_MCO
 (7 << 
TIM21_OR_TI1_RMP_SHIFT
)

	)

81 
	#TIM21_OR_TI2_RMP_SHIFT
 5

	)

82 
	#TIM21_OR_TI2_RMP
 (1 << 
TIM21_OR_TI2_RMP_SHIFT
)

	)

83 
	#TIM21_OR_TI2_RMP_GPIO
 (0 << 
TIM21_OR_TI2_RMP_SHIFT
)

	)

84 
	#TIM21_OR_TI2_RMP_COMP2_OUT
 (1 << 
TIM21_OR_TI2_RMP_SHIFT
)

	)

86 
	#TIM22_OR_ETR_RMP_SHIFT
 0

	)

87 
	#TIM22_OR_ETR_RMP
 (3 << 
TIM22_OR_ETR_RMP_SHIFT
)

	)

88 
	#TIM22_OR_ETR_GPIO
 (0 << 
TIM22_OR_ETR_RMP_SHIFT
)

	)

89 
	#TIM22_OR_ETR_COMP2_OUT
 (1 << 
TIM22_OR_ETR_RMP_SHIFT
)

	)

90 
	#TIM22_OR_ETR_COMP1_OUT
 (2 << 
TIM22_OR_ETR_RMP_SHIFT
)

	)

91 
	#TIM22_OR_ETR_LSE
 (3 << 
TIM22_OR_ETR_RMP_SHIFT
)

	)

93 
	#TIM22_OR_TI1_RMP_SHIFT
 2

	)

94 
	#TIM22_OR_TI1_RMP
 (3 << 
TIM22_OR_TI1_RMP_SHIFT
)

	)

95 
	#TIM22_OR_TI1_RMP_GPIO
 (0 << 
TIM22_OR_TI1_RMP_SHIFT
)

	)

96 
	#TIM22_OR_TI1_RMP_COMP2_OUT
 (1 << 
TIM22_OR_TI1_RMP_SHIFT
)

	)

97 
	#TIM22_OR_TI1_RMP_COMP1_OUT
 (2 << 
TIM22_OR_TI1_RMP_SHIFT
)

	)

	@lib/libopencm3/include/libopencm3/stm32/l0/usart.h

27 #i‚de‡
LIBOPENCM3_USART_H


28 
	#LIBOPENCM3_USART_H


	)

30 
	~<lib›ícm3/°m32/comm⁄/ußπ_comm⁄_Æl.h
>

31 
	~<lib›ícm3/°m32/comm⁄/ußπ_comm⁄_v2.h
>

39 
	#USART1
 
USART1_BASE


	)

40 
	#USART2
 
USART2_BASE


	)

41 
	#USART4
 
USART4_BASE


	)

42 
	#USART5
 
USART5_BASE


	)

43 
	#LPUART1
 
LPUART1_BASE


	)

46 
BEGIN_DECLS


48 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/l1/adc.h

33 #i‚de‡
LIBOPENCM3_ADC_H


34 
	#LIBOPENCM3_ADC_H


	)

36 
	~<lib›ícm3/°m32/comm⁄/adc_comm⁄_v1_mu…i.h
>

38 
	#ADC_MAX_REGULAR_SEQUENCE
 28

	)

40 
	#ADC_MAX_CHANNELS
 32

	)

43 
	#ADC_SMPR3
(
block
Ë
	`MMIO32
((blockË+ 0x14)

	)

44 
	#ADC1_SMPR3
 
	`ADC_SMPR3
(
ADC1
)

	)

47 
	#ADC_JOFR1
(
block
Ë
	`MMIO32
((blockË+ 0x18)

	)

48 
	#ADC_JOFR2
(
block
Ë
	`MMIO32
((blockË+ 0x1c)

	)

49 
	#ADC_JOFR3
(
block
Ë
	`MMIO32
((blockË+ 0x20)

	)

50 
	#ADC_JOFR4
(
block
Ë
	`MMIO32
((blockË+ 0x24)

	)

53 
	#ADC_HTR
(
block
Ë
	`MMIO32
((blockË+ 0x28)

	)

56 
	#ADC_LTR
(
block
Ë
	`MMIO32
((blockË+ 0x2c)

	)

59 
	#ADC_SQR1
(
block
Ë
	`MMIO32
((blockË+ 0x30)

	)

62 
	#ADC_SQR2
(
block
Ë
	`MMIO32
((blockË+ 0x34)

	)

65 
	#ADC_SQR3
(
block
Ë
	`MMIO32
((blockË+ 0x38)

	)

68 
	#ADC_SQR4
(
block
Ë
	`MMIO32
((blockË+ 0x3c)

	)

69 
	#ADC1_SQR4
 
	`ADC_SQR4
(
ADC1
)

	)

72 
	#ADC_SQR5
(
block
Ë
	`MMIO32
((blockË+ 0x40)

	)

73 
	#ADC1_SQR5
 
	`ADC_SQR5
(
ADC1
)

	)

76 
	#ADC_JSQR
(
block
Ë
	`MMIO32
((blockË+ 0x44)

	)

79 
	#ADC_JDR1
(
block
Ë
	`MMIO32
((blockË+ 0x48)

	)

80 
	#ADC_JDR2
(
block
Ë
	`MMIO32
((blockË+ 0x4c)

	)

81 
	#ADC_JDR3
(
block
Ë
	`MMIO32
((blockË+ 0x50)

	)

82 
	#ADC_JDR4
(
block
Ë
	`MMIO32
((blockË+ 0x54)

	)

85 
	#ADC_DR
(
block
Ë
	`MMIO32
((blockË+ 0x58)

	)

88 
	#ADC_SMPR0
(
block
Ë
	`MMIO32
((blockË+ 0x5c)

	)

89 
	#ADC1_SMPR0
 
	`ADC_SMPR0
(
ADC1
)

	)

95 
	#ADC_CHANNEL_TEMP
 
ADC_CHANNEL16


	)

96 
	#ADC_CHANNEL_VREF
 
ADC_CHANNEL17


	)

107 
	#ADC_SR_JCNR
 (1 << 9)

	)

110 
	#ADC_SR_RCNR
 (1 << 8)

	)

113 
	#ADC_SR_ADONS
 (1 << 6)

	)

118 
	#ADC_CR1_PDI
 (1 << 17)

	)

119 
	#ADC_CR1_PDD
 (1 << 16)

	)

121 
	#ADC_CR1_AWDCH_MAX
 26

	)

129 
	#ADC_CR2_EXTSEL_TIM9_CC2
 (0 << 
ADC_CR2_EXTSEL_SHIFT
)

	)

130 
	#ADC_CR2_EXTSEL_TIM9_TRGO
 (1 << 
ADC_CR2_EXTSEL_SHIFT
)

	)

131 
	#ADC_CR2_EXTSEL_TIM2_CC3
 (2 << 
ADC_CR2_EXTSEL_SHIFT
)

	)

132 
	#ADC_CR2_EXTSEL_TIM2_CC2
 (3 << 
ADC_CR2_EXTSEL_SHIFT
)

	)

133 
	#ADC_CR2_EXTSEL_TIM3_TRGO
 (4 << 
ADC_CR2_EXTSEL_SHIFT
)

	)

134 
	#ADC_CR2_EXTSEL_TIM4_CC4
 (5 << 
ADC_CR2_EXTSEL_SHIFT
)

	)

135 
	#ADC_CR2_EXTSEL_TIM2_TRGO
 (6 << 
ADC_CR2_EXTSEL_SHIFT
)

	)

136 
	#ADC_CR2_EXTSEL_TIM3_CC1
 (7 << 
ADC_CR2_EXTSEL_SHIFT
)

	)

137 
	#ADC_CR2_EXTSEL_TIM3_CC3
 (8 << 
ADC_CR2_EXTSEL_SHIFT
)

	)

138 
	#ADC_CR2_EXTSEL_TIM4_TRGO
 (9 << 
ADC_CR2_EXTSEL_SHIFT
)

	)

139 
	#ADC_CR2_EXTSEL_TIM6_TRGO
 (10 << 
ADC_CR2_EXTSEL_SHIFT
)

	)

141 
	#ADC_CR2_EXTSEL_EXTI11
 (15 << 
ADC_CR2_EXTSEL_SHIFT
)

	)

148 
	#ADC_CR2_DELS_SHIFT
 4

	)

149 
	#ADC_CR2_DELS_MASK
 0x7

	)

151 
	#ADC_CR2_ADC_CFG
 (1 << 2)

	)

163 
	#ADC_SMPR_SMP_4CYC
 0x0

	)

164 
	#ADC_SMPR_SMP_9CYC
 0x1

	)

165 
	#ADC_SMPR_SMP_16CYC
 0x2

	)

166 
	#ADC_SMPR_SMP_24CYC
 0x3

	)

167 
	#ADC_SMPR_SMP_48CYC
 0x4

	)

168 
	#ADC_SMPR_SMP_96CYC
 0x5

	)

169 
	#ADC_SMPR_SMP_192CYC
 0x6

	)

170 
	#ADC_SMPR_SMP_384CYC
 0x7

	)

173 
	#ADC_SQR_MASK
 0x1f

	)

174 
	#ADC_SQR_MAX_CHANNELS_REGULAR
 28

	)

179 
	#ADC_CCR_ADCPRE_BY1
 (0x0 << 16)

	)

180 
	#ADC_CCR_ADCPRE_BY2
 (0x1 << 16)

	)

181 
	#ADC_CCR_ADCPRE_BY4
 (0x2 << 16)

	)

183 
	#ADC_CCR_ADCPRE_MASK
 (0x3 << 16)

	)

184 
	#ADC_CCR_ADCPRE_SHIFT
 16

	)

186 
BEGIN_DECLS


188 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/l1/crc.h

33 #i‚de‡
LIBOPENCM3_CRC_H


34 
	#LIBOPENCM3_CRC_H


	)

36 
	~<lib›ícm3/°m32/comm⁄/¸c_comm⁄_Æl.h
>

	@lib/libopencm3/include/libopencm3/stm32/l1/dac.h

31 #i‚de‡
LIBOPENCM3_DAC_H


32 
	#LIBOPENCM3_DAC_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/dac_comm⁄_Æl.h
>

	@lib/libopencm3/include/libopencm3/stm32/l1/dma.h

36 #i‚de‡
LIBOPENCM3_DMA_H


37 
	#LIBOPENCM3_DMA_H


	)

39 
	~<lib›ícm3/°m32/comm⁄/dma_comm⁄_l1f013.h
>

	@lib/libopencm3/include/libopencm3/stm32/l1/doc-stm32l1.h

	@lib/libopencm3/include/libopencm3/stm32/l1/exti.h

36 #i‚de‡
LIBOPENCM3_EXTI_H


37 
	#LIBOPENCM3_EXTI_H


	)

39 
	~<lib›ícm3/°m32/comm⁄/exti_comm⁄_Æl.h
>

40 
	~<lib›ícm3/°m32/comm⁄/exti_comm⁄_v1.h
>

	@lib/libopencm3/include/libopencm3/stm32/l1/flash.h

43 #i‚de‡
LIBOPENCM3_FLASH_H


44 
	#LIBOPENCM3_FLASH_H


	)

47 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_Æl.h
>

48 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_l01.h
>

51 
	#FLASH_WRPR3
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x84)

	)

54 
	#FLASH_ACR_ACC64
 (1 << 2)

	)

57 
	#FLASH_SR_OPTVERRUSR
 (1 << 12)

	)

61 
BEGIN_DECLS


63 
Êash_64bô_íabÀ
();

64 
Êash_64bô_dißbÀ
();

66 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/l1/gpio.h

36 #i‚de‡
LIBOPENCM3_GPIO_H


37 
	#LIBOPENCM3_GPIO_H


	)

39 
	~<lib›ícm3/°m32/comm⁄/gpio_comm⁄_Æl.h
>

49 
	#GPIOA
 
GPIO_PORT_A_BASE


	)

50 
	#GPIOB
 
GPIO_PORT_B_BASE


	)

51 
	#GPIOC
 
GPIO_PORT_C_BASE


	)

52 
	#GPIOD
 
GPIO_PORT_D_BASE


	)

53 
	#GPIOE
 
GPIO_PORT_E_BASE


	)

54 
	#GPIOH
 
GPIO_PORT_H_BASE


	)

60 
	#GPIO_MODER
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x00)

	)

61 
	#GPIOA_MODER
 
	`GPIO_MODER
(
GPIOA
)

	)

62 
	#GPIOB_MODER
 
	`GPIO_MODER
(
GPIOB
)

	)

63 
	#GPIOC_MODER
 
	`GPIO_MODER
(
GPIOC
)

	)

64 
	#GPIOD_MODER
 
	`GPIO_MODER
(
GPIOD
)

	)

65 
	#GPIOE_MODER
 
	`GPIO_MODER
(
GPIOE
)

	)

66 
	#GPIOH_MODER
 
	`GPIO_MODER
(
GPIOH
)

	)

69 
	#GPIO_OTYPER
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x04)

	)

70 
	#GPIOA_OTYPER
 
	`GPIO_OTYPER
(
GPIOA
)

	)

71 
	#GPIOB_OTYPER
 
	`GPIO_OTYPER
(
GPIOB
)

	)

72 
	#GPIOC_OTYPER
 
	`GPIO_OTYPER
(
GPIOC
)

	)

73 
	#GPIOD_OTYPER
 
	`GPIO_OTYPER
(
GPIOD
)

	)

74 
	#GPIOE_OTYPER
 
	`GPIO_OTYPER
(
GPIOE
)

	)

75 
	#GPIOH_OTYPER
 
	`GPIO_OTYPER
(
GPIOH
)

	)

78 
	#GPIO_OSPEEDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x08)

	)

79 
	#GPIOA_OSPEEDR
 
	`GPIO_OSPEEDR
(
GPIOA
)

	)

80 
	#GPIOB_OSPEEDR
 
	`GPIO_OSPEEDR
(
GPIOB
)

	)

81 
	#GPIOC_OSPEEDR
 
	`GPIO_OSPEEDR
(
GPIOC
)

	)

82 
	#GPIOD_OSPEEDR
 
	`GPIO_OSPEEDR
(
GPIOD
)

	)

83 
	#GPIOE_OSPEEDR
 
	`GPIO_OSPEEDR
(
GPIOE
)

	)

84 
	#GPIOH_OSPEEDR
 
	`GPIO_OSPEEDR
(
GPIOH
)

	)

87 
	#GPIO_PUPDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x0c)

	)

88 
	#GPIOA_PUPDR
 
	`GPIO_PUPDR
(
GPIOA
)

	)

89 
	#GPIOB_PUPDR
 
	`GPIO_PUPDR
(
GPIOB
)

	)

90 
	#GPIOC_PUPDR
 
	`GPIO_PUPDR
(
GPIOC
)

	)

91 
	#GPIOD_PUPDR
 
	`GPIO_PUPDR
(
GPIOD
)

	)

92 
	#GPIOE_PUPDR
 
	`GPIO_PUPDR
(
GPIOE
)

	)

93 
	#GPIOH_PUPDR
 
	`GPIO_PUPDR
(
GPIOH
)

	)

96 
	#GPIO_IDR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x10)

	)

97 
	#GPIOA_IDR
 
	`GPIO_IDR
(
GPIOA
)

	)

98 
	#GPIOB_IDR
 
	`GPIO_IDR
(
GPIOB
)

	)

99 
	#GPIOC_IDR
 
	`GPIO_IDR
(
GPIOC
)

	)

100 
	#GPIOD_IDR
 
	`GPIO_IDR
(
GPIOD
)

	)

101 
	#GPIOE_IDR
 
	`GPIO_IDR
(
GPIOE
)

	)

102 
	#GPIOH_IDR
 
	`GPIO_IDR
(
GPIOH
)

	)

105 
	#GPIO_ODR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x14)

	)

106 
	#GPIOA_ODR
 
	`GPIO_ODR
(
GPIOA
)

	)

107 
	#GPIOB_ODR
 
	`GPIO_ODR
(
GPIOB
)

	)

108 
	#GPIOC_ODR
 
	`GPIO_ODR
(
GPIOC
)

	)

109 
	#GPIOD_ODR
 
	`GPIO_ODR
(
GPIOD
)

	)

110 
	#GPIOE_ODR
 
	`GPIO_ODR
(
GPIOE
)

	)

111 
	#GPIOH_ODR
 
	`GPIO_ODR
(
GPIOH
)

	)

114 
	#GPIO_BSRR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x18)

	)

115 
	#GPIOA_BSRR
 
	`GPIO_BSRR
(
GPIOA
)

	)

116 
	#GPIOB_BSRR
 
	`GPIO_BSRR
(
GPIOB
)

	)

117 
	#GPIOC_BSRR
 
	`GPIO_BSRR
(
GPIOC
)

	)

118 
	#GPIOD_BSRR
 
	`GPIO_BSRR
(
GPIOD
)

	)

119 
	#GPIOE_BSRR
 
	`GPIO_BSRR
(
GPIOE
)

	)

120 
	#GPIOH_BSRR
 
	`GPIO_BSRR
(
GPIOH
)

	)

123 
	#GPIO_LCKR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x1C)

	)

124 
	#GPIOA_LCKR
 
	`GPIO_LCKR
(
GPIOA
)

	)

125 
	#GPIOB_LCKR
 
	`GPIO_LCKR
(
GPIOB
)

	)

126 
	#GPIOC_LCKR
 
	`GPIO_LCKR
(
GPIOC
)

	)

127 
	#GPIOD_LCKR
 
	`GPIO_LCKR
(
GPIOD
)

	)

128 
	#GPIOE_LCKR
 
	`GPIO_LCKR
(
GPIOE
)

	)

129 
	#GPIOH_LCKR
 
	`GPIO_LCKR
(
GPIOH
)

	)

132 
	#GPIO_AFRL
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x20)

	)

133 
	#GPIOA_AFRL
 
	`GPIO_AFRL
(
GPIOA
)

	)

134 
	#GPIOB_AFRL
 
	`GPIO_AFRL
(
GPIOB
)

	)

135 
	#GPIOC_AFRL
 
	`GPIO_AFRL
(
GPIOC
)

	)

136 
	#GPIOD_AFRL
 
	`GPIO_AFRL
(
GPIOD
)

	)

137 
	#GPIOE_AFRL
 
	`GPIO_AFRL
(
GPIOE
)

	)

138 
	#GPIOH_AFRL
 
	`GPIO_AFRL
(
GPIOH
)

	)

141 
	#GPIO_AFRH
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x24)

	)

142 
	#GPIOA_AFRH
 
	`GPIO_AFRH
(
GPIOA
)

	)

143 
	#GPIOB_AFRH
 
	`GPIO_AFRH
(
GPIOB
)

	)

144 
	#GPIOC_AFRH
 
	`GPIO_AFRH
(
GPIOC
)

	)

145 
	#GPIOD_AFRH
 
	`GPIO_AFRH
(
GPIOD
)

	)

146 
	#GPIOE_AFRH
 
	`GPIO_AFRH
(
GPIOE
)

	)

147 
	#GPIOH_AFRH
 
	`GPIO_AFRH
(
GPIOH
)

	)

151 
	#GPIO_MODE
(
n
, 
mode
Ë((modeË<< (2 * (n)))

	)

152 
	#GPIO_MODE_MASK
(
n
Ë(0x3 << (2 * (n)))

	)

156 
	#GPIO_MODE_INPUT
 0x00

	)

157 
	#GPIO_MODE_OUTPUT
 0x01

	)

158 
	#GPIO_MODE_AF
 0x02

	)

159 
	#GPIO_MODE_ANALOG
 0x03

	)

168 
	#GPIO_OTYPE_PP
 0x0

	)

170 
	#GPIO_OTYPE_OD
 0x1

	)

174 
	#GPIO_OSPEED
(
n
, 
•ìd
Ë((•ìdË<< (2 * (n)))

	)

175 
	#GPIO_OSPEED_MASK
(
n
Ë(0x3 << (2 * (n)))

	)

179 
	#GPIO_OSPEED_400KHZ
 0x0

	)

180 
	#GPIO_OSPEED_2MHZ
 0x1

	)

181 
	#GPIO_OSPEED_10MHZ
 0x2

	)

182 
	#GPIO_OSPEED_40MHZ
 0x3

	)

187 
	#GPIO_PUPD
(
n
, 
pupd
Ë(’updË<< (2 * (n)))

	)

188 
	#GPIO_PUPD_MASK
(
n
Ë(0x3 << (2 * (n)))

	)

192 
	#GPIO_PUPD_NONE
 0x0

	)

193 
	#GPIO_PUPD_PULLUP
 0x1

	)

194 
	#GPIO_PUPD_PULLDOWN
 0x2

	)

212 
	#GPIO_LCKK
 (1 << 16)

	)

220 
	#GPIO_AFR
(
n
, 
af
Ë(◊fË<< (“Ë* 4))

	)

221 
	#GPIO_AFR_MASK
(
n
Ë(0x‡<< (“Ë* 4))

	)

225 
	#GPIO_AF0
 0x0

	)

226 
	#GPIO_AF1
 0x1

	)

227 
	#GPIO_AF2
 0x2

	)

228 
	#GPIO_AF3
 0x3

	)

229 
	#GPIO_AF4
 0x4

	)

230 
	#GPIO_AF5
 0x5

	)

231 
	#GPIO_AF6
 0x6

	)

232 
	#GPIO_AF7
 0x7

	)

233 
	#GPIO_AF8
 0x8

	)

234 
	#GPIO_AF9
 0x9

	)

235 
	#GPIO_AF10
 0xa

	)

236 
	#GPIO_AF11
 0xb

	)

237 
	#GPIO_AF12
 0xc

	)

238 
	#GPIO_AF13
 0xd

	)

239 
	#GPIO_AF14
 0xe

	)

240 
	#GPIO_AF15
 0xf

	)

245 
BEGIN_DECLS


253 
gpio_mode_£tup
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
mode
, uöt8_à
puŒ_up_down
,

254 
uöt16_t
 
gpios
);

255 
gpio_£t_ouçut_›ti⁄s
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
Ÿy≥
, uöt8_à
•ìd
,

256 
uöt16_t
 
gpios
);

257 
gpio_£t_af
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
Æt_func_num
, 
uöt16_t
 
gpios
);

259 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/l1/i2c.h

31 #i‚de‡
LIBOPENCM3_I2C_H


32 
	#LIBOPENCM3_I2C_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/i2c_comm⁄_v1.h
>

	@lib/libopencm3/include/libopencm3/stm32/l1/iwdg.h

33 #i‚de‡
LIBOPENCM3_IWDG_H


34 
	#LIBOPENCM3_IWDG_H


	)

36 
	~<lib›ícm3/°m32/comm⁄/iwdg_comm⁄_Æl.h
>

	@lib/libopencm3/include/libopencm3/stm32/l1/lcd.h

35 #i‚de‡
LIBOPENCM3_LCD_H


36 
	#LIBOPENCM3_LCD_H


	)

38 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

39 
	~<lib›ícm3/cm3/comm⁄.h
>

44 
	#LCD_CR
 
	`MMIO32
(
LCD_BASE
 + 0x00)

	)

46 
	#LCD_FCR
 
	`MMIO32
(
LCD_BASE
 + 0x04)

	)

48 
	#LCD_SR
 
	`MMIO32
(
LCD_BASE
 + 0x08)

	)

50 
	#LCD_CLR
 
	`MMIO32
(
LCD_BASE
 + 0x0C)

	)

55 
	#LCD_RAM_BASE
 (
LCD_BASE
 + 0x14)

	)

58 
	#LCD_RAM_COM0
 
	`MMIO64
(
LCD_RAM_BASE
 + 0x00)

	)

60 
	#LCD_RAM_COM1
 
	`MMIO64
(
LCD_RAM_BASE
 + 0x08)

	)

62 
	#LCD_RAM_COM2
 
	`MMIO64
(
LCD_RAM_BASE
 + 0x10)

	)

64 
	#LCD_RAM_COM3
 
	`MMIO64
(
LCD_RAM_BASE
 + 0x18)

	)

66 
	#LCD_RAM_COM4
 
	`MMIO64
(
LCD_RAM_BASE
 + 0x20)

	)

68 
	#LCD_RAM_COM5
 
	`MMIO64
(
LCD_RAM_BASE
 + 0x28)

	)

70 
	#LCD_RAM_COM6
 
	`MMIO64
(
LCD_RAM_BASE
 + 0x30)

	)

72 
	#LCD_RAM_COM7
 
	`MMIO64
(
LCD_RAM_BASE
 + 0x38)

	)

75 
	#LCD_CR_LCDEN
 (1 << 0)

	)

76 
	#LCD_CR_VSEL
 (1 << 1)

	)

78 
	#LCD_CR_DUTY_SHIFT
 2

	)

79 
	#LCD_CR_DUTY_MASK
 0x7

	)

80 
	#LCD_CR_DUTY_STATIC
 0x0

	)

81 
	#LCD_CR_DUTY_1_2
 0x1

	)

82 
	#LCD_CR_DUTY_1_3
 0x2

	)

83 
	#LCD_CR_DUTY_1_4
 0x3

	)

84 
	#LCD_CR_DUTY_1_8
 0x4

	)

86 
	#LCD_CR_BIAS_SHIFT
 5

	)

87 
	#LCD_CR_BIAS_MASK
 0x3

	)

88 
	#LCD_CR_BIAS_1_4
 0x0

	)

89 
	#LCD_CR_BIAS_1_2
 0x1

	)

90 
	#LCD_CR_BIAS_1_3
 0x2

	)

92 
	#LCD_CR_MUX_SEG
 (1 << 7)

	)

95 
	#LCD_FCR_HD
 (1 << 0)

	)

96 
	#LCD_FCR_SOFIE
 (1 << 1)

	)

97 
	#LCD_FCR_UDDIE
 (1 << 3)

	)

99 
	#LCD_FCR_PON_SHIFT
 4

	)

100 
	#LCD_FCR_PON_MASK
 0x7

	)

101 
	#LCD_FCR_PON_0
 0x0

	)

102 
	#LCD_FCR_PON_1
 0x1

	)

103 
	#LCD_FCR_PON_2
 0x2

	)

104 
	#LCD_FCR_PON_3
 0x3

	)

105 
	#LCD_FCR_PON_4
 0x4

	)

106 
	#LCD_FCR_PON_5
 0x5

	)

107 
	#LCD_FCR_PON_6
 0x6

	)

108 
	#LCD_FCR_PON_7
 0x7

	)

110 
	#LCD_FCR_DEAD_SHIFT
 7

	)

111 
	#LCD_FCR_DEAD_MASK
 0x7

	)

112 
	#LCD_FCR_DEAD_NONE
 0x0

	)

113 
	#LCD_FCR_DEAD_1_PHASE
 0x1

	)

114 
	#LCD_FCR_DEAD_2_PHASE
 0x2

	)

115 
	#LCD_FCR_DEAD_3_PHASE
 0x3

	)

116 
	#LCD_FCR_DEAD_4_PHASE
 0x4

	)

117 
	#LCD_FCR_DEAD_5_PHASE
 0x5

	)

118 
	#LCD_FCR_DEAD_6_PHASE
 0x6

	)

119 
	#LCD_FCR_DEAD_7_PHASE
 0x7

	)

121 
	#LCD_FCR_CC_SHIFT
 10

	)

122 
	#LCD_FCR_CC_MASK
 0x7

	)

123 
	#LCD_FCR_CC_0
 0x0

	)

124 
	#LCD_FCR_CC_1
 0x1

	)

125 
	#LCD_FCR_CC_2
 0x2

	)

126 
	#LCD_FCR_CC_3
 0x3

	)

127 
	#LCD_FCR_CC_4
 0x4

	)

128 
	#LCD_FCR_CC_5
 0x5

	)

129 
	#LCD_FCR_CC_6
 0x6

	)

130 
	#LCD_FCR_CC_7
 0x7

	)

132 
	#LCD_FCR_BLINKF_SHIFT
 13

	)

133 
	#LCD_FCR_BLINKF_MASK
 0x7

	)

134 
	#LCD_FCR_BLINKF_8
 0x0

	)

135 
	#LCD_FCR_BLINKF_16
 0x1

	)

136 
	#LCD_FCR_BLINKF_32
 0x2

	)

137 
	#LCD_FCR_BLINKF_64
 0x3

	)

138 
	#LCD_FCR_BLINKF_128
 0x4

	)

139 
	#LCD_FCR_BLINKF_256
 0x5

	)

140 
	#LCD_FCR_BLINKF_512
 0x6

	)

141 
	#LCD_FCR_BLINKF_1024
 0x7

	)

143 
	#LCD_FCR_BLINK_SHIFT
 16

	)

144 
	#LCD_FCR_BLINK_MASK
 0x3

	)

145 
	#LCD_FCR_BLINK_DISABLE
 0x0

	)

146 
	#LCD_FCR_BLINK_SEG0_COM0_ENABLE
 0x1

	)

147 
	#LCD_FCR_BLINK_SEG0_ENABLE
 0x2

	)

148 
	#LCD_FCR_BLINK_ALL_ENABLE
 0x3

	)

150 
	#LCD_FCR_DIV_SHIFT
 18

	)

151 
	#LCD_FCR_DIV_MASK
 0xF

	)

152 
	#LCD_FCR_DIV_16
 0x0

	)

153 
	#LCD_FCR_DIV_17
 0x1

	)

154 
	#LCD_FCR_DIV_18
 0x2

	)

155 
	#LCD_FCR_DIV_19
 0x3

	)

156 
	#LCD_FCR_DIV_20
 0x4

	)

157 
	#LCD_FCR_DIV_21
 0x5

	)

158 
	#LCD_FCR_DIV_22
 0x6

	)

159 
	#LCD_FCR_DIV_23
 0x7

	)

160 
	#LCD_FCR_DIV_24
 0x8

	)

161 
	#LCD_FCR_DIV_25
 0x9

	)

162 
	#LCD_FCR_DIV_26
 0xA

	)

163 
	#LCD_FCR_DIV_27
 0xB

	)

164 
	#LCD_FCR_DIV_28
 0xC

	)

165 
	#LCD_FCR_DIV_29
 0xD

	)

166 
	#LCD_FCR_DIV_30
 0xE

	)

167 
	#LCD_FCR_DIV_31
 0xF

	)

169 
	#LCD_FCR_PS_SHIFT
 22

	)

170 
	#LCD_FCR_PS_MASK
 0xF

	)

171 
	#LCD_FCR_PS_1
 0x0

	)

172 
	#LCD_FCR_PS_2
 0x1

	)

173 
	#LCD_FCR_PS_4
 0x2

	)

174 
	#LCD_FCR_PS_8
 0x3

	)

175 
	#LCD_FCR_PS_16
 0x4

	)

176 
	#LCD_FCR_PS_32
 0x5

	)

177 
	#LCD_FCR_PS_64
 0x6

	)

178 
	#LCD_FCR_PS_128
 0x7

	)

179 
	#LCD_FCR_PS_256
 0x8

	)

180 
	#LCD_FCR_PS_512
 0x9

	)

181 
	#LCD_FCR_PS_1024
 0xA

	)

182 
	#LCD_FCR_PS_2048
 0xB

	)

183 
	#LCD_FCR_PS_4096
 0xC

	)

184 
	#LCD_FCR_PS_8192
 0xD

	)

185 
	#LCD_FCR_PS_16384
 0xE

	)

186 
	#LCD_FCR_PS_32768
 0xF

	)

189 
	#LCD_SR_ENS
 (1 << 0)

	)

190 
	#LCD_SR_SOF
 (1 << 1)

	)

191 
	#LCD_SR_UDR
 (1 << 2)

	)

192 
	#LCD_SR_UDD
 (1 << 3)

	)

193 
	#LCD_SR_RDY
 (1 << 4)

	)

194 
	#LCD_SR_FCRSF
 (1 << 5)

	)

197 
	#LCD_CLR_SOFC
 (1 << 1)

	)

198 
	#LCD_CLR_UDDC
 (1 << 3)

	)

202 
BEGIN_DECLS


204 
lcd_íabÀ
();

205 
lcd_upd©e
();

207 
lcd_waô_f‹_lcd_íabÀd
();

208 
lcd_waô_f‹_°ï_up_ªady
();

209 
lcd_waô_f‹_upd©e_ªady
();

211 
lcd_is_íabÀd
();

212 
lcd_is_°ï_up_ªady
();

213 
lcd_is_f‹_upd©e_ªady
();

215 
lcd_£t_c⁄åa°
(
uöt8_t
 
c⁄åa°
);

216 
lcd_£t_büs
(
uöt8_t
 
büs
);

217 
lcd_£t_duty
(
uöt8_t
 
duty
);

218 
lcd_£t_¥esˇÀr
(
uöt8_t
 
ps
);

219 
lcd_£t_dividî
(
uöt8_t
 
div
);

220 
lcd_íabÀ_£gmít_mu…ùÀxög
();

221 
lcd_dißbÀ_£gmít_mu…ùÀxög
();

222 
lcd_£t_ª‰esh_‰equícy
(
uöt32_t
 
‰equícy
);

224 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/l1/memorymap.h

21 #i‚de‡
LIBOPENCM3_MEMORYMAP_H


22 
	#LIBOPENCM3_MEMORYMAP_H


	)

24 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

29 
	#PERIPH_BASE
 (0x40000000U)

	)

30 
	#INFO_BASE
 (0x1ff00000U)

	)

31 
	#PERIPH_BASE_APB1
 (
PERIPH_BASE
 + 0x00000)

	)

32 
	#PERIPH_BASE_APB2
 (
PERIPH_BASE
 + 0x10000)

	)

33 
	#PERIPH_BASE_AHB
 (
PERIPH_BASE
 + 0x20000)

	)

38 
	#TIM2_BASE
 (
PERIPH_BASE_APB1
 + 0x0000)

	)

39 
	#TIM3_BASE
 (
PERIPH_BASE_APB1
 + 0x0400)

	)

40 
	#TIM4_BASE
 (
PERIPH_BASE_APB1
 + 0x0800)

	)

41 
	#TIM5_BASE
 (
PERIPH_BASE_APB1
 + 0x0c00)

	)

42 
	#TIM6_BASE
 (
PERIPH_BASE_APB1
 + 0x1000)

	)

43 
	#TIM7_BASE
 (
PERIPH_BASE_APB1
 + 0x1400)

	)

44 
	#LCD_BASE
 (
PERIPH_BASE_APB1
 + 0x2400)

	)

45 
	#RTC_BASE
 (
PERIPH_BASE_APB1
 + 0x2800)

	)

46 
	#WWDG_BASE
 (
PERIPH_BASE_APB1
 + 0x2c00)

	)

47 
	#IWDG_BASE
 (
PERIPH_BASE_APB1
 + 0x3000)

	)

49 
	#SPI2_BASE
 (
PERIPH_BASE_APB1
 + 0x3800)

	)

50 
	#SPI3_BASE
 (
PERIPH_BASE_APB1
 + 0x3c00)

	)

52 
	#USART2_BASE
 (
PERIPH_BASE_APB1
 + 0x4400)

	)

53 
	#USART3_BASE
 (
PERIPH_BASE_APB1
 + 0x4800)

	)

54 
	#USART4_BASE
 (
PERIPH_BASE_APB1
 + 0x4c00)

	)

55 
	#USART5_BASE
 (
PERIPH_BASE_APB1
 + 0x5000)

	)

56 
	#I2C1_BASE
 (
PERIPH_BASE_APB1
 + 0x5400)

	)

57 
	#I2C2_BASE
 (
PERIPH_BASE_APB1
 + 0x5800)

	)

58 
	#USB_DEV_FS_BASE
 (
PERIPH_BASE_APB1
 + 0x5c00)

	)

59 
	#USB_PMA_BASE
 (
PERIPH_BASE_APB1
 + 0x6000)

	)

61 
	#POWER_CONTROL_BASE
 (
PERIPH_BASE_APB1
 + 0x7000)

	)

62 
	#DAC_BASE
 (
PERIPH_BASE_APB1
 + 0x7400)

	)

63 
	#OPAMP_BASE
 (
PERIPH_BASE_APB1
 + 0x7c5c)

	)

64 
	#COMP_BASE
 (
PERIPH_BASE_APB1
 + 0x7c00)

	)

65 
	#ROUTING_BASE
 (
PERIPH_BASE_APB1
 + 0x7c04)

	)

68 
	#SYSCFG_BASE
 (
PERIPH_BASE_APB2
 + 0x0000)

	)

69 
	#EXTI_BASE
 (
PERIPH_BASE_APB2
 + 0x0400)

	)

70 
	#TIM9_BASE
 (
PERIPH_BASE_APB2
 + 0x0800)

	)

71 
	#TIM10_BASE
 (
PERIPH_BASE_APB2
 + 0x0c00)

	)

72 
	#TIM11_BASE
 (
PERIPH_BASE_APB2
 + 0x1000)

	)

74 
	#ADC_BASE
 (
PERIPH_BASE_APB2
 + 0x2400)

	)

76 
	#ADC1_BASE
 
ADC_BASE


	)

78 
	#SDIO_BASE
 (
PERIPH_BASE_APB2
 + 0x2c00)

	)

79 
	#SPI1_BASE
 (
PERIPH_BASE_APB2
 + 0x3000)

	)

81 
	#USART1_BASE
 (
PERIPH_BASE_APB2
 + 0x3800)

	)

84 
	#GPIO_PORT_A_BASE
 (
PERIPH_BASE_AHB
 + 0x00000)

	)

85 
	#GPIO_PORT_B_BASE
 (
PERIPH_BASE_AHB
 + 0x00400)

	)

86 
	#GPIO_PORT_C_BASE
 (
PERIPH_BASE_AHB
 + 0x00800)

	)

87 
	#GPIO_PORT_D_BASE
 (
PERIPH_BASE_AHB
 + 0x00c00)

	)

88 
	#GPIO_PORT_E_BASE
 (
PERIPH_BASE_AHB
 + 0x01000)

	)

89 
	#GPIO_PORT_H_BASE
 (
PERIPH_BASE_AHB
 + 0x01400)

	)

90 
	#GPIO_PORT_F_BASE
 (
PERIPH_BASE_AHB
 + 0x01800)

	)

91 
	#GPIO_PORT_G_BASE
 (
PERIPH_BASE_AHB
 + 0x01c00)

	)

93 
	#CRC_BASE
 (
PERIPH_BASE_AHB
 + 0x03000)

	)

95 
	#RCC_BASE
 (
PERIPH_BASE_AHB
 + 0x03800)

	)

96 
	#FLASH_MEM_INTERFACE_BASE
 (
PERIPH_BASE_AHB
 + 0x03c00)

	)

98 
	#DMA1_BASE
 (
PERIPH_BASE_AHB
 + 0x06000)

	)

99 
	#DMA2_BASE
 (
PERIPH_BASE_AHB
 + 0x04000)

	)

102 
	#DBGMCU_BASE
 (
PPBI_BASE
 + 0x00042000)

	)

105 
	#FSMC_BASE
 (
PERIPH_BASE
 + 0x60000000)

	)

107 
	#AES_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

110 
	#DESIG_FLASH_SIZE_BASE_CAT12
 (
INFO_BASE
 + 0x8004C)

	)

111 
	#DESIG_FLASH_SIZE_BASE_CAT3456
 (
INFO_BASE
 + 0x800CC)

	)

112 
	#DESIG_UNIQUE_ID_BASE_CAT12
 (
INFO_BASE
 + 0x80050)

	)

113 
	#DESIG_UNIQUE_ID_BASE_CAT3456
 (
INFO_BASE
 + 0x800D0)

	)

116 
	#ST_VREFINT_CAL
 
	`MMIO16
(0x1FF80078)

	)

117 
	#ST_TSENSE_CAL1_30C
 
	`MMIO16
(0x1FF8007A)

	)

118 
	#ST_TSENSE_CAL2_110C
 
	`MMIO16
(0x1FF8007E)

	)

	@lib/libopencm3/include/libopencm3/stm32/l1/pwr.h

36 #i‚de‡
LIBOPENCM3_PWR_H


37 
	#LIBOPENCM3_PWR_H


	)

39 
	~<lib›ícm3/°m32/comm⁄/pwr_comm⁄_v2.h
>

50 
	#PWR_CSR_EWUP3
 (1 << 10)

	)

	@lib/libopencm3/include/libopencm3/stm32/l1/rcc.h

48 #i‚de‡
LIBOPENCM3_RCC_H


49 
	#LIBOPENCM3_RCC_H


	)

51 
	~<lib›ícm3/°m32/pwr.h
>

55 
	#RCC_CR
 
	`MMIO32
(
RCC_BASE
 + 0x00)

	)

56 
	#RCC_ICSCR
 
	`MMIO32
(
RCC_BASE
 + 0x04)

	)

57 
	#RCC_CFGR
 
	`MMIO32
(
RCC_BASE
 + 0x08)

	)

58 
	#RCC_CIR
 
	`MMIO32
(
RCC_BASE
 + 0x0c)

	)

59 
	#RCC_AHBRSTR
 
	`MMIO32
(
RCC_BASE
 + 0x10)

	)

60 
	#RCC_APB2RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x14)

	)

61 
	#RCC_APB1RSTR
 
	`MMIO32
(
RCC_BASE
 + 0x18)

	)

62 
	#RCC_AHBENR
 
	`MMIO32
(
RCC_BASE
 + 0x1c)

	)

63 
	#RCC_APB2ENR
 
	`MMIO32
(
RCC_BASE
 + 0x20)

	)

64 
	#RCC_APB1ENR
 
	`MMIO32
(
RCC_BASE
 + 0x24)

	)

65 
	#RCC_AHBLPENR
 
	`MMIO32
(
RCC_BASE
 + 0x28)

	)

66 
	#RCC_APB2LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x2c)

	)

67 
	#RCC_APB1LPENR
 
	`MMIO32
(
RCC_BASE
 + 0x30)

	)

68 
	#RCC_CSR
 
	`MMIO32
(
RCC_BASE
 + 0x34)

	)

72 
	#RCC_CR_RTCPRE_SHIFT
 29

	)

73 
	#RCC_CR_RTCPRE_MASK
 0x3

	)

74 
	#RCC_CR_CSSON
 (1 << 28)

	)

75 
	#RCC_CR_PLLRDY
 (1 << 25)

	)

76 
	#RCC_CR_PLLON
 (1 << 24)

	)

77 
	#RCC_CR_HSEBYP
 (1 << 18)

	)

78 
	#RCC_CR_HSERDY
 (1 << 17)

	)

79 
	#RCC_CR_HSEON
 (1 << 16)

	)

80 
	#RCC_CR_MSIRDY
 (1 << 9)

	)

81 
	#RCC_CR_MSION
 (1 << 8)

	)

82 
	#RCC_CR_HSIRDY
 (1 << 1)

	)

83 
	#RCC_CR_HSION
 (1 << 0)

	)

85 
	#RCC_CR_RTCPRE_DIV2
 0

	)

86 
	#RCC_CR_RTCPRE_DIV4
 1

	)

87 
	#RCC_CR_RTCPRE_DIV8
 2

	)

88 
	#RCC_CR_RTCPRE_DIV16
 3

	)

89 
	#RCC_CR_RTCPRE_SHIFT
 29

	)

90 
	#RCC_CR_RTCPRE_MASK
 0x3

	)

96 
	#RCC_ICSCR_MSITRIM_SHIFT
 24

	)

97 
	#RCC_ICSCR_MSITRIM_MASK
 0xff

	)

98 
	#RCC_ICSCR_MSICAL_SHIFT
 16

	)

99 
	#RCC_ICSCR_MSICAL_MASK
 0xff

	)

101 
	#RCC_ICSCR_MSIRANGE_SHIFT
 13

	)

102 
	#RCC_ICSCR_MSIRANGE_MASK
 0x7

	)

106 
	#RCC_ICSCR_MSIRANGE_65KHZ
 0x0

	)

107 
	#RCC_ICSCR_MSIRANGE_131KHZ
 0x1

	)

108 
	#RCC_ICSCR_MSIRANGE_262KHZ
 0x2

	)

109 
	#RCC_ICSCR_MSIRANGE_524KHZ
 0x3

	)

110 
	#RCC_ICSCR_MSIRANGE_1MHZ
 0x4

	)

111 
	#RCC_ICSCR_MSIRANGE_2MHZ
 0x5

	)

112 
	#RCC_ICSCR_MSIRANGE_4MHZ
 0x6

	)

114 
	#RCC_ICSCR_HSITRIM_SHIFT
 8

	)

115 
	#RCC_ICSCR_HSITRIM_MASK
 0x1f

	)

116 
	#RCC_ICSCR_HSICAL_SHIFT
 0

	)

117 
	#RCC_ICSCR_HSICAL_MASK
 0xff

	)

123 
	#RCC_CFGR_MCOPRE_DIV1
 0

	)

124 
	#RCC_CFGR_MCOPRE_DIV2
 1

	)

125 
	#RCC_CFGR_MCOPRE_DIV4
 2

	)

126 
	#RCC_CFGR_MCOPRE_DIV8
 3

	)

127 
	#RCC_CFGR_MCOPRE_DIV16
 4

	)

128 
	#RCC_CFGR_MCOPRE_SHIFT
 28

	)

129 
	#RCC_CFGR_MCOPRE_MASK
 0x7

	)

132 
	#RCC_CFGR_MCO_NOCLK
 0x0

	)

133 
	#RCC_CFGR_MCO_SYSCLK
 0x1

	)

134 
	#RCC_CFGR_MCO_HSI
 0x2

	)

135 
	#RCC_CFGR_MCO_MSI
 0x3

	)

136 
	#RCC_CFGR_MCO_HSE
 0x4

	)

137 
	#RCC_CFGR_MCO_PLL
 0x5

	)

138 
	#RCC_CFGR_MCO_LSI
 0x6

	)

139 
	#RCC_CFGR_MCO_LSE
 0x7

	)

140 
	#RCC_CFGR_MCO_SHIFT
 24

	)

141 
	#RCC_CFGR_MCO_MASK
 0x7

	)

144 
	#RCC_CFGR_PLLDIV_DIV2
 0x1

	)

145 
	#RCC_CFGR_PLLDIV_DIV3
 0x2

	)

146 
	#RCC_CFGR_PLLDIV_DIV4
 0x3

	)

147 
	#RCC_CFGR_PLLDIV_SHIFT
 22

	)

148 
	#RCC_CFGR_PLLDIV_MASK
 0x3

	)

151 
	#RCC_CFGR_PLLMUL_MUL3
 0x0

	)

152 
	#RCC_CFGR_PLLMUL_MUL4
 0x1

	)

153 
	#RCC_CFGR_PLLMUL_MUL6
 0x2

	)

154 
	#RCC_CFGR_PLLMUL_MUL8
 0x3

	)

155 
	#RCC_CFGR_PLLMUL_MUL12
 0x4

	)

156 
	#RCC_CFGR_PLLMUL_MUL16
 0x5

	)

157 
	#RCC_CFGR_PLLMUL_MUL24
 0x6

	)

158 
	#RCC_CFGR_PLLMUL_MUL32
 0x7

	)

159 
	#RCC_CFGR_PLLMUL_MUL48
 0x8

	)

160 
	#RCC_CFGR_PLLMUL_SHIFT
 18

	)

161 
	#RCC_CFGR_PLLMUL_MASK
 0xf

	)

164 
	#RCC_CFGR_PLLSRC_HSI_CLK
 0x0

	)

165 
	#RCC_CFGR_PLLSRC_HSE_CLK
 0x1

	)

168 
	#RCC_CFGR_PPRE2_HCLK_NODIV
 0x0

	)

169 
	#RCC_CFGR_PPRE2_HCLK_DIV2
 0x4

	)

170 
	#RCC_CFGR_PPRE2_HCLK_DIV4
 0x5

	)

171 
	#RCC_CFGR_PPRE2_HCLK_DIV8
 0x6

	)

172 
	#RCC_CFGR_PPRE2_HCLK_DIV16
 0x7

	)

173 
	#RCC_CFGR_PPRE2_MASK
 0x7

	)

174 
	#RCC_CFGR_PPRE2_SHIFT
 11

	)

177 
	#RCC_CFGR_PPRE1_HCLK_NODIV
 0x0

	)

178 
	#RCC_CFGR_PPRE1_HCLK_DIV2
 0x4

	)

179 
	#RCC_CFGR_PPRE1_HCLK_DIV4
 0x5

	)

180 
	#RCC_CFGR_PPRE1_HCLK_DIV8
 0x6

	)

181 
	#RCC_CFGR_PPRE1_HCLK_DIV16
 0x7

	)

182 
	#RCC_CFGR_PPRE1_MASK
 0x7

	)

183 
	#RCC_CFGR_PPRE1_SHIFT
 8

	)

186 
	#RCC_CFGR_HPRE_SYSCLK_NODIV
 0x0

	)

187 
	#RCC_CFGR_HPRE_SYSCLK_DIV2
 0x8

	)

188 
	#RCC_CFGR_HPRE_SYSCLK_DIV4
 0x9

	)

189 
	#RCC_CFGR_HPRE_SYSCLK_DIV8
 0xa

	)

190 
	#RCC_CFGR_HPRE_SYSCLK_DIV16
 0xb

	)

191 
	#RCC_CFGR_HPRE_SYSCLK_DIV64
 0xc

	)

192 
	#RCC_CFGR_HPRE_SYSCLK_DIV128
 0xd

	)

193 
	#RCC_CFGR_HPRE_SYSCLK_DIV256
 0xe

	)

194 
	#RCC_CFGR_HPRE_SYSCLK_DIV512
 0xf

	)

195 
	#RCC_CFGR_HPRE_MASK
 0xf

	)

196 
	#RCC_CFGR_HPRE_SHIFT
 4

	)

199 
	#RCC_CFGR_SWS_SYSCLKSEL_MSICLK
 0x0

	)

200 
	#RCC_CFGR_SWS_SYSCLKSEL_HSICLK
 0x1

	)

201 
	#RCC_CFGR_SWS_SYSCLKSEL_HSECLK
 0x2

	)

202 
	#RCC_CFGR_SWS_SYSCLKSEL_PLLCLK
 0x3

	)

203 
	#RCC_CFGR_SWS_MASK
 0x3

	)

204 
	#RCC_CFGR_SWS_SHIFT
 2

	)

207 
	#RCC_CFGR_SW_SYSCLKSEL_MSICLK
 0x0

	)

208 
	#RCC_CFGR_SW_SYSCLKSEL_HSICLK
 0x1

	)

209 
	#RCC_CFGR_SW_SYSCLKSEL_HSECLK
 0x2

	)

210 
	#RCC_CFGR_SW_SYSCLKSEL_PLLCLK
 0x3

	)

211 
	#RCC_CFGR_SW_MASK
 0x3

	)

212 
	#RCC_CFGR_SW_SHIFT
 0

	)

217 
	#RCC_CIR_CSSC
 (1 << 23)

	)

220 
	#RCC_CIR_MSIRDYC
 (1 << 21)

	)

221 
	#RCC_CIR_PLLRDYC
 (1 << 20)

	)

222 
	#RCC_CIR_HSERDYC
 (1 << 19)

	)

223 
	#RCC_CIR_HSIRDYC
 (1 << 18)

	)

224 
	#RCC_CIR_LSERDYC
 (1 << 17)

	)

225 
	#RCC_CIR_LSIRDYC
 (1 << 16)

	)

228 
	#RCC_CIR_MSIRDYIE
 (1 << 13)

	)

229 
	#RCC_CIR_PLLRDYIE
 (1 << 12)

	)

230 
	#RCC_CIR_HSERDYIE
 (1 << 11)

	)

231 
	#RCC_CIR_HSIRDYIE
 (1 << 10)

	)

232 
	#RCC_CIR_LSERDYIE
 (1 << 9)

	)

233 
	#RCC_CIR_LSIRDYIE
 (1 << 8)

	)

236 
	#RCC_CIR_CSSF
 (1 << 7)

	)

239 
	#RCC_CIR_MSIRDYF
 (1 << 5Ë

	)

240 
	#RCC_CIR_PLLRDYF
 (1 << 4)

	)

241 
	#RCC_CIR_HSERDYF
 (1 << 3)

	)

242 
	#RCC_CIR_HSIRDYF
 (1 << 2)

	)

243 
	#RCC_CIR_LSERDYF
 (1 << 1)

	)

244 
	#RCC_CIR_LSIRDYF
 (1 << 0)

	)

248 
	#RCC_AHBRSTR_DMA1RST
 (1 << 24)

	)

249 
	#RCC_AHBRSTR_FLITFRST
 (1 << 15)

	)

250 
	#RCC_AHBRSTR_CRCRST
 (1 << 12)

	)

251 
	#RCC_AHBRSTR_GPIOHRST
 (1 << 5)

	)

252 
	#RCC_AHBRSTR_GPIOERST
 (1 << 4)

	)

253 
	#RCC_AHBRSTR_GPIODRST
 (1 << 3)

	)

254 
	#RCC_AHBRSTR_GPIOCRST
 (1 << 2)

	)

255 
	#RCC_AHBRSTR_GPIOBRST
 (1 << 1)

	)

256 
	#RCC_AHBRSTR_GPIOARST
 (1 << 0)

	)

261 
	#RCC_APB2RSTR_USART1RST
 (1 << 14)

	)

262 
	#RCC_APB2RSTR_SPI1RST
 (1 << 12)

	)

263 
	#RCC_APB2RSTR_ADC1RST
 (1 << 9)

	)

264 
	#RCC_APB2RSTR_TIM11RST
 (1 << 4)

	)

265 
	#RCC_APB2RSTR_TIM10RST
 (1 << 3)

	)

266 
	#RCC_APB2RSTR_TIM9RST
 (1 << 2)

	)

267 
	#RCC_APB2RSTR_SYSCFGRST
 (1 << 0)

	)

272 
	#RCC_APB1RSTR_COMPRST
 (1 << 31)

	)

273 
	#RCC_APB1RSTR_DACRST
 (1 << 29)

	)

274 
	#RCC_APB1RSTR_PWRRST
 (1 << 28)

	)

275 
	#RCC_APB1RSTR_USBRST
 (1 << 23)

	)

276 
	#RCC_APB1RSTR_I2C2RST
 (1 << 22)

	)

277 
	#RCC_APB1RSTR_I2C1RST
 (1 << 21)

	)

278 
	#RCC_APB1RSTR_USART3RST
 (1 << 18)

	)

279 
	#RCC_APB1RSTR_USART2RST
 (1 << 17)

	)

280 
	#RCC_APB1RSTR_SPI2RST
 (1 << 14)

	)

281 
	#RCC_APB1RSTR_WWDGRST
 (1 << 11)

	)

282 
	#RCC_APB1RSTR_LCDRST
 (1 << 9)

	)

283 
	#RCC_APB1RSTR_TIM7RST
 (1 << 5)

	)

284 
	#RCC_APB1RSTR_TIM6RST
 (1 << 4)

	)

285 
	#RCC_APB1RSTR_TIM5RST
 (1 << 3)

	)

286 
	#RCC_APB1RSTR_TIM4RST
 (1 << 2)

	)

287 
	#RCC_APB1RSTR_TIM3RST
 (1 << 1)

	)

288 
	#RCC_APB1RSTR_TIM2RST
 (1 << 0)

	)

297 
	#RCC_AHBENR_DMA1EN
 (1 << 24)

	)

298 
	#RCC_AHBENR_FLITFEN
 (1 << 15)

	)

299 
	#RCC_AHBENR_CRCEN
 (1 << 12)

	)

300 
	#RCC_AHBENR_GPIOHEN
 (1 << 5)

	)

301 
	#RCC_AHBENR_GPIOEEN
 (1 << 4)

	)

302 
	#RCC_AHBENR_GPIODEN
 (1 << 3)

	)

303 
	#RCC_AHBENR_GPIOCEN
 (1 << 2)

	)

304 
	#RCC_AHBENR_GPIOBEN
 (1 << 1)

	)

305 
	#RCC_AHBENR_GPIOAEN
 (1 << 0)

	)

314 
	#RCC_APB2ENR_USART1EN
 (1 << 14)

	)

315 
	#RCC_APB2ENR_SPI1EN
 (1 << 12)

	)

316 
	#RCC_APB2ENR_ADC1EN
 (1 << 9)

	)

317 
	#RCC_APB2ENR_TIM11EN
 (1 << 4)

	)

318 
	#RCC_APB2ENR_TIM10EN
 (1 << 3)

	)

319 
	#RCC_APB2ENR_TIM9EN
 (1 << 2)

	)

320 
	#RCC_APB2ENR_SYSCFGEN
 (1 << 0)

	)

329 
	#RCC_APB1ENR_COMPEN
 (1 << 31)

	)

330 
	#RCC_APB1ENR_DACEN
 (1 << 29)

	)

331 
	#RCC_APB1ENR_PWREN
 (1 << 28)

	)

332 
	#RCC_APB1ENR_USBEN
 (1 << 23)

	)

333 
	#RCC_APB1ENR_I2C2EN
 (1 << 22)

	)

334 
	#RCC_APB1ENR_I2C1EN
 (1 << 21)

	)

335 
	#RCC_APB1ENR_USART3EN
 (1 << 18)

	)

336 
	#RCC_APB1ENR_USART2EN
 (1 << 17)

	)

337 
	#RCC_APB1ENR_SPI2EN
 (1 << 14)

	)

338 
	#RCC_APB1ENR_WWDGEN
 (1 << 11)

	)

339 
	#RCC_APB1ENR_LCDEN
 (1 << 9)

	)

340 
	#RCC_APB1ENR_TIM7EN
 (1 << 5)

	)

341 
	#RCC_APB1ENR_TIM6EN
 (1 << 4)

	)

342 
	#RCC_APB1ENR_TIM4EN
 (1 << 2)

	)

343 
	#RCC_APB1ENR_TIM3EN
 (1 << 1)

	)

344 
	#RCC_APB1ENR_TIM2EN
 (1 << 0)

	)

348 
	#RCC_AHBLPENR_DMA1LPEN
 (1 << 24)

	)

349 
	#RCC_AHBLPENR_SRAMLPEN
 (1 << 16)

	)

350 
	#RCC_AHBLPENR_FLITFLPEN
 (1 << 15)

	)

351 
	#RCC_AHBLPENR_CRCLPEN
 (1 << 12)

	)

352 
	#RCC_AHBLPENR_GPIOHLPEN
 (1 << 5)

	)

353 
	#RCC_AHBLPENR_GPIOELPEN
 (1 << 4)

	)

354 
	#RCC_AHBLPENR_GPIODLPEN
 (1 << 3)

	)

355 
	#RCC_AHBLPENR_GPIOCLPEN
 (1 << 2)

	)

356 
	#RCC_AHBLPENR_GPIOBLPEN
 (1 << 1)

	)

357 
	#RCC_AHBLPENR_GPIOALPEN
 (1 << 0)

	)

359 
	#RCC_APB2LPENR_USART1LPEN
 (1 << 14)

	)

360 
	#RCC_APB2LPENR_SPI1LPEN
 (1 << 12)

	)

361 
	#RCC_APB2LPENR_ADC1LPEN
 (1 << 9)

	)

362 
	#RCC_APB2LPENR_TIM11LPEN
 (1 << 4)

	)

363 
	#RCC_APB2LPENR_TIM10LPEN
 (1 << 3)

	)

364 
	#RCC_APB2LPENR_TIM9LPEN
 (1 << 2)

	)

365 
	#RCC_APB2LPENR_SYSCFGLPEN
 (1 << 0)

	)

367 
	#RCC_APB1LPENR_COMPLPEN
 (1 << 31)

	)

368 
	#RCC_APB1LPENR_DACLPEN
 (1 << 29)

	)

369 
	#RCC_APB1LPENR_PWRLPEN
 (1 << 28)

	)

370 
	#RCC_APB1LPENR_USBLPEN
 (1 << 23)

	)

371 
	#RCC_APB1LPENR_I2C2LPEN
 (1 << 22)

	)

372 
	#RCC_APB1LPENR_I2C1LPEN
 (1 << 21)

	)

373 
	#RCC_APB1LPENR_USART3LPEN
 (1 << 18)

	)

374 
	#RCC_APB1LPENR_USART2LPEN
 (1 << 17)

	)

375 
	#RCC_APB1LPENR_SPI2LPEN
 (1 << 14)

	)

376 
	#RCC_APB1LPENR_WWDGLPEN
 (1 << 11)

	)

377 
	#RCC_APB1LPENR_LCDLPEN
 (1 << 9)

	)

378 
	#RCC_APB1LPENR_TIM7LPEN
 (1 << 5)

	)

379 
	#RCC_APB1LPENR_TIM6LPEN
 (1 << 4)

	)

380 
	#RCC_APB1LPENR_TIM4LPEN
 (1 << 2)

	)

381 
	#RCC_APB1LPENR_TIM3LPEN
 (1 << 1)

	)

382 
	#RCC_APB1LPENR_TIM2LPEN
 (1 << 0)

	)

387 
	#RCC_CSR_LPWRRSTF
 (1 << 31)

	)

388 
	#RCC_CSR_WWDGRSTF
 (1 << 30)

	)

389 
	#RCC_CSR_IWDGRSTF
 (1 << 29)

	)

390 
	#RCC_CSR_SFTRSTF
 (1 << 28)

	)

391 
	#RCC_CSR_PORRSTF
 (1 << 27)

	)

392 
	#RCC_CSR_PINRSTF
 (1 << 26)

	)

393 
	#RCC_CSR_OBLRSTF
 (1 << 25)

	)

394 
	#RCC_CSR_RMVF
 (1 << 24)

	)

395 
	#RCC_CSR_RESET_FLAGS
 (
RCC_CSR_LPWRRSTF
 | 
RCC_CSR_WWDGRSTF
 |\

396 
RCC_CSR_IWDGRSTF
 | 
RCC_CSR_SFTRSTF
 | 
RCC_CSR_PORRSTF
 |\

397 
RCC_CSR_PINRSTF
 | 
RCC_CSR_OBLRSTF
)

	)

398 
	#RCC_CSR_RTCRST
 (1 << 23)

	)

399 
	#RCC_CSR_RTCEN
 (1 << 22)

	)

400 
	#RCC_CSR_RTCSEL_SHIFT
 (16)

	)

401 
	#RCC_CSR_RTCSEL_MASK
 (0x3)

	)

402 
	#RCC_CSR_RTCSEL_NONE
 (0x0)

	)

403 
	#RCC_CSR_RTCSEL_LSE
 (0x1)

	)

404 
	#RCC_CSR_RTCSEL_LSI
 (0x2)

	)

405 
	#RCC_CSR_RTCSEL_HSI
 (0x3)

	)

406 
	#RCC_CSR_LSECSSD
 (1 << 12)

	)

407 
	#RCC_CSR_LSECSSON
 (1 << 11)

	)

408 
	#RCC_CSR_LSEBYP
 (1 << 10)

	)

409 
	#RCC_CSR_LSERDY
 (1 << 9)

	)

410 
	#RCC_CSR_LSEON
 (1 << 8)

	)

411 
	#RCC_CSR_LSIRDY
 (1 << 1)

	)

412 
	#RCC_CSR_LSION
 (1 << 0)

	)

414 
	srcc_˛ock_sˇÀ
 {

415 
uöt8_t
 
	m∂l_mul
;

416 
uöt16_t
 
	m∂l_div
;

417 
uöt8_t
 
	m∂l_sour˚
;

418 
uöt8_t
 
	mÊash_waô°©es
;

419 
uöt8_t
 
	mh¥e
;

420 
uöt8_t
 
	mµª1
;

421 
uöt8_t
 
	mµª2
;

422 
pwr_vos_sˇÀ
 
	mvﬁège_sˇÀ
;

423 
uöt32_t
 
	mahb_‰equícy
;

424 
uöt32_t
 
	m≠b1_‰equícy
;

425 
uöt32_t
 
	m≠b2_‰equícy
;

426 
uöt8_t
 
	mmsi_ønge
;

429 
	ercc_˛ock_c⁄fig_íåy
 {

430 
	mRCC_CLOCK_VRANGE1_HSI_PLL_24MHZ
,

431 
	mRCC_CLOCK_VRANGE1_HSI_PLL_32MHZ
,

432 
	mRCC_CLOCK_VRANGE1_HSI_RAW_16MHZ
,

433 
	mRCC_CLOCK_VRANGE1_HSI_RAW_4MHZ
,

434 
	mRCC_CLOCK_VRANGE1_MSI_RAW_4MHZ
,

435 
	mRCC_CLOCK_VRANGE1_MSI_RAW_2MHZ
,

436 
	mRCC_CLOCK_CONFIG_END


439 c⁄° 
rcc_˛ock_sˇÀ
 
rcc_˛ock_c⁄fig
[
RCC_CLOCK_CONFIG_END
];

443 
uöt32_t
 
rcc_ahb_‰equícy
;

444 
uöt32_t
 
rcc_≠b1_‰equícy
;

445 
uöt32_t
 
rcc_≠b2_‰equícy
;

449 
	ercc_osc
 {

450 
	mRCC_PLL
, 
	mRCC_HSE
, 
	mRCC_HSI
, 
	mRCC_MSI
, 
	mRCC_LSE
, 
	mRCC_LSI


453 
	#_REG_BIT
(
ba£
, 
bô
Ë(((ba£Ë<< 5Ë+ (bô))

	)

455 
	ercc_≥rùh_˛kí
 {

457 
	mRCC_GPIOA
 = 
_REG_BIT
(0x1c, 0),

458 
	mRCC_GPIOB
 = 
_REG_BIT
(0x1c, 1),

459 
	mRCC_GPIOC
 = 
_REG_BIT
(0x1c, 2),

460 
	mRCC_GPIOD
 = 
_REG_BIT
(0x1c, 3),

461 
	mRCC_GPIOE
 = 
_REG_BIT
(0x1c, 4),

462 
	mRCC_GPIOH
 = 
_REG_BIT
(0x1c, 5),

463 
	mRCC_GPIOF
 = 
_REG_BIT
(0x1c, 6),

464 
	mRCC_GPIOG
 = 
_REG_BIT
(0x1c, 7),

465 
	mRCC_CRC
 = 
_REG_BIT
(0x1c, 12),

466 
	mRCC_FLITF
 = 
_REG_BIT
(0x1c, 15),

467 
	mRCC_DMA1
 = 
_REG_BIT
(0x1c, 24),

468 
	mRCC_DMA2
 = 
_REG_BIT
(0x1c, 25),

469 
	mRCC_AES
 = 
_REG_BIT
(0x1c, 27),

470 
	mRCC_FSMC
 = 
_REG_BIT
(0x1c, 30),

473 
	mRCC_SYSCFG
 = 
_REG_BIT
(0x20, 0),

474 
	mRCC_TIM9
 = 
_REG_BIT
(0x20, 2),

475 
	mRCC_TIM10
 = 
_REG_BIT
(0x20, 3),

476 
	mRCC_TIM11
 = 
_REG_BIT
(0x20, 4),

477 
	mRCC_ADC1
 = 
_REG_BIT
(0x20, 9),

478 
	mRCC_SDIO
 = 
_REG_BIT
(0x20, 11),

479 
	mRCC_SPI1
 = 
_REG_BIT
(0x20, 12),

480 
	mRCC_USART1
 = 
_REG_BIT
(0x20, 14),

483 
	mRCC_TIM2
 = 
_REG_BIT
(0x24, 0),

484 
	mRCC_TIM3
 = 
_REG_BIT
(0x24, 1),

485 
	mRCC_TIM4
 = 
_REG_BIT
(0x24, 2),

486 
	mRCC_TIM5
 = 
_REG_BIT
(0x24, 3),

487 
	mRCC_TIM6
 = 
_REG_BIT
(0x24, 4),

488 
	mRCC_TIM7
 = 
_REG_BIT
(0x24, 5),

489 
	mRCC_LCD
 = 
_REG_BIT
(0x24, 9),

490 
	mRCC_WWDG
 = 
_REG_BIT
(0x24, 11),

491 
	mRCC_SPI2
 = 
_REG_BIT
(0x24, 14),

492 
	mRCC_SPI3
 = 
_REG_BIT
(0x24, 15),

493 
	mRCC_USART2
 = 
_REG_BIT
(0x24, 17),

494 
	mRCC_USART3
 = 
_REG_BIT
(0x24, 18),

495 
	mRCC_UART4
 = 
_REG_BIT
(0x24, 19),

496 
	mRCC_UART5
 = 
_REG_BIT
(0x24, 20),

497 
	mRCC_I2C1
 = 
_REG_BIT
(0x24, 21),

498 
	mRCC_I2C2
 = 
_REG_BIT
(0x24, 22),

499 
	mRCC_USB
 = 
_REG_BIT
(0x24, 23),

500 
	mRCC_PWR
 = 
_REG_BIT
(0x24, 28),

501 
	mRCC_DAC
 = 
_REG_BIT
(0x24, 29),

502 
	mRCC_COMP
 = 
_REG_BIT
(0x24, 31),

505 
	mSCC_GPIOA
 = 
_REG_BIT
(0x28, 0),

506 
	mSCC_GPIOB
 = 
_REG_BIT
(0x28, 1),

507 
	mSCC_GPIOC
 = 
_REG_BIT
(0x28, 2),

508 
	mSCC_GPIOD
 = 
_REG_BIT
(0x28, 3),

509 
	mSCC_GPIOE
 = 
_REG_BIT
(0x28, 4),

510 
	mSCC_GPIOH
 = 
_REG_BIT
(0x28, 5),

511 
	mSCC_GPIOF
 = 
_REG_BIT
(0x28, 6),

512 
	mSCC_GPIOG
 = 
_REG_BIT
(0x28, 7),

513 
	mSCC_CRC
 = 
_REG_BIT
(0x28, 12),

514 
	mSCC_FLITF
 = 
_REG_BIT
(0x28, 15),

515 
	mSCC_SRAM
 = 
_REG_BIT
(0x28, 16),

516 
	mSCC_DMA1
 = 
_REG_BIT
(0x28, 24),

517 
	mSCC_DMA2
 = 
_REG_BIT
(0x28, 25),

518 
	mSCC_AES
 = 
_REG_BIT
(0x28, 27),

519 
	mSCC_FSMC
 = 
_REG_BIT
(0x28, 30),

522 
	mSCC_SYSCFG
 = 
_REG_BIT
(0x2c, 0),

523 
	mSCC_TIM9
 = 
_REG_BIT
(0x2c, 2),

524 
	mSCC_TIM10
 = 
_REG_BIT
(0x2c, 3),

525 
	mSCC_TIM11
 = 
_REG_BIT
(0x2c, 4),

526 
	mSCC_ADC1
 = 
_REG_BIT
(0x2c, 9),

527 
	mSCC_SDIO
 = 
_REG_BIT
(0x2c, 11),

528 
	mSCC_SPI1
 = 
_REG_BIT
(0x2c, 12),

529 
	mSCC_USART1
 = 
_REG_BIT
(0x2c, 14),

532 
	mSCC_TIM2
 = 
_REG_BIT
(0x24, 0),

533 
	mSCC_TIM3
 = 
_REG_BIT
(0x24, 1),

534 
	mSCC_TIM4
 = 
_REG_BIT
(0x24, 2),

535 
	mSCC_TIM5
 = 
_REG_BIT
(0x24, 3),

536 
	mSCC_TIM6
 = 
_REG_BIT
(0x24, 4),

537 
	mSCC_TIM7
 = 
_REG_BIT
(0x24, 5),

538 
	mSCC_LCD
 = 
_REG_BIT
(0x24, 9),

539 
	mSCC_WWDG
 = 
_REG_BIT
(0x24, 11),

540 
	mSCC_SPI2
 = 
_REG_BIT
(0x24, 14),

541 
	mSCC_SPI3
 = 
_REG_BIT
(0x24, 15),

542 
	mSCC_USART2
 = 
_REG_BIT
(0x24, 17),

543 
	mSCC_USART3
 = 
_REG_BIT
(0x24, 18),

544 
	mSCC_UART4
 = 
_REG_BIT
(0x24, 19),

545 
	mSCC_UART5
 = 
_REG_BIT
(0x24, 20),

546 
	mSCC_I2C1
 = 
_REG_BIT
(0x24, 21),

547 
	mSCC_I2C2
 = 
_REG_BIT
(0x24, 22),

548 
	mSCC_USB
 = 
_REG_BIT
(0x24, 23),

549 
	mSCC_PWR
 = 
_REG_BIT
(0x24, 28),

550 
	mSCC_DAC
 = 
_REG_BIT
(0x24, 29),

551 
	mSCC_COMP
 = 
_REG_BIT
(0x24, 31),

554 
	ercc_≥rùh_r°
 {

556 
	mRST_GPIOA
 = 
_REG_BIT
(0x10, 0),

557 
	mRST_GPIOB
 = 
_REG_BIT
(0x10, 1),

558 
	mRST_GPIOC
 = 
_REG_BIT
(0x10, 2),

559 
	mRST_GPIOD
 = 
_REG_BIT
(0x10, 3),

560 
	mRST_GPIOE
 = 
_REG_BIT
(0x10, 4),

561 
	mRST_GPIOH
 = 
_REG_BIT
(0x10, 5),

562 
	mRST_GPIOF
 = 
_REG_BIT
(0x10, 6),

563 
	mRST_GPIOG
 = 
_REG_BIT
(0x10, 7),

564 
	mRST_CRC
 = 
_REG_BIT
(0x10, 12),

565 
	mRST_FLITF
 = 
_REG_BIT
(0x10, 15),

566 
	mRST_DMA1
 = 
_REG_BIT
(0x10, 24),

567 
	mRST_DMA2
 = 
_REG_BIT
(0x10, 25),

568 
	mRST_AES
 = 
_REG_BIT
(0x10, 27),

569 
	mRST_FSMC
 = 
_REG_BIT
(0x10, 30),

572 
	mRST_SYSCFG
 = 
_REG_BIT
(0x14, 0),

573 
	mRST_TIM9
 = 
_REG_BIT
(0x14, 2),

574 
	mRST_TIM10
 = 
_REG_BIT
(0x14, 3),

575 
	mRST_TIM11
 = 
_REG_BIT
(0x14, 4),

576 
	mRST_ADC1
 = 
_REG_BIT
(0x14, 9),

577 
	mRST_SDIO
 = 
_REG_BIT
(0x14, 11),

578 
	mRST_SPI1
 = 
_REG_BIT
(0x14, 12),

579 
	mRST_USART1
 = 
_REG_BIT
(0x14, 14),

582 
	mRST_TIM2
 = 
_REG_BIT
(0x18, 0),

583 
	mRST_TIM3
 = 
_REG_BIT
(0x18, 1),

584 
	mRST_TIM4
 = 
_REG_BIT
(0x18, 2),

585 
	mRST_TIM5
 = 
_REG_BIT
(0x18, 3),

586 
	mRST_TIM6
 = 
_REG_BIT
(0x18, 4),

587 
	mRST_TIM7
 = 
_REG_BIT
(0x18, 5),

588 
	mRST_LCD
 = 
_REG_BIT
(0x18, 9),

589 
	mRST_WWDG
 = 
_REG_BIT
(0x18, 11),

590 
	mRST_SPI2
 = 
_REG_BIT
(0x18, 14),

591 
	mRST_SPI3
 = 
_REG_BIT
(0x18, 15),

592 
	mRST_USART2
 = 
_REG_BIT
(0x18, 17),

593 
	mRST_USART3
 = 
_REG_BIT
(0x18, 18),

594 
	mRST_UART4
 = 
_REG_BIT
(0x18, 19),

595 
	mRST_UART5
 = 
_REG_BIT
(0x18, 20),

596 
	mRST_I2C1
 = 
_REG_BIT
(0x18, 21),

597 
	mRST_I2C2
 = 
_REG_BIT
(0x18, 22),

598 
	mRST_USB
 = 
_REG_BIT
(0x18, 23),

599 
	mRST_PWR
 = 
_REG_BIT
(0x18, 28),

600 
	mRST_DAC
 = 
_REG_BIT
(0x18, 29),

601 
	mRST_COMP
 = 
_REG_BIT
(0x18, 31),

603 
	~<lib›ícm3/°m32/comm⁄/rcc_comm⁄_Æl.h
>

605 
BEGIN_DECLS


607 
rcc_osc_ªady_öt_˛ór
(
rcc_osc
 
osc
);

608 
rcc_osc_ªady_öt_íabÀ
(
rcc_osc
 
osc
);

609 
rcc_osc_ªady_öt_dißbÀ
(
rcc_osc
 
osc
);

610 
rcc_osc_ªady_öt_Êag
(
rcc_osc
 
osc
);

611 
rcc_css_öt_˛ór
();

612 
rcc_css_öt_Êag
();

613 
rcc_waô_f‹_sys˛k_°©us
(
rcc_osc
 
osc
);

614 
rcc_osc_⁄
(
rcc_osc
 
osc
);

615 
rcc_osc_off
(
rcc_osc
 
osc
);

616 
rcc_css_íabÀ
();

617 
rcc_css_dißbÀ
();

618 
rcc_£t_msi_ønge
(
uöt32_t
 
ønge
);

619 
rcc_£t_sys˛k_sour˚
(
uöt32_t
 
˛k
);

620 
rcc_£t_∂l_c⁄figuøti⁄
(
uöt32_t
 
sour˚
, uöt32_à
mu…ùlõr
,

621 
uöt32_t
 
divis‹
);

622 
rcc_£t_∂l_sour˚
(
uöt32_t
 
∂l§c
);

623 
rcc_£t_ad˝ª
(
uöt32_t
 
ad˝ª
);

624 
rcc_£t_µª2
(
uöt32_t
 
µª2
);

625 
rcc_£t_µª1
(
uöt32_t
 
µª1
);

626 
rcc_£t_h¥e
(
uöt32_t
 
h¥e
);

627 
rcc_£t_usb¥e
(
uöt32_t
 
usb¥e
);

628 
rcc_£t_π˝ª
(
uöt32_t
 
π˝ª
);

629 
uöt32_t
 
rcc_sy°em_˛ock_sour˚
();

630 
rcc_πc_£À˘_˛ock
(
uöt32_t
 
˛ock
);

631 
rcc_˛ock_£tup_msi
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
);

632 
rcc_˛ock_£tup_hsi
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
);

633 
rcc_˛ock_£tup_∂l
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
);

634 
rcc_backupdomaö_ª£t
();

636 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/l1/ri.h

40 
	#RI_BASE
 
ROUTING_BASE
 - 0x04

	)

42 
	#RI_ICR
 
	`MMIO32
(
RI_BASE
 + 0x04)

	)

43 
	#RI_ASCR1
 
	`MMIO32
(
RI_BASE
 + 0x08)

	)

44 
	#RI_ASCR2
 
	`MMIO32
(
RI_BASE
 + 0x0c)

	)

45 
	#RI_HYSCR1
 
	`MMIO32
(
RI_BASE
 + 0x10)

	)

46 
	#RI_HYSCR2
 
	`MMIO32
(
RI_BASE
 + 0x14)

	)

47 
	#RI_HYSCR3
 
	`MMIO32
(
RI_BASE
 + 0x18)

	)

48 
	#RI_HYSCR4
 
	`MMIO32
(
RI_BASE
 + 0x1c)

	)

49 
	#RI_ASMR1
 
	`MMIO32
(
RI_BASE
 + 0x20)

	)

50 
	#RI_CMR1
 
	`MMIO32
(
RI_BASE
 + 0x24)

	)

51 
	#RI_CICR1
 
	`MMIO32
(
RI_BASE
 + 0x28)

	)

52 
	#RI_ASMR2
 
	`MMIO32
(
RI_BASE
 + 0x2c)

	)

53 
	#RI_CMR2
 
	`MMIO32
(
RI_BASE
 + 0x30)

	)

54 
	#RI_CICR2
 
	`MMIO32
(
RI_BASE
 + 0x34)

	)

55 
	#RI_ASMR3
 
	`MMIO32
(
RI_BASE
 + 0x38)

	)

56 
	#RI_CMR3
 
	`MMIO32
(
RI_BASE
 + 0x3c)

	)

57 
	#RI_CICR3
 
	`MMIO32
(
RI_BASE
 + 0x40)

	)

58 
	#RI_ASMR4
 
	`MMIO32
(
RI_BASE
 + 0x44)

	)

59 
	#RI_CMR4
 
	`MMIO32
(
RI_BASE
 + 0x48)

	)

60 
	#RI_CICR4
 
	`MMIO32
(
RI_BASE
 + 0x4c)

	)

61 
	#RI_ASMR5
 
	`MMIO32
(
RI_BASE
 + 0x50)

	)

62 
	#RI_CMR5
 
	`MMIO32
(
RI_BASE
 + 0x54)

	)

63 
	#RI_CICR5
 
	`MMIO32
(
RI_BASE
 + 0x58)

	)

71 
	#RI_ICR_IC1IOS_SHIFT
 0

	)

72 
	#RI_ICR_IC1IOS_MASK
 0xf

	)

73 
	#RI_ICR_IC2IOS_SHIFT
 4

	)

74 
	#RI_ICR_IC2IOS_MASK
 0xf

	)

75 
	#RI_ICR_IC3IOS_SHIFT
 8

	)

76 
	#RI_ICR_IC3IOS_MASK
 0xf

	)

77 
	#RI_ICR_IC4IOS_SHIFT
 12

	)

78 
	#RI_ICR_IC4IOS_MASK
 0xf

	)

79 
	#RI_ICR_TIM_SHIFT
 16

	)

80 
	#RI_ICR_TIM_MASK
 0x3

	)

81 
	#RI_ICR_IC1
 (1 << 18)

	)

82 
	#RI_ICR_IC2
 (1 << 19)

	)

83 
	#RI_ICR_IC3
 (1 << 20)

	)

84 
	#RI_ICR_IC4
 (1 << 21)

	)

93 
	#RI_ASCR1_CH0_GR1_1
 (1 << 0)

	)

94 
	#RI_ASCR1_CH1_GR1_2
 (1 << 1)

	)

95 
	#RI_ASCR1_CH2_GR1_3
 (1 << 2)

	)

96 
	#RI_ASCR1_CH3_GR1_4
 (1 << 3)

	)

97 
	#RI_ASCR1_CH4
 (1 << 4)

	)

98 
	#RI_ASCR1_CH5
 (1 << 5)

	)

99 
	#RI_ASCR1_CH6_GR2_1
 (1 << 6)

	)

100 
	#RI_ASCR1_CH7_GR2_2
 (1 << 7)

	)

101 
	#RI_ASCR1_CH8_GR3_1
 (1 << 8)

	)

102 
	#RI_ASCR1_CH9_GR3_2
 (1 << 9)

	)

103 
	#RI_ASCR1_CH10_GR8_1
 (1 << 10)

	)

104 
	#RI_ASCR1_CH11_GR8_2
 (1 << 11)

	)

105 
	#RI_ASCR1_CH12_GR8_3
 (1 << 12)

	)

106 
	#RI_ASCR1_CH13_GR8_4
 (1 << 13)

	)

107 
	#RI_ASCR1_CH14_GR9_1
 (1 << 14)

	)

108 
	#RI_ASCR1_CH15_GR9_2
 (1 << 15)

	)

109 
	#RI_ASCR1_CH31_GR11_5
 (1 << 16)

	)

111 
	#RI_ASCR1_CH18_GR7_1
 (1 << 18)

	)

112 
	#RI_ASCR1_CH19_GR7_2
 (1 << 19)

	)

113 
	#RI_ASCR1_CH20_GR7_3
 (1 << 20)

	)

114 
	#RI_ASCR1_CH21_GR7_4
 (1 << 21)

	)

115 
	#RI_ASCR1_CH22
 (1 << 22)

	)

116 
	#RI_ASCR1_CH23
 (1 << 23)

	)

117 
	#RI_ASCR1_CH24
 (1 << 24)

	)

118 
	#RI_ASCR1_CH25
 (1 << 25)

	)

119 
	#RI_ASCR1_VCOMP
 (1 << 26)

	)

120 
	#RI_ASCR1_CH27_GR11_1
 (1 << 27)

	)

121 
	#RI_ASCR1_CH28_GR11_2
 (1 << 28)

	)

122 
	#RI_ASCR1_CH29_GR11_3
 (1 << 29)

	)

123 
	#RI_ASCR1_CH30_GR11_4
 (1 << 30)

	)

124 
	#RI_ASCR1_SCM
 (1 << 31)

	)

133 
	#RI_ASCR2_GR10_1
 (1 << 0)

	)

134 
	#RI_ASCR2_GR10_2
 (1 << 1)

	)

135 
	#RI_ASCR2_GR10_3
 (1 << 2)

	)

136 
	#RI_ASCR2_GR10_4
 (1 << 3)

	)

137 
	#RI_ASCR2_GR6_1
 (1 << 4)

	)

138 
	#RI_ASCR2_GR6_2
 (1 << 5)

	)

139 
	#RI_ASCR2_GR5_1
 (1 << 6)

	)

140 
	#RI_ASCR2_GR5_2
 (1 << 7)

	)

141 
	#RI_ASCR2_GR5_3
 (1 << 8)

	)

142 
	#RI_ASCR2_GR4_1
 (1 << 9)

	)

143 
	#RI_ASCR2_GR4_2
 (1 << 10)

	)

144 
	#RI_ASCR2_GR4_3
 (1 << 11)

	)

146 
	#RI_ASCR2_CH0B_GR3_3
 (1 << 16)

	)

147 
	#RI_ASCR2_CH1B_GR3_4
 (1 << 17)

	)

148 
	#RI_ASCR2_CH2B_GR3_5
 (1 << 18)

	)

149 
	#RI_ASCR2_CH3B_GR9_3
 (1 << 19)

	)

150 
	#RI_ASCR2_CH6B_GR9_4
 (1 << 20)

	)

151 
	#RI_ASCR2_CH7B_GR2_3
 (1 << 21)

	)

152 
	#RI_ASCR2_CH8B_GR2_4
 (1 << 22)

	)

153 
	#RI_ASCR2_CH9B_GR2_5
 (1 << 23)

	)

154 
	#RI_ASCR2_CH10B_GR7_5
 (1 << 24)

	)

155 
	#RI_ASCR2_CH11B_GR7_6
 (1 << 25)

	)

156 
	#RI_ASCR2_CH12B_GR7_7
 (1 << 26)

	)

157 
	#RI_ASCR2_GR6_3
 (1 << 27)

	)

158 
	#RI_ASCR2_GR6_4
 (1 << 28)

	)

169 
	#RI_HYSCR1_PA
(
x
Ë(x)

	)

170 
	#RI_HYSCR1_PB
(
x
Ë(x << 16)

	)

180 
	#RI_HYSCR2_PC
(
x
Ë(x)

	)

181 
	#RI_HYSCR2_PD
(
x
Ë(x << 16)

	)

191 
	#RI_HYSCR3_PE
(
x
Ë(x)

	)

192 
	#RI_HYSCR3_PF
(
x
Ë(x << 16)

	)

202 
	#RI_HYSCR2_PG
(
x
Ë(x)

	)

214 
	#RI_ASMR1_PA
(
x
Ë(x)

	)

226 
	#RI_CMR1_PA
(
x
Ë(x)

	)

238 
	#RI_CICR1_PA
(
x
Ë(x)

	)

250 
	#RI_ASMR2_PB
(
x
Ë(x)

	)

262 
	#RI_CMR2_PB
(
x
Ë(x)

	)

274 
	#RI_CICR2_PB
(
x
Ë(x)

	)

286 
	#RI_ASMR3_PC
(
x
Ë(x)

	)

298 
	#RI_CMR3_PC
(
x
Ë(x)

	)

310 
	#RI_CICR3_PC
(
x
Ë(x)

	)

322 
	#RI_ASMR4_PF
(
x
Ë(x)

	)

334 
	#RI_CMR4_PF
(
x
Ë(x)

	)

346 
	#RI_CICR4_PF
(
x
Ë(x)

	)

358 
	#RI_ASMR5_PG
(
x
Ë(x)

	)

370 
	#RI_CMR5_PG
(
x
Ë(x)

	)

382 
	#RI_CICR5_PG
(
x
Ë(x)

	)

	@lib/libopencm3/include/libopencm3/stm32/l1/rtc.h

31 #i‚de‡
LIBOPENCM3_RTC_H


32 
	#LIBOPENCM3_RTC_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/πc_comm⁄_l1f024.h
>

	@lib/libopencm3/include/libopencm3/stm32/l1/spi.h

31 #i‚de‡
LIBOPENCM3_SPI_H


32 
	#LIBOPENCM3_SPI_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/•i_comm⁄_v1_‰f.h
>

	@lib/libopencm3/include/libopencm3/stm32/l1/st_usbfs.h

21 #i‚de‡
LIBOPENCM3_ST_USBFS_H


22 #îr‹ 
Do
 
nŸ
 
ö˛ude
 
dúe˘ly
 !

25 
	~<lib›ícm3/°m32/comm⁄/°_usbfs_v1.h
>

	@lib/libopencm3/include/libopencm3/stm32/l1/syscfg.h

36 #i‚de‡
LIBOPENCM3_SYSCFG_H


37 
	#LIBOPENCM3_SYSCFG_H


	)

39 
	~<lib›ícm3/°m32/comm⁄/syscfg_comm⁄_l1f234.h
>

42 
	#SYSCFG_PMC_USB_PU
 (1<<0)

	)

	@lib/libopencm3/include/libopencm3/stm32/l1/timer.h

35 #i‚de‡
LIBOPENCM3_TIMER_H


36 
	#LIBOPENCM3_TIMER_H


	)

38 
	~<lib›ícm3/°m32/comm⁄/timî_comm⁄_Æl.h
>

48 
	#TIM_OR
(
tim_ba£
Ë
	`MMIO32
(—im_ba£Ë+ 0x50)

	)

49 
	#TIM2_OR
 
	`TIM_OR
(
TIM2
)

	)

50 
	#TIM3_OR
 
	`TIM_OR
(
TIM3
)

	)

59 
	#TIM2_OR_ITR1_RMP_TIM10_OC
 (0x0 << 0)

	)

61 
	#TIM2_OR_ITR1_RMP_TIM5_TGO
 (0x1 << 0)

	)

63 
	#TIM2_OR_ITR1_RMP_MASK
 (0x1 << 0)

	)

72 
	#TIM3_OR_ITR2_RMP_TIM8_TRGOU
 (0x0 << 0)

	)

74 
	#TIM3_OR_ITR2_RMP_PTP
 (0x1 << 0)

	)

76 
	#TIM3_OR_ITR2_RMP_MASK
 (0x1 << 0)

	)

80 
BEGIN_DECLS


82 
timî_£t_›ti⁄
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
›ti⁄
);

84 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/l1/usart.h

31 #i‚de‡
LIBOPENCM3_USART_H


32 
	#LIBOPENCM3_USART_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/ußπ_comm⁄_f124.h
>

	@lib/libopencm3/include/libopencm3/stm32/l4/adc.h

33 #i‚de‡
LIBOPENCM3_ADC_H


34 
	#LIBOPENCM3_ADC_H


	)

36 
	~<lib›ícm3/°m32/comm⁄/adc_comm⁄_v2.h
>

37 
	~<lib›ícm3/°m32/comm⁄/adc_comm⁄_v2_mu…i.h
>

43 
	#ADC1
 
ADC1_BASE


	)

44 
	#ADC2
 
ADC2_BASE


	)

45 
	#ADC3
 
ADC3_BASE


	)

52 
	#ADC_CHANNEL_VREF
 0

	)

53 
	#ADC_CHANNEL_TEMP
 17

	)

54 
	#ADC_CHANNEL_VBAT
 18

	)

60 
	#ADC_CR_DEEPPWD
 (1 << 29)

	)

63 
	#ADC_CR_ADVREGEN
 (1 << 28)

	)

72 
	#ADC_SMPR_SMP_2DOT5CYC
 0x0

	)

73 
	#ADC_SMPR_SMP_6DOT5CYC
 0x1

	)

74 
	#ADC_SMPR_SMP_12DOT5CYC
 0x2

	)

75 
	#ADC_SMPR_SMP_24DOT5CYC
 0x3

	)

76 
	#ADC_SMPR_SMP_47DOT5CYC
 0x4

	)

77 
	#ADC_SMPR_SMP_92DOT5CYC
 0x5

	)

78 
	#ADC_SMPR_SMP_247DOT5CYC
 0x6

	)

79 
	#ADC_SMPR_SMP_640DOT5CYC
 0x7

	)

83 
BEGIN_DECLS


86 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/l4/crc.h

26 #i‚de‡
LIBOPENCM3_CRC_H


27 
	#LIBOPENCM3_CRC_H


	)

29 
	~<lib›ícm3/°m32/comm⁄/¸c_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/l4/dac.h

31 #i‚de‡
LIBOPENCM3_DAC_H


32 
	#LIBOPENCM3_DAC_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/dac_comm⁄_Æl.h
>

	@lib/libopencm3/include/libopencm3/stm32/l4/dma.h

32 #i‚de‡
LIBOPENCM3_DMA_H


33 
	#LIBOPENCM3_DMA_H


	)

35 
	~<lib›ícm3/°m32/comm⁄/dma_comm⁄_l1f013.h
>

36 
	~<lib›ícm3/°m32/comm⁄/dma_comm⁄_c£l.h
>

	@lib/libopencm3/include/libopencm3/stm32/l4/doc-stm32l4.h

	@lib/libopencm3/include/libopencm3/stm32/l4/exti.h

28 #i‚de‡
LIBOPENCM3_EXTI_H


29 
	#LIBOPENCM3_EXTI_H


	)

31 
	~<lib›ícm3/°m32/comm⁄/exti_comm⁄_Æl.h
>

32 
	~<lib›ícm3/°m32/comm⁄/exti_comm⁄_v1.h
>

	@lib/libopencm3/include/libopencm3/stm32/l4/flash.h

41 #i‚de‡
LIBOPENCM3_FLASH_H


42 
	#LIBOPENCM3_FLASH_H


	)

44 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_Æl.h
>

45 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_f.h
>

46 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_idˇche.h
>

50 
	#FLASH_ACR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x00)

	)

51 
	#FLASH_PDKEYR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x04)

	)

52 
	#FLASH_KEYR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x08)

	)

53 
	#FLASH_OPTKEYR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x0C)

	)

54 
	#FLASH_SR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x10)

	)

55 
	#FLASH_CR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x14)

	)

56 
	#FLASH_ECCR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x18)

	)

57 
	#FLASH_OPTR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x20)

	)

58 
	#FLASH_PCROP1SR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x24)

	)

59 
	#FLASH_PCROP1ER
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x28)

	)

60 
	#FLASH_WRP1AR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x2C)

	)

61 
	#FLASH_WRP1BR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x30)

	)

62 
	#FLASH_PCROP2SR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x44)

	)

63 
	#FLASH_PCROP2ER
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x48)

	)

64 
	#FLASH_WRP2AR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x4C)

	)

65 
	#FLASH_WRP2BR
 
	`MMIO32
(
FLASH_MEM_INTERFACE_BASE
 + 0x50)

	)

69 
	#FLASH_ACR_SLEEP_PD
 (1 << 14)

	)

70 
	#FLASH_ACR_RUN_PD
 (1 << 13)

	)

71 
	#FLASH_ACR_PRFTEN
 (1 << 8)

	)

73 
	#FLASH_ACR_LATENCY_SHIFT
 0

	)

74 
	#FLASH_ACR_LATENCY_MASK
 0x07

	)

76 
	#FLASH_ACR_LATENCY_0WS
 0x00

	)

77 
	#FLASH_ACR_LATENCY_1WS
 0x01

	)

78 
	#FLASH_ACR_LATENCY_2WS
 0x02

	)

79 
	#FLASH_ACR_LATENCY_3WS
 0x03

	)

80 
	#FLASH_ACR_LATENCY_4WS
 0x04

	)

84 
	#FLASH_SR_BSY
 (1 << 16)

	)

85 
	#FLASH_SR_OPTVERR
 (1 << 15)

	)

86 
	#FLASH_SR_RDERR
 (1 << 14)

	)

87 
	#FLASH_SR_FASTERR
 (1 << 9)

	)

88 
	#FLASH_SR_MISERR
 (1 << 8)

	)

89 
	#FLASH_SR_PGSERR
 (1 << 7)

	)

90 
	#FLASH_SR_SIZERR
 (1 << 6)

	)

91 
	#FLASH_SR_PGAERR
 (1 << 5)

	)

92 
	#FLASH_SR_WRPERR
 (1 << 4)

	)

93 
	#FLASH_SR_PROGERR
 (1 << 3)

	)

94 
	#FLASH_SR_OPERR
 (1 << 1)

	)

95 
	#FLASH_SR_EOP
 (1 << 0)

	)

99 
	#FLASH_CR_LOCK
 (1 << 31)

	)

100 
	#FLASH_CR_OPTLOCK
 (1 << 30)

	)

101 
	#FLASH_CR_OBL_LAUNCH
 (1 << 27)

	)

102 
	#FLASH_CR_RDERRIE
 (1 << 26)

	)

103 
	#FLASH_CR_ERRIE
 (1 << 25)

	)

104 
	#FLASH_CR_EOPIE
 (1 << 24)

	)

105 
	#FLASH_CR_FSTPG
 (1 << 18)

	)

106 
	#FLASH_CR_OPTSTRT
 (1 << 17)

	)

107 
	#FLASH_CR_START
 (1 << 16)

	)

108 
	#FLASH_CR_MER2
 (1 << 15)

	)

109 
	#FLASH_CR_BKER
 (1 << 11)

	)

110 
	#FLASH_CR_MER1
 (1 << 2)

	)

111 
	#FLASH_CR_PER
 (1 << 1)

	)

112 
	#FLASH_CR_PG
 (1 << 0)

	)

114 
	#FLASH_CR_PNB_SHIFT
 3

	)

115 
	#FLASH_CR_PNB_MASK
 0xff

	)

119 
	#FLASH_ECCR_ECCD
 (1 << 31)

	)

120 
	#FLASH_ECCR_ECCC
 (1 << 30)

	)

121 
	#FLASH_ECCR_ECCIE
 (1 << 24)

	)

122 
	#FLASH_ECCR_SYSF_ECC
 (1 << 20)

	)

123 
	#FLASH_ECCR_BK_ECC
 (1 << 19)

	)

125 
	#FLASH_ECCR_ADDR_ECC_SHIFT
 0

	)

126 
	#FLASH_ECCR_ADDR_ECC_MASK
 0x7ffff

	)

130 
	#FLASH_OPTR_SRAM2_RST
 (1 << 25)

	)

131 
	#FLASH_OPTR_SRAM2_PE
 (1 << 24)

	)

132 
	#FLASH_OPTR_nBOOT1
 (1 << 23)

	)

133 
	#FLASH_OPTR_DUALBANK
 (1 << 21)

	)

134 
	#FLASH_OPTR_BFB2
 (1 << 20)

	)

135 
	#FLASH_OPTR_WWDG_SW
 (1 << 19)

	)

136 
	#FLASH_OPTR_IWDG_STDBY
 (1 << 18)

	)

137 
	#FLASH_OPTR_IWDG_STOP
 (1 << 17)

	)

138 
	#FLASH_OPTR_IDWG_SW
 (1 << 16)

	)

139 
	#FLASH_OPTR_nRST_SHDW
 (1 << 14)

	)

140 
	#FLASH_OPTR_nRST_STDBY
 (1 << 13)

	)

141 
	#FLASH_OPTR_nRST_STOP
 (1 << 12)

	)

143 
	#FLASH_OPTR_BOR_SHIFT
 8

	)

144 
	#FLASH_OPTR_BOR_MASK
 0x700

	)

145 
	#FLASH_OPTR_BOR_LEVEL_0
 0

	)

146 
	#FLASH_OPTR_BOR_LEVEL_1
 1

	)

147 
	#FLASH_OPTR_BOR_LEVEL_2
 2

	)

148 
	#FLASH_OPTR_BOR_LEVEL_3
 3

	)

149 
	#FLASH_OPTR_BOR_LEVEL_4
 4

	)

151 
	#FLASH_OPTR_RDP_SHIFT
 0

	)

152 
	#FLASH_OPTR_RDP_MASK
 0xff

	)

153 
	#FLASH_OPTR_RDP_LEVEL_0
 0xAA

	)

154 
	#FLASH_OPTR_RDP_LEVEL_1
 0xBB

	)

155 
	#FLASH_OPTR_RDP_LEVEL_2
 0xCC

	)

159 
	#FLASH_PCROP1SR_PCROP1_STRT_SHIFT
 0

	)

160 
	#FLASH_PCROP1SR_PCROP1_STRT_MASK
 0xffff

	)

164 
	#FLASH_PCROP1ER_PCROP_RDP
 (1 << 31)

	)

165 
	#FLASH_PCROP1ER_PCROP1_END_SHIFT
 0

	)

166 
	#FLASH_PCROP1ER_PCROP1_END_MASK
 0xffff

	)

170 
	#FLASH_WRP1AR_WRP1A_END_SHIFT
 16

	)

171 
	#FLASH_WRP1AR_WRP1A_END_MASK
 0xff

	)

173 
	#FLASH_WRP1AR_WRP1A_STRT_SHIFT
 0

	)

174 
	#FLASH_WRP1AR_WRP1A_STRT_MASK
 0xff

	)

178 
	#FLASH_WRP1BR_WRP1B_END_SHIFT
 16

	)

179 
	#FLASH_WRP1BR_WRP1B_END_MASK
 0xff

	)

181 
	#FLASH_WRP1BR_WRP1B_STRT_SHIFT
 0

	)

182 
	#FLASH_WRP1BR_WRP1B_STRT_MASK
 0xff

	)

186 
	#FLASH_PCROP2SR_PCROP2_STRT_SHIFT
 0

	)

187 
	#FLASH_PCROP2SR_PCROP2_STRT_MASK
 0xffff

	)

191 
	#FLASH_PCROP2ER_PCROP2_END_SHIFT
 0

	)

192 
	#FLASH_PCROP2ER_PCROP2_END_MASK
 0xffff

	)

196 
	#FLASH_WRP2AR_WRP2A_END_SHIFT
 16

	)

197 
	#FLASH_WRP2AR_WRP2A_END_MASK
 0xff

	)

199 
	#FLASH_WRP2AR_WRP2A_STRT_SHIFT
 0

	)

200 
	#FLASH_WRP2AR_WRP2A_STRT_MASK
 0xff

	)

204 
	#FLASH_WRP2BR_WRP2B_END_SHIFT
 16

	)

205 
	#FLASH_WRP2BR_WRP2B_END_MASK
 0xff

	)

207 
	#FLASH_WRP2BR_WRP2B_STRT_SHIFT
 0

	)

208 
	#FLASH_WRP2BR_WRP2B_STRT_MASK
 0xff

	)

212 
	#FLASH_PDKEYR_PDKEY1
 ((
uöt32_t
)0x04152637)

	)

213 
	#FLASH_PDKEYR_PDKEY2
 ((
uöt32_t
)0xÁfbfcfd)

	)

215 
	#FLASH_KEYR_KEY1
 ((
uöt32_t
)0x45670123)

	)

216 
	#FLASH_KEYR_KEY2
 ((
uöt32_t
)0xcdef89ab)

	)

218 
	#FLASH_OPTKEYR_KEY1
 ((
uöt32_t
)0x08192a3b)

	)

219 
	#FLASH_OPTKEYR_KEY2
 ((
uöt32_t
)0x4c5d6e7f)

	)

223 
BEGIN_DECLS


225 
Êash_˛ór_¥ogîr_Êag
();

226 
Êash_˛ór_pg£º_Êag
();

227 
Êash_˛ór_size_Êag
();

228 
Êash_˛ór_pg´º_Êag
();

229 
Êash_˛ór_wΩîr_Êag
();

230 
Êash_lock_›ti⁄_byãs
();

231 
Êash_¥ogøm_doubÀ_w‹d
(
uöt32_t
 
addªss
, 
uöt64_t
 
d©a
);

232 
Êash_¥ogøm
(
uöt32_t
 
addªss
, 
uöt8_t
 *
d©a
, uöt32_à
Àn
);

233 
Êash_îa£_∑ge
(
uöt32_t
 
∑ge
);

234 
Êash_îa£_Æl_∑ges
();

235 
Êash_¥ogøm_›ti⁄_byãs
(
uöt32_t
 
d©a
);

237 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/l4/gpio.h

32 #i‚de‡
LIBOPENCM3_GPIO_H


33 
	#LIBOPENCM3_GPIO_H


	)

35 
	~<lib›ícm3/°m32/comm⁄/gpio_comm⁄_f24.h
>

45 
	#GPIO_BRR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x28)

	)

46 
	#GPIOA_BRR
 
	`GPIO_BRR
(
GPIOA
)

	)

47 
	#GPIOB_BRR
 
	`GPIO_BRR
(
GPIOB
)

	)

48 
	#GPIOC_BRR
 
	`GPIO_BRR
(
GPIOC
)

	)

49 
	#GPIOD_BRR
 
	`GPIO_BRR
(
GPIOD
)

	)

50 
	#GPIOE_BRR
 
	`GPIO_BRR
(
GPIOE
)

	)

51 
	#GPIOF_BRR
 
	`GPIO_BRR
(
GPIOF
)

	)

52 
	#GPIOG_BRR
 
	`GPIO_BRR
(
GPIOG
)

	)

53 
	#GPIOH_BRR
 
	`GPIO_BRR
(
GPIOH
)

	)

56 
	#GPIO_ASCR
(
p‹t
Ë
	`MMIO32
(’‹tË+ 0x2c)

	)

57 
	#GPIOA_ASCR
 
	`GPIO_ASCR
(
GPIOA
)

	)

58 
	#GPIOB_ASCR
 
	`GPIO_ASCR
(
GPIOB
)

	)

59 
	#GPIOC_ASCR
 
	`GPIO_ASCR
(
GPIOC
)

	)

60 
	#GPIOD_ASCR
 
	`GPIO_ASCR
(
GPIOD
)

	)

61 
	#GPIOE_ASCR
 
	`GPIO_ASCR
(
GPIOE
)

	)

62 
	#GPIOF_ASCR
 
	`GPIO_ASCR
(
GPIOF
)

	)

63 
	#GPIOG_ASCR
 
	`GPIO_ASCR
(
GPIOG
)

	)

64 
	#GPIOH_ASCR
 
	`GPIO_ASCR
(
GPIOH
)

	)

73 
	#GPIO_OSPEED_LOW
 0x0

	)

74 
	#GPIO_OSPEED_MED
 0x1

	)

75 
	#GPIO_OSPEED_HIGH
 0x2

	)

76 
	#GPIO_OSPEED_VERYHIGH
 0x3

	)

87 
BEGIN_DECLS


89 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/l4/i2c.h

31 #i‚de‡
LIBOPENCM3_I2C_H


32 
	#LIBOPENCM3_I2C_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/i2c_comm⁄_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/l4/iwdg.h

32 #i‚de‡
LIBOPENCM3_IWDG_H


33 
	#LIBOPENCM3_IWDG_H


	)

35 
	~<lib›ícm3/°m32/comm⁄/iwdg_comm⁄_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/l4/lptimer.h

30 #i‚de‡
LIBOPENCM3_LPTIMER_H


31 
	#LIBOPENCM3_LPTIMER_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/Õtimî_comm⁄_Æl.h
>

38 
	#LPTIM1
 
LPTIM1_BASE


	)

39 
	#LPTIM2
 
LPTIM2_BASE


	)

42 
BEGIN_DECLS


44 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/l4/memorymap.h

18 #i‚de‡
LIBOPENCM3_MEMORYMAP_H


19 
	#LIBOPENCM3_MEMORYMAP_H


	)

21 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

26 
	#PERIPH_BASE
 (0x40000000U)

	)

27 
	#FMC1_BANK_BASE
 (0x60000000U)

	)

28 
	#FMC3_BANK_BASE
 (0x80000000U)

	)

29 
	#QUADSPI_BANK_BASE
 (0x90000000U)

	)

30 
	#FMC_QUADSPI_BASE
 (0xA0000000U)

	)

31 
	#INFO_BASE
 (0x1fff0000U)

	)

32 
	#PERIPH_BASE_APB1
 (
PERIPH_BASE
 + 0x00000)

	)

33 
	#PERIPH_BASE_APB2
 (
PERIPH_BASE
 + 0x10000)

	)

34 
	#PERIPH_BASE_AHB1
 (
PERIPH_BASE
 + 0x20000)

	)

35 
	#PERIPH_BASE_AHB2
 (0x48000000U)

	)

40 
	#TIM2_BASE
 (
PERIPH_BASE_APB1
 + 0x0000)

	)

41 
	#TIM3_BASE
 (
PERIPH_BASE_APB1
 + 0x0400)

	)

42 
	#TIM4_BASE
 (
PERIPH_BASE_APB1
 + 0x0800)

	)

43 
	#TIM5_BASE
 (
PERIPH_BASE_APB1
 + 0x0c00)

	)

44 
	#TIM6_BASE
 (
PERIPH_BASE_APB1
 + 0x1000)

	)

45 
	#TIM7_BASE
 (
PERIPH_BASE_APB1
 + 0x1400)

	)

46 
	#LCD_BASE
 (
PERIPH_BASE_APB1
 + 0x2400)

	)

47 
	#RTC_BASE
 (
PERIPH_BASE_APB1
 + 0x2800)

	)

48 
	#WWDG_BASE
 (
PERIPH_BASE_APB1
 + 0x2c00)

	)

49 
	#IWDG_BASE
 (
PERIPH_BASE_APB1
 + 0x3000)

	)

50 
	#SPI2_BASE
 (
PERIPH_BASE_APB1
 + 0x3800)

	)

51 
	#SPI3_BASE
 (
PERIPH_BASE_APB1
 + 0x3c00)

	)

52 
	#USART2_BASE
 (
PERIPH_BASE_APB1
 + 0x4400)

	)

53 
	#USART3_BASE
 (
PERIPH_BASE_APB1
 + 0x4800)

	)

54 
	#UART4_BASE
 (
PERIPH_BASE_APB1
 + 0x4c00)

	)

55 
	#UART5_BASE
 (
PERIPH_BASE_APB1
 + 0x5000)

	)

56 
	#I2C1_BASE
 (
PERIPH_BASE_APB1
 + 0x5400)

	)

57 
	#I2C2_BASE
 (
PERIPH_BASE_APB1
 + 0x5800)

	)

58 
	#I2C3_BASE
 (
PERIPH_BASE_APB1
 + 0x5c00)

	)

59 
	#CRS_BASE
 (
PERIPH_BASE_APB1
 + 0x6000)

	)

60 
	#BX_CAN1_BASE
 (
PERIPH_BASE_APB1
 + 0x6400)

	)

61 
	#USB_DEV_FS_BASE
 (
PERIPH_BASE_APB1
 + 0x6800)

	)

62 
	#USB_PMA_BASE
 (
PERIPH_BASE_APB1
 + 0x6c00)

	)

63 
	#POWER_CONTROL_BASE
 (
PERIPH_BASE_APB1
 + 0x7000)

	)

64 
	#DAC_BASE
 (
PERIPH_BASE_APB1
 + 0x7400)

	)

65 
	#OPAMP_BASE
 (
PERIPH_BASE_APB1
 + 0x7800)

	)

66 
	#LPTIM1_BASE
 (
PERIPH_BASE_APB1
 + 0x7c00)

	)

67 
	#LPUART1_BASE
 (
PERIPH_BASE_APB1
 + 0x8000)

	)

68 
	#SWPMI1_BASE
 (
PERIPH_BASE_APB1
 + 0x8800)

	)

69 
	#LPTIM2_BASE
 (
PERIPH_BASE_APB1
 + 0x9400)

	)

73 
	#SYSCFG_BASE
 (
PERIPH_BASE_APB2
 + 0x0000)

	)

74 
	#VREFBUF_BASE
 (
PERIPH_BASE_APB2
 + 0x0030)

	)

75 
	#COMP_BASE
 (
PERIPH_BASE_APB2
 + 0x0200)

	)

76 
	#EXTI_BASE
 (
PERIPH_BASE_APB2
 + 0x0400)

	)

77 
	#FIREWALL_BASE
 (
PERIPH_BASE_APB2
 + 0x1C00)

	)

78 
	#SDMMC1_BASE
 (
PERIPH_BASE_APB2
 + 0x2800)

	)

79 
	#TIM1_BASE
 (
PERIPH_BASE_APB2
 + 0x2C00)

	)

80 
	#SPI1_BASE
 (
PERIPH_BASE_APB2
 + 0x3000)

	)

81 
	#TIM8_BASE
 (
PERIPH_BASE_APB2
 + 0x3400)

	)

82 
	#USART1_BASE
 (
PERIPH_BASE_APB2
 + 0x3800)

	)

83 
	#TIM15_BASE
 (
PERIPH_BASE_APB2
 + 0x4000)

	)

84 
	#TIM16_BASE
 (
PERIPH_BASE_APB2
 + 0x4400)

	)

85 
	#TIM17_BASE
 (
PERIPH_BASE_APB2
 + 0x4800)

	)

86 
	#SAI1_BASE
 (
PERIPH_BASE_APB2
 + 0x5400)

	)

87 
	#SAI2_BASE
 (
PERIPH_BASE_APB2
 + 0x5800)

	)

88 
	#DFSDM_BASE
 (
PERIPH_BASE_APB2
 + 0x6000)

	)

91 
	#DMA1_BASE
 (
PERIPH_BASE_AHB1
 + 0x0000)

	)

92 
	#DMA2_BASE
 (
PERIPH_BASE_AHB1
 + 0x0400)

	)

93 
	#RCC_BASE
 (
PERIPH_BASE_AHB1
 + 0x1000)

	)

94 
	#FLASH_MEM_INTERFACE_BASE
 (
PERIPH_BASE_AHB1
 + 0x2000)

	)

95 
	#CRC_BASE
 (
PERIPH_BASE_AHB1
 + 0x3000)

	)

96 
	#TSC_BASE
 (
PERIPH_BASE_AHB1
 + 0x4000)

	)

99 
	#GPIO_PORT_A_BASE
 (
PERIPH_BASE_AHB2
 + 0x0000)

	)

100 
	#GPIO_PORT_B_BASE
 (
PERIPH_BASE_AHB2
 + 0x0400)

	)

101 
	#GPIO_PORT_C_BASE
 (
PERIPH_BASE_AHB2
 + 0x0800)

	)

102 
	#GPIO_PORT_D_BASE
 (
PERIPH_BASE_AHB2
 + 0x0c00)

	)

103 
	#GPIO_PORT_E_BASE
 (
PERIPH_BASE_AHB2
 + 0x1000)

	)

104 
	#GPIO_PORT_F_BASE
 (
PERIPH_BASE_AHB2
 + 0x1400)

	)

105 
	#GPIO_PORT_G_BASE
 (
PERIPH_BASE_AHB2
 + 0x1800)

	)

106 
	#GPIO_PORT_H_BASE
 (
PERIPH_BASE_AHB2
 + 0x1c00)

	)

108 
	#OTG_FS_BASE
 (0x50000000U + 0x00000)

	)

109 
	#ADC1_BASE
 (0x50000000U + 0x40000)

	)

110 
	#AES_BASE
 (0x50000000U + 0x60000)

	)

111 
	#RNG_BASE
 (0x50000000U + 0x60800)

	)

114 
	#DBGMCU_BASE
 (
PPBI_BASE
 + 0x00042000)

	)

117 
	#DESIG_FLASH_SIZE_BASE
 (
INFO_BASE
 + 0x75e0)

	)

118 
	#DESIG_UNIQUE_ID_BASE
 (
INFO_BASE
 + 0x7590)

	)

119 
	#DESIG_UNIQUE_ID0
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
)

	)

120 
	#DESIG_UNIQUE_ID1
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
 + 4)

	)

121 
	#DESIG_UNIQUE_ID2
 
	`MMIO32
(
DESIG_UNIQUE_ID_BASE
 + 0x14)

	)

122 
	#DESIG_PACKAGE
 
	`MMIO16
((
INFO_BASE
 + 0x7500))

	)

125 
	#ST_VREFINT_CAL
 
	`MMIO16
((
INFO_BASE
 + 0x75Ø))

	)

126 
	#ST_TSENSE_CAL1_30C
 
	`MMIO16
((
INFO_BASE
 + 0x75a8))

	)

127 
	#ST_TSENSE_CAL2_110C
 
	`MMIO16
((
INFO_BASE
 + 0x75ˇ))

	)

	@lib/libopencm3/include/libopencm3/stm32/l4/pwr.h

40 #i‚de‡
LIBOPENCM3_PWR_H


41 
	#LIBOPENCM3_PWR_H


	)

47 
	#PWR_CR1
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x00)

	)

48 
	#PWR_CR2
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x04)

	)

49 
	#PWR_CR3
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x08)

	)

50 
	#PWR_CR4
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x0C)

	)

51 
	#PWR_SR1
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x10)

	)

52 
	#PWR_SR2
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x14)

	)

53 
	#PWR_SCR
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x18)

	)

55 
	#PWR_PORT_A
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x20)

	)

56 
	#PWR_PORT_B
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x28)

	)

57 
	#PWR_PORT_C
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x30)

	)

58 
	#PWR_PORT_D
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x38)

	)

59 
	#PWR_PORT_E
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x40)

	)

60 
	#PWR_PORT_F
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x48)

	)

61 
	#PWR_PORT_G
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x50)

	)

62 
	#PWR_PORT_H
 
	`MMIO32
(
POWER_CONTROL_BASE
 + 0x58)

	)

64 
	#PWR_PUCR
(
pwr_p‹t
Ë
	`MMIO32
(’wr_p‹tË+ 0x00)

	)

65 
	#PWR_PDCR
(
pwr_p‹t
Ë
	`MMIO32
(’wr_p‹tË+ 0x04)

	)

69 
	#PWR_CR1_LPR
 (1 << 14)

	)

71 
	#PWR_CR1_VOS_SHIFT
 9

	)

72 
	#PWR_CR1_VOS_MASK
 0x3

	)

73 
	#PWR_CR1_VOS_RANGE_1
 1

	)

74 
	#PWR_CR1_VOS_RANGE_2
 2

	)

76 
	#PWR_CR1_DBP
 (1 << 8)

	)

78 
	#PWR_CR1_LPMS_SHIFT
 0

	)

79 
	#PWR_CR1_LPMS_MASK
 0x07

	)

80 
	#PWR_CR1_LPMS_STOP_0
 0

	)

81 
	#PWR_CR1_LPMS_STOP_1
 1

	)

82 
	#PWR_CR1_LPMS_STOP_2
 2

	)

83 
	#PWR_CR1_LPMS_STANDBY
 3

	)

84 
	#PWR_CR1_LPMS_SHUTDOWN
 4

	)

88 
	#PWR_CR2_USV
 (1 << 10)

	)

89 
	#PWR_CR2_IOSV
 (1 << 9)

	)

90 
	#PWR_CR2_PVME4
 (1 << 7)

	)

91 
	#PWR_CR2_PVME3
 (1 << 6)

	)

92 
	#PWR_CR2_PVME2
 (1 << 5)

	)

93 
	#PWR_CR2_PVME1
 (1 << 4)

	)

95 
	#PWR_CR2_PLS_SHIFT
 1

	)

96 
	#PWR_CR2_PLS_MASK
 0x07

	)

100 
	#PWR_CR2_PLS_2V0
 0x00

	)

101 
	#PWR_CR2_PLS_2V2
 0x01

	)

102 
	#PWR_CR2_PLS_2V4
 0x02

	)

103 
	#PWR_CR2_PLS_2V5
 0x03

	)

104 
	#PWR_CR2_PLS_2V6
 0x04

	)

105 
	#PWR_CR2_PLS_2V8
 0x05

	)

106 
	#PWR_CR2_PLS_2V9
 0x06

	)

107 
	#PWR_CR2_PLS_PVD_IN
 0x07

	)

110 
	#PWR_CR2_PVDE
 (1 << 0)

	)

114 
	#PWR_CR3_EIWUL
 (1 << 15)

	)

115 
	#PWR_CR3_APC
 (1 << 10)

	)

116 
	#PWR_CR3_RRS
 (1 << 8)

	)

117 
	#PWR_CR3_EWUP5
 (1 << 4)

	)

118 
	#PWR_CR3_EWUP4
 (1 << 3)

	)

119 
	#PWR_CR3_EWUP3
 (1 << 2)

	)

120 
	#PWR_CR3_EWUP2
 (1 << 1)

	)

121 
	#PWR_CR3_EWUP1
 (1 << 0)

	)

125 
	#PWR_CR4_VBRS
 (1 << 9)

	)

126 
	#PWR_CR4_VBE
 (1 << 8)

	)

127 
	#PWR_CR4_WP5
 (1 << 4)

	)

128 
	#PWR_CR4_WP4
 (1 << 3)

	)

129 
	#PWR_CR4_WP3
 (1 << 2)

	)

130 
	#PWR_CR4_WP2
 (1 << 1)

	)

131 
	#PWR_CR4_WP1
 (1 << 0)

	)

135 
	#PWR_SR1_WUFI
 (1 << 15)

	)

136 
	#PWR_SR1_SBF
 (1 << 8)

	)

137 
	#PWR_SR1_WUF5
 (1 << 4)

	)

138 
	#PWR_SR1_WUF4
 (1 << 3)

	)

139 
	#PWR_SR1_WUF3
 (1 << 2)

	)

140 
	#PWR_SR1_WUF2
 (1 << 1)

	)

141 
	#PWR_SR1_WUF1
 (1 << 0)

	)

145 
	#PWR_SR2_PVMO4
 (1 << 15)

	)

146 
	#PWR_SR2_PVMO3
 (1 << 14)

	)

147 
	#PWR_SR2_PVMO2
 (1 << 13)

	)

148 
	#PWR_SR2_PVMO1
 (1 << 12)

	)

149 
	#PWR_SR2_PVDO
 (1 << 11)

	)

150 
	#PWR_SR2_VOSF
 (1 << 10)

	)

151 
	#PWR_SR2_REGLPF
 (1 << 9)

	)

152 
	#PWR_SR2_REGLPS
 (1 << 8)

	)

156 
	#PWR_SCR_CSBF
 (1 << 8)

	)

157 
	#PWR_SCR_CWUF5
 (1 << 4)

	)

158 
	#PWR_SCR_CWUF4
 (1 << 3)

	)

159 
	#PWR_SCR_CWUF3
 (1 << 2)

	)

160 
	#PWR_SCR_CWUF2
 (1 << 1)

	)

161 
	#PWR_SCR_CWUF1
 (1 << 0)

	)

165 
	epwr_vos_sˇÀ
 {

166 
	mPWR_SCALE1
,

167 
	mPWR_SCALE2
,

170 
BEGIN_DECLS


172 
pwr_£t_vos_sˇÀ
(
pwr_vos_sˇÀ
 
sˇÀ
);

173 
pwr_dißbÀ_backup_domaö_wrôe_¥Ÿe˘
();

174 
pwr_íabÀ_backup_domaö_wrôe_¥Ÿe˘
();

176 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/l4/rcc.h

39 #i‚de‡
LIBOPENCM3_RCC_H


40 
	#LIBOPENCM3_RCC_H


	)

44 
	#RCC_CR
 
	`MMIO32
(
RCC_BASE
 + 0x00)

	)

45 
	#RCC_ICSCR
 
	`MMIO32
(
RCC_BASE
 + 0x04)

	)

46 
	#RCC_CFGR
 
	`MMIO32
(
RCC_BASE
 + 0x08)

	)

47 
	#RCC_PLLCFGR
 
	`MMIO32
(
RCC_BASE
 + 0x0c)

	)

48 
	#RCC_PLLSAI1_CFGR
 
	`MMIO32
(
RCC_BASE
 + 0x10)

	)

49 
	#RCC_PLLSAI2_CFGR
 
	`MMIO32
(
RCC_BASE
 + 0x14)

	)

50 
	#RCC_CIER
 
	`MMIO32
(
RCC_BASE
 + 0x18)

	)

51 
	#RCC_CIFR
 
	`MMIO32
(
RCC_BASE
 + 0x1c)

	)

52 
	#RCC_CICR
 
	`MMIO32
(
RCC_BASE
 + 0x20)

	)

53 
	#RCC_AHB1RSTR_OFFSET
 0x28

	)

54 
	#RCC_AHB1RSTR
 
	`MMIO32
(
RCC_BASE
 + 
RCC_AHB1RSTR_OFFSET
)

	)

55 
	#RCC_AHB2RSTR_OFFSET
 0x2c

	)

56 
	#RCC_AHB2RSTR
 
	`MMIO32
(
RCC_BASE
 + 
RCC_AHB2RSTR_OFFSET
)

	)

57 
	#RCC_AHB3RSTR_OFFSET
 0x30

	)

58 
	#RCC_AHB3RSTR
 
	`MMIO32
(
RCC_BASE
 + 
RCC_AHB3RSTR_OFFSET
)

	)

59 
	#RCC_APB1RSTR1_OFFSET
 0x38

	)

60 
	#RCC_APB1RSTR1
 
	`MMIO32
(
RCC_BASE
 + 
RCC_APB1RSTR1_OFFSET
)

	)

61 
	#RCC_APB1RSTR2_OFFSET
 0x3c

	)

62 
	#RCC_APB1RSTR2
 
	`MMIO32
(
RCC_BASE
 + 
RCC_APB1RSTR2_OFFSET
)

	)

63 
	#RCC_APB2RSTR_OFFSET
 0x40

	)

64 
	#RCC_APB2RSTR
 
	`MMIO32
(
RCC_BASE
 + 
RCC_APB2RSTR_OFFSET
)

	)

65 
	#RCC_AHB1ENR_OFFSET
 0x48

	)

66 
	#RCC_AHB1ENR
 
	`MMIO32
(
RCC_BASE
 + 
RCC_AHB1ENR_OFFSET
)

	)

67 
	#RCC_AHB2ENR_OFFSET
 0x4c

	)

68 
	#RCC_AHB2ENR
 
	`MMIO32
(
RCC_BASE
 + 
RCC_AHB2ENR_OFFSET
)

	)

69 
	#RCC_AHB3ENR_OFFSET
 0x50

	)

70 
	#RCC_AHB3ENR
 
	`MMIO32
(
RCC_BASE
 + 
RCC_AHB3ENR_OFFSET
)

	)

71 
	#RCC_APB1ENR1_OFFSET
 0x58

	)

72 
	#RCC_APB1ENR1
 
	`MMIO32
(
RCC_BASE
 + 
RCC_APB1ENR1_OFFSET
)

	)

73 
	#RCC_APB1ENR2_OFFSET
 0x5c

	)

74 
	#RCC_APB1ENR2
 
	`MMIO32
(
RCC_BASE
 + 
RCC_APB1ENR2_OFFSET
)

	)

75 
	#RCC_APB2ENR_OFFSET
 0x60

	)

76 
	#RCC_APB2ENR
 
	`MMIO32
(
RCC_BASE
 + 
RCC_APB2ENR_OFFSET
)

	)

77 
	#RCC_AHB1SMENR_OFFSET
 0x68

	)

78 
	#RCC_AHB1SMENR
 
	`MMIO32
(
RCC_BASE
 + 
RCC_AHB1SMENR_OFFSET
)

	)

79 
	#RCC_AHB2SMENR_OFFSET
 0x6c

	)

80 
	#RCC_AHB2SMENR
 
	`MMIO32
(
RCC_BASE
 + 
RCC_AHB2SMENR_OFFSET
)

	)

81 
	#RCC_AHB3SMENR_OFFSET
 0x70

	)

82 
	#RCC_AHB3SMENR
 
	`MMIO32
(
RCC_BASE
 + 
RCC_AHB3SMENR_OFFSET
)

	)

83 
	#RCC_APB1SMENR1_OFFSET
 0x78

	)

84 
	#RCC_APB1SMENR1
 
	`MMIO32
(
RCC_BASE
 + 
RCC_APB1SMENR1_OFFSET
)

	)

85 
	#RCC_APB1SMENR2_OFFSET
 0x7c

	)

86 
	#RCC_APB1SMENR2
 
	`MMIO32
(
RCC_BASE
 + 
RCC_APB1SMENR2_OFFSET
)

	)

87 
	#RCC_APB2SMENR_OFFSET
 0x80

	)

88 
	#RCC_APB2SMENR
 
	`MMIO32
(
RCC_BASE
 + 
RCC_APB2SMENR_OFFSET
)

	)

89 
	#RCC_CCIPR
 
	`MMIO32
(
RCC_BASE
 + 0x88)

	)

90 
	#RCC_BDCR
 
	`MMIO32
(
RCC_BASE
 + 0x90)

	)

91 
	#RCC_CSR
 
	`MMIO32
(
RCC_BASE
 + 0x94)

	)

92 
	#RCC_CRRCR
 
	`MMIO32
(
RCC_BASE
 + 0x98)

	)

96 
	#RCC_CR_PLLSAI2RDY
 (1 << 29)

	)

97 
	#RCC_CR_PLLSAI2ON
 (1 << 28)

	)

98 
	#RCC_CR_PLLSAI1RDY
 (1 << 27)

	)

99 
	#RCC_CR_PLLSAI1ON
 (1 << 26)

	)

100 
	#RCC_CR_PLLRDY
 (1 << 25)

	)

101 
	#RCC_CR_PLLON
 (1 << 24)

	)

102 
	#RCC_CR_CSSON
 (1 << 19)

	)

103 
	#RCC_CR_HSEBYP
 (1 << 18)

	)

104 
	#RCC_CR_HSERDY
 (1 << 17)

	)

105 
	#RCC_CR_HSEON
 (1 << 16)

	)

106 
	#RCC_CR_HSIASFS
 (1 << 11)

	)

107 
	#RCC_CR_HSIRDY
 (1 << 10)

	)

108 
	#RCC_CR_HSIKERON
 (1 << 9)

	)

109 
	#RCC_CR_HSION
 (1 << 8)

	)

117 
	#RCC_CR_MSIRANGE_SHIFT
 4

	)

118 
	#RCC_CR_MSIRANGE_MASK
 0xf

	)

119 
	#RCC_CR_MSIRANGE_100KHZ
 0

	)

120 
	#RCC_CR_MSIRANGE_200KHZ
 1

	)

121 
	#RCC_CR_MSIRANGE_400KHZ
 2

	)

122 
	#RCC_CR_MSIRANGE_800KHZ
 3

	)

123 
	#RCC_CR_MSIRANGE_1MHZ
 4

	)

124 
	#RCC_CR_MSIRANGE_2MHZ
 5

	)

125 
	#RCC_CR_MSIRANGE_4MHZ
 6

	)

126 
	#RCC_CR_MSIRANGE_8MHZ
 7

	)

127 
	#RCC_CR_MSIRANGE_16MHZ
 8

	)

128 
	#RCC_CR_MSIRANGE_24MHZ
 9

	)

129 
	#RCC_CR_MSIRANGE_32MHZ
 10

	)

130 
	#RCC_CR_MSIRANGE_48MHZ
 11

	)

132 
	#RCC_CR_MSIRGSEL
 (1 << 3)

	)

133 
	#RCC_CR_MSIPLLEN
 (1 << 2)

	)

134 
	#RCC_CR_MSIRDY
 (1 << 1)

	)

135 
	#RCC_CR_MSION
 (1 << 0)

	)

139 
	#RCC_CRRCR_HSI48ON
 (1 << 0)

	)

140 
	#RCC_CRRCR_HSI48RDY
 (1 << 1)

	)

144 
	#RCC_ICSCR_HSITRIM_SHIFT
 24

	)

145 
	#RCC_ICSCR_HSITRIM_MASK
 0x1f

	)

146 
	#RCC_ICSCR_HSICAL_SHIFT
 16

	)

147 
	#RCC_ICSCR_HSICAL_MASK
 0xff

	)

149 
	#RCC_ICSCR_MSITRIM_SHIFT
 8

	)

150 
	#RCC_ICSCR_MSITRIM_MASK
 0xff

	)

151 
	#RCC_ICSCR_MSICAL_SHIFT
 0

	)

152 
	#RCC_ICSCR_MSICAL_MASK
 0xff

	)

157 
	#RCC_CFGR_MCOPRE_DIV1
 0

	)

158 
	#RCC_CFGR_MCOPRE_DIV2
 1

	)

159 
	#RCC_CFGR_MCOPRE_DIV4
 2

	)

160 
	#RCC_CFGR_MCOPRE_DIV8
 3

	)

161 
	#RCC_CFGR_MCOPRE_DIV16
 4

	)

162 
	#RCC_CFGR_MCOPRE_SHIFT
 28

	)

163 
	#RCC_CFGR_MCOPRE_MASK
 0x7

	)

166 
	#RCC_CFGR_MCO_NOCLK
 0x0

	)

167 
	#RCC_CFGR_MCO_SYSCLK
 0x1

	)

168 
	#RCC_CFGR_MCO_MSI
 0x2

	)

169 
	#RCC_CFGR_MCO_HSI16
 0x3

	)

170 
	#RCC_CFGR_MCO_HSE
 0x4

	)

171 
	#RCC_CFGR_MCO_PLL
 0x5

	)

172 
	#RCC_CFGR_MCO_LSI
 0x6

	)

173 
	#RCC_CFGR_MCO_LSE
 0x7

	)

174 
	#RCC_CFGR_MCO_HSI48
 0x8

	)

175 
	#RCC_CFGR_MCO_SHIFT
 24

	)

176 
	#RCC_CFGR_MCO_MASK
 0xf

	)

179 
	#RCC_CFGR_STOPWUCK_MSI
 (0 << 15)

	)

180 
	#RCC_CFGR_STOPWUCK_HSI16
 (1 << 15)

	)

183 
	#RCC_CFGR_PPRE2_NODIV
 0x0

	)

184 
	#RCC_CFGR_PPRE2_DIV2
 0x4

	)

185 
	#RCC_CFGR_PPRE2_DIV4
 0x5

	)

186 
	#RCC_CFGR_PPRE2_DIV8
 0x6

	)

187 
	#RCC_CFGR_PPRE2_DIV16
 0x7

	)

188 
	#RCC_CFGR_PPRE2_MASK
 0x7

	)

189 
	#RCC_CFGR_PPRE2_SHIFT
 11

	)

192 
	#RCC_CFGR_PPRE1_NODIV
 0x0

	)

193 
	#RCC_CFGR_PPRE1_DIV2
 0x4

	)

194 
	#RCC_CFGR_PPRE1_DIV4
 0x5

	)

195 
	#RCC_CFGR_PPRE1_DIV8
 0x6

	)

196 
	#RCC_CFGR_PPRE1_DIV16
 0x7

	)

197 
	#RCC_CFGR_PPRE1_MASK
 0x7

	)

198 
	#RCC_CFGR_PPRE1_SHIFT
 8

	)

201 
	#RCC_CFGR_HPRE_NODIV
 0x0

	)

202 
	#RCC_CFGR_HPRE_DIV2
 0x8

	)

203 
	#RCC_CFGR_HPRE_DIV4
 0x9

	)

204 
	#RCC_CFGR_HPRE_DIV8
 0xa

	)

205 
	#RCC_CFGR_HPRE_DIV16
 0xb

	)

206 
	#RCC_CFGR_HPRE_DIV64
 0xc

	)

207 
	#RCC_CFGR_HPRE_DIV128
 0xd

	)

208 
	#RCC_CFGR_HPRE_DIV256
 0xe

	)

209 
	#RCC_CFGR_HPRE_DIV512
 0xf

	)

210 
	#RCC_CFGR_HPRE_MASK
 0xf

	)

211 
	#RCC_CFGR_HPRE_SHIFT
 4

	)

214 
	#RCC_CFGR_SWS_MSI
 0x0

	)

215 
	#RCC_CFGR_SWS_HSI16
 0x1

	)

216 
	#RCC_CFGR_SWS_HSE
 0x2

	)

217 
	#RCC_CFGR_SWS_PLL
 0x3

	)

218 
	#RCC_CFGR_SWS_MASK
 0x3

	)

219 
	#RCC_CFGR_SWS_SHIFT
 2

	)

222 
	#RCC_CFGR_SW_MSI
 0x0

	)

223 
	#RCC_CFGR_SW_HSI16
 0x1

	)

224 
	#RCC_CFGR_SW_HSE
 0x2

	)

225 
	#RCC_CFGR_SW_PLL
 0x3

	)

226 
	#RCC_CFGR_SW_MASK
 0x3

	)

227 
	#RCC_CFGR_SW_SHIFT
 0

	)

230 
	#RCC_PLLCFGR_PLLR_SHIFT
 25

	)

231 
	#RCC_PLLCFGR_PLLR_MASK
 0x3

	)

232 
	#RCC_PLLCFGR_PLLR_DIV2
 0

	)

233 
	#RCC_PLLCFGR_PLLR_DIV4
 1

	)

234 
	#RCC_PLLCFGR_PLLR_DIV6
 2

	)

235 
	#RCC_PLLCFGR_PLLR_DIV8
 3

	)

236 
	#RCC_PLLCFGR_PLLREN
 (1<<24)

	)

238 
	#RCC_PLLCFGR_PLLQ_SHIFT
 21

	)

239 
	#RCC_PLLCFGR_PLLQ_MASK
 0x3

	)

240 
	#RCC_PLLCFGR_PLLQ_DIV2
 0

	)

241 
	#RCC_PLLCFGR_PLLQ_DIV4
 1

	)

242 
	#RCC_PLLCFGR_PLLQ_DIV6
 2

	)

243 
	#RCC_PLLCFGR_PLLQ_DIV8
 3

	)

244 
	#RCC_PLLCFGR_PLLQEN
 (1 << 20)

	)

247 
	#RCC_PLLCFGR_PLLP
 (1 << 17)

	)

248 
	#RCC_PLLCFGR_PLLP_DIV7
 0

	)

249 
	#RCC_PLLCFGR_PLLP_DIV17
 
RCC_PLLCFGR_PLLP


	)

250 
	#RCC_PLLPEN
 (1 << 16)

	)

256 
	#RCC_PLLCFGR_PLLN_SHIFT
 0x8

	)

257 
	#RCC_PLLCFGR_PLLN_MASK
 0x7f

	)

264 
	#RCC_PLLCFGR_PLLM_SHIFT
 0x4

	)

265 
	#RCC_PLLCFGR_PLLM_MASK
 0x7

	)

266 
	#RCC_PLLCFGR_PLLM
(
x
Ë((x)-1)

	)

269 
	#RCC_PLLCFGR_PLLSRC_SHIFT
 0

	)

270 
	#RCC_PLLCFGR_PLLSRC_MASK
 0x3

	)

271 
	#RCC_PLLCFGR_PLLSRC_NONE
 0

	)

272 
	#RCC_PLLCFGR_PLLSRC_MSI
 1

	)

273 
	#RCC_PLLCFGR_PLLSRC_HSI16
 2

	)

274 
	#RCC_PLLCFGR_PLLSRC_HSE
 3

	)

283 
	#RCC_CIER_HSI48RDYIE
 (1 << 10)

	)

284 
	#RCC_CIER_LSE_CSSIE
 (1 << 9)

	)

286 
	#RCC_CIER_PLLSAI2RDYIE
 (1 << 7)

	)

287 
	#RCC_CIER_PLLSAI1RDYIE
 (1 << 6)

	)

288 
	#RCC_CIER_PLLRDYIE
 (1 << 5)

	)

289 
	#RCC_CIER_HSERDYIE
 (1 << 4)

	)

290 
	#RCC_CIER_HSIRDYIE
 (1 << 3)

	)

291 
	#RCC_CIER_MSIRDYIE
 (1 << 2)

	)

292 
	#RCC_CIER_LSERDYIE
 (1 << 1)

	)

293 
	#RCC_CIER_LSIRDYIE
 (1 << 0)

	)

297 
	#RCC_CIFR_HSI48RDYF
 (1 << 10)

	)

298 
	#RCC_CIFR_LSECSSF
 (1 << 9)

	)

299 
	#RCC_CIFR_CSSF
 (1 << 8)

	)

300 
	#RCC_CIFR_PLLSAI2RDYF
 (1 << 7)

	)

301 
	#RCC_CIFR_PLLSAI1RDYF
 (1 << 6)

	)

302 
	#RCC_CIFR_PLLRDYF
 (1 << 5)

	)

303 
	#RCC_CIFR_HSERDYF
 (1 << 4)

	)

304 
	#RCC_CIFR_HSIRDYF
 (1 << 3)

	)

305 
	#RCC_CIFR_MSIRDYF
 (1 << 2)

	)

306 
	#RCC_CIFR_LSERDYF
 (1 << 1)

	)

307 
	#RCC_CIFR_LSIRDYF
 (1 << 0)

	)

311 
	#RCC_CICR_HSI48RDYC
 (1 << 10)

	)

312 
	#RCC_CICR_LSECSSC
 (1 << 9)

	)

313 
	#RCC_CICR_CSSC
 (1 << 8)

	)

314 
	#RCC_CICR_PLLSAI2RDYC
 (1 << 7)

	)

315 
	#RCC_CICR_PLLSAI1RDYC
 (1 << 6)

	)

316 
	#RCC_CICR_PLLRDYC
 (1 << 5)

	)

317 
	#RCC_CICR_HSERDYC
 (1 << 4)

	)

318 
	#RCC_CICR_HSIRDYC
 (1 << 3)

	)

319 
	#RCC_CICR_MSIRDYC
 (1 << 2)

	)

320 
	#RCC_CICR_LSERDYC
 (1 << 1)

	)

321 
	#RCC_CICR_LSIRDYC
 (1 << 0)

	)

327 
	#RCC_AHB1RSTR_TSCRST
 (1 << 16)

	)

328 
	#RCC_AHB1RSTR_CRCRST
 (1 << 12)

	)

329 
	#RCC_AHB1RSTR_FLASHRST
 (1 << 8)

	)

330 
	#RCC_AHB1RSTR_DMA2RST
 (1 << 1)

	)

331 
	#RCC_AHB1RSTR_DMA1RST
 (1 << 0)

	)

336 
	#RCC_AHB2RSTR_RNGRST
 (1 << 18)

	)

337 
	#RCC_AHB2RSTR_AESRST
 (1 << 16)

	)

338 
	#RCC_AHB2RSTR_ADCRST
 (1 << 13)

	)

339 
	#RCC_AHB2RSTR_OTGFSRST
 (1 << 12)

	)

340 
	#RCC_AHB2RSTR_GPIOHRST
 (1 << 7)

	)

341 
	#RCC_AHB2RSTR_GPIOGRST
 (1 << 6)

	)

342 
	#RCC_AHB2RSTR_GPIOFRST
 (1 << 5)

	)

343 
	#RCC_AHB2RSTR_GPIOERST
 (1 << 4)

	)

344 
	#RCC_AHB2RSTR_GPIODRST
 (1 << 3)

	)

345 
	#RCC_AHB2RSTR_GPIOCRST
 (1 << 2)

	)

346 
	#RCC_AHB2RSTR_GPIOBRST
 (1 << 1)

	)

347 
	#RCC_AHB2RSTR_GPIOARST
 (1 << 0)

	)

353 
	#RCC_AHB3RSTR_QSPIRST
 (1 << 8)

	)

354 
	#RCC_AHB3RSTR_FMCRST
 (1 << 0)

	)

362 
	#RCC_APB1RSTR1_LPTIM1RST
 (1 << 31)

	)

363 
	#RCC_APB1RSTR1_OPAMPRST
 (1 << 30)

	)

364 
	#RCC_APB1RSTR1_DAC1RST
 (1 << 29)

	)

365 
	#RCC_APB1RSTR1_PWRRST
 (1 << 28)

	)

366 
	#RCC_APB1RSTR1_CAN1RST
 (1 << 25)

	)

367 
	#RCC_APB1RSTR1_I2C3RST
 (1 << 23)

	)

368 
	#RCC_APB1RSTR1_I2C2RST
 (1 << 22)

	)

369 
	#RCC_APB1RSTR1_I2C1RST
 (1 << 21)

	)

370 
	#RCC_APB1RSTR1_UART5RST
 (1 << 20)

	)

371 
	#RCC_APB1RSTR1_UART4RST
 (1 << 19)

	)

372 
	#RCC_APB1RSTR1_USART3RST
 (1 << 18)

	)

373 
	#RCC_APB1RSTR1_USART2RST
 (1 << 17)

	)

374 
	#RCC_APB1RSTR1_SPI3RST
 (1 << 15)

	)

375 
	#RCC_APB1RSTR1_SPI2RST
 (1 << 14)

	)

376 
	#RCC_APB1RSTR1_LCDRST
 (1 << 9)

	)

377 
	#RCC_APB1RSTR1_TIM7RST
 (1 << 5)

	)

378 
	#RCC_APB1RSTR1_TIM6RST
 (1 << 4)

	)

379 
	#RCC_APB1RSTR1_TIM5RST
 (1 << 3)

	)

380 
	#RCC_APB1RSTR1_TIM4RST
 (1 << 2)

	)

381 
	#RCC_APB1RSTR1_TIM3RST
 (1 << 1)

	)

382 
	#RCC_APB1RSTR1_TIM2RST
 (1 << 0)

	)

387 
	#RCC_APB1RSTR2_LPTIM2RST
 (1 << 5)

	)

388 
	#RCC_APB1RSTR2_SWPMI1RST
 (1 << 2)

	)

389 
	#RCC_APB1RSTR2_LPUART1RST
 (1 << 0)

	)

395 
	#RCC_APB2RSTR_DFSDMRST
 (1 << 24)

	)

396 
	#RCC_APB2RSTR_SAI2RST
 (1 << 22)

	)

397 
	#RCC_APB2RSTR_SAI1RST
 (1 << 21)

	)

398 
	#RCC_APB2RSTR_TIM17RST
 (1 << 18)

	)

399 
	#RCC_APB2RSTR_TIM16RST
 (1 << 17)

	)

400 
	#RCC_APB2RSTR_TIM15RST
 (1 << 16)

	)

401 
	#RCC_APB2RSTR_USART1RST
 (1 << 14)

	)

402 
	#RCC_APB2RSTR_TIM8RST
 (1 << 13)

	)

403 
	#RCC_APB2RSTR_SPI1RST
 (1 << 12)

	)

404 
	#RCC_APB2RSTR_TIM1RST
 (1 << 11)

	)

405 
	#RCC_APB2RSTR_SDMMC1RST
 (1 << 10)

	)

407 
	#RCC_APB2RSTR_SYSCFGRST
 (1 << 0)

	)

418 
	#RCC_AHB1ENR_TSCEN
 (1 << 16)

	)

419 
	#RCC_AHB1ENR_CRCEN
 (1 << 12)

	)

420 
	#RCC_AHB1ENR_FLASHEN
 (1 << 8)

	)

421 
	#RCC_AHB1ENR_DMA2EN
 (1 << 1)

	)

422 
	#RCC_AHB1ENR_DMA1EN
 (1 << 0)

	)

431 
	#RCC_AHB2ENR_RNGEN
 (1 << 18)

	)

432 
	#RCC_AHB2ENR_AESEN
 (1 << 16)

	)

433 
	#RCC_AHB2ENR_ADCEN
 (1 << 13)

	)

434 
	#RCC_AHB2ENR_OTGFSEN
 (1 << 12)

	)

435 
	#RCC_AHB2ENR_GPIOHEN
 (1 << 7)

	)

436 
	#RCC_AHB2ENR_GPIOGEN
 (1 << 6)

	)

437 
	#RCC_AHB2ENR_GPIOFEN
 (1 << 5)

	)

438 
	#RCC_AHB2ENR_GPIOEEN
 (1 << 4)

	)

439 
	#RCC_AHB2ENR_GPIODEN
 (1 << 3)

	)

440 
	#RCC_AHB2ENR_GPIOCEN
 (1 << 2)

	)

441 
	#RCC_AHB2ENR_GPIOBEN
 (1 << 1)

	)

442 
	#RCC_AHB2ENR_GPIOAEN
 (1 << 0)

	)

451 
	#RCC_AHB3ENR_QSPIEN
 (1 << 8)

	)

452 
	#RCC_AHB3ENR_FMCEN
 (1 << 0)

	)

465 
	#RCC_APB1ENR1_LPTIM1EN
 (1 << 31)

	)

466 
	#RCC_APB1ENR1_OPAMPEN
 (1 << 30)

	)

467 
	#RCC_APB1ENR1_DAC1EN
 (1 << 29)

	)

468 
	#RCC_APB1ENR1_PWREN
 (1 << 28)

	)

469 
	#RCC_APB1ENR1_CAN1EN
 (1 << 25)

	)

470 
	#RCC_APB1ENR1_I2C3EN
 (1 << 23)

	)

471 
	#RCC_APB1ENR1_I2C2EN
 (1 << 22)

	)

472 
	#RCC_APB1ENR1_I2C1EN
 (1 << 21)

	)

473 
	#RCC_APB1ENR1_UART5EN
 (1 << 20)

	)

474 
	#RCC_APB1ENR1_UART4EN
 (1 << 19)

	)

475 
	#RCC_APB1ENR1_USART3EN
 (1 << 18)

	)

476 
	#RCC_APB1ENR1_USART2EN
 (1 << 17)

	)

477 
	#RCC_APB1ENR1_SPI3EN
 (1 << 15)

	)

478 
	#RCC_APB1ENR1_SPI2EN
 (1 << 14)

	)

479 
	#RCC_APB1ENR1_LCDEN
 (1 << 9)

	)

480 
	#RCC_APB1ENR1_TIM7EN
 (1 << 5)

	)

481 
	#RCC_APB1ENR1_TIM6EN
 (1 << 4)

	)

482 
	#RCC_APB1ENR1_TIM5EN
 (1 << 3)

	)

483 
	#RCC_APB1ENR1_TIM4EN
 (1 << 2)

	)

484 
	#RCC_APB1ENR1_TIM3EN
 (1 << 1)

	)

485 
	#RCC_APB1ENR1_TIM2EN
 (1 << 0)

	)

494 
	#RCC_APB1ENR2_LPTIM2EN
 (1 << 5)

	)

495 
	#RCC_APB1ENR2_SWPMI1EN
 (1 << 2)

	)

496 
	#RCC_APB1ENR2_LPUART1EN
 (1 << 0)

	)

506 
	#RCC_APB2ENR_DFSDMEN
 (1 << 24)

	)

507 
	#RCC_APB2ENR_SAI2EN
 (1 << 22)

	)

508 
	#RCC_APB2ENR_SAI1EN
 (1 << 21)

	)

509 
	#RCC_APB2ENR_TIM17EN
 (1 << 18)

	)

510 
	#RCC_APB2ENR_TIM16EN
 (1 << 17)

	)

511 
	#RCC_APB2ENR_TIM15EN
 (1 << 16)

	)

512 
	#RCC_APB2ENR_USART1EN
 (1 << 14)

	)

513 
	#RCC_APB2ENR_TIM8EN
 (1 << 13)

	)

514 
	#RCC_APB2ENR_SPI1EN
 (1 << 12)

	)

515 
	#RCC_APB2ENR_TIM1EN
 (1 << 11)

	)

516 
	#RCC_APB2ENR_SDMMC1EN
 (1 << 10)

	)

517 
	#RCC_APB2ENR_FWEN
 (1 << 7)

	)

518 
	#RCC_APB2ENR_SYSCFGEN
 (1 << 0)

	)

523 
	#RCC_AHB1SMENR_TSCSMEN
 (1 << 16)

	)

524 
	#RCC_AHB1SMENR_CRCSMEN
 (1 << 12)

	)

525 
	#RCC_AHB1SMENR_SRAM1SMEN
 (1 << 9)

	)

526 
	#RCC_AHB1SMENR_FLASHSMEN
 (1 << 8)

	)

527 
	#RCC_AHB1SMENR_DMA2SMEN
 (1 << 1)

	)

528 
	#RCC_AHB1SMENR_DMA1SMEN
 (1 << 0)

	)

532 
	#RCC_AHB2SMENR_RNGSMEN
 (1 << 18)

	)

533 
	#RCC_AHB2SMENR_AESSMEN
 (1 << 16)

	)

534 
	#RCC_AHB2SMENR_ADCSMEN
 (1 << 13)

	)

535 
	#RCC_AHB2SMENR_OTGFSSMEN
 (1 << 12)

	)

536 
	#RCC_AHB2SMENR_SRAM2SMEN
 (1 << 9)

	)

537 
	#RCC_AHB2SMENR_GPIOHSMEN
 (1 << 7)

	)

538 
	#RCC_AHB2SMENR_GPIOGSMEN
 (1 << 6)

	)

539 
	#RCC_AHB2SMENR_GPIOFSMEN
 (1 << 5)

	)

540 
	#RCC_AHB2SMENR_GPIOESMEN
 (1 << 4)

	)

541 
	#RCC_AHB2SMENR_GPIODSMEN
 (1 << 3)

	)

542 
	#RCC_AHB2SMENR_GPIOCSMEN
 (1 << 2)

	)

543 
	#RCC_AHB2SMENR_GPIOBSMEN
 (1 << 1)

	)

544 
	#RCC_AHB2SMENR_GPIOASMEN
 (1 << 0)

	)

548 
	#RCC_AHB3SMENR_QSPISMEN
 (1 << 8)

	)

549 
	#RCC_AHB3SMENR_FMCSMEN
 (1 << 0)

	)

553 
	#RCC_APB1SMENR1_LPTIM1SMEN
 (1 << 31)

	)

554 
	#RCC_APB1SMENR1_OPAMPSMEN
 (1 << 30)

	)

555 
	#RCC_APB1SMENR1_DAC1SMEN
 (1 << 29)

	)

556 
	#RCC_APB1SMENR1_PWRSMEN
 (1 << 28)

	)

557 
	#RCC_APB1SMENR1_CAN1SMEN
 (1 << 25)

	)

558 
	#RCC_APB1SMENR1_I2C3SMEN
 (1 << 23)

	)

559 
	#RCC_APB1SMENR1_I2C2SMEN
 (1 << 22)

	)

560 
	#RCC_APB1SMENR1_I2C1SMEN
 (1 << 21)

	)

561 
	#RCC_APB1SMENR1_UART5SMEN
 (1 << 20)

	)

562 
	#RCC_APB1SMENR1_UART4SMEN
 (1 << 19)

	)

563 
	#RCC_APB1SMENR1_USART3SMEN
 (1 << 18)

	)

564 
	#RCC_APB1SMENR1_USART2SMEN
 (1 << 17)

	)

565 
	#RCC_APB1SMENR1_SPI3SMEN
 (1 << 15)

	)

566 
	#RCC_APB1SMENR1_SPI2SMEN
 (1 << 14)

	)

567 
	#RCC_APB1SMENR1_WWDGSMEN
 (1 << 11)

	)

568 
	#RCC_APB1SMENR1_LCDSMEN
 (1 << 9)

	)

569 
	#RCC_APB1SMENR1_TIM7SMEN
 (1 << 5)

	)

570 
	#RCC_APB1SMENR1_TIM6SMEN
 (1 << 4)

	)

571 
	#RCC_APB1SMENR1_TIM5SMEN
 (1 << 3)

	)

572 
	#RCC_APB1SMENR1_TIM4SMEN
 (1 << 2)

	)

573 
	#RCC_APB1SMENR1_TIM3SMEN
 (1 << 1)

	)

574 
	#RCC_APB1SMENR1_TIM2SMEN
 (1 << 0)

	)

578 
	#RCC_APB1SMENR2_LPTIM2SMEN
 (1 << 5)

	)

579 
	#RCC_APB1SMENR2_SWPMI1SMEN
 (1 << 2)

	)

580 
	#RCC_APB1SMENR2_LPUART1SMEN
 (1 << 0)

	)

584 
	#RCC_APB2SMENR_DFSDMSMEN
 (1 << 24)

	)

585 
	#RCC_APB2SMENR_SAI2SMEN
 (1 << 22)

	)

586 
	#RCC_APB2SMENR_SAI1SMEN
 (1 << 21)

	)

587 
	#RCC_APB2SMENR_TIM17SMEN
 (1 << 18)

	)

588 
	#RCC_APB2SMENR_TIM16SMEN
 (1 << 17)

	)

589 
	#RCC_APB2SMENR_TIM15SMEN
 (1 << 16)

	)

590 
	#RCC_APB2SMENR_USART1SMEN
 (1 << 14)

	)

591 
	#RCC_APB2SMENR_TIM8SMEN
 (1 << 13)

	)

592 
	#RCC_APB2SMENR_SPI1SMEN
 (1 << 12)

	)

593 
	#RCC_APB2SMENR_TIM1SMEN
 (1 << 11)

	)

594 
	#RCC_APB2SMENR_SDMMC1SMEN
 (1 << 10)

	)

595 
	#RCC_APB2SMENR_SYSCFGSMEN
 (1 << 0)

	)

599 
	#RCC_CCIPR_DFSDMSEL
 (1 << 31)

	)

600 
	#RCC_CCIPR_SWPMI1SEL
 (1 << 30)

	)

602 
	#RCC_CCIPR_ADCSEL_NONE
 0

	)

603 
	#RCC_CCIPR_ADCSEL_PLLSAI1R
 1

	)

604 
	#RCC_CCIPR_ADCSEL_PLLSAI2R
 2

	)

605 
	#RCC_CCIPR_ADCSEL_SYS
 3

	)

606 
	#RCC_CCIPR_ADCSEL_MASK
 0x3

	)

607 
	#RCC_CCIPR_ADCSEL_SHIFT
 28

	)

609 
	#RCC_CCIPR_CLK48SEL_HSI48
 0

	)

610 
	#RCC_CCIPR_CLK48SEL_PLLSAI1Q
 1

	)

611 
	#RCC_CCIPR_CLK48SEL_PLL
 2

	)

612 
	#RCC_CCIPR_CLK48SEL_MSI
 3

	)

613 
	#RCC_CCIPR_CLK48SEL_MASK
 0x3

	)

614 
	#RCC_CCIPR_CLK48SEL_SHIFT
 26

	)

616 
	#RCC_CCIPR_SAIxSEL_PLLSAI1P
 0

	)

617 
	#RCC_CCIPR_SAIxSEL_PLLSAI2P
 1

	)

618 
	#RCC_CCIPR_SAIxSEL_PLL
 2

	)

619 
	#RCC_CCIPR_SAIxSEL_EXT
 3

	)

620 
	#RCC_CCIPR_SAIxSEL_MASK
 0x3

	)

621 
	#RCC_CCIPR_SAI2SEL_SHIFT
 24

	)

622 
	#RCC_CCIPR_SAI1SEL_SHIFT
 22

	)

624 
	#RCC_CCIPR_LPTIMxSEL_APB
 0

	)

625 
	#RCC_CCIPR_LPTIMxSEL_LSI
 1

	)

626 
	#RCC_CCIPR_LPTIMxSEL_HSI16
 2

	)

627 
	#RCC_CCIPR_LPTIMxSEL_LSE
 3

	)

628 
	#RCC_CCIPR_LPTIMxSEL_MASK
 0x3

	)

629 
	#RCC_CCIPR_LPTIM2SEL_SHIFT
 20

	)

630 
	#RCC_CCIPR_LPTIM1SEL_SHIFT
 18

	)

632 
	#RCC_CCIPR_I2CxSEL_APB
 0

	)

633 
	#RCC_CCIPR_I2CxSEL_SYS
 1

	)

634 
	#RCC_CCIPR_I2CxSEL_HSI16
 2

	)

635 
	#RCC_CCIPR_I2CxSEL_MASK
 0x3

	)

636 
	#RCC_CCIPR_I2C3SEL_SHIFT
 16

	)

637 
	#RCC_CCIPR_I2C2SEL_SHIFT
 14

	)

638 
	#RCC_CCIPR_I2C1SEL_SHIFT
 12

	)

640 
	#RCC_CCIPR_LPUART1SEL_APB
 0

	)

641 
	#RCC_CCIPR_LPUART1SEL_SYS
 1

	)

642 
	#RCC_CCIPR_LPUART1SEL_HSI16
 2

	)

643 
	#RCC_CCIPR_LPUART1SEL_LSE
 3

	)

644 
	#RCC_CCIPR_LPUART1SEL_MASK
 0x3

	)

645 
	#RCC_CCIPR_LPUART1SEL_SHIFT
 10

	)

647 
	#RCC_CCIPR_USARTxSEL_APB
 0

	)

648 
	#RCC_CCIPR_USARTxSEL_SYS
 1

	)

649 
	#RCC_CCIPR_USARTxSEL_HSI16
 2

	)

650 
	#RCC_CCIPR_USARTxSEL_LSE
 3

	)

651 
	#RCC_CCIPR_USARTxSEL_MASK
 0x3

	)

652 
	#RCC_CCIPR_UARTxSEL_APB
 
RCC_CCIPR_USARTxSEL_APB


	)

653 
	#RCC_CCIPR_UARTxSEL_SYS
 
RCC_CCIPR_USARTxSEL_SYS


	)

654 
	#RCC_CCIPR_UARTxSEL_HSI16
 
RCC_CCIPR_USARTxSEL_HSI16


	)

655 
	#RCC_CCIPR_UARTxSEL_LSE
 
RCC_CCIPR_USARTxSEL_LSE


	)

656 
	#RCC_CCIPR_UARTxSEL_MASK
 
RCC_CCIPR_USARTxSEL_MASK


	)

657 
	#RCC_CCIPR_UART5SEL_SHIFT
 8

	)

658 
	#RCC_CCIPR_UART4SEL_SHIFT
 6

	)

659 
	#RCC_CCIPR_USART3SEL_SHIFT
 4

	)

660 
	#RCC_CCIPR_USART2SEL_SHIFT
 2

	)

661 
	#RCC_CCIPR_USART1SEL_SHIFT
 0

	)

663 
	#RCC_CCIPR_USART1SEL_APB
 0

	)

664 
	#RCC_CCIPR_USART1SEL_SYS
 1

	)

665 
	#RCC_CCIPR_USART1SEL_HSI16
 2

	)

666 
	#RCC_CCIPR_USART1SEL_LSE
 3

	)

667 
	#RCC_CCIPR_USART1SEL_SHIFT
 0

	)

668 
	#RCC_CCIPR_USART1SEL_MASK
 0x3

	)

672 
	#RCC_BDCR_LSCOSEL
 (1 << 25)

	)

673 
	#RCC_BDCR_LSCOEN
 (1 << 24)

	)

674 
	#RCC_BDCR_BDRST
 (1 << 16)

	)

675 
	#RCC_BDCR_RTCEN
 (1 << 15)

	)

677 
	#RCC_BDCR_RTCSEL_NONE
 0

	)

678 
	#RCC_BDCR_RTCSEL_LSE
 1

	)

679 
	#RCC_BDCR_RTCSEL_LSI
 2

	)

680 
	#RCC_BDCR_RTCSEL_HSEDIV32
 3

	)

681 
	#RCC_BDCR_RTCSEL_SHIFT
 8

	)

682 
	#RCC_BDCR_RTCSEL_MASK
 0x3

	)

684 
	#RCC_BDCR_LSESYSDIS
 (1 << 7)

	)

685 
	#RCC_BDCR_LSECSSD
 (1 << 6)

	)

686 
	#RCC_BDCR_LSECSSON
 (1 << 5)

	)

688 
	#RCC_BDCR_LSEDRV_LOW
 0

	)

689 
	#RCC_BDCR_LSEDRV_MEDLOW
 1

	)

690 
	#RCC_BDCR_LSEDRV_MEDHIGH
 2

	)

691 
	#RCC_BDCR_LSEDRV_HIGH
 3

	)

692 
	#RCC_BDCR_LSEDRV_SHIFT
 3

	)

693 
	#RCC_BDCR_LSEDRV_MASK
 0x3

	)

695 
	#RCC_BDCR_LSEBYP
 (1 << 2)

	)

696 
	#RCC_BDCR_LSERDY
 (1 << 1)

	)

697 
	#RCC_BDCR_LSEON
 (1 << 0)

	)

701 
	#RCC_CSR_LPWRRSTF
 (1 << 31)

	)

702 
	#RCC_CSR_WWDGRSTF
 (1 << 30)

	)

703 
	#RCC_CSR_IWDGRSTF
 (1 << 29)

	)

704 
	#RCC_CSR_SFTRSTF
 (1 << 28)

	)

705 
	#RCC_CSR_BORRSTF
 (1 << 27)

	)

706 
	#RCC_CSR_PINRSTF
 (1 << 26)

	)

707 
	#RCC_CSR_OBLRSTF
 (1 << 25)

	)

708 
	#RCC_CSR_FWRSTF
 (1 << 24)

	)

709 
	#RCC_CSR_RMVF
 (1 << 23)

	)

710 
	#RCC_CSR_RESET_FLAGS
 (
RCC_CSR_LPWRRSTF
 | 
RCC_CSR_WWDGRSTF
 |\

711 
RCC_CSR_IWDGRSTF
 | 
RCC_CSR_SFTRSTF
 | 
RCC_CSR_BORRSTF
 |\

712 
RCC_CSR_PINRSTF
 | 
RCC_CSR_OBLRSTF
 | 
RCC_CSR_FWRSTF
)

	)

719 
	#RCC_CSR_MSIRANGE_MASK
 0xf

	)

720 
	#RCC_CSR_MSIRANGE_SHIFT
 8

	)

721 
	#RCC_CSR_MSIRANGE_1MHZ
 4

	)

722 
	#RCC_CSR_MSIRANGE_2MHZ
 5

	)

723 
	#RCC_CSR_MSIRANGE_4MHZ
 6

	)

724 
	#RCC_CSR_MSIRANGE_8MHZ
 7

	)

727 
	#RCC_CSR_LSIRDY
 (1 << 1)

	)

728 
	#RCC_CSR_LSION
 (1 << 0)

	)

732 
uöt32_t
 
rcc_ahb_‰equícy
;

733 
uöt32_t
 
rcc_≠b1_‰equícy
;

734 
uöt32_t
 
rcc_≠b2_‰equícy
;

740 
	ercc_osc
 {

741 
	mRCC_PLL
, 
	mRCC_HSE
, 
	mRCC_HSI16
, 
	mRCC_MSI
, 
	mRCC_LSE
, 
	mRCC_LSI
, 
	mRCC_HSI48


745 
	#_REG_BIT
(
ba£
, 
bô
Ë(((ba£Ë<< 5Ë+ (bô))

	)

747 
	ercc_≥rùh_˛kí
 {

750 
	mRCC_TSC
 = 
_REG_BIT
(
RCC_AHB1ENR_OFFSET
, 16),

751 
	mRCC_CRC
 = 
_REG_BIT
(
RCC_AHB1ENR_OFFSET
, 12),

752 
	mRCC_FLASH
 = 
_REG_BIT
(
RCC_AHB1ENR_OFFSET
, 8),

753 
	mRCC_DMA2
 = 
_REG_BIT
(
RCC_AHB1ENR_OFFSET
, 1),

754 
	mRCC_DMA1
 = 
_REG_BIT
(
RCC_AHB1ENR_OFFSET
, 0),

757 
	mRCC_RNG
 = 
_REG_BIT
(
RCC_AHB2ENR_OFFSET
, 18),

758 
	mRCC_AES
 = 
_REG_BIT
(
RCC_AHB2ENR_OFFSET
, 16),

759 
	mRCC_ADC
 = 
_REG_BIT
(
RCC_AHB2ENR_OFFSET
, 13),

760 
	mRCC_ADC1
 = 
_REG_BIT
(
RCC_AHB2ENR_OFFSET
, 13),

761 
	mRCC_OTGFS
 = 
_REG_BIT
(
RCC_AHB2ENR_OFFSET
, 12),

762 
	mRCC_GPIOH
 = 
_REG_BIT
(
RCC_AHB2ENR_OFFSET
, 7),

763 
	mRCC_GPIOG
 = 
_REG_BIT
(
RCC_AHB2ENR_OFFSET
, 6),

764 
	mRCC_GPIOF
 = 
_REG_BIT
(
RCC_AHB2ENR_OFFSET
, 5),

765 
	mRCC_GPIOE
 = 
_REG_BIT
(
RCC_AHB2ENR_OFFSET
, 4),

766 
	mRCC_GPIOD
 = 
_REG_BIT
(
RCC_AHB2ENR_OFFSET
, 3),

767 
	mRCC_GPIOC
 = 
_REG_BIT
(
RCC_AHB2ENR_OFFSET
, 2),

768 
	mRCC_GPIOB
 = 
_REG_BIT
(
RCC_AHB2ENR_OFFSET
, 1),

769 
	mRCC_GPIOA
 = 
_REG_BIT
(
RCC_AHB2ENR_OFFSET
, 0),

772 
	mRCC_QSPI
 = 
_REG_BIT
(
RCC_AHB3ENR_OFFSET
, 8),

773 
	mRCC_FMC
 = 
_REG_BIT
(
RCC_AHB3ENR_OFFSET
, 0),

776 
	mRCC_LPTIM1
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 31),

777 
	mRCC_OPAMP
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 30),

778 
	mRCC_DAC1
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 29),

779 
	mRCC_PWR
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 28),

780 
	mRCC_USB
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 26),

781 
	mRCC_CAN1
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 25),

782 
	mRCC_CRS
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 24),

783 
	mRCC_I2C3
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 23),

784 
	mRCC_I2C2
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 22),

785 
	mRCC_I2C1
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 21),

786 
	mRCC_UART5
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 20),

787 
	mRCC_UART4
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 19),

788 
	mRCC_USART3
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 18),

789 
	mRCC_USART2
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 17),

790 
	mRCC_SPI3
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 15),

791 
	mRCC_SPI2
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 14),

792 
	mRCC_LCD
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 9),

793 
	mRCC_TIM7
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 5),

794 
	mRCC_TIM6
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 4),

795 
	mRCC_TIM5
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 3),

796 
	mRCC_TIM4
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 2),

797 
	mRCC_TIM3
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 1),

798 
	mRCC_TIM2
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 0),

800 
	mRCC_LPTIM2
 = 
_REG_BIT
(
RCC_APB1ENR2_OFFSET
, 5),

801 
	mRCC_SWPMI1
 = 
_REG_BIT
(
RCC_APB1ENR2_OFFSET
, 2),

802 
	mRCC_LPUART1
 = 
_REG_BIT
(
RCC_APB1ENR2_OFFSET
, 0),

805 
	mRCC_DFSDM
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 24),

806 
	mRCC_SAI2
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 22),

807 
	mRCC_SAI1
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 21),

808 
	mRCC_TIM17
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 18),

809 
	mRCC_TIM16
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 17),

810 
	mRCC_TIM15
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 16),

811 
	mRCC_USART1
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 14),

812 
	mRCC_TIM8
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 13),

813 
	mRCC_SPI1
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 12),

814 
	mRCC_TIM1
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 11),

815 
	mRCC_SDMMC1
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 10),

816 
	mRCC_FW
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 7),

817 
	mRCC_SYSCFG
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 0),

820 
	mSCC_TSC
 = 
_REG_BIT
(
RCC_AHB1SMENR_OFFSET
, 16),

821 
	mSCC_CRC
 = 
_REG_BIT
(
RCC_AHB1SMENR_OFFSET
, 12),

822 
	mSCC_SRAM1
 = 
_REG_BIT
(
RCC_AHB1SMENR_OFFSET
, 9),

823 
	mSCC_FLASH
 = 
_REG_BIT
(
RCC_AHB1SMENR_OFFSET
, 8),

824 
	mSCC_DMA2
 = 
_REG_BIT
(
RCC_AHB1SMENR_OFFSET
, 1),

825 
	mSCC_DMA1
 = 
_REG_BIT
(
RCC_AHB1SMENR_OFFSET
, 0),

828 
	mSCC_RNG
 = 
_REG_BIT
(
RCC_AHB2SMENR_OFFSET
, 18),

829 
	mSCC_AES
 = 
_REG_BIT
(
RCC_AHB2SMENR_OFFSET
, 16),

830 
	mSCC_ADC
 = 
_REG_BIT
(
RCC_AHB2SMENR_OFFSET
, 13),

831 
	mSCC_ADC1
 = 
_REG_BIT
(
RCC_AHB2SMENR_OFFSET
, 13),

832 
	mSCC_OTGFS
 = 
_REG_BIT
(
RCC_AHB2SMENR_OFFSET
, 12),

833 
	mSCC_SRAM2
 = 
_REG_BIT
(
RCC_AHB2SMENR_OFFSET
, 9),

834 
	mSCC_GPIOH
 = 
_REG_BIT
(
RCC_AHB2SMENR_OFFSET
, 7),

835 
	mSCC_GPIOG
 = 
_REG_BIT
(
RCC_AHB2SMENR_OFFSET
, 6),

836 
	mSCC_GPIOF
 = 
_REG_BIT
(
RCC_AHB2SMENR_OFFSET
, 5),

837 
	mSCC_GPIOE
 = 
_REG_BIT
(
RCC_AHB2SMENR_OFFSET
, 4),

838 
	mSCC_GPIOD
 = 
_REG_BIT
(
RCC_AHB2SMENR_OFFSET
, 3),

839 
	mSCC_GPIOC
 = 
_REG_BIT
(
RCC_AHB2SMENR_OFFSET
, 2),

840 
	mSCC_GPIOB
 = 
_REG_BIT
(
RCC_AHB2SMENR_OFFSET
, 1),

841 
	mSCC_GPIOA
 = 
_REG_BIT
(
RCC_AHB2SMENR_OFFSET
, 0),

844 
	mSCC_QSPI
 = 
_REG_BIT
(
RCC_AHB3SMENR_OFFSET
, 8),

845 
	mSCC_FMC
 = 
_REG_BIT
(
RCC_AHB3SMENR_OFFSET
, 0),

848 
	mSCC_LPTIM1
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 31),

849 
	mSCC_OPAMP
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 30),

850 
	mSCC_DAC1
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 29),

851 
	mSCC_PWR
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 28),

852 
	mSCC_CAN1
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 25),

853 
	mSCC_I2C3
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 23),

854 
	mSCC_I2C2
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 22),

855 
	mSCC_I2C1
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 21),

856 
	mSCC_UART5
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 20),

857 
	mSCC_UART4
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 19),

858 
	mSCC_USART3
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 18),

859 
	mSCC_USART2
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 17),

860 
	mSCC_SPI3
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 15),

861 
	mSCC_SPI2
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 14),

862 
	mSCC_WWDG
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 11),

863 
	mSCC_LCD
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 9),

864 
	mSCC_TIM7
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 5),

865 
	mSCC_TIM6
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 4),

866 
	mSCC_TIM5
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 3),

867 
	mSCC_TIM4
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 2),

868 
	mSCC_TIM3
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 1),

869 
	mSCC_TIM2
 = 
_REG_BIT
(
RCC_APB1ENR1_OFFSET
, 0),

871 
	mSCC_LPTIM2
 = 
_REG_BIT
(
RCC_APB1ENR2_OFFSET
, 5),

872 
	mSCC_SWPMI1
 = 
_REG_BIT
(
RCC_APB1ENR2_OFFSET
, 2),

873 
	mSCC_LPUART1
 = 
_REG_BIT
(
RCC_APB1ENR2_OFFSET
, 0),

876 
	mSCC_DFSDM
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 24),

877 
	mSCC_SAI2
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 22),

878 
	mSCC_SAI1
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 21),

879 
	mSCC_TIM17
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 18),

880 
	mSCC_TIM16
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 17),

881 
	mSCC_TIM15
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 16),

882 
	mSCC_USART1
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 14),

883 
	mSCC_TIM8
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 13),

884 
	mSCC_SPI1
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 12),

885 
	mSCC_TIM1
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 11),

886 
	mSCC_SDMMC1
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 10),

887 
	mSCC_SYSCFG
 = 
_REG_BIT
(
RCC_APB2ENR_OFFSET
, 0),

890 
	ercc_≥rùh_r°
 {

892 
	mRST_TSC
 = 
_REG_BIT
(
RCC_AHB1RSTR_OFFSET
, 16),

893 
	mRST_CRC
 = 
_REG_BIT
(
RCC_AHB1RSTR_OFFSET
, 12),

894 
	mRST_FLASH
 = 
_REG_BIT
(
RCC_AHB1RSTR_OFFSET
, 8),

895 
	mRST_DMA2
 = 
_REG_BIT
(
RCC_AHB1RSTR_OFFSET
, 1),

896 
	mRST_DMA1
 = 
_REG_BIT
(
RCC_AHB1RSTR_OFFSET
, 0),

899 
	mRST_RNG
 = 
_REG_BIT
(
RCC_AHB2RSTR_OFFSET
, 18),

900 
	mRST_AES
 = 
_REG_BIT
(
RCC_AHB2RSTR_OFFSET
, 16),

901 
	mRST_ADC
 = 
_REG_BIT
(
RCC_AHB2RSTR_OFFSET
, 13),

902 
	mRST_ADC1
 = 
_REG_BIT
(
RCC_AHB2RSTR_OFFSET
, 13),

903 
	mRST_OTGFS
 = 
_REG_BIT
(
RCC_AHB2RSTR_OFFSET
, 12),

904 
	mRST_GPIOH
 = 
_REG_BIT
(
RCC_AHB2RSTR_OFFSET
, 7),

905 
	mRST_GPIOG
 = 
_REG_BIT
(
RCC_AHB2RSTR_OFFSET
, 6),

906 
	mRST_GPIOF
 = 
_REG_BIT
(
RCC_AHB2RSTR_OFFSET
, 5),

907 
	mRST_GPIOE
 = 
_REG_BIT
(
RCC_AHB2RSTR_OFFSET
, 4),

908 
	mRST_GPIOD
 = 
_REG_BIT
(
RCC_AHB2RSTR_OFFSET
, 3),

909 
	mRST_GPIOC
 = 
_REG_BIT
(
RCC_AHB2RSTR_OFFSET
, 2),

910 
	mRST_GPIOB
 = 
_REG_BIT
(
RCC_AHB2RSTR_OFFSET
, 1),

911 
	mRST_GPIOA
 = 
_REG_BIT
(
RCC_AHB2RSTR_OFFSET
, 0),

914 
	mRST_QSPI
 = 
_REG_BIT
(
RCC_AHB3RSTR_OFFSET
, 8),

915 
	mRST_FMC
 = 
_REG_BIT
(
RCC_AHB3RSTR_OFFSET
, 0),

918 
	mRST_LPTIM1
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 31),

919 
	mRST_OPAMP
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 30),

920 
	mRST_DAC1
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 29),

921 
	mRST_PWR
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 28),

922 
	mRST_USB
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 26),

923 
	mRST_CAN1
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 25),

924 
	mRST_CRS
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 24),

925 
	mRST_I2C3
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 23),

926 
	mRST_I2C2
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 22),

927 
	mRST_I2C1
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 21),

928 
	mRST_UART5
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 20),

929 
	mRST_UART4
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 19),

930 
	mRST_USART3
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 18),

931 
	mRST_USART2
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 17),

932 
	mRST_SPI3
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 15),

933 
	mRST_SPI2
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 14),

934 
	mRST_LCD
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 9),

935 
	mRST_TIM7
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 5),

936 
	mRST_TIM6
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 4),

937 
	mRST_TIM5
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 3),

938 
	mRST_TIM4
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 2),

939 
	mRST_TIM3
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 1),

940 
	mRST_TIM2
 = 
_REG_BIT
(
RCC_APB1RSTR1_OFFSET
, 0),

942 
	mRST_LPTIM2
 = 
_REG_BIT
(
RCC_APB1RSTR2_OFFSET
, 5),

943 
	mRST_SWPMI1
 = 
_REG_BIT
(
RCC_APB1RSTR2_OFFSET
, 2),

944 
	mRST_LPUART1
 = 
_REG_BIT
(
RCC_APB1RSTR2_OFFSET
, 0),

947 
	mRST_DFSDM
 = 
_REG_BIT
(
RCC_APB2RSTR_OFFSET
, 24),

948 
	mRST_SAI2
 = 
_REG_BIT
(
RCC_APB2RSTR_OFFSET
, 22),

949 
	mRST_SAI1
 = 
_REG_BIT
(
RCC_APB2RSTR_OFFSET
, 21),

950 
	mRST_TIM17
 = 
_REG_BIT
(
RCC_APB2RSTR_OFFSET
, 18),

951 
	mRST_TIM16
 = 
_REG_BIT
(
RCC_APB2RSTR_OFFSET
, 17),

952 
	mRST_TIM15
 = 
_REG_BIT
(
RCC_APB2RSTR_OFFSET
, 16),

953 
	mRST_USART1
 = 
_REG_BIT
(
RCC_APB2RSTR_OFFSET
, 14),

954 
	mRST_TIM8
 = 
_REG_BIT
(
RCC_APB2RSTR_OFFSET
, 13),

955 
	mRST_SPI1
 = 
_REG_BIT
(
RCC_APB2RSTR_OFFSET
, 12),

956 
	mRST_TIM1
 = 
_REG_BIT
(
RCC_APB2RSTR_OFFSET
, 11),

957 
	mRST_SDMMC1
 = 
_REG_BIT
(
RCC_APB2RSTR_OFFSET
, 10),

958 
	mRST_SYSCFG
 = 
_REG_BIT
(
RCC_APB2RSTR_OFFSET
, 0),

961 
	~<lib›ícm3/°m32/comm⁄/rcc_comm⁄_Æl.h
>

963 
BEGIN_DECLS


965 
rcc_osc_ªady_öt_˛ór
(
rcc_osc
 
osc
);

966 
rcc_osc_ªady_öt_íabÀ
(
rcc_osc
 
osc
);

967 
rcc_osc_ªady_öt_dißbÀ
(
rcc_osc
 
osc
);

968 
rcc_osc_ªady_öt_Êag
(
rcc_osc
 
osc
);

969 
rcc_css_öt_˛ór
();

970 
rcc_css_öt_Êag
();

971 
rcc_waô_f‹_sys˛k_°©us
(
rcc_osc
 
osc
);

972 
rcc_osc_⁄
(
rcc_osc
 
osc
);

973 
rcc_osc_off
(
rcc_osc
 
osc
);

974 
rcc_css_íabÀ
();

975 
rcc_css_dißbÀ
();

976 
rcc_£t_sys˛k_sour˚
(
uöt32_t
 
˛k
);

977 
rcc_£t_∂l_sour˚
(
uöt32_t
 
∂l§c
);

978 
rcc_£t_µª2
(
uöt32_t
 
µª2
);

979 
rcc_£t_µª1
(
uöt32_t
 
µª1
);

980 
rcc_£t_h¥e
(
uöt32_t
 
h¥e
);

981 
rcc_£t_maö_∂l
(
uöt32_t
 
sour˚
, uöt32_à
∂lm
, uöt32_à
∂ 
, uöt32_à
∂Õ
, uöt32_à
∂lq
, uöt32_à
∂Ã
);

982 
uöt32_t
 
rcc_sy°em_˛ock_sour˚
();

983 
rcc_£t_msi_ønge
(
uöt32_t
 
msi_ønge
);

984 
rcc_£t_msi_ønge_°™dby
(
uöt32_t
 
msi_ønge
);

985 
rcc_∂l_ouçut_íabÀ
(
uöt32_t
 
∂lout
);

986 
rcc_£t_˛ock48_sour˚
(
uöt32_t
 
˛k£l
);

987 
rcc_íabÀ_πc_˛ock
();

988 
rcc_dißbÀ_πc_˛ock
();

989 
rcc_£t_πc_˛ock_sour˚
(
rcc_osc
 
˛k
);

991 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/l4/rng.h

18 #i‚de‡
LIBOPENCM3_RNG_H


19 
	#LIBOPENCM3_RNG_H


	)

21 
	~<lib›ícm3/°m32/comm⁄/∫g_comm⁄_v1.h
>

	@lib/libopencm3/include/libopencm3/stm32/l4/rtc.h

31 #i‚de‡
LIBOPENCM3_RTC_H


32 
	#LIBOPENCM3_RTC_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/πc_comm⁄_l1f024.h
>

	@lib/libopencm3/include/libopencm3/stm32/l4/spi.h

31 #i‚de‡
LIBOPENCM3_SPI_H


32 
	#LIBOPENCM3_SPI_H


	)

34 
	~<lib›ícm3/°m32/comm⁄/•i_comm⁄_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/l4/st_usbfs.h

21 #i‚de‡
LIBOPENCM3_ST_USBFS_H


22 #îr‹ 
Do
 
nŸ
 
ö˛ude
 
dúe˘ly
 !

25 
	~<lib›ícm3/°m32/comm⁄/°_usbfs_v2.h
>

	@lib/libopencm3/include/libopencm3/stm32/l4/syscfg.h

33 #i‚de‡
LIBOPENCM3_SYSCFG_H


34 
	#LIBOPENCM3_SYSCFG_H


	)

39 
	#SYSCFG_MEMRMP
 
	`MMIO32
(
SYSCFG_BASE
 + 0x00)

	)

40 
	#SYSCFG_CFGR1
 
	`MMIO32
(
SYSCFG_BASE
 + 0x04)

	)

41 
	#SYSCFG_EXTICR
(
i
Ë
	`MMIO32
(
SYSCFG_BASE
 + 0x08 + (i)*4)

	)

42 
	#SYSCFG_EXTICR1
 
	`SYSCFG_EXTICR
(0)

	)

43 
	#SYSCFG_EXTICR2
 
	`SYSCFG_EXTICR
(1)

	)

44 
	#SYSCFG_EXTICR3
 
	`SYSCFG_EXTICR
(2)

	)

45 
	#SYSCFG_EXTICR4
 
	`SYSCFG_EXTICR
(3)

	)

46 
	#SYSCFG_SCSR
 
	`MMIO32
(
SYSCFG_BASE
 + 0x18)

	)

47 
	#SYSCFG_CFGR2
 
	`MMIO32
(
SYSCFG_BASE
 + 0x1C)

	)

48 
	#SYSCFG_SWPR
 
	`MMIO32
(
SYSCFG_BASE
 + 0x20)

	)

49 
	#SYSCFG_SKR
 
	`MMIO32
(
SYSCFG_BASE
 + 0x24)

	)

50 
	#SYSCFG_SWPR2
 
	`MMIO32
(
SYSCFG_BASE
 + 0x29)

	)

54 
	#SYSCFG_MEMRMP_MEM_MODE_MASK
 7

	)

55 
	#SYSCFG_MEMRMP_MEM_MODE_FLASH
 0

	)

56 
	#SYSCFG_MEMRMP_MEM_MODE_SYSTEM
 1

	)

57 
	#SYSCFG_MEMRMP_MEM_MODE_FMC
 2

	)

58 
	#SYSCFG_MEMRMP_MEM_MODE_SRAM
 3

	)

59 
	#SYSCFG_MEMRMP_MEM_MODE_QSPI
 6

	)

63 
	#SYSCFG_CFGR1_FPU_IE_INEXACT
 (1 << 31)

	)

64 
	#SYSCFG_CFGR1_FPU_IE_DENORMAL
 (1 << 30)

	)

65 
	#SYSCFG_CFGR1_FPU_IE_OVERFLOW
 (1 << 29)

	)

66 
	#SYSCFG_CFGR1_FPU_IE_UNDERFLOW
 (1 << 28)

	)

67 
	#SYSCFG_CFGR1_FPU_IE_DIVZERO
 (1 << 27)

	)

68 
	#SYSCFG_CFGR1_FPU_IE_INVALID
 (1 << 26)

	)

70 
	#SYSCFG_CFGR1_I2C3_FMP
 (1 << 22)

	)

71 
	#SYSCFG_CFGR1_I2C2_FMP
 (1 << 21)

	)

72 
	#SYSCFG_CFGR1_I2C1_FMP
 (1 << 20)

	)

74 
	#SYSCFG_CFGR1_I2C_PB9_FMP
 (1 << 19)

	)

75 
	#SYSCFG_CFGR1_I2C_PB8_FMP
 (1 << 18)

	)

76 
	#SYSCFG_CFGR1_I2C_PB7_FMP
 (1 << 17)

	)

77 
	#SYSCFG_CFGR1_I2C_PB6_FMP
 (1 << 16)

	)

79 
	#SYSCFG_CFGR1_BOOSTEN
 (1 << 8)

	)

80 
	#SYSCFG_CFGR1_FWDIS
 (1 << 0)

	)

84 
	#SYSCFG_EXTICR_FIELDSIZE
 4

	)

85 
	#SYSCFG_EXTICR_GPIOA
 0

	)

86 
	#SYSCFG_EXTICR_GPIOB
 1

	)

87 
	#SYSCFG_EXTICR_GPIOC
 2

	)

88 
	#SYSCFG_EXTICR_GPIOD
 3

	)

89 
	#SYSCFG_EXTICR_GPIOE
 4

	)

90 
	#SYSCFG_EXTICR_GPIOH
 7

	)

94 
	#SYSCFG_SCSR_SRAM2BSY
 (1 << 1)

	)

95 
	#SYSCFG_SCSR_SRAM2ER
 (1 << 0)

	)

99 
	#SYSCFG_CFGR2_SPF
 (1 << 8)

	)

100 
	#SYSCFG_CFGR2_ECCL
 (1 << 3)

	)

101 
	#SYSCFG_CFGR2_PVDL
 (1 << 2)

	)

102 
	#SYSCFG_CFGR2_SPL
 (1 << 1)

	)

103 
	#SYSCFG_CFGR2_CCL
 (1 << 0)

	)

108 
	#SYSCFG_SWPR_PxWP
(
x
Ë(1 << x)

	)

112 
	#SYSCFG_SKR_KEY1
 0xCA

	)

113 
	#SYSCFG_SKR_KEY2
 0x53

	)

118 
	#SYSCFG_SWPR2_PxWP
(
x
Ë(1 << (x - 32))

	)

	@lib/libopencm3/include/libopencm3/stm32/l4/timer.h

35 #i‚de‡
LIBOPENCM3_TIMER_H


36 
	#LIBOPENCM3_TIMER_H


	)

38 
	~<lib›ícm3/°m32/comm⁄/timî_comm⁄_Æl.h
>

40 
BEGIN_DECLS


42 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/l4/usart.h

27 #i‚de‡
LIBOPENCM3_USART_H


28 
	#LIBOPENCM3_USART_H


	)

30 
	~<lib›ícm3/°m32/comm⁄/ußπ_comm⁄_Æl.h
>

31 
	~<lib›ícm3/°m32/comm⁄/ußπ_comm⁄_v2.h
>

37 
	#USART1
 
USART1_BASE


	)

38 
	#USART2
 
USART2_BASE


	)

39 
	#USART3
 
USART3_BASE


	)

40 
	#UART4
 
UART4_BASE


	)

41 
	#UART5
 
UART5_BASE


	)

42 
	#LPUART1
 
LPUART1_BASE


	)

45 
BEGIN_DECLS


47 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/stm32/lptimer.h

22 
	~<lib›ícm3/cm3/comm⁄.h
>

23 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

25 #i‡
deföed
(
STM32F4
)

26 
	~<lib›ícm3/°m32/f4/Õtimî.h
>

27 #ñi‡
deföed
(
STM32F7
)

28 
	~<lib›ícm3/°m32/f7/Õtimî.h
>

29 #ñi‡
deföed
(
STM32L0
)

30 
	~<lib›ícm3/°m32/l0/Õtimî.h
>

31 #ñi‡
deföed
(
STM32L4
)

32 
	~<lib›ícm3/°m32/l4/Õtimî.h
>

33 #ñi‡
deföed
(
STM32G0
)

34 
	~<lib›ícm3/°m32/g0/Õtimî.h
>

	@lib/libopencm3/include/libopencm3/stm32/ltdc.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F4
)

24 
	~<lib›ícm3/°m32/f4/…dc.h
>

25 #ñi‡
deföed
(
STM32F7
)

26 
	~<lib›ícm3/°m32/f7/…dc.h
>

	@lib/libopencm3/include/libopencm3/stm32/memorymap.h

20 #i‚de‡
LIBOPENCM3_MEMORYMAP_COMMON_H


21 
	#LIBOPENCM3_MEMORYMAP_COMMON_H


	)

23 #i‡
deföed
(
STM32F0
)

24 
	~<lib›ícm3/°m32/f0/mem‹ym≠.h
>

25 #ñi‡
deföed
(
STM32F1
)

26 
	~<lib›ícm3/°m32/f1/mem‹ym≠.h
>

27 #ñi‡
deföed
(
STM32F2
)

28 
	~<lib›ícm3/°m32/f2/mem‹ym≠.h
>

29 #ñi‡
deföed
(
STM32F3
)

30 
	~<lib›ícm3/°m32/f3/mem‹ym≠.h
>

31 #ñi‡
deföed
(
STM32F4
)

32 
	~<lib›ícm3/°m32/f4/mem‹ym≠.h
>

33 #ñi‡
deföed
(
STM32F7
)

34 
	~<lib›ícm3/°m32/f7/mem‹ym≠.h
>

35 #ñi‡
deföed
(
STM32L0
)

36 
	~<lib›ícm3/°m32/l0/mem‹ym≠.h
>

37 #ñi‡
deföed
(
STM32L1
)

38 
	~<lib›ícm3/°m32/l1/mem‹ym≠.h
>

39 #ñi‡
deföed
(
STM32L4
)

40 
	~<lib›ícm3/°m32/l4/mem‹ym≠.h
>

41 #ñi‡
deföed
(
STM32G0
)

42 
	~<lib›ícm3/°m32/g0/mem‹ym≠.h
>

43 #ñi‡
deföed
(
STM32G4
)

44 
	~<lib›ícm3/°m32/g4/mem‹ym≠.h
>

45 #ñi‡
deföed
(
STM32H7
)

46 
	~<lib›ícm3/°m32/h7/mem‹ym≠.h
>

47 #ñi‡
deföed
(
GD32F1X0
)

48 
	~<lib›ícm3/gd32/f1x0/mem‹ym≠.h
>

	@lib/libopencm3/include/libopencm3/stm32/pwr.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F0
)

24 
	~<lib›ícm3/°m32/f0/pwr.h
>

25 #ñi‡
deföed
(
STM32F1
)

26 
	~<lib›ícm3/°m32/f1/pwr.h
>

27 #ñi‡
deföed
(
STM32F2
)

28 
	~<lib›ícm3/°m32/f2/pwr.h
>

29 #ñi‡
deföed
(
STM32F3
)

30 
	~<lib›ícm3/°m32/f3/pwr.h
>

31 #ñi‡
deföed
(
STM32F4
)

32 
	~<lib›ícm3/°m32/f4/pwr.h
>

33 #ñi‡
deföed
(
STM32F7
)

34 
	~<lib›ícm3/°m32/f7/pwr.h
>

35 #ñi‡
deföed
(
STM32L1
)

36 
	~<lib›ícm3/°m32/l1/pwr.h
>

37 #ñi‡
deföed
(
STM32L0
)

38 
	~<lib›ícm3/°m32/l0/pwr.h
>

39 #ñi‡
deföed
(
STM32L4
)

40 
	~<lib›ícm3/°m32/l4/pwr.h
>

41 #ñi‡
deföed
(
STM32G0
)

42 
	~<lib›ícm3/°m32/g0/pwr.h
>

43 #ñi‡
deföed
(
STM32H7
)

44 
	~<lib›ícm3/°m32/h7/pwr.h
>

	@lib/libopencm3/include/libopencm3/stm32/quadspi.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F4
)

24 
	~<lib›ícm3/°m32/f4/quad•i.h
>

	@lib/libopencm3/include/libopencm3/stm32/rcc.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F0
)

24 
	~<lib›ícm3/°m32/f0/rcc.h
>

25 #ñi‡
deföed
(
STM32F1
)

26 
	~<lib›ícm3/°m32/f1/rcc.h
>

27 #ñi‡
deföed
(
STM32F2
)

28 
	~<lib›ícm3/°m32/f2/rcc.h
>

29 #ñi‡
deföed
(
STM32F3
)

30 
	~<lib›ícm3/°m32/f3/rcc.h
>

31 #ñi‡
deföed
(
STM32F4
)

32 
	~<lib›ícm3/°m32/f4/rcc.h
>

33 #ñi‡
deföed
(
STM32F7
)

34 
	~<lib›ícm3/°m32/f7/rcc.h
>

35 #ñi‡
deföed
(
STM32L0
)

36 
	~<lib›ícm3/°m32/l0/rcc.h
>

37 #ñi‡
deföed
(
STM32L1
)

38 
	~<lib›ícm3/°m32/l1/rcc.h
>

39 #ñi‡
deföed
(
STM32L4
)

40 
	~<lib›ícm3/°m32/l4/rcc.h
>

41 #ñi‡
deföed
(
STM32G0
)

42 
	~<lib›ícm3/°m32/g0/rcc.h
>

43 #ñi‡
deföed
(
STM32G4
)

44 
	~<lib›ícm3/°m32/g4/rcc.h
>

45 #ñi‡
deföed
(
STM32H7
)

46 
	~<lib›ícm3/°m32/h7/rcc.h
>

47 #ñi‡
deföed
(
GD32F1X0
)

48 
	~<lib›ícm3/gd32/f1x0/rcc.h
>

	@lib/libopencm3/include/libopencm3/stm32/rng.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F2
)

24 
	~<lib›ícm3/°m32/f2/∫g.h
>

25 #ñi‡
deföed
(
STM32F4
)

26 
	~<lib›ícm3/°m32/f4/∫g.h
>

27 #ñi‡
deföed
(
STM32F7
)

28 
	~<lib›ícm3/°m32/f7/∫g.h
>

29 #ñi‡
deföed
(
STM32L0
)

30 
	~<lib›ícm3/°m32/l0/∫g.h
>

31 #ñi‡
deföed
(
STM32L4
)

32 
	~<lib›ícm3/°m32/l4/∫g.h
>

33 #ñi‡
deföed
(
STM32G0
)

34 
	~<lib›ícm3/°m32/g0/∫g.h
>

	@lib/libopencm3/include/libopencm3/stm32/rtc.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F0
)

24 
	~<lib›ícm3/°m32/f0/πc.h
>

25 #ñi‡
deföed
(
STM32F1
)

26 
	~<lib›ícm3/°m32/f1/πc.h
>

27 #ñi‡
deföed
(
STM32F2
)

28 
	~<lib›ícm3/°m32/f2/πc.h
>

29 #ñi‡
deföed
(
STM32F4
)

30 
	~<lib›ícm3/°m32/f4/πc.h
>

31 #ñi‡
deföed
(
STM32L0
)

32 
	~<lib›ícm3/°m32/l0/πc.h
>

33 #ñi‡
deföed
(
STM32L1
)

34 
	~<lib›ícm3/°m32/l1/πc.h
>

35 #ñi‡
deföed
(
STM32L4
)

36 
	~<lib›ícm3/°m32/l4/πc.h
>

	@lib/libopencm3/include/libopencm3/stm32/sdio.h

20 #i‚de‡
LIBOPENCM3_SDIO_H


21 
	#LIBOPENCM3_SDIO_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

24 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

29 
	#SDIO_POWER
 
	`MMIO32
(
SDIO_BASE
 + 0x00)

	)

32 
	#SDIO_CLKCR
 
	`MMIO32
(
SDIO_BASE
 + 0x04)

	)

35 
	#SDIO_ARG
 
	`MMIO32
(
SDIO_BASE
 + 0x08)

	)

38 
	#SDIO_CMD
 
	`MMIO32
(
SDIO_BASE
 + 0x0C)

	)

41 
	#SDIO_RESPCMD
 
	`MMIO32
(
SDIO_BASE
 + 0x10)

	)

44 
	#SDIO_RESP1
 
	`MMIO32
(
SDIO_BASE
 + 0x14)

	)

45 
	#SDIO_RESP2
 
	`MMIO32
(
SDIO_BASE
 + 0x18)

	)

46 
	#SDIO_RESP3
 
	`MMIO32
(
SDIO_BASE
 + 0x1C)

	)

47 
	#SDIO_RESP4
 
	`MMIO32
(
SDIO_BASE
 + 0x20)

	)

50 
	#SDIO_DTIMER
 
	`MMIO32
(
SDIO_BASE
 + 0x24)

	)

53 
	#SDIO_DLEN
 
	`MMIO32
(
SDIO_BASE
 + 0x28)

	)

56 
	#SDIO_DCTRL
 
	`MMIO32
(
SDIO_BASE
 + 0x2C)

	)

60 
	#SDIO_DCOUNT
 
	`MMIO32
(
SDIO_BASE
 + 0x30)

	)

63 
	#SDIO_STA
 
	`MMIO32
(
SDIO_BASE
 + 0x34)

	)

66 
	#SDIO_ICR
 
	`MMIO32
(
SDIO_BASE
 + 0x38)

	)

69 
	#SDIO_MASK
 
	`MMIO32
(
SDIO_BASE
 + 0x3C)

	)

72 
	#SDIO_FIFOCNT
 
	`MMIO32
(
SDIO_BASE
 + 0x48)

	)

76 
	#SDIO_FIFO
 
	`MMIO32
(
SDIO_BASE
 + 0x80)

	)

81 
	#SDIO_POWER_PWRCTRL_SHIFT
 0

	)

82 
	#SDIO_POWER_PWRCTRL_MASK
 0x3

	)

83 
	#SDIO_POWER_PWRCTRL_PWROFF
 (0x0 << 
SDIO_POWER_PWRCTRL_SHIFT
)

	)

85 
	#SDIO_POWER_PWRCTRL_RSVPWRUP
 (0x2 << 
SDIO_POWER_PWRCTRL_SHIFT
)

	)

86 
	#SDIO_POWER_PWRCTRL_PWRON
 (0x3 << 
SDIO_POWER_PWRCTRL_SHIFT
)

	)

92 
	#SDIO_CLKCR_HWFC_EN
 (1 << 14)

	)

95 
	#SDIO_CLKCR_NEGEDGE
 (1 << 13)

	)

99 
	#SDIO_CLKCR_WIDBUS_SHIFT
 11

	)

100 
	#SDIO_CLKCR_WIDBUS_MASK
 0x3

	)

101 
	#SDIO_CLKCR_WIDBUS_1
 (0x0 << 
SDIO_CLKCR_WIDBUS_SHIFT
)

	)

102 
	#SDIO_CLKCR_WIDBUS_4
 (0x1 << 
SDIO_CLKCR_WIDBUS_SHIFT
)

	)

103 
	#SDIO_CLKCR_WIDBUS_8
 (0x2 << 
SDIO_CLKCR_WIDBUS_SHIFT
)

	)

106 
	#SDIO_CLKCR_BYPASS
 (1 << 10)

	)

109 
	#SDIO_CLKCR_PWRSAV
 (1 << 9)

	)

112 
	#SDIO_CLKCR_CLKEN
 (1 << 8)

	)

115 
	#SDIO_CLKCR_CLKDIV_SHIFT
 0

	)

116 
	#SDIO_CLKCR_CLKDIV_MASK
 0xFF

	)

122 
	#SDIO_CMD_ATACMD
 (1 << 14)

	)

125 
	#SDIO_CMD_NIEN
 (1 << 13)

	)

128 
	#SDIO_CMD_ENCMDCOMPL
 (1 << 12)

	)

131 
	#SDIO_CMD_SDIOSUSPEND
 (1 << 11)

	)

134 
	#SDIO_CMD_CPSMEN
 (1 << 10)

	)

137 
	#SDIO_CMD_WAITPEND
 (1 << 9)

	)

140 
	#SDIO_CMD_WAITINT
 (1 << 8)

	)

143 
	#SDIO_CMD_WAITRESP_SHIFT
 6

	)

144 
	#SDIO_CMD_WAITRESP_MASK
 0x3

	)

146 
	#SDIO_CMD_WAITRESP_NO_0
 (0x0 << 
SDIO_CMD_WAITRESP_SHIFT
)

	)

148 
	#SDIO_CMD_WAITRESP_SHORT
 (0x1 << 
SDIO_CMD_WAITRESP_SHIFT
)

	)

150 
	#SDIO_CMD_WAITRESP_NO_2
 (0x2 << 
SDIO_CMD_WAITRESP_SHIFT
)

	)

152 
	#SDIO_CMD_WAITRESP_LONG
 (0x3 << 
SDIO_CMD_WAITRESP_SHIFT
)

	)

155 
	#SDIO_CMD_CMDINDEX_SHIFT
 0

	)

156 
	#SDIO_CMD_CMDINDEX_MASK
 0x3F

	)

161 
	#SDIO_RESPCMD_SHIFT
 0

	)

162 
	#SDIO_RESPCMD_MASK
 0x3F

	)

168 
	#SDIO_DLEN_DATALENGTH_SHIFT
 0

	)

169 
	#SDIO_DLEN_DATALENGTH_MASK
 0x1FFFFFF

	)

175 
	#SDIO_DCTRL_SDIOEN
 (1 << 11)

	)

181 
	#SDIO_DCTRL_RWMOD
 (1 << 10)

	)

187 
	#SDIO_DCTRL_RWSTOP
 (1 << 9)

	)

190 
	#SDIO_DCTRL_RWSTART
 (1 << 8)

	)

196 
	#SDIO_DCTRL_DBLOCKSIZE_SHIFT
 4

	)

197 
	#SDIO_DCTRL_DBLOCKSIZE_MASK
 0xF

	)

198 
	#SDIO_DCTRL_DBLOCKSIZE_0
 (0x0 << 
SDIO_DCTRL_DBLOCKSIZE_SHIFT
)

	)

199 
	#SDIO_DCTRL_DBLOCKSIZE_1
 (0x1 << 
SDIO_DCTRL_DBLOCKSIZE_SHIFT
)

	)

200 
	#SDIO_DCTRL_DBLOCKSIZE_2
 (0x2 << 
SDIO_DCTRL_DBLOCKSIZE_SHIFT
)

	)

201 
	#SDIO_DCTRL_DBLOCKSIZE_3
 (0x3 << 
SDIO_DCTRL_DBLOCKSIZE_SHIFT
)

	)

202 
	#SDIO_DCTRL_DBLOCKSIZE_4
 (0x4 << 
SDIO_DCTRL_DBLOCKSIZE_SHIFT
)

	)

203 
	#SDIO_DCTRL_DBLOCKSIZE_5
 (0x5 << 
SDIO_DCTRL_DBLOCKSIZE_SHIFT
)

	)

204 
	#SDIO_DCTRL_DBLOCKSIZE_6
 (0x6 << 
SDIO_DCTRL_DBLOCKSIZE_SHIFT
)

	)

205 
	#SDIO_DCTRL_DBLOCKSIZE_7
 (0x7 << 
SDIO_DCTRL_DBLOCKSIZE_SHIFT
)

	)

206 
	#SDIO_DCTRL_DBLOCKSIZE_8
 (0x8 << 
SDIO_DCTRL_DBLOCKSIZE_SHIFT
)

	)

207 
	#SDIO_DCTRL_DBLOCKSIZE_9
 (0x9 << 
SDIO_DCTRL_DBLOCKSIZE_SHIFT
)

	)

208 
	#SDIO_DCTRL_DBLOCKSIZE_10
 (0xA << 
SDIO_DCTRL_DBLOCKSIZE_SHIFT
)

	)

209 
	#SDIO_DCTRL_DBLOCKSIZE_11
 (0xB << 
SDIO_DCTRL_DBLOCKSIZE_SHIFT
)

	)

210 
	#SDIO_DCTRL_DBLOCKSIZE_12
 (0xC << 
SDIO_DCTRL_DBLOCKSIZE_SHIFT
)

	)

211 
	#SDIO_DCTRL_DBLOCKSIZE_13
 (0xD << 
SDIO_DCTRL_DBLOCKSIZE_SHIFT
)

	)

212 
	#SDIO_DCTRL_DBLOCKSIZE_14
 (0xE << 
SDIO_DCTRL_DBLOCKSIZE_SHIFT
)

	)

215 
	#SDIO_DCTRL_DMAEN
 (1 << 3)

	)

218 
	#SDIO_DCTRL_DTMODE
 (1 << 2)

	)

224 
	#SDIO_DCTRL_DTDIR
 (1 << 1)

	)

227 
	#SDIO_DCTRL_DTEN
 (1 << 0)

	)

233 
	#SDIO_STA_CEATAEND
 (1 << 23)

	)

236 
	#SDIO_STA_SDIOIT
 (1 << 22)

	)

239 
	#SDIO_STA_RXDAVL
 (1 << 21)

	)

242 
	#SDIO_STA_TXDAVL
 (1 << 20)

	)

245 
	#SDIO_STA_RXFIFOE
 (1 << 19)

	)

251 
	#SDIO_STA_TXFIFOE
 (1 << 18)

	)

257 
	#SDIO_STA_RXFIFOF
 (1 << 17)

	)

260 
	#SDIO_STA_TXFIFOF
 (1 << 16)

	)

263 
	#SDIO_STA_RXFIFOHF
 (1 << 15)

	)

268 
	#SDIO_STA_TXFIFOHE
 (1 << 14)

	)

271 
	#SDIO_STA_RXACT
 (1 << 13)

	)

274 
	#SDIO_STA_TXACT
 (1 << 12)

	)

277 
	#SDIO_STA_CMDACT
 (1 << 11)

	)

280 
	#SDIO_STA_DBCKEND
 (1 << 10)

	)

283 
	#SDIO_STA_STBITERR
 (1 << 9)

	)

286 
	#SDIO_STA_DATAEND
 (1 << 8)

	)

289 
	#SDIO_STA_CMDSENT
 (1 << 7)

	)

292 
	#SDIO_STA_CMDREND
 (1 << 6)

	)

295 
	#SDIO_STA_RXOVERR
 (1 << 5)

	)

298 
	#SDIO_STA_TXUNDERR
 (1 << 4)

	)

301 
	#SDIO_STA_DTIMEOUT
 (1 << 3)

	)

304 
	#SDIO_STA_CTIMEOUT
 (1 << 2)

	)

307 
	#SDIO_STA_DCRCFAIL
 (1 << 1)

	)

310 
	#SDIO_STA_CCRCFAIL
 (1 << 0)

	)

316 
	#SDIO_ICR_CEATAENDC
 (1 << 23)

	)

319 
	#SDIO_ICR_SDIOITC
 (1 << 22)

	)

322 
	#SDIO_ICR_DBCKENDC
 (1 << 10)

	)

325 
	#SDIO_ICR_STBITERRC
 (1 << 9)

	)

328 
	#SDIO_ICR_DATAENDC
 (1 << 8)

	)

331 
	#SDIO_ICR_CMDSENTC
 (1 << 7)

	)

334 
	#SDIO_ICR_CMDRENDC
 (1 << 6)

	)

337 
	#SDIO_ICR_RXOVERRC
 (1 << 5)

	)

340 
	#SDIO_ICR_TXUNDERRC
 (1 << 4)

	)

343 
	#SDIO_ICR_DTIMEOUTC
 (1 << 3)

	)

346 
	#SDIO_ICR_CTIMEOUTC
 (1 << 2)

	)

349 
	#SDIO_ICR_DCRCFAILC
 (1 << 1)

	)

352 
	#SDIO_ICR_CCRCFAILC
 (1 << 0)

	)

358 
	#SDIO_MASK_CEATAENDIE
 (1 << 23)

	)

361 
	#SDIO_MASK_SDIOITIE
 (1 << 22)

	)

364 
	#SDIO_MASK_RXDAVLIE
 (1 << 21)

	)

367 
	#SDIO_MASK_TXDAVLIE
 (1 << 20)

	)

370 
	#SDIO_MASK_RXFIFOEIE
 (1 << 19)

	)

373 
	#SDIO_MASK_TXFIFOEIE
 (1 << 18)

	)

376 
	#SDIO_MASK_RXFIFOFIE
 (1 << 17)

	)

379 
	#SDIO_MASK_TXFIFOFIE
 (1 << 16)

	)

382 
	#SDIO_MASK_RXFIFOHFIE
 (1 << 15)

	)

385 
	#SDIO_MASK_TXFIFOHEIE
 (1 << 14)

	)

388 
	#SDIO_MASK_RXACTIE
 (1 << 13)

	)

391 
	#SDIO_MASK_TXACTIE
 (1 << 12)

	)

394 
	#SDIO_MASK_CMDACTIE
 (1 << 11)

	)

397 
	#SDIO_MASK_DBCKENDIE
 (1 << 10)

	)

400 
	#SDIO_MASK_STBITERRIE
 (1 << 9)

	)

403 
	#SDIO_MASK_DATAENDIE
 (1 << 8)

	)

406 
	#SDIO_MASK_CMDSENTIE
 (1 << 7)

	)

409 
	#SDIO_MASK_CMDRENDIE
 (1 << 6)

	)

412 
	#SDIO_MASK_RXOVERRIE
 (1 << 5)

	)

415 
	#SDIO_MASK_TXUNDERRIE
 (1 << 4)

	)

418 
	#SDIO_MASK_DTIMEOUTIE
 (1 << 3)

	)

421 
	#SDIO_MASK_CTIMEOUTIE
 (1 << 2)

	)

424 
	#SDIO_MASK_DCRCFAILIE
 (1 << 1)

	)

427 
	#SDIO_MASK_CCRCFAILIE
 (1 << 0)

	)

435 
	#SDIO_FIFOCNT_FIFOCOUNT_SHIFT
 0

	)

436 
	#SDIO_FIFOCNT_FIFOCOUNT_MASK
 0xFFFFFF

	)

	@lib/libopencm3/include/libopencm3/stm32/spi.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F0
)

24 
	~<lib›ícm3/°m32/f0/•i.h
>

25 #ñi‡
deföed
(
STM32F1
)

26 
	~<lib›ícm3/°m32/f1/•i.h
>

27 #ñi‡
deföed
(
STM32F2
)

28 
	~<lib›ícm3/°m32/f2/•i.h
>

29 #ñi‡
deföed
(
STM32F3
)

30 
	~<lib›ícm3/°m32/f3/•i.h
>

31 #ñi‡
deföed
(
STM32F4
)

32 
	~<lib›ícm3/°m32/f4/•i.h
>

33 #ñi‡
deföed
(
STM32F7
)

34 
	~<lib›ícm3/°m32/f7/•i.h
>

35 #ñi‡
deföed
(
STM32L0
)

36 
	~<lib›ícm3/°m32/l0/•i.h
>

37 #ñi‡
deföed
(
STM32L1
)

38 
	~<lib›ícm3/°m32/l1/•i.h
>

39 #ñi‡
deföed
(
STM32L4
)

40 
	~<lib›ícm3/°m32/l4/•i.h
>

41 #ñi‡
deföed
(
STM32G0
)

42 
	~<lib›ícm3/°m32/g0/•i.h
>

43 #ñi‡
deföed
(
STM32H7
)

44 
	~<lib›ícm3/°m32/h7/•i.h
>

	@lib/libopencm3/include/libopencm3/stm32/st_usbfs.h

20 #i‚de‡
LIBOPENCM3_ST_USBFS_H


21 
	#LIBOPENCM3_ST_USBFS_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

24 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

26 #i‡
deföed
(
STM32F0
)

27 
	~<lib›ícm3/°m32/f0/°_usbfs.h
>

28 #ñi‡
deföed
(
STM32F1
)

29 
	~<lib›ícm3/°m32/f1/°_usbfs.h
>

30 #ñi‡
deföed
(
STM32F3
)

31 
	~<lib›ícm3/°m32/f3/°_usbfs.h
>

32 #ñi‡
deföed
(
STM32L0
)

33 
	~<lib›ícm3/°m32/l0/°_usbfs.h
>

34 #ñi‡
deföed
(
STM32L1
)

35 
	~<lib›ícm3/°m32/l1/°_usbfs.h
>

36 #ñi‡
deföed
(
STM32L4
)

37 
	~<lib›ícm3/°m32/l4/°_usbfs.h
>

	@lib/libopencm3/include/libopencm3/stm32/syscfg.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F0
)

24 
	~<lib›ícm3/°m32/f0/syscfg.h
>

25 #ñi‡
deföed
(
STM32F2
)

26 
	~<lib›ícm3/°m32/f2/syscfg.h
>

27 #ñi‡
deföed
(
STM32F3
)

28 
	~<lib›ícm3/°m32/f3/syscfg.h
>

29 #ñi‡
deföed
(
STM32F4
)

30 
	~<lib›ícm3/°m32/f4/syscfg.h
>

31 #ñi‡
deföed
(
STM32F7
)

32 
	~<lib›ícm3/°m32/f7/syscfg.h
>

33 #ñi‡
deföed
(
STM32L0
)

34 
	~<lib›ícm3/°m32/l0/syscfg.h
>

35 #ñi‡
deföed
(
STM32L1
)

36 
	~<lib›ícm3/°m32/l1/syscfg.h
>

37 #ñi‡
deföed
(
STM32L4
)

38 
	~<lib›ícm3/°m32/l4/syscfg.h
>

39 #ñi‡
deföed
(
STM32G0
)

40 
	~<lib›ícm3/°m32/g0/syscfg.h
>

41 #ñi‡
deföed
(
STM32H7
)

42 
	~<lib›ícm3/°m32/h7/syscfg.h
>

	@lib/libopencm3/include/libopencm3/stm32/timer.h

22 
	~<lib›ícm3/cm3/comm⁄.h
>

23 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

25 #i‡
deföed
(
STM32F0
)

26 
	~<lib›ícm3/°m32/f0/timî.h
>

27 #ñi‡
deföed
(
STM32F1
)

28 
	~<lib›ícm3/°m32/f1/timî.h
>

29 #ñi‡
deföed
(
STM32F2
)

30 
	~<lib›ícm3/°m32/f2/timî.h
>

31 #ñi‡
deföed
(
STM32F3
)

32 
	~<lib›ícm3/°m32/f3/timî.h
>

33 #ñi‡
deföed
(
STM32F4
)

34 
	~<lib›ícm3/°m32/f4/timî.h
>

35 #ñi‡
deföed
(
STM32F7
)

36 
	~<lib›ícm3/°m32/f7/timî.h
>

37 #ñi‡
deföed
(
STM32L0
)

38 
	~<lib›ícm3/°m32/l0/timî.h
>

39 #ñi‡
deföed
(
STM32L1
)

40 
	~<lib›ícm3/°m32/l1/timî.h
>

41 #ñi‡
deföed
(
STM32L4
)

42 
	~<lib›ícm3/°m32/l4/timî.h
>

43 #ñi‡
deföed
(
STM32G0
)

44 
	~<lib›ícm3/°m32/g0/timî.h
>

45 #ñi‡
deföed
(
STM32H7
)

46 
	~<lib›ícm3/°m32/h7/timî.h
>

	@lib/libopencm3/include/libopencm3/stm32/tools.h

20 #i‚de‡
LIBOPENCM3_TOOLS_H


21 
	#LIBOPENCM3_TOOLS_H


	)

28 
	#GET_REG
(
REG
Ë((
uöt16_t
Ë*(REG))

	)

31 
	#SET_REG
(
REG
, 
VAL
Ë(*(REGË(
uöt16_t
)(VAL))

	)

34 
	#CLR_REG_BIT
(
REG
, 
BIT
Ë
	`SET_REG
((REG), (~(BIT)))

	)

37 
	#CLR_REG_BIT_MSK_AND_SET
(
REG
, 
MSK
, 
BIT
, 
EXTRA_BITS
) \

38 
	`SET_REG
((
REG
), (
	`GET_REG
((REG)Ë& (
MSK
Ë& (~(
BIT
))Ë| (
EXTRA_BITS
))

	)

40 
	#CLR_REG_BIT_MSK
(
REG
, 
MSK
, 
BIT
) \

41 
	`CLR_REG_BIT_MSK_AND_SET
((
REG
), (
MSK
), (
BIT
), 0)

	)

44 
	#GET_REG_BIT
(
REG
, 
BIT
Ë(
	`GET_REG
(REGË& (BIT))

	)

56 
	#TOG_SET_REG_BIT_MSK_AND_SET
(
REG
, 
MSK
, 
BIT
, 
EXTRA_BITS
) \

58 
uöt16_t
 
toggÀ_mask
 = 
	`GET_REG
(
REG
Ë& (
MSK
); \

59 
toggÀ_mask
 ^
BIT
; \

60 
	`SET_REG
((
REG
), 
toggÀ_mask
 | (
EXTRA_BITS
)); \

61 } 0)

	)

63 
	#TOG_SET_REG_BIT_MSK
(
REG
, 
MSK
, 
BIT
) \

64 
	`TOG_SET_REG_BIT_MSK_AND_SET
((
REG
), (
MSK
), (
BIT
), 0)

	)

	@lib/libopencm3/include/libopencm3/stm32/tsc.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F0
)

24 
	~<lib›ícm3/°m32/f0/tsc.h
>

	@lib/libopencm3/include/libopencm3/stm32/usart.h

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

23 #i‡
deföed
(
STM32F0
)

24 
	~<lib›ícm3/°m32/f0/ußπ.h
>

25 #ñi‡
deföed
(
STM32F1
)

26 
	~<lib›ícm3/°m32/f1/ußπ.h
>

27 #ñi‡
deföed
(
STM32F2
)

28 
	~<lib›ícm3/°m32/f2/ußπ.h
>

29 #ñi‡
deföed
(
STM32F3
)

30 
	~<lib›ícm3/°m32/f3/ußπ.h
>

31 #ñi‡
deföed
(
STM32F4
)

32 
	~<lib›ícm3/°m32/f4/ußπ.h
>

33 #ñi‡
deföed
(
STM32F7
)

34 
	~<lib›ícm3/°m32/f7/ußπ.h
>

35 #ñi‡
deföed
(
STM32L0
)

36 
	~<lib›ícm3/°m32/l0/ußπ.h
>

37 #ñi‡
deföed
(
STM32L1
)

38 
	~<lib›ícm3/°m32/l1/ußπ.h
>

39 #ñi‡
deföed
(
STM32L4
)

40 
	~<lib›ícm3/°m32/l4/ußπ.h
>

41 #ñi‡
deföed
(
STM32G0
)

42 
	~<lib›ícm3/°m32/g0/ußπ.h
>

43 #ñi‡
deföed
(
STM32H7
)

44 
	~<lib›ícm3/°m32/h7/ußπ.h
>

	@lib/libopencm3/include/libopencm3/stm32/wwdg.h

20 #i‚de‡
LIBOPENCM3_WWDG_H


21 
	#LIBOPENCM3_WWDG_H


	)

23 
	~<lib›ícm3/cm3/comm⁄.h
>

24 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

29 
	#WWDG_CR
 
	`MMIO32
(
WWDG_BASE
 + 0x00)

	)

32 
	#WWDG_CFR
 
	`MMIO32
(
WWDG_BASE
 + 0x04)

	)

35 
	#WWDG_SR
 
	`MMIO32
(
WWDG_BASE
 + 0x08)

	)

42 
	#WWDG_CR_WDGA
 (1 << 7)

	)

45 
	#WWDG_CR_T_LSB
 0

	)

46 
	#WWDG_CR_T0
 (1 << 0)

	)

47 
	#WWDG_CR_T1
 (1 << 1)

	)

48 
	#WWDG_CR_T2
 (1 << 2)

	)

49 
	#WWDG_CR_T3
 (1 << 3)

	)

50 
	#WWDG_CR_T4
 (1 << 4)

	)

51 
	#WWDG_CR_T5
 (1 << 5)

	)

52 
	#WWDG_CR_T6
 (1 << 6)

	)

59 
	#WWDG_CFR_EWI
 (1 << 9)

	)

62 
	#WWDG_CFR_WDGTB_LSB
 7

	)

63 
	#WWDG_CFR_WDGTB_CK_DIV1
 0x0

	)

64 
	#WWDG_CFR_WDGTB_CK_DIV2
 0x1

	)

65 
	#WWDG_CFR_WDGTB_CK_DIV4
 0x2

	)

66 
	#WWDG_CFR_WDGTB_CK_DIV8
 0x3

	)

69 
	#WWDG_CFG_W_LSB
 0

	)

70 
	#WWDG_CFG_W
 (1 << 0)

	)

77 
	#WWDG_SR_EWIF
 (1 << 0)

	)

	@lib/libopencm3/include/libopencm3/swm050/clk.h

28 #i‚de‡
LIBOPENCM3_CLK_H


29 
	#LIBOPENCM3_CLK_H


	)

30 
	~<lib›ícm3/cm3/comm⁄.h
>

31 
	~<lib›ícm3/swm050/mem‹ym≠.h
>

36 
	e˛k_•ìds
 {

37 
	mCLK_18MHZ
,

38 
	mCLK_36MHZ


45 
	#CLK_MASK
 0xFFFFFC00

	)

48 
BEGIN_DECLS


50 
˛k_•ìd
(
˛k_•ìds
 
mhz
, 
uöt16_t
 
div
);

52 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/swm050/doc-swm050.h

	@lib/libopencm3/include/libopencm3/swm050/flash.h

28 #i‚de‡
LIBOPENCM3_FLASH_H


29 
	#LIBOPENCM3_FLASH_H


	)

31 
	~<lib›ícm3/cm3/comm⁄.h
>

33 
BEGIN_DECLS


35 
uöt32_t
 
Êash_wrôe
(uöt32_à*
de°
, uöt32_à*
§c
, 
uöt8_t
 
˙t
);

36 
uöt32_t
 
Êash_ªad
(uöt32_à*
§c
, uöt32_à*
de°
, 
uöt8_t
 
˙t
);

37 
uöt32_t
 
Êash_îa£
();

39 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/swm050/gpio.h

29 #i‚de‡
LIBOPENCM3_GPIO_H


30 
	#LIBOPENCM3_GPIO_H


	)

31 
	~<lib›ícm3/cm3/comm⁄.h
>

32 
	~<lib›ícm3/swm050/mem‹ym≠.h
>

37 
	#GPIO0
 (1 << 0)

	)

38 
	#GPIO1
 (1 << 1)

	)

39 
	#GPIO2
 (1 << 2)

	)

40 
	#GPIO3
 (1 << 3)

	)

41 
	#GPIO4
 (1 << 4)

	)

42 
	#GPIO5
 (1 << 5)

	)

43 
	#GPIO6
 (1 << 6)

	)

44 
	#GPIO7
 (1 << 7)

	)

45 
	#GPIO8
 (1 << 8)

	)

46 
	#GPIO9
 (1 << 9)

	)

47 
	#GPIO_ALL
 0x3ff

	)

53 
	egpio_dú
 {

54 
	mGPIO_INPUT
,

55 
	mGPIO_OUTPUT


62 
	egpio_pﬁ
 {

63 
	mGPIO_POL_LOW
,

64 
	mGPIO_POL_HIGH


71 
	egpio_åig_ty≥
 {

72 
	mGPIO_TRIG_LEVEL
,

73 
	mGPIO_TRIG_EDGE


80 
	egpio_öt_masked
 {

81 
	mGPIO_UNMASKED
,

82 
	mGPIO_MASKED


90 
	#GPIO_ADATA
 
	`MMIO32
(
GPIO_BASE
 + 0x0)

	)

92 
	#GPIO_ADIR
 
	`MMIO32
(
GPIO_BASE
 + 0x4)

	)

94 
	#GPIO_INTEN_A
 
	`MMIO32
(
GPIO_BASE
 + 0x30)

	)

96 
	#GPIO_INTMASK_A
 
	`MMIO32
(
GPIO_BASE
 + 0x34)

	)

98 
	#GPIO_INTLEVEL_A
 
	`MMIO32
(
GPIO_BASE
 + 0x38)

	)

100 
	#GPIO_INTPOLARITY_A
 
	`MMIO32
(
GPIO_BASE
 + 0x3c)

	)

102 
	#GPIO_INTSTAT_A
 
	`MMIO32
(
GPIO_BASE
 + 0x40)

	)

104 
	#GPIO_RAWINTSTAT_A
 
	`MMIO32
(
GPIO_BASE
 + 0x44)

	)

106 
	#GPIO_INTEOI_A
 
	`MMIO32
(
GPIO_BASE
 + 0x48)

	)

108 
	#GPIO_AEXT
 
	`MMIO32
(
GPIO_BASE
 + 0x4c)

	)

111 
BEGIN_DECLS


113 
gpio_£t
(
uöt16_t
 
gpios
);

114 
gpio_˛ór
(
uöt16_t
 
gpios
);

115 
uöt16_t
 
gpio_gë
(uöt16_à
gpios
);

116 
gpio_toggÀ
(
uöt16_t
 
gpios
);

118 
gpio_öput
(
uöt16_t
 
gpios
);

119 
gpio_ouçut
(
uöt16_t
 
gpios
);

121 
gpio_öt_íabÀ
(
uöt16_t
 
gpios
, 
boﬁ
 
í
);

122 
gpio_öt_mask
(
uöt16_t
 
gpios
, 
gpio_öt_masked
 
masked
);

123 
gpio_öt_ty≥
(
uöt16_t
 
gpios
, 
gpio_åig_ty≥
 
ty≥
);

124 
gpio_öt_pﬁ
(
uöt16_t
 
gpios
, 
gpio_pﬁ
 
pﬁ
);

125 
uöt16_t
 
gpio_öt_°©us
();

126 
uöt16_t
 
gpio_öt_øw_°©us
();

127 
gpio_öt_˛ór
(
uöt16_t
 
gpios
);

129 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/swm050/memorymap.h

28 #i‚de‡
LIBOPENCM3_MEMORYMAP_H


29 
	#LIBOPENCM3_MEMORYMAP_H


	)

30 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

35 
	#PERIPH_BASE
 (0x40000000U)

	)

37 
	#SYSTEM_CON_BASE
 (
PERIPH_BASE
 + 0x0)

	)

38 
	#GPIO_BASE
 (
PERIPH_BASE
 + 0x1000)

	)

39 
	#TIMER_SE0_BASE
 (
PERIPH_BASE
 + 0x2000)

	)

40 
	#TIMER_SE1_BASE
 (
PERIPH_BASE
 + 0x2400)

	)

41 
	#WDT_BASE
 (
PERIPH_BASE
 + 0x19000)

	)

42 
	#SYSCTL_BASE
 (
PERIPH_BASE
 + 0xf0000)

	)

	@lib/libopencm3/include/libopencm3/swm050/pwr.h

28 #i‚de‡
LIBOPENCM3_PWR_H


29 
	#LIBOPENCM3_PWR_H


	)

30 
	~<lib›ícm3/cm3/comm⁄.h
>

31 
	~<lib›ícm3/swm050/mem‹ym≠.h
>

33 
BEGIN_DECLS


35 
pwr_¶ìp
();

37 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/swm050/syscon.h

29 #i‚de‡
LIBOPENCM3_SYSCON_H


30 
	#LIBOPENCM3_SYSCON_H


	)

31 
	~<lib›ícm3/cm3/comm⁄.h
>

32 
	~<lib›ícm3/swm050/mem‹ym≠.h
>

38 
	#SYSCON_SWD_SEL
 
	`MMIO32
(
SYSTEM_CON_BASE
 + 0x30)

	)

40 
	#SYSCON_PORTA_SEL
 
	`MMIO32
(
SYSTEM_CON_BASE
 + 0x80)

	)

42 
	#SYSCON_PORTA_PULLUP
 
	`MMIO32
(
SYSTEM_CON_BASE
 + 0x90)

	)

44 
	#SYSCON_PORTA_INEN
 
	`MMIO32
(
SYSTEM_CON_BASE
 + 0xe0)

	)

47 
BEGIN_DECLS


49 
sysc⁄_£l_af
(
uöt16_t
 
gpios
, 
boﬁ
 
af_í
);

50 
sysc⁄_puŒup
(
uöt16_t
 
gpios
, 
boﬁ
 
í
);

51 
sysc⁄_öput_íabÀ
(
uöt16_t
 
gpios
, 
boﬁ
 
í
);

52 
sysc⁄_£l_swd
(
boﬁ
 
í
);

54 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/swm050/sysctl.h

29 #i‚de‡
LIBOPENCM3_SYSCTL_H


30 
	#LIBOPENCM3_SYSCTL_H


	)

31 
	~<lib›ícm3/cm3/comm⁄.h
>

32 
	~<lib›ícm3/swm050/mem‹ym≠.h
>

36 
	#SYSCTL_SYS_CFG_2_SLEEP
 (1 << 4)

	)

37 
	#SYSCTL_SYS_CFG_1_TIMERSE1
 (1 << 17)

	)

38 
	#SYSCTL_SYS_CFG_1_TIMERSE0
 (1 << 6)

	)

39 
	#SYSCTL_SYS_CFG_1_WDT
 (1 << 4)

	)

46 
	#SYSCTL_SYS_CFG_0
 
	`MMIO32
(
SYSCTL_BASE
 + 0x0)

	)

48 
	#SYSCTL_SYS_CFG_1
 
	`MMIO32
(
SYSCTL_BASE
 + 0x4)

	)

50 
	#SYSCTL_SYS_DBLF
 
	`MMIO32
(
SYSCTL_BASE
 + 0x8)

	)

54 
	#SYSCTL_SYS_CFG_2
 
	`MMIO32
(
SYSCTL_BASE
 + 0xC)

	)

	@lib/libopencm3/include/libopencm3/swm050/timer.h

28 #i‚de‡
LIBOPENCM3_TIMER_H


29 
	#LIBOPENCM3_TIMER_H


	)

30 
	~<lib›ícm3/cm3/comm⁄.h
>

31 
	~<lib›ícm3/swm050/mem‹ym≠.h
>

35 
	#TIMER_SE0
 
TIMER_SE0_BASE


	)

36 
	#TIMER_SE1
 
TIMER_SE1_BASE


	)

40 
	etimî_Àvñ
 {

41 
	mTIMER_LEVEL_LOW
,

42 
	mTIMER_LEVEL_HIGH


46 
	etimî_edge_modes
 {

48 
	mTIMER_EDGE_RISING
,

50 
	mTIMER_EDGE_FALLING


54 
	etimî_›î©i⁄_modes
 {

55 
	mTIMER_MODE_COUNTER
,

56 
	mTIMER_MODE_PWM
,

57 
	mTIMER_MODE_PULSE_CAPTURE
,

58 
	mTIMER_MODE_DUTY_CYCLE_CAPTURE


62 
	etimî_˛k_§c
 {

63 
	mTIMER_CLK_INTERNAL
,

64 
	mTIMER_CLK_EXTERNAL


68 
	etimî_öt_masked
 {

69 
	mTIMER_UNMASKED
,

70 
	mTIMER_MASKED


74 
	etimî_lo›_modes
 {

75 
	mTIMER_LOOP_MODE
,

76 
	mTIMER_SINGLE_MODE


80 
	etimî_ouçut_modes
 {

81 
	mTIMER_OUTPUT_NONE
,

82 
	mTIMER_OUTPUT_INVERT
,

83 
	mTIMER_OUTPUT_HIGH
,

84 
	mTIMER_OUTPUT_LOW


88 
	etimî_pwm_≥riod
 {

89 
	mTIMER_PERIOD_0
,

90 
	mTIMER_PERIOD_1


94 
	#TIMER_DIV_MASK
 (0x3F << 16)

	)

99 
	#TIMER_CTRL
(
x
Ë
	`MMIO32
(x + 0x0)

	)

102 
	#TIMER_TARVAL
(
x
Ë
	`MMIO32
(x + 0x4)

	)

104 
	#TIMER_CURVAL
(
x
Ë
	`MMIO32
(x + 0x8)

	)

106 
	#TIMER_CAPW
(
x
Ë
	`MMIO32
(x + 0xC)

	)

108 
	#TIMER_CAPLH
(
x
Ë
	`MMIO32
(x + 0x10)

	)

110 
	#TIMER_MOD2LF
(
x
Ë
	`MMIO32
(x + 0x14)

	)

112 
	#TIMER_OUTPVAL
(
x
Ë
	`MMIO32
(x + 0x80)

	)

114 
	#TIMER_INTCTL
(
x
Ë
	`MMIO32
(x + 0x84)

	)

116 
	#TIMER_INTSTAT
(
x
Ë
	`MMIO32
(x + 0x88)

	)

118 
	#TIMER_INTMSKSTAT
(
x
Ë
	`MMIO32
(x + 0x8C)

	)

120 
	#TIMER_INTFLAG
(
x
Ë
	`MMIO32
(x + 0x90)

	)

125 
	#TIMER_CTRL_EN
 1

	)

127 
	#TIMER_CTRL_OSCMOD
 (1 << 8)

	)

129 
	#TIMER_CTRL_TMOD
 (1 << 16)

	)

131 
	#TIMER_CTRL_LMOD
 (1 << 28)

	)

133 
	#TIMER_CTRL_OUTMOD_MASK
 0x3

	)

134 
	#TIMER_CTRL_OUTMOD_SHIFT
 12

	)

136 
	#TIMER_CTRL_WMOD_MASK
 0x3

	)

137 
	#TIMER_CTRL_WMOD_SHIFT
 4

	)

139 
	#TIMER_INTCTL_INTMSK
 (1 << 1)

	)

141 
	#TIMER_INTCTL_INTEN
 1

	)

144 
BEGIN_DECLS


146 
timî_cou¡î_£tup
(
uöt32_t
 
timî
,

147 
boﬁ
 
timî_öt_í
,

148 
timî_edge_modes
 
edge_mode
,

149 
timî_lo›_modes
 
lo›_mode
,

150 
timî_˛k_§c
 
˛k_§c
,

151 
timî_ouçut_modes
 
ouçut_mode
,

152 
timî_Àvñ
 
ouçut_Àvñ
,

153 
uöt32_t
 
èrgë
);

155 
timî_pwm_£tup
(
uöt32_t
 
timî
,

156 
boﬁ
 
timî_öt_í
,

157 
timî_edge_modes
 
edge_mode
,

158 
timî_˛k_§c
 
˛k_§c
,

159 
timî_Àvñ
 
ouçut_Àvñ
,

160 
uöt16_t
 
èrgë1
,

161 
uöt16_t
 
èrgë2
);

163 
timî_pul£_ˇ±uª_£tup
(
uöt32_t
 
timî
,

164 
boﬁ
 
timî_öt_í
,

165 
timî_edge_modes
 
edge_mode
,

166 
timî_lo›_modes
 
lo›_mode
);

168 
timî_duty_cy˛e_ˇ±uª_£tup
(
uöt32_t
 
timî
,

169 
boﬁ
 
timî_öt_í
,

170 
timî_edge_modes
 
edge_mode
,

171 
timî_lo›_modes
 
lo›_mode
);

173 
timî_˛ock_div
(
uöt8_t
 
div
);

174 
timî_íabÀ
(
uöt32_t
 
timî
, 
boﬁ
 
í
);

175 
timî_˛ock_íabÀ
(
uöt32_t
 
timî
, 
boﬁ
 
í
);

176 
timî_›î©i⁄_mode
(
uöt32_t
 
timî
, 
timî_›î©i⁄_modes
 
mode
);

177 
timî_ouçut_mode
(
uöt32_t
 
timî
, 
timî_ouçut_modes
 
mode
);

178 
timî_ouçut_Àvñ
(
uöt32_t
 
timî
, 
timî_Àvñ
 
Àvñ
);

179 
timî_edge_mode
(
uöt32_t
 
timî
, 
timî_edge_modes
 
mode
);

180 
timî_lo›_mode
(
uöt32_t
 
timî
, 
timî_lo›_modes
 
mode
);

181 
timî_˛ock_sour˚
(
uöt32_t
 
timî
, 
timî_˛k_§c
 
§c
);

182 
timî_cou¡î_èrgë_vÆue
(
uöt32_t
 
timî
, uöt32_à
èrgë
);

183 
timî_pwm_èrgë_vÆue
(
uöt32_t
 
timî
, 
uöt16_t
 
≥riod0
, uöt16_à
≥riod1
);

184 
timî_öt_íabÀ
(
uöt32_t
 
timî
, 
boﬁ
 
í
);

185 
timî_öt_mask
(
uöt32_t
 
timî
, 
timî_öt_masked
 
masked
);

186 
uöt32_t
 
timî_gë_cuºít_vÆue
(uöt32_à
timî
);

187 
uöt32_t
 
timî_gë_cy˛e_width
(uöt32_à
timî
);

188 
uöt32_t
 
timî_gë_pul£_width
(uöt32_à
timî
);

189 
timî_pwm_≥riod
 
timî_gë_pwm_≥riod
(
uöt32_t
 
timî
);

190 
boﬁ
 
timî_öt_°©us
(
uöt32_t
 
timî
);

191 
boﬁ
 
timî_öt_øw_°©us
(
uöt32_t
 
timî
);

192 
boﬁ
 
timî_öt_ovîÊow_°©us
(
uöt32_t
 
timî
);

194 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/swm050/wdt.h

28 #i‚de‡
LIBOPENCM3_WDT_H


29 
	#LIBOPENCM3_WDT_H


	)

31 
	~<lib›ícm3/cm3/comm⁄.h
>

32 
	~<lib›ícm3/swm050/mem‹ym≠.h
>

37 
	ewdt_modes
 {

39 
	mWDT_MODE_RESET
,

42 
	mWDT_MODE_INT


48 
	#WDT_CR
 
	`MMIO32
(
WDT_BASE
 + 0x0)

	)

49 
	#WDT_TORR
 
	`MMIO32
(
WDT_BASE
 + 0x04)

	)

50 
	#WDT_CCVR
 
	`MMIO32
(
WDT_BASE
 + 0x08)

	)

51 
	#WDT_CRR
 
	`MMIO32
(
WDT_BASE
 + 0x0C)

	)

52 
	#WDT_STAT
 
	`MMIO32
(
WDT_BASE
 + 0x10)

	)

53 
	#WDT_EOI
 
	`MMIO32
(
WDT_BASE
 + 0x14)

	)

56 
BEGIN_DECLS


58 
wdt_£tup
(
wdt_modes
 
mode
, 
uöt8_t
 
time1
, uöt8_à
time2
);

59 
wdt_íabÀ
(
boﬁ
 
í
);

60 
wdt_mode
(
wdt_modes
 
mode
);

61 
wdt_ª£t
();

62 
boﬁ
 
wdt_öt_°©us
();

63 
wdt_˛ór_öt
();

64 
wdt_˛ock_íabÀ
(
boﬁ
 
í
);

65 
uöt32_t
 
wdt_gë_vÆue
();

66 
wdt_£t_time
(
uöt8_t
 
time1
, uöt8_à
time2
);

68 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/usb/audio.h

40 #i‚de‡
LIBOPENCM3_USB_AUDIO_H


41 
	#LIBOPENCM3_USB_AUDIO_H


	)

49 
	#USB_CLASS_AUDIO
 0x01

	)

52 
	#USB_AUDIO_SUBCLASS_UNDEFINED
 0x00

	)

53 
	#USB_AUDIO_SUBCLASS_CONTROL
 0x01

	)

54 
	#USB_AUDIO_SUBCLASS_AUDIOSTREAMING
 0x02

	)

55 
	#USB_AUDIO_SUBCLASS_MIDISTREAMING
 0x03

	)

58 
	#USB_AUDIO_DT_CS_UNDEFINED
 0x20

	)

59 
	#USB_AUDIO_DT_CS_DEVICE
 0x21

	)

60 
	#USB_AUDIO_DT_CS_CONFIGURATION
 0x22

	)

61 
	#USB_AUDIO_DT_CS_STRING
 0x23

	)

62 
	#USB_AUDIO_DT_CS_INTERFACE
 0x24

	)

63 
	#USB_AUDIO_DT_CS_ENDPOINT
 0x25

	)

66 
	#USB_AUDIO_TYPE_AC_DESCRIPTOR_UNDEFINED
 0x00

	)

67 
	#USB_AUDIO_TYPE_HEADER
 0x01

	)

68 
	#USB_AUDIO_TYPE_INPUT_TERMINAL
 0x02

	)

69 
	#USB_AUDIO_TYPE_OUTPUT_TERMINAL
 0x03

	)

70 
	#USB_AUDIO_TYPE_MIXER_UNIT
 0x04

	)

71 
	#USB_AUDIO_TYPE_SELECTOR_UNIT
 0x05

	)

72 
	#USB_AUDIO_TYPE_FEATURE_UNIT
 0x06

	)

73 
	#USB_AUDIO_TYPE_PROCESSING_UNIT
 0x07

	)

74 
	#USB_AUDIO_TYPE_EXTENSION_UNIT
 0x08

	)

77 
	susb_audio_hódî_des¸ùt‹_hód
 {

78 
uöt8_t
 
	mbLígth
;

79 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

80 
uöt8_t
 
	mbDes¸ùt‹Subty≥
;

81 
uöt16_t
 
	mbcdADC
;

82 
uöt16_t
 
	mwTŸÆLígth
;

83 
uöt8_t
 
	mböCﬁÀ˘i⁄
;

85 } 
__©åibuã__
((
∑cked
));

88 
	susb_audio_hódî_des¸ùt‹_body
 {

90 
uöt8_t
 
	mbaI¡îÁ˚Nr
;

91 } 
__©åibuã__
((
∑cked
));

94 
	susb_audio_öput_ãrmöÆ_des¸ùt‹
 {

95 
uöt8_t
 
	mbLígth
;

96 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

97 
uöt8_t
 
	mbDes¸ùt‹Subty≥
;

98 
uöt8_t
 
	mbTîmöÆID
;

99 
uöt16_t
 
	mwTîmöÆTy≥
;

100 
uöt8_t
 
	mbAssocTîmöÆ
;

101 
uöt8_t
 
	mbNrCh™√ls
;

102 
uöt16_t
 
	mwCh™√lC⁄fig
;

103 
uöt8_t
 
	miCh™√lNames
;

104 
uöt8_t
 
	miTîmöÆ
;

105 } 
__©åibuã__
((
∑cked
));

108 
	susb_audio_ouçut_ãrmöÆ_des¸ùt‹
 {

109 
uöt8_t
 
	mbLígth
;

110 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

111 
uöt8_t
 
	mbDes¸ùt‹Subty≥
;

112 
uöt8_t
 
	mbTîmöÆID
;

113 
uöt16_t
 
	mwTîmöÆTy≥
;

114 
uöt8_t
 
	mbAssocTîmöÆ
;

115 
uöt8_t
 
	mbSour˚ID
;

116 
uöt8_t
 
	miTîmöÆ
;

117 } 
__©åibuã__
((
∑cked
));

120 
	susb_audio_„©uª_unô_des¸ùt‹_hód
 {

121 
uöt8_t
 
	mbLígth
;

122 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

123 
uöt8_t
 
	mbDes¸ùt‹Subty≥
;

124 
uöt8_t
 
	mbUnôID
;

125 
uöt8_t
 
	mbSour˚ID
;

126 
uöt8_t
 
	mbC⁄åﬁSize
;

127 
uöt16_t
 
	mbmaC⁄åﬁMa°î
;

131 } 
__©åibuã__
((
∑cked
));

134 
	susb_audio_„©uª_unô_des¸ùt‹_body
 {

136 
uöt16_t
 
	mbmaC⁄åﬁ
;

138 } 
__©åibuã__
((
∑cked
));

141 
	susb_audio_„©uª_unô_des¸ùt‹_èû
 {

143 
uöt8_t
 
	miFótuª
;

144 } 
__©åibuã__
((
∑cked
));

151 
	susb_audio_„©uª_unô_des¸ùt‹_2ch
 {

152 
usb_audio_„©uª_unô_des¸ùt‹_hód
 
	mhód
;

153 
usb_audio_„©uª_unô_des¸ùt‹_body
 
	mch™√l_c⁄åﬁ
[2];

154 
usb_audio_„©uª_unô_des¸ùt‹_èû
 
	mèû
;

155 } 
__©åibuã__
((
∑cked
));

158 
	susb_audio_°ªam_öãrÁ˚_des¸ùt‹
 {

159 
uöt8_t
 
	mbLígth
;

160 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

161 
uöt8_t
 
	mbDes¸ùt‹Subty≥
;

162 
uöt8_t
 
	mbTîmöÆLök
;

163 
uöt8_t
 
	mbDñay
;

164 
uöt16_t
 
	mwF‹m©Tag
;

165 } 
__©åibuã__
((
∑cked
));

168 
	susb_audio_°ªam_ídpoöt_des¸ùt‹
 {

169 
uöt8_t
 
	mbLígth
;

170 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

171 
uöt8_t
 
	mbEndpoötAddªss
;

172 
uöt8_t
 
	mbmAâribuãs
;

173 
uöt16_t
 
	mwMaxPackëSize
;

174 
uöt8_t
 
	mbI¡îvÆ
;

175 
uöt8_t
 
	mbRe‰esh
;

176 
uöt8_t
 
	mbSynchAddªss
;

177 } 
__©åibuã__
((
∑cked
));

180 
	susb_audio_°ªam_audio_ídpoöt_des¸ùt‹
 {

181 
uöt8_t
 
	mbLígth
;

182 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

183 
uöt8_t
 
	mbDes¸ùt‹Subty≥
;

184 
uöt8_t
 
	mbmAâribuãs
;

185 
uöt8_t
 
	mbLockDñayUnôs
;

186 
uöt16_t
 
	mwLockDñay
;

187 } 
__©åibuã__
((
∑cked
));

195 
	susb_audio_f‹m©_ty≥1_des¸ùt‹_hód
 {

196 
uöt8_t
 
	mbLígth
;

197 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

198 
uöt8_t
 
	mbDes¸ùt‹Subty≥
;

199 
uöt8_t
 
	mbF‹m©Ty≥
;

200 
uöt8_t
 
	mbNrCh™√ls
;

201 
uöt8_t
 
	mbSubFømeSize
;

202 
uöt8_t
 
	mbBôResﬁuti⁄
;

203 
uöt8_t
 
	mbSamFªqTy≥
;

205 } 
__©åibuã__
((
∑cked
));

208 
	susb_audio_f‹m©_c⁄töuous_ßm∂ög_‰equícy
 {

210 
uöt32_t
 
	mtLowîSamFªq
 : 24;

211 
uöt32_t
 
	mtUµîSamFªq
 : 24;

212 } 
__©åibuã__
((
∑cked
));

215 
	susb_audio_f‹m©_dis¸ëe_ßm∂ög_‰equícy
 {

217 
uöt32_t
 
	mtSamFªq
 : 24;

218 } 
__©åibuã__
((
∑cked
));

225 
	susb_audio_f‹m©_ty≥1_des¸ùt‹_1‰eq
 {

226 
usb_audio_f‹m©_ty≥1_des¸ùt‹_hód
 
	mhód
;

227 
usb_audio_f‹m©_dis¸ëe_ßm∂ög_‰equícy
 
	m‰eqs
[1];

228 } 
__©åibuã__
((
∑cked
));

	@lib/libopencm3/include/libopencm3/usb/cdc.h

38 #i‚de‡
__CDC_H


39 
	#__CDC_H


	)

47 
	#USB_CLASS_CDC
 0x02

	)

50 
	#USB_CDC_SUBCLASS_DLCM
 0x01

	)

51 
	#USB_CDC_SUBCLASS_ACM
 0x02

	)

55 
	#USB_CDC_PROTOCOL_NONE
 0x00

	)

56 
	#USB_CDC_PROTOCOL_AT
 0x01

	)

60 
	#USB_CLASS_DATA
 0x0A

	)

63 
	#CS_INTERFACE
 0x24

	)

64 
	#CS_ENDPOINT
 0x25

	)

68 
	#USB_CDC_TYPE_HEADER
 0x00

	)

69 
	#USB_CDC_TYPE_CALL_MANAGEMENT
 0x01

	)

70 
	#USB_CDC_TYPE_ACM
 0x02

	)

72 
	#USB_CDC_TYPE_UNION
 0x06

	)

76 
	susb_cdc_hódî_des¸ùt‹
 {

77 
uöt8_t
 
	mbFun˘i⁄Lígth
;

78 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

79 
uöt8_t
 
	mbDes¸ùt‹Subty≥
;

80 
uöt16_t
 
	mbcdCDC
;

81 } 
__©åibuã__
((
∑cked
));

84 
	susb_cdc_uni⁄_des¸ùt‹
 {

85 
uöt8_t
 
	mbFun˘i⁄Lígth
;

86 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

87 
uöt8_t
 
	mbDes¸ùt‹Subty≥
;

88 
uöt8_t
 
	mbC⁄åﬁI¡îÁ˚
;

89 
uöt8_t
 
	mbSub‹dö©eI¡îÁ˚0
;

91 } 
__©åibuã__
((
∑cked
));

100 
	susb_cdc_ˇŒ_m™agemít_des¸ùt‹
 {

101 
uöt8_t
 
	mbFun˘i⁄Lígth
;

102 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

103 
uöt8_t
 
	mbDes¸ùt‹Subty≥
;

104 
uöt8_t
 
	mbmC≠abûôõs
;

105 
uöt8_t
 
	mbD©aI¡îÁ˚
;

106 } 
__©åibuã__
((
∑cked
));

109 
	susb_cdc_acm_des¸ùt‹
 {

110 
uöt8_t
 
	mbFun˘i⁄Lígth
;

111 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

112 
uöt8_t
 
	mbDes¸ùt‹Subty≥
;

113 
uöt8_t
 
	mbmC≠abûôõs
;

114 } 
__©åibuã__
((
∑cked
));

118 
	#USB_CDC_REQ_SET_LINE_CODING
 0x20

	)

120 
	#USB_CDC_REQ_SET_CONTROL_LINE_STATE
 0x22

	)

124 
	susb_cdc_löe_codög
 {

125 
uöt32_t
 
	mdwDTER©e
;

126 
uöt8_t
 
	mbCh¨F‹m©
;

127 
uöt8_t
 
	mbP¨ôyTy≥
;

128 
uöt8_t
 
	mbD©aBôs
;

129 } 
__©åibuã__
((
∑cked
));

131 
	eusb_cdc_löe_codög_bCh¨F‹m©
 {

132 
	mUSB_CDC_1_STOP_BITS
 = 0,

133 
	mUSB_CDC_1_5_STOP_BITS
 = 1,

134 
	mUSB_CDC_2_STOP_BITS
 = 2,

137 
	eusb_cdc_löe_codög_bP¨ôyTy≥
 {

138 
	mUSB_CDC_NO_PARITY
 = 0,

139 
	mUSB_CDC_ODD_PARITY
 = 1,

140 
	mUSB_CDC_EVEN_PARITY
 = 2,

141 
	mUSB_CDC_MARK_PARITY
 = 3,

142 
	mUSB_CDC_SPACE_PARITY
 = 4,

147 
	#USB_CDC_NOTIFY_SERIAL_STATE
 0x20

	)

151 
	susb_cdc_nŸifiˇti⁄
 {

152 
uöt8_t
 
	mbmReque°Ty≥
;

153 
uöt8_t
 
	mbNŸifiˇti⁄
;

154 
uöt16_t
 
	mwVÆue
;

155 
uöt16_t
 
	mwIndex
;

156 
uöt16_t
 
	mwLígth
;

157 } 
__©åibuã__
((
∑cked
));

	@lib/libopencm3/include/libopencm3/usb/dfu.h

38 #i‚de‡
__DFU_H


39 
	#__DFU_H


	)

41 
	#USB_CLASS_DFU
 0xFE

	)

43 
	edfu_ªq
 {

44 
	mDFU_DETACH
,

45 
	mDFU_DNLOAD
,

46 
	mDFU_UPLOAD
,

47 
	mDFU_GETSTATUS
,

48 
	mDFU_CLRSTATUS
,

49 
	mDFU_GETSTATE
,

50 
	mDFU_ABORT
,

53 
	edfu_°©us
 {

54 
	mDFU_STATUS_OK
,

55 
	mDFU_STATUS_ERR_TARGET
,

56 
	mDFU_STATUS_ERR_FILE
,

57 
	mDFU_STATUS_ERR_WRITE
,

58 
	mDFU_STATUS_ERR_ERASE
,

59 
	mDFU_STATUS_ERR_CHECK_ERASED
,

60 
	mDFU_STATUS_ERR_PROG
,

61 
	mDFU_STATUS_ERR_VERIFY
,

62 
	mDFU_STATUS_ERR_ADDRESS
,

63 
	mDFU_STATUS_ERR_NOTDONE
,

64 
	mDFU_STATUS_ERR_FIRMWARE
,

65 
	mDFU_STATUS_ERR_VENDOR
,

66 
	mDFU_STATUS_ERR_USBR
,

67 
	mDFU_STATUS_ERR_POR
,

68 
	mDFU_STATUS_ERR_UNKNOWN
,

69 
	mDFU_STATUS_ERR_STALLEDPKT
,

72 
	edfu_°©e
 {

73 
	mSTATE_APP_IDLE
,

74 
	mSTATE_APP_DETACH
,

75 
	mSTATE_DFU_IDLE
,

76 
	mSTATE_DFU_DNLOAD_SYNC
,

77 
	mSTATE_DFU_DNBUSY
,

78 
	mSTATE_DFU_DNLOAD_IDLE
,

79 
	mSTATE_DFU_MANIFEST_SYNC
,

80 
	mSTATE_DFU_MANIFEST
,

81 
	mSTATE_DFU_MANIFEST_WAIT_RESET
,

82 
	mSTATE_DFU_UPLOAD_IDLE
,

83 
	mSTATE_DFU_ERROR
,

86 
	#DFU_FUNCTIONAL
 0x21

	)

87 
	susb_dfu_des¸ùt‹
 {

88 
uöt8_t
 
	mbLígth
;

89 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

90 
uöt8_t
 
	mbmAâribuãs
;

91 
	#USB_DFU_CAN_DOWNLOAD
 0x01

	)

92 
	#USB_DFU_CAN_UPLOAD
 0x02

	)

93 
	#USB_DFU_MANIFEST_TOLERANT
 0x04

	)

94 
	#USB_DFU_WILL_DETACH
 0x08

	)

96 
uöt16_t
 
	mwDëachTimeout
;

97 
uöt16_t
 
	mwTøns„rSize
;

98 
uöt16_t
 
	mbcdDFUVîsi⁄
;

99 } 
__©åibuã__
((
∑cked
));

	@lib/libopencm3/include/libopencm3/usb/doc-usb.h

	@lib/libopencm3/include/libopencm3/usb/dwc/otg_common.h

26 #i‚de‡
LIBOPENCM3_USB_DWC_OTG_COMMON_H


27 
	#LIBOPENCM3_USB_DWC_OTG_COMMON_H


	)

30 
	#OTG_GOTGCTL
 0x000

	)

31 
	#OTG_GOTGINT
 0x004

	)

32 
	#OTG_GAHBCFG
 0x008

	)

33 
	#OTG_GUSBCFG
 0x00C

	)

34 
	#OTG_GRSTCTL
 0x010

	)

35 
	#OTG_GINTSTS
 0x014

	)

36 
	#OTG_GINTMSK
 0x018

	)

37 
	#OTG_GRXSTSR
 0x01C

	)

38 
	#OTG_GRXSTSP
 0x020

	)

39 
	#OTG_GRXFSIZ
 0x024

	)

40 
	#OTG_GNPTXFSIZ
 0x028

	)

41 
	#OTG_GNPTXSTS
 0x02C

	)

42 
	#OTG_GCCFG
 0x038

	)

43 
	#OTG_CID
 0x03C

	)

44 
	#OTG_HPTXFSIZ
 0x100

	)

45 
	#OTG_DIEPTXF
(
x
Ë(0x104 + 4*((x)-1))

	)

48 
	#OTG_HCFG
 0x400

	)

49 
	#OTG_HFIR
 0x404

	)

50 
	#OTG_HFNUM
 0x408

	)

51 
	#OTG_HPTXSTS
 0x410

	)

52 
	#OTG_HAINT
 0x414

	)

53 
	#OTG_HAINTMSK
 0x418

	)

54 
	#OTG_HPRT
 0x440

	)

55 
	#OTG_HCCHAR
(
x
Ë(0x500 + 0x20*(x))

	)

56 
	#OTG_HCINT
(
x
Ë(0x508 + 0x20*(x))

	)

57 
	#OTG_HCINTMSK
(
x
Ë(0x50C + 0x20*(x))

	)

58 
	#OTG_HCTSIZ
(
x
Ë(0x510 + 0x20*(x))

	)

62 
	#OTG_DCFG
 0x800

	)

63 
	#OTG_DCTL
 0x804

	)

64 
	#OTG_DSTS
 0x808

	)

65 
	#OTG_DIEPMSK
 0x810

	)

66 
	#OTG_DOEPMSK
 0x814

	)

67 
	#OTG_DAINT
 0x818

	)

68 
	#OTG_DAINTMSK
 0x81C

	)

69 
	#OTG_DVBUSDIS
 0x828

	)

70 
	#OTG_DVBUSPULSE
 0x82C

	)

71 
	#OTG_DIEPEMPMSK
 0x834

	)

73 
	#OTG_DIEPCTL0
 0x900

	)

74 
	#OTG_DIEPCTL
(
x
Ë(0x900 + 0x20*(x))

	)

75 
	#OTG_DOEPCTL0
 0xB00

	)

76 
	#OTG_DOEPCTL
(
x
Ë(0xB00 + 0x20*(x))

	)

77 
	#OTG_DIEPINT
(
x
Ë(0x908 + 0x20*(x))

	)

78 
	#OTG_DOEPINT
(
x
Ë(0xB08 + 0x20*(x))

	)

79 
	#OTG_DIEPTSIZ0
 0x910

	)

80 
	#OTG_DIEPTSIZ
(
x
Ë(0x910 + 0x20*(x))

	)

81 
	#OTG_DOEPTSIZ0
 0xB10

	)

82 
	#OTG_DOEPTSIZ
(
x
Ë(0xB10 + 0x20*(x))

	)

83 
	#OTG_DTXFSTS
(
x
Ë(0x918 + 0x20*(x))

	)

86 
	#OTG_PCGCCTL
 0xE00

	)

89 
	#OTG_FIFO
(
x
Ë(((xË+ 1Ë<< 12)

	)

94 
	#OTG_GOTGCTL_BSVLD
 (1 << 19)

	)

95 
	#OTG_GOTGCTL_ASVLD
 (1 << 18)

	)

96 
	#OTG_GOTGCTL_DBCT
 (1 << 17)

	)

97 
	#OTG_GOTGCTL_CIDSTS
 (1 << 16)

	)

98 
	#OTG_GOTGCTL_DHNPEN
 (1 << 11)

	)

99 
	#OTG_GOTGCTL_HSHNPEN
 (1 << 10)

	)

100 
	#OTG_GOTGCTL_HNPRQ
 (1 << 9)

	)

101 
	#OTG_GOTGCTL_HNGSCS
 (1 << 8)

	)

102 
	#OTG_GOTGCTL_SRQ
 (1 << 1)

	)

103 
	#OTG_GOTGCTL_SRQSCS
 (1 << 0)

	)

106 
	#OTG_GOTGINT_DBCDNE
 (1 << 19)

	)

107 
	#OTG_GOTGINT_ADTOCHG
 (1 << 18)

	)

108 
	#OTG_GOTGINT_HNGDET
 (1 << 17)

	)

109 
	#OTG_GOTGINT_HNSSCHG
 (1 << 9)

	)

110 
	#OTG_GOTGINT_SRSSCHG
 (1 << 8)

	)

111 
	#OTG_GOTGINT_SEDET
 (1 << 2)

	)

114 
	#OTG_GAHBCFG_GINT
 0x0001

	)

115 
	#OTG_GAHBCFG_TXFELVL
 0x0080

	)

116 
	#OTG_GAHBCFG_PTXFELVL
 0x0100

	)

119 
	#OTG_GUSBCFG_TOCAL
 0x00000003

	)

120 
	#OTG_GUSBCFG_SRPCAP
 0x00000100

	)

121 
	#OTG_GUSBCFG_HNPCAP
 0x00000200

	)

122 
	#OTG_GUSBCFG_TRDT_MASK
 (0x‡<< 10)

	)

123 
	#OTG_GUSBCFG_NPTXRWEN
 0x00004000

	)

124 
	#OTG_GUSBCFG_FHMOD
 0x20000000

	)

125 
	#OTG_GUSBCFG_FDMOD
 0x40000000

	)

126 
	#OTG_GUSBCFG_CTXPKT
 0x80000000

	)

127 
	#OTG_GUSBCFG_PHYSEL
 (1 << 6)

	)

130 
	#OTG_GRSTCTL_AHBIDL
 (1 << 31)

	)

132 
	#OTG_GRSTCTL_TXFNUM_MASK
 (0x1‡<< 6)

	)

133 
	#OTG_GRSTCTL_TXFNUM_ALL
 (0x10 << 6)

	)

134 
	#OTG_GRSTCTL_TXFFLSH
 (1 << 5)

	)

135 
	#OTG_GRSTCTL_RXFFLSH
 (1 << 4)

	)

137 
	#OTG_GRSTCTL_FCRST
 (1 << 2)

	)

138 
	#OTG_GRSTCTL_HSRST
 (1 << 1)

	)

139 
	#OTG_GRSTCTL_CSRST
 (1 << 0)

	)

142 
	#OTG_GINTSTS_WKUPINT
 (1 << 31)

	)

143 
	#OTG_GINTSTS_SRQINT
 (1 << 30)

	)

144 
	#OTG_GINTSTS_DISCINT
 (1 << 29)

	)

145 
	#OTG_GINTSTS_CIDSCHG
 (1 << 28)

	)

147 
	#OTG_GINTSTS_PTXFE
 (1 << 26)

	)

148 
	#OTG_GINTSTS_HCINT
 (1 << 25)

	)

149 
	#OTG_GINTSTS_HPRTINT
 (1 << 24)

	)

151 
	#OTG_GINTSTS_IPXFR
 (1 << 21)

	)

152 
	#OTG_GINTSTS_INCOMPISOOUT
 (1 << 21)

	)

153 
	#OTG_GINTSTS_IISOIXFR
 (1 << 20)

	)

154 
	#OTG_GINTSTS_OEPINT
 (1 << 19)

	)

155 
	#OTG_GINTSTS_IEPINT
 (1 << 18)

	)

157 
	#OTG_GINTSTS_EOPF
 (1 << 15)

	)

158 
	#OTG_GINTSTS_ISOODRP
 (1 << 14)

	)

159 
	#OTG_GINTSTS_ENUMDNE
 (1 << 13)

	)

160 
	#OTG_GINTSTS_USBRST
 (1 << 12)

	)

161 
	#OTG_GINTSTS_USBSUSP
 (1 << 11)

	)

162 
	#OTG_GINTSTS_ESUSP
 (1 << 10)

	)

164 
	#OTG_GINTSTS_GONAKEFF
 (1 << 7)

	)

165 
	#OTG_GINTSTS_GINAKEFF
 (1 << 6)

	)

166 
	#OTG_GINTSTS_NPTXFE
 (1 << 5)

	)

167 
	#OTG_GINTSTS_RXFLVL
 (1 << 4)

	)

168 
	#OTG_GINTSTS_SOF
 (1 << 3)

	)

169 
	#OTG_GINTSTS_OTGINT
 (1 << 2)

	)

170 
	#OTG_GINTSTS_MMIS
 (1 << 1)

	)

171 
	#OTG_GINTSTS_CMOD
 (1 << 0)

	)

174 
	#OTG_GINTMSK_MMISM
 0x00000002

	)

175 
	#OTG_GINTMSK_OTGINT
 0x00000004

	)

176 
	#OTG_GINTMSK_SOFM
 0x00000008

	)

177 
	#OTG_GINTMSK_RXFLVLM
 0x00000010

	)

178 
	#OTG_GINTMSK_NPTXFEM
 0x00000020

	)

179 
	#OTG_GINTMSK_GINAKEFFM
 0x00000040

	)

180 
	#OTG_GINTMSK_GONAKEFFM
 0x00000080

	)

181 
	#OTG_GINTMSK_ESUSPM
 0x00000400

	)

182 
	#OTG_GINTMSK_USBSUSPM
 0x00000800

	)

183 
	#OTG_GINTMSK_USBRST
 0x00001000

	)

184 
	#OTG_GINTMSK_ENUMDNEM
 0x00002000

	)

185 
	#OTG_GINTMSK_ISOODRPM
 0x00004000

	)

186 
	#OTG_GINTMSK_EOPFM
 0x00008000

	)

187 
	#OTG_GINTMSK_EPMISM
 0x00020000

	)

188 
	#OTG_GINTMSK_IEPINT
 0x00040000

	)

189 
	#OTG_GINTMSK_OEPINT
 0x00080000

	)

190 
	#OTG_GINTMSK_IISOIXFRM
 0x00100000

	)

191 
	#OTG_GINTMSK_IISOOXFRM
 0x00200000

	)

192 
	#OTG_GINTMSK_IPXFRM
 0x00200000

	)

193 
	#OTG_GINTMSK_PRTIM
 0x01000000

	)

194 
	#OTG_GINTMSK_HCIM
 0x02000000

	)

195 
	#OTG_GINTMSK_PTXFEM
 0x04000000

	)

196 
	#OTG_GINTMSK_CIDSCHGM
 0x10000000

	)

197 
	#OTG_GINTMSK_DISCINT
 0x20000000

	)

198 
	#OTG_GINTMSK_SRQIM
 0x40000000

	)

199 
	#OTG_GINTMSK_WUIM
 0x80000000

	)

203 
	#OTG_GRXSTSP_FRMNUM_MASK
 (0x‡<< 21)

	)

204 
	#OTG_GRXSTSP_PKTSTS_MASK
 (0x‡<< 17)

	)

205 
	#OTG_GRXSTSP_PKTSTS_GOUTNAK
 (0x1 << 17)

	)

206 
	#OTG_GRXSTSP_PKTSTS_OUT
 (0x2 << 17)

	)

207 
	#OTG_GRXSTSP_PKTSTS_IN
 (0x2 << 17)

	)

208 
	#OTG_GRXSTSP_PKTSTS_OUT_COMP
 (0x3 << 17)

	)

209 
	#OTG_GRXSTSP_PKTSTS_IN_COMP
 (0x3 << 17)

	)

210 
	#OTG_GRXSTSP_PKTSTS_SETUP_COMP
 (0x4 << 17)

	)

211 
	#OTG_GRXSTSP_PKTSTS_DTERR
 (0x5 << 17)

	)

212 
	#OTG_GRXSTSP_PKTSTS_SETUP
 (0x6 << 17)

	)

213 
	#OTG_GRXSTSP_PKTSTS_CHH
 (0x7 << 17)

	)

214 
	#OTG_GRXSTSP_DPID_MASK
 (0x3 << 15)

	)

215 
	#OTG_GRXSTSP_DPID_DATA0
 (0x0 << 15)

	)

216 
	#OTG_GRXSTSP_DPID_DATA1
 (0x2 << 15)

	)

217 
	#OTG_GRXSTSP_DPID_DATA2
 (0x1 << 15)

	)

218 
	#OTG_GRXSTSP_DPID_MDATA
 (0x3 << 15)

	)

219 
	#OTG_GRXSTSP_BCNT_MASK
 (0x7f‡<< 4)

	)

220 
	#OTG_GRXSTSP_EPNUM_MASK
 (0x‡<< 0)

	)

224 
	#OTG_GCCFG_NOVBUSSENS
 (1 << 21)

	)

226 
	#OTG_GCCFG_VBDEN
 (1 << 21)

	)

227 
	#OTG_GCCFG_SOFOUTEN
 (1 << 20)

	)

228 
	#OTG_GCCFG_VBUSBSEN
 (1 << 19)

	)

229 
	#OTG_GCCFG_VBUSASEN
 (1 << 18)

	)

231 
	#OTG_GCCFG_PWRDWN
 (1 << 16)

	)

235 
	#OTG_CID_HAS_VBDEN
 0x00002000

	)

240 
	#OTG_DCTL_POPRGDNE
 (1 << 11)

	)

241 
	#OTG_DCTL_CGONAK
 (1 << 10)

	)

242 
	#OTG_DCTL_SGONAK
 (1 << 9)

	)

243 
	#OTG_DCTL_SGINAK
 (1 << 8)

	)

244 
	#OTG_DCTL_TCTL_MASK
 (7 << 4)

	)

245 
	#OTG_DCTL_GONSTS
 (1 << 3)

	)

246 
	#OTG_DCTL_GINSTS
 (1 << 2)

	)

247 
	#OTG_DCTL_SDIS
 (1 << 1)

	)

248 
	#OTG_DCTL_RWUSIG
 (1 << 0)

	)

251 
	#OTG_DCFG_DSPD
 0x0003

	)

252 
	#OTG_DCFG_NZLSOHSK
 0x0004

	)

253 
	#OTG_DCFG_DAD
 0x07F0

	)

254 
	#OTG_DCFG_PFIVL
 0x1800

	)

258 
	#OTG_DIEPMSK_BIM
 (1 << 9)

	)

259 
	#OTG_DIEPMSK_TXFURM
 (1 << 8)

	)

261 
	#OTG_DIEPMSK_INEPNEM
 (1 << 6)

	)

262 
	#OTG_DIEPMSK_INEPNMM
 (1 << 5)

	)

263 
	#OTG_DIEPMSK_ITTXFEMSK
 (1 << 4)

	)

264 
	#OTG_DIEPMSK_TOM
 (1 << 3)

	)

266 
	#OTG_DIEPMSK_EPDM
 (1 << 1)

	)

267 
	#OTG_DIEPMSK_XFRCM
 (1 << 0)

	)

271 
	#OTG_DOEPMSK_BOIM
 (1 << 9)

	)

272 
	#OTG_DOEPMSK_OPEM
 (1 << 8)

	)

274 
	#OTG_DOEPMSK_B2BSTUP
 (1 << 6)

	)

276 
	#OTG_DOEPMSK_OTEPDM
 (1 << 4)

	)

277 
	#OTG_DOEPMSK_STUPM
 (1 << 3)

	)

279 
	#OTG_DOEPMSK_EPDM
 (1 << 1)

	)

280 
	#OTG_DOEPMSK_XFRCM
 (1 << 0)

	)

283 
	#OTG_DIEPCTL0_EPENA
 (1 << 31)

	)

284 
	#OTG_DIEPCTL0_EPDIS
 (1 << 30)

	)

286 
	#OTG_DIEPCTLX_SD0PID
 (1 << 28)

	)

287 
	#OTG_DIEPCTL0_SNAK
 (1 << 27)

	)

288 
	#OTG_DIEPCTL0_CNAK
 (1 << 26)

	)

289 
	#OTG_DIEPCTL0_TXFNUM_MASK
 (0x‡<< 22)

	)

290 
	#OTG_DIEPCTL0_STALL
 (1 << 21)

	)

292 
	#OTG_DIEPCTL0_EPTYP_MASK
 (0x3 << 18)

	)

293 
	#OTG_DIEPCTL0_NAKSTS
 (1 << 17)

	)

295 
	#OTG_DIEPCTL0_USBAEP
 (1 << 15)

	)

297 
	#OTG_DIEPCTL0_MPSIZ_MASK
 (0x3 << 0)

	)

298 
	#OTG_DIEPCTL0_MPSIZ_64
 (0x0 << 0)

	)

299 
	#OTG_DIEPCTL0_MPSIZ_32
 (0x1 << 0)

	)

300 
	#OTG_DIEPCTL0_MPSIZ_16
 (0x2 << 0)

	)

301 
	#OTG_DIEPCTL0_MPSIZ_8
 (0x3 << 0)

	)

304 
	#OTG_DOEPCTL0_EPENA
 (1 << 31)

	)

305 
	#OTG_DOEPCTL0_EPDIS
 (1 << 30)

	)

307 
	#OTG_DOEPCTLX_SD0PID
 (1 << 28)

	)

308 
	#OTG_DOEPCTL0_SNAK
 (1 << 27)

	)

309 
	#OTG_DOEPCTL0_CNAK
 (1 << 26)

	)

311 
	#OTG_DOEPCTL0_STALL
 (1 << 21)

	)

312 
	#OTG_DOEPCTL0_SNPM
 (1 << 20)

	)

313 
	#OTG_DOEPCTL0_EPTYP_MASK
 (0x3 << 18)

	)

314 
	#OTG_DOEPCTL0_NAKSTS
 (1 << 17)

	)

316 
	#OTG_DOEPCTL0_USBAEP
 (1 << 15)

	)

318 
	#OTG_DOEPCTL0_MPSIZ_MASK
 (0x3 << 0)

	)

319 
	#OTG_DOEPCTL0_MPSIZ_64
 (0x0 << 0)

	)

320 
	#OTG_DOEPCTL0_MPSIZ_32
 (0x1 << 0)

	)

321 
	#OTG_DOEPCTL0_MPSIZ_16
 (0x2 << 0)

	)

322 
	#OTG_DOEPCTL0_MPSIZ_8
 (0x3 << 0)

	)

326 
	#OTG_DIEPINTX_TXFE
 (1 << 7)

	)

327 
	#OTG_DIEPINTX_INEPNE
 (1 << 6)

	)

329 
	#OTG_DIEPINTX_ITTXFE
 (1 << 4)

	)

330 
	#OTG_DIEPINTX_TOC
 (1 << 3)

	)

332 
	#OTG_DIEPINTX_EPDISD
 (1 << 1)

	)

333 
	#OTG_DIEPINTX_XFRC
 (1 << 0)

	)

337 
	#OTG_DOEPINTX_B2BSTUP
 (1 << 6)

	)

339 
	#OTG_DOEPINTX_OTEPDIS
 (1 << 4)

	)

340 
	#OTG_DOEPINTX_STUP
 (1 << 3)

	)

342 
	#OTG_DOEPINTX_EPDISD
 (1 << 1)

	)

343 
	#OTG_DOEPINTX_XFRC
 (1 << 0)

	)

347 
	#OTG_DIEPSIZ0_STUPCNT_1
 (0x1 << 29)

	)

348 
	#OTG_DIEPSIZ0_STUPCNT_2
 (0x2 << 29)

	)

349 
	#OTG_DIEPSIZ0_STUPCNT_3
 (0x3 << 29)

	)

350 
	#OTG_DIEPSIZ0_STUPCNT_MASK
 (0x3 << 29)

	)

352 
	#OTG_DIEPSIZ0_PKTCNT
 (1 << 19)

	)

354 
	#OTG_DIEPSIZ0_XFRSIZ_MASK
 (0x7‡<< 0)

	)

361 
	#OTG_HNPTXFSIZ_PTXFD_MASK
 (0xffff0000)

	)

362 
	#OTG_HNPTXFSIZ_PTXSA_MASK
 (0x0000ffff)

	)

365 
	#OTG_HPTXFSIZ_PTXFD_MASK
 (0xffff0000)

	)

366 
	#OTG_HPTXFSIZ_PTXSA_MASK
 (0x0000ffff)

	)

370 
	#OTG_HCFG_FSLSS
 (1 << 2)

	)

371 
	#OTG_HCFG_FSLSPCS_48MHz
 (0x1 << 0)

	)

372 
	#OTG_HCFG_FSLSPCS_6MHz
 (0x2 << 0)

	)

373 
	#OTG_HCFG_FSLSPCS_MASK
 (0x3 << 0)

	)

377 
	#OTG_HFIR_FRIVL_MASK
 (0x0000ffff)

	)

380 
	#OTG_HFNUM_FTREM_MASK
 (0xffff0000)

	)

381 
	#OTG_HFNUM_FRNUM_MASK
 (0x0000ffff)

	)

384 
	#OTG_HPTXSTS_PTXQTOP_MASK
 (0xff000000)

	)

385 
	#OTG_HPTXSTS_PTXQTOP_ODDFRM
 (1<<31)

	)

386 
	#OTG_HPTXSTS_PTXQTOP_EVENFRM
 (0<<31)

	)

387 
	#OTG_HPTXSTS_PTXQTOP_CHANNEL_NUMBER_MASK
 (0xf<<27)

	)

388 
	#OTG_HPTXSTS_PTXQTOP_ENDPOINT_NUMBER_MASK
 (0xf<<27)

	)

389 
	#OTG_HPTXSTS_PTXQTOP_TYPE_INOUT
 (0x00<<25)

	)

390 
	#OTG_HPTXSTS_PTXQTOP_TYPE_ZEROLENGTH
 (0x01<<25)

	)

391 
	#OTG_HPTXSTS_PTXQTOP_TYPE_DISABLECMD
 (0x11<<25)

	)

392 
	#OTG_HPTXSTS_PTXQTOP_TERMINATE
 (1<<24)

	)

393 
	#OTG_HPTXSTS_PTXQSAV_MASK
 (0x00ff0000)

	)

394 
	#OTG_HPTXSTS_PTXFSAVL_MASK
 (0x0000ffff)

	)

398 
	#OTG_HAINTMSK_HAINT_MASK
 (0x0000ffff)

	)

402 
	#OTG_HAINTMSK_HAINTM_MASK
 (0x0000ffff)

	)

406 
	#OTG_HPRT_PSPD_HIGH
 (0x0 << 17)

	)

407 
	#OTG_HPRT_PSPD_FULL
 (0x1 << 17)

	)

408 
	#OTG_HPRT_PSPD_LOW
 (0x2 << 17)

	)

409 
	#OTG_HPRT_PSPD_MASK
 (0x3 << 17)

	)

410 
	#OTG_HPRT_PTCTL_DISABLED
 (0x0 << 13)

	)

411 
	#OTG_HPRT_PTCTL_J
 (0x1 << 13)

	)

412 
	#OTG_HPRT_PTCTL_K
 (0x2 << 13)

	)

413 
	#OTG_HPRT_PTCTL_SE0_NAK
 (0x3 << 13)

	)

414 
	#OTG_HPRT_PTCTL_PACKET
 (0x4 << 13)

	)

415 
	#OTG_HPRT_PTCTL_FORCE_ENABLE
 (0x5 << 13)

	)

416 
	#OTG_HPRT_PPWR
 (1 << 12)

	)

417 
	#OTG_HPRT_PLSTS_DM
 (1 << 11)

	)

418 
	#OTG_HPRT_PLSTS_DP
 (1 << 10)

	)

420 
	#OTG_HPRT_PRST
 (1 << 8)

	)

421 
	#OTG_HPRT_PSUSP
 (1 << 7)

	)

422 
	#OTG_HPRT_PRES
 (1 << 6)

	)

423 
	#OTG_HPRT_POCCHNG
 (1 << 5)

	)

424 
	#OTG_HPRT_POCA
 (1 << 4)

	)

425 
	#OTG_HPRT_PENCHNG
 (1 << 3)

	)

426 
	#OTG_HPRT_PENA
 (1 << 2)

	)

427 
	#OTG_HPRT_PCDET
 (1 << 1)

	)

428 
	#OTG_HPRT_PCSTS
 (1 << 0)

	)

431 
	#OTG_HCCHAR_CHENA
 (1 << 31)

	)

432 
	#OTG_HCCHAR_CHDIS
 (1 << 30)

	)

433 
	#OTG_HCCHAR_ODDFRM
 (1 << 29)

	)

434 
	#OTG_HCCHAR_DAD_MASK
 (0x7‡<< 22)

	)

435 
	#OTG_HCCHAR_MCNT_1
 (0x1 << 20)

	)

436 
	#OTG_HCCHAR_MCNT_2
 (0x2 << 20)

	)

437 
	#OTG_HCCHAR_MCNT_3
 (0x3 << 20)

	)

438 
	#OTG_HCCHAR_MCNT_MASK
 (0x3 << 20)

	)

439 
	#OTG_HCCHAR_EPTYP_CONTROL
 (0 << 18)

	)

440 
	#OTG_HCCHAR_EPTYP_ISOCHRONOUS
 (1 << 18)

	)

441 
	#OTG_HCCHAR_EPTYP_BULK
 (2 << 18)

	)

442 
	#OTG_HCCHAR_EPTYP_INTERRUPT
 (3 << 18)

	)

443 
	#OTG_HCCHAR_EPTYP_MASK
 (3 << 18)

	)

444 
	#OTG_HCCHAR_LSDEV
 (1 << 17)

	)

446 
	#OTG_HCCHAR_EPDIR_OUT
 (0 << 15)

	)

447 
	#OTG_HCCHAR_EPDIR_IN
 (1 << 15)

	)

448 
	#OTG_HCCHAR_EPDIR_MASK
 (1 << 15)

	)

449 
	#OTG_HCCHAR_EPNUM_MASK
 (0x‡<< 11)

	)

450 
	#OTG_HCCHAR_MPSIZ_MASK
 (0x7f‡<< 0)

	)

454 
	#OTG_HCINT_DTERR
 (1 << 10)

	)

455 
	#OTG_HCINT_FRMOR
 (1 << 9)

	)

456 
	#OTG_HCINT_BBERR
 (1 << 8)

	)

457 
	#OTG_HCINT_TXERR
 (1 << 7)

	)

459 
	#OTG_HCINT_NYET
 (1 << 6)

	)

460 
	#OTG_HCINT_ACK
 (1 << 5)

	)

461 
	#OTG_HCINT_NAK
 (1 << 4)

	)

462 
	#OTG_HCINT_STALL
 (1 << 3)

	)

464 
	#OTG_HCINT_AHBERR
 (1 << 2)

	)

465 
	#OTG_HCINT_CHH
 (1 << 1)

	)

466 
	#OTG_HCINT_XFRC
 (1 << 0)

	)

470 
	#OTG_HCINTMSK_DTERRM
 (1 << 10)

	)

471 
	#OTG_HCINTMSK_FRMORM
 (1 << 9)

	)

472 
	#OTG_HCINTMSK_BBERRM
 (1 << 8)

	)

473 
	#OTG_HCINTMSK_TXERRM
 (1 << 7)

	)

475 
	#OTG_HCINTMSK_NYET
 (1 << 6)

	)

476 
	#OTG_HCINTMSK_ACKM
 (1 << 5)

	)

477 
	#OTG_HCINTMSK_NAKM
 (1 << 4)

	)

478 
	#OTG_HCINTMSK_STALLM
 (1 << 3)

	)

480 
	#OTG_HCINTMSK_AHBERR
 (1 << 2)

	)

481 
	#OTG_HCINTMSK_CHHM
 (1 << 1)

	)

482 
	#OTG_HCINTMSK_XFRCM
 (1 << 0)

	)

486 
	#OTG_HCTSIZ_DOPING
 (1 << 31)

	)

487 
	#OTG_HCTSIZ_DPID_DATA0
 (0x0 << 29)

	)

488 
	#OTG_HCTSIZ_DPID_DATA1
 (0x2 << 29)

	)

489 
	#OTG_HCTSIZ_DPID_DATA2
 (0x1 << 29)

	)

490 
	#OTG_HCTSIZ_DPID_MDATA
 (0x3 << 29)

	)

491 
	#OTG_HCTSIZ_DPID_MASK
 (0x3 << 29)

	)

492 
	#OTG_HCTSIZ_PKTCNT_MASK
 (0x3f‡<< 19)

	)

493 
	#OTG_HCTSIZ_XFRSIZ_MASK
 (0x7fff‡<< 0)

	)

	@lib/libopencm3/include/libopencm3/usb/dwc/otg_fs.h

24 #i‚de‡
LIBOPENCM3_USB_DWC_OTG_FS_H


25 
	#LIBOPENCM3_USB_DWC_OTG_FS_H


	)

27 
	~<lib›ícm3/cm3/comm⁄.h
>

28 
	~<lib›ícm3/usb/dwc/Ÿg_comm⁄.h
>

31 #i‡
deföed
(
STM32F1
Ë|| deföed(
STM32F2
Ë|| deföed(
STM32F4
)

32 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

33 #ñi‡
deföed
(
EFM32HG
)

34 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

42 
	#OTG_FS_GOTGCTL
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_GOTGCTL
)

	)

43 
	#OTG_FS_GOTGINT
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_GOTGINT
)

	)

44 
	#OTG_FS_GAHBCFG
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_GAHBCFG
)

	)

45 
	#OTG_FS_GUSBCFG
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_GUSBCFG
)

	)

46 
	#OTG_FS_GRSTCTL
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_GRSTCTL
)

	)

47 
	#OTG_FS_GINTSTS
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_GINTSTS
)

	)

48 
	#OTG_FS_GINTMSK
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_GINTMSK
)

	)

49 
	#OTG_FS_GRXSTSR
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_GRXSTSR
)

	)

50 
	#OTG_FS_GRXSTSP
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_GRXSTSP
)

	)

51 
	#OTG_FS_GRXFSIZ
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_GRXFSIZ
)

	)

52 
	#OTG_FS_GNPTXFSIZ
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_GNPTXFSIZ
)

	)

53 
	#OTG_FS_GNPTXSTS
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_GNPTXSTS
)

	)

54 
	#OTG_FS_GCCFG
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_GCCFG
)

	)

55 
	#OTG_FS_CID
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_CID
)

	)

56 
	#OTG_FS_HPTXFSIZ
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_HPTXFSIZ
)

	)

57 
	#OTG_FS_DIEPTXF
(
x
Ë
	`MMIO32
(
USB_OTG_FS_BASE
 + 
	`OTG_DIEPTXF
(x))

	)

61 
	#OTG_FS_HCFG
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_HCFG
)

	)

62 
	#OTG_FS_HFIR
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_HFIR
)

	)

63 
	#OTG_FS_HFNUM
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_HFNUM
)

	)

64 
	#OTG_FS_HPTXSTS
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_HPTXSTS
)

	)

65 
	#OTG_FS_HAINT
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_HAINT
)

	)

66 
	#OTG_FS_HAINTMSK
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_HAINTMSK
)

	)

67 
	#OTG_FS_HPRT
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_HPRT
)

	)

68 
	#OTG_FS_HCCHAR
(
x
Ë
	`MMIO32
(
USB_OTG_FS_BASE
 + 
	`OTG_HCCHAR
(x))

	)

69 
	#OTG_FS_HCINT
(
x
Ë
	`MMIO32
(
USB_OTG_FS_BASE
 + 
	`OTG_HCINT
(x))

	)

70 
	#OTG_FS_HCINTMSK
(
x
Ë
	`MMIO32
(
USB_OTG_FS_BASE
 + 
	`OTG_HCINTMSK
(x))

	)

71 
	#OTG_FS_HCTSIZ
(
x
Ë
	`MMIO32
(
USB_OTG_FS_BASE
 + 
	`OTG_HCTSIZ
(x))

	)

74 
	#OTG_FS_DCFG
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_DCFG
)

	)

75 
	#OTG_FS_DCTL
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_DCTL
)

	)

76 
	#OTG_FS_DSTS
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_DSTS
)

	)

77 
	#OTG_FS_DIEPMSK
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_DIEPMSK
)

	)

78 
	#OTG_FS_DOEPMSK
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_DOEPMSK
)

	)

79 
	#OTG_FS_DAINT
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_DAINT
)

	)

80 
	#OTG_FS_DAINTMSK
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_DAINTMSK
)

	)

81 
	#OTG_FS_DVBUSDIS
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_DVBUSDIS
)

	)

82 
	#OTG_FS_DVBUSPULSE
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_DVBUSPULSE
)

	)

83 
	#OTG_FS_DIEPEMPMSK
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_DIEPEMPMSK
)

	)

84 
	#OTG_FS_DIEPCTL0
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_DIEPCTL0
)

	)

85 
	#OTG_FS_DIEPCTL
(
x
Ë
	`MMIO32
(
USB_OTG_FS_BASE
 + 
	`OTG_DIEPCTL
(x))

	)

86 
	#OTG_FS_DOEPCTL0
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_DOEPCTL0
)

	)

87 
	#OTG_FS_DOEPCTL
(
x
Ë
	`MMIO32
(
USB_OTG_FS_BASE
 + 
	`OTG_DOEPCTL
(x))

	)

88 
	#OTG_FS_DIEPINT
(
x
Ë
	`MMIO32
(
USB_OTG_FS_BASE
 + 
	`OTG_DIEPINT
(x))

	)

89 
	#OTG_FS_DOEPINT
(
x
Ë
	`MMIO32
(
USB_OTG_FS_BASE
 + 
	`OTG_DOEPINT
(x))

	)

90 
	#OTG_FS_DIEPTSIZ0
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_DIEPTSIZ0
)

	)

91 
	#OTG_FS_DOEPTSIZ0
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_DOEPTSIZ0
)

	)

92 
	#OTG_FS_DIEPTSIZ
(
x
Ë
	`MMIO32
(
USB_OTG_FS_BASE
 + 
	`OTG_DIEPTSIZ
(x))

	)

93 
	#OTG_FS_DTXFSTS
(
x
Ë
	`MMIO32
(
USB_OTG_FS_BASE
 + 
	`OTG_DTXFSTS
(x))

	)

94 
	#OTG_FS_DOEPTSIZ
(
x
Ë
	`MMIO32
(
USB_OTG_FS_BASE
 + 
	`OTG_DOEPTSIZ
(x))

	)

97 
	#OTG_FS_PCGCCTL
 
	`MMIO32
(
USB_OTG_FS_BASE
 + 
OTG_PCGCCTL
)

	)

100 
	#OTG_FS_FIFO
(
x
Ë(&
	`MMIO32
(
USB_OTG_FS_BASE
 \

101 + (((
x
) + 1) \

102 << 12)))

	)

	@lib/libopencm3/include/libopencm3/usb/dwc/otg_hs.h

24 #i‚de‡
LIBOPENCM3_USB_DWC_OTG_HS_H


25 
	#LIBOPENCM3_USB_DWC_OTG_HS_H


	)

27 
	~<lib›ícm3/cm3/comm⁄.h
>

28 
	~<lib›ícm3/usb/dwc/Ÿg_comm⁄.h
>

31 #i‡
deföed
(
STM32F2
Ë|| deföed(
STM32F4
)

32 
	~<lib›ícm3/°m32/mem‹ym≠.h
>

40 
	#OTG_HCSPLT
(
x
Ë(0x504 + 0x20*(x))

	)

41 
	#OTG_HCDMA
(
x
Ë(0x514 + 0x20*(x))

	)

44 
	#OTG_DEACHHINT
 0x838

	)

45 
	#OTG_DEACHHINTMSK
 0x83C

	)

46 
	#OTG_DIEPEACHMSK1
 0x844

	)

47 
	#OTG_DOEPEACHMSK1
 0x884

	)

48 
	#OTG_DIEPDMA
(
x
Ë(0x914 + 0x20*(x))

	)

49 
	#OTG_DOEPDMA
(
x
Ë(0xB14 + 0x20*(x))

	)

56 
	#OTG_HS_GOTGCTL
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_GOTGCTL
)

	)

57 
	#OTG_HS_GOTGINT
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_GOTGINT
)

	)

58 
	#OTG_HS_GAHBCFG
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_GAHBCFG
)

	)

59 
	#OTG_HS_GUSBCFG
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_GUSBCFG
)

	)

60 
	#OTG_HS_GRSTCTL
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_GRSTCTL
)

	)

61 
	#OTG_HS_GINTSTS
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_GINTSTS
)

	)

62 
	#OTG_HS_GINTMSK
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_GINTMSK
)

	)

63 
	#OTG_HS_GRXSTSR
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_GRXSTSR
)

	)

64 
	#OTG_HS_GRXSTSP
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_GRXSTSP
)

	)

65 
	#OTG_HS_GRXFSIZ
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_GRXFSIZ
)

	)

66 
	#OTG_HS_GNPTXFSIZ
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_GNPTXFSIZ
)

	)

67 
	#OTG_HS_GNPTXSTS
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_GNPTXSTS
)

	)

68 
	#OTG_HS_GCCFG
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_GCCFG
)

	)

69 
	#OTG_HS_CID
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_CID
)

	)

70 
	#OTG_HS_HPTXFSIZ
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_HPTXFSIZ
)

	)

71 
	#OTG_HS_DIEPTXF
(
x
Ë
	`MMIO32
(
USB_OTG_HS_BASE
 + 
	`OTG_DIEPTXF
(x))

	)

74 
	#OTG_HS_HCFG
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_HCFG
)

	)

75 
	#OTG_HS_HFIR
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_HFIR
)

	)

76 
	#OTG_HS_HFNUM
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_HFNUM
)

	)

77 
	#OTG_HS_HPTXSTS
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_HPTXSTS
)

	)

78 
	#OTG_HS_HAINT
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_HAINT
)

	)

79 
	#OTG_HS_HAINTMSK
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_HAINTMSK
)

	)

80 
	#OTG_HS_HPRT
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_HPRT
)

	)

81 
	#OTG_HS_HCCHAR
(
x
Ë
	`MMIO32
(
USB_OTG_HS_BASE
 + 
	`OTG_HCCHAR
(x))

	)

82 
	#OTG_HS_HCSPLT
(
x
Ë
	`MMIO32
(
USB_OTG_HS_BASE
 + 
	`OTG_HCSPLT
(x))

	)

83 
	#OTG_HS_HCINT
(
x
Ë
	`MMIO32
(
USB_OTG_HS_BASE
 + 
	`OTG_HCINT
(x))

	)

84 
	#OTG_HS_HCINTMSK
(
x
Ë
	`MMIO32
(
USB_OTG_HS_BASE
 + 
	`OTG_HCINTMSK
(x))

	)

85 
	#OTG_HS_HCTSIZ
(
x
Ë
	`MMIO32
(
USB_OTG_HS_BASE
 + 
	`OTG_HCTSIZ
(x))

	)

86 
	#OTG_HS_HCDMA
(
x
Ë
	`MMIO32
(
USB_OTG_HS_BASE
 + 
	`OTG_HCDMA
(x))

	)

89 
	#OTG_HS_DCFG
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_DCFG
)

	)

90 
	#OTG_HS_DCTL
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_DCTL
)

	)

91 
	#OTG_HS_DSTS
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_DSTS
)

	)

92 
	#OTG_HS_DIEPMSK
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_DIEPMSK
)

	)

93 
	#OTG_HS_DOEPMSK
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_DOEPMSK
)

	)

94 
	#OTG_HS_DAINT
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_DAINT
)

	)

95 
	#OTG_HS_DAINTMSK
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_DAINTMSK
)

	)

96 
	#OTG_HS_DVBUSDIS
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_DVBUSDIS
)

	)

97 
	#OTG_HS_DVBUSPULSE
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_DVBUSPULSE
)

	)

98 
	#OTG_HS_DIEPEMPMSK
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_DIEPEMPMSK
)

	)

99 
	#OTG_HS_DIEPCTL0
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_DIEPCTL0
)

	)

100 
	#OTG_HS_DIEPCTL
(
x
Ë
	`MMIO32
(
USB_OTG_HS_BASE
 + 
	`OTG_DIEPCTL
(x))

	)

101 
	#OTG_HS_DOEPCTL0
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_DOEPCTL0
)

	)

102 
	#OTG_HS_DOEPCTL
(
x
Ë
	`MMIO32
(
USB_OTG_HS_BASE
 + 
	`OTG_DOEPCTL
(x))

	)

103 
	#OTG_HS_DIEPINT
(
x
Ë
	`MMIO32
(
USB_OTG_HS_BASE
 + 
	`OTG_DIEPINT
(x))

	)

104 
	#OTG_HS_DOEPINT
(
x
Ë
	`MMIO32
(
USB_OTG_HS_BASE
 + 
	`OTG_DOEPINT
(x))

	)

105 
	#OTG_HS_DIEPTSIZ0
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_DIEPTSIZ0
)

	)

106 
	#OTG_HS_DOEPTSIZ0
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_DOEPTSIZ0
)

	)

107 
	#OTG_HS_DIEPTSIZ
(
x
Ë
	`MMIO32
(
USB_OTG_HS_BASE
 + \

108 
	`OTG_DIEPTSIZ
(
x
))

	)

109 
	#OTG_HS_DTXFSTS
(
x
Ë
	`MMIO32
(
USB_OTG_HS_BASE
 + 
	`OTG_DTXFSTS
(x))

	)

110 
	#OTG_HS_DOEPTSIZ
(
x
Ë
	`MMIO32
(
USB_OTG_HS_BASE
 + \

111 
	`OTG_DOEPTSIZ
(
x
))

	)

112 
	#OTG_HS_DEACHHINT
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_DEACHHINT
)

	)

113 
	#OTG_HS_DEACHHINTMSK
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_DEACHHINTMSK
)

	)

114 
	#OTG_HS_DIEPEACHMSK
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_DIEPEACHMSK1
)

	)

115 
	#OTG_HS_DOEPEACHMSK
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_DOEPEACHMSK1
)

	)

116 
	#OTG_HS_DIEPDMA
(
x
Ë
	`MMIO32
(
USB_OTG_HS_BASE
 + 
	`OTG_DIEPDMA
(x))

	)

117 
	#OTG_HS_DOEPDMA
(
x
Ë
	`MMIO32
(
USB_OTG_HS_BASE
 + 
	`OTG_DOEPDMA
(x))

	)

120 
	#OTG_HS_PCGCCTL
 
	`MMIO32
(
USB_OTG_HS_BASE
 + 
OTG_PCGCCTL
)

	)

123 
	#OTG_HS_FIFO
(
x
Ë(&
	`MMIO32
(
USB_OTG_HS_BASE
 + 
	`OTG_FIFO
(x)))

	)

128 
	#OTG_DEACHHINT_OEP1INT
 (1 << 17)

	)

130 
	#OTG_DEACHHINT_IEP1INT
 (1 << 1)

	)

135 
	#OTG_DIEPEACHMSK1_NAKM
 (1 << 13)

	)

137 
	#OTG_DIEPEACHMSK1_BIM
 (1 << 9)

	)

138 
	#OTG_DIEPEACHMSK1_TXFURM
 (1 << 8)

	)

140 
	#OTG_DIEPEACHMSK1_INEPNEM
 (1 << 6)

	)

141 
	#OTG_DIEPEACHMSK1_INEPNMM
 (1 << 5)

	)

142 
	#OTG_DIEPEACHMSK1_ITTXFEMSK
 (1 << 4)

	)

143 
	#OTG_DIEPEACHMSK1_TOM
 (1 << 3)

	)

145 
	#OTG_DIEPEACHMSK1_EPDM
 (1 << 1)

	)

146 
	#OTG_DIEPEACHMSK1_XFRCM
 (1 << 0)

	)

150 
	#OTG_DOEPEACHMSK1_NYETM
 (1 << 14)

	)

151 
	#OTG_DOEPEACHMSK1_NAKM
 (1 << 13)

	)

152 
	#OTG_DOEPEACHMSK1_BERRM
 (1 << 12)

	)

154 
	#OTG_DOEPEACHMSK1_BIM
 (1 << 9)

	)

155 
	#OTG_DOEPEACHMSK1_OPEM
 (1 << 8)

	)

157 
	#OTG_DOEPEACHMSK1_AHBERRM
 (1 << 2)

	)

158 
	#OTG_DOEPEACHMSK1_EPDM
 (1 << 1)

	)

159 
	#OTG_DOEPEACHMSK1_XFRCM
 (1 << 0)

	)

163 
	#OTG_HCSPLT_SPLITEN
 (1 << 31)

	)

165 
	#OTG_HCSPLT_COMPLSPLT
 (1 << 16)

	)

166 
	#OTG_HCSPLT_XACTPOS_ALL
 (0x3 << 14)

	)

167 
	#OTG_HCSPLT_XACTPOS_BEGIN
 (0x2 << 14)

	)

168 
	#OTG_HCSPLT_XACTPOS_MID
 (0x0 << 14)

	)

169 
	#OTG_HCSPLT_XACTPOS_END
 (0x1 << 14)

	)

170 
	#OTG_HCSPLT_HUBADDR_MASK
 (0x7‡<< 7)

	)

171 
	#OTG_HCSPLT_PORTADDR_MASK
 (0x7‡<< 0)

	)

	@lib/libopencm3/include/libopencm3/usb/hid.h

38 #i‚de‡
__HID_H


39 
	#__HID_H


	)

41 
	~<°döt.h
>

43 
	#USB_CLASS_HID
 3

	)

46 
	#USB_HID_SUBCLASS_NO
 0

	)

47 
	#USB_HID_SUBCLASS_BOOT_INTERFACE
 1

	)

50 
	#USB_HID_INTERFACE_PROTOCOL_NONE
 0

	)

51 
	#USB_HID_INTERFACE_PROTOCOL_KEYBOARD
 1

	)

52 
	#USB_HID_INTERFACE_PROTOCOL_MOUSE
 2

	)

55 
	#USB_HID_DT_HID
 0x21

	)

56 
	#USB_HID_DT_REPORT
 0x22

	)

57 
	#USB_HID_DT_PHYSICAL
 0x23

	)

59 
	#USB_DT_HID
 
USB_HID_DT_HID


	)

61 
	#USB_DT_REPORT
 
USB_HID_DT_REPORT


	)

64 
	#USB_HID_REQ_TYPE_GET_REPORT
 0x01

	)

65 
	#USB_HID_REQ_TYPE_GET_IDLE
 0x02

	)

66 
	#USB_HID_REQ_TYPE_GET_PROTOCOL
 0x03

	)

67 
	#USB_HID_REQ_TYPE_SET_REPORT
 0x09

	)

68 
	#USB_HID_REQ_TYPE_SET_IDLE
 0x0A

	)

69 
	#USB_HID_REQ_TYPE_SET_PROTOCOL
 0x0B

	)

72 
	#USB_HID_REPORT_TYPE_INPUT
 1

	)

73 
	#USB_HID_REPORT_TYPE_OUTPUT
 2

	)

74 
	#USB_HID_REPORT_TYPE_FEATURE
 3

	)

77 
	#USB_HID_PROTOCOL_BOOT
 0

	)

78 
	#USB_HID_PROTOCOL_REPORT
 1

	)

80 
	susb_hid_des¸ùt‹
 {

81 
uöt8_t
 
	mbLígth
;

82 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

83 
uöt16_t
 
	mbcdHID
;

84 
uöt8_t
 
	mbCou¡ryCode
;

85 
uöt8_t
 
	mbNumDes¸ùt‹s
;

86 } 
__©åibuã__
((
∑cked
));

	@lib/libopencm3/include/libopencm3/usb/midi.h

38 #i‚de‡
LIBOPENCM3_USB_MIDI_H


39 
	#LIBOPENCM3_USB_MIDI_H


	)

47 
	#USB_MIDI_SUBTYPE_MS_DESCRIPTOR_UNDEFINED
 0x00

	)

48 
	#USB_MIDI_SUBTYPE_MS_HEADER
 0x01

	)

49 
	#USB_MIDI_SUBTYPE_MIDI_IN_JACK
 0x02

	)

50 
	#USB_MIDI_SUBTYPE_MIDI_OUT_JACK
 0x03

	)

51 
	#USB_MIDI_SUBTYPE_MIDI_ELEMENT
 0x04

	)

54 
	#USB_MIDI_SUBTYPE_DESCRIPTOR_UNDEFINED
 0x00

	)

55 
	#USB_MIDI_SUBTYPE_MS_GENERAL
 0x01

	)

58 
	#USB_MIDI_JACK_TYPE_UNDEFINED
 0x00

	)

59 
	#USB_MIDI_JACK_TYPE_EMBEDDED
 0x01

	)

60 
	#USB_MIDI_JACK_TYPE_EXTERNAL
 0x02

	)

63 
	#USB_MIDI_EP_CONTROL_UNDEFINED
 0x00

	)

64 
	#USB_MIDI_ASSOCIATION_CONTROL
 0x01

	)

68 
	susb_midi_hódî_des¸ùt‹
 {

69 
uöt8_t
 
	mbLígth
;

70 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

71 
uöt8_t
 
	mbDes¸ùt‹Subty≥
;

72 
uöt16_t
 
	mbcdMSC
;

73 
uöt16_t
 
	mwTŸÆLígth
;

74 } 
__©åibuã__
((
∑cked
));

77 
	susb_midi_ö_jack_des¸ùt‹
 {

78 
uöt8_t
 
	mbLígth
;

79 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

80 
uöt8_t
 
	mbDes¸ùt‹Subty≥
;

81 
uöt8_t
 
	mbJackTy≥
;

82 
uöt8_t
 
	mbJackID
;

83 
uöt8_t
 
	miJack
;

84 } 
__©åibuã__
((
∑cked
));

87 
	susb_midi_out_jack_des¸ùt‹_hód
 {

88 
uöt8_t
 
	mbLígth
;

89 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

90 
uöt8_t
 
	mbDes¸ùt‹Subty≥
;

91 
uöt8_t
 
	mbJackTy≥
;

92 
uöt8_t
 
	mbJackID
;

93 
uöt8_t
 
	mbNrI≈utPös
;

95 } 
__©åibuã__
((
∑cked
));

98 
	susb_midi_out_jack_des¸ùt‹_body
 {

100 
uöt8_t
 
	mbaSour˚ID
;

101 
uöt8_t
 
	mbaSour˚Pö
;

103 } 
__©åibuã__
((
∑cked
));

106 
	susb_midi_out_jack_des¸ùt‹_èû
 {

108 
uöt8_t
 
	miJack
;

109 } 
__©åibuã__
((
∑cked
));

116 
	susb_midi_out_jack_des¸ùt‹
 {

117 
usb_midi_out_jack_des¸ùt‹_hód
 
	mhód
;

118 
usb_midi_out_jack_des¸ùt‹_body
 
	msour˚
[1];

119 
usb_midi_out_jack_des¸ùt‹_èû
 
	mèû
;

120 } 
__©åibuã__
((
∑cked
));

123 
	susb_midi_ñemít_des¸ùt‹_hód
 {

124 
uöt8_t
 
	mbLígth
;

125 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

126 
uöt8_t
 
	mbDes¸ùt‹Subty≥
;

127 
uöt8_t
 
	mbEÀmítID
;

128 
uöt8_t
 
	mbNrI≈utPös
;

130 } 
__©åibuã__
((
∑cked
));

133 
	susb_midi_ñemít_des¸ùt‹_body
 {

135 
uöt8_t
 
	mbaSour˚ID
;

136 
uöt8_t
 
	mbaSour˚Pö
;

138 } 
__©åibuã__
((
∑cked
));

141 
	susb_midi_ñemít_des¸ùt‹_èû
 {

143 
uöt8_t
 
	mbNrOuçutPös
;

144 
uöt8_t
 
	mbInTîmöÆLök
;

145 
uöt8_t
 
	mbOutTîmöÆLök
;

146 
uöt8_t
 
	mbElC≠sSize
;

147 
uöt16_t
 
	mbmEÀmítC≠s
;

150 
uöt8_t
 
	miEÀmít
;

151 } 
__©åibuã__
((
∑cked
));

158 
	susb_midi_ñemít_des¸ùt‹
 {

159 
usb_midi_ñemít_des¸ùt‹_hód
 
	mhód
;

160 
usb_midi_ñemít_des¸ùt‹_body
 
	msour˚
[1];

161 
usb_midi_ñemít_des¸ùt‹_èû
 
	mèû
;

162 } 
__©åibuã__
((
∑cked
));

165 
	susb_midi_ídpoöt_des¸ùt‹_hód
 {

166 
uöt8_t
 
	mbLígth
;

167 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

168 
uöt8_t
 
	mbDes¸ùt‹SubTy≥
;

169 
uöt8_t
 
	mbNumEmbMIDIJack
;

170 } 
__©åibuã__
((
∑cked
));

173 
	susb_midi_ídpoöt_des¸ùt‹_body
 {

174 
uöt8_t
 
	mbaAssocJackID
;

175 } 
__©åibuã__
((
∑cked
));

182 
	susb_midi_ídpoöt_des¸ùt‹
 {

183 
usb_midi_ídpoöt_des¸ùt‹_hód
 
	mhód
;

184 
usb_midi_ídpoöt_des¸ùt‹_body
 
	mjack
[1];

185 } 
__©åibuã__
((
∑cked
));

	@lib/libopencm3/include/libopencm3/usb/msc.h

40 #i‚de‡
__MSC_H


41 
	#__MSC_H


	)

43 
_usbd_mass_°‹age
 
	tusbd_mass_°‹age
;

55 
	#USB_CLASS_MSC
 0x08

	)

58 
	#USB_MSC_SUBCLASS_RBC
 0x01

	)

59 
	#USB_MSC_SUBCLASS_ATAPI
 0x02

	)

60 
	#USB_MSC_SUBCLASS_UFI
 0x04

	)

61 
	#USB_MSC_SUBCLASS_SCSI
 0x06

	)

62 
	#USB_MSC_SUBCLASS_LOCKABLE
 0x07

	)

63 
	#USB_MSC_SUBCLASS_IEEE1667
 0x08

	)

66 
	#USB_MSC_PROTOCOL_CBI
 0x00

	)

67 
	#USB_MSC_PROTOCOL_CBI_ALT
 0x01

	)

68 
	#USB_MSC_PROTOCOL_BBB
 0x50

	)

71 
	#USB_MSC_REQ_CODES_ADSC
 0x00

	)

72 
	#USB_MSC_REQ_CODES_GET
 0xFC

	)

73 
	#USB_MSC_REQ_CODES_PUT
 0xFD

	)

74 
	#USB_MSC_REQ_CODES_GML
 0xFE

	)

75 
	#USB_MSC_REQ_CODES_BOMSR
 0xFF

	)

78 
	#USB_MSC_REQ_BULK_ONLY_RESET
 0xFF

	)

79 
	#USB_MSC_REQ_GET_MAX_LUN
 0xFE

	)

81 
usbd_mass_°‹age
 *
usb_msc_öô
(
usbd_devi˚
 *
usbd_dev
,

82 
uöt8_t
 
ï_ö
, uöt8_à
ï_ö_size
,

83 
uöt8_t
 
ï_out
, uöt8_à
ï_out_size
,

84 c⁄° *
víd‹_id
,

85 c⁄° *
¥odu˘_id
,

86 c⁄° *
¥odu˘_ªvisi⁄_Àvñ
,

87 c⁄° 
uöt32_t
 
block_cou¡
,

88 (*
ªad_block
)(
uöt32_t
 
lba
, 
uöt8_t
 *
c›y_to
),

89 (*
wrôe_block
)(
uöt32_t
 
lba
, c⁄° 
uöt8_t
 *
c›y_‰om
));

	@lib/libopencm3/include/libopencm3/usb/usbd.h

38 #i‚de‡
__USBD_H


39 
	#__USBD_H


	)

41 
	~<lib›ícm3/usb/usb°d.h
>

43 
BEGIN_DECLS


46 
	eusbd_ªque°_ªtu∫_codes
 {

47 
	mUSBD_REQ_NOTSUPP
 = 0,

48 
	mUSBD_REQ_HANDLED
 = 1,

49 
	mUSBD_REQ_NEXT_CALLBACK
 = 2,

52 
_usbd_drivî
 
	tusbd_drivî
;

53 
_usbd_devi˚
 
	tusbd_devi˚
;

55 c⁄° 
usbd_drivî
 
°_usbfs_v1_usb_drivî
;

56 c⁄° 
usbd_drivî
 
°m32f107_usb_drivî
;

57 c⁄° 
usbd_drivî
 
°m32f207_usb_drivî
;

58 c⁄° 
usbd_drivî
 
°_usbfs_v2_usb_drivî
;

59 
	#Ÿgfs_usb_drivî
 
°m32f107_usb_drivî


	)

60 
	#Ÿghs_usb_drivî
 
°m32f207_usb_drivî


	)

61 c⁄° 
usbd_drivî
 
efm32lg_usb_drivî
;

62 c⁄° 
usbd_drivî
 
efm32hg_usb_drivî
;

63 c⁄° 
usbd_drivî
 
lm4f_usb_drivî
;

97 
usbd_devi˚
 * 
usbd_öô
(c⁄° 
usbd_drivî
 *
drivî
,

98 c⁄° 
usb_devi˚_des¸ùt‹
 *
dev
,

99 c⁄° 
usb_c⁄fig_des¸ùt‹
 *
c⁄f
,

100 c⁄° * c⁄° *
°rögs
, 
num_°rögs
,

101 
uöt8_t
 *
c⁄åﬁ_buf„r
,

102 
uöt16_t
 
c⁄åﬁ_buf„r_size
);

105 
usbd_ªgi°î_ª£t_ˇŒback
(
usbd_devi˚
 *
usbd_dev
,

106 (*
ˇŒback
)());

108 
	`usbd_ªgi°î_su•íd_ˇŒback
(
usbd_devi˚
 *
usbd_dev
,

109 (*
ˇŒback
)());

111 
	`usbd_ªgi°î_ªsume_ˇŒback
(
usbd_devi˚
 *
usbd_dev
,

112 (*
ˇŒback
)());

114 
	`usbd_ªgi°î_sof_ˇŒback
(
usbd_devi˚
 *
usbd_dev
,

115 (*
ˇŒback
)());

117 (*
	tusbd_c⁄åﬁ_com∂ëe_ˇŒback
)(
	tusbd_devi˚
 *
	tusbd_dev
,

118 
	tusb_£tup_d©a
 *
	tªq
);

120 
	$usbd_ªque°_ªtu∫_codes
 (*
	tusbd_c⁄åﬁ_ˇŒback
)(

121 
	tusbd_devi˚
 *
	tusbd_dev
,

122 
	tusb_£tup_d©a
 *
	tªq
, 
	tuöt8_t
 **
	tbuf
, 
	tuöt16_t
 *
	tÀn
,

123 
	tusbd_c⁄åﬁ_com∂ëe_ˇŒback
 *
	tcom∂ëe
);

125 (*
	tusbd_£t_c⁄fig_ˇŒback
)(
	tusbd_devi˚
 *
	tusbd_dev
,

126 
	tuöt16_t
 
	twVÆue
);

128 (*
	tusbd_£t_Æt£âög_ˇŒback
)(
	tusbd_devi˚
 *
	tusbd_dev
,

129 
	tuöt16_t
 
	twIndex
, uöt16_à
	twVÆue
);

131 (*
	tusbd_ídpoöt_ˇŒback
)(
	tusbd_devi˚
 *
	tusbd_dev
, 
	tuöt8_t
 
	tï
);

148 
	`usbd_ªgi°î_c⁄åﬁ_ˇŒback
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ty≥
,

149 
uöt8_t
 
ty≥_mask
,

150 
usbd_c⁄åﬁ_ˇŒback
 
ˇŒback
);

159 
	`usbd_ªgi°î_£t_c⁄fig_ˇŒback
(
usbd_devi˚
 *
usbd_dev
,

160 
usbd_£t_c⁄fig_ˇŒback
 
ˇŒback
);

165 
	`usbd_ªgi°î_£t_Æt£âög_ˇŒback
(
usbd_devi˚
 *
usbd_dev
,

166 
usbd_£t_Æt£âög_ˇŒback
 
ˇŒback
);

169 
	`usbd_pﬁl
(
usbd_devi˚
 *
usbd_dev
);

179 
	`usbd_disc⁄√˘
(
usbd_devi˚
 *
usbd_dev
, 
boﬁ
 
disc⁄√˘ed
);

191 
	`usbd_ï_£tup
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
, uöt8_à
ty≥
,

192 
uöt16_t
 
max_size
, 
usbd_ídpoöt_ˇŒback
 
ˇŒback
);

201 
uöt16_t
 
	`usbd_ï_wrôe_∑ckë
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
,

202 c⁄° *
buf
, 
uöt16_t
 
Àn
);

211 
uöt16_t
 
	`usbd_ï_ªad_∑ckë
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
,

212 *
buf
, 
uöt16_t
 
Àn
);

218 
	`usbd_ï_°Æl_£t
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
,

219 
uöt8_t
 
°Æl
);

226 
uöt8_t
 
	`usbd_ï_°Æl_gë
(
usbd_devi˚
 *
usbd_dev
, uöt8_à
addr
);

233 
	`usbd_ï_«k_£t
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
, uöt8_à
«k
);

235 
END_DECLS


	@lib/libopencm3/include/libopencm3/usb/usbstd.h

43 #i‚de‡
__USBSTD_H


44 
	#__USBSTD_H


	)

46 
	~<°döt.h
>

47 
	~<lib›ícm3/cm3/comm⁄.h
>

56 
	susb_£tup_d©a
 {

57 
uöt8_t
 
	mbmReque°Ty≥
;

58 
uöt8_t
 
	mbReque°
;

59 
uöt16_t
 
	mwVÆue
;

60 
uöt16_t
 
	mwIndex
;

61 
uöt16_t
 
	mwLígth
;

62 } 
__©åibuã__
((
∑cked
));

65 
	#USB_CLASS_VENDOR
 0xFF

	)

69 
	#USB_REQ_TYPE_DIRECTION
 0x80

	)

70 
	#USB_REQ_TYPE_IN
 0x80

	)

71 
	#USB_REQ_TYPE_OUT
 0x0

	)

73 
	#USB_REQ_TYPE_TYPE
 0x60

	)

74 
	#USB_REQ_TYPE_STANDARD
 0x00

	)

75 
	#USB_REQ_TYPE_CLASS
 0x20

	)

76 
	#USB_REQ_TYPE_VENDOR
 0x40

	)

78 
	#USB_REQ_TYPE_RECIPIENT
 0x1F

	)

79 
	#USB_REQ_TYPE_DEVICE
 0x00

	)

80 
	#USB_REQ_TYPE_INTERFACE
 0x01

	)

81 
	#USB_REQ_TYPE_ENDPOINT
 0x02

	)

82 
	#USB_REQ_TYPE_OTHER
 0x03

	)

85 
	#USB_REQ_GET_STATUS
 0

	)

86 
	#USB_REQ_CLEAR_FEATURE
 1

	)

88 
	#USB_REQ_SET_FEATURE
 3

	)

90 
	#USB_REQ_SET_ADDRESS
 5

	)

91 
	#USB_REQ_GET_DESCRIPTOR
 6

	)

92 
	#USB_REQ_SET_DESCRIPTOR
 7

	)

93 
	#USB_REQ_GET_CONFIGURATION
 8

	)

94 
	#USB_REQ_SET_CONFIGURATION
 9

	)

95 
	#USB_REQ_GET_INTERFACE
 10

	)

96 
	#USB_REQ_SET_INTERFACE
 11

	)

97 
	#USB_REQ_SET_SYNCH_FRAME
 12

	)

100 
	#USB_DT_DEVICE
 1

	)

101 
	#USB_DT_CONFIGURATION
 2

	)

102 
	#USB_DT_STRING
 3

	)

103 
	#USB_DT_INTERFACE
 4

	)

104 
	#USB_DT_ENDPOINT
 5

	)

105 
	#USB_DT_DEVICE_QUALIFIER
 6

	)

106 
	#USB_DT_OTHER_SPEED_CONFIGURATION
 7

	)

107 
	#USB_DT_INTERFACE_POWER
 8

	)

109 
	#USB_DT_OTG
 9

	)

110 
	#USB_DT_DEBUG
 10

	)

111 
	#USB_DT_INTERFACE_ASSOCIATION
 11

	)

114 
	#USB_FEAT_ENDPOINT_HALT
 0

	)

115 
	#USB_FEAT_DEVICE_REMOTE_WAKEUP
 1

	)

116 
	#USB_FEAT_TEST_MODE
 2

	)

119 
	#USB_DEV_STATUS_SELF_POWERED
 0x01

	)

120 
	#USB_DEV_STATUS_REMOTE_WAKEUP
 0x02

	)

123 
	susb_devi˚_des¸ùt‹
 {

124 
uöt8_t
 
	mbLígth
;

125 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

126 
uöt16_t
 
	mbcdUSB
;

127 
uöt8_t
 
	mbDevi˚Cœss
;

128 
uöt8_t
 
	mbDevi˚SubCœss
;

129 
uöt8_t
 
	mbDevi˚PrŸocﬁ
;

130 
uöt8_t
 
	mbMaxPackëSize0
;

131 
uöt16_t
 
	midVíd‹
;

132 
uöt16_t
 
	midProdu˘
;

133 
uöt16_t
 
	mbcdDevi˚
;

134 
uöt8_t
 
	miM™uÁ˘uªr
;

135 
uöt8_t
 
	miProdu˘
;

136 
uöt8_t
 
	miSîülNumbî
;

137 
uöt8_t
 
	mbNumC⁄figuøti⁄s
;

138 } 
__©åibuã__
((
∑cked
));

140 
	#USB_DT_DEVICE_SIZE
 (
usb_devi˚_des¸ùt‹
)

	)

145 
	susb_devi˚_quÆifõr_des¸ùt‹
 {

146 
uöt8_t
 
	mbLígth
;

147 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

148 
uöt16_t
 
	mbcdUSB
;

149 
uöt8_t
 
	mbDevi˚Cœss
;

150 
uöt8_t
 
	mbDevi˚SubCœss
;

151 
uöt8_t
 
	mbDevi˚PrŸocﬁ
;

152 
uöt8_t
 
	mbMaxPackëSize0
;

153 
uöt8_t
 
	mbNumC⁄figuøti⁄s
;

154 
uöt8_t
 
	mbRe£rved
;

155 } 
__©åibuã__
((
∑cked
));

160 
	susb_öãrÁ˚
 {

161 
uöt8_t
 *
	mcur_Æt£âög
;

162 
uöt8_t
 
	mnum_Æt£âög
;

163 c⁄° 
usb_iÁ˚_assoc_des¸ùt‹
 *
	miÁ˚_assoc
;

164 c⁄° 
usb_öãrÁ˚_des¸ùt‹
 *
	mÆt£âög
;

168 
	susb_c⁄fig_des¸ùt‹
 {

169 
uöt8_t
 
	mbLígth
;

170 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

171 
uöt16_t
 
	mwTŸÆLígth
;

172 
uöt8_t
 
	mbNumI¡îÁ˚s
;

173 
uöt8_t
 
	mbC⁄figuøti⁄VÆue
;

174 
uöt8_t
 
	miC⁄figuøti⁄
;

175 
uöt8_t
 
	mbmAâribuãs
;

176 
uöt8_t
 
	mbMaxPowî
;

179 c⁄° 
usb_öãrÁ˚
 *
	möãrÁ˚
;

180 } 
__©åibuã__
((
∑cked
));

181 
	#USB_DT_CONFIGURATION_SIZE
 9

	)

184 
	#USB_CONFIG_ATTR_DEFAULT
 0x80

	)

185 
	#USB_CONFIG_ATTR_SELF_POWERED
 0x40

	)

186 
	#USB_CONFIG_ATTR_REMOTE_WAKEUP
 0x20

	)

193 
	susb_öãrÁ˚_des¸ùt‹
 {

194 
uöt8_t
 
	mbLígth
;

195 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

196 
uöt8_t
 
	mbI¡îÁ˚Numbî
;

197 
uöt8_t
 
	mbA…î«ãSëtög
;

198 
uöt8_t
 
	mbNumEndpoöts
;

199 
uöt8_t
 
	mbI¡îÁ˚Cœss
;

200 
uöt8_t
 
	mbI¡îÁ˚SubCœss
;

201 
uöt8_t
 
	mbI¡îÁ˚PrŸocﬁ
;

202 
uöt8_t
 
	miI¡îÁ˚
;

205 c⁄° 
usb_ídpoöt_des¸ùt‹
 *
	mídpoöt
;

206 c⁄° *
	mexåa
;

207 
	mexåÆí
;

208 } 
__©åibuã__
((
∑cked
));

209 
	#USB_DT_INTERFACE_SIZE
 9

	)

212 
	susb_ídpoöt_des¸ùt‹
 {

213 
uöt8_t
 
	mbLígth
;

214 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

215 
uöt8_t
 
	mbEndpoötAddªss
;

216 
uöt8_t
 
	mbmAâribuãs
;

217 
uöt16_t
 
	mwMaxPackëSize
;

218 
uöt8_t
 
	mbI¡îvÆ
;

221 c⁄° *
	mexåa
;

222 
	mexåÆí
;

223 } 
__©åibuã__
((
∑cked
));

224 
	#USB_DT_ENDPOINT_SIZE
 7

	)

227 
	#USB_ENDPOINT_ADDR_OUT
(
x
Ë(x)

	)

228 
	#USB_ENDPOINT_ADDR_IN
(
x
Ë(0x80 | (x))

	)

232 
	#USB_ENDPOINT_ATTR_CONTROL
 0x00

	)

233 
	#USB_ENDPOINT_ATTR_ISOCHRONOUS
 0x01

	)

234 
	#USB_ENDPOINT_ATTR_BULK
 0x02

	)

235 
	#USB_ENDPOINT_ATTR_INTERRUPT
 0x03

	)

236 
	#USB_ENDPOINT_ATTR_TYPE
 0x03

	)

238 
	#USB_ENDPOINT_ATTR_NOSYNC
 0x00

	)

239 
	#USB_ENDPOINT_ATTR_ASYNC
 0x04

	)

240 
	#USB_ENDPOINT_ATTR_ADAPTIVE
 0x08

	)

241 
	#USB_ENDPOINT_ATTR_SYNC
 0x0C

	)

242 
	#USB_ENDPOINT_ATTR_SYNCTYPE
 0x0C

	)

244 
	#USB_ENDPOINT_ATTR_DATA
 0x00

	)

245 
	#USB_ENDPOINT_ATTR_FEEDBACK
 0x10

	)

246 
	#USB_ENDPOINT_ATTR_IMPLICIT_FEEDBACK_DATA
 0x20

	)

247 
	#USB_ENDPOINT_ATTR_USAGETYPE
 0x30

	)

252 
	susb_°rög_des¸ùt‹
 {

253 
uöt8_t
 
	mbLígth
;

254 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

255 
uöt16_t
 
	mwD©a
[];

256 } 
__©åibuã__
((
∑cked
));

259 
	susb_iÁ˚_assoc_des¸ùt‹
 {

260 
uöt8_t
 
	mbLígth
;

261 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

262 
uöt8_t
 
	mbFú°I¡îÁ˚
;

263 
uöt8_t
 
	mbI¡îÁ˚Cou¡
;

264 
uöt8_t
 
	mbFun˘i⁄Cœss
;

265 
uöt8_t
 
	mbFun˘i⁄SubCœss
;

266 
uöt8_t
 
	mbFun˘i⁄PrŸocﬁ
;

267 
uöt8_t
 
	miFun˘i⁄
;

268 } 
__©åibuã__
((
∑cked
));

269 
	#USB_DT_INTERFACE_ASSOCIATION_SIZE
 \

270 (
usb_iÁ˚_assoc_des¸ùt‹
)

	)

272 
	eusb_œnguage_id
 {

273 
	mUSB_LANGID_ENGLISH_US
 = 0x409,

	@lib/libopencm3/include/libopencm3/vf6xx/anadig.h

36 #i‚de‡
LIBOPENCM3_ANADIG_H


37 
	#LIBOPENCM3_ANADIG_H


	)

39 
	~<lib›ícm3/cm3/comm⁄.h
>

40 
	~<lib›ícm3/vf6xx/mem‹ym≠.h
>

44 
	#ANADIG_PLL3_CTRL
 
	`MMIO32
(
ANADIG_BASE
 + 0x010)

	)

45 
	#ANADIG_PLL7_CTRL
 
	`MMIO32
(
ANADIG_BASE
 + 0x020)

	)

46 
	#ANADIG_PLL2_CTRL
 
	`MMIO32
(
ANADIG_BASE
 + 0x030)

	)

47 
	#ANADIG_PLL2_SS
 
	`MMIO32
(
ANADIG_BASE
 + 0x040)

	)

48 
	#ANADIG_PLL2_NUM
 
	`MMIO32
(
ANADIG_BASE
 + 0x050)

	)

49 
	#ANADIG_PLL2_DENOM
 
	`MMIO32
(
ANADIG_BASE
 + 0x060)

	)

50 
	#ANADIG_PLL4_CTRL
 
	`MMIO32
(
ANADIG_BASE
 + 0x070)

	)

51 
	#ANADIG_PLL4_NUM
 
	`MMIO32
(
ANADIG_BASE
 + 0x080)

	)

52 
	#ANADIG_PLL4_DENOM
 
	`MMIO32
(
ANADIG_BASE
 + 0x090)

	)

53 
	#ANADIG_PLL6_CTRL
 
	`MMIO32
(
ANADIG_BASE
 + 0x0A0)

	)

54 
	#ANADIG_PLL6_NUM
 
	`MMIO32
(
ANADIG_BASE
 + 0x0B0)

	)

55 
	#ANADIG_PLL6_DENOM
 
	`MMIO32
(
ANADIG_BASE
 + 0x0C0)

	)

56 
	#ANADIG_PLL5_CTRL
 
	`MMIO32
(
ANADIG_BASE
 + 0x0E0)

	)

57 
	#ANADIG_PLL3_PFD
 
	`MMIO32
(
ANADIG_BASE
 + 0x0F0)

	)

58 
	#ANADIG_PLL2_PFD
 
	`MMIO32
(
ANADIG_BASE
 + 0x100)

	)

59 
	#ANADIG_REG_1P1
 
	`MMIO32
(
ANADIG_BASE
 + 0x110)

	)

60 
	#ANADIG_REG_3P0
 
	`MMIO32
(
ANADIG_BASE
 + 0x120)

	)

61 
	#ANADIG_REG_2P5
 
	`MMIO32
(
ANADIG_BASE
 + 0x130)

	)

62 
	#ANADIG_ANA_MISC0
 
	`MMIO32
(
ANADIG_BASE
 + 0x150)

	)

63 
	#ANADIG_ANA_MISC1
 
	`MMIO32
(
ANADIG_BASE
 + 0x160)

	)

64 
	#ANADIG_ANADIG_DIGPROG
 
	`MMIO32
(
ANADIG_BASE
 + 0x260)

	)

65 
	#ANADIG_PLL1_CTRL
 
	`MMIO32
(
ANADIG_BASE
 + 0x270)

	)

66 
	#ANADIG_PLL1_SS
 
	`MMIO32
(
ANADIG_BASE
 + 0x280)

	)

67 
	#ANADIG_PLL1_NUM
 
	`MMIO32
(
ANADIG_BASE
 + 0x290)

	)

68 
	#ANADIG_PLL1_DENOM
 
	`MMIO32
(
ANADIG_BASE
 + 0x2A0)

	)

69 
	#ANADIG_PLL1_PFD
 
	`MMIO32
(
ANADIG_BASE
 + 0x2B0)

	)

70 
	#ANADIG_PLL_LOCK
 
	`MMIO32
(
ANADIG_BASE
 + 0x2C0)

	)

75 
	#ANADIG_PLL3_CTRL_LOCK
 (1 << 31)

	)

76 
	#ANADIG_PLL3_CTRL_BYPASS
 (1 << 16)

	)

77 
	#ANADIG_PLL3_CTRL_BYPASS_CLK_SRC
 (1 << 14)

	)

78 
	#ANADIG_PLL3_CTRL_ENABLE
 (1 << 13)

	)

79 
	#ANADIG_PLL3_CTRL_POWER
 (1 << 12)

	)

80 
	#ANADIG_PLL3_CTRL_EN_USB_CLKS
 (1 << 6)

	)

81 
	#ANADIG_PLL3_CTRL_DIV_SELECT
 (1 << 1)

	)

84 
	#ANADIG_PLL7_CTRL_LOCK
 (1 << 31)

	)

85 
	#ANADIG_PLL7_CTRL_BYPASS
 (1 << 16)

	)

86 
	#ANADIG_PLL7_CTRL_BYPASS_CLK_SRC
 (1 << 14)

	)

87 
	#ANADIG_PLL7_CTRL_ENABLE
 (1 << 13)

	)

88 
	#ANADIG_PLL7_CTRL_POWER
 (1 << 12)

	)

89 
	#ANADIG_PLL7_CTRL_EN_USB_CLKS
 (1 << 6)

	)

90 
	#ANADIG_PLL7_CTRL_DIV_SELECT
 (1 << 1)

	)

93 
	#ANADIG_PLL2_CTRL_LOCK
 (1 << 31)

	)

94 
	#ANADIG_PLL2_CTRL_PFD_OFFSET_EN
 (1 << 18)

	)

95 
	#ANADIG_PLL2_CTRL_DITHER_ENABLE
 (1 << 17)

	)

96 
	#ANADIG_PLL2_CTRL_BYPASS
 (1 << 16)

	)

97 
	#ANADIG_PLL2_CTRL_BYPASS_CLK_SRC
 (1 << 14)

	)

98 
	#ANADIG_PLL2_CTRL_ENABLE
 (1 << 13)

	)

99 
	#ANADIG_PLL2_CTRL_POWERDOWN
 (1 << 12)

	)

100 
	#ANADIG_PLL2_CTRL_DIV_SELECT
 (1 << 1)

	)

103 
	#ANADIG_PLL2_SS_STOP_MASK
 (0xfff‡<< 16)

	)

104 
	#ANADIG_PLL2_SS_ENABLE
 (1 << 15)

	)

105 
	#ANADIG_PLL2_SS_STEP_MASK
 0x8fff

	)

108 
	#ANADIG_PLL2_NUM_MFN_MASK
 0x3fffffff

	)

111 
	#ANADIG_PLL2_DENOM_MFN_MASK
 0x3fffffff

	)

114 
	#ANADIG_PLL4_CTRL_LOCK
 (1 << 31)

	)

115 
	#ANADIG_PLL4_CTRL_PFD_OFFSET_EN
 (1 << 18)

	)

116 
	#ANADIG_PLL4_CTRL_DITHER_ENABLE
 (1 << 17)

	)

117 
	#ANADIG_PLL4_CTRL_BYPASS
 (1 << 16)

	)

118 
	#ANADIG_PLL4_CTRL_BYPASS_CLK_SRC
 (1 << 14)

	)

119 
	#ANADIG_PLL4_CTRL_ENABLE
 (1 << 13)

	)

120 
	#ANADIG_PLL4_CTRL_POWERDOWN
 (1 << 12)

	)

121 
	#ANADIG_PLL4_CTRL_DIV_SELECT_MASK
 (0x7f)

	)

124 
	#ANADIG_PLL4_NUM_MFN_MASK
 0x3fffffff

	)

127 
	#ANADIG_PLL4_DENOM_MFN_MASK
 0x3fffffff

	)

130 
	#ANADIG_PLL6_CTRL_LOCK
 (1 << 31)

	)

131 
	#ANADIG_PLL6_CTRL_PFD_OFFSET_EN
 (1 << 18)

	)

132 
	#ANADIG_PLL6_CTRL_DITHER_ENABLE
 (1 << 17)

	)

133 
	#ANADIG_PLL6_CTRL_BYPASS
 (1 << 16)

	)

134 
	#ANADIG_PLL6_CTRL_BYPASS_CLK_SRC
 (1 << 14)

	)

135 
	#ANADIG_PLL6_CTRL_ENABLE
 (1 << 13)

	)

136 
	#ANADIG_PLL6_CTRL_POWERDOWN
 (1 << 12)

	)

137 
	#ANADIG_PLL6_CTRL_DIV_SELECT_MASK
 (0x7f)

	)

140 
	#ANADIG_PLL6_NUM_MFN_MASK
 0x3fffffff

	)

143 
	#ANADIG_PLL6_DENOM_MFN_MASK
 0x3fffffff

	)

146 
	#ANADIG_PLL5_CTRL_LOCK
 (1 << 31)

	)

147 
	#ANADIG_PLL5_CTRL_PFD_OFFSET_EN
 (1 << 18)

	)

148 
	#ANADIG_PLL5_CTRL_DITHER_ENABLE
 (1 << 17)

	)

149 
	#ANADIG_PLL5_CTRL_BYPASS
 (1 << 16)

	)

150 
	#ANADIG_PLL5_CTRL_BYPASS_CLK_SRC
 (1 << 14)

	)

151 
	#ANADIG_PLL5_CTRL_ENABLE
 (1 << 13)

	)

152 
	#ANADIG_PLL5_CTRL_POWERDOWN
 (1 << 12)

	)

153 
	#ANADIG_PLL5_CTRL_DIV_SELECT_MASK
 (0x3)

	)

156 
	#ANADIG_PLL_PFD4_CLKGATE
 (1 << 31)

	)

157 
	#ANADIG_PLL_PFD4_STABLE
 (1 << 30)

	)

158 
	#ANADIG_PLL_PFD4_FRAC_SHIFT
 24

	)

159 
	#ANADIG_PLL_PFD4_FRAC_MASK
 (0x3‡<< 24)

	)

160 
	#ANADIG_PLL_PFD3_CLKGATE
 (1 << 23)

	)

161 
	#ANADIG_PLL_PFD3_STABLE
 (1 << 22)

	)

162 
	#ANADIG_PLL_PFD3_FRAC_SHIFT
 16

	)

163 
	#ANADIG_PLL_PFD3_FRAC_MASK
 (0x3‡<< 16)

	)

164 
	#ANADIG_PLL_PFD2_CLKGATE
 (1 << 15)

	)

165 
	#ANADIG_PLL_PFD2_STABLE
 (1 << 14)

	)

166 
	#ANADIG_PLL_PFD2_FRAC_SHIFT
 8

	)

167 
	#ANADIG_PLL_PFD2_FRAC_MASK
 (0x3‡<< 8)

	)

168 
	#ANADIG_PLL_PFD1_CLKGATE
 (1 << 7)

	)

169 
	#ANADIG_PLL_PFD1_STABLE
 (1 << 6)

	)

170 
	#ANADIG_PLL_PFD1_FRAC_SHIFT
 0

	)

171 
	#ANADIG_PLL_PFD1_FRAC_MASK
 (0x3‡<< 0)

	)

174 
	#ANADIG_ANA_MISC0_OSC_XTALOK_EN
 (1 << 17)

	)

175 
	#ANADIG_ANA_MISC0_OSC_XTALOK
 (1 << 16)

	)

176 
	#ANADIG_ANA_MISC0_CLK_24M_IRC_XTAL_SEL
 (1 << 13)

	)

177 
	#ANADIG_ANA_MISC0_STOP_MODE_CONFIG
 (1 << 12)

	)

178 
	#ANADIG_ANA_MISC0_REFTOP_VBGUP
 (1 << 7)

	)

179 
	#ANADIG_ANA_MISC0_REFTOP_SELBIASOFF
 (1 << 3)

	)

180 
	#ANADIG_ANA_MISC0_REFTOP_LOWPOWER
 (1 << 2)

	)

181 
	#ANADIG_ANA_MISC0_REFTOP_PWDVBGUP
 (1 << 1)

	)

182 
	#ANADIG_ANA_MISC0_REFTOP_PWD
 (1 << 0)

	)

185 
	#ANADIG_ANA_MISC1_IRQ_ANA_BO
 (1 << 30)

	)

186 
	#ANADIG_ANA_MISC1_IRQ_TEMPSENSE
 (1 << 29)

	)

187 
	#ANADIG_ANA_MISC1_LVDSCLK1_IBEN
 (1 << 12)

	)

188 
	#ANADIG_ANA_MISC1_LVDSCLK1_OBEN
 (1 << 10)

	)

191 
	#ANADIG_ANADIG_DIGPROG_MAJOR_MASK
 (0xfff‡<< 8)

	)

192 
	#ANADIG_ANADIG_DIGPROG_MINOR_MASK
 (0xf‡<< 0)

	)

195 
	#ANADIG_PLL1_CTRL_LOCK
 (1 << 31)

	)

196 
	#ANADIG_PLL1_CTRL_PFD_OFFSET_EN
 (1 << 18)

	)

197 
	#ANADIG_PLL1_CTRL_DITHER_ENABLE
 (1 << 17)

	)

198 
	#ANADIG_PLL1_CTRL_BYPASS
 (1 << 16)

	)

199 
	#ANADIG_PLL1_CTRL_BYPASS_CLK_SRC
 (1 << 14)

	)

200 
	#ANADIG_PLL1_CTRL_ENABLE
 (1 << 13)

	)

201 
	#ANADIG_PLL1_CTRL_POWERDOWN
 (1 << 12)

	)

202 
	#ANADIG_PLL1_CTRL_DIV_SELECT
 (1 << 1)

	)

205 
	#ANADIG_PLL1_SS_STOP_MASK
 (0xfff‡<< 16)

	)

206 
	#ANADIG_PLL1_SS_ENABLE
 (1 << 15)

	)

207 
	#ANADIG_PLL1_SS_STEP_MASK
 0x8fff

	)

210 
	#ANADIG_PLL1_NUM_MFN_MASK
 0x3fffffff

	)

213 
	#ANADIG_PLL1_DENOM_MFN_MASK
 0x3fffffff

	)

216 
	#ANADIG_PLL_LOCK_PLL1
 (1 << 6)

	)

217 
	#ANADIG_PLL_LOCK_PLL2
 (1 << 5)

	)

218 
	#ANADIG_PLL_LOCK_PLL4
 (1 << 4)

	)

219 
	#ANADIG_PLL_LOCK_PLL6
 (1 << 3)

	)

220 
	#ANADIG_PLL_LOCK_PLL5
 (1 << 2)

	)

221 
	#ANADIG_PLL_LOCK_PLL3
 (1 << 1)

	)

222 
	#ANADIG_PLL_LOCK_PLL7
 (1 << 0)

	)

	@lib/libopencm3/include/libopencm3/vf6xx/ccm.h

35 #i‚de‡
LIBOPENCM3_CCM_H


36 
	#LIBOPENCM3_CCM_H


	)

38 
	~<lib›ícm3/cm3/comm⁄.h
>

39 
	~<lib›ícm3/vf6xx/mem‹ym≠.h
>

43 
	#CCM_CCR
 
	`MMIO32
(
CCM_BASE
 + 0x00)

	)

44 
	#CCM_CSR
 
	`MMIO32
(
CCM_BASE
 + 0x04)

	)

45 
	#CCM_CCSR
 
	`MMIO32
(
CCM_BASE
 + 0x08)

	)

46 
	#CCM_CACRR
 
	`MMIO32
(
CCM_BASE
 + 0x0C)

	)

47 
	#CCM_CSCMR1
 
	`MMIO32
(
CCM_BASE
 + 0x10)

	)

48 
	#CCM_CSCDR1
 
	`MMIO32
(
CCM_BASE
 + 0x14)

	)

49 
	#CCM_CSCDR2
 
	`MMIO32
(
CCM_BASE
 + 0x18)

	)

50 
	#CCM_CSCDR3
 
	`MMIO32
(
CCM_BASE
 + 0x1C)

	)

51 
	#CCM_CSCMR2
 
	`MMIO32
(
CCM_BASE
 + 0x20)

	)

53 
	#CCM_CTOR
 
	`MMIO32
(
CCM_BASE
 + 0x28)

	)

54 
	#CCM_CLPCR
 
	`MMIO32
(
CCM_BASE
 + 0x2C)

	)

55 
	#CCM_CISR
 
	`MMIO32
(
CCM_BASE
 + 0x30)

	)

56 
	#CCM_CIMR
 
	`MMIO32
(
CCM_BASE
 + 0x34)

	)

57 
	#CCM_CCOSR
 
	`MMIO32
(
CCM_BASE
 + 0x38)

	)

58 
	#CCM_CGPR
 
	`MMIO32
(
CCM_BASE
 + 0x3C)

	)

59 
	#CCM_CCGR
(
off£t
Ë
	`MMIO32
(
CCM_BASE
 + 0x40 + (off£t))

	)

60 
	#CCM_CMEOR
(
ovº
Ë
	`MMIO32
(
CCM_BASE
 + 0x70 + (4 * (ovº)))

	)

61 
	#CCM_CPPDSR
 
	`MMIO32
(
CCM_BASE
 + 0x88)

	)

63 
	#CCM_CCOWR
 
	`MMIO32
(
CCM_BASE
 + 0x8C)

	)

64 
	#CCM_CCPGR
(
pcgr
Ë
	`MMIO32
(
CCM_BASE
 + 0x90 + (4 * (pcgr)))

	)

69 
	#CCM_CCR_FIRC_EN
 (1 << 16)

	)

70 
	#CCM_CCR_FXOSC_EN
 (1 << 12)

	)

71 
	#CCM_CCR_OSCNT_MASK
 0xff

	)

74 
	#CCM_CSR_FXOSC_RDY
 (1 << 5)

	)

77 
	#CCM_CCSR_PLL3_PFDN4_EN
 (1 << 31)

	)

78 
	#CCM_CCSR_PLL3_PFDN3_EN
 (1 << 30)

	)

79 
	#CCM_CCSR_PLL3_PFDN2_EN
 (1 << 29)

	)

80 
	#CCM_CCSR_PLL3_PFDN1_EN
 (1 << 28)

	)

82 
	#CCM_CCSR_DAP_EN
 (1 << 24)

	)

85 
	#CCM_CCSR_PLL2_PFD_CLK_SEL_SHIFT
 19

	)

86 
	#CCM_CCSR_PLL2_PFD_CLK_SEL_MASK
 (0x7 << 19)

	)

87 
	#CCM_CCSR_PLL1_PFD_CLK_SEL_SHIFT
 16

	)

88 
	#CCM_CCSR_PLL1_PFD_CLK_SEL_MASK
 (0x7 << 16)

	)

90 
	#CCM_CCSR_PLL_PFD_CLK_SEL_MAIN
 0x0

	)

91 
	#CCM_CCSR_PLL_PFD_CLK_SEL_PFD1
 0x1

	)

92 
	#CCM_CCSR_PLL_PFD_CLK_SEL_PFD2
 0x2

	)

93 
	#CCM_CCSR_PLL_PFD_CLK_SEL_PFD3
 0x3

	)

94 
	#CCM_CCSR_PLL_PFD_CLK_SEL_PFD4
 0x4

	)

96 
	#CCM_CCSR_PLL2_PFDN4_EN
 (1 << 15)

	)

97 
	#CCM_CCSR_PLL2_PFDN3_EN
 (1 << 14)

	)

98 
	#CCM_CCSR_PLL2_PFDN2_EN
 (1 << 13)

	)

99 
	#CCM_CCSR_PLL2_PFDN1_EN
 (1 << 12)

	)

101 
	#CCM_CCSR_PLL1_PFDN4_EN
 (1 << 11)

	)

102 
	#CCM_CCSR_PLL1_PFDN3_EN
 (1 << 10)

	)

103 
	#CCM_CCSR_PLL1_PFDN2_EN
 (1 << 9)

	)

104 
	#CCM_CCSR_PLL1_PFDN1_EN
 (1 << 8)

	)

106 
	#CCM_CCSR_DDRC_CLK_SEL
 (1 << 7)

	)

107 
	#CCM_CCSR_FAST_CLK_SEL
 (1 << 6)

	)

108 
	#CCM_CCSR_SLOW_CLK_SEL
 (1 << 5)

	)

110 
	#CCM_CCSR_SYS_CLK_SEL_SHIFT
 0

	)

111 
	#CCM_CCSR_SYS_CLK_SEL_MASK
 0x7

	)

112 
	#CCM_CCSR_SYS_CLK_SEL_FAST
 0x0

	)

113 
	#CCM_CCSR_SYS_CLK_SEL_SLOW
 0x1

	)

114 
	#CCM_CCSR_SYS_CLK_SEL_PLL2_PFD
 0x2

	)

115 
	#CCM_CCSR_SYS_CLK_SEL_PLL2
 0x3

	)

116 
	#CCM_CCSR_SYS_CLK_SEL_PLL1_PFD
 0x4

	)

117 
	#CCM_CCSR_SYS_CLK_SEL_PLL3
 0x5

	)

120 
	#CCM_CACRR_FLEX_CLK_DIV_SHIFT
 22

	)

121 
	#CCM_CACRR_FLEX_CLK_DIV_MASK
 (0x7 << 22)

	)

122 
	#CCM_CACRR_PLL6_CLK_DIV
 (1 << 21)

	)

123 
	#CCM_CACRR_PLL3_CLK_DIV
 (1 << 20)

	)

124 
	#CCM_CACRR_PLL1_PFD_CLK_DIV_SHIFT
 16

	)

125 
	#CCM_CACRR_PLL1_PFD_CLK_DIV_MASK
 (0x3 << 16)

	)

126 
	#CCM_CACRR_IPG_CLK_DIV_SHIFT
 11

	)

127 
	#CCM_CACRR_IPG_CLK_DIV_MASK
 (0x3 << 11)

	)

128 
	#CCM_CACRR_PLL4_CLK_DIV_SHIFT
 6

	)

129 
	#CCM_CACRR_PLL4_CLK_DIV_MASK
 (0x7 << 6)

	)

130 
	#CCM_CACRR_BUS_CLK_DIV_SHIFT
 3

	)

131 
	#CCM_CACRR_BUS_CLK_DIV_MASK
 (0x7 << 3)

	)

132 
	#CCM_CACRR_ARM_CLK_DIV_SHIFT
 0

	)

133 
	#CCM_CACRR_ARM_CLK_DIV_MASK
 (0x7 << 0)

	)

137 
uöt32_t
 
ccm_c‹e_˛k
;

138 
uöt32_t
 
ccm_∂©f‹m_bus_˛k
;

139 
uöt32_t
 
ccm_ùg_bus_˛k
;

141 
	eccm_˛ock_g©e
 {

143 
	mCG0_FLEXCAN0
 = 0,

144 
	mCG1_RESERVED
,

145 
	mCG2_RESERVED
,

146 
	mCG3_RESERVED
,

147 
	mCG4_DMA_MUX0
,

148 
	mCG5_DMA_MUX1
,

149 
	mCG6_RESERVED
,

150 
	mCG7_UART0
,

151 
	mCG8_UART1
,

152 
	mCG9_UART2
,

153 
	mCG10_UART3
,

154 
	mCG11_RESERVED
,

155 
	mCG12_SPI0
,

156 
	mCG13_SPI1
,

157 
	mCG14_RESERVED
,

158 
	mCG15_SAI0
,

159 
	mCG16_SAI1
,

160 
	mCG17_SAI2
,

161 
	mCG18_SAI3
,

162 
	mCG19_CRC
,

163 
	mCG20_USBC0
,

164 
	mCG21_RESERVED
,

165 
	mCG22_PDB
,

166 
	mCG23_PIT
,

167 
	mCG24_FTM0
,

168 
	mCG25_FTM1
,

169 
	mCG26_RESERVED
,

170 
	mCG27_ADC0
,

171 
	mCG28_RESERVED
,

172 
	mCG29_TCON0
,

173 
	mCG30_WDOG_A5
,

174 
	mCG31_WDOG_M4
,

175 
	mCG32_LPTMR
,

176 
	mCG33_RESERVED
,

177 
	mCG34_RLE
,

178 
	mCG35_RESERVED
,

179 
	mCG36_QSPI0
,

180 
	mCG37_RESERVED
,

181 
	mCG38_RESERVED
,

182 
	mCG39_RESERVED
,

183 
	mCG40_IOMUX
,

184 
	mCG41_PORTA
,

185 
	mCG42_PORTB
,

186 
	mCG43_PORTC
,

187 
	mCG44_PORTD
,

188 
	mCG45_PORTE
,

189 
	mCG46_RESERVED
,

190 
	mCG47_RESERVED
,

191 
	mCG48_ANADIG
,

192 
	mCG49_RESERVED
,

193 
	mCG50_SCSCM
,

194 
	mCG51_RESERVED
,

195 
	mCG52_RESERVED
,

196 
	mCG53_RESERVED
,

197 
	mCG54_RESERVED
,

198 
	mCG55_RESERVED
,

199 
	mCG56_DCU0
,

200 
	mCG57_RESERVED
,

201 
	mCG58_RESERVED
,

202 
	mCG59_RESERVED
,

203 
	mCG60_RESERVED
,

204 
	mCG61_RESERVED
,

205 
	mCG62_RESERVED
,

206 
	mCG63_RESERVED
,

207 
	mCG64_ASRC
,

208 
	mCG65_SPDIF
,

209 
	mCG66_ESAI
,

210 
	mCG67_RESERVED
,

211 
	mCG68_RESERVED
,

212 
	mCG69_EWM
,

213 
	mCG70_I2C0
,

214 
	mCG71_I2C1
,

215 
	mCG72_RESERVED
,

216 
	mCG73_RESERVED
,

217 
	mCG74_WKUP
,

218 
	mCG75_CCM
,

219 
	mCG76_GPC
,

220 
	mCG77_VREG_DIG
,

221 
	mCG78_RESERVED
,

222 
	mCG79_CMU
,

223 
	mCG80_NOTUSED
,

224 
	mCG81_NOTUSED
,

225 
	mCG82_NOTUSED
,

226 
	mCG83_NOTUSED
,

227 
	mCG84_NOTUSED
,

228 
	mCG85_NOTUSED
,

229 
	mCG86_NOTUSED
,

230 
	mCG87_NOTUSED
,

231 
	mCG88_NOTUSED
,

232 
	mCG89_NOTUSED
,

233 
	mCG90_NOTUSED
,

234 
	mCG91_NOTUSED
,

235 
	mCG92_NOTUSED
,

236 
	mCG93_NOTUSED
,

237 
	mCG94_NOTUSED
,

238 
	mCG95_NOTUSED
,

241 
	mCG96_RESERVED
,

242 
	mCG97_DMA_MUX2
,

243 
	mCG98_DMA_MUX3
,

244 
	mCG99_RESERVED
,

245 
	mCG100_RESERVED
,

246 
	mCG101_OTP_CTRL
,

247 
	mCG102_RESERVED
,

248 
	mCG103_RESERVED
,

249 
	mCG104_RESERVED
,

250 
	mCG105_UART4
,

251 
	mCG106_UART5
,

252 
	mCG107_RESERVED
,

253 
	mCG108_SPI2
,

254 
	mCG109_SPI3
,

255 
	mCG110_DDRMC
,

256 
	mCG111_RESERVED
,

257 
	mCG112_RESERVED
,

258 
	mCG113_SDHC0
,

259 
	mCG114_SDHC1
,

260 
	mCG115_RESERVED
,

261 
	mCG116_USBC1
,

262 
	mCG117_RESERVED
,

263 
	mCG118_RESERVED
,

264 
	mCG119_RESERVED
,

265 
	mCG120_FTM2
,

266 
	mCG121_FTM3
,

267 
	mCG122_RESERVED
,

268 
	mCG123_ADC1
,

269 
	mCG124_RESERVED
,

270 
	mCG125_TCON1
,

271 
	mCG126_SEG_LCD
,

272 
	mCG127_RESERVED
,

273 
	mCG128_RESERVED
,

274 
	mCG129_RESERVED
,

275 
	mCG130_RESERVED
,

276 
	mCG131_RESERVED
,

277 
	mCG132_QSPI1
,

278 
	mCG133_RESERVED
,

279 
	mCG134_RESERVED
,

280 
	mCG135_VADC
,

281 
	mCG136_VDEC
,

282 
	mCG137_VIU3
,

283 
	mCG138_RESERVED
,

284 
	mCG139_RESERVED
,

285 
	mCG140_DAC0
,

286 
	mCG141_DAC1
,

287 
	mCG142_RESERVED
,

288 
	mCG143_NOTUSED
,

289 
	mCG144_ETH0_1588
,

290 
	mCG145_ETH1_1588
,

291 
	mCG146_RESERVED
,

292 
	mCG147_RESERVED
,

293 
	mCG148_FLEXCAN1
,

294 
	mCG149_RESERVED
,

295 
	mCG150_RESERVED
,

296 
	mCG151_RESERVED
,

297 
	mCG152_DCU1
,

298 
	mCG153_RESERVED
,

299 
	mCG154_RESERVED
,

300 
	mCG155_RESERVED
,

301 
	mCG156_RESERVED
,

302 
	mCG157_RESERVED
,

303 
	mCG158_RESERVED
,

304 
	mCG159_RESERVED
,

305 
	mCG160_NFC
,

306 
	mCG161_RESERVED
,

307 
	mCG162_RESERVED
,

308 
	mCG163_RESERVED
,

309 
	mCG164_RESERVED
,

310 
	mCG165_RESERVED
,

311 
	mCG166_I2C2
,

312 
	mCG167_I2C3
,

313 
	mCG168_ETH_L2
,

314 
	mCG169_RESERVED
,

315 
	mCG170_RESERVED
,

316 
	mCG171_RESERVED
,

317 
	mCG172_RESERVED
,

318 
	mCG173_RESERVED
,

319 
	mCG174_RESERVED
,

320 
	mCG175_RESERVED
,

321 
	mCG176_RESERVED
,

322 
	mCG177_RESERVED
,

323 
	mCG178_RESERVED
,

324 
	mCG179_RESERVED
,

325 
	mCG180_RESERVED
,

326 
	mCG181_RESERVED
,

327 
	mCG182_RESERVED
,

328 
	mCG183_RESERVED
,

329 
	mCG184_RESERVED
,

330 
	mCG185_RESERVED
,

331 
	mCG186_RESERVED
,

332 
	mCG187_RESERVED
,

333 
	mCG188_RESERVED
,

334 
	mCG189_RESERVED
,

335 
	mCG190_RESERVED
,

336 
	mCG191_RESERVED


341 
	~<lib›ícm3/cm3/comm⁄.h
>

343 
BEGIN_DECLS


345 
ccm_˛ock_g©e_íabÀ
(
ccm_˛ock_g©e
 
gr
);

346 
ccm_˛ock_g©e_dißbÀ
(
ccm_˛ock_g©e
 
gr
);

347 
ccm_ˇlcuœã_˛ocks
();

349 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/vf6xx/doc-vf6xx.h

	@lib/libopencm3/include/libopencm3/vf6xx/gpio.h

35 #i‚de‡
LIBOPENCM3_VF6XX_GPIO_H


36 
	#LIBOPENCM3_VF6XX_GPIO_H


	)

38 
	~<lib›ícm3/cm3/comm⁄.h
>

39 
	~<lib›ícm3/vf6xx/mem‹ym≠.h
>

48 
	#GPIO
(
p‹t
Ë(
GPIO_BASE
 + (0x040 * (p‹t)))

	)

49 
	#GPIO0
 (
GPIO_BASE
 + 0x000)

	)

50 
	#GPIO1
 (
GPIO_BASE
 + 0x040)

	)

51 
	#GPIO2
 (
GPIO_BASE
 + 0x080)

	)

52 
	#GPIO3
 (
GPIO_BASE
 + 0x0C0)

	)

53 
	#GPIO4
 (
GPIO_BASE
 + 0x100)

	)

55 
	#GPIO_OFFSET
(
gpio
Ë(0x1 << ((gpioË% 32))

	)

59 
	#GPIO_PDOR
(
gpio_ba£
Ë
	`MMIO32
((gpio_ba£Ë+ 0x00)

	)

60 
	#GPIO_PSOR
(
gpio_ba£
Ë
	`MMIO32
((gpio_ba£Ë+ 0x04)

	)

61 
	#GPIO_PCOR
(
gpio_ba£
Ë
	`MMIO32
((gpio_ba£Ë+ 0x08)

	)

62 
	#GPIO_PTOR
(
gpio_ba£
Ë
	`MMIO32
((gpio_ba£Ë+ 0x0C)

	)

63 
	#GPIO_PDIR
(
gpio_ba£
Ë
	`MMIO32
((gpio_ba£Ë+ 0x10)

	)

67 
	~<lib›ícm3/cm3/comm⁄.h
>

69 
BEGIN_DECLS


71 
gpio_£t
(
uöt32_t
 
gpio
);

72 
gpio_˛ór
(
uöt32_t
 
gpio
);

73 
boﬁ
 
gpio_gë
(
uöt32_t
 
gpio
);

74 
gpio_toggÀ
(
uöt32_t
 
gpio
);

75 
uöt32_t
 
gpio_p‹t_ªad
(uöt32_à
gpi›‹t
);

76 
gpio_p‹t_wrôe
(
uöt32_t
 
gpi›‹t
, uöt32_à
d©a
);

78 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/vf6xx/iomuxc.h

35 #i‚de‡
LIBOPENCM3_VF6XX_IOMUXC_H


36 
	#LIBOPENCM3_VF6XX_IOMUXC_H


	)

38 
	~<lib›ícm3/cm3/comm⁄.h
>

39 
	~<lib›ícm3/vf6xx/mem‹ym≠.h
>

48 
	#IOMUXC
(
∑d
Ë
	`MMIO32
(
IOMUXC_BASE
 + (0x4 * (∑d)))

	)

50 
	#IOMUXC_PAD
(
mode
, 
•ìd
, 
d£
, 
pus
, 
Êags
) \

51 ((
IOMUXC_
##
mode
Ë<< 
IOMUXC_MUX_MODE_SHIFT
 | \

52 (
IOMUXC_
##
•ìd
Ë<< 
IOMUXC_SPEED_SHIFT
 | \

53 (
IOMUXC_
##
d£
Ë<< 
IOMUXC_DSE_SHIFT
 | \

54 (
IOMUXC_
##
pus
Ë<< 
IOMUXC_PUS_SHIFT
 | \

55 (
Êags
))

	)

60 
	#IOMUXC_MUX_MODE_SHIFT
 20

	)

61 
	#IOMUXC_MUX_MODE_MASK
 (0x7 << 20)

	)

62 
	#IOMUXC_MUX_MODE_ALT0
 0x0

	)

63 
	#IOMUXC_MUX_MODE_ALT1
 0x1

	)

64 
	#IOMUXC_MUX_MODE_ALT2
 0x2

	)

65 
	#IOMUXC_MUX_MODE_ALT3
 0x3

	)

66 
	#IOMUXC_MUX_MODE_ALT4
 0x4

	)

67 
	#IOMUXC_MUX_MODE_ALT5
 0x5

	)

68 
	#IOMUXC_MUX_MODE_ALT6
 0x6

	)

69 
	#IOMUXC_MUX_MODE_ALT7
 0x7

	)

70 
	#IOMUXC_SPEED_SHIFT
 12

	)

71 
	#IOMUXC_SPEED_MASK
 (0x3 << 12)

	)

72 
	#IOMUXC_SPEED_LOW
 0x0

	)

73 
	#IOMUXC_SPEED_MEDIUM
 0x1

	)

74 
	#IOMUXC_SPEED_HIGH
 0x3

	)

75 
	#IOMUXC_SRE
 (0x1 << 11)

	)

76 
	#IOMUXC_ODE
 (0x1 << 10)

	)

77 
	#IOMUXC_HYS
 (0x1 << 9)

	)

78 
	#IOMUXC_DSE_SHIFT
 6

	)

79 
	#IOMUXC_DSE_MASK
 (0x7 << 6)

	)

80 
	#IOMUXC_DSE_OFF
 0x0

	)

81 
	#IOMUXC_DSE_150OHM
 0x1

	)

82 
	#IOMUXC_DSE_75OHM
 0x2

	)

83 
	#IOMUXC_DSE_50OHM
 0x3

	)

84 
	#IOMUXC_DSE_37OHM
 0x4

	)

85 
	#IOMUXC_DSE_30OHM
 0x5

	)

86 
	#IOMUXC_DSE_25OHM
 0x6

	)

87 
	#IOMUXC_DSE_20OHM
 0x7

	)

88 
	#IOMUXC_PUS_SHIFT
 4

	)

89 
	#IOMUXC_PUS_MASK
 (0x3 << 4)

	)

90 
	#IOMUXC_PUS_PD_100KOHM
 0x0

	)

91 
	#IOMUXC_PUS_PU_47KOHM
 0x1

	)

92 
	#IOMUXC_PUS_PU_100KOHM
 0x2

	)

93 
	#IOMUXC_PUS_PU_22KOHM
 0x3

	)

94 
	#IOMUXC_PKE
 (0x1 << 3)

	)

95 
	#IOMUXC_PUE
 (0x1 << 2)

	)

96 
	#IOMUXC_OBE
 (0x1 << 1)

	)

97 
	#IOMUXC_IBE
 (0x1 << 0)

	)

107 
	evf6xx_∑d
 {

108 
	mPTA6
,

109 
	mPTA8
,

110 
	mPTA9
,

111 
	mPTA10
,

112 
	mPTA11
,

113 
	mPTA12
,

114 
	mPTA16
,

115 
	mPTA17
,

116 
	mPTA18
,

117 
	mPTA19
,

118 
	mPTA20
,

119 
	mPTA21
,

120 
	mPTA22
,

121 
	mPTA23
,

122 
	mPTA24
,

123 
	mPTA25
,

124 
	mPTA26
,

125 
	mPTA27
,

126 
	mPTA28
,

127 
	mPTA29
,

128 
	mPTA30
,

129 
	mPTA31
,

130 
	mPTB0
,

131 
	mPTB1
,

132 
	mPTB2
,

133 
	mPTB3
,

134 
	mPTB4
,

135 
	mPTB5
,

136 
	mPTB6
,

137 
	mPTB7
,

138 
	mPTB8
,

139 
	mPTB9
,

140 
	mPTB10
,

141 
	mPTB11
,

142 
	mPTB12
,

143 
	mPTB13
,

144 
	mPTB14
,

145 
	mPTB15
,

146 
	mPTB16
,

147 
	mPTB17
,

148 
	mPTB18
,

149 
	mPTB19
,

150 
	mPTB20
,

151 
	mPTB21
,

152 
	mPTB22
,

153 
	mPTC0
,

154 
	mPTC1
,

155 
	mPTC2
,

156 
	mPTC3
,

157 
	mPTC4
,

158 
	mPTC5
,

159 
	mPTC6
,

160 
	mPTC7
,

161 
	mPTC8
,

162 
	mPTC9
,

163 
	mPTC10
,

164 
	mPTC11
,

165 
	mPTC12
,

166 
	mPTC13
,

167 
	mPTC14
,

168 
	mPTC15
,

169 
	mPTC16
,

170 
	mPTC17
,

171 
	mPTD31
,

172 
	mPTD30
,

173 
	mPTD29
,

174 
	mPTD28
,

175 
	mPTD27
,

176 
	mPTD26
,

177 
	mPTD25
,

178 
	mPTD24
,

179 
	mPTD23
,

180 
	mPTD22
,

181 
	mPTD21
,

182 
	mPTD20
,

183 
	mPTD19
,

184 
	mPTD18
,

185 
	mPTD17
,

186 
	mPTD16
,

187 
	mPTD0
,

188 
	mPTD1
,

189 
	mPTD2
,

190 
	mPTD3
,

191 
	mPTD4
,

192 
	mPTD5
,

193 
	mPTD6
,

194 
	mPTD7
,

195 
	mPTD8
,

196 
	mPTD9
,

197 
	mPTD10
,

198 
	mPTD11
,

199 
	mPTD12
,

200 
	mPTD13
,

201 
	mPTB23
,

202 
	mPTB24
,

203 
	mPTB25
,

204 
	mPTB26
,

205 
	mPTB27
,

206 
	mPTB28
,

207 
	mPTC26
,

208 
	mPTC27
,

209 
	mPTC28
,

210 
	mPTC29
,

211 
	mPTC30
,

212 
	mPTC31
,

213 
	mPTE0
,

214 
	mPTE1
,

215 
	mPTE2
,

216 
	mPTE3
,

217 
	mPTE4
,

218 
	mPTE5
,

219 
	mPTE6
,

220 
	mPTE7
,

221 
	mPTE8
,

222 
	mPTE9
,

223 
	mPTE10
,

224 
	mPTE11
,

225 
	mPTE12
,

226 
	mPTE13
,

227 
	mPTE14
,

228 
	mPTE15
,

229 
	mPTE16
,

230 
	mPTE17
,

231 
	mPTE18
,

232 
	mPTE19
,

233 
	mPTE20
,

234 
	mPTE21
,

235 
	mPTE22
,

236 
	mPTE23
,

237 
	mPTE24
,

238 
	mPTE25
,

239 
	mPTE26
,

240 
	mPTE27
,

241 
	mPTE28
,

242 
	mPTA7
,

248 
	~<lib›ícm3/cm3/comm⁄.h
>

250 
BEGIN_DECLS


252 
iomuxc_mux
(
vf6xx_∑d
 
∑d
, 
uöt32_t
 
muxc
);

254 
	gEND_DECLS


	@lib/libopencm3/include/libopencm3/vf6xx/memorymap.h

20 #i‚de‡
LIBOPENCM3_MEMORYMAP_H


21 
	#LIBOPENCM3_MEMORYMAP_H


	)

23 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

28 
	#PERIPH_BASE
 (0x40000000U)

	)

29 
	#PERIPH_BASE_AIPS0
 (
PERIPH_BASE
 + 0x00000)

	)

30 
	#PERIPH_BASE_AIPS1
 (
PERIPH_BASE
 + 0x80000)

	)

35 
	#MSCM_BASE
 (
PERIPH_BASE_AIPS0
 + 0x01000)

	)

37 
	#SEMA4_BASE
 (
PERIPH_BASE_AIPS0
 + 0x1D000)

	)

39 
	#UART0_BASE
 (
PERIPH_BASE_AIPS0
 + 0x27000)

	)

40 
	#UART1_BASE
 (
PERIPH_BASE_AIPS0
 + 0x28000)

	)

41 
	#UART2_BASE
 (
PERIPH_BASE_AIPS0
 + 0x29000)

	)

42 
	#UART3_BASE
 (
PERIPH_BASE_AIPS0
 + 0x2A000)

	)

44 
	#SPI0_BASE
 (
PERIPH_BASE_AIPS0
 + 0x2C000)

	)

45 
	#SPI1_BASE
 (
PERIPH_BASE_AIPS0
 + 0x2D000)

	)

47 
	#IOMUXC_BASE
 (
PERIPH_BASE_AIPS0
 + 0x48000)

	)

48 
	#PORTA_MUX_BASE
 (
PERIPH_BASE_AIPS0
 + 0x49000)

	)

49 
	#PORTB_MUX_BASE
 (
PERIPH_BASE_AIPS0
 + 0x4A000)

	)

50 
	#PORTC_MUX_BASE
 (
PERIPH_BASE_AIPS0
 + 0x4B000)

	)

51 
	#PORTD_MUX_BASE
 (
PERIPH_BASE_AIPS0
 + 0x4C000)

	)

52 
	#PORTE_MUX_BASE
 (
PERIPH_BASE_AIPS0
 + 0x4D000)

	)

54 
	#ANADIG_BASE
 (
PERIPH_BASE_AIPS0
 + 0x50000)

	)

56 
	#CCM_BASE
 (
PERIPH_BASE_AIPS0
 + 0x6B000)

	)

59 
	#UART4_BASE
 (
PERIPH_BASE_AIPS1
 + 0x29000)

	)

60 
	#UART5_BASE
 (
PERIPH_BASE_AIPS1
 + 0x2A000)

	)

63 
	#GPIO_BASE
 (
PERIPH_BASE
 + 0xff000)

	)

	@lib/libopencm3/include/libopencm3/vf6xx/uart.h

35 #i‚de‡
LIBOPENCM3_VF6XX_UART_H


36 
	#LIBOPENCM3_VF6XX_UART_H


	)

38 
	~<lib›ícm3/cm3/comm⁄.h
>

39 
	~<lib›ícm3/vf6xx/mem‹ym≠.h
>

48 
	#UART0
 
UART0_BASE


	)

49 
	#UART1
 
UART1_BASE


	)

50 
	#UART2
 
UART2_BASE


	)

51 
	#UART3
 
UART3_BASE


	)

52 
	#UART4
 
UART4_BASE


	)

53 
	#UART5
 
UART5_BASE


	)

57 
	#UART_BDH
(
u¨t_ba£
Ë
	`MMIO8
((u¨t_ba£Ë+ 0x00)

	)

58 
	#UART_BDL
(
u¨t_ba£
Ë
	`MMIO8
((u¨t_ba£Ë+ 0x01)

	)

59 
	#UART_C1
(
u¨t_ba£
Ë
	`MMIO8
((u¨t_ba£Ë+ 0x02)

	)

60 
	#UART_C2
(
u¨t_ba£
Ë
	`MMIO8
((u¨t_ba£Ë+ 0x03)

	)

61 
	#UART_S1
(
u¨t_ba£
Ë
	`MMIO8
((u¨t_ba£Ë+ 0x04)

	)

62 
	#UART_S2
(
u¨t_ba£
Ë
	`MMIO8
((u¨t_ba£Ë+ 0x05)

	)

63 
	#UART_C3
(
u¨t_ba£
Ë
	`MMIO8
((u¨t_ba£Ë+ 0x06)

	)

64 
	#UART_D
(
u¨t_ba£
Ë
	`MMIO8
((u¨t_ba£Ë+ 0x07)

	)

65 
	#UART_MA1
(
u¨t_ba£
Ë
	`MMIO8
((u¨t_ba£Ë+ 0x08)

	)

66 
	#UART_MA2
(
u¨t_ba£
Ë
	`MMIO8
((u¨t_ba£Ë+ 0x09)

	)

67 
	#UART_C4
(
u¨t_ba£
Ë
	`MMIO8
((u¨t_ba£Ë+ 0x0A)

	)

68 
	#UART_C5
(
u¨t_ba£
Ë
	`MMIO8
((u¨t_ba£Ë+ 0x0B)

	)

69 
	#UART_ED
(
u¨t_ba£
Ë
	`MMIO8
((u¨t_ba£Ë+ 0x0C)

	)

70 
	#UART_MODEM
(
u¨t_ba£
Ë
	`MMIO8
((u¨t_ba£Ë+ 0x0D)

	)

76 
	#UART_BDH_LBKDIE
 (1 << 7)

	)

77 
	#UART_BDH_RXEDGIE
 (1 << 6)

	)

78 
	#UART_BDH_SBR_MASK
 0x1f

	)

81 
	#UART_BDL_SBR_MASK
 0xff

	)

84 
	#UART_C1_LOOPS
 (1 << 7)

	)

85 
	#UART_C1_RSRC
 (1 << 5)

	)

86 
	#UART_C1_M
 (1 << 4)

	)

87 
	#UART_C1_WAKE
 (1 << 3)

	)

88 
	#UART_C1_ILT
 (1 << 2)

	)

89 
	#UART_C1_PE
 (1 << 1)

	)

90 
	#UART_C1_PT
 (1 << 0)

	)

93 
	#UART_C2_TIE
 (1 << 7)

	)

94 
	#UART_C2_TCIE
 (1 << 6)

	)

95 
	#UART_C2_RIE
 (1 << 5)

	)

96 
	#UART_C2_ILIE
 (1 << 4)

	)

97 
	#UART_C2_TE
 (1 << 3)

	)

98 
	#UART_C2_RE
 (1 << 2)

	)

99 
	#UART_C2_RWU
 (1 << 1)

	)

100 
	#UART_C2_SBK
 (1 << 0)

	)

103 
	#UART_S1_TDRE
 (1 << 7)

	)

104 
	#UART_S1_TC
 (1 << 6)

	)

105 
	#UART_S1_RDRF
 (1 << 5)

	)

106 
	#UART_S1_IDLE
 (1 << 4)

	)

107 
	#UART_S1_OR
 (1 << 3)

	)

108 
	#UART_S1_NF
 (1 << 2)

	)

109 
	#UART_S1_FE
 (1 << 1)

	)

110 
	#UART_S1_PF
 (1 << 0)

	)

113 
	#UART_S2_LBKDIF
 (1 << 7)

	)

114 
	#UART_S2_RXEDGIF
 (1 << 6)

	)

115 
	#UART_S2_MSBF
 (1 << 5)

	)

116 
	#UART_S2_RXINV
 (1 << 4)

	)

117 
	#UART_S2_RWUID
 (1 << 3)

	)

118 
	#UART_S2_BRK13
 (1 << 2)

	)

119 
	#UART_S2_LBKDE
 (1 << 1)

	)

120 
	#UART_S2_RAF
 (1 << 0)

	)

123 
	#UART_C3_R8
 (1 << 7)

	)

124 
	#UART_C3_T8
 (1 << 6)

	)

125 
	#UART_C3_TXDIR
 (1 << 5)

	)

126 
	#UART_C3_TXINV
 (1 << 4)

	)

127 
	#UART_C3_ORIE
 (1 << 3)

	)

128 
	#UART_C3_NEIE
 (1 << 2)

	)

129 
	#UART_C3_FEIE
 (1 << 1)

	)

130 
	#UART_C3_PEIE
 (1 << 0)

	)

133 
	#UART_MODEM_RXRTSE
 (1 << 3)

	)

134 
	#UART_MODEM_TXRTSPOL
 (1 << 2)

	)

135 
	#UART_MODEM_TXRTSE
 (1 << 1)

	)

136 
	#UART_MODEM_TXCTSE
 (1 << 0)

	)

143 
	#UART_PARITY_NONE
 0x00

	)

144 
	#UART_PARITY_EVEN
 
UART_C1_PE


	)

145 
	#UART_PARITY_ODD
 (
UART_C1_PE
 | 
UART_C1_PT
)

	)

147 
	#UART_PARITY_MASK
 0x3

	)

155 
	#UART_FLOWCONTROL_NONE
 0x00

	)

156 
	#UART_FLOWCONTROL_RTS
 
UART_MODEM_RXRTSE


	)

157 
	#UART_FLOWCONTROL_CTS
 
UART_MODEM_TXCTSE


	)

158 
	#UART_FLOWCONTROL_RTS_CTS
 (
UART_MODEM_RXRTSE
 | 
UART_MODEM_TXCTSE
)

	)

160 
	#UART_FLOWCONTROL_MASK
 (
UART_MODEM_RXRTSE
 | 
UART_MODEM_TXCTSE
)

	)

164 
	~<lib›ícm3/cm3/comm⁄.h
>

166 
BEGIN_DECLS


168 
u¨t_íabÀ
(
uöt32_t
 
u¨t
);

169 
u¨t_dißbÀ
(
uöt32_t
 
u¨t
);

170 
u¨t_£t_baudøã
(
uöt32_t
 
u¨t
, uöt32_à
baud
);

171 
u¨t_£t_∑rôy
(
uöt32_t
 
u¨t
, 
uöt8_t
 
∑rôy
);

172 
u¨t_£t_Êow_c⁄åﬁ
(
uöt32_t
 
u¨t
, 
uöt8_t
 
Êowc⁄åﬁ
);

173 
u¨t_£nd
(
uöt32_t
 
u¨t
, 
uöt8_t
 
d©a
);

174 
u¨t_£nd_blockög
(
uöt32_t
 
ußπ
, 
uöt8_t
 
d©a
);

175 
u¨t_waô_£nd_ªady
(
uöt32_t
 
u¨t
);

176 
uöt8_t
 
u¨t_ªcv
(
uöt32_t
 
u¨t
);

177 
uöt8_t
 
u¨t_ªcv_blockög
(
uöt32_t
 
u¨t
);

178 
u¨t_waô_ªcv_ªady
(
uöt32_t
 
u¨t
);

180 
	gEND_DECLS


	@lib/libopencm3/include/libopencmsis/core_cm3.h

10 #i‚de‡
OPENCMSIS_CORECM3_H


11 
	#OPENCMSIS_CORECM3_H


	)

13 
	~<lib›ícm3/cm3/comm⁄.h
>

14 
	~<lib›ícm3/cm3/c‹ãx.h
>

15 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

16 
	~<lib›ícm3/cm3/sy°ick.h
>

17 
	~<lib›ícm3/cm3/nvic.h
>

18 
	~<lib›ícm3/cm3/scb.h
>

21 
	#__INLINE
 
ölöe


	)

23 
	#__STATIC_INLINE
 
ölöe


	)

27 
	#__IO
 vﬁ©ûe

	)

28 
	#__O
 vﬁ©ûe

	)

29 
	#__I
 vﬁ©ûe

	)

35 
	#SCB_SCR_SLEEPDEEP_Msk
 
SCB_SCR_SLEEPDEEP


	)

41 
__IO
 
uöt32_t
 
	mCPUID
;

42 
__IO
 
uöt32_t
 
	mICSR
;

43 
__IO
 
uöt32_t
 
	mVTOR
;

44 
__IO
 
uöt32_t
 
	mAIRCR
;

45 
__IO
 
uöt32_t
 
	mSCR
;

46 
__IO
 
uöt32_t
 
	mCCR
;

47 
__IO
 
uöt8_t
 
	mSHPR
[12];

48 
__IO
 
uöt32_t
 
	mSHCSR
;

49 } 
	tSCB_Ty≥Def
;

50 
	#SCB
 ((
SCB_Ty≥Def
 *Ë
SCB_BASE
)

	)

54 
	#__WFI
(Ë
	`__asm__
("wfi")

	)

57 
	#__CLZ
(
div
Ë
	`__buûtö_˛z
(div)

	)

62 
	#__REV
(
x
Ë
	`__buûtö_bsw≠32
(x)

	)

66 
uöt32_t
 
	mDHCSR
;

67 
uöt32_t
 
	mDEMCR
;

68 } 
	tC‹eDebug_Ty≥Def
;

70 
	#C‹eDebug
 ((
C‹eDebug_Ty≥Def
 *Ë0)

	)

71 
	#C‹eDebug_DHCSR_C_DEBUGEN_Msk
 0

	)

72 
	#C‹eDebug_DEMCR_TRCENA_Msk
 0

	)

76 
ölöe
 
	$NVIC_CÀ¨PídögIRQ
(
uöt8_t
 
úqn
)

78 
	`nvic_˛ór_≥ndög_úq
(
úqn
);

79 
	}
}

80 
ölöe
 
	$NVIC_E«bÀIRQ
(
uöt8_t
 
úqn
)

82 
	`nvic_íabÀ_úq
(
úqn
);

83 
	}
}

84 
ölöe
 
	$NVIC_DißbÀIRQ
(
uöt8_t
 
úqn
)

86 
	`nvic_dißbÀ_úq
(
úqn
);

87 
	}
}

91 
ölöe
 
	$__íabÀ_úq
()

93 
	`cm_íabÀ_öãºu±s
();

94 
	}
}

95 
ölöe
 
	$__dißbÀ_úq
()

97 
	`cm_dißbÀ_öãºu±s
();

98 
	}
}

102 
	#SCB_SHCSR_MEMFAULTENA_Msk
 0

	)

105 
uöt32_t
 
	mCTRL
;

106 
uöt32_t
 
	mRNR
;

107 
uöt32_t
 
	mRBAR
;

108 
uöt32_t
 
	mRASR
;

109 } 
	tMPU_Ty≥Def
;

111 
	#MPU
 ((
MPU_Ty≥Def
 *Ë0)

	)

112 
	#MPU_CTRL_ENABLE_Msk
 0

	)

113 
	#MPU_RASR_XN_Pos
 0

	)

114 
	#MPU_RASR_AP_Pos
 0

	)

115 
	#MPU_RASR_TEX_Pos
 0

	)

116 
	#MPU_RASR_S_Pos
 0

	)

117 
	#MPU_RASR_C_Pos
 0

	)

118 
	#MPU_RASR_B_Pos
 0

	)

119 
	#MPU_RASR_SRD_Pos
 0

	)

120 
	#MPU_RASR_SIZE_Pos
 0

	)

121 
	#MPU_RASR_ENABLE_Pos
 0

	)

143 
uöt32_t
 
	mCTRL
;

144 
uöt32_t
 
	mLOAD
;

145 
uöt32_t
 
	mVAL
;

146 
uöt32_t
 
	mCALIB
;

147 } 
	tSysTick_Ty≥Def
;

148 
	#SysTick
 ((
SysTick_Ty≥Def
 *Ë
SYS_TICK_BASE
)

	)

150 
ölöe
 
uöt32_t
 
	$SysTick_C⁄fig
(
uöt32_t
 
n_ticks
)

154 i‡(
n_ticks
 & ~0x00FFFFFF) {

158 
	`sy°ick_£t_ªlﬂd
(
n_ticks
);

159 
	`sy°ick_£t_˛ocksour˚
(
åue
);

160 
	`sy°ick_öãºu±_íabÀ
();

161 
	`sy°ick_cou¡î_íabÀ
();

164 
	}
}

168 
uöt32_t
 
	mLAR
;

169 
uöt32_t
 
	mTCR
;

170 } 
	tITM_Ty≥Def
;

172 
	#ITM
 ((
ITM_Ty≥Def
 *Ë0)

	)

178 
	#SysTick_H™dÀr
 
sys_tick_h™dÀr


	)

181 
	~<lib›ícmsis/di•©ch/úqh™dÀrs.h
>

	@lib/libopencm3/include/libopencmsis/dispatch/irqhandlers.h

1 #i‡
deföed
(
STM32F0
)

2 
	~<lib›ícmsis/°m32/f0/úqh™dÀrs.h
>

3 #ñi‡
deföed
(
STM32F1
)

4 
	~<lib›ícmsis/°m32/f1/úqh™dÀrs.h
>

5 #ñi‡
deföed
(
STM32F2
)

6 
	~<lib›ícmsis/°m32/f2/úqh™dÀrs.h
>

7 #ñi‡
deföed
(
STM32F3
)

8 
	~<lib›ícmsis/°m32/f3/úqh™dÀrs.h
>

9 #ñi‡
deföed
(
STM32F4
)

10 
	~<lib›ícmsis/°m32/f4/úqh™dÀrs.h
>

11 #ñi‡
deföed
(
STM32F7
)

12 
	~<lib›ícmsis/°m32/f7/úqh™dÀrs.h
>

13 #ñi‡
deföed
(
STM32L0
)

14 
	~<lib›ícmsis/°m32/l0/úqh™dÀrs.h
>

15 #ñi‡
deföed
(
STM32L1
)

16 
	~<lib›ícmsis/°m32/l1/úqh™dÀrs.h
>

17 #ñi‡
deföed
(
STM32L4
)

18 
	~<lib›ícmsis/°m32/l4/úqh™dÀrs.h
>

19 #ñi‡
deföed
(
STM32G0
)

20 
	~<lib›ícmsis/°m32/l4/úqh™dÀrs.h
>

22 #ñi‡
deföed
(
GD32F1X0
)

23 
	~<lib›ícmsis/gd32/f1x0/úqh™dÀrs.h
>

25 #ñi‡
deföed
(
EFM32TG
)

26 
	~<lib›ícmsis/efm32/efm32tg/úqh™dÀrs.h
>

27 #ñi‡
deföed
(
EFM32G
)

28 
	~<lib›ícmsis/efm32/efm32g/úqh™dÀrs.h
>

29 #ñi‡
deföed
(
EFM32HG
)

30 
	~<lib›ícmsis/efm32/efm32hg/úqh™dÀrs.h
>

31 #ñi‡
deföed
(
EFM32LG
)

32 
	~<lib›ícmsis/efm32/efm32lg/úqh™dÀrs.h
>

33 #ñi‡
deföed
(
EFM32GG
)

34 
	~<lib›ícmsis/efm32/efm32gg/úqh™dÀrs.h
>

36 #ñi‡
deföed
(
LPC13XX
)

37 
	~<lib›ícmsis/Õc13xx/úqh™dÀrs.h
>

38 #ñi‡
deföed
(
LPC17XX
)

39 
	~<lib›ícmsis/Õc17xx/úqh™dÀrs.h
>

40 #ñi‡
deföed
(
LPC43XX_M4
)

41 
	~<lib›ícmsis/Õc43xx/m4/úqh™dÀrs.h
>

42 #ñi‡
deföed
(
LPC43XX_M0
)

43 
	~<lib›ícmsis/Õc43xx/m0/úqh™dÀrs.h
>

45 #ñi‡
deföed
(
SAM3A
)

46 
	~<lib›ícmsis/ßm/3a/úqh™dÀrs.h
>

47 #ñi‡
deföed
(
SAM3N
)

48 
	~<lib›ícmsis/ßm/3n/úqh™dÀrs.h
>

49 #ñi‡
deföed
(
SAM3S
)

50 
	~<lib›ícmsis/ßm/3s/úqh™dÀrs.h
>

51 #ñi‡
deföed
(
SAM3U
)

52 
	~<lib›ícmsis/ßm/3u/úqh™dÀrs.h
>

53 #ñi‡
deföed
(
SAM3X
)

54 
	~<lib›ícmsis/ßm/3x/úqh™dÀrs.h
>

55 #ñi‡
deföed
(
SAMD
)

56 
	~<lib›ícmsis/ßm/d/úqh™dÀrs.h
>

58 #ñi‡
deföed
(
LM3S
Ë|| deföed(
LM4F
)

60 
	~<lib›ícmsis/lm3s/úqh™dÀrs.h
>

62 #ñi‡
deföed
(
SWM050
)

63 
	~<lib›ícmsis/swm050/úqh™dÀrs.h
>

	@lib/libopencm3/include/libopencmsis/stm32/f1/irqhandlers.h

9 
	#WWDG_IRQH™dÀr
 
wwdg_i§


	)

10 
	#PVD_IRQH™dÀr
 
pvd_i§


	)

11 
	#TAMPER_IRQH™dÀr
 
èm≥r_i§


	)

12 
	#RTC_IRQH™dÀr
 
πc_i§


	)

13 
	#FLASH_IRQH™dÀr
 
Êash_i§


	)

14 
	#RCC_IRQH™dÀr
 
rcc_i§


	)

15 
	#EXTI0_IRQH™dÀr
 
exti0_i§


	)

16 
	#EXTI1_IRQH™dÀr
 
exti1_i§


	)

17 
	#EXTI2_IRQH™dÀr
 
exti2_i§


	)

18 
	#EXTI3_IRQH™dÀr
 
exti3_i§


	)

19 
	#EXTI4_IRQH™dÀr
 
exti4_i§


	)

20 
	#DMA1_CHANNEL1_IRQH™dÀr
 
dma1_ch™√l1_i§


	)

21 
	#DMA1_CHANNEL2_IRQH™dÀr
 
dma1_ch™√l2_i§


	)

22 
	#DMA1_CHANNEL3_IRQH™dÀr
 
dma1_ch™√l3_i§


	)

23 
	#DMA1_CHANNEL4_IRQH™dÀr
 
dma1_ch™√l4_i§


	)

24 
	#DMA1_CHANNEL5_IRQH™dÀr
 
dma1_ch™√l5_i§


	)

25 
	#DMA1_CHANNEL6_IRQH™dÀr
 
dma1_ch™√l6_i§


	)

26 
	#DMA1_CHANNEL7_IRQH™dÀr
 
dma1_ch™√l7_i§


	)

27 
	#ADC1_2_IRQH™dÀr
 
adc1_2_i§


	)

28 
	#USB_HP_CAN_TX_IRQH™dÀr
 
usb_hp_ˇn_tx_i§


	)

29 
	#USB_LP_CAN_RX0_IRQH™dÀr
 
usb_Õ_ˇn_rx0_i§


	)

30 
	#CAN_RX1_IRQH™dÀr
 
ˇn_rx1_i§


	)

31 
	#CAN_SCE_IRQH™dÀr
 
ˇn_s˚_i§


	)

32 
	#EXTI9_5_IRQH™dÀr
 
exti9_5_i§


	)

33 
	#TIM1_BRK_IRQH™dÀr
 
tim1_brk_i§


	)

34 
	#TIM1_UP_IRQH™dÀr
 
tim1_up_i§


	)

35 
	#TIM1_TRG_COM_IRQH™dÀr
 
tim1_åg_com_i§


	)

36 
	#TIM1_CC_IRQH™dÀr
 
tim1_cc_i§


	)

37 
	#TIM2_IRQH™dÀr
 
tim2_i§


	)

38 
	#TIM3_IRQH™dÀr
 
tim3_i§


	)

39 
	#TIM4_IRQH™dÀr
 
tim4_i§


	)

40 
	#I2C1_EV_IRQH™dÀr
 
i2c1_ev_i§


	)

41 
	#I2C1_ER_IRQH™dÀr
 
i2c1_î_i§


	)

42 
	#I2C2_EV_IRQH™dÀr
 
i2c2_ev_i§


	)

43 
	#I2C2_ER_IRQH™dÀr
 
i2c2_î_i§


	)

44 
	#SPI1_IRQH™dÀr
 
•i1_i§


	)

45 
	#SPI2_IRQH™dÀr
 
•i2_i§


	)

46 
	#USART1_IRQH™dÀr
 
ußπ1_i§


	)

47 
	#USART2_IRQH™dÀr
 
ußπ2_i§


	)

48 
	#USART3_IRQH™dÀr
 
ußπ3_i§


	)

49 
	#EXTI15_10_IRQH™dÀr
 
exti15_10_i§


	)

50 
	#RTC_ALARM_IRQH™dÀr
 
πc_Æ¨m_i§


	)

51 
	#USB_WAKEUP_IRQH™dÀr
 
usb_wakeup_i§


	)

52 
	#TIM8_BRK_IRQH™dÀr
 
tim8_brk_i§


	)

53 
	#TIM8_UP_IRQH™dÀr
 
tim8_up_i§


	)

54 
	#TIM8_TRG_COM_IRQH™dÀr
 
tim8_åg_com_i§


	)

55 
	#TIM8_CC_IRQH™dÀr
 
tim8_cc_i§


	)

56 
	#ADC3_IRQH™dÀr
 
adc3_i§


	)

57 
	#FSMC_IRQH™dÀr
 
fsmc_i§


	)

58 
	#SDIO_IRQH™dÀr
 
sdio_i§


	)

59 
	#TIM5_IRQH™dÀr
 
tim5_i§


	)

60 
	#SPI3_IRQH™dÀr
 
•i3_i§


	)

61 
	#UART4_IRQH™dÀr
 
u¨t4_i§


	)

62 
	#UART5_IRQH™dÀr
 
u¨t5_i§


	)

63 
	#TIM6_IRQH™dÀr
 
tim6_i§


	)

64 
	#TIM7_IRQH™dÀr
 
tim7_i§


	)

65 
	#DMA2_CHANNEL1_IRQH™dÀr
 
dma2_ch™√l1_i§


	)

66 
	#DMA2_CHANNEL2_IRQH™dÀr
 
dma2_ch™√l2_i§


	)

67 
	#DMA2_CHANNEL3_IRQH™dÀr
 
dma2_ch™√l3_i§


	)

68 
	#DMA2_CHANNEL4_5_IRQH™dÀr
 
dma2_ch™√l4_5_i§


	)

69 
	#DMA2_CHANNEL5_IRQH™dÀr
 
dma2_ch™√l5_i§


	)

70 
	#ETH_IRQH™dÀr
 
ëh_i§


	)

71 
	#ETH_WKUP_IRQH™dÀr
 
ëh_wkup_i§


	)

72 
	#CAN2_TX_IRQH™dÀr
 
ˇn2_tx_i§


	)

73 
	#CAN2_RX0_IRQH™dÀr
 
ˇn2_rx0_i§


	)

74 
	#CAN2_RX1_IRQH™dÀr
 
ˇn2_rx1_i§


	)

75 
	#CAN2_SCE_IRQH™dÀr
 
ˇn2_s˚_i§


	)

76 
	#OTG_FS_IRQH™dÀr
 
Ÿg_fs_i§


	)

	@lib/libopencm3/ld/linker.ld.S

24 
	$EXTERN
(
ve˘‹_èbÀ
)

27 
	$ENTRY
(
ª£t_h™dÀr
)

30 
MEMORY


33 
	`øm
 (
rwx
Ë: 
ORIGIN
 = 
_RAM_OFF
, 
LENGTH
 = 
_RAM


35 #i‡
	`deföed
(
_ROM
)

36 
	`rom
 (
rx
Ë: 
ORIGIN
 = 
_ROM_OFF
, 
LENGTH
 = 
_ROM


38 #i‡
	`deföed
(
_ROM1
)

39 
	`rom1
 (
rx
Ë: 
ORIGIN
 = 
_ROM1_OFF
, 
LENGTH
 = 
_ROM1


41 #i‡
	`deföed
(
_ROM2
)

42 
	`rom2
 (
rx
Ë: 
ORIGIN
 = 
_ROM2_OFF
, 
LENGTH
 = 
_ROM2


44 #i‡
	`deföed
(
_RAM1
)

45 
	`øm1
 (
rwx
Ë: 
ORIGIN
 = 
_RAM1_OFF
, 
LENGTH
 = 
_RAM1


47 #i‡
	`deföed
(
_RAM2
)

48 
	`øm2
 (
rwx
Ë: 
ORIGIN
 = 
_RAM2_OFF
, 
LENGTH
 = 
_RAM2


50 #i‡
	`deföed
(
_RAM3
)

51 
	`øm3
 (
rwx
Ë: 
ORIGIN
 = 
_RAM3_OFF
, 
LENGTH
 = 
_RAM3


53 #i‡
	`deföed
(
_CCM
)

54 
	`ccm
 (
rwx
Ë: 
ORIGIN
 = 
_CCM_OFF
, 
LENGTH
 = 
_CCM


56 #i‡
	`deföed
(
_EEP
)

57 
	`ìp
 (
r
Ë: 
ORIGIN
 = 
_EEP_OFF
, 
LENGTH
 = 
_EEP


59 #i‡
	`deföed
(
_XSRAM
)

60 
	`x§am
 (
rw
Ë: 
ORIGIN
 = 
_XSRAM_OFF
, 
LENGTH
 = 
_XSRAM


62 #i‡
	`deföed
(
_XDRAM
)

63 
	`xdøm
 (
rw
Ë: 
ORIGIN
 = 
_XDRAM_OFF
, 
LENGTH
 = 
_XDRAM


65 #i‡
	`deföed
(
_NFCRAM
)

66 
	`nf¸am
 (
rw
Ë: 
ORIGIN
 
_NFCRAM_OFF
, 
LENGTH
 = 
_NFCRAM


68 
	}
}

71 
	gSECTIONS


73 .
	gãxt
 : {

74 *(.
ve˘‹s
)

75 *(.
ãxt
*)

76 . = 
ALIGN
(4);

77 *(.
	grod©a
*)

78 . = 
ALIGN
(4);

79 } >
	grom


84 .
	g¥eöô_¨øy
 : {

85 . = 
ALIGN
(4);

86 
	g__¥eöô_¨øy_°¨t
 = .;

87 
KEEP
 (*(.
¥eöô_¨øy
))

88 
	g__¥eöô_¨øy_íd
 = .;

89 } >
	grom


90 .
	göô_¨øy
 : {

91 . = 
ALIGN
(4);

92 
	g__öô_¨øy_°¨t
 = .;

93 
KEEP
 (*(
SORT
(.
öô_¨øy
.*)))

94 
KEEP
 (*(.
öô_¨øy
))

95 
	g__öô_¨øy_íd
 = .;

96 } >
	grom


97 .
	gföi_¨øy
 : {

98 . = 
ALIGN
(4);

99 
	g__föi_¨øy_°¨t
 = .;

100 
KEEP
 (*(.
föi_¨øy
))

101 
KEEP
 (*(
SORT
(.
föi_¨øy
.*)))

102 
	g__föi_¨øy_íd
 = .;

103 } >
	grom


109 .
	gARM
.
	gexèb
 : {

110 *(.
ARM
.
exèb
*)

111 } >
rom


112 .
ARM
.
exidx
 : {

113 
__exidx_°¨t
 = .;

114 *(.
	gARM
.
	gexidx
*)

115 
	g__exidx_íd
 = .;

116 } >
	grom


118 . = 
ALIGN
(4);

119 
	g_ëext
 = .;

121 .
	gd©a
 : {

122 
_d©a
 = .;

123 *(.
	gd©a
*)

124 . = 
ALIGN
(4);

125 
	g_ed©a
 = .;

126 } >
øm
 
	gAT
 >
rom


127 
	g_d©a_lﬂdaddr
 = 
LOADADDR
(.
d©a
);

129 .
	gbss
 : {

130 *(.
bss
*)

131 *(
COMMON
)

132 . = 
ALIGN
(4);

133 
	g_ebss
 = .;

134 } >
	gøm


136 #i‡
deföed
(
_CCM
)

137 .
	gccm
 : {

138 *(.
ccmøm
*)

139 . = 
ALIGN
(4);

140 } >
	gccm


143 #i‡
deföed
(
_RAM1
)

144 .
	gøm1
 : {

145 *(.
øm1
*)

146 . = 
ALIGN
(4);

147 } >
	gøm1


150 #i‡
deföed
(
_RAM2
)

151 .
	gøm2
 : {

152 *(.
øm2
*)

153 . = 
ALIGN
(4);

154 } >
	gøm2


157 #i‡
deföed
(
_RAM3
)

158 .
	gøm3
 : {

159 *(.
øm3
*)

160 . = 
ALIGN
(4);

161 } >
	gøm3


164 #i‡
deföed
(
_XSRAM
)

165 .
	gx§am
 : {

166 *(.
x§am
*)

167 . = 
ALIGN
(4);

168 } >
	gx§am


171 #i‡
deföed
(
_XDRAM
)

172 .
	gxdøm
 : {

173 *(.
xdøm
*)

174 . = 
ALIGN
(4);

175 } >
	gxdøm


178 #i‡
deföed
(
_NFCRAM
)

179 .
	gnf¸am
 : {

180 *(.
nf¸am
*)

181 . = 
ALIGN
(4);

182 } >
	gnf¸am


189 /
	gDISCARD
/ : { *(.
eh_‰ame
) }

191 . = 
ALIGN
(4);

192 
	gíd
 = .;

195 
PROVIDE
(
_°ack
 = 
ORIGIN
(
øm
Ë+ 
LENGTH
(ram));

	@lib/libopencm3/lib/cm3/assert.c

20 
	~<lib›ícm3/cm3/as£π.h
>

22 
__©åibuã__
((
wók
)Ë
	$cm3_as£π_Áûed
()

25 
	}
}

27 
__©åibuã__
((
wók
)Ë
cm3_as£π_Áûed_vîbo£
(

28 c⁄° *
fûe
 
__©åibuã__
((
unu£d
)),

29 
löe
 
__©åibuã__
((
unu£d
)),

30 c⁄° *
func
 
__©åibuã__
((
unu£d
)),

31 c⁄° *
as£π_ex¥
 
__©åibuã__
((
unu£d
)))

33 
cm3_as£π_Áûed
();

	@lib/libopencm3/lib/cm3/dwt.c

46 
	~<lib›ícm3/cm3/scs.h
>

47 
	~<lib›ícm3/cm3/dwt.h
>

58 
boﬁ
 
	$dwt_íabÀ_cy˛e_cou¡î
()

60 #i‡
	`deföed
(
__ARM_ARCH_6M__
)

61  
Ál£
;

64 #i‡
	`deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

66 
SCS_DEMCR
 |
SCS_DEMCR_TRCENA
;

67 i‡(
DWT_CTRL
 & 
DWT_CTRL_NOCYCCNT
) {

68  
Ál£
;

71 
DWT_CYCCNT
 = 0;

72 
DWT_CTRL
 |
DWT_CTRL_CYCCNTENA
;

73  
åue
;

77  
Ál£
;

78 
	}
}

90 
uöt32_t
 
	$dwt_ªad_cy˛e_cou¡î
()

92 #i‡
	`deföed
(
__ARM_ARCH_6M__
)

96 #i‡
	`deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

97 i‡(
DWT_CTRL
 & 
DWT_CTRL_CYCCNTENA
) {

98  
DWT_CYCCNT
;

103 
	}
}

	@lib/libopencm3/lib/cm3/nvic.c

46 
	~<lib›ícm3/cm3/nvic.h
>

47 
	~<lib›ícm3/cm3/scb.h
>

57 
	$nvic_íabÀ_úq
(
uöt8_t
 
úqn
)

59 
	`NVIC_ISER
(
úqn
 / 32) = (1 << (irqn % 32));

60 
	}
}

70 
	$nvic_dißbÀ_úq
(
uöt8_t
 
úqn
)

72 
	`NVIC_ICER
(
úqn
 / 32) = (1 << (irqn % 32));

73 
	}
}

84 
uöt8_t
 
	$nvic_gë_≥ndög_úq
(
uöt8_t
 
úqn
)

86  
	`NVIC_ISPR
(
úqn
 / 32) & (1 << (irqn % 32)) ? 1 : 0;

87 
	}
}

98 
	$nvic_£t_≥ndög_úq
(
uöt8_t
 
úqn
)

100 
	`NVIC_ISPR
(
úqn
 / 32) = (1 << (irqn % 32));

101 
	}
}

112 
	$nvic_˛ór_≥ndög_úq
(
uöt8_t
 
úqn
)

114 
	`NVIC_ICPR
(
úqn
 / 32) = (1 << (irqn % 32));

115 
	}
}

126 
uöt8_t
 
	$nvic_gë_úq_íabÀd
(
uöt8_t
 
úqn
)

128  
	`NVIC_ISER
(
úqn
 / 32) & (1 << (irqn % 32)) ? 1 : 0;

129 
	}
}

131 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

152 
	$nvic_£t_¥i‹ôy
(
uöt8_t
 
úqn
, uöt8_à
¥i‹ôy
)

157 i‡(
úqn
 >
NVIC_IRQ_COUNT
) {

159 #i‡
	`deföed
(
__ARM_ARCH_6M__
)

161 
úqn
 = (irqn & 0xF) - 4;

162 
uöt8_t
 
shi·
 = (
úqn
 & 0x3) << 3;

163 
uöt8_t
 
ªg
 = 
úqn
 >> 2;

164 
	`SCB_SHPR32
(
ªg
Ë((SCB_SHPR32‘egË& ~(0xFFUL << 
shi·
)) |

165 ((
uöt32_t
Ë
¥i‹ôy
Ë<< 
shi·
);

167 
	`SCB_SHPR
((
úqn
 & 0xFË- 4Ë
¥i‹ôy
;

171 #i‡
	`deföed
(
__ARM_ARCH_6M__
)

173 
uöt8_t
 
shi·
 = (
úqn
 & 0x3) << 3;

174 
uöt8_t
 
ªg
 = 
úqn
 >> 2;

175 
	`NVIC_IPR32
(
ªg
Ë((NVIC_IPR32‘egË& ~(0xFFUL << 
shi·
)) |

176 ((
uöt32_t
Ë
¥i‹ôy
Ë<< 
shi·
);

178 
	`NVIC_IPR
(
úqn
Ë
¥i‹ôy
;

181 
	}
}

184 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

194 
uöt8_t
 
	$nvic_gë_a˘ive_úq
(
uöt8_t
 
úqn
)

196  
	`NVIC_IABR
(
úqn
 / 32) & (1 << (irqn % 32)) ? 1 : 0;

197 
	}
}

209 
	$nvic_gíî©e_so·w¨e_öãºu±
(
uöt16_t
 
úqn
)

211 i‡(
úqn
 <= 239) {

212 
NVIC_STIR
 |
úqn
;

214 
	}
}

	@lib/libopencm3/lib/cm3/scb.c

40 
	~<°dlib.h
>

42 
	~<lib›ícm3/cm3/scb.h
>

45 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

46 
	$scb_ª£t_c‹e
()

48 
SCB_AIRCR
 = 
SCB_AIRCR_VECTKEY
 | 
SCB_AIRCR_VECTRESET
;

51 
	}
}

54 
	$scb_ª£t_sy°em
()

56 
SCB_AIRCR
 = 
SCB_AIRCR_VECTKEY
 | 
SCB_AIRCR_SYSRESETREQ
;

59 
	}
}

62 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

63 
	$scb_£t_¥i‹ôy_groupög
(
uöt32_t
 
¥igroup
)

65 
SCB_AIRCR
 = 
SCB_AIRCR_VECTKEY
 | 
¥igroup
;

66 
	}
}

	@lib/libopencm3/lib/cm3/sync.c

20 
	~<lib›ícm3/cm3/sync.h
>

23 
	$__dmb
()

25 
__asm__
 volatile ("dmb");

26 
	}
}

29 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

31 
uöt32_t
 
	$__ldªx
(vﬁ©ûê
uöt32_t
 *
addr
)

33 
uöt32_t
 
ªs
;

34 
__asm__
 vﬁ©ûê("ldªx %0, [%1]" : "Ù" (
ªs
Ë: "r" (
addr
));

35  
ªs
;

36 
	}
}

38 
uöt32_t
 
	$__°ªx
(
uöt32_t
 
vÆ
, vﬁ©ûêuöt32_à*
addr
)

40 
uöt32_t
 
ªs
;

41 
__asm__
 volatile ("strex %0, %2, [%1]"

42 : "=&r" (
ªs
Ë: "r" (
addr
), "r" (
vÆ
));

43  
ªs
;

44 
	}
}

46 
	$muãx_lock
(
muãx_t
 *
m
)

48 !
	`muãx_åylock
(
m
));

49 
	}
}

52 
uöt32_t
 
	$muãx_åylock
(
muãx_t
 *
m
)

54 
uöt32_t
 
°©us
 = 1;

57 i‡(
	`__ldªx
(
m
Ë=
MUTEX_UNLOCKED
) {

59 
°©us
 = 
	`__°ªx
(
MUTEX_LOCKED
, 
m
);

63 
	`__dmb
();

67  
°©us
 == 0;

68 
	}
}

70 
	$muãx_u∆ock
(
muãx_t
 *
m
)

73 
	`__dmb
();

76 *
m
 = 
MUTEX_UNLOCKED
;

77 
	}
}

	@lib/libopencm3/lib/cm3/systick.c

41 
	~<lib›ícm3/cm3/sy°ick.h
>

56 
	$sy°ick_£t_ªlﬂd
(
uöt32_t
 
vÆue
)

58 
STK_RVR
 = (
vÆue
 & 
STK_RVR_RELOAD
);

59 
	}
}

67 
uöt32_t
 
	$sy°ick_gë_ªlﬂd
()

69  
STK_RVR
 & 
STK_RVR_RELOAD
;

70 
	}
}

82 
boﬁ
 
	$sy°ick_£t_‰equícy
(
uöt32_t
 
‰eq
, uöt32_à
ahb
)

84 
uöt32_t
 
øtio
 = 
ahb
 / 
‰eq
;

86 #i‡
	`deföed
(
__ARM_ARCH_6M__
)

87 
	`sy°ick_£t_˛ocksour˚
(
STK_CSR_CLKSOURCE_AHB
);

89 i‡(
øtio
 >(
STK_RVR_RELOAD
 * 8)) {

91  
Ál£
;

92 } i‡(
øtio
 >
STK_RVR_RELOAD
) {

93 
øtio
 /= 8;

94 
	`sy°ick_£t_˛ocksour˚
(
STK_CSR_CLKSOURCE_AHB_DIV8
);

96 
	`sy°ick_£t_˛ocksour˚
(
STK_CSR_CLKSOURCE_AHB
);

99 
	`sy°ick_£t_ªlﬂd
(
øtio
 - 1);

100  
åue
;

101 
	}
}

109 
uöt32_t
 
	$sy°ick_gë_vÆue
()

111  
STK_CVR
 & 
STK_CVR_CURRENT
;

112 
	}
}

122 
	$sy°ick_£t_˛ocksour˚
(
uöt8_t
 
˛ocksour˚
)

124 
STK_CSR
 = (STK_CSR & ~
STK_CSR_CLKSOURCE
) |

125 (
˛ocksour˚
 & 
STK_CSR_CLKSOURCE
);

126 
	}
}

133 
	$sy°ick_öãºu±_íabÀ
()

135 
STK_CSR
 |
STK_CSR_TICKINT
;

136 
	}
}

143 
	$sy°ick_öãºu±_dißbÀ
()

145 
STK_CSR
 &~
STK_CSR_TICKINT
;

146 
	}
}

153 
	$sy°ick_cou¡î_íabÀ
()

155 
STK_CSR
 |
STK_CSR_ENABLE
;

156 
	}
}

163 
	$sy°ick_cou¡î_dißbÀ
()

165 
STK_CSR
 &~
STK_CSR_ENABLE
;

166 
	}
}

177 
uöt8_t
 
	$sy°ick_gë_cou¡Êag
()

179  (
STK_CSR
 & 
STK_CSR_COUNTFLAG
) ? 1 : 0;

180 
	}
}

188 
	$sy°ick_˛ór
()

190 
STK_CVR
 = 0;

191 
	}
}

198 
uöt32_t
 
	$sy°ick_gë_ˇlib
()

200  
STK_CALIB
 & 
STK_CALIB_TENMS
;

201 
	}
}

	@lib/libopencm3/lib/cm3/vector.c

21 
	~<lib›ícm3/cm3/scb.h
>

22 
	~<lib›ícm3/cm3/ve˘‹.h
>

25 
	~"../di•©ch/ve˘‹_chù£t.c
"

27 
	~"../di•©ch/ve˘‹_nvic.c
"

30 (*
	tfun˝_t
) ();

31 
fun˝_t
 
__¥eöô_¨øy_°¨t
, 
__¥eöô_¨øy_íd
;

32 
fun˝_t
 
__öô_¨øy_°¨t
, 
__öô_¨øy_íd
;

33 
fun˝_t
 
__föi_¨øy_°¨t
, 
__föi_¨øy_íd
;

35 
	`maö
();

36 
	`blockög_h™dÀr
();

37 
	`nuŒ_h™dÀr
();

39 
	`__©åibuã__
 ((
	`£˘i⁄
(".vectors")))

40 
ve˘‹_èbÀ_t
 
ve˘‹_èbÀ
 = {

41 .
öôül_•_vÆue
 = &
_°ack
,

42 .
ª£t
 = 
ª£t_h™dÀr
,

43 .
nmi
 = 
nmi_h™dÀr
,

44 .
h¨d_Áu…
 = 
h¨d_Áu…_h™dÀr
,

47 #i‡
	`deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

48 .
mem‹y_m™age_Áu…
 = 
mem_m™age_h™dÀr
,

49 .
bus_Áu…
 = 
bus_Áu…_h™dÀr
,

50 .
ußge_Áu…
 = 
ußge_Áu…_h™dÀr
,

51 .
debug_m⁄ô‹
 = 
debug_m⁄ô‹_h™dÀr
,

54 .
sv_ˇŒ
 = 
sv_ˇŒ_h™dÀr
,

55 .
≥nd_sv
 = 
≥nd_sv_h™dÀr
,

56 .
sy°ick
 = 
sys_tick_h™dÀr
,

57 .
úq
 = {

58 
IRQ_HANDLERS


60 
	}
};

62 
__©åibuã__
 ((
wók
)Ë
	$ª£t_h™dÀr
()

64 vﬁ©ûê*
§c
, *
de°
;

65 
fun˝_t
 *
Â
;

67 
§c
 = &
_d©a_lﬂdaddr
, 
de°
 = &
_d©a
;

68 
de°
 < &
_ed©a
;

69 
§c
++, 
de°
++) {

70 *
de°
 = *
§c
;

73 
de°
 < &
_ebss
) {

74 *
de°
++ = 0;

79 
SCB_CCR
 |
SCB_CCR_STKALIGN
;

82 
	`¥e_maö
();

85 
Â
 = &
__¥eöô_¨øy_°¨t
; f∞< &
__¥eöô_¨øy_íd
; fp++) {

86 (*
Â
)();

88 
Â
 = &
__öô_¨øy_°¨t
; f∞< &
__öô_¨øy_íd
; fp++) {

89 (*
Â
)();

93 ()
	`maö
();

96 
Â
 = &
__föi_¨øy_°¨t
; f∞< &
__föi_¨øy_íd
; fp++) {

97 (*
Â
)();

100 
	}
}

102 
	$blockög_h™dÀr
()

105 
	}
}

107 
	$nuŒ_h™dÀr
()

110 
	}
}

112 #¥agm®
wók
 
nmi_h™dÀr
 = 
nuŒ_h™dÀr


113 #¥agm®
wók
 
h¨d_Áu…_h™dÀr
 = 
blockög_h™dÀr


114 #¥agm®
wók
 
sv_ˇŒ_h™dÀr
 = 
nuŒ_h™dÀr


115 #¥agm®
wók
 
≥nd_sv_h™dÀr
 = 
nuŒ_h™dÀr


116 #¥agm®
wók
 
sys_tick_h™dÀr
 = 
nuŒ_h™dÀr


119 #i‡
deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

120 #¥agm®
wók
 
mem_m™age_h™dÀr
 = 
blockög_h™dÀr


121 #¥agm®
wók
 
bus_Áu…_h™dÀr
 = 
blockög_h™dÀr


122 #¥agm®
wók
 
ußge_Áu…_h™dÀr
 = 
blockög_h™dÀr


123 #¥agm®
wók
 
debug_m⁄ô‹_h™dÀr
 = 
nuŒ_h™dÀr


	@lib/libopencm3/lib/dispatch/vector_chipset.c

1 #i‡
deföed
(
STM32F3
)

2 
	~"../°m32/f3/ve˘‹_chù£t.c
"

3 #ñi‡
deföed
(
STM32F4
)

4 
	~"../°m32/f4/ve˘‹_chù£t.c
"

5 #ñi‡
deföed
(
STM32F7
)

6 
	~"../°m32/f7/ve˘‹_chù£t.c
"

7 #ñi‡
deföed
(
STM32G4
)

8 
	~"../°m32/g4/ve˘‹_chù£t.c
"

9 #ñi‡
deföed
(
STM32L4
)

10 
	~"../°m32/l4/ve˘‹_chù£t.c
"

11 #ñi‡
deföed
(
LM4F
)

12 
	~"../lm4f/ve˘‹_chù£t.c
"

13 #ñi‡
deföed
(
LPC43XX_M4
)

14 
	~"../Õc43xx/m4/ve˘‹_chù£t.c
"

15 #ñi‡
deföed
(
VF6XX
)

16 
	~"../vf6xx/ve˘‹_chù£t.c
"

17 #ñi‡
deföed
(
EFM32WG
)

18 
	~"../efm32/wg/ve˘‹_chù£t.c
"

19 #ñi‡
deföed
(
EZR32WG
)

20 
	~"../efm32/ezr32wg/ve˘‹_chù£t.c
"

21 #ñi‡
deföed
(
PAC55XX
)

22 
	~"../∑c55xx/ve˘‹_chù£t.c
"

25 
	$¥e_maö
(Ë{
	}
}

	@lib/libopencm3/lib/dispatch/vector_nvic.c

1 #i‡
deföed
(
STM32F0
)

2 
	~"../°m32/f0/ve˘‹_nvic.c
"

3 #ñi‡
deföed
(
STM32F1
)

4 
	~"../°m32/f1/ve˘‹_nvic.c
"

5 #ñi‡
deföed
(
STM32F2
)

6 
	~"../°m32/f2/ve˘‹_nvic.c
"

7 #ñi‡
deföed
(
STM32F3
)

8 
	~"../°m32/f3/ve˘‹_nvic.c
"

9 #ñi‡
deföed
(
STM32F4
)

10 
	~"../°m32/f4/ve˘‹_nvic.c
"

11 #ñi‡
deföed
(
STM32F7
)

12 
	~"../°m32/f7/ve˘‹_nvic.c
"

13 #ñi‡
deföed
(
STM32L0
)

14 
	~"../°m32/l0/ve˘‹_nvic.c
"

15 #ñi‡
deföed
(
STM32L1
)

16 
	~"../°m32/l1/ve˘‹_nvic.c
"

17 #ñi‡
deföed
(
STM32L4
)

18 
	~"../°m32/l4/ve˘‹_nvic.c
"

19 #ñi‡
deföed
(
STM32G0
)

20 
	~"../°m32/g0/ve˘‹_nvic.c
"

21 #ñi‡
deföed
(
STM32G4
)

22 
	~"../°m32/g4/ve˘‹_nvic.c
"

23 #ñi‡
deföed
(
STM32H7
)

24 
	~"../°m32/h7/ve˘‹_nvic.c
"

26 #ñi‡
deföed
(
GD32F1X0
)

27 
	~"../gd32/f1x0/ve˘‹_nvic.c
"

29 #ñi‡
deföed
(
EFM32TG
)

30 
	~"../efm32/tg/ve˘‹_nvic.c
"

31 #ñi‡
deföed
(
EFM32G
)

32 
	~"../efm32/g/ve˘‹_nvic.c
"

33 #ñi‡
deföed
(
EFM32LG
)

34 
	~"../efm32/lg/ve˘‹_nvic.c
"

35 #ñi‡
deföed
(
EFM32GG
)

36 
	~"../efm32/gg/ve˘‹_nvic.c
"

37 #ñi‡
deföed
(
EFM32HG
)

38 
	~"../efm32/hg/ve˘‹_nvic.c
"

39 #ñi‡
deföed
(
EFM32WG
)

40 
	~"../efm32/wg/ve˘‹_nvic.c
"

41 #ñi‡
deföed
(
EZR32WG
)

42 
	~"../efm32/ezr32wg/ve˘‹_nvic.c
"

44 #ñi‡
deföed
(
LPC13XX
)

45 
	~"../Õc13xx/ve˘‹_nvic.c
"

46 #ñi‡
deföed
(
LPC17XX
)

47 
	~"../Õc17xx/ve˘‹_nvic.c
"

48 #ñi‡
deföed
(
LPC43XX_M4
)

49 
	~"../Õc43xx/m4/ve˘‹_nvic.c
"

50 #ñi‡
deföed
(
LPC43XX_M0
)

51 
	~"../Õc43xx/m0/ve˘‹_nvic.c
"

53 #ñi‡
deföed
(
SAM3A
)

54 
	~"../ßm/3a/ve˘‹_nvic.c
"

55 #ñi‡
deföed
(
SAM3N
)

56 
	~"../ßm/3n/ve˘‹_nvic.c
"

57 #ñi‡
deföed
(
SAM3S
)

58 
	~"../ßm/3s/ve˘‹_nvic.c
"

59 #ñi‡
deföed
(
SAM3U
)

60 
	~"../ßm/3u/ve˘‹_nvic.c
"

61 #ñi‡
deföed
(
SAM3X
)

62 
	~"../ßm/3x/ve˘‹_nvic.c
"

63 #ñi‡
deföed
(
SAM4L
)

64 
	~"../ßm/4l/ve˘‹_nvic.c
"

65 #ñi‡
deföed
(
SAMD
)

66 
	~"../ßm/d/ve˘‹_nvic.c
"

68 #ñi‡
deföed
(
VF6XX
)

69 
	~"../vf6xx/ve˘‹_nvic.c
"

71 #ñi‡
deföed
(
PAC55XX
)

72 
	~"../∑c55xx/ve˘‹_nvic.c
"

75 #ñi‡
deföed
(
LM3S
Ë|| deföed(
LM4F
)

77 
	~"../lm3s/ve˘‹_nvic.c
"

79 #ñi‡
deföed
(
MSP432E4
)

80 
	~"../m•432/e4/ve˘‹_nvic.c
"

82 #ñi‡
deföed
(
SWM050
)

83 
	~"../swm050/ve˘‹_nvic.c
"

89 
	#IRQ_HANDLERS


	)

	@lib/libopencm3/lib/efm32/common/acmp_common.c

10 
	~<lib›ícm3/efm32/acmp.h
>

	@lib/libopencm3/lib/efm32/common/adc_common.c

23 
	~<lib›ícm3/efm32/adc.h
>

32 
	$adc_£t_ovîßm∂ög
(
uöt32_t
 
adc
, uöt32_à
ovîßmp
)

34 
	`ADC_CTRL
(
adc
Ë(ADC_CTRL◊dcË& ~
ADC_CTRL_OVERSEL_MASK
Ë| 
ovîßmp
;

35 
	}
}

43 
	$adc_£t_w¨m_up
(
uöt32_t
 
adc
, 
uöt8_t
 
˛ocks
)

45 
uöt32_t
 
timeba£
 = 
	`ADC_CTRL_TIMEBASE
(
˛ocks
 - 1);

46 
	`ADC_CTRL
(
adc
Ë(ADC_CTRL◊dcË& ~
ADC_CTRL_TIMEBASE_MASK
Ë| 
timeba£
;

47 
	}
}

54 
	$adc_£t_˛ock_¥esˇÀr
(
uöt32_t
 
adc
, 
uöt8_t
 
Á˘‹
)

56 
uöt32_t
 
¥esc
 = 
	`ADC_CTRL_PRESC
(
Á˘‹
 - 1);

57 
	`ADC_CTRL
(
adc
Ë(ADC_CTRL◊dcË& ~
ADC_CTRL_PRESC_MASK
Ë| 
¥esc
;

58 
	}
}

65 
	$adc_£t_low∑ss_fûãr
(
uöt32_t
 
adc
, uöt32_à
Õfmode
)

67 
	`ADC_CTRL
(
adc
Ë(ADC_CTRL◊dcË& ~
ADC_CTRL_LPFMODE_MASK
Ë| 
Õfmode
;

68 
	}
}

74 
	$adc_íabÀ_èûg©ög
(
uöt32_t
 
adc
)

76 
	`ADC_CTRL
(
adc
Ë|
ADC_CTRL_TAILGATE
;

77 
	}
}

83 
	$adc_dißbÀ_èûg©ög
(
uöt32_t
 
adc
)

85 
	`ADC_CTRL
(
adc
Ë&~
ADC_CTRL_TAILGATE
;

86 
	}
}

93 
	$adc_£t_w¨m_up_mode
(
uöt32_t
 
adc
, uöt32_à
w¨mupmode
)

95 
	`ADC_CTRL
(
adc
Ë(ADC_CTRL◊dcË& ~
ADC_CTRL_WARMUPMODE_MASK
)

96 | 
w¨mupmode
;

97 
	}
}

103 
	$adc_sögÀ_°¨t
(
uöt32_t
 
adc
)

105 
	`ADC_CMD
(
adc
Ë
ADC_CMD_SINGLESTART
;

106 
	}
}

112 
	$adc_sögÀ_°›
(
uöt32_t
 
adc
)

114 
	`ADC_CMD
(
adc
Ë
ADC_CMD_SINGLESTOP
;

115 
	}
}

121 
	$adc_sˇn_°¨t
(
uöt32_t
 
adc
)

123 
	`ADC_CMD
(
adc
Ë
ADC_CMD_SCANSTART
;

124 
	}
}

130 
	$adc_sˇn_°›
(
uöt32_t
 
adc
)

132 
	`ADC_CMD
(
adc
Ë
ADC_CMD_SCANSTOP
;

133 
	}
}

141 
	$adc_£t_sögÀ_¥s_åiggî
(
uöt32_t
 
adc
, 
uöt8_t
 
¥s£l
)

143 
	`ADC_SINGLECTRL
(
adc
) =

144 (
	`ADC_SINGLECTRL
(
adc
Ë& ~
ADC_SINGLECTRL_PRSSEL_MASK
) |

145 (
	`ADC_SINGLECTRL_PRSSEL_PRSCHx
(
¥s£l
));

146 
	}
}

152 
	$adc_íabÀ_sögÀ_¥s_åiggî
(
uöt32_t
 
adc
)

154 
	`ADC_SINGLECTRL
(
adc
Ë|
ADC_SINGLECTRL_PRSEN
;

155 
	}
}

161 
	$adc_dißbÀ_sögÀ_¥s_åiggî
(
uöt32_t
 
adc
)

163 
	`ADC_SINGLECTRL
(
adc
Ë&~
ADC_SINGLECTRL_PRSEN
;

164 
	}
}

171 
	$adc_£t_sögÀ_acquisôi⁄_cy˛e
(
uöt32_t
 
adc
, uöt32_à
©
)

173 
	`ADC_SINGLECTRL
(
adc
) =

174 (
	`ADC_SINGLECTRL
(
adc
Ë& ~
ADC_SINGLECTRL_AT_MASK
Ë| 
©
;

175 
	}
}

182 
	$adc_£t_sögÀ_ª„ªn˚
(
uöt32_t
 
adc
, uöt32_à
ªf
)

184 
	`ADC_SINGLECTRL
(
adc
) =

185 (
	`ADC_SINGLECTRL
(
adc
Ë& ~
ADC_SINGLECTRL_REF_MASK
Ë| 
ªf
;

186 
	}
}

193 
	$adc_£t_sögÀ_ch™√l
(
uöt32_t
 
adc
, 
uöt8_t
 
ch
)

195 
	`ADC_SINGLECTRL
(
adc
) =

196 (
	`ADC_SINGLECTRL
(
adc
Ë& ~
ADC_SINGLECTRL_INPUTSEL_MASK
) |

197 
	`ADC_SINGLECTRL_INPUTSEL
(
ch
);

198 
	}
}

205 
	$adc_£t_sögÀ_ªsﬁuti⁄
(
uöt32_t
 
adc
, uöt32_à
ªs
)

207 
	`ADC_SINGLECTRL
(
adc
) =

208 (
	`ADC_SINGLECTRL
(
adc
Ë& ~
ADC_SINGLECTRL_RES_MASK
Ë| 
ªs
;

209 
	}
}

215 
	$adc_£t_sögÀ_À·_Æig√d
(
uöt32_t
 
adc
)

217 
	`ADC_SINGLECTRL
(
adc
Ë|
ADC_SINGLECTRL_ADJ
;

218 
	}
}

224 
	$adc_£t_sögÀ_right_Æig√d
(
uöt32_t
 
adc
)

226 
	`ADC_SINGLECTRL
(
adc
Ë&~
ADC_SINGLECTRL_ADJ
;

227 
	}
}

233 
	$adc_£t_sögÀ_sögÀ_íded
(
uöt32_t
 
adc
)

235 
	`ADC_SINGLECTRL
(
adc
Ë&~
ADC_SINGLECTRL_DIFF
;

236 
	}
}

242 
	$adc_£t_sögÀ_dif„ª¡ül
(
uöt32_t
 
adc
)

244 
	`ADC_SINGLECTRL
(
adc
Ë|
ADC_SINGLECTRL_DIFF
;

245 
	}
}

251 
	$adc_íabÀ_sögÀ_ª≥©_c⁄v
(
uöt32_t
 
adc
)

253 
	`ADC_SINGLECTRL
(
adc
Ë|
ADC_SINGLECTRL_REP
;

254 
	}
}

260 
	$adc_dißbÀ_sögÀ_ª≥©_c⁄v
(
uöt32_t
 
adc
)

262 
	`ADC_SINGLECTRL
(
adc
Ë&~
ADC_SINGLECTRL_REP
;

263 
	}
}

271 
	$adc_£t_sˇn_¥s_åiggî
(
uöt32_t
 
adc
, 
uöt8_t
 
¥s£l
)

273 
	`ADC_SCANCTRL
(
adc
) =

274 (
	`ADC_SCANCTRL
(
adc
Ë& ~
ADC_SCANCTRL_PRSSEL_MASK
) |

275 
	`ADC_SCANCTRL_PRSSEL_PRSCHx
(
¥s£l
);

276 
	}
}

282 
	$adc_íabÀ_sˇn_¥s_åiggî
(
uöt32_t
 
adc
)

284 
	`ADC_SCANCTRL
(
adc
Ë|
ADC_SCANCTRL_PRSEN
;

285 
	}
}

291 
	$adc_dißbÀ_sˇn_¥s_åiggî
(
uöt32_t
 
adc
)

293 
	`ADC_SCANCTRL
(
adc
Ë&~
ADC_SCANCTRL_PRSEN
;

294 
	}
}

301 
	$adc_£t_sˇn_acquisôi⁄_cy˛e
(
uöt32_t
 
adc
, uöt32_à
©
)

303 
	`ADC_SCANCTRL
(
adc
) =

304 (
	`ADC_SCANCTRL
(
adc
Ë& ~
ADC_SCANCTRL_AT_MASK
Ë| 
©
;

305 
	}
}

312 
	$adc_£t_sˇn_ª„ªn˚
(
uöt32_t
 
adc
, uöt32_à
ªf
)

314 
	`ADC_SCANCTRL
(
adc
) =

315 (
	`ADC_SCANCTRL
(
adc
Ë& ~
ADC_SCANCTRL_REF_MASK
Ë| 
ªf
;

316 
	}
}

325 
	$adc_£t_sˇn_ch™√l
(
uöt32_t
 
adc
, 
uöt8_t
 
Àngth
, uöt8_à
ch™√l
[])

327 
i
;

328 
uöt32_t
 
vÆ
 = 0;

330 
i
 = 0; i < 
Àngth
; i++) {

331 
vÆ
 |1 << (
ch™√l
[
i
] + 
ADC_SCANCTRL_INPUTSEL_SHIFT
);

334 
	`ADC_SCANCTRL
(
adc
) =

335 (
	`ADC_SCANCTRL
(
adc
Ë& ~
ADC_SCANCTRL_INPUTSEL_MASK
) |

336 (
vÆ
 & 
ADC_SCANCTRL_INPUTSEL_MASK
);

337 
	}
}

344 
	$adc_£t_sˇn_ªsﬁuti⁄
(
uöt32_t
 
adc
, uöt32_à
ªs
)

346 
	`ADC_SCANCTRL
(
adc
) =

347 (
	`ADC_SCANCTRL
(
adc
Ë& ~
ADC_SCANCTRL_RES_MASK
Ë| 
ªs
;

348 
	}
}

354 
	$adc_£t_sˇn_À·_Æig√d
(
uöt32_t
 
adc
)

356 
	`ADC_SCANCTRL
(
adc
Ë|
ADC_SCANCTRL_ADJ
;

357 
	}
}

363 
	$adc_£t_sˇn_right_Æig√d
(
uöt32_t
 
adc
)

365 
	`ADC_SCANCTRL
(
adc
Ë&~
ADC_SCANCTRL_ADJ
;

366 
	}
}

372 
	$adc_£t_sˇn_sögÀ_íded
(
uöt32_t
 
adc
)

374 
	`ADC_SCANCTRL
(
adc
Ë&~
ADC_SCANCTRL_DIFF
;

375 
	}
}

381 
	$adc_£t_sˇn_dif„ª¡ül
(
uöt32_t
 
adc
)

383 
	`ADC_SCANCTRL
(
adc
Ë|
ADC_SCANCTRL_DIFF
;

384 
	}
}

392 
	$adc_íabÀ_sˇn_ª≥©_c⁄v
(
uöt32_t
 
adc
)

394 
	`ADC_SCANCTRL
(
adc
Ë|
ADC_SCANCTRL_REP
;

395 
	}
}

401 
	$adc_dißbÀ_sˇn_ª≥©_c⁄v
(
uöt32_t
 
adc
)

403 
	`ADC_SCANCTRL
(
adc
Ë&~
ADC_SCANCTRL_REP
;

404 
	}
}

410 
	$adc_íabÀ_sögÀ_ªsu…_ovîÊow_öãºu±
(
uöt32_t
 
adc
)

412 
	`ADC_IEN
(
adc
Ë|
ADC_IEN_SINGLEOF
;

413 
	}
}

419 
	$adc_dißbÀ_sögÀ_ªsu…_ovîÊow_öãºu±
(
uöt32_t
 
adc
)

421 
	`ADC_IEN
(
adc
Ë&~
ADC_IEN_SINGLEOF
;

422 
	}
}

428 
	$adc_íabÀ_sögÀ_c⁄vîsi⁄_com∂ëe_öãºu±
(
uöt32_t
 
adc
)

430 
	`ADC_IEN
(
adc
Ë|
ADC_IEN_SINGLE
;

431 
	}
}

437 
	$adc_dißbÀ_sögÀ_c⁄vîsi⁄_com∂ëe_öãºu±
(
uöt32_t
 
adc
)

439 
	`ADC_IEN
(
adc
Ë&~
ADC_IEN_SINGLE
;

440 
	}
}

446 
	$adc_íabÀ_sˇn_ªsu…_ovîÊow_öãºu±
(
uöt32_t
 
adc
)

448 
	`ADC_IEN
(
adc
Ë|
ADC_IEN_SCANOF
;

449 
	}
}

455 
	$adc_dißbÀ_sˇn_ªsu…_ovîÊow_öãºu±
(
uöt32_t
 
adc
)

457 
	`ADC_IEN
(
adc
Ë&~
ADC_IEN_SCANOF
;

458 
	}
}

464 
	$adc_íabÀ_sˇn_c⁄vîsi⁄_com∂ëe_öãºu±
(
uöt32_t
 
adc
)

466 
	`ADC_IEN
(
adc
Ë|
ADC_IEN_SCAN
;

467 
	}
}

473 
	$adc_dißbÀ_sˇn_c⁄vîsi⁄_com∂ëe_öãºu±
(
uöt32_t
 
adc
)

475 
	`ADC_IEN
(
adc
Ë&~
ADC_IEN_SCAN
;

476 
	}
}

484 
boﬁ
 
	$adc_gë_sögÀ_ªsu…_ovîÊow_Êag
(
uöt32_t
 
adc
)

486  (
	`ADC_IF
(
adc
Ë& 
ADC_IF_SCANOF
) != 0;

487 
	}
}

495 
boﬁ
 
	$adc_gë_sögÀ_c⁄vîsi⁄_com∂ëe_Êag
(
uöt32_t
 
adc
)

497  (
	`ADC_IF
(
adc
Ë& 
ADC_IF_SINGLE
) != 0;

498 
	}
}

506 
boﬁ
 
	$adc_gë_sˇn_ªsu…_ovîÊow_Êag
(
uöt32_t
 
adc
)

508  (
	`ADC_IF
(
adc
Ë& 
ADC_IF_SCANOF
) != 0;

509 
	}
}

517 
boﬁ
 
	$adc_gë_sˇn_c⁄vîsi⁄_com∂ëe_Êag
(
uöt32_t
 
adc
)

519  (
	`ADC_IF
(
adc
Ë& 
ADC_IF_SCAN
) != 0;

520 
	}
}

526 
	$adc_£t_sögÀ_ªsu…_ovîÊow_Êag
(
uöt32_t
 
adc
)

528 
	`ADC_IFS
(
adc
Ë
ADC_IFS_SINGLEOF
;

529 
	}
}

535 
	$adc_£t_sögÀ_c⁄vîsi⁄_com∂ëe_Êag
(
uöt32_t
 
adc
)

537 
	`ADC_IFS
(
adc
Ë
ADC_IFS_SINGLE
;

538 
	}
}

544 
	$adc_£t_sˇn_ªsu…_ovîÊow_Êag
(
uöt32_t
 
adc
)

546 
	`ADC_IFS
(
adc
Ë
ADC_IFS_SCANOF
;

547 
	}
}

553 
	$adc_£t_sˇn_c⁄vîsi⁄_com∂ëe_Êag
(
uöt32_t
 
adc
)

555 
	`ADC_IFS
(
adc
Ë
ADC_IFS_SCAN
;

556 
	}
}

562 
	$adc_˛ór_sögÀ_ªsu…_ovîÊow_Êag
(
uöt32_t
 
adc
)

564 
	`ADC_IFC
(
adc
Ë
ADC_IFC_SINGLEOF
;

565 
	}
}

571 
	$adc_˛ór_sögÀ_c⁄vîsi⁄_com∂ëe_Êag
(
uöt32_t
 
adc
)

573 
	`ADC_IFC
(
adc
Ë
ADC_IFC_SINGLE
;

574 
	}
}

580 
	$adc_˛ór_sˇn_ªsu…_ovîÊow_Êag
(
uöt32_t
 
adc
)

582 
	`ADC_IFC
(
adc
Ë
ADC_IFC_SCANOF
;

583 
	}
}

589 
	$adc_˛ór_sˇn_c⁄vîsi⁄_com∂ëe_Êag
(
uöt32_t
 
adc
)

591 
	`ADC_IFC
(
adc
Ë
ADC_IFC_SCAN
;

592 
	}
}

599 
uöt32_t
 
	$adc_sögÀ_d©a
(
uöt32_t
 
adc
)

601  
	`ADC_SINGLEDATA
(
adc
);

602 
	}
}

609 
uöt32_t
 
	$adc_sˇn_d©a
(
uöt32_t
 
adc
)

611  
	`ADC_SCANDATA
(
adc
);

612 
	}
}

621 
uöt32_t
 
	$adc_sögÀ_d©a_≥ak
(
uöt32_t
 
adc
)

623  
	`ADC_SINGLEDATAP
(
adc
);

624 
	}
}

633 
uöt32_t
 
	$adc_sˇn_d©a_≥ak
(
uöt32_t
 
adc
)

635  
	`ADC_SCANDATAP
(
adc
);

636 
	}
}

643 
	$adc_£t_ˇlibøti⁄_sˇn_gaö
(
uöt32_t
 
adc
, 
uöt8_t
 
sˇn_gaö
)

645 
	`ADC_CAL
(
adc
Ë(ADC_CAL◊dcË& 
ADC_CAL_SCANGAIN_MASK
Ë| 
sˇn_gaö
;

646 
	}
}

653 
	$adc_£t_ˇlibøti⁄_sˇn_off£t
(
uöt32_t
 
adc
, 
uöt8_t
 
sˇn_off£t
)

655 
	`ADC_CAL
(
adc
Ë(ADC_CAL◊dcË& 
ADC_CAL_SCANOFF_MASK
Ë| 
sˇn_off£t
;

656 
	}
}

663 
	$adc_£t_ˇlibøti⁄_sögÀ_gaö
(
uöt32_t
 
adc
, 
uöt8_t
 
sögÀ_gaö
)

665 
	`ADC_CAL
(
adc
Ë(ADC_CAL◊dcË& 
ADC_CAL_SINGLEGAIN_MASK
Ë| 
sögÀ_gaö
;

666 
	}
}

673 
	$adc_£t_ˇlibøti⁄_sögÀ_off£t
(
uöt32_t
 
adc
, 
uöt8_t
 
sögÀ_off£t
)

675 
	`ADC_CAL
(
adc
Ë(ADC_CAL◊dcË& 
ADC_CAL_SINGLEOFF_MASK
Ë| 
sögÀ_off£t
;

676 
	}
}

	@lib/libopencm3/lib/efm32/common/burtc_common.c

10 
	~<lib›ícm3/efm32/buπc.h
>

	@lib/libopencm3/lib/efm32/common/cmu_common.c

23 
	~<lib›ícm3/efm32/cmu.h
>

24 
	~<lib›ícm3/efm32/msc.h
>

31 
	$cmu_íabÀ_lock
()

33 
CMU_LOCK
 = 
CMU_LOCK_LOCKKEY_LOCK
;

34 
	}
}

39 
	$cmu_dißbÀ_lock
()

41 
CMU_LOCK
 = 
CMU_LOCK_LOCKKEY_UNLOCK
;

42 
	}
}

49 
boﬁ
 
	$cmu_gë_lock_Êag
()

51  (
CMU_LOCK
 & 
CMU_LOCK_LOCKKEY_MASK
Ë=
CMU_LOCK_LOCKKEY_LOCKED
;

52 
	}
}

54 
	#_CMU_REG
(
i
Ë
	`MMIO32
(
CMU_BASE
 + ((iË>> 5))

	)

55 
	#_CMU_BIT
(
i
Ë(1 << ((iË& 0x1f))

	)

68 
	$cmu_≥rùh_˛ock_íabÀ
(
cmu_≥rùh_˛kí
 
˛kí
)

70 
	`_CMU_REG
(
˛kí
Ë|
	`_CMU_BIT
(clken);

71 
	}
}

83 
	$cmu_≥rùh_˛ock_dißbÀ
(
cmu_≥rùh_˛kí
 
˛kí
)

85 
	`_CMU_REG
(
˛kí
Ë&~
	`_CMU_BIT
(clken);

86 
	}
}

92 
	$cmu_osc_⁄
(
cmu_osc
 
osc
)

94 
osc
) {

95 
HFRCO
:

96 
CMU_OSCENCMD
 = 
CMU_OSCENCMD_HFRCOEN
;

98 
LFRCO
:

99 
CMU_OSCENCMD
 = 
CMU_OSCENCMD_LFRCOEN
;

101 
ULFRCO
:

104 
HFXO
:

105 
CMU_OSCENCMD
 = 
CMU_OSCENCMD_HFXOEN
;

107 
LFXO
:

108 
CMU_OSCENCMD
 = 
CMU_OSCENCMD_LFXOEN
;

110 
AUXHFRCO
:

111 
CMU_OSCENCMD
 = 
CMU_OSCENCMD_AUXHFRCOEN
;

114 
	}
}

120 
	$cmu_osc_off
(
cmu_osc
 
osc
)

122 
osc
) {

123 
HFRCO
:

124 
CMU_OSCENCMD
 = 
CMU_OSCENCMD_HFRCODIS
;

126 
LFRCO
:

127 
CMU_OSCENCMD
 = 
CMU_OSCENCMD_LFRCODIS
;

129 
ULFRCO
:

132 
HFXO
:

133 
CMU_OSCENCMD
 = 
CMU_OSCENCMD_HFXODIS
;

135 
LFXO
:

136 
CMU_OSCENCMD
 = 
CMU_OSCENCMD_LFXODIS
;

138 
AUXHFRCO
:

139 
CMU_OSCENCMD
 = 
CMU_OSCENCMD_AUXHFRCODIS
;

142 
	}
}

150 
boﬁ
 
	$cmu_osc_ªady_Êag
(
cmu_osc
 
osc
)

152 
osc
) {

153 
HFRCO
:

154  (
CMU_STATUS
 & 
CMU_STATUS_HFRCORDY
) != 0;

156 
LFRCO
:

157  (
CMU_STATUS
 & 
CMU_STATUS_LFRCORDY
) != 0;

159 
ULFRCO
:

162 
HFXO
:

163  (
CMU_STATUS
 & 
CMU_STATUS_HFXORDY
) != 0;

165 
LFXO
:

166  (
CMU_STATUS
 & 
CMU_STATUS_LFXORDY
) != 0;

168 
AUXHFRCO
:

169  (
CMU_STATUS
 & 
CMU_STATUS_AUXHFRCORDY
) != 0;

173  
Ál£
;

174 
	}
}

180 
	$cmu_waô_f‹_osc_ªady
(
cmu_osc
 
osc
)

182 
osc
) {

183 
HFRCO
:

184 (
CMU_STATUS
 & 
CMU_STATUS_HFRCORDY
) == 0);

186 
LFRCO
:

187 (
CMU_STATUS
 & 
CMU_STATUS_LFRCORDY
) == 0);

189 
ULFRCO
:

192 
HFXO
:

193 (
CMU_STATUS
 & 
CMU_STATUS_HFXORDY
) == 0);

195 
LFXO
:

196 (
CMU_STATUS
 & 
CMU_STATUS_LFXORDY
) == 0);

198 
AUXHFRCO
:

199 (
CMU_STATUS
 & 
CMU_STATUS_AUXHFRCORDY
) == 0);

202 
	}
}

211 
	$cmu_£t_hf˛k_sour˚
(
cmu_osc
 
osc
)

213 
osc
) {

214 
HFXO
:

215 
CMU_CMD
 = 
CMU_CMD_HFCLKSEL_HFXO
;

217 
HFRCO
:

218 
CMU_CMD
 = 
CMU_CMD_HFCLKSEL_HFRCO
;

220 
LFXO
:

221 
CMU_CMD
 = 
CMU_CMD_HFCLKSEL_LFXO
;

223 
LFRCO
:

224 
CMU_CMD
 = 
CMU_CMD_HFCLKSEL_LFRCO
;

230 
	}
}

232 
cmu_osc
 
	$cmu_gë_hf˛k_sour˚
()

234 
uöt32_t
 
°©us
 = 
CMU_STATUS
;

235 i‡(
°©us
 & 
CMU_STATUS_LFXOSEL
) {

236  
LFXO
;

237 } i‡(
°©us
 & 
CMU_STATUS_LFRCOSEL
) {

238  
LFRCO
;

239 } i‡(
°©us
 & 
CMU_STATUS_HFXOSEL
) {

240  
HFXO
;

241 } i‡(
°©us
 & 
CMU_STATUS_HFRCOSEL
) {

242  
HFRCO
;

246  (
cmu_osc
) -1;

247 
	}
}

252 
	$cmu_˛ock_£tup_ö_hfxo_out_48mhz
()

255 
CMU_HFCORECLKDIV
 = 
CMU_HFCORECLKDIV_HFCORECLKDIV_NODIV


256 | 
CMU_HFCORECLKDIV_HFCORECLKLEDIV
;

257 
CMU_CTRL
 = (CMU_CTRL

258 & ~(
CMU_CTRL_HFCLKDIV_MASK
 | 
CMU_CTRL_HFXOBUFCUR_MASK
))

259 | (
CMU_CTRL_HFCLKDIV_NODIV


260 | 
CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ
);

263 
	`cmu_osc_⁄
(
HFXO
);

266 
	`cmu_waô_f‹_osc_ªady
(
HFXO
);

269 
MSC_READCTRL
 = (MSC_READCTRL & ~
MSC_READCTRL_MODE_MASK
)

270 | 
MSC_READCTRL_MODE_WS2
;

273 
	`cmu_£t_hf˛k_sour˚
(
HFXO
);

276 
	`cmu_gë_hf˛k_sour˚
(Ë!
HFXO
);

277 
	}
}

	@lib/libopencm3/lib/efm32/common/dac_common.c

26 
	~<lib›ícm3/efm32/dac.h
>

37 
	$dac_£t_ª‰esh_cy˛e
(
uöt32_t
 
dac
, uöt32_à
ª‰£l
)

39 
	`DAC_CTRL
(
dac
Ë(DAC_CTRL(dacË& ~
DAC_CTRL_REFRSEL_MASK
Ë| 
ª‰£l
;

40 
	}
}

47 
	$dac_£t_˛ock_¥esˇÀr
(
uöt32_t
 
dac
, uöt32_à
¥esc
)

49 
	`DAC_CTRL
(
dac
Ë(DAC_CTRL(dacË& ~
DAC_CTRL_PRESC_MASK
Ë| 
¥esc
;

50 
	}
}

57 
	$dac_£t_ª„ªn˚
(
uöt32_t
 
dac
, uöt32_à
ªf£l
)

59 
	`DAC_CTRL
(
dac
Ë(DAC_CTRL(dacË& ~
DAC_CTRL_REFSEL_MASK
Ë| 
ªf£l
;

60 
	}
}

67 
	$dac_£t_out_mode
(
uöt32_t
 
dac
, uöt32_à
outmode
)

69 
	`DAC_CTRL
(
dac
Ë(DAC_CTRL(dacË& ~
DAC_CTRL_OUTMODE_MASK
Ë| 
outmode
;

70 
	}
}

77 
	$dac_£t_c⁄vîsi⁄_mode
(
uöt32_t
 
dac
, uöt32_à
c⁄vmode
)

79 
	`DAC_CTRL
(
dac
Ë(DAC_CTRL(dacË& ~
DAC_CTRL_CONVMODE_MASK
Ë| 
c⁄vmode
;

80 
	}
}

86 
	$dac_íabÀ_söe
(
uöt32_t
 
dac
)

88 
	`DAC_CTRL
(
dac
Ë|
DAC_CTRL_SINMODE
;

89 
	}
}

95 
	$dac_dißbÀ_söe
(
uöt32_t
 
dac
)

97 
	`DAC_CTRL
(
dac
Ë&~
DAC_CTRL_SINMODE
;

98 
	}
}

106 
	$dac_£t_¥s_åiggî
(
uöt32_t
 
dac
, 
dac_ch
 
dac_ch™
,

107 
¥s_ch
 
¥s_ch™
)

109 
uöt32_t
 
ch_˘æ
 = 
	`DAC_CHx_CTRL
(
dac
, 
dac_ch™
);

110 
ch_˘æ
 &
DAC_CH_CTRL_PRSSEL_MASK
;

111 
ch_˘æ
 |
	`DAC_CH_CTRL_PRSSEL
(
¥s_ch™
);

112 
	`DAC_CHx_CTRL
(
dac
, 
dac_ch™
Ë
ch_˘æ
;

113 
	}
}

120 
	$dac_íabÀ_¥s_åiggî
(
uöt32_t
 
dac
, 
dac_ch
 
ch
)

122 
	`DAC_CHx_CTRL
(
dac
, 
ch
Ë|
DAC_CH_CTRL_PRSEN
;

123 
	}
}

130 
	$dac_dißbÀ_¥s_åiggî
(
uöt32_t
 
dac
, 
dac_ch
 
ch
)

132 
	`DAC_CHx_CTRL
(
dac
, 
ch
Ë&~
DAC_CH_CTRL_PRSEN
;

133 
	}
}

140 
	$dac_íabÀ_auto_ª‰esh
(
uöt32_t
 
dac
, 
dac_ch
 
ch
)

142 
	`DAC_CHx_CTRL
(
dac
, 
ch
Ë|
DAC_CH_CTRL_REFREN
;

143 
	}
}

150 
	$dac_dißbÀ_auto_ª‰esh
(
uöt32_t
 
dac
, 
dac_ch
 
ch
)

152 
	`DAC_CHx_CTRL
(
dac
, 
ch
Ë&~
DAC_CH_CTRL_REFREN
;

153 
	}
}

160 
	$dac_íabÀ_ch™√l
(
uöt32_t
 
dac
, 
dac_ch
 
ch
)

162 
	`DAC_CHx_CTRL
(
dac
, 
ch
Ë|
DAC_CH_CTRL_EN
;

163 
	}
}

170 
	$dac_dißbÀ_ch™√l
(
uöt32_t
 
dac
, 
dac_ch
 
ch
)

172 
	`DAC_CHx_CTRL
(
dac
, 
ch
Ë&~
DAC_CH_CTRL_REFREN
;

173 
	}
}

	@lib/libopencm3/lib/efm32/common/dma_common.c

23 
	~<lib›ícm3/efm32/dma.h
>

27 
	#CHANNEL_SUPPORT_LOOP
(
ch
Ë(((chË=
DMA_CH0
Ë|| ((chË=
DMA_CH1
))

	)

33 
	$dma_íabÀ_wôh_¥ivûeged_ac˚ss
()

35 
DMA_CONFIG
 = 
DMA_CONFIG_EN
 | 
DMA_CONFIG_CHPROT
;

36 
	}
}

42 
	$dma_íabÀ_wôh_u≈rivûeged_ac˚ss
()

44 
DMA_CONFIG
 = 
DMA_CONFIG_EN
;

45 
	}
}

51 
	$dma_íabÀ
()

53 
	`dma_íabÀ_wôh_u≈rivûeged_ac˚ss
();

54 
	}
}

59 
	$dma_dißbÀ
()

61 
DMA_CONFIG
 = 0;

62 
	}
}

69 
	$dma_£t_desc_addªss
(
uöt32_t
 
desc_ba£
)

71 i‡(
desc_ba£
 & 0xFF) {

75 
DMA_CTRLBASE
 = 
desc_ba£
;

76 
	}
}

83 
boﬁ
 
	$dma_gë_waô_⁄_ªque°_Êag
(
dma_ch
 
ch
)

85 
uöt32_t
 
mask
 = 
	`DMA_CHWAITSTATUS_CHxWAITSTATUS
(
ch
);

86  (
DMA_CHWAITSTATUS
 & 
mask
) != 0;

87 
	}
}

93 
	$dma_gíî©e_so·w¨e_ªque°
(
dma_ch
 
ch
)

95 
DMA_CHSWREQ
 = 
	`DMA_CHSWREQ_CHxSWREQ
(
ch
);

96 
	}
}

102 
	$dma_íabÀ_bur°_⁄ly
(
dma_ch
 
ch
)

104 
DMA_CHUSEBURSTS
 = 
	`DMA_CHUSEBURSTS_CHxSUSEBURSTS
(
ch
);

105 
	}
}

111 
	$dma_íabÀ_sögÀ_™d_bur°
(
dma_ch
 
ch
)

113 
DMA_CHUSEBURSTC
 = 
	`DMA_CHUSEBURSTC_CHxSUSEBURSTC
(
ch
);

114 
	}
}

120 
	$dma_íabÀ_≥rùh_ªque°
(
dma_ch
 
ch
)

122 
DMA_CHREQMASKC
 = 
	`DMA_CHREQMASKC_CHxSREQMASKC
(
ch
);

123 
	}
}

129 
	$dma_dißbÀ_≥rùh_ªque°
(
dma_ch
 
ch
)

131 
DMA_CHREQMASKS
 = 
	`DMA_CHREQMASKS_CHxSREQMASKS
(
ch
);

132 
	}
}

138 
	$dma_íabÀ_ch™√l
(
dma_ch
 
ch
)

140 
DMA_CHENS
 = 
	`DMA_CHENS_CHxSENS
(
ch
);

141 
	}
}

147 
	$dma_dißbÀ_ch™√l
(
dma_ch
 
ch
)

149 
DMA_CHENC
 = 
	`DMA_CHENC_CHxSENC
(
ch
);

150 
	}
}

156 
	$dma_dißbÀ_Æã∫©e_°ru˘uª
(
dma_ch
 
ch
)

158 
DMA_CHALTC
 = 
	`DMA_CHALTC_CHxSALTC
(
ch
);

159 
	}
}

165 
	$dma_íabÀ_Æã∫©e_°ru˘uª
(
dma_ch
 
ch
)

167 
DMA_CHALTS
 = 
	`DMA_CHALTS_CHxSALTS
(
ch
);

168 
	}
}

174 
	$dma_íabÀ_¥i‹ôy
(
dma_ch
 
ch
)

176 
DMA_CHPRIS
 = 
	`DMA_CHPRIS_CHxSPRIC
(
ch
);

177 
	}
}

183 
	$dma_dißbÀ_¥i‹ôy
(
dma_ch
 
ch
)

185 
DMA_CHPRIC
 = 
	`DMA_CHPRIC_CHxSPRIC
(
ch
);

186 
	}
}

193 
boﬁ
 
	$dma_gë_bus_îr‹_Êag
()

195  (
DMA_ERRORC
 & 
DMA_ERRORC_ERRORC
) != 0;

196 
	}
}

201 
	$dma_˛ór_bus_îr‹_Êag
()

203 
DMA_ERRORC
 = 
DMA_ERRORC_ERRORC
;

204 
	}
}

212 
boﬁ
 
	$dma_gë_ªque°_Êag
(
dma_ch
 
ch
)

214 
uöt32_t
 
mask
 = 
	`DMA_CHREQSTATUS_CHxSREQSTATUS
(
ch
);

215  (
DMA_CHREQSTATUS
 & 
mask
) != 0;

216 
	}
}

223 
boﬁ
 
	$dma_gë_bus_îr‹_öãºu±_Êag
()

225  (
DMA_IF
 & 
DMA_IF_ERR
) != 0;

226 
	}
}

235 
boﬁ
 
	$dma_gë_d⁄e_öãºu±_Êag
(
dma_ch
 
ch
)

237  (
DMA_IF
 & 
	`DMA_IF_CHxDONE
(
ch
)) != 0;

238 
	}
}

243 
	$dma_£t_bus_îr‹_öãºu±_Êag
()

245 
DMA_IFS
 = 
DMA_IFS_ERR
;

246 
	}
}

252 
	$dma_£t_d⁄e_öãºu±_Êag
(
dma_ch
 
ch
)

254 
DMA_IFS
 = 
	`DMA_IFS_CHxDONE
(
ch
);

255 
	}
}

260 
	$dma_˛ór_bus_îr‹_öãºu±_Êag
()

262 
DMA_IFC
 = 
DMA_IFC_ERR
;

263 
	}
}

269 
	$dma_˛ór_d⁄e_öãºu±_Êag
(
dma_ch
 
ch
)

271 
DMA_IFC
 = 
	`DMA_IFC_CHxDONE
(
ch
);

272 
	}
}

277 
	$dma_íabÀ_bus_îr‹_öãºu±
()

279 
DMA_IEN
 |
DMA_IEN_ERR
;

280 
	}
}

285 
	$dma_dißbÀ_bus_îr‹_öãºu±
()

287 
DMA_IEN
 &~
DMA_IEN_ERR
;

288 
	}
}

294 
	$dma_íabÀ_d⁄e_öãºu±
(
dma_ch
 
ch
)

296 
DMA_IEN
 |
	`DMA_IEN_CHxDONE
(
ch
);

297 
	}
}

303 
	$dma_dißbÀ_d⁄e_öãºu±
(
dma_ch
 
ch
)

305 
DMA_IEN
 &~
	`DMA_IEN_CHxDONE
(
ch
);

306 
	}
}

313 
	$dma_£t_sour˚
(
dma_ch
 
ch
, 
uöt32_t
 
sour˚
)

315 
	`DMA_CHx_CTRL
(
ch
Ë(DMA_CHx_CTRL(chË& ~
DMA_CH_CTRL_SOURCESEL_MASK
)

316 | 
sour˚
;

317 
	}
}

324 
	$dma_£t_sig«l
(
dma_ch
 
ch
, 
uöt32_t
 
sig«l
)

326 
	`DMA_CHx_CTRL
(
ch
Ë(DMA_CHx_CTRL(chË& ~
DMA_CH_CTRL_SIGSEL_MASK
)

327 | 
sig«l
;

328 
	}
}

334 
	$dma_ch™√l_ª£t
(
dma_ch
 
ch
)

337 
DMA_CHENC
 = 
	`DMA_CHENC_CHxSENC
(
ch
);

339 
DMA_CHALTC
 = 
	`DMA_CHALTC_CHxSALTC
(
ch
);

341 
DMA_CHPRIC
 = 
	`DMA_CHPRIC_CHxSPRIC
(
ch
);

343 
DMA_IFC
 = 
	`DMA_IFC_CHxDONE
(
ch
);

345 i‡(
	`CHANNEL_SUPPORT_LOOP
(
ch
)) {

346 
	`DMA_LOOPx
(
ch
) = 0;

349 
	`DMA_CHx_CTRL
(
ch
) = 0;

350 
	}
}

358 
	$dma_£t_lo›_cou¡
(
dma_ch
 
ch
, 
uöt16_t
 
cou¡
)

360 i‡(!
	`CHANNEL_SUPPORT_LOOP
(
ch
)) {

364 
	`DMA_LOOPx
(
ch
Ë(DMA_LOOPx(chË& ~
DMA_LOOP_WIDTH_MASK
)

365 | 
	`DMA_LOOP_WIDTH
(
cou¡
 - 1);

366 
	}
}

372 
	$dma_íabÀ_lo›
(
dma_ch
 
ch
)

374 i‡(!
	`CHANNEL_SUPPORT_LOOP
(
ch
)) {

378 
	`DMA_LOOPx
(
ch
Ë|
DMA_LOOP_EN
;

379 
	}
}

385 
	$dma_dißbÀ_lo›
(
dma_ch
 
ch
)

387 i‡(!
	`CHANNEL_SUPPORT_LOOP
(
ch
)) {

391 
	`DMA_LOOPx
(
ch
Ë&~
DMA_LOOP_EN
;

392 
	}
}

401 
	$dma_desc_£t_de°_size
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
,

402 
dma_mem
 
size
)

404 
uöt32_t
 
cfg
 = 
	`DMA_DESC_CHx_CFG
(
desc_ba£
, 
ch
);

405 
cfg
 &~
DMA_DESC_CH_CFG_DEST_SIZE_MASK
;

406 
cfg
 |
	`DMA_DESC_CH_CFG_DEST_SIZE
(
size
);

407 
	`DMA_DESC_CHx_CFG
(
desc_ba£
, 
ch
Ë
cfg
;

408 
	}
}

417 
	$dma_desc_£t_de°_öc
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
,

418 
dma_mem
 
öc
)

420 
uöt32_t
 
cfg
 = 
	`DMA_DESC_CHx_CFG
(
desc_ba£
, 
ch
);

421 
cfg
 &~
DMA_DESC_CH_CFG_DEST_INC_MASK
;

422 
cfg
 |
	`DMA_DESC_CH_CFG_DEST_INC
(
öc
);

423 
	`DMA_DESC_CHx_CFG
(
desc_ba£
, 
ch
Ë
cfg
;

424 
	}
}

433 
	$dma_desc_£t_§c_size
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
,

434 
dma_mem
 
size
)

436 
uöt32_t
 
cfg
 = 
	`DMA_DESC_CHx_CFG
(
desc_ba£
, 
ch
);

437 
cfg
 &~
DMA_DESC_CH_CFG_SRC_SIZE_MASK
;

438 
cfg
 |
	`DMA_DESC_CH_CFG_SRC_SIZE
(
size
);

439 
	`DMA_DESC_CHx_CFG
(
desc_ba£
, 
ch
Ë
cfg
;

440 
	}
}

449 
	$dma_desc_£t_§c_öc
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
, 
dma_mem
 
öc
)

452 
uöt32_t
 
cfg
 = 
	`DMA_DESC_CHx_CFG
(
desc_ba£
, 
ch
);

453 
cfg
 &~
DMA_DESC_CH_CFG_SRC_INC_MASK
;

454 
cfg
 |
	`DMA_DESC_CH_CFG_SRC_INC
(
öc
);

455 
	`DMA_DESC_CHx_CFG
(
desc_ba£
, 
ch
Ë
cfg
;

456 
	}
}

465 
	$dma_desc_£t_r_powî
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
,

466 
dma_r_powî
 
r_powî
)

468 
uöt32_t
 
cfg
 = 
	`DMA_DESC_CHx_CFG
(
desc_ba£
, 
ch
);

469 
cfg
 &~
DMA_DESC_CH_CFG_R_POWER_MASK
;

470 
cfg
 |
	`DMA_DESC_CH_CFG_R_POWER
(
r_powî
);

471 
	`DMA_DESC_CHx_CFG
(
desc_ba£
, 
ch
Ë
cfg
;

472 
	}
}

480 
	$dma_desc_íabÀ_√xt_u£bur°
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
)

482 
	`DMA_DESC_CHx_CFG
(
desc_ba£
, 
ch
Ë&~
DMA_DESC_CH_CFG_NEXT_USEBURST
;

483 
	}
}

491 
	$dma_desc_dißbÀ_√xt_u£bur°
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
)

493 
	`DMA_DESC_CHx_CFG
(
desc_ba£
, 
ch
Ë|
DMA_DESC_CH_CFG_NEXT_USEBURST
;

494 
	}
}

503 
	$dma_desc_£t_cou¡
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
, 
uöt16_t
 
cou¡
)

505 
uöt32_t
 
cfg
 = 
	`DMA_DESC_CHx_CFG
(
desc_ba£
, 
ch
);

506 
cfg
 &~
DMA_DESC_CH_CFG_N_MINUS_1_MASK
;

507 
cfg
 |
	`DMA_DESC_CH_CFG_N_MINUS_1
(
cou¡
 - 1);

508 
	`DMA_DESC_CHx_CFG
(
desc_ba£
, 
ch
Ë
cfg
;

509 
	}
}

518 
	$dma_desc_£t_u£r_d©a
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
,

519 
uöt32_t
 
u£r_d©a
)

521 
	`DMA_DESC_CHx_USER_DATA
(
desc_ba£
, 
ch
Ë
u£r_d©a
;

522 
	}
}

531 
uöt32_t
 
	$dma_desc_gë_u£r_d©a
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
)

533  
	`DMA_DESC_CHx_USER_DATA
(
desc_ba£
, 
ch
);

534 
	}
}

548 
ölöe
 
uöt32_t
 
	$dma_ˇlc_íd_‰om_°¨t
(
uöt32_t
 
°¨t
, 
uöt8_t
 
öc
,

549 
uöt16_t
 
n_möus_1
)

551 
öc
) {

552 
DMA_MEM_BYTE
:

553  
°¨t
 + 
n_möus_1
;

554 
DMA_MEM_HALF_WORD
:

555  
°¨t
 + (
n_möus_1
 << 1);

556 
DMA_MEM_WORD
:

557  
°¨t
 + (
n_möus_1
 << 2);

558 
DMA_MEM_NONE
:

559  
°¨t
;

563 
	}
}

576 
	$dma_desc_£t_§c_addªss
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
,

577 
uöt32_t
 
§c_°¨t
)

579 
uöt32_t
 
cfg
 = 
	`DMA_DESC_CHx_CFG
(
desc_ba£
, 
ch
);

580 
uöt8_t
 
öc
 = (
cfg
 & 
DMA_DESC_CH_CFG_SRC_INC_MASK
)

581 >> 
DMA_DESC_CH_CFG_SRC_INC_SHIFT
;

582 
uöt16_t
 
n_möus_1
 = (
cfg
 & 
DMA_DESC_CH_CFG_N_MINUS_1_MASK
)

583 >> 
DMA_DESC_CH_CFG_N_MINUS_1_SHIFT
;

584 
uöt32_t
 
§c_íd
 = 
	`dma_ˇlc_íd_‰om_°¨t
(
§c_°¨t
, 
öc
, 
n_möus_1
);

585 
	`DMA_DESC_CHx_SRC_DATA_END_PTR
(
desc_ba£
, 
ch
Ë
§c_íd
;

586 
	}
}

599 
	$dma_desc_£t_de°_addªss
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
,

600 
uöt32_t
 
de°_°¨t
)

602 
uöt32_t
 
cfg
 = 
	`DMA_DESC_CHx_CFG
(
desc_ba£
, 
ch
);

603 
uöt8_t
 
öc
 = (
cfg
 & 
DMA_DESC_CH_CFG_DEST_INC_MASK
)

604 >> 
DMA_DESC_CH_CFG_DEST_INC_SHIFT
;

605 
uöt16_t
 
n_möus_1
 = (
cfg
 & 
DMA_DESC_CH_CFG_N_MINUS_1_MASK
)

606 >> 
DMA_DESC_CH_CFG_N_MINUS_1_SHIFT
;

607 
uöt32_t
 
de°_íd
 = 
	`dma_ˇlc_íd_‰om_°¨t
(
de°_°¨t
, 
öc
,

608 
n_möus_1
);

609 
	`DMA_DESC_CHx_DEST_DATA_END_PTR
(
desc_ba£
, 
ch
Ë
de°_íd
;

610 
	}
}

619 
	$dma_desc_£t_mode
(
uöt32_t
 
desc_ba£
, 
dma_ch
 
ch
, 
dma_mode
 
mode
)

621 
uöt32_t
 
cfg
 = 
	`DMA_DESC_CHx_CFG
(
desc_ba£
, 
ch
);

622 
cfg
 &~
DMA_DESC_CH_CFG_CYCLE_CTRL_MASK
;

623 
cfg
 |
	`DMA_DESC_CH_CFG_CYCLE_CTRL
(
mode
);

624 
	`DMA_DESC_CHx_CFG
(
desc_ba£
, 
ch
Ë
cfg
;

625 
	}
}

	@lib/libopencm3/lib/efm32/common/emu_common.c

10 
	~<lib›ícm3/efm32/emu.h
>

	@lib/libopencm3/lib/efm32/common/gpio_common.c

23 
	~<lib›ícm3/efm32/gpio.h
>

32 
	$gpio_íabÀ_lock
()

34 
GPIO_LOCK
 = 
GPIO_LOCK_LOCKKEY_LOCK
;

35 
	}
}

42 
	$gpio_dißbÀ_lock
()

44 
GPIO_LOCK
 = 
GPIO_LOCK_LOCKKEY_UNLOCK
;

45 
	}
}

54 
boﬁ
 
	$gpio_gë_lock_Êag
()

56  (
GPIO_LOCK
 & 
GPIO_LOCK_LOCKKEY_MASK
)

57 =
GPIO_LOCK_LOCKKEY_LOCKED
;

58 
	}
}

65 
	$gpio_£t_drive_°ªngth
(
uöt32_t
 
gpio_p‹t
,

66 
gpio_drive_°ªngth
 
drive_°ígth
)

68 
	`GPIO_P_CTRL
(
gpio_p‹t
Ë
	`GPIO_P_CTRL_DRIVEMODE
(
drive_°ígth
);

69 
	}
}

78 
	$gpio_mode_£tup
(
uöt32_t
 
gpio_p‹t
, 
gpio_mode
 
mode
, 
uöt16_t
 
gpios
)

80 
i
;

82 
uöt32_t
 
high
 = 
	`GPIO_P_MODEH
(
gpio_p‹t
);

83 
uöt32_t
 
low
 = 
	`GPIO_P_MODEL
(
gpio_p‹t
);

85 
i
 = 0; i < 8; i++) {

86 i‡(
gpios
 & (1 << 
i
)) {

87 
low
 &~
	`GPIO_P_MODE_MODEx_MASK
(
i
);

88 
low
 |
	`GPIO_P_MODE_MODEx
(
i
, 
mode
);

91 i‡(
gpios
 & (1 << (
i
 + 8))) {

92 
high
 &~
	`GPIO_P_MODE_MODEx_MASK
(
i
);

93 
high
 |
	`GPIO_P_MODE_MODEx
(
i
, 
mode
);

97 
	`GPIO_P_MODEL
(
gpio_p‹t
Ë
low
;

98 
	`GPIO_P_MODEH
(
gpio_p‹t
Ë
high
;

99 
	}
}

107 
	$gpio_£t
(
uöt32_t
 
gpio_p‹t
, 
uöt16_t
 
gpios
)

109 
	`GPIO_P_DOUTSET
(
gpio_p‹t
Ë
gpios
;

110 
	}
}

118 
	$gpio_˛ór
(
uöt32_t
 
gpio_p‹t
, 
uöt16_t
 
gpios
)

120 
	`GPIO_P_DOUTCLR
(
gpio_p‹t
Ë
gpios
;

121 
	}
}

130 
uöt16_t
 
	$gpio_gë
(
uöt32_t
 
gpio_p‹t
, 
uöt16_t
 
gpios
)

132  
	`GPIO_P_DIN
(
gpio_p‹t
Ë& 
gpios
;

133 
	}
}

141 
	$gpio_toggÀ
(
uöt32_t
 
gpio_p‹t
, 
uöt16_t
 
gpios
)

143 
	`GPIO_P_DOUTTGL
(
gpio_p‹t
Ë
gpios
;

144 
	}
}

151 
uöt16_t
 
	$gpio_p‹t_ªad
(
uöt32_t
 
gpio_p‹t
)

153  
	`GPIO_P_DIN
(
gpio_p‹t
);

154 
	}
}

161 
	$gpio_p‹t_wrôe
(
uöt32_t
 
gpio_p‹t
, 
uöt16_t
 
d©a
)

163 
	`GPIO_P_DOUT
(
gpio_p‹t
Ë
d©a
;

164 
	}
}

177 
	$gpio_p‹t_c⁄fig_lock
(
uöt32_t
 
gpio_p‹t
, 
uöt16_t
 
gpios
)

179 
	`GPIO_P_PINLOCKN
(
gpio_p‹t
Ë~
gpios
;

180 
	}
}

	@lib/libopencm3/lib/efm32/common/i2c_common.c

10 
	~<lib›ícm3/efm32/i2c.h
>

	@lib/libopencm3/lib/efm32/common/letimer_common.c

10 
	~<lib›ícm3/efm32/Àtimî.h
>

	@lib/libopencm3/lib/efm32/common/msc_common.c

10 
	~<lib›ícm3/efm32/msc.h
>

	@lib/libopencm3/lib/efm32/common/prs_common.c

27 
	~<lib›ícm3/efm32/¥s.h
>

36 
	$¥s_íabÀ_gpio_ouçut
(
¥s_ch
 
ch
)

38 
PRS_ROUTE
 |
	`PRS_ROUTE_CHxPEN
(
ch
);

39 
	}
}

46 
	$¥s_dißbÀ_gpio_ouçut
(
¥s_ch
 
ch
)

48 
PRS_ROUTE
 &~
	`PRS_ROUTE_CHxPEN
(
ch
);

49 
	}
}

56 
	$¥s_£t_ouçut_loc
(
uöt32_t
 
loc
)

58 
PRS_ROUTE
 = (PRS_ROUTE & ~
PRS_ROUTE_LOCATION_MASK
Ë| 
loc
;

59 
	}
}

68 
	$¥s_so·w¨e_pul£
(
¥s_ch
 
ch
)

70 
PRS_SWPULSE
 = 
	`PRS_SWPULSE_CHxPULSE
(
ch
);

71 
	}
}

80 
	$¥s_so·w¨e_Àvñ_high
(
¥s_ch
 
ch
)

82 
PRS_SWLEVEL
 |
	`PRS_SWLEVEL_CHxLEVEL
(
ch
);

83 
	}
}

92 
	$¥s_so·w¨e_Àvñ_low
(
¥s_ch
 
ch
)

94 
PRS_SWLEVEL
 &~
	`PRS_SWLEVEL_CHxLEVEL
(
ch
);

95 
	}
}

102 
	$¥s_íabÀ_async
(
¥s_ch
 
ch
)

104 
	`PRS_CHx_CTRL
(
ch
Ë|
PRS_CH_CTRL_ASYNC
;

105 
	}
}

112 
	$¥s_dißbÀ_async
(
¥s_ch
 
ch
)

114 
	`PRS_CHx_CTRL
(
ch
Ë&~
PRS_CH_CTRL_ASYNC
;

115 
	}
}

122 
	$¥s_£t_edge
(
¥s_ch
 
ch
, 
uöt32_t
 
edge
)

124 
	`PRS_CHx_CTRL
(
ch
Ë(PRS_CHx_CTRL(chË& ~
PRS_CH_CTRL_EDSEL_MASK
Ë| 
edge
;

125 
	}
}

133 
	$¥s_£t_sour˚
(
¥s_ch
 
ch
, 
uöt32_t
 
sour˚
)

135 
	`PRS_CHx_CTRL
(
ch
Ë(PRS_CHx_CTRL(chË& ~
PRS_CH_CTRL_SOURCESEL_MASK
)

136 | 
sour˚
;

137 
	}
}

145 
	$¥s_£t_sig«l
(
¥s_ch
 
ch
, 
uöt32_t
 
sig«l
)

147 
	`PRS_CHx_CTRL
(
ch
Ë(PRS_CHx_CTRL(chË& ~
PRS_CH_CTRL_SIGSEL_MASK
)

148 | 
sig«l
;

149 
	}
}

	@lib/libopencm3/lib/efm32/common/rmu_common.c

10 
	~<lib›ícm3/efm32/rmu.h
>

	@lib/libopencm3/lib/efm32/common/rtc_common.c

11 
	~<lib›ícm3/efm32/πc.h
>

	@lib/libopencm3/lib/efm32/common/timer_common.c

23 
	~<lib›ícm3/efm32/timî.h
>

27 
	#HAS_DEAD_TIME_INSERTION
(
timî
Ë—imî =
TIMER0
)

	)

33 
	$timî_°¨t
(
uöt32_t
 
timî
)

35 
	`TIMER_CMD
(
timî
Ë
TIMER_CMD_START
;

36 
	}
}

42 
	$timî_°›
(
uöt32_t
 
timî
)

44 
	`TIMER_CMD
(
timî
Ë
TIMER_CMD_STOP
;

45 
	}
}

52 
	$timî_£t_˛ock_¥esˇÀr
(
uöt32_t
 
timî
, uöt32_à
¥esc
)

54 
	`TIMER_CTRL
(
timî
Ë(TIMER_CTRL—imîË& ~
TIMER_CTRL_PRESC_MASK
)

55 | 
	`TIMER_CTRL_PRESC
(
¥esc
);

56 
	}
}

64 
	$timî_£t_t›
(
uöt32_t
 
timî
, uöt32_à
t›
)

66 
	`TIMER_TOP
(
timî
Ë
t›
;

67 
	}
}

	@lib/libopencm3/lib/efm32/common/usart_common.c

12 
	~<lib›ícm3/efm32/u¨t.h
>

13 
	~<lib›ícm3/efm32/ußπ.h
>

	@lib/libopencm3/lib/efm32/common/wdog_common.c

10 
	~<lib›ícm3/efm32/wdog.h
>

	@lib/libopencm3/lib/efm32/ezr32wg/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

5 ## 
C›yright
 (
C
Ë2012 
chry¢
 <chry¢@
fs„
.
‹g
>

6 ## 
C›yright
 (
C
Ë2015 
Kuldìp
 
Sögh
 
Dhaka
 <
kuldìpdhaka9
@
gmaû
.
com
>

8 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


9 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


10 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


11 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

13 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

14 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


15 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


16 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

18 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


19 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

22 
	gLIBNAME
 = 
lib›ícm3_ezr32wg


23 
SRCLIBDIR
 ?= ../..

24 
FAMILY
 = 
EZR32WG


26 
FP_FLAGS
 ?-
mÊﬂt
-
abi
=
h¨d
 -
mÂu
=
Âv4
-
•
-
d16


27 
CC
 = 
	$$
(
PREFIX
)
gcc


28 
AR
 = 
	$$
(
PREFIX
)
¨


29 
TGT_CFLAGS
 = -
Os
 \

30 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

31 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

32 -
Wundef
 -
Wshadow
 \

33 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

34 -
m˝u
=
c‹ãx
-
m4
 
	`$
(
FP_FLAGS
Ë-
mthumb
 -
W°ri˘
-
¥ŸŸy≥s
 \

35 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
	$D$
(
FAMILY
)

36 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

37 #ARFLAGS = 
rcsv


38 
ARFLAGS
 = 
rcs


40 
OBJS
 +
acmp_comm⁄
.
o


41 
OBJS
 +
adc_comm⁄
.
o


42 
OBJS
 +
buπc_comm⁄
.
o


43 
OBJS
 +
cmu_comm⁄
.
o


44 
OBJS
 +
dac_comm⁄
.
o


45 
OBJS
 +
dma_comm⁄
.
o


46 
OBJS
 +
emu_comm⁄
.
o


47 
OBJS
 +
gpio_comm⁄
.
o


48 
OBJS
 +
i2c_comm⁄
.
o


49 
OBJS
 +
Àtimî_comm⁄
.
o


50 
OBJS
 +
msc_comm⁄
.
o


51 
OBJS
 +
¥s_comm⁄
.
o


52 
OBJS
 +
rmu_comm⁄
.
o


53 
OBJS
 +
πc_comm⁄
.
o


54 
OBJS
 +
timî_comm⁄
.
o


55 
OBJS
 +
ußπ_comm⁄
.
o


56 
OBJS
 +
wdog_comm⁄
.
o


58 
OBJS
 +
usb
.
o
 
usb_c⁄åﬁ
.ÿ
usb_°™d¨d
.ÿ
usb_msc
.o

59 
OBJS
 +
usb_hid
.
o


60 
OBJS
 +
usb_efm32
.
o


62 
VPATH
 +../../
usb
:../:../../
cm3
:../
comm⁄


64 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/efm32/ezr32wg/vector_chipset.c

21 
	~<lib›ícm3/cm3/scb.h
>

23 
	$¥e_maö
()

26 
SCB_CPACR
 |
SCB_CPACR_FULL
 * (
SCB_CPACR_CP10
 | 
SCB_CPACR_CP11
);

27 
	}
}

	@lib/libopencm3/lib/efm32/g/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

5 ## 
C›yright
 (
C
Ë2012 
chry¢
 <chry¢@
fs„
.
‹g
>

7 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


8 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


9 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


10 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

12 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

13 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


14 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


15 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

17 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


18 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

21 
	gLIBNAME
 = 
lib›ícm3_efm32g


22 
SRCLIBDIR
 ?= ../..

23 
FAMILY
 = 
EFM32G


25 
CC
 = 
	$$
(
PREFIX
)
gcc


26 
AR
 = 
	$$
(
PREFIX
)
¨


27 
TGT_CFLAGS
 = -
Os
 \

28 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

29 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

30 -
Wundef
 -
Wshadow
 \

31 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

32 -
m˝u
=
c‹ãx
-
m3
 
	`$
(
FP_FLAGS
Ë-
mthumb
 -
W°ri˘
-
¥ŸŸy≥s
 \

33 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
	$D$
(
FAMILY
)

34 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

35 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

36 #ARFLAGS = 
rcsv


37 
ARFLAGS
 = 
rcs


38 
OBJS
 =

40 
VPATH
 +../:../../
cm3


42 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/efm32/gg/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

5 ## 
C›yright
 (
C
Ë2012 
chry¢
 <chry¢@
fs„
.
‹g
>

7 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


8 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


9 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


10 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

12 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

13 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


14 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


15 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

17 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


18 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

21 
	gLIBNAME
 = 
lib›ícm3_efm32gg


22 
SRCLIBDIR
 ?= ../..

23 
FAMILY
 = 
EFM32GG


25 
CC
 = 
	$$
(
PREFIX
)
gcc


26 
AR
 = 
	$$
(
PREFIX
)
¨


27 
TGT_CFLAGS
 = -
Os
 \

28 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

29 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

30 -
Wundef
 -
Wshadow
 \

31 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

32 -
m˝u
=
c‹ãx
-
m3
 
	`$
(
FP_FLAGS
Ë-
mthumb
 -
W°ri˘
-
¥ŸŸy≥s
 \

33 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
	$D$
(
FAMILY
)

34 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

35 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

36 #ARFLAGS = 
rcsv


37 
ARFLAGS
 = 
rcs


38 
OBJS
 =

40 
VPATH
 +../:../../
cm3


42 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/efm32/hg/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

5 ## 
C›yright
 (
C
Ë2012 
chry¢
 <chry¢@
fs„
.
‹g
>

6 ## 
C›yright
 (
C
Ë2015 
Kuldìp
 
Sögh
 
Dhaka
 <
kuldìpdhaka9
@
gmaû
.
com
>

7 ## 
C›yright
 (
C
Ë2018 
Seb
 
Hﬁz≠„l
 <
schnommus
@
gmaû
.
com
>

9 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


10 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


11 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


12 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

14 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

15 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


16 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


17 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

19 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


20 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

23 
	gLIBNAME
 = 
lib›ícm3_efm32hg


24 
SRCLIBDIR
 ?= ../..

25 
FAMILY
 = 
EFM32HG


27 
CC
 = 
	$$
(
PREFIX
)
gcc


28 
AR
 = 
	$$
(
PREFIX
)
¨


29 
TGT_CFLAGS
 = -
Os
 \

30 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

31 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

32 -
Wundef
 -
Wshadow
 \

33 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

34 -
m˝u
=
c‹ãx
-
m0∂us
 
	`$
(
FP_FLAGS
Ë-
mthumb
 -
W°ri˘
-
¥ŸŸy≥s
 \

35 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
	$D$
(
FAMILY
)

36 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

37 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

39 
ARFLAGS
 = 
rcs


41 
OBJS
 +
cmu
.
o


42 
OBJS
 +
gpio_comm⁄
.
o


43 
OBJS
 +
timî_comm⁄
.
o


45 
OBJS
 +
usb
.
o
 
usb_c⁄åﬁ
.ÿ
usb_°™d¨d
.ÿ
usb_msc
.o

46 
OBJS
 +
usb_hid
.
o


47 
OBJS
 +
usb_dwc_comm⁄
.
o
 
usb_efm32hg
.o

49 
VPATH
 +../../
usb
:../:../../
cm3
:../
comm⁄


51 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/efm32/hg/cmu.c

24 
	~<lib›ícm3/efm32/cmu.h
>

31 
	$cmu_íabÀ_lock
()

33 
CMU_LOCK
 = 
CMU_LOCK_LOCKKEY_LOCK
;

34 
	}
}

39 
	$cmu_dißbÀ_lock
()

41 
CMU_LOCK
 = 
CMU_LOCK_LOCKKEY_UNLOCK
;

42 
	}
}

49 
boﬁ
 
	$cmu_gë_lock_Êag
()

51  (
CMU_LOCK
 & 
CMU_LOCK_LOCKKEY_MASK
Ë=
CMU_LOCK_LOCKKEY_LOCKED
;

52 
	}
}

54 
	#_CMU_REG
(
i
Ë
	`MMIO32
(
CMU_BASE
 + ((iË>> 5))

	)

55 
	#_CMU_BIT
(
i
Ë(1 << ((iË& 0x1f))

	)

68 
	$cmu_≥rùh_˛ock_íabÀ
(
cmu_≥rùh_˛kí
 
˛kí
)

70 
	`_CMU_REG
(
˛kí
Ë|
	`_CMU_BIT
(clken);

71 
	}
}

83 
	$cmu_≥rùh_˛ock_dißbÀ
(
cmu_≥rùh_˛kí
 
˛kí
)

85 
	`_CMU_REG
(
˛kí
Ë&~
	`_CMU_BIT
(clken);

86 
	}
}

92 
	$cmu_osc_⁄
(
cmu_osc
 
osc
)

94 
osc
) {

95 
HFRCO
:

96 
CMU_OSCENCMD
 = 
CMU_OSCENCMD_HFRCOEN
;

98 
LFRCO
:

99 
CMU_OSCENCMD
 = 
CMU_OSCENCMD_LFRCOEN
;

101 
USHFRCO
:

102 
CMU_OSCENCMD
 = 
CMU_OSCENCMD_USHFRCOEN
;

104 
HFXO
:

105 
CMU_OSCENCMD
 = 
CMU_OSCENCMD_HFXOEN
;

107 
LFXO
:

108 
CMU_OSCENCMD
 = 
CMU_OSCENCMD_LFXOEN
;

110 
AUXHFRCO
:

111 
CMU_OSCENCMD
 = 
CMU_OSCENCMD_AUXHFRCOEN
;

117 
	}
}

123 
	$cmu_osc_off
(
cmu_osc
 
osc
)

125 
osc
) {

126 
HFRCO
:

127 
CMU_OSCENCMD
 = 
CMU_OSCENCMD_HFRCODIS
;

129 
LFRCO
:

130 
CMU_OSCENCMD
 = 
CMU_OSCENCMD_LFRCODIS
;

132 
USHFRCO
:

133 
CMU_OSCENCMD
 = 
CMU_OSCENCMD_USHFRCODIS
;

135 
HFXO
:

136 
CMU_OSCENCMD
 = 
CMU_OSCENCMD_HFXODIS
;

138 
LFXO
:

139 
CMU_OSCENCMD
 = 
CMU_OSCENCMD_LFXODIS
;

141 
AUXHFRCO
:

142 
CMU_OSCENCMD
 = 
CMU_OSCENCMD_AUXHFRCODIS
;

148 
	}
}

156 
boﬁ
 
	$cmu_osc_ªady_Êag
(
cmu_osc
 
osc
)

158 
osc
) {

159 
HFRCO
:

160  (
CMU_STATUS
 & 
CMU_STATUS_HFRCORDY
) != 0;

162 
LFRCO
:

163  (
CMU_STATUS
 & 
CMU_STATUS_LFRCORDY
) != 0;

165 
USHFRCO
:

166  (
CMU_STATUS
 & 
CMU_STATUS_USHFRCORDY
) != 0;

168 
HFXO
:

169  (
CMU_STATUS
 & 
CMU_STATUS_HFXORDY
) != 0;

171 
LFXO
:

172  (
CMU_STATUS
 & 
CMU_STATUS_LFXORDY
) != 0;

174 
AUXHFRCO
:

175  (
CMU_STATUS
 & 
CMU_STATUS_AUXHFRCORDY
) != 0;

182  
Ál£
;

183 
	}
}

189 
	$cmu_waô_f‹_osc_ªady
(
cmu_osc
 
osc
)

191 
osc
) {

192 
HFRCO
:

193 (
CMU_STATUS
 & 
CMU_STATUS_HFRCORDY
) == 0);

195 
LFRCO
:

196 (
CMU_STATUS
 & 
CMU_STATUS_LFRCORDY
) == 0);

198 
USHFRCO
:

199 (
CMU_STATUS
 & 
CMU_STATUS_USHFRCORDY
) == 0);

201 
HFXO
:

202 (
CMU_STATUS
 & 
CMU_STATUS_HFXORDY
) == 0);

204 
LFXO
:

205 (
CMU_STATUS
 & 
CMU_STATUS_LFXORDY
) == 0);

207 
AUXHFRCO
:

208 (
CMU_STATUS
 & 
CMU_STATUS_AUXHFRCORDY
) == 0);

214 
	}
}

223 
	$cmu_£t_hf˛k_sour˚
(
cmu_osc
 
osc
)

225 
osc
) {

226 
HFXO
:

227 
CMU_CMD
 = 
CMU_CMD_HFCLKSEL_HFXO
;

229 
HFRCO
:

230 
CMU_CMD
 = 
CMU_CMD_HFCLKSEL_HFRCO
;

232 
LFXO
:

233 
CMU_CMD
 = 
CMU_CMD_HFCLKSEL_LFXO
;

235 
LFRCO
:

236 
CMU_CMD
 = 
CMU_CMD_HFCLKSEL_LFRCO
;

238 
USHFRCODIV2
:

239 
CMU_CMD
 = 
CMU_CMD_HFCLKSEL_USHFRCODIV2
;

245 
	}
}

251 
cmu_osc
 
	$cmu_gë_hf˛k_sour˚
()

253 
uöt32_t
 
°©us
 = 
CMU_STATUS
;

254 i‡(
°©us
 & 
CMU_STATUS_LFXOSEL
) {

255  
LFXO
;

256 } i‡(
°©us
 & 
CMU_STATUS_LFRCOSEL
) {

257  
LFRCO
;

258 } i‡(
°©us
 & 
CMU_STATUS_HFXOSEL
) {

259  
HFXO
;

260 } i‡(
°©us
 & 
CMU_STATUS_HFRCOSEL
) {

261  
HFRCO
;

262 } i‡(
°©us
 & 
CMU_STATUS_USHFRCODIV2SEL
) {

263  
USHFRCODIV2
;

267  (
cmu_osc
) -1;

268 
	}
}

274 
	$cmu_£t_usb˛k_sour˚
(
cmu_osc
 
osc
)

276 
osc
) {

277 
LFXO
:

278 
CMU_CMD
 = 
CMU_CMD_USBCCLKSEL_LFXO
;

280 
LFRCO
:

281 
CMU_CMD
 = 
CMU_CMD_USBCCLKSEL_LFRCO
;

283 
USHFRCO
:

284 
CMU_CMD
 = 
CMU_CMD_USBCCLKSEL_USHFRCO
;

290 
	}
}

296 
	$cmu_waô_f‹_usb˛k_£À˘ed
(
cmu_osc
 
osc
)

298 
osc
) {

299 
LFXO
:

300 (
CMU_STATUS
 & 
CMU_STATUS_USBCLFXOSEL
) == 0);

302 
LFRCO
:

303 (
CMU_STATUS
 & 
CMU_STATUS_USBCLFRCOSEL
) == 0);

305 
USHFRCO
:

306 (
CMU_STATUS
 & 
CMU_STATUS_USBCUSHFRCOSEL
) == 0);

312 
	}
}

	@lib/libopencm3/lib/efm32/lg/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

5 ## 
C›yright
 (
C
Ë2012 
chry¢
 <chry¢@
fs„
.
‹g
>

6 ## 
C›yright
 (
C
Ë2015 
Kuldìp
 
Sögh
 
Dhaka
 <
kuldìpdhaka9
@
gmaû
.
com
>

8 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


9 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


10 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


11 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

13 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

14 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


15 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


16 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

18 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


19 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

22 
	gLIBNAME
 = 
lib›ícm3_efm32lg


23 
SRCLIBDIR
 ?= ../..

24 
FAMILY
 = 
EFM32LG


26 
CC
 = 
	$$
(
PREFIX
)
gcc


27 
AR
 = 
	$$
(
PREFIX
)
¨


28 
TGT_CFLAGS
 = -
Os
 \

29 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

30 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

31 -
Wundef
 -
Wshadow
 \

32 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

33 -
m˝u
=
c‹ãx
-
m3
 
	`$
(
FP_FLAGS
Ë-
mthumb
 -
W°ri˘
-
¥ŸŸy≥s
 \

34 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
	$D$
(
FAMILY
)

35 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

36 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

37 #ARFLAGS = 
rcsv


38 
ARFLAGS
 = 
rcs


40 
OBJS
 +
acmp_comm⁄
.
o


41 
OBJS
 +
adc_comm⁄
.
o


42 
OBJS
 +
buπc_comm⁄
.
o


43 
OBJS
 +
cmu_comm⁄
.
o


44 
OBJS
 +
dac_comm⁄
.
o


45 
OBJS
 +
dma_comm⁄
.
o


46 
OBJS
 +
emu_comm⁄
.
o


47 
OBJS
 +
gpio_comm⁄
.
o


48 
OBJS
 +
i2c_comm⁄
.
o


49 
OBJS
 +
Àtimî_comm⁄
.
o


50 
OBJS
 +
msc_comm⁄
.
o


51 
OBJS
 +
¥s_comm⁄
.
o


52 
OBJS
 +
rmu_comm⁄
.
o


53 
OBJS
 +
πc_comm⁄
.
o


54 
OBJS
 +
timî_comm⁄
.
o


55 
OBJS
 +
ußπ_comm⁄
.
o


56 
OBJS
 +
wdog_comm⁄
.
o


58 
OBJS
 +
usb
.
o
 
usb_c⁄åﬁ
.ÿ
usb_°™d¨d
.ÿ
usb_msc
.o

59 
OBJS
 +
usb_hid
.
o


60 
OBJS
 +
usb_efm32
.
o


62 
VPATH
 +../../
usb
:../:../../
cm3
:../
comm⁄


64 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/efm32/tg/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

5 ## 
C›yright
 (
C
Ë2012 
chry¢
 <chry¢@
fs„
.
‹g
>

7 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


8 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


9 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


10 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

12 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

13 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


14 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


15 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

17 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


18 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

21 
	gLIBNAME
 = 
lib›ícm3_efm32tg


22 
SRCLIBDIR
 ?= ../..

23 
FAMILY
 = 
EFM32TG


25 
CC
 = 
	$$
(
PREFIX
)
gcc


26 
AR
 = 
	$$
(
PREFIX
)
¨


27 
TGT_CFLAGS
 = -
Os
 \

28 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

29 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

30 -
Wundef
 -
Wshadow
 \

31 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

32 -
m˝u
=
c‹ãx
-
m3
 
	`$
(
FP_FLAGS
Ë-
mthumb
 -
W°ri˘
-
¥ŸŸy≥s
 \

33 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
	$D$
(
FAMILY
)

34 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

35 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

36 #ARFLAGS = 
rcsv


37 
ARFLAGS
 = 
rcs


38 
OBJS
 =

40 
VPATH
 +../:../../
cm3


42 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/efm32/wg/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

5 ## 
C›yright
 (
C
Ë2012 
chry¢
 <chry¢@
fs„
.
‹g
>

6 ## 
C›yright
 (
C
Ë2015 
Kuldìp
 
Sögh
 
Dhaka
 <
kuldìpdhaka9
@
gmaû
.
com
>

8 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


9 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


10 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


11 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

13 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

14 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


15 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


16 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

18 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


19 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

22 
	gLIBNAME
 = 
lib›ícm3_efm32wg


23 
SRCLIBDIR
 ?= ../..

24 
FAMILY
 = 
EFM32WG


26 
FP_FLAGS
 ?-
mÊﬂt
-
abi
=
h¨d
 -
mÂu
=
Âv4
-
•
-
d16


27 
CC
 = 
	$$
(
PREFIX
)
gcc


28 
AR
 = 
	$$
(
PREFIX
)
¨


29 
TGT_CFLAGS
 = -
Os
 \

30 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

31 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

32 -
Wundef
 -
Wshadow
 \

33 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

34 -
m˝u
=
c‹ãx
-
m4
 
	`$
(
FP_FLAGS
Ë-
mthumb
 -
W°ri˘
-
¥ŸŸy≥s
 \

35 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
	$D$
(
FAMILY
)

36 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

37 #ARFLAGS = 
rcsv


38 
ARFLAGS
 = 
rcs


40 
OBJS
 +
acmp_comm⁄
.
o


41 
OBJS
 +
adc_comm⁄
.
o


42 
OBJS
 +
buπc_comm⁄
.
o


43 
OBJS
 +
cmu_comm⁄
.
o


44 
OBJS
 +
dac_comm⁄
.
o


45 
OBJS
 +
dma_comm⁄
.
o


46 
OBJS
 +
emu_comm⁄
.
o


47 
OBJS
 +
gpio_comm⁄
.
o


48 
OBJS
 +
i2c_comm⁄
.
o


49 
OBJS
 +
Àtimî_comm⁄
.
o


50 
OBJS
 +
msc_comm⁄
.
o


51 
OBJS
 +
¥s_comm⁄
.
o


52 
OBJS
 +
rmu_comm⁄
.
o


53 
OBJS
 +
πc_comm⁄
.
o


54 
OBJS
 +
timî_comm⁄
.
o


55 
OBJS
 +
ußπ_comm⁄
.
o


56 
OBJS
 +
wdog_comm⁄
.
o


58 
OBJS
 +
usb
.
o
 
usb_c⁄åﬁ
.ÿ
usb_°™d¨d
.ÿ
usb_msc
.o

59 
OBJS
 +
usb_hid
.
o


60 
OBJS
 +
usb_efm32
.
o


62 
VPATH
 +../../
usb
:../:../../
cm3
:../
comm⁄


64 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/efm32/wg/vector_chipset.c

21 
	~<lib›ícm3/cm3/scb.h
>

23 
	$¥e_maö
()

26 
SCB_CPACR
 |
SCB_CPACR_FULL
 * (
SCB_CPACR_CP10
 | 
SCB_CPACR_CP11
);

27 
	}
}

	@lib/libopencm3/lib/ethernet/mac.c

35 
	~<lib›ícm3/ëhî√t/mac.h
>

36 
	~<lib›ícm3/ëhî√t/phy.h
>

	@lib/libopencm3/lib/ethernet/mac_stm32fxx7.c

34 
	~<°rög.h
>

35 
	~<lib›ícm3/ëhî√t/mac.h
>

36 
	~<lib›ícm3/ëhî√t/phy.h
>

37 
	~<lib›ícm3/°m32/gpio.h
>

38 
	~<lib›ícm3/cm3/nvic.h
>

42 
uöt32_t
 
	gTxBD
;

43 
uöt32_t
 
	gRxBD
;

50 
	$ëh_£t_mac
(c⁄° 
uöt8_t
 *
mac
)

52 
	`ETH_MACAHR
(0Ë((
uöt32_t
)
mac
[5] << 8) | (uint32_t)mac[4] |

53 
ETH_MACA0HR_MACA0H
;

54 
	`ETH_MACALR
(0Ë((
uöt32_t
)
mac
[3] << 24) | ((uint32_t)mac[2] << 16) |

55 ((
uöt32_t
)
mac
[1] << 8) | mac[0];

56 
	}
}

73 
	$ëh_desc_öô
(
uöt8_t
 *
buf
, 
uöt32_t
 
nTx
, uöt32_à
nRx
, uöt32_à
cTx
,

74 
uöt32_t
 
cRx
, 
boﬁ
 
i£xt
)

76 
uöt32_t
 
bd
 = (uöt32_t)
buf
;

77 
uöt32_t
 
sz
 = 
i£xt
 ? 
ETH_DES_EXT_SIZE
 : 
ETH_DES_STD_SIZE
;

79 
	`mem£t
(
buf
, 0, 
nTx
 * (
cTx
 + 
sz
Ë+ 
nRx
 * (
cRx
 + sz));

82 i‡(
i£xt
) {

83 
ETH_DMABMR
 |
ETH_DMABMR_EDFE
;

85 
ETH_DMABMR
 &~
ETH_DMABMR_EDFE
;

88 
TxBD
 = 
bd
;

89 --
nTx
 > 0) {

90 
	`ETH_DES0
(
bd
Ë
ETH_TDES0_TCH
;

91 
	`ETH_DES2
(
bd
Ëbd + 
sz
;

92 
	`ETH_DES3
(
bd
Ëbd + 
sz
 + 
cTx
;

93 
bd
 = 
	`ETH_DES3
(bd);

96 
	`ETH_DES0
(
bd
Ë
ETH_TDES0_TCH
;

97 
	`ETH_DES2
(
bd
Ëbd + 
sz
;

98 
	`ETH_DES3
(
bd
Ë
TxBD
;

99 
bd
 +
sz
 + 
cTx
;

101 
RxBD
 = 
bd
;

102 --
nRx
 > 0) {

103 
	`ETH_DES0
(
bd
Ë
ETH_RDES0_OWN
;

104 
	`ETH_DES1
(
bd
Ë
ETH_RDES1_RCH
 | 
cRx
;

105 
	`ETH_DES2
(
bd
Ëbd + 
sz
;

106 
	`ETH_DES3
(
bd
Ëbd + 
sz
 + 
cRx
;

107 
bd
 = 
	`ETH_DES3
(bd);

110 
	`ETH_DES0
(
bd
Ë
ETH_RDES0_OWN
;

111 
	`ETH_DES1
(
bd
Ë
ETH_RDES1_RCH
 | 
cRx
;

112 
	`ETH_DES2
(
bd
Ëbd + 
sz
;

113 
	`ETH_DES3
(
bd
Ë
RxBD
;

115 
ETH_DMARDLAR
 = (
uöt32_t
Ë
RxBD
;

116 
ETH_DMATDLAR
 = (
uöt32_t
Ë
TxBD
;

117 
	}
}

126 
boﬁ
 
	$ëh_tx
(
uöt8_t
 *
µkt
, 
uöt32_t
 
n
)

128 i‡(
	`ETH_DES0
(
TxBD
Ë& 
ETH_TDES0_OWN
) {

129  
Ál£
;

132 
	`mem˝y
((*)
	`ETH_DES2
(
TxBD
), 
µkt
, 
n
);

134 
	`ETH_DES1
(
TxBD
Ë
n
 & 
ETH_TDES1_TBS1
;

135 
	`ETH_DES0
(
TxBD
Ë|
ETH_TDES0_LS
 | 
ETH_TDES0_FS
 | 
ETH_TDES0_OWN
;

136 
TxBD
 = 
	`ETH_DES3
(TxBD);

138 i‡(
ETH_DMASR
 & 
ETH_DMASR_TBUS
) {

139 
ETH_DMASR
 = 
ETH_DMASR_TBUS
;

140 
ETH_DMATPDR
 = 0;

143  
åue
;

144 
	}
}

154 
boﬁ
 
	$ëh_rx
(
uöt8_t
 *
µkt
, 
uöt32_t
 *
Àn
, uöt32_à
maxÀn
)

156 
boﬁ
 
fs
 = 
Ál£
;

157 
boﬁ
 
ls
 = 
Ál£
;

158 
boﬁ
 
ovîrun
 = 
Ál£
;

159 
uöt32_t
 
l
 = 0;

161 !(
	`ETH_DES0
(
RxBD
Ë& 
ETH_RDES0_OWN
Ë&& !
ls
) {

162 
l
 = (
	`ETH_DES0
(
RxBD
Ë& 
ETH_RDES0_FL
Ë>> 
ETH_RDES0_FL_SHIFT
;

164 
fs
 |
	`ETH_DES0
(
RxBD
Ë& 
ETH_RDES0_FS
;

165 
ls
 |
	`ETH_DES0
(
RxBD
Ë& 
ETH_RDES0_LS
;

167 
ovîrun
 |
fs
 && (
maxÀn
 < 
l
);

169 i‡(
fs
 && !
ovîrun
) {

170 
	`mem˝y
(
µkt
, (*)
	`ETH_DES2
(
RxBD
), 
l
);

171 
µkt
 +
l
;

172 *
Àn
 +
l
;

173 
maxÀn
 -
l
;

176 
	`ETH_DES0
(
RxBD
Ë
ETH_RDES0_OWN
;

177 
RxBD
 = 
	`ETH_DES3
(RxBD);

180 i‡(
ETH_DMASR
 & 
ETH_DMASR_RBUS
) {

181 
ETH_DMASR
 = 
ETH_DMASR_RBUS
;

182 
ETH_DMARPDR
 = 0;

185  
fs
 && 
ls
 && !
ovîrun
;

186 
	}
}

191 
	$ëh_°¨t
()

193 
ETH_MACCR
 |
ETH_MACCR_TE
;

194 
ETH_DMAOMR
 |
ETH_DMAOMR_FTF
;

195 
ETH_MACCR
 |
ETH_MACCR_RE
;

197 
ETH_DMAOMR
 |
ETH_DMAOMR_ST
;

198 
ETH_DMAOMR
 |
ETH_DMAOMR_SR
;

199 
	}
}

209 
	$ëh_öô
(
uöt8_t
 
phy
, 
ëh_˛k
 
˛ock
)

211 
ETH_MACMIIAR
 = 
˛ock
;

212 
	`phy_ª£t
(
phy
);

214 
ETH_MACCR
 = 
ETH_MACCR_CSTF
 | 
ETH_MACCR_FES
 | 
ETH_MACCR_DM
 |

215 
ETH_MACCR_APCS
 | 
ETH_MACCR_RD
;

216 
ETH_MACFFR
 = 
ETH_MACFFR_RA
 | 
ETH_MACFFR_PM
;

217 
ETH_MACHTHR
 = 0;

218 
ETH_MACHTLR
 = 0;

219 
ETH_MACFCR
 = (0x100 << 
ETH_MACFCR_PT_SHIFT
);

220 
ETH_MACVLANTR
 = 0;

221 
ETH_DMAOMR
 = 
ETH_DMAOMR_DTCEFD
 | 
ETH_DMAOMR_RSF
 | 
ETH_DMAOMR_DFRF
 |

222 
ETH_DMAOMR_TSF
 | 
ETH_DMAOMR_FEF
 | 
ETH_DMAOMR_OSF
;

223 
ETH_DMABMR
 = 
ETH_DMABMR_AAB
 | 
ETH_DMABMR_FB
 |

224 (32 << 
ETH_DMABMR_RDP_SHIFT
Ë| (32 << 
ETH_DMABMR_PBL_SHIFT
) |

225 
ETH_DMABMR_PM_2_1
 | 
ETH_DMABMR_USP
;

226 
	}
}

233 
	$ëh_úq_íabÀ
(
uöt32_t
 
ªas⁄
)

235 
ETH_DMAIER
 |
ªas⁄
;

236 
	}
}

243 
	$ëh_úq_dißbÀ
(
uöt32_t
 
ªas⁄
)

245 
ETH_DMAIER
 &~
ªas⁄
;

246 
	}
}

254 
boﬁ
 
	$ëh_úq_is_≥ndög
(
uöt32_t
 
ªas⁄
)

256  (
ETH_DMASR
 & 
ªas⁄
) != 0;

257 
	}
}

265 
boﬁ
 
	$ëh_úq_ack_≥ndög
(
uöt32_t
 
ªas⁄
)

267 
ªas⁄
 &
ETH_DMASR
;

268 
ETH_DMASR
 = 
ªas⁄
;

269  
ªas⁄
 != 0;

270 
	}
}

279 
	$ëh_íabÀ_checksum_ofÊﬂd
()

281 
uöt32_t
 
èb
 = 
TxBD
;

283 
	`ETH_DES0
(
èb
Ë|
ETH_TDES0_CIC_IPPLPH
;

284 
èb
 = 
	`ETH_DES3
(tab);

286 
èb
 !
TxBD
);

288 
ETH_MACCR
 |
ETH_MACCR_IPCO
;

289 
	}
}

294 
	$ëh_smi_å™ß˘
()

297 
ETH_MACMIIAR
 |
ETH_MACMIIAR_MB
;

300 
ETH_MACMIIAR
 & 
ETH_MACMIIAR_MB
);

301 
	}
}

310 
	$ëh_smi_wrôe
(
uöt8_t
 
phy
, uöt8_à
ªg
, 
uöt16_t
 
d©a
)

313 
ETH_MACMIIAR
 = (ETH_MACMIIAR & 
ETH_MACMIIAR_CR
) |

314 (
phy
 << 
ETH_MACMIIAR_PA_SHIFT
) |

315 (
ªg
 << 
ETH_MACMIIAR_MR_SHIFT
) |

316 
ETH_MACMIIAR_MW
;

318 
ETH_MACMIIDR
 = 
d©a
 & 
ETH_MACMIIDR_MD
;

320 
	`ëh_smi_å™ß˘
();

321 
	}
}

330 
uöt16_t
 
	$ëh_smi_ªad
(
uöt8_t
 
phy
, uöt8_à
ªg
)

333 
ETH_MACMIIAR
 = (ETH_MACMIIAR & 
ETH_MACMIIAR_CR
) |

334 (
phy
 << 
ETH_MACMIIAR_PA_SHIFT
) |

335 (
ªg
 << 
ETH_MACMIIAR_MR_SHIFT
);

337 
	`ëh_smi_å™ß˘
();

339  (
uöt16_t
)(
ETH_MACMIIDR
 & 
ETH_MACMIIDR_MD
);

340 
	}
}

350 
	$ëh_smi_bô_›
(
uöt8_t
 
phy
, uöt8_à
ªg
, 
uöt16_t
 
bôs
, uöt16_à
mask
)

352 
uöt16_t
 
vÆ
 = 
	`ëh_smi_ªad
(
phy
, 
ªg
);

353 
	`ëh_smi_wrôe
(
phy
, 
ªg
, (
vÆ
 & 
mask
Ë| 
bôs
);

354 
	}
}

363 
	$ëh_smi_bô_˛ór
(
uöt8_t
 
phy
, uöt8_à
ªg
, 
uöt16_t
 
˛órbôs
)

365 
uöt16_t
 
vÆ
 = 
	`ëh_smi_ªad
(
phy
, 
ªg
);

366 
	`ëh_smi_wrôe
(
phy
, 
ªg
, 
vÆ
 & (
uöt16_t
)~(
˛órbôs
));

367 
	}
}

376 
	$ëh_smi_bô_£t
(
uöt8_t
 
phy
, uöt8_à
ªg
, 
uöt16_t
 
£tbôs
)

378 
uöt16_t
 
vÆ
 = 
	`ëh_smi_ªad
(
phy
, 
ªg
);

379 
	`ëh_smi_wrôe
(
phy
, 
ªg
, 
vÆ
 | 
£tbôs
);

380 
	}
}

	@lib/libopencm3/lib/ethernet/phy.c

35 
	~<lib›ícm3/ëhî√t/mac.h
>

36 
	~<lib›ícm3/ëhî√t/phy.h
>

46 
boﬁ
 
	$phy_lök_isup
(
uöt8_t
 
phy
)

48  
	`ëh_smi_ªad
(
phy
, 
PHY_REG_BSR
Ë& 
PHY_REG_BSR_UP
;

49 
	}
}

57 
	$phy_ª£t
(
uöt8_t
 
phy
)

59 
	`ëh_smi_wrôe
(
phy
, 
PHY_REG_BCR
, 
PHY_REG_BCR_RESET
);

60 
	`ëh_smi_ªad
(
phy
, 
PHY_REG_BCR
Ë& 
PHY_REG_BCR_RESET
);

61 
	}
}

	@lib/libopencm3/lib/ethernet/phy_ksz80x1.c

34 
	~<lib›ícm3/ëhî√t/mac.h
>

35 
	~<lib›ícm3/ëhî√t/phy.h
>

36 
	~<lib›ícm3/ëhî√t/phy_ksz80x1.h
>

49 
phy_°©us
 
	$phy_lök_°©us
(
uöt8_t
 
phy
)

51  
	`ëh_smi_ªad
(
phy
, 
KSZ80X1_CR1
) & 0x07;

52 
	}
}

62 
	$phy_aut⁄eg_f‹˚
(
uöt8_t
 
phy
, 
phy_°©us
 
mode
)

64 
uöt16_t
 
b°
 = 0;

66 i‡((
mode
 =
LINK_FD_10M
Ë|| (modê=
LINK_FD_100M
) ||

67 (
mode
 =
LINK_FD_1000M
Ë|| (modê=
LINK_FD_10000M
)) {

68 
b°
 |
PHY_REG_BCR_FD
;

71 i‡((
mode
 =
LINK_FD_100M
Ë|| (modê=
LINK_HD_100M
)) {

72 
b°
 |
PHY_REG_BCR_100M
;

75 
	`ëh_smi_bô_›
(
phy
, 
PHY_REG_BCR
, 
b°
,

76 ~(
PHY_REG_BCR_AN
 | 
PHY_REG_BCR_100M
 | 
PHY_REG_BCR_FD
));

77 
	}
}

86 
	$phy_aut⁄eg_íabÀ
(
uöt8_t
 
phy
)

88 
	`ëh_smi_bô_£t
(
phy
, 
PHY_REG_BCR
, 
PHY_REG_BCR_AN
 | 
PHY_REG_BCR_ANRST
);

89 
	}
}

	@lib/libopencm3/lib/gd32/f1x0/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2019 
I˚nowy
 
Zhíg
 <
i˚nowy
@
aosc
.
io
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 
	gLIBNAME
 = 
lib›ícm3_gd32f1x0


21 
SRCLIBDIR
 ?= ../..

23 
CC
 = 
	$$
(
PREFIX
)
gcc


24 
AR
 = 
	$$
(
PREFIX
)
¨


25 
TGT_CFLAGS
 = -
Os
 \

26 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

27 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

28 -
Wundef
 -
Wshadow
 \

29 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

30 -
m˝u
=
c‹ãx
-
m3
 
	`$
(
FP_FLAGS
Ë-
mthumb
 -
W°ri˘
-
¥ŸŸy≥s
 \

31 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DGD32F1X0


32 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

33 #ARFLAGS = 
rcsv


34 
ARFLAGS
 = 
rcs


36 
OBJS
 +
Êash
.
o
 
Êash_comm⁄_Æl
.ÿ
Êash_comm⁄_f
.ÿ
Êash_comm⁄_f01
.o

37 
OBJS
 +
gpio_comm⁄_Æl
.
o
 
gpio_comm⁄_f0234
.o

38 
OBJS
 +
rcc
.
o
 
rcc_comm⁄_Æl
.o

40 
VPATH
 +../:../../
cm3
:../
comm⁄
:../../
°m32
/common

42 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/gd32/f1x0/flash.c

48 
	~<lib›ícm3/gd32/Êash.h
>

56 
	$Êash_˛ór_°©us_Êags
()

58 
	`Êash_˛ór_pgîr_Êag
();

59 
	`Êash_˛ór_e›_Êag
();

60 
	`Êash_˛ór_wΩπîr_Êag
();

61 
	}
}

73 
uöt32_t
 
	$Êash_gë_°©us_Êags
()

75  
FLASH_SR
 & (
FLASH_SR_PGERR
 |

76 
FLASH_SR_EOP
 |

77 
FLASH_SR_WRPRTERR
 |

78 
FLASH_SR_BSY
);

79 
	}
}

94 
	$Êash_¥ogøm_hÆf_w‹d
(
uöt32_t
 
addªss
, 
uöt16_t
 
d©a
)

96 
	`Êash_waô_f‹_œ°_›î©i⁄
();

98 
FLASH_CR
 |
FLASH_CR_PG
;

100 
	`MMIO16
(
addªss
Ë
d©a
;

102 
	`Êash_waô_f‹_œ°_›î©i⁄
();

104 
FLASH_CR
 &~
FLASH_CR_PG
;

105 
	}
}

120 
	$Êash_îa£_∑ge
(
uöt32_t
 
∑ge_addªss
)

122 
	`Êash_waô_f‹_œ°_›î©i⁄
();

124 
FLASH_CR
 |
FLASH_CR_PER
;

125 
FLASH_AR
 = 
∑ge_addªss
;

126 
FLASH_CR
 |
FLASH_CR_STRT
;

128 
	`Êash_waô_f‹_œ°_›î©i⁄
();

130 
FLASH_CR
 &~
FLASH_CR_PER
;

131 
	}
}

140 
	$Êash_îa£_Æl_∑ges
()

142 
	`Êash_waô_f‹_œ°_›î©i⁄
();

144 
FLASH_CR
 |
FLASH_CR_MER
;

145 
FLASH_CR
 |
FLASH_CR_STRT
;

147 
	`Êash_waô_f‹_œ°_›î©i⁄
();

148 
FLASH_CR
 &~
FLASH_CR_MER
;

150 
	}
}

	@lib/libopencm3/lib/gd32/f1x0/rcc.c

53 
	~<lib›ícm3/cm3/as£π.h
>

54 
	~<lib›ícm3/gd32/rcc.h
>

55 
	~<lib›ícm3/gd32/Êash.h
>

58 
uöt32_t
 
	grcc_≠b1_‰equícy
 = 8000000;

59 
uöt32_t
 
	grcc_≠b2_‰equícy
 = 8000000;

60 
uöt32_t
 
	grcc_ahb_‰equícy
 = 8000000;

62 c⁄° 
rcc_˛ock_sˇÀ
 
	grcc_hsi_c⁄figs
[] = {

64 .
∂lmul
 = 
RCC_CFGR_PLLMUL_PLL_CLK_MUL12
,

65 .
	gh¥e
 = 
RCC_CFGR_HPRE_SYSCLK_NODIV
,

66 .
	gµª1
 = 
RCC_CFGR_PPRE1_HCLK_DIV2
,

67 .
	gµª2
 = 
RCC_CFGR_PPRE2_HCLK_NODIV
,

68 .
	gad˝ª
 = 
RCC_CFGR_ADCPRE_PCLK2_DIV8
,

69 .
	gu£_h£
 = 
Ál£
,

70 .
	gahb_‰equícy
 = 48000000,

71 .
	g≠b1_‰equícy
 = 24000000,

72 .
	g≠b2_‰equícy
 = 48000000,

75 .
	g∂lmul
 = 
RCC_CFGR_PLLMUL_PLL_CLK_MUL16
,

76 .
	gh¥e
 = 
RCC_CFGR_HPRE_SYSCLK_NODIV
,

77 .
	gµª1
 = 
RCC_CFGR_PPRE1_HCLK_DIV2
,

78 .
	gµª2
 = 
RCC_CFGR_PPRE2_HCLK_NODIV
,

79 .
	gad˝ª
 = 
RCC_CFGR_ADCPRE_PCLK2_DIV8
,

80 .
	gu£_h£
 = 
Ál£
,

81 .
	gahb_‰equícy
 = 64000000,

82 .
	g≠b1_‰equícy
 = 32000000,

83 .
	g≠b2_‰equícy
 = 64000000,

87 c⁄° 
rcc_˛ock_sˇÀ
 
	grcc_h£8_c⁄figs
[] = {

89 .
∂lmul
 = 
RCC_CFGR_PLLMUL_PLL_CLK_MUL9
,

90 .
	gh¥e
 = 
RCC_CFGR_HPRE_SYSCLK_NODIV
,

91 .
	gµª1
 = 
RCC_CFGR_PPRE1_HCLK_DIV2
,

92 .
	gµª2
 = 
RCC_CFGR_PPRE2_HCLK_NODIV
,

93 .
	gad˝ª
 = 
RCC_CFGR_ADCPRE_PCLK2_DIV8
,

94 .
	gusb¥e
 = 
RCC_CFGR_USBPRE_PLL_CLK_DIV1_5
,

95 .
	gu£_h£
 = 
åue
,

96 .
	g∂l_h£_¥ediv
 = 
RCC_CFGR2_PREDIV_NODIV
,

97 .
	gahb_‰equícy
 = 72000000,

98 .
	g≠b1_‰equícy
 = 36000000,

99 .
	g≠b2_‰equícy
 = 72000000,

112 
	$rcc_osc_ªady_öt_˛ór
(
rcc_osc
 
osc
)

114 
osc
) {

115 
RCC_PLL
:

116 
RCC_CIR
 |
RCC_CIR_PLLRDYC
;

118 
RCC_HSE
:

119 
RCC_CIR
 |
RCC_CIR_HSERDYC
;

121 
RCC_HSI
:

122 
RCC_CIR
 |
RCC_CIR_HSIRDYC
;

124 
RCC_LSE
:

125 
RCC_CIR
 |
RCC_CIR_LSERDYC
;

127 
RCC_LSI
:

128 
RCC_CIR
 |
RCC_CIR_LSIRDYC
;

131 
	}
}

139 
	$rcc_osc_ªady_öt_íabÀ
(
rcc_osc
 
osc
)

141 
osc
) {

142 
RCC_PLL
:

143 
RCC_CIR
 |
RCC_CIR_PLLRDYIE
;

145 
RCC_HSE
:

146 
RCC_CIR
 |
RCC_CIR_HSERDYIE
;

148 
RCC_HSI
:

149 
RCC_CIR
 |
RCC_CIR_HSIRDYIE
;

151 
RCC_LSE
:

152 
RCC_CIR
 |
RCC_CIR_LSERDYIE
;

154 
RCC_LSI
:

155 
RCC_CIR
 |
RCC_CIR_LSIRDYIE
;

158 
	}
}

166 
	$rcc_osc_ªady_öt_dißbÀ
(
rcc_osc
 
osc
)

168 
osc
) {

169 
RCC_PLL
:

170 
RCC_CIR
 &~
RCC_CIR_PLLRDYIE
;

172 
RCC_HSE
:

173 
RCC_CIR
 &~
RCC_CIR_HSERDYIE
;

175 
RCC_HSI
:

176 
RCC_CIR
 &~
RCC_CIR_HSIRDYIE
;

178 
RCC_LSE
:

179 
RCC_CIR
 &~
RCC_CIR_LSERDYIE
;

181 
RCC_LSI
:

182 
RCC_CIR
 &~
RCC_CIR_LSIRDYIE
;

185 
	}
}

194 
	$rcc_osc_ªady_öt_Êag
(
rcc_osc
 
osc
)

196 
osc
) {

197 
RCC_PLL
:

198  ((
RCC_CIR
 & 
RCC_CIR_PLLRDYF
) != 0);

200 
RCC_HSE
:

201  ((
RCC_CIR
 & 
RCC_CIR_HSERDYF
) != 0);

203 
RCC_HSI
:

204  ((
RCC_CIR
 & 
RCC_CIR_HSIRDYF
) != 0);

206 
RCC_LSE
:

207  ((
RCC_CIR
 & 
RCC_CIR_LSERDYF
) != 0);

209 
RCC_LSI
:

210  ((
RCC_CIR
 & 
RCC_CIR_LSIRDYF
) != 0);

214 
	`cm3_as£π_nŸ_ªached
();

215 
	}
}

222 
	$rcc_css_öt_˛ór
()

224 
RCC_CIR
 |
RCC_CIR_CSSC
;

225 
	}
}

233 
	$rcc_css_öt_Êag
()

235  ((
RCC_CIR
 & 
RCC_CIR_CSSF
) != 0);

236 
	}
}

244 
	$rcc_waô_f‹_osc_ªady
(
rcc_osc
 
osc
)

246 
osc
) {

247 
RCC_PLL
:

248 (
RCC_CR
 & 
RCC_CR_PLLRDY
) == 0);

250 
RCC_HSE
:

251 (
RCC_CR
 & 
RCC_CR_HSERDY
) == 0);

253 
RCC_HSI
:

254 (
RCC_CR
 & 
RCC_CR_HSIRDY
) == 0);

256 
RCC_LSE
:

257 (
RCC_BDCR
 & 
RCC_BDCR_LSERDY
) == 0);

259 
RCC_LSI
:

260 (
RCC_CSR
 & 
RCC_CSR_LSIRDY
) == 0);

263 
	}
}

280 
	$rcc_osc_⁄
(
rcc_osc
 
osc
)

282 
osc
) {

283 
RCC_PLL
:

284 
RCC_CR
 |
RCC_CR_PLLON
;

286 
RCC_HSE
:

287 
RCC_CR
 |
RCC_CR_HSEON
;

289 
RCC_HSI
:

290 
RCC_CR
 |
RCC_CR_HSION
;

292 
RCC_LSE
:

293 
RCC_BDCR
 |
RCC_BDCR_LSEON
;

295 
RCC_LSI
:

296 
RCC_CSR
 |
RCC_CSR_LSION
;

299 
	}
}

315 
	$rcc_osc_off
(
rcc_osc
 
osc
)

317 
osc
) {

318 
RCC_PLL
:

319 
RCC_CR
 &~
RCC_CR_PLLON
;

321 
RCC_HSE
:

322 
RCC_CR
 &~
RCC_CR_HSEON
;

324 
RCC_HSI
:

325 
RCC_CR
 &~
RCC_CR_HSION
;

327 
RCC_LSE
:

328 
RCC_BDCR
 &~
RCC_BDCR_LSEON
;

330 
RCC_LSI
:

331 
RCC_CSR
 &~
RCC_CSR_LSION
;

334 
	}
}

341 
	$rcc_css_íabÀ
()

343 
RCC_CR
 |
RCC_CR_CSSON
;

344 
	}
}

351 
	$rcc_css_dißbÀ
()

353 
RCC_CR
 &~
RCC_CR_CSSON
;

354 
	}
}

362 
	$rcc_£t_sys˛k_sour˚
(
uöt32_t
 
˛k
)

364 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_SW
) |

365 (
˛k
 << 
RCC_CFGR_SW_SHIFT
);

366 
	}
}

376 
	$rcc_£t_∂l_mu…ùliˇti⁄_Á˘‹
(
uöt32_t
 
mul
)

378 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_PLLMUL_0_3
 & ~
RCC_CFGR_PLLMUL_4
) |

379 ((
mul
 & 0xfË<< 
RCC_CFGR_PLLMUL_0_3_SHIFT
) |

380 ((!!(
mul
 & 0x10)Ë<< 
RCC_CFGR_PLLMUL_4_SHIFT
);

381 
	}
}

391 
	$rcc_£t_∂l_sour˚
(
uöt32_t
 
∂l§c
)

393 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_PLLSRC
) |

394 (
∂l§c
 << 16);

395 
	}
}

405 
	$rcc_£t_∂lxçª
(
uöt32_t
 
∂lxçª
)

407 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_PLLXTPRE
) |

408 (
∂lxçª
 << 17);

409 
	}
}

417 
uöt32_t
 
	$rcc_πc_˛ock_íabÀd_Êag
()

419  
RCC_BDCR
 & 
RCC_BDCR_RTCEN
;

420 
	}
}

427 
	$rcc_íabÀ_πc_˛ock
()

429 
RCC_BDCR
 |
RCC_BDCR_RTCEN
;

430 
	}
}

438 
	$rcc_£t_πc_˛ock_sour˚
(
rcc_osc
 
˛ock_sour˚
)

440 
uöt32_t
 
ªg32
;

442 
˛ock_sour˚
) {

443 
RCC_LSE
:

445 
RCC_BDCR
 |
RCC_BDCR_LSEON
;

446 (
ªg32
 = (
RCC_BDCR
 & 
RCC_BDCR_LSERDY
)) == 0);

449 
RCC_BDCR
 &= ~((1 << 8) | (1 << 9));

450 
RCC_BDCR
 |= (1 << 8);

452 
RCC_LSI
:

454 
RCC_CSR
 |
RCC_CSR_LSION
;

455 (
ªg32
 = (
RCC_CSR
 & 
RCC_CSR_LSIRDY
)) == 0);

458 
RCC_BDCR
 &= ~((1 << 8) | (1 << 9));

459 
RCC_BDCR
 |= (1 << 9);

461 
RCC_HSE
:

463 
RCC_CR
 |
RCC_CR_HSEON
;

464 (
ªg32
 = (
RCC_CR
 & 
RCC_CR_HSERDY
)) == 0);

467 
RCC_BDCR
 &= ~((1 << 8) | (1 << 9));

468 
RCC_BDCR
 |= (1 << 9) | (1 << 8);

470 
RCC_PLL
:

471 
RCC_HSI
:

474 
RCC_BDCR
 &= ~((1 << 8) | (1 << 9));

477 
	}
}

487 
	$rcc_£t_ad˝ª
(
uöt32_t
 
ad˝ª
)

489 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_ADCPRE
) |

490 (
ad˝ª
 << 
RCC_CFGR_ADCPRE_SHIFT
);

491 
	}
}

499 
	$rcc_£t_µª2
(
uöt32_t
 
µª2
)

501 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_PPRE2
) |

502 (
µª2
 << 
RCC_CFGR_PPRE2_SHIFT
);

503 
	}
}

513 
	$rcc_£t_µª1
(
uöt32_t
 
µª1
)

515 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_PPRE1
) |

516 (
µª1
 << 
RCC_CFGR_PPRE1_SHIFT
);

518 
	}
}

526 
	$rcc_£t_h¥e
(
uöt32_t
 
h¥e
)

528 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_HPRE
) |

529 (
h¥e
 << 
RCC_CFGR_HPRE_SHIFT
);

531 
	}
}

544 
	$rcc_£t_usb¥e
(
uöt32_t
 
usb¥e
)

546 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_USBPRE
Ë| 
usb¥e
;

547 
	}
}

549 
	$rcc_£t_¥ediv
(
uöt32_t
 
¥ediv
)

551 
RCC_CFGR2
 = (RCC_CFGR2 & ~
RCC_CFGR2_PREDIV
Ë| 
¥ediv
;

552 
	}
}

563 
uöt32_t
 
	$rcc_sy°em_˛ock_sour˚
()

566  (
RCC_CFGR
 & 
RCC_CFGR_SWS
Ë>> 
RCC_CFGR_SWS_SHIFT
;

567 
	}
}

581 
	$rcc_˛ock_£tup_∂l
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
)

583 i‡(
˛ock
->
u£_h£
) {

585 
	`rcc_osc_⁄
(
RCC_HSE
);

586 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSE
);

587 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_HSECLK
);

590 
	`rcc_osc_⁄
(
RCC_HSI
);

591 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSI
);

592 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_HSICLK
);

599 
	`rcc_£t_h¥e
(
˛ock
->
h¥e
);

600 
	`rcc_£t_µª1
(
˛ock
->
µª1
);

601 
	`rcc_£t_µª2
(
˛ock
->
µª2
);

603 
	`rcc_£t_ad˝ª
(
˛ock
->
ad˝ª
);

604 i‡(
˛ock
->
u£_h£
)

605 
	`rcc_£t_usb¥e
(
˛ock
->
usb¥e
);

608 
	`rcc_£t_∂l_mu…ùliˇti⁄_Á˘‹
(
˛ock
->
∂lmul
);

610 i‡(
˛ock
->
u£_h£
) {

612 
	`rcc_£t_∂l_sour˚
(
RCC_CFGR_PLLSRC_HSE_CLK
);

618 
	`rcc_£t_¥ediv
(
˛ock
->
∂l_h£_¥ediv
);

621 
	`rcc_£t_∂l_sour˚
(
RCC_CFGR_PLLSRC_HSI_CLK_DIV2
);

625 
	`rcc_osc_⁄
(
RCC_PLL
);

626 
	`rcc_waô_f‹_osc_ªady
(
RCC_PLL
);

629 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_PLLCLK
);

632 
rcc_ahb_‰equícy
 = 
˛ock
->
ahb_‰equícy
;

633 
rcc_≠b1_‰equícy
 = 
˛ock
->
≠b1_‰equícy
;

634 
rcc_≠b2_‰equícy
 = 
˛ock
->
≠b2_‰equícy
;

635 
	}
}

644 
	$rcc_backupdomaö_ª£t
()

647 
RCC_BDCR
 |
RCC_BDCR_BDRST
;

650 
RCC_BDCR
 &~
RCC_BDCR_BDRST
;

651 
	}
}

	@lib/libopencm3/lib/lm3s/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 
	gLIBNAME
 = 
lib›ícm3_lm3s


21 
SRCLIBDIR
 ?= ..

23 
CC
 = 
	$$
(
PREFIX
)
gcc


24 
AR
 = 
	$$
(
PREFIX
)
¨


25 
TGT_CFLAGS
 = -
Os
 \

26 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

27 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

28 -
Wundef
 -
Wshadow
 \

29 -
I
../../
ö˛ude
 -
‚o
-
comm⁄
 \

30 -
m˝u
=
c‹ãx
-
m3
 -
mthumb
 
	`$
(
FP_FLAGS
Ë-
W°ri˘
-
¥ŸŸy≥s
 \

31 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DLM3S


32 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

33 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

34 #ARFLAGS = 
rcsv


35 
ARFLAGS
 = 
rcs


37 
OBJS
 +
as£π
.
o


38 
OBJS
 +
gpio
.
o


39 
OBJS
 +
rcc
.
o


40 
OBJS
 +
ußπ
.
o


41 
OBJS
 +
ve˘‹
.
o


43 
VPATH
 +../
cm3


45 
ö˛ude
 ../
Makefûe
.include

	@lib/libopencm3/lib/lm3s/gpio.c

38 
	~<lib›ícm3/lm3s/gpio.h
>

40 
	$gpio_£t
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
)

43 
	`GPIO_DATA
(
gpi›‹t
)[
gpios
] = 0xff;

44 
	}
}

46 
	$gpio_˛ór
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
)

48 
	`GPIO_DATA
(
gpi›‹t
)[
gpios
] = 0;

49 
	}
}

	@lib/libopencm3/lib/lm3s/rcc.c

35 
	~<°döt.h
>

36 
	~<lib›ícm3/lm3s/rcc.h
>

37 
	~<lib›ícm3/cm3/sync.h
>

39 
	$rcc_˛ock_£tup_ö_xèl_8mhz_out_50mhz
()

41 
uöt32_t
 
rcc
 = 
RCC_RESET_VALUE
;

42 
uöt32_t
 
rcc2
 = 
RCC2_RESET_VALUE
;

45 
RCC_CR
 = 
rcc
;

46 
RCC2_CR
 = 
rcc2
;

47 
	`__dmb
();

50 
RCC_CR
 = 
RCC_SYSDIV_50MHZ
 | 
RCC_PWMDIV_64
 | 
RCC_XTAL_8MHZ_400MHZ
 | 
RCC_USEPWMDIV
;

51 
RCC2_CR
 = (4 - 1Ë<< 
RCC2_SYSDIV2_SHIFT
;

52 
	`__dmb
();

55 
rcc
 &~
RCC_OFF
;

56 
rcc2
 &~
RCC2_OFF
;

57 
RCC_CR
 = 
rcc
;

58 
RCC2_CR
 = 
rcc2
;

59 
	`__dmb
();

62 
rcc
 |
RCC_BYPASS
 | 
RCC_USESYSDIV
;

63 
RCC_CR
 = 
rcc
;

64 
	`__dmb
();

67 (
RCC_RIS
 & 
RIS_PLLLRIS
) == 0)

71 
rcc
 &~
RCC_BYPASS
;

72 
rcc2
 &~
RCC2_BYPASS
;

73 
RCC_CR
 = 
rcc
;

74 
RCC2_CR
 = 
rcc2
;

75 
	`__dmb
();

77 
	}
}

	@lib/libopencm3/lib/lm3s/usart.c

21 
	~<lib›ícm3/lm3s/ußπ.h
>

23 
	$ußπ_£nd
(
uöt32_t
 
ußπ
, 
uöt16_t
 
d©a
)

25 
	`USART_DR
(
ußπ
Ë
d©a
;

26 
	}
}

28 
uöt16_t
 
	$ußπ_ªcv
(
uöt32_t
 
ußπ
)

30  
	`USART_DR
(
ußπ
) & 0xff;

31 
	}
}

33 
	$ußπ_£nd_blockög
(
uöt32_t
 
ußπ
, 
uöt16_t
 
d©a
)

35 !
	`ußπ_is_£nd_ªady
(
ußπ
));

36 
	`ußπ_£nd
(
ußπ
, 
d©a
);

37 
	}
}

39 
boﬁ
 
	$ußπ_is_ªcv_ªady
(
uöt32_t
 
ußπ
)

41  ((
	`USART_FR
(
ußπ
Ë& 
USART_FR_RXFE
) == 0);

42 
	}
}

44 
boﬁ
 
	$ußπ_is_£nd_ªady
(
uöt32_t
 
ußπ
)

46  ((
	`USART_FR
(
ußπ
Ë& 
USART_FR_BUSY
) == 0);

47 
	}
}

49 
uöt16_t
 
	$ußπ_ªcv_blockög
(
uöt32_t
 
ußπ
)

51 !
	`ußπ_is_ªcv_ªady
(
ußπ
));

52  
	`ußπ_ªcv
(
ußπ
);

53 
	}
}

55 
	$ußπ_íabÀ_rx_öãºu±
(
uöt32_t
 
ußπ
)

57 
	`USART_IM
(
ußπ
Ë|
USART_IM_RX
;

58 
	}
}

60 
	$ußπ_íabÀ_tx_öãºu±
(
uöt32_t
 
ußπ
)

62 
	`USART_IM
(
ußπ
Ë|
USART_IM_TX
;

63 
	}
}

65 
	$ußπ_dißbÀ_rx_öãºu±
(
uöt32_t
 
ußπ
)

67 
	`USART_IM
(
ußπ
Ë&(~
USART_IM_RX
);

68 
	}
}

70 
	$ußπ_dißbÀ_tx_öãºu±
(
uöt32_t
 
ußπ
)

72 
	`USART_IM
(
ußπ
Ë&(~
USART_IM_TX
);

73 
	}
}

75 
	$ußπ_˛ór_rx_öãºu±
(
uöt32_t
 
ußπ
)

77 
	`USART_IC
(
ußπ
Ë|
USART_IC_RX
;

78 
	}
}

80 
	$ußπ_˛ór_tx_öãºu±
(
uöt32_t
 
ußπ
)

82 
	`USART_IC
(
ußπ
Ë|
USART_IC_TX
;

83 
	}
}

85 
boﬁ
 
	$ußπ_gë_öãºu±_sour˚
(
uöt32_t
 
ußπ
, uöt32_à
Êag
)

87  ((
	`USART_RIS
(
ußπ
Ë& 
Êag
) != 0);

88 
	}
}

	@lib/libopencm3/lib/lm4f/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

5 ## 
C›yright
 (
C
Ë2013 
AÀx™dru
 
Gagniuc
 <
mr
.
nuke
.
me
@
gmaû
.
com
>

7 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


8 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


9 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


10 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

12 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

13 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


14 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


15 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

17 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


18 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

21 
	gLIBNAME
 = 
lib›ícm3_lm4f


22 
SRCLIBDIR
 ?= ..

24 
FP_FLAGS
 ?-
mÊﬂt
-
abi
=
h¨d
 -
mÂu
=
Âv4
-
•
-
d16


25 
CC
 = 
	$$
(
PREFIX
)
gcc


26 
AR
 = 
	$$
(
PREFIX
)
¨


27 
TGT_CFLAGS
 = -
Os
 \

28 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

29 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

30 -
Wundef
 -
Wshadow
 \

31 -
I
../../
ö˛ude
 -
‚o
-
comm⁄
 \

32 -
m˝u
=
c‹ãx
-
m4
 -
mthumb
 
	`$
(
FP_FLAGS
Ë-
W°ri˘
-
¥ŸŸy≥s
 \

33 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DLM4F


34 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

35 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

36 #ARFLAGS = 
rcsv


37 
ARFLAGS
 = 
rcs


39 
OBJS
 +
as£π
.
o


40 
OBJS
 +
gpio
.
o


41 
OBJS
 +
rcc
.
o


42 
OBJS
 +
sy°emc⁄åﬁ
.
o


43 
OBJS
 +
u¨t
.
o


44 
OBJS
 +
ve˘‹
.
o


46 
OBJS
 +
usb
.
o
 
usb_c⁄åﬁ
.ÿ
usb_°™d¨d
.ÿ
usb_msc
.o

47 
OBJS
 +
usb_hid
.
o


48 
OBJS
 +
usb_lm4f
.
o


50 
VPATH
 +../
usb
:../
cm3


52 
ö˛ude
 ../
Makefûe
.include

	@lib/libopencm3/lib/lm4f/gpio.c

57 
	~<lib›ícm3/lm4f/gpio.h
>

58 
	~<lib›ícm3/lm4f/sy°emc⁄åﬁ.h
>

61 
	#GPIO_LOCK_UNLOCK_CODE
 0x4C4F434B

	)

186 
	$gpio_íabÀ_ahb_≠îtuª
()

188 
SYSCTL_GPIOHBCTL
 = 0xffffffff;

189 
	}
}

209 
	$gpio_mode_£tup
(
uöt32_t
 
gpi›‹t
, 
gpio_mode
 
mode
,

210 
gpio_puŒup
 
puŒup
, 
uöt8_t
 
gpios
)

212 
mode
) {

213 
GPIO_MODE_OUTPUT
:

214 
	`GPIO_DIR
(
gpi›‹t
Ë|
gpios
;

215 
	`GPIO_DEN
(
gpi›‹t
Ë|
gpios
;

216 
	`GPIO_AMSEL
(
gpi›‹t
Ë&~
gpios
;

218 
GPIO_MODE_INPUT
:

219 
	`GPIO_DIR
(
gpi›‹t
Ë&~
gpios
;

220 
	`GPIO_DEN
(
gpi›‹t
Ë|
gpios
;

221 
	`GPIO_AMSEL
(
gpi›‹t
Ë&~
gpios
;

223 
GPIO_MODE_ANALOG
:

224 
	`GPIO_DEN
(
gpi›‹t
Ë&~
gpios
;

225 
	`GPIO_AMSEL
(
gpi›‹t
Ë|
gpios
;

236 
puŒup
) {

237 
GPIO_PUPD_PULLUP
:

238 
	`GPIO_PUR
(
gpi›‹t
Ë|
gpios
;

240 
GPIO_PUPD_PULLDOWN
:

241 
	`GPIO_PDR
(
gpi›‹t
Ë|
gpios
;

243 
GPIO_PUPD_NONE
:

245 
	`GPIO_PUR
(
gpi›‹t
Ë&~
gpios
;

246 
	`GPIO_PDR
(
gpi›‹t
Ë&~
gpios
;

249 
	}
}

270 
	$gpio_£t_ouçut_c⁄fig
(
uöt32_t
 
gpi›‹t
, 
gpio_ouçut_ty≥
 
Ÿy≥
,

271 
gpio_drive_°ªngth
 
drive
, 
uöt8_t
 
gpios
)

273 i‡(
Ÿy≥
 =
GPIO_OTYPE_OD
) {

274 
	`GPIO_ODR
(
gpi›‹t
Ë|
gpios
;

276 
	`GPIO_ODR
(
gpi›‹t
Ë&~
gpios
;

283 
drive
) {

284 
GPIO_DRIVE_8MA_SLEW_CTL
:

285 
	`GPIO_DR8R
(
gpi›‹t
Ë|
gpios
;

286 
	`GPIO_SLR
(
gpi›‹t
Ë|
gpios
;

288 
GPIO_DRIVE_8MA
:

289 
	`GPIO_DR8R
(
gpi›‹t
Ë|
gpios
;

290 
	`GPIO_SLR
(
gpi›‹t
Ë&~
gpios
;

292 
GPIO_DRIVE_4MA
:

293 
	`GPIO_DR4R
(
gpi›‹t
Ë|
gpios
;

295 
GPIO_DRIVE_2MA
:

297 
	`GPIO_DR2R
(
gpi›‹t
Ë|
gpios
;

300 
	}
}

302 
	#PCTL_AF
(
pö
, 
af
Ë(◊fË<< (’öË<< 2))

	)

303 
	#PCTL_MASK
(
pö
Ë
	`PCTL_AF
(’ö), 0xf)

	)

321 
	$gpio_£t_af
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
Æt_func_num
, uöt8_à
gpios
)

323 
uöt32_t
 
p˘l32
;

324 
uöt8_t
 
pö_mask
;

325 
i
;

328 i‡(
Æt_func_num
 == 0) {

329 
	`GPIO_AFSEL
(
gpi›‹t
Ë&~
gpios
;

334 
	`GPIO_AFSEL
(
gpi›‹t
Ë|
gpios
;

336 
	`GPIO_DEN
(
gpi›‹t
Ë|
gpios
;

339 
p˘l32
 = 
	`GPIO_PCTL
(
gpi›‹t
);

340 
i
 = 0; i < 8; i++) {

341 
pö_mask
 = (1 << 
i
);

343 i‡(!(
gpios
 & 
pö_mask
)) {

347 
p˘l32
 &~
	`PCTL_MASK
(
i
);

348 
p˘l32
 |
	`PCTL_AF
(
i
, (
Æt_func_num
 & 0xf));

351 
	`GPIO_PCTL
(
gpi›‹t
Ë
p˘l32
;

352 
	}
}

365 
	$gpio_u∆ock_commô
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
)

368 
	`GPIO_LOCK
(
gpi›‹t
Ë
GPIO_LOCK_UNLOCK_CODE
;

370 
	`GPIO_CR
(
gpi›‹t
Ë|
gpios
;

372 
	`GPIO_LOCK
(
gpi›‹t
Ë~
GPIO_LOCK_UNLOCK_CODE
;

373 
	}
}

441 
	$gpio_toggÀ
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
)

444 
	`GPIO_DATA
(
gpi›‹t
)[
gpios
] ^
GPIO_ALL
;

445 
	}
}

527 
	$gpio_c⁄figuª_åiggî
(
uöt32_t
 
gpi›‹t
, 
gpio_åiggî
 
åiggî
,

528 
uöt8_t
 
gpios
)

530 
åiggî
) {

531 
GPIO_TRIG_LVL_LOW
:

532 
	`GPIO_IS
(
gpi›‹t
Ë|
gpios
;

533 
	`GPIO_IEV
(
gpi›‹t
Ë&~
gpios
;

535 
GPIO_TRIG_LVL_HIGH
:

536 
	`GPIO_IS
(
gpi›‹t
Ë|
gpios
;

537 
	`GPIO_IEV
(
gpi›‹t
Ë|
gpios
;

539 
GPIO_TRIG_EDGE_FALL
:

540 
	`GPIO_IS
(
gpi›‹t
Ë&~
gpios
;

541 
	`GPIO_IBE
(
gpi›‹t
Ë&~
gpios
;

542 
	`GPIO_IEV
(
gpi›‹t
Ë&~
gpios
;

544 
GPIO_TRIG_EDGE_RISE
:

545 
	`GPIO_IS
(
gpi›‹t
Ë&~
gpios
;

546 
	`GPIO_IBE
(
gpi›‹t
Ë&~
gpios
;

547 
	`GPIO_IEV
(
gpi›‹t
Ë|
gpios
;

549 
GPIO_TRIG_EDGE_BOTH
:

550 
	`GPIO_IS
(
gpi›‹t
Ë&~
gpios
;

551 
	`GPIO_IBE
(
gpi›‹t
Ë|
gpios
;

557 
	}
}

572 
	$gpio_íabÀ_öãºu±s
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
)

574 
	`GPIO_IM
(
gpi›‹t
Ë|
gpios
;

575 
	}
}

590 
	$gpio_dißbÀ_öãºu±s
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
)

592 
	`GPIO_IM
(
gpi›‹t
Ë|
gpios
;

593 
	}
}

	@lib/libopencm3/lib/lm4f/rcc.c

79 
	~<lib›ícm3/lm4f/rcc.h
>

106 
uöt32_t
 
	glm4f_rcc_sys˛k_‰eq
 = 16000000;

119 
	$rcc_c⁄figuª_xèl
(
xèl_t
 
xèl
)

121 
uöt32_t
 
ªg32
;

123 
ªg32
 = 
SYSCTL_RCC
;

124 
ªg32
 &~
SYSCTL_RCC_XTAL_MASK
;

125 
ªg32
 |(
xèl
 & 
SYSCTL_RCC_XTAL_MASK
);

126 
SYSCTL_RCC
 = 
ªg32
;

127 
	}
}

134 
	$rcc_dißbÀ_maö_osc
()

136 
SYSCTL_RCC
 |
SYSCTL_RCC_MOSCDIS
;

137 
	}
}

144 
	$rcc_dißbÀ_öãøl_osc
()

146 
SYSCTL_RCC
 |
SYSCTL_RCC_IOSCDIS
;

147 
	}
}

154 
	$rcc_íabÀ_maö_osc
()

156 
SYSCTL_RCC
 &~
SYSCTL_RCC_MOSCDIS
;

157 
	}
}

164 
	$rcc_íabÀ_öãøl_osc
()

166 
SYSCTL_RCC
 &~
SYSCTL_RCC_IOSCDIS
;

167 
	}
}

177 
	$rcc_íabÀ_rcc2
()

179 
SYSCTL_RCC2
 |
SYSCTL_RCC2_USERCC2
;

180 
	}
}

190 
	$rcc_∂l_off
()

192 
SYSCTL_RCC2
 |
SYSCTL_RCC2_PWRDN2
;

193 
	}
}

203 
	$rcc_∂l_⁄
()

205 
SYSCTL_RCC2
 &~
SYSCTL_RCC2_PWRDN2
;

206 
	}
}

216 
	$rcc_£t_osc_sour˚
(
osc_§c
 
§c
)

218 
uöt32_t
 
ªg32
;

220 
ªg32
 = 
SYSCTL_RCC2
;

221 
ªg32
 &~
SYSCTL_RCC2_OSCSRC2_MASK
;

222 
ªg32
 |(
§c
 & 
SYSCTL_RCC2_OSCSRC2_MASK
);

223 
SYSCTL_RCC2
 = 
ªg32
;

224 
	}
}

235 
	$rcc_∂l_by∑ss_dißbÀ
()

237 
SYSCTL_RCC2
 &~
SYSCTL_RCC2_BYPASS2
;

238 
	}
}

249 
	$rcc_∂l_by∑ss_íabÀ
()

251 
SYSCTL_RCC2
 |
SYSCTL_RCC2_BYPASS2
;

252 
	}
}

273 
	$rcc_£t_∂l_divis‹
(
uöt8_t
 
div400
)

275 
uöt32_t
 
ªg32
;

277 
SYSCTL_RCC
 |
SYSCTL_RCC_USESYSDIV
;

279 
ªg32
 = 
SYSCTL_RCC2
;

280 
ªg32
 &~
SYSCTL_RCC2_SYSDIV400_MASK
;

281 
ªg32
 |((
div400
 - 1Ë<< 22Ë& 
SYSCTL_RCC2_SYSDIV400_MASK
;

283 
ªg32
 |
SYSCTL_RCC2_DIV400
;

284 
SYSCTL_RCC2
 = 
ªg32
;

285 
	}
}

294 
	$rcc_£t_pwm_divis‹
(
pwm_˛kdiv
 
div
)

296 
uöt32_t
 
ªg32
;

298 
ªg32
 = 
SYSCTL_RCC
;

299 
ªg32
 &~
SYSCTL_RCC_PWMDIV_MASK
;

300 
ªg32
 |(
div
 & 
SYSCTL_RCC_PWMDIV_MASK
);

301 
SYSCTL_RCC
 = 
ªg32
;

302 
	}
}

312 
	$rcc_usb_∂l_off
()

314 
SYSCTL_RCC2
 |
SYSCTL_RCC2_USBPWRDN
;

315 
	}
}

325 
	$rcc_usb_∂l_⁄
()

327 
SYSCTL_RCC2
 &~
SYSCTL_RCC2_USBPWRDN
;

328 
	}
}

336 
	$rcc_waô_f‹_∂l_ªady
()

338 !(
SYSCTL_PLLSTAT
 & 
SYSCTL_PLLSTAT_LOCK
));

339 
	}
}

364 
	$rcc_ch™ge_∂l_divis‹
(
uöt8_t
 
∂l_div400
)

367 
	`rcc_∂l_by∑ss_íabÀ
();

369 
	`rcc_£t_∂l_divis‹
(
∂l_div400
);

371 
	`rcc_waô_f‹_∂l_ªady
();

373 
	`rcc_∂l_by∑ss_dißbÀ
();

375 
lm4f_rcc_sys˛k_‰eq
 = (
uöt32_t
)400E6 / 
∂l_div400
;

376 
	}
}

383 
uöt32_t
 
	$rcc_gë_sy°em_˛ock_‰equícy
()

385  
lm4f_rcc_sys˛k_‰eq
;

386 
	}
}

389 
uöt32_t
 
	$xèl_to_‰eq
(
xèl_t
 
xèl
)

391 c⁄° 
uöt32_t
 
‰eqs
[] = {

415  
‰eqs
[
xèl
 - 
XTAL_4M
];

416 
	}
}

443 
	$rcc_sys˛k_c⁄fig
(
osc_§c
 
§c
, 
xèl_t
 
xèl
, 
uöt8_t
 
∂l_div400
)

449 
	`rcc_∂l_by∑ss_íabÀ
();

452 i‡(
§c
 =
OSCSRC_MOSC
) {

453 
	`rcc_íabÀ_maö_osc
();

457 
	`rcc_íabÀ_rcc2
();

460 
	`rcc_c⁄figuª_xèl
(
xèl
);

462 
	`rcc_£t_osc_sour˚
(
§c
);

463 i‡(
∂l_div400
) {

465 
	`rcc_∂l_⁄
();

467 
	`rcc_ch™ge_∂l_divis‹
(
∂l_div400
);

470 
§c
) {

471 
OSCSRC_PIOSC
:

472 
lm4f_rcc_sys˛k_‰eq
 = 16000000;

474 
OSCSRC_PIOSC_D4
:

475 
lm4f_rcc_sys˛k_‰eq
 = 4000000;

477 
OSCSRC_MOSC
:

478 
lm4f_rcc_sys˛k_‰eq
 = 
	`xèl_to_‰eq
(
xèl
);

480 
OSCSRC_32K_EXT
:

481 
lm4f_rcc_sys˛k_‰eq
 = 32768;

483 
OSCSRC_30K_INT
:

490 
lm4f_rcc_sys˛k_‰eq
 = 0;

494 
	}
}

	@lib/libopencm3/lib/lm4f/systemcontrol.c

20 
	~<lib›ícm3/lm4f/sy°emc⁄åﬁ.h
>

27 
	$≥rùh_˛ock_íabÀ
(
lm4f_˛kí
 
≥rùh
)

29 
	`MMIO32
(
SYSCTL_BASE
 + (
≥rùh
 >> 5)) |= 1 << (periph & 0x1f);

30 
	}
}

37 
	$≥rùh_˛ock_dißbÀ
(
lm4f_˛kí
 
≥rùh
)

39 
	`MMIO32
(
SYSCTL_BASE
 + (
≥rùh
 >> 5)) &= ~(1 << (periph & 0x1f));

40 
	}
}

	@lib/libopencm3/lib/lm4f/uart.c

41 
	~<lib›ícm3/lm4f/u¨t.h
>

42 
	~<lib›ícm3/lm4f/sy°emc⁄åﬁ.h
>

43 
	~<lib›ícm3/lm4f/rcc.h
>

93 
	$u¨t_íabÀ
(
uöt32_t
 
u¨t
)

95 
	`UART_CTL
(
u¨t
Ë|(
UART_CTL_UARTEN
 | 
UART_CTL_RXE
 | 
UART_CTL_TXE
);

96 
	}
}

103 
	$u¨t_dißbÀ
(
uöt32_t
 
u¨t
)

105 
	`UART_CTL
(
u¨t
Ë&~
UART_CTL_UARTEN
;

106 
	}
}

114 
	$u¨t_£t_baudøã
(
uöt32_t
 
u¨t
, uöt32_à
baud
)

116 
uöt32_t
 
˛ock
;

119 i‡(
	`UART_CC
(
u¨t
Ë=
UART_CC_CS_PIOSC
) {

120 
˛ock
 = 16000000;

122 
˛ock
 = 
	`rcc_gë_sy°em_˛ock_‰equícy
();

126 
uöt32_t
 
div
 = (((
˛ock
 * 8Ë/ 
baud
) + 1) / 2;

129 
	`UART_IBRD
(
u¨t
Ë
div
 / 64;

130 
	`UART_FBRD
(
u¨t
Ë
div
 % 64;

131 
	}
}

139 
	$u¨t_£t_d©abôs
(
uöt32_t
 
u¨t
, 
uöt8_t
 
d©abôs
)

141 
uöt32_t
 
ªg32
, 
bôöt32_t
;

144 
bôöt32_t
 = (
d©abôs
 - 5) << 5;

148 
ªg32
 = 
	`UART_LCRH
(
u¨t
);

149 
ªg32
 &~
UART_LCRH_WLEN_MASK
;

150 
ªg32
 |
bôöt32_t
;

151 
	`UART_LCRH
(
u¨t
Ë
ªg32
;

152 
	}
}

160 
	$u¨t_£t_°›bôs
(
uöt32_t
 
u¨t
, 
uöt8_t
 
°›bôs
)

162 i‡(
°›bôs
 == 2) {

163 
	`UART_LCRH
(
u¨t
Ë|
UART_LCRH_STP2
;

165 
	`UART_LCRH
(
u¨t
Ë&~
UART_LCRH_STP2
;

167 
	}
}

175 
	$u¨t_£t_∑rôy
(
uöt32_t
 
u¨t
, 
u¨t_∑rôy
 
∑rôy
)

177 
uöt32_t
 
ªg32
;

179 
ªg32
 = 
	`UART_LCRH
(
u¨t
);

180 
ªg32
 |
UART_LCRH_PEN
;

181 
ªg32
 &~(
UART_LCRH_SPS
 | 
UART_LCRH_EPS
);

183 
∑rôy
) {

184 
UART_PARITY_NONE
:

186 
	`UART_LCRH
(
u¨t
Ë&~
UART_LCRH_PEN
;

188 
UART_PARITY_ODD
:

190 
UART_PARITY_EVEN
:

191 
ªg32
 |
UART_LCRH_EPS
;

193 
UART_PARITY_STICK_0
:

194 
ªg32
 |(
UART_LCRH_SPS
 | 
UART_LCRH_EPS
);

196 
UART_PARITY_STICK_1
:

197 
ªg32
 |
UART_LCRH_SPS
;

201 
	`UART_LCRH
(
u¨t
Ë
ªg32
;

202 
	}
}

216 
	$u¨t_£t_Êow_c⁄åﬁ
(
uöt32_t
 
u¨t
, 
u¨t_Êow˘l
 
Êow
)

218 
uöt32_t
 
ªg32
 = 
	`UART_CTL
(
u¨t
);

220 
ªg32
 &~(
UART_CTL_RTSEN
 | 
UART_CTL_CTSEN
);

222 i‡(
Êow
 =
UART_FLOWCTL_RTS
) {

223 
ªg32
 |
UART_CTL_RTSEN
;

224 } i‡(
Êow
 =
UART_FLOWCTL_CTS
) {

225 
ªg32
 |
UART_CTL_CTSEN
;

226 } i‡(
Êow
 =
UART_FLOWCTL_RTS_CTS
) {

227 
ªg32
 |(
UART_CTL_RTSEN
 | 
UART_CTL_CTSEN
);

230 
	`UART_CTL
(
u¨t
Ë
ªg32
;

231 
	}
}

238 
	$u¨t_˛ock_‰om_piosc
(
uöt32_t
 
u¨t
)

240 
	`UART_CC
(
u¨t
Ë
UART_CC_CS_PIOSC
;

241 
	}
}

248 
	$u¨t_˛ock_‰om_sys˛k
(
uöt32_t
 
u¨t
)

250 
	`UART_CC
(
u¨t
Ë
UART_CC_CS_SYSCLK
;

251 
	}
}

275 
	$u¨t_£nd
(
uöt32_t
 
u¨t
, 
uöt16_t
 
d©a
)

277 
d©a
 &= 0xFF;

278 
	`UART_DR
(
u¨t
Ë
d©a
;

279 
	}
}

287 
uöt16_t
 
	$u¨t_ªcv
(
uöt32_t
 
u¨t
)

289  
	`UART_DR
(
u¨t
Ë& 
UART_DR_DATA_MASK
;

290 
	}
}

303 
	$u¨t_waô_£nd_ªady
(
uöt32_t
 
u¨t
)

306 
	`UART_FR
(
u¨t
Ë& 
UART_FR_TXFF
);

307 
	}
}

316 
	$u¨t_waô_ªcv_ªady
(
uöt32_t
 
u¨t
)

319 
	`UART_FR
(
u¨t
Ë& 
UART_FR_RXFE
);

320 
	}
}

330 
	$u¨t_£nd_blockög
(
uöt32_t
 
u¨t
, 
uöt16_t
 
d©a
)

332 
	`u¨t_waô_£nd_ªady
(
u¨t
);

333 
	`u¨t_£nd
(
u¨t
, 
d©a
);

334 
	}
}

344 
uöt16_t
 
	$u¨t_ªcv_blockög
(
uöt32_t
 
u¨t
)

346 
	`u¨t_waô_ªcv_ªady
(
u¨t
);

347  
	`u¨t_ªcv
(
u¨t
);

348 
	}
}

430 
	$u¨t_íabÀ_öãºu±s
(
uöt32_t
 
u¨t
, 
u¨t_öãºu±_Êag
 
öts
)

432 
	`UART_IM
(
u¨t
Ë|
öts
;

433 
	}
}

446 
	$u¨t_dißbÀ_öãºu±s
(
uöt32_t
 
u¨t
, 
u¨t_öãºu±_Êag
 
öts
)

448 
	`UART_IM
(
u¨t
Ë&~
öts
;

449 
	}
}

459 
	$u¨t_íabÀ_rx_öãºu±
(
uöt32_t
 
u¨t
)

461 
	`u¨t_íabÀ_öãºu±s
(
u¨t
, 
UART_INT_RX
);

462 
	}
}

469 
	$u¨t_dißbÀ_rx_öãºu±
(
uöt32_t
 
u¨t
)

471 
	`u¨t_dißbÀ_öãºu±s
(
u¨t
, 
UART_INT_RX
);

472 
	}
}

482 
	$u¨t_íabÀ_tx_öãºu±
(
uöt32_t
 
u¨t
)

484 
	`u¨t_íabÀ_öãºu±s
(
u¨t
, 
UART_INT_TX
);

485 
	}
}

492 
	$u¨t_dißbÀ_tx_öãºu±
(
uöt32_t
 
u¨t
)

494 
	`u¨t_dißbÀ_öãºu±s
(
u¨t
, 
UART_INT_TX
);

495 
	}
}

508 
	$u¨t_˛ór_öãºu±_Êag
(
uöt32_t
 
u¨t
, 
u¨t_öãºu±_Êag
 
öts
)

510 
	`UART_ICR
(
u¨t
Ë|
öts
;

511 
	}
}

527 
	$u¨t_íabÀ_rx_dma
(
uöt32_t
 
u¨t
)

529 
	`UART_DMACTL
(
u¨t
Ë|
UART_DMACTL_RXDMAE
;

530 
	}
}

537 
	$u¨t_dißbÀ_rx_dma
(
uöt32_t
 
u¨t
)

539 
	`UART_DMACTL
(
u¨t
Ë&~
UART_DMACTL_RXDMAE
;

540 
	}
}

547 
	$u¨t_íabÀ_tx_dma
(
uöt32_t
 
u¨t
)

549 
	`UART_DMACTL
(
u¨t
Ë|
UART_DMACTL_TXDMAE
;

550 
	}
}

557 
	$u¨t_dißbÀ_tx_dma
(
uöt32_t
 
u¨t
)

559 
	`UART_DMACTL
(
u¨t
Ë&~
UART_DMACTL_TXDMAE
;

560 
	}
}

594 
	$u¨t_íabÀ_fifo
(
uöt32_t
 
u¨t
)

596 
	`UART_LCRH
(
u¨t
Ë|
UART_LCRH_FEN
;

597 
	}
}

604 
	$u¨t_dißbÀ_fifo
(
uöt32_t
 
u¨t
)

606 
	`UART_LCRH
(
u¨t
Ë&~
UART_LCRH_FEN
;

607 
	}
}

616 
	$u¨t_£t_fifo_åiggî_Àvñs
(
uöt32_t
 
u¨t
,

617 
u¨t_fifo_rx_åiggî_Àvñ
 
rx_Àvñ
,

618 
u¨t_fifo_tx_åiggî_Àvñ
 
tx_Àvñ
)

620 
	`UART_IFLS
(
u¨t
Ë
rx_Àvñ
 | 
tx_Àvñ
;

621 
	}
}

	@lib/libopencm3/lib/lm4f/vector_chipset.c

20 
	$¥e_maö
()

23 
SCB_CPACR
 |
SCB_CPACR_FULL
 * (
SCB_CPACR_CP10
 | 
SCB_CPACR_CP11
);

24 
	}
}

	@lib/libopencm3/lib/lpc13xx/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 
	gLIBNAME
 = 
lib›ícm3_Õc13xx


21 
SRCLIBDIR
 ?= ..

23 
CC
 = 
	$$
(
PREFIX
)
gcc


24 
AR
 = 
	$$
(
PREFIX
)
¨


25 
TGT_CFLAGS
 = -
Os
 \

26 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

27 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

28 -
Wundef
 -
Wshadow
 \

29 -
I
../../
ö˛ude
 -
‚o
-
comm⁄
 \

30 -
m˝u
=
c‹ãx
-
m3
 -
mthumb
 
	`$
(
FP_FLAGS
Ë-
W°ri˘
-
¥ŸŸy≥s
 \

31 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DLPC13XX


32 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

33 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

34 #ARFLAGS = 
rcsv


35 
ARFLAGS
 = 
rcs


37 
OBJS
 +
gpio
.
o


39 
VPATH
 +../
cm3


41 
ö˛ude
 ../
Makefûe
.include

	@lib/libopencm3/lib/lpc13xx/gpio.c

34 
	~<lib›ícm3/Õc13xx/gpio.h
>

36 
	$gpio_£t
(
uöt32_t
 
gpi›‹t
, 
uöt16_t
 
gpios
)

38 
	`GPIO_DATA
(
gpi›‹t
Ë
gpios
;

39 
	}
}

	@lib/libopencm3/lib/lpc17xx/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 
	gLIBNAME
 = 
lib›ícm3_Õc17xx


21 
SRCLIBDIR
 ?= ..

23 
CC
 = 
	$$
(
PREFIX
)
gcc


24 
AR
 = 
	$$
(
PREFIX
)
¨


25 
TGT_CFLAGS
 = -
Os
 \

26 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

27 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

28 -
Wundef
 -
Wshadow
 \

29 -
I
../../
ö˛ude
 -
‚o
-
comm⁄
 \

30 -
m˝u
=
c‹ãx
-
m3
 -
mthumb
 
	`$
(
FP_FLAGS
Ë-
W°ri˘
-
¥ŸŸy≥s
 \

31 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DLPC17XX


32 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

33 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

34 #ARFLAGS = 
rcsv


35 
ARFLAGS
 = 
rcs


37 
OBJS
 +
gpio
.
o


38 
OBJS
 +
pwr
.
o


40 
VPATH
 +../
cm3


42 
ö˛ude
 ../
Makefûe
.include

	@lib/libopencm3/lib/lpc17xx/gpio.c

35 
	~<lib›ícm3/Õc17xx/gpio.h
>

37 
	$gpio_£t
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
)

39 
	`GPIO_SET
(
gpi›‹t
Ë
gpios
;

40 
	}
}

42 
	$gpio_˛ór
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
)

44 
	`GPIO_CLR
(
gpi›‹t
Ë
gpios
;

45 
	}
}

	@lib/libopencm3/lib/lpc17xx/pwr.c

35 
	~<lib›ícm3/Õc17xx/pwr.h
>

37 
	$pwr_íabÀ_≥rùhîÆs
(
uöt32_t
 
≥rùhîÆs
)

39 
PWR_PCONP
 |
≥rùhîÆs
;

40 
	}
}

42 
	$pwr_dißbÀ_≥rùhîÆs
(
uöt32_t
 
≥rùhîÆs
)

44 
PWR_PCONP
 &~
≥rùhîÆs
;

45 
	}
}

	@lib/libopencm3/lib/lpc43xx/gpio.c

35 
	~<lib›ícm3/Õc43xx/gpio.h
>

37 
	$gpio_£t
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
)

39 
	`GPIO_SET
(
gpi›‹t
Ë
gpios
;

40 
	}
}

42 
	$gpio_˛ór
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
)

44 
	`GPIO_CLR
(
gpi›‹t
Ë
gpios
;

45 
	}
}

47 
	$gpio_toggÀ
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
)

49 
	`GPIO_NOT
(
gpi›‹t
Ë
gpios
;

50 
	}
}

	@lib/libopencm3/lib/lpc43xx/i2c.c

40 
	~<lib›ícm3/Õc43xx/i2c.h
>

41 
	~<lib›ícm3/Õc43xx/scu.h
>

42 
	~<lib›ícm3/Õc43xx/cgu.h
>

44 
	$i2c0_öô
(c⁄° 
uöt16_t
 
duty_cy˛e_cou¡
)

47 
SCU_SFSI2C0
 = 
SCU_I2C0_NOMINAL
;

49 
I2C0_SCLH
 = 
duty_cy˛e_cou¡
;

50 
I2C0_SCLL
 = 
duty_cy˛e_cou¡
;

53 
I2C0_CONCLR
 = (
I2C_CONCLR_AAC
 | 
I2C_CONCLR_SIC


54 | 
I2C_CONCLR_STAC
 | 
I2C_CONCLR_I2ENC
);

57 
I2C0_CONSET
 = 
I2C_CONSET_I2EN
;

58 
	}
}

61 
	$i2c0_tx_°¨t
()

63 
I2C0_CONCLR
 = 
I2C_CONCLR_SIC
;

64 
I2C0_CONSET
 = 
I2C_CONSET_STA
;

65 !(
I2C0_CONSET
 & 
I2C_CONSET_SI
));

66 
I2C0_CONCLR
 = 
I2C_CONCLR_STAC
;

67 
	}
}

70 
	$i2c0_tx_byã
(
uöt8_t
 
byã
)

72 i‡(
I2C0_CONSET
 & 
I2C_CONSET_STA
) {

73 
I2C0_CONCLR
 = 
I2C_CONCLR_STAC
;

75 
I2C0_DAT
 = 
byã
;

76 
I2C0_CONCLR
 = 
I2C_CONCLR_SIC
;

77 !(
I2C0_CONSET
 & 
I2C_CONSET_SI
));

78 
	}
}

81 
uöt8_t
 
	$i2c0_rx_byã
()

83 i‡(
I2C0_CONSET
 & 
I2C_CONSET_STA
) {

84 
I2C0_CONCLR
 = 
I2C_CONCLR_STAC
;

86 
I2C0_CONCLR
 = 
I2C_CONCLR_SIC
;

87 !(
I2C0_CONSET
 & 
I2C_CONSET_SI
));

88  
I2C0_DAT
;

89 
	}
}

92 
	$i2c0_°›
()

94 i‡(
I2C0_CONSET
 & 
I2C_CONSET_STA
) {

95 
I2C0_CONCLR
 = 
I2C_CONCLR_STAC
;

97 
I2C0_CONSET
 = 
I2C_CONSET_STO
;

98 
I2C0_CONCLR
 = 
I2C_CONCLR_SIC
;

99 
	}
}

	@lib/libopencm3/lib/lpc43xx/ipc.c

20 
	~<lib›ícm3/Õc43xx/ùc.h
>

21 
	~<lib›ícm3/Õc43xx/¸eg.h
>

22 
	~<lib›ícm3/Õc43xx/rgu.h
>

25 
	$ùc_hÆt_m0
()

27 vﬁ©ûê
uöt32_t
 
r°_a˘ive_°©us1
;

30 
r°_a˘ive_°©us1
 = 
RESET_ACTIVE_STATUS1
;

33 
r°_a˘ive_°©us1
 & 
RESET_CTRL1_M0APP_RST
) {

34 
RESET_CTRL1
 = ((~
r°_a˘ive_°©us1
Ë| 
RESET_CTRL1_M0APP_RST
);

35 
r°_a˘ive_°©us1
 = 
RESET_ACTIVE_STATUS1
;

37 
	}
}

39 
	$ùc_°¨t_m0
(
uöt32_t
 
cm0_ba£addr
)

41 vﬁ©ûê
uöt32_t
 
r°_a˘ive_°©us1
;

44 
CREG_M0APPMEMMAP
 = 
cm0_ba£addr
;

49 
r°_a˘ive_°©us1
 = 
RESET_ACTIVE_STATUS1
;

53 !(
r°_a˘ive_°©us1
 & 
RESET_CTRL1_M0APP_RST
)) {

54 
RESET_CTRL1
 = ((~
r°_a˘ive_°©us1
Ë& ~
RESET_CTRL1_M0APP_RST
);

55 
r°_a˘ive_°©us1
 = 
RESET_ACTIVE_STATUS1
;

57 
	}
}

	@lib/libopencm3/lib/lpc43xx/m0/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

5 ## 
C›yright
 (
C
Ë2012 
Mich´l
 
Ossm™n
 <
mike
@
ossm™n
.
com
>

6 ## 
C›yright
 (
C
Ë2012/2013 
Bíjamö
 
Vînoux
 <
tô™mkd
@
gmaû
.
com
>

8 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


9 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


10 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


11 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

13 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

14 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


15 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


16 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

18 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


19 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

22 
	gLIBNAME
 = 
lib›ícm3_Õc43xx_m0


23 
SRCLIBDIR
 ?= ../..

25 
CC
 = 
	$$
(
PREFIX
)
gcc


26 
AR
 = 
	$$
(
PREFIX
)
¨


27 
TGT_CFLAGS
 = -
O2
 -
WÆl
 -
Wexåa
 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

28 -
m˝u
=
c‹ãx
-
m0
 -
mthumb
 -
W°ri˘
-
¥ŸŸy≥s
 \

29 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DLPC43XX
 -
DLPC43XX_M0


30 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

31 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

32 #ARFLAGS = 
rcsv


33 
ARFLAGS
 = 
rcs


35 #LPC43xx 
comm⁄
 
fûes
 
M4
 / 
M0


36 
OBJ_LPC43XX
 = 
gpio
.
o
 
scu
.ÿ
i2c
.ÿ
s•
.ÿ
u¨t
.ÿ
timî
.o

38 #LPC43xx 
M0
 
•ecific
 
fûe
 + 
Gíîic
 
LPC43xx
 
M4
/M0 
fûes


39 
OBJS
 = 
	$$
(
OBJ_LPC43XX
)

41 
VPATH
 +../:../../
cm3


43 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/lpc43xx/m4/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

5 ## 
C›yright
 (
C
Ë2012 
Mich´l
 
Ossm™n
 <
mike
@
ossm™n
.
com
>

6 ## 
C›yright
 (
C
Ë2012 
Bíjamö
 
Vînoux
 <
tô™mkd
@
gmaû
.
com
>

7 ## 
C›yright
 (
C
Ë2013 
AÀx™dru
 
Gagniuc
 <
mr
.
nuke
.
me
@
gmaû
.
com
>

9 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


10 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


11 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


12 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

14 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

15 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


16 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


17 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

19 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


20 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

23 
	gLIBNAME
 = 
lib›ícm3_Õc43xx


24 
SRCLIBDIR
 ?= ../..

26 
FP_FLAGS
 ?-
mÊﬂt
-
abi
=
h¨d
 -
mÂu
=
Âv4
-
•
-
d16


27 
CC
 = 
	$$
(
PREFIX
)
gcc


28 
AR
 = 
	$$
(
PREFIX
)
¨


29 
TGT_CFLAGS
 = -
O2
 \

30 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

31 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

32 -
Wundef
 -
Wshadow
 \

33 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

34 -
m˝u
=
c‹ãx
-
m4
 -
mthumb
 -
W°ri˘
-
¥ŸŸy≥s
 \

35 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 \

36 
	`$
(
FP_FLAGS
Ë-
DLPC43XX
 -
DLPC43XX_M4


37 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

38 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

40 
ARFLAGS
 = 
rcs


42 #LPC43xx 
comm⁄
 
fûes
 
M4
 / 
M0


43 
OBJ_LPC43XX
 = 
gpio
.
o
 
scu
.ÿ
i2c
.ÿ
s•
.ÿ
u¨t
.ÿ
timî
.o

45 #LPC43xx 
M4
 
•ecific
 
fûe
 + 
Gíîic
 
LPC43xx
 M4/
M0
 
fûes


46 
OBJS
 = 
	$$
(
OBJ_LPC43XX
Ë
ùc
.
o


48 
VPATH
 +../:../../
cm3


50 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/lpc43xx/m4/vector_chipset.c

21 
	~<lib›ícm3/cm3/comm⁄.h
>

23 
_ëext_øm
, 
_ãxt_øm
, 
_ëext_rom
;

25 
	#CREG_M4MEMMAP
 
	`MMIO32
((0x40043000U + 0x100))

	)

27 
	$¥e_maö
()

29 vﬁ©ûê*
§c
, *
de°
;

32 i‡((&
_ëext_øm
-&
_ãxt_øm
) > 0) {

33 
§c
 = &
_ëext_rom
-(&
_ëext_øm
-&
_ãxt_øm
);

37 
CREG_M4MEMMAP
 = ()
§c
;

39 
de°
 = &
_ãxt_øm
; de° < &
_ëext_øm
; ) {

40 *
de°
++ = *
§c
++;

44 
CREG_M4MEMMAP
 = ()&
_ãxt_øm
;

48 
	}
}

	@lib/libopencm3/lib/lpc43xx/scu.c

35 
	~<lib›ícm3/Õc43xx/scu.h
>

40 
	$scu_pömux
(
scu_gΩ_pö_t
 
group_pö
, 
uöt32_t
 
scu_c⁄f
)

42 
	`MMIO32
(
group_pö
Ë
scu_c⁄f
;

43 
	}
}

	@lib/libopencm3/lib/lpc43xx/ssp.c

35 
	~<lib›ícm3/Õc43xx/s•.h
>

36 
	~<lib›ícm3/Õc43xx/cgu.h
>

39 
	$s•_dißbÀ
(
s•_num_t
 
s•_num
)

41 
uöt32_t
 
s•_p‹t
;

43 i‡(
s•_num
 =
SSP0_NUM
) {

44 
s•_p‹t
 = 
SSP0
;

46 
s•_p‹t
 = 
SSP1
;

49 
	`SSP_CR1
(
s•_p‹t
) = 0x0;

50 
	}
}

55 
	$s•_öô
(
s•_num_t
 
s•_num
,

56 
s•_d©asize_t
 
d©a_size
,

57 
s•_‰ame_f‹m©_t
 
‰ame_f‹m©
,

58 
s•_˝ﬁ_˝ha_t
 
˝ﬁ_˝ha_f‹m©
,

59 
uöt8_t
 
£rül_˛ock_øã
,

60 
uöt8_t
 
˛k_¥esˇÀ
,

61 
s•_mode_t
 
mode
,

62 
s•_ma°î_¶ave_t
 
ma°î_¶ave
,

63 
s•_¶ave_›ti⁄_t
 
¶ave_›ti⁄
)

65 
uöt32_t
 
s•_p‹t
;

66 
uöt32_t
 
˛ock
;

68 i‡(
s•_num
 =
SSP0_NUM
) {

69 
s•_p‹t
 = 
SSP0
;

71 
s•_p‹t
 = 
SSP1
;

75 
CGU_BASE_SSP1_CLK
 =

76 
	`CGU_BASE_SSP1_CLK_CLK_SEL
(
CGU_SRC_PLL1
)

77 | 
CGU_BASE_SSP1_CLK_AUTOBLOCK
;

80 
	`SSP_CR1
(
s•_p‹t
) = 0x0;

83 
˛ock
 = 
£rül_˛ock_øã
;

84 
	`SSP_CPSR
(
s•_p‹t
Ë
˛k_¥esˇÀ
;

85 
	`SSP_CR0
(
s•_p‹t
) =

86 (
d©a_size
 | 
‰ame_f‹m©
 | 
˝ﬁ_˝ha_f‹m©
 | (
˛ock
<<8));

89 
	`SSP_CR1
(
s•_p‹t
Ë(
SSP_ENABLE
 | 
mode
 | 
ma°î_¶ave
 | 
¶ave_›ti⁄
);

90 
	}
}

92 
	$s•_waô_u¡û_nŸ_busy
(
s•_num_t
 
s•_num
)

94 
uöt32_t
 
s•_p‹t
;

96 i‡(
s•_num
 =
SSP0_NUM
) {

97 
s•_p‹t
 = 
SSP0
;

99 
s•_p‹t
 = 
SSP1
;

102 (
	`SSP_SR
(
s•_p‹t
Ë& 
SSP_SR_BSY
));

103 
	}
}

106 
uöt16_t
 
	$s•_å™s„r
(
s•_num_t
 
s•_num
, 
uöt16_t
 
d©a
)

108 
uöt32_t
 
s•_p‹t
;

110 i‡(
s•_num
 =
SSP0_NUM
) {

111 
s•_p‹t
 = 
SSP0
;

113 
s•_p‹t
 = 
SSP1
;

117 (
	`SSP_SR
(
s•_p‹t
Ë& 
SSP_SR_TNF
) == 0);

119 
	`SSP_DR
(
s•_p‹t
Ë
d©a
;

130 
	`s•_waô_u¡û_nŸ_busy
(
s•_num
);

133 (
	`SSP_SR
(
s•_p‹t
Ë& 
SSP_SR_RNE
) == 0);

135  
	`SSP_DR
(
s•_p‹t
);

136 
	}
}

	@lib/libopencm3/lib/lpc43xx/timer.c

23 
	~<lib›ícm3/Õc43xx/timî.h
>

25 
	$timî_ª£t
(
uöt32_t
 
timî_≥rùhîÆ
)

27 
	`TIMER_TCR
(
timî_≥rùhîÆ
Ë|
TIMER_TCR_CRST
;

28 
	`TIMER_TCR
(
timî_≥rùhîÆ
Ë&~
TIMER_TCR_CRST
;

29 
	}
}

31 
	$timî_íabÀ_cou¡î
(
uöt32_t
 
timî_≥rùhîÆ
)

33 
	`TIMER_TCR
(
timî_≥rùhîÆ
Ë|
TIMER_TCR_CEN
;

34 
	}
}

36 
	$timî_dißbÀ_cou¡î
(
uöt32_t
 
timî_≥rùhîÆ
)

38 
	`TIMER_TCR
(
timî_≥rùhîÆ
Ë&~
TIMER_TCR_CEN
;

39 
	}
}

41 
	$timî_£t_cou¡î
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
cou¡
)

43 
	`TIMER_TC
(
timî_≥rùhîÆ
Ë
cou¡
;

44 
	}
}

46 
uöt32_t
 
	$timî_gë_cou¡î
(
uöt32_t
 
timî_≥rùhîÆ
)

48  
	`TIMER_TC
(
timî_≥rùhîÆ
);

49 
	}
}

51 
uöt32_t
 
	$timî_gë_¥esˇÀr
(
uöt32_t
 
timî_≥rùhîÆ
)

53  
	`TIMER_PR
(
timî_≥rùhîÆ
);

54 
	}
}

56 
	$timî_£t_¥esˇÀr
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
¥esˇÀr
)

58 
	`TIMER_PR
(
timî_≥rùhîÆ
Ë
¥esˇÀr
;

59 
	}
}

61 
	$timî_£t_mode
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
mode
)

63 
	`TIMER_CTCR
(
timî_≥rùhîÆ
Ë
mode
 |

64 (
	`TIMER_CTCR
(
timî_≥rùhîÆ
Ë& 
TIMER_CTCR_MODE_MASK
);

65 
	}
}

67 
	$timî_£t_cou¡_öput
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
öput
)

69 
	`TIMER_CTCR
(
timî_≥rùhîÆ
Ë
öput
 |

70 (
	`TIMER_CTCR
(
timî_≥rùhîÆ
Ë& 
TIMER_CTCR_CINSEL_MASK
);

71 
	}
}

	@lib/libopencm3/lib/lpc43xx/uart.c

20 
	~<lib›ícm3/Õc43xx/u¨t.h
>

21 
	~<lib›ícm3/Õc43xx/cgu.h
>

23 
	#UART_SRC_32K
 0x00

	)

24 
	#UART_SRC_IRC
 0x01

	)

25 
	#UART_SRC_ENET_RX
 0x02

	)

26 
	#UART_SRC_ENET_TX
 0x03

	)

27 
	#UART_SRC_GP_CLKIN
 0x04

	)

28 
	#UART_SRC_XTAL
 0x06

	)

29 
	#UART_SRC_PLL0USB
 0x07

	)

30 
	#UART_SRC_PLL0AUDIO
 0x08

	)

31 
	#UART_SRC_PLL1
 0x09

	)

32 
	#UART_SRC_IDIVA
 0x0C

	)

33 
	#UART_SRC_IDIVB
 0x0D

	)

34 
	#UART_SRC_IDIVC
 0x0E

	)

35 
	#UART_SRC_IDIVD
 0x0F

	)

36 
	#UART_SRC_IDIVE
 0x10

	)

38 
	#UART_CGU_AUTOBLOCK_CLOCK_BIT
 11

	)

40 
	#UART_CGU_BASE_CLK_SEL_SHIFT
 24

	)

42 
uöt32_t
 
	gdummy_ªad
;

47 
	$u¨t_öô
(
u¨t_num_t
 
u¨t_num
, 
u¨t_d©abô_t
 
d©a_nb_bôs
,

48 
u¨t_°›bô_t
 
d©a_nb_°›
, 
u¨t_∑rôy_t
 
d©a_∑rôy
,

49 
uöt16_t
 
u¨t_divis‹
, 
uöt8_t
 
u¨t_divaddvÆ
, uöt8_à
u¨t_mulvÆ
)

51 
uöt32_t
 
l¸_c⁄fig
;

52 
uöt32_t
 
u¨t_p‹t
;

54 
u¨t_p‹t
 = 
u¨t_num
;

56 
u¨t_num
) {

57 
UART0_NUM
:

59 
CGU_BASE_UART0_CLK
 = (1<<
UART_CGU_AUTOBLOCK_CLOCK_BIT
) |

60 (
CGU_SRC_PLL1
<<
UART_CGU_BASE_CLK_SEL_SHIFT
);

63 
UART1_NUM
:

65 
CGU_BASE_UART1_CLK
 = (1<<
UART_CGU_AUTOBLOCK_CLOCK_BIT
) |

66 (
CGU_SRC_PLL1
<<
UART_CGU_BASE_CLK_SEL_SHIFT
);

69 
UART2_NUM
:

71 
CGU_BASE_UART2_CLK
 = (1<<
UART_CGU_AUTOBLOCK_CLOCK_BIT
) |

72 (
CGU_SRC_PLL1
<<
UART_CGU_BASE_CLK_SEL_SHIFT
);

75 
UART3_NUM
:

77 
CGU_BASE_UART3_CLK
 = (1<<
UART_CGU_AUTOBLOCK_CLOCK_BIT
) |

78 (
CGU_SRC_PLL1
<<
UART_CGU_BASE_CLK_SEL_SHIFT
);

86 
	`UART_FCR
(
u¨t_p‹t
Ë(
UART_FCR_FIFO_EN
 | 
UART_FCR_RX_RS
 |

87 
UART_FCR_TX_RS
);

89 
	`UART_FCR
(
u¨t_p‹t
) = 0;

92 
	`UART_LSR
(
u¨t_p‹t
Ë& 
UART_LSR_RDR
) {

93 
dummy_ªad
 = 
	`UART_RBR
(
u¨t_p‹t
);

97 
	`UART_TER
(
u¨t_p‹t
Ë
UART_TER_TXEN
;

100 !(
	`UART_LSR
(
u¨t_p‹t
Ë& 
UART_LSR_THRE
));

103 
	`UART_TER
(
u¨t_p‹t
) = 0;

106 
	`UART_IER
(
u¨t_p‹t
) = 0;

109 
	`UART_LCR
(
u¨t_p‹t
) = 0;

112 
	`UART_ACR
(
u¨t_p‹t
) = 0;

115 
dummy_ªad
 = 
	`UART_LSR
(
u¨t_p‹t
);

128 
	`UART_LCR
(
u¨t_p‹t
Ë|
UART_LCR_DLAB_EN
;

129 
	`UART_DLM
(
u¨t_p‹t
Ë
	`UART_LOAD_DLM
(
u¨t_divis‹
);

130 
	`UART_DLL
(
u¨t_p‹t
Ë
	`UART_LOAD_DLL
(
u¨t_divis‹
);

132 
	`UART_LCR
(
u¨t_p‹t
Ë&(~
UART_LCR_DLAB_EN
Ë& 
UART_LCR_BITMASK
;

133 
	`UART_FDR
(
u¨t_p‹t
Ë
UART_FDR_BITMASK
 &

134 (
	`UART_FDR_MULVAL
(
u¨t_mulvÆ
Ë| 
	`UART_FDR_DIVADDVAL
(
u¨t_divaddvÆ
));

137 
l¸_c⁄fig
 = (
	`UART_LCR
(
u¨t_p‹t
Ë& 
UART_LCR_DLAB_EN
) &

138 
UART_LCR_BITMASK
;

139 
l¸_c⁄fig
 |
d©a_nb_bôs
;

140 
l¸_c⁄fig
 |
d©a_nb_°›
;

141 
l¸_c⁄fig
 |
d©a_∑rôy
;

144 
	`UART_LCR
(
u¨t_p‹t
Ë(
l¸_c⁄fig
 & 
UART_LCR_BITMASK
);

147 
	`UART_TER
(
u¨t_p‹t
Ë
UART_TER_TXEN
;

148 
	}
}

153 
u¨t_rx_d©a_ªady_t
 
	$u¨t_rx_d©a_ªady
(
u¨t_num_t
 
u¨t_num
)

155 
uöt32_t
 
u¨t_p‹t
;

156 
uöt8_t
 
u¨t_°©us
;

157 
u¨t_rx_d©a_ªady_t
 
d©a_ªady
;

159 
u¨t_p‹t
 = 
u¨t_num
;

161 
u¨t_°©us
 = 
	`UART_LSR
(
u¨t_p‹t
) & 0xFF;

164 i‡((
u¨t_°©us
 & 
UART_LSR_ERROR_MASK
) == 0) {

166 i‡((
u¨t_°©us
 & 
UART_LSR_RDR
) == 0) {

167 
d©a_ªady
 = 
UART_RX_NO_DATA
;

169 
d©a_ªady
 = 
UART_RX_DATA_READY
;

173 
d©a_ªady
 = 
UART_RX_DATA_ERROR
;

176  
d©a_ªady
;

177 
	}
}

182 
uöt8_t
 
	$u¨t_ªad
(
u¨t_num_t
 
u¨t_num
)

184 
uöt32_t
 
u¨t_p‹t
;

185 
uöt8_t
 
u¨t_vÆ
;

187 
u¨t_p‹t
 = 
u¨t_num
;

190 (
	`UART_LSR
(
u¨t_p‹t
Ë& 
UART_LSR_RDR
) == 0);

192 
u¨t_vÆ
 = (
	`UART_RBR
(
u¨t_p‹t
Ë& 
UART_RBR_MASKBIT
);

194  
u¨t_vÆ
;

195 
	}
}

200 
uöt8_t
 
	$u¨t_ªad_timeout
(
u¨t_num_t
 
u¨t_num
, 
uöt32_t
 
rx_timeout_nb_cy˛es
,

201 
u¨t_îr‹_t
 *
îr‹
)

203 
uöt32_t
 
u¨t_p‹t
;

204 
uöt8_t
 
u¨t_vÆ
;

205 
uöt32_t
 
cou¡î
;

207 
u¨t_p‹t
 = 
u¨t_num
;

210 
cou¡î
 = 0;

211 (
	`UART_LSR
(
u¨t_p‹t
Ë& 
UART_LSR_RDR
) == 0) {

212 i‡(
rx_timeout_nb_cy˛es
 > 0) {

213 
cou¡î
++;

214 i‡(
cou¡î
 >
rx_timeout_nb_cy˛es
) {

215 *
îr‹
 = 
UART_TIMEOUT_ERROR
;

221 
u¨t_vÆ
 = (
	`UART_RBR
(
u¨t_p‹t
Ë& 
UART_RBR_MASKBIT
);

224 *
îr‹
 = 
UART_NO_ERROR
;

226  
u¨t_vÆ
;

227 
	}
}

232 
	$u¨t_wrôe
(
u¨t_num_t
 
u¨t_num
, 
uöt8_t
 
d©a
)

234 
uöt32_t
 
u¨t_p‹t
;

236 
u¨t_p‹t
 = 
u¨t_num
;

239 (
	`UART_LSR
(
u¨t_p‹t
Ë& 
UART_LSR_THRE
) == 0);

241 
	`UART_THR
(
u¨t_p‹t
Ë
d©a
;

242 
	}
}

	@lib/libopencm3/lib/msp432/e4/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

5 ## 
C›yright
 (
C
Ë2013 
AÀx™dru
 
Gagniuc
 <
mr
.
nuke
.
me
@
gmaû
.
com
>

6 ## 
C›yright
 (
C
Ë2018 
Dmôry
 
Rezv™ov
 <
dmôry
.
ªzv™ov
@
y™dex
.
ru
>

8 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


9 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


10 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


11 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

13 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

14 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


15 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


16 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

18 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


19 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

22 
	gLIBNAME
 = 
lib›ícm3_m•432e4


23 
SRCLIBDIR
 ?= ../..

25 
FP_FLAGS
 ?-
mÊﬂt
-
abi
=
h¨d
 -
mÂu
=
Âv4
-
•
-
d16


26 
CC
 = 
	$$
(
PREFIX
)
gcc


27 
AR
 = 
	$$
(
PREFIX
)
¨


28 
TGT_CFLAGS
 = -
Os
 \

29 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

30 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

31 -
Wundef
 -
Wshadow
 \

32 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

33 -
m˝u
=
c‹ãx
-
m4
 -
mthumb
 
	`$
(
FP_FLAGS
) \

34 -
W°ri˘
-
¥ŸŸy≥s
 \

35 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DMSP432E4


36 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

37 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

38 #ARFLAGS = 
rcsv


39 
ARFLAGS
 = 
rcs


41 
OBJS
 +
gpio
.
o


42 
OBJS
 +
sy°emc⁄åﬁ
.
o


44 
VPATH
 +../:../../
cm3
:../
comm⁄


46 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/msp432/e4/gpio.c

35 
	~<lib›ícm3/m•432/e4/gpio.h
>

36 
	~<lib›ícm3/m•432/e4/sy°emc⁄åﬁ.h
>

55 
	$gpio_mode_£tup
(
uöt32_t
 
gpi›‹t
, 
gpio_mode
 
mode
,

56 
gpio_puŒ_up_down
 
puŒ_up_down
, 
uöt8_t
 
gpios
)

58 
	`GPIO_AFSEL
(
gpi›‹t
Ë&~
gpios
;

60 
mode
) {

61 
GPIO_MODE_OUTPUT
:

62 
	`GPIO_DIR
(
gpi›‹t
Ë|
gpios
;

63 
	`GPIO_DEN
(
gpi›‹t
Ë|
gpios
;

64 
	`GPIO_AMSEL
(
gpi›‹t
Ë&~
gpios
;

66 
GPIO_MODE_INPUT
:

67 
	`GPIO_DIR
(
gpi›‹t
Ë&~
gpios
;

68 
	`GPIO_DEN
(
gpi›‹t
Ë|
gpios
;

69 
	`GPIO_AMSEL
(
gpi›‹t
Ë&~
gpios
;

71 
GPIO_MODE_ANALOG
:

72 
	`GPIO_AFSEL
(
gpi›‹t
Ë|
gpios
;

73 
	`GPIO_DEN
(
gpi›‹t
Ë&~
gpios
;

74 
	`GPIO_AMSEL
(
gpi›‹t
Ë|
gpios
;

85 
puŒ_up_down
) {

86 
GPIO_PUPD_PULLUP
:

87 
	`GPIO_PDR
(
gpi›‹t
Ë&~
gpios
;

88 
	`GPIO_PUR
(
gpi›‹t
Ë|
gpios
;

90 
GPIO_PUPD_PULLDOWN
:

91 
	`GPIO_PUR
(
gpi›‹t
Ë&~
gpios
;

92 
	`GPIO_PDR
(
gpi›‹t
Ë|
gpios
;

94 
GPIO_PUPD_NONE
:

96 
	`GPIO_PUR
(
gpi›‹t
Ë&~
gpios
;

97 
	`GPIO_PDR
(
gpi›‹t
Ë&~
gpios
;

100 
	}
}

126 
	$gpio_£t_ouçut_›ti⁄s
(
uöt32_t
 
gpi›‹t
,

127 
gpio_ouçut_ty≥
 
Ÿy≥
,

128 
gpio_drive_°ªngth
 
drive
,

129 
gpio_¶ew_˘l
 
¶ew˘l
,

130 
uöt8_t
 
gpios
)

132 
uöt8_t
 
i
;

133 
uöt8_t
 
pö_mask
;

135 i‡(
Ÿy≥
 =
GPIO_OTYPE_OD
) {

136 
	`GPIO_ODR
(
gpi›‹t
Ë|
gpios
;

138 
	`GPIO_ODR
(
gpi›‹t
Ë&~
gpios
;

141 
	`GPIO_PP
(
gpi›‹t
Ë|
GPIO_PP_EDE
;

143 
i
 = 0; i < 8; i++) {

144 
pö_mask
 = (1 << 
i
);

146 i‡(!(
gpios
 & 
pö_mask
)) {

150 
	`GPIO_PC
(
gpi›‹t
Ë&~
	`GPIO_PC_EDM_MASK
(
i
);

151 
	`GPIO_PC
(
gpi›‹t
Ë|
	`GPIO_PC_EDM
(
i
, 
GPIO_PC_EDM_FULL_RANGE
);

154 
	`GPIO_DR4R
(
gpi›‹t
Ë&~
gpios
;

155 
	`GPIO_DR8R
(
gpi›‹t
Ë&~
gpios
;

156 
	`GPIO_DR12R
(
gpi›‹t
Ë&~
gpios
;

158 
drive
) {

159 
GPIO_DRIVE_4MA
:

160 
	`GPIO_DR4R
(
gpi›‹t
Ë|
gpios
;

162 
GPIO_DRIVE_6MA
:

163 
	`GPIO_DR8R
(
gpi›‹t
Ë|
gpios
;

165 
GPIO_DRIVE_8MA
:

166 
	`GPIO_DR4R
(
gpi›‹t
Ë|
gpios
;

167 
	`GPIO_DR8R
(
gpi›‹t
Ë|
gpios
;

169 
GPIO_DRIVE_10MA
:

170 
	`GPIO_DR8R
(
gpi›‹t
Ë|
gpios
;

171 
	`GPIO_DR12R
(
gpi›‹t
Ë|
gpios
;

173 
GPIO_DRIVE_12MA
:

174 
	`GPIO_DR4R
(
gpi›‹t
Ë|
gpios
;

175 
	`GPIO_DR8R
(
gpi›‹t
Ë|
gpios
;

176 
	`GPIO_DR12R
(
gpi›‹t
Ë|
gpios
;

178 
GPIO_DRIVE_2MA
:

184 i‡((
¶ew˘l
 =
GPIO_SLEW_CTL_ENABLE
) &&

185 ((
drive
 =
GPIO_DRIVE_8MA
Ë|| (drivê=
GPIO_DRIVE_10MA
) ||

186 (
drive
 =
GPIO_DRIVE_12MA
))) {

187 
	`GPIO_SLR
(
gpi›‹t
Ë|
gpios
;

189 
	`GPIO_SLR
(
gpi›‹t
Ë&~
gpios
;

191 
	}
}

208 
	$gpio_£t_af
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
Æt_func_num
, uöt8_à
gpios
)

210 
uöt32_t
 
p˘l32
;

211 
uöt8_t
 
pö_mask
;

212 
uöt8_t
 
i
;

215 i‡(
Æt_func_num
 == 0) {

216 
	`GPIO_AFSEL
(
gpi›‹t
Ë&~
gpios
;

221 
	`GPIO_AFSEL
(
gpi›‹t
Ë|
gpios
;

224 
p˘l32
 = 
	`GPIO_PCTL
(
gpi›‹t
);

225 
i
 = 0; i < 8; i++) {

226 
pö_mask
 = (1 << 
i
);

228 i‡(!(
gpios
 & 
pö_mask
)) {

232 
p˘l32
 &~
	`GPIO_PCTL_MASK
(
i
);

233 
p˘l32
 |
	`GPIO_PCTL_AF
(
i
, (
Æt_func_num
 & 0xf));

236 
	`GPIO_PCTL
(
gpi›‹t
Ë
p˘l32
;

237 
	}
}

253 
	$gpio_c⁄figuª_åiggî
(
uöt32_t
 
gpi›‹t
, 
gpio_åiggî
 
åiggî
,

254 
uöt8_t
 
gpios
)

256 
åiggî
) {

257 
GPIO_TRIG_LVL_LOW
:

258 
	`GPIO_IS
(
gpi›‹t
Ë|
gpios
;

259 
	`GPIO_IEV
(
gpi›‹t
Ë&~
gpios
;

261 
GPIO_TRIG_LVL_HIGH
:

262 
	`GPIO_IS
(
gpi›‹t
Ë|
gpios
;

263 
	`GPIO_IEV
(
gpi›‹t
Ë|
gpios
;

265 
GPIO_TRIG_EDGE_FALL
:

266 
	`GPIO_IS
(
gpi›‹t
Ë&~
gpios
;

267 
	`GPIO_IBE
(
gpi›‹t
Ë&~
gpios
;

268 
	`GPIO_IEV
(
gpi›‹t
Ë&~
gpios
;

270 
GPIO_TRIG_EDGE_RISE
:

271 
	`GPIO_IS
(
gpi›‹t
Ë&~
gpios
;

272 
	`GPIO_IBE
(
gpi›‹t
Ë&~
gpios
;

273 
	`GPIO_IEV
(
gpi›‹t
Ë|
gpios
;

275 
GPIO_TRIG_EDGE_BOTH
:

276 
	`GPIO_IS
(
gpi›‹t
Ë&~
gpios
;

277 
	`GPIO_IBE
(
gpi›‹t
Ë|
gpios
;

283 
	}
}

293 
	$gpio_£t
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
)

295 
	`GPIO_DATA
(
gpi›‹t
)[
gpios
] = 0xFF;

296 
	}
}

306 
	$gpio_˛ór
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
)

308 
	`GPIO_DATA
(
gpi›‹t
)[
gpios
] = 0x0;

309 
	}
}

320 
uöt8_t
 
	$gpio_gë
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
)

322  (
uöt8_t
)
	`GPIO_DATA
(
gpi›‹t
)[
gpios
];

323 
	}
}

334 
	$gpio_toggÀ
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
)

337 
	`GPIO_DATA
(
gpi›‹t
)[
gpios
] ^
GPIO_ALL
;

338 
	}
}

348 
uöt8_t
 
	$gpio_p‹t_ªad
(
uöt32_t
 
gpi›‹t
)

350  (
uöt8_t
)
	`GPIO_DATA
(
gpi›‹t
)[
GPIO_ALL
];

351 
	}
}

360 
	$gpio_p‹t_wrôe
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
d©a
)

362 
	`GPIO_DATA
(
gpi›‹t
)[
GPIO_ALL
] = 
d©a
;

363 
	}
}

378 
	$gpio_íabÀ_öãºu±s
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
)

380 
	`GPIO_IM
(
gpi›‹t
Ë|
gpios
;

381 
	}
}

393 
	$gpio_dißbÀ_öãºu±s
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
)

395 
	`GPIO_IM
(
gpi›‹t
Ë&~
gpios
;

396 
	}
}

409 
	$gpio_u∆ock_commô
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
)

412 
	`GPIO_LOCK
(
gpi›‹t
Ë
GPIO_LOCK_UNLOCK_CODE
;

414 
	`GPIO_CR
(
gpi›‹t
Ë|
gpios
;

416 
	`GPIO_LOCK
(
gpi›‹t
Ë~
GPIO_LOCK_UNLOCK_CODE
;

417 
	}
}

430 
uöt8_t
 
	$gpio_is_öãºu±_sour˚
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
)

432  
	`GPIO_MIS
(
gpi›‹t
Ë& 
gpios
;

433 
	}
}

445 
	$gpio_˛ór_öãºu±_Êag
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
gpios
)

447 
	`GPIO_ICR
(
gpi›‹t
Ë|
gpios
;

448 
	}
}

	@lib/libopencm3/lib/msp432/e4/systemcontrol.c

34 
	~<lib›ícm3/m•432/e4/sy°emc⁄åﬁ.h
>

35 
	~<°dboﬁ.h
>

37 
	#_SYSCTL_REG
(
ba£
, 
i
Ë
	`MMIO32
((ba£Ë+ ((iË>> 5))

	)

38 
	#_SYSCTL_BIT
(
i
Ë(1 << ((iË& 0x1f))

	)

46 
	$sys˘l_≥rùh_˛ock_íabÀ
(
m•432_˛ock_mode
 
˛ock_mode
,

47 
m•432_≥rùh
 
≥rùh
)

49 
	`_SYSCTL_REG
(
SYSCTL_BASE
 + 
˛ock_mode
, 
≥rùh
Ë|
	`_SYSCTL_BIT
(periph);

50 
	}
}

58 
	$sys˘l_≥rùh_˛ock_dißbÀ
(
m•432_˛ock_mode
 
˛ock_mode
,

59 
m•432_≥rùh
 
≥rùh
)

61 
	`_SYSCTL_REG
(
SYSCTL_BASE
 + 
˛ock_mode
, 
≥rùh
Ë&~
	`_SYSCTL_BIT
(periph);

62 
	}
}

69 
	$sys˘l_≥rùh_ª£t
(
m•432_≥rùh
 
≥rùh
)

71 
	`_SYSCTL_REG
((
uöt32_t
Ë&
SYSCTL_SRWD
, 
≥rùh
Ë|
	`_SYSCTL_BIT
(periph);

72 
	}
}

79 
	$sys˘l_≥rùh_˛ór_ª£t
(
m•432_≥rùh
 
≥rùh
)

81 
	`_SYSCTL_REG
((
uöt32_t
Ë&
SYSCTL_SRWD
, 
≥rùh
Ë&~
	`_SYSCTL_BIT
(periph);

82 
	}
}

89 
boﬁ
 
	$sys˘l_≥rùh_is_¥e£¡
(
m•432_≥rùh
 
≥rùh
)

91 
uöt32_t
 
ªg32
 = 
	`_SYSCTL_REG
((uöt32_tË&
SYSCTL_PPWD
, 
≥rùh
);

92 
uöt32_t
 
mask
 = 
	`_SYSCTL_BIT
(
≥rùh
);

94 ((
ªg32
 & 
mask
) != 0);

95 
	}
}

102 
boﬁ
 
	$sys˘l_≥rùh_is_ªady
(
m•432_≥rùh
 
≥rùh
)

104 
uöt32_t
 
ªg32
 = 
	`_SYSCTL_REG
((uöt32_tË&
SYSCTL_PRWD
, 
≥rùh
);

105 
uöt32_t
 
mask
 = 
	`_SYSCTL_BIT
(
≥rùh
);

107 ((
ªg32
 & 
mask
) != 0);

108 
	}
}

119 
	$sys˘l_≥rùh_£t_powî_°©e
(
m•432_powî_mode
 
powî_mode
,

120 
m•432_≥rùh
 
≥rùh
)

122 i‡(
powî_mode
 =
POWER_ENABLE
) {

123 
	`_SYSCTL_REG
((
uöt32_t
Ë&
SYSCTL_PCWD
, 
≥rùh
Ë|
	`_SYSCTL_BIT
(periph);

125 
	`_SYSCTL_REG
((
uöt32_t
Ë&
SYSCTL_PCWD
, 
≥rùh
Ë&~
	`_SYSCTL_BIT
(periph);

127 
	}
}

129 #unde‡
_SYSCTL_REG


130 #unde‡
_SYSCTL_BIT


	@lib/libopencm3/lib/pac55xx/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2019 
Brün
 
VõÀ
 <
võl°î
@
Æloc‹
.
ãch
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

19 ## 
The
 
PAC55xx
 
by
 
Q‹vo
 (
f‹mîly
 
A˘iveSemi
Ë
is
 
a
 
C‹ãx
-
M4F
 
ba£d
 
devi˚


20 ## 
which
 
is
 
•ecülized
 
mŸ‹
 
c⁄åﬁ
 
™d
 
PSC
 
≠∂iˇti⁄s
.

22 
	gLIBNAME
 = 
lib›ícm3_∑c55xx


23 
SRCLIBDIR
 ?= ..

24 
FP_FLAGS
 ?-
mÊﬂt
-
abi
=
h¨d
 -
mÂu
=
Âv4
-
•
-
d16


25 
CC
 = 
	$$
(
PREFIX
)
gcc


26 
AR
 = 
	$$
(
PREFIX
)
¨


27 
TGT_CFLAGS
 = -
Os
 \

28 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

29 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

30 -
Wundef
 -
Wshadow
 \

31 -
I
../../
ö˛ude
 -
‚o
-
comm⁄
 \

32 -
m˝u
=
c‹ãx
-
m4
 -
mthumb
 
	`$
(
FP_FLAGS
Ë-
W°ri˘
-
¥ŸŸy≥s
 \

33 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DPAC55XX


34 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

35 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

36 
ARFLAGS
 = 
rcs


38 
OBJS
 +
gpio
.
o


40 
VPATH
 +../
cm3


43 
ö˛ude
 ../
Makefûe
.include

	@lib/libopencm3/lib/pac55xx/gpio.c

27 
	~<lib›ícm3/∑c55xx/gpio.h
>

29 
uöt32_t
 
	$gë_ccs_p‹t_ba£
(
uöt32_t
 
gpi›‹t
) {

30 
gpi›‹t
) {

31 
GPIOA
:

32  
CCS_PORTA
;

33 
GPIOB
:

34  
CCS_PORTB
;

35 
GPIOC
:

36  
CCS_PORTC
;

37 
GPIOD
:

38  
CCS_PORTD
;

39 
GPIOE
:

40  
CCS_PORTE
;

41 
GPIOF
:

42  
CCS_PORTF
;

43 
GPIOG
:

44  
CCS_PORTG
;

48 
	}
}

50 
	$gpio_mode_£tup
(
uöt32_t
 
gpi›‹t
, 
gpio_mode_t
 
mode
,

51 
ccs_puŒ_updown_t
 
puŒ_up_down
, 
uöt16_t
 
gpios
) {

53 
uöt32_t
 
ªg
 = 
	`GPIO_MODER
(
gpi›‹t
);

54 
uöt32_t
 
p‹t
 = 
	`gë_ccs_p‹t_ba£
(
gpi›‹t
);

57 
ffs
 = 
	`__buûtö_ffs
(
gpios
);

58 
ffs
) {

59 c⁄° 
pö
 = 
ffs
 - 1;

60 c⁄° 
bô
 = (1 << 
pö
);

63 
ªg
 &~
	`GPIO_MODER_MASK_PIN
(
pö
);

64 
ªg
 |
	`GPIO_MODER_MODE
(
pö
, 
mode
);

67 i‡(
puŒ_up_down
 =
CCS_IO_PULL_UP
) {

68 
	`CCS_PDENR
(
p‹t
Ë&~
bô
;

69 
	`CCS_PUENR
(
p‹t
Ë|
bô
;

70 } i‡(
puŒ_up_down
 =
CCS_IO_PULL_DOWN
) {

71 
	`CCS_PUENR
(
p‹t
Ë&~
bô
;

72 
	`CCS_PDENR
(
p‹t
Ë|
bô
;

74 
	`CCS_PDENR
(
p‹t
Ë&~
bô
;

75 
	`CCS_PUENR
(
p‹t
Ë&~
bô
;

77 
gpios
 ^
bô
;

78 
ffs
 = 
	`__buûtö_ffs
(
gpios
);

80 
	`GPIO_MODER
(
gpi›‹t
Ë
ªg
;

81 
	}
}

83 
	$gpio_£t_outmask
(
uöt32_t
 
gpi›‹t
, 
boﬁ
 
íabÀ
, 
uöt16_t
 
gpios
) {

84 
uöt32_t
 
ªg
 = 
	`GPIO_OUTMASKR
(
gpi›‹t
);

85 i‡(
íabÀ
) {

86 
ªg
 |
gpios
;

88 
ªg
 &~
gpios
;

90 
	`GPIO_OUTMASKR
(
gpi›‹t
Ë
ªg
;

91 
	}
}

93 
	$gpio_£t
(
uöt32_t
 
gpi›‹t
, 
uöt16_t
 
gpios
) {

94 
	`GPIO_DOSETR
(
gpi›‹t
Ë
gpios
;

95 
	}
}

97 
	$gpio_˛ór
(
uöt32_t
 
gpi›‹t
, 
uöt16_t
 
gpios
) {

98 
	`GPIO_DOCLEARR
(
gpi›‹t
Ë
gpios
;

99 
	}
}

101 
uöt16_t
 
	$gpio_gë
(
uöt32_t
 
gpi›‹t
, 
uöt16_t
 
gpios
) {

102  
	`GPIO_INR
(
gpi›‹t
Ë& 
gpios
;

103 
	}
}

105 
	$gpio_£t_af
(
uöt32_t
 
gpi›‹t
, 
ccs_mux£l_func_t
 
mux£l
, 
uöt16_t
 
gpios
) {

106 
uöt32_t
 
p‹t
 = 
	`gë_ccs_p‹t_ba£
(
gpi›‹t
);

109 
uöt32_t
 
ªg
 = 
	`CCS_MUXSELR
(
p‹t
);

110 
ffs
 = 
	`__buûtö_ffs
(
gpios
);

111 
ffs
) {

112 c⁄° 
pö
 = 
ffs
 - 1;

114 
ªg
 &~
	`CCS_MUXSELR_MASK_PIN
(
pö
);

115 
ªg
 |
	`CCS_MUXSELR_VAL
(
pö
, 
mux£l
);

118 
gpios
 ^(1 << 
pö
);

119 
ffs
 = 
	`__buûtö_ffs
(
gpios
);

121 
	`CCS_MUXSELR
(
p‹t
Ë
ªg
;

122 
	}
}

124 
	$gpio_£t_ouçut_›ti⁄s
(
uöt32_t
 
gpi›‹t
, 
ccs_drive_°ªngth_t
 
°ªngth
,

125 
uöt16_t
 
gpios
) {

126 
uöt32_t
 
p‹t
 = 
	`gë_ccs_p‹t_ba£
(
gpi›‹t
);

129 
uöt32_t
 
ªg
 = 
	`CCS_DSR
(
p‹t
);

130 
ffs
 = 
	`__buûtö_ffs
(
gpios
);

131 
ffs
) {

132 c⁄° 
pö
 = 
ffs
 - 1;

134 
ªg
 &~
	`CCS_DSR_MASK_PIN
(
pö
);

135 
ªg
 |
	`CCS_DSR_DS_VAL
(
pö
, 
°ªngth
);

138 
gpios
 ^(1 << 
pö
);

139 
ffs
 = 
	`__buûtö_ffs
(
gpios
);

141 
	`CCS_DSR
(
p‹t
Ë
ªg
;

142 
	}
}

144 
	$gpio_£t_schmidt_åiggî
(
uöt32_t
 
gpi›‹t
, 
boﬁ
 
íabÀ
, 
uöt16_t
 
gpios
) {

145 
uöt32_t
 
p‹t
 = 
	`gë_ccs_p‹t_ba£
(
gpi›‹t
);

148 
uöt32_t
 
ªg
 = 
	`CCS_DSR
(
p‹t
);

149 
ffs
 = 
	`__buûtö_ffs
(
gpios
);

150 
ffs
) {

151 c⁄° 
pö
 = 
ffs
 - 1;

152 i‡(
íabÀ
) {

153 
ªg
 |
	`CCS_DSR_SCHMIDT_PIN
(
pö
);

155 
ªg
 &~
	`CCS_DSR_SCHMIDT_PIN
(
pö
);

159 
gpios
 ^(1 << 
pö
);

160 
ffs
 = 
	`__buûtö_ffs
(
gpios
);

162 
	`CCS_DSR
(
p‹t
Ë
ªg
;

163 
	}
}

	@lib/libopencm3/lib/pac55xx/vector_chipset.c

21 
	$¥e_maö
() {

23 
SCB_CPACR
 |
SCB_CPACR_FULL
 * (
SCB_CPACR_CP10
 | 
SCB_CPACR_CP11
);

24 
	}
}

	@lib/libopencm3/lib/sam/3a/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 
	gLIBNAME
 = 
lib›ícm3_ßm3a


21 
SRCLIBDIR
 ?= ../..

23 
CC
 = 
	$$
(
PREFIX
)
gcc


24 
AR
 = 
	$$
(
PREFIX
)
¨


25 
TGT_CFLAGS
 = -
Os
 -
WÆl
 -
Wexåa
 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

26 -
m˝u
=
c‹ãx
-
m3
 -
mthumb
 
	`$
(
FP_FLAGS
Ë-
W°ri˘
-
¥ŸŸy≥s
 \

27 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DSAM3A


28 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

29 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

30 #ARFLAGS = 
rcsv


31 
ARFLAGS
 = 
rcs


33 
OBJS
 +
gpio_comm⁄_Æl
.
o
 
gpio_comm⁄_3a3u3x
.o

34 
OBJS
 +
pmc
.
o


35 
OBJS
 +
ußπ_comm⁄_Æl
.
o
 
ußπ_comm⁄_3
.o

37 
VPATH
 +../../
usb
:../../
cm3
:../
comm⁄


39 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/sam/3n/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 
	gLIBNAME
 = 
lib›ícm3_ßm3n


21 
SRCLIBDIR
 ?= ../..

23 
CC
 = 
	$$
(
PREFIX
)
gcc


24 
AR
 = 
	$$
(
PREFIX
)
¨


25 
TGT_CFLAGS
 = -
Os
 -
WÆl
 -
Wexåa
 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

26 -
m˝u
=
c‹ãx
-
m3
 -
mthumb
 
	`$
(
FP_FLAGS
Ë-
W°ri˘
-
¥ŸŸy≥s
 \

27 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DSAM3N


28 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

29 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

30 #ARFLAGS = 
rcsv


31 
ARFLAGS
 = 
rcs


33 
OBJS
 +
gpio_comm⁄_Æl
.
o
 
gpio_comm⁄_3n3s
.o

34 
OBJS
 +
pmc
.
o


35 
OBJS
 +
ußπ_comm⁄_Æl
.
o
 
ußπ_comm⁄_3
.o

37 
VPATH
 +../../
cm3
:../
comm⁄


39 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/sam/3s/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

5 ## 
C›yright
 (
C
Ë2014 
Fñix
 
Hñd
 <
„lix
-
lib›ícm3
@
„lixhñd
.
de
>

7 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


8 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


9 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


10 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

12 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

13 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


14 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


15 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

17 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


18 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

21 
	gLIBNAME
 = 
lib›ícm3_ßm3s


22 
SRCLIBDIR
 ?= ../..

24 
CC
 = 
	$$
(
PREFIX
)
gcc


25 
AR
 = 
	$$
(
PREFIX
)
¨


26 
TGT_CFLAGS
 = -
Os
 -
WÆl
 -
Wexåa
 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

27 -
m˝u
=
c‹ãx
-
m3
 -
mthumb
 
	`$
(
FP_FLAGS
Ë-
W°ri˘
-
¥ŸŸy≥s
 \

28 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DSAM3S


29 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

30 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

31 #ARFLAGS = 
rcsv


32 
ARFLAGS
 = 
rcs


34 
OBJS
 +
gpio_comm⁄_Æl
.
o
 
gpio_comm⁄_3n3s
.o

35 
OBJS
 +
pmc
.
o


36 
OBJS
 +
ußπ_comm⁄_Æl
.
o
 
ußπ_comm⁄_3
.o

38 
VPATH
 +../../
usb
:../../
cm3
:../
comm⁄


40 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/sam/3u/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

5 ## 
C›yright
 (
C
Ë2014 
Fñix
 
Hñd
 <
„lix
-
lib›ícm3
@
„lixhñd
.
de
>

7 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


8 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


9 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


10 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

12 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

13 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


14 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


15 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

17 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


18 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

21 
	gLIBNAME
 = 
lib›ícm3_ßm3u


22 
SRCLIBDIR
 ?= ../..

24 
CC
 = 
	$$
(
PREFIX
)
gcc


25 
AR
 = 
	$$
(
PREFIX
)
¨


26 
TGT_CFLAGS
 = -
Os
 -
WÆl
 -
Wexåa
 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

27 -
m˝u
=
c‹ãx
-
m3
 -
mthumb
 
	`$
(
FP_FLAGS
Ë-
W°ri˘
-
¥ŸŸy≥s
 \

28 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DSAM3U


29 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

30 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

31 #ARFLAGS = 
rcsv


32 
ARFLAGS
 = 
rcs


34 
OBJS
 +
gpio_comm⁄_Æl
.
o
 
gpio_comm⁄_3a3u3x
.o

35 
OBJS
 +
pmc
.
o


36 
OBJS
 +
ußπ_comm⁄_Æl
.
o
 
ußπ_comm⁄_3
.o

38 
VPATH
 +../../
usb
:../../
cm3
:../
comm⁄


40 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/sam/3x/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 
	gLIBNAME
 = 
lib›ícm3_ßm3x


21 
SRCLIBDIR
 ?= ../..

23 
CC
 = 
	$$
(
PREFIX
)
gcc


24 
AR
 = 
	$$
(
PREFIX
)
¨


25 
TGT_CFLAGS
 = -
Os
 -
WÆl
 -
Wexåa
 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

26 -
m˝u
=
c‹ãx
-
m3
 -
mthumb
 
	`$
(
FP_FLAGS
Ë-
W°ri˘
-
¥ŸŸy≥s
 \

27 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DSAM3X


28 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

29 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

30 #ARFLAGS = 
rcsv


31 
ARFLAGS
 = 
rcs


33 
OBJS
 +
gpio_comm⁄_Æl
.
o
 
gpio_comm⁄_3a3u3x
.o

34 
OBJS
 +
pmc
.
o


35 
OBJS
 +
ußπ_comm⁄_Æl
.
o
 
ußπ_comm⁄_3
.o

37 
VPATH
 +../../
usb
:../../
cm3
:../
comm⁄


39 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/sam/4l/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


5 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


6 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


7 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

9 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

10 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


11 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


12 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

14 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


15 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

18 
	gLIBNAME
 = 
lib›ícm3_ßm4l


19 
SRCLIBDIR
 ?= ../..

21 
FP_FLAGS
 ?-
mso·
-

22 
CC
 = 
	$$
(
PREFIX
)
gcc


23 
AR
 = 
	$$
(
PREFIX
)
¨


24 
TGT_CFLAGS
 = -
Os
 -
WÆl
 -
Wexåa
 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

25 -
m˝u
=
c‹ãx
-
m4
 -
mthumb
 
	`$
(
FP_FLAGS
Ë-
W°ri˘
-
¥ŸŸy≥s
 \

26 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DSAM4L


27 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

28 #ARFLAGS = 
rcsv


29 
ARFLAGS
 = 
rcs


31 
OBJS
 +
adci„
.
o


32 
OBJS
 +
gpio
.
o


33 
OBJS
 +
pm
.
o


34 
OBJS
 +
scif
.
o


35 
OBJS
 +
ußπ_comm⁄_Æl
.
o
 
ußπ
.o

37 
VPATH
 +../../
usb
:../../
cm3
:../
comm⁄


39 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/sam/4l/adcife.c

11 
	~<lib›ícm3/ßm/adci„.h
>

18 
	$adci„_íabÀ_sync
()

20 
ADCIFE_CR
 = 
ADCIFE_CR_EN
;

21 !(
ADCIFE_SR
 & 
ADCIFE_SR_EN
));

22 
	}
}

24 
	$adci„_c⁄figuª
(

25 
adci„_ªf£l
 
ªf
,

26 
adci„_•ìd
 
•ìd
,

27 
adci„_˛k
 
˛k
,

28 
adci„_¥esˇl
 
¥esˇl
)

30 
ADCIFE_CFG
 = 
	`ADCIFE_CFG_REFSEL_MASKED
(
ªf
)

31 | 
	`ADCIFE_CFG_SPEED_MASKED
(
•ìd
)

32 | 
	`ADCIFE_CFG_PRESCAL_MASKED
(
¥esˇl
)

33 | 
˛k
;

34 
	}
}

36 
	$adci„_£À˘_ch™√l
(
adci„_ch™√l
 
ad
)

38 
ADCIFE_SEQCFG
 |
	`ADCIFE_SEQCFG_MUXPOS_MASKED
(
ad
);

39 
	}
}

41 
	$adci„_£t_ªsﬁuti⁄
(
adci„_ªsﬁuti⁄
 
ªs
)

43 i‡(
ADCIFE_RESOLUTION_12BITS
 =
ªs
) {

44 
ADCIFE_SEQCFG
 &~
ADCIFE_SEQCFG_RES
;

46 
ADCIFE_SEQCFG
 |
ADCIFE_SEQCFG_RES
;

48 
	}
}

50 
	$adci„_£À˘_åiggî
(
adci„_åiggî
 
åig
)

52 
ADCIFE_SEQCFG
 &~
ADCIFE_SEQCFG_TRGSEL_MASK
;

53 
ADCIFE_SEQCFG
 |
	`ADCIFE_SEQCFG_TRGSEL_MASKED
(
åig
);

54 
	}
}

56 
	$adci„_£t_gaö
(
adci„_gaö
 
gaö
)

58 
ADCIFE_SEQCFG
 &~
ADCIFE_SEQCFG_GAIN_MASK
;

59 
ADCIFE_SEQCFG
 |
	`ADCIFE_SEQCFG_GAIN_MASKED
(
gaö
);

60 
	}
}

62 
	$adci„_£t_bùﬁ¨
(
boﬁ
 
íabÀ
)

64 i‡(
íabÀ
) {

65 
ADCIFE_SEQCFG
 |
ADCIFE_SEQCFG_BIPOLAR
;

67 
ADCIFE_SEQCFG
 &~
ADCIFE_SEQCFG_BIPOLAR
;

69 
	}
}

71 
	$adci„_£t_À·_adju°
(
boﬁ
 
íabÀ
)

73 i‡(
íabÀ
) {

74 
ADCIFE_SEQCFG
 |
ADCIFE_SEQCFG_HWLA
;

76 
ADCIFE_SEQCFG
 &~
ADCIFE_SEQCFG_HWLA
;

78 
	}
}

80 
	$adci„_°¨t_c⁄vîsi⁄
()

82 
ADCIFE_CR
 = 
ADCIFE_CR_STRIG
;

83 
	}
}

85 
	$adci„_waô_c⁄vîsi⁄
()

87 !(
ADCIFE_SR
 & 
ADCIFE_SR_SEOC
));

88 
ADCIFE_SCR
 = 
ADCIFE_SR_SEOC
;

89 
	}
}

91 
adci„_lcv
 
	$adci„_gë_lcv
()

93 
adci„_lcv
 
ªs
;

94 
ªs
.
_lc_u
.
lcv
 = 
ADCIFE_LCV
;

95  
ªs
;

96 
	}
}

98 
	$adci„_íabÀ_öãºu±s
(
uöt32_t
 
imask
)

100 
ADCIFE_IER
 = 
imask
;

101 
	}
}

103 
	$adci„_dißbÀ_öãºu±s
(
uöt32_t
 
imask
)

105 
ADCIFE_IDR
 = 
imask
;

106 
	}
}

108 
	$adci„_timî_°¨t
()

110 
ADCIFE_CR
 = 
ADCIFE_CR_TSTART
;

111 
	}
}

113 
	$adci„_timî_°›
()

115 
ADCIFE_CR
 = 
ADCIFE_CR_TSTOP
;

116 
	}
}

118 
	$adci„_timî_£t_timeout
(
uöt16_t
 
timeout
)

120 
ADCIFE_TIM
 = 
timeout
;

121 
	}
}

	@lib/libopencm3/lib/sam/4l/gpio.c

31 
	~<lib›ícm3/ßm/gpio.h
>

38 
	$gpio_£t
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
)

40 
	`GPIO_OVRS
(
gpi›‹t
Ë
gpios
;

41 
	}
}

48 
	$gpio_˛ór
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
)

50 
	`GPIO_OVRC
(
gpi›‹t
Ë
gpios
;

51 
	}
}

58 
	$gpio_toggÀ
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
)

60 
	`GPIO_OVRT
(
gpi›‹t
Ë
gpios
;

61 
	}
}

72 
	$gpio_íabÀ
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
, 
gpio_mode
 
mode
)

74 i‡(
mode
 < 
GPIO_MODE_IN
) {

75 
	`GPIO_GPERC
(
gpi›‹t
Ë
gpios
;

76 
uöt8_t
 
i
 = 0;

77 ; 
i
 < 3; ++i, 
mode
 >>= 1) {

78 
	`GPIO_PMR_SETVAL
(
gpi›‹t
, 
i
, 
mode
 & 1Ë
gpios
;

80 } i‡(
mode
 =
GPIO_MODE_OUT
) {

81 
	`GPIO_GPERS
(
gpi›‹t
Ë
gpios
;

82 
	`GPIO_ODERS
(
gpi›‹t
Ë
gpios
;

83 } i‡(
mode
 =
GPIO_MODE_IN
) {

84 
	`GPIO_GPERS
(
gpi›‹t
Ë
gpios
;

85 
	`GPIO_ODERC
(
gpi›‹t
Ë
gpios
;

87 
	}
}

97 
	$gpio_dißbÀ
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
)

99 
	`GPIO_GPERC
(
gpi›‹t
Ë
gpios
;

100 
	}
}

	@lib/libopencm3/lib/sam/4l/pm.c

28 
	~<lib›ícm3/ßm/pm.h
>

30 
	$pm_£À˘_maö_˛ock
(
mck_§c
 
sour˚_˛ock
)

32 
PM_UNLOCK
 = 
PM_MCCTRL_KEY
;

33 
PM_MCCTRL
 = ((
sour˚_˛ock
 & 
PM_MCCTRL_MCSEL_MASK
Ë<< 
PM_MCCTRL_MCSEL_SHIFT
);

34 !(
PM_SR
 & 
PM_SR_CKRDY
));

35 
	}
}

37 
	$pm_íabÀ_˛ock_div
(
pm_ck£l
 
£l_èrgë
, 
uöt8_t
 
div
)

39 !(
PM_SR
 & 
PM_SR_CKRDY
));

40 
uöt32_t
 
ªg
 = (
PM_CKSEL_DIV
 | (
div
 & 
PM_CKSEL_MASK
));

42 
PM_UNLOCK
 = 
	`PM_CKSEL_KEY
(
£l_èrgë
);

43 
	`PM_CKSEL
(
£l_èrgë
Ë
ªg
;

44 !(
PM_SR
 & 
PM_SR_CKRDY
));

45 
	}
}

47 
	$pm_£t_divmask_˛ock
(
uöt8_t
 
mask
)

49 
PM_UNLOCK
 = 
PM_PBADIVMASK_KEY
;

50 
PM_PBADIVMASK
 = 
mask
;

51 
	}
}

53 
	$£t_≥rùhîÆ_˛ock_°©us
(
pm_≥rùhîÆ
 
≥rùh
, 
boﬁ
 
⁄
)

55 
uöt8_t
 
ªg_id
 = 
≥rùh
/32;

56 
uöt8_t
 
bô_off£t
 = 
≥rùh
 % 32;

57 
uöt32_t
 
ªg_mask
 = 
	`PM_MASK
(
ªg_id
);

58 i‡(
⁄
) {

59 
ªg_mask
 |(1 << 
bô_off£t
);

61 
ªg_mask
 &~(1 << 
bô_off£t
);

63 
PM_UNLOCK
 = 
	`PM_MASK_KEY
(
ªg_id
);

64 
	`PM_MASK
(
ªg_id
Ë
ªg_mask
;

65 
	}
}

67 
	$pm_íabÀ_≥rùhîÆ_˛ock
(
pm_≥rùhîÆ
 
≥rùh
)

69 
	`£t_≥rùhîÆ_˛ock_°©us
(
≥rùh
, 
åue
);

70 
	}
}

72 
	$pm_dißbÀ_≥rùhîÆ_˛ock
(
pm_≥rùhîÆ
 
≥rùh
)

74 
	`£t_≥rùhîÆ_˛ock_°©us
(
≥rùh
, 
Ál£
);

75 
	}
}

	@lib/libopencm3/lib/sam/4l/scif.c

28 
	~<lib›ícm3/ßm/scif.h
>

38 
	$scif_osc_íabÀ
(
osc_mode
 
mode
, 
uöt32_t
 
‰eq
, 
osc_°¨tup
 
°¨tup
)

40 
uöt8_t
 
gaö
;

41 c⁄° 
uöt32_t
 
kHz
 = 1000;

42 c⁄° 
uöt32_t
 
MHz
 = 1000 * 
kHz
;

44 i‡(
‰eq
 > 600 * 
kHz
 && fªq <2 * 
MHz
) {

45 
gaö
 = 0;

46 } i‡(
‰eq
 > 2 * 
MHz
 && freq <= 4 * MHz) {

47 
gaö
 = 1;

48 } i‡(
‰eq
 > 4 * 
MHz
 && freq <= 8 * MHz) {

49 
gaö
 = 2;

50 } i‡(
‰eq
 > 8 * 
MHz
 && freq <= 16 * MHz) {

51 
gaö
 = 3;

52 } i‡(
‰eq
 > 16 * 
MHz
 && freq <= 30 * MHz) {

53 
gaö
 = 4;

58 
SCIF_UNLOCK
 = 
SCIF_OSCCTRL0_KEY
;

59 
SCIF_OSCCTRL0
 = 
mode
 | 
SCIF_OSCCTRL_OSCEN
 |

60 (
gaö
 << 
SCIF_OSCCTRL_GAIN_SHIFT
Ë| (
°¨tup
 << 
SCIF_OSCCTRL_STARTUP_SHIFT
);

62 !(
SCIF_PCLKSR
 & 
SCIF_OSC0RDY
));

64 
	}
}

82 
	$scif_íabÀ_∂l
(
uöt8_t
 
dñay
, uöt8_à
mul
, uöt8_à
div
, uöt8_à
∂l_›t
, 
∂l_˛k_§c
 
sour˚_˛ock
)

86 
uöt32_t
 
∂l_vÆ
 = 
SCIF_PLL0
;

87 i‡(
∂l_vÆ
 & 
SCIF_PLL0_PLLEN
) {

88 
SCIF_UNLOCK
 = 
SCIF_PLL0_KEY
;

89 
SCIF_PLL0
 = 
∂l_vÆ
 & (~
SCIF_PLL0_PLLEN
);

92 i‡(
mul
 == 0)

93 
mul
 = 1;

95 
∂l_vÆ
 = 
	`SCIF_PLL0_PLLOSC_MASKED
(
sour˚_˛ock
)

96 | 
	`SCIF_PLL0_PLLOPT_MASKED
(
∂l_›t
)

97 | 
	`SCIF_PLL0_PLLDIV_MASKED
(
div
)

98 | 
	`SCIF_PLL0_PLLMUL_MASKED
(
mul
)

99 | 
	`SCIF_PLL0_PLLCOUNT_MASKED
(
dñay
);

101 
SCIF_UNLOCK
 = 
SCIF_PLL0_KEY
;

102 
SCIF_PLL0
 = 
∂l_vÆ
;

105 
SCIF_UNLOCK
 = 
SCIF_PLL0_KEY
;

106 
SCIF_PLL0
 = 
∂l_vÆ
 | 
SCIF_PLL0_PLLEN
;

108 !(
SCIF_PCLKSR
 & 
SCIF_PLL0LOCK
));

111 
	}
}

120 
	$scif_íabÀ_g˛k
(
gíîic_˛ock
 
g˛k
, 
g˛k_§c
 
sour˚_˛ock
, 
uöt16_t
 
div
)

122 
uöt32_t
 
ªg_vÆ
 = 
SCIF_GCCTRL_CEN
 | 
	`SCIF_GCCTRL_OSCSEL_MASKED
(
sour˚_˛ock
);

123 i‡(
div
) {

124 i‡(
g˛k
 < 
GENERIC_CLOCK11
) {

125 
div
 &= 0xf;

128 
ªg_vÆ
 |
	`SCIF_GCCTRL_DIV_MASKED
(
div
Ë| 
SCIF_GCCTRL_DIVEN
;

131 
	`SCIF_GCTRL
(
g˛k
Ë
ªg_vÆ
;

132 
	}
}

	@lib/libopencm3/lib/sam/4l/usart.c

20 
	~<lib›ícm3/ßm/ußπ.h
>

22 
	$ußπ_£t_baudøã
(
uöt32_t
 
ußπ
, uöt32_à
baud
)

24 
	`USART_BRGR
(
ußπ
Ë
baud
;

25 
	}
}

	@lib/libopencm3/lib/sam/common/gpio_common_3a3u3x.c

33 
	~<lib›ícm3/ßm/gpio.h
>

42 
	$gpio_öô
(
uöt32_t
 
p‹t
, uöt32_à
pös
, 
gpio_Êags
 
Êags
)

44 
Êags
 & 0x7) {

45 
GPIO_FLAG_GPINPUT
:

46 
	`PIO_ODR
(
p‹t
Ë
pös
;

47 
	`PIO_PER
(
p‹t
Ë
pös
;

49 
GPIO_FLAG_GPOUTPUT
:

50 
	`PIO_OER
(
p‹t
Ë
pös
;

51 
	`PIO_PER
(
p‹t
Ë
pös
;

53 
GPIO_FLAG_PERIPHA
:

54 
	`PIO_ABSR
(
p‹t
Ë&~
pös
;

55 
	`PIO_PDR
(
p‹t
Ë
pös
;

57 
GPIO_FLAG_PERIPHB
:

58 
	`PIO_ABSR
(
p‹t
Ë|
pös
;

59 
	`PIO_PDR
(
p‹t
Ë
pös
;

62 i‡(
Êags
 & 
GPIO_FLAG_OPEN_DRAIN
) {

63 
	`PIO_MDER
(
p‹t
Ë
pös
;

65 
	`PIO_MDDR
(
p‹t
Ë
pös
;

68 i‡(
Êags
 & 
GPIO_FLAG_PULL_UP
) {

69 
	`PIO_PUER
(
p‹t
Ë
pös
;

71 
	`PIO_PUDR
(
p‹t
Ë
pös
;

73 
	}
}

	@lib/libopencm3/lib/sam/common/gpio_common_3n3s.c

33 
	~<lib›ícm3/ßm/gpio.h
>

42 
	$gpio_öô
(
uöt32_t
 
p‹t
, uöt32_à
pös
, 
gpio_Êags
 
Êags
)

44 
Êags
 & 0x7) {

45 
GPIO_FLAG_GPINPUT
:

46 
	`PIO_ODR
(
p‹t
Ë
pös
;

47 
	`PIO_PER
(
p‹t
Ë
pös
;

49 
GPIO_FLAG_GPOUTPUT
:

50 
	`PIO_OER
(
p‹t
Ë
pös
;

51 
	`PIO_PER
(
p‹t
Ë
pös
;

53 
GPIO_FLAG_PERIPHA
:

54 
	`PIO_ABCDSR1
(
p‹t
Ë&~
pös
;

55 
	`PIO_ABCDSR2
(
p‹t
Ë&~
pös
;

56 
	`PIO_PDR
(
p‹t
Ë
pös
;

58 
GPIO_FLAG_PERIPHB
:

59 
	`PIO_ABCDSR1
(
p‹t
Ë|
pös
;

60 
	`PIO_ABCDSR2
(
p‹t
Ë&~
pös
;

61 
	`PIO_PDR
(
p‹t
Ë
pös
;

63 
GPIO_FLAG_PERIPHC
:

64 
	`PIO_ABCDSR1
(
p‹t
Ë&~
pös
;

65 
	`PIO_ABCDSR2
(
p‹t
Ë|
pös
;

66 
	`PIO_PDR
(
p‹t
Ë
pös
;

68 
GPIO_FLAG_PERIPHD
:

69 
	`PIO_ABCDSR1
(
p‹t
Ë|
pös
;

70 
	`PIO_ABCDSR2
(
p‹t
Ë|
pös
;

71 
	`PIO_PDR
(
p‹t
Ë
pös
;

75 i‡(
Êags
 & 
GPIO_FLAG_OPEN_DRAIN
) {

76 
	`PIO_MDER
(
p‹t
Ë
pös
;

78 
	`PIO_MDDR
(
p‹t
Ë
pös
;

81 i‡(
Êags
 & 
GPIO_FLAG_PULL_UP
) {

82 
	`PIO_PUER
(
p‹t
Ë
pös
;

84 
	`PIO_PUDR
(
p‹t
Ë
pös
;

86 
	}
}

	@lib/libopencm3/lib/sam/common/gpio_common_all.c

33 
	~<lib›ícm3/ßm/gpio.h
>

40 
	$gpio_£t
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
)

42 
	`PIO_SODR
(
gpi›‹t
Ë
gpios
;

43 
	}
}

50 
	$gpio_˛ór
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
)

52 
	`PIO_CODR
(
gpi›‹t
Ë
gpios
;

53 
	}
}

60 
	$gpio_toggÀ
(
uöt32_t
 
gpi›‹t
, uöt32_à
gpios
)

62 
uöt32_t
 
od§
 = 
	`PIO_ODSR
(
gpi›‹t
);

63 
	`PIO_CODR
(
gpi›‹t
Ë
od§
 & 
gpios
;

64 
	`PIO_SODR
(
gpi›‹t
Ë~
od§
 & 
gpios
;

65 
	}
}

	@lib/libopencm3/lib/sam/common/pmc.c

20 
	~<lib›ícm3/ßm/pmc.h
>

21 
	~<lib›ícm3/ßm/ìfc.h
>

24 
uöt32_t
 
	gpmc_mck_‰equícy
 = 4000000;

26 
	$pmc_xèl_íabÀ
(
boﬁ
 
í
, 
uöt8_t
 
°¨tup_time
)

28 i‡(
í
) {

29 
CKGR_MOR
 = (CKGR_MOR & ~
CKGR_MOR_MOSCXTST_MASK
) |

30 
CKGR_MOR_KEY
 | 
CKGR_MOR_MOSCXTEN
 |

31 (
°¨tup_time
 << 8);

32 !(
PMC_SR
 & 
PMC_SR_MOSCXTS
));

34 
CKGR_MOR
 = 
CKGR_MOR_KEY
 | (CKGR_MOR & ~
CKGR_MOR_MOSCXTEN
);

36 
	}
}

38 
	$pmc_∂œ_c⁄fig
(
uöt8_t
 
mul
, uöt8_à
div
)

40 
CKGR_PLLAR
 = 
CKGR_PLLAR_ONE
 | ((
mul
 - 1) << 16) |

41 
CKGR_PLLAR_PLLACOUNT_MASK
 | 
div
;

42 !(
PMC_SR
 & 
PMC_SR_LOCKA
));

43 
	}
}

45 
	$pmc_≥rùhîÆ_˛ock_íabÀ
(
uöt8_t
 
pid
)

47 #i‡
	`deföed
(
PMC_PCER1
)

48 i‡(
pid
 < 32) {

49 
PMC_PCER0
 = 1 << 
pid
;

51 
PMC_PCER1
 = 1 << (
pid
 & 31);

55 
PMC_PCER
 = 1 << 
pid
;

57 
	}
}

59 
	$pmc_≥rùhîÆ_˛ock_dißbÀ
(
uöt8_t
 
pid
)

61 #i‡
	`deföed
(
PMC_PCER1
)

62 i‡(
pid
 < 32) {

63 
PMC_PCDR0
 = 1 << 
pid
;

65 
PMC_PCDR1
 = 1 << (
pid
 & 31);

68 
PMC_PCDR
 = 1 << 
pid
;

70 
	}
}

72 
	$pmc_mck_£t_sour˚
(
mck_§c
 
§c
)

74 
PMC_MCKR
 = (PMC_MCKR & ~
PMC_MCKR_CSS_MASK
Ë| 
§c
;

75 !(
PMC_SR
 & 
PMC_SR_MCKRDY
));

76 
	}
}

78 
	$pmc_˛ock_£tup_ö_xèl_12mhz_out_84mhz
()

80 
	`ìfc_£t_œãncy
(4);

83 
	`pmc_xèl_íabÀ
(
åue
, 0xff);

85 
CKGR_MOR
 |
CKGR_MOR_KEY
 | 
CKGR_MOR_MOSCSEL
;

87 
	`pmc_∂œ_c⁄fig
(7, 1);

88 
	`pmc_mck_£t_sour˚
(
MCK_SRC_PLLA
);

90 
pmc_mck_‰equícy
 = 84000000;

91 
	}
}

93 
	$pmc_˛ock_£tup_ö_rc_4mhz_out_84mhz
()

95 
	`ìfc_£t_œãncy
(4);

98 
CKGR_MOR
 = 
CKGR_MOR_KEY
 |

99 (
CKGR_MOR
 & ~(
CKGR_MOR_MOSCSEL
 | 
CKGR_MOR_MOSCRCF_MASK
));

101 
	`pmc_∂œ_c⁄fig
(21, 1);

102 
	`pmc_mck_£t_sour˚
(
MCK_SRC_PLLA
);

104 
pmc_mck_‰equícy
 = 84000000;

105 
	}
}

	@lib/libopencm3/lib/sam/common/usart_common_3.c

20 
	~<lib›ícm3/ßm/ußπ.h
>

22 
uöt32_t
 
pmc_mck_‰equícy
;

24 
	$ußπ_£t_baudøã
(
uöt32_t
 
ußπ
, uöt32_à
baud
)

26 
	`USART_BRGR
(
ußπ
Ë
pmc_mck_‰equícy
 / (16 * 
baud
);

27 
	}
}

	@lib/libopencm3/lib/sam/common/usart_common_all.c

20 
	~<lib›ícm3/ßm/ußπ.h
>

22 
	$ußπ_£t_d©abôs
(
uöt32_t
 
ußπ
, 
bôs
)

24 
	`USART_MR
(
ußπ
Ë(USART_MR(ußπË& ~
USART_MR_CHRL_MASK
) |

25 ((
bôs
 - 5) << 6);

26 
	}
}

28 
	$ußπ_£t_°›bôs
(
uöt32_t
 
ußπ
, 
ußπ_°›bôs
 
sb
)

30 
	`USART_MR
(
ußπ
Ë(USART_MR(ußπË& ~
USART_MR_NBSTOP_MASK
) |

31 (
sb
 << 12);

32 
	}
}

34 
	$ußπ_£t_∑rôy
(
uöt32_t
 
ußπ
, 
ußπ_∑rôy
 
∑r
)

36 
	`USART_MR
(
ußπ
Ë(USART_MR(ußπË& ~
USART_MR_PAR_MASK
Ë| (
∑r
 << 9);

37 
	}
}

39 
	$ußπ_£t_mode
(
uöt32_t
 
ußπ
, 
ußπ_mode
 
mode
)

41 
	`USART_CR
(
ußπ
) =

42 (
mode
 & 
USART_MODE_RX
Ë? 
USART_CR_RXEN
 : 
USART_CR_RXDIS
;

43 
	`USART_CR
(
ußπ
Ë(
mode
 & 
USART_MODE_TX
Ë? 
USART_CR_TXEN


44 : 
USART_CR_TXDIS
;

45 
	}
}

47 
	$ußπ_£t_Êow_c⁄åﬁ
(
uöt32_t
 
ußπ
, 
ußπ_Êowc⁄åﬁ
 
fc
)

49 
	`USART_MR
(
ußπ
Ë(USART_MR(ußπË& ~
USART_MR_MODE_MASK
) |

50 (
fc
 ? 
USART_MR_MODE_HW_HANDSHAKING
 : 0);

51 
	}
}

53 
	$ußπ_íabÀ
(
uöt32_t
 
ußπ
)

55 
	`USART_CR
(
ußπ
Ë
USART_CR_TXEN
 | 
USART_CR_RXEN
;

56 
	}
}

58 
	$ußπ_dißbÀ
(
uöt32_t
 
ußπ
)

60 
	`USART_CR
(
ußπ
Ë
USART_CR_TXDIS
 | 
USART_CR_RXDIS
;

61 
	}
}

63 
	$ußπ_£nd
(
uöt32_t
 
ußπ
, 
uöt16_t
 
d©a
)

65 
	`USART_THR
(
ußπ
Ë
d©a
;

66 
	}
}

68 
uöt16_t
 
	$ußπ_ªcv
(
uöt32_t
 
ußπ
)

70  
	`USART_RHR
(
ußπ
) & 0x1f;

71 
	}
}

73 
	$ußπ_waô_£nd_ªady
(
uöt32_t
 
ußπ
)

75 (
	`USART_CSR
(
ußπ
Ë& 
USART_CSR_TXRDY
) == 0);

76 
	}
}

78 
	$ußπ_waô_ªcv_ªady
(
uöt32_t
 
ußπ
)

80 (
	`USART_CSR
(
ußπ
Ë& 
USART_CSR_RXRDY
) == 0);

81 
	}
}

83 
	$ußπ_£nd_blockög
(
uöt32_t
 
ußπ
, 
uöt16_t
 
d©a
)

85 
	`ußπ_waô_£nd_ªady
(
ußπ
);

86 
	`ußπ_£nd
(
ußπ
, 
d©a
);

87 
	}
}

89 
uöt16_t
 
	$ußπ_ªcv_blockög
(
uöt32_t
 
ußπ
)

91 
	`ußπ_waô_ªcv_ªady
(
ußπ
);

93  
	`ußπ_ªcv
(
ußπ
);

94 
	}
}

96 
	$ußπ_íabÀ_rx_öãºu±
(
uöt32_t
 
ußπ
)

98 
	`USART_IER
(
ußπ
Ë
USART_CSR_RXRDY
;

99 
	}
}

101 
	$ußπ_dißbÀ_rx_öãºu±
(
uöt32_t
 
ußπ
)

103 
	`USART_IDR
(
ußπ
Ë
USART_CSR_RXRDY
;

104 
	}
}

106 
	$ußπ_wp_íabÀ
(
uöt32_t
 
ußπ
)

108 
	`USART_WPMR
(
ußπ
Ë
USART_WPMR_KEY
 | 
USART_WPMR_WPEN
;

109 
	}
}

111 
	$ußπ_wp_dißbÀ
(
uöt32_t
 
ußπ
)

113 
	`USART_WPMR
(
ußπ
Ë
USART_WPMR_KEY
 & (~
USART_WPMR_WPEN
);

114 
	}
}

116 
	$ußπ_£À˘_˛ock
(
uöt32_t
 
ußπ
, 
ußπ_˛ock
 
˛k
)

118 
uöt32_t
 
ªg_mr
 = 
	`USART_MR
(
ußπ
Ë& (~
USART_MR_USCLKS_MASK
);

119 
	`USART_MR
(
ußπ
Ë((
˛k
 << 
USART_MR_USCLKS_SHIFT
Ë& 
USART_MR_USCLKS_MASK
Ë| 
ªg_mr
;

120 
	}
}

122 
	$ußπ_£t_ch¨a˘î_Àngth
(
uöt32_t
 
ußπ
, 
ußπ_chæ
 
chæ
)

124 
uöt32_t
 
ªg_mr
 = 
	`USART_MR
(
ußπ
Ë& (~
USART_MR_CHRL_MASK
);

125 
	`USART_MR
(
ußπ
Ë
ªg_mr
 | (
chæ
 << 
USART_MR_CHRL_SHIFT
);

126 
	}
}

	@lib/libopencm3/lib/sam/d/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2016 
K¨l
 
PÆss⁄
 <
k¨Õ
@
twók
.
√t
.
au
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 
	gLIBNAME
 = 
lib›ícm3_ßmd


21 
SRCLIBDIR
 ?= ../..

23 
CC
 = 
	$$
(
PREFIX
)
gcc


24 
AR
 = 
	$$
(
PREFIX
)
¨


25 
TGT_CFLAGS
 = -
Os
 -
WÆl
 -
Wexåa
 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

26 -
m˝u
=
c‹ãx
-
m0∂us
 -
mthumb
 
	`$
(
FP_FLAGS
Ë-
W°ri˘
-
¥ŸŸy≥s
 \

27 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DSAMD


28 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

29 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

30 #ARFLAGS = 
rcsv


31 
ARFLAGS
 = 
rcs


32 
OBJS
 =

34 
VPATH
 +../../
cm3
:../
comm⁄


36 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/stm32/can.c

38 
	~<lib›ícm3/°m32/ˇn.h
>

39 
	~<lib›ícm3/°m32/rcc.h
>

51 
	#CAN_MSR_INAK_TIMEOUT
 0x0000FFFF

	)

63 
	$ˇn_ª£t
(
uöt32_t
 
ˇ≈‹t
)

65 i‡(
ˇ≈‹t
 =
CAN1
) {

66 
	`rcc_≥rùh_ª£t_pul£
(
RST_CAN1
);

68 #i‡
	`deföed
(
BX_CAN2_BASE
)

69 
	`rcc_≥rùh_ª£t_pul£
(
RST_CAN2
);

72 
	}
}

92 
	$ˇn_öô
(
uöt32_t
 
ˇ≈‹t
, 
boﬁ
 
âcm
, boﬁ 
abom
, boﬁ 
awum
, boﬁ 
«π
,

93 
boﬁ
 
rÊm
, boﬁ 
txÂ
, 
uöt32_t
 
sjw
, uöt32_à
ts1
, uöt32_à
ts2
,

94 
uöt32_t
 
bΩ
, 
boﬁ
 
lo›back
, boﬁ 
sûít
)

96 vﬁ©ûê
uöt32_t
 
waô_ack
;

97 
ªt
 = 0;

100 
	`CAN_MCR
(
ˇ≈‹t
Ë&~
CAN_MCR_SLEEP
;

103 
	`CAN_MCR
(
ˇ≈‹t
Ë|
CAN_MCR_INRQ
;

106 
waô_ack
 = 
CAN_MSR_INAK_TIMEOUT
;

107 (--
waô_ack
) &&

108 ((
	`CAN_MSR
(
ˇ≈‹t
Ë& 
CAN_MSR_INAK
) != CAN_MSR_INAK));

111 i‡((
	`CAN_MSR
(
ˇ≈‹t
Ë& 
CAN_MSR_INAK
) != CAN_MSR_INAK) {

116 
	`CAN_BTR
(
ˇ≈‹t
) = 0;

119 i‡(
âcm
) {

120 
	`CAN_MCR
(
ˇ≈‹t
Ë|
CAN_MCR_TTCM
;

122 
	`CAN_MCR
(
ˇ≈‹t
Ë&~
CAN_MCR_TTCM
;

125 i‡(
abom
) {

126 
	`CAN_MCR
(
ˇ≈‹t
Ë|
CAN_MCR_ABOM
;

128 
	`CAN_MCR
(
ˇ≈‹t
Ë&~
CAN_MCR_ABOM
;

131 i‡(
awum
) {

132 
	`CAN_MCR
(
ˇ≈‹t
Ë|
CAN_MCR_AWUM
;

134 
	`CAN_MCR
(
ˇ≈‹t
Ë&~
CAN_MCR_AWUM
;

137 i‡(
«π
) {

138 
	`CAN_MCR
(
ˇ≈‹t
Ë|
CAN_MCR_NART
;

140 
	`CAN_MCR
(
ˇ≈‹t
Ë&~
CAN_MCR_NART
;

143 i‡(
rÊm
) {

144 
	`CAN_MCR
(
ˇ≈‹t
Ë|
CAN_MCR_RFLM
;

146 
	`CAN_MCR
(
ˇ≈‹t
Ë&~
CAN_MCR_RFLM
;

149 i‡(
txÂ
) {

150 
	`CAN_MCR
(
ˇ≈‹t
Ë|
CAN_MCR_TXFP
;

152 
	`CAN_MCR
(
ˇ≈‹t
Ë&~
CAN_MCR_TXFP
;

155 i‡(
sûít
) {

156 
	`CAN_BTR
(
ˇ≈‹t
Ë|
CAN_BTR_SILM
;

158 
	`CAN_BTR
(
ˇ≈‹t
Ë&~
CAN_BTR_SILM
;

161 i‡(
lo›back
) {

162 
	`CAN_BTR
(
ˇ≈‹t
Ë|
CAN_BTR_LBKM
;

164 
	`CAN_BTR
(
ˇ≈‹t
Ë&~
CAN_BTR_LBKM
;

168 
	`CAN_BTR
(
ˇ≈‹t
Ë|
sjw
 | 
ts2
 | 
ts1
 |

169 ((
bΩ
 - 1ulË& 
CAN_BTR_BRP_MASK
);

172 
	`CAN_MCR
(
ˇ≈‹t
Ë&~
CAN_MCR_INRQ
;

175 
waô_ack
 = 
CAN_MSR_INAK_TIMEOUT
;

176 (--
waô_ack
) &&

177 ((
	`CAN_MSR
(
ˇ≈‹t
Ë& 
CAN_MSR_INAK
) == CAN_MSR_INAK));

179 i‡((
	`CAN_MSR
(
ˇ≈‹t
Ë& 
CAN_MSR_INAK
) == CAN_MSR_INAK) {

180 
ªt
 = 1;

183  
ªt
;

184 
	}
}

199 
	$ˇn_fûãr_öô
(
uöt32_t
 
ƒ
, 
boﬁ
 
sˇÀ_32bô
,

200 
boﬁ
 
id_li°_mode
, 
uöt32_t
 
‰1
, uöt32_à
‰2
,

201 
uöt32_t
 
fifo
, 
boﬁ
 
íabÀ
)

203 
uöt32_t
 
fûãr_£À˘_bô
 = 0x00000001 << 
ƒ
;

206 
	`CAN_FMR
(
CAN1
Ë|
CAN_FMR_FINIT
;

209 
	`CAN_FA1R
(
CAN1
Ë&~
fûãr_£À˘_bô
;

211 i‡(
sˇÀ_32bô
) {

213 
	`CAN_FS1R
(
CAN1
Ë|
fûãr_£À˘_bô
;

216 
	`CAN_FS1R
(
CAN1
Ë&~
fûãr_£À˘_bô
;

219 i‡(
id_li°_mode
) {

221 
	`CAN_FM1R
(
CAN1
Ë|
fûãr_£À˘_bô
;

224 
	`CAN_FM1R
(
CAN1
Ë&~
fûãr_£À˘_bô
;

228 
	`CAN_FiR1
(
CAN1
, 
ƒ
Ë
‰1
;

231 
	`CAN_FiR2
(
CAN1
, 
ƒ
Ë
‰2
;

234 i‡(
fifo
) {

235 
	`CAN_FFA1R
(
CAN1
Ë|
fûãr_£À˘_bô
;

237 
	`CAN_FFA1R
(
CAN1
Ë&~
fûãr_£À˘_bô
;

240 i‡(
íabÀ
) {

241 
	`CAN_FA1R
(
CAN1
Ë|
fûãr_£À˘_bô
;

245 
	`CAN_FMR
(
CAN1
Ë&~
CAN_FMR_FINIT
;

246 
	}
}

259 
	$ˇn_fûãr_id_mask_16bô_öô
(
uöt32_t
 
ƒ
, 
uöt16_t
 
id1
,

260 
uöt16_t
 
mask1
, uöt16_à
id2
,

261 
uöt16_t
 
mask2
, 
uöt32_t
 
fifo
, 
boﬁ
 
íabÀ
)

263 
	`ˇn_fûãr_öô
(
ƒ
, 
Ál£
, false,

264 ((
uöt32_t
)
mask1
 << 16Ë| (uöt32_t)
id1
,

265 ((
uöt32_t
)
mask2
 << 16Ë| (uöt32_t)
id2
, 
fifo
, 
íabÀ
);

266 
	}
}

277 
	$ˇn_fûãr_id_mask_32bô_öô
(
uöt32_t
 
ƒ
, uöt32_à
id
,

278 
uöt32_t
 
mask
, uöt32_à
fifo
, 
boﬁ
 
íabÀ
)

280 
	`ˇn_fûãr_öô
(
ƒ
, 
åue
, 
Ál£
, 
id
, 
mask
, 
fifo
, 
íabÀ
);

281 
	}
}

294 
	$ˇn_fûãr_id_li°_16bô_öô
(
uöt32_t
 
ƒ
,

295 
uöt16_t
 
id1
, uöt16_à
id2
,

296 
uöt16_t
 
id3
, uöt16_à
id4
,

297 
uöt32_t
 
fifo
, 
boﬁ
 
íabÀ
)

299 
	`ˇn_fûãr_öô
(
ƒ
, 
Ál£
, 
åue
,

300 ((
uöt32_t
)
id1
 << 16Ë| (uöt32_t)
id2
,

301 ((
uöt32_t
)
id3
 << 16Ë| (uöt32_t)
id4
, 
fifo
, 
íabÀ
);

302 
	}
}

313 
	$ˇn_fûãr_id_li°_32bô_öô
(
uöt32_t
 
ƒ
,

314 
uöt32_t
 
id1
, uöt32_à
id2
,

315 
uöt32_t
 
fifo
, 
boﬁ
 
íabÀ
)

317 
	`ˇn_fûãr_öô
(
ƒ
, 
åue
,Årue, 
id1
, 
id2
, 
fifo
, 
íabÀ
);

318 
	}
}

326 
	$ˇn_íabÀ_úq
(
uöt32_t
 
ˇ≈‹t
, uöt32_à
úq
)

328 
	`CAN_IER
(
ˇ≈‹t
Ë|
úq
;

329 
	}
}

337 
	$ˇn_dißbÀ_úq
(
uöt32_t
 
ˇ≈‹t
, uöt32_à
úq
)

339 
	`CAN_IER
(
ˇ≈‹t
Ë&~
úq
;

340 
	}
}

354 
	$ˇn_å™smô
(
uöt32_t
 
ˇ≈‹t
, uöt32_à
id
, 
boﬁ
 
ext
, boﬁ 
πr
,

355 
uöt8_t
 
Àngth
, uöt8_à*
d©a
)

357 
ªt
 = 0;

358 
uöt32_t
 
maûbox
 = 0;

360 
uöt8_t
 
d©a8
[4];

361 
uöt32_t
 
d©a32
;

362 } 
tdlxr
, 
tdhxr
;

365 i‡((
	`CAN_TSR
(
ˇ≈‹t
Ë& 
CAN_TSR_TME0
) == CAN_TSR_TME0) {

366 
ªt
 = 0;

367 
maûbox
 = 
CAN_MBOX0
;

368 } i‡((
	`CAN_TSR
(
ˇ≈‹t
Ë& 
CAN_TSR_TME1
) == CAN_TSR_TME1) {

369 
ªt
 = 1;

370 
maûbox
 = 
CAN_MBOX1
;

371 } i‡((
	`CAN_TSR
(
ˇ≈‹t
Ë& 
CAN_TSR_TME2
) == CAN_TSR_TME2) {

372 
ªt
 = 2;

373 
maûbox
 = 
CAN_MBOX2
;

375 
ªt
 = -1;

379 i‡(
ªt
 == -1) {

380  
ªt
;

383 i‡(
ext
) {

385 
	`CAN_TIxR
(
ˇ≈‹t
, 
maûbox
Ë(
id
 << 
CAN_TIxR_EXID_SHIFT
) |

386 
CAN_TIxR_IDE
;

389 
	`CAN_TIxR
(
ˇ≈‹t
, 
maûbox
Ë
id
 << 
CAN_TIxR_STID_SHIFT
;

393 i‡(
πr
) {

394 
	`CAN_TIxR
(
ˇ≈‹t
, 
maûbox
Ë|
CAN_TIxR_RTR
;

398 
	`CAN_TDTxR
(
ˇ≈‹t
, 
maûbox
Ë&~
CAN_TDTxR_DLC_MASK
;

399 
	`CAN_TDTxR
(
ˇ≈‹t
, 
maûbox
Ë|(
Àngth
 & 
CAN_TDTxR_DLC_MASK
);

401 
Àngth
) {

403 
tdhxr
.
d©a8
[3] = 
d©a
[7];

406 
tdhxr
.
d©a8
[2] = 
d©a
[6];

409 
tdhxr
.
d©a8
[1] = 
d©a
[5];

412 
tdhxr
.
d©a8
[0] = 
d©a
[4];

415 
tdlxr
.
d©a8
[3] = 
d©a
[3];

418 
tdlxr
.
d©a8
[2] = 
d©a
[2];

421 
tdlxr
.
d©a8
[1] = 
d©a
[1];

424 
tdlxr
.
d©a8
[0] = 
d©a
[0];

431 
	`CAN_TDLxR
(
ˇ≈‹t
, 
maûbox
Ë
tdlxr
.
d©a32
;

432 
	`CAN_TDHxR
(
ˇ≈‹t
, 
maûbox
Ë
tdhxr
.
d©a32
;

435 
	`CAN_TIxR
(
ˇ≈‹t
, 
maûbox
Ë|
CAN_TIxR_TXRQ
;

437  
ªt
;

438 
	}
}

446 
	$ˇn_fifo_ªÀa£
(
uöt32_t
 
ˇ≈‹t
, 
uöt8_t
 
fifo
)

448 i‡(
fifo
 == 0) {

449 
	`CAN_RF0R
(
ˇ≈‹t
Ë|
CAN_RF1R_RFOM1
;

451 
	`CAN_RF1R
(
ˇ≈‹t
Ë|
CAN_RF1R_RFOM1
;

453 
	}
}

470 
	$ˇn_ª˚ive
(
uöt32_t
 
ˇ≈‹t
, 
uöt8_t
 
fifo
, 
boﬁ
 
ªÀa£
, uöt32_à*
id
,

471 
boﬁ
 *
ext
, boﬁ *
πr
, 
uöt8_t
 *
fmi
, uöt8_à*
Àngth
,

472 
uöt8_t
 *
d©a
, 
uöt16_t
 *
time°amp
)

474 
uöt32_t
 
fifo_id
 = 0;

476 
uöt8_t
 
d©a8
[4];

477 
uöt32_t
 
d©a32
;

478 } 
rdlxr
, 
rdhxr
;

479 c⁄° 
uöt32_t
 
fifoid_¨øy
[2] = {
CAN_FIFO0
, 
CAN_FIFO1
};

481 
fifo_id
 = 
fifoid_¨øy
[
fifo
];

484 i‡(
	`CAN_RIxR
(
ˇ≈‹t
, 
fifo_id
Ë& 
CAN_RIxR_IDE
) {

485 *
ext
 = 
åue
;

487 *
id
 = (
	`CAN_RIxR
(
ˇ≈‹t
, 
fifo_id
Ë>> 
CAN_RIxR_EXID_SHIFT
) &

488 
CAN_RIxR_EXID_MASK
;

490 *
ext
 = 
Ál£
;

492 *
id
 = (
	`CAN_RIxR
(
ˇ≈‹t
, 
fifo_id
Ë>> 
CAN_RIxR_STID_SHIFT
) &

493 
CAN_RIxR_STID_MASK
;

497 i‡(
	`CAN_RIxR
(
ˇ≈‹t
, 
fifo_id
Ë& 
CAN_RIxR_RTR
) {

498 *
πr
 = 
åue
;

500 *
πr
 = 
Ál£
;

504 *
fmi
 = ((
	`CAN_RDTxR
(
ˇ≈‹t
, 
fifo_id
Ë& 
CAN_RDTxR_FMI_MASK
) >>

505 
CAN_RDTxR_FMI_SHIFT
);

508 *
Àngth
 = 
	`CAN_RDTxR
(
ˇ≈‹t
, 
fifo_id
Ë& 
CAN_RDTxR_DLC_MASK
;

513 i‡(
time°amp
) {

514 *
time°amp
 = (
	`CAN_RDTxR
(
ˇ≈‹t
, 
fifo_id
) &

515 
CAN_RDTxR_TIME_MASK
Ë>> 
CAN_RDTxR_TIME_SHIFT
;

518 
rdlxr
.
d©a32
 = 
	`CAN_RDLxR
(
ˇ≈‹t
, 
fifo_id
);

519 
rdhxr
.
d©a32
 = 
	`CAN_RDHxR
(
ˇ≈‹t
, 
fifo_id
);

532 
d©a
[0] = 
rdlxr
.
d©a8
[0];

533 
d©a
[1] = 
rdlxr
.
d©a8
[1];

534 
d©a
[2] = 
rdlxr
.
d©a8
[2];

535 
d©a
[3] = 
rdlxr
.
d©a8
[3];

536 
d©a
[4] = 
rdhxr
.
d©a8
[0];

537 
d©a
[5] = 
rdhxr
.
d©a8
[1];

538 
d©a
[6] = 
rdhxr
.
d©a8
[2];

539 
d©a
[7] = 
rdhxr
.
d©a8
[3];

542 i‡(
ªÀa£
) {

543 
	`ˇn_fifo_ªÀa£
(
ˇ≈‹t
, 
fifo
);

545 
	}
}

547 
boﬁ
 
	$ˇn_avaûabÀ_maûbox
(
uöt32_t
 
ˇ≈‹t
)

549  
	`CAN_TSR
(
ˇ≈‹t
Ë& (
CAN_TSR_TME0
 | 
CAN_TSR_TME1
 | 
CAN_TSR_TME2
);

550 
	}
}

	@lib/libopencm3/lib/stm32/common/adc_common_f47.c

30 
	~<lib›ícm3/°m32/adc.h
>

45 
	$adc_£t_ßm∂e_time
(
uöt32_t
 
adc
, 
uöt8_t
 
ch™√l
, uöt8_à
time
)

47 
uöt32_t
 
ªg32
;

49 i‡(
ch™√l
 < 10) {

50 
ªg32
 = 
	`ADC_SMPR2
(
adc
);

51 
ªg32
 &~(0x7 << (
ch™√l
 * 3));

52 
ªg32
 |(
time
 << (
ch™√l
 * 3));

53 
	`ADC_SMPR2
(
adc
Ë
ªg32
;

55 
ªg32
 = 
	`ADC_SMPR1
(
adc
);

56 
ªg32
 &~(0x7 << ((
ch™√l
 - 10) * 3));

57 
ªg32
 |(
time
 << ((
ch™√l
 - 10) * 3));

58 
	`ADC_SMPR1
(
adc
Ë
ªg32
;

60 
	}
}

72 
	$adc_£t_ßm∂e_time_⁄_Æl_ch™√ls
(
uöt32_t
 
adc
, 
uöt8_t
 
time
)

74 
uöt8_t
 
i
;

75 
uöt32_t
 
ªg32
 = 0;

77 
i
 = 0; i <= 9; i++) {

78 
ªg32
 |(
time
 << (
i
 * 3));

80 
	`ADC_SMPR2
(
adc
Ë
ªg32
;

82 
i
 = 10; i <= 17; i++) {

83 
ªg32
 |(
time
 << ((
i
 - 10) * 3));

85 
	`ADC_SMPR1
(
adc
Ë
ªg32
;

86 
	}
}

99 
	$adc_£t_mu…i_mode
(
uöt32_t
 
mode
)

101 
ADC_CCR
 |
mode
;

102 
	}
}

110 
	$adc_íabÀ_vb©_£ns‹
()

112 
ADC_CCR
 |
ADC_CCR_VBATE
;

113 
	}
}

119 
	$adc_dißbÀ_vb©_£ns‹
()

121 
ADC_CCR
 &~
ADC_CCR_VBATE
;

122 
	}
}

	@lib/libopencm3/lib/stm32/common/adc_common_v1.c

97 
	~<lib›ícm3/°m32/adc.h
>

108 
	$adc_powî_off
(
uöt32_t
 
adc
)

110 
	`ADC_CR2
(
adc
Ë&~
ADC_CR2_ADON
;

111 
	}
}

123 
	$adc_íabÀ_™Æog_w©chdog_ªguœr
(
uöt32_t
 
adc
)

125 
	`ADC_CR1
(
adc
Ë|
ADC_CR1_AWDEN
;

126 
	}
}

135 
	$adc_dißbÀ_™Æog_w©chdog_ªguœr
(
uöt32_t
 
adc
)

137 
	`ADC_CR1
(
adc
Ë&~
ADC_CR1_AWDEN
;

138 
	}
}

150 
	$adc_íabÀ_™Æog_w©chdog_öje˘ed
(
uöt32_t
 
adc
)

152 
	`ADC_CR1
(
adc
Ë|
ADC_CR1_JAWDEN
;

153 
	}
}

161 
	$adc_dißbÀ_™Æog_w©chdog_öje˘ed
(
uöt32_t
 
adc
)

163 
	`ADC_CR1
(
adc
Ë&~
ADC_CR1_JAWDEN
;

164 
	}
}

182 
	$adc_íabÀ_disc⁄töuous_mode_ªguœr
(
uöt32_t
 
adc
, 
uöt8_t
 
Àngth
)

184 i‡((
Àngth
-1) > 7) {

187 
	`ADC_CR1
(
adc
Ë|
ADC_CR1_DISCEN
;

188 
	`ADC_CR1
(
adc
Ë|((
Àngth
-1Ë<< 
ADC_CR1_DISCNUM_SHIFT
);

189 
	}
}

197 
	$adc_dißbÀ_disc⁄töuous_mode_ªguœr
(
uöt32_t
 
adc
)

199 
	`ADC_CR1
(
adc
Ë&~
ADC_CR1_DISCEN
;

200 
	}
}

212 
	$adc_íabÀ_disc⁄töuous_mode_öje˘ed
(
uöt32_t
 
adc
)

214 
	`ADC_CR1
(
adc
Ë|
ADC_CR1_JDISCEN
;

215 
	}
}

223 
	$adc_dißbÀ_disc⁄töuous_mode_öje˘ed
(
uöt32_t
 
adc
)

225 
	`ADC_CR1
(
adc
Ë&~
ADC_CR1_JDISCEN
;

226 
	}
}

239 
	$adc_íabÀ_autom©ic_öje˘ed_group_c⁄vîsi⁄
(
uöt32_t
 
adc
)

241 
	`adc_dißbÀ_exã∫Æ_åiggî_öje˘ed
(
adc
);

242 
	`ADC_CR1
(
adc
Ë|
ADC_CR1_JAUTO
;

243 
	}
}

251 
	$adc_dißbÀ_autom©ic_öje˘ed_group_c⁄vîsi⁄
(
uöt32_t
 
adc
)

253 
	`ADC_CR1
(
adc
Ë&~
ADC_CR1_JAUTO
;

254 
	}
}

272 
	$adc_íabÀ_™Æog_w©chdog_⁄_Æl_ch™√ls
(
uöt32_t
 
adc
)

274 
	`ADC_CR1
(
adc
Ë&~
ADC_CR1_AWDSGL
;

275 
	}
}

294 
	$adc_íabÀ_™Æog_w©chdog_⁄_£À˘ed_ch™√l
(
uöt32_t
 
adc
,

295 
uöt8_t
 
ch™√l
)

297 
uöt32_t
 
ªg32
;

299 
ªg32
 = (
	`ADC_CR1
(
adc
Ë& ~
ADC_CR1_AWDCH_MASK
);

300 i‡(
ch™√l
 <
ADC_CR1_AWDCH_MAX
) {

301 
ªg32
 |
ch™√l
;

303 
	`ADC_CR1
(
adc
Ë
ªg32
;

304 
	`ADC_CR1
(
adc
Ë|
ADC_CR1_AWDSGL
;

305 
	}
}

317 
	$adc_íabÀ_sˇn_mode
(
uöt32_t
 
adc
)

319 
	`ADC_CR1
(
adc
Ë|
ADC_CR1_SCAN
;

320 
	}
}

328 
	$adc_dißbÀ_sˇn_mode
(
uöt32_t
 
adc
)

330 
	`ADC_CR1
(
adc
Ë&~
ADC_CR1_SCAN
;

331 
	}
}

339 
	$adc_íabÀ_eoc_öãºu±_öje˘ed
(
uöt32_t
 
adc
)

341 
	`ADC_CR1
(
adc
Ë|
ADC_CR1_JEOCIE
;

342 
	}
}

350 
	$adc_dißbÀ_eoc_öãºu±_öje˘ed
(
uöt32_t
 
adc
)

352 
	`ADC_CR1
(
adc
Ë&~
ADC_CR1_JEOCIE
;

353 
	}
}

361 
	$adc_íabÀ_awd_öãºu±
(
uöt32_t
 
adc
)

363 
	`ADC_CR1
(
adc
Ë|
ADC_CR1_AWDIE
;

364 
	}
}

372 
	$adc_dißbÀ_awd_öãºu±
(
uöt32_t
 
adc
)

374 
	`ADC_CR1
(
adc
Ë&~
ADC_CR1_AWDIE
;

375 
	}
}

384 
	$adc_íabÀ_eoc_öãºu±
(
uöt32_t
 
adc
)

386 
	`ADC_CR1
(
adc
Ë|
ADC_CR1_EOCIE
;

387 
	}
}

395 
	$adc_dißbÀ_eoc_öãºu±
(
uöt32_t
 
adc
)

397 
	`ADC_CR1
(
adc
Ë&~
ADC_CR1_EOCIE
;

398 
	}
}

408 
	$adc_£t_À·_Æig√d
(
uöt32_t
 
adc
)

410 
	`ADC_CR2
(
adc
Ë|
ADC_CR2_ALIGN
;

411 
	}
}

420 
	$adc_£t_right_Æig√d
(
uöt32_t
 
adc
)

422 
	`ADC_CR2
(
adc
Ë&~
ADC_CR2_ALIGN
;

423 
	}
}

435 
boﬁ
 
	$adc_eoc
(
uöt32_t
 
adc
)

437  (
	`ADC_SR
(
adc
Ë& 
ADC_SR_EOC
) != 0;

438 
	}
}

449 
boﬁ
 
	$adc_eoc_öje˘ed
(
uöt32_t
 
adc
)

451  (
	`ADC_SR
(
adc
Ë& 
ADC_SR_JEOC
) != 0;

452 
	}
}

465 
uöt32_t
 
	$adc_ªad_ªguœr
(
uöt32_t
 
adc
)

467  
	`ADC_DR
(
adc
);

468 
	}
}

483 
uöt32_t
 
	$adc_ªad_öje˘ed
(
uöt32_t
 
adc
, 
uöt8_t
 
ªg
)

485 
ªg
) {

487  
	`ADC_JDR1
(
adc
);

489  
	`ADC_JDR2
(
adc
);

491  
	`ADC_JDR3
(
adc
);

493  
	`ADC_JDR4
(
adc
);

496 
	}
}

507 
	$adc_£t_c⁄töuous_c⁄vîsi⁄_mode
(
uöt32_t
 
adc
)

509 
	`ADC_CR2
(
adc
Ë|
ADC_CR2_CONT
;

510 
	}
}

523 
	$adc_£t_sögÀ_c⁄vîsi⁄_mode
(
uöt32_t
 
adc
)

525 
	`ADC_CR2
(
adc
Ë&~
ADC_CR2_CONT
;

526 
	}
}

535 
	$adc_£t_w©chdog_high_thªshﬁd
(
uöt32_t
 
adc
, 
uöt16_t
 
thªshﬁd
)

537 
uöt32_t
 
ªg32
 = 0;

539 
ªg32
 = (
uöt32_t
)
thªshﬁd
;

540 
ªg32
 &
ADC_HT_MSK
;

541 
	`ADC_HTR
(
adc
Ë
ªg32
;

542 
	}
}

551 
	$adc_£t_w©chdog_low_thªshﬁd
(
uöt32_t
 
adc
, 
uöt16_t
 
thªshﬁd
)

553 
uöt32_t
 
ªg32
 = 0;

555 
ªg32
 = (
uöt32_t
)
thªshﬁd
;

556 
ªg32
 &
ADC_LT_MSK
;

557 
	`ADC_LTR
(
adc
Ë
ªg32
;

558 
	}
}

574 
	$adc_£t_ªguœr_£quí˚
(
uöt32_t
 
adc
, 
uöt8_t
 
Àngth
, uöt8_à
ch™√l
[])

576 
uöt32_t
 
fi·h6
 = 0;

577 
uöt32_t
 
fouπh6
 = 0;

578 
uöt32_t
 
thúd6
 = 0;

579 
uöt32_t
 
£c⁄d6
 = 0;

580 
uöt32_t
 
fú°6
 = 0;

581 
uöt8_t
 
i
 = 0;

583 i‡(
Àngth
 > 
ADC_SQR_MAX_CHANNELS_REGULAR
) {

587 
i
 = 1; i <
Àngth
; i++) {

588 i‡(
i
 <= 6) {

589 
fú°6
 |(
ch™√l
[
i
 - 1] << ((i - 1) * 5));

591 i‡((
i
 > 6) && (i <= 12)) {

592 
£c⁄d6
 |(
ch™√l
[
i
 - 1] << ((i - 6 - 1) * 5));

594 i‡((
i
 > 12) && (i <= 18)) {

595 
thúd6
 |(
ch™√l
[
i
 - 1] << ((i - 12 - 1) * 5));

597 i‡((
i
 > 18) && (i <= 24)) {

598 
fouπh6
 |(
ch™√l
[
i
 - 1] << ((i - 18 - 1) * 5));

600 i‡((
i
 > 24) && (i <= 28)) {

601 
fi·h6
 |(
ch™√l
[
i
 - 1] << ((i - 24 - 1) * 5));

604 #i‡
	`deföed
(
ADC_SQR5
)

605 
	`ADC_SQR1
(
adc
Ë
fi·h6
 | ((
Àngth
 - 1Ë<< 
ADC_SQR1_L_LSB
);

606 
	`ADC_SQR2
(
adc
Ë
fouπh6
;

607 
	`ADC_SQR3
(
adc
Ë
thúd6
;

608 
	`ADC_SQR4
(
adc
Ë
£c⁄d6
;

609 
	`ADC_SQR5
(
adc
Ë
fú°6
;

611 
	`ADC_SQR1
(
adc
Ë
thúd6
 | ((
Àngth
 - 1Ë<< 
ADC_SQR1_L_LSB
);

612 
	`ADC_SQR2
(
adc
Ë
£c⁄d6
;

613 
	`ADC_SQR3
(
adc
Ë
fú°6
;

615 
	}
}

630 
	$adc_£t_öje˘ed_£quí˚
(
uöt32_t
 
adc
, 
uöt8_t
 
Àngth
, uöt8_à
ch™√l
[])

632 
uöt32_t
 
ªg32
 = 0;

633 
uöt8_t
 
i
 = 0;

636 i‡((
Àngth
 - 1) > 3) {

640 
i
 = 0; i < 
Àngth
; i++) {

641 
ªg32
 |
	`ADC_JSQR_JSQ_VAL
(4 - 
i
, 
ch™√l
[
Àngth
 - i - 1]);

644 
ªg32
 |
	`ADC_JSQR_JL_VAL
(
Àngth
);

646 
	`ADC_JSQR
(
adc
Ë
ªg32
;

647 
	}
}

662 
	$adc_£t_öje˘ed_off£t
(
uöt32_t
 
adc
, 
uöt8_t
 
ªg
, uöt32_à
off£t
)

664 
ªg
) {

666 
	`ADC_JOFR1
(
adc
Ë
off£t
;

669 
	`ADC_JOFR2
(
adc
Ë
off£t
;

672 
	`ADC_JOFR3
(
adc
Ë
off£t
;

675 
	`ADC_JOFR4
(
adc
Ë
off£t
;

678 
	}
}

695 
	$adc_°¨t_c⁄vîsi⁄_ªguœr
(
uöt32_t
 
adc
)

698 
	`ADC_CR2
(
adc
Ë|
ADC_CR2_SWSTART
;

701 
	`ADC_CR2
(
adc
Ë& 
ADC_CR2_SWSTART
);

702 
	}
}

719 
	$adc_°¨t_c⁄vîsi⁄_öje˘ed
(
uöt32_t
 
adc
)

722 
	`ADC_CR2
(
adc
Ë|
ADC_CR2_JSWSTART
;

725 
	`ADC_CR2
(
adc
Ë& 
ADC_CR2_JSWSTART
);

726 
	}
}

735 
	$adc_íabÀ_dma
(
uöt32_t
 
adc
)

737 
	`ADC_CR2
(
adc
Ë|
ADC_CR2_DMA
;

738 
	}
}

746 
	$adc_dißbÀ_dma
(
uöt32_t
 
adc
)

748 
	`ADC_CR2
(
adc
Ë&~
ADC_CR2_DMA
;

749 
	}
}

759 
boﬁ
 
	$adc_gë_Êag
(
uöt32_t
 
adc
, uöt32_à
Êag
)

761  
	`ADC_SR
(
adc
Ë& 
Êag
;

762 
	}
}

771 
	$adc_˛ór_Êag
(
uöt32_t
 
adc
, uöt32_à
Êag
)

774 
	`ADC_SR
(
adc
Ë~
Êag
;

775 
	}
}

	@lib/libopencm3/lib/stm32/common/adc_common_v1_multi.c

86 
	~<lib›ícm3/°m32/adc.h
>

102 
	$adc_powî_⁄
(
uöt32_t
 
adc
)

104 
	`ADC_CR2
(
adc
Ë|
ADC_CR2_ADON
;

105 
	}
}

114 
	$adc_£t_˛k_¥esˇÀ
(
uöt32_t
 
¥esˇÀ
)

116 
uöt32_t
 
ªg32
 = ((
ADC_CCR
 & ~
ADC_CCR_ADCPRE_MASK
Ë| 
¥esˇÀ
);

117 
ADC_CCR
 = 
ªg32
;

118 
	}
}

133 
	$adc_íabÀ_exã∫Æ_åiggî_ªguœr
(
uöt32_t
 
adc
, uöt32_à
åiggî
,

134 
uöt32_t
 
pﬁ¨ôy
)

136 
uöt32_t
 
ªg32
 = 
	`ADC_CR2
(
adc
);

138 
ªg32
 &~(
ADC_CR2_EXTSEL_MASK
 | 
ADC_CR2_EXTEN_MASK
);

139 
ªg32
 |(
åiggî
 | 
pﬁ¨ôy
);

140 
	`ADC_CR2
(
adc
Ë
ªg32
;

141 
	}
}

149 
	$adc_dißbÀ_exã∫Æ_åiggî_ªguœr
(
uöt32_t
 
adc
)

151 
	`ADC_CR2
(
adc
Ë&~
ADC_CR2_EXTEN_MASK
;

152 
	}
}

166 
	$adc_íabÀ_exã∫Æ_åiggî_öje˘ed
(
uöt32_t
 
adc
, uöt32_à
åiggî
,

167 
uöt32_t
 
pﬁ¨ôy
)

169 
uöt32_t
 
ªg32
 = 
	`ADC_CR2
(
adc
);

171 
ªg32
 &~(
ADC_CR2_JEXTSEL_MASK
 | 
ADC_CR2_JEXTEN_MASK
);

172 
ªg32
 |(
åiggî
 | 
pﬁ¨ôy
);

173 
	`ADC_CR2
(
adc
Ë
ªg32
;

174 
	}
}

182 
	$adc_dißbÀ_exã∫Æ_åiggî_öje˘ed
(
uöt32_t
 
adc
)

184 
	`ADC_CR2
(
adc
Ë&~
ADC_CR2_JEXTEN_MASK
;

185 
	}
}

197 
	$adc_£t_ªsﬁuti⁄
(
uöt32_t
 
adc
, uöt32_à
ªsﬁuti⁄
)

199 
uöt32_t
 
ªg32
 = 
	`ADC_CR1
(
adc
);

201 
ªg32
 &~
ADC_CR1_RES_MASK
;

202 
ªg32
 |
ªsﬁuti⁄
;

203 
	`ADC_CR1
(
adc
Ë
ªg32
;

204 
	}
}

216 
	$adc_íabÀ_ovîrun_öãºu±
(
uöt32_t
 
adc
)

218 
	`ADC_CR1
(
adc
Ë|
ADC_CR1_OVRIE
;

219 
	}
}

227 
	$adc_dißbÀ_ovîrun_öãºu±
(
uöt32_t
 
adc
)

229 
	`ADC_CR1
(
adc
Ë&~
ADC_CR1_OVRIE
;

230 
	}
}

243 
boﬁ
 
	$adc_gë_ovîrun_Êag
(
uöt32_t
 
adc
)

245  
	`ADC_SR
(
adc
Ë& 
ADC_SR_OVR
;

246 
	}
}

259 
	$adc_˛ór_ovîrun_Êag
(
uöt32_t
 
adc
)

262 
	`ADC_SR
(
adc
Ë&~
ADC_SR_OVR
;

263 
	}
}

274 
	$adc_eoc_a·î_óch
(
uöt32_t
 
adc
)

276 
	`ADC_CR2
(
adc
Ë|
ADC_CR2_EOCS
;

277 
	}
}

288 
	$adc_eoc_a·î_group
(
uöt32_t
 
adc
)

290 
	`ADC_CR2
(
adc
Ë&~
ADC_CR2_EOCS
;

291 
	}
}

302 
	$adc_£t_dma_c⁄töue
(
uöt32_t
 
adc
)

304 
	`ADC_CR2
(
adc
Ë|
ADC_CR2_DDS
;

305 
	}
}

316 
	$adc_£t_dma_ãrmö©e
(
uöt32_t
 
adc
)

318 
	`ADC_CR2
(
adc
Ë&~
ADC_CR2_DDS
;

319 
	}
}

329 
boﬁ
 
	$adc_awd
(
uöt32_t
 
adc
)

331  
	`ADC_SR
(
adc
Ë& 
ADC_SR_AWD
;

332 
	}
}

343 
	$adc_íabÀ_ãm≥øtuª_£ns‹
()

345 
ADC_CCR
 |
ADC_CCR_TSVREFE
;

346 
	}
}

355 
	$adc_dißbÀ_ãm≥øtuª_£ns‹
()

357 
ADC_CCR
 &~
ADC_CCR_TSVREFE
;

358 
	}
}

	@lib/libopencm3/lib/stm32/common/adc_common_v2.c

37 
	~<lib›ícm3/°m32/adc.h
>

49 
boﬁ
 
	$adc_eoc
(
uöt32_t
 
adc
)

51  
	`ADC_ISR
(
adc
Ë& 
ADC_ISR_EOC
;

52 
	}
}

63 
boﬁ
 
	$adc_eos
(
uöt32_t
 
adc
)

65  
	`ADC_ISR
(
adc
Ë& 
ADC_ISR_EOS
;

66 
	}
}

73 
	$adc_powî_⁄_async
(
uöt32_t
 
adc
)

75 
	`ADC_CR
(
adc
Ë|
ADC_CR_ADEN
;

76 
	}
}

84 
boﬁ
 
	$adc_is_powî_⁄
(
uöt32_t
 
adc
)

86  
	`ADC_ISR
(
adc
Ë& 
ADC_ISR_ADRDY
;

87 
	}
}

94 
	$adc_powî_⁄
(
uöt32_t
 
adc
)

96 
	`adc_powî_⁄_async
(
adc
);

97 !
	`adc_is_powî_⁄
(
adc
));

98 
	}
}

108 
	$adc_powî_off_async
(
uöt32_t
 
adc
)

110 i‡(
	`adc_is_powî_off
(
adc
)) {

114 
uöt32_t
 
checks
 = 
ADC_CR_ADSTART
;

115 
uöt32_t
 
°›s
 = 
ADC_CR_ADSTP
;

116 #i‡
	`deföed
(
ADC_CR_JADSTART
)

117 
checks
 |
ADC_CR_JADSTART
;

118 
°›s
 |
ADC_CR_JADSTP
;

120 i‡(
	`ADC_CR
(
adc
Ë& 
checks
) {

121 
	`ADC_CR
(
adc
Ë|
°›s
;

122 
	`ADC_CR
(
adc
Ë& 
checks
);

124 
	`ADC_CR
(
adc
Ë|
ADC_CR_ADDIS
;

125 
	}
}

132 
boﬁ
 
	$adc_is_powî_off
(
uöt32_t
 
adc
)

134  !(
	`ADC_CR
(
adc
Ë& 
ADC_CR_ADEN
);

135 
	}
}

144 
	$adc_powî_off
(
uöt32_t
 
adc
)

146 
	`adc_powî_off_async
(
adc
);

147 !
	`adc_is_powî_off
(
adc
));

148 
	}
}

156 
	$adc_ˇlibøã_async
(
uöt32_t
 
adc
)

158 
	`ADC_CR
(
adc
Ë|
ADC_CR_ADCAL
;

159 
	}
}

166 
boﬁ
 
	$adc_is_ˇlibøtög
(
uöt32_t
 
adc
)

168  
	`ADC_CR
(
adc
Ë& 
ADC_CR_ADCAL
;

169 
	}
}

175 
	$adc_ˇlibøã
(
uöt32_t
 
adc
)

177 
	`adc_ˇlibøã_async
(
adc
);

178 
	`adc_is_ˇlibøtög
(
adc
));

179 
	}
}

189 
	$adc_£t_c⁄töuous_c⁄vîsi⁄_mode
(
uöt32_t
 
adc
)

191 
	`ADC_CFGR1
(
adc
Ë|
ADC_CFGR1_CONT
;

192 
	}
}

201 
	$adc_£t_sögÀ_c⁄vîsi⁄_mode
(
uöt32_t
 
adc
)

203 
	`ADC_CFGR1
(
adc
Ë&~
ADC_CFGR1_CONT
;

204 
	}
}

214 
	$adc_£t_ªsﬁuti⁄
(
uöt32_t
 
adc
, 
uöt16_t
 
ªsﬁuti⁄
)

216 
	`ADC_CFGR1
(
adc
Ë(ADC_CFGR1◊dcË& ~
ADC_CFGR1_RES_MASK
Ë| 
ªsﬁuti⁄
;

217 
	}
}

223 
	$adc_£t_À·_Æig√d
(
uöt32_t
 
adc
)

225 
	`ADC_CFGR1
(
adc
Ë|
ADC_CFGR1_ALIGN
;

226 
	}
}

232 
	$adc_£t_right_Æig√d
(
uöt32_t
 
adc
)

234 
	`ADC_CFGR1
(
adc
Ë&~
ADC_CFGR1_ALIGN
;

235 
	}
}

241 
	$adc_íabÀ_dma
(
uöt32_t
 
adc
)

243 
	`ADC_CFGR1
(
adc
Ë|
ADC_CFGR1_DMAEN
;

244 
	}
}

250 
	$adc_dißbÀ_dma
(
uöt32_t
 
adc
)

252 
	`ADC_CFGR1
(
adc
Ë&~
ADC_CFGR1_DMAEN
;

253 
	}
}

263 
	$adc_íabÀ_ovîrun_öãºu±
(
uöt32_t
 
adc
)

265 
	`ADC_IER
(
adc
Ë|
ADC_IER_OVRIE
;

266 
	}
}

272 
	$adc_dißbÀ_ovîrun_öãºu±
(
uöt32_t
 
adc
)

274 
	`ADC_IER
(
adc
Ë&~
ADC_IER_OVRIE
;

275 
	}
}

285 
boﬁ
 
	$adc_gë_ovîrun_Êag
(
uöt32_t
 
adc
)

287  
	`ADC_ISR
(
adc
Ë& 
ADC_ISR_OVR
;

288 
	}
}

299 
	$adc_˛ór_ovîrun_Êag
(
uöt32_t
 
adc
)

301 
	`ADC_ISR
(
adc
Ë
ADC_ISR_OVR
;

302 
	}
}

308 
	$adc_íabÀ_eoc_öãºu±
(
uöt32_t
 
adc
)

310 
	`ADC_IER
(
adc
Ë|
ADC_IER_EOCIE
;

311 
	}
}

317 
	$adc_dißbÀ_eoc_öãºu±
(
uöt32_t
 
adc
)

319 
	`ADC_IER
(
adc
Ë&~
ADC_IER_EOCIE
;

320 
	}
}

331 
uöt32_t
 
	$adc_ªad_ªguœr
(
uöt32_t
 
adc
)

333  
	`ADC_DR
(
adc
);

334 
	}
}

342 
	$adc_íabÀ_ãm≥øtuª_£ns‹
()

344 
	`ADC_CCR
(
ADC1
Ë|
ADC_CCR_TSEN
;

345 
	}
}

351 
	$adc_dißbÀ_ãm≥øtuª_£ns‹
()

353 
	`ADC_CCR
(
ADC1
Ë&~
ADC_CCR_TSEN
;

354 
	}
}

363 
	$adc_íabÀ_vªföt
()

365 
	`ADC_CCR
(
ADC1
Ë|
ADC_CCR_VREFEN
;

366 
	}
}

372 
	$adc_dißbÀ_vªföt
()

374 
	`ADC_CCR
(
ADC1
Ë&~
ADC_CCR_VREFEN
;

375 
	}
}

386 
	$adc_°¨t_c⁄vîsi⁄_ªguœr
(
uöt32_t
 
adc
)

389 
	`ADC_CR
(
adc
Ë|
ADC_CR_ADSTART
;

390 
	}
}

398 
	$adc_íabÀ_dma_cúcuœr_mode
(
uöt32_t
 
adc
)

400 
	`ADC_CFGR1
(
adc
Ë|
ADC_CFGR1_DMACFG
;

401 
	}
}

407 
	$adc_dißbÀ_dma_cúcuœr_mode
(
uöt32_t
 
adc
)

409 
	`ADC_CFGR1
(
adc
Ë&~
ADC_CFGR1_DMACFG
;

410 
	}
}

416 
	$adc_íabÀ_dñayed_c⁄vîsi⁄_mode
(
uöt32_t
 
adc
)

418 
	`ADC_CFGR1
(
adc
Ë|
ADC_CFGR1_AUTDLY
;

419 
	}
}

425 
	$adc_dißbÀ_dñayed_c⁄vîsi⁄_mode
(
uöt32_t
 
adc
)

427 
	`ADC_CFGR1
(
adc
Ë&~
ADC_CFGR1_AUTDLY
;

428 
	}
}

	@lib/libopencm3/lib/stm32/common/adc_common_v2_multi.c

35 
	~<lib›ícm3/°m32/adc.h
>

47 
	$adc_£t_ßm∂e_time
(
uöt32_t
 
adc
, 
uöt8_t
 
ch™√l
, uöt8_à
time
)

49 
uöt32_t
 
ªg32
;

51 i‡(
ch™√l
 < 10) {

52 
ªg32
 = 
	`ADC_SMPR1
(
adc
);

53 
ªg32
 &~(0x7 << (
ch™√l
 * 3));

54 
ªg32
 |(
time
 << (
ch™√l
 * 3));

55 
	`ADC_SMPR1
(
adc
Ë
ªg32
;

57 
ªg32
 = 
	`ADC_SMPR2
(
adc
);

58 
ªg32
 &~(0x7 << ((
ch™√l
 - 10) * 3));

59 
ªg32
 |(
time
 << ((
ch™√l
 - 10) * 3));

60 
	`ADC_SMPR2
(
adc
Ë
ªg32
;

62 
	}
}

72 
	$adc_£t_ßm∂e_time_⁄_Æl_ch™√ls
(
uöt32_t
 
adc
, 
uöt8_t
 
time
)

74 
uöt8_t
 
i
;

75 
uöt32_t
 
ªg32
 = 0;

77 
i
 = 0; i <= 9; i++) {

78 
ªg32
 |(
time
 << (
i
 * 3));

80 
	`ADC_SMPR1
(
adc
Ë
ªg32
;

82 
i
 = 10; i <= 17; i++) {

83 
ªg32
 |(
time
 << ((
i
 - 10) * 3));

85 
	`ADC_SMPR2
(
adc
Ë
ªg32
;

86 
	}
}

100 
	$adc_£t_ªguœr_£quí˚
(
uöt32_t
 
adc
, 
uöt8_t
 
Àngth
, uöt8_à
ch™√l
[])

102 
uöt32_t
 
ªg32_1
 = 0, 
ªg32_2
 = 0, 
ªg32_3
 = 0, 
ªg32_4
 = 0;

103 
uöt8_t
 
i
 = 0;

106 i‡(
Àngth
 > 16) {

110 
i
 = 1; i <
Àngth
; i++) {

111 i‡(
i
 <= 4) {

112 
ªg32_1
 |(
ch™√l
[
i
 - 1] << (i * 6));

114 i‡((
i
 > 4) && (i <= 9)) {

115 
ªg32_2
 |(
ch™√l
[
i
 - 1] << ((i - 4 - 1) * 6));

117 i‡((
i
 > 9) && (i <= 14)) {

118 
ªg32_3
 |(
ch™√l
[
i
 - 1] << ((i - 9 - 1) * 6));

120 i‡((
i
 > 14) && (i <= 16)) {

121 
ªg32_4
 |(
ch™√l
[
i
 - 1] << ((i - 14 - 1) * 6));

124 
ªg32_1
 |((
Àngth
 - 1Ë<< 
ADC_SQR1_L_SHIFT
);

126 
	`ADC_SQR1
(
adc
Ë
ªg32_1
;

127 
	`ADC_SQR2
(
adc
Ë
ªg32_2
;

128 
	`ADC_SQR3
(
adc
Ë
ªg32_3
;

129 
	`ADC_SQR4
(
adc
Ë
ªg32_4
;

130 
	}
}

	@lib/libopencm3/lib/stm32/common/crc_common_all.c

27 
	~<lib›ícm3/°m32/¸c.h
>

31 
	$¸c_ª£t
()

33 
CRC_CR
 |
CRC_CR_RESET
;

34 
	}
}

36 
uöt32_t
 
	$¸c_ˇlcuœã
(
uöt32_t
 
d©a
)

38 
CRC_DR
 = 
d©a
;

40  
CRC_DR
;

41 
	}
}

43 
uöt32_t
 
	$¸c_ˇlcuœã_block
(
uöt32_t
 *
d©≠
, 
size
)

45 
i
;

47 
i
 = 0; i < 
size
; i++) {

48 
CRC_DR
 = 
d©≠
[
i
];

51  
CRC_DR
;

52 
	}
}

	@lib/libopencm3/lib/stm32/common/crc_v2.c

30 
	~<lib›ícm3/°m32/¸c.h
>

38 
	$¸c_ªvî£_ouçut_íabÀ
()

40 
CRC_CR
 |
CRC_CR_REV_OUT
;

41 
	}
}

49 
	$¸c_ªvî£_ouçut_dißbÀ
()

51 
CRC_CR
 &~
CRC_CR_REV_OUT
;

52 
	}
}

61 
	$¸c_£t_ªvî£_öput
(
uöt32_t
 
ªvî£_ö
)

63 
uöt32_t
 
ªg32
 = 
CRC_CR
;

64 
ªg32
 = (ªg32 & ~
CRC_CR_REV_IN
Ë| 
ªvî£_ö
;

65 
CRC_CR
 = 
ªg32
;

66 
	}
}

75 
	$¸c_£t_pﬁysize
(
uöt32_t
 
pﬁysize
)

77 
uöt32_t
 
ªg32
 = 
CRC_CR
;

78 
ªg32
 = (ªg32 & ~
CRC_CR_POLYSIZE
Ë| 
pﬁysize
;

79 
CRC_CR
 = 
ªg32
;

80 
	}
}

98 
	$¸c_£t_pﬁynomül
(
uöt32_t
 
pﬁynomül
)

100 
CRC_POL
 = 
pﬁynomül
;

101 
	}
}

110 
	$¸c_£t_öôül
(
uöt32_t
 
öôül
)

112 
CRC_INIT
 = 
öôül
;

113 
	}
}

	@lib/libopencm3/lib/stm32/common/crs_common_all.c

31 
	~<lib›ícm3/°m32/¸s.h
>

32 
	~<lib›ícm3/°m32/rcc.h
>

38 
	$¸s_autŸrim_usb_íabÀ
()

40 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_CRS
);

42 
CRS_CFGR
 &~
CRS_CFGR_SYNCSRC
;

43 
CRS_CFGR
 |
CRS_CFGR_SYNCSRC_USB_SOF
;

45 
CRS_CR
 |
CRS_CR_AUTOTRIMEN
;

46 
CRS_CR
 |
CRS_CR_CEN
;

47 
	}
}

	@lib/libopencm3/lib/stm32/common/crypto_common_f24.c

35 
	~<lib›ícm3/°m32/¸y±o.h
>

37 
	#CRYP_CR_ALGOMODE_MASK
 ((1 << 19Ë| 
CRYP_CR_ALGOMODE
)

	)

42 
	$¸y±o_waô_busy
()

44 
CRYP_SR
 & 
CRYP_SR_BUSY
);

45 
	}
}

52 
	$¸y±o_£t_key
(
¸y±o_keysize
 
keysize
, 
uöt64_t
 
key
[])

54 
i
;

56 
	`¸y±o_waô_busy
();

58 
CRYP_CR
 = (CRYP_CR & ~
CRYP_CR_KEYSIZE
) |

59 (
keysize
 << 
CRYP_CR_KEYSIZE_SHIFT
);

61 
i
 = 0; i < 4; i++) {

62 
	`CRYP_KR
(
i
Ë
key
[i];

64 
	}
}

73 
	$¸y±o_£t_iv
(
uöt64_t
 
iv
[])

75 
i
;

77 
	`¸y±o_waô_busy
();

79 
i
 = 0; i < 4; i++) {

80 
	`CRYP_IVR
(
i
Ë
iv
[i];

82 
	}
}

89 
	$¸y±o_£t_d©©y≥
(
¸y±o_d©©y≥
 
d©©y≥
)

91 
CRYP_CR
 = (CRYP_CR & ~
CRYP_CR_DATATYPE
) |

92 (
d©©y≥
 << 
CRYP_CR_DATATYPE_SHIFT
);

93 
	}
}

100 
	$¸y±o_£t_Æg‹ôhm
(
¸y±o_mode
 
mode
)

102 
mode
 &~
CRYP_CR_ALGOMODE_MASK
;

104 i‡((
mode
 =
DECRYPT_AES_ECB
Ë|| (modê=
DECRYPT_AES_CBC
)) {

107 
CRYP_CR
 = (CRYP_CR & ~
CRYP_CR_ALGOMODE_MASK
) |

108 
CRYP_CR_ALGOMODE_AES_PREP
;

110 
	`¸y±o_°¨t
();

111 
	`¸y±o_waô_busy
();

115 
CRYP_CR
 = (CRYP_CR & ~
CRYP_CR_ALGOMODE_MASK
Ë| 
mode
;

118 
CRYP_CR
 |
CRYP_CR_FFLUSH
;

119 
	}
}

124 
	$¸y±o_°¨t
()

126 
CRYP_CR
 |
CRYP_CR_CRYPEN
;

127 
	}
}

133 
	$¸y±o_°›
()

135 
CRYP_CR
 &~
CRYP_CR_CRYPEN
;

136 
	}
}

152 
uöt32_t
 
	$¸y±o_¥o˚ss_block
(
uöt32_t
 *
öp
, uöt32_à*
ouç
, uöt32_à
Àngth
)

154 
uöt32_t
 
rd
 = 0, 
wr
 = 0;

157 
rd
 !
Àngth
) {

158 i‡((
wr
 < 
Àngth
Ë&& (
CRYP_SR
 & 
CRYP_SR_IFNF
)) {

159 
CRYP_DIN
 = *
öp
++;

160 
wr
++;

163 i‡(
CRYP_SR
 & 
CRYP_SR_OFNE
) {

164 *
ouç
++ = 
CRYP_DOUT
;

165 
rd
++;

170 
	`¸y±o_waô_busy
();

172  
wr
;

173 
	}
}

	@lib/libopencm3/lib/stm32/common/dac_common_all.c

122 
	~<lib›ícm3/°m32/dac.h
>

124 
	#MASK8
 0xFF

	)

125 
	#MASK12
 0xFFF

	)

137 
	$dac_íabÀ
(
d©a_ch™√l
 
dac_ch™√l
)

139 
dac_ch™√l
) {

140 
CHANNEL_1
:

141 
DAC_CR
 |
DAC_CR_EN1
;

143 
CHANNEL_2
:

144 
DAC_CR
 |
DAC_CR_EN2
;

146 
CHANNEL_D
:

147 
DAC_CR
 |(
DAC_CR_EN1
 | 
DAC_CR_EN2
);

150 
	}
}

160 
	$dac_dißbÀ
(
d©a_ch™√l
 
dac_ch™√l
)

162 
dac_ch™√l
) {

163 
CHANNEL_1
:

164 
DAC_CR
 &~
DAC_CR_EN1
;

166 
CHANNEL_2
:

167 
DAC_CR
 &~
DAC_CR_EN2
;

169 
CHANNEL_D
:

170 
DAC_CR
 &~(
DAC_CR_EN1
 | 
DAC_CR_EN2
);

173 
	}
}

186 
	$dac_buf„r_íabÀ
(
d©a_ch™√l
 
dac_ch™√l
)

188 
dac_ch™√l
) {

189 
CHANNEL_1
:

190 
DAC_CR
 &~
DAC_CR_BOFF1
;

192 
CHANNEL_2
:

193 
DAC_CR
 &~
DAC_CR_BOFF2
;

195 
CHANNEL_D
:

196 
DAC_CR
 &~(
DAC_CR_BOFF1
 | 
DAC_CR_BOFF2
);

199 
	}
}

210 
	$dac_buf„r_dißbÀ
(
d©a_ch™√l
 
dac_ch™√l
)

212 
dac_ch™√l
) {

213 
CHANNEL_1
:

214 
DAC_CR
 |
DAC_CR_BOFF1
;

216 
CHANNEL_2
:

217 
DAC_CR
 |
DAC_CR_BOFF2
;

219 
CHANNEL_D
:

220 
DAC_CR
 |(
DAC_CR_BOFF1
 | 
DAC_CR_BOFF2
);

223 
	}
}

234 
	$dac_dma_íabÀ
(
d©a_ch™√l
 
dac_ch™√l
)

236 
dac_ch™√l
) {

237 
CHANNEL_1
:

238 
DAC_CR
 |
DAC_CR_DMAEN1
;

240 
CHANNEL_2
:

241 
DAC_CR
 |
DAC_CR_DMAEN2
;

243 
CHANNEL_D
:

244 
DAC_CR
 |(
DAC_CR_DMAEN1
 | 
DAC_CR_DMAEN2
);

247 
	}
}

257 
	$dac_dma_dißbÀ
(
d©a_ch™√l
 
dac_ch™√l
)

259 
dac_ch™√l
) {

260 
CHANNEL_1
:

261 
DAC_CR
 &~
DAC_CR_DMAEN1
;

263 
CHANNEL_2
:

264 
DAC_CR
 &~
DAC_CR_DMAEN2
;

266 
CHANNEL_D
:

267 
DAC_CR
 &~(
DAC_CR_DMAEN1
 | 
DAC_CR_DMAEN2
);

270 
	}
}

283 
	$dac_åiggî_íabÀ
(
d©a_ch™√l
 
dac_ch™√l
)

285 
dac_ch™√l
) {

286 
CHANNEL_1
:

287 
DAC_CR
 |
DAC_CR_TEN1
;

289 
CHANNEL_2
:

290 
DAC_CR
 |
DAC_CR_TEN2
;

292 
CHANNEL_D
:

293 
DAC_CR
 |(
DAC_CR_TEN1
 | 
DAC_CR_TEN2
);

296 
	}
}

306 
	$dac_åiggî_dißbÀ
(
d©a_ch™√l
 
dac_ch™√l
)

308 
dac_ch™√l
) {

309 
CHANNEL_1
:

310 
DAC_CR
 &~
DAC_CR_TEN1
;

312 
CHANNEL_2
:

313 
DAC_CR
 &~
DAC_CR_TEN2
;

315 
CHANNEL_D
:

316 
DAC_CR
 &~(
DAC_CR_TEN1
 | 
DAC_CR_TEN2
);

319 
	}
}

332 
	$dac_£t_åiggî_sour˚
(
uöt32_t
 
dac_åig_§c
)

334 
DAC_CR
 |
dac_åig_§c
;

335 
	}
}

351 
	$dac_£t_wavef‹m_gíî©i⁄
(
uöt32_t
 
dac_wave_ís
)

353 
DAC_CR
 |
dac_wave_ís
;

354 
	}
}

364 
	$dac_dißbÀ_wavef‹m_gíî©i⁄
(
d©a_ch™√l
 
dac_ch™√l
)

366 
dac_ch™√l
) {

367 
CHANNEL_1
:

368 
DAC_CR
 &~
DAC_CR_WAVE1_DIS
;

370 
CHANNEL_2
:

371 
DAC_CR
 &~
DAC_CR_WAVE2_DIS
;

373 
CHANNEL_D
:

374 
DAC_CR
 &~(
DAC_CR_WAVE1_DIS
 | 
DAC_CR_WAVE2_DIS
);

377 
	}
}

399 
	$dac_£t_wavef‹m_ch¨a˘îi°ics
(
uöt32_t
 
dac_mamp
)

401 
DAC_CR
 |
dac_mamp
;

402 
	}
}

418 
	$dac_lﬂd_d©a_buf„r_sögÀ
(
uöt16_t
 
dac_d©a
, 
d©a_Æign
 
dac_d©a_f‹m©
,

419 
d©a_ch™√l
 
dac_ch™√l
)

421 i‡(
dac_ch™√l
 =
CHANNEL_1
) {

422 
dac_d©a_f‹m©
) {

423 
RIGHT8
:

424 
DAC_DHR8R1
 = 
dac_d©a
;

426 
RIGHT12
:

427 
DAC_DHR12R1
 = 
dac_d©a
;

429 
LEFT12
:

430 
DAC_DHR12L1
 = 
dac_d©a
;

433 } i‡(
dac_ch™√l
 =
CHANNEL_2
) {

434 
dac_d©a_f‹m©
) {

435 
RIGHT8
:

436 
DAC_DHR8R2
 = 
dac_d©a
;

438 
RIGHT12
:

439 
DAC_DHR12R2
 = 
dac_d©a
;

441 
LEFT12
:

442 
DAC_DHR12L2
 = 
dac_d©a
;

446 
	}
}

462 
	$dac_lﬂd_d©a_buf„r_duÆ
(
uöt16_t
 
dac_d©a1
, uöt16_à
dac_d©a2
,

463 
d©a_Æign
 
dac_d©a_f‹m©
)

465 
dac_d©a_f‹m©
) {

466 
RIGHT8
:

467 
DAC_DHR8RD
 = ((
dac_d©a1
 & 
MASK8
Ë| ((
dac_d©a2
 & MASK8) << 8));

469 
RIGHT12
:

470 
DAC_DHR12RD
 = ((
dac_d©a1
 & 
MASK12
) |

471 ((
dac_d©a2
 & 
MASK12
) << 16));

473 
LEFT12
:

474 
DAC_DHR12LD
 = ((
dac_d©a1
 & 
MASK12
) |

475 ((
dac_d©a2
 & 
MASK12
) << 16));

478 
	}
}

489 
	$dac_so·w¨e_åiggî
(
d©a_ch™√l
 
dac_ch™√l
)

491 
dac_ch™√l
) {

492 
CHANNEL_1
:

493 
DAC_SWTRIGR
 |
DAC_SWTRIGR_SWTRIG1
;

495 
CHANNEL_2
:

496 
DAC_SWTRIGR
 |
DAC_SWTRIGR_SWTRIG2
;

498 
CHANNEL_D
:

499 
DAC_SWTRIGR
 |(
DAC_SWTRIGR_SWTRIG1
 | 
DAC_SWTRIGR_SWTRIG2
);

502 
	}
}

	@lib/libopencm3/lib/stm32/common/desig_common_all.c

20 
	~<lib›ícm3/°m32/desig.h
>

22 
	$desig_gë_unique_id_as_°rög
(*
°rög
, 
°rög_Àn
)

24 
i
, 
Àn
;

25 
uöt32_t
 
uid_buf
[3];

26 
uöt8_t
 *
uid
 = (uöt8_à*)
uid_buf
;

27 c⁄° 
ch¨s
[] = "0123456789ABCDEF";

29 
	`desig_gë_unique_id
(
uid_buf
);

32 
Àn
 = (2 * (
uid_buf
Ë< 
°rög_Àn
) ?

33 2 * (
uid_buf
Ë: 
°rög_Àn
 - 1;

35 
i
 = 0; i < 
Àn
; i += 2) {

36 
°rög
[
i
] = 
ch¨s
[(
uid
[i / 2] >> 4) & 0x0F];

37 
°rög
[
i
 + 1] = 
ch¨s
[(
uid
[i / 2] >> 0) & 0x0F];

40 
°rög
[
Àn
] = '\0';

41 
	}
}

43 
	$desig_gë_unique_id_as_dfu
(*
°rög
) {

44 
uöt32_t
 
uid_buf
[3];

45 
uöt8_t
 *
uid
 = (uöt8_à*)
uid_buf
;

47 
	`desig_gë_unique_id
(
uid_buf
);

49 
uöt8_t
 
£rül
[6];

50 
£rül
[0] = 
uid
[11];

51 
£rül
[1] = 
uid
[10] + uid[2];

52 
£rül
[2] = 
uid
[9];

53 
£rül
[3] = 
uid
[8] + uid[0];

54 
£rül
[4] = 
uid
[7];

55 
£rül
[5] = 
uid
[6];

57 
uöt8_t
 *
£r
 = &
£rül
[0];

58 
uöt8_t
 *
íd
 = &
£rül
[6];

59 c⁄° 
hex_digô
[] = "0123456789ABCDEF";

61 ; 
£r
 < 
íd
; ser++) {

62 *
°rög
++ = 
hex_digô
[(*
£r
 >> 4) & 0x0f];

63 *
°rög
++ = 
hex_digô
[(*
£r
 >> 0) & 0x0f];

65 *
°rög
 = '\0';

66 
	}
}

	@lib/libopencm3/lib/stm32/common/desig_common_v1.c

20 
	~<lib›ícm3/°m32/desig.h
>

22 
uöt16_t
 
	$desig_gë_Êash_size
()

24  *((
uöt32_t
*)
DESIG_FLASH_SIZE_BASE
);

25 
	}
}

27 
	$desig_gë_unique_id
(
uöt32_t
 *
ªsu…
)

29 *
ªsu…
++ = 
DESIG_UNIQUE_ID2
;

30 *
ªsu…
++ = 
DESIG_UNIQUE_ID1
;

31 *
ªsu…
 = 
DESIG_UNIQUE_ID0
;

32 
	}
}

	@lib/libopencm3/lib/stm32/common/dma2d_common_f47.c

29 
	~<lib›ícm3/°m32/comm⁄/dma2d_comm⁄_f47.h
>

	@lib/libopencm3/lib/stm32/common/dma_common_csel.c

27 
	~<lib›ícm3/°m32/dma.h
>

40 
	$dma_£t_ch™√l_ªque°
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
, uöt8_à
ªque°
)

42 
uöt32_t
 
ªg32
 = 
	`DMA_CSELR
(
dma
Ë& ~(
DMA_CSELR_CxS_MASK
 << 
	`DMA_CSELR_CxS_SHIFT
(
ch™√l
));

43 
	`DMA_CSELR
(
dma
Ë
ªg32
 | ((
DMA_CSELR_CxS_MASK
 & 
ªque°
Ë<< 
	`DMA_CSELR_CxS_SHIFT
(
ch™√l
));

44 
	}
}

	@lib/libopencm3/lib/stm32/common/dma_common_f24.c

50 
	~<lib›ícm3/°m32/dma.h
>

61 
	$dma_°ªam_ª£t
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

64 
	`DMA_SCR
(
dma
, 
°ªam
Ë&~
DMA_SxCR_EN
;

66 
	`DMA_SCR
(
dma
, 
°ªam
) = 0;

68 
	`DMA_SNDTR
(
dma
, 
°ªam
) = 0;

70 
	`DMA_SPAR
(
dma
, 
°ªam
) = 0;

71 
	`DMA_SM0AR
(
dma
, 
°ªam
) = 0;

72 
	`DMA_SM1AR
(
dma
, 
°ªam
) = 0;

74 
	`DMA_SFCR
(
dma
, 
°ªam
) = 0x21;

76 
uöt32_t
 
mask
 = 
	`DMA_ISR_MASK
(
°ªam
);

77 i‡(
°ªam
 < 4) {

78 
	`DMA_LIFCR
(
dma
Ë|
mask
;

80 
	`DMA_HIFCR
(
dma
Ë|
mask
;

82 
	}
}

96 
	$dma_˛ór_öãºu±_Êags
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
,

97 
uöt32_t
 
öãºu±s
)

100 
uöt32_t
 
Êags
 = (
öãºu±s
 << 
	`DMA_ISR_OFFSET
(
°ªam
));

104 i‡(
°ªam
 < 4) {

105 
	`DMA_LIFCR
(
dma
Ë
Êags
;

107 
	`DMA_HIFCR
(
dma
Ë
Êags
;

109 
	}
}

122 
boﬁ
 
	$dma_gë_öãºu±_Êag
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt32_à
öãºu±
)

127 
uöt32_t
 
Êag
 = (
öãºu±
 << 
	`DMA_ISR_OFFSET
(
°ªam
));

129 i‡(
°ªam
 < 4) {

130  ((
	`DMA_LISR
(
dma
Ë& 
Êag
) > 0);

132  ((
	`DMA_HISR
(
dma
Ë& 
Êag
) > 0);

134 
	}
}

150 
	$dma_£t_å™s„r_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt32_à
dúe˘i⁄
)

152 
uöt32_t
 
ªg32
 = (
	`DMA_SCR
(
dma
, 
°ªam
Ë& ~
DMA_SxCR_DIR_MASK
);

157 i‡(
dúe˘i⁄
 =
DMA_SxCR_DIR_MEM_TO_MEM
) {

158 
ªg32
 &~(
DMA_SxCR_CIRC
 | 
DMA_SxCR_DBM
);

161 
	`DMA_SCR
(
dma
, 
°ªam
Ë(
ªg32
 | 
dúe˘i⁄
);

162 
	}
}

178 
	$dma_£t_¥i‹ôy
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt32_à
¥io
)

180 
	`DMA_SCR
(
dma
, 
°ªam
Ë&~(
DMA_SxCR_PL_MASK
);

181 
	`DMA_SCR
(
dma
, 
°ªam
Ë|
¥io
;

182 
	}
}

197 
	$dma_£t_mem‹y_size
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt32_à
mem_size
)

199 
	`DMA_SCR
(
dma
, 
°ªam
Ë&~(
DMA_SxCR_MSIZE_MASK
);

200 
	`DMA_SCR
(
dma
, 
°ªam
Ë|
mem_size
;

201 
	}
}

218 
	$dma_£t_≥rùhîÆ_size
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
,

219 
uöt32_t
 
≥rùhîÆ_size
)

221 
	`DMA_SCR
(
dma
, 
°ªam
Ë&~(
DMA_SxCR_PSIZE_MASK
);

222 
	`DMA_SCR
(
dma
, 
°ªam
Ë|
≥rùhîÆ_size
;

223 
	}
}

238 
	$dma_íabÀ_mem‹y_ö¸emít_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

240 
	`DMA_SCR
(
dma
, 
°ªam
Ë|
DMA_SxCR_MINC
;

241 
	}
}

252 
	$dma_dißbÀ_mem‹y_ö¸emít_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

254 
	`DMA_SCR
(
dma
, 
°ªam
Ë&~
DMA_SxCR_MINC
;

255 
	}
}

270 
	$dma_íabÀ_≥rùhîÆ_ö¸emít_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

272 
uöt32_t
 
ªg32
 = (
	`DMA_SCR
(
dma
, 
°ªam
Ë| 
DMA_SxCR_PINC
);

273 
	`DMA_SCR
(
dma
, 
°ªam
Ë(
ªg32
 & ~
DMA_SxCR_PINCOS
);

274 
	}
}

285 
	$dma_dißbÀ_≥rùhîÆ_ö¸emít_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

287 
	`DMA_SCR
(
dma
, 
°ªam
Ë&~
DMA_SxCR_PINC
;

288 
	}
}

303 
	$dma_íabÀ_fixed_≥rùhîÆ_ö¸emít_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

305 
	`DMA_SCR
(
dma
, 
°ªam
Ë|(
DMA_SxCR_PINC
 | 
DMA_SxCR_PINCOS
);

306 
	}
}

325 
	$dma_íabÀ_cúcuœr_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

327 
	`DMA_SCR
(
dma
, 
°ªam
Ë|
DMA_SxCR_CIRC
;

328 
	}
}

344 
	$dma_ch™√l_£À˘
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt32_à
ch™√l
)

346 
	`DMA_SCR
(
dma
, 
°ªam
Ë|
ch™√l
;

347 
	}
}

362 
	$dma_£t_mem‹y_bur°
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt32_à
bur°
)

364 
uöt32_t
 
ªg32
 = (
	`DMA_SCR
(
dma
, 
°ªam
Ë& ~
DMA_SxCR_MBURST_MASK
);

365 
	`DMA_SCR
(
dma
, 
°ªam
Ë(
ªg32
 | 
bur°
);

366 
	}
}

381 
	$dma_£t_≥rùhîÆ_bur°
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt32_à
bur°
)

383 
uöt32_t
 
ªg32
 = (
	`DMA_SCR
(
dma
, 
°ªam
Ë& ~
DMA_SxCR_PBURST_MASK
);

384 
	`DMA_SCR
(
dma
, 
°ªam
Ë(
ªg32
 | 
bur°
);

385 
	}
}

400 
	$dma_£t_öôül_èrgë
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt8_à
mem‹y
)

402 
uöt32_t
 
ªg32
 = (
	`DMA_SCR
(
dma
, 
°ªam
Ë& ~
DMA_SxCR_CT
);

403 i‡(
mem‹y
 == 1) {

404 
ªg32
 |
DMA_SxCR_CT
;

407 
	`DMA_SCR
(
dma
, 
°ªam
Ë
ªg32
;

408 
	}
}

423 
uöt8_t
 
	$dma_gë_èrgë
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

425 i‡(
	`DMA_SCR
(
dma
, 
°ªam
Ë& 
DMA_SxCR_CT
) {

430 
	}
}

447 
	$dma_íabÀ_doubÀ_buf„r_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

449 
	`DMA_SCR
(
dma
, 
°ªam
Ë|
DMA_SxCR_DBM
;

450 
	}
}

459 
	$dma_dißbÀ_doubÀ_buf„r_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

461 
	`DMA_SCR
(
dma
, 
°ªam
Ë&~
DMA_SxCR_DBM
;

462 
	}
}

476 
	$dma_£t_≥rùhîÆ_Êow_c⁄åﬁ
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

478 
	`DMA_SCR
(
dma
, 
°ªam
Ë|
DMA_SxCR_PFCTRL
;

479 
	}
}

492 
	$dma_£t_dma_Êow_c⁄åﬁ
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

494 
	`DMA_SCR
(
dma
, 
°ªam
Ë&~
DMA_SxCR_PFCTRL
;

495 
	}
}

504 
	$dma_íabÀ_å™s„r_îr‹_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

506 
	`dma_˛ór_öãºu±_Êags
(
dma
, 
°ªam
, 
DMA_TEIF
);

507 
	`DMA_SCR
(
dma
, 
°ªam
Ë|
DMA_SxCR_TEIE
;

508 
	}
}

517 
	$dma_dißbÀ_å™s„r_îr‹_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

519 
	`DMA_SCR
(
dma
, 
°ªam
Ë&~
DMA_SxCR_TEIE
;

520 
	}
}

529 
	$dma_íabÀ_hÆf_å™s„r_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

531 
	`dma_˛ór_öãºu±_Êags
(
dma
, 
°ªam
, 
DMA_HTIF
);

532 
	`DMA_SCR
(
dma
, 
°ªam
Ë|
DMA_SxCR_HTIE
;

533 
	}
}

542 
	$dma_dißbÀ_hÆf_å™s„r_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

544 
	`DMA_SCR
(
dma
, 
°ªam
Ë&~
DMA_SxCR_HTIE
;

545 
	}
}

554 
	$dma_íabÀ_å™s„r_com∂ëe_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

556 
	`dma_˛ór_öãºu±_Êags
(
dma
, 
°ªam
, 
DMA_TCIF
);

557 
	`DMA_SCR
(
dma
, 
°ªam
Ë|
DMA_SxCR_TCIE
;

558 
	}
}

567 
	$dma_dißbÀ_å™s„r_com∂ëe_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

569 
	`DMA_SCR
(
dma
, 
°ªam
Ë&~
DMA_SxCR_TCIE
;

570 
	}
}

579 
	$dma_íabÀ_dúe˘_mode_îr‹_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

581 
	`dma_˛ór_öãºu±_Êags
(
dma
, 
°ªam
, 
DMA_DMEIF
);

582 
	`DMA_SCR
(
dma
, 
°ªam
Ë|
DMA_SxCR_DMEIE
;

583 
	}
}

592 
	$dma_dißbÀ_dúe˘_mode_îr‹_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

594 
	`DMA_SCR
(
dma
, 
°ªam
Ë&~
DMA_SxCR_DMEIE
;

595 
	}
}

604 
	$dma_íabÀ_fifo_îr‹_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

606 
	`dma_˛ór_öãºu±_Êags
(
dma
, 
°ªam
, 
DMA_FEIF
);

607 
	`DMA_SFCR
(
dma
, 
°ªam
Ë|
DMA_SxFCR_FEIE
;

608 
	}
}

617 
	$dma_dißbÀ_fifo_îr‹_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

619 
	`DMA_SFCR
(
dma
, 
°ªam
Ë&~
DMA_SxFCR_FEIE
;

620 
	}
}

633 
uöt32_t
 
	$dma_fifo_°©us
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

635  
	`DMA_SFCR
(
dma
, 
°ªam
Ë& 
DMA_SxFCR_FS_MASK
;

636 
	}
}

649 
	$dma_íabÀ_dúe˘_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

651 
	`DMA_SFCR
(
dma
, 
°ªam
Ë&~
DMA_SxFCR_DMDIS
;

652 
	}
}

663 
	$dma_íabÀ_fifo_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

665 
	`DMA_SFCR
(
dma
, 
°ªam
Ë|
DMA_SxFCR_DMDIS
;

666 
	}
}

679 
	$dma_£t_fifo_thªshﬁd
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt32_à
thªshﬁd
)

681 
uöt32_t
 
ªg32
 = (
	`DMA_SFCR
(
dma
, 
°ªam
Ë& ~
DMA_SxFCR_FTH_MASK
);

682 
	`DMA_SFCR
(
dma
, 
°ªam
Ë(
ªg32
 | 
thªshﬁd
);

683 
	}
}

692 
	$dma_íabÀ_°ªam
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

694 
	`DMA_SCR
(
dma
, 
°ªam
Ë|
DMA_SxCR_EN
;

695 
	}
}

706 
	$dma_dißbÀ_°ªam
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

708 
	`DMA_SCR
(
dma
, 
°ªam
Ë&~
DMA_SxCR_EN
;

709 
	}
}

725 
	$dma_£t_≥rùhîÆ_addªss
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt32_à
addªss
)

727 i‡(!(
	`DMA_SCR
(
dma
, 
°ªam
Ë& 
DMA_SxCR_EN
)) {

728 
	`DMA_SPAR
(
dma
, 
°ªam
Ë(
uöt32_t
 *Ë
addªss
;

730 
	}
}

747 
	$dma_£t_mem‹y_addªss
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt32_à
addªss
)

749 
uöt32_t
 
ªg32
 = 
	`DMA_SCR
(
dma
, 
°ªam
);

750 i‡(!(
ªg32
 & 
DMA_SxCR_EN
) ||

751 ((
ªg32
 & 
DMA_SxCR_CT
Ë&& (ªg32 & 
DMA_SxCR_DBM
))) {

752 
	`DMA_SM0AR
(
dma
, 
°ªam
Ë(
uöt32_t
 *Ë
addªss
;

754 
	}
}

769 
	$dma_£t_mem‹y_addªss_1
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, uöt32_à
addªss
)

771 
uöt32_t
 
ªg32
 = 
	`DMA_SCR
(
dma
, 
°ªam
);

772 i‡(!(
ªg32
 & 
DMA_SxCR_EN
) ||

773 (!(
ªg32
 & 
DMA_SxCR_CT
Ë&& (ªg32 & 
DMA_SxCR_DBM
))) {

774 
	`DMA_SM1AR
(
dma
, 
°ªam
Ë(
uöt32_t
 *Ë
addªss
;

776 
	}
}

787 
uöt16_t
 
	$dma_gë_numbî_of_d©a
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
)

789  
	`DMA_SNDTR
(
dma
, 
°ªam
);

790 
	}
}

804 
	$dma_£t_numbî_of_d©a
(
uöt32_t
 
dma
, 
uöt8_t
 
°ªam
, 
uöt16_t
 
numbî
)

806 
	`DMA_SNDTR
(
dma
, 
°ªam
Ë
numbî
;

807 
	}
}

	@lib/libopencm3/lib/stm32/common/dma_common_l1f013.c

42 
	~<lib›ícm3/°m32/dma.h
>

53 
	$dma_ch™√l_ª£t
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
)

56 
	`DMA_CCR
(
dma
, 
ch™√l
) = 0;

58 
	`DMA_CNDTR
(
dma
, 
ch™√l
) = 0;

60 
	`DMA_CPAR
(
dma
, 
ch™√l
) = 0;

62 
	`DMA_CMAR
(
dma
, 
ch™√l
) = 0;

64 
	`DMA_IFCR
(
dma
Ë|
	`DMA_IFCR_CIF
(
ch™√l
);

65 
	}
}

79 
	$dma_˛ór_öãºu±_Êags
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
,

80 
uöt32_t
 
öãºu±s
)

83 
uöt32_t
 
Êags
 = (
öãºu±s
 << 
	`DMA_FLAG_OFFSET
(
ch™√l
));

84 
	`DMA_IFCR
(
dma
Ë
Êags
;

85 
	}
}

98 
boﬁ
 
	$dma_gë_öãºu±_Êag
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
, uöt32_à
öãºu±
)

101 
uöt32_t
 
Êag
 = (
öãºu±
 << 
	`DMA_FLAG_OFFSET
(
ch™√l
));

102  ((
	`DMA_ISR
(
dma
Ë& 
Êag
) > 0);

103 
	}
}

116 
	$dma_íabÀ_mem2mem_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
)

118 
	`DMA_CCR
(
dma
, 
ch™√l
Ë|
DMA_CCR_MEM2MEM
;

119 
	`DMA_CCR
(
dma
, 
ch™√l
Ë&~
DMA_CCR_CIRC
;

120 
	}
}

133 
	$dma_£t_¥i‹ôy
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
, uöt32_à
¥io
)

135 
	`DMA_CCR
(
dma
, 
ch™√l
Ë&~(
DMA_CCR_PL_MASK
);

136 
	`DMA_CCR
(
dma
, 
ch™√l
Ë|
¥io
;

137 
	}
}

150 
	$dma_£t_mem‹y_size
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
, uöt32_à
mem_size
)

153 
	`DMA_CCR
(
dma
, 
ch™√l
Ë&~(
DMA_CCR_MSIZE_MASK
);

154 
	`DMA_CCR
(
dma
, 
ch™√l
Ë|
mem_size
;

155 
	}
}

170 
	$dma_£t_≥rùhîÆ_size
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
,

171 
uöt32_t
 
≥rùhîÆ_size
)

173 
	`DMA_CCR
(
dma
, 
ch™√l
Ë&~(
DMA_CCR_PSIZE_MASK
);

174 
	`DMA_CCR
(
dma
, 
ch™√l
Ë|
≥rùhîÆ_size
;

175 
	}
}

188 
	$dma_íabÀ_mem‹y_ö¸emít_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
)

190 
	`DMA_CCR
(
dma
, 
ch™√l
Ë|
DMA_CCR_MINC
;

191 
	}
}

200 
	$dma_dißbÀ_mem‹y_ö¸emít_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
)

202 
	`DMA_CCR
(
dma
, 
ch™√l
Ë&~
DMA_CCR_MINC
;

203 
	}
}

216 
	$dma_íabÀ_≥rùhîÆ_ö¸emít_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
)

218 
	`DMA_CCR
(
dma
, 
ch™√l
Ë|
DMA_CCR_PINC
;

219 
	}
}

228 
	$dma_dißbÀ_≥rùhîÆ_ö¸emít_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
)

230 
	`DMA_CCR
(
dma
, 
ch™√l
Ë&~
DMA_CCR_PINC
;

231 
	}
}

247 
	$dma_íabÀ_cúcuœr_mode
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
)

249 
	`DMA_CCR
(
dma
, 
ch™√l
Ë|
DMA_CCR_CIRC
;

250 
	`DMA_CCR
(
dma
, 
ch™√l
Ë&~
DMA_CCR_MEM2MEM
;

251 
	}
}

262 
	$dma_£t_ªad_‰om_≥rùhîÆ
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
)

264 
	`DMA_CCR
(
dma
, 
ch™√l
Ë&~
DMA_CCR_DIR
;

265 
	}
}

276 
	$dma_£t_ªad_‰om_mem‹y
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
)

278 
	`DMA_CCR
(
dma
, 
ch™√l
Ë|
DMA_CCR_DIR
;

279 
	}
}

288 
	$dma_íabÀ_å™s„r_îr‹_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
)

290 
	`DMA_CCR
(
dma
, 
ch™√l
Ë|
DMA_CCR_TEIE
;

291 
	}
}

300 
	$dma_dißbÀ_å™s„r_îr‹_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
)

302 
	`DMA_CCR
(
dma
, 
ch™√l
Ë&~
DMA_CCR_TEIE
;

303 
	}
}

312 
	$dma_íabÀ_hÆf_å™s„r_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
)

314 
	`DMA_CCR
(
dma
, 
ch™√l
Ë|
DMA_CCR_HTIE
;

315 
	}
}

324 
	$dma_dißbÀ_hÆf_å™s„r_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
)

326 
	`DMA_CCR
(
dma
, 
ch™√l
Ë&~
DMA_CCR_HTIE
;

327 
	}
}

336 
	$dma_íabÀ_å™s„r_com∂ëe_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
)

338 
	`DMA_CCR
(
dma
, 
ch™√l
Ë|
DMA_CCR_TCIE
;

339 
	}
}

348 
	$dma_dißbÀ_å™s„r_com∂ëe_öãºu±
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
)

350 
	`DMA_CCR
(
dma
, 
ch™√l
Ë&~
DMA_CCR_TCIE
;

351 
	}
}

360 
	$dma_íabÀ_ch™√l
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
)

362 
	`DMA_CCR
(
dma
, 
ch™√l
Ë|
DMA_CCR_EN
;

363 
	}
}

375 
	$dma_dißbÀ_ch™√l
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
)

377 
	`DMA_CCR
(
dma
, 
ch™√l
Ë&~
DMA_CCR_EN
;

378 
	}
}

394 
	$dma_£t_≥rùhîÆ_addªss
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
, uöt32_à
addªss
)

396 i‡(!(
	`DMA_CCR
(
dma
, 
ch™√l
Ë& 
DMA_CCR_EN
)) {

397 
	`DMA_CPAR
(
dma
, 
ch™√l
Ë(
uöt32_t
Ë
addªss
;

399 
	}
}

412 
	$dma_£t_mem‹y_addªss
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
, uöt32_à
addªss
)

414 i‡(!(
	`DMA_CCR
(
dma
, 
ch™√l
Ë& 
DMA_CCR_EN
)) {

415 
	`DMA_CMAR
(
dma
, 
ch™√l
Ë(
uöt32_t
Ë
addªss
;

417 
	}
}

428 
uöt16_t
 
	$dma_gë_numbî_of_d©a
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
)

430  
	`DMA_CNDTR
(
dma
, 
ch™√l
);

431 
	}
}

445 
	$dma_£t_numbî_of_d©a
(
uöt32_t
 
dma
, 
uöt8_t
 
ch™√l
, 
uöt16_t
 
numbî
)

447 
	`DMA_CNDTR
(
dma
, 
ch™√l
Ë
numbî
;

448 
	}
}

	@lib/libopencm3/lib/stm32/common/dmamux.c

27 
	~<lib›ícm3/°m32/dmamux.h
>

37 
	$dmamux_ª£t_dma_ch™√l
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
)

39 
	`DMAMUX_CxCR
(
dmamux
, 
ch™√l
) = 0;

40 
	`dmamux_˛ór_dma_ªque°_sync_ovîrun
(
dmamux
, 
ch™√l
);

41 
	}
}

53 
	$dmamux_£t_dma_ch™√l_ªque°
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
, uöt8_à
ªque°_id
)

55 
uöt32_t
 
ªg32
 = 
	`DMAMUX_CxCR
(
dmamux
, 
ch™√l
);

56 
ªg32
 &~(
DMAMUX_CxCR_DMAREQ_ID_MASK
 << 
DMAMUX_CxCR_DMAREQ_ID_SHIFT
);

57 
ªg32
 |((
ªque°_id
 & 
DMAMUX_CxCR_DMAREQ_ID_MASK
Ë<< 
DMAMUX_CxCR_DMAREQ_ID_SHIFT
);

58 
	`DMAMUX_CxCR
(
dmamux
, 
ch™√l
Ë
ªg32
;

59 
	}
}

68 
uöt8_t
 
	$dmamux_gë_dma_ch™√l_ªque°
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
)

70  (
	`DMAMUX_CxCR
(
dmamux
, 
ch™√l
Ë>> 
DMAMUX_CxCR_DMAREQ_ID_SHIFT
Ë& 
DMAMUX_CxCR_DMAREQ_ID_MASK
;

71 
	}
}

79 
	$dmamux_íabÀ_dma_ªque°_evít_gíî©i⁄
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
)

81 
	`DMAMUX_CxCR
(
dmamux
, 
ch™√l
Ë|
DMAMUX_CxCR_EGE
;

82 
	}
}

90 
	$dmamux_dißbÀ_dma_ªque°_evít_gíî©i⁄
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
)

92 
	`DMAMUX_CxCR
(
dmamux
, 
ch™√l
Ë&~
DMAMUX_CxCR_EGE
;

93 
	}
}

105 
	$dmamux_£t_dma_ªque°_sync_öput
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
, uöt8_à
sync_öput_id
)

107 
uöt32_t
 
ªg32
 = 
	`DMAMUX_CxCR
(
dmamux
, 
ch™√l
);

108 
ªg32
 &~(
DMAMUX_CxCR_SYNC_ID_MASK
 << 
DMAMUX_CxCR_SYNC_ID_SHIFT
);

109 
ªg32
 |((
sync_öput_id
 & 
DMAMUX_CxCR_SYNC_ID_MASK
Ë<< 
DMAMUX_CxCR_SYNC_ID_SHIFT
);

110 
	`DMAMUX_CxCR
(
dmamux
, 
ch™√l
Ë
ªg32
;

111 
	}
}

123 
	$dmamux_£t_dma_ªque°_sync_pﬁ
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
, uöt8_à
pﬁ¨ôy
)

125 
uöt32_t
 
ªg32
 = 
	`DMAMUX_CxCR
(
dmamux
, 
ch™√l
);

126 
ªg32
 &~(
DMAMUX_CxCR_SPOL_MASK
 << 
DMAMUX_CxCR_SPOL_SHIFT
);

127 
ªg32
 |((
pﬁ¨ôy
 & 
DMAMUX_CxCR_SPOL_MASK
Ë<< 
DMAMUX_CxCR_SPOL_SHIFT
);

128 
	`DMAMUX_CxCR
(
dmamux
, 
ch™√l
Ë
ªg32
;

129 
	}
}

141 
	$dmamux_íabÀ_dma_ªque°_sync
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
)

143 
	`DMAMUX_CxCR
(
dmamux
, 
ch™√l
Ë|
DMAMUX_CxCR_SE
;

144 
	}
}

152 
	$dmamux_dißbÀ_dma_ªque°_sync
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
)

154 
	`DMAMUX_CxCR
(
dmamux
, 
ch™√l
Ë&~
DMAMUX_CxCR_SE
;

155 
	}
}

167 
	$dmamux_£t_dma_ªque°_sync_nbªq
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
, uöt8_à
nbªq
)

169 
uöt32_t
 
ªg32
 = 
	`DMAMUX_CxCR
(
dmamux
, 
ch™√l
);

170 
ªg32
 &~(
DMAMUX_CxCR_NBREQ_MASK
 << 
DMAMUX_CxCR_NBREQ_SHIFT
);

171 
ªg32
 |((
nbªq
 & 
DMAMUX_CxCR_NBREQ_MASK
Ë<< 
DMAMUX_CxCR_NBREQ_SHIFT
);

172 
	`DMAMUX_CxCR
(
dmamux
, 
ch™√l
Ë
ªg32
;

173 
	}
}

181 
	$dmamux_íabÀ_dma_ªque°_sync_ovîrun_öãºu±
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
)

183 
	`DMAMUX_CxCR
(
dmamux
, 
ch™√l
Ë|
DMAMUX_CxCR_SOIE
;

184 
	}
}

192 
	$dmamux_dißbÀ_dma_ªque°_sync_ovîrun_öãºu±
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
)

194 
	`DMAMUX_CxCR
(
dmamux
, 
ch™√l
Ë&~
DMAMUX_CxCR_SOIE
;

195 
	}
}

206 
uöt32_t
 
	$dmamux_gë_dma_ªque°_sync_ovîrun
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
)

208  
	`DMAMUX_CSR
(
dmamux
Ë& 
	`DMAMUX_CSR_SOF
(
ch™√l
);

209 
	}
}

219 
	$dmamux_˛ór_dma_ªque°_sync_ovîrun
(
uöt32_t
 
dmamux
, 
uöt8_t
 
ch™√l
)

221 
	`DMAMUX_CFR
(
dmamux
Ë
	`DMAMUX_CFR_CSOF
(
ch™√l
);

222 
	}
}

232 
	$dmamux_ª£t_ªque°_gíî©‹_ch™√l
(
uöt32_t
 
dmamux
, 
uöt8_t
 
rg_ch™√l
)

234 
	`DMAMUX_CxCR
(
dmamux
, 
rg_ch™√l
) = 0;

235 
	`dmamux_˛ór_ªque°_gíî©‹_åiggî_ovîrun_öãºu±
(
dmamux
, 
rg_ch™√l
);

236 
	}
}

247 
	$dmamux_íabÀ_ªque°_gíî©‹
(
uöt32_t
 
dmamux
, 
uöt8_t
 
rg_ch™√l
)

249 
	`DMAMUX_RGxCR
(
dmamux
, 
rg_ch™√l
Ë|
DMAMUX_RGxCR_GE
;

250 
	}
}

258 
	$dmamux_dißbÀ_ªque°_gíî©‹
(
uöt32_t
 
dmamux
, 
uöt8_t
 
rg_ch™√l
)

260 
	`DMAMUX_RGxCR
(
dmamux
, 
rg_ch™√l
Ë&~
DMAMUX_RGxCR_GE
;

261 
	}
}

273 
	$dmamux_£t_ªque°_gíî©‹_åiggî
(
uöt32_t
 
dmamux
, 
uöt8_t
 
rg_ch™√l
, uöt8_à
sig_id
)

275 
uöt32_t
 
ªg32
 = 
	`DMAMUX_RGxCR
(
dmamux
, 
rg_ch™√l
);

276 
ªg32
 &~(
DMAMUX_RGxCR_SIG_ID_MASK
 << 
DMAMUX_RGxCR_SIG_ID_SHIFT
);

277 
ªg32
 |((
sig_id
 & 
DMAMUX_RGxCR_SIG_ID_MASK
Ë<< 
DMAMUX_RGxCR_SIG_ID_SHIFT
);

278 
	`DMAMUX_RGxCR
(
dmamux
, 
rg_ch™√l
Ë
ªg32
;

279 
	}
}

290 
	$dmamux_£t_ªque°_gíî©‹_åiggî_pﬁ
(
uöt32_t
 
dmamux
, 
uöt8_t
 
rg_ch™√l
, uöt8_à
pﬁ¨ôy
)

292 
uöt32_t
 
ªg32
 = 
	`DMAMUX_RGxCR
(
dmamux
, 
rg_ch™√l
);

293 
ªg32
 &~(
DMAMUX_RGxCR_GPOL_MASK
 << 
DMAMUX_RGxCR_GPOL_SHIFT
);

294 
ªg32
 |((
pﬁ¨ôy
 & 
DMAMUX_RGxCR_GPOL_MASK
Ë<< 
DMAMUX_RGxCR_GPOL_SHIFT
);

295 
	`DMAMUX_RGxCR
(
dmamux
, 
rg_ch™√l
Ë
ªg32
;

296 
	}
}

308 
	$dmamux_£t_ªque°_gíî©‹_åiggî_gnbªq
(
uöt32_t
 
dmamux
, 
uöt8_t
 
rg_ch™√l
, uöt8_à
gnbªq
)

310 
uöt32_t
 
ªg32
 = 
	`DMAMUX_RGxCR
(
dmamux
, 
rg_ch™√l
);

311 
ªg32
 &~(
DMAMUX_RGxCR_GNBREQ_MASK
 << 
DMAMUX_RGxCR_GNBREQ_SHIFT
);

312 
ªg32
 |((
gnbªq
 & 
DMAMUX_RGxCR_GNBREQ_MASK
Ë<< 
DMAMUX_RGxCR_GNBREQ_SHIFT
);

313 
	`DMAMUX_RGxCR
(
dmamux
, 
rg_ch™√l
Ë
ªg32
;

314 
	}
}

322 
	$dmamux_íabÀ_ªque°_gíî©‹_åiggî_ovîrun_öãºu±
(
uöt32_t
 
dmamux
, 
uöt8_t
 
rg_ch™√l
)

324 
	`DMAMUX_RGxCR
(
dmamux
, 
rg_ch™√l
Ë|
DMAMUX_RGxCR_OIE
;

325 
	}
}

333 
	$dmamux_dißbÀ_ªque°_gíî©‹_åiggî_ovîrun_öãºu±
(
uöt32_t
 
dmamux
, 
uöt8_t
 
rg_ch™√l
)

335 
	`DMAMUX_RGxCR
(
dmamux
, 
rg_ch™√l
Ë&~
DMAMUX_RGxCR_OIE
;

336 
	}
}

347 
uöt32_t
 
	$dmamux_gë_ªque°_gíî©‹_åiggî_ovîrun_öãºu±
(
uöt32_t
 
dmamux
, 
uöt8_t
 
rg_ch™√l
)

349  
	`DMAMUX_RGSR
(
dmamux
Ë& 
	`DMAMUX_RGSR_OF
(
rg_ch™√l
);

350 
	}
}

361 
	$dmamux_˛ór_ªque°_gíî©‹_åiggî_ovîrun_öãºu±
(
uöt32_t
 
dmamux
, 
uöt8_t
 
rg_ch™√l
)

363 
	`DMAMUX_RGCFR
(
dmamux
Ë
	`DMAMUX_RGCFR_COF
(
rg_ch™√l
);

364 
	}
}

	@lib/libopencm3/lib/stm32/common/dsi_common_f47.c

30 
	~<lib›ícm3/°m32/comm⁄/dsi_comm⁄_f47.h
>

	@lib/libopencm3/lib/stm32/common/exti_common_all.c

29 
	~<lib›ícm3/°m32/exti.h
>

30 
	~<lib›ícm3/°m32/gpio.h
>

32 #i‡
deföed
(
EXTI_EXTICR
)

33 
	#EXTICR_SELECTION_FIELDSIZE
 
EXTI_EXTICR_FIELDSIZE


	)

34 
	#EXTICR_SELECTION_REG
(
x
Ë
	`EXTI_EXTICR
(x)

	)

35 #ñi‡
deföed
(
AFIO_EXTICR
)

36 
	#EXTICR_SELECTION_FIELDSIZE
 
AFIO_EXTICR_FIELDSIZE


	)

37 
	#EXTICR_SELECTION_REG
(
x
Ë
	`AFIO_EXTICR
(x)

	)

39 
	~<lib›ícm3/°m32/syscfg.h
>

40 
	#EXTICR_SELECTION_FIELDSIZE
 
SYSCFG_EXTICR_FIELDSIZE


	)

41 
	#EXTICR_SELECTION_REG
(
x
Ë
	`SYSCFG_EXTICR
(x)

	)

44 
	$exti_£t_åiggî
(
uöt32_t
 
extis
, 
exti_åiggî_ty≥
 
åig
)

46 
åig
) {

47 
EXTI_TRIGGER_RISING
:

48 
EXTI_RTSR
 |
extis
;

49 
EXTI_FTSR
 &~
extis
;

51 
EXTI_TRIGGER_FALLING
:

52 
EXTI_RTSR
 &~
extis
;

53 
EXTI_FTSR
 |
extis
;

55 
EXTI_TRIGGER_BOTH
:

56 
EXTI_RTSR
 |
extis
;

57 
EXTI_FTSR
 |
extis
;

60 
	}
}

62 
	$exti_íabÀ_ªque°
(
uöt32_t
 
extis
)

65 
EXTI_IMR
 |
extis
;

68 
EXTI_EMR
 |
extis
;

69 
	}
}

71 
	$exti_dißbÀ_ªque°
(
uöt32_t
 
extis
)

74 
EXTI_IMR
 &~
extis
;

77 
EXTI_EMR
 &~
extis
;

78 
	}
}

84 
	$exti_ª£t_ªque°
(
uöt32_t
 
extis
)

86 #i‡
	`deföed
(
EXTI_RPR1
Ë&& deföed(
EXTI_FPR1
)

87 
EXTI_RPR1
 = 
extis
;

88 
EXTI_FPR1
 = 
extis
;

90 
EXTI_PR
 = 
extis
;

92 
	}
}

97 
uöt32_t
 
	$exti_gë_Êag_°©us
(
uöt32_t
 
exti
)

99 #i‡
	`deföed
(
EXTI_RPR1
Ë&& deföed(
EXTI_FPR1
)

100  (
EXTI_RPR1
 & 
exti
Ë| (
EXTI_FPR1
 &Éxti);

102  
EXTI_PR
 & 
exti
;

104 
	}
}

112 
	$exti_£À˘_sour˚
(
uöt32_t
 
exti
, uöt32_à
gpi›‹t
)

114 
uöt32_t
 
löe
;

115 
löe
 = 0;Üine < 16;Üine++) {

116 i‡(!(
exti
 & (1 << 
löe
))) {

120 
uöt32_t
 
bôs
 = 0;

122 
gpi›‹t
) {

123 
GPIOA
:

124 
bôs
 = 0;

126 
GPIOB
:

127 
bôs
 = 1;

129 
GPIOC
:

130 
bôs
 = 2;

132 
GPIOD
:

133 
bôs
 = 3;

135 #i‡
	`deföed
(
GPIOE
Ë&& deföed(
GPIO_PORT_E_BASE
)

136 
GPIOE
:

137 
bôs
 = 4;

140 #i‡
	`deföed
(
GPIOF
Ë&& deföed(
GPIO_PORT_F_BASE
)

141 
GPIOF
:

142 
bôs
 = 5;

145 #i‡
	`deföed
(
GPIOG
Ë&& deföed(
GPIO_PORT_G_BASE
)

146 
GPIOG
:

147 
bôs
 = 6;

150 #i‡
	`deföed
(
GPIOH
Ë&& deföed(
GPIO_PORT_H_BASE
)

151 
GPIOH
:

152 
bôs
 = 7;

155 #i‡
	`deföed
(
GPIOI
Ë&& deföed(
GPIO_PORT_I_BASE
)

156 
GPIOI
:

157 
bôs
 = 8;

160 #i‡
	`deföed
(
GPIOJ
Ë&& deföed(
GPIO_PORT_J_BASE
)

161 
GPIOJ
:

162 
bôs
 = 9;

165 #i‡
	`deföed
(
GPIOK
Ë&& deföed(
GPIO_PORT_K_BASE
)

166 
GPIOK
:

167 
bôs
 = 10;

172 
uöt8_t
 
shi·
 = (uöt8_t)(
EXTICR_SELECTION_FIELDSIZE
 * (
löe
 % 4));

173 
uöt32_t
 
mask
 = ((1 << 
EXTICR_SELECTION_FIELDSIZE
Ë- 1Ë<< 
shi·
;

174 
uöt32_t
 
ªg
 = 
löe
 / 4;

176 
	`EXTICR_SELECTION_REG
(
ªg
Ë(EXTICR_SELECTION_REG‘egË& ~
mask
Ë| (
bôs
 << 
shi·
);

178 
	}
}

	@lib/libopencm3/lib/stm32/common/exti_common_v2.c

29 
	~<lib›ícm3/°m32/exti.h
>

36 
uöt32_t
 
	$exti_gë_risög_Êag_°©us
(
uöt32_t
 
exti
)

38  (
EXTI_RPR1
 & 
exti
);

39 
	}
}

46 
uöt32_t
 
	$exti_gë_ÁŒög_Êag_°©us
(
uöt32_t
 
exti
)

48  (
EXTI_FPR1
 & 
exti
);

49 
	}
}

56 
	$exti_ª£t_risög_ªque°
(
uöt32_t
 
extis
)

58 
EXTI_RPR1
 = 
extis
;

59 
	}
}

66 
	$exti_ª£t_ÁŒög_ªque°
(
uöt32_t
 
extis
)

68 
EXTI_FPR1
 = 
extis
;

69 
	}
}

	@lib/libopencm3/lib/stm32/common/flash_common_all.c

24 
	~<lib›ícm3/°m32/Êash.h
>

26 
	$Êash_¥e„tch_íabÀ
()

28 
FLASH_ACR
 |
FLASH_ACR_PRFTEN
;

29 
	}
}

31 
	$Êash_¥e„tch_dißbÀ
()

33 
FLASH_ACR
 &~
FLASH_ACR_PRFTEN
;

34 
	}
}

36 
	$Êash_£t_ws
(
uöt32_t
 
ws
)

38 
uöt32_t
 
ªg32
;

40 
ªg32
 = 
FLASH_ACR
;

41 
ªg32
 &~(
FLASH_ACR_LATENCY_MASK
 << 
FLASH_ACR_LATENCY_SHIFT
);

42 
ªg32
 |(
ws
 << 
FLASH_ACR_LATENCY_SHIFT
);

43 
FLASH_ACR
 = 
ªg32
;

44 
	}
}

46 
	$Êash_u∆ock_›ti⁄_byãs
()

48 
FLASH_OPTKEYR
 = 
FLASH_OPTKEYR_KEY1
;

49 
FLASH_OPTKEYR
 = 
FLASH_OPTKEYR_KEY2
;

50 
	}
}

	@lib/libopencm3/lib/stm32/common/flash_common_f.c

24 
	~<lib›ícm3/°m32/Êash.h
>

25 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_f.h
>

28 
	$Êash_u∆ock
()

31 
FLASH_KEYR
 = 
FLASH_KEYR_KEY1
;

32 
FLASH_KEYR
 = 
FLASH_KEYR_KEY2
;

33 
	}
}

35 
	$Êash_lock
()

37 
FLASH_CR
 |
FLASH_CR_LOCK
;

38 
	}
}

41 
	$Êash_˛ór_e›_Êag
()

43 
FLASH_SR
 |
FLASH_SR_EOP
;

44 
	}
}

	@lib/libopencm3/lib/stm32/common/flash_common_f01.c

26 
	~<lib›ícm3/°m32/Êash.h
>

42 
	$Êash_˛ór_pgîr_Êag
()

44 
FLASH_SR
 |
FLASH_SR_PGERR
;

45 
	}
}

52 
	$Êash_˛ór_wΩπîr_Êag
()

54 
FLASH_SR
 |
FLASH_SR_WRPRTERR
;

55 
	}
}

64 
	$Êash_waô_f‹_œ°_›î©i⁄
()

66 (
	`Êash_gë_°©us_Êags
(Ë& 
FLASH_SR_BSY
) == FLASH_SR_BSY);

67 
	}
}

82 
	$Êash_¥ogøm_w‹d
(
uöt32_t
 
addªss
, uöt32_à
d©a
)

84 
	`Êash_¥ogøm_hÆf_w‹d
(
addªss
, (
uöt16_t
)
d©a
);

85 
	`Êash_¥ogøm_hÆf_w‹d
(
addªss
+2, (
uöt16_t
)(
d©a
>>16));

86 
	}
}

96 
	$Êash_îa£_›ti⁄_byãs
()

98 
	`Êash_waô_f‹_œ°_›î©i⁄
();

100 i‡((
FLASH_CR
 & 
FLASH_CR_OPTWRE
) == 0) {

101 
	`Êash_u∆ock_›ti⁄_byãs
();

104 
FLASH_CR
 |
FLASH_CR_OPTER
;

105 
FLASH_CR
 |
FLASH_CR_STRT
;

106 
	`Êash_waô_f‹_œ°_›î©i⁄
();

107 
FLASH_CR
 &~
FLASH_CR_OPTER
;

108 
	}
}

123 
	$Êash_¥ogøm_›ti⁄_byãs
(
uöt32_t
 
addªss
, 
uöt16_t
 
d©a
)

125 
	`Êash_waô_f‹_œ°_›î©i⁄
();

127 i‡((
FLASH_CR
 & 
FLASH_CR_OPTWRE
) == 0) {

128 
	`Êash_u∆ock_›ti⁄_byãs
();

131 
FLASH_CR
 |
FLASH_CR_OPTPG
;

132 
	`MMIO16
(
addªss
Ë
d©a
;

133 
	`Êash_waô_f‹_œ°_›î©i⁄
();

134 
FLASH_CR
 &~
FLASH_CR_OPTPG
;

135 
	}
}

	@lib/libopencm3/lib/stm32/common/flash_common_f24.c

27 
	~<lib›ícm3/°m32/Êash.h
>

38 
ölöe
 
	$Êash_£t_¥ogøm_size
(
uöt32_t
 
psize
)

40 
FLASH_CR
 &~(
FLASH_CR_PROGRAM_MASK
 << 
FLASH_CR_PROGRAM_SHIFT
);

41 
FLASH_CR
 |
psize
 << 
FLASH_CR_PROGRAM_SHIFT
;

42 
	}
}

49 
	$Êash_˛ór_pg´º_Êag
()

51 
FLASH_SR
 |
FLASH_SR_PGAERR
;

52 
	}
}

56 
	$Êash_˛ór_pg≥º_Êag
()

58 
FLASH_SR
 |
FLASH_SR_PGPERR
;

59 
	}
}

66 
	$Êash_˛ór_wΩîr_Êag
()

68 
FLASH_SR
 |
FLASH_SR_WRPERR
;

69 
	}
}

78 
	$Êash_lock_›ti⁄_byãs
()

80 
FLASH_OPTCR
 |
FLASH_OPTCR_OPTLOCK
;

81 
	}
}

94 
	$Êash_¥ogøm_doubÀ_w‹d
(
uöt32_t
 
addªss
, 
uöt64_t
 
d©a
)

97 
	`Êash_waô_f‹_œ°_›î©i⁄
();

98 
	`Êash_£t_¥ogøm_size
(
FLASH_CR_PROGRAM_X64
);

101 
FLASH_CR
 |
FLASH_CR_PG
;

104 
	`MMIO64
(
addªss
Ë
d©a
;

107 
	`Êash_waô_f‹_œ°_›î©i⁄
();

110 
FLASH_CR
 &~
FLASH_CR_PG
;

111 
	}
}

124 
	$Êash_¥ogøm_w‹d
(
uöt32_t
 
addªss
, uöt32_à
d©a
)

127 
	`Êash_waô_f‹_œ°_›î©i⁄
();

128 
	`Êash_£t_¥ogøm_size
(
FLASH_CR_PROGRAM_X32
);

131 
FLASH_CR
 |
FLASH_CR_PG
;

134 
	`MMIO32
(
addªss
Ë
d©a
;

137 
	`Êash_waô_f‹_œ°_›î©i⁄
();

140 
FLASH_CR
 &~
FLASH_CR_PG
;

141 
	}
}

154 
	$Êash_¥ogøm_hÆf_w‹d
(
uöt32_t
 
addªss
, 
uöt16_t
 
d©a
)

156 
	`Êash_waô_f‹_œ°_›î©i⁄
();

157 
	`Êash_£t_¥ogøm_size
(
FLASH_CR_PROGRAM_X16
);

159 
FLASH_CR
 |
FLASH_CR_PG
;

161 
	`MMIO16
(
addªss
Ë
d©a
;

163 
	`Êash_waô_f‹_œ°_›î©i⁄
();

165 
FLASH_CR
 &~
FLASH_CR_PG
;

166 
	}
}

179 
	$Êash_¥ogøm_byã
(
uöt32_t
 
addªss
, 
uöt8_t
 
d©a
)

181 
	`Êash_waô_f‹_œ°_›î©i⁄
();

182 
	`Êash_£t_¥ogøm_size
(
FLASH_CR_PROGRAM_X8
);

184 
FLASH_CR
 |
FLASH_CR_PG
;

186 
	`MMIO8
(
addªss
Ë
d©a
;

188 
	`Êash_waô_f‹_œ°_›î©i⁄
();

190 
FLASH_CR
 &~
FLASH_CR_PG
;

191 
	}
}

205 
	$Êash_¥ogøm
(
uöt32_t
 
addªss
, c⁄° 
uöt8_t
 *
d©a
, uöt32_à
Àn
)

210 
uöt32_t
 
i
;

211 
i
 = 0; i < 
Àn
; i++) {

212 
	`Êash_¥ogøm_byã
(
addªss
+
i
, 
d©a
[i]);

214 
	}
}

229 
	$Êash_îa£_£˘‹
(
uöt8_t
 
£˘‹
, 
uöt32_t
 
¥ogøm_size
)

231 
	`Êash_waô_f‹_œ°_›î©i⁄
();

232 
	`Êash_£t_¥ogøm_size
(
¥ogøm_size
);

235 i‡(
£˘‹
 >= 12) {

236 
£˘‹
 += 4;

239 
FLASH_CR
 &~(
FLASH_CR_SNB_MASK
 << 
FLASH_CR_SNB_SHIFT
);

240 
FLASH_CR
 |(
£˘‹
 & 
FLASH_CR_SNB_MASK
Ë<< 
FLASH_CR_SNB_SHIFT
;

241 
FLASH_CR
 |
FLASH_CR_SER
;

242 
FLASH_CR
 |
FLASH_CR_STRT
;

244 
	`Êash_waô_f‹_œ°_›î©i⁄
();

245 
FLASH_CR
 &~
FLASH_CR_SER
;

246 
FLASH_CR
 &~(
FLASH_CR_SNB_MASK
 << 
FLASH_CR_SNB_SHIFT
);

247 
	}
}

258 
	$Êash_îa£_Æl_£˘‹s
(
uöt32_t
 
¥ogøm_size
)

260 
	`Êash_waô_f‹_œ°_›î©i⁄
();

261 
	`Êash_£t_¥ogøm_size
(
¥ogøm_size
);

263 
FLASH_CR
 |
FLASH_CR_MER
;

264 
FLASH_CR
 |
FLASH_CR_STRT
;

266 
	`Êash_waô_f‹_œ°_›î©i⁄
();

267 
FLASH_CR
 &~
FLASH_CR_MER
;

268 
	}
}

279 
	$Êash_¥ogøm_›ti⁄_byãs
(
uöt32_t
 
d©a
)

281 
	`Êash_waô_f‹_œ°_›î©i⁄
();

283 i‡(
FLASH_OPTCR
 & 
FLASH_OPTCR_OPTLOCK
) {

284 
	`Êash_u∆ock_›ti⁄_byãs
();

287 
FLASH_OPTCR
 = 
d©a
 & ~0x3;

288 
FLASH_OPTCR
 |
FLASH_OPTCR_OPTSTRT
;

289 
	`Êash_waô_f‹_œ°_›î©i⁄
();

290 
	}
}

	@lib/libopencm3/lib/stm32/common/flash_common_idcache.c

24 
	~<lib›ícm3/°m32/Êash.h
>

25 
	~<lib›ícm3/°m32/comm⁄/Êash_comm⁄_idˇche.h
>

27 
	$Êash_dˇche_íabÀ
()

29 
FLASH_ACR
 |
FLASH_ACR_DCEN
;

30 
	}
}

32 
	$Êash_dˇche_dißbÀ
()

34 
FLASH_ACR
 &~
FLASH_ACR_DCEN
;

35 
	}
}

37 
	$Êash_iˇche_íabÀ
()

39 
FLASH_ACR
 |
FLASH_ACR_ICEN
;

40 
	}
}

42 
	$Êash_iˇche_dißbÀ
()

44 
FLASH_ACR
 &~
FLASH_ACR_ICEN
;

45 
	}
}

48 
	$Êash_dˇche_ª£t
()

50 
FLASH_ACR
 |
FLASH_ACR_DCRST
;

51 
	}
}

53 
	$Êash_iˇche_ª£t
()

55 
FLASH_ACR
 |
FLASH_ACR_ICRST
;

56 
	}
}

	@lib/libopencm3/lib/stm32/common/flash_common_l01.c

30 
	~<lib›ícm3/°m32/Êash.h
>

39 
	$Êash_u∆ock_≥¸
()

41 
FLASH_PEKEYR
 = 
FLASH_PEKEYR_PEKEY1
;

42 
FLASH_PEKEYR
 = 
FLASH_PEKEYR_PEKEY2
;

43 
	}
}

45 
	$Êash_lock_≥¸
()

47 
FLASH_PECR
 |
FLASH_PECR_PELOCK
;

48 
	}
}

56 
	$Êash_u∆ock_¥ogmem
()

58 
FLASH_PRGKEYR
 = 
FLASH_PRGKEYR_PRGKEY1
;

59 
FLASH_PRGKEYR
 = 
FLASH_PRGKEYR_PRGKEY2
;

60 
	}
}

62 
	$Êash_lock_¥ogmem
()

64 
FLASH_PECR
 |
FLASH_PECR_PRGLOCK
;

65 
	}
}

67 
	$Êash_lock_›ti⁄_byãs
()

69 
FLASH_PECR
 |
FLASH_PECR_OPTLOCK
;

70 
	}
}

75 
	$Êash_u∆ock
()

77 
	`Êash_u∆ock_≥¸
();

78 
	`Êash_u∆ock_¥ogmem
();

79 
	`Êash_u∆ock_›ti⁄_byãs
();

80 
	}
}

85 
	$Êash_lock
()

87 
	`Êash_lock_›ti⁄_byãs
();

88 
	`Êash_lock_¥ogmem
();

89 
	`Êash_lock_≥¸
();

90 
	}
}

94 
	$Êash_u∆ock_a¸
()

96 
FLASH_PDKEYR
 = 
FLASH_PDKEYR_PDKEY1
;

97 
FLASH_PDKEYR
 = 
FLASH_PDKEYR_PDKEY2
;

98 
	}
}

105 
	$ì¥om_¥ogøm_w‹d
(
uöt32_t
 
addªss
, uöt32_à
d©a
)

107 
	`Êash_u∆ock_≥¸
();

109 
FLASH_PECR
 &~
FLASH_PECR_FTDW
;

110 
	`MMIO32
(
addªss
Ë
d©a
;

111 
	`Êash_lock_≥¸
();

112 
	}
}

124 
	$ì¥om_¥ogøm_w‹ds
(
uöt32_t
 
addªss
, uöt32_à*
d©a
, 
Àngth_ö_w‹ds
)

126 
i
;

127 
	`Êash_u∆ock_≥¸
();

128 
FLASH_SR
 & 
FLASH_SR_BSY
);

130 
FLASH_PECR
 &~
FLASH_PECR_FTDW
;

131 
i
 = 0; i < 
Àngth_ö_w‹ds
; i++) {

132 
	`MMIO32
(
addªss
 + (
i
 * (
uöt32_t
))Ë*(
d©a
+i);

133 
FLASH_SR
 & 
FLASH_SR_BSY
);

135 
	`Êash_lock_≥¸
();

136 
	}
}

	@lib/libopencm3/lib/stm32/common/fmc_common_f47.c

29 
	~<°döt.h
>

30 
	~<lib›ícm3/°m32/fsmc.h
>

42 
uöt32_t


43 
	$sdøm_timög
(
sdøm_timög
 *
t
) {

44 
uöt32_t
 
ªsu…
;

46 
ªsu…
 = 0;

47 
ªsu…
 |((
t
->
åcd
 - 1Ë& 0xfË<< 
FMC_SDTR_TRCD_SHIFT
;

48 
ªsu…
 |((
t
->
åp
 - 1Ë& 0xfË<< 
FMC_SDTR_TRP_SHIFT
;

49 
ªsu…
 |((
t
->
twr
 - 1Ë& 0xfË<< 
FMC_SDTR_TWR_SHIFT
;

50 
ªsu…
 |((
t
->
åc
 - 1Ë& 0xfË<< 
FMC_SDTR_TRC_SHIFT
;

51 
ªsu…
 |((
t
->
åas
 - 1Ë& 0xfË<< 
FMC_SDTR_TRAS_SHIFT
;

52 
ªsu…
 |((
t
->
tx§
 - 1Ë& 0xfË<< 
FMC_SDTR_TXSR_SHIFT
;

53 
ªsu…
 |((
t
->
tmrd
 - 1Ë& 0xfË<< 
FMC_SDTR_TMRD_SHIFT
;

54  
ªsu…
;

55 
	}
}

63 
	$sdøm_comm™d
(
fmc_sdøm_b™k
 
b™k
,

64 
fmc_sdøm_comm™d
 
cmd
, 
aut‹e‰esh
, 
modîeg
) {

65 
uöt32_t
 
tmp_ªg
 = 0;

67 
b™k
) {

68 
SDRAM_BANK1
:

69 
tmp_ªg
 = 
FMC_SDCMR_CTB1
;

71 
SDRAM_BANK2
:

72 
tmp_ªg
 = 
FMC_SDCMR_CTB2
;

74 
SDRAM_BOTH_BANKS
:

75 
tmp_ªg
 = 
FMC_SDCMR_CTB1
 | 
FMC_SDCMR_CTB2
;

78 
tmp_ªg
 |
aut‹e‰esh
 << 
FMC_SDCMR_NRFS_SHIFT
;

79 
tmp_ªg
 |
modîeg
 << 
FMC_SDCMR_MRD_SHIFT
;

80 
cmd
) {

81 
SDRAM_CLK_CONF
:

82 
tmp_ªg
 |
FMC_SDCMR_MODE_CLOCK_CONFIG_ENA
;

84 
SDRAM_AUTO_REFRESH
:

85 
tmp_ªg
 |
FMC_SDCMR_MODE_AUTO_REFRESH
;

87 
SDRAM_LOAD_MODE
:

88 
tmp_ªg
 |
FMC_SDCMR_MODE_LOAD_MODE_REGISTER
;

90 
SDRAM_PALL
:

91 
tmp_ªg
 |
FMC_SDCMR_MODE_PALL
;

93 
SDRAM_SELF_REFRESH
:

94 
tmp_ªg
 |
FMC_SDCMR_MODE_SELF_REFRESH
;

96 
SDRAM_POWER_DOWN
:

97 
tmp_ªg
 |
FMC_SDCMR_MODE_POWER_DOWN
;

99 
SDRAM_NORMAL
:

105 
FMC_SDSR
 & 
FMC_SDSR_BUSY
);

108 
FMC_SDCMR
 = 
tmp_ªg
;

109 
	}
}

	@lib/libopencm3/lib/stm32/common/gpio_common_all.c

27 
	~<lib›ícm3/°m32/gpio.h
>

41 
	$gpio_£t
(
uöt32_t
 
gpi›‹t
, 
uöt16_t
 
gpios
)

43 
	`GPIO_BSRR
(
gpi›‹t
Ë
gpios
;

44 
	}
}

56 
	$gpio_˛ór
(
uöt32_t
 
gpi›‹t
, 
uöt16_t
 
gpios
)

58 
	`GPIO_BSRR
(
gpi›‹t
Ë(
gpios
 << 16);

59 
	}
}

71 
uöt16_t
 
	$gpio_gë
(
uöt32_t
 
gpi›‹t
, 
uöt16_t
 
gpios
)

73  
	`gpio_p‹t_ªad
(
gpi›‹t
Ë& 
gpios
;

74 
	}
}

87 
	$gpio_toggÀ
(
uöt32_t
 
gpi›‹t
, 
uöt16_t
 
gpios
)

89 
uöt32_t
 
p‹t
 = 
	`GPIO_ODR
(
gpi›‹t
);

90 
	`GPIO_BSRR
(
gpi›‹t
Ë((
p‹t
 & 
gpios
) << 16) | (~port & gpios);

91 
	}
}

102 
uöt16_t
 
	$gpio_p‹t_ªad
(
uöt32_t
 
gpi›‹t
)

104  (
uöt16_t
)
	`GPIO_IDR
(
gpi›‹t
);

105 
	}
}

115 
	$gpio_p‹t_wrôe
(
uöt32_t
 
gpi›‹t
, 
uöt16_t
 
d©a
)

117 
	`GPIO_ODR
(
gpi›‹t
Ë
d©a
;

118 
	}
}

132 
	$gpio_p‹t_c⁄fig_lock
(
uöt32_t
 
gpi›‹t
, 
uöt16_t
 
gpios
)

134 
uöt32_t
 
ªg32
;

137 
	`GPIO_LCKR
(
gpi›‹t
Ë
GPIO_LCKK
 | 
gpios
;

138 
	`GPIO_LCKR
(
gpi›‹t
Ë~
GPIO_LCKK
 & 
gpios
;

139 
	`GPIO_LCKR
(
gpi›‹t
Ë
GPIO_LCKK
 | 
gpios
;

140 
ªg32
 = 
	`GPIO_LCKR
(
gpi›‹t
);

141 
ªg32
 = 
	`GPIO_LCKR
(
gpi›‹t
);

146 
ªg32
 =Ñeg32;

149 
	}
}

	@lib/libopencm3/lib/stm32/common/gpio_common_f0234.c

73 
	~<lib›ícm3/°m32/gpio.h
>

89 
	$gpio_mode_£tup
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
mode
, uöt8_à
puŒ_up_down
,

90 
uöt16_t
 
gpios
)

92 
uöt16_t
 
i
;

93 
uöt32_t
 
modî
, 
pupd
;

99 
modî
 = 
	`GPIO_MODER
(
gpi›‹t
);

100 
pupd
 = 
	`GPIO_PUPDR
(
gpi›‹t
);

102 
i
 = 0; i < 16; i++) {

103 i‡(!((1 << 
i
Ë& 
gpios
)) {

107 
modî
 &~
	`GPIO_MODE_MASK
(
i
);

108 
modî
 |
	`GPIO_MODE
(
i
, 
mode
);

109 
pupd
 &~
	`GPIO_PUPD_MASK
(
i
);

110 
pupd
 |
	`GPIO_PUPD
(
i
, 
puŒ_up_down
);

114 
	`GPIO_MODER
(
gpi›‹t
Ë
modî
;

115 
	`GPIO_PUPDR
(
gpi›‹t
Ë
pupd
;

116 
	}
}

132 
	$gpio_£t_ouçut_›ti⁄s
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
Ÿy≥
, uöt8_à
•ìd
,

133 
uöt16_t
 
gpios
)

135 
uöt16_t
 
i
;

136 
uöt32_t
 
o•ìdr
;

138 i‡(
Ÿy≥
 == 0x1) {

139 
	`GPIO_OTYPER
(
gpi›‹t
Ë|
gpios
;

141 
	`GPIO_OTYPER
(
gpi›‹t
Ë&~
gpios
;

144 
o•ìdr
 = 
	`GPIO_OSPEEDR
(
gpi›‹t
);

146 
i
 = 0; i < 16; i++) {

147 i‡(!((1 << 
i
Ë& 
gpios
)) {

150 
o•ìdr
 &~
	`GPIO_OSPEED_MASK
(
i
);

151 
o•ìdr
 |
	`GPIO_OSPEED
(
i
, 
•ìd
);

154 
	`GPIO_OSPEEDR
(
gpi›‹t
Ë
o•ìdr
;

155 
	}
}

178 
	$gpio_£t_af
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
Æt_func_num
, 
uöt16_t
 
gpios
)

180 
uöt16_t
 
i
;

181 
uöt32_t
 
a‰l
, 
a‰h
;

183 
a‰l
 = 
	`GPIO_AFRL
(
gpi›‹t
);

184 
a‰h
 = 
	`GPIO_AFRH
(
gpi›‹t
);

186 
i
 = 0; i < 8; i++) {

187 i‡(!((1 << 
i
Ë& 
gpios
)) {

190 
a‰l
 &~
	`GPIO_AFR_MASK
(
i
);

191 
a‰l
 |
	`GPIO_AFR
(
i
, 
Æt_func_num
);

194 
i
 = 8; i < 16; i++) {

195 i‡(!((1 << 
i
Ë& 
gpios
)) {

198 
a‰h
 &~
	`GPIO_AFR_MASK
(
i
 - 8);

199 
a‰h
 |
	`GPIO_AFR
(
i
 - 8, 
Æt_func_num
);

202 
	`GPIO_AFRL
(
gpi›‹t
Ë
a‰l
;

203 
	`GPIO_AFRH
(
gpi›‹t
Ë
a‰h
;

204 
	}
}

	@lib/libopencm3/lib/stm32/common/hash_common_f24.c

35 
	~<lib›ícm3/°m32/hash.h
>

45 
	$hash_£t_mode
(
uöt8_t
 
mode
)

47 
HASH_CR
 &~
HASH_CR_MODE
;

48 
HASH_CR
 |
mode
;

49 
	}
}

59 
	$hash_£t_Æg‹ôhm
(
uöt8_t
 
Æg‹ôhm
)

61 
HASH_CR
 &~
HASH_CR_ALGO
;

62 
HASH_CR
 |
Æg‹ôhm
;

63 
	}
}

73 
	$hash_£t_d©a_ty≥
(
uöt8_t
 
d©©y≥
)

75 
HASH_CR
 &~
HASH_CR_DATATYPE
;

76 
HASH_CR
 |
d©©y≥
;

77 
	}
}

87 
	$hash_£t_key_Àngth
(
uöt8_t
 
keyÀngth
)

89 
HASH_CR
 &~
HASH_CR_LKEY
;

90 
HASH_CR
 |
keyÀngth
;

91 
	}
}

101 
	$hash_£t_œ°_w‹d_vÆid_bôs
(
uöt8_t
 
vÆidbôs
)

103 
HASH_STR
 &~(
HASH_STR_NBW
);

104 
HASH_STR
 |
vÆidbôs
;

105 
	}
}

114 
	$hash_öô
()

116 
HASH_CR
 |
HASH_CR_INIT
;

117 
	}
}

127 
	$hash_add_d©a
(
uöt32_t
 
d©a
)

129 
HASH_DIN
 = 
d©a
;

130 
	}
}

139 
	$hash_dige°
()

141 
HASH_STR
 |
HASH_STR_DCAL
;

142 
	}
}

152 
	$hash_gë_ªsu…
(
uöt32_t
 *
d©a
)

154 
d©a
[0] = 
HASH_HR
[0];

155 
d©a
[1] = 
HASH_HR
[1];

156 
d©a
[2] = 
HASH_HR
[2];

157 
d©a
[3] = 
HASH_HR
[3];

159 i‡((
HASH_CR
 & 
HASH_CR_ALGO
Ë=
HASH_ALGO_SHA1
) {

160 
d©a
[4] = 
HASH_HR
[4];

162 
	}
}

	@lib/libopencm3/lib/stm32/common/i2c_common_v1.c

39 
	~<lib›ícm3/°m32/i2c.h
>

40 
	~<lib›ícm3/°m32/rcc.h
>

53 
	$i2c_ª£t
(
uöt32_t
 
i2c
)

55 
i2c
) {

56 
I2C1
:

57 
	`rcc_≥rùh_ª£t_pul£
(
RST_I2C1
);

59 #i‡
	`deföed
(
I2C2_BASE
)

60 
I2C2
:

61 
	`rcc_≥rùh_ª£t_pul£
(
RST_I2C2
);

64 #i‡
	`deföed
(
I2C3_BASE
)

65 
I2C3
:

66 
	`rcc_≥rùh_ª£t_pul£
(
RST_I2C3
);

69 #i‡
	`deföed
(
I2C4_BASE
)

70 
I2C4
:

71 
	`rcc_≥rùh_ª£t_pul£
(
RST_I2C4
);

77 
	}
}

85 
	$i2c_≥rùhîÆ_íabÀ
(
uöt32_t
 
i2c
)

87 
	`I2C_CR1
(
i2c
Ë|
I2C_CR1_PE
;

88 
	}
}

99 
	$i2c_≥rùhîÆ_dißbÀ
(
uöt32_t
 
i2c
)

101 
	`I2C_CR1
(
i2c
Ë&~
I2C_CR1_PE
;

102 
	}
}

114 
	$i2c_£nd_°¨t
(
uöt32_t
 
i2c
)

116 
	`I2C_CR1
(
i2c
Ë|
I2C_CR1_START
;

117 
	}
}

128 
	$i2c_£nd_°›
(
uöt32_t
 
i2c
)

130 
	`I2C_CR1
(
i2c
Ë|
I2C_CR1_STOP
;

131 
	}
}

140 
	$i2c_˛ór_°›
(
uöt32_t
 
i2c
)

142 
	`I2C_CR1
(
i2c
Ë&~
I2C_CR1_STOP
;

143 
	}
}

154 
	$i2c_£t_own_7bô_¶ave_addªss
(
uöt32_t
 
i2c
, 
uöt8_t
 
¶ave
)

156 
uöt16_t
 
vÆ
 = (uöt16_t)(
¶ave
 << 1);

158 
vÆ
 |= (1 << 14);

159 
	`I2C_OAR1
(
i2c
Ë
vÆ
;

160 
	}
}

173 
	$i2c_£t_own_10bô_¶ave_addªss
(
uöt32_t
 
i2c
, 
uöt16_t
 
¶ave
)

175 
	`I2C_OAR1
(
i2c
Ë(
uöt16_t
)(
I2C_OAR1_ADDMODE
 | 
¶ave
);

176 
	}
}

188 
	$i2c_£t_own_7bô_¶ave_addªss_two
(
uöt32_t
 
i2c
, 
uöt8_t
 
¶ave
)

190 
uöt16_t
 
vÆ
 = (uöt16_t)(
¶ave
 << 1);

191 
	`I2C_OAR2
(
i2c
Ë
vÆ
;

192 
	}
}

202 
	$i2c_íabÀ_duÆ_addªssög_mode
(
uöt32_t
 
i2c
)

204 
	`I2C_OAR2
(
i2c
Ë|
I2C_OAR2_ENDUAL
;

205 
	}
}

215 
	$i2c_dißbÀ_duÆ_addªssög_mode
(
uöt32_t
 
i2c
)

217 
	`I2C_OAR2
(
i2c
Ë&~(
I2C_OAR2_ENDUAL
);

218 
	}
}

232 
	$i2c_£t_˛ock_‰equícy
(
uöt32_t
 
i2c
, 
uöt8_t
 
‰eq
)

234 
uöt16_t
 
ªg16
;

235 
ªg16
 = 
	`I2C_CR2
(
i2c
) & 0xffc0;

236 
ªg16
 |
‰eq
;

237 
	`I2C_CR2
(
i2c
Ë
ªg16
;

238 
	}
}

247 
	$i2c_£nd_d©a
(
uöt32_t
 
i2c
, 
uöt8_t
 
d©a
)

249 
	`I2C_DR
(
i2c
Ë
d©a
;

250 
	}
}

261 
	$i2c_£t_Á°_mode
(
uöt32_t
 
i2c
)

263 
	`I2C_CCR
(
i2c
Ë|
I2C_CCR_FS
;

264 
	}
}

275 
	$i2c_£t_°™d¨d_mode
(
uöt32_t
 
i2c
)

277 
	`I2C_CCR
(
i2c
Ë&~
I2C_CCR_FS
;

278 
	}
}

295 
	$i2c_£t_c¸
(
uöt32_t
 
i2c
, 
uöt16_t
 
‰eq
)

297 
uöt16_t
 
ªg16
;

298 
ªg16
 = 
	`I2C_CCR
(
i2c
) & 0xf000;

299 
ªg16
 |
‰eq
;

300 
	`I2C_CCR
(
i2c
Ë
ªg16
;

301 
	}
}

316 
	$i2c_£t_åi£
(
uöt32_t
 
i2c
, 
uöt16_t
 
åi£
)

318 
	`I2C_TRISE
(
i2c
Ë
åi£
;

319 
	}
}

330 
	$i2c_£nd_7bô_addªss
(
uöt32_t
 
i2c
, 
uöt8_t
 
¶ave
, uöt8_à
ªadwrôe
)

332 
	`I2C_DR
(
i2c
Ë(
uöt8_t
)((
¶ave
 << 1Ë| 
ªadwrôe
);

333 
	}
}

340 
uöt8_t
 
	$i2c_gë_d©a
(
uöt32_t
 
i2c
)

342  
	`I2C_DR
(
i2c
) & 0xff;

343 
	}
}

351 
	$i2c_íabÀ_öãºu±
(
uöt32_t
 
i2c
, uöt32_à
öãºu±
)

353 
	`I2C_CR2
(
i2c
Ë|
öãºu±
;

354 
	}
}

362 
	$i2c_dißbÀ_öãºu±
(
uöt32_t
 
i2c
, uöt32_à
öãºu±
)

364 
	`I2C_CR2
(
i2c
Ë&~
öãºu±
;

365 
	}
}

373 
	$i2c_íabÀ_ack
(
uöt32_t
 
i2c
)

375 
	`I2C_CR1
(
i2c
Ë|
I2C_CR1_ACK
;

376 
	}
}

384 
	$i2c_dißbÀ_ack
(
uöt32_t
 
i2c
)

386 
	`I2C_CR1
(
i2c
Ë&~
I2C_CR1_ACK
;

387 
	}
}

395 
	$i2c_«ck_√xt
(
uöt32_t
 
i2c
)

397 
	`I2C_CR1
(
i2c
Ë|
I2C_CR1_POS
;

398 
	}
}

407 
	$i2c_«ck_cuºít
(
uöt32_t
 
i2c
)

409 
	`I2C_CR1
(
i2c
Ë&~
I2C_CR1_POS
;

410 
	}
}

418 
	$i2c_£t_dutycy˛e
(
uöt32_t
 
i2c
, uöt32_à
dutycy˛e
)

420 i‡(
dutycy˛e
 =
I2C_CCR_DUTY_DIV2
) {

421 
	`I2C_CCR
(
i2c
Ë&~
I2C_CCR_DUTY
;

423 
	`I2C_CCR
(
i2c
Ë|
I2C_CCR_DUTY
;

425 
	}
}

432 
	$i2c_íabÀ_dma
(
uöt32_t
 
i2c
)

434 
	`I2C_CR2
(
i2c
Ë|
I2C_CR2_DMAEN
;

435 
	}
}

442 
	$i2c_dißbÀ_dma
(
uöt32_t
 
i2c
)

444 
	`I2C_CR2
(
i2c
Ë&~
I2C_CR2_DMAEN
;

445 
	}
}

452 
	$i2c_£t_dma_œ°_å™s„r
(
uöt32_t
 
i2c
)

454 
	`I2C_CR2
(
i2c
Ë|
I2C_CR2_LAST
;

455 
	}
}

462 
	$i2c_˛ór_dma_œ°_å™s„r
(
uöt32_t
 
i2c
)

464 
	`I2C_CR2
(
i2c
Ë&~
I2C_CR2_LAST
;

465 
	}
}

467 
	$i2c_wrôe7_v1
(
uöt32_t
 
i2c
, 
addr
, 
uöt8_t
 *
d©a
, 
size_t
 
n
)

469 (
	`I2C_SR2
(
i2c
Ë& 
I2C_SR2_BUSY
)) {

472 
	`i2c_£nd_°¨t
(
i2c
);

475 !((
	`I2C_SR1
(
i2c
Ë& 
I2C_SR1_SB
)

476 & (
	`I2C_SR2
(
i2c
Ë& (
I2C_SR2_MSL
 | 
I2C_SR2_BUSY
))));

478 
	`i2c_£nd_7bô_addªss
(
i2c
, 
addr
, 
I2C_WRITE
);

481 !(
	`I2C_SR1
(
i2c
Ë& 
I2C_SR1_ADDR
));

484 ()
	`I2C_SR2
(
i2c
);

486 
size_t
 
i
 = 0; i < 
n
; i++) {

487 
	`i2c_£nd_d©a
(
i2c
, 
d©a
[
i
]);

488 !(
	`I2C_SR1
(
i2c
Ë& (
I2C_SR1_BTF
)));

490 
	}
}

492 
	$i2c_ªad7_v1
(
uöt32_t
 
i2c
, 
addr
, 
uöt8_t
 *
ªs
, 
size_t
 
n
)

494 
	`i2c_£nd_°¨t
(
i2c
);

495 
	`i2c_íabÀ_ack
(
i2c
);

498 !((
	`I2C_SR1
(
i2c
Ë& 
I2C_SR1_SB
)

499 & (
	`I2C_SR2
(
i2c
Ë& (
I2C_SR2_MSL
 | 
I2C_SR2_BUSY
))));

501 
	`i2c_£nd_7bô_addªss
(
i2c
, 
addr
, 
I2C_READ
);

504 !(
	`I2C_SR1
(
i2c
Ë& 
I2C_SR1_ADDR
));

506 ()
	`I2C_SR2
(
i2c
);

508 
size_t
 
i
 = 0; i < 
n
; ++i) {

509 i‡(
i
 =
n
 - 1) {

510 
	`i2c_dißbÀ_ack
(
i2c
);

512 !(
	`I2C_SR1
(
i2c
Ë& 
I2C_SR1_RxNE
));

513 
ªs
[
i
] = 
	`i2c_gë_d©a
(
i2c
);

515 
	`i2c_£nd_°›
(
i2c
);

518 
	}
}

532 
	$i2c_å™s„r7
(
uöt32_t
 
i2c
, 
uöt8_t
 
addr
, uöt8_à*
w
, 
size_t
 
wn
, uöt8_à*
r
, size_à
∫
) {

533 i‡(
wn
) {

534 
	`i2c_wrôe7_v1
(
i2c
, 
addr
, 
w
, 
wn
);

536 i‡(
∫
) {

537 
	`i2c_ªad7_v1
(
i2c
, 
addr
, 
r
, 
∫
);

539 
	`i2c_£nd_°›
(
i2c
);

541 
	}
}

549 
	$i2c_£t_•ìd
(
uöt32_t
 
i2c
, 
i2c_•ìds
 
•ìd
, uöt32_à
˛ock_megahz
)

551 
	`i2c_£t_˛ock_‰equícy
(
i2c
, 
˛ock_megahz
);

552 
•ìd
) {

553 
i2c_•ìd_fm_400k
:

554 
	`i2c_£t_Á°_mode
(
i2c
);

555 
	`i2c_£t_c¸
(
i2c
, 
˛ock_megahz
 * 5 / 6);

556 
	`i2c_£t_åi£
(
i2c
, 
˛ock_megahz
 + 1);

560 
i2c_•ìd_sm_100k
:

561 
	`i2c_£t_°™d¨d_mode
(
i2c
);

563 
	`i2c_£t_c¸
(
i2c
, 
˛ock_megahz
 * 5);

565 
	`i2c_£t_åi£
(
i2c
, 
˛ock_megahz
 + 1);

568 
	}
}

	@lib/libopencm3/lib/stm32/common/i2c_common_v2.c

22 
	~<lib›ícm3/°m32/i2c.h
>

23 
	~<lib›ícm3/°m32/rcc.h
>

37 
	$i2c_ª£t
(
uöt32_t
 
i2c
)

39 
i2c
) {

40 
I2C1
:

41 
	`rcc_≥rùh_ª£t_pul£
(
RST_I2C1
);

43 #i‡
	`deföed
(
I2C2_BASE
)

44 
I2C2
:

45 
	`rcc_≥rùh_ª£t_pul£
(
RST_I2C2
);

48 #i‡
	`deföed
(
I2C3_BASE
)

49 
I2C3
:

50 
	`rcc_≥rùh_ª£t_pul£
(
RST_I2C3
);

53 #i‡
	`deföed
(
I2C4_BASE
)

54 
I2C4
:

55 
	`rcc_≥rùh_ª£t_pul£
(
RST_I2C4
);

61 
	}
}

69 
	$i2c_≥rùhîÆ_íabÀ
(
uöt32_t
 
i2c
)

71 
	`I2C_CR1
(
i2c
Ë|
I2C_CR1_PE
;

72 
	}
}

84 
	$i2c_≥rùhîÆ_dißbÀ
(
uöt32_t
 
i2c
)

86 
	`I2C_CR1
(
i2c
Ë&~
I2C_CR1_PE
;

87 
	}
}

99 
	$i2c_£nd_°¨t
(
uöt32_t
 
i2c
)

101 
	`I2C_CR2
(
i2c
Ë|
I2C_CR2_START
;

102 
	}
}

113 
	$i2c_£nd_°›
(
uöt32_t
 
i2c
)

115 
	`I2C_CR2
(
i2c
Ë|
I2C_CR2_STOP
;

116 
	}
}

125 
	$i2c_˛ór_°›
(
uöt32_t
 
i2c
)

127 
	`I2C_ICR
(
i2c
Ë|
I2C_ICR_STOPCF
;

128 
	}
}

139 
	$i2c_£t_own_7bô_¶ave_addªss
(
uöt32_t
 
i2c
, 
uöt8_t
 
¶ave
)

141 
	`I2C_OAR1
(
i2c
Ë(
uöt16_t
)(
¶ave
 << 1);

142 
	`I2C_OAR1
(
i2c
Ë&~
I2C_OAR1_OA1MODE
;

143 
	}
}

154 
	$i2c_£t_own_10bô_¶ave_addªss
(
uöt32_t
 
i2c
, 
uöt16_t
 
¶ave
)

156 
	`I2C_OAR1
(
i2c
Ë(
uöt16_t
)(
I2C_OAR1_OA1MODE
 | 
¶ave
);

157 
	}
}

166 
	$i2c_£nd_d©a
(
uöt32_t
 
i2c
, 
uöt8_t
 
d©a
)

168 
	`I2C_TXDR
(
i2c
Ë
d©a
;

169 
	}
}

176 
uöt8_t
 
	$i2c_gë_d©a
(
uöt32_t
 
i2c
)

178  
	`I2C_RXDR
(
i2c
) & 0xff;

179 
	}
}

181 
	$i2c_íabÀ_™Æog_fûãr
(
uöt32_t
 
i2c
)

183 
	`I2C_CR1
(
i2c
Ë&~
I2C_CR1_ANFOFF
;

184 
	}
}

186 
	$i2c_dißbÀ_™Æog_fûãr
(
uöt32_t
 
i2c
)

188 
	`I2C_CR1
(
i2c
Ë|
I2C_CR1_ANFOFF
;

189 
	}
}

199 
	$i2c_£t_digôÆ_fûãr
(
uöt32_t
 
i2c
, 
uöt8_t
 
dnf_£âög
)

201 
	`I2C_CR1
(
i2c
Ë(I2C_CR1(i2cË& ~(
I2C_CR1_DNF_MASK
 << 
I2C_CR1_DNF_SHIFT
)) |

202 (
dnf_£âög
 << 
I2C_CR1_DNF_SHIFT
);

203 
	}
}

206 
	$i2c_£t_¥esˇÀr
(
uöt32_t
 
i2c
, 
uöt8_t
 
¥esc
)

208 
	`I2C_TIMINGR
(
i2c
Ë(I2C_TIMINGR(i2cË& ~
I2C_TIMINGR_PRESC_MASK
) |

209 (
¥esc
 << 
I2C_TIMINGR_PRESC_SHIFT
);

210 
	}
}

212 
	$i2c_£t_d©a_£tup_time
(
uöt32_t
 
i2c
, 
uöt8_t
 
s_time
)

214 
	`I2C_TIMINGR
(
i2c
Ë(I2C_TIMINGR(i2cË& ~
I2C_TIMINGR_SCLDEL_MASK
) |

215 (
s_time
 << 
I2C_TIMINGR_SCLDEL_SHIFT
);

216 
	}
}

218 
	$i2c_£t_d©a_hﬁd_time
(
uöt32_t
 
i2c
, 
uöt8_t
 
h_time
)

220 
	`I2C_TIMINGR
(
i2c
Ë(I2C_TIMINGR(i2cË& ~
I2C_TIMINGR_SDADEL_MASK
) |

221 (
h_time
 << 
I2C_TIMINGR_SDADEL_SHIFT
);

222 
	}
}

224 
	$i2c_£t_s˛_high_≥riod
(
uöt32_t
 
i2c
, 
uöt8_t
 
≥riod
)

226 
	`I2C_TIMINGR
(
i2c
Ë(I2C_TIMINGR(i2cË& ~
I2C_TIMINGR_SCLH_MASK
) |

227 (
≥riod
 << 
I2C_TIMINGR_SCLH_SHIFT
);

228 
	}
}

230 
	$i2c_£t_s˛_low_≥riod
(
uöt32_t
 
i2c
, 
uöt8_t
 
≥riod
)

232 
	`I2C_TIMINGR
(
i2c
Ë(I2C_TIMINGR(i2cË& ~
I2C_TIMINGR_SCLL_MASK
) |

233 (
≥riod
 << 
I2C_TIMINGR_SCLL_SHIFT
);

234 
	}
}

236 
	$i2c_íabÀ_°ªtchög
(
uöt32_t
 
i2c
)

238 
	`I2C_CR1
(
i2c
Ë&~
I2C_CR1_NOSTRETCH
;

239 
	}
}

241 
	$i2c_dißbÀ_°ªtchög
(
uöt32_t
 
i2c
)

243 
	`I2C_CR1
(
i2c
Ë|
I2C_CR1_NOSTRETCH
;

244 
	}
}

246 
	$i2c_£t_7bô_addr_mode
(
uöt32_t
 
i2c
)

248 
	`I2C_CR2
(
i2c
Ë&~
I2C_CR2_ADD10
;

249 
	}
}

251 
	$i2c_£t_10bô_addr_mode
(
uöt32_t
 
i2c
)

253 
	`I2C_CR2
(
i2c
Ë|
I2C_CR2_ADD10
;

254 
	}
}

256 
	$i2c_£t_7bô_addªss
(
uöt32_t
 
i2c
, 
uöt8_t
 
addr
)

258 
	`I2C_CR2
(
i2c
Ë(I2C_CR2(i2cË& ~
I2C_CR2_SADD_7BIT_MASK
) |

259 ((
addr
 & 0x7FË<< 
I2C_CR2_SADD_7BIT_SHIFT
);

260 
	}
}

262 
	$i2c_£t_10bô_addªss
(
uöt32_t
 
i2c
, 
uöt16_t
 
addr
)

264 
	`I2C_CR2
(
i2c
Ë(I2C_CR2(i2cË& ~
I2C_CR2_SADD_10BIT_MASK
) |

265 ((
addr
 & 0x3FFË<< 
I2C_CR2_SADD_10BIT_SHIFT
);

266 
	}
}

268 
	$i2c_£t_wrôe_å™s„r_dú
(
uöt32_t
 
i2c
)

270 
	`I2C_CR2
(
i2c
Ë&~
I2C_CR2_RD_WRN
;

271 
	}
}

273 
	$i2c_£t_ªad_å™s„r_dú
(
uöt32_t
 
i2c
)

275 
	`I2C_CR2
(
i2c
Ë|
I2C_CR2_RD_WRN
;

276 
	}
}

278 
	$i2c_£t_byãs_to_å™s„r
(
uöt32_t
 
i2c
, uöt32_à
n_byãs
)

280 
	`I2C_CR2
(
i2c
Ë(I2C_CR2(i2cË& ~
I2C_CR2_NBYTES_MASK
) |

281 (
n_byãs
 << 
I2C_CR2_NBYTES_SHIFT
);

282 
	}
}

284 
boﬁ
 
	$i2c_is_°¨t
(
uöt32_t
 
i2c
)

286  (
	`I2C_CR2
(
i2c
Ë& 
I2C_CR2_START
);

287 
	}
}

289 
	$i2c_íabÀ_aut€nd
(
uöt32_t
 
i2c
)

291 
	`I2C_CR2
(
i2c
Ë|
I2C_CR2_AUTOEND
;

292 
	}
}

294 
	$i2c_dißbÀ_aut€nd
(
uöt32_t
 
i2c
)

296 
	`I2C_CR2
(
i2c
Ë&~
I2C_CR2_AUTOEND
;

297 
	}
}

299 
boﬁ
 
	$i2c_«ck
(
uöt32_t
 
i2c
)

301  (
	`I2C_ISR
(
i2c
Ë& 
I2C_ISR_NACKF
);

302 
	}
}

304 
boﬁ
 
	$i2c_busy
(
uöt32_t
 
i2c
)

306  (
	`I2C_ISR
(
i2c
Ë& 
I2C_ISR_BUSY
);

307 
	}
}

309 
boﬁ
 
	$i2c_å™smô_öt_°©us
(
uöt32_t
 
i2c
)

311  (
	`I2C_ISR
(
i2c
Ë& 
I2C_ISR_TXIS
);

312 
	}
}

314 
boﬁ
 
	$i2c_å™s„r_com∂ëe
(
uöt32_t
 
i2c
)

316  (
	`I2C_ISR
(
i2c
Ë& 
I2C_ISR_TC
);

317 
	}
}

319 
boﬁ
 
	$i2c_ª˚ived_d©a
(
uöt32_t
 
i2c
)

321  (
	`I2C_ISR
(
i2c
Ë& 
I2C_ISR_RXNE
);

322 
	}
}

331 
	$i2c_íabÀ_öãºu±
(
uöt32_t
 
i2c
, uöt32_à
öãºu±
)

333 
	`I2C_CR1
(
i2c
Ë|
öãºu±
;

334 
	}
}

342 
	$i2c_dißbÀ_öãºu±
(
uöt32_t
 
i2c
, uöt32_à
öãºu±
)

344 
	`I2C_CR1
(
i2c
Ë&~
öãºu±
;

345 
	}
}

352 
	$i2c_íabÀ_rxdma
(
uöt32_t
 
i2c
)

354 
	`I2C_CR1
(
i2c
Ë|
I2C_CR1_RXDMAEN
;

355 
	}
}

362 
	$i2c_dißbÀ_rxdma
(
uöt32_t
 
i2c
)

364 
	`I2C_CR1
(
i2c
Ë&~
I2C_CR1_RXDMAEN
;

365 
	}
}

372 
	$i2c_íabÀ_txdma
(
uöt32_t
 
i2c
)

374 
	`I2C_CR1
(
i2c
Ë|
I2C_CR1_TXDMAEN
;

375 
	}
}

382 
	$i2c_dißbÀ_txdma
(
uöt32_t
 
i2c
)

384 
	`I2C_CR1
(
i2c
Ë&~
I2C_CR1_TXDMAEN
;

385 
	}
}

398 
	$i2c_å™s„r7
(
uöt32_t
 
i2c
, 
uöt8_t
 
addr
, uöt8_à*
w
, 
size_t
 
wn
, uöt8_à*
r
, size_à
∫
)

401 i‡(
wn
) {

402 
	`i2c_£t_7bô_addªss
(
i2c
, 
addr
);

403 
	`i2c_£t_wrôe_å™s„r_dú
(
i2c
);

404 
	`i2c_£t_byãs_to_å™s„r
(
i2c
, 
wn
);

405 i‡(
∫
) {

406 
	`i2c_dißbÀ_aut€nd
(
i2c
);

408 
	`i2c_íabÀ_aut€nd
(
i2c
);

410 
	`i2c_£nd_°¨t
(
i2c
);

412 
wn
--) {

413 
boﬁ
 
waô
 = 
åue
;

414 
waô
) {

415 i‡(
	`i2c_å™smô_öt_°©us
(
i2c
)) {

416 
waô
 = 
Ál£
;

418 
	`i2c_«ck
(
i2c
));

420 
	`i2c_£nd_d©a
(
i2c
, *
w
++);

425 i‡(
∫
) {

426 !
	`i2c_å™s„r_com∂ëe
(
i2c
));

430 i‡(
∫
) {

432 
	`i2c_£t_7bô_addªss
(
i2c
, 
addr
);

433 
	`i2c_£t_ªad_å™s„r_dú
(
i2c
);

434 
	`i2c_£t_byãs_to_å™s„r
(
i2c
, 
∫
);

436 
	`i2c_£nd_°¨t
(
i2c
);

438 
	`i2c_íabÀ_aut€nd
(
i2c
);

440 
size_t
 
i
 = 0; i < 
∫
; i++) {

441 
	`i2c_ª˚ived_d©a
(
i2c
) == 0);

442 
r
[
i
] = 
	`i2c_gë_d©a
(
i2c
);

445 
	}
}

456 
	$i2c_£t_•ìd
(
uöt32_t
 
i2c
, 
i2c_•ìds
 
•ìd
, uöt32_à
˛ock_megahz
)

458 
¥esˇÀr
;

459 
•ìd
) {

460 
i2c_•ìd_fmp_1m
:

463 
i2c_•ìd_fm_400k
:

465 
¥esˇÀr
 = 
˛ock_megahz
 / 8 - 1;

466 
	`i2c_£t_¥esˇÀr
(
i2c
, 
¥esˇÀr
);

467 
	`i2c_£t_s˛_low_≥riod
(
i2c
, 10-1);

468 
	`i2c_£t_s˛_high_≥riod
(
i2c
, 4-1);

469 
	`i2c_£t_d©a_hﬁd_time
(
i2c
, 3);

470 
	`i2c_£t_d©a_£tup_time
(
i2c
, 4-1);

474 
i2c_•ìd_sm_100k
:

476 
¥esˇÀr
 = (
˛ock_megahz
 / 4) - 1;

477 
	`i2c_£t_¥esˇÀr
(
i2c
, 
¥esˇÀr
);

478 
	`i2c_£t_s˛_low_≥riod
(
i2c
, 20-1);

479 
	`i2c_£t_s˛_high_≥riod
(
i2c
, 16-1);

480 
	`i2c_£t_d©a_hﬁd_time
(
i2c
, 2);

481 
	`i2c_£t_d©a_£tup_time
(
i2c
, 5-1);

484 
	}
}

	@lib/libopencm3/lib/stm32/common/iwdg_common_all.c

40 
	~<lib›ícm3/°m32/iwdg.h
>

42 
	#LSI_FREQUENCY
 32000

	)

43 
	#COUNT_LENGTH
 12

	)

44 
	#COUNT_MASK
 ((1 << 
COUNT_LENGTH
)-1)

	)

54 
	$iwdg_°¨t
()

56 
IWDG_KR
 = 
IWDG_KR_START
;

57 
	}
}

73 
	$iwdg_£t_≥riod_ms
(
uöt32_t
 
≥riod
)

75 c⁄° 
PRESCALER_MAX
 = 6;

76 
uöt8_t
 
¥esˇÀ
 = 0;

81 
uöt32_t
 
cou¡
 = 
≥riod
 << 3;

84 i‡(
cou¡
 == 0) {

85 
cou¡
 = 1;

91 (
cou¡
 - 1Ë>> 
COUNT_LENGTH
) {

92 
cou¡
 >>= 1;

93 
¥esˇÀ
++;

97 
cou¡
--;

100 i‡(
¥esˇÀ
 > 
PRESCALER_MAX
) {

101 
cou¡
 = 
COUNT_MASK
;

102 
¥esˇÀ
 = 
PRESCALER_MAX
;

105 
	`iwdg_¥esˇÀr_busy
());

106 
IWDG_KR
 = 
IWDG_KR_UNLOCK
;

107 
IWDG_PR
 = 
¥esˇÀ
;

108 
	`iwdg_ªlﬂd_busy
());

109 
IWDG_KR
 = 
IWDG_KR_UNLOCK
;

110 
IWDG_RLR
 = 
cou¡
 & 
COUNT_MASK
;

111 
	}
}

120 
boﬁ
 
	$iwdg_ªlﬂd_busy
()

122  
IWDG_SR
 & 
IWDG_SR_RVU
;

123 
	}
}

132 
boﬁ
 
	$iwdg_¥esˇÀr_busy
()

134  
IWDG_SR
 & 
IWDG_SR_PVU
;

135 
	}
}

144 
	$iwdg_ª£t
()

146 
IWDG_KR
 = 
IWDG_KR_RESET
;

147 
	}
}

	@lib/libopencm3/lib/stm32/common/lptimer_common_all.c

59 
	~<lib›ícm3/°m32/Õtimî.h
>

68 
	$Õtimî_£t_cou¡î
(
uöt32_t
 
Õtimî_≥rùhîÆ
, 
uöt16_t
 
cou¡
)

70 
	`LPTIM_CNT
(
Õtimî_≥rùhîÆ
Ë
cou¡
;

71 
	}
}

80 
uöt16_t
 
	$Õtimî_gë_cou¡î
(
uöt32_t
 
Õtimî_≥rùhîÆ
)

82  
	`LPTIM_CNT
(
Õtimî_≥rùhîÆ
);

83 
	}
}

90 
	$Õtimî_˛ór_Êag
(
uöt32_t
 
Õtimî_≥rùhîÆ
, uöt32_à
Êag
)

92 
	`LPTIM_ICR
(
Õtimî_≥rùhîÆ
Ë
Êag
;

93 
	}
}

101 
boﬁ
 
	$Õtimî_gë_Êag
(
uöt32_t
 
Õtimî_≥rùhîÆ
, uöt32_à
Êag
)

103  (
	`LPTIM_ISR
(
Õtimî_≥rùhîÆ
Ë& 
Êag
);

104 
	}
}

112 
	$Õtimî_íabÀ_úq
(
uöt32_t
 
Õtimî_≥rùhîÆ
, uöt32_à
úq
)

114 
	`LPTIM_IER
(
Õtimî_≥rùhîÆ
Ë|
úq
;

115 
	}
}

123 
	$Õtimî_dißbÀ_úq
(
uöt32_t
 
Õtimî_≥rùhîÆ
, uöt32_à
úq
)

125 
	`LPTIM_IER
(
Õtimî_≥rùhîÆ
Ë&~
úq
;

126 
	}
}

132 
	$Õtimî_íabÀ
(
uöt32_t
 
Õtimî_≥rùhîÆ
)

134 
	`LPTIM_CR
(
Õtimî_≥rùhîÆ
Ë|
LPTIM_CR_ENABLE
;

135 
	}
}

141 
	$Õtimî_dißbÀ
(
uöt32_t
 
Õtimî_≥rùhîÆ
)

143 
	`LPTIM_CR
(
Õtimî_≥rùhîÆ
Ë&~
LPTIM_CR_ENABLE
;

144 
	}
}

159 
	$Õtimî_°¨t_cou¡î
(
uöt32_t
 
Õtimî_≥rùhîÆ
, uöt32_à
mode
)

161 
	`LPTIM_CR
(
Õtimî_≥rùhîÆ
Ë|
mode
;

162 
	}
}

169 
	$Õtimî_£t_¥esˇÀr
(
uöt32_t
 
Õtimî_≥rùhîÆ
, uöt32_à
¥esˇÀr
)

171 
uöt32_t
 
ªg32
 = 
	`LPTIM_CFGR
(
Õtimî_≥rùhîÆ
);

172 
ªg32
 &~(
LPTIM_CFGR_PRESC_MASK
 << 
LPTIM_CFGR_PRESC_SHIFT
);

173 
	`LPTIM_CFGR
(
Õtimî_≥rùhîÆ
Ë
ªg32
 | 
¥esˇÀr
;

174 
	}
}

181 
	$Õtimî_íabÀ_åiggî
(
uöt32_t
 
Õtimî_≥rùhîÆ
, uöt32_à
åigí
)

183 
uöt32_t
 
ªg32
 = 
	`LPTIM_CFGR
(
Õtimî_≥rùhîÆ
);

184 
ªg32
 &~(
LPTIM_CFGR_TRIGEN_MASK
 << 
LPTIM_CFGR_TRIGEN_SHIFT
);

185 
	`LPTIM_CFGR
(
Õtimî_≥rùhîÆ
Ë
ªg32
 | 
åigí
;

186 
	}
}

195 
	$Õtimî_£À˘_åiggî_sour˚
(
uöt32_t
 
Õtimî_≥rùhîÆ
, uöt32_à
åiggî_sour˚
)

197 
uöt32_t
 
ªg32
 = 
	`LPTIM_CFGR
(
Õtimî_≥rùhîÆ
);

198 
ªg32
 &~(
LPTIM_CFGR_TRIGSEL_MASK
 << 
LPTIM_CFGR_TRIGSEL_SHIFT
);

199 
	`LPTIM_CFGR
(
Õtimî_≥rùhîÆ
Ë
ªg32
 | 
åiggî_sour˚
;

200 
	}
}

209 
	$Õtimî_£t_com∑ª
(
uöt32_t
 
Õtimî_≥rùhîÆ
, 
uöt16_t
 
com∑ª_vÆue
)

211 
	`LPTIM_CMP
(
Õtimî_≥rùhîÆ
Ë
com∑ª_vÆue
;

212 
	}
}

222 
	$Õtimî_£t_≥riod
(
uöt32_t
 
Õtimî_≥rùhîÆ
, 
uöt16_t
 
≥riod_vÆue
)

224 
	`LPTIM_ARR
(
Õtimî_≥rùhîÆ
Ë
≥riod_vÆue
;

225 
	}
}

234 
	$Õtimî_íabÀ_¥ñﬂd
(
uöt32_t
 
Õtimî_≥rùhîÆ
)

236 
	`LPTIM_CFGR
(
Õtimî_≥rùhîÆ
Ë|
LPTIM_CFGR_PRELOAD
;

237 
	}
}

246 
	$Õtimî_dißbÀ_¥ñﬂd
(
uöt32_t
 
Õtimî_≥rùhîÆ
)

248 
	`LPTIM_CFGR
(
Õtimî_≥rùhîÆ
Ë&~
LPTIM_CFGR_PRELOAD
;

249 
	}
}

256 
	$Õtimî_£t_öã∫Æ_˛ock_sour˚
(
uöt32_t
 
Õtimî_≥rùhîÆ
)

258 
	`LPTIM_CFGR
(
Õtimî_≥rùhîÆ
Ë&~
LPTIM_CFGR_CKSEL
;

259 
	}
}

265 
	$Õtimî_£t_exã∫Æ_˛ock_sour˚
(
uöt32_t
 
Õtimî_≥rùhîÆ
)

267 
	`LPTIM_CFGR
(
Õtimî_≥rùhîÆ
Ë|
LPTIM_CFGR_CKSEL
;

268 
	}
}

277 
	$Õtimî_£t_wavef‹m_pﬁ¨ôy_high
(
uöt32_t
 
Õtimî_≥rùhîÆ
)

279 
	`LPTIM_CFGR
(
Õtimî_≥rùhîÆ
Ë|
LPTIM_CFGR_WAVPOL
;

280 
	}
}

289 
	$Õtimî_£t_wavef‹m_pﬁ¨ôy_low
(
uöt32_t
 
Õtimî_≥rùhîÆ
)

291 
	`LPTIM_CFGR
(
Õtimî_≥rùhîÆ
Ë&~
LPTIM_CFGR_WAVPOL
;

292 
	}
}

	@lib/libopencm3/lib/stm32/common/ltdc_common_f47.c

39 
	~<lib›ícm3/°m32/comm⁄/…dc_comm⁄_f47.h
>

41 
	$…dc_£t_t·_sync_timögs
(
uöt16_t
 
sync_width
, uöt16_à
sync_height
,

42 
uöt16_t
 
h_back_p‹ch
, uöt16_à
v_back_p‹ch
,

43 
uöt16_t
 
a˘ive_width
, uöt16_à
a˘ive_height
,

44 
uöt16_t
 
h_‰⁄t_p‹ch
, uöt16_à
v_‰⁄t_p‹ch
)

48 
uöt16_t
 
w
, 
h
;

49 
w
 = 
sync_width
 - 1;

50 
h
 = 
sync_height
 - 1;

52 
LTDC_SSCR
 = (
w
 << 16Ë| (
h
 << 0);

54 
w
 +
h_back_p‹ch
;

55 
h
 +
v_back_p‹ch
;

57 
LTDC_BPCR
 = (
w
 << 16Ë| (
h
 << 0);

59 
w
 +
a˘ive_width
;

60 
h
 +
a˘ive_height
;

62 
LTDC_AWCR
 = (
w
 << 16Ë| (
h
 << 0);

64 
w
 +
h_‰⁄t_p‹ch
;

65 
h
 +
v_‰⁄t_p‹ch
;

67 
LTDC_TWCR
 = (
w
 << 16Ë| (
h
 << 0);

68 
	}
}

70 
	$…dc_£tup_wödowög
(
uöt8_t
 
œyî_numbî
,

71 
uöt16_t
 
h_back_p‹ch
, uöt16_à
v_back_p‹ch
,

72 
uöt16_t
 
a˘ive_width
, uöt16_à
a˘ive_height
)

74 
a˘ive_width
 +
h_back_p‹ch
 - 1;

75 
a˘ive_height
 +
v_back_p‹ch
 - 1;

80 
	`LTDC_LxWHPCR
(
œyî_numbî
Ë(
a˘ive_width
 << 16) |

81 (
h_back_p‹ch
 << 0);

82 
	`LTDC_LxWVPCR
(
œyî_numbî
Ë(
a˘ive_height
 << 16) |

83 (
v_back_p‹ch
 << 0);

84 
	}
}

	@lib/libopencm3/lib/stm32/common/pwr_common_v1.c

29 
	~<lib›ícm3/°m32/pwr.h
>

38 
	$pwr_dißbÀ_backup_domaö_wrôe_¥Ÿe˘
()

40 
PWR_CR
 |
PWR_CR_DBP
;

41 
	}
}

49 
	$pwr_íabÀ_backup_domaö_wrôe_¥Ÿe˘
()

51 
PWR_CR
 &~
PWR_CR_DBP
;

52 
	}
}

64 
	$pwr_íabÀ_powî_vﬁège_dëe˘
(
uöt32_t
 
pvd_Àvñ
)

66 
PWR_CR
 &~
PWR_CR_PLS_MASK
;

67 
PWR_CR
 |(
PWR_CR_PVDE
 | 
pvd_Àvñ
);

68 
	}
}

75 
	$pwr_dißbÀ_powî_vﬁège_dëe˘
()

77 
PWR_CR
 &~
PWR_CR_PVDE
;

78 
	}
}

86 
	$pwr_˛ór_°™dby_Êag
()

88 
PWR_CR
 |
PWR_CR_CSBF
;

89 
	}
}

97 
	$pwr_˛ór_wakeup_Êag
()

99 
PWR_CR
 |
PWR_CR_CWUF
;

100 
	}
}

107 
	$pwr_£t_°™dby_mode
()

109 
PWR_CR
 |
PWR_CR_PDDS
;

110 
	}
}

117 
	$pwr_£t_°›_mode
()

119 
PWR_CR
 &~
PWR_CR_PDDS
;

120 
	}
}

127 
	$pwr_vﬁège_ªguœt‹_⁄_ö_°›
()

129 
PWR_CR
 &~
PWR_CR_LPDS
;

130 
	}
}

137 
	$pwr_vﬁège_ªguœt‹_low_powî_ö_°›
()

139 
PWR_CR
 |
PWR_CR_LPDS
;

140 
	}
}

148 
	$pwr_íabÀ_wakeup_pö
()

150 
PWR_CSR
 |
PWR_CSR_EWUP
;

151 
	}
}

159 
	$pwr_dißbÀ_wakeup_pö
()

161 
PWR_CSR
 &~
PWR_CSR_EWUP
;

162 
	}
}

174 
boﬁ
 
	$pwr_vﬁège_high
()

176  !(
PWR_CSR
 & 
PWR_CSR_PVDO
);

177 
	}
}

188 
boﬁ
 
	$pwr_gë_°™dby_Êag
()

190  
PWR_CSR
 & 
PWR_CSR_SBF
;

191 
	}
}

202 
boﬁ
 
	$pwr_gë_wakeup_Êag
()

204  
PWR_CSR
 & 
PWR_CSR_WUF
;

205 
	}
}

	@lib/libopencm3/lib/stm32/common/pwr_common_v2.c

26 
	~<lib›ícm3/°m32/pwr.h
>

27 
	~<lib›ícm3/°m32/rcc.h
>

29 
	$pwr_£t_vos_sˇÀ
(
pwr_vos_sˇÀ
 
sˇÀ
)

32 
uöt32_t
 
ªg
 = 
PWR_CR
;

33 
ªg
 &~(
PWR_CR_VOS_MASK
);

34 
sˇÀ
) {

35 
PWR_SCALE1
:

36 
ªg
 |
PWR_CR_VOS_RANGE1
;

38 
PWR_SCALE2
:

39 
ªg
 |
PWR_CR_VOS_RANGE2
;

41 
PWR_SCALE3
:

42 
ªg
 |
PWR_CR_VOS_RANGE3
;

45 
PWR_CR
 = 
ªg
;

46 
	}
}

	@lib/libopencm3/lib/stm32/common/rcc_common_all.c

25 
	~<lib›ícm3/°m32/rcc.h
>

46 
	$rcc_≥rùhîÆ_íabÀ_˛ock
(vﬁ©ûê
uöt32_t
 *
ªg
, uöt32_à
í
)

48 *
ªg
 |
í
;

49 
	}
}

69 
	$rcc_≥rùhîÆ_dißbÀ_˛ock
(vﬁ©ûê
uöt32_t
 *
ªg
, uöt32_à
í
)

71 *
ªg
 &~
í
;

72 
	}
}

92 
	$rcc_≥rùhîÆ_ª£t
(vﬁ©ûê
uöt32_t
 *
ªg
, uöt32_à
ª£t
)

94 *
ªg
 |
ª£t
;

95 
	}
}

116 
	$rcc_≥rùhîÆ_˛ór_ª£t
(vﬁ©ûê
uöt32_t
 *
ªg
, uöt32_à
˛ór_ª£t
)

118 *
ªg
 &~
˛ór_ª£t
;

119 
	}
}

121 
	#_RCC_REG
(
i
Ë
	`MMIO32
(
RCC_BASE
 + ((iË>> 5))

	)

122 
	#_RCC_BIT
(
i
Ë(1 << ((iË& 0x1f))

	)

134 
	$rcc_≥rùh_˛ock_íabÀ
(
rcc_≥rùh_˛kí
 
˛kí
)

136 
	`_RCC_REG
(
˛kí
Ë|
	`_RCC_BIT
(clken);

137 
	}
}

148 
	$rcc_≥rùh_˛ock_dißbÀ
(
rcc_≥rùh_˛kí
 
˛kí
)

150 
	`_RCC_REG
(
˛kí
Ë&~
	`_RCC_BIT
(clken);

151 
	}
}

163 
	$rcc_≥rùh_ª£t_pul£
(
rcc_≥rùh_r°
 
r°
)

165 
	`_RCC_REG
(
r°
Ë|
	`_RCC_BIT
(rst);

166 
	`_RCC_REG
(
r°
Ë&~
	`_RCC_BIT
(rst);

167 
	}
}

179 
	$rcc_≥rùh_ª£t_hﬁd
(
rcc_≥rùh_r°
 
r°
)

181 
	`_RCC_REG
(
r°
Ë|
	`_RCC_BIT
(rst);

182 
	}
}

194 
	$rcc_≥rùh_ª£t_ªÀa£
(
rcc_≥rùh_r°
 
r°
)

196 
	`_RCC_REG
(
r°
Ë&~
	`_RCC_BIT
(rst);

197 
	}
}

207 
	$rcc_£t_mco
(
uöt32_t
 
mco§c
)

209 
RCC_CFGR
 = (RCC_CFGR & ~(
RCC_CFGR_MCO_MASK
 << 
RCC_CFGR_MCO_SHIFT
)) |

210 (
mco§c
 << 
RCC_CFGR_MCO_SHIFT
);

211 
	}
}

224 
	$rcc_osc_by∑ss_íabÀ
(
rcc_osc
 
osc
)

226 
osc
) {

227 
RCC_HSE
:

228 
RCC_CR
 |
RCC_CR_HSEBYP
;

230 
RCC_LSE
:

231 #ifde‡
RCC_CSR_LSEBYP


232 
RCC_CSR
 |
RCC_CSR_LSEBYP
;

234 
RCC_BDCR
 |
RCC_BDCR_LSEBYP
;

241 
	}
}

254 
	$rcc_osc_by∑ss_dißbÀ
(
rcc_osc
 
osc
)

256 
osc
) {

257 
RCC_HSE
:

258 
RCC_CR
 &~
RCC_CR_HSEBYP
;

260 
RCC_LSE
:

261 #ifde‡
RCC_CSR_LSEBYP


262 
RCC_CSR
 &~
RCC_CSR_LSEBYP
;

264 
RCC_BDCR
 &~
RCC_BDCR_LSEBYP
;

271 
	}
}

275 #unde‡
_RCC_REG


276 #unde‡
_RCC_BIT


	@lib/libopencm3/lib/stm32/common/rng_common_v1.c

29 
	~<lib›ícm3/°m32/∫g.h
>

35 
	$∫g_dißbÀ
()

37 
RNG_CR
 &~
RNG_CR_RNGEN
;

38 
	}
}

42 
	$∫g_íabÀ
()

44 
RNG_CR
 |
RNG_CR_RNGEN
;

45 
	}
}

49 
	$∫g_öãºu±_íabÀ
()

51 
RNG_CR
 |
RNG_CR_IE
;

52 
	}
}

56 
	$∫g_öãºu±_dißbÀ
()

58 
RNG_CR
 &~
RNG_CR_IE
;

59 
	}
}

68 
boﬁ
 
	$∫g_gë_øndom
(
uöt32_t
 *
ønd_ƒ
)

71 i‡(
RNG_SR
 & (
RNG_SR_CECS
 | 
RNG_SR_SECS
)) {

72  
Ál£
;

76 i‡(!(
RNG_SR
 & 
RNG_SR_DRDY
)) {

77  
Ál£
;

80 *
ønd_ƒ
 = 
RNG_DR
;

82  
åue
;

83 
	}
}

95 
uöt32_t
 
	$∫g_gë_øndom_blockög
()

97 
uöt32_t
 
rv
;

98 
boﬁ
 
d⁄e
;

101 i‡(
RNG_SR
 & 
RNG_SR_SEIS
) {

102 
RNG_SR
 = RNG_SR & ~
RNG_SR_SEIS
;

103 
i
 = 12; i != 0; i--) {

104 
rv
 = 
RNG_DR
;

106 
RNG_CR
 &~
RNG_CR_RNGEN
;

107 
RNG_CR
 |
RNG_CR_RNGEN
;

110 i‡(
RNG_SR
 & 
RNG_SR_CEIS
) {

111 
RNG_SR
 = RNG_SR & ~
RNG_SR_CEIS
;

114 
d⁄e
 = 
	`∫g_gë_øndom
(&
rv
);

115 } !
d⁄e
);

117  
rv
;

118 
	}
}

	@lib/libopencm3/lib/stm32/common/rtc_common_l1f024.c

29 
	~<lib›ícm3/°m32/πc.h
>

37 
	$πc_£t_¥esˇÀr
(
uöt32_t
 
sync
, uöt32_à
async
)

43 
RTC_PRER
 = (
sync
 & 
RTC_PRER_PREDIV_S_MASK
);

44 
RTC_PRER
 |(
async
 << 
RTC_PRER_PREDIV_A_SHIFT
);

45 
	}
}

53 
	$πc_waô_f‹_synchro
()

56 
RTC_WPR
 = 0xca;

57 
RTC_WPR
 = 0x53;

59 
RTC_ISR
 &~(
RTC_ISR_RSF
);

61 !(
RTC_ISR
 & 
RTC_ISR_RSF
));

64 
RTC_WPR
 = 0xff;

65 
	}
}

71 
	$πc_u∆ock
()

73 
RTC_WPR
 = 0xca;

74 
RTC_WPR
 = 0x53;

75 
	}
}

81 
	$πc_lock
()

83 
RTC_WPR
 = 0xff;

84 
	}
}

90 
	$πc_£t_wakeup_time
(
uöt16_t
 
wkup_time
, 
uöt8_t
 
πc_¸_wuck£l
)

97 
RTC_CR
 &~
RTC_CR_WUTE
;

103 !((
RTC_ISR
Ë& (
RTC_ISR_WUTWF
)));

109 
RTC_WUTR
 = 
wkup_time
;

110 
RTC_CR
 &~(
RTC_CR_WUCLKSEL_MASK
 << 
RTC_CR_WUCLKSEL_SHIFT
);

111 
RTC_CR
 |(
πc_¸_wuck£l
 << 
RTC_CR_WUCLKSEL_SHIFT
);

112 
RTC_CR
 |
RTC_CR_WUTE
;

113 
	}
}

120 
	$πc_˛ór_wakeup_Êag
()

122 
RTC_ISR
 &~
RTC_ISR_WUTF
;

123 
	}
}

	@lib/libopencm3/lib/stm32/common/spi_common_all.c

54 
	~<lib›ícm3/°m32/•i.h
>

55 
	~<lib›ícm3/°m32/rcc.h
>

69 
	$•i_ª£t
(
uöt32_t
 
•i_≥rùhîÆ
)

70 { 
•i_≥rùhîÆ
) {

71 #i‡
	`deföed
(
SPI1_BASE
)

72 
SPI1_BASE
:

73 
	`rcc_≥rùh_ª£t_pul£
(
RST_SPI1
);

76 #i‡
	`deföed
(
SPI2_BASE
)

77 
SPI2_BASE
:

78 
	`rcc_≥rùh_ª£t_pul£
(
RST_SPI2
);

81 #i‡
	`deföed
(
SPI3_BASE
)

82 
SPI3_BASE
:

83 
	`rcc_≥rùh_ª£t_pul£
(
RST_SPI3
);

86 #i‡
	`deföed
(
SPI4_BASE
)

87 
SPI4_BASE
:

88 
	`rcc_≥rùh_ª£t_pul£
(
RST_SPI4
);

91 #i‡
	`deföed
(
SPI5_BASE
)

92 
SPI5_BASE
:

93 
	`rcc_≥rùh_ª£t_pul£
(
RST_SPI5
);

96 #i‡
	`deföed
(
SPI6_BASE
)

97 
SPI6_BASE
:

98 
	`rcc_≥rùh_ª£t_pul£
(
RST_SPI6
);

104 
	}
}

117 
	$•i_íabÀ
(
uöt32_t
 
•i
)

119 
	`SPI_CR1
(
•i
Ë|
SPI_CR1_SPE
;

120 
	}
}

131 
	$•i_dißbÀ
(
uöt32_t
 
•i
)

133 
uöt32_t
 
ªg32
;

135 
ªg32
 = 
	`SPI_CR1
(
•i
);

136 
ªg32
 &~(
SPI_CR1_SPE
);

137 
	`SPI_CR1
(
•i
Ë
ªg32
;

138 
	}
}

151 
uöt16_t
 
	$•i_˛ón_dißbÀ
(
uöt32_t
 
•i
)

154 !(
	`SPI_SR
(
•i
Ë& 
SPI_SR_RXNE
));

156 
uöt16_t
 
d©a
 = 
	`SPI_DR
(
•i
);

159 !(
	`SPI_SR
(
•i
Ë& 
SPI_SR_TXE
));

162 
	`SPI_SR
(
•i
Ë& 
SPI_SR_BSY
);

164 
	`SPI_CR1
(
•i
Ë&~
SPI_CR1_SPE
;

166  
d©a
;

167 
	}
}

178 
	$•i_wrôe
(
uöt32_t
 
•i
, 
uöt16_t
 
d©a
)

181 
	`SPI_DR
(
•i
Ë
d©a
;

182 
	}
}

194 
	$•i_£nd
(
uöt32_t
 
•i
, 
uöt16_t
 
d©a
)

197 !(
	`SPI_SR
(
•i
Ë& 
SPI_SR_TXE
));

200 
	`SPI_DR
(
•i
Ë
d©a
;

201 
	}
}

212 
uöt16_t
 
	$•i_ªad
(
uöt32_t
 
•i
)

215 !(
	`SPI_SR
(
•i
Ë& 
SPI_SR_RXNE
));

218  
	`SPI_DR
(
•i
);

219 
	}
}

232 
uöt16_t
 
	$•i_x„r
(
uöt32_t
 
•i
, 
uöt16_t
 
d©a
)

234 
	`•i_wrôe
(
•i
, 
d©a
);

237 !(
	`SPI_SR
(
•i
Ë& 
SPI_SR_RXNE
));

240  
	`SPI_DR
(
•i
);

241 
	}
}

252 
	$•i_£t_bidúe˘i⁄Æ_mode
(
uöt32_t
 
•i
)

254 
	`SPI_CR1
(
•i
Ë|
SPI_CR1_BIDIMODE
;

255 
	}
}

267 
	$•i_£t_unidúe˘i⁄Æ_mode
(
uöt32_t
 
•i
)

269 
	`SPI_CR1
(
•i
Ë&~
SPI_CR1_BIDIMODE
;

270 
	}
}

282 
	$•i_£t_bidúe˘i⁄Æ_ª˚ive_⁄ly_mode
(
uöt32_t
 
•i
)

284 
	`SPI_CR1
(
•i
Ë|
SPI_CR1_BIDIMODE
;

285 
	`SPI_CR1
(
•i
Ë&~
SPI_CR1_BIDIOE
;

286 
	}
}

298 
	$•i_£t_bidúe˘i⁄Æ_å™smô_⁄ly_mode
(
uöt32_t
 
•i
)

300 
	`SPI_CR1
(
•i
Ë|
SPI_CR1_BIDIMODE
;

301 
	`SPI_CR1
(
•i
Ë|
SPI_CR1_BIDIOE
;

302 
	}
}

312 
	$•i_íabÀ_¸c
(
uöt32_t
 
•i
)

314 
	`SPI_CR1
(
•i
Ë|
SPI_CR1_CRCEN
;

315 
	}
}

323 
	$•i_dißbÀ_¸c
(
uöt32_t
 
•i
)

325 
	`SPI_CR1
(
•i
Ë&~
SPI_CR1_CRCEN
;

326 
	}
}

338 
	$•i_£t_√xt_tx_‰om_buf„r
(
uöt32_t
 
•i
)

340 
	`SPI_CR1
(
•i
Ë&~
SPI_CR1_CRCNEXT
;

341 
	}
}

353 
	$•i_£t_√xt_tx_‰om_¸c
(
uöt32_t
 
•i
)

355 
	`SPI_CR1
(
•i
Ë|
SPI_CR1_CRCNEXT
;

356 
	}
}

364 
	$•i_£t_fuŒ_du∂ex_mode
(
uöt32_t
 
•i
)

366 
	`SPI_CR1
(
•i
Ë&~
SPI_CR1_RXONLY
;

367 
	}
}

376 
	$•i_£t_ª˚ive_⁄ly_mode
(
uöt32_t
 
•i
)

378 
	`SPI_CR1
(
•i
Ë|
SPI_CR1_RXONLY
;

379 
	}
}

389 
	$•i_dißbÀ_so·w¨e_¶ave_m™agemít
(
uöt32_t
 
•i
)

391 
	`SPI_CR1
(
•i
Ë&~
SPI_CR1_SSM
;

392 
	}
}

403 
	$•i_íabÀ_so·w¨e_¶ave_m™agemít
(
uöt32_t
 
•i
)

405 
	`SPI_CR1
(
•i
Ë|
SPI_CR1_SSM
;

407 
	`SPI_CR2
(
•i
Ë&~
SPI_CR2_SSOE
;

408 
	}
}

422 
	$•i_£t_nss_high
(
uöt32_t
 
•i
)

424 
	`SPI_CR1
(
•i
Ë|
SPI_CR1_SSI
;

425 
	}
}

436 
	$•i_£t_nss_low
(
uöt32_t
 
•i
)

438 
	`SPI_CR1
(
•i
Ë&~
SPI_CR1_SSI
;

439 
	}
}

447 
	$•i_£nd_lsb_fú°
(
uöt32_t
 
•i
)

449 
	`SPI_CR1
(
•i
Ë|
SPI_CR1_LSBFIRST
;

450 
	}
}

458 
	$•i_£nd_msb_fú°
(
uöt32_t
 
•i
)

460 
	`SPI_CR1
(
•i
Ë&~
SPI_CR1_LSBFIRST
;

461 
	}
}

473 
	$•i_£t_baudøã_¥esˇÀr
(
uöt32_t
 
•i
, 
uöt8_t
 
baudøã
)

475 
uöt32_t
 
ªg32
;

477 i‡(
baudøã
 > 7) {

481 
ªg32
 = (
	`SPI_CR1
(
•i
) & 0xffc7);

482 
ªg32
 |(
baudøã
 << 3);

483 
	`SPI_CR1
(
•i
Ë
ªg32
;

484 
	}
}

492 
	$•i_£t_ma°î_mode
(
uöt32_t
 
•i
)

494 
	`SPI_CR1
(
•i
Ë|
SPI_CR1_MSTR
;

495 
	}
}

503 
	$•i_£t_¶ave_mode
(
uöt32_t
 
•i
)

505 
	`SPI_CR1
(
•i
Ë&~
SPI_CR1_MSTR
;

506 
	}
}

515 
	$•i_£t_˛ock_pﬁ¨ôy_1
(
uöt32_t
 
•i
)

517 
	`SPI_CR1
(
•i
Ë|
SPI_CR1_CPOL
;

518 
	}
}

527 
	$•i_£t_˛ock_pﬁ¨ôy_0
(
uöt32_t
 
•i
)

529 
	`SPI_CR1
(
•i
Ë&~
SPI_CR1_CPOL
;

530 
	}
}

539 
	$•i_£t_˛ock_pha£_1
(
uöt32_t
 
•i
)

541 
	`SPI_CR1
(
•i
Ë|
SPI_CR1_CPHA
;

542 
	}
}

551 
	$•i_£t_˛ock_pha£_0
(
uöt32_t
 
•i
)

553 
	`SPI_CR1
(
•i
Ë&~
SPI_CR1_CPHA
;

554 
	}
}

562 
	$•i_íabÀ_tx_buf„r_em±y_öãºu±
(
uöt32_t
 
•i
)

564 
	`SPI_CR2
(
•i
Ë|
SPI_CR2_TXEIE
;

565 
	}
}

573 
	$•i_dißbÀ_tx_buf„r_em±y_öãºu±
(
uöt32_t
 
•i
)

575 
	`SPI_CR2
(
•i
Ë&~
SPI_CR2_TXEIE
;

576 
	}
}

584 
	$•i_íabÀ_rx_buf„r_nŸ_em±y_öãºu±
(
uöt32_t
 
•i
)

586 
	`SPI_CR2
(
•i
Ë|
SPI_CR2_RXNEIE
;

587 
	}
}

595 
	$•i_dißbÀ_rx_buf„r_nŸ_em±y_öãºu±
(
uöt32_t
 
•i
)

597 
	`SPI_CR2
(
•i
Ë&~
SPI_CR2_RXNEIE
;

598 
	}
}

606 
	$•i_íabÀ_îr‹_öãºu±
(
uöt32_t
 
•i
)

608 
	`SPI_CR2
(
•i
Ë|
SPI_CR2_ERRIE
;

609 
	}
}

617 
	$•i_dißbÀ_îr‹_öãºu±
(
uöt32_t
 
•i
)

619 
	`SPI_CR2
(
•i
Ë&~
SPI_CR2_ERRIE
;

620 
	}
}

631 
	$•i_íabÀ_ss_ouçut
(
uöt32_t
 
•i
)

633 
	`SPI_CR2
(
•i
Ë|
SPI_CR2_SSOE
;

634 
	}
}

646 
	$•i_dißbÀ_ss_ouçut
(
uöt32_t
 
•i
)

648 
	`SPI_CR2
(
•i
Ë&~
SPI_CR2_SSOE
;

649 
	}
}

661 
	$•i_íabÀ_tx_dma
(
uöt32_t
 
•i
)

663 
	`SPI_CR2
(
•i
Ë|
SPI_CR2_TXDMAEN
;

664 
	}
}

672 
	$•i_dißbÀ_tx_dma
(
uöt32_t
 
•i
)

674 
	`SPI_CR2
(
•i
Ë&~
SPI_CR2_TXDMAEN
;

675 
	}
}

687 
	$•i_íabÀ_rx_dma
(
uöt32_t
 
•i
)

689 
	`SPI_CR2
(
•i
Ë|
SPI_CR2_RXDMAEN
;

690 
	}
}

698 
	$•i_dißbÀ_rx_dma
(
uöt32_t
 
•i
)

700 
	`SPI_CR2
(
•i
Ë&~
SPI_CR2_RXDMAEN
;

701 
	}
}

718 
	$•i_£t_°™d¨d_mode
(
uöt32_t
 
•i
, 
uöt8_t
 
mode
)

720 i‡(
mode
 > 3) {

724 
uöt32_t
 
ªg32
 = 
	`SPI_CR1
(
•i
Ë& ~(
SPI_CR1_CPOL
 | 
SPI_CR1_CPHA
);

725 
	`SPI_CR1
(
•i
Ë
ªg32
 | 
mode
;

726 
	}
}

	@lib/libopencm3/lib/stm32/common/spi_common_v1.c

55 
	~<lib›ícm3/°m32/•i.h
>

56 
	~<lib›ícm3/°m32/rcc.h
>

83 
	$•i_öô_ma°î
(
uöt32_t
 
•i
, uöt32_à
br
, uöt32_à
˝ﬁ
, uöt32_à
˝ha
,

84 
uöt32_t
 
dff
, uöt32_à
lsbfú°
)

86 
uöt32_t
 
ªg32
 = 
	`SPI_CR1
(
•i
);

89 
ªg32
 &
SPI_CR1_SPE
 | 
SPI_CR1_CRCEN
 | 
SPI_CR1_CRCNEXT
;

91 
ªg32
 |
SPI_CR1_MSTR
;

93 
ªg32
 |
br
;

94 
ªg32
 |
˝ﬁ
;

95 
ªg32
 |
˝ha
;

96 
ªg32
 |
dff
;

97 
ªg32
 |
lsbfú°
;

99 
	`SPI_CR2
(
•i
Ë|
SPI_CR2_SSOE
;

100 
	`SPI_CR1
(
•i
Ë
ªg32
;

103 
	}
}

111 
	$•i_£t_dff_8bô
(
uöt32_t
 
•i
)

113 
	`SPI_CR1
(
•i
Ë&~
SPI_CR1_DFF
;

114 
	}
}

122 
	$•i_£t_dff_16bô
(
uöt32_t
 
•i
)

124 
	`SPI_CR1
(
•i
Ë|
SPI_CR1_DFF
;

125 
	}
}

	@lib/libopencm3/lib/stm32/common/spi_common_v1_frf.c

32 
	~<lib›ícm3/°m32/•i.h
>

42 
	$•i_£t_‰f_ti
(
uöt32_t
 
•i
)

44 
	`SPI_CR2
(
•i
Ë|
SPI_CR2_FRF
;

45 
	}
}

53 
	$•i_£t_‰f_mŸ‹ﬁa
(
uöt32_t
 
•i
)

55 
	`SPI_CR2
(
•i
Ë&~
SPI_CR2_FRF
;

56 
	}
}

58 
	#SPI_CR2_FRF
 (1 << 4)

	)

59 
	#SPI_CR2_FRF_MOTOROLA_MODE
 (0 << 4)

	)

60 
	#SPI_CR2_FRF_TI_MODE
 (1 << 4)

	)

65 
	#SPI_SR_TIFRFE
 (1 << 8)

66 
	#SPI_SR_FRE
 (1 << 8)

67 

	)

	@lib/libopencm3/lib/stm32/common/spi_common_v2.c

54 
	~<lib›ícm3/°m32/•i.h
>

55 
	~<lib›ícm3/°m32/rcc.h
>

76 
	$•i_öô_ma°î
(
uöt32_t
 
•i
, uöt32_à
br
, uöt32_à
˝ﬁ
, uöt32_à
˝ha
,

77 
uöt32_t
 
lsbfú°
)

79 
uöt32_t
 
ªg32
 = 
	`SPI_CR1
(
•i
);

82 
ªg32
 &
SPI_CR1_SPE
 | 
SPI_CR1_CRCEN
 | 
SPI_CR1_CRCNEXT
 | 
SPI_CR1_CRCL
;

84 
ªg32
 |
SPI_CR1_MSTR
;

86 
ªg32
 |
br
;

87 
ªg32
 |
˝ﬁ
;

88 
ªg32
 |
˝ha
;

89 
ªg32
 |
lsbfú°
;

91 
	`SPI_CR2
(
•i
Ë|
SPI_CR2_SSOE
;

92 
	`SPI_CR1
(
•i
Ë
ªg32
;

95 
	}
}

97 
	$•i_£nd8
(
uöt32_t
 
•i
, 
uöt8_t
 
d©a
)

100 !(
	`SPI_SR
(
•i
Ë& 
SPI_SR_TXE
));

102 
	`SPI_DR8
(
•i
Ë
d©a
;

103 
	}
}

105 
uöt8_t
 
	$•i_ªad8
(
uöt32_t
 
•i
)

108 !(
	`SPI_SR
(
•i
Ë& 
SPI_SR_RXNE
));

110  
	`SPI_DR8
(
•i
);

111 
	}
}

119 
	$•i_£t_¸˛_8bô
(
uöt32_t
 
•i
)

121 
	`SPI_CR1
(
•i
Ë&~
SPI_CR1_CRCL
;

122 
	}
}

130 
	$•i_£t_¸˛_16bô
(
uöt32_t
 
•i
)

132 
	`SPI_CR1
(
•i
Ë|
SPI_CR1_CRCL
;

133 
	}
}

141 
	$•i_£t_d©a_size
(
uöt32_t
 
•i
, 
uöt16_t
 
d©a_s
)

143 
	`SPI_CR2
(
•i
Ë(SPI_CR2(•iË& ~
SPI_CR2_DS_MASK
) |

144 (
d©a_s
 & 
SPI_CR2_DS_MASK
);

145 
	}
}

153 
	$•i_fifo_ª˚±i⁄_thªshﬁd_8bô
(
uöt32_t
 
•i
)

155 
	`SPI_CR2
(
•i
Ë|
SPI_CR2_FRXTH
;

156 
	}
}

164 
	$•i_fifo_ª˚±i⁄_thªshﬁd_16bô
(
uöt32_t
 
•i
)

166 
	`SPI_CR2
(
•i
Ë&~
SPI_CR2_FRXTH
;

167 
	}
}

	@lib/libopencm3/lib/stm32/common/st_usbfs_core.c

21 
	~<lib›ícm3/cm3/comm⁄.h
>

22 
	~<lib›ícm3/°m32/rcc.h
>

23 
	~<lib›ícm3/°m32/toﬁs.h
>

24 
	~<lib›ícm3/°m32/°_usbfs.h
>

25 
	~<lib›ícm3/usb/usbd.h
>

26 
	~"../../usb/usb_¥iv©e.h
"

27 
	~"°_usbfs_c‹e.h
"

30 
uöt8_t
 
	g°_usbfs_f‹˚_«k
[8];

31 
_usbd_devi˚
 
	g°_usbfs_dev
;

33 
	$°_usbfs_£t_addªss
(
usbd_devi˚
 *
dev
, 
uöt8_t
 
addr
)

35 ()
dev
;

37 
	`SET_REG
(
USB_DADDR_REG
, (
addr
 & 
USB_DADDR_ADDR
Ë| 
USB_DADDR_EF
);

38 
	}
}

48 
uöt16_t
 
	$°_usbfs_£t_ï_rx_bufsize
(
usbd_devi˚
 *
dev
, 
uöt8_t
 
ï
, 
uöt32_t
 
size
)

50 
uöt16_t
 
ªÆsize
;

51 ()
dev
;

64 i‡(
size
 > 62) {

66 
size
 = ((size - 1) >> 5) & 0x1F;

67 
ªÆsize
 = (
size
 + 1) << 5;

69 
size
 |= (1<<5);

72 
size
 = (size + 1) >> 1;

73 
ªÆsize
 = 
size
 << 1;

76 
	`USB_SET_EP_RX_COUNT
(
ï
, 
size
 << 10);

77  
ªÆsize
;

78 
	}
}

80 
	$°_usbfs_ï_£tup
(
usbd_devi˚
 *
dev
, 
uöt8_t
 
addr
, uöt8_à
ty≥
,

81 
uöt16_t
 
max_size
,

82 (*
ˇŒback
Ë(
usbd_devi˚
 *
usbd_dev
,

83 
uöt8_t
 
ï
))

86 c⁄° 
uöt16_t
 
ty≥lookup
[] = {

87 [
USB_ENDPOINT_ATTR_CONTROL
] = 
USB_EP_TYPE_CONTROL
,

88 [
USB_ENDPOINT_ATTR_ISOCHRONOUS
] = 
USB_EP_TYPE_ISO
,

89 [
USB_ENDPOINT_ATTR_BULK
] = 
USB_EP_TYPE_BULK
,

90 [
USB_ENDPOINT_ATTR_INTERRUPT
] = 
USB_EP_TYPE_INTERRUPT
,

92 
uöt8_t
 
dú
 = 
addr
 & 0x80;

93 
addr
 &= 0x7f;

96 
	`USB_SET_EP_ADDR
(
addr
,áddr);

97 
	`USB_SET_EP_TYPE
(
addr
, 
ty≥lookup
[
ty≥
]);

99 i‡(
dú
 || (
addr
 == 0)) {

100 
	`USB_SET_EP_TX_ADDR
(
addr
, 
dev
->
pm_t›
);

101 i‡(
ˇŒback
) {

102 
dev
->
u£r_ˇŒback_˘r
[
addr
][
USB_TRANSACTION_IN
] =

103 (*)
ˇŒback
;

105 
	`USB_CLR_EP_TX_DTOG
(
addr
);

106 
	`USB_SET_EP_TX_STAT
(
addr
, 
USB_EP_TX_STAT_NAK
);

107 
dev
->
pm_t›
 +
max_size
;

110 i‡(!
dú
) {

111 
uöt16_t
 
ªÆsize
;

112 
	`USB_SET_EP_RX_ADDR
(
addr
, 
dev
->
pm_t›
);

113 
ªÆsize
 = 
	`°_usbfs_£t_ï_rx_bufsize
(
dev
, 
addr
, 
max_size
);

114 i‡(
ˇŒback
) {

115 
dev
->
u£r_ˇŒback_˘r
[
addr
][
USB_TRANSACTION_OUT
] =

116 (*)
ˇŒback
;

118 
	`USB_CLR_EP_RX_DTOG
(
addr
);

119 
	`USB_SET_EP_RX_STAT
(
addr
, 
USB_EP_RX_STAT_VALID
);

120 
dev
->
pm_t›
 +
ªÆsize
;

122 
	}
}

124 
	$°_usbfs_ídpoöts_ª£t
(
usbd_devi˚
 *
dev
)

126 
i
;

129 
i
 = 1; i < 8; i++) {

130 
	`USB_SET_EP_TX_STAT
(
i
, 
USB_EP_TX_STAT_DISABLED
);

131 
	`USB_SET_EP_RX_STAT
(
i
, 
USB_EP_RX_STAT_DISABLED
);

133 
dev
->
pm_t›
 = 
USBD_PM_TOP
 + (2 * dev->
desc
->
bMaxPackëSize0
);

134 
	}
}

136 
	$°_usbfs_ï_°Æl_£t
(
usbd_devi˚
 *
dev
, 
uöt8_t
 
addr
,

137 
uöt8_t
 
°Æl
)

139 ()
dev
;

140 i‡(
addr
 == 0) {

141 
	`USB_SET_EP_TX_STAT
(
addr
, 
°Æl
 ? 
USB_EP_TX_STAT_STALL
 :

142 
USB_EP_TX_STAT_NAK
);

145 i‡(
addr
 & 0x80) {

146 
addr
 &= 0x7F;

148 
	`USB_SET_EP_TX_STAT
(
addr
, 
°Æl
 ? 
USB_EP_TX_STAT_STALL
 :

149 
USB_EP_TX_STAT_NAK
);

152 i‡(!
°Æl
) {

153 
	`USB_CLR_EP_TX_DTOG
(
addr
);

157 i‡(!
°Æl
) {

158 
	`USB_CLR_EP_RX_DTOG
(
addr
);

161 
	`USB_SET_EP_RX_STAT
(
addr
, 
°Æl
 ? 
USB_EP_RX_STAT_STALL
 :

162 
USB_EP_RX_STAT_VALID
);

164 
	}
}

166 
uöt8_t
 
	$°_usbfs_ï_°Æl_gë
(
usbd_devi˚
 *
dev
, 
uöt8_t
 
addr
)

168 ()
dev
;

169 i‡(
addr
 & 0x80) {

170 i‡((*
	`USB_EP_REG
(
addr
 & 0x7FË& 
USB_EP_TX_STAT
) ==

171 
USB_EP_TX_STAT_STALL
) {

175 i‡((*
	`USB_EP_REG
(
addr
Ë& 
USB_EP_RX_STAT
) ==

176 
USB_EP_RX_STAT_STALL
) {

181 
	}
}

183 
	$°_usbfs_ï_«k_£t
(
usbd_devi˚
 *
dev
, 
uöt8_t
 
addr
, uöt8_à
«k
)

185 ()
dev
;

187 i‡(
addr
 & 0x80) {

191 
°_usbfs_f‹˚_«k
[
addr
] = 
«k
;

193 i‡(
«k
) {

194 
	`USB_SET_EP_RX_STAT
(
addr
, 
USB_EP_RX_STAT_NAK
);

196 
	`USB_SET_EP_RX_STAT
(
addr
, 
USB_EP_RX_STAT_VALID
);

198 
	}
}

200 
uöt16_t
 
	$°_usbfs_ï_wrôe_∑ckë
(
usbd_devi˚
 *
dev
, 
uöt8_t
 
addr
,

201 c⁄° *
buf
, 
uöt16_t
 
Àn
)

203 ()
dev
;

204 
addr
 &= 0x7F;

206 i‡((*
	`USB_EP_REG
(
addr
Ë& 
USB_EP_TX_STAT
Ë=
USB_EP_TX_STAT_VALID
) {

210 
	`°_usbfs_c›y_to_pm
(
	`USB_GET_EP_TX_BUFF
(
addr
), 
buf
, 
Àn
);

211 
	`USB_SET_EP_TX_COUNT
(
addr
, 
Àn
);

212 
	`USB_SET_EP_TX_STAT
(
addr
, 
USB_EP_TX_STAT_VALID
);

214  
Àn
;

215 
	}
}

217 
uöt16_t
 
	$°_usbfs_ï_ªad_∑ckë
(
usbd_devi˚
 *
dev
, 
uöt8_t
 
addr
,

218 *
buf
, 
uöt16_t
 
Àn
)

220 ()
dev
;

221 i‡((*
	`USB_EP_REG
(
addr
Ë& 
USB_EP_RX_STAT
Ë=
USB_EP_RX_STAT_VALID
) {

225 
Àn
 = 
	`MIN
(
	`USB_GET_EP_RX_COUNT
(
addr
) & 0x3ff,Üen);

226 
	`°_usbfs_c›y_‰om_pm
(
buf
, 
	`USB_GET_EP_RX_BUFF
(
addr
), 
Àn
);

227 
	`USB_CLR_EP_RX_CTR
(
addr
);

229 i‡(!
°_usbfs_f‹˚_«k
[
addr
]) {

230 
	`USB_SET_EP_RX_STAT
(
addr
, 
USB_EP_RX_STAT_VALID
);

233  
Àn
;

234 
	}
}

236 
	$°_usbfs_pﬁl
(
usbd_devi˚
 *
dev
)

238 
uöt16_t
 
i°r
 = *
USB_ISTR_REG
;

240 i‡(
i°r
 & 
USB_ISTR_RESET
) {

241 
	`USB_CLR_ISTR_RESET
();

242 
dev
->
pm_t›
 = 
USBD_PM_TOP
;

243 
	`_usbd_ª£t
(
dev
);

247 i‡(
i°r
 & 
USB_ISTR_CTR
) {

248 
uöt8_t
 
ï
 = 
i°r
 & 
USB_ISTR_EP_ID
;

249 
uöt8_t
 
ty≥
;

251 i‡(
i°r
 & 
USB_ISTR_DIR
) {

253 i‡(*
	`USB_EP_REG
(
ï
Ë& 
USB_EP_SETUP
) {

254 
ty≥
 = 
USB_TRANSACTION_SETUP
;

255 
	`°_usbfs_ï_ªad_∑ckë
(
dev
, 
ï
, &dev->
c⁄åﬁ_°©e
.
ªq
, 8);

257 
ty≥
 = 
USB_TRANSACTION_OUT
;

260 
ty≥
 = 
USB_TRANSACTION_IN
;

261 
	`USB_CLR_EP_TX_CTR
(
ï
);

264 i‡(
dev
->
u£r_ˇŒback_˘r
[
ï
][
ty≥
]) {

265 
dev
->
u£r_ˇŒback_˘r
[
ï
][
ty≥
] (dev,Ép);

267 
	`USB_CLR_EP_RX_CTR
(
ï
);

271 i‡(
i°r
 & 
USB_ISTR_SUSP
) {

272 
	`USB_CLR_ISTR_SUSP
();

273 i‡(
dev
->
u£r_ˇŒback_su•íd
) {

274 
dev
->
	`u£r_ˇŒback_su•íd
();

278 i‡(
i°r
 & 
USB_ISTR_WKUP
) {

279 
	`USB_CLR_ISTR_WKUP
();

280 i‡(
dev
->
u£r_ˇŒback_ªsume
) {

281 
dev
->
	`u£r_ˇŒback_ªsume
();

285 i‡(
i°r
 & 
USB_ISTR_SOF
) {

286 
	`USB_CLR_ISTR_SOF
();

287 i‡(
dev
->
u£r_ˇŒback_sof
) {

288 
dev
->
	`u£r_ˇŒback_sof
();

292 i‡(
dev
->
u£r_ˇŒback_sof
) {

293 *
USB_CNTR_REG
 |
USB_CNTR_SOFM
;

295 *
USB_CNTR_REG
 &~
USB_CNTR_SOFM
;

297 
	}
}

	@lib/libopencm3/lib/stm32/common/st_usbfs_core.h

27 #i‚de‡
ST_USBFS_CORE


28 
	#ST_USBFS_CORE


	)

30 
	~<lib›ícm3/°m32/°_usbfs.h
>

31 
	~<lib›ícm3/usb/usbd.h
>

33 
	#USBD_PM_TOP
 0x40

	)

35 
°_usbfs_£t_addªss
(
usbd_devi˚
 *
dev
, 
uöt8_t
 
addr
);

36 
uöt16_t
 
°_usbfs_£t_ï_rx_bufsize
(
usbd_devi˚
 *
dev
, 
uöt8_t
 
ï
, 
uöt32_t
 
size
);

38 
°_usbfs_ï_£tup
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
,

39 
uöt8_t
 
ty≥
, 
uöt16_t
 
max_size
,

40 (*
ˇŒback
Ë(
usbd_devi˚
 *
usbd_dev
,

41 
uöt8_t
 
ï
));

43 
	`°_usbfs_ídpoöts_ª£t
(
usbd_devi˚
 *
usbd_dev
);

44 
	`°_usbfs_ï_°Æl_£t
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
, uöt8_à
°Æl
);

45 
uöt8_t
 
	`°_usbfs_ï_°Æl_gë
(
usbd_devi˚
 *
usbd_dev
, uöt8_à
addr
);

46 
	`°_usbfs_ï_«k_£t
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
, uöt8_à
«k
);

47 
uöt16_t
 
	`°_usbfs_ï_wrôe_∑ckë
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
,

48 c⁄° *
buf
, 
uöt16_t
 
Àn
);

49 
uöt16_t
 
	`°_usbfs_ï_ªad_∑ckë
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
,

50 *
buf
, 
uöt16_t
 
Àn
);

51 
	`°_usbfs_pﬁl
(
usbd_devi˚
 *
usbd_dev
);

62 
	`°_usbfs_c›y_‰om_pm
(*
buf
, c⁄° vﬁ©ûê*
vPM
, 
uöt16_t
 
Àn
);

71 
	`°_usbfs_c›y_to_pm
(vﬁ©ûê*
vPM
, c⁄° *
buf
, 
uöt16_t
 
Àn
);

73 
uöt8_t
 
°_usbfs_f‹˚_«k
[8];

74 
_usbd_devi˚
 
°_usbfs_dev
;

	@lib/libopencm3/lib/stm32/common/timer_common_all.c

113 
	~<lib›ícm3/°m32/timî.h
>

114 
	~<lib›ícm3/°m32/rcc.h
>

125 
	$timî_íabÀ_úq
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
úq
)

127 
	`TIM_DIER
(
timî_≥rùhîÆ
Ë|
úq
;

128 
	}
}

139 
	$timî_dißbÀ_úq
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
úq
)

141 
	`TIM_DIER
(
timî_≥rùhîÆ
Ë&~
úq
;

142 
	}
}

160 
boﬁ
 
	$timî_öãºu±_sour˚
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
Êag
)

163 i‡(((
	`TIM_SR
(
timî_≥rùhîÆ
) &

164 
	`TIM_DIER
(
timî_≥rùhîÆ
Ë& 
Êag
) == 0) ||

165 (
Êag
 > 
TIM_SR_BIF
)) {

166  
Ál£
;

168  
åue
;

169 
	}
}

180 
boﬁ
 
	$timî_gë_Êag
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
Êag
)

182 i‡((
	`TIM_SR
(
timî_≥rùhîÆ
Ë& 
Êag
) != 0) {

183  
åue
;

186  
Ál£
;

187 
	}
}

197 
	$timî_˛ór_Êag
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
Êag
)

200 
	`TIM_SR
(
timî_≥rùhîÆ
Ë~
Êag
;

201 
	}
}

231 
	$timî_£t_mode
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
˛ock_div
,

232 
uöt32_t
 
Æignmít
, uöt32_à
dúe˘i⁄
)

234 
uöt32_t
 
¸1
;

236 
¸1
 = 
	`TIM_CR1
(
timî_≥rùhîÆ
);

238 
¸1
 &~(
TIM_CR1_CKD_CK_INT_MASK
 | 
TIM_CR1_CMS_MASK
 | 
TIM_CR1_DIR_DOWN
);

240 
¸1
 |
˛ock_div
 | 
Æignmít
 | 
dúe˘i⁄
;

242 
	`TIM_CR1
(
timî_≥rùhîÆ
Ë
¸1
;

243 
	}
}

257 
	$timî_£t_˛ock_divisi⁄
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
˛ock_div
)

259 
˛ock_div
 &
TIM_CR1_CKD_CK_INT_MASK
;

260 
	`TIM_CR1
(
timî_≥rùhîÆ
Ë&~
TIM_CR1_CKD_CK_INT_MASK
;

261 
	`TIM_CR1
(
timî_≥rùhîÆ
Ë|
˛ock_div
;

262 
	}
}

274 
	$timî_íabÀ_¥ñﬂd
(
uöt32_t
 
timî_≥rùhîÆ
)

276 
	`TIM_CR1
(
timî_≥rùhîÆ
Ë|
TIM_CR1_ARPE
;

277 
	}
}

290 
	$timî_dißbÀ_¥ñﬂd
(
uöt32_t
 
timî_≥rùhîÆ
)

292 
	`TIM_CR1
(
timî_≥rùhîÆ
Ë&~
TIM_CR1_ARPE
;

293 
	}
}

305 
	$timî_£t_Æignmít
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
Æignmít
)

307 
Æignmít
 &
TIM_CR1_CMS_MASK
;

308 
	`TIM_CR1
(
timî_≥rùhîÆ
Ë&~
TIM_CR1_CMS_MASK
;

309 
	`TIM_CR1
(
timî_≥rùhîÆ
Ë|
Æignmít
;

310 
	}
}

321 
	$timî_dúe˘i⁄_up
(
uöt32_t
 
timî_≥rùhîÆ
)

323 
	`TIM_CR1
(
timî_≥rùhîÆ
Ë&~
TIM_CR1_DIR_DOWN
;

324 
	}
}

335 
	$timî_dúe˘i⁄_down
(
uöt32_t
 
timî_≥rùhîÆ
)

337 
	`TIM_CR1
(
timî_≥rùhîÆ
Ë|
TIM_CR1_DIR_DOWN
;

338 
	}
}

347 
	$timî_⁄e_shŸ_mode
(
uöt32_t
 
timî_≥rùhîÆ
)

349 
	`TIM_CR1
(
timî_≥rùhîÆ
Ë|
TIM_CR1_OPM
;

350 
	}
}

359 
	$timî_c⁄töuous_mode
(
uöt32_t
 
timî_≥rùhîÆ
)

361 
	`TIM_CR1
(
timî_≥rùhîÆ
Ë&~
TIM_CR1_OPM
;

362 
	}
}

376 
	$timî_upd©e_⁄_™y
(
uöt32_t
 
timî_≥rùhîÆ
)

378 
	`TIM_CR1
(
timî_≥rùhîÆ
Ë&~
TIM_CR1_URS
;

379 
	}
}

389 
	$timî_upd©e_⁄_ovîÊow
(
uöt32_t
 
timî_≥rùhîÆ
)

391 
	`TIM_CR1
(
timî_≥rùhîÆ
Ë|
TIM_CR1_URS
;

392 
	}
}

401 
	$timî_íabÀ_upd©e_evít
(
uöt32_t
 
timî_≥rùhîÆ
)

403 
	`TIM_CR1
(
timî_≥rùhîÆ
Ë&~
TIM_CR1_UDIS
;

404 
	}
}

415 
	$timî_dißbÀ_upd©e_evít
(
uöt32_t
 
timî_≥rùhîÆ
)

417 
	`TIM_CR1
(
timî_≥rùhîÆ
Ë|
TIM_CR1_UDIS
;

418 
	}
}

429 
	$timî_íabÀ_cou¡î
(
uöt32_t
 
timî_≥rùhîÆ
)

431 
	`TIM_CR1
(
timî_≥rùhîÆ
Ë|
TIM_CR1_CEN
;

432 
	}
}

441 
	$timî_dißbÀ_cou¡î
(
uöt32_t
 
timî_≥rùhîÆ
)

443 
	`TIM_CR1
(
timî_≥rùhîÆ
Ë&~
TIM_CR1_CEN
;

444 
	}
}

462 
	$timî_£t_ouçut_idÀ_°©e
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
ouçuts
)

464 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë|
ouçuts
 & 
TIM_CR2_OIS_MASK
;

465 
	}
}

482 
	$timî_ª£t_ouçut_idÀ_°©e
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
ouçuts
)

484 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë&~(
ouçuts
 & 
TIM_CR2_OIS_MASK
);

485 
	}
}

497 
	$timî_£t_ti1_ch123_x‹
(
uöt32_t
 
timî_≥rùhîÆ
)

499 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë|
TIM_CR2_TI1S
;

500 
	}
}

511 
	$timî_£t_ti1_ch1
(
uöt32_t
 
timî_≥rùhîÆ
)

513 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë&~
TIM_CR2_TI1S
;

514 
	}
}

527 
	$timî_£t_ma°î_mode
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
mode
)

529 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë&~
TIM_CR2_MMS_MASK
;

530 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë|
mode
;

531 
	}
}

542 
	$timî_£t_dma_⁄_com∑ª_evít
(
uöt32_t
 
timî_≥rùhîÆ
)

544 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë&~
TIM_CR2_CCDS
;

545 
	}
}

556 
	$timî_£t_dma_⁄_upd©e_evít
(
uöt32_t
 
timî_≥rùhîÆ
)

558 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë|
TIM_CR2_CCDS
;

559 
	}
}

575 
	$timî_íabÀ_com∑ª_c⁄åﬁ_upd©e_⁄_åiggî
(
uöt32_t
 
timî_≥rùhîÆ
)

577 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë|
TIM_CR2_CCUS
;

578 
	}
}

594 
	$timî_dißbÀ_com∑ª_c⁄åﬁ_upd©e_⁄_åiggî
(
uöt32_t
 
timî_≥rùhîÆ
)

596 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë&~
TIM_CR2_CCUS
;

597 
	}
}

612 
	$timî_íabÀ_¥ñﬂd_com∂emíåy_íabÀ_bôs
(
uöt32_t
 
timî_≥rùhîÆ
)

614 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë|
TIM_CR2_CCPC
;

615 
	}
}

629 
	$timî_dißbÀ_¥ñﬂd_com∂emíåy_íabÀ_bôs
(
uöt32_t
 
timî_≥rùhîÆ
)

631 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë&~
TIM_CR2_CCPC
;

632 
	}
}

644 
	$timî_£t_¥esˇÀr
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
vÆue
)

646 
	`TIM_PSC
(
timî_≥rùhîÆ
Ë
vÆue
;

647 
	}
}

662 
	$timî_£t_ª≥tôi⁄_cou¡î
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
vÆue
)

664 
	`TIM_RCR
(
timî_≥rùhîÆ
Ë
vÆue
;

665 
	}
}

677 
	$timî_£t_≥riod
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
≥riod
)

679 
	`TIM_ARR
(
timî_≥rùhîÆ
Ë
≥riod
;

680 
	}
}

696 
	$timî_íabÀ_oc_˛ór
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
)

698 
oc_id
) {

699 
TIM_OC1
:

700 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
TIM_CCMR1_OC1CE
;

702 
TIM_OC2
:

703 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
TIM_CCMR1_OC2CE
;

705 
TIM_OC3
:

706 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
TIM_CCMR2_OC3CE
;

708 
TIM_OC4
:

709 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
TIM_CCMR2_OC4CE
;

711 
TIM_OC1N
:

712 
TIM_OC2N
:

713 
TIM_OC3N
:

719 
	}
}

730 
	$timî_dißbÀ_oc_˛ór
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
)

732 
oc_id
) {

733 
TIM_OC1
:

734 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR1_OC1CE
;

736 
TIM_OC2
:

737 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR1_OC2CE
;

739 
TIM_OC3
:

740 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR2_OC3CE
;

742 
TIM_OC4
:

743 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR2_OC4CE
;

745 
TIM_OC1N
:

746 
TIM_OC2N
:

747 
TIM_OC3N
:

753 
	}
}

769 
	$timî_£t_oc_Á°_mode
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
)

771 
oc_id
) {

772 
TIM_OC1
:

773 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
TIM_CCMR1_OC1FE
;

775 
TIM_OC2
:

776 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
TIM_CCMR1_OC2FE
;

778 
TIM_OC3
:

779 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
TIM_CCMR2_OC3FE
;

781 
TIM_OC4
:

782 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
TIM_CCMR2_OC4FE
;

784 
TIM_OC1N
:

785 
TIM_OC2N
:

786 
TIM_OC3N
:

790 
	}
}

804 
	$timî_£t_oc_¶ow_mode
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
)

806 
oc_id
) {

807 
TIM_OC1
:

808 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR1_OC1FE
;

810 
TIM_OC2
:

811 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR1_OC2FE
;

813 
TIM_OC3
:

814 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR2_OC3FE
;

816 
TIM_OC4
:

817 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR2_OC4FE
;

819 
TIM_OC1N
:

820 
TIM_OC2N
:

821 
TIM_OC3N
:

825 
	}
}

854 
	$timî_£t_oc_mode
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
,

855 
tim_oc_mode
 
oc_mode
)

857 
oc_id
) {

858 
TIM_OC1
:

859 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR1_CC1S_MASK
;

860 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
TIM_CCMR1_CC1S_OUT
;

861 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR1_OC1M_MASK
;

862 
oc_mode
) {

863 
TIM_OCM_FROZEN
:

864 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
TIM_CCMR1_OC1M_FROZEN
;

866 
TIM_OCM_ACTIVE
:

867 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
TIM_CCMR1_OC1M_ACTIVE
;

869 
TIM_OCM_INACTIVE
:

870 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
TIM_CCMR1_OC1M_INACTIVE
;

872 
TIM_OCM_TOGGLE
:

873 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
TIM_CCMR1_OC1M_TOGGLE
;

875 
TIM_OCM_FORCE_LOW
:

876 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
TIM_CCMR1_OC1M_FORCE_LOW
;

878 
TIM_OCM_FORCE_HIGH
:

879 
	`TIM_CCMR1
(
timî_≥rùhîÆ
) |=

880 
TIM_CCMR1_OC1M_FORCE_HIGH
;

882 
TIM_OCM_PWM1
:

883 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
TIM_CCMR1_OC1M_PWM1
;

885 
TIM_OCM_PWM2
:

886 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
TIM_CCMR1_OC1M_PWM2
;

890 
TIM_OC2
:

891 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR1_CC2S_MASK
;

892 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
TIM_CCMR1_CC2S_OUT
;

893 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR1_OC2M_MASK
;

894 
oc_mode
) {

895 
TIM_OCM_FROZEN
:

896 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
TIM_CCMR1_OC2M_FROZEN
;

898 
TIM_OCM_ACTIVE
:

899 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
TIM_CCMR1_OC2M_ACTIVE
;

901 
TIM_OCM_INACTIVE
:

902 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
TIM_CCMR1_OC2M_INACTIVE
;

904 
TIM_OCM_TOGGLE
:

905 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
TIM_CCMR1_OC2M_TOGGLE
;

907 
TIM_OCM_FORCE_LOW
:

908 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
TIM_CCMR1_OC2M_FORCE_LOW
;

910 
TIM_OCM_FORCE_HIGH
:

911 
	`TIM_CCMR1
(
timî_≥rùhîÆ
) |=

912 
TIM_CCMR1_OC2M_FORCE_HIGH
;

914 
TIM_OCM_PWM1
:

915 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
TIM_CCMR1_OC2M_PWM1
;

917 
TIM_OCM_PWM2
:

918 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
TIM_CCMR1_OC2M_PWM2
;

922 
TIM_OC3
:

923 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR2_CC3S_MASK
;

924 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
TIM_CCMR2_CC3S_OUT
;

925 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR2_OC3M_MASK
;

926 
oc_mode
) {

927 
TIM_OCM_FROZEN
:

928 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
TIM_CCMR2_OC3M_FROZEN
;

930 
TIM_OCM_ACTIVE
:

931 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
TIM_CCMR2_OC3M_ACTIVE
;

933 
TIM_OCM_INACTIVE
:

934 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
TIM_CCMR2_OC3M_INACTIVE
;

936 
TIM_OCM_TOGGLE
:

937 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
TIM_CCMR2_OC3M_TOGGLE
;

939 
TIM_OCM_FORCE_LOW
:

940 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
TIM_CCMR2_OC3M_FORCE_LOW
;

942 
TIM_OCM_FORCE_HIGH
:

943 
	`TIM_CCMR2
(
timî_≥rùhîÆ
) |=

944 
TIM_CCMR2_OC3M_FORCE_HIGH
;

946 
TIM_OCM_PWM1
:

947 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
TIM_CCMR2_OC3M_PWM1
;

949 
TIM_OCM_PWM2
:

950 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
TIM_CCMR2_OC3M_PWM2
;

954 
TIM_OC4
:

955 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR2_CC4S_MASK
;

956 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
TIM_CCMR2_CC4S_OUT
;

957 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR2_OC4M_MASK
;

958 
oc_mode
) {

959 
TIM_OCM_FROZEN
:

960 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
TIM_CCMR2_OC4M_FROZEN
;

962 
TIM_OCM_ACTIVE
:

963 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
TIM_CCMR2_OC4M_ACTIVE
;

965 
TIM_OCM_INACTIVE
:

966 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
TIM_CCMR2_OC4M_INACTIVE
;

968 
TIM_OCM_TOGGLE
:

969 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
TIM_CCMR2_OC4M_TOGGLE
;

971 
TIM_OCM_FORCE_LOW
:

972 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
TIM_CCMR2_OC4M_FORCE_LOW
;

974 
TIM_OCM_FORCE_HIGH
:

975 
	`TIM_CCMR2
(
timî_≥rùhîÆ
) |=

976 
TIM_CCMR2_OC4M_FORCE_HIGH
;

978 
TIM_OCM_PWM1
:

979 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
TIM_CCMR2_OC4M_PWM1
;

981 
TIM_OCM_PWM2
:

982 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
TIM_CCMR2_OC4M_PWM2
;

986 
TIM_OC1N
:

987 
TIM_OC2N
:

988 
TIM_OC3N
:

992 
	}
}

1003 
	$timî_íabÀ_oc_¥ñﬂd
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
)

1005 
oc_id
) {

1006 
TIM_OC1
:

1007 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
TIM_CCMR1_OC1PE
;

1009 
TIM_OC2
:

1010 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
TIM_CCMR1_OC2PE
;

1012 
TIM_OC3
:

1013 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
TIM_CCMR2_OC3PE
;

1015 
TIM_OC4
:

1016 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
TIM_CCMR2_OC4PE
;

1018 
TIM_OC1N
:

1019 
TIM_OC2N
:

1020 
TIM_OC3N
:

1024 
	}
}

1035 
	$timî_dißbÀ_oc_¥ñﬂd
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
)

1037 
oc_id
) {

1038 
TIM_OC1
:

1039 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR1_OC1PE
;

1041 
TIM_OC2
:

1042 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR1_OC2PE
;

1044 
TIM_OC3
:

1045 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR2_OC3PE
;

1047 
TIM_OC4
:

1048 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR2_OC4PE
;

1050 
TIM_OC1N
:

1051 
TIM_OC2N
:

1052 
TIM_OC3N
:

1056 
	}
}

1070 
	$timî_£t_oc_pﬁ¨ôy_high
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
)

1072 
oc_id
) {

1073 
TIM_OC1
:

1074 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë&~
TIM_CCER_CC1P
;

1076 
TIM_OC2
:

1077 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë&~
TIM_CCER_CC2P
;

1079 
TIM_OC3
:

1080 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë&~
TIM_CCER_CC3P
;

1082 
TIM_OC4
:

1083 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë&~
TIM_CCER_CC4P
;

1085 
TIM_OC1N
:

1086 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë&~
TIM_CCER_CC1NP
;

1088 
TIM_OC2N
:

1089 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë&~
TIM_CCER_CC2NP
;

1091 
TIM_OC3N
:

1092 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë&~
TIM_CCER_CC3NP
;

1095 
	}
}

1109 
	$timî_£t_oc_pﬁ¨ôy_low
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
)

1111 
oc_id
) {

1112 
TIM_OC1
:

1113 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë|
TIM_CCER_CC1P
;

1115 
TIM_OC2
:

1116 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë|
TIM_CCER_CC2P
;

1118 
TIM_OC3
:

1119 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë|
TIM_CCER_CC3P
;

1121 
TIM_OC4
:

1122 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë|
TIM_CCER_CC4P
;

1124 
TIM_OC1N
:

1125 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë|
TIM_CCER_CC1NP
;

1127 
TIM_OC2N
:

1128 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë|
TIM_CCER_CC2NP
;

1130 
TIM_OC3N
:

1131 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë|
TIM_CCER_CC3NP
;

1134 
	}
}

1148 
	$timî_íabÀ_oc_ouçut
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
)

1150 
oc_id
) {

1151 
TIM_OC1
:

1152 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë|
TIM_CCER_CC1E
;

1154 
TIM_OC2
:

1155 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë|
TIM_CCER_CC2E
;

1157 
TIM_OC3
:

1158 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë|
TIM_CCER_CC3E
;

1160 
TIM_OC4
:

1161 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë|
TIM_CCER_CC4E
;

1163 
TIM_OC1N
:

1164 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë|
TIM_CCER_CC1NE
;

1166 
TIM_OC2N
:

1167 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë|
TIM_CCER_CC2NE
;

1169 
TIM_OC3N
:

1170 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë|
TIM_CCER_CC3NE
;

1173 
	}
}

1187 
	$timî_dißbÀ_oc_ouçut
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
)

1189 
oc_id
) {

1190 
TIM_OC1
:

1191 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë&~
TIM_CCER_CC1E
;

1193 
TIM_OC2
:

1194 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë&~
TIM_CCER_CC2E
;

1196 
TIM_OC3
:

1197 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë&~
TIM_CCER_CC3E
;

1199 
TIM_OC4
:

1200 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë&~
TIM_CCER_CC4E
;

1202 
TIM_OC1N
:

1203 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë&~
TIM_CCER_CC1NE
;

1205 
TIM_OC2N
:

1206 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë&~
TIM_CCER_CC2NE
;

1208 
TIM_OC3N
:

1209 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë&~
TIM_CCER_CC3NE
;

1212 
	}
}

1229 
	$timî_£t_oc_idÀ_°©e_£t
(
uöt32_t
 
timî_≥rùhîÆ
,

1230 
tim_oc_id
 
oc_id
)

1232 
oc_id
) {

1233 
TIM_OC1
:

1234 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë|
TIM_CR2_OIS1
;

1236 
TIM_OC1N
:

1237 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë|
TIM_CR2_OIS1N
;

1239 
TIM_OC2
:

1240 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë|
TIM_CR2_OIS2
;

1242 
TIM_OC2N
:

1243 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë|
TIM_CR2_OIS2N
;

1245 
TIM_OC3
:

1246 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë|
TIM_CR2_OIS3
;

1248 
TIM_OC3N
:

1249 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë|
TIM_CR2_OIS3N
;

1251 
TIM_OC4
:

1252 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë|
TIM_CR2_OIS4
;

1255 
	}
}

1272 
	$timî_£t_oc_idÀ_°©e_un£t
(
uöt32_t
 
timî_≥rùhîÆ
,

1273 
tim_oc_id
 
oc_id
)

1275 
oc_id
) {

1276 
TIM_OC1
:

1277 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë&~
TIM_CR2_OIS1
;

1279 
TIM_OC1N
:

1280 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë&~
TIM_CR2_OIS1N
;

1282 
TIM_OC2
:

1283 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë&~
TIM_CR2_OIS2
;

1285 
TIM_OC2N
:

1286 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë&~
TIM_CR2_OIS2N
;

1288 
TIM_OC3
:

1289 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë&~
TIM_CR2_OIS3
;

1291 
TIM_OC3N
:

1292 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë&~
TIM_CR2_OIS3N
;

1294 
TIM_OC4
:

1295 
	`TIM_CR2
(
timî_≥rùhîÆ
Ë&~
TIM_CR2_OIS4
;

1298 
	}
}

1313 
	$timî_£t_oc_vÆue
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_oc_id
 
oc_id
,

1314 
uöt32_t
 
vÆue
)

1316 
oc_id
) {

1317 
TIM_OC1
:

1318 
	`TIM_CCR1
(
timî_≥rùhîÆ
Ë
vÆue
;

1320 
TIM_OC2
:

1321 
	`TIM_CCR2
(
timî_≥rùhîÆ
Ë
vÆue
;

1323 
TIM_OC3
:

1324 
	`TIM_CCR3
(
timî_≥rùhîÆ
Ë
vÆue
;

1326 
TIM_OC4
:

1327 
	`TIM_CCR4
(
timî_≥rùhîÆ
Ë
vÆue
;

1329 
TIM_OC1N
:

1330 
TIM_OC2N
:

1331 
TIM_OC3N
:

1335 
	}
}

1353 
	$timî_íabÀ_bªak_maö_ouçut
(
uöt32_t
 
timî_≥rùhîÆ
)

1355 
	`TIM_BDTR
(
timî_≥rùhîÆ
Ë|
TIM_BDTR_MOE
;

1356 
	}
}

1370 
	$timî_dißbÀ_bªak_maö_ouçut
(
uöt32_t
 
timî_≥rùhîÆ
)

1372 
	`TIM_BDTR
(
timî_≥rùhîÆ
Ë&~
TIM_BDTR_MOE
;

1373 
	}
}

1388 
	$timî_íabÀ_bªak_autom©ic_ouçut
(
uöt32_t
 
timî_≥rùhîÆ
)

1390 
	`TIM_BDTR
(
timî_≥rùhîÆ
Ë|
TIM_BDTR_AOE
;

1391 
	}
}

1406 
	$timî_dißbÀ_bªak_autom©ic_ouçut
(
uöt32_t
 
timî_≥rùhîÆ
)

1408 
	`TIM_BDTR
(
timî_≥rùhîÆ
Ë&~
TIM_BDTR_AOE
;

1409 
	}
}

1422 
	$timî_£t_bªak_pﬁ¨ôy_high
(
uöt32_t
 
timî_≥rùhîÆ
)

1424 
	`TIM_BDTR
(
timî_≥rùhîÆ
Ë|
TIM_BDTR_BKP
;

1425 
	}
}

1438 
	$timî_£t_bªak_pﬁ¨ôy_low
(
uöt32_t
 
timî_≥rùhîÆ
)

1440 
	`TIM_BDTR
(
timî_≥rùhîÆ
Ë&~
TIM_BDTR_BKP
;

1441 
	}
}

1454 
	$timî_íabÀ_bªak
(
uöt32_t
 
timî_≥rùhîÆ
)

1456 
	`TIM_BDTR
(
timî_≥rùhîÆ
Ë|
TIM_BDTR_BKE
;

1457 
	}
}

1470 
	$timî_dißbÀ_bªak
(
uöt32_t
 
timî_≥rùhîÆ
)

1472 
	`TIM_BDTR
(
timî_≥rùhîÆ
Ë&~
TIM_BDTR_BKE
;

1473 
	}
}

1490 
	$timî_£t_íabÀd_off_°©e_ö_run_mode
(
uöt32_t
 
timî_≥rùhîÆ
)

1492 
	`TIM_BDTR
(
timî_≥rùhîÆ
Ë|
TIM_BDTR_OSSR
;

1493 
	}
}

1509 
	$timî_£t_dißbÀd_off_°©e_ö_run_mode
(
uöt32_t
 
timî_≥rùhîÆ
)

1511 
	`TIM_BDTR
(
timî_≥rùhîÆ
Ë&~
TIM_BDTR_OSSR
;

1512 
	}
}

1527 
	$timî_£t_íabÀd_off_°©e_ö_idÀ_mode
(
uöt32_t
 
timî_≥rùhîÆ
)

1529 
	`TIM_BDTR
(
timî_≥rùhîÆ
Ë|
TIM_BDTR_OSSI
;

1530 
	}
}

1544 
	$timî_£t_dißbÀd_off_°©e_ö_idÀ_mode
(
uöt32_t
 
timî_≥rùhîÆ
)

1546 
	`TIM_BDTR
(
timî_≥rùhîÆ
Ë&~
TIM_BDTR_OSSI
;

1547 
	}
}

1563 
	$timî_£t_bªak_lock
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
lock
)

1565 
	`TIM_BDTR
(
timî_≥rùhîÆ
Ë|
lock
;

1566 
	}
}

1588 
	$timî_£t_dódtime
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
dódtime
)

1590 
	`TIM_BDTR
(
timî_≥rùhîÆ
Ë|
dódtime
;

1591 
	}
}

1606 
	$timî_gíî©e_evít
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
evít
)

1608 
	`TIM_EGR
(
timî_≥rùhîÆ
Ë|
evít
;

1609 
	}
}

1620 
uöt32_t
 
	$timî_gë_cou¡î
(
uöt32_t
 
timî_≥rùhîÆ
)

1622  
	`TIM_CNT
(
timî_≥rùhîÆ
);

1623 
	}
}

1634 
	$timî_£t_cou¡î
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
cou¡
)

1636 
	`TIM_CNT
(
timî_≥rùhîÆ
Ë
cou¡
;

1637 
	}
}

1653 
	$timî_ic_£t_fûãr
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_ic_id
 
ic
,

1654 
tim_ic_fûãr
 
Êt
)

1656 
ic
) {

1657 
TIM_IC1
:

1658 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR1_IC1F_MASK
;

1659 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
Êt
 << 4;

1661 
TIM_IC2
:

1662 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR1_IC2F_MASK
;

1663 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
Êt
 << 12;

1665 
TIM_IC3
:

1666 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR2_IC3F_MASK
;

1667 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
Êt
 << 4;

1669 
TIM_IC4
:

1670 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR2_IC4F_MASK
;

1671 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
Êt
 << 12;

1674 
	}
}

1686 
	$timî_ic_£t_¥esˇÀr
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_ic_id
 
ic
,

1687 
tim_ic_psc
 
psc
)

1689 
ic
) {

1690 
TIM_IC1
:

1691 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR1_IC1PSC_MASK
;

1692 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
psc
 << 2;

1694 
TIM_IC2
:

1695 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR1_IC2PSC_MASK
;

1696 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
psc
 << 10;

1698 
TIM_IC3
:

1699 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR2_IC3PSC_MASK
;

1700 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
psc
 << 2;

1702 
TIM_IC4
:

1703 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR2_IC4PSC_MASK
;

1704 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
psc
 << 10;

1707 
	}
}

1730 
	$timî_ic_£t_öput
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_ic_id
 
ic
,

1731 
tim_ic_öput
 
ö
)

1733 
ö
 &= 3;

1735 i‡(((
ic
 =
TIM_IC2
Ë|| (i¯=
TIM_IC4
)) &&

1736 ((
ö
 =
TIM_IC_IN_TI1
Ë|| (ö =
TIM_IC_IN_TI2
))) {

1738 
ö
 ^= 3;

1741 
ic
) {

1742 
TIM_IC1
:

1743 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR1_CC1S_MASK
;

1744 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
ö
;

1746 
TIM_IC2
:

1747 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR1_CC2S_MASK
;

1748 
	`TIM_CCMR1
(
timî_≥rùhîÆ
Ë|
ö
 << 8;

1750 
TIM_IC3
:

1751 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR2_CC3S_MASK
;

1752 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
ö
;

1754 
TIM_IC4
:

1755 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë&~
TIM_CCMR2_CC4S_MASK
;

1756 
	`TIM_CCMR2
(
timî_≥rùhîÆ
Ë|
ö
 << 8;

1759 
	}
}

1768 
	$timî_ic_íabÀ
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_ic_id
 
ic
)

1770 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë|(0x1 << (
ic
 * 4));

1771 
	}
}

1780 
	$timî_ic_dißbÀ
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_ic_id
 
ic
)

1782 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë&~(0x1 << (
ic
 * 4));

1783 
	}
}

1798 
	$timî_¶ave_£t_fûãr
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_ic_fûãr
 
Êt
)

1800 
	`TIM_SMCR
(
timî_≥rùhîÆ
Ë&~
TIM_SMCR_ETF_MASK
;

1801 
	`TIM_SMCR
(
timî_≥rùhîÆ
Ë|
Êt
 << 8;

1802 
	}
}

1813 
	$timî_¶ave_£t_¥esˇÀr
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_ic_psc
 
psc
)

1815 
	`TIM_SMCR
(
timî_≥rùhîÆ
Ë&~
TIM_SMCR_ETPS_MASK
;

1816 
	`TIM_SMCR
(
timî_≥rùhîÆ
Ë|
psc
 << 12;

1817 
	}
}

1826 
	$timî_¶ave_£t_pﬁ¨ôy
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_ë_pﬁ
 
pﬁ
)

1828 i‡(
pﬁ
) {

1829 
	`TIM_SMCR
(
timî_≥rùhîÆ
Ë|
TIM_SMCR_ETP
;

1831 
	`TIM_SMCR
(
timî_≥rùhîÆ
Ë&~
TIM_SMCR_ETP
;

1833 
	}
}

1842 
	$timî_¶ave_£t_mode
(
uöt32_t
 
timî_≥rùhîÆ
, 
uöt8_t
 
mode
)

1844 
	`TIM_SMCR
(
timî_≥rùhîÆ
Ë&~
TIM_SMCR_SMS_MASK
;

1845 
	`TIM_SMCR
(
timî_≥rùhîÆ
Ë|
mode
;

1846 
	}
}

1855 
	$timî_¶ave_£t_åiggî
(
uöt32_t
 
timî_≥rùhîÆ
, 
uöt8_t
 
åiggî
)

1857 
	`TIM_SMCR
(
timî_≥rùhîÆ
Ë&~
TIM_SMCR_TS_MASK
;

1858 
	`TIM_SMCR
(
timî_≥rùhîÆ
Ë|
åiggî
;

1859 
	}
}

	@lib/libopencm3/lib/stm32/common/timer_common_f0234.c

27 
	~<lib›ícm3/°m32/timî.h
>

39 
	$timî_ic_£t_pﬁ¨ôy
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_ic_id
 
ic
,

40 
tim_ic_pﬁ
 
pﬁ
)

45 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë&~(0x®<< (
ic
 * 4));

46 
pﬁ
) {

47 
TIM_IC_RISING
:

49 
TIM_IC_BOTH
:

50 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë|(0x®<< (
ic
 * 4));

52 
TIM_IC_FALLING
:

53 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë|(0x2 << (
ic
 * 4));

55 
	}
}

	@lib/libopencm3/lib/stm32/common/timer_common_f24.c

27 
	~<lib›ícm3/°m32/timî.h
>

39 
	$timî_£t_›ti⁄
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
›ti⁄
)

41 i‡(
timî_≥rùhîÆ
 =
TIM2
) {

42 
	`TIM_OR
(
timî_≥rùhîÆ
Ë&~
TIM2_OR_ITR1_RMP_MASK
;

43 
	`TIM_OR
(
timî_≥rùhîÆ
Ë|
›ti⁄
;

44 } i‡(
timî_≥rùhîÆ
 =
TIM5
) {

45 
	`TIM_OR
(
timî_≥rùhîÆ
Ë&~
TIM5_OR_TI4_RMP_MASK
;

46 
	`TIM_OR
(
timî_≥rùhîÆ
Ë|
›ti⁄
;

48 
	}
}

	@lib/libopencm3/lib/stm32/common/usart_common_all.c

34 
	~<lib›ícm3/°m32/ußπ.h
>

35 
	~<lib›ícm3/°m32/rcc.h
>

53 
	$ußπ_£t_baudøã
(
uöt32_t
 
ußπ
, uöt32_à
baud
)

55 
uöt32_t
 
˛ock
 = 
rcc_≠b1_‰equícy
;

57 #i‡
deföed
 
USART1


58 i‡((
ußπ
 =
USART1
)

59 #i‡
deföed
 
USART6


60 || (
ußπ
 =
USART6
)

63 
˛ock
 = 
rcc_≠b2_‰equícy
;

76 #ifde‡
LPUART1


77 i‡(
ußπ
 =
LPUART1
) {

78 
	`USART_BRR
(
ußπ
Ë(
˛ock
 / 
baud
) * 256

79 + ((
˛ock
 % 
baud
) * 256 + baud / 2) / baud;

84 
	`USART_BRR
(
ußπ
Ë(
˛ock
 + 
baud
 / 2) / baud;

85 
	}
}

99 
	$ußπ_£t_d©abôs
(
uöt32_t
 
ußπ
, uöt32_à
bôs
)

101 i‡(
bôs
 == 8) {

102 
	`USART_CR1
(
ußπ
Ë&~
USART_CR1_M
;

104 
	`USART_CR1
(
ußπ
Ë|
USART_CR1_M
;

106 
	}
}

118 
	$ußπ_£t_°›bôs
(
uöt32_t
 
ußπ
, uöt32_à
°›bôs
)

120 
uöt32_t
 
ªg32
;

122 
ªg32
 = 
	`USART_CR2
(
ußπ
);

123 
ªg32
 = (ªg32 & ~
USART_CR2_STOPBITS_MASK
Ë| 
°›bôs
;

124 
	`USART_CR2
(
ußπ
Ë
ªg32
;

125 
	}
}

137 
	$ußπ_£t_∑rôy
(
uöt32_t
 
ußπ
, uöt32_à
∑rôy
)

139 
uöt32_t
 
ªg32
;

141 
ªg32
 = 
	`USART_CR1
(
ußπ
);

142 
ªg32
 = (ªg32 & ~
USART_PARITY_MASK
Ë| 
∑rôy
;

143 
	`USART_CR1
(
ußπ
Ë
ªg32
;

144 
	}
}

156 
	$ußπ_£t_mode
(
uöt32_t
 
ußπ
, uöt32_à
mode
)

158 
uöt32_t
 
ªg32
;

160 
ªg32
 = 
	`USART_CR1
(
ußπ
);

161 
ªg32
 = (ªg32 & ~
USART_MODE_MASK
Ë| 
mode
;

162 
	`USART_CR1
(
ußπ
Ë
ªg32
;

163 
	}
}

175 
	$ußπ_£t_Êow_c⁄åﬁ
(
uöt32_t
 
ußπ
, uöt32_à
Êowc⁄åﬁ
)

177 
uöt32_t
 
ªg32
;

179 
ªg32
 = 
	`USART_CR3
(
ußπ
);

180 
ªg32
 = (ªg32 & ~
USART_FLOWCONTROL_MASK
Ë| 
Êowc⁄åﬁ
;

181 
	`USART_CR3
(
ußπ
Ë
ªg32
;

182 
	}
}

191 
	$ußπ_íabÀ
(
uöt32_t
 
ußπ
)

193 
	`USART_CR1
(
ußπ
Ë|
USART_CR1_UE
;

194 
	}
}

205 
	$ußπ_dißbÀ
(
uöt32_t
 
ußπ
)

207 
	`USART_CR1
(
ußπ
Ë&~
USART_CR1_UE
;

208 
	}
}

221 
	$ußπ_£nd_blockög
(
uöt32_t
 
ußπ
, 
uöt16_t
 
d©a
)

223 
	`ußπ_waô_£nd_ªady
(
ußπ
);

224 
	`ußπ_£nd
(
ußπ
, 
d©a
);

225 
	}
}

237 
uöt16_t
 
	$ußπ_ªcv_blockög
(
uöt32_t
 
ußπ
)

239 
	`ußπ_waô_ªcv_ªady
(
ußπ
);

241  
	`ußπ_ªcv
(
ußπ
);

242 
	}
}

257 
	$ußπ_íabÀ_rx_dma
(
uöt32_t
 
ußπ
)

259 
	`USART_CR3
(
ußπ
Ë|
USART_CR3_DMAR
;

260 
	}
}

269 
	$ußπ_dißbÀ_rx_dma
(
uöt32_t
 
ußπ
)

271 
	`USART_CR3
(
ußπ
Ë&~
USART_CR3_DMAR
;

272 
	}
}

287 
	$ußπ_íabÀ_tx_dma
(
uöt32_t
 
ußπ
)

289 
	`USART_CR3
(
ußπ
Ë|
USART_CR3_DMAT
;

290 
	}
}

299 
	$ußπ_dißbÀ_tx_dma
(
uöt32_t
 
ußπ
)

301 
	`USART_CR3
(
ußπ
Ë&~
USART_CR3_DMAT
;

302 
	}
}

311 
	$ußπ_íabÀ_rx_öãºu±
(
uöt32_t
 
ußπ
)

313 
	`USART_CR1
(
ußπ
Ë|
USART_CR1_RXNEIE
;

314 
	}
}

324 
	$ußπ_dißbÀ_rx_öãºu±
(
uöt32_t
 
ußπ
)

326 
	`USART_CR1
(
ußπ
Ë&~
USART_CR1_RXNEIE
;

327 
	}
}

336 
	$ußπ_íabÀ_tx_öãºu±
(
uöt32_t
 
ußπ
)

338 
	`USART_CR1
(
ußπ
Ë|
USART_CR1_TXEIE
;

339 
	}
}

348 
	$ußπ_dißbÀ_tx_öãºu±
(
uöt32_t
 
ußπ
)

350 
	`USART_CR1
(
ußπ
Ë&~
USART_CR1_TXEIE
;

351 
	}
}

360 
	$ußπ_íabÀ_îr‹_öãºu±
(
uöt32_t
 
ußπ
)

362 
	`USART_CR3
(
ußπ
Ë|
USART_CR3_EIE
;

363 
	}
}

372 
	$ußπ_dißbÀ_îr‹_öãºu±
(
uöt32_t
 
ußπ
)

374 
	`USART_CR3
(
ußπ
Ë&~
USART_CR3_EIE
;

375 
	}
}

	@lib/libopencm3/lib/stm32/common/usart_common_f124.c

34 
	~<lib›ícm3/°m32/ußπ.h
>

35 
	~<lib›ícm3/°m32/rcc.h
>

45 
	$ußπ_£nd
(
uöt32_t
 
ußπ
, 
uöt16_t
 
d©a
)

48 
	`USART_DR
(
ußπ
Ë(
d©a
 & 
USART_DR_MASK
);

49 
	}
}

62 
uöt16_t
 
	$ußπ_ªcv
(
uöt32_t
 
ußπ
)

65  
	`USART_DR
(
ußπ
Ë& 
USART_DR_MASK
;

66 
	}
}

78 
	$ußπ_waô_£nd_ªady
(
uöt32_t
 
ußπ
)

81 (
	`USART_SR
(
ußπ
Ë& 
USART_SR_TXE
) == 0);

82 
	}
}

93 
	$ußπ_waô_ªcv_ªady
(
uöt32_t
 
ußπ
)

96 (
	`USART_SR
(
ußπ
Ë& 
USART_SR_RXNE
) == 0);

97 
	}
}

108 
boﬁ
 
	$ußπ_gë_Êag
(
uöt32_t
 
ußπ
, uöt32_à
Êag
)

110  ((
	`USART_SR
(
ußπ
Ë& 
Êag
) != 0);

111 
	}
}

	@lib/libopencm3/lib/stm32/common/usart_common_fifos.c

18 
	~<lib›ícm3/°m32/ußπ.h
>

20 
	$ußπ_íabÀ_fifos
(
uöt32_t
 
ußπ
) {

21 
	`USART_CR1
(
ußπ
Ë|
USART_CR1_FIFOEN
;

22 
	}
}

24 
	$ußπ_dißbÀ_fifos
(
uöt32_t
 
ußπ
) {

25 
	`USART_CR1
(
ußπ
Ë&~
USART_CR1_FIFOEN
;

26 
	}
}

28 
	$ußπ_íabÀ_tx_fifo_em±y_öãºu±
(
uöt32_t
 
ußπ
) {

29 
	`USART_CR1
(
ußπ
Ë|
USART_CR1_TXFEIE
;

30 
	}
}

32 
	$ußπ_dißbÀ_tx_fifo_em±y_öãºu±
(
uöt32_t
 
ußπ
) {

33 
	`USART_CR1
(
ußπ
Ë&~
USART_CR1_TXFEIE
;

34 
	}
}

36 
	$ußπ_íabÀ_tx_fifo_thªshﬁd_öãºu±
(
uöt32_t
 
ußπ
) {

37 
	`USART_CR3
(
ußπ
Ë|
USART_CR3_TXFTIE
;

38 
	}
}

40 
	$ußπ_dißbÀ_tx_fifo_thªshﬁd_öãºu±
(
uöt32_t
 
ußπ
) {

41 
	`USART_CR3
(
ußπ
Ë&~
USART_CR3_TXFTIE
;

42 
	}
}

44 
	$ußπ_£t_tx_fifo_thªshﬁd
(
uöt32_t
 
ußπ
,

45 
ußπ_fifo_thªshﬁd_t
 
thªshﬁd
) {

46 
uöt32_t
 
¸3
 = 
	`USART_CR3
(
ußπ
) &

47 ~(
USART_FIFO_THRESH_MASK
 << 
USART_CR3_TXFTCFG_SHIFT
);

48 
	`USART_CR3
(
ußπ
Ë
¸3
 | (
thªshﬁd
 << 
USART_CR3_TXFTCFG_SHIFT
);

49 
	}
}

51 
	$ußπ_íabÀ_rx_fifo_fuŒ_öãºu±
(
uöt32_t
 
ußπ
) {

52 
	`USART_CR1
(
ußπ
Ë|
USART_CR1_RXFFIE
;

53 
	}
}

55 
	$ußπ_dißbÀ_rx_fifo_fuŒ_öãºu±
(
uöt32_t
 
ußπ
) {

56 
	`USART_CR1
(
ußπ
Ë&~
USART_CR1_RXFFIE
;

57 
	}
}

59 
	$ußπ_íabÀ_rx_fifo_thªshﬁd_öãºu±
(
uöt32_t
 
ußπ
) {

60 
	`USART_CR3
(
ußπ
Ë|
USART_CR3_RXFTIE
;

61 
	}
}

63 
	$ußπ_dißbÀ_rx_fifo_thªshﬁd_öãºu±
(
uöt32_t
 
ußπ
) {

64 
	`USART_CR3
(
ußπ
Ë&~
USART_CR3_RXFTIE
;

65 
	}
}

67 
	$ußπ_£t_rx_fifo_thªshﬁd
(
uöt32_t
 
ußπ
,

68 
ußπ_fifo_thªshﬁd_t
 
thªshﬁd
) {

69 
uöt32_t
 
¸3
 = 
	`USART_CR3
(
ußπ
) &

70 ~(
USART_FIFO_THRESH_MASK
 << 
USART_CR3_RXFTCFG_SHIFT
);

71 
	`USART_CR3
(
ußπ
Ë
¸3
 | (
thªshﬁd
 << 
USART_CR3_RXFTCFG_SHIFT
);

72 
	}
}

	@lib/libopencm3/lib/stm32/common/usart_common_v2.c

29 
	~<lib›ícm3/°m32/ußπ.h
>

41 
	$ußπ_íabÀ_d©a_övîsi⁄
(
uöt32_t
 
ußπ
)

43 
	`USART_CR2
(
ußπ
Ë|
USART_CR2_DATAINV
;

44 
	}
}

56 
	$ußπ_dißbÀ_d©a_övîsi⁄
(
uöt32_t
 
ußπ
)

58 
	`USART_CR2
(
ußπ
Ë&~
USART_CR2_DATAINV
;

59 
	}
}

70 
	$ußπ_íabÀ_tx_övîsi⁄
(
uöt32_t
 
ußπ
)

72 
	`USART_CR2
(
ußπ
Ë|
USART_CR2_TXINV
;

73 
	}
}

84 
	$ußπ_dißbÀ_tx_övîsi⁄
(
uöt32_t
 
ußπ
)

86 
	`USART_CR2
(
ußπ
Ë&~
USART_CR2_TXINV
;

87 
	}
}

98 
	$ußπ_íabÀ_rx_övîsi⁄
(
uöt32_t
 
ußπ
)

100 
	`USART_CR2
(
ußπ
Ë|
USART_CR2_RXINV
;

101 
	}
}

112 
	$ußπ_dißbÀ_rx_övîsi⁄
(
uöt32_t
 
ußπ
)

115 
	`USART_CR2
(
ußπ
Ë&~
USART_CR2_RXINV
;

116 
	}
}

135 
	$ußπ_íabÀ_hÆfdu∂ex
(
uöt32_t
 
ußπ
)

137 
	`USART_CR3
(
ußπ
Ë|
USART_CR3_HDSEL
;

138 
	}
}

147 
	$ußπ_dißbÀ_hÆfdu∂ex
(
uöt32_t
 
ußπ
)

149 
	`USART_CR3
(
ußπ
Ë&~
USART_CR3_HDSEL
;

150 
	}
}

166 
	$ußπ_£t_rx_timeout_vÆue
(
uöt32_t
 
ußπ
, uöt32_à
vÆue
)

168 
uöt32_t
 
ªg
;

169 
ªg
 = 
	`USART_RTOR
(
ußπ
Ë& ~
USART_RTOR_RTO_MASK
;

170 
ªg
 |(
	`USART_RTOR_RTO_VAL
(
vÆue
Ë& 
USART_RTOR_RTO_MASK
);

171 
	`USART_RTOR
(
ußπ
Ë
ªg
;

172 
	}
}

182 
	$ußπ_íabÀ_rx_timeout
(
uöt32_t
 
ußπ
)

184 
	`USART_CR2
(
ußπ
Ë|
USART_CR2_RTOEN
;

185 
	}
}

195 
	$ußπ_dißbÀ_rx_timeout
(
uöt32_t
 
ußπ
)

197 
	`USART_CR2
(
ußπ
Ë&~
USART_CR2_RTOEN
;

198 
	}
}

211 
	$ußπ_íabÀ_rx_timeout_öãºu±
(
uöt32_t
 
ußπ
)

213 
	`USART_CR1
(
ußπ
Ë|
USART_CR1_RTOIE
;

214 
	}
}

224 
	$ußπ_dißbÀ_rx_timeout_öãºu±
(
uöt32_t
 
ußπ
)

226 
	`USART_CR1
(
ußπ
Ë&~
USART_CR1_RTOIE
;

227 
	}
}

237 
	$ußπ_£nd
(
uöt32_t
 
ußπ
, 
uöt16_t
 
d©a
)

240 
	`USART_TDR
(
ußπ
Ë(
d©a
 & 
USART_TDR_MASK
);

241 
	}
}

254 
uöt16_t
 
	$ußπ_ªcv
(
uöt32_t
 
ußπ
)

257  
	`USART_RDR
(
ußπ
Ë& 
USART_RDR_MASK
;

258 
	}
}

270 
	$ußπ_waô_£nd_ªady
(
uöt32_t
 
ußπ
)

273 (
	`USART_ISR
(
ußπ
Ë& 
USART_ISR_TXE
) == 0);

274 
	}
}

285 
	$ußπ_waô_ªcv_ªady
(
uöt32_t
 
ußπ
)

288 (
	`USART_ISR
(
ußπ
Ë& 
USART_ISR_RXNE
) == 0);

289 
	}
}

300 
boﬁ
 
	$ußπ_gë_Êag
(
uöt32_t
 
ußπ
, uöt32_à
Êag
)

302  ((
	`USART_ISR
(
ußπ
Ë& 
Êag
) != 0);

303 
	}
}

	@lib/libopencm3/lib/stm32/f0/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2013 
Fø¡i£k
 
Burün
 <
BuFøn
@
£z«m
.
cz
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 
	gLIBNAME
 = 
lib›ícm3_°m32f0


21 
SRCLIBDIR
 ?= ../..

23 
CC
 = 
	$$
(
PREFIX
)
gcc


24 
AR
 = 
	$$
(
PREFIX
)
¨


25 
TGT_CFLAGS
 = -
Os
 \

26 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

27 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

28 -
Wundef
 -
Wshadow
 \

29 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

30 -
m˝u
=
c‹ãx
-
m0
 
	`$
(
FP_FLAGS
Ë-
mthumb
 -
W°ri˘
-
¥ŸŸy≥s
 \

31 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DSTM32F0


32 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

33 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

35 
ARFLAGS
 = 
rcs


37 
OBJS
 +
adc
.
o
 
adc_comm⁄_v2
.o

38 
OBJS
 +
ˇn
.
o


39 
OBJS
 +
com∑øt‹
.
o


40 
OBJS
 +
¸c_comm⁄_Æl
.
o
 
¸c_v2
.o

41 
OBJS
 +
¸s_comm⁄_Æl
.
o


42 
OBJS
 +
dac_comm⁄_Æl
.
o


43 
OBJS
 +
desig_comm⁄_Æl
.
o
 
desig_comm⁄_v1
.o

44 
OBJS
 +
dma_comm⁄_l1f013
.
o
 
dma_comm⁄_c£l
.o

45 
OBJS
 +
exti_comm⁄_Æl
.
o


46 
OBJS
 +
Êash
.
o
 
Êash_comm⁄_Æl
.ÿ
Êash_comm⁄_f
.ÿ
Êash_comm⁄_f01
.o

47 
OBJS
 +
gpio_comm⁄_Æl
.
o
 
gpio_comm⁄_f0234
.o

48 
OBJS
 +
iwdg_comm⁄_Æl
.
o


49 
OBJS
 +
i2c_comm⁄_v2
.
o


50 
OBJS
 +
pwr_comm⁄_v1
.
o


51 
OBJS
 +
rcc
.
o
 
rcc_comm⁄_Æl
.o

52 
OBJS
 +
πc_comm⁄_l1f024
.
o


53 
OBJS
 +
•i_comm⁄_Æl
.
o
 
•i_comm⁄_v2
.o

54 
OBJS
 +
timî_comm⁄_Æl
.
o
 
timî_comm⁄_f0234
.o

55 
OBJS
 +
ußπ_comm⁄_Æl
.
o
 
ußπ_comm⁄_v2
.o

57 
OBJS
 +
usb
.
o
 
usb_c⁄åﬁ
.ÿ
usb_°™d¨d
.ÿ
usb_msc
.o

58 
OBJS
 +
usb_hid
.
o


59 
OBJS
 +
°_usbfs_c‹e
.
o
 
°_usbfs_v2
.o

61 
VPATH
 +../../
usb
:../:../../
cm3
:../
comm⁄


63 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/stm32/f0/adc.c

29 
	~<lib›ícm3/cm3/as£π.h
>

30 
	~<lib›ícm3/°m32/adc.h
>

50 
	$adc_íabÀ_disc⁄töuous_mode
(
uöt32_t
 
adc
)

52 
	`ADC_CFGR1
(
adc
Ë|
ADC_CFGR1_DISCEN
;

53 
	}
}

61 
	$adc_dißbÀ_disc⁄töuous_mode
(
uöt32_t
 
adc
)

63 
	`ADC_CFGR1
(
adc
Ë&~
ADC_CFGR1_DISCEN
;

64 
	}
}

120 
	$adc_£t_›î©i⁄_mode
(
uöt32_t
 
adc
, 
adc_›mode
 
›mode
)

122 
›mode
) {

123 
ADC_MODE_SEQUENTIAL
:

124 
	`ADC_CFGR1
(
adc
Ë&~
ADC_CFGR1_CONT
;

125 
	`ADC_CFGR1
(
adc
Ë|
ADC_CFGR1_DISCEN
;

128 
ADC_MODE_SCAN
:

129 
	`ADC_CFGR1
(
adc
Ë&~(
ADC_CFGR1_CONT
 | 
ADC_CFGR1_DISCEN
);

132 
ADC_MODE_SCAN_INFINITE
:

133 
	`ADC_CFGR1
(
adc
Ë&~
ADC_CFGR1_DISCEN
;

134 
	`ADC_CFGR1
(
adc
Ë|
ADC_CFGR1_CONT
;

137 
	}
}

165 
	$adc_íabÀ_exã∫Æ_åiggî_ªguœr
(
uöt32_t
 
adc
, uöt32_à
åiggî
,

166 
uöt32_t
 
pﬁ¨ôy
)

168 
	`ADC_CFGR1
(
adc
Ë(ADC_CFGR1◊dcË& ~
ADC_CFGR1_EXTSEL
Ë| 
åiggî
;

169 
	`ADC_CFGR1
(
adc
Ë(ADC_CFGR1◊dcË& ~
ADC_CFGR1_EXTEN_MASK
Ë| 
pﬁ¨ôy
;

170 
	}
}

178 
	$adc_dißbÀ_exã∫Æ_åiggî_ªguœr
(
uöt32_t
 
adc
)

180 
	`ADC_CFGR1
(
adc
Ë&~
ADC_CFGR1_EXTEN_MASK
;

181 
	}
}

202 
	$adc_íabÀ_w©chdog_öãºu±
(
uöt32_t
 
adc
)

204 
	`ADC_IER
(
adc
Ë|
ADC_IER_AWD1IE
;

205 
	}
}

213 
	$adc_dißbÀ_w©chdog_öãºu±
(
uöt32_t
 
adc
)

215 
	`ADC_IER
(
adc
Ë&~
ADC_IER_AWD1IE
;

216 
	}
}

228 
boﬁ
 
	$adc_gë_w©chdog_Êag
(
uöt32_t
 
adc
)

230  
	`ADC_ISR
(
adc
Ë& 
ADC_ISR_AWD1
;

231 
	}
}

239 
	$adc_˛ór_w©chdog_Êag
(
uöt32_t
 
adc
)

241 
	`ADC_ISR
(
adc
Ë
ADC_ISR_AWD1
;

242 
	}
}

250 
	$adc_íabÀ_eoc_£quí˚_öãºu±
(
uöt32_t
 
adc
)

252 
	`ADC_IER
(
adc
Ë|
ADC_IER_EOSEQIE
;

253 
	}
}

261 
	$adc_dißbÀ_eoc_£quí˚_öãºu±
(
uöt32_t
 
adc
)

263 
	`ADC_IER
(
adc
Ë&~
ADC_IER_EOSEQIE
;

264 
	}
}

272 
boﬁ
 
	$adc_gë_eoc_£quí˚_Êag
(
uöt32_t
 
adc
)

274  
	`ADC_ISR
(
adc
Ë& 
ADC_ISR_EOSEQ
;

275 
	}
}

283 
	$adc_˛ór_eoc_£quí˚_Êag
(
uöt32_t
 
adc
)

285 
	`ADC_ISR
(
adc
Ë
ADC_ISR_EOSEQ
;

286 
	}
}

309 
	$adc_£t_˛k_sour˚
(
uöt32_t
 
adc
, uöt32_à
sour˚
)

311 
	`ADC_CFGR2
(
adc
Ë((ADC_CFGR2◊dcË& ~
ADC_CFGR2_CKMODE
Ë| 
sour˚
);

312 
	}
}

331 
	$adc_£t_ªguœr_£quí˚
(
uöt32_t
 
adc
, 
uöt8_t
 
Àngth
, uöt8_à
ch™√l
[])

333 
uöt32_t
 
ªg32
 = 0;

334 
uöt8_t
 
i
 = 0;

335 
boﬁ
 
°ïup
 = 
Ál£
, 
°ïdn
 = false;

337 i‡(
Àngth
 == 0) {

338 
	`ADC_CHSELR
(
adc
) = 0;

342 
ªg32
 |(1 << 
ch™√l
[0]);

344 
i
 = 1; i < 
Àngth
; i++) {

345 
ªg32
 |(1 << 
ch™√l
[
i
]);

346 
°ïup
 |
ch™√l
[
i
-1] < channel[i];

347 
°ïdn
 |
ch™√l
[
i
-1] > channel[i];

351 i‡(
°ïup
 && 
°ïdn
) {

352 
	`cm3_as£π_nŸ_ªached
();

356 i‡(
°ïdn
) {

357 
	`ADC_CFGR1
(
adc
Ë|
ADC_CFGR1_SCANDIR
;

359 
	`ADC_CFGR1
(
adc
Ë&~
ADC_CFGR1_SCANDIR
;

362 
	`ADC_CHSELR
(
adc
Ë
ªg32
;

363 
	}
}

375 
	$adc_£t_ßm∂e_time_⁄_Æl_ch™√ls
(
uöt32_t
 
adc
, 
uöt8_t
 
time
)

377 
	`ADC_SMPR
(
adc
Ë
time
 & 
ADC_SMPR_SMP
;

378 
	}
}

386 
	$adc_íabÀ_vb©_£ns‹
()

388 
	`ADC_CCR
(
ADC1
Ë|
ADC_CCR_VBATEN
;

389 
	}
}

398 
	$adc_dißbÀ_vb©_£ns‹
()

400 
	`ADC_CCR
(
ADC1
Ë&~
ADC_CCR_VBATEN
;

401 
	}
}

410 
	$adc_ˇlibøã_°¨t
(
uöt32_t
 
adc
)

412 
	`ADC_CR
(
adc
Ë
ADC_CR_ADCAL
;

413 
	}
}

422 
	$adc_ˇlibøã_waô_föish
(
uöt32_t
 
adc
)

424 
	`ADC_CR
(
adc
Ë& 
ADC_CR_ADCAL
);

425 
	}
}

481 
	$adc_íabÀ_™Æog_w©chdog_⁄_Æl_ch™√ls
(
uöt32_t
 
adc
)

483 
	`ADC_CFGR1
(
adc
Ë|
ADC_CFGR1_AWD1EN
;

484 
	`ADC_CFGR1
(
adc
Ë&~
ADC_CFGR1_AWD1SGL
;

485 
	}
}

494 
	$adc_íabÀ_™Æog_w©chdog_⁄_£À˘ed_ch™√l
(
uöt32_t
 
adc
, 
uöt8_t
 
ch™
)

496 
	`ADC_CFGR1
(
adc
Ë(ADC_CFGR1◊dcË& ~
ADC_CFGR1_AWD1CH
) |

497 
	`ADC_CFGR1_AWD1CH_VAL
(
ch™
);

499 
	`ADC_CFGR1
(
adc
Ë|
ADC_CFGR1_AWD1EN
 | 
ADC_CFGR1_AWD1SGL
;

500 
	}
}

507 
	$adc_dißbÀ_™Æog_w©chdog
(
uöt32_t
 
adc
)

509 
	`ADC_CFGR1
(
adc
Ë&~
ADC_CFGR1_AWD1EN
;

510 
	}
}

519 
	$adc_£t_w©chdog_high_thªshﬁd
(
uöt32_t
 
adc
, 
uöt16_t
 
thªshﬁd
)

521 
	`ADC_TR1
(
adc
Ë(ADC_TR1◊dcË& ~
ADC_TR1_HT
Ë| 
	`ADC_TR1_HT_VAL
(
thªshﬁd
);

522 
	}
}

531 
	$adc_£t_w©chdog_low_thªshﬁd
(
uöt32_t
 
adc
, 
uöt16_t
 
thªshﬁd
)

533 
	`ADC_TR1
(
adc
Ë(ADC_TR1◊dcË& ~
ADC_TR1_LT
Ë| 
	`ADC_TR1_LT_VAL
(
thªshﬁd
);

534 
	}
}

	@lib/libopencm3/lib/stm32/f0/comparator.c

32 
	~<lib›ícm3/°m32/com∑øt‹.h
>

34 
	$comp_íabÀ
(
uöt8_t
 
id
)

36 
	`COMP_CSR
(
id
Ë|
COMP_CSR_EN
;

37 
	}
}

39 
	$comp_dißbÀ
(
uöt8_t
 
id
)

41 
	`COMP_CSR
(
id
Ë&~
COMP_CSR_EN
;

42 
	}
}

44 
	$comp_£À˘_öput
(
uöt8_t
 
id
, 
uöt32_t
 
öput
)

46 
	`COMP_CSR
(
id
Ë(COMP_CSR(idË& ~
COMP_CSR_INSEL
Ë| 
öput
;

47 
	}
}

49 
	$comp_£À˘_ouçut
(
uöt8_t
 
id
, 
uöt32_t
 
ouçut
)

51 
	`COMP_CSR
(
id
Ë(COMP_CSR(idË& ~
COMP_CSR_OUTSEL
Ë| 
ouçut
;

52 
	}
}

54 
	$comp_£À˘_hy°
(
uöt8_t
 
id
, 
uöt32_t
 
hy°
)

56 
	`COMP_CSR
(
id
Ë(COMP_CSR(idË& ~
COMP_CSR_HYST
Ë| 
hy°
;

57 
	}
}

59 
	$comp_£À˘_•ìd
(
uöt8_t
 
id
, 
uöt32_t
 
•ìd
)

61 
	`COMP_CSR
(
id
Ë(COMP_CSR(idË& ~
COMP_CSR_SPEED
Ë| 
•ìd
;

62 
	}
}

	@lib/libopencm3/lib/stm32/f0/flash.c

51 
	~<lib›ícm3/°m32/Êash.h
>

59 
	$Êash_˛ór_°©us_Êags
()

61 
	`Êash_˛ór_pgîr_Êag
();

62 
	`Êash_˛ór_e›_Êag
();

63 
	`Êash_˛ór_wΩπîr_Êag
();

64 
	}
}

76 
uöt32_t
 
	$Êash_gë_°©us_Êags
()

78  
FLASH_SR
 & (
FLASH_SR_PGERR
 |

79 
FLASH_SR_EOP
 |

80 
FLASH_SR_WRPRTERR
 |

81 
FLASH_SR_BSY
);

82 
	}
}

97 
	$Êash_¥ogøm_hÆf_w‹d
(
uöt32_t
 
addªss
, 
uöt16_t
 
d©a
)

99 
	`Êash_waô_f‹_œ°_›î©i⁄
();

101 
FLASH_CR
 |
FLASH_CR_PG
;

103 
	`MMIO16
(
addªss
Ë
d©a
;

105 
	`Êash_waô_f‹_œ°_›î©i⁄
();

107 
FLASH_CR
 &~
FLASH_CR_PG
;

108 
	}
}

123 
	$Êash_îa£_∑ge
(
uöt32_t
 
∑ge_addªss
)

125 
	`Êash_waô_f‹_œ°_›î©i⁄
();

127 
FLASH_CR
 |
FLASH_CR_PER
;

128 
FLASH_AR
 = 
∑ge_addªss
;

129 
FLASH_CR
 |
FLASH_CR_STRT
;

131 
	`Êash_waô_f‹_œ°_›î©i⁄
();

133 
FLASH_CR
 &~
FLASH_CR_PER
;

134 
	}
}

143 
	$Êash_îa£_Æl_∑ges
()

145 
	`Êash_waô_f‹_œ°_›î©i⁄
();

147 
FLASH_CR
 |
FLASH_CR_MER
;

148 
FLASH_CR
 |
FLASH_CR_STRT
;

150 
	`Êash_waô_f‹_œ°_›î©i⁄
();

151 
FLASH_CR
 &~
FLASH_CR_MER
;

153 
	}
}

	@lib/libopencm3/lib/stm32/f0/i2c.c

31 
	~<lib›ícm3/°m32/i2c.h
>

	@lib/libopencm3/lib/stm32/f0/rcc.c

39 
	~<lib›ícm3/cm3/as£π.h
>

40 
	~<lib›ícm3/°m32/rcc.h
>

41 
	~<lib›ícm3/°m32/Êash.h
>

42 
	~<lib›ícm3/°m32/i2c.h
>

45 
uöt32_t
 
	grcc_ahb_‰equícy
 = 8000000;

46 
uöt32_t
 
	grcc_≠b1_‰equícy
 = 8000000;

57 
	$rcc_osc_ªady_öt_˛ór
(
rcc_osc
 
osc
)

59 
osc
) {

60 
RCC_HSI48
:

61 
RCC_CIR
 |
RCC_CIR_HSI48RDYC
;

63 
RCC_HSI14
:

64 
RCC_CIR
 |
RCC_CIR_HSI14RDYC
;

66 
RCC_HSI
:

67 
RCC_CIR
 |
RCC_CIR_HSIRDYC
;

69 
RCC_HSE
:

70 
RCC_CIR
 |
RCC_CIR_HSERDYC
;

72 
RCC_PLL
:

73 
RCC_CIR
 |
RCC_CIR_PLLRDYC
;

75 
RCC_LSE
:

76 
RCC_CIR
 |
RCC_CIR_LSERDYC
;

78 
RCC_LSI
:

79 
RCC_CIR
 |
RCC_CIR_LSIRDYC
;

82 
	}
}

90 
	$rcc_osc_ªady_öt_íabÀ
(
rcc_osc
 
osc
)

92 
osc
) {

93 
RCC_HSI48
:

94 
RCC_CIR
 |
RCC_CIR_HSI48RDYIE
;

96 
RCC_HSI14
:

97 
RCC_CIR
 |
RCC_CIR_HSI14RDYIE
;

99 
RCC_HSI
:

100 
RCC_CIR
 |
RCC_CIR_HSIRDYIE
;

102 
RCC_HSE
:

103 
RCC_CIR
 |
RCC_CIR_HSERDYIE
;

105 
RCC_PLL
:

106 
RCC_CIR
 |
RCC_CIR_PLLRDYIE
;

108 
RCC_LSE
:

109 
RCC_CIR
 |
RCC_CIR_LSERDYIE
;

111 
RCC_LSI
:

112 
RCC_CIR
 |
RCC_CIR_LSIRDYIE
;

115 
	}
}

123 
	$rcc_osc_ªady_öt_dißbÀ
(
rcc_osc
 
osc
)

125 
osc
) {

126 
RCC_HSI48
:

127 
RCC_CIR
 &~
RCC_CIR_HSI48RDYC
;

129 
RCC_HSI14
:

130 
RCC_CIR
 &~
RCC_CIR_HSI14RDYC
;

132 
RCC_HSI
:

133 
RCC_CIR
 &~
RCC_CIR_HSIRDYC
;

135 
RCC_HSE
:

136 
RCC_CIR
 &~
RCC_CIR_HSERDYC
;

138 
RCC_PLL
:

139 
RCC_CIR
 &~
RCC_CIR_PLLRDYC
;

141 
RCC_LSE
:

142 
RCC_CIR
 &~
RCC_CIR_LSERDYC
;

144 
RCC_LSI
:

145 
RCC_CIR
 &~
RCC_CIR_LSIRDYC
;

148 
	}
}

157 
	$rcc_osc_ªady_öt_Êag
(
rcc_osc
 
osc
)

159 
osc
) {

160 
RCC_HSI48
:

161  (
RCC_CIR
 & 
RCC_CIR_HSI48RDYF
) != 0;

163 
RCC_HSI14
:

164  (
RCC_CIR
 & 
RCC_CIR_HSI14RDYF
) != 0;

166 
RCC_HSI
:

167  (
RCC_CIR
 & 
RCC_CIR_HSIRDYF
) != 0;

169 
RCC_HSE
:

170  (
RCC_CIR
 & 
RCC_CIR_HSERDYF
) != 0;

172 
RCC_PLL
:

173  (
RCC_CIR
 & 
RCC_CIR_PLLRDYF
) != 0;

175 
RCC_LSE
:

176  (
RCC_CIR
 & 
RCC_CIR_LSERDYF
) != 0;

178 
RCC_LSI
:

179  (
RCC_CIR
 & 
RCC_CIR_LSIRDYF
) != 0;

183 
	`cm3_as£π_nŸ_ªached
();

184 
	}
}

190 
	$rcc_css_öt_˛ór
()

192 
RCC_CIR
 |
RCC_CIR_CSSC
;

193 
	}
}

201 
	$rcc_css_öt_Êag
()

203  ((
RCC_CIR
 & 
RCC_CIR_CSSF
) != 0);

204 
	}
}

206 
boﬁ
 
	$rcc_is_osc_ªady
(
rcc_osc
 
osc
)

208 
osc
) {

209 
RCC_HSI48
:

210  
RCC_CR2
 & 
RCC_CR2_HSI48RDY
;

211 
RCC_HSI14
:

212  
RCC_CR2
 & 
RCC_CR2_HSI14RDY
;

213 
RCC_HSI
:

214  
RCC_CR
 & 
RCC_CR_HSIRDY
;

215 
RCC_HSE
:

216  
RCC_CR
 & 
RCC_CR_HSERDY
;

217 
RCC_PLL
:

218  
RCC_CR
 & 
RCC_CR_PLLRDY
;

219 
RCC_LSE
:

220  
RCC_BDCR
 & 
RCC_BDCR_LSERDY
;

221 
RCC_LSI
:

222  
RCC_CSR
 & 
RCC_CSR_LSIRDY
;

224  
Ál£
;

225 
	}
}

227 
	$rcc_waô_f‹_osc_ªady
(
rcc_osc
 
osc
)

229 !
	`rcc_is_osc_ªady
(
osc
));

230 
	}
}

244 
	$rcc_osc_⁄
(
rcc_osc
 
osc
)

246 
osc
) {

247 
RCC_HSI48
:

248 
RCC_CR2
 |
RCC_CR2_HSI48ON
;

250 
RCC_HSI14
:

251 
RCC_CR2
 |
RCC_CR2_HSI14ON
;

253 
RCC_HSI
:

254 
RCC_CR
 |
RCC_CR_HSION
;

256 
RCC_HSE
:

257 
RCC_CR
 |
RCC_CR_HSEON
;

259 
RCC_LSE
:

260 
RCC_BDCR
 |
RCC_BDCR_LSEON
;

262 
RCC_LSI
:

263 
RCC_CSR
 |
RCC_CSR_LSION
;

265 
RCC_PLL
:

266 
RCC_CR
 |
RCC_CR_PLLON
;

269 
	}
}

282 
	$rcc_osc_off
(
rcc_osc
 
osc
)

284 
osc
) {

285 
RCC_HSI48
:

286 
RCC_CR2
 &~
RCC_CR2_HSI48ON
;

288 
RCC_HSI14
:

289 
RCC_CR2
 &~
RCC_CR2_HSI14ON
;

291 
RCC_HSI
:

292 
RCC_CR
 &~
RCC_CR_HSION
;

294 
RCC_HSE
:

295 
RCC_CR
 &~
RCC_CR_HSEON
;

297 
RCC_LSE
:

298 
RCC_BDCR
 &~
RCC_BDCR_LSEON
;

300 
RCC_LSI
:

301 
RCC_CSR
 &~
RCC_CSR_LSION
;

303 
RCC_PLL
:

307 
	}
}

313 
	$rcc_css_íabÀ
()

315 
RCC_CR
 |
RCC_CR_CSSON
;

316 
	}
}

322 
	$rcc_css_dißbÀ
()

324 
RCC_CR
 &~
RCC_CR_CSSON
;

325 
	}
}

334 
	$rcc_£t_sys˛k_sour˚
(
rcc_osc
 
˛k
)

336 
˛k
) {

337 
RCC_HSI
:

338 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_SW
Ë| 
RCC_CFGR_SW_HSI
;

340 
RCC_HSE
:

341 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_SW
Ë| 
RCC_CFGR_SW_HSE
;

343 
RCC_PLL
:

344 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_SW
Ë| 
RCC_CFGR_SW_PLL
;

346 
RCC_HSI48
:

347 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_SW
Ë| 
RCC_CFGR_SW_HSI48
;

349 
RCC_LSI
:

350 
RCC_LSE
:

351 
RCC_HSI14
:

355 
	}
}

363 
	$rcc_£t_usb˛k_sour˚
(
rcc_osc
 
˛k
)

365 
˛k
) {

366 
RCC_PLL
:

367 
RCC_CFGR3
 |
RCC_CFGR3_USBSW
;

369 
RCC_HSI48
:

370 
RCC_CFGR3
 &~
RCC_CFGR3_USBSW
;

372 
RCC_HSI
:

373 
RCC_HSE
:

374 
RCC_LSI
:

375 
RCC_LSE
:

376 
RCC_HSI14
:

380 
	}
}

387 
	$rcc_íabÀ_πc_˛ock
()

389 
RCC_BDCR
 |
RCC_BDCR_RTCEN
;

390 
	}
}

397 
	$rcc_dißbÀ_πc_˛ock
()

399 
RCC_BDCR
 &~
RCC_BDCR_RTCEN
;

400 
	}
}

408 
	$rcc_£t_πc_˛ock_sour˚
(
rcc_osc
 
˛k
)

410 
˛k
) {

411 
RCC_HSE
:

412 
RCC_BDCR
 = (RCC_BDCR & ~
RCC_BDCR_RTCSEL
Ë| 
RCC_BDCR_RTCSEL_HSE
;

414 
RCC_LSE
:

415 
RCC_BDCR
 = (RCC_BDCR & ~
RCC_BDCR_RTCSEL
Ë| 
RCC_BDCR_RTCSEL_LSE
;

417 
RCC_LSI
:

418 
RCC_BDCR
 = (RCC_BDCR & ~
RCC_BDCR_RTCSEL
Ë| 
RCC_BDCR_RTCSEL_LSI
;

424 
	}
}

434 
	$rcc_£t_∂l_mu…ùliˇti⁄_Á˘‹
(
uöt32_t
 
mul
)

436 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_PLLMUL
Ë| 
mul
;

437 
	}
}

447 
	$rcc_£t_∂l_sour˚
(
uöt32_t
 
∂l§c
)

449 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_PLLSRC
) |

450 (
∂l§c
 << 16);

451 
	}
}

461 
	$rcc_£t_∂lxçª
(
uöt32_t
 
∂lxçª
)

463 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_PLLXTPRE
) |

464 (
∂lxçª
 << 17);

465 
	}
}

473 
	$rcc_£t_µª
(
uöt32_t
 
µª
)

475 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_PPRE
Ë| 
µª
;

476 
	}
}

484 
	$rcc_£t_h¥e
(
uöt32_t
 
h¥e
)

486 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_HPRE
Ë| 
h¥e
;

487 
	}
}

495 
	$rcc_£t_¥ediv
(
uöt32_t
 
¥ediv
)

497 
RCC_CFGR2
 = (RCC_CFGR2 & ~
RCC_CFGR2_PREDIV
Ë| 
¥ediv
;

498 
	}
}

507 
rcc_osc
 
	$rcc_sy°em_˛ock_sour˚
()

510 
RCC_CFGR
 & 
RCC_CFGR_SWS
) {

511 
RCC_CFGR_SWS_HSI
:

512  
RCC_HSI
;

513 
RCC_CFGR_SWS_HSE
:

514  
RCC_HSE
;

515 
RCC_CFGR_SWS_PLL
:

516  
RCC_PLL
;

517 
RCC_CFGR_SWS_HSI48
:

518  
RCC_HSI48
;

521 
	`cm3_as£π_nŸ_ªached
();

522 
	}
}

524 
	$rcc_£t_i2c_˛ock_hsi
(
uöt32_t
 
i2c
)

526 i‡(
i2c
 =
I2C1
) {

527 
RCC_CFGR3
 &~
RCC_CFGR3_I2C1SW
;

529 
	}
}

531 
	$rcc_£t_i2c_˛ock_sys˛k
(
uöt32_t
 
i2c
)

533 i‡(
i2c
 =
I2C1
) {

534 
RCC_CFGR3
 |
RCC_CFGR3_I2C1SW
;

536 
	}
}

538 
uöt32_t
 
	$rcc_gë_i2c_˛ocks
()

540  
RCC_CFGR3
 & 
RCC_CFGR3_I2C1SW
;

541 
	}
}

549 
rcc_osc
 
	$rcc_usb_˛ock_sour˚
()

551  (
RCC_CFGR3
 & 
RCC_CFGR3_USBSW
Ë? 
RCC_PLL
 : 
RCC_HSI48
;

552 
	}
}

557 
	$rcc_˛ock_£tup_ö_h£_8mhz_out_48mhz
()

559 
	`rcc_osc_⁄
(
RCC_HSE
);

560 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSE
);

561 
	`rcc_£t_sys˛k_sour˚
(
RCC_HSE
);

563 
	`rcc_£t_h¥e
(
RCC_CFGR_HPRE_NODIV
);

564 
	`rcc_£t_µª
(
RCC_CFGR_PPRE_NODIV
);

566 
	`Êash_¥e„tch_íabÀ
();

567 
	`Êash_£t_ws
(
FLASH_ACR_LATENCY_024_048MHZ
);

570 
	`rcc_£t_∂l_mu…ùliˇti⁄_Á˘‹
(
RCC_CFGR_PLLMUL_MUL6
);

571 
	`rcc_£t_∂l_sour˚
(
RCC_CFGR_PLLSRC_HSE_CLK
);

572 
	`rcc_£t_∂lxçª
(
RCC_CFGR_PLLXTPRE_HSE_CLK
);

574 
	`rcc_osc_⁄
(
RCC_PLL
);

575 
	`rcc_waô_f‹_osc_ªady
(
RCC_PLL
);

576 
	`rcc_£t_sys˛k_sour˚
(
RCC_PLL
);

578 
rcc_≠b1_‰equícy
 = 48000000;

579 
rcc_ahb_‰equícy
 = 48000000;

580 
	}
}

585 
	$rcc_˛ock_£tup_ö_hsi_out_48mhz
()

587 
	`rcc_osc_⁄
(
RCC_HSI
);

588 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSI
);

589 
	`rcc_£t_sys˛k_sour˚
(
RCC_HSI
);

591 
	`rcc_£t_h¥e
(
RCC_CFGR_HPRE_NODIV
);

592 
	`rcc_£t_µª
(
RCC_CFGR_PPRE_NODIV
);

594 
	`Êash_¥e„tch_íabÀ
();

595 
	`Êash_£t_ws
(
FLASH_ACR_LATENCY_024_048MHZ
);

598 
	`rcc_£t_∂l_mu…ùliˇti⁄_Á˘‹
(
RCC_CFGR_PLLMUL_MUL12
);

599 
	`rcc_£t_∂l_sour˚
(
RCC_CFGR_PLLSRC_HSI_CLK_DIV2
);

601 
	`rcc_osc_⁄
(
RCC_PLL
);

602 
	`rcc_waô_f‹_osc_ªady
(
RCC_PLL
);

603 
	`rcc_£t_sys˛k_sour˚
(
RCC_PLL
);

605 
rcc_≠b1_‰equícy
 = 48000000;

606 
rcc_ahb_‰equícy
 = 48000000;

607 
	}
}

612 
	$rcc_˛ock_£tup_ö_hsi48_out_48mhz
()

614 
	`rcc_osc_⁄
(
RCC_HSI48
);

615 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSI48
);

617 
	`rcc_£t_h¥e
(
RCC_CFGR_HPRE_NODIV
);

618 
	`rcc_£t_µª
(
RCC_CFGR_PPRE_NODIV
);

620 
	`Êash_¥e„tch_íabÀ
();

621 
	`Êash_£t_ws
(
FLASH_ACR_LATENCY_024_048MHZ
);

623 
	`rcc_£t_sys˛k_sour˚
(
RCC_HSI48
);

625 
rcc_≠b1_‰equícy
 = 48000000;

626 
rcc_ahb_‰equícy
 = 48000000;

627 
	}
}

	@lib/libopencm3/lib/stm32/f0/syscfg.c

31 
	~<lib›ícm3/°m32/syscfg.h
>

	@lib/libopencm3/lib/stm32/f1/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 
	gLIBNAME
 = 
lib›ícm3_°m32f1


21 
SRCLIBDIR
 ?= ../..

23 
CC
 = 
	$$
(
PREFIX
)
gcc


24 
AR
 = 
	$$
(
PREFIX
)
¨


25 
TGT_CFLAGS
 = -
Os
 \

26 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

27 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

28 -
Wundef
 -
Wshadow
 \

29 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

30 -
m˝u
=
c‹ãx
-
m3
 
	`$
(
FP_FLAGS
Ë-
mthumb
 -
W°ri˘
-
¥ŸŸy≥s
 \

31 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DSTM32F1


32 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

33 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

34 #ARFLAGS = 
rcsv


35 
ARFLAGS
 = 
rcs


37 
OBJS
 +
adc
.
o
 
adc_comm⁄_v1
.o

38 
OBJS
 +
ˇn
.
o


39 
OBJS
 +
¸c_comm⁄_Æl
.
o


40 
OBJS
 +
dac_comm⁄_Æl
.
o


41 
OBJS
 +
desig_comm⁄_Æl
.
o
 
desig_comm⁄_v1
.o

42 
OBJS
 +
dma_comm⁄_l1f013
.
o


43 
OBJS
 +
exti_comm⁄_Æl
.
o


44 
OBJS
 +
Êash
.
o
 
Êash_comm⁄_Æl
.ÿ
Êash_comm⁄_f
.ÿ
Êash_comm⁄_f01
.o

45 
OBJS
 +
gpio
.
o
 
gpio_comm⁄_Æl
.o

46 
OBJS
 +
i2c_comm⁄_v1
.
o


47 
OBJS
 +
iwdg_comm⁄_Æl
.
o


48 
OBJS
 +
pwr_comm⁄_v1
.
o


49 
OBJS
 +
rcc
.
o
 
rcc_comm⁄_Æl
.o

50 
OBJS
 +
πc
.
o


51 
OBJS
 +
•i_comm⁄_Æl
.
o
 
•i_comm⁄_v1
.o

52 
OBJS
 +
timî
.
o
 
timî_comm⁄_Æl
.o

53 
OBJS
 +
ußπ_comm⁄_Æl
.
o
 
ußπ_comm⁄_f124
.o

55 
OBJS
 +
mac
.
o
 
mac_°m32fxx7
.o

56 
OBJS
 +
phy
.
o
 
phy_ksz80x1
.o

58 
OBJS
 +
usb
.
o
 
usb_c⁄åﬁ
.ÿ
usb_°™d¨d
.ÿ
usb_msc
.o

59 
OBJS
 +
usb_hid
.
o


60 
OBJS
 +
usb_dwc_comm⁄
.
o
 
usb_f107
.o

61 
OBJS
 +
°_usbfs_c‹e
.
o
 
°_usbfs_v1
.o

63 
VPATH
 +../../
usb
:../:../../
cm3
:../
comm⁄
:../../
ëhî√t


65 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/stm32/f1/adc.c

94 
	~<lib›ícm3/°m32/adc.h
>

107 
	$adc_powî_⁄
(
uöt32_t
 
adc
)

109 i‡(!(
	`ADC_CR2
(
adc
Ë& 
ADC_CR2_ADON
)) {

110 
	`ADC_CR2
(
adc
Ë|
ADC_CR2_ADON
;

112 
	}
}

127 
	$adc_°¨t_c⁄vîsi⁄_dúe˘
(
uöt32_t
 
adc
)

129 i‡(
	`ADC_CR2
(
adc
Ë& 
ADC_CR2_ADON
) {

130 
	`ADC_CR2
(
adc
Ë|
ADC_CR2_ADON
;

132 
	}
}

171 
	$adc_£t_duÆ_mode
(
uöt32_t
 
mode
)

173 
ADC1_CR1
 |
mode
;

174 
	}
}

186 
	$adc_íabÀ_ãm≥øtuª_£ns‹
()

188 
	`ADC_CR2
(
ADC1
Ë|
ADC_CR2_TSVREFE
;

189 
	}
}

198 
	$adc_dißbÀ_ãm≥øtuª_£ns‹
()

200 
	`ADC_CR2
(
ADC1
Ë&~
ADC_CR2_TSVREFE
;

201 
	}
}

235 
	$adc_íabÀ_exã∫Æ_åiggî_ªguœr
(
uöt32_t
 
adc
, uöt32_à
åiggî
)

237 
uöt32_t
 
ªg32
;

239 
ªg32
 = (
	`ADC_CR2
(
adc
Ë& ~(
ADC_CR2_EXTSEL_MASK
));

240 
ªg32
 |(
åiggî
);

241 
	`ADC_CR2
(
adc
Ë
ªg32
;

242 
	`ADC_CR2
(
adc
Ë|
ADC_CR2_EXTTRIG
;

243 
	}
}

252 
	$adc_dißbÀ_exã∫Æ_åiggî_ªguœr
(
uöt32_t
 
adc
)

254 
	`ADC_CR2
(
adc
Ë&~
ADC_CR2_EXTTRIG
;

255 
	}
}

288 
	$adc_íabÀ_exã∫Æ_åiggî_öje˘ed
(
uöt32_t
 
adc
, uöt32_à
åiggî
)

290 
uöt32_t
 
ªg32
;

292 
ªg32
 = (
	`ADC_CR2
(
adc
Ë& ~(
ADC_CR2_JEXTSEL_MASK
));

294 
ªg32
 |(
åiggî
);

295 
	`ADC_CR2
(
adc
Ë
ªg32
;

296 
	`ADC_CR2
(
adc
Ë|
ADC_CR2_JEXTTRIG
;

297 
	}
}

306 
	$adc_dißbÀ_exã∫Æ_åiggî_öje˘ed
(
uöt32_t
 
adc
)

308 
	`ADC_CR2
(
adc
Ë&~
ADC_CR2_JEXTTRIG
;

309 
	}
}

321 
	$adc_ª£t_ˇlibøti⁄
(
uöt32_t
 
adc
)

323 
	`ADC_CR2
(
adc
Ë|
ADC_CR2_RSTCAL
;

324 
	`ADC_CR2
(
adc
Ë& 
ADC_CR2_RSTCAL
);

325 
	}
}

341 
	$adc_ˇlibøti⁄
(
uöt32_t
 
adc
)

343 
	`ADC_CR2
(
adc
Ë|
ADC_CR2_CAL
;

344 
	`ADC_CR2
(
adc
Ë& 
ADC_CR2_CAL
);

345 
	}
}

353 
	$adc_ˇlibøã_async
(
uöt32_t
 
adc
)

355 
	`ADC_CR2
(
adc
Ë|
ADC_CR2_CAL
;

356 
	}
}

363 
boﬁ
 
	$adc_is_ˇlibøtög
(
uöt32_t
 
adc
)

365  (
	`ADC_CR2
(
adc
Ë& 
ADC_CR2_CAL
);

366 
	}
}

374 
	$adc_ˇlibøã
(
uöt32_t
 
adc
)

376 
	`adc_ˇlibøã_async
(
adc
);

377 
	`adc_is_ˇlibøtög
(
adc
));

378 
	}
}

394 
	$adc_£t_ßm∂e_time
(
uöt32_t
 
adc
, 
uöt8_t
 
ch™√l
, uöt8_à
time
)

396 
uöt32_t
 
ªg32
;

398 i‡(
ch™√l
 < 10) {

399 
ªg32
 = 
	`ADC_SMPR2
(
adc
);

400 
ªg32
 &~(0x7 << (
ch™√l
 * 3));

401 
ªg32
 |(
time
 << (
ch™√l
 * 3));

402 
	`ADC_SMPR2
(
adc
Ë
ªg32
;

404 
ªg32
 = 
	`ADC_SMPR1
(
adc
);

405 
ªg32
 &~(0x7 << ((
ch™√l
 - 10) * 3));

406 
ªg32
 |(
time
 << ((
ch™√l
 - 10) * 3));

407 
	`ADC_SMPR1
(
adc
Ë
ªg32
;

409 
	}
}

423 
	$adc_£t_ßm∂e_time_⁄_Æl_ch™√ls
(
uöt32_t
 
adc
, 
uöt8_t
 
time
)

425 
uöt8_t
 
i
;

426 
uöt32_t
 
ªg32
 = 0;

428 
i
 = 0; i <= 9; i++) {

429 
ªg32
 |(
time
 << (
i
 * 3));

431 
	`ADC_SMPR2
(
adc
Ë
ªg32
;

433 
i
 = 10; i <= 17; i++) {

434 
ªg32
 |(
time
 << ((
i
 - 10) * 3));

436 
	`ADC_SMPR1
(
adc
Ë
ªg32
;

437 
	}
}

	@lib/libopencm3/lib/stm32/f1/flash.c

62 
	~<lib›ícm3/°m32/desig.h
>

63 
	~<lib›ícm3/°m32/Êash.h
>

76 
	$Êash_hÆfcy˛e_íabÀ
()

78 
FLASH_ACR
 |
FLASH_ACR_HLFCYA
;

79 
	}
}

86 
	$Êash_hÆfcy˛e_dißbÀ
()

88 
FLASH_ACR
 &~
FLASH_ACR_HLFCYA
;

89 
	}
}

98 
	$Êash_u∆ock_uµî
()

100 i‡(
	`desig_gë_Êash_size
() > 512) {

103 
FLASH_CR2
 |
FLASH_CR_LOCK
;

106 
FLASH_KEYR2
 = 
FLASH_KEYR_KEY1
;

107 
FLASH_KEYR2
 = 
FLASH_KEYR_KEY2
;

109 
	}
}

117 
	$Êash_lock_uµî
()

119 
FLASH_CR2
 |
FLASH_CR_LOCK
;

120 
	}
}

127 
	$Êash_˛ór_pgîr_Êag_uµî
()

129 i‡(
	`desig_gë_Êash_size
() > 512) {

130 
FLASH_SR2
 |
FLASH_SR_PGERR
;

132 
	}
}

139 
	$Êash_˛ór_e›_Êag_uµî
()

141 i‡(
	`desig_gë_Êash_size
() > 512) {

142 
FLASH_SR2
 |
FLASH_SR_EOP
;

144 
	}
}

151 
	$Êash_˛ór_wΩπîr_Êag_uµî
()

153 i‡(
	`desig_gë_Êash_size
() > 512) {

154 
FLASH_SR2
 |
FLASH_SR_WRPRTERR
;

156 
	}
}

164 
	$Êash_˛ór_°©us_Êags
()

166 
	`Êash_˛ór_pgîr_Êag
();

167 
	`Êash_˛ór_e›_Êag
();

168 
	`Êash_˛ór_wΩπîr_Êag
();

169 i‡(
	`desig_gë_Êash_size
() > 512) {

170 
	`Êash_˛ór_pgîr_Êag_uµî
();

171 
	`Êash_˛ór_e›_Êag_uµî
();

172 
	`Êash_˛ór_wΩπîr_Êag_uµî
();

174 
	}
}

189 
uöt32_t
 
	$Êash_gë_°©us_Êags
()

191 
uöt32_t
 
Êags
 = (
FLASH_SR
 & (
FLASH_SR_PGERR
 |

192 
FLASH_SR_EOP
 |

193 
FLASH_SR_WRPRTERR
 |

194 
FLASH_SR_BSY
));

195 i‡(
	`desig_gë_Êash_size
() > 512) {

196 
Êags
 |(
FLASH_SR2
 & (
FLASH_SR_PGERR
 |

197 
FLASH_SR_EOP
 |

198 
FLASH_SR_WRPRTERR
 |

199 
FLASH_SR_BSY
));

202  
Êags
;

203 
	}
}

218 
	$Êash_¥ogøm_hÆf_w‹d
(
uöt32_t
 
addªss
, 
uöt16_t
 
d©a
)

220 
	`Êash_waô_f‹_œ°_›î©i⁄
();

222 i‡((
	`desig_gë_Êash_size
(Ë> 512Ë&& (
addªss
 >
FLASH_BASE
+0x00080000)) {

223 
FLASH_CR2
 |
FLASH_CR_PG
;

225 
FLASH_CR
 |
FLASH_CR_PG
;

228 
	`MMIO16
(
addªss
Ë
d©a
;

230 
	`Êash_waô_f‹_œ°_›î©i⁄
();

232 i‡((
	`desig_gë_Êash_size
(Ë> 512Ë&& (
addªss
 >
FLASH_BASE
+0x00080000)) {

233 
FLASH_CR2
 &~
FLASH_CR_PG
;

235 
FLASH_CR
 &~
FLASH_CR_PG
;

237 
	}
}

252 
	$Êash_îa£_∑ge
(
uöt32_t
 
∑ge_addªss
)

254 
	`Êash_waô_f‹_œ°_›î©i⁄
();

256 i‡((
	`desig_gë_Êash_size
() > 512)

257 && (
∑ge_addªss
 >
FLASH_BASE
+0x00080000)) {

258 
FLASH_CR2
 |
FLASH_CR_PER
;

259 
FLASH_AR2
 = 
∑ge_addªss
;

260 
FLASH_CR2
 |
FLASH_CR_STRT
;

262 
FLASH_CR
 |
FLASH_CR_PER
;

263 
FLASH_AR
 = 
∑ge_addªss
;

264 
FLASH_CR
 |
FLASH_CR_STRT
;

267 
	`Êash_waô_f‹_œ°_›î©i⁄
();

269 i‡((
	`desig_gë_Êash_size
() > 512)

270 && (
∑ge_addªss
 >
FLASH_BASE
+0x00080000)) {

271 
FLASH_CR2
 &~
FLASH_CR_PER
;

273 
FLASH_CR
 &~
FLASH_CR_PER
;

275 
	}
}

284 
	$Êash_îa£_Æl_∑ges
()

286 
	`Êash_waô_f‹_œ°_›î©i⁄
();

288 
FLASH_CR
 |
FLASH_CR_MER
;

289 
FLASH_CR
 |
FLASH_CR_STRT
;

291 
	`Êash_waô_f‹_œ°_›î©i⁄
();

292 
FLASH_CR
 &~
FLASH_CR_MER
;

295 
FLASH_CR2
 |
FLASH_CR_MER
;

296 
FLASH_CR2
 |
FLASH_CR_STRT
;

298 
	`Êash_waô_f‹_œ°_›î©i⁄
();

299 
FLASH_CR2
 &~
FLASH_CR_MER
;

300 
	}
}

	@lib/libopencm3/lib/stm32/f1/gpio.c

75 
	~<lib›ícm3/°m32/gpio.h
>

93 
	$gpio_£t_mode
(
uöt32_t
 
gpi›‹t
, 
uöt8_t
 
mode
, uöt8_à
˙f
, 
uöt16_t
 
gpios
)

95 
uöt16_t
 
i
, 
off£t
 = 0;

96 
uöt32_t
 
¸l
 = 0, 
¸h
 = 0, 
tmp32
 = 0;

102 
¸l
 = 
	`GPIO_CRL
(
gpi›‹t
);

103 
¸h
 = 
	`GPIO_CRH
(
gpi›‹t
);

106 
i
 = 0; i < 16; i++) {

108 i‡(!((1 << 
i
Ë& 
gpios
)) {

113 
off£t
 = (
i
 < 8) ? (i * 4) : ((i - 8) * 4);

116 
tmp32
 = (
i
 < 8Ë? 
¸l
 : 
¸h
;

119 
tmp32
 &~(0x‡<< 
off£t
);

120 
tmp32
 |(
mode
 << 
off£t
Ë| (
˙f
 << (offset + 2));

123 
¸l
 = (
i
 < 8Ë? 
tmp32
 : crl;

124 
¸h
 = (
i
 >8Ë? 
tmp32
 : crh;

127 
	`GPIO_CRL
(
gpi›‹t
Ë
¸l
;

128 
	`GPIO_CRH
(
gpi›‹t
Ë
¸h
;

129 
	}
}

139 
	$gpio_£t_evítout
(
uöt8_t
 
evouç‹t
, uöt8_à
evouçö
)

141 
AFIO_EVCR
 = 
AFIO_EVCR_EVOE
 | 
evouç‹t
 | 
evouçö
;

142 
	}
}

167 
	$gpio_¥im¨y_ªm≠
(
uöt32_t
 
swjdißbÀ
, uöt32_à
m≠s
)

174 
uöt32_t
 
ªg
 = 
AFIO_MAPR
 & ~
AFIO_MAPR_SWJ_MASK
;

175 
AFIO_MAPR
 = 
ªg
 | 
swjdißbÀ
 | 
m≠s
;

176 
	}
}

192 
	$gpio_£c⁄d¨y_ªm≠
(
uöt32_t
 
m≠s
)

194 
AFIO_MAPR2
 |
m≠s
;

195 
	}
}

	@lib/libopencm3/lib/stm32/f1/i2c.c

31 
	~<lib›ícm3/°m32/i2c.h
>

	@lib/libopencm3/lib/stm32/f1/rcc.c

52 
	~<lib›ícm3/cm3/as£π.h
>

53 
	~<lib›ícm3/°m32/rcc.h
>

54 
	~<lib›ícm3/°m32/Êash.h
>

57 
uöt32_t
 
	grcc_≠b1_‰equícy
 = 8000000;

58 
uöt32_t
 
	grcc_≠b2_‰equícy
 = 8000000;

59 
uöt32_t
 
	grcc_ahb_‰equícy
 = 8000000;

70 
	$rcc_osc_ªady_öt_˛ór
(
rcc_osc
 
osc
)

72 
osc
) {

73 
RCC_PLL
:

74 
RCC_CIR
 |
RCC_CIR_PLLRDYC
;

76 
RCC_PLL2
:

77 
RCC_CIR
 |
RCC_CIR_PLL2RDYC
;

79 
RCC_PLL3
:

80 
RCC_CIR
 |
RCC_CIR_PLL3RDYC
;

82 
RCC_HSE
:

83 
RCC_CIR
 |
RCC_CIR_HSERDYC
;

85 
RCC_HSI
:

86 
RCC_CIR
 |
RCC_CIR_HSIRDYC
;

88 
RCC_LSE
:

89 
RCC_CIR
 |
RCC_CIR_LSERDYC
;

91 
RCC_LSI
:

92 
RCC_CIR
 |
RCC_CIR_LSIRDYC
;

95 
	}
}

103 
	$rcc_osc_ªady_öt_íabÀ
(
rcc_osc
 
osc
)

105 
osc
) {

106 
RCC_PLL
:

107 
RCC_CIR
 |
RCC_CIR_PLLRDYIE
;

109 
RCC_PLL2
:

110 
RCC_CIR
 |
RCC_CIR_PLL2RDYIE
;

112 
RCC_PLL3
:

113 
RCC_CIR
 |
RCC_CIR_PLL3RDYIE
;

115 
RCC_HSE
:

116 
RCC_CIR
 |
RCC_CIR_HSERDYIE
;

118 
RCC_HSI
:

119 
RCC_CIR
 |
RCC_CIR_HSIRDYIE
;

121 
RCC_LSE
:

122 
RCC_CIR
 |
RCC_CIR_LSERDYIE
;

124 
RCC_LSI
:

125 
RCC_CIR
 |
RCC_CIR_LSIRDYIE
;

128 
	}
}

136 
	$rcc_osc_ªady_öt_dißbÀ
(
rcc_osc
 
osc
)

138 
osc
) {

139 
RCC_PLL
:

140 
RCC_CIR
 &~
RCC_CIR_PLLRDYIE
;

142 
RCC_PLL2
:

143 
RCC_CIR
 &~
RCC_CIR_PLL2RDYIE
;

145 
RCC_PLL3
:

146 
RCC_CIR
 &~
RCC_CIR_PLL3RDYIE
;

148 
RCC_HSE
:

149 
RCC_CIR
 &~
RCC_CIR_HSERDYIE
;

151 
RCC_HSI
:

152 
RCC_CIR
 &~
RCC_CIR_HSIRDYIE
;

154 
RCC_LSE
:

155 
RCC_CIR
 &~
RCC_CIR_LSERDYIE
;

157 
RCC_LSI
:

158 
RCC_CIR
 &~
RCC_CIR_LSIRDYIE
;

161 
	}
}

170 
	$rcc_osc_ªady_öt_Êag
(
rcc_osc
 
osc
)

172 
osc
) {

173 
RCC_PLL
:

174  ((
RCC_CIR
 & 
RCC_CIR_PLLRDYF
) != 0);

176 
RCC_PLL2
:

177  ((
RCC_CIR
 & 
RCC_CIR_PLL2RDYF
) != 0);

179 
RCC_PLL3
:

180  ((
RCC_CIR
 & 
RCC_CIR_PLL3RDYF
) != 0);

182 
RCC_HSE
:

183  ((
RCC_CIR
 & 
RCC_CIR_HSERDYF
) != 0);

185 
RCC_HSI
:

186  ((
RCC_CIR
 & 
RCC_CIR_HSIRDYF
) != 0);

188 
RCC_LSE
:

189  ((
RCC_CIR
 & 
RCC_CIR_LSERDYF
) != 0);

191 
RCC_LSI
:

192  ((
RCC_CIR
 & 
RCC_CIR_LSIRDYF
) != 0);

196 
	`cm3_as£π_nŸ_ªached
();

197 
	}
}

204 
	$rcc_css_öt_˛ór
()

206 
RCC_CIR
 |
RCC_CIR_CSSC
;

207 
	}
}

215 
	$rcc_css_öt_Êag
()

217  ((
RCC_CIR
 & 
RCC_CIR_CSSF
) != 0);

218 
	}
}

220 
boﬁ
 
	$rcc_is_osc_ªady
(
rcc_osc
 
osc
)

222 
osc
) {

223 
RCC_PLL
:

224  
RCC_CR
 & 
RCC_CR_PLLRDY
;

225 
RCC_PLL2
:

226  
RCC_CR
 & 
RCC_CR_PLL2RDY
;

227 
RCC_PLL3
:

228  
RCC_CR
 & 
RCC_CR_PLL3RDY
;

229 
RCC_HSE
:

230  
RCC_CR
 & 
RCC_CR_HSERDY
;

231 
RCC_HSI
:

232  
RCC_CR
 & 
RCC_CR_HSIRDY
;

233 
RCC_LSE
:

234  
RCC_BDCR
 & 
RCC_BDCR_LSERDY
;

235 
RCC_LSI
:

236  
RCC_CSR
 & 
RCC_CSR_LSIRDY
;

238  
Ál£
;

239 
	}
}

241 
	$rcc_waô_f‹_osc_ªady
(
rcc_osc
 
osc
)

243 !
	`rcc_is_osc_ªady
(
osc
));

244 
	}
}

261 
	$rcc_osc_⁄
(
rcc_osc
 
osc
)

263 
osc
) {

264 
RCC_PLL
:

265 
RCC_CR
 |
RCC_CR_PLLON
;

267 
RCC_PLL2
:

268 
RCC_CR
 |
RCC_CR_PLL2ON
;

270 
RCC_PLL3
:

271 
RCC_CR
 |
RCC_CR_PLL3ON
;

273 
RCC_HSE
:

274 
RCC_CR
 |
RCC_CR_HSEON
;

276 
RCC_HSI
:

277 
RCC_CR
 |
RCC_CR_HSION
;

279 
RCC_LSE
:

280 
RCC_BDCR
 |
RCC_BDCR_LSEON
;

282 
RCC_LSI
:

283 
RCC_CSR
 |
RCC_CSR_LSION
;

286 
	}
}

302 
	$rcc_osc_off
(
rcc_osc
 
osc
)

304 
osc
) {

305 
RCC_PLL
:

306 
RCC_CR
 &~
RCC_CR_PLLON
;

308 
RCC_PLL2
:

309 
RCC_CR
 &~
RCC_CR_PLL2ON
;

311 
RCC_PLL3
:

312 
RCC_CR
 &~
RCC_CR_PLL3ON
;

314 
RCC_HSE
:

315 
RCC_CR
 &~
RCC_CR_HSEON
;

317 
RCC_HSI
:

318 
RCC_CR
 &~
RCC_CR_HSION
;

320 
RCC_LSE
:

321 
RCC_BDCR
 &~
RCC_BDCR_LSEON
;

323 
RCC_LSI
:

324 
RCC_CSR
 &~
RCC_CSR_LSION
;

327 
	}
}

334 
	$rcc_css_íabÀ
()

336 
RCC_CR
 |
RCC_CR_CSSON
;

337 
	}
}

344 
	$rcc_css_dißbÀ
()

346 
RCC_CR
 &~
RCC_CR_CSSON
;

347 
	}
}

355 
	$rcc_£t_sys˛k_sour˚
(
uöt32_t
 
˛k
)

357 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_SW
) |

358 (
˛k
 << 
RCC_CFGR_SW_SHIFT
);

359 
	}
}

369 
	$rcc_£t_∂l_mu…ùliˇti⁄_Á˘‹
(
uöt32_t
 
mul
)

371 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_PLLMUL
) |

372 (
mul
 << 
RCC_CFGR_PLLMUL_SHIFT
);

373 
	}
}

383 
	$rcc_£t_∂l2_mu…ùliˇti⁄_Á˘‹
(
uöt32_t
 
mul
)

385 
RCC_CFGR2
 = (RCC_CFGR2 & ~
RCC_CFGR2_PLL2MUL
) |

386 (
mul
 << 
RCC_CFGR2_PLL2MUL_SHIFT
);

387 
	}
}

397 
	$rcc_£t_∂l3_mu…ùliˇti⁄_Á˘‹
(
uöt32_t
 
mul
)

399 
RCC_CFGR2
 = (RCC_CFGR2 & ~
RCC_CFGR2_PLL3MUL
) |

400 (
mul
 << 
RCC_CFGR2_PLL3MUL_SHIFT
);

401 
	}
}

411 
	$rcc_£t_∂l_sour˚
(
uöt32_t
 
∂l§c
)

413 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_PLLSRC
) |

414 (
∂l§c
 << 16);

415 
	}
}

425 
	$rcc_£t_∂lxçª
(
uöt32_t
 
∂lxçª
)

427 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_PLLXTPRE
) |

428 (
∂lxçª
 << 17);

429 
	}
}

437 
uöt32_t
 
	$rcc_πc_˛ock_íabÀd_Êag
()

439  
RCC_BDCR
 & 
RCC_BDCR_RTCEN
;

440 
	}
}

447 
	$rcc_íabÀ_πc_˛ock
()

449 
RCC_BDCR
 |
RCC_BDCR_RTCEN
;

450 
	}
}

458 
	$rcc_£t_πc_˛ock_sour˚
(
rcc_osc
 
˛ock_sour˚
)

460 
uöt32_t
 
ªg32
;

462 
˛ock_sour˚
) {

463 
RCC_LSE
:

465 
RCC_BDCR
 |
RCC_BDCR_LSEON
;

466 (
ªg32
 = (
RCC_BDCR
 & 
RCC_BDCR_LSERDY
)) == 0);

469 
RCC_BDCR
 &= ~((1 << 8) | (1 << 9));

470 
RCC_BDCR
 |= (1 << 8);

472 
RCC_LSI
:

474 
RCC_CSR
 |
RCC_CSR_LSION
;

475 (
ªg32
 = (
RCC_CSR
 & 
RCC_CSR_LSIRDY
)) == 0);

478 
RCC_BDCR
 &= ~((1 << 8) | (1 << 9));

479 
RCC_BDCR
 |= (1 << 9);

481 
RCC_HSE
:

483 
RCC_CR
 |
RCC_CR_HSEON
;

484 (
ªg32
 = (
RCC_CR
 & 
RCC_CR_HSERDY
)) == 0);

487 
RCC_BDCR
 &= ~((1 << 8) | (1 << 9));

488 
RCC_BDCR
 |= (1 << 9) | (1 << 8);

490 
RCC_PLL
:

491 
RCC_PLL2
:

492 
RCC_PLL3
:

493 
RCC_HSI
:

496 
RCC_BDCR
 &= ~((1 << 8) | (1 << 9));

499 
	}
}

509 
	$rcc_£t_ad˝ª
(
uöt32_t
 
ad˝ª
)

511 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_ADCPRE
) |

512 (
ad˝ª
 << 
RCC_CFGR_ADCPRE_SHIFT
);

513 
	}
}

521 
	$rcc_£t_µª2
(
uöt32_t
 
µª2
)

523 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_PPRE2
) |

524 (
µª2
 << 
RCC_CFGR_PPRE2_SHIFT
);

525 
	}
}

535 
	$rcc_£t_µª1
(
uöt32_t
 
µª1
)

537 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_PPRE1
) |

538 (
µª1
 << 
RCC_CFGR_PPRE1_SHIFT
);

540 
	}
}

548 
	$rcc_£t_h¥e
(
uöt32_t
 
h¥e
)

550 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_HPRE
) |

551 (
h¥e
 << 
RCC_CFGR_HPRE_SHIFT
);

553 
	}
}

566 
	$rcc_£t_usb¥e
(
uöt32_t
 
usb¥e
)

568 i‡(
usb¥e
) {

569 
RCC_CFGR
 |
RCC_CFGR_USBPRE
;

571 
RCC_CFGR
 &~
RCC_CFGR_USBPRE
;

573 
	}
}

575 
	$rcc_£t_¥ediv1
(
uöt32_t
 
¥ediv
)

577 
RCC_CFGR2
 = (RCC_CFGR2 & ~
RCC_CFGR2_PREDIV1
) |

578 (
¥ediv
 << 
RCC_CFGR2_PREDIV1_SHIFT
);

579 
	}
}

581 
	$rcc_£t_¥ediv2
(
uöt32_t
 
¥ediv
)

583 
RCC_CFGR2
 = (RCC_CFGR2 & ~
RCC_CFGR2_PREDIV2
) |

584 (
¥ediv
 << 
RCC_CFGR2_PREDIV2_SHIFT
);

585 
	}
}

587 
	$rcc_£t_¥ediv1_sour˚
(
uöt32_t
 
rcc§c
)

589 i‡(
rcc§c
) {

590 
RCC_CFGR2
 |
RCC_CFGR2_PREDIV1SRC
;

592 
RCC_CFGR2
 &~
RCC_CFGR2_PREDIV1SRC
;

594 
	}
}

605 
uöt32_t
 
	$rcc_sy°em_˛ock_sour˚
()

608  (
RCC_CFGR
 & 
RCC_CFGR_SWS
Ë>> 
RCC_CFGR_SWS_SHIFT
;

609 
	}
}

621 
	$rcc_˛ock_£tup_ö_hsi_out_64mhz
()

624 
	`rcc_osc_⁄
(
RCC_HSI
);

625 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSI
);

628 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_HSICLK
);

634 
	`rcc_£t_h¥e
(
RCC_CFGR_HPRE_SYSCLK_NODIV
);

635 
	`rcc_£t_ad˝ª
(
RCC_CFGR_ADCPRE_PCLK2_DIV8
);

636 
	`rcc_£t_µª1
(
RCC_CFGR_PPRE1_HCLK_DIV2
);

637 
	`rcc_£t_µª2
(
RCC_CFGR_PPRE2_HCLK_NODIV
);

645 
	`Êash_£t_ws
(
FLASH_ACR_LATENCY_2WS
);

651 
	`rcc_£t_∂l_mu…ùliˇti⁄_Á˘‹
(
RCC_CFGR_PLLMUL_PLL_CLK_MUL16
);

654 
	`rcc_£t_∂l_sour˚
(
RCC_CFGR_PLLSRC_HSI_CLK_DIV2
);

657 
	`rcc_osc_⁄
(
RCC_PLL
);

658 
	`rcc_waô_f‹_osc_ªady
(
RCC_PLL
);

661 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_PLLCLK
);

664 
rcc_ahb_‰equícy
 = 64000000;

665 
rcc_≠b1_‰equícy
 = 32000000;

666 
rcc_≠b2_‰equícy
 = 64000000;

667 
	}
}

674 
	$rcc_˛ock_£tup_ö_hsi_out_48mhz
()

677 
	`rcc_osc_⁄
(
RCC_HSI
);

678 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSI
);

681 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_HSICLK
);

687 
	`rcc_£t_h¥e
(
RCC_CFGR_HPRE_SYSCLK_NODIV
);

688 
	`rcc_£t_ad˝ª
(
RCC_CFGR_ADCPRE_PCLK2_DIV8
);

689 
	`rcc_£t_µª1
(
RCC_CFGR_PPRE1_HCLK_DIV2
);

690 
	`rcc_£t_µª2
(
RCC_CFGR_PPRE2_HCLK_NODIV
);

691 
	`rcc_£t_usb¥e
(
RCC_CFGR_USBPRE_PLL_CLK_NODIV
);

699 
	`Êash_£t_ws
(
FLASH_ACR_LATENCY_1WS
);

705 
	`rcc_£t_∂l_mu…ùliˇti⁄_Á˘‹
(
RCC_CFGR_PLLMUL_PLL_CLK_MUL12
);

708 
	`rcc_£t_∂l_sour˚
(
RCC_CFGR_PLLSRC_HSI_CLK_DIV2
);

711 
	`rcc_osc_⁄
(
RCC_PLL
);

712 
	`rcc_waô_f‹_osc_ªady
(
RCC_PLL
);

715 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_PLLCLK
);

718 
rcc_ahb_‰equícy
 = 48000000;

719 
rcc_≠b1_‰equícy
 = 24000000;

720 
rcc_≠b2_‰equícy
 = 48000000;

721 
	}
}

728 
	$rcc_˛ock_£tup_ö_hsi_out_24mhz
()

731 
	`rcc_osc_⁄
(
RCC_HSI
);

732 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSI
);

735 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_HSICLK
);

741 
	`rcc_£t_h¥e
(
RCC_CFGR_HPRE_SYSCLK_NODIV
);

742 
	`rcc_£t_ad˝ª
(
RCC_CFGR_ADCPRE_PCLK2_DIV2
);

743 
	`rcc_£t_µª1
(
RCC_CFGR_PPRE1_HCLK_NODIV
);

744 
	`rcc_£t_µª2
(
RCC_CFGR_PPRE2_HCLK_NODIV
);

752 
	`Êash_£t_ws
(
FLASH_ACR_LATENCY_0WS
);

758 
	`rcc_£t_∂l_mu…ùliˇti⁄_Á˘‹
(
RCC_CFGR_PLLMUL_PLL_CLK_MUL6
);

761 
	`rcc_£t_∂l_sour˚
(
RCC_CFGR_PLLSRC_HSI_CLK_DIV2
);

764 
	`rcc_osc_⁄
(
RCC_PLL
);

765 
	`rcc_waô_f‹_osc_ªady
(
RCC_PLL
);

768 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_PLLCLK
);

771 
rcc_ahb_‰equícy
 = 24000000;

772 
rcc_≠b1_‰equícy
 = 24000000;

773 
rcc_≠b2_‰equícy
 = 24000000;

774 
	}
}

781 
	$rcc_˛ock_£tup_ö_h£_8mhz_out_24mhz
()

784 
	`rcc_osc_⁄
(
RCC_HSI
);

785 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSI
);

788 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_HSICLK
);

791 
	`rcc_osc_⁄
(
RCC_HSE
);

792 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSE
);

793 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_HSECLK
);

799 
	`rcc_£t_h¥e
(
RCC_CFGR_HPRE_SYSCLK_NODIV
);

800 
	`rcc_£t_ad˝ª
(
RCC_CFGR_ADCPRE_PCLK2_DIV2
);

801 
	`rcc_£t_µª1
(
RCC_CFGR_PPRE1_HCLK_NODIV
);

802 
	`rcc_£t_µª2
(
RCC_CFGR_PPRE2_HCLK_NODIV
);

810 
	`Êash_£t_ws
(
FLASH_ACR_LATENCY_0WS
);

816 
	`rcc_£t_∂l_mu…ùliˇti⁄_Á˘‹
(
RCC_CFGR_PLLMUL_PLL_CLK_MUL3
);

819 
	`rcc_£t_∂l_sour˚
(
RCC_CFGR_PLLSRC_HSE_CLK
);

825 
	`rcc_£t_∂lxçª
(
RCC_CFGR_PLLXTPRE_HSE_CLK
);

828 
	`rcc_osc_⁄
(
RCC_PLL
);

829 
	`rcc_waô_f‹_osc_ªady
(
RCC_PLL
);

832 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_PLLCLK
);

835 
rcc_ahb_‰equícy
 = 24000000;

836 
rcc_≠b1_‰equícy
 = 24000000;

837 
rcc_≠b2_‰equícy
 = 24000000;

838 
	}
}

845 
	$rcc_˛ock_£tup_ö_h£_8mhz_out_72mhz
()

848 
	`rcc_osc_⁄
(
RCC_HSI
);

849 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSI
);

852 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_HSICLK
);

855 
	`rcc_osc_⁄
(
RCC_HSE
);

856 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSE
);

857 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_HSECLK
);

863 
	`rcc_£t_h¥e
(
RCC_CFGR_HPRE_SYSCLK_NODIV
);

864 
	`rcc_£t_ad˝ª
(
RCC_CFGR_ADCPRE_PCLK2_DIV8
);

865 
	`rcc_£t_µª1
(
RCC_CFGR_PPRE1_HCLK_DIV2
);

866 
	`rcc_£t_µª2
(
RCC_CFGR_PPRE2_HCLK_NODIV
);

874 
	`Êash_£t_ws
(
FLASH_ACR_LATENCY_2WS
);

880 
	`rcc_£t_∂l_mu…ùliˇti⁄_Á˘‹
(
RCC_CFGR_PLLMUL_PLL_CLK_MUL9
);

883 
	`rcc_£t_∂l_sour˚
(
RCC_CFGR_PLLSRC_HSE_CLK
);

889 
	`rcc_£t_∂lxçª
(
RCC_CFGR_PLLXTPRE_HSE_CLK
);

892 
	`rcc_osc_⁄
(
RCC_PLL
);

893 
	`rcc_waô_f‹_osc_ªady
(
RCC_PLL
);

896 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_PLLCLK
);

899 
rcc_ahb_‰equícy
 = 72000000;

900 
rcc_≠b1_‰equícy
 = 36000000;

901 
rcc_≠b2_‰equícy
 = 72000000;

902 
	}
}

909 
	$rcc_˛ock_£tup_ö_h£_12mhz_out_72mhz
()

912 
	`rcc_osc_⁄
(
RCC_HSI
);

913 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSI
);

916 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_HSICLK
);

919 
	`rcc_osc_⁄
(
RCC_HSE
);

920 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSE
);

921 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_HSECLK
);

927 
	`rcc_£t_h¥e
(
RCC_CFGR_HPRE_SYSCLK_NODIV
);

928 
	`rcc_£t_ad˝ª
(
RCC_CFGR_ADCPRE_PCLK2_DIV6
);

929 
	`rcc_£t_µª1
(
RCC_CFGR_PPRE1_HCLK_DIV2
);

930 
	`rcc_£t_µª2
(
RCC_CFGR_PPRE2_HCLK_NODIV
);

938 
	`Êash_£t_ws
(
FLASH_ACR_LATENCY_2WS
);

944 
	`rcc_£t_∂l_mu…ùliˇti⁄_Á˘‹
(
RCC_CFGR_PLLMUL_PLL_CLK_MUL6
);

947 
	`rcc_£t_∂l_sour˚
(
RCC_CFGR_PLLSRC_HSE_CLK
);

953 
	`rcc_£t_∂lxçª
(
RCC_CFGR_PLLXTPRE_HSE_CLK
);

956 
	`rcc_osc_⁄
(
RCC_PLL
);

957 
	`rcc_waô_f‹_osc_ªady
(
RCC_PLL
);

960 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_PLLCLK
);

963 
rcc_ahb_‰equícy
 = 72000000;

964 
rcc_≠b1_‰equícy
 = 36000000;

965 
rcc_≠b2_‰equícy
 = 72000000;

966 
	}
}

973 
	$rcc_˛ock_£tup_ö_h£_16mhz_out_72mhz
()

976 
	`rcc_osc_⁄
(
RCC_HSI
);

977 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSI
);

980 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_HSICLK
);

983 
	`rcc_osc_⁄
(
RCC_HSE
);

984 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSE
);

985 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_HSECLK
);

991 
	`rcc_£t_h¥e
(
RCC_CFGR_HPRE_SYSCLK_NODIV
);

992 
	`rcc_£t_ad˝ª
(
RCC_CFGR_ADCPRE_PCLK2_DIV6
);

993 
	`rcc_£t_µª1
(
RCC_CFGR_PPRE1_HCLK_DIV2
);

994 
	`rcc_£t_µª2
(
RCC_CFGR_PPRE2_HCLK_NODIV
);

1002 
	`Êash_£t_ws
(
FLASH_ACR_LATENCY_2WS
);

1008 
	`rcc_£t_∂l_mu…ùliˇti⁄_Á˘‹
(
RCC_CFGR_PLLMUL_PLL_CLK_MUL9
);

1011 
	`rcc_£t_∂l_sour˚
(
RCC_CFGR_PLLSRC_HSE_CLK
);

1017 
	`rcc_£t_∂lxçª
(
RCC_CFGR_PLLXTPRE_HSE_CLK_DIV2
);

1020 
	`rcc_osc_⁄
(
RCC_PLL
);

1021 
	`rcc_waô_f‹_osc_ªady
(
RCC_PLL
);

1024 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_PLLCLK
);

1027 
rcc_ahb_‰equícy
 = 72000000;

1028 
rcc_≠b1_‰equícy
 = 36000000;

1029 
rcc_≠b2_‰equícy
 = 72000000;

1030 
	}
}

1037 
	$rcc_˛ock_£tup_ö_h£_25mhz_out_72mhz
()

1040 
	`rcc_osc_⁄
(
RCC_HSE
);

1041 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSE
);

1042 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_HSECLK
);

1050 
	`Êash_£t_ws
(
FLASH_ACR_LATENCY_2WS
);

1056 
	`rcc_£t_h¥e
(
RCC_CFGR_HPRE_SYSCLK_NODIV
);

1057 
	`rcc_£t_ad˝ª
(
RCC_CFGR_ADCPRE_PCLK2_DIV6
);

1058 
	`rcc_£t_µª1
(
RCC_CFGR_PPRE1_HCLK_DIV2
);

1059 
	`rcc_£t_µª2
(
RCC_CFGR_PPRE2_HCLK_NODIV
);

1062 
	`rcc_£t_¥ediv2
(
RCC_CFGR2_PREDIV2_DIV5
);

1063 
	`rcc_£t_∂l2_mu…ùliˇti⁄_Á˘‹
(
RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL8
);

1066 
	`rcc_osc_⁄
(
RCC_PLL2
);

1067 
	`rcc_waô_f‹_osc_ªady
(
RCC_PLL2
);

1070 
	`rcc_£t_∂lxçª
(
RCC_CFGR_PLLXTPRE_HSE_CLK
);

1071 
	`rcc_£t_¥ediv1_sour˚
(
RCC_CFGR2_PREDIV1SRC_PLL2_CLK
);

1072 
	`rcc_£t_¥ediv1
(
RCC_CFGR2_PREDIV_DIV5
);

1073 
	`rcc_£t_∂l_mu…ùliˇti⁄_Á˘‹
(
RCC_CFGR_PLLMUL_PLL_CLK_MUL9
);

1074 
	`rcc_£t_∂l_sour˚
(
RCC_CFGR_PLLSRC_PREDIV1_CLK
);

1075 
	`rcc_£t_usb¥e
(
RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV3
);

1078 
	`rcc_osc_⁄
(
RCC_PLL
);

1079 
	`rcc_waô_f‹_osc_ªady
(
RCC_PLL
);

1082 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_PLLCLK
);

1085 
rcc_ahb_‰equícy
 = 72000000;

1086 
rcc_≠b1_‰equícy
 = 36000000;

1087 
rcc_≠b2_‰equícy
 = 72000000;

1088 
	}
}

1097 
	$rcc_backupdomaö_ª£t
()

1100 
RCC_BDCR
 |
RCC_BDCR_BDRST
;

1103 
RCC_BDCR
 &~
RCC_BDCR_BDRST
;

1104 
	}
}

	@lib/libopencm3/lib/stm32/f1/rtc.c

71 
	~<lib›ícm3/°m32/rcc.h
>

72 
	~<lib›ícm3/°m32/πc.h
>

73 
	~<lib›ícm3/°m32/pwr.h
>

85 
	$πc_awake_‰om_off
(
rcc_osc
 
˛ock_sour˚
)

87 
uöt32_t
 
ªg32
;

90 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_PWR
);

91 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_BKP
);

94 
	`pwr_dißbÀ_backup_domaö_wrôe_¥Ÿe˘
();

97 
	`rcc_£t_πc_˛ock_sour˚
(
˛ock_sour˚
);

100 
RTC_CRH
 = 0;

101 
RTC_CRL
 = 0;

104 
	`rcc_íabÀ_πc_˛ock
();

107 
	`πc_íãr_c⁄fig_mode
();

108 
RTC_PRLH
 = 0;

109 
RTC_PRLL
 = 0;

110 
RTC_CNTH
 = 0;

111 
RTC_CNTL
 = 0;

112 
RTC_ALRH
 = 0xFFFF;

113 
RTC_ALRL
 = 0xFFFF;

114 
	`πc_exô_c⁄fig_mode
();

117 
RTC_CRL
 &~
RTC_CRL_RSF
;

118 (
ªg32
 = (
RTC_CRL
 & 
RTC_CRL_RSF
)) == 0);

119 
	}
}

128 
	$πc_íãr_c⁄fig_mode
()

130 
uöt32_t
 
ªg32
;

133 (
ªg32
 = (
RTC_CRL
 & 
RTC_CRL_RTOFF
)) == 0);

136 
RTC_CRL
 |
RTC_CRL_CNF
;

137 
	}
}

145 
	$πc_exô_c⁄fig_mode
()

147 
uöt32_t
 
ªg32
;

150 
RTC_CRL
 &~
RTC_CRL_CNF
;

153 (
ªg32
 = (
RTC_CRL
 & 
RTC_CRL_RTOFF
)) == 0);

154 
	}
}

162 
	$πc_£t_Æ¨m_time
(
uöt32_t
 
Æ¨m_time
)

164 
	`πc_íãr_c⁄fig_mode
();

165 
RTC_ALRL
 = (
Æ¨m_time
 & 0x0000ffff);

166 
RTC_ALRH
 = (
Æ¨m_time
 & 0xffff0000) >> 16;

167 
	`πc_exô_c⁄fig_mode
();

168 
	}
}

175 
	$πc_íabÀ_Æ¨m
()

177 
	`πc_íãr_c⁄fig_mode
();

178 
RTC_CRH
 |
RTC_CRH_ALRIE
;

179 
	`πc_exô_c⁄fig_mode
();

180 
	}
}

187 
	$πc_dißbÀ_Æ¨m
()

189 
	`πc_íãr_c⁄fig_mode
();

190 
RTC_CRH
 &~
RTC_CRH_ALRIE
;

191 
	`πc_exô_c⁄fig_mode
();

192 
	}
}

200 
	$πc_£t_¥esˇÀ_vÆ
(
uöt32_t
 
¥esˇÀ_vÆ
)

202 
	`πc_íãr_c⁄fig_mode
();

203 
RTC_PRLL
 = 
¥esˇÀ_vÆ
 & 0x0000ffff;

204 
RTC_PRLH
 = (
¥esˇÀ_vÆ
 & 0x000f0000) >> 16;

205 
	`πc_exô_c⁄fig_mode
();

206 
	}
}

214 
uöt32_t
 
	$πc_gë_cou¡î_vÆ
()

216  (
RTC_CNTH
 << 16Ë| 
RTC_CNTL
;

217 
	}
}

225 
uöt32_t
 
	$πc_gë_¥esˇÀ_div_vÆ
()

227  (
RTC_DIVH
 << 16Ë| 
RTC_DIVL
;

228 
	}
}

236 
uöt32_t
 
	$πc_gë_Æ¨m_vÆ
()

238  (
RTC_ALRH
 << 16Ë| 
RTC_ALRL
;

239 
	}
}

247 
	$πc_£t_cou¡î_vÆ
(
uöt32_t
 
cou¡î_vÆ
)

249 
	`πc_íãr_c⁄fig_mode
();

250 
RTC_CNTH
 = (
cou¡î_vÆ
 & 0xffff0000) >> 16;

251 
RTC_CNTL
 = 
cou¡î_vÆ
 & 0x0000ffff;

252 
	`πc_exô_c⁄fig_mode
();

253 
	}
}

261 
	$πc_öãºu±_íabÀ
(
πcÊag_t
 
Êag_vÆ
)

263 
	`πc_íãr_c⁄fig_mode
();

266 
Êag_vÆ
) {

267 
RTC_SEC
:

268 
RTC_CRH
 |
RTC_CRH_SECIE
;

270 
RTC_ALR
:

271 
RTC_CRH
 |
RTC_CRH_ALRIE
;

273 
RTC_OW
:

274 
RTC_CRH
 |
RTC_CRH_OWIE
;

278 
	`πc_exô_c⁄fig_mode
();

279 
	}
}

287 
	$πc_öãºu±_dißbÀ
(
πcÊag_t
 
Êag_vÆ
)

289 
	`πc_íãr_c⁄fig_mode
();

292 
Êag_vÆ
) {

293 
RTC_SEC
:

294 
RTC_CRH
 &~
RTC_CRH_SECIE
;

296 
RTC_ALR
:

297 
RTC_CRH
 &~
RTC_CRH_ALRIE
;

299 
RTC_OW
:

300 
RTC_CRH
 &~
RTC_CRH_OWIE
;

304 
	`πc_exô_c⁄fig_mode
();

305 
	}
}

313 
	$πc_˛ór_Êag
(
πcÊag_t
 
Êag_vÆ
)

318 
Êag_vÆ
) {

319 
RTC_SEC
:

320 
RTC_CRL
 &~
RTC_CRL_SECF
;

322 
RTC_ALR
:

323 
RTC_CRL
 &~
RTC_CRL_ALRF
;

325 
RTC_OW
:

326 
RTC_CRL
 &~
RTC_CRL_OWF
;

329 
	}
}

338 
uöt32_t
 
	$πc_check_Êag
(
πcÊag_t
 
Êag_vÆ
)

340 
uöt32_t
 
ªg32
;

343 
Êag_vÆ
) {

344 
RTC_SEC
:

345 
ªg32
 = 
RTC_CRL
 & 
RTC_CRL_SECF
;

347 
RTC_ALR
:

348 
ªg32
 = 
RTC_CRL
 & 
RTC_CRL_ALRF
;

350 
RTC_OW
:

351 
ªg32
 = 
RTC_CRL
 & 
RTC_CRL_OWF
;

354 
ªg32
 = 0;

358  
ªg32
;

359 
	}
}

368 
	$πc_awake_‰om_°™dby
()

370 
uöt32_t
 
ªg32
;

373 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_PWR
);

374 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_BKP
);

377 
	`pwr_dißbÀ_backup_domaö_wrôe_¥Ÿe˘
();

380 
RTC_CRL
 &~
RTC_CRL_RSF
;

381 (
ªg32
 = (
RTC_CRL
 & 
RTC_CRL_RSF
)) == 0);

385 (
ªg32
 = (
RTC_CRL
 & 
RTC_CRL_RTOFF
)) == 0);

386 
	}
}

400 
	$πc_auto_awake
(
rcc_osc
 
˛ock_sour˚
, 
uöt32_t
 
¥esˇÀ_vÆ
)

402 
uöt32_t
 
ªg32
;

405 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_PWR
);

406 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_BKP
);

408 
ªg32
 = 
	`rcc_πc_˛ock_íabÀd_Êag
();

410 i‡(
ªg32
 != 0) {

411 
	`πc_awake_‰om_°™dby
();

413 
	`πc_awake_‰om_off
(
˛ock_sour˚
);

414 
	`πc_£t_¥esˇÀ_vÆ
(
¥esˇÀ_vÆ
);

416 
	}
}

	@lib/libopencm3/lib/stm32/f1/timer.c

31 
	~<lib›ícm3/°m32/timî.h
>

43 
	$timî_ic_£t_pﬁ¨ôy
(
uöt32_t
 
timî_≥rùhîÆ
, 
tim_ic_id
 
ic
,

44 
tim_ic_pﬁ
 
pﬁ
)

46 i‡(
pﬁ
) {

47 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë|(0x2 << (
ic
 * 4));

49 
	`TIM_CCER
(
timî_≥rùhîÆ
Ë&~(0x2 << (
ic
 * 4));

51 
	}
}

	@lib/libopencm3/lib/stm32/f1/vector_nvic.c

15 
	$wwdg_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

16 
	$pvd_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

17 
	$èm≥r_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

18 
	$πc_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

19 
	$Êash_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

20 
	$rcc_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

21 
	$exti0_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

22 
	$exti1_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

23 
	$exti2_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

24 
	$exti3_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

25 
	$exti4_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

26 
	$dma1_ch™√l1_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

27 
	$dma1_ch™√l2_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

28 
	$dma1_ch™√l3_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

29 
	$dma1_ch™√l4_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

30 
	$dma1_ch™√l5_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

31 
	$dma1_ch™√l6_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

32 
	$dma1_ch™√l7_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

33 
	$adc1_2_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

34 
	$usb_hp_ˇn_tx_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

35 
	$usb_Õ_ˇn_rx0_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

36 
	$ˇn_rx1_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

37 
	$ˇn_s˚_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

38 
	$exti9_5_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

39 
	$tim1_brk_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

40 
	$tim1_up_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

41 
	$tim1_åg_com_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

42 
	$tim1_cc_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

43 
	$tim2_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

44 
	$tim3_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

45 
	$tim4_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

46 
	$i2c1_ev_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

47 
	$i2c1_î_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

48 
	$i2c2_ev_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

49 
	$i2c2_î_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

50 
	$•i1_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

51 
	$•i2_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

52 
	$ußπ1_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

53 
	$ußπ2_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

54 
	$ußπ3_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

55 
	$exti15_10_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

56 
	$πc_Æ¨m_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

57 
	$usb_wakeup_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

58 
	$tim8_brk_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

59 
	$tim8_up_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

60 
	$tim8_åg_com_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

61 
	$tim8_cc_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

62 
	$adc3_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

63 
	$fsmc_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

64 
	$sdio_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

65 
	$tim5_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

66 
	$•i3_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

67 
	$u¨t4_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

68 
	$u¨t5_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

69 
	$tim6_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

70 
	$tim7_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

71 
	$dma2_ch™√l1_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

72 
	$dma2_ch™√l2_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

73 
	$dma2_ch™√l3_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

74 
	$dma2_ch™√l4_5_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

75 
	$dma2_ch™√l5_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

76 
	$ëh_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

77 
	$ëh_wkup_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

78 
	$ˇn2_tx_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

79 
	$ˇn2_rx0_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

80 
	$ˇn2_rx1_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

81 
	$ˇn2_s˚_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

82 
	$Ÿg_fs_i§
(Ë
	`__©åibuã__
((
wók
, 
	`Æüs
("blocking_handler")));

91 
	#IRQ_HANDLERS
 \

92 [
NVIC_WWDG_IRQ
] = 
wwdg_i§
, \

93 [
NVIC_PVD_IRQ
] = 
pvd_i§
, \

94 [
NVIC_TAMPER_IRQ
] = 
èm≥r_i§
, \

95 [
NVIC_RTC_IRQ
] = 
πc_i§
, \

96 [
NVIC_FLASH_IRQ
] = 
Êash_i§
, \

97 [
NVIC_RCC_IRQ
] = 
rcc_i§
, \

98 [
NVIC_EXTI0_IRQ
] = 
exti0_i§
, \

99 [
NVIC_EXTI1_IRQ
] = 
exti1_i§
, \

100 [
NVIC_EXTI2_IRQ
] = 
exti2_i§
, \

101 [
NVIC_EXTI3_IRQ
] = 
exti3_i§
, \

102 [
NVIC_EXTI4_IRQ
] = 
exti4_i§
, \

103 [
NVIC_DMA1_CHANNEL1_IRQ
] = 
dma1_ch™√l1_i§
, \

104 [
NVIC_DMA1_CHANNEL2_IRQ
] = 
dma1_ch™√l2_i§
, \

105 [
NVIC_DMA1_CHANNEL3_IRQ
] = 
dma1_ch™√l3_i§
, \

106 [
NVIC_DMA1_CHANNEL4_IRQ
] = 
dma1_ch™√l4_i§
, \

107 [
NVIC_DMA1_CHANNEL5_IRQ
] = 
dma1_ch™√l5_i§
, \

108 [
NVIC_DMA1_CHANNEL6_IRQ
] = 
dma1_ch™√l6_i§
, \

109 [
NVIC_DMA1_CHANNEL7_IRQ
] = 
dma1_ch™√l7_i§
, \

110 [
NVIC_ADC1_2_IRQ
] = 
adc1_2_i§
, \

111 [
NVIC_USB_HP_CAN_TX_IRQ
] = 
usb_hp_ˇn_tx_i§
, \

112 [
NVIC_USB_LP_CAN_RX0_IRQ
] = 
usb_Õ_ˇn_rx0_i§
, \

113 [
NVIC_CAN_RX1_IRQ
] = 
ˇn_rx1_i§
, \

114 [
NVIC_CAN_SCE_IRQ
] = 
ˇn_s˚_i§
, \

115 [
NVIC_EXTI9_5_IRQ
] = 
exti9_5_i§
, \

116 [
NVIC_TIM1_BRK_IRQ
] = 
tim1_brk_i§
, \

117 [
NVIC_TIM1_UP_IRQ
] = 
tim1_up_i§
, \

118 [
NVIC_TIM1_TRG_COM_IRQ
] = 
tim1_åg_com_i§
, \

119 [
NVIC_TIM1_CC_IRQ
] = 
tim1_cc_i§
, \

120 [
NVIC_TIM2_IRQ
] = 
tim2_i§
, \

121 [
NVIC_TIM3_IRQ
] = 
tim3_i§
, \

122 [
NVIC_TIM4_IRQ
] = 
tim4_i§
, \

123 [
NVIC_I2C1_EV_IRQ
] = 
i2c1_ev_i§
, \

124 [
NVIC_I2C1_ER_IRQ
] = 
i2c1_î_i§
, \

125 [
NVIC_I2C2_EV_IRQ
] = 
i2c2_ev_i§
, \

126 [
NVIC_I2C2_ER_IRQ
] = 
i2c2_î_i§
, \

127 [
NVIC_SPI1_IRQ
] = 
•i1_i§
, \

128 [
NVIC_SPI2_IRQ
] = 
•i2_i§
, \

129 [
NVIC_USART1_IRQ
] = 
ußπ1_i§
, \

130 [
NVIC_USART2_IRQ
] = 
ußπ2_i§
, \

131 [
NVIC_USART3_IRQ
] = 
ußπ3_i§
, \

132 [
NVIC_EXTI15_10_IRQ
] = 
exti15_10_i§
, \

133 [
NVIC_RTC_ALARM_IRQ
] = 
πc_Æ¨m_i§
, \

134 [
NVIC_USB_WAKEUP_IRQ
] = 
usb_wakeup_i§
, \

135 [
NVIC_TIM8_BRK_IRQ
] = 
tim8_brk_i§
, \

136 [
NVIC_TIM8_UP_IRQ
] = 
tim8_up_i§
, \

137 [
NVIC_TIM8_TRG_COM_IRQ
] = 
tim8_åg_com_i§
, \

138 [
NVIC_TIM8_CC_IRQ
] = 
tim8_cc_i§
, \

139 [
NVIC_ADC3_IRQ
] = 
adc3_i§
, \

140 [
NVIC_FSMC_IRQ
] = 
fsmc_i§
, \

141 [
NVIC_SDIO_IRQ
] = 
sdio_i§
, \

142 [
NVIC_TIM5_IRQ
] = 
tim5_i§
, \

143 [
NVIC_SPI3_IRQ
] = 
•i3_i§
, \

144 [
NVIC_UART4_IRQ
] = 
u¨t4_i§
, \

145 [
NVIC_UART5_IRQ
] = 
u¨t5_i§
, \

146 [
NVIC_TIM6_IRQ
] = 
tim6_i§
, \

147 [
NVIC_TIM7_IRQ
] = 
tim7_i§
, \

148 [
NVIC_DMA2_CHANNEL1_IRQ
] = 
dma2_ch™√l1_i§
, \

149 [
NVIC_DMA2_CHANNEL2_IRQ
] = 
dma2_ch™√l2_i§
, \

150 [
NVIC_DMA2_CHANNEL3_IRQ
] = 
dma2_ch™√l3_i§
, \

151 [
NVIC_DMA2_CHANNEL4_5_IRQ
] = 
dma2_ch™√l4_5_i§
, \

152 [
NVIC_DMA2_CHANNEL5_IRQ
] = 
dma2_ch™√l5_i§
, \

153 [
NVIC_ETH_IRQ
] = 
ëh_i§
, \

154 [
NVIC_ETH_WKUP_IRQ
] = 
ëh_wkup_i§
, \

155 [
NVIC_CAN2_TX_IRQ
] = 
ˇn2_tx_i§
, \

156 [
NVIC_CAN2_RX0_IRQ
] = 
ˇn2_rx0_i§
, \

157 [
NVIC_CAN2_RX1_IRQ
] = 
ˇn2_rx1_i§
, \

158 [
NVIC_CAN2_SCE_IRQ
] = 
ˇn2_s˚_i§
, \

159 [
NVIC_OTG_FS_IRQ
] = 
Ÿg_fs_i§


	)

	@lib/libopencm3/lib/stm32/f2/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 
	gLIBNAME
 = 
lib›ícm3_°m32f2


21 
SRCLIBDIR
 ?= ../..

23 
CC
 = 
	$$
(
PREFIX
)
gcc


24 
AR
 = 
	$$
(
PREFIX
)
¨


25 
TGT_CFLAGS
 = -
Os
 \

26 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

27 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

28 -
Wundef
 -
Wshadow
 \

29 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

30 -
m˝u
=
c‹ãx
-
m3
 -
mthumb
 
	`$
(
FP_FLAGS
Ë-
W°ri˘
-
¥ŸŸy≥s
 \

31 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DSTM32F2


32 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

33 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

34 #ARFLAGS = 
rcsv


35 
ARFLAGS
 = 
rcs


37 
OBJS
 +
¸c_comm⁄_Æl
.
o


38 
OBJS
 +
¸y±o_comm⁄_f24
.
o


39 
OBJS
 +
dac_comm⁄_Æl
.
o


40 
OBJS
 +
desig_comm⁄_Æl
.
o
 
desig_comm⁄_v1
.o

41 
OBJS
 +
dma_comm⁄_f24
.
o


42 
OBJS
 +
exti_comm⁄_Æl
.
o


43 
OBJS
 +
Êash
.
o
 
Êash_comm⁄_Æl
.ÿ
Êash_comm⁄_f
.ÿ
Êash_comm⁄_f24
.ÿ
Êash_comm⁄_idˇche
.o

44 
OBJS
 +
gpio_comm⁄_Æl
.
o
 
gpio_comm⁄_f0234
.o

45 
OBJS
 +
hash_comm⁄_f24
.
o


46 
OBJS
 +
i2c_comm⁄_v1
.
o


47 
OBJS
 +
iwdg_comm⁄_Æl
.
o


48 
OBJS
 +
rcc
.
o
 
rcc_comm⁄_Æl
.o

49 
OBJS
 +
∫g_comm⁄_v1
.
o


50 
OBJS
 +
πc_comm⁄_l1f024
.
o


51 
OBJS
 +
•i_comm⁄_Æl
.
o
 
•i_comm⁄_v1
.ÿ
•i_comm⁄_v1_‰f
.o

52 
OBJS
 +
timî_comm⁄_Æl
.
o
 
timî_comm⁄_f0234
.ÿ
timî_comm⁄_f24
.o

53 
OBJS
 +
ußπ_comm⁄_Æl
.
o
 
ußπ_comm⁄_f124
.o

55 
OBJS
 +
usb
.
o
 
usb_°™d¨d
.ÿ
usb_c⁄åﬁ
.ÿ
usb_msc
.o

56 
OBJS
 +
usb_hid
.
o


57 
OBJS
 +
usb_dwc_comm⁄
.
o
 
usb_f107
.ÿ
usb_f207
.o

59 
VPATH
 +../../
usb
:../:../../
cm3
:../
comm⁄


61 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/stm32/f2/crypto.c

31 
	~<lib›ícm3/°m32/¸y±o.h
>

	@lib/libopencm3/lib/stm32/f2/flash.c

50 
	~<lib›ícm3/°m32/Êash.h
>

52 
	$Êash_waô_f‹_œ°_›î©i⁄
()

54 (
FLASH_SR
 & 
FLASH_SR_BSY
) == FLASH_SR_BSY);

55 
	}
}

63 
	$Êash_˛ór_pg£º_Êag
()

65 
FLASH_SR
 |
FLASH_SR_PGSERR
;

66 
	}
}

73 
	$Êash_˛ór_°©us_Êags
()

75 
	`Êash_˛ór_pg£º_Êag
();

76 
	`Êash_˛ór_pg´º_Êag
();

77 
	`Êash_˛ór_wΩîr_Êag
();

78 
	`Êash_˛ór_pg≥º_Êag
();

79 
	`Êash_˛ór_e›_Êag
();

80 
	}
}

	@lib/libopencm3/lib/stm32/f2/i2c.c

31 
	~<lib›ícm3/°m32/i2c.h
>

	@lib/libopencm3/lib/stm32/f2/rcc.c

40 
	~<lib›ícm3/cm3/as£π.h
>

41 
	~<lib›ícm3/°m32/rcc.h
>

42 
	~<lib›ícm3/°m32/Êash.h
>

47 
uöt32_t
 
	grcc_ahb_‰equícy
 = 16000000;

48 
uöt32_t
 
	grcc_≠b1_‰equícy
 = 16000000;

49 
uöt32_t
 
	grcc_≠b2_‰equícy
 = 16000000;

51 c⁄° 
rcc_˛ock_sˇÀ
 
	grcc_h£_8mhz_3v3
[
RCC_CLOCK_3V3_END
] = {

53 .
∂lm
 = 8,

54 .
	g∂ 
 = 240,

55 .
	g∂Õ
 = 2,

56 .
	g∂lq
 = 5,

57 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

58 .
	gµª1
 = 
RCC_CFGR_PPRE_DIV_4
,

59 .
	gµª2
 = 
RCC_CFGR_PPRE_DIV_2
,

60 .
	gÊash_c⁄fig
 = 
FLASH_ACR_DCEN
 | 
FLASH_ACR_ICEN
 |

61 
FLASH_ACR_LATENCY_3WS
,

62 .
	g≠b1_‰equícy
 = 30000000,

63 .
	g≠b2_‰equícy
 = 60000000,

67 
	$rcc_osc_ªady_öt_˛ór
(
rcc_osc
 
osc
)

69 
osc
) {

70 
RCC_PLL
:

71 
RCC_CIR
 |
RCC_CIR_PLLRDYC
;

73 
RCC_HSE
:

74 
RCC_CIR
 |
RCC_CIR_HSERDYC
;

76 
RCC_HSI
:

77 
RCC_CIR
 |
RCC_CIR_HSIRDYC
;

79 
RCC_LSE
:

80 
RCC_CIR
 |
RCC_CIR_LSERDYC
;

82 
RCC_LSI
:

83 
RCC_CIR
 |
RCC_CIR_LSIRDYC
;

86 
	}
}

88 
	$rcc_osc_ªady_öt_íabÀ
(
rcc_osc
 
osc
)

90 
osc
) {

91 
RCC_PLL
:

92 
RCC_CIR
 |
RCC_CIR_PLLRDYIE
;

94 
RCC_HSE
:

95 
RCC_CIR
 |
RCC_CIR_HSERDYIE
;

97 
RCC_HSI
:

98 
RCC_CIR
 |
RCC_CIR_HSIRDYIE
;

100 
RCC_LSE
:

101 
RCC_CIR
 |
RCC_CIR_LSERDYIE
;

103 
RCC_LSI
:

104 
RCC_CIR
 |
RCC_CIR_LSIRDYIE
;

107 
	}
}

109 
	$rcc_osc_ªady_öt_dißbÀ
(
rcc_osc
 
osc
)

111 
osc
) {

112 
RCC_PLL
:

113 
RCC_CIR
 &~
RCC_CIR_PLLRDYIE
;

115 
RCC_HSE
:

116 
RCC_CIR
 &~
RCC_CIR_HSERDYIE
;

118 
RCC_HSI
:

119 
RCC_CIR
 &~
RCC_CIR_HSIRDYIE
;

121 
RCC_LSE
:

122 
RCC_CIR
 &~
RCC_CIR_LSERDYIE
;

124 
RCC_LSI
:

125 
RCC_CIR
 &~
RCC_CIR_LSIRDYIE
;

128 
	}
}

130 
	$rcc_osc_ªady_öt_Êag
(
rcc_osc
 
osc
)

132 
osc
) {

133 
RCC_PLL
:

134  ((
RCC_CIR
 & 
RCC_CIR_PLLRDYF
) != 0);

136 
RCC_HSE
:

137  ((
RCC_CIR
 & 
RCC_CIR_HSERDYF
) != 0);

139 
RCC_HSI
:

140  ((
RCC_CIR
 & 
RCC_CIR_HSIRDYF
) != 0);

142 
RCC_LSE
:

143  ((
RCC_CIR
 & 
RCC_CIR_LSERDYF
) != 0);

145 
RCC_LSI
:

146  ((
RCC_CIR
 & 
RCC_CIR_LSIRDYF
) != 0);

150 
	`cm3_as£π_nŸ_ªached
();

151 
	}
}

153 
	$rcc_css_öt_˛ór
()

155 
RCC_CIR
 |
RCC_CIR_CSSC
;

156 
	}
}

158 
	$rcc_css_öt_Êag
()

160  ((
RCC_CIR
 & 
RCC_CIR_CSSF
) != 0);

161 
	}
}

163 
boﬁ
 
	$rcc_is_osc_ªady
(
rcc_osc
 
osc
)

165 
osc
) {

166 
RCC_PLL
:

167  
RCC_CR
 & 
RCC_CR_PLLRDY
;

168 
RCC_HSE
:

169  
RCC_CR
 & 
RCC_CR_HSERDY
;

170 
RCC_HSI
:

171  
RCC_CR
 & 
RCC_CR_HSIRDY
;

172 
RCC_LSE
:

173  
RCC_BDCR
 & 
RCC_BDCR_LSERDY
;

174 
RCC_LSI
:

175  
RCC_CSR
 & 
RCC_CSR_LSIRDY
;

177  
Ál£
;

178 
	}
}

180 
	$rcc_waô_f‹_osc_ªady
(
rcc_osc
 
osc
)

182 !
	`rcc_is_osc_ªady
(
osc
));

183 
	}
}

185 
	$rcc_waô_f‹_sys˛k_°©us
(
rcc_osc
 
osc
)

187 
osc
) {

188 
RCC_PLL
:

189 ((
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
) !=

190 
RCC_CFGR_SWS_PLL
);

192 
RCC_HSE
:

193 ((
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
) !=

194 
RCC_CFGR_SWS_HSE
);

196 
RCC_HSI
:

197 ((
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
) !=

198 
RCC_CFGR_SWS_HSI
);

204 
	}
}

206 
	$rcc_osc_⁄
(
rcc_osc
 
osc
)

208 
osc
) {

209 
RCC_PLL
:

210 
RCC_CR
 |
RCC_CR_PLLON
;

212 
RCC_HSE
:

213 
RCC_CR
 |
RCC_CR_HSEON
;

215 
RCC_HSI
:

216 
RCC_CR
 |
RCC_CR_HSION
;

218 
RCC_LSE
:

219 
RCC_BDCR
 |
RCC_BDCR_LSEON
;

221 
RCC_LSI
:

222 
RCC_CSR
 |
RCC_CSR_LSION
;

225 
	}
}

227 
	$rcc_osc_off
(
rcc_osc
 
osc
)

229 
osc
) {

230 
RCC_PLL
:

231 
RCC_CR
 &~
RCC_CR_PLLON
;

233 
RCC_HSE
:

234 
RCC_CR
 &~
RCC_CR_HSEON
;

236 
RCC_HSI
:

237 
RCC_CR
 &~
RCC_CR_HSION
;

239 
RCC_LSE
:

240 
RCC_BDCR
 &~
RCC_BDCR_LSEON
;

242 
RCC_LSI
:

243 
RCC_CSR
 &~
RCC_CSR_LSION
;

246 
	}
}

248 
	$rcc_css_íabÀ
()

250 
RCC_CR
 |
RCC_CR_CSSON
;

251 
	}
}

253 
	$rcc_css_dißbÀ
()

255 
RCC_CR
 &~
RCC_CR_CSSON
;

256 
	}
}

258 
	$rcc_£t_sys˛k_sour˚
(
uöt32_t
 
˛k
)

260 
uöt32_t
 
ªg32
;

262 
ªg32
 = 
RCC_CFGR
;

263 
ªg32
 &= ~((1 << 1) | (1 << 0));

264 
RCC_CFGR
 = (
ªg32
 | 
˛k
);

265 
	}
}

267 
	$rcc_£t_∂l_sour˚
(
uöt32_t
 
∂l§c
)

269 
uöt32_t
 
ªg32
;

271 
ªg32
 = 
RCC_PLLCFGR
;

272 
ªg32
 &= ~(1 << 22);

273 
RCC_PLLCFGR
 = (
ªg32
 | (
∂l§c
 << 22));

274 
	}
}

276 
	$rcc_£t_µª2
(
uöt32_t
 
µª2
)

278 
uöt32_t
 
ªg32
;

280 
ªg32
 = 
RCC_CFGR
;

281 
ªg32
 &= ~((1 << 13) | (1 << 14) | (1 << 15));

282 
RCC_CFGR
 = (
ªg32
 | (
µª2
 << 13));

283 
	}
}

285 
	$rcc_£t_µª1
(
uöt32_t
 
µª1
)

287 
uöt32_t
 
ªg32
;

289 
ªg32
 = 
RCC_CFGR
;

290 
ªg32
 &= ~((1 << 10) | (1 << 11) | (1 << 12));

291 
RCC_CFGR
 = (
ªg32
 | (
µª1
 << 10));

292 
	}
}

294 
	$rcc_£t_h¥e
(
uöt32_t
 
h¥e
)

296 
uöt32_t
 
ªg32
;

298 
ªg32
 = 
RCC_CFGR
;

299 
ªg32
 &= ~((1 << 4) | (1 << 5) | (1 << 6) | (1 << 7));

300 
RCC_CFGR
 = (
ªg32
 | (
h¥e
 << 4));

301 
	}
}

303 
	$rcc_£t_π˝ª
(
uöt32_t
 
π˝ª
)

305 
uöt32_t
 
ªg32
;

307 
ªg32
 = 
RCC_CFGR
;

308 
ªg32
 &= ~((1 << 16) | (1 << 17) | (1 << 18) | (1 << 19) | (1 << 20));

309 
RCC_CFGR
 = (
ªg32
 | (
π˝ª
 << 16));

310 
	}
}

312 
	$rcc_£t_maö_∂l_hsi
(
uöt32_t
 
∂lm
, uöt32_à
∂ 
, uöt32_à
∂Õ
,

313 
uöt32_t
 
∂lq
)

315 
RCC_PLLCFGR
 = (
∂lm
 << 
RCC_PLLCFGR_PLLM_SHIFT
) |

316 (
∂ 
 << 
RCC_PLLCFGR_PLLN_SHIFT
) |

317 (((
∂Õ
 >> 1Ë- 1Ë<< 
RCC_PLLCFGR_PLLP_SHIFT
) |

318 (
∂lq
 << 
RCC_PLLCFGR_PLLQ_SHIFT
);

319 
	}
}

321 
	$rcc_£t_maö_∂l_h£
(
uöt32_t
 
∂lm
, uöt32_à
∂ 
, uöt32_à
∂Õ
,

322 
uöt32_t
 
∂lq
)

324 
RCC_PLLCFGR
 = (
∂lm
 << 
RCC_PLLCFGR_PLLM_SHIFT
) |

325 (
∂ 
 << 
RCC_PLLCFGR_PLLN_SHIFT
) |

326 (((
∂Õ
 >> 1Ë- 1Ë<< 
RCC_PLLCFGR_PLLP_SHIFT
) |

327 
RCC_PLLCFGR_PLLSRC
 |

328 (
∂lq
 << 
RCC_PLLCFGR_PLLQ_SHIFT
);

329 
	}
}

331 
uöt32_t
 
	$rcc_sy°em_˛ock_sour˚
()

334  (
RCC_CFGR
 & 0x000c) >> 2;

335 
	}
}

337 
	$rcc_˛ock_£tup_h£_3v3
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
)

340 
	`rcc_osc_⁄
(
RCC_HSI
);

341 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSI
);

344 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_HSI
);

347 
	`rcc_osc_⁄
(
RCC_HSE
);

348 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSE
);

354 
	`rcc_£t_h¥e
(
˛ock
->
h¥e
);

355 
	`rcc_£t_µª1
(
˛ock
->
µª1
);

356 
	`rcc_£t_µª2
(
˛ock
->
µª2
);

359 
	`rcc_osc_off
(
RCC_PLL
);

362 
	`rcc_£t_maö_∂l_h£
(
˛ock
->
∂lm
, clock->
∂ 
,

363 
˛ock
->
∂Õ
, clock->
∂lq
);

366 
	`rcc_osc_⁄
(
RCC_PLL
);

367 
	`rcc_waô_f‹_osc_ªady
(
RCC_PLL
);

370 
	`Êash_£t_ws
(
˛ock
->
Êash_c⁄fig
);

373 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_PLL
);

376 
	`rcc_waô_f‹_sys˛k_°©us
(
RCC_PLL
);

379 
rcc_≠b1_‰equícy
 = 
˛ock
->
≠b1_‰equícy
;

380 
rcc_≠b2_‰equícy
 = 
˛ock
->
≠b2_‰equícy
;

381 
	}
}

383 
	$rcc_backupdomaö_ª£t
()

386 
RCC_BDCR
 |
RCC_BDCR_BDRST
;

389 
RCC_BDCR
 &~
RCC_BDCR_BDRST
;

390 
	}
}

	@lib/libopencm3/lib/stm32/f2/rng.c

31 
	~<lib›ícm3/°m32/∫g.h
>

	@lib/libopencm3/lib/stm32/f3/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 
	gLIBNAME
 = 
lib›ícm3_°m32f3


21 
SRCLIBDIR
 ?= ../..

23 
FP_FLAGS
 ?-
mÊﬂt
-
abi
=
h¨d
 -
mÂu
=
Âv4
-
•
-
d16


24 
CC
 = 
	$$
(
PREFIX
)
gcc


25 
AR
 = 
	$$
(
PREFIX
)
¨


26 
TGT_CFLAGS
 = -
Os
 \

27 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

28 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

29 -
Wundef
 -
Wshadow
 \

30 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

31 -
m˝u
=
c‹ãx
-
m4
 -
mthumb
 
	`$
(
FP_FLAGS
Ë-
W°ri˘
-
¥ŸŸy≥s
 \

32 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DSTM32F3


33 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

34 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

36 
ARFLAGS
 = 
rcs


38 
OBJS
 +
adc
.
o
 
adc_comm⁄_v2
.ÿ
adc_comm⁄_v2_mu…i
.o

39 
OBJS
 +
ˇn
.
o


40 
OBJS
 +
¸c_comm⁄_Æl
.
o
 
¸c_v2
.o

41 
OBJS
 +
dac_comm⁄_Æl
.
o


42 
OBJS
 +
desig_comm⁄_Æl
.
o
 
desig_comm⁄_v1
.o

43 
OBJS
 +
dma_comm⁄_l1f013
.
o


44 
OBJS
 +
exti_comm⁄_Æl
.
o


45 
OBJS
 +
Êash
.
o
 
Êash_comm⁄_Æl
.ÿ
Êash_comm⁄_f
.o

46 
OBJS
 +
gpio_comm⁄_Æl
.
o
 
gpio_comm⁄_f0234
.o

47 
OBJS
 +
i2c_comm⁄_v2
.
o


48 
OBJS
 +
iwdg_comm⁄_Æl
.
o


49 
OBJS
 +
pwr_comm⁄_v1
.
o


50 
OBJS
 +
rcc
.
o
 
rcc_comm⁄_Æl
.o

51 
OBJS
 +
•i_comm⁄_Æl
.
o
 
•i_comm⁄_v2
.o

52 
OBJS
 +
timî_comm⁄_Æl
.
o
 
timî_comm⁄_f0234
.o

53 
OBJS
 +
ußπ_comm⁄_v2
.
o
 
ußπ_comm⁄_Æl
.o

55 
OBJS
 +
usb
.
o
 
usb_c⁄åﬁ
.ÿ
usb_°™d¨d
.ÿ
usb_msc
.o

56 
OBJS
 +
usb_hid
.
o


57 
OBJS
 +
°_usbfs_c‹e
.
o
 
°_usbfs_v1
.o

59 
VPATH
 +../../
usb
:../:../../
cm3
:../
comm⁄


61 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/stm32/f3/adc.c

84 
	~<lib›ícm3/°m32/adc.h
>

99 
	$adc_íabÀ_™Æog_w©chdog_ªguœr
(
uöt32_t
 
adc
)

101 
	`ADC_CFGR1
(
adc
Ë|
ADC_CFGR1_AWD1EN
;

102 
	}
}

114 
	$adc_dißbÀ_™Æog_w©chdog_ªguœr
(
uöt32_t
 
adc
)

116 
	`ADC_CFGR1
(
adc
Ë&~
ADC_CFGR1_AWD1EN
;

117 
	}
}

130 
	$adc_íabÀ_™Æog_w©chdog_öje˘ed
(
uöt32_t
 
adc
)

132 
	`ADC_CFGR1
(
adc
Ë|
ADC_CFGR1_JAWD1EN
;

133 
	}
}

142 
	$adc_dißbÀ_™Æog_w©chdog_öje˘ed
(
uöt32_t
 
adc
)

144 
	`ADC_CFGR1
(
adc
Ë&~
ADC_CFGR1_JAWD1EN
;

145 
	}
}

161 
	$adc_íabÀ_disc⁄töuous_mode_ªguœr
(
uöt32_t
 
adc
, 
uöt8_t
 
Àngth
)

163 i‡((
Àngth
-1) > 7) {

166 
	`ADC_CFGR1
(
adc
Ë|
ADC_CFGR1_DISCEN
;

167 
	`ADC_CFGR1
(
adc
Ë|((
Àngth
-1Ë<< 
ADC_CFGR1_DISCNUM_SHIFT
);

168 
	}
}

177 
	$adc_dißbÀ_disc⁄töuous_mode_ªguœr
(
uöt32_t
 
adc
)

179 
	`ADC_CFGR1
(
adc
Ë&~
ADC_CFGR1_DISCEN
;

180 
	}
}

193 
	$adc_íabÀ_disc⁄töuous_mode_öje˘ed
(
uöt32_t
 
adc
)

195 
	`ADC_CFGR1
(
adc
Ë|
ADC_CFGR1_JDISCEN
;

196 
	}
}

205 
	$adc_dißbÀ_disc⁄töuous_mode_öje˘ed
(
uöt32_t
 
adc
)

207 
	`ADC_CFGR1
(
adc
Ë&~
ADC_CFGR1_JDISCEN
;

208 
	}
}

221 
	$adc_íabÀ_autom©ic_öje˘ed_group_c⁄vîsi⁄
(
uöt32_t
 
adc
)

223 
	`adc_dißbÀ_exã∫Æ_åiggî_öje˘ed
(
adc
);

224 
	`ADC_CFGR1
(
adc
Ë|
ADC_CFGR1_JAUTO
;

225 
	}
}

234 
	$adc_dißbÀ_autom©ic_öje˘ed_group_c⁄vîsi⁄
(
uöt32_t
 
adc
)

236 
	`ADC_CFGR1
(
adc
Ë&~
ADC_CFGR1_JAUTO
;

237 
	}
}

256 
	$adc_íabÀ_™Æog_w©chdog_⁄_Æl_ch™√ls
(
uöt32_t
 
adc
)

258 
	`ADC_CFGR1
(
adc
Ë&~
ADC_CFGR1_AWD1SGL
;

259 
	}
}

280 
	$adc_íabÀ_™Æog_w©chdog_⁄_£À˘ed_ch™√l
(
uöt32_t
 
adc
,

281 
uöt8_t
 
ch™√l
)

283 
	`ADC_CFGR1
(
adc
Ë(ADC_CFGR1◊dcË& ~
ADC_CFGR1_AWD1CH
) |

284 
	`ADC_CFGR1_AWD1CH_VAL
(
ch™√l
);

286 
	`ADC_CFGR1
(
adc
Ë|
ADC_CFGR1_AWD1EN
 | 
ADC_CFGR1_AWD1SGL
;

287 
	}
}

297 
	$adc_íabÀ_eoc_öãºu±_öje˘ed
(
uöt32_t
 
adc
)

299 
	`ADC_IER
(
adc
Ë|
ADC_IER_JEOCIE
;

300 
	}
}

309 
	$adc_dißbÀ_eoc_öãºu±_öje˘ed
(
uöt32_t
 
adc
)

311 
	`ADC_IER
(
adc
Ë&~
ADC_IER_JEOCIE
;

312 
	}
}

321 
	$adc_íabÀ_eos_öãºu±_öje˘ed
(
uöt32_t
 
adc
)

323 
	`ADC_IER
(
adc
Ë|
ADC_IER_JEOSIE
;

324 
	}
}

333 
	$adc_dißbÀ_eos_öãºu±_öje˘ed
(
uöt32_t
 
adc
)

335 
	`ADC_IER
(
adc
Ë&~
ADC_IER_JEOSIE
;

336 
	}
}

346 
	$adc_íabÀ_Æl_awd_öãºu±
(
uöt32_t
 
adc
)

348 
	`ADC_IER
(
adc
Ë|
ADC_IER_AWD1IE
;

349 
	`ADC_IER
(
adc
Ë|
ADC_IER_AWD2IE
;

350 
	`ADC_IER
(
adc
Ë|
ADC_IER_AWD3IE
;

351 
	}
}

360 
	$adc_dißbÀ_Æl_awd_öãºu±
(
uöt32_t
 
adc
)

362 
	`ADC_IER
(
adc
Ë&~
ADC_IER_AWD1IE
;

363 
	`ADC_IER
(
adc
Ë&~
ADC_IER_AWD2IE
;

364 
	`ADC_IER
(
adc
Ë&~
ADC_IER_AWD3IE
;

365 
	}
}

374 
	$adc_íabÀ_eos_öãºu±
(
uöt32_t
 
adc
)

376 
	`ADC_IER
(
adc
Ë|
ADC_IER_EOSIE
;

377 
	}
}

386 
	$adc_dißbÀ_eos_öãºu±
(
uöt32_t
 
adc
)

388 
	`ADC_IER
(
adc
Ë&~
ADC_IER_EOSIE
;

389 
	}
}

404 
	$adc_°¨t_c⁄vîsi⁄_öje˘ed
(
uöt32_t
 
adc
)

407 
	`ADC_CR
(
adc
Ë|
ADC_CR_JADSTART
;

408 
	}
}

416 
	$adc_£t_w©chdog_high_thªshﬁd
(
uöt32_t
 
adc
, 
uöt16_t
 
thªshﬁd
)

418 
uöt32_t
 
ªg32
 = 0;

419 
uöt32_t
 
mask
 = 0xf000ffff;

421 
ªg32
 |(
thªshﬁd
 << 16);

422 
ªg32
 &~
mask
;

424 
	`ADC_TR1
(
adc
Ë(ADC_TR1◊dcË& 
mask
Ë| 
ªg32
;

425 
	`ADC_TR2
(
adc
Ë(ADC_TR2◊dcË& 
mask
Ë| 
ªg32
;

426 
	`ADC_TR3
(
adc
Ë(ADC_TR3◊dcË& 
mask
Ë| 
ªg32
;

427 
	}
}

434 
	$adc_£t_w©chdog_low_thªshﬁd
(
uöt32_t
 
adc
, 
uöt16_t
 
thªshﬁd
)

436 
uöt32_t
 
ªg32
 = 0;

437 
uöt32_t
 
mask
 = 0xfffff000;

438 
ªg32
 = (
uöt32_t
)
thªshﬁd
;

439 
ªg32
 &~
mask
;

441 
	`ADC_TR1
(
adc
Ë(ADC_TR1◊dcË& 
mask
Ë| 
ªg32
;

442 
	`ADC_TR2
(
adc
Ë(ADC_TR2◊dcË& 
mask
Ë| 
ªg32
;

443 
	`ADC_TR3
(
adc
Ë(ADC_TR3◊dcË& 
mask
Ë| 
ªg32
;

444 
	}
}

461 
	$adc_£t_öje˘ed_£quí˚
(
uöt32_t
 
adc
, 
uöt8_t
 
Àngth
, uöt8_à
ch™√l
[])

463 
uöt32_t
 
ªg32
 = 0;

464 
uöt8_t
 
i
 = 0;

467 i‡((
Àngth
 - 1) > 3) {

471 
i
 = 0; i < 
Àngth
; i++) {

472 
ªg32
 |
	`ADC_JSQR_JSQ_VAL
(4 - 
i
, 
ch™√l
[
Àngth
 - i - 1]);

475 
ªg32
 |
	`ADC_JSQR_JL_VAL
(
Àngth
);

477 
	`ADC_JSQR
(
adc
Ë
ªg32
;

478 
	}
}

491 
boﬁ
 
	$adc_eoc_öje˘ed
(
uöt32_t
 
adc
)

493  
	`ADC_ISR
(
adc
Ë& 
ADC_ISR_JEOC
;

494 
	}
}

506 
boﬁ
 
	$adc_eos_öje˘ed
(
uöt32_t
 
adc
)

508  
	`ADC_ISR
(
adc
Ë& 
ADC_ISR_JEOS
;

509 
	}
}

526 
uöt32_t
 
	$adc_ªad_öje˘ed
(
uöt32_t
 
adc
, 
uöt8_t
 
ªg
)

528 
ªg
) {

530  
	`ADC_JDR1
(
adc
);

532  
	`ADC_JDR2
(
adc
);

534  
	`ADC_JDR3
(
adc
);

536  
	`ADC_JDR4
(
adc
);

539 
	}
}

554 
	$adc_£t_öje˘ed_off£t
(
uöt32_t
 
adc
, 
uöt8_t
 
ªg
, uöt32_à
off£t
)

556 
ªg
) {

558 
	`ADC_OFR1
(
adc
Ë|
ADC_OFR1_OFFSET1_EN
;

559 
	`ADC_OFR1
(
adc
Ë|
off£t
;

562 
	`ADC_OFR2
(
adc
Ë|
ADC_OFR2_OFFSET2_EN
;

563 
	`ADC_OFR2
(
adc
Ë|
off£t
;

566 
	`ADC_OFR3
(
adc
Ë|
ADC_OFR3_OFFSET3_EN
;

567 
	`ADC_OFR3
(
adc
Ë|
off£t
;

570 
	`ADC_OFR4
(
adc
Ë|
ADC_OFR4_OFFSET4_EN
;

571 
	`ADC_OFR4
(
adc
Ë|
off£t
;

574 
	}
}

585 
	$adc_£t_˛k_¥esˇÀ
(
uöt32_t
 
adc
, uöt32_à
¥esˇÀ
)

587 
uöt32_t
 
ªg32
 = ((
	`ADC_CCR
(
adc
Ë& ~
ADC_CCR_CKMODE_MASK
Ë| 
¥esˇÀ
);

588 
	`ADC_CCR
(
adc
Ë
ªg32
;

589 
	}
}

605 
	$adc_£t_mu…i_mode
(
uöt32_t
 
adc
, uöt32_à
mode
)

607 
	`ADC_CCR
(
adc
Ë&~(
ADC_CCR_DUAL_MASK
 << 
ADC_CCR_DUAL_SHIFT
);

608 
	`ADC_CCR
(
adc
Ë|(
mode
 << 
ADC_CCR_DUAL_SHIFT
);

609 
	}
}

626 
	$adc_íabÀ_exã∫Æ_åiggî_ªguœr
(
uöt32_t
 
adc
, uöt32_à
åiggî
,

627 
uöt32_t
 
pﬁ¨ôy
)

629 
uöt32_t
 
ªg32
 = 
	`ADC_CFGR1
(
adc
);

631 
ªg32
 &~(
ADC_CFGR1_EXTSEL_MASK
 | 
ADC_CFGR1_EXTEN_MASK
);

632 
ªg32
 |(
åiggî
 | 
pﬁ¨ôy
);

633 
	`ADC_CFGR1
(
adc
Ë
ªg32
;

634 
	}
}

643 
	$adc_dißbÀ_exã∫Æ_åiggî_ªguœr
(
uöt32_t
 
adc
)

645 
	`ADC_CFGR1
(
adc
Ë&~
ADC_CFGR1_EXTEN_MASK
;

646 
	}
}

662 
	$adc_íabÀ_exã∫Æ_åiggî_öje˘ed
(
uöt32_t
 
adc
, uöt32_à
åiggî
,

663 
uöt32_t
 
pﬁ¨ôy
)

665 
uöt32_t
 
ªg32
 = 
	`ADC_JSQR
(
adc
);

667 
ªg32
 &~(
ADC_JSQR_JEXTSEL_MASK
 | 
ADC_JSQR_JEXTEN_MASK
);

668 
ªg32
 |(
åiggî
 | 
pﬁ¨ôy
);

669 
	`ADC_JSQR
(
adc
Ë
ªg32
;

670 
	}
}

679 
	$adc_dißbÀ_exã∫Æ_åiggî_öje˘ed
(
uöt32_t
 
adc
)

681 
	`ADC_JSQR
(
adc
Ë&~
ADC_JSQR_JEXTEN_MASK
;

682 
	}
}

696 
boﬁ
 
	$adc_awd
(
uöt32_t
 
adc
)

698  (
	`ADC_ISR
(
adc
Ë& 
ADC_ISR_AWD1
) &&

699 (
	`ADC_ISR
(
adc
Ë& 
ADC_ISR_AWD2
) &&

700 (
	`ADC_ISR
(
adc
Ë& 
ADC_ISR_AWD3
);

701 
	}
}

711 
	$adc_íabÀ_ªguœt‹
(
uöt32_t
 
adc
)

713 
	`ADC_CR
(
adc
Ë&~
ADC_CR_ADVREGEN_MASK
;

714 
	`ADC_CR
(
adc
Ë|
ADC_CR_ADVREGEN_ENABLE
;

715 
	}
}

723 
	$adc_dißbÀ_ªguœt‹
(
uöt32_t
 
adc
)

725 
	`ADC_CR
(
adc
Ë&~
ADC_CR_ADVREGEN_MASK
;

726 
	`ADC_CR
(
adc
Ë|
ADC_CR_ADVREGEN_DISABLE
;

727 
	}
}

	@lib/libopencm3/lib/stm32/f3/flash.c

47 
	~<lib›ícm3/°m32/Êash.h
>

49 
	$Êash_waô_f‹_œ°_›î©i⁄
()

51 (
FLASH_SR
 & 
FLASH_SR_BSY
) == FLASH_SR_BSY);

52 
	}
}

54 
	$Êash_˛ór_pgîr_Êag
()

56 
FLASH_SR
 |
FLASH_SR_PGERR
;

57 
	}
}

59 
	$Êash_˛ór_wΩπîr_Êag
()

61 
FLASH_SR
 |
FLASH_SR_WRPRTERR
;

62 
	}
}

71 
	$Êash_˛ór_°©us_Êags
()

73 
	`Êash_˛ór_pgîr_Êag
();

74 
	`Êash_˛ór_wΩπîr_Êag
();

75 
	`Êash_˛ór_e›_Êag
();

76 
	}
}

78 
	$Êash_¥ogøm_hÆf_w‹d
(
uöt32_t
 
addªss
, 
uöt16_t
 
d©a
)

80 
	`Êash_waô_f‹_œ°_›î©i⁄
();

82 
FLASH_CR
 |
FLASH_CR_PG
;

84 
	`MMIO16
(
addªss
Ë
d©a
;

86 
	`Êash_waô_f‹_œ°_›î©i⁄
();

88 
FLASH_CR
 &~
FLASH_CR_PG
;

89 
	}
}

91 
	$Êash_îa£_∑ge
(
uöt32_t
 
∑ge_addªss
)

93 
	`Êash_waô_f‹_œ°_›î©i⁄
();

95 
FLASH_CR
 |
FLASH_CR_PER
;

96 
FLASH_AR
 = 
∑ge_addªss
;

97 
FLASH_CR
 |
FLASH_CR_STRT
;

99 
	`Êash_waô_f‹_œ°_›î©i⁄
();

101 
FLASH_CR
 &~
FLASH_CR_PER
;

102 
	}
}

104 
	$Êash_îa£_Æl_∑ges
()

106 
	`Êash_waô_f‹_œ°_›î©i⁄
();

108 
FLASH_CR
 |
FLASH_CR_MER
;

109 
FLASH_CR
 |
FLASH_CR_STRT
;

111 
	`Êash_waô_f‹_œ°_›î©i⁄
();

112 
FLASH_CR
 &~
FLASH_CR_MER
;

113 
	}
}

	@lib/libopencm3/lib/stm32/f3/i2c.c

31 
	~<lib›ícm3/°m32/i2c.h
>

	@lib/libopencm3/lib/stm32/f3/rcc.c

37 
	~<lib›ícm3/cm3/as£π.h
>

38 
	~<lib›ícm3/°m32/rcc.h
>

39 
	~<lib›ícm3/°m32/Êash.h
>

40 
	~<lib›ícm3/°m32/i2c.h
>

43 
uöt32_t
 
	grcc_ahb_‰equícy
 = 8000000;

44 
uöt32_t
 
	grcc_≠b1_‰equícy
 = 8000000;

45 
uöt32_t
 
	grcc_≠b2_‰equícy
 = 8000000;

47 c⁄° 
rcc_˛ock_sˇÀ
 
	grcc_hsi_c⁄figs
[] = {

49 .
∂lmul
 = 
RCC_CFGR_PLLMUL_MUL12
,

50 .
	g∂l§c
 = 
RCC_CFGR_PLLSRC_HSI_DIV2
,

51 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

52 .
	gµª1
 = 
RCC_CFGR_PPRE1_DIV_2
,

53 .
	gµª2
 = 
RCC_CFGR_PPRE2_DIV_NONE
,

54 .
	gÊash_waô°©es
 = 1,

55 .
	gahb_‰equícy
 = 48000000,

56 .
	g≠b1_‰equícy
 = 24000000,

57 .
	g≠b2_‰equícy
 = 48000000,

60 .
	g∂lmul
 = 
RCC_CFGR_PLLMUL_MUL16
,

61 .
	g∂l§c
 = 
RCC_CFGR_PLLSRC_HSI_DIV2
,

62 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

63 .
	gµª1
 = 
RCC_CFGR_PPRE1_DIV_2
,

64 .
	gµª2
 = 
RCC_CFGR_PPRE2_DIV_NONE
,

65 .
	gÊash_waô°©es
 = 2,

66 .
	gahb_‰equícy
 = 64000000,

67 .
	g≠b1_‰equícy
 = 32000000,

68 .
	g≠b2_‰equícy
 = 64000000,

72 c⁄° 
rcc_˛ock_sˇÀ
 
	grcc_h£8mhz_c⁄figs
[] = {

74 .
∂l§c
 = 
RCC_CFGR_PLLSRC_HSE_PREDIV
,

75 .
	g∂lmul
 = 
RCC_CFGR_PLLMUL_MUL9
,

76 .
	g∂ldiv
 = 
RCC_CFGR2_PREDIV_NODIV
,

77 .
	gusbdiv1
 = 
Ál£
,

78 .
	gÊash_waô°©es
 = 2,

79 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

80 .
	gµª1
 = 
RCC_CFGR_PPRE1_DIV_2
,

81 .
	gµª2
 = 
RCC_CFGR_PPRE2_DIV_NONE
,

82 .
	gahb_‰equícy
 = 72e6,

83 .
	g≠b1_‰equícy
 = 36e6,

84 .
	g≠b2_‰equícy
 = 72e6,

88 
	$rcc_osc_ªady_öt_˛ór
(
rcc_osc
 
osc
)

90 
osc
) {

91 
RCC_PLL
:

92 
RCC_CIR
 |
RCC_CIR_PLLRDYC
;

94 
RCC_HSE
:

95 
RCC_CIR
 |
RCC_CIR_HSERDYC
;

97 
RCC_HSI
:

98 
RCC_CIR
 |
RCC_CIR_HSIRDYC
;

100 
RCC_LSE
:

101 
RCC_CIR
 |
RCC_CIR_LSERDYC
;

103 
RCC_LSI
:

104 
RCC_CIR
 |
RCC_CIR_LSIRDYC
;

107 
	}
}

109 
	$rcc_osc_ªady_öt_íabÀ
(
rcc_osc
 
osc
)

111 
osc
) {

112 
RCC_PLL
:

113 
RCC_CIR
 |
RCC_CIR_PLLRDYIE
;

115 
RCC_HSE
:

116 
RCC_CIR
 |
RCC_CIR_HSERDYIE
;

118 
RCC_HSI
:

119 
RCC_CIR
 |
RCC_CIR_HSIRDYIE
;

121 
RCC_LSE
:

122 
RCC_CIR
 |
RCC_CIR_LSERDYIE
;

124 
RCC_LSI
:

125 
RCC_CIR
 |
RCC_CIR_LSIRDYIE
;

128 
	}
}

130 
	$rcc_osc_ªady_öt_dißbÀ
(
rcc_osc
 
osc
)

132 
osc
) {

133 
RCC_PLL
:

134 
RCC_CIR
 &~
RCC_CIR_PLLRDYIE
;

136 
RCC_HSE
:

137 
RCC_CIR
 &~
RCC_CIR_HSERDYIE
;

139 
RCC_HSI
:

140 
RCC_CIR
 &~
RCC_CIR_HSIRDYIE
;

142 
RCC_LSE
:

143 
RCC_CIR
 &~
RCC_CIR_LSERDYIE
;

145 
RCC_LSI
:

146 
RCC_CIR
 &~
RCC_CIR_LSIRDYIE
;

149 
	}
}

151 
	$rcc_osc_ªady_öt_Êag
(
rcc_osc
 
osc
)

153 
osc
) {

154 
RCC_PLL
:

155  ((
RCC_CIR
 & 
RCC_CIR_PLLRDYF
) != 0);

157 
RCC_HSE
:

158  ((
RCC_CIR
 & 
RCC_CIR_HSERDYF
) != 0);

160 
RCC_HSI
:

161  ((
RCC_CIR
 & 
RCC_CIR_HSIRDYF
) != 0);

163 
RCC_LSE
:

164  ((
RCC_CIR
 & 
RCC_CIR_LSERDYF
) != 0);

166 
RCC_LSI
:

167  ((
RCC_CIR
 & 
RCC_CIR_LSIRDYF
) != 0);

171 
	`cm3_as£π_nŸ_ªached
();

172 
	}
}

174 
	$rcc_css_öt_˛ór
()

176 
RCC_CIR
 |
RCC_CIR_CSSC
;

177 
	}
}

179 
	$rcc_css_öt_Êag
()

181  ((
RCC_CIR
 & 
RCC_CIR_CSSF
) != 0);

182 
	}
}

184 
boﬁ
 
	$rcc_is_osc_ªady
(
rcc_osc
 
osc
)

186 
osc
) {

187 
RCC_PLL
:

188  
RCC_CR
 & 
RCC_CR_PLLRDY
;

189 
RCC_HSE
:

190  
RCC_CR
 & 
RCC_CR_HSERDY
;

191 
RCC_HSI
:

192  
RCC_CR
 & 
RCC_CR_HSIRDY
;

193 
RCC_LSE
:

194  
RCC_BDCR
 & 
RCC_BDCR_LSERDY
;

195 
RCC_LSI
:

196  
RCC_CSR
 & 
RCC_CSR_LSIRDY
;

198  
Ál£
;

199 
	}
}

201 
	$rcc_waô_f‹_osc_ªady
(
rcc_osc
 
osc
)

203 !
	`rcc_is_osc_ªady
(
osc
));

204 
	}
}

207 
	$rcc_waô_f‹_osc_nŸ_ªady
(
rcc_osc
 
osc
)

209 
	`rcc_is_osc_ªady
(
osc
));

210 
	}
}

212 
	$rcc_waô_f‹_sys˛k_°©us
(
rcc_osc
 
osc
)

214 
osc
) {

215 
RCC_PLL
:

216 ((
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
) !=

217 
RCC_CFGR_SWS_PLL
);

219 
RCC_HSE
:

220 ((
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
) !=

221 
RCC_CFGR_SWS_HSE
);

223 
RCC_HSI
:

224 ((
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
) !=

225 
RCC_CFGR_SWS_HSI
);

231 
	}
}

233 
	$rcc_osc_⁄
(
rcc_osc
 
osc
)

235 
osc
) {

236 
RCC_PLL
:

237 
RCC_CR
 |
RCC_CR_PLLON
;

239 
RCC_HSE
:

240 
RCC_CR
 |
RCC_CR_HSEON
;

242 
RCC_HSI
:

243 
RCC_CR
 |
RCC_CR_HSION
;

245 
RCC_LSE
:

246 
RCC_BDCR
 |
RCC_BDCR_LSEON
;

248 
RCC_LSI
:

249 
RCC_CSR
 |
RCC_CSR_LSION
;

252 
	}
}

254 
	$rcc_osc_off
(
rcc_osc
 
osc
)

256 
osc
) {

257 
RCC_PLL
:

258 
RCC_CR
 &~
RCC_CR_PLLON
;

260 
RCC_HSE
:

261 
RCC_CR
 &~
RCC_CR_HSEON
;

263 
RCC_HSI
:

264 
RCC_CR
 &~
RCC_CR_HSION
;

266 
RCC_LSE
:

267 
RCC_BDCR
 &~
RCC_BDCR_LSEON
;

269 
RCC_LSI
:

270 
RCC_CSR
 &~
RCC_CSR_LSION
;

273 
	}
}

275 
	$rcc_css_íabÀ
()

277 
RCC_CR
 |
RCC_CR_CSSON
;

278 
	}
}

280 
	$rcc_css_dißbÀ
()

282 
RCC_CR
 &~
RCC_CR_CSSON
;

283 
	}
}

285 
	$rcc_£t_sys˛k_sour˚
(
uöt32_t
 
˛k
)

287 
uöt32_t
 
ªg32
;

289 
ªg32
 = 
RCC_CFGR
;

290 
ªg32
 &= ~((1 << 1) | (1 << 0));

291 
RCC_CFGR
 = (
ªg32
 | 
˛k
);

292 
	}
}

294 
	$rcc_£t_∂l_sour˚
(
uöt32_t
 
∂l§c
)

296 
uöt32_t
 
ªg32
;

298 
ªg32
 = 
RCC_CFGR
;

299 
ªg32
 &~
RCC_CFGR_PLLSRC
;

300 
RCC_CFGR
 = (
ªg32
 | (
∂l§c
 << 16));

301 
	}
}

303 
	$rcc_£t_µª2
(
uöt32_t
 
µª2
)

305 
uöt32_t
 
ªg32
;

307 
ªg32
 = 
RCC_CFGR
;

308 
ªg32
 &~(
RCC_CFGR_PPRE2_MASK
 << 
RCC_CFGR_PPRE2_SHIFT
);

309 
RCC_CFGR
 = (
ªg32
 | (
µª2
 << 
RCC_CFGR_PPRE2_SHIFT
));

310 
	}
}

312 
	$rcc_£t_µª1
(
uöt32_t
 
µª1
)

314 
uöt32_t
 
ªg32
;

316 
ªg32
 = 
RCC_CFGR
;

317 
ªg32
 &~(
RCC_CFGR_PPRE1_MASK
 << 
RCC_CFGR_PPRE1_SHIFT
);

318 
RCC_CFGR
 = (
ªg32
 | (
µª1
 << 
RCC_CFGR_PPRE1_SHIFT
));

319 
	}
}

321 
	$rcc_£t_h¥e
(
uöt32_t
 
h¥e
)

323 
uöt32_t
 
ªg32
;

325 
ªg32
 = 
RCC_CFGR
;

326 
ªg32
 &~(
RCC_CFGR_HPRE_MASK
 << 
RCC_CFGR_HPRE_SHIFT
);

327 
RCC_CFGR
 = (
ªg32
 | (
h¥e
 << 
RCC_CFGR_HPRE_SHIFT
));

328 
	}
}

336 
	$rcc_£t_¥ediv
(
uöt32_t
 
¥ediv
)

338 
RCC_CFGR2
 = (RCC_CFGR2 & ~
RCC_CFGR2_PREDIV
Ë| 
¥ediv
;

339 
	}
}

341 
	$rcc_£t_∂l_mu…ùlõr
(
uöt32_t
 
∂l
)

343 
uöt32_t
 
ªg32
;

345 
ªg32
 = 
RCC_CFGR
;

346 
ªg32
 &~(
RCC_CFGR_PLLMUL_MASK
 << 
RCC_CFGR_PLLMUL_SHIFT
);

347 
RCC_CFGR
 = (
ªg32
 | (
∂l
 << 
RCC_CFGR_PLLMUL_SHIFT
));

348 
	}
}

351 
uöt32_t
 
	$rcc_gë_sy°em_˛ock_sour˚
()

354  (
RCC_CFGR
 & 0x000c) >> 2;

355 
	}
}

363 
	$rcc_˛ock_£tup_∂l
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
)

365 i‡(
˛ock
->
∂l§c
 =
RCC_CFGR_PLLSRC_HSE_PREDIV
) {

366 
	`rcc_osc_⁄
(
RCC_HSE
);

367 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSE
);

369 
	`rcc_osc_⁄
(
RCC_HSI
);

370 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSI
);

372 
	`rcc_osc_off
(
RCC_PLL
);

373 
	`rcc_usb_¥esˇÀ_1_5
();

374 i‡(
˛ock
->
usbdiv1
) {

375 
	`rcc_usb_¥esˇÀ_1
();

377 
	`rcc_waô_f‹_osc_nŸ_ªady
(
RCC_PLL
);

378 
	`rcc_£t_∂l_sour˚
(
˛ock
->
∂l§c
);

379 
	`rcc_£t_∂l_mu…ùlõr
(
˛ock
->
∂lmul
);

380 
	`rcc_£t_¥ediv
(
˛ock
->
∂ldiv
);

382 
	`rcc_osc_⁄
(
RCC_PLL
);

383 
	`rcc_waô_f‹_osc_ªady
(
RCC_PLL
);

386 
	`Êash_¥e„tch_íabÀ
();

387 
	`Êash_£t_ws
(
˛ock
->
Êash_waô°©es
);

389 
	`rcc_£t_h¥e
(
˛ock
->
h¥e
);

390 
	`rcc_£t_µª2
(
˛ock
->
µª2
);

391 
	`rcc_£t_µª1
(
˛ock
->
µª1
);

393 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_PLL
);

395 
	`rcc_waô_f‹_sys˛k_°©us
(
RCC_PLL
);

398 
rcc_ahb_‰equícy
 = 
˛ock
->
ahb_‰equícy
;

399 
rcc_≠b1_‰equícy
 = 
˛ock
->
≠b1_‰equícy
;

400 
rcc_≠b2_‰equícy
 = 
˛ock
->
≠b2_‰equícy
;

401 
	}
}

404 
__©åibuã__
((
dïªˇãd
)Ë
	$rcc_˛ock_£tup_hsi
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
)

407 
	`rcc_osc_⁄
(
RCC_HSI
);

408 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSI
);

410 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_HSI
);

411 
	`rcc_waô_f‹_sys˛k_°©us
(
RCC_HSI
);

413 
	`rcc_osc_off
(
RCC_PLL
);

414 
	`rcc_waô_f‹_osc_nŸ_ªady
(
RCC_PLL
);

415 
	`rcc_£t_∂l_sour˚
(
˛ock
->
∂l§c
);

416 
	`rcc_£t_∂l_mu…ùlõr
(
˛ock
->
∂lmul
);

418 
	`rcc_osc_⁄
(
RCC_PLL
);

419 
	`rcc_waô_f‹_osc_ªady
(
RCC_PLL
);

424 
	`rcc_£t_h¥e
(
˛ock
->
h¥e
);

425 
	`rcc_£t_µª2
(
˛ock
->
µª2
);

426 
	`rcc_£t_µª1
(
˛ock
->
µª1
);

428 
	`Êash_£t_ws
(
˛ock
->
Êash_waô°©es
);

430 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_PLL
);

432 
	`rcc_waô_f‹_sys˛k_°©us
(
RCC_PLL
);

435 
rcc_ahb_‰equícy
 = 
˛ock
->
ahb_‰equícy
;

436 
rcc_≠b1_‰equícy
 = 
˛ock
->
≠b1_‰equícy
;

437 
rcc_≠b2_‰equícy
 = 
˛ock
->
≠b2_‰equícy
;

438 
	}
}

441 
	$rcc_backupdomaö_ª£t
()

444 
RCC_BDCR
 |
RCC_BDCR_BDRST
;

447 
RCC_BDCR
 &~
RCC_BDCR_BDRST
;

448 
	}
}

450 
	$rcc_£t_i2c_˛ock_hsi
(
uöt32_t
 
i2c
)

452 i‡(
i2c
 =
I2C1
) {

453 
RCC_CFGR3
 &~
RCC_CFGR3_I2C1SW
;

455 i‡(
i2c
 =
I2C2
) {

456 
RCC_CFGR3
 &~
RCC_CFGR3_I2C2SW
;

458 
	}
}

460 
	$rcc_£t_i2c_˛ock_sys˛k
(
uöt32_t
 
i2c
)

462 i‡(
i2c
 =
I2C1
) {

463 
RCC_CFGR3
 |
RCC_CFGR3_I2C1SW
;

465 i‡(
i2c
 =
I2C2
) {

466 
RCC_CFGR3
 |
RCC_CFGR3_I2C2SW
;

468 
	}
}

470 
uöt32_t
 
	$rcc_gë_i2c_˛ocks
()

472  
RCC_CFGR3
 & (
RCC_CFGR3_I2C1SW
 | 
RCC_CFGR3_I2C2SW
);

473 
	}
}

475 
	$rcc_usb_¥esˇÀ_1_5
()

477 
RCC_CFGR
 &~
RCC_CFGR_USBPRES
;

478 
	}
}

480 
	$rcc_usb_¥esˇÀ_1
()

482 
RCC_CFGR
 |
RCC_CFGR_USBPRES
;

483 
	}
}

485 
	$rcc_adc_¥esˇÀ
(
uöt32_t
 
¥esˇÀ1
, uöt32_à
¥esˇÀ2
)

487 
uöt32_t
 
˛ór_mask
 = (
RCC_CFGR2_ADCxPRES_MASK


488 << 
RCC_CFGR2_ADC12PRES_SHIFT
)

489 | (
RCC_CFGR2_ADCxPRES_MASK


490 << 
RCC_CFGR2_ADC34PRES_SHIFT
);

491 
uöt32_t
 
£t
 = (
¥esˇÀ1
 << 
RCC_CFGR2_ADC12PRES_SHIFT
) |

492 (
¥esˇÀ2
 << 
RCC_CFGR2_ADC34PRES_SHIFT
);

493 
RCC_CFGR2
 &~(
˛ór_mask
);

494 
RCC_CFGR2
 |(
£t
);

495 
	}
}

	@lib/libopencm3/lib/stm32/f3/vector_chipset.c

21 
	~<lib›ícm3/cm3/scb.h
>

23 
	$¥e_maö
()

26 
SCB_CPACR
 |
SCB_CPACR_FULL
 * (
SCB_CPACR_CP10
 | 
SCB_CPACR_CP11
);

27 
	}
}

	@lib/libopencm3/lib/stm32/f4/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

5 ## 
C›yright
 (
C
Ë2013 
AÀx™dru
 
Gagniuc
 <
mr
.
nuke
.
me
@
gmaû
.
com
>

7 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


8 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


9 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


10 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

12 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

13 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


14 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


15 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

17 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


18 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

21 
	gLIBNAME
 = 
lib›ícm3_°m32f4


22 
SRCLIBDIR
 ?= ../..

24 
FP_FLAGS
 ?-
mÊﬂt
-
abi
=
h¨d
 -
mÂu
=
Âv4
-
•
-
d16


25 
CC
 = 
	$$
(
PREFIX
)
gcc


26 
AR
 = 
	$$
(
PREFIX
)
¨


27 
TGT_CFLAGS
 = -
Os
 \

28 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

29 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

30 -
Wundef
 -
Wshadow
 \

31 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

32 -
m˝u
=
c‹ãx
-
m4
 -
mthumb
 
	`$
(
FP_FLAGS
) \

33 -
W°ri˘
-
¥ŸŸy≥s
 \

34 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DSTM32F4


35 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

36 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

37 #ARFLAGS = 
rcsv


38 
ARFLAGS
 = 
rcs


40 
OBJS
 +
adc_comm⁄_v1
.
o
 
adc_comm⁄_v1_mu…i
.ÿ
adc_comm⁄_f47
.o

41 
OBJS
 +
ˇn
.
o


42 
OBJS
 +
¸c_comm⁄_Æl
.
o


43 
OBJS
 +
¸y±o_comm⁄_f24
.
o
 
¸y±o
.o

44 
OBJS
 +
dac_comm⁄_Æl
.
o


45 
OBJS
 +
desig_comm⁄_Æl
.
o
 
desig_comm⁄_v1
.o

46 
OBJS
 +
dma_comm⁄_f24
.
o


47 
OBJS
 +
dma2d_comm⁄_f47
.
o


48 
OBJS
 +
dsi_comm⁄_f47
.
o


49 
OBJS
 +
exti_comm⁄_Æl
.
o


50 
OBJS
 +
Êash
.
o
 
Êash_comm⁄_Æl
.ÿ
Êash_comm⁄_f
.ÿ
Êash_comm⁄_f24
.o

51 
OBJS
 +
Êash_comm⁄_idˇche
.
o


52 
OBJS
 +
fmc_comm⁄_f47
.
o


53 
OBJS
 +
gpio_comm⁄_Æl
.
o
 
gpio_comm⁄_f0234
.o

54 
OBJS
 +
hash_comm⁄_f24
.
o


55 
OBJS
 +
i2c_comm⁄_v1
.
o


56 
OBJS
 +
iwdg_comm⁄_Æl
.
o


57 
OBJS
 +
Õtimî_comm⁄_Æl
.
o


58 
OBJS
 +
…dc_comm⁄_f47
.
o


59 
OBJS
 +
pwr_comm⁄_v1
.
o
 
pwr
.o

60 
OBJS
 +
rcc_comm⁄_Æl
.
o
 
rcc
.o

61 
OBJS
 +
∫g_comm⁄_v1
.
o


62 
OBJS
 +
πc_comm⁄_l1f024
.
o
 
πc
.o

63 
OBJS
 +
•i_comm⁄_Æl
.
o
 
•i_comm⁄_v1
.ÿ
•i_comm⁄_v1_‰f
.o

64 
OBJS
 +
timî_comm⁄_Æl
.
o
 
timî_comm⁄_f0234
.ÿ
timî_comm⁄_f24
.o

65 
OBJS
 +
ußπ_comm⁄_Æl
.
o
 
ußπ_comm⁄_f124
.o

67 
OBJS
 +
usb
.
o
 
usb_°™d¨d
.ÿ
usb_c⁄åﬁ
.ÿ
usb_msc
.o

68 
OBJS
 +
usb_hid
.
o


69 
OBJS
 +
usb_dwc_comm⁄
.
o
 
usb_f107
.ÿ
usb_f207
.o

71 
OBJS
 +
mac
.
o
 
phy
.ÿ
mac_°m32fxx7
.ÿ
phy_ksz80x1
.o

73 
VPATH
 +../../
usb
:../:../../
cm3
:../
comm⁄


74 
VPATH
 +../../
ëhî√t


76 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/stm32/f4/crypto.c

31 
	~<lib›ícm3/°m32/¸y±o.h
>

39 
	$¸y±o_£t_mac_Æg‹ôhm
(
¸y±o_mode_mac
 
mode
)

41 
	`¸y±o_£t_Æg‹ôhm
((
¸y±o_mode
Ë
mode
);

42 
	}
}

49 
	$¸y±o_c⁄ãxt_sw≠
(
uöt32_t
 *
buf
)

51 
i
;

53 
i
 = 0; i < 8; i++) {

54 
uöt32_t
 
ßve
 = *
buf
;

55 *
buf
++ = 
	`CRYP_CSGCMCCMR
(
i
);

56 
	`CRYP_CSGCMCCMR
(
i
Ë
ßve
;

59 
i
 = 0; i < 8; i++) {

60 
uöt32_t
 
ßve
 = *
buf
;

61 *
buf
++ = 
	`CRYP_CSGCMR
(
i
);

62 
	`CRYP_CSGCMCCMR
(
i
Ë
ßve
;

64 
	}
}

	@lib/libopencm3/lib/stm32/f4/flash.c

50 
	~<lib›ícm3/°m32/Êash.h
>

52 
	$Êash_waô_f‹_œ°_›î©i⁄
()

54 (
FLASH_SR
 & 
FLASH_SR_BSY
) == FLASH_SR_BSY);

55 
	}
}

63 
	$Êash_˛ór_pg£º_Êag
()

65 
FLASH_SR
 |
FLASH_SR_PGSERR
;

66 
	}
}

73 
	$Êash_˛ór_°©us_Êags
()

75 
	`Êash_˛ór_pg£º_Êag
();

76 
	`Êash_˛ór_pg´º_Êag
();

77 
	`Êash_˛ór_wΩîr_Êag
();

78 
	`Êash_˛ór_pg≥º_Êag
();

79 
	`Êash_˛ór_e›_Êag
();

80 
	}
}

	@lib/libopencm3/lib/stm32/f4/i2c.c

31 
	~<lib›ícm3/°m32/i2c.h
>

	@lib/libopencm3/lib/stm32/f4/pwr.c

37 
	~<lib›ícm3/°m32/pwr.h
>

41 
	$pwr_£t_vos_sˇÀ
(
pwr_vos_sˇÀ
 
sˇÀ
)

43 
uöt32_t
 
ªg32
;

44 
ªg32
 = 
PWR_CR
 & ~(
PWR_CR_VOS_MASK
 << 
PWR_CR_VOS_SHIFT
);

45 
ªg32
 |(
sˇÀ
 & 
PWR_CR_VOS_MASK
Ë<< 
PWR_CR_VOS_SHIFT
;

46 
PWR_CR
 = 
ªg32
;

47 
	}
}

	@lib/libopencm3/lib/stm32/f4/rcc.c

40 
	~<lib›ícm3/cm3/as£π.h
>

41 
	~<lib›ícm3/°m32/rcc.h
>

42 
	~<lib›ícm3/°m32/pwr.h
>

43 
	~<lib›ícm3/°m32/Êash.h
>

48 
uöt32_t
 
	grcc_ahb_‰equícy
 = 16000000;

49 
uöt32_t
 
	grcc_≠b1_‰equícy
 = 16000000;

50 
uöt32_t
 
	grcc_≠b2_‰equícy
 = 16000000;

52 c⁄° 
rcc_˛ock_sˇÀ
 
	grcc_hsi_c⁄figs
[
RCC_CLOCK_3V3_END
] = {

54 .
∂lm
 = 16,

55 .
	g∂ 
 = 336,

56 .
	g∂Õ
 = 4,

57 .
	g∂lq
 = 7,

58 .
	g∂Ã
 = 0,

59 .
	g∂l_sour˚
 = 
RCC_CFGR_PLLSRC_HSI_CLK
,

60 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

61 .
	gµª1
 = 
RCC_CFGR_PPRE_DIV_2
,

62 .
	gµª2
 = 
RCC_CFGR_PPRE_DIV_NONE
,

63 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

64 .
	gÊash_c⁄fig
 = 
FLASH_ACR_DCEN
 | 
FLASH_ACR_ICEN
 |

65 
FLASH_ACR_LATENCY_2WS
,

66 .
	gahb_‰equícy
 = 84000000,

67 .
	g≠b1_‰equícy
 = 42000000,

68 .
	g≠b2_‰equícy
 = 84000000,

71 .
	g∂lm
 = 16,

72 .
	g∂ 
 = 336,

73 .
	g∂Õ
 = 2,

74 .
	g∂lq
 = 7,

75 .
	g∂Ã
 = 0,

76 .
	g∂l_sour˚
 = 
RCC_CFGR_PLLSRC_HSI_CLK
,

77 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

78 .
	gµª1
 = 
RCC_CFGR_PPRE_DIV_4
,

79 .
	gµª2
 = 
RCC_CFGR_PPRE_DIV_2
,

80 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

81 .
	gÊash_c⁄fig
 = 
FLASH_ACR_DCEN
 | 
FLASH_ACR_ICEN
 |

82 
FLASH_ACR_LATENCY_5WS
,

83 .
	gahb_‰equícy
 = 168000000,

84 .
	g≠b1_‰equícy
 = 42000000,

85 .
	g≠b2_‰equícy
 = 84000000,

88 .
	g∂lm
 = 16,

89 .
	g∂ 
 = 360,

90 .
	g∂Õ
 = 2,

91 .
	g∂lq
 = 8,

92 .
	g∂Ã
 = 0,

93 .
	g∂l_sour˚
 = 
RCC_CFGR_PLLSRC_HSI_CLK
,

94 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

95 .
	gµª1
 = 
RCC_CFGR_PPRE_DIV_4
,

96 .
	gµª2
 = 
RCC_CFGR_PPRE_DIV_2
,

97 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

98 .
	gÊash_c⁄fig
 = 
FLASH_ACR_DCEN
 | 
FLASH_ACR_ICEN
 |

99 
FLASH_ACR_LATENCY_5WS
,

100 .
	gahb_‰equícy
 = 180000000,

101 .
	g≠b1_‰equícy
 = 45000000,

102 .
	g≠b2_‰equícy
 = 90000000,

106 c⁄° 
rcc_˛ock_sˇÀ
 
	grcc_h£_8mhz_3v3
[
RCC_CLOCK_3V3_END
] = {

108 .
∂lm
 = 8,

109 .
	g∂ 
 = 336,

110 .
	g∂Õ
 = 4,

111 .
	g∂lq
 = 7,

112 .
	g∂Ã
 = 0,

113 .
	g∂l_sour˚
 = 
RCC_CFGR_PLLSRC_HSE_CLK
,

114 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

115 .
	gµª1
 = 
RCC_CFGR_PPRE_DIV_2
,

116 .
	gµª2
 = 
RCC_CFGR_PPRE_DIV_NONE
,

117 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

118 .
	gÊash_c⁄fig
 = 
FLASH_ACR_DCEN
 | 
FLASH_ACR_ICEN
 |

119 
FLASH_ACR_LATENCY_2WS
,

120 .
	gahb_‰equícy
 = 84000000,

121 .
	g≠b1_‰equícy
 = 42000000,

122 .
	g≠b2_‰equícy
 = 84000000,

125 .
	g∂lm
 = 8,

126 .
	g∂ 
 = 336,

127 .
	g∂Õ
 = 2,

128 .
	g∂lq
 = 7,

129 .
	g∂Ã
 = 0,

130 .
	g∂l_sour˚
 = 
RCC_CFGR_PLLSRC_HSE_CLK
,

131 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

132 .
	gµª1
 = 
RCC_CFGR_PPRE_DIV_4
,

133 .
	gµª2
 = 
RCC_CFGR_PPRE_DIV_2
,

134 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

135 .
	gÊash_c⁄fig
 = 
FLASH_ACR_DCEN
 | 
FLASH_ACR_ICEN
 |

136 
FLASH_ACR_LATENCY_5WS
,

137 .
	gahb_‰equícy
 = 168000000,

138 .
	g≠b1_‰equícy
 = 42000000,

139 .
	g≠b2_‰equícy
 = 84000000,

142 .
	g∂lm
 = 8,

143 .
	g∂ 
 = 360,

144 .
	g∂Õ
 = 2,

145 .
	g∂lq
 = 8,

146 .
	g∂Ã
 = 0,

147 .
	g∂l_sour˚
 = 
RCC_CFGR_PLLSRC_HSE_CLK
,

148 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

149 .
	gµª1
 = 
RCC_CFGR_PPRE_DIV_4
,

150 .
	gµª2
 = 
RCC_CFGR_PPRE_DIV_2
,

151 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

152 .
	gÊash_c⁄fig
 = 
FLASH_ACR_DCEN
 | 
FLASH_ACR_ICEN
 |

153 
FLASH_ACR_LATENCY_5WS
,

154 .
	gahb_‰equícy
 = 180000000,

155 .
	g≠b1_‰equícy
 = 45000000,

156 .
	g≠b2_‰equícy
 = 90000000,

160 c⁄° 
rcc_˛ock_sˇÀ
 
	grcc_h£_12mhz_3v3
[
RCC_CLOCK_3V3_END
] = {

162 .
∂lm
 = 12,

163 .
	g∂ 
 = 336,

164 .
	g∂Õ
 = 4,

165 .
	g∂lq
 = 7,

166 .
	g∂Ã
 = 0,

167 .
	g∂l_sour˚
 = 
RCC_CFGR_PLLSRC_HSE_CLK
,

168 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

169 .
	gµª1
 = 
RCC_CFGR_PPRE_DIV_2
,

170 .
	gµª2
 = 
RCC_CFGR_PPRE_DIV_NONE
,

171 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

172 .
	gÊash_c⁄fig
 = 
FLASH_ACR_DCEN
 | 
FLASH_ACR_ICEN
 |

173 
FLASH_ACR_LATENCY_2WS
,

174 .
	gahb_‰equícy
 = 84000000,

175 .
	g≠b1_‰equícy
 = 42000000,

176 .
	g≠b2_‰equícy
 = 84000000,

179 .
	g∂lm
 = 12,

180 .
	g∂ 
 = 336,

181 .
	g∂Õ
 = 2,

182 .
	g∂lq
 = 7,

183 .
	g∂Ã
 = 0,

184 .
	g∂l_sour˚
 = 
RCC_CFGR_PLLSRC_HSE_CLK
,

185 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

186 .
	gµª1
 = 
RCC_CFGR_PPRE_DIV_4
,

187 .
	gµª2
 = 
RCC_CFGR_PPRE_DIV_2
,

188 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

189 .
	gÊash_c⁄fig
 = 
FLASH_ACR_DCEN
 | 
FLASH_ACR_ICEN
 |

190 
FLASH_ACR_LATENCY_5WS
,

191 .
	gahb_‰equícy
 = 168000000,

192 .
	g≠b1_‰equícy
 = 42000000,

193 .
	g≠b2_‰equícy
 = 84000000,

196 .
	g∂lm
 = 12,

197 .
	g∂ 
 = 360,

198 .
	g∂Õ
 = 2,

199 .
	g∂lq
 = 8,

200 .
	g∂Ã
 = 0,

201 .
	g∂l_sour˚
 = 
RCC_CFGR_PLLSRC_HSE_CLK
,

202 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

203 .
	gµª1
 = 
RCC_CFGR_PPRE_DIV_4
,

204 .
	gµª2
 = 
RCC_CFGR_PPRE_DIV_2
,

205 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

206 .
	gÊash_c⁄fig
 = 
FLASH_ACR_DCEN
 | 
FLASH_ACR_ICEN
 |

207 
FLASH_ACR_LATENCY_5WS
,

208 .
	gahb_‰equícy
 = 180000000,

209 .
	g≠b1_‰equícy
 = 45000000,

210 .
	g≠b2_‰equícy
 = 90000000,

214 c⁄° 
rcc_˛ock_sˇÀ
 
	grcc_h£_16mhz_3v3
[
RCC_CLOCK_3V3_END
] = {

216 .
∂lm
 = 16,

217 .
	g∂ 
 = 336,

218 .
	g∂Õ
 = 4,

219 .
	g∂lq
 = 7,

220 .
	g∂Ã
 = 0,

221 .
	g∂l_sour˚
 = 
RCC_CFGR_PLLSRC_HSE_CLK
,

222 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

223 .
	gµª1
 = 
RCC_CFGR_PPRE_DIV_2
,

224 .
	gµª2
 = 
RCC_CFGR_PPRE_DIV_NONE
,

225 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

226 .
	gÊash_c⁄fig
 = 
FLASH_ACR_DCEN
 | 
FLASH_ACR_ICEN
 |

227 
FLASH_ACR_LATENCY_2WS
,

228 .
	gahb_‰equícy
 = 84000000,

229 .
	g≠b1_‰equícy
 = 42000000,

230 .
	g≠b2_‰equícy
 = 84000000,

233 .
	g∂lm
 = 16,

234 .
	g∂ 
 = 336,

235 .
	g∂Õ
 = 2,

236 .
	g∂lq
 = 7,

237 .
	g∂Ã
 = 0,

238 .
	g∂l_sour˚
 = 
RCC_CFGR_PLLSRC_HSE_CLK
,

239 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

240 .
	gµª1
 = 
RCC_CFGR_PPRE_DIV_4
,

241 .
	gµª2
 = 
RCC_CFGR_PPRE_DIV_2
,

242 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

243 .
	gÊash_c⁄fig
 = 
FLASH_ACR_DCEN
 | 
FLASH_ACR_ICEN
 |

244 
FLASH_ACR_LATENCY_5WS
,

245 .
	gahb_‰equícy
 = 168000000,

246 .
	g≠b1_‰equícy
 = 42000000,

247 .
	g≠b2_‰equícy
 = 84000000,

250 .
	g∂lm
 = 16,

251 .
	g∂ 
 = 360,

252 .
	g∂Õ
 = 2,

253 .
	g∂lq
 = 8,

254 .
	g∂Ã
 = 0,

255 .
	g∂l_sour˚
 = 
RCC_CFGR_PLLSRC_HSE_CLK
,

256 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

257 .
	gµª1
 = 
RCC_CFGR_PPRE_DIV_4
,

258 .
	gµª2
 = 
RCC_CFGR_PPRE_DIV_2
,

259 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

260 .
	gÊash_c⁄fig
 = 
FLASH_ACR_DCEN
 | 
FLASH_ACR_ICEN
 |

261 
FLASH_ACR_LATENCY_5WS
,

262 .
	gahb_‰equícy
 = 180000000,

263 .
	g≠b1_‰equícy
 = 45000000,

264 .
	g≠b2_‰equícy
 = 90000000,

268 c⁄° 
rcc_˛ock_sˇÀ
 
	grcc_h£_25mhz_3v3
[
RCC_CLOCK_3V3_END
] = {

270 .
∂lm
 = 25,

271 .
	g∂ 
 = 336,

272 .
	g∂Õ
 = 4,

273 .
	g∂lq
 = 7,

274 .
	g∂Ã
 = 0,

275 .
	g∂l_sour˚
 = 
RCC_CFGR_PLLSRC_HSE_CLK
,

276 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

277 .
	gµª1
 = 
RCC_CFGR_PPRE_DIV_2
,

278 .
	gµª2
 = 
RCC_CFGR_PPRE_DIV_NONE
,

279 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

280 .
	gÊash_c⁄fig
 = 
FLASH_ACR_DCEN
 | 
FLASH_ACR_ICEN
 |

281 
FLASH_ACR_LATENCY_2WS
,

282 .
	gahb_‰equícy
 = 84000000,

283 .
	g≠b1_‰equícy
 = 42000000,

284 .
	g≠b2_‰equícy
 = 84000000,

287 .
	g∂lm
 = 25,

288 .
	g∂ 
 = 336,

289 .
	g∂Õ
 = 2,

290 .
	g∂lq
 = 7,

291 .
	g∂Ã
 = 0,

292 .
	g∂l_sour˚
 = 
RCC_CFGR_PLLSRC_HSE_CLK
,

293 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

294 .
	gµª1
 = 
RCC_CFGR_PPRE_DIV_4
,

295 .
	gµª2
 = 
RCC_CFGR_PPRE_DIV_2
,

296 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

297 .
	gÊash_c⁄fig
 = 
FLASH_ACR_DCEN
 | 
FLASH_ACR_ICEN
 |

298 
FLASH_ACR_LATENCY_5WS
,

299 .
	gahb_‰equícy
 = 168000000,

300 .
	g≠b1_‰equícy
 = 42000000,

301 .
	g≠b2_‰equícy
 = 84000000,

304 .
	g∂lm
 = 25,

305 .
	g∂ 
 = 360,

306 .
	g∂Õ
 = 2,

307 .
	g∂lq
 = 8,

308 .
	g∂Ã
 = 0,

309 .
	g∂l_sour˚
 = 
RCC_CFGR_PLLSRC_HSE_CLK
,

310 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

311 .
	gµª1
 = 
RCC_CFGR_PPRE_DIV_4
,

312 .
	gµª2
 = 
RCC_CFGR_PPRE_DIV_2
,

313 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

314 .
	gÊash_c⁄fig
 = 
FLASH_ACR_DCEN
 | 
FLASH_ACR_ICEN
 |

315 
FLASH_ACR_LATENCY_5WS
,

316 .
	gahb_‰equícy
 = 180000000,

317 .
	g≠b1_‰equícy
 = 45000000,

318 .
	g≠b2_‰equícy
 = 90000000,

322 
	$rcc_osc_ªady_öt_˛ór
(
rcc_osc
 
osc
)

324 
osc
) {

325 
RCC_PLL
:

326 
RCC_CIR
 |
RCC_CIR_PLLRDYC
;

328 
RCC_HSE
:

329 
RCC_CIR
 |
RCC_CIR_HSERDYC
;

331 
RCC_HSI
:

332 
RCC_CIR
 |
RCC_CIR_HSIRDYC
;

334 
RCC_LSE
:

335 
RCC_CIR
 |
RCC_CIR_LSERDYC
;

337 
RCC_LSI
:

338 
RCC_CIR
 |
RCC_CIR_LSIRDYC
;

340 
RCC_PLLSAI
:

341 
RCC_CIR
 |
RCC_CIR_PLLSAIRDYC
;

343 
RCC_PLLI2S
:

344 
RCC_CIR
 |
RCC_CIR_PLLI2SRDYC
;

347 
	}
}

349 
	$rcc_osc_ªady_öt_íabÀ
(
rcc_osc
 
osc
)

351 
osc
) {

352 
RCC_PLL
:

353 
RCC_CIR
 |
RCC_CIR_PLLRDYIE
;

355 
RCC_HSE
:

356 
RCC_CIR
 |
RCC_CIR_HSERDYIE
;

358 
RCC_HSI
:

359 
RCC_CIR
 |
RCC_CIR_HSIRDYIE
;

361 
RCC_LSE
:

362 
RCC_CIR
 |
RCC_CIR_LSERDYIE
;

364 
RCC_LSI
:

365 
RCC_CIR
 |
RCC_CIR_LSIRDYIE
;

367 
RCC_PLLSAI
:

368 
RCC_CIR
 |
RCC_CIR_PLLSAIRDYIE
;

370 
RCC_PLLI2S
:

371 
RCC_CIR
 |
RCC_CIR_PLLI2SRDYIE
;

374 
	}
}

376 
	$rcc_osc_ªady_öt_dißbÀ
(
rcc_osc
 
osc
)

378 
osc
) {

379 
RCC_PLL
:

380 
RCC_CIR
 &~
RCC_CIR_PLLRDYIE
;

382 
RCC_HSE
:

383 
RCC_CIR
 &~
RCC_CIR_HSERDYIE
;

385 
RCC_HSI
:

386 
RCC_CIR
 &~
RCC_CIR_HSIRDYIE
;

388 
RCC_LSE
:

389 
RCC_CIR
 &~
RCC_CIR_LSERDYIE
;

391 
RCC_LSI
:

392 
RCC_CIR
 &~
RCC_CIR_LSIRDYIE
;

394 
RCC_PLLSAI
:

395 
RCC_CIR
 &~
RCC_CIR_PLLSAIRDYIE
;

397 
RCC_PLLI2S
:

398 
RCC_CIR
 &~
RCC_CIR_PLLI2SRDYIE
;

401 
	}
}

403 
	$rcc_osc_ªady_öt_Êag
(
rcc_osc
 
osc
)

405 
osc
) {

406 
RCC_PLL
:

407  ((
RCC_CIR
 & 
RCC_CIR_PLLRDYF
) != 0);

408 
RCC_HSE
:

409  ((
RCC_CIR
 & 
RCC_CIR_HSERDYF
) != 0);

410 
RCC_HSI
:

411  ((
RCC_CIR
 & 
RCC_CIR_HSIRDYF
) != 0);

412 
RCC_LSE
:

413  ((
RCC_CIR
 & 
RCC_CIR_LSERDYF
) != 0);

414 
RCC_LSI
:

415  ((
RCC_CIR
 & 
RCC_CIR_LSIRDYF
) != 0);

416 
RCC_PLLSAI
:

417  ((
RCC_CIR
 & 
RCC_CIR_PLLSAIRDYF
) != 0);

418 
RCC_PLLI2S
:

419  ((
RCC_CIR
 & 
RCC_CIR_PLLI2SRDYF
) != 0);

422 
	}
}

424 
	$rcc_css_öt_˛ór
()

426 
RCC_CIR
 |
RCC_CIR_CSSC
;

427 
	}
}

429 
	$rcc_css_öt_Êag
()

431  ((
RCC_CIR
 & 
RCC_CIR_CSSF
) != 0);

432 
	}
}

434 
boﬁ
 
	$rcc_is_osc_ªady
(
rcc_osc
 
osc
)

436 
osc
) {

437 
RCC_PLL
:

438  
RCC_CR
 & 
RCC_CR_PLLRDY
;

439 
RCC_HSE
:

440  
RCC_CR
 & 
RCC_CR_HSERDY
;

441 
RCC_HSI
:

442  
RCC_CR
 & 
RCC_CR_HSIRDY
;

443 
RCC_LSE
:

444  
RCC_BDCR
 & 
RCC_BDCR_LSERDY
;

445 
RCC_LSI
:

446  
RCC_CSR
 & 
RCC_CSR_LSIRDY
;

447 
RCC_PLLSAI
:

448  
RCC_CR
 & 
RCC_CR_PLLSAIRDY
;

449 
RCC_PLLI2S
:

450  
RCC_CR
 & 
RCC_CR_PLLI2SRDY
;

452  
Ál£
;

453 
	}
}

455 
	$rcc_waô_f‹_osc_ªady
(
rcc_osc
 
osc
)

457 !
	`rcc_is_osc_ªady
(
osc
));

458 
	}
}

460 
	$rcc_waô_f‹_sys˛k_°©us
(
rcc_osc
 
osc
)

462 
osc
) {

463 
RCC_PLL
:

464 ((
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
) !=

465 
RCC_CFGR_SWS_PLL
);

467 
RCC_HSE
:

468 ((
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
) !=

469 
RCC_CFGR_SWS_HSE
);

471 
RCC_HSI
:

472 ((
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
) !=

473 
RCC_CFGR_SWS_HSI
);

479 
	}
}

481 
	$rcc_osc_⁄
(
rcc_osc
 
osc
)

483 
osc
) {

484 
RCC_PLL
:

485 
RCC_CR
 |
RCC_CR_PLLON
;

487 
RCC_HSE
:

488 
RCC_CR
 |
RCC_CR_HSEON
;

490 
RCC_HSI
:

491 
RCC_CR
 |
RCC_CR_HSION
;

493 
RCC_LSE
:

494 
RCC_BDCR
 |
RCC_BDCR_LSEON
;

496 
RCC_LSI
:

497 
RCC_CSR
 |
RCC_CSR_LSION
;

499 
RCC_PLLSAI
:

500 
RCC_CR
 |
RCC_CR_PLLSAION
;

502 
RCC_PLLI2S
:

503 
RCC_CR
 |
RCC_CR_PLLI2SON
;

506 
	}
}

508 
	$rcc_osc_off
(
rcc_osc
 
osc
)

510 
osc
) {

511 
RCC_PLL
:

512 
RCC_CR
 &~
RCC_CR_PLLON
;

514 
RCC_HSE
:

515 
RCC_CR
 &~
RCC_CR_HSEON
;

517 
RCC_HSI
:

518 
RCC_CR
 &~
RCC_CR_HSION
;

520 
RCC_LSE
:

521 
RCC_BDCR
 &~
RCC_BDCR_LSEON
;

523 
RCC_LSI
:

524 
RCC_CSR
 &~
RCC_CSR_LSION
;

526 
RCC_PLLSAI
:

527 
RCC_CR
 &~
RCC_CR_PLLSAION
;

529 
RCC_PLLI2S
:

530 
RCC_CR
 &~
RCC_CR_PLLI2SON
;

533 
	}
}

535 
	$rcc_css_íabÀ
()

537 
RCC_CR
 |
RCC_CR_CSSON
;

538 
	}
}

540 
	$rcc_css_dißbÀ
()

542 
RCC_CR
 &~
RCC_CR_CSSON
;

543 
	}
}

550 
	$rcc_∂li2s_c⁄fig
(
uöt16_t
 
n
, 
uöt8_t
 
r
)

552 
RCC_PLLI2SCFGR
 = (

553 ((
n
 & 
RCC_PLLI2SCFGR_PLLI2SN_MASK
Ë<< 
RCC_PLLI2SCFGR_PLLI2SN_SHIFT
) |

554 ((
r
 & 
RCC_PLLI2SCFGR_PLLI2SR_MASK
Ë<< 
RCC_PLLI2SCFGR_PLLI2SR_SHIFT
));

555 
	}
}

566 
	$rcc_∂lßi_c⁄fig
(
uöt16_t
 
n
, uöt16_à
p
, uöt16_à
q
, uöt16_à
r
)

568 
RCC_PLLSAICFGR
 = (

569 ((
n
 & 
RCC_PLLSAICFGR_PLLSAIN_MASK
Ë<< 
RCC_PLLSAICFGR_PLLSAIN_SHIFT
) |

570 ((
p
 & 
RCC_PLLSAICFGR_PLLSAIP_MASK
Ë<< 
RCC_PLLSAICFGR_PLLSAIP_SHIFT
) |

571 ((
q
 & 
RCC_PLLSAICFGR_PLLSAIQ_MASK
Ë<< 
RCC_PLLSAICFGR_PLLSAIQ_SHIFT
) |

572 ((
r
 & 
RCC_PLLSAICFGR_PLLSAIR_MASK
Ë<< 
RCC_PLLSAICFGR_PLLSAIR_SHIFT
));

573 
	}
}

583 
	$rcc_∂lßi_po°sˇÀrs
(
uöt8_t
 
q
, uöt8_à
r
)

585 
uöt32_t
 
ªg32
 = 
RCC_DCKCFGR
;

586 
ªg32
 &((
RCC_DCKCFGR_PLLSAIDIVR_MASK
 << 
RCC_DCKCFGR_PLLSAIDIVR_SHIFT
)

587 | (
RCC_DCKCFGR_PLLSAIDIVQ_MASK
 << 
RCC_DCKCFGR_PLLSAIDIVQ_SHIFT
));

588 
RCC_DCKCFGR
 = 
ªg32
 | ((
q
 << 
RCC_DCKCFGR_PLLSAIDIVQ_SHIFT
) |

589 (
r
 << 
RCC_DCKCFGR_PLLSAIDIVR_SHIFT
));

590 
	}
}

593 
	$rcc_£t_sys˛k_sour˚
(
uöt32_t
 
˛k
)

595 
uöt32_t
 
ªg32
;

597 
ªg32
 = 
RCC_CFGR
;

598 
ªg32
 &= ~((1 << 1) | (1 << 0));

599 
RCC_CFGR
 = (
ªg32
 | 
˛k
);

600 
	}
}

602 
	$rcc_£t_∂l_sour˚
(
uöt32_t
 
∂l§c
)

604 
uöt32_t
 
ªg32
;

606 
ªg32
 = 
RCC_PLLCFGR
;

607 
ªg32
 &= ~(1 << 22);

608 
RCC_PLLCFGR
 = (
ªg32
 | (
∂l§c
 << 22));

609 
	}
}

611 
	$rcc_£t_µª2
(
uöt32_t
 
µª2
)

613 
uöt32_t
 
ªg32
;

615 
ªg32
 = 
RCC_CFGR
;

616 
ªg32
 &= ~((1 << 13) | (1 << 14) | (1 << 15));

617 
RCC_CFGR
 = (
ªg32
 | (
µª2
 << 13));

618 
	}
}

620 
	$rcc_£t_µª1
(
uöt32_t
 
µª1
)

622 
uöt32_t
 
ªg32
;

624 
ªg32
 = 
RCC_CFGR
;

625 
ªg32
 &= ~((1 << 10) | (1 << 11) | (1 << 12));

626 
RCC_CFGR
 = (
ªg32
 | (
µª1
 << 10));

627 
	}
}

629 
	$rcc_£t_h¥e
(
uöt32_t
 
h¥e
)

631 
uöt32_t
 
ªg32
;

633 
ªg32
 = 
RCC_CFGR
;

634 
ªg32
 &= ~((1 << 4) | (1 << 5) | (1 << 6) | (1 << 7));

635 
RCC_CFGR
 = (
ªg32
 | (
h¥e
 << 4));

636 
	}
}

638 
	$rcc_£t_π˝ª
(
uöt32_t
 
π˝ª
)

640 
uöt32_t
 
ªg32
;

642 
ªg32
 = 
RCC_CFGR
;

643 
ªg32
 &= ~((1 << 16) | (1 << 17) | (1 << 18) | (1 << 19) | (1 << 20));

644 
RCC_CFGR
 = (
ªg32
 | (
π˝ª
 << 16));

645 
	}
}

656 
	$rcc_£t_maö_∂l_hsi
(
uöt32_t
 
∂lm
, uöt32_à
∂ 
, uöt32_à
∂Õ
,

657 
uöt32_t
 
∂lq
, uöt32_à
∂Ã
)

660 i‡(
∂Ã
 < 2) {

661 
∂Ã
 = 2;

663 
RCC_PLLCFGR
 = 0 |

664 ((
∂lm
 & 
RCC_PLLCFGR_PLLM_MASK
Ë<< 
RCC_PLLCFGR_PLLM_SHIFT
) |

665 ((
∂ 
 & 
RCC_PLLCFGR_PLLN_MASK
Ë<< 
RCC_PLLCFGR_PLLN_SHIFT
) |

666 ((((
∂Õ
 >> 1Ë- 1Ë& 
RCC_PLLCFGR_PLLP_MASK
Ë<< 
RCC_PLLCFGR_PLLP_SHIFT
) |

667 ((
∂lq
 & 
RCC_PLLCFGR_PLLQ_MASK
Ë<< 
RCC_PLLCFGR_PLLQ_SHIFT
) |

668 ((
∂Ã
 & 
RCC_PLLCFGR_PLLR_MASK
Ë<< 
RCC_PLLCFGR_PLLR_SHIFT
);

669 
	}
}

680 
	$rcc_£t_maö_∂l_h£
(
uöt32_t
 
∂lm
, uöt32_à
∂ 
, uöt32_à
∂Õ
,

681 
uöt32_t
 
∂lq
, uöt32_à
∂Ã
)

684 i‡(
∂Ã
 < 2) {

685 
∂Ã
 = 2;

687 
RCC_PLLCFGR
 = 
RCC_PLLCFGR_PLLSRC
 |

688 ((
∂lm
 & 
RCC_PLLCFGR_PLLM_MASK
Ë<< 
RCC_PLLCFGR_PLLM_SHIFT
) |

689 ((
∂ 
 & 
RCC_PLLCFGR_PLLN_MASK
Ë<< 
RCC_PLLCFGR_PLLN_SHIFT
) |

690 ((((
∂Õ
 >> 1Ë- 1Ë& 
RCC_PLLCFGR_PLLP_MASK
Ë<< 
RCC_PLLCFGR_PLLP_SHIFT
) |

691 ((
∂lq
 & 
RCC_PLLCFGR_PLLQ_MASK
Ë<< 
RCC_PLLCFGR_PLLQ_SHIFT
) |

692 ((
∂Ã
 & 
RCC_PLLCFGR_PLLR_MASK
Ë<< 
RCC_PLLCFGR_PLLR_SHIFT
);

693 
	}
}

695 
uöt32_t
 
	$rcc_sy°em_˛ock_sour˚
()

698  (
RCC_CFGR
 & 0x000c) >> 2;

699 
	}
}

709 
	$rcc_˛ock_£tup_∂l
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
)

712 
	`rcc_osc_⁄
(
RCC_HSI
);

713 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSI
);

716 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_HSI
);

719 i‡(
˛ock
->
∂l_sour˚
 =
RCC_CFGR_PLLSRC_HSE_CLK
) {

720 
	`rcc_osc_⁄
(
RCC_HSE
);

721 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSE
);

725 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_PWR
);

726 
	`pwr_£t_vos_sˇÀ
(
˛ock
->
vﬁège_sˇÀ
);

732 
	`rcc_£t_h¥e
(
˛ock
->
h¥e
);

733 
	`rcc_£t_µª1
(
˛ock
->
µª1
);

734 
	`rcc_£t_µª2
(
˛ock
->
µª2
);

737 
	`rcc_osc_off
(
RCC_PLL
);

740 i‡(
˛ock
->
∂l_sour˚
 =
RCC_CFGR_PLLSRC_HSE_CLK
) {

741 
	`rcc_£t_maö_∂l_h£
(
˛ock
->
∂lm
, clock->
∂ 
,

742 
˛ock
->
∂Õ
, clock->
∂lq
, clock->
∂Ã
);

744 
	`rcc_£t_maö_∂l_hsi
(
˛ock
->
∂lm
, clock->
∂ 
,

745 
˛ock
->
∂Õ
, clock->
∂lq
, clock->
∂Ã
);

749 
	`rcc_osc_⁄
(
RCC_PLL
);

750 
	`rcc_waô_f‹_osc_ªady
(
RCC_PLL
);

753 i‡(
˛ock
->
Êash_c⁄fig
 & 
FLASH_ACR_DCEN
) {

754 
	`Êash_dˇche_íabÀ
();

756 
	`Êash_dˇche_dißbÀ
();

758 i‡(
˛ock
->
Êash_c⁄fig
 & 
FLASH_ACR_ICEN
) {

759 
	`Êash_iˇche_íabÀ
();

761 
	`Êash_iˇche_dißbÀ
();

763 
	`Êash_£t_ws
(
˛ock
->
Êash_c⁄fig
);

766 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_PLL
);

769 
	`rcc_waô_f‹_sys˛k_°©us
(
RCC_PLL
);

772 
rcc_ahb_‰equícy
 = 
˛ock
->
ahb_‰equícy
;

773 
rcc_≠b1_‰equícy
 = 
˛ock
->
≠b1_‰equícy
;

774 
rcc_≠b2_‰equícy
 = 
˛ock
->
≠b2_‰equícy
;

777 i‡(
˛ock
->
∂l_sour˚
 =
RCC_CFGR_PLLSRC_HSE_CLK
) {

778 
	`rcc_osc_off
(
RCC_HSI
);

780 
	}
}

789 
	$rcc_˛ock_£tup_h£_3v3
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
)

791 
	`rcc_˛ock_£tup_∂l
(
˛ock
);

792 
	}
}

	@lib/libopencm3/lib/stm32/f4/rng.c

31 
	~<lib›ícm3/°m32/∫g.h
>

	@lib/libopencm3/lib/stm32/f4/rtc.c

31 
	~<lib›ícm3/°m32/exti.h
>

32 
	~<lib›ícm3/cm3/nvic.h
>

33 
	~<lib›ícm3/°m32/πc.h
>

42 
	$πc_íabÀ_wakeup_timî
()

44 
RTC_CR
 |
RTC_CR_WUTE
 | (
RTC_CR_OSEL_WAKEUP
 << 
RTC_CR_OSEL_SHIFT
);

45 
	`πc_íabÀ_wakeup_timî_öãºu±
();

46 
	}
}

53 
	$πc_dißbÀ_wakeup_timî
()

55 
RTC_CR
 &~
RTC_CR_WUTE
;

56 
	`πc_dißbÀ_wakeup_timî_öãºu±
();

57 
	}
}

64 
	$πc_íabÀ_wakeup_timî_öãºu±
()

72 
	`exti_íabÀ_ªque°
(
EXTI22
);

73 
	`exti_£t_åiggî
(
EXTI22
, 
EXTI_TRIGGER_RISING
);

76 
	`nvic_íabÀ_úq
(
NVIC_RTC_WKUP_IRQ
);

77 
	`nvic_£t_¥i‹ôy
(
NVIC_RTC_WKUP_IRQ
, 1);

80 
RTC_CR
 |
RTC_CR_WUTIE
;

81 
	}
}

88 
	$πc_dißbÀ_wakeup_timî_öãºu±
()

91 
	`exti_dißbÀ_ªque°
(
EXTI22
);

94 
	`nvic_dißbÀ_úq
(
NVIC_RTC_WKUP_IRQ
);

97 
RTC_CR
 &~
RTC_CR_WUTIE
;

98 
	}
}

	@lib/libopencm3/lib/stm32/f4/vector_chipset.c

21 
	~<lib›ícm3/cm3/scb.h
>

23 
	$¥e_maö
()

26 
SCB_CPACR
 |
SCB_CPACR_FULL
 * (
SCB_CPACR_CP10
 | 
SCB_CPACR_CP11
);

27 
	}
}

	@lib/libopencm3/lib/stm32/f7/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

5 ## 
C›yright
 (
C
Ë2013 
AÀx™dru
 
Gagniuc
 <
mr
.
nuke
.
me
@
gmaû
.
com
>

7 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


8 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


9 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


10 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

12 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

13 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


14 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


15 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

17 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


18 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

21 
	gLIBNAME
 = 
lib›ícm3_°m32f7


22 
SRCLIBDIR
 ?= ../..

24 
CC
 = 
	$$
(
PREFIX
)
gcc


25 
AR
 = 
	$$
(
PREFIX
)
¨


27 #STM32F7 
⁄ly
 
suµ‹ts
 
sögÀ
 
¥ecisi⁄
 
FPU


28 
FP_FLAGS
 ?-
mÊﬂt
-
abi
=
h¨d
 -
mÂu
=
Âv5
-
•
-
d16


30 
TGT_CFLAGS
 = -
Os
 \

31 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

32 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

33 -
Wundef
 -
Wshadow
 \

34 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

35 -
m˝u
=
c‹ãx
-
m7
 -
mthumb
 
	`$
(
FP_FLAGS
) \

36 -
W°ri˘
-
¥ŸŸy≥s
 \

37 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DSTM32F7


38 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

39 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

41 
ARFLAGS
 = 
rcs


43 
OBJS
 +
adc_comm⁄_v1
.
o
 
adc_comm⁄_v1_mu…i
.ÿ
adc_comm⁄_f47
.o

44 
OBJS
 +
ˇn
.
o


45 
OBJS
 +
¸c_comm⁄_Æl
.
o
 
¸c_v2
.o

46 
OBJS
 +
dac_comm⁄_Æl
.
o


47 
OBJS
 +
desig_comm⁄_Æl
.
o
 
desig
.o

48 
OBJS
 +
dma_comm⁄_f24
.
o


49 
OBJS
 +
dma2d_comm⁄_f47
.
o


50 
OBJS
 +
dsi_comm⁄_f47
.
o


51 
OBJS
 +
exti_comm⁄_Æl
.
o


52 
OBJS
 +
Êash_comm⁄_Æl
.
o
 
Êash_comm⁄_f
.ÿ
Êash_comm⁄_f24
.ÿ
Êash
.o

53 
OBJS
 +
fmc_comm⁄_f47
.
o


54 
OBJS
 +
gpio_comm⁄_Æl
.
o
 
gpio_comm⁄_f0234
.o

55 
OBJS
 +
i2c_comm⁄_v2
.
o


56 
OBJS
 +
iwdg_comm⁄_Æl
.
o


57 
OBJS
 +
Õtimî_comm⁄_Æl
.
o


58 
OBJS
 +
…dc_comm⁄_f47
.
o


59 
OBJS
 +
pwr
.
o
 
rcc
.o

60 
OBJS
 +
rcc_comm⁄_Æl
.
o


61 
OBJS
 +
∫g_comm⁄_v1
.
o


62 
OBJS
 +
•i_comm⁄_Æl
.
o
 
•i_comm⁄_v2
.o

63 
OBJS
 +
timî_comm⁄_Æl
.
o


64 
OBJS
 +
ußπ_comm⁄_Æl
.
o
 
ußπ_comm⁄_v2
.o

67 
OBJS
 +
mac
.
o
 
phy
.ÿ
mac_°m32fxx7
.ÿ
phy_ksz80x1
.o

69 
VPATH
 +../../
usb
:../:../../
cm3
:../
comm⁄


70 
VPATH
 +../../
ëhî√t


72 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/stm32/f7/desig.c

20 
	~<lib›ícm3/cm3/as£π.h
>

21 
	~<lib›ícm3/°m32/dbgmcu.h
>

22 
	~<lib›ícm3/°m32/desig.h
>

24 
uöt16_t
 
	$desig_gë_Êash_size
()

26 
uöt32_t
 
devi˚_id
 = 
DBGMCU_IDCODE
 & 
DBGMCU_IDCODE_DEV_ID_MASK
;

27 
uöt32_t
* 
Êash_size_ba£
 = 0;

28 
devi˚_id
) {

30 
Êash_size_ba£
 = (
uöt32_t
*Ë
DESIG_FLASH_SIZE_BASE_449
;

33 
Êash_size_ba£
 = (
uöt32_t
*Ë
DESIG_FLASH_SIZE_BASE_451
;

36 
Êash_size_ba£
 = (
uöt32_t
*Ë
DESIG_FLASH_SIZE_BASE_452
;

40 i‡(!
Êash_size_ba£
) {

42 
	`cm3_as£π_nŸ_ªached
();

45  *
Êash_size_ba£
;

46 
	}
}

48 
	$desig_gë_unique_id
(
uöt32_t
 *
ªsu…
)

50 
uöt32_t
 
devi˚_id
 = 
DBGMCU_IDCODE
 & 
DBGMCU_IDCODE_DEV_ID_MASK
;

51 
uöt32_t
* 
uid_ba£
 = 0;

52 
devi˚_id
) {

54 
uid_ba£
 = (
uöt32_t
*Ë
DESIG_UNIQUE_ID_BASE_449
;

57 
uid_ba£
 = (
uöt32_t
*Ë
DESIG_UNIQUE_ID_BASE_451
;

60 
uid_ba£
 = (
uöt32_t
*Ë
DESIG_UNIQUE_ID_BASE_452
;

64 i‡(!
uid_ba£
) {

66 
	`cm3_as£π_nŸ_ªached
();

69 
ªsu…
[0] = 
uid_ba£
[2];

70 
ªsu…
[1] = 
uid_ba£
[1];

71 
ªsu…
[2] = 
uid_ba£
[0];

72 
	}
}

	@lib/libopencm3/lib/stm32/f7/flash.c

29 
	~<lib›ícm3/°m32/Êash.h
>

42 
ölöe
 
	$Êash_pùñöe_°Æl
()

44 
__asm__
 volatile("dsb":::"memory");

45 
	}
}

53 
	$Êash_waô_f‹_œ°_›î©i⁄
()

55 
	`Êash_pùñöe_°Æl
();

56 (
FLASH_SR
 & 
FLASH_SR_BSY
) == FLASH_SR_BSY);

57 
	}
}

65 
	$Êash_˛ór_î£º_Êag
()

67 
FLASH_SR
 |
FLASH_SR_ERSERR
;

68 
	}
}

76 
	$Êash_˛ór_°©us_Êags
()

78 
	`Êash_˛ór_î£º_Êag
();

79 
	`Êash_˛ór_pg´º_Êag
();

80 
	`Êash_˛ór_wΩîr_Êag
();

81 
	`Êash_˛ór_pg≥º_Êag
();

82 
	`Êash_˛ór_e›_Êag
();

83 
	}
}

90 
	$Êash_¨t_íabÀ
()

92 
FLASH_ACR
 |
FLASH_ACR_ARTEN
;

93 
	}
}

101 
	$Êash_¨t_ª£t
()

103 
FLASH_ACR
 |
FLASH_ACR_ARTRST
;

104 
	}
}

	@lib/libopencm3/lib/stm32/f7/pwr.c

39 
	~<lib›ícm3/°m32/pwr.h
>

43 
	$pwr_£t_vos_sˇÀ
(
pwr_vos_sˇÀ
 
sˇÀ
)

45 
PWR_CR1
 &~
PWR_CR1_VOS_MASK
;

47 i‡(
sˇÀ
 =
PWR_SCALE1
) {

48 
PWR_CR1
 |
PWR_CR1_VOS_SCALE_1
;

49 } i‡(
sˇÀ
 =
PWR_SCALE2
) {

50 
PWR_CR1
 |
PWR_CR1_VOS_SCALE_2
;

51 } i‡(
sˇÀ
 =
PWR_SCALE3
) {

52 
PWR_CR1
 |
PWR_CR1_VOS_SCALE_3
;

54 
	}
}

56 
	$pwr_íabÀ_ovîdrive
()

58 
PWR_CR1
 |
PWR_CR1_ODEN
;

59 !(
PWR_CSR1
 & 
PWR_CSR1_ODRDY
));

60 
PWR_CR1
 |
PWR_CR1_ODSWEN
;

61 !(
PWR_CSR1
 & 
PWR_CSR1_ODSWRDY
));

62 
	}
}

64 
	$pwr_dißbÀ_ovîdrive
()

66 
PWR_CR1
 &~(
PWR_CR1_ODEN
 | 
PWR_CR1_ODSWEN
);

67 !(
PWR_CSR1
 & 
PWR_CSR1_ODSWRDY
));

68 
	}
}

	@lib/libopencm3/lib/stm32/f7/rcc.c

10 
	~<lib›ícm3/cm3/as£π.h
>

11 
	~<lib›ícm3/°m32/rcc.h
>

12 
	~<lib›ícm3/°m32/pwr.h
>

13 
	~<lib›ícm3/°m32/Êash.h
>

17 
uöt32_t
 
	grcc_ahb_‰equícy
 = 16000000;

18 
uöt32_t
 
	grcc_≠b1_‰equícy
 = 16000000;

19 
uöt32_t
 
	grcc_≠b2_‰equícy
 = 16000000;

23 c⁄° 
rcc_˛ock_sˇÀ
 
	grcc_3v3
[
RCC_CLOCK_3V3_END
] = {

25 .
∂ 
 = 432,

26 .
	g∂Õ
 = 2,

27 .
	g∂lq
 = 9,

28 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

29 .
	gµª1
 = 
RCC_CFGR_PPRE_DIV_4
,

30 .
	gµª2
 = 
RCC_CFGR_PPRE_DIV_2
,

31 .
	gvos_sˇÀ
 = 
PWR_SCALE1
,

32 .
	govîdrive
 = 1,

33 .
	gÊash_waô°©es
 = 7,

34 .
	gahb_‰equícy
 = 216000000,

35 .
	g≠b1_‰equícy
 = 54000000,

36 .
	g≠b2_‰equícy
 = 108000000,

39 .
	g∂ 
 = 336,

40 .
	g∂Õ
 = 2,

41 .
	g∂lq
 = 7,

42 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

43 .
	gµª1
 = 
RCC_CFGR_PPRE_DIV_4
,

44 .
	gµª2
 = 
RCC_CFGR_PPRE_DIV_2
,

45 .
	gvos_sˇÀ
 = 
PWR_SCALE2
,

46 .
	govîdrive
 = 1,

47 .
	gÊash_waô°©es
 = 5,

48 .
	gahb_‰equícy
 = 168000000,

49 .
	g≠b1_‰equícy
 = 42000000,

50 .
	g≠b2_‰equícy
 = 84000000,

53 .
	g∂ 
 = 240,

54 .
	g∂Õ
 = 2,

55 .
	g∂lq
 = 5,

56 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

57 .
	gµª1
 = 
RCC_CFGR_PPRE_DIV_4
,

58 .
	gµª2
 = 
RCC_CFGR_PPRE_DIV_2
,

59 .
	gvos_sˇÀ
 = 
PWR_SCALE3
,

60 .
	govîdrive
 = 0,

61 .
	gÊash_waô°©es
 = 3,

62 .
	gahb_‰equícy
 = 120000000,

63 .
	g≠b1_‰equícy
 = 30000000,

64 .
	g≠b2_‰equícy
 = 60000000,

67 .
	g∂ 
 = 144,

68 .
	g∂Õ
 = 2,

69 .
	g∂lq
 = 3,

70 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

71 .
	gµª1
 = 
RCC_CFGR_PPRE_DIV_4
,

72 .
	gµª2
 = 
RCC_CFGR_PPRE_DIV_2
,

73 .
	gvos_sˇÀ
 = 
PWR_SCALE3
,

74 .
	govîdrive
 = 0,

75 .
	gÊash_waô°©es
 = 2,

76 .
	gahb_‰equícy
 = 72000000,

77 .
	g≠b1_‰equícy
 = 18000000,

78 .
	g≠b2_‰equícy
 = 36000000,

81 .
	g∂ 
 = 192,

82 .
	g∂Õ
 = 4,

83 .
	g∂lq
 = 4,

84 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

85 .
	gµª1
 = 
RCC_CFGR_PPRE_DIV_2
,

86 .
	gµª2
 = 
RCC_CFGR_PPRE_DIV_2
,

87 .
	gvos_sˇÀ
 = 
PWR_SCALE3
,

88 .
	govîdrive
 = 0,

89 .
	gÊash_waô°©es
 = 1,

90 .
	gahb_‰equícy
 = 48000000,

91 .
	g≠b1_‰equícy
 = 24000000,

92 .
	g≠b2_‰equícy
 = 24000000,

95 .
	g∂ 
 = 192,

96 .
	g∂Õ
 = 8,

97 .
	g∂lq
 = 4,

98 .
	gh¥e
 = 
RCC_CFGR_HPRE_DIV_NONE
,

99 .
	gµª1
 = 
RCC_CFGR_PPRE_DIV_NONE
,

100 .
	gµª2
 = 
RCC_CFGR_PPRE_DIV_NONE
,

101 .
	gvos_sˇÀ
 = 
PWR_SCALE3
,

102 .
	govîdrive
 = 0,

103 .
	gÊash_waô°©es
 = 0,

104 .
	gahb_‰equícy
 = 24000000,

105 .
	g≠b1_‰equícy
 = 24000000,

106 .
	g≠b2_‰equícy
 = 24000000,

110 
	$rcc_osc_ªady_öt_˛ór
(
rcc_osc
 
osc
)

112 
osc
) {

113 
RCC_PLL
:

114 
RCC_CIR
 |
RCC_CIR_PLLRDYC
;

116 
RCC_HSE
:

117 
RCC_CIR
 |
RCC_CIR_HSERDYC
;

119 
RCC_HSI
:

120 
RCC_CIR
 |
RCC_CIR_HSIRDYC
;

122 
RCC_LSE
:

123 
RCC_CIR
 |
RCC_CIR_LSERDYC
;

125 
RCC_LSI
:

126 
RCC_CIR
 |
RCC_CIR_LSIRDYC
;

129 
	}
}

131 
	$rcc_osc_ªady_öt_íabÀ
(
rcc_osc
 
osc
)

133 
osc
) {

134 
RCC_PLL
:

135 
RCC_CIR
 |
RCC_CIR_PLLRDYIE
;

137 
RCC_HSE
:

138 
RCC_CIR
 |
RCC_CIR_HSERDYIE
;

140 
RCC_HSI
:

141 
RCC_CIR
 |
RCC_CIR_HSIRDYIE
;

143 
RCC_LSE
:

144 
RCC_CIR
 |
RCC_CIR_LSERDYIE
;

146 
RCC_LSI
:

147 
RCC_CIR
 |
RCC_CIR_LSIRDYIE
;

150 
	}
}

152 
	$rcc_osc_ªady_öt_dißbÀ
(
rcc_osc
 
osc
)

154 
osc
) {

155 
RCC_PLL
:

156 
RCC_CIR
 &~
RCC_CIR_PLLRDYIE
;

158 
RCC_HSE
:

159 
RCC_CIR
 &~
RCC_CIR_HSERDYIE
;

161 
RCC_HSI
:

162 
RCC_CIR
 &~
RCC_CIR_HSIRDYIE
;

164 
RCC_LSE
:

165 
RCC_CIR
 &~
RCC_CIR_LSERDYIE
;

167 
RCC_LSI
:

168 
RCC_CIR
 &~
RCC_CIR_LSIRDYIE
;

171 
	}
}

173 
	$rcc_osc_ªady_öt_Êag
(
rcc_osc
 
osc
)

175 
osc
) {

176 
RCC_PLL
:

177  ((
RCC_CIR
 & 
RCC_CIR_PLLRDYF
) != 0);

179 
RCC_HSE
:

180  ((
RCC_CIR
 & 
RCC_CIR_HSERDYF
) != 0);

182 
RCC_HSI
:

183  ((
RCC_CIR
 & 
RCC_CIR_HSIRDYF
) != 0);

185 
RCC_LSE
:

186  ((
RCC_CIR
 & 
RCC_CIR_LSERDYF
) != 0);

188 
RCC_LSI
:

189  ((
RCC_CIR
 & 
RCC_CIR_LSIRDYF
) != 0);

193 
	`cm3_as£π_nŸ_ªached
();

194 
	}
}

196 
	$rcc_css_öt_˛ór
()

198 
RCC_CIR
 |
RCC_CIR_CSSC
;

199 
	}
}

201 
	$rcc_css_öt_Êag
()

203  ((
RCC_CIR
 & 
RCC_CIR_CSSF
) != 0);

204 
	}
}

206 
	$rcc_waô_f‹_osc_ªady
(
rcc_osc
 
osc
)

208 
osc
) {

209 
RCC_PLL
:

210 (
RCC_CR
 & 
RCC_CR_PLLRDY
) == 0);

212 
RCC_HSE
:

213 (
RCC_CR
 & 
RCC_CR_HSERDY
) == 0);

215 
RCC_HSI
:

216 (
RCC_CR
 & 
RCC_CR_HSIRDY
) == 0);

218 
RCC_LSE
:

219 (
RCC_BDCR
 & 
RCC_BDCR_LSERDY
) == 0);

221 
RCC_LSI
:

222 (
RCC_CSR
 & 
RCC_CSR_LSIRDY
) == 0);

225 
	}
}

227 
	$rcc_waô_f‹_sys˛k_°©us
(
rcc_osc
 
osc
)

229 
osc
) {

230 
RCC_PLL
:

231 (
RCC_CFGR
 & ((1 << 1Ë| (1 << 0))Ë!
RCC_CFGR_SWS_PLL
);

233 
RCC_HSE
:

234 (
RCC_CFGR
 & ((1 << 1Ë| (1 << 0))Ë!
RCC_CFGR_SWS_HSE
);

236 
RCC_HSI
:

237 (
RCC_CFGR
 & ((1 << 1Ë| (1 << 0))Ë!
RCC_CFGR_SWS_HSI
);

243 
	}
}

245 
	$rcc_osc_⁄
(
rcc_osc
 
osc
)

247 
osc
) {

248 
RCC_PLL
:

249 
RCC_CR
 |
RCC_CR_PLLON
;

251 
RCC_HSE
:

252 
RCC_CR
 |
RCC_CR_HSEON
;

254 
RCC_HSI
:

255 
RCC_CR
 |
RCC_CR_HSION
;

257 
RCC_LSE
:

258 
RCC_BDCR
 |
RCC_BDCR_LSEON
;

260 
RCC_LSI
:

261 
RCC_CSR
 |
RCC_CSR_LSION
;

264 
	}
}

266 
	$rcc_osc_off
(
rcc_osc
 
osc
)

268 
osc
) {

269 
RCC_PLL
:

270 
RCC_CR
 &~
RCC_CR_PLLON
;

272 
RCC_HSE
:

273 
RCC_CR
 &~
RCC_CR_HSEON
;

275 
RCC_HSI
:

276 
RCC_CR
 &~
RCC_CR_HSION
;

278 
RCC_LSE
:

279 
RCC_BDCR
 &~
RCC_BDCR_LSEON
;

281 
RCC_LSI
:

282 
RCC_CSR
 &~
RCC_CSR_LSION
;

285 
	}
}

287 
	$rcc_css_íabÀ
()

289 
RCC_CR
 |
RCC_CR_CSSON
;

290 
	}
}

292 
	$rcc_css_dißbÀ
()

294 
RCC_CR
 &~
RCC_CR_CSSON
;

295 
	}
}

297 
	$rcc_£t_sys˛k_sour˚
(
uöt32_t
 
˛k
)

299 
uöt32_t
 
ªg32
;

301 
ªg32
 = 
RCC_CFGR
;

302 
ªg32
 &~(
RCC_CFGR_SW_MASK
 << 
RCC_CFGR_SW_SHIFT
);

303 
RCC_CFGR
 = (
ªg32
 | (
˛k
 << 
RCC_CFGR_SW_SHIFT
));

304 
	}
}

306 
	$rcc_£t_∂l_sour˚
(
uöt32_t
 
∂l§c
)

308 
uöt32_t
 
ªg32
;

310 
ªg32
 = 
RCC_PLLCFGR
;

311 
ªg32
 &= ~(1 << 22);

312 
RCC_PLLCFGR
 = (
ªg32
 | (
∂l§c
 << 22));

313 
	}
}

315 
	$rcc_£t_µª2
(
uöt32_t
 
µª2
)

317 
uöt32_t
 
ªg32
;

319 
ªg32
 = 
RCC_CFGR
;

320 
ªg32
 &~(
RCC_CFGR_PPRE2_MASK
 << 
RCC_CFGR_PPRE2_SHIFT
);

321 
RCC_CFGR
 = (
ªg32
 | (
µª2
 << 
RCC_CFGR_PPRE2_SHIFT
));

322 
	}
}

324 
	$rcc_£t_µª1
(
uöt32_t
 
µª1
)

326 
uöt32_t
 
ªg32
;

328 
ªg32
 = 
RCC_CFGR
;

329 
ªg32
 &~(
RCC_CFGR_PPRE1_MASK
 << 
RCC_CFGR_PPRE1_SHIFT
);

330 
RCC_CFGR
 = (
ªg32
 | (
µª1
 << 
RCC_CFGR_PPRE1_SHIFT
));

331 
	}
}

333 
	$rcc_£t_h¥e
(
uöt32_t
 
h¥e
)

335 
uöt32_t
 
ªg32
;

337 
ªg32
 = 
RCC_CFGR
;

338 
ªg32
 &~(
RCC_CFGR_HPRE_MASK
 << 
RCC_CFGR_HPRE_SHIFT
);

339 
RCC_CFGR
 = (
ªg32
 | (
h¥e
 << 
RCC_CFGR_HPRE_SHIFT
));

340 
	}
}

342 
	$rcc_£t_π˝ª
(
uöt32_t
 
π˝ª
)

344 
uöt32_t
 
ªg32
;

346 
ªg32
 = 
RCC_CFGR
;

347 
ªg32
 &~(
RCC_CFGR_RTCPRE_MASK
 << 
RCC_CFGR_RTCPRE_SHIFT
);

348 
RCC_CFGR
 = (
ªg32
 | (
π˝ª
 << 
RCC_CFGR_RTCPRE_SHIFT
));

349 
	}
}

351 
	$rcc_£t_maö_∂l_hsi
(
uöt32_t
 
∂lm
, uöt32_à
∂ 
, uöt32_à
∂Õ
,

352 
uöt32_t
 
∂lq
)

354 
RCC_PLLCFGR
 = (
∂lm
 << 
RCC_PLLCFGR_PLLM_SHIFT
) |

355 (
∂ 
 << 
RCC_PLLCFGR_PLLN_SHIFT
) |

356 (((
∂Õ
 >> 1Ë- 1Ë<< 
RCC_PLLCFGR_PLLP_SHIFT
) |

357 (
∂lq
 << 
RCC_PLLCFGR_PLLQ_SHIFT
);

358 
	}
}

360 
	$rcc_£t_maö_∂l_h£
(
uöt32_t
 
∂lm
, uöt32_à
∂ 
, uöt32_à
∂Õ
,

361 
uöt32_t
 
∂lq
)

363 
RCC_PLLCFGR
 = (
∂lm
 << 
RCC_PLLCFGR_PLLM_SHIFT
) |

364 (
∂ 
 << 
RCC_PLLCFGR_PLLN_SHIFT
) |

365 (((
∂Õ
 >> 1Ë- 1Ë<< 
RCC_PLLCFGR_PLLP_SHIFT
) |

366 
RCC_PLLCFGR_PLLSRC
 |

367 (
∂lq
 << 
RCC_PLLCFGR_PLLQ_SHIFT
);

368 
	}
}

370 
uöt32_t
 
	$rcc_sy°em_˛ock_sour˚
()

373  (
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
;

374 
	}
}

376 
	$rcc_˛ock_£tup_h£
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
, 
uöt32_t
 
h£_mhz
)

378 
uöt8_t
 
∂lm
 = 
h£_mhz
;

381 
	`rcc_osc_⁄
(
RCC_HSI
);

382 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSI
);

385 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_HSI
);

388 
	`rcc_osc_⁄
(
RCC_HSE
);

389 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSE
);

391 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_PWR
);

392 
	`pwr_£t_vos_sˇÀ
(
˛ock
->
vos_sˇÀ
);

394 i‡(
˛ock
->
ovîdrive
) {

395 
	`pwr_íabÀ_ovîdrive
();

402 
	`rcc_£t_h¥e
(
˛ock
->
h¥e
);

403 
	`rcc_£t_µª1
(
˛ock
->
µª1
);

404 
	`rcc_£t_µª2
(
˛ock
->
µª2
);

407 
	`rcc_osc_off
(
RCC_PLL
);

410 
	`rcc_£t_maö_∂l_h£
(
∂lm
, 
˛ock
->
∂ 
,

411 
˛ock
->
∂Õ
, clock->
∂lq
);

414 
	`rcc_osc_⁄
(
RCC_PLL
);

415 
	`rcc_waô_f‹_osc_ªady
(
RCC_PLL
);

418 
	`Êash_£t_ws
(
˛ock
->
Êash_waô°©es
);

419 
	`Êash_¨t_íabÀ
();

420 
	`Êash_¥e„tch_íabÀ
();

423 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_PLL
);

426 
	`rcc_waô_f‹_sys˛k_°©us
(
RCC_PLL
);

429 
rcc_ahb_‰equícy
 = 
˛ock
->
ahb_‰equícy
;

430 
rcc_≠b1_‰equícy
 = 
˛ock
->
≠b1_‰equícy
;

431 
rcc_≠b2_‰equícy
 = 
˛ock
->
≠b2_‰equícy
;

434 
	`rcc_osc_off
(
RCC_HSI
);

435 
	}
}

437 
	$rcc_˛ock_£tup_hsi
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
)

439 
uöt8_t
 
∂lm
 = 16;

442 
	`rcc_osc_⁄
(
RCC_HSI
);

443 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSI
);

446 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_HSI
);

448 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_PWR
);

449 
	`pwr_£t_vos_sˇÀ
(
˛ock
->
vos_sˇÀ
);

451 i‡(
˛ock
->
ovîdrive
) {

452 
	`pwr_íabÀ_ovîdrive
();

459 
	`rcc_£t_h¥e
(
˛ock
->
h¥e
);

460 
	`rcc_£t_µª1
(
˛ock
->
µª1
);

461 
	`rcc_£t_µª2
(
˛ock
->
µª2
);

463 
	`rcc_£t_maö_∂l_hsi
(
∂lm
, 
˛ock
->
∂ 
,

464 
˛ock
->
∂Õ
, clock->
∂lq
);

467 
	`rcc_osc_⁄
(
RCC_PLL
);

468 
	`rcc_waô_f‹_osc_ªady
(
RCC_PLL
);

471 
	`Êash_£t_ws
(
˛ock
->
Êash_waô°©es
);

472 
	`Êash_¨t_íabÀ
();

473 
	`Êash_¥e„tch_íabÀ
();

476 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_PLL
);

479 
	`rcc_waô_f‹_sys˛k_°©us
(
RCC_PLL
);

482 
rcc_ahb_‰equícy
 = 
˛ock
->
ahb_‰equícy
;

483 
rcc_≠b1_‰equícy
 = 
˛ock
->
≠b1_‰equícy
;

484 
rcc_≠b2_‰equícy
 = 
˛ock
->
≠b2_‰equícy
;

485 
	}
}

	@lib/libopencm3/lib/stm32/f7/vector_chipset.c

21 
	~<lib›ícm3/cm3/scb.h
>

23 
	$¥e_maö
()

26 
SCB_CPACR
 |
SCB_CPACR_FULL
 * (
SCB_CPACR_CP10
 | 
SCB_CPACR_CP11
);

27 
	}
}

	@lib/libopencm3/lib/stm32/g0/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2019 
Guûœume
 
RevaûlŸ
 <
g
.
ªvaûlŸ
@
gmaû
.
com
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 
	gLIBNAME
 = 
lib›ícm3_°m32g0


21 
SRCLIBDIR
 ?= ../..

23 
CC
 = 
	$$
(
PREFIX
)
gcc


24 
AR
 = 
	$$
(
PREFIX
)
¨


25 
TGT_CFLAGS
 = -
Os
 \

26 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

27 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

28 -
Wundef
 -
Wshadow
 \

29 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

30 -
m˝u
=
c‹ãx
-
m0∂us
 -
mthumb
 
	`$
(
FP_FLAGS
) \

31 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DSTM32G0


32 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

33 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

35 
ARFLAGS
 = 
rcs


36 
OBJS
 +
adc
.
o
 
adc_comm⁄_v2
.o

37 
OBJS
 +
¸c_comm⁄_Æl
.
o


38 
OBJS
 +
desig_comm⁄_Æl
.
o
 
desig_comm⁄_v1
.o

39 
OBJS
 +
dma_comm⁄_l1f013
.
o


40 
OBJS
 +
dmamux
.
o


41 
OBJS
 +
exti_comm⁄_Æl
.
o
 
exti_comm⁄_v2
.o

42 
OBJS
 +
Êash
.
o
 
Êash_comm⁄_Æl
.o

43 
OBJS
 +
gpio_comm⁄_Æl
.
o
 
gpio_comm⁄_f0234
.o

44 
OBJS
 +
i2c_comm⁄_v2
.
o


45 
OBJS
 +
iwdg_comm⁄_Æl
.
o


46 
OBJS
 +
Õtimî_comm⁄_Æl
.
o


47 
OBJS
 +
pwr
.
o


48 
OBJS
 +
rcc
.
o
 
rcc_comm⁄_Æl
.o

49 
OBJS
 +
∫g_comm⁄_v1
.
o


50 
OBJS
 +
•i_comm⁄_Æl
.
o
 
•i_comm⁄_v2
.o

51 
OBJS
 +
timî_comm⁄_Æl
.
o


52 
OBJS
 +
ußπ_comm⁄_Æl
.
o
 
ußπ_comm⁄_v2
.o

54 
VPATH
 +=../:../../
cm3
:../
comm⁄


56 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/stm32/g0/adc.c

30 
	~<lib›ícm3/°m32/adc.h
>

31 
	~<lib›ícm3/cm3/as£π.h
>

38 
	$adc_£t_˛k_sour˚
(
uöt32_t
 
adc
, uöt32_à
sour˚
)

40 
uöt32_t
 
ªg32
 = 
	`ADC_CFGR2
(
adc
);

42 
ªg32
 &~(
ADC_CFGR2_CKMODE_MASK
 << 
ADC_CFGR2_CKMODE_SHIFT
);

43 
	`ADC_CFGR2
(
adc
Ë(
ªg32
 | (
sour˚
 << 
ADC_CFGR2_CKMODE_SHIFT
));

44 
	}
}

51 
	$adc_£t_˛k_¥esˇÀ
(
uöt32_t
 
adc
, uöt32_à
¥esˇÀ
)

53 
uöt32_t
 
ªg32
 = 
	`ADC_CCR
(
adc
);

55 
ªg32
 &~(
ADC_CCR_PRESC_MASK
 << 
ADC_CCR_PRESC_SHIFT
);

56 
	`ADC_CCR
(
adc
Ë(
ªg32
 | (
¥esˇÀ
 << 
ADC_CCR_PRESC_SHIFT
));

57 
	}
}

66 
	$adc_£t_ßm∂e_time_⁄_Æl_ch™√ls
(
uöt32_t
 
adc
, 
uöt8_t
 
time
)

68 
uöt32_t
 
ªg32
;

70 
ªg32
 = 
	`ADC_SMPR1
(
adc
);

72 
ªg32
 &~((
ADC_SMPR_SMPSEL_MASK
 << 
ADC_SMPR_SMP1_SHIFT
Ë| (
ADC_SMPR_SMP1_MASK
 << ADC_SMPR_SMP1_SHIFT));

74 
ªg32
 |(
time
 << 
ADC_SMPR_SMP1_SHIFT
);

75 
	`ADC_SMPR1
(
adc
Ë
ªg32
;

76 
	}
}

84 
	$adc_£t_ch™√l_ßm∂e_time_£À˘i⁄
(
uöt32_t
 
adc
, 
uöt8_t
 
ch™√l
, uöt8_à
£À˘i⁄
)

86 
uöt32_t
 
ªg32
;

88 
ªg32
 = 
	`ADC_SMPR1
(
adc
);

89 
ªg32
 &~(
ADC_SMPR_SMPSEL_CHANNEL_MASK
 << 
	`ADC_SMPR_SMPSEL_CHANNEL_SHIFT
(
ch™√l
));

90 
ªg32
 |(
£À˘i⁄
 << 
	`ADC_SMPR_SMPSEL_CHANNEL_SHIFT
(
ch™√l
));

91 
	`ADC_SMPR1
(
adc
Ë
ªg32
;

92 
	}
}

100 
	$adc_£t_£À˘i⁄_ßm∂e_time
(
uöt32_t
 
adc
, 
uöt8_t
 
£À˘i⁄
, uöt8_à
time
)

102 
uöt32_t
 
ªg32
;

104 
ªg32
 = 
	`ADC_SMPR1
(
adc
);

105 
£À˘i⁄
) {

106 
ADC_SMPR_SMPSEL_SMP1
:

107 
ªg32
 &~(
ADC_SMPR_SMP1_MASK
 << 
ADC_SMPR_SMP1_SHIFT
);

108 
ªg32
 |(
time
 << 
ADC_SMPR_SMP1_SHIFT
);

110 
ADC_SMPR_SMPSEL_SMP2
:

111 
ªg32
 &~(
ADC_SMPR_SMP2_MASK
 << 
ADC_SMPR_SMP2_SHIFT
);

112 
ªg32
 |(
time
 << 
ADC_SMPR_SMP2_SHIFT
);

115 
	`ADC_SMPR1
(
adc
Ë
ªg32
;

116 
	}
}

127 
	$adc_£t_ªguœr_£quí˚
(
uöt32_t
 
adc
, 
uöt8_t
 
Àngth
, uöt8_à
ch™√l
[])

129 
uöt32_t
 
ªg32
 = 0;

130 
boﬁ
 
°ïup
 = 
Ál£
, 
°ïdn
 = false;

132 i‡(
Àngth
 > 
ADC_CHSELR_MAX_CHANNELS
) {

136 i‡(
Àngth
 == 0) {

137 
	`ADC_CHSELR
(
adc
) = 0;

141 
ªg32
 |(1 << 
ch™√l
[0]);

143 
uöt8_t
 
i
 = 1; i < 
Àngth
; i++) {

144 
ªg32
 |
	`ADC_CHSELR_CHSEL
(
ch™√l
[
i
]);

145 
°ïup
 |
ch™√l
[
i
-1] < channel[i];

146 
°ïdn
 |
ch™√l
[
i
-1] > channel[i];

150 i‡(
°ïup
 && 
°ïdn
) {

151 
	`cm3_as£π_nŸ_ªached
();

162 i‡(
°ïdn
 && (!(
	`ADC_CFGR1
(
adc
Ë& 
ADC_CFGR1_SCANDIR
))) {

163 
	`ADC_ISR
(
adc
Ë&~
ADC_ISR_CCRDY
;

164 
	`ADC_CFGR1
(
adc
Ë|
ADC_CFGR1_SCANDIR
;

165 !(
	`ADC_ISR
(
adc
Ë& 
ADC_ISR_CCRDY
));

166 } i‡(
°ïup
 && ((
	`ADC_CFGR1
(
adc
Ë& 
ADC_CFGR1_SCANDIR
))) {

167 
	`ADC_ISR
(
adc
Ë&~
ADC_ISR_CCRDY
;

168 
	`ADC_CFGR1
(
adc
Ë&~
ADC_CFGR1_SCANDIR
;

169 !(
	`ADC_ISR
(
adc
Ë& 
ADC_ISR_CCRDY
));

173 i‡((
	`ADC_CFGR1
(
adc
Ë& 
ADC_CFGR1_CHSELRMOD
)) {

174 
	`ADC_ISR
(
adc
Ë&~
ADC_ISR_CCRDY
;

175 
	`ADC_CFGR1
(
adc
Ë&~
ADC_CFGR1_CHSELRMOD
;

176 !(
	`ADC_ISR
(
adc
Ë& 
ADC_ISR_CCRDY
));

179 i‡(
	`ADC_CHSELR
(
adc
Ë!
ªg32
) {

180 
	`ADC_ISR
(
adc
Ë&~
ADC_ISR_CCRDY
;

181 
	`ADC_CHSELR
(
adc
Ë
ªg32
;

182 !(
	`ADC_ISR
(
adc
Ë& 
ADC_ISR_CCRDY
));

184 
	}
}

191 
	$adc_íabÀ_ªguœt‹
(
uöt32_t
 
adc
)

193 
	`ADC_CR
(
adc
Ë|
ADC_CR_ADVREGEN
;

194 
	}
}

201 
	$adc_dißbÀ_ªguœt‹
(
uöt32_t
 
adc
)

203 
	`ADC_CR
(
adc
Ë&~
ADC_CR_ADVREGEN
;

204 
	}
}

	@lib/libopencm3/lib/stm32/g0/flash.c

31 
	~<lib›ícm3/°m32/Êash.h
>

34 
	$Êash_waô_f‹_œ°_›î©i⁄
()

36 (
FLASH_SR
 & 
FLASH_SR_BSY
) == FLASH_SR_BSY);

37 
	}
}

48 
	$Êash_¥ogøm_doubÀ_w‹d
(
uöt32_t
 
addªss
, 
uöt64_t
 
d©a
)

50 
	`Êash_waô_f‹_œ°_›î©i⁄
();

52 
FLASH_CR
 |
FLASH_CR_PG
;

54 
	`MMIO32
(
addªss
Ë(
uöt32_t
)
d©a
;

55 
	`MMIO32
(
addªss
+4Ë(
uöt32_t
)(
d©a
 >> 32);

57 
	`Êash_waô_f‹_œ°_›î©i⁄
();

59 
FLASH_CR
 &~
FLASH_CR_PG
;

60 
	}
}

72 
	$Êash_¥ogøm
(
uöt32_t
 
addªss
, 
uöt8_t
 *
d©a
, uöt32_à
Àn
)

74 
uöt32_t
 
i
 = 0; i < 
Àn
; i += 8) {

75 
	`Êash_¥ogøm_doubÀ_w‹d
(
addªss
+
i
, *(
uöt64_t
*)(
d©a
 + i));

77 
	}
}

82 
	$Êash_îa£_∑ge
(
uöt32_t
 
∑ge
)

84 
	`Êash_waô_f‹_œ°_›î©i⁄
();

86 
uöt32_t
 
ªg
 = 
FLASH_CR
;

87 
ªg
 &~(
FLASH_CR_PNB_MASK
 << 
FLASH_CR_PNB_SHIFT
);

88 
ªg
 |(
∑ge
 & 
FLASH_CR_PNB_MASK
Ë<< 
FLASH_CR_PNB_SHIFT
;

89 
ªg
 |
FLASH_CR_PER
;

90 
ªg
 |
FLASH_CR_STRT
;

92 
FLASH_CR
 = 
ªg
;

94 
	`Êash_waô_f‹_œ°_›î©i⁄
();

96 
FLASH_CR
 &~
FLASH_CR_PER
;

97 
	}
}

103 
	$Êash_îa£_Æl_∑ges
()

105 
	`Êash_waô_f‹_œ°_›î©i⁄
();

107 
FLASH_CR
 |
FLASH_CR_MER
;

108 
FLASH_CR
 |
FLASH_CR_STRT
;

110 
	`Êash_waô_f‹_œ°_›î©i⁄
();

111 
FLASH_CR
 &~
FLASH_CR_MER
;

112 
	}
}

115 
	$Êash_˛ór_pg£º_Êag
()

117 
FLASH_SR
 |
FLASH_SR_PGSERR
;

118 
	}
}

121 
	$Êash_˛ór_e›_Êag
()

123 
FLASH_SR
 |
FLASH_SR_EOP
;

124 
	}
}

127 
	$Êash_˛ór_size_Êag
()

129 
FLASH_SR
 |
FLASH_SR_SIZERR
;

130 
	}
}

134 
	$Êash_˛ór_pg´º_Êag
()

136 
FLASH_SR
 |
FLASH_SR_PGAERR
;

137 
	}
}

141 
	$Êash_˛ór_wΩîr_Êag
()

143 
FLASH_SR
 |
FLASH_SR_WRPERR
;

144 
	}
}

148 
	$Êash_˛ór_¥ogîr_Êag
()

150 
FLASH_SR
 |
FLASH_SR_PROGERR
;

151 
	}
}

155 
	$Êash_˛ór_›îr_Êag
()

157 
FLASH_SR
 |
FLASH_SR_OPERR
;

158 
	}
}

161 
	$Êash_˛ór_°©us_Êags
()

163 
	`Êash_˛ór_pg£º_Êag
();

164 
	`Êash_˛ór_size_Êag
();

165 
	`Êash_˛ór_pg´º_Êag
();

166 
	`Êash_˛ór_wΩîr_Êag
();

167 
	`Êash_˛ór_¥ogîr_Êag
();

168 
	`Êash_˛ór_e›_Êag
();

169 
	`Êash_˛ór_›îr_Êag
();

170 
	}
}

172 
	$Êash_iˇche_íabÀ
()

174 
FLASH_ACR
 |
FLASH_ACR_ICEN
;

175 
	}
}

177 
	$Êash_iˇche_dißbÀ
()

179 
FLASH_ACR
 &~
FLASH_ACR_ICEN
;

180 
	}
}

182 
	$Êash_iˇche_ª£t
()

184 
FLASH_ACR
 |
FLASH_ACR_ICRST
;

185 
	}
}

187 
	$Êash_u∆ock_¥ogmem
()

189 
FLASH_KEYR
 = 
FLASH_KEYR_KEY1
;

190 
FLASH_KEYR
 = 
FLASH_KEYR_KEY2
;

191 
	}
}

193 
	$Êash_lock_¥ogmem
()

195 
FLASH_CR
 |
FLASH_CR_LOCK
;

196 
	}
}

198 
	$Êash_lock_›ti⁄_byãs
()

200 
FLASH_CR
 |
FLASH_CR_OPTLOCK
;

201 
	}
}

203 
	$Êash_u∆ock
()

205 
	`Êash_u∆ock_¥ogmem
();

206 
	`Êash_u∆ock_›ti⁄_byãs
();

207 
	}
}

209 
	$Êash_lock
()

211 
	`Êash_lock_›ti⁄_byãs
();

212 
	`Êash_lock_¥ogmem
();

213 
	}
}

	@lib/libopencm3/lib/stm32/g0/pwr.c

32 
	~<lib›ícm3/°m32/pwr.h
>

37 
	$pwr_£t_vos_sˇÀ
(
pwr_vos_sˇÀ
 
sˇÀ
)

39 
uöt32_t
 
ªg32
;

41 
ªg32
 = 
PWR_CR1
 & ~(
PWR_CR1_VOS_MASK
 << 
PWR_CR1_VOS_SHIFT
);

42 
ªg32
 |(
sˇÀ
 & 
PWR_CR1_VOS_MASK
Ë<< 
PWR_CR1_VOS_SHIFT
;

43 
PWR_CR1
 = 
ªg32
;

44 
	}
}

49 
	$pwr_dißbÀ_backup_domaö_wrôe_¥Ÿe˘
()

51 
PWR_CR1
 |
PWR_CR1_DBP
;

52 
	}
}

57 
	$pwr_íabÀ_backup_domaö_wrôe_¥Ÿe˘
()

59 
PWR_CR1
 &~
PWR_CR1_DBP
;

60 
	}
}

66 
	$pwr_£t_low_powî_mode_£À˘i⁄
(
uöt32_t
 
Õms
)

68 
uöt32_t
 
ªg32
;

70 
ªg32
 = 
PWR_CR1
;

71 
ªg32
 &~(
PWR_CR1_LPMS_MASK
 << 
PWR_CR1_LPMS_SHIFT
);

72 
PWR_CR1
 = (
ªg32
 | (
Õms
 << 
PWR_CR1_LPMS_SHIFT
));

73 
	}
}

80 
	$pwr_íabÀ_powî_vﬁège_dëe˘
(
uöt32_t
 
pvdr_Àvñ
, uöt32_à
pvdf_Àvñ
)

82 
uöt32_t
 
ªg32
;

84 
ªg32
 = 
PWR_CR2
;

85 
ªg32
 &~(
PWR_CR2_PVDRT_MASK
 << 
PWR_CR2_PVDRT_SHIFT
);

86 
ªg32
 &~(
PWR_CR2_PVDFT_MASK
 << 
PWR_CR2_PVDFT_SHIFT
);

87 
PWR_CR2
 = (
ªg32
 | (
pvdf_Àvñ
 << 
PWR_CR2_PVDFT_SHIFT
Ë| (
pvdr_Àvñ
 << 
PWR_CR2_PVDRT_SHIFT
Ë| 
PWR_CR2_PVDE
);

88 
	}
}

93 
	$pwr_dißbÀ_powî_vﬁège_dëe˘
()

95 
PWR_CR2
 &~
PWR_CR2_PVDE
;

96 
	}
}

	@lib/libopencm3/lib/stm32/g0/rcc.c

36 
	~<lib›ícm3/°m32/rcc.h
>

37 
	~<lib›ícm3/°m32/pwr.h
>

38 
	~<lib›ícm3/°m32/Êash.h
>

39 
	~<lib›ícm3/cm3/as£π.h
>

42 
uöt32_t
 
	grcc_ahb_‰equícy
 = 16000000;

43 
uöt32_t
 
	grcc_≠b1_‰equícy
 = 16000000;

45 c⁄° 
rcc_˛ock_sˇÀ
 
	grcc_˛ock_c⁄fig
[
RCC_CLOCK_CONFIG_END
] = {

46 [
RCC_CLOCK_CONFIG_LSI_32KHZ
] = {

48 .
sys˛ock_sour˚
 = 
RCC_LSI
,

49 .
	gh¥e
 = 
RCC_CFGR_HPRE_NODIV
,

50 .
	gµª
 = 
RCC_CFGR_PPRE_NODIV
,

51 .
	gÊash_waô°©es
 = 
FLASH_ACR_LATENCY_0WS
,

52 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE2
,

53 .
	gahb_‰equícy
 = 32000,

54 .
	g≠b_‰equícy
 = 32000,

56 [
RCC_CLOCK_CONFIG_HSI_4MHZ
] = {

58 .
sys˛ock_sour˚
 = 
RCC_HSI
,

59 .
	ghsisys_div
 = 
RCC_CR_HSIDIV_DIV4
,

60 .
	gh¥e
 = 
RCC_CFGR_HPRE_NODIV
,

61 .
	gµª
 = 
RCC_CFGR_PPRE_NODIV
,

62 .
	gÊash_waô°©es
 = 
FLASH_ACR_LATENCY_0WS
,

63 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE2
,

64 .
	gahb_‰equícy
 = 4000000,

65 .
	g≠b_‰equícy
 = 4000000,

67 [
RCC_CLOCK_CONFIG_HSI_16MHZ
] = {

69 .
sys˛ock_sour˚
 = 
RCC_HSI
,

70 .
	ghsisys_div
 = 
RCC_CR_HSIDIV_DIV1
,

71 .
	gh¥e
 = 
RCC_CFGR_HPRE_NODIV
,

72 .
	gµª
 = 
RCC_CFGR_PPRE_NODIV
,

73 .
	gÊash_waô°©es
 = 
FLASH_ACR_LATENCY_0WS
,

74 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE2
,

75 .
	gahb_‰equícy
 = 16000000,

76 .
	g≠b_‰equícy
 = 16000000,

78 [
RCC_CLOCK_CONFIG_HSI_PLL_32MHZ
] = {

80 .
sys˛ock_sour˚
 = 
RCC_PLL
,

81 .
	g∂l_sour˚
 = 
RCC_PLLCFGR_PLLSRC_HSI16
,

82 .
	g∂l_div
 = 
RCC_PLLCFGR_PLLM_DIV
(1),

83 .
	g∂l_mul
 = 
RCC_PLLCFGR_PLLN_MUL
(8),

84 .
	g∂Õ_div
 = 
RCC_PLLCFGR_PLLP_DIV
(4),

85 .
	g∂lq_div
 = 
RCC_PLLCFGR_PLLQ_DIV
(4),

86 .
	g∂Ã_div
 = 
RCC_PLLCFGR_PLLR_DIV
(4),

87 .
	gh¥e
 = 
RCC_CFGR_HPRE_NODIV
,

88 .
	gµª
 = 
RCC_CFGR_PPRE_NODIV
,

89 .
	gÊash_waô°©es
 = 
FLASH_ACR_LATENCY_1WS
,

90 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

91 .
	gahb_‰equícy
 = 32000000,

92 .
	g≠b_‰equícy
 = 32000000,

94 [
RCC_CLOCK_CONFIG_HSI_PLL_64MHZ
] = {

96 .
sys˛ock_sour˚
 = 
RCC_PLL
,

97 .
	g∂l_sour˚
 = 
RCC_PLLCFGR_PLLSRC_HSI16
,

98 .
	g∂l_div
 = 
RCC_PLLCFGR_PLLM_DIV
(1),

99 .
	g∂l_mul
 = 
RCC_PLLCFGR_PLLN_MUL
(8),

100 .
	g∂Õ_div
 = 
RCC_PLLCFGR_PLLP_DIV
(2),

101 .
	g∂lq_div
 = 
RCC_PLLCFGR_PLLQ_DIV
(2),

102 .
	g∂Ã_div
 = 
RCC_PLLCFGR_PLLR_DIV
(2),

103 .
	gh¥e
 = 
RCC_CFGR_HPRE_NODIV
,

104 .
	gµª
 = 
RCC_CFGR_PPRE_NODIV
,

105 .
	gÊash_waô°©es
 = 
FLASH_ACR_LATENCY_2WS
,

106 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

107 .
	gahb_‰equícy
 = 64000000,

108 .
	g≠b_‰equícy
 = 64000000,

110 [
RCC_CLOCK_CONFIG_HSE_12MHZ_PLL_64MHZ
] = {

112 .
sys˛ock_sour˚
 = 
RCC_PLL
,

113 .
	g∂l_sour˚
 = 
RCC_PLLCFGR_PLLSRC_HSE
,

114 .
	g∂l_div
 = 
RCC_PLLCFGR_PLLM_DIV
(3),

115 .
	g∂l_mul
 = 
RCC_PLLCFGR_PLLN_MUL
(32),

116 .
	g∂Õ_div
 = 
RCC_PLLCFGR_PLLP_DIV
(2),

117 .
	g∂lq_div
 = 
RCC_PLLCFGR_PLLQ_DIV
(2),

118 .
	g∂Ã_div
 = 
RCC_PLLCFGR_PLLR_DIV
(2),

119 .
	gh¥e
 = 
RCC_CFGR_HPRE_NODIV
,

120 .
	gµª
 = 
RCC_CFGR_PPRE_NODIV
,

121 .
	gÊash_waô°©es
 = 
FLASH_ACR_LATENCY_2WS
,

122 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

123 .
	gahb_‰equícy
 = 64000000,

124 .
	g≠b_‰equícy
 = 64000000,

128 
	$rcc_osc_⁄
(
rcc_osc
 
osc
)

130 
osc
) {

131 
RCC_PLL
:

132 
RCC_CR
 |
RCC_CR_PLLON
;

134 
RCC_HSE
:

135 
RCC_CR
 |
RCC_CR_HSEON
;

137 
RCC_HSI
:

138 
RCC_CR
 |
RCC_CR_HSION
;

140 
RCC_LSE
:

141 
RCC_BDCR
 |
RCC_BDCR_LSEON
;

143 
RCC_LSI
:

144 
RCC_CSR
 |
RCC_CSR_LSION
;

147 
	`cm3_as£π_nŸ_ªached
();

150 
	}
}

152 
	$rcc_osc_off
(
rcc_osc
 
osc
)

154 
osc
) {

155 
RCC_PLL
:

156 
RCC_CR
 &~
RCC_CR_PLLON
;

158 
RCC_HSE
:

159 
RCC_CR
 &~
RCC_CR_HSEON
;

161 
RCC_HSI
:

162 
RCC_CR
 &~
RCC_CR_HSION
;

164 
RCC_LSE
:

165 
RCC_BDCR
 &~
RCC_BDCR_LSEON
;

167 
RCC_LSI
:

168 
RCC_CSR
 &~
RCC_CSR_LSION
;

171 
	`cm3_as£π_nŸ_ªached
();

174 
	}
}

176 
boﬁ
 
	$rcc_is_osc_ªady
(
rcc_osc
 
osc
)

178 
osc
) {

179 
RCC_PLL
:

180  
RCC_CR
 & 
RCC_CR_PLLRDY
;

181 
RCC_HSE
:

182  
RCC_CR
 & 
RCC_CR_HSERDY
;

183 
RCC_HSI
:

184  
RCC_CR
 & 
RCC_CR_HSIRDY
;

185 
RCC_LSE
:

186  
RCC_BDCR
 & 
RCC_BDCR_LSERDY
;

187 
RCC_LSI
:

188  
RCC_CSR
 & 
RCC_CSR_LSIRDY
;

190 
	`cm3_as£π_nŸ_ªached
();

193  
Ál£
;

194 
	}
}

196 
	$rcc_waô_f‹_osc_ªady
(
rcc_osc
 
osc
)

198 !
	`rcc_is_osc_ªady
(
osc
));

199 
	}
}

201 
	$rcc_css_íabÀ
()

203 
RCC_CR
 |
RCC_CR_CSSON
;

204 
	}
}

206 
	$rcc_css_dißbÀ
()

208 
RCC_CR
 &~
RCC_CR_CSSON
;

209 
	}
}

211 
	$rcc_css_öt_˛ór
()

213 
RCC_CICR
 |
RCC_CICR_CSSC
;

214 
	}
}

216 
	$rcc_css_öt_Êag
()

218  ((
RCC_CIFR
 & 
RCC_CIFR_CSSF
) != 0);

219 
	}
}

225 
	$rcc_£t_sys˛k_sour˚
(
rcc_osc
 
osc
)

227 
uöt32_t
 
ªg32
;

228 
uöt32_t
 
sw
 = 0;

230 
osc
) {

231 
RCC_HSI
:

232 
sw
 = 
RCC_CFGR_SW_HSISYS
;

234 
RCC_HSE
:

235 
sw
 = 
RCC_CFGR_SW_HSE
;

237 
RCC_PLL
:

238 
sw
 = 
RCC_CFGR_SW_PLLRCLK
;

240 
RCC_LSE
:

241 
sw
 = 
RCC_CFGR_SW_LSE
;

243 
RCC_LSI
:

244 
sw
 = 
RCC_CFGR_SW_LSI
;

247 
	`cm3_as£π_nŸ_ªached
();

251 
ªg32
 = 
RCC_CFGR
;

252 
ªg32
 &~(
RCC_CFGR_SW_MASK
 << 
RCC_CFGR_SW_SHIFT
);

253 
RCC_CFGR
 = (
ªg32
 | (
sw
 << 
RCC_CFGR_SW_SHIFT
));

254 
	}
}

260 
rcc_osc
 
	$rcc_sy°em_˛ock_sour˚
()

262 (
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
) {

263 
RCC_CFGR_SW_HSISYS
:

264  
RCC_HSI
;

265 
RCC_CFGR_SW_HSE
:

266  
RCC_HSE
;

267 
RCC_CFGR_SWS_PLLRCLK
:

268  
RCC_PLL
;

269 
RCC_CFGR_SW_LSE
:

270  
RCC_LSE
;

271 
RCC_CFGR_SW_LSI
:

272  
RCC_LSI
;

274 
	`cm3_as£π_nŸ_ªached
();

277 
	}
}

283 
	$rcc_waô_f‹_sys˛k_°©us
(
rcc_osc
 
osc
)

285 
uöt32_t
 
sws
 = 0;

287 
osc
) {

288 
RCC_PLL
:

289 
sws
 = 
RCC_CFGR_SWS_PLLRCLK
;

291 
RCC_HSE
:

292 
sws
 = 
RCC_CFGR_SWS_HSE
;

294 
RCC_HSI
:

295 
sws
 = 
RCC_CFGR_SWS_HSISYS
;

297 
RCC_LSI
:

298 
sws
 = 
RCC_CFGR_SWS_LSI
;

300 
RCC_LSE
:

301 
sws
 = 
RCC_CFGR_SWS_LSE
;

304 
	`cm3_as£π_nŸ_ªached
();

308 ((
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
Ë!
sws
);

309 
	}
}

315 
	$rcc_£t_∂l_sour˚
(
uöt32_t
 
∂l§c
)

317 
uöt32_t
 
ªg32
;

319 
ªg32
 = 
RCC_PLLCFGR
;

320 
ªg32
 &~(
RCC_PLLCFGR_PLLSRC_MASK
 << 
RCC_PLLCFGR_PLLSRC_SHIFT
);

321 
RCC_PLLCFGR
 = (
ªg32
 | (
∂l§c
 << 
RCC_PLLCFGR_PLLSRC_SHIFT
));

322 
	}
}

333 
	$rcc_£t_maö_∂l
(
uöt32_t
 
sour˚
, uöt32_à
∂lm
, uöt32_à
∂ 
, uöt32_à
∂Õ
,

334 
uöt32_t
 
∂lq
, uöt32_à
∂Ã
)

336 
RCC_PLLCFGR
 = (
sour˚
 << 
RCC_PLLCFGR_PLLSRC_SHIFT
) |

337 (
∂lm
 << 
RCC_PLLCFGR_PLLM_SHIFT
) |

338 (
∂ 
 << 
RCC_PLLCFGR_PLLN_SHIFT
) |

339 (
∂Õ
 << 
RCC_PLLCFGR_PLLP_SHIFT
) |

340 (
∂lq
 << 
RCC_PLLCFGR_PLLQ_SHIFT
) |

341 (
∂Ã
 << 
RCC_PLLCFGR_PLLR_SHIFT
);

342 
	}
}

348 
	$rcc_íabÀ_∂Õ
(
boﬁ
 
íabÀ
)

350 i‡(
íabÀ
) {

351 
RCC_PLLCFGR
 |
RCC_PLLCFGR_PLLPEN
;

353 
RCC_PLLCFGR
 &~
RCC_PLLCFGR_PLLPEN
;

355 
	}
}

361 
	$rcc_íabÀ_∂lq
(
boﬁ
 
íabÀ
)

363 i‡(
íabÀ
) {

364 
RCC_PLLCFGR
 |
RCC_PLLCFGR_PLLQEN
;

366 
RCC_PLLCFGR
 &~
RCC_PLLCFGR_PLLQEN
;

368 
	}
}

374 
	$rcc_íabÀ_∂Ã
(
boﬁ
 
íabÀ
)

376 i‡(
íabÀ
) {

377 
RCC_PLLCFGR
 |
RCC_PLLCFGR_PLLREN
;

379 
RCC_PLLCFGR
 &~
RCC_PLLCFGR_PLLREN
;

381 
	}
}

387 
	$rcc_£t_µª
(
uöt32_t
 
µª
)

389 
uöt32_t
 
ªg32
;

391 
ªg32
 = 
RCC_CFGR
;

392 
ªg32
 &~(
RCC_CFGR_PPRE_MASK
 << 
RCC_CFGR_PPRE_SHIFT
);

393 
RCC_CFGR
 = (
ªg32
 | (
µª
 << 
RCC_CFGR_PPRE_SHIFT
));

394 
	}
}

400 
	$rcc_£t_h¥e
(
uöt32_t
 
h¥e
)

402 
uöt32_t
 
ªg32
;

404 
ªg32
 = 
RCC_CFGR
;

405 
ªg32
 &~(
RCC_CFGR_HPRE_MASK
 << 
RCC_CFGR_HPRE_SHIFT
);

406 
RCC_CFGR
 = (
ªg32
 | (
h¥e
 << 
RCC_CFGR_HPRE_SHIFT
));

407 
	}
}

413 
	$rcc_£t_hsisys_div
(
uöt32_t
 
hsidiv
)

415 
uöt32_t
 
ªg32
;

417 
ªg32
 = 
RCC_CR
;

418 
ªg32
 &~(
RCC_CR_HSIDIV_MASK
 << 
RCC_CR_HSIDIV_SHIFT
);

419 
RCC_CR
 = (
ªg32
 | (
hsidiv
 << 
RCC_CR_HSIDIV_SHIFT
));

420 
	}
}

426 
	$rcc_£t_mc›ª
(
uöt32_t
 
mc›ª
)

428 
uöt32_t
 
ªg32
;

430 
ªg32
 = 
RCC_CFGR
;

431 
ªg32
 &~(
RCC_CFGR_MCOPRE_MASK
 << 
RCC_CFGR_MCOPRE_SHIFT
);

432 
RCC_CFGR
 = (
ªg32
 | (
mc›ª
 << 
RCC_CFGR_MCOPRE_SHIFT
));

433 
	}
}

439 
	$rcc_˛ock_£tup
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
)

441 i‡(
˛ock
->
sys˛ock_sour˚
 =
RCC_PLL
) {

442 
rcc_osc
 
∂l_sour˚
;

444 i‡(
˛ock
->
∂l_sour˚
 =
RCC_PLLCFGR_PLLSRC_HSE
)

445 
∂l_sour˚
 = 
RCC_HSE
;

447 
∂l_sour˚
 = 
RCC_HSI
;

450 
	`rcc_osc_⁄
(
∂l_sour˚
);

451 
	`rcc_waô_f‹_osc_ªady
(
∂l_sour˚
);

454 
	`rcc_osc_off
(
RCC_PLL
);

455 
	`rcc_is_osc_ªady
(
RCC_PLL
));

457 
	`rcc_£t_maö_∂l
(
˛ock
->
∂l_sour˚
, clock->
∂l_div
, clock->
∂l_mul
, clock->
∂Õ_div
, clock->
∂lq_div
, clock->
∂Ã_div
);

459 
	`rcc_íabÀ_∂Ã
(
åue
);

460 } i‡(
˛ock
->
sys˛ock_sour˚
 =
RCC_HSI
) {

461 
	`rcc_£t_hsisys_div
(
˛ock
->
hsisys_div
);

464 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_PWR
);

465 
	`pwr_£t_vos_sˇÀ
(
˛ock
->
vﬁège_sˇÀ
);

467 
	`Êash_£t_ws
(
˛ock
->
Êash_waô°©es
);

470 i‡(
˛ock
->
Êash_waô°©es
 > 
FLASH_ACR_LATENCY_0WS
)

471 
	`Êash_¥e„tch_íabÀ
();

473 
	`Êash_¥e„tch_dißbÀ
();

475 
	`rcc_£t_h¥e
(
˛ock
->
h¥e
);

476 
	`rcc_£t_µª
(
˛ock
->
µª
);

478 
	`rcc_osc_⁄
(
˛ock
->
sys˛ock_sour˚
);

479 
	`rcc_waô_f‹_osc_ªady
(
˛ock
->
sys˛ock_sour˚
);

481 
	`rcc_£t_sys˛k_sour˚
(
˛ock
->
sys˛ock_sour˚
);

482 
	`rcc_waô_f‹_sys˛k_°©us
(
˛ock
->
sys˛ock_sour˚
);

484 
rcc_ahb_‰equícy
 = 
˛ock
->
ahb_‰equícy
;

485 
rcc_≠b1_‰equícy
 = 
˛ock
->
≠b_‰equícy
;

486 
	}
}

492 
	$rcc_£t_∫g_˛k_div
(
uöt32_t
 
∫g_div
)

494 
uöt32_t
 
ªg32
 = 
RCC_CCIPR
 & ~(
RCC_CCIPR_RNGDIV_MASK
 << 
RCC_CCIPR_RNGDIV_SHIFT
);

495 
RCC_CCIPR
 = 
ªg32
 | (
∫g_div
 << 
RCC_CCIPR_RNGDIV_SHIFT
);

496 
	}
}

503 
	$rcc_£t_≥rùhîÆ_˛k_£l
(
uöt32_t
 
≥rùh
, uöt32_à
£l
)

505 
uöt8_t
 
shi·
;

506 
uöt32_t
 
mask
;

508 
≥rùh
) {

509 
ADC1_BASE
:

510 
shi·
 = 
RCC_CCIPR_ADCSEL_SHIFT
;

511 
mask
 = 
RCC_CCIPR_ADCSEL_MASK
;

513 
RNG_BASE
:

514 
shi·
 = 
RCC_CCIPR_RNGSEL_SHIFT
;

515 
mask
 = 
RCC_CCIPR_RNGSEL_MASK
;

517 
TIM1_BASE
:

518 
shi·
 = 
RCC_CCIPR_TIM1SEL_SHIFT
;

519 
mask
 = 
RCC_CCIPR_TIM1SEL_MASK
;

521 
LPTIM1_BASE
:

522 
shi·
 = 
RCC_CCIPR_LPTIM1SEL_SHIFT
;

523 
mask
 = 
RCC_CCIPR_LPTIM1SEL_MASK
;

525 
LPTIM2_BASE
:

526 
shi·
 = 
RCC_CCIPR_LPTIM2SEL_SHIFT
;

527 
mask
 = 
RCC_CCIPR_LPTIM2SEL_MASK
;

529 
CEC_BASE
:

530 
shi·
 = 
RCC_CCIPR_CECSEL_SHIFT
;

531 
mask
 = 
RCC_CCIPR_CECSEL_MASK
;

533 
USART2_BASE
:

534 
shi·
 = 
RCC_CCIPR_USART2SEL_SHIFT
;

535 
mask
 = 
RCC_CCIPR_USART2SEL_MASK
;

537 
USART1_BASE
:

538 
shi·
 = 
RCC_CCIPR_USART1SEL_SHIFT
;

539 
mask
 = 
RCC_CCIPR_USART1SEL_MASK
;

542 
	`cm3_as£π_nŸ_ªached
();

546 
uöt32_t
 
ªg32
 = 
RCC_CCIPR
 & ~(
mask
 << 
shi·
);

547 
RCC_CCIPR
 = 
ªg32
 | (
£l
 << 
shi·
);

548 
	}
}

	@lib/libopencm3/lib/stm32/g4/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2020 
K¨l
 
PÆss⁄
 <
k¨Õ
@
twók
.
√t
.
au
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 
	gLIBNAME
 = 
lib›ícm3_°m32g4


21 
SRCLIBDIR
 ?= ../..

23 
FP_FLAGS
 ?-
mÊﬂt
-
abi
=
h¨d
 -
mÂu
=
Âv4
-
•
-
d16


24 
CC
 = 
	$$
(
PREFIX
)
gcc


25 
AR
 = 
	$$
(
PREFIX
)
¨


26 
TGT_CFLAGS
 = -
Os
 \

27 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

28 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

29 -
Wundef
 -
Wshadow
 \

30 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

31 -
m˝u
=
c‹ãx
-
m4
 -
mthumb
 
	`$
(
FP_FLAGS
) \

32 -
W°ri˘
-
¥ŸŸy≥s
 \

33 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DSTM32G4


34 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

35 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

36 
ARFLAGS
 = 
rcs


38 
OBJS
 +
gpio_comm⁄_Æl
.
o
 
gpio_comm⁄_f0234
.o

39 
OBJS
 +
rcc_comm⁄_Æl
.
o


41 
VPATH
 +../../
usb
:../:../../
cm3
:../
comm⁄


42 
VPATH
 +../../
ëhî√t


44 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/stm32/g4/vector_chipset.c

21 
	~<lib›ícm3/cm3/scb.h
>

23 
	$¥e_maö
()

26 
SCB_CPACR
 |
SCB_CPACR_FULL
 * (
SCB_CPACR_CP10
 | 
SCB_CPACR_CP11
);

27 
	}
}

	@lib/libopencm3/lib/stm32/h7/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


5 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


6 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


7 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

9 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

10 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


11 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


12 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

14 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


15 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

18 
	gLIBNAME
 = 
lib›ícm3_°m32h7


19 
SRCLIBDIR
 ?= ../..

21 
CC
 = 
	$$
(
PREFIX
)
gcc


22 
AR
 = 
	$$
(
PREFIX
)
¨


24 #STM32H7 
suµ‹ts
 
¥ecisi⁄
 
FPU


25 
FP_FLAGS
 ?-
mÊﬂt
-
abi
=
h¨d
 -
mÂu
=
Âv5
-
d16


27 
TGT_CFLAGS
 = -
Os
 \

28 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

29 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

30 -
Wundef
 -
Wshadow
 \

31 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

32 -
m˝u
=
c‹ãx
-
m7
 -
mthumb
 
	`$
(
FP_FLAGS
) \

33 -
W°ri˘
-
¥ŸŸy≥s
 \

34 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DSTM32H7


35 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

36 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

38 
ARFLAGS
 = 
rcs


40 
OBJS
 +
dac_comm⁄_Æl
.
o


41 
OBJS
 +
exti_comm⁄_Æl
.
o


42 
OBJS
 +
Êash_comm⁄_Æl
.
o
 
Êash_comm⁄_f
.ÿ
Êash_comm⁄_f24
.o

43 
OBJS
 +
fmc_comm⁄_f47
.
o


44 
OBJS
 +
gpio_comm⁄_Æl
.
o
 
gpio_comm⁄_f0234
.o

45 
OBJS
 +
pwr
.
o
 
rcc
.o

46 
OBJS
 +
rcc_comm⁄_Æl
.
o


47 
OBJS
 +
•i_comm⁄_Æl
.
o
 
•i_comm⁄_v2
.o

48 
OBJS
 +
timî_comm⁄_Æl
.
o


49 
OBJS
 +
ußπ_comm⁄_v2
.
o
 
ußπ_comm⁄_fifos
.o

51 
VPATH
 +../../
usb
:../:../../
cm3
:../
comm⁄


53 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/stm32/h7/pwr.c

34 
	~<lib›ícm3/°m32/pwr.h
>

35 
	~<lib›ícm3/°m32/rcc.h
>

36 
	~<lib›ícm3/°m32/syscfg.h
>

39 
	$pwr_£t_mode_ldo
() {

40 c⁄° 
uöt32_t
 
ldo_mask
 = (
PWR_CR3_SCUEN
 | 
PWR_CR3_LDOEN
 | 
PWR_CR3_BYPASS
);

41 
PWR_CR3
 = (PWR_CR3 & ~
ldo_mask
Ë| (
PWR_CR3_SCUEN
 | 
PWR_CR3_LDOEN
);

42 !(
PWR_CSR1
 & 
PWR_CSR1_ACTVOSRDY
));

43 
	}
}

45 
	$pwr_£t_svos_sˇÀ
(
pwr_svos_sˇÀ
 
sˇÀ
)

47 
uöt32_t
 
pwr_¸1_ªg
 = 
PWR_CR1
;

48 
pwr_¸1_ªg
 = (pwr_¸1_ªg & ~(
PWR_CR1_SVOS_MASK
 << 
PWR_CR1_SVOS_SHIFT
));

49 
PWR_CR1
 = 
pwr_¸1_ªg
 | 
sˇÀ
;

50 
	}
}

52 
	$pwr_£t_vos_sˇÀ
(
pwr_vos_sˇÀ
 
sˇÀ
) {

53 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_SYSCFG
);

54 
uöt32_t
 
d3¸_masked
 = 
PWR_D3CR
 & ~(
PWR_D3CR_VOS_MASK
 << 
PWR_D3CR_VOS_SHIFT
);

57 i‡(
sˇÀ
 =
PWR_VOS_SCALE_0
) {

58 
PWR_D3CR
 = 
d3¸_masked
 | 
PWR_VOS_SCALE_1
;

59 
SYSCFG_PWRCR
 |
SYSCFG_PWRCR_ODEN
;

61 
SYSCFG_PWRCR
 &~
SYSCFG_PWRCR_ODEN
;

62 
PWR_D3CR
 = 
d3¸_masked
 | 
sˇÀ
;

64 !(
PWR_D3CR
 & 
PWR_D3CR_VOSRDY
));

65 
	}
}

	@lib/libopencm3/lib/stm32/h7/rcc.c

9 
	~<°ddef.h
>

10 
	~<lib›ícm3/cm3/as£π.h
>

11 
	~<lib›ícm3/°m32/rcc.h
>

12 
	~<lib›ícm3/°m32/pwr.h
>

13 
	~<lib›ícm3/°m32/Êash.h
>

15 
	#HZ_PER_MHZ
 1000000UL

	)

16 
	#HZ_PER_KHZ
 1000UL

	)

20 
uöt16_t
 
	msys˛k_mhz
;

21 
uöt16_t
 
	m˝u_mhz
;

22 
uöt16_t
 
	mh˛k_mhz
;

24 
uöt16_t
 
	mp˛k1_mhz
;

25 
uöt16_t
 
	mp˛k2_mhz
;

26 
uöt16_t
 
	mp˛k3_mhz
;

27 
uöt16_t
 
	mp˛k4_mhz
;

28 } 
	m≥r
;

29 
	s∂l_˛ocks
 {

30 
uöt16_t
 
	mp_mhz
;

31 
uöt16_t
 
	mq_mhz
;

32 
uöt16_t
 
	mr_mhz
;

33 } 
	m∂l1
, 
	m∂l2
, 
	m∂l3
;

34 
uöt16_t
 
	mh£_khz
;

35 } 
	grcc_˛ock_åì
 = {

36 .
sys˛k_mhz
 = 
RCC_HSI_BASE_FREQUENCY
 / 
HZ_PER_MHZ
,

37 .
	g˝u_mhz
 = 
RCC_HSI_BASE_FREQUENCY
 / 
HZ_PER_MHZ
,

38 .
	gh˛k_mhz
 = 
RCC_HSI_BASE_FREQUENCY
 / 
HZ_PER_MHZ
,

39 .
	g≥r
.
	gp˛k1_mhz
 = 
RCC_HSI_BASE_FREQUENCY
 / 
HZ_PER_MHZ
,

40 .
	g≥r
.
	gp˛k2_mhz
 = 
RCC_HSI_BASE_FREQUENCY
 / 
HZ_PER_MHZ
,

41 .
	g≥r
.
	gp˛k3_mhz
 = 
RCC_HSI_BASE_FREQUENCY
 / 
HZ_PER_MHZ
,

42 .
	g≥r
.
	gp˛k4_mhz
 = 
RCC_HSI_BASE_FREQUENCY
 / 
HZ_PER_MHZ


45 
	$rcc_c⁄figuª_∂l
(
uöt32_t
 
˛kö
, c⁄° 
∂l_c⁄fig
 *
c⁄fig
, 
∂l_num
) {

47 i‡(
c⁄fig
->
divm
 =0 || 
∂l_num
 < 1 ||Öll_num > 3) {

51 
∂l_˛ocks
 *
∂l_åì_±r
;

52 i‡(
∂l_num
 == 1) {

53 
∂l_åì_±r
 = &
rcc_˛ock_åì
.
∂l1
;

54 } i‡(
∂l_num
 == 2) {

55 
∂l_åì_±r
 = &
rcc_˛ock_åì
.
∂l2
;

57 
∂l_åì_±r
 = &
rcc_˛ock_åì
.
∂l3
;

61 
	`RCC_PLLDIVR
(
∂l_num
) = 0;

62 
	`RCC_PLLDIVR
(
∂l_num
Ë|
	`RCC_PLLNDIVR_DIVN
(
c⁄fig
->
divn
);

65 
uöt8_t
 
vco_addshi·
 = 4 * (
∂l_num
 - 1);

68 
uöt32_t
 
∂l_˛k_mhz
 = (
˛kö
 / 
c⁄fig
->
divm
Ë/ 
HZ_PER_MHZ
;

69 i‡(
∂l_˛k_mhz
 > 2 &&Öll_clk_mhz <= 4) {

70 
RCC_PLLCFGR
 |(
RCC_PLLCFGR_PLLRGE_2_4MHZ
 << 
RCC_PLLCFGR_PLL1RGE_SHIFT
Ë<< 
vco_addshi·
;

71 } i‡(
∂l_˛k_mhz
 > 4 &&Öll_clk_mhz <= 8) {

72 
RCC_PLLCFGR
 |(
RCC_PLLCFGR_PLLRGE_4_8MHZ
 << 
RCC_PLLCFGR_PLL1RGE_SHIFT
Ë<< 
vco_addshi·
;

73 } i‡(
∂l_˛k_mhz
 > 8) {

74 
RCC_PLLCFGR
 |(
RCC_PLLCFGR_PLLRGE_8_16MHZ
 << 
RCC_PLLCFGR_PLL1RGE_SHIFT
Ë<< 
vco_addshi·
;

78 
uöt32_t
 
∂l_vco_˛k_mhz
 = (
∂l_˛k_mhz
 * 
c⁄fig
->
divn
);

79 i‡(
∂l_vco_˛k_mhz
 <= 420) {

80 
RCC_PLLCFGR
 |(
RCC_PLLCFGR_PLL1VCO_MED
 << 
vco_addshi·
);

84 
uöt8_t
 
diví_addshi·
 = 3 * (
∂l_num
 - 1);

85 i‡(
c⁄fig
->
divp
 > 0) {

86 
	`RCC_PLLDIVR
(
∂l_num
Ë|
	`RCC_PLLNDIVR_DIVP
(
c⁄fig
->
divp
);

87 
RCC_PLLCFGR
 |(
RCC_PLLCFGR_DIVP1EN
 << 
diví_addshi·
);

88 
∂l_åì_±r
->
p_mhz
 = 
∂l_vco_˛k_mhz
 / 
c⁄fig
->
divp
;

90 i‡(
c⁄fig
->
divq
 > 0) {

91 
	`RCC_PLLDIVR
(
∂l_num
Ë|
	`RCC_PLLNDIVR_DIVQ
(
c⁄fig
->
divq
);

92 
RCC_PLLCFGR
 |(
RCC_PLLCFGR_DIVQ1EN
 << 
diví_addshi·
);

93 
∂l_åì_±r
->
q_mhz
 = 
∂l_vco_˛k_mhz
 / 
c⁄fig
->
divq
;

95 i‡(
c⁄fig
->
divr
 > 0) {

96 
	`RCC_PLLDIVR
(
∂l_num
Ë|
	`RCC_PLLNDIVR_DIVR
(
c⁄fig
->
divr
);

97 
RCC_PLLCFGR
 |(
RCC_PLLCFGR_DIVR1EN
 << 
diví_addshi·
);

98 
∂l_åì_±r
->
r_mhz
 = 
∂l_vco_˛k_mhz
 / 
c⁄fig
->
divr
;

102 
uöt8_t
 
¸_addshi·
 = 2 * (
∂l_num
 - 1);

103 
RCC_CR
 |
RCC_CR_PLL1ON
 << 
¸_addshi·
;

104 !(
RCC_CR
 & (
RCC_CR_PLL1RDY
 << 
¸_addshi·
)));

105 
	}
}

107 
	$rcc_£t_™d_íabÀ_∂ls
(c⁄° 
rcc_∂l_c⁄fig
 *
c⁄fig
) {

110 
RCC_PLLCKSELR
 = 
	`RCC_PLLCKSELR_DIVM1
(
c⁄fig
->
∂l1
.
divm
) |

111 
	`RCC_PLLCKSELR_DIVM2
(
c⁄fig
->
∂l2
.
divm
) |

112 
	`RCC_PLLCKSELR_DIVM3
(
c⁄fig
->
∂l3
.
divm
) |

113 
c⁄fig
->
∂l_sour˚
;

115 
uöt32_t
 
˛kö
 = (
c⁄fig
->
∂l_sour˚
 =
RCC_PLLCKSELR_PLLSRC_HSI
)

116 ? 
RCC_HSI_BASE_FREQUENCY
 : 
c⁄fig
->
h£_‰equícy
;

118 
RCC_PLLCFGR
 = 0;

119 
	`rcc_c⁄figuª_∂l
(
˛kö
, &
c⁄fig
->
∂l1
, 1);

120 
	`rcc_c⁄figuª_∂l
(
˛kö
, &
c⁄fig
->
∂l2
, 2);

121 
	`rcc_c⁄figuª_∂l
(
˛kö
, &
c⁄fig
->
∂l3
, 3);

122 
	}
}

126 
uöt16_t
 
	$rcc_¥ediv_log_skù32_div
(
uöt16_t
 
˛k_mhz
, 
uöt32_t
 
div_vÆ
) {

127 i‡(
div_vÆ
 < 0x8) {

128  
˛k_mhz
;

129 } i‡(
div_vÆ
 <
RCC_D1CFGR_D1CPRE_DIV16
) {

130  
˛k_mhz
 >> (
div_vÆ
 - 7);

132  
˛k_mhz
 >> (
div_vÆ
 - 6);

134 
	}
}

138 
uöt16_t
 
	$rcc_¥ediv_3bô_log_div
(
uöt16_t
 
˛k_mhz
, 
uöt32_t
 
div_vÆ
) {

139 i‡(
div_vÆ
 < 0x4) {

140  
˛k_mhz
;

142  
˛k_mhz
 >> (
div_vÆ
 - 3);

144 
	}
}

146 
	$rcc_˛ock_£tup_domaö1
(c⁄° 
rcc_∂l_c⁄fig
 *
c⁄fig
) {

147 
RCC_D1CFGR
 = 0;

148 
RCC_D1CFGR
 |
	`RCC_D1CFGR_D1CPRE
(
c⁄fig
->
c‹e_¥e
) |

149 
	`RCC_D1CFGR_D1HPRE
(
c⁄fig
->
h¥e
Ë| 
	`RCC_D1CFGR_D1PPRE
(c⁄fig->
µª3
);

152 
rcc_˛ock_åì
.
˝u_mhz
 =

153 
	`rcc_¥ediv_log_skù32_div
(
rcc_˛ock_åì
.
sys˛k_mhz
, 
c⁄fig
->
c‹e_¥e
);

154 
rcc_˛ock_åì
.
h˛k_mhz
 =

155 
	`rcc_¥ediv_log_skù32_div
(
rcc_˛ock_åì
.
˝u_mhz
, 
c⁄fig
->
h¥e
);

156 
rcc_˛ock_åì
.
≥r
.
p˛k3_mhz
 =

157 
	`rcc_¥ediv_3bô_log_div
(
rcc_˛ock_åì
.
h˛k_mhz
, 
c⁄fig
->
µª3
);

158 
	}
}

160 
	$rcc_˛ock_£tup_domaö2
(c⁄° 
rcc_∂l_c⁄fig
 *
c⁄fig
) {

161 
RCC_D2CFGR
 = 0;

162 
RCC_D2CFGR
 |
	`RCC_D2CFGR_D2PPRE1
(
c⁄fig
->
µª1
) |

163 
	`RCC_D2CFGR_D2PPRE2
(
c⁄fig
->
µª2
);

166 
rcc_˛ock_åì
.
≥r
.
p˛k2_mhz
 =

167 
	`rcc_¥ediv_3bô_log_div
(
rcc_˛ock_åì
.
h˛k_mhz
, 
c⁄fig
->
µª2
);

168 
rcc_˛ock_åì
.
≥r
.
p˛k1_mhz
 =

169 
	`rcc_¥ediv_3bô_log_div
(
rcc_˛ock_åì
.
h˛k_mhz
, 
c⁄fig
->
µª1
);

170 
	}
}

172 
	$rcc_˛ock_£tup_domaö3
(c⁄° 
rcc_∂l_c⁄fig
 *
c⁄fig
) {

173 
RCC_D3CFGR
 &= 0;

174 
RCC_D3CFGR
 |
	`RCC_D3CFGR_D3PPRE
(
c⁄fig
->
µª4
);

177 
rcc_˛ock_åì
.
≥r
.
p˛k4_mhz
 =

178 
	`rcc_¥ediv_3bô_log_div
(
rcc_˛ock_åì
.
h˛k_mhz
, 
c⁄fig
->
µª4
);

179 
	}
}

181 
	$rcc_˛ock_£tup_∂l
(c⁄° 
rcc_∂l_c⁄fig
 *
c⁄fig
) {

183 
RCC_CR
 |
RCC_CR_HSION
;

184 
RCC_CFGR
 &~(
RCC_CFGR_SW_MASK
 << 
RCC_CFGR_SW_SHIFT
);

185 ((
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
Ë!
RCC_CFGR_SWS_HSI
);

186 
RCC_CR
 = 
RCC_CR_HSION
;

189 
	`pwr_£t_mode_ldo
();

190 
	`pwr_£t_vos_sˇÀ
(
c⁄fig
->
vﬁège_sˇÀ
);

193 
	`Êash_£t_ws
(
c⁄fig
->
Êash_waô°©es
);

194 i‡(
c⁄fig
->
Êash_waô°©es
 > 
FLASH_ACR_LATENCY_0WS
) {

195 
	`Êash_¥e„tch_íabÀ
();

197 
	`Êash_¥e„tch_dißbÀ
();

201 i‡(
c⁄fig
->
h£_‰equícy
 > 0) {

202 
RCC_CR
 |
RCC_CR_HSEON
;

203 !(
RCC_CR
 & 
RCC_CR_HSERDY
));

204 
rcc_˛ock_åì
.
h£_khz
 = 
c⁄fig
->
h£_‰equícy
 / 
HZ_PER_KHZ
;

208 
	`rcc_£t_™d_íabÀ_∂ls
(
c⁄fig
);

211 i‡(
c⁄fig
->
sys˛ock_sour˚
 =
RCC_PLL
) {

212 
rcc_˛ock_åì
.
sys˛k_mhz
 =Ñcc_˛ock_åì.
∂l1
.
p_mhz
;

213 } i‡(
c⁄fig
->
sys˛ock_sour˚
 =
RCC_HSE
) {

214 
rcc_˛ock_åì
.
sys˛k_mhz
 = 
c⁄fig
->
h£_‰equícy
 / 
HZ_PER_MHZ
;

216 
rcc_˛ock_åì
.
sys˛k_mhz
 = 
RCC_HSI_BASE_FREQUENCY
 / 
HZ_PER_MHZ
;

220 
	`rcc_˛ock_£tup_domaö1
(
c⁄fig
);

221 
	`rcc_˛ock_£tup_domaö2
(
c⁄fig
);

222 
	`rcc_˛ock_£tup_domaö3
(
c⁄fig
);

227 
RCC_CFGR
 |
RCC_CFGR_SW_PLL1
;

228 
uöt32_t
 
cfgr_sws
 = ((
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
);

229 
cfgr_sws
 !
RCC_CFGR_SWS_PLL1
) {

230 
cfgr_sws
 = ((
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
);

232 
	}
}

234 
uöt32_t
 
	$rcc_gë_bus_˛k_‰eq
(
rcc_˛ock_sour˚
 
sour˚
) {

235 
uöt32_t
 
˛k£l
;

236 
sour˚
) {

237 
RCC_SYSCLK
:

238  
rcc_˛ock_åì
.
sys˛k_mhz
 * 
HZ_PER_MHZ
;

239 
RCC_CPUCLK
:

240 
RCC_SYSTICKCLK
:

241  
rcc_˛ock_åì
.
˝u_mhz
 * 
HZ_PER_MHZ
;

242 
RCC_AHBCLK
:

243 
RCC_HCLK3
:

244  
rcc_˛ock_åì
.
h˛k_mhz
 * 
HZ_PER_MHZ
;

245 
RCC_APB1CLK
:

246  
rcc_˛ock_åì
.
≥r
.
p˛k1_mhz
 * 
HZ_PER_MHZ
;

247 
RCC_APB2CLK
:

248  
rcc_˛ock_åì
.
≥r
.
p˛k2_mhz
 * 
HZ_PER_MHZ
;

249 
RCC_APB3CLK
:

250  
rcc_˛ock_åì
.
≥r
.
p˛k3_mhz
 * 
HZ_PER_MHZ
;

251 
RCC_APB4CLK
:

252  
rcc_˛ock_åì
.
≥r
.
p˛k4_mhz
 * 
HZ_PER_MHZ
;

253 
RCC_PERCLK
:

254 
˛k£l
 = (
RCC_D1CCIPR
 >> 
RCC_D1CCIPR_CKPERSEL_SHIFT
Ë& 
RCC_D1CCIPR_CKPERSEL_MASK
;

255 i‡(
˛k£l
 =
RCC_D1CCIPR_CKPERSEL_HSI
) {

256  
RCC_HSI_BASE_FREQUENCY
;

257 } i‡(
˛k£l
 =
RCC_D1CCIPR_CKPERSEL_HSE
) {

258  
rcc_˛ock_åì
.
h£_khz
 * 
HZ_PER_KHZ
;

263 
	`cm3_as£π_nŸ_ªached
();

266 
	}
}

268 
uöt32_t
 
	$rcc_gë_≥rùhîÆ_˛k_‰eq
(
uöt32_t
 
≥rùh
) {

269 
uöt32_t
 
˛k£l
;

270 
≥rùh
) {

271 
FDCAN1_BASE
:

272 
FDCAN2_BASE
:

273 
˛k£l
 = (
RCC_D2CCIP1R
 >> 
RCC_D2CCIP1R_FDCANSEL_SHIFT
Ë& 
RCC_D2CCIP1R_FDCANSEL_MASK
;

274 i‡(
˛k£l
 =
RCC_D2CCIP1R_FDCANSEL_HSE
) {

275  
rcc_˛ock_åì
.
h£_khz
 * 
HZ_PER_KHZ
;

276 } i‡(
˛k£l
 =
RCC_D2CCIP1R_FDCANSEL_PLL1Q
) {

277  
rcc_˛ock_åì
.
∂l1
.
q_mhz
 * 
HZ_PER_MHZ
;

278 } i‡(
˛k£l
 =
RCC_D2CCIP1R_FDCANSEL_PLL2Q
) {

279  
rcc_˛ock_åì
.
∂l2
.
q_mhz
 * 
HZ_PER_MHZ
;

283 
SPI1_BASE
:

284 
SPI2_BASE
:

285 
SPI3_BASE
:

286 
˛k£l
 = (
RCC_D2CCIP1R
 >> 
RCC_D2CCIP1R_SPI123SEL_SHIFT
Ë& 
RCC_D2CCIP1R_SPI123SEL_MASK
;

287 i‡(
˛k£l
 =
RCC_D2CCIP1R_SPI123SEL_PLL1Q
) {

288  
rcc_˛ock_åì
.
∂l1
.
q_mhz
 * 
HZ_PER_MHZ
;

289 } i‡(
˛k£l
 =
RCC_D2CCIP1R_SPI123SEL_PLL2P
) {

290  
rcc_˛ock_åì
.
∂l2
.
p_mhz
 * 
HZ_PER_MHZ
;

291 } i‡(
˛k£l
 =
RCC_D2CCIP1R_SPI123SEL_PLL3P
) {

292  
rcc_˛ock_åì
.
∂l3
.
p_mhz
 * 
HZ_PER_MHZ
;

293 } i‡(
˛k£l
 =
RCC_D2CCIP1R_SPI123SEL_PERCK
) {

294  
	`rcc_gë_bus_˛k_‰eq
(
RCC_PERCLK
);

298 
SPI4_BASE
:

299 
SPI5_BASE
:

300 
˛k£l
 = (
RCC_D2CCIP1R
 >> 
RCC_D2CCIP1R_SPI45SEL_SHIFT
Ë& 
RCC_D2CCIP1R_SPI45SEL_MASK
;

301 i‡(
˛k£l
 =
RCC_D2CCIP1R_SPI45SEL_APB4
){

302  
	`rcc_gë_bus_˛k_‰eq
(
RCC_APB1CLK
);

303 } i‡(
˛k£l
 =
RCC_D2CCIP1R_SPI45SEL_PLL2Q
){

304  
rcc_˛ock_åì
.
∂l2
.
q_mhz
 * 
HZ_PER_MHZ
;

305 } i‡(
˛k£l
 =
RCC_D2CCIP1R_SPI45SEL_PLL3Q
){

306  
rcc_˛ock_åì
.
∂l3
.
q_mhz
 * 
HZ_PER_MHZ
;

307 } i‡(
˛k£l
 =
RCC_D2CCIP1R_SPI45SEL_HSI
){

308  
RCC_HSI_BASE_FREQUENCY
;

309 } i‡(
˛k£l
 =
RCC_D2CCIP1R_SPI45SEL_HSE
) {

310  
rcc_˛ock_åì
.
h£_khz
 * 
HZ_PER_KHZ
;

314 
USART1_BASE
:

315 
USART6_BASE
:

316 
˛k£l
 = (
RCC_D2CCIP2R
 >> 
RCC_D2CCIP2R_USART16SEL_SHIFT
Ë& 
RCC_D2CCIP2R_USARTSEL_MASK
;

317 i‡(
˛k£l
 =
RCC_D2CCIP2R_USART16SEL_PCLK2
) {

318  
	`rcc_gë_bus_˛k_‰eq
(
RCC_APB2CLK
);

319 } i‡(
˛k£l
 =
RCC_D2CCIP2R_USARTSEL_PLL2Q
) {

320  
rcc_˛ock_åì
.
∂l2
.
q_mhz
 * 
HZ_PER_MHZ
;

321 } i‡(
˛k£l
 =
RCC_D2CCIP2R_USARTSEL_PLL3Q
) {

322  
rcc_˛ock_åì
.
∂l3
.
q_mhz
 * 
HZ_PER_MHZ
;

323 } i‡(
˛k£l
 =
RCC_D2CCIP2R_USARTSEL_HSI
) {

324  
RCC_HSI_BASE_FREQUENCY
;

328 
USART2_BASE
:

329 
USART3_BASE
:

330 
UART4_BASE
:

331 
UART5_BASE
:

332 
UART7_BASE
:

333 
UART8_BASE
:

334 
˛k£l
 = (
RCC_D2CCIP2R
 >> 
RCC_D2CCIP2R_USART234578SEL_SHIFT
Ë& 
RCC_D2CCIP2R_USARTSEL_MASK
;

335 i‡(
˛k£l
 =
RCC_D2CCIP2R_USART234578SEL_PCLK1
) {

336  
	`rcc_gë_bus_˛k_‰eq
(
RCC_APB1CLK
);

337 } i‡(
˛k£l
 =
RCC_D2CCIP2R_USARTSEL_PLL2Q
) {

338  
rcc_˛ock_åì
.
∂l2
.
q_mhz
 * 
HZ_PER_MHZ
;

339 } i‡(
˛k£l
 =
RCC_D2CCIP2R_USARTSEL_PLL3Q
) {

340  
rcc_˛ock_åì
.
∂l3
.
q_mhz
 * 
HZ_PER_MHZ
;

341 } i‡(
˛k£l
 =
RCC_D2CCIP2R_USARTSEL_HSI
) {

342  
RCC_HSI_BASE_FREQUENCY
;

347 
	`cm3_as£π_nŸ_ªached
();

350 
	}
}

352 
	$rcc_£t_≥rùhîÆ_˛k_£l
(
uöt32_t
 
≥rùh
, uöt32_à
£l
) {

353 vﬁ©ûê
uöt32_t
 *
ªg
;

354 
uöt32_t
 
mask
;

355 
uöt32_t
 
vÆ
;

357 
≥rùh
) {

358 
FDCAN1_BASE
:

359 
FDCAN2_BASE
:

360 
ªg
 = &
RCC_D2CCIP1R
;

361 
mask
 = 
RCC_D2CCIP1R_FDCANSEL_MASK
 << 
RCC_D2CCIP1R_FDCANSEL_SHIFT
;

362 
vÆ
 = 
£l
 << 
RCC_D2CCIP1R_FDCANSEL_SHIFT
;

364 
SPI1_BASE
:

365 
SPI2_BASE
:

366 
SPI3_BASE
:

367 
ªg
 = &
RCC_D2CCIP2R
;

368 
mask
 = 
RCC_D2CCIP1R_SPI123SEL_MASK
 << 
RCC_D2CCIP1R_SPI123SEL_SHIFT
;

369 
vÆ
 = 
£l
 << 
RCC_D2CCIP1R_SPI123SEL_SHIFT
;

371 
SPI4_BASE
:

372 
SPI5_BASE
:

373 
ªg
 = &
RCC_D2CCIP1R
;

374 
mask
 = 
RCC_D2CCIP1R_SPI45SEL_MASK
 << 
RCC_D2CCIP1R_SPI45SEL_SHIFT
;

375 
vÆ
 = 
£l
 << 
RCC_D2CCIP1R_SPI45SEL_SHIFT
;

377 
USART1_BASE
:

378 
USART6_BASE
:

379 
ªg
 = &
RCC_D2CCIP2R
;

380 
mask
 = 
RCC_D2CCIP2R_USARTSEL_MASK
 << 
RCC_D2CCIP2R_USART16SEL_SHIFT
;

381 
vÆ
 = 
£l
 << 
RCC_D2CCIP2R_USART16SEL_SHIFT
;

383 
USART2_BASE
:

384 
USART3_BASE
:

385 
UART4_BASE
:

386 
UART5_BASE
:

387 
UART7_BASE
:

388 
UART8_BASE
:

389 
ªg
 = &
RCC_D2CCIP2R
;

390 
mask
 = 
RCC_D2CCIP2R_USARTSEL_MASK
 << 
RCC_D2CCIP2R_USART234578SEL_SHIFT
;

391 
vÆ
 = 
£l
 << 
RCC_D2CCIP2R_USART234578SEL_SHIFT
;

395 
	`cm3_as£π_nŸ_ªached
();

400 
uöt32_t
 
ªgvÆ
 = (*
ªg
 & 
mask
Ë| 
vÆ
;

401 *
ªg
 = 
ªgvÆ
;

402 
	}
}

404 
	$rcc_£t_fdˇn_˛k£l
(
uöt8_t
 
˛k£l
) {

405 
RCC_D2CCIP1R
 &~(
RCC_D2CCIP1R_FDCANSEL_MASK
 << 
RCC_D2CCIP1R_FDCANSEL_SHIFT
);

406 
RCC_D2CCIP1R
 |
˛k£l
 << 
RCC_D2CCIP1R_FDCANSEL_SHIFT
;

407 
	}
}

409 
	$rcc_£t_•i123_˛k£l
(
uöt8_t
 
˛k£l
) {

410 
RCC_D2CCIP1R
 &~(
RCC_D2CCIP1R_SPI123SEL_MASK
 << 
RCC_D2CCIP1R_SPI123SEL_SHIFT
);

411 
RCC_D2CCIP1R
 |
˛k£l
 << 
RCC_D2CCIP1R_SPI123SEL_SHIFT
;

412 
	}
}

414 
	$rcc_£t_•i45_˛k£l
(
uöt8_t
 
˛k£l
) {

415 
RCC_D2CCIP1R
 &~(
RCC_D2CCIP1R_SPI45SEL_MASK
 << 
RCC_D2CCIP1R_SPI45SEL_SHIFT
);

416 
RCC_D2CCIP1R
 |
˛k£l
 << 
RCC_D2CCIP1R_SPI45SEL_SHIFT
;

417 
	}
}

	@lib/libopencm3/lib/stm32/h7/vector_chipset.c

21 
	~<lib›ícm3/cm3/scb.h
>

23 
	$¥e_maö
()

26 
SCB_CPACR
 |
SCB_CPACR_FULL
 * (
SCB_CPACR_CP10
 | 
SCB_CPACR_CP11
);

27 
	}
}

	@lib/libopencm3/lib/stm32/l0/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2013 
Fø¡i£k
 
Burün
 <
BuFøn
@
£z«m
.
cz
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 
	gLIBNAME
 = 
lib›ícm3_°m32l0


21 
SRCLIBDIR
 ?= ../..

23 
CC
 = 
	$$
(
PREFIX
)
gcc


24 
AR
 = 
	$$
(
PREFIX
)
¨


25 
TGT_CFLAGS
 = -
Os
 \

26 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

27 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

28 -
Wundef
 -
Wshadow
 \

29 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

30 -
m˝u
=
c‹ãx
-
m0∂us
 
	`$
(
FP_FLAGS
Ë-
mthumb
 -
W°ri˘
-
¥ŸŸy≥s
 \

31 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DSTM32L0


32 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

33 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

35 
ARFLAGS
 = 
rcs


37 
OBJS
 +
adc_comm⁄_v2
.
o


38 
OBJS
 +
¸c_comm⁄_Æl
.
o
 
¸c_v2
.o

39 
OBJS
 +
¸s_comm⁄_Æl
.
o


40 
OBJS
 +
desig_comm⁄_Æl
.
o
 
desig_comm⁄_v1
.o

41 
OBJS
 +
dma_comm⁄_l1f013
.
o
 
dma_comm⁄_c£l
.o

42 
OBJS
 +
exti_comm⁄_Æl
.
o


43 
OBJS
 +
Êash_comm⁄_Æl
.
o
 
Êash_comm⁄_l01
.o

44 
OBJS
 +
gpio_comm⁄_Æl
.
o
 
gpio_comm⁄_f0234
.o

45 
OBJS
 +
i2c_comm⁄_v2
.
o


46 
OBJS
 +
iwdg_comm⁄_Æl
.
o


47 
OBJS
 +
Õtimî_comm⁄_Æl
.
o


48 
OBJS
 +
pwr_comm⁄_v1
.
o
 
pwr_comm⁄_v2
.o

49 
OBJS
 +
rcc
.
o
 
rcc_comm⁄_Æl
.o

50 
OBJS
 +
∫g_comm⁄_v1
.
o


51 
OBJS
 +
πc_comm⁄_l1f024
.
o


52 
OBJS
 +
•i_comm⁄_Æl
.
o
 
•i_comm⁄_v1
.ÿ
•i_comm⁄_v1_‰f
.o

53 
OBJS
 +
timî_comm⁄_Æl
.
o


54 
OBJS
 +
ußπ_comm⁄_Æl
.
o
 
ußπ_comm⁄_v2
.o

56 
OBJS
 +
usb
.
o
 
usb_c⁄åﬁ
.ÿ
usb_°™d¨d
.ÿ
usb_msc
.o

57 
OBJS
 +
usb_hid
.
o


58 
OBJS
 +
°_usbfs_c‹e
.
o
 
°_usbfs_v2
.o

60 
VPATH
 +../../
usb
:../:../../
cm3
:../
comm⁄


62 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/stm32/l0/i2c.c

31 
	~<lib›ícm3/°m32/i2c.h
>

	@lib/libopencm3/lib/stm32/l0/iwdg.c

31 
	~<lib›ícm3/°m32/iwdg.h
>

	@lib/libopencm3/lib/stm32/l0/rcc.c

37 
	~<lib›ícm3/cm3/as£π.h
>

38 
	~<lib›ícm3/°m32/Êash.h
>

39 
	~<lib›ícm3/°m32/pwr.h
>

40 
	~<lib›ícm3/°m32/rcc.h
>

43 
uöt32_t
 
	grcc_ahb_‰equícy
 = 2097000;

44 
uöt32_t
 
	grcc_≠b1_‰equícy
 = 2097000;

45 
uöt32_t
 
	grcc_≠b2_‰equícy
 = 2097000;

47 
	$rcc_osc_⁄
(
rcc_osc
 
osc
)

49 
osc
) {

50 
RCC_PLL
:

51 
RCC_CR
 |
RCC_CR_PLLON
;

53 
RCC_MSI
:

54 
RCC_CR
 |
RCC_CR_MSION
;

56 
RCC_HSE
:

57 
RCC_CR
 |
RCC_CR_HSEON
;

59 
RCC_HSI48
:

60 
RCC_CRRCR
 |
RCC_CRRCR_HSI48ON
;

62 
RCC_HSI16
:

63 
RCC_CR
 |
RCC_CR_HSI16ON
;

65 
RCC_LSE
:

66 
RCC_CSR
 |
RCC_CSR_LSEON
;

68 
RCC_LSI
:

69 
RCC_CSR
 |
RCC_CSR_LSION
;

72 
	}
}

74 
	$rcc_osc_off
(
rcc_osc
 
osc
)

76 
osc
) {

77 
RCC_PLL
:

78 
RCC_CR
 &~
RCC_CR_PLLON
;

80 
RCC_MSI
:

81 
RCC_CR
 &~
RCC_CR_MSION
;

83 
RCC_HSE
:

84 
RCC_CR
 &~
RCC_CR_HSEON
;

86 
RCC_HSI48
:

87 
RCC_CRRCR
 &~
RCC_CRRCR_HSI48ON
;

89 
RCC_HSI16
:

90 
RCC_CR
 &~
RCC_CR_HSI16ON
;

92 
RCC_LSE
:

93 
RCC_CSR
 &~
RCC_CSR_LSEON
;

95 
RCC_LSI
:

96 
RCC_CSR
 &~
RCC_CSR_LSION
;

99 
	}
}

110 
	$rcc_osc_ªady_öt_˛ór
(
rcc_osc
 
osc
)

112 
osc
) {

113 
RCC_PLL
:

114 
RCC_CICR
 |
RCC_CICR_PLLRDYC
;

116 
RCC_HSE
:

117 
RCC_CICR
 |
RCC_CICR_HSERDYC
;

119 
RCC_HSI48
:

120 
RCC_CICR
 |
RCC_CICR_HSI48RDYC
;

122 
RCC_HSI16
:

123 
RCC_CICR
 |
RCC_CICR_HSI16RDYC
;

125 
RCC_MSI
:

126 
RCC_CICR
 |
RCC_CICR_MSIRDYC
;

128 
RCC_LSE
:

129 
RCC_CICR
 |
RCC_CICR_LSERDYC
;

131 
RCC_LSI
:

132 
RCC_CICR
 |
RCC_CICR_LSIRDYC
;

135 
	}
}

142 
	$rcc_osc_ªady_öt_íabÀ
(
rcc_osc
 
osc
)

144 
osc
) {

145 
RCC_PLL
:

146 
RCC_CIER
 |
RCC_CIER_PLLRDYIE
;

148 
RCC_HSE
:

149 
RCC_CIER
 |
RCC_CIER_HSERDYIE
;

151 
RCC_HSI48
:

152 
RCC_CIER
 |
RCC_CIER_HSI48RDYIE
;

154 
RCC_HSI16
:

155 
RCC_CIER
 |
RCC_CIER_HSI16RDYIE
;

157 
RCC_MSI
:

158 
RCC_CIER
 |
RCC_CIER_MSIRDYIE
;

160 
RCC_LSE
:

161 
RCC_CIER
 |
RCC_CIER_LSERDYIE
;

163 
RCC_LSI
:

164 
RCC_CIER
 |
RCC_CIER_LSIRDYIE
;

167 
	}
}

174 
	$rcc_osc_ªady_öt_dißbÀ
(
rcc_osc
 
osc
)

176 
osc
) {

177 
RCC_PLL
:

178 
RCC_CIER
 &~
RCC_CIER_PLLRDYIE
;

180 
RCC_HSE
:

181 
RCC_CIER
 &~
RCC_CIER_HSERDYIE
;

183 
RCC_HSI48
:

184 
RCC_CIER
 &~
RCC_CIER_HSI48RDYIE
;

186 
RCC_HSI16
:

187 
RCC_CIER
 &~
RCC_CIER_HSI16RDYIE
;

189 
RCC_MSI
:

190 
RCC_CIER
 &~
RCC_CIER_MSIRDYIE
;

192 
RCC_LSE
:

193 
RCC_CIER
 &~
RCC_CIER_LSERDYIE
;

195 
RCC_LSI
:

196 
RCC_CIER
 &~
RCC_CIER_LSIRDYIE
;

199 
	}
}

207 
	$rcc_osc_ªady_öt_Êag
(
rcc_osc
 
osc
)

209 
osc
) {

210 
RCC_PLL
:

211  ((
RCC_CIFR
 & 
RCC_CIFR_PLLRDYF
) != 0);

213 
RCC_HSE
:

214  ((
RCC_CIFR
 & 
RCC_CIFR_HSERDYF
) != 0);

216 
RCC_HSI48
:

217  ((
RCC_CIFR
 & 
RCC_CIFR_HSI48RDYF
) != 0);

219 
RCC_HSI16
:

220  ((
RCC_CIFR
 & 
RCC_CIFR_HSI16RDYF
) != 0);

222 
RCC_MSI
:

223  ((
RCC_CIFR
 & 
RCC_CIFR_MSIRDYF
) != 0);

225 
RCC_LSE
:

226  ((
RCC_CIFR
 & 
RCC_CIFR_LSERDYF
) != 0);

228 
RCC_LSI
:

229  ((
RCC_CIFR
 & 
RCC_CIFR_LSIRDYF
) != 0);

233 
	`cm3_as£π_nŸ_ªached
();

234 
	}
}

237 
boﬁ
 
	$rcc_is_osc_ªady
(
rcc_osc
 
osc
)

239 
osc
) {

240 
RCC_PLL
:

241  
RCC_CR
 & 
RCC_CR_PLLRDY
;

242 
RCC_HSE
:

243  
RCC_CR
 & 
RCC_CR_HSERDY
;

244 
RCC_HSI16
:

245  
RCC_CR
 & 
RCC_CR_HSI16RDY
;

246 
RCC_HSI48
:

247  
RCC_CRRCR
 & 
RCC_CRRCR_HSI48RDY
;

248 
RCC_MSI
:

249  
RCC_CR
 & 
RCC_CR_MSIRDY
;

250 
RCC_LSE
:

251  
RCC_CSR
 & 
RCC_CSR_LSERDY
;

252 
RCC_LSI
:

253  
RCC_CSR
 & 
RCC_CSR_LSIRDY
;

255  
Ál£
;

256 
	}
}

258 
	$rcc_waô_f‹_osc_ªady
(
rcc_osc
 
osc
)

260 !
	`rcc_is_osc_ªady
(
osc
));

261 
	}
}

266 
	$rcc_£t_hsi48_sour˚_rc48
()

268 
RCC_CCIPR
 |
RCC_CCIPR_HSI48SEL
;

269 
	}
}

274 
	$rcc_£t_hsi48_sour˚_∂l
()

276 
RCC_CCIPR
 &~
RCC_CCIPR_HSI48SEL
;

277 
	}
}

285 
	$rcc_£t_sys˛k_sour˚
(
rcc_osc
 
osc
)

287 
osc
) {

288 
RCC_PLL
:

289 
RCC_CFGR
 |
RCC_CFGR_SW_PLL
;

291 
RCC_HSE
:

292 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_SW_MASK
Ë| 
RCC_CFGR_SW_HSE
;

294 
RCC_HSI16
:

295 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_SW_MASK
Ë| 
RCC_CFGR_SW_HSI16
;

297 
RCC_MSI
:

298 
RCC_CFGR
 = (RCC_CFGR & ~
RCC_CFGR_SW_MASK
Ë| 
RCC_CFGR_SW_MSI
;

300 
RCC_HSI48
:

301 
RCC_LSE
:

302 
RCC_LSI
:

305 
	}
}

315 
	$rcc_£t_∂l_mu…ùlõr
(
uöt32_t
 
Á˘‹
)

317 
uöt32_t
 
ªg
 = 
RCC_CFGR


318 & ~(
RCC_CFGR_PLLMUL_MASK
 << 
RCC_CFGR_PLLMUL_SHIFT
);

319 
RCC_CFGR
 = 
ªg
 | (
Á˘‹
 << 
RCC_CFGR_PLLMUL_SHIFT
);

320 
	}
}

331 
	$rcc_£t_∂l_dividî
(
uöt32_t
 
Á˘‹
)

333 
uöt32_t
 
ªg
 = 
RCC_CFGR


334 & ~(
RCC_CFGR_PLLDIV_MASK
 << 
RCC_CFGR_PLLDIV_SHIFT
);

335 
RCC_CFGR
 = 
ªg
 | (
Á˘‹
 << 
RCC_CFGR_PLLDIV_SHIFT
);

336 
	}
}

342 
	$rcc_£t_∂l_sour˚
(
uöt32_t
 
∂l§c
)

344 
uöt32_t
 
ªg32
;

346 
ªg32
 = 
RCC_CFGR
;

347 
ªg32
 &~(
RCC_CFGR_PLLSRC_HSE_CLK
 << 16);

348 
RCC_CFGR
 = (
ªg32
 | (
∂l§c
<<16));

349 
	}
}

359 
	$rcc_£t_µª1
(
uöt32_t
 
µª
)

361 
uöt32_t
 
ªg
 = 
RCC_CFGR


362 & ~(
RCC_CFGR_PPRE1_MASK
 << 
RCC_CFGR_PPRE1_SHIFT
);

363 
RCC_CFGR
 = 
ªg
 | (
µª
 << 
RCC_CFGR_PPRE1_SHIFT
);

364 
	}
}

374 
	$rcc_£t_µª2
(
uöt32_t
 
µª
)

376 
uöt32_t
 
ªg
 = 
RCC_CFGR


377 & ~(
RCC_CFGR_PPRE2_MASK
 << 
RCC_CFGR_PPRE2_SHIFT
);

378 
RCC_CFGR
 = 
ªg
 | (
µª
 << 
RCC_CFGR_PPRE2_SHIFT
);

379 
	}
}

387 
	$rcc_£t_h¥e
(
uöt32_t
 
h¥e
)

389 
uöt32_t
 
ªg
 = 
RCC_CFGR
 & ~(
RCC_CFGR_HPRE_MASK
 << 
RCC_CFGR_HPRE_SHIFT
);

390 
RCC_CFGR
 = 
ªg
 | (
h¥e
 << 
RCC_CFGR_HPRE_SHIFT
);

391 
	}
}

398 
	$rcc_£t_msi_ønge
(
uöt32_t
 
msi_ønge
)

400 
uöt32_t
 
ªg32
 = 
RCC_ICSCR
 & ~(
RCC_ICSCR_MSIRANGE_MASK
 << 
RCC_ICSCR_MSIRANGE_SHIFT
);

401 
RCC_ICSCR
 = 
ªg32
 | (
msi_ønge
 << 
RCC_ICSCR_MSIRANGE_SHIFT
);

402 
	}
}

409 
	$rcc_£t_Õtim1_£l
(
uöt32_t
 
Õtim1_£l
)

411 
RCC_CCIPR
 &~(
RCC_CCIPR_LPTIM1SEL_MASK
 << 
RCC_CCIPR_LPTIM1SEL_SHIFT
);

412 
RCC_CCIPR
 |(
Õtim1_£l
 << 
RCC_CCIPR_LPTIM1SEL_SHIFT
);

413 
	}
}

421 
	$rcc_£t_Õu¨t1_£l
(
uöt32_t
 
Õu¨t1_£l
)

423 
RCC_CCIPR
 &~(
RCC_CCIPR_LPUART1SEL_MASK
 << 
RCC_CCIPR_LPTIM1SEL_SHIFT
);

424 
RCC_CCIPR
 |(
Õu¨t1_£l
 << 
RCC_CCIPR_LPTIM1SEL_SHIFT
);

425 
	}
}

432 
	$rcc_£t_ußπ1_£l
(
uöt32_t
 
ußπ1_£l
)

434 
RCC_CCIPR
 &~(
RCC_CCIPR_USART1SEL_MASK
 << 
RCC_CCIPR_USART1SEL_SHIFT
);

435 
RCC_CCIPR
 |(
ußπ1_£l
 << 
RCC_CCIPR_USART1SEL_SHIFT
);

436 
	}
}

443 
	$rcc_£t_ußπ2_£l
(
uöt32_t
 
ußπ2_£l
)

445 
RCC_CCIPR
 &~(
RCC_CCIPR_USART2SEL_MASK
 << 
RCC_CCIPR_USART2SEL_SHIFT
);

446 
RCC_CCIPR
 |(
ußπ2_£l
 << 
RCC_CCIPR_USART2SEL_SHIFT
);

447 
	}
}

454 
	$rcc_£t_≥rùhîÆ_˛k_£l
(
uöt32_t
 
≥rùh
, uöt32_à
£l
)

456 
uöt8_t
 
shi·
;

457 
uöt32_t
 
mask
;

459 
≥rùh
) {

460 
LPTIM1_BASE
:

461 
shi·
 = 
RCC_CCIPR_LPTIM1SEL_SHIFT
;

462 
mask
 = 
RCC_CCIPR_LPTIM1SEL_MASK
;

465 
I2C3_BASE
:

466 
shi·
 = 
RCC_CCIPR_I2C3SEL_SHIFT
;

467 
mask
 = 
RCC_CCIPR_I2C3SEL_MASK
;

470 
I2C1_BASE
:

471 
shi·
 = 
RCC_CCIPR_I2C1SEL_SHIFT
;

472 
mask
 = 
RCC_CCIPR_I2C1SEL_MASK
;

475 
LPUART1_BASE
:

476 
shi·
 = 
RCC_CCIPR_LPUART1SEL_SHIFT
;

477 
mask
 = 
RCC_CCIPR_LPUART1SEL_MASK
;

480 
USART2_BASE
:

481 
shi·
 = 
RCC_CCIPR_USART2SEL_SHIFT
;

482 
mask
 = 
RCC_CCIPR_USART2SEL_MASK
;

485 
USART1_BASE
:

486 
shi·
 = 
RCC_CCIPR_USART1SEL_SHIFT
;

487 
mask
 = 
RCC_CCIPR_USART1SEL_MASK
;

494 
uöt32_t
 
ªg32
 = 
RCC_CCIPR
 & ~(
mask
 << 
shi·
);

495 
RCC_CCIPR
 = 
ªg32
 | (
£l
 << 
shi·
);

496 
	}
}

503 
	$rcc_˛ock_£tup_∂l
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
)

506 i‡(
˛ock
->
∂l_sour˚
 =
RCC_CFGR_PLLSRC_HSE_CLK
) {

507 
	`rcc_osc_⁄
(
RCC_HSE
);

508 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSE
);

510 
	`rcc_osc_⁄
(
RCC_HSI16
);

511 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSI16
);

514 
	`rcc_£t_h¥e
(
˛ock
->
h¥e
);

515 
	`rcc_£t_µª1
(
˛ock
->
µª1
);

516 
	`rcc_£t_µª2
(
˛ock
->
µª2
);

518 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_PWR
);

519 
	`pwr_£t_vos_sˇÀ
(
˛ock
->
vﬁège_sˇÀ
);

521 
	`rcc_osc_off
(
RCC_PLL
);

522 
	`rcc_is_osc_ªady
(
RCC_PLL
));

524 
	`Êash_¥e„tch_íabÀ
();

525 
	`Êash_£t_ws
(
˛ock
->
Êash_waô°©es
);

528 
	`rcc_£t_∂l_mu…ùlõr
(
˛ock
->
∂l_mul
);

529 
	`rcc_£t_∂l_dividî
(
˛ock
->
∂l_div
);

530 
	`rcc_£t_∂l_sour˚
(
˛ock
->
∂l_sour˚
);

532 
	`rcc_osc_⁄
(
RCC_PLL
);

533 
	`rcc_waô_f‹_osc_ªady
(
RCC_PLL
);

534 
	`rcc_£t_sys˛k_sour˚
(
RCC_PLL
);

537 
rcc_ahb_‰equícy
 = 
˛ock
->
ahb_‰equícy
;

538 
rcc_≠b1_‰equícy
 = 
˛ock
->
≠b1_‰equícy
;

539 
rcc_≠b2_‰equícy
 = 
˛ock
->
≠b2_‰equícy
;

540 
	}
}

	@lib/libopencm3/lib/stm32/l0/rng.c

31 
	~<lib›ícm3/°m32/∫g.h
>

	@lib/libopencm3/lib/stm32/l1/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 
	gLIBNAME
 = 
lib›ícm3_°m32l1


21 
SRCLIBDIR
 ?= ../..

23 
CC
 = 
	$$
(
PREFIX
)
gcc


24 
AR
 = 
	$$
(
PREFIX
)
¨


25 
TGT_CFLAGS
 = -
Os
 \

26 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

27 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

28 -
Wundef
 -
Wshadow
 \

29 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

30 -
m˝u
=
c‹ãx
-
m3
 
	`$
(
FP_FLAGS
Ë-
mthumb
 -
W°ri˘
-
¥ŸŸy≥s
 \

31 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DSTM32L1


32 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

33 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

34 #ARFLAGS = 
rcsv


35 
ARFLAGS
 = 
rcs


36 
OBJS
 +
adc
.
o
 
adc_comm⁄_v1
.ÿ
adc_comm⁄_v1_mu…i
.o

37 
OBJS
 +
Êash
.
o


38 
OBJS
 +
¸c_comm⁄_Æl
.
o


39 
OBJS
 +
dac_comm⁄_Æl
.
o


40 
OBJS
 +
desig_comm⁄_Æl
.
o
 
desig
.o

41 
OBJS
 +
dma_comm⁄_l1f013
.
o


42 
OBJS
 +
exti_comm⁄_Æl
.
o


43 
OBJS
 +
Êash_comm⁄_Æl
.
o
 
Êash_comm⁄_l01
.o

44 
OBJS
 +
gpio_comm⁄_Æl
.
o
 
gpio_comm⁄_f0234
.o

45 
OBJS
 +
i2c_comm⁄_v1
.
o


46 
OBJS
 +
iwdg_comm⁄_Æl
.
o


47 
OBJS
 +
lcd
.
o


48 
OBJS
 +
pwr_comm⁄_v1
.
o
 
pwr_comm⁄_v2
.o

49 
OBJS
 +
rcc
.
o
 
rcc_comm⁄_Æl
.o

50 
OBJS
 +
πc_comm⁄_l1f024
.
o


51 
OBJS
 +
•i_comm⁄_Æl
.
o
 
•i_comm⁄_v1
.ÿ
•i_comm⁄_v1_‰f
.o

52 
OBJS
 +
timî
.
o
 
timî_comm⁄_Æl
.o

53 
OBJS
 +
ußπ_comm⁄_Æl
.
o
 
ußπ_comm⁄_f124
.o

55 
OBJS
 +
usb
.
o
 
usb_c⁄åﬁ
.ÿ
usb_°™d¨d
.ÿ
usb_msc
.o

56 
OBJS
 +
usb_hid
.
o


57 
OBJS
 +
°_usbfs_c‹e
.
o
 
°_usbfs_v1
.o

59 
VPATH
 +../../
usb
:../:../../
cm3
:../
comm⁄


61 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/stm32/l1/adc.c

28 
	~<lib›ícm3/°m32/adc.h
>

42 
	$adc_£t_ßm∂e_time
(
uöt32_t
 
adc
, 
uöt8_t
 
ch™√l
, uöt8_à
time
)

44 
uöt32_t
 
ªg32
;

46 i‡(
ch™√l
 < 10) {

47 
ªg32
 = 
	`ADC_SMPR3
(
adc
);

48 
ªg32
 &~(0x7 << (
ch™√l
 * 3));

49 
ªg32
 |(
time
 << (
ch™√l
 * 3));

50 
	`ADC_SMPR3
(
adc
Ë
ªg32
;

51 } i‡(
ch™√l
 < 20) {

52 
ªg32
 = 
	`ADC_SMPR2
(
adc
);

53 
ªg32
 &~(0x7 << ((
ch™√l
 - 10) * 3));

54 
ªg32
 |(
time
 << ((
ch™√l
 - 10) * 3));

55 
	`ADC_SMPR2
(
adc
Ë
ªg32
;

57 
ªg32
 = 
	`ADC_SMPR1
(
adc
);

58 
ªg32
 &~(0x7 << ((
ch™√l
 - 20) * 3));

59 
ªg32
 |(
time
 << ((
ch™√l
 - 20) * 3));

60 
	`ADC_SMPR1
(
adc
Ë
ªg32
;

62 
	}
}

74 
	$adc_£t_ßm∂e_time_⁄_Æl_ch™√ls
(
uöt32_t
 
adc
, 
uöt8_t
 
time
)

76 
uöt8_t
 
i
;

77 
uöt32_t
 
ªg32
 = 0;

79 
i
 = 0; i <= 9; i++) {

80 
ªg32
 |(
time
 << (
i
 * 3));

82 
	`ADC_SMPR0
(
adc
Ë
ªg32
;

83 
	`ADC_SMPR1
(
adc
Ë
ªg32
;

84 
	`ADC_SMPR2
(
adc
Ë
ªg32
;

85 
	`ADC_SMPR3
(
adc
Ë
ªg32
;

86 
	}
}

	@lib/libopencm3/lib/stm32/l1/desig.c

20 
	~<lib›ícm3/cm3/as£π.h
>

21 
	~<lib›ícm3/°m32/dbgmcu.h
>

22 
	~<lib›ícm3/°m32/desig.h
>

24 
uöt16_t
 
	$desig_gë_Êash_size
()

26 
uöt32_t
 
devi˚_id
 = 
DBGMCU_IDCODE
 & 
DBGMCU_IDCODE_DEV_ID_MASK
;

27 
devi˚_id
) {

30  *(
uöt32_t
*)
DESIG_FLASH_SIZE_BASE_CAT12
;

34  *(
uöt32_t
*)
DESIG_FLASH_SIZE_BASE_CAT3456
;

37 
	`cm3_as£π_nŸ_ªached
();

38 
	}
}

40 
	$desig_gë_unique_id
(
uöt32_t
 *
ªsu…
)

42 
uöt32_t
 
devi˚_id
 = 
DBGMCU_IDCODE
 & 
DBGMCU_IDCODE_DEV_ID_MASK
;

43 
uöt32_t
* 
uid_ba£
 = 0;

44 
devi˚_id
) {

47 
uid_ba£
 = (
uöt32_t
*)
DESIG_UNIQUE_ID_BASE_CAT12
;

52 
uid_ba£
 = (
uöt32_t
*)
DESIG_UNIQUE_ID_BASE_CAT3456
;

56 i‡(!
uid_ba£
) {

58 
	`cm3_as£π_nŸ_ªached
();

62 
ªsu…
[0] = 
uid_ba£
[5];

63 
ªsu…
[1] = 
uid_ba£
[1];

64 
ªsu…
[2] = 
uid_ba£
[0];

65 
	}
}

	@lib/libopencm3/lib/stm32/l1/flash.c

50 
	~<lib›ícm3/°m32/Êash.h
>

57 
	$Êash_64bô_íabÀ
()

59 
FLASH_ACR
 |
FLASH_ACR_ACC64
;

60 
	}
}

69 
	$Êash_64bô_dißbÀ
()

71 
FLASH_ACR
 &~
FLASH_ACR_ACC64
;

72 
	}
}

	@lib/libopencm3/lib/stm32/l1/i2c.c

31 
	~<lib›ícm3/°m32/i2c.h
>

	@lib/libopencm3/lib/stm32/l1/lcd.c

20 
	~<lib›ícm3/°m32/l1/lcd.h
>

21 
	~<lib›ícm3/°m32/rcc.h
>

23 
	$lcd_íabÀ
()

25 
LCD_CR
 |
LCD_CR_LCDEN
;

26 
	}
}

28 
	$lcd_upd©e
()

30 
LCD_SR
 |
LCD_SR_UDR
;

31 
	}
}

33 
	$lcd_waô_f‹_lcd_íabÀd
()

35 (
LCD_SR
 & 
LCD_SR_ENS
) == 0);

36 
	}
}

38 
	$lcd_waô_f‹_°ï_up_ªady
()

40 (
LCD_SR
 & 
LCD_SR_RDY
) == 0);

41 
	}
}

43 
	$lcd_waô_f‹_upd©e_ªady
()

45 (
LCD_SR
 & 
LCD_SR_UDR
) != 0);

46 
	}
}

48 
	$lcd_is_íabÀd
()

50  ((
LCD_SR
 & 
LCD_SR_ENS
) != 0);

51 
	}
}

53 
	$lcd_is_°ï_up_ªady
()

55  ((
LCD_SR
 & 
LCD_SR_RDY
) != 0);

56 
	}
}

58 
	$lcd_is_f‹_upd©e_ªady
()

60  ((
LCD_SR
 & 
LCD_SR_UDR
) == 0);

61 
	}
}

63 
	$lcd_£t_c⁄åa°
(
uöt8_t
 
c⁄åa°
)

65 
LCD_FCR
 &~(
LCD_FCR_CC_MASK
 << 
LCD_FCR_CC_SHIFT
);

66 
LCD_FCR
 |
c⁄åa°
 << 
LCD_FCR_CC_SHIFT
;

67 
	}
}

69 
	$lcd_£t_büs
(
uöt8_t
 
büs
)

71 
LCD_CR
 &~(
LCD_CR_BIAS_MASK
 << 
LCD_CR_BIAS_SHIFT
);

72 
LCD_CR
 |
büs
 << 
LCD_CR_BIAS_SHIFT
;

73 
	}
}

75 
	$lcd_£t_duty
(
uöt8_t
 
duty
)

77 
LCD_CR
 &~(
LCD_CR_DUTY_MASK
 << 
LCD_CR_DUTY_SHIFT
);

78 
LCD_CR
 |
duty
 << 
LCD_CR_DUTY_SHIFT
;

79 
	}
}

81 
	$lcd_£t_¥esˇÀr
(
uöt8_t
 
ps
)

83 
LCD_FCR
 &~(
LCD_FCR_PS_MASK
 << 
LCD_FCR_PS_SHIFT
);

84 
LCD_FCR
 |
ps
 << 
LCD_FCR_PS_SHIFT
;

85 
	}
}

87 
	$lcd_£t_dividî
(
uöt8_t
 
div
)

89 
LCD_FCR
 &~(
LCD_FCR_DIV_MASK
 << 
LCD_FCR_DIV_SHIFT
);

90 
LCD_FCR
 |
div
 << 
LCD_FCR_DIV_SHIFT
;

91 
	}
}

93 
	$lcd_íabÀ_£gmít_mu…ùÀxög
()

95 
LCD_CR
 |
LCD_CR_MUX_SEG
;

96 
	}
}

98 
	$lcd_dißbÀ_£gmít_mu…ùÀxög
()

100 
LCD_CR
 &~
LCD_CR_MUX_SEG
;

101 
	}
}

103 
	$lcd_£t_ª‰esh_‰equícy
(
uöt32_t
 
‰equícy
)

105 
uöt32_t
 
duty
, 
lcd_˛ock
;

106 (
LCD_CR
 >> 
LCD_CR_DUTY_SHIFT
Ë& 
LCD_CR_DUTY_MASK
) {

107 
LCD_CR_DUTY_STATIC
:

108 
duty
 = 1;

110 
LCD_CR_DUTY_1_2
:

111 
duty
 = 2;

113 
LCD_CR_DUTY_1_3
:

114 
duty
 = 3;

116 
LCD_CR_DUTY_1_4
:

117 
duty
 = 4;

119 
LCD_CR_DUTY_1_8
:

120 
duty
 = 8;

127 (
RCC_CSR
 >> 
RCC_CSR_RTCSEL_SHIFT
Ë& 
RCC_CSR_RTCSEL_MASK
) {

128 
RCC_CSR_RTCSEL_LSE
:

129 
lcd_˛ock
 = 32786;

131 
RCC_CSR_RTCSEL_LSI
:

132 
lcd_˛ock
 = 37000;

134 
RCC_CSR_RTCSEL_HSI
:

135 
lcd_˛ock
 = 16000000;

143 
uöt32_t
 
ps_mul_div
 = 
lcd_˛ock
 / (
duty
 * 
‰equícy
);

145 
div
, 
ps
 = 0;

146 
ps_mul_div
 > 32) {

147 
ps_mul_div
 >>= 1;

148 
ps
++;

150 
div
 = 
ps_mul_div
 - 16;

152 
	`lcd_£t_¥esˇÀr
(
ps
);

153 
	`lcd_£t_dividî
(
div
);

154 
	}
}

	@lib/libopencm3/lib/stm32/l1/rcc.c

42 
	~<lib›ícm3/°m32/rcc.h
>

43 
	~<lib›ícm3/°m32/Êash.h
>

44 
	~<lib›ícm3/°m32/pwr.h
>

47 
uöt32_t
 
	grcc_ahb_‰equícy
 = 2097000;

48 
uöt32_t
 
	grcc_≠b1_‰equícy
 = 2097000;

49 
uöt32_t
 
	grcc_≠b2_‰equícy
 = 2097000;

51 c⁄° 
rcc_˛ock_sˇÀ
 
	grcc_˛ock_c⁄fig
[
RCC_CLOCK_CONFIG_END
] = {

53 .
∂l_sour˚
 = 
RCC_CFGR_PLLSRC_HSI_CLK
,

54 .
	g∂l_mul
 = 
RCC_CFGR_PLLMUL_MUL3
,

55 .
	g∂l_div
 = 
RCC_CFGR_PLLDIV_DIV2
,

56 .
	gh¥e
 = 
RCC_CFGR_HPRE_SYSCLK_NODIV
,

57 .
	gµª1
 = 
RCC_CFGR_PPRE1_HCLK_NODIV
,

58 .
	gµª2
 = 
RCC_CFGR_PPRE2_HCLK_NODIV
,

59 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

60 .
	gÊash_waô°©es
 = 1,

61 .
	gahb_‰equícy
 = 24000000,

62 .
	g≠b1_‰equícy
 = 24000000,

63 .
	g≠b2_‰equícy
 = 24000000,

66 .
	g∂l_sour˚
 = 
RCC_CFGR_PLLSRC_HSI_CLK
,

67 .
	g∂l_mul
 = 
RCC_CFGR_PLLMUL_MUL6
,

68 .
	g∂l_div
 = 
RCC_CFGR_PLLDIV_DIV3
,

69 .
	gh¥e
 = 
RCC_CFGR_HPRE_SYSCLK_NODIV
,

70 .
	gµª1
 = 
RCC_CFGR_PPRE1_HCLK_NODIV
,

71 .
	gµª2
 = 
RCC_CFGR_PPRE2_HCLK_NODIV
,

72 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

73 .
	gÊash_waô°©es
 = 1,

74 .
	gahb_‰equícy
 = 32000000,

75 .
	g≠b1_‰equícy
 = 32000000,

76 .
	g≠b2_‰equícy
 = 32000000,

79 .
	gh¥e
 = 
RCC_CFGR_HPRE_SYSCLK_NODIV
,

80 .
	gµª1
 = 
RCC_CFGR_PPRE1_HCLK_NODIV
,

81 .
	gµª2
 = 
RCC_CFGR_PPRE2_HCLK_NODIV
,

82 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

83 .
	gÊash_waô°©es
 = 0,

84 .
	gahb_‰equícy
 = 16000000,

85 .
	g≠b1_‰equícy
 = 16000000,

86 .
	g≠b2_‰equícy
 = 16000000,

89 .
	gh¥e
 = 
RCC_CFGR_HPRE_SYSCLK_DIV4
,

90 .
	gµª1
 = 
RCC_CFGR_PPRE1_HCLK_NODIV
,

91 .
	gµª2
 = 
RCC_CFGR_PPRE2_HCLK_NODIV
,

92 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

93 .
	gÊash_waô°©es
 = 0,

94 .
	gahb_‰equícy
 = 4000000,

95 .
	g≠b1_‰equícy
 = 4000000,

96 .
	g≠b2_‰equícy
 = 4000000,

99 .
	gh¥e
 = 
RCC_CFGR_HPRE_SYSCLK_NODIV
,

100 .
	gµª1
 = 
RCC_CFGR_PPRE1_HCLK_NODIV
,

101 .
	gµª2
 = 
RCC_CFGR_PPRE2_HCLK_NODIV
,

102 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

103 .
	gÊash_waô°©es
 = 0,

104 .
	gahb_‰equícy
 = 4194000,

105 .
	g≠b1_‰equícy
 = 4194000,

106 .
	g≠b2_‰equícy
 = 4194000,

107 .
	gmsi_ønge
 = 
RCC_ICSCR_MSIRANGE_4MHZ
,

110 .
	gh¥e
 = 
RCC_CFGR_HPRE_SYSCLK_NODIV
,

111 .
	gµª1
 = 
RCC_CFGR_PPRE1_HCLK_NODIV
,

112 .
	gµª2
 = 
RCC_CFGR_PPRE2_HCLK_NODIV
,

113 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

114 .
	gÊash_waô°©es
 = 0,

115 .
	gahb_‰equícy
 = 2097000,

116 .
	g≠b1_‰equícy
 = 2097000,

117 .
	g≠b2_‰equícy
 = 2097000,

118 .
	gmsi_ønge
 = 
RCC_ICSCR_MSIRANGE_2MHZ
,

122 
	$rcc_osc_ªady_öt_˛ór
(
rcc_osc
 
osc
)

124 
osc
) {

125 
RCC_PLL
:

126 
RCC_CIR
 |
RCC_CIR_PLLRDYC
;

128 
RCC_HSE
:

129 
RCC_CIR
 |
RCC_CIR_HSERDYC
;

131 
RCC_HSI
:

132 
RCC_CIR
 |
RCC_CIR_HSIRDYC
;

134 
RCC_LSE
:

135 
RCC_CIR
 |
RCC_CIR_LSERDYC
;

137 
RCC_LSI
:

138 
RCC_CIR
 |
RCC_CIR_LSIRDYC
;

140 
RCC_MSI
:

141 
RCC_CIR
 |
RCC_CIR_MSIRDYC
;

144 
	}
}

146 
	$rcc_osc_ªady_öt_íabÀ
(
rcc_osc
 
osc
)

148 
osc
) {

149 
RCC_PLL
:

150 
RCC_CIR
 |
RCC_CIR_PLLRDYIE
;

152 
RCC_HSE
:

153 
RCC_CIR
 |
RCC_CIR_HSERDYIE
;

155 
RCC_HSI
:

156 
RCC_CIR
 |
RCC_CIR_HSIRDYIE
;

158 
RCC_LSE
:

159 
RCC_CIR
 |
RCC_CIR_LSERDYIE
;

161 
RCC_LSI
:

162 
RCC_CIR
 |
RCC_CIR_LSIRDYIE
;

164 
RCC_MSI
:

165 
RCC_CIR
 |
RCC_CIR_MSIRDYIE
;

168 
	}
}

170 
	$rcc_osc_ªady_öt_dißbÀ
(
rcc_osc
 
osc
)

172 
osc
) {

173 
RCC_PLL
:

174 
RCC_CIR
 &~
RCC_CIR_PLLRDYIE
;

176 
RCC_HSE
:

177 
RCC_CIR
 &~
RCC_CIR_HSERDYIE
;

179 
RCC_HSI
:

180 
RCC_CIR
 &~
RCC_CIR_HSIRDYIE
;

182 
RCC_LSE
:

183 
RCC_CIR
 &~
RCC_CIR_LSERDYIE
;

185 
RCC_LSI
:

186 
RCC_CIR
 &~
RCC_CIR_LSIRDYIE
;

188 
RCC_MSI
:

189 
RCC_CIR
 &~
RCC_CIR_MSIRDYIE
;

192 
	}
}

194 
	$rcc_osc_ªady_öt_Êag
(
rcc_osc
 
osc
)

196 
osc
) {

197 
RCC_PLL
:

198  ((
RCC_CIR
 & 
RCC_CIR_PLLRDYF
) != 0);

200 
RCC_HSE
:

201  ((
RCC_CIR
 & 
RCC_CIR_HSERDYF
) != 0);

203 
RCC_HSI
:

204  ((
RCC_CIR
 & 
RCC_CIR_HSIRDYF
) != 0);

206 
RCC_LSE
:

207  ((
RCC_CIR
 & 
RCC_CIR_LSERDYF
) != 0);

209 
RCC_LSI
:

210  ((
RCC_CIR
 & 
RCC_CIR_LSIRDYF
) != 0);

212 
RCC_MSI
:

213  ((
RCC_CIR
 & 
RCC_CIR_MSIRDYF
) != 0);

219 
	}
}

221 
	$rcc_css_öt_˛ór
()

223 
RCC_CIR
 |
RCC_CIR_CSSC
;

224 
	}
}

226 
	$rcc_css_öt_Êag
()

228  ((
RCC_CIR
 & 
RCC_CIR_CSSF
) != 0);

229 
	}
}

231 
boﬁ
 
	$rcc_is_osc_ªady
(
rcc_osc
 
osc
)

233 
osc
) {

234 
RCC_PLL
:

235  
RCC_CR
 & 
RCC_CR_PLLRDY
;

236 
RCC_HSE
:

237  
RCC_CR
 & 
RCC_CR_HSERDY
;

238 
RCC_HSI
:

239  
RCC_CR
 & 
RCC_CR_HSIRDY
;

240 
RCC_MSI
:

241  
RCC_CR
 & 
RCC_CR_MSIRDY
;

242 
RCC_LSE
:

243  
RCC_CSR
 & 
RCC_CSR_LSERDY
;

244 
RCC_LSI
:

245  
RCC_CSR
 & 
RCC_CSR_LSIRDY
;

247  
Ál£
;

248 
	}
}

250 
	$rcc_waô_f‹_osc_ªady
(
rcc_osc
 
osc
)

252 !
	`rcc_is_osc_ªady
(
osc
));

253 
	}
}

255 
	$rcc_waô_f‹_sys˛k_°©us
(
rcc_osc
 
osc
)

257 
osc
) {

258 
RCC_PLL
:

259 ((
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
) !=

260 
RCC_CFGR_SWS_SYSCLKSEL_PLLCLK
);

262 
RCC_HSE
:

263 ((
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
) !=

264 
RCC_CFGR_SWS_SYSCLKSEL_HSECLK
);

266 
RCC_HSI
:

267 ((
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
) !=

268 
RCC_CFGR_SWS_SYSCLKSEL_HSICLK
);

270 
RCC_MSI
:

271 ((
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
) !=

272 
RCC_CFGR_SWS_SYSCLKSEL_MSICLK
);

278 
	}
}

280 
	$rcc_osc_⁄
(
rcc_osc
 
osc
)

282 
osc
) {

283 
RCC_PLL
:

284 
RCC_CR
 |
RCC_CR_PLLON
;

286 
RCC_MSI
:

287 
RCC_CR
 |
RCC_CR_MSION
;

289 
RCC_HSE
:

290 
RCC_CR
 |
RCC_CR_HSEON
;

292 
RCC_HSI
:

293 
RCC_CR
 |
RCC_CR_HSION
;

295 
RCC_LSE
:

296 
RCC_CSR
 |
RCC_CSR_LSEON
;

298 
RCC_LSI
:

299 
RCC_CSR
 |
RCC_CSR_LSION
;

302 
	}
}

304 
	$rcc_osc_off
(
rcc_osc
 
osc
)

306 
osc
) {

307 
RCC_PLL
:

308 
RCC_CR
 &~
RCC_CR_PLLON
;

310 
RCC_MSI
:

311 
RCC_CR
 &~
RCC_CR_MSION
;

313 
RCC_HSE
:

314 
RCC_CR
 &~
RCC_CR_HSEON
;

316 
RCC_HSI
:

317 
RCC_CR
 &~
RCC_CR_HSION
;

319 
RCC_LSE
:

320 
RCC_CSR
 &~
RCC_CSR_LSEON
;

322 
RCC_LSI
:

323 
RCC_CSR
 &~
RCC_CSR_LSION
;

326 
	}
}

328 
	$rcc_css_íabÀ
()

330 
RCC_CR
 |
RCC_CR_CSSON
;

331 
	}
}

333 
	$rcc_css_dißbÀ
()

335 
RCC_CR
 &~
RCC_CR_CSSON
;

336 
	}
}

342 
	$rcc_£t_msi_ønge
(
uöt32_t
 
ønge
)

344 
uöt32_t
 
ªg
 = 
RCC_ICSCR
;

345 
ªg
 &~(
RCC_ICSCR_MSIRANGE_MASK
 << 
RCC_ICSCR_MSIRANGE_SHIFT
);

346 
ªg
 |(
ønge
 << 
RCC_ICSCR_MSIRANGE_SHIFT
);

347 
RCC_ICSCR
 = 
ªg
;

348 
	}
}

350 
	$rcc_£t_sys˛k_sour˚
(
uöt32_t
 
˛k
)

352 
uöt32_t
 
ªg32
;

354 
ªg32
 = 
RCC_CFGR
;

355 
ªg32
 &~(
RCC_CFGR_SW_MASK
 << 
RCC_CFGR_SW_SHIFT
);

356 
RCC_CFGR
 = (
ªg32
 | 
˛k
 << 
RCC_CFGR_SW_SHIFT
);

357 
	}
}

359 
	$rcc_£t_∂l_c⁄figuøti⁄
(
uöt32_t
 
sour˚
, uöt32_à
mu…ùlõr
,

360 
uöt32_t
 
divis‹
)

362 
uöt32_t
 
ªg32
;

364 
ªg32
 = 
RCC_CFGR
;

365 
ªg32
 &~(
RCC_CFGR_PLLDIV_MASK
 << 
RCC_CFGR_PLLDIV_SHIFT
);

366 
ªg32
 &~(
RCC_CFGR_PLLMUL_MASK
 << 
RCC_CFGR_PLLMUL_SHIFT
);

367 
ªg32
 &= ~(1 << 16);

368 
ªg32
 |(
sour˚
 << 16);

369 
ªg32
 |(
mu…ùlõr
 << 
RCC_CFGR_PLLMUL_SHIFT
);

370 
ªg32
 |(
divis‹
 << 
RCC_CFGR_PLLDIV_SHIFT
);

371 
RCC_CFGR
 = 
ªg32
;

372 
	}
}

374 
	$rcc_£t_∂l_sour˚
(
uöt32_t
 
∂l§c
)

376 
uöt32_t
 
ªg32
;

378 
ªg32
 = 
RCC_CFGR
;

379 
ªg32
 &= ~(1 << 16);

380 
RCC_CFGR
 = (
ªg32
 | (
∂l§c
 << 16));

381 
	}
}

383 
	$rcc_£t_µª2
(
uöt32_t
 
µª2
)

385 
uöt32_t
 
ªg32
;

387 
ªg32
 = 
RCC_CFGR
;

388 
ªg32
 &~(
RCC_CFGR_PPRE2_MASK
 << 
RCC_CFGR_PPRE2_SHIFT
);

389 
RCC_CFGR
 = (
ªg32
 | (
µª2
 << 
RCC_CFGR_PPRE2_SHIFT
));

390 
	}
}

392 
	$rcc_£t_µª1
(
uöt32_t
 
µª1
)

394 
uöt32_t
 
ªg32
;

396 
ªg32
 = 
RCC_CFGR
;

397 
ªg32
 &~(
RCC_CFGR_PPRE1_MASK
 << 
RCC_CFGR_PPRE1_SHIFT
);

398 
RCC_CFGR
 = (
ªg32
 | (
µª1
 << 
RCC_CFGR_PPRE1_SHIFT
));

399 
	}
}

401 
	$rcc_£t_h¥e
(
uöt32_t
 
h¥e
)

403 
uöt32_t
 
ªg32
;

405 
ªg32
 = 
RCC_CFGR
;

406 
ªg32
 &~(
RCC_CFGR_HPRE_MASK
 << 
RCC_CFGR_HPRE_SHIFT
);

407 
RCC_CFGR
 = (
ªg32
 | (
h¥e
 << 
RCC_CFGR_HPRE_SHIFT
));

408 
	}
}

410 
	$rcc_£t_π˝ª
(
uöt32_t
 
π˝ª
)

412 
uöt32_t
 
ªg32
;

414 
ªg32
 = 
RCC_CR
;

415 
ªg32
 &~(
RCC_CR_RTCPRE_MASK
 << 
RCC_CR_RTCPRE_SHIFT
);

416 
RCC_CR
 = (
ªg32
 | (
π˝ª
 << 
RCC_CR_RTCPRE_SHIFT
));

417 
	}
}

419 
uöt32_t
 
	$rcc_sy°em_˛ock_sour˚
()

422  (
RCC_CFGR
 & 0x000c) >> 2;

423 
	}
}

425 
	$rcc_πc_£À˘_˛ock
(
uöt32_t
 
˛ock
)

427 
RCC_CSR
 &~(
RCC_CSR_RTCSEL_MASK
 << 
RCC_CSR_RTCSEL_SHIFT
);

428 
RCC_CSR
 |(
˛ock
 << 
RCC_CSR_RTCSEL_SHIFT
);

429 
	}
}

431 
	$rcc_˛ock_£tup_msi
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
)

434 
	`rcc_£t_msi_ønge
(
˛ock
->
msi_ønge
);

435 
	`rcc_osc_⁄
(
RCC_MSI
);

436 
	`rcc_waô_f‹_osc_ªady
(
RCC_MSI
);

439 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_MSICLK
);

445 
	`rcc_£t_h¥e
(
˛ock
->
h¥e
);

446 
	`rcc_£t_µª1
(
˛ock
->
µª1
);

447 
	`rcc_£t_µª2
(
˛ock
->
µª2
);

449 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_PWR
);

450 
	`pwr_£t_vos_sˇÀ
(
˛ock
->
vﬁège_sˇÀ
);

453 
	`Êash_64bô_íabÀ
();

454 
	`Êash_¥e„tch_íabÀ
();

455 
	`Êash_£t_ws
(
˛ock
->
Êash_waô°©es
);

458 
rcc_ahb_‰equícy
 = 
˛ock
->
ahb_‰equícy
;

459 
rcc_≠b1_‰equícy
 = 
˛ock
->
≠b1_‰equícy
;

460 
rcc_≠b2_‰equícy
 = 
˛ock
->
≠b2_‰equícy
;

461 
	}
}

472 
	$rcc_˛ock_£tup_hsi
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
)

475 
	`rcc_osc_⁄
(
RCC_HSI
);

476 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_PWR
);

479 
	`Êash_64bô_íabÀ
();

480 
	`Êash_¥e„tch_íabÀ
();

483 i‡(
˛ock
->
ahb_‰equícy
 > 
rcc_ahb_‰equícy
) {

485 
	`pwr_£t_vos_sˇÀ
(
˛ock
->
vﬁège_sˇÀ
);

486 
	`rcc_£t_h¥e
(
˛ock
->
h¥e
);

487 
	`rcc_£t_µª1
(
˛ock
->
µª1
);

488 
	`rcc_£t_µª2
(
˛ock
->
µª2
);

489 
	`Êash_£t_ws
(
˛ock
->
Êash_waô°©es
);

492 
	`rcc_£t_h¥e
(
˛ock
->
h¥e
);

493 
	`rcc_£t_µª1
(
˛ock
->
µª1
);

494 
	`rcc_£t_µª2
(
˛ock
->
µª2
);

495 
	`Êash_£t_ws
(
˛ock
->
Êash_waô°©es
);

496 
	`pwr_£t_vos_sˇÀ
(
˛ock
->
vﬁège_sˇÀ
);

499 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSI
);

500 
PWR_CSR
 & 
PWR_CSR_VOSF
) {

503 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_HSICLK
);

506 
rcc_ahb_‰equícy
 = 
˛ock
->
ahb_‰equícy
;

507 
rcc_≠b1_‰equícy
 = 
˛ock
->
≠b1_‰equícy
;

508 
rcc_≠b2_‰equícy
 = 
˛ock
->
≠b2_‰equícy
;

509 
	}
}

511 
	$rcc_˛ock_£tup_∂l
(c⁄° 
rcc_˛ock_sˇÀ
 *
˛ock
)

514 i‡(
˛ock
->
∂l_sour˚
 =
RCC_CFGR_PLLSRC_HSE_CLK
) {

515 
	`rcc_osc_⁄
(
RCC_HSE
);

516 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSE
);

518 
	`rcc_osc_⁄
(
RCC_HSI
);

519 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSI
);

526 
	`rcc_£t_h¥e
(
˛ock
->
h¥e
);

527 
	`rcc_£t_µª1
(
˛ock
->
µª1
);

528 
	`rcc_£t_µª2
(
˛ock
->
µª2
);

530 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_PWR
);

531 
	`pwr_£t_vos_sˇÀ
(
˛ock
->
vﬁège_sˇÀ
);

534 
	`Êash_64bô_íabÀ
();

535 
	`Êash_¥e„tch_íabÀ
();

536 
	`Êash_£t_ws
(
˛ock
->
Êash_waô°©es
);

539 
	`rcc_osc_off
(
RCC_PLL
);

542 
	`rcc_£t_∂l_c⁄figuøti⁄
(
˛ock
->
∂l_sour˚
, clock->
∂l_mul
,

543 
˛ock
->
∂l_div
);

546 
	`rcc_osc_⁄
(
RCC_PLL
);

547 
	`rcc_waô_f‹_osc_ªady
(
RCC_PLL
);

550 
	`rcc_£t_sys˛k_sour˚
(
RCC_CFGR_SW_SYSCLKSEL_PLLCLK
);

553 
rcc_ahb_‰equícy
 = 
˛ock
->
ahb_‰equícy
;

554 
rcc_≠b1_‰equícy
 = 
˛ock
->
≠b1_‰equícy
;

555 
rcc_≠b2_‰equícy
 = 
˛ock
->
≠b2_‰equícy
;

556 
	}
}

	@lib/libopencm3/lib/stm32/l1/timer.c

31 
	~<lib›ícm3/°m32/timî.h
>

44 
	$timî_£t_›ti⁄
(
uöt32_t
 
timî_≥rùhîÆ
, uöt32_à
›ti⁄
)

46 i‡(
timî_≥rùhîÆ
 =
TIM2
) {

47 
	`TIM_OR
(
timî_≥rùhîÆ
Ë&~
TIM2_OR_ITR1_RMP_MASK
;

48 
	`TIM_OR
(
timî_≥rùhîÆ
Ë|
›ti⁄
;

49 } i‡(
timî_≥rùhîÆ
 =
TIM3
) {

50 
	`TIM_OR
(
timî_≥rùhîÆ
Ë&~
TIM3_OR_ITR2_RMP_MASK
;

51 
	`TIM_OR
(
timî_≥rùhîÆ
Ë|
›ti⁄
;

53 
	}
}

	@lib/libopencm3/lib/stm32/l4/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2015 
K¨l
 
PÆss⁄
 <
k¨Õ
@
twók
.
√t
.
au
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 
	gLIBNAME
 = 
lib›ícm3_°m32l4


21 
SRCLIBDIR
 ?= ../..

23 
FP_FLAGS
 ?-
mÊﬂt
-
abi
=
h¨d
 -
mÂu
=
Âv4
-
•
-
d16


24 
CC
 = 
	$$
(
PREFIX
)
gcc


25 
AR
 = 
	$$
(
PREFIX
)
¨


26 
TGT_CFLAGS
 = -
Os
 \

27 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

28 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

29 -
Wundef
 -
Wshadow
 \

30 -
I
../../../
ö˛ude
 -
‚o
-
comm⁄
 \

31 -
m˝u
=
c‹ãx
-
m4
 -
mthumb
 
	`$
(
FP_FLAGS
) \

32 -
W°ri˘
-
¥ŸŸy≥s
 \

33 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DSTM32L4


34 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

35 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

36 
ARFLAGS
 = 
rcs


38 
OBJS
 +
adc
.
o
 
adc_comm⁄_v2
.ÿ
adc_comm⁄_v2_mu…i
.o

39 
OBJS
 +
ˇn
.
o


40 
OBJS
 +
¸c_comm⁄_Æl
.
o
 
¸c_v2
.o

41 
OBJS
 +
¸s_comm⁄_Æl
.
o


42 
OBJS
 +
dac_comm⁄_Æl
.
o


43 
OBJS
 +
dma_comm⁄_l1f013
.
o
 
dma_comm⁄_c£l
.o

44 
OBJS
 +
exti_comm⁄_Æl
.
o


45 
OBJS
 +
Êash
.
o
 
Êash_comm⁄_Æl
.ÿ
Êash_comm⁄_f
.ÿ
Êash_comm⁄_idˇche
.o

46 
OBJS
 +
gpio_comm⁄_Æl
.
o
 
gpio_comm⁄_f0234
.o

47 
OBJS
 +
i2c_comm⁄_v2
.
o


48 
OBJS
 +
iwdg_comm⁄_Æl
.
o


49 
OBJS
 +
Õtimî_comm⁄_Æl
.
o


50 
OBJS
 +
pwr
.
o


51 
OBJS
 +
rcc
.
o
 
rcc_comm⁄_Æl
.o

52 
OBJS
 +
∫g_comm⁄_v1
.
o


53 
OBJS
 +
πc_comm⁄_l1f024
.
o


54 
OBJS
 +
•i_comm⁄_Æl
.
o
 
•i_comm⁄_v2
.o

55 
OBJS
 +
timî_comm⁄_Æl
.
o


56 
OBJS
 +
ußπ_comm⁄_Æl
.
o
 
ußπ_comm⁄_v2
.o

58 
OBJS
 +
usb
.
o
 
usb_c⁄åﬁ
.ÿ
usb_°™d¨d
.ÿ
usb_msc
.o

59 
OBJS
 +
usb_hid
.
o


60 
OBJS
 +
°_usbfs_c‹e
.
o
 
°_usbfs_v2
.o

62 
VPATH
 +../../
usb
:../:../../
cm3
:../
comm⁄


63 
VPATH
 +../../
ëhî√t


65 
ö˛ude
 ../../
Makefûe
.include

	@lib/libopencm3/lib/stm32/l4/adc.c

28 
	~<lib›ícm3/°m32/adc.h
>

39 
	$adc_íabÀ_ªguœt‹
(
uöt32_t
 
adc
)

41 
	`ADC_CR
(
adc
Ë|
ADC_CR_ADVREGEN
;

42 
	}
}

50 
	$adc_dißbÀ_ªguœt‹
(
uöt32_t
 
adc
)

52 
	`ADC_CR
(
adc
Ë&~
ADC_CR_ADVREGEN
;

53 
	}
}

	@lib/libopencm3/lib/stm32/l4/flash.c

43 
	~<lib›ícm3/°m32/Êash.h
>

49 
	$Êash_waô_f‹_œ°_›î©i⁄
()

51 (
FLASH_SR
 & 
FLASH_SR_BSY
) == FLASH_SR_BSY);

52 
	}
}

57 
	$Êash_˛ór_pg£º_Êag
()

59 
FLASH_SR
 |
FLASH_SR_PGSERR
;

60 
	}
}

63 
	$Êash_˛ór_size_Êag
()

65 
FLASH_SR
 |
FLASH_SR_SIZERR
;

66 
	}
}

70 
	$Êash_˛ór_pg´º_Êag
()

72 
FLASH_SR
 |
FLASH_SR_PGAERR
;

73 
	}
}

77 
	$Êash_˛ór_wΩîr_Êag
()

79 
FLASH_SR
 |
FLASH_SR_WRPERR
;

80 
	}
}

84 
	$Êash_˛ór_¥ogîr_Êag
()

86 
FLASH_SR
 |
FLASH_SR_PROGERR
;

87 
	}
}

92 
	$Êash_˛ór_°©us_Êags
()

94 
	`Êash_˛ór_pg£º_Êag
();

95 
	`Êash_˛ór_size_Êag
();

96 
	`Êash_˛ór_pg´º_Êag
();

97 
	`Êash_˛ór_wΩîr_Êag
();

98 
	`Êash_˛ór_¥ogîr_Êag
();

99 
	`Êash_˛ór_e›_Êag
();

100 
	}
}

106 
	$Êash_lock_›ti⁄_byãs
()

108 
FLASH_CR
 |
FLASH_CR_OPTLOCK
;

109 
	}
}

120 
	$Êash_¥ogøm_doubÀ_w‹d
(
uöt32_t
 
addªss
, 
uöt64_t
 
d©a
)

123 
	`Êash_waô_f‹_œ°_›î©i⁄
();

126 
FLASH_CR
 |
FLASH_CR_PG
;

129 
	`MMIO32
(
addªss
Ë(
uöt32_t
)
d©a
;

130 
	`MMIO32
(
addªss
+4Ë(
uöt32_t
)(
d©a
 >> 32);

133 
	`Êash_waô_f‹_œ°_›î©i⁄
();

136 
FLASH_CR
 &~
FLASH_CR_PG
;

137 
	}
}

147 
	$Êash_¥ogøm
(
uöt32_t
 
addªss
, 
uöt8_t
 *
d©a
, uöt32_à
Àn
)

149 
uöt32_t
 
i
 = 0; i < 
Àn
; i += 8) {

150 
	`Êash_¥ogøm_doubÀ_w‹d
(
addªss
+
i
, *(
uöt64_t
*)(
d©a
 + i));

152 
	}
}

157 
	$Êash_îa£_∑ge
(
uöt32_t
 
∑ge
)

159 
	`Êash_waô_f‹_œ°_›î©i⁄
();

162 
FLASH_CR
 &~((
FLASH_CR_PNB_MASK
 << 
FLASH_CR_PNB_SHIFT
Ë| 
FLASH_CR_BKER
);

163 i‡(
∑ge
 > 255) {

164 
FLASH_CR
 |
FLASH_CR_BKER
;

166 
FLASH_CR
 |
∑ge
 << 
FLASH_CR_PNB_SHIFT
;

167 
FLASH_CR
 |
FLASH_CR_PER
;

168 
FLASH_CR
 |
FLASH_CR_START
;

170 
	`Êash_waô_f‹_œ°_›î©i⁄
();

171 
FLASH_CR
 &~
FLASH_CR_PER
;

172 
	}
}

178 
	$Êash_îa£_Æl_∑ges
()

180 
	`Êash_waô_f‹_œ°_›î©i⁄
();

182 
FLASH_CR
 |
FLASH_CR_MER1
 | 
FLASH_CR_MER2
;

183 
FLASH_CR
 |
FLASH_CR_START
;

185 
	`Êash_waô_f‹_œ°_›î©i⁄
();

186 
FLASH_CR
 &~
FLASH_CR_MER1
 & ~
FLASH_CR_MER2
;

187 
	}
}

194 
	$Êash_¥ogøm_›ti⁄_byãs
(
uöt32_t
 
d©a
)

196 
	`Êash_waô_f‹_œ°_›î©i⁄
();

198 i‡(
FLASH_CR
 & 
FLASH_CR_OPTLOCK
) {

199 
	`Êash_u∆ock_›ti⁄_byãs
();

202 
FLASH_OPTR
 = 
d©a
;

203 
FLASH_CR
 |
FLASH_CR_OPTSTRT
;

204 
	`Êash_waô_f‹_œ°_›î©i⁄
();

205 
	}
}

	@lib/libopencm3/lib/stm32/l4/i2c.c

31 
	~<lib›ícm3/°m32/i2c.h
>

	@lib/libopencm3/lib/stm32/l4/pwr.c

37 
	~<lib›ícm3/°m32/pwr.h
>

39 
	$pwr_£t_vos_sˇÀ
(
pwr_vos_sˇÀ
 
sˇÀ
)

41 
uöt32_t
 
ªg32
;

43 
ªg32
 = 
PWR_CR1
;

44 
ªg32
 &~(
PWR_CR1_VOS_MASK
 << 
PWR_CR1_VOS_SHIFT
);

45 
sˇÀ
) {

46 
PWR_SCALE1
:

47 
ªg32
 |(
PWR_CR1_VOS_RANGE_1
 << 
PWR_CR1_VOS_SHIFT
);

49 
PWR_SCALE2
:

50 
ªg32
 |(
PWR_CR1_VOS_RANGE_2
 << 
PWR_CR1_VOS_SHIFT
);

53 
PWR_CR1
 = 
ªg32
;

54 
	}
}

61 
	$pwr_dißbÀ_backup_domaö_wrôe_¥Ÿe˘
()

63 
PWR_CR1
 |
PWR_CR1_DBP
;

64 
	}
}

70 
	$pwr_íabÀ_backup_domaö_wrôe_¥Ÿe˘
()

72 
PWR_CR1
 &~
PWR_CR1_DBP
;

73 
	}
}

	@lib/libopencm3/lib/stm32/l4/rcc.c

39 
	~<lib›ícm3/°m32/rcc.h
>

42 
uöt32_t
 
	grcc_ahb_‰equícy
 = 4000000;

43 
uöt32_t
 
	grcc_≠b1_‰equícy
 = 4000000;

44 
uöt32_t
 
	grcc_≠b2_‰equícy
 = 4000000;

46 
	$rcc_osc_ªady_öt_˛ór
(
rcc_osc
 
osc
)

48 
osc
) {

49 
RCC_PLL
:

50 
RCC_CICR
 |
RCC_CICR_PLLRDYC
;

52 
RCC_HSE
:

53 
RCC_CICR
 |
RCC_CICR_HSERDYC
;

55 
RCC_HSI16
:

56 
RCC_CICR
 |
RCC_CICR_HSIRDYC
;

58 
RCC_MSI
:

59 
RCC_CICR
 |
RCC_CICR_MSIRDYC
;

61 
RCC_LSE
:

62 
RCC_CICR
 |
RCC_CICR_LSERDYC
;

64 
RCC_LSI
:

65 
RCC_CICR
 |
RCC_CICR_LSIRDYC
;

67 
RCC_HSI48
:

68 
RCC_CICR
 |
RCC_CICR_HSI48RDYC
;

71 
	}
}

73 
	$rcc_osc_ªady_öt_íabÀ
(
rcc_osc
 
osc
)

75 
osc
) {

76 
RCC_PLL
:

77 
RCC_CIER
 |
RCC_CIER_PLLRDYIE
;

79 
RCC_HSE
:

80 
RCC_CIER
 |
RCC_CIER_HSERDYIE
;

82 
RCC_HSI16
:

83 
RCC_CIER
 |
RCC_CIER_HSIRDYIE
;

85 
RCC_MSI
:

86 
RCC_CIER
 |
RCC_CIER_MSIRDYIE
;

88 
RCC_LSE
:

89 
RCC_CIER
 |
RCC_CIER_LSERDYIE
;

91 
RCC_LSI
:

92 
RCC_CIER
 |
RCC_CIER_LSIRDYIE
;

94 
RCC_HSI48
:

95 
RCC_CIER
 |
RCC_CIER_HSI48RDYIE
;

98 
	}
}

100 
	$rcc_osc_ªady_öt_dißbÀ
(
rcc_osc
 
osc
)

102 
osc
) {

103 
RCC_PLL
:

104 
RCC_CIER
 &~
RCC_CIER_PLLRDYIE
;

106 
RCC_HSE
:

107 
RCC_CIER
 &~
RCC_CIER_HSERDYIE
;

109 
RCC_HSI16
:

110 
RCC_CIER
 &~
RCC_CIER_HSIRDYIE
;

112 
RCC_MSI
:

113 
RCC_CIER
 &~
RCC_CIER_MSIRDYIE
;

115 
RCC_LSE
:

116 
RCC_CIER
 &~
RCC_CIER_LSERDYIE
;

118 
RCC_LSI
:

119 
RCC_CIER
 &~
RCC_CIER_LSIRDYIE
;

121 
RCC_HSI48
:

122 
RCC_CIER
 &~
RCC_CIER_HSI48RDYIE
;

125 
	}
}

127 
	$rcc_osc_ªady_öt_Êag
(
rcc_osc
 
osc
)

129 
osc
) {

130 
RCC_PLL
:

131  ((
RCC_CIFR
 & 
RCC_CIFR_PLLRDYF
) != 0);

133 
RCC_HSE
:

134  ((
RCC_CIFR
 & 
RCC_CIFR_HSERDYF
) != 0);

136 
RCC_HSI16
:

137  ((
RCC_CIFR
 & 
RCC_CIFR_HSIRDYF
) != 0);

139 
RCC_MSI
:

140  ((
RCC_CIFR
 & 
RCC_CIFR_MSIRDYF
) != 0);

142 
RCC_LSE
:

143  ((
RCC_CIFR
 & 
RCC_CIFR_LSERDYF
) != 0);

145 
RCC_LSI
:

146  ((
RCC_CIFR
 & 
RCC_CIFR_LSIRDYF
) != 0);

148 
RCC_HSI48
:

149  ((
RCC_CIFR
 & 
RCC_CIFR_HSI48RDYF
) != 0);

152  
Ál£
;

154 
	}
}

156 
	$rcc_css_öt_˛ór
()

158 
RCC_CICR
 |
RCC_CICR_CSSC
;

159 
	}
}

161 
	$rcc_css_öt_Êag
()

163  ((
RCC_CIFR
 & 
RCC_CIFR_CSSF
) != 0);

164 
	}
}

166 
boﬁ
 
	$rcc_is_osc_ªady
(
rcc_osc
 
osc
)

168 
osc
) {

169 
RCC_PLL
:

170  
RCC_CR
 & 
RCC_CR_PLLRDY
;

171 
RCC_HSE
:

172  
RCC_CR
 & 
RCC_CR_HSERDY
;

173 
RCC_HSI16
:

174  
RCC_CR
 & 
RCC_CR_HSIRDY
;

175 
RCC_MSI
:

176  
RCC_CR
 & 
RCC_CR_MSIRDY
;

177 
RCC_LSE
:

178  
RCC_BDCR
 & 
RCC_BDCR_LSERDY
;

179 
RCC_LSI
:

180  
RCC_CSR
 & 
RCC_CSR_LSIRDY
;

181 
RCC_HSI48
:

182  
RCC_CRRCR
 & 
RCC_CRRCR_HSI48RDY
;

184  
Ál£
;

185 
	}
}

187 
	$rcc_waô_f‹_osc_ªady
(
rcc_osc
 
osc
)

189 !
	`rcc_is_osc_ªady
(
osc
));

190 
	}
}

192 
	$rcc_waô_f‹_sys˛k_°©us
(
rcc_osc
 
osc
)

194 
osc
) {

195 
RCC_PLL
:

196 ((
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
)

197 !
RCC_CFGR_SWS_PLL
);

199 
RCC_HSE
:

200 ((
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
)

201 !
RCC_CFGR_SWS_HSE
);

203 
RCC_HSI16
:

204 ((
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
)

205 !
RCC_CFGR_SWS_HSI16
);

207 
RCC_MSI
:

208 ((
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
)

209 !
RCC_CFGR_SWS_MSI
);

215 
	}
}

217 
	$rcc_osc_⁄
(
rcc_osc
 
osc
)

219 
osc
) {

220 
RCC_PLL
:

221 
RCC_CR
 |
RCC_CR_PLLON
;

223 
RCC_HSE
:

224 
RCC_CR
 |
RCC_CR_HSEON
;

226 
RCC_HSI16
:

227 
RCC_CR
 |
RCC_CR_HSION
;

229 
RCC_MSI
:

230 
RCC_CR
 |
RCC_CR_MSION
;

232 
RCC_LSE
:

233 
RCC_BDCR
 |
RCC_BDCR_LSEON
;

235 
RCC_LSI
:

236 
RCC_CSR
 |
RCC_CSR_LSION
;

238 
RCC_HSI48
:

239 
RCC_CRRCR
 |
RCC_CRRCR_HSI48ON
;

242 
	}
}

244 
	$rcc_osc_off
(
rcc_osc
 
osc
)

246 
osc
) {

247 
RCC_PLL
:

248 
RCC_CR
 &~
RCC_CR_PLLON
;

250 
RCC_HSE
:

251 
RCC_CR
 &~
RCC_CR_HSEON
;

253 
RCC_HSI16
:

254 
RCC_CR
 &~
RCC_CR_HSION
;

256 
RCC_MSI
:

257 
RCC_CR
 &~
RCC_CR_MSION
;

259 
RCC_LSE
:

260 
RCC_BDCR
 &~
RCC_BDCR_LSEON
;

262 
RCC_LSI
:

263 
RCC_CSR
 &~
RCC_CSR_LSION
;

265 
RCC_HSI48
:

266 
RCC_CRRCR
 &~
RCC_CRRCR_HSI48ON
;

269 
	}
}

271 
	$rcc_css_íabÀ
()

273 
RCC_CR
 |
RCC_CR_CSSON
;

274 
	}
}

276 
	$rcc_css_dißbÀ
()

278 
RCC_CR
 &~
RCC_CR_CSSON
;

279 
	}
}

281 
	$rcc_£t_sys˛k_sour˚
(
uöt32_t
 
˛k
)

283 
uöt32_t
 
ªg32
;

285 
ªg32
 = 
RCC_CFGR
;

286 
ªg32
 &~(
RCC_CFGR_SW_MASK
 << 
RCC_CFGR_SW_SHIFT
);

287 
RCC_CFGR
 = (
ªg32
 | (
˛k
 << 
RCC_CFGR_SW_SHIFT
));

288 
	}
}

290 
	$rcc_£t_∂l_sour˚
(
uöt32_t
 
∂l§c
)

292 
uöt32_t
 
ªg32
;

294 
ªg32
 = 
RCC_PLLCFGR
;

295 
ªg32
 &~(
RCC_PLLCFGR_PLLSRC_MASK
 << 
RCC_PLLCFGR_PLLSRC_SHIFT
);

296 
RCC_PLLCFGR
 = (
ªg32
 | (
∂l§c
 << 
RCC_PLLCFGR_PLLSRC_SHIFT
));

297 
	}
}

299 
	$rcc_£t_µª2
(
uöt32_t
 
µª2
)

301 
uöt32_t
 
ªg32
;

303 
ªg32
 = 
RCC_CFGR
;

304 
ªg32
 &~(
RCC_CFGR_PPRE2_MASK
 << 
RCC_CFGR_PPRE2_SHIFT
);

305 
RCC_CFGR
 = (
ªg32
 | (
µª2
 << 
RCC_CFGR_PPRE2_SHIFT
));

306 
	}
}

308 
	$rcc_£t_µª1
(
uöt32_t
 
µª1
)

310 
uöt32_t
 
ªg32
;

312 
ªg32
 = 
RCC_CFGR
;

313 
ªg32
 &~(
RCC_CFGR_PPRE1_MASK
 << 
RCC_CFGR_PPRE1_SHIFT
);

314 
RCC_CFGR
 = (
ªg32
 | (
µª1
 << 
RCC_CFGR_PPRE1_SHIFT
));

315 
	}
}

317 
	$rcc_£t_h¥e
(
uöt32_t
 
h¥e
)

319 
uöt32_t
 
ªg32
;

321 
ªg32
 = 
RCC_CFGR
;

322 
ªg32
 &~(
RCC_CFGR_HPRE_MASK
 << 
RCC_CFGR_HPRE_SHIFT
);

323 
RCC_CFGR
 = (
ªg32
 | (
h¥e
 << 
RCC_CFGR_HPRE_SHIFT
));

324 
	}
}

326 
	$rcc_£t_maö_∂l
(
uöt32_t
 
sour˚
, uöt32_à
∂lm
, uöt32_à
∂ 
, uöt32_à
∂Õ
,

327 
uöt32_t
 
∂lq
, uöt32_à
∂Ã
)

329 
RCC_PLLCFGR
 = (
	`RCC_PLLCFGR_PLLM
(
∂lm
Ë<< 
RCC_PLLCFGR_PLLM_SHIFT
) |

330 (
∂ 
 << 
RCC_PLLCFGR_PLLN_SHIFT
) |

331 (
∂Õ
) |

332 (
sour˚
 << 
RCC_PLLCFGR_PLLSRC_SHIFT
) |

333 (
∂lq
 << 
RCC_PLLCFGR_PLLQ_SHIFT
) |

334 (
∂Ã
 << 
RCC_PLLCFGR_PLLR_SHIFT
Ë| 
RCC_PLLCFGR_PLLREN
;

335 
	}
}

337 
uöt32_t
 
	$rcc_sy°em_˛ock_sour˚
()

340  (
RCC_CFGR
 >> 
RCC_CFGR_SWS_SHIFT
Ë& 
RCC_CFGR_SWS_MASK
;

341 
	}
}

349 
	$rcc_£t_msi_ønge
(
uöt32_t
 
msi_ønge
)

351 
uöt32_t
 
ªg
 = 
RCC_CR
;

352 
ªg
 &~(
RCC_CR_MSIRANGE_MASK
 << 
RCC_CR_MSIRANGE_SHIFT
);

353 
ªg
 |
msi_ønge
 << 
RCC_CR_MSIRANGE_SHIFT
;

354 
RCC_CR
 = 
ªg
 | 
RCC_CR_MSIRGSEL
;

355 
	}
}

364 
	$rcc_£t_msi_ønge_°™dby
(
uöt32_t
 
msi_ønge
)

366 
uöt32_t
 
ªg
 = 
RCC_CSR
;

367 
ªg
 &~(
RCC_CSR_MSIRANGE_MASK
 << 
RCC_CSR_MSIRANGE_SHIFT
);

368 
ªg
 |
msi_ønge
 << 
RCC_CSR_MSIRANGE_SHIFT
;

369 
RCC_CSR
 = 
ªg
;

370 
	}
}

380 
	$rcc_∂l_ouçut_íabÀ
(
uöt32_t
 
∂lout
)

382 
RCC_PLLCFGR
 |
∂lout
;

383 
	}
}

395 
	$rcc_£t_˛ock48_sour˚
(
uöt32_t
 
˛k£l
)

397 
RCC_CCIPR
 &~(
RCC_CCIPR_CLK48SEL_MASK
 << 
RCC_CCIPR_CLK48SEL_SHIFT
);

398 
RCC_CCIPR
 |(
˛k£l
 << 
RCC_CCIPR_CLK48SEL_SHIFT
);

399 
	}
}

403 
	$rcc_íabÀ_πc_˛ock
()

405 
RCC_BDCR
 |
RCC_BDCR_RTCEN
;

406 
	}
}

409 
	$rcc_dißbÀ_πc_˛ock
()

411 
RCC_BDCR
 &~
RCC_BDCR_RTCEN
;

412 
	}
}

417 
	$rcc_£t_πc_˛ock_sour˚
(
rcc_osc
 
˛k
)

419 
RCC_BDCR
 &~(
RCC_BDCR_RTCSEL_MASK
 << 
RCC_BDCR_RTCSEL_SHIFT
);

421 
˛k
) {

422 
RCC_HSE
:

423 
RCC_BDCR
 |(
RCC_BDCR_RTCSEL_HSEDIV32
 << 
RCC_BDCR_RTCSEL_SHIFT
);

425 
RCC_LSE
:

426 
RCC_BDCR
 |(
RCC_BDCR_RTCSEL_LSE
 << 
RCC_BDCR_RTCSEL_SHIFT
);

428 
RCC_LSI
:

429 
RCC_BDCR
 |(
RCC_BDCR_RTCSEL_LSI
 << 
RCC_BDCR_RTCSEL_SHIFT
);

435 
	}
}

	@lib/libopencm3/lib/stm32/l4/vector_chipset.c

21 
	~<lib›ícm3/cm3/scb.h
>

23 
	$¥e_maö
()

26 
SCB_CPACR
 |
SCB_CPACR_FULL
 * (
SCB_CPACR_CP10
 | 
SCB_CPACR_CP11
);

27 
	}
}

	@lib/libopencm3/lib/stm32/st_usbfs_v1.c

20 
	~<lib›ícm3/cm3/comm⁄.h
>

21 
	~<lib›ícm3/°m32/rcc.h
>

22 
	~<lib›ícm3/°m32/toﬁs.h
>

23 
	~<lib›ícm3/°m32/°_usbfs.h
>

24 
	~<lib›ícm3/usb/usbd.h
>

25 
	~"../usb/usb_¥iv©e.h
"

26 
	~"comm⁄/°_usbfs_c‹e.h
"

28 
usbd_devi˚
 *
°_usbfs_v1_usbd_öô
();

30 c⁄° 
_usbd_drivî
 
	g°_usbfs_v1_usb_drivî
 = {

31 .
öô
 = 
°_usbfs_v1_usbd_öô
,

32 .
	g£t_addªss
 = 
°_usbfs_£t_addªss
,

33 .
	gï_£tup
 = 
°_usbfs_ï_£tup
,

34 .
	gï_ª£t
 = 
°_usbfs_ídpoöts_ª£t
,

35 .
	gï_°Æl_£t
 = 
°_usbfs_ï_°Æl_£t
,

36 .
	gï_°Æl_gë
 = 
°_usbfs_ï_°Æl_gë
,

37 .
	gï_«k_£t
 = 
°_usbfs_ï_«k_£t
,

38 .
	gï_wrôe_∑ckë
 = 
°_usbfs_ï_wrôe_∑ckë
,

39 .
	gï_ªad_∑ckë
 = 
°_usbfs_ï_ªad_∑ckë
,

40 .
	gpﬁl
 = 
°_usbfs_pﬁl
,

44 
usbd_devi˚
 *
	$°_usbfs_v1_usbd_öô
()

46 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_USB
);

47 
	`SET_REG
(
USB_CNTR_REG
, 0);

48 
	`SET_REG
(
USB_BTABLE_REG
, 0);

49 
	`SET_REG
(
USB_ISTR_REG
, 0);

52 
	`SET_REG
(
USB_CNTR_REG
, 
USB_CNTR_RESETM
 | 
USB_CNTR_CTRM
 |

53 
USB_CNTR_SUSPM
 | 
USB_CNTR_WKUPM
);

54  &
°_usbfs_dev
;

55 
	}
}

57 
	$°_usbfs_c›y_to_pm
(vﬁ©ûê*
vPM
, c⁄° *
buf
, 
uöt16_t
 
Àn
)

59 c⁄° 
uöt16_t
 *
lbuf
 = 
buf
;

60 vﬁ©ûê
uöt32_t
 *
PM
 = 
vPM
;

61 
Àn
 = (len + 1) >> 1;Üen;Üen--) {

62 *
PM
++ = *
lbuf
++;

64 
	}
}

73 
	$°_usbfs_c›y_‰om_pm
(*
buf
, c⁄° vﬁ©ûê*
vPM
, 
uöt16_t
 
Àn
)

75 
uöt16_t
 *
lbuf
 = 
buf
;

76 c⁄° vﬁ©ûê
uöt16_t
 *
PM
 = 
vPM
;

77 
uöt8_t
 
odd
 = 
Àn
 & 1;

79 
Àn
 >>1;Üí; 
PM
 +2, 
lbuf
++,Üen--) {

80 *
lbuf
 = *
PM
;

83 i‡(
odd
) {

84 *(
uöt8_t
 *Ë
lbuf
 = *(uöt8_à*Ë
PM
;

86 
	}
}

	@lib/libopencm3/lib/stm32/st_usbfs_v2.c

21 
	~<lib›ícm3/cm3/comm⁄.h
>

22 
	~<lib›ícm3/°m32/rcc.h
>

23 
	~<lib›ícm3/°m32/toﬁs.h
>

24 
	~<lib›ícm3/°m32/°_usbfs.h
>

25 
	~<lib›ícm3/usb/usbd.h
>

26 
	~"../usb/usb_¥iv©e.h
"

27 
	~"comm⁄/°_usbfs_c‹e.h
"

30 
usbd_devi˚
 *
	$°_usbfs_v2_usbd_öô
()

32 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_USB
);

33 
	`SET_REG
(
USB_CNTR_REG
, 0);

34 
	`SET_REG
(
USB_BTABLE_REG
, 0);

35 
	`SET_REG
(
USB_ISTR_REG
, 0);

38 
	`SET_REG
(
USB_CNTR_REG
, 
USB_CNTR_RESETM
 | 
USB_CNTR_CTRM
 |

39 
USB_CNTR_SUSPM
 | 
USB_CNTR_WKUPM
);

40 
	`SET_REG
(
USB_BCDR_REG
, 
USB_BCDR_DPPU
);

41  &
°_usbfs_dev
;

42 
	}
}

44 
	$°_usbfs_c›y_to_pm
(vﬁ©ûê*
vPM
, c⁄° *
buf
, 
uöt16_t
 
Àn
)

50 c⁄° 
uöt8_t
 *
lbuf
 = 
buf
;

51 vﬁ©ûê
uöt16_t
 *
PM
 = 
vPM
;

52 
uöt32_t
 
i
;

53 
i
 = 0; i < 
Àn
; i += 2) {

54 *
PM
++ = (
uöt16_t
)
lbuf
[
i
+1] << 8 |Übuf[i];

56 
	}
}

65 
	$°_usbfs_c›y_‰om_pm
(*
buf
, c⁄° vﬁ©ûê*
vPM
, 
uöt16_t
 
Àn
)

67 c⁄° vﬁ©ûê
uöt16_t
 *
PM
 = 
vPM
;

68 
uöt8_t
 
odd
 = 
Àn
 & 1;

69 
Àn
 >>= 1;

71 i‡(((
uöçå_t
Ë
buf
) & 0x01) {

72 ; 
Àn
; 
PM
++,Üen--) {

73 
uöt16_t
 
vÆue
 = *
PM
;

74 *(
uöt8_t
 *Ë
buf
++ = 
vÆue
;

75 *(
uöt8_t
 *Ë
buf
++ = 
vÆue
 >> 8;

78 ; 
Àn
; 
PM
++, 
buf
 += 2,Üen--) {

79 *(
uöt16_t
 *Ë
buf
 = *
PM
;

83 i‡(
odd
) {

84 *(
uöt8_t
 *Ë
buf
 = *(uöt8_à*Ë
PM
;

86 
	}
}

88 
	$°_usbfs_v2_disc⁄√˘
(
usbd_devi˚
 *
usbd_dev
, 
boﬁ
 
disc⁄√˘ed
)

90 ()
usbd_dev
;

91 
uöt16_t
 
ªg
 = 
	`GET_REG
(
USB_BCDR_REG
);

92 i‡(
disc⁄√˘ed
) {

93 
	`SET_REG
(
USB_BCDR_REG
, 
ªg
 | 
USB_BCDR_DPPU
);

95 
	`SET_REG
(
USB_BCDR_REG
, 
ªg
 & ~
USB_BCDR_DPPU
);

97 
	}
}

99 c⁄° 
_usbd_drivî
 
	g°_usbfs_v2_usb_drivî
 = {

100 .
öô
 = 
°_usbfs_v2_usbd_öô
,

101 .
	g£t_addªss
 = 
°_usbfs_£t_addªss
,

102 .
	gï_£tup
 = 
°_usbfs_ï_£tup
,

103 .
	gï_ª£t
 = 
°_usbfs_ídpoöts_ª£t
,

104 .
	gï_°Æl_£t
 = 
°_usbfs_ï_°Æl_£t
,

105 .
	gï_°Æl_gë
 = 
°_usbfs_ï_°Æl_gë
,

106 .
	gï_«k_£t
 = 
°_usbfs_ï_«k_£t
,

107 .
	gï_wrôe_∑ckë
 = 
°_usbfs_ï_wrôe_∑ckë
,

108 .
	gï_ªad_∑ckë
 = 
°_usbfs_ï_ªad_∑ckë
,

109 .
	gdisc⁄√˘
 = 
°_usbfs_v2_disc⁄√˘
,

110 .
	gpﬁl
 = 
°_usbfs_pﬁl
,

	@lib/libopencm3/lib/swm050/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2019 
I˚nowy
 
Zhíg
 <
i˚nowy
@
aosc
.
io
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 
	gLIBNAME
 = 
lib›ícm3_swm050


21 
SRCLIBDIR
 ?= ..

23 
CC
 = 
	$$
(
PREFIX
)
gcc


24 
AR
 = 
	$$
(
PREFIX
)
¨


25 
TGT_CFLAGS
 = -
Os
 \

26 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

27 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

28 -
Wundef
 -
Wshadow
 \

29 -
I
../../
ö˛ude
 -
‚o
-
comm⁄
 \

30 -
m˝u
=
c‹ãx
-
m0
 
	`$
(
FP_FLAGS
Ë-
mthumb
 -
W°ri˘
-
¥ŸŸy≥s
 \

31 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DSWM050


32 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

33 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

34 
ARFLAGS
 = 
rcs


36 
OBJS
 +
˛k
.
o


37 
OBJS
 +
Êash
.
o


38 
OBJS
 +
gpio
.
o


39 
OBJS
 +
pwr
.
o


40 
OBJS
 +
sysc⁄
.
o


41 
OBJS
 +
timî
.
o


42 
OBJS
 +
wdt
.
o


43 
VPATH
 +../
cm3


45 
ö˛ude
 ../
Makefûe
.include

	@lib/libopencm3/lib/swm050/clk.c

27 
	~<lib›ícm3/swm050/˛k.h
>

28 
	~<lib›ícm3/swm050/sys˘l.h
>

50 
	$˛k_•ìd
(
˛k_•ìds
 
mhz
, 
uöt16_t
 
div
)

52 
boﬁ
 
fú°_run
 = 
åue
;

54 i‡(
fú°_run
) {

55 
fú°_run
 = 
Ál£
;

56 
	`˛k_•ìd
(
CLK_18MHZ
, 1);

58 
uöt16_t
 
i
 = 0; i < 10000; ++i) {

59 
	`__asm__
("nop");

64 i‡((
mhz
 =
CLK_18MHZ
Ë&& (
div
 <= 1)) {

67 i‡((
mhz
 =
CLK_36MHZ
Ë&& (
div
 == 2)) {

72 i‡(
mhz
 =
CLK_36MHZ
) {

73 
SYSCTL_SYS_DBLF
 |
BIT0
;

75 
SYSCTL_SYS_DBLF
 &~
BIT0
;

78 i‡(
div
 <= 1) {

79 
SYSCTL_SYS_CFG_0
 |
BIT0
;

81 
uöt32_t
 
masked_ªg32
 = 
SYSCTL_SYS_CFG_0
 & 
CLK_MASK
;

82 
SYSCTL_SYS_CFG_0
 = 
masked_ªg32
 | (
div
 & ~(
CLK_MASK
 | 0x1));

84 
	}
}

	@lib/libopencm3/lib/swm050/flash.c

27 
	~<lib›ícm3/swm050/Êash.h
>

30 
	#IAP_WR
 (*)(0x1000AB)

	)

31 
	#IAP_E
 (*)(0x100127)

	)

33 
	$uöt32_t
 (*
üp_wrôe_ªad
)(
uöt32_t
 *, uöt32_à*, 
uöt8_t
, uöt8_tË
IAP_WR
;

34 
	$uöt32_t
 (*
üp_îa£
)(Ë
IAP_E
;

55 
uöt32_t
 
	$Êash_wrôe
(
uöt32_t
 *
de°
, uöt32_à*
§c
, 
uöt8_t
 
˙t
)

57  
	`üp_wrôe_ªad
(
de°
, 
§c
, 
˙t
, 1);

58 
	}
}

79 
uöt32_t
 
	$Êash_ªad
(
uöt32_t
 *
§c
, uöt32_à*
de°
, 
uöt8_t
 
˙t
)

81  
	`üp_wrôe_ªad
(
§c
, 
de°
, 
˙t
, 0);

82 
	}
}

93 
uöt32_t
 
	$Êash_îa£
()

95  
	`üp_îa£
();

96 
	}
}

	@lib/libopencm3/lib/swm050/gpio.c

30 
	~<lib›ícm3/swm050/gpio.h
>

42 
	$gpio_£t
(
uöt16_t
 
gpios
)

44 
GPIO_ADATA
 |
gpios
;

45 
	}
}

57 
	$gpio_˛ór
(
uöt16_t
 
gpios
)

59 
GPIO_ADATA
 &~
gpios
;

60 
	}
}

71 
uöt16_t
 
	$gpio_gë
(
uöt16_t
 
gpios
)

73  
GPIO_AEXT
 & 
gpios
;

74 
	}
}

85 
	$gpio_toggÀ
(
uöt16_t
 
gpios
)

87 
uöt32_t
 
cuº_°©us
 = 
GPIO_ADATA
 & 
gpios
;

88 
GPIO_ADATA
 = (GPIO_ADATA & (~
gpios
)Ë| (~
cuº_°©us
);

89 
	}
}

100 
	$gpio_öput
(
uöt16_t
 
gpios
)

102 
GPIO_ADIR
 &~
gpios
;

103 
	}
}

114 
	$gpio_ouçut
(
uöt16_t
 
gpios
)

116 
GPIO_ADIR
 |
gpios
;

117 
	}
}

132 
	$gpio_öt_íabÀ
(
uöt16_t
 
gpios
, 
boﬁ
 
í
)

134 i‡(
í
) {

135 
GPIO_INTEN_A
 |
gpios
;

137 
GPIO_INTEN_A
 &~
gpios
;

139 
	}
}

155 
	$gpio_öt_mask
(
uöt16_t
 
gpios
, 
gpio_öt_masked
 
masked
)

157 i‡(
masked
) {

158 
GPIO_INTMASK_A
 |
gpios
;

160 
GPIO_INTMASK_A
 &~
gpios
;

162 
	}
}

178 
	$gpio_öt_ty≥
(
uöt16_t
 
gpios
, 
gpio_åig_ty≥
 
ty≥
)

180 i‡(
ty≥
) {

181 
GPIO_INTLEVEL_A
 |
gpios
;

183 
GPIO_INTLEVEL_A
 &~
gpios
;

185 
	}
}

200 
	$gpio_öt_pﬁ
(
uöt16_t
 
gpios
, 
gpio_pﬁ
 
pﬁ
)

202 i‡(
pﬁ
) {

203 
GPIO_INTPOLARITY_A
 |
gpios
;

205 
GPIO_INTPOLARITY_A
 &~
gpios
;

207 
	}
}

219 
uöt16_t
 
	$gpio_öt_°©us
()

221  
GPIO_INTSTAT_A
;

222 
	}
}

233 
uöt16_t
 
	$gpio_öt_øw_°©us
()

235  
GPIO_RAWINTSTAT_A
;

236 
	}
}

249 
	$gpio_öt_˛ór
(
uöt16_t
 
gpios
)

251 
GPIO_INTEOI_A
 |
gpios
;

252 
	}
}

	@lib/libopencm3/lib/swm050/pwr.c

27 
	~<lib›ícm3/swm050/sys˘l.h
>

28 
	~<lib›ícm3/swm050/pwr.h
>

38 
	$pwr_¶ìp
()

40 
SYSCTL_SYS_CFG_2
 |
SYSCTL_SYS_CFG_2_SLEEP
;

41 
	}
}

	@lib/libopencm3/lib/swm050/syscon.c

30 
	~<lib›ícm3/swm050/sysc⁄.h
>

31 
	~<lib›ícm3/swm050/gpio.h
>

43 
	$sysc⁄_£l_af
(
uöt16_t
 
gpios
, 
boﬁ
 
af_í
)

45 
uöt32_t
 
masked_ªg32
;

47 i‡(
gpios
 & 
GPIO0
) {

48 
masked_ªg32
 = 
SYSCON_PORTA_SEL
 & (~0x3);

49 
SYSCON_PORTA_SEL
 = 
masked_ªg32
 | (
af_í
 ? 0x1 : 0x0);

51 i‡(
gpios
 & 
GPIO1
) {

52 
masked_ªg32
 = 
SYSCON_PORTA_SEL
 & (~0xc);

53 
SYSCON_PORTA_SEL
 = 
masked_ªg32
 | (
af_í
 ? 0x4 : 0x0);

55 i‡(
gpios
 & 
GPIO2
) {

56 
masked_ªg32
 = 
SYSCON_PORTA_SEL
 & (~0x30);

57 
SYSCON_PORTA_SEL
 = 
masked_ªg32
 | (
af_í
 ? 0x10 : 0x0);

59 i‡(
gpios
 & 
GPIO7
) {

60 
masked_ªg32
 = 
SYSCON_PORTA_SEL
 & (~0xc000);

61 
SYSCON_PORTA_SEL
 = 
masked_ªg32
 | (
af_í
 ? 0x4000 : 0x0);

63 
	}
}

75 
	$sysc⁄_puŒup
(
uöt16_t
 
gpios
, 
boﬁ
 
í
)

77 i‡(
í
) {

78 
SYSCON_PORTA_PULLUP
 |
gpios
;

80 
SYSCON_PORTA_PULLUP
 &~
gpios
;

82 
	}
}

95 
	$sysc⁄_öput_íabÀ
(
uöt16_t
 
gpios
, 
boﬁ
 
í
)

97 i‡(
í
) {

98 
SYSCON_PORTA_INEN
 &~
gpios
;

100 
SYSCON_PORTA_INEN
 |
gpios
;

102 
	}
}

112 
	$sysc⁄_£l_swd
(
boﬁ
 
í
)

114 
SYSCON_SWD_SEL
 = 
í
;

115 
	}
}

	@lib/libopencm3/lib/swm050/timer.c

27 
	~<lib›ícm3/swm050/timî.h
>

28 
	~<lib›ícm3/swm050/sys˘l.h
>

29 
	~<lib›ícm3/swm050/sysc⁄.h
>

42 
	$timî_£tup_öã∫Æ
(
uöt32_t
 
timî
,

43 
boﬁ
 
timî_öt_í
,

44 
timî_›î©i⁄_modes
 
›_mode
,

45 
timî_edge_modes
 
edge_mode
,

46 
timî_lo›_modes
 
lo›_mode
,

47 
timî_˛k_§c
 
˛k_§c
,

48 
timî_ouçut_modes
 
ouçut_mode
,

49 
timî_Àvñ
 
ouçut_Àvñ
)

51 
	`timî_íabÀ
(
timî
, 
Ál£
);

54 
	`timî_˛ock_íabÀ
(
timî
, (
˛k_§c
 =
TIMER_CLK_INTERNAL
));

56 
	`timî_lo›_mode
(
timî
, 
lo›_mode
);

57 
	`timî_ouçut_mode
(
timî
, 
ouçut_mode
);

58 
	`timî_ouçut_Àvñ
(
timî
, 
ouçut_Àvñ
);

59 
	`timî_˛ock_sour˚
(
timî
, 
˛k_§c
);

60 
	`timî_›î©i⁄_mode
(
timî
, 
›_mode
);

61 
	`timî_edge_mode
(
timî
, 
edge_mode
);

62 
	`timî_öt_íabÀ
(
timî
, 
timî_öt_í
);

63 
	`timî_öt_mask
(
timî
, 
TIMER_UNMASKED
);

64 
	}
}

83 
	$timî_cou¡î_£tup
(
uöt32_t
 
timî
,

84 
boﬁ
 
timî_öt_í
,

85 
timî_edge_modes
 
edge_mode
,

86 
timî_lo›_modes
 
lo›_mode
,

87 
timî_˛k_§c
 
˛k_§c
,

88 
timî_ouçut_modes
 
ouçut_mode
,

89 
timî_Àvñ
 
ouçut_Àvñ
,

90 
uöt32_t
 
èrgë
)

92 
	`timî_£tup_öã∫Æ
(
timî
, 
timî_öt_í
, 
TIMER_MODE_COUNTER
, 
edge_mode
,

93 
lo›_mode
, 
˛k_§c
, 
ouçut_mode
, 
ouçut_Àvñ
);

94 
	`timî_cou¡î_èrgë_vÆue
(
timî
, 
èrgë
);

95 
	}
}

113 
	$timî_pwm_£tup
(
uöt32_t
 
timî
,

114 
boﬁ
 
timî_öt_í
,

115 
timî_edge_modes
 
edge_mode
,

116 
timî_˛k_§c
 
˛k_§c
,

117 
timî_Àvñ
 
ouçut_Àvñ
,

118 
uöt16_t
 
≥riod0
,

119 
uöt16_t
 
≥riod1
)

121 
	`timî_£tup_öã∫Æ
(
timî
, 
timî_öt_í
, 
TIMER_MODE_PWM
, 
edge_mode
,

122 
TIMER_LOOP_MODE
, 
˛k_§c
, 
TIMER_OUTPUT_NONE
,

123 
ouçut_Àvñ
);

124 
	`timî_pwm_èrgë_vÆue
(
timî
, 
≥riod0
, 
≥riod1
);

125 
	}
}

140 
	$timî_pul£_ˇ±uª_£tup
(
uöt32_t
 
timî
,

141 
boﬁ
 
timî_öt_í
,

142 
timî_edge_modes
 
edge_mode
,

143 
timî_lo›_modes
 
lo›_mode
)

145 
	`timî_£tup_öã∫Æ
(
timî
, 
timî_öt_í
, 
TIMER_MODE_PULSE_CAPTURE
,

146 
edge_mode
, 
lo›_mode
, 
TIMER_CLK_INTERNAL
,

147 
TIMER_OUTPUT_NONE
, 
TIMER_LEVEL_LOW
);

148 
	}
}

163 
	$timî_duty_cy˛e_ˇ±uª_£tup
(
uöt32_t
 
timî
,

164 
boﬁ
 
timî_öt_í
,

165 
timî_edge_modes
 
edge_mode
,

166 
timî_lo›_modes
 
lo›_mode
)

168 
	`timî_£tup_öã∫Æ
(
timî
, 
timî_öt_í
, 
TIMER_MODE_DUTY_CYCLE_CAPTURE
,

169 
edge_mode
, 
lo›_mode
, 
TIMER_CLK_INTERNAL
,

170 
TIMER_OUTPUT_NONE
, 
TIMER_LEVEL_LOW
);

171 
	}
}

185 
	$timî_˛ock_div
(
uöt8_t
 
div
)

189 
div
 = (div <= 1) ? 1 : (div & ~0x1);

190 
SYSCTL_SYS_CFG_0
 = (~
TIMER_DIV_MASK
 & SYSCTL_SYS_CFG_0Ë| (
div
 << 16);

191 
	}
}

198 
	$timî_íabÀ
(
uöt32_t
 
timî
, 
boﬁ
 
í
)

200 i‡(
í
) {

201 
	`TIMER_CTRL
(
timî
Ë|
TIMER_CTRL_EN
;

203 
	`TIMER_CTRL
(
timî
Ë&~
TIMER_CTRL_EN
;

205 
	}
}

212 
	$timî_˛ock_íabÀ
(
uöt32_t
 
timî
, 
boﬁ
 
í
)

214 i‡(
timî
 =
TIMER_SE1
) {

215 i‡(
í
) {

216 
SYSCTL_SYS_CFG_1
 |
SYSCTL_SYS_CFG_1_TIMERSE1
;

218 
SYSCTL_SYS_CFG_1
 &~
SYSCTL_SYS_CFG_1_TIMERSE1
;

221 i‡(
í
) {

222 
SYSCTL_SYS_CFG_1
 |
SYSCTL_SYS_CFG_1_TIMERSE0
;

224 
SYSCTL_SYS_CFG_1
 &~
SYSCTL_SYS_CFG_1_TIMERSE0
;

227 
	}
}

234 
	$timî_›î©i⁄_mode
(
uöt32_t
 
timî
, 
timî_›î©i⁄_modes
 
mode
)

236 
uöt32_t
 
ªg
 = 
	`TIMER_CTRL
(
timî
Ë& ~(
TIMER_CTRL_OUTMOD_MASK
 << 
TIMER_CTRL_OUTMOD_SHIFT
);

237 
	`TIMER_CTRL
(
timî
Ë
ªg
 | (
mode
 << 
TIMER_CTRL_OUTMOD_SHIFT
);

238 
	}
}

252 
	$timî_ouçut_mode
(
uöt32_t
 
timî
, 
timî_ouçut_modes
 
mode
)

254 
uöt32_t
 
ªg
 = 
	`TIMER_CTRL
(
timî
Ë& ~(
TIMER_CTRL_WMOD_MASK
 << 
TIMER_CTRL_WMOD_SHIFT
);

255 
	`TIMER_CTRL
(
timî
Ë
ªg
 | (
mode
 << 
TIMER_CTRL_WMOD_SHIFT
);

256 
	}
}

264 
	$timî_ouçut_Àvñ
(
uöt32_t
 
timî
, 
timî_Àvñ
 
Àvñ
)

266 
	`TIMER_OUTPVAL
(
timî
Ë
Àvñ
;

267 
	}
}

274 
	$timî_edge_mode
(
uöt32_t
 
timî
, 
timî_edge_modes
 
mode
)

276 i‡(
mode
) {

277 
	`TIMER_CTRL
(
timî
Ë|
TIMER_CTRL_TMOD
;

279 
	`TIMER_CTRL
(
timî
Ë&~
TIMER_CTRL_TMOD
;

281 
	}
}

292 
	$timî_lo›_mode
(
uöt32_t
 
timî
, 
timî_lo›_modes
 
mode
)

294 i‡(
mode
) {

295 
	`TIMER_CTRL
(
timî
Ë|
TIMER_CTRL_LMOD
;

297 
	`TIMER_CTRL
(
timî
Ë&~
TIMER_CTRL_LMOD
;

299 
	}
}

311 
	$timî_˛ock_sour˚
(
uöt32_t
 
timî
, 
timî_˛k_§c
 
§c
)

313 i‡(
§c
) {

314 
	`TIMER_CTRL
(
timî
Ë|
TIMER_CTRL_OSCMOD
;

316 
	`TIMER_CTRL
(
timî
Ë&~
TIMER_CTRL_OSCMOD
;

318 
	}
}

325 
	$timî_cou¡î_èrgë_vÆue
(
uöt32_t
 
timî
, uöt32_à
èrgë
)

327 
	`TIMER_TARVAL
(
timî
Ë
èrgë
;

328 
	}
}

337 
	$timî_pwm_èrgë_vÆue
(
uöt32_t
 
timî
, 
uöt16_t
 
≥riod0
, uöt16_à
≥riod1
)

339 
	`timî_cou¡î_èrgë_vÆue
(
timî
, (
≥riod1
 << 16Ë| 
≥riod0
);

340 
	}
}

354 
	$timî_öt_íabÀ
(
uöt32_t
 
timî
, 
boﬁ
 
í
)

356 i‡(
í
) {

357 
	`TIMER_INTCTL
(
timî
Ë|
TIMER_INTCTL_INTEN
;

359 
	`TIMER_INTCTL
(
timî
Ë&~
TIMER_INTCTL_INTEN
;

361 
	}
}

368 
	$timî_öt_mask
(
uöt32_t
 
timî
, 
timî_öt_masked
 
masked
)

370 i‡(
masked
) {

371 
	`TIMER_INTCTL
(
timî
Ë&~
TIMER_INTCTL_INTMSK
;

373 
	`TIMER_INTCTL
(
timî
Ë|
TIMER_INTCTL_INTMSK
;

375 
	}
}

383 
uöt32_t
 
	$timî_gë_cuºít_vÆue
(
uöt32_t
 
timî
)

385  
	`TIMER_CURVAL
(
timî
);

386 
	}
}

395 
uöt32_t
 
	$timî_gë_cy˛e_width
(
uöt32_t
 
timî
)

397  
	`TIMER_CAPW
(
timî
);

398 
	}
}

407 
uöt32_t
 
	$timî_gë_pul£_width
(
uöt32_t
 
timî
)

409  
	`TIMER_CAPLH
(
timî
);

410 
	}
}

417 
timî_pwm_≥riod
 
	$timî_gë_pwm_≥riod
(
uöt32_t
 
timî
)

419  
	`TIMER_MOD2LF
(
timî
) & 0x1;

420 
	}
}

427 
boﬁ
 
	$timî_öt_°©us
(
uöt32_t
 
timî
)

429  
	`TIMER_INTMSKSTAT
(
timî
) & 0x1;

430 
	}
}

437 
boﬁ
 
	$timî_öt_øw_°©us
(
uöt32_t
 
timî
)

439  
	`TIMER_INTSTAT
(
timî
) & 0x1;

440 
	}
}

449 
boﬁ
 
	$timî_öt_ovîÊow_°©us
(
uöt32_t
 
timî
)

451  
	`TIMER_INTFLAG
(
timî
) & 0x1;

452 
	}
}

	@lib/libopencm3/lib/swm050/wdt.c

27 
	~<lib›ícm3/swm050/wdt.h
>

28 
	~<lib›ícm3/swm050/sys˘l.h
>

38 
	$wdt_£tup
(
wdt_modes
 
mode
, 
uöt8_t
 
time1
, uöt8_à
time2
)

40 
	`wdt_˛ock_íabÀ
(1);

41 
	`wdt_£t_time
(
time1
, 
time2
);

42 
	`wdt_mode
(
mode
);

43 
	`wdt_ª£t
();

44 
	}
}

55 
	$wdt_íabÀ
(
boﬁ
 
í
)

57 i‡(
í
) {

58 
WDT_CR
 |= 0x1;

60 
WDT_CR
 &= ~0x1;

62 
	}
}

68 
	$wdt_mode
(
wdt_modes
 
mode
)

70 i‡(
mode
 =
WDT_MODE_INT
) {

71 
WDT_CR
 |= (1 << 1);

73 
WDT_CR
 &= ~(1 << 1);

75 
	}
}

82 
	$wdt_ª£t
()

84 
WDT_CRR
 = 0x76;

85 
	}
}

92 
boﬁ
 
	$wdt_öt_°©us
()

94  
WDT_STAT
 & 0x1;

95 
	}
}

101 
	$wdt_˛ór_öt
()

104 
uöt32_t
 
dummy
 = 
WDT_EOI
;

106 ()
dummy
;

107 
	}
}

115 
	$wdt_˛ock_íabÀ
(
boﬁ
 
í
)

117 i‡(
í
) {

118 
SYSCTL_SYS_CFG_1
 |
SYSCTL_SYS_CFG_1_WDT
;

120 
SYSCTL_SYS_CFG_1
 &~
SYSCTL_SYS_CFG_1_WDT
;

122 
	}
}

130 
uöt32_t
 
	$wdt_gë_vÆue
()

132  
WDT_CCVR
;

133 
	}
}

155 
	$wdt_£t_time
(
uöt8_t
 
time1
, uöt8_à
time2
)

157 
WDT_TORR
 = ((0xF & 
time1
Ë<< 4Ë| (0xF & 
time2
);

158 
	}
}

	@lib/libopencm3/lib/usb/usb.c

38 
	~<°rög.h
>

39 
	~<lib›ícm3/usb/usbd.h
>

40 
	~"usb_¥iv©e.h
"

42 
usbd_devi˚
 *
	$usbd_öô
(c⁄° 
usbd_drivî
 *
drivî
,

43 c⁄° 
usb_devi˚_des¸ùt‹
 *
dev
,

44 c⁄° 
usb_c⁄fig_des¸ùt‹
 *
c⁄f
,

45 c⁄° * c⁄° *
°rögs
, 
num_°rögs
,

46 
uöt8_t
 *
c⁄åﬁ_buf„r
, 
uöt16_t
 
c⁄åﬁ_buf„r_size
)

48 
usbd_devi˚
 *
usbd_dev
;

50 
usbd_dev
 = 
drivî
->
	`öô
();

52 
usbd_dev
->
drivî
 = driver;

53 
usbd_dev
->
desc
 = 
dev
;

54 
usbd_dev
->
c⁄fig
 = 
c⁄f
;

55 
usbd_dev
->
°rögs
 = strings;

56 
usbd_dev
->
num_°rögs
 =Çum_strings;

57 
usbd_dev
->
˘æ_buf
 = 
c⁄åﬁ_buf„r
;

58 
usbd_dev
->
˘æ_buf_Àn
 = 
c⁄åﬁ_buf„r_size
;

60 
usbd_dev
->
u£r_ˇŒback_˘r
[0][
USB_TRANSACTION_SETUP
] =

61 
_usbd_c⁄åﬁ_£tup
;

62 
usbd_dev
->
u£r_ˇŒback_˘r
[0][
USB_TRANSACTION_OUT
] =

63 
_usbd_c⁄åﬁ_out
;

64 
usbd_dev
->
u£r_ˇŒback_˘r
[0][
USB_TRANSACTION_IN
] =

65 
_usbd_c⁄åﬁ_ö
;

67 
i
;

68 
i
 = 0; i < 
MAX_USER_SET_CONFIG_CALLBACK
; i++) {

69 
usbd_dev
->
u£r_ˇŒback_£t_c⁄fig
[
i
] = 
NULL
;

72  
usbd_dev
;

73 
	}
}

75 
	$usbd_ªgi°î_ª£t_ˇŒback
(
usbd_devi˚
 *
usbd_dev
, (*
ˇŒback
)())

77 
usbd_dev
->
u£r_ˇŒback_ª£t
 = 
ˇŒback
;

78 
	}
}

80 
	$usbd_ªgi°î_su•íd_ˇŒback
(
usbd_devi˚
 *
usbd_dev
,

81 (*
ˇŒback
)())

83 
usbd_dev
->
u£r_ˇŒback_su•íd
 = 
ˇŒback
;

84 
	}
}

86 
	$usbd_ªgi°î_ªsume_ˇŒback
(
usbd_devi˚
 *
usbd_dev
,

87 (*
ˇŒback
)())

89 
usbd_dev
->
u£r_ˇŒback_ªsume
 = 
ˇŒback
;

90 
	}
}

92 
	$usbd_ªgi°î_sof_ˇŒback
(
usbd_devi˚
 *
usbd_dev
, (*
ˇŒback
)())

94 
usbd_dev
->
u£r_ˇŒback_sof
 = 
ˇŒback
;

95 
	}
}

97 
	$_usbd_ª£t
(
usbd_devi˚
 *
usbd_dev
)

99 
usbd_dev
->
cuºít_addªss
 = 0;

100 
usbd_dev
->
cuºít_c⁄fig
 = 0;

101 
	`usbd_ï_£tup
(
usbd_dev
, 0, 
USB_ENDPOINT_ATTR_CONTROL
, usbd_dev->
desc
->
bMaxPackëSize0
, 
NULL
);

102 
usbd_dev
->
drivî
->
	`£t_addªss
(usbd_dev, 0);

104 i‡(
usbd_dev
->
u£r_ˇŒback_ª£t
) {

105 
usbd_dev
->
	`u£r_ˇŒback_ª£t
();

107 
	}
}

110 
	$usbd_pﬁl
(
usbd_devi˚
 *
usbd_dev
)

112 
usbd_dev
->
drivî
->
	`pﬁl
(usbd_dev);

113 
	}
}

115 
__©åibuã__
((
wók
)Ë
	$usbd_disc⁄√˘
(
usbd_devi˚
 *
usbd_dev
,

116 
boﬁ
 
disc⁄√˘ed
)

119 i‡(
usbd_dev
->
drivî
->
disc⁄√˘
) {

120 
usbd_dev
->
drivî
->
	`disc⁄√˘
(usbd_dev, 
disc⁄√˘ed
);

122 
	}
}

124 
	$usbd_ï_£tup
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
, uöt8_à
ty≥
,

125 
uöt16_t
 
max_size
, 
usbd_ídpoöt_ˇŒback
 
ˇŒback
)

127 
usbd_dev
->
drivî
->
	`ï_£tup
(usbd_dev, 
addr
, 
ty≥
, 
max_size
, 
ˇŒback
);

128 
	}
}

130 
uöt16_t
 
	$usbd_ï_wrôe_∑ckë
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
,

131 c⁄° *
buf
, 
uöt16_t
 
Àn
)

133  
usbd_dev
->
drivî
->
	`ï_wrôe_∑ckë
(usbd_dev, 
addr
, 
buf
, 
Àn
);

134 
	}
}

136 
uöt16_t
 
	$usbd_ï_ªad_∑ckë
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
, *
buf
,

137 
uöt16_t
 
Àn
)

139  
usbd_dev
->
drivî
->
	`ï_ªad_∑ckë
(usbd_dev, 
addr
, 
buf
, 
Àn
);

140 
	}
}

142 
	$usbd_ï_°Æl_£t
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
, uöt8_à
°Æl
)

144 
usbd_dev
->
drivî
->
	`ï_°Æl_£t
(usbd_dev, 
addr
, 
°Æl
);

145 
	}
}

147 
uöt8_t
 
	$usbd_ï_°Æl_gë
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
)

149  
usbd_dev
->
drivî
->
	`ï_°Æl_gë
(usbd_dev, 
addr
);

150 
	}
}

152 
	$usbd_ï_«k_£t
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
, uöt8_à
«k
)

154 
usbd_dev
->
drivî
->
	`ï_«k_£t
(usbd_dev, 
addr
, 
«k
);

155 
	}
}

	@lib/libopencm3/lib/usb/usb_control.c

38 
	~<°dlib.h
>

39 
	~<lib›ícm3/usb/usbd.h
>

40 
	~"usb_¥iv©e.h
"

47 
	$°Æl_å™ß˘i⁄
(
usbd_devi˚
 *
usbd_dev
)

49 
	`usbd_ï_°Æl_£t
(
usbd_dev
, 0, 1);

50 
usbd_dev
->
c⁄åﬁ_°©e
.
°©e
 = 
IDLE
;

51 
	}
}

62 
boﬁ
 
	$√eds_zÕ
(
uöt16_t
 
Àn
, uöt16_à
wLígth
, 
uöt8_t
 
ï_size
)

64 i‡(
Àn
 < 
wLígth
) {

65 i‡(
Àn
 && (À¿% 
ï_size
 == 0)) {

66  
åue
;

69  
Ál£
;

70 
	}
}

73 
	$usbd_ªgi°î_c⁄åﬁ_ˇŒback
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ty≥
,

74 
uöt8_t
 
ty≥_mask
,

75 
usbd_c⁄åﬁ_ˇŒback
 
ˇŒback
)

77 
i
;

79 
i
 = 0; i < 
MAX_USER_CONTROL_CALLBACK
; i++) {

80 i‡(
usbd_dev
->
u£r_c⁄åﬁ_ˇŒback
[
i
].
cb
) {

84 
usbd_dev
->
u£r_c⁄åﬁ_ˇŒback
[
i
].
ty≥
 =Åype;

85 
usbd_dev
->
u£r_c⁄åﬁ_ˇŒback
[
i
].
ty≥_mask
 =Åype_mask;

86 
usbd_dev
->
u£r_c⁄åﬁ_ˇŒback
[
i
].
cb
 = 
ˇŒback
;

91 
	}
}

93 
	$usb_c⁄åﬁ_£nd_chunk
(
usbd_devi˚
 *
usbd_dev
)

95 i‡(
usbd_dev
->
desc
->
bMaxPackëSize0
 <

96 
usbd_dev
->
c⁄åﬁ_°©e
.
˘æ_Àn
) {

98 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 0,

99 
usbd_dev
->
c⁄åﬁ_°©e
.
˘æ_buf
,

100 
usbd_dev
->
desc
->
bMaxPackëSize0
);

101 
usbd_dev
->
c⁄åﬁ_°©e
.
°©e
 = 
DATA_IN
;

102 
usbd_dev
->
c⁄åﬁ_°©e
.
˘æ_buf
 +=

103 
usbd_dev
->
desc
->
bMaxPackëSize0
;

104 
usbd_dev
->
c⁄åﬁ_°©e
.
˘æ_Àn
 -=

105 
usbd_dev
->
desc
->
bMaxPackëSize0
;

108 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 0,

109 
usbd_dev
->
c⁄åﬁ_°©e
.
˘æ_buf
,

110 
usbd_dev
->
c⁄åﬁ_°©e
.
˘æ_Àn
);

112 
usbd_dev
->
c⁄åﬁ_°©e
.
°©e
 =

113 
usbd_dev
->
c⁄åﬁ_°©e
.
√eds_zÕ
 ?

114 
DATA_IN
 : 
LAST_DATA_IN
;

115 
usbd_dev
->
c⁄åﬁ_°©e
.
√eds_zÕ
 = 
Ál£
;

116 
usbd_dev
->
c⁄åﬁ_°©e
.
˘æ_Àn
 = 0;

117 
usbd_dev
->
c⁄åﬁ_°©e
.
˘æ_buf
 = 
NULL
;

119 
	}
}

121 
	$usb_c⁄åﬁ_ªcv_chunk
(
usbd_devi˚
 *
usbd_dev
)

123 
uöt16_t
 
∑ckësize
 = 
	`MIN
(
usbd_dev
->
desc
->
bMaxPackëSize0
,

124 
usbd_dev
->
c⁄åﬁ_°©e
.
ªq
.
wLígth
 -

125 
usbd_dev
->
c⁄åﬁ_°©e
.
˘æ_Àn
);

126 
uöt16_t
 
size
 = 
	`usbd_ï_ªad_∑ckë
(
usbd_dev
, 0,

127 
usbd_dev
->
c⁄åﬁ_°©e
.
˘æ_buf
 +

128 
usbd_dev
->
c⁄åﬁ_°©e
.
˘æ_Àn
,

129 
∑ckësize
);

131 i‡(
size
 !
∑ckësize
) {

132 
	`°Æl_å™ß˘i⁄
(
usbd_dev
);

136 
usbd_dev
->
c⁄åﬁ_°©e
.
˘æ_Àn
 +
size
;

138  
∑ckësize
;

139 
	}
}

141 
usbd_ªque°_ªtu∫_codes


142 
	$usb_c⁄åﬁ_ªque°_di•©ch
(
usbd_devi˚
 *
usbd_dev
,

143 
usb_£tup_d©a
 *
ªq
)

145 
i
, 
ªsu…
 = 0;

146 
u£r_c⁄åﬁ_ˇŒback
 *
cb
 = 
usbd_dev
->user_control_callback;

149 
i
 = 0; i < 
MAX_USER_CONTROL_CALLBACK
; i++) {

150 i‡(
cb
[
i
].cb =
NULL
) {

154 i‡((
ªq
->
bmReque°Ty≥
 & 
cb
[
i
].
ty≥_mask
Ë=cb[i].
ty≥
) {

155 
ªsu…
 = 
cb
[
i
].
	`cb
(
usbd_dev
, 
ªq
,

156 &(
usbd_dev
->
c⁄åﬁ_°©e
.
˘æ_buf
),

157 &(
usbd_dev
->
c⁄åﬁ_°©e
.
˘æ_Àn
),

158 &(
usbd_dev
->
c⁄åﬁ_°©e
.
com∂ëe
));

159 i‡(
ªsu…
 =
USBD_REQ_HANDLED
 ||

160 
ªsu…
 =
USBD_REQ_NOTSUPP
) {

161  
ªsu…
;

167  
	`_usbd_°™d¨d_ªque°
(
usbd_dev
, 
ªq
,

168 &(
usbd_dev
->
c⁄åﬁ_°©e
.
˘æ_buf
),

169 &(
usbd_dev
->
c⁄åﬁ_°©e
.
˘æ_Àn
));

170 
	}
}

173 
	$usb_c⁄åﬁ_£tup_ªad
(
usbd_devi˚
 *
usbd_dev
,

174 
usb_£tup_d©a
 *
ªq
)

176 
usbd_dev
->
c⁄åﬁ_°©e
.
˘æ_buf
 = usbd_dev->ctrl_buf;

177 
usbd_dev
->
c⁄åﬁ_°©e
.
˘æ_Àn
 = 
ªq
->
wLígth
;

179 i‡(
	`usb_c⁄åﬁ_ªque°_di•©ch
(
usbd_dev
, 
ªq
)) {

180 i‡(
ªq
->
wLígth
) {

181 
usbd_dev
->
c⁄åﬁ_°©e
.
√eds_zÕ
 =

182 
	`√eds_zÕ
(
usbd_dev
->
c⁄åﬁ_°©e
.
˘æ_Àn
,

183 
ªq
->
wLígth
,

184 
usbd_dev
->
desc
->
bMaxPackëSize0
);

186 
	`usb_c⁄åﬁ_£nd_chunk
(
usbd_dev
);

189 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 0, 
NULL
, 0);

190 
usbd_dev
->
c⁄åﬁ_°©e
.
°©e
 = 
STATUS_IN
;

194 
	`°Æl_å™ß˘i⁄
(
usbd_dev
);

196 
	}
}

198 
	$usb_c⁄åﬁ_£tup_wrôe
(
usbd_devi˚
 *
usbd_dev
,

199 
usb_£tup_d©a
 *
ªq
)

201 i‡(
ªq
->
wLígth
 > 
usbd_dev
->
˘æ_buf_Àn
) {

202 
	`°Æl_å™ß˘i⁄
(
usbd_dev
);

207 
usbd_dev
->
c⁄åﬁ_°©e
.
˘æ_buf
 = usbd_dev->ctrl_buf;

208 
usbd_dev
->
c⁄åﬁ_°©e
.
˘æ_Àn
 = 0;

210 i‡(
ªq
->
wLígth
 > 
usbd_dev
->
desc
->
bMaxPackëSize0
) {

211 
usbd_dev
->
c⁄åﬁ_°©e
.
°©e
 = 
DATA_OUT
;

213 
usbd_dev
->
c⁄åﬁ_°©e
.
°©e
 = 
LAST_DATA_OUT
;

216 
	`usbd_ï_«k_£t
(
usbd_dev
, 0, 0);

217 
	}
}

222 
	$_usbd_c⁄åﬁ_£tup
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ó
)

224 
usb_£tup_d©a
 *
ªq
 = &
usbd_dev
->
c⁄åﬁ_°©e
.req;

225 ()
ó
;

227 
usbd_dev
->
c⁄åﬁ_°©e
.
com∂ëe
 = 
NULL
;

229 
	`usbd_ï_«k_£t
(
usbd_dev
, 0, 1);

231 i‡(
ªq
->
wLígth
 == 0) {

232 
	`usb_c⁄åﬁ_£tup_ªad
(
usbd_dev
, 
ªq
);

233 } i‡(
ªq
->
bmReque°Ty≥
 & 0x80) {

234 
	`usb_c⁄åﬁ_£tup_ªad
(
usbd_dev
, 
ªq
);

236 
	`usb_c⁄åﬁ_£tup_wrôe
(
usbd_dev
, 
ªq
);

238 
	}
}

240 
	$_usbd_c⁄åﬁ_out
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ó
)

242 ()
ó
;

244 
usbd_dev
->
c⁄åﬁ_°©e
.
°©e
) {

245 
DATA_OUT
:

246 i‡(
	`usb_c⁄åﬁ_ªcv_chunk
(
usbd_dev
) < 0) {

249 i‡((
usbd_dev
->
c⁄åﬁ_°©e
.
ªq
.
wLígth
 -

250 
usbd_dev
->
c⁄åﬁ_°©e
.
˘æ_Àn
) <=

251 
usbd_dev
->
desc
->
bMaxPackëSize0
) {

252 
usbd_dev
->
c⁄åﬁ_°©e
.
°©e
 = 
LAST_DATA_OUT
;

255 
LAST_DATA_OUT
:

256 i‡(
	`usb_c⁄åﬁ_ªcv_chunk
(
usbd_dev
) < 0) {

263 i‡(
	`usb_c⁄åﬁ_ªque°_di•©ch
(
usbd_dev
,

264 &(
usbd_dev
->
c⁄åﬁ_°©e
.
ªq
))) {

266 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 0, 
NULL
, 0);

267 
usbd_dev
->
c⁄åﬁ_°©e
.
°©e
 = 
STATUS_IN
;

269 
	`°Æl_å™ß˘i⁄
(
usbd_dev
);

272 
STATUS_OUT
:

273 
	`usbd_ï_ªad_∑ckë
(
usbd_dev
, 0, 
NULL
, 0);

274 
usbd_dev
->
c⁄åﬁ_°©e
.
°©e
 = 
IDLE
;

275 i‡(
usbd_dev
->
c⁄åﬁ_°©e
.
com∂ëe
) {

276 
usbd_dev
->
c⁄åﬁ_°©e
.
	`com∂ëe
(usbd_dev,

277 &(
usbd_dev
->
c⁄åﬁ_°©e
.
ªq
));

279 
usbd_dev
->
c⁄åﬁ_°©e
.
com∂ëe
 = 
NULL
;

282 
	`°Æl_å™ß˘i⁄
(
usbd_dev
);

284 
	}
}

286 
	$_usbd_c⁄åﬁ_ö
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ó
)

288 ()
ó
;

289 
usb_£tup_d©a
 *
ªq
 = &(
usbd_dev
->
c⁄åﬁ_°©e
.req);

291 
usbd_dev
->
c⁄åﬁ_°©e
.
°©e
) {

292 
DATA_IN
:

293 
	`usb_c⁄åﬁ_£nd_chunk
(
usbd_dev
);

295 
LAST_DATA_IN
:

296 
usbd_dev
->
c⁄åﬁ_°©e
.
°©e
 = 
STATUS_OUT
;

297 
	`usbd_ï_«k_£t
(
usbd_dev
, 0, 0);

299 
STATUS_IN
:

300 i‡(
usbd_dev
->
c⁄åﬁ_°©e
.
com∂ëe
) {

301 
usbd_dev
->
c⁄åﬁ_°©e
.
	`com∂ëe
(usbd_dev,

302 &(
usbd_dev
->
c⁄åﬁ_°©e
.
ªq
));

306 i‡((
ªq
->
bmReque°Ty≥
 == 0) &&

307 (
ªq
->
bReque°
 =
USB_REQ_SET_ADDRESS
)) {

308 
usbd_dev
->
drivî
->
	`£t_addªss
(usbd_dev, 
ªq
->
wVÆue
);

310 
usbd_dev
->
c⁄åﬁ_°©e
.
°©e
 = 
IDLE
;

313 
	`°Æl_å™ß˘i⁄
(
usbd_dev
);

315 
	}
}

	@lib/libopencm3/lib/usb/usb_dwc_common.c

20 
	~<°rög.h
>

21 
	~<lib›ícm3/cm3/comm⁄.h
>

22 
	~<lib›ícm3/usb/usbd.h
>

23 
	~<lib›ícm3/usb/dwc/Ÿg_comm⁄.h
>

24 
	~"usb_¥iv©e.h
"

25 
	~"usb_dwc_comm⁄.h
"

30 
	#dev_ba£_addªss
 (
usbd_dev
->
drivî
->
ba£_addªss
)

	)

31 
	#REBASE
(
x
Ë
	`MMIO32
((xË+ (
dev_ba£_addªss
))

	)

33 
	$dwc_£t_addªss
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
)

35 
	`REBASE
(
OTG_DCFG
Ë(REBASE(OTG_DCFGË& ~
OTG_DCFG_DAD
Ë| (
addr
 << 4);

36 
	}
}

38 
	$dwc_ï_£tup
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
, uöt8_à
ty≥
,

39 
uöt16_t
 
max_size
,

40 (*
ˇŒback
Ë(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ï
))

46 
uöt8_t
 
dú
 = 
addr
 & 0x80;

47 
addr
 &= 0x7f;

49 i‡(
addr
 == 0) {

51 i‡(
max_size
 >= 64) {

52 
	`REBASE
(
OTG_DIEPCTL0
Ë
OTG_DIEPCTL0_MPSIZ_64
;

53 } i‡(
max_size
 >= 32) {

54 
	`REBASE
(
OTG_DIEPCTL0
Ë
OTG_DIEPCTL0_MPSIZ_32
;

55 } i‡(
max_size
 >= 16) {

56 
	`REBASE
(
OTG_DIEPCTL0
Ë
OTG_DIEPCTL0_MPSIZ_16
;

58 
	`REBASE
(
OTG_DIEPCTL0
Ë
OTG_DIEPCTL0_MPSIZ_8
;

61 
	`REBASE
(
OTG_DIEPTSIZ0
) =

62 (
max_size
 & 
OTG_DIEPSIZ0_XFRSIZ_MASK
);

63 
	`REBASE
(
OTG_DIEPCTL0
) |=

64 
OTG_DIEPCTL0_EPENA
 | 
OTG_DIEPCTL0_SNAK
;

67 
usbd_dev
->
d€±siz
[0] = 
OTG_DIEPSIZ0_STUPCNT_1
 |

68 
OTG_DIEPSIZ0_PKTCNT
 |

69 (
max_size
 & 
OTG_DIEPSIZ0_XFRSIZ_MASK
);

70 
	`REBASE
(
	`OTG_DOEPTSIZ
(0)Ë
usbd_dev
->
d€±siz
[0];

71 
	`REBASE
(
	`OTG_DOEPCTL
(0)) |=

72 
OTG_DOEPCTL0_EPENA
 | 
OTG_DIEPCTL0_SNAK
;

74 
	`REBASE
(
OTG_GNPTXFSIZ
Ë((
max_size
 / 4) << 16) |

75 
usbd_dev
->
drivî
->
rx_fifo_size
;

76 
usbd_dev
->
fifo_mem_t›
 +
max_size
 / 4;

77 
usbd_dev
->
fifo_mem_t›_ï0
 = usbd_dev->
fifo_mem_t›
;

82 i‡(
dú
) {

83 
	`REBASE
(
	`OTG_DIEPTXF
(
addr
)Ë((
max_size
 / 4) << 16) |

84 
usbd_dev
->
fifo_mem_t›
;

85 
usbd_dev
->
fifo_mem_t›
 +
max_size
 / 4;

87 
	`REBASE
(
	`OTG_DIEPTSIZ
(
addr
)) =

88 (
max_size
 & 
OTG_DIEPSIZ0_XFRSIZ_MASK
);

89 
	`REBASE
(
	`OTG_DIEPCTL
(
addr
)) |=

90 
OTG_DIEPCTL0_EPENA
 | 
OTG_DIEPCTL0_SNAK
 | (
ty≥
 << 18)

91 | 
OTG_DIEPCTL0_USBAEP
 | 
OTG_DIEPCTLX_SD0PID


92 | (
addr
 << 22Ë| 
max_size
;

94 i‡(
ˇŒback
) {

95 
usbd_dev
->
u£r_ˇŒback_˘r
[
addr
][
USB_TRANSACTION_IN
] =

96 (*)
ˇŒback
;

100 i‡(!
dú
) {

101 
usbd_dev
->
d€±siz
[
addr
] = 
OTG_DIEPSIZ0_PKTCNT
 |

102 (
max_size
 & 
OTG_DIEPSIZ0_XFRSIZ_MASK
);

103 
	`REBASE
(
	`OTG_DOEPTSIZ
(
addr
)Ë
usbd_dev
->
d€±siz
[addr];

104 
	`REBASE
(
	`OTG_DOEPCTL
(
addr
)Ë|
OTG_DOEPCTL0_EPENA
 |

105 
OTG_DOEPCTL0_USBAEP
 | 
OTG_DIEPCTL0_CNAK
 |

106 
OTG_DOEPCTLX_SD0PID
 | (
ty≥
 << 18Ë| 
max_size
;

108 i‡(
ˇŒback
) {

109 
usbd_dev
->
u£r_ˇŒback_˘r
[
addr
][
USB_TRANSACTION_OUT
] =

110 (*)
ˇŒback
;

113 
	}
}

115 
	$dwc_ídpoöts_ª£t
(
usbd_devi˚
 *
usbd_dev
)

117 
i
;

119 
usbd_dev
->
fifo_mem_t›
 = usbd_dev->
fifo_mem_t›_ï0
;

122 
i
 = 1; i < 4; i++) {

123 i‡(
	`REBASE
(
	`OTG_DOEPCTL
(
i
)Ë& 
OTG_DOEPCTL0_EPENA
) {

124 
	`REBASE
(
	`OTG_DOEPCTL
(
i
)Ë|
OTG_DOEPCTL0_EPDIS
;

126 i‡(
	`REBASE
(
	`OTG_DIEPCTL
(
i
)Ë& 
OTG_DIEPCTL0_EPENA
) {

127 
	`REBASE
(
	`OTG_DIEPCTL
(
i
)Ë|
OTG_DIEPCTL0_EPDIS
;

132 
	`REBASE
(
OTG_GRSTCTL
Ë
OTG_GRSTCTL_TXFFLSH
 | 
OTG_GRSTCTL_TXFNUM_ALL


133 | 
OTG_GRSTCTL_RXFFLSH
;

134 
	}
}

136 
	$dwc_ï_°Æl_£t
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
, uöt8_à
°Æl
)

138 i‡(
addr
 == 0) {

139 i‡(
°Æl
) {

140 
	`REBASE
(
	`OTG_DIEPCTL
(
addr
)Ë|
OTG_DIEPCTL0_STALL
;

142 
	`REBASE
(
	`OTG_DIEPCTL
(
addr
)Ë&~
OTG_DIEPCTL0_STALL
;

146 i‡(
addr
 & 0x80) {

147 
addr
 &= 0x7F;

149 i‡(
°Æl
) {

150 
	`REBASE
(
	`OTG_DIEPCTL
(
addr
)Ë|
OTG_DIEPCTL0_STALL
;

152 
	`REBASE
(
	`OTG_DIEPCTL
(
addr
)Ë&~
OTG_DIEPCTL0_STALL
;

153 
	`REBASE
(
	`OTG_DIEPCTL
(
addr
)Ë|
OTG_DIEPCTLX_SD0PID
;

156 i‡(
°Æl
) {

157 
	`REBASE
(
	`OTG_DOEPCTL
(
addr
)Ë|
OTG_DOEPCTL0_STALL
;

159 
	`REBASE
(
	`OTG_DOEPCTL
(
addr
)Ë&~
OTG_DOEPCTL0_STALL
;

160 
	`REBASE
(
	`OTG_DOEPCTL
(
addr
)Ë|
OTG_DOEPCTLX_SD0PID
;

163 
	}
}

165 
uöt8_t
 
	$dwc_ï_°Æl_gë
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
)

168 i‡(
addr
 & 0x80) {

169  (
	`REBASE
(
	`OTG_DIEPCTL
(
addr
 & 0x7f)) &

170 
OTG_DIEPCTL0_STALL
) ? 1 : 0;

172  (
	`REBASE
(
	`OTG_DOEPCTL
(
addr
)) &

173 
OTG_DOEPCTL0_STALL
) ? 1 : 0;

175 
	}
}

177 
	$dwc_ï_«k_£t
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
, uöt8_à
«k
)

180 i‡(
addr
 & 0x80) {

184 
usbd_dev
->
f‹˚_«k
[
addr
] = 
«k
;

186 i‡(
«k
) {

187 
	`REBASE
(
	`OTG_DOEPCTL
(
addr
)Ë|
OTG_DOEPCTL0_SNAK
;

189 
	`REBASE
(
	`OTG_DOEPCTL
(
addr
)Ë|
OTG_DOEPCTL0_CNAK
;

191 
	}
}

193 
uöt16_t
 
	$dwc_ï_wrôe_∑ckë
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
,

194 c⁄° *
buf
, 
uöt16_t
 
Àn
)

196 c⁄° 
uöt32_t
 *
buf32
 = 
buf
;

197 #i‡
	`deföed
(
__ARM_ARCH_6M__
)

198 c⁄° 
uöt8_t
 *
buf8
 = 
buf
;

199 
uöt32_t
 
w‹d32
;

201 
i
;

203 
addr
 &= 0x7F;

206 i‡(
	`REBASE
(
	`OTG_DIEPTSIZ
(
addr
)Ë& 
OTG_DIEPSIZ0_PKTCNT
) {

211 
	`REBASE
(
	`OTG_DIEPTSIZ
(
addr
)Ë
OTG_DIEPSIZ0_PKTCNT
 | 
Àn
;

212 
	`REBASE
(
	`OTG_DIEPCTL
(
addr
)Ë|
OTG_DIEPCTL0_EPENA
 |

213 
OTG_DIEPCTL0_CNAK
;

217 #i‡
	`deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

218 
i
 = 
Àn
; i > 0; i -= 4) {

219 
	`REBASE
(
	`OTG_FIFO
(
addr
)Ë*
buf32
++;

223 #i‡
	`deföed
(
__ARM_ARCH_6M__
)

225 i‡(((
uöt32_t
)
buf8
 & 0x3) == 0) {

226 
i
 = 
Àn
; i > 0; i -= 4) {

227 
	`REBASE
(
	`OTG_FIFO
(
addr
)Ë*
buf32
++;

230 
i
 = 
Àn
; i > 0; i -= 4) {

231 
	`mem˝y
(&
w‹d32
, 
buf8
, 4);

232 
	`REBASE
(
	`OTG_FIFO
(
addr
)Ë
w‹d32
;

233 
buf8
 += 4;

238  
Àn
;

239 
	}
}

241 
uöt16_t
 
	$dwc_ï_ªad_∑ckë
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
,

242 *
buf
, 
uöt16_t
 
Àn
)

244 
i
;

245 
uöt32_t
 *
buf32
 = 
buf
;

246 #i‡
	`deföed
(
__ARM_ARCH_6M__
)

247 
uöt8_t
 *
buf8
 = 
buf
;

248 
uöt32_t
 
w‹d32
;

250 
uöt32_t
 
exåa
;

255 (Ë
addr
;

256 
Àn
 = 
	`MIN
÷í, 
usbd_dev
->
rxb˙t
);

259 #i‡
	`deföed
(
__ARM_ARCH_7M__
Ë|| deföed(
__ARM_ARCH_7EM__
)

260 
i
 = 
Àn
; i >= 4; i -= 4) {

261 *
buf32
++ = 
	`REBASE
(
	`OTG_FIFO
(0));

262 
usbd_dev
->
rxb˙t
 -= 4;

266 #i‡
	`deföed
(
__ARM_ARCH_6M__
)

268 i‡(((
uöt32_t
)
buf8
 & 0x3) == 0) {

269 
i
 = 
Àn
; i >= 4; i -= 4) {

270 *
buf32
++ = 
	`REBASE
(
	`OTG_FIFO
(0));

271 
usbd_dev
->
rxb˙t
 -= 4;

274 
i
 = 
Àn
; i >= 4; i -= 4) {

275 
w‹d32
 = 
	`REBASE
(
	`OTG_FIFO
(0));

276 
	`mem˝y
(
buf8
, &
w‹d32
, 4);

277 
usbd_dev
->
rxb˙t
 -= 4;

278 
buf8
 += 4;

281 
buf32
 = (
uöt32_t
 *)
buf8
;

285 i‡(
i
) {

286 
exåa
 = 
	`REBASE
(
	`OTG_FIFO
(0));

288 i‡(
usbd_dev
->
rxb˙t
 < 4) {

290 
usbd_dev
->
rxb˙t
 = 0;

292 
usbd_dev
->
rxb˙t
 -= 4;

294 
	`mem˝y
(
buf32
, &
exåa
, 
i
);

297  
Àn
;

298 
	}
}

300 
	$dwc_Êush_txfifo
(
usbd_devi˚
 *
usbd_dev
, 
ï
)

302 
uöt32_t
 
fifo
;

304 
	`REBASE
(
	`OTG_DIEPCTL
(
ï
)Ë|
OTG_DIEPCTL0_SNAK
;

306 !(
	`REBASE
(
	`OTG_DIEPINT
(
ï
)Ë& 
OTG_DIEPINTX_INEPNE
)) {

310 
fifo
 = (
	`REBASE
(
	`OTG_DIEPCTL
(
ï
)Ë& 
OTG_DIEPCTL0_TXFNUM_MASK
) >> 22;

312 !(
	`REBASE
(
OTG_GRSTCTL
Ë& 
OTG_GRSTCTL_AHBIDL
)) {

316 
	`REBASE
(
OTG_GRSTCTL
Ë(
fifo
 << 6Ë| 
OTG_GRSTCTL_TXFFLSH
;

318 
	`REBASE
(
	`OTG_DIEPTSIZ
(
ï
)) = 0;

319 (
	`REBASE
(
OTG_GRSTCTL
Ë& 
OTG_GRSTCTL_TXFFLSH
)) {

322 
	}
}

324 
	$dwc_pﬁl
(
usbd_devi˚
 *
usbd_dev
)

327 
uöt32_t
 
öt°s
 = 
	`REBASE
(
OTG_GINTSTS
);

328 
i
;

330 i‡(
öt°s
 & 
OTG_GINTSTS_ENUMDNE
) {

332 
	`REBASE
(
OTG_GINTSTS
Ë
OTG_GINTSTS_ENUMDNE
;

333 
usbd_dev
->
fifo_mem_t›
 = usbd_dev->
drivî
->
rx_fifo_size
;

334 
	`_usbd_ª£t
(
usbd_dev
);

342 
i
 = 0; i < 4; i++) {

343 i‡(
	`REBASE
(
	`OTG_DIEPINT
(
i
)Ë& 
OTG_DIEPINTX_XFRC
) {

345 i‡(
usbd_dev
->
u£r_ˇŒback_˘r
[
i
]

346 [
USB_TRANSACTION_IN
]) {

347 
usbd_dev
->
u£r_ˇŒback_˘r
[
i
]

348 [
USB_TRANSACTION_IN
](
usbd_dev
, 
i
);

351 
	`REBASE
(
	`OTG_DIEPINT
(
i
)Ë
OTG_DIEPINTX_XFRC
;

356 i‡(
öt°s
 & 
OTG_GINTSTS_RXFLVL
) {

358 
uöt32_t
 
rx°•
 = 
	`REBASE
(
OTG_GRXSTSP
);

359 
uöt32_t
 
pkt°s
 = 
rx°•
 & 
OTG_GRXSTSP_PKTSTS_MASK
;

360 
uöt8_t
 
ï
 = 
rx°•
 & 
OTG_GRXSTSP_EPNUM_MASK
;

362 i‡(
pkt°s
 =
OTG_GRXSTSP_PKTSTS_SETUP_COMP
) {

363 
usbd_dev
->
u£r_ˇŒback_˘r
[
ï
][
USB_TRANSACTION_SETUP
] (usbd_dev,Ép);

366 i‡(
pkt°s
 =
OTG_GRXSTSP_PKTSTS_OUT_COMP


367 || 
pkt°s
 =
OTG_GRXSTSP_PKTSTS_SETUP_COMP
) {

368 
	`REBASE
(
	`OTG_DOEPTSIZ
(
ï
)Ë
usbd_dev
->
d€±siz
[ep];

369 
	`REBASE
(
	`OTG_DOEPCTL
(
ï
)Ë|
OTG_DOEPCTL0_EPENA
 |

370 (
usbd_dev
->
f‹˚_«k
[
ï
] ?

371 
OTG_DOEPCTL0_SNAK
 : 
OTG_DOEPCTL0_CNAK
);

375 i‡((
pkt°s
 !
OTG_GRXSTSP_PKTSTS_OUT
) &&

376 (
pkt°s
 !
OTG_GRXSTSP_PKTSTS_SETUP
)) {

380 
uöt8_t
 
ty≥
;

381 i‡(
pkt°s
 =
OTG_GRXSTSP_PKTSTS_SETUP
) {

382 
ty≥
 = 
USB_TRANSACTION_SETUP
;

384 
ty≥
 = 
USB_TRANSACTION_OUT
;

387 i‡(
ty≥
 =
USB_TRANSACTION_SETUP


388 && (
	`REBASE
(
	`OTG_DIEPTSIZ
(
ï
)Ë& 
OTG_DIEPSIZ0_PKTCNT
)) {

392 
	`dwc_Êush_txfifo
(
usbd_dev
, 
ï
);

396 
usbd_dev
->
rxb˙t
 = (
rx°•
 & 
OTG_GRXSTSP_BCNT_MASK
) >> 4;

398 i‡(
ty≥
 =
USB_TRANSACTION_SETUP
) {

399 
	`dwc_ï_ªad_∑ckë
(
usbd_dev
, 
ï
, &usbd_dev->
c⁄åﬁ_°©e
.
ªq
, 8);

400 } i‡(
usbd_dev
->
u£r_ˇŒback_˘r
[
ï
][
ty≥
]) {

401 
usbd_dev
->
u£r_ˇŒback_˘r
[
ï
][
ty≥
] (usbd_dev,Ép);

405 
i
 = 0; i < 
usbd_dev
->
rxb˙t
; i += 4) {

407 ()
	`REBASE
(
	`OTG_FIFO
(0));

410 
usbd_dev
->
rxb˙t
 = 0;

413 i‡(
öt°s
 & 
OTG_GINTSTS_USBSUSP
) {

414 i‡(
usbd_dev
->
u£r_ˇŒback_su•íd
) {

415 
usbd_dev
->
	`u£r_ˇŒback_su•íd
();

417 
	`REBASE
(
OTG_GINTSTS
Ë
OTG_GINTSTS_USBSUSP
;

420 i‡(
öt°s
 & 
OTG_GINTSTS_WKUPINT
) {

421 i‡(
usbd_dev
->
u£r_ˇŒback_ªsume
) {

422 
usbd_dev
->
	`u£r_ˇŒback_ªsume
();

424 
	`REBASE
(
OTG_GINTSTS
Ë
OTG_GINTSTS_WKUPINT
;

427 i‡(
öt°s
 & 
OTG_GINTSTS_SOF
) {

428 i‡(
usbd_dev
->
u£r_ˇŒback_sof
) {

429 
usbd_dev
->
	`u£r_ˇŒback_sof
();

431 
	`REBASE
(
OTG_GINTSTS
Ë
OTG_GINTSTS_SOF
;

434 i‡(
usbd_dev
->
u£r_ˇŒback_sof
) {

435 
	`REBASE
(
OTG_GINTMSK
Ë|
OTG_GINTMSK_SOFM
;

437 
	`REBASE
(
OTG_GINTMSK
Ë&~
OTG_GINTMSK_SOFM
;

439 
	}
}

441 
	$dwc_disc⁄√˘
(
usbd_devi˚
 *
usbd_dev
, 
boﬁ
 
disc⁄√˘ed
)

443 i‡(
disc⁄√˘ed
) {

444 
	`REBASE
(
OTG_DCTL
Ë|
OTG_DCTL_SDIS
;

446 
	`REBASE
(
OTG_DCTL
Ë&~
OTG_DCTL_SDIS
;

448 
	}
}

	@lib/libopencm3/lib/usb/usb_dwc_common.h

20 #i‚de‡
__USB_DWC_COMMON_H_


21 
	#__USB_DWC_COMMON_H_


	)

23 
dwc_£t_addªss
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
);

24 
dwc_ï_£tup
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
, uöt8_à
ty≥
,

25 
uöt16_t
 
max_size
,

26 (*
ˇŒback
)(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ï
));

27 
	`dwc_ídpoöts_ª£t
(
usbd_devi˚
 *
usbd_dev
);

28 
	`dwc_ï_°Æl_£t
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
, uöt8_à
°Æl
);

29 
uöt8_t
 
	`dwc_ï_°Æl_gë
(
usbd_devi˚
 *
usbd_dev
, uöt8_à
addr
);

30 
	`dwc_ï_«k_£t
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
, uöt8_à
«k
);

31 
uöt16_t
 
	`dwc_ï_wrôe_∑ckë
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
,

32 c⁄° *
buf
, 
uöt16_t
 
Àn
);

33 
uöt16_t
 
	`dwc_ï_ªad_∑ckë
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
,

34 *
buf
, 
uöt16_t
 
Àn
);

35 
	`dwc_pﬁl
(
usbd_devi˚
 *
usbd_dev
);

36 
	`dwc_disc⁄√˘
(
usbd_devi˚
 *
usbd_dev
, 
boﬁ
 
disc⁄√˘ed
);

	@lib/libopencm3/lib/usb/usb_efm32.c

27 
	~<°rög.h
>

28 
	~<lib›ícm3/cm3/comm⁄.h
>

29 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

30 
	~<lib›ícm3/efm32/cmu.h
>

31 
	~<lib›ícm3/efm32/usb.h
>

32 
	~<lib›ícm3/usb/usbd.h
>

33 
	~"usb_¥iv©e.h
"

38 
	#RX_FIFO_SIZE
 256

	)

50 
	#ENDPOINT_COUNT
 4

	)

52 
_usbd_devi˚
 
	g_usbd_dev
;

55 
usbd_devi˚
 *
	$efm32lg_usbd_öô
()

58 
CMU_HFCORECLKEN0
 |
CMU_HFCORECLKEN0_USB
 | 
CMU_HFCORECLKEN0_USBC
;

59 
CMU_CMD
 = 
CMU_CMD_USBCCLKSEL_HFCLKNODIV
;

62 !(
CMU_STATUS
 & 
CMU_STATUS_USBCHFCLKSEL
));

64 
USB_GINTSTS
 = 
USB_GINTSTS_MMIS
;

66 
USB_CTRL
 &~
USB_CTRL_DMPUAP
;

67 
USB_ROUTE
 = 
USB_ROUTE_DMPUPEN
 | 
USB_ROUTE_PHYPEN
;

70 !(
USB_GRSTCTL
 & 
USB_GRSTCTL_AHBIDL
));

72 
USB_GRSTCTL
 |
USB_GRSTCTL_CSRST
;

73 
USB_GRSTCTL
 & 
USB_GRSTCTL_CSRST
);

76 
USB_GUSBCFG
 |
USB_GUSBCFG_FDMOD
 | 
USB_GUSBCFG_TRDT_16BIT
;

79 
USB_DCFG
 |
USB_DCFG_DSPD
;

82 
USB_PCGCCTL
 = 0;

84 
USB_GRXFSIZ
 = 
efm32lg_usb_drivî
.
rx_fifo_size
;

85 
_usbd_dev
.
fifo_mem_t›
 = 
efm32lg_usb_drivî
.
rx_fifo_size
;

88 
USB_GAHBCFG
 |
USB_GAHBCFG_GLBLINTRMSK
;

89 
USB_GINTMSK
 = 
USB_GINTMSK_ENUMDNEM
 |

90 
USB_GINTMSK_RXFLVLM
 |

91 
USB_GINTMSK_IEPINT
 |

92 
USB_GINTMSK_USBSUSPM
 |

93 
USB_GINTMSK_WUIM
;

94 
USB_DAINTMSK
 = 0xF;

95 
USB_DIEPMSK
 = 
USB_DIEPMSK_XFRCM
;

97  &
_usbd_dev
;

98 
	}
}

100 
	$efm32lg_£t_addªss
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
)

102 ()
usbd_dev
;

104 
USB_DCFG
 = (USB_DCFG & ~
USB_DCFG_DAD
Ë| (
addr
 << 4);

105 
	}
}

107 
	$efm32lg_ï_£tup
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
, uöt8_à
ty≥
,

108 
uöt16_t
 
max_size
,

109 (*
ˇŒback
Ë(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ï
))

115 
uöt8_t
 
dú
 = 
addr
 & 0x80;

116 
addr
 &= 0x7f;

118 i‡(
addr
 == 0) {

120 i‡(
max_size
 >= 64) {

121 
USB_DIEP0CTL
 = 
USB_DIEP0CTL_MPSIZ_64
;

122 } i‡(
max_size
 >= 32) {

123 
USB_DIEP0CTL
 = 
USB_DIEP0CTL_MPSIZ_32
;

124 } i‡(
max_size
 >= 16) {

125 
USB_DIEP0CTL
 = 
USB_DIEP0CTL_MPSIZ_16
;

127 
USB_DIEP0CTL
 = 
USB_DIEP0CTL_MPSIZ_8
;

130 
USB_DIEP0TSIZ
 =

131 (
max_size
 & 
USB_DIEP0TSIZ_XFRSIZ_MASK
);

132 
USB_DIEP0CTL
 |=

133 
USB_DIEP0CTL_EPENA
 | 
USB_DIEP0CTL_SNAK
;

136 
usbd_dev
->
d€±siz
[0] = 
USB_DIEP0TSIZ_STUPCNT_1
 |

137 
USB_DIEP0TSIZ_PKTCNT
 |

138 (
max_size
 & 
USB_DIEP0TSIZ_XFRSIZ_MASK
);

139 
	`USB_DOEPx_TSIZ
(0Ë
usbd_dev
->
d€±siz
[0];

140 
	`USB_DOEPx_CTL
(0) |=

141 
USB_DOEP0CTL_EPENA
 | 
USB_DIEP0CTL_SNAK
;

143 
USB_GNPTXFSIZ
 = ((
max_size
 / 4) << 16) |

144 
usbd_dev
->
drivî
->
rx_fifo_size
;

145 
usbd_dev
->
fifo_mem_t›
 +
max_size
 / 4;

146 
usbd_dev
->
fifo_mem_t›_ï0
 = usbd_dev->
fifo_mem_t›
;

151 i‡(
dú
) {

152 
	`USB_DIEPTXF
(
addr
Ë((
max_size
 / 4) << 16) |

153 
usbd_dev
->
fifo_mem_t›
;

154 
usbd_dev
->
fifo_mem_t›
 +
max_size
 / 4;

156 
	`USB_DIEPx_TSIZ
(
addr
) =

157 (
max_size
 & 
USB_DIEP0TSIZ_XFRSIZ_MASK
);

158 
	`USB_DIEPx_CTL
(
addr
) |=

159 
USB_DIEP0CTL_EPENA
 | 
USB_DIEP0CTL_SNAK
 | (
ty≥
 << 18)

160 | 
USB_DIEP0CTL_USBAEP
 | 
USB_DIEP0CTL_SD0PID


161 | (
addr
 << 22Ë| 
max_size
;

163 i‡(
ˇŒback
) {

164 
usbd_dev
->
u£r_ˇŒback_˘r
[
addr
][
USB_TRANSACTION_IN
] =

165 (*)
ˇŒback
;

169 i‡(!
dú
) {

170 
usbd_dev
->
d€±siz
[
addr
] = 
USB_DIEP0TSIZ_PKTCNT
 |

171 (
max_size
 & 
USB_DIEP0TSIZ_XFRSIZ_MASK
);

172 
	`USB_DOEPx_TSIZ
(
addr
Ë
usbd_dev
->
d€±siz
[addr];

173 
	`USB_DOEPx_CTL
(
addr
Ë|
USB_DOEP0CTL_EPENA
 |

174 
USB_DOEP0CTL_USBAEP
 | 
USB_DIEP0CTL_CNAK
 |

175 
USB_DOEP0CTL_SD0PID
 | (
ty≥
 << 18Ë| 
max_size
;

177 i‡(
ˇŒback
) {

178 
usbd_dev
->
u£r_ˇŒback_˘r
[
addr
][
USB_TRANSACTION_OUT
] =

179 (*)
ˇŒback
;

182 
	}
}

184 
	$efm32lg_ídpoöts_ª£t
(
usbd_devi˚
 *
usbd_dev
)

187 
usbd_dev
->
fifo_mem_t›
 = usbd_dev->
fifo_mem_t›_ï0
;

188 
	}
}

190 
	$efm32lg_ï_°Æl_£t
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
,

191 
uöt8_t
 
°Æl
)

193 ()
usbd_dev
;

194 i‡(
addr
 == 0) {

195 i‡(
°Æl
) {

196 
	`USB_DIEPx_CTL
(
addr
Ë|
USB_DIEP0CTL_STALL
;

198 
	`USB_DIEPx_CTL
(
addr
Ë&~
USB_DIEP0CTL_STALL
;

202 i‡(
addr
 & 0x80) {

203 
addr
 &= 0x7F;

205 i‡(
°Æl
) {

206 
	`USB_DIEPx_CTL
(
addr
Ë|
USB_DIEP0CTL_STALL
;

208 
	`USB_DIEPx_CTL
(
addr
Ë&~
USB_DIEP0CTL_STALL
;

209 
	`USB_DIEPx_CTL
(
addr
Ë|
USB_DIEP0CTL_SD0PID
;

212 i‡(
°Æl
) {

213 
	`USB_DOEPx_CTL
(
addr
Ë|
USB_DOEP0CTL_STALL
;

215 
	`USB_DOEPx_CTL
(
addr
Ë&~
USB_DOEP0CTL_STALL
;

216 
	`USB_DOEPx_CTL
(
addr
Ë|
USB_DOEP0CTL_SD0PID
;

219 
	}
}

221 
uöt8_t
 
	$efm32lg_ï_°Æl_gë
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
)

223 ()
usbd_dev
;

226 i‡(
addr
 & 0x80) {

227  (
	`USB_DIEPx_CTL
(
addr
 & 0x7f) &

228 
USB_DIEP0CTL_STALL
) ? 1 : 0;

230  (
	`USB_DOEPx_CTL
(
addr
) &

231 
USB_DOEP0CTL_STALL
) ? 1 : 0;

233 
	}
}

235 
	$efm32lg_ï_«k_£t
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
, uöt8_à
«k
)

238 i‡(
addr
 & 0x80) {

242 
usbd_dev
->
f‹˚_«k
[
addr
] = 
«k
;

244 i‡(
«k
) {

245 
	`USB_DOEPx_CTL
(
addr
Ë|
USB_DOEP0CTL_SNAK
;

247 
	`USB_DOEPx_CTL
(
addr
Ë|
USB_DOEP0CTL_CNAK
;

249 
	}
}

251 
uöt16_t
 
	$efm32lg_ï_wrôe_∑ckë
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
,

252 c⁄° *
buf
, 
uöt16_t
 
Àn
)

254 ()
usbd_dev
;

255 c⁄° 
uöt32_t
 *
buf32
 = 
buf
;

256 
i
;

258 
addr
 &= 0x7F;

261 i‡(
	`USB_DIEPx_TSIZ
(
addr
Ë& 
USB_DIEP0TSIZ_PKTCNT
) {

266 
	`USB_DIEPx_TSIZ
(
addr
Ë
USB_DIEP0TSIZ_PKTCNT
 | 
Àn
;

267 
	`USB_DIEPx_CTL
(
addr
Ë|
USB_DIEP0CTL_EPENA
 |

268 
USB_DIEP0CTL_CNAK
;

269 vﬁ©ûê
uöt32_t
 *
fifo
 = 
	`USB_FIFOxD
(
addr
);

272 
i
 = 
Àn
; i > 0; i -= 4) {

273 *
fifo
++ = *
buf32
++;

276  
Àn
;

277 
	}
}

279 
uöt16_t
 
	$efm32lg_ï_ªad_∑ckë
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
,

280 *
buf
, 
uöt16_t
 
Àn
)

282 
i
;

283 
uöt32_t
 *
buf32
 = 
buf
;

284 
uöt32_t
 
exåa
;

286 
Àn
 = 
	`MIN
÷í, 
usbd_dev
->
rxb˙t
);

287 
usbd_dev
->
rxb˙t
 -
Àn
;

289 vﬁ©ûê
uöt32_t
 *
fifo
 = 
	`USB_FIFOxD
(
addr
);

290 
i
 = 
Àn
; i >= 4; i -= 4) {

291 *
buf32
++ = *
fifo
++;

294 i‡(
i
) {

295 
exåa
 = *
fifo
++;

296 
	`mem˝y
(
buf32
, &
exåa
, 
i
);

299 
	`USB_DOEPx_TSIZ
(
addr
Ë
usbd_dev
->
d€±siz
[addr];

300 
	`USB_DOEPx_CTL
(
addr
Ë|
USB_DOEP0CTL_EPENA
 |

301 (
usbd_dev
->
f‹˚_«k
[
addr
] ?

302 
USB_DOEP0CTL_SNAK
 : 
USB_DOEP0CTL_CNAK
);

304  
Àn
;

305 
	}
}

307 
	$efm32lg_pﬁl
(
usbd_devi˚
 *
usbd_dev
)

310 
uöt32_t
 
öt°s
 = 
USB_GINTSTS
;

311 
i
;

313 i‡(
öt°s
 & 
USB_GINTSTS_ENUMDNE
) {

315 
USB_GINTSTS
 = 
USB_GINTSTS_ENUMDNE
;

316 
usbd_dev
->
fifo_mem_t›
 = usbd_dev->
drivî
->
rx_fifo_size
;

317 
	`_usbd_ª£t
(
usbd_dev
);

322 i‡(
öt°s
 & 
USB_GINTSTS_RXFLVL
) {

324 
uöt32_t
 
rx°•
 = 
USB_GRXSTSP
;

325 
uöt32_t
 
pkt°s
 = 
rx°•
 & 
USB_GRXSTSP_PKTSTS_MASK
;

326 i‡((
pkt°s
 !
USB_GRXSTSP_PKTSTS_OUT
) &&

327 (
pkt°s
 !
USB_GRXSTSP_PKTSTS_SETUP
)) {

331 
uöt8_t
 
ï
 = 
rx°•
 & 
USB_GRXSTSP_EPNUM_MASK
;

332 
uöt8_t
 
ty≥
;

333 i‡(
pkt°s
 =
USB_GRXSTSP_PKTSTS_SETUP
) {

334 
ty≥
 = 
USB_TRANSACTION_SETUP
;

336 
ty≥
 = 
USB_TRANSACTION_OUT
;

340 
usbd_dev
->
rxb˙t
 = (
rx°•
 & 
USB_GRXSTSP_BCNT_MASK
) >> 4;

347 
i
 = 0; i < 1000; i++) {

348 
	`__asm__
("nop");

351 i‡(
usbd_dev
->
u£r_ˇŒback_˘r
[
ï
][
ty≥
]) {

352 
usbd_dev
->
u£r_ˇŒback_˘r
[
ï
][
ty≥
] (usbd_dev,Ép);

356 
i
 = 0; i < 
usbd_dev
->
rxb˙t
; i += 4) {

357 ()*
	`USB_FIFOxD
(
ï
);

360 
usbd_dev
->
rxb˙t
 = 0;

367 
i
 = 0; i < 
ENDPOINT_COUNT
; i++) {

368 i‡(
	`USB_DIEPx_INT
(
i
Ë& 
USB_DIEP_INT_XFRC
) {

370 i‡(
usbd_dev
->
u£r_ˇŒback_˘r
[
i
]

371 [
USB_TRANSACTION_IN
]) {

372 
usbd_dev
->
u£r_ˇŒback_˘r
[
i
]

373 [
USB_TRANSACTION_IN
](
usbd_dev
, 
i
);

376 
	`USB_DIEPx_INT
(
i
Ë
USB_DIEP_INT_XFRC
;

380 i‡(
öt°s
 & 
USB_GINTSTS_USBSUSP
) {

381 i‡(
usbd_dev
->
u£r_ˇŒback_su•íd
) {

382 
usbd_dev
->
	`u£r_ˇŒback_su•íd
();

384 
USB_GINTSTS
 = 
USB_GINTSTS_USBSUSP
;

387 i‡(
öt°s
 & 
USB_GINTSTS_WKUPINT
) {

388 i‡(
usbd_dev
->
u£r_ˇŒback_ªsume
) {

389 
usbd_dev
->
	`u£r_ˇŒback_ªsume
();

391 
USB_GINTSTS
 = 
USB_GINTSTS_WKUPINT
;

394 i‡(
öt°s
 & 
USB_GINTSTS_SOF
) {

395 i‡(
usbd_dev
->
u£r_ˇŒback_sof
) {

396 
usbd_dev
->
	`u£r_ˇŒback_sof
();

398 
USB_GINTSTS
 = 
USB_GINTSTS_SOF
;

401 i‡(
usbd_dev
->
u£r_ˇŒback_sof
) {

402 
USB_GINTMSK
 |
USB_GINTMSK_SOFM
;

404 
USB_GINTMSK
 &~
USB_GINTMSK_SOFM
;

406 
	}
}

408 
	$efm32lg_disc⁄√˘
(
usbd_devi˚
 *
usbd_dev
, 
boﬁ
 
disc⁄√˘ed
)

410 ()
usbd_dev
;

412 i‡(
disc⁄√˘ed
) {

413 
USB_DCTL
 |
USB_DCTL_SDIS
;

415 
USB_DCTL
 &~
USB_DCTL_SDIS
;

417 
	}
}

419 c⁄° 
_usbd_drivî
 
	gefm32lg_usb_drivî
 = {

420 .
öô
 = 
efm32lg_usbd_öô
,

421 .
	g£t_addªss
 = 
efm32lg_£t_addªss
,

422 .
	gï_£tup
 = 
efm32lg_ï_£tup
,

423 .
	gï_ª£t
 = 
efm32lg_ídpoöts_ª£t
,

424 .
	gï_°Æl_£t
 = 
efm32lg_ï_°Æl_£t
,

425 .
	gï_°Æl_gë
 = 
efm32lg_ï_°Æl_gë
,

426 .
	gï_«k_£t
 = 
efm32lg_ï_«k_£t
,

427 .
	gï_wrôe_∑ckë
 = 
efm32lg_ï_wrôe_∑ckë
,

428 .
	gï_ªad_∑ckë
 = 
efm32lg_ï_ªad_∑ckë
,

429 .
	gpﬁl
 = 
efm32lg_pﬁl
,

430 .
	gdisc⁄√˘
 = 
efm32lg_disc⁄√˘
,

431 .
	gba£_addªss
 = 
USB_BASE
,

432 .
	g£t_addªss_bef‹e_°©us
 = 1,

433 .
	grx_fifo_size
 = 
RX_FIFO_SIZE
,

	@lib/libopencm3/lib/usb/usb_efm32hg.c

31 
	~<°rög.h
>

32 
	~<lib›ícm3/cm3/comm⁄.h
>

33 
	~<lib›ícm3/efm32/mem‹ym≠.h
>

34 
	~<lib›ícm3/efm32/cmu.h
>

35 
	~<lib›ícm3/efm32/usb.h
>

36 
	~<lib›ícm3/usb/usbd.h
>

37 
	~<lib›ícm3/usb/dwc/Ÿg_fs.h
>

38 
	~"usb_¥iv©e.h
"

39 
	~"usb_dwc_comm⁄.h
"

44 
	#RX_FIFO_SIZE
 256

	)

49 
	#ENDPOINT_COUNT
 4

	)

51 
_usbd_devi˚
 
	g_usbd_dev
;

54 
usbd_devi˚
 *
	$efm32hg_usbd_öô
()

57 
	`cmu_≥rùh_˛ock_íabÀ
(
CMU_USB
);

58 
	`cmu_≥rùh_˛ock_íabÀ
(
CMU_USBC
);

59 
	`cmu_≥rùh_˛ock_íabÀ
(
CMU_LE
);

62 
CMU_LFCLKSEL
 = 
CMU_LFCLKSEL_LFC_LFRCO
;

65 
	`cmu_≥rùh_˛ock_íabÀ
(
CMU_USBLE
);

68 
CMU_USHFRCOCONF
 = 
CMU_USHFRCOCONF_BAND_48MHZ
;

71 
CMU_USBCRCTRL
 |
CMU_USBCRCTRL_EN
;

74 
	`cmu_osc_⁄
(
USHFRCO
);

75 
	`cmu_waô_f‹_osc_ªady
(
USHFRCO
);

78 
	`cmu_£t_usb˛k_sour˚
(
USHFRCO
);

79 
	`cmu_waô_f‹_usb˛k_£À˘ed
(
USHFRCO
);

82 
USB_CTRL
 = 0;

85 
USB_ROUTE
 = 
USB_ROUTE_PHYPEN
;

88 !(
OTG_FS_GRSTCTL
 & 
OTG_GRSTCTL_AHBIDL
));

90 
OTG_FS_GRSTCTL
 |
OTG_GRSTCTL_CSRST
;

91 
OTG_FS_GRSTCTL
 & 
OTG_GRSTCTL_CSRST
);

94 
OTG_FS_DCTL
 &~
OTG_DCTL_SDIS
;

97 
OTG_FS_GUSBCFG
 |
OTG_GUSBCFG_FDMOD
 | 
OTG_GUSBCFG_TRDT_MASK
;

99 
OTG_FS_GINTSTS
 = 
OTG_GINTSTS_MMIS
;

102 
OTG_FS_DCFG
 |
OTG_DCFG_DSPD
;

105 
OTG_FS_PCGCCTL
 = 0;

107 
OTG_FS_GRXFSIZ
 = 
efm32hg_usb_drivî
.
rx_fifo_size
;

108 
_usbd_dev
.
fifo_mem_t›
 = 
efm32hg_usb_drivî
.
rx_fifo_size
;

111 
OTG_FS_GAHBCFG
 |
OTG_GAHBCFG_GINT
;

112 
OTG_FS_GINTMSK
 = 
OTG_GINTMSK_ENUMDNEM
 |

113 
OTG_GINTMSK_RXFLVLM
 |

114 
OTG_GINTMSK_IEPINT
 |

115 
OTG_GINTMSK_USBSUSPM
 |

116 
OTG_GINTMSK_WUIM
;

117 
OTG_FS_DAINTMSK
 = 0xF;

118 
OTG_FS_DIEPMSK
 = 
OTG_DIEPMSK_XFRCM
;

120  &
_usbd_dev
;

121 
	}
}

123 c⁄° 
_usbd_drivî
 
	gefm32hg_usb_drivî
 = {

124 .
öô
 = 
efm32hg_usbd_öô
,

125 .
	g£t_addªss
 = 
dwc_£t_addªss
,

126 .
	gï_£tup
 = 
dwc_ï_£tup
,

127 .
	gï_ª£t
 = 
dwc_ídpoöts_ª£t
,

128 .
	gï_°Æl_£t
 = 
dwc_ï_°Æl_£t
,

129 .
	gï_°Æl_gë
 = 
dwc_ï_°Æl_gë
,

130 .
	gï_«k_£t
 = 
dwc_ï_«k_£t
,

131 .
	gï_wrôe_∑ckë
 = 
dwc_ï_wrôe_∑ckë
,

132 .
	gï_ªad_∑ckë
 = 
dwc_ï_ªad_∑ckë
,

133 .
	gpﬁl
 = 
dwc_pﬁl
,

134 .
	gdisc⁄√˘
 = 
dwc_disc⁄√˘
,

135 .
	gba£_addªss
 = 
USB_OTG_FS_BASE
,

136 .
	g£t_addªss_bef‹e_°©us
 = 1,

137 .
	grx_fifo_size
 = 
RX_FIFO_SIZE
,

	@lib/libopencm3/lib/usb/usb_f107.c

20 
	~<°rög.h
>

21 
	~<lib›ícm3/cm3/comm⁄.h
>

22 
	~<lib›ícm3/°m32/toﬁs.h
>

23 
	~<lib›ícm3/°m32/rcc.h
>

24 
	~<lib›ícm3/usb/usbd.h
>

25 
	~<lib›ícm3/usb/dwc/Ÿg_fs.h
>

26 
	~"usb_¥iv©e.h
"

27 
	~"usb_dwc_comm⁄.h
"

30 
	#RX_FIFO_SIZE
 128

	)

32 
usbd_devi˚
 *
°m32f107_usbd_öô
();

34 
_usbd_devi˚
 
	gusbd_dev
;

36 c⁄° 
_usbd_drivî
 
	g°m32f107_usb_drivî
 = {

37 .
öô
 = 
°m32f107_usbd_öô
,

38 .
	g£t_addªss
 = 
dwc_£t_addªss
,

39 .
	gï_£tup
 = 
dwc_ï_£tup
,

40 .
	gï_ª£t
 = 
dwc_ídpoöts_ª£t
,

41 .
	gï_°Æl_£t
 = 
dwc_ï_°Æl_£t
,

42 .
	gï_°Æl_gë
 = 
dwc_ï_°Æl_gë
,

43 .
	gï_«k_£t
 = 
dwc_ï_«k_£t
,

44 .
	gï_wrôe_∑ckë
 = 
dwc_ï_wrôe_∑ckë
,

45 .
	gï_ªad_∑ckë
 = 
dwc_ï_ªad_∑ckë
,

46 .
	gpﬁl
 = 
dwc_pﬁl
,

47 .
	gdisc⁄√˘
 = 
dwc_disc⁄√˘
,

48 .
	gba£_addªss
 = 
USB_OTG_FS_BASE
,

49 .
	g£t_addªss_bef‹e_°©us
 = 1,

50 .
	grx_fifo_size
 = 
RX_FIFO_SIZE
,

54 
usbd_devi˚
 *
	$°m32f107_usbd_öô
()

56 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_OTGFS
);

57 
OTG_FS_GUSBCFG
 |
OTG_GUSBCFG_PHYSEL
;

60 !(
OTG_FS_GRSTCTL
 & 
OTG_GRSTCTL_AHBIDL
));

62 
OTG_FS_GRSTCTL
 |
OTG_GRSTCTL_CSRST
;

63 
OTG_FS_GRSTCTL
 & 
OTG_GRSTCTL_CSRST
);

65 i‡(
OTG_FS_CID
 >
OTG_CID_HAS_VBDEN
) {

67 
OTG_FS_GCCFG
 |
OTG_GCCFG_VBDEN
 | 
OTG_GCCFG_PWRDWN
;

70 
OTG_FS_GCCFG
 |
OTG_GCCFG_VBUSBSEN
 | 
OTG_GCCFG_PWRDWN
;

73 
OTG_FS_DCTL
 &~
OTG_DCTL_SDIS
;

76 
OTG_FS_GUSBCFG
 |
OTG_GUSBCFG_FDMOD
 | 
OTG_GUSBCFG_TRDT_MASK
;

78 
OTG_FS_GINTSTS
 = 
OTG_GINTSTS_MMIS
;

81 
OTG_FS_DCFG
 |
OTG_DCFG_DSPD
;

84 
OTG_FS_PCGCCTL
 = 0;

86 
OTG_FS_GRXFSIZ
 = 
°m32f107_usb_drivî
.
rx_fifo_size
;

87 
usbd_dev
.
fifo_mem_t›
 = 
°m32f107_usb_drivî
.
rx_fifo_size
;

90 
OTG_FS_GAHBCFG
 |
OTG_GAHBCFG_GINT
;

91 
OTG_FS_GINTMSK
 = 
OTG_GINTMSK_ENUMDNEM
 |

92 
OTG_GINTMSK_RXFLVLM
 |

93 
OTG_GINTMSK_IEPINT
 |

94 
OTG_GINTMSK_USBSUSPM
 |

95 
OTG_GINTMSK_WUIM
;

96 
OTG_FS_DAINTMSK
 = 0xF;

97 
OTG_FS_DIEPMSK
 = 
OTG_DIEPMSK_XFRCM
;

99  &
usbd_dev
;

100 
	}
}

	@lib/libopencm3/lib/usb/usb_f207.c

20 
	~<°rög.h
>

21 
	~<lib›ícm3/cm3/comm⁄.h
>

22 
	~<lib›ícm3/°m32/toﬁs.h
>

23 
	~<lib›ícm3/°m32/rcc.h
>

24 
	~<lib›ícm3/usb/usbd.h
>

25 
	~<lib›ícm3/usb/dwc/Ÿg_hs.h
>

26 
	~"usb_¥iv©e.h
"

27 
	~"usb_dwc_comm⁄.h
"

30 
	#RX_FIFO_SIZE
 512

	)

32 
usbd_devi˚
 *
°m32f207_usbd_öô
();

34 
_usbd_devi˚
 
	gusbd_dev
;

36 c⁄° 
_usbd_drivî
 
	g°m32f207_usb_drivî
 = {

37 .
öô
 = 
°m32f207_usbd_öô
,

38 .
	g£t_addªss
 = 
dwc_£t_addªss
,

39 .
	gï_£tup
 = 
dwc_ï_£tup
,

40 .
	gï_ª£t
 = 
dwc_ídpoöts_ª£t
,

41 .
	gï_°Æl_£t
 = 
dwc_ï_°Æl_£t
,

42 .
	gï_°Æl_gë
 = 
dwc_ï_°Æl_gë
,

43 .
	gï_«k_£t
 = 
dwc_ï_«k_£t
,

44 .
	gï_wrôe_∑ckë
 = 
dwc_ï_wrôe_∑ckë
,

45 .
	gï_ªad_∑ckë
 = 
dwc_ï_ªad_∑ckë
,

46 .
	gpﬁl
 = 
dwc_pﬁl
,

47 .
	gdisc⁄√˘
 = 
dwc_disc⁄√˘
,

48 .
	gba£_addªss
 = 
USB_OTG_HS_BASE
,

49 .
	g£t_addªss_bef‹e_°©us
 = 1,

50 .
	grx_fifo_size
 = 
RX_FIFO_SIZE
,

54 
usbd_devi˚
 *
	$°m32f207_usbd_öô
()

56 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_OTGHS
);

57 
OTG_HS_GINTSTS
 = 
OTG_GINTSTS_MMIS
;

59 
OTG_HS_GUSBCFG
 |
OTG_GUSBCFG_PHYSEL
;

61 
OTG_HS_GCCFG
 |
OTG_GCCFG_VBUSBSEN
 | 
OTG_GCCFG_PWRDWN
;

64 !(
OTG_HS_GRSTCTL
 & 
OTG_GRSTCTL_AHBIDL
));

66 
OTG_HS_GRSTCTL
 |
OTG_GRSTCTL_CSRST
;

67 
OTG_HS_GRSTCTL
 & 
OTG_GRSTCTL_CSRST
);

70 
OTG_HS_GUSBCFG
 |
OTG_GUSBCFG_FDMOD
 | 
OTG_GUSBCFG_TRDT_MASK
;

73 
OTG_HS_DCFG
 |
OTG_DCFG_DSPD
;

76 
OTG_HS_PCGCCTL
 = 0;

78 
OTG_HS_GRXFSIZ
 = 
°m32f207_usb_drivî
.
rx_fifo_size
;

79 
usbd_dev
.
fifo_mem_t›
 = 
°m32f207_usb_drivî
.
rx_fifo_size
;

82 
OTG_HS_GAHBCFG
 |
OTG_GAHBCFG_GINT
;

83 
OTG_HS_GINTMSK
 = 
OTG_GINTMSK_ENUMDNEM
 |

84 
OTG_GINTMSK_RXFLVLM
 |

85 
OTG_GINTMSK_IEPINT
 |

86 
OTG_GINTMSK_USBSUSPM
 |

87 
OTG_GINTMSK_WUIM
;

88 
OTG_HS_DAINTMSK
 = 0xF;

89 
OTG_HS_DIEPMSK
 = 
OTG_DIEPMSK_XFRCM
;

91  &
usbd_dev
;

92 
	}
}

	@lib/libopencm3/lib/usb/usb_hid.c

18 
	~<lib›ícm3/usb/hid.h
>

	@lib/libopencm3/lib/usb/usb_lm4f.c

102 
	~<lib›ícm3/cm3/comm⁄.h
>

103 
	~<lib›ícm3/lm4f/usb.h
>

104 
	~<lib›ícm3/lm4f/rcc.h
>

105 
	~<lib›ícm3/usb/usbd.h
>

106 
	~"../../lib/usb/usb_¥iv©e.h
"

108 
	~<°dboﬁ.h
>

111 
	#MAX_FIFO_RAM
 (4 * 1024)

	)

113 c⁄° 
_usbd_drivî
 
	glm4f_usb_drivî
;

132 
	$usb_íabÀ_öãºu±s
(
usb_öãºu±
 
öts
,

133 
usb_ï_öãºu±
 
rx_öts
,

134 
usb_ï_öãºu±
 
tx_öts
)

136 
USB_IE
 |
öts
;

137 
USB_RXIE
 |
rx_öts
;

138 
USB_TXIE
 |
tx_öts
;

139 
	}
}

158 
	$usb_dißbÀ_öãºu±s
(
usb_öãºu±
 
öts
,

159 
usb_ï_öãºu±
 
rx_öts
,

160 
usb_ï_öãºu±
 
tx_öts
)

162 
USB_IE
 &~
öts
;

163 
USB_RXIE
 &~
rx_öts
;

164 
USB_TXIE
 &~
tx_öts
;

165 
	}
}

170 
ölöe
 
	$lm4f_usb_so·_disc⁄√˘
()

172 
USB_POWER
 &~
USB_POWER_SOFTCONN
;

173 
	}
}

175 
ölöe
 
	$lm4f_usb_so·_c⁄√˘
()

177 
USB_POWER
 |
USB_POWER_SOFTCONN
;

178 
	}
}

180 
	$lm4f_£t_addªss
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
)

182 ()
usbd_dev
;

184 
USB_FADDR
 = 
addr
 & 
USB_FADDR_FUNCADDR_MASK
;

185 
	}
}

187 
	$lm4f_ï_£tup
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
, uöt8_à
ty≥
,

188 
uöt16_t
 
max_size
,

189 (*
ˇŒback
Ë(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ï
))

191 ()
usbd_dev
;

192 ()
ty≥
;

194 
uöt8_t
 
ªg8
;

195 
uöt16_t
 
fifo_size
;

197 c⁄° 
boﬁ
 
dú_tx
 = 
addr
 & 0x80;

198 c⁄° 
uöt8_t
 
ï
 = 
addr
 & 0x0f;

204 i‡(
max_size
 > 1024) {

205 
fifo_size
 = 2048;

206 
ªg8
 = 
USB_FIFOSZ_SIZE_2048
;

207 } i‡(
max_size
 > 512) {

208 
fifo_size
 = 1024;

209 
ªg8
 = 
USB_FIFOSZ_SIZE_1024
;

210 } i‡(
max_size
 > 256) {

211 
fifo_size
 = 512;

212 
ªg8
 = 
USB_FIFOSZ_SIZE_512
;

213 } i‡(
max_size
 > 128) {

214 
fifo_size
 = 256;

215 
ªg8
 = 
USB_FIFOSZ_SIZE_256
;

216 } i‡(
max_size
 > 64) {

217 
fifo_size
 = 128;

218 
ªg8
 = 
USB_FIFOSZ_SIZE_128
;

219 } i‡(
max_size
 > 32) {

220 
fifo_size
 = 64;

221 
ªg8
 = 
USB_FIFOSZ_SIZE_64
;

222 } i‡(
max_size
 > 16) {

223 
fifo_size
 = 32;

224 
ªg8
 = 
USB_FIFOSZ_SIZE_32
;

225 } i‡(
max_size
 > 8) {

226 
fifo_size
 = 16;

227 
ªg8
 = 
USB_FIFOSZ_SIZE_16
;

229 
fifo_size
 = 8;

230 
ªg8
 = 
USB_FIFOSZ_SIZE_8
;

234 i‡(
addr
 == 0) {

235 
USB_EPIDX
 = 0;

237 i‡(
ªg8
 > 
USB_FIFOSZ_SIZE_64
) {

238 
ªg8
 = 
USB_FIFOSZ_SIZE_64
;

242 
USB_RXFIFOSZ
 = 
ªg8
;

243 
USB_TXFIFOSZ
 = 
ªg8
;

249 
usbd_dev
->
fifo_mem_t›_ï0
 = 64;

254 i‡(
usbd_dev
->
fifo_mem_t›
 + 
fifo_size
 > 
MAX_FIFO_RAM
) {

258 
USB_EPIDX
 = 
addr
 & 
USB_EPIDX_MASK
;

261 i‡(
dú_tx
) {

262 
	`USB_TXMAXP
(
ï
Ë
max_size
;

263 
USB_TXFIFOSZ
 = 
ªg8
;

264 
USB_TXFIFOADD
 = ((
usbd_dev
->
fifo_mem_t›
) >> 3);

265 i‡(
ˇŒback
) {

266 
usbd_dev
->
u£r_ˇŒback_˘r
[
ï
][
USB_TRANSACTION_IN
] =

267 (*)
ˇŒback
;

269 i‡(
ty≥
 =
USB_ENDPOINT_ATTR_ISOCHRONOUS
) {

270 
	`USB_TXCSRH
(
ï
Ë|
USB_TXCSRH_ISO
;

272 
	`USB_TXCSRH
(
ï
Ë&~
USB_TXCSRH_ISO
;

275 
	`USB_RXMAXP
(
ï
Ë
max_size
;

276 
USB_RXFIFOSZ
 = 
ªg8
;

277 
USB_RXFIFOADD
 = ((
usbd_dev
->
fifo_mem_t›
) >> 3);

278 i‡(
ˇŒback
) {

279 
usbd_dev
->
u£r_ˇŒback_˘r
[
ï
][
USB_TRANSACTION_OUT
] =

280 (*)
ˇŒback
;

282 i‡(
ty≥
 =
USB_ENDPOINT_ATTR_ISOCHRONOUS
) {

283 
	`USB_RXCSRH
(
ï
Ë|
USB_RXCSRH_ISO
;

285 
	`USB_RXCSRH
(
ï
Ë&~
USB_RXCSRH_ISO
;

289 
usbd_dev
->
fifo_mem_t›
 +
fifo_size
;

290 
	}
}

292 
	$lm4f_ídpoöts_ª£t
(
usbd_devi˚
 *
usbd_dev
)

298 
usbd_dev
->
fifo_mem_t›
 = 64;

299 
	}
}

301 
	$lm4f_ï_°Æl_£t
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
,

302 
uöt8_t
 
°Æl
)

304 ()
usbd_dev
;

306 c⁄° 
uöt8_t
 
ï
 = 
addr
 & 0x0f;

307 c⁄° 
boﬁ
 
dú_tx
 = 
addr
 & 0x80;

309 i‡(
ï
 == 0) {

310 i‡(
°Æl
) {

311 
USB_CSRL0
 |
USB_CSRL0_STALL
;

313 
USB_CSRL0
 &~
USB_CSRL0_STALL
;

318 i‡(
dú_tx
) {

319 i‡(
°Æl
) {

320 (
	`USB_TXCSRL
(
ï
)Ë|
USB_TXCSRL_STALL
;

322 (
	`USB_TXCSRL
(
ï
)Ë&~
USB_TXCSRL_STALL
;

325 i‡(
°Æl
) {

326 (
	`USB_RXCSRL
(
ï
)Ë|
USB_RXCSRL_STALL
;

328 (
	`USB_RXCSRL
(
ï
)Ë&~
USB_RXCSRL_STALL
;

331 
	}
}

333 
uöt8_t
 
	$lm4f_ï_°Æl_gë
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
)

335 ()
usbd_dev
;

337 c⁄° 
uöt8_t
 
ï
 = 
addr
 & 0x0f;

338 c⁄° 
boﬁ
 
dú_tx
 = 
addr
 & 0x80;

340 i‡(
ï
 == 0) {

341  
USB_CSRL0
 & 
USB_CSRL0_STALLED
;

344 i‡(
dú_tx
) {

345  
	`USB_TXCSRL
(
ï
Ë& 
USB_TXCSRL_STALLED
;

347  
	`USB_RXCSRL
(
ï
Ë& 
USB_RXCSRL_STALLED
;

349 
	}
}

351 
	$lm4f_ï_«k_£t
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
, uöt8_à
«k
)

353 ()
usbd_dev
;

354 ()
addr
;

355 ()
«k
;

358 
	}
}

360 
uöt16_t
 
	$lm4f_ï_wrôe_∑ckë
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
,

361 c⁄° *
buf
, 
uöt16_t
 
Àn
)

363 c⁄° 
uöt8_t
 
ï
 = 
addr
 & 0xf;

364 
uöt16_t
 
i
;

366 ()
usbd_dev
;

369 i‡(
ï
 =0 && (
USB_CSRL0
 & 
USB_CSRL0_TXRDY
)) {

371 } i‡(
	`USB_TXCSRL
(
ï
Ë& 
USB_TXCSRL_TXRDY
) {

380 
i
 = 0; i < (
Àn
 & ~0x3); i += 4) {

381 
	`USB_FIFO32
(
ï
Ë*((
uöt32_t
 *)(
buf
 + 
i
));

383 i‡(
Àn
 & 0x2) {

384 
	`USB_FIFO16
(
ï
Ë*((
uöt16_t
 *)(
buf
 + 
i
));

385 
i
 += 2;

387 i‡(
Àn
 & 0x1) {

388 
	`USB_FIFO8
(
ï
Ë*((
uöt8_t
 *)(
buf
 + 
i
));

389 
i
 += 1;

392 i‡(
ï
 == 0) {

399 i‡(
Àn
 != 64) {

400 
USB_CSRL0
 |
USB_CSRL0_TXRDY
 | 
USB_CSRL0_DATAEND
;

402 
USB_CSRL0
 |
USB_CSRL0_TXRDY
;

405 
	`USB_TXCSRL
(
ï
Ë|
USB_TXCSRL_TXRDY
;

408  
i
;

409 
	}
}

411 
uöt16_t
 
	$lm4f_ï_ªad_∑ckë
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
addr
,

412 *
buf
, 
uöt16_t
 
Àn
)

414 ()
usbd_dev
;

416 
uöt16_t
 
æí
;

417 
uöt8_t
 
ï
 = 
addr
 & 0xf;

419 
uöt16_t
 
fifoö
 = 
	`USB_RXCOUNT
(
ï
);

421 
æí
 = (
fifoö
 > 
Àn
) ?Üen : fifoin;

428 
Àn
 = 0;Üí < (
æí
 & ~0x3);Üen += 4) {

429 *((
uöt32_t
 *)(
buf
 + 
Àn
)Ë
	`USB_FIFO32
(
ï
);

431 i‡(
æí
 & 0x2) {

432 *((
uöt16_t
 *)(
buf
 + 
Àn
)Ë
	`USB_FIFO16
(
ï
);

433 
Àn
 += 2;

435 i‡(
æí
 & 0x1) {

436 *((
uöt8_t
 *)(
buf
 + 
Àn
)Ë
	`USB_FIFO8
(
ï
);

439 i‡(
ï
 == 0) {

449 
USB_CSRL0
 |
USB_CSRL0_RXRDYC
;

452 
	`USB_RXCSRL
(
ï
Ë&~
USB_RXCSRL_RXRDY
;

455  
æí
;

456 
	}
}

458 
	$lm4f_pﬁl
(
usbd_devi˚
 *
usbd_dev
)

460 (*
tx_cb
)(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ó
);

461 (*
rx_cb
)(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ó
);

462 
i
;

469 c⁄° 
uöt8_t
 
usb_is
 = 
USB_IS
;

470 c⁄° 
uöt8_t
 
usb_rxis
 = 
USB_RXIS
;

471 c⁄° 
uöt8_t
 
usb_txis
 = 
USB_TXIS
;

472 c⁄° 
uöt8_t
 
usb_c§l0
 = 
USB_CSRL0
;

474 i‡((
usb_is
 & 
USB_IM_SUSPEND
Ë&& (
usbd_dev
->
u£r_ˇŒback_su•íd
)) {

475 
usbd_dev
->
	`u£r_ˇŒback_su•íd
();

478 i‡((
usb_is
 & 
USB_IM_RESUME
Ë&& (
usbd_dev
->
u£r_ˇŒback_ªsume
)) {

479 
usbd_dev
->
	`u£r_ˇŒback_ªsume
();

482 i‡(
usb_is
 & 
USB_IM_RESET
) {

483 
	`_usbd_ª£t
(
usbd_dev
);

486 i‡((
usb_is
 & 
USB_IM_SOF
Ë&& (
usbd_dev
->
u£r_ˇŒback_sof
)) {

487 
usbd_dev
->
	`u£r_ˇŒback_sof
();

490 i‡(
usb_txis
 & 
USB_EP0
) {

500 i‡(
usb_c§l0
 & 
USB_CSRL0_RXRDY
) {

501 
_usbd_å™ß˘i⁄
 
ty≥
;

502 
ty≥
 = (
usbd_dev
->
c⁄åﬁ_°©e
.
°©e
 !
DATA_OUT
 &&

503 
usbd_dev
->
c⁄åﬁ_°©e
.
°©e
 !
LAST_DATA_OUT
)

504 ? 
USB_TRANSACTION_SETUP
 :

505 
USB_TRANSACTION_OUT
;

506 i‡(
ty≥
 =
USB_TRANSACTION_SETUP
) {

507 
	`lm4f_ï_ªad_∑ckë
(
usbd_dev
, 0, &usbd_dev->
c⁄åﬁ_°©e
.
ªq
, 8);

509 i‡(
usbd_dev
->
u£r_ˇŒback_˘r
[0][
ty≥
]) {

510 
usbd_dev
->

511 
u£r_ˇŒback_˘r
[0][
ty≥
](
usbd_dev
, 0);

516 
tx_cb
 = 
usbd_dev
->
u£r_ˇŒback_˘r
[0]

517 [
USB_TRANSACTION_IN
];

533 i‡((
usbd_dev
->
c⁄åﬁ_°©e
.
°©e
 !
DATA_IN
) &&

534 (
usbd_dev
->
c⁄åﬁ_°©e
.
°©e
 !
LAST_DATA_IN
) &&

535 (
usbd_dev
->
c⁄åﬁ_°©e
.
°©e
 !
STATUS_IN
)) {

539 i‡(
tx_cb
) {

540 
	`tx_cb
(
usbd_dev
, 0);

546 
i
 = 1; i < 8; i++) {

547 
tx_cb
 = 
usbd_dev
->
u£r_ˇŒback_˘r
[
i
][
USB_TRANSACTION_IN
];

548 
rx_cb
 = 
usbd_dev
->
u£r_ˇŒback_˘r
[
i
][
USB_TRANSACTION_OUT
];

550 i‡((
usb_txis
 & (1 << 
i
)Ë&& 
tx_cb
) {

551 
	`tx_cb
(
usbd_dev
, 
i
);

554 i‡((
usb_rxis
 & (1 << 
i
)Ë&& 
rx_cb
) {

555 
	`rx_cb
(
usbd_dev
, 
i
);

560 
	}
}

562 
	$lm4f_disc⁄√˘
(
usbd_devi˚
 *
usbd_dev
, 
boﬁ
 
disc⁄√˘ed
)

564 ()
usbd_dev
;

571 i‡(
disc⁄√˘ed
) {

572 
	`lm4f_usb_so·_disc⁄√˘
();

574 
	`lm4f_usb_so·_c⁄√˘
();

576 
	}
}

582 
_usbd_devi˚
 
	gusbd_dev
;

585 
usbd_devi˚
 *
	$lm4f_usbd_öô
()

587 
i
;

590 
	`≥rùh_˛ock_íabÀ
(
RCC_USB0
);

592 
SYSCTL_IMC
 |(
SYSCTL_IMC_USBPLLLIM
 | 
SYSCTL_IMC_PLLLIM
);

593 
	`rcc_usb_∂l_⁄
();

596 
	`lm4f_usb_so·_disc⁄√˘
();

599 
SYSCTL_SRUSB
 = 1;

600 
i
 = 0; i < 1000; i++) {

601 
	`__asm__
("nop");

603 
SYSCTL_SRUSB
 = 0;

611 
i
 = 0;

612 (
SYSCTL_RIS
 & 
SYSCTL_RIS_USBPLLLRIS
) == 0) {

613 
i
++;

614 i‡(
i
 > 0xffff) {

620 
	`lm4f_usb_so·_c⁄√˘
();

623 
usbd_dev
.
fifo_mem_t›
 = 64;

625  &
usbd_dev
;

626 
	}
}

629 
	#RX_FIFO_SIZE
 512

	)

631 c⁄° 
_usbd_drivî
 
	glm4f_usb_drivî
 = {

632 .
öô
 = 
lm4f_usbd_öô
,

633 .
	g£t_addªss
 = 
lm4f_£t_addªss
,

634 .
	gï_£tup
 = 
lm4f_ï_£tup
,

635 .
	gï_ª£t
 = 
lm4f_ídpoöts_ª£t
,

636 .
	gï_°Æl_£t
 = 
lm4f_ï_°Æl_£t
,

637 .
	gï_°Æl_gë
 = 
lm4f_ï_°Æl_gë
,

638 .
	gï_«k_£t
 = 
lm4f_ï_«k_£t
,

639 .
	gï_wrôe_∑ckë
 = 
lm4f_ï_wrôe_∑ckë
,

640 .
	gï_ªad_∑ckë
 = 
lm4f_ï_ªad_∑ckë
,

641 .
	gpﬁl
 = 
lm4f_pﬁl
,

642 .
	gdisc⁄√˘
 = 
lm4f_disc⁄√˘
,

643 .
	gba£_addªss
 = 
USB_BASE
,

644 .
	g£t_addªss_bef‹e_°©us
 = 
Ál£
,

645 .
	grx_fifo_size
 = 
RX_FIFO_SIZE
,

	@lib/libopencm3/lib/usb/usb_msc.c

21 
	~<°döt.h
>

22 
	~<°dlib.h
>

23 
	~<°rög.h
>

24 
	~<lib›ícm3/cm3/comm⁄.h
>

25 
	~<lib›ícm3/usb/usbd.h
>

26 
	~<lib›ícm3/usb/msc.h
>

27 
	~"usb_¥iv©e.h
"

39 
	#CBW_SIGNATURE
 0x43425355

	)

40 
	#CBW_STATUS_SUCCESS
 0

	)

41 
	#CBW_STATUS_FAILED
 1

	)

42 
	#CBW_STATUS_PHASE_ERROR
 2

	)

45 
	#CSW_SIGNATURE
 0x53425355

	)

46 
	#CSW_STATUS_SUCCESS
 0

	)

47 
	#CSW_STATUS_FAILED
 1

	)

48 
	#CSW_STATUS_PHASE_ERROR
 2

	)

51 
	#SCSI_TEST_UNIT_READY
 0x00

	)

52 
	#SCSI_REQUEST_SENSE
 0x03

	)

53 
	#SCSI_FORMAT_UNIT
 0x04

	)

54 
	#SCSI_READ_6
 0x08

	)

55 
	#SCSI_WRITE_6
 0x0A

	)

56 
	#SCSI_INQUIRY
 0x12

	)

57 
	#SCSI_MODE_SENSE_6
 0x1A

	)

58 
	#SCSI_SEND_DIAGNOSTIC
 0x1D

	)

59 
	#SCSI_READ_CAPACITY
 0x25

	)

60 
	#SCSI_READ_10
 0x28

	)

66 
	#SCSI_REPORT_LUNS
 0xA0

	)

67 
	#SCSI_PREVENT_ALLOW_MEDIUM_REMOVAL
 0x1E

	)

68 
	#SCSI_MODE_SELECT_6
 0x15

	)

69 
	#SCSI_MODE_SELECT_10
 0x55

	)

70 
	#SCSI_MODE_SENSE_10
 0x5A

	)

71 
	#SCSI_READ_12
 0xA8

	)

72 
	#SCSI_READ_FORMAT_CAPACITIES
 0x23

	)

73 
	#SCSI_READ_TOC_PMA_ATIP
 0x43

	)

74 
	#SCSI_START_STOP_UNIT
 0x1B

	)

75 
	#SCSI_SYNCHRONIZE_CACHE
 0x35

	)

76 
	#SCSI_VERIFY
 0x2F

	)

77 
	#SCSI_WRITE_10
 0x2A

	)

78 
	#SCSI_WRITE_12
 0xAA

	)

81 
	esbc_£n£_key
 {

82 
	mSBC_SENSE_KEY_NO_SENSE
 = 0x00,

83 
	mSBC_SENSE_KEY_RECOVERED_ERROR
 = 0x01,

84 
	mSBC_SENSE_KEY_NOT_READY
 = 0x02,

85 
	mSBC_SENSE_KEY_MEDIUM_ERROR
 = 0x03,

86 
	mSBC_SENSE_KEY_HARDWARE_ERROR
 = 0x04,

87 
	mSBC_SENSE_KEY_ILLEGAL_REQUEST
 = 0x05,

88 
	mSBC_SENSE_KEY_UNIT_ATTENTION
 = 0x06,

89 
	mSBC_SENSE_KEY_DATA_PROTECT
 = 0x07,

90 
	mSBC_SENSE_KEY_BLANK_CHECK
 = 0x08,

91 
	mSBC_SENSE_KEY_VENDOR_SPECIFIC
 = 0x09,

92 
	mSBC_SENSE_KEY_COPY_ABORTED
 = 0x0A,

93 
	mSBC_SENSE_KEY_ABORTED_COMMAND
 = 0x0B,

94 
	mSBC_SENSE_KEY_VOLUME_OVERFLOW
 = 0x0D,

95 
	mSBC_SENSE_KEY_MISCOMPARE
 = 0x0E

98 
	esbc_asc
 {

99 
	mSBC_ASC_NO_ADDITIONAL_SENSE_INFORMATION
 = 0x00,

100 
	mSBC_ASC_PERIPHERAL_DEVICE_WRITE_FAULT
 = 0x03,

101 
	mSBC_ASC_LOGICAL_UNIT_NOT_READY
 = 0x04,

102 
	mSBC_ASC_UNRECOVERED_READ_ERROR
 = 0x11,

103 
	mSBC_ASC_INVALID_COMMAND_OPERATION_CODE
 = 0x20,

104 
	mSBC_ASC_LBA_OUT_OF_RANGE
 = 0x21,

105 
	mSBC_ASC_INVALID_FIELD_IN_CDB
 = 0x24,

106 
	mSBC_ASC_WRITE_PROTECTED
 = 0x27,

107 
	mSBC_ASC_NOT_READY_TO_READY_CHANGE
 = 0x28,

108 
	mSBC_ASC_FORMAT_ERROR
 = 0x31,

109 
	mSBC_ASC_MEDIUM_NOT_PRESENT
 = 0x3A

112 
	esbc_ascq
 {

113 
	mSBC_ASCQ_NA
 = 0x00,

114 
	mSBC_ASCQ_FORMAT_COMMAND_FAILED
 = 0x01,

115 
	mSBC_ASCQ_INITIALIZING_COMMAND_REQUIRED
 = 0x02,

116 
	mSBC_ASCQ_OPERATION_IN_PROGRESS
 = 0x07

119 
	eå™s_evít
 {

120 
	mEVENT_CBW_VALID
,

121 
	mEVENT_NEED_STATUS


124 
	susb_msc_cbw
 {

125 
uöt32_t
 
	mdCBWSig«tuª
;

126 
uöt32_t
 
	mdCBWTag
;

127 
uöt32_t
 
	mdCBWD©aTøns„rLígth
;

128 
uöt8_t
 
	mbmCBWFœgs
;

129 
uöt8_t
 
	mbCBWLUN
;

130 
uöt8_t
 
	mbCBWCBLígth
;

131 
uöt8_t
 
	mCBWCB
[16];

132 } 
__©åibuã__
((
∑cked
));

134 
	susb_msc_csw
 {

135 
uöt32_t
 
	mdCSWSig«tuª
;

136 
uöt32_t
 
	mdCSWTag
;

137 
uöt32_t
 
	mdCSWD©aResidue
;

138 
uöt8_t
 
	mbCSWSètus
;

139 } 
__©åibuã__
((
∑cked
));

141 
	ssbc_£n£_öfo
 {

142 
uöt8_t
 
	mkey
;

143 
uöt8_t
 
	masc
;

144 
uöt8_t
 
	mascq
;

147 
	susb_msc_å™s
 {

148 
uöt8_t
 
	mcbw_˙t
;

150 
usb_msc_cbw
 
	mcbw
;

151 
uöt8_t
 
	mbuf
[1];

152 } 
	mcbw
;

154 
uöt32_t
 
	mbyãs_to_ªad
;

155 
uöt32_t
 
	mbyãs_to_wrôe
;

156 
uöt32_t
 
	mbyã_cou¡
;

159 
uöt32_t
 
	mlba_°¨t
;

160 
uöt32_t
 
	mblock_cou¡
;

161 
uöt32_t
 
	mcuºít_block
;

163 
uöt8_t
 
	mmsd_buf
[512];

165 
boﬁ
 
	mcsw_vÆid
;

166 
uöt8_t
 
	mcsw_£¡
;

168 
usb_msc_csw
 
	mcsw
;

169 
uöt8_t
 
	mbuf
[1];

170 } 
	mcsw
;

173 
	s_usbd_mass_°‹age
 {

174 
usbd_devi˚
 *
	musbd_dev
;

175 
uöt8_t
 
	mï_ö
;

176 
uöt8_t
 
	mï_ö_size
;

177 
uöt8_t
 
	mï_out
;

178 
uöt8_t
 
	mï_out_size
;

180 c⁄° *
	mvíd‹_id
;

181 c⁄° *
	m¥odu˘_id
;

182 c⁄° *
	m¥odu˘_ªvisi⁄_Àvñ
;

183 
uöt32_t
 
	mblock_cou¡
;

185 (*
	mªad_block
)(
uöt32_t
 
	mlba
, 
uöt8_t
 *
	mc›y_to
);

186 (*
	mwrôe_block
)(
uöt32_t
 
	mlba
, c⁄° 
uöt8_t
 *
	mc›y_‰om
);

188 (*
	mlock
)();

189 (*
	mu∆ock
)();

191 
usb_msc_å™s
 
	må™s
;

192 
sbc_£n£_öfo
 
	m£n£
;

195 
usbd_mass_°‹age
 
	g_mass_°‹age
;

199 c⁄° 
uöt8_t
 
	g_•c3_öquúy_ª•⁄£
[36] = {

217 c⁄° 
uöt8_t
 
	g_•c3_ªque°_£n£
[18] = {

236 
	$£t_sbc_°©us
(
usbd_mass_°‹age
 *
ms
,

237 
sbc_£n£_key
 
key
,

238 
sbc_asc
 
asc
,

239 
sbc_ascq
 
ascq
)

241 
ms
->
£n£
.
key
 = (
uöt8_t
) key;

242 
ms
->
£n£
.
asc
 = (
uöt8_t
)ásc;

243 
ms
->
£n£
.
ascq
 = (
uöt8_t
)áscq;

244 
	}
}

246 
	$£t_sbc_°©us_good
(
usbd_mass_°‹age
 *
ms
)

248 
	`£t_sbc_°©us
(
ms
,

249 
SBC_SENSE_KEY_NO_SENSE
,

250 
SBC_ASC_NO_ADDITIONAL_SENSE_INFORMATION
,

251 
SBC_ASCQ_NA
);

252 
	}
}

254 
uöt8_t
 *
	$gë_cbw_buf
(
usb_msc_å™s
 *
å™s
)

256  &
å™s
->
cbw
.cbw.
CBWCB
[0];

257 
	}
}

259 
	$scsi_ªad_6
(
usbd_mass_°‹age
 *
ms
,

260 
usb_msc_å™s
 *
å™s
,

261 
å™s_evít
 
evít
)

263 i‡(
EVENT_CBW_VALID
 =
evít
) {

264 
uöt8_t
 *
buf
;

266 
buf
 = 
	`gë_cbw_buf
(
å™s
);

268 
å™s
->
lba_°¨t
 = (
buf
[2] << 8) | buf[3];

269 
å™s
->
block_cou¡
 = 
buf
[4];

270 
å™s
->
cuºít_block
 = 0;

275 
å™s
->
byãs_to_wrôe
 =Åøns->
block_cou¡
 << 9;

277 
	`£t_sbc_°©us_good
(
ms
);

279 
	}
}

281 
	$scsi_wrôe_6
(
usbd_mass_°‹age
 *
ms
,

282 
usb_msc_å™s
 *
å™s
,

283 
å™s_evít
 
evít
)

285 (Ë
ms
;

287 i‡(
EVENT_CBW_VALID
 =
evít
) {

288 
uöt8_t
 *
buf
;

290 
buf
 = 
	`gë_cbw_buf
(
å™s
);

292 
å™s
->
lba_°¨t
 = ((0x1‡& 
buf
[1]) << 16)

293 | (
buf
[2] << 8) | buf[3];

294 
å™s
->
block_cou¡
 = 
buf
[4];

295 
å™s
->
cuºít_block
 = 0;

297 
å™s
->
byãs_to_ªad
 =Åøns->
block_cou¡
 << 9;

299 
	}
}

301 
	$scsi_wrôe_10
(
usbd_mass_°‹age
 *
ms
,

302 
usb_msc_å™s
 *
å™s
,

303 
å™s_evít
 
evít
)

305 (Ë
ms
;

307 i‡(
EVENT_CBW_VALID
 =
evít
) {

308 
uöt8_t
 *
buf
;

310 
buf
 = 
	`gë_cbw_buf
(
å™s
);

312 
å™s
->
lba_°¨t
 = (
buf
[2] << 24) | (buf[3] << 16) |

313 (
buf
[4] << 8) | buf[5];

314 
å™s
->
block_cou¡
 = (
buf
[7] << 8) | buf[8];

315 
å™s
->
cuºít_block
 = 0;

317 
å™s
->
byãs_to_ªad
 =Åøns->
block_cou¡
 << 9;

319 
	}
}

321 
	$scsi_ªad_10
(
usbd_mass_°‹age
 *
ms
,

322 
usb_msc_å™s
 *
å™s
,

323 
å™s_evít
 
evít
)

325 i‡(
EVENT_CBW_VALID
 =
evít
) {

326 
uöt8_t
 *
buf
;

328 
buf
 = 
	`gë_cbw_buf
(
å™s
);

330 
å™s
->
lba_°¨t
 = (
buf
[2] << 24) | (buf[3] << 16)

331 | (
buf
[4] << 8) | buf[5];

332 
å™s
->
block_cou¡
 = (
buf
[7] << 8) | buf[8];

337 
å™s
->
byãs_to_wrôe
 =Åøns->
block_cou¡
 << 9;

339 
	`£t_sbc_°©us_good
(
ms
);

341 
	}
}

343 
	$scsi_ªad_ˇ∑côy
(
usbd_mass_°‹age
 *
ms
,

344 
usb_msc_å™s
 *
å™s
,

345 
å™s_evít
 
evít
)

347 i‡(
EVENT_CBW_VALID
 =
evít
) {

348 
å™s
->
msd_buf
[0] = 
ms
->
block_cou¡
 >> 24;

349 
å™s
->
msd_buf
[1] = 0xf‡& (
ms
->
block_cou¡
 >> 16);

350 
å™s
->
msd_buf
[2] = 0xf‡& (
ms
->
block_cou¡
 >> 8);

351 
å™s
->
msd_buf
[3] = 0xf‡& 
ms
->
block_cou¡
;

354 
å™s
->
msd_buf
[4] = 0;

355 
å™s
->
msd_buf
[5] = 0;

356 
å™s
->
msd_buf
[6] = 2;

357 
å™s
->
msd_buf
[7] = 0;

358 
å™s
->
byãs_to_wrôe
 = 8;

359 
	`£t_sbc_°©us_good
(
ms
);

361 
	}
}

363 
	$scsi_f‹m©_unô
(
usbd_mass_°‹age
 *
ms
,

364 
usb_msc_å™s
 *
å™s
,

365 
å™s_evít
 
evít
)

367 i‡(
EVENT_CBW_VALID
 =
evít
) {

368 
uöt32_t
 
i
;

370 
	`mem£t
(
å™s
->
msd_buf
, 0, 512);

372 
i
 = 0; i < 
ms
->
block_cou¡
; i++) {

373 (*
ms
->
wrôe_block
)(
i
, 
å™s
->
msd_buf
);

376 
	`£t_sbc_°©us_good
(
ms
);

378 
	}
}

380 
	$scsi_ªque°_£n£
(
usbd_mass_°‹age
 *
ms
,

381 
usb_msc_å™s
 *
å™s
,

382 
å™s_evít
 
evít
)

384 i‡(
EVENT_CBW_VALID
 =
evít
) {

385 
uöt8_t
 *
buf
;

387 
buf
 = &
å™s
->
cbw
.cbw.
CBWCB
[0];

389 
å™s
->
byãs_to_wrôe
 = 
buf
[4];

390 
	`mem˝y
(
å™s
->
msd_buf
, 
_•c3_ªque°_£n£
,

391 (
_•c3_ªque°_£n£
));

393 
å™s
->
msd_buf
[2] = 
ms
->
£n£
.
key
;

394 
å™s
->
msd_buf
[12] = 
ms
->
£n£
.
asc
;

395 
å™s
->
msd_buf
[13] = 
ms
->
£n£
.
ascq
;

397 
	}
}

399 
	$scsi_mode_£n£_6
(
usbd_mass_°‹age
 *
ms
,

400 
usb_msc_å™s
 *
å™s
,

401 
å™s_evít
 
evít
)

403 (Ë
ms
;

405 i‡(
EVENT_CBW_VALID
 =
evít
) {

407 
uöt8_t
 *
buf
;

408 
uöt8_t
 
∑ge_code
;

409 
uöt8_t
 
Æloˇti⁄_Àngth
;

411 
buf
 = &
å™s
->
cbw
.cbw.
CBWCB
[0];

412 
∑ge_code
 = 
buf
[2];

413 
Æloˇti⁄_Àngth
 = 
buf
[4];

415 i‡(0x1C =
∑ge_code
) {

417 
å™s
->
byãs_to_wrôe
 = 4;

419 
å™s
->
msd_buf
[0] = 3;

420 
å™s
->
msd_buf
[1] = 0;

421 
å™s
->
msd_buf
[2] = 0;

422 
å™s
->
csw
.csw.
dCSWD©aResidue
 = 4;

424 } i‡(0x01 =
∑ge_code
) {

425 } i‡(0x3F =
∑ge_code
) {

428 
å™s
->
csw
.csw.
bCSWSètus
 = 
CSW_STATUS_FAILED
;

429 
	`£t_sbc_°©us
(
ms
,

430 
SBC_SENSE_KEY_ILLEGAL_REQUEST
,

431 
SBC_ASC_INVALID_FIELD_IN_CDB
,

432 
SBC_ASCQ_NA
);

436 
	}
}

438 
	$scsi_öquúy
(
usbd_mass_°‹age
 *
ms
,

439 
usb_msc_å™s
 *
å™s
,

440 
å™s_evít
 
evít
)

442 i‡(
EVENT_CBW_VALID
 =
evít
) {

443 
uöt8_t
 
evpd
;

444 
uöt8_t
 *
buf
;

446 
buf
 = 
	`gë_cbw_buf
(
å™s
);

447 
evpd
 = 1 & 
buf
[1];

449 i‡(0 =
evpd
) {

450 
size_t
 
Àn
;

451 
å™s
->
byãs_to_wrôe
 = (
_•c3_öquúy_ª•⁄£
);

452 
	`mem˝y
(
å™s
->
msd_buf
, 
_•c3_öquúy_ª•⁄£
,

453 (
_•c3_öquúy_ª•⁄£
));

455 
Àn
 = 
	`°æí
(
ms
->
víd‹_id
);

456 
Àn
 = 
	`MIN
(len, 8);

457 
	`mem˝y
(&
å™s
->
msd_buf
[8], 
ms
->
víd‹_id
, 
Àn
);

459 
Àn
 = 
	`°æí
(
ms
->
¥odu˘_id
);

460 
Àn
 = 
	`MIN
(len, 16);

461 
	`mem˝y
(&
å™s
->
msd_buf
[16], 
ms
->
¥odu˘_id
, 
Àn
);

463 
Àn
 = 
	`°æí
(
ms
->
¥odu˘_ªvisi⁄_Àvñ
);

464 
Àn
 = 
	`MIN
(len, 4);

465 
	`mem˝y
(&
å™s
->
msd_buf
[32], 
ms
->
¥odu˘_ªvisi⁄_Àvñ
,

466 
Àn
);

468 
å™s
->
csw
.csw.
dCSWD©aResidue
 =

469 (
_•c3_öquúy_ª•⁄£
);

471 
	`£t_sbc_°©us_good
(
ms
);

477 
	}
}

479 
	$scsi_comm™d
(
usbd_mass_°‹age
 *
ms
,

480 
usb_msc_å™s
 *
å™s
,

481 
å™s_evít
 
evít
)

483 i‡(
EVENT_CBW_VALID
 =
evít
) {

485 
å™s
->
csw_£¡
 = 0;

486 
å™s
->
csw
.csw.
dCSWSig«tuª
 = 
CSW_SIGNATURE
;

487 
å™s
->
csw
.csw.
dCSWTag
 =Åøns->
cbw
.cbw.
dCBWTag
;

488 
å™s
->
csw
.csw.
dCSWD©aResidue
 = 0;

489 
å™s
->
csw
.csw.
bCSWSètus
 = 
CSW_STATUS_SUCCESS
;

491 
å™s
->
byãs_to_wrôe
 = 0;

492 
å™s
->
byãs_to_ªad
 = 0;

493 
å™s
->
byã_cou¡
 = 0;

496 
å™s
->
cbw
.cbw.
CBWCB
[0]) {

497 
SCSI_TEST_UNIT_READY
:

498 
SCSI_SEND_DIAGNOSTIC
:

500 
	`£t_sbc_°©us_good
(
ms
);

502 
SCSI_FORMAT_UNIT
:

503 
	`scsi_f‹m©_unô
(
ms
, 
å™s
, 
evít
);

505 
SCSI_REQUEST_SENSE
:

506 
	`scsi_ªque°_£n£
(
ms
, 
å™s
, 
evít
);

508 
SCSI_MODE_SENSE_6
:

509 
	`scsi_mode_£n£_6
(
ms
, 
å™s
, 
evít
);

511 
SCSI_READ_6
:

512 
	`scsi_ªad_6
(
ms
, 
å™s
, 
evít
);

514 
SCSI_INQUIRY
:

515 
	`scsi_öquúy
(
ms
, 
å™s
, 
evít
);

517 
SCSI_READ_CAPACITY
:

518 
	`scsi_ªad_ˇ∑côy
(
ms
, 
å™s
, 
evít
);

520 
SCSI_READ_10
:

521 
	`scsi_ªad_10
(
ms
, 
å™s
, 
evít
);

523 
SCSI_WRITE_6
:

524 
	`scsi_wrôe_6
(
ms
, 
å™s
, 
evít
);

526 
SCSI_WRITE_10
:

527 
	`scsi_wrôe_10
(
ms
, 
å™s
, 
evít
);

530 
	`£t_sbc_°©us
(
ms
, 
SBC_SENSE_KEY_ILLEGAL_REQUEST
,

531 
SBC_ASC_INVALID_COMMAND_OPERATION_CODE
,

532 
SBC_ASCQ_NA
);

534 
å™s
->
byãs_to_wrôe
 = 0;

535 
å™s
->
byãs_to_ªad
 = 0;

536 
å™s
->
csw
.csw.
bCSWSètus
 = 
CSW_STATUS_FAILED
;

539 
	}
}

544 
	$msc_d©a_rx_cb
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ï
)

546 
usbd_mass_°‹age
 *
ms
;

547 
usb_msc_å™s
 *
å™s
;

548 
Àn
, 
max_Àn
, 
À·
;

549 *
p
;

551 
ms
 = &
_mass_°‹age
;

552 
å™s
 = &
ms
->trans;

555 
À·
 = (
usb_msc_cbw
Ë- 
å™s
->
cbw_˙t
;

556 i‡(0 < 
À·
) {

557 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

558 
p
 = &
å™s
->
cbw
.
buf
[0x1f‡&Åøns->
cbw_˙t
];

559 
Àn
 = 
	`usbd_ï_ªad_∑ckë
(
usbd_dev
, 
ï
, 
p
, 
max_Àn
);

560 
å™s
->
cbw_˙t
 +
Àn
;

562 i‡((
usb_msc_cbw
Ë=
å™s
->
cbw_˙t
) {

563 
	`scsi_comm™d
(
ms
, 
å™s
, 
EVENT_CBW_VALID
);

564 i‡(
å™s
->
byã_cou¡
 <Åøns->
byãs_to_ªad
) {

572 i‡(
å™s
->
byã_cou¡
 <Åøns->
byãs_to_ªad
) {

573 i‡(0 < 
å™s
->
block_cou¡
) {

574 i‡((0 =
å™s
->
byã_cou¡
Ë&& (
NULL
 !
ms
->
lock
)) {

575 (*
ms
->
lock
)();

579 
À·
 = 
å™s
->
byãs_to_ªad
 -Åøns->
byã_cou¡
;

580 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

581 
p
 = &
å™s
->
msd_buf
[0x1f‡&Åøns->
byã_cou¡
];

582 
Àn
 = 
	`usbd_ï_ªad_∑ckë
(
usbd_dev
, 
ï
, 
p
, 
max_Àn
);

583 
å™s
->
byã_cou¡
 +
Àn
;

585 i‡(0 < 
å™s
->
block_cou¡
) {

586 i‡(0 =(0x1f‡& 
å™s
->
byã_cou¡
)) {

587 
uöt32_t
 
lba
;

589 
lba
 = 
å™s
->
lba_°¨t
 +Åøns->
cuºít_block
;

590 i‡(0 !(*
ms
->
wrôe_block
)(
lba
,

591 
å™s
->
msd_buf
)) {

594 
å™s
->
cuºít_block
++;

599 i‡(
Ál£
 =
å™s
->
csw_vÆid
) {

600 
	`scsi_comm™d
(
ms
, 
å™s
, 
EVENT_NEED_STATUS
);

601 
å™s
->
csw_vÆid
 = 
åue
;

603 
À·
 = (
usb_msc_csw
Ë- 
å™s
->
csw_£¡
;

604 i‡(0 < 
À·
) {

605 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

606 
p
 = &
å™s
->
csw
.
buf
[å™s->
csw_£¡
];

607 
Àn
 = 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
ms
->
ï_ö
, 
p
,

608 
max_Àn
);

609 
å™s
->
csw_£¡
 +
Àn
;

612 } i‡(
å™s
->
byã_cou¡
 <Åøns->
byãs_to_wrôe
) {

613 i‡(0 < 
å™s
->
block_cou¡
) {

614 i‡((0 =
å™s
->
byã_cou¡
Ë&& (
NULL
 !
ms
->
lock
)) {

615 (*
ms
->
lock
)();

618 i‡(0 =(0x1f‡& 
å™s
->
byã_cou¡
)) {

619 
uöt32_t
 
lba
;

621 
lba
 = 
å™s
->
lba_°¨t
 +Åøns->
cuºít_block
;

622 i‡(0 !(*
ms
->
ªad_block
)(
lba
,

623 
å™s
->
msd_buf
)) {

626 
å™s
->
cuºít_block
++;

630 
À·
 = 
å™s
->
byãs_to_wrôe
 -Åøns->
byã_cou¡
;

631 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

632 
p
 = &
å™s
->
msd_buf
[0x1f‡&Åøns->
byã_cou¡
];

633 
Àn
 = 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
ms
->
ï_ö
, 
p
, 
max_Àn
);

634 
å™s
->
byã_cou¡
 +
Àn
;

636 i‡(0 < 
å™s
->
block_cou¡
) {

637 i‡(
å™s
->
cuºít_block
 =å™s->
block_cou¡
) {

638 
uöt32_t
 
lba
;

640 
lba
 = 
å™s
->
lba_°¨t
 +Åøns->
cuºít_block
;

641 i‡(0 !(*
ms
->
wrôe_block
)(
lba
,

642 
å™s
->
msd_buf
)) {

646 
å™s
->
cuºít_block
 = 0;

647 i‡(
NULL
 !
ms
->
u∆ock
) {

648 (*
ms
->
u∆ock
)();

652 i‡(
Ál£
 =
å™s
->
csw_vÆid
) {

653 
	`scsi_comm™d
(
ms
, 
å™s
, 
EVENT_NEED_STATUS
);

654 
å™s
->
csw_vÆid
 = 
åue
;

657 
À·
 = (
usb_msc_csw
Ë- 
å™s
->
csw_£¡
;

658 i‡(0 < 
À·
) {

659 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

660 
p
 = &
å™s
->
csw
.
buf
[å™s->
csw_£¡
];

661 
Àn
 = 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
ms
->
ï_ö
, 
p
,

662 
max_Àn
);

663 
å™s
->
csw_£¡
 +
Àn
;

666 
	}
}

669 
	$msc_d©a_tx_cb
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ï
)

671 
usbd_mass_°‹age
 *
ms
;

672 
usb_msc_å™s
 *
å™s
;

673 
Àn
, 
max_Àn
, 
À·
;

674 *
p
;

676 
ms
 = &
_mass_°‹age
;

677 
å™s
 = &
ms
->trans;

679 i‡(
å™s
->
byã_cou¡
 <Åøns->
byãs_to_wrôe
) {

680 i‡(0 < 
å™s
->
block_cou¡
) {

681 i‡(0 =(0x1f‡& 
å™s
->
byã_cou¡
)) {

682 
uöt32_t
 
lba
;

684 
lba
 = 
å™s
->
lba_°¨t
 +Åøns->
cuºít_block
;

685 i‡(0 !(*
ms
->
ªad_block
)(
lba
,

686 
å™s
->
msd_buf
)) {

689 
å™s
->
cuºít_block
++;

693 
À·
 = 
å™s
->
byãs_to_wrôe
 -Åøns->
byã_cou¡
;

694 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

695 
p
 = &
å™s
->
msd_buf
[0x1f‡&Åøns->
byã_cou¡
];

696 
Àn
 = 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
ï
, 
p
, 
max_Àn
);

697 
å™s
->
byã_cou¡
 +
Àn
;

699 i‡(0 < 
å™s
->
block_cou¡
) {

700 i‡(
å™s
->
cuºít_block
 =å™s->
block_cou¡
) {

701 
å™s
->
cuºít_block
 = 0;

702 i‡(
NULL
 !
ms
->
u∆ock
) {

703 (*
ms
->
u∆ock
)();

707 i‡(
Ál£
 =
å™s
->
csw_vÆid
) {

708 
	`scsi_comm™d
(
ms
, 
å™s
, 
EVENT_NEED_STATUS
);

709 
å™s
->
csw_vÆid
 = 
åue
;

712 
À·
 = (
usb_msc_csw
Ë- 
å™s
->
csw_£¡
;

713 i‡(0 < 
À·
) {

714 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

715 
p
 = &
å™s
->
csw
.
buf
[å™s->
csw_£¡
];

716 
Àn
 = 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
ï
, 
p
, 
max_Àn
);

717 
å™s
->
csw_£¡
 +
Àn
;

718 } i‡((
usb_msc_csw
Ë=
å™s
->
csw_£¡
) {

720 
å™s
->
lba_°¨t
 = 0xffffffff;

721 
å™s
->
block_cou¡
 = 0;

722 
å™s
->
cuºít_block
 = 0;

723 
å™s
->
cbw_˙t
 = 0;

724 
å™s
->
byãs_to_ªad
 = 0;

725 
å™s
->
byãs_to_wrôe
 = 0;

726 
å™s
->
byã_cou¡
 = 0;

727 
å™s
->
csw_£¡
 = 0;

728 
å™s
->
csw_vÆid
 = 
Ál£
;

731 
	}
}

736 
usbd_ªque°_ªtu∫_codes


737 
	$msc_c⁄åﬁ_ªque°
(
usbd_devi˚
 *
usbd_dev
,

738 
usb_£tup_d©a
 *
ªq
, 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
,

739 
usbd_c⁄åﬁ_com∂ëe_ˇŒback
 *
com∂ëe
)

741 ()
com∂ëe
;

742 ()
usbd_dev
;

744 
ªq
->
bReque°
) {

745 
USB_MSC_REQ_BULK_ONLY_RESET
:

747  
USBD_REQ_HANDLED
;

748 
USB_MSC_REQ_GET_MAX_LUN
:

750 *
buf
[0] = 0;

751 *
Àn
 = 1;

752  
USBD_REQ_HANDLED
;

755  
USBD_REQ_NOTSUPP
;

756 
	}
}

759 
	$msc_£t_c⁄fig
(
usbd_devi˚
 *
usbd_dev
, 
uöt16_t
 
wVÆue
)

761 
usbd_mass_°‹age
 *
ms
 = &
_mass_°‹age
;

763 ()
wVÆue
;

765 
	`usbd_ï_£tup
(
usbd_dev
, 
ms
->
ï_ö
, 
USB_ENDPOINT_ATTR_BULK
,

766 
ms
->
ï_ö_size
, 
msc_d©a_tx_cb
);

767 
	`usbd_ï_£tup
(
usbd_dev
, 
ms
->
ï_out
, 
USB_ENDPOINT_ATTR_BULK
,

768 
ms
->
ï_out_size
, 
msc_d©a_rx_cb
);

770 
	`usbd_ªgi°î_c⁄åﬁ_ˇŒback
(

771 
usbd_dev
,

772 
USB_REQ_TYPE_CLASS
 | 
USB_REQ_TYPE_INTERFACE
,

773 
USB_REQ_TYPE_TYPE
 | 
USB_REQ_TYPE_RECIPIENT
,

774 
msc_c⁄åﬁ_ªque°
);

775 
	}
}

801 
usbd_mass_°‹age
 *
	$usb_msc_öô
(
usbd_devi˚
 *
usbd_dev
,

802 
uöt8_t
 
ï_ö
, uöt8_à
ï_ö_size
,

803 
uöt8_t
 
ï_out
, uöt8_à
ï_out_size
,

804 c⁄° *
víd‹_id
,

805 c⁄° *
¥odu˘_id
,

806 c⁄° *
¥odu˘_ªvisi⁄_Àvñ
,

807 c⁄° 
uöt32_t
 
block_cou¡
,

808 (*
ªad_block
)(
uöt32_t
 
lba
,

809 
uöt8_t
 *
c›y_to
),

810 (*
wrôe_block
)(
uöt32_t
 
lba
,

811 c⁄° 
uöt8_t
 *
c›y_‰om
))

813 
_mass_°‹age
.
usbd_dev
 = usbd_dev;

814 
_mass_°‹age
.
ï_ö
 =Ép_in;

815 
_mass_°‹age
.
ï_ö_size
 =Ép_in_size;

816 
_mass_°‹age
.
ï_out
 =Ép_out;

817 
_mass_°‹age
.
ï_out_size
 =Ép_out_size;

818 
_mass_°‹age
.
víd‹_id
 = vendor_id;

819 
_mass_°‹age
.
¥odu˘_id
 =Öroduct_id;

820 
_mass_°‹age
.
¥odu˘_ªvisi⁄_Àvñ
 =Öroduct_revision_level;

821 
_mass_°‹age
.
block_cou¡
 = block_count - 1;

822 
_mass_°‹age
.
ªad_block
 =Ñead_block;

823 
_mass_°‹age
.
wrôe_block
 = write_block;

824 
_mass_°‹age
.
lock
 = 
NULL
;

825 
_mass_°‹age
.
u∆ock
 = 
NULL
;

827 
_mass_°‹age
.
å™s
.
lba_°¨t
 = 0xffffffff;

828 
_mass_°‹age
.
å™s
.
block_cou¡
 = 0;

829 
_mass_°‹age
.
å™s
.
cuºít_block
 = 0;

830 
_mass_°‹age
.
å™s
.
cbw_˙t
 = 0;

831 
_mass_°‹age
.
å™s
.
byãs_to_ªad
 = 0;

832 
_mass_°‹age
.
å™s
.
byãs_to_wrôe
 = 0;

833 
_mass_°‹age
.
å™s
.
byã_cou¡
 = 0;

834 
_mass_°‹age
.
å™s
.
csw_vÆid
 = 
Ál£
;

835 
_mass_°‹age
.
å™s
.
csw_£¡
 = 0;

837 
	`£t_sbc_°©us_good
(&
_mass_°‹age
);

839 
	`usbd_ªgi°î_£t_c⁄fig_ˇŒback
(
usbd_dev
, 
msc_£t_c⁄fig
);

841  &
_mass_°‹age
;

842 
	}
}

	@lib/libopencm3/lib/usb/usb_private.h

38 #i‚de‡
__USB_PRIVATE_H


39 
	#__USB_PRIVATE_H


	)

41 
	#MAX_USER_CONTROL_CALLBACK
 4

	)

42 
	#MAX_USER_SET_CONFIG_CALLBACK
 4

	)

44 
	#MIN
(
a
, 
b
Ë(◊Ë< (bË? (aË: (b))

	)

47 
	s_usbd_devi˚
 {

48 c⁄° 
usb_devi˚_des¸ùt‹
 *
	mdesc
;

49 c⁄° 
usb_c⁄fig_des¸ùt‹
 *
	mc⁄fig
;

50 c⁄° * c⁄° *
	m°rögs
;

51 
	mnum_°rögs
;

53 
uöt8_t
 *
	m˘æ_buf
;

54 
uöt16_t
 
	m˘æ_buf_Àn
;

56 
uöt8_t
 
	mcuºít_addªss
;

57 
uöt8_t
 
	mcuºít_c⁄fig
;

59 
uöt16_t
 
	mpm_t›
;

62 (*
	mu£r_ˇŒback_ª£t
)();

63 (*
	mu£r_ˇŒback_su•íd
)();

64 (*
	mu£r_ˇŒback_ªsume
)();

65 (*
	mu£r_ˇŒback_sof
)();

67 
	susb_c⁄åﬁ_°©e
 {

69 
	mIDLE
, 
	mSTALLED
,

70 
	mDATA_IN
, 
	mLAST_DATA_IN
, 
	mSTATUS_IN
,

71 
	mDATA_OUT
, 
	mLAST_DATA_OUT
, 
	mSTATUS_OUT
,

72 } 
	m°©e
;

73 
usb_£tup_d©a
 
ªq
 
__©åibuã__
((
Æig√d
(4)));

74 
uöt8_t
 *
	m˘æ_buf
;

75 
uöt16_t
 
	m˘æ_Àn
;

76 
usbd_c⁄åﬁ_com∂ëe_ˇŒback
 
	mcom∂ëe
;

77 
boﬁ
 
	m√eds_zÕ
;

78 } 
	mc⁄åﬁ_°©e
;

80 
	su£r_c⁄åﬁ_ˇŒback
 {

81 
usbd_c⁄åﬁ_ˇŒback
 
	mcb
;

82 
uöt8_t
 
	mty≥
;

83 
uöt8_t
 
	mty≥_mask
;

84 } 
	mu£r_c⁄åﬁ_ˇŒback
[
MAX_USER_CONTROL_CALLBACK
];

86 
usbd_ídpoöt_ˇŒback
 
	mu£r_ˇŒback_˘r
[8][3];

89 
usbd_£t_c⁄fig_ˇŒback
 
	mu£r_ˇŒback_£t_c⁄fig
[
MAX_USER_SET_CONFIG_CALLBACK
];

91 
usbd_£t_Æt£âög_ˇŒback
 
	mu£r_ˇŒback_£t_Æt£âög
;

93 c⁄° 
_usbd_drivî
 *
	mdrivî
;

97 
uöt16_t
 
	mfifo_mem_t›
;

98 
uöt16_t
 
	mfifo_mem_t›_ï0
;

99 
uöt8_t
 
	mf‹˚_«k
[4];

104 
uöt32_t
 
	md€±siz
[4];

110 
uöt16_t
 
	mrxb˙t
;

113 
	e_usbd_å™ß˘i⁄
 {

114 
	mUSB_TRANSACTION_IN
,

115 
	mUSB_TRANSACTION_OUT
,

116 
	mUSB_TRANSACTION_SETUP
,

122 
_usbd_c⁄åﬁ_ö
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ó
);

123 
_usbd_c⁄åﬁ_out
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ó
);

124 
_usbd_c⁄åﬁ_£tup
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ó
);

126 
usbd_ªque°_ªtu∫_codes
 
_usbd_°™d¨d_ªque°_devi˚
(
usbd_devi˚
 *
usbd_dev
,

127 
usb_£tup_d©a
 *
ªq
, 
uöt8_t
 **
buf
,

128 
uöt16_t
 *
Àn
);

129 
usbd_ªque°_ªtu∫_codes
 
_usbd_°™d¨d_ªque°_öãrÁ˚
(
usbd_devi˚
 *
usbd_dev
,

130 
usb_£tup_d©a
 *
ªq
, 
uöt8_t
 **
buf
,

131 
uöt16_t
 *
Àn
);

132 
usbd_ªque°_ªtu∫_codes
 
_usbd_°™d¨d_ªque°_ídpoöt
(
usbd_devi˚
 *
usbd_dev
,

133 
usb_£tup_d©a
 *
ªq
, 
uöt8_t
 **
buf
,

134 
uöt16_t
 *
Àn
);

135 
usbd_ªque°_ªtu∫_codes
 
_usbd_°™d¨d_ªque°
(
usbd_devi˚
 *
usbd_dev
, 
usb_£tup_d©a
 *
ªq
,

136 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
);

138 
_usbd_ª£t
(
usbd_devi˚
 *
usbd_dev
);

141 
	s_usbd_drivî
 {

142 
	musbd_devi˚
 *(*
	möô
)();

143 (*
	m£t_addªss
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
);

144 (*
	mï_£tup
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
, uöt8_à
	mty≥
,

145 
uöt16_t
 
	mmax_size
, 
usbd_ídpoöt_ˇŒback
 
	mcb
);

146 (*
	mï_ª£t
)(
usbd_devi˚
 *
	musbd_dev
);

147 (*
	mï_°Æl_£t
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
,

148 
uöt8_t
 
	m°Æl
);

149 (*
	mï_«k_£t
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
, uöt8_à
	m«k
);

150 
uöt8_t
 (*
ï_°Æl_gë
)(
usbd_devi˚
 *
	musbd_dev
, uöt8_à
	maddr
);

151 
uöt16_t
 (*
ï_wrôe_∑ckë
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
,

152 c⁄° *
	mbuf
, 
uöt16_t
 
	mÀn
);

153 
uöt16_t
 (*
ï_ªad_∑ckë
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
,

154 *
	mbuf
, 
uöt16_t
 
	mÀn
);

155 (*
	mpﬁl
)(
usbd_devi˚
 *
	musbd_dev
);

156 (*
	mdisc⁄√˘
)(
usbd_devi˚
 *
	musbd_dev
, 
boﬁ
 
	mdisc⁄√˘ed
);

157 
uöt32_t
 
	mba£_addªss
;

158 
boﬁ
 
	m£t_addªss_bef‹e_°©us
;

159 
uöt16_t
 
	mrx_fifo_size
;

	@lib/libopencm3/lib/usb/usb_standard.c

38 
	~<°rög.h
>

39 
	~<lib›ícm3/usb/usbd.h
>

40 
	~"usb_¥iv©e.h
"

42 
	$usbd_ªgi°î_£t_c⁄fig_ˇŒback
(
usbd_devi˚
 *
usbd_dev
,

43 
usbd_£t_c⁄fig_ˇŒback
 
ˇŒback
)

45 
i
;

47 
i
 = 0; i < 
MAX_USER_SET_CONFIG_CALLBACK
; i++) {

48 i‡(
usbd_dev
->
u£r_ˇŒback_£t_c⁄fig
[
i
]) {

49 i‡(
usbd_dev
->
u£r_ˇŒback_£t_c⁄fig
[
i
] =
ˇŒback
) {

55 
usbd_dev
->
u£r_ˇŒback_£t_c⁄fig
[
i
] = 
ˇŒback
;

60 
	}
}

62 
	$usbd_ªgi°î_£t_Æt£âög_ˇŒback
(
usbd_devi˚
 *
usbd_dev
,

63 
usbd_£t_Æt£âög_ˇŒback
 
ˇŒback
)

65 
usbd_dev
->
u£r_ˇŒback_£t_Æt£âög
 = 
ˇŒback
;

66 
	}
}

68 
uöt16_t
 
	$buûd_c⁄fig_des¸ùt‹
(
usbd_devi˚
 *
usbd_dev
,

69 
uöt8_t
 
ödex
, uöt8_à*
buf
, 
uöt16_t
 
Àn
)

71 
uöt8_t
 *
tmpbuf
 = 
buf
;

72 c⁄° 
usb_c⁄fig_des¸ùt‹
 *
cfg
 = &
usbd_dev
->
c⁄fig
[
ödex
];

73 
uöt16_t
 
cou¡
, 
tŸÆ
 = 0, 
tŸÆÀn
 = 0;

74 
uöt16_t
 
i
, 
j
, 
k
;

76 
	`mem˝y
(
buf
, 
cfg
, 
cou¡
 = 
	`MIN
(
Àn
, cfg->
bLígth
));

77 
buf
 +
cou¡
;

78 
Àn
 -
cou¡
;

79 
tŸÆ
 +
cou¡
;

80 
tŸÆÀn
 +
cfg
->
bLígth
;

83 
i
 = 0; i < 
cfg
->
bNumI¡îÁ˚s
; i++) {

85 i‡(
cfg
->
öãrÁ˚
[
i
].
iÁ˚_assoc
) {

86 c⁄° 
usb_iÁ˚_assoc_des¸ùt‹
 *
assoc
 =

87 
cfg
->
öãrÁ˚
[
i
].
iÁ˚_assoc
;

88 
	`mem˝y
(
buf
, 
assoc
, 
cou¡
 = 
	`MIN
(
Àn
,ássoc->
bLígth
));

89 
buf
 +
cou¡
;

90 
Àn
 -
cou¡
;

91 
tŸÆ
 +
cou¡
;

92 
tŸÆÀn
 +
assoc
->
bLígth
;

95 
j
 = 0; j < 
cfg
->
öãrÁ˚
[
i
].
num_Æt£âög
; j++) {

96 c⁄° 
usb_öãrÁ˚_des¸ùt‹
 *
iÁ˚
 =

97 &
cfg
->
öãrÁ˚
[
i
].
Æt£âög
[
j
];

99 
	`mem˝y
(
buf
, 
iÁ˚
, 
cou¡
 = 
	`MIN
(
Àn
, iÁ˚->
bLígth
));

100 
buf
 +
cou¡
;

101 
Àn
 -
cou¡
;

102 
tŸÆ
 +
cou¡
;

103 
tŸÆÀn
 +
iÁ˚
->
bLígth
;

105 i‡(
iÁ˚
->
exåa
) {

106 
	`mem˝y
(
buf
, 
iÁ˚
->
exåa
,

107 
cou¡
 = 
	`MIN
(
Àn
, 
iÁ˚
->
exåÆí
));

108 
buf
 +
cou¡
;

109 
Àn
 -
cou¡
;

110 
tŸÆ
 +
cou¡
;

111 
tŸÆÀn
 +
iÁ˚
->
exåÆí
;

114 
k
 = 0; k < 
iÁ˚
->
bNumEndpoöts
; k++) {

115 c⁄° 
usb_ídpoöt_des¸ùt‹
 *
ï
 =

116 &
iÁ˚
->
ídpoöt
[
k
];

117 
	`mem˝y
(
buf
, 
ï
, 
cou¡
 = 
	`MIN
(
Àn
,Ép->
bLígth
));

118 
buf
 +
cou¡
;

119 
Àn
 -
cou¡
;

120 
tŸÆ
 +
cou¡
;

121 
tŸÆÀn
 +
ï
->
bLígth
;

123 i‡(
ï
->
exåa
) {

124 
	`mem˝y
(
buf
, 
ï
->
exåa
,

125 
cou¡
 = 
	`MIN
(
Àn
, 
ï
->
exåÆí
));

126 
buf
 +
cou¡
;

127 
Àn
 -
cou¡
;

128 
tŸÆ
 +
cou¡
;

129 
tŸÆÀn
 +
ï
->
exåÆí
;

137 
	`mem˝y
((
tmpbuf
 + 2), &
tŸÆÀn
, (
uöt16_t
));

139  
tŸÆ
;

140 
	}
}

142 
	$usb_des¸ùt‹_ty≥
(
uöt16_t
 
wVÆue
)

144  
wVÆue
 >> 8;

145 
	}
}

147 
	$usb_des¸ùt‹_ödex
(
uöt16_t
 
wVÆue
)

149  
wVÆue
 & 0xFF;

150 
	}
}

152 
usbd_ªque°_ªtu∫_codes


153 
	$usb_°™d¨d_gë_des¸ùt‹
(
usbd_devi˚
 *
usbd_dev
,

154 
usb_£tup_d©a
 *
ªq
,

155 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
)

157 
i
, 
¨øy_idx
, 
des¸_idx
;

158 
usb_°rög_des¸ùt‹
 *
sd
;

160 
des¸_idx
 = 
	`usb_des¸ùt‹_ödex
(
ªq
->
wVÆue
);

162 
	`usb_des¸ùt‹_ty≥
(
ªq
->
wVÆue
)) {

163 
USB_DT_DEVICE
:

164 *
buf
 = (
uöt8_t
 *Ë
usbd_dev
->
desc
;

165 *
Àn
 = 
	`MIN
(*Àn, 
usbd_dev
->
desc
->
bLígth
);

166  
USBD_REQ_HANDLED
;

167 
USB_DT_CONFIGURATION
:

168 *
buf
 = 
usbd_dev
->
˘æ_buf
;

169 *
Àn
 = 
	`buûd_c⁄fig_des¸ùt‹
(
usbd_dev
, 
des¸_idx
, *
buf
, *len);

170  
USBD_REQ_HANDLED
;

171 
USB_DT_STRING
:

172 
sd
 = (
usb_°rög_des¸ùt‹
 *)
usbd_dev
->
˘æ_buf
;

174 i‡(
des¸_idx
 == 0) {

176 
sd
->
wD©a
[0] = 
USB_LANGID_ENGLISH_US
;

177 
sd
->
bLígth
 = (sd->bLength) +

178 (
sd
->
bDes¸ùt‹Ty≥
) +

179 (
sd
->
wD©a
[0]);

181 *
Àn
 = 
	`MIN
(*Àn, 
sd
->
bLígth
);

183 
¨øy_idx
 = 
des¸_idx
 - 1;

185 i‡(!
usbd_dev
->
°rögs
) {

187  
USBD_REQ_NOTSUPP
;

191 i‡(
¨øy_idx
 >
usbd_dev
->
num_°rögs
) {

192  
USBD_REQ_NOTSUPP
;

197 i‡(
ªq
->
wIndex
 !
USB_LANGID_ENGLISH_US
) {

198  
USBD_REQ_NOTSUPP
;

204 
sd
->
bLígth
 = 
	`°æí
(
usbd_dev
->
°rögs
[
¨øy_idx
]) * 2 +

205 (
sd
->
bLígth
) +

206 (
sd
->
bDes¸ùt‹Ty≥
);

208 *
Àn
 = 
	`MIN
(*Àn, 
sd
->
bLígth
);

210 
i
 = 0; i < (*
Àn
 / 2) - 1; i++) {

211 
sd
->
wD©a
[
i
] =

212 
usbd_dev
->
°rögs
[
¨øy_idx
][
i
];

216 
sd
->
bDes¸ùt‹Ty≥
 = 
USB_DT_STRING
;

217 *
buf
 = (
uöt8_t
 *)
sd
;

219  
USBD_REQ_HANDLED
;

221  
USBD_REQ_NOTSUPP
;

222 
	}
}

224 
usbd_ªque°_ªtu∫_codes


225 
	$usb_°™d¨d_£t_addªss
(
usbd_devi˚
 *
usbd_dev
,

226 
usb_£tup_d©a
 *
ªq
, 
uöt8_t
 **
buf
,

227 
uöt16_t
 *
Àn
)

229 ()
ªq
;

230 ()
buf
;

231 ()
Àn
;

234 i‡((
ªq
->
bmReque°Ty≥
 !0Ë|| (ªq->
wVÆue
 >= 128)) {

235  
USBD_REQ_NOTSUPP
;

238 
usbd_dev
->
cuºít_addªss
 = 
ªq
->
wVÆue
;

244 i‡(
usbd_dev
->
drivî
->
£t_addªss_bef‹e_°©us
) {

245 
usbd_dev
->
drivî
->
	`£t_addªss
(usbd_dev, 
ªq
->
wVÆue
);

248  
USBD_REQ_HANDLED
;

249 
	}
}

251 
usbd_ªque°_ªtu∫_codes


252 
	$usb_°™d¨d_£t_c⁄figuøti⁄
(
usbd_devi˚
 *
usbd_dev
,

253 
usb_£tup_d©a
 *
ªq
,

254 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
)

256 
i
;

257 
found_ödex
 = -1;

258 c⁄° 
usb_c⁄fig_des¸ùt‹
 *
cfg
;

260 ()
ªq
;

261 ()
buf
;

262 ()
Àn
;

264 i‡(
ªq
->
wVÆue
 > 0) {

265 
i
 = 0; i < 
usbd_dev
->
desc
->
bNumC⁄figuøti⁄s
; i++) {

266 i‡(
ªq
->
wVÆue


267 =
usbd_dev
->
c⁄fig
[
i
].
bC⁄figuøti⁄VÆue
) {

268 
found_ödex
 = 
i
;

272 i‡(
found_ödex
 < 0) {

273  
USBD_REQ_NOTSUPP
;

277 
usbd_dev
->
cuºít_c⁄fig
 = 
found_ödex
 + 1;

279 i‡(
usbd_dev
->
cuºít_c⁄fig
 > 0) {

280 
cfg
 = &
usbd_dev
->
c⁄fig
[usbd_dev->
cuºít_c⁄fig
 - 1];

283 
i
 = 0; i < 
cfg
->
bNumI¡îÁ˚s
; i++) {

284 i‡(
cfg
->
öãrÁ˚
[
i
].
cur_Æt£âög
) {

285 *
cfg
->
öãrÁ˚
[
i
].
cur_Æt£âög
 = 0;

291 
usbd_dev
->
drivî
->
	`ï_ª£t
(usbd_dev);

293 i‡(
usbd_dev
->
u£r_ˇŒback_£t_c⁄fig
[0]) {

298 
i
 = 0; i < 
MAX_USER_CONTROL_CALLBACK
; i++) {

299 
usbd_dev
->
u£r_c⁄åﬁ_ˇŒback
[
i
].
cb
 = 
NULL
;

302 
i
 = 0; i < 
MAX_USER_SET_CONFIG_CALLBACK
; i++) {

303 i‡(
usbd_dev
->
u£r_ˇŒback_£t_c⁄fig
[
i
]) {

304 
usbd_dev
->
u£r_ˇŒback_£t_c⁄fig
[
i
](usbd_dev,

305 
ªq
->
wVÆue
);

310  
USBD_REQ_HANDLED
;

311 
	}
}

313 
usbd_ªque°_ªtu∫_codes


314 
	$usb_°™d¨d_gë_c⁄figuøti⁄
(
usbd_devi˚
 *
usbd_dev
,

315 
usb_£tup_d©a
 *
ªq
,

316 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
)

318 ()
ªq
;

320 i‡(*
Àn
 > 1) {

321 *
Àn
 = 1;

323 i‡(
usbd_dev
->
cuºít_c⁄fig
 > 0) {

324 c⁄° 
usb_c⁄fig_des¸ùt‹
 *
cfg
 =

325 &
usbd_dev
->
c⁄fig
[usbd_dev->
cuºít_c⁄fig
 - 1];

326 (*
buf
)[0] = 
cfg
->
bC⁄figuøti⁄VÆue
;

328 (*
buf
)[0] = 0;

331  
USBD_REQ_HANDLED
;

332 
	}
}

334 
usbd_ªque°_ªtu∫_codes


335 
	$usb_°™d¨d_£t_öãrÁ˚
(
usbd_devi˚
 *
usbd_dev
,

336 
usb_£tup_d©a
 *
ªq
,

337 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
)

339 c⁄° 
usb_c⁄fig_des¸ùt‹
 *
cfx
 =

340 &
usbd_dev
->
c⁄fig
[usbd_dev->
cuºít_c⁄fig
 - 1];

341 c⁄° 
usb_öãrÁ˚
 *
iÁ˚
;

343 ()
buf
;

345 i‡(
ªq
->
wIndex
 >
cfx
->
bNumI¡îÁ˚s
) {

346  
USBD_REQ_NOTSUPP
;

349 
iÁ˚
 = &
cfx
->
öãrÁ˚
[
ªq
->
wIndex
];

351 i‡(
ªq
->
wVÆue
 >
iÁ˚
->
num_Æt£âög
) {

352  
USBD_REQ_NOTSUPP
;

355 i‡(
iÁ˚
->
cur_Æt£âög
) {

356 *
iÁ˚
->
cur_Æt£âög
 = 
ªq
->
wVÆue
;

357 } i‡(
ªq
->
wVÆue
 > 0) {

358  
USBD_REQ_NOTSUPP
;

361 i‡(
usbd_dev
->
u£r_ˇŒback_£t_Æt£âög
) {

362 
usbd_dev
->
	`u£r_ˇŒback_£t_Æt£âög
(usbd_dev,

363 
ªq
->
wIndex
,

364 
ªq
->
wVÆue
);

367 *
Àn
 = 0;

369  
USBD_REQ_HANDLED
;

370 
	}
}

372 
usbd_ªque°_ªtu∫_codes


373 
	$usb_°™d¨d_gë_öãrÁ˚
(
usbd_devi˚
 *
usbd_dev
,

374 
usb_£tup_d©a
 *
ªq
,

375 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
)

377 
uöt8_t
 *
cur_Æt£âög
;

378 c⁄° 
usb_c⁄fig_des¸ùt‹
 *
cfx
 =

379 &
usbd_dev
->
c⁄fig
[usbd_dev->
cuºít_c⁄fig
 - 1];

381 i‡(
ªq
->
wIndex
 >
cfx
->
bNumI¡îÁ˚s
) {

382  
USBD_REQ_NOTSUPP
;

385 *
Àn
 = 1;

386 
cur_Æt£âög
 = 
cfx
->
öãrÁ˚
[
ªq
->
wIndex
].cur_altsetting;

387 (*
buf
)[0] = (
cur_Æt£âög
) ? *cur_altsetting : 0;

389  
USBD_REQ_HANDLED
;

390 
	}
}

392 
usbd_ªque°_ªtu∫_codes


393 
	$usb_°™d¨d_devi˚_gë_°©us
(
usbd_devi˚
 *
usbd_dev
,

394 
usb_£tup_d©a
 *
ªq
,

395 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
)

397 ()
usbd_dev
;

398 ()
ªq
;

402 i‡(*
Àn
 > 2) {

403 *
Àn
 = 2;

405 (*
buf
)[0] = 0;

406 (*
buf
)[1] = 0;

408  
USBD_REQ_HANDLED
;

409 
	}
}

411 
usbd_ªque°_ªtu∫_codes


412 
	$usb_°™d¨d_öãrÁ˚_gë_°©us
(
usbd_devi˚
 *
usbd_dev
,

413 
usb_£tup_d©a
 *
ªq
,

414 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
)

416 ()
usbd_dev
;

417 ()
ªq
;

420 i‡(*
Àn
 > 2) {

421 *
Àn
 = 2;

423 (*
buf
)[0] = 0;

424 (*
buf
)[1] = 0;

426  
USBD_REQ_HANDLED
;

427 
	}
}

429 
usbd_ªque°_ªtu∫_codes


430 
	$usb_°™d¨d_ídpoöt_gë_°©us
(
usbd_devi˚
 *
usbd_dev
,

431 
usb_£tup_d©a
 *
ªq
,

432 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
)

434 ()
ªq
;

436 i‡(*
Àn
 > 2) {

437 *
Àn
 = 2;

439 (*
buf
)[0] = 
	`usbd_ï_°Æl_gë
(
usbd_dev
, 
ªq
->
wIndex
) ? 1 : 0;

440 (*
buf
)[1] = 0;

442  
USBD_REQ_HANDLED
;

443 
	}
}

445 
usbd_ªque°_ªtu∫_codes


446 
	$usb_°™d¨d_ídpoöt_°Æl
(
usbd_devi˚
 *
usbd_dev
,

447 
usb_£tup_d©a
 *
ªq
,

448 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
)

450 ()
buf
;

451 ()
Àn
;

453 
	`usbd_ï_°Æl_£t
(
usbd_dev
, 
ªq
->
wIndex
, 1);

455  
USBD_REQ_HANDLED
;

456 
	}
}

458 
usbd_ªque°_ªtu∫_codes


459 
	$usb_°™d¨d_ídpoöt_un°Æl
(
usbd_devi˚
 *
usbd_dev
,

460 
usb_£tup_d©a
 *
ªq
,

461 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
)

463 ()
buf
;

464 ()
Àn
;

466 
	`usbd_ï_°Æl_£t
(
usbd_dev
, 
ªq
->
wIndex
, 0);

468  
USBD_REQ_HANDLED
;

469 
	}
}

474 
usbd_ªque°_ªtu∫_codes


475 
	$_usbd_°™d¨d_ªque°_devi˚
(
usbd_devi˚
 *
usbd_dev
,

476 
usb_£tup_d©a
 *
ªq
, 
uöt8_t
 **
buf
,

477 
uöt16_t
 *
Àn
)

479 
	`usbd_ªque°_ªtu∫_codes
 (*
comm™d
)(
usbd_devi˚
 *
usbd_dev
,

480 
usb_£tup_d©a
 *
ªq
,

481 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
Ë
NULL
;

483 
ªq
->
bReque°
) {

484 
USB_REQ_CLEAR_FEATURE
:

485 
USB_REQ_SET_FEATURE
:

486 i‡(
ªq
->
wVÆue
 =
USB_FEAT_DEVICE_REMOTE_WAKEUP
) {

490 i‡(
ªq
->
wVÆue
 =
USB_FEAT_TEST_MODE
) {

495 
USB_REQ_SET_ADDRESS
:

500 
comm™d
 = 
usb_°™d¨d_£t_addªss
;

502 
USB_REQ_SET_CONFIGURATION
:

503 
comm™d
 = 
usb_°™d¨d_£t_c⁄figuøti⁄
;

505 
USB_REQ_GET_CONFIGURATION
:

506 
comm™d
 = 
usb_°™d¨d_gë_c⁄figuøti⁄
;

508 
USB_REQ_GET_DESCRIPTOR
:

509 
comm™d
 = 
usb_°™d¨d_gë_des¸ùt‹
;

511 
USB_REQ_GET_STATUS
:

516 
comm™d
 = 
usb_°™d¨d_devi˚_gë_°©us
;

518 
USB_REQ_SET_DESCRIPTOR
:

523 i‡(!
comm™d
) {

524  
USBD_REQ_NOTSUPP
;

527  
	`comm™d
(
usbd_dev
, 
ªq
, 
buf
, 
Àn
);

528 
	}
}

530 
usbd_ªque°_ªtu∫_codes


531 
	$_usbd_°™d¨d_ªque°_öãrÁ˚
(
usbd_devi˚
 *
usbd_dev
,

532 
usb_£tup_d©a
 *
ªq
, 
uöt8_t
 **
buf
,

533 
uöt16_t
 *
Àn
)

535 
	`usbd_ªque°_ªtu∫_codes
 (*
comm™d
)(
usbd_devi˚
 *
usbd_dev
,

536 
usb_£tup_d©a
 *
ªq
,

537 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
Ë
NULL
;

539 
ªq
->
bReque°
) {

540 
USB_REQ_CLEAR_FEATURE
:

541 
USB_REQ_SET_FEATURE
:

544 
USB_REQ_GET_INTERFACE
:

545 
comm™d
 = 
usb_°™d¨d_gë_öãrÁ˚
;

547 
USB_REQ_SET_INTERFACE
:

548 
comm™d
 = 
usb_°™d¨d_£t_öãrÁ˚
;

550 
USB_REQ_GET_STATUS
:

551 
comm™d
 = 
usb_°™d¨d_öãrÁ˚_gë_°©us
;

555 i‡(!
comm™d
) {

556  
USBD_REQ_NOTSUPP
;

559  
	`comm™d
(
usbd_dev
, 
ªq
, 
buf
, 
Àn
);

560 
	}
}

562 
usbd_ªque°_ªtu∫_codes


563 
	$_usbd_°™d¨d_ªque°_ídpoöt
(
usbd_devi˚
 *
usbd_dev
,

564 
usb_£tup_d©a
 *
ªq
, 
uöt8_t
 **
buf
,

565 
uöt16_t
 *
Àn
)

567 
	`usbd_ªque°_ªtu∫_codes
 (*
comm™d
Ë(
usbd_devi˚
 *
usbd_dev
,

568 
usb_£tup_d©a
 *
ªq
,

569 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
Ë
NULL
;

571 
ªq
->
bReque°
) {

572 
USB_REQ_CLEAR_FEATURE
:

573 i‡(
ªq
->
wVÆue
 =
USB_FEAT_ENDPOINT_HALT
) {

574 
comm™d
 = 
usb_°™d¨d_ídpoöt_un°Æl
;

577 
USB_REQ_SET_FEATURE
:

578 i‡(
ªq
->
wVÆue
 =
USB_FEAT_ENDPOINT_HALT
) {

579 
comm™d
 = 
usb_°™d¨d_ídpoöt_°Æl
;

582 
USB_REQ_GET_STATUS
:

583 
comm™d
 = 
usb_°™d¨d_ídpoöt_gë_°©us
;

585 
USB_REQ_SET_SYNCH_FRAME
:

594 i‡(!
comm™d
) {

595  
USBD_REQ_NOTSUPP
;

598  
	`comm™d
(
usbd_dev
, 
ªq
, 
buf
, 
Àn
);

599 
	}
}

601 
usbd_ªque°_ªtu∫_codes


602 
	$_usbd_°™d¨d_ªque°
(
usbd_devi˚
 *
usbd_dev
, 
usb_£tup_d©a
 *
ªq
,

603 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
)

606 i‡((
ªq
->
bmReque°Ty≥
 & 
USB_REQ_TYPE_TYPE
Ë!
USB_REQ_TYPE_STANDARD
) {

607  
USBD_REQ_NOTSUPP
;

610 
ªq
->
bmReque°Ty≥
 & 
USB_REQ_TYPE_RECIPIENT
) {

611 
USB_REQ_TYPE_DEVICE
:

612  
	`_usbd_°™d¨d_ªque°_devi˚
(
usbd_dev
, 
ªq
, 
buf
, 
Àn
);

613 
USB_REQ_TYPE_INTERFACE
:

614  
	`_usbd_°™d¨d_ªque°_öãrÁ˚
(
usbd_dev
, 
ªq
,

615 
buf
, 
Àn
);

616 
USB_REQ_TYPE_ENDPOINT
:

617  
	`_usbd_°™d¨d_ªque°_ídpoöt
(
usbd_dev
, 
ªq
, 
buf
, 
Àn
);

619  
USBD_REQ_NOTSUPP
;

621 
	}
}

	@lib/libopencm3/lib/vf6xx/Makefile

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

5 ## 
C›yright
 (
C
Ë2014 
SãÁn
 
Ag√r
 <
°eÁn
@
ag√r
.
ch
>

7 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


8 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


9 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


10 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

12 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

13 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


14 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


15 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

17 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


18 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

21 
	gLIBNAME
 = 
lib›ícm3_vf6xx


22 
SRCLIBDIR
 ?= ..

24 
FP_FLAGS
 ?-
mÊﬂt
-
abi
=
h¨d
 -
mÂu
=
Âv4
-
•
-
d16


25 
CC
 = 
	$$
(
PREFIX
)
gcc


26 
AR
 = 
	$$
(
PREFIX
)
¨


27 
TGT_CFLAGS
 = -
Os
 \

28 -
WÆl
 -
Wexåa
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄
 \

29 -
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes \

30 -
Wundef
 -
Wshadow
 \

31 -
I
../../
ö˛ude
 -
‚o
-
comm⁄
 \

32 -
m˝u
=
c‹ãx
-
m4
 -
mthumb
 
	`$
(
FP_FLAGS
Ë-
W°ri˘
-
¥ŸŸy≥s
 \

33 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-£˘i⁄†-
MD
 -
DVF6XX


34 
TGT_CFLAGS
 +
	$$
(
DEBUG_FLAGS
)

35 
TGT_CFLAGS
 +
	$$
(
STANDARD_FLAGS
)

36 
ARFLAGS
 = 
rcs


38 
OBJS
 +
ccm
.
o


39 
OBJS
 +
gpio
.
o


40 
OBJS
 +
iomuxc
.
o


41 
OBJS
 +
u¨t
.
o


43 
VPATH
 +../
cm3


45 
ö˛ude
 ../
Makefûe
.include

	@lib/libopencm3/lib/vf6xx/ccm.c

38 
	~<lib›ícm3/vf6xx/mem‹ym≠.h
>

39 
	~<lib›ícm3/vf6xx/ccm.h
>

40 
	~<lib›ícm3/vf6xx/™adig.h
>

43 c⁄° 
uöt32_t
 
	g∂l1_maö_˛k
 = 528000000;

44 c⁄° 
uöt32_t
 
	g∂l2_maö_˛k
 = 528000000;

45 c⁄° 
uöt32_t
 
	g∂l3_maö_˛k
 = 480000000;

48 
uöt32_t
 
	gccm_c‹e_˛k
;

51 
uöt32_t
 
	gccm_∂©f‹m_bus_˛k
;

54 
uöt32_t
 
	gccm_ùg_bus_˛k
;

57 
uöt32_t
 
ccm_gë_∂l_pfd
(uöt32_à
pfd_£l
, uöt32_à
∂l_pfd
, uöt32_à
∂l_˛k
);

66 
	$ccm_˛ock_g©e_íabÀ
(
ccm_˛ock_g©e
 
gr
)

68 
uöt32_t
 
off£t
 = (uöt32_t)
gr
 / 16;

69 
uöt32_t
 
gr_mask
 = 0x3 << ((
gr
 % 16) * 2);

70 
	`CCM_CCGR
(
off£t
 * 4Ë|
gr_mask
;

71 
	}
}

80 
	$ccm_˛ock_g©e_dißbÀ
(
ccm_˛ock_g©e
 
gr
)

82 
uöt32_t
 
off£t
 = (uöt32_t)
gr
 / 16;

83 
uöt32_t
 
gr_mask
 = 0x3 << ((
gr
 % 16) * 2);

84 
	`CCM_CCGR
(
off£t
 * 4Ë&~
gr_mask
;

85 
	}
}

100 
uöt32_t
 
	$ccm_gë_∂l_pfd
(
uöt32_t
 
pfd_£l
, uöt32_à
∂l_pfd
, uöt32_à
∂l_˛k
)

102 
uöt64_t
 
∂l_pfd_˛k
;

103 
uöt32_t
 
∂l_pfd_‰ac
 = 
∂l_pfd
;

105 
pfd_£l
) {

106 
CCM_CCSR_PLL_PFD_CLK_SEL_MAIN
:

107  
∂l_˛k
;

108 
CCM_CCSR_PLL_PFD_CLK_SEL_PFD1
:

109 
∂l_pfd_‰ac
 &
ANADIG_PLL_PFD1_FRAC_MASK
;

110 
∂l_pfd_‰ac
 >>
ANADIG_PLL_PFD1_FRAC_SHIFT
;

112 
CCM_CCSR_PLL_PFD_CLK_SEL_PFD2
:

113 
∂l_pfd_‰ac
 &
ANADIG_PLL_PFD2_FRAC_MASK
;

114 
∂l_pfd_‰ac
 >>
ANADIG_PLL_PFD2_FRAC_SHIFT
;

116 
CCM_CCSR_PLL_PFD_CLK_SEL_PFD3
:

117 
∂l_pfd_‰ac
 &
ANADIG_PLL_PFD3_FRAC_MASK
;

118 
∂l_pfd_‰ac
 >>
ANADIG_PLL_PFD3_FRAC_SHIFT
;

120 
CCM_CCSR_PLL_PFD_CLK_SEL_PFD4
:

121 
∂l_pfd_‰ac
 &
ANADIG_PLL_PFD4_FRAC_MASK
;

122 
∂l_pfd_‰ac
 >>
ANADIG_PLL_PFD4_FRAC_SHIFT
;

127 
∂l_pfd_˛k
 = 
∂l_˛k
;

128 
∂l_pfd_˛k
 *= 18;

129 
∂l_pfd_˛k
 /
∂l_pfd_‰ac
;

131  (
uöt32_t
)
∂l_pfd_˛k
;

132 
	}
}

150 
	$ccm_ˇlcuœã_˛ocks
()

152 
uöt32_t
 
cc§
 = 
CCM_CCSR
;

153 
uöt32_t
 
ˇ¸r
 = 
CCM_CACRR
;

154 
uöt32_t
 
¨m_˛k_div
 = (
ˇ¸r
 & 
CCM_CACRR_ARM_CLK_DIV_MASK
) + 1;

155 
uöt32_t
 
bus_˛k_div
 = 
ˇ¸r
 & 
CCM_CACRR_BUS_CLK_DIV_MASK
;

156 
uöt32_t
 
ùg_˛k_div
 = 
ˇ¸r
 & 
CCM_CACRR_IPG_CLK_DIV_MASK
;

157 
uöt32_t
 
∂l_pfd_£l
;

159 
bus_˛k_div
 >>
CCM_CACRR_BUS_CLK_DIV_SHIFT
;

160 
bus_˛k_div
 += 1;

162 
ùg_˛k_div
 >>
CCM_CACRR_IPG_CLK_DIV_SHIFT
;

163 
ùg_˛k_div
 += 1;

166 
cc§
 & 
CCM_CCSR_SYS_CLK_SEL_MASK
) {

167 
CCM_CCSR_SYS_CLK_SEL_FAST
:

168 
ccm_c‹e_˛k
 = 24000000;

170 
CCM_CCSR_SYS_CLK_SEL_SLOW
:

171 
ccm_c‹e_˛k
 = 32000;

173 
CCM_CCSR_SYS_CLK_SEL_PLL2_PFD
:

174 
∂l_pfd_£l
 = 
cc§
 & 
CCM_CCSR_PLL2_PFD_CLK_SEL_MASK
;

175 
∂l_pfd_£l
 >>
CCM_CCSR_PLL2_PFD_CLK_SEL_SHIFT
;

177 
ccm_c‹e_˛k
 = 
	`ccm_gë_∂l_pfd
(
∂l_pfd_£l
, 
ANADIG_PLL2_PFD
,

178 
∂l2_maö_˛k
);

180 
CCM_CCSR_SYS_CLK_SEL_PLL2
:

181 
ccm_c‹e_˛k
 = 
∂l2_maö_˛k
;

183 
CCM_CCSR_SYS_CLK_SEL_PLL1_PFD
:

184 
∂l_pfd_£l
 = 
cc§
 & 
CCM_CCSR_PLL1_PFD_CLK_SEL_MASK
;

185 
∂l_pfd_£l
 >>
CCM_CCSR_PLL1_PFD_CLK_SEL_SHIFT
;

187 
ccm_c‹e_˛k
 = 
	`ccm_gë_∂l_pfd
(
∂l_pfd_£l
, 
ANADIG_PLL1_PFD
,

188 
∂l1_maö_˛k
);

190 
CCM_CCSR_SYS_CLK_SEL_PLL3
:

191 
ccm_c‹e_˛k
 = 
∂l3_maö_˛k
;

195 
ccm_c‹e_˛k
 /
¨m_˛k_div
;

196 
ccm_∂©f‹m_bus_˛k
 = 
ccm_c‹e_˛k
 / 
bus_˛k_div
;

197 
ccm_ùg_bus_˛k
 = 
ccm_∂©f‹m_bus_˛k
 / 
ùg_˛k_div
;

200 
	}
}

	@lib/libopencm3/lib/vf6xx/gpio.c

40 
	~<lib›ícm3/vf6xx/gpio.h
>

41 
	~<lib›ícm3/vf6xx/ccm.h
>

51 
	$gpio_£t
(
uöt32_t
 
gpio
)

53 
uöt32_t
 
p‹t
 = 
	`GPIO
(
gpio
 / 32);

54 
	`GPIO_PSOR
(
p‹t
Ë
	`GPIO_OFFSET
(
gpio
);

55 
	}
}

65 
	$gpio_˛ór
(
uöt32_t
 
gpio
)

67 
uöt32_t
 
p‹t
 = 
	`GPIO
(
gpio
 / 32);

68 
	`GPIO_PCOR
(
p‹t
Ë
	`GPIO_OFFSET
(
gpio
);

69 
	}
}

81 
boﬁ
 
	$gpio_gë
(
uöt32_t
 
gpio
)

83 
uöt32_t
 
p‹t
 = 
	`GPIO
(
gpio
 / 32);

84  !!(
	`GPIO_PDIR
(
p‹t
Ë& 
	`GPIO_OFFSET
(
gpio
));

85 
	}
}

95 
	$gpio_toggÀ
(
uöt32_t
 
gpio
)

97 
uöt32_t
 
p‹t
 = 
	`GPIO
(
gpio
 / 32);

98 
	`GPIO_PTOR
(
p‹t
Ë
	`GPIO_OFFSET
(
gpio
);

99 
	}
}

110 
uöt32_t
 
	$gpio_p‹t_ªad
(
uöt32_t
 
gpi›‹t
)

112  
	`GPIO_PDIR
(
gpi›‹t
);

113 
	}
}

125 
	$gpio_p‹t_wrôe
(
uöt32_t
 
gpi›‹t
, uöt32_à
d©a
)

127 
	`GPIO_PDOR
(
gpi›‹t
Ë
d©a
;

128 
	}
}

	@lib/libopencm3/lib/vf6xx/iomuxc.c

40 
	~<lib›ícm3/vf6xx/iomuxc.h
>

41 
	~<lib›ícm3/vf6xx/ccm.h
>

51 
	$iomuxc_mux
(
vf6xx_∑d
 
∑d
, 
uöt32_t
 
muxc
)

53 
	`IOMUXC
(
∑d
Ë
muxc
;

54 
	}
}

	@lib/libopencm3/lib/vf6xx/uart.c

39 
	~<lib›ícm3/vf6xx/u¨t.h
>

40 
	~<lib›ícm3/vf6xx/ccm.h
>

53 
	$u¨t_£t_baudøã
(
uöt32_t
 
u¨t
, uöt32_à
baud
)

55 
uöt32_t
 
bd_˛k
 = 
ccm_ùg_bus_˛k
 / 
baud
;

56 
uöt32_t
 
sbr
;

59 
bd_˛k
 /= 8;

60 
sbr
 = 
bd_˛k
 / 2 + (bd_clk & 0x1);

62 
	`UART_BDL
(
u¨t
Ë
sbr
 & 
UART_BDL_SBR_MASK
;

63 
	`UART_BDH
(
u¨t
Ë(
sbr
 >> 8Ë& 
UART_BDH_SBR_MASK
;

64 
	}
}

76 
	$u¨t_£t_∑rôy
(
uöt32_t
 
u¨t
, 
uöt8_t
 
∑rôy
)

78 
uöt8_t
 
ªg8
;

80 
ªg8
 = 
	`UART_C1
(
u¨t
);

81 
ªg8
 = (ªg8 & ~
UART_PARITY_MASK
Ë| 
∑rôy
;

82 
	`UART_C1
(
u¨t
Ë
ªg8
;

83 
	}
}

95 
	$u¨t_£t_Êow_c⁄åﬁ
(
uöt32_t
 
u¨t
, 
uöt8_t
 
Êowc⁄åﬁ
)

97 
uöt8_t
 
ªg8
;

99 
ªg8
 = 
	`UART_MODEM
(
u¨t
);

100 
ªg8
 = (ªg8 & ~
UART_FLOWCONTROL_MASK
Ë| 
Êowc⁄åﬁ
;

101 
	`UART_MODEM
(
u¨t
Ë
ªg8
;

102 
	}
}

113 
	$u¨t_íabÀ
(
uöt32_t
 
u¨t
)

115 
	`UART_C2
(
u¨t
Ë|(
UART_C2_TE
 | 
UART_C2_RE
);

116 
	}
}

127 
	$u¨t_dißbÀ
(
uöt32_t
 
u¨t
)

129 
	`UART_C2
(
u¨t
Ë&~(
UART_C2_TE
 | 
UART_C2_RE
);

130 
	}
}

140 
	$u¨t_£nd
(
uöt32_t
 
u¨t
, 
uöt8_t
 
d©a
)

142 
	`UART_D
(
u¨t
Ë
d©a
;

143 
	}
}

155 
	$u¨t_waô_£nd_ªady
(
uöt32_t
 
u¨t
)

158 (
	`UART_S1
(
u¨t
Ë& 
UART_S1_TC
) == 0);

159 
	}
}

171 
	$u¨t_£nd_blockög
(
uöt32_t
 
u¨t
, 
uöt8_t
 
d©a
)

173 
	`u¨t_waô_£nd_ªady
(
u¨t
);

174 
	`u¨t_£nd
(
u¨t
, 
d©a
);

175 
	}
}

185 
uöt8_t
 
	$u¨t_ªcv
(
uöt32_t
 
u¨t
)

188  
	`UART_D
(
u¨t
);

189 
	}
}

200 
	$u¨t_waô_ªcv_ªady
(
uöt32_t
 
u¨t
)

203 (
	`UART_S1
(
u¨t
Ë& 
UART_S1_RDRF
) == 0);

204 
	}
}

217 
uöt8_t
 
	$u¨t_ªcv_blockög
(
uöt32_t
 
u¨t
)

219 
	`u¨t_waô_ªcv_ªady
(
u¨t
);

221  
	`u¨t_ªcv
(
u¨t
);

222 
	}
}

	@lib/libopencm3/lib/vf6xx/vector_chipset.c

20 
	~<lib›ícm3/cm3/scb.h
>

22 
ölöe
 
	$¥e_maö
()

28 
	`__asm__
 ( \

33 
SCB_VTOR
 = (
uöt32_t
)&
ve˘‹_èbÀ
;

36 
SCB_CPACR
 |
SCB_CPACR_FULL
 * (
SCB_CPACR_CP10
 | 
SCB_CPACR_CP11
);

37 
	}
}

	@lib/libopencm3/mk/gcc-config.mk

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2014 
Fø¡i£k
 
Burün
 <
BuFøn
@
£z«m
.
cz
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 ###############################################################################
#Thê
suµ‹t
 
makefûe
 
GCC
 
compûî
 
toﬁchaö
, 
the
 
ruÀs
 
∑π
.

22 #
#∂ó£ 
ªad
 
mk
/
README
 
•ecifiˇti⁄
 
how
 
to
 
u£
 
this
 
fûe
 
ö
 
your
 
¥oje˘


26 
	gPREFIX
 ?
¨m
-
n⁄e
-
óbi


27 #PREFIX ?
¨m
-
ñf


29 
CC
 :
$
(
PREFIX
)-
gcc


30 
CXX
 :
$
(
PREFIX
)-
g
++

31 
LD
 :
$
(
PREFIX
)-
gcc


32 
AR
 :
$
(
PREFIX
)-
¨


33 
AS
 :
$
(
PREFIX
)-
as


34 
OBJCOPY
 :
$
(
PREFIX
)-
objc›y


35 
OBJDUMP
 :
$
(
PREFIX
)-
objdump


36 
GDB
 :
$
(
PREFIX
)-
gdb


37 
SIZE
 :
$
(
PREFIX
)-
size


	@lib/libopencm3/mk/gcc-rules.mk

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2014 
Fø¡i£k
 
Burün
 <
BuFøn
@
£z«m
.
cz
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 ###############################################################################
#Thê
suµ‹t
 
makefûe
 
GCC
 
compûî
 
toﬁchaö
, 
the
 
ruÀs
 
∑π
.

22 #
#∂ó£ 
ªad
 
mk
/
README
 
•ecifiˇti⁄
 
how
 
to
 
u£
 
this
 
fûe
 
ö
 
your
 
¥oje˘


26 %.
	gbö
: %.
ñf


27 @
¥ötf
 " OBJCOPY $@\n"

28 
$
(
Q
)$(
OBJCOPY
Ë-
Obö¨y
 $< $@

30 %.
hex
: %.
ñf


31 @
¥ötf
 " OBJCOPY $@\n"

32 
$
(
Q
)$(
OBJCOPY
Ë-
Oihex
 $< $@

34 %.
§ec
: %.
ñf


35 @
¥ötf
 " OBJCOPY $@\n"

36 
$
(
Q
)$(
OBJCOPY
Ë-
O§ec
 $< $@

38 %.
li°
: %.
ñf


39 @
¥ötf
 " OBJDUMP $@\n"

40 
$
(
Q
)$(
OBJDUMP
Ë-
S
 $< > $@

42 %.
ñf
: 
$
(
OBJS
Ë$(
LDSCRIPT
Ë$(
LIBDEPS
)

43 @
¥ötf
 " LD $(*).elf\n"

44 
$
(
Q
)$(
LD
Ë$(
OBJS
Ë$(
LDLIBS
Ë$(
LDFLAGS
Ë-
T$
(
LDSCRIPT
Ë$(
ARCH_FLAGS
Ë-
o
 $@

46 %.
o
: %.
c


47 @
¥ötf
 " CC $<\n"

48 
$
(
Q
)$(
CC
Ë$(
CFLAGS
Ë$(
CPPFLAGS
Ë$(
ARCH_FLAGS
Ë-
o
 $@ -
c
 $<

50 %.
o
: %.
cxx


51 @
¥ötf
 " CXX $<\n"

52 
$
(
Q
)$(
CXX
Ë$(
CXXFLAGS
Ë$(
CPPFLAGS
Ë$(
ARCH_FLAGS
Ë-
o
 $@ -
c
 $<

54 %.
o
: %.
˝p


55 @
¥ötf
 " CXX $(*).cpp\n"

56 
$
(
Q
)$(
CXX
Ë$(
CXXFLAGS
Ë$(
CPPFLAGS
Ë$(
ARCH_FLAGS
Ë-
o
 $@ -
c
 $<

	@lib/libopencm3/mk/genlink-config.mk

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2014 
Fø¡i£k
 
Burün
 <
BuFøn
@
£z«m
.
cz
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 
i„q
 (
$
(
DEVICE
),)

21 
	$$
(
w¨nög
 
no
 
DEVICE
 
•ecifõd
 
lökî
 
s¸ùt
 
gíî©‹
)

22 
ídif


24 
LDSCRIPT
 = 
gíî©ed
.
	`$
(
DEVICE
).
ld


25 
DEVICES_DATA
 = 
	`$
(
OPENCM3_DIR
)/
ld
/
devi˚s
.
d©a


27 
gílök_Ámûy
 :=
	`$
(
shñl
 $(
OPENCM3_DIR
)/
s¸ùts
/
gílök
.
py
 $(
DEVICES_DATA
Ë
	$$
(
DEVICE
Ë
FAMILY
)

28 
gílök_subÁmûy
 :=
	`$
(
shñl
 $(
OPENCM3_DIR
)/
s¸ùts
/
gílök
.
py
 $(
DEVICES_DATA
Ë
	$$
(
DEVICE
Ë
SUBFAMILY
)

29 
gílök_˝u
 :=
	`$
(
shñl
 $(
OPENCM3_DIR
)/
s¸ùts
/
gílök
.
py
 $(
DEVICES_DATA
Ë
	$$
(
DEVICE
Ë
CPU
)

30 
gílök_Âu
 :=
	`$
(
shñl
 $(
OPENCM3_DIR
)/
s¸ùts
/
gílök
.
py
 $(
DEVICES_DATA
Ë
	$$
(
DEVICE
Ë
FPU
)

31 
gílök_˝pÊags
 :=
	`$
(
shñl
 $(
OPENCM3_DIR
)/
s¸ùts
/
gílök
.
py
 $(
DEVICES_DATA
Ë
	$$
(
DEVICE
Ë
CPPFLAGS
)

33 
CPPFLAGS
 +
	$$
(
gílök_˝pÊags
)

35 
ARCH_FLAGS
 :=-
m˝u
=
	$$
(
gílök_˝u
)

36 
	`i„q
 (
	`$
(
gílök_˝u
),$(
fûãr
 $(gílök_˝u),
c‹ãx
-
m0
 c‹ãx-
m0∂us
 c‹ãx-
m3
 c‹ãx-
m4
 c‹ãx-
m7
))

37 
ARCH_FLAGS
 +=-
mthumb


38 
ídif


40 
	`i„q
 (
	`$
(
gílök_Âu
),
so·
)

41 
ARCH_FLAGS
 +-
mso·
-

42 
	`i„q
 (
	`$
(
gílök_Âu
),
h¨d
-
Âv4
-
•
-
d16
)

43 
ARCH_FLAGS
 +-
mÊﬂt
-
abi
=
h¨d
 -
mÂu
=
Âv4
-
•
-
d16


44 
	`i„q
 (
	`$
(
gílök_Âu
),
h¨d
-
Âv5
-
•
-
d16
)

45 
ARCH_FLAGS
 +-
mÊﬂt
-
abi
=
h¨d
 -
mÂu
=
Âv5
-
•
-
d16


47 
	$$
(
w¨nög
 
No
 
m©ch
 
the
 
FPU
 
Êags
)

48 
ídif


51 
	`i„q
 (
	`$
(
gílök_Ámûy
),)

52 
	`$
(
w¨nög
 
	$$
(
DEVICE
Ë
nŸ
 
found
 
ö
 
	$$
(
DEVICES_DATA
))

53 
ídif


55 #⁄ly 
≠≥nd
 
to
 
LDFLAGS
 
the
 
libøry
 
fûe
 
exi°s
Åÿ
nŸ
  
buûds


56 #whîê
tho£
 
¨e
 
¥ovided
 
by
 
dif„ª¡
 
móns


57 
	`i‚eq
 (,
	`$
(
wûdˇrd
 $(
OPENCM3_DIR
)/
lib
/
	`lib›ícm3_$
(
gílök_Ámûy
).
a
))

58 
LIBNAME
 = 
	$›ícm3_$
(
gílök_Ámûy
)

60 
	`i‚eq
 (,
	`$
(
wûdˇrd
 $(
OPENCM3_DIR
)/
lib
/
	`lib›ícm3_$
(
gílök_subÁmûy
).
a
))

61 
LIBNAME
 = 
	$›ícm3_$
(
gílök_subÁmûy
)

63 
	`$
(
w¨nög
 $(
OPENCM3_DIR
)/
lib
/
	`lib›ícm3_$
(
gílök_Ámûy
).
a
 
libøry
 
v¨ü¡
 
the
 
£À˘ed
 
devi˚
 
d€s
 
nŸ
 
exi°
.)

64 
ídif


65 
ídif


67 
LDLIBS
 +-
	$l$
(
LIBNAME
)

68 
LIBDEPS
 +
	`$
(
OPENCM3_DIR
)/
lib
/
	`lib$
(
LIBNAME
).
a


70 #⁄ly 
≠≥nd
 
to
 
LDLIBS
 
the
 
dúe˘‹y
 
exi°s


71 
	`i‚eq
 (,
	`$
(
wûdˇrd
 $(
OPENCM3_DIR
)/
lib
))

72 
LDFLAGS
 +-
	`L$
(
OPENCM3_DIR
)/
lib


74 
	`$
(
w¨nög
 $(
OPENCM3_DIR
)/
lib
 
as
 
giví
 
be
 OPENCM3_DIR 
d€s
 
nŸ
 
exi°
.)

75 
ídif


77 #⁄ly 
≠≥nd
 
ö˛ude
 
∑th
 
to
 
CPPFLAGS
 
the
 
dúe˘‹y
 
exi°s


78 
	`i‚eq
 (,
	`$
(
wûdˇrd
 $(
OPENCM3_DIR
)/
ö˛ude
))

79 
CPPFLAGS
 +-
	`I$
(
OPENCM3_DIR
)/
ö˛ude


81 
	`$
(
w¨nög
 $(
OPENCM3_DIR
)/
ö˛ude
 
as
 
giví
 
be
 OPENCM3_DIR 
d€s
 
nŸ
 
exi°
.)

82 
ídif


	@lib/libopencm3/mk/genlink-rules.mk

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2014 
Fø¡i£k
 
Burün
 <
BuFøn
@
£z«m
.
cz
>

6 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


7 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


8 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


9 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

11 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

12 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


13 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


14 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

16 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


17 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

20 
	$$
(
LDSCRIPT
): 
	`$
(
OPENCM3_DIR
)/
ld
/
lökî
.ld.
S
 $(OPENCM3_DIR)/ld/
devi˚s
.
d©a


21 @
¥ötf
 " GENLNK $(DEVICE)\n"

22 
	`$
(
Q
)$(
CPP
Ë$(
ARCH_FLAGS
Ë$(
shñl
 $(
OPENCM3_DIR
)/
s¸ùts
/
gílök
.
py
 $(
DEVICES_DATA
Ë
	$$
(
DEVICE
Ë
DEFS
Ë-
P
 -
E
 
$
< -
o
 $@

	@lib/libopencm3/scripts/genlinktest.sh

1 #!/
bö
/
sh


3 #Thi†
s¸ùt
 
is
 
öãnded
 
to
 
ã°
 
the
 
pyth⁄
 
¥ogøm
 
gílök
.
py
 thê
lökî


4 #s¸ùà
gíî©‹
 
„©uª
.

5 #
#Sì 
ld
/
README
 
fûe
 
m‹e
 
öfo
.

9 #Thi†
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

10 #
#C›yrighà(
C
Ë2013 
Fø¡i£k
 
Burün
 <
Bu‰™
@
£z«m
.
cz
>

12 #C›yrighà(
C
Ë2013 
Wî√r
 
Almesbîgî
 <
wpwøk
>

13 #
#Thi†
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


15 #ô 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


16 #thê
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
 
the
 
Li˚n£
, 
‹


17 #(
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

18 #
#Thi†
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

20 #buà
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


21 #MERCHANTABILITY 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


22 #GNU 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

23 #
#You 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


25 #Æ⁄g 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

27 #ru¿
ã°


28 
	gDEVICE
=`
ba£«me
 
$1
`;

29 (
	gs¸ùts
/
	ggílök
.
py
 
	g$1
.
d©a
 
$DEVICE
 
	gCPPFLAGS
; 
	gecho
Ë> $1.
	gout


30 (
	gs¸ùts
/
	ggílök
.
py
 
	g$1
.
d©a
 
$DEVICE
 
	gDEFS
; 
	gecho
Ë>> $1.
	gout


31 (
	gs¸ùts
/
	ggílök
.
py
 
	g$1
.
d©a
 
$DEVICE
 
	gFAMILY
; 
	gecho
Ë>> $1.
	gout


32 (
	gs¸ùts
/
	ggílök
.
py
 
	g$1
.
d©a
 
$DEVICE
 
	gSUBFAMILY
; 
	gecho
Ë>> $1.
	gout


33 (
	gs¸ùts
/
	ggílök
.
py
 
	g$1
.
d©a
 
$DEVICE
 
	gCPU
; 
	gecho
Ë>> $1.
	gout


34 (
	gs¸ùts
/
	ggílök
.
py
 
	g$1
.
d©a
 
$DEVICE
 
	gFPU
; 
	gecho
Ë>> $1.
	gout


36 #check 
ã°


37 ! 
	gdiff
 -
q
 
	g$1
.
out
 $1.
	gªsu…
 >/
	gdev
/
	gnuŒ
; 
thí


38 
	gexô
 1;

39 
	gfi


41 #ªmovê
w‹kout
 
⁄ly
 
ô
 
is
 
OK


42 
	grm
 -
f
 
	g$1
.
out


44 
	gexô
 0

	@lib/libopencm3/tests/gadget-zero/Makefile

1 #Thi†
is
 
ju°
 
a
 
°ub
 
makefûe
 
u£d
 
åavis
 
buûds


2 #tÿ
kìp
 
thögs
 
Æl
 
compûög
. 
N‹mÆly
 
you
'd use

3 #⁄ê
of
 
the
 
makefûes
 
dúe˘ly
.

5 #The£ 
ho›s
 
¨e
 
to
 
íabÀ
 
∑øŒñ
 
make
 
c‹ª˘ly
.

6 
	gGZ_ALL
 :
	$$
(
wûdˇrd
 
Makefûe
.*)

8 
Æl
: 
	$$
(
GZ_ALL
:=.
Æl
)

9 
˛ón
: 
	`$
(
GZ_ALL
:=.clean)

11 %.
Æl
:

12 
	`$
(
MAKE
Ë-
f
 
$
* 
Æl


13 %.
˛ón
:

14 
	`$
(
MAKE
Ë-
f
 
$
* 
˛ón


	@lib/libopencm3/tests/gadget-zero/delay.c

25 
	~<°döt.h
>

26 
	~<lib›ícm3/°m32/rcc.h
>

27 
	~<lib›ícm3/°m32/timî.h
>

29 
	~"dñay.h
"

31 
	$dñay_£tup
()

34 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_TIM6
);

36 
	`timî_£t_¥esˇÀr
(
TIM6
, 
rcc_≠b1_‰equícy
 / 1000000 - 1);

37 
	`timî_£t_≥riod
(
TIM6
, 0xffff);

38 
	`timî_⁄e_shŸ_mode
(
TIM6
);

39 
	}
}

41 
	$dñay_us
(
uöt16_t
 
us
)

43 
	`TIM_ARR
(
TIM6
Ë
us
;

44 
	`TIM_EGR
(
TIM6
Ë
TIM_EGR_UG
;

45 
	`TIM_CR1
(
TIM6
Ë|
TIM_CR1_CEN
;

47 
	`TIM_CR1
(
TIM6
Ë& 
TIM_CR1_CEN
);

48 
	}
}

	@lib/libopencm3/tests/gadget-zero/delay.h

20 #¥agm®
⁄˚


22 #ifde‡
__˝lu•lus


29 
dñay_£tup
();

35 
dñay_us
(
uöt16_t
 
us
);

37 #ifde‡
__˝lu•lus


	@lib/libopencm3/tests/gadget-zero/delay_efm32.c

20 
	~<°döt.h
>

21 
	~<lib›ícm3/efm32/cmu.h
>

22 
	~<lib›ícm3/efm32/timî.h
>

24 
	~"dñay.h
"

26 c⁄° 
uöt32_t
 
ahb_‰equícy
;

28 
	$dñay_£tup
()

30 
	`cmu_≥rùh_˛ock_íabÀ
(
CMU_TIMER2
);

32 
	`timî_°¨t
(
TIMER2
);

33 
	}
}

35 
	$dñay_us
(
uöt16_t
 
us
)

37 vﬁ©ûê
uöt16_t
 
time_now
 = 0;

39 
uöt16_t
 
dñay_ahb_cy˛es
 = 
us
 * (
ahb_‰equícy
 / 1000000);

41 
TIMER2_CNT
 = 0;

42 
time_now
 < 
dñay_ahb_cy˛es
) {

43 
time_now
 = 
TIMER2_CNT
;

45 
	}
}

	@lib/libopencm3/tests/gadget-zero/main-efm32hg309-generic.c

21 
	~<lib›ícm3/cm3/comm⁄.h
>

22 
	~<lib›ícm3/cm3/ve˘‹.h
>

23 
	~<lib›ícm3/cm3/scb.h
>

24 
	~<lib›ícm3/cm3/nvic.h
>

26 
	~<°dio.h
>

27 
	~"usb-gadgë0.h
"

30 #ifde‡
ER_DEBUG


31 
	#ER_DPRINTF
(
fmt
, ...) \

32 dÿ{ 
	`¥ötf
(
fmt
, ## 
__VA_ARGS__
); } 0)

	)

34 
	#ER_DPRINTF
(
fmt
, ...) \

35 dÿ{ } 0)

	)

38 c⁄° 
uöt32_t
 
	gahb_‰equícy
 = 14000000;

40 
	~"åa˚.h
"

41 
	$åa˚_£nd_blockög8
(
°imulus_p‹t
, 
c
)

43 ()
°imulus_p‹t
;

44 ()
c
;

45 
	}
}

47 
	$maö
()

49 
usbd_devi˚
 *
usbd_dev
 = 
	`gadgë0_öô
(&
efm32hg_usb_drivî
,

52 
	`ER_DPRINTF
("bootup complete\n");

55 
	`gadgë0_run
(
usbd_dev
);

57 
	}
}

	@lib/libopencm3/tests/gadget-zero/main-stm32f072disco.c

20 
	~<lib›ícm3/cm3/nvic.h
>

21 
	~<lib›ícm3/°m32/¸s.h
>

22 
	~<lib›ícm3/°m32/gpio.h
>

23 
	~<lib›ícm3/°m32/rcc.h
>

25 
	~<°dio.h
>

26 
	~"usb-gadgë0.h
"

29 #ifde‡
ER_DEBUG


30 
	#ER_DPRINTF
(
fmt
, ...) \

31 dÿ{ 
	`¥ötf
(
fmt
, ## 
__VA_ARGS__
); } 0)

	)

33 
	#ER_DPRINTF
(
fmt
, ...) \

34 dÿ{ } 0)

	)

37 
	~"åa˚.h
"

38 
	$åa˚_£nd_blockög8
(
°imulus_p‹t
, 
c
)

40 ()
°imulus_p‹t
;

41 ()
c
;

42 
	}
}

45 
	$maö
()

47 
	`rcc_˛ock_£tup_ö_hsi48_out_48mhz
();

48 
	`¸s_autŸrim_usb_íabÀ
();

49 
	`rcc_£t_usb˛k_sour˚
(
RCC_HSI48
);

52 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_GPIOC
);

53 
	`gpio_mode_£tup
(
GPIOC
, 
GPIO_MODE_OUTPUT
, 
GPIO_PUPD_NONE
, 
GPIO7
);

54 
	`gpio_£t
(
GPIOC
, 
GPIO7
);

56 
usbd_devi˚
 *
usbd_dev
 = 
	`gadgë0_öô
(&
°_usbfs_v2_usb_drivî
,

59 
	`ER_DPRINTF
("bootup complete\n");

60 
	`gpio_˛ór
(
GPIOC
, 
GPIO7
);

62 
	`gadgë0_run
(
usbd_dev
);

65 
	}
}

	@lib/libopencm3/tests/gadget-zero/main-stm32f103-generic.c

20 
	~<lib›ícm3/cm3/nvic.h
>

21 
	~<lib›ícm3/°m32/gpio.h
>

22 
	~<lib›ícm3/°m32/rcc.h
>

24 
	~<°dio.h
>

25 
	~"usb-gadgë0.h
"

27 
	#ER_DEBUG


	)

28 #ifde‡
ER_DEBUG


29 
	#ER_DPRINTF
(
fmt
, ...) \

30 dÿ{ 
	`¥ötf
(
fmt
, ## 
__VA_ARGS__
); } 0)

	)

32 
	#ER_DPRINTF
(
fmt
, ...) \

33 dÿ{ } 0)

	)

36 
	$maö
()

38 
	`rcc_˛ock_£tup_ö_h£_8mhz_out_72mhz
();

40 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_GPIOC
);

41 
	`gpio_£t_mode
(
GPIOC
, 
GPIO_MODE_OUTPUT_2_MHZ
,

42 
GPIO_CNF_OUTPUT_PUSHPULL
, 
GPIO13
);

43 
	`gpio_£t
(
GPIOC
, 
GPIO13
);

45 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_GPIOA
);

51 
	`gpio_£t_mode
(
GPIOA
, 
GPIO_MODE_OUTPUT_2_MHZ
,

52 
GPIO_CNF_OUTPUT_PUSHPULL
, 
GPIO12
);

53 
	`gpio_˛ór
(
GPIOA
, 
GPIO12
);

54 
i
 = 0; i < 800000; i++) {

55 
	`__asm__
("nop");

58 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_OTGFS
);

61 
usbd_devi˚
 *
usbd_dev
 = 
	`gadgë0_öô
(&
°_usbfs_v1_usb_drivî
,

64 
	`ER_DPRINTF
("bootup complete\n");

65 
	`gpio_˛ór
(
GPIOC
, 
GPIO13
);

67 
	`gadgë0_run
(
usbd_dev
);

70 
	}
}

	@lib/libopencm3/tests/gadget-zero/main-stm32f3-disco.c

24 
	~<lib›ícm3/cm3/nvic.h
>

25 
	~<lib›ícm3/°m32/gpio.h
>

26 
	~<lib›ícm3/°m32/Êash.h
>

27 
	~<lib›ícm3/°m32/rcc.h
>

28 
	~<lib›ícm3/°m32/syscfg.h
>

30 
	~<°dio.h
>

31 
	~"usb-gadgë0.h
"

33 
	#ER_DEBUG


	)

34 #ifde‡
ER_DEBUG


35 
	#ER_DPRINTF
(
fmt
, ...) \

36 dÿ{ 
	`¥ötf
(
fmt
, ## 
__VA_ARGS__
); } 0)

	)

38 
	#ER_DPRINTF
(
fmt
, ...) \

39 dÿ{ } 0)

	)

42 
	$maö
()

44 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_GPIOE
);

45 
	`gpio_mode_£tup
(
GPIOE
, 
GPIO_MODE_OUTPUT
, 
GPIO_PUPD_NONE
, 
GPIO11
|
GPIO12
);

46 
	`gpio_£t
(
GPIOE
, 
GPIO12
);

47 
	`rcc_˛ock_£tup_∂l
(&
rcc_h£8mhz_c⁄figs
[
RCC_CLOCK_HSE8_72MHZ
]);

49 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_GPIOA
);

55 
	`gpio_mode_£tup
(
GPIOA
, 
GPIO_MODE_OUTPUT
, 
GPIO_PUPD_NONE
, 
GPIO12
);

56 
	`gpio_˛ór
(
GPIOA
, 
GPIO12
);

57 
i
 = 0; i < 800000; i++) {

58 
	`__asm__
("nop");

61 
	`gpio_mode_£tup
(
GPIOA
, 
GPIO_MODE_AF
, 
GPIO_PUPD_NONE
, 
GPIO11
|
GPIO12
);

62 
	`gpio_£t_af
(
GPIOA
, 
GPIO_AF14
, 
GPIO11
|
GPIO12
);

64 
usbd_devi˚
 *
usbd_dev
 = 
	`gadgë0_öô
(&
°_usbfs_v1_usb_drivî
,

67 
	`ER_DPRINTF
("bootup complete\n");

68 
	`gpio_˛ór
(
GPIOE
, 
GPIO12
);

69 
i
 = 0;

71 
	`gadgë0_run
(
usbd_dev
);

74 
	}
}

	@lib/libopencm3/tests/gadget-zero/main-stm32f429i-disco.c

20 
	~<lib›ícm3/cm3/nvic.h
>

21 
	~<lib›ícm3/°m32/gpio.h
>

22 
	~<lib›ícm3/°m32/rcc.h
>

24 
	~<°dio.h
>

25 
	~"usb-gadgë0.h
"

27 
	#ER_DEBUG


	)

28 #ifde‡
ER_DEBUG


29 
	#ER_DPRINTF
(
fmt
, ...) \

30 dÿ{ 
	`¥ötf
(
fmt
, ## 
__VA_ARGS__
); } 0)

	)

32 
	#ER_DPRINTF
(
fmt
, ...) \

33 dÿ{ } 0)

	)

36 
	$maö
()

38 
	`rcc_˛ock_£tup_∂l
(&
rcc_h£_8mhz_3v3
[
RCC_CLOCK_3V3_168MHZ
]);

39 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_GPIOB
);

40 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_OTGHS
);

42 
	`gpio_mode_£tup
(
GPIOB
, 
GPIO_MODE_AF
, 
GPIO_PUPD_NONE
,

43 
GPIO13
 | 
GPIO14
 | 
GPIO15
);

44 
	`gpio_£t_af
(
GPIOB
, 
GPIO_AF12
, 
GPIO13
 | 
GPIO14
 | 
GPIO15
);

47 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_GPIOD
);

48 
	`gpio_mode_£tup
(
GPIOD
, 
GPIO_MODE_OUTPUT
,

49 
GPIO_PUPD_NONE
, 
GPIO12
 | 
GPIO13
 | 
GPIO14
 | 
GPIO15
);

51 
usbd_devi˚
 *
usbd_dev
 = 
	`gadgë0_öô
(&
Ÿghs_usb_drivî
, "stm32f429i-disco");

53 
	`ER_DPRINTF
("bootup complete\n");

55 
	`gadgë0_run
(
usbd_dev
);

58 
	}
}

	@lib/libopencm3/tests/gadget-zero/main-stm32f4disco.c

20 
	~<lib›ícm3/cm3/nvic.h
>

21 
	~<lib›ícm3/°m32/gpio.h
>

22 
	~<lib›ícm3/°m32/rcc.h
>

24 
	~<°dio.h
>

25 
	~"usb-gadgë0.h
"

27 
	#ER_DEBUG


	)

28 #ifde‡
ER_DEBUG


29 
	#ER_DPRINTF
(
fmt
, ...) \

30 dÿ{ 
	`¥ötf
(
fmt
, ## 
__VA_ARGS__
); } 0)

	)

32 
	#ER_DPRINTF
(
fmt
, ...) \

33 dÿ{ } 0)

	)

36 
	$maö
()

38 
	`rcc_˛ock_£tup_∂l
(&
rcc_h£_8mhz_3v3
[
RCC_CLOCK_3V3_168MHZ
]);

39 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_GPIOA
);

40 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_OTGFS
);

42 
	`gpio_mode_£tup
(
GPIOA
, 
GPIO_MODE_AF
, 
GPIO_PUPD_NONE
, 
GPIO11
 | 
GPIO12
);

43 
	`gpio_£t_af
(
GPIOA
, 
GPIO_AF10
, 
GPIO11
 | 
GPIO12
);

46 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_GPIOD
);

47 
	`gpio_mode_£tup
(
GPIOD
, 
GPIO_MODE_OUTPUT
,

48 
GPIO_PUPD_NONE
, 
GPIO12
 | 
GPIO13
 | 
GPIO14
 | 
GPIO15
);

50 
usbd_devi˚
 *
usbd_dev
 = 
	`gadgë0_öô
(&
Ÿgfs_usb_drivî
, "stm32f4disco");

52 
	`ER_DPRINTF
("bootup complete\n");

54 
	`gadgë0_run
(
usbd_dev
);

57 
	}
}

	@lib/libopencm3/tests/gadget-zero/main-stm32l053disco.c

20 
	~<lib›ícm3/cm3/nvic.h
>

21 
	~<lib›ícm3/°m32/¸s.h
>

22 
	~<lib›ícm3/°m32/gpio.h
>

23 
	~<lib›ícm3/°m32/rcc.h
>

24 
	~<lib›ícm3/°m32/syscfg.h
>

26 
	~<°dio.h
>

27 
	~"usb-gadgë0.h
"

30 #ifde‡
ER_DEBUG


31 
	#ER_DPRINTF
(
fmt
, ...) \

32 dÿ{ 
	`¥ötf
(
fmt
, ## 
__VA_ARGS__
); } 0)

	)

34 
	#ER_DPRINTF
(
fmt
, ...) \

35 dÿ{ } 0)

	)

38 
	~"åa˚.h
"

39 
	$åa˚_£nd_blockög8
(
°imulus_p‹t
, 
c
)

41 ()
°imulus_p‹t
;

42 ()
c
;

43 
	}
}

45 
	$maö
()

48 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_GPIOA
);

49 
	`gpio_mode_£tup
(
GPIOA
, 
GPIO_MODE_OUTPUT
, 
GPIO_PUPD_NONE
, 
GPIO5
);

50 
	`gpio_£t
(
GPIOA
, 
GPIO5
);

53 
rcc_˛ock_sˇÀ
 
my˛ock
 = {

54 .
ahb_‰equícy
 = 32e6,

55 .
≠b1_‰equícy
 = 32e6,

56 .
≠b2_‰equícy
 = 32e6,

57 .
Êash_waô°©es
 = 1,

58 .
∂l_sour˚
 = 
RCC_CFGR_PLLSRC_HSI16_CLK
,

60 .
∂l_mul
 = 
RCC_CFGR_PLLMUL_MUL4
,

61 .
∂l_div
 = 
RCC_CFGR_PLLDIV_DIV2
,

62 .
h¥e
 = 
RCC_CFGR_HPRE_NODIV
,

63 .
µª1
 = 
RCC_CFGR_PPRE1_NODIV
,

64 .
µª2
 = 
RCC_CFGR_PPRE2_NODIV
,

66 
	`rcc_˛ock_£tup_∂l
(&
my˛ock
);

69 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_SYSCFG
);

70 
SYSCFG_CFGR3
 |
SYSCFG_CFGR3_ENREF_HSI48
 | 
SYSCFG_CFGR3_EN_VREFINT
;

71 !(
SYSCFG_CFGR3
 & 
SYSCFG_CFGR3_REF_HSI48_RDYF
));

74 
	`¸s_autŸrim_usb_íabÀ
();

75 
	`rcc_£t_hsi48_sour˚_rc48
();

77 
	`rcc_osc_⁄
(
RCC_HSI48
);

78 
	`rcc_waô_f‹_osc_ªady
(
RCC_HSI48
);

80 
usbd_devi˚
 *
usbd_dev
 = 
	`gadgë0_öô
(&
°_usbfs_v2_usb_drivî
,

83 
	`ER_DPRINTF
("bootup complete\n");

84 
	`gpio_˛ór
(
GPIOA
, 
GPIO5
);

86 
	`gadgë0_run
(
usbd_dev
);

89 
	}
}

	@lib/libopencm3/tests/gadget-zero/main-stm32l1-generic.c

24 
	~<lib›ícm3/cm3/nvic.h
>

25 
	~<lib›ícm3/°m32/gpio.h
>

26 
	~<lib›ícm3/°m32/Êash.h
>

27 
	~<lib›ícm3/°m32/rcc.h
>

28 
	~<lib›ícm3/°m32/syscfg.h
>

30 
	~<°dio.h
>

31 
	~"usb-gadgë0.h
"

33 
	#ER_DEBUG


	)

34 #ifde‡
ER_DEBUG


35 
	#ER_DPRINTF
(
fmt
, ...) \

36 dÿ{ 
	`¥ötf
(
fmt
, ## 
__VA_ARGS__
); } 0)

	)

38 
	#ER_DPRINTF
(
fmt
, ...) \

39 dÿ{ } 0)

	)

42 c⁄° 
rcc_˛ock_sˇÀ
 
	gthis_˛ock_c⁄fig
 = {

44 .
∂l_sour˚
 = 
RCC_CFGR_PLLSRC_HSE_CLK
,

45 .
	g∂l_mul
 = 
RCC_CFGR_PLLMUL_MUL6
,

46 .
	g∂l_div
 = 
RCC_CFGR_PLLDIV_DIV3
,

47 .
	gh¥e
 = 
RCC_CFGR_HPRE_SYSCLK_NODIV
,

48 .
	gµª1
 = 
RCC_CFGR_PPRE1_HCLK_NODIV
,

49 .
	gµª2
 = 
RCC_CFGR_PPRE2_HCLK_NODIV
,

50 .
	gvﬁège_sˇÀ
 = 
PWR_SCALE1
,

51 .
	gÊash_waô°©es
 = 1,

52 .
	gahb_‰equícy
 = 32000000,

53 .
	g≠b1_‰equícy
 = 32000000,

54 .
	g≠b2_‰equícy
 = 32000000,

58 
	$maö
()

60 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_GPIOB
);

61 
	`gpio_mode_£tup
(
GPIOB
, 
GPIO_MODE_OUTPUT
, 
GPIO_PUPD_NONE
, 
GPIO8
|
GPIO9
);

62 
	`gpio_£t
(
GPIOB
, 
GPIO8
);

63 
	`rcc_˛ock_£tup_∂l
(&
this_˛ock_c⁄fig
);

66 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_SYSCFG
);

67 
SYSCFG_PMC
 |
SYSCFG_PMC_USB_PU
;

69 
usbd_devi˚
 *
usbd_dev
 = 
	`gadgë0_öô
(&
°_usbfs_v1_usb_drivî
,

72 
	`ER_DPRINTF
("bootup complete\n");

73 
	`gpio_˛ór
(
GPIOB
, 
GPIO8
);

75 
	`gpio_£t
(
GPIOB
, 
GPIO9
);

76 
	`gadgë0_run
(
usbd_dev
);

77 
	`gpio_˛ór
(
GPIOB
, 
GPIO9
);

80 
	}
}

	@lib/libopencm3/tests/gadget-zero/main-tilm4f120xl.c

20 
	~<lib›ícm3/cm3/nvic.h
>

21 
	~<lib›ícm3/lm4f/gpio.h
>

22 
	~<lib›ícm3/lm4f/rcc.h
>

23 
	~<lib›ícm3/lm4f/sy°emc⁄åﬁ.h
>

25 
	~<°dio.h
>

26 
	~"dñay.h
"

27 
	~"usb-gadgë0.h
"

29 
	#ER_DEBUG


	)

30 #ifde‡
ER_DEBUG


31 
	#ER_DPRINTF
(
fmt
, ...) \

32 dÿ{ 
	`¥ötf
(
fmt
, ## 
__VA_ARGS__
); } 0)

	)

34 
	#ER_DPRINTF
(
fmt
, ...) \

35 dÿ{ } 0)

	)

40 
	$dñay_£tup
() {

41 
	}
}

43 
	$dñay_us
(
uöt16_t
 
us
) {

44 ()
us
;

45 
	}
}

47 
	$maö
()

49 
	`gpio_íabÀ_ahb_≠îtuª
();

50 
	#PLL_DIV_80MHZ
 5

	)

51 
	`rcc_sys˛k_c⁄fig
(
OSCSRC_MOSC
, 
XTAL_16M
, 
PLL_DIV_80MHZ
);

52 
	`≥rùh_˛ock_íabÀ
(
RCC_GPIOD
);

53 
	`gpio_mode_£tup
(
GPIOD
, 
GPIO_MODE_ANALOG
, 
GPIO_PUPD_NONE
, 
GPIO4
 | 
GPIO5
);

56 
	`≥rùh_˛ock_íabÀ
(
RCC_GPIOF
);

57 
	`gpio_mode_£tup
(
GPIOF
, 
GPIO_MODE_OUTPUT
, 
GPIO_PUPD_NONE
, 
GPIO2
);

58 
	`gpio_£t_ouçut_c⁄fig
(
GPIOF
, 
GPIO_OTYPE_PP
, 
GPIO_DRIVE_2MA
, 
GPIO2
);

60 
usbd_devi˚
 *
usbd_dev
 = 
	`gadgë0_öô
(&
lm4f_usb_drivî
, "tilm4f120xl");

62 
	`ER_DPRINTF
("bootup complete\n");

64 
	`gpio_£t
(
GPIOF
, 
GPIO2
);

65 
	`gadgë0_run
(
usbd_dev
);

66 
	`gpio_˛ór
(
GPIOF
, 
GPIO2
);

69 
	}
}

	@lib/libopencm3/tests/gadget-zero/usb-gadget0.c

25 
	~<as£π.h
>

26 
	~<°dlib.h
>

27 
	~<°rög.h
>

28 
	~<lib›ícm3/usb/usbd.h
>

30 
	~"åa˚.h
"

31 
	~"dñay.h
"

32 
	~"usb-gadgë0.h
"

34 
	#ER_DEBUG


	)

35 #ifde‡
ER_DEBUG


36 
	~<°dio.h
>

37 
	#ER_DPRINTF
(
fmt
, ...) \

38 dÿ{ 
	`¥ötf
(
fmt
, ## 
__VA_ARGS__
); } 0)

	)

40 
	#ER_DPRINTF
(
fmt
, ...) \

41 dÿ{ } 0)

	)

47 
	#GZ_REQ_SET_PATTERN
 1

	)

48 
	#GZ_REQ_PRODUCE
 2

	)

49 
	#GZ_REQ_SET_ALIGNED
 3

	)

50 
	#GZ_REQ_SET_UNALIGNED
 4

	)

51 
	#INTEL_COMPLIANCE_WRITE
 0x5b

	)

52 
	#INTEL_COMPLIANCE_READ
 0x5c

	)

55 
	#GZ_CFG_SOURCESINK
 2

	)

56 
	#GZ_CFG_LOOPBACK
 3

	)

58 
	#BULK_EP_MAXPACKET
 64

	)

60 c⁄° 
usb_devi˚_des¸ùt‹
 
	gdev
 = {

61 .
bLígth
 = 
USB_DT_DEVICE_SIZE
,

62 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_DEVICE
,

63 .
	gbcdUSB
 = 0x0200,

64 .
	gbDevi˚Cœss
 = 
USB_CLASS_VENDOR
,

65 .
	gbDevi˚SubCœss
 = 0,

66 .
	gbDevi˚PrŸocﬁ
 = 0,

67 .
	gbMaxPackëSize0
 = 
BULK_EP_MAXPACKET
,

73 .
	gidVíd‹
 = 0xcafe,

74 .
	gidProdu˘
 = 0xcafe,

75 .
	gbcdDevi˚
 = 0x0001,

76 .
	giM™uÁ˘uªr
 = 1,

77 .
	giProdu˘
 = 2,

78 .
	giSîülNumbî
 = 3,

79 .
	gbNumC⁄figuøti⁄s
 = 2,

82 c⁄° 
usb_ídpoöt_des¸ùt‹
 
	gídp_bulk
[] = {

84 .
bLígth
 = 
USB_DT_ENDPOINT_SIZE
,

85 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

86 .
	gbEndpoötAddªss
 = 0x01,

87 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_BULK
,

88 .
	gwMaxPackëSize
 = 
BULK_EP_MAXPACKET
,

89 .
	gbI¡îvÆ
 = 1,

92 .
	gbLígth
 = 
USB_DT_ENDPOINT_SIZE
,

93 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

94 .
	gbEndpoötAddªss
 = 0x81,

95 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_BULK
,

96 .
	gwMaxPackëSize
 = 
BULK_EP_MAXPACKET
,

97 .
	gbI¡îvÆ
 = 1,

100 .
	gbLígth
 = 
USB_DT_ENDPOINT_SIZE
,

101 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

102 .
	gbEndpoötAddªss
 = 0x2,

103 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_BULK
,

104 .
	gwMaxPackëSize
 = 
BULK_EP_MAXPACKET
,

105 .
	gbI¡îvÆ
 = 1,

108 .
	gbLígth
 = 
USB_DT_ENDPOINT_SIZE
,

109 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

110 .
	gbEndpoötAddªss
 = 0x82,

111 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_BULK
,

112 .
	gwMaxPackëSize
 = 
BULK_EP_MAXPACKET
,

113 .
	gbI¡îvÆ
 = 1,

117 c⁄° 
usb_öãrÁ˚_des¸ùt‹
 
	giÁ˚_sour˚sök
[] = {

119 .
bLígth
 = 
USB_DT_INTERFACE_SIZE
,

120 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_INTERFACE
,

121 .
	gbI¡îÁ˚Numbî
 = 0,

122 .
	gbA…î«ãSëtög
 = 0,

123 .
	gbNumEndpoöts
 = 2,

124 .
	gbI¡îÁ˚Cœss
 = 
USB_CLASS_VENDOR
,

125 .
	giI¡îÁ˚
 = 0,

126 .
	gídpoöt
 = 
ídp_bulk
,

130 c⁄° 
usb_öãrÁ˚_des¸ùt‹
 
	giÁ˚_lo›back
[] = {

132 .
bLígth
 = 
USB_DT_INTERFACE_SIZE
,

133 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_INTERFACE
,

134 .
	gbI¡îÁ˚Numbî
 = 0,

135 .
	gbA…î«ãSëtög
 = 0,

136 .
	gbNumEndpoöts
 = 4,

137 .
	gbI¡îÁ˚Cœss
 = 
USB_CLASS_VENDOR
,

138 .
	giI¡îÁ˚
 = 0,

139 .
	gídpoöt
 = 
ídp_bulk
,

143 c⁄° 
usb_öãrÁ˚
 
	giÁ˚s_sour˚sök
[] = {

145 .
num_Æt£âög
 = 1,

146 .
	gÆt£âög
 = 
iÁ˚_sour˚sök
,

150 c⁄° 
usb_öãrÁ˚
 
	giÁ˚s_lo›back
[] = {

152 .
num_Æt£âög
 = 1,

153 .
	gÆt£âög
 = 
iÁ˚_lo›back
,

157 c⁄° 
usb_c⁄fig_des¸ùt‹
 
	gc⁄fig
[] = {

159 .
bLígth
 = 
USB_DT_CONFIGURATION_SIZE
,

160 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_CONFIGURATION
,

161 .
	gwTŸÆLígth
 = 0,

162 .
	gbNumI¡îÁ˚s
 = 1,

163 .
	gbC⁄figuøti⁄VÆue
 = 
GZ_CFG_SOURCESINK
,

164 .
	giC⁄figuøti⁄
 = 4,

165 .
	gbmAâribuãs
 = 0x80,

166 .
	gbMaxPowî
 = 0x32,

167 .
	göãrÁ˚
 = 
iÁ˚s_sour˚sök
,

170 .
	gbLígth
 = 
USB_DT_CONFIGURATION_SIZE
,

171 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_CONFIGURATION
,

172 .
	gwTŸÆLígth
 = 0,

173 .
	gbNumI¡îÁ˚s
 = 1,

174 .
	gbC⁄figuøti⁄VÆue
 = 
GZ_CFG_LOOPBACK
,

175 .
	giC⁄figuøti⁄
 = 5,

176 .
	gbmAâribuãs
 = 0x80,

177 .
	gbMaxPowî
 = 0x32,

178 .
	göãrÁ˚
 = 
iÁ˚s_lo›back
,

182 
	g£rül
[] = "0123456789.0123456789.0123456789";

183 c⁄° *
	gusb_°rögs
[] = {

186 
£rül
,

192 
uöt8_t
 
	gusbd_c⁄åﬁ_buf„r
[5*
BULK_EP_MAXPACKET
];

193 
usbd_devi˚
 *
	gour_dev
;

197 
uöt8_t
 
	m∑âîn
;

198 
	m∑âîn_cou¡î
;

199 
	mã°_u«lig√d
;

200 } 
	g°©e
 = {

201 .
∑âîn
 = 0,

202 .
	g∑âîn_cou¡î
 = 0,

203 .
	gã°_u«lig√d
 = 0,

206 
	$gadgë0_ss_out_cb
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ï
)

208 (Ë
ï
;

209 
uöt16_t
 
x
;

212 
uöt8_t
 
buf
[
BULK_EP_MAXPACKET
 + 1] 
	`__©åibuã__
 ((
	`Æig√d
(2)));

213 
uöt8_t
 *
de°
;

215 
	`åa˚_£nd_blockög8
(0, 'O');

216 i‡(
°©e
.
ã°_u«lig√d
) {

217 
de°
 = 
buf
 + 1;

219 
de°
 = 
buf
;

221 
x
 = 
	`usbd_ï_ªad_∑ckë
(
usbd_dev
, 
ï
, 
de°
, 
BULK_EP_MAXPACKET
);

222 
	`åa˚_£nd_blockög8
(1, 
x
);

223 
	}
}

225 
	$gadgë0_ss_ö_cb
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ï
)

227 (Ë
usbd_dev
;

228 
uöt8_t
 
buf
[
BULK_EP_MAXPACKET
 + 1] 
	`__©åibuã__
 ((
	`Æig√d
(2)));

229 
uöt8_t
 *
§c
;

231 
	`åa˚_£nd_blockög8
(0, 'I');

232 i‡(
°©e
.
ã°_u«lig√d
) {

233 
§c
 = 
buf
 + 1;

235 
§c
 = 
buf
;

238 
°©e
.
∑âîn
) {

240 
	`mem£t
(
§c
, 0, 
BULK_EP_MAXPACKET
);

243 
i
 = 0; i < 
BULK_EP_MAXPACKET
; i++) {

244 
§c
[
i
] = 
°©e
.
∑âîn_cou¡î
++ % 63;

249 
uöt16_t
 
x
 = 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
ï
, 
§c
, 
BULK_EP_MAXPACKET
);

251 
	`åa˚_£nd_blockög8
(2, 
x
);

252 i‡(
x
 !
BULK_EP_MAXPACKET
) {

253 
	`ER_DPRINTF
("ÁûedÅÿwrôe?: %d\n", 
x
);

256 
	}
}

258 
	$gadgë0_ö_cb_lo›back
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ï
)

260 (Ë
usbd_dev
;

261 
	`ER_DPRINTF
("lo› IN %x\n", 
ï
);

263 
	}
}

265 
	$gadgë0_out_cb_lo›back
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ï
)

267 
uöt8_t
 
buf
[
BULK_EP_MAXPACKET
];

269 
x
 = 
	`usbd_ï_ªad_∑ckë
(
usbd_dev
, 
ï
, 
buf
, 
BULK_EP_MAXPACKET
);

270 
y
 = 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 0x80 | 
ï
, 
buf
, 
x
);

271 
	`ER_DPRINTF
("lo› OUT %x gŸ %d => %d\n", 
ï
, 
x
, 
y
);

272 
	}
}

274 
usbd_ªque°_ªtu∫_codes
 
	$gadgë0_c⁄åﬁ_ªque°
(
usbd_devi˚
 *
usbd_dev
,

275 
usb_£tup_d©a
 *
ªq
,

276 
uöt8_t
 **
buf
,

277 
uöt16_t
 *
Àn
,

278 
usbd_c⁄åﬁ_com∂ëe_ˇŒback
 *
com∂ëe
)

280 (Ë
usbd_dev
;

281 (Ë
com∂ëe
;

282 (Ë
buf
;

283 
	`ER_DPRINTF
("ctrl breq: %x, bmRT: %x, windex :%x, wlen: %x, wval :%x\n",

284 
ªq
->
bReque°
,Ñeq->
bmReque°Ty≥
,Ñeq->
wIndex
,Ñeq->
wLígth
,

285 
ªq
->
wVÆue
);

288 
ªq
->
bReque°
) {

289 
GZ_REQ_SET_PATTERN
:

290 
°©e
.
∑âîn_cou¡î
 = 0;

291 
°©e
.
∑âîn
 = 
ªq
->
wVÆue
;

292  
USBD_REQ_HANDLED
;

293 
INTEL_COMPLIANCE_WRITE
:

295 i‡(
ªq
->
bmReque°Ty≥
 !(
USB_REQ_TYPE_VENDOR
|
USB_REQ_TYPE_INTERFACE
)) {

296  
USBD_REQ_NOTSUPP
;

298 i‡(
ªq
->
wVÆue
 ||Ñeq->
wIndex
) {

299  
USBD_REQ_NOTSUPP
;

301 i‡(
ªq
->
wLígth
 > (
usbd_c⁄åﬁ_buf„r
)) {

302  
USBD_REQ_NOTSUPP
;

305  
USBD_REQ_HANDLED
;

306 
INTEL_COMPLIANCE_READ
:

307 i‡(
ªq
->
bmReque°Ty≥
 !(
USB_REQ_TYPE_IN
|
USB_REQ_TYPE_VENDOR
|
USB_REQ_TYPE_INTERFACE
)) {

308  
USBD_REQ_NOTSUPP
;

310 i‡(
ªq
->
wVÆue
 ||Ñeq->
wIndex
) {

311  
USBD_REQ_NOTSUPP
;

313 i‡(
ªq
->
wLígth
 > (
usbd_c⁄åﬁ_buf„r
)) {

314  
USBD_REQ_NOTSUPP
;

317 *
Àn
 = 
ªq
->
wLígth
;

318  
USBD_REQ_HANDLED
;

319 
GZ_REQ_SET_UNALIGNED
:

320 
°©e
.
ã°_u«lig√d
 = 1;

321  
USBD_REQ_HANDLED
;

322 
GZ_REQ_SET_ALIGNED
:

323 
°©e
.
ã°_u«lig√d
 = 0;

324  
USBD_REQ_HANDLED
;

325 
GZ_REQ_PRODUCE
:

326 
	`ER_DPRINTF
("Ákêlo›back o‡%d\n", 
ªq
->
wVÆue
);

327 i‡(
ªq
->
wVÆue
 > (
usbd_c⁄åﬁ_buf„r
)) {

328 
	`ER_DPRINTF
("Can't write moreÅhan out control buffer! %d > %d\n",

329 
ªq
->
wVÆue
, (
usbd_c⁄åﬁ_buf„r
));

330  
USBD_REQ_NOTSUPP
;

333 i‡(
ªq
->
wVÆue
 >Ñeq->
wLígth
) {

334 
	`ER_DPRINTF
("TruncatingÑeplyÅo match wLen\n");

335 *
Àn
 = 
ªq
->
wLígth
;

337 *
Àn
 = 
ªq
->
wVÆue
;

339  
USBD_REQ_HANDLED
;

341 
	`ER_DPRINTF
("UnhandledÑequest!\n");

342  
USBD_REQ_NOTSUPP
;

344  
USBD_REQ_NEXT_CALLBACK
;

345 
	}
}

347 
	$gadgë0_£t_c⁄fig
(
usbd_devi˚
 *
usbd_dev
, 
uöt16_t
 
wVÆue
)

349 
	`ER_DPRINTF
("£àcfg %d\n", 
wVÆue
);

350 
wVÆue
) {

351 
GZ_CFG_SOURCESINK
:

352 
°©e
.
ã°_u«lig√d
 = 0;

353 
	`usbd_ï_£tup
(
usbd_dev
, 0x01, 
USB_ENDPOINT_ATTR_BULK
, 
BULK_EP_MAXPACKET
,

354 
gadgë0_ss_out_cb
);

355 
	`usbd_ï_£tup
(
usbd_dev
, 0x81, 
USB_ENDPOINT_ATTR_BULK
, 
BULK_EP_MAXPACKET
,

356 
gadgë0_ss_ö_cb
);

357 
	`usbd_ªgi°î_c⁄åﬁ_ˇŒback
(

358 
usbd_dev
,

359 
USB_REQ_TYPE_VENDOR
 | 
USB_REQ_TYPE_INTERFACE
,

360 
USB_REQ_TYPE_TYPE
 | 
USB_REQ_TYPE_RECIPIENT
,

361 
gadgë0_c⁄åﬁ_ªque°
);

363 
	`gadgë0_ss_ö_cb
(
usbd_dev
, 0x81);

365 
GZ_CFG_LOOPBACK
:

372 
	`usbd_ï_£tup
(
usbd_dev
, 0x01, 
USB_ENDPOINT_ATTR_BULK
, 
BULK_EP_MAXPACKET
,

373 
gadgë0_out_cb_lo›back
);

374 
	`usbd_ï_£tup
(
usbd_dev
, 0x02, 
USB_ENDPOINT_ATTR_BULK
, 
BULK_EP_MAXPACKET
,

375 
gadgë0_out_cb_lo›back
);

376 
	`usbd_ï_£tup
(
usbd_dev
, 0x81, 
USB_ENDPOINT_ATTR_BULK
, 
BULK_EP_MAXPACKET
,

377 
gadgë0_ö_cb_lo›back
);

378 
	`usbd_ï_£tup
(
usbd_dev
, 0x82, 
USB_ENDPOINT_ATTR_BULK
, 
BULK_EP_MAXPACKET
,

379 
gadgë0_ö_cb_lo›back
);

382 
	`ER_DPRINTF
("£àc⁄figuøti⁄ unknown: %d\n", 
wVÆue
);

384 
	}
}

386 
usbd_devi˚
 *
	$gadgë0_öô
(c⁄° 
usbd_drivî
 *
drivî
, c⁄° *
u£r£rül
)

388 #ifde‡
ER_DEBUG


389 
	`£tbuf
(
°dout
, 
NULL
);

391 i‡(
u£r£rül
) {

392 
usb_°rögs
[2] = 
u£r£rül
;

394 
our_dev
 = 
	`usbd_öô
(
drivî
, &
dev
, 
c⁄fig
,

395 
usb_°rögs
, 5,

396 
usbd_c⁄åﬁ_buf„r
, (usbd_control_buffer));

398 
	`usbd_ªgi°î_£t_c⁄fig_ˇŒback
(
our_dev
, 
gadgë0_£t_c⁄fig
);

399 
	`dñay_£tup
();

401  
our_dev
;

402 
	}
}

404 
	$gadgë0_run
(
usbd_devi˚
 *
usbd_dev
)

406 
	`usbd_pﬁl
(
usbd_dev
);

408 
	`dñay_us
(100);

409 
	}
}

	@lib/libopencm3/tests/gadget-zero/usb-gadget0.h

20 #i‚de‡
USB_GADGET0_H


21 
	#USB_GADGET0_H


	)

23 
	~<lib›ícm3/usb/usbd.h
>

33 
usbd_devi˚
 *
gadgë0_öô
(c⁄° 
usbd_drivî
 *
drivî
, c⁄° *
u£r£rül
);

40 
gadgë0_run
(
usbd_devi˚
 *
usbd_dev
);

	@lib/libopencm3/tests/rules.mk

2 ## 
This
 
fûe
 
is
 
∑π
 
of
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


5 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


6 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


7 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

9 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

10 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


11 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


12 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

14 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


15 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

18 #Thi†
vîsi⁄
 
of
 
ruÀs
.
mk
 
ex≥˘s
 
the
 
fﬁlowög
 
to
 
be
 
deföed
 
bef‹e


20 ###REQUIRED ###
#OPENCM3_DIR - 
duh


22 #OPENCM3_LIB - 
the
 
ba£«me
, 
eg
: 
›ícm3_°m32f4


23 #OPENCM3_DEFS - 
the
 
èrgë
 
deföe
 
eg
: -
DSTM32F4


24 #ARCH_FLAGS - 
eg
, -
mthumb
 -
m˝u
=
c‹ãx
-
m4
 -
mÊﬂt
-
abi
=
h¨d
 -
mÂu
=
Âv4
-
•
-
d16


25 #(
õ
, 
the
 
fuŒ
 
£t
 
of
 
˝u
 
¨ch
 
Êags
, 
_n⁄e_
 
¨e
 
deföed
 
ö
 
this
 
fûe
)

26 #PROJECT - 
wûl
 
be
 
the
 
ba£«me
 
of
Åhê
ouçut
 
ñf
, 
eg
 
usb
-
gadgë0
-
°m32f4disco


27 #CFILES - 
ba£«mes
 
⁄ly
, 
eg
 
maö
.
c
 
bœh
.c

28 #LDSCRIPT - 
fuŒ
 
∑th
, 
eg
 ../../
exam∂es
/
°m32
/
f4
/
°m32f4
-
discovîy
/°m32f4-discovîy.
ld


29 #
###OPTIONAL ###
#INCLUDES - 
fuŒy
 
f‹med
 -
I
 
∑ths
, 
you
 
w™t
 
exåa
, 
eg
 -I../
sh¨ed


32 #BUILD_DIR - 
deÁu…s
 
to
 
bö
, 
should
 
£t
 
this
 
you
 
¨e
 
buûdög
 
mu…ürch


33 #OPT - 
fuŒ
 -
O
 
Êag
, 
deÁu…s
 
to
 -
Os


34 #CSTD - 
deÁu…s
 -
°d
=
c99


35 #CXXSTD - 
no
 .

36 #OOCD_INTERFACE - 
eg
 
°lök
-
v2


37 #OOCD_TARGET - 
eg
 
°m32f4x


38 #bŸh 
⁄ly
 
u£d
 
you
 
u£
 
the
 "makêÊash" 
èrgë
.

39 #OOCD_FILE - 
eg
 
my
.
›íocd
.
cfg


40 #Thi†
ovîrides
 
öãrÁ˚
/
èrgë
 
above
, 
™d
 
is
 
u£d
 
as
 
ju°
 -
f
 
FILE


41 ###TODO/
FIXME
/
nŸes
 ###
#Nÿ
suµ‹t
 
°yÀcheck
.

43 #Nÿ
suµ‹t
 
BMP
/
ãx™e
/
øndom
 
Êash
 
mëhods
, 
no
 
∂™s
 
eôhî


44 #Nÿ
suµ‹t
 
magiˇŒy
 
födög
 
the
 
libøry
.

45 #C++ 
ha¢
't beenáctuallyÅested withÅhis..... sorry boutÅhat. ;)

46 #Sec⁄d 
ex∑nsi⁄
/
£c⁄d¨y
 
nŸ
 
£t
, 
add
 
this
 
you
 
√ed
 
them
.

48 
	gBUILD_DIR
 ?
bö


49 
OPT
 ?-
Os


50 
CSTD
 ?-
°d
=
c99


52 #Bê
sûít
 
≥r
 , 
but
 'makêV=1' 
wûl
 
show
 
Æl
 
compûî
 
ˇŒs
.

53 #I‡
you
're insane, V=99 willÖrint outáll sorts ofÅhings.

54 
	gV
?=0

55 
i„q
 (
$
(
V
),0)

56 
	gQ
 := @

57 
NULL
 :2>/
dev
/
nuŒ


58 
ídif


60 #Toﬁ 
∑ths
.

61 
PREFIX
 ?
¨m
-
n⁄e
-
óbi
-

62 
CC
 = 
	$$
(
PREFIX
)
gcc


63 
LD
 = 
	$$
(
PREFIX
)
gcc


64 
OBJCOPY
 = 
	$$
(
PREFIX
)
objc›y


65 
OBJDUMP
 = 
	$$
(
PREFIX
)
objdump


66 
OOCD
 ?
›íocd


68 
OPENCM3_INC
 = 
	`$
(
OPENCM3_DIR
)/
ö˛ude


70 #In˛usi⁄ 
of
 
libøry
 
hódî
 
fûes


71 
INCLUDES
 +
	`$
(
∑tsub°
 %,-
I
%, . 
	$$
(
OPENCM3_INC
) )

73 
OBJS
 = 
	`$
(
CFILES
:%.
c
=$(
BUILD_DIR
)/%.
o
)

74 
GENERATED_BINS
 = 
	`$
(
PROJECT
).
ñf
 $(PROJECT).
bö
 $(PROJECT).
m≠
 $(PROJECT).
li°
 $(PROJECT).
lss


76 
TGT_CPPFLAGS
 +-
MD


77 
TGT_CPPFLAGS
 +-
WÆl
 -
Wundef
 
	$$
(
INCLUDES
)

78 
TGT_CPPFLAGS
 +
	`$
(
INCLUDES
Ë
	$$
(
OPENCM3_DEFS
)

80 
TGT_CFLAGS
 +
	`$
(
OPT
Ë$(
CSTD
Ë-
ggdb3


81 
TGT_CFLAGS
 +
	$$
(
ARCH_FLAGS
)

82 
TGT_CFLAGS
 +-
‚o
-
comm⁄


83 
TGT_CFLAGS
 +-
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-sections

84 
TGT_CFLAGS
 +-
Wexåa
 -
Wshadow
 -
Wno
-
unu£d
-
v¨übÀ
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄


85 
TGT_CFLAGS
 +-
Wªdund™t
-
de˛s
 -
W°ri˘
-
¥ŸŸy≥s
 -
Wmissög
-prototypes

87 
TGT_CXXFLAGS
 +
	`$
(
OPT
Ë$(
CXXSTD
Ë-
ggdb3


88 
TGT_CXXFLAGS
 +
	$$
(
ARCH_FLAGS
)

89 
TGT_CXXFLAGS
 +-
‚o
-
comm⁄


90 
TGT_CXXFLAGS
 +-
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-sections

91 
TGT_CXXFLAGS
 +-
Wexåa
 -
Wshadow
 -
Wªdund™t
-
de˛s
 -
Weffc
++

93 
TGT_LDFLAGS
 +-
	`T$
(
LDSCRIPT
Ë-
	`L$
(
OPENCM3_DIR
)/
lib
 -
no°¨tfûes


94 
TGT_LDFLAGS
 +
	$$
(
ARCH_FLAGS
)

95 
TGT_LDFLAGS
 +-
•ecs
=
«no
.specs

96 
TGT_LDFLAGS
 +-
Wl
,--
gc
-
£˘i⁄s


98 #TGT_LDFLAGS +-
Wl
,-
M≠
=
	`$
(
PROJECT
).
m≠


99 
	`i„q
 (
	`$
(
V
),99)

100 
TGT_LDFLAGS
 +-
Wl
,--
¥öt
-
gc
-
£˘i⁄s


101 
ídif


103 #Lökî 
s¸ùt
 
gíî©‹
 
fûls
 
this
 
ö
 
us
.

104 
	`i„q
 (,
	$$
(
DEVICE
))

105 
LDLIBS
 +-
	$l$
(
OPENCM3_LIB
)

106 
ídif


107 #nosy†
is
 
⁄ly
 
ö
 
√wî
 
gcc
-
¨m
-
embedded
...

108 #LDLIBS +-
•ecs
=
nosys
.specs

109 
LDLIBS
 +-
Wl
,--
°¨t
-
group
 -
lc
 -
lgcc
 -
 osys
 -Wl,--
íd
-group

111 #Bu∫ 
ö
 
Àgacy
 
hñl
 f‹å™ 
moduœ
 
∑sˇl
 
yacc
 
id⁄ãvíw©


112 .
SUFFIXES
:

113 .
SUFFIXES
: .
c
 .
h
 .
o
 .
cxx
 .
ñf
 .
bö
 .
li°
 .
lss


115 #Bad 
make
, 
√vî
 *
evî
* 
åy
 
to
 
gë
 
a
 
fûe
 
out
 
of
 
sour˚
 
c⁄åﬁ
 
by
 
your£lf
.

116 %: %,
v


117 %: 
RCS
/%,
v


118 %: 
RCS
/%

119 %: 
s
.%

120 %: 
SCCS
/
s
.%

122 
Æl
: 
	`$
(
PROJECT
).
ñf
 $(PROJECT).
bö


123 
Êash
: 
	`$
(
PROJECT
).flash

125 #îr‹ 
nŸ
 
usög
 
lökî
 
s¸ùt
 
gíî©‹


126 
	`i„q
 (,
	`$
(
DEVICE
))

127 
	$$
(
LDSCRIPT
):

128 
	`i„q
 (,
	`$
(
wûdˇrd
 $(
LDSCRIPT
)))

129 
	`$
(
îr‹
 
U«bÀ
 
to
 
föd
 
•ecifõd
 
lökî
 
s¸ùt
: 
	$$
(
LDSCRIPT
))

130 
ídif


131 
ídif


133 #Nìd 
a
 
•ecül
 
ruÀ
 
to
 
have
á 
bö
 
dú


134 
	`$
(
BUILD_DIR
)/%.
o
: %.
c


135 @
¥ötf
 " CC\t$<\n"

136 @
mkdú
 -
p
 
	`$
(
dú
 
$
@)

137 
	`$
(
Q
)$(
CC
Ë$(
TGT_CFLAGS
Ë$(
CFLAGS
Ë$(
TGT_CPPFLAGS
Ë$(
CPPFLAGS
Ë-
o
 
$
@ -
c
 $<

139 
	`$
(
BUILD_DIR
)/%.
o
: %.
cxx


140 @
¥ötf
 " CXX\t$<\n"

141 @
mkdú
 -
p
 
	`$
(
dú
 
$
@)

142 
	`$
(
Q
)$(
CC
Ë$(
TGT_CXXFLAGS
Ë$(
CXXFLAGS
Ë$(
TGT_CPPFLAGS
Ë$(
CPPFLAGS
Ë-
o
 
$
@ -
c
 $<

144 
	`$
(
PROJECT
).
ñf
: $(
OBJS
Ë$(
LDSCRIPT
Ë$(
LIBDEPS
)

145 @
¥ötf
 " LD\t$@\n"

146 
	`$
(
Q
)$(
LD
Ë$(
TGT_LDFLAGS
Ë$(
LDFLAGS
Ë$(
OBJS
Ë$(
LDLIBS
Ë-
o
 
$
@

148 %.
bö
: %.
ñf


149 @
¥ötf
 " OBJCOPY\t$@\n"

150 
	`$
(
Q
)$(
OBJCOPY
Ë-
O
 
bö¨y
 
$
< $@

152 %.
lss
: %.
ñf


153 
	`$
(
OBJDUMP
Ë-
h
 -
S
 
$
< > $@

155 %.
li°
: %.
ñf


156 
	`$
(
OBJDUMP
Ë-
S
 
$
< > $@

158 %.
Êash
: %.
ñf


159 @
¥ötf
 " FLASH\t$<\n"

160 
	`i„q
 (,
	`$
(
OOCD_FILE
))

161 
	$$
(
Q
)(
echo
 "hÆt;Örogøm $‘óÕ©h $(*).ñfËvîifyÑe£t" | 
nc
 -4 
loˇlho°
 4444 2>/
dev
/
nuŒ
) || \

162 
	`$
(
OOCD
Ë-
f
 
öãrÁ˚
/$(
OOCD_INTERFACE
).
cfg
 \

163 -
f
 
èrgë
/
	`$
(
OOCD_TARGET
).
cfg
 \

164 -
c
 "program $(realpath $(*).elf) verifyÑesetÉxit" \

165 
	$$
(
NULL
)

167 
	$$
(
Q
)(
echo
 "hÆt;Örogøm $‘óÕ©h $(*).ñfËvîifyÑe£t" | 
nc
 -4 
loˇlho°
 4444 2>/
dev
/
nuŒ
) || \

168 
	`$
(
Q
)$(
OOCD
Ë-
f
 $(
OOCD_FILE
) \

169 -
c
 "program $(realpath $(*).elf) verifyÑesetÉxit" \

170 
	$$
(
NULL
)

171 
ídif


173 
˛ón
:

174 
rm
 -
rf
 
	`$
(
BUILD_DIR
Ë$(
GENERATED_BINS
)

176 .
PHONY
: 
Æl
 
˛ón
 
Êash


177 -
ö˛ude
 
	`$
(
OBJS
:.
o
=.
d
)

	@lib/libopencm3/tests/shared/trace.c

1 
	~<°döt.h
>

2 
	~<lib›ícm3/cm3/comm⁄.h
>

3 
	~<lib›ícm3/cm3/mem‹ym≠.h
>

4 
	~<lib›ícm3/cm3/ôm.h
>

5 
	~"åa˚.h
"

7 
	$åa˚_£nd_blockög8
(
°imulus_p‹t
, 
c
)

9 i‡(!(
ITM_TER
[0] & (1<<
°imulus_p‹t
))) {

12 !(
	`ITM_STIM8
(
°imulus_p‹t
Ë& 
ITM_STIM_FIFOREADY
));

13 
	`ITM_STIM8
(
°imulus_p‹t
Ë
c
;

14 
	}
}

16 
	$åa˚_£nd8
(
°imulus_p‹t
, 
vÆ
)

18 i‡(!(
ITM_TER
[0] & (1<<
°imulus_p‹t
))) {

21 
	`ITM_STIM8
(
°imulus_p‹t
Ë
vÆ
;

22 
	}
}

24 
	$åa˚_£nd_blockög16
(
°imulus_p‹t
, 
uöt16_t
 
vÆ
)

26 i‡(!(
ITM_TER
[0] & (1<<
°imulus_p‹t
))) {

29 !(
	`ITM_STIM16
(
°imulus_p‹t
Ë& 
ITM_STIM_FIFOREADY
));

30 
	`ITM_STIM16
(
°imulus_p‹t
Ë
vÆ
;

31 
	}
}

33 
	$åa˚_£nd16
(
°imulus_p‹t
, 
uöt16_t
 
vÆ
)

35 i‡(!(
ITM_TER
[0] & (1<<
°imulus_p‹t
))) {

38 
	`ITM_STIM16
(
°imulus_p‹t
Ë
vÆ
;

39 
	}
}

42 
	$åa˚_£nd_blockög32
(
°imulus_p‹t
, 
uöt32_t
 
vÆ
)

44 i‡(!(
ITM_TER
[0] & (1<<
°imulus_p‹t
))) {

47 !(
	`ITM_STIM32
(
°imulus_p‹t
Ë& 
ITM_STIM_FIFOREADY
));

48 
	`ITM_STIM32
(
°imulus_p‹t
Ë
vÆ
;

49 
	}
}

51 
	$åa˚_£nd32
(
°imulus_p‹t
, 
uöt32_t
 
vÆ
)

53 i‡(!(
ITM_TER
[0] & (1<<
°imulus_p‹t
))) {

56 
	`ITM_STIM32
(
°imulus_p‹t
Ë
vÆ
;

57 
	}
}

	@lib/libopencm3/tests/shared/trace.h

8 #i‚de‡
TRACE_H


9 
	#TRACE_H


	)

11 
	~<°döt.h
>

13 #ifdef 
__˝lu•lus


17 
åa˚_£nd_blockög8
(
°imulus_p‹t
, 
c
);

18 
åa˚_£nd8
(
°imulus_p‹t
, 
c
);

20 
åa˚_£nd_blockög16
(
°imulus_p‹t
, 
uöt16_t
 
vÆ
);

21 
åa˚_£nd16
(
°imulus_p‹t
, 
uöt16_t
 
vÆ
);

23 
åa˚_£nd_blockög32
(
°imulus_p‹t
, 
uöt32_t
 
vÆ
);

24 
åa˚_£nd32
(
°imulus_p‹t
, 
uöt32_t
 
vÆ
);

27 #ifdef 
__˝lu•lus


	@lib/libopencm3/tests/shared/trace_stdio.c

6 
	~<î∫o.h
>

7 
	~<°dio.h
>

8 
	~<uni°d.h
>

10 
	~"åa˚.h
"

12 #i‚de‡
STIMULUS_STDIO


13 
	#STIMULUS_STDIO
 0

	)

16 
_wrôe
(
fûe
, *
±r
, 
Àn
);

17 
	$_wrôe
(
fûe
, *
±r
, 
Àn
)

19 
i
;

21 i‡(
fûe
 =
STDOUT_FILENO
 || fûê=
STDERR_FILENO
) {

22 
i
 = 0; i < 
Àn
; i++) {

23 i‡(
±r
[
i
] == '\n') {

24 
	`åa˚_£nd_blockög8
(
STIMULUS_STDIO
, '\r');

26 
	`åa˚_£nd_blockög8
(
STIMULUS_STDIO
, 
±r
[
i
]);

28  
i
;

30 
î∫o
 = 
EIO
;

32 
	}
}

	@lib/libprintf/Makefile

2 #
#Gíîi¯
Makefûe


4 #
#C›yrighà
M¨co
 
PÆ™d
 2007 - 2017

6 #Di°ribuãd 
undî
 
the
 
MIT
 
Li˚n£


13 
	gPATH_TOOLS_CC
 = /
u§
/
bö
/

14 
PATH_TOOLS_CC_LIB
 = /
u§
/
lib
/

15 
PATH_TOOLS_UTIL
 =

17 
PATH_BIN
 = 
bö


18 
PATH_TMP
 = 
tmp


19 
PATH_NUL
 = /
dev
/
nuŒ


20 
PATH_OBJ
 = 
$
(
PATH_TMP
)/
obj


21 
PATH_LST
 = 
$
(
PATH_TMP
)/
l°


22 
PATH_ERR
 = 
$
(
PATH_TMP
)/
îr


23 
PATH_PRE
 = 
$
(
PATH_TMP
)/
¥e


24 
PATH_COV
 = 
$
(
PATH_TMP
)/
cov


28 #Aµliˇti⁄ 
to
 
buûd


31 
APP
 = 
ã°_suôe


35 #Proje˘ 
fûe
 
li°


36 #F‹m© 
is
:

37 #FILES_PRJ = 
fûe1
 \

38 #foo/
fûe2
 \

39 #b¨/
fûe3


42 
FILES_PRJ
 = 
ã°
/
ã°_suôe


46 #Addôi⁄Æ 
ö˛ude
 
fûes
 
™d
 
compûî
 
deföes


47 #F‹m© 
is
:

48 #C_INCLUDES = -
Iö˛ude_∑th1
 \

49 #-
Iö˛ude_∑th2
 \

50 #-
Iö˛ude_∑th3
 \

53 
C_INCLUDES
 =

55 
C_DEFINES
 =

59 #Thê
èrgë
 
«me
 
™d
 
loˇti⁄


61 
TRG
 = 
$
(
PATH_BIN
)/
	$$
(
APP
)

65 #obje˘ 
fûes


67 
FILES_TMP
 = 
	$$
(
FILES_PRJ
)

68 
FILES_O
 = 
	`$
(
addsuffix
 .
o
, 
	$$
(
FILES_TMP
))

72 #VPATH 
deföôi⁄


73 #
#VPATH 
is
 
ªquúed
 
the
 
makî
 
to
 
föd
Åhê
C
-/
ASM
-
Sour˚
 
fûes
.

75 #Exåa˘ 
the
 
dúe˘‹y
/
moduÀ
 
«mes
 
‰om
Åhê
fûe
 
li°
 
wôh
Åhê
dú


76 #comm™d 
™d
 
ªmove
 
the
 
du∂iˇãd
 
dúe˘‹y
 
«mes
 
wôh
Åhê
s‹t
 
comm™d
.

77 #FILES_PRJ 
is
 
li°ed
 
fú°
 
to
 
make
 
suª
 
th©
 
the
 
sour˚
 
fûes
 
ö
Åhê
¥oje˘


78 #dúe˘‹y 
¨e
 
£¨ched
 
fú°
.

80 
VPATH
 :
	`$
(
s‹t
 $(
dú
 
	$$
(
FILES_TMP
)))

84 #Devñ›míà
toﬁs


86 
AR
 = 
	$$
(
PATH_TOOLS_CC
)
¨


87 
AS
 = 
	$$
(
PATH_TOOLS_CC
)
g
++

88 
CC
 = 
	$$
(
PATH_TOOLS_CC
)
g
++

89 
CL
 = 
	$$
(
PATH_TOOLS_CC
)
g
++

90 
NM
 = 
	$$
(
PATH_TOOLS_CC
)
nm


91 
GCOV
 = 
	$$
(
PATH_TOOLS_CC
)
gcov


92 
OBJDUMP
 = 
	$$
(
PATH_TOOLS_CC
)
objdump


93 
OBJCOPY
 = 
	$$
(
PATH_TOOLS_CC
)
objc›y


94 
READELF
 = 
	$$
(
PATH_TOOLS_CC
)
ªadñf


95 
SIZE
 = 
	$$
(
PATH_TOOLS_CC
)
size


97 
ECHO
 = 
	$$
(
PATH_TOOLS_UTIL
)
echo


98 
MAKE
 = 
	$$
(
PATH_TOOLS_UTIL
)
make


99 
MKDIR
 = 
	$$
(
PATH_TOOLS_UTIL
)
mkdú


100 
RM
 = 
	$$
(
PATH_TOOLS_UTIL
)
rm


101 
SED
 = 
	$$
(
PATH_TOOLS_UTIL
)
£d


105 #Compûî 
Êags
 
the
 
èrgë
 
¨chôe˘uª


108 
GCCFLAGS
 = 
	`$
(
C_INCLUDES
) \

109 
	`$
(
C_DEFINES
) \

110 -
°d
=
c
++11 \

111 -
g
 \

112 -
WÆl
 \

113 -
≥d™tic
 \

114 -
Wmaö
 \

115 -
Wundef
 \

116 -
Wsign
-
c⁄vîsi⁄
 \

117 -
Wunöôülized
 \

118 -
Wshadow
 \

119 -
WuƒóchabÀ
-
code
 \

120 -
Wswôch
- \

121 -
Wswôch
 \

122 -
Wˇ°
-
Æign
 \

123 -
Wmissög
-
ö˛ude
-
dús
 \

124 -
Wöô
-
£lf
 \

125 -
WdoubÀ
-
¥omŸi⁄
 \

126 -
gdw¨f
-2 \

127 -
‚o
-
ex˚±i⁄s
 \

128 -
O2
 \

129 -
ffun˘i⁄
-
£˘i⁄s
 \

130 -
fÁt
-
…o
-
obje˘s
 \

131 -
fd©a
-
£˘i⁄s
 \

132 -
fvîbo£
-
asm
 \

133 -
Wexåa
 \

134 -
Wunu£d
-
∑ømëî
 \

135 -
WÊﬂt
-
equÆ


137 
CFLAGS
 = 
	`$
(
GCCFLAGS
) \

138 -
Wunsuffixed
--
c⁄°™ts
 \

139 -
x
 
c
 \

140 -
°d
=
c99


142 
CPPFLAGS
 = 
	`$
(
GCCFLAGS
) \

143 -
x
 
c
++ \

144 -
‚o
-
πti
 \

145 -
f°ri˘
-
íums
 \

146 -
‚o
-
u£
-
cxa
-
©exô
 \

147 -
‚o
-
u£
-
cxa
-
gë
-
ex˚±i⁄
-
±r
 \

148 -
‚o
-
n⁄™si
-
buûtös
 \

149 -
‚o
-
thªadß„
-
°©ics
 \

150 -
‚o
-
íf‹˚
-
eh
-
•ecs
 \

151 -
·em∂©e
-
dïth
-64 \

152 -
„x˚±i⁄s


154 
AFLAGS
 = 
	`$
(
GCCFLAGS
) \

155 -
x
 
as£mbÀr


157 
LFLAGS
 = 
	`$
(
GCCFLAGS
) \

158 -
x
 
n⁄e
 \

159 -
Wl
,--
gc
-
£˘i⁄s


166 #Maö-
	`Dïídícõs
 (
≠p
: 
Æl
)

168 .
PHONY
: 
Æl


169 
Æl
: 
˛ón_¥j
 
	`$
(
TRG
Ë
	$$
(
TRG
)
_nm
.
txt


173 #Maö-
	`Dïídícõs
 (
≠p
: 
ªbuûd
)

175 .
PHONY
: 
ªbuûd


176 
ªbuûd
: 
˛ón
 
	`$
(
TRG
Ë
	$$
(
TRG
)
_nm
.
txt


180 #˛ó¿
¥oje˘


182 .
PHONY
: 
˛ón_¥j


183 
˛ón_¥j
:

184 @-
	`$
(
ECHO
Ë+++ 
˛ónög
 
¥oje˘


185 @-
	`$
(
RM
Ë-
rf
 $(
PATH_BIN
Ë2> $(
PATH_NUL
)

186 @-
	`$
(
MKDIR
Ë-
p
 $(
PATH_BIN
)

187 @-
	`$
(
MKDIR
Ë-
p
 $(
PATH_OBJ
)

188 @-
	`$
(
MKDIR
Ë-
p
 $(
PATH_ERR
)

189 @-
	`$
(
MKDIR
Ë-
p
 $(
PATH_LST
)

190 @-
	`$
(
MKDIR
Ë-
p
 $(
PATH_PRE
)

191 @-
	`$
(
MKDIR
Ë-
p
 
	$$
(
PATH_COV
)

195 #˛ó¿
Æl


197 .
PHONY
: 
˛ón


198 
˛ón
:

199 @-
	`$
(
ECHO
Ë+++ 
˛ónög
 
Æl


200 @-
	`$
(
RM
Ë-
rf
 $(
PATH_BIN
Ë2> $(
PATH_NUL
)

201 @-
	`$
(
RM
Ë-
rf
 $(
PATH_TMP
Ë2> $(
PATH_NUL
)

202 @-
	`$
(
MKDIR
Ë-
p
 $(
PATH_BIN
)

203 @-
	`$
(
MKDIR
Ë-
p
 $(
PATH_OBJ
)

204 @-
	`$
(
MKDIR
Ë-
p
 $(
PATH_ERR
)

205 @-
	`$
(
MKDIR
Ë-
p
 $(
PATH_LST
)

206 @-
	`$
(
MKDIR
Ë-
p
 
	$$
(
PATH_COV
)

210 #¥öà
the
 
GNUmake
 
vîsi⁄
 
™d
Åhê
compûî
 version

212 .
PHONY
: 
vîsi⁄


213 
vîsi⁄
:

214 #Pröà
the
 
GNU
 
make
 
vîsi⁄
 
™d
Åhê
compûî
 version

215 @
	$$
(
ECHO
Ë
GNUmake
 
vîsi⁄
:

216 @
	`$
(
MAKE
Ë--
vîsi⁄


217 @
	$$
(
ECHO
Ë
GCC
 
vîsi⁄
:

218 @
	`$
(
CL
Ë-
v


226 #Lök/
loˇã
 
≠∂iˇti⁄


228 
	$$
(
TRG
Ë: 
	`$
(
FILES_O
)

229 @-
	`$
(
ECHO
Ë+++ 
lökök
 
≠∂iˇti⁄
 
to
 
gíî©e
: $(
TRG
)

230 @-
	`$
(
CL
Ë$(
LFLAGS
Ë-
L
. -
lc
 $(
PATH_OBJ
)

	@lib/libprintf/printf.c

33 
	~<°dboﬁ.h
>

34 
	~<°döt.h
>

36 
	~"¥ötf.h
"

42 #ifde‡
PRINTF_INCLUDE_CONFIG_H


43 
	~"¥ötf_c⁄fig.h
"

50 #i‚de‡
PRINTF_NTOA_BUFFER_SIZE


51 
	#PRINTF_NTOA_BUFFER_SIZE
 32U

	)

57 #i‚de‡
PRINTF_FTOA_BUFFER_SIZE


58 
	#PRINTF_FTOA_BUFFER_SIZE
 32U

	)

63 #i‚de‡
PRINTF_DISABLE_SUPPORT_FLOAT


64 
	#PRINTF_SUPPORT_FLOAT


	)

69 #i‚de‡
PRINTF_DISABLE_SUPPORT_EXPONENTIAL


70 
	#PRINTF_SUPPORT_EXPONENTIAL


	)

75 #i‚de‡
PRINTF_DEFAULT_FLOAT_PRECISION


76 
	#PRINTF_DEFAULT_FLOAT_PRECISION
 6U

	)

81 #i‚de‡
PRINTF_MAX_FLOAT


82 
	#PRINTF_MAX_FLOAT
 1e9

	)

87 #i‚de‡
PRINTF_DISABLE_SUPPORT_LONG_LONG


88 
	#PRINTF_SUPPORT_LONG_LONG


	)

94 #i‚de‡
PRINTF_DISABLE_SUPPORT_PTRDIFF_T


95 
	#PRINTF_SUPPORT_PTRDIFF_T


	)

101 
	#FLAGS_ZEROPAD
 (1U << 0U)

	)

102 
	#FLAGS_LEFT
 (1U << 1U)

	)

103 
	#FLAGS_PLUS
 (1U << 2U)

	)

104 
	#FLAGS_SPACE
 (1U << 3U)

	)

105 
	#FLAGS_HASH
 (1U << 4U)

	)

106 
	#FLAGS_UPPERCASE
 (1U << 5U)

	)

107 
	#FLAGS_CHAR
 (1U << 6U)

	)

108 
	#FLAGS_SHORT
 (1U << 7U)

	)

109 
	#FLAGS_LONG
 (1U << 8U)

	)

110 
	#FLAGS_LONG_LONG
 (1U << 9U)

	)

111 
	#FLAGS_PRECISION
 (1U << 10U)

	)

112 
	#FLAGS_ADAPT_EXP
 (1U << 11U)

	)

116 #i‡
deföed
(
PRINTF_SUPPORT_FLOAT
)

117 
	~<Êﬂt.h
>

122 (*
	tout_f˘_ty≥
)(
	tch¨a˘î
, * 
	tbuf„r
, 
	tsize_t
 
	tidx
, size_à
	tmaxÀn
);

127 (*
f˘
)(
ch¨a˘î
, * 
¨g
);

128 * 
¨g
;

129 } 
	tout_f˘_wøp_ty≥
;

133 
ölöe
 
	$_out_buf„r
(
ch¨a˘î
, * 
buf„r
, 
size_t
 
idx
, size_à
maxÀn
)

135 i‡(
idx
 < 
maxÀn
) {

136 ((*)
buf„r
)[
idx
] = 
ch¨a˘î
;

138 
	}
}

142 
ölöe
 
	$_out_nuŒ
(
ch¨a˘î
, * 
buf„r
, 
size_t
 
idx
, size_à
maxÀn
)

144 ()
ch¨a˘î
; ()
buf„r
; ()
idx
; ()
maxÀn
;

145 
	}
}

149 
ölöe
 
	$_out_ch¨
(
ch¨a˘î
, * 
buf„r
, 
size_t
 
idx
, size_à
maxÀn
)

151 ()
buf„r
; ()
idx
; ()
maxÀn
;

152 i‡(
ch¨a˘î
) {

153 
	`_putch¨
(
ch¨a˘î
);

155 
	}
}

159 
ölöe
 
	$_out_f˘
(
ch¨a˘î
, * 
buf„r
, 
size_t
 
idx
, size_à
maxÀn
)

161 ()
idx
; ()
maxÀn
;

162 i‡(
ch¨a˘î
) {

164 ((
out_f˘_wøp_ty≥
*)
buf„r
)->
	`f˘
(
ch¨a˘î
, ((out_f˘_wøp_ty≥*)buf„r)->
¨g
);

166 
	}
}

171 
ölöe
 
	$_°∫Àn_s
(c⁄° * 
°r
, 
size_t
 
maxsize
)

173 c⁄° * 
s
;

174 
s
 = 
°r
; *†&& 
maxsize
--; ++s);

175  ()(
s
 - 
°r
);

176 
	}
}

181 
ölöe
 
boﬁ
 
	$_is_digô
(
ch
)

183  (
ch
 >= '0') && (ch <= '9');

184 
	}
}

188 
	$_©oi
(c⁄° ** 
°r
)

190 
i
 = 0U;

191 
	`_is_digô
(**
°r
)) {

192 
i
 = i * 10U + ()(*((*
°r
)++) - '0');

194  
i
;

195 
	}
}

199 
size_t
 
	$_out_ªv
(
out_f˘_ty≥
 
out
, * 
buf„r
, 
size_t
 
idx
, size_à
maxÀn
, c⁄° * 
buf
, size_à
Àn
, 
width
, 
Êags
)

201 c⁄° 
size_t
 
°¨t_idx
 = 
idx
;

204 i‡(!(
Êags
 & 
FLAGS_LEFT
Ë&& !(Êag†& 
FLAGS_ZEROPAD
)) {

205 
size_t
 
i
 = 
Àn
; i < 
width
; i++) {

206 
	`out
(' ', 
buf„r
, 
idx
++, 
maxÀn
);

211 
Àn
) {

212 
	`out
(
buf
[--
Àn
], 
buf„r
, 
idx
++, 
maxÀn
);

216 i‡(
Êags
 & 
FLAGS_LEFT
) {

217 
idx
 - 
°¨t_idx
 < 
width
) {

218 
	`out
(' ', 
buf„r
, 
idx
++, 
maxÀn
);

222  
idx
;

223 
	}
}

227 
size_t
 
	$_¡ﬂ_f‹m©
(
out_f˘_ty≥
 
out
, * 
buf„r
, 
size_t
 
idx
, size_à
maxÀn
, * 
buf
, size_à
Àn
, 
boﬁ
 
√g©ive
, 
ba£
, 
¥ec
, 
width
, 
Êags
)

230 i‡(!(
Êags
 & 
FLAGS_LEFT
)) {

231 i‡(
width
 && (
Êags
 & 
FLAGS_ZEROPAD
Ë&& (
√g©ive
 || (Êag†& (
FLAGS_PLUS
 | 
FLAGS_SPACE
)))) {

232 
width
--;

234 (
Àn
 < 
¥ec
Ë&& (À¿< 
PRINTF_NTOA_BUFFER_SIZE
)) {

235 
buf
[
Àn
++] = '0';

237 (
Êags
 & 
FLAGS_ZEROPAD
Ë&& (
Àn
 < 
width
Ë&& (À¿< 
PRINTF_NTOA_BUFFER_SIZE
)) {

238 
buf
[
Àn
++] = '0';

243 i‡(
Êags
 & 
FLAGS_HASH
) {

244 i‡(!(
Êags
 & 
FLAGS_PRECISION
Ë&& 
Àn
 && (÷í =
¥ec
Ë|| (À¿=
width
))) {

245 
Àn
--;

246 i‡(
Àn
 && (
ba£
 == 16U)) {

247 
Àn
--;

250 i‡((
ba£
 =16UË&& !(
Êags
 & 
FLAGS_UPPERCASE
Ë&& (
Àn
 < 
PRINTF_NTOA_BUFFER_SIZE
)) {

251 
buf
[
Àn
++] = 'x';

253 i‡((
ba£
 =16UË&& (
Êags
 & 
FLAGS_UPPERCASE
Ë&& (
Àn
 < 
PRINTF_NTOA_BUFFER_SIZE
)) {

254 
buf
[
Àn
++] = 'X';

256 i‡((
ba£
 =2UË&& (
Àn
 < 
PRINTF_NTOA_BUFFER_SIZE
)) {

257 
buf
[
Àn
++] = 'b';

259 i‡(
Àn
 < 
PRINTF_NTOA_BUFFER_SIZE
) {

260 
buf
[
Àn
++] = '0';

264 i‡(
Àn
 < 
PRINTF_NTOA_BUFFER_SIZE
) {

265 i‡(
√g©ive
) {

266 
buf
[
Àn
++] = '-';

268 i‡(
Êags
 & 
FLAGS_PLUS
) {

269 
buf
[
Àn
++] = '+';

271 i‡(
Êags
 & 
FLAGS_SPACE
) {

272 
buf
[
Àn
++] = ' ';

276  
	`_out_ªv
(
out
, 
buf„r
, 
idx
, 
maxÀn
, 
buf
, 
Àn
, 
width
, 
Êags
);

277 
	}
}

281 
size_t
 
	$_¡ﬂ_l⁄g
(
out_f˘_ty≥
 
out
, * 
buf„r
, 
size_t
 
idx
, size_à
maxÀn
, 
vÆue
, 
boﬁ
 
√g©ive
, 
ba£
, 
¥ec
, 
width
, 
Êags
)

283 
buf
[
PRINTF_NTOA_BUFFER_SIZE
];

284 
size_t
 
Àn
 = 0U;

287 i‡(!
vÆue
) {

288 
Êags
 &~
FLAGS_HASH
;

292 i‡(!(
Êags
 & 
FLAGS_PRECISION
Ë|| 
vÆue
) {

294 c⁄° 
digô
 = ()(
vÆue
 % 
ba£
);

295 
buf
[
Àn
++] = 
digô
 < 10 ? '0' + digô : (
Êags
 & 
FLAGS_UPPERCASE
 ? 'A' : 'a') + digit - 10;

296 
vÆue
 /
ba£
;

297 } 
vÆue
 && (
Àn
 < 
PRINTF_NTOA_BUFFER_SIZE
));

300  
	`_¡ﬂ_f‹m©
(
out
, 
buf„r
, 
idx
, 
maxÀn
, 
buf
, 
Àn
, 
√g©ive
, ()
ba£
, 
¥ec
, 
width
, 
Êags
);

301 
	}
}

305 #i‡
deföed
(
PRINTF_SUPPORT_LONG_LONG
)

306 
size_t
 
	$_¡ﬂ_l⁄g_l⁄g
(
out_f˘_ty≥
 
out
, * 
buf„r
, 
size_t
 
idx
, size_à
maxÀn
, 
vÆue
, 
boﬁ
 
√g©ive
, 
ba£
, 
¥ec
, 
width
, 
Êags
)

308 
buf
[
PRINTF_NTOA_BUFFER_SIZE
];

309 
size_t
 
Àn
 = 0U;

312 i‡(!
vÆue
) {

313 
Êags
 &~
FLAGS_HASH
;

317 i‡(!(
Êags
 & 
FLAGS_PRECISION
Ë|| 
vÆue
) {

319 c⁄° 
digô
 = ()(
vÆue
 % 
ba£
);

320 
buf
[
Àn
++] = 
digô
 < 10 ? '0' + digô : (
Êags
 & 
FLAGS_UPPERCASE
 ? 'A' : 'a') + digit - 10;

321 
vÆue
 /
ba£
;

322 } 
vÆue
 && (
Àn
 < 
PRINTF_NTOA_BUFFER_SIZE
));

325  
	`_¡ﬂ_f‹m©
(
out
, 
buf„r
, 
idx
, 
maxÀn
, 
buf
, 
Àn
, 
√g©ive
, ()
ba£
, 
¥ec
, 
width
, 
Êags
);

326 
	}
}

330 #i‡
deföed
(
PRINTF_SUPPORT_FLOAT
)

332 #i‡
deföed
(
PRINTF_SUPPORT_EXPONENTIAL
)

334 
size_t
 
_ëﬂ
(
out_f˘_ty≥
 
out
, * 
buf„r
, size_à
idx
, size_à
maxÀn
, 
vÆue
, 
¥ec
, 
width
, 
Êags
);

339 
size_t
 
	$_·ﬂ
(
out_f˘_ty≥
 
out
, * 
buf„r
, 
size_t
 
idx
, size_à
maxÀn
, 
vÆue
, 
¥ec
, 
width
, 
Êags
)

341 
buf
[
PRINTF_FTOA_BUFFER_SIZE
];

342 
size_t
 
Àn
 = 0U;

343 
diff
 = 0.0;

346 c⁄° 
pow10
[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

349 i‡(
vÆue
 != value)

350  
	`_out_ªv
(
out
, 
buf„r
, 
idx
, 
maxÀn
, "«n", 3, 
width
, 
Êags
);

351 i‡(
vÆue
 < -
DBL_MAX
)

352  
	`_out_ªv
(
out
, 
buf„r
, 
idx
, 
maxÀn
, "‚i-", 4, 
width
, 
Êags
);

353 i‡(
vÆue
 > 
DBL_MAX
)

354  
	`_out_ªv
(
out
, 
buf„r
, 
idx
, 
maxÀn
, (
Êags
 & 
FLAGS_PLUS
Ë? "‚i+" : "‚i", (Êag†& FLAGS_PLUSË? 4U : 3U, 
width
, flags);

358 i‡((
vÆue
 > 
PRINTF_MAX_FLOAT
) || (value < -PRINTF_MAX_FLOAT)) {

359 #i‡
	`deföed
(
PRINTF_SUPPORT_EXPONENTIAL
)

360  
	`_ëﬂ
(
out
, 
buf„r
, 
idx
, 
maxÀn
, 
vÆue
, 
¥ec
, 
width
, 
Êags
);

367 
boﬁ
 
√g©ive
 = 
Ál£
;

368 i‡(
vÆue
 < 0) {

369 
√g©ive
 = 
åue
;

370 
vÆue
 = 0 - value;

374 i‡(!(
Êags
 & 
FLAGS_PRECISION
)) {

375 
¥ec
 = 
PRINTF_DEFAULT_FLOAT_PRECISION
;

378 (
Àn
 < 
PRINTF_FTOA_BUFFER_SIZE
Ë&& (
¥ec
 > 9U)) {

379 
buf
[
Àn
++] = '0';

380 
¥ec
--;

383 
whﬁe
 = ()
vÆue
;

384 
tmp
 = (
vÆue
 - 
whﬁe
Ë* 
pow10
[
¥ec
];

385 
‰ac
 = ()
tmp
;

386 
diff
 = 
tmp
 - 
‰ac
;

388 i‡(
diff
 > 0.5) {

389 ++
‰ac
;

391 i‡(
‰ac
 >
pow10
[
¥ec
]) {

392 
‰ac
 = 0;

393 ++
whﬁe
;

396 i‡(
diff
 < 0.5) {

398 i‡((
‰ac
 == 0U) || (frac & 1U)) {

400 ++
‰ac
;

403 i‡(
¥ec
 == 0U) {

404 
diff
 = 
vÆue
 - ()
whﬁe
;

405 i‡((!(
diff
 < 0.5Ë|| (dif‡> 0.5)Ë&& (
whﬁe
 & 1)) {

408 ++
whﬁe
;

412 
cou¡
 = 
¥ec
;

414 
Àn
 < 
PRINTF_FTOA_BUFFER_SIZE
) {

415 --
cou¡
;

416 
buf
[
Àn
++] = ()(48U + (
‰ac
 % 10U));

417 i‡(!(
‰ac
 /= 10U)) {

422 (
Àn
 < 
PRINTF_FTOA_BUFFER_SIZE
Ë&& (
cou¡
-- > 0U)) {

423 
buf
[
Àn
++] = '0';

425 i‡(
Àn
 < 
PRINTF_FTOA_BUFFER_SIZE
) {

427 
buf
[
Àn
++] = '.';

432 
Àn
 < 
PRINTF_FTOA_BUFFER_SIZE
) {

433 
buf
[
Àn
++] = ()(48 + (
whﬁe
 % 10));

434 i‡(!(
whﬁe
 /= 10)) {

440 i‡(!(
Êags
 & 
FLAGS_LEFT
Ë&& (Êag†& 
FLAGS_ZEROPAD
)) {

441 i‡(
width
 && (
√g©ive
 || (
Êags
 & (
FLAGS_PLUS
 | 
FLAGS_SPACE
)))) {

442 
width
--;

444 (
Àn
 < 
width
Ë&& (À¿< 
PRINTF_FTOA_BUFFER_SIZE
)) {

445 
buf
[
Àn
++] = '0';

449 i‡(
Àn
 < 
PRINTF_FTOA_BUFFER_SIZE
) {

450 i‡(
√g©ive
) {

451 
buf
[
Àn
++] = '-';

453 i‡(
Êags
 & 
FLAGS_PLUS
) {

454 
buf
[
Àn
++] = '+';

456 i‡(
Êags
 & 
FLAGS_SPACE
) {

457 
buf
[
Àn
++] = ' ';

461  
	`_out_ªv
(
out
, 
buf„r
, 
idx
, 
maxÀn
, 
buf
, 
Àn
, 
width
, 
Êags
);

462 
	}
}

465 #i‡
deföed
(
PRINTF_SUPPORT_EXPONENTIAL
)

467 
size_t
 
	$_ëﬂ
(
out_f˘_ty≥
 
out
, * 
buf„r
, 
size_t
 
idx
, size_à
maxÀn
, 
vÆue
, 
¥ec
, 
width
, 
Êags
)

470 i‡((
vÆue
 !vÆueË|| (vÆuê> 
DBL_MAX
) || (value < -DBL_MAX)) {

471  
	`_·ﬂ
(
out
, 
buf„r
, 
idx
, 
maxÀn
, 
vÆue
, 
¥ec
, 
width
, 
Êags
);

475 c⁄° 
boﬁ
 
√g©ive
 = 
vÆue
 < 0;

476 i‡(
√g©ive
) {

477 
vÆue
 = -value;

481 i‡(!(
Êags
 & 
FLAGS_PRECISION
)) {

482 
¥ec
 = 
PRINTF_DEFAULT_FLOAT_PRECISION
;

488 
uöt64_t
 
U
;

489 
F
;

490 } 
c⁄v
;

492 
c⁄v
.
F
 = 
vÆue
;

493 
exp2
 = ()((
c⁄v
.
U
 >> 52U) & 0x07FFU) - 1023;

494 
c⁄v
.
U
 = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);

496 
expvÆ
 = ()(0.1760912590558 + 
exp2
 * 0.301029995663981 + (
c⁄v
.
F
 - 1.5) * 0.289529654602168);

498 
exp2
 = ()(
expvÆ
 * 3.321928094887362 + 0.5);

499 c⁄° 
z
 = 
expvÆ
 * 2.302585092994046 - 
exp2
 * 0.6931471805599453;

500 c⁄° 
z2
 = 
z
 * z;

501 
c⁄v
.
U
 = (
uöt64_t
)(
exp2
 + 1023) << 52U;

503 
c⁄v
.
F
 *1 + 2 * 
z
 / (2 - z + (
z2
 / (6 + (z2 / (10 + z2 / 14)))));

505 i‡(
vÆue
 < 
c⁄v
.
F
) {

506 
expvÆ
--;

507 
c⁄v
.
F
 /= 10;

511 
möwidth
 = ((
expvÆ
 < 100) && (expval > -100)) ? 4U : 5U;

514 i‡(
Êags
 & 
FLAGS_ADAPT_EXP
) {

516 i‡((
vÆue
 >= 1e-4) && (value < 1e6)) {

517 i‡(()
¥ec
 > 
expvÆ
) {

518 
¥ec
 = ()((Ìª¯- 
expvÆ
 - 1);

521 
¥ec
 = 0;

523 
Êags
 |
FLAGS_PRECISION
;

525 
möwidth
 = 0U;

526 
expvÆ
 = 0;

530 i‡((
¥ec
 > 0Ë&& (
Êags
 & 
FLAGS_PRECISION
)) {

531 --
¥ec
;

537 
fwidth
 = 
width
;

538 i‡(
width
 > 
möwidth
) {

540 
fwidth
 -
möwidth
;

543 
fwidth
 = 0U;

545 i‡((
Êags
 & 
FLAGS_LEFT
Ë&& 
möwidth
) {

547 
fwidth
 = 0U;

551 i‡(
expvÆ
) {

552 
vÆue
 /
c⁄v
.
F
;

556 c⁄° 
size_t
 
°¨t_idx
 = 
idx
;

557 
idx
 = 
	`_·ﬂ
(
out
, 
buf„r
, idx, 
maxÀn
, 
√g©ive
 ? -
vÆue
 : vÆue, 
¥ec
, 
fwidth
, 
Êags
 & ~
FLAGS_ADAPT_EXP
);

560 i‡(
möwidth
) {

562 
	`out
((
Êags
 & 
FLAGS_UPPERCASE
Ë? 'E' : 'e', 
buf„r
, 
idx
++, 
maxÀn
);

564 
idx
 = 
	`_¡ﬂ_l⁄g
(
out
, 
buf„r
, idx, 
maxÀn
, (
expvÆ
 < 0Ë? -expvÆ :ÉxpvÆ,ÉxpvÆ < 0, 10, 0, 
möwidth
-1, 
FLAGS_ZEROPAD
 | 
FLAGS_PLUS
);

566 i‡(
Êags
 & 
FLAGS_LEFT
) {

567 
idx
 - 
°¨t_idx
 < 
width
Ë
	`out
(' ', 
buf„r
, idx++, 
maxÀn
);

570  
idx
;

571 
	}
}

577 
	$_v¢¥ötf
(
out_f˘_ty≥
 
out
, * 
buf„r
, c⁄° 
size_t
 
maxÀn
, c⁄° * 
f‹m©
, 
va_li°
 
va
)

579 
Êags
, 
width
, 
¥ecisi⁄
, 
n
;

580 
size_t
 
idx
 = 0U;

582 i‡(!
buf„r
) {

584 
out
 = 
_out_nuŒ
;

587 *
f‹m©
)

590 i‡(*
f‹m©
 != '%') {

592 
	`out
(*
f‹m©
, 
buf„r
, 
idx
++, 
maxÀn
);

593 
f‹m©
++;

598 
f‹m©
++;

602 
Êags
 = 0U;

604 *
f‹m©
) {

605 '0': 
Êags
 |
FLAGS_ZEROPAD
; 
f‹m©
++; 
n
 = 1U; ;

606 '-': 
Êags
 |
FLAGS_LEFT
; 
f‹m©
++; 
n
 = 1U; ;

607 '+': 
Êags
 |
FLAGS_PLUS
; 
f‹m©
++; 
n
 = 1U; ;

608 ' ': 
Êags
 |
FLAGS_SPACE
; 
f‹m©
++; 
n
 = 1U; ;

609 '#': 
Êags
 |
FLAGS_HASH
; 
f‹m©
++; 
n
 = 1U; ;

610  : 
n
 = 0U; ;

612 } 
n
);

615 
width
 = 0U;

616 i‡(
	`_is_digô
(*
f‹m©
)) {

617 
width
 = 
	`_©oi
(&
f‹m©
);

619 i‡(*
f‹m©
 == '*') {

620 c⁄° 
w
 = 
	`va_¨g
(
va
, );

621 i‡(
w
 < 0) {

622 
Êags
 |
FLAGS_LEFT
;

623 
width
 = ()-
w
;

626 
width
 = ()
w
;

628 
f‹m©
++;

632 
¥ecisi⁄
 = 0U;

633 i‡(*
f‹m©
 == '.') {

634 
Êags
 |
FLAGS_PRECISION
;

635 
f‹m©
++;

636 i‡(
	`_is_digô
(*
f‹m©
)) {

637 
¥ecisi⁄
 = 
	`_©oi
(&
f‹m©
);

639 i‡(*
f‹m©
 == '*') {

640 c⁄° 
¥ec
 = ()
	`va_¨g
(
va
, );

641 
¥ecisi⁄
 = 
¥ec
 > 0 ? ()prec : 0U;

642 
f‹m©
++;

647 *
f‹m©
) {

649 
Êags
 |
FLAGS_LONG
;

650 
f‹m©
++;

651 i‡(*
f‹m©
 == 'l') {

652 
Êags
 |
FLAGS_LONG_LONG
;

653 
f‹m©
++;

657 
Êags
 |
FLAGS_SHORT
;

658 
f‹m©
++;

659 i‡(*
f‹m©
 == 'h') {

660 
Êags
 |
FLAGS_CHAR
;

661 
f‹m©
++;

664 #i‡
	`deföed
(
PRINTF_SUPPORT_PTRDIFF_T
)

666 
Êags
 |((
±rdiff_t
Ë=(Ë? 
FLAGS_LONG
 : 
FLAGS_LONG_LONG
);

667 
f‹m©
++;

671 
Êags
 |((
ötmax_t
Ë=(Ë? 
FLAGS_LONG
 : 
FLAGS_LONG_LONG
);

672 
f‹m©
++;

675 
Êags
 |((
size_t
Ë=(Ë? 
FLAGS_LONG
 : 
FLAGS_LONG_LONG
);

676 
f‹m©
++;

683 *
f‹m©
) {

692 
ba£
;

693 i‡(*
f‹m©
 == 'x' || *format == 'X') {

694 
ba£
 = 16U;

696 i‡(*
f‹m©
 == 'o') {

697 
ba£
 = 8U;

699 i‡(*
f‹m©
 == 'b') {

700 
ba£
 = 2U;

703 
ba£
 = 10U;

704 
Êags
 &~
FLAGS_HASH
;

707 i‡(*
f‹m©
 == 'X') {

708 
Êags
 |
FLAGS_UPPERCASE
;

712 i‡((*
f‹m©
 != 'i') && (*format != 'd')) {

713 
Êags
 &~(
FLAGS_PLUS
 | 
FLAGS_SPACE
);

717 i‡(
Êags
 & 
FLAGS_PRECISION
) {

718 
Êags
 &~
FLAGS_ZEROPAD
;

722 i‡((*
f‹m©
 == 'i') || (*format == 'd')) {

724 i‡(
Êags
 & 
FLAGS_LONG_LONG
) {

725 #i‡
	`deföed
(
PRINTF_SUPPORT_LONG_LONG
)

726 c⁄° 
vÆue
 = 
	`va_¨g
(
va
, );

727 
idx
 = 
	`_¡ﬂ_l⁄g_l⁄g
(
out
, 
buf„r
, idx, 
maxÀn
, ()(
vÆue
 > 0 ? vÆuê: 0 - vÆue), vÆuê< 0, 
ba£
, 
¥ecisi⁄
, 
width
, 
Êags
);

730 i‡(
Êags
 & 
FLAGS_LONG
) {

731 c⁄° 
vÆue
 = 
	`va_¨g
(
va
, );

732 
idx
 = 
	`_¡ﬂ_l⁄g
(
out
, 
buf„r
, idx, 
maxÀn
, ()(
vÆue
 > 0 ? vÆuê: 0 - vÆue), vÆuê< 0, 
ba£
, 
¥ecisi⁄
, 
width
, 
Êags
);

735 c⁄° 
vÆue
 = (
Êags
 & 
FLAGS_CHAR
Ë? ()
	`va_¨g
(
va
, Ë: (Êag†& 
FLAGS_SHORT
) ? ()va_arg(va, ) : va_arg(va, );

736 
idx
 = 
	`_¡ﬂ_l⁄g
(
out
, 
buf„r
, idx, 
maxÀn
, ()(
vÆue
 > 0 ? vÆuê: 0 - vÆue), vÆuê< 0, 
ba£
, 
¥ecisi⁄
, 
width
, 
Êags
);

741 i‡(
Êags
 & 
FLAGS_LONG_LONG
) {

742 #i‡
	`deföed
(
PRINTF_SUPPORT_LONG_LONG
)

743 
idx
 = 
	`_¡ﬂ_l⁄g_l⁄g
(
out
, 
buf„r
, idx, 
maxÀn
, 
	`va_¨g
(
va
, ), 
Ál£
, 
ba£
, 
¥ecisi⁄
, 
width
, 
Êags
);

746 i‡(
Êags
 & 
FLAGS_LONG
) {

747 
idx
 = 
	`_¡ﬂ_l⁄g
(
out
, 
buf„r
, idx, 
maxÀn
, 
	`va_¨g
(
va
, ), 
Ál£
, 
ba£
, 
¥ecisi⁄
, 
width
, 
Êags
);

750 c⁄° 
vÆue
 = (
Êags
 & 
FLAGS_CHAR
Ë? ()
	`va_¨g
(
va
, Ë: (Êag†& 
FLAGS_SHORT
) ? ()va_arg(va, ) : va_arg(va, );

751 
idx
 = 
	`_¡ﬂ_l⁄g
(
out
, 
buf„r
, idx, 
maxÀn
, 
vÆue
, 
Ál£
, 
ba£
, 
¥ecisi⁄
, 
width
, 
Êags
);

754 
f‹m©
++;

757 #i‡
	`deföed
(
PRINTF_SUPPORT_FLOAT
)

760 i‡(*
f‹m©
 ='F'Ë
Êags
 |
FLAGS_UPPERCASE
;

761 
idx
 = 
	`_·ﬂ
(
out
, 
buf„r
, idx, 
maxÀn
, 
	`va_¨g
(
va
, ), 
¥ecisi⁄
, 
width
, 
Êags
);

762 
f‹m©
++;

764 #i‡
	`deföed
(
PRINTF_SUPPORT_EXPONENTIAL
)

769 i‡((*
f‹m©
 ='g')||(*f‹m© ='G')Ë
Êags
 |
FLAGS_ADAPT_EXP
;

770 i‡((*
f‹m©
 ='E')||(*f‹m© ='G')Ë
Êags
 |
FLAGS_UPPERCASE
;

771 
idx
 = 
	`_ëﬂ
(
out
, 
buf„r
, idx, 
maxÀn
, 
	`va_¨g
(
va
, ), 
¥ecisi⁄
, 
width
, 
Êags
);

772 
f‹m©
++;

777 
l
 = 1U;

779 i‡(!(
Êags
 & 
FLAGS_LEFT
)) {

780 
l
++ < 
width
) {

781 
	`out
(' ', 
buf„r
, 
idx
++, 
maxÀn
);

785 
	`out
(()
	`va_¨g
(
va
, ), 
buf„r
, 
idx
++, 
maxÀn
);

787 i‡(
Êags
 & 
FLAGS_LEFT
) {

788 
l
++ < 
width
) {

789 
	`out
(' ', 
buf„r
, 
idx
++, 
maxÀn
);

792 
f‹m©
++;

797 c⁄° * 
p
 = 
	`va_¨g
(
va
, *);

798 
l
 = 
	`_°∫Àn_s
(
p
, 
¥ecisi⁄
 ?Öªcisi⁄ : (
size_t
)-1);

800 i‡(
Êags
 & 
FLAGS_PRECISION
) {

801 
l
 = (»< 
¥ecisi⁄
 ?Ü :Örecision);

803 i‡(!(
Êags
 & 
FLAGS_LEFT
)) {

804 
l
++ < 
width
) {

805 
	`out
(' ', 
buf„r
, 
idx
++, 
maxÀn
);

809 (*
p
 !0Ë&& (!(
Êags
 & 
FLAGS_PRECISION
Ë|| 
¥ecisi⁄
--)) {

810 
	`out
(*(
p
++), 
buf„r
, 
idx
++, 
maxÀn
);

813 i‡(
Êags
 & 
FLAGS_LEFT
) {

814 
l
++ < 
width
) {

815 
	`out
(' ', 
buf„r
, 
idx
++, 
maxÀn
);

818 
f‹m©
++;

823 
width
 = (*) * 2U;

824 
Êags
 |
FLAGS_ZEROPAD
 | 
FLAGS_UPPERCASE
;

825 #i‡
	`deföed
(
PRINTF_SUPPORT_LONG_LONG
)

826 c⁄° 
boﬁ
 
is_Œ
 = (
uöçå_t
) == ();

827 i‡(
is_Œ
) {

828 
idx
 = 
	`_¡ﬂ_l⁄g_l⁄g
(
out
, 
buf„r
, idx, 
maxÀn
, (
uöçå_t
)
	`va_¨g
(
va
, *), 
Ál£
, 16U, 
¥ecisi⁄
, 
width
, 
Êags
);

832 
idx
 = 
	`_¡ﬂ_l⁄g
(
out
, 
buf„r
, idx, 
maxÀn
, ()((
uöçå_t
)
	`va_¨g
(
va
, *)), 
Ál£
, 16U, 
¥ecisi⁄
, 
width
, 
Êags
);

833 #i‡
	`deföed
(
PRINTF_SUPPORT_LONG_LONG
)

836 
f‹m©
++;

841 
	`out
('%', 
buf„r
, 
idx
++, 
maxÀn
);

842 
f‹m©
++;

846 
	`out
(*
f‹m©
, 
buf„r
, 
idx
++, 
maxÀn
);

847 
f‹m©
++;

853 
	`out
(()0, 
buf„r
, 
idx
 < 
maxÀn
 ? idx : maxlen - 1U, maxlen);

856  ()
idx
;

857 
	}
}

862 
	$¥ötf_
(c⁄° * 
f‹m©
, ...)

864 
va_li°
 
va
;

865 
	`va_°¨t
(
va
, 
f‹m©
);

866 
buf„r
[1];

867 c⁄° 
ªt
 = 
	`_v¢¥ötf
(
_out_ch¨
, 
buf„r
, (
size_t
)-1, 
f‹m©
, 
va
);

868 
	`va_íd
(
va
);

869  
ªt
;

870 
	}
}

873 
	$•rötf_
(* 
buf„r
, c⁄° * 
f‹m©
, ...)

875 
va_li°
 
va
;

876 
	`va_°¨t
(
va
, 
f‹m©
);

877 c⁄° 
ªt
 = 
	`_v¢¥ötf
(
_out_buf„r
, 
buf„r
, (
size_t
)-1, 
f‹m©
, 
va
);

878 
	`va_íd
(
va
);

879  
ªt
;

880 
	}
}

883 
	$¢¥ötf_
(* 
buf„r
, 
size_t
 
cou¡
, c⁄° * 
f‹m©
, ...)

885 
va_li°
 
va
;

886 
	`va_°¨t
(
va
, 
f‹m©
);

887 c⁄° 
ªt
 = 
	`_v¢¥ötf
(
_out_buf„r
, 
buf„r
, 
cou¡
, 
f‹m©
, 
va
);

888 
	`va_íd
(
va
);

889  
ªt
;

890 
	}
}

893 
	$v¥ötf_
(c⁄° * 
f‹m©
, 
va_li°
 
va
)

895 
buf„r
[1];

896  
	`_v¢¥ötf
(
_out_ch¨
, 
buf„r
, (
size_t
)-1, 
f‹m©
, 
va
);

897 
	}
}

900 
	$v¢¥ötf_
(* 
buf„r
, 
size_t
 
cou¡
, c⁄° * 
f‹m©
, 
va_li°
 
va
)

902  
	`_v¢¥ötf
(
_out_buf„r
, 
buf„r
, 
cou¡
, 
f‹m©
, 
va
);

903 
	}
}

906 
	$f˘¥ötf
((*
out
)(
ch¨a˘î
, * 
¨g
), *árg, c⁄° * 
f‹m©
, ...)

908 
va_li°
 
va
;

909 
	`va_°¨t
(
va
, 
f‹m©
);

910 c⁄° 
out_f˘_wøp_ty≥
 
out_f˘_wøp
 = { 
out
, 
¨g
 };

911 c⁄° 
ªt
 = 
	`_v¢¥ötf
(
_out_f˘
, (*)(
uöçå_t
)&
out_f˘_wøp
, (
size_t
)-1, 
f‹m©
, 
va
);

912 
	`va_íd
(
va
);

913  
ªt
;

914 
	}
}

	@lib/libprintf/printf.h

32 #i‚de‡
_PRINTF_H_


33 
	#_PRINTF_H_


	)

35 
	~<°d¨g.h
>

36 
	~<°ddef.h
>

39 #ifde‡
__˝lu•lus


49 
_putch¨
(
ch¨a˘î
Ë
__©åibuã__
((
wìk
));

60 
	#¥ötf
 
¥ötf_


	)

61 
¥ötf_
(c⁄° * 
f‹m©
, ...);

71 
	#•rötf
 
•rötf_


	)

72 
•rötf_
(* 
buf„r
, c⁄° * 
f‹m©
, ...);

85 
	#¢¥ötf
 
¢¥ötf_


	)

86 
	#v¢¥ötf
 
v¢¥ötf_


	)

87 
¢¥ötf_
(* 
buf„r
, 
size_t
 
cou¡
, c⁄° * 
f‹m©
, ...);

88 
v¢¥ötf_
(* 
buf„r
, 
size_t
 
cou¡
, c⁄° * 
f‹m©
, 
va_li°
 
va
);

97 
	#v¥ötf
 
v¥ötf_


	)

98 
v¥ötf_
(c⁄° * 
f‹m©
, 
va_li°
 
va
);

109 
f˘¥ötf
((*
out
)(
ch¨a˘î
, * 
¨g
), *árg, c⁄° * 
f‹m©
, ...);

112 #ifde‡
__˝lu•lus


	@lib/libprintf/printf_config.h

3 
	#PRINTF_DISABLE_SUPPORT_FLOAT


	)

4 
	#PRINTF_DISABLE_SUPPORT_EXPONENTIAL


	)

5 
	#PRINTF_DISABLE_SUPPORT_LONG_LONG


	)

6 
	#PRINTF_DISABLE_SUPPORT_PTRDIFF_T


	)

	@lib/libprintf/test/catch.hpp

11 #i‚de‡
TWOBLUECUBES_SINGLE_INCLUDE_CATCH_HPP_INCLUDED


12 
	#TWOBLUECUBES_SINGLE_INCLUDE_CATCH_HPP_INCLUDED


	)

16 
	#CATCH_VERSION_MAJOR
 2

	)

17 
	#CATCH_VERSION_MINOR
 7

	)

18 
	#CATCH_VERSION_PATCH
 0

	)

20 #ifde‡
__˛™g__


21 #¥agm®
˛™g
 
sy°em_hódî


22 #ñi‡
deföed
 
__GNUC__


23 #¥agm®
GCC
 
sy°em_hódî


28 #ifde‡
__˛™g__


29 #ifde‡
__ICC


30 #¥agm®
w¨nög
(
push
)

31 #¥agm®
w¨nög
(
dißbÀ
: 161 1682)

33 #¥agm®
˛™g
 
dügno°ic
 
push


34 #¥agm®
˛™g
 
dügno°ic
 
ign‹ed
 "-Wpadded"

35 #¥agm®
˛™g
 
dügno°ic
 
ign‹ed
 "-Wswitch-enum"

36 #¥agm®
˛™g
 
dügno°ic
 
ign‹ed
 "-Wcovered-switch-default"

38 #ñi‡
deföed
 
__GNUC__


42 #¥agm®
GCC
 
dügno°ic
 
ign‹ed
 "-Wparentheses"

44 #¥agm®
GCC
 
dügno°ic
 
push


45 #¥agm®
GCC
 
dügno°ic
 
ign‹ed
 "-Wunused-variable"

46 #¥agm®
GCC
 
dügno°ic
 
ign‹ed
 "-Wpadded"

49 #i‡
deföed
(
CATCH_CONFIG_MAIN
Ë|| deföed(
CATCH_CONFIG_RUNNER
)

50 
	#CATCH_IMPL


	)

51 
	#CATCH_CONFIG_ALL_PARTS


	)

56 #i‡
deföed
(
CATCH_CONFIG_ALL_PARTS
)

57 
	#CATCH_CONFIG_EXTERNAL_INTERFACES


	)

58 #i‡
deföed
(
CATCH_CONFIG_DISABLE_MATCHERS
)

59 #unde‡
CATCH_CONFIG_DISABLE_MATCHERS


61 #i‡!
deföed
(
CATCH_CONFIG_ENABLE_CHRONO_STRINGMAKER
)

62 
	#CATCH_CONFIG_ENABLE_CHRONO_STRINGMAKER


	)

66 #i‡!
deföed
(
CATCH_CONFIG_IMPL_ONLY
)

69 #ifde‡
__APPLE__


70 
	~<T¨gëC⁄dôi⁄Æs.h
>

71 #i‡
TARGET_OS_OSX
 == 1

72 
	#CATCH_PLATFORM_MAC


	)

73 #ñi‡
TARGET_OS_IPHONE
 == 1

74 
	#CATCH_PLATFORM_IPHONE


	)

77 #ñi‡
deföed
(
löux
Ë|| deföed(
__löux
Ë|| deföed(
__löux__
)

78 
	#CATCH_PLATFORM_LINUX


	)

80 #ñi‡
deföed
(
WIN32
Ë|| deföed(
__WIN32__
Ë|| deföed(
_WIN32
Ë|| deföed(
_MSC_VER
Ë|| deföed(
__MINGW32__
)

81 
	#CATCH_PLATFORM_WINDOWS


	)

86 #ifde‡
CATCH_IMPL


87 #i‚de‡
CLARA_CONFIG_MAIN


88 
	#CLARA_CONFIG_MAIN_NOT_DEFINED


	)

89 
	#CLARA_CONFIG_MAIN


	)

95 
«me•a˚
 
	gC©ch
 {

96 
∫gSìd
();

123 #ifde‡
__˝lu•lus


125 #i‡(
__˝lu•lus
 >201402LË|| (
deföed
(
_MSVC_LANG
) && _MSVC_LANG >= 201402L)

126 
	#CATCH_CPP14_OR_GREATER


	)

129 #i‡(
__˝lu•lus
 >201703LË|| (
deföed
(
_MSVC_LANG
) && _MSVC_LANG >= 201703L)

130 
	#CATCH_CPP17_OR_GREATER


	)

135 #i‡
deföed
(
CATCH_CPP17_OR_GREATER
)

136 
	#CATCH_INTERNAL_CONFIG_CPP17_UNCAUGHT_EXCEPTIONS


	)

139 #ifde‡
__˛™g__


141 
	#CATCH_INTERNAL_SUPPRESS_GLOBALS_WARNINGS
 \

142 
	`_Pøgma
( "clang diagnosticÖush" ) \

143 
	`_Pøgma
( "clang diagnostic ignored \"-Wexit-time-destructors\"" ) \

144 
	`_Pøgma
–"˛™g dügno°i¯ign‹ed \"-WglobÆ-c⁄°ru˘‹s\"")

	)

145 
	#CATCH_INTERNAL_UNSUPPRESS_GLOBALS_WARNINGS
 \

146 
	`_Pøgma
–"˛™g dügno°i¯p›" )

	)

148 
	#CATCH_INTERNAL_SUPPRESS_PARENTHESES_WARNINGS
 \

149 
	`_Pøgma
( "clang diagnosticÖush" ) \

150 
	`_Pøgma
–"˛™g dügno°i¯ign‹ed \"-W∑ª¡he£s\"" )

	)

151 
	#CATCH_INTERNAL_UNSUPPRESS_PARENTHESES_WARNINGS
 \

152 
	`_Pøgma
–"˛™g dügno°i¯p›" )

	)

154 
	#CATCH_INTERNAL_SUPPRESS_UNUSED_WARNINGS
 \

155 
	`_Pøgma
( "clang diagnosticÖush" ) \

156 
	`_Pøgma
–"˛™g dügno°i¯ign‹ed \"-Wunu£d-v¨übÀ\"" )

	)

157 
	#CATCH_INTERNAL_UNSUPPRESS_UNUSED_WARNINGS
 \

158 
	`_Pøgma
–"˛™g dügno°i¯p›" )

	)

164 #i‡!
deföed
(
CATCH_PLATFORM_WINDOWS
)

165 
	#CATCH_INTERNAL_CONFIG_POSIX_SIGNALS


	)

170 #i‡
deföed
(
__CYGWIN__
Ë|| deföed(
__QNX__
Ë|| deföed(
__EMSCRIPTEN__
Ë|| deföed(
__DJGPP__
)

171 
	#CATCH_INTERNAL_CONFIG_NO_POSIX_SIGNALS


	)

174 #ifde‡
__OS400__


175 
	#CATCH_INTERNAL_CONFIG_NO_POSIX_SIGNALS


	)

176 
	#CATCH_CONFIG_COLOUR_NONE


	)

181 #i‡
deföed
(
__ANDROID__
)

182 
	#CATCH_INTERNAL_CONFIG_NO_CPP11_TO_STRING


	)

187 #i‡
deföed
(
__MINGW32__
)

188 
	#CATCH_INTERNAL_CONFIG_NO_WINDOWS_SEH


	)

193 #i‡
deföed
(
__ORBIS__
)

194 
	#CATCH_INTERNAL_CONFIG_NO_NEW_CAPTURE


	)

199 #ifde‡
__CYGWIN__


203 
	#_BSD_SOURCE


	)

206 #i‡!((
__˝lu•lus
 >201103LË&& 
deföed
(
_GLIBCXX_USE_C99
) \

207 && !
	$deföed
(
_GLIBCXX_HAVE_BROKEN_VSWPRINTF
))

209 
	#CATCH_INTERNAL_CONFIG_NO_CPP11_TO_STRING


	)

216 #ifde‡
_MSC_VER


218 #i‡
_MSC_VER
 >= 1900

219 
	#CATCH_INTERNAL_CONFIG_CPP17_UNCAUGHT_EXCEPTIONS


	)

224 #i‡
	`deföed
(
WINAPI_FAMILY
Ë&& (WINAPI_FAMILY =
WINAPI_FAMILY_APP
)

225 
	#CATCH_CONFIG_COLOUR_NONE


	)

227 
	#CATCH_INTERNAL_CONFIG_WINDOWS_SEH


	)

233 #i‡!
	`deföed
(
_MSVC_TRADITIONAL
) || (defined(_MSVC_TRADITIONAL) && _MSVC_TRADITIONAL)

234 
	#CATCH_INTERNAL_CONFIG_TRADITIONAL_MSVC_PREPROCESSOR


	)

241 #i‡
	`deföed
(
__EXCEPTIONS
Ë|| deföed(
__˝p_ex˚±i⁄s
Ë|| deföed(
_CPPUNWIND
)

242 
	#CATCH_INTERNAL_CONFIG_EXCEPTIONS_ENABLED


	)

247 #ifde‡
__DJGPP__


248 
	#CATCH_INTERNAL_CONFIG_NO_WCHAR


	)

253 #i‡
	`deföed
(
__BORLANDC__
)

254 
	#CATCH_INTERNAL_CONFIG_POLYFILL_ISNAN


	)

264 #i‡–!
	`deföed
(
__JETBRAINS_IDE__
) || __JETBRAINS_IDE__ >= 20170300L )

265 
	#CATCH_INTERNAL_CONFIG_COUNTER


	)

271 #i‡
	`deföed
(
__has_ö˛ude
)

272 #i‡
	`__has_ö˛ude
(<
°rög_võw
>Ë&& 
	`deföed
(
CATCH_CPP17_OR_GREATER
)

273 
	#CATCH_INTERNAL_CONFIG_CPP17_STRING_VIEW


	)

279 #i‡
	`deföed
(
__has_ö˛ude
)

280 #i‡
	`__has_ö˛ude
(<
›ti⁄Æ
>Ë&& 
	`deföed
(
CATCH_CPP17_OR_GREATER
)

281 
	#CATCH_INTERNAL_CONFIG_CPP17_OPTIONAL


	)

287 #i‡
	`deföed
(
__has_ö˛ude
)

288 #i‡
	`__has_ö˛ude
(<
v¨ü¡
>Ë&& 
	`deföed
(
CATCH_CPP17_OR_GREATER
)

289 #i‡
	`deföed
(
__˛™g__
Ë&& (
__˛™g_maj‹__
 < 8)

292 
	~<ciso646
>

293 #i‡
	`deföed
(
__GLIBCXX__
Ë&& deföed(
_GLIBCXX_RELEASE
) && (_GLIBCXX_RELEASE < 9)

294 
	#CATCH_CONFIG_NO_CPP17_VARIANT


	)

296 
	#CATCH_INTERNAL_CONFIG_CPP17_VARIANT


	)

299 
	#CATCH_INTERNAL_CONFIG_CPP17_VARIANT


	)

304 #i‡
	`deföed
(
CATCH_INTERNAL_CONFIG_COUNTER
Ë&& !deföed(
CATCH_CONFIG_NO_COUNTER
Ë&& !deföed(
CATCH_CONFIG_COUNTER
)

305 
	#CATCH_CONFIG_COUNTER


	)

307 #i‡
	`deföed
(
CATCH_INTERNAL_CONFIG_WINDOWS_SEH
Ë&& !deföed(
CATCH_CONFIG_NO_WINDOWS_SEH
Ë&& !deföed(
CATCH_CONFIG_WINDOWS_SEH
Ë&& !deföed(
CATCH_INTERNAL_CONFIG_NO_WINDOWS_SEH
)

308 
	#CATCH_CONFIG_WINDOWS_SEH


	)

311 #i‡
	`deföed
(
CATCH_INTERNAL_CONFIG_POSIX_SIGNALS
Ë&& !deföed(
CATCH_INTERNAL_CONFIG_NO_POSIX_SIGNALS
Ë&& !deföed(
CATCH_CONFIG_NO_POSIX_SIGNALS
Ë&& !deföed(
CATCH_CONFIG_POSIX_SIGNALS
)

312 
	#CATCH_CONFIG_POSIX_SIGNALS


	)

315 #i‡!
	`deföed
(
CATCH_INTERNAL_CONFIG_NO_WCHAR
Ë&& !deföed(
CATCH_CONFIG_NO_WCHAR
Ë&& !deföed(
CATCH_CONFIG_WCHAR
)

316 
	#CATCH_CONFIG_WCHAR


	)

319 #i‡!
	`deföed
(
CATCH_INTERNAL_CONFIG_NO_CPP11_TO_STRING
Ë&& !deföed(
CATCH_CONFIG_NO_CPP11_TO_STRING
Ë&& !deföed(
CATCH_CONFIG_CPP11_TO_STRING
)

320 
	#CATCH_CONFIG_CPP11_TO_STRING


	)

323 #i‡
	`deföed
(
CATCH_INTERNAL_CONFIG_CPP17_OPTIONAL
Ë&& !deföed(
CATCH_CONFIG_NO_CPP17_OPTIONAL
Ë&& !deföed(
CATCH_CONFIG_CPP17_OPTIONAL
)

324 
	#CATCH_CONFIG_CPP17_OPTIONAL


	)

327 #i‡
	`deföed
(
CATCH_INTERNAL_CONFIG_CPP17_UNCAUGHT_EXCEPTIONS
Ë&& !deföed(
CATCH_CONFIG_NO_CPP17_UNCAUGHT_EXCEPTIONS
Ë&& !deföed(
CATCH_CONFIG_CPP17_UNCAUGHT_EXCEPTIONS
)

328 
	#CATCH_CONFIG_CPP17_UNCAUGHT_EXCEPTIONS


	)

331 #i‡
	`deföed
(
CATCH_INTERNAL_CONFIG_CPP17_STRING_VIEW
Ë&& !deföed(
CATCH_CONFIG_NO_CPP17_STRING_VIEW
Ë&& !deföed(
CATCH_CONFIG_CPP17_STRING_VIEW
)

332 
	#CATCH_CONFIG_CPP17_STRING_VIEW


	)

335 #i‡
	`deföed
(
CATCH_INTERNAL_CONFIG_CPP17_VARIANT
Ë&& !deföed(
CATCH_CONFIG_NO_CPP17_VARIANT
Ë&& !deföed(
CATCH_CONFIG_CPP17_VARIANT
)

336 
	#CATCH_CONFIG_CPP17_VARIANT


	)

339 #i‡
	`deföed
(
CATCH_CONFIG_EXPERIMENTAL_REDIRECT
)

340 
	#CATCH_INTERNAL_CONFIG_NEW_CAPTURE


	)

343 #i‡
	`deföed
(
CATCH_INTERNAL_CONFIG_NEW_CAPTURE
Ë&& !deföed(
CATCH_INTERNAL_CONFIG_NO_NEW_CAPTURE
Ë&& !deföed(
CATCH_CONFIG_NO_NEW_CAPTURE
Ë&& !deföed(
CATCH_CONFIG_NEW_CAPTURE
)

344 
	#CATCH_CONFIG_NEW_CAPTURE


	)

347 #i‡!
	`deföed
(
CATCH_INTERNAL_CONFIG_EXCEPTIONS_ENABLED
Ë&& !deföed(
CATCH_CONFIG_DISABLE_EXCEPTIONS
)

348 
	#CATCH_CONFIG_DISABLE_EXCEPTIONS


	)

351 #i‡
	`deföed
(
CATCH_INTERNAL_CONFIG_POLYFILL_ISNAN
Ë&& !deföed(
CATCH_CONFIG_NO_POLYFILL_ISNAN
Ë&& !deföed(
CATCH_CONFIG_POLYFILL_ISNAN
)

352 
	#CATCH_CONFIG_POLYFILL_ISNAN


	)

355 #i‡!
	`deföed
(
CATCH_INTERNAL_SUPPRESS_PARENTHESES_WARNINGS
)

356 
	#CATCH_INTERNAL_SUPPRESS_PARENTHESES_WARNINGS


	)

357 
	#CATCH_INTERNAL_UNSUPPRESS_PARENTHESES_WARNINGS


	)

359 #i‡!
	`deföed
(
CATCH_INTERNAL_SUPPRESS_GLOBALS_WARNINGS
)

360 
	#CATCH_INTERNAL_SUPPRESS_GLOBALS_WARNINGS


	)

361 
	#CATCH_INTERNAL_UNSUPPRESS_GLOBALS_WARNINGS


	)

363 #i‡!
	`deföed
(
CATCH_INTERNAL_SUPPRESS_UNUSED_WARNINGS
)

364 
	#CATCH_INTERNAL_SUPPRESS_UNUSED_WARNINGS


	)

365 
	#CATCH_INTERNAL_UNSUPPRESS_UNUSED_WARNINGS


	)

368 #i‡
	`deföed
(
CATCH_CONFIG_DISABLE_EXCEPTIONS
)

369 
	#CATCH_TRY
 i‡((
åue
))

	)

370 
	#CATCH_CATCH_ALL
 i‡((
Ál£
))

	)

371 
	#CATCH_CATCH_ANON
(
ty≥
Ëi‡((
Ál£
))

	)

373 
	#CATCH_TRY
 
åy


	)

374 
	#CATCH_CATCH_ALL
 
	`ˇtch
 (...)

	)

375 
	#CATCH_CATCH_ANON
(
ty≥
Ë
	`ˇtch
 (ty≥)

	)

378 #i‡
	`deföed
(
CATCH_INTERNAL_CONFIG_TRADITIONAL_MSVC_PREPROCESSOR
Ë&& !deföed(
CATCH_CONFIG_NO_TRADITIONAL_MSVC_PREPROCESSOR
Ë&& !deföed(
CATCH_CONFIG_TRADITIONAL_MSVC_PREPROCESSOR
)

379 
	#CATCH_CONFIG_TRADITIONAL_MSVC_PREPROCESSOR


	)

383 
	#INTERNAL_CATCH_UNIQUE_NAME_LINE2
–
«me
, 
löe
 )Çame##
	)
line

384 
	#INTERNAL_CATCH_UNIQUE_NAME_LINE
–
«me
, 
löe
 ) 
	`INTERNAL_CATCH_UNIQUE_NAME_LINE2
–«me,Üöê)

	)

385 #ifde‡
CATCH_CONFIG_COUNTER


386 
	#INTERNAL_CATCH_UNIQUE_NAME
–
«me
 ) 
	`INTERNAL_CATCH_UNIQUE_NAME_LINE
–«me, 
__COUNTER__
 )

	)

388 
	#INTERNAL_CATCH_UNIQUE_NAME
–
«me
 ) 
	`INTERNAL_CATCH_UNIQUE_NAME_LINE
–«me, 
__LINE__
 )

	)

391 
	~<iosfwd
>

392 
	~<°rög
>

393 
	~<c°döt
>

396 
	sC©ch_globÆ_«me•a˚_dummy
 {};

397 
°d
::
o°ªam
& 
›î©‹
<<(°d::o°ªam&, 
C©ch_globÆ_«me•a˚_dummy
);

399 
«me•a˚
 
C©ch
 {

401 
	sCa£Sísôive
 { 
	eChoi˚
 {

402 
Yes
,

403 
No


406 ˛as†
	cN⁄C›yabÀ
 {

407 
	`N⁄C›yabÀ
–
N⁄C›yabÀ
 c⁄°& ) = 
dñëe
;

408 
	`N⁄C›yabÀ
–
N⁄C›yabÀ
 && ) = 
dñëe
;

409 
N⁄C›yabÀ
& 
›î©‹
 = ( N⁄C›yabÀ c⁄°& ) = 
dñëe
;

410 
N⁄C›yabÀ
& 
›î©‹
 = ( N⁄C›yabÀ && ) = 
dñëe
;

412 
¥Ÿe˘ed
:

413 
	`N⁄C›yabÀ
();

414 
vútuÆ
 ~
	`N⁄C›yabÀ
();

415 
	}
};

417 
	sSour˚LöeInfo
 {

419 
Sour˚LöeInfo
(Ë
dñëe
;

420 
Sour˚LöeInfo
–c⁄°* 
_fûe
, 
°d
::
size_t
 
_löe
 ) 
n€x˚±


421 : 
fûe
–
_fûe
 ),

422 
löe
–
_löe
 )

425 
Sour˚LöeInfo
–Sour˚LöeInfÿc⁄°& 
Ÿhî
 ) = ;

426 
	gSour˚LöeInfo
& 
	g›î©‹
 = ( 
Sour˚LöeInfo
 const& ) = ;

427 
Sour˚LöeInfo
–Sour˚LöeInfo&& ) 
	gn€x˚±
 = ;

428 
	gSour˚LöeInfo
& 
	g›î©‹
 = ( 
Sour˚LöeInfo
&& ) 
n€x˚±
 = ;

430 
boﬁ
 
em±y
(Ëc⁄° 
	gn€x˚±
;

431 
boﬁ
 
	g›î©‹
 =–
Sour˚LöeInfo
 c⁄°& 
Ÿhî
 ) c⁄° 
n€x˚±
;

432 
boﬁ
 
	g›î©‹
 < ( 
Sour˚LöeInfo
 c⁄°& 
	gŸhî
 ) c⁄° 
	gn€x˚±
;

434 c⁄°* 
	gfûe
;

435 
	g°d
::
size_t
 
löe
;

438 
	g°d
::
o°ªam
& 
›î©‹
 << ( 
°d
::o°ªam& 
os
, 
Sour˚LöeInfo
 c⁄°& 
	göfo
 );

443 
	gusög
 ::
›î©‹
<<;

449 
	sSåómEndSt›
 {

450 
	g°d
::
°rög
 
›î©‹
+() const;

452 
	gãm∂©e
<
ty≥«me
 
	gT
>

453 
T
 c⁄°& 
	g›î©‹
 + ( T c⁄°& 
	gvÆue
, 
	gSåómEndSt›
 ) {

454  
	gvÆue
;

458 
	#CATCH_INTERNAL_LINEINFO
 \

459 ::
C©ch
::
	`Sour˚LöeInfo
–
__FILE__
, 
°©ic_ˇ°
<
°d
::
size_t
>–
__LINE__
 ) )

	)

462 
«me•a˚
 
	gC©ch
 {

464 
	sRegi°ørF‹TagAlü£s
 {

465 
Regi°ørF‹TagAlü£s
–c⁄°* 
Æüs
, c⁄°* 
èg
, 
Sour˚LöeInfo
 c⁄°& 
löeInfo
 );

470 
	#CATCH_REGISTER_TAG_ALIAS
–
Æüs
, 
•ec
 ) \

471 
CATCH_INTERNAL_SUPPRESS_GLOBALS_WARNINGS
 \

472 
«me•a˚
{ 
C©ch
::
Regi°ørF‹TagAlü£s
 
	`INTERNAL_CATCH_UNIQUE_NAME
–
AutoRegi°îTagAlüs
 )–
Æüs
, 
•ec
, 
CATCH_INTERNAL_LINEINFO
 ); } \

473 
CATCH_INTERNAL_UNSUPPRESS_GLOBALS_WARNINGS


	)

480 
	~<ve˘‹
>

482 
«me•a˚
 
	gC©ch
 {

484 
˛ass
 
	gTe°S≥c
;

486 
	sITe°Invokî
 {

487 
vútuÆ
 
övoke
 () const = 0;

488 
	gvútuÆ
 ~
ITe°Invokî
();

491 
˛ass
 
	gTe°Ca£
;

492 
	gIC⁄fig
;

494 
	sITe°Ca£Regi°ry
 {

495 
	gvútuÆ
 ~
ITe°Ca£Regi°ry
();

496 
vútuÆ
 
	g°d
::
ve˘‹
<
Te°Ca£
> c⁄°& 
gëAŒTe°s
() const = 0;

497 
vútuÆ
 
	g°d
::
ve˘‹
<
Te°Ca£
> c⁄°& 
gëAŒTe°sS‹ãd
–
IC⁄fig
 c⁄°& 
c⁄fig
 ) const = 0;

500 
boﬁ
 
m©chTe°
–
Te°Ca£
 c⁄°& 
ã°Ca£
, 
Te°S≥c
 c⁄°& 
ã°S≥c
, 
IC⁄fig
 c⁄°& 
c⁄fig
 );

501 
	g°d
::
ve˘‹
<
Te°Ca£
> 
fûãrTe°s
–
°d
::ve˘‹<Te°Ca£> c⁄°& 
ã°Ca£s
, 
Te°S≥c
 c⁄°& 
ã°S≥c
, 
IC⁄fig
 c⁄°& 
c⁄fig
 );

502 
	g°d
::
ve˘‹
<
Te°Ca£
> c⁄°& 
gëAŒTe°Ca£sS‹ãd
–
IC⁄fig
 c⁄°& 
c⁄fig
 );

509 
	~<c°ddef
>

510 
	~<°rög
>

511 
	~<iosfwd
>

513 
«me•a˚
 
	gC©ch
 {

522 ˛as†
	cSåögRef
 {

523 
	gpublic
:

524 
usög
 
size_ty≥
 = 
°d
::
size_t
;

526 
	g¥iv©e
:

527 
‰õnd
 
SåögRefTe°Ac˚ss
;

529 c⁄°* 
	gm_°¨t
;

530 
size_ty≥
 
	gm_size
;

532 * 
	gm_d©a
 = 
nuŒ±r
;

534 
èkeOw√rshù
();

536 
c⁄°ex¥
 c⁄°* c⁄° 
	gs_em±y
 = "";

538 
	gpublic
:

539 
SåögRef
(Ë
n€x˚±


540 : 
SåögRef
–
s_em±y
, 0 )

543 
SåögRef
–SåögRe‡c⁄°& 
Ÿhî
 ) 
	gn€x˚±


544 : 
m_°¨t
–
Ÿhî
.m_start ),

545 
m_size
–
Ÿhî
.m_size )

548 
SåögRef
–SåögRef&& 
Ÿhî
 ) 
	gn€x˚±


549 : 
m_°¨t
–
Ÿhî
.m_start ),

550 
m_size
–
Ÿhî
.m_size ),

551 
m_d©a
–
Ÿhî
.m_data )

553 
	gŸhî
.
	gm_d©a
 = 
nuŒ±r
;

556 
SåögRef
–c⁄°* 
øwCh¨s
 ) 
	gn€x˚±
;

558 
SåögRef
–c⁄°* 
øwCh¨s
, 
size_ty≥
 
size
 ) 
	gn€x˚±


559 : 
m_°¨t
–
øwCh¨s
 ),

560 
m_size
–
size
 )

563 
SåögRef
–
°d
::
°rög
 c⁄°& 
°dSåög
 ) 
n€x˚±


564 : 
m_°¨t
–
°dSåög
.
c_°r
() ),

565 
m_size
–
°dSåög
.
size
() )

568 ~
SåögRef
(Ë
	gn€x˚±
 {

569 
	gdñëe
[] 
	gm_d©a
;

572 autÿ
	g›î©‹
 = ( 
SåögRef
 c⁄° &
Ÿhî
 ) 
n€x˚±
 -> StringRef& {

573 
dñëe
[] 
m_d©a
;

574 
	gm_d©a
 = 
nuŒ±r
;

575 
	gm_°¨t
 = 
Ÿhî
.
m_°¨t
;

576 
	gm_size
 = 
Ÿhî
.
m_size
;

577  *
	gthis
;

580 
›î©‹
 
	g°d
::
°rög
() const;

582 
sw≠
–
SåögRef
& 
Ÿhî
 ) 
	gn€x˚±
;

584 
	gpublic
:

585 autÿ
›î©‹
 =–
SåögRef
 c⁄°& 
Ÿhî
 ) c⁄° 
n€x˚±
 -> 
boﬁ
;

586 autÿ
	g›î©‹
 !–
SåögRef
 c⁄°& 
Ÿhî
 ) c⁄° 
n€x˚±
 -> 
boﬁ
;

588 autÿ
	g›î©‹
[] ( 
size_ty≥
 
	gödex
 ) c⁄° 
	gn€x˚±
 -> ;

590 
	gpublic
:

591 autÿ
em±y
(Ëc⁄° 
n€x˚±
 -> 
boﬁ
 {

592  
m_size
 == 0;

594 autÿ
size
(Ëc⁄° 
	gn€x˚±
 -> 
	gsize_ty≥
 {

595  
	gm_size
;

598 autÿ
numbîOfCh¨a˘îs
(Ëc⁄° 
	gn€x˚±
 -> 
	gsize_ty≥
;

599 autÿ
c_°r
() const -> const*;

601 
	gpublic
:

602 autÿ
sub°r
–
size_ty≥
 
°¨t
, size_ty≥ 
size
 ) c⁄° 
	gn€x˚±
 -> 
	gSåögRef
;

606 autÿ
cuºítD©a
(Ëc⁄° 
	gn€x˚±
 -> const*;

608 
	g¥iv©e
:

609 autÿ
isOw√d
(Ëc⁄° 
n€x˚±
 -> 
boﬁ
;

610 autÿ
isSub°rög
(Ëc⁄° 
	gn€x˚±
 -> 
	gboﬁ
;

613 autÿ
	g›î©‹
 + ( 
SåögRef
 c⁄°& 
	glhs
, SåögRe‡c⁄°& 
	grhs
 ) -> 
	g°d
::
°rög
;

614 autÿ
	g›î©‹
 + ( 
SåögRef
 c⁄°& 
	glhs
, c⁄°* 
	grhs
 ) -> 
	g°d
::
°rög
;

615 autÿ
	g›î©‹
 + ( c⁄°* 
	glhs
, 
SåögRef
 c⁄°& 
	grhs
 ) -> 
	g°d
::
°rög
;

617 autÿ
	g›î©‹
 +–
°d
::
°rög
& 
lhs
, 
SåögRef
 c⁄°& 
	g§
 ) -> 
	g°d
::string&;

618 autÿ
	g›î©‹
 << ( 
	g°d
::
o°ªam
& 
os
, 
SåögRef
 c⁄°& 
	g§
 ) -> std::ostream&;

620 
ölöe
áutÿ
	g›î©‹
 "" 
	$_§
–c⁄°* 
øwCh¨s
, 
°d
::
size_t
 
size
 ) 
n€x˚±
 -> 
SåögRef
 {

621  
	`SåögRef
–
øwCh¨s
, 
size
 );

622 
	}
}

626 
ölöe
áutÿ
	g›î©‹
 "" 
	$_ˇtch_§
–c⁄°* 
øwCh¨s
, 
°d
::
size_t
 
size
 ) 
n€x˚±
 -> 
C©ch
::
SåögRef
 {

627  
C©ch
::
	`SåögRef
–
øwCh¨s
, 
size
 );

628 
	}
}

634 
	~<ty≥_åaôs
>

636 
«me•a˚
 
	gC©ch
{

638 #ifde‡
CATCH_CPP17_OR_GREATER


639 
	gãm∂©e
 <
	gty≥«me
...>

640 
ölöe
 
c⁄°ex¥
áutÿ
	gis_unique
 = 
°d
::
åue_ty≥
{};

642 
	gãm∂©e
 <
ty≥«me
 
	gT
, 
	gty≥«me
... 
	gRe°
>

643 
ölöe
 
c⁄°ex¥
áutÿ
	gis_unique
<
	gT
, 
	gRe°
...> = 
°d
::
boﬁ_c⁄°™t
<

644 (!
°d
::
is_ßme_v
<
T
, 
	gRe°
> && ...Ë&& 
	gis_unique
<Rest...>

648 
	gãm∂©e
 <
	gty≥«me
...>

649 
	gis_unique
 : 
°d
::
åue_ty≥
{};

651 
	gãm∂©e
 <
ty≥«me
 
	gT0
,Åy≥«mê
	gT1
, 
	gty≥«me
... 
	gRe°
>

652 
	gis_unique
<
	gT0
, 
	gT1
, 
	gRe°
...> : 
°d
::
öãgøl_c⁄°™t


653 <
boﬁ
,

654 !
	g°d
::
is_ßme
<
T0
, 
	gT1
>::
vÆue


655 && 
is_unique
<
T0
, 
	gRe°
...>::
vÆue


656 && 
is_unique
<
T1
, 
	gRe°
...>::
vÆue


666 
	#CATCH_RECURSION_LEVEL0
(...Ë
__VA_ARGS__


	)

667 
	#CATCH_RECURSION_LEVEL1
(...Ë
	`CATCH_RECURSION_LEVEL0
(CATCH_RECURSION_LEVEL0(CATCH_RECURSION_LEVEL0(
__VA_ARGS__
)))

	)

668 
	#CATCH_RECURSION_LEVEL2
(...Ë
	`CATCH_RECURSION_LEVEL1
(CATCH_RECURSION_LEVEL1(CATCH_RECURSION_LEVEL1(
__VA_ARGS__
)))

	)

669 
	#CATCH_RECURSION_LEVEL3
(...Ë
	`CATCH_RECURSION_LEVEL2
(CATCH_RECURSION_LEVEL2(CATCH_RECURSION_LEVEL2(
__VA_ARGS__
)))

	)

670 
	#CATCH_RECURSION_LEVEL4
(...Ë
	`CATCH_RECURSION_LEVEL3
(CATCH_RECURSION_LEVEL3(CATCH_RECURSION_LEVEL3(
__VA_ARGS__
)))

	)

671 
	#CATCH_RECURSION_LEVEL5
(...Ë
	`CATCH_RECURSION_LEVEL4
(CATCH_RECURSION_LEVEL4(CATCH_RECURSION_LEVEL4(
__VA_ARGS__
)))

	)

673 #ifde‡
CATCH_CONFIG_TRADITIONAL_MSVC_PREPROCESSOR


674 
	#INTERNAL_CATCH_EXPAND_VARGS
(...Ë
__VA_ARGS__


	)

676 
	#CATCH_RECURSION_LEVEL6
(...Ë
	`CATCH_RECURSION_LEVEL5
(CATCH_RECURSION_LEVEL5(CATCH_RECURSION_LEVEL5(
__VA_ARGS__
)))

	)

677 
	#CATCH_RECURSE
(...Ë
	`CATCH_RECURSION_LEVEL6
(CATCH_RECURSION_LEVEL6(
__VA_ARGS__
))

	)

679 
	#CATCH_RECURSE
(...Ë
	`CATCH_RECURSION_LEVEL5
(
__VA_ARGS__
)

	)

682 
	#CATCH_REC_END
(...)

	)

683 
	#CATCH_REC_OUT


	)

685 
	#CATCH_EMPTY
()

	)

686 
	#CATCH_DEFER
(
id
Ëid 
	`CATCH_EMPTY
()

	)

688 
	#CATCH_REC_GET_END2
(Ë0, 
CATCH_REC_END


	)

689 
	#CATCH_REC_GET_END1
(...Ë
CATCH_REC_GET_END2


	)

690 
	#CATCH_REC_GET_END
(...Ë
CATCH_REC_GET_END1


	)

691 
	#CATCH_REC_NEXT0
(
ã°
, 
√xt
, ...Ë√xà
CATCH_REC_OUT


	)

692 
	#CATCH_REC_NEXT1
(
ã°
, 
√xt
Ë
	`CATCH_DEFER
 ( 
CATCH_REC_NEXT0
 ) (Åe°,Çext, 0)

	)

693 
	#CATCH_REC_NEXT
(
ã°
, 
√xt
Ë
	`CATCH_REC_NEXT1
(
CATCH_REC_GET_END
Åe°,Çext)

	)

695 
	#CATCH_REC_LIST0
(
f
, 
x
, 
≥ek
, ...Ë, 
	`f
(xË
	`CATCH_DEFER
 ( 
	`CATCH_REC_NEXT
’ìk, 
CATCH_REC_LIST1
ËË–f,Öìk, 
__VA_ARGS__
 )

	)

696 
	#CATCH_REC_LIST1
(
f
, 
x
, 
≥ek
, ...Ë, 
	`f
(xË
	`CATCH_DEFER
 ( 
	`CATCH_REC_NEXT
’ìk, 
CATCH_REC_LIST0
ËË–f,Öìk, 
__VA_ARGS__
 )

	)

697 
	#CATCH_REC_LIST2
(
f
, 
x
, 
≥ek
, ...Ë
	`f
(xË
	`CATCH_DEFER
 ( 
	`CATCH_REC_NEXT
’ìk, 
CATCH_REC_LIST1
ËË–f,Öìk, 
__VA_ARGS__
 )

	)

699 
	#CATCH_REC_LIST0_UD
(
f
, 
u£rd©a
, 
x
, 
≥ek
, ...Ë, 
	`f
(u£rd©a, xË
	`CATCH_DEFER
 ( 
	`CATCH_REC_NEXT
’ìk, 
CATCH_REC_LIST1_UD
ËË–f, u£rd©a,Öìk, 
__VA_ARGS__
 )

	)

700 
	#CATCH_REC_LIST1_UD
(
f
, 
u£rd©a
, 
x
, 
≥ek
, ...Ë, 
	`f
(u£rd©a, xË
	`CATCH_DEFER
 ( 
	`CATCH_REC_NEXT
’ìk, 
CATCH_REC_LIST0_UD
ËË–f, u£rd©a,Öìk, 
__VA_ARGS__
 )

	)

701 
	#CATCH_REC_LIST2_UD
(
f
, 
u£rd©a
, 
x
, 
≥ek
, ...Ë
	`f
(u£rd©a, xË
	`CATCH_DEFER
 ( 
	`CATCH_REC_NEXT
’ìk, 
CATCH_REC_LIST1_UD
ËË–f, u£rd©a,Öìk, 
__VA_ARGS__
 )

	)

706 
	#CATCH_REC_LIST_UD
(
f
, 
u£rd©a
, ...Ë
	`CATCH_RECURSE
(
	`CATCH_REC_LIST2_UD
(f, u£rd©a, 
__VA_ARGS__
, ()()(), ()()(), ()()(), 0))

	)

708 
	#CATCH_REC_LIST
(
f
, ...Ë
	`CATCH_RECURSE
(
	`CATCH_REC_LIST2
(f, 
__VA_ARGS__
, ()()(), ()()(), ()()(), 0))

	)

710 
	#INTERNAL_CATCH_EXPAND1
(
∑øm
Ë
	`INTERNAL_CATCH_EXPAND2
’¨am)

	)

711 
	#INTERNAL_CATCH_EXPAND2
(...Ë
INTERNAL_CATCH_NO
## 
__VA_ARGS__


	)

712 
	#INTERNAL_CATCH_DEF
(...Ë
INTERNAL_CATCH_DEF
 
__VA_ARGS__


	)

713 
	#INTERNAL_CATCH_NOINTERNAL_CATCH_DEF


	)

714 
	#INTERNAL_CATCH_STRINGIZE
(...Ë
	`INTERNAL_CATCH_STRINGIZE2
(
__VA_ARGS__
)

	)

715 #i‚de‡
CATCH_CONFIG_TRADITIONAL_MSVC_PREPROCESSOR


716 
	#INTERNAL_CATCH_STRINGIZE2
(...Ë#__VA_ARGS__

	)

717 
	#INTERNAL_CATCH_STRINGIZE_WITHOUT_PARENS
(
∑øm
Ë
	`INTERNAL_CATCH_STRINGIZE
(
	`INTERNAL_CATCH_REMOVE_PARENS
’¨am))

	)

720 
	#INTERNAL_CATCH_STRINGIZE2
(...Ë
	`INTERNAL_CATCH_STRINGIZE3
(
__VA_ARGS__
)

	)

721 
	#INTERNAL_CATCH_STRINGIZE3
(...Ë#__VA_ARGS__

	)

722 
	#INTERNAL_CATCH_STRINGIZE_WITHOUT_PARENS
(
∑øm
Ë(
	`INTERNAL_CATCH_STRINGIZE
(
	`INTERNAL_CATCH_REMOVE_PARENS
’¨am)Ë+ 1)

	)

725 
	#INTERNAL_CATCH_REMOVE_PARENS
(...Ë
	`INTERNAL_CATCH_EXPAND1
(
INTERNAL_CATCH_DEF
 
__VA_ARGS__
)

	)

727 
	#INTERNAL_CATCH_TEMPLATE_UNIQUE_NAME2
(
Name
, ...Ë
	`INTERNAL_CATCH_TEMPLATE_UNIQUE_NAME3
(Name, 
__VA_ARGS__
)

	)

728 #i‚de‡
CATCH_CONFIG_TRADITIONAL_MSVC_PREPROCESSOR


729 
	#INTERNAL_CATCH_TEMPLATE_UNIQUE_NAME3
(
Name
,...ËNamê" - " #__VA_ARGS__

	)

730 
	#INTERNAL_CATCH_TEMPLATE_UNIQUE_NAME
(
Name
,...Ë
	`INTERNAL_CATCH_TEMPLATE_UNIQUE_NAME2
(Name, 
	`INTERNAL_CATCH_REMOVE_PARENS
(
__VA_ARGS__
))

	)

733 
	#INTERNAL_CATCH_TEMPLATE_UNIQUE_NAME3
(
Name
,...ËNamê" -" #__VA_ARGS__

	)

734 
	#INTERNAL_CATCH_TEMPLATE_UNIQUE_NAME1
(
Name
, ...Ë
	`INTERNAL_CATCH_TEMPLATE_UNIQUE_NAME2
(Name, 
__VA_ARGS__
)

	)

735 
	#INTERNAL_CATCH_TEMPLATE_UNIQUE_NAME
(
Name
, ...Ë
	`INTERNAL_CATCH_TEMPLATE_UNIQUE_NAME1
(Name, 
	`INTERNAL_CATCH_EXPAND_VARGS
(
	`INTERNAL_CATCH_REMOVE_PARENS
(
__VA_ARGS__
)))

	)

738 
	#INTERNAL_CATCH_MAKE_TYPE_LIST
(
ty≥s
Ë
C©ch
::
Ty≥Li°
<
	`INTERNAL_CATCH_REMOVE_PARENS
—y≥s)>

	)

740 
	#INTERNAL_CATCH_MAKE_TYPE_LISTS_FROM_TYPES
(
ty≥s
)\

741 
	`CATCH_REC_LIST
(
INTERNAL_CATCH_MAKE_TYPE_LIST
,
	`INTERNAL_CATCH_REMOVE_PARENS
(
ty≥s
))

	)

747 
	~<ty≥_åaôs
>

749 
«me•a˚
 
	gC©ch
 {

750 
	gãm∂©e
< 
	gty≥«me
... >

751 
	sTy≥Li°
 {};

753 
	gãm∂©e
< 
	gty≥«me
... >

754 
	g≠≥nd
;

756 
	gãm∂©e
<Åem∂©e<
	gty≥«me
...> 
˛ass
 
	gL1


757 , 
	gty≥«me
...
	gE1


758 , 
	gãm∂©e
<
	gty≥«me
...> 
˛ass
 
	gL2


759 , 
	gty≥«me
...
	gE2


761 
	g≠≥nd
< 
	gL1
<
	gE1
...>, 
	gL2
<
	gE2
...> > {

762 
usög
 
	gty≥
 = 
L1
<
E1
..., 
	gE2
...>;

765 
	gãm∂©e
<Åem∂©e<
	gty≥«me
...> 
˛ass
 
	gL1


766 , 
	gty≥«me
...
	gE1


767 , 
	gãm∂©e
<
	gty≥«me
...> 
˛ass
 
	gL2


768 , 
	gty≥«me
...
	gE2


769 , 
	gty≥«me
...
	gRe°


771 
	g≠≥nd
< 
	gL1
<
	gE1
...>, 
	gL2
<
	gE2
...>, 
	gRe°
...> {

772 
usög
 
	gty≥
 = 
ty≥«me
 
≠≥nd
< 
L1
<
E1
..., 
	gE2
...>, 
	gRe°
... >::
ty≥
;

775 
	gãm∂©e
<Åem∂©e<
	gty≥«me
...> 
	g˛ass


776 , 
	gty≥«me
...

778 
	gªwøp
;

780 
	gãm∂©e
<Åem∂©e<
	gty≥«me
...> 
˛ass
 
	gC⁄èöî


781 , 
	gãm∂©e
<
	gty≥«me
...> 
˛ass
 
	gLi°


782 , 
	gty≥«me
...
	gñems


784 
	gªwøp
<
	gC⁄èöî
, 
	gLi°
<
	gñems
...>> {

785 
usög
 
	gty≥
 = 
Ty≥Li°
< 
C⁄èöî
< 
ñems
... > >;

788 
	gãm∂©e
<Åem∂©e<
	gty≥«me
...> 
˛ass
 
	gC⁄èöî


789 , 
	gãm∂©e
<
	gty≥«me
...> 
˛ass
 
	gLi°


790 , 
	g˛ass
...
	gEÀms


791 , 
	gty≥«me
...
	gEÀmíts
>

792 
	gªwøp
<
	gC⁄èöî
, 
	gLi°
<
	gEÀms
...>, 
	gEÀmíts
...> {

793 
usög
 
	gty≥
 = 
ty≥«me
 
≠≥nd
<
Ty≥Li°
<
C⁄èöî
<
EÀms
...>>,Åy≥«mê
	gªwøp
<
	gC⁄èöî
, 
	gEÀmíts
...>::
ty≥
>::type;

796 
	gãm∂©e
<Åem∂©e<
	gty≥«me
...> 
	g˛ass
...
	gC⁄èöîs
 >

797 
	scomböe
 {

798 
	gãm∂©e
< 
	gty≥«me
...
	gTy≥s
 >

799 
	swôh_ty≥s
 {

800 
	gãm∂©e
<Åem∂©ê<
	gty≥«me
...> 
˛ass
 
	gFöÆ
 >

801 
	söto
 {

802 
usög
 
	gty≥
 = 
ty≥«me
 
≠≥nd
<
FöÆ
<>,Åy≥«mê
	gªwøp
<
	gC⁄èöîs
, 
	gTy≥s
...>::
ty≥
...>::type;

807 
	gãm∂©e
<
ty≥«me
 
	gT
>

808 
	gÆways_Ál£
 : 
°d
::
Ál£_ty≥
 {};

813 
«me•a˚
 
	gC©ch
 {

815 
	gãm∂©e
<
ty≥«me
 
	gC
>

816 ˛as†
	cTe°InvokîAsMëhod
 : 
public
 
ITe°Invokî
 {

817 (
C
::*
m_ã°AsMëhod
)();

818 
	gpublic
:

819 
Te°InvokîAsMëhod
–(
C
::*
ã°AsMëhod
)(ËË
n€x˚±
 : 
m_ã°AsMëhod
(ÅestAsMethod ) {}

821 
övoke
(Ëc⁄° 
ovîride
 {

822 
C
 
obj
;

823 (
	gobj
.*
	gm_ã°AsMëhod
)();

827 autÿ
	$makeTe°Invokî
–(*
ã°AsFun˘i⁄
)(ËË
n€x˚±
 -> 
ITe°Invokî
*;

829 
ãm∂©e
<
ty≥«me
 
C
>

830 autÿ
	`makeTe°Invokî
–(
C
::*
ã°AsMëhod
)(ËË
n€x˚±
 -> 
ITe°Invokî
* {

831  
	`√w
(
°d
::
nŸhrow
Ë
Te°InvokîAsMëhod
<
C
>–
ã°AsMëhod
 );

832 
	}
}

834 
	sNameAndTags
 {

835 
NameAndTags
–
SåögRef
 c⁄°& 
«me_
 = SåögRef(), SåögRe‡c⁄°& 
ègs_
 = SåögRef(ËË
n€x˚±
;

836 
SåögRef
 
	g«me
;

837 
SåögRef
 
	gègs
;

840 
	gAutoReg
 : 
N⁄C›yabÀ
 {

841 
AutoReg
–
ITe°Invokî
* 
övokî
, 
Sour˚LöeInfo
 c⁄°& 
löeInfo
, 
SåögRef
 c⁄°& 
˛assOrMëhod
, 
NameAndTags
 c⁄°& 
«meAndTags
 ) 
	gn€x˚±
;

842 ~
AutoReg
();

847 #i‡
deföed
(
CATCH_CONFIG_DISABLE
)

848 
	#INTERNAL_CATCH_TESTCASE_NO_REGISTRATION
–
Te°Name
, ... ) \

849 
	`Te°Name
()

	)

850 
	#INTERNAL_CATCH_TESTCASE_METHOD_NO_REGISTRATION
–
Te°Name
, 
CœssName
, ... ) \

851 
«me•a˚
{ \

852 
Te°Name
 : 
	`INTERNAL_CATCH_REMOVE_PARENS
(
CœssName
) { \

853 
	`ã°
(); \

856 
Te°Name
::
	`ã°
()

	)

857 
	#INTERNAL_CATCH_TEMPLATE_TEST_CASE_NO_REGISTRATION
–
Te°Name
, ... ) \

858 
ãm∂©e
<
ty≥«me
 
Te°Ty≥
> \

859 
	`Te°Name
()

	)

860 
	#INTERNAL_CATCH_TEMPLATE_TEST_CASE_METHOD_NO_REGISTRATION
–
Te°Name
, 
CœssName
, ... ) \

861 
«me•a˚
{ \

862 
ãm∂©e
<
ty≥«me
 
Te°Ty≥
> \

863 
Te°Name
 : 
	`INTERNAL_CATCH_REMOVE_PARENS
(
CœssName
 <
Te°Ty≥
>) { \

864 
	`ã°
(); \

867 
ãm∂©e
<
ty≥«me
 
Te°Ty≥
> \

868 
Te°Name
::
	`ã°
()

	)

872 
	#INTERNAL_CATCH_TESTCASE2
–
Te°Name
, ... ) \

873 
	`Te°Name
(); \

874 
CATCH_INTERNAL_SUPPRESS_GLOBALS_WARNINGS
 \

875 
«me•a˚
{ 
C©ch
::
AutoReg
 
	`INTERNAL_CATCH_UNIQUE_NAME
–
autoRegi°ør
 )–C©ch::
	`makeTe°Invokî
–&
Te°Name
 ), 
CATCH_INTERNAL_LINEINFO
, C©ch::
	`SåögRef
(), C©ch::
NameAndTags
{ 
__VA_ARGS__
 } ); } \

876 
CATCH_INTERNAL_UNSUPPRESS_GLOBALS_WARNINGS
 \

877 
	`Te°Name
()

	)

878 
	#INTERNAL_CATCH_TESTCASE
( ... ) \

879 
	`INTERNAL_CATCH_TESTCASE2
–
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_S_T____
 ), 
__VA_ARGS__
 )

	)

882 
	#INTERNAL_CATCH_METHOD_AS_TEST_CASE
–
QuÆifõdMëhod
, ... ) \

883 
CATCH_INTERNAL_SUPPRESS_GLOBALS_WARNINGS
 \

884 
«me•a˚
{ 
C©ch
::
AutoReg
 
	`INTERNAL_CATCH_UNIQUE_NAME
–
autoRegi°ør
 )–C©ch::
	`makeTe°Invokî
–&
QuÆifõdMëhod
 ), 
CATCH_INTERNAL_LINEINFO
, "&" #QuÆifõdMëhod, C©ch::
NameAndTags
{ 
__VA_ARGS__
 } ); } \

885 
CATCH_INTERNAL_UNSUPPRESS_GLOBALS_WARNINGS


	)

888 
	#INTERNAL_CATCH_TEST_CASE_METHOD2
–
Te°Name
, 
CœssName
, ... )\

889 
CATCH_INTERNAL_SUPPRESS_GLOBALS_WARNINGS
 \

890 
«me•a˚
{ \

891 
Te°Name
 : 
	`INTERNAL_CATCH_REMOVE_PARENS
(
CœssName
) { \

892 
	`ã°
(); \

894 
C©ch
::
AutoReg
 
	`INTERNAL_CATCH_UNIQUE_NAME
–
autoRegi°ør
 ) ( C©ch::
	`makeTe°Invokî
–&
Te°Name
::
ã°
 ), 
CATCH_INTERNAL_LINEINFO
, #CœssName, C©ch::
NameAndTags
{ 
__VA_ARGS__
 } ); \

896 
CATCH_INTERNAL_UNSUPPRESS_GLOBALS_WARNINGS
 \

897 
Te°Name
::
	`ã°
()

	)

898 
	#INTERNAL_CATCH_TEST_CASE_METHOD
–
CœssName
, ... ) \

899 
	`INTERNAL_CATCH_TEST_CASE_METHOD2
–
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_S_T____
 ), 
CœssName
, 
__VA_ARGS__
 )

	)

902 
	#INTERNAL_CATCH_REGISTER_TESTCASE
–
Fun˘i⁄
, ... ) \

903 
CATCH_INTERNAL_SUPPRESS_GLOBALS_WARNINGS
 \

904 
C©ch
::
AutoReg
 
	`INTERNAL_CATCH_UNIQUE_NAME
–
autoRegi°ør
 )–C©ch::
	`makeTe°Invokî
–
Fun˘i⁄
 ), 
CATCH_INTERNAL_LINEINFO
, C©ch::
	`SåögRef
(), C©ch::
NameAndTags
{ 
__VA_ARGS__
 } ); \

905 
CATCH_INTERNAL_UNSUPPRESS_GLOBALS_WARNINGS


	)

908 
	#INTERNAL_CATCH_TEMPLATE_TEST_CASE_2
(
Te°Name
, 
Te°Func
, 
Name
, 
Tags
, ... )\

909 
CATCH_INTERNAL_SUPPRESS_GLOBALS_WARNINGS
 \

910 
ãm∂©e
<
ty≥«me
 
Te°Ty≥
> \

911 
	`Te°Func
();\

912 
«me•a˚
 {\

913 
ãm∂©e
<
ty≥«me
...
Ty≥s
> \

914 
	sTe°Name
{\

915 
ãm∂©e
<
ty≥«me
...
Ts
> \

916 
	`Te°Name
(
Ts
...
«mes
){\

917 
	`CATCH_INTERNAL_CHECK_UNIQUE_TYPES
(
	`CATCH_REC_LIST
(
INTERNAL_CATCH_REMOVE_PARENS
, 
__VA_ARGS__
)) \

918 
usög
 
ex∑ndî
 = [];\

919 ()
ex∑ndî
{(
C©ch
::
	`AutoReg
–C©ch::
	`makeTe°Invokî
–&
Te°Func
<
Ty≥s
> ), 
CATCH_INTERNAL_LINEINFO
, C©ch::
	`SåögRef
(), C©ch::
NameAndTags
{ 
«mes
, 
Tags
 } ), 0)... }; \

922 
	`INTERNAL_CATCH_TEMPLATE_REGISTRY_INITIATE
(
Te°Name
, 
Name
, 
__VA_ARGS__
) \

924 
CATCH_INTERNAL_UNSUPPRESS_GLOBALS_WARNINGS
 \

925 
ãm∂©e
<
ty≥«me
 
Te°Ty≥
> \

926 
	`Te°Func
()

	)

928 #i‡
deföed
(
CATCH_CPP17_OR_GREATER
)

929 
	#CATCH_INTERNAL_CHECK_UNIQUE_TYPES
(...Ë
	`°©ic_as£π
(
C©ch
::
is_unique
<
__VA_ARGS__
>,"Du∂iˇãÅy≥ dëe˘ed i¿de˛¨©i⁄ o‡ãm∂©êã° ca£");

	)

931 
	#CATCH_INTERNAL_CHECK_UNIQUE_TYPES
(...Ë
	`°©ic_as£π
(
C©ch
::
is_unique
<
__VA_ARGS__
>::
vÆue
,"Du∂iˇãÅy≥ dëe˘ed i¿de˛¨©i⁄ o‡ãm∂©êã° ca£");

	)

934 #i‚de‡
CATCH_CONFIG_TRADITIONAL_MSVC_PREPROCESSOR


935 
	#INTERNAL_CATCH_TEMPLATE_TEST_CASE
(
Name
, 
Tags
, ...) \

936 
	`INTERNAL_CATCH_TEMPLATE_TEST_CASE_2
–
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____
 ), INTERNAL_CATCH_UNIQUE_NAME–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____F_U_N_C____
 ), 
Name
, 
Tags
, 
__VA_ARGS__
 )

	)

938 
	#INTERNAL_CATCH_TEMPLATE_TEST_CASE
(
Name
, 
Tags
, ...) \

939 
	`INTERNAL_CATCH_EXPAND_VARGS
–
	`INTERNAL_CATCH_TEMPLATE_TEST_CASE_2
–
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____
 ), INTERNAL_CATCH_UNIQUE_NAME–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____F_U_N_C____
 ), 
Name
, 
Tags
, 
__VA_ARGS__
 ) )

	)

942 
	#INTERNAL_CATCH_TEMPLATE_REGISTRY_INITIATE
(
Te°Name
, 
Name
, ...)\

943 
	`INTERNAL_CATCH_UNIQUE_NAME
–
globÆRegi°ør
 ) = [](){\

944 
Te°Name
<
	`CATCH_REC_LIST
(
INTERNAL_CATCH_REMOVE_PARENS
, 
__VA_ARGS__
)>(
	`CATCH_REC_LIST_UD
(
INTERNAL_CATCH_TEMPLATE_UNIQUE_NAME
,
Name
, __VA_ARGS__));\

946 }();

	)

948 
	#INTERNAL_CATCH_TEMPLATE_PRODUCT_TEST_CASE2
(
Te°Name
, 
Te°FuncName
, 
Name
, 
Tags
, 
Tm∂Ty≥s
, 
Ty≥sLi°
) \

949 
CATCH_INTERNAL_SUPPRESS_GLOBALS_WARNINGS
 \

950 
ãm∂©e
<
ty≥«me
 
Te°Ty≥
> 
	`Te°FuncName
(); \

951 
«me•a˚
 { \

952 
ãm∂©e
<
ty≥«me
... 
Ty≥s
> \

953 
	sTe°Name
 { \

954 
	`Te°Name
() { \

955 
	`CATCH_INTERNAL_CHECK_UNIQUE_TYPES
(
Ty≥s
...) \

956 
ödex
 = 0; \

957 
usög
 
ex∑ndî
 = []; \

958 
c⁄°ex¥
 c⁄°* 
tm∂_ty≥s
[] = {
	`CATCH_REC_LIST
(
INTERNAL_CATCH_STRINGIZE_WITHOUT_PARENS
, 
	`INTERNAL_CATCH_REMOVE_PARENS
(
Tm∂Ty≥s
))};\

959 
c⁄°ex¥
 c⁄°* 
ty≥s_li°
[] = {
	`CATCH_REC_LIST
(
INTERNAL_CATCH_STRINGIZE_WITHOUT_PARENS
, 
	`INTERNAL_CATCH_REMOVE_PARENS
(
Ty≥sLi°
))};\

960 
c⁄°ex¥
áutÿ
num_ty≥s
 = (
ty≥s_li°
) / (types_list[0]);\

961 ()
ex∑ndî
{(
C©ch
::
	`AutoReg
–C©ch::
	`makeTe°Invokî
–&
Te°FuncName
<
Ty≥s
> ), 
CATCH_INTERNAL_LINEINFO
, C©ch::
	`SåögRef
(), C©ch::
NameAndTags
{ 
Name
 " - " + 
°d
::
	`°rög
(
tm∂_ty≥s
[
ödex
 / 
num_ty≥s
]Ë+ "<" + std::°rög(
ty≥s_li°
[ödex %Çum_ty≥s]Ë+ ">", 
Tags
 } ), index++, 0)... }; \

964 
	`INTERNAL_CATCH_UNIQUE_NAME
–
globÆRegi°ør
 ) = [](){ \

965 
usög
 
Te°Inô
 = 
C©ch
::
comböe
<
	`INTERNAL_CATCH_REMOVE_PARENS
(
Tm∂Ty≥s
)> \

966 ::
wôh_ty≥s
<
	`INTERNAL_CATCH_MAKE_TYPE_LISTS_FROM_TYPES
(
Ty≥sLi°
)>::
öto
<
Te°Name
>::
ty≥
; \

967 
	`Te°Inô
(); \

971 
CATCH_INTERNAL_UNSUPPRESS_GLOBALS_WARNINGS
 \

972 
ãm∂©e
<
ty≥«me
 
Te°Ty≥
> \

973 
	`Te°FuncName
()

	)

975 #i‚de‡
CATCH_CONFIG_TRADITIONAL_MSVC_PREPROCESSOR


976 
	#INTERNAL_CATCH_TEMPLATE_PRODUCT_TEST_CASE
(
Name
, 
Tags
, ...)\

977 
	`INTERNAL_CATCH_TEMPLATE_PRODUCT_TEST_CASE2
(
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____
 ), INTERNAL_CATCH_UNIQUE_NAME–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____F_U_N_C____
 ),
Name
,
Tags
,
__VA_ARGS__
)

	)

979 
	#INTERNAL_CATCH_TEMPLATE_PRODUCT_TEST_CASE
(
Name
, 
Tags
, ...)\

980 
	`INTERNAL_CATCH_EXPAND_VARGS
–
	`INTERNAL_CATCH_TEMPLATE_PRODUCT_TEST_CASE2
–
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____
 ), INTERNAL_CATCH_UNIQUE_NAME–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____F_U_N_C____
 ), 
Name
, 
Tags
, 
__VA_ARGS__
 ) )

	)

983 
	#INTERNAL_CATCH_TEMPLATE_TEST_CASE_METHOD_2
–
Te°NameCœss
, 
Te°Name
, 
CœssName
, 
Name
, 
Tags
, ... ) \

984 
CATCH_INTERNAL_SUPPRESS_GLOBALS_WARNINGS
 \

985 
«me•a˚
{ \

986 
ãm∂©e
<
ty≥«me
 
Te°Ty≥
> \

987 
Te°Name
 : 
	`INTERNAL_CATCH_REMOVE_PARENS
(
CœssName
 <
Te°Ty≥
>) { \

988 
	`ã°
();\

990 
ãm∂©e
<
ty≥«me
...
Ty≥s
> \

991 
	sTe°NameCœss
{\

992 
ãm∂©e
<
ty≥«me
...
Ts
> \

993 
	`Te°NameCœss
(
Ts
...
«mes
){\

994 
	`CATCH_INTERNAL_CHECK_UNIQUE_TYPES
(
	`CATCH_REC_LIST
(
INTERNAL_CATCH_REMOVE_PARENS
, 
__VA_ARGS__
)) \

995 
usög
 
ex∑ndî
 = [];\

996 ()
ex∑ndî
{(
C©ch
::
	`AutoReg
–C©ch::
	`makeTe°Invokî
–&
Te°Name
<
Ty≥s
>::
ã°
 ), 
CATCH_INTERNAL_LINEINFO
, #CœssName, C©ch::
NameAndTags
{ 
«mes
, 
Tags
 } ), 0)... }; \

999 
	`INTERNAL_CATCH_TEMPLATE_REGISTRY_INITIATE
(
Te°NameCœss
, 
Name
, 
__VA_ARGS__
)\

1001 
CATCH_INTERNAL_UNSUPPRESS_GLOBALS_WARNINGS
\

1002 
ãm∂©e
<
ty≥«me
 
Te°Ty≥
> \

1003 
Te°Name
<
Te°Ty≥
>::
	`ã°
()

	)

1005 #i‚de‡
CATCH_CONFIG_TRADITIONAL_MSVC_PREPROCESSOR


1006 
	#INTERNAL_CATCH_TEMPLATE_TEST_CASE_METHOD
–
CœssName
, 
Name
, 
Tags
,... ) \

1007 
	`INTERNAL_CATCH_TEMPLATE_TEST_CASE_METHOD_2
–
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____C_L_A_S_S____
 ), INTERNAL_CATCH_UNIQUE_NAME–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____
 ) , 
CœssName
, 
Name
, 
Tags
, 
__VA_ARGS__
 )

	)

1009 
	#INTERNAL_CATCH_TEMPLATE_TEST_CASE_METHOD
–
CœssName
, 
Name
, 
Tags
,... ) \

1010 
	`INTERNAL_CATCH_EXPAND_VARGS
–
	`INTERNAL_CATCH_TEMPLATE_TEST_CASE_METHOD_2
–
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____C_L_A_S_S____
 ), INTERNAL_CATCH_UNIQUE_NAME–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____
 ) , 
CœssName
, 
Name
, 
Tags
, 
__VA_ARGS__
 ) )

	)

1013 
	#INTERNAL_CATCH_TEMPLATE_PRODUCT_TEST_CASE_METHOD_2
(
Te°NameCœss
, 
Te°Name
, 
CœssName
, 
Name
, 
Tags
, 
Tm∂Ty≥s
, 
Ty≥sLi°
)\

1014 
CATCH_INTERNAL_SUPPRESS_GLOBALS_WARNINGS
 \

1015 
ãm∂©e
<
ty≥«me
 
Te°Ty≥
> \

1016 
Te°Name
 : 
	`INTERNAL_CATCH_REMOVE_PARENS
(
CœssName
 <
Te°Ty≥
>) { \

1017 
	`ã°
();\

1019 
«me•a˚
 {\

1020 
ãm∂©e
<
ty≥«me
...
Ty≥s
>\

1021 
	sTe°NameCœss
{\

1022 
	`Te°NameCœss
(){\

1023 
	`CATCH_INTERNAL_CHECK_UNIQUE_TYPES
(
Ty≥s
...)\

1024 
ödex
 = 0;\

1025 
usög
 
ex∑ndî
 = [];\

1026 
c⁄°ex¥
 c⁄°* 
tm∂_ty≥s
[] = {
	`CATCH_REC_LIST
(
INTERNAL_CATCH_STRINGIZE_WITHOUT_PARENS
, 
	`INTERNAL_CATCH_REMOVE_PARENS
(
Tm∂Ty≥s
))};\

1027 
c⁄°ex¥
 c⁄°* 
ty≥s_li°
[] = {
	`CATCH_REC_LIST
(
INTERNAL_CATCH_STRINGIZE_WITHOUT_PARENS
, 
	`INTERNAL_CATCH_REMOVE_PARENS
(
Ty≥sLi°
))};\

1028 
c⁄°ex¥
áutÿ
num_ty≥s
 = (
ty≥s_li°
) / (types_list[0]);\

1029 ()
ex∑ndî
{(
C©ch
::
	`AutoReg
–C©ch::
	`makeTe°Invokî
–&
Te°Name
<
Ty≥s
>::
ã°
 ), 
CATCH_INTERNAL_LINEINFO
, #CœssName, C©ch::
NameAndTags
{ 
Name
 " - " + 
°d
::
	`°rög
(
tm∂_ty≥s
[
ödex
 / 
num_ty≥s
]Ë+ "<" + std::°rög(
ty≥s_li°
[ödex %Çum_ty≥s]Ë+ ">", 
Tags
 } ), index++, 0)... }; \

1032 
	`INTERNAL_CATCH_UNIQUE_NAME
–
globÆRegi°ør
 ) = [](){\

1033 
usög
 
Te°Inô
 = 
C©ch
::
comböe
<
	`INTERNAL_CATCH_REMOVE_PARENS
(
Tm∂Ty≥s
)>\

1034 ::
wôh_ty≥s
<
	`INTERNAL_CATCH_MAKE_TYPE_LISTS_FROM_TYPES
(
Ty≥sLi°
)>::
öto
<
Te°NameCœss
>::
ty≥
;\

1035 
	`Te°Inô
();\

1039 
CATCH_INTERNAL_UNSUPPRESS_GLOBALS_WARNINGS
 \

1040 
ãm∂©e
<
ty≥«me
 
Te°Ty≥
> \

1041 
Te°Name
<
Te°Ty≥
>::
	`ã°
()

	)

1043 #i‚de‡
CATCH_CONFIG_TRADITIONAL_MSVC_PREPROCESSOR


1044 
	#INTERNAL_CATCH_TEMPLATE_PRODUCT_TEST_CASE_METHOD
–
CœssName
, 
Name
, 
Tags
, ... )\

1045 
	`INTERNAL_CATCH_TEMPLATE_PRODUCT_TEST_CASE_METHOD_2
–
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____
 ), INTERNAL_CATCH_UNIQUE_NAME–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____F_U_N_C____
 ), 
CœssName
, 
Name
, 
Tags
, 
__VA_ARGS__
 )

	)

1047 
	#INTERNAL_CATCH_TEMPLATE_PRODUCT_TEST_CASE_METHOD
–
CœssName
, 
Name
, 
Tags
, ... )\

1048 
	`INTERNAL_CATCH_EXPAND_VARGS
–
	`INTERNAL_CATCH_TEMPLATE_PRODUCT_TEST_CASE_METHOD_2
–
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____
 ), INTERNAL_CATCH_UNIQUE_NAME–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____F_U_N_C____
 ), 
CœssName
, 
Name
, 
Tags
, 
__VA_ARGS__
 ) )

	)

1060 
«me•a˚
 
	gC©ch
 {

1063 
	sResu…Was
 { 
	eOfTy≥
 {

1064 
	gUnknown
 = -1,

1065 
	gOk
 = 0,

1066 
	gInfo
 = 1,

1067 
	gW¨nög
 = 2,

1069 
	gFaûuªBô
 = 0x10,

1071 
	gEx¥essi⁄Faûed
 = 
FaûuªBô
 | 1,

1072 
	gEx∂icôFaûuª
 = 
FaûuªBô
 | 2,

1074 
	gEx˚±i⁄
 = 0x100 | 
FaûuªBô
,

1076 
	gThªwEx˚±i⁄
 = 
Ex˚±i⁄
 | 1,

1077 
	gDid¡ThrowEx˚±i⁄
 = 
Ex˚±i⁄
 | 2,

1079 
	gF©ÆEº‹C⁄dôi⁄
 = 0x200 | 
FaûuªBô


1083 
boﬁ
 
isOk
–
Resu…Was
::
OfTy≥
 
ªsu…Ty≥
 );

1084 
boﬁ
 
isJu°Info
–
Êags
 );

1087 
	sResu…Di•osôi⁄
 { 
	eFœgs
 {

1088 
	gN‹mÆ
 = 0x01,

1090 
	gC⁄töueOnFaûuª
 = 0x02,

1091 
	gFÆ£Te°
 = 0x04,

1092 
	gSuµªssFaû
 = 0x08

1095 
	gResu…Di•osôi⁄
::
Fœgs
 
›î©‹
 | ( 
Resu…Di•osôi⁄
::Fœg†
lhs
, Resu…Di•osôi⁄::Fœg†
rhs
 );

1097 
boﬁ
 
shouldC⁄töueOnFaûuª
–
Êags
 );

1098 
ölöe
 
boﬁ
 
isFÆ£Te°
–
Êags
 ) {  ( 
	gÊags
 & 
	gResu…Di•osôi⁄
::
FÆ£Te°
 ) != 0; }

1099 
boﬁ
 
shouldSuµªssFaûuª
–
Êags
 );

1104 
«me•a˚
 
	gC©ch
 {

1106 
	sAs£πi⁄Info


1108 
SåögRef
 
	gma¸oName
;

1109 
Sour˚LöeInfo
 
	glöeInfo
;

1110 
SåögRef
 
	gˇ±uªdEx¥essi⁄
;

1111 
	gResu…Di•osôi⁄
::
Fœgs
 
ªsu…Di•osôi⁄
;

1125 
	~<ve˘‹
>

1126 
	~<c°ddef
>

1127 
	~<ty≥_åaôs
>

1128 
	~<°rög
>

1131 
	~<iosfwd
>

1132 
	~<c°ddef
>

1133 
	~<o°ªam
>

1135 
«me•a˚
 
	gC©ch
 {

1137 
	g°d
::
o°ªam
& 
cout
();

1138 
	g°d
::
o°ªam
& 
˚º
();

1139 
	g°d
::
o°ªam
& 
˛og
();

1141 
˛ass
 
	gSåögRef
;

1143 
	sISåóm
 {

1144 
	gvútuÆ
 ~
ISåóm
();

1145 
vútuÆ
 
	g°d
::
o°ªam
& 
°ªam
() const = 0;

1148 autÿ
makeSåóm
–
SåögRef
 c⁄° &
fûíame
 ) -> 
ISåóm
 const*;

1150 ˛as†
	cReußbÀSåögSåóm
 {

1151 
	g°d
::
size_t
 
m_ödex
;

1152 
	g°d
::
o°ªam
* 
m_oss
;

1153 
	gpublic
:

1154 
ReußbÀSåögSåóm
();

1155 ~
ReußbÀSåögSåóm
();

1157 autÿ
°r
(Ëc⁄° -> 
	g°d
::
°rög
;

1159 
	gãm∂©e
<
ty≥«me
 
	gT
>

1160 autÿ
	g›î©‹
 << ( 
T
 c⁄°& 
	gvÆue
 ) -> 
	gReußbÀSåögSåóm
& {

1161 *
	gm_oss
 << 
	gvÆue
;

1162  *
	gthis
;

1164 autÿ
gë
(Ë-> 
	g°d
::
o°ªam
& {  *
m_oss
; }

1170 #ifde‡
CATCH_CONFIG_CPP17_STRING_VIEW


1171 
	~<°rög_võw
>

1174 #ifde‡
__OBJC__


1177 #imp‹à<
Found©i⁄
/Found©i⁄.
h
>

1179 #ifde‡
__has_„©uª


1180 
	#CATCH_ARC_ENABLED
 
	`__has_„©uª
(
objc_¨c
)

	)

1182 
	#CATCH_ARC_ENABLED
 0

	)

1185 
¨cSa„Rñó£
–
NSObje˘
* 
obj
 );

1186 
id
 
≥rf‹mO±i⁄ÆSñe˘‹
–id 
obj
, 
SEL
 
£l
 );

1188 #i‡!
CATCH_ARC_ENABLED


1189 
ölöe
 
	$¨cSa„Rñó£
–
NSObje˘
* 
obj
 ) {

1190 [
obj
 
ªÀa£
];

1191 
	}
}

1192 
ölöe
 
id
 
	$≥rf‹mO±i⁄ÆSñe˘‹
–
id
 
obj
, 
SEL
 
£l
 ) {

1193 if–[
obj
 
ª•⁄dsToSñe˘‹
: 
£l
] )

1194  [
obj
 
≥rf‹mSñe˘‹
: 
£l
];

1195  
nû
;

1196 
	}
}

1197 
	#CATCH_UNSAFE_UNRETAINED


	)

1198 
	#CATCH_ARC_STRONG


	)

1200 
ölöe
 
	$¨cSa„Rñó£
–
NSObje˘
* ){
	}
}

1201 
ölöe
 
id
 
	$≥rf‹mO±i⁄ÆSñe˘‹
–
id
 
obj
, 
SEL
 
£l
 ) {

1202 #ifde‡
__˛™g__


1203 #¥agm®
˛™g
 
dügno°ic
 
push


1204 #¥agm®
˛™g
 
dügno°ic
 
ign‹ed
 "-Warc-performSelector-leaks"

1206 if–[
obj
 
ª•⁄dsToSñe˘‹
: 
£l
] )

1207  [
obj
 
≥rf‹mSñe˘‹
: 
£l
];

1208 #ifde‡
__˛™g__


1209 #¥agm®
˛™g
 
dügno°ic
 
p›


1211  
nû
;

1212 
	}
}

1213 
	#CATCH_UNSAFE_UNRETAINED
 
__unß„_uƒëaöed


	)

1214 
	#CATCH_ARC_STRONG
 
__°r⁄g


	)

1220 #ifde‡
_MSC_VER


1221 #¥agm®
w¨nög
(
push
)

1222 #¥agm®
w¨nög
(
dißbÀ
:4180)

1225 
«me•a˚
 
	gC©ch
 {

1226 
«me•a˚
 
	gDëaû
 {

1228 c⁄° 
°d
::
°rög
 
u≈röèbÀSåög
;

1230 
	g°d
::
°rög
 
øwMem‹yToSåög
–c⁄° *
obje˘
, 
°d
::
size_t
 
size
 );

1232 
	gãm∂©e
<
ty≥«me
 
	gT
>

1233 
	g°d
::
°rög
 
øwMem‹yToSåög
–c⁄° 
T
& 
obje˘
 ) {

1234  
øwMem‹yToSåög
–&
obje˘
, (object) );

1237 
	gãm∂©e
<
ty≥«me
 
	gT
>

1238 ˛as†
	cIsSåómIn£πabÀ
 {

1239 
	gãm∂©e
<
ty≥«me
 
	gSS
,Åy≥«mê
	gTT
>

1240 autÿ
ã°
()

1241 -> 
de˛ty≥
(
°d
::
de˛vÆ
<
SS
&>(Ë<< std::de˛vÆ<
TT
>(), std::
åue_ty≥
());

1243 
	gãm∂©e
<
	gty≥«me
,Åypename>

1244 autÿ
ã°
(...)->
	g°d
::
Ál£_ty≥
;

1246 
	gpublic
:

1247 c⁄° 
boﬁ
 
vÆue
 = 
de˛ty≥
(
ã°
<
°d
::
o°ªam
, c⁄° 
T
&>(0))::value;

1250 
	gãm∂©e
<
ty≥«me
 
	gE
>

1251 
	g°d
::
°rög
 
c⁄vîtUnknownEnumToSåög
–
E
 
e
 );

1253 
	gãm∂©e
<
ty≥«me
 
	gT
>

1254 
ty≥«me
 
	g°d
::
íabÀ_if
<

1255 !
°d
::
is_íum
<
T
>::
vÆue
 && !°d::
is_ba£_of
<°d::
ex˚±i⁄
, 
	gT
>::value,

1256 
	g°d
::
°rög
>::
ty≥
 
c⁄vîtUn°ªamabÀ
–
T
 const& ) {

1257  
Dëaû
::
u≈röèbÀSåög
;

1259 
	gãm∂©e
<
ty≥«me
 
	gT
>

1260 
ty≥«me
 
	g°d
::
íabÀ_if
<

1261 !
°d
::
is_íum
<
T
>::
vÆue
 && std::
is_ba£_of
<°d::
ex˚±i⁄
, 
	gT
>::value,

1262 
	g°d
::
°rög
>::
ty≥
 
c⁄vîtUn°ªamabÀ
(
T
 c⁄°& 
ex
) {

1263  
ex
.
wh©
();

1266 
	gãm∂©e
<
ty≥«me
 
	gT
>

1267 
ty≥«me
 
	g°d
::
íabÀ_if
<

1268 
°d
::
is_íum
<
T
>::
vÆue


1269 , 
	g°d
::
°rög
>::
ty≥
 
c⁄vîtUn°ªamabÀ
–
T
 c⁄°& 
vÆue
 ) {

1270  
c⁄vîtUnknownEnumToSåög
–
vÆue
 );

1273 #i‡
deföed
(
_MANAGED
)

1275 
	gãm∂©e
<
ty≥«me
 
	gT
>

1276 
	g°d
::
°rög
 
˛rRe„ªn˚ToSåög
–
T
^ 
ªf
 ) {

1277 i‡(
ªf
 =
nuŒ±r
)

1278  
°d
::
°rög
("null");

1279 autÿ
	gbyãs
 = 
Sy°em
::
Text
::
Encodög
::
UTF8
->
GëByãs
(
ªf
->
ToSåög
());

1280 
	g˛i
::
pö_±r
<
Sy°em
::
Byã
> 
p
 = &
byãs
[0];

1281  
	g°d
::
°rög
(
ªöãΩªt_ˇ°
<c⁄° *>(
p
), 
byãs
->
Lígth
);

1288 
	gãm∂©e
 <
ty≥«me
 
	gT
, 
	gty≥«me
 = >

1289 
	sSåögMakî
 {

1290 
ãm∂©e
 <
ty≥«me
 
Fake
 = 
T
>

1292 
ty≥«me
 
°d
::
íabÀ_if
<::
C©ch
::
Dëaû
::
IsSåómIn£πabÀ
<
Fake
>::
vÆue
, 
	g°d
::
°rög
>::
ty≥


1293 
c⁄vît
(c⁄° 
Fake
& 
vÆue
) {

1294 
ReußbÀSåögSåóm
 
rss
;

1297 
	grss
.
	g›î©‹
<<(
	gvÆue
);

1298  
	grss
.
°r
();

1301 
	gãm∂©e
 <
ty≥«me
 
	gFake
 = 
T
>

1303 
ty≥«me
 
°d
::
íabÀ_if
<!::
C©ch
::
Dëaû
::
IsSåómIn£πabÀ
<
Fake
>::
vÆue
, 
	g°d
::
°rög
>::
ty≥


1304 
c⁄vît
–c⁄° 
Fake
& 
vÆue
 ) {

1305 #i‡!
deföed
(
CATCH_CONFIG_FALLBACK_STRINGIFIER
)

1306  
Dëaû
::
c⁄vîtUn°ªamabÀ
(
vÆue
);

1308  
CATCH_CONFIG_FALLBACK_STRINGIFIER
(
vÆue
);

1313 
«me•a˚
 
	gDëaû
 {

1317 
	gãm∂©e
 <
ty≥«me
 
	gT
>

1318 
	g°d
::
°rög
 
°rögify
(c⁄° 
T
& 
e
) {

1319  ::
C©ch
::
SåögMakî
<
ty≥«me
 
°d
::
ªmove_cv
<ty≥«mê°d::
ªmove_ª„ªn˚
<
T
>::
ty≥
>::ty≥>::
c⁄vît
(
e
);

1322 
	gãm∂©e
<
ty≥«me
 
	gE
>

1323 
	g°d
::
°rög
 
c⁄vîtUnknownEnumToSåög
–
E
 
e
 ) {

1324  ::
C©ch
::
Dëaû
::
°rögify
(
°©ic_ˇ°
<
ty≥«me
 
°d
::
undîlyög_ty≥
<
E
>::
ty≥
>(
e
));

1327 #i‡
deföed
(
_MANAGED
)

1328 
	gãm∂©e
 <
ty≥«me
 
	gT
>

1329 
	g°d
::
°rög
 
°rögify
–
T
^ 
e
 ) {

1330  ::
C©ch
::
SåögMakî
<
T
^>::
c⁄vît
(
e
);

1338 
	gãm∂©e
<>

1339 
	gSåögMakî
<
	g°d
::
°rög
> {

1340 
°d
::
°rög
 
c⁄vît
(c⁄° std::°rög& 
°r
);

1343 #ifde‡
CATCH_CONFIG_CPP17_STRING_VIEW


1344 
	gãm∂©e
<>

1345 
	gSåögMakî
<
	g°d
::
°rög_võw
> {

1346 
°d
::
°rög
 
c⁄vît
(°d::
°rög_võw
 
°r
);

1350 
	gãm∂©e
<>

1351 
	gSåögMakî
<const *> {

1352 
	g°d
::
°rög
 
c⁄vît
(c⁄° * 
°r
);

1354 
	gãm∂©e
<>

1355 
	gSåögMakî
<*> {

1356 
	g°d
::
°rög
 
c⁄vît
(* 
°r
);

1359 #ifde‡
CATCH_CONFIG_WCHAR


1360 
	gãm∂©e
<>

1361 
	gSåögMakî
<
	g°d
::
w°rög
> {

1362 
°d
::
°rög
 
c⁄vît
(c⁄° std::
w°rög
& 
w°r
);

1365 #ifde‡
CATCH_CONFIG_CPP17_STRING_VIEW


1366 
	gãm∂©e
<>

1367 
	gSåögMakî
<
	g°d
::
w°rög_võw
> {

1368 
°d
::
°rög
 
c⁄vît
(°d::
w°rög_võw
 
°r
);

1372 
	gãm∂©e
<>

1373 
	gSåögMakî
<
wch¨_t
 const *> {

1374 
	g°d
::
°rög
 
c⁄vît
(
wch¨_t
 c⁄° * 
°r
);

1376 
	gãm∂©e
<>

1377 
	gSåögMakî
<
	gwch¨_t
 *> {

1378 
	g°d
::
°rög
 
c⁄vît
(
wch¨_t
 * 
°r
);

1384 
	gãm∂©e
<
	gSZ
>

1385 
	gSåögMakî
<[
SZ
]> {

1386 
	g°d
::
°rög
 
c⁄vît
(c⁄°* 
°r
) {

1387  ::
C©ch
::
Dëaû
::
°rögify
(
°d
::
°rög
{ 
°r
 });

1390 
	gãm∂©e
<
	gSZ
>

1391 
	gSåögMakî
<sig√d [
SZ
]> {

1392 
	g°d
::
°rög
 
c⁄vît
(sig√d c⁄°* 
°r
) {

1393  ::
C©ch
::
Dëaû
::
°rögify
(
°d
::
°rög
{ 
ªöãΩªt_ˇ°
<c⁄° *>(
°r
) });

1396 
	gãm∂©e
<
	gSZ
>

1397 
	gSåögMakî
<[
SZ
]> {

1398 
	g°d
::
°rög
 
c⁄vît
(c⁄°* 
°r
) {

1399  ::
C©ch
::
Dëaû
::
°rögify
(
°d
::
°rög
{ 
ªöãΩªt_ˇ°
<c⁄° *>(
°r
) });

1403 
	gãm∂©e
<>

1404 
	gSåögMakî
<> {

1405 
	g°d
::
°rög
 
c⁄vît
(
vÆue
);

1407 
	gãm∂©e
<>

1408 
	gSåögMakî
<> {

1409 
	g°d
::
°rög
 
c⁄vît
(
vÆue
);

1411 
	gãm∂©e
<>

1412 
	gSåögMakî
<> {

1413 
	g°d
::
°rög
 
c⁄vît
(
vÆue
);

1415 
	gãm∂©e
<>

1416 
	gSåögMakî
<> {

1417 
	g°d
::
°rög
 
c⁄vît
(
vÆue
);

1419 
	gãm∂©e
<>

1420 
	gSåögMakî
<> {

1421 
	g°d
::
°rög
 
c⁄vît
(
vÆue
);

1423 
	gãm∂©e
<>

1424 
	gSåögMakî
<> {

1425 
	g°d
::
°rög
 
c⁄vît
(
vÆue
);

1428 
	gãm∂©e
<>

1429 
	gSåögMakî
<
	gboﬁ
> {

1430 
	g°d
::
°rög
 
c⁄vît
(
boﬁ
 
b
);

1433 
	gãm∂©e
<>

1434 
	gSåögMakî
<> {

1435 
	g°d
::
°rög
 
c⁄vît
(
c
);

1437 
	gãm∂©e
<>

1438 
	gSåögMakî
<signed > {

1439 
	g°d
::
°rög
 
c⁄vît
(sig√d 
c
);

1441 
	gãm∂©e
<>

1442 
	gSåögMakî
<> {

1443 
	g°d
::
°rög
 
c⁄vît
(
c
);

1446 
	gãm∂©e
<>

1447 
	gSåögMakî
<
	g°d
::
nuŒ±r_t
> {

1448 
°d
::
°rög
 
c⁄vît
(°d::
nuŒ±r_t
);

1451 
	gãm∂©e
<>

1452 
	gSåögMakî
<> {

1453 
	g°d
::
°rög
 
c⁄vît
(
vÆue
);

1455 
	gãm∂©e
<>

1456 
	gSåögMakî
<> {

1457 
	g°d
::
°rög
 
c⁄vît
(
vÆue
);

1460 
	gãm∂©e
 <
ty≥«me
 
	gT
>

1461 
	gSåögMakî
<
	gT
*> {

1462 
	gãm∂©e
 <
ty≥«me
 
	gU
>

1463 
	g°d
::
°rög
 
c⁄vît
(
U
* 
p
) {

1464 i‡(
p
) {

1465  ::
C©ch
::
Dëaû
::
øwMem‹yToSåög
(
p
);

1472 
	gãm∂©e
 <
ty≥«me
 
	gR
,Åy≥«mê
	gC
>

1473 
	gSåögMakî
<
R
 
	gC
::*> {

1474 
°d
::
°rög
 
c⁄vît
(
R
 
C
::* 
p
) {

1475 i‡(
p
) {

1476  ::
C©ch
::
Dëaû
::
øwMem‹yToSåög
(
p
);

1483 #i‡
	$deföed
(
_MANAGED
)

1484 
ãm∂©e
 <
ty≥«me
 
T
>

1485 
SåögMakî
<
T
^> {

1486 
°d
::
°rög
 
	`c⁄vît
–
T
^ 
ªf
 ) {

1487  ::
C©ch
::
Dëaû
::
	`˛rRe„ªn˚ToSåög
(
ªf
);

1489 
	}
};

1492 
«me•a˚
 
	gDëaû
 {

1493 
	gãm∂©e
<
ty≥«me
 
	gI≈utIãøt‹
>

1494 
	g°d
::
°rög
 
øngeToSåög
(
I≈utIãøt‹
 
fú°
, I≈utIãøt‹ 
œ°
) {

1495 
ReußbÀSåögSåóm
 
	grss
;

1496 
	grss
 << "{ ";

1497 i‡(
	gfú°
 !
œ°
) {

1498 
rss
 << ::
C©ch
::
Dëaû
::
°rögify
(*
fú°
);

1499 ++
	gfú°
; fú° !
œ°
; ++first)

1500 
	grss
 << ", " << ::
C©ch
::
Dëaû
::
°rögify
(*
fú°
);

1502 
	grss
 << " }";

1503  
	grss
.
°r
();

1507 #ifde‡
__OBJC__


1508 
	gãm∂©e
<>

1509 
	gSåögMakî
<
	gNSSåög
*> {

1510 
	g°d
::
°rög
 
c⁄vît
(
NSSåög
 * 
ns°rög
) {

1511 i‡(!
ns°rög
)

1513  
	g°d
::
°rög
("@"Ë+ [
ns°rög
 
UTF8Såög
];

1516 
	gãm∂©e
<>

1517 
	gSåögMakî
<
	gNSObje˘
*> {

1518 
	g°d
::
°rög
 
c⁄vît
(
NSObje˘
* 
nsObje˘
) {

1519  ::
C©ch
::
Dëaû
::
°rögify
([
nsObje˘
 
des¸ùti⁄
]);

1523 
«me•a˚
 
	gDëaû
 {

1524 
ölöe
 
	g°d
::
°rög
 
°rögify
–
NSSåög
* 
ns°rög
 ) {

1525  
SåögMakî
<
NSSåög
*>::
c⁄vît
–
ns°rög
 );

1537 #i‡
deföed
(
CATCH_CONFIG_ENABLE_ALL_STRINGMAKERS
)

1538 
	#CATCH_CONFIG_ENABLE_PAIR_STRINGMAKER


	)

1539 
	#CATCH_CONFIG_ENABLE_TUPLE_STRINGMAKER


	)

1540 
	#CATCH_CONFIG_ENABLE_VARIANT_STRINGMAKER


	)

1541 
	#CATCH_CONFIG_ENABLE_CHRONO_STRINGMAKER


	)

1542 
	#CATCH_CONFIG_ENABLE_OPTIONAL_STRINGMAKER


	)

1546 #i‡
deföed
(
CATCH_CONFIG_ENABLE_PAIR_STRINGMAKER
)

1547 
	~<utûôy
>

1548 
«me•a˚
 
	gC©ch
 {

1549 
	gãm∂©e
<
ty≥«me
 
	gT1
,Åy≥«mê
	gT2
>

1550 
	gSåögMakî
<
	g°d
::
∑ú
<
T1
, 
	gT2
> > {

1551 
	g°d
::
°rög
 
c⁄vît
(c⁄° 
°d
::
∑ú
<
T1
, 
T2
>&Öair) {

1552 
ReußbÀSåögSåóm
 
	grss
;

1553 
	grss
 << "{ "

1554 << ::
C©ch
::
Dëaû
::
°rögify
(
∑ú
.
fú°
)

1556 << ::
C©ch
::
Dëaû
::
°rögify
(
∑ú
.
£c⁄d
)

1558  
	grss
.
°r
();

1564 #i‡
deföed
(
CATCH_CONFIG_ENABLE_OPTIONAL_STRINGMAKER
Ë&& deföed(
CATCH_CONFIG_CPP17_OPTIONAL
)

1565 
	~<›ti⁄Æ
>

1566 
«me•a˚
 
	gC©ch
 {

1567 
	gãm∂©e
<
ty≥«me
 
	gT
>

1568 
	gSåögMakî
<
	g°d
::
›ti⁄Æ
<
T
> > {

1569 
°d
::
°rög
 
c⁄vît
(c⁄° std::
›ti⁄Æ
<
T
>& optional) {

1570 
ReußbÀSåögSåóm
 
rss
;

1571 i‡(
	g›ti⁄Æ
.
has_vÆue
()) {

1572 
	grss
 << ::
C©ch
::
Dëaû
::
°rögify
(*
›ti⁄Æ
);

1574 
	grss
 << "{ }";

1576  
	grss
.
°r
();

1583 #i‡
deföed
(
CATCH_CONFIG_ENABLE_TUPLE_STRINGMAKER
)

1584 
	~<tu∂e
>

1585 
«me•a˚
 
	gC©ch
 {

1586 
«me•a˚
 
	gDëaû
 {

1587 
	gãm∂©e
<

1588 
ty≥«me
 
	gTu∂e
,

1589 
	g°d
::
size_t
 
N
 = 0,

1590 
	gboﬁ
 = (
N
 < 
°d
::
tu∂e_size
<
Tu∂e
>::
vÆue
)

1592 
	sTu∂eEÀmítPröãr
 {

1593 
¥öt
(c⁄° 
Tu∂e
& 
tu∂e
, 
°d
::
o°ªam
& 
os
) {

1594 
os
 << (
N
 ? ", " : " ")

1595 << ::
C©ch
::
Dëaû
::
°rögify
(
°d
::
gë
<
N
>(
tu∂e
));

1596 
	gTu∂eEÀmítPröãr
<
	gTu∂e
, 
	gN
 + 1>::
¥öt
(
tu∂e
, 
os
);

1600 
	gãm∂©e
<

1601 
ty≥«me
 
	gTu∂e
,

1602 
	g°d
::
size_t
 
N


1604 
Tu∂eEÀmítPröãr
<
Tu∂e
, 
	gN
, 
	gÁl£
> {

1605 
¥öt
(c⁄° 
Tu∂e
&, 
°d
::
o°ªam
&) {}

1610 
	gãm∂©e
<
	gty≥«me
 ...
	gTy≥s
>

1611 
	gSåögMakî
<
	g°d
::
tu∂e
<
Ty≥s
...>> {

1612 
°d
::
°rög
 
c⁄vît
(c⁄° std::
tu∂e
<
Ty≥s
...>&Åuple) {

1613 
ReußbÀSåögSåóm
 
rss
;

1614 
	grss
 << '{';

1615 
	gDëaû
::
Tu∂eEÀmítPröãr
<
°d
::
tu∂e
<
Ty≥s
...>>::
¥öt
—u∂e, 
rss
.
gë
());

1616 
	grss
 << " }";

1617  
	grss
.
°r
();

1623 #i‡
deföed
(
CATCH_CONFIG_ENABLE_VARIANT_STRINGMAKER
Ë&& deföed(
CATCH_CONFIG_CPP17_VARIANT
)

1624 
	~<v¨ü¡
>

1625 
«me•a˚
 
	gC©ch
 {

1626 
	gãm∂©e
<>

1627 
	gSåögMakî
<
	g°d
::
m⁄o°©e
> {

1628 
°d
::
°rög
 
c⁄vît
(c⁄° std::
m⁄o°©e
&) {

1633 
	gãm∂©e
<
	gty≥«me
... 
	gEÀmíts
>

1634 
	gSåögMakî
<
	g°d
::
v¨ü¡
<
EÀmíts
...>> {

1635 
°d
::
°rög
 
c⁄vît
(c⁄° std::
v¨ü¡
<
EÀmíts
...>& variant) {

1636 i‡(
v¨ü¡
.
vÆuñess_by_ex˚±i⁄
()) {

1639  
	g°d
::
visô
(

1640 [](c⁄°áuto& 
vÆue
) {

1641  ::
C©ch
::
Dëaû
::
°rögify
(
vÆue
);

1643 
v¨ü¡


1651 
«me•a˚
 
	gC©ch
 {

1652 
	snŸ_this_⁄e
 {};

1655 
usög
 
	g°d
::
begö
;

1656 
usög
 
	g°d
::
íd
;

1658 
nŸ_this_⁄e
 
begö
( ... );

1659 
nŸ_this_⁄e
 
íd
( ... );

1661 
	gãm∂©e
 <
ty≥«me
 
	gT
>

1662 
	sis_ønge
 {

1663 c⁄° 
boﬁ
 
	gvÆue
 =

1664 !
°d
::
is_ßme
<
de˛ty≥
(
begö
(°d::
de˛vÆ
<
T
>())), 
	gnŸ_this_⁄e
>::
vÆue
 &&

1665 !
°d
::
is_ßme
<
de˛ty≥
(
íd
(°d::
de˛vÆ
<
T
>())), 
	gnŸ_this_⁄e
>::
vÆue
;

1668 #i‡
deföed
(
_MANAGED
)

1669 
	gãm∂©e
 <
ty≥«me
 
	gT
>

1670 
	gis_ønge
<
	gT
^> {

1671 c⁄° 
boﬁ
 
	gvÆue
 = 
Ál£
;

1675 
	gãm∂©e
<
ty≥«me
 
	gR™ge
>

1676 
	g°d
::
°rög
 
øngeToSåög
–
R™ge
 c⁄°& 
ønge
 ) {

1677  ::
C©ch
::
Dëaû
::
øngeToSåög
–
begö
–
ønge
 ), 
íd
(Ñange ) );

1681 
	gãm∂©e
<
ty≥«me
 
	gAŒoˇt‹
>

1682 
	g°d
::
°rög
 
øngeToSåög
–
°d
::
ve˘‹
<
boﬁ
, 
AŒoˇt‹
> c⁄°& 
v
 ) {

1683 
ReußbÀSåögSåóm
 
	grss
;

1684 
	grss
 << "{ ";

1685 
boﬁ
 
	gfú°
 = 
åue
;

1686  
boﬁ
 
	gb
 : 
v
 ) {

1687 if–
fú°
 )

1688 
fú°
 = 
Ál£
;

1690 
	grss
 << ", ";

1691 
	grss
 << ::
C©ch
::
Dëaû
::
°rögify
–
b
 );

1693 
	grss
 << " }";

1694  
	grss
.
°r
();

1697 
	gãm∂©e
<
ty≥«me
 
	gR
>

1698 
	gSåögMakî
<
	gR
, 
ty≥«me
 
	g°d
::
íabÀ_if
<
is_ønge
<
R
>::
vÆue
 && !::
C©ch
::
Dëaû
::
IsSåómIn£πabÀ
<R>::vÆue>::
ty≥
> {

1699 
°d
::
°rög
 
c⁄vît
–
R
 c⁄°& 
ønge
 ) {

1700  
øngeToSåög
–
ønge
 );

1704 
	gãm∂©e
 <
ty≥«me
 
	gT
, 
	gSZ
>

1705 
	gSåögMakî
<
	gT
[
SZ
]> {

1706 
	g°d
::
°rög
 
c⁄vît
(
T
 c⁄°(&
¨r
)[
SZ
]) {

1707  
øngeToSåög
(
¨r
);

1714 #i‡
deföed
(
CATCH_CONFIG_ENABLE_CHRONO_STRINGMAKER
)

1715 
	~<˘ime
>

1716 
	~<øtio
>

1717 
	~<chr⁄o
>

1719 
«me•a˚
 
	gC©ch
 {

1721 
	gãm∂©e
 <
˛ass
 
	gR©io
>

1722 
	søtio_°rög
 {

1723 
	g°d
::
°rög
 
symbﬁ
();

1726 
	gãm∂©e
 <
˛ass
 
	gR©io
>

1727 
	g°d
::
°rög
 
øtio_°rög
<
R©io
>::
symbﬁ
() {

1728 
C©ch
::
ReußbÀSåögSåóm
 
rss
;

1729 
	grss
 << '[' << 
	gR©io
::
num
 << '/'

1730 << 
R©io
::
dí
 << ']';

1731  
	grss
.
°r
();

1733 
	gãm∂©e
 <>

1734 
	gøtio_°rög
<
	g°d
::
©to
> {

1735 
°d
::
°rög
 
symbﬁ
();

1737 
	gãm∂©e
 <>

1738 
	gøtio_°rög
<
	g°d
::
„mto
> {

1739 
°d
::
°rög
 
symbﬁ
();

1741 
	gãm∂©e
 <>

1742 
	gøtio_°rög
<
	g°d
::
pico
> {

1743 
°d
::
°rög
 
symbﬁ
();

1745 
	gãm∂©e
 <>

1746 
	gøtio_°rög
<
	g°d
::
«no
> {

1747 
°d
::
°rög
 
symbﬁ
();

1749 
	gãm∂©e
 <>

1750 
	gøtio_°rög
<
	g°d
::
mi¸o
> {

1751 
°d
::
°rög
 
symbﬁ
();

1753 
	gãm∂©e
 <>

1754 
	gøtio_°rög
<
	g°d
::
mûli
> {

1755 
°d
::
°rög
 
symbﬁ
();

1760 
	gãm∂©e
<
ty≥«me
 
	gVÆue
,Åy≥«mê
	gR©io
>

1761 
	gSåögMakî
<
	g°d
::
chr⁄o
::
duøti⁄
<
VÆue
, 
	gR©io
>> {

1762 
	g°d
::
°rög
 
c⁄vît
(
°d
::
chr⁄o
::
duøti⁄
<
VÆue
, 
R©io
> const& duration) {

1763 
ReußbÀSåögSåóm
 
	grss
;

1764 
	grss
 << 
	gduøti⁄
.
cou¡
(Ë<< ' ' << 
	gøtio_°rög
<
	gR©io
>::
symbﬁ
() << 's';

1765  
	grss
.
°r
();

1768 
	gãm∂©e
<
ty≥«me
 
	gVÆue
>

1769 
	gSåögMakî
<
	g°d
::
chr⁄o
::
duøti⁄
<
VÆue
, std::
øtio
<1>>> {

1770 
°d
::
°rög
 
c⁄vît
(°d::
chr⁄o
::
duøti⁄
<
VÆue
, std::
øtio
<1>> const& duration) {

1771 
ReußbÀSåögSåóm
 
rss
;

1772 
	grss
 << 
	gduøti⁄
.
cou¡
() << " s";

1773  
	grss
.
°r
();

1776 
	gãm∂©e
<
ty≥«me
 
	gVÆue
>

1777 
	gSåögMakî
<
	g°d
::
chr⁄o
::
duøti⁄
<
VÆue
, std::
øtio
<60>>> {

1778 
°d
::
°rög
 
c⁄vît
(°d::
chr⁄o
::
duøti⁄
<
VÆue
, std::
øtio
<60>> const& duration) {

1779 
ReußbÀSåögSåóm
 
rss
;

1780 
	grss
 << 
	gduøti⁄
.
cou¡
() << " m";

1781  
	grss
.
°r
();

1784 
	gãm∂©e
<
ty≥«me
 
	gVÆue
>

1785 
	gSåögMakî
<
	g°d
::
chr⁄o
::
duøti⁄
<
VÆue
, std::
øtio
<3600>>> {

1786 
°d
::
°rög
 
c⁄vît
(°d::
chr⁄o
::
duøti⁄
<
VÆue
, std::
øtio
<3600>> const& duration) {

1787 
ReußbÀSåögSåóm
 
rss
;

1788 
	grss
 << 
	gduøti⁄
.
cou¡
() << " h";

1789  
	grss
.
°r
();

1796 
	gãm∂©e
<
ty≥«me
 
	gClock
,Åy≥«mê
	gDuøti⁄
>

1797 
	gSåögMakî
<
	g°d
::
chr⁄o
::
time_poöt
<
Clock
, 
	gDuøti⁄
>> {

1798 
	g°d
::
°rög
 
c⁄vît
(
°d
::
chr⁄o
::
time_poöt
<
Clock
, 
Duøti⁄
> const&Åime_point) {

1799  ::
C©ch
::
Dëaû
::
°rögify
(
time_poöt
.
time_sö˚_ïoch
()) + " sinceÉpoch";

1803 
	gãm∂©e
<
ty≥«me
 
	gDuøti⁄
>

1804 
	gSåögMakî
<
	g°d
::
chr⁄o
::
time_poöt
<
°d
::chr⁄o::
sy°em_˛ock
, 
	gDuøti⁄
>> {

1805 
	g°d
::
°rög
 
c⁄vît
(
°d
::
chr⁄o
::
time_poöt
<°d::chr⁄o::
sy°em_˛ock
, 
Duøti⁄
> const&Åime_point) {

1806 autÿ
	gc⁄vîãd
 = 
°d
::
chr⁄o
::
sy°em_˛ock
::
to_time_t
(
time_poöt
);

1808 #ifde‡
_MSC_VER


1809 
	g°d
::
tm
 
timeInfo
 = {};

1810 
gmtime_s
(&
timeInfo
, &
c⁄vîãd
);

1812 
	g°d
::
tm
* 
timeInfo
 = 
°d
::
gmtime
(&
c⁄vîãd
);

1815 autÿc⁄° 
	gtimeSèmpSize
 = ("2017-01-16T17:06:45Z");

1816 
	gtimeSèmp
[
timeSèmpSize
];

1817 c⁄° * c⁄° 
	gfmt
 = "%Y-%m-%dT%H:%M:%SZ";

1819 #ifde‡
_MSC_VER


1820 
	g°d
::
°r·ime
(
timeSèmp
, 
timeSèmpSize
, 
fmt
, &
timeInfo
);

1822 
	g°d
::
°r·ime
(
timeSèmp
, 
timeSèmpSize
, 
fmt
, 
timeInfo
);

1824  
	g°d
::
°rög
(
timeSèmp
);

1830 #ifde‡
_MSC_VER


1831 #¥agm®
w¨nög
(
p›
)

1835 
	~<iosfwd
>

1837 #ifde‡
_MSC_VER


1838 #¥agm®
w¨nög
(
push
)

1839 #¥agm®
w¨nög
(
dißbÀ
:4389)

1840 #¥agm®
w¨nög
(
dißbÀ
:4018)

1841 #¥agm®
w¨nög
(
dißbÀ
:4312)

1842 #¥agm®
w¨nög
(
dißbÀ
:4180)

1843 #¥agm®
w¨nög
(
dißbÀ
:4800)

1846 
«me•a˚
 
	gC©ch
 {

1848 
	sITønsõ¡Ex¥essi⁄
 {

1849 autÿ
isBö¨yEx¥essi⁄
(Ëc⁄° -> 
	gboﬁ
 {  
	gm_isBö¨yEx¥essi⁄
; }

1850 autÿ
gëResu…
(Ëc⁄° -> 
	gboﬁ
 {  
	gm_ªsu…
; }

1851 
vútuÆ
 
°ªamRec⁄°ru˘edEx¥essi⁄
–
°d
::
o°ªam
 &
os
 ) const = 0;

1853 
ITønsõ¡Ex¥essi⁄
–
boﬁ
 
isBö¨yEx¥essi⁄
, boﬁ 
ªsu…
 )

1854 : 
m_isBö¨yEx¥essi⁄
–
isBö¨yEx¥essi⁄
 ),

1855 
m_ªsu…
–
ªsu…
 )

1860 
	gvútuÆ
 ~
ITønsõ¡Ex¥essi⁄
();

1862 
boﬁ
 
	gm_isBö¨yEx¥essi⁄
;

1863 
boﬁ
 
	gm_ªsu…
;

1867 
f‹m©Rec⁄°ru˘edEx¥essi⁄
–
°d
::
o°ªam
 &
os
, std::
°rög
 c⁄°& 
lhs
, 
SåögRef
 
›
, std::°rög c⁄°& 
rhs
 );

1869 
	gãm∂©e
<
ty≥«me
 
	gLhsT
,Åy≥«mê
	gRhsT
>

1870 ˛as†
	cBö¨yEx¥
 : 
public
 
ITønsõ¡Ex¥essi⁄
 {

1871 
LhsT
 
m_lhs
;

1872 
SåögRef
 
	gm_›
;

1873 
RhsT
 
	gm_rhs
;

1875 
°ªamRec⁄°ru˘edEx¥essi⁄
–
°d
::
o°ªam
 &
os
 ) c⁄° 
ovîride
 {

1876 
f‹m©Rec⁄°ru˘edEx¥essi⁄


1877 –
os
, 
	gC©ch
::
Dëaû
::
°rögify
–
m_lhs
 ), 
	gm_›
, C©ch::Dëaû::°rögify–
m_rhs
 ) );

1880 
	gpublic
:

1881 
Bö¨yEx¥
–
boﬁ
 
com∑ris⁄Resu…
, 
LhsT
 
lhs
, 
SåögRef
 
›
, 
RhsT
 
rhs
 )

1882 : 
ITønsõ¡Ex¥essi⁄
{ 
åue
, 
	gcom∑ris⁄Resu…
 },

1883 
m_lhs
–
lhs
 ),

1884 
m_›
–
›
 ),

1885 
m_rhs
–
rhs
 )

1888 
	gãm∂©e
<
ty≥«me
 
	gT
>

1889 autÿ
	g›î©‹
 && ( 
	gT
 ) c⁄° -> 
	gBö¨yEx¥
<
	gLhsT
, 
RhsT
 const&> const {

1890 
°©ic_as£π
(
Æways_Ál£
<
T
>::
vÆue
,

1895 
	gãm∂©e
<
ty≥«me
 
	gT
>

1896 autÿ
	g›î©‹
 || ( 
	gT
 ) c⁄° -> 
	gBö¨yEx¥
<
	gLhsT
, 
RhsT
 const&> const {

1897 
°©ic_as£π
(
Æways_Ál£
<
T
>::
vÆue
,

1902 
	gãm∂©e
<
ty≥«me
 
	gT
>

1903 autÿ
	g›î©‹
 =–
T
 ) c⁄° -> 
Bö¨yEx¥
<
LhsT
, 
RhsT
 const&> const {

1904 
°©ic_as£π
(
Æways_Ál£
<
T
>::
vÆue
,

1909 
	gãm∂©e
<
ty≥«me
 
	gT
>

1910 autÿ
	g›î©‹
 !–
T
 ) c⁄° -> 
Bö¨yEx¥
<
LhsT
, 
RhsT
 const&> const {

1911 
°©ic_as£π
(
Æways_Ál£
<
T
>::
vÆue
,

1916 
	gãm∂©e
<
ty≥«me
 
	gT
>

1917 autÿ
	g›î©‹
 > ( 
	gT
 ) c⁄° -> 
	gBö¨yEx¥
<
	gLhsT
, 
RhsT
 const&> const {

1918 
°©ic_as£π
(
Æways_Ál£
<
T
>::
vÆue
,

1923 
	gãm∂©e
<
ty≥«me
 
	gT
>

1924 autÿ
	g›î©‹
 < ( 
	gT
 ) c⁄° -> 
	gBö¨yEx¥
<
	gLhsT
, 
RhsT
 const&> const {

1925 
°©ic_as£π
(
Æways_Ál£
<
T
>::
vÆue
,

1930 
	gãm∂©e
<
ty≥«me
 
	gT
>

1931 autÿ
	g›î©‹
 >–
T
 ) c⁄° -> 
Bö¨yEx¥
<
LhsT
, 
RhsT
 const&> const {

1932 
°©ic_as£π
(
Æways_Ál£
<
T
>::
vÆue
,

1937 
	gãm∂©e
<
ty≥«me
 
	gT
>

1938 autÿ
	g›î©‹
 <–
T
 ) c⁄° -> 
Bö¨yEx¥
<
LhsT
, 
RhsT
 const&> const {

1939 
°©ic_as£π
(
Æways_Ál£
<
T
>::
vÆue
,

1945 
	gãm∂©e
<
ty≥«me
 
	gLhsT
>

1946 ˛as†
	cU«ryEx¥
 : 
public
 
ITønsõ¡Ex¥essi⁄
 {

1947 
LhsT
 
m_lhs
;

1949 
°ªamRec⁄°ru˘edEx¥essi⁄
–
°d
::
o°ªam
 &
os
 ) c⁄° 
ovîride
 {

1950 
os
 << 
C©ch
::
Dëaû
::
°rögify
–
m_lhs
 );

1953 
	gpublic
:

1954 
ex∂icô
 
U«ryEx¥
–
LhsT
 
lhs
 )

1955 : 
ITønsõ¡Ex¥essi⁄
{ 
Ál£
, 
	g°©ic_ˇ°
<
	gboﬁ
>(
	glhs
) },

1956 
m_lhs
–
lhs
 )

1961 
	gãm∂©e
<
ty≥«me
 
	gLhsT
,Åy≥«mê
	gRhsT
>

1962 autÿ
com∑ªEquÆ
–
LhsT
 c⁄°& 
lhs
, 
RhsT
 c⁄°& 
rhs
 ) -> 
	gboﬁ
 {  
	g°©ic_ˇ°
<boﬁ>(
	glhs
 ==Ñhs); }

1963 
	gãm∂©e
<
ty≥«me
 
	gT
>

1964 autÿ
com∑ªEquÆ
–
T
* c⁄°& 
lhs
, 
rhs
 ) -> 
	gboﬁ
 {  
	glhs
 =
ªöãΩªt_ˇ°
<const*>(Ñhs ); }

1965 
	gãm∂©e
<
ty≥«me
 
	gT
>

1966 autÿ
com∑ªEquÆ
–
T
* c⁄°& 
lhs
, 
rhs
 ) -> 
	gboﬁ
 {  
	glhs
 =
ªöãΩªt_ˇ°
<const*>(Ñhs ); }

1967 
	gãm∂©e
<
ty≥«me
 
	gT
>

1968 autÿ
com∑ªEquÆ
–
lhs
, 
T
* c⁄°& 
rhs
 ) -> 
	gboﬁ
 {  
	gªöãΩªt_ˇ°
<c⁄°*>–
	glhs
 ) ==Ñhs; }

1969 
	gãm∂©e
<
ty≥«me
 
	gT
>

1970 autÿ
com∑ªEquÆ
–
lhs
, 
T
* c⁄°& 
rhs
 ) -> 
	gboﬁ
 {  
	gªöãΩªt_ˇ°
<c⁄°*>–
	glhs
 ) ==Ñhs; }

1972 
	gãm∂©e
<
ty≥«me
 
	gLhsT
,Åy≥«mê
	gRhsT
>

1973 autÿ
com∑ªNŸEquÆ
–
LhsT
 c⁄°& 
lhs
, 
RhsT
&& 
rhs
 ) -> 
	gboﬁ
 {  
	g°©ic_ˇ°
<boﬁ>(
	glhs
 !=Ñhs); }

1974 
	gãm∂©e
<
ty≥«me
 
	gT
>

1975 autÿ
com∑ªNŸEquÆ
–
T
* c⁄°& 
lhs
, 
rhs
 ) -> 
	gboﬁ
 {  
	glhs
 !
ªöãΩªt_ˇ°
<const*>(Ñhs ); }

1976 
	gãm∂©e
<
ty≥«me
 
	gT
>

1977 autÿ
com∑ªNŸEquÆ
–
T
* c⁄°& 
lhs
, 
rhs
 ) -> 
	gboﬁ
 {  
	glhs
 !
ªöãΩªt_ˇ°
<const*>(Ñhs ); }

1978 
	gãm∂©e
<
ty≥«me
 
	gT
>

1979 autÿ
com∑ªNŸEquÆ
–
lhs
, 
T
* c⁄°& 
rhs
 ) -> 
	gboﬁ
 {  
	gªöãΩªt_ˇ°
<c⁄°*>–
	glhs
 ) !=Ñhs; }

1980 
	gãm∂©e
<
ty≥«me
 
	gT
>

1981 autÿ
com∑ªNŸEquÆ
–
lhs
, 
T
* c⁄°& 
rhs
 ) -> 
	gboﬁ
 {  
	gªöãΩªt_ˇ°
<c⁄°*>–
	glhs
 ) !=Ñhs; }

1983 
	gãm∂©e
<
ty≥«me
 
	gLhsT
>

1984 ˛as†
	cEx¥Lhs
 {

1985 
LhsT
 
	gm_lhs
;

1986 
	gpublic
:

1987 
ex∂icô
 
Ex¥Lhs
–
LhsT
 
lhs
 ) : 
m_lhs
(Ühs ) {}

1989 
ãm∂©e
<
ty≥«me
 
RhsT
>

1990 autÿ
›î©‹
 =–
RhsT
 c⁄°& 
rhs
 ) -> 
Bö¨yEx¥
<
LhsT
, RhsT const&> const {

1991  { 
com∑ªEquÆ
–
m_lhs
, 
rhs
 ), 
	gm_lhs
, "==", 
	grhs
 };

1993 autÿ
	g›î©‹
 =–
boﬁ
 
rhs
 ) -> 
Bö¨yEx¥
<
LhsT
, 
	gboﬁ
> const {

1994  { 
	gm_lhs
 =
rhs
, m_lhs, "==", 
	grhs
 };

1997 
	gãm∂©e
<
ty≥«me
 
	gRhsT
>

1998 autÿ
	g›î©‹
 !–
RhsT
 c⁄°& 
rhs
 ) -> 
Bö¨yEx¥
<
LhsT
, RhsT const&> const {

1999  { 
com∑ªNŸEquÆ
–
m_lhs
, 
rhs
 ), 
	gm_lhs
, "!=", 
	grhs
 };

2001 autÿ
	g›î©‹
 !–
boﬁ
 
rhs
 ) -> 
Bö¨yEx¥
<
LhsT
, 
	gboﬁ
> const {

2002  { 
	gm_lhs
 !
rhs
, m_lhs, "!=", 
	grhs
 };

2005 
	gãm∂©e
<
ty≥«me
 
	gRhsT
>

2006 autÿ
	g›î©‹
 > ( 
RhsT
 c⁄°& 
	grhs
 ) -> 
	gBö¨yEx¥
<
	gLhsT
, RhsT const&> const {

2007  { 
	g°©ic_ˇ°
<
	gboﬁ
>(
	gm_lhs
 > 
	grhs
), m_lhs, ">",Ñhs };

2009 
	gãm∂©e
<
ty≥«me
 
	gRhsT
>

2010 autÿ
	g›î©‹
 < ( 
RhsT
 c⁄°& 
	grhs
 ) -> 
	gBö¨yEx¥
<
	gLhsT
, RhsT const&> const {

2011  { 
	g°©ic_ˇ°
<
	gboﬁ
>(
	gm_lhs
 < 
	grhs
), m_lhs, "<",Ñhs };

2013 
	gãm∂©e
<
ty≥«me
 
	gRhsT
>

2014 autÿ
	g›î©‹
 >–
RhsT
 c⁄°& 
rhs
 ) -> 
Bö¨yEx¥
<
LhsT
, RhsT const&> const {

2015  { 
	g°©ic_ˇ°
<
	gboﬁ
>(
	gm_lhs
 >
rhs
), m_lhs, ">=", 
	grhs
 };

2017 
	gãm∂©e
<
ty≥«me
 
	gRhsT
>

2018 autÿ
	g›î©‹
 <–
RhsT
 c⁄°& 
rhs
 ) -> 
Bö¨yEx¥
<
LhsT
, RhsT const&> const {

2019  { 
	g°©ic_ˇ°
<
	gboﬁ
>(
	gm_lhs
 <
rhs
), m_lhs, "<=", 
	grhs
 };

2022 
	gãm∂©e
<
ty≥«me
 
	gRhsT
>

2023 autÿ
	g›î©‹
 && ( 
RhsT
 c⁄°& ) -> 
	gBö¨yEx¥
<
	gLhsT
, RhsT const&> const {

2024 
°©ic_as£π
(
Æways_Ál£
<
RhsT
>::
vÆue
,

2029 
	gãm∂©e
<
ty≥«me
 
	gRhsT
>

2030 autÿ
	g›î©‹
 || ( 
RhsT
 c⁄°& ) -> 
	gBö¨yEx¥
<
	gLhsT
, RhsT const&> const {

2031 
°©ic_as£π
(
Æways_Ál£
<
RhsT
>::
vÆue
,

2036 autÿ
makeU«ryEx¥
(Ëc⁄° -> 
	gU«ryEx¥
<
	gLhsT
> {

2037  
	gU«ryEx¥
<
	gLhsT
>{ 
	gm_lhs
 };

2041 
h™dÀEx¥essi⁄
–
ITønsõ¡Ex¥essi⁄
 c⁄°& 
ex¥
 );

2043 
	gãm∂©e
<
ty≥«me
 
	gT
>

2044 
h™dÀEx¥essi⁄
–
Ex¥Lhs
<
T
> c⁄°& 
ex¥
 ) {

2045 
h™dÀEx¥essi⁄
–
ex¥
.
makeU«ryEx¥
() );

2048 
	sDecompo£r
 {

2049 
	gãm∂©e
<
ty≥«me
 
	gT
>

2050 autÿ
	g›î©‹
 <–
T
 c⁄°& 
lhs
 ) -> 
Ex¥Lhs
<T const&> {

2051  
Ex¥Lhs
<
T
 c⁄°&>{ 
lhs
 };

2054 autÿ
	g›î©‹
 <=–
boﬁ
 
vÆue
 ) -> 
Ex¥Lhs
<bool> {

2055  
Ex¥Lhs
<
boﬁ
>{ 
vÆue
 };

2061 #ifde‡
_MSC_VER


2062 #¥agm®
w¨nög
(
p›
)

2068 
	~<°rög
>

2070 
«me•a˚
 
	gC©ch
 {

2072 
˛ass
 
	gAs£πi⁄Resu…
;

2073 
	gAs£πi⁄Info
;

2074 
	gSe˘i⁄Info
;

2075 
	gSe˘i⁄EndInfo
;

2076 
	gMesßgeInfo
;

2077 
	gMesßgeBuûdî
;

2078 
	gCou¡s
;

2079 
	gBíchm¨kInfo
;

2080 
	gBíchm¨kSèts
;

2081 
	gAs£πi⁄Ró˘i⁄
;

2082 
	gSour˚LöeInfo
;

2084 
	gITønsõ¡Ex¥essi⁄
;

2085 
	gIGíî©‹Tøckî
;

2087 
	sIResu…C≠tuª
 {

2089 
	gvútuÆ
 ~
IResu…C≠tuª
();

2091 
vútuÆ
 
boﬁ
 
£˘i⁄Sèπed
–
Se˘i⁄Info
 c⁄°& 
£˘i⁄Info
,

2092 
Cou¡s
& 
as£πi⁄s
 ) = 0;

2093 
vútuÆ
 
£˘i⁄Ended
–
Se˘i⁄EndInfo
 c⁄°& 
ídInfo
 ) = 0;

2094 
vútuÆ
 
£˘i⁄EndedE¨ly
–
Se˘i⁄EndInfo
 c⁄°& 
ídInfo
 ) = 0;

2096 
vútuÆ
áutÿ
acquúeGíî©‹Tøckî
–
Sour˚LöeInfo
 c⁄°& 
löeInfo
 ) -> 
	gIGíî©‹Tøckî
& = 0;

2098 
vútuÆ
 
bíchm¨kSèπög
–
Bíchm¨kInfo
 c⁄°& 
öfo
 ) = 0;

2099 
vútuÆ
 
bíchm¨kEnded
–
Bíchm¨kSèts
 c⁄°& 
°©s
 ) = 0;

2101 
vútuÆ
 
pushSc›edMesßge
–
MesßgeInfo
 c⁄°& 
mesßge
 ) = 0;

2102 
vútuÆ
 
p›Sc›edMesßge
–
MesßgeInfo
 c⁄°& 
mesßge
 ) = 0;

2104 
vútuÆ
 
em∂a˚Unsc›edMesßge
–
MesßgeBuûdî
 c⁄°& 
buûdî
 ) = 0;

2106 
vútuÆ
 
h™dÀF©ÆEº‹C⁄dôi⁄
–
SåögRef
 
mesßge
 ) = 0;

2108 
vútuÆ
 
	gh™dÀEx¥


2109 –
As£πi⁄Info
 c⁄°& 
	göfo
,

2110 
ITønsõ¡Ex¥essi⁄
 c⁄°& 
	gex¥
,

2111 
	gAs£πi⁄Ró˘i⁄
& 
	gªa˘i⁄
 ) = 0;

2112 
vútuÆ
 
	gh™dÀMesßge


2113 –
As£πi⁄Info
 c⁄°& 
	göfo
,

2114 
	gResu…Was
::
OfTy≥
 
ªsu…Ty≥
,

2115 
SåögRef
 c⁄°& 
	gmesßge
,

2116 
	gAs£πi⁄Ró˘i⁄
& 
	gªa˘i⁄
 ) = 0;

2117 
vútuÆ
 
	gh™dÀU√x≥˘edEx˚±i⁄NŸThrown


2118 –
As£πi⁄Info
 c⁄°& 
	göfo
,

2119 
	gAs£πi⁄Ró˘i⁄
& 
	gªa˘i⁄
 ) = 0;

2120 
vútuÆ
 
	gh™dÀU√x≥˘edInÊightEx˚±i⁄


2121 –
As£πi⁄Info
 c⁄°& 
	göfo
,

2122 
	g°d
::
°rög
 c⁄°& 
mesßge
,

2123 
	gAs£πi⁄Ró˘i⁄
& 
	gªa˘i⁄
 ) = 0;

2124 
vútuÆ
 
	gh™dÀIncom∂ëe


2125 –
As£πi⁄Info
 c⁄°& 
	göfo
 ) = 0;

2126 
vútuÆ
 
	gh™dÀN⁄Ex¥


2127 –
As£πi⁄Info
 c⁄° &
	göfo
,

2128 
	gResu…Was
::
OfTy≥
 
ªsu…Ty≥
,

2129 
	gAs£πi⁄Ró˘i⁄
 &
	gªa˘i⁄
 ) = 0;

2131 
vútuÆ
 
boﬁ
 
œ°As£πi⁄Pas£d
() = 0;

2132 
vútuÆ
 
as£πi⁄Pas£d
() = 0;

2135 
vútuÆ
 
	g°d
::
°rög
 
gëCuºítTe°Name
() const = 0;

2136 
vútuÆ
 c⁄° 
As£πi⁄Resu…
* 
gëLa°Resu…
() const = 0;

2137 
vútuÆ
 
ex˚±i⁄E¨lyRï‹ãd
() = 0;

2140 
	gIResu…C≠tuª
& 
gëResu…C≠tuª
();

2144 
«me•a˚
 
	gC©ch
 {

2146 
	sTe°FaûuªEx˚±i⁄
{};

2147 
	gAs£πi⁄Resu…D©a
;

2148 
	gIResu…C≠tuª
;

2149 
˛ass
 
	gRunC⁄ãxt
;

2151 ˛as†
	cLazyEx¥essi⁄
 {

2152 
‰õnd
 
˛ass
 
	gAs£πi⁄H™dÀr
;

2153 
‰õnd
 
	gAs£πi⁄Sèts
;

2154 
‰õnd
 
˛ass
 
	gRunC⁄ãxt
;

2156 
ITønsõ¡Ex¥essi⁄
 c⁄°* 
	gm_å™sõ¡Ex¥essi⁄
 = 
nuŒ±r
;

2157 
boﬁ
 
	gm_isNeg©ed
;

2158 
	gpublic
:

2159 
LazyEx¥essi⁄
–
boﬁ
 
isNeg©ed
 );

2160 
LazyEx¥essi⁄
–LazyEx¥essi⁄ c⁄°& 
Ÿhî
 );

2161 
	gLazyEx¥essi⁄
& 
	g›î©‹
 = ( 
LazyEx¥essi⁄
 c⁄°& ) = 
dñëe
;

2163 
ex∂icô
 
›î©‹
 
boﬁ
() const;

2165 
‰õnd
áutÿ
	g›î©‹
 << ( 
	g°d
::
o°ªam
& 
os
, 
LazyEx¥essi⁄
 c⁄°& 
	gœzyEx¥
 ) -> std::ostream&;

2168 
	sAs£πi⁄Ró˘i⁄
 {

2169 
boﬁ
 
	gshouldDebugBªak
 = 
Ál£
;

2170 
boﬁ
 
	gshouldThrow
 = 
Ál£
;

2173 ˛as†
	cAs£πi⁄H™dÀr
 {

2174 
As£πi⁄Info
 
	gm_as£πi⁄Info
;

2175 
As£πi⁄Ró˘i⁄
 
	gm_ªa˘i⁄
;

2176 
boﬁ
 
	gm_com∂ëed
 = 
Ál£
;

2177 
	gIResu…C≠tuª
& 
	gm_ªsu…C≠tuª
;

2179 
	gpublic
:

2180 
As£πi⁄H™dÀr


2181 –
SåögRef
 c⁄°& 
ma¸oName
,

2182 
Sour˚LöeInfo
 c⁄°& 
	glöeInfo
,

2183 
SåögRef
 
	gˇ±uªdEx¥essi⁄
,

2184 
	gResu…Di•osôi⁄
::
Fœgs
 
ªsu…Di•osôi⁄
 );

2185 ~
As£πi⁄H™dÀr
() {

2186 i‡–!
	gm_com∂ëed
 ) {

2187 
	gm_ªsu…C≠tuª
.
h™dÀIncom∂ëe
–
m_as£πi⁄Info
 );

2191 
	gãm∂©e
<
ty≥«me
 
	gT
>

2192 
h™dÀEx¥
–
Ex¥Lhs
<
T
> c⁄°& 
ex¥
 ) {

2193 
h™dÀEx¥
–
ex¥
.
makeU«ryEx¥
() );

2195 
h™dÀEx¥
–
ITønsõ¡Ex¥essi⁄
 c⁄°& 
ex¥
 );

2197 
h™dÀMesßge
(
Resu…Was
::
OfTy≥
 
ªsu…Ty≥
, 
SåögRef
 c⁄°& 
mesßge
);

2199 
h™dÀEx˚±i⁄ThrownAsEx≥˘ed
();

2200 
h™dÀU√x≥˘edEx˚±i⁄NŸThrown
();

2201 
h™dÀEx˚±i⁄NŸThrownAsEx≥˘ed
();

2202 
h™dÀThrowögCÆlSkù≥d
();

2203 
h™dÀU√x≥˘edInÊightEx˚±i⁄
();

2205 
com∂ëe
();

2206 
£tCom∂ëed
();

2209 autÿ
ÆlowThrows
(Ëc⁄° -> 
	gboﬁ
;

2212 
h™dÀEx˚±i⁄M©chEx¥
–
As£πi⁄H™dÀr
& 
h™dÀr
, 
°d
::
°rög
 c⁄°& 
°r
, 
SåögRef
 c⁄°& 
m©chîSåög
 );

2219 
	~<°rög
>

2220 
	~<ve˘‹
>

2222 
«me•a˚
 
	gC©ch
 {

2224 
	sMesßgeInfo
 {

2225 
MesßgeInfo
–
SåögRef
 c⁄°& 
_ma¸oName
,

2226 
Sour˚LöeInfo
 c⁄°& 
_löeInfo
,

2227 
Resu…Was
::
OfTy≥
 
_ty≥
 );

2229 
SåögRef
 
	gma¸oName
;

2230 
	g°d
::
°rög
 
mesßge
;

2231 
Sour˚LöeInfo
 
	glöeInfo
;

2232 
	gResu…Was
::
OfTy≥
 
ty≥
;

2233 
	g£quí˚
;

2235 
boﬁ
 
	g›î©‹
 =–
MesßgeInfo
 c⁄°& 
Ÿhî
 ) const;

2236 
boﬁ
 
	g›î©‹
 < ( 
MesßgeInfo
 c⁄°& 
	gŸhî
 ) const;

2237 
	g¥iv©e
:

2238 
globÆCou¡
;

2241 
	sMesßgeSåóm
 {

2243 
	gãm∂©e
<
ty≥«me
 
	gT
>

2244 
	gMesßgeSåóm
& 
	g›î©‹
 << ( 
T
 c⁄°& 
	gvÆue
 ) {

2245 
	gm_°ªam
 << 
	gvÆue
;

2246  *
	gthis
;

2249 
ReußbÀSåögSåóm
 
	gm_°ªam
;

2252 
	gMesßgeBuûdî
 : 
MesßgeSåóm
 {

2253 
MesßgeBuûdî
–
SåögRef
 c⁄°& 
ma¸oName
,

2254 
Sour˚LöeInfo
 c⁄°& 
löeInfo
,

2255 
Resu…Was
::
OfTy≥
 
ty≥
 );

2257 
	gãm∂©e
<
ty≥«me
 
	gT
>

2258 
	gMesßgeBuûdî
& 
	g›î©‹
 << ( 
T
 c⁄°& 
	gvÆue
 ) {

2259 
	gm_°ªam
 << 
	gvÆue
;

2260  *
	gthis
;

2263 
MesßgeInfo
 
	gm_öfo
;

2266 ˛as†
	cSc›edMesßge
 {

2267 
	gpublic
:

2268 
ex∂icô
 
Sc›edMesßge
–
MesßgeBuûdî
 c⁄°& 
buûdî
 );

2269 
Sc›edMesßge
–Sc›edMesßge& 
du∂iˇã
 ) = 
dñëe
;

2270 
Sc›edMesßge
–Sc›edMesßge&& 
ﬁd
 );

2271 ~
Sc›edMesßge
();

2273 
MesßgeInfo
 
	gm_öfo
;

2274 
boﬁ
 
	gm_moved
;

2277 ˛as†
	cC≠tuªr
 {

2278 
	g°d
::
ve˘‹
<
MesßgeInfo
> 
m_mesßges
;

2279 
	gIResu…C≠tuª
& 
	gm_ªsu…C≠tuª
 = 
gëResu…C≠tuª
();

2280 
size_t
 
	gm_ˇ±uªd
 = 0;

2281 
	gpublic
:

2282 
C≠tuªr
–
SåögRef
 
ma¸oName
, 
Sour˚LöeInfo
 c⁄°& 
löeInfo
, 
Resu…Was
::
OfTy≥
 
ªsu…Ty≥
, SåögRe‡
«mes
 );

2283 ~
C≠tuªr
();

2285 
ˇ±uªVÆue
–
size_t
 
ödex
, 
°d
::
°rög
 c⁄°& 
vÆue
 );

2287 
	gãm∂©e
<
ty≥«me
 
	gT
>

2288 
ˇ±uªVÆues
–
size_t
 
ödex
, 
T
 c⁄°& 
vÆue
 ) {

2289 
ˇ±uªVÆue
–
ödex
, 
C©ch
::
Dëaû
::
°rögify
–
vÆue
 ) );

2292 
	gãm∂©e
<
ty≥«me
 
	gT
, 
	gty≥«me
... 
	gTs
>

2293 
ˇ±uªVÆues
–
size_t
 
ödex
, 
T
 c⁄°& 
vÆue
, 
Ts
 c⁄°&... 
vÆues
 ) {

2294 
ˇ±uªVÆue
–
ödex
, 
C©ch
::
Dëaû
::
°rögify
(
vÆue
) );

2295 
ˇ±uªVÆues
–
ödex
+1, 
vÆues
... );

2302 #i‡!
deföed
(
CATCH_CONFIG_DISABLE
)

2304 #i‡!
deföed
(
CATCH_CONFIG_DISABLE_STRINGIFICATION
)

2305 
	#CATCH_INTERNAL_STRINGIFY
(...Ë#__VA_ARGS__

	)

2307 
	#CATCH_INTERNAL_STRINGIFY
(...Ë"DißbÀd by CATCH_CONFIG_DISABLE_STRINGIFICATION"

	)

2310 #i‡
deföed
(
CATCH_CONFIG_FAST_COMPILE
Ë|| deföed(
CATCH_CONFIG_DISABLE_EXCEPTIONS
)

2315 
	#INTERNAL_CATCH_TRY


	)

2316 
	#INTERNAL_CATCH_CATCH
–
ˇ±uªr
 )

	)

2320 
	#INTERNAL_CATCH_TRY
 
åy


	)

2321 
	#INTERNAL_CATCH_CATCH
–
h™dÀr
 ) 
	`ˇtch
(...Ë{ h™dÀr.
	`h™dÀU√x≥˘edInÊightEx˚±i⁄
(); }

	)

2325 
	#INTERNAL_CATCH_REACT
–
h™dÀr
 ) h™dÀr.
	`com∂ëe
();

	)

2328 
	#INTERNAL_CATCH_TEST
–
ma¸oName
, 
ªsu…Di•osôi⁄
, ... ) \

2330 
C©ch
::
As£πi⁄H™dÀr
 
	`ˇtchAs£πi⁄H™dÀr
–
ma¸oName
##
_ˇtch_§
, 
CATCH_INTERNAL_LINEINFO
, 
	`CATCH_INTERNAL_STRINGIFY
(
__VA_ARGS__
), 
ªsu…Di•osôi⁄
 ); \

2331 
INTERNAL_CATCH_TRY
 { \

2332 
CATCH_INTERNAL_SUPPRESS_PARENTHESES_WARNINGS
 \

2333 
ˇtchAs£πi⁄H™dÀr
.
	`h™dÀEx¥
–
C©ch
::
	`Decompo£r
(Ë<
__VA_ARGS__
 ); \

2334 
CATCH_INTERNAL_UNSUPPRESS_PARENTHESES_WARNINGS
 \

2335 } 
	`INTERNAL_CATCH_CATCH
–
ˇtchAs£πi⁄H™dÀr
 ) \

2336 
	`INTERNAL_CATCH_REACT
–
ˇtchAs£πi⁄H™dÀr
 ) \

2337 }  ()0, (
Ál£
Ë&& 
°©ic_ˇ°
<
boﬁ
>–!!(
__VA_ARGS__
) ) )

2339 

	)

2341 
	#INTERNAL_CATCH_IF
–
ma¸oName
, 
ªsu…Di•osôi⁄
, ... ) \

2342 
	`INTERNAL_CATCH_TEST
–
ma¸oName
, 
ªsu…Di•osôi⁄
, 
__VA_ARGS__
 ); \

2343 if–
C©ch
::
	`gëResu…C≠tuª
().
	`œ°As£πi⁄Pas£d
(Ë)

	)

2346 
	#INTERNAL_CATCH_ELSE
–
ma¸oName
, 
ªsu…Di•osôi⁄
, ... ) \

2347 
	`INTERNAL_CATCH_TEST
–
ma¸oName
, 
ªsu…Di•osôi⁄
, 
__VA_ARGS__
 ); \

2348 if–!
C©ch
::
	`gëResu…C≠tuª
().
	`œ°As£πi⁄Pas£d
(Ë)

	)

2351 
	#INTERNAL_CATCH_NO_THROW
–
ma¸oName
, 
ªsu…Di•osôi⁄
, ... ) \

2353 
C©ch
::
As£πi⁄H™dÀr
 
	`ˇtchAs£πi⁄H™dÀr
–
ma¸oName
##
_ˇtch_§
, 
CATCH_INTERNAL_LINEINFO
, 
	`CATCH_INTERNAL_STRINGIFY
(
__VA_ARGS__
), 
ªsu…Di•osôi⁄
 ); \

2354 
åy
 { \

2355 
°©ic_ˇ°
<>(
__VA_ARGS__
); \

2356 
ˇtchAs£πi⁄H™dÀr
.
	`h™dÀEx˚±i⁄NŸThrownAsEx≥˘ed
(); \

2358 
	`ˇtch
( ... ) { \

2359 
ˇtchAs£πi⁄H™dÀr
.
	`h™dÀU√x≥˘edInÊightEx˚±i⁄
(); \

2361 
	`INTERNAL_CATCH_REACT
–
ˇtchAs£πi⁄H™dÀr
 ) \

2362 }  
Ál£
 )

	)

2365 
	#INTERNAL_CATCH_THROWS
–
ma¸oName
, 
ªsu…Di•osôi⁄
, ... ) \

2367 
C©ch
::
As£πi⁄H™dÀr
 
	`ˇtchAs£πi⁄H™dÀr
–
ma¸oName
##
_ˇtch_§
, 
CATCH_INTERNAL_LINEINFO
, 
	`CATCH_INTERNAL_STRINGIFY
(
__VA_ARGS__
), 
ªsu…Di•osôi⁄
); \

2368 if–
ˇtchAs£πi⁄H™dÀr
.
	`ÆlowThrows
() ) \

2369 
åy
 { \

2370 
°©ic_ˇ°
<>(
__VA_ARGS__
); \

2371 
ˇtchAs£πi⁄H™dÀr
.
	`h™dÀU√x≥˘edEx˚±i⁄NŸThrown
(); \

2373 
	`ˇtch
( ... ) { \

2374 
ˇtchAs£πi⁄H™dÀr
.
	`h™dÀEx˚±i⁄ThrownAsEx≥˘ed
(); \

2377 
ˇtchAs£πi⁄H™dÀr
.
	`h™dÀThrowögCÆlSkù≥d
(); \

2378 
	`INTERNAL_CATCH_REACT
–
ˇtchAs£πi⁄H™dÀr
 ) \

2379 }  
Ál£
 )

	)

2382 
	#INTERNAL_CATCH_THROWS_AS
–
ma¸oName
, 
ex˚±i⁄Ty≥
, 
ªsu…Di•osôi⁄
, 
ex¥
 ) \

2384 
C©ch
::
As£πi⁄H™dÀr
 
	`ˇtchAs£πi⁄H™dÀr
–
ma¸oName
##
_ˇtch_§
, 
CATCH_INTERNAL_LINEINFO
, 
	`CATCH_INTERNAL_STRINGIFY
(
ex¥
Ë", " CATCH_INTERNAL_STRINGIFY(
ex˚±i⁄Ty≥
), 
ªsu…Di•osôi⁄
 ); \

2385 if–
ˇtchAs£πi⁄H™dÀr
.
	`ÆlowThrows
() ) \

2386 
åy
 { \

2387 
°©ic_ˇ°
<>(
ex¥
); \

2388 
ˇtchAs£πi⁄H™dÀr
.
	`h™dÀU√x≥˘edEx˚±i⁄NŸThrown
(); \

2390 
	`ˇtch
–
ex˚±i⁄Ty≥
 const& ) { \

2391 
ˇtchAs£πi⁄H™dÀr
.
	`h™dÀEx˚±i⁄ThrownAsEx≥˘ed
(); \

2393 
	`ˇtch
( ... ) { \

2394 
ˇtchAs£πi⁄H™dÀr
.
	`h™dÀU√x≥˘edInÊightEx˚±i⁄
(); \

2397 
ˇtchAs£πi⁄H™dÀr
.
	`h™dÀThrowögCÆlSkù≥d
(); \

2398 
	`INTERNAL_CATCH_REACT
–
ˇtchAs£πi⁄H™dÀr
 ) \

2399 }  
Ál£
 )

	)

2402 
	#INTERNAL_CATCH_MSG
–
ma¸oName
, 
mesßgeTy≥
, 
ªsu…Di•osôi⁄
, ... ) \

2404 
C©ch
::
As£πi⁄H™dÀr
 
	`ˇtchAs£πi⁄H™dÀr
–
ma¸oName
##
_ˇtch_§
, 
CATCH_INTERNAL_LINEINFO
, C©ch::
	`SåögRef
(), 
ªsu…Di•osôi⁄
 ); \

2405 
ˇtchAs£πi⁄H™dÀr
.
	`h™dÀMesßge
–
mesßgeTy≥
, ( 
C©ch
::
	`MesßgeSåóm
(Ë<< 
__VA_ARGS__
 + ::C©ch::
	`SåómEndSt›
(Ë).
m_°ªam
.
	`°r
() ); \

2406 
	`INTERNAL_CATCH_REACT
–
ˇtchAs£πi⁄H™dÀr
 ) \

2407 }  
Ál£
 )

	)

2410 
	#INTERNAL_CATCH_CAPTURE
–
v¨Name
, 
ma¸oName
, ... ) \

2411 autÿ
v¨Name
 = 
C©ch
::
	`C≠tuªr
–
ma¸oName
, 
CATCH_INTERNAL_LINEINFO
, C©ch::
Resu…Was
::
Info
, #__VA_ARGS__ ); \

2412 
v¨Name
.
	`ˇ±uªVÆues
–0, 
__VA_ARGS__
 )

	)

2415 
	#INTERNAL_CATCH_INFO
–
ma¸oName
, 
log
 ) \

2416 
C©ch
::
Sc›edMesßge
 
	`INTERNAL_CATCH_UNIQUE_NAME
–
sc›edMesßge
 )–C©ch::
	`MesßgeBuûdî
–
ma¸oName
##
_ˇtch_§
, 
CATCH_INTERNAL_LINEINFO
, C©ch::
Resu…Was
::
Info
 ) << 
log
 );

	)

2419 
	#INTERNAL_CATCH_UNSCOPED_INFO
–
ma¸oName
, 
log
 ) \

2420 
C©ch
::
	`gëResu…C≠tuª
().
	`em∂a˚Unsc›edMesßge
–C©ch::
	`MesßgeBuûdî
–
ma¸oName
##
_ˇtch_§
, 
CATCH_INTERNAL_LINEINFO
, C©ch::
Resu…Was
::
Info
 ) << 
log
 )

	)

2424 
	#INTERNAL_CATCH_THROWS_STR_MATCHES
–
ma¸oName
, 
ªsu…Di•osôi⁄
, 
m©chî
, ... ) \

2426 
C©ch
::
As£πi⁄H™dÀr
 
	`ˇtchAs£πi⁄H™dÀr
–
ma¸oName
##
_ˇtch_§
, 
CATCH_INTERNAL_LINEINFO
, 
	`CATCH_INTERNAL_STRINGIFY
(
__VA_ARGS__
Ë", " CATCH_INTERNAL_STRINGIFY(
m©chî
), 
ªsu…Di•osôi⁄
 ); \

2427 if–
ˇtchAs£πi⁄H™dÀr
.
	`ÆlowThrows
() ) \

2428 
åy
 { \

2429 
°©ic_ˇ°
<>(
__VA_ARGS__
); \

2430 
ˇtchAs£πi⁄H™dÀr
.
	`h™dÀU√x≥˘edEx˚±i⁄NŸThrown
(); \

2432 
	`ˇtch
( ... ) { \

2433 
C©ch
::
	`h™dÀEx˚±i⁄M©chEx¥
–
ˇtchAs£πi⁄H™dÀr
, 
m©chî
, #m©chî##
_ˇtch_§
 ); \

2436 
ˇtchAs£πi⁄H™dÀr
.
	`h™dÀThrowögCÆlSkù≥d
(); \

2437 
	`INTERNAL_CATCH_REACT
–
ˇtchAs£πi⁄H™dÀr
 ) \

2438 }  
Ál£
 )

	)

2449 
	~<c°ddef
>

2451 
«me•a˚
 
	gC©ch
 {

2453 
	sCou¡s
 {

2454 
Cou¡s
 
	g›î©‹
 - ( Cou¡†c⁄°& 
	gŸhî
 ) const;

2455 
	gCou¡s
& 
	g›î©‹
 +–
Cou¡s
 c⁄°& 
Ÿhî
 );

2457 
	g°d
::
size_t
 
tŸÆ
() const;

2458 
boﬁ
 
ÆlPas£d
() const;

2459 
boﬁ
 
ÆlOk
() const;

2461 
	g°d
::
size_t
 
∑s£d
 = 0;

2462 
	g°d
::
size_t
 
Áûed
 = 0;

2463 
	g°d
::
size_t
 
ÁûedButOk
 = 0;

2466 
	sTŸÆs
 {

2468 
TŸÆs
 
	g›î©‹
 - ( TŸÆ†c⁄°& 
	gŸhî
 ) const;

2469 
	gTŸÆs
& 
	g›î©‹
 +–
TŸÆs
 c⁄°& 
Ÿhî
 );

2471 
TŸÆs
 
dñè
–TŸÆ†c⁄°& 
¥evTŸÆs
 ) const;

2473 
	gîr‹
 = 0;

2474 
Cou¡s
 
	gas£πi⁄s
;

2475 
Cou¡s
 
	gã°Ca£s
;

2480 
	~<°rög
>

2482 
«me•a˚
 
	gC©ch
 {

2484 
	sSe˘i⁄Info
 {

2485 
	gSe˘i⁄Info


2486 –
Sour˚LöeInfo
 c⁄°& 
	g_löeInfo
,

2487 
	g°d
::
°rög
 c⁄°& 
_«me
 );

2490 
	gSe˘i⁄Info


2491 –
Sour˚LöeInfo
 c⁄°& 
	g_löeInfo
,

2492 
	g°d
::
°rög
 c⁄°& 
_«me
,

2493 
	g°d
::
°rög
 c⁄°& ) : 
Se˘i⁄Info
–
_löeInfo
, 
_«me
 ) {}

2495 
	g°d
::
°rög
 
«me
;

2496 
	g°d
::
°rög
 
des¸ùti⁄
;

2497 
Sour˚LöeInfo
 
	glöeInfo
;

2500 
	sSe˘i⁄EndInfo
 {

2501 
Se˘i⁄Info
 
	g£˘i⁄Info
;

2502 
Cou¡s
 
	g¥evAs£πi⁄s
;

2503 
	gduøti⁄InSec⁄ds
;

2511 
	~<c°döt
>

2513 
«me•a˚
 
	gC©ch
 {

2515 autÿ
gëCuºítN™o£c⁄dsSö˚Epoch
(Ë-> 
	guöt64_t
;

2516 autÿ
gëE°im©edClockResﬁuti⁄
(Ë-> 
	guöt64_t
;

2518 ˛as†
	cTimî
 {

2519 
uöt64_t
 
	gm_«no£c⁄ds
 = 0;

2520 
	gpublic
:

2521 
°¨t
();

2522 autÿ
gëEœp£dN™o£c⁄ds
(Ëc⁄° -> 
	guöt64_t
;

2523 autÿ
gëEœp£dMi¸o£c⁄ds
(Ëc⁄° -> 
	guöt64_t
;

2524 autÿ
gëEœp£dMûli£c⁄ds
() const -> ;

2525 autÿ
gëEœp£dSec⁄ds
() const -> ;

2531 
	~<°rög
>

2533 
«me•a˚
 
	gC©ch
 {

2535 ˛as†
	cSe˘i⁄
 : 
N⁄C›yabÀ
 {

2536 
public
:

2537 
Se˘i⁄
–
Se˘i⁄Info
 c⁄°& 
öfo
 );

2538 ~
Se˘i⁄
();

2541 
ex∂icô
 
›î©‹
 
boﬁ
() const;

2543 
	g¥iv©e
:

2544 
Se˘i⁄Info
 
m_öfo
;

2546 
	g°d
::
°rög
 
m_«me
;

2547 
Cou¡s
 
	gm_as£πi⁄s
;

2548 
boﬁ
 
	gm_£˘i⁄In˛uded
;

2549 
Timî
 
	gm_timî
;

2554 
	#INTERNAL_CATCH_SECTION
( ... ) \

2555 
CATCH_INTERNAL_SUPPRESS_UNUSED_WARNINGS
 \

2556 if–
C©ch
::
Se˘i⁄
 c⁄°& 
	`INTERNAL_CATCH_UNIQUE_NAME
–
ˇtch_öã∫Æ_Se˘i⁄
 ) = C©ch::
	`Se˘i⁄Info
–
CATCH_INTERNAL_LINEINFO
, 
__VA_ARGS__
 ) ) \

2557 
CATCH_INTERNAL_UNSUPPRESS_UNUSED_WARNINGS


	)

2559 
	#INTERNAL_CATCH_DYNAMIC_SECTION
( ... ) \

2560 
CATCH_INTERNAL_SUPPRESS_UNUSED_WARNINGS
 \

2561 if–
C©ch
::
Se˘i⁄
 c⁄°& 
	`INTERNAL_CATCH_UNIQUE_NAME
–
ˇtch_öã∫Æ_Se˘i⁄
 ) = C©ch::
	`Se˘i⁄Info
–
CATCH_INTERNAL_LINEINFO
, (C©ch::
	`ReußbÀSåögSåóm
(Ë<< 
__VA_ARGS__
).
	`°r
() ) ) \

2562 
CATCH_INTERNAL_UNSUPPRESS_UNUSED_WARNINGS


	)

2567 
	~<c°döt
>

2568 
	~<°rög
>

2570 
«me•a˚
 
	gC©ch
 {

2572 ˛as†
	cBíchm¨kLo›î
 {

2574 
	g°d
::
°rög
 
m_«me
;

2575 
	g°d
::
size_t
 
m_cou¡
 = 0;

2576 
	g°d
::
size_t
 
m_ôî©i⁄sToRun
 = 1;

2577 
uöt64_t
 
	gm_ªsﬁuti⁄
;

2578 
Timî
 
	gm_timî
;

2580 autÿ
gëResﬁuti⁄
(Ë-> 
	guöt64_t
;

2581 
	gpublic
:

2583 
Bíchm¨kLo›î
–
SåögRef
 
«me
 )

2584 : 
m_«me
–
«me
 ),

2585 
m_ªsﬁuti⁄
–
gëResﬁuti⁄
() )

2587 
ªp‹tSèπ
();

2588 
	gm_timî
.
°¨t
();

2591 
ex∂icô
 
›î©‹
 
boﬁ
() {

2592 if–
	gm_cou¡
 < 
	gm_ôî©i⁄sToRun
 )

2593  
	gåue
;

2594  
√edsM‹eIãøti⁄s
();

2597 
ö¸emít
() {

2598 ++
	gm_cou¡
;

2601 
ªp‹tSèπ
();

2602 autÿ
√edsM‹eIãøti⁄s
(Ë-> 
	gboﬁ
;

2607 
	#BENCHMARK
–
«me
 ) \

2608  
C©ch
::
Bíchm¨kLo›î
 
	`lo›î
–
«me
 ); 
lo›î
;Üo›î.
	`ö¸emít
(Ë)

	)

2615 
	~<°rög
>

2616 
	~<mem‹y
>

2618 
«me•a˚
 
	gC©ch
 {

2620 
˛ass
 
	gTe°Ca£
;

2621 
	gITe°Ca£Regi°ry
;

2622 
	gIEx˚±i⁄Tøn¶©‹Regi°ry
;

2623 
	gIEx˚±i⁄Tøn¶©‹
;

2624 
	gIRï‹ãrRegi°ry
;

2625 
	gIRï‹ãrFa˘‹y
;

2626 
	gITagAlüsRegi°ry
;

2627 
˛ass
 
	gSèπupEx˚±i⁄Regi°ry
;

2629 
usög
 
	gIRï‹ãrFa˘‹yPå
 = 
°d
::
sh¨ed_±r
<
IRï‹ãrFa˘‹y
>;

2631 
	sIRegi°ryHub
 {

2632 
	gvútuÆ
 ~
IRegi°ryHub
();

2634 
vútuÆ
 
IRï‹ãrRegi°ry
 c⁄°& 
gëRï‹ãrRegi°ry
() const = 0;

2635 
vútuÆ
 
ITe°Ca£Regi°ry
 c⁄°& 
gëTe°Ca£Regi°ry
() const = 0;

2636 
vútuÆ
 
ITagAlüsRegi°ry
 c⁄°& 
gëTagAlüsRegi°ry
() const = 0;

2638 
vútuÆ
 
IEx˚±i⁄Tøn¶©‹Regi°ry
 c⁄°& 
gëEx˚±i⁄Tøn¶©‹Regi°ry
() const = 0;

2640 
vútuÆ
 
SèπupEx˚±i⁄Regi°ry
 c⁄°& 
gëSèπupEx˚±i⁄Regi°ry
() const = 0;

2643 
	sIMuèbÀRegi°ryHub
 {

2644 
	gvútuÆ
 ~
IMuèbÀRegi°ryHub
();

2645 
vútuÆ
 
ªgi°îRï‹ãr
–
°d
::
°rög
 c⁄°& 
«me
, 
IRï‹ãrFa˘‹yPå
 c⁄°& 
Á˘‹y
 ) = 0;

2646 
vútuÆ
 
ªgi°îLi°íî
–
IRï‹ãrFa˘‹yPå
 c⁄°& 
Á˘‹y
 ) = 0;

2647 
vútuÆ
 
ªgi°îTe°
–
Te°Ca£
 c⁄°& 
ã°Info
 ) = 0;

2648 
vútuÆ
 
ªgi°îTøn¶©‹
–c⁄° 
IEx˚±i⁄Tøn¶©‹
* 
å™¶©‹
 ) = 0;

2649 
vútuÆ
 
ªgi°îTagAlüs
–
°d
::
°rög
 c⁄°& 
Æüs
, std::°rög c⁄°& 
èg
, 
Sour˚LöeInfo
 c⁄°& 
löeInfo
 ) = 0;

2650 
vútuÆ
 
ªgi°îSèπupEx˚±i⁄
(Ë
	gn€x˚±
 = 0;

2653 
IRegi°ryHub
 c⁄°& 
gëRegi°ryHub
();

2654 
	gIMuèbÀRegi°ryHub
& 
gëMuèbÀRegi°ryHub
();

2655 
˛ónUp
();

2656 
	g°d
::
°rög
 
å™¶©eA˘iveEx˚±i⁄
();

2661 #i‡
deföed
(
CATCH_CONFIG_DISABLE
)

2662 
	#INTERNAL_CATCH_TRANSLATE_EXCEPTION_NO_REG
–
å™¶©‹Name
, 
sig«tuª
) \

2663 
°d
::
°rög
 
	`å™¶©‹Name
–
sig«tuª
 )

	)

2666 
	~<ex˚±i⁄
>

2667 
	~<°rög
>

2668 
	~<ve˘‹
>

2670 
«me•a˚
 
	gC©ch
 {

2671 
usög
 
	gex˚±i⁄Tøn¶©eFun˘i⁄
 = 
°d
::
°rög
(*)();

2673 
	gIEx˚±i⁄Tøn¶©‹
;

2674 
usög
 
	gEx˚±i⁄Tøn¶©‹s
 = 
°d
::
ve˘‹
<°d::
unique_±r
<
IEx˚±i⁄Tøn¶©‹
 const>>;

2676 
	sIEx˚±i⁄Tøn¶©‹
 {

2677 
	gvútuÆ
 ~
IEx˚±i⁄Tøn¶©‹
();

2678 
vútuÆ
 
	g°d
::
°rög
 
å™¶©e
–
Ex˚±i⁄Tøn¶©‹s
::
c⁄°_ôî©‹
 
ô
, Ex˚±i⁄Tøn¶©‹s::c⁄°_ôî©‹ 
ôEnd
 ) const = 0;

2681 
	sIEx˚±i⁄Tøn¶©‹Regi°ry
 {

2682 
	gvútuÆ
 ~
IEx˚±i⁄Tøn¶©‹Regi°ry
();

2684 
vútuÆ
 
	g°d
::
°rög
 
å™¶©eA˘iveEx˚±i⁄
() const = 0;

2687 ˛as†
	cEx˚±i⁄Tøn¶©‹Regi°ør
 {

2688 
	gãm∂©e
<
ty≥«me
 
	gT
>

2689 ˛as†
	cEx˚±i⁄Tøn¶©‹
 : 
public
 
IEx˚±i⁄Tøn¶©‹
 {

2690 
public
:

2692 
Ex˚±i⁄Tøn¶©‹
–
°d
::
°rög
(*
å™¶©eFun˘i⁄
)–
T
& ) )

2693 : 
m_å™¶©eFun˘i⁄
–
å™¶©eFun˘i⁄
 )

2696 
°d
::
°rög
 
å™¶©e
–
Ex˚±i⁄Tøn¶©‹s
::
c⁄°_ôî©‹
 
ô
, Ex˚±i⁄Tøn¶©‹s::c⁄°_ôî©‹ 
ôEnd
 ) c⁄° 
ovîride
 {

2697 
åy
 {

2698 if–
ô
 =
ôEnd
 )

2699 
°d
::
ªthrow_ex˚±i⁄
(°d::
cuºít_ex˚±i⁄
());

2701  (*
	gô
)->
å™¶©e
–
ô
+1, 
ôEnd
 );

2703 
ˇtch
–
T
& 
ex
 ) {

2704  
m_å™¶©eFun˘i⁄
–
ex
 );

2708 
	g¥Ÿe˘ed
:

2709 
°d
::
°rög
(*
m_å™¶©eFun˘i⁄
)–
T
& );

2712 
	gpublic
:

2713 
ãm∂©e
<
ty≥«me
 
T
>

2714 
Ex˚±i⁄Tøn¶©‹Regi°ør
–
°d
::
°rög
(*
å™¶©eFun˘i⁄
)–
T
& ) ) {

2715 
gëMuèbÀRegi°ryHub
().
ªgi°îTøn¶©‹


2716 –
√w
 
Ex˚±i⁄Tøn¶©‹
<
T
>–
å™¶©eFun˘i⁄
 ) );

2722 
	#INTERNAL_CATCH_TRANSLATE_EXCEPTION2
–
å™¶©‹Name
, 
sig«tuª
 ) \

2723 
°d
::
°rög
 
	`å™¶©‹Name
–
sig«tuª
 ); \

2724 
CATCH_INTERNAL_SUPPRESS_GLOBALS_WARNINGS
 \

2725 
«me•a˚
{ 
C©ch
::
Ex˚±i⁄Tøn¶©‹Regi°ør
 
	`INTERNAL_CATCH_UNIQUE_NAME
–
ˇtch_öã∫Æ_Ex˚±i⁄Regi°ør
 )–&
å™¶©‹Name
 ); } \

2726 
CATCH_INTERNAL_UNSUPPRESS_GLOBALS_WARNINGS
 \

2727 
°d
::
°rög
 
	`å™¶©‹Name
–
sig«tuª
 )

	)

2729 
	#INTERNAL_CATCH_TRANSLATE_EXCEPTION
–
sig«tuª
 ) 
	`INTERNAL_CATCH_TRANSLATE_EXCEPTION2
–
	`INTERNAL_CATCH_UNIQUE_NAME
–
ˇtch_öã∫Æ_Ex˚±i⁄Tøn¶©‹
 ), sig«tuª )

	)

2734 
	~<ty≥_åaôs
>

2736 
«me•a˚
 
	gC©ch
 {

2737 
«me•a˚
 
	gDëaû
 {

2739 ˛as†
	cAµrox
 {

2740 
	g¥iv©e
:

2741 
boﬁ
 
equÆôyCom∑ris⁄Im∂
(
Ÿhî
) const;

2744 
£tM¨gö
(
m¨gö
);

2747 
£tEpsû⁄
(
ïsû⁄
);

2749 
	gpublic
:

2750 
ex∂icô
 
Aµrox
 ( 
vÆue
 );

2752 
Aµrox
 
cu°om
();

2754 
Aµrox
 
	g›î©‹
-() const;

2756 
	gãm∂©e
 <
ty≥«me
 
	gT
, 
	gty≥«me
 =Åy≥«mê
°d
::
íabÀ_if
<°d::
is_c⁄°ru˘ibÀ
<, T>::
vÆue
>::
ty≥
>

2757 
Aµrox
 
›î©‹
()–
T
 c⁄°& 
vÆue
 ) {

2758 
Aµrox
 
≠¥ox
–
°©ic_ˇ°
<>(
vÆue
) );

2759 
	g≠¥ox
.
	gm_ïsû⁄
 = 
m_ïsû⁄
;

2760 
	g≠¥ox
.
	gm_m¨gö
 = 
m_m¨gö
;

2761 
	g≠¥ox
.
	gm_sˇÀ
 = 
m_sˇÀ
;

2762  
	g≠¥ox
;

2765 
	gãm∂©e
 <
ty≥«me
 
	gT
, 
	gty≥«me
 =Åy≥«mê
°d
::
íabÀ_if
<°d::
is_c⁄°ru˘ibÀ
<, T>::
vÆue
>::
ty≥
>

2766 
ex∂icô
 
Aµrox
–
T
 c⁄°& 
vÆue
 ): Aµrox(
°©ic_ˇ°
<>(value))

2769 
ãm∂©e
 <
ty≥«me
 
T
, 
	gty≥«me
 =Åy≥«mê
°d
::
íabÀ_if
<°d::
is_c⁄°ru˘ibÀ
<, 
	gT
>::
vÆue
>::
ty≥
>

2770 
‰õnd
 
boﬁ
 
›î©‹
 =–c⁄° 
T
& 
lhs
, 
Aµrox
 c⁄°& 
	grhs
 ) {

2771 autÿ
	glhs_v
 = 
°©ic_ˇ°
<>(
lhs
);

2772  
	grhs
.
equÆôyCom∑ris⁄Im∂
(
lhs_v
);

2775 
	gãm∂©e
 <
ty≥«me
 
	gT
, 
	gty≥«me
 =Åy≥«mê
°d
::
íabÀ_if
<°d::
is_c⁄°ru˘ibÀ
<, T>::
vÆue
>::
ty≥
>

2776 
‰õnd
 
boﬁ
 
›î©‹
 =–
Aµrox
 c⁄°& 
lhs
, c⁄° 
	gT
& 
	grhs
 ) {

2777  
	g›î©‹
==–
rhs
, 
	glhs
 );

2780 
	gãm∂©e
 <
ty≥«me
 
	gT
, 
	gty≥«me
 =Åy≥«mê
°d
::
íabÀ_if
<°d::
is_c⁄°ru˘ibÀ
<, T>::
vÆue
>::
ty≥
>

2781 
‰õnd
 
boﬁ
 
›î©‹
 !–
T
 c⁄°& 
lhs
, 
Aµrox
 c⁄°& 
	grhs
 ) {

2782  !
	g›î©‹
==–
lhs
, 
	grhs
 );

2785 
	gãm∂©e
 <
ty≥«me
 
	gT
, 
	gty≥«me
 =Åy≥«mê
°d
::
íabÀ_if
<°d::
is_c⁄°ru˘ibÀ
<, T>::
vÆue
>::
ty≥
>

2786 
‰õnd
 
boﬁ
 
›î©‹
 !–
Aµrox
 c⁄°& 
lhs
, 
T
 c⁄°& 
	grhs
 ) {

2787  !
	g›î©‹
==–
rhs
, 
	glhs
 );

2790 
	gãm∂©e
 <
ty≥«me
 
	gT
, 
	gty≥«me
 =Åy≥«mê
°d
::
íabÀ_if
<°d::
is_c⁄°ru˘ibÀ
<, T>::
vÆue
>::
ty≥
>

2791 
‰õnd
 
boﬁ
 
›î©‹
 <–
T
 c⁄°& 
lhs
, 
Aµrox
 c⁄°& 
	grhs
 ) {

2792  
	g°©ic_ˇ°
<>(
	glhs
Ë< 
	grhs
.
	gm_vÆue
 ||Üh†=
rhs
;

2795 
	gãm∂©e
 <
ty≥«me
 
	gT
, 
	gty≥«me
 =Åy≥«mê
°d
::
íabÀ_if
<°d::
is_c⁄°ru˘ibÀ
<, T>::
vÆue
>::
ty≥
>

2796 
‰õnd
 
boﬁ
 
›î©‹
 <–
Aµrox
 c⁄°& 
lhs
, 
T
 c⁄°& 
	grhs
 ) {

2797  
	glhs
.
	gm_vÆue
 < 
	g°©ic_ˇ°
<>(
	grhs
Ë||Üh†=
rhs
;

2800 
	gãm∂©e
 <
ty≥«me
 
	gT
, 
	gty≥«me
 =Åy≥«mê
°d
::
íabÀ_if
<°d::
is_c⁄°ru˘ibÀ
<, T>::
vÆue
>::
ty≥
>

2801 
‰õnd
 
boﬁ
 
›î©‹
 >–
T
 c⁄°& 
lhs
, 
Aµrox
 c⁄°& 
	grhs
 ) {

2802  
	g°©ic_ˇ°
<>(
	glhs
Ë> 
	grhs
.
	gm_vÆue
 ||Üh†=
rhs
;

2805 
	gãm∂©e
 <
ty≥«me
 
	gT
, 
	gty≥«me
 =Åy≥«mê
°d
::
íabÀ_if
<°d::
is_c⁄°ru˘ibÀ
<, T>::
vÆue
>::
ty≥
>

2806 
‰õnd
 
boﬁ
 
›î©‹
 >–
Aµrox
 c⁄°& 
lhs
, 
T
 c⁄°& 
	grhs
 ) {

2807  
	glhs
.
	gm_vÆue
 > 
	g°©ic_ˇ°
<>(
	grhs
Ë||Üh†=
rhs
;

2810 
	gãm∂©e
 <
ty≥«me
 
	gT
, 
	gty≥«me
 =Åy≥«mê
°d
::
íabÀ_if
<°d::
is_c⁄°ru˘ibÀ
<, T>::
vÆue
>::
ty≥
>

2811 
Aµrox
& 
ïsû⁄
–
T
 c⁄°& 
√wEpsû⁄
 ) {

2812 
ïsû⁄AsDoubÀ
 = 
°©ic_ˇ°
<>(
√wEpsû⁄
);

2813 
£tEpsû⁄
(
ïsû⁄AsDoubÀ
);

2814  *
	gthis
;

2817 
	gãm∂©e
 <
ty≥«me
 
	gT
, 
	gty≥«me
 =Åy≥«mê
°d
::
íabÀ_if
<°d::
is_c⁄°ru˘ibÀ
<, T>::
vÆue
>::
ty≥
>

2818 
Aµrox
& 
m¨gö
–
T
 c⁄°& 
√wM¨gö
 ) {

2819 
m¨göAsDoubÀ
 = 
°©ic_ˇ°
<>(
√wM¨gö
);

2820 
£tM¨gö
(
m¨göAsDoubÀ
);

2821  *
	gthis
;

2824 
	gãm∂©e
 <
ty≥«me
 
	gT
, 
	gty≥«me
 =Åy≥«mê
°d
::
íabÀ_if
<°d::
is_c⁄°ru˘ibÀ
<, T>::
vÆue
>::
ty≥
>

2825 
Aµrox
& 
sˇÀ
–
T
 c⁄°& 
√wSˇÀ
 ) {

2826 
m_sˇÀ
 = 
°©ic_ˇ°
<>(
√wSˇÀ
);

2827  *
	gthis
;

2830 
	g°d
::
°rög
 
toSåög
() const;

2832 
	g¥iv©e
:

2833 
m_ïsû⁄
;

2834 
	gm_m¨gö
;

2835 
	gm_sˇÀ
;

2836 
	gm_vÆue
;

2840 
«me•a˚
 
	glôîÆs
 {

2841 
	gDëaû
::
Aµrox
 
›î©‹
 "" 
_a
(
vÆ
);

2842 
	gDëaû
::
Aµrox
 
›î©‹
 "" 
_a
(
vÆ
);

2845 
	gãm∂©e
<>

2846 
	gSåögMakî
<
	gC©ch
::
Dëaû
::
Aµrox
> {

2847 
°d
::
°rög
 
c⁄vît
(
C©ch
::
Dëaû
::
Aµrox
 c⁄°& 
vÆue
);

2855 
	~<°rög
>

2856 
	~<iosfwd
>

2858 
«me•a˚
 
	gC©ch
 {

2860 
boﬁ
 
°¨tsWôh
–
°d
::
°rög
 c⁄°& 
s
, std::°rög c⁄°& 
¥efix
 );

2861 
boﬁ
 
°¨tsWôh
–
°d
::
°rög
 c⁄°& 
s
, 
¥efix
 );

2862 
boﬁ
 
ídsWôh
–
°d
::
°rög
 c⁄°& 
s
, std::°rög c⁄°& 
suffix
 );

2863 
boﬁ
 
ídsWôh
–
°d
::
°rög
 c⁄°& 
s
, 
suffix
 );

2864 
boﬁ
 
c⁄èös
–
°d
::
°rög
 c⁄°& 
s
, std::°rög c⁄°& 
öfix
 );

2865 
toLowîInPœ˚
–
°d
::
°rög
& 
s
 );

2866 
	g°d
::
°rög
 
toLowî
–
°d
::°rög c⁄°& 
s
 );

2867 
	g°d
::
°rög
 
åim
–
°d
::°rög c⁄°& 
°r
 );

2868 
boﬁ
 
ª∂a˚InPœ˚
–
°d
::
°rög
& 
°r
, std::°rög c⁄°& 
ª∂a˚This
, std::°rög c⁄°& 
wôhThis
 );

2870 
	s∂uøli£
 {

2871 
∂uøli£
–
°d
::
size_t
 
cou¡
, std::
°rög
 c⁄°& 
œbñ
 );

2873 
‰õnd
 
	g°d
::
o°ªam
& 
›î©‹
 << ( 
°d
::o°ªam& 
os
, 
∂uøli£
 c⁄°& 
	g∂uøli£r
 );

2875 
	g°d
::
size_t
 
m_cou¡
;

2876 
	g°d
::
°rög
 
m_œbñ
;

2881 #i‚de‡
CATCH_CONFIG_DISABLE_MATCHERS


2886 
	~<°rög
>

2887 
	~<ve˘‹
>

2889 
«me•a˚
 
	gC©ch
 {

2890 
«me•a˚
 
	gM©chîs
 {

2891 
«me•a˚
 
	gIm∂
 {

2893 
	gãm∂©e
<
ty≥«me
 
	gArgT
> 
	gM©chAŒOf
;

2894 
	gãm∂©e
<
ty≥«me
 
	gArgT
> 
	gM©chAnyOf
;

2895 
	gãm∂©e
<
ty≥«me
 
	gArgT
> 
	gM©chNŸOf
;

2897 ˛as†
	cM©chîU¡y≥dBa£
 {

2898 
	gpublic
:

2899 
M©chîU¡y≥dBa£
() = ;

2900 
M©chîU¡y≥dBa£
 ( MatcherUntypedBase const& ) = ;

2901 
	gM©chîU¡y≥dBa£
& 
	g›î©‹
 = ( 
M©chîU¡y≥dBa£
 c⁄°& ) = 
dñëe
;

2902 
	g°d
::
°rög
 
toSåög
() const;

2904 
	g¥Ÿe˘ed
:

2905 
vútuÆ
 ~
M©chîU¡y≥dBa£
();

2906 
vútuÆ
 
	g°d
::
°rög
 
des¸ibe
() const = 0;

2907 
muèbÀ
 
	g°d
::
°rög
 
m_ˇchedToSåög
;

2910 #ifde‡
__˛™g__


2911 #¥agm®
˛™g
 
dügno°ic
 
push


2912 #¥agm®
˛™g
 
dügno°ic
 
ign‹ed
 "-Wnon-virtual-dtor"

2915 
	gãm∂©e
<
ty≥«me
 
	gObje˘T
>

2916 
	sM©chîMëhod
 {

2917 
vútuÆ
 
boﬁ
 
m©ch
–
Obje˘T
 c⁄°& 
¨g
 ) const = 0;

2920 #ifde‡
__˛™g__


2921 #¥agm®
˛™g
 
dügno°ic
 
p›


2924 
	gãm∂©e
<
ty≥«me
 
	gT
>

2925 
	gM©chîBa£
 : 
M©chîU¡y≥dBa£
, 
	gM©chîMëhod
<
	gT
> {

2927 
	gM©chAŒOf
<
	gT
> 
	g›î©‹
 && ( 
M©chîBa£
 c⁄°& 
	gŸhî
 ) const;

2928 
	gM©chAnyOf
<
	gT
> 
	g›î©‹
 || ( 
M©chîBa£
 c⁄°& 
	gŸhî
 ) const;

2929 
	gM©chNŸOf
<
	gT
> 
	g›î©‹
 ! () const;

2932 
	gãm∂©e
<
ty≥«me
 
	gArgT
>

2933 
	gM©chAŒOf
 : 
M©chîBa£
<
ArgT
> {

2934 
boﬁ
 
m©ch
–
ArgT
 c⁄°& 
¨g
 ) c⁄° 
ovîride
 {

2935 áutÿ
m©chî
 : 
m_m©chîs
 ) {

2936 i‡(!
m©chî
->
m©ch
(
¨g
))

2937  
Ál£
;

2939  
	gåue
;

2941 
	g°d
::
°rög
 
des¸ibe
(Ëc⁄° 
ovîride
 {

2942 
°d
::
°rög
 
des¸ùti⁄
;

2943 
	gdes¸ùti⁄
.
ª£rve
–4 + 
m_m©chîs
.
size
()*32 );

2944 
	gdes¸ùti⁄
 += "( ";

2945 
boﬁ
 
	gfú°
 = 
åue
;

2946 áutÿ
	gm©chî
 : 
m_m©chîs
 ) {

2947 if–
fú°
 )

2948 
fú°
 = 
Ál£
;

2950 
	gdes¸ùti⁄
 += "ánd ";

2951 
	gdes¸ùti⁄
 +
m©chî
->
toSåög
();

2953 
	gdes¸ùti⁄
 += " )";

2954  
	gdes¸ùti⁄
;

2957 
	gM©chAŒOf
<
	gArgT
>& 
	g›î©‹
 && ( 
	gM©chîBa£
<ArgT> c⁄°& 
	gŸhî
 ) {

2958 
	gm_m©chîs
.
push_back
–&
Ÿhî
 );

2959  *
	gthis
;

2962 
	g°d
::
ve˘‹
<
M©chîBa£
<
ArgT
> c⁄°*> 
m_m©chîs
;

2964 
	gãm∂©e
<
ty≥«me
 
	gArgT
>

2965 
	gM©chAnyOf
 : 
M©chîBa£
<
ArgT
> {

2967 
boﬁ
 
m©ch
–
ArgT
 c⁄°& 
¨g
 ) c⁄° 
ovîride
 {

2968 áutÿ
m©chî
 : 
m_m©chîs
 ) {

2969 i‡(
m©chî
->
m©ch
(
¨g
))

2970  
åue
;

2972  
	gÁl£
;

2974 
	g°d
::
°rög
 
des¸ibe
(Ëc⁄° 
ovîride
 {

2975 
°d
::
°rög
 
des¸ùti⁄
;

2976 
	gdes¸ùti⁄
.
ª£rve
–4 + 
m_m©chîs
.
size
()*32 );

2977 
	gdes¸ùti⁄
 += "( ";

2978 
boﬁ
 
	gfú°
 = 
åue
;

2979 áutÿ
	gm©chî
 : 
m_m©chîs
 ) {

2980 if–
fú°
 )

2981 
fú°
 = 
Ál£
;

2983 
	gdes¸ùti⁄
 += " or ";

2984 
	gdes¸ùti⁄
 +
m©chî
->
toSåög
();

2986 
	gdes¸ùti⁄
 += " )";

2987  
	gdes¸ùti⁄
;

2990 
	gM©chAnyOf
<
	gArgT
>& 
	g›î©‹
 || ( 
	gM©chîBa£
<ArgT> c⁄°& 
	gŸhî
 ) {

2991 
	gm_m©chîs
.
push_back
–&
Ÿhî
 );

2992  *
	gthis
;

2995 
	g°d
::
ve˘‹
<
M©chîBa£
<
ArgT
> c⁄°*> 
m_m©chîs
;

2998 
	gãm∂©e
<
ty≥«me
 
	gArgT
>

2999 
	gM©chNŸOf
 : 
M©chîBa£
<
ArgT
> {

3001 
M©chNŸOf
–
M©chîBa£
<
ArgT
> c⁄°& 
undîlyögM©chî
 ) : 
m_undîlyögM©chî
( underlyingMatcher ) {}

3003 
boﬁ
 
m©ch
–
ArgT
 c⁄°& 
¨g
 ) c⁄° 
ovîride
 {

3004  !
m_undîlyögM©chî
.
m©ch
–
¨g
 );

3007 
	g°d
::
°rög
 
des¸ibe
(Ëc⁄° 
ovîride
 {

3008  "nŸ " + 
m_undîlyögM©chî
.
toSåög
();

3010 
	gM©chîBa£
<
	gArgT
> c⁄°& 
	gm_undîlyögM©chî
;

3013 
	gãm∂©e
<
ty≥«me
 
	gT
>

3014 
	gM©chAŒOf
<
	gT
> 
	gM©chîBa£
<T>::
›î©‹
 && ( 
M©chîBa£
 c⁄°& 
Ÿhî
 ) const {

3015  
M©chAŒOf
<
T
>(Ë&& *
this
 && 
Ÿhî
;

3017 
	gãm∂©e
<
ty≥«me
 
	gT
>

3018 
	gM©chAnyOf
<
	gT
> 
	gM©chîBa£
<T>::
›î©‹
 || ( 
M©chîBa£
 c⁄°& 
Ÿhî
 ) const {

3019  
M©chAnyOf
<
T
>(Ë|| *
this
 || 
Ÿhî
;

3021 
	gãm∂©e
<
ty≥«me
 
	gT
>

3022 
	gM©chNŸOf
<
	gT
> 
	gM©chîBa£
<T>::
›î©‹
 ! () const {

3023  
M©chNŸOf
<
T
>–*
this
 );

3030 
usög
 
«me•a˚
 
	gM©chîs
;

3031 
usög
 
	gM©chîs
::
Im∂
::
M©chîBa£
;

3038 
	~<ty≥_åaôs
>

3039 
	~<cm©h
>

3041 
«me•a˚
 
	gC©ch
 {

3042 
«me•a˚
 
	gM©chîs
 {

3044 
«me•a˚
 
	gFlﬂtög
 {

3046 
˛ass
 
	gFlﬂtögPoötKöd
 : 
uöt8_t
;

3048 
	gWôhöAbsM©chî
 : 
M©chîBa£
<> {

3049 
WôhöAbsM©chî
(
èrgë
, 
m¨gö
);

3050 
boﬁ
 
m©ch
(c⁄°& 
m©chì
Ëc⁄° 
	govîride
;

3051 
	g°d
::
°rög
 
des¸ibe
(Ëc⁄° 
ovîride
;

3052 
	g¥iv©e
:

3053 
m_èrgë
;

3054 
	gm_m¨gö
;

3057 
	gWôhöUÕsM©chî
 : 
M©chîBa£
<> {

3058 
WôhöUÕsM©chî
(
èrgë
, 
uÕs
, 
FlﬂtögPoötKöd
 
ba£Ty≥
);

3059 
boﬁ
 
m©ch
(c⁄°& 
m©chì
Ëc⁄° 
	govîride
;

3060 
	g°d
::
°rög
 
des¸ibe
(Ëc⁄° 
ovîride
;

3061 
	g¥iv©e
:

3062 
m_èrgë
;

3063 
	gm_uÕs
;

3064 
FlﬂtögPoötKöd
 
	gm_ty≥
;

3071 
	gFlﬂtög
::
WôhöUÕsM©chî
 
WôhöULP
(
èrgë
, 
maxUÕDiff
);

3072 
	gFlﬂtög
::
WôhöUÕsM©chî
 
WôhöULP
(
èrgë
, 
maxUÕDiff
);

3073 
	gFlﬂtög
::
WôhöAbsM©chî
 
WôhöAbs
(
èrgë
, 
m¨gö
);

3081 
	~<fun˘i⁄Æ
>

3082 
	~<°rög
>

3084 
«me•a˚
 
	gC©ch
 {

3085 
«me•a˚
 
	gM©chîs
 {

3086 
«me•a˚
 
	gGíîic
 {

3088 
«me•a˚
 
	gDëaû
 {

3089 
	g°d
::
°rög
 
föÆizeDes¸ùti⁄
(c⁄° 
°d
::°rög& 
desc
);

3092 
	gãm∂©e
 <
ty≥«me
 
	gT
>

3093 
˛ass
 
	gPªdiˇãM©chî
 : 
public
 
M©chîBa£
<
T
> {

3094 
°d
::
fun˘i⁄
<
boﬁ
(
T
 c⁄°&)> 
m_¥ediˇã
;

3095 
	g°d
::
°rög
 
m_des¸ùti⁄
;

3096 
	gpublic
:

3098 
PªdiˇãM©chî
(
°d
::
fun˘i⁄
<
boﬁ
(
T
 c⁄°&)> c⁄°& 
ñem
, std::
°rög
 c⁄°& 
des¸
)

3099 :
m_¥ediˇã
(
°d
::
move
(
ñem
)),

3100 
m_des¸ùti⁄
(
Dëaû
::
föÆizeDes¸ùti⁄
(
des¸
))

3103 
boﬁ
 
m©ch
–
T
 c⁄°& 
ôem
 ) c⁄° 
ovîride
 {

3104  
m_¥ediˇã
(
ôem
);

3107 
	g°d
::
°rög
 
des¸ibe
(Ëc⁄° 
ovîride
 {

3108  
m_des¸ùti⁄
;

3118 
	gãm∂©e
<
ty≥«me
 
	gT
>

3119 
	gGíîic
::
PªdiˇãM©chî
<
T
> 
Pªdiˇã
(
°d
::
fun˘i⁄
<
boﬁ
(T c⁄°&)> c⁄°& 
¥ediˇã
, std::
°rög
 c⁄°& 
des¸ùti⁄
 = "") {

3120  
Gíîic
::
PªdiˇãM©chî
<
T
>(
¥ediˇã
, 
des¸ùti⁄
);

3129 
	~<°rög
>

3131 
«me•a˚
 
	gC©ch
 {

3132 
«me•a˚
 
	gM©chîs
 {

3134 
«me•a˚
 
	gStdSåög
 {

3136 
	sCa£dSåög


3138 
Ca£dSåög
–
°d
::
°rög
 c⁄°& 
°r
, 
Ca£Sísôive
::
Choi˚
 
ˇ£Sísôivôy
 );

3139 
	g°d
::
°rög
 
adju°Såög
–
°d
::°rög c⁄°& 
°r
 ) const;

3140 
	g°d
::
°rög
 
ˇ£SísôivôySuffix
() const;

3142 
	gCa£Sísôive
::
Choi˚
 
m_ˇ£Sísôivôy
;

3143 
	g°d
::
°rög
 
m_°r
;

3146 
	gSåögM©chîBa£
 : 
M©chîBa£
<
°d
::
°rög
> {

3147 
SåögM©chîBa£
–
°d
::
°rög
 c⁄°& 
›î©i⁄
, 
Ca£dSåög
 c⁄°& 
com∑øt‹
 );

3148 
	g°d
::
°rög
 
des¸ibe
(Ëc⁄° 
ovîride
;

3150 
Ca£dSåög
 
	gm_com∑øt‹
;

3151 
	g°d
::
°rög
 
m_›î©i⁄
;

3154 
	gEquÆsM©chî
 : 
SåögM©chîBa£
 {

3155 
EquÆsM©chî
–
Ca£dSåög
 c⁄°& 
com∑øt‹
 );

3156 
boﬁ
 
m©ch
–
°d
::
°rög
 c⁄°& 
sour˚
 ) c⁄° 
ovîride
;

3158 
	gC⁄èösM©chî
 : 
SåögM©chîBa£
 {

3159 
C⁄èösM©chî
–
Ca£dSåög
 c⁄°& 
com∑øt‹
 );

3160 
boﬁ
 
m©ch
–
°d
::
°rög
 c⁄°& 
sour˚
 ) c⁄° 
ovîride
;

3162 
	gSèπsWôhM©chî
 : 
SåögM©chîBa£
 {

3163 
SèπsWôhM©chî
–
Ca£dSåög
 c⁄°& 
com∑øt‹
 );

3164 
boﬁ
 
m©ch
–
°d
::
°rög
 c⁄°& 
sour˚
 ) c⁄° 
ovîride
;

3166 
	gEndsWôhM©chî
 : 
SåögM©chîBa£
 {

3167 
EndsWôhM©chî
–
Ca£dSåög
 c⁄°& 
com∑øt‹
 );

3168 
boﬁ
 
m©ch
–
°d
::
°rög
 c⁄°& 
sour˚
 ) c⁄° 
ovîride
;

3171 
	gRegexM©chî
 : 
M©chîBa£
<
°d
::
°rög
> {

3172 
RegexM©chî
–
°d
::
°rög
 
ªgex
, 
Ca£Sísôive
::
Choi˚
 
ˇ£Sísôivôy
 );

3173 
boﬁ
 
m©ch
–
°d
::
°rög
 c⁄°& 
m©chì
 ) c⁄° 
ovîride
;

3174 
	g°d
::
°rög
 
des¸ibe
(Ëc⁄° 
ovîride
;

3176 
	g¥iv©e
:

3177 
°d
::
°rög
 
m_ªgex
;

3178 
	gCa£Sísôive
::
Choi˚
 
m_ˇ£Sísôivôy
;

3186 
	gStdSåög
::
EquÆsM©chî
 
EquÆs
–
°d
::
°rög
 c⁄°& 
°r
, 
Ca£Sísôive
::
Choi˚
 
ˇ£Sísôivôy
 = Ca£Sísôive::
Yes
 );

3187 
	gStdSåög
::
C⁄èösM©chî
 
C⁄èös
–
°d
::
°rög
 c⁄°& 
°r
, 
Ca£Sísôive
::
Choi˚
 
ˇ£Sísôivôy
 = Ca£Sísôive::
Yes
 );

3188 
	gStdSåög
::
EndsWôhM©chî
 
EndsWôh
–
°d
::
°rög
 c⁄°& 
°r
, 
Ca£Sísôive
::
Choi˚
 
ˇ£Sísôivôy
 = Ca£Sísôive::
Yes
 );

3189 
	gStdSåög
::
SèπsWôhM©chî
 
SèπsWôh
–
°d
::
°rög
 c⁄°& 
°r
, 
Ca£Sísôive
::
Choi˚
 
ˇ£Sísôivôy
 = Ca£Sísôive::
Yes
 );

3190 
	gStdSåög
::
RegexM©chî
 
M©ches
–
°d
::
°rög
 c⁄°& 
ªgex
, 
Ca£Sísôive
::
Choi˚
 
ˇ£Sísôivôy
 = Ca£Sísôive::
Yes
 );

3198 
	~<Æg‹ôhm
>

3200 
«me•a˚
 
	gC©ch
 {

3201 
«me•a˚
 
	gM©chîs
 {

3203 
«me•a˚
 
	gVe˘‹
 {

3204 
«me•a˚
 
	gDëaû
 {

3205 
	gãm∂©e
 <
ty≥«me
 
	gI≈utIãøt‹
,Åy≥«mê
	gT
>

3206 
size_t
 
cou¡
(
I≈utIãøt‹
 
fú°
, I≈utIãøt‹ 
œ°
, 
T
 c⁄°& 
ôem
) {

3207 
size_t
 
	g˙t
 = 0;

3208 ; 
	gfú°
 !
œ°
; ++first) {

3209 i‡(*
	gfú°
 =
ôem
) {

3210 ++
˙t
;

3213  
	g˙t
;

3215 
	gãm∂©e
 <
ty≥«me
 
	gI≈utIãøt‹
,Åy≥«mê
	gT
>

3216 
boﬁ
 
c⁄èös
(
I≈utIãøt‹
 
fú°
, I≈utIãøt‹ 
œ°
, 
T
 c⁄°& 
ôem
) {

3217 ; 
	gfú°
 !
œ°
; ++first) {

3218 i‡(*
	gfú°
 =
ôem
) {

3219  
åue
;

3222  
	gÁl£
;

3226 
	gãm∂©e
<
ty≥«me
 
	gT
>

3227 
	gC⁄èösEÀmítM©chî
 : 
M©chîBa£
<
°d
::
ve˘‹
<
T
>> {

3229 
C⁄èösEÀmítM©chî
(
T
 c⁄° &
com∑øt‹
Ë: 
m_com∑øt‹
( comparator) {}

3231 
boﬁ
 
m©ch
(
°d
::
ve˘‹
<
T
> c⁄° &
v
Ëc⁄° 
ovîride
 {

3232 autÿc⁄°& 
ñ
 : 
v
) {

3233 i‡(
ñ
 =
m_com∑øt‹
) {

3234  
åue
;

3237  
	gÁl£
;

3240 
	g°d
::
°rög
 
des¸ibe
(Ëc⁄° 
ovîride
 {

3241  "C⁄èös: " + ::
C©ch
::
Dëaû
::
°rögify
–
m_com∑øt‹
 );

3244 
T
 c⁄°& 
	gm_com∑øt‹
;

3247 
	gãm∂©e
<
ty≥«me
 
	gT
>

3248 
	gC⁄èösM©chî
 : 
M©chîBa£
<
°d
::
ve˘‹
<
T
>> {

3250 
C⁄èösM©chî
(
°d
::
ve˘‹
<
T
> c⁄° &
com∑øt‹
Ë: 
m_com∑øt‹
( comparator ) {}

3252 
boﬁ
 
m©ch
(
°d
::
ve˘‹
<
T
> c⁄° &
v
Ëc⁄° 
ovîride
 {

3254 i‡(
m_com∑øt‹
.
size
(Ë> 
v
.size())

3255  
Ál£
;

3256 autÿc⁄°& 
	gcom∑øt‹
 : 
m_com∑øt‹
) {

3257 autÿ
¥e£¡
 = 
Ál£
;

3258 c⁄°áuto& 
	gñ
 : 
v
) {

3259 i‡(
ñ
 =
com∑øt‹
) {

3260 
¥e£¡
 = 
åue
;

3264 i‡(!
	g¥e£¡
) {

3265  
	gÁl£
;

3268  
	gåue
;

3270 
	g°d
::
°rög
 
des¸ibe
(Ëc⁄° 
ovîride
 {

3271  "C⁄èös: " + ::
C©ch
::
Dëaû
::
°rögify
–
m_com∑øt‹
 );

3274 
	g°d
::
ve˘‹
<
T
> c⁄°& 
m_com∑øt‹
;

3277 
	gãm∂©e
<
ty≥«me
 
	gT
>

3278 
	gEquÆsM©chî
 : 
M©chîBa£
<
°d
::
ve˘‹
<
T
>> {

3280 
EquÆsM©chî
(
°d
::
ve˘‹
<
T
> c⁄° &
com∑øt‹
Ë: 
m_com∑øt‹
( comparator ) {}

3282 
boﬁ
 
m©ch
(
°d
::
ve˘‹
<
T
> c⁄° &
v
Ëc⁄° 
ovîride
 {

3287 i‡(
m_com∑øt‹
.
size
(Ë!
v
.size())

3288  
Ál£
;

3289 
	g°d
::
size_t
 
i
 = 0; 
	gi
 < 
	gv
.
size
(); ++i)

3290 i‡(
	gm_com∑øt‹
[
i
] !
v
[i])

3291  
Ál£
;

3292  
	gåue
;

3294 
	g°d
::
°rög
 
des¸ibe
(Ëc⁄° 
ovîride
 {

3295  "EquÆs: " + ::
C©ch
::
Dëaû
::
°rögify
–
m_com∑øt‹
 );

3297 
	g°d
::
ve˘‹
<
T
> c⁄°& 
m_com∑øt‹
;

3300 
	gãm∂©e
<
ty≥«me
 
	gT
>

3301 
	gUn‹dîedEquÆsM©chî
 : 
M©chîBa£
<
°d
::
ve˘‹
<
T
>> {

3302 
Un‹dîedEquÆsM©chî
(
°d
::
ve˘‹
<
T
> c⁄°& 
èrgë
Ë: 
m_èrgë
(target) {}

3303 
boﬁ
 
m©ch
(
°d
::
ve˘‹
<
T
> c⁄°& 
vec
Ëc⁄° 
ovîride
 {

3306 i‡(
m_èrgë
.
size
(Ë!
vec
.size()) {

3307  
Ál£
;

3309 autÿ
	glfú°
 = 
m_èrgë
.
begö
(), 
	gŒa°
 = m_èrgë.
íd
();

3310 autÿ
	grfú°
 = 
vec
.
begö
(), 
	gæa°
 = vec.
íd
();

3312 
	glfú°
 !
Œa°
 && *
lfú°
 =*
rfú°
) {

3313 ++
lfú°
; ++
	grfú°
;

3315 i‡(
	glfú°
 =
Œa°
) {

3316  
åue
;

3319 autÿ
	gmid
 = 
lfú°
; mid !
Œa°
; ++mid) {

3321 i‡(
	gDëaû
::
c⁄èös
(
lfú°
, 
mid
, *mid)) {

3324 
size_t
 
	gnum_vec
 = 
Dëaû
::
cou¡
(
rfú°
, 
æa°
, *
mid
);

3325 i‡(
	gnum_vec
 =0 || 
Dëaû
::
cou¡
(
lfú°
, 
Œa°
, *
mid
Ë!
num_vec
) {

3326  
Ál£
;

3330  
	gåue
;

3333 
	g°d
::
°rög
 
des¸ibe
(Ëc⁄° 
ovîride
 {

3334  "Un‹dîedEquÆs: " + ::
C©ch
::
Dëaû
::
°rögify
(
m_èrgë
);

3336 
	g¥iv©e
:

3337 
°d
::
ve˘‹
<
T
> c⁄°& 
m_èrgë
;

3345 
	gãm∂©e
<
ty≥«me
 
	gT
>

3346 
	gVe˘‹
::
C⁄èösM©chî
<
T
> 
C⁄èös
–
°d
::
ve˘‹
<T> c⁄°& 
com∑øt‹
 ) {

3347  
Ve˘‹
::
C⁄èösM©chî
<
T
>–
com∑øt‹
 );

3350 
	gãm∂©e
<
ty≥«me
 
	gT
>

3351 
	gVe˘‹
::
C⁄èösEÀmítM©chî
<
T
> 
Ve˘‹C⁄èös
–T c⁄°& 
com∑øt‹
 ) {

3352  
Ve˘‹
::
C⁄èösEÀmítM©chî
<
T
>–
com∑øt‹
 );

3355 
	gãm∂©e
<
ty≥«me
 
	gT
>

3356 
	gVe˘‹
::
EquÆsM©chî
<
T
> 
EquÆs
–
°d
::
ve˘‹
<T> c⁄°& 
com∑øt‹
 ) {

3357  
Ve˘‹
::
EquÆsM©chî
<
T
>–
com∑øt‹
 );

3360 
	gãm∂©e
<
ty≥«me
 
	gT
>

3361 
	gVe˘‹
::
Un‹dîedEquÆsM©chî
<
T
> 
Un‹dîedEquÆs
(
°d
::
ve˘‹
<T> c⁄°& 
èrgë
) {

3362  
Ve˘‹
::
Un‹dîedEquÆsM©chî
<
T
>(
èrgë
);

3369 
«me•a˚
 
	gC©ch
 {

3371 
	gãm∂©e
<
ty≥«me
 
	gArgT
,Åy≥«mê
	gM©chîT
>

3372 ˛as†
	cM©chEx¥
 : 
public
 
ITønsõ¡Ex¥essi⁄
 {

3373 
ArgT
 c⁄°& 
m_¨g
;

3374 
M©chîT
 
	gm_m©chî
;

3375 
SåögRef
 
	gm_m©chîSåög
;

3376 
	gpublic
:

3377 
M©chEx¥
–
ArgT
 c⁄°& 
¨g
, 
M©chîT
 c⁄°& 
m©chî
, 
SåögRef
 c⁄°& 
m©chîSåög
 )

3378 : 
ITønsõ¡Ex¥essi⁄
{ 
åue
, 
	gm©chî
.
m©ch
–
¨g
 ) },

3379 
m_¨g
–
¨g
 ),

3380 
m_m©chî
–
m©chî
 ),

3381 
m_m©chîSåög
–
m©chîSåög
 )

3384 
°ªamRec⁄°ru˘edEx¥essi⁄
–
°d
::
o°ªam
 &
os
 ) c⁄° 
ovîride
 {

3385 autÿ
m©chîAsSåög
 = 
m_m©chî
.
toSåög
();

3386 
	gos
 << 
	gC©ch
::
Dëaû
::
°rögify
–
m_¨g
 ) << ' ';

3387 if–
	gm©chîAsSåög
 =
Dëaû
::
u≈röèbÀSåög
 )

3388 
os
 << 
m_m©chîSåög
;

3390 
	gos
 << 
	gm©chîAsSåög
;

3394 
usög
 
	gSåögM©chî
 = 
M©chîs
::
Im∂
::
M©chîBa£
<
°d
::
°rög
>;

3396 
h™dÀEx˚±i⁄M©chEx¥
–
As£πi⁄H™dÀr
& 
h™dÀr
, 
SåögM©chî
 c⁄°& 
m©chî
, 
SåögRef
 c⁄°& 
m©chîSåög
 );

3398 
	gãm∂©e
<
ty≥«me
 
	gArgT
,Åy≥«mê
	gM©chîT
>

3399 autÿ
makeM©chEx¥
–
ArgT
 c⁄°& 
¨g
, 
M©chîT
 c⁄°& 
m©chî
, 
SåögRef
 c⁄°& 
m©chîSåög
 ) -> 
	gM©chEx¥
<
	gArgT
, 
	gM©chîT
> {

3400  
	gM©chEx¥
<
	gArgT
, 
	gM©chîT
>–
	g¨g
, 
	gm©chî
, 
	gm©chîSåög
 );

3406 
	#INTERNAL_CHECK_THAT
–
ma¸oName
, 
m©chî
, 
ªsu…Di•osôi⁄
, 
¨g
 ) \

3408 
C©ch
::
As£πi⁄H™dÀr
 
	`ˇtchAs£πi⁄H™dÀr
–
ma¸oName
##
_ˇtch_§
, 
CATCH_INTERNAL_LINEINFO
, 
	`CATCH_INTERNAL_STRINGIFY
(
¨g
Ë", " CATCH_INTERNAL_STRINGIFY(
m©chî
), 
ªsu…Di•osôi⁄
 ); \

3409 
INTERNAL_CATCH_TRY
 { \

3410 
ˇtchAs£πi⁄H™dÀr
.
	`h™dÀEx¥
–
C©ch
::
	`makeM©chEx¥
–
¨g
, 
m©chî
, #m©chî##
_ˇtch_§
 ) ); \

3411 } 
	`INTERNAL_CATCH_CATCH
–
ˇtchAs£πi⁄H™dÀr
 ) \

3412 
	`INTERNAL_CATCH_REACT
–
ˇtchAs£πi⁄H™dÀr
 ) \

3413 }  
Ál£
 )

	)

3416 
	#INTERNAL_CATCH_THROWS_MATCHES
–
ma¸oName
, 
ex˚±i⁄Ty≥
, 
ªsu…Di•osôi⁄
, 
m©chî
, ... ) \

3418 
C©ch
::
As£πi⁄H™dÀr
 
	`ˇtchAs£πi⁄H™dÀr
–
ma¸oName
##
_ˇtch_§
, 
CATCH_INTERNAL_LINEINFO
, 
	`CATCH_INTERNAL_STRINGIFY
(
__VA_ARGS__
Ë", " CATCH_INTERNAL_STRINGIFY(
ex˚±i⁄Ty≥
Ë", " CATCH_INTERNAL_STRINGIFY(
m©chî
), 
ªsu…Di•osôi⁄
 ); \

3419 if–
ˇtchAs£πi⁄H™dÀr
.
	`ÆlowThrows
() ) \

3420 
åy
 { \

3421 
°©ic_ˇ°
<>(
__VA_ARGS__
 ); \

3422 
ˇtchAs£πi⁄H™dÀr
.
	`h™dÀU√x≥˘edEx˚±i⁄NŸThrown
(); \

3424 
	`ˇtch
–
ex˚±i⁄Ty≥
 c⁄°& 
ex
 ) { \

3425 
ˇtchAs£πi⁄H™dÀr
.
	`h™dÀEx¥
–
C©ch
::
	`makeM©chEx¥
–
ex
, 
m©chî
, #m©chî##
_ˇtch_§
 ) ); \

3427 
	`ˇtch
( ... ) { \

3428 
ˇtchAs£πi⁄H™dÀr
.
	`h™dÀU√x≥˘edInÊightEx˚±i⁄
(); \

3431 
ˇtchAs£πi⁄H™dÀr
.
	`h™dÀThrowögCÆlSkù≥d
(); \

3432 
	`INTERNAL_CATCH_REACT
–
ˇtchAs£πi⁄H™dÀr
 ) \

3433 }  
Ál£
 )

	)

3442 
	~<mem‹y
>

3444 
«me•a˚
 
	gC©ch
 {

3446 
«me•a˚
 
	gGíî©‹s
 {

3447 ˛as†
	cGíî©‹U¡y≥dBa£
 {

3448 
	gpublic
:

3449 
Gíî©‹U¡y≥dBa£
() = ;

3450 
	gvútuÆ
 ~
Gíî©‹U¡y≥dBa£
();

3455 
vútuÆ
 
boﬁ
 
√xt
() = 0;

3457 
usög
 
	gGíî©‹Ba£På
 = 
°d
::
unique_±r
<
Gíî©‹U¡y≥dBa£
>;

3461 
	sIGíî©‹Tøckî
 {

3462 
	gvútuÆ
 ~
IGíî©‹Tøckî
();

3463 
vútuÆ
áutÿ
hasGíî©‹
(Ëc⁄° -> 
	gboﬁ
 = 0;

3464 
vútuÆ
áutÿ
gëGíî©‹
(Ëc⁄° -> 
	gGíî©‹s
::
Gíî©‹Ba£På
 const& = 0;

3465 
vútuÆ
 
£tGíî©‹
–
Gíî©‹s
::
Gíî©‹Ba£På
&& 
gíî©‹
 ) = 0;

3473 
	~<°dex˚±
>

3475 
«me•a˚
 
	gC©ch
 {

3476 #i‡!
deföed
(
CATCH_CONFIG_DISABLE_EXCEPTIONS
)

3477 
	gãm∂©e
 <
ty≥«me
 
	gEx
>

3478 [[
n‹ëu∫
]]

3479 
throw_ex˚±i⁄
(
Ex
 c⁄°& 
e
) {

3480 
throw
 
	ge
;

3483 [[
n‹ëu∫
]]

3484 
throw_ex˚±i⁄
(
°d
::
ex˚±i⁄
 c⁄°& 
e
);

3488 
	#CATCH_PREPARE_EXCEPTION
–
ty≥
, 
msg
 ) \

3489 
	`ty≥
––
C©ch
::
	`ReußbÀSåögSåóm
(Ë<< 
msg
 ).
	`°r
(Ë)

	)

3490 
	#CATCH_INTERNAL_ERROR
–
msg
 ) \

3491 
C©ch
::
	`throw_ex˚±i⁄
(
	`CATCH_PREPARE_EXCEPTION
–
°d
::
logic_îr‹
, 
CATCH_INTERNAL_LINEINFO
 << ": I¡î«»C©chÉº‹: " << 
msg
))

	)

3492 
	#CATCH_ERROR
–
msg
 ) \

3493 
C©ch
::
	`throw_ex˚±i⁄
(
	`CATCH_PREPARE_EXCEPTION
–
°d
::
domaö_îr‹
, 
msg
 ))

	)

3494 
	#CATCH_RUNTIME_ERROR
–
msg
 ) \

3495 
C©ch
::
	`throw_ex˚±i⁄
(
	`CATCH_PREPARE_EXCEPTION
–
°d
::
ru¡ime_îr‹
, 
msg
 ))

	)

3496 
	#CATCH_ENFORCE
–
c⁄dôi⁄
, 
msg
 ) \

3497 do{ if–!(
c⁄dôi⁄
ËË
	`CATCH_ERROR
–
msg
 ); } 
Ál£
)

	)

3500 
	~<mem‹y
>

3501 
	~<ve˘‹
>

3502 
	~<ˇs£π
>

3504 
	~<utûôy
>

3505 
	~<ex˚±i⁄
>

3507 
«me•a˚
 
	gC©ch
 {

3509 ˛as†
	cGíî©‹Ex˚±i⁄
 : 
public
 
°d
::
ex˚±i⁄
 {

3510 c⁄° * c⁄° 
m_msg
 = "";

3512 
	gpublic
:

3513 
Gíî©‹Ex˚±i⁄
(c⁄° * 
msg
):

3514 
m_msg
(
msg
)

3517 c⁄° * 
wh©
(Ëc⁄° 
n€x˚±
 
ovîride
 
föÆ
;

3520 
«me•a˚
 
	gGíî©‹s
 {

3523 
«me•a˚
 
	gpf
{

3524 
	gãm∂©e
<
ty≥«me
 
	gT
, 
	gty≥«me
... 
	gArgs
>

3525 
	g°d
::
unique_±r
<
T
> 
make_unique
–
Args
&&... 
¨gs
 ) {

3526  
°d
::
unique_±r
<
T
>(
√w
 T(°d::
f‹w¨d
<
Args
>(
¨gs
)...));

3530 
	gãm∂©e
<
ty≥«me
 
	gT
>

3531 
	gIGíî©‹
 : 
Gíî©‹U¡y≥dBa£
 {

3532 
vútuÆ
 ~
IGíî©‹
() = ;

3538 
vútuÆ
 
T
 c⁄°& 
gë
() const = 0;

3539 
usög
 
	gty≥
 = 
T
;

3542 
	gãm∂©e
<
ty≥«me
 
	gT
>

3543 
˛ass
 
SögÀVÆueGíî©‹
 
	gföÆ
 : 
public
 
IGíî©‹
<
T
> {

3544 
T
 
m_vÆue
;

3545 
	gpublic
:

3546 
SögÀVÆueGíî©‹
(
T
 c⁄°& 
vÆue
Ë: 
m_vÆue
( value ) {}

3547 
SögÀVÆueGíî©‹
(
T
&& 
vÆue
Ë: 
m_vÆue
(
°d
::
move
(value)) {}

3549 
T
 c⁄°& 
gë
(Ëc⁄° 
ovîride
 {

3550  
m_vÆue
;

3552 
boﬁ
 
√xt
(Ë
	govîride
 {

3553  
	gÁl£
;

3557 
	gãm∂©e
<
ty≥«me
 
	gT
>

3558 
˛ass
 
FixedVÆuesGíî©‹
 
	gföÆ
 : 
public
 
IGíî©‹
<
T
> {

3559 
°d
::
ve˘‹
<
T
> 
m_vÆues
;

3560 
size_t
 
	gm_idx
 = 0;

3561 
	gpublic
:

3562 
FixedVÆuesGíî©‹
–
°d
::
öôülizî_li°
<
T
> 
vÆues
 ) : 
m_vÆues
( values ) {}

3564 
T
 c⁄°& 
gë
(Ëc⁄° 
ovîride
 {

3565  
m_vÆues
[
m_idx
];

3567 
boﬁ
 
√xt
(Ë
	govîride
 {

3568 ++
	gm_idx
;

3569  
	gm_idx
 < 
	gm_vÆues
.
size
();

3573 
	gãm∂©e
 <
ty≥«me
 
	gT
>

3574 ˛as†
	cGíî©‹Wøµî
 
	gföÆ
 {

3575 
	g°d
::
unique_±r
<
IGíî©‹
<
T
>> 
m_gíî©‹
;

3576 
	gpublic
:

3577 
Gíî©‹Wøµî
(
°d
::
unique_±r
<
IGíî©‹
<
T
>> 
gíî©‹
):

3578 
m_gíî©‹
(
°d
::
move
(
gíî©‹
))

3580 
T
 c⁄°& 
gë
() const {

3581  
m_gíî©‹
->
gë
();

3583 
boﬁ
 
√xt
() {

3584  
	gm_gíî©‹
->
√xt
();

3588 
	gãm∂©e
 <
ty≥«me
 
	gT
>

3589 
	gGíî©‹Wøµî
<
	gT
> 
vÆue
(
T
&& value) {

3590  
	gGíî©‹Wøµî
<
	gT
>(
	gpf
::
make_unique
<
SögÀVÆueGíî©‹
<
T
>>(
°d
::
f‹w¨d
<T>(
vÆue
)));

3592 
	gãm∂©e
 <
ty≥«me
 
	gT
>

3593 
	gGíî©‹Wøµî
<
	gT
> 
vÆues
(
°d
::
öôülizî_li°
<
T
> values) {

3594  
Gíî©‹Wøµî
<
T
>(
pf
::
make_unique
<
FixedVÆuesGíî©‹
<T>>(
vÆues
));

3597 
	gãm∂©e
<
ty≥«me
 
	gT
>

3598 
˛ass
 
	gGíî©‹s
 : 
public
 
IGíî©‹
<
T
> {

3599 
°d
::
ve˘‹
<
Gíî©‹Wøµî
<
T
>> 
m_gíî©‹s
;

3600 
size_t
 
	gm_cuºít
 = 0;

3602 
p›uœã
(
Gíî©‹Wøµî
<
T
>&& 
gíî©‹
) {

3603 
	gm_gíî©‹s
.
em∂a˚_back
(
°d
::
move
(
gíî©‹
));

3605 
p›uœã
(
T
&& 
vÆ
) {

3606 
	gm_gíî©‹s
.
em∂a˚_back
(
vÆue
(
°d
::
move
(
vÆ
)));

3608 
	gãm∂©e
<
ty≥«me
 
	gU
>

3609 
p›uœã
(
U
&& 
vÆ
) {

3610 
p›uœã
(
T
(
°d
::
move
(
vÆ
)));

3612 
	gãm∂©e
<
ty≥«me
 
	gU
, 
	gty≥«me
... 
	gGs
>

3613 
p›uœã
(
U
&& 
vÆueOrGíî©‹
, 
Gs
... 
m‹eGíî©‹s
) {

3614 
p›uœã
(
°d
::
f‹w¨d
<
U
>(
vÆueOrGíî©‹
));

3615 
p›uœã
(
°d
::
f‹w¨d
<
Gs
>(
m‹eGíî©‹s
)...);

3618 
	gpublic
:

3619 
ãm∂©e
 <
ty≥«me
... 
Gs
>

3620 
Gíî©‹s
(
Gs
... 
m‹eGíî©‹s
) {

3621 
m_gíî©‹s
.
ª£rve
(...(
Gs
));

3622 
p›uœã
(
°d
::
f‹w¨d
<
Gs
>(
m‹eGíî©‹s
)...);

3625 
T
 c⁄°& 
gë
(Ëc⁄° 
	govîride
 {

3626  
	gm_gíî©‹s
[
m_cuºít
].
gë
();

3629 
boﬁ
 
√xt
(Ë
	govîride
 {

3630 i‡(
	gm_cuºít
 >
m_gíî©‹s
.
size
()) {

3631  
Ál£
;

3633 c⁄° 
boﬁ
 
	gcuºít_°©us
 = 
m_gíî©‹s
[
m_cuºít
].
√xt
();

3634 i‡(!
	gcuºít_°©us
) {

3635 ++
	gm_cuºít
;

3637  
	gm_cuºít
 < 
	gm_gíî©‹s
.
size
();

3641 
	gãm∂©e
<
	gty≥«me
... 
	gTs
>

3642 
	gGíî©‹Wøµî
<
	g°d
::
tu∂e
<
Ts
...>> 
èbÀ
–
°d
::
öôülizî_li°
<°d::tu∂e<
ty≥«me
 std::
deˇy
<Ts>::
ty≥
...>> 
tu∂es
 ) {

3643  
vÆues
<
°d
::
tu∂e
<
Ts
...>>–
tu∂es
 );

3647 
	gãm∂©e
 <
ty≥«me
 
	gT
>

3648 
	sas
 {};

3650 
	gãm∂©e
<
ty≥«me
 
	gT
, 
	gty≥«me
... 
	gGs
>

3651 autÿ
makeGíî©‹s
–
Gíî©‹Wøµî
<
T
>&& 
gíî©‹
, 
Gs
... 
m‹eGíî©‹s
 ) -> 
	gGíî©‹s
<
	gT
> {

3652  
	gGíî©‹s
<
	gT
>(
	g°d
::
move
(
gíî©‹
), std::
f‹w¨d
<
Gs
>(
m‹eGíî©‹s
)...);

3654 
	gãm∂©e
<
ty≥«me
 
	gT
>

3655 autÿ
makeGíî©‹s
–
Gíî©‹Wøµî
<
T
>&& 
gíî©‹
 ) -> 
	gGíî©‹s
<
	gT
> {

3656  
	gGíî©‹s
<
	gT
>(
	g°d
::
move
(
gíî©‹
));

3658 
	gãm∂©e
<
ty≥«me
 
	gT
, 
	gty≥«me
... 
	gGs
>

3659 autÿ
makeGíî©‹s
–
T
&& 
vÆ
, 
Gs
... 
m‹eGíî©‹s
 ) -> 
	gGíî©‹s
<
	gT
> {

3660  
makeGíî©‹s
–
vÆue
–
°d
::
f‹w¨d
<
T
>–
vÆ
 ) ), std::f‹w¨d<
Gs
>–
m‹eGíî©‹s
 )... );

3662 
	gãm∂©e
<
ty≥«me
 
	gT
,Åy≥«mê
	gU
, 
	gty≥«me
... 
	gGs
>

3663 autÿ
makeGíî©‹s
–
as
<
T
>, 
U
&& 
vÆ
, 
Gs
... 
m‹eGíî©‹s
 ) -> 
	gGíî©‹s
<
	gT
> {

3664  
makeGíî©‹s
–
vÆue
–
T
–
°d
::
f‹w¨d
<
U
>–
vÆ
 ) ) ), std::f‹w¨d<
Gs
>–
m‹eGíî©‹s
 )... );

3667 autÿ
acquúeGíî©‹Tøckî
–
Sour˚LöeInfo
 c⁄°& 
löeInfo
 ) -> 
	gIGíî©‹Tøckî
&;

3669 
	gãm∂©e
<
ty≥«me
 
	gL
>

3673 autÿ
gíî©e
–
Sour˚LöeInfo
 c⁄°& 
löeInfo
, 
L
 c⁄°& 
gíî©‹Ex¥essi⁄
 ) -> 
de˛ty≥
(
°d
::
de˛vÆ
<de˛ty≥(gíî©‹Ex¥essi⁄())>().
gë
()) {

3674 
usög
 
UndîlyögTy≥
 = 
ty≥«me
 
de˛ty≥
(
gíî©‹Ex¥essi⁄
())::
ty≥
;

3676 
	gIGíî©‹Tøckî
& 
	gåackî
 = 
acquúeGíî©‹Tøckî
–
löeInfo
 );

3677 i‡(!
	gåackî
.
hasGíî©‹
()) {

3678 
	gåackî
.
£tGíî©‹
(
pf
::
make_unique
<
Gíî©‹s
<
UndîlyögTy≥
>>(
gíî©‹Ex¥essi⁄
()));

3681 autÿc⁄°& 
	ggíî©‹
 = 
°©ic_ˇ°
<
IGíî©‹
<
UndîlyögTy≥
> c⁄°&>–*
åackî
.
gëGíî©‹
() );

3682  
	ggíî©‹
.
gë
();

3688 
	#GENERATE
( ... ) \

3689 
C©ch
::
Gíî©‹s
::
	`gíî©e
–
CATCH_INTERNAL_LINEINFO
, []{ 
usög
 
«me•a˚
 C©ch::Gíî©‹s;  
	`makeGíî©‹s
–
__VA_ARGS__
 ); } )

	)

3694 
«me•a˚
 
	gC©ch
 {

3695 
«me•a˚
 
	gGíî©‹s
 {

3697 
	gãm∂©e
 <
ty≥«me
 
	gT
>

3698 
˛ass
 
	gTakeGíî©‹
 : 
public
 
IGíî©‹
<
T
> {

3699 
Gíî©‹Wøµî
<
T
> 
m_gíî©‹
;

3700 
size_t
 
	gm_ªtu∫ed
 = 0;

3701 
size_t
 
	gm_èrgë
;

3702 
	gpublic
:

3703 
TakeGíî©‹
(
size_t
 
èrgë
, 
Gíî©‹Wøµî
<
T
>&& 
gíî©‹
):

3704 
m_gíî©‹
(
°d
::
move
(
gíî©‹
)),

3705 
m_èrgë
(
èrgë
)

3707 
as£π
(
èrgë
 != 0 && "Empty generatorsáreÇotállowed");

3709 
T
 c⁄°& 
gë
(Ëc⁄° 
	govîride
 {

3710  
	gm_gíî©‹
.
gë
();

3712 
boﬁ
 
√xt
(Ë
	govîride
 {

3713 ++
	gm_ªtu∫ed
;

3714 i‡(
	gm_ªtu∫ed
 >
m_èrgë
) {

3715  
Ál£
;

3718 c⁄°áutÿ
	gsuc˚ss
 = 
m_gíî©‹
.
√xt
();

3721 i‡(!
	gsuc˚ss
) {

3722 
	gm_ªtu∫ed
 = 
m_èrgë
;

3724  
	gsuc˚ss
;

3728 
	gãm∂©e
 <
ty≥«me
 
	gT
>

3729 
	gGíî©‹Wøµî
<
	gT
> 
èke
(
size_t
 
èrgë
, 
Gíî©‹Wøµî
<
T
>&& 
gíî©‹
) {

3730  
	gGíî©‹Wøµî
<
	gT
>(
	gpf
::
make_unique
<
TakeGíî©‹
<
T
>>(
èrgë
, 
	g°d
::
move
(
gíî©‹
)));

3733 
	gãm∂©e
 <
ty≥«me
 
	gT
,Åy≥«mê
	gPªdiˇã
>

3734 
˛ass
 
	gFûãrGíî©‹
 : 
public
 
IGíî©‹
<
T
> {

3735 
Gíî©‹Wøµî
<
T
> 
m_gíî©‹
;

3736 
Pªdiˇã
 
	gm_¥ediˇã
;

3737 
	gpublic
:

3738 
ãm∂©e
 <
ty≥«me
 
P
 = 
Pªdiˇã
>

3739 
FûãrGíî©‹
(
P
&& 
¥ed
, 
Gíî©‹Wøµî
<
T
>&& 
gíî©‹
):

3740 
m_gíî©‹
(
°d
::
move
(
gíî©‹
)),

3741 
m_¥ediˇã
(
°d
::
f‹w¨d
<
P
>(
¥ed
))

3743 i‡(!
m_¥ediˇã
(
m_gíî©‹
.
gë
())) {

3746 autÿ
has_öôül_vÆue
 = 
√xt
();

3747 i‡(!
	ghas_öôül_vÆue
) {

3748 
	gC©ch
::
throw_ex˚±i⁄
(
Gíî©‹Ex˚±i⁄
("No valid value found in filtered generator"));

3753 
T
 c⁄°& 
gë
(Ëc⁄° 
	govîride
 {

3754  
	gm_gíî©‹
.
gë
();

3757 
boﬁ
 
√xt
(Ë
	govîride
 {

3758 
boﬁ
 
	gsuc˚ss
 = 
m_gíî©‹
.
√xt
();

3759 i‡(!
	gsuc˚ss
) {

3760  
	gÁl£
;

3762 !
m_¥ediˇã
(
m_gíî©‹
.
gë
()Ë&& (
	gsuc˚ss
 = m_gíî©‹.
√xt
()Ë=
åue
);

3763  
	gsuc˚ss
;

3767 
	gãm∂©e
 <
ty≥«me
 
	gT
,Åy≥«mê
	gPªdiˇã
>

3768 
	gGíî©‹Wøµî
<
	gT
> 
fûãr
(
Pªdiˇã
&& 
¥ed
, 
Gíî©‹Wøµî
<
T
>&& 
gíî©‹
) {

3769  
	gGíî©‹Wøµî
<
	gT
>(
	g°d
::
unique_±r
<
IGíî©‹
<
T
>>(
pf
::
make_unique
<
FûãrGíî©‹
<T, 
	gPªdiˇã
>>(°d::
f‹w¨d
<
Pªdiˇã
>(
¥ed
), std::
move
(
gíî©‹
))));

3772 
	gãm∂©e
 <
ty≥«me
 
	gT
>

3773 
˛ass
 
	gRïótGíî©‹
 : 
public
 
IGíî©‹
<
T
> {

3774 
Gíî©‹Wøµî
<
T
> 
m_gíî©‹
;

3775 
muèbÀ
 
	g°d
::
ve˘‹
<
T
> 
m_ªtu∫ed
;

3776 
size_t
 
	gm_èrgë_ª≥©s
;

3777 
size_t
 
	gm_cuºít_ª≥©
 = 0;

3778 
size_t
 
	gm_ª≥©_ödex
 = 0;

3779 
	gpublic
:

3780 
RïótGíî©‹
(
size_t
 
ª≥©s
, 
Gíî©‹Wøµî
<
T
>&& 
gíî©‹
):

3781 
m_gíî©‹
(
°d
::
move
(
gíî©‹
)),

3782 
m_èrgë_ª≥©s
(
ª≥©s
)

3784 
as£π
(
m_èrgë_ª≥©s
 > 0 && "Repeat generator mustÑepeatátÜeast once");

3787 
T
 c⁄°& 
gë
(Ëc⁄° 
	govîride
 {

3788 i‡(
	gm_cuºít_ª≥©
 == 0) {

3789 
m_ªtu∫ed
.
push_back
(
m_gíî©‹
.
gë
());

3790  
	gm_ªtu∫ed
.
back
();

3792  
	gm_ªtu∫ed
[
m_ª≥©_ödex
];

3795 
boﬁ
 
√xt
(Ë
	govîride
 {

3802 i‡(
	gm_cuºít_ª≥©
 == 0) {

3803 c⁄°áutÿ
suc˚ss
 = 
m_gíî©‹
.
√xt
();

3804 i‡(!
	gsuc˚ss
) {

3805 ++
	gm_cuºít_ª≥©
;

3807  
	gm_cuºít_ª≥©
 < 
	gm_èrgë_ª≥©s
;

3811 ++
	gm_ª≥©_ödex
;

3812 i‡(
	gm_ª≥©_ödex
 =
m_ªtu∫ed
.
size
()) {

3813 
m_ª≥©_ödex
 = 0;

3814 ++
	gm_cuºít_ª≥©
;

3816  
	gm_cuºít_ª≥©
 < 
	gm_èrgë_ª≥©s
;

3820 
	gãm∂©e
 <
ty≥«me
 
	gT
>

3821 
	gGíî©‹Wøµî
<
	gT
> 
ª≥©
(
size_t
 
ª≥©s
, 
Gíî©‹Wøµî
<
T
>&& 
gíî©‹
) {

3822  
	gGíî©‹Wøµî
<
	gT
>(
	gpf
::
make_unique
<
RïótGíî©‹
<
T
>>(
ª≥©s
, 
	g°d
::
move
(
gíî©‹
)));

3825 
	gãm∂©e
 <
ty≥«me
 
	gT
,Åy≥«mê
	gU
,Åy≥«mê
	gFunc
>

3826 
˛ass
 
	gM≠Gíî©‹
 : 
public
 
IGíî©‹
<
T
> {

3828 
Gíî©‹Wøµî
<
U
> 
m_gíî©‹
;

3829 
Func
 
	gm_fun˘i⁄
;

3831 
T
 
	gm_ˇche
;

3832 
	gpublic
:

3833 
ãm∂©e
 <
ty≥«me
 
F2
 = 
Func
>

3834 
M≠Gíî©‹
(
F2
&& 
fun˘i⁄
, 
Gíî©‹Wøµî
<
U
>&& 
gíî©‹
) :

3835 
m_gíî©‹
(
°d
::
move
(
gíî©‹
)),

3836 
m_fun˘i⁄
(
°d
::
f‹w¨d
<
F2
>(
fun˘i⁄
)),

3837 
m_ˇche
(
m_fun˘i⁄
(
m_gíî©‹
.
gë
()))

3840 
T
 c⁄°& 
gë
(Ëc⁄° 
	govîride
 {

3841  
	gm_ˇche
;

3843 
boﬁ
 
√xt
(Ë
	govîride
 {

3844 c⁄°áutÿ
	gsuc˚ss
 = 
m_gíî©‹
.
√xt
();

3845 i‡(
	gsuc˚ss
) {

3846 
	gm_ˇche
 = 
m_fun˘i⁄
(
m_gíî©‹
.
gë
());

3848  
	gsuc˚ss
;

3852 
	gãm∂©e
 <
ty≥«me
 
	gT
,Åy≥«mê
	gU
,Åy≥«mê
	gFunc
>

3853 
	gGíî©‹Wøµî
<
	gT
> 
m≠
(
Func
&& 
fun˘i⁄
, 
Gíî©‹Wøµî
<
U
>&& 
gíî©‹
) {

3854  
	gGíî©‹Wøµî
<
	gT
>(

3855 
	gpf
::
make_unique
<
M≠Gíî©‹
<
T
, 
	gU
, 
	gFunc
>>(
	g°d
::
f‹w¨d
<
Func
>(
fun˘i⁄
), std::
move
(
gíî©‹
))

3858 
	gãm∂©e
 <
ty≥«me
 
	gT
,Åy≥«mê
	gFunc
>

3859 
	gGíî©‹Wøµî
<
	gT
> 
m≠
(
Func
&& 
fun˘i⁄
, 
Gíî©‹Wøµî
<
T
>&& 
gíî©‹
) {

3860  
	gGíî©‹Wøµî
<
	gT
>(

3861 
	gpf
::
make_unique
<
M≠Gíî©‹
<
T
, 
	gT
, 
	gFunc
>>(
	g°d
::
f‹w¨d
<
Func
>(
fun˘i⁄
), std::
move
(
gíî©‹
))

3865 
	gãm∂©e
 <
ty≥«me
 
	gT
>

3866 
˛ass
 
ChunkGíî©‹
 
	gföÆ
 : 
public
 
IGíî©‹
<
°d
::
ve˘‹
<
T
>> {

3867 
°d
::
ve˘‹
<
T
> 
m_chunk
;

3868 
size_t
 
	gm_chunk_size
;

3869 
	gGíî©‹Wøµî
<
	gT
> 
	gm_gíî©‹
;

3870 
boﬁ
 
	gm_u£d_up
 = 
Ál£
;

3871 
	gpublic
:

3872 
ChunkGíî©‹
(
size_t
 
size
, 
Gíî©‹Wøµî
<
T
> 
gíî©‹
) :

3873 
m_chunk_size
(
size
), 
m_gíî©‹
(
°d
::
move
(
gíî©‹
))

3875 
m_chunk
.
ª£rve
(
m_chunk_size
);

3876 
	gm_chunk
.
push_back
(
m_gíî©‹
.
gë
());

3877 
size_t
 
	gi
 = 1; i < 
	gm_chunk_size
; ++i) {

3878 i‡(!
	gm_gíî©‹
.
√xt
()) {

3879 
	gC©ch
::
throw_ex˚±i⁄
(
Gíî©‹Ex˚±i⁄
("NotÉnough valuesÅo initializeÅhe first chunk"));

3881 
	gm_chunk
.
push_back
(
m_gíî©‹
.
gë
());

3884 
	g°d
::
ve˘‹
<
T
> c⁄°& 
gë
(Ëc⁄° 
ovîride
 {

3885  
m_chunk
;

3887 
boﬁ
 
√xt
(Ë
	govîride
 {

3888 
	gm_chunk
.
˛ór
();

3889 
size_t
 
	gidx
 = 0; idx < 
	gm_chunk_size
; ++idx) {

3890 i‡(!
	gm_gíî©‹
.
√xt
()) {

3891  
	gÁl£
;

3893 
	gm_chunk
.
push_back
(
m_gíî©‹
.
gë
());

3895  
	gåue
;

3899 
	gãm∂©e
 <
ty≥«me
 
	gT
>

3900 
	gGíî©‹Wøµî
<
	g°d
::
ve˘‹
<
T
>> 
chunk
(
size_t
 
size
, 
Gíî©‹Wøµî
<T>&& 
gíî©‹
) {

3901  
	gGíî©‹Wøµî
<
	g°d
::
ve˘‹
<
T
>>(

3902 
pf
::
make_unique
<
ChunkGíî©‹
<
T
>>(
size
, 
	g°d
::
move
(
gíî©‹
))

3914 
	~<mem‹y
>

3916 
«me•a˚
 
	gC©ch
 {

3918 
	gIResu…C≠tuª
;

3919 
	gIRu¬î
;

3920 
	gIC⁄fig
;

3921 
	gIMuèbÀC⁄ãxt
;

3923 
usög
 
	gIC⁄figPå
 = 
°d
::
sh¨ed_±r
<
IC⁄fig
 const>;

3925 
	sIC⁄ãxt


3927 
	gvútuÆ
 ~
IC⁄ãxt
();

3929 
vútuÆ
 
IResu…C≠tuª
* 
gëResu…C≠tuª
() = 0;

3930 
vútuÆ
 
IRu¬î
* 
gëRu¬î
() = 0;

3931 
vútuÆ
 
IC⁄figPå
 c⁄°& 
gëC⁄fig
() const = 0;

3934 
	gIMuèbÀC⁄ãxt
 : 
IC⁄ãxt


3936 
vútuÆ
 ~
IMuèbÀC⁄ãxt
();

3937 
vútuÆ
 
£tResu…C≠tuª
–
IResu…C≠tuª
* 
ªsu…C≠tuª
 ) = 0;

3938 
vútuÆ
 
£tRu¬î
–
IRu¬î
* 
ru¬î
 ) = 0;

3939 
vútuÆ
 
£tC⁄fig
–
IC⁄figPå
 c⁄°& 
c⁄fig
 ) = 0;

3941 
	g¥iv©e
:

3942 
IMuèbÀC⁄ãxt
 *
cuºítC⁄ãxt
;

3943 
‰õnd
 
	gIMuèbÀC⁄ãxt
& 
gëCuºítMuèbÀC⁄ãxt
();

3944 
‰õnd
 
˛ónUpC⁄ãxt
();

3945 
¸óãC⁄ãxt
();

3948 
ölöe
 
	gIMuèbÀC⁄ãxt
& 
gëCuºítMuèbÀC⁄ãxt
()

3950 if–!
	gIMuèbÀC⁄ãxt
::
cuºítC⁄ãxt
 )

3951 
IMuèbÀC⁄ãxt
::
¸óãC⁄ãxt
();

3952  *
	gIMuèbÀC⁄ãxt
::
cuºítC⁄ãxt
;

3955 
ölöe
 
	gIC⁄ãxt
& 
gëCuºítC⁄ãxt
()

3957  
gëCuºítMuèbÀC⁄ãxt
();

3960 
˛ónUpC⁄ãxt
();

3966 
	~<iosfwd
>

3967 
	~<°rög
>

3968 
	~<ve˘‹
>

3969 
	~<mem‹y
>

3971 
«me•a˚
 
	gC©ch
 {

3973 ˛as†
	cVîbosôy
 {

3974 
	gQuõt
 = 0,

3975 
	gN‹mÆ
,

3976 
	gHigh


3979 
	sW¨nAbout
 { 
	eWh©
 {

3980 
	gNŸhög
 = 0x00,

3981 
	gNoAs£πi⁄s
 = 0x01,

3982 
	gNoTe°s
 = 0x02

3985 
	sShowDuøti⁄s
 { 
	eOrNŸ
 {

3986 
	gDeÁu…F‹Rï‹ãr
,

3987 
	gAlways
,

3988 
	gNevî


3990 
	sRunTe°s
 { 
	eInWh©Ordî
 {

3991 
	gInDe˛¨©i⁄Ordî
,

3992 
	gInLexicogøphiˇlOrdî
,

3993 
	gInR™domOrdî


3995 
	sU£Cﬁour
 { 
	eYesOrNo
 {

3996 
	gAuto
,

3997 
	gYes
,

3998 
	gNo


4000 
	sWaôF‹Key¥ess
 { 
	eWhí
 {

4001 
	gNevî
,

4002 
	gBef‹eSèπ
 = 1,

4003 
	gBef‹eExô
 = 2,

4004 
	gBef‹eSèπAndExô
 = 
Bef‹eSèπ
 | 
Bef‹eExô


4007 
˛ass
 
	gTe°S≥c
;

4009 
	gIC⁄fig
 : 
N⁄C›yabÀ
 {

4011 
vútuÆ
 ~
IC⁄fig
();

4013 
vútuÆ
 
boﬁ
 
ÆlowThrows
() const = 0;

4014 
vútuÆ
 
	g°d
::
o°ªam
& 
°ªam
() const = 0;

4015 
vútuÆ
 
	g°d
::
°rög
 
«me
() const = 0;

4016 
vútuÆ
 
boﬁ
 
ö˛udeSuc˚ssfulResu…s
() const = 0;

4017 
vútuÆ
 
boﬁ
 
shouldDebugBªak
() const = 0;

4018 
vútuÆ
 
boﬁ
 
w¨nAboutMissögAs£πi⁄s
() const = 0;

4019 
vútuÆ
 
boﬁ
 
w¨nAboutNoTe°s
() const = 0;

4020 
vútuÆ
 
ab‹tA·î
() const = 0;

4021 
vútuÆ
 
boﬁ
 
showInvisibÀs
() const = 0;

4022 
vútuÆ
 
	gShowDuøti⁄s
::
OrNŸ
 
showDuøti⁄s
() const = 0;

4023 
vútuÆ
 
Te°S≥c
 c⁄°& 
ã°S≥c
() const = 0;

4024 
vútuÆ
 
boﬁ
 
hasTe°Fûãrs
() const = 0;

4025 
vútuÆ
 
	gRunTe°s
::
InWh©Ordî
 
runOrdî
() const = 0;

4026 
vútuÆ
 
∫gSìd
() const = 0;

4027 
vútuÆ
 
bíchm¨kResﬁuti⁄Mu…ùÀ
() const = 0;

4028 
vútuÆ
 
	gU£Cﬁour
::
YesOrNo
 
u£Cﬁour
() const = 0;

4029 
vútuÆ
 
	g°d
::
ve˘‹
<
°d
::
°rög
> c⁄°& 
gëSe˘i⁄sToRun
() const = 0;

4030 
vútuÆ
 
Vîbosôy
 
vîbosôy
() const = 0;

4033 
usög
 
	gIC⁄figPå
 = 
°d
::
sh¨ed_±r
<
IC⁄fig
 const>;

4037 
	~<øndom
>

4039 
«me•a˚
 
	gC©ch
 {

4040 
«me•a˚
 
	gGíî©‹s
 {

4042 
	gãm∂©e
 <
ty≥«me
 
	gFlﬂt
>

4043 
˛ass
 
R™domFlﬂtögGíî©‹
 
	gföÆ
 : 
public
 
IGíî©‹
<
Flﬂt
> {

4045 
°d
::
mö°d_ønd
 
m_ønd
;

4046 
	g°d
::
unif‹m_ªÆ_di°ributi⁄
<
Flﬂt
> 
m_di°
;

4047 
Flﬂt
 
	gm_cuºít_numbî
;

4048 
	gpublic
:

4050 
R™domFlﬂtögGíî©‹
(
Flﬂt
 
a
, Flﬂà
b
):

4051 
m_ønd
(
gëCuºítC⁄ãxt
().
gëC⁄fig
()->
∫gSìd
()),

4052 
m_di°
(
a
, 
b
) {

4053 
	g°©ic_ˇ°
<>(
√xt
());

4056 
Flﬂt
 c⁄°& 
gë
(Ëc⁄° 
	govîride
 {

4057  
	gm_cuºít_numbî
;

4059 
boﬁ
 
√xt
(Ë
	govîride
 {

4060 
	gm_cuºít_numbî
 = 
m_di°
(
m_ønd
);

4061  
	gåue
;

4065 
	gãm∂©e
 <
ty≥«me
 
	gI¡egî
>

4066 
˛ass
 
R™domI¡egîGíî©‹
 
	gföÆ
 : 
public
 
IGíî©‹
<
I¡egî
> {

4067 
°d
::
mö°d_ønd
 
m_ønd
;

4068 
	g°d
::
unif‹m_öt_di°ributi⁄
<
I¡egî
> 
m_di°
;

4069 
I¡egî
 
	gm_cuºít_numbî
;

4070 
	gpublic
:

4072 
R™domI¡egîGíî©‹
(
I¡egî
 
a
, I¡egî 
b
):

4073 
m_ønd
(
gëCuºítC⁄ãxt
().
gëC⁄fig
()->
∫gSìd
()),

4074 
m_di°
(
a
, 
b
) {

4075 
	g°©ic_ˇ°
<>(
√xt
());

4078 
I¡egî
 c⁄°& 
gë
(Ëc⁄° 
	govîride
 {

4079  
	gm_cuºít_numbî
;

4081 
boﬁ
 
√xt
(Ë
	govîride
 {

4082 
	gm_cuºít_numbî
 = 
m_di°
(
m_ønd
);

4083  
	gåue
;

4089 
	gãm∂©e
 <
ty≥«me
 
	gT
>

4090 
ty≥«me
 
	g°d
::
íabÀ_if
<
°d
::
is_öãgøl
<
T
>::
vÆue
 && !°d::
is_ßme
<T, 
	gboﬁ
>::value,

4091 
	gGíî©‹Wøµî
<
	gT
>>::
ty≥


4092 
øndom
(
T
 
a
, T 
b
) {

4093  
	gGíî©‹Wøµî
<
	gT
>(

4094 
	gpf
::
make_unique
<
R™domI¡egîGíî©‹
<
T
>>(
a
, 
	gb
)

4098 
	gãm∂©e
 <
ty≥«me
 
	gT
>

4099 
ty≥«me
 
	g°d
::
íabÀ_if
<
°d
::
is_Êﬂtög_poöt
<
T
>::
vÆue
,

4100 
	gGíî©‹Wøµî
<
	gT
>>::
ty≥


4101 
øndom
(
T
 
a
, T 
b
) {

4102  
	gGíî©‹Wøµî
<
	gT
>(

4103 
	gpf
::
make_unique
<
R™domFlﬂtögGíî©‹
<
T
>>(
a
, 
	gb
)

4107 
	gãm∂©e
 <
ty≥«me
 
	gT
>

4108 
˛ass
 
R™geGíî©‹
 
	gföÆ
 : 
public
 
IGíî©‹
<
T
> {

4109 
T
 
m_cuºít
;

4110 
T
 
	gm_íd
;

4111 
T
 
	gm_°ï
;

4112 
boﬁ
 
	gm_posôive
;

4114 
	gpublic
:

4115 
R™geGíî©‹
(
T
 c⁄°& 
°¨t
, T c⁄°& 
íd
, T c⁄°& 
°ï
):

4116 
m_cuºít
(
°¨t
),

4117 
m_íd
(
íd
),

4118 
m_°ï
(
°ï
),

4119 
m_posôive
(
m_°ï
 > 
T
(0))

4121 
as£π
(
m_cuºít
 !
m_íd
 && "Range startándÉnd cannot beÉqual");

4122 
as£π
(
m_°ï
 !
T
(0) && "Step size cannot be zero");

4123 
as£π
(((
m_posôive
 && 
m_cuºít
 <
m_íd
) || (!m_positive && m_current >= m_end)) && "Step movesáway fromÉnd");

4126 
R™geGíî©‹
(
T
 c⁄°& 
°¨t
, T c⁄°& 
íd
):

4127 
R™geGíî©‹
(
°¨t
, 
íd
, (°¨à<ÉndË? 
T
(1) : T(-1))

4130 
T
 c⁄°& 
gë
(Ëc⁄° 
ovîride
 {

4131  
m_cuºít
;

4134 
boﬁ
 
√xt
(Ë
	govîride
 {

4135 
	gm_cuºít
 +
m_°ï
;

4136  (
	gm_posôive
Ë? (
	gm_cuºít
 < 
	gm_íd
Ë: (
m_cuºít
 > 
m_íd
);

4140 
	gãm∂©e
 <
ty≥«me
 
	gT
>

4141 
	gGíî©‹Wøµî
<
	gT
> 
ønge
(
T
 c⁄°& 
°¨t
, T c⁄°& 
íd
, T c⁄°& 
°ï
) {

4142 
°©ic_as£π
(
°d
::
is_öãgøl
<
T
>::
vÆue
 && !°d::
is_ßme
<T, 
boﬁ
>::value, "Type must beán integer");

4143  
	gGíî©‹Wøµî
<
	gT
>(
	gpf
::
make_unique
<
R™geGíî©‹
<
T
>>(
°¨t
, 
	gíd
, 
	g°ï
));

4146 
	gãm∂©e
 <
ty≥«me
 
	gT
>

4147 
	gGíî©‹Wøµî
<
	gT
> 
ønge
(
T
 c⁄°& 
°¨t
, T c⁄°& 
íd
) {

4148 
°©ic_as£π
(
°d
::
is_öãgøl
<
T
>::
vÆue
 && !°d::
is_ßme
<T, 
boﬁ
>::value, "Type must beán integer");

4149  
	gGíî©‹Wøµî
<
	gT
>(
	gpf
::
make_unique
<
R™geGíî©‹
<
T
>>(
°¨t
, 
	gíd
));

4161 
	~<°rög
>

4162 
	~<ve˘‹
>

4163 
	~<mem‹y
>

4165 #ifde‡
__˛™g__


4166 #¥agm®
˛™g
 
dügno°ic
 
push


4167 #¥agm®
˛™g
 
dügno°ic
 
ign‹ed
 "-Wpadded"

4170 
«me•a˚
 
	gC©ch
 {

4172 
	gITe°Invokî
;

4174 
	sTe°Ca£Info
 {

4175 
	eS≥cülPr›îtõs
{

4176 
	gN⁄e
 = 0,

4177 
	gIsHiddí
 = 1 << 1,

4178 
	gShouldFaû
 = 1 << 2,

4179 
	gMayFaû
 = 1 << 3,

4180 
	gThrows
 = 1 << 4,

4181 
	gN⁄P‹èbÀ
 = 1 << 5,

4182 
	gBíchm¨k
 = 1 << 6

4185 
Te°Ca£Info
–
°d
::
°rög
 c⁄°& 
_«me
,

4186 
°d
::
°rög
 c⁄°& 
_˛assName
,

4187 
°d
::
°rög
 c⁄°& 
_des¸ùti⁄
,

4188 
°d
::
ve˘‹
<°d::
°rög
> c⁄°& 
_ègs
,

4189 
Sour˚LöeInfo
 c⁄°& 
_löeInfo
 );

4191 
‰õnd
 
£tTags
–
Te°Ca£Info
& 
ã°Ca£Info
, 
°d
::
ve˘‹
<°d::
°rög
> 
ègs
 );

4193 
boﬁ
 
isHiddí
() const;

4194 
boﬁ
 
throws
() const;

4195 
boﬁ
 
okToFaû
() const;

4196 
boﬁ
 
ex≥˘edToFaû
() const;

4198 
	g°d
::
°rög
 
ègsAsSåög
() const;

4200 
	g°d
::
°rög
 
«me
;

4201 
	g°d
::
°rög
 
˛assName
;

4202 
	g°d
::
°rög
 
des¸ùti⁄
;

4203 
	g°d
::
ve˘‹
<
°d
::
°rög
> 
ègs
;

4204 
	g°d
::
ve˘‹
<
°d
::
°rög
> 
lˇ£Tags
;

4205 
Sour˚LöeInfo
 
	glöeInfo
;

4206 
S≥cülPr›îtõs
 
	g¥›îtõs
;

4209 ˛as†
	cTe°Ca£
 : 
public
 
Te°Ca£Info
 {

4210 
public
:

4212 
Te°Ca£
–
ITe°Invokî
* 
ã°Ca£
, 
Te°Ca£Info
&& 
öfo
 );

4214 
Te°Ca£
 
wôhName
–
°d
::
°rög
 c⁄°& 
_√wName
 ) const;

4216 
övoke
() const;

4218 
Te°Ca£Info
 c⁄°& 
gëTe°Ca£Info
() const;

4220 
boﬁ
 
	g›î©‹
 =–
Te°Ca£
 c⁄°& 
Ÿhî
 ) const;

4221 
boﬁ
 
	g›î©‹
 < ( 
Te°Ca£
 c⁄°& 
	gŸhî
 ) const;

4223 
	g¥iv©e
:

4224 
°d
::
sh¨ed_±r
<
ITe°Invokî
> 
ã°
;

4227 
Te°Ca£
 
makeTe°Ca£
–
ITe°Invokî
* 
ã°Ca£
,

4228 
°d
::
°rög
 c⁄°& 
˛assName
,

4229 
NameAndTags
 c⁄°& 
«meAndTags
,

4230 
Sour˚LöeInfo
 c⁄°& 
löeInfo
 );

4233 #ifde‡
__˛™g__


4234 #¥agm®
˛™g
 
dügno°ic
 
p›


4240 
«me•a˚
 
	gC©ch
 {

4242 
	sIRu¬î
 {

4243 
	gvútuÆ
 ~
IRu¬î
();

4244 
vútuÆ
 
boﬁ
 
ab‹tög
() const = 0;

4250 #ifde‡
__OBJC__


4253 #imp‹à<
objc
/
ru¡ime
.
h
>

4255 
	~<°rög
>

4264 @
¥Ÿocﬁ
 
	gOcFixtuª


4266 @
	g›ti⁄Æ


4268 -(Ë
	g£tUp
;

4269 -(Ë
	gã¨Down
;

4271 @
íd


4273 
«me•a˚
 
	gC©ch
 {

4275 ˛as†
	cOcMëhod
 : 
public
 
ITe°Invokî
 {

4277 
public
:

4278 
OcMëhod
–
Cœss
 
˛s
, 
SEL
 
£l
 ) : 
m_˛s
–˛†), 
m_£l
( sel ) {}

4280 
vútuÆ
 
övoke
() const {

4281 
id
 
	gobj
 = [[
m_˛s
 
Æloc
] 
öô
];

4283 
≥rf‹mO±i⁄ÆSñe˘‹
–
obj
, @
£À˘‹
(
£tUp
) );

4284 
≥rf‹mO±i⁄ÆSñe˘‹
–
obj
, 
m_£l
 );

4285 
≥rf‹mO±i⁄ÆSñe˘‹
–
obj
, @
£À˘‹
(
ã¨Down
) );

4287 
¨cSa„Rñó£
–
obj
 );

4289 
	g¥iv©e
:

4290 
vútuÆ
 ~
OcMëhod
() {}

4292 
Cœss
 
m_˛s
;

4293 
SEL
 
	gm_£l
;

4296 
«me•a˚
 
	gDëaû
{

4298 
ölöe
 
	g°d
::
°rög
 
gëA¬Ÿ©i⁄
–
Cœss
 
˛s
,

4299 
°d
::
°rög
 c⁄°& 
™nŸ©i⁄Name
,

4300 
°d
::
°rög
 c⁄°& 
ã°Ca£Name
 ) {

4301 
NSSåög
* 
£lSå
 = [[NSSåög 
Æloc
] 
öôWôhF‹m©
:@"C©ch_%s_%s", 
	g™nŸ©i⁄Name
.
c_°r
(), 
	gã°Ca£Name
.c_str()];

4302 
SEL
 
	g£l
 = 
NSSñe˘‹FromSåög
–
£lSå
 );

4303 
¨cSa„Rñó£
–
£lSå
 );

4304 
id
 
	gvÆue
 = 
≥rf‹mO±i⁄ÆSñe˘‹
–
˛s
, 
£l
 );

4305 if–
	gvÆue
 )

4306  [(
NSSåög
*)
vÆue
 
UTF8Såög
];

4311 
ölöe
 
	g°d
::
size_t
 
	$ªgi°îTe°Mëhods
() {

4312 
°d
::
size_t
 
noTe°Mëhods
 = 0;

4313 
noCœs£s
 = 
	`objc_gëCœssLi°
–
nuŒ±r
, 0 );

4315 
Cœss
* 
˛as£s
 = (
CATCH_UNSAFE_UNRETAINED
 Cœs†*)
	`mÆloc
–(CœssË* 
noCœs£s
);

4316 
	`objc_gëCœssLi°
–
˛as£s
, 
noCœs£s
 );

4318  
c
 = 0; c < 
noCœs£s
; c++ ) {

4319 
Cœss
 
˛s
 = 
˛as£s
[
c
];

4321 
u_öt
 
cou¡
;

4322 
Mëhod
* 
mëhods
 = 
	`˛ass_c›yMëhodLi°
–
˛s
, &
cou¡
 );

4323  
u_öt
 
m
 = 0; m < 
cou¡
 ; m++ ) {

4324 
SEL
 
£À˘‹
 = 
	`mëhod_gëName
(
mëhods
[
m
]);

4325 
°d
::
°rög
 
mëhodName
 = 
	`£l_gëName
(
£À˘‹
);

4326 if–
	`°¨tsWôh
–
mëhodName
, "Catch_TestCase_" ) ) {

4327 
°d
::
°rög
 
ã°Ca£Name
 = 
mëhodName
.
	`sub°r
( 15 );

4328 
°d
::
°rög
 
«me
 = 
Dëaû
::
	`gëA¬Ÿ©i⁄
–
˛s
, "Name", 
ã°Ca£Name
 );

4329 
°d
::
°rög
 
desc
 = 
Dëaû
::
	`gëA¬Ÿ©i⁄
–
˛s
, "Des¸ùti⁄", 
ã°Ca£Name
 );

4330 c⁄° * 
˛assName
 = 
	`˛ass_gëName
–
˛s
 );

4332 
	`gëMuèbÀRegi°ryHub
().
	`ªgi°îTe°
–
	`makeTe°Ca£
–
√w
 
	`OcMëhod
–
˛s
, 
£À˘‹
 ), 
˛assName
, 
	`NameAndTags
–
«me
.
	`c_°r
(), 
desc
.c_°r(Ë), 
	`Sour˚LöeInfo
("",0) ) );

4333 
noTe°Mëhods
++;

4336 
	`‰ì
(
mëhods
);

4339  
noTe°Mëhods
;

4340 
	}
}

4342 #i‡!
	$deföed
(
CATCH_CONFIG_DISABLE_MATCHERS
)

4344 
«me•a˚
 
M©chîs
 {

4345 
«me•a˚
 
Im∂
 {

4346 
«me•a˚
 
NSSåögM©chîs
 {

4348 
SåögHﬁdî
 : 
M©chîBa£
<
NSSåög
*>{

4349 
	`SåögHﬁdî
–
NSSåög
* 
sub°r
 ) : 
	`m_sub°r
–[sub°∏
c›y
] ){}

4350 
	`SåögHﬁdî
–
SåögHﬁdî
 c⁄°& 
Ÿhî
 ) : 
	`m_sub°r
–[Ÿhî.
m_sub°r
 
c›y
] ){}

4351 
	`SåögHﬁdî
() {

4352 
	`¨cSa„Rñó£
–
m_sub°r
 );

4355 
boﬁ
 
	`m©ch
–
NSSåög
* 
¨g
 ) c⁄° 
ovîride
 {

4356  
Ál£
;

4359 
NSSåög
* 
CATCH_ARC_STRONG
 
m_sub°r
;

4362 
EquÆs
 : 
SåögHﬁdî
 {

4363 
	`EquÆs
–
NSSåög
* 
sub°r
 ) : 
	`SåögHﬁdî
( substr ){}

4365 
boﬁ
 
	`m©ch
–
NSSåög
* 
°r
 ) c⁄° 
ovîride
 {

4366  (
°r
 !
nû
 || 
m_sub°r
 ==Çil ) &&

4367 [
°r
 
isEquÆToSåög
:
m_sub°r
];

4370 
°d
::
°rög
 
	`des¸ibe
(Ëc⁄° 
ovîride
 {

4371  "equÆ†°rög: " + 
C©ch
::
Dëaû
::
	`°rögify
–
m_sub°r
 );

4375 
C⁄èös
 : 
SåögHﬁdî
 {

4376 
	`C⁄èös
–
NSSåög
* 
sub°r
 ) : 
	`SåögHﬁdî
( substr ){}

4378 
boﬁ
 
	`m©ch
–
NSSåög
* 
°r
 ) const {

4379  (
°r
 !
nû
 || 
m_sub°r
 ==Çil ) &&

4380 [
°r
 
øngeOfSåög
:
m_sub°r
].
loˇti⁄
 !
NSNŸFound
;

4383 
°d
::
°rög
 
	`des¸ibe
(Ëc⁄° 
ovîride
 {

4384  "c⁄èö†°rög: " + 
C©ch
::
Dëaû
::
	`°rögify
–
m_sub°r
 );

4388 
SèπsWôh
 : 
SåögHﬁdî
 {

4389 
	`SèπsWôh
–
NSSåög
* 
sub°r
 ) : 
	`SåögHﬁdî
( substr ){}

4391 
boﬁ
 
	`m©ch
–
NSSåög
* 
°r
 ) c⁄° 
ovîride
 {

4392  (
°r
 !
nû
 || 
m_sub°r
 ==Çil ) &&

4393 [
°r
 
øngeOfSåög
:
m_sub°r
].
loˇti⁄
 == 0;

4396 
°d
::
°rög
 
	`des¸ibe
(Ëc⁄° 
ovîride
 {

4397  "°¨t†wôh: " + 
C©ch
::
Dëaû
::
	`°rögify
–
m_sub°r
 );

4400 
EndsWôh
 : 
SåögHﬁdî
 {

4401 
	`EndsWôh
–
NSSåög
* 
sub°r
 ) : 
	`SåögHﬁdî
( substr ){}

4403 
boﬁ
 
	`m©ch
–
NSSåög
* 
°r
 ) c⁄° 
ovîride
 {

4404  (
°r
 !
nû
 || 
m_sub°r
 ==Çil ) &&

4405 [
°r
 
øngeOfSåög
:
m_sub°r
].
loˇti⁄
 =[°∏
Àngth
] - [m_substrÜength];

4408 
°d
::
°rög
 
	`des¸ibe
(Ëc⁄° 
ovîride
 {

4409  "íd†wôh: " + 
C©ch
::
Dëaû
::
	`°rögify
–
m_sub°r
 );

4416 
ölöe
 
Im∂
::
NSSåögM©chîs
::
EquÆs


4417 
	`EquÆs
–
NSSåög
* 
sub°r
 ){  
Im∂
::
NSSåögM©chîs
::Equals( substr ); }

4419 
ölöe
 
Im∂
::
NSSåögM©chîs
::
C⁄èös


4420 
	`C⁄èös
–
NSSåög
* 
sub°r
 ){  
Im∂
::
NSSåögM©chîs
::Contains( substr ); }

4422 
ölöe
 
Im∂
::
NSSåögM©chîs
::
SèπsWôh


4423 
	`SèπsWôh
–
NSSåög
* 
sub°r
 ){  
Im∂
::
NSSåögM©chîs
::StartsWith( substr ); }

4425 
ölöe
 
Im∂
::
NSSåögM©chîs
::
EndsWôh


4426 
	`EndsWôh
–
NSSåög
* 
sub°r
 ){  
Im∂
::
NSSåögM©chîs
::EndsWith( substr ); }

4428 
	}
}

4430 
usög
 
«me•a˚
 
	gM©chîs
;

4437 
	#OC_MAKE_UNIQUE_NAME
–
roŸ
, 
uniqueSuffix
 )ÑoŸ##
	)
uniqueSuffix

4438 
	#OC_TEST_CASE2
–
«me
, 
desc
, 
uniqueSuffix
 ) \

4439 +(
NSSåög
*Ë
	`OC_MAKE_UNIQUE_NAME
–
C©ch_Name_ã°_
, 
uniqueSuffix
 ) \

4441  @ 
«me
; \

4443 +(
NSSåög
*Ë
	`OC_MAKE_UNIQUE_NAME
–
C©ch_Des¸ùti⁄_ã°_
, 
uniqueSuffix
 ) \

4445  @ 
desc
; \

4447 -(Ë
	`OC_MAKE_UNIQUE_NAME
–
C©ch_Te°Ca£_ã°_
, 
uniqueSuffix
 )

	)

4449 
	#OC_TEST_CASE
–
«me
, 
desc
 ) 
	`OC_TEST_CASE2
–«me, desc, 
__LINE__
 )

	)

4454 #ifde‡
CATCH_CONFIG_EXTERNAL_INTERFACES


4465 #ifde‡
__˛™g__


4466 #¥agm®
˛™g
 
dügno°ic
 
push


4467 #¥agm®
˛™g
 
dügno°ic
 
ign‹ed
 "-Wpadded"

4472 #ifde‡
__˛™g__


4473 #¥agm®
˛™g
 
dügno°ic
 
push


4474 #¥agm®
˛™g
 
dügno°ic
 
ign‹ed
 "-Wpadded"

4479 
«me•a˚
 
	gC©ch


4481 ˛as†
	cWûdˇrdP©ã∫
 {

4482 
	eWûdˇrdPosôi⁄
 {

4483 
	gNoWûdˇrd
 = 0,

4484 
	gWûdˇrdAtSèπ
 = 1,

4485 
	gWûdˇrdAtEnd
 = 2,

4486 
	gWûdˇrdAtBŸhEnds
 = 
WûdˇrdAtSèπ
 | 
WûdˇrdAtEnd


4489 
	gpublic
:

4491 
WûdˇrdP©ã∫
–
°d
::
°rög
 c⁄°& 
∑âîn
, 
Ca£Sísôive
::
Choi˚
 
ˇ£Sísôivôy
 );

4492 
	gvútuÆ
 ~
WûdˇrdP©ã∫
() = ;

4493 
vútuÆ
 
boﬁ
 
m©ches
–
°d
::
°rög
 c⁄°& 
°r
 ) const;

4495 
	g¥iv©e
:

4496 
°d
::
°rög
 
adju°Ca£
–°d::°rög c⁄°& 
°r
 ) const;

4497 
	gCa£Sísôive
::
Choi˚
 
m_ˇ£Sísôivôy
;

4498 
WûdˇrdPosôi⁄
 
	gm_wûdˇrd
 = 
NoWûdˇrd
;

4499 
	g°d
::
°rög
 
m_∑âîn
;

4504 
	~<°rög
>

4505 
	~<ve˘‹
>

4506 
	~<mem‹y
>

4508 
«me•a˚
 
	gC©ch
 {

4510 ˛as†
	cTe°S≥c
 {

4511 
	sP©ã∫
 {

4512 
	gvútuÆ
 ~
P©ã∫
();

4513 
vútuÆ
 
boﬁ
 
m©ches
–
Te°Ca£Info
 c⁄°& 
ã°Ca£
 ) const = 0;

4515 
usög
 
	gP©ã∫På
 = 
°d
::
sh¨ed_±r
<
P©ã∫
>;

4517 ˛as†
	cNameP©ã∫
 : 
public
 
P©ã∫
 {

4518 
public
:

4519 
NameP©ã∫
–
°d
::
°rög
 c⁄°& 
«me
 );

4520 
	gvútuÆ
 ~
NameP©ã∫
();

4521 
vútuÆ
 
boﬁ
 
m©ches
–
Te°Ca£Info
 c⁄°& 
ã°Ca£
 ) c⁄° 
	govîride
;

4522 
	g¥iv©e
:

4523 
WûdˇrdP©ã∫
 
m_wûdˇrdP©ã∫
;

4526 ˛as†
	cTagP©ã∫
 : 
public
 
P©ã∫
 {

4527 
public
:

4528 
TagP©ã∫
–
°d
::
°rög
 c⁄°& 
èg
 );

4529 
	gvútuÆ
 ~
TagP©ã∫
();

4530 
vútuÆ
 
boﬁ
 
m©ches
–
Te°Ca£Info
 c⁄°& 
ã°Ca£
 ) c⁄° 
	govîride
;

4531 
	g¥iv©e
:

4532 
°d
::
°rög
 
m_èg
;

4535 ˛as†
	cEx˛udedP©ã∫
 : 
public
 
P©ã∫
 {

4536 
public
:

4537 
Ex˛udedP©ã∫
–
P©ã∫På
 c⁄°& 
undîlyögP©ã∫
 );

4538 
	gvútuÆ
 ~
Ex˛udedP©ã∫
();

4539 
vútuÆ
 
boﬁ
 
m©ches
–
Te°Ca£Info
 c⁄°& 
ã°Ca£
 ) c⁄° 
	govîride
;

4540 
	g¥iv©e
:

4541 
P©ã∫På
 
m_undîlyögP©ã∫
;

4544 
	sFûãr
 {

4545 
	g°d
::
ve˘‹
<
P©ã∫På
> 
m_∑âîns
;

4547 
boﬁ
 
m©ches
–
Te°Ca£Info
 c⁄°& 
ã°Ca£
 ) const;

4550 
	gpublic
:

4551 
boﬁ
 
hasFûãrs
() const;

4552 
boﬁ
 
m©ches
–
Te°Ca£Info
 c⁄°& 
ã°Ca£
 ) const;

4554 
	g¥iv©e
:

4555 
°d
::
ve˘‹
<
Fûãr
> 
m_fûãrs
;

4557 
‰õnd
 
˛ass
 
	gTe°S≥cP¨£r
;

4561 #ifde‡
__˛™g__


4562 #¥agm®
˛™g
 
dügno°ic
 
p›


4568 
	~<°rög
>

4570 
«me•a˚
 
	gC©ch
 {

4572 
	gTagAlüs
;

4574 
	sITagAlüsRegi°ry
 {

4575 
	gvútuÆ
 ~
ITagAlüsRegi°ry
();

4577 
vútuÆ
 
TagAlüs
 c⁄°* 
föd
–
°d
::
°rög
 c⁄°& 
Æüs
 ) const = 0;

4578 
vútuÆ
 
	g°d
::
°rög
 
ex∑ndAlü£s
–
°d
::°rög c⁄°& 
u√x∑ndedTe°S≥c
 ) const = 0;

4580 
ITagAlüsRegi°ry
 c⁄°& 
gë
();

4586 
«me•a˚
 
	gC©ch
 {

4588 ˛as†
	cTe°S≥cP¨£r
 {

4589 
	eMode
{ 
	gN⁄e
, 
	gName
, 
	gQuŸedName
, 
	gTag
, 
	gEsˇ≥dName
 };

4590 
Mode
 
	gm_mode
 = 
N⁄e
;

4591 
boﬁ
 
	gm_ex˛usi⁄
 = 
Ál£
;

4592 
	g°d
::
size_t
 
m_°¨t
 = 
°d
::
°rög
::
≈os
, 
	gm_pos
 = 0;

4593 
	g°d
::
°rög
 
m_¨g
;

4594 
	g°d
::
ve˘‹
<
°d
::
size_t
> 
m_esˇ≥Ch¨s
;

4595 
	gTe°S≥c
::
Fûãr
 
m_cuºítFûãr
;

4596 
Te°S≥c
 
	gm_ã°S≥c
;

4597 
ITagAlüsRegi°ry
 c⁄°* 
	gm_ègAlü£s
 = 
nuŒ±r
;

4599 
	gpublic
:

4600 
Te°S≥cP¨£r
–
ITagAlüsRegi°ry
 c⁄°& 
ègAlü£s
 );

4602 
	gTe°S≥cP¨£r
& 
∑r£
–
°d
::
°rög
 c⁄°& 
¨g
 );

4603 
Te°S≥c
 
ã°S≥c
();

4605 
	g¥iv©e
:

4606 
visôCh¨
–
c
 );

4607 
°¨tNewMode
–
Mode
 
mode
, 
°d
::
size_t
 
°¨t
 );

4608 
esˇ≥
();

4609 
	g°d
::
°rög
 
subSåög
() const;

4611 
	gãm∂©e
<
ty≥«me
 
	gT
>

4612 
addP©ã∫
() {

4613 
	g°d
::
°rög
 
tokí
 = 
subSåög
();

4614  
	g°d
::
size_t
 
i
 = 0; 
	gi
 < 
	gm_esˇ≥Ch¨s
.
size
(); ++i )

4615 
	gtokí
 = 
tokí
.
sub°r
–0, 
m_esˇ≥Ch¨s
[
i
]-
m_°¨t
-i ) +Åoken.substr( m_escapeChars[i]-m_start-i+1 );

4616 
	gm_esˇ≥Ch¨s
.
˛ór
();

4617 if–
°¨tsWôh
–
tokí
, "exclude:" ) ) {

4618 
	gm_ex˛usi⁄
 = 
åue
;

4619 
	gtokí
 = 
tokí
.
sub°r
( 8 );

4621 if–!
	gtokí
.
em±y
() ) {

4622 
	gTe°S≥c
::
P©ã∫På
 
∑âîn
 = 
°d
::
make_sh¨ed
<
T
>–
tokí
 );

4623 if–
	gm_ex˛usi⁄
 )

4624 
	g∑âîn
 = 
°d
::
make_sh¨ed
<
Te°S≥c
::
Ex˛udedP©ã∫
>–
∑âîn
 );

4625 
	gm_cuºítFûãr
.
	gm_∑âîns
.
push_back
–
∑âîn
 );

4627 
	gm_ex˛usi⁄
 = 
Ál£
;

4628 
	gm_mode
 = 
N⁄e
;

4631 
addFûãr
();

4633 
Te°S≥c
 
∑r£Te°S≥c
–
°d
::
°rög
 c⁄°& 
¨g
 );

4637 #ifde‡
__˛™g__


4638 #¥agm®
˛™g
 
dügno°ic
 
p›


4644 
	~<mem‹y
>

4645 
	~<ve˘‹
>

4646 
	~<°rög
>

4648 #i‚de‡
CATCH_CONFIG_CONSOLE_WIDTH


4649 
	#CATCH_CONFIG_CONSOLE_WIDTH
 80

	)

4652 
«me•a˚
 
	gC©ch
 {

4654 
	gISåóm
;

4656 
	sC⁄figD©a
 {

4657 
boﬁ
 
	gli°Te°s
 = 
Ál£
;

4658 
boﬁ
 
	gli°Tags
 = 
Ál£
;

4659 
boﬁ
 
	gli°Rï‹ãrs
 = 
Ál£
;

4660 
boﬁ
 
	gli°Te°NamesO∆y
 = 
Ál£
;

4662 
boﬁ
 
	gshowSuc˚ssfulTe°s
 = 
Ál£
;

4663 
boﬁ
 
	gshouldDebugBªak
 = 
Ál£
;

4664 
boﬁ
 
	gnoThrow
 = 
Ál£
;

4665 
boﬁ
 
	gshowHñp
 = 
Ál£
;

4666 
boﬁ
 
	gshowInvisibÀs
 = 
Ál£
;

4667 
boﬁ
 
	gfûíamesAsTags
 = 
Ál£
;

4668 
boﬁ
 
	glibIdítify
 = 
Ál£
;

4670 
	gab‹tA·î
 = -1;

4671 
	g∫gSìd
 = 0;

4672 
	gbíchm¨kResﬁuti⁄Mu…ùÀ
 = 100;

4674 
Vîbosôy
 
	gvîbosôy
 = Vîbosôy::
N‹mÆ
;

4675 
	gW¨nAbout
::
Wh©
 
w¨nögs
 = 
W¨nAbout
::
NŸhög
;

4676 
	gShowDuøti⁄s
::
OrNŸ
 
showDuøti⁄s
 = 
ShowDuøti⁄s
::
DeÁu…F‹Rï‹ãr
;

4677 
	gRunTe°s
::
InWh©Ordî
 
runOrdî
 = 
RunTe°s
::
InDe˛¨©i⁄Ordî
;

4678 
	gU£Cﬁour
::
YesOrNo
 
u£Cﬁour
 = 
U£Cﬁour
::
Auto
;

4679 
	gWaôF‹Key¥ess
::
Whí
 
waôF‹Key¥ess
 = 
WaôF‹Key¥ess
::
Nevî
;

4681 
	g°d
::
°rög
 
ouçutFûíame
;

4682 
	g°d
::
°rög
 
«me
;

4683 
	g°d
::
°rög
 
¥o˚ssName
;

4684 #i‚de‡
CATCH_CONFIG_DEFAULT_REPORTER


4685 
	#CATCH_CONFIG_DEFAULT_REPORTER
 "c⁄sﬁe"

	)

4687 
	g°d
::
°rög
 
ªp‹ãrName
 = 
CATCH_CONFIG_DEFAULT_REPORTER
;

4688 #unde‡
CATCH_CONFIG_DEFAULT_REPORTER


4690 
	g°d
::
ve˘‹
<
°d
::
°rög
> 
ã°sOrTags
;

4691 
	g°d
::
ve˘‹
<
°d
::
°rög
> 
£˘i⁄sToRun
;

4694 ˛as†
	cC⁄fig
 : 
public
 
IC⁄fig
 {

4695 
public
:

4697 
C⁄fig
() = ;

4698 
C⁄fig
–
C⁄figD©a
 c⁄°& 
d©a
 );

4699 
	gvútuÆ
 ~
C⁄fig
() = ;

4701 
	g°d
::
°rög
 c⁄°& 
gëFûíame
() const;

4703 
boﬁ
 
li°Te°s
() const;

4704 
boﬁ
 
li°Te°NamesO∆y
() const;

4705 
boﬁ
 
li°Tags
() const;

4706 
boﬁ
 
li°Rï‹ãrs
() const;

4708 
	g°d
::
°rög
 
gëPro˚ssName
() const;

4709 
	g°d
::
°rög
 c⁄°& 
gëRï‹ãrName
() const;

4711 
	g°d
::
ve˘‹
<
°d
::
°rög
> c⁄°& 
gëTe°sOrTags
() const;

4712 
	g°d
::
ve˘‹
<
°d
::
°rög
> c⁄°& 
gëSe˘i⁄sToRun
(Ëc⁄° 
ovîride
;

4714 
vútuÆ
 
Te°S≥c
 c⁄°& 
ã°S≥c
(Ëc⁄° 
	govîride
;

4715 
boﬁ
 
hasTe°Fûãrs
(Ëc⁄° 
	govîride
;

4717 
boﬁ
 
showHñp
() const;

4720 
boﬁ
 
ÆlowThrows
(Ëc⁄° 
	govîride
;

4721 
	g°d
::
o°ªam
& 
°ªam
(Ëc⁄° 
ovîride
;

4722 
	g°d
::
°rög
 
«me
(Ëc⁄° 
ovîride
;

4723 
boﬁ
 
ö˛udeSuc˚ssfulResu…s
(Ëc⁄° 
	govîride
;

4724 
boﬁ
 
w¨nAboutMissögAs£πi⁄s
(Ëc⁄° 
	govîride
;

4725 
boﬁ
 
w¨nAboutNoTe°s
(Ëc⁄° 
	govîride
;

4726 
	gShowDuøti⁄s
::
OrNŸ
 
showDuøti⁄s
(Ëc⁄° 
ovîride
;

4727 
	gRunTe°s
::
InWh©Ordî
 
runOrdî
(Ëc⁄° 
ovîride
;

4728 
∫gSìd
(Ëc⁄° 
	govîride
;

4729 
bíchm¨kResﬁuti⁄Mu…ùÀ
(Ëc⁄° 
	govîride
;

4730 
	gU£Cﬁour
::
YesOrNo
 
u£Cﬁour
(Ëc⁄° 
ovîride
;

4731 
boﬁ
 
shouldDebugBªak
(Ëc⁄° 
	govîride
;

4732 
ab‹tA·î
(Ëc⁄° 
	govîride
;

4733 
boﬁ
 
showInvisibÀs
(Ëc⁄° 
	govîride
;

4734 
Vîbosôy
 
vîbosôy
(Ëc⁄° 
	govîride
;

4736 
	g¥iv©e
:

4738 
ISåóm
 c⁄°* 
›íSåóm
();

4739 
C⁄figD©a
 
	gm_d©a
;

4741 
	g°d
::
unique_±r
<
ISåóm
 c⁄°> 
m_°ªam
;

4742 
Te°S≥c
 
	gm_ã°S≥c
;

4743 
boﬁ
 
	gm_hasTe°Fûãrs
 = 
Ál£
;

4751 
	~<°rög
>

4753 
«me•a˚
 
	gC©ch
 {

4755 
	sAs£πi⁄Resu…D©a


4757 
As£πi⁄Resu…D©a
(Ë
dñëe
;

4759 
As£πi⁄Resu…D©a
–
Resu…Was
::
OfTy≥
 
_ªsu…Ty≥
, 
LazyEx¥essi⁄
 c⁄°& 
_œzyEx¥essi⁄
 );

4761 
	g°d
::
°rög
 
mesßge
;

4762 
muèbÀ
 
	g°d
::
°rög
 
ªc⁄°ru˘edEx¥essi⁄
;

4763 
LazyEx¥essi⁄
 
	gœzyEx¥essi⁄
;

4764 
	gResu…Was
::
OfTy≥
 
ªsu…Ty≥
;

4766 
	g°d
::
°rög
 
ªc⁄°ru˘Ex¥essi⁄
() const;

4769 ˛as†
	cAs£πi⁄Resu…
 {

4770 
	gpublic
:

4771 
As£πi⁄Resu…
(Ë
dñëe
;

4772 
As£πi⁄Resu…
–
As£πi⁄Info
 c⁄°& 
öfo
, 
As£πi⁄Resu…D©a
 c⁄°& 
d©a
 );

4774 
boﬁ
 
isOk
() const;

4775 
boﬁ
 
suc˚eded
() const;

4776 
	gResu…Was
::
OfTy≥
 
gëResu…Ty≥
() const;

4777 
boﬁ
 
hasEx¥essi⁄
() const;

4778 
boﬁ
 
hasMesßge
() const;

4779 
	g°d
::
°rög
 
gëEx¥essi⁄
() const;

4780 
	g°d
::
°rög
 
gëEx¥essi⁄InMa¸o
() const;

4781 
boﬁ
 
hasEx∑ndedEx¥essi⁄
() const;

4782 
	g°d
::
°rög
 
gëEx∑ndedEx¥essi⁄
() const;

4783 
	g°d
::
°rög
 
gëMesßge
() const;

4784 
Sour˚LöeInfo
 
gëSour˚Info
() const;

4785 
SåögRef
 
gëTe°Ma¸oName
() const;

4788 
As£πi⁄Info
 
	gm_öfo
;

4789 
As£πi⁄Resu…D©a
 
	gm_ªsu…D©a
;

4797 
«me•a˚
 
	gC©ch
 {

4800 
	gãm∂©e
<
ty≥«me
 
	gT
>

4801 ˛as†
	cO±i⁄
 {

4802 
	gpublic
:

4803 
O±i⁄
(Ë: 
nuŒabÀVÆue
–
nuŒ±r
 ) {}

4804 
O±i⁄
–
T
 c⁄°& 
_vÆue
 )

4805 : 
nuŒabÀVÆue
–
√w
–
°‹age
 ) 
T
–
_vÆue
 ) )

4807 
O±i⁄
–O±i⁄ c⁄°& 
_Ÿhî
 )

4808 : 
nuŒabÀVÆue
–
_Ÿhî
 ? 
√w
–
°‹age
 ) 
T
–*_Ÿhî ) : 
nuŒ±r
 )

4811 ~
O±i⁄
() {

4812 
ª£t
();

4815 
	gO±i⁄
& 
	g›î©‹
–
O±i⁄
 c⁄°& 
_Ÿhî
 ) {

4816 if–&
_Ÿhî
 !
this
 ) {

4817 
ª£t
();

4818 if–
	g_Ÿhî
 )

4819 
	gnuŒabÀVÆue
 = 
√w
–
°‹age
 ) 
T
–*
_Ÿhî
 );

4821  *
	gthis
;

4823 
	gO±i⁄
& 
	g›î©‹
 = ( 
T
 c⁄°& 
_vÆue
 ) {

4824 
ª£t
();

4825 
	gnuŒabÀVÆue
 = 
√w
–
°‹age
 ) 
T
–
_vÆue
 );

4826  *
	gthis
;

4829 
ª£t
() {

4830 if–
	gnuŒabÀVÆue
 )

4831 
	gnuŒabÀVÆue
->~
T
();

4832 
	gnuŒabÀVÆue
 = 
nuŒ±r
;

4835 
	gT
& 
	g›î©‹
*(Ë{  *
	gnuŒabÀVÆue
; }

4836 
T
 c⁄°& 
	g›î©‹
*(Ëc⁄° {  *
	gnuŒabÀVÆue
; }

4837 
T
* 
	g›î©‹
->(Ë{  
	gnuŒabÀVÆue
; }

4838 c⁄° 
T
* 
	g›î©‹
->(Ëc⁄° {  
	gnuŒabÀVÆue
; }

4840 
T
 
vÆueOr
–T c⁄°& 
deÁu…VÆue
 ) const {

4841  
	gnuŒabÀVÆue
 ? *nuŒabÀVÆuê: 
deÁu…VÆue
;

4844 
boﬁ
 
some
(Ëc⁄° {  
	gnuŒabÀVÆue
 !
nuŒ±r
; }

4845 
boﬁ
 
n⁄e
(Ëc⁄° {  
	gnuŒabÀVÆue
 =
nuŒ±r
; }

4847 
boﬁ
 
	g›î©‹
 !(Ëc⁄° {  
	gnuŒabÀVÆue
 =
nuŒ±r
; }

4848 
ex∂icô
 
›î©‹
 
boﬁ
() const {

4849  
some
();

4852 
	g¥iv©e
:

4853 
T
 *
nuŒabÀVÆue
;

4854 
Æig«s
(
Æignof
(
T
)Ë
	g°‹age
[(T)];

4860 
	~<°rög
>

4861 
	~<iosfwd
>

4862 
	~<m≠
>

4863 
	~<£t
>

4864 
	~<mem‹y
>

4866 
«me•a˚
 
	gC©ch
 {

4868 
	sRï‹ãrC⁄fig
 {

4869 
ex∂icô
 
Rï‹ãrC⁄fig
–
IC⁄figPå
 c⁄°& 
_fuŒC⁄fig
 );

4871 
Rï‹ãrC⁄fig
–
IC⁄figPå
 c⁄°& 
_fuŒC⁄fig
, 
°d
::
o°ªam
& 
_°ªam
 );

4873 
	g°d
::
o°ªam
& 
°ªam
() const;

4874 
IC⁄figPå
 
fuŒC⁄fig
() const;

4876 
	g¥iv©e
:

4877 
°d
::
o°ªam
* 
m_°ªam
;

4878 
IC⁄figPå
 
	gm_fuŒC⁄fig
;

4881 
	sRï‹ãrPª„ªn˚s
 {

4882 
boﬁ
 
	gshouldRedúe˘StdOut
 = 
Ál£
;

4883 
boﬁ
 
	gshouldRï‹tAŒAs£πi⁄s
 = 
Ál£
;

4886 
	gãm∂©e
<
ty≥«me
 
	gT
>

4887 
	gLazySèt
 : 
O±i⁄
<
T
> {

4888 
LazySèt
& 
›î©‹
=–
T
 c⁄°& 
_vÆue
 ) {

4889 
O±i⁄
<
T
>::
›î©‹
=–
_vÆue
 );

4890 
	gu£d
 = 
Ál£
;

4891  *
	gthis
;

4893 
ª£t
() {

4894 
	gO±i⁄
<
	gT
>::
ª£t
();

4895 
	gu£d
 = 
Ál£
;

4897 
boﬁ
 
	gu£d
 = 
Ál£
;

4900 
	sTe°RunInfo
 {

4901 
Te°RunInfo
–
°d
::
°rög
 c⁄°& 
_«me
 );

4902 
	g°d
::
°rög
 
«me
;

4904 
	sGroupInfo
 {

4905 
GroupInfo
–
°d
::
°rög
 c⁄°& 
_«me
,

4906 
°d
::
size_t
 
_groupIndex
,

4907 
°d
::
size_t
 
_groupsCou¡
 );

4909 
	g°d
::
°rög
 
«me
;

4910 
	g°d
::
size_t
 
groupIndex
;

4911 
	g°d
::
size_t
 
groupsCou¡s
;

4914 
	sAs£πi⁄Sèts
 {

4915 
As£πi⁄Sèts
–
As£πi⁄Resu…
 c⁄°& 
_as£πi⁄Resu…
,

4916 
°d
::
ve˘‹
<
MesßgeInfo
> c⁄°& 
_öfoMesßges
,

4917 
TŸÆs
 c⁄°& 
_tŸÆs
 );

4919 
As£πi⁄Sèts
( AssertionStats const& ) = ;

4920 
As£πi⁄Sèts
( AssertionStats && ) = ;

4921 
	gAs£πi⁄Sèts
& 
	g›î©‹
 = ( 
As£πi⁄Sèts
 c⁄°& ) = 
dñëe
;

4922 
	gAs£πi⁄Sèts
& 
	g›î©‹
 = ( 
As£πi⁄Sèts
 && ) = 
dñëe
;

4923 
	gvútuÆ
 ~
As£πi⁄Sèts
();

4925 
As£πi⁄Resu…
 
	gas£πi⁄Resu…
;

4926 
	g°d
::
ve˘‹
<
MesßgeInfo
> 
öfoMesßges
;

4927 
TŸÆs
 
	gtŸÆs
;

4930 
	sSe˘i⁄Sèts
 {

4931 
Se˘i⁄Sèts
–
Se˘i⁄Info
 c⁄°& 
_£˘i⁄Info
,

4932 
Cou¡s
 c⁄°& 
_as£πi⁄s
,

4933 
_duøti⁄InSec⁄ds
,

4934 
boﬁ
 
_missögAs£πi⁄s
 );

4935 
Se˘i⁄Sèts
( SectionStats const& ) = ;

4936 
Se˘i⁄Sèts
( SectionStats && ) = ;

4937 
	gSe˘i⁄Sèts
& 
	g›î©‹
 = ( 
Se˘i⁄Sèts
 const& ) = ;

4938 
	gSe˘i⁄Sèts
& 
	g›î©‹
 = ( 
Se˘i⁄Sèts
 && ) = ;

4939 
	gvútuÆ
 ~
Se˘i⁄Sèts
();

4941 
Se˘i⁄Info
 
	g£˘i⁄Info
;

4942 
Cou¡s
 
	gas£πi⁄s
;

4943 
	gduøti⁄InSec⁄ds
;

4944 
boﬁ
 
	gmissögAs£πi⁄s
;

4947 
	sTe°Ca£Sèts
 {

4948 
Te°Ca£Sèts
–
Te°Ca£Info
 c⁄°& 
_ã°Info
,

4949 
TŸÆs
 c⁄°& 
_tŸÆs
,

4950 
°d
::
°rög
 c⁄°& 
_°dOut
,

4951 
°d
::
°rög
 c⁄°& 
_°dEº
,

4952 
boﬁ
 
_ab‹tög
 );

4954 
Te°Ca£Sèts
( TestCaseStats const& ) = ;

4955 
Te°Ca£Sèts
( TestCaseStats && ) = ;

4956 
	gTe°Ca£Sèts
& 
	g›î©‹
 = ( 
Te°Ca£Sèts
 const& ) = ;

4957 
	gTe°Ca£Sèts
& 
	g›î©‹
 = ( 
Te°Ca£Sèts
 && ) = ;

4958 
	gvútuÆ
 ~
Te°Ca£Sèts
();

4960 
Te°Ca£Info
 
	gã°Info
;

4961 
TŸÆs
 
	gtŸÆs
;

4962 
	g°d
::
°rög
 
°dOut
;

4963 
	g°d
::
°rög
 
°dEº
;

4964 
boﬁ
 
	gab‹tög
;

4967 
	sTe°GroupSèts
 {

4968 
Te°GroupSèts
–
GroupInfo
 c⁄°& 
_groupInfo
,

4969 
TŸÆs
 c⁄°& 
_tŸÆs
,

4970 
boﬁ
 
_ab‹tög
 );

4971 
Te°GroupSèts
–
GroupInfo
 c⁄°& 
_groupInfo
 );

4973 
Te°GroupSèts
( TestGroupStats const& ) = ;

4974 
Te°GroupSèts
( TestGroupStats && ) = ;

4975 
	gTe°GroupSèts
& 
	g›î©‹
 = ( 
Te°GroupSèts
 const& ) = ;

4976 
	gTe°GroupSèts
& 
	g›î©‹
 = ( 
Te°GroupSèts
 && ) = ;

4977 
	gvútuÆ
 ~
Te°GroupSèts
();

4979 
GroupInfo
 
	ggroupInfo
;

4980 
TŸÆs
 
	gtŸÆs
;

4981 
boﬁ
 
	gab‹tög
;

4984 
	sTe°RunSèts
 {

4985 
Te°RunSèts
–
Te°RunInfo
 c⁄°& 
_runInfo
,

4986 
TŸÆs
 c⁄°& 
_tŸÆs
,

4987 
boﬁ
 
_ab‹tög
 );

4989 
Te°RunSèts
( TestRunStats const& ) = ;

4990 
Te°RunSèts
( TestRunStats && ) = ;

4991 
	gTe°RunSèts
& 
	g›î©‹
 = ( 
Te°RunSèts
 const& ) = ;

4992 
	gTe°RunSèts
& 
	g›î©‹
 = ( 
Te°RunSèts
 && ) = ;

4993 
	gvútuÆ
 ~
Te°RunSèts
();

4995 
Te°RunInfo
 
	grunInfo
;

4996 
TŸÆs
 
	gtŸÆs
;

4997 
boﬁ
 
	gab‹tög
;

5000 
	sBíchm¨kInfo
 {

5001 
	g°d
::
°rög
 
«me
;

5003 
	sBíchm¨kSèts
 {

5004 
Bíchm¨kInfo
 
	göfo
;

5005 
	g°d
::
size_t
 
ôî©i⁄s
;

5006 
uöt64_t
 
	gñ≠£dTimeInN™o£c⁄ds
;

5009 
	sISåómögRï‹ãr
 {

5010 
	gvútuÆ
 ~
ISåómögRï‹ãr
() = ;

5016 
vútuÆ
 
Rï‹ãrPª„ªn˚s
 
gëPª„ªn˚s
() const = 0;

5018 
vútuÆ
 
noM©chögTe°Ca£s
–
°d
::
°rög
 c⁄°& 
•ec
 ) = 0;

5020 
vútuÆ
 
ã°RunSèπög
–
Te°RunInfo
 c⁄°& 
ã°RunInfo
 ) = 0;

5021 
vútuÆ
 
ã°GroupSèπög
–
GroupInfo
 c⁄°& 
groupInfo
 ) = 0;

5023 
vútuÆ
 
ã°Ca£Sèπög
–
Te°Ca£Info
 c⁄°& 
ã°Info
 ) = 0;

5024 
vútuÆ
 
£˘i⁄Sèπög
–
Se˘i⁄Info
 c⁄°& 
£˘i⁄Info
 ) = 0;

5027 
vútuÆ
 
bíchm¨kSèπög
–
Bíchm¨kInfo
 const& ) {}

5029 
vútuÆ
 
as£πi⁄Sèπög
–
As£πi⁄Info
 c⁄°& 
as£πi⁄Info
 ) = 0;

5032 
vútuÆ
 
boﬁ
 
as£πi⁄Ended
–
As£πi⁄Sèts
 c⁄°& 
as£πi⁄Sèts
 ) = 0;

5035 
vútuÆ
 
bíchm¨kEnded
–
Bíchm¨kSèts
 const& ) {}

5037 
vútuÆ
 
£˘i⁄Ended
–
Se˘i⁄Sèts
 c⁄°& 
£˘i⁄Sèts
 ) = 0;

5038 
vútuÆ
 
ã°Ca£Ended
–
Te°Ca£Sèts
 c⁄°& 
ã°Ca£Sèts
 ) = 0;

5039 
vútuÆ
 
ã°GroupEnded
–
Te°GroupSèts
 c⁄°& 
ã°GroupSèts
 ) = 0;

5040 
vútuÆ
 
ã°RunEnded
–
Te°RunSèts
 c⁄°& 
ã°RunSèts
 ) = 0;

5042 
vútuÆ
 
skùTe°
–
Te°Ca£Info
 c⁄°& 
ã°Info
 ) = 0;

5045 
vútuÆ
 
ÁèlEº‹Encou¡îed
–
SåögRef
 
«me
 );

5047 
vútuÆ
 
boﬁ
 
isMu…i
() const;

5049 
usög
 
	gISåómögRï‹ãrPå
 = 
°d
::
unique_±r
<
ISåómögRï‹ãr
>;

5051 
	sIRï‹ãrFa˘‹y
 {

5052 
	gvútuÆ
 ~
IRï‹ãrFa˘‹y
();

5053 
vútuÆ
 
ISåómögRï‹ãrPå
 
¸óã
–
Rï‹ãrC⁄fig
 c⁄°& 
c⁄fig
 ) const = 0;

5054 
vútuÆ
 
	g°d
::
°rög
 
gëDes¸ùti⁄
() const = 0;

5056 
usög
 
	gIRï‹ãrFa˘‹yPå
 = 
°d
::
sh¨ed_±r
<
IRï‹ãrFa˘‹y
>;

5058 
	sIRï‹ãrRegi°ry
 {

5059 
usög
 
	gFa˘‹yM≠
 = 
°d
::
m≠
<°d::
°rög
, 
	gIRï‹ãrFa˘‹yPå
>;

5060 
usög
 
	gLi°íîs
 = 
°d
::
ve˘‹
<
IRï‹ãrFa˘‹yPå
>;

5062 
	gvútuÆ
 ~
IRï‹ãrRegi°ry
();

5063 
vútuÆ
 
ISåómögRï‹ãrPå
 
¸óã
–
°d
::
°rög
 c⁄°& 
«me
, 
IC⁄figPå
 c⁄°& 
c⁄fig
 ) const = 0;

5064 
vútuÆ
 
Fa˘‹yM≠
 c⁄°& 
gëFa˘‹õs
() const = 0;

5065 
vútuÆ
 
Li°íîs
 c⁄°& 
gëLi°íîs
() const = 0;

5071 
	~<Æg‹ôhm
>

5072 
	~<c°rög
>

5073 
	~<cÊﬂt
>

5074 
	~<c°dio
>

5075 
	~<ˇs£π
>

5076 
	~<mem‹y
>

5077 
	~<o°ªam
>

5079 
«me•a˚
 
	gC©ch
 {

5080 
¥ï¨eEx∑ndedEx¥essi⁄
(
As£πi⁄Resu…
& 
ªsu…
);

5083 
	g°d
::
°rög
 
gëF‹m©ãdDuøti⁄
–
duøti⁄
 );

5085 
	gãm∂©e
<
ty≥«me
 
	gDîivedT
>

5086 
	gSåómögRï‹ãrBa£
 : 
ISåómögRï‹ãr
 {

5088 
SåómögRï‹ãrBa£
–
Rï‹ãrC⁄fig
 c⁄°& 
_c⁄fig
 )

5089 : 
m_c⁄fig
–
_c⁄fig
.
fuŒC⁄fig
() ),

5090 
°ªam
–
_c⁄fig
.stream() )

5092 
	gm_ªp‹ãrPªfs
.
	gshouldRedúe˘StdOut
 = 
Ál£
;

5093 if–!
	gDîivedT
::
gëSuµ‹ãdVîbosôõs
().
cou¡
–
m_c⁄fig
->
vîbosôy
() ) )

5094 
CATCH_ERROR
( "VerbosityÜevelÇot supported byÅhisÑeporter" );

5097 
Rï‹ãrPª„ªn˚s
 
gëPª„ªn˚s
(Ëc⁄° 
	govîride
 {

5098  
	gm_ªp‹ãrPªfs
;

5101 
	g°d
::
£t
<
Vîbosôy
> 
gëSuµ‹ãdVîbosôõs
() {

5102  { 
Vîbosôy
::
N‹mÆ
 };

5105 ~
SåómögRï‹ãrBa£
(Ë
	govîride
 = ;

5107 
noM©chögTe°Ca£s
(
°d
::
°rög
 c⁄°&Ë
ovîride
 {}

5109 
ã°RunSèπög
(
Te°RunInfo
 c⁄°& 
_ã°RunInfo
Ë
ovîride
 {

5110 
cuºítTe°RunInfo
 = 
_ã°RunInfo
;

5112 
ã°GroupSèπög
(
GroupInfo
 c⁄°& 
_groupInfo
Ë
	govîride
 {

5113 
	gcuºítGroupInfo
 = 
_groupInfo
;

5116 
ã°Ca£Sèπög
(
Te°Ca£Info
 c⁄°& 
_ã°Info
Ë
	govîride
 {

5117 
	gcuºítTe°Ca£Info
 = 
_ã°Info
;

5119 
£˘i⁄Sèπög
(
Se˘i⁄Info
 c⁄°& 
_£˘i⁄Info
Ë
	govîride
 {

5120 
	gm_£˘i⁄Sèck
.
push_back
(
_£˘i⁄Info
);

5123 
£˘i⁄Ended
(
Se˘i⁄Sèts
 c⁄°& ) 
	govîride
 {

5124 
	gm_£˘i⁄Sèck
.
p›_back
();

5126 
ã°Ca£Ended
(
Te°Ca£Sèts
 c⁄°& ) 
	govîride
 {

5127 
	gcuºítTe°Ca£Info
.
ª£t
();

5129 
ã°GroupEnded
(
Te°GroupSèts
 c⁄°& ) 
	govîride
 {

5130 
	gcuºítGroupInfo
.
ª£t
();

5132 
ã°RunEnded
(
Te°RunSèts
 c⁄°& ) 
	govîride
 {

5133 
	gcuºítTe°Ca£Info
.
ª£t
();

5134 
	gcuºítGroupInfo
.
ª£t
();

5135 
	gcuºítTe°RunInfo
.
ª£t
();

5138 
skùTe°
(
Te°Ca£Info
 c⁄°&Ë
	govîride
 {

5143 
IC⁄figPå
 
	gm_c⁄fig
;

5144 
	g°d
::
o°ªam
& 
°ªam
;

5146 
	gLazySèt
<
	gTe°RunInfo
> 
	gcuºítTe°RunInfo
;

5147 
	gLazySèt
<
	gGroupInfo
> 
	gcuºítGroupInfo
;

5148 
	gLazySèt
<
	gTe°Ca£Info
> 
	gcuºítTe°Ca£Info
;

5150 
	g°d
::
ve˘‹
<
Se˘i⁄Info
> 
m_£˘i⁄Sèck
;

5151 
Rï‹ãrPª„ªn˚s
 
	gm_ªp‹ãrPªfs
;

5154 
	gãm∂©e
<
ty≥«me
 
	gDîivedT
>

5155 
	gCumuœtiveRï‹ãrBa£
 : 
ISåómögRï‹ãr
 {

5156 
ãm∂©e
<
ty≥«me
 
T
,Åy≥«mê
	gChûdNodeT
>

5157 
	sNode
 {

5158 
ex∂icô
 
Node
–
T
 c⁄°& 
_vÆue
 ) : 
vÆue
( _value ) {}

5159 
vútuÆ
 ~
Node
() {}

5161 
usög
 
ChûdNodes
 = 
°d
::
ve˘‹
<°d::
sh¨ed_±r
<
ChûdNodeT
>>;

5162 
T
 
	gvÆue
;

5163 
ChûdNodes
 
	gchûdªn
;

5165 
	sSe˘i⁄Node
 {

5166 
ex∂icô
 
Se˘i⁄Node
(
Se˘i⁄Sèts
 c⁄°& 
_°©s
Ë: 
°©s
(_stats) {}

5167 
vútuÆ
 ~
Se˘i⁄Node
() = ;

5169 
boﬁ
 
	g›î©‹
 =(
Se˘i⁄Node
 c⁄°& 
Ÿhî
) const {

5170  
°©s
.
£˘i⁄Info
.
löeInfo
 =
Ÿhî
.stats.sectionInfo.lineInfo;

5172 
boﬁ
 
	g›î©‹
 =(
°d
::
sh¨ed_±r
<
Se˘i⁄Node
> c⁄°& 
Ÿhî
) const {

5173  
›î©‹
==(*
Ÿhî
);

5176 
Se˘i⁄Sèts
 
	g°©s
;

5177 
usög
 
	gChûdSe˘i⁄s
 = 
°d
::
ve˘‹
<°d::
sh¨ed_±r
<
Se˘i⁄Node
>>;

5178 
usög
 
	gAs£πi⁄s
 = 
°d
::
ve˘‹
<
As£πi⁄Sèts
>;

5179 
ChûdSe˘i⁄s
 
	gchûdSe˘i⁄s
;

5180 
As£πi⁄s
 
	gas£πi⁄s
;

5181 
	g°d
::
°rög
 
°dOut
;

5182 
	g°d
::
°rög
 
°dEº
;

5185 
	sBySe˘i⁄Info
 {

5186 
BySe˘i⁄Info
–
Se˘i⁄Info
 c⁄°& 
Ÿhî
 ) : 
m_Ÿhî
( other ) {}

5187 
BySe˘i⁄Info
–BySe˘i⁄Infÿc⁄°& 
Ÿhî
 ) : 
m_Ÿhî
( other.m_other ) {}

5188 
boﬁ
 
›î©‹
(Ë(
°d
::
sh¨ed_±r
<
Se˘i⁄Node
> c⁄°& 
node
) const {

5189  ((
node
->
°©s
.
£˘i⁄Info
.
«me
 =
m_Ÿhî
.name) &&

5190 (
node
->
°©s
.
£˘i⁄Info
.
löeInfo
 =
m_Ÿhî
.lineInfo));

5192 
	g›î©‹
=(
BySe˘i⁄Info
 c⁄°&Ë
dñëe
;

5194 
	g¥iv©e
:

5195 
Se˘i⁄Info
 c⁄°& 
m_Ÿhî
;

5198 
usög
 
	gTe°Ca£Node
 = 
Node
<
Te°Ca£Sèts
, 
	gSe˘i⁄Node
>;

5199 
usög
 
	gTe°GroupNode
 = 
Node
<
Te°GroupSèts
, 
	gTe°Ca£Node
>;

5200 
usög
 
	gTe°RunNode
 = 
Node
<
Te°RunSèts
, 
	gTe°GroupNode
>;

5202 
CumuœtiveRï‹ãrBa£
–
Rï‹ãrC⁄fig
 c⁄°& 
_c⁄fig
 )

5203 : 
m_c⁄fig
–
_c⁄fig
.
fuŒC⁄fig
() ),

5204 
°ªam
–
_c⁄fig
.stream() )

5206 
	gm_ªp‹ãrPªfs
.
	gshouldRedúe˘StdOut
 = 
Ál£
;

5207 if–!
	gDîivedT
::
gëSuµ‹ãdVîbosôõs
().
cou¡
–
m_c⁄fig
->
vîbosôy
() ) )

5208 
CATCH_ERROR
( "VerbosityÜevelÇot supported byÅhisÑeporter" );

5210 ~
CumuœtiveRï‹ãrBa£
(Ë
	govîride
 = ;

5212 
Rï‹ãrPª„ªn˚s
 
gëPª„ªn˚s
(Ëc⁄° 
	govîride
 {

5213  
	gm_ªp‹ãrPªfs
;

5216 
	g°d
::
£t
<
Vîbosôy
> 
gëSuµ‹ãdVîbosôõs
() {

5217  { 
Vîbosôy
::
N‹mÆ
 };

5220 
ã°RunSèπög
–
Te°RunInfo
 c⁄°& ) 
	govîride
 {}

5221 
ã°GroupSèπög
–
GroupInfo
 c⁄°& ) 
	govîride
 {}

5223 
ã°Ca£Sèπög
–
Te°Ca£Info
 c⁄°& ) 
	govîride
 {}

5225 
£˘i⁄Sèπög
–
Se˘i⁄Info
 c⁄°& 
£˘i⁄Info
 ) 
	govîride
 {

5226 
Se˘i⁄Sèts
 
öcom∂ëeSèts
–
£˘i⁄Info
, 
Cou¡s
(), 0, 
Ál£
 );

5227 
	g°d
::
sh¨ed_±r
<
Se˘i⁄Node
> 
node
;

5228 if–
	gm_£˘i⁄Sèck
.
em±y
() ) {

5229 if–!
	gm_roŸSe˘i⁄
 )

5230 
	gm_roŸSe˘i⁄
 = 
°d
::
make_sh¨ed
<
Se˘i⁄Node
>–
öcom∂ëeSèts
 );

5231 
	gnode
 = 
m_roŸSe˘i⁄
;

5234 
	gSe˘i⁄Node
& 
	g∑ª¡Node
 = *
m_£˘i⁄Sèck
.
back
();

5235 autÿ
	gô
 =

5236 
°d
::
föd_if
–
∑ª¡Node
.
chûdSe˘i⁄s
.
begö
(),

5237 
∑ª¡Node
.
chûdSe˘i⁄s
.
íd
(),

5238 
BySe˘i⁄Info
–
£˘i⁄Info
 ) );

5239 if–
	gô
 =
∑ª¡Node
.
chûdSe˘i⁄s
.
íd
() ) {

5240 
node
 = 
°d
::
make_sh¨ed
<
Se˘i⁄Node
>–
öcom∂ëeSèts
 );

5241 
	g∑ª¡Node
.
	gchûdSe˘i⁄s
.
push_back
–
node
 );

5244 
	gnode
 = *
ô
;

5246 
	gm_£˘i⁄Sèck
.
push_back
–
node
 );

5247 
	gm_dì≥°Se˘i⁄
 = 
°d
::
move
(
node
);

5250 
as£πi⁄Sèπög
(
As£πi⁄Info
 c⁄°&Ë
	govîride
 {}

5252 
boﬁ
 
as£πi⁄Ended
(
As£πi⁄Sèts
 c⁄°& 
as£πi⁄Sèts
Ë
	govîride
 {

5253 
as£π
(!
m_£˘i⁄Sèck
.
em±y
());

5259 
¥ï¨eEx∑ndedEx¥essi⁄
(
c⁄°_ˇ°
<
As£πi⁄Resu…
&>–
as£πi⁄Sèts
.
as£πi⁄Resu…
 ) );

5260 
	gSe˘i⁄Node
& 
	g£˘i⁄Node
 = *
m_£˘i⁄Sèck
.
back
();

5261 
	g£˘i⁄Node
.
	gas£πi⁄s
.
push_back
(
as£πi⁄Sèts
);

5262  
	gåue
;

5264 
£˘i⁄Ended
(
Se˘i⁄Sèts
 c⁄°& 
£˘i⁄Sèts
Ë
	govîride
 {

5265 
as£π
(!
m_£˘i⁄Sèck
.
em±y
());

5266 
	gSe˘i⁄Node
& 
	gnode
 = *
m_£˘i⁄Sèck
.
back
();

5267 
	gnode
.
	g°©s
 = 
£˘i⁄Sèts
;

5268 
	gm_£˘i⁄Sèck
.
p›_back
();

5270 
ã°Ca£Ended
(
Te°Ca£Sèts
 c⁄°& 
ã°Ca£Sèts
Ë
	govîride
 {

5271 autÿ
	gnode
 = 
°d
::
make_sh¨ed
<
Te°Ca£Node
>(
ã°Ca£Sèts
);

5272 
as£π
(
m_£˘i⁄Sèck
.
size
() == 0);

5273 
	gnode
->
	gchûdªn
.
push_back
(
m_roŸSe˘i⁄
);

5274 
	gm_ã°Ca£s
.
push_back
(
node
);

5275 
	gm_roŸSe˘i⁄
.
ª£t
();

5277 
as£π
(
m_dì≥°Se˘i⁄
);

5278 
	gm_dì≥°Se˘i⁄
->
	g°dOut
 = 
ã°Ca£Sèts
.
°dOut
;

5279 
	gm_dì≥°Se˘i⁄
->
	g°dEº
 = 
ã°Ca£Sèts
.
°dEº
;

5281 
ã°GroupEnded
(
Te°GroupSèts
 c⁄°& 
ã°GroupSèts
Ë
	govîride
 {

5282 autÿ
	gnode
 = 
°d
::
make_sh¨ed
<
Te°GroupNode
>(
ã°GroupSèts
);

5283 
	gnode
->
	gchûdªn
.
sw≠
(
m_ã°Ca£s
);

5284 
	gm_ã°Groups
.
push_back
(
node
);

5286 
ã°RunEnded
(
Te°RunSèts
 c⁄°& 
ã°RunSèts
Ë
	govîride
 {

5287 autÿ
	gnode
 = 
°d
::
make_sh¨ed
<
Te°RunNode
>(
ã°RunSèts
);

5288 
	gnode
->
	gchûdªn
.
sw≠
(
m_ã°Groups
);

5289 
	gm_ã°Runs
.
push_back
(
node
);

5290 
ã°RunEndedCumuœtive
();

5292 
vútuÆ
 
ã°RunEndedCumuœtive
() = 0;

5294 
skùTe°
(
Te°Ca£Info
 c⁄°&Ë
	govîride
 {}

5296 
IC⁄figPå
 
	gm_c⁄fig
;

5297 
	g°d
::
o°ªam
& 
°ªam
;

5298 
	g°d
::
ve˘‹
<
As£πi⁄Sèts
> 
m_as£πi⁄s
;

5299 
	g°d
::
ve˘‹
<
°d
::ve˘‹<°d::
sh¨ed_±r
<
Se˘i⁄Node
>>> 
m_£˘i⁄s
;

5300 
	g°d
::
ve˘‹
<
°d
::
sh¨ed_±r
<
Te°Ca£Node
>> 
m_ã°Ca£s
;

5301 
	g°d
::
ve˘‹
<
°d
::
sh¨ed_±r
<
Te°GroupNode
>> 
m_ã°Groups
;

5303 
	g°d
::
ve˘‹
<
°d
::
sh¨ed_±r
<
Te°RunNode
>> 
m_ã°Runs
;

5305 
	g°d
::
sh¨ed_±r
<
Se˘i⁄Node
> 
m_roŸSe˘i⁄
;

5306 
	g°d
::
sh¨ed_±r
<
Se˘i⁄Node
> 
m_dì≥°Se˘i⁄
;

5307 
	g°d
::
ve˘‹
<
°d
::
sh¨ed_±r
<
Se˘i⁄Node
>> 
m_£˘i⁄Sèck
;

5308 
Rï‹ãrPª„ªn˚s
 
	gm_ªp‹ãrPªfs
;

5311 
	gãm∂©e
<
	gC
>

5312 c⁄°* 
gëLöeOfCh¨s
() {

5313 
	glöe
[
CATCH_CONFIG_CONSOLE_WIDTH
] = {0};

5314 if–!*
	glöe
 ) {

5315 
	g°d
::
mem£t
–
löe
, 
C
, 
CATCH_CONFIG_CONSOLE_WIDTH
-1 );

5316 
	glöe
[
CATCH_CONFIG_CONSOLE_WIDTH
-1] = 0;

5318  
	glöe
;

5321 
	gTe°EvítLi°íîBa£
 : 
SåómögRï‹ãrBa£
<
Te°EvítLi°íîBa£
> {

5322 
Te°EvítLi°íîBa£
–
Rï‹ãrC⁄fig
 c⁄°& 
_c⁄fig
 );

5324 
	g°d
::
£t
<
Vîbosôy
> 
gëSuµ‹ãdVîbosôõs
();

5326 
as£πi⁄Sèπög
(
As£πi⁄Info
 c⁄°&Ë
	govîride
;

5327 
boﬁ
 
as£πi⁄Ended
(
As£πi⁄Sèts
 c⁄°&Ë
	govîride
;

5335 
«me•a˚
 
	gC©ch
 {

5337 
	sCﬁour
 {

5338 
	eCode
 {

5339 
	gN⁄e
 = 0,

5341 
	gWhôe
,

5342 
	gRed
,

5343 
	gGªí
,

5344 
	gBlue
,

5345 
	gCy™
,

5346 
	gYñlow
,

5347 
	gGªy
,

5349 
	gBright
 = 0x10,

5351 
	gBrightRed
 = 
Bright
 | 
Red
,

5352 
	gBrightGªí
 = 
Bright
 | 
Gªí
,

5353 
	gLightGªy
 = 
Bright
 | 
Gªy
,

5354 
	gBrightWhôe
 = 
Bright
 | 
Whôe
,

5355 
	gBrightYñlow
 = 
Bright
 | 
Yñlow
,

5358 
	gFûeName
 = 
LightGªy
,

5359 
	gW¨nög
 = 
BrightYñlow
,

5360 
	gResu…Eº‹
 = 
BrightRed
,

5361 
	gResu…Suc˚ss
 = 
BrightGªí
,

5362 
	gResu…Ex≥˘edFaûuª
 = 
W¨nög
,

5364 
	gEº‹
 = 
BrightRed
,

5365 
	gSuc˚ss
 = 
Gªí
,

5367 
	gOrigöÆEx¥essi⁄
 = 
Cy™
,

5368 
	gRec⁄°ru˘edEx¥essi⁄
 = 
BrightYñlow
,

5370 
	gSec⁄d¨yText
 = 
LightGªy
,

5371 
	gHódîs
 = 
Whôe


5375 
Cﬁour
–
Code
 
_cﬁourCode
 );

5376 
Cﬁour
–Cﬁour&& 
Ÿhî
 ) 
	gn€x˚±
;

5377 
	gCﬁour
& 
	g›î©‹
=–
Cﬁour
&& 
Ÿhî
 ) 
n€x˚±
;

5378 ~
Cﬁour
();

5381 
u£
–
Code
 
_cﬁourCode
 );

5383 
	g¥iv©e
:

5384 
boﬁ
 
m_moved
 = 
Ál£
;

5387 
	g°d
::
o°ªam
& 
›î©‹
 << ( 
°d
::o°ªam& 
os
, 
Cﬁour
 const& );

5395 
«me•a˚
 
	gC©ch
 {

5397 
	gãm∂©e
<
ty≥«me
 
	gT
>

5398 ˛as†
	cRï‹ãrRegi°ør
 {

5400 ˛as†
	cRï‹ãrFa˘‹y
 : 
public
 
IRï‹ãrFa˘‹y
 {

5402 
vútuÆ
 
ISåómögRï‹ãrPå
 
¸óã
–
Rï‹ãrC⁄fig
 c⁄°& 
c⁄fig
 ) c⁄° 
ovîride
 {

5403  
°d
::
unique_±r
<
T
>–
√w
 T–
c⁄fig
 ) );

5406 
vútuÆ
 
	g°d
::
°rög
 
gëDes¸ùti⁄
(Ëc⁄° 
ovîride
 {

5407  
T
::
gëDes¸ùti⁄
();

5411 
	gpublic
:

5413 
ex∂icô
 
Rï‹ãrRegi°ør
–
°d
::
°rög
 c⁄°& 
«me
 ) {

5414 
gëMuèbÀRegi°ryHub
().
ªgi°îRï‹ãr
–
«me
, 
°d
::
make_sh¨ed
<
Rï‹ãrFa˘‹y
>() );

5418 
	gãm∂©e
<
ty≥«me
 
	gT
>

5419 ˛as†
	cLi°íîRegi°ør
 {

5421 ˛as†
	cLi°íîFa˘‹y
 : 
public
 
IRï‹ãrFa˘‹y
 {

5423 
vútuÆ
 
ISåómögRï‹ãrPå
 
¸óã
–
Rï‹ãrC⁄fig
 c⁄°& 
c⁄fig
 ) c⁄° 
ovîride
 {

5424  
°d
::
unique_±r
<
T
>–
√w
 T–
c⁄fig
 ) );

5426 
vútuÆ
 
	g°d
::
°rög
 
gëDes¸ùti⁄
(Ëc⁄° 
ovîride
 {

5427  
°d
::
°rög
();

5431 
	gpublic
:

5433 
Li°íîRegi°ør
() {

5434 
gëMuèbÀRegi°ryHub
().
ªgi°îLi°íî
–
°d
::
make_sh¨ed
<
Li°íîFa˘‹y
>() );

5439 #i‡!
deföed
(
CATCH_CONFIG_DISABLE
)

5441 
	#CATCH_REGISTER_REPORTER
–
«me
, 
ªp‹ãrTy≥
 ) \

5442 
CATCH_INTERNAL_SUPPRESS_GLOBALS_WARNINGS
 \

5443 
«me•a˚
{ 
C©ch
::
Rï‹ãrRegi°ør
<
ªp‹ãrTy≥
> 
ˇtch_öã∫Æ_Regi°ørF‹
##
	`ªp‹ãrTy≥
–
«me
 ); } \

5444 
CATCH_INTERNAL_UNSUPPRESS_GLOBALS_WARNINGS


	)

5446 
	#CATCH_REGISTER_LISTENER
–
li°íîTy≥
 ) \

5447 
CATCH_INTERNAL_SUPPRESS_GLOBALS_WARNINGS
 \

5448 
«me•a˚
{ 
C©ch
::
Li°íîRegi°ør
<
li°íîTy≥
> 
ˇtch_öã∫Æ_Regi°ørF‹
##listenerType; } \

5449 
CATCH_INTERNAL_SUPPRESS_GLOBALS_WARNINGS


	)

5452 
	#CATCH_REGISTER_REPORTER
(
«me
, 
ªp‹ãrTy≥
)

	)

5453 
	#CATCH_REGISTER_LISTENER
(
li°íîTy≥
)

	)

5461 
«me•a˚
 
	gC©ch
 {

5463 
	gCom∑˘Rï‹ãr
 : 
SåómögRï‹ãrBa£
<
Com∑˘Rï‹ãr
> {

5465 
usög
 
SåómögRï‹ãrBa£
::StreamingReporterBase;

5467 ~
Com∑˘Rï‹ãr
(Ë
	govîride
;

5469 
	g°d
::
°rög
 
gëDes¸ùti⁄
();

5471 
Rï‹ãrPª„ªn˚s
 
gëPª„ªn˚s
(Ëc⁄° 
	govîride
;

5473 
noM©chögTe°Ca£s
(
°d
::
°rög
 c⁄°& 
•ec
Ë
ovîride
;

5475 
as£πi⁄Sèπög
(
As£πi⁄Info
 c⁄°&Ë
	govîride
;

5477 
boﬁ
 
as£πi⁄Ended
(
As£πi⁄Sèts
 c⁄°& 
_as£πi⁄Sèts
Ë
	govîride
;

5479 
£˘i⁄Ended
(
Se˘i⁄Sèts
 c⁄°& 
_£˘i⁄Sèts
Ë
	govîride
;

5481 
ã°RunEnded
(
Te°RunSèts
 c⁄°& 
_ã°RunSèts
Ë
	govîride
;

5490 #i‡
deföed
(
_MSC_VER
)

5491 #¥agm®
w¨nög
(
push
)

5492 #¥agm®
w¨nög
(
dißbÀ
:4061)

5497 
«me•a˚
 
	gC©ch
 {

5499 
	gSumm¨yCﬁumn
;

5500 
˛ass
 
	gTabÀPröãr
;

5502 
	gC⁄sﬁeRï‹ãr
 : 
SåómögRï‹ãrBa£
<
C⁄sﬁeRï‹ãr
> {

5503 
°d
::
unique_±r
<
TabÀPröãr
> 
m_èbÀPröãr
;

5505 
C⁄sﬁeRï‹ãr
(
Rï‹ãrC⁄fig
 c⁄°& 
c⁄fig
);

5506 ~
C⁄sﬁeRï‹ãr
(Ë
	govîride
;

5507 
	g°d
::
°rög
 
gëDes¸ùti⁄
();

5509 
noM©chögTe°Ca£s
(
°d
::
°rög
 c⁄°& 
•ec
Ë
ovîride
;

5511 
as£πi⁄Sèπög
(
As£πi⁄Info
 c⁄°&Ë
	govîride
;

5513 
boﬁ
 
as£πi⁄Ended
(
As£πi⁄Sèts
 c⁄°& 
_as£πi⁄Sèts
Ë
	govîride
;

5515 
£˘i⁄Sèπög
(
Se˘i⁄Info
 c⁄°& 
_£˘i⁄Info
Ë
	govîride
;

5516 
£˘i⁄Ended
(
Se˘i⁄Sèts
 c⁄°& 
_£˘i⁄Sèts
Ë
	govîride
;

5518 
bíchm¨kSèπög
(
Bíchm¨kInfo
 c⁄°& 
öfo
Ë
	govîride
;

5519 
bíchm¨kEnded
(
Bíchm¨kSèts
 c⁄°& 
°©s
Ë
	govîride
;

5521 
ã°Ca£Ended
(
Te°Ca£Sèts
 c⁄°& 
_ã°Ca£Sèts
Ë
	govîride
;

5522 
ã°GroupEnded
(
Te°GroupSèts
 c⁄°& 
_ã°GroupSèts
Ë
	govîride
;

5523 
ã°RunEnded
(
Te°RunSèts
 c⁄°& 
_ã°RunSèts
Ë
	govîride
;

5525 
	g¥iv©e
:

5527 
œzyPröt
();

5529 
œzyPrötWôhoutClosögBíchm¨kTabÀ
();

5530 
œzyPrötRunInfo
();

5531 
œzyPrötGroupInfo
();

5532 
¥ötTe°Ca£AndSe˘i⁄Hódî
();

5534 
¥ötClo£dHódî
(
°d
::
°rög
 c⁄°& 
_«me
);

5535 
¥ötO≥nHódî
(
°d
::
°rög
 c⁄°& 
_«me
);

5539 
¥ötHódîSåög
(
°d
::
°rög
 c⁄°& 
_°rög
, std::
size_t
 
ödít
 = 0);

5541 
¥ötTŸÆs
(
TŸÆs
 c⁄°& 
tŸÆs
);

5542 
¥ötSumm¨yRow
(
°d
::
°rög
 c⁄°& 
œbñ
, std::
ve˘‹
<
Summ¨yCﬁumn
> c⁄°& 
cﬁs
, std::
size_t
 
row
);

5544 
¥ötTŸÆsDividî
(
TŸÆs
 c⁄°& 
tŸÆs
);

5545 
¥ötSumm¨yDividî
();

5547 
	g¥iv©e
:

5548 
boﬁ
 
m_hódîPröãd
 = 
Ál£
;

5553 #i‡
deföed
(
_MSC_VER
)

5554 #¥agm®
w¨nög
(
p›
)

5562 
	~<ve˘‹
>

5564 
«me•a˚
 
	gC©ch
 {

5566 ˛as†
	cXmlEncode
 {

5567 
	gpublic
:

5568 
	eF‹Wh©
 { 
F‹TextNodes
, 
	gF‹Aâribuãs
 };

5570 
XmlEncode
–
°d
::
°rög
 c⁄°& 
°r
, 
F‹Wh©
 
f‹Wh©
 = 
F‹TextNodes
 );

5572 
ícodeTo
–
°d
::
o°ªam
& 
os
 ) const;

5574 
‰õnd
 
	g°d
::
o°ªam
& 
›î©‹
 << ( 
°d
::o°ªam& 
os
, 
XmlEncode
 c⁄°& 
	gxmlEncode
 );

5576 
	g¥iv©e
:

5577 
°d
::
°rög
 
m_°r
;

5578 
F‹Wh©
 
	gm_f‹Wh©
;

5581 ˛as†
	cXmlWrôî
 {

5582 
	gpublic
:

5584 ˛as†
	cSc›edEÀmít
 {

5585 
public
:

5586 
Sc›edEÀmít
–
XmlWrôî
* 
wrôî
 );

5588 
Sc›edEÀmít
–Sc›edEÀmít&& 
Ÿhî
 ) 
	gn€x˚±
;

5589 
	gSc›edEÀmít
& 
	g›î©‹
=–
Sc›edEÀmít
&& 
Ÿhî
 ) 
n€x˚±
;

5591 ~
Sc›edEÀmít
();

5593 
	gSc›edEÀmít
& 
wrôeText
–
°d
::
°rög
 c⁄°& 
ãxt
, 
boﬁ
 
ödít
 = 
åue
 );

5595 
	gãm∂©e
<
ty≥«me
 
	gT
>

5596 
	gSc›edEÀmít
& 
wrôeAâribuã
–
°d
::
°rög
 c⁄°& 
«me
, 
T
 c⁄°& 
©åibuã
 ) {

5597 
	gm_wrôî
->
wrôeAâribuã
–
«me
, 
©åibuã
 );

5598  *
	gthis
;

5601 
	g¥iv©e
:

5602 
muèbÀ
 
XmlWrôî
* 
m_wrôî
 = 
nuŒ±r
;

5605 
XmlWrôî
–
°d
::
o°ªam
& 
os
 = 
C©ch
::
cout
() );

5606 ~
XmlWrôî
();

5608 
XmlWrôî
–XmlWrôî c⁄°& ) = 
dñëe
;

5609 
	gXmlWrôî
& 
	g›î©‹
=–
XmlWrôî
 c⁄°& ) = 
dñëe
;

5611 
	gXmlWrôî
& 
°¨tEÀmít
–
°d
::
°rög
 c⁄°& 
«me
 );

5613 
Sc›edEÀmít
 
sc›edEÀmít
–
°d
::
°rög
 c⁄°& 
«me
 );

5615 
	gXmlWrôî
& 
ídEÀmít
();

5617 
	gXmlWrôî
& 
wrôeAâribuã
–
°d
::
°rög
 c⁄°& 
«me
, std::°rög c⁄°& 
©åibuã
 );

5619 
	gXmlWrôî
& 
wrôeAâribuã
–
°d
::
°rög
 c⁄°& 
«me
, 
boﬁ
 
©åibuã
 );

5621 
	gãm∂©e
<
ty≥«me
 
	gT
>

5622 
	gXmlWrôî
& 
wrôeAâribuã
–
°d
::
°rög
 c⁄°& 
«me
, 
T
 c⁄°& 
©åibuã
 ) {

5623 
ReußbÀSåögSåóm
 
	grss
;

5624 
	grss
 << 
	g©åibuã
;

5625  
wrôeAâribuã
–
«me
, 
rss
.
°r
() );

5628 
	gXmlWrôî
& 
wrôeText
–
°d
::
°rög
 c⁄°& 
ãxt
, 
boﬁ
 
ödít
 = 
åue
 );

5630 
	gXmlWrôî
& 
wrôeCommít
–
°d
::
°rög
 c⁄°& 
ãxt
 );

5632 
wrôeStyÀshìtRef
–
°d
::
°rög
 c⁄°& 
uæ
 );

5634 
	gXmlWrôî
& 
wrôeBœnkLöe
();

5636 
ísuªTagClo£d
();

5638 
	g¥iv©e
:

5640 
wrôeDe˛¨©i⁄
();

5642 
√wlöeIfNe˚sßry
();

5644 
boﬁ
 
	gm_ègIsO≥n
 = 
Ál£
;

5645 
boﬁ
 
	gm_√edsNewlöe
 = 
Ál£
;

5646 
	g°d
::
ve˘‹
<
°d
::
°rög
> 
m_ègs
;

5647 
	g°d
::
°rög
 
m_ödít
;

5648 
	g°d
::
o°ªam
& 
m_os
;

5654 
«me•a˚
 
	gC©ch
 {

5656 
˛ass
 
	gJunôRï‹ãr
 : 
public
 
CumuœtiveRï‹ãrBa£
<
JunôRï‹ãr
> {

5657 
public
:

5658 
JunôRï‹ãr
(
Rï‹ãrC⁄fig
 c⁄°& 
_c⁄fig
);

5660 ~
JunôRï‹ãr
(Ë
	govîride
;

5662 
	g°d
::
°rög
 
gëDes¸ùti⁄
();

5664 
noM©chögTe°Ca£s
(
°d
::
°rög
 c⁄°& ) 
ovîride
;

5666 
ã°RunSèπög
(
Te°RunInfo
 c⁄°& 
runInfo
Ë
	govîride
;

5668 
ã°GroupSèπög
(
GroupInfo
 c⁄°& 
groupInfo
Ë
	govîride
;

5670 
ã°Ca£Sèπög
(
Te°Ca£Info
 c⁄°& 
ã°Ca£Info
Ë
	govîride
;

5671 
boﬁ
 
as£πi⁄Ended
(
As£πi⁄Sèts
 c⁄°& 
as£πi⁄Sèts
Ë
	govîride
;

5673 
ã°Ca£Ended
(
Te°Ca£Sèts
 c⁄°& 
ã°Ca£Sèts
Ë
	govîride
;

5675 
ã°GroupEnded
(
Te°GroupSèts
 c⁄°& 
ã°GroupSèts
Ë
	govîride
;

5677 
ã°RunEndedCumuœtive
(Ë
	govîride
;

5679 
wrôeGroup
(
Te°GroupNode
 c⁄°& 
groupNode
, 
suôeTime
);

5681 
wrôeTe°Ca£
(
Te°Ca£Node
 c⁄°& 
ã°Ca£Node
);

5683 
wrôeSe˘i⁄
(
°d
::
°rög
 c⁄°& 
˛assName
,

5684 
°d
::
°rög
 c⁄°& 
roŸName
,

5685 
Se˘i⁄Node
 c⁄°& 
£˘i⁄Node
);

5687 
wrôeAs£πi⁄s
(
Se˘i⁄Node
 c⁄°& 
£˘i⁄Node
);

5688 
wrôeAs£πi⁄
(
As£πi⁄Sèts
 c⁄°& 
°©s
);

5690 
XmlWrôî
 
	gxml
;

5691 
Timî
 
	gsuôeTimî
;

5692 
	g°d
::
°rög
 
°dOutF‹Suôe
;

5693 
	g°d
::
°rög
 
°dEºF‹Suôe
;

5694 
	gu√x≥˘edEx˚±i⁄s
 = 0;

5695 
boﬁ
 
	gm_okToFaû
 = 
Ál£
;

5703 
«me•a˚
 
	gC©ch
 {

5704 
˛ass
 
	gXmlRï‹ãr
 : 
public
 
SåómögRï‹ãrBa£
<
XmlRï‹ãr
> {

5705 
public
:

5706 
XmlRï‹ãr
(
Rï‹ãrC⁄fig
 c⁄°& 
_c⁄fig
);

5708 ~
XmlRï‹ãr
(Ë
	govîride
;

5710 
	g°d
::
°rög
 
gëDes¸ùti⁄
();

5712 
vútuÆ
 
	g°d
::
°rög
 
gëStyÀshìtRef
() const;

5714 
wrôeSour˚Info
(
Sour˚LöeInfo
 c⁄°& 
sour˚Info
);

5716 
	gpublic
:

5718 
noM©chögTe°Ca£s
(
°d
::
°rög
 c⁄°& 
s
Ë
ovîride
;

5720 
ã°RunSèπög
(
Te°RunInfo
 c⁄°& 
ã°Info
Ë
	govîride
;

5722 
ã°GroupSèπög
(
GroupInfo
 c⁄°& 
groupInfo
Ë
	govîride
;

5724 
ã°Ca£Sèπög
(
Te°Ca£Info
 c⁄°& 
ã°Info
Ë
	govîride
;

5726 
£˘i⁄Sèπög
(
Se˘i⁄Info
 c⁄°& 
£˘i⁄Info
Ë
	govîride
;

5728 
as£πi⁄Sèπög
(
As£πi⁄Info
 c⁄°&Ë
	govîride
;

5730 
boﬁ
 
as£πi⁄Ended
(
As£πi⁄Sèts
 c⁄°& 
as£πi⁄Sèts
Ë
	govîride
;

5732 
£˘i⁄Ended
(
Se˘i⁄Sèts
 c⁄°& 
£˘i⁄Sèts
Ë
	govîride
;

5734 
ã°Ca£Ended
(
Te°Ca£Sèts
 c⁄°& 
ã°Ca£Sèts
Ë
	govîride
;

5736 
ã°GroupEnded
(
Te°GroupSèts
 c⁄°& 
ã°GroupSèts
Ë
	govîride
;

5738 
ã°RunEnded
(
Te°RunSèts
 c⁄°& 
ã°RunSèts
Ë
	govîride
;

5740 
	g¥iv©e
:

5741 
Timî
 
m_ã°Ca£Timî
;

5742 
XmlWrôî
 
	gm_xml
;

5743 
	gm_£˘i⁄Dïth
 = 0;

5755 #ifde‡
CATCH_IMPL


5758 #ifde‡
__˛™g__


5759 #¥agm®
˛™g
 
dügno°ic
 
push


5760 #¥agm®
˛™g
 
dügno°ic
 
ign‹ed
 "-Wweak-vtables"

5766 
	~<°rög
>

5767 
	~<ve˘‹
>

5768 
	~<mem‹y
>

5770 
«me•a˚
 
	gC©ch
 {

5771 
«me•a˚
 
	gTe°Ca£Tøckög
 {

5773 
	sNameAndLoˇti⁄
 {

5774 
	g°d
::
°rög
 
«me
;

5775 
Sour˚LöeInfo
 
	gloˇti⁄
;

5777 
NameAndLoˇti⁄
–
°d
::
°rög
 c⁄°& 
_«me
, 
Sour˚LöeInfo
 c⁄°& 
_loˇti⁄
 );

5780 
	gITøckî
;

5782 
usög
 
	gITøckîPå
 = 
°d
::
sh¨ed_±r
<
ITøckî
>;

5784 
	sITøckî
 {

5785 
	gvútuÆ
 ~
ITøckî
();

5788 
vútuÆ
 
NameAndLoˇti⁄
 c⁄°& 
«meAndLoˇti⁄
() const = 0;

5791 
vútuÆ
 
boﬁ
 
isCom∂ëe
() const = 0;

5792 
vútuÆ
 
boﬁ
 
isSuc˚ssfuŒyCom∂ëed
() const = 0;

5793 
vútuÆ
 
boﬁ
 
isO≥n
() const = 0;

5794 
vútuÆ
 
boﬁ
 
hasChûdªn
() const = 0;

5796 
vútuÆ
 
	gITøckî
& 
∑ª¡
() = 0;

5799 
vútuÆ
 
˛o£
() = 0;

5800 
vútuÆ
 
Áû
() = 0;

5801 
vútuÆ
 
m¨kAsNìdögAnŸhîRun
() = 0;

5803 
vútuÆ
 
addChûd
–
ITøckîPå
 c⁄°& 
chûd
 ) = 0;

5804 
vútuÆ
 
ITøckîPå
 
födChûd
–
NameAndLoˇti⁄
 c⁄°& 
«meAndLoˇti⁄
 ) = 0;

5805 
vútuÆ
 
›íChûd
() = 0;

5808 
vútuÆ
 
boﬁ
 
isSe˘i⁄Tøckî
() const = 0;

5809 
vútuÆ
 
boﬁ
 
isGíî©‹Tøckî
() const = 0;

5812 ˛as†
	cTøckîC⁄ãxt
 {

5814 
	eRunSèã
 {

5815 
	gNŸSèπed
,

5816 
	gExecutög
,

5817 
	gCom∂ëedCy˛e


5820 
ITøckîPå
 
	gm_roŸTøckî
;

5821 
ITøckî
* 
	gm_cuºítTøckî
 = 
nuŒ±r
;

5822 
RunSèã
 
	gm_runSèã
 = 
NŸSèπed
;

5824 
	gpublic
:

5826 
TøckîC⁄ãxt
& 
ö°™˚
();

5828 
	gITøckî
& 
°¨tRun
();

5829 
ídRun
();

5831 
°¨tCy˛e
();

5832 
com∂ëeCy˛e
();

5834 
boﬁ
 
com∂ëedCy˛e
() const;

5835 
	gITøckî
& 
cuºítTøckî
();

5836 
£tCuºítTøckî
–
ITøckî
* 
åackî
 );

5839 ˛as†
	cTøckîBa£
 : 
public
 
ITøckî
 {

5840 
¥Ÿe˘ed
:

5841 
	eCy˛eSèã
 {

5842 
NŸSèπed
,

5843 
	gExecutög
,

5844 
	gExecutögChûdªn
,

5845 
	gNìdsAnŸhîRun
,

5846 
	gCom∂ëedSuc˚ssfuŒy
,

5847 
	gFaûed


5850 
usög
 
	gChûdªn
 = 
°d
::
ve˘‹
<
ITøckîPå
>;

5851 
NameAndLoˇti⁄
 
	gm_«meAndLoˇti⁄
;

5852 
	gTøckîC⁄ãxt
& 
	gm_˘x
;

5853 
ITøckî
* 
	gm_∑ª¡
;

5854 
Chûdªn
 
	gm_chûdªn
;

5855 
Cy˛eSèã
 
	gm_runSèã
 = 
NŸSèπed
;

5857 
	gpublic
:

5858 
TøckîBa£
–
NameAndLoˇti⁄
 c⁄°& 
«meAndLoˇti⁄
, 
TøckîC⁄ãxt
& 
˘x
, 
ITøckî
* 
∑ª¡
 );

5860 
NameAndLoˇti⁄
 c⁄°& 
«meAndLoˇti⁄
(Ëc⁄° 
	govîride
;

5861 
boﬁ
 
isCom∂ëe
(Ëc⁄° 
	govîride
;

5862 
boﬁ
 
isSuc˚ssfuŒyCom∂ëed
(Ëc⁄° 
	govîride
;

5863 
boﬁ
 
isO≥n
(Ëc⁄° 
	govîride
;

5864 
boﬁ
 
hasChûdªn
(Ëc⁄° 
	govîride
;

5866 
addChûd
–
ITøckîPå
 c⁄°& 
chûd
 ) 
	govîride
;

5868 
ITøckîPå
 
födChûd
–
NameAndLoˇti⁄
 c⁄°& 
«meAndLoˇti⁄
 ) 
	govîride
;

5869 
	gITøckî
& 
∑ª¡
(Ë
	govîride
;

5871 
›íChûd
(Ë
	govîride
;

5873 
boﬁ
 
isSe˘i⁄Tøckî
(Ëc⁄° 
	govîride
;

5874 
boﬁ
 
isGíî©‹Tøckî
(Ëc⁄° 
	govîride
;

5876 
›í
();

5878 
˛o£
(Ë
	govîride
;

5879 
Áû
(Ë
	govîride
;

5880 
m¨kAsNìdögAnŸhîRun
(Ë
	govîride
;

5882 
	g¥iv©e
:

5883 
moveToP¨ít
();

5884 
moveToThis
();

5887 ˛as†
	cSe˘i⁄Tøckî
 : 
public
 
TøckîBa£
 {

5888 
°d
::
ve˘‹
<°d::
°rög
> 
m_fûãrs
;

5889 
	gpublic
:

5890 
Se˘i⁄Tøckî
–
NameAndLoˇti⁄
 c⁄°& 
«meAndLoˇti⁄
, 
TøckîC⁄ãxt
& 
˘x
, 
ITøckî
* 
∑ª¡
 );

5892 
boﬁ
 
isSe˘i⁄Tøckî
(Ëc⁄° 
	govîride
;

5894 
boﬁ
 
isCom∂ëe
(Ëc⁄° 
	govîride
;

5896 
	gSe˘i⁄Tøckî
& 
acquúe
–
TøckîC⁄ãxt
& 
˘x
, 
NameAndLoˇti⁄
 c⁄°& 
«meAndLoˇti⁄
 );

5898 
åyO≥n
();

5900 
addInôülFûãrs
–
°d
::
ve˘‹
<°d::
°rög
> c⁄°& 
fûãrs
 );

5901 
addNextFûãrs
–
°d
::
ve˘‹
<°d::
°rög
> c⁄°& 
fûãrs
 );

5906 
usög
 
	gTe°Ca£Tøckög
::
ITøckî
;

5907 
usög
 
	gTe°Ca£Tøckög
::
TøckîC⁄ãxt
;

5908 
usög
 
	gTe°Ca£Tøckög
::
Se˘i⁄Tøckî
;

5916 
«me•a˚
 
	gC©ch
 {

5918 
	sLókDëe˘‹
 {

5919 
LókDëe˘‹
();

5920 ~
LókDëe˘‹
();

5928 
	~<cm©h
>

5929 
	~<limôs
>

5931 
	g«me•a˚
 {

5935 
boﬁ
 
m¨göCom∑ris⁄
(
lhs
, 
rhs
, 
m¨gö
) {

5936  (
	glhs
 + 
	gm¨gö
 >
rhs
Ë&& (rh†+ 
m¨gö
 >
lhs
);

5941 
«me•a˚
 
	gC©ch
 {

5942 
«me•a˚
 
	gDëaû
 {

5944 
	gAµrox
::
Aµrox
 ( 
vÆue
 )

5945 : 
m_ïsû⁄
–
°d
::
numîic_limôs
<>::
ïsû⁄
()*100 ),

5946 
m_m¨gö
( 0.0 ),

5947 
m_sˇÀ
( 0.0 ),

5948 
m_vÆue
–
vÆue
 )

5951 
Aµrox
 
	gAµrox
::
cu°om
() {

5952  
Aµrox
( 0 );

5955 
Aµrox
 
	gAµrox
::
›î©‹
-() const {

5956 autÿ
ãmp
(*
this
);

5957 
	gãmp
.
	gm_vÆue
 = -
ãmp
.
m_vÆue
;

5958  
	gãmp
;

5961 
	g°d
::
°rög
 
Aµrox
::
toSåög
() const {

5962 
ReußbÀSåögSåóm
 
rss
;

5963 
	grss
 << "Aµrox–" << ::
C©ch
::
Dëaû
::
°rögify
–
m_vÆue
 ) << " )";

5964  
	grss
.
°r
();

5967 
boﬁ
 
	gAµrox
::
equÆôyCom∑ris⁄Im∂
(c⁄° 
Ÿhî
) const {

5970  
m¨göCom∑ris⁄
(
m_vÆue
, 
Ÿhî
, 
m_m¨gö
Ë|| m¨göCom∑ris⁄(m_vÆue, othî, 
m_ïsû⁄
 * (
m_sˇÀ
 + 
°d
::
Ábs
(m_value)));

5973 
	gAµrox
::
£tM¨gö
(
m¨gö
) {

5974 
CATCH_ENFORCE
(
m¨gö
 >= 0,

5975 "InvÆid Aµrox::m¨gö: " << 
m¨gö
 << '.'

5977 
	gm_m¨gö
 = 
m¨gö
;

5980 
	gAµrox
::
£tEpsû⁄
(
ïsû⁄
) {

5981 
CATCH_ENFORCE
(
ïsû⁄
 >= 0 &&Épsilon <= 1.0,

5982 "InvÆid Aµrox::ïsû⁄: " << 
ïsû⁄
 << '.'

5984 
	gm_ïsû⁄
 = 
ïsû⁄
;

5989 
«me•a˚
 
	glôîÆs
 {

5990 
	gDëaû
::
Aµrox
 
›î©‹
 "" 
_a
(
vÆ
) {

5991  
Dëaû
::
Aµrox
(
vÆ
);

5993 
	gDëaû
::
Aµrox
 
›î©‹
 "" 
_a
(
vÆ
) {

5994  
Dëaû
::
Aµrox
(
vÆ
);

5998 
	g°d
::
°rög
 
SåögMakî
<
C©ch
::
Dëaû
::
Aµrox
>::
c⁄vît
(C©ch::Dëaû::Aµrox c⁄°& 
vÆue
) {

5999  
vÆue
.
toSåög
();

6008 
«me•a˚
 
	gC©ch
 {

6009 
boﬁ
 
isDebuggîA˘ive
();

6012 #ifde‡
CATCH_PLATFORM_MAC


6014 
	#CATCH_TRAP
(Ë
	`__asm__
("öà$3\n" : : )

	)

6016 #ñi‡
deföed
(
CATCH_PLATFORM_LINUX
)

6020 #i‡
deföed
(
__GNUC__
Ë&& (deföed(
__i386
Ë|| deföed(
__x86_64
))

6021 
	#CATCH_TRAP
(Ë
asm
 vﬁ©ûê("öà$3"Ë

	)

6023 
	~<sig«l.h
>

6025 
	#CATCH_TRAP
(Ë
	`øi£
(
SIGTRAP
)

	)

6027 #ñi‡
deföed
(
_MSC_VER
)

6028 
	#CATCH_TRAP
(Ë
	`__debugbªak
()

	)

6029 #ñi‡
deföed
(
__MINGW32__
)

6030 "C" 
	$__de˛•ec
(
dŒimp‹t
Ë
__°dˇŒ
 
	`DebugBªak
();

6031 
	#CATCH_TRAP
(Ë
	`DebugBªak
()

	)

6034 #ifde‡
CATCH_TRAP


6035 
	#CATCH_BREAK_INTO_DEBUGGER
(Ë[]{ if–
C©ch
::
	`isDebuggîA˘ive
(ËË{ 
	`CATCH_TRAP
(); } 
	}
}()

	)

6037 
	#CATCH_BREAK_INTO_DEBUGGER
(Ë[]{}()

	)

6048 #i‡
deföed
(
CATCH_PLATFORM_WINDOWS
)

6050 #i‡!
deföed
(
NOMINMAX
Ë&& !deföed(
CATCH_CONFIG_NO_NOMINMAX
)

6051 
	#CATCH_DEFINED_NOMINMAX


	)

6052 
	#NOMINMAX


	)

6054 #i‡!
deföed
(
WIN32_LEAN_AND_MEAN
Ë&& !deföed(
CATCH_CONFIG_NO_WIN32_LEAN_AND_MEAN
)

6055 
	#CATCH_DEFINED_WIN32_LEAN_AND_MEAN


	)

6056 
	#WIN32_LEAN_AND_MEAN


	)

6059 #ifde‡
__AFXDLL


6060 
	~<AfxWö.h
>

6062 
	~<wödows.h
>

6065 #ifde‡
CATCH_DEFINED_NOMINMAX


6066 #unde‡
NOMINMAX


6068 #ifde‡
CATCH_DEFINED_WIN32_LEAN_AND_MEAN


6069 #unde‡
WIN32_LEAN_AND_MEAN


6075 #i‡
deföed
–
CATCH_CONFIG_WINDOWS_SEH
 )

6077 
«me•a˚
 
	gC©ch
 {

6079 
	sF©ÆC⁄dôi⁄H™dÀr
 {

6081 
LONG
 
CALLBACK
 
h™dÀVe˘‹edEx˚±i⁄
(
PEXCEPTION_POINTERS
 
Ex˚±i⁄Info
);

6082 
F©ÆC⁄dôi⁄H™dÀr
();

6083 
ª£t
();

6084 ~
F©ÆC⁄dôi⁄H™dÀr
();

6086 
	g¥iv©e
:

6087 
boﬁ
 
isSë
;

6088 
ULONG
 
	ggu¨™ãeSize
;

6089 
PVOID
 
	gex˚±i⁄H™dÀrH™dÀ
;

6094 #ñi‡
deföed
 ( 
CATCH_CONFIG_POSIX_SIGNALS
 )

6096 
	~<sig«l.h
>

6098 
«me•a˚
 
	gC©ch
 {

6100 
	sF©ÆC⁄dôi⁄H™dÀr
 {

6102 
boﬁ
 
	gisSë
;

6103 
siga˘i⁄
 
	gﬁdSigA˘i⁄s
[];

6104 
°ack_t
 
	gﬁdSigSèck
;

6105 
	gÆtSèckMem
[];

6107 
h™dÀSig«l
–
sig
 );

6109 
F©ÆC⁄dôi⁄H™dÀr
();

6110 ~
F©ÆC⁄dôi⁄H™dÀr
();

6111 
ª£t
();

6118 
«me•a˚
 
	gC©ch
 {

6119 
	sF©ÆC⁄dôi⁄H™dÀr
 {

6120 
ª£t
();

6127 
	~<°rög
>

6129 
«me•a˚
 
	gC©ch
 {

6131 
	gIMuèbÀC⁄ãxt
;

6135 
˛ass
 
	gRunC⁄ãxt
 : 
public
 
IResu…C≠tuª
,Öubli¯
	gIRu¬î
 {

6137 
	gpublic
:

6138 
RunC⁄ãxt
–RunC⁄ãxàc⁄°& ) = 
dñëe
;

6139 
	gRunC⁄ãxt
& 
	g›î©‹
 =–
RunC⁄ãxt
 c⁄°& ) = 
dñëe
;

6141 
ex∂icô
 
RunC⁄ãxt
–
IC⁄figPå
 c⁄°& 
_c⁄fig
, 
ISåómögRï‹ãrPå
&& 
ªp‹ãr
 );

6143 ~
RunC⁄ãxt
(Ë
	govîride
;

6145 
ã°GroupSèπög
–
°d
::
°rög
 c⁄°& 
ã°S≥c
, std::
size_t
 
groupIndex
, std::size_à
groupsCou¡
 );

6146 
ã°GroupEnded
–
°d
::
°rög
 c⁄°& 
ã°S≥c
, 
TŸÆs
 c⁄°& 
tŸÆs
, std::
size_t
 
groupIndex
, std::size_à
groupsCou¡
 );

6148 
TŸÆs
 
runTe°
(
Te°Ca£
 c⁄°& 
ã°Ca£
);

6150 
IC⁄figPå
 
c⁄fig
() const;

6151 
	gISåómögRï‹ãr
& 
ªp‹ãr
() const;

6153 
	gpublic
:

6156 
h™dÀEx¥


6157 –
As£πi⁄Info
 c⁄°& 
öfo
,

6158 
ITønsõ¡Ex¥essi⁄
 c⁄°& 
	gex¥
,

6159 
	gAs£πi⁄Ró˘i⁄
& 
	gªa˘i⁄
 ) 
	govîride
;

6160 
	gh™dÀMesßge


6161 –
As£πi⁄Info
 c⁄°& 
	göfo
,

6162 
	gResu…Was
::
OfTy≥
 
ªsu…Ty≥
,

6163 
SåögRef
 c⁄°& 
	gmesßge
,

6164 
	gAs£πi⁄Ró˘i⁄
& 
	gªa˘i⁄
 ) 
	govîride
;

6165 
	gh™dÀU√x≥˘edEx˚±i⁄NŸThrown


6166 –
As£πi⁄Info
 c⁄°& 
	göfo
,

6167 
	gAs£πi⁄Ró˘i⁄
& 
	gªa˘i⁄
 ) 
	govîride
;

6168 
	gh™dÀU√x≥˘edInÊightEx˚±i⁄


6169 –
As£πi⁄Info
 c⁄°& 
	göfo
,

6170 
	g°d
::
°rög
 c⁄°& 
mesßge
,

6171 
	gAs£πi⁄Ró˘i⁄
& 
	gªa˘i⁄
 ) 
	govîride
;

6172 
	gh™dÀIncom∂ëe


6173 –
As£πi⁄Info
 c⁄°& 
	göfo
 ) 
	govîride
;

6174 
	gh™dÀN⁄Ex¥


6175 –
As£πi⁄Info
 c⁄° &
	göfo
,

6176 
	gResu…Was
::
OfTy≥
 
ªsu…Ty≥
,

6177 
	gAs£πi⁄Ró˘i⁄
 &
	gªa˘i⁄
 ) 
	govîride
;

6179 
boﬁ
 
£˘i⁄Sèπed
–
Se˘i⁄Info
 c⁄°& 
£˘i⁄Info
, 
Cou¡s
& 
as£πi⁄s
 ) 
	govîride
;

6181 
£˘i⁄Ended
–
Se˘i⁄EndInfo
 c⁄°& 
ídInfo
 ) 
	govîride
;

6182 
£˘i⁄EndedE¨ly
–
Se˘i⁄EndInfo
 c⁄°& 
ídInfo
 ) 
	govîride
;

6184 autÿ
acquúeGíî©‹Tøckî
–
Sour˚LöeInfo
 c⁄°& 
löeInfo
 ) -> 
	gIGíî©‹Tøckî
& 
	govîride
;

6186 
bíchm¨kSèπög
–
Bíchm¨kInfo
 c⁄°& 
öfo
 ) 
	govîride
;

6187 
bíchm¨kEnded
–
Bíchm¨kSèts
 c⁄°& 
°©s
 ) 
	govîride
;

6189 
pushSc›edMesßge
–
MesßgeInfo
 c⁄°& 
mesßge
 ) 
	govîride
;

6190 
p›Sc›edMesßge
–
MesßgeInfo
 c⁄°& 
mesßge
 ) 
	govîride
;

6192 
em∂a˚Unsc›edMesßge
–
MesßgeBuûdî
 c⁄°& 
buûdî
 ) 
	govîride
;

6194 
	g°d
::
°rög
 
gëCuºítTe°Name
(Ëc⁄° 
ovîride
;

6196 c⁄° 
As£πi⁄Resu…
* 
gëLa°Resu…
(Ëc⁄° 
	govîride
;

6198 
ex˚±i⁄E¨lyRï‹ãd
(Ë
	govîride
;

6200 
h™dÀF©ÆEº‹C⁄dôi⁄
–
SåögRef
 
mesßge
 ) 
	govîride
;

6202 
boﬁ
 
œ°As£πi⁄Pas£d
(Ë
	govîride
;

6204 
as£πi⁄Pas£d
(Ë
	govîride
;

6206 
	gpublic
:

6208 
boﬁ
 
ab‹tög
(Ëc⁄° 
föÆ
;

6210 
	g¥iv©e
:

6212 
runCuºítTe°
–
°d
::
°rög
& 
ªdúe˘edCout
, std::°rög& 
ªdúe˘edCîr
 );

6213 
övokeA˘iveTe°Ca£
();

6215 
ª£tAs£πi⁄Info
();

6216 
boﬁ
 
ã°F‹MissögAs£πi⁄s
–
Cou¡s
& 
as£πi⁄s
 );

6218 
as£πi⁄Ended
–
As£πi⁄Resu…
 c⁄°& 
ªsu…
 );

6219 
	gªp‹tEx¥


6220 –
As£πi⁄Info
 c⁄° &
	göfo
,

6221 
	gResu…Was
::
OfTy≥
 
ªsu…Ty≥
,

6222 
ITønsõ¡Ex¥essi⁄
 c⁄° *
	gex¥
,

6223 
boﬁ
 
	g√g©ed
 );

6225 
p›uœãRó˘i⁄
–
As£πi⁄Ró˘i⁄
& 
ªa˘i⁄
 );

6227 
	g¥iv©e
:

6229 
h™dÀUnföishedSe˘i⁄s
();

6231 
Te°RunInfo
 
	gm_runInfo
;

6232 
	gIMuèbÀC⁄ãxt
& 
	gm_c⁄ãxt
;

6233 
Te°Ca£
 c⁄°* 
	gm_a˘iveTe°Ca£
 = 
nuŒ±r
;

6234 
ITøckî
* 
	gm_ã°Ca£Tøckî
 = 
nuŒ±r
;

6235 
	gO±i⁄
<
	gAs£πi⁄Resu…
> 
	gm_œ°Resu…
;

6237 
IC⁄figPå
 
	gm_c⁄fig
;

6238 
TŸÆs
 
	gm_tŸÆs
;

6239 
ISåómögRï‹ãrPå
 
	gm_ªp‹ãr
;

6240 
	g°d
::
ve˘‹
<
MesßgeInfo
> 
m_mesßges
;

6241 
	g°d
::
ve˘‹
<
Sc›edMesßge
> 
m_mesßgeSc›es
;

6242 
As£πi⁄Info
 
	gm_œ°As£πi⁄Info
;

6243 
	g°d
::
ve˘‹
<
Se˘i⁄EndInfo
> 
m_unföishedSe˘i⁄s
;

6244 
	g°d
::
ve˘‹
<
ITøckî
*> 
m_a˘iveSe˘i⁄s
;

6245 
TøckîC⁄ãxt
 
	gm_åackîC⁄ãxt
;

6246 
boﬁ
 
	gm_œ°As£πi⁄Pas£d
 = 
Ál£
;

6247 
boﬁ
 
	gm_shouldRï‹tU√x≥˘ed
 = 
åue
;

6248 
boﬁ
 
	gm_ö˛udeSuc˚ssfulResu…s
;

6254 
«me•a˚
 
	gC©ch
 {

6256 
	g«me•a˚
 {

6257 autÿ
	g›î©‹
 <<–
	g°d
::
o°ªam
& 
os
, 
ITønsõ¡Ex¥essi⁄
 c⁄°& 
	gex¥
 ) -> std::ostream& {

6258 
ex¥
.
°ªamRec⁄°ru˘edEx¥essi⁄
–
os
 );

6259  
	gos
;

6263 
	gLazyEx¥essi⁄
::
LazyEx¥essi⁄
–
boﬁ
 
isNeg©ed
 )

6264 : 
m_isNeg©ed
–
isNeg©ed
 )

6267 
LazyEx¥essi⁄
::LazyEx¥essi⁄–LazyEx¥essi⁄ c⁄°& 
Ÿhî
 ) : 
m_isNeg©ed
( other.m_isNegated ) {}

6269 
LazyEx¥essi⁄
::
›î©‹
 
boﬁ
() const {

6270  
m_å™sõ¡Ex¥essi⁄
 !
nuŒ±r
;

6273 autÿ
	g›î©‹
 << ( 
	g°d
::
o°ªam
& 
os
, 
LazyEx¥essi⁄
 c⁄°& 
	gœzyEx¥
 ) -> std::ostream& {

6274 if–
œzyEx¥
.
m_isNeg©ed
 )

6275 
os
 << "!";

6277 if–
	gœzyEx¥
 ) {

6278 if–
	gœzyEx¥
.
	gm_isNeg©ed
 &&ÜazyEx¥.
	gm_å™sõ¡Ex¥essi⁄
->
isBö¨yEx¥essi⁄
() )

6279 
	gos
 << "(" << *
	gœzyEx¥
.
	gm_å™sõ¡Ex¥essi⁄
 << ")";

6281 
	gos
 << *
	gœzyEx¥
.
	gm_å™sõ¡Ex¥essi⁄
;

6284 
	gos
 << "{**Érror - uncheckedÉmptyÉxpressionÑequested **}";

6286  
	gos
;

6289 
	gAs£πi⁄H™dÀr
::
As£πi⁄H™dÀr


6290 –
SåögRef
 c⁄°& 
ma¸oName
,

6291 
Sour˚LöeInfo
 c⁄°& 
	glöeInfo
,

6292 
SåögRef
 
	gˇ±uªdEx¥essi⁄
,

6293 
	gResu…Di•osôi⁄
::
Fœgs
 
ªsu…Di•osôi⁄
 )

6294 : 
m_as£πi⁄Info
{ 
ma¸oName
, 
	glöeInfo
, 
	gˇ±uªdEx¥essi⁄
, 
	gªsu…Di•osôi⁄
 },

6295 
m_ªsu…C≠tuª
–
gëResu…C≠tuª
() )

6298 
	gAs£πi⁄H™dÀr
::
h™dÀEx¥
–
ITønsõ¡Ex¥essi⁄
 c⁄°& 
ex¥
 ) {

6299 
m_ªsu…C≠tuª
.
h™dÀEx¥
–
m_as£πi⁄Info
, 
ex¥
, 
m_ªa˘i⁄
 );

6301 
	gAs£πi⁄H™dÀr
::
h™dÀMesßge
(
Resu…Was
::
OfTy≥
 
ªsu…Ty≥
, 
SåögRef
 c⁄°& 
mesßge
) {

6302 
	gm_ªsu…C≠tuª
.
h™dÀMesßge
–
m_as£πi⁄Info
, 
ªsu…Ty≥
, 
mesßge
, 
m_ªa˘i⁄
 );

6305 autÿ
	gAs£πi⁄H™dÀr
::
ÆlowThrows
(Ëc⁄° -> 
boﬁ
 {

6306  
gëCuºítC⁄ãxt
().
gëC⁄fig
()->
ÆlowThrows
();

6309 
	gAs£πi⁄H™dÀr
::
com∂ëe
() {

6310 
£tCom∂ëed
();

6311 if–
	gm_ªa˘i⁄
.
	gshouldDebugBªak
 ) {

6317 
CATCH_BREAK_INTO_DEBUGGER
();

6319 i‡(
	gm_ªa˘i⁄
.
	gshouldThrow
) {

6320 #i‡!
deföed
(
CATCH_CONFIG_DISABLE_EXCEPTIONS
)

6321 
throw
 
	gC©ch
::
Te°FaûuªEx˚±i⁄
();

6323 
CATCH_ERROR
( "Test failureÑequiresábortingÅest!" );

6327 
	gAs£πi⁄H™dÀr
::
£tCom∂ëed
() {

6328 
m_com∂ëed
 = 
åue
;

6331 
	gAs£πi⁄H™dÀr
::
h™dÀU√x≥˘edInÊightEx˚±i⁄
() {

6332 
m_ªsu…C≠tuª
.
h™dÀU√x≥˘edInÊightEx˚±i⁄
–
m_as£πi⁄Info
, 
C©ch
::
å™¶©eA˘iveEx˚±i⁄
(), 
m_ªa˘i⁄
 );

6335 
	gAs£πi⁄H™dÀr
::
h™dÀEx˚±i⁄ThrownAsEx≥˘ed
() {

6336 
m_ªsu…C≠tuª
.
h™dÀN⁄Ex¥
(
m_as£πi⁄Info
, 
Resu…Was
::
Ok
, 
m_ªa˘i⁄
);

6338 
	gAs£πi⁄H™dÀr
::
h™dÀEx˚±i⁄NŸThrownAsEx≥˘ed
() {

6339 
m_ªsu…C≠tuª
.
h™dÀN⁄Ex¥
(
m_as£πi⁄Info
, 
Resu…Was
::
Ok
, 
m_ªa˘i⁄
);

6342 
	gAs£πi⁄H™dÀr
::
h™dÀU√x≥˘edEx˚±i⁄NŸThrown
() {

6343 
m_ªsu…C≠tuª
.
h™dÀU√x≥˘edEx˚±i⁄NŸThrown
–
m_as£πi⁄Info
, 
m_ªa˘i⁄
 );

6346 
	gAs£πi⁄H™dÀr
::
h™dÀThrowögCÆlSkù≥d
() {

6347 
m_ªsu…C≠tuª
.
h™dÀN⁄Ex¥
(
m_as£πi⁄Info
, 
Resu…Was
::
Ok
, 
m_ªa˘i⁄
);

6352 
h™dÀEx˚±i⁄M©chEx¥
–
As£πi⁄H™dÀr
& 
h™dÀr
, 
°d
::
°rög
 c⁄°& 
°r
, 
SåögRef
 c⁄°& 
m©chîSåög
 ) {

6353 
h™dÀEx˚±i⁄M©chEx¥
–
h™dÀr
, 
M©chîs
::
EquÆs
–
°r
 ), 
m©chîSåög
 );

6360 
«me•a˚
 
	gC©ch
 {

6361 
	gAs£πi⁄Resu…D©a
::
As£πi⁄Resu…D©a
(
Resu…Was
::
OfTy≥
 
_ªsu…Ty≥
, 
LazyEx¥essi⁄
 c⁄° & 
_œzyEx¥essi⁄
):

6362 
œzyEx¥essi⁄
(
_œzyEx¥essi⁄
),

6363 
ªsu…Ty≥
(
_ªsu…Ty≥
) {}

6365 
	g°d
::
°rög
 
As£πi⁄Resu…D©a
::
ªc⁄°ru˘Ex¥essi⁄
() const {

6367 if–
ªc⁄°ru˘edEx¥essi⁄
.
em±y
() ) {

6368 if–
œzyEx¥essi⁄
 ) {

6369 
ReußbÀSåögSåóm
 
rss
;

6370 
	grss
 << 
	gœzyEx¥essi⁄
;

6371 
	gªc⁄°ru˘edEx¥essi⁄
 = 
rss
.
°r
();

6374  
	gªc⁄°ru˘edEx¥essi⁄
;

6377 
	gAs£πi⁄Resu…
::
As£πi⁄Resu…
–
As£πi⁄Info
 c⁄°& 
öfo
, 
As£πi⁄Resu…D©a
 c⁄°& 
d©a
 )

6378 : 
m_öfo
–
öfo
 ),

6379 
m_ªsu…D©a
–
d©a
 )

6383 
boﬁ
 
	gAs£πi⁄Resu…
::
suc˚eded
() const {

6384  
C©ch
::
isOk
–
m_ªsu…D©a
.
ªsu…Ty≥
 );

6388 
boﬁ
 
	gAs£πi⁄Resu…
::
isOk
() const {

6389  
C©ch
::
isOk
–
m_ªsu…D©a
.
ªsu…Ty≥
 ) || 
shouldSuµªssFaûuª
–
m_öfo
.
ªsu…Di•osôi⁄
 );

6392 
	gResu…Was
::
OfTy≥
 
As£πi⁄Resu…
::
gëResu…Ty≥
() const {

6393  
m_ªsu…D©a
.
ªsu…Ty≥
;

6396 
boﬁ
 
	gAs£πi⁄Resu…
::
hasEx¥essi⁄
() const {

6397  
m_öfo
.
ˇ±uªdEx¥essi⁄
[0] != 0;

6400 
boﬁ
 
	gAs£πi⁄Resu…
::
hasMesßge
() const {

6401  !
m_ªsu…D©a
.
mesßge
.
em±y
();

6404 
	g°d
::
°rög
 
As£πi⁄Resu…
::
gëEx¥essi⁄
() const {

6405 if–
isFÆ£Te°
–
m_öfo
.
ªsu…Di•osôi⁄
 ) )

6406  "!(" + 
m_öfo
.
ˇ±uªdEx¥essi⁄
 + ")";

6408  
	gm_öfo
.
	gˇ±uªdEx¥essi⁄
;

6411 
	g°d
::
°rög
 
As£πi⁄Resu…
::
gëEx¥essi⁄InMa¸o
() const {

6412 
°d
::
°rög
 
ex¥
;

6413 if–
	gm_öfo
.
	gma¸oName
[0] == 0 )

6414 
ex¥
 = 
m_öfo
.
ˇ±uªdEx¥essi⁄
;

6416 
	gex¥
.
ª£rve
–
m_öfo
.
ma¸oName
.
size
(Ë+ m_öfo.
ˇ±uªdEx¥essi⁄
.size() + 4 );

6417 
	gex¥
 +
m_öfo
.
ma¸oName
;

6418 
	gex¥
 += "( ";

6419 
	gex¥
 +
m_öfo
.
ˇ±uªdEx¥essi⁄
;

6420 
	gex¥
 += " )";

6422  
	gex¥
;

6425 
boﬁ
 
	gAs£πi⁄Resu…
::
hasEx∑ndedEx¥essi⁄
() const {

6426  
hasEx¥essi⁄
(Ë&& 
gëEx∑ndedEx¥essi⁄
(Ë!
gëEx¥essi⁄
();

6429 
	g°d
::
°rög
 
As£πi⁄Resu…
::
gëEx∑ndedEx¥essi⁄
() const {

6430 
°d
::
°rög
 
ex¥
 = 
m_ªsu…D©a
.
ªc⁄°ru˘Ex¥essi⁄
();

6431  
	gex¥
.
em±y
()

6432 ? 
gëEx¥essi⁄
()

6433 : 
ex¥
;

6436 
	g°d
::
°rög
 
As£πi⁄Resu…
::
gëMesßge
() const {

6437  
m_ªsu…D©a
.
mesßge
;

6439 
Sour˚LöeInfo
 
	gAs£πi⁄Resu…
::
gëSour˚Info
() const {

6440  
m_öfo
.
löeInfo
;

6443 
SåögRef
 
	gAs£πi⁄Resu…
::
gëTe°Ma¸oName
() const {

6444  
m_öfo
.
ma¸oName
;

6451 
«me•a˚
 
	gC©ch
 {

6453 autÿ
	gBíchm¨kLo›î
::
gëResﬁuti⁄
(Ë-> 
uöt64_t
 {

6454  
gëE°im©edClockResﬁuti⁄
(Ë* 
gëCuºítC⁄ãxt
().
gëC⁄fig
()->
bíchm¨kResﬁuti⁄Mu…ùÀ
();

6457 
	gBíchm¨kLo›î
::
ªp‹tSèπ
() {

6458 
gëResu…C≠tuª
().
bíchm¨kSèπög
–{ 
m_«me
 } );

6460 autÿ
	gBíchm¨kLo›î
::
√edsM‹eIãøti⁄s
(Ë-> 
boﬁ
 {

6461 autÿ
ñ≠£d
 = 
m_timî
.
gëEœp£dN™o£c⁄ds
();

6464 if–
	gñ≠£d
 < 
	gm_ªsﬁuti⁄
 ) {

6465 
	gm_ôî©i⁄sToRun
 *= 10;

6466  
	gåue
;

6469 
gëResu…C≠tuª
().
bíchm¨kEnded
–{ { 
m_«me
 }, 
m_cou¡
, 
ñ≠£d
 } );

6470  
	gÁl£
;

6477 
«me•a˚
 
	gC©ch
 {

6479 
usög
 
	gSåögM©chî
 = 
M©chîs
::
Im∂
::
M©chîBa£
<
°d
::
°rög
>;

6484 
h™dÀEx˚±i⁄M©chEx¥
–
As£πi⁄H™dÀr
& 
h™dÀr
, 
SåögM©chî
 c⁄°& 
m©chî
, 
SåögRef
 c⁄°& 
m©chîSåög
 ) {

6485 
	g°d
::
°rög
 
ex˚±i⁄Mesßge
 = 
C©ch
::
å™¶©eA˘iveEx˚±i⁄
();

6486 
	gM©chEx¥
<
	g°d
::
°rög
, 
SåögM©chî
 c⁄°&> 
ex¥
–
ex˚±i⁄Mesßge
, 
m©chî
, 
m©chîSåög
 );

6487 
	gh™dÀr
.
h™dÀEx¥
–
ex¥
 );

6499 #ifde‡
CLARA_CONFIG_CONSOLE_WIDTH


6500 
	#CATCH_TEMP_CLARA_CONFIG_CONSOLE_WIDTH
 
CATCH_CLARA_TEXTFLOW_CONFIG_CONSOLE_WIDTH


	)

6501 #unde‡
CATCH_CLARA_TEXTFLOW_CONFIG_CONSOLE_WIDTH


6503 
	#CATCH_CLARA_TEXTFLOW_CONFIG_CONSOLE_WIDTH
 
CATCH_CONFIG_CONSOLE_WIDTH
-1

	)

6505 #ifde‡
__˛™g__


6506 #¥agm®
˛™g
 
dügno°ic
 
push


6507 #¥agm®
˛™g
 
dügno°ic
 
ign‹ed
 "-Wweak-vtables"

6508 #¥agm®
˛™g
 
dügno°ic
 
ign‹ed
 "-Wexit-time-destructors"

6509 #¥agm®
˛™g
 
dügno°ic
 
ign‹ed
 "-Wshadow"

6523 #i‚de‡
CATCH_CLARA_CONFIG_CONSOLE_WIDTH


6524 
	#CATCH_CLARA_CONFIG_CONSOLE_WIDTH
 80

	)

6527 #i‚de‡
CATCH_CLARA_TEXTFLOW_CONFIG_CONSOLE_WIDTH


6528 
	#CATCH_CLARA_TEXTFLOW_CONFIG_CONSOLE_WIDTH
 
CATCH_CLARA_CONFIG_CONSOLE_WIDTH


	)

6531 #i‚de‡
CLARA_CONFIG_OPTIONAL_TYPE


6532 #ifde‡
__has_ö˛ude


6533 #i‡
__has_ö˛ude
(<
›ti⁄Æ
>Ë&& 
__˝lu•lus
 >= 201703L

6534 
	~<›ti⁄Æ
>

6535 
	#CLARA_CONFIG_OPTIONAL_TYPE
 
°d
::
›ti⁄Æ


	)

6552 
	~<ˇs£π
>

6553 
	~<o°ªam
>

6554 
	~<s°ªam
>

6555 
	~<ve˘‹
>

6557 #i‚de‡
CATCH_CLARA_TEXTFLOW_CONFIG_CONSOLE_WIDTH


6558 
	#CATCH_CLARA_TEXTFLOW_CONFIG_CONSOLE_WIDTH
 80

	)

6561 
«me•a˚
 
	gC©ch
 {

6562 
«me•a˚
 
	g˛¨a
 {

6563 
«me•a˚
 
	gTextFlow
 {

6565 
ölöe
áutÿ
isWhôe•a˚
(
c
Ë-> 
	gboﬁ
 {

6566 
	g°d
::
°rög
 
ch¨s
 = " \t\n\r";

6567  
	gch¨s
.
föd
(
c
Ë!
°d
::
°rög
::
≈os
;

6569 
ölöe
áutÿ
isBªakabÀBef‹e
(
c
Ë-> 
	gboﬁ
 {

6570 
	g°d
::
°rög
 
ch¨s
 = "[({<|";

6571  
	gch¨s
.
föd
(
c
Ë!
°d
::
°rög
::
≈os
;

6573 
ölöe
áutÿ
isBªakabÀA·î
(
c
Ë-> 
	gboﬁ
 {

6574 
	g°d
::
°rög
 
ch¨s
 = "])}>.,:;*+-=&/\\";

6575  
	gch¨s
.
föd
(
c
Ë!
°d
::
°rög
::
≈os
;

6578 
˛ass
 
	gCﬁumns
;

6580 ˛as†
	cCﬁumn
 {

6581 
	g°d
::
ve˘‹
<
°d
::
°rög
> 
m_°rögs
;

6582 
size_t
 
	gm_width
 = 
CATCH_CLARA_TEXTFLOW_CONFIG_CONSOLE_WIDTH
;

6583 
size_t
 
	gm_ödít
 = 0;

6584 
size_t
 
	gm_öôülIndít
 = 
°d
::
°rög
::
≈os
;

6586 
	gpublic
:

6587 ˛as†
	côî©‹
 {

6588 
‰õnd
 
Cﬁumn
;

6590 
Cﬁumn
 c⁄°& 
	gm_cﬁumn
;

6591 
size_t
 
	gm_°rögIndex
 = 0;

6592 
size_t
 
	gm_pos
 = 0;

6594 
size_t
 
	gm_Àn
 = 0;

6595 
size_t
 
	gm_íd
 = 0;

6596 
boﬁ
 
	gm_suffix
 = 
Ál£
;

6598 
ôî©‹
(
Cﬁumn
 c⁄°& 
cﬁumn
, 
size_t
 
°rögIndex
)

6599 : 
m_cﬁumn
(
cﬁumn
),

6600 
m_°rögIndex
(
°rögIndex
) {}

6602 autÿ
löe
(Ëc⁄° -> 
	g°d
::
°rög
 c⁄°& {  
m_cﬁumn
.
m_°rögs
[
m_°rögIndex
]; }

6604 autÿ
isBound¨y
(
size_t
 
©
Ëc⁄° -> 
	gboﬁ
 {

6605 
as£π
(
©
 > 0);

6606 
as£π
(
©
 <
löe
().
size
());

6608  
	g©
 =
löe
().
size
() ||

6609 (
isWhôe•a˚
(
löe
()[
©
]) && !isWhitespace(line()[at - 1])) ||

6610 
isBªakabÀBef‹e
(
löe
()[
©
]) ||

6611 
isBªakabÀA·î
(
löe
()[
©
 - 1]);

6614 
ˇlcLígth
() {

6615 
as£π
(
m_°rögIndex
 < 
m_cﬁumn
.
m_°rögs
.
size
());

6617 
	gm_suffix
 = 
Ál£
;

6618 autÿ
	gwidth
 = 
m_cﬁumn
.
m_width
 - 
ödít
();

6619 
	gm_íd
 = 
m_pos
;

6620 
	gm_íd
 < 
löe
().
size
(Ë&&Üöe()[
m_íd
] != '\n')

6621 ++
m_íd
;

6623 i‡(
	gm_íd
 < 
	gm_pos
 + 
	gwidth
) {

6624 
	gm_Àn
 = 
m_íd
 - 
m_pos
;

6626 
size_t
 
	gÀn
 = 
width
;

6627 
	gÀn
 > 0 && !
isBound¨y
(
m_pos
 + 
Àn
))

6628 --
	gÀn
;

6629 
	gÀn
 > 0 && 
isWhôe•a˚
(
löe
()[
m_pos
 + 
Àn
 - 1]))

6630 --
	gÀn
;

6632 i‡(
	gÀn
 > 0) {

6633 
	gm_Àn
 = 
Àn
;

6635 
	gm_suffix
 = 
åue
;

6636 
	gm_Àn
 = 
width
 - 1;

6641 autÿ
ödít
(Ëc⁄° -> 
	gsize_t
 {

6642 autÿ
	göôül
 = 
m_pos
 =0 && 
m_°rögIndex
 =0 ? 
m_cﬁumn
.
m_öôülIndít
 : 
°d
::
°rög
::
≈os
;

6643  
	göôül
 =
°d
::
°rög
::
≈os
 ? 
m_cﬁumn
.
m_ödít
 : 
öôül
;

6646 autÿ
addIndítAndSuffix
(
°d
::
°rög
 c⁄° &
∂aö
) const -> std::string {

6647  
°d
::
°rög
(
ödít
(), ' 'Ë+ (
	gm_suffix
 ? 
	g∂aö
 + "-" : 
∂aö
);

6650 
	gpublic
:

6651 
usög
 
dif„ªn˚_ty≥
 = 
°d
::
±rdiff_t
;

6652 
usög
 
	gvÆue_ty≥
 = 
°d
::
°rög
;

6653 
usög
 
	gpoöãr
 = 
vÆue_ty≥
 * ;

6654 
usög
 
	gª„ªn˚
 = 
vÆue_ty≥
 & ;

6655 
usög
 
	gôî©‹_ˇãg‹y
 = 
°d
::
f‹w¨d_ôî©‹_èg
;

6657 
ex∂icô
 
ôî©‹
(
Cﬁumn
 c⁄°& 
cﬁumn
Ë: 
m_cﬁumn
(column) {

6658 
as£π
(
m_cﬁumn
.
m_width
 > m_cﬁumn.
m_ödít
);

6659 
as£π
(
m_cﬁumn
.
m_öôülIndít
 =
°d
::
°rög
::
≈os
 || m_cﬁumn.
m_width
 > m_column.m_initialIndent);

6660 
ˇlcLígth
();

6661 i‡(
	gm_Àn
 == 0)

6662 
m_°rögIndex
++;

6665 autÿ
	g›î©‹
 *(Ëc⁄° -> 
	g°d
::
°rög
 {

6666 
as£π
(
m_°rögIndex
 < 
m_cﬁumn
.
m_°rögs
.
size
());

6667 
as£π
(
m_pos
 <
m_íd
);

6668  
addIndítAndSuffix
(
löe
().
sub°r
(
m_pos
, 
m_Àn
));

6671 autÿ
	g›î©‹
 ++(Ë-> 
	gôî©‹
& {

6672 
	gm_pos
 +
m_Àn
;

6673 i‡(
	gm_pos
 < 
löe
().
size
(Ë&&Üöe()[
m_pos
] == '\n')

6674 
m_pos
 += 1;

6676 
	gm_pos
 < 
löe
().
size
(Ë&& 
isWhôe•a˚
÷öe()[
m_pos
]))

6677 ++
	gm_pos
;

6679 i‡(
	gm_pos
 =
löe
().
size
()) {

6680 
m_pos
 = 0;

6681 ++
	gm_°rögIndex
;

6683 i‡(
	gm_°rögIndex
 < 
	gm_cﬁumn
.
	gm_°rögs
.
size
())

6684 
ˇlcLígth
();

6685  *
	gthis
;

6687 autÿ
	g›î©‹
 ++(Ë-> 
	gôî©‹
 {

6688 
ôî©‹
 
¥ev
(*
this
);

6689 
	g›î©‹
++();

6690  
	g¥ev
;

6693 autÿ
	g›î©‹
 ==(
ôî©‹
 c⁄°& 
Ÿhî
Ëc⁄° -> 
boﬁ
 {

6695 
m_pos
 =
Ÿhî
.m_pos &&

6696 
m_°rögIndex
 =
Ÿhî
.m_stringIndex &&

6697 &
m_cﬁumn
 =&
Ÿhî
.m_column;

6699 autÿ
	g›î©‹
 !=(
ôî©‹
 c⁄°& 
Ÿhî
Ëc⁄° -> 
boﬁ
 {

6700  !
›î©‹
==(
Ÿhî
);

6703 
usög
 
	gc⁄°_ôî©‹
 = 
ôî©‹
;

6705 
ex∂icô
 
Cﬁumn
(
°d
::
°rög
 c⁄°& 
ãxt
Ë{ 
m_°rögs
.
push_back
(text); }

6707 autÿ
width
(
size_t
 
√wWidth
Ë-> 
	gCﬁumn
& {

6708 
as£π
(
√wWidth
 > 0);

6709 
	gm_width
 = 
√wWidth
;

6710  *
	gthis
;

6712 autÿ
ödít
(
size_t
 
√wIndít
Ë-> 
	gCﬁumn
& {

6713 
	gm_ödít
 = 
√wIndít
;

6714  *
	gthis
;

6716 autÿ
öôülIndít
(
size_t
 
√wIndít
Ë-> 
	gCﬁumn
& {

6717 
	gm_öôülIndít
 = 
√wIndít
;

6718  *
	gthis
;

6721 autÿ
width
(Ëc⁄° -> 
	gsize_t
 {  
	gm_width
; }

6722 autÿ
begö
(Ëc⁄° -> 
	gôî©‹
 {  
ôî©‹
(*
this
); }

6723 autÿ
íd
(Ëc⁄° -> 
	gôî©‹
 {  { *
	gthis
, 
	gm_°rögs
.
size
() }; }

6725 
ölöe
 
‰õnd
 
	g°d
::
o°ªam
& 
›î©‹
 << (
°d
::o°ªam& 
os
, 
Cﬁumn
 c⁄°& 
	gcﬁ
) {

6726 
boﬁ
 
	gfú°
 = 
åue
;

6727 autÿ
	glöe
 : 
cﬁ
) {

6728 i‡(
fú°
)

6729 
fú°
 = 
Ál£
;

6731 
	gos
 << "\n";

6732 
	gos
 << 
	glöe
;

6734  
	gos
;

6737 autÿ
	g›î©‹
 + (
Cﬁumn
 c⁄°& 
	gŸhî
)->
	gCﬁumns
;

6739 autÿ
toSåög
(Ëc⁄° -> 
	g°d
::
°rög
 {

6740 
°d
::
o°rög°ªam
 
oss
;

6741 
	goss
 << *
	gthis
;

6742  
	goss
.
°r
();

6746 ˛as†
	cS∑˚r
 : 
public
 
Cﬁumn
 {

6748 
public
:

6749 
ex∂icô
 
S∑˚r
(
size_t
 
•a˚Width
Ë: 
Cﬁumn
("") {

6750 
width
(
•a˚Width
);

6754 ˛as†
	cCﬁumns
 {

6755 
	g°d
::
ve˘‹
<
Cﬁumn
> 
m_cﬁumns
;

6757 
	gpublic
:

6759 ˛as†
	côî©‹
 {

6760 
‰õnd
 
Cﬁumns
;

6761 
	sEndTag
 {};

6763 
	g°d
::
ve˘‹
<
Cﬁumn
> c⁄°& 
m_cﬁumns
;

6764 
	g°d
::
ve˘‹
<
Cﬁumn
::
ôî©‹
> 
m_ôî©‹s
;

6765 
size_t
 
	gm_a˘iveIãøt‹s
;

6767 
ôî©‹
(
Cﬁumns
 c⁄°& 
cﬁumns
, 
EndTag
)

6768 : 
m_cﬁumns
(
cﬁumns
.m_columns),

6769 
m_a˘iveIãøt‹s
(0) {

6770 
	gm_ôî©‹s
.
ª£rve
(
m_cﬁumns
.
size
());

6772 autÿc⁄°& 
	gcﬁ
 : 
m_cﬁumns
)

6773 
m_ôî©‹s
.
push_back
(
cﬁ
.
íd
());

6776 
	gpublic
:

6777 
usög
 
dif„ªn˚_ty≥
 = 
°d
::
±rdiff_t
;

6778 
usög
 
	gvÆue_ty≥
 = 
°d
::
°rög
;

6779 
usög
 
	gpoöãr
 = 
vÆue_ty≥
 * ;

6780 
usög
 
	gª„ªn˚
 = 
vÆue_ty≥
 & ;

6781 
usög
 
	gôî©‹_ˇãg‹y
 = 
°d
::
f‹w¨d_ôî©‹_èg
;

6783 
ex∂icô
 
ôî©‹
(
Cﬁumns
 c⁄°& 
cﬁumns
)

6784 : 
m_cﬁumns
(
cﬁumns
.m_columns),

6785 
m_a˘iveIãøt‹s
(
m_cﬁumns
.
size
()) {

6786 
	gm_ôî©‹s
.
ª£rve
(
m_cﬁumns
.
size
());

6788 autÿc⁄°& 
	gcﬁ
 : 
m_cﬁumns
)

6789 
m_ôî©‹s
.
push_back
(
cﬁ
.
begö
());

6792 autÿ
	g›î©‹
 ==(
ôî©‹
 c⁄°& 
Ÿhî
Ëc⁄° -> 
boﬁ
 {

6793  
m_ôî©‹s
 =
Ÿhî
.m_iterators;

6795 autÿ
	g›î©‹
 !=(
ôî©‹
 c⁄°& 
Ÿhî
Ëc⁄° -> 
boﬁ
 {

6796  
m_ôî©‹s
 !
Ÿhî
.m_iterators;

6798 autÿ
	g›î©‹
 *(Ëc⁄° -> 
	g°d
::
°rög
 {

6799 
°d
::
°rög
 
row
, 
	g∑ddög
;

6801 
size_t
 
	gi
 = 0; i < 
	gm_cﬁumns
.
size
(); ++i) {

6802 autÿ
	gwidth
 = 
m_cﬁumns
[
i
].
width
();

6803 i‡(
	gm_ôî©‹s
[
i
] !
m_cﬁumns
[i].
íd
()) {

6804 
°d
::
°rög
 
cﬁ
 = *
m_ôî©‹s
[
i
];

6805 
	grow
 +
∑ddög
 + 
cﬁ
;

6806 i‡(
	gcﬁ
.
size
(Ë< 
	gwidth
)

6807 
	g∑ddög
 = 
°d
::
°rög
(
width
 - 
cﬁ
.
size
(), ' ');

6809 
	g∑ddög
 = "";

6811 
	g∑ddög
 +
°d
::
°rög
(
width
, ' ');

6814  
	grow
;

6816 autÿ
	g›î©‹
 ++(Ë-> 
	gôî©‹
& {

6817 
size_t
 
	gi
 = 0; i < 
	gm_cﬁumns
.
size
(); ++i) {

6818 i‡(
	gm_ôî©‹s
[
i
] !
m_cﬁumns
[i].
íd
())

6819 ++
m_ôî©‹s
[
i
];

6821  *
	gthis
;

6823 autÿ
	g›î©‹
 ++(Ë-> 
	gôî©‹
 {

6824 
ôî©‹
 
¥ev
(*
this
);

6825 
	g›î©‹
++();

6826  
	g¥ev
;

6829 
usög
 
	gc⁄°_ôî©‹
 = 
ôî©‹
;

6831 autÿ
begö
(Ëc⁄° -> 
	gôî©‹
 {  
ôî©‹
(*
this
); }

6832 autÿ
íd
(Ëc⁄° -> 
	gôî©‹
 {  { *
	gthis
, iãøt‹::
EndTag
() }; }

6834 autÿ
	g›î©‹
 +(
Cﬁumn
 c⁄°& 
cﬁ
Ë-> 
Cﬁumns
& {

6835 
m_cﬁumns
.
push_back
(
cﬁ
);

6836  *
	gthis
;

6838 autÿ
	g›î©‹
 + (
Cﬁumn
 c⁄°& 
	gcﬁ
Ë-> 
	gCﬁumns
 {

6839 
Cﬁumns
 
	gcomböed
 = *
this
;

6840 
	gcomböed
 +
cﬁ
;

6841  
	gcomböed
;

6844 
ölöe
 
‰õnd
 
	g°d
::
o°ªam
& 
›î©‹
 << (
°d
::o°ªam& 
os
, 
Cﬁumns
 c⁄°& 
	gcﬁs
) {

6846 
boﬁ
 
	gfú°
 = 
åue
;

6847 autÿ
	glöe
 : 
cﬁs
) {

6848 i‡(
fú°
)

6849 
fú°
 = 
Ál£
;

6851 
	gos
 << "\n";

6852 
	gos
 << 
	glöe
;

6854  
	gos
;

6857 autÿ
toSåög
(Ëc⁄° -> 
	g°d
::
°rög
 {

6858 
°d
::
o°rög°ªam
 
oss
;

6859 
	goss
 << *
	gthis
;

6860  
	goss
.
°r
();

6864 
ölöe
áutÿ
	gCﬁumn
::
›î©‹
 + (
Cﬁumn
 c⁄°& 
Ÿhî
Ë-> 
Cﬁumns
 {

6865 
Cﬁumns
 
cﬁs
;

6866 
	gcﬁs
 +*
this
;

6867 
	gcﬁs
 +
Ÿhî
;

6868  
	gcﬁs
;

6878 
	~<c˘y≥
>

6879 
	~<°rög
>

6880 
	~<mem‹y
>

6881 
	~<£t
>

6882 
	~<Æg‹ôhm
>

6884 #i‡!
deföed
(
CATCH_PLATFORM_WINDOWS
Ë&& ( deföed(
WIN32
Ë|| deföed(
__WIN32__
Ë|| deföed(
_WIN32
Ë|| deföed(
_MSC_VER
) )

6885 
	#CATCH_PLATFORM_WINDOWS


	)

6888 
«me•a˚
 
	gC©ch
 {Çame•a˚ 
	g˛¨a
 {

6889 
«me•a˚
 
	gdëaû
 {

6892 
	gãm∂©e
<
ty≥«me
 
	gL
>

6893 
	gU«ryLambdaTøôs
 : 
U«ryLambdaTøôs
<
de˛ty≥
–&
L
::
›î©‹
() )> {};

6895 
	gãm∂©e
<
ty≥«me
 
	gCœssT
,Åy≥«mê
	gRëu∫T
, 
	gty≥«me
... 
	gArgs
>

6896 
	gU«ryLambdaTøôs
<
Rëu∫T
–
CœssT
::* )–
Args
... ) const> {

6897 c⁄° 
boﬁ
 
isVÆid
 = 
Ál£
;

6900 
	gãm∂©e
<
ty≥«me
 
	gCœssT
,Åy≥«mê
	gRëu∫T
,Åy≥«mê
	gArgT
>

6901 
	gU«ryLambdaTøôs
<
Rëu∫T
–
CœssT
::* )–
ArgT
 ) const> {

6902 c⁄° 
boﬁ
 
isVÆid
 = 
åue
;

6903 
usög
 
	gArgTy≥
 = 
ty≥«me
 
°d
::
ªmove_c⁄°
<ty≥«mê°d::
ªmove_ª„ªn˚
<
ArgT
>::
ty≥
>::type;

6904 
usög
 
	gRëu∫Ty≥
 = 
Rëu∫T
;

6907 
˛ass
 
	gTokíSåóm
;

6910 ˛as†
	cArgs
 {

6911 
‰õnd
 
	gTokíSåóm
;

6912 
	g°d
::
°rög
 
m_exeName
;

6913 
	g°d
::
ve˘‹
<
°d
::
°rög
> 
m_¨gs
;

6915 
	gpublic
:

6916 
Args
–
¨gc
, c⁄°* c⁄°* 
¨gv
 )

6917 : 
m_exeName
(
¨gv
[0]),

6918 
m_¨gs
(
¨gv
 + 1,árgv + 
¨gc
) {}

6920 
Args
–
°d
::
öôülizî_li°
<°d::
°rög
> 
¨gs
 )

6921 : 
m_exeName
–*
¨gs
.
begö
() ),

6922 
m_¨gs
–
¨gs
.
begö
()+1,árgs.
íd
() )

6925 autÿ
exeName
(Ëc⁄° -> 
	g°d
::
°rög
 {

6926  
m_exeName
;

6932 ˛as†
	cTokíTy≥
 {

6933 
	gO±i⁄
, 
	gArgumít


6935 
	sTokí
 {

6936 
TokíTy≥
 
	gty≥
;

6937 
	g°d
::
°rög
 
tokí
;

6940 
ölöe
áutÿ
isO±Pªfix
–
c
 ) -> 
	gboﬁ
 {

6941  
	gc
 == '-'

6942 #ifde‡
CATCH_PLATFORM_WINDOWS


6943 || 
c
 == '/'

6949 ˛as†
	cTokíSåóm
 {

6950 
usög
 
	gIãøt‹
 = 
°d
::
ve˘‹
<°d::
°rög
>::
c⁄°_ôî©‹
;

6951 
Iãøt‹
 
	gô
;

6952 
Iãøt‹
 
	gôEnd
;

6953 
	g°d
::
ve˘‹
<
Tokí
> 
m_tokíBuf„r
;

6955 
lﬂdBuf„r
() {

6956 
	gm_tokíBuf„r
.
ªsize
( 0 );

6959  
	gô
 !
ôEnd
 && 
ô
->
em±y
() )

6960 ++
ô
;

6962 if–
	gô
 !
ôEnd
 ) {

6963 autÿc⁄° &
√xt
 = *
ô
;

6964 if–
isO±Pªfix
–
√xt
[0] ) ) {

6965 autÿ
	gdñimôîPos
 = 
√xt
.
föd_fú°_of
( " :=" );

6966 if–
	gdñimôîPos
 !
°d
::
°rög
::
≈os
 ) {

6967 
m_tokíBuf„r
.
push_back
–{ 
TokíTy≥
::
O±i⁄
, 
√xt
.
sub°r
–0, 
dñimôîPos
 ) } );

6968 
	gm_tokíBuf„r
.
push_back
–{ 
TokíTy≥
::
Argumít
, 
√xt
.
sub°r
–
dñimôîPos
 + 1 ) } );

6970 if–
	g√xt
[1] !'-' && 
√xt
.
size
() > 2 ) {

6971 
°d
::
°rög
 
›t
 = "- ";

6972  
size_t
 
	gi
 = 1; i < 
	g√xt
.
size
(); ++i ) {

6973 
	g›t
[1] = 
√xt
[
i
];

6974 
	gm_tokíBuf„r
.
push_back
–{ 
TokíTy≥
::
O±i⁄
, 
›t
 } );

6977 
	gm_tokíBuf„r
.
push_back
–{ 
TokíTy≥
::
O±i⁄
, 
√xt
 } );

6981 
	gm_tokíBuf„r
.
push_back
–{ 
TokíTy≥
::
Argumít
, 
√xt
 } );

6986 
	gpublic
:

6987 
ex∂icô
 
TokíSåóm
–
Args
 c⁄° &
¨gs
 ) : TokíSåóm–¨gs.
m_¨gs
.
begö
(),árgs.m_¨gs.
íd
() ) {}

6989 
TokíSåóm
–
Iãøt‹
 
ô
, Iãøt‹ 
ôEnd
 ) : it( it ), itEnd( itEnd ) {

6990 
lﬂdBuf„r
();

6993 
ex∂icô
 
›î©‹
 
boﬁ
() const {

6994  !
	gm_tokíBuf„r
.
em±y
(Ë|| 
	gô
 !
ôEnd
;

6997 autÿ
cou¡
(Ëc⁄° -> 
	gsize_t
 {  
	gm_tokíBuf„r
.
size
(Ë+ (
	gôEnd
 - 
	gô
); }

6999 autÿ
	g›î©‹
*(Ëc⁄° -> 
	gTokí
 {

7000 
as£π
–!
m_tokíBuf„r
.
em±y
() );

7001  
	gm_tokíBuf„r
.
‰⁄t
();

7004 autÿ
	g›î©‹
->(Ëc⁄° -> 
Tokí
 const * {

7005 
as£π
–!
m_tokíBuf„r
.
em±y
() );

7006  &
	gm_tokíBuf„r
.
‰⁄t
();

7009 autÿ
	g›î©‹
++(Ë-> 
	gTokíSåóm
 & {

7010 if–
	gm_tokíBuf„r
.
size
() >= 2 ) {

7011 
m_tokíBuf„r
.
îa£
–m_tokíBuf„r.
begö
() );

7013 if–
	gô
 !
ôEnd
 )

7014 ++
ô
;

7015 
lﬂdBuf„r
();

7017  *
	gthis
;

7021 ˛as†
	cResu…Ba£
 {

7022 
	gpublic
:

7023 
	eTy≥
 {

7024 
Ok
, 
	gLogicEº‹
, 
	gRu¡imeEº‹


7027 
	g¥Ÿe˘ed
:

7028 
Resu…Ba£
–
Ty≥
 
ty≥
 ) : 
m_ty≥
(Åype ) {}

7029 
vútuÆ
 ~
Resu…Ba£
() = ;

7031 
vútuÆ
 
íf‹˚Ok
() const = 0;

7033 
Ty≥
 
	gm_ty≥
;

7036 
	gãm∂©e
<
ty≥«me
 
	gT
>

7037 ˛as†
	cResu…VÆueBa£
 : 
public
 
Resu…Ba£
 {

7038 
public
:

7039 autÿ
vÆue
(Ëc⁄° -> 
T
 const & {

7040 
íf‹˚Ok
();

7041  
	gm_vÆue
;

7044 
	g¥Ÿe˘ed
:

7045 
Resu…VÆueBa£
–
Ty≥
 
ty≥
 ) : 
Resu…Ba£
(Åype ) {}

7047 
Resu…VÆueBa£
–Resu…VÆueBa£ c⁄° &
Ÿhî
 ) : 
Resu…Ba£
( other ) {

7048 if–
m_ty≥
 =
Resu…Ba£
::
Ok
 )

7049 
√w
–&
m_vÆue
 ) 
T
–
Ÿhî
.m_value );

7052 
Resu…VÆueBa£
–
Ty≥
, 
T
 c⁄° &
vÆue
 ) : 
Resu…Ba£
–
Ok
 ) {

7053 
√w
–&
m_vÆue
 ) 
T
–
vÆue
 );

7056 autÿ
	g›î©‹
=–
Resu…VÆueBa£
 c⁄° &
Ÿhî
 ) -> ResultValueBase & {

7057 if–
m_ty≥
 =
Resu…Ba£
::
Ok
 )

7058 
m_vÆue
.~
T
();

7059 
	gResu…Ba£
::
›î©‹
=(
Ÿhî
);

7060 if–
	gm_ty≥
 =
Resu…Ba£
::
Ok
 )

7061 
√w
–&
m_vÆue
 ) 
T
–
Ÿhî
.m_value );

7062  *
	gthis
;

7065 ~
Resu…VÆueBa£
(Ë
	govîride
 {

7066 if–
	gm_ty≥
 =
Ok
 )

7067 
m_vÆue
.~
T
();

7071 
T
 
	gm_vÆue
;

7075 
	gãm∂©e
<>

7076 
˛ass
 
	gResu…VÆueBa£
<> : 
public
 
Resu…Ba£
 {

7077 
¥Ÿe˘ed
:

7078 
usög
 
Resu…Ba£
::ResultBase;

7081 
	gãm∂©e
<
ty≥«me
 
	gT
 = >

7082 
˛ass
 
BasicResu…
 : 
public
 
Resu…VÆueBa£
<
T
> {

7083 
public
:

7084 
ãm∂©e
<
ty≥«me
 
U
>

7085 
ex∂icô
 
BasicResu…
–BasicResu…<
U
> c⁄° &
Ÿhî
 )

7086 : 
Resu…VÆueBa£
<
T
>–
Ÿhî
.
ty≥
() ),

7087 
m_îr‹Mesßge
–
Ÿhî
.
îr‹Mesßge
() )

7089 
as£π
–
ty≥
(Ë!
Resu…Ba£
::
Ok
 );

7092 
	gãm∂©e
<
ty≥«me
 
	gU
>

7093 autÿ
ok
–
U
 c⁄° &
vÆue
 ) -> 
	gBasicResu…
 {  { 
	gResu…Ba£
::
Ok
, 
	gvÆue
 }; }

7094 autÿ
ok
(Ë-> 
	gBasicResu…
 {  { 
	gResu…Ba£
::
Ok
 }; }

7095 autÿ
logicEº‹
–
°d
::
°rög
 c⁄° &
mesßge
 ) -> 
BasicResu…
 {  { 
Resu…Ba£
::
LogicEº‹
, 
	gmesßge
 }; }

7096 autÿ
ru¡imeEº‹
–
°d
::
°rög
 c⁄° &
mesßge
 ) -> 
BasicResu…
 {  { 
Resu…Ba£
::
Ru¡imeEº‹
, 
	gmesßge
 }; }

7098 
ex∂icô
 
›î©‹
 
boﬁ
(Ëc⁄° {  
	gm_ty≥
 =
Resu…Ba£
::
Ok
; }

7099 autÿ
ty≥
(Ëc⁄° -> 
	gResu…Ba£
::
Ty≥
 {  
m_ty≥
; }

7100 autÿ
îr‹Mesßge
(Ëc⁄° -> 
	g°d
::
°rög
 {  
m_îr‹Mesßge
; }

7102 
	g¥Ÿe˘ed
:

7103 
íf‹˚Ok
(Ëc⁄° 
ovîride
 {

7107 
as£π
–
m_ty≥
 !
Resu…Ba£
::
LogicEº‹
 );

7108 
as£π
–
m_ty≥
 !
Resu…Ba£
::
Ru¡imeEº‹
 );

7109 if–
	gm_ty≥
 !
Resu…Ba£
::
Ok
 )

7110 
°d
::
ab‹t
();

7113 
	g°d
::
°rög
 
m_îr‹Mesßge
;

7115 
BasicResu…
–
Resu…Ba£
::
Ty≥
 
ty≥
, 
°d
::
°rög
 c⁄° &
mesßge
 )

7116 : 
Resu…VÆueBa£
<
T
>(
ty≥
),

7117 
m_îr‹Mesßge
(
mesßge
)

7119 
as£π
–
m_ty≥
 !
Resu…Ba£
::
Ok
 );

7122 
usög
 
	gResu…VÆueBa£
<
	gT
>::
Resu…VÆueBa£
;

7123 
usög
 
	gResu…Ba£
::
m_ty≥
;

7126 ˛as†
	cP¨£Resu…Ty≥
 {

7127 
	gM©ched
, 
	gNoM©ch
, 
	gSh‹tCúcuôAŒ
, 
	gSh‹tCúcuôSame


7130 ˛as†
	cP¨£Sèã
 {

7131 
	gpublic
:

7133 
P¨£Sèã
–
P¨£Resu…Ty≥
 
ty≥
, 
TokíSåóm
 c⁄° &
ªmaöögTokís
 )

7134 : 
m_ty≥
(
ty≥
),

7135 
m_ªmaöögTokís
–
ªmaöögTokís
 )

7138 autÿ
ty≥
(Ëc⁄° -> 
	gP¨£Resu…Ty≥
 {  
	gm_ty≥
; }

7139 autÿ
ªmaöögTokís
(Ëc⁄° -> 
	gTokíSåóm
 {  
	gm_ªmaöögTokís
; }

7141 
	g¥iv©e
:

7142 
P¨£Resu…Ty≥
 
m_ty≥
;

7143 
TokíSåóm
 
	gm_ªmaöögTokís
;

7146 
usög
 
	gResu…
 = 
BasicResu…
<>;

7147 
usög
 
	gP¨£rResu…
 = 
BasicResu…
<
P¨£Resu…Ty≥
>;

7148 
usög
 
	gI¡î«lP¨£Resu…
 = 
BasicResu…
<
P¨£Sèã
>;

7150 
	sHñpCﬁumns
 {

7151 
	g°d
::
°rög
 
À·
;

7152 
	g°d
::
°rög
 
right
;

7155 
	gãm∂©e
<
ty≥«me
 
	gT
>

7156 
ölöe
áutÿ
c⁄vîtI¡o
–
°d
::
°rög
 c⁄° &
sour˚
, 
T
& 
èrgë
 ) -> 
	gP¨£rResu…
 {

7157 
	g°d
::
°rög°ªam
 
ss
;

7158 
	gss
 << 
	gsour˚
;

7159 
	gss
 >> 
	gèrgë
;

7160 if–
	gss
.
Áû
() )

7161  
	gP¨£rResu…
::
ru¡imeEº‹
–"U«bÀÅÿc⁄vîà'" + 
sour˚
 + "'Åo destinationÅype" );

7163  
	gP¨£rResu…
::
ok
–
P¨£Resu…Ty≥
::
M©ched
 );

7165 
ölöe
áutÿ
c⁄vîtI¡o
–
°d
::
°rög
 c⁄° &
sour˚
, std::°rög& 
èrgë
 ) -> 
P¨£rResu…
 {

7166 
èrgë
 = 
sour˚
;

7167  
	gP¨£rResu…
::
ok
–
P¨£Resu…Ty≥
::
M©ched
 );

7169 
ölöe
áutÿ
c⁄vîtI¡o
–
°d
::
°rög
 c⁄° &
sour˚
, 
boﬁ
 &
èrgë
 ) -> 
	gP¨£rResu…
 {

7170 
	g°d
::
°rög
 
§cLC
 = 
sour˚
;

7171 
	g°d
::
å™sf‹m
–
§cLC
.
begö
(), srcLC.
íd
(), srcLC.begö(), []–
c
 ) {  
°©ic_ˇ°
<>–
°d
::
tﬁowî
(c) ); } );

7172 i‡(
	g§cLC
 ="y" || 
§cLC
 == "1" || srcLC == "true" || srcLC == "yes" || srcLC == "on")

7173 
èrgë
 = 
åue
;

7174 i‡(
	g§cLC
 ="n" || 
§cLC
 == "0" || srcLC == "false" || srcLC == "no" || srcLC == "off")

7175 
èrgë
 = 
Ál£
;

7177  
	gP¨£rResu…
::
ru¡imeEº‹
–"Ex≥˘edá boﬁó¿vÆuêbuàdidÇŸÑecogni£: '" + 
sour˚
 + "'" );

7178  
	gP¨£rResu…
::
ok
–
P¨£Resu…Ty≥
::
M©ched
 );

7180 #ifde‡
CLARA_CONFIG_OPTIONAL_TYPE


7181 
	gãm∂©e
<
ty≥«me
 
	gT
>

7182 
ölöe
áutÿ
c⁄vîtI¡o
–
°d
::
°rög
 c⁄° &
sour˚
, 
CLARA_CONFIG_OPTIONAL_TYPE
<
T
>& 
èrgë
 ) -> 
	gP¨£rResu…
 {

7183 
T
 
	gãmp
;

7184 autÿ
	gªsu…
 = 
c⁄vîtI¡o
–
sour˚
, 
ãmp
 );

7185 if–
	gªsu…
 )

7186 
	gèrgë
 = 
°d
::
move
(
ãmp
);

7187  
	gªsu…
;

7191 
	sN⁄C›yabÀ
 {

7192 
N⁄C›yabÀ
() = ;

7193 
N⁄C›yabÀ
–N⁄C›yabÀ c⁄° & ) = 
dñëe
;

7194 
N⁄C›yabÀ
–N⁄C›yabÀ && ) = 
dñëe
;

7195 
	gN⁄C›yabÀ
 &
	g›î©‹
=–
N⁄C›yabÀ
 c⁄° & ) = 
dñëe
;

7196 
	gN⁄C›yabÀ
 &
	g›î©‹
=–
N⁄C›yabÀ
 && ) = 
dñëe
;

7199 
	gBoundRef
 : 
N⁄C›yabÀ
 {

7200 
vútuÆ
 ~
BoundRef
() = ;

7201 
vútuÆ
áutÿ
isC⁄èöî
(Ëc⁄° -> 
	gboﬁ
 {  
	gÁl£
; }

7202 
vútuÆ
áutÿ
isFœg
(Ëc⁄° -> 
	gboﬁ
 {  
	gÁl£
; }

7204 
	gBoundVÆueRefBa£
 : 
BoundRef
 {

7205 
vútuÆ
áutÿ
£tVÆue
–
°d
::
°rög
 c⁄° &
¨g
 ) -> 
P¨£rResu…
 = 0;

7207 
	gBoundFœgRefBa£
 : 
BoundRef
 {

7208 
vútuÆ
áutÿ
£tFœg
–
boﬁ
 
Êag
 ) -> 
P¨£rResu…
 = 0;

7209 
vútuÆ
áutÿ
isFœg
(Ëc⁄° -> 
	gboﬁ
 {  
	gåue
; }

7212 
	gãm∂©e
<
ty≥«me
 
	gT
>

7213 
	gBoundVÆueRef
 : 
BoundVÆueRefBa£
 {

7214 
T
 &
m_ªf
;

7216 
ex∂icô
 
BoundVÆueRef
–
T
 &
ªf
 ) : 
m_ªf
(Ñef ) {}

7218 autÿ
£tVÆue
–
°d
::
°rög
 c⁄° &
¨g
 ) -> 
P¨£rResu…
 
ovîride
 {

7219  
c⁄vîtI¡o
–
¨g
, 
m_ªf
 );

7223 
	gãm∂©e
<
ty≥«me
 
	gT
>

7224 
	gBoundVÆueRef
<
	g°d
::
ve˘‹
<
T
>> : 
BoundVÆueRefBa£
 {

7225 
°d
::
ve˘‹
<
T
> &
m_ªf
;

7227 
ex∂icô
 
BoundVÆueRef
–
°d
::
ve˘‹
<
T
> &
ªf
 ) : 
m_ªf
(Ñef ) {}

7229 autÿ
isC⁄èöî
(Ëc⁄° -> 
boﬁ
 
ovîride
 {  
åue
; }

7231 autÿ
£tVÆue
–
°d
::
°rög
 c⁄° &
¨g
 ) -> 
P¨£rResu…
 
ovîride
 {

7232 
T
 
ãmp
;

7233 autÿ
	gªsu…
 = 
c⁄vîtI¡o
–
¨g
, 
ãmp
 );

7234 if–
	gªsu…
 )

7235 
	gm_ªf
.
push_back
–
ãmp
 );

7236  
	gªsu…
;

7240 
	gBoundFœgRef
 : 
BoundFœgRefBa£
 {

7241 
boﬁ
 &
m_ªf
;

7243 
ex∂icô
 
BoundFœgRef
–
boﬁ
 &
ªf
 ) : 
m_ªf
(Ñef ) {}

7245 autÿ
£tFœg
–
boﬁ
 
Êag
 ) -> 
P¨£rResu…
 
ovîride
 {

7246 
m_ªf
 = 
Êag
;

7247  
	gP¨£rResu…
::
ok
–
P¨£Resu…Ty≥
::
M©ched
 );

7251 
	gãm∂©e
<
ty≥«me
 
	gRëu∫Ty≥
>

7252 
	sLambdaInvokî
 {

7253 
°©ic_as£π
–
°d
::
is_ßme
<
Rëu∫Ty≥
, 
P¨£rResu…
>::
vÆue
, "Lambda mustÑeturn void or clara::ParserResult" );

7255 
	gãm∂©e
<
ty≥«me
 
	gL
,Åy≥«mê
	gArgTy≥
>

7256 autÿ
övoke
–
L
 c⁄° &
œmbda
, 
ArgTy≥
 c⁄° &
¨g
 ) -> 
	gP¨£rResu…
 {

7257  
œmbda
–
¨g
 );

7261 
	gãm∂©e
<>

7262 
	gLambdaInvokî
<> {

7263 
	gãm∂©e
<
ty≥«me
 
	gL
,Åy≥«mê
	gArgTy≥
>

7264 autÿ
övoke
–
L
 c⁄° &
œmbda
, 
ArgTy≥
 c⁄° &
¨g
 ) -> 
	gP¨£rResu…
 {

7265 
œmbda
–
¨g
 );

7266  
	gP¨£rResu…
::
ok
–
P¨£Resu…Ty≥
::
M©ched
 );

7270 
	gãm∂©e
<
ty≥«me
 
	gArgTy≥
,Åy≥«mê
	gL
>

7271 
ölöe
áutÿ
övokeLambda
–
L
 c⁄° &
œmbda
, 
°d
::
°rög
 c⁄° &
¨g
 ) -> 
P¨£rResu…
 {

7272 
ArgTy≥
 
ãmp
{};

7273 autÿ
	gªsu…
 = 
c⁄vîtI¡o
–
¨g
, 
ãmp
 );

7274  !
	gªsu…


7275 ? 
	gªsu…


7276 : 
LambdaInvokî
<
ty≥«me
 
U«ryLambdaTøôs
<
L
>::
Rëu∫Ty≥
>::
övoke
–
œmbda
, 
ãmp
 );

7279 
	gãm∂©e
<
ty≥«me
 
	gL
>

7280 
	gBoundLambda
 : 
BoundVÆueRefBa£
 {

7281 
L
 
m_œmbda
;

7283 
°©ic_as£π
–
U«ryLambdaTøôs
<
L
>::
isVÆid
, "SuppliedÜambda mustÅakeÉxactly oneárgument" );

7284 
ex∂icô
 
BoundLambda
–
L
 c⁄° &
œmbda
 ) : 
m_œmbda
(Üambda ) {}

7286 autÿ
£tVÆue
–
°d
::
°rög
 c⁄° &
¨g
 ) -> 
P¨£rResu…
 
ovîride
 {

7287  
övokeLambda
<
ty≥«me
 
U«ryLambdaTøôs
<
L
>::
ArgTy≥
>–
m_œmbda
, 
	g¨g
 );

7291 
	gãm∂©e
<
ty≥«me
 
	gL
>

7292 
	gBoundFœgLambda
 : 
BoundFœgRefBa£
 {

7293 
L
 
m_œmbda
;

7295 
°©ic_as£π
–
U«ryLambdaTøôs
<
L
>::
isVÆid
, "SuppliedÜambda mustÅakeÉxactly oneárgument" );

7296 
°©ic_as£π
–
°d
::
is_ßme
<
ty≥«me
 
U«ryLambdaTøôs
<
L
>::
ArgTy≥
, 
boﬁ
>::
vÆue
, "flags must be boolean" );

7298 
ex∂icô
 
BoundFœgLambda
–
L
 c⁄° &
œmbda
 ) : 
m_œmbda
(Üambda ) {}

7300 autÿ
£tFœg
–
boﬁ
 
Êag
 ) -> 
P¨£rResu…
 
ovîride
 {

7301  
LambdaInvokî
<
ty≥«me
 
U«ryLambdaTøôs
<
L
>::
Rëu∫Ty≥
>::
övoke
–
m_œmbda
, 
Êag
 );

7305 ˛as†
	cO±i⁄Æôy
 { 
	gO±i⁄Æ
, 
	gRequúed
 };

7307 
	gP¨£r
;

7309 ˛as†
	cP¨£rBa£
 {

7310 
	gpublic
:

7311 
vútuÆ
 ~
P¨£rBa£
() = ;

7312 
vútuÆ
áutÿ
vÆid©e
(Ëc⁄° -> 
	gResu…
 {  Resu…::
ok
(); }

7313 
vútuÆ
áutÿ
∑r£
–
°d
::
°rög
 c⁄°& 
exeName
, 
TokíSåóm
 c⁄° &
tokís
Ëc⁄° -> 
	gI¡î«lP¨£Resu…
 = 0;

7314 
vútuÆ
áutÿ
ˇrdöÆôy
(Ëc⁄° -> 
	gsize_t
 {  1; }

7316 autÿ
∑r£
–
Args
 c⁄° &
¨gs
 ) c⁄° -> 
	gI¡î«lP¨£Resu…
 {

7317  
∑r£
–
¨gs
.
exeName
(), 
TokíSåóm
(árgs ) );

7321 
	gãm∂©e
<
ty≥«me
 
	gDîivedT
>

7322 ˛as†
	cCompoßbÀP¨£rIm∂
 : 
public
 
P¨£rBa£
 {

7323 
public
:

7324 
ãm∂©e
<
ty≥«me
 
T
>

7325 autÿ
›î©‹
|–
T
 c⁄° &
Ÿhî
 ) c⁄° -> 
P¨£r
;

7327 
	gãm∂©e
<
ty≥«me
 
	gT
>

7328 autÿ
	g›î©‹
+–
T
 c⁄° &
	gŸhî
 ) c⁄° -> 
	gP¨£r
;

7332 
	gãm∂©e
<
ty≥«me
 
	gDîivedT
>

7333 
˛ass
 
	gP¨£rRefIm∂
 : 
public
 
CompoßbÀP¨£rIm∂
<
DîivedT
> {

7334 
¥Ÿe˘ed
:

7335 
O±i⁄Æôy
 
m_›ti⁄Æôy
 = O±i⁄Æôy::
O±i⁄Æ
;

7336 
	g°d
::
sh¨ed_±r
<
BoundRef
> 
m_ªf
;

7337 
	g°d
::
°rög
 
m_höt
;

7338 
	g°d
::
°rög
 
m_des¸ùti⁄
;

7340 
ex∂icô
 
P¨£rRefIm∂
–
°d
::
sh¨ed_±r
<
BoundRef
> c⁄° &
ªf
 ) : 
m_ªf
(Ñef ) {}

7342 
public
:

7343 
ãm∂©e
<
ty≥«me
 
T
>

7344 
P¨£rRefIm∂
–
T
 &
ªf
, 
°d
::
°rög
 c⁄° &
höt
 )

7345 : 
m_ªf
–
°d
::
make_sh¨ed
<
BoundVÆueRef
<
T
>>–
ªf
 ) ),

7346 
m_höt
–
höt
 )

7349 
	gãm∂©e
<
ty≥«me
 
	gLambdaT
>

7350 
P¨£rRefIm∂
–
LambdaT
 c⁄° &
ªf
, 
°d
::
°rög
 c⁄° &
höt
 )

7351 : 
m_ªf
–
°d
::
make_sh¨ed
<
BoundLambda
<
LambdaT
>>–
ªf
 ) ),

7352 
m_höt
(
höt
)

7355 autÿ
›î©‹
()–
	g°d
::
°rög
 c⁄° &
des¸ùti⁄
 ) -> 
DîivedT
 & {

7356 
m_des¸ùti⁄
 = 
des¸ùti⁄
;

7357  
	g°©ic_ˇ°
<
	gDîivedT
 &>–*
	gthis
 );

7360 autÿ
›ti⁄Æ
(Ë-> 
	gDîivedT
 & {

7361 
	gm_›ti⁄Æôy
 = 
O±i⁄Æôy
::
O±i⁄Æ
;

7362  
	g°©ic_ˇ°
<
	gDîivedT
 &>–*
	gthis
 );

7365 autÿ
ªquúed
(Ë-> 
	gDîivedT
 & {

7366 
	gm_›ti⁄Æôy
 = 
O±i⁄Æôy
::
Requúed
;

7367  
	g°©ic_ˇ°
<
	gDîivedT
 &>–*
	gthis
 );

7370 autÿ
isO±i⁄Æ
(Ëc⁄° -> 
	gboﬁ
 {

7371  
	gm_›ti⁄Æôy
 =
O±i⁄Æôy
::
O±i⁄Æ
;

7374 autÿ
ˇrdöÆôy
(Ëc⁄° -> 
size_t
 
	govîride
 {

7375 if–
	gm_ªf
->
isC⁄èöî
() )

7381 autÿ
höt
(Ëc⁄° -> 
	g°d
::
°rög
 {  
m_höt
; }

7384 
˛ass
 
	gExeName
 : 
public
 
CompoßbÀP¨£rIm∂
<
ExeName
> {

7385 
°d
::
sh¨ed_±r
<°d::
°rög
> 
m_«me
;

7386 
	g°d
::
sh¨ed_±r
<
BoundVÆueRefBa£
> 
m_ªf
;

7388 
	gãm∂©e
<
ty≥«me
 
	gLambdaT
>

7389 autÿ
makeRef
(
LambdaT
 c⁄° &
œmbda
Ë-> 
	g°d
::
sh¨ed_±r
<
BoundVÆueRefBa£
> {

7390  
°d
::
make_sh¨ed
<
BoundLambda
<
LambdaT
>>–
œmbda
) ;

7393 
	gpublic
:

7394 
ExeName
(Ë: 
m_«me
–
°d
::
make_sh¨ed
<°d::
°rög
>( "<executable>" ) ) {}

7396 
ex∂icô
 
ExeName
–
°d
::
°rög
 &
ªf
 ) : ExeName() {

7397 
m_ªf
 = 
°d
::
make_sh¨ed
<
BoundVÆueRef
<°d::
°rög
>>–
ªf
 );

7400 
	gãm∂©e
<
ty≥«me
 
	gLambdaT
>

7401 
ex∂icô
 
ExeName
–
LambdaT
 c⁄°& 
œmbda
 ) : ExeName() {

7402 
m_ªf
 = 
°d
::
make_sh¨ed
<
BoundLambda
<
LambdaT
>>–
œmbda
 );

7406 autÿ
∑r£
–
°d
::
°rög
 c⁄°&, 
TokíSåóm
 c⁄° &
tokís
 ) c⁄° -> 
I¡î«lP¨£Resu…
 
	govîride
 {

7407  
	gI¡î«lP¨£Resu…
::
ok
–
P¨£Sèã
–
P¨£Resu…Ty≥
::
NoM©ch
, 
tokís
 ) );

7410 autÿ
«me
(Ëc⁄° -> 
	g°d
::
°rög
 {  *
m_«me
; }

7411 autÿ
£t
–
°d
::
°rög
 c⁄°& 
√wName
 ) -> 
P¨£rResu…
 {

7413 autÿ
œ°Sœsh
 = 
√wName
.
föd_œ°_of
( "\\/" );

7414 autÿ
	gfûíame
 = ( 
œ°Sœsh
 =
°d
::
°rög
::
≈os
 )

7415 ? 
√wName


7416 : 
√wName
.
sub°r
–
œ°Sœsh
+1 );

7418 *
	gm_«me
 = 
fûíame
;

7419 if–
	gm_ªf
 )

7420  
	gm_ªf
->
£tVÆue
–
fûíame
 );

7422  
	gP¨£rResu…
::
ok
–
P¨£Resu…Ty≥
::
M©ched
 );

7426 
˛ass
 
	gArg
 : 
public
 
P¨£rRefIm∂
<
Arg
> {

7427 
public
:

7428 
usög
 
P¨£rRefIm∂
::ParserRefImpl;

7430 autÿ
∑r£
–
°d
::
°rög
 c⁄° &, 
TokíSåóm
 c⁄° &
tokís
 ) c⁄° -> 
I¡î«lP¨£Resu…
 
	govîride
 {

7431 autÿ
	gvÆid©i⁄Resu…
 = 
vÆid©e
();

7432 if–!
	gvÆid©i⁄Resu…
 )

7433  
I¡î«lP¨£Resu…
–
vÆid©i⁄Resu…
 );

7435 autÿ
	gªmaöögTokís
 = 
tokís
;

7436 autÿc⁄° &
	gtokí
 = *
ªmaöögTokís
;

7437 if–
	gtokí
.
	gty≥
 !
TokíTy≥
::
Argumít
 )

7438  
I¡î«lP¨£Resu…
::
ok
–
P¨£Sèã
–
P¨£Resu…Ty≥
::
NoM©ch
, 
ªmaöögTokís
 ) );

7440 
as£π
–!
m_ªf
->
isFœg
() );

7441 autÿ
	gvÆueRef
 = 
°©ic_ˇ°
<
dëaû
::
BoundVÆueRefBa£
*>–
m_ªf
.
gë
() );

7443 autÿ
	gªsu…
 = 
vÆueRef
->
£tVÆue
–
ªmaöögTokís
->
tokí
 );

7444 if–!
	gªsu…
 )

7445  
I¡î«lP¨£Resu…
–
ªsu…
 );

7447  
	gI¡î«lP¨£Resu…
::
ok
–
P¨£Sèã
–
P¨£Resu…Ty≥
::
M©ched
, ++
ªmaöögTokís
 ) );

7451 
ölöe
áutÿ
n‹mÆi£O±
–
°d
::
°rög
 c⁄° &
›tName
 ) -> std::string {

7452 #ifde‡
CATCH_PLATFORM_WINDOWS


7453 if–
›tName
[0] == '/' )

7454  "-" + 
›tName
.
sub°r
( 1 );

7457  
	g›tName
;

7460 
˛ass
 
	gO±
 : 
public
 
P¨£rRefIm∂
<
O±
> {

7461 
¥Ÿe˘ed
:

7462 
°d
::
ve˘‹
<°d::
°rög
> 
m_›tNames
;

7464 
	gpublic
:

7465 
ãm∂©e
<
ty≥«me
 
LambdaT
>

7466 
ex∂icô
 
O±
–
LambdaT
 c⁄° &
ªf
 ) : 
P¨£rRefIm∂
–
°d
::
make_sh¨ed
<
BoundFœgLambda
<LambdaT>>(Ñef ) ) {}

7468 
ex∂icô
 
O±
–
boﬁ
 &
ªf
 ) : 
P¨£rRefIm∂
–
°d
::
make_sh¨ed
<
BoundFœgRef
>(Ñef ) ) {}

7470 
ãm∂©e
<
ty≥«me
 
LambdaT
>

7471 
O±
–
LambdaT
 c⁄° &
ªf
, 
°d
::
°rög
 c⁄° &
höt
 ) : 
P¨£rRefIm∂
(Ñef, hint ) {}

7473 
	gãm∂©e
<
ty≥«me
 
	gT
>

7474 
O±
–
T
 &
ªf
, 
°d
::
°rög
 c⁄° &
höt
 ) : 
P¨£rRefIm∂
(Ñef, hint ) {}

7476 autÿ
	g›î©‹
[]–
	g°d
::
°rög
 c⁄° &
›tName
 ) -> 
O±
 & {

7477 
m_›tNames
.
push_back
–
›tName
 );

7478  *
	gthis
;

7481 autÿ
gëHñpCﬁumns
(Ëc⁄° -> 
	g°d
::
ve˘‹
<
HñpCﬁumns
> {

7482 
°d
::
o°rög°ªam
 
oss
;

7483 
boﬁ
 
	gfú°
 = 
åue
;

7484 áutÿc⁄° &
	g›t
 : 
m_›tNames
 ) {

7485 i‡(
fú°
)

7486 
fú°
 = 
Ál£
;

7488 
	goss
 << ", ";

7489 
	goss
 << 
	g›t
;

7491 if–!
	gm_höt
.
em±y
() )

7492 
	goss
 << " <" << 
	gm_höt
 << ">";

7493  { { 
	goss
.
°r
(), 
	gm_des¸ùti⁄
 } };

7496 autÿ
isM©ch
–
°d
::
°rög
 c⁄° &
›tTokí
 ) c⁄° -> 
boﬁ
 {

7497 autÿ
n‹mÆi£dTokí
 = 
n‹mÆi£O±
–
›tTokí
 );

7498 áutÿc⁄° &
	g«me
 : 
m_›tNames
 ) {

7499 if–
n‹mÆi£O±
–
«me
 ) =
n‹mÆi£dTokí
 )

7500  
åue
;

7502  
	gÁl£
;

7505 
usög
 
	gP¨£rBa£
::
∑r£
;

7507 autÿ
∑r£
–
°d
::
°rög
 c⁄°&, 
TokíSåóm
 c⁄° &
tokís
 ) c⁄° -> 
I¡î«lP¨£Resu…
 
	govîride
 {

7508 autÿ
	gvÆid©i⁄Resu…
 = 
vÆid©e
();

7509 if–!
	gvÆid©i⁄Resu…
 )

7510  
I¡î«lP¨£Resu…
–
vÆid©i⁄Resu…
 );

7512 autÿ
	gªmaöögTokís
 = 
tokís
;

7513 if–
	gªmaöögTokís
 &&ÑemaöögTokís->
	gty≥
 =
TokíTy≥
::
O±i⁄
 ) {

7514 autÿc⁄° &
tokí
 = *
ªmaöögTokís
;

7515 if–
isM©ch
(
tokí
.token ) ) {

7516 if–
	gm_ªf
->
isFœg
() ) {

7517 autÿ
	gÊagRef
 = 
°©ic_ˇ°
<
dëaû
::
BoundFœgRefBa£
*>–
m_ªf
.
gë
() );

7518 autÿ
	gªsu…
 = 
ÊagRef
->
£tFœg
–
åue
 );

7519 if–!
	gªsu…
 )

7520  
I¡î«lP¨£Resu…
–
ªsu…
 );

7521 if–
	gªsu…
.
vÆue
(Ë=
P¨£Resu…Ty≥
::
Sh‹tCúcuôAŒ
 )

7522  
I¡î«lP¨£Resu…
::
ok
–
P¨£Sèã
–
ªsu…
.
vÆue
(), 
ªmaöögTokís
 ) );

7524 autÿ
	gvÆueRef
 = 
°©ic_ˇ°
<
dëaû
::
BoundVÆueRefBa£
*>–
m_ªf
.
gë
() );

7525 ++
	gªmaöögTokís
;

7526 if–!
	gªmaöögTokís
 )

7527  
	gI¡î«lP¨£Resu…
::
ru¡imeEº‹
–"Ex≥˘edárgumíàfﬁlowög " + 
tokí
.token );

7528 autÿc⁄° &
	g¨gTokí
 = *
ªmaöögTokís
;

7529 if–
	g¨gTokí
.
	gty≥
 !
TokíTy≥
::
Argumít
 )

7530  
I¡î«lP¨£Resu…
::
ru¡imeEº‹
–"Ex≥˘edárgumíàfﬁlowög " + 
tokí
.token );

7531 autÿ
	gªsu…
 = 
vÆueRef
->
£tVÆue
–
¨gTokí
.
tokí
 );

7532 if–!
	gªsu…
 )

7533  
I¡î«lP¨£Resu…
–
ªsu…
 );

7534 if–
	gªsu…
.
vÆue
(Ë=
P¨£Resu…Ty≥
::
Sh‹tCúcuôAŒ
 )

7535  
I¡î«lP¨£Resu…
::
ok
–
P¨£Sèã
–
ªsu…
.
vÆue
(), 
ªmaöögTokís
 ) );

7537  
	gI¡î«lP¨£Resu…
::
ok
–
P¨£Sèã
–
P¨£Resu…Ty≥
::
M©ched
, ++
ªmaöögTokís
 ) );

7540  
	gI¡î«lP¨£Resu…
::
ok
–
P¨£Sèã
–
P¨£Resu…Ty≥
::
NoM©ch
, 
ªmaöögTokís
 ) );

7543 autÿ
vÆid©e
(Ëc⁄° -> 
Resu…
 
	govîride
 {

7544 if–
	gm_›tNames
.
em±y
() )

7545  
	gResu…
::
logicEº‹
( "No options suppliedÅo Opt" );

7546 áutÿc⁄° &
	g«me
 : 
m_›tNames
 ) {

7547 if–
«me
.
em±y
() )

7548  
Resu…
::
logicEº‹
( "OptionÇame cannot beÉmpty" );

7549 #ifde‡
CATCH_PLATFORM_WINDOWS


7550 if–
	g«me
[0] !'-' && 
«me
[0] != '/' )

7551  
Resu…
::
logicEº‹
( "OptionÇame must begin with '-' or '/'" );

7553 if–
	g«me
[0] != '-' )

7554  
Resu…
::
logicEº‹
( "OptionÇame must begin with '-'" );

7557  
	gP¨£rRefIm∂
::
vÆid©e
();

7561 
	gHñp
 : 
O±
 {

7562 
Hñp
–
boﬁ
 &
showHñpFœg
 )

7563 : 
O±
([&]–
boﬁ
 
Êag
 ) {

7564 
showHñpFœg
 = 
Êag
;

7565  
P¨£rResu…
::
ok
–
P¨£Resu…Ty≥
::
Sh‹tCúcuôAŒ
 );

7568 
	g°©ic_ˇ°
<
	gO±
 &>–*
	gthis
 )

7571 .
›ti⁄Æ
();

7575 
	gP¨£r
 : 
P¨£rBa£
 {

7577 
muèbÀ
 
ExeName
 
m_exeName
;

7578 
	g°d
::
ve˘‹
<
O±
> 
m_›ti⁄s
;

7579 
	g°d
::
ve˘‹
<
Arg
> 
m_¨gs
;

7581 autÿ
	g›î©‹
|=–
ExeName
 c⁄° &
exeName
 ) -> 
P¨£r
 & {

7582 
m_exeName
 = 
exeName
;

7583  *
	gthis
;

7586 autÿ
	g›î©‹
|=–
Arg
 c⁄° &
¨g
 ) -> 
P¨£r
 & {

7587 
m_¨gs
.
push_back
(
¨g
);

7588  *
	gthis
;

7591 autÿ
	g›î©‹
|=–
O±
 c⁄° &
›t
 ) -> 
P¨£r
 & {

7592 
m_›ti⁄s
.
push_back
(
›t
);

7593  *
	gthis
;

7596 autÿ
	g›î©‹
|=–
P¨£r
 c⁄° &
Ÿhî
 ) -> Parser & {

7597 
m_›ti⁄s
.
ö£π
(m_›ti⁄s.
íd
(), 
Ÿhî
.m_›ti⁄s.
begö
(), other.m_options.end());

7598 
	gm_¨gs
.
ö£π
(
m_¨gs
.
íd
(), 
Ÿhî
.m_¨gs.
begö
(), other.m_args.end());

7599  *
	gthis
;

7602 
	gãm∂©e
<
ty≥«me
 
	gT
>

7603 autÿ
	g›î©‹
|–
T
 c⁄° &
	gŸhî
 ) c⁄° -> 
	gP¨£r
 {

7604  
P¨£r
–*
this
 ) |
Ÿhî
;

7608 
	gãm∂©e
<
ty≥«me
 
	gT
>

7609 autÿ
	g›î©‹
+=–
T
 c⁄° &
Ÿhî
 ) -> 
P¨£r
 & {  
›î©‹
|=( other ); }

7610 
	gãm∂©e
<
ty≥«me
 
	gT
>

7611 autÿ
	g›î©‹
+–
T
 c⁄° &
	gŸhî
 ) c⁄° -> 
	gP¨£r
 {  operator|( other ); }

7613 autÿ
gëHñpCﬁumns
(Ëc⁄° -> 
	g°d
::
ve˘‹
<
HñpCﬁumns
> {

7614 
°d
::
ve˘‹
<
HñpCﬁumns
> 
cﬁs
;

7615 autÿc⁄° &
	go
 : 
m_›ti⁄s
) {

7616 autÿ
chûdCﬁs
 = 
o
.
gëHñpCﬁumns
();

7617 
	gcﬁs
.
ö£π
–
cﬁs
.
íd
(), 
chûdCﬁs
.
begö
(), childCols.end() );

7619  
	gcﬁs
;

7622 
wrôeToSåóm
–
°d
::
o°ªam
 &
os
 ) const {

7623 i‡(!
m_exeName
.
«me
().
em±y
()) {

7624 
os
 << "ußge:\n" << " " << 
m_exeName
.
«me
() << " ";

7625 
boﬁ
 
	gªquúed
 = 
åue
, 
	gfú°
 =Årue;

7626 áutÿc⁄° &
	g¨g
 : 
m_¨gs
 ) {

7627 i‡(
fú°
)

7628 
fú°
 = 
Ál£
;

7630 
	gos
 << " ";

7631 if–
	g¨g
.
isO±i⁄Æ
(Ë&& 
	gªquúed
 ) {

7632 
	gos
 << "[";

7633 
	gªquúed
 = 
Ál£
;

7635 
	gos
 << "<" << 
	g¨g
.
höt
() << ">";

7636 if–
	g¨g
.
ˇrdöÆôy
() == 0 )

7637 
os
 << " ... ";

7639 if–!
	gªquúed
 )

7640 
	gos
 << "]";

7641 if–!
	gm_›ti⁄s
.
em±y
() )

7642 
	gos
 << " options";

7643 
	gos
 << "\n\nwhîê›ti⁄†¨e:" << 
	g°d
::
ídl
;

7646 autÿ
	grows
 = 
gëHñpCﬁumns
();

7647 
size_t
 
	gc⁄sﬁeWidth
 = 
CATCH_CLARA_CONFIG_CONSOLE_WIDTH
;

7648 
size_t
 
	g›tWidth
 = 0;

7649 áutÿc⁄° &
	gcﬁs
 : 
rows
 )

7650 
›tWidth
 = (
°d
::
max
)(›tWidth, 
	gcﬁs
.
	gÀ·
.
size
() + 2);

7652 
	g›tWidth
 = (
°d
::
mö
)(
›tWidth
, 
	gc⁄sﬁeWidth
/2);

7654 áutÿc⁄° &
	gcﬁs
 : 
rows
 ) {

7655 autÿ
row
 =

7656 
TextFlow
::
Cﬁumn
–
cﬁs
.
À·
 ).
width
–
›tWidth
 ).
ödít
( 2 ) +

7657 
TextFlow
::
S∑˚r
(4) +

7658 
TextFlow
::
Cﬁumn
–
cﬁs
.
right
 ).
width
–
c⁄sﬁeWidth
 - 7 - 
›tWidth
 );

7659 
	gos
 << 
	grow
 << 
	g°d
::
ídl
;

7663 
‰õnd
áutÿ
	g›î©‹
<<–
	g°d
::
o°ªam
 &
os
, 
P¨£r
 c⁄° &
	g∑r£r
 ) -> std::ostream& {

7664 
∑r£r
.
wrôeToSåóm
–
os
 );

7665  
	gos
;

7668 autÿ
vÆid©e
(Ëc⁄° -> 
Resu…
 
	govîride
 {

7669 áutÿc⁄° &
	g›t
 : 
m_›ti⁄s
 ) {

7670 autÿ
ªsu…
 = 
›t
.
vÆid©e
();

7671 if–!
	gªsu…
 )

7672  
	gªsu…
;

7674 áutÿc⁄° &
	g¨g
 : 
m_¨gs
 ) {

7675 autÿ
ªsu…
 = 
¨g
.
vÆid©e
();

7676 if–!
	gªsu…
 )

7677  
	gªsu…
;

7679  
	gResu…
::
ok
();

7682 
usög
 
	gP¨£rBa£
::
∑r£
;

7684 autÿ
∑r£
–
°d
::
°rög
 c⁄°& 
exeName
, 
TokíSåóm
 c⁄° &
tokís
 ) c⁄° -> 
I¡î«lP¨£Resu…
 
	govîride
 {

7686 
	sP¨£rInfo
 {

7687 
P¨£rBa£
 c⁄°* 
	g∑r£r
 = 
nuŒ±r
;

7688 
size_t
 
	gcou¡
 = 0;

7690 c⁄° 
size_t
 
	gtŸÆP¨£rs
 = 
m_›ti⁄s
.
size
(Ë+ 
m_¨gs
.size();

7691 
as£π
–
tŸÆP¨£rs
 < 512 );

7693 
P¨£rInfo
 
	g∑r£Infos
[512];

7696 
size_t
 
	gi
 = 0;

7697 autÿc⁄° &
	g›t
 : 
m_›ti⁄s
Ë
∑r£Infos
[
i
++].
∑r£r
 = &
›t
;

7698 autÿc⁄° &
	g¨g
 : 
m_¨gs
Ë
∑r£Infos
[
i
++].
∑r£r
 = &
¨g
;

7701 
	gm_exeName
.
£t
–
exeName
 );

7703 autÿ
	gªsu…
 = 
I¡î«lP¨£Resu…
::
ok
–
P¨£Sèã
–
P¨£Resu…Ty≥
::
NoM©ch
, 
tokís
 ) );

7704  
	gªsu…
.
vÆue
().
ªmaöögTokís
() ) {

7705 
boﬁ
 
	gtokíP¨£d
 = 
Ál£
;

7707  
size_t
 
	gi
 = 0; i < 
	gtŸÆP¨£rs
; ++i ) {

7708 auto& 
	g∑r£Info
 = 
∑r£Infos
[
i
];

7709 if–
	g∑r£Info
.
	g∑r£r
->
ˇrdöÆôy
(Ë=0 || 
∑r£Info
.
cou¡
 <Ö¨£Info.
∑r£r
->cardinality() ) {

7710 
ªsu…
 = 
∑r£Info
.
∑r£r
->
∑r£
(
exeName
,Ñesu….
vÆue
().
ªmaöögTokís
());

7711 i‡(!
	gªsu…
)

7712  
	gªsu…
;

7713 i‡(
	gªsu…
.
vÆue
().
ty≥
(Ë!
P¨£Resu…Ty≥
::
NoM©ch
) {

7714 
tokíP¨£d
 = 
åue
;

7715 ++
	g∑r£Info
.
	gcou¡
;

7721 if–
	gªsu…
.
vÆue
().
ty≥
(Ë=
P¨£Resu…Ty≥
::
Sh‹tCúcuôAŒ
 )

7722  
ªsu…
;

7723 if–!
	gtokíP¨£d
 )

7724  
	gI¡î«lP¨£Resu…
::
ru¡imeEº‹
–"Uƒecogni£dÅokí: " + 
ªsu…
.
vÆue
().
ªmaöögTokís
()->
tokí
 );

7727  
	gªsu…
;

7731 
	gãm∂©e
<
ty≥«me
 
	gDîivedT
>

7732 
	gãm∂©e
<
ty≥«me
 
	gT
>

7733 autÿ
	gCompoßbÀP¨£rIm∂
<
	gDîivedT
>::
›î©‹
|–
T
 c⁄° &
Ÿhî
 ) c⁄° -> 
P¨£r
 {

7734  
P¨£r
(Ë| 
°©ic_ˇ°
<
DîivedT
 c⁄° &>–*
this
 ) | 
Ÿhî
;

7739 
usög
 
	gdëaû
::
P¨£r
;

7742 
usög
 
	gdëaû
::
O±
;

7745 
usög
 
	gdëaû
::
Arg
;

7748 
usög
 
	gdëaû
::
Args
;

7751 
usög
 
	gdëaû
::
ExeName
;

7754 
usög
 
	gdëaû
::
Hñp
;

7757 
usög
 
	gdëaû
::
P¨£Resu…Ty≥
;

7760 
usög
 
	gdëaû
::
P¨£rResu…
;

7765 #ifde‡
__˛™g__


7766 #¥agm®
˛™g
 
dügno°ic
 
p›


7770 #ifde‡
CATCH_TEMP_CLARA_CONFIG_CONSOLE_WIDTH


7771 
	#CATCH_CLARA_TEXTFLOW_CONFIG_CONSOLE_WIDTH
 
CATCH_TEMP_CLARA_CONFIG_CONSOLE_WIDTH


	)

7772 #unde‡
CATCH_TEMP_CLARA_CONFIG_CONSOLE_WIDTH


7776 
«me•a˚
 
	gC©ch
 {

7778 
	g˛¨a
::
P¨£r
 
makeComm™dLöeP¨£r
–
C⁄figD©a
& 
c⁄fig
 );

7783 
	~<f°ªam
>

7784 
	~<˘ime
>

7786 
«me•a˚
 
	gC©ch
 {

7788 
	g˛¨a
::
P¨£r
 
makeComm™dLöeP¨£r
–
C⁄figD©a
& 
c⁄fig
 ) {

7790 
usög
 
«me•a˚
 
˛¨a
;

7792 autÿc⁄° 
	g£tW¨nög
 = [&]–
°d
::
°rög
 c⁄°& 
w¨nög
 ) {

7793 autÿ
w¨nögSë
 = [&]() {

7794 if–
w¨nög
 == "NoAssertions" )

7795  
W¨nAbout
::
NoAs£πi⁄s
;

7797 i‡–
	gw¨nög
 == "NoTests" )

7798  
W¨nAbout
::
NoTe°s
;

7800  
	gW¨nAbout
::
NŸhög
;

7803 i‡(
	gw¨nögSë
 =
W¨nAbout
::
NŸhög
)

7804  
P¨£rResu…
::
ru¡imeEº‹
–"Uƒecogni£d w¨nög: '" + 
w¨nög
 + "'" );

7805 
	gc⁄fig
.
	gw¨nögs
 = 
°©ic_ˇ°
<
W¨nAbout
::
Wh©
>–
c⁄fig
.
w¨nögs
 | 
w¨nögSë
 );

7806  
	gP¨£rResu…
::
ok
–
P¨£Resu…Ty≥
::
M©ched
 );

7808 autÿc⁄° 
	glﬂdTe°NamesFromFûe
 = [&]–
°d
::
°rög
 c⁄°& 
fûíame
 ) {

7809 
°d
::
if°ªam
 
f
–
fûíame
.
c_°r
() );

7810 if–!
	gf
.
is_›í
() )

7811  
	gP¨£rResu…
::
ru¡imeEº‹
–"U«bÀÅÿlﬂd i≈uàfûe: '" + 
fûíame
 + "'" );

7813 
	g°d
::
°rög
 
löe
;

7814  
	g°d
::
gëlöe
–
f
, 
löe
 ) ) {

7815 
	glöe
 = 
åim
(
löe
);

7816 if–!
	glöe
.
em±y
(Ë&& !
°¨tsWôh
–
löe
, '#' ) ) {

7817 if–!
°¨tsWôh
–
löe
, '"' ) )

7818 
	glöe
 = '"' + 
löe
 + '"';

7819 
	gc⁄fig
.
	gã°sOrTags
.
push_back
–
löe
 + ',' );

7822  
	gP¨£rResu…
::
ok
–
P¨£Resu…Ty≥
::
M©ched
 );

7824 autÿc⁄° 
	g£tTe°Ordî
 = [&]–
°d
::
°rög
 c⁄°& 
‹dî
 ) {

7825 if–
°¨tsWôh
–"de˛¨ed", 
‹dî
 ) )

7826 
c⁄fig
.
runOrdî
 = 
RunTe°s
::
InDe˛¨©i⁄Ordî
;

7827 if–
°¨tsWôh
–"Àxiˇl", 
‹dî
 ) )

7828 
	gc⁄fig
.
	grunOrdî
 = 
RunTe°s
::
InLexicogøphiˇlOrdî
;

7829 if–
°¨tsWôh
–"øndom", 
‹dî
 ) )

7830 
	gc⁄fig
.
	grunOrdî
 = 
RunTe°s
::
InR™domOrdî
;

7832  
	g˛¨a
::
P¨£rResu…
::
ru¡imeEº‹
–"Uƒecogni£d ordîög: '" + 
‹dî
 + "'" );

7833  
	gP¨£rResu…
::
ok
–
P¨£Resu…Ty≥
::
M©ched
 );

7835 autÿc⁄° 
	g£tRngSìd
 = [&]–
°d
::
°rög
 c⁄°& 
£ed
 ) {

7836 if–
£ed
 != "time" )

7837  
˛¨a
::
dëaû
::
c⁄vîtI¡o
–
£ed
, 
c⁄fig
.
∫gSìd
 );

7838 
	gc⁄fig
.
	g∫gSìd
 = 
°©ic_ˇ°
<>–
°d
::
time
(
nuŒ±r
) );

7839  
	gP¨£rResu…
::
ok
–
P¨£Resu…Ty≥
::
M©ched
 );

7841 autÿc⁄° 
	g£tCﬁourUßge
 = [&]–
°d
::
°rög
 c⁄°& 
u£Cﬁour
 ) {

7842 autÿ
mode
 = 
toLowî
–
u£Cﬁour
 );

7844 if–
	gmode
 == "yes" )

7845 
c⁄fig
.
u£Cﬁour
 = 
U£Cﬁour
::
Yes
;

7846 if–
	gmode
 == "no" )

7847 
c⁄fig
.
u£Cﬁour
 = 
U£Cﬁour
::
No
;

7848 if–
	gmode
 == "auto" )

7849 
c⁄fig
.
u£Cﬁour
 = 
U£Cﬁour
::
Auto
;

7851  
	gP¨£rResu…
::
ru¡imeEº‹
–"cﬁou∏modêmu° bê⁄êof:áuto, ye†‹Ço. '" + 
u£Cﬁour
 + "'ÇotÑecognised" );

7852  
	gP¨£rResu…
::
ok
–
P¨£Resu…Ty≥
::
M©ched
 );

7854 autÿc⁄° 
	g£tWaôF‹Key¥ess
 = [&]–
°d
::
°rög
 c⁄°& 
key¥ess
 ) {

7855 autÿ
key¥essLc
 = 
toLowî
–
key¥ess
 );

7856 if–
	gkey¥essLc
 == "start" )

7857 
c⁄fig
.
waôF‹Key¥ess
 = 
WaôF‹Key¥ess
::
Bef‹eSèπ
;

7858 if–
	gkey¥essLc
 == "exit" )

7859 
c⁄fig
.
waôF‹Key¥ess
 = 
WaôF‹Key¥ess
::
Bef‹eExô
;

7860 if–
	gkey¥essLc
 == "both" )

7861 
c⁄fig
.
waôF‹Key¥ess
 = 
WaôF‹Key¥ess
::
Bef‹eSèπAndExô
;

7863  
	gP¨£rResu…
::
ru¡imeEº‹
–"key¥es†¨gumíàmu° bê⁄êof: sèπ,Éxô o∏bŸh. '" + 
key¥ess
 + "'ÇotÑecognised" );

7864  
	gP¨£rResu…
::
ok
–
P¨£Resu…Ty≥
::
M©ched
 );

7866 autÿc⁄° 
	g£tVîbosôy
 = [&]–
°d
::
°rög
 c⁄°& 
vîbosôy
 ) {

7867 autÿ
lcVîbosôy
 = 
toLowî
–
vîbosôy
 );

7868 if–
	glcVîbosôy
 == "quiet" )

7869 
c⁄fig
.
vîbosôy
 = 
Vîbosôy
::
Quõt
;

7870 if–
	glcVîbosôy
 == "normal" )

7871 
c⁄fig
.
vîbosôy
 = 
Vîbosôy
::
N‹mÆ
;

7872 if–
	glcVîbosôy
 == "high" )

7873 
c⁄fig
.
vîbosôy
 = 
Vîbosôy
::
High
;

7875  
	gP¨£rResu…
::
ru¡imeEº‹
–"Uƒecogni£d vîbosôy, '" + 
vîbosôy
 + "'" );

7876  
	gP¨£rResu…
::
ok
–
P¨£Resu…Ty≥
::
M©ched
 );

7878 autÿc⁄° 
	g£tRï‹ãr
 = [&]–
°d
::
°rög
 c⁄°& 
ªp‹ãr
 ) {

7879 
IRï‹ãrRegi°ry
::
Fa˘‹yM≠
 c⁄°& 
Á˘‹õs
 = 
gëRegi°ryHub
().
gëRï‹ãrRegi°ry
().
gëFa˘‹õs
();

7881 autÿ
	glcRï‹ãr
 = 
toLowî
–
ªp‹ãr
 );

7882 autÿ
	gªsu…
 = 
Á˘‹õs
.
föd
–
lcRï‹ãr
 );

7884 if–
	gÁ˘‹õs
.
íd
(Ë!
ªsu…
 )

7885 
c⁄fig
.
ªp‹ãrName
 = 
lcRï‹ãr
;

7887  
	gP¨£rResu…
::
ru¡imeEº‹
–"UƒecognizedÑï‹ãr, '" + 
ªp‹ãr
 + "'. Checkávailable with --list-reporters" );

7888  
	gP¨£rResu…
::
ok
–
P¨£Resu…Ty≥
::
M©ched
 );

7891 autÿ
	g˛i


7892 
ExeName
–
c⁄fig
.
¥o˚ssName
 )

7893 | 
Hñp
–
c⁄fig
.
showHñp
 )

7894 | 
O±
–
c⁄fig
.
li°Te°s
 )

7897 | 
O±
–
c⁄fig
.
li°Tags
 )

7900 | 
O±
–
c⁄fig
.
showSuc˚ssfulTe°s
 )

7903 | 
O±
–
c⁄fig
.
shouldDebugBªak
 )

7906 | 
O±
–
c⁄fig
.
noThrow
 )

7909 | 
O±
–
c⁄fig
.
showInvisibÀs
 )

7912 | 
O±
–
c⁄fig
.
ouçutFûíame
, "filename" )

7915 | 
O±
–
£tRï‹ãr
, "name" )

7918 | 
O±
–
c⁄fig
.
«me
, "name" )

7921 | 
O±
–[&]–
boﬁ
 ){ 
c⁄fig
.
ab‹tA·î
 = 1; } )

7924 | 
O±
–[&]–
x
 ){ 
c⁄fig
.
ab‹tA·î
 = x; }, "no. failures" )

7927 | 
O±
–
£tW¨nög
, "warningÇame" )

7930 | 
O±
–[&]–
boﬁ
 
Êag
 ) { 
c⁄fig
.
showDuøti⁄s
 = fœg ? 
ShowDuøti⁄s
::
Always
 : ShowDuøti⁄s::
Nevî
; }, "yes|no" )

7933 | 
O±
–
lﬂdTe°NamesFromFûe
, "filename" )

7936 | 
O±
–
c⁄fig
.
fûíamesAsTags
 )

7939 | 
O±
–
c⁄fig
.
£˘i⁄sToRun
, "sectionÇame" )

7942 | 
O±
–
£tVîbosôy
, "quiet|normal|high" )

7945 | 
O±
–
c⁄fig
.
li°Te°NamesO∆y
 )

7948 | 
O±
–
c⁄fig
.
li°Rï‹ãrs
 )

7951 | 
O±
–
£tTe°Ordî
, "decl|lex|rand" )

7954 | 
O±
–
£tRngSìd
, "'time'|number" )

7957 | 
O±
–
£tCﬁourUßge
, "yes|no" )

7960 | 
O±
–
c⁄fig
.
libIdítify
 )

7963 | 
O±
–
£tWaôF‹Key¥ess
, "start|exit|both" )

7966 | 
O±
–
c⁄fig
.
bíchm¨kResﬁuti⁄Mu…ùÀ
, "multiplier" )

7970 | 
Arg
–
c⁄fig
.
ã°sOrTags
, "testÇame|pattern|tags" )

7973  
	g˛i
;

7980 
	~<c°rög
>

7981 
	~<o°ªam
>

7983 
«me•a˚
 
	gC©ch
 {

7985 
boﬁ
 
	gSour˚LöeInfo
::
em±y
(Ëc⁄° 
n€x˚±
 {

7986  
fûe
[0] == '\0';

7988 
boﬁ
 
	gSour˚LöeInfo
::
›î©‹
 =–
Sour˚LöeInfo
 c⁄°& 
Ÿhî
 ) c⁄° 
n€x˚±
 {

7989  
löe
 =
Ÿhî
.löê&& (
fûe
 =Ÿhî.fûê|| 
°d
::
°rcmp
(file, other.file) == 0);

7991 
boﬁ
 
	gSour˚LöeInfo
::
›î©‹
 < ( 
Sour˚LöeInfo
 c⁄°& 
Ÿhî
 ) c⁄° 
n€x˚±
 {

7994  
löe
 < 
Ÿhî
.löê|| (Üöê=Ÿhî.löê&& 
fûe
 !Ÿhî.fûê&& (
°d
::
°rcmp
(file, other.file) < 0));

7997 
	g°d
::
o°ªam
& 
›î©‹
 << ( 
°d
::o°ªam& 
os
, 
Sour˚LöeInfo
 c⁄°& 
	göfo
 ) {

7998 #i‚de‡
__GNUG__


7999 
	gos
 << 
	göfo
.
	gfûe
 << '(' << info.
	glöe
 << ')';

8001 
	gos
 << 
	göfo
.
	gfûe
 << ':' << info.
	glöe
;

8003  
	gos
;

8006 
	g°d
::
°rög
 
SåómEndSt›
::
›î©‹
+() const {

8007  
°d
::
°rög
();

8010 
	gN⁄C›yabÀ
::
N⁄C›yabÀ
() = ;

8011 
	gN⁄C›yabÀ
::~
N⁄C›yabÀ
() = ;

8017 
«me•a˚
 
	gC©ch
 {

8019 
	gC⁄fig
::
C⁄fig
–
C⁄figD©a
 c⁄°& 
d©a
 )

8020 : 
m_d©a
–
d©a
 ),

8021 
m_°ªam
–
›íSåóm
() )

8023 
Te°S≥cP¨£r
 
∑r£r
(
ITagAlüsRegi°ry
::
gë
());

8024 i‡(
	gd©a
.
	gã°sOrTags
.
em±y
()) {

8025 
	g∑r£r
.
∑r£
("~[.]");

8028 
	gm_hasTe°Fûãrs
 = 
åue
;

8029 áutÿc⁄°& 
	gã°OrTags
 : 
d©a
.
ã°sOrTags
 )

8030 
∑r£r
.
∑r£
–
ã°OrTags
 );

8032 
	gm_ã°S≥c
 = 
∑r£r
.
ã°S≥c
();

8035 
	g°d
::
°rög
 c⁄°& 
C⁄fig
::
gëFûíame
() const {

8036  
m_d©a
.
ouçutFûíame
 ;

8039 
boﬁ
 
	gC⁄fig
::
li°Te°s
(Ëc⁄° {  
m_d©a
.listTests; }

8040 
boﬁ
 
	gC⁄fig
::
li°Te°NamesO∆y
(Ëc⁄° {  
m_d©a
.listTestNamesOnly; }

8041 
boﬁ
 
	gC⁄fig
::
li°Tags
(Ëc⁄° {  
m_d©a
.listTags; }

8042 
boﬁ
 
	gC⁄fig
::
li°Rï‹ãrs
(Ëc⁄° {  
m_d©a
.listReporters; }

8044 
	g°d
::
°rög
 
C⁄fig
::
gëPro˚ssName
(Ëc⁄° {  
m_d©a
.
¥o˚ssName
; }

8045 
	g°d
::
°rög
 c⁄°& 
C⁄fig
::
gëRï‹ãrName
(Ëc⁄° {  
m_d©a
.
ªp‹ãrName
; }

8047 
	g°d
::
ve˘‹
<
°d
::
°rög
> c⁄°& 
C⁄fig
::
gëTe°sOrTags
(Ëc⁄° {  
m_d©a
.
ã°sOrTags
; }

8048 
	g°d
::
ve˘‹
<
°d
::
°rög
> c⁄°& 
C⁄fig
::
gëSe˘i⁄sToRun
(Ëc⁄° {  
m_d©a
.
£˘i⁄sToRun
; }

8050 
Te°S≥c
 c⁄°& 
	gC⁄fig
::
ã°S≥c
(Ëc⁄° {  
m_ã°S≥c
; }

8051 
boﬁ
 
	gC⁄fig
::
hasTe°Fûãrs
(Ëc⁄° {  
m_hasTe°Fûãrs
; }

8053 
boﬁ
 
	gC⁄fig
::
showHñp
(Ëc⁄° {  
m_d©a
.showHelp; }

8056 
boﬁ
 
	gC⁄fig
::
ÆlowThrows
(Ëc⁄° {  !
m_d©a
.
noThrow
; }

8057 
	g°d
::
o°ªam
& 
C⁄fig
::
°ªam
(Ëc⁄° {  
m_°ªam
->stream(); }

8058 
	g°d
::
°rög
 
C⁄fig
::
«me
(Ëc⁄° {  
m_d©a
.«me.
em±y
(Ë? m_d©a.
¥o˚ssName
 : m_data.name; }

8059 
boﬁ
 
	gC⁄fig
::
ö˛udeSuc˚ssfulResu…s
(Ëc⁄° {  
m_d©a
.
showSuc˚ssfulTe°s
; }

8060 
boﬁ
 
	gC⁄fig
::
w¨nAboutMissögAs£πi⁄s
(Ëc⁄° {  !!(
m_d©a
.
w¨nögs
 & 
W¨nAbout
::
NoAs£πi⁄s
); }

8061 
boﬁ
 
	gC⁄fig
::
w¨nAboutNoTe°s
(Ëc⁄° {  !!(
m_d©a
.
w¨nögs
 & 
W¨nAbout
::
NoTe°s
); }

8062 
	gShowDuøti⁄s
::
OrNŸ
 
C⁄fig
::
showDuøti⁄s
(Ëc⁄° {  
m_d©a
.showDurations; }

8063 
	gRunTe°s
::
InWh©Ordî
 
C⁄fig
::
runOrdî
(Ëc⁄° {  
m_d©a
.runOrder; }

8064 
	gC⁄fig
::
∫gSìd
(Ëc⁄° {  
m_d©a
.rngSeed; }

8065 
	gC⁄fig
::
bíchm¨kResﬁuti⁄Mu…ùÀ
(Ëc⁄° {  
m_d©a
.benchmarkResolutionMultiple; }

8066 
	gU£Cﬁour
::
YesOrNo
 
C⁄fig
::
u£Cﬁour
(Ëc⁄° {  
m_d©a
.useColour; }

8067 
boﬁ
 
	gC⁄fig
::
shouldDebugBªak
(Ëc⁄° {  
m_d©a
.shouldDebugBreak; }

8068 
	gC⁄fig
::
ab‹tA·î
(Ëc⁄° {  
m_d©a
.abortAfter; }

8069 
boﬁ
 
	gC⁄fig
::
showInvisibÀs
(Ëc⁄° {  
m_d©a
.showInvisibles; }

8070 
Vîbosôy
 
	gC⁄fig
::
vîbosôy
(Ëc⁄° {  
m_d©a
.verbosity; }

8072 
ISåóm
 c⁄°* 
	gC⁄fig
::
›íSåóm
() {

8073  
C©ch
::
makeSåóm
(
m_d©a
.
ouçutFûíame
);

8080 #i‡
deföed
(
__˛™g__
)

8081 #¥agm®
˛™g
 
dügno°ic
 
push


8082 #¥agm®
˛™g
 
dügno°ic
 
ign‹ed
 "-Wexit-time-destructors"

8087 
«me•a˚
 
	gC©ch
 {

8089 ˛as†
	cEºnoGu¨d
 {

8090 
	gpublic
:

8091 
EºnoGu¨d
();

8092 ~
EºnoGu¨d
();

8093 
	g¥iv©e
:

8094 
m_ﬁdEºno
;

8100 
	~<s°ªam
>

8102 
«me•a˚
 
	gC©ch
 {

8103 
	g«me•a˚
 {

8105 
	sICﬁourIm∂
 {

8106 
	gvútuÆ
 ~
ICﬁourIm∂
() = ;

8107 
vútuÆ
 
u£
–
Cﬁour
::
Code
 
_cﬁourCode
 ) = 0;

8110 
	gNoCﬁourIm∂
 : 
ICﬁourIm∂
 {

8111 
u£
–
Cﬁour
::
Code
 ) {}

8113 
ICﬁourIm∂
* 
ö°™˚
() {

8114 
NoCﬁourIm∂
 
s_ö°™˚
;

8115  &
	gs_ö°™˚
;

8122 #i‡!
deföed
–
CATCH_CONFIG_COLOUR_NONE
 ) && !deföed–
CATCH_CONFIG_COLOUR_WINDOWS
 ) && !deföed–
CATCH_CONFIG_COLOUR_ANSI
 )

8123 #ifde‡
CATCH_PLATFORM_WINDOWS


8124 
	#CATCH_CONFIG_COLOUR_WINDOWS


	)

8126 
	#CATCH_CONFIG_COLOUR_ANSI


	)

8130 #i‡
deföed
 ( 
CATCH_CONFIG_COLOUR_WINDOWS
 )

8132 
«me•a˚
 
	gC©ch
 {

8133 
	g«me•a˚
 {

8135 ˛as†
	cWö32CﬁourIm∂
 : 
public
 
ICﬁourIm∂
 {

8136 
public
:

8137 
Wö32CﬁourIm∂
(Ë: 
°doutH™dÀ
–
GëStdH™dÀ
(
STD_OUTPUT_HANDLE
) )

8139 
CONSOLE_SCREEN_BUFFER_INFO
 
csbiInfo
;

8140 
GëC⁄sﬁeS¸ìnBuf„rInfo
–
°doutH™dÀ
, &
csbiInfo
 );

8141 
	g‹igöÆF‹egroundAâribuãs
 = 
csbiInfo
.
wAâribuãs
 & ~–
BACKGROUND_GREEN
 | 
BACKGROUND_RED
 | 
BACKGROUND_BLUE
 | 
BACKGROUND_INTENSITY
 );

8142 
	g‹igöÆBackgroundAâribuãs
 = 
csbiInfo
.
wAâribuãs
 & ~–
FOREGROUND_GREEN
 | 
FOREGROUND_RED
 | 
FOREGROUND_BLUE
 | 
FOREGROUND_INTENSITY
 );

8145 
vútuÆ
 
u£
–
Cﬁour
::
Code
 
_cﬁourCode
 ) 
ovîride
 {

8146  
_cﬁourCode
 ) {

8147 
Cﬁour
::
N⁄e
:  
£tTextAâribuã
–
‹igöÆF‹egroundAâribuãs
 );

8148 
	gCﬁour
::
Whôe
:  
£tTextAâribuã
–
FOREGROUND_GREEN
 | 
FOREGROUND_RED
 | 
FOREGROUND_BLUE
 );

8149 
	gCﬁour
::
Red
:  
£tTextAâribuã
–
FOREGROUND_RED
 );

8150 
	gCﬁour
::
Gªí
:  
£tTextAâribuã
–
FOREGROUND_GREEN
 );

8151 
	gCﬁour
::
Blue
:  
£tTextAâribuã
–
FOREGROUND_BLUE
 );

8152 
	gCﬁour
::
Cy™
:  
£tTextAâribuã
–
FOREGROUND_BLUE
 | 
FOREGROUND_GREEN
 );

8153 
	gCﬁour
::
Yñlow
:  
£tTextAâribuã
–
FOREGROUND_RED
 | 
FOREGROUND_GREEN
 );

8154 
	gCﬁour
::
Gªy
:  
£tTextAâribuã
( 0 );

8156 
	gCﬁour
::
LightGªy
:  
£tTextAâribuã
–
FOREGROUND_INTENSITY
 );

8157 
	gCﬁour
::
BrightRed
:  
£tTextAâribuã
–
FOREGROUND_INTENSITY
 | 
FOREGROUND_RED
 );

8158 
	gCﬁour
::
BrightGªí
:  
£tTextAâribuã
–
FOREGROUND_INTENSITY
 | 
FOREGROUND_GREEN
 );

8159 
	gCﬁour
::
BrightWhôe
:  
£tTextAâribuã
–
FOREGROUND_INTENSITY
 | 
FOREGROUND_GREEN
 | 
FOREGROUND_RED
 | 
FOREGROUND_BLUE
 );

8160 
	gCﬁour
::
BrightYñlow
:  
£tTextAâribuã
–
FOREGROUND_INTENSITY
 | 
FOREGROUND_RED
 | 
FOREGROUND_GREEN
 );

8162 
	gCﬁour
::
Bright
: 
CATCH_INTERNAL_ERROR
( "notá colour" );

8165 
CATCH_ERROR
( "Unknown colourÑequested" );

8169 
	g¥iv©e
:

8170 
£tTextAâribuã
–
WORD
 
_ãxtAâribuã
 ) {

8171 
SëC⁄sﬁeTextAâribuã
–
°doutH™dÀ
, 
_ãxtAâribuã
 | 
‹igöÆBackgroundAâribuãs
 );

8173 
HANDLE
 
	g°doutH™dÀ
;

8174 
WORD
 
	g‹igöÆF‹egroundAâribuãs
;

8175 
WORD
 
	g‹igöÆBackgroundAâribuãs
;

8178 
ICﬁourIm∂
* 
∂©f‹mCﬁourIn°™˚
() {

8179 
Wö32CﬁourIm∂
 
	gs_ö°™˚
;

8181 
IC⁄figPå
 
	gc⁄fig
 = 
gëCuºítC⁄ãxt
().
gëC⁄fig
();

8182 
	gU£Cﬁour
::
YesOrNo
 
cﬁourMode
 = 
c⁄fig


8183 ? 
c⁄fig
->
u£Cﬁour
()

8184 : 
U£Cﬁour
::
Auto
;

8185 if–
	gcﬁourMode
 =
U£Cﬁour
::
Auto
 )

8186 
cﬁourMode
 = 
U£Cﬁour
::
Yes
;

8187  
	gcﬁourMode
 =
U£Cﬁour
::
Yes


8188 ? &
s_ö°™˚


8189 : 
NoCﬁourIm∂
::
ö°™˚
();

8195 #ñi‡
deföed
–
CATCH_CONFIG_COLOUR_ANSI
 )

8197 
	~<uni°d.h
>

8199 
«me•a˚
 
	gC©ch
 {

8200 
	g«me•a˚
 {

8206 ˛as†
	cPosixCﬁourIm∂
 : 
public
 
ICﬁourIm∂
 {

8207 
public
:

8208 
vútuÆ
 
u£
–
Cﬁour
::
Code
 
_cﬁourCode
 ) 
ovîride
 {

8209  
_cﬁourCode
 ) {

8210 
Cﬁour
::
N⁄e
:

8211 
Cﬁour
::
Whôe
:  
£tCﬁour
( "[0m" );

8212 
	gCﬁour
::
Red
:  
£tCﬁour
( "[0;31m" );

8213 
	gCﬁour
::
Gªí
:  
£tCﬁour
( "[0;32m" );

8214 
	gCﬁour
::
Blue
:  
£tCﬁour
( "[0;34m" );

8215 
	gCﬁour
::
Cy™
:  
£tCﬁour
( "[0;36m" );

8216 
	gCﬁour
::
Yñlow
:  
£tCﬁour
( "[0;33m" );

8217 
	gCﬁour
::
Gªy
:  
£tCﬁour
( "[1;30m" );

8219 
	gCﬁour
::
LightGªy
:  
£tCﬁour
( "[0;37m" );

8220 
	gCﬁour
::
BrightRed
:  
£tCﬁour
( "[1;31m" );

8221 
	gCﬁour
::
BrightGªí
:  
£tCﬁour
( "[1;32m" );

8222 
	gCﬁour
::
BrightWhôe
:  
£tCﬁour
( "[1;37m" );

8223 
	gCﬁour
::
BrightYñlow
:  
£tCﬁour
( "[1;33m" );

8225 
	gCﬁour
::
Bright
: 
CATCH_INTERNAL_ERROR
( "notá colour" );

8226 : 
CATCH_INTERNAL_ERROR
( "Unknown colourÑequested" );

8229 
ICﬁourIm∂
* 
ö°™˚
() {

8230 
PosixCﬁourIm∂
 
	gs_ö°™˚
;

8231  &
	gs_ö°™˚
;

8234 
	g¥iv©e
:

8235 
£tCﬁour
–c⁄° * 
_esˇ≥Code
 ) {

8236 
gëCuºítC⁄ãxt
().
gëC⁄fig
()->
°ªam
()

8237 << '\033' << 
_esˇ≥Code
;

8241 
boﬁ
 
u£CﬁourOnPœtf‹m
() {

8243 #ifde‡
CATCH_PLATFORM_MAC


8244 !
isDebuggîA˘ive
() &&

8246 #i‡!(
deföed
(
__DJGPP__
Ë&& deföed(
__STRICT_ANSI__
))

8247 
ißây
(
STDOUT_FILENO
)

8249 
	gÁl£


8253 
ICﬁourIm∂
* 
∂©f‹mCﬁourIn°™˚
() {

8254 
EºnoGu¨d
 
	ggu¨d
;

8255 
IC⁄figPå
 
	gc⁄fig
 = 
gëCuºítC⁄ãxt
().
gëC⁄fig
();

8256 
	gU£Cﬁour
::
YesOrNo
 
cﬁourMode
 = 
c⁄fig


8257 ? 
c⁄fig
->
u£Cﬁour
()

8258 : 
U£Cﬁour
::
Auto
;

8259 if–
	gcﬁourMode
 =
U£Cﬁour
::
Auto
 )

8260 
cﬁourMode
 = 
u£CﬁourOnPœtf‹m
()

8261 ? 
U£Cﬁour
::
Yes


8262 : 
U£Cﬁour
::
No
;

8263  
	gcﬁourMode
 =
U£Cﬁour
::
Yes


8264 ? 
PosixCﬁourIm∂
::
ö°™˚
()

8265 : 
NoCﬁourIm∂
::
ö°™˚
();

8273 
«me•a˚
 
	gC©ch
 {

8275 
ICﬁourIm∂
* 
∂©f‹mCﬁourIn°™˚
(Ë{  
	gNoCﬁourIm∂
::
ö°™˚
(); }

8281 
«me•a˚
 
	gC©ch
 {

8283 
	gCﬁour
::
Cﬁour
–
Code
 
_cﬁourCode
 ) { 
u£
( _colourCode ); }

8284 
	gCﬁour
::
Cﬁour
–Cﬁour&& 
rhs
 ) 
n€x˚±
 {

8285 
m_moved
 = 
rhs
.m_moved;

8286 
	grhs
.
	gm_moved
 = 
åue
;

8288 
	gCﬁour
& Cﬁour::
›î©‹
=–
Cﬁour
&& 
rhs
 ) 
n€x˚±
 {

8289 
m_moved
 = 
rhs
.m_moved;

8290 
	grhs
.
	gm_moved
 = 
åue
;

8291  *
	gthis
;

8294 
	gCﬁour
::~
Cﬁour
(){ if–!
m_moved
 ) 
u£
–
N⁄e
 ); }

8296 
	gCﬁour
::
u£
–
Code
 
_cﬁourCode
 ) {

8297 
ICﬁourIm∂
* 
im∂
 = 
∂©f‹mCﬁourIn°™˚
();

8298 
	gim∂
->
u£
–
_cﬁourCode
 );

8301 
	g°d
::
o°ªam
& 
›î©‹
 << ( 
°d
::o°ªam& 
os
, 
Cﬁour
 const& ) {

8302  
	gos
;

8307 #i‡
deföed
(
__˛™g__
)

8308 #¥agm®
˛™g
 
dügno°ic
 
p›


8314 
«me•a˚
 
	gC©ch
 {

8316 
˛ass
 
	gC⁄ãxt
 : 
public
 
IMuèbÀC⁄ãxt
, 
	gN⁄C›yabÀ
 {

8318 
	gpublic
:

8319 
vútuÆ
 
IResu…C≠tuª
* 
gëResu…C≠tuª
(Ë
ovîride
 {

8320  
m_ªsu…C≠tuª
;

8322 
vútuÆ
 
IRu¬î
* 
gëRu¬î
(Ë
	govîride
 {

8323  
	gm_ru¬î
;

8326 
vútuÆ
 
IC⁄figPå
 c⁄°& 
gëC⁄fig
(Ëc⁄° 
	govîride
 {

8327  
	gm_c⁄fig
;

8330 
	gvútuÆ
 ~
C⁄ãxt
(Ë
	govîride
;

8332 
	gpublic
:

8333 
vútuÆ
 
£tResu…C≠tuª
–
IResu…C≠tuª
* 
ªsu…C≠tuª
 ) 
ovîride
 {

8334 
m_ªsu…C≠tuª
 = 
ªsu…C≠tuª
;

8336 
vútuÆ
 
£tRu¬î
–
IRu¬î
* 
ru¬î
 ) 
	govîride
 {

8337 
	gm_ru¬î
 = 
ru¬î
;

8339 
vútuÆ
 
£tC⁄fig
–
IC⁄figPå
 c⁄°& 
c⁄fig
 ) 
	govîride
 {

8340 
	gm_c⁄fig
 = 
c⁄fig
;

8343 
‰õnd
 
	gIMuèbÀC⁄ãxt
& 
gëCuºítMuèbÀC⁄ãxt
();

8345 
	g¥iv©e
:

8346 
IC⁄figPå
 
m_c⁄fig
;

8347 
IRu¬î
* 
	gm_ru¬î
 = 
nuŒ±r
;

8348 
IResu…C≠tuª
* 
	gm_ªsu…C≠tuª
 = 
nuŒ±r
;

8351 
IMuèbÀC⁄ãxt
 *
	gIMuèbÀC⁄ãxt
::
cuºítC⁄ãxt
 = 
nuŒ±r
;

8353 
	gIMuèbÀC⁄ãxt
::
¸óãC⁄ãxt
()

8355 
cuºítC⁄ãxt
 = 
√w
 
C⁄ãxt
();

8358 
˛ónUpC⁄ãxt
() {

8359 
dñëe
 
	gIMuèbÀC⁄ãxt
::
cuºítC⁄ãxt
;

8360 
	gIMuèbÀC⁄ãxt
::
cuºítC⁄ãxt
 = 
nuŒ±r
;

8362 
	gIC⁄ãxt
::~
IC⁄ãxt
() = ;

8363 
	gIMuèbÀC⁄ãxt
::~
IMuèbÀC⁄ãxt
() = ;

8364 
	gC⁄ãxt
::~
C⁄ãxt
() = ;

8371 
	~<°rög
>

8373 
«me•a˚
 
	gC©ch
 {

8374 
wrôeToDebugC⁄sﬁe
–
°d
::
°rög
 c⁄°& 
ãxt
 );

8378 #ifde‡
CATCH_PLATFORM_WINDOWS


8380 
«me•a˚
 
	gC©ch
 {

8381 
wrôeToDebugC⁄sﬁe
–
°d
::
°rög
 c⁄°& 
ãxt
 ) {

8382 ::
OuçutDebugSåögA
–
ãxt
.
c_°r
() );

8388 
«me•a˚
 
	gC©ch
 {

8389 
wrôeToDebugC⁄sﬁe
–
°d
::
°rög
 c⁄°& 
ãxt
 ) {

8391 
C©ch
::
cout
(Ë<< 
ãxt
;

8399 #ifde‡
CATCH_PLATFORM_MAC


8401 
	~<as£π.h
>

8402 
	~<°dboﬁ.h
>

8403 
	~<sys/ty≥s.h
>

8404 
	~<uni°d.h
>

8405 
	~<sys/sys˘l.h
>

8406 
	~<c°ddef
>

8407 
	~<o°ªam
>

8409 
«me•a˚
 
	gC©ch
 {

8416 
boﬁ
 
isDebuggîA˘ive
(){

8418 
	gmib
[4];

8419 
köfo_¥oc
 
	göfo
;

8420 
	g°d
::
size_t
 
size
;

8425 
	göfo
.
	gkp_¥oc
.
	gp_Êag
 = 0;

8430 
	gmib
[0] = 
CTL_KERN
;

8431 
	gmib
[1] = 
KERN_PROC
;

8432 
	gmib
[2] = 
KERN_PROC_PID
;

8433 
	gmib
[3] = 
gëpid
();

8437 
	gsize
 = (
öfo
);

8438 if–
sys˘l
(
mib
, (mibË/ (*mib), &
öfo
, &
size
, 
nuŒ±r
, 0) != 0 ) {

8439 
C©ch
::
˚º
(Ë<< "\n** CÆ»tÿsys˘»Áûed - u«bÀÅÿdëîmöêi‡debuggî i†a˘ivê**\n" << 
°d
::
ídl
;

8440  
	gÁl£
;

8445  ( (
	göfo
.
	gkp_¥oc
.
	gp_Êag
 & 
	gP_TRACED
) != 0 );

8449 #ñi‡
deföed
(
CATCH_PLATFORM_LINUX
)

8450 
	~<f°ªam
>

8451 
	~<°rög
>

8453 
«me•a˚
 
	gC©ch
{

8461 
boﬁ
 
isDebuggîA˘ive
(){

8464 
EºnoGu¨d
 
	ggu¨d
;

8465 
	g°d
::
if°ªam
 
ö
("/proc/self/status");

8466  
	g°d
::
°rög
 
löe
; std::
gëlöe
(
ö
,Üine); ) {

8467 c⁄° 
	gPREFIX_LEN
 = 11;

8468 if–
	glöe
.
com∑ª
(0, 
PREFIX_LEN
, "TracerPid:\t") == 0 ) {

8472  
löe
.
Àngth
(Ë> 
PREFIX_LEN
 &&Üine[PREFIX_LEN] != '0';

8476  
	gÁl£
;

8479 #ñi‡
deföed
(
_MSC_VER
)

8480 "C" 
	$__de˛•ec
(
dŒimp‹t
Ë
__°dˇŒ
 
	`IsDebuggîPª£¡
();

8481 
«me•a˚
 
C©ch
 {

8482 
boﬁ
 
	`isDebuggîA˘ive
() {

8483  
	`IsDebuggîPª£¡
() != 0;

8485 
	}
}

8486 #ñi‡
deföed
(
__MINGW32__
)

8487 "C" 
	$__de˛•ec
(
dŒimp‹t
Ë
__°dˇŒ
 
	`IsDebuggîPª£¡
();

8488 
«me•a˚
 
C©ch
 {

8489 
boﬁ
 
	`isDebuggîA˘ive
() {

8490  
	`IsDebuggîPª£¡
() != 0;

8492 
	}
}

8494 
«me•a˚
 
	gC©ch
 {

8495 
boﬁ
 
isDebuggîA˘ive
(Ë{  
	gÁl£
; }

8501 
«me•a˚
 
	gC©ch
 {

8503 
	gITønsõ¡Ex¥essi⁄
::~
ITønsõ¡Ex¥essi⁄
() = ;

8505 
f‹m©Rec⁄°ru˘edEx¥essi⁄
–
°d
::
o°ªam
 &
os
, std::
°rög
 c⁄°& 
lhs
, 
SåögRef
 
›
, std::°rög c⁄°& 
rhs
 ) {

8506 if–
lhs
.
size
(Ë+ 
rhs
.size() < 40 &&

8507 
lhs
.
föd
('\n'Ë=
°d
::
°rög
::
≈os
 &&

8508 
rhs
.
föd
('\n'Ë=
°d
::
°rög
::
≈os
 )

8509 
os
 << 
lhs
 << " " << 
›
 << " " << 
rhs
;

8511 
	gos
 << 
	glhs
 << "\n" << 
	g›
 << "\n" << 
	grhs
;

8517 
«me•a˚
 
	gC©ch
 {

8518 #i‡
deföed
(
CATCH_CONFIG_DISABLE_EXCEPTIONS
Ë&& !deföed(
CATCH_CONFIG_DISABLE_EXCEPTIONS_CUSTOM_HANDLER
)

8519 [[
n‹ëu∫
]]

8520 
throw_ex˚±i⁄
(
°d
::
ex˚±i⁄
 c⁄°& 
e
) {

8521 
C©ch
::
˚º
() << "Catch willÅerminate because itÇeededÅoÅhrowánÉxception.\n"

8522 << "Thêmesßgêwas: " << 
e
.
wh©
() << '\n';

8523 
	g°d
::
ãrmö©e
();

8530 
	~<˚ºno
>

8532 
«me•a˚
 
	gC©ch
 {

8533 
	gEºnoGu¨d
::
EºnoGu¨d
():
m_ﬁdEºno
(
î∫o
){}

8534 
EºnoGu¨d
::~EºnoGu¨d(Ë{ 
î∫o
 = 
m_ﬁdEºno
; }

8541 
	~<ve˘‹
>

8542 
	~<°rög
>

8543 
	~<mem‹y
>

8545 
«me•a˚
 
	gC©ch
 {

8547 ˛as†
	cEx˚±i⁄Tøn¶©‹Regi°ry
 : 
public
 
IEx˚±i⁄Tøn¶©‹Regi°ry
 {

8548 
public
:

8549 ~
Ex˚±i⁄Tøn¶©‹Regi°ry
();

8550 
vútuÆ
 
ªgi°îTøn¶©‹
–c⁄° 
IEx˚±i⁄Tøn¶©‹
* 
å™¶©‹
 );

8551 
vútuÆ
 
	g°d
::
°rög
 
å™¶©eA˘iveEx˚±i⁄
(Ëc⁄° 
ovîride
;

8552 
	g°d
::
°rög
 
åyTøn¶©‹s
() const;

8554 
	g¥iv©e
:

8555 
°d
::
ve˘‹
<°d::
unique_±r
<
IEx˚±i⁄Tøn¶©‹
 c⁄°>> 
m_å™¶©‹s
;

8560 #ifde‡
__OBJC__


8564 
«me•a˚
 
	gC©ch
 {

8566 
	gEx˚±i⁄Tøn¶©‹Regi°ry
::~
Ex˚±i⁄Tøn¶©‹Regi°ry
() {

8569 
Ex˚±i⁄Tøn¶©‹Regi°ry
::
ªgi°îTøn¶©‹
–c⁄° 
IEx˚±i⁄Tøn¶©‹
* 
å™¶©‹
 ) {

8570 
m_å™¶©‹s
.
push_back
–
°d
::
unique_±r
<c⁄° 
IEx˚±i⁄Tøn¶©‹
>–
å™¶©‹
 ) );

8573 #i‡!
deföed
(
CATCH_CONFIG_DISABLE_EXCEPTIONS
)

8574 
	g°d
::
°rög
 
Ex˚±i⁄Tøn¶©‹Regi°ry
::
å™¶©eA˘iveEx˚±i⁄
() const {

8575 
åy
 {

8576 #ifde‡
__OBJC__


8578 @
åy
 {

8579  
åyTøn¶©‹s
();

8581 @
ˇtch
 (
NSEx˚±i⁄
 *
ex˚±i⁄
) {

8582  
	gC©ch
::
Dëaû
::
°rögify
–[
ex˚±i⁄
 
des¸ùti⁄
] );

8593 i‡(
	g°d
::
cuºít_ex˚±i⁄
(Ë=
nuŒ±r
) {

8596  
åyTøn¶©‹s
();

8599 
ˇtch
–
Te°FaûuªEx˚±i⁄
& ) {

8600 
	g°d
::
ªthrow_ex˚±i⁄
(
°d
::
cuºít_ex˚±i⁄
());

8602 
ˇtch
–
°d
::
ex˚±i⁄
& 
ex
 ) {

8603  
ex
.
wh©
();

8605 
ˇtch
–
°d
::
°rög
& 
msg
 ) {

8606  
msg
;

8608 
ˇtch
–c⁄° * 
msg
 ) {

8609  
	gmsg
;

8611 
ˇtch
(...) {

8616 
	g°d
::
°rög
 
Ex˚±i⁄Tøn¶©‹Regi°ry
::
åyTøn¶©‹s
() const {

8617 i‡(
m_å™¶©‹s
.
em±y
()) {

8618 
°d
::
ªthrow_ex˚±i⁄
(°d::
cuºít_ex˚±i⁄
());

8620  
	gm_å™¶©‹s
[0]->
å™¶©e
(
m_å™¶©‹s
.
begö
(Ë+ 1, m_å™¶©‹s.
íd
());

8625 
	g°d
::
°rög
 
Ex˚±i⁄Tøn¶©‹Regi°ry
::
å™¶©eA˘iveEx˚±i⁄
() const {

8626 
CATCH_INTERNAL_ERROR
("AttemptedÅoÅranslateáctiveÉxception under CATCH_CONFIG_DISABLE_EXCEPTIONS!");

8629 
	g°d
::
°rög
 
Ex˚±i⁄Tøn¶©‹Regi°ry
::
åyTøn¶©‹s
() const {

8630 
CATCH_INTERNAL_ERROR
("AttemptedÅo useÉxceptionÅranslators under CATCH_CONFIG_DISABLE_EXCEPTIONS!");

8638 #i‡
deföed
(
__GNUC__
)

8639 #¥agm®
GCC
 
dügno°ic
 
push


8640 #¥agm®
GCC
 
dügno°ic
 
ign‹ed
 "-Wmissing-field-initializers"

8643 #i‡
deföed
–
CATCH_CONFIG_WINDOWS_SEH
 ) || deföed–
CATCH_CONFIG_POSIX_SIGNALS
 )

8645 
	g«me•a˚
 {

8647 
ªp‹tF©Æ
–c⁄° * c⁄° 
mesßge
 ) {

8648 
	gC©ch
::
gëCuºítC⁄ãxt
().
gëResu…C≠tuª
()->
h™dÀF©ÆEº‹C⁄dôi⁄
–
mesßge
 );

8654 #i‡
deföed
–
CATCH_CONFIG_WINDOWS_SEH
 )

8656 
«me•a˚
 
	gC©ch
 {

8657 
	sSig«lDefs
 { 
DWORD
 
	gid
; c⁄° * 
	g«me
; };

8662 
Sig«lDefs
 
	gsig«lDefs
[] = {

8663 { 
EXCEPTION_ILLEGAL_INSTRUCTION
, "SIGILL - Illegal instruction signal" },

8664 { 
EXCEPTION_STACK_OVERFLOW
, "SIGSEGV - Stack overflow" },

8665 { 
EXCEPTION_ACCESS_VIOLATION
, "SIGSEGV - Segmentation violation signal" },

8666 { 
EXCEPTION_INT_DIVIDE_BY_ZERO
, "Divide by zeroÉrror" },

8669 
LONG
 
CALLBACK
 
	gF©ÆC⁄dôi⁄H™dÀr
::
h™dÀVe˘‹edEx˚±i⁄
(
PEXCEPTION_POINTERS
 
Ex˚±i⁄Info
) {

8670 autÿc⁄°& 
def
 : 
sig«lDefs
) {

8671 i‡(
Ex˚±i⁄Info
->
Ex˚±i⁄Rec‹d
->
Ex˚±i⁄Code
 =
def
.
id
) {

8672 
ªp‹tF©Æ
(
def
.
«me
);

8677  
	gEXCEPTION_CONTINUE_SEARCH
;

8680 
	gF©ÆC⁄dôi⁄H™dÀr
::
F©ÆC⁄dôi⁄H™dÀr
() {

8681 
isSë
 = 
åue
;

8684 
	ggu¨™ãeSize
 = 32 * 1024;

8685 
	gex˚±i⁄H™dÀrH™dÀ
 = 
nuŒ±r
;

8687 
	gex˚±i⁄H™dÀrH™dÀ
 = 
AddVe˘‹edEx˚±i⁄H™dÀr
(1, 
h™dÀVe˘‹edEx˚±i⁄
);

8689 
SëThªadSèckGu¨™ãe
(&
gu¨™ãeSize
);

8692 
	gF©ÆC⁄dôi⁄H™dÀr
::
ª£t
() {

8693 i‡(
isSë
) {

8694 
RemoveVe˘‹edEx˚±i⁄H™dÀr
(
ex˚±i⁄H™dÀrH™dÀ
);

8695 
SëThªadSèckGu¨™ãe
(&
gu¨™ãeSize
);

8696 
	gex˚±i⁄H™dÀrH™dÀ
 = 
nuŒ±r
;

8697 
	gisSë
 = 
Ál£
;

8701 
	gF©ÆC⁄dôi⁄H™dÀr
::~
F©ÆC⁄dôi⁄H™dÀr
() {

8702 
ª£t
();

8705 
boﬁ
 
	gF©ÆC⁄dôi⁄H™dÀr
::
isSë
 = 
Ál£
;

8706 
ULONG
 
	gF©ÆC⁄dôi⁄H™dÀr
::
gu¨™ãeSize
 = 0;

8707 
PVOID
 
	gF©ÆC⁄dôi⁄H™dÀr
::
ex˚±i⁄H™dÀrH™dÀ
 = 
nuŒ±r
;

8711 #ñi‡
deföed
–
CATCH_CONFIG_POSIX_SIGNALS
 )

8713 
«me•a˚
 
	gC©ch
 {

8715 
	sSig«lDefs
 {

8716 
	gid
;

8717 c⁄° * 
	g«me
;

8722 
c⁄°ex¥
 
	g°d
::
size_t
 
sigSèckSize
 = 32768 >
MINSIGSTKSZ
 ? 32768 : MINSIGSTKSZ;

8724 
Sig«lDefs
 
	gsig«lDefs
[] = {

8725 { 
SIGINT
, "SIGINT - Terminal interrupt signal" },

8726 { 
SIGILL
, "SIGILL - Illegal instruction signal" },

8727 { 
SIGFPE
, "SIGFPE - FloatingÖointÉrror signal" },

8728 { 
SIGSEGV
, "SIGSEGV - Segmentation violation signal" },

8729 { 
SIGTERM
, "SIGTERM - TerminationÑequest signal" },

8730 { 
SIGABRT
, "SIGABRT - Abort (abnormalÅermination) signal" }

8733 
	gF©ÆC⁄dôi⁄H™dÀr
::
h™dÀSig«l
–
sig
 ) {

8734 c⁄° * 
«me
 = "<unknown signal>";

8735 autÿc⁄°& 
	gdef
 : 
sig«lDefs
) {

8736 i‡(
sig
 =
def
.
id
) {

8737 
«me
 = 
def
.name;

8741 
ª£t
();

8742 
ªp‹tF©Æ
(
«me
);

8743 
øi£
–
sig
 );

8746 
	gF©ÆC⁄dôi⁄H™dÀr
::
F©ÆC⁄dôi⁄H™dÀr
() {

8747 
isSë
 = 
åue
;

8748 
°ack_t
 
	gsigSèck
;

8749 
	gsigSèck
.
	gss_•
 = 
ÆtSèckMem
;

8750 
	gsigSèck
.
	gss_size
 = 
sigSèckSize
;

8751 
	gsigSèck
.
	gss_Êags
 = 0;

8752 
sigÆt°ack
(&
sigSèck
, &
ﬁdSigSèck
);

8753 
siga˘i⁄
 
	gß
 = { };

8755 
	gß
.
	gß_h™dÀr
 = 
h™dÀSig«l
;

8756 
	gß
.
	gß_Êags
 = 
SA_ONSTACK
;

8757 
	g°d
::
size_t
 
i
 = 0; 
	gi
 < (
	gsig«lDefs
)/(
	gSig«lDefs
); ++i) {

8758 
siga˘i⁄
(
sig«lDefs
[
i
].
id
, &
ß
, &
ﬁdSigA˘i⁄s
[i]);

8762 
	gF©ÆC⁄dôi⁄H™dÀr
::~
F©ÆC⁄dôi⁄H™dÀr
() {

8763 
ª£t
();

8766 
	gF©ÆC⁄dôi⁄H™dÀr
::
ª£t
() {

8767 if–
isSë
 ) {

8769  
°d
::
size_t
 
i
 = 0; 
	gi
 < (
	gsig«lDefs
)/(
	gSig«lDefs
); ++i ) {

8770 
siga˘i⁄
(
sig«lDefs
[
i
].
id
, &
ﬁdSigA˘i⁄s
[i], 
nuŒ±r
);

8773 
sigÆt°ack
(&
ﬁdSigSèck
, 
nuŒ±r
);

8774 
	gisSë
 = 
Ál£
;

8778 
boﬁ
 
	gF©ÆC⁄dôi⁄H™dÀr
::
isSë
 = 
Ál£
;

8779 
siga˘i⁄
 
	gF©ÆC⁄dôi⁄H™dÀr
::
ﬁdSigA˘i⁄s
[(
sig«lDefs
)/(
Sig«lDefs
)] = {};

8780 
°ack_t
 
	gF©ÆC⁄dôi⁄H™dÀr
::
ﬁdSigSèck
 = {};

8781 
	gF©ÆC⁄dôi⁄H™dÀr
::
ÆtSèckMem
[
sigSèckSize
] = {};

8787 
«me•a˚
 
	gC©ch
 {

8788 
	gF©ÆC⁄dôi⁄H™dÀr
::
ª£t
() {}

8793 #i‡
deföed
(
__GNUC__
)

8794 #¥agm®
GCC
 
dügno°ic
 
p›


8801 
	~<Æg‹ôhm
>

8802 
	~<øndom
>

8804 
«me•a˚
 
C©ch
 {

8806 
IC⁄fig
;

8808 
	g°d
::
mt19937
& 
∫g
();

8809 
£edRng
–
IC⁄fig
 c⁄°& 
c⁄fig
 );

8810 
∫gSìd
();

8815 
	~<limôs
>

8816 
	~<£t
>

8818 
«me•a˚
 
	gC©ch
 {

8820 
	gIGíî©‹Tøckî
::~
IGíî©‹Tøckî
() {}

8822 c⁄° * 
Gíî©‹Ex˚±i⁄
::
wh©
(Ëc⁄° 
n€x˚±
 {

8823  
m_msg
;

8826 
«me•a˚
 
	gGíî©‹s
 {

8828 
	gGíî©‹U¡y≥dBa£
::~
Gíî©‹U¡y≥dBa£
() {}

8830 autÿ
acquúeGíî©‹Tøckî
–
Sour˚LöeInfo
 c⁄°& 
löeInfo
 ) -> 
IGíî©‹Tøckî
& {

8831  
gëResu…C≠tuª
().
acquúeGíî©‹Tøckî
–
löeInfo
 );

8839 
«me•a˚
 
	gC©ch
 {

8840 
	gIResu…C≠tuª
::~
IResu…C≠tuª
() = ;

8845 
«me•a˚
 
	gC©ch
 {

8846 
	gIC⁄fig
::~
IC⁄fig
() = ;

8851 
«me•a˚
 
	gC©ch
 {

8852 
	gIEx˚±i⁄Tøn¶©‹
::~
IEx˚±i⁄Tøn¶©‹
() = ;

8853 
	gIEx˚±i⁄Tøn¶©‹Regi°ry
::~
IEx˚±i⁄Tøn¶©‹Regi°ry
() = ;

8858 
«me•a˚
 
	gC©ch
 {

8859 
	gIRegi°ryHub
::~
IRegi°ryHub
() = ;

8860 
	gIMuèbÀRegi°ryHub
::~
IMuèbÀRegi°ryHub
() = ;

8867 
«me•a˚
 
	gC©ch
 {

8869 ˛as†
	cLi°íögRï‹ãr
 : 
public
 
ISåómögRï‹ãr
 {

8870 
usög
 
Rï‹ãrs
 = 
°d
::
ve˘‹
<
ISåómögRï‹ãrPå
>;

8871 
Rï‹ãrs
 
	gm_li°íîs
;

8872 
ISåómögRï‹ãrPå
 
	gm_ªp‹ãr
 = 
nuŒ±r
;

8873 
Rï‹ãrPª„ªn˚s
 
	gm_¥e„ªn˚s
;

8875 
	gpublic
:

8876 
Li°íögRï‹ãr
();

8878 
addLi°íî
–
ISåómögRï‹ãrPå
&& 
li°íî
 );

8879 
addRï‹ãr
–
ISåómögRï‹ãrPå
&& 
ªp‹ãr
 );

8881 
	gpublic
:

8883 
Rï‹ãrPª„ªn˚s
 
gëPª„ªn˚s
(Ëc⁄° 
ovîride
;

8885 
noM©chögTe°Ca£s
–
°d
::
°rög
 c⁄°& 
•ec
 ) 
ovîride
;

8887 
	g°d
::
£t
<
Vîbosôy
> 
gëSuµ‹ãdVîbosôõs
();

8889 
bíchm¨kSèπög
–
Bíchm¨kInfo
 c⁄°& 
bíchm¨kInfo
 ) 
	govîride
;

8890 
bíchm¨kEnded
–
Bíchm¨kSèts
 c⁄°& 
bíchm¨kSèts
 ) 
	govîride
;

8892 
ã°RunSèπög
–
Te°RunInfo
 c⁄°& 
ã°RunInfo
 ) 
	govîride
;

8893 
ã°GroupSèπög
–
GroupInfo
 c⁄°& 
groupInfo
 ) 
	govîride
;

8894 
ã°Ca£Sèπög
–
Te°Ca£Info
 c⁄°& 
ã°Info
 ) 
	govîride
;

8895 
£˘i⁄Sèπög
–
Se˘i⁄Info
 c⁄°& 
£˘i⁄Info
 ) 
	govîride
;

8896 
as£πi⁄Sèπög
–
As£πi⁄Info
 c⁄°& 
as£πi⁄Info
 ) 
	govîride
;

8899 
boﬁ
 
as£πi⁄Ended
–
As£πi⁄Sèts
 c⁄°& 
as£πi⁄Sèts
 ) 
	govîride
;

8900 
£˘i⁄Ended
–
Se˘i⁄Sèts
 c⁄°& 
£˘i⁄Sèts
 ) 
	govîride
;

8901 
ã°Ca£Ended
–
Te°Ca£Sèts
 c⁄°& 
ã°Ca£Sèts
 ) 
	govîride
;

8902 
ã°GroupEnded
–
Te°GroupSèts
 c⁄°& 
ã°GroupSèts
 ) 
	govîride
;

8903 
ã°RunEnded
–
Te°RunSèts
 c⁄°& 
ã°RunSèts
 ) 
	govîride
;

8905 
skùTe°
–
Te°Ca£Info
 c⁄°& 
ã°Info
 ) 
	govîride
;

8906 
boﬁ
 
isMu…i
(Ëc⁄° 
	govîride
;

8913 
«me•a˚
 
	gC©ch
 {

8915 
	gRï‹ãrC⁄fig
::
Rï‹ãrC⁄fig
–
IC⁄figPå
 c⁄°& 
_fuŒC⁄fig
 )

8916 : 
m_°ªam
–&
_fuŒC⁄fig
->
°ªam
(Ë), 
m_fuŒC⁄fig
( _fullConfig ) {}

8918 
	gRï‹ãrC⁄fig
::
Rï‹ãrC⁄fig
–
IC⁄figPå
 c⁄°& 
_fuŒC⁄fig
, 
°d
::
o°ªam
& 
_°ªam
 )

8919 : 
m_°ªam
–&
_°ªam
 ), 
m_fuŒC⁄fig
–
_fuŒC⁄fig
 ) {}

8921 
	g°d
::
o°ªam
& 
Rï‹ãrC⁄fig
::
°ªam
(Ëc⁄° {  *
m_°ªam
; }

8922 
IC⁄figPå
 
	gRï‹ãrC⁄fig
::
fuŒC⁄fig
(Ëc⁄° {  
m_fuŒC⁄fig
; }

8924 
	gTe°RunInfo
::
Te°RunInfo
–
°d
::
°rög
 c⁄°& 
_«me
 ) : 
«me
( _name ) {}

8926 
GroupInfo
::GroupInfo–
°d
::
°rög
 c⁄°& 
_«me
,

8927 
°d
::
size_t
 
_groupIndex
,

8928 
°d
::
size_t
 
_groupsCou¡
 )

8929 : 
«me
–
_«me
 ),

8930 
groupIndex
–
_groupIndex
 ),

8931 
groupsCou¡s
–
_groupsCou¡
 )

8934 
	gAs£πi⁄Sèts
::
As£πi⁄Sèts
–
As£πi⁄Resu…
 c⁄°& 
_as£πi⁄Resu…
,

8935 
°d
::
ve˘‹
<
MesßgeInfo
> c⁄°& 
_öfoMesßges
,

8936 
TŸÆs
 c⁄°& 
_tŸÆs
 )

8937 : 
as£πi⁄Resu…
–
_as£πi⁄Resu…
 ),

8938 
öfoMesßges
–
_öfoMesßges
 ),

8939 
tŸÆs
–
_tŸÆs
 )

8941 
	gas£πi⁄Resu…
.
	gm_ªsu…D©a
.
	gœzyEx¥essi⁄
.
	gm_å™sõ¡Ex¥essi⁄
 = 
_as£πi⁄Resu…
.
m_ªsu…D©a
.
œzyEx¥essi⁄
.
m_å™sõ¡Ex¥essi⁄
;

8943 if–
	gas£πi⁄Resu…
.
hasMesßge
() ) {

8946 
MesßgeBuûdî
 
buûdî
–
as£πi⁄Resu…
.
gëTe°Ma¸oName
(),ás£πi⁄Resu….
gëSour˚Info
(),ás£πi⁄Resu….
gëResu…Ty≥
() );

8947 
	gbuûdî
 << 
	gas£πi⁄Resu…
.
gëMesßge
();

8948 
	gbuûdî
.
	gm_öfo
.
	gmesßge
 = 
buûdî
.
m_°ªam
.
°r
();

8950 
	göfoMesßges
.
push_back
–
buûdî
.
m_öfo
 );

8954 
	gAs£πi⁄Sèts
::~
As£πi⁄Sèts
() = ;

8956 
	gSe˘i⁄Sèts
::
Se˘i⁄Sèts
–
Se˘i⁄Info
 c⁄°& 
_£˘i⁄Info
,

8957 
Cou¡s
 c⁄°& 
_as£πi⁄s
,

8958 
_duøti⁄InSec⁄ds
,

8959 
boﬁ
 
_missögAs£πi⁄s
 )

8960 : 
£˘i⁄Info
–
_£˘i⁄Info
 ),

8961 
as£πi⁄s
–
_as£πi⁄s
 ),

8962 
duøti⁄InSec⁄ds
–
_duøti⁄InSec⁄ds
 ),

8963 
missögAs£πi⁄s
–
_missögAs£πi⁄s
 )

8966 
	gSe˘i⁄Sèts
::~
Se˘i⁄Sèts
() = ;

8968 
	gTe°Ca£Sèts
::
Te°Ca£Sèts
–
Te°Ca£Info
 c⁄°& 
_ã°Info
,

8969 
TŸÆs
 c⁄°& 
_tŸÆs
,

8970 
°d
::
°rög
 c⁄°& 
_°dOut
,

8971 
°d
::
°rög
 c⁄°& 
_°dEº
,

8972 
boﬁ
 
_ab‹tög
 )

8973 : 
ã°Info
–
_ã°Info
 ),

8974 
tŸÆs
–
_tŸÆs
 ),

8975 
°dOut
–
_°dOut
 ),

8976 
°dEº
–
_°dEº
 ),

8977 
ab‹tög
–
_ab‹tög
 )

8980 
	gTe°Ca£Sèts
::~
Te°Ca£Sèts
() = ;

8982 
	gTe°GroupSèts
::
Te°GroupSèts
–
GroupInfo
 c⁄°& 
_groupInfo
,

8983 
TŸÆs
 c⁄°& 
_tŸÆs
,

8984 
boﬁ
 
_ab‹tög
 )

8985 : 
groupInfo
–
_groupInfo
 ),

8986 
tŸÆs
–
_tŸÆs
 ),

8987 
ab‹tög
–
_ab‹tög
 )

8990 
	gTe°GroupSèts
::
Te°GroupSèts
–
GroupInfo
 c⁄°& 
_groupInfo
 )

8991 : 
groupInfo
–
_groupInfo
 ),

8992 
ab‹tög
–
Ál£
 )

8995 
	gTe°GroupSèts
::~
Te°GroupSèts
() = ;

8997 
	gTe°RunSèts
::
Te°RunSèts
–
Te°RunInfo
 c⁄°& 
_runInfo
,

8998 
TŸÆs
 c⁄°& 
_tŸÆs
,

8999 
boﬁ
 
_ab‹tög
 )

9000 : 
runInfo
–
_runInfo
 ),

9001 
tŸÆs
–
_tŸÆs
 ),

9002 
ab‹tög
–
_ab‹tög
 )

9005 
	gTe°RunSèts
::~
Te°RunSèts
() = ;

9007 
	gISåómögRï‹ãr
::
ÁèlEº‹Encou¡îed
–
SåögRef
 ) {}

9008 
boﬁ
 
ISåómögRï‹ãr
::
isMu…i
(Ëc⁄° {  
Ál£
; }

9010 
	gIRï‹ãrFa˘‹y
::~
IRï‹ãrFa˘‹y
() = ;

9011 
	gIRï‹ãrRegi°ry
::~
IRï‹ãrRegi°ry
() = ;

9017 
«me•a˚
 
	gC©ch
 {

9018 
	gIRu¬î
::~
IRu¬î
() = ;

9023 
«me•a˚
 
	gC©ch
 {

9024 
	gITe°Invokî
::~
ITe°Invokî
() = ;

9025 
	gITe°Ca£Regi°ry
::~
ITe°Ca£Regi°ry
() = ;

9030 #ifde‡
CATCH_CONFIG_WINDOWS_CRTDBG


9031 
	~<¸tdbg.h
>

9033 
«me•a˚
 
	gC©ch
 {

9035 
	gLókDëe˘‹
::
LókDëe˘‹
() {

9036 
Êag
 = 
_CπSëDbgFœg
(
_CRTDBG_REPORT_FLAG
);

9037 
	gÊag
 |
_CRTDBG_LEAK_CHECK_DF
;

9038 
	gÊag
 |
_CRTDBG_ALLOC_MEM_DF
;

9039 
_CπSëDbgFœg
(
Êag
);

9040 
_CπSëRï‹tMode
(
_CRT_WARN
, 
_CRTDBG_MODE_FILE
 | 
_CRTDBG_MODE_DEBUG
);

9041 
_CπSëRï‹tFûe
(
_CRT_WARN
, 
_CRTDBG_FILE_STDERR
);

9043 
_CπSëBªakAŒoc
(-1);

9049 
	gC©ch
::
LókDëe˘‹
::
	$LókDëe˘‹
(Ë{
	}
}

9053 
C©ch
::
LókDëe˘‹
::~
	$LókDëe˘‹
() {

9054 
C©ch
::
	`˛ónUp
();

9055 
	}
}

9061 
	~<£t
>

9063 
«me•a˚
 
	gC©ch
 {

9065 
	g°d
::
size_t
 
li°Te°s
–
C⁄fig
 c⁄°& 
c⁄fig
 );

9067 
	g°d
::
size_t
 
li°Te°sNamesO∆y
–
C⁄fig
 c⁄°& 
c⁄fig
 );

9069 
	sTagInfo
 {

9070 
add
–
°d
::
°rög
 c⁄°& 
•ñlög
 );

9071 
	g°d
::
°rög
 
Æl
() const;

9073 
	g°d
::
£t
<
°d
::
°rög
> 
•ñlögs
;

9074 
	g°d
::
size_t
 
cou¡
 = 0;

9077 
	g°d
::
size_t
 
li°Tags
–
C⁄fig
 c⁄°& 
c⁄fig
 );

9079 
	g°d
::
size_t
 
li°Rï‹ãrs
();

9081 
	gO±i⁄
<
	g°d
::
size_t
> 
li°
–
°d
::
sh¨ed_±r
<
C⁄fig
> c⁄°& 
c⁄fig
 );

9088 
«me•a˚
 
	gC©ch
 {

9089 
usög
 
«me•a˚
 
	g˛¨a
::
TextFlow
;

9093 
	~<limôs
>

9094 
	~<Æg‹ôhm
>

9095 
	~<iom™ù
>

9097 
«me•a˚
 
	gC©ch
 {

9099 
	g°d
::
size_t
 
li°Te°s
–
C⁄fig
 c⁄°& 
c⁄fig
 ) {

9100 
Te°S≥c
 
ã°S≥c
 = 
c⁄fig
.testSpec();

9101 if–
	gc⁄fig
.
hasTe°Fûãrs
() )

9102 
	gC©ch
::
cout
() << "MatchingÅest cases:\n";

9104 
	gC©ch
::
cout
() << "AllávailableÅest cases:\n";

9107 autÿ
	gm©chedTe°Ca£s
 = 
fûãrTe°s
–
gëAŒTe°Ca£sS‹ãd
–
c⁄fig
 ), 
ã°S≥c
, config );

9108 áutÿc⁄°& 
	gã°Ca£Info
 : 
m©chedTe°Ca£s
 ) {

9109 
Cﬁour
::
Code
 
cﬁour
 = 
ã°Ca£Info
.
isHiddí
()

9110 ? 
Cﬁour
::
Sec⁄d¨yText


9111 : 
Cﬁour
::
N⁄e
;

9112 
Cﬁour
 
cﬁourGu¨d
–
cﬁour
 );

9114 
	gC©ch
::
cout
(Ë<< 
Cﬁumn
–
ã°Ca£Info
.
«me
 ).
öôülIndít
–2 ).
ödít
( 4 ) << "\n";

9115 if–
	gc⁄fig
.
vîbosôy
(Ë>
Vîbosôy
::
High
 ) {

9116 
C©ch
::
cout
(Ë<< 
Cﬁumn
–C©ch::
Dëaû
::
°rögify
–
ã°Ca£Info
.
löeInfo
 ) ).
ödít
(4Ë<< 
°d
::
ídl
;

9117 
	g°d
::
°rög
 
des¸ùti⁄
 = 
ã°Ca£Info
.description;

9118 if–
	gdes¸ùti⁄
.
em±y
() )

9119 
	gdes¸ùti⁄
 = "(NO DESCRIPTION)";

9120 
	gC©ch
::
cout
(Ë<< 
Cﬁumn
–
des¸ùti⁄
 ).
ödít
(4Ë<< 
°d
::
ídl
;

9122 if–!
	gã°Ca£Info
.
	gègs
.
em±y
() )

9123 
	gC©ch
::
cout
(Ë<< 
Cﬁumn
–
ã°Ca£Info
.
ègsAsSåög
(Ë).
ödít
( 6 ) << "\n";

9126 if–!
	gc⁄fig
.
hasTe°Fûãrs
() )

9127 
	gC©ch
::
cout
(Ë<< 
∂uøli£
–
m©chedTe°Ca£s
.
size
(), "ã° ca£" ) << '\n' << 
	g°d
::
ídl
;

9129 
	gC©ch
::
cout
(Ë<< 
∂uøli£
–
m©chedTe°Ca£s
.
size
(), "m©chögÅe° ca£" ) << '\n' << 
	g°d
::
ídl
;

9130  
	gm©chedTe°Ca£s
.
size
();

9133 
	g°d
::
size_t
 
li°Te°sNamesO∆y
–
C⁄fig
 c⁄°& 
c⁄fig
 ) {

9134 
Te°S≥c
 
ã°S≥c
 = 
c⁄fig
.testSpec();

9135 
	g°d
::
size_t
 
m©chedTe°s
 = 0;

9136 
	g°d
::
ve˘‹
<
Te°Ca£
> 
m©chedTe°Ca£s
 = 
fûãrTe°s
–
gëAŒTe°Ca£sS‹ãd
–
c⁄fig
 ), 
ã°S≥c
, config );

9137 áutÿc⁄°& 
	gã°Ca£Info
 : 
m©chedTe°Ca£s
 ) {

9138 
m©chedTe°s
++;

9139 if–
°¨tsWôh
–
ã°Ca£Info
.
«me
, '#' ) )

9140 
	gC©ch
::
cout
(Ë<< '"' << 
ã°Ca£Info
.
«me
 << '"';

9142 
	gC©ch
::
cout
(Ë<< 
ã°Ca£Info
.
«me
;

9143 i‡–
	gc⁄fig
.
vîbosôy
(Ë>
Vîbosôy
::
High
 )

9144 
C©ch
::
cout
(Ë<< "\t@" << 
ã°Ca£Info
.
löeInfo
;

9145 
	gC©ch
::
cout
(Ë<< 
°d
::
ídl
;

9147  
	gm©chedTe°s
;

9150 
	gTagInfo
::
add
–
°d
::
°rög
 c⁄°& 
•ñlög
 ) {

9151 ++
cou¡
;

9152 
	g•ñlögs
.
ö£π
–
•ñlög
 );

9155 
	g°d
::
°rög
 
TagInfo
::
Æl
() const {

9156 
°d
::
°rög
 
out
;

9157 áutÿc⁄°& 
	g•ñlög
 : 
•ñlögs
 )

9158 
out
 +"[" + 
•ñlög
 + "]";

9159  
	gout
;

9162 
	g°d
::
size_t
 
li°Tags
–
C⁄fig
 c⁄°& 
c⁄fig
 ) {

9163 
Te°S≥c
 
ã°S≥c
 = 
c⁄fig
.testSpec();

9164 if–
	gc⁄fig
.
hasTe°Fûãrs
() )

9165 
	gC©ch
::
cout
() << "Tags for matchingÅest cases:\n";

9167 
	gC©ch
::
cout
() << "AllávailableÅags:\n";

9170 
	g°d
::
m≠
<
°d
::
°rög
, 
	gTagInfo
> 
	gègCou¡s
;

9172 
	g°d
::
ve˘‹
<
Te°Ca£
> 
m©chedTe°Ca£s
 = 
fûãrTe°s
–
gëAŒTe°Ca£sS‹ãd
–
c⁄fig
 ), 
ã°S≥c
, config );

9173 áutÿc⁄°& 
	gã°Ca£
 : 
m©chedTe°Ca£s
 ) {

9174 áutÿc⁄°& 
ègName
 : 
ã°Ca£
.
gëTe°Ca£Info
().
ègs
 ) {

9175 
°d
::
°rög
 
lˇ£TagName
 = 
toLowî
–
ègName
 );

9176 autÿ
	gcou¡It
 = 
ègCou¡s
.
föd
–
lˇ£TagName
 );

9177 if–
	gcou¡It
 =
ègCou¡s
.
íd
() )

9178 
cou¡It
 = 
ègCou¡s
.
ö£π
–
°d
::
make_∑ú
–
lˇ£TagName
, 
TagInfo
(ËË).
	gfú°
;

9179 
	gcou¡It
->
	g£c⁄d
.
add
–
ègName
 );

9183 áutÿc⁄°& 
	gègCou¡
 : 
ègCou¡s
 ) {

9184 
ReußbÀSåögSåóm
 
rss
;

9185 
	grss
 << " " << 
	g°d
::
£tw
(2Ë<< 
ègCou¡
.
£c⁄d
.
cou¡
 << " ";

9186 autÿ
	g°r
 = 
rss
.
°r
();

9187 autÿ
	gwøµî
 = 
Cﬁumn
–
ègCou¡
.
£c⁄d
.
Æl
() )

9188 .
öôülIndít
( 0 )

9189 .
ödít
–
°r
.
size
() )

9190 .
width
–
CATCH_CONFIG_CONSOLE_WIDTH
-10 );

9191 
	gC©ch
::
cout
(Ë<< 
°r
 << 
wøµî
 << '\n';

9193 
	gC©ch
::
cout
(Ë<< 
∂uøli£
–
ègCou¡s
.
size
(), "èg" ) << '\n' << 
	g°d
::
ídl
;

9194  
	gègCou¡s
.
size
();

9197 
	g°d
::
size_t
 
li°Rï‹ãrs
() {

9198 
C©ch
::
cout
() << "AvailableÑeporters:\n";

9199 
	gIRï‹ãrRegi°ry
::
Fa˘‹yM≠
 c⁄°& 
Á˘‹õs
 = 
gëRegi°ryHub
().
gëRï‹ãrRegi°ry
().
gëFa˘‹õs
();

9200 
	g°d
::
size_t
 
maxNameLí
 = 0;

9201 áutÿc⁄°& 
	gÁ˘‹yKvp
 : 
Á˘‹õs
 )

9202 
maxNameLí
 = (
°d
::
max
)–maxNameLí, 
	gÁ˘‹yKvp
.
	gfú°
.
size
() );

9204 áutÿc⁄°& 
	gÁ˘‹yKvp
 : 
Á˘‹õs
 ) {

9205 
C©ch
::
cout
()

9206 << 
Cﬁumn
–
Á˘‹yKvp
.
fú°
 + ":" )

9207 .
ödít
(2)

9208 .
width
–5+
maxNameLí
 )

9209 + 
Cﬁumn
–
Á˘‹yKvp
.
£c⁄d
->
gëDes¸ùti⁄
() )

9210 .
öôülIndít
(0)

9211 .
ödít
(2)

9212 .
width
–
CATCH_CONFIG_CONSOLE_WIDTH
 - 
maxNameLí
-8 )

9215 
	gC©ch
::
cout
(Ë<< 
°d
::
ídl
;

9216  
	gÁ˘‹õs
.
size
();

9219 
	gO±i⁄
<
	g°d
::
size_t
> 
li°
–
°d
::
sh¨ed_±r
<
C⁄fig
> c⁄°& 
c⁄fig
 ) {

9220 
O±i⁄
<
°d
::
size_t
> 
li°edCou¡
;

9221 
gëCuºítMuèbÀC⁄ãxt
().
£tC⁄fig
–
c⁄fig
 );

9222 if–
	gc⁄fig
->
li°Te°s
() )

9223 
	gli°edCou¡
 = 
li°edCou¡
.
vÆueOr
(0Ë+ 
li°Te°s
–*
c⁄fig
 );

9224 if–
	gc⁄fig
->
li°Te°NamesO∆y
() )

9225 
	gli°edCou¡
 = 
li°edCou¡
.
vÆueOr
(0Ë+ 
li°Te°sNamesO∆y
–*
c⁄fig
 );

9226 if–
	gc⁄fig
->
li°Tags
() )

9227 
	gli°edCou¡
 = 
li°edCou¡
.
vÆueOr
(0Ë+ 
li°Tags
–*
c⁄fig
 );

9228 if–
	gc⁄fig
->
li°Rï‹ãrs
() )

9229 
	gli°edCou¡
 = 
li°edCou¡
.
vÆueOr
(0Ë+ 
li°Rï‹ãrs
();

9230  
	gli°edCou¡
;

9237 
«me•a˚
 
	gC©ch
 {

9238 
«me•a˚
 
	gM©chîs
 {

9239 
«me•a˚
 
	gIm∂
 {

9241 
	g°d
::
°rög
 
M©chîU¡y≥dBa£
::
toSåög
() const {

9242 if–
m_ˇchedToSåög
.
em±y
() )

9243 
m_ˇchedToSåög
 = 
des¸ibe
();

9244  
	gm_ˇchedToSåög
;

9247 
	gM©chîU¡y≥dBa£
::~
M©chîU¡y≥dBa£
() = ;

9252 
usög
 
«me•a˚
 
	gM©chîs
;

9253 
usög
 
	gM©chîs
::
Im∂
::
M©chîBa£
;

9261 
«me•a˚
 
	gC©ch
 {

9262 
boﬁ
 
i¢™
(
f
);

9263 
boﬁ
 
i¢™
(
d
);

9269 
	~<°rög
>

9271 
«me•a˚
 
	gC©ch
 {

9272 
	gãm∂©e
 <
ty≥«me
 
	gT
>

9273 
	g°d
::
°rög
 
to_°rög
(
T
 c⁄°& 
t
) {

9274 #i‡
deföed
(
CATCH_CONFIG_CPP11_TO_STRING
)

9275  
°d
::
to_°rög
(
t
);

9277 
ReußbÀSåögSåóm
 
	grss
;

9278 
	grss
 << 
	gt
;

9279  
	grss
.
°r
();

9285 
	~<c°dlib
>

9286 
	~<c°döt
>

9287 
	~<c°rög
>

9289 
«me•a˚
 
	gC©ch
 {

9290 
«me•a˚
 
	gM©chîs
 {

9291 
«me•a˚
 
	gFlﬂtög
 {

9292 ˛as†
	cFlﬂtögPoötKöd
 : 
uöt8_t
 {

9293 
Flﬂt
,

9294 
	gDoubÀ


9300 
	g«me•a˚
 {

9302 
	gãm∂©e
 <
ty≥«me
 
	gT
>

9303 
	gC⁄vîãr
;

9305 
	gãm∂©e
 <>

9306 
	gC⁄vîãr
<> {

9307 
°©ic_as£π
((Ë=(
öt32_t
), "Important ULP matcherássumption violated");

9308 
C⁄vîãr
(
f
) {

9309 
	g°d
::
mem˝y
(&
i
, &
f
, (f));

9311 
öt32_t
 
	gi
;

9314 
	gãm∂©e
 <>

9315 
	gC⁄vîãr
<> {

9316 
°©ic_as£π
((Ë=(
öt64_t
), "Important ULP matcherássumption violated");

9317 
C⁄vîãr
(
d
) {

9318 
	g°d
::
mem˝y
(&
i
, &
d
, (d));

9320 
öt64_t
 
	gi
;

9323 
	gãm∂©e
 <
ty≥«me
 
	gT
>

9324 autÿ
c⁄vît
(
T
 
t
Ë-> 
	gC⁄vîãr
<
	gT
> {

9325  
	gC⁄vîãr
<
	gT
>(
	gt
);

9328 
	gãm∂©e
 <
ty≥«me
 
	gFP
>

9329 
boﬁ
 
Æmo°EquÆUÕs
(
FP
 
lhs
, FP 
rhs
, 
maxUÕDiff
) {

9332 i‡(
	gC©ch
::
i¢™
(
lhs
Ë|| 
C©ch
::i¢™(
rhs
)) {

9333  
Ál£
;

9336 autÿ
	glc
 = 
c⁄vît
(
lhs
);

9337 autÿ
	grc
 = 
c⁄vît
(
rhs
);

9339 i‡((
	glc
.
	gi
 < 0Ë!(
rc
.
i
 < 0)) {

9341  
lhs
 =
rhs
;

9344 autÿ
	guÕDiff
 = 
°d
::
abs
(
lc
.
i
 - 
rc
.i);

9345  
	guÕDiff
 <
maxUÕDiff
;

9350 
«me•a˚
 
	gC©ch
 {

9351 
«me•a˚
 
	gM©chîs
 {

9352 
«me•a˚
 
	gFlﬂtög
 {

9353 
	gWôhöAbsM©chî
::
WôhöAbsM©chî
(
èrgë
, 
m¨gö
)

9354 :
m_èrgë
{ 
èrgë
 }, 
	gm_m¨gö
{ 
	gm¨gö
 } {

9355 
CATCH_ENFORCE
(
m¨gö
 >= 0, "Invalid margin: " << margin << '.'

9361 
boﬁ
 
	gWôhöAbsM©chî
::
m©ch
(c⁄°& 
m©chì
) const {

9362  (
m©chì
 + 
m_m¨gö
 >
m_èrgë
) && (m_target + m_margin >= matchee);

9365 
	g°d
::
°rög
 
WôhöAbsM©chî
::
des¸ibe
() const {

9366  "i†wôhö " + ::
C©ch
::
Dëaû
::
°rögify
(
m_m¨gö
Ë+ " o‡" + ::C©ch::Dëaû::°rögify(
m_èrgë
);

9369 
	gWôhöUÕsM©chî
::
WôhöUÕsM©chî
(
èrgë
, 
uÕs
, 
FlﬂtögPoötKöd
 
ba£Ty≥
)

9370 :
m_èrgë
{ 
èrgë
 }, 
	gm_uÕs
{ 
	guÕs
 }, 
	gm_ty≥
{ 
	gba£Ty≥
 } {

9371 
CATCH_ENFORCE
(
uÕs
 >= 0, "Invalid ULP setting: " << ulps << '.'

9375 #i‡
deföed
(
__˛™g__
)

9376 #¥agm®
˛™g
 
dügno°ic
 
push


9378 #¥agm®
˛™g
 
dügno°ic
 
ign‹ed
 "-Wunreachable-code"

9381 
boﬁ
 
	gWôhöUÕsM©chî
::
m©ch
(c⁄°& 
m©chì
) const {

9382 
m_ty≥
) {

9383 
FlﬂtögPoötKöd
::
Flﬂt
:

9384  
Æmo°EquÆUÕs
<>(
°©ic_ˇ°
<>(
m©chì
), 
	g°©ic_ˇ°
<>(
	gm_èrgë
), 
	gm_uÕs
);

9385 
	gFlﬂtögPoötKöd
::
DoubÀ
:

9386  
Æmo°EquÆUÕs
<>(
m©chì
, 
	gm_èrgë
, 
	gm_uÕs
);

9388 
CATCH_INTERNAL_ERROR
( "Unknown FloatingPointKind value" );

9392 #i‡
deföed
(
__˛™g__
)

9393 #¥agm®
˛™g
 
dügno°ic
 
p›


9396 
	g°d
::
°rög
 
WôhöUÕsM©chî
::
des¸ibe
() const {

9397  "i†wôhö " + 
C©ch
::
to_°rög
(
m_uÕs
Ë+ " ULP†o‡" + ::C©ch::
Dëaû
::
°rögify
(
m_èrgë
Ë+ ((
m_ty≥
 =
FlﬂtögPoötKöd
::
Flﬂt
)? "f" : "");

9402 
	gFlﬂtög
::
WôhöUÕsM©chî
 
WôhöULP
(
èrgë
, 
maxUÕDiff
) {

9403  
	gFlﬂtög
::
WôhöUÕsM©chî
(
èrgë
, 
maxUÕDiff
, 
Flﬂtög
::
FlﬂtögPoötKöd
::
DoubÀ
);

9406 
	gFlﬂtög
::
WôhöUÕsM©chî
 
WôhöULP
(
èrgë
, 
maxUÕDiff
) {

9407  
	gFlﬂtög
::
WôhöUÕsM©chî
(
èrgë
, 
maxUÕDiff
, 
Flﬂtög
::
FlﬂtögPoötKöd
::
Flﬂt
);

9410 
	gFlﬂtög
::
WôhöAbsM©chî
 
WôhöAbs
(
èrgë
, 
m¨gö
) {

9411  
	gFlﬂtög
::
WôhöAbsM©chî
(
èrgë
, 
m¨gö
);

9420 
	g°d
::
°rög
 
C©ch
::
M©chîs
::
Gíîic
::
Dëaû
::
	$föÆizeDes¸ùti⁄
(c⁄° 
°d
::
°rög
& 
desc
) {

9421 i‡(
desc
.
	`em±y
()) {

9424  "m©che†¥ediˇã: \"" + 
desc
 + '"';

9426 
	}
}

9430 
	~<ªgex
>

9432 
«me•a˚
 
	gC©ch
 {

9433 
«me•a˚
 
	gM©chîs
 {

9435 
«me•a˚
 
	gStdSåög
 {

9437 
	gCa£dSåög
::
Ca£dSåög
–
°d
::
°rög
 c⁄°& 
°r
, 
Ca£Sísôive
::
Choi˚
 
ˇ£Sísôivôy
 )

9438 : 
m_ˇ£Sísôivôy
–
ˇ£Sísôivôy
 ),

9439 
m_°r
–
adju°Såög
–
°r
 ) )

9441 
	g°d
::
°rög
 
Ca£dSåög
::
adju°Såög
–
°d
::°rög c⁄°& 
°r
 ) const {

9442  
m_ˇ£Sísôivôy
 =
Ca£Sísôive
::
No


9443 ? 
toLowî
–
°r
 )

9444 : 
°r
;

9446 
	g°d
::
°rög
 
Ca£dSåög
::
ˇ£SísôivôySuffix
() const {

9447  
m_ˇ£Sísôivôy
 =
Ca£Sísôive
::
No


9449 : 
°d
::
°rög
();

9452 
	gSåögM©chîBa£
::
SåögM©chîBa£
–
°d
::
°rög
 c⁄°& 
›î©i⁄
, 
Ca£dSåög
 c⁄°& 
com∑øt‹
 )

9453 : 
m_com∑øt‹
–
com∑øt‹
 ),

9454 
m_›î©i⁄
–
›î©i⁄
 ) {

9457 
	g°d
::
°rög
 
SåögM©chîBa£
::
des¸ibe
() const {

9458 
°d
::
°rög
 
des¸ùti⁄
;

9459 
	gdes¸ùti⁄
.
ª£rve
(5 + 
m_›î©i⁄
.
size
(Ë+ 
m_com∑øt‹
.
m_°r
.size() +

9460 
m_com∑øt‹
.
ˇ£SísôivôySuffix
().
size
());

9461 
	gdes¸ùti⁄
 +
m_›î©i⁄
;

9462 
	gdes¸ùti⁄
 += ": \"";

9463 
	gdes¸ùti⁄
 +
m_com∑øt‹
.
m_°r
;

9464 
	gdes¸ùti⁄
 += "\"";

9465 
	gdes¸ùti⁄
 +
m_com∑øt‹
.
ˇ£SísôivôySuffix
();

9466  
	gdes¸ùti⁄
;

9469 
	gEquÆsM©chî
::
EquÆsM©chî
–
Ca£dSåög
 c⁄°& 
com∑øt‹
 ) : 
SåögM©chîBa£
( "equals", comparator ) {}

9471 
boﬁ
 
	gEquÆsM©chî
::
m©ch
–
°d
::
°rög
 c⁄°& 
sour˚
 ) const {

9472  
m_com∑øt‹
.
adju°Såög
–
sour˚
 ) =m_com∑øt‹.
m_°r
;

9475 
	gC⁄èösM©chî
::
C⁄èösM©chî
–
Ca£dSåög
 c⁄°& 
com∑øt‹
 ) : 
SåögM©chîBa£
( "contains", comparator ) {}

9477 
boﬁ
 
	gC⁄èösM©chî
::
m©ch
–
°d
::
°rög
 c⁄°& 
sour˚
 ) const {

9478  
c⁄èös
–
m_com∑øt‹
.
adju°Såög
–
sour˚
 ), m_com∑øt‹.
m_°r
 );

9481 
	gSèπsWôhM©chî
::
SèπsWôhM©chî
–
Ca£dSåög
 c⁄°& 
com∑øt‹
 ) : 
SåögM©chîBa£
( "starts with", comparator ) {}

9483 
boﬁ
 
	gSèπsWôhM©chî
::
m©ch
–
°d
::
°rög
 c⁄°& 
sour˚
 ) const {

9484  
°¨tsWôh
–
m_com∑øt‹
.
adju°Såög
–
sour˚
 ), m_com∑øt‹.
m_°r
 );

9487 
	gEndsWôhM©chî
::
EndsWôhM©chî
–
Ca£dSåög
 c⁄°& 
com∑øt‹
 ) : 
SåögM©chîBa£
( "ends with", comparator ) {}

9489 
boﬁ
 
	gEndsWôhM©chî
::
m©ch
–
°d
::
°rög
 c⁄°& 
sour˚
 ) const {

9490  
ídsWôh
–
m_com∑øt‹
.
adju°Såög
–
sour˚
 ), m_com∑øt‹.
m_°r
 );

9493 
	gRegexM©chî
::
RegexM©chî
(
°d
::
°rög
 
ªgex
, 
Ca£Sísôive
::
Choi˚
 
ˇ£Sísôivôy
): 
m_ªgex
(°d::
move
‘egex)), 
m_ˇ£Sísôivôy
(caseSensitivity) {}

9495 
boﬁ
 
	gRegexM©chî
::
m©ch
(
°d
::
°rög
 c⁄°& 
m©chì
) const {

9496 autÿ
Êags
 = 
°d
::
ªgex
::
ECMAS¸ùt
;

9497 i‡(
	gm_ˇ£Sísôivôy
 =
Ca£Sísôive
::
Choi˚
::
No
) {

9498 
Êags
 |
°d
::
ªgex
::
iˇ£
;

9500 autÿ
	gªg
 = 
°d
::
ªgex
(
m_ªgex
, 
Êags
);

9501  
	g°d
::
ªgex_m©ch
(
m©chì
, 
ªg
);

9504 
	g°d
::
°rög
 
RegexM©chî
::
des¸ibe
() const {

9505  "m©che†" + ::
C©ch
::
Dëaû
::
°rögify
(
m_ªgex
Ë+ ((
m_ˇ£Sísôivôy
 =
Ca£Sísôive
::
Choi˚
::
Yes
)? " case sensitively" : " case insensitively");

9510 
	gStdSåög
::
EquÆsM©chî
 
EquÆs
–
°d
::
°rög
 c⁄°& 
°r
, 
Ca£Sísôive
::
Choi˚
 
ˇ£Sísôivôy
 ) {

9511  
StdSåög
::
EquÆsM©chî
–StdSåög::
Ca£dSåög
–
°r
, 
ˇ£Sísôivôy
) );

9513 
	gStdSåög
::
C⁄èösM©chî
 
C⁄èös
–
°d
::
°rög
 c⁄°& 
°r
, 
Ca£Sísôive
::
Choi˚
 
ˇ£Sísôivôy
 ) {

9514  
StdSåög
::
C⁄èösM©chî
–StdSåög::
Ca£dSåög
–
°r
, 
ˇ£Sísôivôy
) );

9516 
	gStdSåög
::
EndsWôhM©chî
 
EndsWôh
–
°d
::
°rög
 c⁄°& 
°r
, 
Ca£Sísôive
::
Choi˚
 
ˇ£Sísôivôy
 ) {

9517  
StdSåög
::
EndsWôhM©chî
–StdSåög::
Ca£dSåög
–
°r
, 
ˇ£Sísôivôy
) );

9519 
	gStdSåög
::
SèπsWôhM©chî
 
SèπsWôh
–
°d
::
°rög
 c⁄°& 
°r
, 
Ca£Sísôive
::
Choi˚
 
ˇ£Sísôivôy
 ) {

9520  
StdSåög
::
SèπsWôhM©chî
–StdSåög::
Ca£dSåög
–
°r
, 
ˇ£Sísôivôy
) );

9523 
	gStdSåög
::
RegexM©chî
 
M©ches
(
°d
::
°rög
 c⁄°& 
ªgex
, 
Ca£Sísôive
::
Choi˚
 
ˇ£Sísôivôy
) {

9524  
StdSåög
::
RegexM©chî
(
ªgex
, 
ˇ£Sísôivôy
);

9534 
«me•a˚
 
	gC©ch
 {

9535 
boﬁ
 
unˇught_ex˚±i⁄s
();

9539 
	~<ˇs£π
>

9540 
	~<°ack
>

9542 
«me•a˚
 
	gC©ch
 {

9544 
	gMesßgeInfo
::
MesßgeInfo
–
SåögRef
 c⁄°& 
_ma¸oName
,

9545 
Sour˚LöeInfo
 c⁄°& 
_löeInfo
,

9546 
Resu…Was
::
OfTy≥
 
_ty≥
 )

9547 : 
ma¸oName
–
_ma¸oName
 ),

9548 
löeInfo
–
_löeInfo
 ),

9549 
ty≥
–
_ty≥
 ),

9550 
£quí˚
–++
globÆCou¡
 )

9553 
boﬁ
 
	gMesßgeInfo
::
›î©‹
==–
MesßgeInfo
 c⁄°& 
Ÿhî
 ) const {

9554  
£quí˚
 =
Ÿhî
.sequence;

9557 
boﬁ
 
	gMesßgeInfo
::
›î©‹
<–
MesßgeInfo
 c⁄°& 
Ÿhî
 ) const {

9558  
£quí˚
 < 
Ÿhî
.sequence;

9562 
	gMesßgeInfo
::
globÆCou¡
 = 0;

9566 
	gC©ch
::
MesßgeBuûdî
::MesßgeBuûdî–
SåögRef
 c⁄°& 
ma¸oName
,

9567 
Sour˚LöeInfo
 c⁄°& 
löeInfo
,

9568 
Resu…Was
::
OfTy≥
 
ty≥
 )

9569 :
m_öfo
(
ma¸oName
, 
löeInfo
, 
ty≥
) {}

9573 
	gSc›edMesßge
::
Sc›edMesßge
–
MesßgeBuûdî
 c⁄°& 
buûdî
 )

9574 : 
m_öfo
–
buûdî
.m_öfÿ), 
m_moved
()

9576 
	gm_öfo
.
	gmesßge
 = 
buûdî
.
m_°ªam
.
°r
();

9577 
gëResu…C≠tuª
().
pushSc›edMesßge
–
m_öfo
 );

9580 
	gSc›edMesßge
::
Sc›edMesßge
–Sc›edMesßge&& 
ﬁd
 )

9581 : 
m_öfo
–
ﬁd
.m_öfÿ), 
m_moved
()

9583 
	gﬁd
.
	gm_moved
 = 
åue
;

9586 
	gSc›edMesßge
::~
Sc›edMesßge
() {

9587 i‡–!
unˇught_ex˚±i⁄s
(Ë&& !
m_moved
 ){

9588 
gëResu…C≠tuª
().
p›Sc›edMesßge
(
m_öfo
);

9592 
	gC≠tuªr
::
C≠tuªr
–
SåögRef
 
ma¸oName
, 
Sour˚LöeInfo
 c⁄°& 
löeInfo
, 
Resu…Was
::
OfTy≥
 
ªsu…Ty≥
, SåögRe‡
«mes
 ) {

9593 autÿ
	gåimmed
 = [&] (
size_t
 
°¨t
, size_à
	gíd
) {

9594 
	g«mes
[
°¨t
] =',' || 
is•a˚
(
«mes
[start])) {

9595 ++
°¨t
;

9597 
	g«mes
[
íd
] =',' || 
is•a˚
(
«mes
[end])) {

9598 --
íd
;

9600  
	g«mes
.
sub°r
(
°¨t
, 
íd
 - start + 1);

9603 
size_t
 
	g°¨t
 = 0;

9604 
	g°d
::
°ack
<> 
›íögs
;

9605 
size_t
 
	gpos
 = 0;Öo†< 
	g«mes
.
size
(); ++pos) {

9606 
	gc
 = 
«mes
[
pos
];

9607 
	gc
) {

9614 
›íögs
.
push
(
c
);

9620 
›íögs
.
p›
();

9623 i‡(
°¨t
 !
pos
 && 
›íögs
.
size
() == 0) {

9624 
m_mesßges
.
em∂a˚_back
(
ma¸oName
, 
löeInfo
, 
ªsu…Ty≥
);

9625 
	gm_mesßges
.
back
().
	gmesßge
 = 
åimmed
(
°¨t
, 
pos
);

9626 
	gm_mesßges
.
back
().
	gmesßge
 += " := ";

9627 
	g°¨t
 = 
pos
;

9631 
as£π
(
›íögs
.
size
() == 0 && "Mismatched openings");

9632 
	gm_mesßges
.
em∂a˚_back
(
ma¸oName
, 
löeInfo
, 
ªsu…Ty≥
);

9633 
	gm_mesßges
.
back
().
	gmesßge
 = 
åimmed
(
°¨t
, 
«mes
.
size
() - 1);

9634 
	gm_mesßges
.
back
().
	gmesßge
 += " := ";

9636 
	gC≠tuªr
::~
C≠tuªr
() {

9637 i‡–!
unˇught_ex˚±i⁄s
() ){

9638 
as£π
–
m_ˇ±uªd
 =
m_mesßges
.
size
() );

9639  
size_t
 
	gi
 = 0; i < 
	gm_ˇ±uªd
; ++i )

9640 
	gm_ªsu…C≠tuª
.
p›Sc›edMesßge
–
m_mesßges
[
i
] );

9644 
	gC≠tuªr
::
ˇ±uªVÆue
–
size_t
 
ödex
, 
°d
::
°rög
 c⁄°& 
vÆue
 ) {

9645 
as£π
–
ödex
 < 
m_mesßges
.
size
() );

9646 
	gm_mesßges
[
ödex
].
	gmesßge
 +
vÆue
;

9647 
	gm_ªsu…C≠tuª
.
pushSc›edMesßge
–
m_mesßges
[
ödex
] );

9648 
	gm_ˇ±uªd
++;

9656 #i‚de‡
TWOBLUECUBES_CATCH_OUTPUT_REDIRECT_H


9657 
	#TWOBLUECUBES_CATCH_OUTPUT_REDIRECT_H


	)

9659 
	~<c°dio
>

9660 
	~<iosfwd
>

9661 
	~<°rög
>

9663 
«me•a˚
 
	gC©ch
 {

9665 ˛as†
	cRedúe˘edSåóm
 {

9666 
	g°d
::
o°ªam
& 
m_‹igöÆSåóm
;

9667 
	g°d
::
o°ªam
& 
m_ªdúe˘i⁄Såóm
;

9668 
	g°d
::
°ªambuf
* 
m_¥evBuf
;

9670 
	gpublic
:

9671 
Redúe˘edSåóm
–
°d
::
o°ªam
& 
‹igöÆSåóm
, std::o°ªam& 
ªdúe˘i⁄Såóm
 );

9672 ~
Redúe˘edSåóm
();

9675 ˛as†
	cRedúe˘edStdOut
 {

9676 
ReußbÀSåögSåóm
 
	gm_rss
;

9677 
Redúe˘edSåóm
 
	gm_cout
;

9678 
	gpublic
:

9679 
Redúe˘edStdOut
();

9680 autÿ
°r
(Ëc⁄° -> 
	g°d
::
°rög
;

9686 ˛as†
	cRedúe˘edStdEº
 {

9687 
ReußbÀSåögSåóm
 
	gm_rss
;

9688 
Redúe˘edSåóm
 
	gm_˚º
;

9689 
Redúe˘edSåóm
 
	gm_˛og
;

9690 
	gpublic
:

9691 
Redúe˘edStdEº
();

9692 autÿ
°r
(Ëc⁄° -> 
	g°d
::
°rög
;

9695 ˛as†
	cRedúe˘edSåóms
 {

9696 
	gpublic
:

9697 
Redúe˘edSåóms
(Redúe˘edSåóm†c⁄°&Ë
dñëe
;

9698 
	gRedúe˘edSåóms
& 
	g›î©‹
=(
Redúe˘edSåóms
 c⁄°&Ë
dñëe
;

9699 
Redúe˘edSåóms
(Redúe˘edSåóms&&Ë
dñëe
;

9700 
	gRedúe˘edSåóms
& 
	g›î©‹
=(
Redúe˘edSåóms
&&Ë
dñëe
;

9702 
Redúe˘edSåóms
(
°d
::
°rög
& 
ªdúe˘edCout
, std::°rög& 
ªdúe˘edCîr
);

9703 ~
Redúe˘edSåóms
();

9704 
	g¥iv©e
:

9705 
°d
::
°rög
& 
m_ªdúe˘edCout
;

9706 
	g°d
::
°rög
& 
m_ªdúe˘edCîr
;

9707 
Redúe˘edStdOut
 
	gm_ªdúe˘edStdOut
;

9708 
Redúe˘edStdEº
 
	gm_ªdúe˘edStdEº
;

9711 #i‡
	$deföed
(
CATCH_CONFIG_NEW_CAPTURE
)

9717 ˛as†
	cTempFûe
 {

9718 
public
:

9719 
	`TempFûe
(
TempFûe
 c⁄°&Ë
dñëe
;

9720 
TempFûe
& 
›î©‹
=(TempFûêc⁄°&Ë
dñëe
;

9721 
	`TempFûe
(
TempFûe
&&Ë
dñëe
;

9722 
TempFûe
& 
›î©‹
=(TempFûe&&Ë
dñëe
;

9724 
	`TempFûe
();

9725 ~
	`TempFûe
();

9727 
°d
::
FILE
* 
	`gëFûe
();

9728 
°d
::
°rög
 
	`gëC⁄ã¡s
();

9730 
¥iv©e
:

9731 
°d
::
FILE
* 
m_fûe
 = 
nuŒ±r
;

9732 #i‡
	`deföed
(
_MSC_VER
)

9733 
m_buf„r
[
L_tm≤am
] = { 0 };

9735 
	}
};

9737 ˛as†
	cOuçutRedúe˘
 {

9738 
	gpublic
:

9739 
OuçutRedúe˘
(OuçutRedúe˘ c⁄°&Ë
dñëe
;

9740 
	gOuçutRedúe˘
& 
	g›î©‹
=(
OuçutRedúe˘
 c⁄°&Ë
dñëe
;

9741 
OuçutRedúe˘
(OuçutRedúe˘&&Ë
dñëe
;

9742 
	gOuçutRedúe˘
& 
	g›î©‹
=(
OuçutRedúe˘
&&Ë
dñëe
;

9744 
OuçutRedúe˘
(
°d
::
°rög
& 
°dout_de°
, std::°rög& 
°dîr_de°
);

9745 ~
OuçutRedúe˘
();

9747 
	g¥iv©e
:

9748 
m_‹igöÆStdout
 = -1;

9749 
	gm_‹igöÆStdîr
 = -1;

9750 
TempFûe
 
	gm_°doutFûe
;

9751 
TempFûe
 
	gm_°dîrFûe
;

9752 
	g°d
::
°rög
& 
m_°doutDe°
;

9753 
	g°d
::
°rög
& 
m_°dîrDe°
;

9762 
	~<c°dio
>

9763 
	~<c°rög
>

9764 
	~<f°ªam
>

9765 
	~<s°ªam
>

9766 
	~<°dex˚±
>

9768 #i‡
deföed
(
CATCH_CONFIG_NEW_CAPTURE
)

9769 #i‡
deföed
(
_MSC_VER
)

9770 
	~<io.h
>

9771 
	#dup
 
_dup


	)

9772 
	#dup2
 
_dup2


	)

9773 
	#fûío
 
_fûío


	)

9775 
	~<uni°d.h
>

9779 
«me•a˚
 
	gC©ch
 {

9781 
	gRedúe˘edSåóm
::
Redúe˘edSåóm
–
°d
::
o°ªam
& 
‹igöÆSåóm
, std::o°ªam& 
ªdúe˘i⁄Såóm
 )

9782 : 
m_‹igöÆSåóm
–
‹igöÆSåóm
 ),

9783 
m_ªdúe˘i⁄Såóm
–
ªdúe˘i⁄Såóm
 ),

9784 
m_¥evBuf
–
m_‹igöÆSåóm
.
rdbuf
() )

9786 
	gm_‹igöÆSåóm
.
rdbuf
–
m_ªdúe˘i⁄Såóm
.rdbuf() );

9789 
	gRedúe˘edSåóm
::~
Redúe˘edSåóm
() {

9790 
m_‹igöÆSåóm
.
rdbuf
–
m_¥evBuf
 );

9793 
	gRedúe˘edStdOut
::
Redúe˘edStdOut
(Ë: 
m_cout
–
C©ch
::
cout
(), 
m_rss
.
gë
() ) {}

9794 autÿ
	gRedúe˘edStdOut
::
°r
(Ëc⁄° -> 
°d
::
°rög
 {  
m_rss
.str(); }

9796 
	gRedúe˘edStdEº
::
Redúe˘edStdEº
()

9797 : 
m_˚º
–
C©ch
::
˚º
(), 
m_rss
.
gë
() ),

9798 
m_˛og
–
C©ch
::
˛og
(), 
m_rss
.
gë
() )

9800 autÿ
	gRedúe˘edStdEº
::
°r
(Ëc⁄° -> 
°d
::
°rög
 {  
m_rss
.str(); }

9802 
	gRedúe˘edSåóms
::
Redúe˘edSåóms
(
°d
::
°rög
& 
ªdúe˘edCout
, std::°rög& 
ªdúe˘edCîr
)

9803 : 
m_ªdúe˘edCout
(
ªdúe˘edCout
),

9804 
m_ªdúe˘edCîr
(
ªdúe˘edCîr
)

9807 
	gRedúe˘edSåóms
::~
Redúe˘edSåóms
() {

9808 
m_ªdúe˘edCout
 +
m_ªdúe˘edStdOut
.
°r
();

9809 
	gm_ªdúe˘edCîr
 +
m_ªdúe˘edStdEº
.
°r
();

9812 #i‡
deföed
(
CATCH_CONFIG_NEW_CAPTURE
)

9814 #i‡
deföed
(
_MSC_VER
)

9815 
	gTempFûe
::
TempFûe
() {

9816 i‡(
tm≤am_s
(
m_buf„r
)) {

9817 
CATCH_RUNTIME_ERROR
("CouldÇot getáÅemp filename");

9819 i‡(
f›í_s
(&
m_fûe
, 
m_buf„r
, "w")) {

9820 
	gbuf„r
[100];

9821 i‡(
°ªº‹_s
(
buf„r
, 
î∫o
)) {

9822 
CATCH_RUNTIME_ERROR
("CouldÇotÅranslateÉrrnoÅoá string");

9824 
CATCH_RUNTIME_ERROR
("Cou»dnŸ o≥¿thêãm∞fûe: '" << 
m_buf„r
 << "' beˇu£: " << 
buf„r
);

9828 
	gTempFûe
::
TempFûe
() {

9829 
m_fûe
 = 
°d
::
tmpfûe
();

9830 i‡(!
	gm_fûe
) {

9831 
CATCH_RUNTIME_ERROR
("CouldÇot createáÅemp file.");

9837 
	gTempFûe
::~
TempFûe
() {

9839 
°d
::
f˛o£
(
m_fûe
);

9842 #i‡
deföed
(
_MSC_VER
)

9843 
	g°d
::
ªmove
(
m_buf„r
);

9847 
FILE
* 
	gTempFûe
::
gëFûe
() {

9848  
m_fûe
;

9851 
	g°d
::
°rög
 
TempFûe
::
gëC⁄ã¡s
() {

9852 
°d
::
°rög°ªam
 
s°r
;

9853 
	gbuf„r
[100] = {};

9854 
	g°d
::
ªwöd
(
m_fûe
);

9855 
	g°d
::
fgës
(
buf„r
, (buf„r), 
m_fûe
)) {

9856 
	gs°r
 << 
	gbuf„r
;

9858  
	gs°r
.
°r
();

9861 
	gOuçutRedúe˘
::
OuçutRedúe˘
(
°d
::
°rög
& 
°dout_de°
, std::°rög& 
°dîr_de°
) :

9862 
m_‹igöÆStdout
(
dup
(1)),

9863 
m_‹igöÆStdîr
(
dup
(2)),

9864 
m_°doutDe°
(
°dout_de°
),

9865 
m_°dîrDe°
(
°dîr_de°
) {

9866 
dup2
(
fûío
(
m_°doutFûe
.
gëFûe
()), 1);

9867 
dup2
(
fûío
(
m_°dîrFûe
.
gëFûe
()), 2);

9870 
	gOuçutRedúe˘
::~
OuçutRedúe˘
() {

9871 
C©ch
::
cout
(Ë<< 
°d
::
Êush
;

9872 
fÊush
(
°dout
);

9875 
	gC©ch
::
˚º
(Ë<< 
°d
::
Êush
;

9876 
	gC©ch
::
˛og
(Ë<< 
°d
::
Êush
;

9877 
fÊush
(
°dîr
);

9879 
dup2
(
m_‹igöÆStdout
, 1);

9880 
dup2
(
m_‹igöÆStdîr
, 2);

9882 
	gm_°doutDe°
 +
m_°doutFûe
.
gëC⁄ã¡s
();

9883 
	gm_°dîrDe°
 +
m_°dîrFûe
.
gëC⁄ã¡s
();

9890 #i‡
deföed
(
CATCH_CONFIG_NEW_CAPTURE
)

9891 #i‡
deföed
(
_MSC_VER
)

9892 #unde‡
dup


9893 #unde‡
dup2


9894 #unde‡
fûío


9900 
	~<cm©h
>

9902 
«me•a˚
 
	gC©ch
 {

9904 #i‡!
deföed
(
CATCH_CONFIG_POLYFILL_ISNAN
)

9905 
boﬁ
 
i¢™
(
f
) {

9906  
	g°d
::
i¢™
(
f
);

9908 
boﬁ
 
i¢™
(
d
) {

9909  
	g°d
::
i¢™
(
d
);

9913 
boﬁ
 
i¢™
(
f
) {

9914  
	g°d
::
_i¢™
(
f
);

9916 
boﬁ
 
i¢™
(
d
) {

9917  
	g°d
::
_i¢™
(
d
);

9925 
«me•a˚
 
	gC©ch
 {

9927 
	g°d
::
mt19937
& 
∫g
() {

9928 
°d
::
mt19937
 
s_∫g
;

9929  
	gs_∫g
;

9932 
£edRng
–
IC⁄fig
 c⁄°& 
c⁄fig
 ) {

9933 if–
	gc⁄fig
.
∫gSìd
() != 0 ) {

9934 
°d
::
§™d
–
c⁄fig
.
∫gSìd
() );

9935 
∫g
().
£ed
–
c⁄fig
.
∫gSìd
() );

9939 
∫gSìd
() {

9940  
gëCuºítC⁄ãxt
().
gëC⁄fig
()->
∫gSìd
();

9948 
	~<ve˘‹
>

9949 
	~<£t
>

9950 
	~<Æg‹ôhm
>

9951 
	~<ios
>

9953 
«me•a˚
 
	gC©ch
 {

9955 
˛ass
 
	gTe°Ca£
;

9956 
	gIC⁄fig
;

9958 
	g°d
::
ve˘‹
<
Te°Ca£
> 
s‹tTe°s
–
IC⁄fig
 c⁄°& 
c⁄fig
, 
°d
::ve˘‹<Te°Ca£> c⁄°& 
uns‹ãdTe°Ca£s
 );

9959 
boﬁ
 
m©chTe°
–
Te°Ca£
 c⁄°& 
ã°Ca£
, 
Te°S≥c
 c⁄°& 
ã°S≥c
, 
IC⁄fig
 c⁄°& 
c⁄fig
 );

9961 
íf‹˚NoDu∂iˇãTe°Ca£s
–
°d
::
ve˘‹
<
Te°Ca£
> c⁄°& 
fun˘i⁄s
 );

9963 
	g°d
::
ve˘‹
<
Te°Ca£
> 
fûãrTe°s
–
°d
::ve˘‹<Te°Ca£> c⁄°& 
ã°Ca£s
, 
Te°S≥c
 c⁄°& 
ã°S≥c
, 
IC⁄fig
 c⁄°& 
c⁄fig
 );

9964 
	g°d
::
ve˘‹
<
Te°Ca£
> c⁄°& 
gëAŒTe°Ca£sS‹ãd
–
IC⁄fig
 c⁄°& 
c⁄fig
 );

9966 ˛as†
	cTe°Regi°ry
 : 
public
 
ITe°Ca£Regi°ry
 {

9967 
public
:

9968 
vútuÆ
 ~
Te°Regi°ry
() = ;

9970 
vútuÆ
 
ªgi°îTe°
–
Te°Ca£
 c⁄°& 
ã°Ca£
 );

9972 
	g°d
::
ve˘‹
<
Te°Ca£
> c⁄°& 
gëAŒTe°s
(Ëc⁄° 
ovîride
;

9973 
	g°d
::
ve˘‹
<
Te°Ca£
> c⁄°& 
gëAŒTe°sS‹ãd
–
IC⁄fig
 c⁄°& 
c⁄fig
 ) c⁄° 
ovîride
;

9975 
	g¥iv©e
:

9976 
°d
::
ve˘‹
<
Te°Ca£
> 
m_fun˘i⁄s
;

9977 
muèbÀ
 
	gRunTe°s
::
InWh©Ordî
 
m_cuºítS‹tOrdî
 = 
RunTe°s
::
InDe˛¨©i⁄Ordî
;

9978 
muèbÀ
 
	g°d
::
ve˘‹
<
Te°Ca£
> 
m_s‹ãdFun˘i⁄s
;

9979 
	g°d
::
size_t
 
m_u¬amedCou¡
 = 0;

9980 
	g°d
::
ios_ba£
::
Inô
 
m_o°ªamInô
;

9985 ˛as†
	cTe°InvokîAsFun˘i⁄
 : 
public
 
ITe°Invokî
 {

9986 (*
m_ã°AsFun˘i⁄
)();

9987 
	gpublic
:

9988 
Te°InvokîAsFun˘i⁄
–(*
ã°AsFun˘i⁄
)(ËË
n€x˚±
;

9990 
övoke
(Ëc⁄° 
	govîride
;

9993 
	g°d
::
°rög
 
exåa˘CœssName
–
SåögRef
 c⁄°& 
˛assOrQuÆifõdMëhodName
 );

10002 
	~<m≠
>

10004 
«me•a˚
 
	gC©ch
 {

10006 ˛as†
	cRï‹ãrRegi°ry
 : 
public
 
IRï‹ãrRegi°ry
 {

10008 
public
:

10010 ~
Rï‹ãrRegi°ry
(Ë
ovîride
;

10012 
ISåómögRï‹ãrPå
 
¸óã
–
°d
::
°rög
 c⁄°& 
«me
, 
IC⁄figPå
 c⁄°& 
c⁄fig
 ) c⁄° 
	govîride
;

10014 
ªgi°îRï‹ãr
–
°d
::
°rög
 c⁄°& 
«me
, 
IRï‹ãrFa˘‹yPå
 c⁄°& 
Á˘‹y
 );

10015 
ªgi°îLi°íî
–
IRï‹ãrFa˘‹yPå
 c⁄°& 
Á˘‹y
 );

10017 
Fa˘‹yM≠
 c⁄°& 
gëFa˘‹õs
(Ëc⁄° 
	govîride
;

10018 
Li°íîs
 c⁄°& 
gëLi°íîs
(Ëc⁄° 
	govîride
;

10020 
	g¥iv©e
:

10021 
Fa˘‹yM≠
 
m_Á˘‹õs
;

10022 
Li°íîs
 
	gm_li°íîs
;

10031 
	~<°rög
>

10033 
«me•a˚
 
	gC©ch
 {

10035 
	sTagAlüs
 {

10036 
TagAlüs
(
°d
::
°rög
 c⁄°& 
_èg
, 
Sour˚LöeInfo
 
_löeInfo
);

10038 
	g°d
::
°rög
 
èg
;

10039 
Sour˚LöeInfo
 
	glöeInfo
;

10045 
	~<m≠
>

10047 
«me•a˚
 
	gC©ch
 {

10049 ˛as†
	cTagAlüsRegi°ry
 : 
public
 
ITagAlüsRegi°ry
 {

10050 
public
:

10051 ~
TagAlüsRegi°ry
(Ë
ovîride
;

10052 
TagAlüs
 c⁄°* 
föd
–
°d
::
°rög
 c⁄°& 
Æüs
 ) c⁄° 
ovîride
;

10053 
	g°d
::
°rög
 
ex∑ndAlü£s
–
°d
::°rög c⁄°& 
u√x∑ndedTe°S≥c
 ) c⁄° 
ovîride
;

10054 
add
–
°d
::
°rög
 c⁄°& 
Æüs
, std::°rög c⁄°& 
èg
, 
Sour˚LöeInfo
 c⁄°& 
löeInfo
 );

10056 
	g¥iv©e
:

10057 
°d
::
m≠
<°d::
°rög
, 
	gTagAlüs
> 
	gm_ªgi°ry
;

10065 
	~<ve˘‹
>

10066 
	~<ex˚±i⁄
>

10068 
«me•a˚
 
	gC©ch
 {

10070 ˛as†
	cSèπupEx˚±i⁄Regi°ry
 {

10071 
	gpublic
:

10072 
add
(
°d
::
ex˚±i⁄_±r
 c⁄°& 
ex˚±i⁄
Ë
n€x˚±
;

10073 
	g°d
::
ve˘‹
<
°d
::
ex˚±i⁄_±r
> c⁄°& 
gëEx˚±i⁄s
(Ëc⁄° 
n€x˚±
;

10074 
	g¥iv©e
:

10075 
°d
::
ve˘‹
<°d::
ex˚±i⁄_±r
> 
m_ex˚±i⁄s
;

10083 
«me•a˚
 
	gC©ch
 {

10085 
	sISögÀt⁄
 {

10086 
	gvútuÆ
 ~
ISögÀt⁄
();

10089 
addSögÀt⁄
–
ISögÀt⁄
* 
sögÀt⁄
 );

10090 
˛ónupSögÀt⁄s
();

10092 
	gãm∂©e
<
ty≥«me
 
	gSögÀt⁄Im∂T
,Åy≥«mê
	gI¡îÁ˚T
 = 
SögÀt⁄Im∂T
,Åy≥«mê
	gMuèbÀI¡îÁ˚T
 = 
I¡îÁ˚T
>

10093 
˛ass
 
SögÀt⁄
 : 
SögÀt⁄Im∂T
, 
public
 
	gISögÀt⁄
 {

10095 autÿ
gëI¡î«l
(Ë-> 
	gSögÀt⁄
* {

10096 
SögÀt⁄
* 
	gs_ö°™˚
 = 
nuŒ±r
;

10097 if–!
	gs_ö°™˚
 ) {

10098 
	gs_ö°™˚
 = 
√w
 
SögÀt⁄
;

10099 
addSögÀt⁄
–
s_ö°™˚
 );

10101  
	gs_ö°™˚
;

10104 
	gpublic
:

10105 autÿ
gë
(Ë-> 
I¡îÁ˚T
 const& {

10106  *
gëI¡î«l
();

10108 autÿ
gëMuèbÀ
(Ë-> 
	gMuèbÀI¡îÁ˚T
& {

10109  *
gëI¡î«l
();

10116 
«me•a˚
 
	gC©ch
 {

10118 
	g«me•a˚
 {

10120 
˛ass
 
	gRegi°ryHub
 : 
public
 
IRegi°ryHub
,Öubli¯
	gIMuèbÀRegi°ryHub
,

10121 
¥iv©e
 
	gN⁄C›yabÀ
 {

10123 
	gpublic
:

10124 
Regi°ryHub
() = ;

10125 
IRï‹ãrRegi°ry
 c⁄°& 
gëRï‹ãrRegi°ry
(Ëc⁄° 
	govîride
 {

10126  
	gm_ªp‹ãrRegi°ry
;

10128 
ITe°Ca£Regi°ry
 c⁄°& 
gëTe°Ca£Regi°ry
(Ëc⁄° 
	govîride
 {

10129  
	gm_ã°Ca£Regi°ry
;

10131 
IEx˚±i⁄Tøn¶©‹Regi°ry
 c⁄°& 
gëEx˚±i⁄Tøn¶©‹Regi°ry
(Ëc⁄° 
	govîride
 {

10132  
	gm_ex˚±i⁄Tøn¶©‹Regi°ry
;

10134 
ITagAlüsRegi°ry
 c⁄°& 
gëTagAlüsRegi°ry
(Ëc⁄° 
	govîride
 {

10135  
	gm_ègAlüsRegi°ry
;

10137 
SèπupEx˚±i⁄Regi°ry
 c⁄°& 
gëSèπupEx˚±i⁄Regi°ry
(Ëc⁄° 
	govîride
 {

10138  
	gm_ex˚±i⁄Regi°ry
;

10141 
	gpublic
:

10142 
ªgi°îRï‹ãr
–
°d
::
°rög
 c⁄°& 
«me
, 
IRï‹ãrFa˘‹yPå
 c⁄°& 
Á˘‹y
 ) 
	govîride
 {

10143 
	gm_ªp‹ãrRegi°ry
.
ªgi°îRï‹ãr
–
«me
, 
Á˘‹y
 );

10145 
ªgi°îLi°íî
–
IRï‹ãrFa˘‹yPå
 c⁄°& 
Á˘‹y
 ) 
	govîride
 {

10146 
	gm_ªp‹ãrRegi°ry
.
ªgi°îLi°íî
–
Á˘‹y
 );

10148 
ªgi°îTe°
–
Te°Ca£
 c⁄°& 
ã°Info
 ) 
	govîride
 {

10149 
	gm_ã°Ca£Regi°ry
.
ªgi°îTe°
–
ã°Info
 );

10151 
ªgi°îTøn¶©‹
–c⁄° 
IEx˚±i⁄Tøn¶©‹
* 
å™¶©‹
 ) 
	govîride
 {

10152 
	gm_ex˚±i⁄Tøn¶©‹Regi°ry
.
ªgi°îTøn¶©‹
–
å™¶©‹
 );

10154 
ªgi°îTagAlüs
–
°d
::
°rög
 c⁄°& 
Æüs
, std::°rög c⁄°& 
èg
, 
Sour˚LöeInfo
 c⁄°& 
löeInfo
 ) 
	govîride
 {

10155 
	gm_ègAlüsRegi°ry
.
add
–
Æüs
, 
èg
, 
löeInfo
 );

10157 
ªgi°îSèπupEx˚±i⁄
(Ë
n€x˚±
 
	govîride
 {

10158 
	gm_ex˚±i⁄Regi°ry
.
add
(
°d
::
cuºít_ex˚±i⁄
());

10161 
	g¥iv©e
:

10162 
Te°Regi°ry
 
m_ã°Ca£Regi°ry
;

10163 
Rï‹ãrRegi°ry
 
	gm_ªp‹ãrRegi°ry
;

10164 
Ex˚±i⁄Tøn¶©‹Regi°ry
 
	gm_ex˚±i⁄Tøn¶©‹Regi°ry
;

10165 
TagAlüsRegi°ry
 
	gm_ègAlüsRegi°ry
;

10166 
SèπupEx˚±i⁄Regi°ry
 
	gm_ex˚±i⁄Regi°ry
;

10170 
usög
 
	gRegi°ryHubSögÀt⁄
 = 
SögÀt⁄
<
Regi°ryHub
, 
	gIRegi°ryHub
, 
	gIMuèbÀRegi°ryHub
>;

10172 
IRegi°ryHub
 c⁄°& 
gëRegi°ryHub
() {

10173  
	gRegi°ryHubSögÀt⁄
::
gë
();

10175 
	gIMuèbÀRegi°ryHub
& 
gëMuèbÀRegi°ryHub
() {

10176  
	gRegi°ryHubSögÀt⁄
::
gëMuèbÀ
();

10178 
˛ónUp
() {

10179 
˛ónupSögÀt⁄s
();

10180 
˛ónUpC⁄ãxt
();

10182 
	g°d
::
°rög
 
å™¶©eA˘iveEx˚±i⁄
() {

10183  
gëRegi°ryHub
().
gëEx˚±i⁄Tøn¶©‹Regi°ry
().
å™¶©eA˘iveEx˚±i⁄
();

10190 
«me•a˚
 
	gC©ch
 {

10192 
	gRï‹ãrRegi°ry
::~
Rï‹ãrRegi°ry
() = ;

10194 
ISåómögRï‹ãrPå
 
	gRï‹ãrRegi°ry
::
¸óã
–
°d
::
°rög
 c⁄°& 
«me
, 
IC⁄figPå
 c⁄°& 
c⁄fig
 ) const {

10195 autÿ
	gô
 = 
m_Á˘‹õs
.
föd
–
«me
 );

10196 if–
	gô
 =
m_Á˘‹õs
.
íd
() )

10197  
nuŒ±r
;

10198  
	gô
->
	g£c⁄d
->
¸óã
–
Rï‹ãrC⁄fig
–
c⁄fig
 ) );

10201 
	gRï‹ãrRegi°ry
::
ªgi°îRï‹ãr
–
°d
::
°rög
 c⁄°& 
«me
, 
IRï‹ãrFa˘‹yPå
 c⁄°& 
Á˘‹y
 ) {

10202 
	gm_Á˘‹õs
.
em∂a˚
(
«me
, 
Á˘‹y
);

10204 
	gRï‹ãrRegi°ry
::
ªgi°îLi°íî
–
IRï‹ãrFa˘‹yPå
 c⁄°& 
Á˘‹y
 ) {

10205 
m_li°íîs
.
push_back
–
Á˘‹y
 );

10208 
	gIRï‹ãrRegi°ry
::
Fa˘‹yM≠
 c⁄°& 
Rï‹ãrRegi°ry
::
gëFa˘‹õs
() const {

10209  
m_Á˘‹õs
;

10211 
	gIRï‹ãrRegi°ry
::
Li°íîs
 c⁄°& 
Rï‹ãrRegi°ry
::
gëLi°íîs
() const {

10212  
m_li°íîs
;

10219 
«me•a˚
 
	gC©ch
 {

10221 
boﬁ
 
isOk
–
Resu…Was
::
OfTy≥
 
ªsu…Ty≥
 ) {

10222  ( 
ªsu…Ty≥
 & 
Resu…Was
::
FaûuªBô
 ) == 0;

10224 
boﬁ
 
isJu°Info
–
Êags
 ) {

10225  
	gÊags
 =
Resu…Was
::
Info
;

10228 
	gResu…Di•osôi⁄
::
Fœgs
 
›î©‹
 | ( 
Resu…Di•osôi⁄
::Fœg†
lhs
, Resu…Di•osôi⁄::Fœg†
rhs
 ) {

10229  
°©ic_ˇ°
<
Resu…Di•osôi⁄
::
Fœgs
>–°©ic_ˇ°<>–
lhs
 ) | sètic_ˇ°<>–
rhs
 ) );

10232 
boﬁ
 
shouldC⁄töueOnFaûuª
–
Êags
 ) {  ( 
	gÊags
 & 
	gResu…Di•osôi⁄
::
C⁄töueOnFaûuª
 ) != 0; }

10233 
boﬁ
 
shouldSuµªssFaûuª
–
Êags
 ) {  ( 
	gÊags
 & 
	gResu…Di•osôi⁄
::
SuµªssFaû
 ) != 0; }

10239 
	~<ˇs£π
>

10240 
	~<Æg‹ôhm
>

10241 
	~<s°ªam
>

10243 
«me•a˚
 
	gC©ch
 {

10245 
«me•a˚
 
	gGíî©‹s
 {

10246 
	gGíî©‹Tøckî
 : 
Te°Ca£Tøckög
::
TøckîBa£
, 
	gIGíî©‹Tøckî
 {

10247 
Gíî©‹Ba£På
 
	gm_gíî©‹
;

10249 
Gíî©‹Tøckî
–
Te°Ca£Tøckög
::
NameAndLoˇti⁄
 c⁄°& 
«meAndLoˇti⁄
, 
TøckîC⁄ãxt
& 
˘x
, 
ITøckî
* 
∑ª¡
 )

10250 : 
TøckîBa£
–
«meAndLoˇti⁄
, 
˘x
, 
∑ª¡
 )

10252 ~
Gíî©‹Tøckî
();

10254 
	gGíî©‹Tøckî
& 
acquúe
–
TøckîC⁄ãxt
& 
˘x
, 
Te°Ca£Tøckög
::
NameAndLoˇti⁄
 c⁄°& 
«meAndLoˇti⁄
 ) {

10255 
°d
::
sh¨ed_±r
<
Gíî©‹Tøckî
> 
åackî
;

10257 
	gITøckî
& 
	gcuºítTøckî
 = 
˘x
.
cuºítTøckî
();

10258 if–
	gTe°Ca£Tøckög
::
ITøckîPå
 
chûdTøckî
 = 
cuºítTøckî
.
födChûd
–
«meAndLoˇti⁄
 ) ) {

10259 
as£π
–
chûdTøckî
 );

10260 
as£π
–
chûdTøckî
->
isGíî©‹Tøckî
() );

10261 
	gåackî
 = 
°d
::
°©ic_poöãr_ˇ°
<
Gíî©‹Tøckî
>–
chûdTøckî
 );

10264 
	gåackî
 = 
°d
::
make_sh¨ed
<
Gíî©‹Tøckî
>–
«meAndLoˇti⁄
, 
	g˘x
, &
	gcuºítTøckî
 );

10265 
	gcuºítTøckî
.
addChûd
–
åackî
 );

10268 if–!
	g˘x
.
com∂ëedCy˛e
(Ë&& !
	gåackî
->
isCom∂ëe
() ) {

10269 
	gåackî
->
›í
();

10272  *
	gåackî
;

10276 
boﬁ
 
isGíî©‹Tøckî
(Ëc⁄° 
	govîride
 {  
	gåue
; }

10277 autÿ
hasGíî©‹
(Ëc⁄° -> 
boﬁ
 
	govîride
 {

10278  !!
	gm_gíî©‹
;

10280 
˛o£
(Ë
	govîride
 {

10281 
	gTøckîBa£
::
˛o£
();

10283 i‡(
	gm_runSèã
 =
Com∂ëedSuc˚ssfuŒy
 && 
m_gíî©‹
->
√xt
()) {

10284 
m_chûdªn
.
˛ór
();

10285 
	gm_runSèã
 = 
Executög
;

10290 autÿ
gëGíî©‹
(Ëc⁄° -> 
Gíî©‹Ba£På
 c⁄°& 
	govîride
 {

10291  
	gm_gíî©‹
;

10293 
£tGíî©‹
–
Gíî©‹Ba£På
&& 
gíî©‹
 ) 
	govîride
 {

10294 
	gm_gíî©‹
 = 
°d
::
move
–
gíî©‹
 );

10297 
	gGíî©‹Tøckî
::~
Gíî©‹Tøckî
() {}

10300 
RunC⁄ãxt
::RunC⁄ãxt(
IC⁄figPå
 c⁄°& 
_c⁄fig
, 
ISåómögRï‹ãrPå
&& 
ªp‹ãr
)

10301 : 
m_runInfo
(
_c⁄fig
->
«me
()),

10302 
m_c⁄ãxt
(
gëCuºítMuèbÀC⁄ãxt
()),

10303 
m_c⁄fig
(
_c⁄fig
),

10304 
m_ªp‹ãr
(
°d
::
move
(
ªp‹ãr
)),

10305 
	gm_œ°As£πi⁄Info
{ 
SåögRef
(), 
Sour˚LöeInfo
("",0), SåögRef(), 
	gResu…Di•osôi⁄
::
N‹mÆ
 },

10306 
m_ö˛udeSuc˚ssfulResu…s
–
m_c⁄fig
->
ö˛udeSuc˚ssfulResu…s
(Ë|| 
m_ªp‹ãr
->
gëPª„ªn˚s
().
shouldRï‹tAŒAs£πi⁄s
 )

10308 
	gm_c⁄ãxt
.
£tRu¬î
(
this
);

10309 
	gm_c⁄ãxt
.
£tC⁄fig
(
m_c⁄fig
);

10310 
	gm_c⁄ãxt
.
£tResu…C≠tuª
(
this
);

10311 
	gm_ªp‹ãr
->
ã°RunSèπög
(
m_runInfo
);

10314 
	gRunC⁄ãxt
::~
RunC⁄ãxt
() {

10315 
m_ªp‹ãr
->
ã°RunEnded
(
Te°RunSèts
(
m_runInfo
, 
m_tŸÆs
, 
ab‹tög
()));

10318 
	gRunC⁄ãxt
::
ã°GroupSèπög
(
°d
::
°rög
 c⁄°& 
ã°S≥c
, std::
size_t
 
groupIndex
, std::size_à
groupsCou¡
) {

10319 
m_ªp‹ãr
->
ã°GroupSèπög
(
GroupInfo
(
ã°S≥c
, 
groupIndex
, 
groupsCou¡
));

10322 
	gRunC⁄ãxt
::
ã°GroupEnded
(
°d
::
°rög
 c⁄°& 
ã°S≥c
, 
TŸÆs
 c⁄°& 
tŸÆs
, std::
size_t
 
groupIndex
, std::size_à
groupsCou¡
) {

10323 
m_ªp‹ãr
->
ã°GroupEnded
(
Te°GroupSèts
(
GroupInfo
(
ã°S≥c
, 
groupIndex
, 
groupsCou¡
), 
tŸÆs
, 
ab‹tög
()));

10326 
TŸÆs
 
	gRunC⁄ãxt
::
runTe°
(
Te°Ca£
 c⁄°& 
ã°Ca£
) {

10327 
TŸÆs
 
¥evTŸÆs
 = 
m_tŸÆs
;

10329 
	g°d
::
°rög
 
ªdúe˘edCout
;

10330 
	g°d
::
°rög
 
ªdúe˘edCîr
;

10332 autÿc⁄°& 
	gã°Info
 = 
ã°Ca£
.
gëTe°Ca£Info
();

10334 
	gm_ªp‹ãr
->
ã°Ca£Sèπög
(
ã°Info
);

10336 
	gm_a˘iveTe°Ca£
 = &
ã°Ca£
;

10338 
	gITøckî
& 
	groŸTøckî
 = 
m_åackîC⁄ãxt
.
°¨tRun
();

10339 
as£π
(
roŸTøckî
.
isSe˘i⁄Tøckî
());

10340 
	g°©ic_ˇ°
<
	gSe˘i⁄Tøckî
&>(
	groŸTøckî
).
addInôülFûãrs
(
m_c⁄fig
->
gëSe˘i⁄sToRun
());

10342 
	gm_åackîC⁄ãxt
.
°¨tCy˛e
();

10343 
	gm_ã°Ca£Tøckî
 = &
Se˘i⁄Tøckî
::
acquúe
(
m_åackîC⁄ãxt
, 
Te°Ca£Tøckög
::
NameAndLoˇti⁄
(
ã°Info
.
«me
,Åe°Info.
löeInfo
));

10344 
runCuºítTe°
(
ªdúe˘edCout
, 
ªdúe˘edCîr
);

10345 } !
	gm_ã°Ca£Tøckî
->
isSuc˚ssfuŒyCom∂ëed
(Ë&& !
ab‹tög
());

10347 
TŸÆs
 
	gdñèTŸÆs
 = 
m_tŸÆs
.
dñè
(
¥evTŸÆs
);

10348 i‡(
	gã°Info
.
ex≥˘edToFaû
(Ë&& 
	gdñèTŸÆs
.
	gã°Ca£s
.
	g∑s£d
 > 0) {

10349 
	gdñèTŸÆs
.
	gas£πi⁄s
.
	gÁûed
++;

10350 
	gdñèTŸÆs
.
	gã°Ca£s
.
	g∑s£d
--;

10351 
	gdñèTŸÆs
.
	gã°Ca£s
.
	gÁûed
++;

10353 
	gm_tŸÆs
.
	gã°Ca£s
 +
dñèTŸÆs
.
ã°Ca£s
;

10354 
	gm_ªp‹ãr
->
ã°Ca£Ended
(
Te°Ca£Sèts
(
ã°Info
,

10355 
dñèTŸÆs
,

10356 
ªdúe˘edCout
,

10357 
ªdúe˘edCîr
,

10358 
ab‹tög
()));

10360 
	gm_a˘iveTe°Ca£
 = 
nuŒ±r
;

10361 
	gm_ã°Ca£Tøckî
 = 
nuŒ±r
;

10363  
	gdñèTŸÆs
;

10366 
IC⁄figPå
 
	gRunC⁄ãxt
::
c⁄fig
() const {

10367  
m_c⁄fig
;

10370 
	gISåómögRï‹ãr
& 
	gRunC⁄ãxt
::
ªp‹ãr
() const {

10371  *
m_ªp‹ãr
;

10374 
	gRunC⁄ãxt
::
as£πi⁄Ended
(
As£πi⁄Resu…
 c⁄° & 
ªsu…
) {

10375 i‡(
ªsu…
.
gëResu…Ty≥
(Ë=
Resu…Was
::
Ok
) {

10376 
m_tŸÆs
.
as£πi⁄s
.
∑s£d
++;

10377 
	gm_œ°As£πi⁄Pas£d
 = 
åue
;

10378 } i‡(!
	gªsu…
.
isOk
()) {

10379 
	gm_œ°As£πi⁄Pas£d
 = 
Ál£
;

10380 if–
	gm_a˘iveTe°Ca£
->
gëTe°Ca£Info
().
okToFaû
() )

10381 
	gm_tŸÆs
.
	gas£πi⁄s
.
	gÁûedButOk
++;

10383 
	gm_tŸÆs
.
	gas£πi⁄s
.
	gÁûed
++;

10386 
	gm_œ°As£πi⁄Pas£d
 = 
åue
;

10391 
	g°©ic_ˇ°
<>(
	gm_ªp‹ãr
->
as£πi⁄Ended
(
As£πi⁄Sèts
(
ªsu…
, 
m_mesßges
, 
m_tŸÆs
)));

10393 i‡(
	gªsu…
.
gëResu…Ty≥
(Ë!
Resu…Was
::
W¨nög
)

10394 
m_mesßgeSc›es
.
˛ór
();

10397 
ª£tAs£πi⁄Info
();

10398 
	gm_œ°Resu…
 = 
ªsu…
;

10400 
	gRunC⁄ãxt
::
ª£tAs£πi⁄Info
() {

10401 
m_œ°As£πi⁄Info
.
ma¸oName
 = 
SåögRef
();

10402 
	gm_œ°As£πi⁄Info
.
	gˇ±uªdEx¥essi⁄
 = "{Unknow¿ex¥essi⁄á·îÅhêªp‹ãdÜöe}"
_§
;

10405 
boﬁ
 
	gRunC⁄ãxt
::
£˘i⁄Sèπed
(
Se˘i⁄Info
 c⁄° & 
£˘i⁄Info
, 
Cou¡s
 & 
as£πi⁄s
) {

10406 
	gITøckî
& 
	g£˘i⁄Tøckî
 = 
Se˘i⁄Tøckî
::
acquúe
(
m_åackîC⁄ãxt
, 
Te°Ca£Tøckög
::
NameAndLoˇti⁄
(
£˘i⁄Info
.
«me
, se˘i⁄Info.
löeInfo
));

10407 i‡(!
	g£˘i⁄Tøckî
.
isO≥n
())

10408  
	gÁl£
;

10409 
	gm_a˘iveSe˘i⁄s
.
push_back
(&
£˘i⁄Tøckî
);

10411 
	gm_œ°As£πi⁄Info
.
	glöeInfo
 = 
£˘i⁄Info
.
löeInfo
;

10413 
	gm_ªp‹ãr
->
£˘i⁄Sèπög
(
£˘i⁄Info
);

10415 
	gas£πi⁄s
 = 
m_tŸÆs
.
as£πi⁄s
;

10417  
	gåue
;

10419 autÿ
	gRunC⁄ãxt
::
acquúeGíî©‹Tøckî
–
Sour˚LöeInfo
 c⁄°& 
löeInfo
 ) -> 
IGíî©‹Tøckî
& {

10420 
usög
 
«me•a˚
 
Gíî©‹s
;

10421 
	gGíî©‹Tøckî
& 
	gåackî
 = 
Gíî©‹Tøckî
::
acquúe
–
m_åackîC⁄ãxt
, 
Te°Ca£Tøckög
::
NameAndLoˇti⁄
–"gíî©‹", 
löeInfo
 ) );

10422 
as£π
–
åackî
.
isO≥n
() );

10423 
	gm_œ°As£πi⁄Info
.
	glöeInfo
 = 
löeInfo
;

10424  
	gåackî
;

10427 
boﬁ
 
	gRunC⁄ãxt
::
ã°F‹MissögAs£πi⁄s
(
Cou¡s
& 
as£πi⁄s
) {

10428 i‡(
as£πi⁄s
.
tŸÆ
() != 0)

10429  
Ál£
;

10430 i‡(!
	gm_c⁄fig
->
w¨nAboutMissögAs£πi⁄s
())

10431  
	gÁl£
;

10432 i‡(
	gm_åackîC⁄ãxt
.
cuºítTøckî
().
hasChûdªn
())

10433  
	gÁl£
;

10434 
	gm_tŸÆs
.
	gas£πi⁄s
.
	gÁûed
++;

10435 
	gas£πi⁄s
.
	gÁûed
++;

10436  
	gåue
;

10439 
	gRunC⁄ãxt
::
£˘i⁄Ended
(
Se˘i⁄EndInfo
 c⁄° & 
ídInfo
) {

10440 
Cou¡s
 
as£πi⁄s
 = 
m_tŸÆs
.as£πi⁄†- 
ídInfo
.
¥evAs£πi⁄s
;

10441 
boﬁ
 
	gmissögAs£πi⁄s
 = 
ã°F‹MissögAs£πi⁄s
(
as£πi⁄s
);

10443 i‡(!
	gm_a˘iveSe˘i⁄s
.
em±y
()) {

10444 
	gm_a˘iveSe˘i⁄s
.
back
()->
˛o£
();

10445 
	gm_a˘iveSe˘i⁄s
.
p›_back
();

10448 
	gm_ªp‹ãr
->
£˘i⁄Ended
(
Se˘i⁄Sèts
(
ídInfo
.
£˘i⁄Info
, 
as£πi⁄s
,ÉndInfo.
duøti⁄InSec⁄ds
, 
missögAs£πi⁄s
));

10449 
	gm_mesßges
.
˛ór
();

10450 
	gm_mesßgeSc›es
.
˛ór
();

10453 
	gRunC⁄ãxt
::
£˘i⁄EndedE¨ly
(
Se˘i⁄EndInfo
 c⁄° & 
ídInfo
) {

10454 i‡(
m_unföishedSe˘i⁄s
.
em±y
())

10455 
m_a˘iveSe˘i⁄s
.
back
()->
Áû
();

10457 
	gm_a˘iveSe˘i⁄s
.
back
()->
˛o£
();

10458 
	gm_a˘iveSe˘i⁄s
.
p›_back
();

10460 
	gm_unföishedSe˘i⁄s
.
push_back
(
ídInfo
);

10462 
	gRunC⁄ãxt
::
bíchm¨kSèπög
–
Bíchm¨kInfo
 c⁄°& 
öfo
 ) {

10463 
m_ªp‹ãr
->
bíchm¨kSèπög
–
öfo
 );

10465 
	gRunC⁄ãxt
::
bíchm¨kEnded
–
Bíchm¨kSèts
 c⁄°& 
°©s
 ) {

10466 
m_ªp‹ãr
->
bíchm¨kEnded
–
°©s
 );

10469 
	gRunC⁄ãxt
::
pushSc›edMesßge
(
MesßgeInfo
 c⁄° & 
mesßge
) {

10470 
m_mesßges
.
push_back
(
mesßge
);

10473 
	gRunC⁄ãxt
::
p›Sc›edMesßge
(
MesßgeInfo
 c⁄° & 
mesßge
) {

10474 
m_mesßges
.
îa£
(
°d
::
ªmove
(m_mesßges.
begö
(), m_mesßges.
íd
(), 
mesßge
), m_messages.end());

10477 
	gRunC⁄ãxt
::
em∂a˚Unsc›edMesßge
–
MesßgeBuûdî
 c⁄°& 
buûdî
 ) {

10478 
m_mesßgeSc›es
.
em∂a˚_back
–
buûdî
 );

10481 
	g°d
::
°rög
 
RunC⁄ãxt
::
gëCuºítTe°Name
() const {

10482  
m_a˘iveTe°Ca£


10483 ? 
m_a˘iveTe°Ca£
->
gëTe°Ca£Info
().
«me


10484 : 
°d
::
°rög
();

10487 c⁄° 
As£πi⁄Resu…
 * 
	gRunC⁄ãxt
::
gëLa°Resu…
() const {

10488  &(*
m_œ°Resu…
);

10491 
	gRunC⁄ãxt
::
ex˚±i⁄E¨lyRï‹ãd
() {

10492 
m_shouldRï‹tU√x≥˘ed
 = 
Ál£
;

10495 
	gRunC⁄ãxt
::
h™dÀF©ÆEº‹C⁄dôi⁄
–
SåögRef
 
mesßge
 ) {

10497 
m_ªp‹ãr
->
ÁèlEº‹Encou¡îed
(
mesßge
);

10501 
As£πi⁄Resu…D©a
 
ãmpResu…
–
Resu…Was
::
F©ÆEº‹C⁄dôi⁄
, { 
Ál£
 } );

10502 
	gãmpResu…
.
	gmesßge
 = 
mesßge
;

10503 
As£πi⁄Resu…
 
ªsu…
(
m_œ°As£πi⁄Info
, 
ãmpResu…
);

10505 
as£πi⁄Ended
(
ªsu…
);

10507 
h™dÀUnföishedSe˘i⁄s
();

10510 autÿc⁄°& 
	gã°Ca£Info
 = 
m_a˘iveTe°Ca£
->
gëTe°Ca£Info
();

10511 
Se˘i⁄Info
 
ã°Ca£Se˘i⁄
(
ã°Ca£Info
.
löeInfo
,Åe°Ca£Info.
«me
);

10513 
Cou¡s
 
	gas£πi⁄s
;

10514 
	gas£πi⁄s
.
	gÁûed
 = 1;

10515 
Se˘i⁄Sèts
 
ã°Ca£Se˘i⁄Sèts
(
ã°Ca£Se˘i⁄
, 
as£πi⁄s
, 0, 
Ál£
);

10516 
	gm_ªp‹ãr
->
£˘i⁄Ended
(
ã°Ca£Se˘i⁄Sèts
);

10518 autÿc⁄°& 
	gã°Info
 = 
m_a˘iveTe°Ca£
->
gëTe°Ca£Info
();

10520 
TŸÆs
 
	gdñèTŸÆs
;

10521 
	gdñèTŸÆs
.
	gã°Ca£s
.
	gÁûed
 = 1;

10522 
	gdñèTŸÆs
.
	gas£πi⁄s
.
	gÁûed
 = 1;

10523 
	gm_ªp‹ãr
->
ã°Ca£Ended
(
Te°Ca£Sèts
(
ã°Info
,

10524 
dñèTŸÆs
,

10525 
°d
::
°rög
(),

10526 
°d
::
°rög
(),

10527 
Ál£
));

10528 
	gm_tŸÆs
.
	gã°Ca£s
.
	gÁûed
++;

10529 
ã°GroupEnded
(
°d
::
°rög
(), 
m_tŸÆs
, 1, 1);

10530 
	gm_ªp‹ãr
->
ã°RunEnded
(
Te°RunSèts
(
m_runInfo
, 
m_tŸÆs
, 
Ál£
));

10533 
boﬁ
 
	gRunC⁄ãxt
::
œ°As£πi⁄Pas£d
() {

10534  
m_œ°As£πi⁄Pas£d
;

10537 
	gRunC⁄ãxt
::
as£πi⁄Pas£d
() {

10538 
m_œ°As£πi⁄Pas£d
 = 
åue
;

10539 ++
	gm_tŸÆs
.
	gas£πi⁄s
.
	g∑s£d
;

10540 
ª£tAs£πi⁄Info
();

10541 
	gm_mesßgeSc›es
.
˛ór
();

10544 
boﬁ
 
	gRunC⁄ãxt
::
ab‹tög
() const {

10545  
m_tŸÆs
.
as£πi⁄s
.
Áûed
 >
°©ic_ˇ°
<
°d
::
size_t
>(
m_c⁄fig
->
ab‹tA·î
());

10548 
	gRunC⁄ãxt
::
runCuºítTe°
(
°d
::
°rög
 & 
ªdúe˘edCout
, std::°rög & 
ªdúe˘edCîr
) {

10549 autÿc⁄°& 
ã°Ca£Info
 = 
m_a˘iveTe°Ca£
->
gëTe°Ca£Info
();

10550 
Se˘i⁄Info
 
ã°Ca£Se˘i⁄
(
ã°Ca£Info
.
löeInfo
,Åe°Ca£Info.
«me
);

10551 
	gm_ªp‹ãr
->
£˘i⁄Sèπög
(
ã°Ca£Se˘i⁄
);

10552 
Cou¡s
 
	g¥evAs£πi⁄s
 = 
m_tŸÆs
.
as£πi⁄s
;

10553 
	gduøti⁄
 = 0;

10554 
	gm_shouldRï‹tU√x≥˘ed
 = 
åue
;

10555 
	gm_œ°As£πi⁄Info
 = { "TEST_CASE"
_§
, 
ã°Ca£Info
.
löeInfo
, 
SåögRef
(), 
Resu…Di•osôi⁄
::
N‹mÆ
 };

10557 
£edRng
(*
m_c⁄fig
);

10559 
Timî
 
	gtimî
;

10560 
	gCATCH_TRY
 {

10561 i‡(
	gm_ªp‹ãr
->
gëPª„ªn˚s
().
	gshouldRedúe˘StdOut
) {

10562 #i‡!
deföed
(
CATCH_CONFIG_EXPERIMENTAL_REDIRECT
)

10563 
Redúe˘edSåóms
 
ªdúe˘edSåóms
(
ªdúe˘edCout
, 
ªdúe˘edCîr
);

10565 
	gtimî
.
°¨t
();

10566 
övokeA˘iveTe°Ca£
();

10568 
OuçutRedúe˘
 
r
(
ªdúe˘edCout
, 
ªdúe˘edCîr
);

10569 
	gtimî
.
°¨t
();

10570 
övokeA˘iveTe°Ca£
();

10573 
	gtimî
.
°¨t
();

10574 
övokeA˘iveTe°Ca£
();

10576 
	gduøti⁄
 = 
timî
.
gëEœp£dSec⁄ds
();

10577 } 
CATCH_CATCH_ANON
 (
Te°FaûuªEx˚±i⁄
&) {

10579 } 
	gCATCH_CATCH_ALL
 {

10582 if–
	gm_shouldRï‹tU√x≥˘ed
 ) {

10583 
As£πi⁄Ró˘i⁄
 
	gdummyRó˘i⁄
;

10584 
h™dÀU√x≥˘edInÊightEx˚±i⁄
–
m_œ°As£πi⁄Info
, 
å™¶©eA˘iveEx˚±i⁄
(), 
dummyRó˘i⁄
 );

10587 
Cou¡s
 
	gas£πi⁄s
 = 
m_tŸÆs
.
as£πi⁄s
 - 
¥evAs£πi⁄s
;

10588 
boﬁ
 
	gmissögAs£πi⁄s
 = 
ã°F‹MissögAs£πi⁄s
(
as£πi⁄s
);

10590 
	gm_ã°Ca£Tøckî
->
˛o£
();

10591 
h™dÀUnföishedSe˘i⁄s
();

10592 
	gm_mesßges
.
˛ór
();

10593 
	gm_mesßgeSc›es
.
˛ór
();

10595 
Se˘i⁄Sèts
 
ã°Ca£Se˘i⁄Sèts
(
ã°Ca£Se˘i⁄
, 
as£πi⁄s
, 
duøti⁄
, 
missögAs£πi⁄s
);

10596 
	gm_ªp‹ãr
->
£˘i⁄Ended
(
ã°Ca£Se˘i⁄Sèts
);

10599 
	gRunC⁄ãxt
::
övokeA˘iveTe°Ca£
() {

10600 
F©ÆC⁄dôi⁄H™dÀr
 
ÁèlC⁄dôi⁄H™dÀr
;

10601 
	gm_a˘iveTe°Ca£
->
övoke
();

10602 
	gÁèlC⁄dôi⁄H™dÀr
.
ª£t
();

10605 
	gRunC⁄ãxt
::
h™dÀUnföishedSe˘i⁄s
() {

10608 autÿ
ô
 = 
m_unföishedSe˘i⁄s
.
rbegö
(),

10609 
	gôEnd
 = 
m_unföishedSe˘i⁄s
.
ªnd
();

10610 
	gô
 !
ôEnd
;

10611 ++
	gô
)

10612 
£˘i⁄Ended
(*
ô
);

10613 
	gm_unföishedSe˘i⁄s
.
˛ór
();

10616 
	gRunC⁄ãxt
::
h™dÀEx¥
(

10617 
As£πi⁄Info
 c⁄°& 
öfo
,

10618 
ITønsõ¡Ex¥essi⁄
 c⁄°& 
ex¥
,

10619 
As£πi⁄Ró˘i⁄
& 
ªa˘i⁄


10621 
	gm_ªp‹ãr
->
as£πi⁄Sèπög
–
öfo
 );

10623 
boﬁ
 
	g√g©ed
 = 
isFÆ£Te°
–
öfo
.
ªsu…Di•osôi⁄
 );

10624 
boﬁ
 
	gªsu…
 = 
ex¥
.
gëResu…
(Ë!
√g©ed
;

10626 if–
	gªsu…
 ) {

10627 i‡(!
	gm_ö˛udeSuc˚ssfulResu…s
) {

10628 
as£πi⁄Pas£d
();

10631 
ªp‹tEx¥
(
öfo
, 
Resu…Was
::
Ok
, &
ex¥
, 
√g©ed
);

10635 
ªp‹tEx¥
(
öfo
, 
Resu…Was
::
Ex¥essi⁄Faûed
, &
ex¥
, 
√g©ed
 );

10636 
p›uœãRó˘i⁄
–
ªa˘i⁄
 );

10639 
	gRunC⁄ãxt
::
ªp‹tEx¥
(

10640 
As£πi⁄Info
 c⁄° &
öfo
,

10641 
Resu…Was
::
OfTy≥
 
ªsu…Ty≥
,

10642 
ITønsõ¡Ex¥essi⁄
 c⁄° *
ex¥
,

10643 
boﬁ
 
√g©ed
 ) {

10645 
	gm_œ°As£πi⁄Info
 = 
öfo
;

10646 
As£πi⁄Resu…D©a
 
d©a
–
ªsu…Ty≥
, 
LazyEx¥essi⁄
–
√g©ed
 ) );

10648 
As£πi⁄Resu…
 
	gas£πi⁄Resu…
{ 
	göfo
, 
	gd©a
 };

10649 
	gas£πi⁄Resu…
.
	gm_ªsu…D©a
.
	gœzyEx¥essi⁄
.
	gm_å™sõ¡Ex¥essi⁄
 = 
ex¥
;

10651 
as£πi⁄Ended
–
as£πi⁄Resu…
 );

10654 
	gRunC⁄ãxt
::
h™dÀMesßge
(

10655 
As£πi⁄Info
 c⁄°& 
öfo
,

10656 
Resu…Was
::
OfTy≥
 
ªsu…Ty≥
,

10657 
SåögRef
 c⁄°& 
mesßge
,

10658 
As£πi⁄Ró˘i⁄
& 
ªa˘i⁄


10660 
	gm_ªp‹ãr
->
as£πi⁄Sèπög
–
öfo
 );

10662 
	gm_œ°As£πi⁄Info
 = 
öfo
;

10664 
As£πi⁄Resu…D©a
 
d©a
–
ªsu…Ty≥
, 
LazyEx¥essi⁄
–
Ál£
 ) );

10665 
	gd©a
.
	gmesßge
 = 
mesßge
;

10666 
As£πi⁄Resu…
 
	gas£πi⁄Resu…
{ 
	gm_œ°As£πi⁄Info
, 
	gd©a
 };

10667 
as£πi⁄Ended
–
as£πi⁄Resu…
 );

10668 if–!
	gas£πi⁄Resu…
.
isOk
() )

10669 
p›uœãRó˘i⁄
–
ªa˘i⁄
 );

10671 
	gRunC⁄ãxt
::
h™dÀU√x≥˘edEx˚±i⁄NŸThrown
(

10672 
As£πi⁄Info
 c⁄°& 
öfo
,

10673 
As£πi⁄Ró˘i⁄
& 
ªa˘i⁄


10675 
h™dÀN⁄Ex¥
(
öfo
, 
C©ch
::
Resu…Was
::
Did¡ThrowEx˚±i⁄
, 
ªa˘i⁄
);

10678 
	gRunC⁄ãxt
::
h™dÀU√x≥˘edInÊightEx˚±i⁄
(

10679 
As£πi⁄Info
 c⁄°& 
öfo
,

10680 
°d
::
°rög
 c⁄°& 
mesßge
,

10681 
As£πi⁄Ró˘i⁄
& 
ªa˘i⁄


10683 
	gm_œ°As£πi⁄Info
 = 
öfo
;

10685 
As£πi⁄Resu…D©a
 
d©a
–
Resu…Was
::
ThªwEx˚±i⁄
, 
LazyEx¥essi⁄
–
Ál£
 ) );

10686 
	gd©a
.
	gmesßge
 = 
mesßge
;

10687 
As£πi⁄Resu…
 
	gas£πi⁄Resu…
{ 
	göfo
, 
	gd©a
 };

10688 
as£πi⁄Ended
–
as£πi⁄Resu…
 );

10689 
p›uœãRó˘i⁄
–
ªa˘i⁄
 );

10692 
	gRunC⁄ãxt
::
p›uœãRó˘i⁄
–
As£πi⁄Ró˘i⁄
& 
ªa˘i⁄
 ) {

10693 
ªa˘i⁄
.
shouldDebugBªak
 = 
m_c⁄fig
->shouldDebugBreak();

10694 
	gªa˘i⁄
.
	gshouldThrow
 = 
ab‹tög
(Ë|| (
m_œ°As£πi⁄Info
.
ªsu…Di•osôi⁄
 & 
Resu…Di•osôi⁄
::
N‹mÆ
);

10697 
	gRunC⁄ãxt
::
h™dÀIncom∂ëe
(

10698 
As£πi⁄Info
 c⁄°& 
öfo


10700 
m_œ°As£πi⁄Info
 = 
öfo
;

10702 
As£πi⁄Resu…D©a
 
d©a
–
Resu…Was
::
ThªwEx˚±i⁄
, 
LazyEx¥essi⁄
–
Ál£
 ) );

10703 
	gd©a
.
	gmesßge
 = "ExceptionÅranslation was disabled by CATCH_CONFIG_FAST_COMPILE";

10704 
As£πi⁄Resu…
 
	gas£πi⁄Resu…
{ 
	göfo
, 
	gd©a
 };

10705 
as£πi⁄Ended
–
as£πi⁄Resu…
 );

10707 
	gRunC⁄ãxt
::
h™dÀN⁄Ex¥
(

10708 
As£πi⁄Info
 c⁄° &
öfo
,

10709 
Resu…Was
::
OfTy≥
 
ªsu…Ty≥
,

10710 
As£πi⁄Ró˘i⁄
 &
ªa˘i⁄


10712 
	gm_œ°As£πi⁄Info
 = 
öfo
;

10714 
As£πi⁄Resu…D©a
 
d©a
–
ªsu…Ty≥
, 
LazyEx¥essi⁄
–
Ál£
 ) );

10715 
As£πi⁄Resu…
 
	gas£πi⁄Resu…
{ 
	göfo
, 
	gd©a
 };

10716 
as£πi⁄Ended
–
as£πi⁄Resu…
 );

10718 if–!
	gas£πi⁄Resu…
.
isOk
() )

10719 
p›uœãRó˘i⁄
–
ªa˘i⁄
 );

10722 
	gIResu…C≠tuª
& 
gëResu…C≠tuª
() {

10723 i‡◊uto* 
	gˇ±uª
 = 
gëCuºítC⁄ãxt
().
gëResu…C≠tuª
())

10724  *
ˇ±uª
;

10726 
CATCH_INTERNAL_ERROR
("NoÑesult capture instance");

10732 
«me•a˚
 
	gC©ch
 {

10734 
	gSe˘i⁄
::
Se˘i⁄
–
Se˘i⁄Info
 c⁄°& 
öfo
 )

10735 : 
m_öfo
–
öfo
 ),

10736 
m_£˘i⁄In˛uded
–
gëResu…C≠tuª
().
£˘i⁄Sèπed
–
m_öfo
, 
m_as£πi⁄s
 ) )

10738 
	gm_timî
.
°¨t
();

10741 
	gSe˘i⁄
::~
Se˘i⁄
() {

10742 if–
m_£˘i⁄In˛uded
 ) {

10743 
Se˘i⁄EndInfo
 
ídInfo
{ 
m_öfo
, 
	gm_as£πi⁄s
, 
	gm_timî
.
gëEœp£dSec⁄ds
() };

10744 if–
unˇught_ex˚±i⁄s
() )

10745 
gëResu…C≠tuª
().
£˘i⁄EndedE¨ly
–
ídInfo
 );

10747 
gëResu…C≠tuª
().
£˘i⁄Ended
–
ídInfo
 );

10752 
	gSe˘i⁄
::
›î©‹
 
boﬁ
() const {

10753  
m_£˘i⁄In˛uded
;

10760 
«me•a˚
 
	gC©ch
 {

10762 
	gSe˘i⁄Info
::
Se˘i⁄Info


10763 –
Sour˚LöeInfo
 c⁄°& 
_löeInfo
,

10764 
	g°d
::
°rög
 c⁄°& 
_«me
 )

10765 : 
«me
–
_«me
 ),

10766 
löeInfo
–
_löeInfo
 )

10775 
	~<mem‹y
>

10777 
«me•a˚
 
	gC©ch
 {

10779 ˛as†
	cSessi⁄
 : 
N⁄C›yabÀ
 {

10780 
public
:

10782 
Sessi⁄
();

10783 ~
Sessi⁄
(Ë
	govîride
;

10785 
showHñp
() const;

10786 
libIdítify
();

10788 
≠∂yComm™dLöe
–
¨gc
, c⁄° * c⁄° * 
¨gv
 );

10789 #i‡
deföed
(
CATCH_CONFIG_WCHAR
Ë&& deföed(
WIN32
Ë&& deföed(
UNICODE
)

10790 
≠∂yComm™dLöe
–
¨gc
, 
wch¨_t
 c⁄° * c⁄° * 
¨gv
 );

10793 
u£C⁄figD©a
–
C⁄figD©a
 c⁄°& 
c⁄figD©a
 );

10795 
	gãm∂©e
<
ty≥«me
 
	gCh¨T
>

10796 
run
(
¨gc
, 
Ch¨T
 c⁄° * c⁄° 
¨gv
[]) {

10797 i‡(
	gm_°¨tupEx˚±i⁄s
)

10799 
	gªtu∫Code
 = 
≠∂yComm™dLöe
(
¨gc
, 
¨gv
);

10800 i‡(
	gªtu∫Code
 == 0)

10801 
ªtu∫Code
 = 
run
();

10802  
	gªtu∫Code
;

10805 
run
();

10807 
	g˛¨a
::
P¨£r
 c⁄°& 
˛i
() const;

10808 
˛i
–
˛¨a
::
P¨£r
 c⁄°& 
√wP¨£r
 );

10809 
	gC⁄figD©a
& 
c⁄figD©a
();

10810 
	gC⁄fig
& 
c⁄fig
();

10811 
	g¥iv©e
:

10812 
runI¡î«l
();

10814 
	g˛¨a
::
P¨£r
 
m_˛i
;

10815 
C⁄figD©a
 
	gm_c⁄figD©a
;

10816 
	g°d
::
sh¨ed_±r
<
C⁄fig
> 
m_c⁄fig
;

10817 
boﬁ
 
	gm_°¨tupEx˚±i⁄s
 = 
Ál£
;

10825 
	~<iosfwd
>

10827 
«me•a˚
 
	gC©ch
 {

10830 
	sVîsi⁄
 {

10831 
Vîsi⁄
–Vîsi⁄ c⁄°& ) = 
dñëe
;

10832 
	gVîsi⁄
& 
	g›î©‹
=–
Vîsi⁄
 c⁄°& ) = 
dñëe
;

10833 
Vîsi⁄
–
_maj‹Vîsi⁄
,

10834 
_mö‹Vîsi⁄
,

10835 
_∑tchNumbî
,

10836 c⁄° * c⁄° 
_bønchName
,

10837 
_buûdNumbî
 );

10839 c⁄° 
	gmaj‹Vîsi⁄
;

10840 c⁄° 
	gmö‹Vîsi⁄
;

10841 c⁄° 
	g∑tchNumbî
;

10844 c⁄° * c⁄° 
	gbønchName
;

10845 c⁄° 
	gbuûdNumbî
;

10847 
‰õnd
 
	g°d
::
o°ªam
& 
›î©‹
 << ( 
°d
::o°ªam& 
os
, 
Vîsi⁄
 c⁄°& 
	gvîsi⁄
 );

10850 
Vîsi⁄
 c⁄°& 
libøryVîsi⁄
();

10854 
	~<c°dlib
>

10855 
	~<iom™ù
>

10857 
«me•a˚
 
	gC©ch
 {

10859 
	g«me•a˚
 {

10860 c⁄° 
	gMaxExôCode
 = 255;

10862 
ISåómögRï‹ãrPå
 
¸óãRï‹ãr
(
°d
::
°rög
 c⁄°& 
ªp‹ãrName
, 
IC⁄figPå
 c⁄°& 
c⁄fig
) {

10863 autÿ
	gªp‹ãr
 = 
C©ch
::
gëRegi°ryHub
().
gëRï‹ãrRegi°ry
().
¸óã
(
ªp‹ãrName
, 
c⁄fig
);

10864 
CATCH_ENFORCE
(
ªp‹ãr
, "Nÿªp‹ã∏ªgi°îed wôhÇame: '" << 
ªp‹ãrName
 << "'");

10866  
	gªp‹ãr
;

10869 
ISåómögRï‹ãrPå
 
makeRï‹ãr
(
°d
::
sh¨ed_±r
<
C⁄fig
> c⁄°& 
c⁄fig
) {

10870 i‡(
C©ch
::
gëRegi°ryHub
().
gëRï‹ãrRegi°ry
().
gëLi°íîs
().
em±y
()) {

10871  
¸óãRï‹ãr
(
c⁄fig
->
gëRï‹ãrName
(), config);

10879 autÿ
	gªt
 = 
°d
::
unique_±r
<
ISåómögRï‹ãr
>(
√w
 
Li°íögRï‹ãr
);

10880 auto& 
	gmu…i
 = 
°©ic_ˇ°
<
Li°íögRï‹ãr
&>(*
ªt
);

10881 autÿc⁄°& 
	gli°íîs
 = 
C©ch
::
gëRegi°ryHub
().
gëRï‹ãrRegi°ry
().
gëLi°íîs
();

10882 autÿc⁄°& 
	gli°íî
 : 
li°íîs
) {

10883 
mu…i
.
addLi°íî
(
li°íî
->
¸óã
(
C©ch
::
Rï‹ãrC⁄fig
(
c⁄fig
)));

10885 
	gmu…i
.
addRï‹ãr
(
¸óãRï‹ãr
(
c⁄fig
->
gëRï‹ãrName
(), config));

10886  
	gªt
;

10889 
	gC©ch
::
TŸÆs
 
runTe°s
(
°d
::
sh¨ed_±r
<
C⁄fig
> c⁄°& 
c⁄fig
) {

10890 autÿ
ªp‹ãr
 = 
makeRï‹ãr
(
c⁄fig
);

10892 
RunC⁄ãxt
 
c⁄ãxt
(
c⁄fig
, 
°d
::
move
(
ªp‹ãr
));

10894 
TŸÆs
 
	gtŸÆs
;

10896 
	gc⁄ãxt
.
ã°GroupSèπög
(
c⁄fig
->
«me
(), 1, 1);

10898 
Te°S≥c
 
	gã°S≥c
 = 
c⁄fig
->
ã°S≥c
();

10900 autÿc⁄°& 
	gÆlTe°Ca£s
 = 
gëAŒTe°Ca£sS‹ãd
(*
c⁄fig
);

10901 autÿc⁄°& 
	gã°Ca£
 : 
ÆlTe°Ca£s
) {

10902 i‡(!
c⁄ãxt
.
ab‹tög
(Ë&& 
m©chTe°
(
ã°Ca£
, 
ã°S≥c
, *
c⁄fig
))

10903 
	gtŸÆs
 +
c⁄ãxt
.
runTe°
(
ã°Ca£
);

10905 
	gc⁄ãxt
.
ªp‹ãr
().
skùTe°
(
ã°Ca£
);

10908 i‡(
	gc⁄fig
->
w¨nAboutNoTe°s
(Ë&& 
	gtŸÆs
.
	gã°Ca£s
.
tŸÆ
() == 0) {

10909 
ReußbÀSåögSåóm
 
ã°C⁄fig
;

10911 
boﬁ
 
	gfú°
 = 
åue
;

10912 c⁄°áuto& 
	göput
 : 
c⁄fig
->
gëTe°sOrTags
()) {

10913 i‡(!
fú°
Ë{ 
ã°C⁄fig
 << ' '; }

10914 
	gfú°
 = 
Ál£
;

10915 
	gã°C⁄fig
 << 
	göput
;

10918 
	gc⁄ãxt
.
ªp‹ãr
().
noM©chögTe°Ca£s
(
ã°C⁄fig
.
°r
());

10919 
	gtŸÆs
.
	gîr‹
 = -1;

10922 
	gc⁄ãxt
.
ã°GroupEnded
(
c⁄fig
->
«me
(), 
tŸÆs
, 1, 1);

10923  
	gtŸÆs
;

10926 
≠∂yFûíamesAsTags
(
C©ch
::
IC⁄fig
 c⁄°& 
c⁄fig
) {

10927 auto& 
ã°s
 = 
c⁄°_ˇ°
<
°d
::
ve˘‹
<
Te°Ca£
>&>(
gëAŒTe°Ca£sS‹ãd
(
c⁄fig
));

10928 auto& 
	gã°Ca£
 : 
ã°s
) {

10929 autÿ
ègs
 = 
ã°Ca£
.tags;

10931 
	g°d
::
°rög
 
fûíame
 = 
ã°Ca£
.
löeInfo
.
fûe
;

10932 autÿ
	gœ°Sœsh
 = 
fûíame
.
föd_œ°_of
("\\/");

10933 i‡(
	gœ°Sœsh
 !
°d
::
°rög
::
≈os
) {

10934 
fûíame
.
îa£
(0, 
œ°Sœsh
);

10935 
	gfûíame
[0] = '#';

10938 autÿ
	gœ°DŸ
 = 
fûíame
.
föd_œ°_of
('.');

10939 i‡(
	gœ°DŸ
 !
°d
::
°rög
::
≈os
) {

10940 
fûíame
.
îa£
(
œ°DŸ
);

10943 
	gègs
.
push_back
(
°d
::
move
(
fûíame
));

10944 
£tTags
(
ã°Ca£
, 
ègs
);

10950 
	gSessi⁄
::
Sessi⁄
() {

10951 
boﬁ
 
ÆªadyIn°™tüãd
 = 
Ál£
;

10952 if–
	gÆªadyIn°™tüãd
 ) {

10953 
	gCATCH_TRY
 { 
CATCH_INTERNAL_ERROR
( "Only one instance of Catch::Session canÉver be used" ); }

10954 
	gCATCH_CATCH_ALL
 { 
gëMuèbÀRegi°ryHub
().
ªgi°îSèπupEx˚±i⁄
(); }

10958 #i‡!
deföed
(
CATCH_CONFIG_DISABLE_EXCEPTIONS
)

10959 c⁄°áuto& 
	gex˚±i⁄s
 = 
gëRegi°ryHub
().
gëSèπupEx˚±i⁄Regi°ry
().
gëEx˚±i⁄s
();

10960 i‡–!
	gex˚±i⁄s
.
em±y
() ) {

10961 
	gm_°¨tupEx˚±i⁄s
 = 
åue
;

10962 
Cﬁour
 
cﬁourGu¨d
–Cﬁour::
Red
 );

10963 
	gC©ch
::
˚º
() << "Errors occurred during startup!" << '\n';

10965  c⁄°áuto& 
	gex_±r
 : 
ex˚±i⁄s
 ) {

10966 
åy
 {

10967 
°d
::
ªthrow_ex˚±i⁄
(
ex_±r
);

10968 } 
ˇtch
 ( 
°d
::
ex˚±i⁄
 c⁄°& 
ex
 ) {

10969 
C©ch
::
˚º
(Ë<< 
Cﬁumn
–
ex
.
wh©
(Ë).
ödít
(2) << '\n';

10975 
	gÆªadyIn°™tüãd
 = 
åue
;

10976 
	gm_˛i
 = 
makeComm™dLöeP¨£r
–
m_c⁄figD©a
 );

10978 
	gSessi⁄
::~
Sessi⁄
() {

10979 
C©ch
::
˛ónUp
();

10982 
	gSessi⁄
::
showHñp
() const {

10983 
C©ch
::
cout
()

10984 << "\nC©ch v" << 
libøryVîsi⁄
() << "\n"

10985 << 
m_˛i
 << 
°d
::
ídl


10986 << "F‹ m‹êdëaûed ußgê∂ó£ sìÅhê¥oje˘ docs\n" << 
°d
::
ídl
;

10988 
	gSessi⁄
::
libIdítify
() {

10989 
C©ch
::
cout
()

10990 << 
°d
::
À·
 << std::
£tw
(16) << "description: " << "A CatchÅestÉxecutable\n"

10991 << 
°d
::
À·
 << std::
£tw
(16) << "category: " << "testframework\n"

10992 << 
°d
::
À·
 << std::
£tw
(16) << "framework: " << "Catch Test\n"

10993 << 
°d
::
À·
 << std::
£tw
(16Ë<< "vîsi⁄: " << 
libøryVîsi⁄
(Ë<< std::
ídl
;

10996 
	gSessi⁄
::
≠∂yComm™dLöe
–
¨gc
, c⁄° * c⁄° * 
¨gv
 ) {

10997 if–
	gm_°¨tupEx˚±i⁄s
 )

11000 autÿ
	gªsu…
 = 
m_˛i
.
∑r£
–
˛¨a
::
Args
–
¨gc
, 
¨gv
 ) );

11001 if–!
	gªsu…
 ) {

11002 
c⁄fig
();

11003 
gëCuºítMuèbÀC⁄ãxt
().
£tC⁄fig
(
m_c⁄fig
);

11004 
	gC©ch
::
˚º
()

11005 << 
Cﬁour
–Cﬁour::
Red
 )

11007 << 
Cﬁumn
–
ªsu…
.
îr‹Mesßge
(Ë).
ödít
( 2 )

11009 
	gC©ch
::
˚º
(Ë<< "Ru¿wôh -? f‹ ußge\n" << 
°d
::
ídl
;

11010  
	gMaxExôCode
;

11013 if–
	gm_c⁄figD©a
.
	gshowHñp
 )

11014 
showHñp
();

11015 if–
	gm_c⁄figD©a
.
	glibIdítify
 )

11016 
libIdítify
();

11017 
	gm_c⁄fig
.
ª£t
();

11021 #i‡
deföed
(
CATCH_CONFIG_WCHAR
Ë&& deföed(
WIN32
Ë&& deföed(
UNICODE
)

11022 
	gSessi⁄
::
≠∂yComm™dLöe
–
¨gc
, 
wch¨_t
 c⁄° * c⁄° * 
¨gv
 ) {

11024 **
	gutf8Argv
 = 
√w
 *[ 
¨gc
 ];

11026  
	gi
 = 0; i < 
	g¨gc
; ++i ) {

11027 
	gbufSize
 = 
WideCh¨ToMu…iByã
–
CP_UTF8
, 0, 
¨gv
[
i
], -1, 
NULL
, 0, NULL, NULL );

11029 
	gutf8Argv
[ 
i
 ] = 
√w
 [ 
bufSize
 ];

11031 
WideCh¨ToMu…iByã
–
CP_UTF8
, 0, 
¨gv
[
i
], -1, 
utf8Argv
[i], 
bufSize
, 
NULL
, NULL );

11034 
	gªtu∫Code
 = 
≠∂yComm™dLöe
–
¨gc
, 
utf8Argv
 );

11036  
	gi
 = 0; i < 
	g¨gc
; ++i )

11037 
	gdñëe
 [] 
	gutf8Argv
[ 
i
 ];

11039 
	gdñëe
 [] 
	gutf8Argv
;

11041  
	gªtu∫Code
;

11045 
	gSessi⁄
::
u£C⁄figD©a
–
C⁄figD©a
 c⁄°& 
c⁄figD©a
 ) {

11046 
m_c⁄figD©a
 = 
c⁄figD©a
;

11047 
	gm_c⁄fig
.
ª£t
();

11050 
	gSessi⁄
::
run
() {

11051 if––
m_c⁄figD©a
.
waôF‹Key¥ess
 & 
WaôF‹Key¥ess
::
Bef‹eSèπ
 ) != 0 ) {

11052 
C©ch
::
cout
(Ë<< "...waôög f‹É¡î/Ñëu∫ bef‹ê°¨tög" << 
°d
::
ídl
;

11053 
	g°©ic_ˇ°
<>(
	g°d
::
gëch¨
());

11055 
	gexôCode
 = 
runI¡î«l
();

11056 if––
	gm_c⁄figD©a
.
	gwaôF‹Key¥ess
 & 
	gWaôF‹Key¥ess
::
Bef‹eExô
 ) != 0 ) {

11057 
C©ch
::
cout
(Ë<< "...waôög f‹É¡î/Ñëu∫ bef‹êexôög, wôh code: " << 
exôCode
 << 
°d
::
ídl
;

11058 
	g°©ic_ˇ°
<>(
	g°d
::
gëch¨
());

11060  
	gexôCode
;

11063 
	g˛¨a
::
P¨£r
 c⁄°& 
Sessi⁄
::
˛i
() const {

11064  
m_˛i
;

11066 
	gSessi⁄
::
˛i
–
˛¨a
::
P¨£r
 c⁄°& 
√wP¨£r
 ) {

11067 
m_˛i
 = 
√wP¨£r
;

11069 
	gC⁄figD©a
& 
	gSessi⁄
::
c⁄figD©a
() {

11070  
m_c⁄figD©a
;

11072 
	gC⁄fig
& 
	gSessi⁄
::
c⁄fig
() {

11073 if–!
m_c⁄fig
 )

11074 
m_c⁄fig
 = 
°d
::
make_sh¨ed
<
C⁄fig
>–
m_c⁄figD©a
 );

11075  *
	gm_c⁄fig
;

11078 
	gSessi⁄
::
runI¡î«l
() {

11079 if–
m_°¨tupEx˚±i⁄s
 )

11082 i‡(
	gm_c⁄figD©a
.
	gshowHñp
 || m_c⁄figD©a.
	glibIdítify
) {

11086 
	gCATCH_TRY
 {

11087 
c⁄fig
();

11089 
£edRng
–*
m_c⁄fig
 );

11091 if–
	gm_c⁄figD©a
.
	gfûíamesAsTags
 )

11092 
≠∂yFûíamesAsTags
–*
m_c⁄fig
 );

11095 if–
	gO±i⁄
<
	g°d
::
size_t
> 
li°ed
 = 
li°
–
m_c⁄fig
 ) )

11096  
°©ic_ˇ°
<>–*
li°ed
 );

11098 autÿ
	gtŸÆs
 = 
runTe°s
–
m_c⁄fig
 );

11102  (
	g°d
::
mö
Ë(
MaxExôCode
, (°d::
max
Ë(
tŸÆs
.
îr‹
, 
	g°©ic_ˇ°
<>(
	gtŸÆs
.
	gas£πi⁄s
.
	gÁûed
)));

11104 #i‡!
deföed
(
CATCH_CONFIG_DISABLE_EXCEPTIONS
)

11105 
ˇtch
–
°d
::
ex˚±i⁄
& 
ex
 ) {

11106 
C©ch
::
˚º
(Ë<< 
ex
.
wh©
(Ë<< 
°d
::
ídl
;

11107  
	gMaxExôCode
;

11116 
	~<ve˘‹
>

11118 
«me•a˚
 
	gC©ch
 {

11120 
	g«me•a˚
 {

11121 autÿ
gëSögÀt⁄s
(Ë-> 
	g°d
::
ve˘‹
<
ISögÀt⁄
*>*& {

11122 
°d
::
ve˘‹
<
ISögÀt⁄
*>* 
g_sögÀt⁄s
 = 
nuŒ±r
;

11123 if–!
	gg_sögÀt⁄s
 )

11124 
	gg_sögÀt⁄s
 = 
√w
 
°d
::
ve˘‹
<
ISögÀt⁄
*>();

11125  
	gg_sögÀt⁄s
;

11129 
	gISögÀt⁄
::~
ISögÀt⁄
() {}

11131 
addSögÀt⁄
(
ISögÀt⁄
* 
sögÀt⁄
 ) {

11132 
gëSögÀt⁄s
()->
push_back
–
sögÀt⁄
 );

11134 
˛ónupSögÀt⁄s
() {

11135 auto& 
	gsögÀt⁄s
 = 
gëSögÀt⁄s
();

11136 áutÿ
	gsögÀt⁄
 : *
sögÀt⁄s
 )

11137 
dñëe
 
sögÀt⁄
;

11138 
dñëe
 
	gsögÀt⁄s
;

11139 
	gsögÀt⁄s
 = 
nuŒ±r
;

11146 
«me•a˚
 
	gC©ch
 {

11147 
	gSèπupEx˚±i⁄Regi°ry
::
add
–
°d
::
ex˚±i⁄_±r
 c⁄°& 
ex˚±i⁄
 ) 
n€x˚±
 {

11148 
CATCH_TRY
 {

11149 
m_ex˚±i⁄s
.
push_back
(
ex˚±i⁄
);

11150 } 
	gCATCH_CATCH_ALL
 {

11152 
	g°d
::
ãrmö©e
();

11156 
	g°d
::
ve˘‹
<
°d
::
ex˚±i⁄_±r
> c⁄°& 
SèπupEx˚±i⁄Regi°ry
::
gëEx˚±i⁄s
(Ëc⁄° 
n€x˚±
 {

11157  
m_ex˚±i⁄s
;

11164 
	~<c°dio
>

11165 
	~<io°ªam
>

11166 
	~<f°ªam
>

11167 
	~<s°ªam
>

11168 
	~<ve˘‹
>

11169 
	~<mem‹y
>

11171 
«me•a˚
 
	gC©ch
 {

11173 
	gC©ch
::
ISåóm
::~IStream() = ;

11175 
«me•a˚
 
	gdëaû
 { 
	g«me•a˚
 {

11176 
	gãm∂©e
<
ty≥«me
 
	gWrôîF
, 
	g°d
::
size_t
 
buf„rSize
=256>

11177 ˛as†
	cSåómBufIm∂
 : 
public
 
°d
::
°ªambuf
 {

11178 
d©a
[
buf„rSize
];

11179 
WrôîF
 
	gm_wrôî
;

11181 
	gpublic
:

11182 
SåómBufIm∂
() {

11183 
£ç
–
d©a
, data + (data) );

11186 ~
SåómBufIm∂
(Ë
	gn€x˚±
 {

11187 
	gSåómBufIm∂
::
sync
();

11190 
	g¥iv©e
:

11191 
ovîÊow
–
c
 ) 
ovîride
 {

11192 
sync
();

11194 if–
	gc
 !
EOF
 ) {

11195 if–
pba£
(Ë=
ï±r
() )

11196 
m_wrôî
–
°d
::
°rög
–1, 
°©ic_ˇ°
<>–
c
 ) ) );

11198 
•utc
–
°©ic_ˇ°
<>–
c
 ) );

11203 
sync
(Ë
	govîride
 {

11204 if–
pba£
(Ë!
µå
() ) {

11205 
m_wrôî
–
°d
::
°rög
–
pba£
(), 
°©ic_ˇ°
<°d::°rög::
size_ty≥
>–
µå
() -Öbase() ) ) );

11206 
£ç
–
pba£
(), 
ï±r
() );

11214 
	sOuçutDebugWrôî
 {

11216 
›î©‹
()–
	g°d
::
°rög
 c⁄°&
°r
 ) {

11217 
wrôeToDebugC⁄sﬁe
–
°r
 );

11223 ˛as†
	cFûeSåóm
 : 
public
 
ISåóm
 {

11224 
muèbÀ
 
°d
::
of°ªam
 
m_ofs
;

11225 
	gpublic
:

11226 
FûeSåóm
–
SåögRef
 
fûíame
 ) {

11227 
m_ofs
.
›í
–
fûíame
.
c_°r
() );

11228 
CATCH_ENFORCE
–!
m_ofs
.
Áû
(), "U«bÀÅÿ›í fûe: '" << 
fûíame
 << "'" );

11230 ~
FûeSåóm
(Ë
	govîride
 = ;

11231 
	gpublic
:

11232 
°d
::
o°ªam
& 
°ªam
(Ëc⁄° 
ovîride
 {

11233  
m_ofs
;

11239 ˛as†
	cCoutSåóm
 : 
public
 
ISåóm
 {

11240 
muèbÀ
 
°d
::
o°ªam
 
m_os
;

11241 
	gpublic
:

11244 
CoutSåóm
(Ë: 
m_os
–
C©ch
::
cout
().
rdbuf
() ) {}

11245 ~
CoutSåóm
(Ë
ovîride
 = ;

11247 
	gpublic
:

11248 
°d
::
o°ªam
& 
°ªam
(Ëc⁄° 
ovîride
 {  
m_os
; }

11253 ˛as†
	cDebugOutSåóm
 : 
public
 
ISåóm
 {

11254 
°d
::
unique_±r
<
SåómBufIm∂
<
OuçutDebugWrôî
>> 
m_°ªamBuf
;

11255 
muèbÀ
 
	g°d
::
o°ªam
 
m_os
;

11256 
	gpublic
:

11257 
DebugOutSåóm
()

11258 : 
m_°ªamBuf
–
√w
 
SåómBufIm∂
<
OuçutDebugWrôî
>() ),

11259 
m_os
–
m_°ªamBuf
.
gë
() )

11262 ~
DebugOutSåóm
(Ë
	govîride
 = ;

11264 
	gpublic
:

11265 
°d
::
o°ªam
& 
°ªam
(Ëc⁄° 
ovîride
 {  
m_os
; }

11272 autÿ
makeSåóm
–
SåögRef
 c⁄° &
fûíame
 ) -> 
ISåóm
 const* {

11273 if–
	gfûíame
.
em±y
() )

11274  
√w
 
	gdëaû
::
CoutSåóm
();

11275 if–
	gfûíame
[0] == '%' ) {

11276 if–
fûíame
 == "%debug" )

11277  
√w
 
dëaû
::
DebugOutSåóm
();

11279 
CATCH_ERROR
–"Uƒecogni£d såóm: '" << 
fûíame
 << "'" );

11282  
√w
 
	gdëaû
::
FûeSåóm
–
fûíame
 );

11286 
	sSåögSåóms
 {

11287 
	g°d
::
ve˘‹
<
°d
::
unique_±r
<°d::
o°rög°ªam
>> 
m_°ªams
;

11288 
	g°d
::
ve˘‹
<
°d
::
size_t
> 
m_unu£d
;

11289 
	g°d
::
o°rög°ªam
 
m_ª„ªn˚Såóm
;

11291 autÿ
add
(Ë-> 
	g°d
::
size_t
 {

11292 if–
m_unu£d
.
em±y
() ) {

11293 
m_°ªams
.
push_back
–
°d
::
unique_±r
<°d::
o°rög°ªam
>–
√w
 std::ostringstream ) );

11294  
	gm_°ªams
.
size
()-1;

11297 autÿ
	gödex
 = 
m_unu£d
.
back
();

11298 
	gm_unu£d
.
p›_back
();

11299  
	gödex
;

11303 
ªÀa£
–
°d
::
size_t
 
ödex
 ) {

11304 
m_°ªams
[
ödex
]->
c›yfmt
–
m_ª„ªn˚Såóm
 );

11305 
	gm_unu£d
.
push_back
(
ödex
);

11309 
	gReußbÀSåögSåóm
::
	$ReußbÀSåögSåóm
()

11310 : 
	`m_ödex
–
SögÀt⁄
<
SåögSåóms
>::
	`gëMuèbÀ
().
	`add
() ),

11311 
	`m_oss
–
SögÀt⁄
<
SåögSåóms
>::
	`gëMuèbÀ
().
m_°ªams
[
m_ödex
].
	$gë
() )

11312 {
	}
}

11314 
ReußbÀSåögSåóm
::~
	$ReußbÀSåögSåóm
() {

11315 
°©ic_ˇ°
<
°d
::
o°rög°ªam
*>–
m_oss
 )->
	`°r
("");

11316 
m_oss
->
	`˛ór
();

11317 
SögÀt⁄
<
SåögSåóms
>::
	`gëMuèbÀ
().
	`ªÀa£
–
m_ödex
 );

11318 
	}
}

11320 autÿ
	gReußbÀSåögSåóm
::
	$°r
(Ëc⁄° -> 
°d
::
°rög
 {

11321  
°©ic_ˇ°
<
°d
::
o°rög°ªam
*>–
m_oss
 )->
	`°r
();

11322 
	}
}

11326 #i‚de‡
CATCH_CONFIG_NOSTDOUT


11327 
	g°d
::
o°ªam
& 
	$cout
(Ë{  
°d
::
cout
; 
	}
}

11328 
	g°d
::
o°ªam
& 
	$˚º
(Ë{  
°d
::
˚º
; 
	}
}

11329 
	g°d
::
o°ªam
& 
	$˛og
(Ë{  
°d
::
˛og
; 
	}
}

11335 
	~<Æg‹ôhm
>

11336 
	~<o°ªam
>

11337 
	~<c°rög
>

11338 
	~<c˘y≥
>

11340 
«me•a˚
 
	gC©ch
 {

11342 
	g«me•a˚
 {

11343 
toLowîCh
(
c
) {

11344  
	g°©ic_ˇ°
<>–
	g°d
::
tﬁowî
–
c
 ) );

11348 
boﬁ
 
°¨tsWôh
–
°d
::
°rög
 c⁄°& 
s
, std::°rög c⁄°& 
¥efix
 ) {

11349  
s
.
size
(Ë>
¥efix
.size(Ë&& 
°d
::
equÆ
’ªfix.
begö
(),Öªfix.
íd
(), s.begin());

11351 
boﬁ
 
°¨tsWôh
–
°d
::
°rög
 c⁄°& 
s
, 
¥efix
 ) {

11352  !
	gs
.
em±y
(Ë&& s[0] =
¥efix
;

11354 
boﬁ
 
ídsWôh
–
°d
::
°rög
 c⁄°& 
s
, std::°rög c⁄°& 
suffix
 ) {

11355  
s
.
size
(Ë>
suffix
.size(Ë&& 
°d
::
equÆ
(suffix.
rbegö
(), suffix.
ªnd
(), s.rbegin());

11357 
boﬁ
 
ídsWôh
–
°d
::
°rög
 c⁄°& 
s
, 
suffix
 ) {

11358  !
	gs
.
em±y
(Ë&& s[
s
.
size
()-1] =
suffix
;

11360 
boﬁ
 
c⁄èös
–
°d
::
°rög
 c⁄°& 
s
, std::°rög c⁄°& 
öfix
 ) {

11361  
s
.
föd
–
öfix
 ) !
°d
::
°rög
::
≈os
;

11363 
toLowîInPœ˚
–
°d
::
°rög
& 
s
 ) {

11364 
°d
::
å™sf‹m
–
s
.
begö
(), s.
íd
(), s.begö(), 
toLowîCh
 );

11366 
	g°d
::
°rög
 
toLowî
–
°d
::°rög c⁄°& 
s
 ) {

11367 
°d
::
°rög
 
lc
 = 
s
;

11368 
toLowîInPœ˚
–
lc
 );

11369  
	glc
;

11371 
	g°d
::
°rög
 
åim
–
°d
::°rög c⁄°& 
°r
 ) {

11372 c⁄°* 
whôe•a˚Ch¨s
 = "\n\r\t ";

11373 
	g°d
::
°rög
::
size_ty≥
 
°¨t
 = 
°r
.
föd_fú°_nŸ_of
–
whôe•a˚Ch¨s
 );

11374 
	g°d
::
°rög
::
size_ty≥
 
íd
 = 
°r
.
föd_œ°_nŸ_of
–
whôe•a˚Ch¨s
 );

11376  
	g°¨t
 !
°d
::
°rög
::
≈os
 ? 
°r
.
sub°r
–
°¨t
, 1+
íd
-start ) : std::string();

11379 
boﬁ
 
ª∂a˚InPœ˚
–
°d
::
°rög
& 
°r
, std::°rög c⁄°& 
ª∂a˚This
, std::°rög c⁄°& 
wôhThis
 ) {

11380 
boﬁ
 
ª∂a˚d
 = 
Ál£
;

11381 
	g°d
::
size_t
 
i
 = 
°r
.
föd
–
ª∂a˚This
 );

11382  
	gi
 !
°d
::
°rög
::
≈os
 ) {

11383 
ª∂a˚d
 = 
åue
;

11384 
	g°r
 = 
°r
.
sub°r
–0, 
i
 ) + 
	gwôhThis
 + så.sub°r–i+
ª∂a˚This
.
size
() );

11385 if–
	gi
 < 
	g°r
.
size
()-
	gwôhThis
.size() )

11386 
	gi
 = 
°r
.
föd
–
ª∂a˚This
, 
i
+
wôhThis
.
size
() );

11388 
	gi
 = 
°d
::
°rög
::
≈os
;

11390  
	gª∂a˚d
;

11393 
	g∂uøli£
::
∂uøli£
–
°d
::
size_t
 
cou¡
, std::
°rög
 c⁄°& 
œbñ
 )

11394 : 
m_cou¡
–
cou¡
 ),

11395 
m_œbñ
–
œbñ
 )

11398 
	g°d
::
o°ªam
& 
›î©‹
 << ( 
°d
::o°ªam& 
os
, 
∂uøli£
 c⁄°& 
	g∂uøli£r
 ) {

11399 
	gos
 << 
	g∂uøli£r
.
	gm_cou¡
 << ' ' <<Öluøli£r.
	gm_œbñ
;

11400 if–
	g∂uøli£r
.
	gm_cou¡
 != 1 )

11401 
os
 << 's';

11402  
	gos
;

11409 #i‡
deföed
(
__˛™g__
)

11410 #¥agm®
˛™g
 
dügno°ic
 
push


11411 #¥agm®
˛™g
 
dügno°ic
 
ign‹ed
 "-Wexit-time-destructors"

11414 
	~<o°ªam
>

11415 
	~<c°rög
>

11416 
	~<c°döt
>

11418 
	g«me•a˚
 {

11419 c⁄° 
uöt32_t
 
	gbyã_2_Àad
 = 0xC0;

11420 c⁄° 
uöt32_t
 
	gbyã_3_Àad
 = 0xE0;

11421 c⁄° 
uöt32_t
 
	gbyã_4_Àad
 = 0xF0;

11424 
«me•a˚
 
	gC©ch
 {

11425 
	gSåögRef
::
SåögRef
–c⁄°* 
øwCh¨s
 ) 
n€x˚±


11426 : 
SåögRef
–
øwCh¨s
, 
°©ic_ˇ°
<SåögRef::
size_ty≥
>(
°d
::
°æí
(rawChars) ) )

11429 
SåögRef
::
›î©‹
 
°d
::
°rög
() const {

11430  
°d
::
°rög
–
m_°¨t
, 
m_size
 );

11433 
	gSåögRef
::
sw≠
–
SåögRef
& 
Ÿhî
 ) 
n€x˚±
 {

11434 
°d
::
sw≠
–
m_°¨t
, 
Ÿhî
.m_start );

11435 
	g°d
::
sw≠
–
m_size
, 
Ÿhî
.m_size );

11436 
	g°d
::
sw≠
–
m_d©a
, 
Ÿhî
.m_data );

11439 autÿ
	gSåögRef
::
c_°r
() const -> const* {

11440 if–
isSub°rög
() )

11441 
c⁄°_ˇ°
<
SåögRef
*>–
this
 )->
èkeOw√rshù
();

11442  
	gm_°¨t
;

11444 autÿ
	gSåögRef
::
cuºítD©a
(Ëc⁄° 
n€x˚±
 -> const* {

11445  
m_°¨t
;

11448 autÿ
	gSåögRef
::
isOw√d
(Ëc⁄° 
n€x˚±
 -> 
boﬁ
 {

11449  
m_d©a
 !
nuŒ±r
;

11451 autÿ
	gSåögRef
::
isSub°rög
(Ëc⁄° 
n€x˚±
 -> 
boﬁ
 {

11452  
m_°¨t
[
m_size
] != '\0';

11455 
	gSåögRef
::
èkeOw√rshù
() {

11456 if–!
isOw√d
() ) {

11457 
m_d©a
 = 
√w
 [
m_size
+1];

11458 
mem˝y
–
m_d©a
, 
m_°¨t
, 
m_size
 );

11459 
	gm_d©a
[
m_size
] = '\0';

11460 
	gm_°¨t
 = 
m_d©a
;

11463 autÿ
	gSåögRef
::
sub°r
–
size_ty≥
 
°¨t
, size_ty≥ 
size
 ) c⁄° 
	gn€x˚±
 -> StringRef {

11464 if–
	g°¨t
 < 
	gm_size
 )

11465  
SåögRef
–
m_°¨t
+
°¨t
, 
size
 );

11467  
SåögRef
();

11469 autÿ
	gSåögRef
::
›î©‹
 =–
SåögRef
 c⁄°& 
Ÿhî
 ) c⁄° 
n€x˚±
 -> 
boﬁ
 {

11471 
size
(Ë=
Ÿhî
.size() &&

11472 (
°d
::
°∫cmp
–
m_°¨t
, 
Ÿhî
.m_°¨t, 
size
() ) == 0);

11474 autÿ
	gSåögRef
::
›î©‹
 !–
SåögRef
 c⁄°& 
Ÿhî
 ) c⁄° 
n€x˚±
 -> 
boﬁ
 {

11475  !
›î©‹
==–
Ÿhî
 );

11478 autÿ
	gSåögRef
::
›î©‹
[](
size_ty≥
 
ödex
Ëc⁄° 
n€x˚±
 -> {

11479  
m_°¨t
[
ödex
];

11482 autÿ
	gSåögRef
::
numbîOfCh¨a˘îs
(Ëc⁄° 
n€x˚±
 -> 
size_ty≥
 {

11483 
size_ty≥
 
noCh¨s
 = 
m_size
;

11485  
size_ty≥
 
	gi
=0; i < 
	gm_size
; ++i ) {

11486 
	gc
 = 
m_°¨t
[
i
];

11487 if––
	gc
 & 
	gbyã_2_Àad
 ) =
byã_2_Àad
 ) {

11488 
noCh¨s
--;

11489 i‡(–
	gc
 & 
	gbyã_3_Àad
 ) =
byã_3_Àad
 )

11490 
noCh¨s
--;

11491 if––
	gc
 & 
	gbyã_4_Àad
 ) =
byã_4_Àad
 )

11492 
noCh¨s
--;

11495  
	gnoCh¨s
;

11498 autÿ
	g›î©‹
 + ( 
SåögRef
 c⁄°& 
	glhs
, SåögRe‡c⁄°& 
	grhs
 ) -> 
	g°d
::
°rög
 {

11499 
°d
::
°rög
 
°r
;

11500 
	g°r
.
ª£rve
–
lhs
.
size
(Ë+ 
rhs
.size() );

11501 
	g°r
 +
lhs
;

11502 
	g°r
 +
rhs
;

11503  
	g°r
;

11505 autÿ
	g›î©‹
 + ( 
SåögRef
 c⁄°& 
	glhs
, c⁄° * 
	grhs
 ) -> 
	g°d
::
°rög
 {

11506  
°d
::
°rög
–
lhs
 ) + std::°rög–
rhs
 );

11508 autÿ
	g›î©‹
 + ( c⁄°* 
	glhs
, 
SåögRef
 c⁄°& 
	grhs
 ) -> 
	g°d
::
°rög
 {

11509  
°d
::
°rög
–
lhs
 ) + std::°rög–
rhs
 );

11512 autÿ
	g›î©‹
 << ( 
	g°d
::
o°ªam
& 
os
, 
SåögRef
 c⁄°& 
	g°r
 ) -> std::ostream& {

11513  
os
.
wrôe
(
°r
.
cuºítD©a
(), så.
size
());

11516 autÿ
	g›î©‹
+=–
°d
::
°rög
& 
lhs
, 
SåögRef
 c⁄°& 
	grhs
 ) -> 
	g°d
::string& {

11517 
lhs
.
≠≥nd
(
rhs
.
cuºítD©a
(),Ñhs.
size
());

11518  
	glhs
;

11523 #i‡
deföed
(
__˛™g__
)

11524 #¥agm®
˛™g
 
dügno°ic
 
p›


11529 
«me•a˚
 
	gC©ch
 {

11530 
	gTagAlüs
::
TagAlüs
(
°d
::
°rög
 c⁄° & 
_èg
, 
Sour˚LöeInfo
 
_löeInfo
): 
èg
(_èg), 
löeInfo
(_lineInfo) {}

11535 
«me•a˚
 
	gC©ch
 {

11537 
	gRegi°ørF‹TagAlü£s
::
Regi°ørF‹TagAlü£s
(c⁄°* 
Æüs
, c⁄°* 
èg
, 
Sour˚LöeInfo
 c⁄°& 
löeInfo
) {

11538 
	gCATCH_TRY
 {

11539 
gëMuèbÀRegi°ryHub
().
ªgi°îTagAlüs
(
Æüs
, 
èg
, 
löeInfo
);

11540 } 
	gCATCH_CATCH_ALL
 {

11542 
gëMuèbÀRegi°ryHub
().
ªgi°îSèπupEx˚±i⁄
();

11550 
	~<s°ªam
>

11552 
«me•a˚
 
	gC©ch
 {

11554 
	gTagAlüsRegi°ry
::~
TagAlüsRegi°ry
() {}

11556 
TagAlüs
 c⁄°* 
TagAlüsRegi°ry
::
föd
–
°d
::
°rög
 c⁄°& 
Æüs
 ) const {

11557 autÿ
ô
 = 
m_ªgi°ry
.
föd
–
Æüs
 );

11558 if–
	gô
 !
m_ªgi°ry
.
íd
() )

11559  &(
ô
->
£c⁄d
);

11561  
	gnuŒ±r
;

11564 
	g°d
::
°rög
 
TagAlüsRegi°ry
::
ex∑ndAlü£s
–
°d
::°rög c⁄°& 
u√x∑ndedTe°S≥c
 ) const {

11565 
°d
::
°rög
 
ex∑ndedTe°S≥c
 = 
u√x∑ndedTe°S≥c
;

11566 áutÿc⁄°& 
	gªgi°ryKvp
 : 
m_ªgi°ry
 ) {

11567 
°d
::
size_t
 
pos
 = 
ex∑ndedTe°S≥c
.
föd
–
ªgi°ryKvp
.
fú°
 );

11568 if–
	gpos
 !
°d
::
°rög
::
≈os
 ) {

11569 
ex∑ndedTe°S≥c
 =Éx∑ndedTe°S≥c.
sub°r
–0, 
pos
 ) +

11570 
	gªgi°ryKvp
.
	g£c⁄d
.
	gèg
 +

11571 
	gex∑ndedTe°S≥c
.
sub°r
–
pos
 + 
ªgi°ryKvp
.
fú°
.
size
() );

11574  
	gex∑ndedTe°S≥c
;

11577 
	gTagAlüsRegi°ry
::
add
–
°d
::
°rög
 c⁄°& 
Æüs
, std::°rög c⁄°& 
èg
, 
Sour˚LöeInfo
 c⁄°& 
löeInfo
 ) {

11578 
CATCH_ENFORCE
–
°¨tsWôh
(
Æüs
, "[@"Ë&& 
ídsWôh
(alias, ']'),

11579 "îr‹:Åagálüs, '" << 
Æüs
 << "' i†nŸ o‡thêf‹m [@Æü†«me].\n" << 
löeInfo
 );

11581 
CATCH_ENFORCE
–
m_ªgi°ry
.
ö£π
(
°d
::
make_∑ú
(
Æüs
, 
TagAlüs
(
èg
, 
löeInfo
))).
£c⁄d
,

11582 "îr‹:Åagálüs, '" << 
Æüs
 << "'álreadyÑegistered.\n"

11583 << "\tFú° sì¿©: " << 
föd
(
Æüs
)->
löeInfo
 << "\n"

11584 << "\tRedeföedát: " << 
löeInfo
 );

11587 
	gITagAlüsRegi°ry
::~
ITagAlüsRegi°ry
() {}

11589 
ITagAlüsRegi°ry
 c⁄°& ITagAlüsRegi°ry::
gë
() {

11590  
gëRegi°ryHub
().
gëTagAlüsRegi°ry
();

11597 
	~<c˘y≥
>

11598 
	~<ex˚±i⁄
>

11599 
	~<Æg‹ôhm
>

11600 
	~<s°ªam
>

11602 
«me•a˚
 
	gC©ch
 {

11604 
	g«me•a˚
 {

11605 
	gTe°Ca£Info
::
S≥cülPr›îtõs
 
∑r£S≥cülTag
–
°d
::
°rög
 c⁄°& 
èg
 ) {

11606 if–
°¨tsWôh
–
èg
, '.' ) ||

11607 
	gèg
 == "!hide" )

11608  
Te°Ca£Info
::
IsHiddí
;

11609 if–
	gèg
 == "!throws" )

11610  
Te°Ca£Info
::
Throws
;

11611 if–
	gèg
 == "!shouldfail" )

11612  
Te°Ca£Info
::
ShouldFaû
;

11613 if–
	gèg
 == "!mayfail" )

11614  
Te°Ca£Info
::
MayFaû
;

11615 if–
	gèg
 == "!nonportable" )

11616  
Te°Ca£Info
::
N⁄P‹èbÀ
;

11617 if–
	gèg
 == "!benchmark" )

11618  
°©ic_ˇ°
<
Te°Ca£Info
::
S≥cülPr›îtõs
>–Te°Ca£Info::
Bíchm¨k
 | Te°Ca£Info::
IsHiddí
 );

11620  
	gTe°Ca£Info
::
N⁄e
;

11622 
boﬁ
 
isRe£rvedTag
–
°d
::
°rög
 c⁄°& 
èg
 ) {

11623  
∑r£S≥cülTag
–
èg
 ) =
Te°Ca£Info
::
N⁄e
 &&Åag.
size
(Ë> 0 && !
°d
::
iß um
–
°©ic_ˇ°
<>(tag[0]) );

11625 
íf‹˚NŸRe£rvedTag
–
°d
::
°rög
 c⁄°& 
èg
, 
Sour˚LöeInfo
 c⁄°& 
_löeInfo
 ) {

11626 
CATCH_ENFORCE
–!
isRe£rvedTag
(
èg
),

11627 "TagÇame: [" << 
èg
 << "] isÇotállowed.\n"

11629 << 
_löeInfo
 );

11633 
Te°Ca£
 
makeTe°Ca£
–
ITe°Invokî
* 
_ã°Ca£
,

11634 
°d
::
°rög
 c⁄°& 
_˛assName
,

11635 
NameAndTags
 c⁄°& 
«meAndTags
,

11636 
Sour˚LöeInfo
 c⁄°& 
_löeInfo
 )

11638 
boﬁ
 
	gisHiddí
 = 
Ál£
;

11641 
	g°d
::
ve˘‹
<
°d
::
°rög
> 
ègs
;

11642 
	g°d
::
°rög
 
desc
, 
	gèg
;

11643 
boﬁ
 
	göTag
 = 
Ál£
;

11644 
	g°d
::
°rög
 
_descOrTags
 = 
«meAndTags
.
ègs
;

11645 
	gc
 : 
_descOrTags
) {

11646 if–!
öTag
 ) {

11647 if–
c
 == '[' )

11648 
öTag
 = 
åue
;

11650 
	gdesc
 +
c
;

11653 if–
	gc
 == ']' ) {

11654 
Te°Ca£Info
::
S≥cülPr›îtõs
 
¥›
 = 
∑r£S≥cülTag
–
èg
 );

11655 if––
	g¥›
 & 
	gTe°Ca£Info
::
IsHiddí
 ) != 0 )

11656 
isHiddí
 = 
åue
;

11657 if–
	g¥›
 =
Te°Ca£Info
::
N⁄e
 )

11658 
íf‹˚NŸRe£rvedTag
–
èg
, 
_löeInfo
 );

11660 
	gègs
.
push_back
–
èg
 );

11661 
	gèg
.
˛ór
();

11662 
	göTag
 = 
Ál£
;

11665 
	gèg
 +
c
;

11668 if–
	gisHiddí
 ) {

11669 
	gègs
.
push_back
( "." );

11672 
Te°Ca£Info
 
öfo
–
«meAndTags
.
«me
, 
_˛assName
, 
desc
, 
ègs
, 
_löeInfo
 );

11673  
Te°Ca£
–
_ã°Ca£
, 
°d
::
move
(
öfo
) );

11676 
£tTags
–
Te°Ca£Info
& 
ã°Ca£Info
, 
°d
::
ve˘‹
<°d::
°rög
> 
ègs
 ) {

11677 
°d
::
s‹t
(
begö
(
ègs
), 
íd
(tags));

11678 
	gègs
.
îa£
(
°d
::
unique
(
begö
(
ègs
), 
íd
(tags)),Énd(tags));

11679 
	gã°Ca£Info
.
	glˇ£Tags
.
˛ór
();

11681 áutÿc⁄°& 
	gèg
 : 
ègs
 ) {

11682 
°d
::
°rög
 
lˇ£Tag
 = 
toLowî
–
èg
 );

11683 
	gã°Ca£Info
.
	g¥›îtõs
 = 
°©ic_ˇ°
<
Te°Ca£Info
::
S≥cülPr›îtõs
>–
ã°Ca£Info
.
¥›îtõs
 | 
∑r£S≥cülTag
–
lˇ£Tag
 ) );

11684 
	gã°Ca£Info
.
	glˇ£Tags
.
push_back
–
lˇ£Tag
 );

11686 
	gã°Ca£Info
.
	gègs
 = 
°d
::
move
(
ègs
);

11689 
	gTe°Ca£Info
::
Te°Ca£Info
–
°d
::
°rög
 c⁄°& 
_«me
,

11690 
°d
::
°rög
 c⁄°& 
_˛assName
,

11691 
°d
::
°rög
 c⁄°& 
_des¸ùti⁄
,

11692 
°d
::
ve˘‹
<°d::
°rög
> c⁄°& 
_ègs
,

11693 
Sour˚LöeInfo
 c⁄°& 
_löeInfo
 )

11694 : 
«me
–
_«me
 ),

11695 
˛assName
–
_˛assName
 ),

11696 
des¸ùti⁄
–
_des¸ùti⁄
 ),

11697 
löeInfo
–
_löeInfo
 ),

11698 
¥›îtõs
–
N⁄e
 )

11700 
£tTags
–*
this
, 
_ègs
 );

11703 
boﬁ
 
	gTe°Ca£Info
::
isHiddí
() const {

11704  ( 
¥›îtõs
 & 
IsHiddí
 ) != 0;

11706 
boﬁ
 
	gTe°Ca£Info
::
throws
() const {

11707  ( 
¥›îtõs
 & 
Throws
 ) != 0;

11709 
boﬁ
 
	gTe°Ca£Info
::
okToFaû
() const {

11710  ( 
¥›îtõs
 & (
ShouldFaû
 | 
MayFaû
 ) ) != 0;

11712 
boﬁ
 
	gTe°Ca£Info
::
ex≥˘edToFaû
() const {

11713  ( 
¥›îtõs
 & (
ShouldFaû
 ) ) != 0;

11716 
	g°d
::
°rög
 
Te°Ca£Info
::
ègsAsSåög
() const {

11717 
°d
::
°rög
 
ªt
;

11719 
	g°d
::
size_t
 
fuŒ_size
 = 2 * 
ègs
.
size
();

11720 c⁄°áuto& 
	gèg
 : 
ègs
) {

11721 
fuŒ_size
 +
èg
.
size
();

11723 
	gªt
.
ª£rve
(
fuŒ_size
);

11724 c⁄°áuto& 
	gèg
 : 
ègs
) {

11725 
ªt
.
push_back
('[');

11726 
	gªt
.
≠≥nd
(
èg
);

11727 
	gªt
.
push_back
(']');

11730  
	gªt
;

11733 
	gTe°Ca£
::
Te°Ca£
–
ITe°Invokî
* 
ã°Ca£
, 
Te°Ca£Info
&& 
öfo
 ) : Te°Ca£Info–
°d
::
move
(öfoË), 
ã°
(ÅestCase ) {}

11735 
Te°Ca£
 
	gTe°Ca£
::
wôhName
–
°d
::
°rög
 c⁄°& 
_√wName
 ) const {

11736 
Te°Ca£
 
Ÿhî
–*
this
 );

11737 
	gŸhî
.
	g«me
 = 
_√wName
;

11738  
	gŸhî
;

11741 
	gTe°Ca£
::
övoke
() const {

11742 
ã°
->
övoke
();

11745 
boﬁ
 
	gTe°Ca£
::
›î©‹
 =–
Te°Ca£
 c⁄°& 
Ÿhî
 ) const {

11746  
ã°
.
gë
(Ë=
Ÿhî
.test.get() &&

11747 
«me
 =
Ÿhî
.name &&

11748 
˛assName
 =
Ÿhî
.className;

11751 
boﬁ
 
	gTe°Ca£
::
›î©‹
 < ( 
Te°Ca£
 c⁄°& 
Ÿhî
 ) const {

11752  
«me
 < 
Ÿhî
.name;

11755 
Te°Ca£Info
 c⁄°& 
	gTe°Ca£
::
gëTe°Ca£Info
() const

11757  *
this
;

11764 
	~<s°ªam
>

11766 
«me•a˚
 
	gC©ch
 {

11768 
	g°d
::
ve˘‹
<
Te°Ca£
> 
s‹tTe°s
–
IC⁄fig
 c⁄°& 
c⁄fig
, 
°d
::ve˘‹<Te°Ca£> c⁄°& 
uns‹ãdTe°Ca£s
 ) {

11770 
°d
::
ve˘‹
<
Te°Ca£
> 
s‹ãd
 = 
uns‹ãdTe°Ca£s
;

11772  
	gc⁄fig
.
runOrdî
() ) {

11773 
	gRunTe°s
::
InLexicogøphiˇlOrdî
:

11774 
°d
::
s‹t
–
s‹ãd
.
begö
(), s‹ãd.
íd
() );

11776 
	gRunTe°s
::
InR™domOrdî
:

11777 
£edRng
–
c⁄fig
 );

11778 
	g°d
::
shufÊe
–
s‹ãd
.
begö
(), s‹ãd.
íd
(), 
∫g
() );

11780 
	gRunTe°s
::
InDe˛¨©i⁄Ordî
:

11784  
	gs‹ãd
;

11786 
boﬁ
 
m©chTe°
–
Te°Ca£
 c⁄°& 
ã°Ca£
, 
Te°S≥c
 c⁄°& 
ã°S≥c
, 
IC⁄fig
 c⁄°& 
c⁄fig
 ) {

11787  
	gã°S≥c
.
m©ches
–
ã°Ca£
 ) && ( 
	gc⁄fig
.
ÆlowThrows
(Ë|| !
	gã°Ca£
.
throws
() );

11790 
íf‹˚NoDu∂iˇãTe°Ca£s
–
°d
::
ve˘‹
<
Te°Ca£
> c⁄°& 
fun˘i⁄s
 ) {

11791 
°d
::
£t
<
Te°Ca£
> 
£íFun˘i⁄s
;

11792 áutÿc⁄°& 
	gfun˘i⁄
 : 
fun˘i⁄s
 ) {

11793 autÿ
¥ev
 = 
£íFun˘i⁄s
.
ö£π
–
fun˘i⁄
 );

11794 
CATCH_ENFORCE
–
¥ev
.
£c⁄d
,

11795 "îr‹: TEST_CASE–\"" << 
fun˘i⁄
.
«me
 << "\" )álready defined.\n"

11796 << "\tFú° sì¿© " << 
¥ev
.
fú°
->
gëTe°Ca£Info
().
löeInfo
 << "\n"

11797 << "\tRedeföedáà" << 
fun˘i⁄
.
gëTe°Ca£Info
().
löeInfo
 );

11801 
	g°d
::
ve˘‹
<
Te°Ca£
> 
fûãrTe°s
–
°d
::ve˘‹<Te°Ca£> c⁄°& 
ã°Ca£s
, 
Te°S≥c
 c⁄°& 
ã°S≥c
, 
IC⁄fig
 c⁄°& 
c⁄fig
 ) {

11802 
	g°d
::
ve˘‹
<
Te°Ca£
> 
fûãªd
;

11803 
	gfûãªd
.
ª£rve
–
ã°Ca£s
.
size
() );

11804 áutÿc⁄°& 
	gã°Ca£
 : 
ã°Ca£s
 )

11805 if–
m©chTe°
–
ã°Ca£
, 
ã°S≥c
, 
c⁄fig
 ) )

11806 
	gfûãªd
.
push_back
–
ã°Ca£
 );

11807  
	gfûãªd
;

11809 
	g°d
::
ve˘‹
<
Te°Ca£
> c⁄°& 
gëAŒTe°Ca£sS‹ãd
–
IC⁄fig
 c⁄°& 
c⁄fig
 ) {

11810  
gëRegi°ryHub
().
gëTe°Ca£Regi°ry
().
gëAŒTe°sS‹ãd
–
c⁄fig
 );

11813 
	gTe°Regi°ry
::
ªgi°îTe°
–
Te°Ca£
 c⁄°& 
ã°Ca£
 ) {

11814 
°d
::
°rög
 
«me
 = 
ã°Ca£
.
gëTe°Ca£Info
().name;

11815 if–
	g«me
.
em±y
() ) {

11816 
ReußbÀSåögSåóm
 
	grss
;

11817 
	grss
 << "An⁄ymou†ã° ca£ " << ++
	gm_u¬amedCou¡
;

11818  
ªgi°îTe°
–
ã°Ca£
.
wôhName
–
rss
.
°r
() ) );

11820 
	gm_fun˘i⁄s
.
push_back
–
ã°Ca£
 );

11823 
	g°d
::
ve˘‹
<
Te°Ca£
> c⁄°& 
Te°Regi°ry
::
gëAŒTe°s
() const {

11824  
m_fun˘i⁄s
;

11826 
	g°d
::
ve˘‹
<
Te°Ca£
> c⁄°& 
Te°Regi°ry
::
gëAŒTe°sS‹ãd
–
IC⁄fig
 c⁄°& 
c⁄fig
 ) const {

11827 if–
m_s‹ãdFun˘i⁄s
.
em±y
() )

11828 
íf‹˚NoDu∂iˇãTe°Ca£s
–
m_fun˘i⁄s
 );

11830 if–
	gm_cuºítS‹tOrdî
 !
c⁄fig
.
runOrdî
(Ë|| 
m_s‹ãdFun˘i⁄s
.
em±y
() ) {

11831 
m_s‹ãdFun˘i⁄s
 = 
s‹tTe°s
–
c⁄fig
, 
m_fun˘i⁄s
 );

11832 
	gm_cuºítS‹tOrdî
 = 
c⁄fig
.
runOrdî
();

11834  
	gm_s‹ãdFun˘i⁄s
;

11838 
	gTe°InvokîAsFun˘i⁄
::
Te°InvokîAsFun˘i⁄
–(*
ã°AsFun˘i⁄
)(ËË
n€x˚±
 : 
m_ã°AsFun˘i⁄
(ÅestAsFunction ) {}

11840 
Te°InvokîAsFun˘i⁄
::
övoke
() const {

11841 
m_ã°AsFun˘i⁄
();

11844 
	g°d
::
°rög
 
exåa˘CœssName
–
SåögRef
 c⁄°& 
˛assOrQuÆifõdMëhodName
 ) {

11845 
°d
::
°rög
 
˛assName
 = 
˛assOrQuÆifõdMëhodName
;

11846 if–
°¨tsWôh
–
˛assName
, '&' ) )

11848 
	g°d
::
size_t
 
œ°Cﬁ⁄s
 = 
˛assName
.
rföd
( "::" );

11849 
	g°d
::
size_t
 
≥nu…im©eCﬁ⁄s
 = 
˛assName
.
rföd
–"::", 
œ°Cﬁ⁄s
-1 );

11850 if–
	g≥nu…im©eCﬁ⁄s
 =
°d
::
°rög
::
≈os
 )

11851 
≥nu…im©eCﬁ⁄s
 = 1;

11852 
	g˛assName
 = 
˛assName
.
sub°r
–
≥nu…im©eCﬁ⁄s
, 
œ°Cﬁ⁄s
-penultimateColons );

11854  
	g˛assName
;

11861 
	~<Æg‹ôhm
>

11862 
	~<ˇs£π
>

11863 
	~<°dex˚±
>

11864 
	~<mem‹y
>

11865 
	~<s°ªam
>

11867 #i‡
deföed
(
__˛™g__
)

11868 #¥agm®
˛™g
 
dügno°ic
 
push


11869 #¥agm®
˛™g
 
dügno°ic
 
ign‹ed
 "-Wexit-time-destructors"

11872 
«me•a˚
 
	gC©ch
 {

11873 
«me•a˚
 
	gTe°Ca£Tøckög
 {

11875 
	gNameAndLoˇti⁄
::
NameAndLoˇti⁄
–
°d
::
°rög
 c⁄°& 
_«me
, 
Sour˚LöeInfo
 c⁄°& 
_loˇti⁄
 )

11876 : 
«me
–
_«me
 ),

11877 
loˇti⁄
–
_loˇti⁄
 )

11880 
	gITøckî
::~
ITøckî
() = ;

11882 
	gTøckîC⁄ãxt
& TøckîC⁄ãxt::
ö°™˚
() {

11883 
TøckîC⁄ãxt
 
s_ö°™˚
;

11884  
	gs_ö°™˚
;

11887 
	gITøckî
& 
	gTøckîC⁄ãxt
::
°¨tRun
() {

11888 
m_roŸTøckî
 = 
°d
::
make_sh¨ed
<
Se˘i⁄Tøckî
>–
NameAndLoˇti⁄
–"{roŸ}", 
CATCH_INTERNAL_LINEINFO
 ), *
	gthis
, 
	gnuŒ±r
 );

11889 
	gm_cuºítTøckî
 = 
nuŒ±r
;

11890 
	gm_runSèã
 = 
Executög
;

11891  *
	gm_roŸTøckî
;

11894 
	gTøckîC⁄ãxt
::
ídRun
() {

11895 
m_roŸTøckî
.
ª£t
();

11896 
	gm_cuºítTøckî
 = 
nuŒ±r
;

11897 
	gm_runSèã
 = 
NŸSèπed
;

11900 
	gTøckîC⁄ãxt
::
°¨tCy˛e
() {

11901 
m_cuºítTøckî
 = 
m_roŸTøckî
.
gë
();

11902 
	gm_runSèã
 = 
Executög
;

11904 
	gTøckîC⁄ãxt
::
com∂ëeCy˛e
() {

11905 
m_runSèã
 = 
Com∂ëedCy˛e
;

11908 
boﬁ
 
	gTøckîC⁄ãxt
::
com∂ëedCy˛e
() const {

11909  
m_runSèã
 =
Com∂ëedCy˛e
;

11911 
	gITøckî
& 
	gTøckîC⁄ãxt
::
cuºítTøckî
() {

11912  *
m_cuºítTøckî
;

11914 
	gTøckîC⁄ãxt
::
£tCuºítTøckî
–
ITøckî
* 
åackî
 ) {

11915 
m_cuºítTøckî
 = 
åackî
;

11918 
	gTøckîBa£
::
TøckîBa£
–
NameAndLoˇti⁄
 c⁄°& 
«meAndLoˇti⁄
, 
TøckîC⁄ãxt
& 
˘x
, 
ITøckî
* 
∑ª¡
 )

11919 : 
m_«meAndLoˇti⁄
–
«meAndLoˇti⁄
 ),

11920 
m_˘x
–
˘x
 ),

11921 
m_∑ª¡
–
∑ª¡
 )

11924 
NameAndLoˇti⁄
 c⁄°& 
	gTøckîBa£
::
«meAndLoˇti⁄
() const {

11925  
m_«meAndLoˇti⁄
;

11927 
boﬁ
 
	gTøckîBa£
::
isCom∂ëe
() const {

11928  
m_runSèã
 =
Com∂ëedSuc˚ssfuŒy
 || m_runSèã =
Faûed
;

11930 
boﬁ
 
	gTøckîBa£
::
isSuc˚ssfuŒyCom∂ëed
() const {

11931  
m_runSèã
 =
Com∂ëedSuc˚ssfuŒy
;

11933 
boﬁ
 
	gTøckîBa£
::
isO≥n
() const {

11934  
m_runSèã
 !
NŸSèπed
 && !
isCom∂ëe
();

11936 
boﬁ
 
	gTøckîBa£
::
hasChûdªn
() const {

11937  !
m_chûdªn
.
em±y
();

11940 
	gTøckîBa£
::
addChûd
–
ITøckîPå
 c⁄°& 
chûd
 ) {

11941 
m_chûdªn
.
push_back
–
chûd
 );

11944 
ITøckîPå
 
	gTøckîBa£
::
födChûd
–
NameAndLoˇti⁄
 c⁄°& 
«meAndLoˇti⁄
 ) {

11945 autÿ
ô
 = 
°d
::
föd_if
–
m_chûdªn
.
begö
(), m_chûdªn.
íd
(),

11946 [&
«meAndLoˇti⁄
]–
ITøckîPå
 c⁄°& 
åackî
 ){

11948 
åackî
->
«meAndLoˇti⁄
().
loˇti⁄
 ==ÇameAndLocation.location &&

11949 
åackî
->
«meAndLoˇti⁄
().
«me
 ==ÇameAndLocation.name;

11951 –
	gô
 !
m_chûdªn
.
íd
() )

11952 ? *
ô


11953 : 
nuŒ±r
;

11955 
	gITøckî
& 
	gTøckîBa£
::
∑ª¡
() {

11956 
as£π
–
m_∑ª¡
 );

11957  *
	gm_∑ª¡
;

11960 
	gTøckîBa£
::
›íChûd
() {

11961 if–
m_runSèã
 !
ExecutögChûdªn
 ) {

11962 
m_runSèã
 = 
ExecutögChûdªn
;

11963 if–
	gm_∑ª¡
 )

11964 
	gm_∑ª¡
->
›íChûd
();

11968 
boﬁ
 
	gTøckîBa£
::
isSe˘i⁄Tøckî
(Ëc⁄° {  
Ál£
; }

11969 
boﬁ
 
	gTøckîBa£
::
isGíî©‹Tøckî
(Ëc⁄° {  
Ál£
; }

11971 
	gTøckîBa£
::
›í
() {

11972 
m_runSèã
 = 
Executög
;

11973 
moveToThis
();

11974 if–
	gm_∑ª¡
 )

11975 
	gm_∑ª¡
->
›íChûd
();

11978 
	gTøckîBa£
::
˛o£
() {

11981  &
m_˘x
.
cuºítTøckî
(Ë!
this
 )

11982 
m_˘x
.
cuºítTøckî
().
˛o£
();

11984  
	gm_runSèã
 ) {

11985 
	gNìdsAnŸhîRun
:

11988 
	gExecutög
:

11989 
m_runSèã
 = 
Com∂ëedSuc˚ssfuŒy
;

11991 
	gExecutögChûdªn
:

11992 if–
m_chûdªn
.
em±y
(Ë|| m_chûdªn.
back
()->
isCom∂ëe
() )

11993 
m_runSèã
 = 
Com∂ëedSuc˚ssfuŒy
;

11996 
	gNŸSèπed
:

11997 
Com∂ëedSuc˚ssfuŒy
:

11998 
Faûed
:

11999 
CATCH_INTERNAL_ERROR
–"IŒogiˇ»°©e: " << 
m_runSèã
 );

12002 
CATCH_INTERNAL_ERROR
–"Unknow¿°©e: " << 
m_runSèã
 );

12004 
moveToP¨ít
();

12005 
	gm_˘x
.
com∂ëeCy˛e
();

12007 
	gTøckîBa£
::
Áû
() {

12008 
m_runSèã
 = 
Faûed
;

12009 if–
	gm_∑ª¡
 )

12010 
	gm_∑ª¡
->
m¨kAsNìdögAnŸhîRun
();

12011 
moveToP¨ít
();

12012 
	gm_˘x
.
com∂ëeCy˛e
();

12014 
	gTøckîBa£
::
m¨kAsNìdögAnŸhîRun
() {

12015 
m_runSèã
 = 
NìdsAnŸhîRun
;

12018 
	gTøckîBa£
::
moveToP¨ít
() {

12019 
as£π
–
m_∑ª¡
 );

12020 
	gm_˘x
.
£tCuºítTøckî
–
m_∑ª¡
 );

12022 
	gTøckîBa£
::
moveToThis
() {

12023 
m_˘x
.
£tCuºítTøckî
–
this
 );

12026 
	gSe˘i⁄Tøckî
::
Se˘i⁄Tøckî
–
NameAndLoˇti⁄
 c⁄°& 
«meAndLoˇti⁄
, 
TøckîC⁄ãxt
& 
˘x
, 
ITøckî
* 
∑ª¡
 )

12027 : 
TøckîBa£
–
«meAndLoˇti⁄
, 
˘x
, 
∑ª¡
 )

12029 if–
	g∑ª¡
 ) {

12030  !
	g∑ª¡
->
isSe˘i⁄Tøckî
() )

12031 
	g∑ª¡
 = &
∑ª¡
->parent();

12033 
	gSe˘i⁄Tøckî
& 
	g∑ª¡Se˘i⁄
 = 
°©ic_ˇ°
<
Se˘i⁄Tøckî
&>–*
∑ª¡
 );

12034 
addNextFûãrs
–
∑ª¡Se˘i⁄
.
m_fûãrs
 );

12038 
boﬁ
 
	gSe˘i⁄Tøckî
::
isCom∂ëe
() const {

12039 
boﬁ
 
com∂ëe
 = 
åue
;

12041 i‡((
	gm_fûãrs
.
em±y
() || m_filters[0] == "") ||

12042 
°d
::
föd
(
m_fûãrs
.
begö
(), m_fûãrs.
íd
(),

12043 
m_«meAndLoˇti⁄
.
«me
Ë!
m_fûãrs
.
íd
())

12044 
com∂ëe
 = 
TøckîBa£
::
isCom∂ëe
();

12045  
	gcom∂ëe
;

12049 
boﬁ
 
	gSe˘i⁄Tøckî
::
isSe˘i⁄Tøckî
(Ëc⁄° {  
åue
; }

12051 
	gSe˘i⁄Tøckî
& Se˘i⁄Tøckî::
acquúe
–
TøckîC⁄ãxt
& 
˘x
, 
NameAndLoˇti⁄
 c⁄°& 
«meAndLoˇti⁄
 ) {

12052 
	g°d
::
sh¨ed_±r
<
Se˘i⁄Tøckî
> 
£˘i⁄
;

12054 
	gITøckî
& 
	gcuºítTøckî
 = 
˘x
.
cuºítTøckî
();

12055 if–
ITøckîPå
 
	gchûdTøckî
 = 
cuºítTøckî
.
födChûd
–
«meAndLoˇti⁄
 ) ) {

12056 
as£π
–
chûdTøckî
 );

12057 
as£π
–
chûdTøckî
->
isSe˘i⁄Tøckî
() );

12058 
	g£˘i⁄
 = 
°d
::
°©ic_poöãr_ˇ°
<
Se˘i⁄Tøckî
>–
chûdTøckî
 );

12061 
	g£˘i⁄
 = 
°d
::
make_sh¨ed
<
Se˘i⁄Tøckî
>–
«meAndLoˇti⁄
, 
	g˘x
, &
	gcuºítTøckî
 );

12062 
	gcuºítTøckî
.
addChûd
–
£˘i⁄
 );

12064 if–!
	g˘x
.
com∂ëedCy˛e
() )

12065 
	g£˘i⁄
->
åyO≥n
();

12066  *
	g£˘i⁄
;

12069 
	gSe˘i⁄Tøckî
::
åyO≥n
() {

12070 if–!
isCom∂ëe
(Ë&& (
m_fûãrs
.
em±y
(Ë|| m_fûãrs[0].em±y(Ë|| m_fûãrs[0] =
m_«meAndLoˇti⁄
.
«me
 ) )

12071 
›í
();

12074 
	gSe˘i⁄Tøckî
::
addInôülFûãrs
–
°d
::
ve˘‹
<°d::
°rög
> c⁄°& 
fûãrs
 ) {

12075 if–!
fûãrs
.
em±y
() ) {

12076 
m_fûãrs
.
push_back
("");

12077 
	gm_fûãrs
.
push_back
("");

12078 
	gm_fûãrs
.
ö£π
–
m_fûãrs
.
íd
(), 
fûãrs
.
begö
(), filters.end() );

12081 
	gSe˘i⁄Tøckî
::
addNextFûãrs
–
°d
::
ve˘‹
<°d::
°rög
> c⁄°& 
fûãrs
 ) {

12082 if–
fûãrs
.
size
() > 1 )

12083 
m_fûãrs
.
ö£π
–m_fûãrs.
íd
(), ++
fûãrs
.
begö
(), filters.end() );

12088 
usög
 
	gTe°Ca£Tøckög
::
ITøckî
;

12089 
usög
 
	gTe°Ca£Tøckög
::
TøckîC⁄ãxt
;

12090 
usög
 
	gTe°Ca£Tøckög
::
Se˘i⁄Tøckî
;

12094 #i‡
deföed
(
__˛™g__
)

12095 #¥agm®
˛™g
 
dügno°ic
 
p›


12100 
«me•a˚
 
	gC©ch
 {

12102 autÿ
makeTe°Invokî
–(*
ã°AsFun˘i⁄
)(ËË
	gn€x˚±
 -> 
	gITe°Invokî
* {

12103  
√w
(
°d
::
nŸhrow
Ë
Te°InvokîAsFun˘i⁄
–
ã°AsFun˘i⁄
 );

12106 
	gNameAndTags
::
NameAndTags
–
SåögRef
 c⁄°& 
«me_
 , SåögRe‡c⁄°& 
ègs_
 ) 
	gn€x˚±
 : 
«me
–«me_ ), 
ègs
(Åags_ ) {}

12108 
	gAutoReg
::
AutoReg
–
ITe°Invokî
* 
övokî
, 
Sour˚LöeInfo
 c⁄°& 
löeInfo
, 
SåögRef
 c⁄°& 
˛assOrMëhod
, 
NameAndTags
 c⁄°& 
«meAndTags
 ) 
	gn€x˚±
 {

12109 
	gCATCH_TRY
 {

12110 
gëMuèbÀRegi°ryHub
()

12111 .
ªgi°îTe°
(

12112 
makeTe°Ca£
(

12113 
övokî
,

12114 
exåa˘CœssName
–
˛assOrMëhod
 ),

12115 
«meAndTags
,

12116 
löeInfo
));

12117 } 
	gCATCH_CATCH_ALL
 {

12119 
gëMuèbÀRegi°ryHub
().
ªgi°îSèπupEx˚±i⁄
();

12123 
	gAutoReg
::~
AutoReg
() = ;

12128 
	~<Æg‹ôhm
>

12129 
	~<°rög
>

12130 
	~<ve˘‹
>

12131 
	~<mem‹y
>

12133 
«me•a˚
 
	gC©ch
 {

12135 
	gTe°S≥c
::
P©ã∫
::~Pattern() = ;

12136 
	gTe°S≥c
::
NameP©ã∫
::~NamePattern() = ;

12137 
	gTe°S≥c
::
TagP©ã∫
::~TagPattern() = ;

12138 
	gTe°S≥c
::
Ex˛udedP©ã∫
::~ExcludedPattern() = ;

12140 
	gTe°S≥c
::
NameP©ã∫
::NameP©ã∫–
°d
::
°rög
 c⁄°& 
«me
 )

12141 : 
m_wûdˇrdP©ã∫
–
toLowî
–
«me
 ), 
Ca£Sísôive
::
No
 )

12143 
boﬁ
 
Te°S≥c
::
NameP©ã∫
::
m©ches
–
Te°Ca£Info
 c⁄°& 
ã°Ca£
 ) const {

12144  
m_wûdˇrdP©ã∫
.
m©ches
–
toLowî
–
ã°Ca£
.
«me
 ) );

12147 
	gTe°S≥c
::
TagP©ã∫
::TagP©ã∫–
°d
::
°rög
 c⁄°& 
èg
 ) : 
m_èg
–
toLowî
(Åag ) ) {}

12148 
boﬁ
 
Te°S≥c
::
TagP©ã∫
::
m©ches
–
Te°Ca£Info
 c⁄°& 
ã°Ca£
 ) const {

12149  
°d
::
föd
(
begö
(
ã°Ca£
.
lˇ£Tags
),

12150 
íd
(
ã°Ca£
.
lˇ£Tags
),

12151 
m_èg
Ë!
íd
(
ã°Ca£
.
lˇ£Tags
);

12154 
	gTe°S≥c
::
Ex˛udedP©ã∫
::Ex˛udedP©ã∫–
P©ã∫På
 c⁄°& 
undîlyögP©ã∫
 ) : 
m_undîlyögP©ã∫
( underlyingPattern ) {}

12155 
boﬁ
 
Te°S≥c
::
Ex˛udedP©ã∫
::
m©ches
–
Te°Ca£Info
 c⁄°& 
ã°Ca£
 ) c⁄° {  !
m_undîlyögP©ã∫
->matches(ÅestCase ); }

12157 
boﬁ
 
	gTe°S≥c
::
Fûãr
::
m©ches
–
Te°Ca£Info
 c⁄°& 
ã°Ca£
 ) const {

12159 áutÿc⁄°& 
∑âîn
 : 
m_∑âîns
 ) {

12160 if–!
∑âîn
->
m©ches
–
ã°Ca£
 ) )

12161  
Ál£
;

12163  
	gåue
;

12166 
boﬁ
 
	gTe°S≥c
::
hasFûãrs
() const {

12167  !
m_fûãrs
.
em±y
();

12169 
boﬁ
 
	gTe°S≥c
::
m©ches
–
Te°Ca£Info
 c⁄°& 
ã°Ca£
 ) const {

12171 áutÿc⁄°& 
fûãr
 : 
m_fûãrs
 )

12172 if–
fûãr
.
m©ches
–
ã°Ca£
 ) )

12173  
åue
;

12174  
	gÁl£
;

12180 
«me•a˚
 
	gC©ch
 {

12182 
	gTe°S≥cP¨£r
::
Te°S≥cP¨£r
–
ITagAlüsRegi°ry
 c⁄°& 
ègAlü£s
 ) : 
m_ègAlü£s
( &tagAliases ) {}

12184 
Te°S≥cP¨£r
& Te°S≥cP¨£r::
∑r£
–
°d
::
°rög
 c⁄°& 
¨g
 ) {

12185 
m_mode
 = 
N⁄e
;

12186 
	gm_ex˛usi⁄
 = 
Ál£
;

12187 
	gm_°¨t
 = 
°d
::
°rög
::
≈os
;

12188 
	gm_¨g
 = 
m_ègAlü£s
->
ex∑ndAlü£s
–
¨g
 );

12189 
	gm_esˇ≥Ch¨s
.
˛ór
();

12190  
	gm_pos
 = 0; m_po†< 
	gm_¨g
.
size
(); ++m_pos )

12191 
visôCh¨
–
m_¨g
[
m_pos
] );

12192 if–
	gm_mode
 =
Name
 )

12193 
addP©ã∫
<
Te°S≥c
::
NameP©ã∫
>();

12194  *
	gthis
;

12196 
Te°S≥c
 
	gTe°S≥cP¨£r
::
ã°S≥c
() {

12197 
addFûãr
();

12198  
	gm_ã°S≥c
;

12201 
	gTe°S≥cP¨£r
::
visôCh¨
–
c
 ) {

12202 if–
m_mode
 =
N⁄e
 ) {

12203  
c
 ) {

12205 '~': 
m_ex˛usi⁄
 = 
åue
; ;

12206 '[':  
°¨tNewMode
–
Tag
, ++
m_pos
 );

12207 '"':  
°¨tNewMode
–
QuŸedName
, ++
m_pos
 );

12208 '\\':  
esˇ≥
();

12209 : 
°¨tNewMode
–
Name
, 
m_pos
 ); ;

12212 if–
	gm_mode
 =
Name
 ) {

12213 if–
c
 == ',' ) {

12214 
addP©ã∫
<
Te°S≥c
::
NameP©ã∫
>();

12215 
addFûãr
();

12217 if–
	gc
 == '[' ) {

12218 if–
subSåög
() == "exclude:" )

12219 
m_ex˛usi⁄
 = 
åue
;

12221 
	gaddP©ã∫
<
	gTe°S≥c
::
NameP©ã∫
>();

12222 
°¨tNewMode
–
Tag
, ++
m_pos
 );

12224 if–
	gc
 == '\\' )

12225 
esˇ≥
();

12227 if–
	gm_mode
 =
Esˇ≥dName
 )

12228 
m_mode
 = 
Name
;

12229 if–
	gm_mode
 =
QuŸedName
 && 
c
 == '"' )

12230 
addP©ã∫
<
Te°S≥c
::
NameP©ã∫
>();

12231 if–
	gm_mode
 =
Tag
 && 
c
 == ']' )

12232 
addP©ã∫
<
Te°S≥c
::
TagP©ã∫
>();

12234 
	gTe°S≥cP¨£r
::
°¨tNewMode
–
Mode
 
mode
, 
°d
::
size_t
 
°¨t
 ) {

12235 
m_mode
 = 
mode
;

12236 
	gm_°¨t
 = 
°¨t
;

12238 
	gTe°S≥cP¨£r
::
esˇ≥
() {

12239 if–
m_mode
 =
N⁄e
 )

12240 
m_°¨t
 = 
m_pos
;

12241 
	gm_mode
 = 
Esˇ≥dName
;

12242 
	gm_esˇ≥Ch¨s
.
push_back
–
m_pos
 );

12244 
	g°d
::
°rög
 
Te°S≥cP¨£r
::
subSåög
(Ëc⁄° {  
m_¨g
.
sub°r
–
m_°¨t
, 
m_pos
 - m_start ); }

12246 
	gTe°S≥cP¨£r
::
addFûãr
() {

12247 if–!
m_cuºítFûãr
.
m_∑âîns
.
em±y
() ) {

12248 
m_ã°S≥c
.
m_fûãrs
.
push_back
–
m_cuºítFûãr
 );

12249 
	gm_cuºítFûãr
 = 
Te°S≥c
::
Fûãr
();

12253 
Te°S≥c
 
∑r£Te°S≥c
–
°d
::
°rög
 c⁄°& 
¨g
 ) {

12254  
Te°S≥cP¨£r
–
ITagAlüsRegi°ry
::
gë
(Ë).
∑r£
–
¨g
 ).
ã°S≥c
();

12261 
	~<chr⁄o
>

12263 c⁄° 
uöt64_t
 
	g«no£c⁄dsInSec⁄d
 = 1000000000;

12265 
«me•a˚
 
	gC©ch
 {

12267 autÿ
gëCuºítN™o£c⁄dsSö˚Epoch
(Ë-> 
	guöt64_t
 {

12268  
	g°d
::
chr⁄o
::
duøti⁄_ˇ°
<
°d
::chr⁄o::
«no£c⁄ds
>–°d::chr⁄o::
high_ªsﬁuti⁄_˛ock
::
now
().
time_sö˚_ïoch
(Ë).
cou¡
();

12271 
	g«me•a˚
 {

12272 autÿ
e°im©eClockResﬁuti⁄
(Ë-> 
	guöt64_t
 {

12273 
uöt64_t
 
	gsum
 = 0;

12274 c⁄° 
uöt64_t
 
	gôî©i⁄s
 = 1000000;

12276 autÿ
	g°¨tTime
 = 
gëCuºítN™o£c⁄dsSö˚Epoch
();

12278  
	g°d
::
size_t
 
i
 = 0; 
	gi
 < 
	gôî©i⁄s
; ++i ) {

12280 
uöt64_t
 
	gticks
;

12281 
uöt64_t
 
	gba£Ticks
 = 
gëCuºítN™o£c⁄dsSö˚Epoch
();

12283 
	gticks
 = 
gëCuºítN™o£c⁄dsSö˚Epoch
();

12284 }  
	gticks
 =
ba£Ticks
 );

12286 autÿ
	gdñè
 = 
ticks
 - 
ba£Ticks
;

12287 
	gsum
 +
dñè
;

12292 i‡(
	gticks
 > 
	g°¨tTime
 + 3 * 
	g«no£c⁄dsInSec⁄d
) {

12293  
	gsum
 / ( 
	gi
 + 1u );

12299  
	gsum
/
	gôî©i⁄s
;

12302 autÿ
gëE°im©edClockResﬁuti⁄
(Ë-> 
	guöt64_t
 {

12303 autÿ
	gs_ªsﬁuti⁄
 = 
e°im©eClockResﬁuti⁄
();

12304  
	gs_ªsﬁuti⁄
;

12307 
	gTimî
::
°¨t
() {

12308 
m_«no£c⁄ds
 = 
gëCuºítN™o£c⁄dsSö˚Epoch
();

12310 autÿ
	gTimî
::
gëEœp£dN™o£c⁄ds
(Ëc⁄° -> 
uöt64_t
 {

12311  
gëCuºítN™o£c⁄dsSö˚Epoch
(Ë- 
m_«no£c⁄ds
;

12313 autÿ
	gTimî
::
gëEœp£dMi¸o£c⁄ds
(Ëc⁄° -> 
uöt64_t
 {

12314  
gëEœp£dN™o£c⁄ds
()/1000;

12316 autÿ
	gTimî
::
gëEœp£dMûli£c⁄ds
() const -> {

12317  
°©ic_ˇ°
<>(
gëEœp£dMi¸o£c⁄ds
()/1000);

12319 autÿ
	gTimî
::
gëEœp£dSec⁄ds
() const -> {

12320  
gëEœp£dMi¸o£c⁄ds
()/1000000.0;

12327 #i‡
deföed
(
__˛™g__
)

12328 #¥agm®
˛™g
 
dügno°ic
 
push


12329 #¥agm®
˛™g
 
dügno°ic
 
ign‹ed
 "-Wexit-time-destructors"

12330 #¥agm®
˛™g
 
dügno°ic
 
ign‹ed
 "-Wglobal-constructors"

12334 #i‡!
deföed
(
CATCH_CONFIG_ENABLE_CHRONO_STRINGMAKER
)

12335 
	#CATCH_CONFIG_ENABLE_CHRONO_STRINGMAKER


	)

12338 
	~<cm©h
>

12339 
	~<iom™ù
>

12341 
«me•a˚
 
	gC©ch
 {

12343 
«me•a˚
 
	gDëaû
 {

12345 c⁄° 
	g°d
::
°rög
 
u≈röèbÀSåög
 = "{?}";

12347 
	g«me•a˚
 {

12348 c⁄° 
	ghexThªshﬁd
 = 255;

12350 
	sEndü¬ess
 {

12351 
	eArch
 { 
	gBig
, 
	gLôée
 };

12353 
Arch
 
which
() {

12354 
	u_
{

12355 
	gasI¡
;

12356 
	gasCh¨
[ ()];

12357 } 
	gu
;

12359 
	gu
.
	gasI¡
 = 1;

12360  ( 
	gu
.
	gasCh¨
[()-1] =1 ) ? 
Big
 : 
Lôée
;

12365 
	g°d
::
°rög
 
øwMem‹yToSåög
–c⁄° *
obje˘
, 
°d
::
size_t
 
size
 ) {

12367 
i
 = 0, 
	gíd
 = 
°©ic_ˇ°
<>–
size
 ), 
	göc
 = 1;

12368 if–
	gEndü¬ess
::
which
(Ë=
Endü¬ess
::
Lôée
 ) {

12369 
i
 = 
íd
-1;

12370 
	gíd
 = 
öc
 = -1;

12373 c⁄° *
	gbyãs
 = 
°©ic_ˇ°
<c⁄° *>(
obje˘
);

12374 
ReußbÀSåögSåóm
 
	grss
;

12375 
	grss
 << "0x" << 
	g°d
::
£tfûl
('0'Ë<< 
°d
::
hex
;

12376  ; 
	gi
 !
íd
; i +
öc
 )

12377 
rss
 << 
°d
::
£tw
(2Ë<< 
°©ic_ˇ°
<>(
byãs
[
i
]);

12378  
	grss
.
°r
();

12382 
	gãm∂©e
<
ty≥«me
 
	gT
>

12383 
	g°d
::
°rög
 
ÂToSåög
–
T
 
vÆue
, 
¥ecisi⁄
 ) {

12384 i‡(
	gC©ch
::
i¢™
(
vÆue
)) {

12388 
ReußbÀSåögSåóm
 
	grss
;

12389 
	grss
 << 
	g°d
::
£çªcisi⁄
–
¥ecisi⁄
 )

12390 << 
°d
::
fixed


12391 << 
vÆue
;

12392 
	g°d
::
°rög
 
d
 = 
rss
.
°r
();

12393 
	g°d
::
size_t
 
i
 = 
d
.
föd_œ°_nŸ_of
( '0' );

12394 if–
	gi
 !
°d
::
°rög
::
≈os
 && 
i
 !
d
.
size
()-1 ) {

12395 if–
d
[
i
] == '.' )

12396 
i
++;

12397 
	gd
 = 
d
.
sub°r
–0, 
i
+1 );

12399  
	gd
;

12408 
	g°d
::
°rög
 
SåögMakî
<
°d
::°rög>::
c⁄vît
(c⁄° std::°rög& 
°r
) {

12409 i‡(!
gëCuºítC⁄ãxt
().
gëC⁄fig
()->
showInvisibÀs
()) {

12410  '"' + 
°r
 + '"';

12413 
	g°d
::
°rög
 
s
("\"");

12414 
	gc
 : 
°r
) {

12415 
c
) {

12417 
s
.
≠≥nd
("\\n");

12420 
s
.
≠≥nd
("\\t");

12423 
s
.
push_back
(
c
);

12427 
	gs
.
≠≥nd
("\"");

12428  
	gs
;

12431 #ifde‡
CATCH_CONFIG_CPP17_STRING_VIEW


12432 
	g°d
::
°rög
 
SåögMakî
<
°d
::
°rög_võw
>::
c⁄vît
(°d::°rög_võw 
°r
) {

12433  ::
C©ch
::
Dëaû
::
°rögify
(
°d
::
°rög
{ 
°r
 });

12437 
	g°d
::
°rög
 
SåögMakî
<c⁄°*>::
c⁄vît
(c⁄°* 
°r
) {

12438 i‡(
°r
) {

12439  ::
C©ch
::
Dëaû
::
°rögify
(
°d
::
°rög
{ 
°r
 });

12444 
	g°d
::
°rög
 
SåögMakî
<*>::
c⁄vît
(* 
°r
) {

12445 i‡(
°r
) {

12446  ::
C©ch
::
Dëaû
::
°rögify
(
°d
::
°rög
{ 
°r
 });

12452 #ifde‡
CATCH_CONFIG_WCHAR


12453 
	g°d
::
°rög
 
SåögMakî
<
°d
::
w°rög
>::
c⁄vît
(c⁄° std::w°rög& 
w°r
) {

12454 
°d
::
°rög
 
s
;

12455 
	gs
.
ª£rve
(
w°r
.
size
());

12456 autÿ
	gc
 : 
w°r
) {

12457 
s
 +(
c
 <0xffË? 
°©ic_ˇ°
<>(c) : '?';

12459  ::
C©ch
::
Dëaû
::
°rögify
(
s
);

12462 #ifde‡
CATCH_CONFIG_CPP17_STRING_VIEW


12463 
	g°d
::
°rög
 
SåögMakî
<
°d
::
w°rög_võw
>::
c⁄vît
(°d::w°rög_võw 
°r
) {

12464  
SåögMakî
<
°d
::
w°rög
>::
c⁄vît
(°d::w°rög(
°r
));

12468 
	g°d
::
°rög
 
SåögMakî
<
wch¨_t
 c⁄°*>::
c⁄vît
(wch¨_àc⁄° * 
°r
) {

12469 i‡(
°r
) {

12470  ::
C©ch
::
Dëaû
::
°rögify
(
°d
::
w°rög
{ 
°r
 });

12475 
	g°d
::
°rög
 
SåögMakî
<
wch¨_t
 *>::
c⁄vît
(wch¨_à* 
°r
) {

12476 i‡(
°r
) {

12477  ::
C©ch
::
Dëaû
::
°rögify
(
°d
::
w°rög
{ 
°r
 });

12484 
	g°d
::
°rög
 
SåögMakî
<>::
c⁄vît
(
vÆue
) {

12485  ::
C©ch
::
Dëaû
::
°rögify
(
°©ic_ˇ°
<>(
vÆue
));

12487 
	g°d
::
°rög
 
SåögMakî
<>::
c⁄vît
(
vÆue
) {

12488  ::
C©ch
::
Dëaû
::
°rögify
(
°©ic_ˇ°
<>(
vÆue
));

12490 
	g°d
::
°rög
 
SåögMakî
<>::
c⁄vît
(
vÆue
) {

12491 
ReußbÀSåögSåóm
 
rss
;

12492 
	grss
 << 
	gvÆue
;

12493 i‡(
	gvÆue
 > 
	gDëaû
::
hexThªshﬁd
) {

12494 
rss
 << " (0x" << 
°d
::
hex
 << 
vÆue
 << ')';

12496  
	grss
.
°r
();

12499 
	g°d
::
°rög
 
SåögMakî
<>::
c⁄vît
(
vÆue
) {

12500  ::
C©ch
::
Dëaû
::
°rögify
(
°©ic_ˇ°
<>(
vÆue
));

12502 
	g°d
::
°rög
 
SåögMakî
<>::
c⁄vît
(
vÆue
) {

12503  ::
C©ch
::
Dëaû
::
°rögify
(
°©ic_ˇ°
<>(
vÆue
));

12505 
	g°d
::
°rög
 
SåögMakî
<>::
c⁄vît
(
vÆue
) {

12506 
ReußbÀSåögSåóm
 
rss
;

12507 
	grss
 << 
	gvÆue
;

12508 i‡(
	gvÆue
 > 
	gDëaû
::
hexThªshﬁd
) {

12509 
rss
 << " (0x" << 
°d
::
hex
 << 
vÆue
 << ')';

12511  
	grss
.
°r
();

12514 
	g°d
::
°rög
 
SåögMakî
<
boﬁ
>::
c⁄vît
(boﬁ 
b
) {

12515  
b
 ? "true" : "false";

12518 
	g°d
::
°rög
 
SåögMakî
<sig√d >::
c⁄vît
(sig√d 
vÆue
) {

12519 i‡(
vÆue
 == '\r') {

12521 } i‡(
	gvÆue
 == '\f') {

12523 } i‡(
	gvÆue
 == '\n') {

12525 } i‡(
	gvÆue
 == '\t') {

12527 } i‡('\0' <
vÆue
 && value < ' ') {

12528  ::
C©ch
::
Dëaû
::
°rögify
(
°©ic_ˇ°
<>(
vÆue
));

12530 
	gch°r
[] = "' '";

12531 
	gch°r
[1] = 
vÆue
;

12532  
	gch°r
;

12535 
	g°d
::
°rög
 
SåögMakî
<>::
c⁄vît
(
c
) {

12536  ::
C©ch
::
Dëaû
::
°rögify
(
°©ic_ˇ°
<sig√d >(
c
));

12538 
	g°d
::
°rög
 
SåögMakî
<>::
c⁄vît
(
c
) {

12539  ::
C©ch
::
Dëaû
::
°rögify
(
°©ic_ˇ°
<>(
c
));

12542 
	g°d
::
°rög
 
SåögMakî
<
°d
::
nuŒ±r_t
>::
c⁄vît
(std::nullptr_t) {

12546 
	g°d
::
°rög
 
SåögMakî
<>::
c⁄vît
(
vÆue
) {

12547  
ÂToSåög
(
vÆue
, 5) + 'f';

12549 
	g°d
::
°rög
 
SåögMakî
<>::
c⁄vît
(
vÆue
) {

12550  
ÂToSåög
(
vÆue
, 10);

12553 
	g°d
::
°rög
 
øtio_°rög
<
°d
::
©to
>::
symbﬁ
() {  "a"; }

12554 
	g°d
::
°rög
 
øtio_°rög
<
°d
::
„mto
>::
symbﬁ
() {  "f"; }

12555 
	g°d
::
°rög
 
øtio_°rög
<
°d
::
pico
>::
symbﬁ
() {  "p"; }

12556 
	g°d
::
°rög
 
øtio_°rög
<
°d
::
«no
>::
symbﬁ
() {  "n"; }

12557 
	g°d
::
°rög
 
øtio_°rög
<
°d
::
mi¸o
>::
symbﬁ
() {  "u"; }

12558 
	g°d
::
°rög
 
øtio_°rög
<
°d
::
mûli
>::
symbﬁ
() {  "m"; }

12562 #i‡
deföed
(
__˛™g__
)

12563 #¥agm®
˛™g
 
dügno°ic
 
p›


12569 
«me•a˚
 
	gC©ch
 {

12571 
Cou¡s
 
	gCou¡s
::
›î©‹
 - ( Cou¡†c⁄°& 
Ÿhî
 ) const {

12572 
Cou¡s
 
diff
;

12573 
	gdiff
.
	g∑s£d
 = 
∑s£d
 - 
Ÿhî
.passed;

12574 
	gdiff
.
	gÁûed
 = 
Áûed
 - 
Ÿhî
.failed;

12575 
	gdiff
.
	gÁûedButOk
 = 
ÁûedButOk
 - 
Ÿhî
.failedButOk;

12576  
	gdiff
;

12579 
	gCou¡s
& Cou¡s::
›î©‹
 +–
Cou¡s
 c⁄°& 
Ÿhî
 ) {

12580 
∑s£d
 +
Ÿhî
.passed;

12581 
	gÁûed
 +
Ÿhî
.
Áûed
;

12582 
	gÁûedButOk
 +
Ÿhî
.
ÁûedButOk
;

12583  *
	gthis
;

12586 
	g°d
::
size_t
 
Cou¡s
::
tŸÆ
() const {

12587  
∑s£d
 + 
Áûed
 + 
ÁûedButOk
;

12589 
boﬁ
 
	gCou¡s
::
ÆlPas£d
() const {

12590  
Áûed
 =0 && 
ÁûedButOk
 == 0;

12592 
boﬁ
 
	gCou¡s
::
ÆlOk
() const {

12593  
Áûed
 == 0;

12596 
TŸÆs
 
	gTŸÆs
::
›î©‹
 - ( TŸÆ†c⁄°& 
Ÿhî
 ) const {

12597 
TŸÆs
 
diff
;

12598 
	gdiff
.
	gas£πi⁄s
 = 
as£πi⁄s
 - 
Ÿhî
.assertions;

12599 
	gdiff
.
	gã°Ca£s
 = 
ã°Ca£s
 - 
Ÿhî
.testCases;

12600  
	gdiff
;

12603 
	gTŸÆs
& TŸÆs::
›î©‹
 +–
TŸÆs
 c⁄°& 
Ÿhî
 ) {

12604 
as£πi⁄s
 +
Ÿhî
.assertions;

12605 
	gã°Ca£s
 +
Ÿhî
.
ã°Ca£s
;

12606  *
	gthis
;

12609 
TŸÆs
 
	gTŸÆs
::
dñè
–TŸÆ†c⁄°& 
¥evTŸÆs
 ) const {

12610 
TŸÆs
 
diff
 = *
this
 - 
¥evTŸÆs
;

12611 if–
	gdiff
.
	gas£πi⁄s
.
	gÁûed
 > 0 )

12612 ++
	gdiff
.
	gã°Ca£s
.
	gÁûed
;

12613 if–
	gdiff
.
	gas£πi⁄s
.
	gÁûedButOk
 > 0 )

12614 ++
	gdiff
.
	gã°Ca£s
.
	gÁûedButOk
;

12616 ++
	gdiff
.
	gã°Ca£s
.
	g∑s£d
;

12617  
	gdiff
;

12624 
	~<ex˚±i⁄
>

12626 
«me•a˚
 
	gC©ch
 {

12627 
boﬁ
 
unˇught_ex˚±i⁄s
() {

12628 #i‡
deföed
(
CATCH_CONFIG_CPP17_UNCAUGHT_EXCEPTIONS
)

12629  
	g°d
::
unˇught_ex˚±i⁄s
() > 0;

12631  
	g°d
::
unˇught_ex˚±i⁄
();

12638 
	~<o°ªam
>

12640 
«me•a˚
 
	gC©ch
 {

12642 
	gVîsi⁄
::
Vîsi⁄


12643 –
_maj‹Vîsi⁄
,

12644 
	g_mö‹Vîsi⁄
,

12645 
	g_∑tchNumbî
,

12646 c⁄° * c⁄° 
	g_bønchName
,

12647 
	g_buûdNumbî
 )

12648 : 
maj‹Vîsi⁄
–
_maj‹Vîsi⁄
 ),

12649 
mö‹Vîsi⁄
–
_mö‹Vîsi⁄
 ),

12650 
∑tchNumbî
–
_∑tchNumbî
 ),

12651 
bønchName
–
_bønchName
 ),

12652 
buûdNumbî
–
_buûdNumbî
 )

12655 
	g°d
::
o°ªam
& 
›î©‹
 << ( 
°d
::o°ªam& 
os
, 
Vîsi⁄
 c⁄°& 
	gvîsi⁄
 ) {

12656 
	gos
 << 
	gvîsi⁄
.
	gmaj‹Vîsi⁄
 << '.'

12657 << 
	gvîsi⁄
.
	gmö‹Vîsi⁄
 << '.'

12658 << 
	gvîsi⁄
.
	g∑tchNumbî
;

12660 i‡(
	gvîsi⁄
.
	gbønchName
[0]) {

12661 
	gos
 << '-' << 
	gvîsi⁄
.
	gbønchName


12662 << '.' << 
	gvîsi⁄
.
	gbuûdNumbî
;

12664  
	gos
;

12667 
Vîsi⁄
 c⁄°& 
libøryVîsi⁄
() {

12668 
Vîsi⁄
 
vîsi⁄
( 2, 7, 0, "", 0 );

12669  
	gvîsi⁄
;

12676 
	~<s°ªam
>

12678 
«me•a˚
 
	gC©ch
 {

12680 
	gWûdˇrdP©ã∫
::
WûdˇrdP©ã∫
–
°d
::
°rög
 c⁄°& 
∑âîn
,

12681 
Ca£Sísôive
::
Choi˚
 
ˇ£Sísôivôy
 )

12682 : 
m_ˇ£Sísôivôy
–
ˇ£Sísôivôy
 ),

12683 
m_∑âîn
–
adju°Ca£
–
∑âîn
 ) )

12685 if–
°¨tsWôh
–
m_∑âîn
, '*' ) ) {

12686 
	gm_∑âîn
 = 
m_∑âîn
.
sub°r
( 1 );

12687 
	gm_wûdˇrd
 = 
WûdˇrdAtSèπ
;

12689 if–
ídsWôh
–
m_∑âîn
, '*' ) ) {

12690 
	gm_∑âîn
 = 
m_∑âîn
.
sub°r
–0, m_∑âîn.
size
()-1 );

12691 
	gm_wûdˇrd
 = 
°©ic_ˇ°
<
WûdˇrdPosôi⁄
>–
m_wûdˇrd
 | 
WûdˇrdAtEnd
 );

12695 
boﬁ
 
	gWûdˇrdP©ã∫
::
m©ches
–
°d
::
°rög
 c⁄°& 
°r
 ) const {

12696  
m_wûdˇrd
 ) {

12697 
NoWûdˇrd
:

12698  
m_∑âîn
 =
adju°Ca£
–
°r
 );

12699 
	gWûdˇrdAtSèπ
:

12700  
ídsWôh
–
adju°Ca£
–
°r
 ), 
m_∑âîn
 );

12701 
	gWûdˇrdAtEnd
:

12702  
°¨tsWôh
–
adju°Ca£
–
°r
 ), 
m_∑âîn
 );

12703 
	gWûdˇrdAtBŸhEnds
:

12704  
c⁄èös
–
adju°Ca£
–
°r
 ), 
m_∑âîn
 );

12706 
CATCH_INTERNAL_ERROR
( "UnknownÉnum" );

12710 
	g°d
::
°rög
 
WûdˇrdP©ã∫
::
adju°Ca£
–
°d
::°rög c⁄°& 
°r
 ) const {

12711  
m_ˇ£Sísôivôy
 =
Ca£Sísôive
::
No
 ? 
toLowî
–
°r
 ) : str;

12717 
	~<iom™ù
>

12719 
usög
 
	guch¨
 = ;

12721 
«me•a˚
 
	gC©ch
 {

12723 
	g«me•a˚
 {

12725 
size_t
 
åaûögByãs
(
c
) {

12726 i‡((
	gc
 & 0xE0) == 0xC0) {

12729 i‡((
	gc
 & 0xF0) == 0xE0) {

12732 i‡((
	gc
 & 0xF8) == 0xF0) {

12735 
CATCH_INTERNAL_ERROR
("Invalid multibyte utf-8 start byteÉncountered");

12738 
uöt32_t
 
hódîVÆue
(
c
) {

12739 i‡((
	gc
 & 0xE0) == 0xC0) {

12740  
c
 & 0x1F;

12742 i‡((
	gc
 & 0xF0) == 0xE0) {

12743  
c
 & 0x0F;

12745 i‡((
	gc
 & 0xF8) == 0xF0) {

12746  
c
 & 0x07;

12748 
CATCH_INTERNAL_ERROR
("Invalid multibyte utf-8 start byteÉncountered");

12751 
hexEsˇ≥Ch¨
(
°d
::
o°ªam
& 
os
, 
c
) {

12752 
	g°d
::
ios_ba£
::
fmtÊags
 
f
(
os
.
Êags
());

12753 
	gos
 << "\\x"

12754 << 
	g°d
::
uµîˇ£
 << 
°d
::
hex
 << std::
£tfûl
('0'Ë<< std::
£tw
(2)

12755 << 
°©ic_ˇ°
<>(
c
);

12756 
	gos
.
Êags
(
f
);

12761 
	gXmlEncode
::
XmlEncode
–
°d
::
°rög
 c⁄°& 
°r
, 
F‹Wh©
 
f‹Wh©
 )

12762 : 
m_°r
–
°r
 ),

12763 
m_f‹Wh©
–
f‹Wh©
 )

12766 
	gXmlEncode
::
ícodeTo
–
°d
::
o°ªam
& 
os
 ) const {

12770  
°d
::
size_t
 
idx
 = 0; 
	gidx
 < 
	gm_°r
.
size
(); ++ idx ) {

12771 
uch¨
 
	gc
 = 
m_°r
[
idx
];

12772 
	gc
) {

12773 '<': 
os
 << "&lt;"; ;

12774 '&': 
os
 << "&amp;"; ;

12778 i‡(
idx
 > 2 && 
m_°r
[idx - 1] == ']' && m_str[idx - 2] == ']')

12779 
os
 << "&gt;";

12781 
	gos
 << 
	gc
;

12785 i‡(
m_f‹Wh©
 =
F‹Aâribuãs
)

12786 
os
 << "&quot;";

12788 
	gos
 << 
	gc
;

12796 i‡(
c
 < 0x09 || (c > 0x0D && c < 0x20) || c == 0x7F) {

12797 
hexEsˇ≥Ch¨
(
os
, 
c
);

12802 i‡(
	gc
 < 0x7F) {

12803 
	gos
 << 
	gc
;

12813 i‡(
	gc
 < 0xC0 ||

12814 
	gc
 >= 0xF8) {

12815 
hexEsˇ≥Ch¨
(
os
, 
c
);

12819 autÿ
	gícByãs
 = 
åaûögByãs
(
c
);

12821 i‡(
	gidx
 + 
	gícByãs
 - 1 >
m_°r
.
size
()) {

12822 
hexEsˇ≥Ch¨
(
os
, 
c
);

12828 
boﬁ
 
	gvÆid
 = 
åue
;

12829 
uöt32_t
 
	gvÆue
 = 
hódîVÆue
(
c
);

12830 
	g°d
::
size_t
 
n
 = 1; 
	gn
 < 
	gícByãs
; ++n) {

12831 
uch¨
 
	gnc
 = 
m_°r
[
idx
 + 
n
];

12832 
	gvÆid
 &((
nc
 & 0xC0) == 0x80);

12833 
	gvÆue
 = (
vÆue
 << 6Ë| (
nc
 & 0x3F);

12838 (!
	gvÆid
) ||

12840 (
	gvÆue
 < 0x80) ||

12841 (0x80 <
vÆue
 && vÆuê< 0x800 && 
ícByãs
 > 2) ||

12842 (0x800 < 
vÆue
 && vÆuê< 0x10000 && 
ícByãs
 > 3) ||

12844 (
vÆue
 >= 0x110000)

12846 
hexEsˇ≥Ch¨
(
os
, 
c
);

12851 
	g°d
::
size_t
 
n
 = 0; 
	gn
 < 
	gícByãs
; ++n) {

12852 
	gos
 << 
	gm_°r
[
idx
 + 
n
];

12854 
	gidx
 +
ícByãs
 - 1;

12860 
	g°d
::
o°ªam
& 
›î©‹
 << ( 
°d
::o°ªam& 
os
, 
XmlEncode
 c⁄°& 
	gxmlEncode
 ) {

12861 
	gxmlEncode
.
ícodeTo
–
os
 );

12862  
	gos
;

12865 
	gXmlWrôî
::
Sc›edEÀmít
::Sc›edEÀmít–
XmlWrôî
* 
wrôî
 )

12866 : 
m_wrôî
–
wrôî
 )

12869 
XmlWrôî
::
Sc›edEÀmít
::Sc›edEÀmít–Sc›edEÀmít&& 
Ÿhî
 ) 
n€x˚±


12870 : 
m_wrôî
–
Ÿhî
.m_writer ){

12871 
Ÿhî
.
m_wrôî
 = 
nuŒ±r
;

12873 
	gXmlWrôî
::
Sc›edEÀmít
& 
XmlWrôî
::Sc›edEÀmít::
›î©‹
=–Sc›edEÀmít&& 
Ÿhî
 ) 
n€x˚±
 {

12874 i‡–
m_wrôî
 ) {

12875 
m_wrôî
->
ídEÀmít
();

12877 
	gm_wrôî
 = 
Ÿhî
.
m_wrôî
;

12878 
	gŸhî
.
	gm_wrôî
 = 
nuŒ±r
;

12879  *
	gthis
;

12882 
	gXmlWrôî
::
Sc›edEÀmít
::~ScopedElement() {

12883 if–
m_wrôî
 )

12884 
m_wrôî
->
ídEÀmít
();

12887 
	gXmlWrôî
::
Sc›edEÀmít
& 
XmlWrôî
::Sc›edEÀmít::
wrôeText
–
°d
::
°rög
 c⁄°& 
ãxt
, 
boﬁ
 
ödít
 ) {

12888 
	gm_wrôî
->
wrôeText
–
ãxt
, 
ödít
 );

12889  *
	gthis
;

12892 
	gXmlWrôî
::
XmlWrôî
–
°d
::
o°ªam
& 
os
 ) : 
m_os
( os )

12894 
wrôeDe˛¨©i⁄
();

12897 
	gXmlWrôî
::~
XmlWrôî
() {

12898  !
m_ègs
.
em±y
() )

12899 
ídEÀmít
();

12902 
	gXmlWrôî
& XmlWrôî::
°¨tEÀmít
–
°d
::
°rög
 c⁄°& 
«me
 ) {

12903 
ísuªTagClo£d
();

12904 
√wlöeIfNe˚sßry
();

12905 
	gm_os
 << 
	gm_ödít
 << '<' << 
	g«me
;

12906 
	gm_ègs
.
push_back
–
«me
 );

12907 
	gm_ödít
 += " ";

12908 
	gm_ègIsO≥n
 = 
åue
;

12909  *
	gthis
;

12912 
	gXmlWrôî
::
Sc›edEÀmít
 
XmlWrôî
::
sc›edEÀmít
–
°d
::
°rög
 c⁄°& 
«me
 ) {

12913 
Sc›edEÀmít
 
sc›ed
–
this
 );

12914 
°¨tEÀmít
–
«me
 );

12915  
	gsc›ed
;

12918 
	gXmlWrôî
& XmlWrôî::
ídEÀmít
() {

12919 
√wlöeIfNe˚sßry
();

12920 
	gm_ödít
 = 
m_ödít
.
sub°r
–0, m_ödít.
size
()-2 );

12921 if–
	gm_ègIsO≥n
 ) {

12922 
	gm_os
 << "/>";

12923 
	gm_ègIsO≥n
 = 
Ál£
;

12926 
	gm_os
 << 
	gm_ödít
 << "</" << 
	gm_ègs
.
back
() << ">";

12928 
	gm_os
 << 
	g°d
::
ídl
;

12929 
	gm_ègs
.
p›_back
();

12930  *
	gthis
;

12933 
	gXmlWrôî
& XmlWrôî::
wrôeAâribuã
–
°d
::
°rög
 c⁄°& 
«me
, std::°rög c⁄°& 
©åibuã
 ) {

12934 if–!
«me
.
em±y
(Ë&& !
©åibuã
.empty() )

12935 
m_os
 << ' ' << 
«me
 << "=\"" << 
XmlEncode
–
©åibuã
, XmlEncode::
F‹Aâribuãs
 ) << '"';

12936  *
	gthis
;

12939 
	gXmlWrôî
& XmlWrôî::
wrôeAâribuã
–
°d
::
°rög
 c⁄°& 
«me
, 
boﬁ
 
©åibuã
 ) {

12940 
	gm_os
 << ' ' << 
	g«me
 << "=\"" << ( 
	g©åibuã
 ? "true" : "false" ) << '"';

12941  *
	gthis
;

12944 
	gXmlWrôî
& XmlWrôî::
wrôeText
–
°d
::
°rög
 c⁄°& 
ãxt
, 
boﬁ
 
ödít
 ) {

12945 if–!
	gãxt
.
em±y
() ){

12946 
boﬁ
 
	gègWasO≥n
 = 
m_ègIsO≥n
;

12947 
ísuªTagClo£d
();

12948 if–
	gègWasO≥n
 && 
	gödít
 )

12949 
	gm_os
 << 
	gm_ödít
;

12950 
	gm_os
 << 
XmlEncode
–
ãxt
 );

12951 
	gm_√edsNewlöe
 = 
åue
;

12953  *
	gthis
;

12956 
	gXmlWrôî
& XmlWrôî::
wrôeCommít
–
°d
::
°rög
 c⁄°& 
ãxt
 ) {

12957 
ísuªTagClo£d
();

12958 
	gm_os
 << 
	gm_ödít
 << "<!--" << 
	gãxt
 << "-->";

12959 
	gm_√edsNewlöe
 = 
åue
;

12960  *
	gthis
;

12963 
	gXmlWrôî
::
wrôeStyÀshìtRef
–
°d
::
°rög
 c⁄°& 
uæ
 ) {

12964 
m_os
 << "<?xml-°yÀshìàty≥=\"ãxt/x¶\" hªf=\"" << 
uæ
 << "\"?>\n";

12967 
	gXmlWrôî
& XmlWrôî::
wrôeBœnkLöe
() {

12968 
ísuªTagClo£d
();

12969 
	gm_os
 << '\n';

12970  *
	gthis
;

12973 
	gXmlWrôî
::
ísuªTagClo£d
() {

12974 if–
m_ègIsO≥n
 ) {

12975 
m_os
 << ">" << 
°d
::
ídl
;

12976 
	gm_ègIsO≥n
 = 
Ál£
;

12980 
	gXmlWrôî
::
wrôeDe˛¨©i⁄
() {

12981 
m_os
 << "<?xml version=\"1.0\"Éncoding=\"UTF-8\"?>\n";

12984 
	gXmlWrôî
::
√wlöeIfNe˚sßry
() {

12985 if–
m_√edsNewlöe
 ) {

12986 
m_os
 << 
°d
::
ídl
;

12987 
	gm_√edsNewlöe
 = 
Ál£
;

12994 
	~<c°rög
>

12995 
	~<cÊﬂt
>

12996 
	~<c°dio
>

12997 
	~<ˇs£π
>

12998 
	~<mem‹y
>

13000 
«me•a˚
 
	gC©ch
 {

13001 
¥ï¨eEx∑ndedEx¥essi⁄
(
As£πi⁄Resu…
& 
ªsu…
) {

13002 
	gªsu…
.
gëEx∑ndedEx¥essi⁄
();

13007 
	g°d
::
°rög
 
gëF‹m©ãdDuøti⁄
–
duøti⁄
 ) {

13012 c⁄° 
°d
::
size_t
 
maxDoubÀSize
 = 
DBL_MAX_10_EXP
 + 1 + 1 + 3 + 1;

13013 
	gbuf„r
[
maxDoubÀSize
];

13016 
EºnoGu¨d
 
	ggu¨d
;

13017 #ifde‡
_MSC_VER


13018 
•rötf_s
(
buf„r
, "%.3f", 
duøti⁄
);

13020 
	g°d
::
•rötf
(
buf„r
, "%.3f", 
duøti⁄
);

13022  
	g°d
::
°rög
(
buf„r
);

13025 
	gTe°EvítLi°íîBa£
::
Te°EvítLi°íîBa£
(
Rï‹ãrC⁄fig
 c⁄° & 
_c⁄fig
)

13026 :
SåómögRï‹ãrBa£
(
_c⁄fig
) {}

13028 
°d
::
£t
<
Vîbosôy
> 
Te°EvítLi°íîBa£
::
gëSuµ‹ãdVîbosôõs
() {

13029  { 
Vîbosôy
::
Quõt
, 
	gVîbosôy
::
N‹mÆ
, Vîbosôy::
High
 };

13032 
	gTe°EvítLi°íîBa£
::
as£πi⁄Sèπög
(
As£πi⁄Info
 const &) {}

13034 
boﬁ
 
Te°EvítLi°íîBa£
::
as£πi⁄Ended
(
As£πi⁄Sèts
 const &) {

13035  
Ál£
;

13042 
	g«me•a˚
 {

13044 #ifde‡
CATCH_PLATFORM_MAC


13045 c⁄° * 
ÁûedSåög
() {  "FAILED"; }

13046 c⁄° * 
∑s£dSåög
() {  "PASSED"; }

13048 c⁄° * 
ÁûedSåög
() {  "failed"; }

13049 c⁄° * 
∑s£dSåög
() {  "passed"; }

13053 
	gC©ch
::
Cﬁour
::
Code
 
dimCﬁour
(Ë{  
C©ch
::Cﬁour::
FûeName
; }

13055 
	g°d
::
°rög
 
bŸhOrAŒ
–
°d
::
size_t
 
cou¡
 ) {

13056  
cou¡
 =1 ? 
°d
::
°rög
() :

13057 
cou¡
 == 2 ? "both " : "all " ;

13062 
«me•a˚
 
	gC©ch
 {

13063 
	g«me•a˚
 {

13070 
¥ötTŸÆs
(
°d
::
o°ªam
& 
out
, c⁄° 
TŸÆs
& 
tŸÆs
) {

13071 i‡(
	gtŸÆs
.
	gã°Ca£s
.
tŸÆ
() == 0) {

13072 
out
 << "NoÅestsÑan.";

13073 } i‡(
	gtŸÆs
.
	gã°Ca£s
.
	gÁûed
 =
tŸÆs
.
ã°Ca£s
.
tŸÆ
()) {

13074 
Cﬁour
 
cﬁour
(Cﬁour::
Resu…Eº‹
);

13075 c⁄° 
	g°d
::
°rög
 
quÆify_as£πi⁄s_Áûed
 =

13076 
tŸÆs
.
as£πi⁄s
.
Áûed
 =tŸÆs.as£πi⁄s.
tŸÆ
() ?

13077 
bŸhOrAŒ
(
tŸÆs
.
as£πi⁄s
.
Áûed
Ë: 
°d
::
°rög
();

13078 
	gout
 <<

13079 "Faûed " << 
bŸhOrAŒ
(
tŸÆs
.
ã°Ca£s
.
Áûed
)

13080 << 
∂uøli£
(
tŸÆs
.
ã°Ca£s
.
Áûed
, "test case") << ", "

13081 "Áûed " << 
	gquÆify_as£πi⁄s_Áûed
 <<

13082 
∂uøli£
(
tŸÆs
.
as£πi⁄s
.
Áûed
, "assertion") << '.';

13083 } i‡(
	gtŸÆs
.
	gas£πi⁄s
.
tŸÆ
() == 0) {

13084 
out
 <<

13085 "Pas£d " << 
bŸhOrAŒ
(
tŸÆs
.
ã°Ca£s
.
tŸÆ
())

13086 << 
∂uøli£
(
tŸÆs
.
ã°Ca£s
.
tŸÆ
(), "test case")

13088 } i‡(
	gtŸÆs
.
	gas£πi⁄s
.
	gÁûed
) {

13089 
Cﬁour
 
cﬁour
(Cﬁour::
Resu…Eº‹
);

13090 
	gout
 <<

13091 "Faûed " << 
∂uøli£
(
tŸÆs
.
ã°Ca£s
.
Áûed
, "test case") << ", "

13092 "Áûed " << 
∂uøli£
(
tŸÆs
.
as£πi⁄s
.
Áûed
, "assertion") << '.';

13094 
Cﬁour
 
cﬁour
(Cﬁour::
Resu…Suc˚ss
);

13095 
	gout
 <<

13096 "Pas£d " << 
bŸhOrAŒ
(
tŸÆs
.
ã°Ca£s
.
∑s£d
)

13097 << 
∂uøli£
(
tŸÆs
.
ã°Ca£s
.
∑s£d
, "test case") <<

13098 " wôh " << 
∂uøli£
(
tŸÆs
.
as£πi⁄s
.
∑s£d
, "assertion") << '.';

13103 ˛as†
	cAs£πi⁄Pröãr
 {

13104 
	gpublic
:

13105 
As£πi⁄Pröãr
& 
›î©‹
(As£πi⁄Pröã∏c⁄°&Ë
dñëe
;

13106 
As£πi⁄Pröãr
(As£πi⁄Pröã∏c⁄°&Ë
dñëe
;

13107 
As£πi⁄Pröãr
(
°d
::
o°ªam
& 
_°ªam
, 
As£πi⁄Sèts
 c⁄°& 
_°©s
, 
boﬁ
 
_¥ötInfoMesßges
)

13108 : 
°ªam
(
_°ªam
)

13109 , 
ªsu…
(
_°©s
.
as£πi⁄Resu…
)

13110 , 
mesßges
(
_°©s
.
öfoMesßges
)

13111 , 
ôMesßge
(
_°©s
.
öfoMesßges
.
begö
())

13112 , 
¥ötInfoMesßges
(
_¥ötInfoMesßges
) {}

13114 
¥öt
() {

13115 
¥ötSour˚Info
();

13117 
	gôMesßge
 = 
mesßges
.
begö
();

13119 
	gªsu…
.
gëResu…Ty≥
()) {

13120 
	gResu…Was
::
Ok
:

13121 
¥ötResu…Ty≥
(
Cﬁour
::
Resu…Suc˚ss
, 
∑s£dSåög
());

13122 
¥ötOrigöÆEx¥essi⁄
();

13123 
¥ötRec⁄°ru˘edEx¥essi⁄
();

13124 i‡(!
	gªsu…
.
hasEx¥essi⁄
())

13125 
¥ötRemaöögMesßges
(
Cﬁour
::
N⁄e
);

13127 
¥ötRemaöögMesßges
();

13129 
	gResu…Was
::
Ex¥essi⁄Faûed
:

13130 i‡(
ªsu…
.
isOk
())

13131 
¥ötResu…Ty≥
(
Cﬁour
::
Resu…Suc˚ss
, 
ÁûedSåög
(Ë+ 
°d
::
°rög
(" - but was ok"));

13133 
¥ötResu…Ty≥
(
Cﬁour
::
Eº‹
, 
ÁûedSåög
());

13134 
¥ötOrigöÆEx¥essi⁄
();

13135 
¥ötRec⁄°ru˘edEx¥essi⁄
();

13136 
¥ötRemaöögMesßges
();

13138 
	gResu…Was
::
ThªwEx˚±i⁄
:

13139 
¥ötResu…Ty≥
(
Cﬁour
::
Eº‹
, 
ÁûedSåög
());

13140 
¥ötIssue
("unexpectedÉxception with message:");

13141 
¥ötMesßge
();

13142 
¥ötEx¥essi⁄Was
();

13143 
¥ötRemaöögMesßges
();

13145 
	gResu…Was
::
F©ÆEº‹C⁄dôi⁄
:

13146 
¥ötResu…Ty≥
(
Cﬁour
::
Eº‹
, 
ÁûedSåög
());

13147 
¥ötIssue
("fatalÉrror condition with message:");

13148 
¥ötMesßge
();

13149 
¥ötEx¥essi⁄Was
();

13150 
¥ötRemaöögMesßges
();

13152 
	gResu…Was
::
Did¡ThrowEx˚±i⁄
:

13153 
¥ötResu…Ty≥
(
Cﬁour
::
Eº‹
, 
ÁûedSåög
());

13154 
¥ötIssue
("expectedÉxception, gotÇone");

13155 
¥ötEx¥essi⁄Was
();

13156 
¥ötRemaöögMesßges
();

13158 
	gResu…Was
::
Info
:

13159 
¥ötResu…Ty≥
(
Cﬁour
::
N⁄e
, "info");

13160 
¥ötMesßge
();

13161 
¥ötRemaöögMesßges
();

13163 
	gResu…Was
::
W¨nög
:

13164 
¥ötResu…Ty≥
(
Cﬁour
::
N⁄e
, "warning");

13165 
¥ötMesßge
();

13166 
¥ötRemaöögMesßges
();

13168 
	gResu…Was
::
Ex∂icôFaûuª
:

13169 
¥ötResu…Ty≥
(
Cﬁour
::
Eº‹
, 
ÁûedSåög
());

13170 
¥ötIssue
("explicitly");

13171 
¥ötRemaöögMesßges
(
Cﬁour
::
N⁄e
);

13174 
	gResu…Was
::
Unknown
:

13175 
Resu…Was
::
FaûuªBô
:

13176 
Resu…Was
::
Ex˚±i⁄
:

13177 
¥ötResu…Ty≥
(
Cﬁour
::
Eº‹
, "** internalÉrror **");

13182 
	g¥iv©e
:

13183 
¥ötSour˚Info
() const {

13184 
Cﬁour
 
cﬁourGu¨d
(Cﬁour::
FûeName
);

13185 
	g°ªam
 << 
	gªsu…
.
gëSour˚Info
() << ':';

13188 
¥ötResu…Ty≥
(
Cﬁour
::
Code
 
cﬁour
, 
°d
::
°rög
 c⁄°& 
∑ssOrFaû
) const {

13189 i‡(!
∑ssOrFaû
.
em±y
()) {

13191 
Cﬁour
 
cﬁourGu¨d
(
cﬁour
);

13192 
	g°ªam
 << ' ' << 
	g∑ssOrFaû
;

13194 
	g°ªam
 << ':';

13198 
¥ötIssue
(
°d
::
°rög
 c⁄°& 
issue
) const {

13199 
°ªam
 << ' ' << 
issue
;

13202 
¥ötEx¥essi⁄Was
() {

13203 i‡(
	gªsu…
.
hasEx¥essi⁄
()) {

13204 
	g°ªam
 << ';';

13206 
Cﬁour
 
cﬁour
(
dimCﬁour
());

13207 
	g°ªam
 << "Éxpression was:";

13209 
¥ötOrigöÆEx¥essi⁄
();

13213 
¥ötOrigöÆEx¥essi⁄
() const {

13214 i‡(
	gªsu…
.
hasEx¥essi⁄
()) {

13215 
	g°ªam
 << ' ' << 
	gªsu…
.
gëEx¥essi⁄
();

13219 
¥ötRec⁄°ru˘edEx¥essi⁄
() const {

13220 i‡(
	gªsu…
.
hasEx∑ndedEx¥essi⁄
()) {

13222 
Cﬁour
 
cﬁour
(
dimCﬁour
());

13223 
	g°ªam
 << " for: ";

13225 
	g°ªam
 << 
	gªsu…
.
gëEx∑ndedEx¥essi⁄
();

13229 
¥ötMesßge
() {

13230 i‡(
	gôMesßge
 !
mesßges
.
íd
()) {

13231 
°ªam
 << " '" << 
ôMesßge
->
mesßge
 << '\'';

13232 ++
	gôMesßge
;

13236 
¥ötRemaöögMesßges
(
Cﬁour
::
Code
 
cﬁour
 = 
dimCﬁour
()) {

13237 i‡(
ôMesßge
 =
mesßges
.
íd
())

13241 
	g°d
::
ve˘‹
<
MesßgeInfo
>::
c⁄°_ôî©‹
 
ôEnd
 = 
mesßges
.
íd
();

13242 c⁄° 
	g°d
::
size_t
 
N
 = 
°©ic_ˇ°
<
°d
::size_t>(°d::
di°™˚
(
ôMesßge
, 
ôEnd
));

13245 
Cﬁour
 
cﬁourGu¨d
(
cﬁour
);

13246 
	g°ªam
 << " wôh " << 
∂uøli£
(
N
, "message") << ':';

13249 ; 
	gôMesßge
 !
ôEnd
; ) {

13251 i‡(
	g¥ötInfoMesßges
 || 
	gôMesßge
->
	gty≥
 !
Resu…Was
::
Info
) {

13252 
°ªam
 << " '" << 
ôMesßge
->
mesßge
 << '\'';

13253 i‡(++
	gôMesßge
 !
ôEnd
) {

13254 
Cﬁour
 
cﬁourGu¨d
(
dimCﬁour
());

13255 
	g°ªam
 << "ánd";

13261 
	g¥iv©e
:

13262 
°d
::
o°ªam
& 
°ªam
;

13263 
As£πi⁄Resu…
 c⁄°& 
	gªsu…
;

13264 
	g°d
::
ve˘‹
<
MesßgeInfo
> 
mesßges
;

13265 
	g°d
::
ve˘‹
<
MesßgeInfo
>::
c⁄°_ôî©‹
 
ôMesßge
;

13266 
boﬁ
 
	g¥ötInfoMesßges
;

13271 
	g°d
::
°rög
 
Com∑˘Rï‹ãr
::
	$gëDes¸ùti⁄
() {

13273 
	}
}

13275 
Rï‹ãrPª„ªn˚s
 
	gCom∑˘Rï‹ãr
::
	$gëPª„ªn˚s
() const {

13276  
m_ªp‹ãrPªfs
;

13277 
	}
}

13279 
	gCom∑˘Rï‹ãr
::
	$noM©chögTe°Ca£s
–
°d
::
°rög
 c⁄°& 
•ec
 ) {

13280 
°ªam
 << "Nÿã° ca£†m©ched '" << 
•ec
 << '\'' << 
°d
::
ídl
;

13281 
	}
}

13283 
	gCom∑˘Rï‹ãr
::
	$as£πi⁄Sèπög
–
As£πi⁄Info
 c⁄°& ) {
	}
}

13285 
boﬁ
 
Com∑˘Rï‹ãr
::
	$as£πi⁄Ended
–
As£πi⁄Sèts
 c⁄°& 
_as£πi⁄Sèts
 ) {

13286 
As£πi⁄Resu…
 c⁄°& 
ªsu…
 = 
_as£πi⁄Sèts
.
as£πi⁄Resu…
;

13288 
boﬁ
 
¥ötInfoMesßges
 = 
åue
;

13291 if–!
m_c⁄fig
->
	`ö˛udeSuc˚ssfulResu…s
(Ë&& 
ªsu…
.
	`isOk
() ) {

13292 if–
ªsu…
.
	`gëResu…Ty≥
(Ë!
Resu…Was
::
W¨nög
 )

13293  
Ál£
;

13294 
¥ötInfoMesßges
 = 
Ál£
;

13297 
As£πi⁄Pröãr
 
	`¥öãr
–
°ªam
, 
_as£πi⁄Sèts
, 
¥ötInfoMesßges
 );

13298 
¥öãr
.
	`¥öt
();

13300 
°ªam
 << 
°d
::
ídl
;

13301  
åue
;

13302 
	}
}

13304 
	gCom∑˘Rï‹ãr
::
	$£˘i⁄Ended
(
Se˘i⁄Sèts
 c⁄°& 
_£˘i⁄Sèts
) {

13305 i‡(
m_c⁄fig
->
	`showDuøti⁄s
(Ë=
ShowDuøti⁄s
::
Always
) {

13306 
°ªam
 << 
	`gëF‹m©ãdDuøti⁄
(
_£˘i⁄Sèts
.
duøti⁄InSec⁄ds
Ë<< " s: " << _£˘i⁄Sèts.
£˘i⁄Info
.
«me
 << 
°d
::
ídl
;

13308 
	}
}

13310 
	gCom∑˘Rï‹ãr
::
	$ã°RunEnded
–
Te°RunSèts
 c⁄°& 
_ã°RunSèts
 ) {

13311 
	`¥ötTŸÆs
–
°ªam
, 
_ã°RunSèts
.
tŸÆs
 );

13312 
°ªam
 << '\n' << 
°d
::
ídl
;

13313 
SåómögRï‹ãrBa£
::
	`ã°RunEnded
–
_ã°RunSèts
 );

13314 
	}
}

13316 
	gCom∑˘Rï‹ãr
::~
	$Com∑˘Rï‹ãr
(Ë{
	}
}

13318 
CATCH_REGISTER_REPORTER
–"com∑˘", 
Com∑˘Rï‹ãr
 )

13324 
	~<cÊﬂt
>

13325 
	~<c°dio
>

13327 #i‡
deföed
(
_MSC_VER
)

13328 #¥agm®
w¨nög
(
push
)

13329 #¥agm®
w¨nög
(
dißbÀ
:4061)

13334 
«me•a˚
 
	gC©ch
 {

13336 
	g«me•a˚
 {

13339 ˛as†
	cC⁄sﬁeAs£πi⁄Pröãr
 {

13340 
	gpublic
:

13341 
C⁄sﬁeAs£πi⁄Pröãr
& 
›î©‹
(C⁄sﬁeAs£πi⁄Pröã∏c⁄°&Ë
dñëe
;

13342 
C⁄sﬁeAs£πi⁄Pröãr
(C⁄sﬁeAs£πi⁄Pröã∏c⁄°&Ë
dñëe
;

13343 
C⁄sﬁeAs£πi⁄Pröãr
(
°d
::
o°ªam
& 
_°ªam
, 
As£πi⁄Sèts
 c⁄°& 
_°©s
, 
boﬁ
 
_¥ötInfoMesßges
)

13344 : 
°ªam
(
_°ªam
),

13345 
°©s
(
_°©s
),

13346 
ªsu…
(
_°©s
.
as£πi⁄Resu…
),

13347 
cﬁour
(
Cﬁour
::
N⁄e
),

13348 
mesßge
(
ªsu…
.
gëMesßge
()),

13349 
mesßges
(
_°©s
.
öfoMesßges
),

13350 
¥ötInfoMesßges
(
_¥ötInfoMesßges
) {

13351 
	gªsu…
.
gëResu…Ty≥
()) {

13352 
	gResu…Was
::
Ok
:

13353 
cﬁour
 = 
Cﬁour
::
Suc˚ss
;

13354 
	g∑ssOrFaû
 = "PASSED";

13356 i‡(
	g_°©s
.
	göfoMesßges
.
size
() == 1)

13357 
mesßgeLabñ
 = "with message";

13358 i‡(
	g_°©s
.
	göfoMesßges
.
size
() > 1)

13359 
	gmesßgeLabñ
 = "with messages";

13361 
	gResu…Was
::
Ex¥essi⁄Faûed
:

13362 i‡(
ªsu…
.
isOk
()) {

13363 
cﬁour
 = 
Cﬁour
::
Suc˚ss
;

13364 
	g∑ssOrFaû
 = "FAILED - but was ok";

13366 
	gcﬁour
 = 
Cﬁour
::
Eº‹
;

13367 
	g∑ssOrFaû
 = "FAILED";

13369 i‡(
	g_°©s
.
	göfoMesßges
.
size
() == 1)

13370 
mesßgeLabñ
 = "with message";

13371 i‡(
	g_°©s
.
	göfoMesßges
.
size
() > 1)

13372 
	gmesßgeLabñ
 = "with messages";

13374 
	gResu…Was
::
ThªwEx˚±i⁄
:

13375 
cﬁour
 = 
Cﬁour
::
Eº‹
;

13376 
	g∑ssOrFaû
 = "FAILED";

13377 
	gmesßgeLabñ
 = "dueÅo unexpectedÉxception with ";

13378 i‡(
	g_°©s
.
	göfoMesßges
.
size
() == 1)

13379 
mesßgeLabñ
 += "message";

13380 i‡(
	g_°©s
.
	göfoMesßges
.
size
() > 1)

13381 
	gmesßgeLabñ
 += "messages";

13383 
	gResu…Was
::
F©ÆEº‹C⁄dôi⁄
:

13384 
cﬁour
 = 
Cﬁour
::
Eº‹
;

13385 
	g∑ssOrFaû
 = "FAILED";

13386 
	gmesßgeLabñ
 = "dueÅoá fatalÉrror condition";

13388 
	gResu…Was
::
Did¡ThrowEx˚±i⁄
:

13389 
cﬁour
 = 
Cﬁour
::
Eº‹
;

13390 
	g∑ssOrFaû
 = "FAILED";

13391 
	gmesßgeLabñ
 = "becauseÇoÉxception wasÅhrown where one wasÉxpected";

13393 
	gResu…Was
::
Info
:

13394 
mesßgeLabñ
 = "info";

13396 
	gResu…Was
::
W¨nög
:

13397 
mesßgeLabñ
 = "warning";

13399 
	gResu…Was
::
Ex∂icôFaûuª
:

13400 
∑ssOrFaû
 = "FAILED";

13401 
	gcﬁour
 = 
Cﬁour
::
Eº‹
;

13402 i‡(
	g_°©s
.
	göfoMesßges
.
size
() == 1)

13403 
mesßgeLabñ
 = "explicitly with message";

13404 i‡(
	g_°©s
.
	göfoMesßges
.
size
() > 1)

13405 
	gmesßgeLabñ
 = "explicitly with messages";

13408 
	gResu…Was
::
Unknown
:

13409 
Resu…Was
::
FaûuªBô
:

13410 
Resu…Was
::
Ex˚±i⁄
:

13411 
∑ssOrFaû
 = "** internalÉrror **";

13412 
	gcﬁour
 = 
Cﬁour
::
Eº‹
;

13417 
¥öt
() const {

13418 
¥ötSour˚Info
();

13419 i‡(
	g°©s
.
	gtŸÆs
.
	gas£πi⁄s
.
tŸÆ
() > 0) {

13420 
¥ötResu…Ty≥
();

13421 
¥ötOrigöÆEx¥essi⁄
();

13422 
¥ötRec⁄°ru˘edEx¥essi⁄
();

13424 
	g°ªam
 << '\n';

13426 
¥ötMesßge
();

13429 
	g¥iv©e
:

13430 
¥ötResu…Ty≥
() const {

13431 i‡(!
∑ssOrFaû
.
em±y
()) {

13432 
Cﬁour
 
cﬁourGu¨d
(
cﬁour
);

13433 
	g°ªam
 << 
	g∑ssOrFaû
 << ":\n";

13436 
¥ötOrigöÆEx¥essi⁄
() const {

13437 i‡(
	gªsu…
.
hasEx¥essi⁄
()) {

13438 
Cﬁour
 
cﬁourGu¨d
(Cﬁour::
OrigöÆEx¥essi⁄
);

13439 
	g°ªam
 << " ";

13440 
	g°ªam
 << 
	gªsu…
.
gëEx¥essi⁄InMa¸o
();

13441 
	g°ªam
 << '\n';

13444 
¥ötRec⁄°ru˘edEx¥essi⁄
() const {

13445 i‡(
	gªsu…
.
hasEx∑ndedEx¥essi⁄
()) {

13446 
	g°ªam
 << "withÉxpansion:\n";

13447 
Cﬁour
 
cﬁourGu¨d
(Cﬁour::
Rec⁄°ru˘edEx¥essi⁄
);

13448 
	g°ªam
 << 
Cﬁumn
(
ªsu…
.
gëEx∑ndedEx¥essi⁄
()).
ödít
(2) << '\n';

13451 
¥ötMesßge
() const {

13452 i‡(!
	gmesßgeLabñ
.
em±y
())

13453 
	g°ªam
 << 
	gmesßgeLabñ
 << ':' << '\n';

13454 autÿc⁄°& 
	gmsg
 : 
mesßges
) {

13456 i‡(
¥ötInfoMesßges
 || 
msg
.
ty≥
 !
Resu…Was
::
Info
)

13457 
°ªam
 << 
Cﬁumn
(
msg
.
mesßge
).
ödít
(2) << '\n';

13460 
¥ötSour˚Info
() const {

13461 
Cﬁour
 
cﬁourGu¨d
(Cﬁour::
FûeName
);

13462 
	g°ªam
 << 
	gªsu…
.
gëSour˚Info
() << ": ";

13465 
	g°d
::
o°ªam
& 
°ªam
;

13466 
As£πi⁄Sèts
 c⁄°& 
	g°©s
;

13467 
As£πi⁄Resu…
 c⁄°& 
	gªsu…
;

13468 
	gCﬁour
::
Code
 
cﬁour
;

13469 
	g°d
::
°rög
 
∑ssOrFaû
;

13470 
	g°d
::
°rög
 
mesßgeLabñ
;

13471 
	g°d
::
°rög
 
mesßge
;

13472 
	g°d
::
ve˘‹
<
MesßgeInfo
> 
mesßges
;

13473 
boﬁ
 
	g¥ötInfoMesßges
;

13476 
	g°d
::
size_t
 
makeR©io
(
°d
::size_à
numbî
, std::size_à
tŸÆ
) {

13477 
°d
::
size_t
 
øtio
 = 
tŸÆ
 > 0 ? 
CATCH_CONFIG_CONSOLE_WIDTH
 * 
numbî
 /Åotal : 0;

13478  (
	gøtio
 =0 && 
numbî
 > 0Ë? 1 : 
øtio
;

13481 
	g°d
::
size_t
& 
födMax
(
°d
::size_t& 
i
, std::size_t& 
j
, std::size_t& 
k
) {

13482 i‡(
i
 > 
j
 && i > 
k
)

13483  
i
;

13484 i‡(
	gj
 > 
	gk
)

13485  
	gj
;

13487  
	gk
;

13490 
	sCﬁumnInfo
 {

13491 
	eJu°ifiˇti⁄
 { 
	gLe·
, 
	gRight
 };

13492 
	g°d
::
°rög
 
«me
;

13493 
	gwidth
;

13494 
Ju°ifiˇti⁄
 
	gju°ifiˇti⁄
;

13496 
	sCﬁumnBªak
 {};

13497 
	sRowBªak
 {};

13499 ˛as†
	cDuøti⁄
 {

13500 ˛as†
	cUnô
 {

13501 
	gAuto
,

13502 
	gN™o£c⁄ds
,

13503 
	gMi¸o£c⁄ds
,

13504 
	gMûli£c⁄ds
,

13505 
	gSec⁄ds
,

13506 
	gMöuãs


13508 c⁄° 
uöt64_t
 
	gs_«no£c⁄dsInAMi¸o£c⁄d
 = 1000;

13509 c⁄° 
uöt64_t
 
	gs_«no£c⁄dsInAMûli£c⁄d
 = 1000 * 
s_«no£c⁄dsInAMi¸o£c⁄d
;

13510 c⁄° 
uöt64_t
 
	gs_«no£c⁄dsInASec⁄d
 = 1000 * 
s_«no£c⁄dsInAMûli£c⁄d
;

13511 c⁄° 
uöt64_t
 
	gs_«no£c⁄dsInAMöuã
 = 60 * 
s_«no£c⁄dsInASec⁄d
;

13513 
uöt64_t
 
	gm_öN™o£c⁄ds
;

13514 
Unô
 
	gm_unôs
;

13516 
	gpublic
:

13517 
ex∂icô
 
Duøti⁄
(
uöt64_t
 
öN™o£c⁄ds
, 
Unô
 
unôs
 = Unô::
Auto
)

13518 : 
m_öN™o£c⁄ds
(
öN™o£c⁄ds
),

13519 
m_unôs
(
unôs
) {

13520 i‡(
	gm_unôs
 =
Unô
::
Auto
) {

13521 i‡(
m_öN™o£c⁄ds
 < 
s_«no£c⁄dsInAMi¸o£c⁄d
)

13522 
m_unôs
 = 
Unô
::
N™o£c⁄ds
;

13523 i‡(
	gm_öN™o£c⁄ds
 < 
	gs_«no£c⁄dsInAMûli£c⁄d
)

13524 
	gm_unôs
 = 
Unô
::
Mi¸o£c⁄ds
;

13525 i‡(
	gm_öN™o£c⁄ds
 < 
	gs_«no£c⁄dsInASec⁄d
)

13526 
	gm_unôs
 = 
Unô
::
Mûli£c⁄ds
;

13527 i‡(
	gm_öN™o£c⁄ds
 < 
	gs_«no£c⁄dsInAMöuã
)

13528 
	gm_unôs
 = 
Unô
::
Sec⁄ds
;

13530 
	gm_unôs
 = 
Unô
::
Möuãs
;

13535 autÿ
vÆue
() const -> {

13536 
	gm_unôs
) {

13537 
	gUnô
::
Mi¸o£c⁄ds
:

13538  
m_öN™o£c⁄ds
 / 
°©ic_ˇ°
<>(
s_«no£c⁄dsInAMi¸o£c⁄d
);

13539 
	gUnô
::
Mûli£c⁄ds
:

13540  
m_öN™o£c⁄ds
 / 
°©ic_ˇ°
<>(
s_«no£c⁄dsInAMûli£c⁄d
);

13541 
	gUnô
::
Sec⁄ds
:

13542  
m_öN™o£c⁄ds
 / 
°©ic_ˇ°
<>(
s_«no£c⁄dsInASec⁄d
);

13543 
	gUnô
::
Möuãs
:

13544  
m_öN™o£c⁄ds
 / 
°©ic_ˇ°
<>(
s_«no£c⁄dsInAMöuã
);

13546  
°©ic_ˇ°
<>(
m_öN™o£c⁄ds
);

13549 autÿ
unôsAsSåög
(Ëc⁄° -> 
	g°d
::
°rög
 {

13550 
m_unôs
) {

13551 
Unô
::
N™o£c⁄ds
:

13553 
	gUnô
::
Mi¸o£c⁄ds
:

13555 
	gUnô
::
Mûli£c⁄ds
:

13557 
	gUnô
::
Sec⁄ds
:

13559 
	gUnô
::
Möuãs
:

13566 
‰õnd
áutÿ
	g›î©‹
 << (
	g°d
::
o°ªam
& 
os
, 
Duøti⁄
 c⁄°& 
	gduøti⁄
) -> std::ostream& {

13567  
os
 << 
duøti⁄
.
vÆue
(Ë<< " " << duøti⁄.
unôsAsSåög
();

13572 ˛as†
	cTabÀPröãr
 {

13573 
	g°d
::
o°ªam
& 
m_os
;

13574 
	g°d
::
ve˘‹
<
CﬁumnInfo
> 
m_cﬁumnInfos
;

13575 
	g°d
::
o°rög°ªam
 
m_oss
;

13576 
	gm_cuºítCﬁumn
 = -1;

13577 
boﬁ
 
	gm_isO≥n
 = 
Ál£
;

13579 
	gpublic
:

13580 
TabÀPröãr
–
°d
::
o°ªam
& 
os
, std::
ve˘‹
<
CﬁumnInfo
> 
cﬁumnInfos
 )

13581 : 
m_os
–
os
 ),

13582 
m_cﬁumnInfos
–
°d
::
move
–
cﬁumnInfos
 ) ) {}

13584 autÿ
cﬁumnInfos
(Ëc⁄° -> 
°d
::
ve˘‹
<
CﬁumnInfo
> const& {

13585  
m_cﬁumnInfos
;

13588 
›í
() {

13589 i‡(!
	gm_isO≥n
) {

13590 
	gm_isO≥n
 = 
åue
;

13591 *
	gthis
 << 
RowBªak
();

13592 autÿc⁄°& 
	göfo
 : 
m_cﬁumnInfos
)

13593 *
this
 << 
öfo
.
«me
 << 
CﬁumnBªak
();

13594 *
	gthis
 << 
RowBªak
();

13595 
	gm_os
 << 
	gC©ch
::
gëLöeOfCh¨s
<'-'>() << "\n";

13598 
˛o£
() {

13599 i‡(
	gm_isO≥n
) {

13600 *
	gthis
 << 
RowBªak
();

13601 
	gm_os
 << 
	g°d
::
ídl
;

13602 
	gm_isO≥n
 = 
Ál£
;

13606 
	gãm∂©e
<
ty≥«me
 
	gT
>

13607 
‰õnd
 
	gTabÀPröãr
& 
	g›î©‹
 << (TabÀPröãr& 
	gç
, 
T
 c⁄°& 
	gvÆue
) {

13608 
	gç
.
	gm_oss
 << 
	gvÆue
;

13609  
	gç
;

13612 
‰õnd
 
	gTabÀPröãr
& 
	g›î©‹
 << (TabÀPröãr& 
	gç
, 
	gCﬁumnBªak
) {

13613 autÿ
	gcﬁSå
 = 
ç
.
m_oss
.
°r
();

13615 autÿ
	g°rSize
 = 
C©ch
::
SåögRef
(
cﬁSå
).
numbîOfCh¨a˘îs
();

13616 
	gç
.
	gm_oss
.
°r
("");

13617 
	gç
.
›í
();

13618 i‡(
	gç
.
	gm_cuºítCﬁumn
 =
°©ic_ˇ°
<>(
ç
.
m_cﬁumnInfos
.
size
() - 1)) {

13619 
ç
.
m_cuºítCﬁumn
 = -1;

13620 
	gç
.
	gm_os
 << "\n";

13622 
	gç
.
	gm_cuºítCﬁumn
++;

13624 autÿ
	gcﬁInfo
 = 
ç
.
m_cﬁumnInfos
[ç.
m_cuºítCﬁumn
];

13625 autÿ
	g∑ddög
 = (
°rSize
 + 2 < 
°©ic_ˇ°
<
°d
::
size_t
>(
cﬁInfo
.
width
))

13626 ? 
°d
::
°rög
(
cﬁInfo
.
width
 - (
°rSize
 + 2), ' ')

13627 : 
°d
::
°rög
();

13628 i‡(
	gcﬁInfo
.
	gju°ifiˇti⁄
 =
CﬁumnInfo
::
Le·
)

13629 
ç
.
m_os
 << 
cﬁSå
 << 
∑ddög
 << " ";

13631 
	gç
.
	gm_os
 << 
	g∑ddög
 << 
	gcﬁSå
 << " ";

13632  
	gç
;

13635 
‰õnd
 
	gTabÀPröãr
& 
	g›î©‹
 << (TabÀPröãr& 
	gç
, 
	gRowBªak
) {

13636 i‡(
	gç
.
	gm_cuºítCﬁumn
 > 0) {

13637 
	gç
.
	gm_os
 << "\n";

13638 
	gç
.
	gm_cuºítCﬁumn
 = -1;

13640  
	gç
;

13644 
	gC⁄sﬁeRï‹ãr
::
	$C⁄sﬁeRï‹ãr
(
Rï‹ãrC⁄fig
 c⁄°& 
c⁄fig
)

13645 : 
	`SåómögRï‹ãrBa£
(
c⁄fig
),

13646 
	`m_èbÀPröãr
(
√w
 
	`TabÀPröãr
(
c⁄fig
.
	`°ªam
(),

13648 { "bíchm¨kÇame", 
CATCH_CONFIG_CONSOLE_WIDTH
 - 32, 
CﬁumnInfo
::
Le·
 },

13649 { "ôîs", 8, 
CﬁumnInfo
::
Right
 },

13650 { "ñ≠£dÇs", 14, 
CﬁumnInfo
::
Right
 },

13651 { "avîage", 14, 
CﬁumnInfo
::
Right
 }

13652 
	}
})) {}

13653 
C⁄sﬁeRï‹ãr
::~ConsoleReporter() = ;

13655 
	g°d
::
°rög
 
C⁄sﬁeRï‹ãr
::
	$gëDes¸ùti⁄
() {

13657 
	}
}

13659 
	gC⁄sﬁeRï‹ãr
::
	$noM©chögTe°Ca£s
(
°d
::
°rög
 c⁄°& 
•ec
) {

13660 
°ªam
 << "Nÿã° ca£†m©ched '" << 
•ec
 << '\'' << 
°d
::
ídl
;

13661 
	}
}

13663 
	gC⁄sﬁeRï‹ãr
::
	$as£πi⁄Sèπög
(
As£πi⁄Info
 c⁄°&Ë{
	}
}

13665 
boﬁ
 
C⁄sﬁeRï‹ãr
::
	$as£πi⁄Ended
(
As£πi⁄Sèts
 c⁄°& 
_as£πi⁄Sèts
) {

13666 
As£πi⁄Resu…
 c⁄°& 
ªsu…
 = 
_as£πi⁄Sèts
.
as£πi⁄Resu…
;

13668 
boﬁ
 
ö˛udeResu…s
 = 
m_c⁄fig
->
	`ö˛udeSuc˚ssfulResu…s
(Ë|| !
ªsu…
.
	`isOk
();

13671 i‡(!
ö˛udeResu…s
 && 
ªsu…
.
	`gëResu…Ty≥
(Ë!
Resu…Was
::
W¨nög
)

13672  
Ál£
;

13674 
	`œzyPröt
();

13676 
C⁄sﬁeAs£πi⁄Pröãr
 
	`¥öãr
(
°ªam
, 
_as£πi⁄Sèts
, 
ö˛udeResu…s
);

13677 
¥öãr
.
	`¥öt
();

13678 
°ªam
 << 
°d
::
ídl
;

13679  
åue
;

13680 
	}
}

13682 
	gC⁄sﬁeRï‹ãr
::
	$£˘i⁄Sèπög
(
Se˘i⁄Info
 c⁄°& 
_£˘i⁄Info
) {

13683 
m_hódîPröãd
 = 
Ál£
;

13684 
SåómögRï‹ãrBa£
::
	`£˘i⁄Sèπög
(
_£˘i⁄Info
);

13685 
	}
}

13686 
	gC⁄sﬁeRï‹ãr
::
	$£˘i⁄Ended
(
Se˘i⁄Sèts
 c⁄°& 
_£˘i⁄Sèts
) {

13687 
m_èbÀPröãr
->
	`˛o£
();

13688 i‡(
_£˘i⁄Sèts
.
missögAs£πi⁄s
) {

13689 
	`œzyPröt
();

13690 
Cﬁour
 
	`cﬁour
(Cﬁour::
Resu…Eº‹
);

13691 i‡(
m_£˘i⁄Sèck
.
	`size
() > 1)

13692 
°ªam
 << "\nNoássertions in section";

13694 
°ªam
 << "\nNoássertions inÅest case";

13695 
°ªam
 << " '" << 
_£˘i⁄Sèts
.
£˘i⁄Info
.
«me
 << "'\n" << 
°d
::
ídl
;

13697 i‡(
m_c⁄fig
->
	`showDuøti⁄s
(Ë=
ShowDuøti⁄s
::
Always
) {

13698 
°ªam
 << 
	`gëF‹m©ãdDuøti⁄
(
_£˘i⁄Sèts
.
duøti⁄InSec⁄ds
Ë<< " s: " << _£˘i⁄Sèts.
£˘i⁄Info
.
«me
 << 
°d
::
ídl
;

13700 i‡(
m_hódîPröãd
) {

13701 
m_hódîPröãd
 = 
Ál£
;

13703 
SåómögRï‹ãrBa£
::
	`£˘i⁄Ended
(
_£˘i⁄Sèts
);

13704 
	}
}

13706 
	gC⁄sﬁeRï‹ãr
::
	$bíchm¨kSèπög
(
Bíchm¨kInfo
 c⁄°& 
öfo
) {

13707 
	`œzyPrötWôhoutClosögBíchm¨kTabÀ
();

13709 autÿ
«meCﬁ
 = 
	`Cﬁumn
–
öfo
.
«me
 ).
	`width
–
°©ic_ˇ°
<
°d
::
size_t
>–
m_èbÀPröãr
->
	`cﬁumnInfos
()[0].
width
 - 2 ) );

13711 
boﬁ
 
fú°Löe
 = 
åue
;

13712 autÿ
löe
 : 
«meCﬁ
) {

13713 i‡(!
fú°Löe
)

13714 (*
m_èbÀPröãr
Ë<< 
	`CﬁumnBªak
() << ColumnBreak() << ColumnBreak();

13716 
fú°Löe
 = 
Ál£
;

13718 (*
m_èbÀPröãr
Ë<< 
löe
 << 
	`CﬁumnBªak
();

13720 
	}
}

13721 
	gC⁄sﬁeRï‹ãr
::
	$bíchm¨kEnded
(
Bíchm¨kSèts
 c⁄°& 
°©s
) {

13722 
Duøti⁄
 
	`avîage
(
°©s
.
ñ≠£dTimeInN™o£c⁄ds
 / sèts.
ôî©i⁄s
);

13723 (*
m_èbÀPröãr
)

13724 << 
°©s
.
ôî©i⁄s
 << 
	`CﬁumnBªak
()

13725 << 
°©s
.
ñ≠£dTimeInN™o£c⁄ds
 << 
	`CﬁumnBªak
()

13726 << 
avîage
 << 
	`CﬁumnBªak
();

13727 
	}
}

13729 
	gC⁄sﬁeRï‹ãr
::
	$ã°Ca£Ended
(
Te°Ca£Sèts
 c⁄°& 
_ã°Ca£Sèts
) {

13730 
m_èbÀPröãr
->
	`˛o£
();

13731 
SåómögRï‹ãrBa£
::
	`ã°Ca£Ended
(
_ã°Ca£Sèts
);

13732 
m_hódîPröãd
 = 
Ál£
;

13733 
	}
}

13734 
	gC⁄sﬁeRï‹ãr
::
	$ã°GroupEnded
(
Te°GroupSèts
 c⁄°& 
_ã°GroupSèts
) {

13735 i‡(
cuºítGroupInfo
.
u£d
) {

13736 
	`¥ötSumm¨yDividî
();

13737 
°ªam
 << "Summ¨y f‹ grou∞'" << 
_ã°GroupSèts
.
groupInfo
.
«me
 << "':\n";

13738 
	`¥ötTŸÆs
(
_ã°GroupSèts
.
tŸÆs
);

13739 
°ªam
 << '\n' << 
°d
::
ídl
;

13741 
SåómögRï‹ãrBa£
::
	`ã°GroupEnded
(
_ã°GroupSèts
);

13742 
	}
}

13743 
	gC⁄sﬁeRï‹ãr
::
	$ã°RunEnded
(
Te°RunSèts
 c⁄°& 
_ã°RunSèts
) {

13744 
	`¥ötTŸÆsDividî
(
_ã°RunSèts
.
tŸÆs
);

13745 
	`¥ötTŸÆs
(
_ã°RunSèts
.
tŸÆs
);

13746 
°ªam
 << 
°d
::
ídl
;

13747 
SåómögRï‹ãrBa£
::
	`ã°RunEnded
(
_ã°RunSèts
);

13748 
	}
}

13750 
	gC⁄sﬁeRï‹ãr
::
	$œzyPröt
() {

13752 
m_èbÀPröãr
->
	`˛o£
();

13753 
	`œzyPrötWôhoutClosögBíchm¨kTabÀ
();

13754 
	}
}

13756 
	gC⁄sﬁeRï‹ãr
::
	$œzyPrötWôhoutClosögBíchm¨kTabÀ
() {

13758 i‡(!
cuºítTe°RunInfo
.
u£d
)

13759 
	`œzyPrötRunInfo
();

13760 i‡(!
cuºítGroupInfo
.
u£d
)

13761 
	`œzyPrötGroupInfo
();

13763 i‡(!
m_hódîPröãd
) {

13764 
	`¥ötTe°Ca£AndSe˘i⁄Hódî
();

13765 
m_hódîPröãd
 = 
åue
;

13767 
	}
}

13768 
	gC⁄sﬁeRï‹ãr
::
	$œzyPrötRunInfo
() {

13769 
°ªam
 << '\n' << 
gëLöeOfCh¨s
<'~'>() << '\n';

13770 
Cﬁour
 
	`cﬁour
(Cﬁour::
Sec⁄d¨yText
);

13771 
°ªam
 << 
cuºítTe°RunInfo
->
«me


13772 << " i†®C©ch v" << 
	`libøryVîsi⁄
() << " hostápplication.\n"

13775 i‡(
m_c⁄fig
->
	`∫gSìd
() != 0)

13776 
°ªam
 << "R™dom√s†£ededÅo: " << 
m_c⁄fig
->
	`∫gSìd
() << "\n\n";

13778 
cuºítTe°RunInfo
.
u£d
 = 
åue
;

13779 
	}
}

13780 
	gC⁄sﬁeRï‹ãr
::
	$œzyPrötGroupInfo
() {

13781 i‡(!
cuºítGroupInfo
->
«me
.
	`em±y
(Ë&& cuºítGroupInfo->
groupsCou¡s
 > 1) {

13782 
	`¥ötClo£dHódî
("Group: " + 
cuºítGroupInfo
->
«me
);

13783 
cuºítGroupInfo
.
u£d
 = 
åue
;

13785 
	}
}

13786 
	gC⁄sﬁeRï‹ãr
::
	$¥ötTe°Ca£AndSe˘i⁄Hódî
() {

13787 
	`as£π
(!
m_£˘i⁄Sèck
.
	`em±y
());

13788 
	`¥ötO≥nHódî
(
cuºítTe°Ca£Info
->
«me
);

13790 i‡(
m_£˘i⁄Sèck
.
	`size
() > 1) {

13791 
Cﬁour
 
	`cﬁourGu¨d
(Cﬁour::
Hódîs
);

13794 
ô
 = 
m_£˘i⁄Sèck
.
	`begö
() + 1,

13795 
ôEnd
 = 
m_£˘i⁄Sèck
.
	`íd
();

13796 ; 
ô
 !
ôEnd
; ++it)

13797 
	`¥ötHódîSåög
(
ô
->
«me
, 2);

13800 
Sour˚LöeInfo
 
löeInfo
 = 
m_£˘i⁄Sèck
.
	`back
().lineInfo;

13802 i‡(!
löeInfo
.
	`em±y
()) {

13803 
°ªam
 << 
gëLöeOfCh¨s
<'-'>() << '\n';

13804 
Cﬁour
 
	`cﬁourGu¨d
(Cﬁour::
FûeName
);

13805 
°ªam
 << 
löeInfo
 << '\n';

13807 
°ªam
 << 
gëLöeOfCh¨s
<'.'>(Ë<< '\n' << 
°d
::
ídl
;

13808 
	}
}

13810 
	gC⁄sﬁeRï‹ãr
::
	$¥ötClo£dHódî
(
°d
::
°rög
 c⁄°& 
_«me
) {

13811 
	`¥ötO≥nHódî
(
_«me
);

13812 
°ªam
 << 
gëLöeOfCh¨s
<'.'>() << '\n';

13813 
	}
}

13814 
	gC⁄sﬁeRï‹ãr
::
	$¥ötO≥nHódî
(
°d
::
°rög
 c⁄°& 
_«me
) {

13815 
°ªam
 << 
gëLöeOfCh¨s
<'-'>() << '\n';

13817 
Cﬁour
 
	`cﬁourGu¨d
(Cﬁour::
Hódîs
);

13818 
	`¥ötHódîSåög
(
_«me
);

13820 
	}
}

13824 
	gC⁄sﬁeRï‹ãr
::
	$¥ötHódîSåög
(
°d
::
°rög
 c⁄°& 
_°rög
, std::
size_t
 
ödít
) {

13825 
°d
::
size_t
 
i
 = 
_°rög
.
	`föd
(": ");

13826 i‡(
i
 !
°d
::
°rög
::
≈os
)

13827 
i
 += 2;

13829 
i
 = 0;

13830 
°ªam
 << 
	`Cﬁumn
(
_°rög
).
	`ödít
(
ödít
 + 
i
).
	`öôülIndít
(indent) << '\n';

13831 
	}
}

13833 
	sSumm¨yCﬁumn
 {

13835 
Summ¨yCﬁumn
–
°d
::
°rög
 
_œbñ
, 
Cﬁour
::
Code
 
_cﬁour
 )

13836 : 
œbñ
–
°d
::
move
–
_œbñ
 ) ),

13837 
cﬁour
–
_cﬁour
 ) {}

13838 
Summ¨yCﬁumn
 
addRow
–
°d
::
size_t
 
cou¡
 ) {

13839 
ReußbÀSåögSåóm
 
rss
;

13840 
	grss
 << 
	gcou¡
;

13841 
	g°d
::
°rög
 
row
 = 
rss
.
°r
();

13842 auto& 
	gﬁdRow
 : 
rows
) {

13843 
ﬁdRow
.
size
(Ë< 
row
.size())

13844 
ﬁdRow
 = ' ' + oldRow;

13845 
	gﬁdRow
.
size
(Ë> 
	grow
.size())

13846 
	grow
 = ' ' + 
row
;

13848 
	grows
.
push_back
(
row
);

13849  *
	gthis
;

13852 
	g°d
::
°rög
 
œbñ
;

13853 
	gCﬁour
::
Code
 
cﬁour
;

13854 
	g°d
::
ve˘‹
<
°d
::
°rög
> 
rows
;

13858 
	gC⁄sﬁeRï‹ãr
::
	$¥ötTŸÆs
–
TŸÆs
 c⁄°& 
tŸÆs
 ) {

13859 i‡(
tŸÆs
.
ã°Ca£s
.
	`tŸÆ
() == 0) {

13860 
°ªam
 << 
	`Cﬁour
(
Cﬁour
::
W¨nög
) << "NoÅestsÑan\n";

13861 } i‡(
tŸÆs
.
as£πi⁄s
.
	`tŸÆ
(Ë> 0 &&ÅŸÆs.
ã°Ca£s
.
	`ÆlPas£d
()) {

13862 
°ªam
 << 
	`Cﬁour
(
Cﬁour
::
Resu…Suc˚ss
) << "AllÅestsÖassed";

13863 
°ªam
 << " ("

13864 << 
	`∂uøli£
(
tŸÆs
.
as£πi⁄s
.
∑s£d
, "assertion") << " in "

13865 << 
	`∂uøli£
(
tŸÆs
.
ã°Ca£s
.
∑s£d
, "test case") << ')'

13869 
°d
::
ve˘‹
<
Summ¨yCﬁumn
> 
cﬁumns
;

13870 
cﬁumns
.
	`push_back
(
	`Summ¨yCﬁumn
("", 
Cﬁour
::
N⁄e
)

13871 .
	`addRow
(
tŸÆs
.
ã°Ca£s
.
	`tŸÆ
())

13872 .
	`addRow
(
tŸÆs
.
as£πi⁄s
.
	`tŸÆ
()));

13873 
cﬁumns
.
	`push_back
(
	`Summ¨yCﬁumn
("∑s£d", 
Cﬁour
::
Suc˚ss
)

13874 .
	`addRow
(
tŸÆs
.
ã°Ca£s
.
∑s£d
)

13875 .
	`addRow
(
tŸÆs
.
as£πi⁄s
.
∑s£d
));

13876 
cﬁumns
.
	`push_back
(
	`Summ¨yCﬁumn
("Áûed", 
Cﬁour
::
Resu…Eº‹
)

13877 .
	`addRow
(
tŸÆs
.
ã°Ca£s
.
Áûed
)

13878 .
	`addRow
(
tŸÆs
.
as£πi⁄s
.
Áûed
));

13879 
cﬁumns
.
	`push_back
(
	`Summ¨yCﬁumn
("Áûedá†ex≥˘ed", 
Cﬁour
::
Resu…Ex≥˘edFaûuª
)

13880 .
	`addRow
(
tŸÆs
.
ã°Ca£s
.
ÁûedButOk
)

13881 .
	`addRow
(
tŸÆs
.
as£πi⁄s
.
ÁûedButOk
));

13883 
	`¥ötSumm¨yRow
("ã° ca£s", 
cﬁumns
, 0);

13884 
	`¥ötSumm¨yRow
("as£πi⁄s", 
cﬁumns
, 1);

13886 
	}
}

13887 
	gC⁄sﬁeRï‹ãr
::
¥ötSumm¨yRow
(
°d
::
°rög
 c⁄°& 
œbñ
, std::
ve˘‹
<
Summ¨yCﬁumn
> c⁄°& 
cﬁs
, std::
size_t
 
row
) {

13888 autÿ
cﬁ
 : 
cﬁs
) {

13889 
°d
::
°rög
 
vÆue
 = 
cﬁ
.
rows
[
row
];

13890 i‡(
	gcﬁ
.
	gœbñ
.
em±y
()) {

13891 
	g°ªam
 << 
	gœbñ
 << ": ";

13892 i‡(
	gvÆue
 != "0")

13893 
°ªam
 << 
vÆue
;

13895 
	g°ªam
 << 
Cﬁour
(Cﬁour::
W¨nög
) << "-Çone -";

13896 } i‡(
	gvÆue
 != "0") {

13897 
°ªam
 << 
Cﬁour
(Cﬁour::
LightGªy
) << " | ";

13898 
	g°ªam
 << 
Cﬁour
(
cﬁ
.
cﬁour
)

13899 << 
	gvÆue
 << ' ' << 
	gcﬁ
.
	gœbñ
;

13902 
	g°ªam
 << '\n';

13905 
	gC⁄sﬁeRï‹ãr
::
	$¥ötTŸÆsDividî
(
TŸÆs
 c⁄°& 
tŸÆs
) {

13906 i‡(
tŸÆs
.
ã°Ca£s
.
	`tŸÆ
() > 0) {

13907 
°d
::
size_t
 
ÁûedR©io
 = 
	`makeR©io
(
tŸÆs
.
ã°Ca£s
.
Áûed
,ÅŸÆs.ã°Ca£s.
	`tŸÆ
());

13908 
°d
::
size_t
 
ÁûedButOkR©io
 = 
	`makeR©io
(
tŸÆs
.
ã°Ca£s
.
ÁûedButOk
,ÅŸÆs.ã°Ca£s.
	`tŸÆ
());

13909 
°d
::
size_t
 
∑s£dR©io
 = 
	`makeR©io
(
tŸÆs
.
ã°Ca£s
.
∑s£d
,ÅŸÆs.ã°Ca£s.
	`tŸÆ
());

13910 
ÁûedR©io
 + 
ÁûedButOkR©io
 + 
∑s£dR©io
 < 
CATCH_CONFIG_CONSOLE_WIDTH
 - 1)

13911 
	`födMax
(
ÁûedR©io
, 
ÁûedButOkR©io
, 
∑s£dR©io
)++;

13912 
ÁûedR©io
 + 
ÁûedButOkR©io
 + 
∑s£dR©io
 > 
CATCH_CONFIG_CONSOLE_WIDTH
 - 1)

13913 
	`födMax
(
ÁûedR©io
, 
ÁûedButOkR©io
, 
∑s£dR©io
)--;

13915 
°ªam
 << 
	`Cﬁour
(
Cﬁour
::
Eº‹
Ë<< 
°d
::
	`°rög
(
ÁûedR©io
, '=');

13916 
°ªam
 << 
	`Cﬁour
(
Cﬁour
::
Resu…Ex≥˘edFaûuª
Ë<< 
°d
::
	`°rög
(
ÁûedButOkR©io
, '=');

13917 i‡(
tŸÆs
.
ã°Ca£s
.
	`ÆlPas£d
())

13918 
°ªam
 << 
	`Cﬁour
(
Cﬁour
::
Resu…Suc˚ss
Ë<< 
°d
::
	`°rög
(
∑s£dR©io
, '=');

13920 
°ªam
 << 
	`Cﬁour
(
Cﬁour
::
Suc˚ss
Ë<< 
°d
::
	`°rög
(
∑s£dR©io
, '=');

13922 
°ªam
 << 
	`Cﬁour
(
Cﬁour
::
W¨nög
Ë<< 
°d
::
	`°rög
(
CATCH_CONFIG_CONSOLE_WIDTH
 - 1, '=');

13924 
°ªam
 << '\n';

13925 
	}
}

13926 
	gC⁄sﬁeRï‹ãr
::
	$¥ötSumm¨yDividî
() {

13927 
°ªam
 << 
gëLöeOfCh¨s
<'-'>() << '\n';

13928 
	}
}

13930 
CATCH_REGISTER_REPORTER
("c⁄sﬁe", 
C⁄sﬁeRï‹ãr
)

13934 #i‡
deföed
(
_MSC_VER
)

13935 #¥agm®
w¨nög
(
p›
)

13940 
	~<ˇs£π
>

13941 
	~<s°ªam
>

13942 
	~<˘ime
>

13943 
	~<Æg‹ôhm
>

13945 
«me•a˚
 
	gC©ch
 {

13947 
	g«me•a˚
 {

13948 
	g°d
::
°rög
 
gëCuºítTime°amp
() {

13951 
time_t
 
øwtime
;

13952 
	g°d
::
time
(&
øwtime
);

13953 autÿc⁄° 
	gtimeSèmpSize
 = ("2017-01-16T17:06:45Z");

13955 #ifde‡
_MSC_VER


13956 
	g°d
::
tm
 
timeInfo
 = {};

13957 
gmtime_s
(&
timeInfo
, &
øwtime
);

13959 
	g°d
::
tm
* 
timeInfo
;

13960 
	gtimeInfo
 = 
°d
::
gmtime
(&
øwtime
);

13963 
	gtimeSèmp
[
timeSèmpSize
];

13964 c⁄° * c⁄° 
	gfmt
 = "%Y-%m-%dT%H:%M:%SZ";

13966 #ifde‡
_MSC_VER


13967 
	g°d
::
°r·ime
(
timeSèmp
, 
timeSèmpSize
, 
fmt
, &
timeInfo
);

13969 
	g°d
::
°r·ime
(
timeSèmp
, 
timeSèmpSize
, 
fmt
, 
timeInfo
);

13971  
	g°d
::
°rög
(
timeSèmp
);

13974 
	g°d
::
°rög
 
fûeNameTag
(c⁄° 
°d
::
ve˘‹
<°d::°rög> &
ègs
) {

13975 autÿ
ô
 = 
°d
::
föd_if
(
begö
(
ègs
),

13976 
íd
(
ègs
),

13977 [] (
°d
::
°rög
 c⁄°& 
èg
Ë{Åag.
‰⁄t
() == '#'; });

13978 i‡(
	gô
 !
ègs
.
íd
())

13979  
ô
->
sub°r
(1);

13980  
	g°d
::
°rög
();

13984 
	gJunôRï‹ãr
::
JunôRï‹ãr
–
Rï‹ãrC⁄fig
 c⁄°& 
_c⁄fig
 )

13985 : 
CumuœtiveRï‹ãrBa£
–
_c⁄fig
 ),

13986 
xml
–
_c⁄fig
.
°ªam
() )

13988 
	gm_ªp‹ãrPªfs
.
	gshouldRedúe˘StdOut
 = 
åue
;

13989 
	gm_ªp‹ãrPªfs
.
	gshouldRï‹tAŒAs£πi⁄s
 = 
åue
;

13992 
	gJunôRï‹ãr
::~
JunôRï‹ãr
() {}

13994 
°d
::
°rög
 
JunôRï‹ãr
::
gëDes¸ùti⁄
() {

13998 
	gJunôRï‹ãr
::
noM©chögTe°Ca£s
–
°d
::
°rög
 const& ) {}

14000 
JunôRï‹ãr
::
ã°RunSèπög
–
Te°RunInfo
 c⁄°& 
runInfo
 ) {

14001 
CumuœtiveRï‹ãrBa£
::
ã°RunSèπög
–
runInfo
 );

14002 
	gxml
.
°¨tEÀmít
( "testsuites" );

14003 if–
	gm_c⁄fig
->
∫gSìd
() != 0 ) {

14004 
xml
.
°¨tEÀmít
( "properties" );

14005 
	gxml
.
sc›edEÀmít
( "property" )

14006 .
wrôeAâribuã
( "name", "random-seed" )

14007 .
wrôeAâribuã
–"vÆue", 
m_c⁄fig
->
∫gSìd
() );

14008 
	gxml
.
ídEÀmít
();

14012 
	gJunôRï‹ãr
::
ã°GroupSèπög
–
GroupInfo
 c⁄°& 
groupInfo
 ) {

14013 
suôeTimî
.
°¨t
();

14014 
	g°dOutF‹Suôe
.
˛ór
();

14015 
	g°dEºF‹Suôe
.
˛ór
();

14016 
	gu√x≥˘edEx˚±i⁄s
 = 0;

14017 
	gCumuœtiveRï‹ãrBa£
::
ã°GroupSèπög
–
groupInfo
 );

14020 
	gJunôRï‹ãr
::
ã°Ca£Sèπög
–
Te°Ca£Info
 c⁄°& 
ã°Ca£Info
 ) {

14021 
m_okToFaû
 = 
ã°Ca£Info
.
okToFaû
();

14024 
boﬁ
 
	gJunôRï‹ãr
::
as£πi⁄Ended
–
As£πi⁄Sèts
 c⁄°& 
as£πi⁄Sèts
 ) {

14025 if–
as£πi⁄Sèts
.
as£πi⁄Resu…
.
gëResu…Ty≥
(Ë=
Resu…Was
::
ThªwEx˚±i⁄
 && !
m_okToFaû
 )

14026 
u√x≥˘edEx˚±i⁄s
++;

14027  
	gCumuœtiveRï‹ãrBa£
::
as£πi⁄Ended
–
as£πi⁄Sèts
 );

14030 
	gJunôRï‹ãr
::
ã°Ca£Ended
–
Te°Ca£Sèts
 c⁄°& 
ã°Ca£Sèts
 ) {

14031 
°dOutF‹Suôe
 +
ã°Ca£Sèts
.
°dOut
;

14032 
	g°dEºF‹Suôe
 +
ã°Ca£Sèts
.
°dEº
;

14033 
	gCumuœtiveRï‹ãrBa£
::
ã°Ca£Ended
–
ã°Ca£Sèts
 );

14036 
	gJunôRï‹ãr
::
ã°GroupEnded
–
Te°GroupSèts
 c⁄°& 
ã°GroupSèts
 ) {

14037 
suôeTime
 = 
suôeTimî
.
gëEœp£dSec⁄ds
();

14038 
	gCumuœtiveRï‹ãrBa£
::
ã°GroupEnded
–
ã°GroupSèts
 );

14039 
wrôeGroup
–*
m_ã°Groups
.
back
(), 
suôeTime
 );

14042 
	gJunôRï‹ãr
::
ã°RunEndedCumuœtive
() {

14043 
xml
.
ídEÀmít
();

14046 
	gJunôRï‹ãr
::
wrôeGroup
–
Te°GroupNode
 c⁄°& 
groupNode
, 
suôeTime
 ) {

14047 
	gXmlWrôî
::
Sc›edEÀmít
 
e
 = 
xml
.
sc›edEÀmít
( "testsuite" );

14048 
Te°GroupSèts
 c⁄°& 
	g°©s
 = 
groupNode
.
vÆue
;

14049 
	gxml
.
wrôeAâribuã
–"«me", 
°©s
.
groupInfo
.
«me
 );

14050 
	gxml
.
wrôeAâribuã
–"îr‹s", 
u√x≥˘edEx˚±i⁄s
 );

14051 
	gxml
.
wrôeAâribuã
–"Áûuªs", 
°©s
.
tŸÆs
.
as£πi⁄s
.
Áûed
-
u√x≥˘edEx˚±i⁄s
 );

14052 
	gxml
.
wrôeAâribuã
–"ã°s", 
°©s
.
tŸÆs
.
as£πi⁄s
.
tŸÆ
() );

14053 
	gxml
.
wrôeAâribuã
( "hostname", "tbd" );

14054 if–
	gm_c⁄fig
->
showDuøti⁄s
(Ë=
ShowDuøti⁄s
::
Nevî
 )

14055 
xml
.
wrôeAâribuã
( "time", "" );

14057 
	gxml
.
wrôeAâribuã
–"time", 
suôeTime
 );

14058 
	gxml
.
wrôeAâribuã
–"time°amp", 
gëCuºítTime°amp
() );

14061 áutÿc⁄°& 
	gchûd
 : 
groupNode
.
chûdªn
 )

14062 
wrôeTe°Ca£
–*
chûd
 );

14064 
	gxml
.
sc›edEÀmít
–"sy°em-out" ).
wrôeText
–
åim
–
°dOutF‹Suôe
 ), 
Ál£
 );

14065 
	gxml
.
sc›edEÀmít
–"sy°em-îr" ).
wrôeText
–
åim
–
°dEºF‹Suôe
 ), 
Ál£
 );

14068 
	gJunôRï‹ãr
::
wrôeTe°Ca£
–
Te°Ca£Node
 c⁄°& 
ã°Ca£Node
 ) {

14069 
Te°Ca£Sèts
 c⁄°& 
°©s
 = 
ã°Ca£Node
.
vÆue
;

14073 
as£π
–
ã°Ca£Node
.
chûdªn
.
size
() == 1 );

14074 
Se˘i⁄Node
 c⁄°& 
	groŸSe˘i⁄
 = *
ã°Ca£Node
.
chûdªn
.
‰⁄t
();

14076 
	g°d
::
°rög
 
˛assName
 = 
°©s
.
ã°Info
.className;

14078 if–
	g˛assName
.
em±y
() ) {

14079 
	g˛assName
 = 
fûeNameTag
(
°©s
.
ã°Info
.
ègs
);

14080 i‡–
	g˛assName
.
em±y
() )

14081 
	g˛assName
 = "global";

14084 i‡–!
	gm_c⁄fig
->
«me
().
em±y
() )

14085 
	g˛assName
 = 
m_c⁄fig
->
«me
(Ë+ "." + 
˛assName
;

14087 
wrôeSe˘i⁄
–
˛assName
, "", 
roŸSe˘i⁄
 );

14090 
	gJunôRï‹ãr
::
wrôeSe˘i⁄
–
°d
::
°rög
 c⁄°& 
˛assName
,

14091 
°d
::
°rög
 c⁄°& 
roŸName
,

14092 
Se˘i⁄Node
 c⁄°& 
£˘i⁄Node
 ) {

14093 
	g°d
::
°rög
 
«me
 = 
åim
–
£˘i⁄Node
.
°©s
.
£˘i⁄Info
.name );

14094 if–!
	groŸName
.
em±y
() )

14095 
	g«me
 = 
roŸName
 + '/' + 
«me
;

14097 if–!
	g£˘i⁄Node
.
	gas£πi⁄s
.
em±y
() ||

14098 !
	g£˘i⁄Node
.
	g°dOut
.
em±y
() ||

14099 !
	g£˘i⁄Node
.
	g°dEº
.
em±y
() ) {

14100 
	gXmlWrôî
::
Sc›edEÀmít
 
e
 = 
xml
.
sc›edEÀmít
( "testcase" );

14101 if–
	g˛assName
.
em±y
() ) {

14102 
	gxml
.
wrôeAâribuã
–"˛as¢ame", 
«me
 );

14103 
	gxml
.
wrôeAâribuã
( "name", "root" );

14106 
	gxml
.
wrôeAâribuã
–"˛as¢ame", 
˛assName
 );

14107 
	gxml
.
wrôeAâribuã
–"«me", 
«me
 );

14109 
	gxml
.
wrôeAâribuã
–"time", ::
C©ch
::
Dëaû
::
°rögify
–
£˘i⁄Node
.
°©s
.
duøti⁄InSec⁄ds
 ) );

14111 
wrôeAs£πi⁄s
–
£˘i⁄Node
 );

14113 if–!
	g£˘i⁄Node
.
	g°dOut
.
em±y
() )

14114 
	gxml
.
sc›edEÀmít
–"sy°em-out" ).
wrôeText
–
åim
–
£˘i⁄Node
.
°dOut
 ), 
Ál£
 );

14115 if–!
	g£˘i⁄Node
.
	g°dEº
.
em±y
() )

14116 
	gxml
.
sc›edEÀmít
–"sy°em-îr" ).
wrôeText
–
åim
–
£˘i⁄Node
.
°dEº
 ), 
Ál£
 );

14118 áutÿc⁄°& 
	gchûdNode
 : 
£˘i⁄Node
.
chûdSe˘i⁄s
 )

14119 if–
˛assName
.
em±y
() )

14120 
wrôeSe˘i⁄
–
«me
, "", *
chûdNode
 );

14122 
wrôeSe˘i⁄
–
˛assName
, 
«me
, *
chûdNode
 );

14125 
	gJunôRï‹ãr
::
wrôeAs£πi⁄s
–
Se˘i⁄Node
 c⁄°& 
£˘i⁄Node
 ) {

14126 áutÿc⁄°& 
as£πi⁄
 : 
£˘i⁄Node
.
as£πi⁄s
 )

14127 
wrôeAs£πi⁄
–
as£πi⁄
 );

14130 
	gJunôRï‹ãr
::
wrôeAs£πi⁄
–
As£πi⁄Sèts
 c⁄°& 
°©s
 ) {

14131 
As£πi⁄Resu…
 c⁄°& 
ªsu…
 = 
°©s
.
as£πi⁄Resu…
;

14132 if–!
	gªsu…
.
isOk
() ) {

14133 
	g°d
::
°rög
 
ñemítName
;

14134  
	gªsu…
.
gëResu…Ty≥
() ) {

14135 
	gResu…Was
::
ThªwEx˚±i⁄
:

14136 
Resu…Was
::
F©ÆEº‹C⁄dôi⁄
:

14137 
ñemítName
 = "error";

14139 
	gResu…Was
::
Ex∂icôFaûuª
:

14140 
ñemítName
 = "failure";

14142 
	gResu…Was
::
Ex¥essi⁄Faûed
:

14143 
ñemítName
 = "failure";

14145 
	gResu…Was
::
Did¡ThrowEx˚±i⁄
:

14146 
ñemítName
 = "failure";

14150 
	gResu…Was
::
Info
:

14151 
Resu…Was
::
W¨nög
:

14152 
Resu…Was
::
Ok
:

14153 
Resu…Was
::
Unknown
:

14154 
Resu…Was
::
FaûuªBô
:

14155 
Resu…Was
::
Ex˚±i⁄
:

14156 
ñemítName
 = "internalError";

14160 
	gXmlWrôî
::
Sc›edEÀmít
 
e
 = 
xml
.
sc›edEÀmít
–
ñemítName
 );

14162 
	gxml
.
wrôeAâribuã
–"mesßge", 
ªsu…
.
gëEx∑ndedEx¥essi⁄
() );

14163 
	gxml
.
wrôeAâribuã
–"ty≥", 
ªsu…
.
gëTe°Ma¸oName
() );

14165 
ReußbÀSåögSåóm
 
	grss
;

14166 if–!
	gªsu…
.
gëMesßge
().
em±y
() )

14167 
	grss
 << 
	gªsu…
.
gëMesßge
() << '\n';

14168 áutÿc⁄°& 
	gmsg
 : 
°©s
.
öfoMesßges
 )

14169 if–
msg
.
ty≥
 =
Resu…Was
::
Info
 )

14170 
rss
 << 
msg
.
mesßge
 << '\n';

14172 
	grss
 << "© " << 
	gªsu…
.
gëSour˚Info
();

14173 
	gxml
.
wrôeText
–
rss
.
°r
(), 
Ál£
 );

14177 
CATCH_REGISTER_REPORTER
–"junô", 
JunôRï‹ãr
 )

14183 
	~<ˇs£π
>

14185 
«me•a˚
 
	gC©ch
 {

14187 
	gLi°íögRï‹ãr
::
Li°íögRï‹ãr
() {

14189 
m_¥e„ªn˚s
.
shouldRï‹tAŒAs£πi⁄s
 = 
åue
;

14192 
	gLi°íögRï‹ãr
::
addLi°íî
–
ISåómögRï‹ãrPå
&& 
li°íî
 ) {

14193 
m_li°íîs
.
push_back
–
°d
::
move
–
li°íî
 ) );

14196 
	gLi°íögRï‹ãr
::
addRï‹ãr
(
ISåómögRï‹ãrPå
&& 
ªp‹ãr
) {

14197 
as£π
(!
m_ªp‹ãr
 && "ListeningÑeporter can wrap only 1ÑealÑeporter");

14198 
	gm_ªp‹ãr
 = 
°d
::
move
–
ªp‹ãr
 );

14199 
	gm_¥e„ªn˚s
.
	gshouldRedúe˘StdOut
 = 
m_ªp‹ãr
->
gëPª„ªn˚s
().
shouldRedúe˘StdOut
;

14202 
Rï‹ãrPª„ªn˚s
 
	gLi°íögRï‹ãr
::
gëPª„ªn˚s
() const {

14203  
m_¥e„ªn˚s
;

14206 
	g°d
::
£t
<
Vîbosôy
> 
Li°íögRï‹ãr
::
gëSuµ‹ãdVîbosôõs
() {

14207  
°d
::
£t
<
Vîbosôy
>{ };

14210 
	gLi°íögRï‹ãr
::
noM©chögTe°Ca£s
–
°d
::
°rög
 c⁄°& 
•ec
 ) {

14211 áutÿc⁄°& 
li°íî
 : 
m_li°íîs
 ) {

14212 
li°íî
->
noM©chögTe°Ca£s
–
•ec
 );

14214 
	gm_ªp‹ãr
->
noM©chögTe°Ca£s
–
•ec
 );

14217 
	gLi°íögRï‹ãr
::
bíchm¨kSèπög
–
Bíchm¨kInfo
 c⁄°& 
bíchm¨kInfo
 ) {

14218 áutÿc⁄°& 
li°íî
 : 
m_li°íîs
 ) {

14219 
li°íî
->
bíchm¨kSèπög
–
bíchm¨kInfo
 );

14221 
	gm_ªp‹ãr
->
bíchm¨kSèπög
–
bíchm¨kInfo
 );

14223 
	gLi°íögRï‹ãr
::
bíchm¨kEnded
–
Bíchm¨kSèts
 c⁄°& 
bíchm¨kSèts
 ) {

14224 áutÿc⁄°& 
li°íî
 : 
m_li°íîs
 ) {

14225 
li°íî
->
bíchm¨kEnded
–
bíchm¨kSèts
 );

14227 
	gm_ªp‹ãr
->
bíchm¨kEnded
–
bíchm¨kSèts
 );

14230 
	gLi°íögRï‹ãr
::
ã°RunSèπög
–
Te°RunInfo
 c⁄°& 
ã°RunInfo
 ) {

14231 áutÿc⁄°& 
li°íî
 : 
m_li°íîs
 ) {

14232 
li°íî
->
ã°RunSèπög
–
ã°RunInfo
 );

14234 
	gm_ªp‹ãr
->
ã°RunSèπög
–
ã°RunInfo
 );

14237 
	gLi°íögRï‹ãr
::
ã°GroupSèπög
–
GroupInfo
 c⁄°& 
groupInfo
 ) {

14238 áutÿc⁄°& 
li°íî
 : 
m_li°íîs
 ) {

14239 
li°íî
->
ã°GroupSèπög
–
groupInfo
 );

14241 
	gm_ªp‹ãr
->
ã°GroupSèπög
–
groupInfo
 );

14244 
	gLi°íögRï‹ãr
::
ã°Ca£Sèπög
–
Te°Ca£Info
 c⁄°& 
ã°Info
 ) {

14245 áutÿc⁄°& 
li°íî
 : 
m_li°íîs
 ) {

14246 
li°íî
->
ã°Ca£Sèπög
–
ã°Info
 );

14248 
	gm_ªp‹ãr
->
ã°Ca£Sèπög
–
ã°Info
 );

14251 
	gLi°íögRï‹ãr
::
£˘i⁄Sèπög
–
Se˘i⁄Info
 c⁄°& 
£˘i⁄Info
 ) {

14252 áutÿc⁄°& 
li°íî
 : 
m_li°íîs
 ) {

14253 
li°íî
->
£˘i⁄Sèπög
–
£˘i⁄Info
 );

14255 
	gm_ªp‹ãr
->
£˘i⁄Sèπög
–
£˘i⁄Info
 );

14258 
	gLi°íögRï‹ãr
::
as£πi⁄Sèπög
–
As£πi⁄Info
 c⁄°& 
as£πi⁄Info
 ) {

14259 áutÿc⁄°& 
li°íî
 : 
m_li°íîs
 ) {

14260 
li°íî
->
as£πi⁄Sèπög
–
as£πi⁄Info
 );

14262 
	gm_ªp‹ãr
->
as£πi⁄Sèπög
–
as£πi⁄Info
 );

14266 
boﬁ
 
	gLi°íögRï‹ãr
::
as£πi⁄Ended
–
As£πi⁄Sèts
 c⁄°& 
as£πi⁄Sèts
 ) {

14267 áutÿc⁄°& 
li°íî
 : 
m_li°íîs
 ) {

14268 
°©ic_ˇ°
<>–
li°íî
->
as£πi⁄Ended
–
as£πi⁄Sèts
 ) );

14270  
	gm_ªp‹ãr
->
as£πi⁄Ended
–
as£πi⁄Sèts
 );

14273 
	gLi°íögRï‹ãr
::
£˘i⁄Ended
–
Se˘i⁄Sèts
 c⁄°& 
£˘i⁄Sèts
 ) {

14274 áutÿc⁄°& 
li°íî
 : 
m_li°íîs
 ) {

14275 
li°íî
->
£˘i⁄Ended
–
£˘i⁄Sèts
 );

14277 
	gm_ªp‹ãr
->
£˘i⁄Ended
–
£˘i⁄Sèts
 );

14280 
	gLi°íögRï‹ãr
::
ã°Ca£Ended
–
Te°Ca£Sèts
 c⁄°& 
ã°Ca£Sèts
 ) {

14281 áutÿc⁄°& 
li°íî
 : 
m_li°íîs
 ) {

14282 
li°íî
->
ã°Ca£Ended
–
ã°Ca£Sèts
 );

14284 
	gm_ªp‹ãr
->
ã°Ca£Ended
–
ã°Ca£Sèts
 );

14287 
	gLi°íögRï‹ãr
::
ã°GroupEnded
–
Te°GroupSèts
 c⁄°& 
ã°GroupSèts
 ) {

14288 áutÿc⁄°& 
li°íî
 : 
m_li°íîs
 ) {

14289 
li°íî
->
ã°GroupEnded
–
ã°GroupSèts
 );

14291 
	gm_ªp‹ãr
->
ã°GroupEnded
–
ã°GroupSèts
 );

14294 
	gLi°íögRï‹ãr
::
ã°RunEnded
–
Te°RunSèts
 c⁄°& 
ã°RunSèts
 ) {

14295 áutÿc⁄°& 
li°íî
 : 
m_li°íîs
 ) {

14296 
li°íî
->
ã°RunEnded
–
ã°RunSèts
 );

14298 
	gm_ªp‹ãr
->
ã°RunEnded
–
ã°RunSèts
 );

14301 
	gLi°íögRï‹ãr
::
skùTe°
–
Te°Ca£Info
 c⁄°& 
ã°Info
 ) {

14302 áutÿc⁄°& 
li°íî
 : 
m_li°íîs
 ) {

14303 
li°íî
->
skùTe°
–
ã°Info
 );

14305 
	gm_ªp‹ãr
->
skùTe°
–
ã°Info
 );

14308 
boﬁ
 
	gLi°íögRï‹ãr
::
isMu…i
() const {

14309  
åue
;

14316 #i‡
deföed
(
_MSC_VER
)

14317 #¥agm®
w¨nög
(
push
)

14318 #¥agm®
w¨nög
(
dißbÀ
:4061)

14323 
«me•a˚
 
	gC©ch
 {

14324 
	gXmlRï‹ãr
::
XmlRï‹ãr
–
Rï‹ãrC⁄fig
 c⁄°& 
_c⁄fig
 )

14325 : 
SåómögRï‹ãrBa£
–
_c⁄fig
 ),

14326 
m_xml
(
_c⁄fig
.
°ªam
())

14328 
	gm_ªp‹ãrPªfs
.
	gshouldRedúe˘StdOut
 = 
åue
;

14329 
	gm_ªp‹ãrPªfs
.
	gshouldRï‹tAŒAs£πi⁄s
 = 
åue
;

14332 
	gXmlRï‹ãr
::~
XmlRï‹ãr
() = ;

14334 
	g°d
::
°rög
 
XmlRï‹ãr
::
gëDes¸ùti⁄
() {

14338 
	g°d
::
°rög
 
XmlRï‹ãr
::
gëStyÀshìtRef
() const {

14339  
°d
::
°rög
();

14342 
	gXmlRï‹ãr
::
wrôeSour˚Info
–
Sour˚LöeInfo
 c⁄°& 
sour˚Info
 ) {

14343 
m_xml


14344 .
wrôeAâribuã
–"fûíame", 
sour˚Info
.
fûe
 )

14345 .
wrôeAâribuã
–"löe", 
sour˚Info
.
löe
 );

14348 
	gXmlRï‹ãr
::
noM©chögTe°Ca£s
–
°d
::
°rög
 c⁄°& 
s
 ) {

14349 
SåómögRï‹ãrBa£
::
noM©chögTe°Ca£s
–
s
 );

14352 
	gXmlRï‹ãr
::
ã°RunSèπög
–
Te°RunInfo
 c⁄°& 
ã°Info
 ) {

14353 
SåómögRï‹ãrBa£
::
ã°RunSèπög
–
ã°Info
 );

14354 
	g°d
::
°rög
 
°yÀshìtRef
 = 
gëStyÀshìtRef
();

14355 if–!
	g°yÀshìtRef
.
em±y
() )

14356 
	gm_xml
.
wrôeStyÀshìtRef
–
°yÀshìtRef
 );

14357 
	gm_xml
.
°¨tEÀmít
( "Catch" );

14358 if–!
	gm_c⁄fig
->
«me
().
em±y
() )

14359 
	gm_xml
.
wrôeAâribuã
–"«me", 
m_c⁄fig
->
«me
() );

14360 if–
	gm_c⁄fig
->
∫gSìd
() != 0 )

14361 
m_xml
.
sc›edEÀmít
( "Randomness" )

14362 .
wrôeAâribuã
–"£ed", 
m_c⁄fig
->
∫gSìd
() );

14365 
	gXmlRï‹ãr
::
ã°GroupSèπög
–
GroupInfo
 c⁄°& 
groupInfo
 ) {

14366 
SåómögRï‹ãrBa£
::
ã°GroupSèπög
–
groupInfo
 );

14367 
	gm_xml
.
°¨tEÀmít
( "Group" )

14368 .
wrôeAâribuã
–"«me", 
groupInfo
.
«me
 );

14371 
	gXmlRï‹ãr
::
ã°Ca£Sèπög
–
Te°Ca£Info
 c⁄°& 
ã°Info
 ) {

14372 
SåómögRï‹ãrBa£
::
ã°Ca£Sèπög
(
ã°Info
);

14373 
	gm_xml
.
°¨tEÀmít
( "TestCase" )

14374 .
wrôeAâribuã
–"«me", 
åim
–
ã°Info
.
«me
 ) )

14375 .
wrôeAâribuã
–"des¸ùti⁄", 
ã°Info
.
des¸ùti⁄
 )

14376 .
wrôeAâribuã
–"ègs", 
ã°Info
.
ègsAsSåög
() );

14378 
wrôeSour˚Info
–
ã°Info
.
löeInfo
 );

14380 i‡–
	gm_c⁄fig
->
showDuøti⁄s
(Ë=
ShowDuøti⁄s
::
Always
 )

14381 
m_ã°Ca£Timî
.
°¨t
();

14382 
	gm_xml
.
ísuªTagClo£d
();

14385 
	gXmlRï‹ãr
::
£˘i⁄Sèπög
–
Se˘i⁄Info
 c⁄°& 
£˘i⁄Info
 ) {

14386 
SåómögRï‹ãrBa£
::
£˘i⁄Sèπög
–
£˘i⁄Info
 );

14387 if–
	gm_£˘i⁄Dïth
++ > 0 ) {

14388 
	gm_xml
.
°¨tEÀmít
( "Section" )

14389 .
wrôeAâribuã
–"«me", 
åim
–
£˘i⁄Info
.
«me
 ) );

14390 
wrôeSour˚Info
–
£˘i⁄Info
.
löeInfo
 );

14391 
	gm_xml
.
ísuªTagClo£d
();

14395 
	gXmlRï‹ãr
::
as£πi⁄Sèπög
–
As£πi⁄Info
 const& ) { }

14397 
boﬁ
 
XmlRï‹ãr
::
as£πi⁄Ended
–
As£πi⁄Sèts
 c⁄°& 
as£πi⁄Sèts
 ) {

14399 
As£πi⁄Resu…
 c⁄°& 
ªsu…
 = 
as£πi⁄Sèts
.
as£πi⁄Resu…
;

14401 
boﬁ
 
	gö˛udeResu…s
 = 
m_c⁄fig
->
ö˛udeSuc˚ssfulResu…s
(Ë|| !
ªsu…
.
isOk
();

14403 if–
	gö˛udeResu…s
 || 
	gªsu…
.
gëResu…Ty≥
(Ë=
Resu…Was
::
W¨nög
 ) {

14405 áutÿc⁄°& 
msg
 : 
as£πi⁄Sèts
.
öfoMesßges
 ) {

14406 if–
msg
.
ty≥
 =
Resu…Was
::
Info
 && 
ö˛udeResu…s
 ) {

14407 
m_xml
.
sc›edEÀmít
( "Info" )

14408 .
wrôeText
–
msg
.
mesßge
 );

14409 } i‡–
	gmsg
.
	gty≥
 =
Resu…Was
::
W¨nög
 ) {

14410 
m_xml
.
sc›edEÀmít
( "Warning" )

14411 .
wrôeText
–
msg
.
mesßge
 );

14417 if–!
	gö˛udeResu…s
 && 
	gªsu…
.
gëResu…Ty≥
(Ë!
Resu…Was
::
W¨nög
 )

14418  
åue
;

14421 if–
	gªsu…
.
hasEx¥essi⁄
() ) {

14422 
	gm_xml
.
°¨tEÀmít
( "Expression" )

14423 .
wrôeAâribuã
–"suc˚ss", 
ªsu…
.
suc˚eded
() )

14424 .
wrôeAâribuã
–"ty≥", 
ªsu…
.
gëTe°Ma¸oName
() );

14426 
wrôeSour˚Info
–
ªsu…
.
gëSour˚Info
() );

14428 
	gm_xml
.
sc›edEÀmít
( "Original" )

14429 .
wrôeText
–
ªsu…
.
gëEx¥essi⁄
() );

14430 
	gm_xml
.
sc›edEÀmít
( "Expanded" )

14431 .
wrôeText
–
ªsu…
.
gëEx∑ndedEx¥essi⁄
() );

14435  
	gªsu…
.
gëResu…Ty≥
() ) {

14436 
	gResu…Was
::
ThªwEx˚±i⁄
:

14437 
m_xml
.
°¨tEÀmít
( "Exception" );

14438 
wrôeSour˚Info
–
ªsu…
.
gëSour˚Info
() );

14439 
	gm_xml
.
wrôeText
–
ªsu…
.
gëMesßge
() );

14440 
	gm_xml
.
ídEÀmít
();

14442 
	gResu…Was
::
F©ÆEº‹C⁄dôi⁄
:

14443 
m_xml
.
°¨tEÀmít
( "FatalErrorCondition" );

14444 
wrôeSour˚Info
–
ªsu…
.
gëSour˚Info
() );

14445 
	gm_xml
.
wrôeText
–
ªsu…
.
gëMesßge
() );

14446 
	gm_xml
.
ídEÀmít
();

14448 
	gResu…Was
::
Info
:

14449 
m_xml
.
sc›edEÀmít
( "Info" )

14450 .
wrôeText
–
ªsu…
.
gëMesßge
() );

14452 
	gResu…Was
::
W¨nög
:

14455 
	gResu…Was
::
Ex∂icôFaûuª
:

14456 
m_xml
.
°¨tEÀmít
( "Failure" );

14457 
wrôeSour˚Info
–
ªsu…
.
gëSour˚Info
() );

14458 
	gm_xml
.
wrôeText
–
ªsu…
.
gëMesßge
() );

14459 
	gm_xml
.
ídEÀmít
();

14465 if–
	gªsu…
.
hasEx¥essi⁄
() )

14466 
	gm_xml
.
ídEÀmít
();

14468  
	gåue
;

14471 
	gXmlRï‹ãr
::
£˘i⁄Ended
–
Se˘i⁄Sèts
 c⁄°& 
£˘i⁄Sèts
 ) {

14472 
SåómögRï‹ãrBa£
::
£˘i⁄Ended
–
£˘i⁄Sèts
 );

14473 if–--
	gm_£˘i⁄Dïth
 > 0 ) {

14474 
	gXmlWrôî
::
Sc›edEÀmít
 
e
 = 
m_xml
.
sc›edEÀmít
( "OverallResults" );

14475 
	ge
.
wrôeAâribuã
–"suc˚s£s", 
£˘i⁄Sèts
.
as£πi⁄s
.
∑s£d
 );

14476 
	ge
.
wrôeAâribuã
–"Áûuªs", 
£˘i⁄Sèts
.
as£πi⁄s
.
Áûed
 );

14477 
	ge
.
wrôeAâribuã
–"ex≥˘edFaûuªs", 
£˘i⁄Sèts
.
as£πi⁄s
.
ÁûedButOk
 );

14479 i‡–
	gm_c⁄fig
->
showDuøti⁄s
(Ë=
ShowDuøti⁄s
::
Always
 )

14480 
e
.
wrôeAâribuã
–"duøti⁄InSec⁄ds", 
£˘i⁄Sèts
.
duøti⁄InSec⁄ds
 );

14482 
	gm_xml
.
ídEÀmít
();

14486 
	gXmlRï‹ãr
::
ã°Ca£Ended
–
Te°Ca£Sèts
 c⁄°& 
ã°Ca£Sèts
 ) {

14487 
SåómögRï‹ãrBa£
::
ã°Ca£Ended
–
ã°Ca£Sèts
 );

14488 
	gXmlWrôî
::
Sc›edEÀmít
 
e
 = 
m_xml
.
sc›edEÀmít
( "OverallResult" );

14489 
	ge
.
wrôeAâribuã
–"suc˚ss", 
ã°Ca£Sèts
.
tŸÆs
.
as£πi⁄s
.
ÆlOk
() );

14491 i‡–
	gm_c⁄fig
->
showDuøti⁄s
(Ë=
ShowDuøti⁄s
::
Always
 )

14492 
e
.
wrôeAâribuã
–"duøti⁄InSec⁄ds", 
m_ã°Ca£Timî
.
gëEœp£dSec⁄ds
() );

14494 if–!
	gã°Ca£Sèts
.
	g°dOut
.
em±y
() )

14495 
	gm_xml
.
sc›edEÀmít
–"StdOut" ).
wrôeText
–
åim
–
ã°Ca£Sèts
.
°dOut
 ), 
Ál£
 );

14496 if–!
	gã°Ca£Sèts
.
	g°dEº
.
em±y
() )

14497 
	gm_xml
.
sc›edEÀmít
–"StdEº" ).
wrôeText
–
åim
–
ã°Ca£Sèts
.
°dEº
 ), 
Ál£
 );

14499 
	gm_xml
.
ídEÀmít
();

14502 
	gXmlRï‹ãr
::
ã°GroupEnded
–
Te°GroupSèts
 c⁄°& 
ã°GroupSèts
 ) {

14503 
SåómögRï‹ãrBa£
::
ã°GroupEnded
–
ã°GroupSèts
 );

14505 
	gm_xml
.
sc›edEÀmít
( "OverallResults" )

14506 .
wrôeAâribuã
–"suc˚s£s", 
ã°GroupSèts
.
tŸÆs
.
as£πi⁄s
.
∑s£d
 )

14507 .
wrôeAâribuã
–"Áûuªs", 
ã°GroupSèts
.
tŸÆs
.
as£πi⁄s
.
Áûed
 )

14508 .
wrôeAâribuã
–"ex≥˘edFaûuªs", 
ã°GroupSèts
.
tŸÆs
.
as£πi⁄s
.
ÁûedButOk
 );

14509 
	gm_xml
.
ídEÀmít
();

14512 
	gXmlRï‹ãr
::
ã°RunEnded
–
Te°RunSèts
 c⁄°& 
ã°RunSèts
 ) {

14513 
SåómögRï‹ãrBa£
::
ã°RunEnded
–
ã°RunSèts
 );

14514 
	gm_xml
.
sc›edEÀmít
( "OverallResults" )

14515 .
wrôeAâribuã
–"suc˚s£s", 
ã°RunSèts
.
tŸÆs
.
as£πi⁄s
.
∑s£d
 )

14516 .
wrôeAâribuã
–"Áûuªs", 
ã°RunSèts
.
tŸÆs
.
as£πi⁄s
.
Áûed
 )

14517 .
wrôeAâribuã
–"ex≥˘edFaûuªs", 
ã°RunSèts
.
tŸÆs
.
as£πi⁄s
.
ÁûedButOk
 );

14518 
	gm_xml
.
ídEÀmít
();

14521 
CATCH_REGISTER_REPORTER
–"xml", 
XmlRï‹ãr
 )

14525 #i‡
deföed
(
_MSC_VER
)

14526 #¥agm®
w¨nög
(
p›
)

14530 
«me•a˚
 
	gC©ch
 {

14531 
LókDëe˘‹
 
	gÀakDëe˘‹
;

14534 #ifde‡
__˛™g__


14535 #¥agm®
˛™g
 
dügno°ic
 
p›


14541 #ifde‡
CATCH_CONFIG_MAIN


14544 #i‚de‡
__OBJC__


14546 #i‡
deföed
(
CATCH_CONFIG_WCHAR
Ë&& deföed(
WIN32
Ë&& deföed(
_UNICODE
Ë&& !deföed(
DO_NOT_USE_WMAIN
)

14548 "C" 
	$wmaö
 (
¨gc
, 
wch¨_t
 * 
¨gv
[], wchar_t * []) {

14551 
	$maö
 (
¨gc
, * 
¨gv
[]) {

14554  
C©ch
::
	`Sessi⁄
().
	`run
–
¨gc
, 
¨gv
 );

14555 
	}
}

14560 
	$maö
 (
¨gc
, * c⁄° 
¨gv
[]) {

14561 #i‡!
CATCH_ARC_ENABLED


14562 
NSAut‹ñó£Poﬁ
 * 
poﬁ
 = [[NSAut‹ñó£Poﬁ 
Æloc
] 
öô
];

14565 
C©ch
::
	`ªgi°îTe°Mëhods
();

14566 
ªsu…
 = 
C©ch
::
	`Sessi⁄
().
	`run
–
¨gc
, (**)
¨gv
 );

14568 #i‡!
CATCH_ARC_ENABLED


14569 [
poﬁ
 
døö
];

14572  
ªsu…
;

14573 
	}
}

14580 #i‡!
deföed
(
CATCH_CONFIG_IMPL_ONLY
)

14582 #ifde‡
CLARA_CONFIG_MAIN_NOT_DEFINED


14583 #unde‡
CLARA_CONFIG_MAIN


14586 #i‡!
deföed
(
CATCH_CONFIG_DISABLE
)

14589 #ifde‡
CATCH_CONFIG_PREFIX_ALL


14591 
	#CATCH_REQUIRE
–... ) 
	`INTERNAL_CATCH_TEST
–"CATCH_REQUIRE", 
C©ch
::
Resu…Di•osôi⁄
::
N‹mÆ
, 
__VA_ARGS__
 )

	)

14592 
	#CATCH_REQUIRE_FALSE
–... ) 
	`INTERNAL_CATCH_TEST
–"CATCH_REQUIRE_FALSE", 
C©ch
::
Resu…Di•osôi⁄
::
N‹mÆ
 | C©ch::Resu…Di•osôi⁄::
FÆ£Te°
, 
__VA_ARGS__
 )

	)

14594 
	#CATCH_REQUIRE_THROWS
–... ) 
	`INTERNAL_CATCH_THROWS
–"CATCH_REQUIRE_THROWS", 
C©ch
::
Resu…Di•osôi⁄
::
N‹mÆ
, 
__VA_ARGS__
 )

	)

14595 
	#CATCH_REQUIRE_THROWS_AS
–
ex¥
, 
ex˚±i⁄Ty≥
 ) 
	`INTERNAL_CATCH_THROWS_AS
–"CATCH_REQUIRE_THROWS_AS",Éx˚±i⁄Ty≥, 
C©ch
::
Resu…Di•osôi⁄
::
N‹mÆ
,Éx¥ )

	)

14596 
	#CATCH_REQUIRE_THROWS_WITH
–
ex¥
, 
m©chî
 ) 
	`INTERNAL_CATCH_THROWS_STR_MATCHES
–"CATCH_REQUIRE_THROWS_WITH", 
C©ch
::
Resu…Di•osôi⁄
::
N‹mÆ
, m©chî,Éx¥ )

	)

14597 #i‡!
deföed
(
CATCH_CONFIG_DISABLE_MATCHERS
)

14598 
	#CATCH_REQUIRE_THROWS_MATCHES
–
ex¥
, 
ex˚±i⁄Ty≥
, 
m©chî
 ) 
	`INTERNAL_CATCH_THROWS_MATCHES
–"CATCH_REQUIRE_THROWS_MATCHES",Éx˚±i⁄Ty≥, 
C©ch
::
Resu…Di•osôi⁄
::
N‹mÆ
, m©chî,Éx¥ )

	)

14600 
	#CATCH_REQUIRE_NOTHROW
–... ) 
	`INTERNAL_CATCH_NO_THROW
–"CATCH_REQUIRE_NOTHROW", 
C©ch
::
Resu…Di•osôi⁄
::
N‹mÆ
, 
__VA_ARGS__
 )

	)

14602 
	#CATCH_CHECK
–... ) 
	`INTERNAL_CATCH_TEST
–"CATCH_CHECK", 
C©ch
::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
, 
__VA_ARGS__
 )

	)

14603 
	#CATCH_CHECK_FALSE
–... ) 
	`INTERNAL_CATCH_TEST
–"CATCH_CHECK_FALSE", 
C©ch
::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
 | C©ch::Resu…Di•osôi⁄::
FÆ£Te°
, 
__VA_ARGS__
 )

	)

14604 
	#CATCH_CHECKED_IF
–... ) 
	`INTERNAL_CATCH_IF
–"CATCH_CHECKED_IF", 
C©ch
::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
, 
__VA_ARGS__
 )

	)

14605 
	#CATCH_CHECKED_ELSE
–... ) 
	`INTERNAL_CATCH_ELSE
–"CATCH_CHECKED_ELSE", 
C©ch
::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
, 
__VA_ARGS__
 )

	)

14606 
	#CATCH_CHECK_NOFAIL
–... ) 
	`INTERNAL_CATCH_TEST
–"CATCH_CHECK_NOFAIL", 
C©ch
::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
 | C©ch::Resu…Di•osôi⁄::
SuµªssFaû
, 
__VA_ARGS__
 )

	)

14608 
	#CATCH_CHECK_THROWS
–... ) 
	`INTERNAL_CATCH_THROWS
–"CATCH_CHECK_THROWS", 
C©ch
::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
, 
__VA_ARGS__
 )

	)

14609 
	#CATCH_CHECK_THROWS_AS
–
ex¥
, 
ex˚±i⁄Ty≥
 ) 
	`INTERNAL_CATCH_THROWS_AS
–"CATCH_CHECK_THROWS_AS",Éx˚±i⁄Ty≥, 
C©ch
::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
,Éx¥ )

	)

14610 
	#CATCH_CHECK_THROWS_WITH
–
ex¥
, 
m©chî
 ) 
	`INTERNAL_CATCH_THROWS_STR_MATCHES
–"CATCH_CHECK_THROWS_WITH", 
C©ch
::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
, m©chî,Éx¥ )

	)

14611 #i‡!
deföed
(
CATCH_CONFIG_DISABLE_MATCHERS
)

14612 
	#CATCH_CHECK_THROWS_MATCHES
–
ex¥
, 
ex˚±i⁄Ty≥
, 
m©chî
 ) 
	`INTERNAL_CATCH_THROWS_MATCHES
–"CATCH_CHECK_THROWS_MATCHES",Éx˚±i⁄Ty≥, 
C©ch
::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
, m©chî,Éx¥ )

	)

14614 
	#CATCH_CHECK_NOTHROW
–... ) 
	`INTERNAL_CATCH_NO_THROW
–"CATCH_CHECK_NOTHROW", 
C©ch
::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
, 
__VA_ARGS__
 )

	)

14616 #i‡!
deföed
(
CATCH_CONFIG_DISABLE_MATCHERS
)

14617 
	#CATCH_CHECK_THAT
–
¨g
, 
m©chî
 ) 
	`INTERNAL_CHECK_THAT
–"CATCH_CHECK_THAT", m©chî, 
C©ch
::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
,árg )

	)

14619 
	#CATCH_REQUIRE_THAT
–
¨g
, 
m©chî
 ) 
	`INTERNAL_CHECK_THAT
–"CATCH_REQUIRE_THAT", m©chî, 
C©ch
::
Resu…Di•osôi⁄
::
N‹mÆ
,árg )

	)

14622 
	#CATCH_INFO
–
msg
 ) 
	`INTERNAL_CATCH_INFO
–"CATCH_INFO", msg )

	)

14623 
	#CATCH_WARN
–
msg
 ) 
	`INTERNAL_CATCH_MSG
–"CATCH_WARN", 
C©ch
::
Resu…Was
::
W¨nög
, C©ch::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
, msg )

	)

14624 
	#CATCH_CAPTURE
–... ) 
	`INTERNAL_CATCH_CAPTURE
–
	`INTERNAL_CATCH_UNIQUE_NAME
(
ˇ±uªr
), "CATCH_CAPTURE",
__VA_ARGS__
 )

	)

14626 
	#CATCH_TEST_CASE
–... ) 
	`INTERNAL_CATCH_TESTCASE
–
__VA_ARGS__
 )

	)

14627 
	#CATCH_TEST_CASE_METHOD
–
˛assName
, ... ) 
	`INTERNAL_CATCH_TEST_CASE_METHOD
–˛assName, 
__VA_ARGS__
 )

	)

14628 
	#CATCH_METHOD_AS_TEST_CASE
–
mëhod
, ... ) 
	`INTERNAL_CATCH_METHOD_AS_TEST_CASE
–mëhod, 
__VA_ARGS__
 )

	)

14629 
	#CATCH_REGISTER_TEST_CASE
–
Fun˘i⁄
, ... ) 
	`INTERNAL_CATCH_REGISTER_TESTCASE
–Fun˘i⁄, 
__VA_ARGS__
 )

	)

14630 
	#CATCH_SECTION
–... ) 
	`INTERNAL_CATCH_SECTION
–
__VA_ARGS__
 )

	)

14631 
	#CATCH_DYNAMIC_SECTION
–... ) 
	`INTERNAL_CATCH_DYNAMIC_SECTION
–
__VA_ARGS__
 )

	)

14632 
	#CATCH_FAIL
–... ) 
	`INTERNAL_CATCH_MSG
–"CATCH_FAIL", 
C©ch
::
Resu…Was
::
Ex∂icôFaûuª
, C©ch::
Resu…Di•osôi⁄
::
N‹mÆ
, 
__VA_ARGS__
 )

	)

14633 
	#CATCH_FAIL_CHECK
–... ) 
	`INTERNAL_CATCH_MSG
–"CATCH_FAIL_CHECK", 
C©ch
::
Resu…Was
::
Ex∂icôFaûuª
, C©ch::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
, 
__VA_ARGS__
 )

	)

14634 
	#CATCH_SUCCEED
–... ) 
	`INTERNAL_CATCH_MSG
–"CATCH_SUCCEED", 
C©ch
::
Resu…Was
::
Ok
, C©ch::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
, 
__VA_ARGS__
 )

	)

14636 
	#CATCH_ANON_TEST_CASE
(Ë
	`INTERNAL_CATCH_TESTCASE
()

	)

14638 #i‚de‡
CATCH_CONFIG_TRADITIONAL_MSVC_PREPROCESSOR


14639 
	#CATCH_TEMPLATE_TEST_CASE
–... ) 
	`INTERNAL_CATCH_TEMPLATE_TEST_CASE
–
__VA_ARGS__
 )

	)

14640 
	#CATCH_TEMPLATE_TEST_CASE_METHOD
–
˛assName
, ... ) 
	`INTERNAL_CATCH_TEMPLATE_TEST_CASE_METHOD
–˛assName, 
__VA_ARGS__
 )

	)

14641 
	#CATCH_TEMPLATE_PRODUCT_TEST_CASE
–... ) 
	`INTERNAL_CATCH_TEMPLATE_PRODUCT_TEST_CASE
–
__VA_ARGS__
 )

	)

14642 
	#CATCH_TEMPLATE_PRODUCT_TEST_CASE_METHOD
–
˛assName
, ... ) 
	`INTERNAL_CATCH_TEMPLATE_PRODUCT_TEST_CASE_METHOD
–˛assName, 
__VA_ARGS__
 )

	)

14644 
	#CATCH_TEMPLATE_TEST_CASE
–... ) 
	`INTERNAL_CATCH_EXPAND_VARGS
–
	`INTERNAL_CATCH_TEMPLATE_TEST_CASE
–
__VA_ARGS__
 ) )

	)

14645 
	#CATCH_TEMPLATE_TEST_CASE_METHOD
–
˛assName
, ... ) 
	`INTERNAL_CATCH_EXPAND_VARGS
–
	`INTERNAL_CATCH_TEMPLATE_TEST_CASE_METHOD
–˛assName, 
__VA_ARGS__
 ) )

	)

14646 
	#CATCH_TEMPLATE_PRODUCT_TEST_CASE
–... ) 
	`INTERNAL_CATCH_EXPAND_VARGS
–
	`INTERNAL_CATCH_TEMPLATE_PRODUCT_TEST_CASE
–
__VA_ARGS__
 ) )

	)

14647 
	#CATCH_TEMPLATE_PRODUCT_TEST_CASE_METHOD
–
˛assName
, ... ) 
	`INTERNAL_CATCH_EXPAND_VARGS
–
	`INTERNAL_CATCH_TEMPLATE_PRODUCT_TEST_CASE_METHOD
–˛assName, 
__VA_ARGS__
 ) )

	)

14650 #i‡!
deföed
(
CATCH_CONFIG_RUNTIME_STATIC_REQUIRE
)

14651 
	#CATCH_STATIC_REQUIRE
–... ) 
	`°©ic_as£π
–
__VA_ARGS__
 , #__VA_ARGS__ ); 
	`CATCH_SUCCEED
–#__VA_ARGS__ )

	)

14652 
	#CATCH_STATIC_REQUIRE_FALSE
–... ) 
	`°©ic_as£π
–!(
__VA_ARGS__
), "!(" #__VA_ARGS__ ")" ); 
	`CATCH_SUCCEED
–#__VA_ARGS__ )

	)

14654 
	#CATCH_STATIC_REQUIRE
–... ) 
	`CATCH_REQUIRE
–
__VA_ARGS__
 )

	)

14655 
	#CATCH_STATIC_REQUIRE_FALSE
–... ) 
	`CATCH_REQUIRE_FALSE
–
__VA_ARGS__
 )

	)

14659 
	#CATCH_SCENARIO
–... ) 
	`CATCH_TEST_CASE
–"S˚«rio: " 
__VA_ARGS__
 )

	)

14660 
	#CATCH_SCENARIO_METHOD
–
˛assName
, ... ) 
	`INTERNAL_CATCH_TEST_CASE_METHOD
–˛assName, "S˚«rio: " 
__VA_ARGS__
 )

	)

14661 
	#CATCH_GIVEN
–
desc
 ) 
	`INTERNAL_CATCH_DYNAMIC_SECTION
–" Giví: " << des¯)

	)

14662 
	#CATCH_AND_GIVEN
–
desc
 ) 
	`INTERNAL_CATCH_DYNAMIC_SECTION
–"And giví: " << des¯)

	)

14663 
	#CATCH_WHEN
–
desc
 ) 
	`INTERNAL_CATCH_DYNAMIC_SECTION
–" Whí: " << des¯)

	)

14664 
	#CATCH_AND_WHEN
–
desc
 ) 
	`INTERNAL_CATCH_DYNAMIC_SECTION
–" And whí: " << des¯)

	)

14665 
	#CATCH_THEN
–
desc
 ) 
	`INTERNAL_CATCH_DYNAMIC_SECTION
–" Thí: " << des¯)

	)

14666 
	#CATCH_AND_THEN
–
desc
 ) 
	`INTERNAL_CATCH_DYNAMIC_SECTION
–" And: " << des¯)

	)

14671 
	#REQUIRE
–... ) 
	`INTERNAL_CATCH_TEST
–"REQUIRE", 
C©ch
::
Resu…Di•osôi⁄
::
N‹mÆ
, 
__VA_ARGS__
 )

	)

14672 
	#REQUIRE_FALSE
–... ) 
	`INTERNAL_CATCH_TEST
–"REQUIRE_FALSE", 
C©ch
::
Resu…Di•osôi⁄
::
N‹mÆ
 | C©ch::Resu…Di•osôi⁄::
FÆ£Te°
, 
__VA_ARGS__
 )

	)

14674 
	#REQUIRE_THROWS
–... ) 
	`INTERNAL_CATCH_THROWS
–"REQUIRE_THROWS", 
C©ch
::
Resu…Di•osôi⁄
::
N‹mÆ
, 
__VA_ARGS__
 )

	)

14675 
	#REQUIRE_THROWS_AS
–
ex¥
, 
ex˚±i⁄Ty≥
 ) 
	`INTERNAL_CATCH_THROWS_AS
–"REQUIRE_THROWS_AS",Éx˚±i⁄Ty≥, 
C©ch
::
Resu…Di•osôi⁄
::
N‹mÆ
,Éx¥ )

	)

14676 
	#REQUIRE_THROWS_WITH
–
ex¥
, 
m©chî
 ) 
	`INTERNAL_CATCH_THROWS_STR_MATCHES
–"REQUIRE_THROWS_WITH", 
C©ch
::
Resu…Di•osôi⁄
::
N‹mÆ
, m©chî,Éx¥ )

	)

14677 #i‡!
deföed
(
CATCH_CONFIG_DISABLE_MATCHERS
)

14678 
	#REQUIRE_THROWS_MATCHES
–
ex¥
, 
ex˚±i⁄Ty≥
, 
m©chî
 ) 
	`INTERNAL_CATCH_THROWS_MATCHES
–"REQUIRE_THROWS_MATCHES",Éx˚±i⁄Ty≥, 
C©ch
::
Resu…Di•osôi⁄
::
N‹mÆ
, m©chî,Éx¥ )

	)

14680 
	#REQUIRE_NOTHROW
–... ) 
	`INTERNAL_CATCH_NO_THROW
–"REQUIRE_NOTHROW", 
C©ch
::
Resu…Di•osôi⁄
::
N‹mÆ
, 
__VA_ARGS__
 )

	)

14682 
	#CHECK
–... ) 
	`INTERNAL_CATCH_TEST
–"CHECK", 
C©ch
::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
, 
__VA_ARGS__
 )

	)

14683 
	#CHECK_FALSE
–... ) 
	`INTERNAL_CATCH_TEST
–"CHECK_FALSE", 
C©ch
::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
 | C©ch::Resu…Di•osôi⁄::
FÆ£Te°
, 
__VA_ARGS__
 )

	)

14684 
	#CHECKED_IF
–... ) 
	`INTERNAL_CATCH_IF
–"CHECKED_IF", 
C©ch
::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
, 
__VA_ARGS__
 )

	)

14685 
	#CHECKED_ELSE
–... ) 
	`INTERNAL_CATCH_ELSE
–"CHECKED_ELSE", 
C©ch
::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
, 
__VA_ARGS__
 )

	)

14686 
	#CHECK_NOFAIL
–... ) 
	`INTERNAL_CATCH_TEST
–"CHECK_NOFAIL", 
C©ch
::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
 | C©ch::Resu…Di•osôi⁄::
SuµªssFaû
, 
__VA_ARGS__
 )

	)

14688 
	#CHECK_THROWS
–... ) 
	`INTERNAL_CATCH_THROWS
–"CHECK_THROWS", 
C©ch
::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
, 
__VA_ARGS__
 )

	)

14689 
	#CHECK_THROWS_AS
–
ex¥
, 
ex˚±i⁄Ty≥
 ) 
	`INTERNAL_CATCH_THROWS_AS
–"CHECK_THROWS_AS",Éx˚±i⁄Ty≥, 
C©ch
::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
,Éx¥ )

	)

14690 
	#CHECK_THROWS_WITH
–
ex¥
, 
m©chî
 ) 
	`INTERNAL_CATCH_THROWS_STR_MATCHES
–"CHECK_THROWS_WITH", 
C©ch
::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
, m©chî,Éx¥ )

	)

14691 #i‡!
deföed
(
CATCH_CONFIG_DISABLE_MATCHERS
)

14692 
	#CHECK_THROWS_MATCHES
–
ex¥
, 
ex˚±i⁄Ty≥
, 
m©chî
 ) 
	`INTERNAL_CATCH_THROWS_MATCHES
–"CHECK_THROWS_MATCHES",Éx˚±i⁄Ty≥, 
C©ch
::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
, m©chî,Éx¥ )

	)

14694 
	#CHECK_NOTHROW
–... ) 
	`INTERNAL_CATCH_NO_THROW
–"CHECK_NOTHROW", 
C©ch
::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
, 
__VA_ARGS__
 )

	)

14696 #i‡!
deföed
(
CATCH_CONFIG_DISABLE_MATCHERS
)

14697 
	#CHECK_THAT
–
¨g
, 
m©chî
 ) 
	`INTERNAL_CHECK_THAT
–"CHECK_THAT", m©chî, 
C©ch
::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
,árg )

	)

14699 
	#REQUIRE_THAT
–
¨g
, 
m©chî
 ) 
	`INTERNAL_CHECK_THAT
–"REQUIRE_THAT", m©chî, 
C©ch
::
Resu…Di•osôi⁄
::
N‹mÆ
,árg )

	)

14702 
	#INFO
–
msg
 ) 
	`INTERNAL_CATCH_INFO
–"INFO", msg )

	)

14703 
	#UNSCOPED_INFO
–
msg
 ) 
	`INTERNAL_CATCH_UNSCOPED_INFO
–"UNSCOPED_INFO", msg )

	)

14704 
	#WARN
–
msg
 ) 
	`INTERNAL_CATCH_MSG
–"WARN", 
C©ch
::
Resu…Was
::
W¨nög
, C©ch::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
, msg )

	)

14705 
	#CAPTURE
–... ) 
	`INTERNAL_CATCH_CAPTURE
–
	`INTERNAL_CATCH_UNIQUE_NAME
(
ˇ±uªr
), "CAPTURE",
__VA_ARGS__
 )

	)

14707 
	#TEST_CASE
–... ) 
	`INTERNAL_CATCH_TESTCASE
–
__VA_ARGS__
 )

	)

14708 
	#TEST_CASE_METHOD
–
˛assName
, ... ) 
	`INTERNAL_CATCH_TEST_CASE_METHOD
–˛assName, 
__VA_ARGS__
 )

	)

14709 
	#METHOD_AS_TEST_CASE
–
mëhod
, ... ) 
	`INTERNAL_CATCH_METHOD_AS_TEST_CASE
–mëhod, 
__VA_ARGS__
 )

	)

14710 
	#REGISTER_TEST_CASE
–
Fun˘i⁄
, ... ) 
	`INTERNAL_CATCH_REGISTER_TESTCASE
–Fun˘i⁄, 
__VA_ARGS__
 )

	)

14711 
	#SECTION
–... ) 
	`INTERNAL_CATCH_SECTION
–
__VA_ARGS__
 )

	)

14712 
	#DYNAMIC_SECTION
–... ) 
	`INTERNAL_CATCH_DYNAMIC_SECTION
–
__VA_ARGS__
 )

	)

14713 
	#FAIL
–... ) 
	`INTERNAL_CATCH_MSG
–"FAIL", 
C©ch
::
Resu…Was
::
Ex∂icôFaûuª
, C©ch::
Resu…Di•osôi⁄
::
N‹mÆ
, 
__VA_ARGS__
 )

	)

14714 
	#FAIL_CHECK
–... ) 
	`INTERNAL_CATCH_MSG
–"FAIL_CHECK", 
C©ch
::
Resu…Was
::
Ex∂icôFaûuª
, C©ch::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
, 
__VA_ARGS__
 )

	)

14715 
	#SUCCEED
–... ) 
	`INTERNAL_CATCH_MSG
–"SUCCEED", 
C©ch
::
Resu…Was
::
Ok
, C©ch::
Resu…Di•osôi⁄
::
C⁄töueOnFaûuª
, 
__VA_ARGS__
 )

	)

14716 
	#ANON_TEST_CASE
(Ë
	`INTERNAL_CATCH_TESTCASE
()

	)

14718 #i‚de‡
CATCH_CONFIG_TRADITIONAL_MSVC_PREPROCESSOR


14719 
	#TEMPLATE_TEST_CASE
–... ) 
	`INTERNAL_CATCH_TEMPLATE_TEST_CASE
–
__VA_ARGS__
 )

	)

14720 
	#TEMPLATE_TEST_CASE_METHOD
–
˛assName
, ... ) 
	`INTERNAL_CATCH_TEMPLATE_TEST_CASE_METHOD
–˛assName, 
__VA_ARGS__
 )

	)

14721 
	#TEMPLATE_PRODUCT_TEST_CASE
–... ) 
	`INTERNAL_CATCH_TEMPLATE_PRODUCT_TEST_CASE
–
__VA_ARGS__
 )

	)

14722 
	#TEMPLATE_PRODUCT_TEST_CASE_METHOD
–
˛assName
, ... ) 
	`INTERNAL_CATCH_TEMPLATE_PRODUCT_TEST_CASE_METHOD
–˛assName, 
__VA_ARGS__
 )

	)

14724 
	#TEMPLATE_TEST_CASE
–... ) 
	`INTERNAL_CATCH_EXPAND_VARGS
–
	`INTERNAL_CATCH_TEMPLATE_TEST_CASE
–
__VA_ARGS__
 ) )

	)

14725 
	#TEMPLATE_TEST_CASE_METHOD
–
˛assName
, ... ) 
	`INTERNAL_CATCH_EXPAND_VARGS
–
	`INTERNAL_CATCH_TEMPLATE_TEST_CASE_METHOD
–˛assName, 
__VA_ARGS__
 ) )

	)

14726 
	#TEMPLATE_PRODUCT_TEST_CASE
–... ) 
	`INTERNAL_CATCH_EXPAND_VARGS
–
	`INTERNAL_CATCH_TEMPLATE_PRODUCT_TEST_CASE
–
__VA_ARGS__
 ) )

	)

14727 
	#TEMPLATE_PRODUCT_TEST_CASE_METHOD
–
˛assName
, ... ) 
	`INTERNAL_CATCH_EXPAND_VARGS
–
	`INTERNAL_CATCH_TEMPLATE_PRODUCT_TEST_CASE_METHOD
–˛assName, 
__VA_ARGS__
 ) )

	)

14730 #i‡!
deföed
(
CATCH_CONFIG_RUNTIME_STATIC_REQUIRE
)

14731 
	#STATIC_REQUIRE
–... ) 
	`°©ic_as£π
–
__VA_ARGS__
, #__VA_ARGS__ ); 
	`SUCCEED
–#__VA_ARGS__ )

	)

14732 
	#STATIC_REQUIRE_FALSE
–... ) 
	`°©ic_as£π
–!(
__VA_ARGS__
), "!(" #__VA_ARGS__ ")" ); 
	`SUCCEED
–"!(" #__VA_ARGS__ ")" )

	)

14734 
	#STATIC_REQUIRE
–... ) 
	`REQUIRE
–
__VA_ARGS__
 )

	)

14735 
	#STATIC_REQUIRE_FALSE
–... ) 
	`REQUIRE_FALSE
–
__VA_ARGS__
 )

	)

14740 
	#CATCH_TRANSLATE_EXCEPTION
–
sig«tuª
 ) 
	`INTERNAL_CATCH_TRANSLATE_EXCEPTION
–sig«tuª )

	)

14743 
	#SCENARIO
–... ) 
	`TEST_CASE
–"S˚«rio: " 
__VA_ARGS__
 )

	)

14744 
	#SCENARIO_METHOD
–
˛assName
, ... ) 
	`INTERNAL_CATCH_TEST_CASE_METHOD
–˛assName, "S˚«rio: " 
__VA_ARGS__
 )

	)

14746 
	#GIVEN
–
desc
 ) 
	`INTERNAL_CATCH_DYNAMIC_SECTION
–" Giví: " << des¯)

	)

14747 
	#AND_GIVEN
–
desc
 ) 
	`INTERNAL_CATCH_DYNAMIC_SECTION
–"And giví: " << des¯)

	)

14748 
	#WHEN
–
desc
 ) 
	`INTERNAL_CATCH_DYNAMIC_SECTION
–" Whí: " << des¯)

	)

14749 
	#AND_WHEN
–
desc
 ) 
	`INTERNAL_CATCH_DYNAMIC_SECTION
–" And whí: " << des¯)

	)

14750 
	#THEN
–
desc
 ) 
	`INTERNAL_CATCH_DYNAMIC_SECTION
–" Thí: " << des¯)

	)

14751 
	#AND_THEN
–
desc
 ) 
	`INTERNAL_CATCH_DYNAMIC_SECTION
–" And: " << des¯)

	)

14753 
usög
 
	gC©ch
::
Dëaû
::
Aµrox
;

14759 #ifde‡
CATCH_CONFIG_PREFIX_ALL


14761 
	#CATCH_REQUIRE
–... ) ()(0)

	)

14762 
	#CATCH_REQUIRE_FALSE
–... ) ()(0)

	)

14764 
	#CATCH_REQUIRE_THROWS
–... ) ()(0)

	)

14765 
	#CATCH_REQUIRE_THROWS_AS
–
ex¥
, 
ex˚±i⁄Ty≥
 ) ()(0)

	)

14766 
	#CATCH_REQUIRE_THROWS_WITH
–
ex¥
, 
m©chî
 ) ()(0)

	)

14767 #i‡!
deföed
(
CATCH_CONFIG_DISABLE_MATCHERS
)

14768 
	#CATCH_REQUIRE_THROWS_MATCHES
–
ex¥
, 
ex˚±i⁄Ty≥
, 
m©chî
 ) ()(0)

	)

14770 
	#CATCH_REQUIRE_NOTHROW
–... ) ()(0)

	)

14772 
	#CATCH_CHECK
–... ) ()(0)

	)

14773 
	#CATCH_CHECK_FALSE
–... ) ()(0)

	)

14774 
	#CATCH_CHECKED_IF
–... ) i‡(
__VA_ARGS__
)

	)

14775 
	#CATCH_CHECKED_ELSE
–... ) i‡(!(
__VA_ARGS__
))

	)

14776 
	#CATCH_CHECK_NOFAIL
–... ) ()(0)

	)

14778 
	#CATCH_CHECK_THROWS
–... ) ()(0)

	)

14779 
	#CATCH_CHECK_THROWS_AS
–
ex¥
, 
ex˚±i⁄Ty≥
 ) ()(0)

	)

14780 
	#CATCH_CHECK_THROWS_WITH
–
ex¥
, 
m©chî
 ) ()(0)

	)

14781 #i‡!
deföed
(
CATCH_CONFIG_DISABLE_MATCHERS
)

14782 
	#CATCH_CHECK_THROWS_MATCHES
–
ex¥
, 
ex˚±i⁄Ty≥
, 
m©chî
 ) ()(0)

	)

14784 
	#CATCH_CHECK_NOTHROW
–... ) ()(0)

	)

14786 #i‡!
deföed
(
CATCH_CONFIG_DISABLE_MATCHERS
)

14787 
	#CATCH_CHECK_THAT
–
¨g
, 
m©chî
 ) ()(0)

	)

14789 
	#CATCH_REQUIRE_THAT
–
¨g
, 
m©chî
 ) ()(0)

	)

14792 
	#CATCH_INFO
–
msg
 ) ()(0)

	)

14793 
	#CATCH_WARN
–
msg
 ) ()(0)

	)

14794 
	#CATCH_CAPTURE
–
msg
 ) ()(0)

	)

14796 
	#CATCH_TEST_CASE
–... ) 
	`INTERNAL_CATCH_TESTCASE_NO_REGISTRATION
(
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_S_T____
 ))

	)

14797 
	#CATCH_TEST_CASE_METHOD
–
˛assName
, ... ) 
	`INTERNAL_CATCH_TESTCASE_NO_REGISTRATION
(
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_S_T____
 ))

	)

14798 
	#CATCH_METHOD_AS_TEST_CASE
–
mëhod
, ... )

	)

14799 
	#CATCH_REGISTER_TEST_CASE
–
Fun˘i⁄
, ... ) ()(0)

	)

14800 
	#CATCH_SECTION
–... )

	)

14801 
	#CATCH_DYNAMIC_SECTION
–... )

	)

14802 
	#CATCH_FAIL
–... ) ()(0)

	)

14803 
	#CATCH_FAIL_CHECK
–... ) ()(0)

	)

14804 
	#CATCH_SUCCEED
–... ) ()(0)

	)

14806 
	#CATCH_ANON_TEST_CASE
(Ë
	`INTERNAL_CATCH_TESTCASE_NO_REGISTRATION
(
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_S_T____
 ))

	)

14808 #i‚de‡
CATCH_CONFIG_TRADITIONAL_MSVC_PREPROCESSOR


14809 
	#CATCH_TEMPLATE_TEST_CASE
–... ) 
	`INTERNAL_CATCH_TEMPLATE_TEST_CASE_NO_REGISTRATION
(
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____
 ) )

	)

14810 
	#CATCH_TEMPLATE_TEST_CASE_METHOD
–
˛assName
, ... ) 
	`INTERNAL_CATCH_TEMPLATE_TEST_CASE_METHOD_NO_REGISTRATION
(
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____
 ), cœssNamê)

	)

14811 
	#CATCH_TEMPLATE_PRODUCT_TEST_CASE
–... ) 
	`CATCH_TEMPLATE_TEST_CASE
–
__VA_ARGS__
 )

	)

14812 
	#CATCH_TEMPLATE_PRODUCT_TEST_CASE_METHOD
–
˛assName
, ... ) 
	`CATCH_TEMPLATE_TEST_CASE_METHOD
–˛assName, 
__VA_ARGS__
 )

	)

14814 
	#CATCH_TEMPLATE_TEST_CASE
–... ) 
	`INTERNAL_CATCH_EXPAND_VARGS
–
	`INTERNAL_CATCH_TEMPLATE_TEST_CASE_NO_REGISTRATION
(
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____
 ) ) )

	)

14815 
	#CATCH_TEMPLATE_TEST_CASE_METHOD
–
˛assName
, ... ) 
	`INTERNAL_CATCH_EXPAND_VARGS
–
	`INTERNAL_CATCH_TEMPLATE_TEST_CASE_METHOD_NO_REGISTRATION
(
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____
 ), cœssNamêË)

	)

14816 
	#CATCH_TEMPLATE_PRODUCT_TEST_CASE
–... ) 
	`CATCH_TEMPLATE_TEST_CASE
–
__VA_ARGS__
 )

	)

14817 
	#CATCH_TEMPLATE_PRODUCT_TEST_CASE_METHOD
–
˛assName
, ... ) 
	`CATCH_TEMPLATE_TEST_CASE_METHOD
–˛assName, 
__VA_ARGS__
 )

	)

14821 
	#CATCH_SCENARIO
–... ) 
	`INTERNAL_CATCH_TESTCASE_NO_REGISTRATION
(
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_S_T____
 ))

	)

14822 
	#CATCH_SCENARIO_METHOD
–
˛assName
, ... ) 
	`INTERNAL_CATCH_TESTCASE_METHOD_NO_REGISTRATION
(
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_S_T____
 ), cœssNamê)

	)

14823 
	#CATCH_GIVEN
–
desc
 )

	)

14824 
	#CATCH_AND_GIVEN
–
desc
 )

	)

14825 
	#CATCH_WHEN
–
desc
 )

	)

14826 
	#CATCH_AND_WHEN
–
desc
 )

	)

14827 
	#CATCH_THEN
–
desc
 )

	)

14828 
	#CATCH_AND_THEN
–
desc
 )

	)

14830 
	#CATCH_STATIC_REQUIRE
–... ) ()(0)

	)

14831 
	#CATCH_STATIC_REQUIRE_FALSE
–... ) ()(0)

	)

14836 
	#REQUIRE
–... ) ()(0)

	)

14837 
	#REQUIRE_FALSE
–... ) ()(0)

	)

14839 
	#REQUIRE_THROWS
–... ) ()(0)

	)

14840 
	#REQUIRE_THROWS_AS
–
ex¥
, 
ex˚±i⁄Ty≥
 ) ()(0)

	)

14841 
	#REQUIRE_THROWS_WITH
–
ex¥
, 
m©chî
 ) ()(0)

	)

14842 #i‡!
deföed
(
CATCH_CONFIG_DISABLE_MATCHERS
)

14843 
	#REQUIRE_THROWS_MATCHES
–
ex¥
, 
ex˚±i⁄Ty≥
, 
m©chî
 ) ()(0)

	)

14845 
	#REQUIRE_NOTHROW
–... ) ()(0)

	)

14847 
	#CHECK
–... ) ()(0)

	)

14848 
	#CHECK_FALSE
–... ) ()(0)

	)

14849 
	#CHECKED_IF
–... ) i‡(
__VA_ARGS__
)

	)

14850 
	#CHECKED_ELSE
–... ) i‡(!(
__VA_ARGS__
))

	)

14851 
	#CHECK_NOFAIL
–... ) ()(0)

	)

14853 
	#CHECK_THROWS
–... ) ()(0)

	)

14854 
	#CHECK_THROWS_AS
–
ex¥
, 
ex˚±i⁄Ty≥
 ) ()(0)

	)

14855 
	#CHECK_THROWS_WITH
–
ex¥
, 
m©chî
 ) ()(0)

	)

14856 #i‡!
deföed
(
CATCH_CONFIG_DISABLE_MATCHERS
)

14857 
	#CHECK_THROWS_MATCHES
–
ex¥
, 
ex˚±i⁄Ty≥
, 
m©chî
 ) ()(0)

	)

14859 
	#CHECK_NOTHROW
–... ) ()(0)

	)

14861 #i‡!
deföed
(
CATCH_CONFIG_DISABLE_MATCHERS
)

14862 
	#CHECK_THAT
–
¨g
, 
m©chî
 ) ()(0)

	)

14864 
	#REQUIRE_THAT
–
¨g
, 
m©chî
 ) ()(0)

	)

14867 
	#INFO
–
msg
 ) ()(0)

	)

14868 
	#WARN
–
msg
 ) ()(0)

	)

14869 
	#CAPTURE
–
msg
 ) ()(0)

	)

14871 
	#TEST_CASE
–... ) 
	`INTERNAL_CATCH_TESTCASE_NO_REGISTRATION
(
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_S_T____
 ))

	)

14872 
	#TEST_CASE_METHOD
–
˛assName
, ... ) 
	`INTERNAL_CATCH_TESTCASE_NO_REGISTRATION
(
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_S_T____
 ))

	)

14873 
	#METHOD_AS_TEST_CASE
–
mëhod
, ... )

	)

14874 
	#REGISTER_TEST_CASE
–
Fun˘i⁄
, ... ) ()(0)

	)

14875 
	#SECTION
–... )

	)

14876 
	#DYNAMIC_SECTION
–... )

	)

14877 
	#FAIL
–... ) ()(0)

	)

14878 
	#FAIL_CHECK
–... ) ()(0)

	)

14879 
	#SUCCEED
–... ) ()(0)

	)

14880 
	#ANON_TEST_CASE
(Ë
	`INTERNAL_CATCH_TESTCASE_NO_REGISTRATION
(
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_S_T____
 ))

	)

14882 #i‚de‡
CATCH_CONFIG_TRADITIONAL_MSVC_PREPROCESSOR


14883 
	#TEMPLATE_TEST_CASE
–... ) 
	`INTERNAL_CATCH_TEMPLATE_TEST_CASE_NO_REGISTRATION
(
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____
 ) )

	)

14884 
	#TEMPLATE_TEST_CASE_METHOD
–
˛assName
, ... ) 
	`INTERNAL_CATCH_TEMPLATE_TEST_CASE_METHOD_NO_REGISTRATION
(
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____
 ), cœssNamê)

	)

14885 
	#TEMPLATE_PRODUCT_TEST_CASE
–... ) 
	`TEMPLATE_TEST_CASE
–
__VA_ARGS__
 )

	)

14886 
	#TEMPLATE_PRODUCT_TEST_CASE_METHOD
–
˛assName
, ... ) 
	`TEMPLATE_TEST_CASE_METHOD
–˛assName, 
__VA_ARGS__
 )

	)

14888 
	#TEMPLATE_TEST_CASE
–... ) 
	`INTERNAL_CATCH_EXPAND_VARGS
–
	`INTERNAL_CATCH_TEMPLATE_TEST_CASE_NO_REGISTRATION
(
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____
 ) ) )

	)

14889 
	#TEMPLATE_TEST_CASE_METHOD
–
˛assName
, ... ) 
	`INTERNAL_CATCH_EXPAND_VARGS
–
	`INTERNAL_CATCH_TEMPLATE_TEST_CASE_METHOD_NO_REGISTRATION
(
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_M_P_L_A_T_E____T_E_S_T____
 ), cœssNamêË)

	)

14890 
	#TEMPLATE_PRODUCT_TEST_CASE
–... ) 
	`TEMPLATE_TEST_CASE
–
__VA_ARGS__
 )

	)

14891 
	#TEMPLATE_PRODUCT_TEST_CASE_METHOD
–
˛assName
, ... ) 
	`TEMPLATE_TEST_CASE_METHOD
–˛assName, 
__VA_ARGS__
 )

	)

14894 
	#STATIC_REQUIRE
–... ) ()(0)

	)

14895 
	#STATIC_REQUIRE_FALSE
–... ) ()(0)

	)

14899 
	#CATCH_TRANSLATE_EXCEPTION
–
sig«tuª
 ) 
	`INTERNAL_CATCH_TRANSLATE_EXCEPTION_NO_REG
–
	`INTERNAL_CATCH_UNIQUE_NAME
–
ˇtch_öã∫Æ_Ex˚±i⁄Tøn¶©‹
 ), sig«tuª )

	)

14902 
	#SCENARIO
–... ) 
	`INTERNAL_CATCH_TESTCASE_NO_REGISTRATION
(
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_S_T____
 ) )

	)

14903 
	#SCENARIO_METHOD
–
˛assName
, ... ) 
	`INTERNAL_CATCH_TESTCASE_METHOD_NO_REGISTRATION
(
	`INTERNAL_CATCH_UNIQUE_NAME
–
____C_A_T_C_H____T_E_S_T____
 ), cœssNamê)

	)

14905 
	#GIVEN
–
desc
 )

	)

14906 
	#AND_GIVEN
–
desc
 )

	)

14907 
	#WHEN
–
desc
 )

	)

14908 
	#AND_WHEN
–
desc
 )

	)

14909 
	#THEN
–
desc
 )

	)

14910 
	#AND_THEN
–
desc
 )

	)

14912 
usög
 
	gC©ch
::
Dëaû
::
Aµrox
;

14921 #ifde‡
__˛™g__


14922 #ifde‡
__ICC


14923 #¥agm®
w¨nög
(
p›
)

14925 #¥agm®
˛™g
 
dügno°ic
 
p›


14927 #ñi‡
deföed
 
__GNUC__


14928 #¥agm®
GCC
 
dügno°ic
 
p›


	@lib/libprintf/test/test_suite.cpp

30 
	#CATCH_CONFIG_MAIN


	)

31 
	~"ˇtch.hµ
"

33 
	~<°rög.h
>

34 
	~<s°ªam
>

35 
	~<m©h.h
>

38 
«me•a˚
 
	gã°
 {

40 
	~"../¥ötf.h
"

41 
	~"../¥ötf.c
"

46 
	g¥ötf_buf„r
[100];

47 
size_t
 
	g¥ötf_idx
 = 0U;

49 
	gã°
::
	$_putch¨
(
ch¨a˘î
)

51 
¥ötf_buf„r
[
¥ötf_idx
++] = 
ch¨a˘î
;

52 
	}
}

54 
	$_out_f˘
(
ch¨a˘î
, * 
¨g
)

56 ()
¨g
;

57 
¥ötf_buf„r
[
¥ötf_idx
++] = 
ch¨a˘î
;

58 
	}
}

61 
TEST_CASE
("printf", "[]" ) {

62 
	g¥ötf_idx
 = 0U;

63 
mem£t
(
¥ötf_buf„r
, 0xCC, 100U);

64 
REQUIRE
(
ã°
::
¥ötf
("% d", 4232) == 5);

65 
REQUIRE
(
¥ötf_buf„r
[5] == ()0xCC);

66 
	g¥ötf_buf„r
[5] = 0;

67 
REQUIRE
(!
°rcmp
(
¥ötf_buf„r
, " 4232"));

71 
TEST_CASE
("fctprintf", "[]" ) {

72 
	g¥ötf_idx
 = 0U;

73 
mem£t
(
¥ötf_buf„r
, 0xCC, 100U);

74 
	gã°
::
f˘¥ötf
(&
_out_f˘
, 
nuŒ±r
, "This isáÅest of %X", 0x12EFU);

75 
REQUIRE
(!
°∫cmp
(
¥ötf_buf„r
, "This isáÅest of 12EF", 22U));

76 
REQUIRE
(
¥ötf_buf„r
[22] == ()0xCC);

80 
TEST_CASE
("snprintf", "[]" ) {

81 
	gbuf„r
[100];

83 
	gã°
::
¢¥ötf
(
buf„r
, 100U, "%d", -1000);

84 
REQUIRE
(!
°rcmp
(
buf„r
, "-1000"));

86 
	gã°
::
¢¥ötf
(
buf„r
, 3U, "%d", -1000);

87 
REQUIRE
(!
°rcmp
(
buf„r
, "-1"));

90 
	$v¥ötf_buûdî_1
(* 
buf„r
, ...)

92 
va_li°
 
¨gs
;

93 
	`va_°¨t
(
¨gs
, 
buf„r
);

94 
ã°
::
	`v¥ötf
("%d", 
¨gs
);

95 
	`va_íd
(
¨gs
);

96 
	}
}

98 
	$v¢¥ötf_buûdî_1
(* 
buf„r
, ...)

100 
va_li°
 
¨gs
;

101 
	`va_°¨t
(
¨gs
, 
buf„r
);

102 
ã°
::
	`v¢¥ötf
(
buf„r
, 100U, "%d", 
¨gs
);

103 
	`va_íd
(
¨gs
);

104 
	}
}

106 
	$v¢¥ötf_buûdî_3
(* 
buf„r
, ...)

108 
va_li°
 
¨gs
;

109 
	`va_°¨t
(
¨gs
, 
buf„r
);

110 
ã°
::
	`v¢¥ötf
(
buf„r
, 100U, "%d %d %s", 
¨gs
);

111 
	`va_íd
(
¨gs
);

112 
	}
}

115 
TEST_CASE
("vprintf", "[]" ) {

116 
	gbuf„r
[100];

117 
	g¥ötf_idx
 = 0U;

118 
mem£t
(
¥ötf_buf„r
, 0xCC, 100U);

119 
v¥ötf_buûdî_1
(
buf„r
, 2345);

120 
REQUIRE
(
¥ötf_buf„r
[4] == ()0xCC);

121 
	g¥ötf_buf„r
[4] = 0;

122 
REQUIRE
(!
°rcmp
(
¥ötf_buf„r
, "2345"));

126 
TEST_CASE
("vsnprintf", "[]" ) {

127 
	gbuf„r
[100];

129 
v¢¥ötf_buûdî_1
(
buf„r
, -1);

130 
REQUIRE
(!
°rcmp
(
buf„r
, "-1"));

132 
v¢¥ötf_buûdî_3
(
buf„r
, 3, -1000, "test");

133 
REQUIRE
(!
°rcmp
(
buf„r
, "3 -1000Åest"));

137 
TEST_CASE
("space flag", "[]" ) {

138 
	gbuf„r
[100];

140 
	gã°
::
•rötf
(
buf„r
, "% d", 42);

141 
REQUIRE
(!
°rcmp
(
buf„r
, " 42"));

143 
	gã°
::
•rötf
(
buf„r
, "% d", -42);

144 
REQUIRE
(!
°rcmp
(
buf„r
, "-42"));

146 
	gã°
::
•rötf
(
buf„r
, "% 5d", 42);

147 
REQUIRE
(!
°rcmp
(
buf„r
, " 42"));

149 
	gã°
::
•rötf
(
buf„r
, "% 5d", -42);

150 
REQUIRE
(!
°rcmp
(
buf„r
, " -42"));

152 
	gã°
::
•rötf
(
buf„r
, "% 15d", 42);

153 
REQUIRE
(!
°rcmp
(
buf„r
, " 42"));

155 
	gã°
::
•rötf
(
buf„r
, "% 15d", -42);

156 
REQUIRE
(!
°rcmp
(
buf„r
, " -42"));

158 
	gã°
::
•rötf
(
buf„r
, "% 15d", -42);

159 
REQUIRE
(!
°rcmp
(
buf„r
, " -42"));

161 
	gã°
::
•rötf
(
buf„r
, "% 15.3f", -42.987);

162 
REQUIRE
(!
°rcmp
(
buf„r
, " -42.987"));

164 
	gã°
::
•rötf
(
buf„r
, "% 15.3f", 42.987);

165 
REQUIRE
(!
°rcmp
(
buf„r
, " 42.987"));

167 
	gã°
::
•rötf
(
buf„r
, "% s", "HelloÅesting");

168 
REQUIRE
(!
°rcmp
(
buf„r
, "HelloÅesting"));

170 
	gã°
::
•rötf
(
buf„r
, "% d", 1024);

171 
REQUIRE
(!
°rcmp
(
buf„r
, " 1024"));

173 
	gã°
::
•rötf
(
buf„r
, "% d", -1024);

174 
REQUIRE
(!
°rcmp
(
buf„r
, "-1024"));

176 
	gã°
::
•rötf
(
buf„r
, "% i", 1024);

177 
REQUIRE
(!
°rcmp
(
buf„r
, " 1024"));

179 
	gã°
::
•rötf
(
buf„r
, "% i", -1024);

180 
REQUIRE
(!
°rcmp
(
buf„r
, "-1024"));

182 
	gã°
::
•rötf
(
buf„r
, "% u", 1024);

183 
REQUIRE
(!
°rcmp
(
buf„r
, "1024"));

185 
	gã°
::
•rötf
(
buf„r
, "% u", 4294966272U);

186 
REQUIRE
(!
°rcmp
(
buf„r
, "4294966272"));

188 
	gã°
::
•rötf
(
buf„r
, "% o", 511);

189 
REQUIRE
(!
°rcmp
(
buf„r
, "777"));

191 
	gã°
::
•rötf
(
buf„r
, "% o", 4294966785U);

192 
REQUIRE
(!
°rcmp
(
buf„r
, "37777777001"));

194 
	gã°
::
•rötf
(
buf„r
, "% x", 305441741);

195 
REQUIRE
(!
°rcmp
(
buf„r
, "1234abcd"));

197 
	gã°
::
•rötf
(
buf„r
, "% x", 3989525555U);

198 
REQUIRE
(!
°rcmp
(
buf„r
, "edcb5433"));

200 
	gã°
::
•rötf
(
buf„r
, "% X", 305441741);

201 
REQUIRE
(!
°rcmp
(
buf„r
, "1234ABCD"));

203 
	gã°
::
•rötf
(
buf„r
, "% X", 3989525555U);

204 
REQUIRE
(!
°rcmp
(
buf„r
, "EDCB5433"));

206 
	gã°
::
•rötf
(
buf„r
, "% c", 'x');

207 
REQUIRE
(!
°rcmp
(
buf„r
, "x"));

211 
TEST_CASE
("+ flag", "[]" ) {

212 
	gbuf„r
[100];

214 
	gã°
::
•rötf
(
buf„r
, "%+d", 42);

215 
REQUIRE
(!
°rcmp
(
buf„r
, "+42"));

217 
	gã°
::
•rötf
(
buf„r
, "%+d", -42);

218 
REQUIRE
(!
°rcmp
(
buf„r
, "-42"));

220 
	gã°
::
•rötf
(
buf„r
, "%+5d", 42);

221 
REQUIRE
(!
°rcmp
(
buf„r
, " +42"));

223 
	gã°
::
•rötf
(
buf„r
, "%+5d", -42);

224 
REQUIRE
(!
°rcmp
(
buf„r
, " -42"));

226 
	gã°
::
•rötf
(
buf„r
, "%+15d", 42);

227 
REQUIRE
(!
°rcmp
(
buf„r
, " +42"));

229 
	gã°
::
•rötf
(
buf„r
, "%+15d", -42);

230 
REQUIRE
(!
°rcmp
(
buf„r
, " -42"));

232 
	gã°
::
•rötf
(
buf„r
, "%+s", "HelloÅesting");

233 
REQUIRE
(!
°rcmp
(
buf„r
, "HelloÅesting"));

235 
	gã°
::
•rötf
(
buf„r
, "%+d", 1024);

236 
REQUIRE
(!
°rcmp
(
buf„r
, "+1024"));

238 
	gã°
::
•rötf
(
buf„r
, "%+d", -1024);

239 
REQUIRE
(!
°rcmp
(
buf„r
, "-1024"));

241 
	gã°
::
•rötf
(
buf„r
, "%+i", 1024);

242 
REQUIRE
(!
°rcmp
(
buf„r
, "+1024"));

244 
	gã°
::
•rötf
(
buf„r
, "%+i", -1024);

245 
REQUIRE
(!
°rcmp
(
buf„r
, "-1024"));

247 
	gã°
::
•rötf
(
buf„r
, "%+u", 1024);

248 
REQUIRE
(!
°rcmp
(
buf„r
, "1024"));

250 
	gã°
::
•rötf
(
buf„r
, "%+u", 4294966272U);

251 
REQUIRE
(!
°rcmp
(
buf„r
, "4294966272"));

253 
	gã°
::
•rötf
(
buf„r
, "%+o", 511);

254 
REQUIRE
(!
°rcmp
(
buf„r
, "777"));

256 
	gã°
::
•rötf
(
buf„r
, "%+o", 4294966785U);

257 
REQUIRE
(!
°rcmp
(
buf„r
, "37777777001"));

259 
	gã°
::
•rötf
(
buf„r
, "%+x", 305441741);

260 
REQUIRE
(!
°rcmp
(
buf„r
, "1234abcd"));

262 
	gã°
::
•rötf
(
buf„r
, "%+x", 3989525555U);

263 
REQUIRE
(!
°rcmp
(
buf„r
, "edcb5433"));

265 
	gã°
::
•rötf
(
buf„r
, "%+X", 305441741);

266 
REQUIRE
(!
°rcmp
(
buf„r
, "1234ABCD"));

268 
	gã°
::
•rötf
(
buf„r
, "%+X", 3989525555U);

269 
REQUIRE
(!
°rcmp
(
buf„r
, "EDCB5433"));

271 
	gã°
::
•rötf
(
buf„r
, "%+c", 'x');

272 
REQUIRE
(!
°rcmp
(
buf„r
, "x"));

274 
	gã°
::
•rötf
(
buf„r
, "%+.0d", 0);

275 
REQUIRE
(!
°rcmp
(
buf„r
, "+"));

279 
TEST_CASE
("0 flag", "[]" ) {

280 
	gbuf„r
[100];

282 
	gã°
::
•rötf
(
buf„r
, "%0d", 42);

283 
REQUIRE
(!
°rcmp
(
buf„r
, "42"));

285 
	gã°
::
•rötf
(
buf„r
, "%0ld", 42L);

286 
REQUIRE
(!
°rcmp
(
buf„r
, "42"));

288 
	gã°
::
•rötf
(
buf„r
, "%0d", -42);

289 
REQUIRE
(!
°rcmp
(
buf„r
, "-42"));

291 
	gã°
::
•rötf
(
buf„r
, "%05d", 42);

292 
REQUIRE
(!
°rcmp
(
buf„r
, "00042"));

294 
	gã°
::
•rötf
(
buf„r
, "%05d", -42);

295 
REQUIRE
(!
°rcmp
(
buf„r
, "-0042"));

297 
	gã°
::
•rötf
(
buf„r
, "%015d", 42);

298 
REQUIRE
(!
°rcmp
(
buf„r
, "000000000000042"));

300 
	gã°
::
•rötf
(
buf„r
, "%015d", -42);

301 
REQUIRE
(!
°rcmp
(
buf„r
, "-00000000000042"));

303 
	gã°
::
•rötf
(
buf„r
, "%015.2f", 42.1234);

304 
REQUIRE
(!
°rcmp
(
buf„r
, "000000000042.12"));

306 
	gã°
::
•rötf
(
buf„r
, "%015.3f", 42.9876);

307 
REQUIRE
(!
°rcmp
(
buf„r
, "00000000042.988"));

309 
	gã°
::
•rötf
(
buf„r
, "%015.5f", -42.9876);

310 
REQUIRE
(!
°rcmp
(
buf„r
, "-00000042.98760"));

314 
TEST_CASE
("- flag", "[]" ) {

315 
	gbuf„r
[100];

317 
	gã°
::
•rötf
(
buf„r
, "%-d", 42);

318 
REQUIRE
(!
°rcmp
(
buf„r
, "42"));

320 
	gã°
::
•rötf
(
buf„r
, "%-d", -42);

321 
REQUIRE
(!
°rcmp
(
buf„r
, "-42"));

323 
	gã°
::
•rötf
(
buf„r
, "%-5d", 42);

324 
REQUIRE
(!
°rcmp
(
buf„r
, "42 "));

326 
	gã°
::
•rötf
(
buf„r
, "%-5d", -42);

327 
REQUIRE
(!
°rcmp
(
buf„r
, "-42 "));

329 
	gã°
::
•rötf
(
buf„r
, "%-15d", 42);

330 
REQUIRE
(!
°rcmp
(
buf„r
, "42 "));

332 
	gã°
::
•rötf
(
buf„r
, "%-15d", -42);

333 
REQUIRE
(!
°rcmp
(
buf„r
, "-42 "));

335 
	gã°
::
•rötf
(
buf„r
, "%-0d", 42);

336 
REQUIRE
(!
°rcmp
(
buf„r
, "42"));

338 
	gã°
::
•rötf
(
buf„r
, "%-0d", -42);

339 
REQUIRE
(!
°rcmp
(
buf„r
, "-42"));

341 
	gã°
::
•rötf
(
buf„r
, "%-05d", 42);

342 
REQUIRE
(!
°rcmp
(
buf„r
, "42 "));

344 
	gã°
::
•rötf
(
buf„r
, "%-05d", -42);

345 
REQUIRE
(!
°rcmp
(
buf„r
, "-42 "));

347 
	gã°
::
•rötf
(
buf„r
, "%-015d", 42);

348 
REQUIRE
(!
°rcmp
(
buf„r
, "42 "));

350 
	gã°
::
•rötf
(
buf„r
, "%-015d", -42);

351 
REQUIRE
(!
°rcmp
(
buf„r
, "-42 "));

353 
	gã°
::
•rötf
(
buf„r
, "%0-d", 42);

354 
REQUIRE
(!
°rcmp
(
buf„r
, "42"));

356 
	gã°
::
•rötf
(
buf„r
, "%0-d", -42);

357 
REQUIRE
(!
°rcmp
(
buf„r
, "-42"));

359 
	gã°
::
•rötf
(
buf„r
, "%0-5d", 42);

360 
REQUIRE
(!
°rcmp
(
buf„r
, "42 "));

362 
	gã°
::
•rötf
(
buf„r
, "%0-5d", -42);

363 
REQUIRE
(!
°rcmp
(
buf„r
, "-42 "));

365 
	gã°
::
•rötf
(
buf„r
, "%0-15d", 42);

366 
REQUIRE
(!
°rcmp
(
buf„r
, "42 "));

368 
	gã°
::
•rötf
(
buf„r
, "%0-15d", -42);

369 
REQUIRE
(!
°rcmp
(
buf„r
, "-42 "));

371 
	gã°
::
•rötf
(
buf„r
, "%0-15.3e", -42.);

372 #i‚de‡
PRINTF_DISABLE_SUPPORT_EXPONENTIAL


373 
REQUIRE
(!
°rcmp
(
buf„r
, "-4.200e+01 "));

375 
REQUIRE
(!
°rcmp
(
buf„r
, "e"));

378 
	gã°
::
•rötf
(
buf„r
, "%0-15.3g", -42.);

379 #i‚de‡
PRINTF_DISABLE_SUPPORT_EXPONENTIAL


380 
REQUIRE
(!
°rcmp
(
buf„r
, "-42.0 "));

382 
REQUIRE
(!
°rcmp
(
buf„r
, "g"));

387 
TEST_CASE
("# flag", "[]" ) {

388 
	gbuf„r
[100];

390 
	gã°
::
•rötf
(
buf„r
, "%#.0x", 0);

391 
REQUIRE
(!
°rcmp
(
buf„r
, ""));

392 
	gã°
::
•rötf
(
buf„r
, "%#.1x", 0);

393 
REQUIRE
(!
°rcmp
(
buf„r
, "0"));

394 
	gã°
::
•rötf
(
buf„r
, "%#.0llx", ()0);

395 
REQUIRE
(!
°rcmp
(
buf„r
, ""));

396 
	gã°
::
•rötf
(
buf„r
, "%#.8x", 0x614e);

397 
REQUIRE
(!
°rcmp
(
buf„r
, "0x0000614e"));

398 
	gã°
::
•rötf
(
buf„r
,"%#b", 6);

399 
REQUIRE
(!
°rcmp
(
buf„r
, "0b110"));

403 
TEST_CASE
("specifier", "[]" ) {

404 
	gbuf„r
[100];

406 
	gã°
::
•rötf
(
buf„r
, "HelloÅesting");

407 
REQUIRE
(!
°rcmp
(
buf„r
, "HelloÅesting"));

409 
	gã°
::
•rötf
(
buf„r
, "%s", "HelloÅesting");

410 
REQUIRE
(!
°rcmp
(
buf„r
, "HelloÅesting"));

412 
	gã°
::
•rötf
(
buf„r
, "%d", 1024);

413 
REQUIRE
(!
°rcmp
(
buf„r
, "1024"));

415 
	gã°
::
•rötf
(
buf„r
, "%d", -1024);

416 
REQUIRE
(!
°rcmp
(
buf„r
, "-1024"));

418 
	gã°
::
•rötf
(
buf„r
, "%i", 1024);

419 
REQUIRE
(!
°rcmp
(
buf„r
, "1024"));

421 
	gã°
::
•rötf
(
buf„r
, "%i", -1024);

422 
REQUIRE
(!
°rcmp
(
buf„r
, "-1024"));

424 
	gã°
::
•rötf
(
buf„r
, "%u", 1024);

425 
REQUIRE
(!
°rcmp
(
buf„r
, "1024"));

427 
	gã°
::
•rötf
(
buf„r
, "%u", 4294966272U);

428 
REQUIRE
(!
°rcmp
(
buf„r
, "4294966272"));

430 
	gã°
::
•rötf
(
buf„r
, "%o", 511);

431 
REQUIRE
(!
°rcmp
(
buf„r
, "777"));

433 
	gã°
::
•rötf
(
buf„r
, "%o", 4294966785U);

434 
REQUIRE
(!
°rcmp
(
buf„r
, "37777777001"));

436 
	gã°
::
•rötf
(
buf„r
, "%x", 305441741);

437 
REQUIRE
(!
°rcmp
(
buf„r
, "1234abcd"));

439 
	gã°
::
•rötf
(
buf„r
, "%x", 3989525555U);

440 
REQUIRE
(!
°rcmp
(
buf„r
, "edcb5433"));

442 
	gã°
::
•rötf
(
buf„r
, "%X", 305441741);

443 
REQUIRE
(!
°rcmp
(
buf„r
, "1234ABCD"));

445 
	gã°
::
•rötf
(
buf„r
, "%X", 3989525555U);

446 
REQUIRE
(!
°rcmp
(
buf„r
, "EDCB5433"));

448 
	gã°
::
•rötf
(
buf„r
, "%%");

449 
REQUIRE
(!
°rcmp
(
buf„r
, "%"));

453 
TEST_CASE
("width", "[]" ) {

454 
	gbuf„r
[100];

456 
	gã°
::
•rötf
(
buf„r
, "%1s", "HelloÅesting");

457 
REQUIRE
(!
°rcmp
(
buf„r
, "HelloÅesting"));

459 
	gã°
::
•rötf
(
buf„r
, "%1d", 1024);

460 
REQUIRE
(!
°rcmp
(
buf„r
, "1024"));

462 
	gã°
::
•rötf
(
buf„r
, "%1d", -1024);

463 
REQUIRE
(!
°rcmp
(
buf„r
, "-1024"));

465 
	gã°
::
•rötf
(
buf„r
, "%1i", 1024);

466 
REQUIRE
(!
°rcmp
(
buf„r
, "1024"));

468 
	gã°
::
•rötf
(
buf„r
, "%1i", -1024);

469 
REQUIRE
(!
°rcmp
(
buf„r
, "-1024"));

471 
	gã°
::
•rötf
(
buf„r
, "%1u", 1024);

472 
REQUIRE
(!
°rcmp
(
buf„r
, "1024"));

474 
	gã°
::
•rötf
(
buf„r
, "%1u", 4294966272U);

475 
REQUIRE
(!
°rcmp
(
buf„r
, "4294966272"));

477 
	gã°
::
•rötf
(
buf„r
, "%1o", 511);

478 
REQUIRE
(!
°rcmp
(
buf„r
, "777"));

480 
	gã°
::
•rötf
(
buf„r
, "%1o", 4294966785U);

481 
REQUIRE
(!
°rcmp
(
buf„r
, "37777777001"));

483 
	gã°
::
•rötf
(
buf„r
, "%1x", 305441741);

484 
REQUIRE
(!
°rcmp
(
buf„r
, "1234abcd"));

486 
	gã°
::
•rötf
(
buf„r
, "%1x", 3989525555U);

487 
REQUIRE
(!
°rcmp
(
buf„r
, "edcb5433"));

489 
	gã°
::
•rötf
(
buf„r
, "%1X", 305441741);

490 
REQUIRE
(!
°rcmp
(
buf„r
, "1234ABCD"));

492 
	gã°
::
•rötf
(
buf„r
, "%1X", 3989525555U);

493 
REQUIRE
(!
°rcmp
(
buf„r
, "EDCB5433"));

495 
	gã°
::
•rötf
(
buf„r
, "%1c", 'x');

496 
REQUIRE
(!
°rcmp
(
buf„r
, "x"));

500 
TEST_CASE
("width 20", "[]" ) {

501 
	gbuf„r
[100];

503 
	gã°
::
•rötf
(
buf„r
, "%20s", "Hello");

504 
REQUIRE
(!
°rcmp
(
buf„r
, " Hello"));

506 
	gã°
::
•rötf
(
buf„r
, "%20d", 1024);

507 
REQUIRE
(!
°rcmp
(
buf„r
, " 1024"));

509 
	gã°
::
•rötf
(
buf„r
, "%20d", -1024);

510 
REQUIRE
(!
°rcmp
(
buf„r
, " -1024"));

512 
	gã°
::
•rötf
(
buf„r
, "%20i", 1024);

513 
REQUIRE
(!
°rcmp
(
buf„r
, " 1024"));

515 
	gã°
::
•rötf
(
buf„r
, "%20i", -1024);

516 
REQUIRE
(!
°rcmp
(
buf„r
, " -1024"));

518 
	gã°
::
•rötf
(
buf„r
, "%20u", 1024);

519 
REQUIRE
(!
°rcmp
(
buf„r
, " 1024"));

521 
	gã°
::
•rötf
(
buf„r
, "%20u", 4294966272U);

522 
REQUIRE
(!
°rcmp
(
buf„r
, " 4294966272"));

524 
	gã°
::
•rötf
(
buf„r
, "%20o", 511);

525 
REQUIRE
(!
°rcmp
(
buf„r
, " 777"));

527 
	gã°
::
•rötf
(
buf„r
, "%20o", 4294966785U);

528 
REQUIRE
(!
°rcmp
(
buf„r
, " 37777777001"));

530 
	gã°
::
•rötf
(
buf„r
, "%20x", 305441741);

531 
REQUIRE
(!
°rcmp
(
buf„r
, " 1234abcd"));

533 
	gã°
::
•rötf
(
buf„r
, "%20x", 3989525555U);

534 
REQUIRE
(!
°rcmp
(
buf„r
, "Édcb5433"));

536 
	gã°
::
•rötf
(
buf„r
, "%20X", 305441741);

537 
REQUIRE
(!
°rcmp
(
buf„r
, " 1234ABCD"));

539 
	gã°
::
•rötf
(
buf„r
, "%20X", 3989525555U);

540 
REQUIRE
(!
°rcmp
(
buf„r
, " EDCB5433"));

542 
	gã°
::
•rötf
(
buf„r
, "%20c", 'x');

543 
REQUIRE
(!
°rcmp
(
buf„r
, " x"));

547 
TEST_CASE
("width *20", "[]" ) {

548 
	gbuf„r
[100];

550 
	gã°
::
•rötf
(
buf„r
, "%*s", 20, "Hello");

551 
REQUIRE
(!
°rcmp
(
buf„r
, " Hello"));

553 
	gã°
::
•rötf
(
buf„r
, "%*d", 20, 1024);

554 
REQUIRE
(!
°rcmp
(
buf„r
, " 1024"));

556 
	gã°
::
•rötf
(
buf„r
, "%*d", 20, -1024);

557 
REQUIRE
(!
°rcmp
(
buf„r
, " -1024"));

559 
	gã°
::
•rötf
(
buf„r
, "%*i", 20, 1024);

560 
REQUIRE
(!
°rcmp
(
buf„r
, " 1024"));

562 
	gã°
::
•rötf
(
buf„r
, "%*i", 20, -1024);

563 
REQUIRE
(!
°rcmp
(
buf„r
, " -1024"));

565 
	gã°
::
•rötf
(
buf„r
, "%*u", 20, 1024);

566 
REQUIRE
(!
°rcmp
(
buf„r
, " 1024"));

568 
	gã°
::
•rötf
(
buf„r
, "%*u", 20, 4294966272U);

569 
REQUIRE
(!
°rcmp
(
buf„r
, " 4294966272"));

571 
	gã°
::
•rötf
(
buf„r
, "%*o", 20, 511);

572 
REQUIRE
(!
°rcmp
(
buf„r
, " 777"));

574 
	gã°
::
•rötf
(
buf„r
, "%*o", 20, 4294966785U);

575 
REQUIRE
(!
°rcmp
(
buf„r
, " 37777777001"));

577 
	gã°
::
•rötf
(
buf„r
, "%*x", 20, 305441741);

578 
REQUIRE
(!
°rcmp
(
buf„r
, " 1234abcd"));

580 
	gã°
::
•rötf
(
buf„r
, "%*x", 20, 3989525555U);

581 
REQUIRE
(!
°rcmp
(
buf„r
, "Édcb5433"));

583 
	gã°
::
•rötf
(
buf„r
, "%*X", 20, 305441741);

584 
REQUIRE
(!
°rcmp
(
buf„r
, " 1234ABCD"));

586 
	gã°
::
•rötf
(
buf„r
, "%*X", 20, 3989525555U);

587 
REQUIRE
(!
°rcmp
(
buf„r
, " EDCB5433"));

589 
	gã°
::
•rötf
(
buf„r
, "%*c", 20,'x');

590 
REQUIRE
(!
°rcmp
(
buf„r
, " x"));

594 
TEST_CASE
("width -20", "[]" ) {

595 
	gbuf„r
[100];

597 
	gã°
::
•rötf
(
buf„r
, "%-20s", "Hello");

598 
REQUIRE
(!
°rcmp
(
buf„r
, "Hello "));

600 
	gã°
::
•rötf
(
buf„r
, "%-20d", 1024);

601 
REQUIRE
(!
°rcmp
(
buf„r
, "1024 "));

603 
	gã°
::
•rötf
(
buf„r
, "%-20d", -1024);

604 
REQUIRE
(!
°rcmp
(
buf„r
, "-1024 "));

606 
	gã°
::
•rötf
(
buf„r
, "%-20i", 1024);

607 
REQUIRE
(!
°rcmp
(
buf„r
, "1024 "));

609 
	gã°
::
•rötf
(
buf„r
, "%-20i", -1024);

610 
REQUIRE
(!
°rcmp
(
buf„r
, "-1024 "));

612 
	gã°
::
•rötf
(
buf„r
, "%-20u", 1024);

613 
REQUIRE
(!
°rcmp
(
buf„r
, "1024 "));

615 
	gã°
::
•rötf
(
buf„r
, "%-20.4f", 1024.1234);

616 
REQUIRE
(!
°rcmp
(
buf„r
, "1024.1234 "));

618 
	gã°
::
•rötf
(
buf„r
, "%-20u", 4294966272U);

619 
REQUIRE
(!
°rcmp
(
buf„r
, "4294966272 "));

621 
	gã°
::
•rötf
(
buf„r
, "%-20o", 511);

622 
REQUIRE
(!
°rcmp
(
buf„r
, "777 "));

624 
	gã°
::
•rötf
(
buf„r
, "%-20o", 4294966785U);

625 
REQUIRE
(!
°rcmp
(
buf„r
, "37777777001 "));

627 
	gã°
::
•rötf
(
buf„r
, "%-20x", 305441741);

628 
REQUIRE
(!
°rcmp
(
buf„r
, "1234abcd "));

630 
	gã°
::
•rötf
(
buf„r
, "%-20x", 3989525555U);

631 
REQUIRE
(!
°rcmp
(
buf„r
, "edcb5433 "));

633 
	gã°
::
•rötf
(
buf„r
, "%-20X", 305441741);

634 
REQUIRE
(!
°rcmp
(
buf„r
, "1234ABCD "));

636 
	gã°
::
•rötf
(
buf„r
, "%-20X", 3989525555U);

637 
REQUIRE
(!
°rcmp
(
buf„r
, "EDCB5433 "));

639 
	gã°
::
•rötf
(
buf„r
, "%-20c", 'x');

640 
REQUIRE
(!
°rcmp
(
buf„r
, "x "));

642 
	gã°
::
•rötf
(
buf„r
, "|%5d| |%-2d| |%5d|", 9, 9, 9);

643 
REQUIRE
(!
°rcmp
(
buf„r
, "| 9| |9 | | 9|"));

645 
	gã°
::
•rötf
(
buf„r
, "|%5d| |%-2d| |%5d|", 10, 10, 10);

646 
REQUIRE
(!
°rcmp
(
buf„r
, "| 10| |10| | 10|"));

648 
	gã°
::
•rötf
(
buf„r
, "|%5d| |%-12d| |%5d|", 9, 9, 9);

649 
REQUIRE
(!
°rcmp
(
buf„r
, "| 9| |9 | | 9|"));

651 
	gã°
::
•rötf
(
buf„r
, "|%5d| |%-12d| |%5d|", 10, 10, 10);

652 
REQUIRE
(!
°rcmp
(
buf„r
, "| 10| |10 | | 10|"));

656 
TEST_CASE
("width 0-20", "[]" ) {

657 
	gbuf„r
[100];

659 
	gã°
::
•rötf
(
buf„r
, "%0-20s", "Hello");

660 
REQUIRE
(!
°rcmp
(
buf„r
, "Hello "));

662 
	gã°
::
•rötf
(
buf„r
, "%0-20d", 1024);

663 
REQUIRE
(!
°rcmp
(
buf„r
, "1024 "));

665 
	gã°
::
•rötf
(
buf„r
, "%0-20d", -1024);

666 
REQUIRE
(!
°rcmp
(
buf„r
, "-1024 "));

668 
	gã°
::
•rötf
(
buf„r
, "%0-20i", 1024);

669 
REQUIRE
(!
°rcmp
(
buf„r
, "1024 "));

671 
	gã°
::
•rötf
(
buf„r
, "%0-20i", -1024);

672 
REQUIRE
(!
°rcmp
(
buf„r
, "-1024 "));

674 
	gã°
::
•rötf
(
buf„r
, "%0-20u", 1024);

675 
REQUIRE
(!
°rcmp
(
buf„r
, "1024 "));

677 
	gã°
::
•rötf
(
buf„r
, "%0-20u", 4294966272U);

678 
REQUIRE
(!
°rcmp
(
buf„r
, "4294966272 "));

680 
	gã°
::
•rötf
(
buf„r
, "%0-20o", 511);

681 
REQUIRE
(!
°rcmp
(
buf„r
, "777 "));

683 
	gã°
::
•rötf
(
buf„r
, "%0-20o", 4294966785U);

684 
REQUIRE
(!
°rcmp
(
buf„r
, "37777777001 "));

686 
	gã°
::
•rötf
(
buf„r
, "%0-20x", 305441741);

687 
REQUIRE
(!
°rcmp
(
buf„r
, "1234abcd "));

689 
	gã°
::
•rötf
(
buf„r
, "%0-20x", 3989525555U);

690 
REQUIRE
(!
°rcmp
(
buf„r
, "edcb5433 "));

692 
	gã°
::
•rötf
(
buf„r
, "%0-20X", 305441741);

693 
REQUIRE
(!
°rcmp
(
buf„r
, "1234ABCD "));

695 
	gã°
::
•rötf
(
buf„r
, "%0-20X", 3989525555U);

696 
REQUIRE
(!
°rcmp
(
buf„r
, "EDCB5433 "));

698 
	gã°
::
•rötf
(
buf„r
, "%0-20c", 'x');

699 
REQUIRE
(!
°rcmp
(
buf„r
, "x "));

703 
TEST_CASE
("padding 20", "[]" ) {

704 
	gbuf„r
[100];

706 
	gã°
::
•rötf
(
buf„r
, "%020d", 1024);

707 
REQUIRE
(!
°rcmp
(
buf„r
, "00000000000000001024"));

709 
	gã°
::
•rötf
(
buf„r
, "%020d", -1024);

710 
REQUIRE
(!
°rcmp
(
buf„r
, "-0000000000000001024"));

712 
	gã°
::
•rötf
(
buf„r
, "%020i", 1024);

713 
REQUIRE
(!
°rcmp
(
buf„r
, "00000000000000001024"));

715 
	gã°
::
•rötf
(
buf„r
, "%020i", -1024);

716 
REQUIRE
(!
°rcmp
(
buf„r
, "-0000000000000001024"));

718 
	gã°
::
•rötf
(
buf„r
, "%020u", 1024);

719 
REQUIRE
(!
°rcmp
(
buf„r
, "00000000000000001024"));

721 
	gã°
::
•rötf
(
buf„r
, "%020u", 4294966272U);

722 
REQUIRE
(!
°rcmp
(
buf„r
, "00000000004294966272"));

724 
	gã°
::
•rötf
(
buf„r
, "%020o", 511);

725 
REQUIRE
(!
°rcmp
(
buf„r
, "00000000000000000777"));

727 
	gã°
::
•rötf
(
buf„r
, "%020o", 4294966785U);

728 
REQUIRE
(!
°rcmp
(
buf„r
, "00000000037777777001"));

730 
	gã°
::
•rötf
(
buf„r
, "%020x", 305441741);

731 
REQUIRE
(!
°rcmp
(
buf„r
, "0000000000001234abcd"));

733 
	gã°
::
•rötf
(
buf„r
, "%020x", 3989525555U);

734 
REQUIRE
(!
°rcmp
(
buf„r
, "000000000000edcb5433"));

736 
	gã°
::
•rötf
(
buf„r
, "%020X", 305441741);

737 
REQUIRE
(!
°rcmp
(
buf„r
, "0000000000001234ABCD"));

739 
	gã°
::
•rötf
(
buf„r
, "%020X", 3989525555U);

740 
REQUIRE
(!
°rcmp
(
buf„r
, "000000000000EDCB5433"));

744 
TEST_CASE
("padding .20", "[]" ) {

745 
	gbuf„r
[100];

747 
	gã°
::
•rötf
(
buf„r
, "%.20d", 1024);

748 
REQUIRE
(!
°rcmp
(
buf„r
, "00000000000000001024"));

750 
	gã°
::
•rötf
(
buf„r
, "%.20d", -1024);

751 
REQUIRE
(!
°rcmp
(
buf„r
, "-00000000000000001024"));

753 
	gã°
::
•rötf
(
buf„r
, "%.20i", 1024);

754 
REQUIRE
(!
°rcmp
(
buf„r
, "00000000000000001024"));

756 
	gã°
::
•rötf
(
buf„r
, "%.20i", -1024);

757 
REQUIRE
(!
°rcmp
(
buf„r
, "-00000000000000001024"));

759 
	gã°
::
•rötf
(
buf„r
, "%.20u", 1024);

760 
REQUIRE
(!
°rcmp
(
buf„r
, "00000000000000001024"));

762 
	gã°
::
•rötf
(
buf„r
, "%.20u", 4294966272U);

763 
REQUIRE
(!
°rcmp
(
buf„r
, "00000000004294966272"));

765 
	gã°
::
•rötf
(
buf„r
, "%.20o", 511);

766 
REQUIRE
(!
°rcmp
(
buf„r
, "00000000000000000777"));

768 
	gã°
::
•rötf
(
buf„r
, "%.20o", 4294966785U);

769 
REQUIRE
(!
°rcmp
(
buf„r
, "00000000037777777001"));

771 
	gã°
::
•rötf
(
buf„r
, "%.20x", 305441741);

772 
REQUIRE
(!
°rcmp
(
buf„r
, "0000000000001234abcd"));

774 
	gã°
::
•rötf
(
buf„r
, "%.20x", 3989525555U);

775 
REQUIRE
(!
°rcmp
(
buf„r
, "000000000000edcb5433"));

777 
	gã°
::
•rötf
(
buf„r
, "%.20X", 305441741);

778 
REQUIRE
(!
°rcmp
(
buf„r
, "0000000000001234ABCD"));

780 
	gã°
::
•rötf
(
buf„r
, "%.20X", 3989525555U);

781 
REQUIRE
(!
°rcmp
(
buf„r
, "000000000000EDCB5433"));

785 
TEST_CASE
("padding #020", "[]" ) {

786 
	gbuf„r
[100];

788 
	gã°
::
•rötf
(
buf„r
, "%#020d", 1024);

789 
REQUIRE
(!
°rcmp
(
buf„r
, "00000000000000001024"));

791 
	gã°
::
•rötf
(
buf„r
, "%#020d", -1024);

792 
REQUIRE
(!
°rcmp
(
buf„r
, "-0000000000000001024"));

794 
	gã°
::
•rötf
(
buf„r
, "%#020i", 1024);

795 
REQUIRE
(!
°rcmp
(
buf„r
, "00000000000000001024"));

797 
	gã°
::
•rötf
(
buf„r
, "%#020i", -1024);

798 
REQUIRE
(!
°rcmp
(
buf„r
, "-0000000000000001024"));

800 
	gã°
::
•rötf
(
buf„r
, "%#020u", 1024);

801 
REQUIRE
(!
°rcmp
(
buf„r
, "00000000000000001024"));

803 
	gã°
::
•rötf
(
buf„r
, "%#020u", 4294966272U);

804 
REQUIRE
(!
°rcmp
(
buf„r
, "00000000004294966272"));

806 
	gã°
::
•rötf
(
buf„r
, "%#020o", 511);

807 
REQUIRE
(!
°rcmp
(
buf„r
, "00000000000000000777"));

809 
	gã°
::
•rötf
(
buf„r
, "%#020o", 4294966785U);

810 
REQUIRE
(!
°rcmp
(
buf„r
, "00000000037777777001"));

812 
	gã°
::
•rötf
(
buf„r
, "%#020x", 305441741);

813 
REQUIRE
(!
°rcmp
(
buf„r
, "0x00000000001234abcd"));

815 
	gã°
::
•rötf
(
buf„r
, "%#020x", 3989525555U);

816 
REQUIRE
(!
°rcmp
(
buf„r
, "0x0000000000edcb5433"));

818 
	gã°
::
•rötf
(
buf„r
, "%#020X", 305441741);

819 
REQUIRE
(!
°rcmp
(
buf„r
, "0X00000000001234ABCD"));

821 
	gã°
::
•rötf
(
buf„r
, "%#020X", 3989525555U);

822 
REQUIRE
(!
°rcmp
(
buf„r
, "0X0000000000EDCB5433"));

826 
TEST_CASE
("padding #20", "[]" ) {

827 
	gbuf„r
[100];

829 
	gã°
::
•rötf
(
buf„r
, "%#20d", 1024);

830 
REQUIRE
(!
°rcmp
(
buf„r
, " 1024"));

832 
	gã°
::
•rötf
(
buf„r
, "%#20d", -1024);

833 
REQUIRE
(!
°rcmp
(
buf„r
, " -1024"));

835 
	gã°
::
•rötf
(
buf„r
, "%#20i", 1024);

836 
REQUIRE
(!
°rcmp
(
buf„r
, " 1024"));

838 
	gã°
::
•rötf
(
buf„r
, "%#20i", -1024);

839 
REQUIRE
(!
°rcmp
(
buf„r
, " -1024"));

841 
	gã°
::
•rötf
(
buf„r
, "%#20u", 1024);

842 
REQUIRE
(!
°rcmp
(
buf„r
, " 1024"));

844 
	gã°
::
•rötf
(
buf„r
, "%#20u", 4294966272U);

845 
REQUIRE
(!
°rcmp
(
buf„r
, " 4294966272"));

847 
	gã°
::
•rötf
(
buf„r
, "%#20o", 511);

848 
REQUIRE
(!
°rcmp
(
buf„r
, " 0777"));

850 
	gã°
::
•rötf
(
buf„r
, "%#20o", 4294966785U);

851 
REQUIRE
(!
°rcmp
(
buf„r
, " 037777777001"));

853 
	gã°
::
•rötf
(
buf„r
, "%#20x", 305441741);

854 
REQUIRE
(!
°rcmp
(
buf„r
, " 0x1234abcd"));

856 
	gã°
::
•rötf
(
buf„r
, "%#20x", 3989525555U);

857 
REQUIRE
(!
°rcmp
(
buf„r
, " 0xedcb5433"));

859 
	gã°
::
•rötf
(
buf„r
, "%#20X", 305441741);

860 
REQUIRE
(!
°rcmp
(
buf„r
, " 0X1234ABCD"));

862 
	gã°
::
•rötf
(
buf„r
, "%#20X", 3989525555U);

863 
REQUIRE
(!
°rcmp
(
buf„r
, " 0XEDCB5433"));

867 
TEST_CASE
("padding 20.5", "[]" ) {

868 
	gbuf„r
[100];

870 
	gã°
::
•rötf
(
buf„r
, "%20.5d", 1024);

871 
REQUIRE
(!
°rcmp
(
buf„r
, " 01024"));

873 
	gã°
::
•rötf
(
buf„r
, "%20.5d", -1024);

874 
REQUIRE
(!
°rcmp
(
buf„r
, " -01024"));

876 
	gã°
::
•rötf
(
buf„r
, "%20.5i", 1024);

877 
REQUIRE
(!
°rcmp
(
buf„r
, " 01024"));

879 
	gã°
::
•rötf
(
buf„r
, "%20.5i", -1024);

880 
REQUIRE
(!
°rcmp
(
buf„r
, " -01024"));

882 
	gã°
::
•rötf
(
buf„r
, "%20.5u", 1024);

883 
REQUIRE
(!
°rcmp
(
buf„r
, " 01024"));

885 
	gã°
::
•rötf
(
buf„r
, "%20.5u", 4294966272U);

886 
REQUIRE
(!
°rcmp
(
buf„r
, " 4294966272"));

888 
	gã°
::
•rötf
(
buf„r
, "%20.5o", 511);

889 
REQUIRE
(!
°rcmp
(
buf„r
, " 00777"));

891 
	gã°
::
•rötf
(
buf„r
, "%20.5o", 4294966785U);

892 
REQUIRE
(!
°rcmp
(
buf„r
, " 37777777001"));

894 
	gã°
::
•rötf
(
buf„r
, "%20.5x", 305441741);

895 
REQUIRE
(!
°rcmp
(
buf„r
, " 1234abcd"));

897 
	gã°
::
•rötf
(
buf„r
, "%20.10x", 3989525555U);

898 
REQUIRE
(!
°rcmp
(
buf„r
, " 00edcb5433"));

900 
	gã°
::
•rötf
(
buf„r
, "%20.5X", 305441741);

901 
REQUIRE
(!
°rcmp
(
buf„r
, " 1234ABCD"));

903 
	gã°
::
•rötf
(
buf„r
, "%20.10X", 3989525555U);

904 
REQUIRE
(!
°rcmp
(
buf„r
, " 00EDCB5433"));

908 
TEST_CASE
("paddingÇegÇumbers", "[]" ) {

909 
	gbuf„r
[100];

912 
	gã°
::
•rötf
(
buf„r
, "% 1d", -5);

913 
REQUIRE
(!
°rcmp
(
buf„r
, "-5"));

915 
	gã°
::
•rötf
(
buf„r
, "% 2d", -5);

916 
REQUIRE
(!
°rcmp
(
buf„r
, "-5"));

918 
	gã°
::
•rötf
(
buf„r
, "% 3d", -5);

919 
REQUIRE
(!
°rcmp
(
buf„r
, " -5"));

921 
	gã°
::
•rötf
(
buf„r
, "% 4d", -5);

922 
REQUIRE
(!
°rcmp
(
buf„r
, " -5"));

925 
	gã°
::
•rötf
(
buf„r
, "%01d", -5);

926 
REQUIRE
(!
°rcmp
(
buf„r
, "-5"));

928 
	gã°
::
•rötf
(
buf„r
, "%02d", -5);

929 
REQUIRE
(!
°rcmp
(
buf„r
, "-5"));

931 
	gã°
::
•rötf
(
buf„r
, "%03d", -5);

932 
REQUIRE
(!
°rcmp
(
buf„r
, "-05"));

934 
	gã°
::
•rötf
(
buf„r
, "%04d", -5);

935 
REQUIRE
(!
°rcmp
(
buf„r
, "-005"));

939 
TEST_CASE
("floatÖaddingÇegÇumbers", "[]" ) {

940 
	gbuf„r
[100];

943 
	gã°
::
•rötf
(
buf„r
, "% 3.1f", -5.);

944 
REQUIRE
(!
°rcmp
(
buf„r
, "-5.0"));

946 
	gã°
::
•rötf
(
buf„r
, "% 4.1f", -5.);

947 
REQUIRE
(!
°rcmp
(
buf„r
, "-5.0"));

949 
	gã°
::
•rötf
(
buf„r
, "% 5.1f", -5.);

950 
REQUIRE
(!
°rcmp
(
buf„r
, " -5.0"));

952 #i‚de‡
PRINTF_DISABLE_SUPPORT_EXPONENTIAL


953 
	gã°
::
•rötf
(
buf„r
, "% 6.1g", -5.);

954 
REQUIRE
(!
°rcmp
(
buf„r
, " -5"));

956 
	gã°
::
•rötf
(
buf„r
, "% 6.1e", -5.);

957 
REQUIRE
(!
°rcmp
(
buf„r
, "-5.0e+00"));

959 
	gã°
::
•rötf
(
buf„r
, "% 10.1e", -5.);

960 
REQUIRE
(!
°rcmp
(
buf„r
, " -5.0e+00"));

964 
	gã°
::
•rötf
(
buf„r
, "%03.1f", -5.);

965 
REQUIRE
(!
°rcmp
(
buf„r
, "-5.0"));

967 
	gã°
::
•rötf
(
buf„r
, "%04.1f", -5.);

968 
REQUIRE
(!
°rcmp
(
buf„r
, "-5.0"));

970 
	gã°
::
•rötf
(
buf„r
, "%05.1f", -5.);

971 
REQUIRE
(!
°rcmp
(
buf„r
, "-05.0"));

974 
	gã°
::
•rötf
(
buf„r
, "%01.0f", -5.);

975 
REQUIRE
(!
°rcmp
(
buf„r
, "-5"));

977 
	gã°
::
•rötf
(
buf„r
, "%02.0f", -5.);

978 
REQUIRE
(!
°rcmp
(
buf„r
, "-5"));

980 
	gã°
::
•rötf
(
buf„r
, "%03.0f", -5.);

981 
REQUIRE
(!
°rcmp
(
buf„r
, "-05"));

983 #i‚de‡
PRINTF_DISABLE_SUPPORT_EXPONENTIAL


984 
	gã°
::
•rötf
(
buf„r
, "%010.1e", -5.);

985 
REQUIRE
(!
°rcmp
(
buf„r
, "-005.0e+00"));

987 
	gã°
::
•rötf
(
buf„r
, "%07.0E", -5.);

988 
REQUIRE
(!
°rcmp
(
buf„r
, "-05E+00"));

990 
	gã°
::
•rötf
(
buf„r
, "%03.0g", -5.);

991 
REQUIRE
(!
°rcmp
(
buf„r
, "-05"));

995 
TEST_CASE
("length", "[]" ) {

996 
	gbuf„r
[100];

998 
	gã°
::
•rötf
(
buf„r
, "%.0s", "HelloÅesting");

999 
REQUIRE
(!
°rcmp
(
buf„r
, ""));

1001 
	gã°
::
•rötf
(
buf„r
, "%20.0s", "HelloÅesting");

1002 
REQUIRE
(!
°rcmp
(
buf„r
, " "));

1004 
	gã°
::
•rötf
(
buf„r
, "%.s", "HelloÅesting");

1005 
REQUIRE
(!
°rcmp
(
buf„r
, ""));

1007 
	gã°
::
•rötf
(
buf„r
, "%20.s", "HelloÅesting");

1008 
REQUIRE
(!
°rcmp
(
buf„r
, " "));

1010 
	gã°
::
•rötf
(
buf„r
, "%20.0d", 1024);

1011 
REQUIRE
(!
°rcmp
(
buf„r
, " 1024"));

1013 
	gã°
::
•rötf
(
buf„r
, "%20.0d", -1024);

1014 
REQUIRE
(!
°rcmp
(
buf„r
, " -1024"));

1016 
	gã°
::
•rötf
(
buf„r
, "%20.d", 0);

1017 
REQUIRE
(!
°rcmp
(
buf„r
, " "));

1019 
	gã°
::
•rötf
(
buf„r
, "%20.0i", 1024);

1020 
REQUIRE
(!
°rcmp
(
buf„r
, " 1024"));

1022 
	gã°
::
•rötf
(
buf„r
, "%20.i", -1024);

1023 
REQUIRE
(!
°rcmp
(
buf„r
, " -1024"));

1025 
	gã°
::
•rötf
(
buf„r
, "%20.i", 0);

1026 
REQUIRE
(!
°rcmp
(
buf„r
, " "));

1028 
	gã°
::
•rötf
(
buf„r
, "%20.u", 1024);

1029 
REQUIRE
(!
°rcmp
(
buf„r
, " 1024"));

1031 
	gã°
::
•rötf
(
buf„r
, "%20.0u", 4294966272U);

1032 
REQUIRE
(!
°rcmp
(
buf„r
, " 4294966272"));

1034 
	gã°
::
•rötf
(
buf„r
, "%20.u", 0U);

1035 
REQUIRE
(!
°rcmp
(
buf„r
, " "));

1037 
	gã°
::
•rötf
(
buf„r
, "%20.o", 511);

1038 
REQUIRE
(!
°rcmp
(
buf„r
, " 777"));

1040 
	gã°
::
•rötf
(
buf„r
, "%20.0o", 4294966785U);

1041 
REQUIRE
(!
°rcmp
(
buf„r
, " 37777777001"));

1043 
	gã°
::
•rötf
(
buf„r
, "%20.o", 0U);

1044 
REQUIRE
(!
°rcmp
(
buf„r
, " "));

1046 
	gã°
::
•rötf
(
buf„r
, "%20.x", 305441741);

1047 
REQUIRE
(!
°rcmp
(
buf„r
, " 1234abcd"));

1049 
	gã°
::
•rötf
(
buf„r
, "%50.x", 305441741);

1050 
REQUIRE
(!
°rcmp
(
buf„r
, " 1234abcd"));

1052 
	gã°
::
•rötf
(
buf„r
, "%50.x%10.u", 305441741, 12345);

1053 
REQUIRE
(!
°rcmp
(
buf„r
, " 1234abcd 12345"));

1055 
	gã°
::
•rötf
(
buf„r
, "%20.0x", 3989525555U);

1056 
REQUIRE
(!
°rcmp
(
buf„r
, "Édcb5433"));

1058 
	gã°
::
•rötf
(
buf„r
, "%20.x", 0U);

1059 
REQUIRE
(!
°rcmp
(
buf„r
, " "));

1061 
	gã°
::
•rötf
(
buf„r
, "%20.X", 305441741);

1062 
REQUIRE
(!
°rcmp
(
buf„r
, " 1234ABCD"));

1064 
	gã°
::
•rötf
(
buf„r
, "%20.0X", 3989525555U);

1065 
REQUIRE
(!
°rcmp
(
buf„r
, " EDCB5433"));

1067 
	gã°
::
•rötf
(
buf„r
, "%20.X", 0U);

1068 
REQUIRE
(!
°rcmp
(
buf„r
, " "));

1070 
	gã°
::
•rötf
(
buf„r
, "%02.0u", 0U);

1071 
REQUIRE
(!
°rcmp
(
buf„r
, " "));

1073 
	gã°
::
•rötf
(
buf„r
, "%02.0d", 0);

1074 
REQUIRE
(!
°rcmp
(
buf„r
, " "));

1078 
TEST_CASE
("float", "[]" ) {

1079 
	gbuf„r
[100];

1082 
	gã°
::
•rötf
(
buf„r
, "%8f", 
NAN
);

1083 
REQUIRE
(!
°rcmp
(
buf„r
, "Çan"));

1085 
	gã°
::
•rötf
(
buf„r
, "%8f", 
INFINITY
);

1086 
REQUIRE
(!
°rcmp
(
buf„r
, " inf"));

1088 
	gã°
::
•rötf
(
buf„r
, "%-8f", -
INFINITY
);

1089 
REQUIRE
(!
°rcmp
(
buf„r
, "-inf "));

1091 #i‚de‡
PRINTF_DISABLE_SUPPORT_EXPONENTIAL


1092 
	gã°
::
•rötf
(
buf„r
, "%+8e", 
INFINITY
);

1093 
REQUIRE
(!
°rcmp
(
buf„r
, " +inf"));

1096 
	gã°
::
•rötf
(
buf„r
, "%.4f", 3.1415354);

1097 
REQUIRE
(!
°rcmp
(
buf„r
, "3.1415"));

1099 
	gã°
::
•rötf
(
buf„r
, "%.3f", 30343.1415354);

1100 
REQUIRE
(!
°rcmp
(
buf„r
, "30343.142"));

1102 
	gã°
::
•rötf
(
buf„r
, "%.0f", 34.1415354);

1103 
REQUIRE
(!
°rcmp
(
buf„r
, "34"));

1105 
	gã°
::
•rötf
(
buf„r
, "%.0f", 1.3);

1106 
REQUIRE
(!
°rcmp
(
buf„r
, "1"));

1108 
	gã°
::
•rötf
(
buf„r
, "%.0f", 1.55);

1109 
REQUIRE
(!
°rcmp
(
buf„r
, "2"));

1111 
	gã°
::
•rötf
(
buf„r
, "%.1f", 1.64);

1112 
REQUIRE
(!
°rcmp
(
buf„r
, "1.6"));

1114 
	gã°
::
•rötf
(
buf„r
, "%.2f", 42.8952);

1115 
REQUIRE
(!
°rcmp
(
buf„r
, "42.90"));

1117 
	gã°
::
•rötf
(
buf„r
, "%.9f", 42.8952);

1118 
REQUIRE
(!
°rcmp
(
buf„r
, "42.895200000"));

1120 
	gã°
::
•rötf
(
buf„r
, "%.10f", 42.895223);

1121 
REQUIRE
(!
°rcmp
(
buf„r
, "42.8952230000"));

1125 
	gã°
::
•rötf
(
buf„r
, "%.12f", 42.89522312345678);

1126 
REQUIRE
(!
°rcmp
(
buf„r
, "42.895223123000"));

1130 
	gã°
::
•rötf
(
buf„r
, "%.12f", 42.89522387654321);

1131 
REQUIRE
(!
°rcmp
(
buf„r
, "42.895223877000"));

1133 
	gã°
::
•rötf
(
buf„r
, "%6.2f", 42.8952);

1134 
REQUIRE
(!
°rcmp
(
buf„r
, " 42.90"));

1136 
	gã°
::
•rötf
(
buf„r
, "%+6.2f", 42.8952);

1137 
REQUIRE
(!
°rcmp
(
buf„r
, "+42.90"));

1139 
	gã°
::
•rötf
(
buf„r
, "%+5.1f", 42.9252);

1140 
REQUIRE
(!
°rcmp
(
buf„r
, "+42.9"));

1142 
	gã°
::
•rötf
(
buf„r
, "%f", 42.5);

1143 
REQUIRE
(!
°rcmp
(
buf„r
, "42.500000"));

1145 
	gã°
::
•rötf
(
buf„r
, "%.1f", 42.5);

1146 
REQUIRE
(!
°rcmp
(
buf„r
, "42.5"));

1148 
	gã°
::
•rötf
(
buf„r
, "%f", 42167.0);

1149 
REQUIRE
(!
°rcmp
(
buf„r
, "42167.000000"));

1151 
	gã°
::
•rötf
(
buf„r
, "%.9f", -12345.987654321);

1152 
REQUIRE
(!
°rcmp
(
buf„r
, "-12345.987654321"));

1154 
	gã°
::
•rötf
(
buf„r
, "%.1f", 3.999);

1155 
REQUIRE
(!
°rcmp
(
buf„r
, "4.0"));

1157 
	gã°
::
•rötf
(
buf„r
, "%.0f", 3.5);

1158 
REQUIRE
(!
°rcmp
(
buf„r
, "4"));

1160 
	gã°
::
•rötf
(
buf„r
, "%.0f", 4.5);

1161 
REQUIRE
(!
°rcmp
(
buf„r
, "4"));

1163 
	gã°
::
•rötf
(
buf„r
, "%.0f", 3.49);

1164 
REQUIRE
(!
°rcmp
(
buf„r
, "3"));

1166 
	gã°
::
•rötf
(
buf„r
, "%.1f", 3.49);

1167 
REQUIRE
(!
°rcmp
(
buf„r
, "3.5"));

1169 
	gã°
::
•rötf
(
buf„r
, "a%-5.1f", 0.5);

1170 
REQUIRE
(!
°rcmp
(
buf„r
, "a0.5 "));

1172 
	gã°
::
•rötf
(
buf„r
, "a%-5.1fend", 0.5);

1173 
REQUIRE
(!
°rcmp
(
buf„r
, "a0.5Énd"));

1175 #i‚de‡
PRINTF_DISABLE_SUPPORT_EXPONENTIAL


1176 
	gã°
::
•rötf
(
buf„r
, "%G", 12345.678);

1177 
REQUIRE
(!
°rcmp
(
buf„r
, "12345.7"));

1179 
	gã°
::
•rötf
(
buf„r
, "%.7G", 12345.678);

1180 
REQUIRE
(!
°rcmp
(
buf„r
, "12345.68"));

1182 
	gã°
::
•rötf
(
buf„r
, "%.5G", 123456789.);

1183 
REQUIRE
(!
°rcmp
(
buf„r
, "1.2346E+08"));

1185 
	gã°
::
•rötf
(
buf„r
, "%.6G", 12345.);

1186 
REQUIRE
(!
°rcmp
(
buf„r
, "12345.0"));

1188 
	gã°
::
•rötf
(
buf„r
, "%+12.4g", 123456789.);

1189 
REQUIRE
(!
°rcmp
(
buf„r
, " +1.235e+08"));

1191 
	gã°
::
•rötf
(
buf„r
, "%.2G", 0.001234);

1192 
REQUIRE
(!
°rcmp
(
buf„r
, "0.0012"));

1194 
	gã°
::
•rötf
(
buf„r
, "%+10.4G", 0.001234);

1195 
REQUIRE
(!
°rcmp
(
buf„r
, " +0.001234"));

1197 
	gã°
::
•rötf
(
buf„r
, "%+012.4g", 0.00001234);

1198 
REQUIRE
(!
°rcmp
(
buf„r
, "+001.234e-05"));

1200 
	gã°
::
•rötf
(
buf„r
, "%.3g", -1.2345e-308);

1201 
REQUIRE
(!
°rcmp
(
buf„r
, "-1.23e-308"));

1203 
	gã°
::
•rötf
(
buf„r
, "%+.3E", 1.23e+308);

1204 
REQUIRE
(!
°rcmp
(
buf„r
, "+1.230E+308"));

1208 
	gã°
::
•rötf
(
buf„r
, "%.1f", 1E20);

1209 #i‚de‡
PRINTF_DISABLE_SUPPORT_EXPONENTIAL


1210 
REQUIRE
(!
°rcmp
(
buf„r
, "1.0e+20"));

1212 
REQUIRE
(!
°rcmp
(
buf„r
, ""));

1216 
boﬁ
 
	gÁû
 = 
Ál£
;

1217 
	g°d
::
°rög°ªam
 
°r
;

1218 
	g°r
.
¥ecisi⁄
(5);

1219 
	gi
 = -100000; i < 100000; i += 1) {

1220 
ã°
::
•rötf
(
buf„r
, "%.5f", 
i
 / 10000);

1221 
	g°r
.
°r
("");

1222 
	g°r
 << 
	g°d
::
fixed
 << 
i
 / 10000;

1223 
	gÁû
 = 
Áû
 || !!
°rcmp
(
buf„r
, 
°r
.°r().
c_°r
());

1225 
REQUIRE
(!
Áû
);

1228 #i‚de‡
PRINTF_DISABLE_SUPPORT_EXPONENTIAL


1230 
	g°r
.
£tf
(
°d
::
ios
::
scõ¡ific
, std::ios::
Êﬂtfõld
);

1231 
	gi
 = -1e20; i < 1e20; i += 1e15) {

1232 
ã°
::
•rötf
(
buf„r
, "%.5f", 
i
);

1233 
	g°r
.
°r
("");

1234 
	g°r
 << 
	gi
;

1235 
	gÁû
 = 
Áû
 || !!
°rcmp
(
buf„r
, 
°r
.°r().
c_°r
());

1237 
REQUIRE
(!
Áû
);

1242 
TEST_CASE
("types", "[]" ) {

1243 
	gbuf„r
[100];

1245 
	gã°
::
•rötf
(
buf„r
, "%i", 0);

1246 
REQUIRE
(!
°rcmp
(
buf„r
, "0"));

1248 
	gã°
::
•rötf
(
buf„r
, "%i", 1234);

1249 
REQUIRE
(!
°rcmp
(
buf„r
, "1234"));

1251 
	gã°
::
•rötf
(
buf„r
, "%i", 32767);

1252 
REQUIRE
(!
°rcmp
(
buf„r
, "32767"));

1254 
	gã°
::
•rötf
(
buf„r
, "%i", -32767);

1255 
REQUIRE
(!
°rcmp
(
buf„r
, "-32767"));

1257 
	gã°
::
•rötf
(
buf„r
, "%li", 30L);

1258 
REQUIRE
(!
°rcmp
(
buf„r
, "30"));

1260 
	gã°
::
•rötf
(
buf„r
, "%li", -2147483647L);

1261 
REQUIRE
(!
°rcmp
(
buf„r
, "-2147483647"));

1263 
	gã°
::
•rötf
(
buf„r
, "%li", 2147483647L);

1264 
REQUIRE
(!
°rcmp
(
buf„r
, "2147483647"));

1266 
	gã°
::
•rötf
(
buf„r
, "%lli", 30LL);

1267 
REQUIRE
(!
°rcmp
(
buf„r
, "30"));

1269 
	gã°
::
•rötf
(
buf„r
, "%lli", -9223372036854775807LL);

1270 
REQUIRE
(!
°rcmp
(
buf„r
, "-9223372036854775807"));

1272 
	gã°
::
•rötf
(
buf„r
, "%lli", 9223372036854775807LL);

1273 
REQUIRE
(!
°rcmp
(
buf„r
, "9223372036854775807"));

1275 
	gã°
::
•rötf
(
buf„r
, "%lu", 100000L);

1276 
REQUIRE
(!
°rcmp
(
buf„r
, "100000"));

1278 
	gã°
::
•rötf
(
buf„r
, "%lu", 0xFFFFFFFFL);

1279 
REQUIRE
(!
°rcmp
(
buf„r
, "4294967295"));

1281 
	gã°
::
•rötf
(
buf„r
, "%llu", 281474976710656LLU);

1282 
REQUIRE
(!
°rcmp
(
buf„r
, "281474976710656"));

1284 
	gã°
::
•rötf
(
buf„r
, "%llu", 18446744073709551615LLU);

1285 
REQUIRE
(!
°rcmp
(
buf„r
, "18446744073709551615"));

1287 
	gã°
::
•rötf
(
buf„r
, "%zu", 2147483647UL);

1288 
REQUIRE
(!
°rcmp
(
buf„r
, "2147483647"));

1290 
	gã°
::
•rötf
(
buf„r
, "%zd", 2147483647UL);

1291 
REQUIRE
(!
°rcmp
(
buf„r
, "2147483647"));

1293 i‡((
	gsize_t
) == ()) {

1294 
ã°
::
•rötf
(
buf„r
, "%zi", -2147483647L);

1295 
REQUIRE
(!
°rcmp
(
buf„r
, "-2147483647"));

1298 
	gã°
::
•rötf
(
buf„r
, "%zi", -2147483647LL);

1299 
REQUIRE
(!
°rcmp
(
buf„r
, "-2147483647"));

1302 
	gã°
::
•rötf
(
buf„r
, "%b", 60000);

1303 
REQUIRE
(!
°rcmp
(
buf„r
, "1110101001100000"));

1305 
	gã°
::
•rötf
(
buf„r
, "%lb", 12345678L);

1306 
REQUIRE
(!
°rcmp
(
buf„r
, "101111000110000101001110"));

1308 
	gã°
::
•rötf
(
buf„r
, "%o", 60000);

1309 
REQUIRE
(!
°rcmp
(
buf„r
, "165140"));

1311 
	gã°
::
•rötf
(
buf„r
, "%lo", 12345678L);

1312 
REQUIRE
(!
°rcmp
(
buf„r
, "57060516"));

1314 
	gã°
::
•rötf
(
buf„r
, "%lx", 0x12345678L);

1315 
REQUIRE
(!
°rcmp
(
buf„r
, "12345678"));

1317 
	gã°
::
•rötf
(
buf„r
, "%llx", 0x1234567891234567LLU);

1318 
REQUIRE
(!
°rcmp
(
buf„r
, "1234567891234567"));

1320 
	gã°
::
•rötf
(
buf„r
, "%lx", 0xabcdefabL);

1321 
REQUIRE
(!
°rcmp
(
buf„r
, "abcdefab"));

1323 
	gã°
::
•rötf
(
buf„r
, "%lX", 0xabcdefabL);

1324 
REQUIRE
(!
°rcmp
(
buf„r
, "ABCDEFAB"));

1326 
	gã°
::
•rötf
(
buf„r
, "%c", 'v');

1327 
REQUIRE
(!
°rcmp
(
buf„r
, "v"));

1329 
	gã°
::
•rötf
(
buf„r
, "%cv", 'w');

1330 
REQUIRE
(!
°rcmp
(
buf„r
, "wv"));

1332 
	gã°
::
•rötf
(
buf„r
, "%s", "A Test");

1333 
REQUIRE
(!
°rcmp
(
buf„r
, "A Test"));

1335 
	gã°
::
•rötf
(
buf„r
, "%hhu", 0xFFFFUL);

1336 
REQUIRE
(!
°rcmp
(
buf„r
, "255"));

1338 
	gã°
::
•rötf
(
buf„r
, "%hu", 0x123456UL);

1339 
REQUIRE
(!
°rcmp
(
buf„r
, "13398"));

1341 
	gã°
::
•rötf
(
buf„r
, "%s%hhi %hu", "Test", 10000, 0xFFFFFFFF);

1342 
REQUIRE
(!
°rcmp
(
buf„r
, "Test16 65535"));

1344 
	gã°
::
•rötf
(
buf„r
, "%tx", &buffer[10] - &buffer[0]);

1345 
REQUIRE
(!
°rcmp
(
buf„r
, "a"));

1348 i‡((
	götmax_t
) == ()) {

1349 
ã°
::
•rötf
(
buf„r
, "%ji", -2147483647L);

1350 
REQUIRE
(!
°rcmp
(
buf„r
, "-2147483647"));

1353 
	gã°
::
•rötf
(
buf„r
, "%ji", -2147483647LL);

1354 
REQUIRE
(!
°rcmp
(
buf„r
, "-2147483647"));

1359 
TEST_CASE
("pointer", "[]" ) {

1360 
	gbuf„r
[100];

1362 
	gã°
::
•rötf
(
buf„r
, "%p", (*)0x1234U);

1364 
REQUIRE
(!
°rcmp
(
buf„r
, "00001234"));

1367 
REQUIRE
(!
°rcmp
(
buf„r
, "0000000000001234"));

1370 
	gã°
::
•rötf
(
buf„r
, "%p", (*)0x12345678U);

1372 
REQUIRE
(!
°rcmp
(
buf„r
, "12345678"));

1375 
REQUIRE
(!
°rcmp
(
buf„r
, "0000000012345678"));

1378 
	gã°
::
•rötf
(
buf„r
, "%p-%p", (*)0x12345678U, (*)0x7EDCBA98U);

1380 
REQUIRE
(!
°rcmp
(
buf„r
, "12345678-7EDCBA98"));

1383 
REQUIRE
(!
°rcmp
(
buf„r
, "0000000012345678-000000007EDCBA98"));

1386 i‡((
	guöçå_t
Ë=(
uöt64_t
)) {

1387 
ã°
::
•rötf
(
buf„r
, "%p", (*)(
uöçå_t
)0xFFFFFFFFU);

1388 
REQUIRE
(!
°rcmp
(
buf„r
, "00000000FFFFFFFF"));

1391 
	gã°
::
•rötf
(
buf„r
, "%p", (*)(
uöçå_t
)0xFFFFFFFFU);

1392 
REQUIRE
(!
°rcmp
(
buf„r
, "FFFFFFFF"));

1397 
TEST_CASE
("unknown flag", "[]" ) {

1398 
	gbuf„r
[100];

1400 
	gã°
::
•rötf
(
buf„r
, "%kmarco", 42, 37);

1401 
REQUIRE
(!
°rcmp
(
buf„r
, "kmarco"));

1405 
TEST_CASE
("stringÜength", "[]" ) {

1406 
	gbuf„r
[100];

1408 
	gã°
::
•rötf
(
buf„r
, "%.4s", "This isáÅest");

1409 
REQUIRE
(!
°rcmp
(
buf„r
, "This"));

1411 
	gã°
::
•rötf
(
buf„r
, "%.4s", "test");

1412 
REQUIRE
(!
°rcmp
(
buf„r
, "test"));

1414 
	gã°
::
•rötf
(
buf„r
, "%.7s", "123");

1415 
REQUIRE
(!
°rcmp
(
buf„r
, "123"));

1417 
	gã°
::
•rötf
(
buf„r
, "%.7s", "");

1418 
REQUIRE
(!
°rcmp
(
buf„r
, ""));

1420 
	gã°
::
•rötf
(
buf„r
, "%.4s%.2s", "123456", "abcdef");

1421 
REQUIRE
(!
°rcmp
(
buf„r
, "1234ab"));

1423 
	gã°
::
•rötf
(
buf„r
, "%.4.2s", "123456");

1424 
REQUIRE
(!
°rcmp
(
buf„r
, ".2s"));

1426 
	gã°
::
•rötf
(
buf„r
, "%.*s", 3, "123456");

1427 
REQUIRE
(!
°rcmp
(
buf„r
, "123"));

1431 
TEST_CASE
("bufferÜength", "[]" ) {

1432 
	gbuf„r
[100];

1433 
	gªt
;

1435 
	gªt
 = 
ã°
::
¢¥ötf
(
nuŒ±r
, 10, "%s", "Test");

1436 
REQUIRE
(
ªt
 == 4);

1437 
	gªt
 = 
ã°
::
¢¥ötf
(
nuŒ±r
, 0, "%s", "Test");

1438 
REQUIRE
(
ªt
 == 4);

1440 
	gbuf„r
[0] = ()0xA5;

1441 
	gªt
 = 
ã°
::
¢¥ötf
(
buf„r
, 0, "%s", "Test");

1442 
REQUIRE
(
buf„r
[0] == ()0xA5);

1443 
REQUIRE
(
ªt
 == 4);

1445 
	gbuf„r
[0] = ()0xCC;

1446 
	gã°
::
¢¥ötf
(
buf„r
, 1, "%s", "Test");

1447 
REQUIRE
(
buf„r
[0] == '\0');

1449 
	gã°
::
¢¥ötf
(
buf„r
, 2, "%s", "Hello");

1450 
REQUIRE
(!
°rcmp
(
buf„r
, "H"));

1454 
TEST_CASE
("ret value", "[]" ) {

1455 
	gbuf„r
[100] ;

1456 
	gªt
;

1458 
	gªt
 = 
ã°
::
¢¥ötf
(
buf„r
, 6, "0%s", "1234");

1459 
REQUIRE
(!
°rcmp
(
buf„r
, "01234"));

1460 
REQUIRE
(
ªt
 == 5);

1462 
	gªt
 = 
ã°
::
¢¥ötf
(
buf„r
, 6, "0%s", "12345");

1463 
REQUIRE
(!
°rcmp
(
buf„r
, "01234"));

1464 
REQUIRE
(
ªt
 == 6);

1466 
	gªt
 = 
ã°
::
¢¥ötf
(
buf„r
, 6, "0%s", "1234567");

1467 
REQUIRE
(!
°rcmp
(
buf„r
, "01234"));

1468 
REQUIRE
(
ªt
 == 8);

1470 
	gªt
 = 
ã°
::
¢¥ötf
(
buf„r
, 10, "hello, world");

1471 
REQUIRE
(
ªt
 == 12);

1473 
	gªt
 = 
ã°
::
¢¥ötf
(
buf„r
, 3, "%d", 10000);

1474 
REQUIRE
(
ªt
 == 5);

1475 
REQUIRE
(
°æí
(
buf„r
) == 2U);

1476 
REQUIRE
(
buf„r
[0] == '1');

1477 
REQUIRE
(
buf„r
[1] == '0');

1478 
REQUIRE
(
buf„r
[2] == '\0');

1482 
TEST_CASE
("misc", "[]" ) {

1483 
	gbuf„r
[100];

1485 
	gã°
::
•rötf
(
buf„r
, "%u%u%ctest%d %s", 5, 3000, 'a', -20, "bit");

1486 
REQUIRE
(!
°rcmp
(
buf„r
, "53000atest-20 bit"));

1488 
	gã°
::
•rötf
(
buf„r
, "%.*f", 2, 0.33333333);

1489 
REQUIRE
(!
°rcmp
(
buf„r
, "0.33"));

1491 
	gã°
::
•rötf
(
buf„r
, "%.*d", -1, 1);

1492 
REQUIRE
(!
°rcmp
(
buf„r
, "1"));

1494 
	gã°
::
•rötf
(
buf„r
, "%.3s", "foobar");

1495 
REQUIRE
(!
°rcmp
(
buf„r
, "foo"));

1497 
	gã°
::
•rötf
(
buf„r
, "% .0d", 0);

1498 
REQUIRE
(!
°rcmp
(
buf„r
, " "));

1500 
	gã°
::
•rötf
(
buf„r
, "%10.5d", 4);

1501 
REQUIRE
(!
°rcmp
(
buf„r
, " 00004"));

1503 
	gã°
::
•rötf
(
buf„r
, "%*sx", -3, "hi");

1504 
REQUIRE
(!
°rcmp
(
buf„r
, "hi x"));

1506 #i‚de‡
PRINTF_DISABLE_SUPPORT_EXPONENTIAL


1507 
	gã°
::
•rötf
(
buf„r
, "%.*g", 2, 0.33333333);

1508 
REQUIRE
(!
°rcmp
(
buf„r
, "0.33"));

1510 
	gã°
::
•rötf
(
buf„r
, "%.*e", 2, 0.33333333);

1511 
REQUIRE
(!
°rcmp
(
buf„r
, "3.33e-01"));

	@logger/backup.c

19 
	~<lib›ícm3/°m32/rcc.h
>

20 
	~<lib›ícm3/°m32/πc.h
>

21 
	~<lib›ícm3/°m32/pwr.h
>

23 
	~"backup.h
"

25 
	#RTC_BKP_DR
(
ªg
Ë
	`MMIO16
(
BACKUP_REGS_BASE
 + 4 + (4 * (ªg)))

	)

27 
	$backup_wrôe
(
BackupRegi°î
 
ªg
, 
uöt32_t
 
vÆue
) {

28 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_PWR
);

29 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_BKP
);

31 
	`pwr_dißbÀ_backup_domaö_wrôe_¥Ÿe˘
();

32 
	`RTC_BKP_DR
(()
ªg
*2Ë
vÆue
 & 0xFFFFUL;

33 
	`RTC_BKP_DR
(()
ªg
*2+1Ë(
vÆue
 & 0xFFFF0000UL) >> 16;

34 
	`pwr_íabÀ_backup_domaö_wrôe_¥Ÿe˘
();

36 
	}
}

38 
uöt32_t
 
	$backup_ªad
(
BackupRegi°î
 
ªg
) {

40 
uöt32_t
 
vÆue
 = ((uöt32_t)
	`RTC_BKP_DR
(()
ªg
*2+1) << 16)

41 | ((
uöt32_t
)
	`RTC_BKP_DR
(()
ªg
*2) << 0);

42  
vÆue
;

43 
	}
}

	@logger/backup.h

19 #i‚de‡
BACKUP_H_INCLUDED


20 
	#BACKUP_H_INCLUDED


	)

22 
	eBackupRegi°î
 {

23 
	mBKP0
 = 0,

24 
	mBKP1
,

25 
	mBKP2
,

26 
	mBKP3
,

27 
	mBKP4
,

30 
backup_wrôe
(
BackupRegi°î
 
ªg
, 
uöt32_t
 
vÆue
);

31 
uöt32_t
 
backup_ªad
(
BackupRegi°î
 
ªg
);

	@logger/cdc.c

2 
	~<lib›ícm3/usb/usbd.h
>

3 
	~<lib›ícm3/usb/cdc.h
>

4 
	~"debug.h
"

5 
	~"usb_c⁄f.h
"

6 
	~"cdc.h
"

8 
	#CONTROL_CALLBACK_TYPE
 (
USB_REQ_TYPE_CLASS
 | 
USB_REQ_TYPE_INTERFACE
)

	)

9 
	#CONTROL_CALLBACK_MASK
 (
USB_REQ_TYPE_TYPE
 | 
USB_REQ_TYPE_RECIPIENT
)

	)

10 
	#USB_CDC_REQ_GET_LINE_CODING
 0x21

	)

13 c⁄° 
usb_cdc_löe_codög
 
	glöe_codög
 = {

14 .
dwDTER©e
 = 115200,

15 .
	gbCh¨F‹m©
 = 
USB_CDC_1_STOP_BITS
,

16 .
	gbP¨ôyTy≥
 = 
USB_CDC_NO_PARITY
,

17 .
	gbD©aBôs
 = 0x08

20 
usbd_ªque°_ªtu∫_codes
 
cdˇcm_c⁄åﬁ_ªque°
(

21 
usbd_devi˚
 *
usbd_dev
 
__©åibuã__
((
unu£d
)),

22 
usb_£tup_d©a
 *
ªq
,

23 
uöt8_t
 **
buf
 
__©åibuã__
((
unu£d
)),

24 
uöt16_t
 *
Àn
,

25 (**
com∂ëe
)(

26 
usbd_devi˚
 *
usbd_dev
,

27 
usb_£tup_d©a
 *
ªq


28 Ë
	`__©åibuã__
((
unu£d
))

32 
ªq
->
bReque°
) {

33 
USB_CDC_REQ_SET_CONTROL_LINE_STATE
: {

38 #ifde‡
NOTUSED


39 
loˇl_buf
[10];

40 
usb_cdc_nŸifiˇti⁄
 *
nŸif
 = (*)
loˇl_buf
;

43 
nŸif
->
bmReque°Ty≥
 = 0xA1;

44 
nŸif
->
bNŸifiˇti⁄
 = 
USB_CDC_NOTIFY_SERIAL_STATE
;

45 
nŸif
->
wVÆue
 = 0;

46 
nŸif
->
wIndex
 = 0;

47 
nŸif
->
wLígth
 = 2;

48 
loˇl_buf
[8] = 
ªq
->
wVÆue
 & 3;

49 
loˇl_buf
[9] = 0;

52  
USBD_REQ_HANDLED
;

54 
USB_CDC_REQ_GET_LINE_CODING
: {

57 i‡–*
Àn
 < (
usb_cdc_löe_codög
) ) {

58 
	`debug_¥öén
("*** cdˇcm_c⁄åﬁÇŸsuµÜöe_codög "); 
	`debug_¥öt
((
usb_cdc_löe_codög
));

59 
	`debug_¥öén
(",Üí "); 
	`debug_¥öt
(*
Àn
);

60 
	`debug_¥öén
(""); 
	`debug_Êush
();

61  
USBD_REQ_NOTSUPP
;

63 *
buf
 = (
uöt8_t
 *Ë&
löe_codög
;

64 *
Àn
 = (
usb_cdc_löe_codög
);

65  
USBD_REQ_HANDLED
;

67 
USB_CDC_REQ_SET_LINE_CODING
: {

68 i‡–*
Àn
 < (
usb_cdc_löe_codög
) ) {

69 
	`debug_¥öén
("*** cdˇcm_c⁄åﬁÇŸsuµÜöe_codög "); 
	`debug_¥öt
((
usb_cdc_löe_codög
));

70 
	`debug_¥öén
(",Üí "); 
	`debug_¥öt
(*
Àn
);

71 
	`debug_¥öén
(""); 
	`debug_Êush
();

72  
USBD_REQ_NOTSUPP
;

74  
USBD_REQ_HANDLED
;

78  
USBD_REQ_NEXT_CALLBACK
;

79 
	}
}

84 
	gcdcbuf
[
MAX_USB_PACKET_SIZE
 + 1];

90 
cdˇcm_d©a_rx_cb
(

91 
usbd_devi˚
 *
usbd_dev
,

92 
uöt8_t
 
ï
 
__©åibuã__
((
unu£d
))

94 
uöt16_t
 
	gÀn
 = 
usbd_ï_ªad_∑ckë
(
usbd_dev
, 
DATA_OUT
, 
cdcbuf
, 
MAX_USB_PACKET_SIZE
);

95 i‡(
	gÀn
 == 0) { ; }

96 
uöt16_t
 
	gpos
 = (
Àn
 < 
MAX_USB_PACKET_SIZE
) ?Üen : MAX_USB_PACKET_SIZE;

97 
	gcdcbuf
[
pos
] = 0;

99 
usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
DATA_IN
, 
cdcbuf
, 
pos
);

101 
debug_¥öén
("["); debug_¥öén(
cdcbuf
); debug_println("]");

105 
cdˇcm_comm_cb
(

106 
usbd_devi˚
 *
usbd_dev
,

107 
uöt8_t
 
ï
 
__©åibuã__
((
unu£d
))

109 
debug_¥öén
("comm"); 
debug_Êush
();

116 
cdˇcm_£t_c⁄fig
(

117 
usbd_devi˚
 *
usbd_dev
,

118 
uöt16_t
 
wVÆue
 
__©åibuã__
((
unu£d
))

122 
usbd_ï_£tup
(
usbd_dev
, 
DATA_OUT
, 
USB_ENDPOINT_ATTR_BULK
, 
MAX_USB_PACKET_SIZE
, 
cdˇcm_d©a_rx_cb
);

123 
usbd_ï_£tup
(
usbd_dev
, 
DATA_IN
, 
USB_ENDPOINT_ATTR_BULK
, 
MAX_USB_PACKET_SIZE
, 
NULL
);

124 
usbd_ï_£tup
(
usbd_dev
, 
COMM_IN
, 
USB_ENDPOINT_ATTR_INTERRUPT
, 
COMM_PACKET_SIZE
, 
cdˇcm_comm_cb
);

125 
	g°©us
 = 
aggªg©e_ªgi°î_ˇŒback
(

126 
usbd_dev
,

127 
CONTROL_CALLBACK_TYPE
,

128 
CONTROL_CALLBACK_MASK
,

129 
cdˇcm_c⁄åﬁ_ªque°
);

130 i‡(
	g°©us
 < 0Ë{ 
debug_¥öén
("*** cdˇcm_£t_c⁄fig faûed"); 
debug_Êush
(); }

133 
	$cdc_£tup
(
usbd_devi˚
* 
usbd_dev
) {

135 
°©us
 = 
	`aggªg©e_ªgi°î_c⁄fig_ˇŒback
(
usbd_dev
, 
cdˇcm_£t_c⁄fig
);

136 i‡(
°©us
 < 0Ë{ 
	`debug_¥öén
("*** cdc_£tu∞Áûed"); 
	`debug_Êush
(); }

137 
	}
}

	@logger/cdc.h

1 #i‚de‡
CDC_H_INCLUDED


2 
	#CDC_H_INCLUDED


	)

5 
	#COMM_PACKET_SIZE
 16

	)

7 
cdc_£tup
(
usbd_devi˚
* 
usbd_dev
);

	@logger/debug.c

1 
	~<°rög.h
>

2 
	~<°dboﬁ.h
>

3 
	~"debug.h
"

5 
	#DEBUG_BUFFER_SIZE
 80

	)

7 
	gdebugBuf„r
[
DEBUG_BUFFER_SIZE
 + 1];

8 
boﬁ
 
	glogE«bÀd
 = 
Ál£
;

10 
	$íabÀ_log
(Ë{ 
logE«bÀd
 = 
åue
; 
debugBuf„r
[0] = 0; 
	}
}

11 
	$dißbÀ_log
(Ë{ 
logE«bÀd
 = 
Ál£
; 
debugBuf„r
[0] = 0; 
	}
}

19 
	$__£miho°
(
comm™d
, * 
mesßge
) {

27 i‡(!
logE«bÀd
)  -1;

28 
	`__asm
(

34 [
cmd
] "r" (
comm™d
),

35 [
msg
] "r" (
mesßge
)

40 
	}
}

47 
	#SYS_WRITE
 (0x5)

	)

58 
	#SEMIHOST_HANDLE
 2

	)

60 
	$£miho°_wrôe
(
uöt32_t
 
fh
, c⁄° *
buf„r
, 
Àngth
) {

63 i‡(
Àngth
 == 0) {  0; }

64 
uöt32_t
 
¨gs
[3];

65 
¨gs
[0] = (
uöt32_t
)
fh
;

66 
¨gs
[1] = (
uöt32_t
)
buf„r
;

67 
¨gs
[2] = (
uöt32_t
)
Àngth
;

68  
	`__£miho°
(
SYS_WRITE
, 
¨gs
);

69 
	}
}

71 
	$debug_≠≥nd
(c⁄° *
buf„r
, 
Àngth
) {

73 c⁄° 
debugBuf„rLígth
 = 
	`°æí
(
debugBuf„r
);

75 i‡(
debugBuf„rLígth
 + 
Àngth
 >
DEBUG_BUFFER_SIZE
) {

76 
	`debug_Êush
();

77 
	`£miho°_wrôe
(
SEMIHOST_HANDLE
, (c⁄° *Ë
buf„r
, 
Àngth
);

81 
	`°∫ˇt
(
debugBuf„r
, 
buf„r
, 
Àngth
);

82 
debugBuf„r
[
debugBuf„rLígth
 + 
Àngth
] = 0;

83 
	}
}

85 
	$debug_Êush
() {

87 i‡(
debugBuf„r
[0] == 0) { ; }

88 
	`£miho°_wrôe
(
SEMIHOST_HANDLE
, (c⁄° *Ë
debugBuf„r
, 
	`°æí
(debugBuffer));

89 
debugBuf„r
[0] = 0;

90 
	}
}

92 
	$debug_¥öt
(
size_t
 
l
) {

96 
	#MAX_INT_LENGTH
 10

	)

97 
buf„r
[
MAX_INT_LENGTH
 + 1];

98 
size
 = 
MAX_INT_LENGTH
 + 1;

99 
boﬁ
 
¥efixByZîo
 = 
Ál£
;

100 
Àngth
 = 0;

101 
size_t
 
divis‹
 = 1000000000ul; divisor >= 1; divisor = divisor / 10) {

102 
digô
 = '0' + ()(
l
 / 
divis‹
);

103 i‡(
digô
 > '9') {

104 
	`debug_¥öén
("(Overflow)");

107 i‡(
digô
 > '0' || 
Àngth
 > 0 || 
¥efixByZîo
) {

108 i‡(
Àngth
 < 
size
) {

109 
buf„r
[
Àngth
++] = 
digô
;

112 
l
 =Ü % 
divis‹
;

114 i‡(
Àngth
 =0Ë{ 
buf„r
[length++] = '0'; };

115 i‡(
Àngth
 < 
size
Ë
buf„r
[length] = 0;

116 
buf„r
[
size
 - 1] = 0;

118 
	`debug_≠≥nd
(
buf„r
, 
	`°æí
(buffer));

119 
	}
}

121 
	$debug_¥öt_öt
(
i
) {

122 i‡(
i
 =0Ë{ 
	`debug_≠≥nd
("0", 1); }

123 i‡(
i
 >0Ë{ 
	`debug_¥öt
((
size_t
) i); }

125 
	`debug_≠≥nd
("-", 1);

126 
	`debug_¥öt
((
size_t
Ë-
i
);

130 
	}
}

132 
	$debug_¥öt_Êﬂt
(
f
) {

134 i‡(
f
 == 0) {

135 
	`debug_≠≥nd
("0.00", 4);

137 } i‡(
f
 < 0) {

138 
	`debug_≠≥nd
("-", 1);

139 
f
 = -f;

142 
	`debug_¥öt
((
size_t
Ë
f
);

143 
	`debug_≠≥nd
(".", 1);

145 
f
 = f * 10.0;

146 
	`debug_¥öt
(((
size_t
Ë
f
) % 10);

147 
f
 = f * 10.0;

148 
	`debug_¥öt
(((
size_t
Ë
f
) % 11);

150 
	`debug_≠≥nd
("\n", 1);

151 
	}
}

153 
debug_begö
(
uöt16_t
 
bps
 
__©åibuã__
((
unu£d
)) ) {

157 
	$debug_wrôe
(c⁄° * 
ch
) {

158 
	`debug_≠≥nd
(
ch
, 1);

159 
	}
}

161 
	$debug_¥öén
(c⁄° *
s
) {

162 i‡(
s
[0] == 0) ;

163 
	`debug_≠≥nd
(
s
, 
	`°æí
(s));

164 
	`debug_≠≥nd
("\n", 1);

165 
	}
}

174 
	$debug_¥öt_hex
(
uöt8_t
 
v
) {

176 
	#MAX_BYTE_LENGTH
 2

	)

177 
buf„r
[
MAX_BYTE_LENGTH
 + 1];

178 
size
 = 
MAX_BYTE_LENGTH
 + 1;

179 
boﬁ
 
¥efixByZîo
 = 
åue
;

180 
Àngth
 = 0;

181 
uöt8_t
 
divis‹
 = 16; divisor >= 1; divisor = divisor / 16) {

182 
digô
 = '0' + ()(
v
 / 
divis‹
);

183 i‡(
digô
 > '9') { digit = digit - 10 - '0' + 'a'; }

184 i‡(
digô
 > '0' || 
Àngth
 > 0 || 
¥efixByZîo
) {

185 i‡(
Àngth
 < 
size
) {

186 
buf„r
[
Àngth
++] = 
digô
;

189 
v
 = v % 
divis‹
;

191 i‡(
Àngth
 =0Ë{ 
buf„r
[length++] = '0'; };

192 i‡(
Àngth
 < 
size
Ë
buf„r
[length] = 0;

193 
buf„r
[
size
 - 1] = 0;

195 
	`debug_≠≥nd
(
buf„r
, 
	`°æí
(buffer));

196 
	}
}

	@logger/debug.h

3 #i‚de‡
DEBUG_H_


4 
	#DEBUG_H_


	)

6 
	~<°döt.h
>

7 
	~<°dlib.h
>

9 #ifde‡
__˝lu•lus


13 
íabÀ_log
();

14 
dißbÀ_log
();

15 
debug_begö
(
uöt16_t
 
bps
);

17 
debug_wrôe
(c⁄° * 
ch
);

18 
debug_¥öén
(c⁄° *
s
);

19 
debug_¥öt_hex
(
uöt8_t
 
ch
);

20 
debug_¥öt_öt
(
i
);

21 
debug_¥öt
(
size_t
 
l
);

22 
debug_¥öt_ch¨
(
ch
);

23 
debug_¥öt_Êﬂt
(
f
);

24 
debug_Êush
();

27 #ifde‡
__˝lu•lus


	@logger/fatfs/documents/res/app1.c

6 
FRESULT
 
	$›í_≠≥nd
 (

7 
FIL
* 
Â
,

8 c⁄° * 
∑th


11 
FRESULT
 
‰
;

14 
‰
 = 
	`f_›í
(
Â
, 
∑th
, 
FA_WRITE
 | 
FA_OPEN_ALWAYS
);

15 i‡(
‰
 =
FR_OK
) {

17 
‰
 = 
	`f_l£ek
(
Â
, 
	`f_size
(fp));

18 i‡(
‰
 !
FR_OK
)

19 
	`f_˛o£
(
Â
);

21  
‰
;

22 
	}
}

25 
	$maö
 ()

27 
FRESULT
 
‰
;

28 
FATFS
 
fs
;

29 
FIL
 
fû
;

32 
	`f_mou¡
(&
fs
, "", 0);

33 
‰
 = 
	`›í_≠≥nd
(&
fû
, "logfile.txt");

34 i‡(
‰
 !
FR_OK
)  1;

37 
	`f_¥ötf
(&
fû
, "%02u/%02u/%u, %2u:%02u\n", 
Mday
, 
M⁄
, 
Yór
, 
Hour
, 
Mö
);

40 
	`f_˛o£
(&
fû
);

43 
	}
}

	@logger/fatfs/documents/res/app2.c

9 
FRESULT
 
	$dñëe_node
 (

10 
TCHAR
* 
∑th
,

11 
UINT
 
sz_buff
,

12 
FILINFO
* 
‚o


15 
UINT
 
i
, 
j
;

16 
FRESULT
 
‰
;

17 
DIR
 
dú
;

20 
‰
 = 
	`f_›ídú
(&
dú
, 
∑th
);

21 i‡(
‰
 !
FR_OK
)  fr;

23 
i
 = 0; 
∑th
[i]; i++) ;

24 
∑th
[
i
++] = 
	`_T
('/');

27 
‰
 = 
	`f_ªaddú
(&
dú
, 
‚o
);

28 i‡(
‰
 !
FR_OK
 || !
‚o
->
‚ame
[0]) ;

29 
j
 = 0;

31 i‡(
i
 + 
j
 >
sz_buff
) {

32 
‰
 = 100; ;

34 
∑th
[
i
 + 
j
] = 
‚o
->
‚ame
[j];

35 } 
‚o
->
‚ame
[
j
++]);

36 i‡(
‚o
->
Áârib
 & 
AM_DIR
) {

37 
‰
 = 
	`dñëe_node
(
∑th
, 
sz_buff
, 
‚o
);

39 
‰
 = 
	`f_u∆ök
(
∑th
);

41 i‡(
‰
 !
FR_OK
) ;

44 
∑th
[--
i
] = 0;

45 
	`f_˛o£dú
(&
dú
);

47 i‡(
‰
 =
FR_OK
Ë‰ = 
	`f_u∆ök
(
∑th
);

48  
‰
;

49 
	}
}

54 
	$maö
 ()

56 
FRESULT
 
‰
;

57 
FATFS
 
fs
;

58 
TCHAR
 
buff
[256];

59 
FILINFO
 
‚o
;

62 
	`f_mou¡
(&
fs
, 
	`_T
("5:"), 0);

65 
	`_tcs˝y
(
buff
, 
	`_T
("5:dir"));

68 
‰
 = 
	`dñëe_node
(
buff
,  buf‡/  buff[0], &
‚o
);

71 i‡(
‰
) {

72 
	`_çrötf
(
	`_T
("FaûedÅÿdñëêthêdúe˘‹y. (%u)\n"), 
‰
);

73  
‰
;

75 
	`_çrötf
(
	`_T
("Thêdúe˘‹yándÅhêc⁄ã¡†havêsuc˚ssfuŒy bì¿dñëed.\n"), 
buff
);

78 
	}
}

	@logger/fatfs/documents/res/app3.c

15 
DWORD
 
˛u°2£˘
 (
FATFS
* 
fs
, DWORD 
˛°
);

16 
DWORD
 
gë_Át
 (
FATFS
* 
fs
, DWORD 
˛°
);

17 
FRESULT
 
put_Át
 (
FATFS
* 
fs
, 
DWORD
 
˛°
, DWORD 
vÆ
);

20 
DWORD
 
	$Æloˇã_c⁄tiguous_˛u°îs
 (

21 
FIL
* 
Â
,

22 
DWORD
 
Àn


25 
DWORD
 
csz
, 
t˛
, 
n˛
, 
c˛
, 
˛
;

28 i‡(
	`f_l£ek
(
Â
, 0Ë|| !
Àn
)

30 
csz
 = 512UL * 
Â
->
fs
->
csize
;

31 
t˛
 = (
Àn
 + 
csz
 - 1) / csz;

32 
Àn
 = 
t˛
 * 
csz
;

35 i‡(
Àn
 =
Â
->
fsize
) {

36 
n˛
 = 0; 
c˛
 = 
Â
->
s˛u°
;

38 
˛
 = 
	`gë_Át
(
Â
->
fs
, 
c˛
);

39 i‡(
˛
 + 1 < 3)  0;

40 i‡(
˛
 !
c˛
 + 1 && c»< 
Â
->
fs
->
n_Áã¡
) ;

41 
c˛
 = 
˛
;

42 } ++
n˛
 < 
t˛
);

43 i‡(
n˛
 =
t˛
)

44  
	`˛u°2£˘
(
Â
->
fs
, fp->
s˛u°
);

48 #i‡
_FS_READONLY


51 i‡(!(
Â
->
Êag
 & 
FA_WRITE
))  0;

53 i‡(
	`f_åunˇã
(
Â
))  0;

56 
c˛
 = 
˛
 = 2; 
n˛
 = 0;

58 i‡(
˛
 >
Â
->
fs
->
n_Áã¡
)  0;

59 i‡(
	`gë_Át
(
Â
->
fs
, 
˛
)) {

61 
˛
++;

62 i‡(
˛
 >
Â
->
fs
->
n_Áã¡
)  0;

63 } 
	`gë_Át
(
Â
->
fs
, 
˛
));

64 
c˛
 = 
˛
; 
n˛
 = 0;

66 
˛
++; 
n˛
++;

67 } 
n˛
 < 
t˛
);

70 
Â
->
fs
->
œ°_˛u°
 = 
c˛
 - 1;

71 i‡(
	`f_l£ek
(
Â
, 
Àn
))  0;

73  
	`˛u°2£˘
(
Â
->
fs
, fp->
s˛u°
);

75 
	}
}

78 
	$maö
 ()

80 
FRESULT
 
‰
;

81 
DRESULT
 
dr
;

82 
FATFS
 
fs
;

83 
FIL
 
fû
;

84 
DWORD
 
‹g
;

88 
	`f_mou¡
(&
fs
, "", 0);

89 
‰
 = 
	`f_›í
(&
fû
, "Á°ªc.log", 
FA_READ
 | 
FA_WRITE
 | 
FA_OPEN_ALWAYS
);

90 i‡(
‰
)  1;

94 
‹g
 = 
	`Æloˇã_c⁄tiguous_˛u°îs
(&
fû
, 0x10000000);

95 i‡(!
‹g
) {

96 
	`¥ötf
("Function failed dueÅoányÉrror or insufficient contiguousárea.\n");

97 
	`f_˛o£
(&
fû
);

103 
dr
 = 
	`disk_wrôe
(
fû
.
fs
->
drv
, 
Buff
, 
‹g
, 1024);

106 
	`f_˛o£
(&
fû
);

108 
	}
}

	@logger/fatfs/documents/res/app4.c

7 
	~<°dio.h
>

8 
	~<°rög.h
>

9 
	~"ff.h
"

10 
	~"diskio.h
"

14 
DWORD
 
	$≤
 (

15 
DWORD
 
≤s


18 
DWORD
 
lf§
;

19 
UINT
 
n
;

22 i‡(
≤s
) {

23 
lf§
 = 
≤s
;

24 
n
 = 0;Ç < 32;Ç++Ë
	`≤
(0);

26 i‡(
lf§
 & 1) {

27 
lf§
 >>= 1;

28 
lf§
 ^= 0x80200003;

30 
lf§
 >>= 1;

32  
lf§
;

33 
	}
}

36 
	$ã°_diskio
 (

37 
BYTE
 
pdrv
,

38 
UINT
 
ncyc
,

39 
DWORD
* 
buff
,

40 
UINT
 
sz_buff


43 
UINT
 
n
, 
cc
, 
ns
;

44 
DWORD
 
sz_drv
, 
lba
, 
lba2
, 
sz_eblk
, 
≤s
 = 1;

45 
WORD
 
sz_£˘
;

46 
BYTE
 *
pbuff
 = (BYTE*)
buff
;

47 
DSTATUS
 
ds
;

48 
DRESULT
 
dr
;

51 
	`¥ötf
("ã°_diskio(%u, %u, 0x%08X, 0x%08X)\n", 
pdrv
, 
ncyc
, (
UINT
)
buff
, 
sz_buff
);

53 i‡(
sz_buff
 < 
FF_MAX_SS
 + 8) {

54 
	`¥ötf
("Insufficient workáreaÅoÑunÅheÖrogram.\n");

58 
cc
 = 1; c¯<
ncyc
; cc++) {

59 
	`¥ötf
("**** Te° cy˛ê%u o‡%u sèπ ****\n", 
cc
, 
ncyc
);

61 
	`¥ötf
(" disk_öôÆize(%u)", 
pdrv
);

62 
ds
 = 
	`disk_öôülize
(
pdrv
);

63 i‡(
ds
 & 
STA_NOINIT
) {

64 
	`¥ötf
(" - failed.\n");

67 
	`¥ötf
(" - ok.\n");

70 
	`¥ötf
("**** Get drive size ****\n");

71 
	`¥ötf
(" disk_io˘l(%u, GET_SECTOR_COUNT, 0x%08X)", 
pdrv
, (
UINT
)&
sz_drv
);

72 
sz_drv
 = 0;

73 
dr
 = 
	`disk_io˘l
(
pdrv
, 
GET_SECTOR_COUNT
, &
sz_drv
);

74 i‡(
dr
 =
RES_OK
) {

75 
	`¥ötf
(" - ok.\n");

77 
	`¥ötf
(" - failed.\n");

80 i‡(
sz_drv
 < 128) {

81 
	`¥ötf
("Failed: Insufficient drive sizeÅoÅest.\n");

84 
	`¥ötf
(" Numbî o‡£˘‹†⁄Åhêdrivê%u i†%lu.\n", 
pdrv
, 
sz_drv
);

86 #i‡
FF_MAX_SS
 !
FF_MIN_SS


87 
	`¥ötf
("**** Get sector size ****\n");

88 
	`¥ötf
(" disk_io˘l(%u, GET_SECTOR_SIZE, 0x%X)", 
pdrv
, (
UINT
)&
sz_£˘
);

89 
sz_£˘
 = 0;

90 
dr
 = 
	`disk_io˘l
(
pdrv
, 
GET_SECTOR_SIZE
, &
sz_£˘
);

91 i‡(
dr
 =
RES_OK
) {

92 
	`¥ötf
(" - ok.\n");

94 
	`¥ötf
(" - failed.\n");

97 
	`¥ötf
(" Sizêo‡£˘‹ i†%u byãs.\n", 
sz_£˘
);

99 
sz_£˘
 = 
FF_MAX_SS
;

102 
	`¥ötf
("**** Get block size ****\n");

103 
	`¥ötf
(" disk_io˘l(%u, GET_BLOCK_SIZE, 0x%X)", 
pdrv
, (
UINT
)&
sz_eblk
);

104 
sz_eblk
 = 0;

105 
dr
 = 
	`disk_io˘l
(
pdrv
, 
GET_BLOCK_SIZE
, &
sz_eblk
);

106 i‡(
dr
 =
RES_OK
) {

107 
	`¥ötf
(" - ok.\n");

109 
	`¥ötf
(" - failed.\n");

111 i‡(
dr
 =
RES_OK
 || 
sz_eblk
 >= 2) {

112 
	`¥ötf
(" Sizêo‡thêîa£ block i†%lu se˘‹s.\n", 
sz_eblk
);

114 
	`¥ötf
(" Size ofÅheÉrase block is unknown.\n");

118 
	`¥ötf
("**** Single sector writeÅest ****\n");

119 
lba
 = 0;

120 
n
 = 0, 
	`≤
(
≤s
);Ç < 
sz_£˘
;Ç++Ë
pbuff
[n] = (
BYTE
)pn(0);

121 
	`¥ötf
(" disk_wrôe(%u, 0x%X, %lu, 1)", 
pdrv
, (
UINT
)
pbuff
, 
lba
);

122 
dr
 = 
	`disk_wrôe
(
pdrv
, 
pbuff
, 
lba
, 1);

123 i‡(
dr
 =
RES_OK
) {

124 
	`¥ötf
(" - ok.\n");

126 
	`¥ötf
(" - failed.\n");

129 
	`¥ötf
(" disk_io˘l(%u, CTRL_SYNC, NULL)", 
pdrv
);

130 
dr
 = 
	`disk_io˘l
(
pdrv
, 
CTRL_SYNC
, 0);

131 i‡(
dr
 =
RES_OK
) {

132 
	`¥ötf
(" - ok.\n");

134 
	`¥ötf
(" - failed.\n");

137 
	`mem£t
(
pbuff
, 0, 
sz_£˘
);

138 
	`¥ötf
(" disk_ªad(%u, 0x%X, %lu, 1)", 
pdrv
, (
UINT
)
pbuff
, 
lba
);

139 
dr
 = 
	`disk_ªad
(
pdrv
, 
pbuff
, 
lba
, 1);

140 i‡(
dr
 =
RES_OK
) {

141 
	`¥ötf
(" - ok.\n");

143 
	`¥ötf
(" - failed.\n");

146 
n
 = 0, 
	`≤
(
≤s
);Ç < 
sz_£˘
 && 
pbuff
[n] =(
BYTE
)pn(0);Ç++) ;

147 i‡(
n
 =
sz_£˘
) {

148 
	`¥ötf
(" Read data matched.\n");

150 
	`¥ötf
(" Read data differs fromÅhe data written.\n");

153 
≤s
++;

155 
	`¥ötf
("**** Multiple sector writeÅest ****\n");

156 
lba
 = 5; 
ns
 = 
sz_buff
 / 
sz_£˘
;

157 i‡(
ns
 > 4)Çs = 4;

158 i‡(
ns
 > 1) {

159 
n
 = 0, 
	`≤
(
≤s
);Ç < (
UINT
)(
sz_£˘
 * 
ns
);Ç++Ë
pbuff
[n] = (
BYTE
)pn(0);

160 
	`¥ötf
(" disk_wrôe(%u, 0x%X, %lu, %u)", 
pdrv
, (
UINT
)
pbuff
, 
lba
, 
ns
);

161 
dr
 = 
	`disk_wrôe
(
pdrv
, 
pbuff
, 
lba
, 
ns
);

162 i‡(
dr
 =
RES_OK
) {

163 
	`¥ötf
(" - ok.\n");

165 
	`¥ötf
(" - failed.\n");

168 
	`¥ötf
(" disk_io˘l(%u, CTRL_SYNC, NULL)", 
pdrv
);

169 
dr
 = 
	`disk_io˘l
(
pdrv
, 
CTRL_SYNC
, 0);

170 i‡(
dr
 =
RES_OK
) {

171 
	`¥ötf
(" - ok.\n");

173 
	`¥ötf
(" - failed.\n");

176 
	`mem£t
(
pbuff
, 0, 
sz_£˘
 * 
ns
);

177 
	`¥ötf
(" disk_ªad(%u, 0x%X, %lu, %u)", 
pdrv
, (
UINT
)
pbuff
, 
lba
, 
ns
);

178 
dr
 = 
	`disk_ªad
(
pdrv
, 
pbuff
, 
lba
, 
ns
);

179 i‡(
dr
 =
RES_OK
) {

180 
	`¥ötf
(" - ok.\n");

182 
	`¥ötf
(" - failed.\n");

185 
n
 = 0, 
	`≤
(
≤s
);Ç < (
UINT
)(
sz_£˘
 * 
ns
Ë&& 
pbuff
[n] =(
BYTE
)pn(0);Ç++) ;

186 i‡(
n
 =(
UINT
)(
sz_£˘
 * 
ns
)) {

187 
	`¥ötf
(" Read data matched.\n");

189 
	`¥ötf
(" Read data differs fromÅhe data written.\n");

193 
	`¥ötf
(" Test skipped.\n");

195 
≤s
++;

197 
	`¥ötf
("**** Single sector writeÅest (unaligned bufferáddress) ****\n");

198 
lba
 = 5;

199 
n
 = 0, 
	`≤
(
≤s
);Ç < 
sz_£˘
;Ç++Ë
pbuff
[n+3] = (
BYTE
)pn(0);

200 
	`¥ötf
(" disk_wrôe(%u, 0x%X, %lu, 1)", 
pdrv
, (
UINT
)(
pbuff
+3), 
lba
);

201 
dr
 = 
	`disk_wrôe
(
pdrv
, 
pbuff
+3, 
lba
, 1);

202 i‡(
dr
 =
RES_OK
) {

203 
	`¥ötf
(" - ok.\n");

205 
	`¥ötf
(" - failed.\n");

208 
	`¥ötf
(" disk_io˘l(%u, CTRL_SYNC, NULL)", 
pdrv
);

209 
dr
 = 
	`disk_io˘l
(
pdrv
, 
CTRL_SYNC
, 0);

210 i‡(
dr
 =
RES_OK
) {

211 
	`¥ötf
(" - ok.\n");

213 
	`¥ötf
(" - failed.\n");

216 
	`mem£t
(
pbuff
+5, 0, 
sz_£˘
);

217 
	`¥ötf
(" disk_ªad(%u, 0x%X, %lu, 1)", 
pdrv
, (
UINT
)(
pbuff
+5), 
lba
);

218 
dr
 = 
	`disk_ªad
(
pdrv
, 
pbuff
+5, 
lba
, 1);

219 i‡(
dr
 =
RES_OK
) {

220 
	`¥ötf
(" - ok.\n");

222 
	`¥ötf
(" - failed.\n");

225 
n
 = 0, 
	`≤
(
≤s
);Ç < 
sz_£˘
 && 
pbuff
[n+5] =(
BYTE
)pn(0);Ç++) ;

226 i‡(
n
 =
sz_£˘
) {

227 
	`¥ötf
(" Read data matched.\n");

229 
	`¥ötf
(" Read data differs fromÅhe data written.\n");

232 
≤s
++;

234 
	`¥ötf
("**** 4GB barrierÅest ****\n");

235 i‡(
sz_drv
 >128 + 0x80000000 / (
sz_£˘
 / 2)) {

236 
lba
 = 6; 
lba2
 =Üb®+ 0x80000000 / (
sz_£˘
 / 2);

237 
n
 = 0, 
	`≤
(
≤s
);Ç < (
UINT
)(
sz_£˘
 * 2);Ç++Ë
pbuff
[n] = (
BYTE
)pn(0);

238 
	`¥ötf
(" disk_wrôe(%u, 0x%X, %lu, 1)", 
pdrv
, (
UINT
)
pbuff
, 
lba
);

239 
dr
 = 
	`disk_wrôe
(
pdrv
, 
pbuff
, 
lba
, 1);

240 i‡(
dr
 =
RES_OK
) {

241 
	`¥ötf
(" - ok.\n");

243 
	`¥ötf
(" - failed.\n");

246 
	`¥ötf
(" disk_wrôe(%u, 0x%X, %lu, 1)", 
pdrv
, (
UINT
)(
pbuff
+
sz_£˘
), 
lba2
);

247 
dr
 = 
	`disk_wrôe
(
pdrv
, 
pbuff
+
sz_£˘
, 
lba2
, 1);

248 i‡(
dr
 =
RES_OK
) {

249 
	`¥ötf
(" - ok.\n");

251 
	`¥ötf
(" - failed.\n");

254 
	`¥ötf
(" disk_io˘l(%u, CTRL_SYNC, NULL)", 
pdrv
);

255 
dr
 = 
	`disk_io˘l
(
pdrv
, 
CTRL_SYNC
, 0);

256 i‡(
dr
 =
RES_OK
) {

257 
	`¥ötf
(" - ok.\n");

259 
	`¥ötf
(" - failed.\n");

262 
	`mem£t
(
pbuff
, 0, 
sz_£˘
 * 2);

263 
	`¥ötf
(" disk_ªad(%u, 0x%X, %lu, 1)", 
pdrv
, (
UINT
)
pbuff
, 
lba
);

264 
dr
 = 
	`disk_ªad
(
pdrv
, 
pbuff
, 
lba
, 1);

265 i‡(
dr
 =
RES_OK
) {

266 
	`¥ötf
(" - ok.\n");

268 
	`¥ötf
(" - failed.\n");

271 
	`¥ötf
(" disk_ªad(%u, 0x%X, %lu, 1)", 
pdrv
, (
UINT
)(
pbuff
+
sz_£˘
), 
lba2
);

272 
dr
 = 
	`disk_ªad
(
pdrv
, 
pbuff
+
sz_£˘
, 
lba2
, 1);

273 i‡(
dr
 =
RES_OK
) {

274 
	`¥ötf
(" - ok.\n");

276 
	`¥ötf
(" - failed.\n");

279 
n
 = 0, 
	`≤
(
≤s
); 
pbuff
[n] =(
BYTE
Ìn(0Ë&&Ç < (
UINT
)(
sz_£˘
 * 2);Ç++) ;

280 i‡(
n
 =(
UINT
)(
sz_£˘
 * 2)) {

281 
	`¥ötf
(" Read data matched.\n");

283 
	`¥ötf
(" Read data differs fromÅhe data written.\n");

287 
	`¥ötf
(" Test skipped.\n");

289 
≤s
++;

291 
	`¥ötf
("**** Te° cy˛ê%u o‡%u com∂ëed ****\n\n", 
cc
, 
ncyc
);

295 
	}
}

299 
	$maö
 (
¨gc
, * 
¨gv
[])

301 
rc
;

302 
DWORD
 
buff
[
FF_MAX_SS
];

305 
rc
 = 
	`ã°_diskio
(0, 3, 
buff
,  buff);

307 i‡(
rc
) {

308 
	`¥ötf
("S‹ryÅhêfun˘i⁄/com∑tibûôyÅe° faûed. (rc=%d)\nF©F†wû»nŸ w‹k wôhÅhi†disk drivî.\n", 
rc
);

310 
	`¥ötf
("Congratulations! The disk driver works well.\n");

313  
rc
;

314 
	}
}

	@logger/fatfs/documents/res/app5.c

5 
FRESULT
 
	$ã°_c⁄tiguous_fûe
 (

6 
FIL
* 
Â
,

7 * 
c⁄t


10 
DWORD
 
˛°
, 
˛sz
, 
°ï
;

11 
FSIZE_t
 
fsz
;

12 
FRESULT
 
‰
;

15 *
c⁄t
 = 0;

16 
‰
 = 
	`f_l£ek
(
Â
, 0);

17 i‡(
‰
 !
FR_OK
)  fr;

19 #i‡
FF_MAX_SS
 =
FF_MIN_SS


20 
˛sz
 = (
DWORD
)
Â
->
obj
.
fs
->
csize
 * 
FF_MAX_SS
;

22 
˛sz
 = (
DWORD
)
Â
->
obj
.
fs
->
csize
 * fp->obj.fs->
ssize
;

24 
fsz
 = 
	`f_size
(
Â
);

25 i‡(
fsz
 > 0) {

26 
˛°
 = 
Â
->
obj
.
s˛u°
 - 1;

27 
fsz
) {

28 
°ï
 = (
fsz
 >
˛sz
Ë? clsz : (
DWORD
)fsz;

29 
‰
 = 
	`f_l£ek
(
Â
, 
	`f_ãŒ
(ÂË+ 
°ï
);

30 i‡(
‰
 !
FR_OK
)  fr;

31 i‡(
˛°
 + 1 !
Â
->
˛u°
) ;

32 
˛°
 = 
Â
->
˛u°
; 
fsz
 -
°ï
;

34 i‡(
fsz
 =0Ë*
c⁄t
 = 1;

37  
FR_OK
;

38 
	}
}

	@logger/fatfs/documents/res/app6.c

5 
	~<°dio.h
>

6 
	~<sy°imî.h
>

7 
	~"diskio.h
"

8 
	~"ff.h
"

11 
	$ã°_øw_•ìd
 (

12 
BYTE
 
pdrv
,

13 
DWORD
 
lba
,

14 
DWORD
 
Àn
,

15 * 
buff
,

16 
UINT
 
sz_buff


19 
WORD
 
ss
;

20 
DWORD
 
ofs
, 
tmr
;

23 #i‡
FF_MIN_SS
 !
FF_MAX_SS


24 i‡(
	`disk_io˘l
(
pdrv
, 
GET_SECTOR_SIZE
, &
ss
Ë!
RES_OK
) {

25 
	`¥ötf
("\ndisk_ioctl() failed.\n");

29 
ss
 = 
FF_MAX_SS
;

32 
	`¥ötf
("SèπögÑaw wrôêã°áà£˘‹ %lu i¿%u byã†o‡d©®chunks...", 
lba
, 
sz_buff
);

33 
tmr
 = 
	`sy°imî
();

34 
ofs
 = 0; of†< 
Àn
 / 
ss
; of†+
sz_buff
 / ss) {

35 i‡(
	`disk_wrôe
(
pdrv
, 
buff
, 
lba
 + 
ofs
, 
sz_buff
 / 
ss
Ë!
RES_OK
) {

36 
	`¥ötf
("\ndisk_write() failed.\n");

40 i‡(
	`disk_io˘l
(
pdrv
, 
CTRL_SYNC
, 0Ë!
RES_OK
) {

41 
	`¥ötf
("\ndisk_ioctl() failed.\n");

44 
tmr
 = 
	`sy°imî
() -Åmr;

45 
	`¥ötf
("\n%lu byã†wrôã¿™d iàtook %luÅimîÅicks.\n", 
Àn
, 
tmr
);

47 
	`¥ötf
("SèπögÑawÑódÅe°áà£˘‹ %lu i¿%u byã†o‡d©®chunks...", 
lba
, 
sz_buff
);

48 
tmr
 = 
	`sy°imî
();

49 
ofs
 = 0; of†< 
Àn
 / 
ss
; of†+
sz_buff
 / ss) {

50 i‡(
	`disk_ªad
(
pdrv
, 
buff
, 
lba
 + 
ofs
, 
sz_buff
 / 
ss
Ë!
RES_OK
) {

51 
	`¥ötf
("\ndisk_read() failed.\n");

55 
tmr
 = 
	`sy°imî
() -Åmr;

56 
	`¥ötf
("\n%lu byã†ªadánd iàtook %luÅimîÅicks.\n", 
Àn
, 
tmr
);

58 
	`¥ötf
("Test completed.\n");

60 
	}
}

	@logger/fatfs/source/diskio.c

10 
	~"ff.h
"

11 
	~"diskio.h
"

14 
	#DEV_RAM
 0

	)

15 
	#DEV_MMC
 1

	)

16 
	#DEV_USB
 2

	)

23 
DSTATUS
 
	$disk_°©us
 (

24 
BYTE
 
pdrv


27 
DSTATUS
 
°©
;

28 
ªsu…
;

30 
pdrv
) {

31 
DEV_RAM
 :

32 
ªsu…
 = 
	`RAM_disk_°©us
();

36  
°©
;

38 
DEV_MMC
 :

39 
ªsu…
 = 
	`MMC_disk_°©us
();

43  
°©
;

45 
DEV_USB
 :

46 
ªsu…
 = 
	`USB_disk_°©us
();

50  
°©
;

52  
STA_NOINIT
;

53 
	}
}

61 
DSTATUS
 
	$disk_öôülize
 (

62 
BYTE
 
pdrv


65 
DSTATUS
 
°©
;

66 
ªsu…
;

68 
pdrv
) {

69 
DEV_RAM
 :

70 
ªsu…
 = 
	`RAM_disk_öôülize
();

74  
°©
;

76 
DEV_MMC
 :

77 
ªsu…
 = 
	`MMC_disk_öôülize
();

81  
°©
;

83 
DEV_USB
 :

84 
ªsu…
 = 
	`USB_disk_öôülize
();

88  
°©
;

90  
STA_NOINIT
;

91 
	}
}

99 
DRESULT
 
	$disk_ªad
 (

100 
BYTE
 
pdrv
,

101 
BYTE
 *
buff
,

102 
LBA_t
 
£˘‹
,

103 
UINT
 
cou¡


106 
DRESULT
 
ªs
;

107 
ªsu…
;

109 
pdrv
) {

110 
DEV_RAM
 :

113 
ªsu…
 = 
	`RAM_disk_ªad
(
buff
, 
£˘‹
, 
cou¡
);

117  
ªs
;

119 
DEV_MMC
 :

122 
ªsu…
 = 
	`MMC_disk_ªad
(
buff
, 
£˘‹
, 
cou¡
);

126  
ªs
;

128 
DEV_USB
 :

131 
ªsu…
 = 
	`USB_disk_ªad
(
buff
, 
£˘‹
, 
cou¡
);

135  
ªs
;

138  
RES_PARERR
;

139 
	}
}

147 #i‡
FF_FS_READONLY
 == 0

149 
DRESULT
 
	$disk_wrôe
 (

150 
BYTE
 
pdrv
,

151 c⁄° 
BYTE
 *
buff
,

152 
LBA_t
 
£˘‹
,

153 
UINT
 
cou¡


156 
DRESULT
 
ªs
;

157 
ªsu…
;

159 
pdrv
) {

160 
DEV_RAM
 :

163 
ªsu…
 = 
	`RAM_disk_wrôe
(
buff
, 
£˘‹
, 
cou¡
);

167  
ªs
;

169 
DEV_MMC
 :

172 
ªsu…
 = 
	`MMC_disk_wrôe
(
buff
, 
£˘‹
, 
cou¡
);

176  
ªs
;

178 
DEV_USB
 :

181 
ªsu…
 = 
	`USB_disk_wrôe
(
buff
, 
£˘‹
, 
cou¡
);

185  
ªs
;

188  
RES_PARERR
;

189 
	}
}

198 
DRESULT
 
	$disk_io˘l
 (

199 
BYTE
 
pdrv
,

200 
BYTE
 
cmd
,

201 *
buff


204 
DRESULT
 
ªs
;

205 
ªsu…
;

207 
pdrv
) {

208 
DEV_RAM
 :

212  
ªs
;

214 
DEV_MMC
 :

218  
ªs
;

220 
DEV_USB
 :

224  
ªs
;

227  
RES_PARERR
;

228 
	}
}

	@logger/fatfs/source/diskio.h

5 #i‚de‡
_DISKIO_DEFINED


6 
	#_DISKIO_DEFINED


	)

8 #ifde‡
__˝lu•lus


13 
BYTE
 
	tDSTATUS
;

17 
RES_OK
 = 0,

18 
RES_ERROR
,

19 
RES_WRPRT
,

20 
RES_NOTRDY
,

21 
RES_PARERR


22 } 
	tDRESULT
;

29 
DSTATUS
 
disk_öôülize
 (
BYTE
 
pdrv
);

30 
DSTATUS
 
disk_°©us
 (
BYTE
 
pdrv
);

31 
DRESULT
 
disk_ªad
 (
BYTE
 
pdrv
, BYTE* 
buff
, 
LBA_t
 
£˘‹
, 
UINT
 
cou¡
);

32 
DRESULT
 
disk_wrôe
 (
BYTE
 
pdrv
, c⁄° BYTE* 
buff
, 
LBA_t
 
£˘‹
, 
UINT
 
cou¡
);

33 
DRESULT
 
disk_io˘l
 (
BYTE
 
pdrv
, BYTE 
cmd
, * 
buff
);

38 
	#STA_NOINIT
 0x01

	)

39 
	#STA_NODISK
 0x02

	)

40 
	#STA_PROTECT
 0x04

	)

46 
	#CTRL_SYNC
 0

	)

47 
	#GET_SECTOR_COUNT
 1

	)

48 
	#GET_SECTOR_SIZE
 2

	)

49 
	#GET_BLOCK_SIZE
 3

	)

50 
	#CTRL_TRIM
 4

	)

53 
	#CTRL_POWER
 5

	)

54 
	#CTRL_LOCK
 6

	)

55 
	#CTRL_EJECT
 7

	)

56 
	#CTRL_FORMAT
 8

	)

59 
	#MMC_GET_TYPE
 10

	)

60 
	#MMC_GET_CSD
 11

	)

61 
	#MMC_GET_CID
 12

	)

62 
	#MMC_GET_OCR
 13

	)

63 
	#MMC_GET_SDSTAT
 14

	)

64 
	#ISDIO_READ
 55

	)

65 
	#ISDIO_WRITE
 56

	)

66 
	#ISDIO_MRITE
 57

	)

69 
	#ATA_GET_REV
 20

	)

70 
	#ATA_GET_MODEL
 21

	)

71 
	#ATA_GET_SN
 22

	)

73 #ifde‡
__˝lu•lus


	@logger/fatfs/source/ff.c

22 
	~"ff.h
"

23 
	~"diskio.h
"

32 #i‡
FF_DEFINED
 != 86606

33 #îr‹ 
Wr⁄g
 
ö˛ude
 
fûe
 (
ff
.
h
).

38 
	#MAX_DIR
 0x200000

	)

39 
	#MAX_DIR_EX
 0x10000000

	)

40 
	#MAX_FAT12
 0xFF5

	)

41 
	#MAX_FAT16
 0xFFF5

	)

42 
	#MAX_FAT32
 0x0FFFFFF5

	)

43 
	#MAX_EXFAT
 0x7FFFFFFD

	)

47 
	#IsUµî
(
c
Ë((cË>'A' && (cË<'Z')

	)

48 
	#IsLowî
(
c
Ë((cË>'a' && (cË<'z')

	)

49 
	#IsDigô
(
c
Ë((cË>'0' && (cË<'9')

	)

50 
	#IsSuºog©e
(
c
Ë((cË>0xD800 && (cË<0xDFFF)

	)

51 
	#IsSuºog©eH
(
c
Ë((cË>0xD800 && (cË<0xDBFF)

	)

52 
	#IsSuºog©eL
(
c
Ë((cË>0xDC00 && (cË<0xDFFF)

	)

56 
	#FA_SEEKEND
 0x20

	)

57 
	#FA_MODIFIED
 0x40

	)

58 
	#FA_DIRTY
 0x80

	)

62 
	#AM_VOL
 0x08

	)

63 
	#AM_LFN
 0x0F

	)

64 
	#AM_MASK
 0x3F

	)

68 
	#NSFLAG
 11

	)

69 
	#NS_LOSS
 0x01

	)

70 
	#NS_LFN
 0x02

	)

71 
	#NS_LAST
 0x04

	)

72 
	#NS_BODY
 0x08

	)

73 
	#NS_EXT
 0x10

	)

74 
	#NS_DOT
 0x20

	)

75 
	#NS_NOLFN
 0x40

	)

76 
	#NS_NONAME
 0x80

	)

80 
	#ET_BITMAP
 0x81

	)

81 
	#ET_UPCASE
 0x82

	)

82 
	#ET_VLABEL
 0x83

	)

83 
	#ET_FILEDIR
 0x85

	)

84 
	#ET_STREAM
 0xC0

	)

85 
	#ET_FILENAME
 0xC1

	)

91 
	#BS_JmpBoŸ
 0

	)

92 
	#BS_OEMName
 3

	)

93 
	#BPB_BytsPîSec
 11

	)

94 
	#BPB_SecPîClus
 13

	)

95 
	#BPB_RsvdSecC¡
 14

	)

96 
	#BPB_NumFATs
 16

	)

97 
	#BPB_RoŸE¡C¡
 17

	)

98 
	#BPB_TŸSec16
 19

	)

99 
	#BPB_Medü
 21

	)

100 
	#BPB_FATSz16
 22

	)

101 
	#BPB_SecPîTrk
 24

	)

102 
	#BPB_NumHóds
 26

	)

103 
	#BPB_HiddSec
 28

	)

104 
	#BPB_TŸSec32
 32

	)

105 
	#BS_DrvNum
 36

	)

106 
	#BS_NTªs
 37

	)

107 
	#BS_BoŸSig
 38

	)

108 
	#BS_VﬁID
 39

	)

109 
	#BS_VﬁLab
 43

	)

110 
	#BS_FûSysTy≥
 54

	)

111 
	#BS_BoŸCode
 62

	)

112 
	#BS_55AA
 510

	)

114 
	#BPB_FATSz32
 36

	)

115 
	#BPB_ExtFœgs32
 40

	)

116 
	#BPB_FSVî32
 42

	)

117 
	#BPB_RoŸClus32
 44

	)

118 
	#BPB_FSInfo32
 48

	)

119 
	#BPB_BkBoŸSec32
 50

	)

120 
	#BS_DrvNum32
 64

	)

121 
	#BS_NTªs32
 65

	)

122 
	#BS_BoŸSig32
 66

	)

123 
	#BS_VﬁID32
 67

	)

124 
	#BS_VﬁLab32
 71

	)

125 
	#BS_FûSysTy≥32
 82

	)

126 
	#BS_BoŸCode32
 90

	)

128 
	#BPB_Zî€dEx
 11

	)

129 
	#BPB_VﬁOfsEx
 64

	)

130 
	#BPB_TŸSecEx
 72

	)

131 
	#BPB_F©OfsEx
 80

	)

132 
	#BPB_F©SzEx
 84

	)

133 
	#BPB_D©aOfsEx
 88

	)

134 
	#BPB_NumClusEx
 92

	)

135 
	#BPB_RoŸClusEx
 96

	)

136 
	#BPB_VﬁIDEx
 100

	)

137 
	#BPB_FSVîEx
 104

	)

138 
	#BPB_VﬁFœgEx
 106

	)

139 
	#BPB_BytsPîSecEx
 108

	)

140 
	#BPB_SecPîClusEx
 109

	)

141 
	#BPB_NumFATsEx
 110

	)

142 
	#BPB_DrvNumEx
 111

	)

143 
	#BPB_PîcInU£Ex
 112

	)

144 
	#BPB_RsvdEx
 113

	)

145 
	#BS_BoŸCodeEx
 120

	)

147 
	#DIR_Name
 0

	)

148 
	#DIR_Aâr
 11

	)

149 
	#DIR_NTªs
 12

	)

150 
	#DIR_CπTime10
 13

	)

151 
	#DIR_CπTime
 14

	)

152 
	#DIR_L°AccD©e
 18

	)

153 
	#DIR_F°ClusHI
 20

	)

154 
	#DIR_ModTime
 22

	)

155 
	#DIR_F°ClusLO
 26

	)

156 
	#DIR_FûeSize
 28

	)

157 
	#LDIR_Ord
 0

	)

158 
	#LDIR_Aâr
 11

	)

159 
	#LDIR_Ty≥
 12

	)

160 
	#LDIR_Chksum
 13

	)

161 
	#LDIR_F°ClusLO
 26

	)

162 
	#XDIR_Ty≥
 0

	)

163 
	#XDIR_NumLabñ
 1

	)

164 
	#XDIR_Labñ
 2

	)

165 
	#XDIR_Ca£Sum
 4

	)

166 
	#XDIR_NumSec
 1

	)

167 
	#XDIR_SëSum
 2

	)

168 
	#XDIR_Aâr
 4

	)

169 
	#XDIR_CπTime
 8

	)

170 
	#XDIR_ModTime
 12

	)

171 
	#XDIR_AccTime
 16

	)

172 
	#XDIR_CπTime10
 20

	)

173 
	#XDIR_ModTime10
 21

	)

174 
	#XDIR_CπTZ
 22

	)

175 
	#XDIR_ModTZ
 23

	)

176 
	#XDIR_AccTZ
 24

	)

177 
	#XDIR_GíFœgs
 33

	)

178 
	#XDIR_NumName
 35

	)

179 
	#XDIR_NameHash
 36

	)

180 
	#XDIR_VÆidFûeSize
 40

	)

181 
	#XDIR_F°Clus
 52

	)

182 
	#XDIR_FûeSize
 56

	)

184 
	#SZDIRE
 32

	)

185 
	#DDEM
 0xE5

	)

186 
	#RDDEM
 0x05

	)

187 
	#LLEF
 0x40

	)

189 
	#FSI_LódSig
 0

	)

190 
	#FSI_SåucSig
 484

	)

191 
	#FSI_Fªe_Cou¡
 488

	)

192 
	#FSI_Nxt_Fªe
 492

	)

194 
	#MBR_TabÀ
 446

	)

195 
	#SZ_PTE
 16

	)

196 
	#PTE_BoŸ
 0

	)

197 
	#PTE_StHód
 1

	)

198 
	#PTE_StSec
 2

	)

199 
	#PTE_StCyl
 3

	)

200 
	#PTE_Sy°em
 4

	)

201 
	#PTE_EdHód
 5

	)

202 
	#PTE_EdSec
 6

	)

203 
	#PTE_EdCyl
 7

	)

204 
	#PTE_StLba
 8

	)

205 
	#PTE_SizLba
 12

	)

207 
	#GPTH_Sign
 0

	)

208 
	#GPTH_Rev
 8

	)

209 
	#GPTH_Size
 12

	)

210 
	#GPTH_Bcc
 16

	)

211 
	#GPTH_CurLba
 24

	)

212 
	#GPTH_BakLba
 32

	)

213 
	#GPTH_F°Lba
 40

	)

214 
	#GPTH_L°Lba
 48

	)

215 
	#GPTH_DskGuid
 56

	)

216 
	#GPTH_PtOfs
 72

	)

217 
	#GPTH_PtNum
 80

	)

218 
	#GPTH_PãSize
 84

	)

219 
	#GPTH_PtBcc
 88

	)

220 
	#SZ_GPTE
 128

	)

221 
	#GPTE_PtGuid
 0

	)

222 
	#GPTE_UpGuid
 16

	)

223 
	#GPTE_F°Lba
 32

	)

224 
	#GPTE_L°Lba
 40

	)

225 
	#GPTE_Fœgs
 48

	)

226 
	#GPTE_Name
 56

	)

230 
	#ABORT
(
fs
, 
ªs
Ë{ 
Â
->
îr
 = (
BYTE
)‘es); 
	`LEAVE_FF
(fs,Ñes); }

	)

234 #i‡
FF_FS_REENTRANT


235 #i‡
FF_USE_LFN
 == 1

236 #îr‹ 
Sètic
 
LFN
 
w‹k
 
¨ó
 
ˇ¬Ÿ
 
be
 
u£d
 
©
 
thªad
-
ß„
 
c⁄figuøti⁄


238 
	#LEAVE_FF
(
fs
, 
ªs
Ë{ 
	`u∆ock_fs
(fs,Ñes); Ñes; }

	)

240 
	#LEAVE_FF
(
fs
, 
ªs
Ë 
	)
res

245 #i‡
FF_MULTI_PARTITION


246 
	#LD2PD
(
vﬁ
Ë
VﬁToP¨t
[vﬁ].
pd


	)

247 
	#LD2PT
(
vﬁ
Ë
VﬁToP¨t
[vﬁ].
±


	)

249 
	#LD2PD
(
vﬁ
Ë(
BYTE
)(vﬁË

	)

250 
	#LD2PT
(
vﬁ
Ë0

	)

255 #i‡(
FF_MAX_SS
 < 
FF_MIN_SS
) || (FF_MAX_SS != 512 && FF_MAX_SS != 1024 && FF_MAX_SS != 2048 && FF_MAX_SS != 4096) || (FF_MIN_SS != 512 && FF_MIN_SS != 1024 && FF_MIN_SS != 2048 && FF_MIN_SS != 4096)

256 #îr‹ 
Wr⁄g
 
£˘‹
 
size
 
c⁄figuøti⁄


258 #i‡
FF_MAX_SS
 =
FF_MIN_SS


259 
	#SS
(
fs
Ë((
UINT
)
FF_MAX_SS
Ë

	)

261 
	#SS
(
fs
Ë((fs)->
ssize
Ë

	)

266 #i‡
FF_FS_NORTC
 == 1

267 #i‡
FF_NORTC_YEAR
 < 1980 || FF_NORTC_YEAR > 2107 || 
FF_NORTC_MON
 < 1 || FF_NORTC_MON > 12 || 
FF_NORTC_MDAY
 < 1 || FF_NORTC_MDAY > 31

268 #îr‹ 
InvÆid
 
FF_FS_NORTC
 
£âögs


270 
	#GET_FATTIME
(Ë((
DWORD
)(
FF_NORTC_YEAR
 - 1980Ë<< 25 | (DWORD)
FF_NORTC_MON
 << 21 | (DWORD)
FF_NORTC_MDAY
 << 16)

	)

272 
	#GET_FATTIME
(Ë
	`gë_Áâime
()

	)

277 #i‡
FF_FS_LOCK
 != 0

278 #i‡
FF_FS_READONLY


279 #îr‹ 
FF_FS_LOCK
 
mu°
 
be
 0 
©
 
ªad
-
⁄ly
 
c⁄figuøti⁄


282 
FATFS
 *
	mfs
;

283 
DWORD
 
	m˛u
;

284 
DWORD
 
	mofs
;

285 
WORD
 
	m˘r
;

286 } 
	tFILESEM
;

291 
	#TBL_CT437
 {0x80,0x9A,0x45,0x41,0x8E,0x41,0x8F,0x80,0x45,0x45,0x45,0x49,0x49,0x49,0x8E,0x8F, \

	)

299 
	#TBL_CT720
 {0x80,0x81,0x82,0x83,0x84,0x85,0x86,0x87,0x88,0x89,0x8A,0x8B,0x8C,0x8D,0x8E,0x8F, \

	)

307 
	#TBL_CT737
 {0x80,0x81,0x82,0x83,0x84,0x85,0x86,0x87,0x88,0x89,0x8A,0x8B,0x8C,0x8D,0x8E,0x8F, \

	)

315 
	#TBL_CT771
 {0x80,0x81,0x82,0x83,0x84,0x85,0x86,0x87,0x88,0x89,0x8A,0x8B,0x8C,0x8D,0x8E,0x8F, \

	)

323 
	#TBL_CT775
 {0x80,0x9A,0x91,0xA0,0x8E,0x95,0x8F,0x80,0xAD,0xED,0x8A,0x8A,0xA1,0x8D,0x8E,0x8F, \

	)

331 
	#TBL_CT850
 {0x43,0x55,0x45,0x41,0x41,0x41,0x41,0x43,0x45,0x45,0x45,0x49,0x49,0x49,0x41,0x41, \

	)

339 
	#TBL_CT852
 {0x80,0x9A,0x90,0xB6,0x8E,0xDE,0x8F,0x80,0x9D,0xD3,0x8A,0x8A,0xD7,0x8D,0x8E,0x8F, \

	)

347 
	#TBL_CT855
 {0x81,0x81,0x83,0x83,0x85,0x85,0x87,0x87,0x89,0x89,0x8B,0x8B,0x8D,0x8D,0x8F,0x8F, \

	)

355 
	#TBL_CT857
 {0x80,0x9A,0x90,0xB6,0x8E,0xB7,0x8F,0x80,0xD2,0xD3,0xD4,0xD8,0xD7,0x49,0x8E,0x8F, \

	)

363 
	#TBL_CT860
 {0x80,0x9A,0x90,0x8F,0x8E,0x91,0x86,0x80,0x89,0x89,0x92,0x8B,0x8C,0x98,0x8E,0x8F, \

	)

371 
	#TBL_CT861
 {0x80,0x9A,0x90,0x41,0x8E,0x41,0x8F,0x80,0x45,0x45,0x45,0x8B,0x8B,0x8D,0x8E,0x8F, \

	)

379 
	#TBL_CT862
 {0x80,0x81,0x82,0x83,0x84,0x85,0x86,0x87,0x88,0x89,0x8A,0x8B,0x8C,0x8D,0x8E,0x8F, \

	)

387 
	#TBL_CT863
 {0x43,0x55,0x45,0x41,0x41,0x41,0x86,0x43,0x45,0x45,0x45,0x49,0x49,0x8D,0x41,0x8F, \

	)

395 
	#TBL_CT864
 {0x80,0x9A,0x45,0x41,0x8E,0x41,0x8F,0x80,0x45,0x45,0x45,0x49,0x49,0x49,0x8E,0x8F, \

	)

403 
	#TBL_CT865
 {0x80,0x9A,0x90,0x41,0x8E,0x41,0x8F,0x80,0x45,0x45,0x45,0x49,0x49,0x49,0x8E,0x8F, \

	)

411 
	#TBL_CT866
 {0x80,0x81,0x82,0x83,0x84,0x85,0x86,0x87,0x88,0x89,0x8A,0x8B,0x8C,0x8D,0x8E,0x8F, \

	)

419 
	#TBL_CT869
 {0x80,0x81,0x82,0x83,0x84,0x85,0x86,0x87,0x88,0x89,0x8A,0x8B,0x8C,0x8D,0x8E,0x8F, \

	)

431 
	#TBL_DC932
 {0x81, 0x9F, 0xE0, 0xFC, 0x40, 0x7E, 0x80, 0xFC, 0x00, 0x00}

	)

432 
	#TBL_DC936
 {0x81, 0xFE, 0x00, 0x00, 0x40, 0x7E, 0x80, 0xFE, 0x00, 0x00}

	)

433 
	#TBL_DC949
 {0x81, 0xFE, 0x00, 0x00, 0x41, 0x5A, 0x61, 0x7A, 0x81, 0xFE}

	)

434 
	#TBL_DC950
 {0x81, 0xFE, 0x00, 0x00, 0x40, 0x7E, 0xA1, 0xFE, 0x00, 0x00}

	)

438 
	#MERGE_2STR
(
a
, 
b
Ë®## 
	)
b

439 
	#MKCVTBL
(
hd
, 
˝
Ë
	`MERGE_2STR
(hd, cp)

	)

457 #i‡
FF_VOLUMES
 < 1 || FF_VOLUMES > 10

458 #îr‹ 
Wr⁄g
 
FF_VOLUMES
 
£âög


460 
FATFS
* 
	gF©Fs
[
FF_VOLUMES
];

461 
WORD
 
	gFsid
;

463 #i‡
FF_FS_RPATH
 != 0

464 
BYTE
 
	gCuºVﬁ
;

467 #i‡
FF_FS_LOCK
 != 0

468 
FILESEM
 
	gFûes
[
FF_FS_LOCK
];

471 #i‡
FF_STR_VOLUME_ID


472 #ifde‡
FF_VOLUME_STRS


473 c⁄° * c⁄° 
	gVﬁumeSå
[
FF_VOLUMES
] = {
FF_VOLUME_STRS
};

477 #i‡
FF_LBA64


478 #i‡
FF_MIN_GPT
 > 0x100000000

479 #îr‹ 
Wr⁄g
 
FF_MIN_GPT
 
£âög


481 c⁄° 
BYTE
 
	gGUID_MS_Basic
[16] = {0xA2,0xA0,0xD0,0xEB,0xE5,0xB9,0x33,0x44,0x87,0xC0,0x68,0xB6,0xB7,0x26,0x99,0xC7};

490 #i‡
FF_USE_LFN
 == 0

491 #i‡
FF_FS_EXFAT


492 #îr‹ 
LFN
 
mu°
 
be
 
íabÀd
 
whí
 
íabÀ
 
exFAT


494 
	#DEF_NAMBUF


	)

495 
	#INIT_NAMBUF
(
fs
)

	)

496 
	#FREE_NAMBUF
()

	)

497 
	#LEAVE_MKFS
(
ªs
Ë 
	)
res

500 #i‡
FF_MAX_LFN
 < 12 || FF_MAX_LFN > 255

501 #îr‹ 
Wr⁄g
 
£âög
 
of
 
FF_MAX_LFN


503 #i‡
FF_LFN_BUF
 < 
FF_SFN_BUF
 || FF_SFN_BUF < 12

504 #îr‹ 
Wr⁄g
 
£âög
 
of
 
FF_LFN_BUF
 
‹
 
FF_SFN_BUF


506 #i‡
FF_LFN_UNICODE
 < 0 || FF_LFN_UNICODE > 3

507 #îr‹ 
Wr⁄g
 
£âög
 
of
 
FF_LFN_UNICODE


509 c⁄° 
BYTE
 
	gL‚Ofs
[] = {1,3,5,7,9,14,16,18,20,22,24,28,30};

510 
	#MAXDIRB
(
nc
Ë(“¯+ 44UË/ 15 * 
SZDIRE
Ë

	)

512 #i‡
FF_USE_LFN
 == 1

513 #i‡
FF_FS_EXFAT


514 
BYTE
 
	gDúBuf
[
MAXDIRB
(
FF_MAX_LFN
)];

516 
WCHAR
 
	gL‚Buf
[
FF_MAX_LFN
 + 1];

517 
	#DEF_NAMBUF


	)

518 
	#INIT_NAMBUF
(
fs
)

	)

519 
	#FREE_NAMBUF
()

	)

520 
	#LEAVE_MKFS
(
ªs
Ë 
	)
res

522 #ñi‡
FF_USE_LFN
 == 2

523 #i‡
FF_FS_EXFAT


524 
	#DEF_NAMBUF
 
WCHAR
 
lbuf
[
FF_MAX_LFN
+1]; 
BYTE
 
dbuf
[
	`MAXDIRB
(FF_MAX_LFN)];

	)

525 
	#INIT_NAMBUF
(
fs
Ë{ (fs)->
l‚buf
 = 
lbuf
; (fs)->
dúbuf
 = 
dbuf
; }

	)

526 
	#FREE_NAMBUF
()

	)

528 
	#DEF_NAMBUF
 
WCHAR
 
lbuf
[
FF_MAX_LFN
+1];

	)

529 
	#INIT_NAMBUF
(
fs
Ë{ (fs)->
l‚buf
 = 
lbuf
; }

	)

530 
	#FREE_NAMBUF
()

	)

532 
	#LEAVE_MKFS
(
ªs
Ë 
	)
res

534 #ñi‡
FF_USE_LFN
 == 3

535 #i‡
FF_FS_EXFAT


536 
	#DEF_NAMBUF
 
WCHAR
 *
l‚
;

	)

537 
	#INIT_NAMBUF
(
fs
Ë{ 
l‚
 = 
	`ff_memÆloc
((
FF_MAX_LFN
+1)*2 + 
	`MAXDIRB
(FF_MAX_LFN)); i‡(!l‚Ë
	`LEAVE_FF
(fs, 
FR_NOT_ENOUGH_CORE
); (fs)->
l‚buf
 =Ü‚; (fs)->
dúbuf
 = (
BYTE
*)÷‚+FF_MAX_LFN+1); }

	)

538 
	#FREE_NAMBUF
(Ë
	`ff_mem‰ì
(
l‚
)

	)

540 
	#DEF_NAMBUF
 
WCHAR
 *
l‚
;

	)

541 
	#INIT_NAMBUF
(
fs
Ë{ 
l‚
 = 
	`ff_memÆloc
((
FF_MAX_LFN
+1)*2); i‡(!l‚Ë
	`LEAVE_FF
(fs, 
FR_NOT_ENOUGH_CORE
); (fs)->
l‚buf
 =Ü‚; }

	)

542 
	#FREE_NAMBUF
(Ë
	`ff_mem‰ì
(
l‚
)

	)

544 
	#LEAVE_MKFS
(
ªs
Ë{ i‡(!
w‹k
Ë
	`ff_mem‰ì
(
buf
); Ñes; }

	)

545 
	#MAX_MALLOC
 0x8000

	)

548 #îr‹ 
Wr⁄g
 
£âög
 
of
 
FF_USE_LFN


559 #i‡
FF_CODE_PAGE
 == 0

560 
	#CODEPAGE
 
CodePage


	)

561 
WORD
 
	gCodePage
;

562 c⁄° 
BYTE
 *
	gExCvt
, *
	gDbcTbl
;

564 c⁄° 
BYTE
 
	gCt437
[] = 
TBL_CT437
;

565 c⁄° 
BYTE
 
	gCt720
[] = 
TBL_CT720
;

566 c⁄° 
BYTE
 
	gCt737
[] = 
TBL_CT737
;

567 c⁄° 
BYTE
 
	gCt771
[] = 
TBL_CT771
;

568 c⁄° 
BYTE
 
	gCt775
[] = 
TBL_CT775
;

569 c⁄° 
BYTE
 
	gCt850
[] = 
TBL_CT850
;

570 c⁄° 
BYTE
 
	gCt852
[] = 
TBL_CT852
;

571 c⁄° 
BYTE
 
	gCt855
[] = 
TBL_CT855
;

572 c⁄° 
BYTE
 
	gCt857
[] = 
TBL_CT857
;

573 c⁄° 
BYTE
 
	gCt860
[] = 
TBL_CT860
;

574 c⁄° 
BYTE
 
	gCt861
[] = 
TBL_CT861
;

575 c⁄° 
BYTE
 
	gCt862
[] = 
TBL_CT862
;

576 c⁄° 
BYTE
 
	gCt863
[] = 
TBL_CT863
;

577 c⁄° 
BYTE
 
	gCt864
[] = 
TBL_CT864
;

578 c⁄° 
BYTE
 
	gCt865
[] = 
TBL_CT865
;

579 c⁄° 
BYTE
 
	gCt866
[] = 
TBL_CT866
;

580 c⁄° 
BYTE
 
	gCt869
[] = 
TBL_CT869
;

581 c⁄° 
BYTE
 
	gDc932
[] = 
TBL_DC932
;

582 c⁄° 
BYTE
 
	gDc936
[] = 
TBL_DC936
;

583 c⁄° 
BYTE
 
	gDc949
[] = 
TBL_DC949
;

584 c⁄° 
BYTE
 
	gDc950
[] = 
TBL_DC950
;

586 #ñi‡
FF_CODE_PAGE
 < 900

587 
	#CODEPAGE
 
FF_CODE_PAGE


	)

588 c⁄° 
BYTE
 
	gExCvt
[] = 
MKCVTBL
(
TBL_CT
, 
FF_CODE_PAGE
);

591 
	#CODEPAGE
 
FF_CODE_PAGE


	)

592 c⁄° 
BYTE
 
	gDbcTbl
[] = 
MKCVTBL
(
TBL_DC
, 
FF_CODE_PAGE
);

610 
WORD
 
	$ld_w‹d
 (c⁄° 
BYTE
* 
±r
)

612 
WORD
 
rv
;

614 
rv
 = 
±r
[1];

615 
rv
 =Ñv << 8 | 
±r
[0];

616  
rv
;

617 
	}
}

619 
DWORD
 
	$ld_dw‹d
 (c⁄° 
BYTE
* 
±r
)

621 
DWORD
 
rv
;

623 
rv
 = 
±r
[3];

624 
rv
 =Ñv << 8 | 
±r
[2];

625 
rv
 =Ñv << 8 | 
±r
[1];

626 
rv
 =Ñv << 8 | 
±r
[0];

627  
rv
;

628 
	}
}

630 #i‡
FF_FS_EXFAT


631 
QWORD
 
	$ld_qw‹d
 (c⁄° 
BYTE
* 
±r
)

633 
QWORD
 
rv
;

635 
rv
 = 
±r
[7];

636 
rv
 =Ñv << 8 | 
±r
[6];

637 
rv
 =Ñv << 8 | 
±r
[5];

638 
rv
 =Ñv << 8 | 
±r
[4];

639 
rv
 =Ñv << 8 | 
±r
[3];

640 
rv
 =Ñv << 8 | 
±r
[2];

641 
rv
 =Ñv << 8 | 
±r
[1];

642 
rv
 =Ñv << 8 | 
±r
[0];

643  
rv
;

644 
	}
}

647 #i‡!
FF_FS_READONLY


648 
	$°_w‹d
 (
BYTE
* 
±r
, 
WORD
 
vÆ
)

650 *
±r
++ = (
BYTE
)
vÆ
; val >>= 8;

651 *
±r
++ = (
BYTE
)
vÆ
;

652 
	}
}

654 
	$°_dw‹d
 (
BYTE
* 
±r
, 
DWORD
 
vÆ
)

656 *
±r
++ = (
BYTE
)
vÆ
; val >>= 8;

657 *
±r
++ = (
BYTE
)
vÆ
; val >>= 8;

658 *
±r
++ = (
BYTE
)
vÆ
; val >>= 8;

659 *
±r
++ = (
BYTE
)
vÆ
;

660 
	}
}

662 #i‡
FF_FS_EXFAT


663 
	$°_qw‹d
 (
BYTE
* 
±r
, 
QWORD
 
vÆ
)

665 *
±r
++ = (
BYTE
)
vÆ
; val >>= 8;

666 *
±r
++ = (
BYTE
)
vÆ
; val >>= 8;

667 *
±r
++ = (
BYTE
)
vÆ
; val >>= 8;

668 *
±r
++ = (
BYTE
)
vÆ
; val >>= 8;

669 *
±r
++ = (
BYTE
)
vÆ
; val >>= 8;

670 *
±r
++ = (
BYTE
)
vÆ
; val >>= 8;

671 *
±r
++ = (
BYTE
)
vÆ
; val >>= 8;

672 *
±r
++ = (
BYTE
)
vÆ
;

673 
	}
}

684 
	$mem_˝y
 (* 
d°
, c⁄° * 
§c
, 
UINT
 
˙t
)

686 
BYTE
 *
d
 = (BYTE*)
d°
;

687 c⁄° 
BYTE
 *
s
 = (c⁄° BYTE*)
§c
;

689 i‡(
˙t
 != 0) {

691 *
d
++ = *
s
++;

692 } --
˙t
);

694 
	}
}

698 
	$mem_£t
 (* 
d°
, 
vÆ
, 
UINT
 
˙t
)

700 
BYTE
 *
d
 = (BYTE*)
d°
;

703 *
d
++ = (
BYTE
)
vÆ
;

704 } --
˙t
);

705 
	}
}

709 
	$mem_cmp
 (c⁄° * 
d°
, c⁄° * 
§c
, 
UINT
 
˙t
)

711 c⁄° 
BYTE
 *
d
 = (c⁄° BYTE *)
d°
, *
s
 = (c⁄° BYTE *)
§c
;

712 
r
 = 0;

715 
r
 = *
d
++ - *
s
++;

716 } --
˙t
 && 
r
 == 0);

718  
r
;

719 
	}
}

723 
	$chk_chr
 (c⁄° * 
°r
, 
chr
)

725 *
°r
 && *°∏!
chr
) str++;

726  *
°r
;

727 
	}
}

731 
	$dbc_1°
 (
BYTE
 
c
)

733 #i‡
FF_CODE_PAGE
 == 0

734 i‡(
DbcTbl
 && 
c
 >= DbcTbl[0]) {

735 i‡(
c
 <
DbcTbl
[1])  1;

736 i‡(
c
 >
DbcTbl
[2] && c <= DbcTbl[3])  1;

738 #ñi‡
FF_CODE_PAGE
 >= 900

739 i‡(
c
 >
DbcTbl
[0]) {

740 i‡(
c
 <
DbcTbl
[1])  1;

741 i‡(
c
 >
DbcTbl
[2] && c <= DbcTbl[3])  1;

744 i‡(
c
 != 0)  0;

747 
	}
}

751 
	$dbc_2nd
 (
BYTE
 
c
)

753 #i‡
FF_CODE_PAGE
 == 0

754 i‡(
DbcTbl
 && 
c
 >= DbcTbl[4]) {

755 i‡(
c
 <
DbcTbl
[5])  1;

756 i‡(
c
 >
DbcTbl
[6] && c <= DbcTbl[7])  1;

757 i‡(
c
 >
DbcTbl
[8] && c <= DbcTbl[9])  1;

759 #ñi‡
FF_CODE_PAGE
 >= 900

760 i‡(
c
 >
DbcTbl
[4]) {

761 i‡(
c
 <
DbcTbl
[5])  1;

762 i‡(
c
 >
DbcTbl
[6] && c <= DbcTbl[7])  1;

763 i‡(
c
 >
DbcTbl
[8] && c <= DbcTbl[9])  1;

766 i‡(
c
 != 0)  0;

769 
	}
}

772 #i‡
FF_USE_LFN


775 
DWORD
 
	$tch¨2uni
 (

776 c⁄° 
TCHAR
** 
°r


779 
DWORD
 
uc
;

780 c⁄° 
TCHAR
 *
p
 = *
°r
;

782 #i‡
FF_LFN_UNICODE
 == 1

783 
WCHAR
 
wc
;

785 
uc
 = *
p
++;

786 i‡(
	`IsSuºog©e
(
uc
)) {

787 
wc
 = *
p
++;

788 i‡(!
	`IsSuºog©eH
(
uc
Ë|| !
	`IsSuºog©eL
(
wc
))  0xFFFFFFFF;

789 
uc
 = u¯<< 16 | 
wc
;

792 #ñi‡
FF_LFN_UNICODE
 == 2

793 
BYTE
 
b
;

794 
nf
;

796 
uc
 = (
BYTE
)*
p
++;

797 i‡(
uc
 & 0x80) {

798 i‡((
uc
 & 0xE0) == 0xC0) {

799 
uc
 &0x1F; 
nf
 = 1;

801 i‡((
uc
 & 0xF0) == 0xE0) {

802 
uc
 &0x0F; 
nf
 = 2;

804 i‡((
uc
 & 0xF8) == 0xF0) {

805 
uc
 &0x07; 
nf
 = 3;

812 
b
 = (
BYTE
)*
p
++;

813 i‡((
b
 & 0xC0) != 0x80)  0xFFFFFFFF;

814 
uc
 = u¯<< 6 | (
b
 & 0x3F);

815 } --
nf
 != 0);

816 i‡(
uc
 < 0x80 || 
	`IsSuºog©e
(uc) || uc >= 0x110000)  0xFFFFFFFF;

817 i‡(
uc
 >= 0x010000) uc = 0xD800DC00 | ((uc - 0x10000) << 6 & 0x3FF0000) | (uc & 0x3FF);

820 #ñi‡
FF_LFN_UNICODE
 == 3

821 
uc
 = (
TCHAR
)*
p
++;

822 i‡(
uc
 >0x110000 || 
	`IsSuºog©e
(uc))  0xFFFFFFFF;

823 i‡(
uc
 >= 0x010000) uc = 0xD800DC00 | ((uc - 0x10000) << 6 & 0x3FF0000) | (uc & 0x3FF);

826 
BYTE
 
b
;

827 
WCHAR
 
wc
;

829 
wc
 = (
BYTE
)*
p
++;

830 i‡(
	`dbc_1°
((
BYTE
)
wc
)) {

831 
b
 = (
BYTE
)*
p
++;

832 i‡(!
	`dbc_2nd
(
b
))  0xFFFFFFFF;

833 
wc
 = (w¯<< 8Ë+ 
b
;

835 i‡(
wc
 != 0) {

836 
wc
 = 
	`ff_€m2uni
(wc, 
CODEPAGE
);

837 i‡(
wc
 == 0)  0xFFFFFFFF;

839 
uc
 = 
wc
;

842 *
°r
 = 
p
;

843  
uc
;

844 
	}
}

848 
BYTE
 
	$put_utf
 (

849 
DWORD
 
chr
,

850 
TCHAR
* 
buf
,

851 
UINT
 
szb


854 #i‡
FF_LFN_UNICODE
 == 1

855 
WCHAR
 
hs
, 
wc
;

857 
hs
 = (
WCHAR
)(
chr
 >> 16);

858 
wc
 = (
WCHAR
)
chr
;

859 i‡(
hs
 == 0) {

860 i‡(
szb
 < 1 || 
	`IsSuºog©e
(
wc
))  0;

861 *
buf
 = 
wc
;

864 i‡(
szb
 < 2 || !
	`IsSuºog©eH
(
hs
Ë|| !
	`IsSuºog©eL
(
wc
))  0;

865 *
buf
++ = 
hs
;

866 *
buf
++ = 
wc
;

869 #ñi‡
FF_LFN_UNICODE
 == 2

870 
DWORD
 
hc
;

872 i‡(
chr
 < 0x80) {

873 i‡(
szb
 < 1)  0;

874 *
buf
 = (
TCHAR
)
chr
;

877 i‡(
chr
 < 0x800) {

878 i‡(
szb
 < 2)  0;

879 *
buf
++ = (
TCHAR
)(0xC0 | (
chr
 >> 6 & 0x1F));

880 *
buf
++ = (
TCHAR
)(0x80 | (
chr
 >> 0 & 0x3F));

883 i‡(
chr
 < 0x10000) {

884 i‡(
szb
 < 3 || 
	`IsSuºog©e
(
chr
))  0;

885 *
buf
++ = (
TCHAR
)(0xE0 | (
chr
 >> 12 & 0x0F));

886 *
buf
++ = (
TCHAR
)(0x80 | (
chr
 >> 6 & 0x3F));

887 *
buf
++ = (
TCHAR
)(0x80 | (
chr
 >> 0 & 0x3F));

891 i‡(
szb
 < 4)  0;

892 
hc
 = ((
chr
 & 0xFFFF0000) - 0xD8000000) >> 6;

893 
chr
 = (chr & 0xFFFF) - 0xDC00;

894 i‡(
hc
 >0x100000 || 
chr
 >= 0x400)  0;

895 
chr
 = (
hc
 | chr) + 0x10000;

896 *
buf
++ = (
TCHAR
)(0xF0 | (
chr
 >> 18 & 0x07));

897 *
buf
++ = (
TCHAR
)(0x80 | (
chr
 >> 12 & 0x3F));

898 *
buf
++ = (
TCHAR
)(0x80 | (
chr
 >> 6 & 0x3F));

899 *
buf
++ = (
TCHAR
)(0x80 | (
chr
 >> 0 & 0x3F));

902 #ñi‡
FF_LFN_UNICODE
 == 3

903 
DWORD
 
hc
;

905 i‡(
szb
 < 1)  0;

906 i‡(
chr
 >= 0x10000) {

907 
hc
 = ((
chr
 & 0xFFFF0000) - 0xD8000000) >> 6;

908 
chr
 = (chr & 0xFFFF) - 0xDC00;

909 i‡(
hc
 >0x100000 || 
chr
 >= 0x400)  0;

910 
chr
 = (
hc
 | chr) + 0x10000;

912 *
buf
++ = (
TCHAR
)
chr
;

916 
WCHAR
 
wc
;

918 
wc
 = 
	`ff_uni2€m
(
chr
, 
CODEPAGE
);

919 i‡(
wc
 >= 0x100) {

920 i‡(
szb
 < 2)  0;

921 *
buf
++ = ()(
wc
 >> 8);

922 *
buf
++ = (
TCHAR
)
wc
;

925 i‡(
wc
 =0 || 
szb
 < 1)  0;

926 *
buf
++ = (
TCHAR
)
wc
;

929 
	}
}

933 #i‡
FF_FS_REENTRANT


937 
	$lock_fs
 (

938 
FATFS
* 
fs


941  
	`ff_ªq_gø¡
(
fs
->
sobj
);

942 
	}
}

945 
	$u∆ock_fs
 (

946 
FATFS
* 
fs
,

947 
FRESULT
 
ªs


950 i‡(
fs
 && 
ªs
 !
FR_NOT_ENABLED
 &&Ñe†!
FR_INVALID_DRIVE
 &&Ñe†!
FR_TIMEOUT
) {

951 
	`ff_ªl_gø¡
(
fs
->
sobj
);

953 
	}
}

959 #i‡
FF_FS_LOCK
 != 0

964 
FRESULT
 
	$chk_lock
 (

965 
DIR
* 
dp
,

966 
acc


969 
UINT
 
i
, 
be
;

972 
be
 = 0;

973 
i
 = 0; i < 
FF_FS_LOCK
; i++) {

974 i‡(
Fûes
[
i
].
fs
) {

975 i‡(
Fûes
[
i
].
fs
 =
dp
->
obj
.fs &&

976 
Fûes
[
i
].
˛u
 =
dp
->
obj
.
s˛u°
 &&

977 
Fûes
[
i
].
ofs
 =
dp
->
d±r
) ;

979 
be
 = 1;

982 i‡(
i
 =
FF_FS_LOCK
) {

983  (!
be
 && 
acc
 !2Ë? 
FR_TOO_MANY_OPEN_FILES
 : 
FR_OK
;

987  (
acc
 !0 || 
Fûes
[
i
].
˘r
 =0x100Ë? 
FR_LOCKED
 : 
FR_OK
;

988 
	}
}

991 
	$íq_lock
 ()

993 
UINT
 
i
;

995 
i
 = 0; i < 
FF_FS_LOCK
 && 
Fûes
[i].
fs
; i++) ;

996  (
i
 =
FF_FS_LOCK
) ? 0 : 1;

997 
	}
}

1000 
UINT
 
	$öc_lock
 (

1001 
DIR
* 
dp
,

1002 
acc


1005 
UINT
 
i
;

1008 
i
 = 0; i < 
FF_FS_LOCK
; i++) {

1009 i‡(
Fûes
[
i
].
fs
 =
dp
->
obj
.fs

1010 && 
Fûes
[
i
].
˛u
 =
dp
->
obj
.
s˛u°


1011 && 
Fûes
[
i
].
ofs
 =
dp
->
d±r
) ;

1014 i‡(
i
 =
FF_FS_LOCK
) {

1015 
i
 = 0; i < 
FF_FS_LOCK
 && 
Fûes
[i].
fs
; i++) ;

1016 i‡(
i
 =
FF_FS_LOCK
)  0;

1017 
Fûes
[
i
].
fs
 = 
dp
->
obj
.fs;

1018 
Fûes
[
i
].
˛u
 = 
dp
->
obj
.
s˛u°
;

1019 
Fûes
[
i
].
ofs
 = 
dp
->
d±r
;

1020 
Fûes
[
i
].
˘r
 = 0;

1023 i‡(
acc
 >1 && 
Fûes
[
i
].
˘r
)  0;

1025 
Fûes
[
i
].
˘r
 = 
acc
 ? 0x100 : Files[i].ctr + 1;

1027  
i
 + 1;

1028 
	}
}

1031 
FRESULT
 
	$dec_lock
 (

1032 
UINT
 
i


1035 
WORD
 
n
;

1036 
FRESULT
 
ªs
;

1039 i‡(--
i
 < 
FF_FS_LOCK
) {

1040 
n
 = 
Fûes
[
i
].
˘r
;

1041 i‡(
n
 == 0x100)Ç = 0;

1042 i‡(
n
 > 0)Ç--;

1043 
Fûes
[
i
].
˘r
 = 
n
;

1044 i‡(
n
 =0Ë
Fûes
[
i
].
fs
 = 0;

1045 
ªs
 = 
FR_OK
;

1047 
ªs
 = 
FR_INT_ERR
;

1049  
ªs
;

1050 
	}
}

1053 
	$˛ór_lock
 (

1054 
FATFS
 *
fs


1057 
UINT
 
i
;

1059 
i
 = 0; i < 
FF_FS_LOCK
; i++) {

1060 i‡(
Fûes
[
i
].
fs
 == fs) Files[i].fs = 0;

1062 
	}
}

1071 #i‡!
FF_FS_READONLY


1072 
FRESULT
 
	$sync_wödow
 (

1073 
FATFS
* 
fs


1076 
FRESULT
 
ªs
 = 
FR_OK
;

1079 i‡(
fs
->
wÊag
) {

1080 i‡(
	`disk_wrôe
(
fs
->
pdrv
, fs->
wö
, fs->
wö£˘
, 1Ë=
RES_OK
) {

1081 
fs
->
wÊag
 = 0;

1082 i‡(
fs
->
wö£˘
 - fs->
Átba£
 < fs->
fsize
) {

1083 i‡(
fs
->
n_Áts
 =2Ë
	`disk_wrôe
(fs->
pdrv
, fs->
wö
, fs->
wö£˘
 + fs->
fsize
, 1);

1086 
ªs
 = 
FR_DISK_ERR
;

1089  
ªs
;

1090 
	}
}

1094 
FRESULT
 
	$move_wödow
 (

1095 
FATFS
* 
fs
,

1096 
LBA_t
 
£˘


1099 
FRESULT
 
ªs
 = 
FR_OK
;

1102 i‡(
£˘
 !
fs
->
wö£˘
) {

1103 #i‡!
FF_FS_READONLY


1104 
ªs
 = 
	`sync_wödow
(
fs
);

1106 i‡(
ªs
 =
FR_OK
) {

1107 i‡(
	`disk_ªad
(
fs
->
pdrv
, fs->
wö
, 
£˘
, 1Ë!
RES_OK
) {

1108 
£˘
 = (
LBA_t
)0 - 1;

1109 
ªs
 = 
FR_DISK_ERR
;

1111 
fs
->
wö£˘
 = 
£˘
;

1114  
ªs
;

1115 
	}
}

1120 #i‡!
FF_FS_READONLY


1125 
FRESULT
 
	$sync_fs
 (

1126 
FATFS
* 
fs


1129 
FRESULT
 
ªs
;

1132 
ªs
 = 
	`sync_wödow
(
fs
);

1133 i‡(
ªs
 =
FR_OK
) {

1134 i‡(
fs
->
fs_ty≥
 =
FS_FAT32
 && fs->
fsi_Êag
 == 1) {

1136 
	`mem_£t
(
fs
->
wö
, 0,  fs->win);

1137 
	`°_w‹d
(
fs
->
wö
 + 
BS_55AA
, 0xAA55);

1138 
	`°_dw‹d
(
fs
->
wö
 + 
FSI_LódSig
, 0x41615252);

1139 
	`°_dw‹d
(
fs
->
wö
 + 
FSI_SåucSig
, 0x61417272);

1140 
	`°_dw‹d
(
fs
->
wö
 + 
FSI_Fªe_Cou¡
, fs->
‰ì_˛°
);

1141 
	`°_dw‹d
(
fs
->
wö
 + 
FSI_Nxt_Fªe
, fs->
œ°_˛°
);

1143 
fs
->
wö£˘
 = fs->
vﬁba£
 + 1;

1144 
	`disk_wrôe
(
fs
->
pdrv
, fs->
wö
, fs->
wö£˘
, 1);

1145 
fs
->
fsi_Êag
 = 0;

1148 i‡(
	`disk_io˘l
(
fs
->
pdrv
, 
CTRL_SYNC
, 0Ë!
RES_OK
Ë
ªs
 = 
FR_DISK_ERR
;

1151  
ªs
;

1152 
	}
}

1162 
LBA_t
 
	$˛°2£˘
 (

1163 
FATFS
* 
fs
,

1164 
DWORD
 
˛°


1167 
˛°
 -= 2;

1168 i‡(
˛°
 >
fs
->
n_Áã¡
 - 2)  0;

1169  
fs
->
d©aba£
 + (
LBA_t
)fs->
csize
 * 
˛°
;

1170 
	}
}

1179 
DWORD
 
	$gë_Át
 (

1180 
FFOBJID
* 
obj
,

1181 
DWORD
 
˛°


1184 
UINT
 
wc
, 
bc
;

1185 
DWORD
 
vÆ
;

1186 
FATFS
 *
fs
 = 
obj
->fs;

1189 i‡(
˛°
 < 2 || cl° >
fs
->
n_Áã¡
) {

1190 
vÆ
 = 1;

1193 
vÆ
 = 0xFFFFFFFF;

1195 
fs
->
fs_ty≥
) {

1196 
FS_FAT12
 :

1197 
bc
 = (
UINT
)
˛°
; bc += bc / 2;

1198 i‡(
	`move_wödow
(
fs
, fs->
Átba£
 + (
bc
 / 
	`SS
(fs))Ë!
FR_OK
) ;

1199 
wc
 = 
fs
->
wö
[
bc
++ % 
	`SS
(fs)];

1200 i‡(
	`move_wödow
(
fs
, fs->
Átba£
 + (
bc
 / 
	`SS
(fs))Ë!
FR_OK
) ;

1201 
wc
 |
fs
->
wö
[
bc
 % 
	`SS
(fs)] << 8;

1202 
vÆ
 = (
˛°
 & 1Ë? (
wc
 >> 4) : (wc & 0xFFF);

1205 
FS_FAT16
 :

1206 i‡(
	`move_wödow
(
fs
, fs->
Átba£
 + (
˛°
 / (
	`SS
(fsË/ 2))Ë!
FR_OK
) ;

1207 
vÆ
 = 
	`ld_w‹d
(
fs
->
wö
 + 
˛°
 * 2 % 
	`SS
(fs));

1210 
FS_FAT32
 :

1211 i‡(
	`move_wödow
(
fs
, fs->
Átba£
 + (
˛°
 / (
	`SS
(fsË/ 4))Ë!
FR_OK
) ;

1212 
vÆ
 = 
	`ld_dw‹d
(
fs
->
wö
 + 
˛°
 * 4 % 
	`SS
(fs)) & 0x0FFFFFFF;

1214 #i‡
FF_FS_EXFAT


1215 
FS_EXFAT
 :

1216 i‡((
obj
->
objsize
 !0 && obj->
s˛u°
 !0Ë|| obj->
°©
 == 0) {

1217 
DWORD
 
cofs
 = 
˛°
 - 
obj
->
s˛u°
;

1218 
DWORD
 
˛í
 = (DWORD)((
LBA_t
)((
obj
->
objsize
 - 1Ë/ 
	`SS
(
fs
)Ë/ fs->
csize
);

1220 i‡(
obj
->
°©
 =2 && 
cofs
 <
˛í
) {

1221 
vÆ
 = (
cofs
 =
˛í
Ë? 0x7FFFFFFF : 
˛°
 + 1;

1224 i‡(
obj
->
°©
 =3 && 
cofs
 < obj->
n_c⁄t
) {

1225 
vÆ
 = 
˛°
 + 1;

1228 i‡(
obj
->
°©
 != 2) {

1229 i‡(
obj
->
n_‰ag
 != 0) {

1230 
vÆ
 = 0x7FFFFFFF;

1232 i‡(
	`move_wödow
(
fs
, fs->
Átba£
 + (
˛°
 / (
	`SS
(fsË/ 4))Ë!
FR_OK
) ;

1233 
vÆ
 = 
	`ld_dw‹d
(
fs
->
wö
 + 
˛°
 * 4 % 
	`SS
(fs)) & 0x7FFFFFFF;

1241 
vÆ
 = 1;

1245  
vÆ
;

1246 
	}
}

1251 #i‡!
FF_FS_READONLY


1256 
FRESULT
 
	$put_Át
 (

1257 
FATFS
* 
fs
,

1258 
DWORD
 
˛°
,

1259 
DWORD
 
vÆ


1262 
UINT
 
bc
;

1263 
BYTE
 *
p
;

1264 
FRESULT
 
ªs
 = 
FR_INT_ERR
;

1267 i‡(
˛°
 >2 && cl° < 
fs
->
n_Áã¡
) {

1268 
fs
->
fs_ty≥
) {

1269 
FS_FAT12
 :

1270 
bc
 = (
UINT
)
˛°
; bc += bc / 2;

1271 
ªs
 = 
	`move_wödow
(
fs
, fs->
Átba£
 + (
bc
 / 
	`SS
(fs)));

1272 i‡(
ªs
 !
FR_OK
) ;

1273 
p
 = 
fs
->
wö
 + 
bc
++ % 
	`SS
(fs);

1274 *
p
 = (
˛°
 & 1Ë? ((*∞& 0x0FË| ((
BYTE
)
vÆ
 << 4)) : (BYTE)val;

1275 
fs
->
wÊag
 = 1;

1276 
ªs
 = 
	`move_wödow
(
fs
, fs->
Átba£
 + (
bc
 / 
	`SS
(fs)));

1277 i‡(
ªs
 !
FR_OK
) ;

1278 
p
 = 
fs
->
wö
 + 
bc
 % 
	`SS
(fs);

1279 *
p
 = (
˛°
 & 1Ë? (
BYTE
)(
vÆ
 >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));

1280 
fs
->
wÊag
 = 1;

1283 
FS_FAT16
 :

1284 
ªs
 = 
	`move_wödow
(
fs
, fs->
Átba£
 + (
˛°
 / (
	`SS
(fs) / 2)));

1285 i‡(
ªs
 !
FR_OK
) ;

1286 
	`°_w‹d
(
fs
->
wö
 + 
˛°
 * 2 % 
	`SS
(fs), (
WORD
)
vÆ
);

1287 
fs
->
wÊag
 = 1;

1290 
FS_FAT32
 :

1291 #i‡
FF_FS_EXFAT


1292 
FS_EXFAT
 :

1294 
ªs
 = 
	`move_wödow
(
fs
, fs->
Átba£
 + (
˛°
 / (
	`SS
(fs) / 4)));

1295 i‡(
ªs
 !
FR_OK
) ;

1296 i‡(!
FF_FS_EXFAT
 || 
fs
->
fs_ty≥
 !
FS_EXFAT
) {

1297 
vÆ
 = (vÆ & 0x0FFFFFFFË| (
	`ld_dw‹d
(
fs
->
wö
 + 
˛°
 * 4 % 
	`SS
(fs)) & 0xF0000000);

1299 
	`°_dw‹d
(
fs
->
wö
 + 
˛°
 * 4 % 
	`SS
(fs), 
vÆ
);

1300 
fs
->
wÊag
 = 1;

1304  
ªs
;

1305 
	}
}

1312 #i‡
FF_FS_EXFAT
 && !
FF_FS_READONLY


1321 
DWORD
 
	$föd_bôm≠
 (

1322 
FATFS
* 
fs
,

1323 
DWORD
 
˛°
,

1324 
DWORD
 
n˛


1327 
BYTE
 
bm
, 
bv
;

1328 
UINT
 
i
;

1329 
DWORD
 
vÆ
, 
s˛
, 
˘r
;

1332 
˛°
 -= 2;

1333 i‡(
˛°
 >
fs
->
n_Áã¡
 - 2) clst = 0;

1334 
s˛
 = 
vÆ
 = 
˛°
; 
˘r
 = 0;

1336 i‡(
	`move_wödow
(
fs
, fs->
bôba£
 + 
vÆ
 / 8 / 
	`SS
(fs)Ë!
FR_OK
)  0xFFFFFFFF;

1337 
i
 = 
vÆ
 / 8 % 
	`SS
(
fs
); 
bm
 = 1 << (val % 8);

1340 
bv
 = 
fs
->
wö
[
i
] & 
bm
; bm <<= 1;

1341 i‡(++
vÆ
 >
fs
->
n_Áã¡
 - 2) {

1342 
vÆ
 = 0; 
bm
 = 0; 
i
 = 
	`SS
(
fs
);

1344 i‡(
bv
 == 0) {

1345 i‡(++
˘r
 =
n˛
Ë 
s˛
 + 2;

1347 
s˛
 = 
vÆ
; 
˘r
 = 0;

1349 i‡(
vÆ
 =
˛°
)  0;

1350 } 
bm
 != 0);

1351 
bm
 = 1;

1352 } ++
i
 < 
	`SS
(
fs
));

1354 
	}
}

1361 
FRESULT
 
	$ch™ge_bôm≠
 (

1362 
FATFS
* 
fs
,

1363 
DWORD
 
˛°
,

1364 
DWORD
 
n˛
,

1365 
bv


1368 
BYTE
 
bm
;

1369 
UINT
 
i
;

1370 
LBA_t
 
£˘
;

1373 
˛°
 -= 2;

1374 
£˘
 = 
fs
->
bôba£
 + 
˛°
 / 8 / 
	`SS
(fs);

1375 
i
 = 
˛°
 / 8 % 
	`SS
(
fs
);

1376 
bm
 = 1 << (
˛°
 % 8);

1378 i‡(
	`move_wödow
(
fs
, 
£˘
++Ë!
FR_OK
Ë 
FR_DISK_ERR
;

1381 i‡(
bv
 =()((
fs
->
wö
[
i
] & 
bm
Ë!0)Ë 
FR_INT_ERR
;

1382 
fs
->
wö
[
i
] ^
bm
;

1383 
fs
->
wÊag
 = 1;

1384 i‡(--
n˛
 =0Ë 
FR_OK
;

1385 } 
bm
 <<= 1);

1386 
bm
 = 1;

1387 } ++
i
 < 
	`SS
(
fs
));

1388 
i
 = 0;

1390 
	}
}

1397 
FRESULT
 
	$fûl_fú°_‰ag
 (

1398 
FFOBJID
* 
obj


1401 
FRESULT
 
ªs
;

1402 
DWORD
 
˛
, 
n
;

1405 i‡(
obj
->
°©
 == 3) {

1406 
˛
 = 
obj
->
s˛u°
, 
n
 = obj->
n_c⁄t
;Ç; cl++,Ç--) {

1407 
ªs
 = 
	`put_Át
(
obj
->
fs
, 
˛
, cl + 1);

1408 i‡(
ªs
 !
FR_OK
) Ñes;

1410 
obj
->
°©
 = 0;

1412  
FR_OK
;

1413 
	}
}

1420 
FRESULT
 
	$fûl_œ°_‰ag
 (

1421 
FFOBJID
* 
obj
,

1422 
DWORD
 
l˛
,

1423 
DWORD
 
ãrm


1426 
FRESULT
 
ªs
;

1429 
obj
->
n_‰ag
 > 0) {

1430 
ªs
 = 
	`put_Át
(
obj
->
fs
, 
l˛
 - obj->
n_‰ag
 + 1, (obj->n_‰ag > 1Ë?Ü˛ - obj->n_‰ag + 2 : 
ãrm
);

1431 i‡(
ªs
 !
FR_OK
) Ñes;

1432 
obj
->
n_‰ag
--;

1434  
FR_OK
;

1435 
	}
}

1441 #i‡!
FF_FS_READONLY


1446 
FRESULT
 
	$ªmove_chaö
 (

1447 
FFOBJID
* 
obj
,

1448 
DWORD
 
˛°
,

1449 
DWORD
 
p˛°


1452 
FRESULT
 
ªs
 = 
FR_OK
;

1453 
DWORD
 
nxt
;

1454 
FATFS
 *
fs
 = 
obj
->fs;

1455 #i‡
FF_FS_EXFAT
 || 
FF_USE_TRIM


1456 
DWORD
 
s˛
 = 
˛°
, 
e˛
 = clst;

1458 #i‡
FF_USE_TRIM


1459 
LBA_t
 
π
[2];

1462 i‡(
˛°
 < 2 || cl° >
fs
->
n_Áã¡
Ë 
FR_INT_ERR
;

1465 i‡(
p˛°
 !0 && (!
FF_FS_EXFAT
 || 
fs
->
fs_ty≥
 !
FS_EXFAT
 || 
obj
->
°©
 != 2)) {

1466 
ªs
 = 
	`put_Át
(
fs
, 
p˛°
, 0xFFFFFFFF);

1467 i‡(
ªs
 !
FR_OK
) Ñes;

1472 
nxt
 = 
	`gë_Át
(
obj
, 
˛°
);

1473 i‡(
nxt
 == 0) ;

1474 i‡(
nxt
 =1Ë 
FR_INT_ERR
;

1475 i‡(
nxt
 =0xFFFFFFFFË 
FR_DISK_ERR
;

1476 i‡(!
FF_FS_EXFAT
 || 
fs
->
fs_ty≥
 !
FS_EXFAT
) {

1477 
ªs
 = 
	`put_Át
(
fs
, 
˛°
, 0);

1478 i‡(
ªs
 !
FR_OK
) Ñes;

1480 i‡(
fs
->
‰ì_˛°
 < fs->
n_Áã¡
 - 2) {

1481 
fs
->
‰ì_˛°
++;

1482 
fs
->
fsi_Êag
 |= 1;

1484 #i‡
FF_FS_EXFAT
 || 
FF_USE_TRIM


1485 i‡(
e˛
 + 1 =
nxt
) {

1486 
e˛
 = 
nxt
;

1488 #i‡
FF_FS_EXFAT


1489 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

1490 
ªs
 = 
	`ch™ge_bôm≠
(
fs
, 
s˛
, 
e˛
 - scl + 1, 0);

1491 i‡(
ªs
 !
FR_OK
) Ñes;

1494 #i‡
FF_USE_TRIM


1495 
π
[0] = 
	`˛°2£˘
(
fs
, 
s˛
);

1496 
π
[1] = 
	`˛°2£˘
(
fs
, 
e˛
Ë+ fs->
csize
 - 1;

1497 
	`disk_io˘l
(
fs
->
pdrv
, 
CTRL_TRIM
, 
π
);

1499 
s˛
 = 
e˛
 = 
nxt
;

1502 
˛°
 = 
nxt
;

1503 } 
˛°
 < 
fs
->
n_Áã¡
);

1505 #i‡
FF_FS_EXFAT


1507 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

1508 i‡(
p˛°
 == 0) {

1509 
obj
->
°©
 = 0;

1511 i‡(
obj
->
°©
 == 0) {

1512 
˛°
 = 
obj
->
s˛u°
;

1513 
˛°
 !
p˛°
) {

1514 
nxt
 = 
	`gë_Át
(
obj
, 
˛°
);

1515 i‡(
nxt
 < 2Ë 
FR_INT_ERR
;

1516 i‡(
nxt
 =0xFFFFFFFFË 
FR_DISK_ERR
;

1517 i‡(
nxt
 !
˛°
 + 1) ;

1518 
˛°
++;

1520 i‡(
˛°
 =
p˛°
) {

1521 
obj
->
°©
 = 2;

1524 i‡(
obj
->
°©
 =3 && 
p˛°
 >obj->
s˛u°
 &&Ö˛° <obj->s˛u° + obj->
n_c⁄t
) {

1525 
obj
->
°©
 = 2;

1531  
FR_OK
;

1532 
	}
}

1541 
DWORD
 
	$¸óã_chaö
 (

1542 
FFOBJID
* 
obj
,

1543 
DWORD
 
˛°


1546 
DWORD
 
cs
, 
n˛
, 
s˛
;

1547 
FRESULT
 
ªs
;

1548 
FATFS
 *
fs
 = 
obj
->fs;

1551 i‡(
˛°
 == 0) {

1552 
s˛
 = 
fs
->
œ°_˛°
;

1553 i‡(
s˛
 =0 || s˛ >
fs
->
n_Áã¡
) scl = 1;

1556 
cs
 = 
	`gë_Át
(
obj
, 
˛°
);

1557 i‡(
cs
 < 2)  1;

1558 i‡(
cs
 == 0xFFFFFFFF)  cs;

1559 i‡(
cs
 < 
fs
->
n_Áã¡
)  cs;

1560 
s˛
 = 
˛°
;

1562 i‡(
fs
->
‰ì_˛°
 == 0)  0;

1564 #i‡
FF_FS_EXFAT


1565 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

1566 
n˛
 = 
	`föd_bôm≠
(
fs
, 
s˛
, 1);

1567 i‡(
n˛
 == 0 ||Çcl == 0xFFFFFFFF) Çcl;

1568 
ªs
 = 
	`ch™ge_bôm≠
(
fs
, 
n˛
, 1, 1);

1569 i‡(
ªs
 =
FR_INT_ERR
)  1;

1570 i‡(
ªs
 =
FR_DISK_ERR
)  0xFFFFFFFF;

1571 i‡(
˛°
 == 0) {

1572 
obj
->
°©
 = 2;

1574 i‡(
obj
->
°©
 =2 && 
n˛
 !
s˛
 + 1) {

1575 
obj
->
n_c⁄t
 = 
s˛
 - obj->
s˛u°
;

1576 
obj
->
°©
 = 3;

1579 i‡(
obj
->
°©
 != 2) {

1580 i‡(
n˛
 =
˛°
 + 1) {

1581 
obj
->
n_‰ag
 = obj->n_frag ? obj->n_frag + 1 : 2;

1583 i‡(
obj
->
n_‰ag
 == 0) obj->n_frag = 1;

1584 
ªs
 = 
	`fûl_œ°_‰ag
(
obj
, 
˛°
, 
n˛
);

1585 i‡(
ªs
 =
FR_OK
Ë
obj
->
n_‰ag
 = 1;

1591 
n˛
 = 0;

1592 i‡(
s˛
 =
˛°
) {

1593 
n˛
 = 
s˛
 + 1;

1594 i‡(
n˛
 >
fs
->
n_Áã¡
)Çcl = 2;

1595 
cs
 = 
	`gë_Át
(
obj
, 
n˛
);

1596 i‡(
cs
 == 1 || cs == 0xFFFFFFFF)  cs;

1597 i‡(
cs
 != 0) {

1598 
cs
 = 
fs
->
œ°_˛°
;

1599 i‡(
cs
 >2 && c†< 
fs
->
n_Áã¡
Ë
s˛
 = cs;

1600 
n˛
 = 0;

1603 i‡(
n˛
 == 0) {

1604 
n˛
 = 
s˛
;

1606 
n˛
++;

1607 i‡(
n˛
 >
fs
->
n_Áã¡
) {

1608 
n˛
 = 2;

1609 i‡(
n˛
 > 
s˛
)  0;

1611 
cs
 = 
	`gë_Át
(
obj
, 
n˛
);

1612 i‡(
cs
 == 0) ;

1613 i‡(
cs
 == 1 || cs == 0xFFFFFFFF)  cs;

1614 i‡(
n˛
 =
s˛
)  0;

1617 
ªs
 = 
	`put_Át
(
fs
, 
n˛
, 0xFFFFFFFF);

1618 i‡(
ªs
 =
FR_OK
 && 
˛°
 != 0) {

1619 
ªs
 = 
	`put_Át
(
fs
, 
˛°
, 
n˛
);

1623 i‡(
ªs
 =
FR_OK
) {

1624 
fs
->
œ°_˛°
 = 
n˛
;

1625 i‡(
fs
->
‰ì_˛°
 <fs->
n_Áã¡
 - 2) fs->free_clst--;

1626 
fs
->
fsi_Êag
 |= 1;

1628 
n˛
 = (
ªs
 =
FR_DISK_ERR
) ? 0xFFFFFFFF : 1;

1631  
n˛
;

1632 
	}
}

1639 #i‡
FF_USE_FASTSEEK


1644 
DWORD
 
	$˛mt_˛u°
 (

1645 
FIL
* 
Â
,

1646 
FSIZE_t
 
ofs


1649 
DWORD
 
˛
, 
n˛
, *
tbl
;

1650 
FATFS
 *
fs
 = 
Â
->
obj
.fs;

1653 
tbl
 = 
Â
->
˛tbl
 + 1;

1654 
˛
 = (
DWORD
)(
ofs
 / 
	`SS
(
fs
Ë/ fs->
csize
);

1656 
n˛
 = *
tbl
++;

1657 i‡(
n˛
 == 0)  0;

1658 i‡(
˛
 < 
n˛
) ;

1659 
˛
 -
n˛
; 
tbl
++;

1661  
˛
 + *
tbl
;

1662 
	}
}

1673 #i‡!
FF_FS_READONLY


1674 
FRESULT
 
	$dú_˛ór
 (

1675 
FATFS
 *
fs
,

1676 
DWORD
 
˛°


1679 
LBA_t
 
£˘
;

1680 
UINT
 
n
, 
szb
;

1681 
BYTE
 *
ibuf
;

1684 i‡(
	`sync_wödow
(
fs
Ë!
FR_OK
Ë 
FR_DISK_ERR
;

1685 
£˘
 = 
	`˛°2£˘
(
fs
, 
˛°
);

1686 
fs
->
wö£˘
 = 
£˘
;

1687 
	`mem_£t
(
fs
->
wö
, 0,  fs->win);

1688 #i‡
FF_USE_LFN
 == 3

1690 
szb
 = ((
DWORD
)
fs
->
csize
 * 
	`SS
(fsË>
MAX_MALLOC
Ë? MAX_MALLOC : fs->csizê* SS(fs), 
ibuf
 = 0; szb > SS(fsË&& (ibu‡
	`ff_memÆloc
(szb)) == 0; szb /= 2) ;

1691 i‡(
szb
 > 
	`SS
(
fs
)) {

1692 
	`mem_£t
(
ibuf
, 0, 
szb
);

1693 
szb
 /
	`SS
(
fs
);

1694 
n
 = 0;Ç < 
fs
->
csize
 && 
	`disk_wrôe
(fs->
pdrv
, 
ibuf
, 
£˘
 +Ç, 
szb
Ë=
RES_OK
;Ç += szb) ;

1695 
	`ff_mem‰ì
(
ibuf
);

1699 
ibuf
 = 
fs
->
wö
; 
szb
 = 1;

1700 
n
 = 0;Ç < 
fs
->
csize
 && 
	`disk_wrôe
(fs->
pdrv
, 
ibuf
, 
£˘
 +Ç, 
szb
Ë=
RES_OK
;Ç += szb) ;

1702  (
n
 =
fs
->
csize
Ë? 
FR_OK
 : 
FR_DISK_ERR
;

1703 
	}
}

1713 
FRESULT
 
	$dú_sdi
 (

1714 
DIR
* 
dp
,

1715 
DWORD
 
ofs


1718 
DWORD
 
csz
, 
˛°
;

1719 
FATFS
 *
fs
 = 
dp
->
obj
.fs;

1722 i‡(
ofs
 >(
DWORD
)((
FF_FS_EXFAT
 && 
fs
->
fs_ty≥
 =
FS_EXFAT
Ë? 
MAX_DIR_EX
 : 
MAX_DIR
Ë|| of†% 
SZDIRE
) {

1723  
FR_INT_ERR
;

1725 
dp
->
d±r
 = 
ofs
;

1726 
˛°
 = 
dp
->
obj
.
s˛u°
;

1727 i‡(
˛°
 =0 && 
fs
->
fs_ty≥
 >
FS_FAT32
) {

1728 
˛°
 = (
DWORD
)
fs
->
dúba£
;

1729 i‡(
FF_FS_EXFAT
Ë
dp
->
obj
.
°©
 = 0;

1732 i‡(
˛°
 == 0) {

1733 i‡(
ofs
 / 
SZDIRE
 >
fs
->
n_roŸdú
Ë 
FR_INT_ERR
;

1734 
dp
->
£˘
 = 
fs
->
dúba£
;

1737 
csz
 = (
DWORD
)
fs
->
csize
 * 
	`SS
(fs);

1738 
ofs
 >
csz
) {

1739 
˛°
 = 
	`gë_Át
(&
dp
->
obj
, clst);

1740 i‡(
˛°
 =0xFFFFFFFFË 
FR_DISK_ERR
;

1741 i‡(
˛°
 < 2 || cl° >
fs
->
n_Áã¡
Ë 
FR_INT_ERR
;

1742 
ofs
 -
csz
;

1744 
dp
->
£˘
 = 
	`˛°2£˘
(
fs
, 
˛°
);

1746 
dp
->
˛u°
 = 
˛°
;

1747 i‡(
dp
->
£˘
 =0Ë 
FR_INT_ERR
;

1748 
dp
->
£˘
 +
ofs
 / 
	`SS
(
fs
);

1749 
dp
->
dú
 = 
fs
->
wö
 + (
ofs
 % 
	`SS
(fs));

1751  
FR_OK
;

1752 
	}
}

1761 
FRESULT
 
	$dú_√xt
 (

1762 
DIR
* 
dp
,

1763 
°ªtch


1766 
DWORD
 
ofs
, 
˛°
;

1767 
FATFS
 *
fs
 = 
dp
->
obj
.fs;

1770 
ofs
 = 
dp
->
d±r
 + 
SZDIRE
;

1771 i‡(
ofs
 >(
DWORD
)((
FF_FS_EXFAT
 && 
fs
->
fs_ty≥
 =
FS_EXFAT
Ë? 
MAX_DIR_EX
 : 
MAX_DIR
)Ë
dp
->
£˘
 = 0;

1772 i‡(
dp
->
£˘
 =0Ë 
FR_NO_FILE
;

1774 i‡(
ofs
 % 
	`SS
(
fs
) == 0) {

1775 
dp
->
£˘
++;

1777 i‡(
dp
->
˛u°
 == 0) {

1778 i‡(
ofs
 / 
SZDIRE
 >
fs
->
n_roŸdú
) {

1779 
dp
->
£˘
 = 0;  
FR_NO_FILE
;

1783 i‡((
ofs
 / 
	`SS
(
fs
Ë& (fs->
csize
 - 1)) == 0) {

1784 
˛°
 = 
	`gë_Át
(&
dp
->
obj
, dp->
˛u°
);

1785 i‡(
˛°
 <1Ë 
FR_INT_ERR
;

1786 i‡(
˛°
 =0xFFFFFFFFË 
FR_DISK_ERR
;

1787 i‡(
˛°
 >
fs
->
n_Áã¡
) {

1788 #i‡!
FF_FS_READONLY


1789 i‡(!
°ªtch
) {

1790 
dp
->
£˘
 = 0;  
FR_NO_FILE
;

1792 
˛°
 = 
	`¸óã_chaö
(&
dp
->
obj
, dp->
˛u°
);

1793 i‡(
˛°
 =0Ë 
FR_DENIED
;

1794 i‡(
˛°
 =1Ë 
FR_INT_ERR
;

1795 i‡(
˛°
 =0xFFFFFFFFË 
FR_DISK_ERR
;

1796 i‡(
	`dú_˛ór
(
fs
, 
˛°
Ë!
FR_OK
Ë 
FR_DISK_ERR
;

1797 i‡(
FF_FS_EXFAT
Ë
dp
->
obj
.
°©
 |= 4;

1799 i‡(!
°ªtch
Ë
dp
->
£˘
 = 0;

1800 
dp
->
£˘
 = 0;  
FR_NO_FILE
;

1803 
dp
->
˛u°
 = 
˛°
;

1804 
dp
->
£˘
 = 
	`˛°2£˘
(
fs
, 
˛°
);

1808 
dp
->
d±r
 = 
ofs
;

1809 
dp
->
dú
 = 
fs
->
wö
 + 
ofs
 % 
	`SS
(fs);

1811  
FR_OK
;

1812 
	}
}

1817 #i‡!
FF_FS_READONLY


1822 
FRESULT
 
	$dú_Æloc
 (

1823 
DIR
* 
dp
,

1824 
UINT
 
√¡


1827 
FRESULT
 
ªs
;

1828 
UINT
 
n
;

1829 
FATFS
 *
fs
 = 
dp
->
obj
.fs;

1832 
ªs
 = 
	`dú_sdi
(
dp
, 0);

1833 i‡(
ªs
 =
FR_OK
) {

1834 
n
 = 0;

1836 
ªs
 = 
	`move_wödow
(
fs
, 
dp
->
£˘
);

1837 i‡(
ªs
 !
FR_OK
) ;

1838 #i‡
FF_FS_EXFAT


1839 i‡((
fs
->
fs_ty≥
 =
FS_EXFAT
Ë? ()((
dp
->
dú
[
XDIR_Ty≥
] & 0x80Ë=0Ë: ()(dp->dú[
DIR_Name
] =
DDEM
 || dp->dir[DIR_Name] == 0)) {

1841 i‡(
dp
->
dú
[
DIR_Name
] =
DDEM
 || dp->dir[DIR_Name] == 0) {

1843 i‡(++
n
 =
√¡
) ;

1845 
n
 = 0;

1847 
ªs
 = 
	`dú_√xt
(
dp
, 1);

1848 } 
ªs
 =
FR_OK
);

1851 i‡(
ªs
 =
FR_NO_FILE
Ëª†
FR_DENIED
;

1852  
ªs
;

1853 
	}
}

1864 
DWORD
 
	$ld_˛u°
 (

1865 
FATFS
* 
fs
,

1866 c⁄° 
BYTE
* 
dú


1869 
DWORD
 
˛
;

1871 
˛
 = 
	`ld_w‹d
(
dú
 + 
DIR_F°ClusLO
);

1872 i‡(
fs
->
fs_ty≥
 =
FS_FAT32
) {

1873 
˛
 |(
DWORD
)
	`ld_w‹d
(
dú
 + 
DIR_F°ClusHI
) << 16;

1876  
˛
;

1877 
	}
}

1880 #i‡!
FF_FS_READONLY


1881 
	$°_˛u°
 (

1882 
FATFS
* 
fs
,

1883 
BYTE
* 
dú
,

1884 
DWORD
 
˛


1887 
	`°_w‹d
(
dú
 + 
DIR_F°ClusLO
, (
WORD
)
˛
);

1888 i‡(
fs
->
fs_ty≥
 =
FS_FAT32
) {

1889 
	`°_w‹d
(
dú
 + 
DIR_F°ClusHI
, (
WORD
)(
˛
 >> 16));

1891 
	}
}

1896 #i‡
FF_USE_LFN


1901 
	$cmp_l‚
 (

1902 c⁄° 
WCHAR
* 
l‚buf
,

1903 
BYTE
* 
dú


1906 
UINT
 
i
, 
s
;

1907 
WCHAR
 
wc
, 
uc
;

1910 i‡(
	`ld_w‹d
(
dú
 + 
LDIR_F°ClusLO
) != 0)  0;

1912 
i
 = ((
dú
[
LDIR_Ord
] & 0x3F) - 1) * 13;

1914 
wc
 = 1, 
s
 = 0; s < 13; s++) {

1915 
uc
 = 
	`ld_w‹d
(
dú
 + 
L‚Ofs
[
s
]);

1916 i‡(
wc
 != 0) {

1917 i‡(
i
 >
FF_MAX_LFN
 + 1 || 
	`ff_wtouµî
(
uc
Ë!ff_wtouµî(
l‚buf
[i++])) {

1920 
wc
 = 
uc
;

1922 i‡(
uc
 != 0xFFFF)  0;

1926 i‡((
dú
[
LDIR_Ord
] & 
LLEF
Ë&& 
wc
 && 
l‚buf
[
i
])  0;

1929 
	}
}

1932 #i‡
FF_FS_MINIMIZE
 <1 || 
FF_FS_RPATH
 >2 || 
FF_USE_LABEL
 || 
FF_FS_EXFAT


1937 
	$pick_l‚
 (

1938 
WCHAR
* 
l‚buf
,

1939 
BYTE
* 
dú


1942 
UINT
 
i
, 
s
;

1943 
WCHAR
 
wc
, 
uc
;

1946 i‡(
	`ld_w‹d
(
dú
 + 
LDIR_F°ClusLO
) != 0)  0;

1948 
i
 = ((
dú
[
LDIR_Ord
] & ~
LLEF
) - 1) * 13;

1950 
wc
 = 1, 
s
 = 0; s < 13; s++) {

1951 
uc
 = 
	`ld_w‹d
(
dú
 + 
L‚Ofs
[
s
]);

1952 i‡(
wc
 != 0) {

1953 i‡(
i
 >
FF_MAX_LFN
 + 1)  0;

1954 
l‚buf
[
i
++] = 
wc
 = 
uc
;

1956 i‡(
uc
 != 0xFFFF)  0;

1960 i‡(
dú
[
LDIR_Ord
] & 
LLEF
 && 
wc
 != 0) {

1961 i‡(
i
 >
FF_MAX_LFN
 + 1)  0;

1962 
l‚buf
[
i
] = 0;

1966 
	}
}

1970 #i‡!
FF_FS_READONLY


1975 
	$put_l‚
 (

1976 c⁄° 
WCHAR
* 
l‚
,

1977 
BYTE
* 
dú
,

1978 
BYTE
 
‹d
,

1979 
BYTE
 
sum


1982 
UINT
 
i
, 
s
;

1983 
WCHAR
 
wc
;

1986 
dú
[
LDIR_Chksum
] = 
sum
;

1987 
dú
[
LDIR_Aâr
] = 
AM_LFN
;

1988 
dú
[
LDIR_Ty≥
] = 0;

1989 
	`°_w‹d
(
dú
 + 
LDIR_F°ClusLO
, 0);

1991 
i
 = (
‹d
 - 1) * 13;

1992 
s
 = 
wc
 = 0;

1994 i‡(
wc
 !0xFFFFËw¯
l‚
[
i
++];

1995 
	`°_w‹d
(
dú
 + 
L‚Ofs
[
s
], 
wc
);

1996 i‡(
wc
 == 0) wc = 0xFFFF;

1997 } ++
s
 < 13);

1998 i‡(
wc
 =0xFFFF || !
l‚
[
i
]Ë
‹d
 |
LLEF
;

1999 
dú
[
LDIR_Ord
] = 
‹d
;

2000 
	}
}

2007 #i‡
FF_USE_LFN
 && !
FF_FS_READONLY


2012 
	$gí_num«me
 (

2013 
BYTE
* 
d°
,

2014 c⁄° 
BYTE
* 
§c
,

2015 c⁄° 
WCHAR
* 
l‚
,

2016 
UINT
 
£q


2019 
BYTE
 
ns
[8], 
c
;

2020 
UINT
 
i
, 
j
;

2021 
WCHAR
 
wc
;

2022 
DWORD
 
§eg
;

2025 
	`mem_˝y
(
d°
, 
§c
, 11);

2027 i‡(
£q
 > 5) {

2028 
§eg
 = 
£q
;

2029 *
l‚
) {

2030 
wc
 = *
l‚
++;

2031 
i
 = 0; i < 16; i++) {

2032 
§eg
 = (§eg << 1Ë+ (
wc
 & 1);

2033 
wc
 >>= 1;

2034 i‡(
§eg
 & 0x10000) sreg ^= 0x11021;

2037 
£q
 = (
UINT
)
§eg
;

2041 
i
 = 7;

2043 
c
 = (
BYTE
)((
£q
 % 16) + '0');

2044 i‡(
c
 > '9') c += 7;

2045 
ns
[
i
--] = 
c
;

2046 
£q
 /= 16;

2047 } 
£q
);

2048 
ns
[
i
] = '~';

2051 
j
 = 0; j < 
i
 && 
d°
[j] != ' '; j++) {

2052 i‡(
	`dbc_1°
(
d°
[
j
])) {

2053 i‡(
j
 =
i
 - 1) ;

2054 
j
++;

2058 
d°
[
j
++] = (
i
 < 8Ë? 
ns
[i++] : ' ';

2059 } 
j
 < 8);

2060 
	}
}

2065 #i‡
FF_USE_LFN


2070 
BYTE
 
	$sum_s‚
 (

2071 c⁄° 
BYTE
* 
dú


2074 
BYTE
 
sum
 = 0;

2075 
UINT
 
n
 = 11;

2078 
sum
 = (sum >> 1Ë+ (sum << 7Ë+ *
dú
++;

2079 } --
n
);

2080  
sum
;

2081 
	}
}

2087 #i‡
FF_FS_EXFAT


2092 
WORD
 
	$xdú_sum
 (

2093 c⁄° 
BYTE
* 
dú


2096 
UINT
 
i
, 
szblk
;

2097 
WORD
 
sum
;

2100 
szblk
 = (
dú
[
XDIR_NumSec
] + 1Ë* 
SZDIRE
;

2101 
i
 = 
sum
 = 0; i < 
szblk
; i++) {

2102 i‡(
i
 =
XDIR_SëSum
) {

2103 
i
++;

2105 
sum
 = ((sum & 1Ë? 0x8000 : 0Ë+ (sum >> 1Ë+ 
dú
[
i
];

2108  
sum
;

2109 
	}
}

2113 
WORD
 
	$x«me_sum
 (

2114 c⁄° 
WCHAR
* 
«me


2117 
WCHAR
 
chr
;

2118 
WORD
 
sum
 = 0;

2121 (
chr
 = *
«me
++) != 0) {

2122 
chr
 = (
WCHAR
)
	`ff_wtouµî
(chr);

2123 
sum
 = ((sum & 1Ë? 0x8000 : 0Ë+ (sum >> 1Ë+ (
chr
 & 0xFF);

2124 
sum
 = ((sum & 1Ë? 0x8000 : 0Ë+ (sum >> 1Ë+ (
chr
 >> 8);

2126  
sum
;

2127 
	}
}

2130 #i‡!
FF_FS_READONLY
 && 
FF_USE_MKFS


2131 
DWORD
 
	$xsum32
 (

2132 
BYTE
 
d©
,

2133 
DWORD
 
sum


2136 
sum
 = ((sum & 1Ë? 0x80000000 : 0Ë+ (sum >> 1Ë+ 
d©
;

2137  
sum
;

2138 
	}
}

2142 #i‡
FF_FS_MINIMIZE
 <1 || 
FF_FS_RPATH
 >= 2

2147 
	$gë_xfûeöfo
 (

2148 
BYTE
* 
dúb
,

2149 
FILINFO
* 
‚o


2152 
WCHAR
 
wc
, 
hs
;

2153 
UINT
 
di
, 
si
, 
nc
;

2156 
si
 = 
SZDIRE
 * 2;

2157 
nc
 = 0; 
hs
 = 0; 
di
 = 0;

2158 
nc
 < 
dúb
[
XDIR_NumName
]) {

2159 i‡(
si
 >
	`MAXDIRB
(
FF_MAX_LFN
)Ë{ 
di
 = 0; ; }

2160 i‡((
si
 % 
SZDIRE
) == 0) si += 2;

2161 
wc
 = 
	`ld_w‹d
(
dúb
 + 
si
); sò+2; 
nc
++;

2162 i‡(
hs
 =0 && 
	`IsSuºog©e
(
wc
)) {

2163 
hs
 = 
wc
; ;

2165 
wc
 = 
	`put_utf
((
DWORD
)
hs
 << 16 | wc, &
‚o
->
‚ame
[
di
], 
FF_LFN_BUF
 - di);

2166 i‡(
wc
 =0Ë{ 
di
 = 0; ; }

2167 
di
 +
wc
;

2168 
hs
 = 0;

2170 i‡(
hs
 !0Ë
di
 = 0;

2171 i‡(
di
 =0Ë
‚o
->
‚ame
[di++] = '?';

2172 
‚o
->
‚ame
[
di
] = 0;

2173 
‚o
->
Æäame
[0] = 0;

2175 
‚o
->
Áârib
 = 
dúb
[
XDIR_Aâr
];

2176 
‚o
->
fsize
 = (‚o->
Áârib
 & 
AM_DIR
Ë? 0 : 
	`ld_qw‹d
(
dúb
 + 
XDIR_FûeSize
);

2177 
‚o
->
·ime
 = 
	`ld_w‹d
(
dúb
 + 
XDIR_ModTime
 + 0);

2178 
‚o
->
fd©e
 = 
	`ld_w‹d
(
dúb
 + 
XDIR_ModTime
 + 2);

2179 
	}
}

2188 
FRESULT
 
	$lﬂd_xdú
 (

2189 
DIR
* 
dp


2192 
FRESULT
 
ªs
;

2193 
UINT
 
i
, 
sz_ít
;

2194 
BYTE
* 
dúb
 = 
dp
->
obj
.
fs
->
dúbuf
;

2198 
ªs
 = 
	`move_wödow
(
dp
->
obj
.
fs
, dp->
£˘
);

2199 i‡(
ªs
 !
FR_OK
) Ñes;

2200 i‡(
dp
->
dú
[
XDIR_Ty≥
] !
ET_FILEDIR
Ë 
FR_INT_ERR
;

2201 
	`mem_˝y
(
dúb
 + 0 * 
SZDIRE
, 
dp
->
dú
, SZDIRE);

2202 
sz_ít
 = (
dúb
[
XDIR_NumSec
] + 1Ë* 
SZDIRE
;

2203 i‡(
sz_ít
 < 3 * 
SZDIRE
 || sz_íà> 19 * SZDIREË 
FR_INT_ERR
;

2206 
ªs
 = 
	`dú_√xt
(
dp
, 0);

2207 i‡(
ªs
 =
FR_NO_FILE
Ëª†
FR_INT_ERR
;

2208 i‡(
ªs
 !
FR_OK
) Ñes;

2209 
ªs
 = 
	`move_wödow
(
dp
->
obj
.
fs
, dp->
£˘
);

2210 i‡(
ªs
 !
FR_OK
) Ñes;

2211 i‡(
dp
->
dú
[
XDIR_Ty≥
] !
ET_STREAM
Ë 
FR_INT_ERR
;

2212 
	`mem_˝y
(
dúb
 + 1 * 
SZDIRE
, 
dp
->
dú
, SZDIRE);

2213 i‡(
	`MAXDIRB
(
dúb
[
XDIR_NumName
]Ë> 
sz_ít
Ë 
FR_INT_ERR
;

2216 
i
 = 2 * 
SZDIRE
;

2218 
ªs
 = 
	`dú_√xt
(
dp
, 0);

2219 i‡(
ªs
 =
FR_NO_FILE
Ëª†
FR_INT_ERR
;

2220 i‡(
ªs
 !
FR_OK
) Ñes;

2221 
ªs
 = 
	`move_wödow
(
dp
->
obj
.
fs
, dp->
£˘
);

2222 i‡(
ªs
 !
FR_OK
) Ñes;

2223 i‡(
dp
->
dú
[
XDIR_Ty≥
] !
ET_FILENAME
Ë 
FR_INT_ERR
;

2224 i‡(
i
 < 
	`MAXDIRB
(
FF_MAX_LFN
)Ë
	`mem_˝y
(
dúb
 + i, 
dp
->
dú
, 
SZDIRE
);

2225 } (
i
 +
SZDIRE
Ë< 
sz_ít
);

2228 i‡(
i
 <
	`MAXDIRB
(
FF_MAX_LFN
)) {

2229 i‡(
	`xdú_sum
(
dúb
Ë!
	`ld_w‹d
(dúb + 
XDIR_SëSum
)Ë 
FR_INT_ERR
;

2231  
FR_OK
;

2232 
	}
}

2239 
	$öô_Æloc_öfo
 (

2240 
FATFS
* 
fs
,

2241 
FFOBJID
* 
obj


2244 
obj
->
s˛u°
 = 
	`ld_dw‹d
(
fs
->
dúbuf
 + 
XDIR_F°Clus
);

2245 
obj
->
objsize
 = 
	`ld_qw‹d
(
fs
->
dúbuf
 + 
XDIR_FûeSize
);

2246 
obj
->
°©
 = 
fs
->
dúbuf
[
XDIR_GíFœgs
] & 2;

2247 
obj
->
n_‰ag
 = 0;

2248 
	}
}

2252 #i‡!
FF_FS_READONLY
 || 
FF_FS_RPATH
 != 0

2257 
FRESULT
 
	$lﬂd_obj_xdú
 (

2258 
DIR
* 
dp
,

2259 c⁄° 
FFOBJID
* 
obj


2262 
FRESULT
 
ªs
;

2265 
dp
->
obj
.
fs
 = obj->fs;

2266 
dp
->
obj
.
s˛u°
 = obj->
c_s˛
;

2267 
dp
->
obj
.
°©
 = (
BYTE
)obj->
c_size
;

2268 
dp
->
obj
.
objsize
 = obj->
c_size
 & 0xFFFFFF00;

2269 
dp
->
obj
.
n_‰ag
 = 0;

2270 
dp
->
blk_ofs
 = 
obj
->
c_ofs
;

2272 
ªs
 = 
	`dú_sdi
(
dp
, dp->
blk_ofs
);

2273 i‡(
ªs
 =
FR_OK
) {

2274 
ªs
 = 
	`lﬂd_xdú
(
dp
);

2276  
ªs
;

2277 
	}
}

2281 #i‡!
FF_FS_READONLY


2286 
FRESULT
 
	$°‹e_xdú
 (

2287 
DIR
* 
dp


2290 
FRESULT
 
ªs
;

2291 
UINT
 
√¡
;

2292 
BYTE
* 
dúb
 = 
dp
->
obj
.
fs
->
dúbuf
;

2295 
	`°_w‹d
(
dúb
 + 
XDIR_SëSum
, 
	`xdú_sum
(dirb));

2296 
√¡
 = 
dúb
[
XDIR_NumSec
] + 1;

2299 
ªs
 = 
	`dú_sdi
(
dp
, dp->
blk_ofs
);

2300 
ªs
 =
FR_OK
) {

2301 
ªs
 = 
	`move_wödow
(
dp
->
obj
.
fs
, dp->
£˘
);

2302 i‡(
ªs
 !
FR_OK
) ;

2303 
	`mem_˝y
(
dp
->
dú
, 
dúb
, 
SZDIRE
);

2304 
dp
->
obj
.
fs
->
wÊag
 = 1;

2305 i‡(--
√¡
 == 0) ;

2306 
dúb
 +
SZDIRE
;

2307 
ªs
 = 
	`dú_√xt
(
dp
, 0);

2309  (
ªs
 =
FR_OK
 ||Ñe†=
FR_DISK_ERR
Ë?Ñe†: 
FR_INT_ERR
;

2310 
	}
}

2318 
	$¸óã_xdú
 (

2319 
BYTE
* 
dúb
,

2320 c⁄° 
WCHAR
* 
l‚


2323 
UINT
 
i
;

2324 
BYTE
 
nc1
, 
∆í
;

2325 
WCHAR
 
wc
;

2329 
	`mem_£t
(
dúb
, 0, 2 * 
SZDIRE
);

2330 
dúb
[0 * 
SZDIRE
 + 
XDIR_Ty≥
] = 
ET_FILEDIR
;

2331 
dúb
[1 * 
SZDIRE
 + 
XDIR_Ty≥
] = 
ET_STREAM
;

2334 
i
 = 
SZDIRE
 * 2;

2335 
∆í
 = 
nc1
 = 0; 
wc
 = 1;

2337 
dúb
[
i
++] = 
ET_FILENAME
; dirb[i++] = 0;

2339 i‡(
wc
 !0 && (w¯
l‚
[
∆í
]) != 0)Çlen++;

2340 
	`°_w‹d
(
dúb
 + 
i
, 
wc
);

2341 
i
 += 2;

2342 } 
i
 % 
SZDIRE
 != 0);

2343 
nc1
++;

2344 } 
l‚
[
∆í
]);

2346 
dúb
[
XDIR_NumName
] = 
∆í
;

2347 
dúb
[
XDIR_NumSec
] = 1 + 
nc1
;

2348 
	`°_w‹d
(
dúb
 + 
XDIR_NameHash
, 
	`x«me_sum
(
l‚
));

2349 
	}
}

2356 #i‡
FF_FS_MINIMIZE
 <1 || 
FF_FS_RPATH
 >2 || 
FF_USE_LABEL
 || 
FF_FS_EXFAT


2361 
	#DIR_READ_FILE
(
dp
Ë
	`dú_ªad
(dp, 0)

	)

2362 
	#DIR_READ_LABEL
(
dp
Ë
	`dú_ªad
(dp, 1)

	)

2364 
FRESULT
 
	$dú_ªad
 (

2365 
DIR
* 
dp
,

2366 
vﬁ


2369 
FRESULT
 
ªs
 = 
FR_NO_FILE
;

2370 
FATFS
 *
fs
 = 
dp
->
obj
.fs;

2371 
BYTE
 
©å
, 
b
;

2372 #i‡
FF_USE_LFN


2373 
BYTE
 
‹d
 = 0xFF, 
sum
 = 0xFF;

2376 
dp
->
£˘
) {

2377 
ªs
 = 
	`move_wödow
(
fs
, 
dp
->
£˘
);

2378 i‡(
ªs
 !
FR_OK
) ;

2379 
b
 = 
dp
->
dú
[
DIR_Name
];

2380 i‡(
b
 == 0) {

2381 
ªs
 = 
FR_NO_FILE
; ;

2383 #i‡
FF_FS_EXFAT


2384 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

2385 i‡(
FF_USE_LABEL
 && 
vﬁ
) {

2386 i‡(
b
 =
ET_VLABEL
) ;

2388 i‡(
b
 =
ET_FILEDIR
) {

2389 
dp
->
blk_ofs
 = dp->
d±r
;

2390 
ªs
 = 
	`lﬂd_xdú
(
dp
);

2391 i‡(
ªs
 =
FR_OK
) {

2392 
dp
->
obj
.
©å
 = 
fs
->
dúbuf
[
XDIR_Aâr
] & 
AM_MASK
;

2400 
dp
->
obj
.
©å
 =áâ∏dp->
dú
[
DIR_Aâr
] & 
AM_MASK
;

2401 #i‡
FF_USE_LFN


2402 i‡(
b
 =
DDEM
 || b ='.' || ()((
©å
 & ~
AM_ARC
Ë=
AM_VOL
Ë!
vﬁ
) {

2403 
‹d
 = 0xFF;

2405 i‡(
©å
 =
AM_LFN
) {

2406 i‡(
b
 & 
LLEF
) {

2407 
sum
 = 
dp
->
dú
[
LDIR_Chksum
];

2408 
b
 &(
BYTE
)~
LLEF
; 
‹d
 = b;

2409 
dp
->
blk_ofs
 = dp->
d±r
;

2412 
‹d
 = (
b
 =‹d && 
sum
 =
dp
->
dú
[
LDIR_Chksum
] && 
	`pick_l‚
(
fs
->
l‚buf
, dp->dir)) ? ord - 1 : 0xFF;

2414 i‡(
‹d
 !0 || 
sum
 !
	`sum_s‚
(
dp
->
dú
)) {

2415 
dp
->
blk_ofs
 = 0xFFFFFFFF;

2421 i‡(
b
 !
DDEM
 && b !'.' && 
©å
 !
AM_LFN
 && ()(◊â∏& ~
AM_ARC
Ë=
AM_VOL
Ë=
vﬁ
) {

2426 
ªs
 = 
	`dú_√xt
(
dp
, 0);

2427 i‡(
ªs
 !
FR_OK
) ;

2430 i‡(
ªs
 !
FR_OK
Ë
dp
->
£˘
 = 0;

2431  
ªs
;

2432 
	}
}

2442 
FRESULT
 
	$dú_föd
 (

2443 
DIR
* 
dp


2446 
FRESULT
 
ªs
;

2447 
FATFS
 *
fs
 = 
dp
->
obj
.fs;

2448 
BYTE
 
c
;

2449 #i‡
FF_USE_LFN


2450 
BYTE
 
a
, 
‹d
, 
sum
;

2453 
ªs
 = 
	`dú_sdi
(
dp
, 0);

2454 i‡(
ªs
 !
FR_OK
) Ñes;

2455 #i‡
FF_FS_EXFAT


2456 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

2457 
BYTE
 
nc
;

2458 
UINT
 
di
, 
ni
;

2459 
WORD
 
hash
 = 
	`x«me_sum
(
fs
->
l‚buf
);

2461 (
ªs
 = 
	`DIR_READ_FILE
(
dp
)Ë=
FR_OK
) {

2462 #i‡
FF_MAX_LFN
 < 255

2463 i‡(
fs
->
dúbuf
[
XDIR_NumName
] > 
FF_MAX_LFN
) ;

2465 i‡(
	`ld_w‹d
(
fs
->
dúbuf
 + 
XDIR_NameHash
Ë!
hash
) ;

2466 
nc
 = 
fs
->
dúbuf
[
XDIR_NumName
], 
di
 = 
SZDIRE
 * 2, 
ni
 = 0;Çc;Çc--, di += 2,Çi++) {

2467 i‡((
di
 % 
SZDIRE
) == 0) di += 2;

2468 i‡(
	`ff_wtouµî
(
	`ld_w‹d
(
fs
->
dúbuf
 + 
di
)Ë!ff_wtouµî(fs->
l‚buf
[
ni
])) ;

2470 i‡(
nc
 =0 && !
fs
->
l‚buf
[
ni
]) ;

2472  
ªs
;

2476 #i‡
FF_USE_LFN


2477 
‹d
 = 
sum
 = 0xFF; 
dp
->
blk_ofs
 = 0xFFFFFFFF;

2480 
ªs
 = 
	`move_wödow
(
fs
, 
dp
->
£˘
);

2481 i‡(
ªs
 !
FR_OK
) ;

2482 
c
 = 
dp
->
dú
[
DIR_Name
];

2483 i‡(
c
 =0Ë{ 
ªs
 = 
FR_NO_FILE
; ; }

2484 #i‡
FF_USE_LFN


2485 
dp
->
obj
.
©å
 = 
a
 = dp->
dú
[
DIR_Aâr
] & 
AM_MASK
;

2486 i‡(
c
 =
DDEM
 || ((
a
 & 
AM_VOL
Ë&&á !
AM_LFN
)) {

2487 
‹d
 = 0xFF; 
dp
->
blk_ofs
 = 0xFFFFFFFF;

2489 i‡(
a
 =
AM_LFN
) {

2490 i‡(!(
dp
->
‚
[
NSFLAG
] & 
NS_NOLFN
)) {

2491 i‡(
c
 & 
LLEF
) {

2492 
sum
 = 
dp
->
dú
[
LDIR_Chksum
];

2493 
c
 &(
BYTE
)~
LLEF
; 
‹d
 = c;

2494 
dp
->
blk_ofs
 = dp->
d±r
;

2497 
‹d
 = (
c
 =‹d && 
sum
 =
dp
->
dú
[
LDIR_Chksum
] && 
	`cmp_l‚
(
fs
->
l‚buf
, dp->dir)) ? ord - 1 : 0xFF;

2500 i‡(
‹d
 =0 && 
sum
 =
	`sum_s‚
(
dp
->
dú
)) ;

2501 i‡(!(
dp
->
‚
[
NSFLAG
] & 
NS_LOSS
Ë&& !
	`mem_cmp
(dp->
dú
, dp->fn, 11)) ;

2502 
‹d
 = 0xFF; 
dp
->
blk_ofs
 = 0xFFFFFFFF;

2506 
dp
->
obj
.
©å
 = dp->
dú
[
DIR_Aâr
] & 
AM_MASK
;

2507 i‡(!(
dp
->
dú
[
DIR_Aâr
] & 
AM_VOL
Ë&& !
	`mem_cmp
(dp->dú, dp->
‚
, 11)) ;

2509 
ªs
 = 
	`dú_√xt
(
dp
, 0);

2510 } 
ªs
 =
FR_OK
);

2512  
ªs
;

2513 
	}
}

2518 #i‡!
FF_FS_READONLY


2523 
FRESULT
 
	$dú_ªgi°î
 (

2524 
DIR
* 
dp


2527 
FRESULT
 
ªs
;

2528 
FATFS
 *
fs
 = 
dp
->
obj
.fs;

2529 #i‡
FF_USE_LFN


2530 
UINT
 
n
, 
∆í
, 
√¡
;

2531 
BYTE
 
¢
[12], 
sum
;

2534 i‡(
dp
->
‚
[
NSFLAG
] & (
NS_DOT
 | 
NS_NONAME
)Ë 
FR_INVALID_NAME
;

2535 
∆í
 = 0; 
fs
->
l‚buf
[nlen];Çlen++) ;

2537 #i‡
FF_FS_EXFAT


2538 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

2539 
√¡
 = (
∆í
 + 14) / 15 + 2;

2540 
ªs
 = 
	`dú_Æloc
(
dp
, 
√¡
);

2541 i‡(
ªs
 !
FR_OK
) Ñes;

2542 
dp
->
blk_ofs
 = dp->
d±r
 - 
SZDIRE
 * (
√¡
 - 1);

2544 i‡(
dp
->
obj
.
°©
 & 4) {

2545 
dp
->
obj
.
°©
 &= ~4;

2546 
ªs
 = 
	`fûl_fú°_‰ag
(&
dp
->
obj
);

2547 i‡(
ªs
 !
FR_OK
) Ñes;

2548 
ªs
 = 
	`fûl_œ°_‰ag
(&
dp
->
obj
, dp->
˛u°
, 0xFFFFFFFF);

2549 i‡(
ªs
 !
FR_OK
) Ñes;

2550 i‡(
dp
->
obj
.
s˛u°
 != 0) {

2551 
DIR
 
dj
;

2553 
ªs
 = 
	`lﬂd_obj_xdú
(&
dj
, &
dp
->
obj
);

2554 i‡(
ªs
 !
FR_OK
) Ñes;

2555 
dp
->
obj
.
objsize
 +(
DWORD
)
fs
->
csize
 * 
	`SS
(fs);

2556 
	`°_qw‹d
(
fs
->
dúbuf
 + 
XDIR_FûeSize
, 
dp
->
obj
.
objsize
);

2557 
	`°_qw‹d
(
fs
->
dúbuf
 + 
XDIR_VÆidFûeSize
, 
dp
->
obj
.
objsize
);

2558 
fs
->
dúbuf
[
XDIR_GíFœgs
] = 
dp
->
obj
.
°©
 | 1;

2559 
ªs
 = 
	`°‹e_xdú
(&
dj
);

2560 i‡(
ªs
 !
FR_OK
) Ñes;

2564 
	`¸óã_xdú
(
fs
->
dúbuf
, fs->
l‚buf
);

2565  
FR_OK
;

2569 
	`mem_˝y
(
¢
, 
dp
->
‚
, 12);

2570 i‡(
¢
[
NSFLAG
] & 
NS_LOSS
) {

2571 
dp
->
‚
[
NSFLAG
] = 
NS_NOLFN
;

2572 
n
 = 1;Ç < 100;Ç++) {

2573 
	`gí_num«me
(
dp
->
‚
, 
¢
, 
fs
->
l‚buf
, 
n
);

2574 
ªs
 = 
	`dú_föd
(
dp
);

2575 i‡(
ªs
 !
FR_OK
) ;

2577 i‡(
n
 =100Ë 
FR_DENIED
;

2578 i‡(
ªs
 !
FR_NO_FILE
) Ñes;

2579 
dp
->
‚
[
NSFLAG
] = 
¢
[NSFLAG];

2583 
√¡
 = (
¢
[
NSFLAG
] & 
NS_LFN
Ë? (
∆í
 + 12) / 13 + 1 : 1;

2584 
ªs
 = 
	`dú_Æloc
(
dp
, 
√¡
);

2585 i‡(
ªs
 =
FR_OK
 && --
√¡
) {

2586 
ªs
 = 
	`dú_sdi
(
dp
, dp->
d±r
 - 
√¡
 * 
SZDIRE
);

2587 i‡(
ªs
 =
FR_OK
) {

2588 
sum
 = 
	`sum_s‚
(
dp
->
‚
);

2590 
ªs
 = 
	`move_wödow
(
fs
, 
dp
->
£˘
);

2591 i‡(
ªs
 !
FR_OK
) ;

2592 
	`put_l‚
(
fs
->
l‚buf
, 
dp
->
dú
, (
BYTE
)
√¡
, 
sum
);

2593 
fs
->
wÊag
 = 1;

2594 
ªs
 = 
	`dú_√xt
(
dp
, 0);

2595 } 
ªs
 =
FR_OK
 && --
√¡
);

2600 
ªs
 = 
	`dú_Æloc
(
dp
, 1);

2605 i‡(
ªs
 =
FR_OK
) {

2606 
ªs
 = 
	`move_wödow
(
fs
, 
dp
->
£˘
);

2607 i‡(
ªs
 =
FR_OK
) {

2608 
	`mem_£t
(
dp
->
dú
, 0, 
SZDIRE
);

2609 
	`mem_˝y
(
dp
->
dú
 + 
DIR_Name
, dp->
‚
, 11);

2610 #i‡
FF_USE_LFN


2611 
dp
->
dú
[
DIR_NTªs
] = dp->
‚
[
NSFLAG
] & (
NS_BODY
 | 
NS_EXT
);

2613 
fs
->
wÊag
 = 1;

2617  
ªs
;

2618 
	}
}

2624 #i‡!
FF_FS_READONLY
 && 
FF_FS_MINIMIZE
 == 0

2629 
FRESULT
 
	$dú_ªmove
 (

2630 
DIR
* 
dp


2633 
FRESULT
 
ªs
;

2634 
FATFS
 *
fs
 = 
dp
->
obj
.fs;

2635 #i‡
FF_USE_LFN


2636 
DWORD
 
œ°
 = 
dp
->
d±r
;

2638 
ªs
 = (
dp
->
blk_ofs
 =0xFFFFFFFFË? 
FR_OK
 : 
	`dú_sdi
(dp, dp->blk_ofs);

2639 i‡(
ªs
 =
FR_OK
) {

2641 
ªs
 = 
	`move_wödow
(
fs
, 
dp
->
£˘
);

2642 i‡(
ªs
 !
FR_OK
) ;

2643 i‡(
FF_FS_EXFAT
 && 
fs
->
fs_ty≥
 =
FS_EXFAT
) {

2644 
dp
->
dú
[
XDIR_Ty≥
] &= 0x7F;

2646 
dp
->
dú
[
DIR_Name
] = 
DDEM
;

2648 
fs
->
wÊag
 = 1;

2649 i‡(
dp
->
d±r
 >
œ°
) ;

2650 
ªs
 = 
	`dú_√xt
(
dp
, 0);

2651 } 
ªs
 =
FR_OK
);

2652 i‡(
ªs
 =
FR_NO_FILE
Ëª†
FR_INT_ERR
;

2656 
ªs
 = 
	`move_wödow
(
fs
, 
dp
->
£˘
);

2657 i‡(
ªs
 =
FR_OK
) {

2658 
dp
->
dú
[
DIR_Name
] = 
DDEM
;

2659 
fs
->
wÊag
 = 1;

2663  
ªs
;

2664 
	}
}

2670 #i‡
FF_FS_MINIMIZE
 <1 || 
FF_FS_RPATH
 >= 2

2675 
	$gë_fûeöfo
 (

2676 
DIR
* 
dp
,

2677 
FILINFO
* 
‚o


2680 
UINT
 
si
, 
di
;

2681 #i‡
FF_USE_LFN


2682 
BYTE
 
lcf
;

2683 
WCHAR
 
wc
, 
hs
;

2684 
FATFS
 *
fs
 = 
dp
->
obj
.fs;

2686 
TCHAR
 
c
;

2690 
‚o
->
‚ame
[0] = 0;

2691 i‡(
dp
->
£˘
 == 0) ;

2693 #i‡
FF_USE_LFN


2694 #i‡
FF_FS_EXFAT


2695 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

2696 
	`gë_xfûeöfo
(
fs
->
dúbuf
, 
‚o
);

2701 i‡(
dp
->
blk_ofs
 != 0xFFFFFFFF) {

2702 
si
 = 
di
 = 
hs
 = 0;

2703 
fs
->
l‚buf
[
si
] != 0) {

2704 
wc
 = 
fs
->
l‚buf
[
si
++];

2705 i‡(
hs
 =0 && 
	`IsSuºog©e
(
wc
)) {

2706 
hs
 = 
wc
; ;

2708 
wc
 = 
	`put_utf
((
DWORD
)
hs
 << 16 | wc, &
‚o
->
‚ame
[
di
], 
FF_LFN_BUF
 - di);

2709 i‡(
wc
 =0Ë{ 
di
 = 0; ; }

2710 
di
 +
wc
;

2711 
hs
 = 0;

2713 i‡(
hs
 !0Ë
di
 = 0;

2714 
‚o
->
‚ame
[
di
] = 0;

2718 
si
 = 
di
 = 0;

2719 
si
 < 11) {

2720 
wc
 = 
dp
->
dú
[
si
++];

2721 i‡(
wc
 == ' ') ;

2722 i‡(
wc
 =
RDDEM
Ëw¯
DDEM
;

2723 i‡(
si
 =9 && 
di
 < 
FF_SFN_BUF
Ë
‚o
->
Æäame
[di++] = '.';

2724 #i‡
FF_LFN_UNICODE
 >= 1

2725 i‡(
	`dbc_1°
((
BYTE
)
wc
Ë&& 
si
 !8 && sò!11 && 
	`dbc_2nd
(
dp
->
dú
[si])) {

2726 
wc
 = w¯<< 8 | 
dp
->
dú
[
si
++];

2728 
wc
 = 
	`ff_€m2uni
(wc, 
CODEPAGE
);

2729 i‡(
wc
 =0Ë{ 
di
 = 0; ; }

2730 
wc
 = 
	`put_utf
(wc, &
‚o
->
Æäame
[
di
], 
FF_SFN_BUF
 - di);

2731 i‡(
wc
 =0Ë{ 
di
 = 0; ; }

2732 
di
 +
wc
;

2734 
‚o
->
Æäame
[
di
++] = (
TCHAR
)
wc
;

2737 
‚o
->
Æäame
[
di
] = 0;

2739 i‡(
‚o
->
‚ame
[0] == 0) {

2740 i‡(
di
 == 0) {

2741 
‚o
->
‚ame
[
di
++] = '?';

2743 
si
 = 
di
 = 0, 
lcf
 = 
NS_BODY
; 
‚o
->
Æäame
[si]; si++, di++) {

2744 
wc
 = (
WCHAR
)
‚o
->
Æäame
[
si
];

2745 i‡(
wc
 ='.'Ë
lcf
 = 
NS_EXT
;

2746 i‡(
	`IsUµî
(
wc
Ë&& (
dp
->
dú
[
DIR_NTªs
] & 
lcf
)) wc += 0x20;

2747 
‚o
->
‚ame
[
di
] = (
TCHAR
)
wc
;

2750 
‚o
->
‚ame
[
di
] = 0;

2751 i‡(!
dp
->
dú
[
DIR_NTªs
]Ë
‚o
->
Æäame
[0] = 0;

2755 
si
 = 
di
 = 0;

2756 
si
 < 11) {

2757 
c
 = (
TCHAR
)
dp
->
dú
[
si
++];

2758 i‡(
c
 == ' ') ;

2759 i‡(
c
 =
RDDEM
Ë¯
DDEM
;

2760 i‡(
si
 =9Ë
‚o
->
‚ame
[
di
++] = '.';

2761 
‚o
->
‚ame
[
di
++] = 
c
;

2763 
‚o
->
‚ame
[
di
] = 0;

2766 
‚o
->
Áârib
 = 
dp
->
dú
[
DIR_Aâr
];

2767 
‚o
->
fsize
 = 
	`ld_dw‹d
(
dp
->
dú
 + 
DIR_FûeSize
);

2768 
‚o
->
·ime
 = 
	`ld_w‹d
(
dp
->
dú
 + 
DIR_ModTime
 + 0);

2769 
‚o
->
fd©e
 = 
	`ld_w‹d
(
dp
->
dú
 + 
DIR_ModTime
 + 2);

2770 
	}
}

2776 #i‡
FF_USE_FIND
 && 
FF_FS_MINIMIZE
 <= 1

2781 
DWORD
 
	$gë_ach¨
 (

2782 c⁄° 
TCHAR
** 
±r


2785 
DWORD
 
chr
;

2788 #i‡
FF_USE_LFN
 && 
FF_LFN_UNICODE
 >= 1

2789 
chr
 = 
	`tch¨2uni
(
±r
);

2790 i‡(
chr
 == 0xFFFFFFFF) chr = 0;

2791 
chr
 = 
	`ff_wtouµî
(chr);

2794 
chr
 = (
BYTE
)*(*
±r
)++;

2795 i‡(
	`IsLowî
(
chr
)) chr -= 0x20;

2796 #i‡
FF_CODE_PAGE
 == 0

2797 i‡(
ExCvt
 && 
chr
 >= 0x80) chr = ExCvt[chr - 0x80];

2798 #ñi‡
FF_CODE_PAGE
 < 900

2799 i‡(
chr
 >0x80Ëch∏
ExCvt
[chr - 0x80];

2801 #i‡
FF_CODE_PAGE
 == 0 || FF_CODE_PAGE >= 900

2802 i‡(
	`dbc_1°
((
BYTE
)
chr
)) {

2803 
chr
 = 
	`dbc_2nd
((
BYTE
)**
±r
) ? chr << 8 | (BYTE)*(*ptr)++ : 0;

2808  
chr
;

2809 
	}
}

2812 
	$∑âîn_m©chög
 (

2813 c⁄° 
TCHAR
* 
∑t
,

2814 c⁄° 
TCHAR
* 
«m
,

2815 
skù
,

2816 
öf


2819 c⁄° 
TCHAR
 *
µ
, *
≈
;

2820 
DWORD
 
pc
, 
nc
;

2821 
nm
, 
nx
;

2824 
skù
--) {

2825 i‡(!
	`gë_ach¨
(&
«m
))  0;

2827 i‡(*
∑t
 =0 && 
öf
)  1;

2830 
µ
 = 
∑t
; 
≈
 = 
«m
;

2832 i‡(*
µ
 == '?' || *pp == '*') {

2833 
nm
 = 
nx
 = 0;

2835 i‡(*
µ
++ ='?'Ë
nm
++; 
nx
 = 1;

2836 } *
µ
 == '?' || *pp == '*');

2837 i‡(
	`∑âîn_m©chög
(
µ
, 
≈
, 
nm
, 
nx
))  1;

2838 
nc
 = *
≈
; ;

2840 
pc
 = 
	`gë_ach¨
(&
µ
);

2841 
nc
 = 
	`gë_ach¨
(&
≈
);

2842 i‡(
pc
 !
nc
) ;

2843 i‡(
pc
 == 0)  1;

2845 
	`gë_ach¨
(&
«m
);

2846 } 
öf
 && 
nc
);

2849 
	}
}

2859 
FRESULT
 
	$¸óã_«me
 (

2860 
DIR
* 
dp
,

2861 c⁄° 
TCHAR
** 
∑th


2864 #i‡
FF_USE_LFN


2865 
BYTE
 
b
, 
cf
;

2866 
WCHAR
 
wc
, *
l‚
;

2867 
DWORD
 
uc
;

2868 
UINT
 
i
, 
ni
, 
si
, 
di
;

2869 c⁄° 
TCHAR
 *
p
;

2873 
p
 = *
∑th
; 
l‚
 = 
dp
->
obj
.
fs
->
l‚buf
; 
di
 = 0;

2875 
uc
 = 
	`tch¨2uni
(&
p
);

2876 i‡(
uc
 =0xFFFFFFFFË 
FR_INVALID_NAME
;

2877 i‡(
uc
 >0x10000Ë
l‚
[
di
++] = (
WCHAR
)(uc >> 16);

2878 
wc
 = (
WCHAR
)
uc
;

2879 i‡(
wc
 < ' ' || wc == '/' || wc == '\\') ;

2880 i‡(
wc
 < 0x80 && 
	`chk_chr
("\"*:<>\?|\x7F", wc)Ë 
FR_INVALID_NAME
;

2881 i‡(
di
 >
FF_MAX_LFN
Ë 
FR_INVALID_NAME
;

2882 
l‚
[
di
++] = 
wc
;

2884 i‡(
wc
 < ' ') {

2885 
cf
 = 
NS_LAST
;

2887 
cf
 = 0;

2888 *
p
 == '/' || *p == '\\')Ö++;

2890 *
∑th
 = 
p
;

2892 #i‡
FF_FS_RPATH
 != 0

2893 i‡((
di
 =1 && 
l‚
[di - 1] == '.') ||

2894 (
di
 =2 && 
l‚
[di - 1] == '.' &&Üfn[di - 2] == '.')) {

2895 
l‚
[
di
] = 0;

2896 
i
 = 0; i < 11; i++) {

2897 
dp
->
‚
[
i
] = (ò< 
di
) ? '.' : ' ';

2899 
dp
->
‚
[
i
] = 
cf
 | 
NS_DOT
;

2900  
FR_OK
;

2903 
di
) {

2904 
wc
 = 
l‚
[
di
 - 1];

2905 i‡(
wc
 != ' ' && wc != '.') ;

2906 
di
--;

2908 
l‚
[
di
] = 0;

2909 i‡(
di
 =0Ë 
FR_INVALID_NAME
;

2912 
si
 = 0; 
l‚
[si] == ' '; si++) ;

2913 i‡(
si
 > 0 || 
l‚
[si] ='.'Ë
cf
 |
NS_LOSS
 | 
NS_LFN
;

2914 
di
 > 0 && 
l‚
[di - 1] != '.') di--;

2916 
	`mem_£t
(
dp
->
‚
, ' ', 11);

2917 
i
 = 
b
 = 0; 
ni
 = 8;

2919 
wc
 = 
l‚
[
si
++];

2920 i‡(
wc
 == 0) ;

2921 i‡(
wc
 =' ' || (w¯='.' && 
si
 !
di
)) {

2922 
cf
 |
NS_LOSS
 | 
NS_LFN
;

2926 i‡(
i
 >
ni
 || 
si
 =
di
) {

2927 i‡(
ni
 == 11) {

2928 
cf
 |
NS_LOSS
 | 
NS_LFN
;

2931 i‡(
si
 !
di
Ë
cf
 |
NS_LOSS
 | 
NS_LFN
;

2932 i‡(
si
 > 
di
) ;

2933 
si
 = 
di
; 
i
 = 8; 
ni
 = 11; 
b
 <<= 2;

2937 i‡(
wc
 >= 0x80) {

2938 
cf
 |
NS_LFN
;

2939 #i‡
FF_CODE_PAGE
 == 0

2940 i‡(
ExCvt
) {

2941 
wc
 = 
	`ff_uni2€m
(wc, 
CODEPAGE
);

2942 i‡(
wc
 & 0x80Ëw¯
ExCvt
[wc & 0x7F];

2944 
wc
 = 
	`ff_uni2€m
(
	`ff_wtouµî
(wc), 
CODEPAGE
);

2946 #ñi‡
FF_CODE_PAGE
 < 900

2947 
wc
 = 
	`ff_uni2€m
(wc, 
CODEPAGE
);

2948 i‡(
wc
 & 0x80Ëw¯
ExCvt
[wc & 0x7F];

2950 
wc
 = 
	`ff_uni2€m
(
	`ff_wtouµî
(wc), 
CODEPAGE
);

2954 i‡(
wc
 >= 0x100) {

2955 i‡(
i
 >
ni
 - 1) {

2956 
cf
 |
NS_LOSS
 | 
NS_LFN
;

2957 
i
 = 
ni
; ;

2959 
dp
->
‚
[
i
++] = (
BYTE
)(
wc
 >> 8);

2961 i‡(
wc
 =0 || 
	`chk_chr
("+,;=[]", wc)) {

2962 
wc
 = '_'; 
cf
 |
NS_LOSS
 | 
NS_LFN
;

2964 i‡(
	`IsUµî
(
wc
)) {

2965 
b
 |= 2;

2967 i‡(
	`IsLowî
(
wc
)) {

2968 
b
 |1; 
wc
 -= 0x20;

2972 
dp
->
‚
[
i
++] = (
BYTE
)
wc
;

2975 i‡(
dp
->
‚
[0] =
DDEM
Ëdp->‚[0] = 
RDDEM
;

2977 i‡(
ni
 =8Ë
b
 <<= 2;

2978 i‡((
b
 & 0x0CË=0x0C || (b & 0x03Ë=0x03Ë
cf
 |
NS_LFN
;

2979 i‡(!(
cf
 & 
NS_LFN
)) {

2980 i‡(
b
 & 0x01Ë
cf
 |
NS_EXT
;

2981 i‡(
b
 & 0x04Ë
cf
 |
NS_BODY
;

2984 
dp
->
‚
[
NSFLAG
] = 
cf
;

2986  
FR_OK
;

2990 
BYTE
 
c
, 
d
, *
s‚
;

2991 
UINT
 
ni
, 
si
, 
i
;

2992 c⁄° *
p
;

2995 
p
 = *
∑th
; 
s‚
 = 
dp
->
‚
;

2996 
	`mem_£t
(
s‚
, ' ', 11);

2997 
si
 = 
i
 = 0; 
ni
 = 8;

2998 #i‡
FF_FS_RPATH
 != 0

2999 i‡(
p
[
si
] == '.') {

3001 
c
 = (
BYTE
)
p
[
si
++];

3002 i‡(
c
 !'.' || 
si
 >= 3) ;

3003 
s‚
[
i
++] = 
c
;

3005 i‡(
c
 !'/' && c !'\\' && c > ' 'Ë 
FR_INVALID_NAME
;

3006 *
∑th
 = 
p
 + 
si
;

3007 
s‚
[
NSFLAG
] = (
c
 <' 'Ë? 
NS_LAST
 | 
NS_DOT
 : NS_DOT;

3008  
FR_OK
;

3012 
c
 = (
BYTE
)
p
[
si
++];

3013 i‡(
c
 <= ' ') ;

3014 i‡(
c
 == '/' || c == '\\') {

3015 
p
[
si
] == '/' ||Ö[si] == '\\') si++;

3018 i‡(
c
 ='.' || 
i
 >
ni
) {

3019 i‡(
ni
 =11 || 
c
 !'.'Ë 
FR_INVALID_NAME
;

3020 
i
 = 8; 
ni
 = 11;

3023 #i‡
FF_CODE_PAGE
 == 0

3024 i‡(
ExCvt
 && 
c
 >= 0x80) {

3025 
c
 = 
ExCvt
[c & 0x7F];

3027 #ñi‡
FF_CODE_PAGE
 < 900

3028 i‡(
c
 >= 0x80) {

3029 
c
 = 
ExCvt
[c & 0x7F];

3032 i‡(
	`dbc_1°
(
c
)) {

3033 
d
 = (
BYTE
)
p
[
si
++];

3034 i‡(!
	`dbc_2nd
(
d
Ë|| 
i
 >
ni
 - 1Ë 
FR_INVALID_NAME
;

3035 
s‚
[
i
++] = 
c
;

3036 
s‚
[
i
++] = 
d
;

3038 i‡(
	`chk_chr
("\"*+,:;<=>\?[]|\x7F", 
c
)Ë 
FR_INVALID_NAME
;

3039 i‡(
	`IsLowî
(
c
)) c -= 0x20;

3040 
s‚
[
i
++] = 
c
;

3043 *
∑th
 = 
p
 + 
si
;

3044 i‡(
i
 =0Ë 
FR_INVALID_NAME
;

3046 i‡(
s‚
[0] =
DDEM
Ës‚[0] = 
RDDEM
;

3047 
s‚
[
NSFLAG
] = (
c
 <' 'Ë? 
NS_LAST
 : 0;

3049  
FR_OK
;

3051 
	}
}

3060 
FRESULT
 
	$fﬁlow_∑th
 (

3061 
DIR
* 
dp
,

3062 c⁄° 
TCHAR
* 
∑th


3065 
FRESULT
 
ªs
;

3066 
BYTE
 
ns
;

3067 
FATFS
 *
fs
 = 
dp
->
obj
.fs;

3070 #i‡
FF_FS_RPATH
 != 0

3071 i‡(*
∑th
 != '/' && *path != '\\') {

3072 
dp
->
obj
.
s˛u°
 = 
fs
->
cdú
;

3076 *
∑th
 == '/' || *path == '\\')Öath++;

3077 
dp
->
obj
.
s˛u°
 = 0;

3079 #i‡
FF_FS_EXFAT


3080 
dp
->
obj
.
n_‰ag
 = 0;

3081 #i‡
FF_FS_RPATH
 != 0

3082 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
 && 
dp
->
obj
.
s˛u°
) {

3083 
DIR
 
dj
;

3085 
dp
->
obj
.
c_s˛
 = 
fs
->
cdc_s˛
;

3086 
dp
->
obj
.
c_size
 = 
fs
->
cdc_size
;

3087 
dp
->
obj
.
c_ofs
 = 
fs
->
cdc_ofs
;

3088 
ªs
 = 
	`lﬂd_obj_xdú
(&
dj
, &
dp
->
obj
);

3089 i‡(
ªs
 !
FR_OK
) Ñes;

3090 
dp
->
obj
.
objsize
 = 
	`ld_dw‹d
(
fs
->
dúbuf
 + 
XDIR_FûeSize
);

3091 
dp
->
obj
.
°©
 = 
fs
->
dúbuf
[
XDIR_GíFœgs
] & 2;

3096 i‡((
UINT
)*
∑th
 < ' ') {

3097 
dp
->
‚
[
NSFLAG
] = 
NS_NONAME
;

3098 
ªs
 = 
	`dú_sdi
(
dp
, 0);

3102 
ªs
 = 
	`¸óã_«me
(
dp
, &
∑th
);

3103 i‡(
ªs
 !
FR_OK
) ;

3104 
ªs
 = 
	`dú_föd
(
dp
);

3105 
ns
 = 
dp
->
‚
[
NSFLAG
];

3106 i‡(
ªs
 !
FR_OK
) {

3107 i‡(
ªs
 =
FR_NO_FILE
) {

3108 i‡(
FF_FS_RPATH
 && (
ns
 & 
NS_DOT
)) {

3109 i‡(!(
ns
 & 
NS_LAST
)) ;

3110 
dp
->
‚
[
NSFLAG
] = 
NS_NONAME
;

3111 
ªs
 = 
FR_OK
;

3113 i‡(!(
ns
 & 
NS_LAST
)Ë
ªs
 = 
FR_NO_PATH
;

3118 i‡(
ns
 & 
NS_LAST
) ;

3120 i‡(!(
dp
->
obj
.
©å
 & 
AM_DIR
)) {

3121 
ªs
 = 
FR_NO_PATH
; ;

3123 #i‡
FF_FS_EXFAT


3124 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

3125 
dp
->
obj
.
c_s˛
 = dp->obj.
s˛u°
;

3126 
dp
->
obj
.
c_size
 = ((
DWORD
)dp->obj.
objsize
 & 0xFFFFFF00Ë| dp->obj.
°©
;

3127 
dp
->
obj
.
c_ofs
 = dp->
blk_ofs
;

3128 
	`öô_Æloc_öfo
(
fs
, &
dp
->
obj
);

3132 
dp
->
obj
.
s˛u°
 = 
	`ld_˛u°
(
fs
, fs->
wö
 + dp->
d±r
 % 
	`SS
(fs));

3137  
ªs
;

3138 
	}
}

3147 
	$gë_ldnumbî
 (

3148 c⁄° 
TCHAR
** 
∑th


3151 c⁄° 
TCHAR
 *
ç
, *
â
;

3152 
TCHAR
 
tc
;

3153 
i
, 
vﬁ
 = -1;

3154 #i‡
FF_STR_VOLUME_ID


3155 c⁄° *
•
;

3156 
c
;

3159 
â
 = 
ç
 = *
∑th
;

3160 i‡(!
ç
Ë 
vﬁ
;

3161 dÿ
tc
 = *
â
++; (
UINT
È¯>(
FF_USE_LFN
 ? ' ' : '!') &&Åc != ':');

3163 i‡(
tc
 == ':') {

3164 
i
 = 
FF_VOLUMES
;

3165 i‡(
	`IsDigô
(*
ç
Ë&&Å∞+ 2 =
â
) {

3166 
i
 = ()*
ç
 - '0';

3168 #i‡
FF_STR_VOLUME_ID
 == 1

3170 
i
 = 0;

3172 
•
 = 
VﬁumeSå
[
i
]; 
ç
 = *
∑th
;

3174 
c
 = *
•
++; 
tc
 = *
ç
++;

3175 i‡(
	`IsLowî
(
c
)) c -= 0x20;

3176 i‡(
	`IsLowî
(
tc
))Åc -= 0x20;

3177 } 
c
 && (
TCHAR
)¯=
tc
);

3178 } (
c
 || 
ç
 !
â
Ë&& ++
i
 < 
FF_VOLUMES
);

3181 i‡(
i
 < 
FF_VOLUMES
) {

3182 
vﬁ
 = 
i
;

3183 *
∑th
 = 
â
;

3185  
vﬁ
;

3187 #i‡
FF_STR_VOLUME_ID
 == 2

3188 i‡(*
ç
 == '/') {

3189 
i
 = 0;

3191 
•
 = 
VﬁumeSå
[
i
]; 
ç
 = *
∑th
;

3193 
c
 = *
•
++; 
tc
 = *(++
ç
);

3194 i‡(
	`IsLowî
(
c
)) c -= 0x20;

3195 i‡(
	`IsLowî
(
tc
))Åc -= 0x20;

3196 } 
c
 && (
TCHAR
)¯=
tc
);

3197 } (
c
 || (
tc
 !'/' && (
UINT
È¯>(
FF_USE_LFN
 ? ' ' : '!'))Ë&& ++
i
 < 
FF_VOLUMES
);

3198 i‡(
i
 < 
FF_VOLUMES
) {

3199 
vﬁ
 = 
i
;

3200 *
∑th
 = 
ç
;

3201  
vﬁ
;

3206 #i‡
FF_FS_RPATH
 != 0

3207 
vﬁ
 = 
CuºVﬁ
;

3209 
vﬁ
 = 0;

3211  
vﬁ
;

3212 
	}
}

3221 #i‡
FF_LBA64


3225 
DWORD
 
	$¸c32
 (

3226 
DWORD
 
¸c
,

3227 
BYTE
 
d


3230 
BYTE
 
b
;

3233 
b
 = 1; b; b <<= 1) {

3234 
¸c
 ^(
d
 & 
b
) ? 1 : 0;

3235 
¸c
 = (crc & 1) ? crc >> 1 ^ 0xEDB88320 : crc >> 1;

3237  
¸c
;

3238 
	}
}

3243 
	$ã°_g±_hódî
 (

3244 c⁄° 
BYTE
* 
g±h


3247 
UINT
 
i
;

3248 
DWORD
 
bcc
;

3251 i‡(
	`mem_cmp
(
g±h
 + 
GPTH_Sign
, "EFI PART" "\0\0\1\0" "\x5C\0\0", 16))  0;

3252 
i
 = 0, 
bcc
 = 0xFFFFFFFF; i < 92; i++) {

3253 
bcc
 = 
	`¸c32
(bcc, 
i
 - 
GPTH_Bcc
 < 4 ? 0 : 
g±h
[i]);

3255 i‡(~
bcc
 !
	`ld_dw‹d
(
g±h
 + 
GPTH_Bcc
))  0;

3256 i‡(
	`ld_dw‹d
(
g±h
 + 
GPTH_PãSize
Ë!
SZ_GPTE
)  0;

3257 i‡(
	`ld_dw‹d
(
g±h
 + 
GPTH_PtNum
) > 128)  0;

3260 
	}
}

3262 #i‡!
FF_FS_READONLY
 && 
FF_USE_MKFS


3265 
DWORD
 
	$make_ønd
 (

3266 
DWORD
 
£ed
,

3267 
BYTE
* 
buff
,

3268 
UINT
 
n


3271 
UINT
 
r
;

3274 i‡(
£ed
 == 0) seed = 1;

3276 
r
 = 0;Ñ < 8;Ñ++Ë
£ed
 = seed & 1 ? seed >> 1 ^ 0xA3000000 : seed >> 1;

3277 *
buff
++ = (
BYTE
)
£ed
;

3278 } --
n
);

3279  
£ed
;

3280 
	}
}

3293 
UINT
 
	$check_fs
 (

3294 
FATFS
* 
fs
,

3295 
LBA_t
 
£˘


3298 
fs
->
wÊag
 = 0; fs->
wö£˘
 = (
LBA_t
)0 - 1;

3299 i‡(
	`move_wödow
(
fs
, 
£˘
Ë!
FR_OK
)  4;

3301 i‡(
	`ld_w‹d
(
fs
->
wö
 + 
BS_55AA
) != 0xAA55)  3;

3303 i‡(
FF_FS_EXFAT
 && !
	`mem_cmp
(
fs
->
wö
 + 
BS_JmpBoŸ
, "\xEB\x76\x90" "EXFAT ", 11))  1;

3305 i‡(
fs
->
wö
[
BS_JmpBoŸ
] == 0xE9 || fs->win[BS_JmpBoot] == 0xEB || fs->win[BS_JmpBoot] == 0xE8) {

3306 i‡(!
	`mem_cmp
(
fs
->
wö
 + 
BS_FûSysTy≥
, "FAT", 3))  0;

3307 i‡(!
	`mem_cmp
(
fs
->
wö
 + 
BS_FûSysTy≥32
, "FAT32", 5))  0;

3310 
	}
}

3316 
UINT
 
	$föd_vﬁume
 (

3317 
FATFS
* 
fs
,

3318 
UINT
 
∑π


3321 
UINT
 
fmt
, 
i
;

3322 
DWORD
 
mbr_±
[4];

3325 
fmt
 = 
	`check_fs
(
fs
, 0);

3326 i‡(
fmt
 !2 && (fmà>3 || 
∑π
 == 0))  fmt;

3330 #i‡
FF_LBA64


3331 i‡(
fs
->
wö
[
MBR_TabÀ
 + 
PTE_Sy°em
] == 0xEE) {

3332 
DWORD
 
n_ít
, 
v_ít
, 
ofs
;

3333 
QWORD
 
±_lba
;

3335 i‡(
	`move_wödow
(
fs
, 1Ë!
FR_OK
)  4;

3336 i‡(!
	`ã°_g±_hódî
(
fs
->
wö
))  3;

3337 
n_ít
 = 
	`ld_dw‹d
(
fs
->
wö
 + 
GPTH_PtNum
);

3338 
±_lba
 = 
	`ld_qw‹d
(
fs
->
wö
 + 
GPTH_PtOfs
);

3339 
v_ít
 = 
i
 = 0; i < 
n_ít
; i++) {

3340 i‡(
	`move_wödow
(
fs
, 
±_lba
 + 
i
 * 
SZ_GPTE
 / 
	`SS
(fs)Ë!
FR_OK
)  4;

3341 
ofs
 = 
i
 * 
SZ_GPTE
 % 
	`SS
(
fs
);

3342 i‡(!
	`mem_cmp
(
fs
->
wö
 + 
ofs
 + 
GPTE_PtGuid
, 
GUID_MS_Basic
, 16)) {

3343 
v_ít
++;

3344 
fmt
 = 
	`check_fs
(
fs
, 
	`ld_qw‹d
(fs->
wö
 + 
ofs
 + 
GPTE_F°Lba
));

3345 i‡(
∑π
 =0 && 
fmt
 <= 1)  fmt;

3346 i‡(
∑π
 !0 && 
v_ít
 =∑πË 
fmt
;

3352 i‡(
FF_MULTI_PARTITION
 && 
∑π
 > 4)  3;

3353 
i
 = 0; i < 4; i++) {

3354 
mbr_±
[
i
] = 
	`ld_dw‹d
(
fs
->
wö
 + 
MBR_TabÀ
 + i * 
SZ_PTE
 + 
PTE_StLba
);

3356 
i
 = 
∑π
 ?Öart - 1 : 0;

3358 
fmt
 = 
mbr_±
[
i
] ? 
	`check_fs
(
fs
, mbr_pt[i]) : 3;

3359 } 
∑π
 =0 && 
fmt
 >2 && ++
i
 < 4);

3360  
fmt
;

3361 
	}
}

3370 
FRESULT
 
	$mou¡_vﬁume
 (

3371 c⁄° 
TCHAR
** 
∑th
,

3372 
FATFS
** 
rfs
,

3373 
BYTE
 
mode


3376 
vﬁ
;

3377 
DSTATUS
 
°©
;

3378 
LBA_t
 
b£˘
;

3379 
DWORD
 
t£˘
, 
sy£˘
, 
Ásize
, 
n˛°
, 
szbÁt
;

3380 
WORD
 
ƒsv
;

3381 
FATFS
 *
fs
;

3382 
UINT
 
fmt
;

3386 *
rfs
 = 0;

3387 
vﬁ
 = 
	`gë_ldnumbî
(
∑th
);

3388 i‡(
vﬁ
 < 0Ë 
FR_INVALID_DRIVE
;

3391 
fs
 = 
F©Fs
[
vﬁ
];

3392 i‡(!
fs
Ë 
FR_NOT_ENABLED
;

3393 #i‡
FF_FS_REENTRANT


3394 i‡(!
	`lock_fs
(
fs
)Ë 
FR_TIMEOUT
;

3396 *
rfs
 = 
fs
;

3398 
mode
 &(
BYTE
)~
FA_READ
;

3399 i‡(
fs
->
fs_ty≥
 != 0) {

3400 
°©
 = 
	`disk_°©us
(
fs
->
pdrv
);

3401 i‡(!(
°©
 & 
STA_NOINIT
)) {

3402 i‡(!
FF_FS_READONLY
 && 
mode
 && (
°©
 & 
STA_PROTECT
)) {

3403  
FR_WRITE_PROTECTED
;

3405  
FR_OK
;

3412 
fs
->
fs_ty≥
 = 0;

3413 
fs
->
pdrv
 = 
	`LD2PD
(
vﬁ
);

3414 
°©
 = 
	`disk_öôülize
(
fs
->
pdrv
);

3415 i‡(
°©
 & 
STA_NOINIT
) {

3416  
FR_NOT_READY
;

3418 i‡(!
FF_FS_READONLY
 && 
mode
 && (
°©
 & 
STA_PROTECT
)) {

3419  
FR_WRITE_PROTECTED
;

3421 #i‡
FF_MAX_SS
 !
FF_MIN_SS


3422 i‡(
	`disk_io˘l
(
fs
->
pdrv
, 
GET_SECTOR_SIZE
, &
	`SS
(fs)Ë!
RES_OK
Ë 
FR_DISK_ERR
;

3423 i‡(
	`SS
(
fs
Ë> 
FF_MAX_SS
 || SS(fsË< 
FF_MIN_SS
 || (SS(fsË& (SS(fsË- 1))Ë 
FR_DISK_ERR
;

3427 
fmt
 = 
	`föd_vﬁume
(
fs
, 
	`LD2PT
(
vﬁ
));

3428 i‡(
fmt
 =4Ë 
FR_DISK_ERR
;

3429 i‡(
fmt
 >2Ë 
FR_NO_FILESYSTEM
;

3430 
b£˘
 = 
fs
->
wö£˘
;

3434 #i‡
FF_FS_EXFAT


3435 i‡(
fmt
 == 1) {

3436 
QWORD
 
maxlba
;

3437 
DWORD
 
so
, 
cv
, 
b˛
, 
i
;

3439 
i
 = 
BPB_Zî€dEx
; i < BPB_Zî€dEx + 53 && 
fs
->
wö
[i] == 0; i++) ;

3440 i‡(
i
 < 
BPB_Zî€dEx
 + 53Ë 
FR_NO_FILESYSTEM
;

3442 i‡(
	`ld_w‹d
(
fs
->
wö
 + 
BPB_FSVîEx
Ë!0x100Ë 
FR_NO_FILESYSTEM
;

3444 i‡(1 << 
fs
->
wö
[
BPB_BytsPîSecEx
] !
	`SS
(fs)) {

3445  
FR_NO_FILESYSTEM
;

3448 
maxlba
 = 
	`ld_qw‹d
(
fs
->
wö
 + 
BPB_TŸSecEx
Ë+ 
b£˘
;

3449 i‡(!
FF_LBA64
 && 
maxlba
 >0x100000000Ë 
FR_NO_FILESYSTEM
;

3451 
fs
->
fsize
 = 
	`ld_dw‹d
(fs->
wö
 + 
BPB_F©SzEx
);

3453 
fs
->
n_Áts
 = fs->
wö
[
BPB_NumFATsEx
];

3454 i‡(
fs
->
n_Áts
 !1Ë 
FR_NO_FILESYSTEM
;

3456 
fs
->
csize
 = 1 << fs->
wö
[
BPB_SecPîClusEx
];

3457 i‡(
fs
->
csize
 =0Ë 
FR_NO_FILESYSTEM
;

3459 
n˛°
 = 
	`ld_dw‹d
(
fs
->
wö
 + 
BPB_NumClusEx
);

3460 i‡(
n˛°
 > 
MAX_EXFAT
Ë 
FR_NO_FILESYSTEM
;

3461 
fs
->
n_Áã¡
 = 
n˛°
 + 2;

3464 
fs
->
vﬁba£
 = 
b£˘
;

3465 
fs
->
d©aba£
 = 
b£˘
 + 
	`ld_dw‹d
(fs->
wö
 + 
BPB_D©aOfsEx
);

3466 
fs
->
Átba£
 = 
b£˘
 + 
	`ld_dw‹d
(fs->
wö
 + 
BPB_F©OfsEx
);

3467 i‡(
maxlba
 < (
QWORD
)
fs
->
d©aba£
 + 
n˛°
 * fs->
csize
Ë 
FR_NO_FILESYSTEM
;

3468 
fs
->
dúba£
 = 
	`ld_dw‹d
(fs->
wö
 + 
BPB_RoŸClusEx
);

3471 
so
 = 
i
 = 0;

3473 i‡(
i
 == 0) {

3474 i‡(
so
 >
fs
->
csize
Ë 
FR_NO_FILESYSTEM
;

3475 i‡(
	`move_wödow
(
fs
, 
	`˛°2£˘
(fs, (
DWORD
)fs->
dúba£
Ë+ 
so
Ë!
FR_OK
Ë 
FR_DISK_ERR
;

3476 
so
++;

3478 i‡(
fs
->
wö
[
i
] =
ET_BITMAP
) ;

3479 
i
 = (ò+ 
SZDIRE
Ë% 
	`SS
(
fs
);

3481 
b˛
 = 
	`ld_dw‹d
(
fs
->
wö
 + 
i
 + 20);

3482 i‡(
b˛
 < 2 || b˛ >
fs
->
n_Áã¡
Ë 
FR_NO_FILESYSTEM
;

3483 
fs
->
bôba£
 = fs->
d©aba£
 + fs->
csize
 * (
b˛
 - 2);

3485 i‡(
	`move_wödow
(
fs
, fs->
Átba£
 + 
b˛
 / (
	`SS
(fsË/ 4)Ë!
FR_OK
Ë 
FR_DISK_ERR
;

3486 
cv
 = 
	`ld_dw‹d
(
fs
->
wö
 + 
b˛
 % (
	`SS
(fs) / 4) * 4);

3487 i‡(
cv
 == 0xFFFFFFFF) ;

3488 i‡(
cv
 !++
b˛
Ë 
FR_NO_FILESYSTEM
;

3491 #i‡!
FF_FS_READONLY


3492 
fs
->
œ°_˛°
 = fs->
‰ì_˛°
 = 0xFFFFFFFF;

3494 
fmt
 = 
FS_EXFAT
;

3498 i‡(
	`ld_w‹d
(
fs
->
wö
 + 
BPB_BytsPîSec
Ë!
	`SS
(fs)Ë 
FR_NO_FILESYSTEM
;

3500 
Ásize
 = 
	`ld_w‹d
(
fs
->
wö
 + 
BPB_FATSz16
);

3501 i‡(
Ásize
 =0ËÁsizê
	`ld_dw‹d
(
fs
->
wö
 + 
BPB_FATSz32
);

3502 
fs
->
fsize
 = 
Ásize
;

3504 
fs
->
n_Áts
 = fs->
wö
[
BPB_NumFATs
];

3505 i‡(
fs
->
n_Áts
 !1 && fs->n_Át†!2Ë 
FR_NO_FILESYSTEM
;

3506 
Ásize
 *
fs
->
n_Áts
;

3508 
fs
->
csize
 = fs->
wö
[
BPB_SecPîClus
];

3509 i‡(
fs
->
csize
 =0 || (fs->csizê& (fs->csizê- 1))Ë 
FR_NO_FILESYSTEM
;

3511 
fs
->
n_roŸdú
 = 
	`ld_w‹d
(fs->
wö
 + 
BPB_RoŸE¡C¡
);

3512 i‡(
fs
->
n_roŸdú
 % (
	`SS
(fsË/ 
SZDIRE
)Ë 
FR_NO_FILESYSTEM
;

3514 
t£˘
 = 
	`ld_w‹d
(
fs
->
wö
 + 
BPB_TŸSec16
);

3515 i‡(
t£˘
 =0Ët£˘ = 
	`ld_dw‹d
(
fs
->
wö
 + 
BPB_TŸSec32
);

3517 
ƒsv
 = 
	`ld_w‹d
(
fs
->
wö
 + 
BPB_RsvdSecC¡
);

3518 i‡(
ƒsv
 =0Ë 
FR_NO_FILESYSTEM
;

3521 
sy£˘
 = 
ƒsv
 + 
Ásize
 + 
fs
->
n_roŸdú
 / (
	`SS
(fsË/ 
SZDIRE
);

3522 i‡(
t£˘
 < 
sy£˘
Ë 
FR_NO_FILESYSTEM
;

3523 
n˛°
 = (
t£˘
 - 
sy£˘
Ë/ 
fs
->
csize
;

3524 i‡(
n˛°
 =0Ë 
FR_NO_FILESYSTEM
;

3525 
fmt
 = 0;

3526 i‡(
n˛°
 <
MAX_FAT32
Ë
fmt
 = 
FS_FAT32
;

3527 i‡(
n˛°
 <
MAX_FAT16
Ë
fmt
 = 
FS_FAT16
;

3528 i‡(
n˛°
 <
MAX_FAT12
Ë
fmt
 = 
FS_FAT12
;

3529 i‡(
fmt
 =0Ë 
FR_NO_FILESYSTEM
;

3532 
fs
->
n_Áã¡
 = 
n˛°
 + 2;

3533 
fs
->
vﬁba£
 = 
b£˘
;

3534 
fs
->
Átba£
 = 
b£˘
 + 
ƒsv
;

3535 
fs
->
d©aba£
 = 
b£˘
 + 
sy£˘
;

3536 i‡(
fmt
 =
FS_FAT32
) {

3537 i‡(
	`ld_w‹d
(
fs
->
wö
 + 
BPB_FSVî32
Ë!0Ë 
FR_NO_FILESYSTEM
;

3538 i‡(
fs
->
n_roŸdú
 !0Ë 
FR_NO_FILESYSTEM
;

3539 
fs
->
dúba£
 = 
	`ld_dw‹d
(fs->
wö
 + 
BPB_RoŸClus32
);

3540 
szbÁt
 = 
fs
->
n_Áã¡
 * 4;

3542 i‡(
fs
->
n_roŸdú
 =0Ë 
FR_NO_FILESYSTEM
;

3543 
fs
->
dúba£
 = fs->
Átba£
 + 
Ásize
;

3544 
szbÁt
 = (
fmt
 =
FS_FAT16
) ?

3545 
fs
->
n_Áã¡
 * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);

3547 i‡(
fs
->
fsize
 < (
szbÁt
 + (
	`SS
(fsË- 1)Ë/ SS(fs)Ë 
FR_NO_FILESYSTEM
;

3549 #i‡!
FF_FS_READONLY


3551 
fs
->
œ°_˛°
 = fs->
‰ì_˛°
 = 0xFFFFFFFF;

3552 
fs
->
fsi_Êag
 = 0x80;

3553 #i‡(
FF_FS_NOFSINFO
 & 3) != 3

3554 i‡(
fmt
 =
FS_FAT32


3555 && 
	`ld_w‹d
(
fs
->
wö
 + 
BPB_FSInfo32
) == 1

3556 && 
	`move_wödow
(
fs
, 
b£˘
 + 1Ë=
FR_OK
)

3558 
fs
->
fsi_Êag
 = 0;

3559 i‡(
	`ld_w‹d
(
fs
->
wö
 + 
BS_55AA
) == 0xAA55

3560 && 
	`ld_dw‹d
(
fs
->
wö
 + 
FSI_LódSig
) == 0x41615252

3561 && 
	`ld_dw‹d
(
fs
->
wö
 + 
FSI_SåucSig
) == 0x61417272)

3563 #i‡(
FF_FS_NOFSINFO
 & 1) == 0

3564 
fs
->
‰ì_˛°
 = 
	`ld_dw‹d
(fs->
wö
 + 
FSI_Fªe_Cou¡
);

3566 #i‡(
FF_FS_NOFSINFO
 & 2) == 0

3567 
fs
->
œ°_˛°
 = 
	`ld_dw‹d
(fs->
wö
 + 
FSI_Nxt_Fªe
);

3575 
fs
->
fs_ty≥
 = (
BYTE
)
fmt
;

3576 
fs
->
id
 = ++
Fsid
;

3577 #i‡
FF_USE_LFN
 == 1

3578 
fs
->
l‚buf
 = 
L‚Buf
;

3579 #i‡
FF_FS_EXFAT


3580 
fs
->
dúbuf
 = 
DúBuf
;

3583 #i‡
FF_FS_RPATH
 != 0

3584 
fs
->
cdú
 = 0;

3586 #i‡
FF_FS_LOCK
 != 0

3587 
	`˛ór_lock
(
fs
);

3589  
FR_OK
;

3590 
	}
}

3599 
FRESULT
 
	$vÆid©e
 (

3600 
FFOBJID
* 
obj
,

3601 
FATFS
** 
rfs


3604 
FRESULT
 
ªs
 = 
FR_INVALID_OBJECT
;

3607 i‡(
obj
 && obj->
fs
 && obj->fs->
fs_ty≥
 && obj->
id
 == obj->fs->id) {

3608 #i‡
FF_FS_REENTRANT


3609 i‡(
	`lock_fs
(
obj
->
fs
)) {

3610 i‡(!(
	`disk_°©us
(
obj
->
fs
->
pdrv
Ë& 
STA_NOINIT
)) {

3611 
ªs
 = 
FR_OK
;

3613 
	`u∆ock_fs
(
obj
->
fs
, 
FR_OK
);

3616 
ªs
 = 
FR_TIMEOUT
;

3619 i‡(!(
	`disk_°©us
(
obj
->
fs
->
pdrv
Ë& 
STA_NOINIT
)) {

3620 
ªs
 = 
FR_OK
;

3624 *
rfs
 = (
ªs
 =
FR_OK
Ë? 
obj
->
fs
 : 0;

3625  
ªs
;

3626 
	}
}

3643 
FRESULT
 
	$f_mou¡
 (

3644 
FATFS
* 
fs
,

3645 c⁄° 
TCHAR
* 
∑th
,

3646 
BYTE
 
›t


3649 
FATFS
 *
cfs
;

3650 
vﬁ
;

3651 
FRESULT
 
ªs
;

3652 c⁄° 
TCHAR
 *
Ω
 = 
∑th
;

3656 
vﬁ
 = 
	`gë_ldnumbî
(&
Ω
);

3657 i‡(
vﬁ
 < 0Ë 
FR_INVALID_DRIVE
;

3658 
cfs
 = 
F©Fs
[
vﬁ
];

3660 i‡(
cfs
) {

3661 #i‡
FF_FS_LOCK
 != 0

3662 
	`˛ór_lock
(
cfs
);

3664 #i‡
FF_FS_REENTRANT


3665 i‡(!
	`ff_dñ_syncobj
(
cfs
->
sobj
)Ë 
FR_INT_ERR
;

3667 
cfs
->
fs_ty≥
 = 0;

3670 i‡(
fs
) {

3671 
fs
->
fs_ty≥
 = 0;

3672 #i‡
FF_FS_REENTRANT


3673 i‡(!
	`ff_¸e_syncobj
((
BYTE
)
vﬁ
, &
fs
->
sobj
)Ë 
FR_INT_ERR
;

3676 
F©Fs
[
vﬁ
] = 
fs
;

3678 i‡(
›t
 =0Ë 
FR_OK
;

3680 
ªs
 = 
	`mou¡_vﬁume
(&
∑th
, &
fs
, 0);

3681 
	`LEAVE_FF
(
fs
, 
ªs
);

3682 
	}
}

3691 
FRESULT
 
	$f_›í
 (

3692 
FIL
* 
Â
,

3693 c⁄° 
TCHAR
* 
∑th
,

3694 
BYTE
 
mode


3697 
FRESULT
 
ªs
;

3698 
DIR
 
dj
;

3699 
FATFS
 *
fs
;

3700 #i‡!
FF_FS_READONLY


3701 
DWORD
 
˛
, 
bcs
, 
˛°
;

3702 
LBA_t
 
sc
;

3703 
FSIZE_t
 
ofs
;

3705 
DEF_NAMBUF


3708 i‡(!
Â
Ë 
FR_INVALID_OBJECT
;

3711 
mode
 &
FF_FS_READONLY
 ? 
FA_READ
 : FA_READ | 
FA_WRITE
 | 
FA_CREATE_ALWAYS
 | 
FA_CREATE_NEW
 | 
FA_OPEN_ALWAYS
 | 
FA_OPEN_APPEND
;

3712 
ªs
 = 
	`mou¡_vﬁume
(&
∑th
, &
fs
, 
mode
);

3713 i‡(
ªs
 =
FR_OK
) {

3714 
dj
.
obj
.
fs
 = fs;

3715 
	`INIT_NAMBUF
(
fs
);

3716 
ªs
 = 
	`fﬁlow_∑th
(&
dj
, 
∑th
);

3717 #i‡!
FF_FS_READONLY


3718 i‡(
ªs
 =
FR_OK
) {

3719 i‡(
dj
.
‚
[
NSFLAG
] & 
NS_NONAME
) {

3720 
ªs
 = 
FR_INVALID_NAME
;

3722 #i‡
FF_FS_LOCK
 != 0

3724 
ªs
 = 
	`chk_lock
(&
dj
, (
mode
 & ~
FA_READ
) ? 1 : 0);

3729 i‡(
mode
 & (
FA_CREATE_ALWAYS
 | 
FA_OPEN_ALWAYS
 | 
FA_CREATE_NEW
)) {

3730 i‡(
ªs
 !
FR_OK
) {

3731 i‡(
ªs
 =
FR_NO_FILE
) {

3732 #i‡
FF_FS_LOCK
 != 0

3733 
ªs
 = 
	`íq_lock
(Ë? 
	`dú_ªgi°î
(&
dj
Ë: 
FR_TOO_MANY_OPEN_FILES
;

3735 
ªs
 = 
	`dú_ªgi°î
(&
dj
);

3738 
mode
 |
FA_CREATE_ALWAYS
;

3741 i‡(
dj
.
obj
.
©å
 & (
AM_RDO
 | 
AM_DIR
)) {

3742 
ªs
 = 
FR_DENIED
;

3744 i‡(
mode
 & 
FA_CREATE_NEW
Ë
ªs
 = 
FR_EXIST
;

3747 i‡(
ªs
 =
FR_OK
 && (
mode
 & 
FA_CREATE_ALWAYS
)) {

3748 #i‡
FF_FS_EXFAT


3749 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

3751 
Â
->
obj
.
fs
 = fs;

3752 
	`öô_Æloc_öfo
(
fs
, &
Â
->
obj
);

3754 
	`mem_£t
(
fs
->
dúbuf
 + 2, 0, 30);

3755 
	`mem_£t
(
fs
->
dúbuf
 + 38, 0, 26);

3756 
fs
->
dúbuf
[
XDIR_Aâr
] = 
AM_ARC
;

3757 
	`°_dw‹d
(
fs
->
dúbuf
 + 
XDIR_CπTime
, 
	`GET_FATTIME
());

3758 
fs
->
dúbuf
[
XDIR_GíFœgs
] = 1;

3759 
ªs
 = 
	`°‹e_xdú
(&
dj
);

3760 i‡(
ªs
 =
FR_OK
 && 
Â
->
obj
.
s˛u°
 != 0) {

3761 
ªs
 = 
	`ªmove_chaö
(&
Â
->
obj
, fp->obj.
s˛u°
, 0);

3762 
fs
->
œ°_˛°
 = 
Â
->
obj
.
s˛u°
 - 1;

3768 
˛
 = 
	`ld_˛u°
(
fs
, 
dj
.
dú
);

3769 
	`°_dw‹d
(
dj
.
dú
 + 
DIR_CπTime
, 
	`GET_FATTIME
());

3770 
dj
.
dú
[
DIR_Aâr
] = 
AM_ARC
;

3771 
	`°_˛u°
(
fs
, 
dj
.
dú
, 0);

3772 
	`°_dw‹d
(
dj
.
dú
 + 
DIR_FûeSize
, 0);

3773 
fs
->
wÊag
 = 1;

3774 i‡(
˛
 != 0) {

3775 
sc
 = 
fs
->
wö£˘
;

3776 
ªs
 = 
	`ªmove_chaö
(&
dj
.
obj
, 
˛
, 0);

3777 i‡(
ªs
 =
FR_OK
) {

3778 
ªs
 = 
	`move_wödow
(
fs
, 
sc
);

3779 
fs
->
œ°_˛°
 = 
˛
 - 1;

3786 i‡(
ªs
 =
FR_OK
) {

3787 i‡(
dj
.
obj
.
©å
 & 
AM_DIR
) {

3788 
ªs
 = 
FR_NO_FILE
;

3790 i‡((
mode
 & 
FA_WRITE
Ë&& (
dj
.
obj
.
©å
 & 
AM_RDO
)) {

3791 
ªs
 = 
FR_DENIED
;

3796 i‡(
ªs
 =
FR_OK
) {

3797 i‡(
mode
 & 
FA_CREATE_ALWAYS
Ëmodê|
FA_MODIFIED
;

3798 
Â
->
dú_£˘
 = 
fs
->
wö£˘
;

3799 
Â
->
dú_±r
 = 
dj
.
dú
;

3800 #i‡
FF_FS_LOCK
 != 0

3801 
Â
->
obj
.
lockid
 = 
	`öc_lock
(&
dj
, (
mode
 & ~
FA_READ
) ? 1 : 0);

3802 i‡(
Â
->
obj
.
lockid
 =0Ë
ªs
 = 
FR_INT_ERR
;

3806 i‡(
ªs
 =
FR_OK
) {

3807 i‡(
dj
.
‚
[
NSFLAG
] & 
NS_NONAME
) {

3808 
ªs
 = 
FR_INVALID_NAME
;

3810 i‡(
dj
.
obj
.
©å
 & 
AM_DIR
) {

3811 
ªs
 = 
FR_NO_FILE
;

3817 i‡(
ªs
 =
FR_OK
) {

3818 #i‡
FF_FS_EXFAT


3819 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

3820 
Â
->
obj
.
c_s˛
 = 
dj
.obj.
s˛u°
;

3821 
Â
->
obj
.
c_size
 = ((
DWORD
)
dj
.obj.
objsize
 & 0xFFFFFF00Ë| dj.obj.
°©
;

3822 
Â
->
obj
.
c_ofs
 = 
dj
.
blk_ofs
;

3823 
	`öô_Æloc_öfo
(
fs
, &
Â
->
obj
);

3827 
Â
->
obj
.
s˛u°
 = 
	`ld_˛u°
(
fs
, 
dj
.
dú
);

3828 
Â
->
obj
.
objsize
 = 
	`ld_dw‹d
(
dj
.
dú
 + 
DIR_FûeSize
);

3830 #i‡
FF_USE_FASTSEEK


3831 
Â
->
˛tbl
 = 0;

3833 
Â
->
obj
.
fs
 = fs;

3834 
Â
->
obj
.
id
 = 
fs
->id;

3835 
Â
->
Êag
 = 
mode
;

3836 
Â
->
îr
 = 0;

3837 
Â
->
£˘
 = 0;

3838 
Â
->
Âå
 = 0;

3839 #i‡!
FF_FS_READONLY


3840 #i‡!
FF_FS_TINY


3841 
	`mem_£t
(
Â
->
buf
, 0,  fp->buf);

3843 i‡((
mode
 & 
FA_SEEKEND
Ë&& 
Â
->
obj
.
objsize
 > 0) {

3844 
Â
->
Âå
 = fp->
obj
.
objsize
;

3845 
bcs
 = (
DWORD
)
fs
->
csize
 * 
	`SS
(fs);

3846 
˛°
 = 
Â
->
obj
.
s˛u°
;

3847 
ofs
 = 
Â
->
obj
.
objsize
; 
ªs
 =
FR_OK
 && of†> 
bcs
; ofs -= bcs) {

3848 
˛°
 = 
	`gë_Át
(&
Â
->
obj
, clst);

3849 i‡(
˛°
 <1Ë
ªs
 = 
FR_INT_ERR
;

3850 i‡(
˛°
 =0xFFFFFFFFË
ªs
 = 
FR_DISK_ERR
;

3852 
Â
->
˛u°
 = 
˛°
;

3853 i‡(
ªs
 =
FR_OK
 && 
ofs
 % 
	`SS
(
fs
)) {

3854 
sc
 = 
	`˛°2£˘
(
fs
, 
˛°
);

3855 i‡(
sc
 == 0) {

3856 
ªs
 = 
FR_INT_ERR
;

3858 
Â
->
£˘
 = 
sc
 + (
DWORD
)(
ofs
 / 
	`SS
(
fs
));

3859 #i‡!
FF_FS_TINY


3860 i‡(
	`disk_ªad
(
fs
->
pdrv
, 
Â
->
buf
, fp->
£˘
, 1Ë!
RES_OK
Ë
ªs
 = 
FR_DISK_ERR
;

3868 
	`FREE_NAMBUF
();

3871 i‡(
ªs
 !
FR_OK
Ë
Â
->
obj
.
fs
 = 0;

3873 
	`LEAVE_FF
(
fs
, 
ªs
);

3874 
	}
}

3883 
FRESULT
 
	$f_ªad
 (

3884 
FIL
* 
Â
,

3885 * 
buff
,

3886 
UINT
 
bå
,

3887 
UINT
* 
br


3890 
FRESULT
 
ªs
;

3891 
FATFS
 *
fs
;

3892 
DWORD
 
˛°
;

3893 
LBA_t
 
£˘
;

3894 
FSIZE_t
 
ªmaö
;

3895 
UINT
 
r˙t
, 
cc
, 
c£˘
;

3896 
BYTE
 *
rbuff
 = (BYTE*)
buff
;

3899 *
br
 = 0;

3900 
ªs
 = 
	`vÆid©e
(&
Â
->
obj
, &
fs
);

3901 i‡(
ªs
 !
FR_OK
 || (ª†(
FRESULT
)
Â
->
îr
Ë!FR_OKË
	`LEAVE_FF
(
fs
,Ñes);

3902 i‡(!(
Â
->
Êag
 & 
FA_READ
)Ë
	`LEAVE_FF
(
fs
, 
FR_DENIED
);

3903 
ªmaö
 = 
Â
->
obj
.
objsize
 - fp->
Âå
;

3904 i‡(
bå
 > 
ªmaö
Ëbå = (
UINT
)remain;

3906  ; 
bå
;

3907 
bå
 -
r˙t
, *
br
 +r˙t, 
rbuff
 +r˙t, 
Â
->
Âå
 +=Ñcnt) {

3908 i‡(
Â
->
Âå
 % 
	`SS
(
fs
) == 0) {

3909 
c£˘
 = (
UINT
)(
Â
->
Âå
 / 
	`SS
(
fs
Ë& (fs->
csize
 - 1));

3910 i‡(
c£˘
 == 0) {

3911 i‡(
Â
->
Âå
 == 0) {

3912 
˛°
 = 
Â
->
obj
.
s˛u°
;

3914 #i‡
FF_USE_FASTSEEK


3915 i‡(
Â
->
˛tbl
) {

3916 
˛°
 = 
	`˛mt_˛u°
(
Â
, fp->
Âå
);

3920 
˛°
 = 
	`gë_Át
(&
Â
->
obj
, fp->
˛u°
);

3923 i‡(
˛°
 < 2Ë
	`ABORT
(
fs
, 
FR_INT_ERR
);

3924 i‡(
˛°
 =0xFFFFFFFFË
	`ABORT
(
fs
, 
FR_DISK_ERR
);

3925 
Â
->
˛u°
 = 
˛°
;

3927 
£˘
 = 
	`˛°2£˘
(
fs
, 
Â
->
˛u°
);

3928 i‡(
£˘
 =0Ë
	`ABORT
(
fs
, 
FR_INT_ERR
);

3929 
£˘
 +
c£˘
;

3930 
cc
 = 
bå
 / 
	`SS
(
fs
);

3931 i‡(
cc
 > 0) {

3932 i‡(
c£˘
 + 
cc
 > 
fs
->
csize
) {

3933 
cc
 = 
fs
->
csize
 - 
c£˘
;

3935 i‡(
	`disk_ªad
(
fs
->
pdrv
, 
rbuff
, 
£˘
, 
cc
Ë!
RES_OK
Ë
	`ABORT
(fs, 
FR_DISK_ERR
);

3936 #i‡!
FF_FS_READONLY
 && 
FF_FS_MINIMIZE
 <= 2

3937 #i‡
FF_FS_TINY


3938 i‡(
fs
->
wÊag
 && fs->
wö£˘
 - 
£˘
 < 
cc
) {

3939 
	`mem_˝y
(
rbuff
 + ((
fs
->
wö£˘
 - 
£˘
Ë* 
	`SS
(fs)), fs->
wö
, SS(fs));

3942 i‡((
Â
->
Êag
 & 
FA_DIRTY
Ë&& fp->
£˘
 - se˘ < 
cc
) {

3943 
	`mem_˝y
(
rbuff
 + ((
Â
->
£˘
 - se˘Ë* 
	`SS
(
fs
)), fp->
buf
, SS(fs));

3947 
r˙t
 = 
	`SS
(
fs
Ë* 
cc
;

3950 #i‡!
FF_FS_TINY


3951 i‡(
Â
->
£˘
 != sect) {

3952 #i‡!
FF_FS_READONLY


3953 i‡(
Â
->
Êag
 & 
FA_DIRTY
) {

3954 i‡(
	`disk_wrôe
(
fs
->
pdrv
, 
Â
->
buf
, fp->
£˘
, 1Ë!
RES_OK
Ë
	`ABORT
(fs, 
FR_DISK_ERR
);

3955 
Â
->
Êag
 &(
BYTE
)~
FA_DIRTY
;

3958 i‡(
	`disk_ªad
(
fs
->
pdrv
, 
Â
->
buf
, 
£˘
, 1Ë!
RES_OK
Ë
	`ABORT
(fs, 
FR_DISK_ERR
);

3961 
Â
->
£˘
 = sect;

3963 
r˙t
 = 
	`SS
(
fs
Ë- (
UINT
)
Â
->
Âå
 % SS(fs);

3964 i‡(
r˙t
 > 
bå
)Ñcnt = btr;

3965 #i‡
FF_FS_TINY


3966 i‡(
	`move_wödow
(
fs
, 
Â
->
£˘
Ë!
FR_OK
Ë
	`ABORT
(fs, 
FR_DISK_ERR
);

3967 
	`mem_˝y
(
rbuff
, 
fs
->
wö
 + 
Â
->
Âå
 % 
	`SS
(fs), 
r˙t
);

3969 
	`mem_˝y
(
rbuff
, 
Â
->
buf
 + fp->
Âå
 % 
	`SS
(
fs
), 
r˙t
);

3973 
	`LEAVE_FF
(
fs
, 
FR_OK
);

3974 
	}
}

3979 #i‡!
FF_FS_READONLY


3984 
FRESULT
 
	$f_wrôe
 (

3985 
FIL
* 
Â
,

3986 c⁄° * 
buff
,

3987 
UINT
 
btw
,

3988 
UINT
* 
bw


3991 
FRESULT
 
ªs
;

3992 
FATFS
 *
fs
;

3993 
DWORD
 
˛°
;

3994 
LBA_t
 
£˘
;

3995 
UINT
 
w˙t
, 
cc
, 
c£˘
;

3996 c⁄° 
BYTE
 *
wbuff
 = (c⁄° BYTE*)
buff
;

3999 *
bw
 = 0;

4000 
ªs
 = 
	`vÆid©e
(&
Â
->
obj
, &
fs
);

4001 i‡(
ªs
 !
FR_OK
 || (ª†(
FRESULT
)
Â
->
îr
Ë!FR_OKË
	`LEAVE_FF
(
fs
,Ñes);

4002 i‡(!(
Â
->
Êag
 & 
FA_WRITE
)Ë
	`LEAVE_FF
(
fs
, 
FR_DENIED
);

4005 i‡((!
FF_FS_EXFAT
 || 
fs
->
fs_ty≥
 !
FS_EXFAT
Ë&& (
DWORD
)(
Â
->
Âå
 + 
btw
) < (DWORD)fp->fptr) {

4006 
btw
 = (
UINT
)(0xFFFFFFFF - (
DWORD
)
Â
->
Âå
);

4009  ; 
btw
;

4010 
btw
 -
w˙t
, *
bw
 +w˙t, 
wbuff
 +w˙t, 
Â
->
Âå
 +w˙t, fp->
obj
.
objsize
 = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {

4011 i‡(
Â
->
Âå
 % 
	`SS
(
fs
) == 0) {

4012 
c£˘
 = (
UINT
)(
Â
->
Âå
 / 
	`SS
(
fs
)Ë& (fs->
csize
 - 1);

4013 i‡(
c£˘
 == 0) {

4014 i‡(
Â
->
Âå
 == 0) {

4015 
˛°
 = 
Â
->
obj
.
s˛u°
;

4016 i‡(
˛°
 == 0) {

4017 
˛°
 = 
	`¸óã_chaö
(&
Â
->
obj
, 0);

4020 #i‡
FF_USE_FASTSEEK


4021 i‡(
Â
->
˛tbl
) {

4022 
˛°
 = 
	`˛mt_˛u°
(
Â
, fp->
Âå
);

4026 
˛°
 = 
	`¸óã_chaö
(&
Â
->
obj
, fp->
˛u°
);

4029 i‡(
˛°
 == 0) ;

4030 i‡(
˛°
 =1Ë
	`ABORT
(
fs
, 
FR_INT_ERR
);

4031 i‡(
˛°
 =0xFFFFFFFFË
	`ABORT
(
fs
, 
FR_DISK_ERR
);

4032 
Â
->
˛u°
 = 
˛°
;

4033 i‡(
Â
->
obj
.
s˛u°
 =0ËÂ->obj.s˛u° = 
˛°
;

4035 #i‡
FF_FS_TINY


4036 i‡(
fs
->
wö£˘
 =
Â
->
£˘
 && 
	`sync_wödow
(fsË!
FR_OK
Ë
	`ABORT
(fs, 
FR_DISK_ERR
);

4038 i‡(
Â
->
Êag
 & 
FA_DIRTY
) {

4039 i‡(
	`disk_wrôe
(
fs
->
pdrv
, 
Â
->
buf
, fp->
£˘
, 1Ë!
RES_OK
Ë
	`ABORT
(fs, 
FR_DISK_ERR
);

4040 
Â
->
Êag
 &(
BYTE
)~
FA_DIRTY
;

4043 
£˘
 = 
	`˛°2£˘
(
fs
, 
Â
->
˛u°
);

4044 i‡(
£˘
 =0Ë
	`ABORT
(
fs
, 
FR_INT_ERR
);

4045 
£˘
 +
c£˘
;

4046 
cc
 = 
btw
 / 
	`SS
(
fs
);

4047 i‡(
cc
 > 0) {

4048 i‡(
c£˘
 + 
cc
 > 
fs
->
csize
) {

4049 
cc
 = 
fs
->
csize
 - 
c£˘
;

4051 i‡(
	`disk_wrôe
(
fs
->
pdrv
, 
wbuff
, 
£˘
, 
cc
Ë!
RES_OK
Ë
	`ABORT
(fs, 
FR_DISK_ERR
);

4052 #i‡
FF_FS_MINIMIZE
 <= 2

4053 #i‡
FF_FS_TINY


4054 i‡(
fs
->
wö£˘
 - 
£˘
 < 
cc
) {

4055 
	`mem_˝y
(
fs
->
wö
, 
wbuff
 + ((fs->
wö£˘
 - 
£˘
Ë* 
	`SS
(fs)), SS(fs));

4056 
fs
->
wÊag
 = 0;

4059 i‡(
Â
->
£˘
 - se˘ < 
cc
) {

4060 
	`mem_˝y
(
Â
->
buf
, 
wbuff
 + ((Â->
£˘
 - se˘Ë* 
	`SS
(
fs
)), SS(fs));

4061 
Â
->
Êag
 &(
BYTE
)~
FA_DIRTY
;

4065 
w˙t
 = 
	`SS
(
fs
Ë* 
cc
;

4068 #i‡
FF_FS_TINY


4069 i‡(
Â
->
Âå
 >Â->
obj
.
objsize
) {

4070 i‡(
	`sync_wödow
(
fs
Ë!
FR_OK
Ë
	`ABORT
(fs, 
FR_DISK_ERR
);

4071 
fs
->
wö£˘
 = 
£˘
;

4074 i‡(
Â
->
£˘
 != sect &&

4075 
Â
->
Âå
 < fp->
obj
.
objsize
 &&

4076 
	`disk_ªad
(
fs
->
pdrv
, 
Â
->
buf
, 
£˘
, 1Ë!
RES_OK
) {

4077 
	`ABORT
(
fs
, 
FR_DISK_ERR
);

4080 
Â
->
£˘
 = sect;

4082 
w˙t
 = 
	`SS
(
fs
Ë- (
UINT
)
Â
->
Âå
 % SS(fs);

4083 i‡(
w˙t
 > 
btw
) wcnt = btw;

4084 #i‡
FF_FS_TINY


4085 i‡(
	`move_wödow
(
fs
, 
Â
->
£˘
Ë!
FR_OK
Ë
	`ABORT
(fs, 
FR_DISK_ERR
);

4086 
	`mem_˝y
(
fs
->
wö
 + 
Â
->
Âå
 % 
	`SS
(fs), 
wbuff
, 
w˙t
);

4087 
fs
->
wÊag
 = 1;

4089 
	`mem_˝y
(
Â
->
buf
 + fp->
Âå
 % 
	`SS
(
fs
), 
wbuff
, 
w˙t
);

4090 
Â
->
Êag
 |
FA_DIRTY
;

4094 
Â
->
Êag
 |
FA_MODIFIED
;

4096 
	`LEAVE_FF
(
fs
, 
FR_OK
);

4097 
	}
}

4106 
FRESULT
 
	$f_sync
 (

4107 
FIL
* 
Â


4110 
FRESULT
 
ªs
;

4111 
FATFS
 *
fs
;

4112 
DWORD
 
tm
;

4113 
BYTE
 *
dú
;

4116 
ªs
 = 
	`vÆid©e
(&
Â
->
obj
, &
fs
);

4117 i‡(
ªs
 =
FR_OK
) {

4118 i‡(
Â
->
Êag
 & 
FA_MODIFIED
) {

4119 #i‡!
FF_FS_TINY


4120 i‡(
Â
->
Êag
 & 
FA_DIRTY
) {

4121 i‡(
	`disk_wrôe
(
fs
->
pdrv
, 
Â
->
buf
, fp->
£˘
, 1Ë!
RES_OK
Ë
	`LEAVE_FF
(fs, 
FR_DISK_ERR
);

4122 
Â
->
Êag
 &(
BYTE
)~
FA_DIRTY
;

4126 
tm
 = 
	`GET_FATTIME
();

4127 #i‡
FF_FS_EXFAT


4128 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

4129 
ªs
 = 
	`fûl_fú°_‰ag
(&
Â
->
obj
);

4130 i‡(
ªs
 =
FR_OK
) {

4131 
ªs
 = 
	`fûl_œ°_‰ag
(&
Â
->
obj
, fp->
˛u°
, 0xFFFFFFFF);

4133 i‡(
ªs
 =
FR_OK
) {

4134 
DIR
 
dj
;

4135 
DEF_NAMBUF


4137 
	`INIT_NAMBUF
(
fs
);

4138 
ªs
 = 
	`lﬂd_obj_xdú
(&
dj
, &
Â
->
obj
);

4139 i‡(
ªs
 =
FR_OK
) {

4140 
fs
->
dúbuf
[
XDIR_Aâr
] |
AM_ARC
;

4141 
fs
->
dúbuf
[
XDIR_GíFœgs
] = 
Â
->
obj
.
°©
 | 1;

4142 
	`°_dw‹d
(
fs
->
dúbuf
 + 
XDIR_F°Clus
, 
Â
->
obj
.
s˛u°
);

4143 
	`°_qw‹d
(
fs
->
dúbuf
 + 
XDIR_FûeSize
, 
Â
->
obj
.
objsize
);

4144 
	`°_qw‹d
(
fs
->
dúbuf
 + 
XDIR_VÆidFûeSize
, 
Â
->
obj
.
objsize
);

4145 
	`°_dw‹d
(
fs
->
dúbuf
 + 
XDIR_ModTime
, 
tm
);

4146 
fs
->
dúbuf
[
XDIR_ModTime10
] = 0;

4147 
	`°_dw‹d
(
fs
->
dúbuf
 + 
XDIR_AccTime
, 0);

4148 
ªs
 = 
	`°‹e_xdú
(&
dj
);

4149 i‡(
ªs
 =
FR_OK
) {

4150 
ªs
 = 
	`sync_fs
(
fs
);

4151 
Â
->
Êag
 &(
BYTE
)~
FA_MODIFIED
;

4154 
	`FREE_NAMBUF
();

4159 
ªs
 = 
	`move_wödow
(
fs
, 
Â
->
dú_£˘
);

4160 i‡(
ªs
 =
FR_OK
) {

4161 
dú
 = 
Â
->
dú_±r
;

4162 
dú
[
DIR_Aâr
] |
AM_ARC
;

4163 
	`°_˛u°
(
Â
->
obj
.
fs
, 
dú
, fp->obj.
s˛u°
);

4164 
	`°_dw‹d
(
dú
 + 
DIR_FûeSize
, (
DWORD
)
Â
->
obj
.
objsize
);

4165 
	`°_dw‹d
(
dú
 + 
DIR_ModTime
, 
tm
);

4166 
	`°_w‹d
(
dú
 + 
DIR_L°AccD©e
, 0);

4167 
fs
->
wÊag
 = 1;

4168 
ªs
 = 
	`sync_fs
(
fs
);

4169 
Â
->
Êag
 &(
BYTE
)~
FA_MODIFIED
;

4175 
	`LEAVE_FF
(
fs
, 
ªs
);

4176 
	}
}

4187 
FRESULT
 
	$f_˛o£
 (

4188 
FIL
* 
Â


4191 
FRESULT
 
ªs
;

4192 
FATFS
 *
fs
;

4194 #i‡!
FF_FS_READONLY


4195 
ªs
 = 
	`f_sync
(
Â
);

4196 i‡(
ªs
 =
FR_OK
)

4199 
ªs
 = 
	`vÆid©e
(&
Â
->
obj
, &
fs
);

4200 i‡(
ªs
 =
FR_OK
) {

4201 #i‡
FF_FS_LOCK
 != 0

4202 
ªs
 = 
	`dec_lock
(
Â
->
obj
.
lockid
);

4203 i‡(
ªs
 =
FR_OK
Ë
Â
->
obj
.
fs
 = 0;

4205 
Â
->
obj
.
fs
 = 0;

4207 #i‡
FF_FS_REENTRANT


4208 
	`u∆ock_fs
(
fs
, 
FR_OK
);

4212  
ªs
;

4213 
	}
}

4218 #i‡
FF_FS_RPATH
 >= 1

4223 
FRESULT
 
	$f_chdrive
 (

4224 c⁄° 
TCHAR
* 
∑th


4227 
vﬁ
;

4231 
vﬁ
 = 
	`gë_ldnumbî
(&
∑th
);

4232 i‡(
vﬁ
 < 0Ë 
FR_INVALID_DRIVE
;

4233 
CuºVﬁ
 = (
BYTE
)
vﬁ
;

4235  
FR_OK
;

4236 
	}
}

4240 
FRESULT
 
	$f_chdú
 (

4241 c⁄° 
TCHAR
* 
∑th


4244 #i‡
FF_STR_VOLUME_ID
 == 2

4245 
UINT
 
i
;

4247 
FRESULT
 
ªs
;

4248 
DIR
 
dj
;

4249 
FATFS
 *
fs
;

4250 
DEF_NAMBUF


4254 
ªs
 = 
	`mou¡_vﬁume
(&
∑th
, &
fs
, 0);

4255 i‡(
ªs
 =
FR_OK
) {

4256 
dj
.
obj
.
fs
 = fs;

4257 
	`INIT_NAMBUF
(
fs
);

4258 
ªs
 = 
	`fﬁlow_∑th
(&
dj
, 
∑th
);

4259 i‡(
ªs
 =
FR_OK
) {

4260 i‡(
dj
.
‚
[
NSFLAG
] & 
NS_NONAME
) {

4261 
fs
->
cdú
 = 
dj
.
obj
.
s˛u°
;

4262 #i‡
FF_FS_EXFAT


4263 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

4264 
fs
->
cdc_s˛
 = 
dj
.
obj
.
c_s˛
;

4265 
fs
->
cdc_size
 = 
dj
.
obj
.
c_size
;

4266 
fs
->
cdc_ofs
 = 
dj
.
obj
.
c_ofs
;

4270 i‡(
dj
.
obj
.
©å
 & 
AM_DIR
) {

4271 #i‡
FF_FS_EXFAT


4272 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

4273 
fs
->
cdú
 = 
	`ld_dw‹d
(fs->
dúbuf
 + 
XDIR_F°Clus
);

4274 
fs
->
cdc_s˛
 = 
dj
.
obj
.
s˛u°
;

4275 
fs
->
cdc_size
 = ((
DWORD
)
dj
.
obj
.
objsize
 & 0xFFFFFF00Ë| dj.obj.
°©
;

4276 
fs
->
cdc_ofs
 = 
dj
.
blk_ofs
;

4280 
fs
->
cdú
 = 
	`ld_˛u°
(fs, 
dj
.
dú
);

4283 
ªs
 = 
FR_NO_PATH
;

4287 
	`FREE_NAMBUF
();

4288 i‡(
ªs
 =
FR_NO_FILE
Ëª†
FR_NO_PATH
;

4289 #i‡
FF_STR_VOLUME_ID
 == 2

4290 i‡(
ªs
 =
FR_OK
) {

4291 
i
 = 
FF_VOLUMES
 - 1; i && 
fs
 !
F©Fs
[i]; i--) ;

4292 
CuºVﬁ
 = (
BYTE
)
i
;

4297 
	`LEAVE_FF
(
fs
, 
ªs
);

4298 
	}
}

4301 #i‡
FF_FS_RPATH
 >= 2

4302 
FRESULT
 
	$f_gëcwd
 (

4303 
TCHAR
* 
buff
,

4304 
UINT
 
Àn


4307 
FRESULT
 
ªs
;

4308 
DIR
 
dj
;

4309 
FATFS
 *
fs
;

4310 
UINT
 
i
, 
n
;

4311 
DWORD
 
c˛
;

4312 
TCHAR
 *
ç
 = 
buff
;

4313 #i‡
FF_VOLUMES
 >= 2

4314 
UINT
 
vl
;

4315 #i‡
FF_STR_VOLUME_ID


4316 c⁄° *
vp
;

4319 
FILINFO
 
‚o
;

4320 
DEF_NAMBUF


4324 
buff
[0] = 0;

4325 
ªs
 = 
	`mou¡_vﬁume
((c⁄° 
TCHAR
**)&
buff
, &
fs
, 0);

4326 i‡(
ªs
 =
FR_OK
) {

4327 
dj
.
obj
.
fs
 = fs;

4328 
	`INIT_NAMBUF
(
fs
);

4331 
i
 = 
Àn
;

4332 i‡(!
FF_FS_EXFAT
 || 
fs
->
fs_ty≥
 !
FS_EXFAT
) {

4333 
dj
.
obj
.
s˛u°
 = 
fs
->
cdú
;

4334 (
c˛
 = 
dj
.
obj
.
s˛u°
) != 0) {

4335 
ªs
 = 
	`dú_sdi
(&
dj
, 1 * 
SZDIRE
);

4336 i‡(
ªs
 !
FR_OK
) ;

4337 
ªs
 = 
	`move_wödow
(
fs
, 
dj
.
£˘
);

4338 i‡(
ªs
 !
FR_OK
) ;

4339 
dj
.
obj
.
s˛u°
 = 
	`ld_˛u°
(
fs
, dj.
dú
);

4340 
ªs
 = 
	`dú_sdi
(&
dj
, 0);

4341 i‡(
ªs
 !
FR_OK
) ;

4343 
ªs
 = 
	`DIR_READ_FILE
(&
dj
);

4344 i‡(
ªs
 !
FR_OK
) ;

4345 i‡(
c˛
 =
	`ld_˛u°
(
fs
, 
dj
.
dú
)) ;

4346 
ªs
 = 
	`dú_√xt
(&
dj
, 0);

4347 } 
ªs
 =
FR_OK
);

4348 i‡(
ªs
 =
FR_NO_FILE
Ëª†
FR_INT_ERR
;

4349 i‡(
ªs
 !
FR_OK
) ;

4350 
	`gë_fûeöfo
(&
dj
, &
‚o
);

4351 
n
 = 0; 
‚o
.
‚ame
[n];Ç++) ;

4352 i‡(
i
 < 
n
 + 1) {

4353 
ªs
 = 
FR_NOT_ENOUGH_CORE
; ;

4355 
n
Ë
buff
[--
i
] = 
‚o
.
‚ame
[--n];

4356 
buff
[--
i
] = '/';

4359 i‡(
ªs
 =
FR_OK
) {

4360 i‡(
i
 =
Àn
Ë
buff
[--i] = '/';

4361 #i‡
FF_VOLUMES
 >= 2

4362 
vl
 = 0;

4363 #i‡
FF_STR_VOLUME_ID
 >= 1

4364 
n
 = 0, 
vp
 = (c⁄° *)
VﬁumeSå
[
CuºVﬁ
]; vp[n];Ç++) ;

4365 i‡(
i
 >
n
 + 2) {

4366 i‡(
FF_STR_VOLUME_ID
 =2Ë*
ç
++ = (
TCHAR
)'/';

4367 
vl
 = 0; v»< 
n
; *
ç
++ = (
TCHAR
)
vp
[vl], vl++) ;

4368 i‡(
FF_STR_VOLUME_ID
 =1Ë*
ç
++ = (
TCHAR
)':';

4369 
vl
++;

4372 i‡(
i
 >= 3) {

4373 *
ç
++ = (
TCHAR
)'0' + 
CuºVﬁ
;

4374 *
ç
++ = (
TCHAR
)':';

4375 
vl
 = 2;

4378 i‡(
vl
 =0Ë
ªs
 = 
FR_NOT_ENOUGH_CORE
;

4381 i‡(
ªs
 =
FR_OK
) {

4382 dÿ*
ç
++ = 
buff
[
i
++]; ò< 
Àn
);

4385 
	`FREE_NAMBUF
();

4388 *
ç
 = 0;

4389 
	`LEAVE_FF
(
fs
, 
ªs
);

4390 
	}
}

4397 #i‡
FF_FS_MINIMIZE
 <= 2

4402 
FRESULT
 
	$f_l£ek
 (

4403 
FIL
* 
Â
,

4404 
FSIZE_t
 
ofs


4407 
FRESULT
 
ªs
;

4408 
FATFS
 *
fs
;

4409 
DWORD
 
˛°
, 
bcs
;

4410 
LBA_t
 
n£˘
;

4411 
FSIZE_t
 
iÂå
;

4412 #i‡
FF_USE_FASTSEEK


4413 
DWORD
 
˛
, 
p˛
, 
n˛
, 
t˛
, 
éí
, 
uÀn
, *
tbl
;

4414 
LBA_t
 
dsc
;

4417 
ªs
 = 
	`vÆid©e
(&
Â
->
obj
, &
fs
);

4418 i‡(
ªs
 =
FR_OK
Ëª†(
FRESULT
)
Â
->
îr
;

4419 #i‡
FF_FS_EXFAT
 && !
FF_FS_READONLY


4420 i‡(
ªs
 =
FR_OK
 && 
fs
->
fs_ty≥
 =
FS_EXFAT
) {

4421 
ªs
 = 
	`fûl_œ°_‰ag
(&
Â
->
obj
, fp->
˛u°
, 0xFFFFFFFF);

4424 i‡(
ªs
 !
FR_OK
Ë
	`LEAVE_FF
(
fs
,Ñes);

4426 #i‡
FF_USE_FASTSEEK


4427 i‡(
Â
->
˛tbl
) {

4428 i‡(
ofs
 =
CREATE_LINKMAP
) {

4429 
tbl
 = 
Â
->
˛tbl
;

4430 
éí
 = *
tbl
++; 
uÀn
 = 2;

4431 
˛
 = 
Â
->
obj
.
s˛u°
;

4432 i‡(
˛
 != 0) {

4435 
t˛
 = 
˛
; 
n˛
 = 0; 
uÀn
 += 2;

4437 
p˛
 = 
˛
; 
n˛
++;

4438 
˛
 = 
	`gë_Át
(&
Â
->
obj
, cl);

4439 i‡(
˛
 <1Ë
	`ABORT
(
fs
, 
FR_INT_ERR
);

4440 i‡(
˛
 =0xFFFFFFFFË
	`ABORT
(
fs
, 
FR_DISK_ERR
);

4441 } 
˛
 =
p˛
 + 1);

4442 i‡(
uÀn
 <
éí
) {

4443 *
tbl
++ = 
n˛
; *tbl++ = 
t˛
;

4445 } 
˛
 < 
fs
->
n_Áã¡
);

4447 *
Â
->
˛tbl
 = 
uÀn
;

4448 i‡(
uÀn
 <
éí
) {

4449 *
tbl
 = 0;

4451 
ªs
 = 
FR_NOT_ENOUGH_CORE
;

4454 i‡(
ofs
 > 
Â
->
obj
.
objsize
) ofs = fp->obj.objsize;

4455 
Â
->
Âå
 = 
ofs
;

4456 i‡(
ofs
 > 0) {

4457 
Â
->
˛u°
 = 
	`˛mt_˛u°
(Â, 
ofs
 - 1);

4458 
dsc
 = 
	`˛°2£˘
(
fs
, 
Â
->
˛u°
);

4459 i‡(
dsc
 =0Ë
	`ABORT
(
fs
, 
FR_INT_ERR
);

4460 
dsc
 +(
DWORD
)((
ofs
 - 1Ë/ 
	`SS
(
fs
)Ë& (fs->
csize
 - 1);

4461 i‡(
Â
->
Âå
 % 
	`SS
(
fs
Ë&& 
dsc
 !Â->
£˘
) {

4462 #i‡!
FF_FS_TINY


4463 #i‡!
FF_FS_READONLY


4464 i‡(
Â
->
Êag
 & 
FA_DIRTY
) {

4465 i‡(
	`disk_wrôe
(
fs
->
pdrv
, 
Â
->
buf
, fp->
£˘
, 1Ë!
RES_OK
Ë
	`ABORT
(fs, 
FR_DISK_ERR
);

4466 
Â
->
Êag
 &(
BYTE
)~
FA_DIRTY
;

4469 i‡(
	`disk_ªad
(
fs
->
pdrv
, 
Â
->
buf
, 
dsc
, 1Ë!
RES_OK
Ë
	`ABORT
(fs, 
FR_DISK_ERR
);

4471 
Â
->
£˘
 = 
dsc
;

4480 #i‡
FF_FS_EXFAT


4481 i‡(
fs
->
fs_ty≥
 !
FS_EXFAT
 && 
ofs
 >= 0x100000000) ofs = 0xFFFFFFFF;

4483 i‡(
ofs
 > 
Â
->
obj
.
objsize
 && (
FF_FS_READONLY
 || !(Â->
Êag
 & 
FA_WRITE
))) {

4484 
ofs
 = 
Â
->
obj
.
objsize
;

4486 
iÂå
 = 
Â
->
Âå
;

4487 
Â
->
Âå
 = 
n£˘
 = 0;

4488 i‡(
ofs
 > 0) {

4489 
bcs
 = (
DWORD
)
fs
->
csize
 * 
	`SS
(fs);

4490 i‡(
iÂå
 > 0 &&

4491 (
ofs
 - 1Ë/ 
bcs
 >(
iÂå
 - 1) / bcs) {

4492 
Â
->
Âå
 = (
iÂå
 - 1Ë& ~(
FSIZE_t
)(
bcs
 - 1);

4493 
ofs
 -
Â
->
Âå
;

4494 
˛°
 = 
Â
->
˛u°
;

4496 
˛°
 = 
Â
->
obj
.
s˛u°
;

4497 #i‡!
FF_FS_READONLY


4498 i‡(
˛°
 == 0) {

4499 
˛°
 = 
	`¸óã_chaö
(&
Â
->
obj
, 0);

4500 i‡(
˛°
 =1Ë
	`ABORT
(
fs
, 
FR_INT_ERR
);

4501 i‡(
˛°
 =0xFFFFFFFFË
	`ABORT
(
fs
, 
FR_DISK_ERR
);

4502 
Â
->
obj
.
s˛u°
 = 
˛°
;

4505 
Â
->
˛u°
 = 
˛°
;

4507 i‡(
˛°
 != 0) {

4508 
ofs
 > 
bcs
) {

4509 
ofs
 -
bcs
; 
Â
->
Âå
 += bcs;

4510 #i‡!
FF_FS_READONLY


4511 i‡(
Â
->
Êag
 & 
FA_WRITE
) {

4512 i‡(
FF_FS_EXFAT
 && 
Â
->
Âå
 > fp->
obj
.
objsize
) {

4513 
Â
->
obj
.
objsize
 = fp->
Âå
;

4514 
Â
->
Êag
 |
FA_MODIFIED
;

4516 
˛°
 = 
	`¸óã_chaö
(&
Â
->
obj
, clst);

4517 i‡(
˛°
 == 0) {

4518 
ofs
 = 0; ;

4523 
˛°
 = 
	`gë_Át
(&
Â
->
obj
, clst);

4525 i‡(
˛°
 =0xFFFFFFFFË
	`ABORT
(
fs
, 
FR_DISK_ERR
);

4526 i‡(
˛°
 <1 || cl° >
fs
->
n_Áã¡
Ë
	`ABORT
(fs, 
FR_INT_ERR
);

4527 
Â
->
˛u°
 = 
˛°
;

4529 
Â
->
Âå
 +
ofs
;

4530 i‡(
ofs
 % 
	`SS
(
fs
)) {

4531 
n£˘
 = 
	`˛°2£˘
(
fs
, 
˛°
);

4532 i‡(
n£˘
 =0Ë
	`ABORT
(
fs
, 
FR_INT_ERR
);

4533 
n£˘
 +(
DWORD
)(
ofs
 / 
	`SS
(
fs
));

4537 i‡(!
FF_FS_READONLY
 && 
Â
->
Âå
 > fp->
obj
.
objsize
) {

4538 
Â
->
obj
.
objsize
 = fp->
Âå
;

4539 
Â
->
Êag
 |
FA_MODIFIED
;

4541 i‡(
Â
->
Âå
 % 
	`SS
(
fs
Ë&& 
n£˘
 !Â->
£˘
) {

4542 #i‡!
FF_FS_TINY


4543 #i‡!
FF_FS_READONLY


4544 i‡(
Â
->
Êag
 & 
FA_DIRTY
) {

4545 i‡(
	`disk_wrôe
(
fs
->
pdrv
, 
Â
->
buf
, fp->
£˘
, 1Ë!
RES_OK
Ë
	`ABORT
(fs, 
FR_DISK_ERR
);

4546 
Â
->
Êag
 &(
BYTE
)~
FA_DIRTY
;

4549 i‡(
	`disk_ªad
(
fs
->
pdrv
, 
Â
->
buf
, 
n£˘
, 1Ë!
RES_OK
Ë
	`ABORT
(fs, 
FR_DISK_ERR
);

4551 
Â
->
£˘
 = 
n£˘
;

4555 
	`LEAVE_FF
(
fs
, 
ªs
);

4556 
	}
}

4560 #i‡
FF_FS_MINIMIZE
 <= 1

4565 
FRESULT
 
	$f_›ídú
 (

4566 
DIR
* 
dp
,

4567 c⁄° 
TCHAR
* 
∑th


4570 
FRESULT
 
ªs
;

4571 
FATFS
 *
fs
;

4572 
DEF_NAMBUF


4575 i‡(!
dp
Ë 
FR_INVALID_OBJECT
;

4578 
ªs
 = 
	`mou¡_vﬁume
(&
∑th
, &
fs
, 0);

4579 i‡(
ªs
 =
FR_OK
) {

4580 
dp
->
obj
.
fs
 = fs;

4581 
	`INIT_NAMBUF
(
fs
);

4582 
ªs
 = 
	`fﬁlow_∑th
(
dp
, 
∑th
);

4583 i‡(
ªs
 =
FR_OK
) {

4584 i‡(!(
dp
->
‚
[
NSFLAG
] & 
NS_NONAME
)) {

4585 i‡(
dp
->
obj
.
©å
 & 
AM_DIR
) {

4586 #i‡
FF_FS_EXFAT


4587 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

4588 
dp
->
obj
.
c_s˛
 = dp->obj.
s˛u°
;

4589 
dp
->
obj
.
c_size
 = ((
DWORD
)dp->obj.
objsize
 & 0xFFFFFF00Ë| dp->obj.
°©
;

4590 
dp
->
obj
.
c_ofs
 = dp->
blk_ofs
;

4591 
	`öô_Æloc_öfo
(
fs
, &
dp
->
obj
);

4595 
dp
->
obj
.
s˛u°
 = 
	`ld_˛u°
(
fs
, dp->
dú
);

4598 
ªs
 = 
FR_NO_PATH
;

4601 i‡(
ªs
 =
FR_OK
) {

4602 
dp
->
obj
.
id
 = 
fs
->id;

4603 
ªs
 = 
	`dú_sdi
(
dp
, 0);

4604 #i‡
FF_FS_LOCK
 != 0

4605 i‡(
ªs
 =
FR_OK
) {

4606 i‡(
dp
->
obj
.
s˛u°
 != 0) {

4607 
dp
->
obj
.
lockid
 = 
	`öc_lock
(dp, 0);

4608 i‡(!
dp
->
obj
.
lockid
Ë
ªs
 = 
FR_TOO_MANY_OPEN_FILES
;

4610 
dp
->
obj
.
lockid
 = 0;

4616 
	`FREE_NAMBUF
();

4617 i‡(
ªs
 =
FR_NO_FILE
Ëª†
FR_NO_PATH
;

4619 i‡(
ªs
 !
FR_OK
Ë
dp
->
obj
.
fs
 = 0;

4621 
	`LEAVE_FF
(
fs
, 
ªs
);

4622 
	}
}

4631 
FRESULT
 
	$f_˛o£dú
 (

4632 
DIR
 *
dp


4635 
FRESULT
 
ªs
;

4636 
FATFS
 *
fs
;

4639 
ªs
 = 
	`vÆid©e
(&
dp
->
obj
, &
fs
);

4640 i‡(
ªs
 =
FR_OK
) {

4641 #i‡
FF_FS_LOCK
 != 0

4642 i‡(
dp
->
obj
.
lockid
Ë
ªs
 = 
	`dec_lock
(dp->obj.lockid);

4643 i‡(
ªs
 =
FR_OK
Ë
dp
->
obj
.
fs
 = 0;

4645 
dp
->
obj
.
fs
 = 0;

4647 #i‡
FF_FS_REENTRANT


4648 
	`u∆ock_fs
(
fs
, 
FR_OK
);

4651  
ªs
;

4652 
	}
}

4661 
FRESULT
 
	$f_ªaddú
 (

4662 
DIR
* 
dp
,

4663 
FILINFO
* 
‚o


4666 
FRESULT
 
ªs
;

4667 
FATFS
 *
fs
;

4668 
DEF_NAMBUF


4671 
ªs
 = 
	`vÆid©e
(&
dp
->
obj
, &
fs
);

4672 i‡(
ªs
 =
FR_OK
) {

4673 i‡(!
‚o
) {

4674 
ªs
 = 
	`dú_sdi
(
dp
, 0);

4676 
	`INIT_NAMBUF
(
fs
);

4677 
ªs
 = 
	`DIR_READ_FILE
(
dp
);

4678 i‡(
ªs
 =
FR_NO_FILE
Ëª†
FR_OK
;

4679 i‡(
ªs
 =
FR_OK
) {

4680 
	`gë_fûeöfo
(
dp
, 
‚o
);

4681 
ªs
 = 
	`dú_√xt
(
dp
, 0);

4682 i‡(
ªs
 =
FR_NO_FILE
Ëª†
FR_OK
;

4684 
	`FREE_NAMBUF
();

4687 
	`LEAVE_FF
(
fs
, 
ªs
);

4688 
	}
}

4692 #i‡
FF_USE_FIND


4697 
FRESULT
 
	$f_föd√xt
 (

4698 
DIR
* 
dp
,

4699 
FILINFO
* 
‚o


4702 
FRESULT
 
ªs
;

4706 
ªs
 = 
	`f_ªaddú
(
dp
, 
‚o
);

4707 i‡(
ªs
 !
FR_OK
 || !
‚o
 || !‚o->
‚ame
[0]) ;

4708 i‡(
	`∑âîn_m©chög
(
dp
->
∑t
, 
‚o
->
‚ame
, 0, 0)) ;

4709 #i‡
FF_USE_LFN
 && 
FF_USE_FIND
 == 2

4710 i‡(
	`∑âîn_m©chög
(
dp
->
∑t
, 
‚o
->
Æäame
, 0, 0)) ;

4713  
ªs
;

4714 
	}
}

4722 
FRESULT
 
	$f_födfú°
 (

4723 
DIR
* 
dp
,

4724 
FILINFO
* 
‚o
,

4725 c⁄° 
TCHAR
* 
∑th
,

4726 c⁄° 
TCHAR
* 
∑âîn


4729 
FRESULT
 
ªs
;

4732 
dp
->
∑t
 = 
∑âîn
;

4733 
ªs
 = 
	`f_›ídú
(
dp
, 
∑th
);

4734 i‡(
ªs
 =
FR_OK
) {

4735 
ªs
 = 
	`f_föd√xt
(
dp
, 
‚o
);

4737  
ªs
;

4738 
	}
}

4744 #i‡
FF_FS_MINIMIZE
 == 0

4749 
FRESULT
 
	$f_°©
 (

4750 c⁄° 
TCHAR
* 
∑th
,

4751 
FILINFO
* 
‚o


4754 
FRESULT
 
ªs
;

4755 
DIR
 
dj
;

4756 
DEF_NAMBUF


4760 
ªs
 = 
	`mou¡_vﬁume
(&
∑th
, &
dj
.
obj
.
fs
, 0);

4761 i‡(
ªs
 =
FR_OK
) {

4762 
	`INIT_NAMBUF
(
dj
.
obj
.
fs
);

4763 
ªs
 = 
	`fﬁlow_∑th
(&
dj
, 
∑th
);

4764 i‡(
ªs
 =
FR_OK
) {

4765 i‡(
dj
.
‚
[
NSFLAG
] & 
NS_NONAME
) {

4766 
ªs
 = 
FR_INVALID_NAME
;

4768 i‡(
‚o
Ë
	`gë_fûeöfo
(&
dj
, fno);

4771 
	`FREE_NAMBUF
();

4774 
	`LEAVE_FF
(
dj
.
obj
.
fs
, 
ªs
);

4775 
	}
}

4779 #i‡!
FF_FS_READONLY


4784 
FRESULT
 
	$f_gë‰ì
 (

4785 c⁄° 
TCHAR
* 
∑th
,

4786 
DWORD
* 
n˛°
,

4787 
FATFS
** 
Átfs


4790 
FRESULT
 
ªs
;

4791 
FATFS
 *
fs
;

4792 
DWORD
 
n‰ì
, 
˛°
, 
°©
;

4793 
LBA_t
 
£˘
;

4794 
UINT
 
i
;

4795 
FFOBJID
 
obj
;

4799 
ªs
 = 
	`mou¡_vﬁume
(&
∑th
, &
fs
, 0);

4800 i‡(
ªs
 =
FR_OK
) {

4801 *
Átfs
 = 
fs
;

4803 i‡(
fs
->
‰ì_˛°
 <fs->
n_Áã¡
 - 2) {

4804 *
n˛°
 = 
fs
->
‰ì_˛°
;

4807 
n‰ì
 = 0;

4808 i‡(
fs
->
fs_ty≥
 =
FS_FAT12
) {

4809 
˛°
 = 2; 
obj
.
fs
 = fs;

4811 
°©
 = 
	`gë_Át
(&
obj
, 
˛°
);

4812 i‡(
°©
 =0xFFFFFFFFË{ 
ªs
 = 
FR_DISK_ERR
; ; }

4813 i‡(
°©
 =1Ë{ 
ªs
 = 
FR_INT_ERR
; ; }

4814 i‡(
°©
 =0Ë
n‰ì
++;

4815 } ++
˛°
 < 
fs
->
n_Áã¡
);

4817 #i‡
FF_FS_EXFAT


4818 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

4819 
BYTE
 
bm
;

4820 
UINT
 
b
;

4822 
˛°
 = 
fs
->
n_Áã¡
 - 2;

4823 
£˘
 = 
fs
->
bôba£
;

4824 
i
 = 0;

4826 i‡(
i
 == 0) {

4827 
ªs
 = 
	`move_wödow
(
fs
, 
£˘
++);

4828 i‡(
ªs
 !
FR_OK
) ;

4830 
b
 = 8, 
bm
 = 
fs
->
wö
[
i
]; b && 
˛°
; b--, clst--) {

4831 i‡(!(
bm
 & 1)Ë
n‰ì
++;

4832 
bm
 >>= 1;

4834 
i
 = (ò+ 1Ë% 
	`SS
(
fs
);

4835 } 
˛°
);

4839 
˛°
 = 
fs
->
n_Áã¡
;

4840 
£˘
 = 
fs
->
Átba£
;

4841 
i
 = 0;

4843 i‡(
i
 == 0) {

4844 
ªs
 = 
	`move_wödow
(
fs
, 
£˘
++);

4845 i‡(
ªs
 !
FR_OK
) ;

4847 i‡(
fs
->
fs_ty≥
 =
FS_FAT16
) {

4848 i‡(
	`ld_w‹d
(
fs
->
wö
 + 
i
Ë=0Ë
n‰ì
++;

4849 
i
 += 2;

4851 i‡((
	`ld_dw‹d
(
fs
->
wö
 + 
i
Ë& 0x0FFFFFFFË=0Ë
n‰ì
++;

4852 
i
 += 4;

4854 
i
 %
	`SS
(
fs
);

4855 } --
˛°
);

4858 *
n˛°
 = 
n‰ì
;

4859 
fs
->
‰ì_˛°
 = 
n‰ì
;

4860 
fs
->
fsi_Êag
 |= 1;

4864 
	`LEAVE_FF
(
fs
, 
ªs
);

4865 
	}
}

4874 
FRESULT
 
	$f_åunˇã
 (

4875 
FIL
* 
Â


4878 
FRESULT
 
ªs
;

4879 
FATFS
 *
fs
;

4880 
DWORD
 
n˛
;

4883 
ªs
 = 
	`vÆid©e
(&
Â
->
obj
, &
fs
);

4884 i‡(
ªs
 !
FR_OK
 || (ª†(
FRESULT
)
Â
->
îr
Ë!FR_OKË
	`LEAVE_FF
(
fs
,Ñes);

4885 i‡(!(
Â
->
Êag
 & 
FA_WRITE
)Ë
	`LEAVE_FF
(
fs
, 
FR_DENIED
);

4887 i‡(
Â
->
Âå
 < fp->
obj
.
objsize
) {

4888 i‡(
Â
->
Âå
 == 0) {

4889 
ªs
 = 
	`ªmove_chaö
(&
Â
->
obj
, fp->obj.
s˛u°
, 0);

4890 
Â
->
obj
.
s˛u°
 = 0;

4892 
n˛
 = 
	`gë_Át
(&
Â
->
obj
, fp->
˛u°
);

4893 
ªs
 = 
FR_OK
;

4894 i‡(
n˛
 =0xFFFFFFFFË
ªs
 = 
FR_DISK_ERR
;

4895 i‡(
n˛
 =1Ë
ªs
 = 
FR_INT_ERR
;

4896 i‡(
ªs
 =
FR_OK
 && 
n˛
 < 
fs
->
n_Áã¡
) {

4897 
ªs
 = 
	`ªmove_chaö
(&
Â
->
obj
, 
n˛
, fp->
˛u°
);

4900 
Â
->
obj
.
objsize
 = fp->
Âå
;

4901 
Â
->
Êag
 |
FA_MODIFIED
;

4902 #i‡!
FF_FS_TINY


4903 i‡(
ªs
 =
FR_OK
 && (
Â
->
Êag
 & 
FA_DIRTY
)) {

4904 i‡(
	`disk_wrôe
(
fs
->
pdrv
, 
Â
->
buf
, fp->
£˘
, 1Ë!
RES_OK
) {

4905 
ªs
 = 
FR_DISK_ERR
;

4907 
Â
->
Êag
 &(
BYTE
)~
FA_DIRTY
;

4911 i‡(
ªs
 !
FR_OK
Ë
	`ABORT
(
fs
,Ñes);

4914 
	`LEAVE_FF
(
fs
, 
ªs
);

4915 
	}
}

4924 
FRESULT
 
	$f_u∆ök
 (

4925 c⁄° 
TCHAR
* 
∑th


4928 
FRESULT
 
ªs
;

4929 
DIR
 
dj
, 
sdj
;

4930 
DWORD
 
d˛°
 = 0;

4931 
FATFS
 *
fs
;

4932 #i‡
FF_FS_EXFAT


4933 
FFOBJID
 
obj
;

4935 
DEF_NAMBUF


4939 
ªs
 = 
	`mou¡_vﬁume
(&
∑th
, &
fs
, 
FA_WRITE
);

4940 i‡(
ªs
 =
FR_OK
) {

4941 
dj
.
obj
.
fs
 = fs;

4942 
	`INIT_NAMBUF
(
fs
);

4943 
ªs
 = 
	`fﬁlow_∑th
(&
dj
, 
∑th
);

4944 i‡(
FF_FS_RPATH
 && 
ªs
 =
FR_OK
 && (
dj
.
‚
[
NSFLAG
] & 
NS_DOT
)) {

4945 
ªs
 = 
FR_INVALID_NAME
;

4947 #i‡
FF_FS_LOCK
 != 0

4948 i‡(
ªs
 =
FR_OK
Ëª†
	`chk_lock
(&
dj
, 2);

4950 i‡(
ªs
 =
FR_OK
) {

4951 i‡(
dj
.
‚
[
NSFLAG
] & 
NS_NONAME
) {

4952 
ªs
 = 
FR_INVALID_NAME
;

4954 i‡(
dj
.
obj
.
©å
 & 
AM_RDO
) {

4955 
ªs
 = 
FR_DENIED
;

4958 i‡(
ªs
 =
FR_OK
) {

4959 #i‡
FF_FS_EXFAT


4960 
obj
.
fs
 = fs;

4961 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

4962 
	`öô_Æloc_öfo
(
fs
, &
obj
);

4963 
d˛°
 = 
obj
.
s˛u°
;

4967 
d˛°
 = 
	`ld_˛u°
(
fs
, 
dj
.
dú
);

4969 i‡(
dj
.
obj
.
©å
 & 
AM_DIR
) {

4970 #i‡
FF_FS_RPATH
 != 0

4971 i‡(
d˛°
 =
fs
->
cdú
) {

4972 
ªs
 = 
FR_DENIED
;

4976 
sdj
.
obj
.
fs
 = fs;

4977 
sdj
.
obj
.
s˛u°
 = 
d˛°
;

4978 #i‡
FF_FS_EXFAT


4979 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

4980 
sdj
.
obj
.
objsize
 = obj.objsize;

4981 
sdj
.
obj
.
°©
 = obj.stat;

4984 
ªs
 = 
	`dú_sdi
(&
sdj
, 0);

4985 i‡(
ªs
 =
FR_OK
) {

4986 
ªs
 = 
	`DIR_READ_FILE
(&
sdj
);

4987 i‡(
ªs
 =
FR_OK
Ëª†
FR_DENIED
;

4988 i‡(
ªs
 =
FR_NO_FILE
Ëª†
FR_OK
;

4993 i‡(
ªs
 =
FR_OK
) {

4994 
ªs
 = 
	`dú_ªmove
(&
dj
);

4995 i‡(
ªs
 =
FR_OK
 && 
d˛°
 != 0) {

4996 #i‡
FF_FS_EXFAT


4997 
ªs
 = 
	`ªmove_chaö
(&
obj
, 
d˛°
, 0);

4999 
ªs
 = 
	`ªmove_chaö
(&
dj
.
obj
, 
d˛°
, 0);

5002 i‡(
ªs
 =
FR_OK
Ëª†
	`sync_fs
(
fs
);

5005 
	`FREE_NAMBUF
();

5008 
	`LEAVE_FF
(
fs
, 
ªs
);

5009 
	}
}

5018 
FRESULT
 
	$f_mkdú
 (

5019 c⁄° 
TCHAR
* 
∑th


5022 
FRESULT
 
ªs
;

5023 
DIR
 
dj
;

5024 
FFOBJID
 
sobj
;

5025 
FATFS
 *
fs
;

5026 
DWORD
 
d˛
, 
p˛
, 
tm
;

5027 
DEF_NAMBUF


5030 
ªs
 = 
	`mou¡_vﬁume
(&
∑th
, &
fs
, 
FA_WRITE
);

5031 i‡(
ªs
 =
FR_OK
) {

5032 
dj
.
obj
.
fs
 = fs;

5033 
	`INIT_NAMBUF
(
fs
);

5034 
ªs
 = 
	`fﬁlow_∑th
(&
dj
, 
∑th
);

5035 i‡(
ªs
 =
FR_OK
Ëª†
FR_EXIST
;

5036 i‡(
FF_FS_RPATH
 && 
ªs
 =
FR_NO_FILE
 && (
dj
.
‚
[
NSFLAG
] & 
NS_DOT
)) {

5037 
ªs
 = 
FR_INVALID_NAME
;

5039 i‡(
ªs
 =
FR_NO_FILE
) {

5040 
sobj
.
fs
 = fs;

5041 
d˛
 = 
	`¸óã_chaö
(&
sobj
, 0);

5042 
ªs
 = 
FR_OK
;

5043 i‡(
d˛
 =0Ë
ªs
 = 
FR_DENIED
;

5044 i‡(
d˛
 =1Ë
ªs
 = 
FR_INT_ERR
;

5045 i‡(
d˛
 =0xFFFFFFFFË
ªs
 = 
FR_DISK_ERR
;

5046 
tm
 = 
	`GET_FATTIME
();

5047 i‡(
ªs
 =
FR_OK
) {

5048 
ªs
 = 
	`dú_˛ór
(
fs
, 
d˛
);

5049 i‡(
ªs
 =
FR_OK
) {

5050 i‡(!
FF_FS_EXFAT
 || 
fs
->
fs_ty≥
 !
FS_EXFAT
) {

5051 
	`mem_£t
(
fs
->
wö
 + 
DIR_Name
, ' ', 11);

5052 
fs
->
wö
[
DIR_Name
] = '.';

5053 
fs
->
wö
[
DIR_Aâr
] = 
AM_DIR
;

5054 
	`°_dw‹d
(
fs
->
wö
 + 
DIR_ModTime
, 
tm
);

5055 
	`°_˛u°
(
fs
, fs->
wö
, 
d˛
);

5056 
	`mem_˝y
(
fs
->
wö
 + 
SZDIRE
, fs->win, SZDIRE);

5057 
fs
->
wö
[
SZDIRE
 + 1] = '.'; 
p˛
 = 
dj
.
obj
.
s˛u°
;

5058 
	`°_˛u°
(
fs
, fs->
wö
 + 
SZDIRE
, 
p˛
);

5059 
fs
->
wÊag
 = 1;

5061 
ªs
 = 
	`dú_ªgi°î
(&
dj
);

5064 i‡(
ªs
 =
FR_OK
) {

5065 #i‡
FF_FS_EXFAT


5066 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

5067 
	`°_dw‹d
(
fs
->
dúbuf
 + 
XDIR_ModTime
, 
tm
);

5068 
	`°_dw‹d
(
fs
->
dúbuf
 + 
XDIR_F°Clus
, 
d˛
);

5069 
	`°_dw‹d
(
fs
->
dúbuf
 + 
XDIR_FûeSize
, (
DWORD
)fs->
csize
 * 
	`SS
(fs));

5070 
	`°_dw‹d
(
fs
->
dúbuf
 + 
XDIR_VÆidFûeSize
, (
DWORD
)fs->
csize
 * 
	`SS
(fs));

5071 
fs
->
dúbuf
[
XDIR_GíFœgs
] = 3;

5072 
fs
->
dúbuf
[
XDIR_Aâr
] = 
AM_DIR
;

5073 
ªs
 = 
	`°‹e_xdú
(&
dj
);

5077 
	`°_dw‹d
(
dj
.
dú
 + 
DIR_ModTime
, 
tm
);

5078 
	`°_˛u°
(
fs
, 
dj
.
dú
, 
d˛
);

5079 
dj
.
dú
[
DIR_Aâr
] = 
AM_DIR
;

5080 
fs
->
wÊag
 = 1;

5082 i‡(
ªs
 =
FR_OK
) {

5083 
ªs
 = 
	`sync_fs
(
fs
);

5086 
	`ªmove_chaö
(&
sobj
, 
d˛
, 0);

5089 
	`FREE_NAMBUF
();

5092 
	`LEAVE_FF
(
fs
, 
ªs
);

5093 
	}
}

5102 
FRESULT
 
	$f_ª«me
 (

5103 c⁄° 
TCHAR
* 
∑th_ﬁd
,

5104 c⁄° 
TCHAR
* 
∑th_√w


5107 
FRESULT
 
ªs
;

5108 
DIR
 
djo
, 
djn
;

5109 
FATFS
 *
fs
;

5110 
BYTE
 
buf
[
FF_FS_EXFAT
 ? 
SZDIRE
 * 2 : SZDIRE], *
dú
;

5111 
LBA_t
 
£˘
;

5112 
DEF_NAMBUF


5115 
	`gë_ldnumbî
(&
∑th_√w
);

5116 
ªs
 = 
	`mou¡_vﬁume
(&
∑th_ﬁd
, &
fs
, 
FA_WRITE
);

5117 i‡(
ªs
 =
FR_OK
) {

5118 
djo
.
obj
.
fs
 = fs;

5119 
	`INIT_NAMBUF
(
fs
);

5120 
ªs
 = 
	`fﬁlow_∑th
(&
djo
, 
∑th_ﬁd
);

5121 i‡(
ªs
 =
FR_OK
 && (
djo
.
‚
[
NSFLAG
] & (
NS_DOT
 | 
NS_NONAME
))Ëª†
FR_INVALID_NAME
;

5122 #i‡
FF_FS_LOCK
 != 0

5123 i‡(
ªs
 =
FR_OK
) {

5124 
ªs
 = 
	`chk_lock
(&
djo
, 2);

5127 i‡(
ªs
 =
FR_OK
) {

5128 #i‡
FF_FS_EXFAT


5129 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

5130 
BYTE
 
nf
, 
¬
;

5131 
WORD
 
nh
;

5133 
	`mem_˝y
(
buf
, 
fs
->
dúbuf
, 
SZDIRE
 * 2);

5134 
	`mem_˝y
(&
djn
, &
djo
,  djo);

5135 
ªs
 = 
	`fﬁlow_∑th
(&
djn
, 
∑th_√w
);

5136 i‡(
ªs
 =
FR_OK
) {

5137 
ªs
 = (
djn
.
obj
.
s˛u°
 =
djo
.obj.s˛u° && djn.
d±r
 =djo.d±rË? 
FR_NO_FILE
 : 
FR_EXIST
;

5139 i‡(
ªs
 =
FR_NO_FILE
) {

5140 
ªs
 = 
	`dú_ªgi°î
(&
djn
);

5141 i‡(
ªs
 =
FR_OK
) {

5142 
nf
 = 
fs
->
dúbuf
[
XDIR_NumSec
]; 
¬
 = fs->dúbuf[
XDIR_NumName
];

5143 
nh
 = 
	`ld_w‹d
(
fs
->
dúbuf
 + 
XDIR_NameHash
);

5144 
	`mem_˝y
(
fs
->
dúbuf
, 
buf
, 
SZDIRE
 * 2);

5145 
fs
->
dúbuf
[
XDIR_NumSec
] = 
nf
; fs->dúbuf[
XDIR_NumName
] = 
¬
;

5146 
	`°_w‹d
(
fs
->
dúbuf
 + 
XDIR_NameHash
, 
nh
);

5147 i‡(!(
fs
->
dúbuf
[
XDIR_Aâr
] & 
AM_DIR
)Ëfs->dúbuf[XDIR_Aâr] |
AM_ARC
;

5149 
ªs
 = 
	`°‹e_xdú
(&
djn
);

5155 
	`mem_˝y
(
buf
, 
djo
.
dú
, 
SZDIRE
);

5156 
	`mem_˝y
(&
djn
, &
djo
,  (
DIR
));

5157 
ªs
 = 
	`fﬁlow_∑th
(&
djn
, 
∑th_√w
);

5158 i‡(
ªs
 =
FR_OK
) {

5159 
ªs
 = (
djn
.
obj
.
s˛u°
 =
djo
.obj.s˛u° && djn.
d±r
 =djo.d±rË? 
FR_NO_FILE
 : 
FR_EXIST
;

5161 i‡(
ªs
 =
FR_NO_FILE
) {

5162 
ªs
 = 
	`dú_ªgi°î
(&
djn
);

5163 i‡(
ªs
 =
FR_OK
) {

5164 
dú
 = 
djn
.dir;

5165 
	`mem_˝y
(
dú
 + 13, 
buf
 + 13, 
SZDIRE
 - 13);

5166 
dú
[
DIR_Aâr
] = 
buf
[DIR_Attr];

5167 i‡(!(
dú
[
DIR_Aâr
] & 
AM_DIR
)Ëdú[DIR_Aâr] |
AM_ARC
;

5168 
fs
->
wÊag
 = 1;

5169 i‡((
dú
[
DIR_Aâr
] & 
AM_DIR
Ë&& 
djo
.
obj
.
s˛u°
 !
djn
.obj.sclust) {

5170 
£˘
 = 
	`˛°2£˘
(
fs
, 
	`ld_˛u°
(fs, 
dú
));

5171 i‡(
£˘
 == 0) {

5172 
ªs
 = 
FR_INT_ERR
;

5175 
ªs
 = 
	`move_wödow
(
fs
, 
£˘
);

5176 
dú
 = 
fs
->
wö
 + 
SZDIRE
 * 1;

5177 i‡(
ªs
 =
FR_OK
 && 
dú
[1] == '.') {

5178 
	`°_˛u°
(
fs
, 
dú
, 
djn
.
obj
.
s˛u°
);

5179 
fs
->
wÊag
 = 1;

5186 i‡(
ªs
 =
FR_OK
) {

5187 
ªs
 = 
	`dú_ªmove
(&
djo
);

5188 i‡(
ªs
 =
FR_OK
) {

5189 
ªs
 = 
	`sync_fs
(
fs
);

5194 
	`FREE_NAMBUF
();

5197 
	`LEAVE_FF
(
fs
, 
ªs
);

5198 
	}
}

5207 #i‡
FF_USE_CHMOD
 && !
FF_FS_READONLY


5212 
FRESULT
 
	$f_chmod
 (

5213 c⁄° 
TCHAR
* 
∑th
,

5214 
BYTE
 
©å
,

5215 
BYTE
 
mask


5218 
FRESULT
 
ªs
;

5219 
DIR
 
dj
;

5220 
FATFS
 *
fs
;

5221 
DEF_NAMBUF


5224 
ªs
 = 
	`mou¡_vﬁume
(&
∑th
, &
fs
, 
FA_WRITE
);

5225 i‡(
ªs
 =
FR_OK
) {

5226 
dj
.
obj
.
fs
 = fs;

5227 
	`INIT_NAMBUF
(
fs
);

5228 
ªs
 = 
	`fﬁlow_∑th
(&
dj
, 
∑th
);

5229 i‡(
ªs
 =
FR_OK
 && (
dj
.
‚
[
NSFLAG
] & (
NS_DOT
 | 
NS_NONAME
))Ëª†
FR_INVALID_NAME
;

5230 i‡(
ªs
 =
FR_OK
) {

5231 
mask
 &
AM_RDO
|
AM_HID
|
AM_SYS
|
AM_ARC
;

5232 #i‡
FF_FS_EXFAT


5233 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

5234 
fs
->
dúbuf
[
XDIR_Aâr
] = (
©å
 & 
mask
Ë| (fs->dúbuf[XDIR_Aâr] & (
BYTE
)~mask);

5235 
ªs
 = 
	`°‹e_xdú
(&
dj
);

5239 
dj
.
dú
[
DIR_Aâr
] = (
©å
 & 
mask
Ë| (dj.dú[DIR_Aâr] & (
BYTE
)~mask);

5240 
fs
->
wÊag
 = 1;

5242 i‡(
ªs
 =
FR_OK
) {

5243 
ªs
 = 
	`sync_fs
(
fs
);

5246 
	`FREE_NAMBUF
();

5249 
	`LEAVE_FF
(
fs
, 
ªs
);

5250 
	}
}

5259 
FRESULT
 
	$f_utime
 (

5260 c⁄° 
TCHAR
* 
∑th
,

5261 c⁄° 
FILINFO
* 
‚o


5264 
FRESULT
 
ªs
;

5265 
DIR
 
dj
;

5266 
FATFS
 *
fs
;

5267 
DEF_NAMBUF


5270 
ªs
 = 
	`mou¡_vﬁume
(&
∑th
, &
fs
, 
FA_WRITE
);

5271 i‡(
ªs
 =
FR_OK
) {

5272 
dj
.
obj
.
fs
 = fs;

5273 
	`INIT_NAMBUF
(
fs
);

5274 
ªs
 = 
	`fﬁlow_∑th
(&
dj
, 
∑th
);

5275 i‡(
ªs
 =
FR_OK
 && (
dj
.
‚
[
NSFLAG
] & (
NS_DOT
 | 
NS_NONAME
))Ëª†
FR_INVALID_NAME
;

5276 i‡(
ªs
 =
FR_OK
) {

5277 #i‡
FF_FS_EXFAT


5278 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

5279 
	`°_dw‹d
(
fs
->
dúbuf
 + 
XDIR_ModTime
, (
DWORD
)
‚o
->
fd©e
 << 16 | fno->
·ime
);

5280 
ªs
 = 
	`°‹e_xdú
(&
dj
);

5284 
	`°_dw‹d
(
dj
.
dú
 + 
DIR_ModTime
, (
DWORD
)
‚o
->
fd©e
 << 16 | fno->
·ime
);

5285 
fs
->
wÊag
 = 1;

5287 i‡(
ªs
 =
FR_OK
) {

5288 
ªs
 = 
	`sync_fs
(
fs
);

5291 
	`FREE_NAMBUF
();

5294 
	`LEAVE_FF
(
fs
, 
ªs
);

5295 
	}
}

5301 #i‡
FF_USE_LABEL


5306 
FRESULT
 
	$f_gëœbñ
 (

5307 c⁄° 
TCHAR
* 
∑th
,

5308 
TCHAR
* 
œbñ
,

5309 
DWORD
* 
v¢


5312 
FRESULT
 
ªs
;

5313 
DIR
 
dj
;

5314 
FATFS
 *
fs
;

5315 
UINT
 
si
, 
di
;

5316 
WCHAR
 
wc
;

5319 
ªs
 = 
	`mou¡_vﬁume
(&
∑th
, &
fs
, 0);

5322 i‡(
ªs
 =
FR_OK
 && 
œbñ
) {

5323 
dj
.
obj
.
fs
 = fs; dj.obj.
s˛u°
 = 0;

5324 
ªs
 = 
	`dú_sdi
(&
dj
, 0);

5325 i‡(
ªs
 =
FR_OK
) {

5326 
ªs
 = 
	`DIR_READ_LABEL
(&
dj
);

5327 i‡(
ªs
 =
FR_OK
) {

5328 #i‡
FF_FS_EXFAT


5329 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

5330 
WCHAR
 
hs
;

5332 
si
 = 
di
 = 
hs
 = 0; sò< 
dj
.
dú
[
XDIR_NumLabñ
]; si++) {

5333 
wc
 = 
	`ld_w‹d
(
dj
.
dú
 + 
XDIR_Labñ
 + 
si
 * 2);

5334 i‡(
hs
 =0 && 
	`IsSuºog©e
(
wc
)) {

5335 
hs
 = 
wc
; ;

5337 
wc
 = 
	`put_utf
((
DWORD
)
hs
 << 16 | wc, &
œbñ
[
di
], 4);

5338 i‡(
wc
 =0Ë{ 
di
 = 0; ; }

5339 
di
 +
wc
;

5340 
hs
 = 0;

5342 i‡(
hs
 !0Ë
di
 = 0;

5343 
œbñ
[
di
] = 0;

5347 
si
 = 
di
 = 0;

5348 
si
 < 11) {

5349 
wc
 = 
dj
.
dú
[
si
++];

5350 #i‡
FF_USE_LFN
 && 
FF_LFN_UNICODE
 >= 1

5351 i‡(
	`dbc_1°
((
BYTE
)
wc
Ë&& 
si
 < 11Ëw¯w¯<< 8 | 
dj
.
dú
[si++];

5352 
wc
 = 
	`ff_€m2uni
(wc, 
CODEPAGE
);

5353 i‡(
wc
 !0Ëw¯
	`put_utf
(wc, &
œbñ
[
di
], 4);

5354 i‡(
wc
 =0Ë{ 
di
 = 0; ; }

5355 
di
 +
wc
;

5357 
œbñ
[
di
++] = (
TCHAR
)
wc
;

5361 
œbñ
[
di
] = 0;

5362 i‡(
di
 == 0) ;

5363 } 
œbñ
[--
di
] == ' ');

5367 i‡(
ªs
 =
FR_NO_FILE
) {

5368 
œbñ
[0] = 0;

5369 
ªs
 = 
FR_OK
;

5374 i‡(
ªs
 =
FR_OK
 && 
v¢
) {

5375 
ªs
 = 
	`move_wödow
(
fs
, fs->
vﬁba£
);

5376 i‡(
ªs
 =
FR_OK
) {

5377 
fs
->
fs_ty≥
) {

5378 
FS_EXFAT
:

5379 
di
 = 
BPB_VﬁIDEx
; ;

5381 
FS_FAT32
:

5382 
di
 = 
BS_VﬁID32
; ;

5385 
di
 = 
BS_VﬁID
;

5387 *
v¢
 = 
	`ld_dw‹d
(
fs
->
wö
 + 
di
);

5391 
	`LEAVE_FF
(
fs
, 
ªs
);

5392 
	}
}

5396 #i‡!
FF_FS_READONLY


5401 
FRESULT
 
	$f_£éabñ
 (

5402 c⁄° 
TCHAR
* 
œbñ


5405 
FRESULT
 
ªs
;

5406 
DIR
 
dj
;

5407 
FATFS
 *
fs
;

5408 
BYTE
 
dúvn
[22];

5409 
UINT
 
di
;

5410 
WCHAR
 
wc
;

5411 c⁄° 
badchr
[] = "+.,;=[]/\\\"*:<>\?|\x7F";

5412 #i‡
FF_USE_LFN


5413 
DWORD
 
dc
;

5417 
ªs
 = 
	`mou¡_vﬁume
(&
œbñ
, &
fs
, 
FA_WRITE
);

5418 i‡(
ªs
 !
FR_OK
Ë
	`LEAVE_FF
(
fs
,Ñes);

5420 #i‡
FF_FS_EXFAT


5421 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

5422 
	`mem_£t
(
dúvn
, 0, 22);

5423 
di
 = 0;

5424 (
UINT
)*
œbñ
 >= ' ') {

5425 
dc
 = 
	`tch¨2uni
(&
œbñ
);

5426 i‡(
dc
 >= 0x10000) {

5427 i‡(
dc
 =0xFFFFFFFF || 
di
 >= 10) {

5428 
dc
 = 0;

5430 
	`°_w‹d
(
dúvn
 + 
di
 * 2, (
WCHAR
)(
dc
 >> 16)); di++;

5433 i‡(
dc
 =0 || 
	`chk_chr
(
badchr
 + 7, ()dcË|| 
di
 >= 11) {

5434 
	`LEAVE_FF
(
fs
, 
FR_INVALID_NAME
);

5436 
	`°_w‹d
(
dúvn
 + 
di
 * 2, (
WCHAR
)
dc
); di++;

5441 
	`mem_£t
(
dúvn
, ' ', 11);

5442 
di
 = 0;

5443 (
UINT
)*
œbñ
 >= ' ') {

5444 #i‡
FF_USE_LFN


5445 
dc
 = 
	`tch¨2uni
(&
œbñ
);

5446 
wc
 = (
dc
 < 0x10000Ë? 
	`ff_uni2€m
(
	`ff_wtouµî
(dc), 
CODEPAGE
) : 0;

5448 
wc
 = (
BYTE
)*
œbñ
++;

5449 i‡(
	`dbc_1°
((
BYTE
)
wc
)Ëw¯
	`dbc_2nd
((BYTE)*
œbñ
) ? wc << 8 | (BYTE)*label++ : 0;

5450 i‡(
	`IsLowî
(
wc
)) wc -= 0x20;

5451 #i‡
FF_CODE_PAGE
 == 0

5452 i‡(
ExCvt
 && 
wc
 >= 0x80) wc = ExCvt[wc - 0x80];

5453 #ñi‡
FF_CODE_PAGE
 < 900

5454 i‡(
wc
 >0x80Ëw¯
ExCvt
[wc - 0x80];

5457 i‡(
wc
 =0 || 
	`chk_chr
(
badchr
 + 0, ()wcË|| 
di
 >(
UINT
)((wc >= 0x100) ? 10 : 11)) {

5458 
	`LEAVE_FF
(
fs
, 
FR_INVALID_NAME
);

5460 i‡(
wc
 >0x100Ë
dúvn
[
di
++] = (
BYTE
)(wc >> 8);

5461 
dúvn
[
di
++] = (
BYTE
)
wc
;

5463 i‡(
dúvn
[0] =
DDEM
Ë
	`LEAVE_FF
(
fs
, 
FR_INVALID_NAME
);

5464 
di
 && 
dúvn
[di - 1] == ' ') di--;

5468 
dj
.
obj
.
fs
 = fs; dj.obj.
s˛u°
 = 0;

5469 
ªs
 = 
	`dú_sdi
(&
dj
, 0);

5470 i‡(
ªs
 =
FR_OK
) {

5471 
ªs
 = 
	`DIR_READ_LABEL
(&
dj
);

5472 i‡(
ªs
 =
FR_OK
) {

5473 i‡(
FF_FS_EXFAT
 && 
fs
->
fs_ty≥
 =
FS_EXFAT
) {

5474 
dj
.
dú
[
XDIR_NumLabñ
] = (
BYTE
)
di
;

5475 
	`mem_˝y
(
dj
.
dú
 + 
XDIR_Labñ
, 
dúvn
, 22);

5477 i‡(
di
 != 0) {

5478 
	`mem_˝y
(
dj
.
dú
, 
dúvn
, 11);

5480 
dj
.
dú
[
DIR_Name
] = 
DDEM
;

5483 
fs
->
wÊag
 = 1;

5484 
ªs
 = 
	`sync_fs
(
fs
);

5486 i‡(
ªs
 =
FR_NO_FILE
) {

5487 
ªs
 = 
FR_OK
;

5488 i‡(
di
 != 0) {

5489 
ªs
 = 
	`dú_Æloc
(&
dj
, 1);

5490 i‡(
ªs
 =
FR_OK
) {

5491 
	`mem_£t
(
dj
.
dú
, 0, 
SZDIRE
);

5492 i‡(
FF_FS_EXFAT
 && 
fs
->
fs_ty≥
 =
FS_EXFAT
) {

5493 
dj
.
dú
[
XDIR_Ty≥
] = 
ET_VLABEL
;

5494 
dj
.
dú
[
XDIR_NumLabñ
] = (
BYTE
)
di
;

5495 
	`mem_˝y
(
dj
.
dú
 + 
XDIR_Labñ
, 
dúvn
, 22);

5497 
dj
.
dú
[
DIR_Aâr
] = 
AM_VOL
;

5498 
	`mem_˝y
(
dj
.
dú
, 
dúvn
, 11);

5500 
fs
->
wÊag
 = 1;

5501 
ªs
 = 
	`sync_fs
(
fs
);

5508 
	`LEAVE_FF
(
fs
, 
ªs
);

5509 
	}
}

5516 #i‡
FF_USE_EXPAND
 && !
FF_FS_READONLY


5521 
FRESULT
 
	$f_ex∑nd
 (

5522 
FIL
* 
Â
,

5523 
FSIZE_t
 
fsz
,

5524 
BYTE
 
›t


5527 
FRESULT
 
ªs
;

5528 
FATFS
 *
fs
;

5529 
DWORD
 
n
, 
˛°
, 
°˛
, 
s˛
, 
n˛
, 
t˛
, 
l˛°
;

5532 
ªs
 = 
	`vÆid©e
(&
Â
->
obj
, &
fs
);

5533 i‡(
ªs
 !
FR_OK
 || (ª†(
FRESULT
)
Â
->
îr
Ë!FR_OKË
	`LEAVE_FF
(
fs
,Ñes);

5534 i‡(
fsz
 =0 || 
Â
->
obj
.
objsize
 !0 || !(Â->
Êag
 & 
FA_WRITE
)Ë
	`LEAVE_FF
(
fs
, 
FR_DENIED
);

5535 #i‡
FF_FS_EXFAT


5536 i‡(
fs
->
fs_ty≥
 !
FS_EXFAT
 && 
fsz
 >0x100000000Ë
	`LEAVE_FF
(fs, 
FR_DENIED
);

5538 
n
 = (
DWORD
)
fs
->
csize
 * 
	`SS
(fs);

5539 
t˛
 = (
DWORD
)(
fsz
 / 
n
) + ((fsz & (n - 1)) ? 1 : 0);

5540 
°˛
 = 
fs
->
œ°_˛°
; 
l˛°
 = 0;

5541 i‡(
°˛
 < 2 || st˛ >
fs
->
n_Áã¡
) stcl = 2;

5543 #i‡
FF_FS_EXFAT


5544 i‡(
fs
->
fs_ty≥
 =
FS_EXFAT
) {

5545 
s˛
 = 
	`föd_bôm≠
(
fs
, 
°˛
, 
t˛
);

5546 i‡(
s˛
 =0Ë
ªs
 = 
FR_DENIED
;

5547 i‡(
s˛
 =0xFFFFFFFFË
ªs
 = 
FR_DISK_ERR
;

5548 i‡(
ªs
 =
FR_OK
) {

5549 i‡(
›t
) {

5550 
ªs
 = 
	`ch™ge_bôm≠
(
fs
, 
s˛
, 
t˛
, 1);

5551 
l˛°
 = 
s˛
 + 
t˛
 - 1;

5553 
l˛°
 = 
s˛
 - 1;

5559 
s˛
 = 
˛°
 = 
°˛
; 
n˛
 = 0;

5561 
n
 = 
	`gë_Át
(&
Â
->
obj
, 
˛°
);

5562 i‡(++
˛°
 >
fs
->
n_Áã¡
) clst = 2;

5563 i‡(
n
 =1Ë{ 
ªs
 = 
FR_INT_ERR
; ; }

5564 i‡(
n
 =0xFFFFFFFFË{ 
ªs
 = 
FR_DISK_ERR
; ; }

5565 i‡(
n
 == 0) {

5566 i‡(++
n˛
 =
t˛
) ;

5568 
s˛
 = 
˛°
; 
n˛
 = 0;

5570 i‡(
˛°
 =
°˛
Ë{ 
ªs
 = 
FR_DENIED
; ; }

5572 i‡(
ªs
 =
FR_OK
) {

5573 i‡(
›t
) {

5574 
˛°
 = 
s˛
, 
n
 = 
t˛
;Ç; clst++,Ç--) {

5575 
ªs
 = 
	`put_Át
(
fs
, 
˛°
, (
n
 == 1) ? 0xFFFFFFFF : clst + 1);

5576 i‡(
ªs
 !
FR_OK
) ;

5577 
l˛°
 = 
˛°
;

5580 
l˛°
 = 
s˛
 - 1;

5585 i‡(
ªs
 =
FR_OK
) {

5586 
fs
->
œ°_˛°
 = 
l˛°
;

5587 i‡(
›t
) {

5588 
Â
->
obj
.
s˛u°
 = 
s˛
;

5589 
Â
->
obj
.
objsize
 = 
fsz
;

5590 i‡(
FF_FS_EXFAT
Ë
Â
->
obj
.
°©
 = 2;

5591 
Â
->
Êag
 |
FA_MODIFIED
;

5592 i‡(
fs
->
‰ì_˛°
 <fs->
n_Áã¡
 - 2) {

5593 
fs
->
‰ì_˛°
 -
t˛
;

5594 
fs
->
fsi_Êag
 |= 1;

5599 
	`LEAVE_FF
(
fs
, 
ªs
);

5600 
	}
}

5606 #i‡
FF_USE_FORWARD


5611 
FRESULT
 
	$f_f‹w¨d
 (

5612 
FIL
* 
Â
,

5613 
	$UINT
 (*
func
)(c⁄° 
BYTE
*,
UINT
),

5614 
UINT
 
btf
,

5615 
UINT
* 
bf


5618 
FRESULT
 
ªs
;

5619 
FATFS
 *
fs
;

5620 
DWORD
 
˛°
;

5621 
LBA_t
 
£˘
;

5622 
FSIZE_t
 
ªmaö
;

5623 
UINT
 
r˙t
, 
c£˘
;

5624 
BYTE
 *
dbuf
;

5627 *
bf
 = 0;

5628 
ªs
 = 
	`vÆid©e
(&
Â
->
obj
, &
fs
);

5629 i‡(
ªs
 !
FR_OK
 || (ª†(
FRESULT
)
Â
->
îr
Ë!FR_OKË
	`LEAVE_FF
(
fs
,Ñes);

5630 i‡(!(
Â
->
Êag
 & 
FA_READ
)Ë
	`LEAVE_FF
(
fs
, 
FR_DENIED
);

5632 
ªmaö
 = 
Â
->
obj
.
objsize
 - fp->
Âå
;

5633 i‡(
btf
 > 
ªmaö
Ëbt‡(
UINT
)remain;

5635  ; 
btf
 && (*
func
)(0, 0);

5636 
Â
->
Âå
 +
r˙t
, *
bf
 +r˙t, 
btf
 -=Ñcnt) {

5637 
c£˘
 = (
UINT
)(
Â
->
Âå
 / 
	`SS
(
fs
Ë& (fs->
csize
 - 1));

5638 i‡(
Â
->
Âå
 % 
	`SS
(
fs
) == 0) {

5639 i‡(
c£˘
 == 0) {

5640 
˛°
 = (
Â
->
Âå
 == 0) ?

5641 
Â
->
obj
.
s˛u°
 : 
	`gë_Át
(&Â->obj, fp->
˛u°
);

5642 i‡(
˛°
 <1Ë
	`ABORT
(
fs
, 
FR_INT_ERR
);

5643 i‡(
˛°
 =0xFFFFFFFFË
	`ABORT
(
fs
, 
FR_DISK_ERR
);

5644 
Â
->
˛u°
 = 
˛°
;

5647 
£˘
 = 
	`˛°2£˘
(
fs
, 
Â
->
˛u°
);

5648 i‡(
£˘
 =0Ë
	`ABORT
(
fs
, 
FR_INT_ERR
);

5649 
£˘
 +
c£˘
;

5650 #i‡
FF_FS_TINY


5651 i‡(
	`move_wödow
(
fs
, 
£˘
Ë!
FR_OK
Ë
	`ABORT
(fs, 
FR_DISK_ERR
);

5652 
dbuf
 = 
fs
->
wö
;

5654 i‡(
Â
->
£˘
 != sect) {

5655 #i‡!
FF_FS_READONLY


5656 i‡(
Â
->
Êag
 & 
FA_DIRTY
) {

5657 i‡(
	`disk_wrôe
(
fs
->
pdrv
, 
Â
->
buf
, fp->
£˘
, 1Ë!
RES_OK
Ë
	`ABORT
(fs, 
FR_DISK_ERR
);

5658 
Â
->
Êag
 &(
BYTE
)~
FA_DIRTY
;

5661 i‡(
	`disk_ªad
(
fs
->
pdrv
, 
Â
->
buf
, 
£˘
, 1Ë!
RES_OK
Ë
	`ABORT
(fs, 
FR_DISK_ERR
);

5663 
dbuf
 = 
Â
->
buf
;

5665 
Â
->
£˘
 = sect;

5666 
r˙t
 = 
	`SS
(
fs
Ë- (
UINT
)
Â
->
Âå
 % SS(fs);

5667 i‡(
r˙t
 > 
btf
)Ñcnt = btf;

5668 
r˙t
 = (*
func
)(
dbuf
 + ((
UINT
)
Â
->
Âå
 % 
	`SS
(
fs
)),Ñcnt);

5669 i‡(
r˙t
 =0Ë
	`ABORT
(
fs
, 
FR_INT_ERR
);

5672 
	`LEAVE_FF
(
fs
, 
FR_OK
);

5673 
	}
}

5678 #i‡!
FF_FS_READONLY
 && 
FF_USE_MKFS


5683 
	#N_SEC_TRACK
 63

	)

5684 
	#GPT_ALIGN
 0x100000

	)

5685 
	#GPT_ITEMS
 128

	)

5690 
FRESULT
 
	$¸óã_∑πôi⁄
 (

5691 
BYTE
 
drv
,

5692 c⁄° 
LBA_t
 
∂°
[],

5693 
UINT
 
sys
,

5694 
BYTE
* 
buf


5697 
UINT
 
i
, 
cy
;

5698 
LBA_t
 
sz_drv
;

5699 
DWORD
 
sz_drv32
, 
s_lba32
, 
n_lba32
;

5700 
BYTE
 *
±e
, 
hd
, 
n_hd
, 
sc
, 
n_sc
;

5703 i‡(
	`disk_io˘l
(
drv
, 
GET_SECTOR_COUNT
, &
sz_drv
Ë!
RES_OK
Ë 
FR_DISK_ERR
;

5705 #i‡
FF_LBA64


5706 i‡(
sz_drv
 >
FF_MIN_GPT
) {

5707 
WORD
 
ss
;

5708 
UINT
 
sz_±
, 
pi
, 
si
, 
ofs
;

5709 
DWORD
 
bcc
, 
∫d
, 
Æign
;

5710 
QWORD
 
s_lba64
, 
n_lba64
, 
sz_poﬁ
, 
s_b±
;

5711 c⁄° 
BYTE
 
g±_mbr
[16] = {0x00, 0x00, 0x02, 0x00, 0xEE, 0xFE, 0xFF, 0x00, 0x01, 0x00, 0x00, 0x00, 0xFF, 0xFF, 0xFF, 0xFF};

5713 #i‡
FF_MAX_SS
 !
FF_MIN_SS


5714 i‡(
	`disk_io˘l
(
drv
, 
GET_SECTOR_SIZE
, &
ss
Ë!
RES_OK
Ë 
FR_DISK_ERR
;

5715 i‡(
ss
 > 
FF_MAX_SS
 || s†< 
FF_MIN_SS
 || (s†& (s†- 1))Ë 
FR_DISK_ERR
;

5717 
ss
 = 
FF_MAX_SS
;

5719 
∫d
 = 
	`GET_FATTIME
();

5720 
Æign
 = 
GPT_ALIGN
 / 
ss
;

5721 
sz_±
 = 
GPT_ITEMS
 * 
SZ_GPTE
 / 
ss
;

5722 
s_b±
 = 
sz_drv
 - 
sz_±
 - 1;

5723 
s_lba64
 = 2 + 
sz_±
;

5724 
sz_poﬁ
 = 
s_b±
 - 
s_lba64
;

5725 
bcc
 = 0xFFFFFFFF; 
n_lba64
 = 1;

5726 
pi
 = 
si
 = 0;

5728 i‡(
pi
 * 
SZ_GPTE
 % 
ss
 =0Ë
	`mem_£t
(
buf
, 0, ss);

5729 i‡(
n_lba64
 != 0) {

5730 
s_lba64
 = (s_lba64 + 
Æign
 - 1Ë& ((
QWORD
)0 -álign);

5731 
n_lba64
 = 
∂°
[
si
++];

5732 i‡(
n_lba64
 <= 100) {

5733 
n_lba64
 = 
sz_poﬁ
 *Ç_lba64 / 100;

5734 
n_lba64
 = (n_lba64 + 
Æign
 - 1Ë& ((
QWORD
)0 -álign);

5736 i‡(
s_lba64
 + 
n_lba64
 > 
s_b±
) {

5737 
n_lba64
 = (
s_lba64
 < 
s_b±
) ? s_bpt - s_lba64 : 0;

5740 i‡(
n_lba64
 != 0) {

5741 
ofs
 = 
pi
 * 
SZ_GPTE
 % 
ss
;

5742 
	`mem_˝y
(
buf
 + 
ofs
 + 
GPTE_PtGuid
, 
GUID_MS_Basic
, 16);

5743 
∫d
 = 
	`make_ønd
‘nd, 
buf
 + 
ofs
 + 
GPTE_UpGuid
, 16);

5744 
	`°_qw‹d
(
buf
 + 
ofs
 + 
GPTE_F°Lba
, 
s_lba64
);

5745 
	`°_qw‹d
(
buf
 + 
ofs
 + 
GPTE_L°Lba
, 
s_lba64
 + 
n_lba64
 - 1);

5746 
s_lba64
 +
n_lba64
;

5748 i‡((
pi
 + 1Ë* 
SZ_GPTE
 % 
ss
 == 0) {

5749 
i
 = 0; i < 
ss
; 
bcc
 = 
	`¸c32
(bcc, 
buf
[i++])) ;

5750 i‡(
	`disk_wrôe
(
drv
, 
buf
, 2 + 
pi
 * 
SZ_GPTE
 / 
ss
, 1Ë!
RES_OK
Ë 
FR_DISK_ERR
;

5751 i‡(
	`disk_wrôe
(
drv
, 
buf
, 
s_b±
 + 
pi
 * 
SZ_GPTE
 / 
ss
, 1Ë!
RES_OK
Ë 
FR_DISK_ERR
;

5753 } ++
pi
 < 
GPT_ITEMS
);

5756 
	`mem_£t
(
buf
, 0, 
ss
);

5757 
	`mem_˝y
(
buf
 + 
GPTH_Sign
, "EFI PART" "\0\0\1\0" "\x5C\0\0", 16);

5758 
	`°_dw‹d
(
buf
 + 
GPTH_PtBcc
, ~
bcc
);

5759 
	`°_qw‹d
(
buf
 + 
GPTH_CurLba
, 1);

5760 
	`°_qw‹d
(
buf
 + 
GPTH_BakLba
, 
sz_drv
 - 1);

5761 
	`°_qw‹d
(
buf
 + 
GPTH_F°Lba
, 2 + 
sz_±
);

5762 
	`°_qw‹d
(
buf
 + 
GPTH_L°Lba
, 
s_b±
 - 1);

5763 
	`°_dw‹d
(
buf
 + 
GPTH_PãSize
, 
SZ_GPTE
);

5764 
	`°_dw‹d
(
buf
 + 
GPTH_PtNum
, 
GPT_ITEMS
);

5765 
	`°_dw‹d
(
buf
 + 
GPTH_PtOfs
, 2);

5766 
∫d
 = 
	`make_ønd
‘nd, 
buf
 + 
GPTH_DskGuid
, 16);

5767 
i
 = 0, 
bcc
0xFFFFFFFF; i < 92; bc¯
	`¸c32
(bcc, 
buf
[i++])) ;

5768 
	`°_dw‹d
(
buf
 + 
GPTH_Bcc
, ~
bcc
);

5769 i‡(
	`disk_wrôe
(
drv
, 
buf
, 1, 1Ë!
RES_OK
Ë 
FR_DISK_ERR
;

5772 
	`°_qw‹d
(
buf
 + 
GPTH_CurLba
, 
sz_drv
 - 1);

5773 
	`°_qw‹d
(
buf
 + 
GPTH_BakLba
, 1);

5774 
	`°_qw‹d
(
buf
 + 
GPTH_PtOfs
, 
s_b±
);

5775 
	`°_dw‹d
(
buf
 + 
GPTH_Bcc
, 0);

5776 
i
 = 0, 
bcc
0xFFFFFFFF; i < 92; bc¯
	`¸c32
(bcc, 
buf
[i++])) ;

5777 
	`°_dw‹d
(
buf
 + 
GPTH_Bcc
, ~
bcc
);

5778 i‡(
	`disk_wrôe
(
drv
, 
buf
, 
sz_drv
 - 1, 1Ë!
RES_OK
Ë 
FR_DISK_ERR
;

5781 
	`mem_£t
(
buf
, 0, 
ss
);

5782 
	`mem_˝y
(
buf
 + 
MBR_TabÀ
, 
g±_mbr
, 16);

5783 
	`°_w‹d
(
buf
 + 
BS_55AA
, 0xAA55);

5784 i‡(
	`disk_wrôe
(
drv
, 
buf
, 0, 1Ë!
RES_OK
Ë 
FR_DISK_ERR
;

5789 
sz_drv32
 = (
DWORD
)
sz_drv
;

5790 
n_sc
 = 
N_SEC_TRACK
;

5791 
n_hd
 = 8;Ç_hd !0 && 
sz_drv32
 /Ç_hd / 
n_sc
 > 1024;Ç_hd *= 2) ;

5792 i‡(
n_hd
 == 0)Ç_hd = 255;

5794 
	`mem_£t
(
buf
, 0, 
FF_MAX_SS
);

5795 
±e
 = 
buf
 + 
MBR_TabÀ
;

5796 
i
 = 0, 
s_lba32
 = 
n_sc
; i < 4 && s_lba32 !0 && s_lba32 < 
sz_drv32
; i++, s_lba32 +
n_lba32
) {

5797 
n_lba32
 = (
DWORD
)
∂°
[
i
];

5798 i‡(
n_lba32
 <100Ën_lba32 = (n_lba32 =100Ë? 
sz_drv32
 : sz_drv32 / 100 *Ç_lba32;

5799 i‡(
s_lba32
 + 
n_lba32
 > 
sz_drv32
 || s_lba32 +Ç_lba32 < s_lba32)Ç_lba32 = sz_drv32 - s_lba32;

5800 i‡(
n_lba32
 == 0) ;

5802 
	`°_dw‹d
(
±e
 + 
PTE_StLba
, 
s_lba32
);

5803 
	`°_dw‹d
(
±e
 + 
PTE_SizLba
, 
n_lba32
);

5804 
±e
[
PTE_Sy°em
] = (
BYTE
)
sys
;

5806 
cy
 = (
UINT
)(
s_lba32
 / 
n_sc
 / 
n_hd
);

5807 
hd
 = (
BYTE
)(
s_lba32
 / 
n_sc
 % 
n_hd
);

5808 
sc
 = (
BYTE
)(
s_lba32
 % 
n_sc
 + 1);

5809 
±e
[
PTE_StHód
] = 
hd
;

5810 
±e
[
PTE_StSec
] = (
BYTE
)((
cy
 >> 2 & 0xC0Ë| 
sc
);

5811 
±e
[
PTE_StCyl
] = (
BYTE
)
cy
;

5813 
cy
 = (
UINT
)((
s_lba32
 + 
n_lba32
 - 1Ë/ 
n_sc
 / 
n_hd
);

5814 
hd
 = (
BYTE
)((
s_lba32
 + 
n_lba32
 - 1Ë/ 
n_sc
 % 
n_hd
);

5815 
sc
 = (
BYTE
)((
s_lba32
 + 
n_lba32
 - 1Ë% 
n_sc
 + 1);

5816 
±e
[
PTE_EdHód
] = 
hd
;

5817 
±e
[
PTE_EdSec
] = (
BYTE
)((
cy
 >> 2 & 0xC0Ë| 
sc
);

5818 
±e
[
PTE_EdCyl
] = (
BYTE
)
cy
;

5820 
±e
 +
SZ_PTE
;

5823 
	`°_w‹d
(
buf
 + 
BS_55AA
, 0xAA55);

5824 i‡(
	`disk_wrôe
(
drv
, 
buf
, 0, 1Ë!
RES_OK
Ë 
FR_DISK_ERR
;

5827  
FR_OK
;

5828 
	}
}

5832 
FRESULT
 
	$f_mkfs
 (

5833 c⁄° 
TCHAR
* 
∑th
,

5834 c⁄° 
MKFS_PARM
* 
›t
,

5835 * 
w‹k
,

5836 
UINT
 
Àn


5839 c⁄° 
WORD
 
c°
[] = {1, 4, 16, 64, 256, 512, 0};

5840 c⁄° 
WORD
 
c°32
[] = {1, 2, 4, 8, 16, 32, 0};

5841 c⁄° 
MKFS_PARM
 
def›t
 = {
FM_ANY
, 0, 0, 0, 0};

5842 
BYTE
 
fs›t
, 
f°y
, 
sys
, *
buf
, *
±e
, 
pdrv
, 
ù¨t
;

5843 
WORD
 
ss
;

5844 
DWORD
 
sz_buf
, 
sz_blk
, 
n_˛°
, 
∑u
, 
n£˘
, 
n
;

5845 
LBA_t
 
sz_vﬁ
, 
b_vﬁ
, 
b_Át
, 
b_d©a
;

5846 
LBA_t
 
£˘
, 
lba
[2];

5847 
DWORD
 
sz_rsv
, 
sz_Át
, 
sz_dú
, 
sz_au
;

5848 
UINT
 
n_Át
, 
n_roŸ
, 
i
;

5849 
vﬁ
;

5850 
DSTATUS
 
ds
;

5851 
FRESULT
 
‰
;

5855 
vﬁ
 = 
	`gë_ldnumbî
(&
∑th
);

5856 i‡(
vﬁ
 < 0Ë 
FR_INVALID_DRIVE
;

5857 i‡(
F©Fs
[
vﬁ
]ËF©Fs[vﬁ]->
fs_ty≥
 = 0;

5858 
pdrv
 = 
	`LD2PD
(
vﬁ
);

5859 
ù¨t
 = 
	`LD2PT
(
vﬁ
);

5860 i‡(!
›t
Ë›à&
def›t
;

5863 
ds
 = 
	`disk_öôülize
(
pdrv
);

5864 i‡(
ds
 & 
STA_NOINIT
Ë 
FR_NOT_READY
;

5865 i‡(
ds
 & 
STA_PROTECT
Ë 
FR_WRITE_PROTECTED
;

5866 
sz_blk
 = 
›t
->
Æign
;

5867 i‡(
sz_blk
 =0 && 
	`disk_io˘l
(
pdrv
, 
GET_BLOCK_SIZE
, &sz_blkË!
RES_OK
) sz_blk = 1;

5868 i‡(
sz_blk
 == 0 || sz_blk > 0x8000 || (sz_blk & (sz_blk - 1))) sz_blk = 1;

5869 #i‡
FF_MAX_SS
 !
FF_MIN_SS


5870 i‡(
	`disk_io˘l
(
pdrv
, 
GET_SECTOR_SIZE
, &
ss
Ë!
RES_OK
Ë 
FR_DISK_ERR
;

5871 i‡(
ss
 > 
FF_MAX_SS
 || s†< 
FF_MIN_SS
 || (s†& (s†- 1))Ë 
FR_DISK_ERR
;

5873 
ss
 = 
FF_MAX_SS
;

5876 
fs›t
 = 
›t
->
fmt
 & (
FM_ANY
 | 
FM_SFD
);

5877 
n_Át
 = (
›t
->n_fat >= 1 && opt->n_fat <= 2) ? opt->n_fat : 1;

5878 
n_roŸ
 = (
›t
->n_roŸ >1 && o±->n_roŸ <32768 && (›t->n_roŸ % (
ss
 / 
SZDIRE
)) == 0) ? opt->n_root : 512;

5879 
sz_au
 = (
›t
->
au_size
 <= 0x1000000 && (opt->au_size & (opt->au_size - 1)) == 0) ? opt->au_size : 0;

5880 
sz_au
 /
ss
;

5883 
sz_buf
 = 
Àn
 / 
ss
;

5884 i‡(
sz_buf
 =0Ë 
FR_NOT_ENOUGH_CORE
;

5885 
buf
 = (
BYTE
*)
w‹k
;

5886 #i‡
FF_USE_LFN
 == 3

5887 i‡(!
buf
Ëbu‡
	`ff_memÆloc
(
sz_buf
 * 
ss
);

5889 i‡(!
buf
Ë 
FR_NOT_ENOUGH_CORE
;

5892 
b_vﬁ
 = 
sz_vﬁ
 = 0;

5893 i‡(
FF_MULTI_PARTITION
 && 
ù¨t
 != 0) {

5895 i‡(
	`disk_ªad
(
pdrv
, 
buf
, 0, 1Ë!
RES_OK
Ë
	`LEAVE_MKFS
(
FR_DISK_ERR
);

5896 i‡(
	`ld_w‹d
(
buf
 + 
BS_55AA
Ë!0xAA55Ë
	`LEAVE_MKFS
(
FR_MKFS_ABORTED
);

5897 #i‡
FF_LBA64


5898 i‡(
buf
[
MBR_TabÀ
 + 
PTE_Sy°em
] == 0xEE) {

5899 
DWORD
 
n_ít
, 
ofs
;

5900 
QWORD
 
±_lba
;

5903 i‡(
	`disk_ªad
(
pdrv
, 
buf
, 1, 1Ë!
RES_OK
Ë
	`LEAVE_MKFS
(
FR_DISK_ERR
);

5904 i‡(!
	`ã°_g±_hódî
(
buf
)Ë
	`LEAVE_MKFS
(
FR_MKFS_ABORTED
);

5905 
n_ít
 = 
	`ld_dw‹d
(
buf
 + 
GPTH_PtNum
);

5906 
±_lba
 = 
	`ld_qw‹d
(
buf
 + 
GPTH_PtOfs
);

5907 
ofs
 = 
i
 = 0;

5908 
n_ít
) {

5909 i‡(
ofs
 =0 && 
	`disk_ªad
(
pdrv
, 
buf
, 
±_lba
++, 1Ë!
RES_OK
Ë
	`LEAVE_MKFS
(
FR_DISK_ERR
);

5910 i‡(!
	`mem_cmp
(
buf
 + 
ofs
 + 
GPTE_PtGuid
, 
GUID_MS_Basic
, 16Ë&& ++
i
 =
ù¨t
) {

5911 
b_vﬁ
 = 
	`ld_qw‹d
(
buf
 + 
ofs
 + 
GPTE_F°Lba
);

5912 
sz_vﬁ
 = 
	`ld_qw‹d
(
buf
 + 
ofs
 + 
GPTE_L°Lba
Ë- 
b_vﬁ
 + 1;

5915 
n_ít
--; 
ofs
 = (of†+ 
SZ_GPTE
Ë% 
ss
;

5917 i‡(
n_ít
 =0Ë
	`LEAVE_MKFS
(
FR_MKFS_ABORTED
);

5918 
fs›t
 |= 0x80;

5922 
±e
 = 
buf
 + (
MBR_TabÀ
 + (
ù¨t
 - 1Ë* 
SZ_PTE
);

5923 i‡(
ù¨t
 > 4 || 
±e
[
PTE_Sy°em
] =0Ë
	`LEAVE_MKFS
(
FR_MKFS_ABORTED
);

5924 
b_vﬁ
 = 
	`ld_dw‹d
(
±e
 + 
PTE_StLba
);

5925 
sz_vﬁ
 = 
	`ld_dw‹d
(
±e
 + 
PTE_SizLba
);

5928 i‡(
	`disk_io˘l
(
pdrv
, 
GET_SECTOR_COUNT
, &
sz_vﬁ
Ë!
RES_OK
Ë
	`LEAVE_MKFS
(
FR_DISK_ERR
);

5929 i‡(!(
fs›t
 & 
FM_SFD
)) {

5931 #i‡
FF_LBA64


5932 i‡(
sz_vﬁ
 >
FF_MIN_GPT
) {

5933 
fs›t
 |= 0x80;

5934 
b_vﬁ
 = 
GPT_ALIGN
 / 
ss
; 
sz_vﬁ
 -b_vﬁ + 
GPT_ITEMS
 * 
SZ_GPTE
 / ss + 1;

5938 i‡(
sz_vﬁ
 > 
N_SEC_TRACK
) {

5939 
b_vﬁ
 = 
N_SEC_TRACK
; 
sz_vﬁ
 -= b_vol;

5944 i‡(
sz_vﬁ
 < 128Ë
	`LEAVE_MKFS
(
FR_MKFS_ABORTED
);

5949 i‡(
FF_FS_EXFAT
 && (
fs›t
 & 
FM_EXFAT
)) {

5950 i‡((
fs›t
 & 
FM_ANY
Ë=
FM_EXFAT
 || 
sz_vﬁ
 >0x4000000 || 
sz_au
 > 128) {

5951 
f°y
 = 
FS_EXFAT
; ;

5954 #i‡
FF_LBA64


5955 i‡(
sz_vﬁ
 >0x100000000Ë
	`LEAVE_MKFS
(
FR_MKFS_ABORTED
);

5957 i‡(
sz_au
 > 128) sz_au = 128;

5958 i‡(
fs›t
 & 
FM_FAT32
) {

5959 i‡(!(
fs›t
 & 
FM_FAT
)) {

5960 
f°y
 = 
FS_FAT32
; ;

5963 i‡(!(
fs›t
 & 
FM_FAT
)Ë
	`LEAVE_MKFS
(
FR_INVALID_PARAMETER
);

5964 
f°y
 = 
FS_FAT16
;

5967 #i‡
FF_FS_EXFAT


5968 i‡(
f°y
 =
FS_EXFAT
) {

5969 
DWORD
 
szb_bô
, 
szb_ˇ£
, 
sum
, 
nb
, 
˛
, 
tbl
[3];

5970 
WCHAR
 
ch
, 
si
;

5971 
UINT
 
j
, 
°
;

5972 
BYTE
 
b
;

5974 i‡(
sz_vﬁ
 < 0x1000Ë
	`LEAVE_MKFS
(
FR_MKFS_ABORTED
);

5975 #i‡
FF_USE_TRIM


5976 
lba
[0] = 
b_vﬁ
;Üba[1] = b_vﬁ + 
sz_vﬁ
 - 1;

5977 
	`disk_io˘l
(
pdrv
, 
CTRL_TRIM
, 
lba
);

5980 i‡(
sz_au
 == 0) {

5981 
sz_au
 = 8;

5982 i‡(
sz_vﬁ
 >0x80000Ë
sz_au
 = 64;

5983 i‡(
sz_vﬁ
 >0x4000000Ë
sz_au
 = 256;

5985 
b_Át
 = 
b_vﬁ
 + 32;

5986 
sz_Át
 = (
DWORD
)((
sz_vﬁ
 / 
sz_au
 + 2Ë* 4 + 
ss
 - 1) / ss;

5987 
b_d©a
 = (
b_Át
 + 
sz_Át
 + 
sz_blk
 - 1Ë& ~((
LBA_t
)sz_blk - 1);

5988 i‡(
b_d©a
 - 
b_vﬁ
 >
sz_vﬁ
 / 2Ë
	`LEAVE_MKFS
(
FR_MKFS_ABORTED
);

5989 
n_˛°
 = (
DWORD
)(
sz_vﬁ
 - (
b_d©a
 - 
b_vﬁ
)Ë/ 
sz_au
;

5990 i‡(
n_˛°
 <16Ë
	`LEAVE_MKFS
(
FR_MKFS_ABORTED
);

5991 i‡(
n_˛°
 > 
MAX_EXFAT
Ë
	`LEAVE_MKFS
(
FR_MKFS_ABORTED
);

5993 
szb_bô
 = (
n_˛°
 + 7) / 8;

5994 
tbl
[0] = (
szb_bô
 + 
sz_au
 * 
ss
 - 1) / (sz_au * ss);

5997 
£˘
 = 
b_d©a
 + 
sz_au
 * 
tbl
[0];

5998 
sum
 = 0;

5999 
°
 = 0; 
si
 = 0; 
i
 = 0; 
j
 = 0; 
szb_ˇ£
 = 0;

6001 
°
) {

6003 
ch
 = (
WCHAR
)
	`ff_wtouµî
(
si
);

6004 i‡(
ch
 !
si
) {

6005 
si
++; ;

6007 
j
 = 1; (
WCHAR
)(
si
 + jË&& (WCHAR)(sò+ jË=
	`ff_wtouµî
((WCHAR)(si + j)); j++) ;

6008 i‡(
j
 >= 128) {

6009 
ch
 = 0xFFFF; 
°
 = 2; ;

6011 
°
 = 1;

6014 
ch
 = 
si
++;

6015 i‡(--
j
 =0Ë
°
 = 0;

6019 
ch
 = (
WCHAR
)
j
; 
si
 += (WCHAR)j;

6020 
°
 = 0;

6022 
sum
 = 
	`xsum32
(
buf
[
i
 + 0] = (
BYTE
)
ch
, sum);

6023 
sum
 = 
	`xsum32
(
buf
[
i
 + 1] = (
BYTE
)(
ch
 >> 8), sum);

6024 
i
 +2; 
szb_ˇ£
 += 2;

6025 i‡(
si
 =0 || 
i
 =
sz_buf
 * 
ss
) {

6026 
n
 = (
i
 + 
ss
 - 1) / ss;

6027 i‡(
	`disk_wrôe
(
pdrv
, 
buf
, 
£˘
, 
n
Ë!
RES_OK
Ë
	`LEAVE_MKFS
(
FR_DISK_ERR
);

6028 
£˘
 +
n
; 
i
 = 0;

6030 } 
si
);

6031 
tbl
[1] = (
szb_ˇ£
 + 
sz_au
 * 
ss
 - 1) / (sz_au * ss);

6032 
tbl
[2] = 1;

6035 
£˘
 = 
b_d©a
; 
n£˘
 = (
szb_bô
 + 
ss
 - 1) / ss;

6036 
nb
 = 
tbl
[0] +Åbl[1] +Åbl[2];

6038 
	`mem_£t
(
buf
, 0, 
sz_buf
 * 
ss
);

6039 
i
 = 0; 
nb
 >8 && i < 
sz_buf
 * 
ss
; 
buf
[i++] = 0xFF,Çb -= 8) ;

6040 
b
 = 1; 
nb
 !0 && 
i
 < 
sz_buf
 * 
ss
; 
buf
[i] |= b, b <<= 1,Çb--) ;

6041 
n
 = (
n£˘
 > 
sz_buf
) ? sz_buf :Çsect;

6042 i‡(
	`disk_wrôe
(
pdrv
, 
buf
, 
£˘
, 
n
Ë!
RES_OK
Ë
	`LEAVE_MKFS
(
FR_DISK_ERR
);

6043 
£˘
 +
n
; 
n£˘
 -=Ç;

6044 } 
n£˘
);

6047 
£˘
 = 
b_Át
; 
n£˘
 = 
sz_Át
;

6048 
j
 = 
nb
 = 
˛
 = 0;

6050 
	`mem_£t
(
buf
, 0, 
sz_buf
 * 
ss
); 
i
 = 0;

6051 i‡(
˛
 == 0) {

6052 
	`°_dw‹d
(
buf
 + 
i
, 0xFFFFFFF8); i +4; 
˛
++;

6053 
	`°_dw‹d
(
buf
 + 
i
, 0xFFFFFFFF); i +4; 
˛
++;

6056 
nb
 !0 && 
i
 < 
sz_buf
 * 
ss
) {

6057 
	`°_dw‹d
(
buf
 + 
i
, (
nb
 > 1Ë? 
˛
 + 1 : 0xFFFFFFFF);

6058 
i
 +4; 
˛
++; 
nb
--;

6060 i‡(
nb
 =0 && 
j
 < 3Ënb = 
tbl
[j++];

6061 } 
nb
 !0 && 
i
 < 
sz_buf
 * 
ss
);

6062 
n
 = (
n£˘
 > 
sz_buf
) ? sz_buf :Çsect;

6063 i‡(
	`disk_wrôe
(
pdrv
, 
buf
, 
£˘
, 
n
Ë!
RES_OK
Ë
	`LEAVE_MKFS
(
FR_DISK_ERR
);

6064 
£˘
 +
n
; 
n£˘
 -=Ç;

6065 } 
n£˘
);

6068 
	`mem_£t
(
buf
, 0, 
sz_buf
 * 
ss
);

6069 
buf
[
SZDIRE
 * 0 + 0] = 
ET_VLABEL
;

6070 
buf
[
SZDIRE
 * 1 + 0] = 
ET_BITMAP
;

6071 
	`°_dw‹d
(
buf
 + 
SZDIRE
 * 1 + 20, 2);

6072 
	`°_dw‹d
(
buf
 + 
SZDIRE
 * 1 + 24, 
szb_bô
);

6073 
buf
[
SZDIRE
 * 2 + 0] = 
ET_UPCASE
;

6074 
	`°_dw‹d
(
buf
 + 
SZDIRE
 * 2 + 4, 
sum
);

6075 
	`°_dw‹d
(
buf
 + 
SZDIRE
 * 2 + 20, 2 + 
tbl
[0]);

6076 
	`°_dw‹d
(
buf
 + 
SZDIRE
 * 2 + 24, 
szb_ˇ£
);

6077 
£˘
 = 
b_d©a
 + 
sz_au
 * (
tbl
[0] +Åbl[1]); 
n£˘
 = sz_au;

6079 
n
 = (
n£˘
 > 
sz_buf
) ? sz_buf :Çsect;

6080 i‡(
	`disk_wrôe
(
pdrv
, 
buf
, 
£˘
, 
n
Ë!
RES_OK
Ë
	`LEAVE_MKFS
(
FR_DISK_ERR
);

6081 
	`mem_£t
(
buf
, 0, 
ss
);

6082 
£˘
 +
n
; 
n£˘
 -=Ç;

6083 } 
n£˘
);

6086 
£˘
 = 
b_vﬁ
;

6087 
n
 = 0;Ç < 2;Ç++) {

6089 
	`mem_£t
(
buf
, 0, 
ss
);

6090 
	`mem_˝y
(
buf
 + 
BS_JmpBoŸ
, "\xEB\x76\x90" "EXFAT ", 11);

6091 
	`°_qw‹d
(
buf
 + 
BPB_VﬁOfsEx
, 
b_vﬁ
);

6092 
	`°_qw‹d
(
buf
 + 
BPB_TŸSecEx
, 
sz_vﬁ
);

6093 
	`°_dw‹d
(
buf
 + 
BPB_F©OfsEx
, (
DWORD
)(
b_Át
 - 
b_vﬁ
));

6094 
	`°_dw‹d
(
buf
 + 
BPB_F©SzEx
, 
sz_Át
);

6095 
	`°_dw‹d
(
buf
 + 
BPB_D©aOfsEx
, (
DWORD
)(
b_d©a
 - 
b_vﬁ
));

6096 
	`°_dw‹d
(
buf
 + 
BPB_NumClusEx
, 
n_˛°
);

6097 
	`°_dw‹d
(
buf
 + 
BPB_RoŸClusEx
, 2 + 
tbl
[0] +Åbl[1]);

6098 
	`°_dw‹d
(
buf
 + 
BPB_VﬁIDEx
, 
	`GET_FATTIME
());

6099 
	`°_w‹d
(
buf
 + 
BPB_FSVîEx
, 0x100);

6100 
buf
[
BPB_BytsPîSecEx
] = 0, 
i
 = 
ss
; i >>= 1; buf[BPB_BytsPerSecEx]++) ;

6101 
buf
[
BPB_SecPîClusEx
] = 0, 
i
 = 
sz_au
; i >>= 1; buf[BPB_SecPerClusEx]++) ;

6102 
buf
[
BPB_NumFATsEx
] = 1;

6103 
buf
[
BPB_DrvNumEx
] = 0x80;

6104 
	`°_w‹d
(
buf
 + 
BS_BoŸCodeEx
, 0xFEEB);

6105 
	`°_w‹d
(
buf
 + 
BS_55AA
, 0xAA55);

6106 
i
 = 
sum
 = 0; i < 
ss
; i++) {

6107 i‡(
i
 !
BPB_VﬁFœgEx
 && i !BPB_VﬁFœgEx + 1 && i !
BPB_PîcInU£Ex
Ë
sum
 = 
	`xsum32
(
buf
[i], sum);

6109 i‡(
	`disk_wrôe
(
pdrv
, 
buf
, 
£˘
++, 1Ë!
RES_OK
Ë
	`LEAVE_MKFS
(
FR_DISK_ERR
);

6111 
	`mem_£t
(
buf
, 0, 
ss
);

6112 
	`°_w‹d
(
buf
 + 
ss
 - 2, 0xAA55);

6113 
j
 = 1; j < 9; j++) {

6114 
i
 = 0; i < 
ss
; 
sum
 = 
	`xsum32
(
buf
[i++], sum)) ;

6115 i‡(
	`disk_wrôe
(
pdrv
, 
buf
, 
£˘
++, 1Ë!
RES_OK
Ë
	`LEAVE_MKFS
(
FR_DISK_ERR
);

6118 
	`mem_£t
(
buf
, 0, 
ss
);

6119  ; 
j
 < 11; j++) {

6120 
i
 = 0; i < 
ss
; 
sum
 = 
	`xsum32
(
buf
[i++], sum)) ;

6121 i‡(
	`disk_wrôe
(
pdrv
, 
buf
, 
£˘
++, 1Ë!
RES_OK
Ë
	`LEAVE_MKFS
(
FR_DISK_ERR
);

6124 
i
 = 0; i < 
ss
; i +4Ë
	`°_dw‹d
(
buf
 + i, 
sum
);

6125 i‡(
	`disk_wrôe
(
pdrv
, 
buf
, 
£˘
++, 1Ë!
RES_OK
Ë
	`LEAVE_MKFS
(
FR_DISK_ERR
);

6132 
∑u
 = 
sz_au
;

6134 i‡(
f°y
 =
FS_FAT32
) {

6135 i‡(
∑u
 == 0) {

6136 
n
 = (
DWORD
)
sz_vﬁ
 / 0x20000;

6137 
i
 = 0, 
∑u
 = 1; 
c°32
[i] && c°32[i] <
n
; i++,Öau <<= 1) ;

6139 
n_˛°
 = (
DWORD
)
sz_vﬁ
 / 
∑u
;

6140 
sz_Át
 = (
n_˛°
 * 4 + 8 + 
ss
 - 1) / ss;

6141 
sz_rsv
 = 32;

6142 
sz_dú
 = 0;

6143 i‡(
n_˛°
 <
MAX_FAT16
 ||Ç_˛° > 
MAX_FAT32
Ë
	`LEAVE_MKFS
(
FR_MKFS_ABORTED
);

6145 i‡(
∑u
 == 0) {

6146 
n
 = (
DWORD
)
sz_vﬁ
 / 0x1000;

6147 
i
 = 0, 
∑u
 = 1; 
c°
[i] && c°[i] <
n
; i++,Öau <<= 1) ;

6149 
n_˛°
 = (
DWORD
)
sz_vﬁ
 / 
∑u
;

6150 i‡(
n_˛°
 > 
MAX_FAT12
) {

6151 
n
 = 
n_˛°
 * 2 + 4;

6153 
f°y
 = 
FS_FAT12
;

6154 
n
 = (
n_˛°
 * 3 + 1) / 2 + 3;

6156 
sz_Át
 = (
n
 + 
ss
 - 1) / ss;

6157 
sz_rsv
 = 1;

6158 
sz_dú
 = (
DWORD
)
n_roŸ
 * 
SZDIRE
 / 
ss
;

6160 
b_Át
 = 
b_vﬁ
 + 
sz_rsv
;

6161 
b_d©a
 = 
b_Át
 + 
sz_Át
 * 
n_Át
 + 
sz_dú
;

6164 
n
 = (
DWORD
)(((
b_d©a
 + 
sz_blk
 - 1) & ~(sz_blk - 1)) - b_data);

6165 i‡(
f°y
 =
FS_FAT32
) {

6166 
sz_rsv
 +
n
; 
b_Át
 +=Ç;

6168 i‡(
n
 % 
n_Át
) {

6169 
n
--; 
sz_rsv
++; 
b_Át
++;

6171 
sz_Át
 +
n
 / 
n_Át
;

6175 i‡(
sz_vﬁ
 < 
b_d©a
 + 
∑u
 * 16 - 
b_vﬁ
Ë
	`LEAVE_MKFS
(
FR_MKFS_ABORTED
);

6176 
n_˛°
 = ((
DWORD
)
sz_vﬁ
 - 
sz_rsv
 - 
sz_Át
 * 
n_Át
 - 
sz_dú
Ë/ 
∑u
;

6177 i‡(
f°y
 =
FS_FAT32
) {

6178 i‡(
n_˛°
 <
MAX_FAT16
) {

6179 i‡(
sz_au
 =0 && (sz_au = 
∑u
 / 2) != 0) ;

6180 
	`LEAVE_MKFS
(
FR_MKFS_ABORTED
);

6183 i‡(
f°y
 =
FS_FAT16
) {

6184 i‡(
n_˛°
 > 
MAX_FAT16
) {

6185 i‡(
sz_au
 =0 && (
∑u
 * 2) <= 64) {

6186 
sz_au
 = 
∑u
 * 2; ;

6188 i‡((
fs›t
 & 
FM_FAT32
)) {

6189 
f°y
 = 
FS_FAT32
; ;

6191 i‡(
sz_au
 =0 && (sz_au = 
∑u
 * 2) <= 128) ;

6192 
	`LEAVE_MKFS
(
FR_MKFS_ABORTED
);

6194 i‡(
n_˛°
 <
MAX_FAT12
) {

6195 i‡(
sz_au
 =0 && (sz_au = 
∑u
 * 2) <= 128) ;

6196 
	`LEAVE_MKFS
(
FR_MKFS_ABORTED
);

6199 i‡(
f°y
 =
FS_FAT12
 && 
n_˛°
 > 
MAX_FAT12
Ë
	`LEAVE_MKFS
(
FR_MKFS_ABORTED
);

6205 #i‡
FF_USE_TRIM


6206 
lba
[0] = 
b_vﬁ
;Üba[1] = b_vﬁ + 
sz_vﬁ
 - 1;

6207 
	`disk_io˘l
(
pdrv
, 
CTRL_TRIM
, 
lba
);

6210 
	`mem_£t
(
buf
, 0, 
ss
);

6211 
	`mem_˝y
(
buf
 + 
BS_JmpBoŸ
, "\xEB\xFE\x90" "MSDOS5.0", 11);

6212 
	`°_w‹d
(
buf
 + 
BPB_BytsPîSec
, 
ss
);

6213 
buf
[
BPB_SecPîClus
] = (
BYTE
)
∑u
;

6214 
	`°_w‹d
(
buf
 + 
BPB_RsvdSecC¡
, (
WORD
)
sz_rsv
);

6215 
buf
[
BPB_NumFATs
] = (
BYTE
)
n_Át
;

6216 
	`°_w‹d
(
buf
 + 
BPB_RoŸE¡C¡
, (
WORD
)((
f°y
 =
FS_FAT32
Ë? 0 : 
n_roŸ
));

6217 i‡(
sz_vﬁ
 < 0x10000) {

6218 
	`°_w‹d
(
buf
 + 
BPB_TŸSec16
, (
WORD
)
sz_vﬁ
);

6220 
	`°_dw‹d
(
buf
 + 
BPB_TŸSec32
, (
DWORD
)
sz_vﬁ
);

6222 
buf
[
BPB_Medü
] = 0xF8;

6223 
	`°_w‹d
(
buf
 + 
BPB_SecPîTrk
, 63);

6224 
	`°_w‹d
(
buf
 + 
BPB_NumHóds
, 255);

6225 
	`°_dw‹d
(
buf
 + 
BPB_HiddSec
, (
DWORD
)
b_vﬁ
);

6226 i‡(
f°y
 =
FS_FAT32
) {

6227 
	`°_dw‹d
(
buf
 + 
BS_VﬁID32
, 
	`GET_FATTIME
());

6228 
	`°_dw‹d
(
buf
 + 
BPB_FATSz32
, 
sz_Át
);

6229 
	`°_dw‹d
(
buf
 + 
BPB_RoŸClus32
, 2);

6230 
	`°_w‹d
(
buf
 + 
BPB_FSInfo32
, 1);

6231 
	`°_w‹d
(
buf
 + 
BPB_BkBoŸSec32
, 6);

6232 
buf
[
BS_DrvNum32
] = 0x80;

6233 
buf
[
BS_BoŸSig32
] = 0x29;

6234 
	`mem_˝y
(
buf
 + 
BS_VﬁLab32
, "NO NAME " "FAT32 ", 19);

6236 
	`°_dw‹d
(
buf
 + 
BS_VﬁID
, 
	`GET_FATTIME
());

6237 
	`°_w‹d
(
buf
 + 
BPB_FATSz16
, (
WORD
)
sz_Át
);

6238 
buf
[
BS_DrvNum
] = 0x80;

6239 
buf
[
BS_BoŸSig
] = 0x29;

6240 
	`mem_˝y
(
buf
 + 
BS_VﬁLab
, "NO NAME " "FAT ", 19);

6242 
	`°_w‹d
(
buf
 + 
BS_55AA
, 0xAA55);

6243 i‡(
	`disk_wrôe
(
pdrv
, 
buf
, 
b_vﬁ
, 1Ë!
RES_OK
Ë
	`LEAVE_MKFS
(
FR_DISK_ERR
);

6246 i‡(
f°y
 =
FS_FAT32
) {

6247 
	`disk_wrôe
(
pdrv
, 
buf
, 
b_vﬁ
 + 6, 1);

6248 
	`mem_£t
(
buf
, 0, 
ss
);

6249 
	`°_dw‹d
(
buf
 + 
FSI_LódSig
, 0x41615252);

6250 
	`°_dw‹d
(
buf
 + 
FSI_SåucSig
, 0x61417272);

6251 
	`°_dw‹d
(
buf
 + 
FSI_Fªe_Cou¡
, 
n_˛°
 - 1);

6252 
	`°_dw‹d
(
buf
 + 
FSI_Nxt_Fªe
, 2);

6253 
	`°_w‹d
(
buf
 + 
BS_55AA
, 0xAA55);

6254 
	`disk_wrôe
(
pdrv
, 
buf
, 
b_vﬁ
 + 7, 1);

6255 
	`disk_wrôe
(
pdrv
, 
buf
, 
b_vﬁ
 + 1, 1);

6259 
	`mem_£t
(
buf
, 0, 
sz_buf
 * 
ss
);

6260 
£˘
 = 
b_Át
;

6261 
i
 = 0; i < 
n_Át
; i++) {

6262 i‡(
f°y
 =
FS_FAT32
) {

6263 
	`°_dw‹d
(
buf
 + 0, 0xFFFFFFF8);

6264 
	`°_dw‹d
(
buf
 + 4, 0xFFFFFFFF);

6265 
	`°_dw‹d
(
buf
 + 8, 0x0FFFFFFF);

6267 
	`°_dw‹d
(
buf
 + 0, (
f°y
 =
FS_FAT12
) ? 0xFFFFF8 : 0xFFFFFFF8);

6269 
n£˘
 = 
sz_Át
;

6271 
n
 = (
n£˘
 > 
sz_buf
) ? sz_buf :Çsect;

6272 i‡(
	`disk_wrôe
(
pdrv
, 
buf
, 
£˘
, (
UINT
)
n
Ë!
RES_OK
Ë
	`LEAVE_MKFS
(
FR_DISK_ERR
);

6273 
	`mem_£t
(
buf
, 0, 
ss
);

6274 
£˘
 +
n
; 
n£˘
 -=Ç;

6275 } 
n£˘
);

6279 
n£˘
 = (
f°y
 =
FS_FAT32
Ë? 
∑u
 : 
sz_dú
;

6281 
n
 = (
n£˘
 > 
sz_buf
) ? sz_buf :Çsect;

6282 i‡(
	`disk_wrôe
(
pdrv
, 
buf
, 
£˘
, (
UINT
)
n
Ë!
RES_OK
Ë
	`LEAVE_MKFS
(
FR_DISK_ERR
);

6283 
£˘
 +
n
; 
n£˘
 -=Ç;

6284 } 
n£˘
);

6290 i‡(
FF_FS_EXFAT
 && 
f°y
 =
FS_EXFAT
) {

6291 
sys
 = 0x07;

6293 i‡(
f°y
 =
FS_FAT32
) {

6294 
sys
 = 0x0C;

6296 i‡(
sz_vﬁ
 >= 0x10000) {

6297 
sys
 = 0x06;

6299 
sys
 = (
f°y
 =
FS_FAT16
) ? 0x04 : 0x01;

6305 i‡(
FF_MULTI_PARTITION
 && 
ù¨t
 != 0) {

6306 i‡(!
FF_LBA64
 || !(
fs›t
 & 0x80)) {

6308 i‡(
	`disk_ªad
(
pdrv
, 
buf
, 0, 1Ë!
RES_OK
Ë
	`LEAVE_MKFS
(
FR_DISK_ERR
);

6309 
buf
[
MBR_TabÀ
 + (
ù¨t
 - 1Ë* 
SZ_PTE
 + 
PTE_Sy°em
] = 
sys
;

6310 i‡(
	`disk_wrôe
(
pdrv
, 
buf
, 0, 1Ë!
RES_OK
Ë
	`LEAVE_MKFS
(
FR_DISK_ERR
);

6313 i‡(!(
fs›t
 & 
FM_SFD
)) {

6314 
lba
[0] = 
sz_vﬁ
,Üba[1] = 0;

6315 
‰
 = 
	`¸óã_∑πôi⁄
(
pdrv
, 
lba
, 
sys
, 
buf
);

6316 i‡(
‰
 !
FR_OK
Ë
	`LEAVE_MKFS
(fr);

6320 i‡(
	`disk_io˘l
(
pdrv
, 
CTRL_SYNC
, 0Ë!
RES_OK
Ë
	`LEAVE_MKFS
(
FR_DISK_ERR
);

6322 
	`LEAVE_MKFS
(
FR_OK
);

6323 
	}
}

6328 #i‡
FF_MULTI_PARTITION


6333 
FRESULT
 
	$f_fdisk
 (

6334 
BYTE
 
pdrv
,

6335 c⁄° 
LBA_t
 
±bl
[],

6336 * 
w‹k


6339 
BYTE
 *
buf
 = (BYTE*)
w‹k
;

6340 
DSTATUS
 
°©
;

6343 
°©
 = 
	`disk_öôülize
(
pdrv
);

6344 i‡(
°©
 & 
STA_NOINIT
Ë 
FR_NOT_READY
;

6345 i‡(
°©
 & 
STA_PROTECT
Ë 
FR_WRITE_PROTECTED
;

6346 #i‡
FF_USE_LFN
 == 3

6347 i‡(!
buf
Ëbu‡
	`ff_memÆloc
(
FF_MAX_SS
);

6349 i‡(!
buf
Ë 
FR_NOT_ENOUGH_CORE
;

6351 
	`LEAVE_MKFS
(
	`¸óã_∑πôi⁄
(
pdrv
, 
±bl
, 0x07, 
buf
));

6352 
	}
}

6360 #i‡
FF_USE_STRFUNC


6361 #i‡
FF_USE_LFN
 && 
FF_LFN_UNICODE
 && (
FF_STRF_ENCODE
 < 0 || FF_STRF_ENCODE > 3)

6362 #îr‹ 
Wr⁄g
 
FF_STRF_ENCODE
 
£âög


6368 
TCHAR
* 
	$f_gës
 (

6369 
TCHAR
* 
buff
,

6370 
Àn
,

6371 
FIL
* 
Â


6374 
nc
 = 0;

6375 
TCHAR
 *
p
 = 
buff
;

6376 
BYTE
 
s
[4];

6377 
UINT
 
rc
;

6378 
DWORD
 
dc
;

6379 #i‡
FF_USE_LFN
 && 
FF_LFN_UNICODE
 && 
FF_STRF_ENCODE
 <= 2

6380 
WCHAR
 
wc
;

6382 #i‡
FF_USE_LFN
 && 
FF_LFN_UNICODE
 && 
FF_STRF_ENCODE
 == 3

6383 
UINT
 
˘
;

6386 #i‡
FF_USE_LFN
 && 
FF_LFN_UNICODE


6388 i‡(
FF_LFN_UNICODE
 =1Ë
Àn
 -(
FF_STRF_ENCODE
 == 0) ? 1 : 2;

6389 i‡(
FF_LFN_UNICODE
 =2Ë
Àn
 -(
FF_STRF_ENCODE
 == 0) ? 3 : 4;

6390 i‡(
FF_LFN_UNICODE
 =3Ë
Àn
 -= 1;

6391 
nc
 < 
Àn
) {

6392 #i‡
FF_STRF_ENCODE
 == 0

6393 
	`f_ªad
(
Â
, 
s
, 1, &
rc
);

6394 i‡(
rc
 != 1) ;

6395 
wc
 = 
s
[0];

6396 i‡(
	`dbc_1°
((
BYTE
)
wc
)) {

6397 
	`f_ªad
(
Â
, 
s
, 1, &
rc
);

6398 i‡(
rc
 !1 || !
	`dbc_2nd
(
s
[0])) ;

6399 
wc
 = w¯<< 8 | 
s
[0];

6401 
dc
 = 
	`ff_€m2uni
(
wc
, 
CODEPAGE
);

6402 i‡(
dc
 == 0) ;

6403 #ñi‡
FF_STRF_ENCODE
 == 1 || FF_STRF_ENCODE == 2

6404 
	`f_ªad
(
Â
, 
s
, 2, &
rc
);

6405 i‡(
rc
 != 2) ;

6406 
dc
 = (
FF_STRF_ENCODE
 =1Ë? 
	`ld_w‹d
(
s
) : s[0] << 8 | s[1];

6407 i‡(
	`IsSuºog©eL
(
dc
)) ;

6408 i‡(
	`IsSuºog©eH
(
dc
)) {

6409 
	`f_ªad
(
Â
, 
s
, 2, &
rc
);

6410 i‡(
rc
 != 2) ;

6411 
wc
 = (
FF_STRF_ENCODE
 =1Ë? 
	`ld_w‹d
(
s
) : s[0] << 8 | s[1];

6412 i‡(!
	`IsSuºog©eL
(
wc
)) ;

6413 
dc
 = ((d¯& 0x3FFË+ 0x40Ë<< 10 | (
wc
 & 0x3FF);

6416 
	`f_ªad
(
Â
, 
s
, 1, &
rc
);

6417 i‡(
rc
 != 1) ;

6418 
dc
 = 
s
[0];

6419 i‡(
dc
 >= 0x80) {

6420 
˘
 = 0;

6421 i‡((
dc
 & 0xE0Ë=0xC0Ë{ d¯&0x1F; 
˘
 = 1; }

6422 i‡((
dc
 & 0xF0Ë=0xE0Ë{ d¯&0x0F; 
˘
 = 2; }

6423 i‡((
dc
 & 0xF8Ë=0xF0Ë{ d¯&0x07; 
˘
 = 3; }

6424 i‡(
˘
 == 0) ;

6425 
	`f_ªad
(
Â
, 
s
, 
˘
, &
rc
);

6426 i‡(
rc
 !
˘
) ;

6427 
rc
 = 0;

6429 i‡((
s
[
rc
] & 0xC0) != 0x80) ;

6430 
dc
 = d¯<< 6 | (
s
[
rc
] & 0x3F);

6431 } ++
rc
 < 
˘
);

6432 i‡(
rc
 !
˘
 || 
dc
 < 0x80 || 
	`IsSuºog©e
(dc) || dc >= 0x110000) ;

6437 i‡(
FF_USE_STRFUNC
 =2 && 
dc
 == '\r') ;

6438 #i‡
FF_LFN_UNICODE
 == 1 || FF_LFN_UNICODE == 3

6439 i‡(
FF_LFN_UNICODE
 =1 && 
dc
 >= 0x10000) {

6440 *
p
++ = (
TCHAR
)(0xD800 | ((
dc
 >> 10Ë- 0x40)); 
nc
++;

6441 
dc
 = 0xDC00 | (dc & 0x3FF);

6443 *
p
++ = (
TCHAR
)
dc
; 
nc
++;

6444 i‡(
dc
 == '\n') ;

6445 #ñi‡
FF_LFN_UNICODE
 == 2

6446 i‡(
dc
 < 0x80) {

6447 *
p
++ = (
TCHAR
)
dc
;

6448 
nc
++;

6449 i‡(
dc
 == '\n') ;

6451 i‡(
dc
 < 0x800) {

6452 *
p
++ = (
TCHAR
)(0xC0 | (
dc
 >> 6 & 0x1F));

6453 *
p
++ = (
TCHAR
)(0x80 | (
dc
 >> 0 & 0x3F));

6454 
nc
 += 2;

6456 i‡(
dc
 < 0x10000) {

6457 *
p
++ = (
TCHAR
)(0xE0 | (
dc
 >> 12 & 0x0F));

6458 *
p
++ = (
TCHAR
)(0x80 | (
dc
 >> 6 & 0x3F));

6459 *
p
++ = (
TCHAR
)(0x80 | (
dc
 >> 0 & 0x3F));

6460 
nc
 += 3;

6462 *
p
++ = (
TCHAR
)(0xF0 | (
dc
 >> 18 & 0x07));

6463 *
p
++ = (
TCHAR
)(0x80 | (
dc
 >> 12 & 0x3F));

6464 *
p
++ = (
TCHAR
)(0x80 | (
dc
 >> 6 & 0x3F));

6465 *
p
++ = (
TCHAR
)(0x80 | (
dc
 >> 0 & 0x3F));

6466 
nc
 += 4;

6474 
Àn
 -= 1;

6475 
nc
 < 
Àn
) {

6476 
	`f_ªad
(
Â
, 
s
, 1, &
rc
);

6477 i‡(
rc
 != 1) ;

6478 
dc
 = 
s
[0];

6479 i‡(
FF_USE_STRFUNC
 =2 && 
dc
 == '\r') ;

6480 *
p
++ = (
TCHAR
)
dc
; 
nc
++;

6481 i‡(
dc
 == '\n') ;

6485 *
p
 = 0;

6486  
nc
 ? 
buff
 : 0;

6487 
	}
}

6492 #i‡!
FF_FS_READONLY


6493 
	~<°d¨g.h
>

6501 
FIL
 *
	mÂ
;

6502 
	midx
, 
	mnchr
;

6503 #i‡
FF_USE_LFN
 && 
FF_LFN_UNICODE
 == 1

6504 
WCHAR
 
	mhs
;

6505 #ñi‡
FF_USE_LFN
 && 
FF_LFN_UNICODE
 == 2

6506 
BYTE
 
	mbs
[4];

6507 
UINT
 
	mwi
, 
	m˘
;

6509 
BYTE
 
	mbuf
[64];

6510 } 
	tputbuff
;

6515 
	$putc_bfd
 (
putbuff
* 
pb
, 
TCHAR
 
c
)

6517 
UINT
 
n
;

6518 
i
, 
nc
;

6519 #i‡
FF_USE_LFN
 && 
FF_LFN_UNICODE


6520 
WCHAR
 
hs
, 
wc
;

6521 #i‡
FF_LFN_UNICODE
 == 2

6522 
DWORD
 
dc
;

6523 
TCHAR
 *
ç
;

6527 i‡(
FF_USE_STRFUNC
 =2 && 
c
 == '\n') {

6528 
	`putc_bfd
(
pb
, '\r');

6531 
i
 = 
pb
->
idx
;

6532 i‡(
i
 < 0) ;

6533 
nc
 = 
pb
->
nchr
;

6535 #i‡
FF_USE_LFN
 && 
FF_LFN_UNICODE


6536 #i‡
FF_LFN_UNICODE
 == 1

6537 i‡(
	`IsSuºog©eH
(
c
)) {

6538 
pb
->
hs
 = 
c
; ;

6540 
hs
 = 
pb
->hs;Öb->hs = 0;

6541 i‡(
hs
 != 0) {

6542 i‡(!
	`IsSuºog©eL
(
c
)Ë
hs
 = 0;

6544 i‡(
	`IsSuºog©eL
(
c
)) ;

6546 
wc
 = 
c
;

6547 #ñi‡
FF_LFN_UNICODE
 == 2

6549 i‡(
pb
->
˘
 == 0) {

6550 
pb
->
bs
[pb->
wi
 = 0] = (
BYTE
)
c
;

6551 i‡((
BYTE
)
c
 < 0x80) ;

6552 i‡(((
BYTE
)
c
 & 0xE0Ë=0xC0Ë
pb
->
˘
 = 1;

6553 i‡(((
BYTE
)
c
 & 0xF0Ë=0xE0Ë
pb
->
˘
 = 2;

6554 i‡(((
BYTE
)
c
 & 0xF1Ë=0xF0Ë
pb
->
˘
 = 3;

6557 i‡(((
BYTE
)
c
 & 0xC0) != 0x80) {

6558 
pb
->
˘
 = 0; ;

6560 
pb
->
bs
[++pb->
wi
] = (
BYTE
)
c
;

6561 i‡(--
pb
->
˘
 == 0) ;

6565 
ç
 = (
TCHAR
*)
pb
->
bs
;

6566 
dc
 = 
	`tch¨2uni
(&
ç
);

6567 i‡(
dc
 == 0xFFFFFFFF) ;

6568 
wc
 = (
WCHAR
)
dc
;

6569 
hs
 = (
WCHAR
)(
dc
 >> 16);

6570 #ñi‡
FF_LFN_UNICODE
 == 3

6571 i‡(
	`IsSuºog©e
(
c
) || c >= 0x110000) ;

6572 i‡(
c
 >= 0x10000) {

6573 
hs
 = (
WCHAR
)(0xD800 | ((
c
 >> 10) - 0x40));

6574 
wc
 = 0xDC00 | (
c
 & 0x3FF);

6576 
hs
 = 0;

6577 
wc
 = (
WCHAR
)
c
;

6582 #i‡
FF_STRF_ENCODE
 == 1

6583 i‡(
hs
 != 0) {

6584 
	`°_w‹d
(&
pb
->
buf
[
i
], 
hs
);

6585 
i
 += 2;

6586 
nc
++;

6588 
	`°_w‹d
(&
pb
->
buf
[
i
], 
wc
);

6589 
i
 += 2;

6590 #ñi‡
FF_STRF_ENCODE
 == 2

6591 i‡(
hs
 != 0) {

6592 
pb
->
buf
[
i
++] = (
BYTE
)(
hs
 >> 8);

6593 
pb
->
buf
[
i
++] = (
BYTE
)
hs
;

6594 
nc
++;

6596 
pb
->
buf
[
i
++] = (
BYTE
)(
wc
 >> 8);

6597 
pb
->
buf
[
i
++] = (
BYTE
)
wc
;

6598 #ñi‡
FF_STRF_ENCODE
 == 3

6599 i‡(
hs
 != 0) {

6600 
nc
 += 3;

6601 
hs
 = (hs & 0x3FF) + 0x40;

6602 
pb
->
buf
[
i
++] = (
BYTE
)(0xF0 | 
hs
 >> 8);

6603 
pb
->
buf
[
i
++] = (
BYTE
)(0x80 | (
hs
 >> 2 & 0x3F));

6604 
pb
->
buf
[
i
++] = (
BYTE
)(0x80 | (
hs
 & 3Ë<< 4 | (
wc
 >> 6 & 0x0F));

6605 
pb
->
buf
[
i
++] = (
BYTE
)(0x80 | (
wc
 & 0x3F));

6607 i‡(
wc
 < 0x80) {

6608 
pb
->
buf
[
i
++] = (
BYTE
)
wc
;

6610 i‡(
wc
 < 0x800) {

6611 
nc
 += 1;

6612 
pb
->
buf
[
i
++] = (
BYTE
)(0xC0 | 
wc
 >> 6);

6614 
nc
 += 2;

6615 
pb
->
buf
[
i
++] = (
BYTE
)(0xE0 | 
wc
 >> 12);

6616 
pb
->
buf
[
i
++] = (
BYTE
)(0x80 | (
wc
 >> 6 & 0x3F));

6618 
pb
->
buf
[
i
++] = (
BYTE
)(0x80 | (
wc
 & 0x3F));

6622 i‡(
hs
 != 0) ;

6623 
wc
 = 
	`ff_uni2€m
(wc, 
CODEPAGE
);

6624 i‡(
wc
 == 0) ;

6625 i‡(
wc
 >= 0x100) {

6626 
pb
->
buf
[
i
++] = (
BYTE
)(
wc
 >> 8); 
nc
++;

6628 
pb
->
buf
[
i
++] = (
BYTE
)
wc
;

6632 
pb
->
buf
[
i
++] = (
BYTE
)
c
;

6635 i‡(
i
 >()( 
pb
->
buf
) - 4) {

6636 
	`f_wrôe
(
pb
->
Â
,Öb->
buf
, (
UINT
)
i
, &
n
);

6637 
i
 = (
n
 =(
UINT
)i) ? 0 : -1;

6639 
pb
->
idx
 = 
i
;

6640 
pb
->
nchr
 = 
nc
 + 1;

6641 
	}
}

6646 
	$putc_Êush
 (
putbuff
* 
pb
)

6648 
UINT
 
nw
;

6650 i‡–
pb
->
idx
 >= 0

6651 && 
	`f_wrôe
(
pb
->
Â
,Öb->
buf
, (
UINT
Ìb->
idx
, &
nw
Ë=
FR_OK


6652 && (
UINT
)
pb
->
idx
 =
nw
ËÖb->
nchr
;

6653  
EOF
;

6654 
	}
}

6659 
	$putc_öô
 (
putbuff
* 
pb
, 
FIL
* 
Â
)

6661 
	`mem_£t
(
pb
, 0,  (
putbuff
));

6662 
pb
->
Â
 = fp;

6663 
	}
}

6667 
	$f_putc
 (

6668 
TCHAR
 
c
,

6669 
FIL
* 
Â


6672 
putbuff
 
pb
;

6675 
	`putc_öô
(&
pb
, 
Â
);

6676 
	`putc_bfd
(&
pb
, 
c
);

6677  
	`putc_Êush
(&
pb
);

6678 
	}
}

6687 
	$f_puts
 (

6688 c⁄° 
TCHAR
* 
°r
,

6689 
FIL
* 
Â


6692 
putbuff
 
pb
;

6695 
	`putc_öô
(&
pb
, 
Â
);

6696 *
°r
Ë
	`putc_bfd
(&
pb
, *str++);

6697  
	`putc_Êush
(&
pb
);

6698 
	}
}

6707 
	$f_¥ötf
 (

6708 
FIL
* 
Â
,

6709 c⁄° 
TCHAR
* 
fmt
,

6713 
va_li°
 
¨p
;

6714 
putbuff
 
pb
;

6715 
BYTE
 
f
, 
r
;

6716 
UINT
 
i
, 
j
, 
w
;

6717 
DWORD
 
v
;

6718 
TCHAR
 
c
, 
d
, 
°r
[32], *
p
;

6721 
	`putc_öô
(&
pb
, 
Â
);

6723 
	`va_°¨t
(
¨p
, 
fmt
);

6726 
c
 = *
fmt
++;

6727 i‡(
c
 == 0) ;

6728 i‡(
c
 != '%') {

6729 
	`putc_bfd
(&
pb
, 
c
);

6732 
w
 = 
f
 = 0;

6733 
c
 = *
fmt
++;

6734 i‡(
c
 == '0') {

6735 
f
 = 1; 
c
 = *
fmt
++;

6737 i‡(
c
 == '-') {

6738 
f
 = 2; 
c
 = *
fmt
++;

6741 i‡(
c
 == '*') {

6742 
w
 = 
	`va_¨g
(
¨p
, );

6743 
c
 = *
fmt
++;

6745 
	`IsDigô
(
c
)) {

6746 
w
 = w * 10 + 
c
 - '0';

6747 
c
 = *
fmt
++;

6750 i‡(
c
 == 'l' || c == 'L') {

6751 
f
 |4; 
c
 = *
fmt
++;

6753 i‡(
c
 == 0) ;

6754 
d
 = 
c
;

6755 i‡(
	`IsLowî
(
d
)) d -= 0x20;

6756 
d
) {

6758 
p
 = 
	`va_¨g
(
¨p
, 
TCHAR
*);

6759 
j
 = 0; 
p
[j]; j++) ;

6760 i‡(!(
f
 & 2)) {

6761 
j
++ < 
w
Ë
	`putc_bfd
(&
pb
, ' ') ;

6763 *
p
Ë
	`putc_bfd
(&
pb
, *p++) ;

6764 
j
++ < 
w
Ë
	`putc_bfd
(&
pb
, ' ') ;

6768 
	`putc_bfd
(&
pb
, (
TCHAR
)
	`va_¨g
(
¨p
, )); ;

6771 
r
 = 2; ;

6774 
r
 = 8; ;

6778 
r
 = 10; ;

6781 
r
 = 16; ;

6784 
	`putc_bfd
(&
pb
, 
c
); ;

6788 
v
 = (
f
 & 4Ë? (
DWORD
)
	`va_¨g
(
¨p
, Ë: ((
d
 == 'D') ? (DWORD)()va_arg(arp, ) : (DWORD)va_arg(arp, ));

6789 i‡(
d
 ='D' && (
v
 & 0x80000000)) {

6790 
v
 = 0 - v;

6791 
f
 |= 8;

6793 
i
 = 0;

6795 
d
 = (
TCHAR
)(
v
 % 
r
); v /=Ñ;

6796 i‡(
d
 > 9Ëd +(
c
 == 'x') ? 0x27 : 0x07;

6797 
°r
[
i
++] = 
d
 + '0';

6798 } 
v
 && 
i
 <  
°r
 /  *str);

6799 i‡(
f
 & 8Ë
°r
[
i
++] = '-';

6800 
j
 = 
i
; 
d
 = (
f
 & 1) ? '0' : ' ';

6801 i‡(!(
f
 & 2)) {

6802 
j
++ < 
w
Ë
	`putc_bfd
(&
pb
, 
d
);

6805 
	`putc_bfd
(&
pb
, 
°r
[--
i
]);

6806 } 
i
);

6807 
j
++ < 
w
Ë
	`putc_bfd
(&
pb
, 
d
);

6810 
	`va_íd
(
¨p
);

6812  
	`putc_Êush
(&
pb
);

6813 
	}
}

6820 #i‡
FF_CODE_PAGE
 == 0

6825 
FRESULT
 
	$f_£t˝
 (

6826 
WORD
 
˝


6829 c⁄° 
WORD
 
vÆid˝
[] = { 437, 720, 737, 771, 775, 850, 852, 857, 860, 861, 862, 863, 864, 865, 866, 869, 932, 936, 949, 950, 0};

6830 c⁄° 
BYTE
* c⁄° 
èbÀs
[] = {
Ct437
, 
Ct720
, 
Ct737
, 
Ct771
, 
Ct775
, 
Ct850
, 
Ct852
, 
Ct857
, 
Ct860
, 
Ct861
, 
Ct862
, 
Ct863
, 
Ct864
, 
Ct865
, 
Ct866
, 
Ct869
, 
Dc932
, 
Dc936
, 
Dc949
, 
Dc950
, 0};

6831 
UINT
 
i
;

6834 
i
 = 0; 
vÆid˝
[i] !0 && vÆid˝[i] !
˝
; i++) ;

6835 i‡(
vÆid˝
[
i
] !
˝
Ë 
FR_INVALID_PARAMETER
;

6837 
CodePage
 = 
˝
;

6838 i‡(
˝
 >= 900) {

6839 
ExCvt
 = 0;

6840 
DbcTbl
 = 
èbÀs
[
i
];

6842 
ExCvt
 = 
èbÀs
[
i
];

6843 
DbcTbl
 = 0;

6845  
FR_OK
;

6846 
	}
}

	@logger/fatfs/source/ff.h

22 #i‚de‡
FF_DEFINED


23 
	#FF_DEFINED
 86606

	)

25 #ifde‡
__˝lu•lus


29 
	~"ffc⁄f.h
"

31 #i‡
FF_DEFINED
 !
FFCONF_DEF


32 #îr‹ 
Wr⁄g
 
c⁄figuøti⁄
 
fûe
 (
ffc⁄f
.
h
).

38 #i‡
deföed
(
_WIN32
)

39 
	#FF_INTDEF
 2

	)

40 
	~<wödows.h
>

41 
	t__öt64
 
	tQWORD
;

42 #ñi‡(
deföed
(
__STDC_VERSION__
Ë&& __STDC_VERSION__ >199901LË|| deföed(
__˝lu•lus
)

43 
	#FF_INTDEF
 2

	)

44 
	~<°döt.h
>

45 
	tUINT
;

46 
	tBYTE
;

47 
uöt16_t
 
	tWORD
;

48 
uöt32_t
 
	tDWORD
;

49 
uöt64_t
 
	tQWORD
;

50 
WORD
 
	tWCHAR
;

52 
	#FF_INTDEF
 1

	)

53 
	tUINT
;

54 
	tBYTE
;

55 
	tWORD
;

56 
	tDWORD
;

57 
WORD
 
	tWCHAR
;

63 #i‡
FF_MULTI_PARTITION


65 
BYTE
 
pd
;

66 
BYTE
 
±
;

67 } 
	tPARTITION
;

68 
PARTITION
 
VﬁToP¨t
[];

71 #i‡
FF_STR_VOLUME_ID


72 #i‚de‡
FF_VOLUME_STRS


73 c⁄° * 
VﬁumeSå
[
FF_VOLUMES
];

81 #i‚de‡
_INC_TCHAR


82 
	#_INC_TCHAR


	)

84 #i‡
FF_USE_LFN
 && 
FF_LFN_UNICODE
 == 1

85 
WCHAR
 
	tTCHAR
;

86 
	#_T
(
x
Ë
L
 ## 
	)
x

87 
	#_TEXT
(
x
Ë
L
 ## 
	)
x

88 #ñi‡
FF_USE_LFN
 && 
FF_LFN_UNICODE
 == 2

89 
	tTCHAR
;

90 
	#_T
(
x
Ë
u8
 ## 
	)
x

91 
	#_TEXT
(
x
Ë
u8
 ## 
	)
x

92 #ñi‡
FF_USE_LFN
 && 
FF_LFN_UNICODE
 == 3

93 
DWORD
 
	tTCHAR
;

94 
	#_T
(
x
Ë
U
 ## 
	)
x

95 
	#_TEXT
(
x
Ë
U
 ## 
	)
x

96 #ñi‡
FF_USE_LFN
 && (
FF_LFN_UNICODE
 < 0 || FF_LFN_UNICODE > 3)

97 #îr‹ 
Wr⁄g
 
FF_LFN_UNICODE
 
£âög


99 
	tTCHAR
;

100 
	#_T
(
x
Ë
	)
x

101 
	#_TEXT
(
x
Ë
	)
x

110 #i‡
FF_FS_EXFAT


111 #i‡
FF_INTDEF
 != 2

112 #îr‹ 
exFAT
 
„©uª
 
w™ts
 
C99
 
‹
 
œãr


114 
QWORD
 
	tFSIZE_t
;

115 #i‡
FF_LBA64


116 
QWORD
 
	tLBA_t
;

118 
DWORD
 
	tLBA_t
;

121 #i‡
FF_LBA64


122 #îr‹ 
exFAT
 
√eds
 
to
 
be
 
íabÀd
 
whí
 
íabÀ
 64-
bô
 
LBA


124 
DWORD
 
	tFSIZE_t
;

125 
DWORD
 
	tLBA_t
;

133 
BYTE
 
	gfs_ty≥
;

134 
BYTE
 
	gpdrv
;

135 
BYTE
 
	gn_Áts
;

136 
BYTE
 
	gwÊag
;

137 
BYTE
 
	gfsi_Êag
;

138 
WORD
 
	gid
;

139 
WORD
 
	gn_roŸdú
;

140 
WORD
 
	gcsize
;

141 #i‡
FF_MAX_SS
 !
FF_MIN_SS


142 
WORD
 
	gssize
;

144 #i‡
FF_USE_LFN


145 
WCHAR
* 
	gl‚buf
;

147 #i‡
FF_FS_EXFAT


148 
BYTE
* 
	gdúbuf
;

150 #i‡
FF_FS_REENTRANT


151 
FF_SYNC_t
 
	gsobj
;

153 #i‡!
FF_FS_READONLY


154 
DWORD
 
	gœ°_˛°
;

155 
DWORD
 
	g‰ì_˛°
;

157 #i‡
FF_FS_RPATH


158 
DWORD
 
	gcdú
;

159 #i‡
FF_FS_EXFAT


160 
DWORD
 
	gcdc_s˛
;

161 
DWORD
 
	gcdc_size
;

162 
DWORD
 
	gcdc_ofs
;

165 
DWORD
 
	gn_Áã¡
;

166 
DWORD
 
	gfsize
;

167 
LBA_t
 
	gvﬁba£
;

168 
LBA_t
 
	gÁtba£
;

169 
LBA_t
 
	gdúba£
;

170 
LBA_t
 
	gd©aba£
;

171 #i‡
FF_FS_EXFAT


172 
LBA_t
 
	gbôba£
;

174 
LBA_t
 
	gwö£˘
;

175 
BYTE
 
	gwö
[
FF_MAX_SS
];

176 } 
	tFATFS
;

183 
FATFS
* 
	gfs
;

184 
WORD
 
	gid
;

185 
BYTE
 
	g©å
;

186 
BYTE
 
	g°©
;

187 
DWORD
 
	gs˛u°
;

188 
FSIZE_t
 
	gobjsize
;

189 #i‡
FF_FS_EXFAT


190 
DWORD
 
	gn_c⁄t
;

191 
DWORD
 
	gn_‰ag
;

192 
DWORD
 
	gc_s˛
;

193 
DWORD
 
	gc_size
;

194 
DWORD
 
	gc_ofs
;

196 #i‡
FF_FS_LOCK


197 
UINT
 
	glockid
;

199 } 
	tFFOBJID
;

206 
FFOBJID
 
	gobj
;

207 
BYTE
 
	gÊag
;

208 
BYTE
 
	gîr
;

209 
FSIZE_t
 
	gÂå
;

210 
DWORD
 
	g˛u°
;

211 
LBA_t
 
	g£˘
;

212 #i‡!
FF_FS_READONLY


213 
LBA_t
 
	gdú_£˘
;

214 
BYTE
* 
	gdú_±r
;

216 #i‡
FF_USE_FASTSEEK


217 
DWORD
* 
	g˛tbl
;

219 #i‡!
FF_FS_TINY


220 
BYTE
 
	gbuf
[
FF_MAX_SS
];

222 } 
	tFIL
;

229 
FFOBJID
 
	gobj
;

230 
DWORD
 
	gd±r
;

231 
DWORD
 
	g˛u°
;

232 
LBA_t
 
	g£˘
;

233 
BYTE
* 
	gdú
;

234 
BYTE
 
	g‚
[12];

235 #i‡
FF_USE_LFN


236 
DWORD
 
	gblk_ofs
;

238 #i‡
FF_USE_FIND


239 c⁄° 
TCHAR
* 
	g∑t
;

241 } 
	tDIR
;

248 
FSIZE_t
 
	gfsize
;

249 
WORD
 
	gfd©e
;

250 
WORD
 
	g·ime
;

251 
BYTE
 
	gÁârib
;

252 #i‡
FF_USE_LFN


253 
TCHAR
 
	gÆäame
[
FF_SFN_BUF
 + 1];

254 
TCHAR
 
	g‚ame
[
FF_LFN_BUF
 + 1];

256 
TCHAR
 
	g‚ame
[12 + 1];

258 } 
	tFILINFO
;

265 
BYTE
 
	gfmt
;

266 
BYTE
 
	gn_Át
;

267 
UINT
 
	gÆign
;

268 
UINT
 
	gn_roŸ
;

269 
DWORD
 
	gau_size
;

270 } 
	tMKFS_PARM
;

277 
	gFR_OK
 = 0,

278 
	gFR_DISK_ERR
,

279 
	gFR_INT_ERR
,

280 
	gFR_NOT_READY
,

281 
	gFR_NO_FILE
,

282 
	gFR_NO_PATH
,

283 
	gFR_INVALID_NAME
,

284 
	gFR_DENIED
,

285 
	gFR_EXIST
,

286 
	gFR_INVALID_OBJECT
,

287 
	gFR_WRITE_PROTECTED
,

288 
	gFR_INVALID_DRIVE
,

289 
	gFR_NOT_ENABLED
,

290 
	gFR_NO_FILESYSTEM
,

291 
	gFR_MKFS_ABORTED
,

292 
	gFR_TIMEOUT
,

293 
	gFR_LOCKED
,

294 
	gFR_NOT_ENOUGH_CORE
,

295 
	gFR_TOO_MANY_OPEN_FILES
,

296 
	gFR_INVALID_PARAMETER


297 } 
	tFRESULT
;

304 
FRESULT
 
f_›í
 (
FIL
* 
Â
, c⁄° 
TCHAR
* 
∑th
, 
BYTE
 
mode
);

305 
FRESULT
 
f_˛o£
 (
FIL
* 
Â
);

306 
FRESULT
 
f_ªad
 (
FIL
* 
Â
, * 
buff
, 
UINT
 
bå
, UINT* 
br
);

307 
FRESULT
 
f_wrôe
 (
FIL
* 
Â
, c⁄° * 
buff
, 
UINT
 
btw
, UINT* 
bw
);

308 
FRESULT
 
f_l£ek
 (
FIL
* 
Â
, 
FSIZE_t
 
ofs
);

309 
FRESULT
 
f_åunˇã
 (
FIL
* 
Â
);

310 
FRESULT
 
f_sync
 (
FIL
* 
Â
);

311 
FRESULT
 
f_›ídú
 (
DIR
* 
dp
, c⁄° 
TCHAR
* 
∑th
);

312 
FRESULT
 
f_˛o£dú
 (
DIR
* 
dp
);

313 
FRESULT
 
f_ªaddú
 (
DIR
* 
dp
, 
FILINFO
* 
‚o
);

314 
FRESULT
 
f_födfú°
 (
DIR
* 
dp
, 
FILINFO
* 
‚o
, c⁄° 
TCHAR
* 
∑th
, c⁄° TCHAR* 
∑âîn
);

315 
FRESULT
 
f_föd√xt
 (
DIR
* 
dp
, 
FILINFO
* 
‚o
);

316 
FRESULT
 
f_mkdú
 (c⁄° 
TCHAR
* 
∑th
);

317 
FRESULT
 
f_u∆ök
 (c⁄° 
TCHAR
* 
∑th
);

318 
FRESULT
 
f_ª«me
 (c⁄° 
TCHAR
* 
∑th_ﬁd
, c⁄° TCHAR* 
∑th_√w
);

319 
FRESULT
 
f_°©
 (c⁄° 
TCHAR
* 
∑th
, 
FILINFO
* 
‚o
);

320 
FRESULT
 
f_chmod
 (c⁄° 
TCHAR
* 
∑th
, 
BYTE
 
©å
, BYTE 
mask
);

321 
FRESULT
 
f_utime
 (c⁄° 
TCHAR
* 
∑th
, c⁄° 
FILINFO
* 
‚o
);

322 
FRESULT
 
f_chdú
 (c⁄° 
TCHAR
* 
∑th
);

323 
FRESULT
 
f_chdrive
 (c⁄° 
TCHAR
* 
∑th
);

324 
FRESULT
 
f_gëcwd
 (
TCHAR
* 
buff
, 
UINT
 
Àn
);

325 
FRESULT
 
f_gë‰ì
 (c⁄° 
TCHAR
* 
∑th
, 
DWORD
* 
n˛°
, 
FATFS
** 
Átfs
);

326 
FRESULT
 
f_gëœbñ
 (c⁄° 
TCHAR
* 
∑th
, TCHAR* 
œbñ
, 
DWORD
* 
v¢
);

327 
FRESULT
 
f_£éabñ
 (c⁄° 
TCHAR
* 
œbñ
);

328 
FRESULT
 
f_f‹w¨d
 (
FIL
* 
Â
, 
UINT
(*
func
)(c⁄° 
BYTE
*,UINT), UINT 
btf
, UINT* 
bf
);

329 
FRESULT
 
f_ex∑nd
 (
FIL
* 
Â
, 
FSIZE_t
 
fsz
, 
BYTE
 
›t
);

330 
FRESULT
 
f_mou¡
 (
FATFS
* 
fs
, c⁄° 
TCHAR
* 
∑th
, 
BYTE
 
›t
);

331 
FRESULT
 
f_mkfs
 (c⁄° 
TCHAR
* 
∑th
, c⁄° 
MKFS_PARM
* 
›t
, * 
w‹k
, 
UINT
 
Àn
);

332 
FRESULT
 
f_fdisk
 (
BYTE
 
pdrv
, c⁄° 
LBA_t
 
±bl
[], * 
w‹k
);

333 
FRESULT
 
f_£t˝
 (
WORD
 
˝
);

334 
f_putc
 (
TCHAR
 
c
, 
FIL
* 
Â
);

335 
f_puts
 (c⁄° 
TCHAR
* 
°r
, 
FIL
* 
˝
);

336 
f_¥ötf
 (
FIL
* 
Â
, c⁄° 
TCHAR
* 
°r
, ...);

337 
TCHAR
* 
f_gës
 (TCHAR* 
buff
, 
Àn
, 
FIL
* 
Â
);

339 
	#f_eof
(
Â
Ë(()((Â)->
Âå
 =(Â)->
obj
.
objsize
))

	)

340 
	#f_îr‹
(
Â
Ë((Â)->
îr
)

	)

341 
	#f_ãŒ
(
Â
Ë((Â)->
Âå
)

	)

342 
	#f_size
(
Â
Ë((Â)->
obj
.
objsize
)

	)

343 
	#f_ªwöd
(
Â
Ë
	`f_l£ek
((Â), 0)

	)

344 
	#f_ªwöddú
(
dp
Ë
	`f_ªaddú
((dp), 0)

	)

345 
	#f_rmdú
(
∑th
Ë
	`f_u∆ök
’©h)

	)

346 
	#f_unmou¡
(
∑th
Ë
	`f_mou¡
(0,Ö©h, 0)

	)

348 #i‚de‡
EOF


349 
	#EOF
 (-1)

	)

359 #i‡!
FF_FS_READONLY
 && !
FF_FS_NORTC


360 
DWORD
 
gë_Áâime
 ();

364 #i‡
FF_USE_LFN
 >= 1

365 
WCHAR
 
ff_€m2uni
 (WCHAR 
€m
, 
WORD
 
˝
);

366 
WCHAR
 
ff_uni2€m
 (
DWORD
 
uni
, 
WORD
 
˝
);

367 
DWORD
 
ff_wtouµî
 (DWORD 
uni
);

369 #i‡
FF_USE_LFN
 == 3

370 * 
ff_memÆloc
 (
UINT
 
msize
);

371 
ff_mem‰ì
 (* 
mblock
);

375 #i‡
FF_FS_REENTRANT


376 
ff_¸e_syncobj
 (
BYTE
 
vﬁ
, 
FF_SYNC_t
* 
sobj
);

377 
ff_ªq_gø¡
 (
FF_SYNC_t
 
sobj
);

378 
ff_ªl_gø¡
 (
FF_SYNC_t
 
sobj
);

379 
ff_dñ_syncobj
 (
FF_SYNC_t
 
sobj
);

390 
	#FA_READ
 0x01

	)

391 
	#FA_WRITE
 0x02

	)

392 
	#FA_OPEN_EXISTING
 0x00

	)

393 
	#FA_CREATE_NEW
 0x04

	)

394 
	#FA_CREATE_ALWAYS
 0x08

	)

395 
	#FA_OPEN_ALWAYS
 0x10

	)

396 
	#FA_OPEN_APPEND
 0x30

	)

399 
	#CREATE_LINKMAP
 ((
FSIZE_t
)0 - 1)

	)

402 
	#FM_FAT
 0x01

	)

403 
	#FM_FAT32
 0x02

	)

404 
	#FM_EXFAT
 0x04

	)

405 
	#FM_ANY
 0x07

	)

406 
	#FM_SFD
 0x08

	)

409 
	#FS_FAT12
 1

	)

410 
	#FS_FAT16
 2

	)

411 
	#FS_FAT32
 3

	)

412 
	#FS_EXFAT
 4

	)

415 
	#AM_RDO
 0x01

	)

416 
	#AM_HID
 0x02

	)

417 
	#AM_SYS
 0x04

	)

418 
	#AM_DIR
 0x10

	)

419 
	#AM_ARC
 0x20

	)

422 #ifde‡
__˝lu•lus


	@logger/fatfs/source/ffconf.h

5 
	#FFCONF_DEF
 86606

	)

11 
	#FF_FS_READONLY
 0

	)

18 
	#FF_FS_MINIMIZE
 0

	)

28 
	#FF_USE_STRFUNC
 0

	)

36 
	#FF_USE_FIND
 0

	)

41 
	#FF_USE_MKFS
 0

	)

45 
	#FF_USE_FASTSEEK
 0

	)

49 
	#FF_USE_EXPAND
 0

	)

53 
	#FF_USE_CHMOD
 0

	)

58 
	#FF_USE_LABEL
 0

	)

63 
	#FF_USE_FORWARD
 0

	)

71 
	#FF_CODE_PAGE
 932

	)

100 
	#FF_USE_LFN
 0

	)

101 
	#FF_MAX_LFN
 255

	)

120 
	#FF_LFN_UNICODE
 0

	)

132 
	#FF_LFN_BUF
 255

	)

133 
	#FF_SFN_BUF
 12

	)

140 
	#FF_STRF_ENCODE
 3

	)

153 
	#FF_FS_RPATH
 0

	)

166 
	#FF_VOLUMES
 1

	)

170 
	#FF_STR_VOLUME_ID
 0

	)

171 
	#FF_VOLUME_STRS
 "RAM","NAND","CF","SD","SD2","USB","USB2","USB3"

	)

184 
	#FF_MULTI_PARTITION
 0

	)

193 
	#FF_MIN_SS
 512

	)

194 
	#FF_MAX_SS
 512

	)

203 
	#FF_LBA64
 0

	)

208 
	#FF_MIN_GPT
 0x100000000

	)

213 
	#FF_USE_TRIM
 0

	)

224 
	#FF_FS_TINY
 0

	)

231 
	#FF_FS_EXFAT
 0

	)

237 
	#FF_FS_NORTC
 0

	)

238 
	#FF_NORTC_MON
 1

	)

239 
	#FF_NORTC_MDAY
 1

	)

240 
	#FF_NORTC_YEAR
 2019

	)

251 
	#FF_FS_NOFSINFO
 0

	)

263 
	#FF_FS_LOCK
 0

	)

276 
	#FF_FS_REENTRANT
 0

	)

277 
	#FF_FS_TIMEOUT
 1000

	)

278 
	#FF_SYNC_t
 
HANDLE


	)

	@logger/fatfs/source/ffsystem.c

7 
	~"ff.h
"

10 #i‡
FF_USE_LFN
 == 3

16 * 
	$ff_memÆloc
 (

17 
UINT
 
msize


20  
	`mÆloc
(
msize
);

21 
	}
}

28 
	$ff_mem‰ì
 (

29 * 
mblock


32 
	`‰ì
(
mblock
);

33 
	}
}

39 #i‡
FF_FS_REENTRANT


52 
	$ff_¸e_syncobj
 (

53 
BYTE
 
vﬁ
,

54 
FF_SYNC_t
* 
sobj


58 *
sobj
 = 
	`Cª©eMuãx
(
NULL
, 
FALSE
, NULL);

59  ()(*
sobj
 !
INVALID_HANDLE_VALUE
);

78 
	}
}

89 
	$ff_dñ_syncobj
 (

90 
FF_SYNC_t
 
sobj


94  ()
	`Clo£H™dÀ
(
sobj
);

110 
	}
}

120 
	$ff_ªq_gø¡
 (

121 
FF_SYNC_t
 
sobj


125  ()(
	`WaôF‹SögÀObje˘
(
sobj
, 
FF_FS_TIMEOUT
Ë=
WAIT_OBJECT_0
);

140 
	}
}

149 
	$ff_ªl_gø¡
 (

150 
FF_SYNC_t
 
sobj


154 
	`Rñó£Muãx
(
sobj
);

167 
	}
}

	@logger/fatfs/source/ffunicode.c

26 
	~"ff.h
"

28 #i‡
FF_USE_LFN


30 
	#MERGE2
(
a
, 
b
Ë®## 
	)
b

31 
	#CVTBL
(
tbl
, 
˝
Ë
	`MERGE2
—bl, cp)

	)

38 #i‡
FF_CODE_PAGE
 == 932 || FF_CODE_PAGE == 0

39 c⁄° 
WCHAR
 
	guni2€m932
[] = {

966 c⁄° 
WCHAR
 
	g€m2uni932
[] = {

1894 #i‡
FF_CODE_PAGE
 == 936 || FF_CODE_PAGE == 0

1895 c⁄° 
WCHAR
 
	guni2€m936
[] = {

4623 c⁄° 
WCHAR
 
	g€m2uni936
[] = {

7352 #i‡
FF_CODE_PAGE
 == 949 || FF_CODE_PAGE == 0

7353 c⁄° 
WCHAR
 
	guni2€m949
[] = {

9488 c⁄° 
WCHAR
 
	g€m2uni949
[] = {

11624 #i‡
FF_CODE_PAGE
 == 950 || FF_CODE_PAGE == 0

11625 c⁄° 
WCHAR
 
	guni2€m950
[] = {

13316 c⁄° 
WCHAR
 
	g€m2uni950
[] = {

15008 #i‡
FF_CODE_PAGE
 == 437 || FF_CODE_PAGE == 0

15009 c⁄° 
WCHAR
 
	guc437
[] = {

15020 #i‡
FF_CODE_PAGE
 == 720 || FF_CODE_PAGE == 0

15021 c⁄° 
WCHAR
 
	guc720
[] = {

15032 #i‡
FF_CODE_PAGE
 == 737 || FF_CODE_PAGE == 0

15033 c⁄° 
WCHAR
 
	guc737
[] = {

15044 #i‡
FF_CODE_PAGE
 == 771 || FF_CODE_PAGE == 0

15045 c⁄° 
WCHAR
 
	guc771
[] = {

15056 #i‡
FF_CODE_PAGE
 == 775 || FF_CODE_PAGE == 0

15057 c⁄° 
WCHAR
 
	guc775
[] = {

15068 #i‡
FF_CODE_PAGE
 == 850 || FF_CODE_PAGE == 0

15069 c⁄° 
WCHAR
 
	guc850
[] = {

15080 #i‡
FF_CODE_PAGE
 == 852 || FF_CODE_PAGE == 0

15081 c⁄° 
WCHAR
 
	guc852
[] = {

15092 #i‡
FF_CODE_PAGE
 == 855 || FF_CODE_PAGE == 0

15093 c⁄° 
WCHAR
 
	guc855
[] = {

15104 #i‡
FF_CODE_PAGE
 == 857 || FF_CODE_PAGE == 0

15105 c⁄° 
WCHAR
 
	guc857
[] = {

15116 #i‡
FF_CODE_PAGE
 == 860 || FF_CODE_PAGE == 0

15117 c⁄° 
WCHAR
 
	guc860
[] = {

15128 #i‡
FF_CODE_PAGE
 == 861 || FF_CODE_PAGE == 0

15129 c⁄° 
WCHAR
 
	guc861
[] = {

15140 #i‡
FF_CODE_PAGE
 == 862 || FF_CODE_PAGE == 0

15141 c⁄° 
WCHAR
 
	guc862
[] = {

15152 #i‡
FF_CODE_PAGE
 == 863 || FF_CODE_PAGE == 0

15153 c⁄° 
WCHAR
 
	guc863
[] = {

15164 #i‡
FF_CODE_PAGE
 == 864 || FF_CODE_PAGE == 0

15165 c⁄° 
WCHAR
 
	guc864
[] = {

15176 #i‡
FF_CODE_PAGE
 == 865 || FF_CODE_PAGE == 0

15177 c⁄° 
WCHAR
 
	guc865
[] = {

15188 #i‡
FF_CODE_PAGE
 == 866 || FF_CODE_PAGE == 0

15189 c⁄° 
WCHAR
 
	guc866
[] = {

15200 #i‡
FF_CODE_PAGE
 == 869 || FF_CODE_PAGE == 0

15201 c⁄° 
WCHAR
 
	guc869
[] = {

15221 #i‡
FF_CODE_PAGE
 != 0 && FF_CODE_PAGE < 900

15222 
WCHAR
 
	$ff_uni2€m
 (

15223 
DWORD
 
uni
,

15224 
WORD
 
˝


15227 
WCHAR
 
c
 = 0;

15228 c⁄° 
WCHAR
 *
p
 = 
	`CVTBL
(
uc
, 
FF_CODE_PAGE
);

15231 i‡(
uni
 < 0x80) {

15232 
c
 = (
WCHAR
)
uni
;

15235 i‡(
uni
 < 0x10000 && 
˝
 =
FF_CODE_PAGE
) {

15236 
c
 = 0; c < 0x80 && 
uni
 !
p
[c]; c++) ;

15237 
c
 = (c + 0x80) & 0xFF;

15241  
c
;

15242 
	}
}

15244 
WCHAR
 
	$ff_€m2uni
 (

15245 
WCHAR
 
€m
,

15246 
WORD
 
˝


15249 
WCHAR
 
c
 = 0;

15250 c⁄° 
WCHAR
 *
p
 = 
	`CVTBL
(
uc
, 
FF_CODE_PAGE
);

15253 i‡(
€m
 < 0x80) {

15254 
c
 = 
€m
;

15257 i‡(
˝
 =
FF_CODE_PAGE
) {

15258 i‡(
€m
 < 0x100Ë
c
 = 
p
[oem - 0x80];

15262  
c
;

15263 
	}
}

15274 #i‡
FF_CODE_PAGE
 >= 900

15275 
WCHAR
 
	$ff_uni2€m
 (

15276 
DWORD
 
uni
,

15277 
WORD
 
˝


15280 c⁄° 
WCHAR
 *
p
;

15281 
WCHAR
 
c
 = 0, 
uc
;

15282 
UINT
 
i
 = 0, 
n
, 
li
, 
hi
;

15285 i‡(
uni
 < 0x80) {

15286 
c
 = (
WCHAR
)
uni
;

15289 i‡(
uni
 < 0x10000 && 
˝
 =
FF_CODE_PAGE
) {

15290 
uc
 = (
WCHAR
)
uni
;

15291 
p
 = 
	`CVTBL
(
uni2€m
, 
FF_CODE_PAGE
);

15292 
hi
 =  
	`CVTBL
(
uni2€m
, 
FF_CODE_PAGE
) / 4 - 1;

15293 
li
 = 0;

15294 
n
 = 16;Ç;Ç--) {

15295 
i
 = 
li
 + (
hi
 -Üi) / 2;

15296 i‡(
uc
 =
p
[
i
 * 2]) ;

15297 i‡(
uc
 > 
p
[
i
 * 2]) {

15298 
li
 = 
i
;

15300 
hi
 = 
i
;

15303 i‡(
n
 !0Ë
c
 = 
p
[
i
 * 2 + 1];

15307  
c
;

15308 
	}
}

15311 
WCHAR
 
	$ff_€m2uni
 (

15312 
WCHAR
 
€m
,

15313 
WORD
 
˝


15316 c⁄° 
WCHAR
 *
p
;

15317 
WCHAR
 
c
 = 0;

15318 
UINT
 
i
 = 0, 
n
, 
li
, 
hi
;

15321 i‡(
€m
 < 0x80) {

15322 
c
 = 
€m
;

15325 i‡(
˝
 =
FF_CODE_PAGE
) {

15326 
p
 = 
	`CVTBL
(
€m2uni
, 
FF_CODE_PAGE
);

15327 
hi
 =  
	`CVTBL
(
€m2uni
, 
FF_CODE_PAGE
) / 4 - 1;

15328 
li
 = 0;

15329 
n
 = 16;Ç;Ç--) {

15330 
i
 = 
li
 + (
hi
 -Üi) / 2;

15331 i‡(
€m
 =
p
[
i
 * 2]) ;

15332 i‡(
€m
 > 
p
[
i
 * 2]) {

15333 
li
 = 
i
;

15335 
hi
 = 
i
;

15338 i‡(
n
 !0Ë
c
 = 
p
[
i
 * 2 + 1];

15342  
c
;

15343 
	}
}

15352 #i‡
FF_CODE_PAGE
 == 0

15354 c⁄° 
WORD
 
	g˝_code
[] = { 437, 720, 737, 771, 775, 850, 852, 855, 857, 860, 861, 862, 863, 864, 865, 866, 869, 0};

15355 c⁄° 
WCHAR
* c⁄° 
	g˝_èbÀ
[] = {
uc437
, 
uc720
, 
uc737
, 
uc771
, 
uc775
, 
uc850
, 
uc852
, 
uc855
, 
uc857
, 
uc860
, 
uc861
, 
uc862
, 
uc863
, 
uc864
, 
uc865
, 
uc866
, 
uc869
, 0};

15358 
WCHAR
 
	$ff_uni2€m
 (

15359 
DWORD
 
uni
,

15360 
WORD
 
˝


15363 c⁄° 
WCHAR
 *
p
;

15364 
WCHAR
 
c
 = 0, 
uc
;

15365 
UINT
 
i
, 
n
, 
li
, 
hi
;

15368 i‡(
uni
 < 0x80) {

15369 
c
 = (
WCHAR
)
uni
;

15372 i‡(
uni
 < 0x10000) {

15373 
uc
 = (
WCHAR
)
uni
;

15374 
p
 = 0;

15375 i‡(
˝
 < 900) {

15376 
i
 = 0; 
˝_code
[i] !0 && cp_code[i] !
˝
; i++) ;

15377 
p
 = 
˝_èbÀ
[
i
];

15378 i‡(
p
) {

15379 
c
 = 0; c < 0x80 && 
uc
 !
p
[c]; c++) ;

15380 
c
 = (c + 0x80) & 0xFF;

15383 
˝
) {

15384 932 : 
p
 = 
uni2€m932
; 
hi
 =  uni2oem932 / 4 - 1; ;

15385 936 : 
p
 = 
uni2€m936
; 
hi
 =  uni2oem936 / 4 - 1; ;

15386 949 : 
p
 = 
uni2€m949
; 
hi
 =  uni2oem949 / 4 - 1; ;

15387 950 : 
p
 = 
uni2€m950
; 
hi
 =  uni2oem950 / 4 - 1; ;

15389 i‡(
p
) {

15390 
li
 = 0;

15391 
n
 = 16;Ç;Ç--) {

15392 
i
 = 
li
 + (
hi
 -Üi) / 2;

15393 i‡(
uc
 =
p
[
i
 * 2]) ;

15394 i‡(
uc
 > 
p
[
i
 * 2]) {

15395 
li
 = 
i
;

15397 
hi
 = 
i
;

15400 i‡(
n
 !0Ë
c
 = 
p
[
i
 * 2 + 1];

15406  
c
;

15407 
	}
}

15410 
WCHAR
 
	$ff_€m2uni
 (

15411 
WCHAR
 
€m
,

15412 
WORD
 
˝


15415 c⁄° 
WCHAR
 *
p
;

15416 
WCHAR
 
c
 = 0;

15417 
UINT
 
i
, 
n
, 
li
, 
hi
;

15420 i‡(
€m
 < 0x80) {

15421 
c
 = 
€m
;

15424 
p
 = 0;

15425 i‡(
˝
 < 900) {

15426 
i
 = 0; 
˝_code
[i] !0 && cp_code[i] !
˝
; i++) ;

15427 
p
 = 
˝_èbÀ
[
i
];

15428 i‡(
p
) {

15429 i‡(
€m
 < 0x100Ë
c
 = 
p
[oem - 0x80];

15432 
˝
) {

15433 932 : 
p
 = 
€m2uni932
; 
hi
 =  oem2uni932 / 4 - 1; ;

15434 936 : 
p
 = 
€m2uni936
; 
hi
 =  oem2uni936 / 4 - 1; ;

15435 949 : 
p
 = 
€m2uni949
; 
hi
 =  oem2uni949 / 4 - 1; ;

15436 950 : 
p
 = 
€m2uni950
; 
hi
 =  oem2uni950 / 4 - 1; ;

15438 i‡(
p
) {

15439 
li
 = 0;

15440 
n
 = 16;Ç;Ç--) {

15441 
i
 = 
li
 + (
hi
 -Üi) / 2;

15442 i‡(
€m
 =
p
[
i
 * 2]) ;

15443 i‡(
€m
 > 
p
[
i
 * 2]) {

15444 
li
 = 
i
;

15446 
hi
 = 
i
;

15449 i‡(
n
 !0Ë
c
 = 
p
[
i
 * 2 + 1];

15454  
c
;

15455 
	}
}

15464 
DWORD
 
	$ff_wtouµî
 (

15465 
DWORD
 
uni


15468 c⁄° 
WORD
 *
p
;

15469 
WORD
 
uc
, 
bc
, 
nc
, 
cmd
;

15470 c⁄° 
WORD
 
cvt1
[] = {

15517 c⁄° 
WORD
 
cvt2
[] = {

15563 i‡(
uni
 < 0x10000) {

15564 
uc
 = (
WORD
)
uni
;

15565 
p
 = 
uc
 < 0x1000 ? 
cvt1
 : 
cvt2
;

15567 
bc
 = *
p
++;

15568 i‡(
bc
 =0 || 
uc
 < bc) ;

15569 
nc
 = *
p
++; 
cmd
 =Çc >> 8;Çc &= 0xFF;

15570 i‡(
uc
 < 
bc
 + 
nc
) {

15571 
cmd
) {

15572 0: 
uc
 = 
p
[u¯- 
bc
]; ;

15573 1: 
uc
 -(u¯- 
bc
) & 1; ;

15574 2: 
uc
 -= 16; ;

15575 3: 
uc
 -= 32; ;

15576 4: 
uc
 -= 48; ;

15577 5: 
uc
 -= 26; ;

15578 6: 
uc
 += 8; ;

15579 7: 
uc
 -= 80; ;

15580 8: 
uc
 -= 0x1C60; ;

15584 i‡(
cmd
 =0Ë
p
 +
nc
;

15586 
uni
 = 
uc
;

15589  
uni
;

15590 
	}
}

	@logger/logger.c

7 
	~<°rög.h
>

8 
	~<°dboﬁ.h
>

10 
	~<lib›ícm3/cm3/ve˘‹.h
>

11 
	~<lib›ícm3/cm3/c‹ãx.h
>

12 
	~<lib›ícm3/°m32/rcc.h
>

13 
	~<lib›ícm3/°m32/πc.h
>

14 
	~<lib›ícm3/°m32/exti.h
>

15 
	~<lib›ícm3/°m32/gpio.h
>

16 
	~<lib›ícm3/cm3/nvic.h
>

17 
	~<lib›ícm3/°m32/pwr.h
>

18 
	~<lib›ícm3/°m32/f1/bkp.h
>

19 
	~<lib›ícm3/°m32/•i.h
>

22 
	~<lib›ícm3/usb/usbd.h
>

23 
	~<lib›ícm3/usb/msc.h
>

25 
	~"wöb⁄d.h
"

26 
	~"usb_c⁄f.h
"

27 
	~"debug.h
"

28 
	~"backup.h
"

30 
	~"ømdisk.h
"

33 
	$•i_£tup
() {

35 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_SPI1
);

36 
	`gpio_£t_mode
(
GPIOA
, 
GPIO_MODE_OUTPUT_50_MHZ
, 
GPIO_CNF_OUTPUT_ALTFN_PUSHPULL
,

37 
GPIO4
|
GPIO5
|
GPIO7
 );

39 
	`gpio_£t_mode
(
GPIOA
, 
GPIO_MODE_INPUT
, 
GPIO_CNF_INPUT_FLOAT
, 
GPIO6
);

41 
	`•i_ª£t
(
SPI1
);

42 
	`•i_öô_ma°î
(
SPI1
, 
SPI_CR1_BAUDRATE_FPCLK_DIV_256
, 
SPI_CR1_CPOL_CLK_TO_0_WHEN_IDLE
,

43 
SPI_CR1_CPHA_CLK_TRANSITION_1
, 
SPI_CR1_DFF_8BIT
, 
SPI_CR1_MSBFIRST
);

45 
	`•i_dißbÀ_so·w¨e_¶ave_m™agemít
(
SPI1
);

46 
	`•i_íabÀ_ss_ouçut
(
SPI1
);

48 #ifde‡
SPI_MANUAL


49 
	`w25_•i_£tup
–
SPI1
,

50 
åue
,

51 
åue
,

52 
åue
,

53 
SPI_CR1_BAUDRATE_FPCLK_DIV_64
);

56 
	}
}

58 
	$maö
() {

60 
	`íabÀ_log
();

64 
	`rcc_˛ock_£tup_ö_h£_8mhz_out_72mhz
();

67 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_GPIOC
);

70 
	`gpio_£t_mode
(
GPIOC
,
GPIO_MODE_OUTPUT_2_MHZ
, 
GPIO_CNF_OUTPUT_PUSHPULL
,
GPIO13
);

74 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_GPIOA
);

75 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_USB
);

77 
	`gpio_£t_mode
(
GPIOA
, 
GPIO_MODE_OUTPUT_10_MHZ
,
GPIO_CNF_OUTPUT_PUSHPULL
, 
GPIO12
);

79 
	`rcc_≥rùh_ª£t_pul£
(
RST_USB
);

82 
	`gpio_˛ór
(
GPIOA
, 
GPIO12
);

90 
	`•i_£tup
();

92 
£rül
[
USB_SERIAL_NUM_LENGTH
+1];

93 
£rül
[0] = '\0';

94 
	`èrgë_gë_£rül_numbî
(
£rül
, 
USB_SERIAL_NUM_LENGTH
);

95 
	`usb_£t_£rül_numbî
(
£rül
);

97 
usbd_devi˚
* 
usbd_dev
 = 
	`usb_£tup
();

101 
	`usbd_pﬁl
(
usbd_dev
);

106 
	}
}

	@logger/msc.c

23 
	~<°döt.h
>

24 
	~<°dlib.h
>

25 
	~<°rög.h
>

26 
	~<lib›ícm3/cm3/comm⁄.h
>

27 
	~<lib›ícm3/usb/usbd.h
>

28 
	~<lib›ícm3/usb/msc.h
>

29 
	~"debug.h
"

30 
	~"msc.h
"

31 
	~"usb_c⁄f.h
"

43 
	#CBW_SIGNATURE
 0x43425355

	)

44 
	#CBW_STATUS_SUCCESS
 0

	)

45 
	#CBW_STATUS_FAILED
 1

	)

46 
	#CBW_STATUS_PHASE_ERROR
 2

	)

49 
	#CSW_SIGNATURE
 0x53425355

	)

50 
	#CSW_STATUS_SUCCESS
 0

	)

51 
	#CSW_STATUS_FAILED
 1

	)

52 
	#CSW_STATUS_PHASE_ERROR
 2

	)

55 
	#SCSI_TEST_UNIT_READY
 0x00

	)

56 
	#SCSI_REQUEST_SENSE
 0x03

	)

57 
	#SCSI_FORMAT_UNIT
 0x04

	)

58 
	#SCSI_READ_6
 0x08

	)

59 
	#SCSI_WRITE_6
 0x0A

	)

60 
	#SCSI_INQUIRY
 0x12

	)

61 
	#SCSI_MODE_SENSE_6
 0x1A

	)

62 
	#SCSI_SEND_DIAGNOSTIC
 0x1D

	)

63 
	#SCSI_READ_CAPACITY
 0x25

	)

64 
	#SCSI_READ_10
 0x28

	)

70 
	#SCSI_REPORT_LUNS
 0xA0

	)

71 
	#SCSI_PREVENT_ALLOW_MEDIUM_REMOVAL
 0x1E

	)

72 
	#SCSI_MODE_SELECT_6
 0x15

	)

73 
	#SCSI_MODE_SELECT_10
 0x55

	)

74 
	#SCSI_MODE_SENSE_10
 0x5A

	)

75 
	#SCSI_READ_12
 0xA8

	)

76 
	#SCSI_READ_FORMAT_CAPACITIES
 0x23

	)

77 
	#SCSI_READ_TOC_PMA_ATIP
 0x43

	)

78 
	#SCSI_START_STOP_UNIT
 0x1B

	)

79 
	#SCSI_SYNCHRONIZE_CACHE
 0x35

	)

80 
	#SCSI_VERIFY
 0x2F

	)

81 
	#SCSI_WRITE_10
 0x2A

	)

82 
	#SCSI_WRITE_12
 0xAA

	)

85 
	esbc_£n£_key
 {

86 
	mSBC_SENSE_KEY_NO_SENSE
 = 0x00,

87 
	mSBC_SENSE_KEY_RECOVERED_ERROR
 = 0x01,

88 
	mSBC_SENSE_KEY_NOT_READY
 = 0x02,

89 
	mSBC_SENSE_KEY_MEDIUM_ERROR
 = 0x03,

90 
	mSBC_SENSE_KEY_HARDWARE_ERROR
 = 0x04,

91 
	mSBC_SENSE_KEY_ILLEGAL_REQUEST
 = 0x05,

92 
	mSBC_SENSE_KEY_UNIT_ATTENTION
 = 0x06,

93 
	mSBC_SENSE_KEY_DATA_PROTECT
 = 0x07,

94 
	mSBC_SENSE_KEY_BLANK_CHECK
 = 0x08,

95 
	mSBC_SENSE_KEY_VENDOR_SPECIFIC
 = 0x09,

96 
	mSBC_SENSE_KEY_COPY_ABORTED
 = 0x0A,

97 
	mSBC_SENSE_KEY_ABORTED_COMMAND
 = 0x0B,

98 
	mSBC_SENSE_KEY_VOLUME_OVERFLOW
 = 0x0D,

99 
	mSBC_SENSE_KEY_MISCOMPARE
 = 0x0E

102 
	esbc_asc
 {

103 
	mSBC_ASC_NO_ADDITIONAL_SENSE_INFORMATION
 = 0x00,

104 
	mSBC_ASC_PERIPHERAL_DEVICE_WRITE_FAULT
 = 0x03,

105 
	mSBC_ASC_LOGICAL_UNIT_NOT_READY
 = 0x04,

106 
	mSBC_ASC_UNRECOVERED_READ_ERROR
 = 0x11,

107 
	mSBC_ASC_INVALID_COMMAND_OPERATION_CODE
 = 0x20,

108 
	mSBC_ASC_LBA_OUT_OF_RANGE
 = 0x21,

109 
	mSBC_ASC_INVALID_FIELD_IN_CDB
 = 0x24,

110 
	mSBC_ASC_WRITE_PROTECTED
 = 0x27,

111 
	mSBC_ASC_NOT_READY_TO_READY_CHANGE
 = 0x28,

112 
	mSBC_ASC_FORMAT_ERROR
 = 0x31,

113 
	mSBC_ASC_MEDIUM_NOT_PRESENT
 = 0x3A

116 
	esbc_ascq
 {

117 
	mSBC_ASCQ_NA
 = 0x00,

118 
	mSBC_ASCQ_FORMAT_COMMAND_FAILED
 = 0x01,

119 
	mSBC_ASCQ_INITIALIZING_COMMAND_REQUIRED
 = 0x02,

120 
	mSBC_ASCQ_OPERATION_IN_PROGRESS
 = 0x07

123 
	eå™s_evít
 {

124 
	mEVENT_CBW_VALID
,

125 
	mEVENT_NEED_STATUS


128 
	susb_msc_cbw
 {

129 
uöt32_t
 
	mdCBWSig«tuª
;

130 
uöt32_t
 
	mdCBWTag
;

131 
uöt32_t
 
	mdCBWD©aTøns„rLígth
;

132 
uöt8_t
 
	mbmCBWFœgs
;

133 
uöt8_t
 
	mbCBWLUN
;

134 
uöt8_t
 
	mbCBWCBLígth
;

135 
uöt8_t
 
	mCBWCB
[16];

136 } 
__©åibuã__
((
∑cked
));

138 
	susb_msc_csw
 {

139 
uöt32_t
 
	mdCSWSig«tuª
;

140 
uöt32_t
 
	mdCSWTag
;

141 
uöt32_t
 
	mdCSWD©aResidue
;

142 
uöt8_t
 
	mbCSWSètus
;

143 } 
__©åibuã__
((
∑cked
));

145 
	ssbc_£n£_öfo
 {

146 
uöt8_t
 
	mkey
;

147 
uöt8_t
 
	masc
;

148 
uöt8_t
 
	mascq
;

151 
	susb_msc_å™s
 {

152 
uöt8_t
 
	mcbw_˙t
;

154 
usb_msc_cbw
 
	mcbw
;

155 
uöt8_t
 
	mbuf
[1];

156 } 
	mcbw
;

158 
uöt32_t
 
	mbyãs_to_ªad
;

159 
uöt32_t
 
	mbyãs_to_wrôe
;

160 
uöt32_t
 
	mbyã_cou¡
;

162 
uöt32_t
 
	mlba_°¨t
;

163 
uöt32_t
 
	mblock_cou¡
;

164 
uöt32_t
 
	mcuºít_block
;

166 
uöt8_t
 
	mmsd_buf
[512];

168 
boﬁ
 
	mcsw_vÆid
;

169 
uöt8_t
 
	mcsw_£¡
;

171 
usb_msc_csw
 
	mcsw
;

172 
uöt8_t
 
	mbuf
[1];

173 } 
	mcsw
;

176 
	s_usbd_mass_°‹age
 {

177 
usbd_devi˚
 *
	musbd_dev
;

178 
uöt8_t
 
	mï_ö
;

179 
uöt8_t
 
	mï_ö_size
;

180 
uöt8_t
 
	mï_out
;

181 
uöt8_t
 
	mï_out_size
;

183 c⁄° *
	mvíd‹_id
;

184 c⁄° *
	m¥odu˘_id
;

185 c⁄° *
	m¥odu˘_ªvisi⁄_Àvñ
;

186 
uöt32_t
 
	mblock_cou¡
;

188 (*
	mªad_block
)(
uöt32_t
 
	mlba
, 
uöt8_t
 *
	mc›y_to
);

189 (*
	mwrôe_block
)(
uöt32_t
 
	mlba
, c⁄° 
uöt8_t
 *
	mc›y_‰om
);

191 (*
	mlock
)();

192 (*
	mu∆ock
)();

194 
usb_msc_å™s
 
	må™s
;

195 
sbc_£n£_öfo
 
	m£n£
;

198 
usbd_mass_°‹age
 
	g_mass_°‹age
;

202 c⁄° 
uöt8_t
 
	g_•c3_öquúy_ª•⁄£
[36] = {

220 c⁄° 
uöt8_t
 
	g_•c3_ªque°_£n£
[18] = {

239 
	$£t_sbc_°©us
(
usbd_mass_°‹age
 *
ms
,

240 
sbc_£n£_key
 
key
,

241 
sbc_asc
 
asc
,

242 
sbc_ascq
 
ascq
)

244 
ms
->
£n£
.
key
 = (
uöt8_t
) key;

245 
ms
->
£n£
.
asc
 = (
uöt8_t
)ásc;

246 
ms
->
£n£
.
ascq
 = (
uöt8_t
)áscq;

247 
	}
}

249 
	$£t_sbc_°©us_good
(
usbd_mass_°‹age
 *
ms
)

251 
	`£t_sbc_°©us
(
ms
,

252 
SBC_SENSE_KEY_NO_SENSE
,

253 
SBC_ASC_NO_ADDITIONAL_SENSE_INFORMATION
,

254 
SBC_ASCQ_NA
);

255 
	}
}

257 
uöt8_t
 *
	$gë_cbw_buf
(
usb_msc_å™s
 *
å™s
)

259  &
å™s
->
cbw
.cbw.
CBWCB
[0];

260 
	}
}

262 
	$scsi_ªad_6
(
usbd_mass_°‹age
 *
ms
,

263 
usb_msc_å™s
 *
å™s
,

264 
å™s_evít
 
evít
)

266 i‡(
EVENT_CBW_VALID
 =
evít
) {

267 
uöt8_t
 *
buf
;

269 
buf
 = 
	`gë_cbw_buf
(
å™s
);

271 
å™s
->
lba_°¨t
 = (
buf
[2] << 8) | buf[3];

272 
å™s
->
block_cou¡
 = 
buf
[4];

273 
å™s
->
cuºít_block
 = 0;

278 
å™s
->
byãs_to_wrôe
 =Åøns->
block_cou¡
 << 9;

280 
	`£t_sbc_°©us_good
(
ms
);

282 
	}
}

284 
	$scsi_wrôe_6
(
usbd_mass_°‹age
 *
ms
,

285 
usb_msc_å™s
 *
å™s
,

286 
å™s_evít
 
evít
)

288 (Ë
ms
;

290 i‡(
EVENT_CBW_VALID
 =
evít
) {

291 
uöt8_t
 *
buf
;

293 
buf
 = 
	`gë_cbw_buf
(
å™s
);

295 
å™s
->
lba_°¨t
 = ((0x1‡& 
buf
[1]) << 16) | (buf[2] << 8) | buf[3];

296 
å™s
->
block_cou¡
 = 
buf
[4];

297 
å™s
->
cuºít_block
 = 0;

299 
å™s
->
byãs_to_ªad
 =Åøns->
block_cou¡
 << 9;

301 
	}
}

303 
	$scsi_wrôe_10
(
usbd_mass_°‹age
 *
ms
,

304 
usb_msc_å™s
 *
å™s
,

305 
å™s_evít
 
evít
)

307 (Ë
ms
;

309 i‡(
EVENT_CBW_VALID
 =
evít
) {

310 
uöt8_t
 *
buf
;

312 
buf
 = 
	`gë_cbw_buf
(
å™s
);

314 
å™s
->
lba_°¨t
 = (
buf
[2] << 24) | (buf[3] << 16) |

315 (
buf
[4] << 8) | buf[5];

316 
å™s
->
block_cou¡
 = (
buf
[7] << 8) | buf[8];

317 
å™s
->
cuºít_block
 = 0;

319 
å™s
->
byãs_to_ªad
 =Åøns->
block_cou¡
 << 9;

321 
	}
}

323 
	$scsi_ªad_10
(
usbd_mass_°‹age
 *
ms
,

324 
usb_msc_å™s
 *
å™s
,

325 
å™s_evít
 
evít
)

327 i‡(
EVENT_CBW_VALID
 =
evít
) {

328 
uöt8_t
 *
buf
;

330 
buf
 = 
	`gë_cbw_buf
(
å™s
);

332 
å™s
->
lba_°¨t
 = (
buf
[2] << 24) | (buf[3] << 16) | (buf[4] << 8) | buf[5];

333 
å™s
->
block_cou¡
 = (
buf
[7] << 8) | buf[8];

338 
å™s
->
byãs_to_wrôe
 =Åøns->
block_cou¡
 << 9;

340 
	`£t_sbc_°©us_good
(
ms
);

342 
	}
}

344 
	$scsi_ªad_ˇ∑côy
(
usbd_mass_°‹age
 *
ms
,

345 
usb_msc_å™s
 *
å™s
,

346 
å™s_evít
 
evít
)

348 i‡(
EVENT_CBW_VALID
 =
evít
) {

349 
å™s
->
msd_buf
[0] = 
ms
->
block_cou¡
 >> 24;

350 
å™s
->
msd_buf
[1] = 0xf‡& (
ms
->
block_cou¡
 >> 16);

351 
å™s
->
msd_buf
[2] = 0xf‡& (
ms
->
block_cou¡
 >> 8);

352 
å™s
->
msd_buf
[3] = 0xf‡& 
ms
->
block_cou¡
;

355 
å™s
->
msd_buf
[4] = 0;

356 
å™s
->
msd_buf
[5] = 0;

357 
å™s
->
msd_buf
[6] = 2;

358 
å™s
->
msd_buf
[7] = 0;

359 
å™s
->
byãs_to_wrôe
 = 8;

360 
	`£t_sbc_°©us_good
(
ms
);

362 
	}
}

364 
	$scsi_f‹m©_unô
(
usbd_mass_°‹age
 *
ms
,

365 
usb_msc_å™s
 *
å™s
,

366 
å™s_evít
 
evít
)

368 i‡(
EVENT_CBW_VALID
 =
evít
) {

369 
uöt32_t
 
i
;

371 
	`mem£t
(
å™s
->
msd_buf
, 0, 512);

373 
i
 = 0; i < 
ms
->
block_cou¡
; i++) {

374 (*
ms
->
wrôe_block
)(
i
, 
å™s
->
msd_buf
);

377 
	`£t_sbc_°©us_good
(
ms
);

379 
	}
}

381 
	$scsi_ªque°_£n£
(
usbd_mass_°‹age
 *
ms
,

382 
usb_msc_å™s
 *
å™s
,

383 
å™s_evít
 
evít
)

385 i‡(
EVENT_CBW_VALID
 =
evít
) {

386 
uöt8_t
 *
buf
;

388 
buf
 = &
å™s
->
cbw
.cbw.
CBWCB
[0];

390 
å™s
->
byãs_to_wrôe
 = 
buf
[4];

391 
	`mem˝y
(
å™s
->
msd_buf
, 
_•c3_ªque°_£n£
, (_spc3_request_sense));

393 
å™s
->
msd_buf
[2] = 
ms
->
£n£
.
key
;

394 
å™s
->
msd_buf
[12] = 
ms
->
£n£
.
asc
;

395 
å™s
->
msd_buf
[13] = 
ms
->
£n£
.
ascq
;

397 
	}
}

399 
	$scsi_mode_£n£_6
(
usbd_mass_°‹age
 *
ms
,

400 
usb_msc_å™s
 *
å™s
,

401 
å™s_evít
 
evít
)

403 (Ë
ms
;

405 i‡(
EVENT_CBW_VALID
 =
evít
) {

407 
uöt8_t
 *
buf
;

408 
uöt8_t
 
∑ge_code
;

409 
uöt8_t
 
Æloˇti⁄_Àngth
;

411 
buf
 = &
å™s
->
cbw
.cbw.
CBWCB
[0];

412 
∑ge_code
 = 
buf
[2];

413 
Æloˇti⁄_Àngth
 = 
buf
[4];

415 i‡(0x1C =
∑ge_code
) {

417 
å™s
->
byãs_to_wrôe
 = 4;

419 
å™s
->
msd_buf
[0] = 3;

420 
å™s
->
msd_buf
[1] = 0;

421 
å™s
->
msd_buf
[2] = 0;

422 
å™s
->
csw
.csw.
dCSWD©aResidue
 = 4;

424 } i‡(0x01 =
∑ge_code
) {

425 } i‡(0x3F =
∑ge_code
) {

428 
å™s
->
csw
.csw.
bCSWSètus
 = 
CSW_STATUS_FAILED
;

429 
	`£t_sbc_°©us
(
ms
,

430 
SBC_SENSE_KEY_ILLEGAL_REQUEST
,

431 
SBC_ASC_INVALID_FIELD_IN_CDB
,

432 
SBC_ASCQ_NA
);

436 
	}
}

439 
	#LENGTH_INQUIRY_PAGE00
 6

440 c⁄° 
uöt8_t
 
MSC_Page00_Inquúy_D©a
[
LENGTH_INQUIRY_PAGE00
] = {

	)

444 (
	gLENGTH_INQUIRY_PAGE00
 - 4),

451 
	#LENGTH_INQUIRY_PAGE80
 0x0c

452 
	#LENGTH_SERIAL_NUMBER
 0x08

453 c⁄° 
uöt8_t
 
MSC_Page80_Inquúy_D©a
[
LENGTH_INQUIRY_PAGE80
] = {

	)

457 (
	gLENGTH_INQUIRY_PAGE80
 - 4),

463 #ifde‡
NOTUSED


465 
	#LENGTH_INQUIRY_PAGE83
 7

	)

466 c⁄° 
uöt8_t
 
	gMSC_Page83_Inquúy_D©a
[
LENGTH_INQUIRY_PAGE83
] = {

470 (
LENGTH_INQUIRY_PAGE83
 - 4),

474 
	$scsi_öquúy
(
usbd_mass_°‹age
 *
ms
,

475 
usb_msc_å™s
 *
å™s
,

476 
å™s_evít
 
evít
)

478 i‡(
EVENT_CBW_VALID
 =
evít
) {

479 
uöt8_t
 
evpd
;

480 
uöt8_t
 *
buf
;

482 
buf
 = 
	`gë_cbw_buf
(
å™s
);

483 
evpd
 = 1 & 
buf
[1];

485 i‡(0 =
evpd
) {

486 
size_t
 
Àn
;

487 
å™s
->
byãs_to_wrôe
 = (
_•c3_öquúy_ª•⁄£
);

488 
	`mem˝y
(
å™s
->
msd_buf
, 
_•c3_öquúy_ª•⁄£
, (_spc3_inquiry_response));

490 
Àn
 = 
	`°æí
(
ms
->
víd‹_id
);

491 
Àn
 = 
	`MIN
(len, 8);

492 
	`mem˝y
(&
å™s
->
msd_buf
[8], 
ms
->
víd‹_id
, 
Àn
);

494 
Àn
 = 
	`°æí
(
ms
->
¥odu˘_id
);

495 
Àn
 = 
	`MIN
(len, 16);

496 
	`mem˝y
(&
å™s
->
msd_buf
[16], 
ms
->
¥odu˘_id
, 
Àn
);

498 
Àn
 = 
	`°æí
(
ms
->
¥odu˘_ªvisi⁄_Àvñ
);

499 
Àn
 = 
	`MIN
(len, 4);

500 
	`mem˝y
(&
å™s
->
msd_buf
[32], 
ms
->
¥odu˘_ªvisi⁄_Àvñ
, 
Àn
);

502 
å™s
->
csw
.csw.
dCSWD©aResidue
 = (
_•c3_öquúy_ª•⁄£
);

504 
	`£t_sbc_°©us_good
(
ms
);

510 c⁄° 
uöt8_t
 
∑ge_code
 = 
buf
[2];

511 
∑ge_code
) {

513 
uöt8_t
 *
pPage
 = (uöt8_à*)
MSC_Page00_Inquúy_D©a
;

514 
size_t
 
Àn
 = 
LENGTH_INQUIRY_PAGE00
;

516 
å™s
->
byãs_to_wrôe
 = 
Àn
;

517 
	`mem˝y
(
å™s
->
msd_buf
, 
pPage
, 
Àn
);

518 
å™s
->
csw
.csw.
dCSWD©aResidue
 = 
Àn
;

519 
	`£t_sbc_°©us_good
(
ms
);

523 
uöt8_t
 *
pPage
 = (uöt8_à*)
MSC_Page80_Inquúy_D©a
;

524 
size_t
 
Àn
 = 
LENGTH_INQUIRY_PAGE80
;

526 
å™s
->
byãs_to_wrôe
 = 
Àn
;

527 
	`mem˝y
(
å™s
->
msd_buf
, 
pPage
, 
Àn
);

528 
å™s
->
csw
.csw.
dCSWD©aResidue
 = 
Àn
;

529 
	`£t_sbc_°©us_good
(
ms
);

532 #ifde‡
NOTUSED


534 
uöt8_t
 *
pPage
 = (uöt8_à*)
MSC_Page83_Inquúy_D©a
;

535 
size_t
 
Àn
 = 
LENGTH_INQUIRY_PAGE83
;

537 
å™s
->
byãs_to_wrôe
 = 
Àn
;

538 
	`mem˝y
(
å™s
->
msd_buf
, 
pPage
, 
Àn
);

539 
å™s
->
csw
.csw.
dCSWD©aResidue
 = 
Àn
;

540 
	`£t_sbc_°©us_good
(
ms
);

545 
	`debug_¥öén
("scsi_öquúyÇŸsu∞"); 
	`debug_¥öt_hex
(
∑ge_code
); debug_¥öén(""); 
	`debug_Êush
();

549 
	}
}

554 
	$scsi_ªad_f‹m©_ˇ∑côõs
(
usbd_mass_°‹age
 *
ms
, 
usb_msc_å™s
 *
å™s
, 
å™s_evít
 
evít
)

556 i‡(
EVENT_CBW_VALID
 =
evít
) {

558 
å™s
->
msd_buf
[3] = 0x08;

559 
å™s
->
msd_buf
[4] = 
ms
->
block_cou¡
 >> 24;

560 
å™s
->
msd_buf
[5] = 0xf‡& (
ms
->
block_cou¡
 >> 16);

561 
å™s
->
msd_buf
[6] = 0xf‡& (
ms
->
block_cou¡
 >> 8);

562 
å™s
->
msd_buf
[7] = 0xf‡& 
ms
->
block_cou¡
;

564 
å™s
->
msd_buf
[8] = 0x02;

565 
å™s
->
msd_buf
[9] = 0;

566 
å™s
->
msd_buf
[10] = 0x02;

567 
å™s
->
msd_buf
[11] = 0;

568 
å™s
->
byãs_to_wrôe
 = 12;

569 
	`£t_sbc_°©us_good
(
ms
);

571 
	}
}

574 
	$scsi_comm™d
(
usbd_mass_°‹age
 *
ms
,

575 
usb_msc_å™s
 *
å™s
,

576 
å™s_evít
 
evít
)

578 i‡(
EVENT_CBW_VALID
 =
evít
) {

580 
å™s
->
csw_£¡
 = 0;

581 
å™s
->
csw
.csw.
dCSWSig«tuª
 = 
CSW_SIGNATURE
;

582 
å™s
->
csw
.csw.
dCSWTag
 =Åøns->
cbw
.cbw.
dCBWTag
;

583 
å™s
->
csw
.csw.
dCSWD©aResidue
 = 0;

584 
å™s
->
csw
.csw.
bCSWSètus
 = 
CSW_STATUS_SUCCESS
;

586 
å™s
->
byãs_to_wrôe
 = 0;

587 
å™s
->
byãs_to_ªad
 = 0;

588 
å™s
->
byã_cou¡
 = 0;

591 
å™s
->
cbw
.cbw.
CBWCB
[0]) {

592 
SCSI_TEST_UNIT_READY
:

593 
SCSI_SEND_DIAGNOSTIC
:

595 
	`£t_sbc_°©us_good
(
ms
);

597 
SCSI_FORMAT_UNIT
:

598 
	`scsi_f‹m©_unô
(
ms
, 
å™s
, 
evít
);

600 
SCSI_REQUEST_SENSE
:

601 
	`scsi_ªque°_£n£
(
ms
, 
å™s
, 
evít
);

603 
SCSI_MODE_SENSE_6
:

604 
	`scsi_mode_£n£_6
(
ms
, 
å™s
, 
evít
);

606 
SCSI_READ_6
:

607 
	`scsi_ªad_6
(
ms
, 
å™s
, 
evít
);

609 
SCSI_INQUIRY
:

610 
	`scsi_öquúy
(
ms
, 
å™s
, 
evít
);

612 
SCSI_READ_CAPACITY
:

613 
	`scsi_ªad_ˇ∑côy
(
ms
, 
å™s
, 
evít
);

615 
SCSI_READ_10
:

616 
	`scsi_ªad_10
(
ms
, 
å™s
, 
evít
);

618 
SCSI_WRITE_6
:

619 
	`scsi_wrôe_6
(
ms
, 
å™s
, 
evít
);

621 
SCSI_WRITE_10
:

622 
	`scsi_wrôe_10
(
ms
, 
å™s
, 
evít
);

626 
SCSI_READ_FORMAT_CAPACITIES
:

627 
	`scsi_ªad_f‹m©_ˇ∑côõs
(
ms
, 
å™s
, 
evít
);

629 
SCSI_PREVENT_ALLOW_MEDIUM_REMOVAL
:

630 
	`£t_sbc_°©us_good
(
ms
);

634 
	`debug_¥öén
("SBC_SENSE_KEY_ILLEGAL_REQUEST "); 
	`debug_¥öt_hex
(
å™s
->
cbw
.cbw.
CBWCB
[0]); debug_¥öén(""); 
	`debug_Êush
();

635 
	`£t_sbc_°©us
(
ms
, 
SBC_SENSE_KEY_ILLEGAL_REQUEST
,

636 
SBC_ASC_INVALID_COMMAND_OPERATION_CODE
,

637 
SBC_ASCQ_NA
);

639 
å™s
->
byãs_to_wrôe
 = 0;

640 
å™s
->
byãs_to_ªad
 = 0;

641 
å™s
->
csw
.csw.
bCSWSètus
 = 
CSW_STATUS_FAILED
;

644 
	}
}

649 
	$msc_d©a_rx_cb
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ï
)

652 
usbd_mass_°‹age
 *
ms
;

653 
usb_msc_å™s
 *
å™s
;

654 
Àn
, 
max_Àn
, 
À·
;

655 *
p
;

657 
ms
 = &
_mass_°‹age
;

658 
å™s
 = &
ms
->trans;

661 
À·
 = (
usb_msc_cbw
Ë- 
å™s
->
cbw_˙t
;

662 i‡(0 < 
À·
) {

663 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

664 
p
 = &
å™s
->
cbw
.
buf
[0x1f‡&Åøns->
cbw_˙t
];

665 
Àn
 = 
	`usbd_ï_ªad_∑ckë
(
usbd_dev
, 
ï
, 
p
, 
max_Àn
);

666 
å™s
->
cbw_˙t
 +
Àn
;

669 i‡((
usb_msc_cbw
Ë=
å™s
->
cbw_˙t
) {

670 
	`scsi_comm™d
(
ms
, 
å™s
, 
EVENT_CBW_VALID
);

672 #ifde‡
NOTUSED


673 
	`debug_¥öén
("msc_data_rx_cb byte_count ");

674 
	`debug_¥öt
(
å™s
->
byã_cou¡
);

675 
	`debug_¥öén
(", bytes_to_read ");

676 
	`debug_¥öt
(
å™s
->
byãs_to_ªad
);

677 
	`debug_¥öén
(", CBWCB ");

678 
	`debug_¥öt_hex
(
å™s
->
cbw
.cbw.
CBWCB
[0]);

679 
	`debug_¥öén
(""); 
	`debug_Êush
();

682 i‡(
å™s
->
byã_cou¡
 <Åøns->
byãs_to_ªad
) {

685 #ifde‡
NOTUSED


686 
	`debug_¥öén
("msc_data_rx_cb wait byte_count ");

687 
	`debug_¥öt
(
å™s
->
byã_cou¡
);

688 
	`debug_¥öén
(", bytes_to_read ");

689 
	`debug_¥öt
(
å™s
->
byãs_to_ªad
);

690 
	`debug_¥öén
("");

698 i‡(
å™s
->
byã_cou¡
 <Åøns->
byãs_to_ªad
) {

699 i‡(0 < 
å™s
->
block_cou¡
) {

700 i‡((0 =
å™s
->
byã_cou¡
Ë&& (
NULL
 !
ms
->
lock
)){

701 (*
ms
->
lock
)();

705 
À·
 = 
å™s
->
byãs_to_ªad
 -Åøns->
byã_cou¡
;

706 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

707 
p
 = &
å™s
->
msd_buf
[0x1f‡&Åøns->
byã_cou¡
];

708 
Àn
 = 
	`usbd_ï_ªad_∑ckë
(
usbd_dev
, 
ï
, 
p
, 
max_Àn
);

709 
å™s
->
byã_cou¡
 +
Àn
;

711 i‡(0 < 
å™s
->
block_cou¡
) {

712 i‡(0 =(0x1f‡& 
å™s
->
byã_cou¡
)) {

713 
uöt32_t
 
lba
;

715 
lba
 = 
å™s
->
lba_°¨t
 +Åøns->
cuºít_block
;

716 i‡(0 !(*
ms
->
wrôe_block
)(
lba
, 
å™s
->
msd_buf
)) {

718 
	`debug_¥öén
("msc_d©a_rx_cb wrôêîr‹"); 
	`debug_Êush
();

720 
å™s
->
cuºít_block
++;

726 i‡(
Ál£
 =
å™s
->
csw_vÆid
) {

727 
	`scsi_comm™d
(
ms
, 
å™s
, 
EVENT_NEED_STATUS
);

728 
å™s
->
csw_vÆid
 = 
åue
;

731 
À·
 = (
usb_msc_csw
Ë- 
å™s
->
csw_£¡
;

732 i‡(0 < 
À·
) {

733 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

734 
p
 = &
å™s
->
csw
.
buf
[å™s->
csw_£¡
];

735 
Àn
 = 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
ms
->
ï_ö
, 
p
,

736 
max_Àn
);

737 
å™s
->
csw_£¡
 +
Àn
;

740 } i‡(
å™s
->
byã_cou¡
 <Åøns->
byãs_to_wrôe
) {

741 i‡(0 < 
å™s
->
block_cou¡
) {

742 i‡((0 =
å™s
->
byã_cou¡
Ë&& (
NULL
 !
ms
->
lock
)) {

743 (*
ms
->
lock
)();

746 i‡(0 =(0x1f‡& 
å™s
->
byã_cou¡
)) {

747 
uöt32_t
 
lba
;

749 
lba
 = 
å™s
->
lba_°¨t
 +Åøns->
cuºít_block
;

750 i‡(0 !(*
ms
->
ªad_block
)(
lba
, 
å™s
->
msd_buf
)) {

752 
	`debug_¥öén
("msc_d©a_rx_cbÑódÉº‹"); 
	`debug_Êush
();

754 
å™s
->
cuºít_block
++;

758 
À·
 = 
å™s
->
byãs_to_wrôe
 -Åøns->
byã_cou¡
;

759 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

760 
p
 = &
å™s
->
msd_buf
[0x1f‡&Åøns->
byã_cou¡
];

761 
Àn
 = 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
ms
->
ï_ö
, 
p
, 
max_Àn
);

762 
å™s
->
byã_cou¡
 +
Àn
;

764 i‡(0 < 
å™s
->
block_cou¡
) {

765 i‡(
å™s
->
cuºít_block
 =å™s->
block_cou¡
) {

766 
uöt32_t
 
lba
;

768 
lba
 = 
å™s
->
lba_°¨t
 +Åøns->
cuºít_block
;

769 i‡(0 !(*
ms
->
wrôe_block
)(
lba
, 
å™s
->
msd_buf
)) {

771 
	`debug_¥öén
("msc_d©a_rx_cb wrôêîr‹ 2"); 
	`debug_Êush
();

774 
å™s
->
cuºít_block
 = 0;

775 i‡(
NULL
 !
ms
->
u∆ock
){

776 (*
ms
->
u∆ock
)();

780 i‡(
Ál£
 =
å™s
->
csw_vÆid
) {

781 
	`scsi_comm™d
(
ms
, 
å™s
, 
EVENT_NEED_STATUS
);

782 
å™s
->
csw_vÆid
 = 
åue
;

785 
À·
 = (
usb_msc_csw
Ë- 
å™s
->
csw_£¡
;

786 i‡(0 < 
À·
) {

787 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

788 
p
 = &
å™s
->
csw
.
buf
[å™s->
csw_£¡
];

789 
Àn
 = 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
ms
->
ï_ö
, 
p
, 
max_Àn
);

790 
å™s
->
csw_£¡
 +
Àn
;

794 
	}
}

797 
	$msc_d©a_tx_cb
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ï
)

800 
usbd_mass_°‹age
 *
ms
;

801 
usb_msc_å™s
 *
å™s
;

802 
Àn
, 
max_Àn
, 
À·
;

803 *
p
;

805 
ms
 = &
_mass_°‹age
;

806 
å™s
 = &
ms
->trans;

808 i‡(
å™s
->
byã_cou¡
 <Åøns->
byãs_to_wrôe
) {

809 i‡(0 < 
å™s
->
block_cou¡
) {

810 i‡(0 =(0x1f‡& 
å™s
->
byã_cou¡
)) {

811 
uöt32_t
 
lba
;

813 
lba
 = 
å™s
->
lba_°¨t
 +Åøns->
cuºít_block
;

814 i‡(0 !(*
ms
->
ªad_block
)(
lba
, 
å™s
->
msd_buf
)) {

816 
	`debug_¥öén
("msc_d©a_tx_cbÑódÉº‹"); 
	`debug_Êush
();

818 
å™s
->
cuºít_block
++;

822 
À·
 = 
å™s
->
byãs_to_wrôe
 -Åøns->
byã_cou¡
;

823 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

824 
p
 = &
å™s
->
msd_buf
[0x1f‡&Åøns->
byã_cou¡
];

825 
Àn
 = 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
ï
, 
p
, 
max_Àn
);

826 
å™s
->
byã_cou¡
 +
Àn
;

828 i‡(0 < 
å™s
->
block_cou¡
) {

829 i‡(
å™s
->
cuºít_block
 =å™s->
block_cou¡
) {

830 
å™s
->
cuºít_block
 = 0;

831 i‡(
NULL
 !
ms
->
u∆ock
){

832 (*
ms
->
u∆ock
)();

836 i‡(
Ál£
 =
å™s
->
csw_vÆid
) {

837 
	`scsi_comm™d
(
ms
, 
å™s
, 
EVENT_NEED_STATUS
);

838 
å™s
->
csw_vÆid
 = 
åue
;

841 
À·
 = (
usb_msc_csw
Ë- 
å™s
->
csw_£¡
;

842 i‡(0 < 
À·
) {

843 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

844 
p
 = &
å™s
->
csw
.
buf
[å™s->
csw_£¡
];

845 
Àn
 = 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
ï
, 
p
, 
max_Àn
);

846 
å™s
->
csw_£¡
 +
Àn
;

847 } i‡((
usb_msc_csw
Ë=
å™s
->
csw_£¡
) {

849 
å™s
->
lba_°¨t
 = 0xffffffff;

850 
å™s
->
block_cou¡
 = 0;

851 
å™s
->
cuºít_block
 = 0;

852 
å™s
->
cbw_˙t
 = 0;

853 
å™s
->
byãs_to_ªad
 = 0;

854 
å™s
->
byãs_to_wrôe
 = 0;

855 
å™s
->
byã_cou¡
 = 0;

856 
å™s
->
csw_£¡
 = 0;

857 
å™s
->
csw_vÆid
 = 
Ál£
;

860 
	}
}

863 
uöt8_t
 
	gmsc_öãrÁ˚_ödex
 = 0;

868 
	$msc_c⁄åﬁ_ªque°
(
usbd_devi˚
 *
usbd_dev
,

869 
usb_£tup_d©a
 *
ªq
, 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
,

870 
usbd_c⁄åﬁ_com∂ëe_ˇŒback
 *
com∂ëe
)

872 ()
com∂ëe
;

873 ()
usbd_dev
;

874 
ªq
->
bReque°
) {

875 
USB_MSC_REQ_BULK_ONLY_RESET
:

878  
USBD_REQ_HANDLED
;

879 
USB_MSC_REQ_GET_MAX_LUN
:

882 *
buf
[0] = 0;

883 *
Àn
 = 1;

884  
USBD_REQ_HANDLED
;

887  
USBD_REQ_NEXT_CALLBACK
;

888 
	}
}

891 
	$msc_£t_c⁄fig
(
usbd_devi˚
 *
usbd_dev
, 
uöt16_t
 
wVÆue
)

893 
	`debug_¥öén
("msc_£t_c⁄fig"); 
	`debug_Êush
();

894 
usbd_mass_°‹age
 *
ms
 = &
_mass_°‹age
;

896 ()
wVÆue
;

898 
	`usbd_ï_£tup
(
usbd_dev
, 
ms
->
ï_ö
, 
USB_ENDPOINT_ATTR_BULK
,

899 
ms
->
ï_ö_size
, 
msc_d©a_tx_cb
);

900 
	`usbd_ï_£tup
(
usbd_dev
, 
ms
->
ï_out
, 
USB_ENDPOINT_ATTR_BULK
,

901 
ms
->
ï_out_size
, 
msc_d©a_rx_cb
);

903 
°©us
 = 
	`aggªg©e_ªgi°î_ˇŒback
(

904 
usbd_dev
,

905 
USB_REQ_TYPE_CLASS
 | 
USB_REQ_TYPE_INTERFACE
,

906 
USB_REQ_TYPE_TYPE
 | 
USB_REQ_TYPE_RECIPIENT
,

907 
msc_c⁄åﬁ_ªque°
);

908 i‡(
°©us
 < 0) {

909 
	`debug_¥öén
("*** msc_£t_c⁄fig faûed"); 
	`debug_Êush
();

911 
	}
}

937 
usbd_mass_°‹age
 *
	$cu°om_usb_msc_öô
(
usbd_devi˚
 *
usbd_dev
,

938 
uöt8_t
 
ï_ö
, uöt8_à
ï_ö_size
,

939 
uöt8_t
 
ï_out
, uöt8_à
ï_out_size
,

940 c⁄° *
víd‹_id
,

941 c⁄° *
¥odu˘_id
,

942 c⁄° *
¥odu˘_ªvisi⁄_Àvñ
,

943 c⁄° 
uöt32_t
 
block_cou¡
,

944 (*
ªad_block
)(
uöt32_t
 
lba
, 
uöt8_t
 *
c›y_to
),

945 (*
wrôe_block
)(
uöt32_t
 
lba
, c⁄° 
uöt8_t
 *
c›y_‰om
),

946 
uöt8_t
 
msc_öãrÁ˚_ödex0
)

948 
	`debug_¥öén
("cu°om_usb_msc_öô"); 
	`debug_Êush
();

949 
msc_öãrÁ˚_ödex
 = 
msc_öãrÁ˚_ödex0
;

950 
_mass_°‹age
.
usbd_dev
 = usbd_dev;

951 
_mass_°‹age
.
ï_ö
 =Ép_in;

952 
_mass_°‹age
.
ï_ö_size
 =Ép_in_size;

953 
_mass_°‹age
.
ï_out
 =Ép_out;

954 
_mass_°‹age
.
ï_out_size
 =Ép_out_size;

955 
_mass_°‹age
.
víd‹_id
 = vendor_id;

956 
_mass_°‹age
.
¥odu˘_id
 =Öroduct_id;

957 
_mass_°‹age
.
¥odu˘_ªvisi⁄_Àvñ
 =Öroduct_revision_level;

958 
_mass_°‹age
.
block_cou¡
 = block_count - 1;

959 
_mass_°‹age
.
ªad_block
 =Ñead_block;

960 
_mass_°‹age
.
wrôe_block
 = write_block;

961 
_mass_°‹age
.
lock
 = 
NULL
;

962 
_mass_°‹age
.
u∆ock
 = 
NULL
;

964 
_mass_°‹age
.
å™s
.
lba_°¨t
 = 0xffffffff;

965 
_mass_°‹age
.
å™s
.
block_cou¡
 = 0;

966 
_mass_°‹age
.
å™s
.
cuºít_block
 = 0;

967 
_mass_°‹age
.
å™s
.
cbw_˙t
 = 0;

968 
_mass_°‹age
.
å™s
.
byãs_to_ªad
 = 0;

969 
_mass_°‹age
.
å™s
.
byãs_to_wrôe
 = 0;

970 
_mass_°‹age
.
å™s
.
byã_cou¡
 = 0;

971 
_mass_°‹age
.
å™s
.
csw_vÆid
 = 
Ál£
;

972 
_mass_°‹age
.
å™s
.
csw_£¡
 = 0;

974 
	`£t_sbc_°©us_good
(&
_mass_°‹age
);

976 
°©us
 = 
	`aggªg©e_ªgi°î_c⁄fig_ˇŒback
(
usbd_dev
, 
msc_£t_c⁄fig
);

977 i‡(
°©us
 < 0Ë{ 
	`debug_¥öén
("*** cu°om_usb_msc_öô faûed"); 
	`debug_Êush
(); }

979  &
_mass_°‹age
;

980 
	}
}

	@logger/msc.h

40 #i‚de‡
__USB_PRIVATE_H


41 
	#__USB_PRIVATE_H


	)

43 
	#MAX_USER_CONTROL_CALLBACK
 4

	)

44 
	#MAX_USER_SET_CONFIG_CALLBACK
 4

	)

46 
	#MIN
(
a
, 
b
Ë(◊Ë< (bË? (aË: (b))

	)

49 
	s_usbd_devi˚
 {

50 c⁄° 
usb_devi˚_des¸ùt‹
 *
	mdesc
;

51 c⁄° 
usb_c⁄fig_des¸ùt‹
 *
	mc⁄fig
;

52 c⁄° **
	m°rögs
;

53 
	mnum_°rögs
;

55 
uöt8_t
 *
	m˘æ_buf
;

56 
uöt16_t
 
	m˘æ_buf_Àn
;

58 
uöt8_t
 
	mcuºít_addªss
;

59 
uöt8_t
 
	mcuºít_c⁄fig
;

61 
uöt16_t
 
	mpm_t›
;

64 (*
	mu£r_ˇŒback_ª£t
)();

65 (*
	mu£r_ˇŒback_su•íd
)();

66 (*
	mu£r_ˇŒback_ªsume
)();

67 (*
	mu£r_ˇŒback_sof
)();

69 
	susb_c⁄åﬁ_°©e
 {

71 
	mIDLE
, 
	mSTALLED
,

72 
	mDATA_IN
, 
	mLAST_DATA_IN
, 
	mSTATUS_IN
,

73 
	mDATA_OUT
, 
	mLAST_DATA_OUT
, 
	mSTATUS_OUT
,

74 } 
	m°©e
;

75 
usb_£tup_d©a
 
ªq
 
__©åibuã__
((
Æig√d
(4)));

76 
uöt8_t
 *
	m˘æ_buf
;

77 
uöt16_t
 
	m˘æ_Àn
;

78 
usbd_c⁄åﬁ_com∂ëe_ˇŒback
 
	mcom∂ëe
;

79 } 
	mc⁄åﬁ_°©e
;

81 
	su£r_c⁄åﬁ_ˇŒback
 {

82 
usbd_c⁄åﬁ_ˇŒback
 
	mcb
;

83 
uöt8_t
 
	mty≥
;

84 
uöt8_t
 
	mty≥_mask
;

85 } 
	mu£r_c⁄åﬁ_ˇŒback
[
MAX_USER_CONTROL_CALLBACK
];

87 
usbd_ídpoöt_ˇŒback
 
	mu£r_ˇŒback_˘r
[8][3];

90 
usbd_£t_c⁄fig_ˇŒback
 
	mu£r_ˇŒback_£t_c⁄fig
[
MAX_USER_SET_CONFIG_CALLBACK
];

92 
usbd_£t_Æt£âög_ˇŒback
 
	mu£r_ˇŒback_£t_Æt£âög
;

94 c⁄° 
_usbd_drivî
 *
	mdrivî
;

98 
uöt16_t
 
	mfifo_mem_t›
;

99 
uöt16_t
 
	mfifo_mem_t›_ï0
;

100 
uöt8_t
 
	mf‹˚_«k
[4];

105 
uöt32_t
 
	md€±siz
[4];

111 
uöt16_t
 
	mrxb˙t
;

114 
	e_usbd_å™ß˘i⁄
 {

115 
	mUSB_TRANSACTION_IN
,

116 
	mUSB_TRANSACTION_OUT
,

117 
	mUSB_TRANSACTION_SETUP
,

123 
_usbd_c⁄åﬁ_ö
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ó
);

124 
_usbd_c⁄åﬁ_out
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ó
);

125 
_usbd_c⁄åﬁ_£tup
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ó
);

127 
_usbd_°™d¨d_ªque°_devi˚
(
usbd_devi˚
 *
usbd_dev
,

128 
usb_£tup_d©a
 *
ªq
, 
uöt8_t
 **
buf
,

129 
uöt16_t
 *
Àn
);

130 
_usbd_°™d¨d_ªque°_öãrÁ˚
(
usbd_devi˚
 *
usbd_dev
,

131 
usb_£tup_d©a
 *
ªq
, 
uöt8_t
 **
buf
,

132 
uöt16_t
 *
Àn
);

133 
_usbd_°™d¨d_ªque°_ídpoöt
(
usbd_devi˚
 *
usbd_dev
,

134 
usb_£tup_d©a
 *
ªq
, 
uöt8_t
 **
buf
,

135 
uöt16_t
 *
Àn
);

136 
_usbd_°™d¨d_ªque°
(
usbd_devi˚
 *
usbd_dev
, 
usb_£tup_d©a
 *
ªq
,

137 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
);

139 
_usbd_ª£t
(
usbd_devi˚
 *
usbd_dev
);

142 
	s_usbd_drivî
 {

143 
	musbd_devi˚
 *(*
	möô
)();

144 (*
	m£t_addªss
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
);

145 (*
	mï_£tup
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
, uöt8_à
	mty≥
,

146 
uöt16_t
 
	mmax_size
, 
usbd_ídpoöt_ˇŒback
 
	mcb
);

147 (*
	mï_ª£t
)(
usbd_devi˚
 *
	musbd_dev
);

148 (*
	mï_°Æl_£t
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
,

149 
uöt8_t
 
	m°Æl
);

150 (*
	mï_«k_£t
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
, uöt8_à
	m«k
);

151 
uöt8_t
 (*
ï_°Æl_gë
)(
usbd_devi˚
 *
	musbd_dev
, uöt8_à
	maddr
);

152 
uöt16_t
 (*
ï_wrôe_∑ckë
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
,

153 c⁄° *
	mbuf
, 
uöt16_t
 
	mÀn
);

154 
uöt16_t
 (*
ï_ªad_∑ckë
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
,

155 *
	mbuf
, 
uöt16_t
 
	mÀn
);

156 (*
	mpﬁl
)(
usbd_devi˚
 *
	musbd_dev
);

157 (*
	mdisc⁄√˘
)(
usbd_devi˚
 *
	musbd_dev
, 
boﬁ
 
	mdisc⁄√˘ed
);

158 
uöt32_t
 
	mba£_addªss
;

159 
boﬁ
 
	m£t_addªss_bef‹e_°©us
;

160 
uöt16_t
 
	mrx_fifo_size
;

	@logger/ramdisk.c

21 
	~<°rög.h
>

22 
	~"ømdisk.h
"

24 
	#WBVAL
(
x
Ë((xË& 0xFF), (((xË>> 8Ë& 0xFF)

	)

25 
	#QBVAL
(
x
) ((x) & 0xFF), (((x) >> 8) & 0xFF),\

26 (((
x
Ë>> 16Ë& 0xFF), (((xË>> 24Ë& 0xFF)

	)

29 
	#SECTOR_COUNT
 128

30 
	#SECTOR_SIZE
 512

	)

31 
	#BYTES_PER_SECTOR
 512

	)

32 
	#SECTORS_PER_CLUSTER
 4

	)

33 
	#RESERVED_SECTORS
 1

	)

34 
	#FAT_COPIES
 2

	)

35 
	#ROOT_ENTRIES
 512

	)

36 
	#ROOT_ENTRY_LENGTH
 32

	)

37 
	#FILEDATA_START_CLUSTER
 3

	)

38 
	#DATA_REGION_SECTOR
 (
RESERVED_SECTORS
 + 
FAT_COPIES
 + \

39 (
ROOT_ENTRIES
 * 
ROOT_ENTRY_LENGTH
Ë/ 
BYTES_PER_SECTOR
)

	)

40 
	#FILEDATA_START_SECTOR
 (
DATA_REGION_SECTOR
 + \

41 (
FILEDATA_START_CLUSTER
 - 2Ë* 
SECTORS_PER_CLUSTER
)

	)

44 
	#FILEDATA_SECTOR_COUNT
 8

45 

	)

46 
uöt8_t
 
	gBoŸSe˘‹
[] = {

49 
WBVAL
(
BYTES_PER_SECTOR
),

50 
SECTORS_PER_CLUSTER
,

51 
WBVAL
(
RESERVED_SECTORS
),

52 
FAT_COPIES
,

53 
WBVAL
(
ROOT_ENTRIES
),

54 
WBVAL
(
SECTOR_COUNT
),

69 
uöt8_t
 
	gF©Se˘‹
[] = {

94 
uöt8_t
 
	gDúSe˘‹
[] = {

97 
WBVAL
('r'), WBVAL('a'), WBVAL('m'), WBVAL('d'), WBVAL('i'),

101 
WBVAL
('s'), WBVAL('k'), WBVAL('.'), WBVAL('d'), WBVAL('a'), WBVAL('t'),

103 
WBVAL
(0), WBVAL(0),

116 
WBVAL
(
FILEDATA_START_CLUSTER
),

117 
QBVAL
(
FILEDATA_SECTOR_COUNT
 * 
SECTOR_SIZE
)

120 
uöt8_t
 
	gømd©a
[
FILEDATA_SECTOR_COUNT
 * 
SECTOR_SIZE
];

122 
	$ømdisk_öô
()

124 
uöt32_t
 
i
 = 0;

127 
uöt8_t
 
chk
 = 0;

128 
i
 = 32; i < 43; i++) {

129 
chk
 = (((chk & 1Ë<< 7Ë| ((chk & 0xFEË>> 1)Ë+ 
DúSe˘‹
[
i
];

131 
DúSe˘‹
[13] = 
chk
;

134 c⁄° 
uöt8_t
 
ãxt
[] = "USB Mass Storage ClassÉxample. ";

135 
i
 = 0;

136 
i
 < (
ømd©a
)) {

137 
ømd©a
[
i
] = 
ãxt
[i % ((text) -1)];

138 
i
++;

141 
	}
}

143 
	$ømdisk_ªad
(
uöt32_t
 
lba
, 
uöt8_t
 *
c›y_to
)

145 
	`mem£t
(
c›y_to
, 0, 
SECTOR_SIZE
);

146 
lba
) {

148 
	`mem˝y
(
c›y_to
, 
BoŸSe˘‹
, (BootSector));

149 
c›y_to
[
SECTOR_SIZE
 - 2] = 0x55;

150 
c›y_to
[
SECTOR_SIZE
 - 1] = 0xAA;

154 
	`mem˝y
(
c›y_to
, 
F©Se˘‹
, (FatSector));

157 
	`mem˝y
(
c›y_to
, 
DúSe˘‹
, (DirSector));

161 i‡(
lba
 >
FILEDATA_START_SECTOR
 &&Üb®< FILEDATA_START_SECTOR + 
FILEDATA_SECTOR_COUNT
) {

162 
	`mem˝y
(
c›y_to
, 
ømd©a
 + (
lba
 - 
FILEDATA_START_SECTOR
Ë* 
SECTOR_SIZE
, SECTOR_SIZE);

167 
	}
}

169 
	$ømdisk_wrôe
(
uöt32_t
 
lba
, c⁄° 
uöt8_t
 *
c›y_‰om
)

171 ()
lba
;

172 ()
c›y_‰om
;

175 
	}
}

177 
	$ømdisk_blocks
()

179  
SECTOR_COUNT
;

180 
	}
}

	@logger/ramdisk.h

21 #i‚de‡
__RAMDISK_H


22 
	#__RAMDISK_H


	)

24 
	~<°döt.h
>

26 
ømdisk_öô
();

27 
ømdisk_ªad
(
uöt32_t
 
lba
, 
uöt8_t
 *
c›y_to
);

28 
ømdisk_wrôe
(
uöt32_t
 
lba
, c⁄° 
uöt8_t
 *
c›y_‰om
);

29 
ømdisk_blocks
();

	@logger/trash/Makefile

1 ## 
C›yright
 (
c
Ë2016, 
Dev™
 
Lai


3 ## 
Pîmissi⁄
 
to
 
u£
, 
c›y
, 
modify
, 
™d
/
‹
 
di°ribuã
 
this
 
so·w¨e


4 ## 
™y
 
puΩo£
 
wôh
 
‹
 
wôhout
 
„e
 
is
 
hîeby
 
gø¡ed
, 
¥ovided


5 ## 
th©
 
the
 
above
 
c›yright
 
nŸi˚
 
™d
 
this
 
≥rmissi⁄
Çotice

6 ## 
≠≥¨
 
ö
 
Æl
 
c›õs
.

8 ## 
THE
 
SOFTWARE
 
IS
 
PROVIDED
 "AS IS" 
AND
 THE 
AUTHOR
 
DISCLAIMS
 
ALL


9 ## 
WARRANTIES
 
WITH
 
REGARD
 
TO
 
THIS
 
SOFTWARE
 
INCLUDING
 
ALL
 
IMPLIED


10 ## 
WARRANTIES
 
OF
 
MERCHANTABILITY
 
AND
 
FITNESS
. 
IN
 
NO
 
EVENT
 
SHALL
 
THE


11 ## 
AUTHOR
 
BE
 
LIABLE
 
FOR
 
ANY
 
SPECIAL
, 
DIRECT
, 
INDIRECT
, 
OR


12 ## 
CONSEQUENTIAL
 
DAMAGES
 
OR
 
ANY
 DAMAGES 
WHATSOEVER
 
RESULTING
 
FROM


13 ## 
LOSS
 
OF
 
USE
, 
DATA
 
OR
 
PROFITS
, 
WHETHER
 
IN
 
AN
 
ACTION
 OF 
CONTRACT
,

14 ## 
NEGLIGENCE
 
OR
 
OTHER
 
TORTIOUS
 
ACTION
, 
ARISING
 
OUT
 
OF
 OR 
IN


15 ## 
CONNECTION
 
WITH
 
THE
 
USE
 
OR
 
PERFORMANCE
 
OF
 
THIS
 
SOFTWARE
.

17 
	gBINARY
 = 
loggî


18 
OPENCM3_DIR
 = ../
lib›ícm3


19 
TARGET
 = 
STM32F103


21 
SEMIHOSTING
 = 1

24 
TARGET_COMMON_DIR
 := .

25 
TARGET_SPEC_DIR
 := .

26 
LDSCRIPT
 :../
°m32f103c8t6
.
ld


27 
ARCH
 = 
STM32F1


29 
SRCS
 :
	$$
(
wûdˇrd
 *.
c
)

30 
SRCS
 +
	`$
(
wûdˇrd
 $(
TARGET_COMMON_DIR
)

	@logger/trash/backup.c

19 
	~<lib›ícm3/°m32/rcc.h
>

20 
	~<lib›ícm3/°m32/πc.h
>

21 
	~<lib›ícm3/°m32/pwr.h
>

23 
	~"backup.h
"

25 
	#RTC_BKP_DR
(
ªg
Ë
	`MMIO16
(
BACKUP_REGS_BASE
 + 4 + (4 * (ªg)))

	)

27 
	$backup_wrôe
(
BackupRegi°î
 
ªg
, 
uöt32_t
 
vÆue
) {

28 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_PWR
);

29 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_BKP
);

31 
	`pwr_dißbÀ_backup_domaö_wrôe_¥Ÿe˘
();

32 
	`RTC_BKP_DR
(()
ªg
*2Ë
vÆue
 & 0xFFFFUL;

33 
	`RTC_BKP_DR
(()
ªg
*2+1Ë(
vÆue
 & 0xFFFF0000UL) >> 16;

34 
	`pwr_íabÀ_backup_domaö_wrôe_¥Ÿe˘
();

36 
	}
}

38 
uöt32_t
 
	$backup_ªad
(
BackupRegi°î
 
ªg
) {

40 
uöt32_t
 
vÆue
 = ((uöt32_t)
	`RTC_BKP_DR
(()
ªg
*2+1) << 16)

41 | ((
uöt32_t
)
	`RTC_BKP_DR
(()
ªg
*2) << 0);

42  
vÆue
;

43 
	}
}

	@logger/trash/backup.h

19 #i‚de‡
BACKUP_H_INCLUDED


20 
	#BACKUP_H_INCLUDED


	)

22 
	eBackupRegi°î
 {

23 
	mBKP0
 = 0,

24 
	mBKP1
,

25 
	mBKP2
,

26 
	mBKP3
,

27 
	mBKP4
,

30 
backup_wrôe
(
BackupRegi°î
 
ªg
, 
uöt32_t
 
vÆue
);

31 
uöt32_t
 
backup_ªad
(
BackupRegi°î
 
ªg
);

	@logger/trash/cdc.c

2 
	~<lib›ícm3/usb/usbd.h
>

3 
	~<lib›ícm3/usb/cdc.h
>

4 
	~<loggî.h
>

5 
	~"usb_c⁄f.h
"

6 
	~"cdc.h
"

8 
	#CONTROL_CALLBACK_TYPE
 (
USB_REQ_TYPE_CLASS
 | 
USB_REQ_TYPE_INTERFACE
)

	)

9 
	#CONTROL_CALLBACK_MASK
 (
USB_REQ_TYPE_TYPE
 | 
USB_REQ_TYPE_RECIPIENT
)

	)

10 
	#USB_CDC_REQ_GET_LINE_CODING
 0x21

	)

13 c⁄° 
usb_cdc_löe_codög
 
	glöe_codög
 = {

14 .
dwDTER©e
 = 115200,

15 .
	gbCh¨F‹m©
 = 
USB_CDC_1_STOP_BITS
,

16 .
	gbP¨ôyTy≥
 = 
USB_CDC_NO_PARITY
,

17 .
	gbD©aBôs
 = 0x08

20 
usbd_ªque°_ªtu∫_codes
 
cdˇcm_c⁄åﬁ_ªque°
(

21 
usbd_devi˚
 *
usbd_dev
 
__©åibuã__
((
unu£d
)),

22 
usb_£tup_d©a
 *
ªq
,

23 
uöt8_t
 **
buf
 
__©åibuã__
((
unu£d
)),

24 
uöt16_t
 *
Àn
,

25 (**
com∂ëe
)(

26 
usbd_devi˚
 *
usbd_dev
,

27 
usb_£tup_d©a
 *
ªq


28 Ë
	`__©åibuã__
((
unu£d
))

32 
ªq
->
bReque°
) {

33 
USB_CDC_REQ_SET_CONTROL_LINE_STATE
: {

38 #ifde‡
NOTUSED


39 
loˇl_buf
[10];

40 
usb_cdc_nŸifiˇti⁄
 *
nŸif
 = (*)
loˇl_buf
;

43 
nŸif
->
bmReque°Ty≥
 = 0xA1;

44 
nŸif
->
bNŸifiˇti⁄
 = 
USB_CDC_NOTIFY_SERIAL_STATE
;

45 
nŸif
->
wVÆue
 = 0;

46 
nŸif
->
wIndex
 = 0;

47 
nŸif
->
wLígth
 = 2;

48 
loˇl_buf
[8] = 
ªq
->
wVÆue
 & 3;

49 
loˇl_buf
[9] = 0;

52  
USBD_REQ_HANDLED
;

54 
USB_CDC_REQ_GET_LINE_CODING
: {

57 i‡–*
Àn
 < (
usb_cdc_löe_codög
) ) {

58 
	`debug_¥öt
("*** cdˇcm_c⁄åﬁÇŸsuµÜöe_codög "); 
	`debug_¥öt_unsig√d
((
usb_cdc_löe_codög
));

59 
	`debug_¥öt
(",Üí "); 
	`debug_¥öt_unsig√d
(*
Àn
);

60 
	`debug_¥öén
(""); 
	`debug_Êush
();

61  
USBD_REQ_NOTSUPP
;

63 *
buf
 = (
uöt8_t
 *Ë&
löe_codög
;

64 *
Àn
 = (
usb_cdc_löe_codög
);

65  
USBD_REQ_HANDLED
;

67 
USB_CDC_REQ_SET_LINE_CODING
: {

68 i‡–*
Àn
 < (
usb_cdc_löe_codög
) ) {

69 
	`debug_¥öt
("*** cdˇcm_c⁄åﬁÇŸsuµÜöe_codög "); 
	`debug_¥öt_unsig√d
((
usb_cdc_löe_codög
));

70 
	`debug_¥öt
(",Üí "); 
	`debug_¥öt_unsig√d
(*
Àn
);

71 
	`debug_¥öén
(""); 
	`debug_Êush
();

72  
USBD_REQ_NOTSUPP
;

74  
USBD_REQ_HANDLED
;

78  
USBD_REQ_NEXT_CALLBACK
;

79 
	}
}

84 
	gcdcbuf
[
MAX_USB_PACKET_SIZE
 + 1];

90 
cdˇcm_d©a_rx_cb
(

91 
usbd_devi˚
 *
usbd_dev
,

92 
uöt8_t
 
ï
 
__©åibuã__
((
unu£d
))

94 
uöt16_t
 
	gÀn
 = 
usbd_ï_ªad_∑ckë
(
usbd_dev
, 
DATA_OUT
, 
cdcbuf
, 
MAX_USB_PACKET_SIZE
);

95 i‡(
	gÀn
 == 0) { ; }

96 
uöt16_t
 
	gpos
 = (
Àn
 < 
MAX_USB_PACKET_SIZE
) ?Üen : MAX_USB_PACKET_SIZE;

97 
	gcdcbuf
[
pos
] = 0;

99 
usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
DATA_IN
, 
cdcbuf
, 
pos
);

101 
debug_¥öt
("["); 
debug_¥öén
(
cdcbuf
); debug_print("]");

105 
cdˇcm_comm_cb
(

106 
usbd_devi˚
 *
usbd_dev
,

107 
uöt8_t
 
ï
 
__©åibuã__
((
unu£d
))

109 
debug_¥öén
("comm"); 
debug_Êush
();

116 
cdˇcm_£t_c⁄fig
(

117 
usbd_devi˚
 *
usbd_dev
,

118 
uöt16_t
 
wVÆue
 
__©åibuã__
((
unu£d
))

122 
usbd_ï_£tup
(
usbd_dev
, 
DATA_OUT
, 
USB_ENDPOINT_ATTR_BULK
, 
MAX_USB_PACKET_SIZE
, 
cdˇcm_d©a_rx_cb
);

123 
usbd_ï_£tup
(
usbd_dev
, 
DATA_IN
, 
USB_ENDPOINT_ATTR_BULK
, 
MAX_USB_PACKET_SIZE
, 
NULL
);

124 
usbd_ï_£tup
(
usbd_dev
, 
COMM_IN
, 
USB_ENDPOINT_ATTR_INTERRUPT
, 
COMM_PACKET_SIZE
, 
cdˇcm_comm_cb
);

125 
	g°©us
 = 
aggªg©e_ªgi°î_ˇŒback
(

126 
usbd_dev
,

127 
CONTROL_CALLBACK_TYPE
,

128 
CONTROL_CALLBACK_MASK
,

129 
cdˇcm_c⁄åﬁ_ªque°
);

130 i‡(
	g°©us
 < 0Ë{ 
debug_¥öén
("*** cdˇcm_£t_c⁄fig faûed"); 
debug_Êush
(); }

133 
	$cdc_£tup
(
usbd_devi˚
* 
usbd_dev
) {

135 
°©us
 = 
	`aggªg©e_ªgi°î_c⁄fig_ˇŒback
(
usbd_dev
, 
cdˇcm_£t_c⁄fig
);

136 i‡(
°©us
 < 0Ë{ 
	`debug_¥öén
("*** cdc_£tu∞Áûed"); 
	`debug_Êush
(); }

137 
	}
}

	@logger/trash/cdc.h

1 #i‚de‡
CDC_H_INCLUDED


2 
	#CDC_H_INCLUDED


	)

5 
	#COMM_PACKET_SIZE
 16

	)

7 
cdc_£tup
(
usbd_devi˚
* 
usbd_dev
);

	@logger/trash/config.h

19 #i‚de‡
CONFIG_H_INCLUDED


20 
	#CONFIG_H_INCLUDED


	)

23 
	#APP_BASE_ADDRESS
 0x08004000

	)

25 
	#FLASH_SIZE_OVERRIDE
 0x10000

	)

26 
	#FLASH_PAGE_SIZE
 1024

	)

27 
	#DFU_UPLOAD_AVAILABLE
 1

	)

28 
	#DFU_DOWNLOAD_AVAILABLE
 1

	)

30 #i‚de‡
HAVE_LED


31 
	#HAVE_LED
 0

	)

34 #i‚de‡
HAVE_BUTTON


35 
	#HAVE_BUTTON
 0

	)

38 #i‚de‡
HAVE_USB_PULLUP_CONTROL


39 
	#HAVE_USB_PULLUP_CONTROL
 0

	)

	@logger/trash/dapboot.c

19 
	~<°rög.h
>

20 
	~<lib›ícm3/cm3/ve˘‹.h
>

21 
	~<lib›ícm3/usb/usbd.h
>

22 
	~<lib›ícm3/usb/msc.h
>

23 
	~<lib›ícm3/°m32/gpio.h
>

24 
	~<bluïûl.h
>

25 
	~<loggî.h
>

26 
	~"d≠boŸ.h
"

27 
	~"èrgë.h
"

28 
	~"usb_c⁄f.h
"

29 
	~"dfu.h
"

30 
	~"webusb.h
"

31 
	~"wöusb.h
"

32 
	~"c⁄fig.h
"

33 
	~"uf2.h
"

34 
	~"backup.h
"

36 
ölöe
 
	$__£t_MSP
(
uöt32_t
 
t›OfMaöSèck
) {

37 
	`asm
("m§ m•, %0" : : "r" (
t›OfMaöSèck
));

38 
	}
}

40 
boﬁ
 
	$vÆid©e_≠∂iˇti⁄
() {

41 i‡((*(vﬁ©ûê
uöt32_t
 *)
APP_BASE_ADDRESS
 & 0x2FFE0000) == 0x20000000) {

42  
åue
;

44  
Ál£
;

45 
	}
}

47 
	$jump_to_≠∂iˇti⁄
(Ë
	`__©åibuã__
 ((
n‹ëu∫
));

49 
	$jump_to_≠∂iˇti⁄
() {

50 
ve˘‹_èbÀ_t
* 
≠p_ve˘‹_èbÀ
 = (ve˘‹_èbÀ_t*)
APP_BASE_ADDRESS
;

53 
	`èrgë_ªloˇã_ve˘‹_èbÀ
();

56 
	`èrgë_¥e_maö
();

59 
	`__£t_MSP
((
uöt32_t
)(
≠p_ve˘‹_èbÀ
->
öôül_•_vÆue
));

62 
≠p_ve˘‹_èbÀ
->
	`ª£t
();

65 
	}
}

67 
uöt32_t
 
	gmsTimî
;

68 
msc_°¨ãd
;

70 
	$maö
() {

71 
boﬁ
 
≠pVÆid
 = 
Ál£
;

72 #ifde‡
SKIP_BOOTLOADER


73 
≠pVÆid
 = 
	`vÆid©e_≠∂iˇti⁄
();

74 i‡(
≠pVÆid
 && 
	`èrgë_gë_f‹˚_≠p
()) {

75 
	`jump_to_≠∂iˇti⁄
();

81 
	`dißbÀ_debug
();

82 
	`∂©f‹m_£tup
();

83 
	`debug_¥öén
("----bootloader");

86 
	`èrgë_gpio_£tup
();

89 
	`debug_¥öén
("target_get_force_bootloader");

90 i‡(
	`èrgë_gë_f‹˚_boŸlﬂdî
(Ë|| !
≠pVÆid
) {

92 
£rül
[
USB_SERIAL_NUM_LENGTH
+1];

93 
£rül
[0] = '\0';

94 
	`debug_¥öén
("target_get_serial_number");

95 
	`èrgë_gë_£rül_numbî
(
£rül
, 
USB_SERIAL_NUM_LENGTH
);

97 
	`debug_¥öén
("usb_set_serial_number");

98 
	`usb_£t_£rül_numbî
(
£rül
);

100 
	`debug_¥öén
("usb_setup");

101 
usbd_devi˚
* 
usbd_dev
 = 
	`usb_£tup
();

102 
	`debug_¥öén
("usbdÖﬁlög..."); 
	`debug_Êush
();

103 
uöt32_t
 
cy˛eCou¡
 = 0;

105 
cy˛eCou¡
++;

106 i‡(
cy˛eCou¡
 >= 700) {

107 
msTimî
++;

108 
cy˛eCou¡
 = 0;

110 
v
 = 
msTimî
 % 500;

111 
	`èrgë_£t_Àd
(
v
 < 50);

113 
	`gho°Át_1ms
();

115 i‡(
≠pVÆid
 && !
msc_°¨ãd
 && 
msTimî
 > 1000) {

116 
	`debug_¥öén
("èrgë_m™i„°_≠p"); 
	`debug_Êush
();

117 
	`èrgë_m™i„°_≠p
();

121 
	`usbd_pﬁl
(
usbd_dev
);

124 
	`debug_¥öén
("jump_to_≠∂iˇti⁄"); 
	`debug_Êush
();

125 
	`jump_to_≠∂iˇti⁄
();

128 
	}
}

130 #ifde‡
NOTUSED


131 
	$ã°_backup
() {

136 
uöt32_t
 
vÆ
 = 
	`backup_ªad
(
BKP0
);

137 
	`debug_¥öt
("ªad bkp0 "); 
	`debug_¥öt_unsig√d
((
size_t
Ë
vÆ
); 
	`debug_¥öén
(""); 
	`debug_Êush
();

139 
BackupRegi°î
 
ªg
 = 
BKP1
;

140 
uöt32_t
 
cmd
 = 
	`backup_ªad
(
ªg
);

141 
	`debug_¥öt
("ã°_backu∞ªad "); 
	`debug_¥öt_unsig√d
((
size_t
Ë
cmd
); 
	`debug_¥öén
(""); 
	`debug_Êush
();

142 
cmd
++;

143 
	`backup_wrôe
(
ªg
, 
cmd
);

144 
	`debug_¥öt
("ã°_backu∞wrôê"); 
	`debug_¥öt_unsig√d
((
size_t
Ë
cmd
); 
	`debug_¥öén
(""); 
	`debug_Êush
();

145 
cmd
 = 
	`backup_ªad
(
ªg
);

146 
	`debug_¥öt
("ã°_backu∞ªadágaö "); 
	`debug_¥öt_unsig√d
((
size_t
Ë
cmd
); 
	`debug_¥öén
(""); 
	`debug_Êush
();

147 
	}
}

	@logger/trash/dapboot.h

19 #i‚de‡
DAPBOOT_H_INCLUDED


20 
	#DAPBOOT_H_INCLUDED


	)

22 
boﬁ
 
vÆid©e_≠∂iˇti⁄
();

	@logger/trash/debug.cpp

1 
	~<°rög.h
>

2 
	~"debug.h
"

4 
	#DEBUG_BUFFER_SIZE
 80

	)

6 
	gdebugBuf„r
[
DEBUG_BUFFER_SIZE
 + 1];

7 
boﬁ
 
	glogE«bÀd
 = 
Ál£
;

9 
	$íabÀ_log
(Ë{ 
logE«bÀd
 = 
åue
; 
debugBuf„r
[0] = 0; 
	}
}

10 
	$dißbÀ_log
(Ë{ 
logE«bÀd
 = 
Ál£
; 
debugBuf„r
[0] = 0; 
	}
}

18 
	$__£miho°
(
comm™d
, * 
mesßge
) {

26 i‡(!
logE«bÀd
)  -1;

27 
	`__asm
(

33 [
cmd
] "r" (
comm™d
),

34 [
msg
] "r" (
mesßge
)

39 
	}
}

46 
	#SYS_WRITE
 (0x5)

	)

57 
	#SEMIHOST_HANDLE
 2

	)

59 
	$£miho°_wrôe
(
uöt32_t
 
fh
, c⁄° *
buf„r
, 
Àngth
) {

62 i‡(
Àngth
 == 0) {  0; }

63 
uöt32_t
 
¨gs
[3];

64 
¨gs
[0] = (
uöt32_t
)
fh
;

65 
¨gs
[1] = (
uöt32_t
)
buf„r
;

66 
¨gs
[2] = (
uöt32_t
)
Àngth
;

67  
	`__£miho°
(
SYS_WRITE
, 
¨gs
);

68 
	}
}

70 
	$debug_≠≥nd
(c⁄° *
buf„r
, 
Àngth
) {

72 c⁄° 
debugBuf„rLígth
 = 
	`°æí
(
debugBuf„r
);

74 i‡(
debugBuf„rLígth
 + 
Àngth
 >
DEBUG_BUFFER_SIZE
) {

75 
	`debug_Êush
();

76 
	`£miho°_wrôe
(
SEMIHOST_HANDLE
, (c⁄° *Ë
buf„r
, 
Àngth
);

80 
	`°∫ˇt
(
debugBuf„r
, 
buf„r
, 
Àngth
);

81 
debugBuf„r
[
debugBuf„rLígth
 + 
Àngth
] = 0;

82 
	}
}

84 
	$debug_Êush
() {

86 i‡(
debugBuf„r
[0] == 0) { ; }

87 
	`£miho°_wrôe
(
SEMIHOST_HANDLE
, (c⁄° *Ë
debugBuf„r
, 
	`°æí
(debugBuffer));

88 
debugBuf„r
[0] = 0;

89 
	}
}

91 
	$debug_¥öt
(
size_t
 
l
) {

95 
	#MAX_INT_LENGTH
 10

	)

96 
buf„r
[
MAX_INT_LENGTH
 + 1];

97 
size
 = 
MAX_INT_LENGTH
 + 1;

98 
boﬁ
 
¥efixByZîo
 = 
Ál£
;

99 
Àngth
 = 0;

100 
size_t
 
divis‹
 = 1000000000ul; divisor >= 1; divisor = divisor / 10) {

101 
digô
 = '0' + ()(
l
 / 
divis‹
);

102 i‡(
digô
 > '9') {

103 
	`debug_¥öt
("(Overflow)");

106 i‡(
digô
 > '0' || 
Àngth
 > 0 || 
¥efixByZîo
) {

107 i‡(
Àngth
 < 
size
) {

108 
buf„r
[
Àngth
++] = 
digô
;

111 
l
 =Ü % 
divis‹
;

113 i‡(
Àngth
 =0Ë{ 
buf„r
[length++] = '0'; };

114 i‡(
Àngth
 < 
size
Ë
buf„r
[length] = 0;

115 
buf„r
[
size
 - 1] = 0;

117 
	`debug_≠≥nd
(
buf„r
, 
	`°æí
(buffer));

118 
	}
}

120 
	$debug_¥öt
(
i
) {

121 i‡(
i
 =0Ë{ 
	`debug_≠≥nd
("0", 1); }

122 i‡(
i
 >0Ë{ 
	`debug_¥öt
((
size_t
) i); }

124 
	`debug_≠≥nd
("-", 1);

125 
	`debug_¥öt
((
size_t
Ë-
i
);

127 
	}
}

129 
	$debug_¥öt
(
f
) {

131 i‡(
f
 == 0) {

132 
	`debug_≠≥nd
("0.00", 4);

134 } i‡(
f
 < 0) {

135 
	`debug_≠≥nd
("-", 1);

136 
f
 = -f;

139 
	`debug_¥öt
((
size_t
Ë
f
);

140 
	`debug_≠≥nd
(".", 1);

142 
f
 = f * 10.0;

143 
	`debug_¥öt
(((
size_t
Ë
f
) % 10);

144 
f
 = f * 10.0;

145 
	`debug_¥öt
(((
size_t
Ë
f
) % 10);

146 
	}
}

148 
	$debug_begö
(
uöt16_t
 
bps
) {

150 
	}
}

152 
	$debug_wrôe
(
uöt8_t
 
ch
) {

153 
	`debug_≠≥nd
((c⁄° *Ë&
ch
, 1);

154 
	}
}

156 
	$debug_¥öt
(c⁄° *
s
) {

157 i‡(
s
[0] == 0) ;

158 
	`debug_≠≥nd
(
s
, 
	`°æí
(s));

159 
	}
}

161 
	$debug_¥öén
(c⁄° *
s
) {

162 i‡(
s
[0] !0Ë{ 
	`debug_¥öt
(s); }

163 
	`debug_≠≥nd
("\n", 1);

164 
	}
}

166 
	$debug_¥öt
(
ch
) {

167 
	`debug_≠≥nd
(&
ch
, 1);

168 
	}
}

170 
	$debug_¥öén
(
i
) {

171 
	`debug_¥öt
(
i
);

172 
	`debug_≠≥nd
("\n", 1);

173 
	}
}

175 
	$debug_¥öén
(
size_t
 
l
) {

176 
	`debug_¥öt
(
l
);

177 
	`debug_≠≥nd
("\n", 1);

178 
	}
}

180 
	$debug_¥öén
(
ch
) {

181 
	`debug_¥öt
(
ch
);

182 
	`debug_≠≥nd
("\n", 1);

183 
	}
}

185 
	$debug_¥öén
(
f
) {

186 
	`debug_¥öt
(
f
);

187 
	`debug_≠≥nd
("\n", 1);

188 
	}
}

190 
	$debug_¥öt_öt
(
i
Ë{ 
	`debug_¥öt
(i); 
	}
}

191 
	$debug_¥öt_unsig√d
(
size_t
 
l
Ë{ 
	`debug_¥öt
÷); 
	}
}

192 
	$debug_¥öt_ch¨
(
ch
Ë{ 
	`debug_¥öt
(ch); 
	}
}

193 
	$debug_¥öt_Êﬂt
(
f
Ë{ 
	`debug_¥öt
(f); 
	}
}

195 
	$debug_¥öthex
(
uöt8_t
 
v
) {

197 
	#MAX_BYTE_LENGTH
 2

	)

198 
buf„r
[
MAX_BYTE_LENGTH
 + 1];

199 
size
 = 
MAX_BYTE_LENGTH
 + 1;

200 
boﬁ
 
¥efixByZîo
 = 
åue
;

201 
Àngth
 = 0;

202 
uöt8_t
 
divis‹
 = 16; divisor >= 1; divisor = divisor / 16) {

203 
digô
 = '0' + ()(
v
 / 
divis‹
);

204 i‡(
digô
 > '9') { digit = digit - 10 - '0' + 'a'; }

205 i‡(
digô
 > '0' || 
Àngth
 > 0 || 
¥efixByZîo
) {

206 i‡(
Àngth
 < 
size
) {

207 
buf„r
[
Àngth
++] = 
digô
;

210 
v
 = v % 
divis‹
;

212 i‡(
Àngth
 =0Ë{ 
buf„r
[length++] = '0'; };

213 i‡(
Àngth
 < 
size
Ë
buf„r
[length] = 0;

214 
buf„r
[
size
 - 1] = 0;

216 
	`debug_≠≥nd
(
buf„r
, 
	`°æí
(buffer));

217 
	}
}

	@logger/trash/debug.h

3 #i‚de‡
DEBUG_H_


4 
	#DEBUG_H_


	)

6 
	~<°döt.h
>

7 
	~<°dlib.h
>

9 #ifde‡
__˝lu•lus


13 
íabÀ_log
();

14 
dißbÀ_log
();

15 
debug_begö
(
uöt16_t
 
bps
);

16 
debug_wrôe
(
uöt8_t
 
ch
);

17 
debug_¥öt
(c⁄° *
s
);

18 
debug_¥öén
(c⁄° *
s
);

19 
debug_¥öthex
(
uöt8_t
 
ch
);

20 
debug_¥öt_öt
(
i
);

21 
debug_¥öt_unsig√d
(
size_t
 
l
);

22 
debug_¥öt_ch¨
(
ch
);

23 
debug_¥öt_Êﬂt
(
f
);

24 
debug_Êush
();

28 
debug_¥öt
(
i
);

29 
debug_¥öt
(
size_t
 
l
);

30 
debug_¥öt
(
ch
);

31 
debug_¥öt
(
f
);

34 
debug_¥öén
(
i
);

35 
debug_¥öén
(
size_t
 
l
);

36 
debug_¥öén
(
ch
);

37 
debug_¥öén
(
f
);

39 #ifde‡
__˝lu•lus


	@logger/trash/dfu.c

19 
	~<°dlib.h
>

20 
	~<°rög.h
>

21 
	~<lib›ícm3/usb/usbd.h
>

22 
	~<lib›ícm3/usb/dfu.h
>

23 
	~<loggî.h
>

24 
	~"dfu.h
"

25 
	~"usb_c⁄f.h
"

26 
	~"dfu_defs.h
"

27 
	~"èrgë.h
"

28 
	~"d≠boŸ.h
"

29 
	~"c⁄fig.h
"

31 #ifde‡
INTF_DFU


32 
	#CONTROL_CALLBACK_TYPE
 (
USB_REQ_TYPE_CLASS
 | 
USB_REQ_TYPE_INTERFACE
)

	)

33 
	#CONTROL_CALLBACK_MASK
 (
USB_REQ_TYPE_TYPE
 | 
USB_REQ_TYPE_RECIPIENT
)

	)

35 c⁄° 
usb_dfu_des¸ùt‹
 
	gdfu_fun˘i⁄
 = {

36 .
bLígth
 = (
usb_dfu_des¸ùt‹
),

37 .
	gbDes¸ùt‹Ty≥
 = 
DFU_FUNCTIONAL
,

38 .
	gbmAâribuãs
 = ((
DFU_DOWNLOAD_AVAILABLE
 ? 
USB_DFU_CAN_DOWNLOAD
 : 0) |

39 (
DFU_UPLOAD_AVAILABLE
 ? 
USB_DFU_CAN_UPLOAD
 : 0) |

40 
USB_DFU_WILL_DETACH
 ),

41 .
	gwDëachTimeout
 = 255,

42 .
	gwTøns„rSize
 = 
USB_CONTROL_BUF_SIZE
,

43 .
	gbcdDFUVîsi⁄
 = 0x0110,

46 
dfu_°©e
 
	gcuºít_dfu_°©e
;

47 
dfu_°©us
 
	gcuºít_dfu_°©us
;

48 
size_t
 
	gcuºít_dfu_off£t
;

50 
uöt8_t
 
	gdfu_dow∆ﬂd_buf„r
[
USB_CONTROL_BUF_SIZE
];

51 
size_t
 
	gdfu_dow∆ﬂd_size
;

54 
GíîicCÆlback
 
	gdfu_m™i„°_ªque°_ˇŒback
 = 
NULL
;

55 
SèãCh™geCÆlback
 
	gdfu_°©e_ch™ge_ˇŒback
 = 
NULL
;

56 
SètusCh™geCÆlback
 
	gdfu_°©us_ch™ge_ˇŒback
 = 
NULL
;

58 
ölöe
 
	$dfu_£t_°©e
(
dfu_°©e
 
°©e
) {

59 i‡(
°©e
 !
cuºít_dfu_°©e
) {

60 i‡(
dfu_°©e_ch™ge_ˇŒback
) {

61 
	`dfu_°©e_ch™ge_ˇŒback
(
°©e
);

64 
cuºít_dfu_°©e
 = 
°©e
;

65 
	}
}

67 
ölöe
 
dfu_°©us
 
	$dfu_gë_°©us
() {

68  
cuºít_dfu_°©us
;

69 
	}
}

71 
ölöe
 
	$dfu_£t_°©us
(
dfu_°©us
 
°©us
) {

72 i‡(
°©us
 !
cuºít_dfu_°©us
) {

73 i‡(
dfu_°©us_ch™ge_ˇŒback
) {

74 
	`dfu_°©us_ch™ge_ˇŒback
(
°©us
);

77 i‡(
°©us
 =
DFU_STATUS_OK
) {

78 i‡(
cuºít_dfu_°©e
 =
STATE_DFU_ERROR
) {

79 
	`dfu_£t_°©e
(
STATE_DFU_IDLE
);

82 
	`debug_¥öén
("STATE_DFU_ERROR"); 
	`debug_Êush
();

83 
	`dfu_£t_°©e
(
STATE_DFU_ERROR
);

85 
cuºít_dfu_°©us
 = 
°©us
;

86 
	}
}

88 
	$dfu_⁄_dow∆ﬂd_com∂ëe
(
usbd_devi˚
* 
usbd_dev
, 
usb_£tup_d©a
* 
ªq
) {

89 ()
usbd_dev
;

90 ()
ªq
;

92 
	`dfu_£t_°©e
(
STATE_DFU_MANIFEST_SYNC
);

93 
	}
}

95 
_°ack
;

97 
	$dfu_⁄_dow∆ﬂd_ªque°
(
usbd_devi˚
* 
usbd_dev
, 
usb_£tup_d©a
* 
ªq
) {

98 ()
usbd_dev
;

99 ()
ªq
;

101 c⁄° 
uöt16_t
* 
d©a
 = (uöt16_t*)
dfu_dow∆ﬂd_buf„r
;

102 
uöt16_t
* 
de°
 = (uöt16_t*)(
APP_BASE_ADDRESS
 + 
cuºít_dfu_off£t
);

104 
	`èrgë_Êash_u∆ock
();

105 
boﬁ
 
ok
 = 
	`èrgë_Êash_¥ogøm_¨øy
(
de°
, 
d©a
, 
dfu_dow∆ﬂd_size
/2);

106 
	`èrgë_Êash_lock
();

108 i‡(
ok
) {

109 
cuºít_dfu_off£t
 +
dfu_dow∆ﬂd_size
;

112 
	`dfu_£t_°©e
(
STATE_DFU_DNLOAD_IDLE
);

114 
	`debug_¥öén
("DFU_STATUS_ERR_VERIFY"); 
	`debug_Êush
();

115 
	`dfu_£t_°©us
(
DFU_STATUS_ERR_VERIFY
);

117 
	}
}

119 
	$dfu_⁄_m™i„°_ªque°
(
usbd_devi˚
* 
usbd_dev
, 
usb_£tup_d©a
* 
ªq
) {

120 ()
usbd_dev
;

121 ()
ªq
;

122 i‡(
dfu_m™i„°_ªque°_ˇŒback
) {

123 
	`dfu_m™i„°_ªque°_ˇŒback
();

125 
	`debug_¥öén
("DFU_STATUS_ERR_UNKNOWN"); 
	`debug_Êush
();

126 
	`dfu_£t_°©us
(
DFU_STATUS_ERR_UNKNOWN
);

128 
	}
}

130 
	$dfu_c⁄åﬁ_˛ass_ªque°
(
usbd_devi˚
 *
usbd_dev
,

131 
usb_£tup_d©a
 *
ªq
,

132 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
,

133 
usbd_c⁄åﬁ_com∂ëe_ˇŒback
* 
com∂ëe
) {

134 i‡(
ªq
->
wIndex
 !
INTF_DFU
) {

135  
USBD_REQ_NEXT_CALLBACK
;

137 
	`dump_usb_ªque°
("dfu", 
ªq
);

138 
°©us
 = 
USBD_REQ_HANDLED
;

139 
ªq
->
bReque°
) {

140 
DFU_GETSTATE
: {

141 
dfu_gë°©e_ª•⁄£
* 
ª•
;

142 
ª•
 = (
dfu_gë°©e_ª•⁄£
*)(*
buf
);

143 
ª•
->
bSèã
 = (
uöt8_t
)
cuºít_dfu_°©e
;

144 *
Àn
 = (*
ª•
);

147 
DFU_GETSTATUS
: {

148 
dfu_gë°©us_ª•⁄£
* 
ª•
;

149 
ª•
 = (
dfu_gë°©us_ª•⁄£
*)(*
buf
);

150 
uöt32_t
 
bwPﬁlTimeout
 = 0;

151 
cuºít_dfu_°©e
) {

152 #i‡
DFU_DOWNLOAD_AVAILABLE


153 
STATE_DFU_DNLOAD_SYNC
: {

154 
	`dfu_£t_°©e
(
STATE_DFU_DNBUSY
);

155 
bwPﬁlTimeout
 = 100;

156 *
com∂ëe
 = &
dfu_⁄_dow∆ﬂd_ªque°
;

159 
STATE_DFU_MANIFEST_SYNC
: {

160 i‡(
	`vÆid©e_≠∂iˇti⁄
()) {

161 
	`dfu_£t_°©e
(
STATE_DFU_MANIFEST
);

162 *
com∂ëe
 = &
dfu_⁄_m™i„°_ªque°
;

164 
	`debug_¥öén
("DFU_STATUS_ERR_FIRMWARE"); 
	`debug_Êush
();

165 
	`dfu_£t_°©us
(
DFU_STATUS_ERR_FIRMWARE
);

174 
ª•
->
bSètus
 = 
	`dfu_gë_°©us
();

175 
ª•
->
bwPﬁlTimeout
[0] = (
uöt8_t
)(bwPollTimeout & 0xFF);

176 
ª•
->
bwPﬁlTimeout
[1] = (
uöt8_t
)((bwPollTimeout >> 8) & 0xFF);

177 
ª•
->
bwPﬁlTimeout
[2] = (
uöt8_t
)((bwPollTimeout >> 16) & 0xFF);

178 
ª•
->
bSèã
 = (
uöt8_t
)
cuºít_dfu_°©e
;

179 
ª•
->
iSåög
 = 0;

180 *
Àn
 = (*
ª•
);

183 
DFU_CLRSTATUS
: {

184 
	`dfu_£t_°©us
(
DFU_STATUS_OK
);

187 #i‡
DFU_DOWNLOAD_AVAILABLE


188 
DFU_DNLOAD
: {

189 
cuºít_dfu_°©e
) {

190 
STATE_DFU_IDLE
: {

191 i‡(
ªq
->
wLígth
 > 0) {

192 
cuºít_dfu_off£t
 = 0;

193 
dfu_dow∆ﬂd_size
 = 
ªq
->
wLígth
;

194 
	`mem˝y
(
dfu_dow∆ﬂd_buf„r
, *
buf
, 
dfu_dow∆ﬂd_size
);

195 
	`dfu_£t_°©e
(
STATE_DFU_DNLOAD_SYNC
);

197 
	`debug_¥öén
("DFU_STATUS_ERR_STALLEDPKT"); 
	`debug_Êush
();

198 
	`dfu_£t_°©us
(
DFU_STATUS_ERR_STALLEDPKT
);

199 
	`usbd_ï_°Æl_£t
(
usbd_dev
, 0x00, 1);

203 
STATE_DFU_DNLOAD_IDLE
: {

204 i‡(
ªq
->
wLígth
 > 0) {

205 
dfu_dow∆ﬂd_size
 = 
ªq
->
wLígth
;

206 
	`mem˝y
(
dfu_dow∆ﬂd_buf„r
, *
buf
, 
dfu_dow∆ﬂd_size
);

207 
	`dfu_£t_°©e
(
STATE_DFU_DNLOAD_SYNC
);

209 *
com∂ëe
 = &
dfu_⁄_dow∆ﬂd_com∂ëe
;

220 
DFU_ABORT
: {

221 
cuºít_dfu_°©e
) {

222 
STATE_DFU_IDLE
:

223 
STATE_DFU_DNLOAD_SYNC
:

224 
STATE_DFU_DNLOAD_IDLE
:

225 
STATE_DFU_MANIFEST_SYNC
:

226 
STATE_DFU_UPLOAD_IDLE
: {

227 
	`dfu_£t_°©e
(
STATE_DFU_IDLE
);

236 #i‡
DFU_UPLOAD_AVAILABLE


237 
DFU_UPLOAD
: {

238 
cuºít_dfu_°©e
) {

239 
STATE_DFU_IDLE
: {

240 
cuºít_dfu_off£t
 = 0;

243 
STATE_DFU_UPLOAD_IDLE
: {

244 *
buf
 = (
uöt8_t
*)(
APP_BASE_ADDRESS
 + 
cuºít_dfu_off£t
);

245 
uöt16_t
 
Àn_to_c›y
 = 
ªq
->
wLígth
;

246 
size_t
 
max_fúmw¨e_size
 = 
	`èrgë_gë_max_fúmw¨e_size
();

247 i‡(
cuºít_dfu_off£t
 + 
ªq
->
wLígth
 > 
max_fúmw¨e_size
) {

248 
Àn_to_c›y
 = 
max_fúmw¨e_size
 - 
cuºít_dfu_off£t
;

249 
	`dfu_£t_°©e
(
STATE_DFU_IDLE
);

251 
	`dfu_£t_°©e
(
STATE_DFU_UPLOAD_IDLE
);

253 *
Àn
 = 
Àn_to_c›y
;

254 
cuºít_dfu_off£t
 +
Àn_to_c›y
;

264 
DFU_DETACH
:

267 
	`debug_¥öén
("DFU_STATUS_ERR_STALLEDPKT"); 
	`debug_Êush
();

268 
	`dfu_£t_°©us
(
DFU_STATUS_ERR_STALLEDPKT
);

269 
	`usbd_ï_°Æl_£t
(
usbd_dev
, 0x00, 1);

270 
°©us
 = 
USBD_REQ_NOTSUPP
;

275  
°©us
;

276 
	}
}

278 
	$dfu_£t_c⁄fig
(
usbd_devi˚
* 
usbd_dev
, 
uöt16_t
 
wVÆue
) {

280 ()
wVÆue
;

281 
°©us
 = 
	`aggªg©e_ªgi°î_ˇŒback
(

282 
usbd_dev
,

283 
CONTROL_CALLBACK_TYPE
,

284 
CONTROL_CALLBACK_MASK
,

285 
dfu_c⁄åﬁ_˛ass_ªque°
);

286 i‡(
°©us
 < 0Ë{ 
	`debug_¥öén
("*** dfu_£t_c⁄fig faûed"); 
	`debug_Êush
(); }

287 
	}
}

289 
	$dfu_£tup
(
usbd_devi˚
* 
usbd_dev
,

290 
GíîicCÆlback
 
⁄_m™i„°_ªque°
,

291 
SèãCh™geCÆlback
 
⁄_°©e_ch™ge
,

292 
SètusCh™geCÆlback
 
⁄_°©us_ch™ge
) {

294 
dfu_m™i„°_ªque°_ˇŒback
 = 
⁄_m™i„°_ªque°
;

295 
dfu_°©e_ch™ge_ˇŒback
 = 
⁄_°©e_ch™ge
;

296 
dfu_°©us_ch™ge_ˇŒback
 = 
⁄_°©us_ch™ge
;

299 
°©us
 = 
	`aggªg©e_ªgi°î_ˇŒback
(

300 
usbd_dev
,

301 
CONTROL_CALLBACK_TYPE
,

302 
CONTROL_CALLBACK_MASK
,

303 
dfu_c⁄åﬁ_˛ass_ªque°
);

304 i‡(
°©us
 < 0Ë{ 
	`debug_¥öén
("*** dfu_£tu∞Áûed"); 
	`debug_Êush
(); }

307 
°©us
 = 
	`aggªg©e_ªgi°î_c⁄fig_ˇŒback
(
usbd_dev
, 
dfu_£t_c⁄fig
);

308 i‡(
°©us
 < 0Ë{ 
	`debug_¥öén
("*** dfu_£tu∞Áûed"); 
	`debug_Êush
(); }

310 
cuºít_dfu_°©e
 = 
STATE_DFU_IDLE
;

311 
cuºít_dfu_°©us
 = 
DFU_STATUS_OK
;

312 i‡(
⁄_°©e_ch™ge
) {

313 
	`⁄_°©e_ch™ge
(
cuºít_dfu_°©e
);

315 
	}
}

	@logger/trash/dfu.h

19 #i‚de‡
DFU_H_INCLUDED


20 
	#DFU_H_INCLUDED


	)

22 
	~<lib›ícm3/usb/usbd.h
>

23 
	~<lib›ícm3/usb/dfu.h
>

25 c⁄° 
usb_dfu_des¸ùt‹
 
dfu_fun˘i⁄
;

27 (*
	tGíîicCÆlback
)();

28 (*
	tSèãCh™geCÆlback
)(
	tdfu_°©e
);

29 (*
	tSètusCh™geCÆlback
)(
	tdfu_°©us
);

31 
	`dfu_£tup
(
usbd_devi˚
* 
usbd_dev
,

32 
GíîicCÆlback
 
⁄_dëach_ªque°
,

33 
SèãCh™geCÆlback
 
⁄_°©e_ch™ge
,

34 
SètusCh™geCÆlback
 
⁄_°©us_ch™ge
);

	@logger/trash/dfu_defs.h

19 #i‚de‡
DFU_DEFS_H_INCLUDED


20 
	#DFU_DEFS_H_INCLUDED


	)

22 
	~<lib›ícm3/usb/dfu.h
>

24 
	sdfu_gë°©us_ª•⁄£
 {

25 
uöt8_t
 
	mbSètus
;

26 
uöt8_t
 
	mbwPﬁlTimeout
[3];

27 
uöt8_t
 
	mbSèã
;

28 
uöt8_t
 
	miSåög
;

29 } 
__©åibuã__
((
∑cked
));

31 
	sdfu_gë°©e_ª•⁄£
 {

32 
uöt8_t
 
	mbSèã
;

33 } 
__©åibuã__
((
∑cked
));

	@logger/trash/example_msc/msc.c

21 
	~<°dlib.h
>

23 
	~<lib›ícm3/°m32/rcc.h
>

24 
	~<lib›ícm3/°m32/gpio.h
>

25 
	~<lib›ícm3/usb/usbd.h
>

26 
	~<lib›ícm3/usb/msc.h
>

28 
	~"ømdisk.h
"

30 c⁄° 
usb_devi˚_des¸ùt‹
 
	gdev_des¸
 = {

31 .
bLígth
 = 
USB_DT_DEVICE_SIZE
,

32 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_DEVICE
,

33 .
	gbcdUSB
 = 0x0110,

34 .
	gbDevi˚Cœss
 = 0,

35 .
	gbDevi˚SubCœss
 = 0,

36 .
	gbDevi˚PrŸocﬁ
 = 0,

37 .
	gbMaxPackëSize0
 = 64,

38 .
	gidVíd‹
 = 0x0483,

39 .
	gidProdu˘
 = 0x5741,

40 .
	gbcdDevi˚
 = 0x0200,

41 .
	giM™uÁ˘uªr
 = 1,

42 .
	giProdu˘
 = 2,

43 .
	giSîülNumbî
 = 3,

44 .
	gbNumC⁄figuøti⁄s
 = 1,

47 c⁄° 
usb_ídpoöt_des¸ùt‹
 
	gmsc_ídp
[] = {{

48 .
bLígth
 = 
USB_DT_ENDPOINT_SIZE
,

49 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

50 .
	gbEndpoötAddªss
 = 0x01,

51 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_BULK
,

52 .
	gwMaxPackëSize
 = 64,

53 .
	gbI¡îvÆ
 = 0,

55 .
	gbLígth
 = 
USB_DT_ENDPOINT_SIZE
,

56 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

57 .
	gbEndpoötAddªss
 = 0x82,

58 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_BULK
,

59 .
	gwMaxPackëSize
 = 64,

60 .
	gbI¡îvÆ
 = 0,

63 c⁄° 
usb_öãrÁ˚_des¸ùt‹
 
	gmsc_iÁ˚
[] = {{

64 .
bLígth
 = 
USB_DT_INTERFACE_SIZE
,

65 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_INTERFACE
,

66 .
	gbI¡îÁ˚Numbî
 = 0,

67 .
	gbA…î«ãSëtög
 = 0,

68 .
	gbNumEndpoöts
 = 2,

69 .
	gbI¡îÁ˚Cœss
 = 
USB_CLASS_MSC
,

70 .
	gbI¡îÁ˚SubCœss
 = 
USB_MSC_SUBCLASS_SCSI
,

71 .
	gbI¡îÁ˚PrŸocﬁ
 = 
USB_MSC_PROTOCOL_BBB
,

72 .
	giI¡îÁ˚
 = 0,

73 .
	gídpoöt
 = 
msc_ídp
,

74 .
	gexåa
 = 
NULL
,

75 .
	gexåÆí
 = 0

78 c⁄° 
usb_öãrÁ˚
 
	giÁ˚s
[] = {{

79 .
num_Æt£âög
 = 1,

80 .
	gÆt£âög
 = 
msc_iÁ˚
,

83 c⁄° 
usb_c⁄fig_des¸ùt‹
 
	gc⁄fig_des¸
 = {

84 .
bLígth
 = 
USB_DT_CONFIGURATION_SIZE
,

85 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_CONFIGURATION
,

86 .
	gwTŸÆLígth
 = 0,

87 .
	gbNumI¡îÁ˚s
 = 1,

88 .
	gbC⁄figuøti⁄VÆue
 = 1,

89 .
	giC⁄figuøti⁄
 = 0,

90 .
	gbmAâribuãs
 = 0x80,

91 .
	gbMaxPowî
 = 0x32,

92 .
	göãrÁ˚
 = 
iÁ˚s
,

95 c⁄° *
	gusb_°rögs
[] = {

101 
usbd_devi˚
 *
	gmsc_dev
;

103 
uöt8_t
 
	gusbd_c⁄åﬁ_buf„r
[128];

105 
	$maö
()

107 
	`rcc_˛ock_£tup_∂l
(&
rcc_h£_8mhz_3v3
[
RCC_CLOCK_3V3_168MHZ
]);

109 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_GPIOA
);

110 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_OTGFS
);

112 
	`gpio_mode_£tup
(
GPIOA
, 
GPIO_MODE_AF
, 
GPIO_PUPD_NONE
, 
GPIO11
 | 
GPIO12
);

113 
	`gpio_£t_af
(
GPIOA
, 
GPIO_AF10
, 
GPIO11
 | 
GPIO12
);

115 
msc_dev
 = 
	`usbd_öô
(&
Ÿgfs_usb_drivî
, &
dev_des¸
, &
c⁄fig_des¸
,

116 
usb_°rögs
, 3,

117 
usbd_c⁄åﬁ_buf„r
, (usbd_control_buffer));

119 
	`ømdisk_öô
();

120 
	`usb_msc_öô
(
msc_dev
, 0x82, 64, 0x01, 64, "VendorID", "ProductID",

121 "0.00", 
	`ømdisk_blocks
(), 
ømdisk_ªad
, 
ømdisk_wrôe
);

124 
	`usbd_pﬁl
(
msc_dev
);

126 
	}
}

	@logger/trash/example_msc/ramdisk.c

21 
	~<°rög.h
>

22 
	~"ømdisk.h
"

24 
	#WBVAL
(
x
Ë((xË& 0xFF), (((xË>> 8Ë& 0xFF)

	)

25 
	#QBVAL
(
x
) ((x) & 0xFF), (((x) >> 8) & 0xFF),\

26 (((
x
Ë>> 16Ë& 0xFF), (((xË>> 24Ë& 0xFF)

	)

29 
	#SECTOR_COUNT
 1024

	)

30 
	#SECTOR_SIZE
 512

	)

31 
	#BYTES_PER_SECTOR
 512

	)

32 
	#SECTORS_PER_CLUSTER
 4

	)

33 
	#RESERVED_SECTORS
 1

	)

34 
	#FAT_COPIES
 2

	)

35 
	#ROOT_ENTRIES
 512

	)

36 
	#ROOT_ENTRY_LENGTH
 32

	)

37 
	#FILEDATA_START_CLUSTER
 3

	)

38 
	#DATA_REGION_SECTOR
 (
RESERVED_SECTORS
 + 
FAT_COPIES
 + \

39 (
ROOT_ENTRIES
 * 
ROOT_ENTRY_LENGTH
Ë/ 
BYTES_PER_SECTOR
)

	)

40 
	#FILEDATA_START_SECTOR
 (
DATA_REGION_SECTOR
 + \

41 (
FILEDATA_START_CLUSTER
 - 2Ë* 
SECTORS_PER_CLUSTER
)

	)

44 
	#FILEDATA_SECTOR_COUNT
 128

	)

46 
uöt8_t
 
	gBoŸSe˘‹
[] = {

49 
WBVAL
(
BYTES_PER_SECTOR
),

50 
SECTORS_PER_CLUSTER
,

51 
WBVAL
(
RESERVED_SECTORS
),

52 
FAT_COPIES
,

53 
WBVAL
(
ROOT_ENTRIES
),

54 
WBVAL
(
SECTOR_COUNT
),

69 
uöt8_t
 
	gF©Se˘‹
[] = {

94 
uöt8_t
 
	gDúSe˘‹
[] = {

97 
WBVAL
('r'), WBVAL('a'), WBVAL('m'), WBVAL('d'), WBVAL('i'),

101 
WBVAL
('s'), WBVAL('k'), WBVAL('.'), WBVAL('d'), WBVAL('a'), WBVAL('t'),

103 
WBVAL
(0), WBVAL(0),

116 
WBVAL
(
FILEDATA_START_CLUSTER
),

117 
QBVAL
(
FILEDATA_SECTOR_COUNT
 * 
SECTOR_SIZE
)

120 
uöt8_t
 
	gømd©a
[
FILEDATA_SECTOR_COUNT
 * 
SECTOR_SIZE
];

122 
	$ømdisk_öô
()

124 
uöt32_t
 
i
 = 0;

127 
uöt8_t
 
chk
 = 0;

128 
i
 = 32; i < 43; i++) {

129 
chk
 = (((chk & 1Ë<< 7Ë| ((chk & 0xFEË>> 1)Ë+ 
DúSe˘‹
[
i
];

131 
DúSe˘‹
[13] = 
chk
;

134 c⁄° 
uöt8_t
 
ãxt
[] = "USB Mass Storage ClassÉxample. ";

135 
i
 = 0;

136 
i
 < (
ømd©a
)) {

137 
ømd©a
[
i
] = 
ãxt
[i % ((text) -1)];

138 
i
++;

141 
	}
}

143 
	$ømdisk_ªad
(
uöt32_t
 
lba
, 
uöt8_t
 *
c›y_to
)

145 
	`mem£t
(
c›y_to
, 0, 
SECTOR_SIZE
);

146 
lba
) {

148 
	`mem˝y
(
c›y_to
, 
BoŸSe˘‹
, (BootSector));

149 
c›y_to
[
SECTOR_SIZE
 - 2] = 0x55;

150 
c›y_to
[
SECTOR_SIZE
 - 1] = 0xAA;

154 
	`mem˝y
(
c›y_to
, 
F©Se˘‹
, (FatSector));

157 
	`mem˝y
(
c›y_to
, 
DúSe˘‹
, (DirSector));

161 i‡(
lba
 >
FILEDATA_START_SECTOR
 &&Üb®< FILEDATA_START_SECTOR + 
FILEDATA_SECTOR_COUNT
) {

162 
	`mem˝y
(
c›y_to
, 
ømd©a
 + (
lba
 - 
FILEDATA_START_SECTOR
Ë* 
SECTOR_SIZE
, SECTOR_SIZE);

167 
	}
}

169 
	$ømdisk_wrôe
(
uöt32_t
 
lba
, c⁄° 
uöt8_t
 *
c›y_‰om
)

171 ()
lba
;

172 ()
c›y_‰om
;

175 
	}
}

177 
	$ømdisk_blocks
()

179  
SECTOR_COUNT
;

180 
	}
}

	@logger/trash/example_msc/ramdisk.h

21 #i‚de‡
__RAMDISK_H


22 
	#__RAMDISK_H


	)

24 
	~<°döt.h
>

26 
ømdisk_öô
();

27 
ømdisk_ªad
(
uöt32_t
 
lba
, 
uöt8_t
 *
c›y_to
);

28 
ømdisk_wrôe
(
uöt32_t
 
lba
, c⁄° 
uöt8_t
 *
c›y_‰om
);

29 
ømdisk_blocks
();

	@logger/trash/ghostfat.c

1 
	~<°rög.h
>

2 
	~<loggî.h
>

3 
	~"uf2.h
"

4 
	~"èrgë.h
"

5 
	~"dmesg.h
"

8 
uöt8_t
 
	mJumpIn°ru˘i⁄
[3];

9 
uöt8_t
 
	mOEMInfo
[8];

10 
uöt16_t
 
	mSe˘‹Size
;

11 
uöt8_t
 
	mSe˘‹sPîClu°î
;

12 
uöt16_t
 
	mRe£rvedSe˘‹s
;

13 
uöt8_t
 
	mFATC›õs
;

14 
uöt16_t
 
	mRoŸDúe˘‹yE¡rõs
;

15 
uöt16_t
 
	mTŸÆSe˘‹s16
;

16 
uöt8_t
 
	mMedüDes¸ùt‹
;

17 
uöt16_t
 
	mSe˘‹sPîFAT
;

18 
uöt16_t
 
	mSe˘‹sPîTøck
;

19 
uöt16_t
 
	mHóds
;

20 
uöt32_t
 
	mHiddíSe˘‹s
;

21 
uöt32_t
 
	mTŸÆSe˘‹s32
;

22 
uöt8_t
 
	mPhysiˇlDriveNum
;

23 
uöt8_t
 
	mRe£rved
;

24 
uöt8_t
 
	mExãndedBoŸSig
;

25 
uöt32_t
 
	mVﬁumeSîülNumbî
;

26 
uöt8_t
 
	mVﬁumeLabñ
[11];

27 
uöt8_t
 
	mFûesy°emIdítifõr
[8];

28 } 
	t__©åibuã__
((
	t∑cked
)Ë
	tFAT_BoŸBlock
;

31 
	m«me
[8];

32 
	mext
[3];

33 
uöt8_t
 
	m©ås
;

34 
uöt8_t
 
	mª£rved
;

35 
uöt8_t
 
	m¸óãTimeFöe
;

36 
uöt16_t
 
	m¸óãTime
;

37 
uöt16_t
 
	m¸óãD©e
;

38 
uöt16_t
 
	mœ°Ac˚ssD©e
;

39 
uöt16_t
 
	mhighSèπClu°î
;

40 
uöt16_t
 
	mupd©eTime
;

41 
uöt16_t
 
	mupd©eD©e
;

42 
uöt16_t
 
	m°¨tClu°î
;

43 
uöt32_t
 
	msize
;

44 } 
	t__©åibuã__
((
	t∑cked
)Ë
	tDúE¡ry
;

46 
size_t
 
	$ÊashSize
() {

47  
FLASH_SIZE_OVERRIDE
;

48 
	}
}

51 
	#DBG
 
DMESG


	)

53 
	sTextFûe
 {

54 c⁄° 
	m«me
[11];

55 c⁄° *
	mc⁄ã¡
;

58 
	#NUM_FAT_BLOCKS
 
UF2_NUM_BLOCKS


	)

60 
	#STR0
(
x
Ë#x

	)

61 
	#STR
(
x
Ë
	`STR0
(x)

	)

62 c⁄° 
	göfoUf2Fûe
[] =

63 "UF2 BoŸlﬂdî " 
UF2_VERSION
 "\r\n"

64 "Modñ: " 
PRODUCT_NAME
 "\r\n"

65 "Bﬂrd-ID: " 
BOARD_ID
 "\r\n";

67 c⁄° 
	gödexFûe
[] =

72 "loˇti⁄.ª∂a˚(\"" 
INDEX_URL
 "\");\n"

77 c⁄° 
TextFûe
 
	göfo
[] = {

78 {.
«me
 = "INFO_UF2TXT", .
	gc⁄ã¡
 = 
öfoUf2Fûe
},

79 {.
	g«me
 = "INDEX HTM", .
	gc⁄ã¡
 = 
ödexFûe
},

80 {.
	g«me
 = "CURRENT UF2"},

82 
	#NUM_INFO
 ()((
öfo
Ë/ (öfo[0]))

	)

84 
	#UF2_SIZE
 (
	`ÊashSize
(Ë* 2)

	)

85 
	#UF2_SECTORS
 (
UF2_SIZE
 / 512)

	)

86 
	#UF2_FIRST_SECTOR
 (
NUM_INFO
 + 1)

	)

87 
	#UF2_LAST_SECTOR
 (
uöt32_t
)(
UF2_FIRST_SECTOR
 + 
UF2_SECTORS
 - 1)

	)

89 
	#RESERVED_SECTORS
 1

	)

90 
	#ROOT_DIR_SECTORS
 4

	)

91 
	#SECTORS_PER_FAT
 ((
NUM_FAT_BLOCKS
 * 2 + 511Ë/ 512)

	)

93 
	#START_FAT0
 
RESERVED_SECTORS


	)

94 
	#START_FAT1
 (
START_FAT0
 + 
SECTORS_PER_FAT
)

	)

95 
	#START_ROOTDIR
 (
START_FAT1
 + 
SECTORS_PER_FAT
)

	)

96 
	#START_CLUSTERS
 (
START_ROOTDIR
 + 
ROOT_DIR_SECTORS
)

	)

98 c⁄° 
FAT_BoŸBlock
 
	gBoŸBlock
 = {

99 .
JumpIn°ru˘i⁄
 = {0xeb, 0x3c, 0x90},

100 .
	gOEMInfo
 = "UF2 UF2 ",

101 .
	gSe˘‹Size
 = 512,

102 .
	gSe˘‹sPîClu°î
 = 1,

103 .
	gRe£rvedSe˘‹s
 = 
RESERVED_SECTORS
,

104 .
	gFATC›õs
 = 2,

105 .
	gRoŸDúe˘‹yE¡rõs
 = (
ROOT_DIR_SECTORS
 * 512 / 32),

106 .
	gTŸÆSe˘‹s16
 = 
NUM_FAT_BLOCKS
 - 2,

107 .
	gMedüDes¸ùt‹
 = 0xF8,

108 .
	gSe˘‹sPîFAT
 = 
SECTORS_PER_FAT
,

109 .
	gSe˘‹sPîTøck
 = 1,

110 .
	gHóds
 = 1,

111 .
	gExãndedBoŸSig
 = 0x29,

112 .
	gVﬁumeSîülNumbî
 = 0x00420042,

113 .
	gVﬁumeLabñ
 = 
VOLUME_LABEL
,

114 .
	gFûesy°emIdítifõr
 = "FAT16 ",

117 
	#NO_CACHE
 0xffffffff

	)

119 
uöt32_t
 
	gÊashAddr
 = 
NO_CACHE
;

120 
uöt8_t
 
	gÊashBuf
[
FLASH_PAGE_SIZE
] 
__©åibuã__
((
Æig√d
(4)));

121 
boﬁ
 
	gfú°Flush
 = 
åue
;

122 
boﬁ
 
	ghadWrôe
 = 
Ál£
;

123 
uöt32_t
 
	gms
;

124 
uöt32_t
 
	gª£tTime
;

125 
uöt32_t
 
	gœ°Flush
;

127 
	$ÊushFœsh
() {

128 
œ°Flush
 = 
ms
;

129 i‡(
ÊashAddr
 =
NO_CACHE
)

132 i‡(
fú°Flush
) {

133 
fú°Flush
 = 
Ál£
;

137 
	`debug_¥öt
("ÊushFœsh "); 
	`debug_¥öt_unsig√d
((
size_t
Ë
ÊashAddr
); 
	`debug_¥öén
(""); 
	`debug_Êush
();

138 
	`DBG
("Flusháà%x", 
ÊashAddr
);

139 i‡(
	`memcmp
(
ÊashBuf
, (*)
ÊashAddr
, 
FLASH_PAGE_SIZE
) != 0) {

140 
	`debug_¥öt
("ÊushFœsh wrôê"); 
	`debug_¥öt_unsig√d
((
size_t
Ë
ÊashAddr
); 
	`debug_¥öén
(""); 
	`debug_Êush
();

141 
	`DBG
("WrôêÊusháà%x", 
ÊashAddr
);

143 
	`èrgë_Êash_u∆ock
();

144 
boﬁ
 
ok
 = 
	`èrgë_Êash_¥ogøm_¨øy
((*)
ÊashAddr
, (*)
ÊashBuf
, 
FLASH_PAGE_SIZE
 / 2);

145 
	`èrgë_Êash_lock
();

146 ()
ok
;

149 
ÊashAddr
 = 
NO_CACHE
;

150 
	}
}

152 
	$Êash_wrôe
(
uöt32_t
 
d°
, c⁄° 
uöt8_t
 *
§c
, 
Àn
) {

153 
uöt32_t
 
√wAddr
 = 
d°
 & ~(
FLASH_PAGE_SIZE
 - 1);

155 
hadWrôe
 = 
åue
;

157 i‡(
√wAddr
 !
ÊashAddr
) {

158 
	`ÊushFœsh
();

159 
ÊashAddr
 = 
√wAddr
;

160 
	`mem˝y
(
ÊashBuf
, (*)
√wAddr
, 
FLASH_PAGE_SIZE
);

162 
	`mem˝y
(
ÊashBuf
 + (
d°
 & (
FLASH_PAGE_SIZE
 - 1)), 
§c
, 
Àn
);

163 
	}
}

165 
	$uf2_timî_°¨t
(
dñay
) {

166 
ª£tTime
 = 
ms
 + 
dñay
;

167 
	}
}

170 
	$gho°Át_1ms
() {

171 
ms
++;

173 i‡(
ª£tTime
 && 
ms
 >=ÑesetTime) {

174 
	`debug_¥öén
("gho°Át_1m†èrgë_m™i„°_≠p"); 
	`debug_Êush
();

175 
	`ÊushFœsh
();

176 
	`èrgë_m™i„°_≠p
();

180 i‡(
œ°Flush
 && 
ms
 -ÜastFlush > 100) {

181 
	`ÊushFœsh
();

183 
	}
}

185 
	$∑dded_mem˝y
(*
d°
, c⁄° *
§c
, 
Àn
) {

186 
i
 = 0; i < 
Àn
; ++i) {

187 i‡(*
§c
)

188 *
d°
 = *
§c
++;

190 *
d°
 = ' ';

191 
d°
++;

193 
	}
}

195 
	$ªad_block
(
uöt32_t
 
block_no
, 
uöt8_t
 *
d©a
) {

196 
	`mem£t
(
d©a
, 0, 512);

197 
uöt32_t
 
£˘i⁄Idx
 = 
block_no
;

199 i‡(
block_no
 == 0) {

200 
	`mem˝y
(
d©a
, &
BoŸBlock
, (BootBlock));

201 
d©a
[510] = 0x55;

202 
d©a
[511] = 0xaa;

204 } i‡(
block_no
 < 
START_ROOTDIR
) {

205 
£˘i⁄Idx
 -
START_FAT0
;

207 i‡(
£˘i⁄Idx
 >
SECTORS_PER_FAT
)

208 
£˘i⁄Idx
 -
SECTORS_PER_FAT
;

209 i‡(
£˘i⁄Idx
 == 0) {

210 
d©a
[0] = 0xf0;

211 
i
 = 1; i < 
NUM_INFO
 * 2 + 4; ++i) {

212 
d©a
[
i
] = 0xff;

215 
i
 = 0; i < 256; ++i) {

216 
uöt32_t
 
v
 = 
£˘i⁄Idx
 * 256 + 
i
;

217 i‡(
UF2_FIRST_SECTOR
 <
v
 && v <
UF2_LAST_SECTOR
)

218 ((
uöt16_t
 *)(*)
d©a
)[
i
] = 
v
 =
UF2_LAST_SECTOR
 ? 0xffff : v + 1;

220 } i‡(
block_no
 < 
START_CLUSTERS
) {

221 
£˘i⁄Idx
 -
START_ROOTDIR
;

222 i‡(
£˘i⁄Idx
 == 0) {

223 
DúE¡ry
 *
d
 = (*)
d©a
;

224 
	`∑dded_mem˝y
(
d
->
«me
, (c⁄° *)
BoŸBlock
.
VﬁumeLabñ
, 11);

225 
d
->
©ås
 = 0x28;

226 
i
 = 0; i < 
NUM_INFO
; ++i) {

227 
d
++;

228 c⁄° 
TextFûe
 *
öf
 = &
öfo
[
i
];

229 
d
->
size
 = 
öf
->
c⁄ã¡
 ? 
	`°æí
(öf->c⁄ã¡Ë: 
UF2_SIZE
;

230 
d
->
°¨tClu°î
 = 
i
 + 2;

231 
	`∑dded_mem˝y
(
d
->
«me
, 
öf
->name, 11);

235 
£˘i⁄Idx
 -
START_CLUSTERS
;

236 i‡(
£˘i⁄Idx
 < 
NUM_INFO
 - 1) {

237 
	`mem˝y
(
d©a
, 
öfo
[
£˘i⁄Idx
].
c⁄ã¡
, 
	`°æí
(info[sectionIdx].content));

239 
£˘i⁄Idx
 -
NUM_INFO
 - 1;

240 
uöt32_t
 
addr
 = 
£˘i⁄Idx
 * 256;

241 i‡(
addr
 < 
	`ÊashSize
()) {

242 
UF2_Block
 *
bl
 = (*)
d©a
;

243 
bl
->
magicSèπ0
 = 
UF2_MAGIC_START0
;

244 
bl
->
magicSèπ1
 = 
UF2_MAGIC_START1
;

245 
bl
->
magicEnd
 = 
UF2_MAGIC_END
;

246 
bl
->
blockNo
 = 
£˘i⁄Idx
;

247 
bl
->
numBlocks
 = 
	`ÊashSize
() / 256;

248 
bl
->
èrgëAddr
 = 
addr
 | 0x8000000;

249 
bl
->
∑ylﬂdSize
 = 256;

250 
	`mem˝y
(
bl
->
d©a
, (*)
addr
, bl->
∑ylﬂdSize
);

256 
	}
}

258 
	$wrôe_block_c‹e
(
uöt32_t
 
block_no
, c⁄° 
uöt8_t
 *
d©a
, 
boﬁ
 
quõt
, 
WrôeSèã
 *
°©e
) {

259 c⁄° 
UF2_Block
 *
bl
 = (c⁄° *)
d©a
;

261 ()
block_no
;

265 i‡(!
	`is_uf2_block
(
bl
Ë|| !
	`UF2_IS_MY_FAMILY
(bl)) {

269 i‡((
bl
->
Êags
 & 
UF2_FLAG_NOFLASH
Ë|| bl->
∑ylﬂdSize
 > 256 || (bl->
èrgëAddr
 & 0xff) ||

270 
bl
->
èrgëAddr
 < 
USER_FLASH_START
 || bl->èrgëAdd∏+ bl->
∑ylﬂdSize
 > 
USER_FLASH_END
) {

271 
	`debug_¥öt
("wrôe_block_c‹êskù "); 
	`debug_¥öt_unsig√d
((
size_t
Ë
bl
->
èrgëAddr
); 
	`debug_¥öén
(""); 
	`debug_Êush
();

272 
	`DBG
("Skù blockáà%x", 
bl
->
èrgëAddr
);

277 
	`debug_¥öt
("wrôe_block_c‹ê"); 
	`debug_¥öt_unsig√d
((
size_t
Ë
bl
->
èrgëAddr
); 
	`debug_¥öén
(""); 
	`debug_Êush
();

278 
	`DBG
("Wrôêblockáà%x", 
bl
->
èrgëAddr
);

279 
	`Êash_wrôe
(
bl
->
èrgëAddr
, bl->
d©a
, bl->
∑ylﬂdSize
);

282 
boﬁ
 
isSë
 = 
Ál£
;

284 i‡(
°©e
 && 
bl
->
numBlocks
) {

285 i‡(
°©e
->
numBlocks
 !
bl
->numBlocks) {

286 i‡(
bl
->
numBlocks
 >
MAX_BLOCKS
 || 
°©e
->numBlocks)

287 
°©e
->
numBlocks
 = 0xffffffff;

289 
°©e
->
numBlocks
 = 
bl
->numBlocks;

291 i‡(
bl
->
blockNo
 < 
MAX_BLOCKS
) {

292 
uöt8_t
 
mask
 = 1 << (
bl
->
blockNo
 % 8);

293 
uöt32_t
 
pos
 = 
bl
->
blockNo
 / 8;

294 i‡(!(
°©e
->
wrôãnMask
[
pos
] & 
mask
)) {

296 
°©e
->
wrôãnMask
[
pos
] |
mask
;

297 
°©e
->
numWrôãn
++;

299 i‡(
°©e
->
numWrôãn
 >°©e->
numBlocks
) {

302 i‡(!
quõt
) {

303 
	`uf2_timî_°¨t
(30);

304 
isSë
 = 
åue
;

311 i‡(!
isSë
 && !
quõt
) {

312 
	`uf2_timî_°¨t
(500);

314 
	}
}

317 
WrôeSèã
 
	gwrSèã
;

319 
	$wrôe_block
(
uöt32_t
 
lba
, c⁄° 
uöt8_t
 *
c›y_‰om
)

321 
	`wrôe_block_c‹e
(
lba
, 
c›y_‰om
, 
Ál£
, &
wrSèã
);

323 
	}
}

	@logger/trash/ghostfs.c

	@logger/trash/main.c

10 
	~<°rög.h
>

16 
	~"mcuio.h
"

17 
	~"möùrötf.h
"

18 
	~"wöb⁄d.h
"

20 
	~"öãlhex.h
"

21 
	~<lib›ícm3/°m32/ußπ.h
>

23 
	~<lib›ícm3/cm3/c‹ãx.h
>

24 
	~<lib›ícm3/°m32/rcc.h
>

25 
	~<lib›ícm3/°m32/πc.h
>

26 
	~<lib›ícm3/°m32/exti.h
>

27 
	~<lib›ícm3/°m32/gpio.h
>

28 
	~<lib›ícm3/cm3/nvic.h
>

29 
	~<lib›ícm3/°m32/pwr.h
>

30 
	~<lib›ícm3/°m32/f1/bkp.h
>

32 
	#USE_USB
 0

33 

	)

35 
	#CONFIGURATION_DONE
 0xAAAA

	)

36 
	#CONFIGURATION_RESET
 0x0000

	)

37 
	#DEFAULT_DAY
 15

	)

38 
	#DEFAULT_MONTH
 5

	)

39 
	#DEFAULT_YEAR
 2020

	)

40 
	#DEFAULT_HOURS
 9

	)

41 
	#DEFAULT_MINUTES
 24

	)

42 
	#DEFAULT_SECONDS
 0

	)

44 
	#LOG_MSG
 0x77

	)

45 
	#CRC_MSG
 0x88

	)

68 vﬁ©ûê
	gdays
=0,

69 
	ghours
=0, 
	gmöuãs
=0, 
	g£c⁄ds
=0, 
	gÆ¨m
=0;

75 
	$πc_£tup
() {

88 
	`πc_auto_awake
 (
RCC_LSE
, 32767);

90 
	`°d_¥ötf
("BKPÑeg [0]: %04lx \n", 
BKP_DR1
);

93 if–
BKP_DR1
 =
CONFIGURATION_RESET
) {

96 
BKP_DR1
 = 
CONFIGURATION_DONE
;

97 
	`°d_¥ötf
("Switchen ON firstÅime");

102 
	`πc_öãºu±_dißbÀ
(
RTC_SEC
);

103 
	`πc_öãºu±_dißbÀ
(
RTC_ALR
);

104 
	`πc_öãºu±_dißbÀ
(
RTC_OW
);

106 
	`exti_£t_åiggî
(
EXTI17
,
EXTI_TRIGGER_RISING
);

107 
	`exti_íabÀ_ªque°
(
EXTI17
);

108 
	`nvic_íabÀ_úq
(
NVIC_RTC_ALARM_IRQ
);

109 
	`nvic_íabÀ_úq
(
NVIC_RTC_IRQ
);

111 
	`cm_dißbÀ_öãºu±s
();

112 
	`πc_˛ór_Êag
(
RTC_SEC
);

113 
	`πc_˛ór_Êag
(
RTC_ALR
);

114 
	`πc_˛ór_Êag
(
RTC_OW
);

115 
	`πc_öãºu±_íabÀ
(
RTC_SEC
);

116 
	`πc_öãºu±_íabÀ
(
RTC_ALR
);

117 
	`πc_öãºu±_íabÀ
(
RTC_OW
);

118 
	`cm_íabÀ_öãºu±s
();

119 
	}
}

124 
	$πc_i§
() {

126 i‡–
	`πc_check_Êag
(
RTC_OW
) ) {

128 
	`πc_˛ór_Êag
(
RTC_OW
);

131 i‡–
	`πc_check_Êag
(
RTC_SEC
) ) {

132 
	`πc_˛ór_Êag
(
RTC_SEC
);

135 
	`°d_¥ötf
("Timî VÆ: %04lu \n", 
	`πc_gë_cou¡î_vÆ
());

137 
	}
}

142 
	$πc_Æ¨m_i§
() {

144 
	`exti_ª£t_ªque°
(
EXTI17
);

145 
	`πc_˛ór_Êag
(
RTC_ALR
);

146 
	}
}

152 
	$£t_Æ¨m
(
£cs
) {

153 
Æ¨m
 = (
	`πc_gë_cou¡î_vÆ
(Ë+ 
£cs
) & 0xFFFFFFFF;

155 
	`πc_dißbÀ_Æ¨m
();

156 
	`πc_£t_Æ¨m_time
(
	`πc_gë_cou¡î_vÆ
(Ë+ 
£cs
);

157 
	`πc_íabÀ_Æ¨m
();

158 
	}
}

173 
uöt32_t
 
	$wrôe_msg
 (
uöt8_t
 
msg_id
, 
uöt32_t
 
•i
) {

175 
uöt32_t
 
addr
 = 0;

176 
uöt8_t
 
öput
 = 0;

177 
uöt16_t
 
ãmp
 = 0;

180 
addr
 = 
BKP_DR4
;

183 
msg_id
) {

184 (
CRC_MSG
):

188 
	`πc_gë_cou¡î_vÆ
();

190 
addr
 = 
	`w25_wrôe_d©a
(
•i
,áddr,*
d©a
,
uöt32_t
 
byãs
);

194 
BKP_DR4
 = (
uöt16_t
)(
addr
 & 0xFFFF0000)>>16;

195 
BKP_DR5
 = (
uöt16_t
)(
addr
 & 0x0000FFFF);

198 (
LOG_MSG
):

202 
	`πc_gë_cou¡î_vÆ
();

203 
addr
 = 
	`w25_wrôe_d©a
(
•i
,áddr,*
d©a
,
uöt32_t
 
byãs
);

207 
BKP_DR4
 = (
uöt16_t
)(
addr
 & 0xFFFF0000)>>16;

208 
BKP_DR5
 = (
uöt16_t
)(
addr
 & 0x0000FFFF);

214 
BKP_DR4
 = 
addr
;

217 (
uöt16_t
)((
öfo
>>8)&0xFF),

218 (
uöt8_t
)()

220 
	}
}

221 
	$m⁄ô‹
 ()

223 
ch
, 
devx
;

224 
addr
 = 0u;

225 
uöt8_t
 
d©a
 = 0, 
idbuf
[8];

226 
uöt32_t
 
öfo
;

227 c⁄° *
devi˚
;

228 
boﬁ
 
míuf
 = 
åue
;

230 
	`°d_¥ötf
("\nMonitor Task Started.\n");

233 i‡–
míuf
 ) {

234 
	`°d_¥ötf
(

251 
	`°d_¥ötf
("\nAddªss: %06X\n",
addr
);

253 
míuf
 = 
Ál£
;

255 
	`°d_¥ötf
("\n: ");

256 
ch
 = 
	`°d_gëc
();

258 i‡–
	`ißÕha
(
ch
) )

259 
ch
 = 
	`touµî
(ch);

260 
	`°d_¥ötf
("%c\n",
ch
);

262  
ch
 ) {

266 
míuf
 = 
åue
;

269 
	`w25_powî
(
SPI1
,0);

272 
	`w25_powî
(
SPI1
,1);

275 
öfo
 = 
	`w25_m™uf_devi˚
(
SPI1
);

276 
devx
 = ()(
öfo
 & 0xFF)-0x14;

277 i‡–
devx
 < 3 )

278 
devi˚
 = 
ˇp
[
devx
];

279 
devi˚
 = "unknown";

280 
	`°d_¥ötf
("Manufacturer $%02X Device $%02X (%s)\n",

281 (
uöt16_t
)
öfo
>>8,(uint16_t)info&0xFF,

282 
devi˚
);

285 
öfo
 = 
	`w25_JEDEC_ID
(
SPI1
);

286 
devx
 = ()(
öfo
 & 0xFF)-0x15;

287 i‡–
devx
 < 3 )

288 
devi˚
 = 
ˇp
[
devx
];

289 
devi˚
 = "unknown";

290 
	`°d_¥ötf
("Manufacturer $%02X Type $%02X Capacity $%02X (%s)\n",

291 (
uöt16_t
)(
öfo
>>16),

292 (
uöt16_t
)((
öfo
>>8)&0xFF),

293 (
uöt16_t
)(
öfo
&0xFF),

294 
devi˚
);

297 
	`w25_ªad_uid
(
SPI1
,
idbuf
, idbuf);

298 
	`°d_¥ötf
("Unique ID: $");

299  
ux
=0; ux< 
idbuf
; ++ux )

300 
	`°d_¥ötf
("%02X",
idbuf
[
ux
]);

301 
	`°d_putc
('\n');

304 
	`Êash_°©us
();

307 
	`îa£
(
SPI1
,
addr
);

310 
addr
 = 
	`gë_d©a24
("Address");

311 
	`°d_¥ötf
("\nAddªss: %06X\n",
addr
);

314 
addr
 = 
	`dump_∑ge
(
SPI1
,addr);

315 
	`°d_¥ötf
("Addªss: %06X\n",
addr
);

318 
addr
 = 
	`w25_ªad_d©a
(
SPI1
,addr,(*)&
d©a
,1);

319 
	`°d_¥ötf
("$%06X %02X",
addr
,
d©a
);

320 i‡–
d©a
 >= ' ' && data < 0x7F )

321 
	`°d_¥ötf
(" '%c'\n",
d©a
);

322 
	`°d_putc
('\n');

326 
a
;

327 
uöt16_t
 
d
, 
cou¡
 = 0u;

329 
	`°d_¥ötf
("$%06X ",
addr
);

330  (
d
 = 
	`gë_d©a8
(0)) != 0xFFFF ) {

331 
	`°d_putc
(' ');

332 
d©a
 = 
d
 & 0xFF;

333 
a
 = 
	`w25_wrôe_d©a
(
SPI1
,
addr
,&
d©a
,1);

334 i‡–
a
 == 0xFFFFFFFF )

336 
addr
 = 
a
;

337 ++
cou¡
;

339 
	`°d_¥ötf
("\n$%06X %u byã†wrôãn.\n",
addr
,
cou¡
);

343 
	`w25_wrôe_í
(
SPI1
,
åue
);

344 
	`Êash_°©us
();

347 
	`w25_wrôe_í
(
SPI1
,
Ál£
);

348 
	`Êash_°©us
();

351 
	`lﬂd_ihex
(
SPI1
);

352 
	`vTaskDñay
(
	`pdMS_TO_TICKS
(1500));

355 
	`°d_¥ötf
(" ???\n");

356 
míuf
 = 
åue
;

359 
	}
}

368 
	$maö
() {

370 
	`rcc_˛ock_£tup_ö_h£_8mhz_out_24mhz
();

373 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_GPIOC
);

375 
	`gpio_£t_mode
(
GPIOC
,
GPIO_MODE_OUTPUT_2_MHZ
, 
GPIO_CNF_OUTPUT_PUSHPULL
,
GPIO8
|
GPIO9
);

378 #i‡
USE_USB


379 
	`usb_°¨t
(1,1);

380 
	`°d_£t_devi˚
(
mcu_usb
);

383 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_GPIOA
);

384 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_USART1
);

385 
	`gpio_£t_mode
(
GPIOA
,
GPIO_MODE_OUTPUT_50_MHZ
, 
GPIO_CNF_OUTPUT_ALTFN_PUSHPULL
,
GPIO9
);

386 
	`gpio_£t_mode
(
GPIOA
,
GPIO_MODE_INPUT
,
GPIO_CNF_INPUT_FLOAT
,
GPIO10
);

387 
	`›í_u¨t
(1,38400,"8N1","rw",0,0);

389 
	`°d_£t_devi˚
(
mcu_u¨t1
);

392 
	`πc_£tup
();

400 
	}
}

	@logger/trash/msc.c

23 
	~<°döt.h
>

24 
	~<°dlib.h
>

25 
	~<°rög.h
>

26 
	~<lib›ícm3/cm3/comm⁄.h
>

27 
	~<lib›ícm3/usb/usbd.h
>

28 
	~<lib›ícm3/usb/msc.h
>

29 
	~<loggî.h
>

30 
	~"msc.h
"

31 
	~"usb_c⁄f.h
"

43 
	#CBW_SIGNATURE
 0x43425355

	)

44 
	#CBW_STATUS_SUCCESS
 0

	)

45 
	#CBW_STATUS_FAILED
 1

	)

46 
	#CBW_STATUS_PHASE_ERROR
 2

	)

49 
	#CSW_SIGNATURE
 0x53425355

	)

50 
	#CSW_STATUS_SUCCESS
 0

	)

51 
	#CSW_STATUS_FAILED
 1

	)

52 
	#CSW_STATUS_PHASE_ERROR
 2

	)

55 
	#SCSI_TEST_UNIT_READY
 0x00

	)

56 
	#SCSI_REQUEST_SENSE
 0x03

	)

57 
	#SCSI_FORMAT_UNIT
 0x04

	)

58 
	#SCSI_READ_6
 0x08

	)

59 
	#SCSI_WRITE_6
 0x0A

	)

60 
	#SCSI_INQUIRY
 0x12

	)

61 
	#SCSI_MODE_SENSE_6
 0x1A

	)

62 
	#SCSI_SEND_DIAGNOSTIC
 0x1D

	)

63 
	#SCSI_READ_CAPACITY
 0x25

	)

64 
	#SCSI_READ_10
 0x28

	)

70 
	#SCSI_REPORT_LUNS
 0xA0

	)

71 
	#SCSI_PREVENT_ALLOW_MEDIUM_REMOVAL
 0x1E

	)

72 
	#SCSI_MODE_SELECT_6
 0x15

	)

73 
	#SCSI_MODE_SELECT_10
 0x55

	)

74 
	#SCSI_MODE_SENSE_10
 0x5A

	)

75 
	#SCSI_READ_12
 0xA8

	)

76 
	#SCSI_READ_FORMAT_CAPACITIES
 0x23

	)

77 
	#SCSI_READ_TOC_PMA_ATIP
 0x43

	)

78 
	#SCSI_START_STOP_UNIT
 0x1B

	)

79 
	#SCSI_SYNCHRONIZE_CACHE
 0x35

	)

80 
	#SCSI_VERIFY
 0x2F

	)

81 
	#SCSI_WRITE_10
 0x2A

	)

82 
	#SCSI_WRITE_12
 0xAA

	)

85 
	esbc_£n£_key
 {

86 
	mSBC_SENSE_KEY_NO_SENSE
 = 0x00,

87 
	mSBC_SENSE_KEY_RECOVERED_ERROR
 = 0x01,

88 
	mSBC_SENSE_KEY_NOT_READY
 = 0x02,

89 
	mSBC_SENSE_KEY_MEDIUM_ERROR
 = 0x03,

90 
	mSBC_SENSE_KEY_HARDWARE_ERROR
 = 0x04,

91 
	mSBC_SENSE_KEY_ILLEGAL_REQUEST
 = 0x05,

92 
	mSBC_SENSE_KEY_UNIT_ATTENTION
 = 0x06,

93 
	mSBC_SENSE_KEY_DATA_PROTECT
 = 0x07,

94 
	mSBC_SENSE_KEY_BLANK_CHECK
 = 0x08,

95 
	mSBC_SENSE_KEY_VENDOR_SPECIFIC
 = 0x09,

96 
	mSBC_SENSE_KEY_COPY_ABORTED
 = 0x0A,

97 
	mSBC_SENSE_KEY_ABORTED_COMMAND
 = 0x0B,

98 
	mSBC_SENSE_KEY_VOLUME_OVERFLOW
 = 0x0D,

99 
	mSBC_SENSE_KEY_MISCOMPARE
 = 0x0E

102 
	esbc_asc
 {

103 
	mSBC_ASC_NO_ADDITIONAL_SENSE_INFORMATION
 = 0x00,

104 
	mSBC_ASC_PERIPHERAL_DEVICE_WRITE_FAULT
 = 0x03,

105 
	mSBC_ASC_LOGICAL_UNIT_NOT_READY
 = 0x04,

106 
	mSBC_ASC_UNRECOVERED_READ_ERROR
 = 0x11,

107 
	mSBC_ASC_INVALID_COMMAND_OPERATION_CODE
 = 0x20,

108 
	mSBC_ASC_LBA_OUT_OF_RANGE
 = 0x21,

109 
	mSBC_ASC_INVALID_FIELD_IN_CDB
 = 0x24,

110 
	mSBC_ASC_WRITE_PROTECTED
 = 0x27,

111 
	mSBC_ASC_NOT_READY_TO_READY_CHANGE
 = 0x28,

112 
	mSBC_ASC_FORMAT_ERROR
 = 0x31,

113 
	mSBC_ASC_MEDIUM_NOT_PRESENT
 = 0x3A

116 
	esbc_ascq
 {

117 
	mSBC_ASCQ_NA
 = 0x00,

118 
	mSBC_ASCQ_FORMAT_COMMAND_FAILED
 = 0x01,

119 
	mSBC_ASCQ_INITIALIZING_COMMAND_REQUIRED
 = 0x02,

120 
	mSBC_ASCQ_OPERATION_IN_PROGRESS
 = 0x07

123 
	eå™s_evít
 {

124 
	mEVENT_CBW_VALID
,

125 
	mEVENT_NEED_STATUS


128 
	susb_msc_cbw
 {

129 
uöt32_t
 
	mdCBWSig«tuª
;

130 
uöt32_t
 
	mdCBWTag
;

131 
uöt32_t
 
	mdCBWD©aTøns„rLígth
;

132 
uöt8_t
 
	mbmCBWFœgs
;

133 
uöt8_t
 
	mbCBWLUN
;

134 
uöt8_t
 
	mbCBWCBLígth
;

135 
uöt8_t
 
	mCBWCB
[16];

136 } 
__©åibuã__
((
∑cked
));

138 
	susb_msc_csw
 {

139 
uöt32_t
 
	mdCSWSig«tuª
;

140 
uöt32_t
 
	mdCSWTag
;

141 
uöt32_t
 
	mdCSWD©aResidue
;

142 
uöt8_t
 
	mbCSWSètus
;

143 } 
__©åibuã__
((
∑cked
));

145 
	ssbc_£n£_öfo
 {

146 
uöt8_t
 
	mkey
;

147 
uöt8_t
 
	masc
;

148 
uöt8_t
 
	mascq
;

151 
	susb_msc_å™s
 {

152 
uöt8_t
 
	mcbw_˙t
;

154 
usb_msc_cbw
 
	mcbw
;

155 
uöt8_t
 
	mbuf
[1];

156 } 
	mcbw
;

158 
uöt32_t
 
	mbyãs_to_ªad
;

159 
uöt32_t
 
	mbyãs_to_wrôe
;

160 
uöt32_t
 
	mbyã_cou¡
;

162 
uöt32_t
 
	mlba_°¨t
;

163 
uöt32_t
 
	mblock_cou¡
;

164 
uöt32_t
 
	mcuºít_block
;

166 
uöt8_t
 
	mmsd_buf
[512];

168 
boﬁ
 
	mcsw_vÆid
;

169 
uöt8_t
 
	mcsw_£¡
;

171 
usb_msc_csw
 
	mcsw
;

172 
uöt8_t
 
	mbuf
[1];

173 } 
	mcsw
;

176 
	s_usbd_mass_°‹age
 {

177 
usbd_devi˚
 *
	musbd_dev
;

178 
uöt8_t
 
	mï_ö
;

179 
uöt8_t
 
	mï_ö_size
;

180 
uöt8_t
 
	mï_out
;

181 
uöt8_t
 
	mï_out_size
;

183 c⁄° *
	mvíd‹_id
;

184 c⁄° *
	m¥odu˘_id
;

185 c⁄° *
	m¥odu˘_ªvisi⁄_Àvñ
;

186 
uöt32_t
 
	mblock_cou¡
;

188 (*
	mªad_block
)(
uöt32_t
 
	mlba
, 
uöt8_t
 *
	mc›y_to
);

189 (*
	mwrôe_block
)(
uöt32_t
 
	mlba
, c⁄° 
uöt8_t
 *
	mc›y_‰om
);

191 (*
	mlock
)();

192 (*
	mu∆ock
)();

194 
usb_msc_å™s
 
	må™s
;

195 
sbc_£n£_öfo
 
	m£n£
;

198 
usbd_mass_°‹age
 
	g_mass_°‹age
;

202 c⁄° 
uöt8_t
 
	g_•c3_öquúy_ª•⁄£
[36] = {

220 c⁄° 
uöt8_t
 
	g_•c3_ªque°_£n£
[18] = {

239 
	$£t_sbc_°©us
(
usbd_mass_°‹age
 *
ms
,

240 
sbc_£n£_key
 
key
,

241 
sbc_asc
 
asc
,

242 
sbc_ascq
 
ascq
)

244 
ms
->
£n£
.
key
 = (
uöt8_t
) key;

245 
ms
->
£n£
.
asc
 = (
uöt8_t
)ásc;

246 
ms
->
£n£
.
ascq
 = (
uöt8_t
)áscq;

247 
	}
}

249 
	$£t_sbc_°©us_good
(
usbd_mass_°‹age
 *
ms
)

251 
	`£t_sbc_°©us
(
ms
,

252 
SBC_SENSE_KEY_NO_SENSE
,

253 
SBC_ASC_NO_ADDITIONAL_SENSE_INFORMATION
,

254 
SBC_ASCQ_NA
);

255 
	}
}

257 
uöt8_t
 *
	$gë_cbw_buf
(
usb_msc_å™s
 *
å™s
)

259  &
å™s
->
cbw
.cbw.
CBWCB
[0];

260 
	}
}

262 
	$scsi_ªad_6
(
usbd_mass_°‹age
 *
ms
,

263 
usb_msc_å™s
 *
å™s
,

264 
å™s_evít
 
evít
)

266 i‡(
EVENT_CBW_VALID
 =
evít
) {

267 
uöt8_t
 *
buf
;

269 
buf
 = 
	`gë_cbw_buf
(
å™s
);

271 
å™s
->
lba_°¨t
 = (
buf
[2] << 8) | buf[3];

272 
å™s
->
block_cou¡
 = 
buf
[4];

273 
å™s
->
cuºít_block
 = 0;

278 
å™s
->
byãs_to_wrôe
 =Åøns->
block_cou¡
 << 9;

280 
	`£t_sbc_°©us_good
(
ms
);

282 
	}
}

284 
	$scsi_wrôe_6
(
usbd_mass_°‹age
 *
ms
,

285 
usb_msc_å™s
 *
å™s
,

286 
å™s_evít
 
evít
)

288 (Ë
ms
;

290 i‡(
EVENT_CBW_VALID
 =
evít
) {

291 
uöt8_t
 *
buf
;

293 
buf
 = 
	`gë_cbw_buf
(
å™s
);

295 
å™s
->
lba_°¨t
 = ((0x1‡& 
buf
[1]) << 16) | (buf[2] << 8) | buf[3];

296 
å™s
->
block_cou¡
 = 
buf
[4];

297 
å™s
->
cuºít_block
 = 0;

299 
å™s
->
byãs_to_ªad
 =Åøns->
block_cou¡
 << 9;

301 
	}
}

303 
	$scsi_wrôe_10
(
usbd_mass_°‹age
 *
ms
,

304 
usb_msc_å™s
 *
å™s
,

305 
å™s_evít
 
evít
)

307 (Ë
ms
;

309 i‡(
EVENT_CBW_VALID
 =
evít
) {

310 
uöt8_t
 *
buf
;

312 
buf
 = 
	`gë_cbw_buf
(
å™s
);

314 
å™s
->
lba_°¨t
 = (
buf
[2] << 24) | (buf[3] << 16) |

315 (
buf
[4] << 8) | buf[5];

316 
å™s
->
block_cou¡
 = (
buf
[7] << 8) | buf[8];

317 
å™s
->
cuºít_block
 = 0;

319 
å™s
->
byãs_to_ªad
 =Åøns->
block_cou¡
 << 9;

321 
	}
}

323 
	$scsi_ªad_10
(
usbd_mass_°‹age
 *
ms
,

324 
usb_msc_å™s
 *
å™s
,

325 
å™s_evít
 
evít
)

327 i‡(
EVENT_CBW_VALID
 =
evít
) {

328 
uöt8_t
 *
buf
;

330 
buf
 = 
	`gë_cbw_buf
(
å™s
);

332 
å™s
->
lba_°¨t
 = (
buf
[2] << 24) | (buf[3] << 16) | (buf[4] << 8) | buf[5];

333 
å™s
->
block_cou¡
 = (
buf
[7] << 8) | buf[8];

338 
å™s
->
byãs_to_wrôe
 =Åøns->
block_cou¡
 << 9;

340 
	`£t_sbc_°©us_good
(
ms
);

342 
	}
}

344 
	$scsi_ªad_ˇ∑côy
(
usbd_mass_°‹age
 *
ms
,

345 
usb_msc_å™s
 *
å™s
,

346 
å™s_evít
 
evít
)

348 i‡(
EVENT_CBW_VALID
 =
evít
) {

349 
å™s
->
msd_buf
[0] = 
ms
->
block_cou¡
 >> 24;

350 
å™s
->
msd_buf
[1] = 0xf‡& (
ms
->
block_cou¡
 >> 16);

351 
å™s
->
msd_buf
[2] = 0xf‡& (
ms
->
block_cou¡
 >> 8);

352 
å™s
->
msd_buf
[3] = 0xf‡& 
ms
->
block_cou¡
;

355 
å™s
->
msd_buf
[4] = 0;

356 
å™s
->
msd_buf
[5] = 0;

357 
å™s
->
msd_buf
[6] = 2;

358 
å™s
->
msd_buf
[7] = 0;

359 
å™s
->
byãs_to_wrôe
 = 8;

360 
	`£t_sbc_°©us_good
(
ms
);

362 
	}
}

364 
	$scsi_f‹m©_unô
(
usbd_mass_°‹age
 *
ms
,

365 
usb_msc_å™s
 *
å™s
,

366 
å™s_evít
 
evít
)

368 i‡(
EVENT_CBW_VALID
 =
evít
) {

369 
uöt32_t
 
i
;

371 
	`mem£t
(
å™s
->
msd_buf
, 0, 512);

373 
i
 = 0; i < 
ms
->
block_cou¡
; i++) {

374 (*
ms
->
wrôe_block
)(
i
, 
å™s
->
msd_buf
);

377 
	`£t_sbc_°©us_good
(
ms
);

379 
	}
}

381 
	$scsi_ªque°_£n£
(
usbd_mass_°‹age
 *
ms
,

382 
usb_msc_å™s
 *
å™s
,

383 
å™s_evít
 
evít
)

385 i‡(
EVENT_CBW_VALID
 =
evít
) {

386 
uöt8_t
 *
buf
;

388 
buf
 = &
å™s
->
cbw
.cbw.
CBWCB
[0];

390 
å™s
->
byãs_to_wrôe
 = 
buf
[4];

391 
	`mem˝y
(
å™s
->
msd_buf
, 
_•c3_ªque°_£n£
, (_spc3_request_sense));

393 
å™s
->
msd_buf
[2] = 
ms
->
£n£
.
key
;

394 
å™s
->
msd_buf
[12] = 
ms
->
£n£
.
asc
;

395 
å™s
->
msd_buf
[13] = 
ms
->
£n£
.
ascq
;

397 
	}
}

399 
	$scsi_mode_£n£_6
(
usbd_mass_°‹age
 *
ms
,

400 
usb_msc_å™s
 *
å™s
,

401 
å™s_evít
 
evít
)

403 (Ë
ms
;

405 i‡(
EVENT_CBW_VALID
 =
evít
) {

407 
uöt8_t
 *
buf
;

408 
uöt8_t
 
∑ge_code
;

409 
uöt8_t
 
Æloˇti⁄_Àngth
;

411 
buf
 = &
å™s
->
cbw
.cbw.
CBWCB
[0];

412 
∑ge_code
 = 
buf
[2];

413 
Æloˇti⁄_Àngth
 = 
buf
[4];

415 i‡(0x1C =
∑ge_code
) {

417 
å™s
->
byãs_to_wrôe
 = 4;

419 
å™s
->
msd_buf
[0] = 3;

420 
å™s
->
msd_buf
[1] = 0;

421 
å™s
->
msd_buf
[2] = 0;

422 
å™s
->
csw
.csw.
dCSWD©aResidue
 = 4;

424 } i‡(0x01 =
∑ge_code
) {

425 } i‡(0x3F =
∑ge_code
) {

428 
å™s
->
csw
.csw.
bCSWSètus
 = 
CSW_STATUS_FAILED
;

429 
	`£t_sbc_°©us
(
ms
,

430 
SBC_SENSE_KEY_ILLEGAL_REQUEST
,

431 
SBC_ASC_INVALID_FIELD_IN_CDB
,

432 
SBC_ASCQ_NA
);

436 
	}
}

439 
	#LENGTH_INQUIRY_PAGE00
 6

440 c⁄° 
uöt8_t
 
MSC_Page00_Inquúy_D©a
[
LENGTH_INQUIRY_PAGE00
] = {

	)

444 (
	gLENGTH_INQUIRY_PAGE00
 - 4),

451 
	#LENGTH_INQUIRY_PAGE80
 0x0c

452 
	#LENGTH_SERIAL_NUMBER
 0x08

453 c⁄° 
uöt8_t
 
MSC_Page80_Inquúy_D©a
[
LENGTH_INQUIRY_PAGE80
] = {

	)

457 (
	gLENGTH_INQUIRY_PAGE80
 - 4),

463 #ifde‡
NOTUSED


465 
	#LENGTH_INQUIRY_PAGE83
 7

	)

466 c⁄° 
uöt8_t
 
	gMSC_Page83_Inquúy_D©a
[
LENGTH_INQUIRY_PAGE83
] = {

470 (
LENGTH_INQUIRY_PAGE83
 - 4),

474 
	$scsi_öquúy
(
usbd_mass_°‹age
 *
ms
,

475 
usb_msc_å™s
 *
å™s
,

476 
å™s_evít
 
evít
)

478 i‡(
EVENT_CBW_VALID
 =
evít
) {

479 
uöt8_t
 
evpd
;

480 
uöt8_t
 *
buf
;

482 
buf
 = 
	`gë_cbw_buf
(
å™s
);

483 
evpd
 = 1 & 
buf
[1];

485 i‡(0 =
evpd
) {

486 
size_t
 
Àn
;

487 
å™s
->
byãs_to_wrôe
 = (
_•c3_öquúy_ª•⁄£
);

488 
	`mem˝y
(
å™s
->
msd_buf
, 
_•c3_öquúy_ª•⁄£
, (_spc3_inquiry_response));

490 
Àn
 = 
	`°æí
(
ms
->
víd‹_id
);

491 
Àn
 = 
	`MIN
(len, 8);

492 
	`mem˝y
(&
å™s
->
msd_buf
[8], 
ms
->
víd‹_id
, 
Àn
);

494 
Àn
 = 
	`°æí
(
ms
->
¥odu˘_id
);

495 
Àn
 = 
	`MIN
(len, 16);

496 
	`mem˝y
(&
å™s
->
msd_buf
[16], 
ms
->
¥odu˘_id
, 
Àn
);

498 
Àn
 = 
	`°æí
(
ms
->
¥odu˘_ªvisi⁄_Àvñ
);

499 
Àn
 = 
	`MIN
(len, 4);

500 
	`mem˝y
(&
å™s
->
msd_buf
[32], 
ms
->
¥odu˘_ªvisi⁄_Àvñ
, 
Àn
);

502 
å™s
->
csw
.csw.
dCSWD©aResidue
 = (
_•c3_öquúy_ª•⁄£
);

504 
	`£t_sbc_°©us_good
(
ms
);

510 c⁄° 
uöt8_t
 
∑ge_code
 = 
buf
[2];

511 
∑ge_code
) {

513 
uöt8_t
 *
pPage
 = (uöt8_à*)
MSC_Page00_Inquúy_D©a
;

514 
size_t
 
Àn
 = 
LENGTH_INQUIRY_PAGE00
;

516 
å™s
->
byãs_to_wrôe
 = 
Àn
;

517 
	`mem˝y
(
å™s
->
msd_buf
, 
pPage
, 
Àn
);

518 
å™s
->
csw
.csw.
dCSWD©aResidue
 = 
Àn
;

519 
	`£t_sbc_°©us_good
(
ms
);

523 
uöt8_t
 *
pPage
 = (uöt8_à*)
MSC_Page80_Inquúy_D©a
;

524 
size_t
 
Àn
 = 
LENGTH_INQUIRY_PAGE80
;

526 
å™s
->
byãs_to_wrôe
 = 
Àn
;

527 
	`mem˝y
(
å™s
->
msd_buf
, 
pPage
, 
Àn
);

528 
å™s
->
csw
.csw.
dCSWD©aResidue
 = 
Àn
;

529 
	`£t_sbc_°©us_good
(
ms
);

532 #ifde‡
NOTUSED


534 
uöt8_t
 *
pPage
 = (uöt8_à*)
MSC_Page83_Inquúy_D©a
;

535 
size_t
 
Àn
 = 
LENGTH_INQUIRY_PAGE83
;

537 
å™s
->
byãs_to_wrôe
 = 
Àn
;

538 
	`mem˝y
(
å™s
->
msd_buf
, 
pPage
, 
Àn
);

539 
å™s
->
csw
.csw.
dCSWD©aResidue
 = 
Àn
;

540 
	`£t_sbc_°©us_good
(
ms
);

545 
	`debug_¥öt
("scsi_öquúyÇŸsu∞"); 
	`debug_¥öthex
(
∑ge_code
); 
	`debug_¥öén
(""); 
	`debug_Êush
();

549 
	}
}

554 
	$scsi_ªad_f‹m©_ˇ∑côõs
(
usbd_mass_°‹age
 *
ms
, 
usb_msc_å™s
 *
å™s
, 
å™s_evít
 
evít
)

556 i‡(
EVENT_CBW_VALID
 =
evít
) {

558 
å™s
->
msd_buf
[3] = 0x08;

559 
å™s
->
msd_buf
[4] = 
ms
->
block_cou¡
 >> 24;

560 
å™s
->
msd_buf
[5] = 0xf‡& (
ms
->
block_cou¡
 >> 16);

561 
å™s
->
msd_buf
[6] = 0xf‡& (
ms
->
block_cou¡
 >> 8);

562 
å™s
->
msd_buf
[7] = 0xf‡& 
ms
->
block_cou¡
;

564 
å™s
->
msd_buf
[8] = 0x02;

565 
å™s
->
msd_buf
[9] = 0;

566 
å™s
->
msd_buf
[10] = 0x02;

567 
å™s
->
msd_buf
[11] = 0;

568 
å™s
->
byãs_to_wrôe
 = 12;

569 
	`£t_sbc_°©us_good
(
ms
);

571 
	}
}

574 
	$scsi_comm™d
(
usbd_mass_°‹age
 *
ms
,

575 
usb_msc_å™s
 *
å™s
,

576 
å™s_evít
 
evít
)

578 i‡(
EVENT_CBW_VALID
 =
evít
) {

580 
å™s
->
csw_£¡
 = 0;

581 
å™s
->
csw
.csw.
dCSWSig«tuª
 = 
CSW_SIGNATURE
;

582 
å™s
->
csw
.csw.
dCSWTag
 =Åøns->
cbw
.cbw.
dCBWTag
;

583 
å™s
->
csw
.csw.
dCSWD©aResidue
 = 0;

584 
å™s
->
csw
.csw.
bCSWSètus
 = 
CSW_STATUS_SUCCESS
;

586 
å™s
->
byãs_to_wrôe
 = 0;

587 
å™s
->
byãs_to_ªad
 = 0;

588 
å™s
->
byã_cou¡
 = 0;

591 
å™s
->
cbw
.cbw.
CBWCB
[0]) {

592 
SCSI_TEST_UNIT_READY
:

593 
SCSI_SEND_DIAGNOSTIC
:

595 
	`£t_sbc_°©us_good
(
ms
);

597 
SCSI_FORMAT_UNIT
:

598 
	`scsi_f‹m©_unô
(
ms
, 
å™s
, 
evít
);

600 
SCSI_REQUEST_SENSE
:

601 
	`scsi_ªque°_£n£
(
ms
, 
å™s
, 
evít
);

603 
SCSI_MODE_SENSE_6
:

604 
	`scsi_mode_£n£_6
(
ms
, 
å™s
, 
evít
);

606 
SCSI_READ_6
:

607 
	`scsi_ªad_6
(
ms
, 
å™s
, 
evít
);

609 
SCSI_INQUIRY
:

610 
	`scsi_öquúy
(
ms
, 
å™s
, 
evít
);

612 
SCSI_READ_CAPACITY
:

613 
	`scsi_ªad_ˇ∑côy
(
ms
, 
å™s
, 
evít
);

615 
SCSI_READ_10
:

616 
	`scsi_ªad_10
(
ms
, 
å™s
, 
evít
);

618 
SCSI_WRITE_6
:

619 
	`scsi_wrôe_6
(
ms
, 
å™s
, 
evít
);

621 
SCSI_WRITE_10
:

622 
	`scsi_wrôe_10
(
ms
, 
å™s
, 
evít
);

626 
SCSI_READ_FORMAT_CAPACITIES
:

627 
	`scsi_ªad_f‹m©_ˇ∑côõs
(
ms
, 
å™s
, 
evít
);

629 
SCSI_PREVENT_ALLOW_MEDIUM_REMOVAL
:

630 
	`£t_sbc_°©us_good
(
ms
);

634 
	`debug_¥öt
("SBC_SENSE_KEY_ILLEGAL_REQUEST "); 
	`debug_¥öthex
(
å™s
->
cbw
.cbw.
CBWCB
[0]); 
	`debug_¥öén
(""); 
	`debug_Êush
();

635 
	`£t_sbc_°©us
(
ms
, 
SBC_SENSE_KEY_ILLEGAL_REQUEST
,

636 
SBC_ASC_INVALID_COMMAND_OPERATION_CODE
,

637 
SBC_ASCQ_NA
);

639 
å™s
->
byãs_to_wrôe
 = 0;

640 
å™s
->
byãs_to_ªad
 = 0;

641 
å™s
->
csw
.csw.
bCSWSètus
 = 
CSW_STATUS_FAILED
;

644 
	}
}

649 
	$msc_d©a_rx_cb
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ï
)

652 
usbd_mass_°‹age
 *
ms
;

653 
usb_msc_å™s
 *
å™s
;

654 
Àn
, 
max_Àn
, 
À·
;

655 *
p
;

657 
ms
 = &
_mass_°‹age
;

658 
å™s
 = &
ms
->trans;

661 
À·
 = (
usb_msc_cbw
Ë- 
å™s
->
cbw_˙t
;

662 i‡(0 < 
À·
) {

663 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

664 
p
 = &
å™s
->
cbw
.
buf
[0x1f‡&Åøns->
cbw_˙t
];

665 
Àn
 = 
	`usbd_ï_ªad_∑ckë
(
usbd_dev
, 
ï
, 
p
, 
max_Àn
);

666 
å™s
->
cbw_˙t
 +
Àn
;

669 i‡((
usb_msc_cbw
Ë=
å™s
->
cbw_˙t
) {

670 
	`scsi_comm™d
(
ms
, 
å™s
, 
EVENT_CBW_VALID
);

672 #ifde‡
NOTUSED


673 
	`debug_¥öt
("msc_data_rx_cb byte_count ");

674 
	`debug_¥öt_unsig√d
(
å™s
->
byã_cou¡
);

675 
	`debug_¥öt
(", bytes_to_read ");

676 
	`debug_¥öt_unsig√d
(
å™s
->
byãs_to_ªad
);

677 
	`debug_¥öt
(", CBWCB ");

678 
	`debug_¥öthex
(
å™s
->
cbw
.cbw.
CBWCB
[0]);

679 
	`debug_¥öén
(""); 
	`debug_Êush
();

682 i‡(
å™s
->
byã_cou¡
 <Åøns->
byãs_to_ªad
) {

685 #ifde‡
NOTUSED


686 
	`debug_¥öt
("msc_data_rx_cb wait byte_count ");

687 
	`debug_¥öt_unsig√d
(
å™s
->
byã_cou¡
);

688 
	`debug_¥öt
(", bytes_to_read ");

689 
	`debug_¥öt_unsig√d
(
å™s
->
byãs_to_ªad
);

690 
	`debug_¥öén
("");

698 i‡(
å™s
->
byã_cou¡
 <Åøns->
byãs_to_ªad
) {

699 i‡(0 < 
å™s
->
block_cou¡
) {

700 i‡((0 =
å™s
->
byã_cou¡
Ë&& (
NULL
 !
ms
->
lock
)){

701 (*
ms
->
lock
)();

705 
À·
 = 
å™s
->
byãs_to_ªad
 -Åøns->
byã_cou¡
;

706 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

707 
p
 = &
å™s
->
msd_buf
[0x1f‡&Åøns->
byã_cou¡
];

708 
Àn
 = 
	`usbd_ï_ªad_∑ckë
(
usbd_dev
, 
ï
, 
p
, 
max_Àn
);

709 
å™s
->
byã_cou¡
 +
Àn
;

711 i‡(0 < 
å™s
->
block_cou¡
) {

712 i‡(0 =(0x1f‡& 
å™s
->
byã_cou¡
)) {

713 
uöt32_t
 
lba
;

715 
lba
 = 
å™s
->
lba_°¨t
 +Åøns->
cuºít_block
;

716 i‡(0 !(*
ms
->
wrôe_block
)(
lba
, 
å™s
->
msd_buf
)) {

718 
	`debug_¥öén
("msc_d©a_rx_cb wrôêîr‹"); 
	`debug_Êush
();

720 
å™s
->
cuºít_block
++;

726 i‡(
Ál£
 =
å™s
->
csw_vÆid
) {

727 
	`scsi_comm™d
(
ms
, 
å™s
, 
EVENT_NEED_STATUS
);

728 
å™s
->
csw_vÆid
 = 
åue
;

731 
À·
 = (
usb_msc_csw
Ë- 
å™s
->
csw_£¡
;

732 i‡(0 < 
À·
) {

733 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

734 
p
 = &
å™s
->
csw
.
buf
[å™s->
csw_£¡
];

735 
Àn
 = 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
ms
->
ï_ö
, 
p
,

736 
max_Àn
);

737 
å™s
->
csw_£¡
 +
Àn
;

740 } i‡(
å™s
->
byã_cou¡
 <Åøns->
byãs_to_wrôe
) {

741 i‡(0 < 
å™s
->
block_cou¡
) {

742 i‡((0 =
å™s
->
byã_cou¡
Ë&& (
NULL
 !
ms
->
lock
)) {

743 (*
ms
->
lock
)();

746 i‡(0 =(0x1f‡& 
å™s
->
byã_cou¡
)) {

747 
uöt32_t
 
lba
;

749 
lba
 = 
å™s
->
lba_°¨t
 +Åøns->
cuºít_block
;

750 i‡(0 !(*
ms
->
ªad_block
)(
lba
, 
å™s
->
msd_buf
)) {

752 
	`debug_¥öén
("msc_d©a_rx_cbÑódÉº‹"); 
	`debug_Êush
();

754 
å™s
->
cuºít_block
++;

758 
À·
 = 
å™s
->
byãs_to_wrôe
 -Åøns->
byã_cou¡
;

759 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

760 
p
 = &
å™s
->
msd_buf
[0x1f‡&Åøns->
byã_cou¡
];

761 
Àn
 = 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
ms
->
ï_ö
, 
p
, 
max_Àn
);

762 
å™s
->
byã_cou¡
 +
Àn
;

764 i‡(0 < 
å™s
->
block_cou¡
) {

765 i‡(
å™s
->
cuºít_block
 =å™s->
block_cou¡
) {

766 
uöt32_t
 
lba
;

768 
lba
 = 
å™s
->
lba_°¨t
 +Åøns->
cuºít_block
;

769 i‡(0 !(*
ms
->
wrôe_block
)(
lba
, 
å™s
->
msd_buf
)) {

771 
	`debug_¥öén
("msc_d©a_rx_cb wrôêîr‹ 2"); 
	`debug_Êush
();

774 
å™s
->
cuºít_block
 = 0;

775 i‡(
NULL
 !
ms
->
u∆ock
){

776 (*
ms
->
u∆ock
)();

780 i‡(
Ál£
 =
å™s
->
csw_vÆid
) {

781 
	`scsi_comm™d
(
ms
, 
å™s
, 
EVENT_NEED_STATUS
);

782 
å™s
->
csw_vÆid
 = 
åue
;

785 
À·
 = (
usb_msc_csw
Ë- 
å™s
->
csw_£¡
;

786 i‡(0 < 
À·
) {

787 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

788 
p
 = &
å™s
->
csw
.
buf
[å™s->
csw_£¡
];

789 
Àn
 = 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
ms
->
ï_ö
, 
p
, 
max_Àn
);

790 
å™s
->
csw_£¡
 +
Àn
;

794 
	}
}

797 
	$msc_d©a_tx_cb
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ï
)

800 
usbd_mass_°‹age
 *
ms
;

801 
usb_msc_å™s
 *
å™s
;

802 
Àn
, 
max_Àn
, 
À·
;

803 *
p
;

805 
ms
 = &
_mass_°‹age
;

806 
å™s
 = &
ms
->trans;

808 i‡(
å™s
->
byã_cou¡
 <Åøns->
byãs_to_wrôe
) {

809 i‡(0 < 
å™s
->
block_cou¡
) {

810 i‡(0 =(0x1f‡& 
å™s
->
byã_cou¡
)) {

811 
uöt32_t
 
lba
;

813 
lba
 = 
å™s
->
lba_°¨t
 +Åøns->
cuºít_block
;

814 i‡(0 !(*
ms
->
ªad_block
)(
lba
, 
å™s
->
msd_buf
)) {

816 
	`debug_¥öén
("msc_d©a_tx_cbÑódÉº‹"); 
	`debug_Êush
();

818 
å™s
->
cuºít_block
++;

822 
À·
 = 
å™s
->
byãs_to_wrôe
 -Åøns->
byã_cou¡
;

823 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

824 
p
 = &
å™s
->
msd_buf
[0x1f‡&Åøns->
byã_cou¡
];

825 
Àn
 = 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
ï
, 
p
, 
max_Àn
);

826 
å™s
->
byã_cou¡
 +
Àn
;

828 i‡(0 < 
å™s
->
block_cou¡
) {

829 i‡(
å™s
->
cuºít_block
 =å™s->
block_cou¡
) {

830 
å™s
->
cuºít_block
 = 0;

831 i‡(
NULL
 !
ms
->
u∆ock
){

832 (*
ms
->
u∆ock
)();

836 i‡(
Ál£
 =
å™s
->
csw_vÆid
) {

837 
	`scsi_comm™d
(
ms
, 
å™s
, 
EVENT_NEED_STATUS
);

838 
å™s
->
csw_vÆid
 = 
åue
;

841 
À·
 = (
usb_msc_csw
Ë- 
å™s
->
csw_£¡
;

842 i‡(0 < 
À·
) {

843 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

844 
p
 = &
å™s
->
csw
.
buf
[å™s->
csw_£¡
];

845 
Àn
 = 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
ï
, 
p
, 
max_Àn
);

846 
å™s
->
csw_£¡
 +
Àn
;

847 } i‡((
usb_msc_csw
Ë=
å™s
->
csw_£¡
) {

849 
å™s
->
lba_°¨t
 = 0xffffffff;

850 
å™s
->
block_cou¡
 = 0;

851 
å™s
->
cuºít_block
 = 0;

852 
å™s
->
cbw_˙t
 = 0;

853 
å™s
->
byãs_to_ªad
 = 0;

854 
å™s
->
byãs_to_wrôe
 = 0;

855 
å™s
->
byã_cou¡
 = 0;

856 
å™s
->
csw_£¡
 = 0;

857 
å™s
->
csw_vÆid
 = 
Ál£
;

860 
	}
}

863 
uöt8_t
 
	gmsc_öãrÁ˚_ödex
 = 0;

868 
	$msc_c⁄åﬁ_ªque°
(
usbd_devi˚
 *
usbd_dev
,

869 
usb_£tup_d©a
 *
ªq
, 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
,

870 
usbd_c⁄åﬁ_com∂ëe_ˇŒback
 *
com∂ëe
)

872 ()
com∂ëe
;

873 ()
usbd_dev
;

874 
ªq
->
bReque°
) {

875 
USB_MSC_REQ_BULK_ONLY_RESET
:

878  
USBD_REQ_HANDLED
;

879 
USB_MSC_REQ_GET_MAX_LUN
:

882 *
buf
[0] = 0;

883 *
Àn
 = 1;

884  
USBD_REQ_HANDLED
;

887  
USBD_REQ_NEXT_CALLBACK
;

888 
	}
}

891 
	$msc_£t_c⁄fig
(
usbd_devi˚
 *
usbd_dev
, 
uöt16_t
 
wVÆue
)

894 
usbd_mass_°‹age
 *
ms
 = &
_mass_°‹age
;

896 ()
wVÆue
;

898 
	`usbd_ï_£tup
(
usbd_dev
, 
ms
->
ï_ö
, 
USB_ENDPOINT_ATTR_BULK
,

899 
ms
->
ï_ö_size
, 
msc_d©a_tx_cb
);

900 
	`usbd_ï_£tup
(
usbd_dev
, 
ms
->
ï_out
, 
USB_ENDPOINT_ATTR_BULK
,

901 
ms
->
ï_out_size
, 
msc_d©a_rx_cb
);

903 
°©us
 = 
	`aggªg©e_ªgi°î_ˇŒback
(

904 
usbd_dev
,

905 
USB_REQ_TYPE_CLASS
 | 
USB_REQ_TYPE_INTERFACE
,

906 
USB_REQ_TYPE_TYPE
 | 
USB_REQ_TYPE_RECIPIENT
,

907 
msc_c⁄åﬁ_ªque°
);

908 i‡(
°©us
 < 0) {

909 
	`debug_¥öén
("*** msc_£t_c⁄fig faûed"); 
	`debug_Êush
();

911 
	}
}

937 
usbd_mass_°‹age
 *
	$cu°om_usb_msc_öô
(
usbd_devi˚
 *
usbd_dev
,

938 
uöt8_t
 
ï_ö
, uöt8_à
ï_ö_size
,

939 
uöt8_t
 
ï_out
, uöt8_à
ï_out_size
,

940 c⁄° *
víd‹_id
,

941 c⁄° *
¥odu˘_id
,

942 c⁄° *
¥odu˘_ªvisi⁄_Àvñ
,

943 c⁄° 
uöt32_t
 
block_cou¡
,

944 (*
ªad_block
)(
uöt32_t
 
lba
, 
uöt8_t
 *
c›y_to
),

945 (*
wrôe_block
)(
uöt32_t
 
lba
, c⁄° 
uöt8_t
 *
c›y_‰om
),

946 
uöt8_t
 
msc_öãrÁ˚_ödex0
)

949 
msc_öãrÁ˚_ödex
 = 
msc_öãrÁ˚_ödex0
;

950 
_mass_°‹age
.
usbd_dev
 = usbd_dev;

951 
_mass_°‹age
.
ï_ö
 =Ép_in;

952 
_mass_°‹age
.
ï_ö_size
 =Ép_in_size;

953 
_mass_°‹age
.
ï_out
 =Ép_out;

954 
_mass_°‹age
.
ï_out_size
 =Ép_out_size;

955 
_mass_°‹age
.
víd‹_id
 = vendor_id;

956 
_mass_°‹age
.
¥odu˘_id
 =Öroduct_id;

957 
_mass_°‹age
.
¥odu˘_ªvisi⁄_Àvñ
 =Öroduct_revision_level;

958 
_mass_°‹age
.
block_cou¡
 = block_count - 1;

959 
_mass_°‹age
.
ªad_block
 =Ñead_block;

960 
_mass_°‹age
.
wrôe_block
 = write_block;

961 
_mass_°‹age
.
lock
 = 
NULL
;

962 
_mass_°‹age
.
u∆ock
 = 
NULL
;

964 
_mass_°‹age
.
å™s
.
lba_°¨t
 = 0xffffffff;

965 
_mass_°‹age
.
å™s
.
block_cou¡
 = 0;

966 
_mass_°‹age
.
å™s
.
cuºít_block
 = 0;

967 
_mass_°‹age
.
å™s
.
cbw_˙t
 = 0;

968 
_mass_°‹age
.
å™s
.
byãs_to_ªad
 = 0;

969 
_mass_°‹age
.
å™s
.
byãs_to_wrôe
 = 0;

970 
_mass_°‹age
.
å™s
.
byã_cou¡
 = 0;

971 
_mass_°‹age
.
å™s
.
csw_vÆid
 = 
Ál£
;

972 
_mass_°‹age
.
å™s
.
csw_£¡
 = 0;

974 
	`£t_sbc_°©us_good
(&
_mass_°‹age
);

976 
°©us
 = 
	`aggªg©e_ªgi°î_c⁄fig_ˇŒback
(
usbd_dev
, 
msc_£t_c⁄fig
);

977 i‡(
°©us
 < 0Ë{ 
	`debug_¥öén
("*** cu°om_usb_msc_öô faûed"); 
	`debug_Êush
(); }

979  &
_mass_°‹age
;

980 
	}
}

	@logger/trash/msc.h

40 #i‚de‡
__USB_PRIVATE_H


41 
	#__USB_PRIVATE_H


	)

43 
	#MAX_USER_CONTROL_CALLBACK
 4

	)

44 
	#MAX_USER_SET_CONFIG_CALLBACK
 4

	)

46 
	#MIN
(
a
, 
b
Ë(◊Ë< (bË? (aË: (b))

	)

49 
	s_usbd_devi˚
 {

50 c⁄° 
usb_devi˚_des¸ùt‹
 *
	mdesc
;

51 c⁄° 
usb_c⁄fig_des¸ùt‹
 *
	mc⁄fig
;

52 c⁄° **
	m°rögs
;

53 
	mnum_°rögs
;

55 
uöt8_t
 *
	m˘æ_buf
;

56 
uöt16_t
 
	m˘æ_buf_Àn
;

58 
uöt8_t
 
	mcuºít_addªss
;

59 
uöt8_t
 
	mcuºít_c⁄fig
;

61 
uöt16_t
 
	mpm_t›
;

64 (*
	mu£r_ˇŒback_ª£t
)();

65 (*
	mu£r_ˇŒback_su•íd
)();

66 (*
	mu£r_ˇŒback_ªsume
)();

67 (*
	mu£r_ˇŒback_sof
)();

69 
	susb_c⁄åﬁ_°©e
 {

71 
	mIDLE
, 
	mSTALLED
,

72 
	mDATA_IN
, 
	mLAST_DATA_IN
, 
	mSTATUS_IN
,

73 
	mDATA_OUT
, 
	mLAST_DATA_OUT
, 
	mSTATUS_OUT
,

74 } 
	m°©e
;

75 
usb_£tup_d©a
 
ªq
 
__©åibuã__
((
Æig√d
(4)));

76 
uöt8_t
 *
	m˘æ_buf
;

77 
uöt16_t
 
	m˘æ_Àn
;

78 
usbd_c⁄åﬁ_com∂ëe_ˇŒback
 
	mcom∂ëe
;

79 } 
	mc⁄åﬁ_°©e
;

81 
	su£r_c⁄åﬁ_ˇŒback
 {

82 
usbd_c⁄åﬁ_ˇŒback
 
	mcb
;

83 
uöt8_t
 
	mty≥
;

84 
uöt8_t
 
	mty≥_mask
;

85 } 
	mu£r_c⁄åﬁ_ˇŒback
[
MAX_USER_CONTROL_CALLBACK
];

87 
usbd_ídpoöt_ˇŒback
 
	mu£r_ˇŒback_˘r
[8][3];

90 
usbd_£t_c⁄fig_ˇŒback
 
	mu£r_ˇŒback_£t_c⁄fig
[
MAX_USER_SET_CONFIG_CALLBACK
];

92 
usbd_£t_Æt£âög_ˇŒback
 
	mu£r_ˇŒback_£t_Æt£âög
;

94 c⁄° 
_usbd_drivî
 *
	mdrivî
;

98 
uöt16_t
 
	mfifo_mem_t›
;

99 
uöt16_t
 
	mfifo_mem_t›_ï0
;

100 
uöt8_t
 
	mf‹˚_«k
[4];

105 
uöt32_t
 
	md€±siz
[4];

111 
uöt16_t
 
	mrxb˙t
;

114 
	e_usbd_å™ß˘i⁄
 {

115 
	mUSB_TRANSACTION_IN
,

116 
	mUSB_TRANSACTION_OUT
,

117 
	mUSB_TRANSACTION_SETUP
,

123 
_usbd_c⁄åﬁ_ö
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ó
);

124 
_usbd_c⁄åﬁ_out
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ó
);

125 
_usbd_c⁄åﬁ_£tup
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ó
);

127 
_usbd_°™d¨d_ªque°_devi˚
(
usbd_devi˚
 *
usbd_dev
,

128 
usb_£tup_d©a
 *
ªq
, 
uöt8_t
 **
buf
,

129 
uöt16_t
 *
Àn
);

130 
_usbd_°™d¨d_ªque°_öãrÁ˚
(
usbd_devi˚
 *
usbd_dev
,

131 
usb_£tup_d©a
 *
ªq
, 
uöt8_t
 **
buf
,

132 
uöt16_t
 *
Àn
);

133 
_usbd_°™d¨d_ªque°_ídpoöt
(
usbd_devi˚
 *
usbd_dev
,

134 
usb_£tup_d©a
 *
ªq
, 
uöt8_t
 **
buf
,

135 
uöt16_t
 *
Àn
);

136 
_usbd_°™d¨d_ªque°
(
usbd_devi˚
 *
usbd_dev
, 
usb_£tup_d©a
 *
ªq
,

137 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
);

139 
_usbd_ª£t
(
usbd_devi˚
 *
usbd_dev
);

142 
	s_usbd_drivî
 {

143 
	musbd_devi˚
 *(*
	möô
)();

144 (*
	m£t_addªss
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
);

145 (*
	mï_£tup
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
, uöt8_à
	mty≥
,

146 
uöt16_t
 
	mmax_size
, 
usbd_ídpoöt_ˇŒback
 
	mcb
);

147 (*
	mï_ª£t
)(
usbd_devi˚
 *
	musbd_dev
);

148 (*
	mï_°Æl_£t
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
,

149 
uöt8_t
 
	m°Æl
);

150 (*
	mï_«k_£t
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
, uöt8_à
	m«k
);

151 
uöt8_t
 (*
ï_°Æl_gë
)(
usbd_devi˚
 *
	musbd_dev
, uöt8_à
	maddr
);

152 
uöt16_t
 (*
ï_wrôe_∑ckë
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
,

153 c⁄° *
	mbuf
, 
uöt16_t
 
	mÀn
);

154 
uöt16_t
 (*
ï_ªad_∑ckë
)(
usbd_devi˚
 *
	musbd_dev
, 
uöt8_t
 
	maddr
,

155 *
	mbuf
, 
uöt16_t
 
	mÀn
);

156 (*
	mpﬁl
)(
usbd_devi˚
 *
	musbd_dev
);

157 (*
	mdisc⁄√˘
)(
usbd_devi˚
 *
	musbd_dev
, 
boﬁ
 
	mdisc⁄√˘ed
);

158 
uöt32_t
 
	mba£_addªss
;

159 
boﬁ
 
	m£t_addªss_bef‹e_°©us
;

160 
uöt16_t
 
	mrx_fifo_size
;

	@logger/trash/old_rtc_logger.c

6 
	~<°rög.h
>

7 
	~<°dboﬁ.h
>

9 
	~<lib›ícm3/cm3/ve˘‹.h
>

10 
	~<lib›ícm3/cm3/c‹ãx.h
>

11 
	~<lib›ícm3/°m32/rcc.h
>

12 
	~<lib›ícm3/°m32/πc.h
>

13 
	~<lib›ícm3/°m32/exti.h
>

14 
	~<lib›ícm3/°m32/gpio.h
>

15 
	~<lib›ícm3/cm3/nvic.h
>

16 
	~<lib›ícm3/°m32/pwr.h
>

17 
	~<lib›ícm3/°m32/f1/bkp.h
>

20 
	~<lib›ícm3/usb/usbd.h
>

21 
	~<lib›ícm3/usb/msc.h
>

22 
	~"ømdisk.h
"

24 
	~"debug.h
"

25 
	~"wöb⁄d.h
"

38 
	#CONFIGURATION_DONE
 0xAAAA

	)

39 
	#CONFIGURATION_RESET
 0x0000

	)

42 c⁄° 
usb_devi˚_des¸ùt‹
 
	gdev_des¸
 = {

43 .
bLígth
 = 
USB_DT_DEVICE_SIZE
,

44 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_DEVICE
,

45 .
	gbcdUSB
 = 0x0110,

46 .
	gbDevi˚Cœss
 = 0,

47 .
	gbDevi˚SubCœss
 = 0,

48 .
	gbDevi˚PrŸocﬁ
 = 0,

49 .
	gbMaxPackëSize0
 = 64,

50 .
	gidVíd‹
 = 0x0483,

51 .
	gidProdu˘
 = 0x5741,

52 .
	gbcdDevi˚
 = 0x0200,

53 .
	giM™uÁ˘uªr
 = 1,

54 .
	giProdu˘
 = 2,

55 .
	giSîülNumbî
 = 3,

56 .
	gbNumC⁄figuøti⁄s
 = 1,

59 c⁄° 
usb_ídpoöt_des¸ùt‹
 
	gmsc_ídp
[] = {{

60 .
bLígth
 = 
USB_DT_ENDPOINT_SIZE
,

61 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

62 .
	gbEndpoötAddªss
 = 0x01,

63 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_BULK
,

64 .
	gwMaxPackëSize
 = 64,

65 .
	gbI¡îvÆ
 = 0,

67 .
	gbLígth
 = 
USB_DT_ENDPOINT_SIZE
,

68 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

69 .
	gbEndpoötAddªss
 = 0x82,

70 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_BULK
,

71 .
	gwMaxPackëSize
 = 64,

72 .
	gbI¡îvÆ
 = 0,

75 c⁄° 
usb_öãrÁ˚_des¸ùt‹
 
	gmsc_iÁ˚
[] = {{

76 .
bLígth
 = 
USB_DT_INTERFACE_SIZE
,

77 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_INTERFACE
,

78 .
	gbI¡îÁ˚Numbî
 = 0,

79 .
	gbA…î«ãSëtög
 = 0,

80 .
	gbNumEndpoöts
 = 2,

81 .
	gbI¡îÁ˚Cœss
 = 
USB_CLASS_MSC
,

82 .
	gbI¡îÁ˚SubCœss
 = 
USB_MSC_SUBCLASS_SCSI
,

83 .
	gbI¡îÁ˚PrŸocﬁ
 = 
USB_MSC_PROTOCOL_BBB
,

84 .
	giI¡îÁ˚
 = 0,

85 .
	gídpoöt
 = 
msc_ídp
,

86 .
	gexåa
 = 
NULL
,

87 .
	gexåÆí
 = 0

90 c⁄° 
usb_öãrÁ˚
 
	giÁ˚s
[] = {{

91 .
num_Æt£âög
 = 1,

92 .
	gÆt£âög
 = 
msc_iÁ˚
,

95 c⁄° 
usb_c⁄fig_des¸ùt‹
 
	gc⁄fig_des¸
 = {

96 .
bLígth
 = 
USB_DT_CONFIGURATION_SIZE
,

97 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_CONFIGURATION
,

98 .
	gwTŸÆLígth
 = 0,

99 .
	gbNumI¡îÁ˚s
 = 1,

100 .
	gbC⁄figuøti⁄VÆue
 = 1,

101 .
	giC⁄figuøti⁄
 = 0,

102 .
	gbmAâribuãs
 = 0x80,

103 .
	gbMaxPowî
 = 0x32,

104 .
	göãrÁ˚
 = 
iÁ˚s
,

107 c⁄° *
	gusb_°rögs
[] = {

113 
usbd_devi˚
 *
	gmsc_dev
;

115 
uöt8_t
 
	gusbd_c⁄åﬁ_buf„r
[128];

140 vﬁ©ûê
	gdays
=0,

141 
	ghours
=0, 
	gmöuãs
=0, 
	g£c⁄ds
=0, 
	gÆ¨m
=0;

147 
	$πc_£tup
() {

160 
	`πc_auto_awake
 (
RCC_LSE
, 32767);

162 
	`debug_¥öén
 ("BKPÑeg [0]: ");

163 
	`debug_¥öt_öt
 (
BKP_DR1
);

164 
	`debug_Êush
();

167 if–
BKP_DR1
 =
CONFIGURATION_RESET
) {

170 
BKP_DR1
 = 
CONFIGURATION_DONE
;

171 
	`debug_¥öén
("Switchen ON firstÅime");

172 
	`debug_Êush
();

177 
	`πc_öãºu±_dißbÀ
(
RTC_SEC
);

178 
	`πc_öãºu±_dißbÀ
(
RTC_ALR
);

179 
	`πc_öãºu±_dißbÀ
(
RTC_OW
);

181 
	`exti_£t_åiggî
(
EXTI17
,
EXTI_TRIGGER_RISING
);

182 
	`exti_íabÀ_ªque°
(
EXTI17
);

183 
	`nvic_íabÀ_úq
(
NVIC_RTC_ALARM_IRQ
);

184 
	`nvic_íabÀ_úq
(
NVIC_RTC_IRQ
);

186 
	`cm_dißbÀ_öãºu±s
();

187 
	`πc_˛ór_Êag
(
RTC_SEC
);

188 
	`πc_˛ór_Êag
(
RTC_ALR
);

189 
	`πc_˛ór_Êag
(
RTC_OW
);

190 
	`πc_öãºu±_íabÀ
(
RTC_SEC
);

191 
	`πc_öãºu±_íabÀ
(
RTC_ALR
);

192 
	`πc_öãºu±_íabÀ
(
RTC_OW
);

193 
	`cm_íabÀ_öãºu±s
();

194 
	}
}

199 
	$πc_i§
() {

201 i‡–
	`πc_check_Êag
(
RTC_OW
) ) {

203 
	`πc_˛ór_Êag
(
RTC_OW
);

206 i‡–
	`πc_check_Êag
(
RTC_SEC
) ) {

207 
	`πc_˛ór_Êag
(
RTC_SEC
);

210 
	`debug_¥öén
("Timer Val: = ");

211 
	`debug_¥öt_öt
(
	`πc_gë_cou¡î_vÆ
());

212 
	`debug_Êush
();

214 
	}
}

219 
	$πc_Æ¨m_i§
() {

221 
	`exti_ª£t_ªque°
(
EXTI17
);

222 
	`πc_˛ór_Êag
(
RTC_ALR
);

223 
	`gpio_toggÀ
(
GPIOC
,
GPIO13
);

224 
	}
}

230 
	$£t_Æ¨m
(
£cs
) {

231 
Æ¨m
 = (
	`πc_gë_cou¡î_vÆ
(Ë+ 
£cs
) & 0xFFFFFFFF;

233 
	`πc_dißbÀ_Æ¨m
();

234 
	`πc_£t_Æ¨m_time
(
	`πc_gë_cou¡î_vÆ
(Ë+ 
£cs
);

235 
	`πc_íabÀ_Æ¨m
();

236 
	}
}

241 
	$maö
() {

243 
	`íabÀ_log
();

244 
	`debug_¥öén
("Hello from STM32");

249 
	`debug_Êush
();

251 
	`rcc_˛ock_£tup_ö_h£_8mhz_out_72mhz
();

254 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_GPIOC
);

255 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_GPIOA
);

259 
	`gpio_£t_mode
(
GPIOC
,
GPIO_MODE_OUTPUT_2_MHZ
, 
GPIO_CNF_OUTPUT_PUSHPULL
,
GPIO13
);

262 
	`gpio_mode_£tup
(
GPIOA
, 
GPIO_MODE_AF
, 
GPIO_PUPD_NONE
, 
GPIO11
 | 
GPIO12
);

263 
	`gpio_£t_af
(
GPIOA
, 
GPIO_AF10
, 
GPIO11
 | 
GPIO12
);

266 
	`gpio_£t
(
GPIOC
,
GPIO13
);

268 
	`πc_£tup
();

269 
	`£t_Æ¨m
(10u);

271 
msc_dev
 = 
	`usbd_öô
(&
Ÿgfs_usb_drivî
, &
dev_des¸
, &
c⁄fig_des¸
,

272 
usb_°rögs
, 3,

273 
usbd_c⁄åﬁ_buf„r
, (usbd_control_buffer));

275 
	`ømdisk_öô
();

276 
	`usb_msc_öô
(
msc_dev
, 0x82, 64, 0x01, 64, "VendorID", "ProductID",

277 "0.00", 
	`ømdisk_blocks
(), 
ømdisk_ªad
, 
ømdisk_wrôe
);

280 
	`usbd_pﬁl
(
msc_dev
);

287 
	}
}

	@logger/trash/rules.mk

2 ## 
This
 
fûe
 
is
 
dîived
 
‰om
 
the
 
lib›ícm3
 
¥oje˘
.

4 ## 
C›yright
 (
C
Ë2009 
Uwe
 
Hîm™n
 <
uwe
@
hîm™n
-uwe.
de
>

5 ## 
C›yright
 (
C
Ë2010 
PiŸr
 
Esdí
-
Tempski
 <
piŸr
@
esdí
.
√t
>

6 ## 
C›yright
 (
C
Ë2013 
Fø¡i£k
 
Burün
 <
BuFøn
@
£z«m
.
cz
>

7 ## 
C›yright
 (
C
Ë2016 
Dev™
 
Lai


9 ## 
This
 
libøry
 
is
 
‰ì
 
so·w¨e
: 
you
 
ˇn
 
ªdi°ribuã
 
ô
 
™d
/
‹
 
modify


10 ## 
ô
 
undî
 
the
 
ãrms
 
of
Åhê
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
as
 
published
 
by


11 ## 
the
 
Fªe
 
So·w¨e
 
Found©i⁄
, 
eôhî
 
vîsi⁄
 3 
of
Åhê
Li˚n£
, 
‹


12 ## (
©
 
your
 
›ti⁄
Ë
™y
 
œãr
 
vîsi⁄
.

14 ## 
This
 
libøry
 
is
 
di°ribuãd
 
ö
 
the
 
h›e
 
th©
 
ô
 
wûl
 
be
 
u£ful
,

15 ## 
but
 
WITHOUT
 
ANY
 
WARRANTY
; 
wôhout
 
eví
 
the
 
im∂õd
 
w¨ø¡y
 
of


16 ## 
MERCHANTABILITY
 
‹
 
FITNESS
 
FOR
 
A
 
PARTICULAR
 
PURPOSE
. 
Sì
 
the


17 ## 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£
 
m‹e
 
dëaûs
.

19 ## 
You
 
should
 
have
 
ª˚ived
 
a
 
c›y
 
of
 
the
 
GNU
 
Les£r
 
GíîÆ
 
Public
 
Li˚n£


20 ## 
Æ⁄g
 
wôh
 
this
 
libøry
. 
If
 
nŸ
, 
£e
 <
hâp
:

23 #Bê
sûít
 
≥r
 , 
but
 'makêV=1' 
wûl
 
show
 
Æl
 
compûî
 
ˇŒs
.

24 
i‚eq
 (
$
(
V
),1)

25 
	gQ
 := @

26 
NULL
 :2>/
dev
/
nuŒ


27 
ídif


30 #T¨gë 
Archôe˘uª
 
Êags


31 
i„q
 (
$
(
ARCH
),
STM32F1
)

32 
	gLIBNAME
 = 
›ícm3_°m32f1


33 
DEFS
 +-
DSTM32F1


34 
FP_FLAGS
 ?-
mso·
-

35 
ARCH_FLAGS
 = -
mthumb
 -
m˝u
=
c‹ãx
-
m3
 
$
(
FP_FLAGS
Ë-
mfix
-c‹ãx-m3-
ldrd


36 
OOCD_BOARD
 ?
èrgë
/
°m32f1x
.
cfg


37 
ídif


40 #Semiho°ög 
suµ‹t


41 
SEMIHOSTING
 ?= 0

43 
i„q
 (
$
(
SEMIHOSTING
),1)

44 
	gLDFLAGS
 +--
•ecs
=
rdim⁄
.specs

45 
LDLIBS
 +-
Ãdim⁄


46 
DEFS
 +-
DSEMIHOSTING
=1

48 
DEFS
 +-
DSEMIHOSTING
=0

49 
ídif


52 #O≥nOCD 
•ecific
 
v¨übÀs


54 
OOCD
 ?
›íocd


55 
OOCD_INTERFACE
 ?
öãrÁ˚
/
°lök
-
v2
.
cfg


56 
OOCD_BOARD
 ?
èrgë
/
°m32f1x
.
cfg


61 
PREFIX
 ?
¨m
-
n⁄e
-
óbi


63 
CC
 :
$
(
PREFIX
)-
gcc


64 
CXX
 :
$
(
PREFIX
)-
g
++

65 
LD
 :
$
(
PREFIX
)-
gcc


66 
AR
 :
$
(
PREFIX
)-
¨


67 
AS
 :
$
(
PREFIX
)-
as


68 
OBJCOPY
 :
$
(
PREFIX
)-
objc›y


69 
OBJDUMP
 :
$
(
PREFIX
)-
objdump


70 
GDB
 :
$
(
PREFIX
)-
gdb


71 
STFLASH
 = 
$
(
shñl
 
which
 
°
-
Êash
)

74 #Sour˚ 
fûes


76 
INCLUDE_DIR
 = 
$
(
OPENCM3_DIR
)/
ö˛ude


77 
LIB_DIR
 = 
$
(
OPENCM3_DIR
)/
lib


80 #C 
Êags


82 
CFLAGS
 +-
Os
 -
g
 -
°d
=
gnu11


83 
CFLAGS
 +-
Wexåa
 -
Wshadow
 -
Wim∂icô
-
fun˘i⁄
-
de˛¨©i⁄


84 
CFLAGS
 +-
Wªdund™t
-
de˛s
 -
Wmissög
-
¥ŸŸy≥s
 -
W°ri˘
-prototypes

85 
CFLAGS
 +-
‚o
-
comm⁄
 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-sections

88 #C++ 
Êags


90 
CXXFLAGS
 +-
Os
 -
g


91 
CXXFLAGS
 +-
Wexåa
 -
Wshadow
 -
Wªdund™t
-
de˛s
 -
Weffc
++

92 
CXXFLAGS
 +-
‚o
-
comm⁄
 -
ffun˘i⁄
-
£˘i⁄s
 -
fd©a
-sections

95 #¯& 
c
++ 
¥ïro˚ss‹
 
comm⁄
 
Êags


97 
CPPFLAGS
 +-
MD


98 
CPPFLAGS
 +-
WÆl
 -
Wundef


99 
CPPFLAGS
 +-
I$
(
INCLUDE_DIR
Ë
	$$
(
DEFS
)

102 #Lökî 
Êags


104 
LDFLAGS
 +---
no°¨tfûes


105 
LDFLAGS
 +-
	$L$
(
LIB_DIR
)

106 
LDFLAGS
 +-
	$T$
(
LDSCRIPT
)

107 
LDFLAGS
 +-
Wl
,-
M≠
=
	`$
(*).
m≠


108 
LDFLAGS
 +-
Wl
,--
gc
-
£˘i⁄s


109 
	`i„q
 (
	`$
(
V
),99)

110 
LDFLAGS
 +-
Wl
,--
¥öt
-
gc
-
£˘i⁄s


111 
ídif


114 #U£d 
libørõs


116 
LDLIBS
 +-
	$l$
(
LIBNAME
)

117 
LDLIBS
 +-
Wl
,--
°¨t
-
group
 -
lc
 -
lgcc
 -
 osys
 -Wl,--
íd
-group

123 .
SUFFIXES
: .
ñf
 .
bö
 .
hex
 .
§ec
 .
li°
 .
m≠
 .
images


124 .
SECONDEXPANSION
:

125 .
SECONDARY
:

127 
Æl
: 
ñf


129 
ñf
: 
	`$
(
BINARY
).elf

130 
bö
: 
	`$
(
BINARY
).bin

131 
hex
: 
	`$
(
BINARY
).hex

132 
§ec
: 
	`$
(
BINARY
).srec

133 
li°
: 
	`$
(
BINARY
).list

135 
images
: 
	`$
(
BINARY
).images

136 
Êash
: 
	`$
(
BINARY
).flash

138 
	$$
(
LDSCRIPT
):

139 
	`i„q
 (,
	`$
(
wûdˇrd
 $(
LDSCRIPT
)))

140 
	`$
(
îr‹
 
U«bÀ
 
to
 
föd
 
•ecifõd
 
lökî
 
s¸ùt
: 
	$$
(
LDSCRIPT
))

141 
ídif


143 
	`$
(
OPENCM3_DIR
)/
Makefûe
:

144 
	$$
(
Q
)
gô
 
submoduÀ
 
upd©e
 --
öô
 
	`$
(
OPENCM3_DIR
)

146 
	`$
(
LIB_DIR
)/
	`lib$
(
LIBNAME
).
a
: $(
OPENCM3_DIR
)/
Makefûe


147 
	`$
(
Q
)$(
MAKE
Ë-
C
 
	$$
(
OPENCM3_DIR
)

149 
locm3
: 
	`$
(
LIB_DIR
)/
	`lib$
(
LIBNAME
).
a


151 %.
images
: %.
bö
 %.
hex
 %.
§ec
 %.
li°
 %.
m≠


154 %.
bö
: %.
ñf


156 
	`$
(
Q
)$(
OBJCOPY
Ë-
Obö¨y
 $(*).
ñf
 $(*).
bö


158 %.
hex
: %.
ñf


160 
	`$
(
Q
)$(
OBJCOPY
Ë-
Oihex
 $(*).
ñf
 $(*).
hex


162 %.
§ec
: %.
ñf


164 
	`$
(
Q
)$(
OBJCOPY
Ë-
O§ec
 $(*).
ñf
 $(*).
§ec


166 %.
li°
: %.
ñf


168 
	`$
(
Q
)$(
OBJDUMP
Ë-
S
 $(*).
ñf
 > $(*).
li°


170 %.
ñf
 %.
m≠
: 
	`$
(
OBJS
Ë$(
LDSCRIPT
Ë$(
LIB_DIR
)/
	`lib$
(
LIBNAME
).
a


172 
	`$
(
Q
)$(
LD
Ë$(
LDFLAGS
Ë$(
ARCH_FLAGS
Ë$(
OBJS
Ë$(
LDLIBS
Ë-
o
 $(*).
ñf


174 %.
o
: %.
c
 
	`$
(
LIB_DIR
)/
	`lib$
(
LIBNAME
).
a


175 @
¥ötf
 " CC $(*).c\n"

176 
	`$
(
Q
)$(
CC
Ë$(
CFLAGS
Ë$(
CPPFLAGS
Ë$(
ARCH_FLAGS
Ë-
o
 $(*).ÿ-
c
 $(*).c

178 %.
o
: %.
cxx
 
	`$
(
LIB_DIR
)/
	`lib$
(
LIBNAME
).
a


179 @
¥ötf
 " CXX $(*).cxx\n"

180 
	`$
(
Q
)$(
CXX
Ë$(
CXXFLAGS
Ë$(
CPPFLAGS
Ë$(
ARCH_FLAGS
Ë-
o
 $(*).ÿ-
c
 $(*).
cxx


182 %.
o
: %.
˝p
 
	`$
(
LIB_DIR
)/
	`lib$
(
LIBNAME
).
a


183 @
¥ötf
 " CPP $(*).cpp\n"

184 
	`$
(
Q
)$(
CXX
Ë$(
CXXFLAGS
Ë$(
CPPFLAGS
Ë$(
ARCH_FLAGS
Ë-
o
 $(*).ÿ-
c
 $(*).
˝p


186 
˛ón
::

188 
	`$
(
Q
)$(
RM
Ë*.
o
 *.
d
 *.
ñf
 *.
bö
 *.
hex
 *.
§ec
 *.
li°
 *.
m≠


190 %.
°lök
-
Êash
: %.
bö


191 @
¥ötf
 " FLASH $<\n"

192 
	`$
(
Q
)
	$$
(
STFLASH
Ë
wrôe
 
	`$
(*).
bö
 0x08000000

194 %.
Êash
: %.
ñf


195 @
¥ötf
 " FLASH $<\n"

196 
	`$
(
Q
)$(
OOCD
Ë-
f
 $(
OOCD_INTERFACE
) \

197 -
f
 
	`$
(
OOCD_BOARD
) \

198 -
c
 "program $(*).elf verifyÑesetÉxit" \

199 
	`$
(
NULL
)

201 .
PHONY
: 
images
 
˛ón
 
ñf
 
bö
 
hex
 
§ec
 
li°
 
locm3


203 -
ö˛ude
 
	`$
(
OBJS
:.
o
=.
d
)

	@logger/trash/target.h

19 #i‚de‡
TARGET_H_INCLUDED


20 
	#TARGET_H_INCLUDED


	)

22 
	~<°dlib.h
>

23 
	~<°döt.h
>

24 
	~<lib›ícm3/usb/usbd.h
>

26 
èrgë_˛ock_£tup
();

27 
èrgë_gpio_£tup
();

28 c⁄° 
usbd_drivî
* 
èrgë_usb_öô
();

29 
boﬁ
 
èrgë_gë_f‹˚_boŸlﬂdî
();

30 
boﬁ
 
èrgë_gë_f‹˚_≠p
();

31 
èrgë_gë_£rül_numbî
(* 
de°
, 
size_t
 
max_ch¨s
);

32 
size_t
 
èrgë_gë_max_fúmw¨e_size
();

33 
èrgë_log
(c⁄° * 
°r
);

34 
èrgë_ªloˇã_ve˘‹_èbÀ
();

35 
èrgë_m™i„°_≠p
();

36 
èrgë_Êash_u∆ock
();

37 
èrgë_Êash_lock
();

38 
boﬁ
 
èrgë_Êash_¥ogøm_¨øy
(
uöt16_t
* 
de°
, c⁄° uöt16_t* 
d©a
, 
size_t
 
hÆf_w‹d_cou¡
);

39 
èrgë_£t_Àd
(
⁄
);

41 
èrgë_¥e_maö
();

	@logger/trash/uf2.h

1 #i‚de‡
UF2FORMAT_H


2 
	#UF2FORMAT_H
 1

	)

4 
	~"uf2cfg.h
"

5 
	~"èrgë.h
"

6 
	~"c⁄fig.h
"

8 
	~<°döt.h
>

9 
	~<°dboﬁ.h
>

13 
	#UF2_MAGIC_START0
 0x0A324655UL

14 
	#UF2_MAGIC_START1
 0x9E5D5157UL

15 
	#UF2_MAGIC_END
 0x0AB16F30UL

16 

	)

18 
	#UF2_FLAG_NOFLASH
 0x00000001

	)

19 
	#UF2_FLAG_FAMILYID_PRESENT
 0x00002000

	)

21 
	#UF2_IS_MY_FAMILY
(
bl
) \

22 (((
bl
)->
Êags
 & 
UF2_FLAG_FAMILYID_PRESENT
Ë=0 || (bl)->
ÁmûyID
 =
UF2_FAMILY
)

	)

24 
	#MAX_BLOCKS
 (
FLASH_SIZE_OVERRIDE
 / 256 + 100)

	)

26 
uöt32_t
 
	mnumBlocks
;

27 
uöt32_t
 
	mnumWrôãn
;

28 
uöt8_t
 
	mwrôãnMask
[
MAX_BLOCKS
 / 8 + 1];

29 } 
	tWrôeSèã
;

33 
uöt32_t
 
	mmagicSèπ0
;

34 
uöt32_t
 
	mmagicSèπ1
;

35 
uöt32_t
 
	mÊags
;

36 
uöt32_t
 
	mèrgëAddr
;

37 
uöt32_t
 
	m∑ylﬂdSize
;

38 
uöt32_t
 
	mblockNo
;

39 
uöt32_t
 
	mnumBlocks
;

40 
uöt32_t
 
	mÁmûyID
;

43 
uöt8_t
 
	md©a
[476];

46 
uöt32_t
 
	mmagicEnd
;

47 } 
	tUF2_Block
;

50 
uöt8_t
 
	mvîsi⁄
;

51 
uöt8_t
 
	mï_ö
;

52 
uöt8_t
 
	mï_out
;

53 
uöt8_t
 
	mª£rved0
;

54 
uöt32_t
 
	mcbw_èg
;

55 
uöt32_t
 
	mblocks_ªmaöög
;

56 
uöt8_t
 *
	mbuf„r
;

57 } 
	tUF2_H™dovîArgs
;

59 
wrôe_block
(
uöt32_t
 
lba
, c⁄° 
uöt8_t
 *
c›y_‰om
);

60 
ªad_block
(
uöt32_t
 
block_no
, 
uöt8_t
 *
d©a
);

61 
gho°Át_1ms
();

63 (*
	tUF2_MSC_H™dovî_H™dÀr
)(
	tUF2_H™dovîArgs
 *
	th™dovî
);

64 (*
	tUF2_HID_H™dovî_H™dÀr
)(
	tï
);

68 *
ª£rved0
;

69 
UF2_HID_H™dovî_H™dÀr
 
h™dovîHID
;

70 
UF2_MSC_H™dovî_H™dÀr
 
h™dovîMSC
;

71 c⁄° *
öfo_uf2
;

72 } 
	tUF2_BInfo
;

74 
	#UF2_BINFO
 ((
UF2_BInfo
 *)(
APP_START_ADDRESS
 - (UF2_BInfo)))

	)

76 
ölöe
 
boﬁ
 
	$is_uf2_block
(c⁄° *
d©a
) {

77 c⁄° 
UF2_Block
 *
bl
 = (c⁄° UF2_Block *)
d©a
;

78  
bl
->
magicSèπ0
 =
UF2_MAGIC_START0
 && bl->
magicSèπ1
 =
UF2_MAGIC_START1
 &&

79 
bl
->
magicEnd
 =
UF2_MAGIC_END
;

80 
	}
}

82 
ölöe
 
boﬁ
 
	$ö_uf2_boŸlﬂdî_•a˚
(c⁄° *
addr
) {

83  
USER_FLASH_END
 <(
uöt32_t
)
addr
 && (uöt32_tÔdd∏< 
FLASH_SIZE_OVERRIDE
;

84 
	}
}

87 #ifde‡
UF2_DEFINE_HANDOVER


88 
ölöe
 c⁄° *
	$uf2_öfo
() {

89 i‡(
	`ö_uf2_boŸlﬂdî_•a˚
(
UF2_BINFO
->
öfo_uf2
))

90  
UF2_BINFO
->
öfo_uf2
;

92 
	}
}

94 
ölöe
 
	$hf2_h™dovî
(
uöt8_t
 
ï
) {

95 c⁄° *
bﬂrd_öfo
 = 
UF2_BINFO
->
öfo_uf2
;

96 
UF2_HID_H™dovî_H™dÀr
 
‚
 = 
UF2_BINFO
->
h™dovîHID
;

98 i‡(
	`ö_uf2_boŸlﬂdî_•a˚
(
bﬂrd_öfo
Ë&& in_uf2_boŸlﬂdî_•a˚((c⁄° *)
‚
) &&

99 ((
uöt32_t
)
‚
 & 1)) {

101 
	`‚
(
ï
 & 0xf);

103 
	}
}

107 
ölöe
 
	$check_uf2_h™dovî
(
uöt8_t
 *
buf„r
, 
uöt32_t
 
blocks_ªmaöög
, uöt8_à
ï_ö
,

108 
uöt8_t
 
ï_out
, 
uöt32_t
 
cbw_èg
) {

109 i‡(!
	`is_uf2_block
(
buf„r
))

112 c⁄° *
bﬂrd_öfo
 = 
UF2_BINFO
->
öfo_uf2
;

113 
UF2_MSC_H™dovî_H™dÀr
 
‚
 = 
UF2_BINFO
->
h™dovîMSC
;

115 i‡(
	`ö_uf2_boŸlﬂdî_•a˚
(
bﬂrd_öfo
Ë&& in_uf2_boŸlﬂdî_•a˚((c⁄° *)
‚
) &&

116 ((
uöt32_t
)
‚
 & 1)) {

117 
UF2_H™dovîArgs
 
h™d
 = {

118 1, 
ï_ö
, 
ï_out
, 0, 
cbw_èg
, 
blocks_ªmaöög
, 
buf„r
,

121 
	`‚
(&
h™d
);

123 
	}
}

	@logger/trash/uf2cfg.h

1 
	#UF2_VERSION
 "1.00"

	)

2 
	#PRODUCT_NAME
 "STM32BLUEPILL"

	)

3 
	#BOARD_ID
 "STM32BLUEPILL"

	)

4 
	#INDEX_URL
 "hâps://visuÆbluïûl.gôhub.io"

	)

5 
	#UF2_NUM_BLOCKS
 8000

	)

6 
	#VOLUME_LABEL
 "BLUEPILL"

	)

8 
	#USER_FLASH_START
 (
uöt32_t
)(
APP_BASE_ADDRESS
)

	)

9 
	#USER_FLASH_END
 (0x08000000+
FLASH_SIZE_OVERRIDE
)

	)

	@logger/trash/usb21_standard.h

19 #i‚de‡
USB21_STANDARD_H_INCLUDED


20 
	#USB21_STANDARD_H_INCLUDED


	)

22 
	~<lib›ícm3/usb/usbd.h
>

25 
	#USB_DT_BOS
 15

	)

26 
	#USB_DT_DEVICE_CAPABILITY
 16

	)

28 
	susb_devi˚_ˇ∑bûôy_des¸ùt‹
 {

29 
uöt8_t
 
	mbLígth
;

30 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

31 
uöt8_t
 
	mbDevC≠abûôyTy≥
;

32 } 
__©åibuã__
((
∑cked
));

34 
	susb_bos_des¸ùt‹
 {

35 
uöt8_t
 
	mbLígth
;

36 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

37 
uöt16_t
 
	mwTŸÆLígth
;

38 
uöt8_t
 
	mbNumDevi˚C≠s
;

40 c⁄° 
usb_devi˚_ˇ∑bûôy_des¸ùt‹
 **
	mˇ∑bûôõs
;

41 } 
__©åibuã__
((
∑cked
));

43 
	#USB_DT_BOS_SIZE
 5

	)

46 
	#USB_DC_PLATFORM
 5

	)

48 
usb21_£tup
(
usbd_devi˚
* 
usbd_dev
, c⁄° 
usb_bos_des¸ùt‹
* 
bö¨y_obje˘_°‹e
);

	@logger/trash/usb_conf.c

20 
	~<°dlib.h
>

21 
	~<°döt.h
>

22 
	~<°rög.h
>

23 
	~<lib›ícm3/cm3/c‹ãx.h
>

24 
	~<lib›ícm3/cm3/nvic.h
>

25 
	~<lib›ícm3/cm3/sy°ick.h
>

26 
	~<lib›ícm3/usb/usbd.h
>

27 
	~<lib›ícm3/usb/dfu.h
>

28 
	~<lib›ícm3/usb/msc.h
>

29 
	~<lib›ícm3/usb/cdc.h
>

30 
	~<loggî.h
>

31 
	~"èrgë.h
"

32 
	~"dfu.h
"

33 
	~"cdc.h
"

34 
	~"webusb.h
"

35 
	~"wöusb.h
"

36 
	~"usb21_°™d¨d.h
"

37 
	~"usb_c⁄f.h
"

38 
	~"uf2.h
"

40 
£t_aggªg©e_ˇŒback
(

41 
usbd_devi˚
 *
usbd_dev
,

42 
uöt16_t
 
wVÆue


45 #ifde‡
USB21_INTERFACE


46 c⁄° * 
	g‹igö_uæ
 = "visualbluepill.github.io";

49 
	g£rül_numbî
[
USB_SERIAL_NUM_LENGTH
+1];

51 c⁄° *
	gusb_°rögs
[] = {

54 
£rül_numbî
,

63 
	#MSC_VENDOR_ID
 "BluePill"

64 
	#MSC_PRODUCT_ID
 "UF2 Bootloader"

65 
	#MSC_PRODUCT_REVISION_LEVEL
 "2.1"

66 
	#USB_CLASS_MISCELLANEOUS
 0xef

67 

	)

68 
	eusb_°rögs_ödex
 {

69 
	mUSB_STRINGS_MANUFACTURER
 = 1,

70 
	mUSB_STRINGS_PRODUCT
,

71 
	mUSB_STRINGS_SERIAL_NUMBER
,

72 
	mUSB_STRINGS_DFU
,

73 
	mUSB_STRINGS_MSC
,

74 
	mUSB_STRINGS_SERIAL_PORT
,

75 
	mUSB_STRINGS_COMM
,

76 
	mUSB_STRINGS_DATA
,

80 c⁄° 
usb_devi˚_des¸ùt‹
 
	gdev
 = {

81 .
bLígth
 = 
USB_DT_DEVICE_SIZE
,

82 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_DEVICE
,

83 #ifde‡
USB21_INTERFACE


84 .
	gbcdUSB
 = 0x0210,

86 .
	gbcdUSB
 = 0x0200,

89 #ifde‡
SERIAL_USB_INTERFACE


90 .
	gbDevi˚Cœss
 = 
USB_CLASS_CDC
,

91 .
	gbDevi˚SubCœss
 = 0,

92 .
	gbDevi˚PrŸocﬁ
 = 0,

94 .
	gbDevi˚Cœss
 = 
USB_CLASS_MISCELLANEOUS
,

95 .
	gbDevi˚SubCœss
 = 2,

96 .
	gbDevi˚PrŸocﬁ
 = 1,

98 .
	gbMaxPackëSize0
 = 
MAX_USB_PACKET_SIZE
,

99 .
	gidVíd‹
 = 
USB_VID
,

100 .
	gidProdu˘
 = 
USB_PID
,

101 .
	gbcdDevi˚
 = 0x0220,

102 .
	giM™uÁ˘uªr
 = 
USB_STRINGS_MANUFACTURER
,

103 .
	giProdu˘
 = 
USB_STRINGS_PRODUCT
,

104 .
	giSîülNumbî
 = 
USB_STRINGS_SERIAL_NUMBER
,

105 .
	gbNumC⁄figuøti⁄s
 = 1,

108 #ifde‡
INTF_MSC


110 c⁄° 
usb_ídpoöt_des¸ùt‹
 
	gmsc_ídp
[] = {{

111 .
bLígth
 = 
USB_DT_ENDPOINT_SIZE
,

112 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

113 .
	gbEndpoötAddªss
 = 
MSC_OUT
,

114 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_BULK
,

115 .
	gwMaxPackëSize
 = 
MAX_USB_PACKET_SIZE
,

116 .
	gbI¡îvÆ
 = 0,

118 .
	gbLígth
 = 
USB_DT_ENDPOINT_SIZE
,

119 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

120 .
	gbEndpoötAddªss
 = 
MSC_IN
,

121 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_BULK
,

122 .
	gwMaxPackëSize
 = 
MAX_USB_PACKET_SIZE
,

123 .
	gbI¡îvÆ
 = 0,

127 #ifde‡
INTF_COMM


135 c⁄° 
usb_ídpoöt_des¸ùt‹
 
	gcomm_ídp
[] = {

137 .
bLígth
 = 
USB_DT_ENDPOINT_SIZE
,

138 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

139 .
	gbEndpoötAddªss
 = 
COMM_IN
,

140 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_INTERRUPT
,

141 .
	gwMaxPackëSize
 = 
COMM_PACKET_SIZE
,

142 .
	gbI¡îvÆ
 = 255,

146 c⁄° 
usb_ídpoöt_des¸ùt‹
 
	gd©a_ídp
[] = {

148 .
bLígth
 = 
USB_DT_ENDPOINT_SIZE
,

149 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

150 .
	gbEndpoötAddªss
 = 
DATA_OUT
,

151 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_BULK
,

152 .
	gwMaxPackëSize
 = 
MAX_USB_PACKET_SIZE
,

153 .
	gbI¡îvÆ
 = 1,

155 .
	gbLígth
 = 
USB_DT_ENDPOINT_SIZE
,

156 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

157 .
	gbEndpoötAddªss
 = 
DATA_IN
,

158 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_BULK
,

159 .
	gwMaxPackëSize
 = 
MAX_USB_PACKET_SIZE
,

160 .
	gbI¡îvÆ
 = 1,

165 
usb_cdc_hódî_des¸ùt‹
 
	mhódî
;

166 
usb_cdc_ˇŒ_m™agemít_des¸ùt‹
 
	mˇŒ_mgmt
;

167 
usb_cdc_acm_des¸ùt‹
 
	macm
;

168 
usb_cdc_uni⁄_des¸ùt‹
 
	mcdc_uni⁄
;

169 } 
__©åibuã__
((
∑cked
)Ë
	gcdˇcm_fun˘i⁄Æ_des¸ùt‹s
 = {

170 .
hódî
 = {

171 .
bFun˘i⁄Lígth
 = (
usb_cdc_hódî_des¸ùt‹
),

172 .
	gbDes¸ùt‹Ty≥
 = 
CS_INTERFACE
,

173 .
	gbDes¸ùt‹Subty≥
 = 
USB_CDC_TYPE_HEADER
,

174 .
	gbcdCDC
 = 0x0110,

176 .
	gˇŒ_mgmt
 = {

177 .
bFun˘i⁄Lígth
 =

178 (
usb_cdc_ˇŒ_m™agemít_des¸ùt‹
),

179 .
	gbDes¸ùt‹Ty≥
 = 
CS_INTERFACE
,

180 .
	gbDes¸ùt‹Subty≥
 = 
USB_CDC_TYPE_CALL_MANAGEMENT
,

181 .
	gbmC≠abûôõs
 = 0,

182 .
	gbD©aI¡îÁ˚
 = 
INTF_DATA
,

184 .
	gacm
 = {

185 .
bFun˘i⁄Lígth
 = (
usb_cdc_acm_des¸ùt‹
),

186 .
	gbDes¸ùt‹Ty≥
 = 
CS_INTERFACE
,

187 .
	gbDes¸ùt‹Subty≥
 = 
USB_CDC_TYPE_ACM
,

188 .
	gbmC≠abûôõs
 = 0,

190 .
	gcdc_uni⁄
 = {

191 .
bFun˘i⁄Lígth
 = (
usb_cdc_uni⁄_des¸ùt‹
),

192 .
	gbDes¸ùt‹Ty≥
 = 
CS_INTERFACE
,

193 .
	gbDes¸ùt‹Subty≥
 = 
USB_CDC_TYPE_UNION
,

194 .
	gbC⁄åﬁI¡îÁ˚
 = 
INTF_COMM
,

195 .
	gbSub‹dö©eI¡îÁ˚0
 = 
INTF_DATA
,

200 #ifde‡
INTF_DFU


202 c⁄° 
usb_öãrÁ˚_des¸ùt‹
 
	gdfu_iÁ˚
 = {

203 .
bLígth
 = 
USB_DT_INTERFACE_SIZE
,

204 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_INTERFACE
,

205 .
	gbI¡îÁ˚Numbî
 = 
INTF_DFU
,

206 .
	gbA…î«ãSëtög
 = 0,

207 .
	gbNumEndpoöts
 = 0,

208 .
	gbI¡îÁ˚Cœss
 = 0xFE,

209 .
	gbI¡îÁ˚SubCœss
 = 1,

210 .
	gbI¡îÁ˚PrŸocﬁ
 = 2,

211 .
	giI¡îÁ˚
 = 
USB_STRINGS_DFU
,

212 .
	gídpoöt
 = 
NULL
,

213 .
	gexåa
 = &
dfu_fun˘i⁄
,

214 .
	gexåÆí
 = (
dfu_fun˘i⁄
),

218 #ifde‡
INTF_MSC


220 c⁄° 
usb_öãrÁ˚_des¸ùt‹
 
	gmsc_iÁ˚
 = {

221 .
bLígth
 = 
USB_DT_INTERFACE_SIZE
,

222 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_INTERFACE
,

223 .
	gbI¡îÁ˚Numbî
 = 
INTF_MSC
,

224 .
	gbA…î«ãSëtög
 = 0,

225 .
	gbNumEndpoöts
 = 2,

226 .
	gbI¡îÁ˚Cœss
 = 
USB_CLASS_MSC
,

227 .
	gbI¡îÁ˚SubCœss
 = 
USB_MSC_SUBCLASS_SCSI
,

228 .
	gbI¡îÁ˚PrŸocﬁ
 = 
USB_MSC_PROTOCOL_BBB
,

229 .
	giI¡îÁ˚
 = 
USB_STRINGS_MSC
,

230 .
	gídpoöt
 = 
msc_ídp
,

231 .
	gexåa
 = 
NULL
,

232 .
	gexåÆí
 = 0

236 #ifde‡
INTF_COMM


238 c⁄° 
usb_iÁ˚_assoc_des¸ùt‹
 
	gcdc_iÁ˚_assoc
 = {

239 .
bLígth
 = 
USB_DT_INTERFACE_ASSOCIATION_SIZE
,

240 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_INTERFACE_ASSOCIATION
,

241 .
	gbFú°I¡îÁ˚
 = 
INTF_COMM
,

242 .
	gbI¡îÁ˚Cou¡
 = 2,

243 .
	gbFun˘i⁄Cœss
 = 
USB_CLASS_CDC
,

244 .
	gbFun˘i⁄SubCœss
 = 
USB_CDC_SUBCLASS_ACM
,

245 .
	gbFun˘i⁄PrŸocﬁ
 = 
USB_CDC_PROTOCOL_AT
,

246 .
	giFun˘i⁄
 = 
USB_STRINGS_SERIAL_PORT


249 c⁄° 
usb_öãrÁ˚_des¸ùt‹
 
	gcomm_iÁ˚
 = {

250 .
bLígth
 = 
USB_DT_INTERFACE_SIZE
,

251 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_INTERFACE
,

252 .
	gbI¡îÁ˚Numbî
 = 
INTF_COMM
,

253 .
	gbA…î«ãSëtög
 = 0,

254 .
	gbNumEndpoöts
 = 1,

255 .
	gbI¡îÁ˚Cœss
 = 
USB_CLASS_CDC
,

256 .
	gbI¡îÁ˚SubCœss
 = 
USB_CDC_SUBCLASS_ACM
,

257 .
	gbI¡îÁ˚PrŸocﬁ
 = 
USB_CDC_PROTOCOL_AT
,

258 .
	giI¡îÁ˚
 = 
USB_STRINGS_COMM
,

259 .
	gídpoöt
 = 
comm_ídp
,

260 .
	gexåa
 = &
cdˇcm_fun˘i⁄Æ_des¸ùt‹s
,

261 .
	gexåÆí
 = (
cdˇcm_fun˘i⁄Æ_des¸ùt‹s
)

264 c⁄° 
usb_öãrÁ˚_des¸ùt‹
 
	gd©a_iÁ˚
 = {

265 .
bLígth
 = 
USB_DT_INTERFACE_SIZE
,

266 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_INTERFACE
,

267 .
	gbI¡îÁ˚Numbî
 = 
INTF_DATA
,

268 .
	gbA…î«ãSëtög
 = 0,

269 .
	gbNumEndpoöts
 = 2,

270 .
	gbI¡îÁ˚Cœss
 = 
USB_CLASS_DATA
,

271 .
	gbI¡îÁ˚SubCœss
 = 0,

272 .
	gbI¡îÁ˚PrŸocﬁ
 = 0,

273 .
	giI¡îÁ˚
 = 
USB_STRINGS_DATA
,

274 .
	gídpoöt
 = 
d©a_ídp
,

279 c⁄° 
usb_öãrÁ˚
 
	göãrÁ˚s
[] = {

280 #ifde‡
INTF_DFU


282 .
num_Æt£âög
 = 1,

283 .
	gÆt£âög
 = &
dfu_iÁ˚
,

286 #ifde‡
INTF_MSC


288 .
	gnum_Æt£âög
 = 1,

289 .
	gÆt£âög
 = &
msc_iÁ˚
,

292 #ifde‡
INTF_COMM


294 .
	gnum_Æt£âög
 = 1,

295 #i‚de‡
SERIAL_USB_INTERFACE


296 .
	giÁ˚_assoc
 = &
cdc_iÁ˚_assoc
,

298 .
	gÆt£âög
 = &
comm_iÁ˚
,

301 .
	gnum_Æt£âög
 = 1,

302 .
	gÆt£âög
 = &
d©a_iÁ˚
,

308 c⁄° 
usb_c⁄fig_des¸ùt‹
 
	gc⁄fig
 = {

309 .
bLígth
 = 
USB_DT_CONFIGURATION_SIZE
,

310 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_CONFIGURATION
,

311 .
	gwTŸÆLígth
 = 0,

312 .
	gbNumI¡îÁ˚s
 = (
öãrÁ˚s
Ë/ (
usb_öãrÁ˚
),

313 .
	gbC⁄figuøti⁄VÆue
 = 1,

314 .
	giC⁄figuøti⁄
 = 0,

315 .
	gbmAâribuãs
 = 0x80,

316 .
	gbMaxPowî
 = 0xfa,

317 .
	göãrÁ˚
 = 
öãrÁ˚s
,

320 #ifde‡
USB21_INTERFACE


322 c⁄° 
usb_devi˚_ˇ∑bûôy_des¸ùt‹
* 
	gˇ∑bûôõs
[] = {

323 (c⁄° 
usb_devi˚_ˇ∑bûôy_des¸ùt‹
*)

324 &
webusb_∂©f‹m_ˇ∑bûôy_des¸ùt‹
,

325 (c⁄° 
usb_devi˚_ˇ∑bûôy_des¸ùt‹
*)

326 &
mi¸oso·_∂©f‹m_ˇ∑bûôy_des¸ùt‹
,

330 c⁄° 
usb_bos_des¸ùt‹
 
	gbos_des¸ùt‹
 = {

331 .
bLígth
 = 
USB_DT_BOS_SIZE
,

332 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_BOS
,

333 .
	gbNumDevi˚C≠s
 = (
ˇ∑bûôõs
) / (capabilities[0]),

334 .
	gˇ∑bûôõs
 = 
ˇ∑bûôõs


339 
uöt8_t
 
	gusbd_c⁄åﬁ_buf„r
[
USB_CONTROL_BUF_SIZE
] 
__©åibuã__
 ((
Æig√d
 (2)));

340 
usbd_devi˚
* 
	gusbd_dev
 = 
NULL
;

342 
usbd_devi˚
* 
	$usb_£tup
() {

343 
num_°rögs
 = (
usb_°rögs
) / (const *);

345 c⁄° 
usbd_drivî
* 
drivî
 = 
	`èrgë_usb_öô
();

346 
usbd_dev
 = 
	`usbd_öô
(
drivî
, &
dev
, &
c⁄fig
,

347 
usb_°rögs
, 
num_°rögs
,

348 
usbd_c⁄åﬁ_buf„r
, (usbd_control_buffer));

351 #ifde‡
INTF_DFU


352 
	`dfu_£tup
(
usbd_dev
, &
èrgë_m™i„°_≠p
, 
NULL
, NULL);

354 #ifde‡
INTF_MSC


355 
	`msc_£tup
(
usbd_dev
);

357 #ifde‡
INTF_COMM


358 
	`cdc_£tup
(
usbd_dev
);

361 #ifde‡
USB21_INTERFACE


363 
	`usb21_£tup
(
usbd_dev
, &
bos_des¸ùt‹
);

364 
	`webusb_£tup
(
usbd_dev
, 
‹igö_uæ
);

365 
	`wöusb_£tup
(
usbd_dev
, 
INTF_DFU
);

369 
°©us
 = 
	`usbd_ªgi°î_£t_c⁄fig_ˇŒback
(
usbd_dev
, 
£t_aggªg©e_ˇŒback
);

370 i‡(
°©us
 < 0Ë{ 
	`debug_¥öén
("*** usb_£tu∞Áûed"); 
	`debug_Êush
(); }

373 
	`£t_aggªg©e_ˇŒback
(
usbd_dev
, (
uöt16_t
) -1);

374  
usbd_dev
;

375 
	}
}

377 #ifde‡
INTF_MSC


378 
usbd_mass_°‹age
 *
cu°om_usb_msc_öô
(
usbd_devi˚
 *
usbd_dev
,

379 
uöt8_t
 
ï_ö
, uöt8_à
ï_ö_size
,

380 
uöt8_t
 
ï_out
, uöt8_à
ï_out_size
,

381 c⁄° *
víd‹_id
,

382 c⁄° *
¥odu˘_id
,

383 c⁄° *
¥odu˘_ªvisi⁄_Àvñ
,

384 c⁄° 
uöt32_t
 
block_cou¡
,

385 (*
ªad_block
)(
uöt32_t
 
lba
, 
uöt8_t
 *
c›y_to
),

386 (*
wrôe_block
)(
uöt32_t
 
lba
, c⁄° 
uöt8_t
 *
c›y_‰om
),

387 
uöt8_t
 
msc_öãrÁ˚_ödex0
);

389 
	$msc_£tup
(
usbd_devi˚
* 
usbd_dev0
) {

391 #ifde‡
RAM_DISK


392 
	`ømdisk_öô
();

395 
	`cu°om_usb_msc_öô
(
usbd_dev0
, 
MSC_IN
, 
MAX_USB_PACKET_SIZE
, 
MSC_OUT
, MAX_USB_PACKET_SIZE,

396 
MSC_VENDOR_ID
, 
MSC_PRODUCT_ID
, 
MSC_PRODUCT_REVISION_LEVEL
,

397 #ifde‡
RAM_DISK


398 
	`ømdisk_blocks
(), 
ømdisk_ªad
, 
ømdisk_wrôe
,

400 
UF2_NUM_BLOCKS
, 
ªad_block
, 
wrôe_block
,

402 
INTF_MSC


404 
	}
}

407 
	sc⁄åﬁ_ˇŒback_°ru˘
 {

408 
uöt8_t
 
	mty≥
;

409 
uöt8_t
 
	mty≥_mask
;

410 
usbd_c⁄åﬁ_ˇŒback
 
	mcb
;

413 
	#MAX_CONTROL_CALLBACK
 10

	)

414 
c⁄åﬁ_ˇŒback_°ru˘
 
	gc⁄åﬁ_ˇŒback
[
MAX_CONTROL_CALLBACK
];

415 
usbd_£t_c⁄fig_ˇŒback
 
	gc⁄fig_ˇŒback
[
MAX_CONTROL_CALLBACK
];

417 
	$aggªg©e_ªgi°î_c⁄fig_ˇŒback
(

418 
usbd_devi˚
 *
usbd_dev
,

419 
usbd_£t_c⁄fig_ˇŒback
 
ˇŒback
) {

421 
i
;

422 
i
 = 0; i < 
MAX_CONTROL_CALLBACK
; i++) {

423 i‡(
c⁄fig_ˇŒback
[
i
]) {

424 i‡(
c⁄fig_ˇŒback
[
i
] =
ˇŒback
) {  0; }

427 
c⁄fig_ˇŒback
[
i
] = 
ˇŒback
;

430 
	`debug_¥öén
("*** ERROR: Toÿm™y c⁄fig cÆlbacks"); 
	`debug_Êush
();

432 
	}
}

434 
	$aggªg©e_ªgi°î_ˇŒback
(

435 
usbd_devi˚
 *
usbd_dev
,

436 
uöt8_t
 
ty≥
,

437 
uöt8_t
 
ty≥_mask
,

438 
usbd_c⁄åﬁ_ˇŒback
 
ˇŒback
) {

441 
i
;

442 
i
 = 0; i < 
MAX_CONTROL_CALLBACK
; i++) {

443 i‡(
c⁄åﬁ_ˇŒback
[
i
].
cb
) {

445 i‡(
c⁄åﬁ_ˇŒback
[
i
].
ty≥
 ==Åype &&

446 
c⁄åﬁ_ˇŒback
[
i
].
ty≥_mask
 ==Åype_mask &&

447 
c⁄åﬁ_ˇŒback
[
i
].
cb
 =
ˇŒback
) {

453 
c⁄åﬁ_ˇŒback
[
i
].
ty≥
 =Åype;

454 
c⁄åﬁ_ˇŒback
[
i
].
ty≥_mask
 =Åype_mask;

455 
c⁄åﬁ_ˇŒback
[
i
].
cb
 = 
ˇŒback
;

458 
	`debug_¥öén
("*** ERROR: Toÿm™y c⁄åﬁ cÆlbacks"); 
	`debug_Êush
();

460 
	}
}

462 
uöt8_t
 
	$usb_des¸ùt‹_ty≥
(
uöt16_t
 
wVÆue
) {

463  
wVÆue
 >> 8;

464 
	}
}

466 
uöt8_t
 
	$usb_des¸ùt‹_ödex
(
uöt16_t
 
wVÆue
) {

467  
wVÆue
 & 0xFF;

468 
	}
}

470 
uöt16_t
 
	gdevi˚_addªss
 = (uint16_t) -1;

472 
	$aggªg©e_ˇŒback
(

473 
usbd_devi˚
 *
usbd_dev
,

474 
usb_£tup_d©a
 *
ªq
,

475 
uöt8_t
 **
buf
,

476 
uöt16_t
 *
Àn
,

477 
usbd_c⁄åﬁ_com∂ëe_ˇŒback
 *
com∂ëe
) {

479 
i
, 
ªsu…
 = 0;

481 
i
 = 0; i < 
MAX_CONTROL_CALLBACK
; i++) {

482 i‡(
c⁄åﬁ_ˇŒback
[
i
].
cb
 =
NULL
) { ; }

483 i‡((
ªq
->
bmReque°Ty≥
 & 
c⁄åﬁ_ˇŒback
[
i
].
ty≥_mask
Ë=c⁄åﬁ_ˇŒback[i].
ty≥
) {

484 
ªsu…
 = 
c⁄åﬁ_ˇŒback
[
i
].
	`cb
(

485 
usbd_dev
,

486 
ªq
,

487 
buf
,

488 
Àn
,

489 
com∂ëe
);

490 i‡(
ªsu…
 =
USBD_REQ_HANDLED
 ||

491 
ªsu…
 =
USBD_REQ_NOTSUPP
) {

492  
ªsu…
;

496 i‡(!(
ªq
->
bmReque°Ty≥
 =0x80 &&Ñeq->
bReque°
 == 0x06)) {

498 
	`dump_usb_ªque°
(">> ", 
ªq
); 
	`debug_Êush
();

500  
USBD_REQ_NEXT_CALLBACK
;

501 
	}
}

503 
	$£t_aggªg©e_ˇŒback
(

504 
usbd_devi˚
 *
usbd_dev
,

505 
uöt16_t
 
wVÆue
) {

507 i‡(
wVÆue
 !(
uöt16_t
) -1) {

509 
	`debug_¥öén
("set_aggregate_callback");

510 
i
;

511 
i
 = 0; i < 
MAX_CONTROL_CALLBACK
; i++) {

512 i‡(!
c⁄fig_ˇŒback
[
i
]) { ; }

513 (
c⁄fig_ˇŒback
[
i
])(
usbd_dev
, 
wVÆue
);

517 
°©us
;

518 
°©us
 = 
	`usbd_ªgi°î_c⁄åﬁ_ˇŒback
(

519 
usbd_dev
,

522 
aggªg©e_ˇŒback
);

523 i‡(
°©us
 < 0Ë{ 
	`debug_¥öén
("*** ERROR: së_aggªg©e_ˇŒback faûed"); 
	`debug_Êush
(); }

524 
	}
}

526 
	$usb_£t_£rül_numbî
(c⁄° * 
£rül
) {

527 
£rül_numbî
[0] = '\0';

528 i‡(
£rül
) {

529 
	`°∫˝y
(
£rül_numbî
, 
£rül
, 
USB_SERIAL_NUM_LENGTH
);

530 
£rül_numbî
[
USB_SERIAL_NUM_LENGTH
] = '\0';

532 
	}
}

534 
	$dump_usb_ªque°
(c⁄° *
msg
, 
usb_£tup_d©a
 *
ªq
) {

535 
uöt8_t
 
desc_ty≥
 = 
	`usb_des¸ùt‹_ty≥
(
ªq
->
wVÆue
);

536 
uöt8_t
 
desc_ödex
 = 
	`usb_des¸ùt‹_ödex
(
ªq
->
wVÆue
);

537 
	`debug_¥öt
(
msg
);

538 
	`debug_¥öt
("Åy∞"); 
	`debug_¥öthex
(
ªq
->
bmReque°Ty≥
);

539 
	`debug_¥öt
(",Ñeq "); 
	`debug_¥öthex
(
ªq
->
bReque°
);

540 
	`debug_¥öt
(", vÆ "); 
	`debug_¥öthex
(
ªq
->
wVÆue
 >> 8); debug_printhex(req->wValue & 0xff);

541 
	`debug_¥öt
(", idx "); 
	`debug_¥öthex
(
ªq
->
wIndex
 >> 8); debug_printhex(req->wIndex & 0xff);

542 
	`debug_¥öt
(",Üí "); 
	`debug_¥öthex
(
ªq
->
wLígth
 >> 8); debug_printhex(req->wLength & 0xff);

544 i‡(
ªq
->
bmReque°Ty≥
 == 0x00 ||Ñeq->bmRequestType == 0x80) {

546 i‡(
ªq
->
bmReque°Ty≥
 =0x80 &&Ñeq->
bReque°
 == 0x06) {

547 
	`debug_¥öt
(", GET_DES");

548 
desc_ty≥
) {

549 1: 
	`debug_¥öt
("_DEV"); ;

550 2: 
	`debug_¥öt
("_CFG"); ;

551 3: 
	`debug_¥öt
("_STR"); ;

552 4: 
	`debug_¥öt
("_INF"); ;

553 5: 
	`debug_¥öt
("_ENP"); ;

554 15: 
	`debug_¥öt
("_BOS"); ;

556 } i‡(
ªq
->
bmReque°Ty≥
 =0x00 &&Ñeq->
bReque°
 == 0x05) {

559 
	`debug_¥öt
(", SET_ADR ");

560 } i‡(
ªq
->
bmReque°Ty≥
 =0x00 &&Ñeq->
bReque°
 == 0x09) {

561 
	`debug_¥öt
(", SET_CFG ");

562 } i‡(
ªq
->
bmReque°Ty≥
 =0x80 &&Ñeq->
bReque°
 == 0x09) {

563 
	`debug_¥öt
(", SET_CFG ");

565 
	`debug_¥öt
(",");

567 
	`debug_¥öt
("Å "); 
	`debug_¥öthex
(
desc_ty≥
);

568 
	`debug_¥öt
(" i "); 
	`debug_¥öthex
(
desc_ödex
);

570 
	`debug_¥öén
("");

571 
	}
}

	@logger/trash/usb_conf.h

19 #i‚de‡
USB_CONF_H_INCLUDED


20 
	#USB_CONF_H_INCLUDED


	)

22 
	~<lib›ícm3/usb/usbd.h
>

24 
	#USB_VID
 0x1209

	)

25 
	#USB_PID
 0xdb42

	)

26 
	#USB_SERIAL_NUM_LENGTH
 24

	)

27 
	#USB_CONTROL_BUF_SIZE
 256

28 
	#MAX_USB_PACKET_SIZE
 64

29 

	)

30 
	#USB21_INTERFACE


31 
	#ALL_USB_INTERFACES


34 

	)

36 #ifde‡
ALL_USB_INTERFACES


37 
	#INTF_DFU
 0

	)

38 
	#INTF_MSC
 1

	)

39 
	#INTF_COMM
 2

	)

40 
	#INTF_DATA
 3

	)

43 #ifde‡
STORAGE_AND_SERIAL_USB_INTERFACE


44 
	#INTF_MSC
 0

	)

45 
	#INTF_COMM
 1

46 
	#INTF_DATA
 2

	)

49 #ifde‡
SERIAL_USB_INTERFACE


50 
	#INTF_COMM
 0

51 
	#INTF_DATA
 1

	)

55 
	#MSC_OUT
 0x01

	)

56 
	#DATA_OUT
 0x03

	)

58 
	#MSC_IN
 0x82

	)

59 
	#DATA_IN
 0x84

	)

60 
	#COMM_IN
 0x85

	)

62 #ifde‡
NOTUSED


63 
	#DATA_IN
 0x82

	)

64 
	#COMM_IN
 0x83

	)

65 
	#MSC_IN
 0x84

	)

67 
	#DATA_OUT
 0x01

	)

68 
	#MSC_OUT
 0x02

	)

71 
usb_£t_£rül_numbî
(c⁄° * 
£rül
);

72 
usbd_devi˚
* 
usb_£tup
();

73 
msc_£tup
(
usbd_devi˚
* 
usbd_dev0
);

74 
uöt16_t
 
£nd_msc_∑ckë
(c⁄° *
buf
, 
Àn
);

75 
dump_usb_ªque°
(c⁄° *
msg
, 
usb_£tup_d©a
 *
ªq
);

76 
aggªg©e_ªgi°î_c⁄fig_ˇŒback
(

77 
usbd_devi˚
 *
usbd_dev
,

78 
usbd_£t_c⁄fig_ˇŒback
 
ˇŒback
);

79 
aggªg©e_ªgi°î_ˇŒback
(

80 
usbd_devi˚
 *
usbd_dev
,

81 
uöt8_t
 
ty≥
,

82 
uöt8_t
 
ty≥_mask
,

83 
usbd_c⁄åﬁ_ˇŒback
 
ˇŒback
);

	@logger/trash/wbnd_msg.c

2 
	#CONFIGURATION_DONE
 0xAAAA

	)

3 
	#CONFIGURATION_RESET
 0x0000

	)

5 
	#DEFAULT_DAY
 15

	)

6 
	#DEFAULT_MONTH
 5

	)

7 
	#DEFAULT_YEAR
 2020

	)

8 
	#DEFAULT_HOURS
 9

	)

9 
	#DEFAULT_MINUTES
 24

	)

10 
	#DEFAULT_SECONDS
 0

	)

12 
	#LOG_MSG
 0x77

	)

13 
	#CRC_MSG
 0x88

	)

29 
uöt32_t
 
	$wbnd_wrôe_msg
 (
uöt8_t
 
msg_id
, 
uöt32_t
 
•i
) {

31 
uöt32_t
 
addr
 = 0;

32 
uöt8_t
 
öput
 = 0;

33 
uöt16_t
 
ãmp
 = 0;

36 
addr
 = 
BKP_DR4
;

39 
msg_id
) {

40 (
CRC_MSG
):

44 
	`πc_gë_cou¡î_vÆ
();

46 
addr
 = 
	`w25_wrôe_d©a
(
•i
,áddr,*
d©a
,
uöt32_t
 
byãs
);

50 
BKP_DR4
 = (
uöt16_t
)(
addr
 & 0xFFFF0000)>>16;

51 
BKP_DR5
 = (
uöt16_t
)(
addr
 & 0x0000FFFF);

54 (
LOG_MSG
):

58 
	`πc_gë_cou¡î_vÆ
();

59 
addr
 = 
	`w25_wrôe_d©a
(
•i
,áddr,*
d©a
,
uöt32_t
 
byãs
);

63 
BKP_DR4
 = (
uöt16_t
)(
addr
 & 0xFFFF0000)>>16;

64 
BKP_DR5
 = (
uöt16_t
)(
addr
 & 0x0000FFFF);

70 
BKP_DR4
 = 
addr
;

73 (
uöt16_t
)((
öfo
>>8)&0xFF),

74 (
uöt8_t
)()

76 
	}
}

	@logger/trash/webusb.c

23 
	~<°rög.h
>

24 
	~<loggî.h
>

25 
	~"usb_c⁄f.h
"

26 
	~"webusb.h
"

27 
	~"wöusb.h
"

28 
	~"usb21_°™d¨d.h
"

30 
	#CONTROL_CALLBACK_TYPE
 (
USB_REQ_TYPE_VENDOR
 | 
USB_REQ_TYPE_DEVICE
)

	)

31 
	#CONTROL_CALLBACK_MASK
 (
USB_REQ_TYPE_TYPE
 | 
USB_REQ_TYPE_RECIPIENT
)

	)

33 
	#MIN
(
a
, 
b
Ë({ 
	`ty≥of
◊Ë
_a
 = (a);Åy≥of(bË
_b
 = (b); _®< _b ? _®: _b; })

	)

36 c⁄° 
webusb_∂©f‹m_des¸ùt‹
 
	gwebusb_∂©f‹m_ˇ∑bûôy_des¸ùt‹
 = {

37 .
bLígth
 = 
WEBUSB_PLATFORM_DESCRIPTOR_SIZE
,

38 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_DEVICE_CAPABILITY
,

39 .
	gbDevC≠abûôyTy≥
 = 
USB_DC_PLATFORM
,

40 .
	gbRe£rved
 = 0,

41 .
	g∂©f‹mC≠abûôyUUID
 = 
WEBUSB_UUID
,

42 .
	gbcdVîsi⁄
 = 0x0100,

43 .
	gbVíd‹Code
 = 
WEBUSB_VENDOR_CODE
,

44 .
	giL™dögPage
 = 1

48 c⁄° 
webusb_∂©f‹m_des¸ùt‹
 
	gwebusb_∂©f‹m_ˇ∑bûôy_des¸ùt‹_no_œndög_∑ge
 = {

49 .
bLígth
 = 
WEBUSB_PLATFORM_DESCRIPTOR_SIZE
,

50 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_DEVICE_CAPABILITY
,

51 .
	gbDevC≠abûôyTy≥
 = 
USB_DC_PLATFORM
,

52 .
	gbRe£rved
 = 0,

53 .
	g∂©f‹mC≠abûôyUUID
 = 
WEBUSB_UUID
,

54 .
	gbcdVîsi⁄
 = 0x0100,

55 .
	gbVíd‹Code
 = 
WEBUSB_VENDOR_CODE
,

56 .
	giL™dögPage
 = 0

60 c⁄° 
mi¸oso·_∂©f‹m_des¸ùt‹
 
	gmi¸oso·_∂©f‹m_ˇ∑bûôy_des¸ùt‹
 = {

61 .
bLígth
 = 
MICROSOFT_PLATFORM_DESCRIPTOR_SIZE
,

62 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_DEVICE_CAPABILITY
,

63 .
	gbDevC≠abûôyTy≥
 = 
USB_DC_PLATFORM
,

64 .
	gbRe£rved
 = 0,

65 .
	g∂©f‹mC≠abûôyUUID
 = 
MSOS20_PLATFORM_UUID
,

66 .
	gdwWödowsVîsi⁄
 = 
MSOS20_WINDOWS_VERSION
,

67 .
	gwMSOSDes¸ùt‹SëTŸÆLígth
 = 
MSOS20_DESCRIPTOR_SET_SIZE
,

68 .
	gbMS_Víd‹Code
 = 
WINUSB_MS_VENDOR_CODE
,

69 .
	gbA…EnumCode
 = 0

72 c⁄° * 
	gwebusb_hâps_uæ
;

74 
	$webusb_c⁄åﬁ_víd‹_ªque°
(
usbd_devi˚
 *
usbd_dev
,

75 
usb_£tup_d©a
 *
ªq
,

76 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
,

77 
usbd_c⁄åﬁ_com∂ëe_ˇŒback
* 
com∂ëe
) {

80 ()
com∂ëe
;

81 ()
usbd_dev
;

83 i‡(
ªq
->
bmReque°Ty≥
 !0xc0 &&Ñeq->bmReque°Ty≥ !0xc1Ë{  
USBD_REQ_NEXT_CALLBACK
; }

84 i‡(
ªq
->
bReque°
 !
WEBUSB_VENDOR_CODE
Ë{  
USBD_REQ_NEXT_CALLBACK
; }

85 
°©us
 = 
USBD_REQ_NOTSUPP
;

86 
ªq
->
wIndex
) {

87 
WEBUSB_REQ_GET_URL
: {

88 
webusb_uæ_des¸ùt‹
* 
uæ
 = (webusb_uæ_des¸ùt‹*)(*
buf
);

89 
uöt16_t
 
ödex
 = 
ªq
->
wVÆue
;

90 i‡(
ödex
 == 0) {

91 
	`debug_¥öt
("*** webusbÇŸsuµ index "); 
	`debug_¥öt_unsig√d
(
ödex
); 
	`debug_¥öén
(""); 
	`debug_Êush
();

92  
USBD_REQ_NOTSUPP
;

94 i‡(
ödex
 == 1) {

95 
	`dump_usb_ªque°
("webuæ", 
ªq
); 
	`debug_Êush
();

96 
size_t
 
uæ_Àn
 = 
	`°æí
(
webusb_hâps_uæ
);

97 
uæ
->
bLígth
 = 
WEBUSB_DT_URL_DESCRIPTOR_SIZE
 + 
uæ_Àn
;

98 
uæ
->
bDes¸ùt‹Ty≥
 = 
WEBUSB_DT_URL
;

99 
uæ
->
bScheme
 = 
WEBUSB_URL_SCHEME_HTTPS
;

100 
	`mem˝y
(&
uæ
->
URL
, 
webusb_hâps_uæ
, 
uæ_Àn
);

101 *
Àn
 = 
	`MIN
(*Àn, 
uæ
->
bLígth
);

102 
°©us
 = 
USBD_REQ_HANDLED
;

105 
	`debug_¥öt
("*** webusbÇŸsuµ index "); 
	`debug_¥öt_unsig√d
(
ödex
); 
	`debug_¥öén
(""); 
	`debug_Êush
();

106 
°©us
 = 
USBD_REQ_NOTSUPP
;

111 
	`debug_¥öt
("*** webusbÇŸsuµ wIndex "); 
	`debug_¥öt_unsig√d
(
ªq
->
wIndex
); 
	`debug_¥öén
(""); 
	`debug_Êush
();

112 
°©us
 = 
USBD_REQ_NOTSUPP
;

117  
°©us
;

118 
	}
}

120 
	$webusb_£t_c⁄fig
(
usbd_devi˚
* 
usbd_dev
, 
uöt16_t
 
wVÆue
) {

122 ()
wVÆue
;

123 
°©us
 = 
	`aggªg©e_ªgi°î_ˇŒback
(

124 
usbd_dev
,

125 
CONTROL_CALLBACK_TYPE
,

126 
CONTROL_CALLBACK_MASK
,

127 
webusb_c⁄åﬁ_víd‹_ªque°
);

128 i‡(
°©us
 < 0Ë{ 
	`debug_¥öén
("*** webusb_£t_c⁄fig faûed"); 
	`debug_Êush
(); }

129 
	}
}

131 
	$webusb_£tup
(
usbd_devi˚
* 
usbd_dev
, c⁄° * 
hâps_uæ
) {

133 
webusb_hâps_uæ
 = 
hâps_uæ
;

136 
°©us
 = 
	`aggªg©e_ªgi°î_ˇŒback
(

137 
usbd_dev
,

138 
CONTROL_CALLBACK_TYPE
,

139 
CONTROL_CALLBACK_MASK
,

140 
webusb_c⁄åﬁ_víd‹_ªque°
);

141 i‡(
°©us
 < 0Ë{ 
	`debug_¥öén
("*** webusb_£tu∞Áûed"); 
	`debug_Êush
(); }

144 
°©us
 = 
	`aggªg©e_ªgi°î_c⁄fig_ˇŒback
(
usbd_dev
, 
webusb_£t_c⁄fig
);

145 i‡(
°©us
 < 0Ë{ 
	`debug_¥öén
("*** webusb_£tu∞Áûed"); 
	`debug_Êush
(); }

146 
	}
}

	@logger/trash/webusb.h

19 #i‚de‡
WEBUSB_H_INCLUDED


20 
	#WEBUSB_H_INCLUDED


	)

22 
	~<lib›ícm3/usb/usbd.h
>

23 
	~"webusb_defs.h
"

26 
	#WEBUSB_VENDOR_CODE
 0x22

27 

	)

28 c⁄° 
webusb_∂©f‹m_des¸ùt‹
 
webusb_∂©f‹m_ˇ∑bûôy_des¸ùt‹
;

29 c⁄° 
webusb_∂©f‹m_des¸ùt‹
 
webusb_∂©f‹m_ˇ∑bûôy_des¸ùt‹_no_œndög_∑ge
;

30 c⁄° 
mi¸oso·_∂©f‹m_des¸ùt‹
 
mi¸oso·_∂©f‹m_ˇ∑bûôy_des¸ùt‹
;

32 
webusb_£tup
(
usbd_devi˚
* 
usbd_dev
, c⁄° * 
hâps_uæ
);

	@logger/trash/webusb_defs.h

19 #i‚de‡
WEBUSB_DEFS_H_INCLUDED


20 
	#WEBUSB_DEFS_H_INCLUDED


	)

22 
	~<°döt.h
>

24 
	#WEBUSB_REQ_GET_URL
 0x02

	)

26 
	#WEBUSB_DT_DESCRIPTOR_SET_HEADER
 0

	)

27 
	#WEBUSB_DT_CONFIGURATION_SUBSET_HEADER
 1

	)

28 
	#WEBUSB_DT_FUNCTION_SUBSET_HEADER
 2

	)

29 
	#WEBUSB_DT_URL
 3

	)

31 
	#WEBUSB_URL_SCHEME_HTTP
 0

	)

32 
	#WEBUSB_URL_SCHEME_HTTPS
 1

	)

34 
	swebusb_∂©f‹m_des¸ùt‹
 {

35 
uöt8_t
 
	mbLígth
;

36 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

37 
uöt8_t
 
	mbDevC≠abûôyTy≥
;

38 
uöt8_t
 
	mbRe£rved
;

39 
uöt8_t
 
	m∂©f‹mC≠abûôyUUID
[16];

40 
uöt16_t
 
	mbcdVîsi⁄
;

41 
uöt8_t
 
	mbVíd‹Code
;

42 
uöt8_t
 
	miL™dögPage
;

43 } 
__©åibuã__
((
∑cked
));

48 
	#WEBUSB_UUID
 { 0x38, 0xB6, 0x08, 0x34, 0xA9, 0x09, 0xA0, 0x47,0x8B, 0xFD, 0xA0, 0x76, 0x88, 0x15, 0xB6, 0x65 }

	)

49 
	#WEBUSB_PLATFORM_DESCRIPTOR_SIZE
 (
webusb_∂©f‹m_des¸ùt‹
)

	)

51 
	swebusb_uæ_des¸ùt‹
 {

52 
uöt8_t
 
	mbLígth
;

53 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

54 
uöt8_t
 
	mbScheme
;

55 
	mURL
[];

56 } 
__©åibuã__
((
∑cked
));

58 
	#WEBUSB_DT_URL_DESCRIPTOR_SIZE
 3

	)

	@logger/trash/winbond.c

5 
	~<°rög.h
>

6 
	~<˘y≥.h
>

8 
	~<lib›ícm3/°m32/rcc.h
>

9 
	~<lib›ícm3/°m32/gpio.h
>

10 
	~<lib›ícm3/°m32/•i.h
>

12 
	~"wöb⁄d.h
"

18 
uöt8_t
 
	$w25_ªad_§1
(
uöt32_t
 
•i
) {

19 
uöt8_t
 
§1
;

21 
	`•i_íabÀ
(
•i
);

22 
	`•i_x„r
(
•i
,
W25_CMD_READ_SR1
);

23 
§1
 = 
	`•i_x„r
(
•i
,
DUMMY
);

24 
	`•i_dißbÀ
(
•i
);

25  
§1
;

26 
	}
}

32 
uöt8_t
 
	$w25_ªad_§2
(
uöt32_t
 
•i
) {

33 
uöt8_t
 
§1
;

35 
	`•i_íabÀ
(
•i
);

36 
	`•i_x„r
(
•i
,
W25_CMD_READ_SR2
);

37 
§1
 = 
	`•i_x„r
(
•i
,0x00);

38 
	`•i_dißbÀ
(
•i
);

39  
§1
;

40 
	}
}

46 
	$w25_waô
(
uöt32_t
 
•i
) {

48  
	`w25_ªad_§1
(
•i
Ë& 
W25_SR1_BUSY
 )

49 
	}
}

55 
boﬁ
 
	$w25_is_w¥Ÿe˘
(
uöt32_t
 
•i
) {

57 
	`w25_waô
(
•i
);

58  !(
	`w25_ªad_§1
(
•i
Ë& 
W25_SR1_WEL
);

59 
	}
}

65 
	$w25_wrôe_í
(
uöt32_t
 
•i
,
boﬁ
 
í
) {

67 
	`w25_waô
(
•i
);

69 
	`•i_íabÀ
(
•i
);

70 
	`•i_x„r
(
•i
,
í
 ? 
W25_CMD_WRITE_EN
 : 
W25_CMD_WRITE_DI
);

71 
	`•i_dißbÀ
(
•i
);

72 
	}
}

78 
uöt16_t
 
	$w25_m™uf_devi˚
(
uöt32_t
 
•i
) {

79 
uöt16_t
 
öfo
;

81 
	`w25_waô
(
•i
);

82 
	`•i_íabÀ
(
•i
);

83 
	`•i_x„r
(
•i
,
W25_CMD_MANUF_DEVICE
);

84 
	`•i_x„r
(
•i
,
DUMMY
);

85 
	`•i_x„r
(
•i
,
DUMMY
);

86 
	`•i_x„r
(
•i
,0x00);

87 
öfo
 = 
	`•i_x„r
(
•i
,
DUMMY
) << 8;

88 
öfo
 |
	`•i_x„r
(
•i
,
DUMMY
);

89 
	`•i_dißbÀ
(
•i
);

90  
öfo
;

91 
	}
}

97 
uöt32_t
 
	$w25_JEDEC_ID
(
uöt32_t
 
•i
) {

98 
uöt32_t
 
öfo
;

100 
	`w25_waô
(
•i
);

101 
	`•i_íabÀ
(
•i
);

102 
	`•i_x„r
(
•i
,
W25_CMD_JEDEC_ID
);

103 
öfo
 = 
	`•i_x„r
(
•i
,
DUMMY
);

104 
öfo
 = (öfÿ<< 8Ë| 
	`•i_x„r
(
•i
,
DUMMY
);

105 
öfo
 = (öfÿ<< 8Ë| 
	`•i_x„r
(
•i
,
DUMMY
);

106 
	`•i_dißbÀ
(
•i
);

108  
öfo
;

109 
	}
}

115 
	$w25_ªad_uid
(
uöt32_t
 
•i
,*
buf
,
uöt16_t
 
byãs
) {

116 
uöt8_t
 *
ud©a
 = (uöt8_t*)
buf
;

118 i‡–
byãs
 > 8 )

119 
byãs
 = 8;

120 i‡–
byãs
 <= 0 )

123 
	`w25_waô
(
•i
);

124 
	`•i_íabÀ
(
•i
);

125 
	`•i_x„r
(
•i
,
W25_CMD_READ_UID
);

126  
uöt8_t
 
ux
=0; ux<4; ++ux )

127 
	`•i_x„r
(
•i
,
DUMMY
);

128  
uöt8_t
 
ux
=0; ux<
byãs
; ++ux )

129 
ud©a
[
ux
] = 
	`•i_x„r
(
•i
,
DUMMY
);

130 
	`•i_dißbÀ
(
•i
);

131 
	}
}

137 
	$w25_powî
(
uöt32_t
 
•i
,
boﬁ
 
⁄
) {

139 i‡–!
⁄
 )

140 
	`w25_waô
(
•i
);

141 
	`•i_íabÀ
(
•i
);

142 
	`•i_x„r
(
•i
,
⁄
 ? 
W25_CMD_PWR_ON
 : 
W25_CMD_PWR_OFF
);

143 
	`•i_dißbÀ
(
•i
);

144 
	}
}

150 
boﬁ
 
	$w25_chù_îa£
(
uöt32_t
 
•i
) {

152 i‡–
	`w25_is_w¥Ÿe˘
(
•i
) )

153  
Ál£
;

155 
	`•i_íabÀ
(
•i
);

156 
	`•i_x„r
(
•i
,
W25_CMD_CHIP_ERASE
);

157 
	`•i_dißbÀ
(
•i
);

159  
	`w25_is_w¥Ÿe˘
(
•i
);

160 
	}
}

166 
uöt32_t
 
	$w25_ªad_d©a
(
uöt32_t
 
•i
,uöt32_à
addr
,*
d©a
,uöt32_à
byãs
) {

167 
uöt8_t
 *
ud©a
 = (uöt8_t*)
d©a
;

169 
	`w25_waô
(
•i
);

171 
	`•i_íabÀ
(
•i
);

172 
	`•i_x„r
(
•i
,
W25_CMD_FAST_READ
);

173 
	`•i_x„r
(
•i
,
addr
 >> 16);

174 
	`•i_x„r
(
•i
,(
addr
 >> 8) & 0xFF);

175 
	`•i_x„r
(
•i
,
addr
 & 0xFF);

176 
	`•i_x„r
(
•i
,
DUMMY
);

178  ; 
byãs
-- > 0; ++
addr
 )

179 *
ud©a
++ = 
	`•i_x„r
(
•i
,0x00);

181 
	`•i_dißbÀ
(
•i
);

182  
addr
;

183 
	}
}

189 
	$w25_wrôe_d©a
(
uöt32_t
 
•i
,uöt32_à
addr
,*
d©a
,uöt32_à
byãs
) {

190 
uöt8_t
 *
ud©a
 = (uöt8_t*)
d©a
;

192 
	`w25_wrôe_í
(
•i
,
åue
);

193 
	`w25_waô
(
•i
);

195 i‡–
	`w25_is_w¥Ÿe˘
(
•i
) )

198  
byãs
 > 0 ) {

199 
	`•i_íabÀ
(
•i
);

200 
	`•i_x„r
(
•i
,
W25_CMD_WRITE_DATA
);

201 
	`•i_x„r
(
•i
,
addr
 >> 16);

202 
	`•i_x„r
(
•i
,(
addr
 >> 8) & 0xFF);

203 
	`•i_x„r
(
•i
,
addr
 & 0xFF);

204  
byãs
 > 0 ) {

205 
	`•i_x„r
(
•i
,*
ud©a
++);

206 --
byãs
;

207 i‡–(++
addr
 & 0xFF) == 0x00 )

210 
	`•i_dißbÀ
(
•i
);

212 i‡–
byãs
 > 0 )

213 
	`w25_wrôe_í
(
•i
,
åue
);

216  
addr
;

217 
	}
}

223 
boﬁ
 
	$w25_îa£_block
(
uöt32_t
 
•i
,uöt32_à
addr
,
uöt8_t
 
cmd
) {

225 i‡–
	`w25_is_w¥Ÿe˘
(
•i
) )

226  
Ál£
;

228  
cmd
 ) {

229 
W25_CMD_ERA_SECTOR
:

230 
addr
 &= ~(4*1024-1);

232 
W25_CMD_ERA_32K
:

233 
addr
 &= ~(32*1024-1);

235 
W25_CMD_ERA_64K
:

236 
addr
 &= ~(64*1024-1);

239  
Ál£
;

242 
	`•i_íabÀ
(
•i
);

243 
	`•i_x„r
(
•i
,
cmd
);

244 
	`•i_x„r
(
•i
,
addr
 >> 16);

245 
	`•i_x„r
(
•i
,(
addr
 >> 8) & 0xFF);

246 
	`•i_x„r
(
•i
,
addr
 & 0xFF);

247 
	`•i_dißbÀ
(
•i
);

249  
	`w25_is_w¥Ÿe˘
(
•i
);

250 
	}
}

256 
	$w25_•i_£tup
(

257 
uöt32_t
 
•i
,

258 
boﬁ
 
bôs8
,

259 
boﬁ
 
msbfú°
,

260 
boﬁ
 
mode0
,

261 
uöt8_t
 
Â˛k_div


264 
	`rcc_≥rùh_˛ock_íabÀ
(
•i
 =
SPI1
 ? 
RCC_SPI1
 : 
RCC_SPI2
);

265 i‡–
•i
 =
SPI1
 ) {

266 
	`gpio_£t_mode
(

267 
GPIOA
,

268 
GPIO_MODE_OUTPUT_50_MHZ
,

269 
GPIO_CNF_OUTPUT_ALTFN_PUSHPULL
,

270 
GPIO4
|
GPIO5
|
GPIO7


272 
	`gpio_£t_mode
(

273 
GPIOA
,

274 
GPIO_MODE_INPUT
,

275 
GPIO_CNF_INPUT_FLOAT
,

276 
GPIO6


278 
	`gpio_£t
(
GPIOA
,
GPIO4
);

280 
	`gpio_£t_mode
(

281 
GPIOB
,

282 
GPIO_MODE_OUTPUT_50_MHZ
,

283 
GPIO_CNF_OUTPUT_ALTFN_PUSHPULL
,

284 
GPIO12
|
GPIO13
|
GPIO15


286 
	`gpio_£t_mode
(

287 
GPIOB
,

288 
GPIO_MODE_INPUT
,

289 
GPIO_CNF_INPUT_FLOAT
,

290 
GPIO14


292 
	`gpio_£t
(
GPIOB
,
GPIO12
);

295 
	`•i_ª£t
(
•i
);

297 
	`•i_öô_ma°î
(

298 
•i
,

299 
Â˛k_div
,

300 
mode0
 ? 
SPI_CR1_CPOL_CLK_TO_0_WHEN_IDLE
 : 
SPI_CR1_CPOL_CLK_TO_1_WHEN_IDLE
,

301 
mode0
 ? 
SPI_CR1_CPHA_CLK_TRANSITION_1
 : 
SPI_CR1_CPHA_CLK_TRANSITION_2
,

302 
bôs8
 ? 
SPI_CR1_DFF_8BIT
 : 
SPI_CR1_DFF_16BIT
,

303 
msbfú°
 ? 
SPI_CR1_MSBFIRST
 : 
SPI_CR1_LSBFIRST


306 
	`•i_dißbÀ_so·w¨e_¶ave_m™agemít
(
•i
);

307 
	`•i_íabÀ_ss_ouçut
(
•i
);

308 
	}
}

	@logger/trash/winbond.h

4 #i‚de‡
WINBOND_H


5 
	#WINBOND_H


	)

7 
	~<°döt.h
>

8 
	~<°dboﬁ.h
>

10 
	#W25_CMD_MANUF_DEVICE
 0x90

	)

11 
	#W25_CMD_JEDEC_ID
 0x9F

	)

12 
	#W25_CMD_WRITE_EN
 0x06

	)

13 
	#W25_CMD_WRITE_DI
 0x04

	)

14 
	#W25_CMD_READ_SR1
 0x05

	)

15 
	#W25_CMD_READ_SR2
 0x35

	)

16 
	#W25_CMD_CHIP_ERASE
 0xC7

	)

17 
	#W25_CMD_READ_DATA
 0x03

	)

18 
	#W25_CMD_FAST_READ
 0x0B

	)

19 
	#W25_CMD_WRITE_DATA
 0x02

	)

20 
	#W25_CMD_READ_UID
 0x4B

	)

21 
	#W25_CMD_PWR_ON
 0xAB

	)

22 
	#W25_CMD_PWR_OFF
 0xB9

	)

23 
	#W25_CMD_ERA_SECTOR
 0x20

	)

24 
	#W25_CMD_ERA_32K
 0x52

	)

25 
	#W25_CMD_ERA_64K
 0xD8

	)

27 
	#DUMMY
 0x00

	)

29 
	#W25_SR1_BUSY
 0x01

	)

30 
	#W25_SR1_WEL
 0x02

	)

32 
uöt8_t
 
w25_ªad_§1
(
uöt32_t
 
•i
);

33 
uöt8_t
 
w25_ªad_§2
(
uöt32_t
 
•i
);

34 
w25_waô
(
uöt32_t
 
•i
);

35 
boﬁ
 
w25_is_w¥Ÿe˘
(
uöt32_t
 
•i
);

36 
w25_wrôe_í
(
uöt32_t
 
•i
,
boﬁ
 
í
);

38 
uöt16_t
 
w25_m™uf_devi˚
(
uöt32_t
 
•i
);

39 
uöt32_t
 
w25_JEDEC_ID
(uöt32_à
•i
);

40 
w25_ªad_uid
(
uöt32_t
 
•i
,*
buf
,
uöt16_t
 
byãs
);

42 
w25_powî
(
uöt32_t
 
•i
,
boﬁ
 
⁄
);

44 
uöt32_t
 
w25_ªad_d©a
(uöt32_à
•i
,uöt32_à
addr
,*
d©a
,uöt32_à
byãs
);

45 
w25_wrôe_d©a
(
uöt32_t
 
•i
,uöt32_à
addr
,*
d©a
,uöt32_à
byãs
);

47 
boﬁ
 
w25_chù_îa£
(
uöt32_t
 
•i
);

48 
boﬁ
 
w25_îa£_block
(
uöt32_t
 
•i
,uöt32_à
addr
,
uöt8_t
 
cmd
);

50 
w25_•i_£tup
(

51 
uöt32_t
 
•i
,

52 
boﬁ
 
bôs8
,

53 
boﬁ
 
msbfú°
,

54 
boﬁ
 
mode0
,

55 
uöt8_t
 
Â˛k_div


	@logger/trash/winusb.h

19 #i‚de‡
WINUSB_H_INCLUDED


20 
	#WINUSB_H_INCLUDED


	)

22 
	~"wöusb_defs.h
"

25 
	#WINUSB_MS_VENDOR_CODE
 '!'

26 
	#WINUSB_EXTRA_STRING
 {'M', 'S', 'F', 'T', '1', '0', '0', 
WINUSB_MS_VENDOR_CODE
}

	)

28 
wöusb_£tup
(
usbd_devi˚
* 
usbd_dev
, 
uöt8_t
 
öãrÁ˚
);

	@logger/trash/winusb_defs.h

19 #i‚de‡
WINUSB_DEFS_H_INCLUDED


20 
	#WINUSB_DEFS_H_INCLUDED


	)

22 
	~<°döt.h
>

26 
	#MSOS20_PLATFORM_UUID
 { 0xdf, 0x60, 0xdd, 0xd8, 0x89, 0x45, 0xc7, 0x4c, 0x9c, 0xd2, 0x65, 0x9d, 0x9e, 0x64, 0x8a, 0x9‡}

	)

27 
	#MSOS20_WINDOWS_VERSION
 { 0x00, 0x00, 0x03, 0x06 }

28 
	#MSOS20_REQ_GET_DESCRIPTOR
 0x07

29 

	)

30 
	#MSOS20_SET_HEADER_DESCRIPTOR
 0x00

	)

31 
	#MSOS20_SUBSET_HEADER_CONFIGURATION
 0x01

	)

32 
	#MSOS20_SUBSET_HEADER_FUNCTION
 0x02

	)

33 
	#MSOS20_FEATURE_COMPATIBLE_ID
 0x03

	)

34 
	#MSOS20_FEATURE_REG_PROPERTY
 0x04

	)

35 
	#MSOS20_FEATURE_MIN_RESUME_TIME
 0x05

	)

36 
	#MSOS20_FEATURE_MODEL_ID
 0x06

	)

37 
	#MSOS20_FEATURE_CCGP_DEVICE
 0x07

	)

38 
	#MSOS20_FEATURE_VENDOR_REVISION
 0x08

	)

40 
	#MSOS20_PROPERTY_NAME_LENGTH
 0x2A

	)

41 
	#MSOS20_PROPERTY_DATA_LENGTH
 0x50

	)

44 
	smi¸oso·_∂©f‹m_des¸ùt‹
 {

45 
uöt8_t
 
	mbLígth
;

46 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

47 
uöt8_t
 
	mbDevC≠abûôyTy≥
;

48 
uöt8_t
 
	mbRe£rved
;

49 
uöt8_t
 
	m∂©f‹mC≠abûôyUUID
[16];

50 
uöt8_t
 
	mdwWödowsVîsi⁄
[4];

51 
uöt16_t
 
	mwMSOSDes¸ùt‹SëTŸÆLígth
;

52 
uöt8_t
 
	mbMS_Víd‹Code
;

53 
uöt8_t
 
	mbA…EnumCode
;

54 } 
__©åibuã__
((
∑cked
));

55 
	#MICROSOFT_PLATFORM_DESCRIPTOR_SIZE
 (
mi¸oso·_∂©f‹m_des¸ùt‹
)

56 

	)

58 
	smsos20_£t_hódî_des¸ùt‹_°ru˘
 {

59 
uöt16_t
 
	mwLígth
;

60 
uöt16_t
 
	mwDes¸ùt‹Ty≥
;

61 
uöt8_t
 
	mdwWödowsVîsi⁄
[4];

62 
uöt16_t
 
	mwTŸÆLígth
;

63 } 
__©åibuã__
((
∑cked
));

64 
	#MSOS20_SET_HEADER_DESCRIPTOR_SIZE
 (
msos20_£t_hódî_des¸ùt‹_°ru˘
)

65 

	)

67 
	smsos20_sub£t_hódî_c⁄figuøti⁄_°ru˘
 {

68 
uöt16_t
 
	mwLígth
;

69 
uöt16_t
 
	mwDes¸ùt‹Ty≥
;

70 
uöt8_t
 
	mbC⁄figuøti⁄VÆue
;

71 
uöt8_t
 
	mbRe£rved
;

72 
uöt16_t
 
	mwTŸÆLígth
;

73 } 
__©åibuã__
((
∑cked
));

74 
	#MSOS20_SUBSET_HEADER_CONFIGURATION_SIZE
 (
msos20_sub£t_hódî_c⁄figuøti⁄_°ru˘
)

75 

	)

77 
	smsos20_sub£t_hódî_fun˘i⁄_°ru˘
 {

78 
uöt16_t
 
	mwLígth
;

79 
uöt16_t
 
	mwDes¸ùt‹Ty≥
;

80 
uöt8_t
 
	mbFú°I¡îÁ˚
;

81 
uöt8_t
 
	mbRe£rved
;

82 
uöt16_t
 
	mwSub£tLígth
;

83 } 
__©åibuã__
((
∑cked
));

84 
	#MSOS20_SUBSET_HEADER_FUNCTION_SIZE
 (
msos20_sub£t_hódî_fun˘i⁄_°ru˘
)

85 

	)

87 
	smsos20_„©uª_com∑tibÀ_id_°ru˘
 {

88 
uöt16_t
 
	mwLígth
;

89 
uöt16_t
 
	mwDes¸ùt‹Ty≥
;

90 
uöt8_t
 
	mCom∑tibÀID
[8];

91 
uöt8_t
 
	mSubCom∑tibÀID
[8];

92 } 
__©åibuã__
((
∑cked
));

93 
	#MSOS20_FEATURE_COMPATIBLE_ID_SIZE
 (
msos20_„©uª_com∑tibÀ_id_°ru˘
)

94 

	)

96 
	smsos20_„©uª_ªg_¥›îty_°ru˘
 {

97 
uöt16_t
 
	mwLígth
;

98 
uöt16_t
 
	mwDes¸ùt‹Ty≥
;

99 
uöt16_t
 
	mwPr›îtyD©aTy≥
;

100 
uöt16_t
 
	mwPr›îtyNameLígth
;

101 
uöt8_t
 
	m¥›îtyName
[
MSOS20_PROPERTY_NAME_LENGTH
];

102 
uöt16_t
 
	mwPr›îtyD©aLígth
;

103 
uöt8_t
 
	m¥›îtyD©a
[
MSOS20_PROPERTY_DATA_LENGTH
];

104 } 
__©åibuã__
((
∑cked
));

105 
	#MSOS20_FEATURE_REG_PROPERTY_SIZE
 (
msos20_„©uª_ªg_¥›îty_°ru˘
)

106 

	)

108 
	#MSOS20_SUBSET_FUNCTION_SIZE
 (
MSOS20_SUBSET_HEADER_FUNCTION_SIZE
 + 
MSOS20_FEATURE_COMPATIBLE_ID_SIZE
 + 
MSOS20_FEATURE_REG_PROPERTY_SIZE
)

	)

111 
	#MSOS20_SUBSET_CONFIGURATION_SIZE
 (
MSOS20_SUBSET_FUNCTION_SIZE
 + 
MSOS20_SUBSET_HEADER_CONFIGURATION_SIZE
)

	)

114 
	smsos20_des¸ùt‹_£t_°ru˘
 {

116 
msos20_£t_hódî_des¸ùt‹_°ru˘
 
	m£t_hódî_des¸ùt‹
;

119 
msos20_sub£t_hódî_c⁄figuøti⁄_°ru˘
 
	msub£t_hódî_c⁄figuøti⁄
;

122 
msos20_sub£t_hódî_fun˘i⁄_°ru˘
 
	msub£t_hódî_fun˘i⁄
;

125 
msos20_„©uª_com∑tibÀ_id_°ru˘
 
	m„©uª_com∑tibÀ_id
;

128 
msos20_„©uª_ªg_¥›îty_°ru˘
 
	m„©uª_ªg_¥›îty
;

129 } 
__©åibuã__
((
∑cked
));

130 
	#MSOS20_DESCRIPTOR_SET_SIZE
 (
msos20_des¸ùt‹_£t_°ru˘
)

131 

	)

135 
	#WINUSB_REQ_GET_COMPATIBLE_ID_FEATURE_DESCRIPTOR
 0x04

	)

136 
	#WINUSB_REQ_GET_EXTENDED_PROPERTIES_OS_FEATURE_DESCRIPTOR
 0x05

	)

137 
	#WINUSB_BCD_VERSION
 0x0100

	)

141 
	#WINUSB_EXTENDED_PROPERTIES_GUID_NAME
 
u
"Devi˚I¡îÁ˚GUIDs"

	)

142 
	#WINUSB_EXTENDED_PROPERTIES_GUID_NAME_SIZE_C
 (
WINUSB_EXTENDED_PROPERTIES_GUID_NAME
)

	)

143 
	#WINUSB_EXTENDED_PROPERTIES_GUID_NAME_SIZE_U
 ((
WINUSB_EXTENDED_PROPERTIES_GUID_NAME
Ë/ 2)

	)

146 
	#WINUSB_EXTENDED_PROPERTIES_GUID_DATA
 
u
"{0263b512-88cb-4136-9613-5c8e109d8ef5}\x00"

	)

147 
	#WINUSB_EXTENDED_PROPERTIES_GUID_DATA_SIZE_C
 (
WINUSB_EXTENDED_PROPERTIES_GUID_DATA
)

	)

148 
	#WINUSB_EXTENDED_PROPERTIES_GUID_DATA_SIZE_U
 ((
WINUSB_EXTENDED_PROPERTIES_GUID_DATA
Ë/ 2)

	)

149 
	#WINUSB_EXTENDED_PROPERTIES_MULTISZ_DATA_TYPE
 7

	)

151 
	#WINUSB_EXTRA_STRING_INDEX
 0xì

	)

154 
	swöusb_com∑tibÀ_id_fun˘i⁄_£˘i⁄
 {

155 
uöt8_t
 
	mbI¡îÁ˚Numbî
;

156 
uöt8_t
 
	mª£rved0
[1];

157 
	mcom∑tibÀId
[8];

158 
	msubCom∑tibÀId
[8];

159 
uöt8_t
 
	mª£rved1
[6];

160 } 
__©åibuã__
((
∑cked
));

163 
	swöusb_com∑tibÀ_id_des¸ùt‹_hódî
 {

164 
uöt32_t
 
	mdwLígth
;

165 
uöt16_t
 
	mbcdVîsi⁄
;

166 
uöt16_t
 
	mwIndex
;

167 
uöt8_t
 
	mbNumSe˘i⁄s
;

168 
uöt8_t
 
	mª£rved
[7];

169 } 
__©åibuã__
((
∑cked
));

171 
	swöusb_com∑tibÀ_id_des¸ùt‹
 {

172 
wöusb_com∑tibÀ_id_des¸ùt‹_hódî
 
	mhódî
;

173 
wöusb_com∑tibÀ_id_fun˘i⁄_£˘i⁄
 
	mfun˘i⁄s
[];

174 } 
__©åibuã__
((
∑cked
));

176 
	swöusb_exãnded_¥›îtõs_„©uª_des¸ùt‹
 {

177 
uöt32_t
 
	mdwLígth
;

178 
uöt32_t
 
	mdwPr›îtyD©aTy≥
;

179 
uöt16_t
 
	mwNameLígth
;

180 
uöt16_t
 
	m«me
[
WINUSB_EXTENDED_PROPERTIES_GUID_NAME_SIZE_U
];

181 
uöt32_t
 
	mdwPr›îtyD©aLígth
;

182 
uöt16_t
 
	m¥›îtyD©a
[
WINUSB_EXTENDED_PROPERTIES_GUID_DATA_SIZE_U
];

183 } 
__©åibuã__
((
∑cked
));

185 
	swöusb_exãnded_¥›îtõs_des¸ùt‹_hódî
 {

186 
uöt32_t
 
	mdwLígth
;

187 
uöt16_t
 
	mbcdVîsi⁄
;

188 
uöt16_t
 
	mwIndex
;

189 
uöt16_t
 
	mwNumFótuªs
;

190 } 
__©åibuã__
((
∑cked
));

192 
	swöusb_exãnded_¥›îtõs_des¸ùt‹
 {

193 
wöusb_exãnded_¥›îtõs_des¸ùt‹_hódî
 
	mhódî
;

194 
wöusb_exãnded_¥›îtõs_„©uª_des¸ùt‹
 
	m„©uªs
[];

195 } 
__©åibuã__
((
∑cked
));

	@logger/usb_conf.c

25 
	~<°dlib.h
>

26 
	~<°döt.h
>

27 
	~<°rög.h
>

28 
	~<lib›ícm3/cm3/c‹ãx.h
>

29 
	~<lib›ícm3/cm3/nvic.h
>

30 
	~<lib›ícm3/cm3/sy°ick.h
>

31 
	~<lib›ícm3/usb/usbd.h
>

32 
	~<lib›ícm3/usb/dfu.h
>

33 
	~<lib›ícm3/usb/msc.h
>

34 
	~<lib›ícm3/usb/cdc.h
>

35 
	~"debug.h
"

36 
	~"cdc.h
"

37 
	~"msc.h
"

39 
	~"wöb⁄d.h
"

41 
	~"w25q_msc.h
"

42 
	~"ømdisk.h
"

44 
	~"usb_c⁄f.h
"

47 
£t_aggªg©e_ˇŒback
(

48 
usbd_devi˚
 *
usbd_dev
,

49 
uöt16_t
 
wVÆue


52 
	g£rül_numbî
[
USB_SERIAL_NUM_LENGTH
+1];

54 c⁄° *
	gusb_°rögs
[] = {

57 
£rül_numbî
,

66 
	#MSC_VENDOR_ID
 "BlackPill"

67 
	#MSC_PRODUCT_ID
 "Data Logger"

68 
	#MSC_PRODUCT_REVISION_LEVEL
 "2.1"

69 
	#USB_CLASS_MISCELLANEOUS
 0xef

70 

	)

71 
	eusb_°rögs_ödex
 {

72 
	mUSB_STRINGS_MANUFACTURER
 = 1,

73 
	mUSB_STRINGS_PRODUCT
,

74 
	mUSB_STRINGS_SERIAL_NUMBER
,

75 
	mUSB_STRINGS_DFU
,

76 
	mUSB_STRINGS_MSC
,

77 
	mUSB_STRINGS_SERIAL_PORT
,

78 
	mUSB_STRINGS_COMM
,

79 
	mUSB_STRINGS_DATA
,

83 c⁄° 
usb_devi˚_des¸ùt‹
 
	gdev
 = {

84 .
bLígth
 = 
USB_DT_DEVICE_SIZE
,

85 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_DEVICE
,

87 .
	gbcdUSB
 = 0x0200,

89 #ifde‡
SERIAL_USB_INTERFACE


90 .
	gbDevi˚Cœss
 = 
USB_CLASS_CDC
,

91 .
	gbDevi˚SubCœss
 = 0,

92 .
	gbDevi˚PrŸocﬁ
 = 0,

94 .
	gbDevi˚Cœss
 = 
USB_CLASS_MISCELLANEOUS
,

95 .
	gbDevi˚SubCœss
 = 2,

96 .
	gbDevi˚PrŸocﬁ
 = 1,

98 .
	gbMaxPackëSize0
 = 
MAX_USB_PACKET_SIZE
,

99 .
	gidVíd‹
 = 
USB_VID
,

100 .
	gidProdu˘
 = 
USB_PID
,

101 .
	gbcdDevi˚
 = 0x0220,

102 .
	giM™uÁ˘uªr
 = 
USB_STRINGS_MANUFACTURER
,

103 .
	giProdu˘
 = 
USB_STRINGS_PRODUCT
,

104 .
	giSîülNumbî
 = 
USB_STRINGS_SERIAL_NUMBER
,

105 .
	gbNumC⁄figuøti⁄s
 = 1,

108 #ifde‡
INTF_MSC


110 c⁄° 
usb_ídpoöt_des¸ùt‹
 
	gmsc_ídp
[] = {{

111 .
bLígth
 = 
USB_DT_ENDPOINT_SIZE
,

112 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

113 .
	gbEndpoötAddªss
 = 
MSC_OUT
,

114 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_BULK
,

115 .
	gwMaxPackëSize
 = 
MAX_USB_PACKET_SIZE
,

116 .
	gbI¡îvÆ
 = 0,

118 .
	gbLígth
 = 
USB_DT_ENDPOINT_SIZE
,

119 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

120 .
	gbEndpoötAddªss
 = 
MSC_IN
,

121 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_BULK
,

122 .
	gwMaxPackëSize
 = 
MAX_USB_PACKET_SIZE
,

123 .
	gbI¡îvÆ
 = 0,

127 #ifde‡
INTF_COMM


135 c⁄° 
usb_ídpoöt_des¸ùt‹
 
	gcomm_ídp
[] = {

137 .
bLígth
 = 
USB_DT_ENDPOINT_SIZE
,

138 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

139 .
	gbEndpoötAddªss
 = 
COMM_IN
,

140 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_INTERRUPT
,

141 .
	gwMaxPackëSize
 = 
COMM_PACKET_SIZE
,

142 .
	gbI¡îvÆ
 = 255,

146 c⁄° 
usb_ídpoöt_des¸ùt‹
 
	gd©a_ídp
[] = {

148 .
bLígth
 = 
USB_DT_ENDPOINT_SIZE
,

149 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

150 .
	gbEndpoötAddªss
 = 
DATA_OUT
,

151 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_BULK
,

152 .
	gwMaxPackëSize
 = 
MAX_USB_PACKET_SIZE
,

153 .
	gbI¡îvÆ
 = 1,

155 .
	gbLígth
 = 
USB_DT_ENDPOINT_SIZE
,

156 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

157 .
	gbEndpoötAddªss
 = 
DATA_IN
,

158 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_BULK
,

159 .
	gwMaxPackëSize
 = 
MAX_USB_PACKET_SIZE
,

160 .
	gbI¡îvÆ
 = 1,

165 
usb_cdc_hódî_des¸ùt‹
 
	mhódî
;

166 
usb_cdc_ˇŒ_m™agemít_des¸ùt‹
 
	mˇŒ_mgmt
;

167 
usb_cdc_acm_des¸ùt‹
 
	macm
;

168 
usb_cdc_uni⁄_des¸ùt‹
 
	mcdc_uni⁄
;

169 } 
__©åibuã__
((
∑cked
)Ë
	gcdˇcm_fun˘i⁄Æ_des¸ùt‹s
 = {

170 .
hódî
 = {

171 .
bFun˘i⁄Lígth
 = (
usb_cdc_hódî_des¸ùt‹
),

172 .
	gbDes¸ùt‹Ty≥
 = 
CS_INTERFACE
,

173 .
	gbDes¸ùt‹Subty≥
 = 
USB_CDC_TYPE_HEADER
,

174 .
	gbcdCDC
 = 0x0110,

176 .
	gˇŒ_mgmt
 = {

177 .
bFun˘i⁄Lígth
 =

178 (
usb_cdc_ˇŒ_m™agemít_des¸ùt‹
),

179 .
	gbDes¸ùt‹Ty≥
 = 
CS_INTERFACE
,

180 .
	gbDes¸ùt‹Subty≥
 = 
USB_CDC_TYPE_CALL_MANAGEMENT
,

181 .
	gbmC≠abûôõs
 = 0,

182 .
	gbD©aI¡îÁ˚
 = 
INTF_DATA
,

184 .
	gacm
 = {

185 .
bFun˘i⁄Lígth
 = (
usb_cdc_acm_des¸ùt‹
),

186 .
	gbDes¸ùt‹Ty≥
 = 
CS_INTERFACE
,

187 .
	gbDes¸ùt‹Subty≥
 = 
USB_CDC_TYPE_ACM
,

188 .
	gbmC≠abûôõs
 = 0,

190 .
	gcdc_uni⁄
 = {

191 .
bFun˘i⁄Lígth
 = (
usb_cdc_uni⁄_des¸ùt‹
),

192 .
	gbDes¸ùt‹Ty≥
 = 
CS_INTERFACE
,

193 .
	gbDes¸ùt‹Subty≥
 = 
USB_CDC_TYPE_UNION
,

194 .
	gbC⁄åﬁI¡îÁ˚
 = 
INTF_COMM
,

195 .
	gbSub‹dö©eI¡îÁ˚0
 = 
INTF_DATA
,

200 #ifde‡
INTF_MSC


202 c⁄° 
usb_öãrÁ˚_des¸ùt‹
 
	gmsc_iÁ˚
 = {

203 .
bLígth
 = 
USB_DT_INTERFACE_SIZE
,

204 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_INTERFACE
,

205 .
	gbI¡îÁ˚Numbî
 = 
INTF_MSC
,

206 .
	gbA…î«ãSëtög
 = 0,

207 .
	gbNumEndpoöts
 = 2,

208 .
	gbI¡îÁ˚Cœss
 = 
USB_CLASS_MSC
,

209 .
	gbI¡îÁ˚SubCœss
 = 
USB_MSC_SUBCLASS_SCSI
,

210 .
	gbI¡îÁ˚PrŸocﬁ
 = 
USB_MSC_PROTOCOL_BBB
,

211 .
	giI¡îÁ˚
 = 
USB_STRINGS_MSC
,

212 .
	gídpoöt
 = 
msc_ídp
,

213 .
	gexåa
 = 
NULL
,

214 .
	gexåÆí
 = 0

218 #ifde‡
INTF_COMM


220 c⁄° 
usb_iÁ˚_assoc_des¸ùt‹
 
	gcdc_iÁ˚_assoc
 = {

221 .
bLígth
 = 
USB_DT_INTERFACE_ASSOCIATION_SIZE
,

222 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_INTERFACE_ASSOCIATION
,

223 .
	gbFú°I¡îÁ˚
 = 
INTF_COMM
,

224 .
	gbI¡îÁ˚Cou¡
 = 2,

225 .
	gbFun˘i⁄Cœss
 = 
USB_CLASS_CDC
,

226 .
	gbFun˘i⁄SubCœss
 = 
USB_CDC_SUBCLASS_ACM
,

227 .
	gbFun˘i⁄PrŸocﬁ
 = 
USB_CDC_PROTOCOL_AT
,

228 .
	giFun˘i⁄
 = 
USB_STRINGS_SERIAL_PORT


231 c⁄° 
usb_öãrÁ˚_des¸ùt‹
 
	gcomm_iÁ˚
 = {

232 .
bLígth
 = 
USB_DT_INTERFACE_SIZE
,

233 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_INTERFACE
,

234 .
	gbI¡îÁ˚Numbî
 = 
INTF_COMM
,

235 .
	gbA…î«ãSëtög
 = 0,

236 .
	gbNumEndpoöts
 = 1,

237 .
	gbI¡îÁ˚Cœss
 = 
USB_CLASS_CDC
,

238 .
	gbI¡îÁ˚SubCœss
 = 
USB_CDC_SUBCLASS_ACM
,

239 .
	gbI¡îÁ˚PrŸocﬁ
 = 
USB_CDC_PROTOCOL_AT
,

240 .
	giI¡îÁ˚
 = 
USB_STRINGS_COMM
,

241 .
	gídpoöt
 = 
comm_ídp
,

242 .
	gexåa
 = &
cdˇcm_fun˘i⁄Æ_des¸ùt‹s
,

243 .
	gexåÆí
 = (
cdˇcm_fun˘i⁄Æ_des¸ùt‹s
)

246 c⁄° 
usb_öãrÁ˚_des¸ùt‹
 
	gd©a_iÁ˚
 = {

247 .
bLígth
 = 
USB_DT_INTERFACE_SIZE
,

248 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_INTERFACE
,

249 .
	gbI¡îÁ˚Numbî
 = 
INTF_DATA
,

250 .
	gbA…î«ãSëtög
 = 0,

251 .
	gbNumEndpoöts
 = 2,

252 .
	gbI¡îÁ˚Cœss
 = 
USB_CLASS_DATA
,

253 .
	gbI¡îÁ˚SubCœss
 = 0,

254 .
	gbI¡îÁ˚PrŸocﬁ
 = 0,

255 .
	giI¡îÁ˚
 = 
USB_STRINGS_DATA
,

256 .
	gídpoöt
 = 
d©a_ídp
,

261 c⁄° 
usb_öãrÁ˚
 
	göãrÁ˚s
[] = {

262 #ifde‡
INTF_MSC


264 .
num_Æt£âög
 = 1,

265 .
	gÆt£âög
 = &
msc_iÁ˚
,

268 #ifde‡
INTF_COMM


270 .
	gnum_Æt£âög
 = 1,

271 #i‚de‡
SERIAL_USB_INTERFACE


272 .
	giÁ˚_assoc
 = &
cdc_iÁ˚_assoc
,

274 .
	gÆt£âög
 = &
comm_iÁ˚
,

277 .
	gnum_Æt£âög
 = 1,

278 .
	gÆt£âög
 = &
d©a_iÁ˚
,

284 c⁄° 
usb_c⁄fig_des¸ùt‹
 
	gc⁄fig
 = {

285 .
bLígth
 = 
USB_DT_CONFIGURATION_SIZE
,

286 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_CONFIGURATION
,

287 .
	gwTŸÆLígth
 = 0,

288 .
	gbNumI¡îÁ˚s
 = (
öãrÁ˚s
Ë/ (
usb_öãrÁ˚
),

289 .
	gbC⁄figuøti⁄VÆue
 = 1,

290 .
	giC⁄figuøti⁄
 = 0,

291 .
	gbmAâribuãs
 = 0x80,

292 .
	gbMaxPowî
 = 0xfa,

293 .
	göãrÁ˚
 = 
öãrÁ˚s
,

298 
uöt8_t
 
	gusbd_c⁄åﬁ_buf„r
[
USB_CONTROL_BUF_SIZE
] 
__©åibuã__
 ((
Æig√d
 (2)));

299 
usbd_devi˚
* 
	gusbd_dev
 = 
NULL
;

301 
usbd_devi˚
* 
	$usb_£tup
() {

302 
num_°rögs
 = (
usb_°rögs
) / (const *);

304 c⁄° 
usbd_drivî
* 
drivî
 = &
°_usbfs_v1_usb_drivî
;

305 
usbd_dev
 = 
	`usbd_öô
(
drivî
, &
dev
, &
c⁄fig
,

306 
usb_°rögs
, 
num_°rögs
,

307 
usbd_c⁄åﬁ_buf„r
, (usbd_control_buffer));

310 #ifde‡
INTF_MSC


311 
	`msc_£tup
(
usbd_dev
);

313 #ifde‡
INTF_COMM


314 
	`cdc_£tup
(
usbd_dev
);

318 
°©us
 = 
	`usbd_ªgi°î_£t_c⁄fig_ˇŒback
(
usbd_dev
, 
£t_aggªg©e_ˇŒback
);

319 i‡(
°©us
 < 0Ë{ 
	`debug_¥öén
("*** usb_£tu∞Áûed"); 
	`debug_Êush
(); }

322 
	`£t_aggªg©e_ˇŒback
(
usbd_dev
, (
uöt16_t
) -1);

323  
usbd_dev
;

324 
	}
}

326 #ifde‡
INTF_MSC


327 
usbd_mass_°‹age
 *
cu°om_usb_msc_öô
(
usbd_devi˚
 *
usbd_dev
,

328 
uöt8_t
 
ï_ö
, uöt8_à
ï_ö_size
,

329 
uöt8_t
 
ï_out
, uöt8_à
ï_out_size
,

330 c⁄° *
víd‹_id
,

331 c⁄° *
¥odu˘_id
,

332 c⁄° *
¥odu˘_ªvisi⁄_Àvñ
,

333 c⁄° 
uöt32_t
 
block_cou¡
,

334 (*
ªad_block
)(
uöt32_t
 
lba
, 
uöt8_t
 *
c›y_to
),

335 (*
wrôe_block
)(
uöt32_t
 
lba
, c⁄° 
uöt8_t
 *
c›y_‰om
),

336 
uöt8_t
 
msc_öãrÁ˚_ödex0
);

338 
	$msc_£tup
(
usbd_devi˚
* 
usbd_dev0
) {

340 #ifde‡
RAM_DISK


341 
	`ømdisk_öô
();

344 
	`cu°om_usb_msc_öô
(
usbd_dev0
, 
MSC_IN
, 
MAX_USB_PACKET_SIZE
, 
MSC_OUT
, MAX_USB_PACKET_SIZE,

345 
MSC_VENDOR_ID
, 
MSC_PRODUCT_ID
, 
MSC_PRODUCT_REVISION_LEVEL
,

346 #ifde‡
RAM_DISK


347 
	`ømdisk_blocks
(), 
ømdisk_ªad
, 
ømdisk_wrôe
,

349 
FLASH_MAX_BLOCKS
, 
ªad_block
, 
wrôe_block
,

351 
INTF_MSC


353 
	}
}

356 
	sc⁄åﬁ_ˇŒback_°ru˘
 {

357 
uöt8_t
 
	mty≥
;

358 
uöt8_t
 
	mty≥_mask
;

359 
usbd_c⁄åﬁ_ˇŒback
 
	mcb
;

362 
	#MAX_CONTROL_CALLBACK
 10

	)

363 
c⁄åﬁ_ˇŒback_°ru˘
 
	gc⁄åﬁ_ˇŒback
[
MAX_CONTROL_CALLBACK
];

364 
usbd_£t_c⁄fig_ˇŒback
 
	gc⁄fig_ˇŒback
[
MAX_CONTROL_CALLBACK
];

366 
	$aggªg©e_ªgi°î_c⁄fig_ˇŒback
–
usbd_devi˚
 *
usbd_dev
, 
usbd_£t_c⁄fig_ˇŒback
 
ˇŒback
) {

368 
i
;

369 
i
 = 0; i < 
MAX_CONTROL_CALLBACK
; i++) {

370 i‡(
c⁄fig_ˇŒback
[
i
]) {

371 i‡(
c⁄fig_ˇŒback
[
i
] =
ˇŒback
) {  0; }

374 
c⁄fig_ˇŒback
[
i
] = 
ˇŒback
;

377 
	`debug_¥öén
("*** ERROR: Toÿm™y c⁄fig cÆlbacks"); 
	`debug_Êush
();

379 
	}
}

381 
	$aggªg©e_ªgi°î_ˇŒback
(

382 
usbd_devi˚
 *
usbd_dev
,

383 
uöt8_t
 
ty≥
,

384 
uöt8_t
 
ty≥_mask
,

385 
usbd_c⁄åﬁ_ˇŒback
 
ˇŒback
) {

388 
i
;

389 
i
 = 0; i < 
MAX_CONTROL_CALLBACK
; i++) {

390 i‡(
c⁄åﬁ_ˇŒback
[
i
].
cb
) {

392 i‡(
c⁄åﬁ_ˇŒback
[
i
].
ty≥
 ==Åype &&

393 
c⁄åﬁ_ˇŒback
[
i
].
ty≥_mask
 ==Åype_mask &&

394 
c⁄åﬁ_ˇŒback
[
i
].
cb
 =
ˇŒback
) {

400 
c⁄åﬁ_ˇŒback
[
i
].
ty≥
 =Åype;

401 
c⁄åﬁ_ˇŒback
[
i
].
ty≥_mask
 =Åype_mask;

402 
c⁄åﬁ_ˇŒback
[
i
].
cb
 = 
ˇŒback
;

405 
	`debug_¥öén
("*** ERROR: Toÿm™y c⁄åﬁ cÆlbacks"); 
	`debug_Êush
();

407 
	}
}

409 
uöt8_t
 
	$usb_des¸ùt‹_ty≥
(
uöt16_t
 
wVÆue
) {

410  
wVÆue
 >> 8;

411 
	}
}

413 
uöt8_t
 
	$usb_des¸ùt‹_ödex
(
uöt16_t
 
wVÆue
) {

414  
wVÆue
 & 0xFF;

415 
	}
}

417 
uöt16_t
 
	gdevi˚_addªss
 = (uint16_t) -1;

419 
	$aggªg©e_ˇŒback
(

420 
usbd_devi˚
 *
usbd_dev
,

421 
usb_£tup_d©a
 *
ªq
,

422 
uöt8_t
 **
buf
,

423 
uöt16_t
 *
Àn
,

424 
usbd_c⁄åﬁ_com∂ëe_ˇŒback
 *
com∂ëe
) {

426 
i
, 
ªsu…
 = 0;

428 
i
 = 0; i < 
MAX_CONTROL_CALLBACK
; i++) {

429 i‡(
c⁄åﬁ_ˇŒback
[
i
].
cb
 =
NULL
) { ; }

430 i‡((
ªq
->
bmReque°Ty≥
 & 
c⁄åﬁ_ˇŒback
[
i
].
ty≥_mask
Ë=c⁄åﬁ_ˇŒback[i].
ty≥
) {

431 
ªsu…
 = 
c⁄åﬁ_ˇŒback
[
i
].
	`cb
(

432 
usbd_dev
,

433 
ªq
,

434 
buf
,

435 
Àn
,

436 
com∂ëe
);

437 i‡(
ªsu…
 =
USBD_REQ_HANDLED
 ||

438 
ªsu…
 =
USBD_REQ_NOTSUPP
) {

439  
ªsu…
;

443 i‡(!(
ªq
->
bmReque°Ty≥
 =0x80 &&Ñeq->
bReque°
 == 0x06)) {

445 
	`dump_usb_ªque°
(">> ", 
ªq
); 
	`debug_Êush
();

447  
USBD_REQ_NEXT_CALLBACK
;

448 
	}
}

450 
	$£t_aggªg©e_ˇŒback
(

451 
usbd_devi˚
 *
usbd_dev
,

452 
uöt16_t
 
wVÆue
) {

454 i‡(
wVÆue
 !(
uöt16_t
) -1) {

456 
	`debug_¥öén
("set_aggregate_callback");

457 
i
;

458 
i
 = 0; i < 
MAX_CONTROL_CALLBACK
; i++) {

459 i‡(!
c⁄fig_ˇŒback
[
i
]) { ; }

460 (
c⁄fig_ˇŒback
[
i
])(
usbd_dev
, 
wVÆue
);

464 
°©us
;

465 
°©us
 = 
	`usbd_ªgi°î_c⁄åﬁ_ˇŒback
(

466 
usbd_dev
,

469 
aggªg©e_ˇŒback
);

470 i‡(
°©us
 < 0Ë{ 
	`debug_¥öén
("*** ERROR: së_aggªg©e_ˇŒback faûed"); 
	`debug_Êush
(); }

471 
	}
}

475 
	$èrgë_gë_£rül_numbî
(* 
de°
, 
size_t
 
max_ch¨s
) {

476 
	`desig_gë_unique_id_as_°rög
(
de°
, 
max_ch¨s
+1);

477 
	}
}

479 
	$usb_£t_£rül_numbî
(c⁄° * 
£rül
) {

480 
£rül_numbî
[0] = '\0';

481 i‡(
£rül
) {

482 
	`°∫˝y
(
£rül_numbî
, 
£rül
, 
USB_SERIAL_NUM_LENGTH
);

483 
£rül_numbî
[
USB_SERIAL_NUM_LENGTH
] = '\0';

485 
	}
}

487 
	$dump_usb_ªque°
(c⁄° *
msg
, 
usb_£tup_d©a
 *
ªq
) {

488 
uöt8_t
 
desc_ty≥
 = 
	`usb_des¸ùt‹_ty≥
(
ªq
->
wVÆue
);

489 
uöt8_t
 
desc_ödex
 = 
	`usb_des¸ùt‹_ödex
(
ªq
->
wVÆue
);

490 
	`debug_¥öén
(
msg
);

491 
	`debug_¥öén
("Åy∞"); 
	`debug_¥öt_hex
(
ªq
->
bmReque°Ty≥
);

492 
	`debug_¥öén
(",Ñeq "); 
	`debug_¥öt_hex
(
ªq
->
bReque°
);

493 
	`debug_¥öén
(", vÆ "); 
	`debug_¥öt_hex
(
ªq
->
wVÆue
 >> 8); debug_print_hex(req->wValue & 0xff);

494 
	`debug_¥öén
(", idx "); 
	`debug_¥öt_hex
(
ªq
->
wIndex
 >> 8); debug_print_hex(req->wIndex & 0xff);

495 
	`debug_¥öén
(",Üí "); 
	`debug_¥öt_hex
(
ªq
->
wLígth
 >> 8); debug_print_hex(req->wLength & 0xff);

497 i‡(
ªq
->
bmReque°Ty≥
 == 0x00 ||Ñeq->bmRequestType == 0x80) {

499 i‡(
ªq
->
bmReque°Ty≥
 =0x80 &&Ñeq->
bReque°
 == 0x06) {

500 
	`debug_¥öén
(", GET_DES");

501 
desc_ty≥
) {

502 1: 
	`debug_¥öén
("_DEV"); ;

503 2: 
	`debug_¥öén
("_CFG"); ;

504 3: 
	`debug_¥öén
("_STR"); ;

505 4: 
	`debug_¥öén
("_INF"); ;

506 5: 
	`debug_¥öén
("_ENP"); ;

507 15: 
	`debug_¥öén
("_BOS"); ;

509 } i‡(
ªq
->
bmReque°Ty≥
 =0x00 &&Ñeq->
bReque°
 == 0x05) {

512 
	`debug_¥öén
(", SET_ADR ");

513 } i‡(
ªq
->
bmReque°Ty≥
 =0x00 &&Ñeq->
bReque°
 == 0x09) {

514 
	`debug_¥öén
(", SET_CFG ");

515 } i‡(
ªq
->
bmReque°Ty≥
 =0x80 &&Ñeq->
bReque°
 == 0x09) {

516 
	`debug_¥öén
(", SET_CFG ");

518 
	`debug_¥öén
(",");

520 
	`debug_¥öén
("Å "); 
	`debug_¥öt_hex
(
desc_ty≥
);

521 
	`debug_¥öén
(" i "); 
	`debug_¥öt_hex
(
desc_ödex
);

523 
	`debug_¥öén
("\n");

524 
	}
}

	@logger/usb_conf.h

19 #i‚de‡
USB_CONF_H_INCLUDED


20 
	#USB_CONF_H_INCLUDED


	)

22 
	~<lib›ícm3/usb/usbd.h
>

24 
	#USB_VID
 0x1209

	)

25 
	#USB_PID
 0x1985

26 
	#USB_SERIAL_NUM_LENGTH
 24

	)

27 
	#USB_CONTROL_BUF_SIZE
 256

28 
	#MAX_USB_PACKET_SIZE
 64

29 

	)

33 
	#STORAGE_AND_SERIAL_USB_INTERFACE


34 

	)

38 #ifde‡
ALL_USB_INTERFACES


39 
	#INTF_DFU
 0

	)

40 
	#INTF_MSC
 1

	)

41 
	#INTF_COMM
 2

	)

42 
	#INTF_DATA
 3

	)

45 #ifde‡
STORAGE_AND_SERIAL_USB_INTERFACE


46 
	#INTF_MSC
 0

	)

47 
	#INTF_COMM
 1

48 
	#INTF_DATA
 2

	)

51 #ifde‡
SERIAL_USB_INTERFACE


52 
	#INTF_COMM
 0

53 
	#INTF_DATA
 1

	)

57 
	#MSC_OUT
 0x01

	)

58 
	#DATA_OUT
 0x03

	)

60 
	#MSC_IN
 0x82

	)

61 
	#DATA_IN
 0x84

	)

62 
	#COMM_IN
 0x85

	)

64 #ifde‡
NOTUSED


65 
	#DATA_IN
 0x82

	)

66 
	#COMM_IN
 0x83

	)

67 
	#MSC_IN
 0x84

	)

69 
	#DATA_OUT
 0x01

	)

70 
	#MSC_OUT
 0x02

	)

73 
usb_£t_£rül_numbî
(c⁄° * 
£rül
);

74 
èrgë_gë_£rül_numbî
(* 
de°
, 
size_t
 
max_ch¨s
);

76 
usbd_devi˚
* 
usb_£tup
();

77 
msc_£tup
(
usbd_devi˚
* 
usbd_dev0
);

78 
uöt16_t
 
£nd_msc_∑ckë
(c⁄° *
buf
, 
Àn
);

79 
dump_usb_ªque°
(c⁄° *
msg
, 
usb_£tup_d©a
 *
ªq
);

80 
aggªg©e_ªgi°î_c⁄fig_ˇŒback
(

81 
usbd_devi˚
 *
usbd_dev
,

82 
usbd_£t_c⁄fig_ˇŒback
 
ˇŒback
);

83 
aggªg©e_ªgi°î_ˇŒback
(

84 
usbd_devi˚
 *
usbd_dev
,

85 
uöt8_t
 
ty≥
,

86 
uöt8_t
 
ty≥_mask
,

87 
usbd_c⁄åﬁ_ˇŒback
 
ˇŒback
);

	@logger/w25q_msc.c

1 
	~<°rög.h
>

2 
	~<°dboﬁ.h
>

4 
	~<lib›ícm3/°m32/gpio.h
>

5 
	~<lib›ícm3/°m32/•i.h
>

6 
	~"debug.h
"

7 
	~"wöb⁄d.h
"

8 
	~"w25q_msc.h
"

23 
	$ªad_block
(
uöt32_t
 
block_no
, 
uöt8_t
 *
d©a
) {

25 
uöt32_t
 
ªad_addr
 
	`__©åibuã__
((
unu£d
)) = 0;

27 
ªad_addr
 = 
	`w25_ªad_d©a
(
SPI1
, 
block_no
 * 512, 
d©a
, 256);

28 
ªad_addr
 = 
	`w25_ªad_d©a
(
SPI1
, (
block_no
 * 512 ) + 256, 
d©a
, 256);

31 
	}
}

36 
	$wrôe_block
(
uöt32_t
 
lba
, c⁄° 
uöt8_t
 *
c›y_‰om
)

38 
uöt32_t
 
wrôe_addr
 = 0;

40 
	`w25_wrôe_í
(
SPI1
,
åue
);

42 i‡(
lba
 == 0 ) {

44 
	`w25_îa£_block
(
SPI1
, 0, 
W25_CMD_ERA_SECTOR
);

45 
	`debug_¥öén
("Aâem±Åÿîa£ from "); 
	`debug_¥öt_öt
(
lba
); 
	`debug_wrôe
("\n"); 
	`debug_Êush
();

47 } i‡(!(
lba
 % 8)) {

48 
	`w25_îa£_block
(
SPI1
, 
lba
 * 512, 
W25_CMD_ERA_SECTOR
);

49 
	`debug_¥öén
("Aâem±Åÿîa£ from "); 
	`debug_¥öt_öt
(
lba
*512); 
	`debug_wrôe
("\n"); 
	`debug_Êush
();

52 
	`w25_wrôe_í
(
SPI1
,
åue
);

53 
wrôe_addr
 = 
	`w25_wrôe_d©a
(
SPI1
, 
lba
 * 512, (
uöt8_t
 *)
c›y_‰om
, 256);

55 i‡(
wrôe_addr
 == 0xFFFFFFFF) {

56 
	`debug_¥öén
("SPI fœsh i†wrôê¥Ÿe˘ed"); 
	`debug_wrôe
("\n"); 
	`debug_Êush
();

59 
	`w25_wrôe_í
(
SPI1
,
åue
);

60 
wrôe_addr
 = 
	`w25_wrôe_d©a
(
SPI1
, 
lba
 * 512 + 256, (
uöt8_t
 *)
c›y_‰om
, 256);

62 i‡(
wrôe_addr
 == 0xFFFFFFFF) {

63 
	`debug_¥öén
("SPI fœsh i†wrôê¥Ÿe˘ed"); 
	`debug_wrôe
("\n"); 
	`debug_Êush
();

67 
	}
}

	@logger/w25q_msc.h

1 #i‚de‡
W25Q_MSC


2 
	#W25Q_MSC


	)

4 
	#FLASH_SIZE
 8388608l

5 
	#FLASH_MAX_BLOCKS
 (
FLASH_SIZE
 / 512)

	)

7 
wrôe_block
(
uöt32_t
 
lba
, c⁄° 
uöt8_t
 *
c›y_‰om
);

8 
ªad_block
(
uöt32_t
 
block_no
, 
uöt8_t
 *
d©a
);

	@logger/winbond.c

6 
	~<°rög.h
>

7 
	~<˘y≥.h
>

9 
	~<lib›ícm3/°m32/rcc.h
>

10 
	~<lib›ícm3/°m32/gpio.h
>

11 
	~<lib›ícm3/°m32/•i.h
>

13 
	~"wöb⁄d.h
"

14 
	~"debug.h
"

17 
uöt16_t
 
	$w25_gë_ˇ∑côy
 (
uöt32_t
 
•i
) {

21 
uöt32_t
 
öfo
;

22 
öfo
 = 
	`w25_JEDEC_ID
(
•i
);

24  (
uöt16_t
)(
öfo
&0xFF);

25 
	}
}

33 
uöt8_t
 
	$w25_ªad_§1
(
uöt32_t
 
•i
) {

34 
uöt8_t
 
§1
;

36 
	`•i_íabÀ
(
•i
);

37 
	`•i_x„r
(
•i
,
W25_CMD_READ_SR1
);

38 
§1
 = 
	`•i_x„r
(
•i
,
DUMMY
);

39 
	`•i_dißbÀ
(
•i
);

40  
§1
;

41 
	}
}

47 
uöt8_t
 
	$w25_ªad_§2
(
uöt32_t
 
•i
) {

48 
uöt8_t
 
§1
;

50 
	`•i_íabÀ
(
•i
);

51 
	`•i_x„r
(
•i
,
W25_CMD_READ_SR2
);

52 
§1
 = 
	`•i_x„r
(
•i
,0x00);

53 
	`•i_dißbÀ
(
•i
);

54  
§1
;

55 
	}
}

61 
	$w25_waô
(
uöt32_t
 
•i
) {

63  
	`w25_ªad_§1
(
•i
Ë& 
W25_SR1_BUSY
 );

64 
	}
}

70 
boﬁ
 
	$w25_is_w¥Ÿe˘
(
uöt32_t
 
•i
) {

72 
	`w25_waô
(
•i
);

73  !(
	`w25_ªad_§1
(
•i
Ë& 
W25_SR1_WEL
);

74 
	}
}

80 
	$w25_wrôe_í
(
uöt32_t
 
•i
,
boﬁ
 
í
) {

82 
	`w25_waô
(
•i
);

84 
	`•i_íabÀ
(
•i
);

85 
	`•i_x„r
(
•i
,
í
 ? 
W25_CMD_WRITE_EN
 : 
W25_CMD_WRITE_DI
);

86 
	`•i_dißbÀ
(
•i
);

87 
	}
}

93 
uöt16_t
 
	$w25_m™uf_devi˚
(
uöt32_t
 
•i
) {

94 
uöt16_t
 
öfo
;

96 
	`w25_waô
(
•i
);

97 
	`•i_íabÀ
(
•i
);

98 
	`•i_x„r
(
•i
,
W25_CMD_MANUF_DEVICE
);

99 
	`•i_x„r
(
•i
,
DUMMY
);

100 
	`•i_x„r
(
•i
,
DUMMY
);

101 
	`•i_x„r
(
•i
,0x00);

102 
öfo
 = 
	`•i_x„r
(
•i
,
DUMMY
) << 8;

103 
öfo
 |
	`•i_x„r
(
•i
,
DUMMY
);

104 
	`•i_dißbÀ
(
•i
);

105  
öfo
;

106 
	}
}

112 
uöt32_t
 
	$w25_JEDEC_ID
(
uöt32_t
 
•i
) {

113 
uöt32_t
 
öfo
;

115 
	`w25_waô
(
•i
);

116 
	`•i_íabÀ
(
•i
);

117 
	`•i_x„r
(
•i
,
W25_CMD_JEDEC_ID
);

118 
öfo
 = 
	`•i_x„r
(
•i
,
DUMMY
);

119 
öfo
 = (öfÿ<< 8Ë| 
	`•i_x„r
(
•i
,
DUMMY
);

120 
öfo
 = (öfÿ<< 8Ë| 
	`•i_x„r
(
•i
,
DUMMY
);

121 
	`•i_dißbÀ
(
•i
);

123  
öfo
;

124 
	}
}

130 
	$w25_ªad_uid
(
uöt32_t
 
•i
,*
buf
,
uöt16_t
 
byãs
) {

131 
uöt8_t
 *
ud©a
 = (uöt8_t*)
buf
;

133 i‡–
byãs
 > 8 )

134 
byãs
 = 8;

135 i‡–
byãs
 <= 0 )

138 
	`w25_waô
(
•i
);

139 
	`•i_íabÀ
(
•i
);

140 
	`•i_x„r
(
•i
,
W25_CMD_READ_UID
);

141  
uöt8_t
 
ux
=0; ux<4; ++ux )

142 
	`•i_x„r
(
•i
,
DUMMY
);

143  
uöt8_t
 
ux
=0; ux<
byãs
; ++ux )

144 
ud©a
[
ux
] = 
	`•i_x„r
(
•i
,
DUMMY
);

145 
	`•i_dißbÀ
(
•i
);

146 
	}
}

152 
	$w25_powî
(
uöt32_t
 
•i
,
boﬁ
 
⁄
) {

154 i‡–!
⁄
 )

155 
	`w25_waô
(
•i
);

156 
	`•i_íabÀ
(
•i
);

157 
	`•i_x„r
(
•i
,
⁄
 ? 
W25_CMD_PWR_ON
 : 
W25_CMD_PWR_OFF
);

158 
	`•i_dißbÀ
(
•i
);

159 
	}
}

165 
boﬁ
 
	$w25_chù_îa£
(
uöt32_t
 
•i
) {

167 i‡–
	`w25_is_w¥Ÿe˘
(
•i
) )

168  
Ál£
;

170 
	`•i_íabÀ
(
•i
);

171 
	`•i_x„r
(
•i
,
W25_CMD_CHIP_ERASE
);

172 
	`•i_dißbÀ
(
•i
);

174  
	`w25_is_w¥Ÿe˘
(
•i
);

175 
	}
}

181 
uöt32_t
 
	$w25_ªad_d©a
(
uöt32_t
 
•i
,uöt32_à
addr
,*
d©a
,uöt32_à
byãs
) {

182 
uöt8_t
 *
ud©a
 = (uöt8_t*)
d©a
;

184 
	`w25_waô
(
•i
);

186 
	`•i_íabÀ
(
•i
);

187 
	`•i_x„r
(
•i
,
W25_CMD_FAST_READ
);

188 
	`•i_x„r
(
•i
,
addr
 >> 16);

189 
	`•i_x„r
(
•i
,(
addr
 >> 8) & 0xFF);

190 
	`•i_x„r
(
•i
,
addr
 & 0xFF);

191 
	`•i_x„r
(
•i
,
DUMMY
);

193  ; 
byãs
-- > 0; ++
addr
 )

194 *
ud©a
++ = 
	`•i_x„r
(
•i
,0x00);

196 
	`•i_dißbÀ
(
•i
);

197  
addr
;

198 
	}
}

204 
uöt32_t
 
	$w25_wrôe_d©a
(
uöt32_t
 
•i
,uöt32_à
addr
,*
d©a
,uöt32_à
byãs
) {

205 
uöt8_t
 *
ud©a
 = (uöt8_t*)
d©a
;

207 
	`w25_wrôe_í
(
•i
,
åue
);

208 
	`w25_waô
(
•i
);

210 i‡–
	`w25_is_w¥Ÿe˘
(
•i
) )

213  
byãs
 > 0 ) {

214 
	`•i_íabÀ
(
•i
);

215 
	`•i_x„r
(
•i
,
W25_CMD_WRITE_DATA
);

216 
	`•i_x„r
(
•i
,
addr
 >> 16);

217 
	`•i_x„r
(
•i
,(
addr
 >> 8) & 0xFF);

218 
	`•i_x„r
(
•i
,
addr
 & 0xFF);

219  
byãs
 > 0 ) {

220 
	`•i_x„r
(
•i
,*
ud©a
++);

221 --
byãs
;

222 i‡–(++
addr
 & 0xFF) == 0x00 )

225 
	`•i_dißbÀ
(
•i
);

227 i‡–
byãs
 > 0 ) {

228 
	`w25_wrôe_í
(
•i
,
åue
);

232  
addr
;

233 
	}
}

239 
boﬁ
 
	$w25_îa£_block
(
uöt32_t
 
•i
,uöt32_à
addr
,
uöt8_t
 
cmd
) {

241 i‡–
	`w25_is_w¥Ÿe˘
(
•i
) )

242  
Ál£
;

244  
cmd
 ) {

245 
W25_CMD_ERA_SECTOR
:

246 
addr
 &= ~(4*1024-1);

248 
W25_CMD_ERA_32K
:

249 
addr
 &= ~(32*1024-1);

251 
W25_CMD_ERA_64K
:

252 
addr
 &= ~(64*1024-1);

255  
Ál£
;

258 
	`•i_íabÀ
(
•i
);

259 
	`•i_x„r
(
•i
,
cmd
);

260 
	`•i_x„r
(
•i
,
addr
 >> 16);

261 
	`•i_x„r
(
•i
,(
addr
 >> 8) & 0xFF);

262 
	`•i_x„r
(
•i
,
addr
 & 0xFF);

263 
	`•i_dißbÀ
(
•i
);

265  
	`w25_is_w¥Ÿe˘
(
•i
);

266 
	}
}

272 
	$w25_•i_£tup
(

273 
uöt32_t
 
•i
,

274 
boﬁ
 
bôs8
,

275 
boﬁ
 
msbfú°
,

276 
boﬁ
 
mode0
,

277 
uöt8_t
 
Â˛k_div


280 
	`rcc_≥rùh_˛ock_íabÀ
(
•i
 =
SPI1
 ? 
RCC_SPI1
 : 
RCC_SPI2
);

281 i‡–
•i
 =
SPI1
 ) {

282 
	`gpio_£t_mode
(

283 
GPIOA
,

284 
GPIO_MODE_OUTPUT_50_MHZ
,

285 
GPIO_CNF_OUTPUT_ALTFN_PUSHPULL
,

286 
GPIO4
|
GPIO5
|
GPIO7


288 
	`gpio_£t_mode
(

289 
GPIOA
,

290 
GPIO_MODE_INPUT
,

291 
GPIO_CNF_INPUT_FLOAT
,

292 
GPIO6


294 
	`gpio_£t
(
GPIOA
,
GPIO4
);

296 
	`gpio_£t_mode
(

297 
GPIOB
,

298 
GPIO_MODE_OUTPUT_50_MHZ
,

299 
GPIO_CNF_OUTPUT_ALTFN_PUSHPULL
,

300 
GPIO12
|
GPIO13
|
GPIO15


302 
	`gpio_£t_mode
(

303 
GPIOB
,

304 
GPIO_MODE_INPUT
,

305 
GPIO_CNF_INPUT_FLOAT
,

306 
GPIO14


308 
	`gpio_£t
(
GPIOB
,
GPIO12
);

311 
	`•i_ª£t
(
•i
);

313 
	`•i_öô_ma°î
(

314 
•i
,

315 
Â˛k_div
,

316 
mode0
 ? 
SPI_CR1_CPOL_CLK_TO_0_WHEN_IDLE
 : 
SPI_CR1_CPOL_CLK_TO_1_WHEN_IDLE
,

317 
mode0
 ? 
SPI_CR1_CPHA_CLK_TRANSITION_1
 : 
SPI_CR1_CPHA_CLK_TRANSITION_2
,

318 
bôs8
 ? 
SPI_CR1_DFF_8BIT
 : 
SPI_CR1_DFF_16BIT
,

319 
msbfú°
 ? 
SPI_CR1_MSBFIRST
 : 
SPI_CR1_LSBFIRST


322 
	`•i_dißbÀ_so·w¨e_¶ave_m™agemít
(
•i
);

323 
	`•i_íabÀ_ss_ouçut
(
•i
);

324 
	}
}

	@logger/winbond.h

4 #i‚de‡
WINBOND_H


5 
	#WINBOND_H


	)

7 
	~<°döt.h
>

8 
	~<°dboﬁ.h
>

10 
	#W25_CMD_MANUF_DEVICE
 0x90

	)

11 
	#W25_CMD_JEDEC_ID
 0x9F

	)

12 
	#W25_CMD_WRITE_EN
 0x06

	)

13 
	#W25_CMD_WRITE_DI
 0x04

	)

14 
	#W25_CMD_READ_SR1
 0x05

	)

15 
	#W25_CMD_READ_SR2
 0x35

	)

16 
	#W25_CMD_CHIP_ERASE
 0xC7

	)

17 
	#W25_CMD_READ_DATA
 0x03

	)

18 
	#W25_CMD_FAST_READ
 0x0B

	)

19 
	#W25_CMD_WRITE_DATA
 0x02

	)

20 
	#W25_CMD_READ_UID
 0x4B

	)

21 
	#W25_CMD_PWR_ON
 0xAB

	)

22 
	#W25_CMD_PWR_OFF
 0xB9

	)

23 
	#W25_CMD_ERA_SECTOR
 0x20

	)

24 
	#W25_CMD_ERA_32K
 0x52

	)

25 
	#W25_CMD_ERA_64K
 0xD8

	)

27 
	#DUMMY
 0x00

	)

29 
	#W25_SR1_BUSY
 0x01

	)

30 
	#W25_SR1_WEL
 0x02

	)

32 c⁄° *
	gˇp
[3] 
__©åibuã__
((
unu£d
)) = {

39 
uöt16_t
 
w25_gë_ˇ∑côy
 (
uöt32_t
 
•i
);

41 
uöt8_t
 
w25_ªad_§1
(
uöt32_t
 
•i
);

42 
uöt8_t
 
w25_ªad_§2
(
uöt32_t
 
•i
);

43 
w25_waô
(
uöt32_t
 
•i
);

44 
boﬁ
 
w25_is_w¥Ÿe˘
(
uöt32_t
 
•i
);

45 
w25_wrôe_í
(
uöt32_t
 
•i
,
boﬁ
 
í
);

47 
uöt16_t
 
w25_m™uf_devi˚
(
uöt32_t
 
•i
);

48 
uöt32_t
 
w25_JEDEC_ID
(uöt32_à
•i
);

49 
w25_ªad_uid
(
uöt32_t
 
•i
,*
buf
,
uöt16_t
 
byãs
);

51 
w25_powî
(
uöt32_t
 
•i
,
boﬁ
 
⁄
);

53 
uöt32_t
 
w25_ªad_d©a
(uöt32_à
•i
,uöt32_à
addr
,*
d©a
,uöt32_à
byãs
);

54 
uöt32_t
 
w25_wrôe_d©a
(uöt32_à
•i
,uöt32_à
addr
,*
d©a
,uöt32_à
byãs
);

56 
boﬁ
 
w25_chù_îa£
(
uöt32_t
 
•i
);

57 
boﬁ
 
w25_îa£_block
(
uöt32_t
 
•i
,uöt32_à
addr
,
uöt8_t
 
cmd
);

59 
w25_•i_£tup
(

60 
uöt32_t
 
•i
,

61 
boﬁ
 
bôs8
,

62 
boﬁ
 
msbfú°
,

63 
boﬁ
 
mode0
,

64 
uöt8_t
 
Â˛k_div


	@src/backup.c

19 
	~<lib›ícm3/°m32/rcc.h
>

20 
	~<lib›ícm3/°m32/πc.h
>

21 
	~<lib›ícm3/°m32/pwr.h
>

23 
	~"backup.h
"

25 
	#RTC_BKP_DR
(
ªg
Ë
	`MMIO16
(
BACKUP_REGS_BASE
 + 4 + (4 * (ªg)))

	)

27 
	$backup_wrôe
(
BackupRegi°î
 
ªg
, 
uöt32_t
 
vÆue
) {

28 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_PWR
);

29 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_BKP
);

31 
	`pwr_dißbÀ_backup_domaö_wrôe_¥Ÿe˘
();

32 
	`RTC_BKP_DR
(()
ªg
*2Ë
vÆue
 & 0xFFFFUL;

33 
	`RTC_BKP_DR
(()
ªg
*2+1Ë(
vÆue
 & 0xFFFF0000UL) >> 16;

34 
	`pwr_íabÀ_backup_domaö_wrôe_¥Ÿe˘
();

36 
	}
}

38 
uöt32_t
 
	$backup_ªad
(
BackupRegi°î
 
ªg
) {

40 
uöt32_t
 
vÆue
 = ((uöt32_t)
	`RTC_BKP_DR
(()
ªg
*2+1) << 16)

41 | ((
uöt32_t
)
	`RTC_BKP_DR
(()
ªg
*2) << 0);

42  
vÆue
;

43 
	}
}

	@src/board.c

1 
	~<bﬂrd.h
>

2 
	~<comm⁄.h
>

6 
	epuŒ_mode
 {

7 
	mPULL_NO
 = 0,

8 
	mPULL_UP
,

9 
	mPULL_DOWN
,

12 
	spö_mode
 {

13 
uöt32_t
 
	mp‹t
;

14 
uöt16_t
 
	mpös
;

15 
uöt8_t
 
	mmode
;

16 
uöt8_t
 
	mc⁄f
;

17 
puŒ_mode
 
	mpuŒ
;

20 
pö_mode
 
	gpös
[] = {

22 .
p‹t
 = 
LED_PORT
,

23 .
	gpös
 = 
LED_PIN
,

24 .
	gmode
 = 
GPIO_MODE_OUTPUT_2_MHZ
,

25 .
	gc⁄f
 = 
GPIO_CNF_OUTPUT_PUSHPULL
,

28 .
	gp‹t
 = 
DS18B20_GPIO_PORT
,

29 .
	gpös
 = 
DS18B20_GPIO_PIN
,

30 .
	gmode
 = 
GPIO_MODE_OUTPUT_10_MHZ
,

31 .
	gc⁄f
 = 
GPIO_CNF_OUTPUT_OPENDRAIN
,

34 .
	gp‹t
 = 
USB_PORT
,

35 .
	gpös
 = 
USB_DP_PIN
,

36 .
	gmode
 = 
GPIO_MODE_OUTPUT_10_MHZ
,

37 .
	gc⁄f
 = 
GPIO_CNF_OUTPUT_PUSHPULL
,

40 .
	gp‹t
 = 
SPIFLASH_PORT
,

41 .
	gpös
 = 
SPIFLASH_NSS_PIN
 | 
SPIFLASH_SCK_PIN
 | 
SPIFLASH_MOSI_PIN
,

42 .
	gmode
 = 
GPIO_MODE_OUTPUT_50_MHZ
,

43 .
	gc⁄f
 = 
GPIO_CNF_OUTPUT_ALTFN_PUSHPULL
,

46 .
	gp‹t
 = 
SPIFLASH_PORT
,

47 .
	gpös
 = 
SPIFLASH_MISO_PIN
,

48 .
	gmode
 = 
GPIO_MODE_INPUT
,

49 .
	gc⁄f
 = 
GPIO_CNF_OUTPUT_ALTFN_PUSHPULL
,

53 
rcc_≥rùh_˛kí
 
	g˛ocks
[] = {

54 
LED_RCC
,

55 
SPIFLASH_GPIO_RCC
,

56 
SPIFLASH_RCC
,

57 
USB_GPIO_RCC
,

58 
USB_RCC
,

59 
DS18B20_GPIO_RCC
,

60 
SWTIMER_TIM_RCC
,

68 
	$bﬂrd_c⁄fig_puŒ
(c⁄° 
pö_mode
 *
mode
)

70 
Êags
;

71 
uöt16_t
 
p‹t
;

73 i‡(!
mode
->
puŒ
)

76 
	`íãr_¸ôiˇl
(
Êags
);

77 
p‹t
 = 
	`gpio_p‹t_ªad
(
mode
->port);

78 
mode
->
puŒ
) {

79 
PULL_UP
:

80 
p‹t
 |
mode
->
pös
;

82 
PULL_DOWN
:

83 
p‹t
 &~
mode
->
pös
;

88 
	`gpio_p‹t_wrôe
(
mode
->
p‹t
,Öort);

89 
	`exô_¸ôiˇl
(
Êags
);

90 
	}
}

92 
	$bﬂrd_pömux_öô
()

94 
size_t
 
i
;

96 
i
 = 0; i < 
	`ARRAY_SIZE
(
pös
); ++i) {

97 
	`gpio_£t_mode
(
pös
[
i
].
p‹t
,Öös[i].
mode
,Öös[i].
c⁄f
,

98 
pös
[
i
].pins);

99 
	`bﬂrd_c⁄fig_puŒ
(&
pös
[
i
]);

101 
	}
}

103 
	$bﬂrd_˛ock_öô
()

105 
size_t
 
i
;

107 
	`rcc_˛ock_£tup_ö_h£_8mhz_out_72mhz
();

109 
i
 = 0; i < 
	`ARRAY_SIZE
(
˛ocks
); ++i)

110 
	`rcc_≥rùh_˛ock_íabÀ
(
˛ocks
[
i
]);

111 
	}
}

113 
	$bﬂrd_öô
()

115 
	`bﬂrd_˛ock_öô
();

116 
	`bﬂrd_pömux_öô
();

118 
	}
}

	@src/cdc.c

2 
	~<lib›ícm3/usb/usbd.h
>

3 
	~<lib›ícm3/usb/cdc.h
>

4 
	~"debug.h
"

5 
	~"usb_c⁄f.h
"

6 
	~"cdc.h
"

7 
	~"lib¥ötf/¥ötf.h
"

9 
	#CONTROL_CALLBACK_TYPE
 (
USB_REQ_TYPE_CLASS
 | 
USB_REQ_TYPE_INTERFACE
)

	)

10 
	#CONTROL_CALLBACK_MASK
 (
USB_REQ_TYPE_TYPE
 | 
USB_REQ_TYPE_RECIPIENT
)

	)

11 
	#USB_CDC_REQ_GET_LINE_CODING
 0x21

	)

14 c⁄° 
usb_cdc_löe_codög
 
	glöe_codög
 = {

15 .
dwDTER©e
 = 115200,

16 .
	gbCh¨F‹m©
 = 
USB_CDC_1_STOP_BITS
,

17 .
	gbP¨ôyTy≥
 = 
USB_CDC_NO_PARITY
,

18 .
	gbD©aBôs
 = 0x08

21 
usbd_ªque°_ªtu∫_codes
 
cdˇcm_c⁄åﬁ_ªque°
(

22 
usbd_devi˚
 *
usbd_dev
 
__©åibuã__
((
unu£d
)),

23 
usb_£tup_d©a
 *
ªq
,

24 
uöt8_t
 **
buf
 
__©åibuã__
((
unu£d
)),

25 
uöt16_t
 *
Àn
,

26 (**
com∂ëe
)(

27 
usbd_devi˚
 *
usbd_dev
,

28 
usb_£tup_d©a
 *
ªq


29 Ë
	`__©åibuã__
((
unu£d
))

33 
ªq
->
bReque°
) {

34 
USB_CDC_REQ_SET_CONTROL_LINE_STATE
: {

39 #ifde‡
NOTUSED


40 
loˇl_buf
[10];

41 
usb_cdc_nŸifiˇti⁄
 *
nŸif
 = (*)
loˇl_buf
;

44 
nŸif
->
bmReque°Ty≥
 = 0xA1;

45 
nŸif
->
bNŸifiˇti⁄
 = 
USB_CDC_NOTIFY_SERIAL_STATE
;

46 
nŸif
->
wVÆue
 = 0;

47 
nŸif
->
wIndex
 = 0;

48 
nŸif
->
wLígth
 = 2;

49 
loˇl_buf
[8] = 
ªq
->
wVÆue
 & 3;

50 
loˇl_buf
[9] = 0;

53  
USBD_REQ_HANDLED
;

55 
USB_CDC_REQ_GET_LINE_CODING
: {

58 i‡–*
Àn
 < (
usb_cdc_löe_codög
) ) {

59 
	`¥ötf
("*** cdˇcm_c⁄åﬁÇŸsuµÜöe_codög %d,Üí %d \n", (
usb_cdc_löe_codög
), *
Àn
);

60  
USBD_REQ_NOTSUPP
;

62 *
buf
 = (
uöt8_t
 *Ë&
löe_codög
;

63 *
Àn
 = (
usb_cdc_löe_codög
);

64  
USBD_REQ_HANDLED
;

66 
USB_CDC_REQ_SET_LINE_CODING
: {

67 i‡–*
Àn
 < (
usb_cdc_löe_codög
) ) {

68 
	`¥ötf
("*** cdˇcm_c⁄åﬁÇŸsuµÜöe_codög %d,Üí %d \n",(
usb_cdc_löe_codög
), *
Àn
);

69  
USBD_REQ_NOTSUPP
;

71  
USBD_REQ_HANDLED
;

75  
USBD_REQ_NEXT_CALLBACK
;

76 
	}
}

81 
	gcdcbuf
[
MAX_USB_PACKET_SIZE
 + 1];

87 
cdˇcm_d©a_rx_cb
(

88 
usbd_devi˚
 *
usbd_dev
,

89 
uöt8_t
 
ï
 
__©åibuã__
((
unu£d
))

91 
uöt16_t
 
	gÀn
 = 
usbd_ï_ªad_∑ckë
(
usbd_dev
, 
DATA_OUT
, 
cdcbuf
, 
MAX_USB_PACKET_SIZE
);

92 i‡(
	gÀn
 == 0) { ; }

93 
uöt16_t
 
	gpos
 = (
Àn
 < 
MAX_USB_PACKET_SIZE
) ?Üen : MAX_USB_PACKET_SIZE;

94 
	gcdcbuf
[
pos
] = 0;

96 
usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
DATA_IN
, 
cdcbuf
, 
pos
);

98 
¥ötf
("[ %†] \n" ,
cdcbuf
);

102 
cdˇcm_comm_cb
(

103 
usbd_devi˚
 *
usbd_dev
,

104 
uöt8_t
 
ï
 
__©åibuã__
((
unu£d
))

106 
¥ötf
("comm\n");

113 
cdˇcm_£t_c⁄fig
(

114 
usbd_devi˚
 *
usbd_dev
,

115 
uöt16_t
 
wVÆue
 
__©åibuã__
((
unu£d
))

118 
¥ötf
("*** cdcacm_set_config ***\n");

119 
usbd_ï_£tup
(
usbd_dev
, 
DATA_OUT
, 
USB_ENDPOINT_ATTR_BULK
, 
MAX_USB_PACKET_SIZE
, 
cdˇcm_d©a_rx_cb
);

120 
usbd_ï_£tup
(
usbd_dev
, 
DATA_IN
, 
USB_ENDPOINT_ATTR_BULK
, 
MAX_USB_PACKET_SIZE
, 
NULL
);

121 
usbd_ï_£tup
(
usbd_dev
, 
COMM_IN
, 
USB_ENDPOINT_ATTR_INTERRUPT
, 
COMM_PACKET_SIZE
, 
cdˇcm_comm_cb
);

122 
	g°©us
 = 
aggªg©e_ªgi°î_ˇŒback
(

123 
usbd_dev
,

124 
CONTROL_CALLBACK_TYPE
,

125 
CONTROL_CALLBACK_MASK
,

126 
cdˇcm_c⁄åﬁ_ªque°
);

127 i‡(
	g°©us
 < 0Ë{ 
¥ötf
("*** cdcacm_set_config failed ***\n"); }

130 
	$cdc_£tup
(
usbd_devi˚
* 
usbd_dev
) {

131 
	`¥ötf
("*** cdc_setup *** \n");

132 
°©us
 = 
	`aggªg©e_ªgi°î_c⁄fig_ˇŒback
(
usbd_dev
, 
cdˇcm_£t_c⁄fig
);

133 i‡(
°©us
 < 0Ë{ 
	`¥ötf
("*** cdc_setup failed *** \n"); }

134 
	}
}

	@src/common.c

2 
	~"comm⁄.h
"

3 
	~"lib¥ötf/¥ötf.h
"

4 
	~<°rög.h
>

17 
	$ö∂a˚_ªvî£
(*
°r
)

19 i‡(
°r
) {

20 *
íd
 = 
°r
 + 
	`°æí
(str) - 1;

22 
	#XOR_SWAP
(
a
,
b
) do \

24 
a
 ^
b
; \

25 
b
 ^
a
; \

26 
a
 ^
b
; \

27 } 0)

	)

32 
°r
 < 
íd
) {

33 
	`XOR_SWAP
(*
°r
, *
íd
);

34 
°r
++;

35 
íd
--;

37 #unde‡
XOR_SWAP


39 
	}
}

46 
__©åibuã__
((
__n‹ëu∫__
)Ë
	$h™g
()

48 
	`¥ötf
("Error: Reboot your board");

51 
	}
}

	@src/debug.c

1 
	~<°rög.h
>

2 
	~<°dboﬁ.h
>

3 
	~"debug.h
"

5 
	#DEBUG_BUFFER_SIZE
 80

	)

7 
	gdebugBuf„r
[
DEBUG_BUFFER_SIZE
 + 1];

8 
boﬁ
 
	glogE«bÀd
 = 
Ál£
;

10 
	$íabÀ_log
(Ë{ 
logE«bÀd
 = 
åue
; 
debugBuf„r
[0] = 0; 
	}
}

11 
	$dißbÀ_log
(Ë{ 
logE«bÀd
 = 
Ál£
; 
debugBuf„r
[0] = 0; 
	}
}

19 
	$__£miho°
(
comm™d
, * 
mesßge
) {

27 i‡(!
logE«bÀd
)  -1;

28 
	`__asm
(

34 [
cmd
] "r" (
comm™d
),

35 [
msg
] "r" (
mesßge
)

40 
	}
}

47 
	#SYS_WRITE
 (0x5)

	)

58 
	#SEMIHOST_HANDLE
 2

	)

60 
	$£miho°_wrôe
(
uöt32_t
 
fh
, c⁄° *
buf„r
, 
Àngth
) {

63 i‡(
Àngth
 == 0) {  0; }

64 
uöt32_t
 
¨gs
[3];

65 
¨gs
[0] = (
uöt32_t
)
fh
;

66 
¨gs
[1] = (
uöt32_t
)
buf„r
;

67 
¨gs
[2] = (
uöt32_t
)
Àngth
;

68  
	`__£miho°
(
SYS_WRITE
, 
¨gs
);

69 
	}
}

71 
	$debug_≠≥nd
(c⁄° *
buf„r
, 
Àngth
) {

73 c⁄° 
debugBuf„rLígth
 = 
	`°æí
(
debugBuf„r
);

75 i‡(
debugBuf„rLígth
 + 
Àngth
 >
DEBUG_BUFFER_SIZE
) {

76 
	`debug_Êush
();

77 
	`£miho°_wrôe
(
SEMIHOST_HANDLE
, (c⁄° *Ë
buf„r
, 
Àngth
);

81 
	`°∫ˇt
(
debugBuf„r
, 
buf„r
, 
Àngth
);

82 
debugBuf„r
[
debugBuf„rLígth
 + 
Àngth
] = 0;

83 
	}
}

85 
	$debug_Êush
() {

87 i‡(
debugBuf„r
[0] == 0) { ; }

88 
	`£miho°_wrôe
(
SEMIHOST_HANDLE
, (c⁄° *Ë
debugBuf„r
, 
	`°æí
(debugBuffer));

89 
debugBuf„r
[0] = 0;

90 
	}
}

92 
	$_putch¨
(
ch¨a˘î
)

94 
	`debug_≠≥nd
((c⁄° *Ë&
ch¨a˘î
, 1);

95 i‡(
ch¨a˘î
 == '\n') {

96 
	`debug_Êush
();

98 
	}
}

	@src/ds18b20.c

1 
	~<ds18b20.h
>

2 
	~<⁄e_wúe.h
>

3 
	~<comm⁄.h
>

4 
	~<lib›ícm3/°m32/gpio.h
>

5 
	~<°ddef.h
>

7 
	~"lib¥ötf/¥ötf.h
"

9 
	#TEMPERATURE_CONV_TIME
 900

	)

11 
	#CMD_READ_SCRATCHPAD
 0xbe

	)

13 
ow
 
	gow
;

15 
ds18b20_°©e
 
	gds_°©e
 = 
DS18_SLEEP
;

22 
	#OW_SEARCH_ROM
 (0xf0)

	)

24 
	#OW_READ_ROM
 (0x33)

	)

26 
	#OW_MATCH_ROM
 (0x55)

	)

28 
	#OW_SKIP_ROM
 (0xcc)

	)

30 
	#OW_ALARM_SEARCH
 (0xec)

	)

36 
	#OW_CONVERT_T
 (0x44)

	)

38 
	#OW_SCRATCHPAD
 (0x4e)

	)

40 
	#OW_READ_SCRATCHPAD
 (0xbe)

	)

42 
	#OW_COPY_SCRATCHPAD
 (0x48)

	)

44 
	#OW_RECALL_E2
 (0xb8)

	)

46 
	#OW_READ_POWER_SUPPLY
 (0xb4)

	)

78 
ds18b20_ãmp
 
	$ds18b20_∑r£_ãmp
(
uöt8_t
 
lsb
, uöt8_à
msb
)

80 
ds18b20_ãmp
 
tv
;

82 
tv
.
öãgî
 = (
msb
 << 4Ë| (
lsb
 >> 4);

83 i‡(
msb
 & 
	`BIT
(7)) {

84 
tv
.
sign
 = '-';

94 
tv
.
‰ac
 = 625 * (
uöt8_t
)(~(((
lsb
 & 0xf) - 1) | 0xf0));

96 
tv
.
öãgî
 = ~tv.integer;

97 i‡(
tv
.
‰ac
 == 0)

98 
tv
.
öãgî
++;

100 
tv
.
sign
 = '+';

101 
tv
.
‰ac
 = 625 * (
lsb
 & 0xf);

104  
tv
;

105 
	}
}

114 
	$ds18b20_c⁄vît_ãmp
(
ds18b20
 *
obj
)

117 
	`ow_ª£t_pul£
(&
ow
);

118 
	`ow_wrôe_byã
(&
ow
, 
OW_SKIP_ROM
);

119 
	`ow_wrôe_byã
(&
ow
, 
OW_CONVERT_T
);

120 
ds_°©e
 = 
DS18_CONVERTIN
;

121 
	}
}

129 
ds18b20_ãmp
 
	$ds18b20_ªad_ãmp
(
ds18b20
 *
obj
)

131 
Êags
;

132 
öt8_t
 
d©a
[2];

133 
size_t
 
i
;

135 
	`ow_ª£t_pul£
(&
ow
);

136 
	`ow_wrôe_byã
(&
ow
, 
OW_SKIP_ROM
);

137 
	`ow_wrôe_byã
(&
ow
, 
OW_CONVERT_T
);

139 
	`íãr_¸ôiˇl
(
Êags
);

140 
	`mdñay
(
TEMPERATURE_CONV_TIME
);

141 
	`exô_¸ôiˇl
(
Êags
);

143 
	`ow_ª£t_pul£
(&
ow
);

144 
	`ow_wrôe_byã
(&
ow
, 
OW_SKIP_ROM
);

145 
	`ow_wrôe_byã
(&
ow
, 
OW_READ_SCRATCHPAD
);

147 
i
 = 0; i < 2; i++)

148 
d©a
[
i
] = 
	`ow_ªad_byã
(&
ow
);

149 
	`ow_ª£t_pul£
(&
ow
);

151 
obj
->
ãmp
 = 
	`ds18b20_∑r£_ãmp
(
d©a
[0], data[1]);

152  
obj
->
ãmp
;

153 
	}
}

161 
	$ds18b20_ªad_id
(
ds18b20
 * 
obj
)

163 
size_t
 
i
;

165 
	`ow_ª£t_pul£
(&
ow
);

166 
	`ow_wrôe_byã
(&
ow
, 
OW_READ_ROM
);

167 
i
 = 0; i < 8; i++)

168 
obj
->
id
[
i
] = 
	`ow_ªad_byã
(&
ow
);

169 
	}
}

179 
	$check_¸c
(c⁄° 
uöt8_t
 
d©a
[9]){

180 
uöt8_t
 
¸c
 = 0;

181 
n
 = 0;Ç < 8; ++n){

182 
¸c
 = cr¯^ 
d©a
[
n
];

183 
i
 = 0; i < 8; i++){

184 if(
¸c
 & 1)

185 
¸c
 = (crc >> 1) ^ 0x8C;

187 
¸c
 >>= 1;

190 if(
d©a
[8] =
¸c
)  0;

192 
	}
}

200 
ds18b20_ãmp
 
	$ds18b20_ªad_ãmp_by_id
(
ds18b20
 *
obj
, c⁄° 
uöt8_t
 *
id
 )

202 
Êags
;

203 
öt8_t
 
d©a
[9];

204 
size_t
 
i
;

205 
ds_°©e
) {

206 
DS18_CONVERTIN
:

208 
	`ow_ª£t_pul£
(&
ow
);

209 
	`ow_wrôe_byã
(&
ow
, 
OW_MATCH_ROM
);

210 
i
 = 0; i < 8; ++i)

211 
	`ow_wrôe_byã
(&
ow
, (*(
id
 + 
i
)));

213 
	`ow_wrôe_byã
(&
ow
, 
OW_READ_SCRATCHPAD
);

215 
i
 = 0; i < 9; i++)

216 
d©a
[
i
] = 
	`ow_ªad_byã
(&
ow
);

218 
	`ow_ª£t_pul£
(&
ow
);

220 
obj
->
ãmp
 = 
	`ds18b20_∑r£_ãmp
(
d©a
[0], data[1]);

221  
obj
->
ãmp
;

224 
ds_°©e
 = 
DS18_SLEEP
;

225  
obj
->
ãmp
;

227 
	}
}

237 *
	$ds18b20_ãmp2°r
(
ds18b20_ãmp
 *
obj
, 
°r
[])

239 
i
 = 0;

240 
uöt16_t
 
ªm
;

242 i‡(!
obj
->
‰ac
) {

243 
°r
[
i
++] = '0';

245 
obj
->
‰ac
) {

246 
ªm
 = 
obj
->
‰ac
 % 10;

247 
°r
[
i
++] = 
ªm
 + '0';

248 
obj
->
‰ac
 /= 10;

251 
°r
[
i
++] = '.';

252 i‡(!
obj
->
öãgî
) {

253 
°r
[
i
++] = '0';

255 
obj
->
öãgî
) {

256 
ªm
 = 
obj
->
öãgî
 % 10;

257 
°r
[
i
++] = 
ªm
 + '0';

258 
obj
->
öãgî
 /= 10;

261 
°r
[
i
++] = 
obj
->
sign
;

262 
°r
[
i
] = '\0';

263 
	`ö∂a˚_ªvî£
(
°r
);

265  
°r
;

266 
	}
}

268 
	$ds18b20_öô
(
ds18b20
 *
obj
)

270 
ow
.
p‹t
 = 
obj
->port;

271 
ow
.
pö
 = 
obj
->pin;

273  
	`ow_öô
(&
ow
);

274 
	}
}

277 
	$ds18b20_exô
(
ds18b20
 *
obj
)

279 
	`UNUSED
(
obj
);

280 
	`ow_exô
(&
ow
);

281 
	}
}

	@src/irq.c

16 
	~"úq.h
"

17 
	~"bﬂrd.h
"

18 
	~<lib›ícm3/°m32/Êash.h
>

19 
	~<lib›ícm3/cm3/nvic.h
>

20 
	~<lib›ícm3/cm3/scb.h
>

21 
	~<lib›ícm3/cm3/ve˘‹.h
>

23 
	~"lib¥ötf/¥ötf.h
"

24 
	~<°rög.h
>

26 
	#SRAM_BASE
 0x20000000

	)

27 
	#V7M_xPSR_EXCEPTIONNO
 0x1f‡

	)

29 
	#úq_to_desc
(
úq
Ë(
úq_desc
 + (úq))

	)

30 
	#f‹_óch_a˘i⁄_of_desc
(
desc
, 
a˘
) \

31 
a˘
 = 
desc
->
a˘i⁄
;á˘;á˘ =á˘->
√xt
)

	)

33 
	gúq_desc
;

34 (*
	túq_Êow_h™dÀr_t
)(
	túq
, 
	túq_desc
 *
	tdesc
);

36 
	súq_desc
 {

37 
úq_Êow_h™dÀr_t
 
h™dÀ_úq
;

38 
úq_a˘i⁄
 *
a˘i⁄
;

42 
	$úq_h™dÀ_bad
(
úq
, 
úq_desc
 *
desc
)

44 
	`UNUSED
(
desc
);

45 
	`¥ötf
("u√x≥˘ed IRQÅø∞© ve˘‹ %d\n", 
úq
);

46 
	}
}

48 
úq_desc
 
	gúq_desc
[
NVIC_IRQ_COUNT
] = {

49 [0 ... 
NVIC_IRQ_COUNT
-1] = {

50 .
h™dÀ_úq
 = 
úq_h™dÀ_bad
,

55 
	$úq_h™dÀ
(
úq
, 
úq_desc
 *
desc
)

57 
úq_a˘i⁄
 *
a˘i⁄
;

58 
úqªtu∫_t
 
ªtvÆ
 = 
IRQ_NONE
;

60 
	`f‹_óch_a˘i⁄_of_desc
(
desc
, 
a˘i⁄
) {

61 
úqªtu∫_t
 
ªs
;

63 
ªs
 = 
a˘i⁄
->
	`h™dÀr
(
úq
,á˘i⁄->
d©a
);

64 
ªtvÆ
 |
ªs
;

67 i‡(
ªtvÆ
 =
IRQ_NONE
)

68 
	`¥ötf
("IRQ %d:Çobody c¨ed\n", 
úq
);

69 
	}
}

72 
	$__úq_íåy
()

74 
úq
;

75 
úq_desc
 *
desc
;

78 
__asm__
 
	`__vﬁ©ûe__
 ("cpsid i" : : : "memory");

81 
__asm__
 
	`__vﬁ©ûe__
 ("mr†%0, ip§" : "Ù" (
úq
) : : "memory");

82 
úq
 &
V7M_xPSR_EXCEPTIONNO
;

83 
úq
 -= 16;

86 
desc
 = 
	`úq_to_desc
(
úq
);

89 
desc
->
	`h™dÀ_úq
(
úq
, desc);

92 
__asm__
 
	`__vﬁ©ûe__
 ("cpsie i" : : : "memory");

93 
	}
}

107 
	$úq_öô
()

109 
Êags
;

110 
ve˘‹_èbÀ_t
 *
vèbÀ
;

111 
size_t
 
i
;

113 
	`íãr_¸ôiˇl
(
Êags
);

116 
	`mem˝y
((*)
SRAM_BASE
, (c⁄° *)
FLASH_BASE
, 
CONFIG_VTOR_SIZE
);

119 
vèbÀ
 = (
ve˘‹_èbÀ_t
 *)
SRAM_BASE
;

120 
i
 = 0; i < 
NVIC_IRQ_COUNT
; ++i)

121 
vèbÀ
->
úq
[
i
] = 
__úq_íåy
;

124 
SCB_VTOR
 = 
SRAM_BASE
;

126 
	`exô_¸ôiˇl
(
Êags
);

129 
	}
}

136 
	$úq_exô
()

138 
size_t
 
i
;

141 
SCB_VTOR
 = 0x0;

144 
	`mem£t
((*)
SRAM_BASE
, 0, 
CONFIG_VTOR_SIZE
);

147 
i
 = 0; i < 
NVIC_IRQ_COUNT
; ++i) {

148 
úq_desc
[
i
].
h™dÀ_úq
 = 
úq_h™dÀ_bad
;

149 
úq_desc
[
i
].
a˘i⁄
 = 
NULL
;

151 
	}
}

160 
	$úq_ªque°
(
úq_a˘i⁄
 *
a˘i⁄
)

162 
úq_desc
 *
desc
;

163 
Êags
;

165 
	`cm3_as£π
(
a˘i⁄
 !
NULL
);

167 i‡(
a˘i⁄
->
h™dÀr
 =
NULL
)

169 i‡(
a˘i⁄
->
úq
 >
NVIC_IRQ_COUNT
)

171 i‡(
a˘i⁄
->
«me
 =
NULL
)

174 
a˘i⁄
->
√xt
 = 
NULL
;

180 
	`íãr_¸ôiˇl
(
Êags
);

181 
desc
 = 
	`úq_to_desc
(
a˘i⁄
->
úq
);

182 i‡(
desc
->
a˘i⁄
) {

183 
úq_a˘i⁄
 *
a
;

185 
a
 = 
desc
->
a˘i⁄
;

186 
a
->
√xt
)

187 
a
 =á->
√xt
;

188 
a
->
√xt
 = 
a˘i⁄
;

190 
desc
->
a˘i⁄
 =áction;

192 
desc
->
h™dÀ_úq
 = 
úq_h™dÀ
;

193 
	`exô_¸ôiˇl
(
Êags
);

196 
	}
}

206 
	$úq_‰ì
(
úq_a˘i⁄
 *
a˘i⁄
)

208 
úq_desc
 *
desc
;

209 
Êags
;

211 
	`cm3_as£π
(
a˘i⁄
 !
NULL
);

217 
	`íãr_¸ôiˇl
(
Êags
);

218 
desc
 = 
	`úq_to_desc
(
a˘i⁄
->
úq
);

219 i‡(
desc
->
a˘i⁄
 ==áction) {

220 
desc
->
a˘i⁄
 = 
NULL
;

222 
úq_a˘i⁄
 *
a
;

224 
	`f‹_óch_a˘i⁄_of_desc
(
desc
, 
a
) {

225 i‡(
a
->
√xt
 =
a˘i⁄
) {

226 
a
->
√xt
 =á->next->next;

227 
a˘i⁄
->
√xt
 = 
NULL
;

228 
	`exô_¸ôiˇl
(
Êags
);

233 
	`exô_¸ôiˇl
(
Êags
);

237 
	}
}

	@src/logger.c

2 
	~<°rög.h
>

3 
	~<°dboﬁ.h
>

5 
	~<lib›ícm3/cm3/ve˘‹.h
>

6 
	~<lib›ícm3/cm3/c‹ãx.h
>

7 
	~<lib›ícm3/°m32/rcc.h
>

8 
	~<lib›ícm3/°m32/πc.h
>

9 
	~<lib›ícm3/°m32/exti.h
>

10 
	~<lib›ícm3/°m32/gpio.h
>

11 
	~<lib›ícm3/cm3/nvic.h
>

12 
	~<lib›ícmsis/c‹e_cm3.h
>

13 
	~<lib›ícm3/°m32/pwr.h
>

14 
	~<lib›ícm3/°m32/f1/bkp.h
>

15 
	~<lib›ícm3/°m32/•i.h
>

17 
	~"bﬂrd.h
"

18 
	~"comm⁄.h
"

19 
	~"ds18b20.h
"

22 
	~"debug.h
"

23 
	~"backup.h
"

24 
	~"πc.h
"

27 
	~"úq.h
"

32 
	~"lib¥ötf/¥ötf.h
"

34 
	#GET_TEMP_DELAY
 9

	)

36 
show_ãmp
();

37 
blök_Àd
();

39 
πc_devi˚
 
	gπc
 = {

40 .
˛ock_sour˚
 = 
RCC_LSE
,

41 .
	g¥esˇÀ_vÆ
 = 32768,

42 .
	gtime
 = {0},

43 .
	gÆ¨m
 = 0,

44 .
	gcb
 = 
blök_Àd
,

47 
ds18b20
 
	gts
 = {

48 .
p‹t
 = 
DS18B20_GPIO_PORT
,

49 .
	gpö
 = 
DS18B20_GPIO_PIN
,

52 
	$show_ãmp
() {

54 
Êags
;

55 
buf
[20];

57 *
ãmp1
, *
ãmp2
;

58 
uöt8_t
 
id1
[] = {0x28, 0xc6, 0x19, 0x5a, 0x30, 0x20, 0x01, 0x3e};

59 
uöt8_t
 
id2
[] = {0x28, 0x81, 0x8d, 0x4e, 0x30, 0x20, 0x01, 0x50};

61 
	`ds18b20_c⁄vît_ãmp
(&
ts
);

63 
	`íãr_¸ôiˇl
(
Êags
);

64 
	`mdñay
(750);

65 
	`exô_¸ôiˇl
(
Êags
);

68 
ts
.
ãmp
 = 
	`ds18b20_ªad_ãmp_by_id
(&ts, 
id1
);

69 
ts
.
ãmp
.
‰ac
 > 9)

70 
ts
.
ãmp
.
‰ac
 /= 10;

71 
ãmp1
 = 
	`ds18b20_ãmp2°r
(&
ts
.
ãmp
, 
buf
);

72 
	`¥ötf
("Temp1 = %†", 
ãmp1
);

73 
	`mem£t
(
buf
, 0, 20);

75 
ts
.
ãmp
 = 
	`ds18b20_ªad_ãmp_by_id
(&ts, 
id2
);

76 
ts
.
ãmp
.
‰ac
 > 9)

77 
ts
.
ãmp
.
‰ac
 /= 10;

78 
ãmp2
 = 
	`ds18b20_ãmp2°r
(&
ts
.
ãmp
, 
buf
);

80 
	`¥ötf
("Temp2 = %†\n", 
ãmp2
);

82 
	}
}

85 
	$blök_Àd
() {

89 
	`gpio_toggÀ
(
LED_PORT
, 
LED_PIN
);

90 
	}
}

93 
	$öô
 () {

95 
îr
;

97 
	`úq_öô
();

99 
	`bﬂrd_öô
();

101 
îr
 = 
	`ds18b20_öô
(&
ts
);

102 i‡(
îr
) {

103 
	`¥ötf
("C™'àöôülizêds18b20: %d\n", 
îr
);

106 
îr
 = 
	`πc_öô
(&
πc
);

107 i‡(
îr
) {

108 
	`¥ötf
("C™'àöôülizêRTC: %d\n", 
îr
);

120 
πc
.
Æ¨m
 = 
GET_TEMP_DELAY
;

122 
	`£t_Æ¨m
(
πc
.
Æ¨m
);

124 
	`gpio_˛ór
(
LED_PORT
,
LED_PIN
);

126 
	}
}

128 
	$maö
() {

130 
	`íabÀ_log
();

136 i‡–
	`pwr_gë_°™dby_Êag
() ){

137 
	`pwr_˛ór_°™dby_Êag
();

138 
	`¥ötf
("Awake from SB \n");

141 
	`öô
();

143 
	`show_ãmp
();

146 
SCB_SCR
 |
SCB_SCR_SLEEPDEEP
;

147 
	`pwr_£t_°™dby_mode
();

148 
	`pwr_˛ór_wakeup_Êag
();

150 
	`__WFI
();

153 
	}
}

	@src/logger_swtimer+alarm.c

2 
	~<°rög.h
>

3 
	~<°dboﬁ.h
>

5 
	~<lib›ícm3/cm3/ve˘‹.h
>

6 
	~<lib›ícm3/cm3/c‹ãx.h
>

7 
	~<lib›ícm3/°m32/rcc.h
>

8 
	~<lib›ícm3/°m32/πc.h
>

9 
	~<lib›ícm3/°m32/exti.h
>

10 
	~<lib›ícm3/°m32/gpio.h
>

11 
	~<lib›ícm3/cm3/nvic.h
>

12 
	~<lib›ícm3/°m32/pwr.h
>

13 
	~<lib›ícm3/°m32/f1/bkp.h
>

14 
	~<lib›ícm3/°m32/•i.h
>

17 
	~"bﬂrd.h
"

18 
	~"comm⁄.h
"

19 
	~"ds18b20.h
"

20 
	~"sy°ick.h
"

22 
	~"debug.h
"

23 
	~"backup.h
"

24 
	~"πc.h
"

27 
	~"úq.h
"

28 
	~"sched.h
"

29 
	~"swtimî.h
"

31 
	~"lib¥ötf/¥ötf.h
"

34 
	#GET_TEMP_DELAY
 10000

	)

36 
πc_devi˚
 
	gπc
 = {

37 .
time
 = {0},

38 .
	gÆ¨m
 = 0,

41 
ds18b20
 
	gts
 = {

42 .
p‹t
 = 
DS18B20_GPIO_PORT
,

43 .
	gpö
 = 
DS18B20_GPIO_PIN
,

47 
	$show_ãmp
(* 
∑øm
) {

49 
	`UNUSED
(
∑øm
);

51 
Êags
;

52 
buf
[20];

54 *
ãmp1
, *
ãmp2
;

55 
uöt8_t
 
id1
[] = {0x28, 0xc6, 0x19, 0x5a, 0x30, 0x20, 0x01, 0x3e};

56 
uöt8_t
 
id2
[] = {0x28, 0x81, 0x8d, 0x4e, 0x30, 0x20, 0x01, 0x50};

58 
	`ds18b20_c⁄vît_ãmp
(&
ts
);

60 
	`íãr_¸ôiˇl
(
Êags
);

61 
	`mdñay
(750);

62 
	`exô_¸ôiˇl
(
Êags
);

65 
ts
.
ãmp
 = 
	`ds18b20_ªad_ãmp_by_id
(&ts, 
id1
);

66 
ts
.
ãmp
.
‰ac
 > 9)

67 
ts
.
ãmp
.
‰ac
 /= 10;

68 
ãmp1
 = 
	`ds18b20_ãmp2°r
(&
ts
.
ãmp
, 
buf
);

69 
	`¥ötf
("Temp1 = %†", 
ãmp1
);

71 
	`mem£t
(
buf
, 0, 20);

73 
ts
.
ãmp
 = 
	`ds18b20_ªad_ãmp_by_id
(&ts, 
id2
);

74 
ts
.
ãmp
.
‰ac
 > 9)

75 
ts
.
ãmp
.
‰ac
 /= 10;

76 
ãmp2
 = 
	`ds18b20_ãmp2°r
(&
ts
.
ãmp
, 
buf
);

78 
	`¥ötf
("Temp2 = %†\n", 
ãmp2
);

79 
	}
}

82 
	$blök_Àd
(* 
∑øm
) {

84 
	`UNUSED
(
∑øm
);

85 
	`gpio_toggÀ
(
LED_PORT
, 
LED_PIN
);

86 
	}
}

89 
	$öô
 () {

91 
îr
;

93 c⁄° 
swtimî_hw_tim
 
hw_tim
 = {

94 .
ba£
 = 
SWTIMER_TIM_BASE
,

95 .
úq
 = 
SWTIMER_TIM_IRQ
,

96 .
r°
 = 
SWTIMER_TIM_RST
,

97 .
¨r
 = 
SWTIMER_TIM_ARR_VAL
,

98 .
psc
 = 
SWTIMER_TIM_PSC_VAL
,

101 
	`úq_öô
();

103 
	`bﬂrd_öô
();

105 
	`sched_öô
();

107 
îr
 = 
	`sy°ick_öô
();

108 i‡(
îr
) {

109 
	`¥ötf
("Can't initialize systick\n");

110 
	`h™g
();

113 
îr
 = 
	`swtimî_öô
(&
hw_tim
);

114 i‡(
îr
) {

115 
	`¥ötf
("Can't initialize swtimer\n");

116 
	`h™g
();

119 
îr
 = 
	`ds18b20_öô
(&
ts
);

120 i‡(
îr
) {

121 
	`¥ötf
("C™'àöôülizêds18b20: %d\n", 
îr
);

124 
îr
 = 
	`πc_öô
(&
πc
);

125 i‡(
îr
) {

126 
	`¥ötf
("C™'àöôülizêRTC: %d\n", 
îr
);

139 
ãmp_tim_id
;

141 
ãmp_tim_id
 = 
	`swtimî_tim_ªgi°î
(
show_ãmp
, 
NULL
, 
GET_TEMP_DELAY
);

142 i‡(
ãmp_tim_id
 < 0) {

143 
	`¥ötf
("UnableÅoÑegister swtimer for DS18B20\n");

144 
	`h™g
();

157 
πc
.
Æ¨m
 = 10;

159 
	`£t_Æ¨m
(
πc
.
Æ¨m
);

161 
	`gpio_£t
(
LED_PORT
,
LED_PIN
);

162 
	}
}

164 
	$maö
() {

166 
	`íabÀ_log
();

168 
	`öô
();

170 
	`sched_°¨t
();

173 
	}
}

	@src/msc.c

23 
	~<°döt.h
>

24 
	~<°dlib.h
>

25 
	~<°rög.h
>

26 
	~<lib›ícm3/cm3/comm⁄.h
>

27 
	~<lib›ícm3/usb/usbd.h
>

28 
	~<lib›ícm3/usb/msc.h
>

29 
	~"debug.h
"

30 
	~"msc.h
"

31 
	~"usb_c⁄f.h
"

33 
	~"lib¥ötf/¥ötf.h
"

45 
	#CBW_SIGNATURE
 0x43425355

	)

46 
	#CBW_STATUS_SUCCESS
 0

	)

47 
	#CBW_STATUS_FAILED
 1

	)

48 
	#CBW_STATUS_PHASE_ERROR
 2

	)

51 
	#CSW_SIGNATURE
 0x53425355

	)

52 
	#CSW_STATUS_SUCCESS
 0

	)

53 
	#CSW_STATUS_FAILED
 1

	)

54 
	#CSW_STATUS_PHASE_ERROR
 2

	)

57 
	#SCSI_TEST_UNIT_READY
 0x00

	)

58 
	#SCSI_REQUEST_SENSE
 0x03

	)

59 
	#SCSI_FORMAT_UNIT
 0x04

	)

60 
	#SCSI_READ_6
 0x08

	)

61 
	#SCSI_WRITE_6
 0x0A

	)

62 
	#SCSI_INQUIRY
 0x12

	)

63 
	#SCSI_MODE_SENSE_6
 0x1A

	)

64 
	#SCSI_SEND_DIAGNOSTIC
 0x1D

	)

65 
	#SCSI_READ_CAPACITY
 0x25

	)

66 
	#SCSI_READ_10
 0x28

	)

72 
	#SCSI_REPORT_LUNS
 0xA0

	)

73 
	#SCSI_PREVENT_ALLOW_MEDIUM_REMOVAL
 0x1E

	)

74 
	#SCSI_MODE_SELECT_6
 0x15

	)

75 
	#SCSI_MODE_SELECT_10
 0x55

	)

76 
	#SCSI_MODE_SENSE_10
 0x5A

	)

77 
	#SCSI_READ_12
 0xA8

	)

78 
	#SCSI_READ_FORMAT_CAPACITIES
 0x23

	)

79 
	#SCSI_READ_TOC_PMA_ATIP
 0x43

	)

80 
	#SCSI_START_STOP_UNIT
 0x1B

	)

81 
	#SCSI_SYNCHRONIZE_CACHE
 0x35

	)

82 
	#SCSI_VERIFY
 0x2F

	)

83 
	#SCSI_WRITE_10
 0x2A

	)

84 
	#SCSI_WRITE_12
 0xAA

	)

87 
	esbc_£n£_key
 {

88 
	mSBC_SENSE_KEY_NO_SENSE
 = 0x00,

89 
	mSBC_SENSE_KEY_RECOVERED_ERROR
 = 0x01,

90 
	mSBC_SENSE_KEY_NOT_READY
 = 0x02,

91 
	mSBC_SENSE_KEY_MEDIUM_ERROR
 = 0x03,

92 
	mSBC_SENSE_KEY_HARDWARE_ERROR
 = 0x04,

93 
	mSBC_SENSE_KEY_ILLEGAL_REQUEST
 = 0x05,

94 
	mSBC_SENSE_KEY_UNIT_ATTENTION
 = 0x06,

95 
	mSBC_SENSE_KEY_DATA_PROTECT
 = 0x07,

96 
	mSBC_SENSE_KEY_BLANK_CHECK
 = 0x08,

97 
	mSBC_SENSE_KEY_VENDOR_SPECIFIC
 = 0x09,

98 
	mSBC_SENSE_KEY_COPY_ABORTED
 = 0x0A,

99 
	mSBC_SENSE_KEY_ABORTED_COMMAND
 = 0x0B,

100 
	mSBC_SENSE_KEY_VOLUME_OVERFLOW
 = 0x0D,

101 
	mSBC_SENSE_KEY_MISCOMPARE
 = 0x0E

104 
	esbc_asc
 {

105 
	mSBC_ASC_NO_ADDITIONAL_SENSE_INFORMATION
 = 0x00,

106 
	mSBC_ASC_PERIPHERAL_DEVICE_WRITE_FAULT
 = 0x03,

107 
	mSBC_ASC_LOGICAL_UNIT_NOT_READY
 = 0x04,

108 
	mSBC_ASC_UNRECOVERED_READ_ERROR
 = 0x11,

109 
	mSBC_ASC_INVALID_COMMAND_OPERATION_CODE
 = 0x20,

110 
	mSBC_ASC_LBA_OUT_OF_RANGE
 = 0x21,

111 
	mSBC_ASC_INVALID_FIELD_IN_CDB
 = 0x24,

112 
	mSBC_ASC_WRITE_PROTECTED
 = 0x27,

113 
	mSBC_ASC_NOT_READY_TO_READY_CHANGE
 = 0x28,

114 
	mSBC_ASC_FORMAT_ERROR
 = 0x31,

115 
	mSBC_ASC_MEDIUM_NOT_PRESENT
 = 0x3A

118 
	esbc_ascq
 {

119 
	mSBC_ASCQ_NA
 = 0x00,

120 
	mSBC_ASCQ_FORMAT_COMMAND_FAILED
 = 0x01,

121 
	mSBC_ASCQ_INITIALIZING_COMMAND_REQUIRED
 = 0x02,

122 
	mSBC_ASCQ_OPERATION_IN_PROGRESS
 = 0x07

125 
	eå™s_evít
 {

126 
	mEVENT_CBW_VALID
,

127 
	mEVENT_NEED_STATUS


130 
	susb_msc_cbw
 {

131 
uöt32_t
 
	mdCBWSig«tuª
;

132 
uöt32_t
 
	mdCBWTag
;

133 
uöt32_t
 
	mdCBWD©aTøns„rLígth
;

134 
uöt8_t
 
	mbmCBWFœgs
;

135 
uöt8_t
 
	mbCBWLUN
;

136 
uöt8_t
 
	mbCBWCBLígth
;

137 
uöt8_t
 
	mCBWCB
[16];

138 } 
__©åibuã__
((
∑cked
));

140 
	susb_msc_csw
 {

141 
uöt32_t
 
	mdCSWSig«tuª
;

142 
uöt32_t
 
	mdCSWTag
;

143 
uöt32_t
 
	mdCSWD©aResidue
;

144 
uöt8_t
 
	mbCSWSètus
;

145 } 
__©åibuã__
((
∑cked
));

147 
	ssbc_£n£_öfo
 {

148 
uöt8_t
 
	mkey
;

149 
uöt8_t
 
	masc
;

150 
uöt8_t
 
	mascq
;

153 
	susb_msc_å™s
 {

154 
uöt8_t
 
	mcbw_˙t
;

156 
usb_msc_cbw
 
	mcbw
;

157 
uöt8_t
 
	mbuf
[1];

158 } 
	mcbw
;

160 
uöt32_t
 
	mbyãs_to_ªad
;

161 
uöt32_t
 
	mbyãs_to_wrôe
;

162 
uöt32_t
 
	mbyã_cou¡
;

164 
uöt32_t
 
	mlba_°¨t
;

165 
uöt32_t
 
	mblock_cou¡
;

166 
uöt32_t
 
	mcuºít_block
;

168 
uöt8_t
 
	mmsd_buf
[512];

170 
boﬁ
 
	mcsw_vÆid
;

171 
uöt8_t
 
	mcsw_£¡
;

173 
usb_msc_csw
 
	mcsw
;

174 
uöt8_t
 
	mbuf
[1];

175 } 
	mcsw
;

178 
	s_usbd_mass_°‹age
 {

179 
usbd_devi˚
 *
	musbd_dev
;

180 
uöt8_t
 
	mï_ö
;

181 
uöt8_t
 
	mï_ö_size
;

182 
uöt8_t
 
	mï_out
;

183 
uöt8_t
 
	mï_out_size
;

185 c⁄° *
	mvíd‹_id
;

186 c⁄° *
	m¥odu˘_id
;

187 c⁄° *
	m¥odu˘_ªvisi⁄_Àvñ
;

188 
uöt32_t
 
	mblock_cou¡
;

190 (*
	mªad_block
)(
uöt32_t
 
	mlba
, 
uöt8_t
 *
	mc›y_to
);

191 (*
	mwrôe_block
)(
uöt32_t
 
	mlba
, c⁄° 
uöt8_t
 *
	mc›y_‰om
);

193 (*
	mlock
)();

194 (*
	mu∆ock
)();

196 
usb_msc_å™s
 
	må™s
;

197 
sbc_£n£_öfo
 
	m£n£
;

200 
usbd_mass_°‹age
 
	g_mass_°‹age
;

204 c⁄° 
uöt8_t
 
	g_•c3_öquúy_ª•⁄£
[36] = {

222 c⁄° 
uöt8_t
 
	g_•c3_ªque°_£n£
[18] = {

241 
	$£t_sbc_°©us
(
usbd_mass_°‹age
 *
ms
,

242 
sbc_£n£_key
 
key
,

243 
sbc_asc
 
asc
,

244 
sbc_ascq
 
ascq
)

246 
ms
->
£n£
.
key
 = (
uöt8_t
) key;

247 
ms
->
£n£
.
asc
 = (
uöt8_t
)ásc;

248 
ms
->
£n£
.
ascq
 = (
uöt8_t
)áscq;

249 
	}
}

251 
	$£t_sbc_°©us_good
(
usbd_mass_°‹age
 *
ms
)

253 
	`£t_sbc_°©us
(
ms
,

254 
SBC_SENSE_KEY_NO_SENSE
,

255 
SBC_ASC_NO_ADDITIONAL_SENSE_INFORMATION
,

256 
SBC_ASCQ_NA
);

257 
	}
}

259 
uöt8_t
 *
	$gë_cbw_buf
(
usb_msc_å™s
 *
å™s
)

261  &
å™s
->
cbw
.cbw.
CBWCB
[0];

262 
	}
}

264 
	$scsi_ªad_6
(
usbd_mass_°‹age
 *
ms
,

265 
usb_msc_å™s
 *
å™s
,

266 
å™s_evít
 
evít
)

268 i‡(
EVENT_CBW_VALID
 =
evít
) {

269 
uöt8_t
 *
buf
;

271 
buf
 = 
	`gë_cbw_buf
(
å™s
);

273 
å™s
->
lba_°¨t
 = (
buf
[2] << 8) | buf[3];

274 
å™s
->
block_cou¡
 = 
buf
[4];

275 
å™s
->
cuºít_block
 = 0;

280 
å™s
->
byãs_to_wrôe
 =Åøns->
block_cou¡
 << 9;

282 
	`£t_sbc_°©us_good
(
ms
);

284 
	}
}

286 
	$scsi_wrôe_6
(
usbd_mass_°‹age
 *
ms
,

287 
usb_msc_å™s
 *
å™s
,

288 
å™s_evít
 
evít
)

290 (Ë
ms
;

292 i‡(
EVENT_CBW_VALID
 =
evít
) {

293 
uöt8_t
 *
buf
;

295 
buf
 = 
	`gë_cbw_buf
(
å™s
);

297 
å™s
->
lba_°¨t
 = ((0x1‡& 
buf
[1]) << 16) | (buf[2] << 8) | buf[3];

298 
å™s
->
block_cou¡
 = 
buf
[4];

299 
å™s
->
cuºít_block
 = 0;

301 
å™s
->
byãs_to_ªad
 =Åøns->
block_cou¡
 << 9;

303 
	}
}

305 
	$scsi_wrôe_10
(
usbd_mass_°‹age
 *
ms
,

306 
usb_msc_å™s
 *
å™s
,

307 
å™s_evít
 
evít
)

309 (Ë
ms
;

311 i‡(
EVENT_CBW_VALID
 =
evít
) {

312 
uöt8_t
 *
buf
;

314 
buf
 = 
	`gë_cbw_buf
(
å™s
);

316 
å™s
->
lba_°¨t
 = (
buf
[2] << 24) | (buf[3] << 16) |

317 (
buf
[4] << 8) | buf[5];

318 
å™s
->
block_cou¡
 = (
buf
[7] << 8) | buf[8];

319 
å™s
->
cuºít_block
 = 0;

321 
å™s
->
byãs_to_ªad
 =Åøns->
block_cou¡
 << 9;

323 
	}
}

325 
	$scsi_ªad_10
(
usbd_mass_°‹age
 *
ms
,

326 
usb_msc_å™s
 *
å™s
,

327 
å™s_evít
 
evít
)

329 i‡(
EVENT_CBW_VALID
 =
evít
) {

330 
uöt8_t
 *
buf
;

332 
buf
 = 
	`gë_cbw_buf
(
å™s
);

334 
å™s
->
lba_°¨t
 = (
buf
[2] << 24) | (buf[3] << 16) | (buf[4] << 8) | buf[5];

335 
å™s
->
block_cou¡
 = (
buf
[7] << 8) | buf[8];

340 
å™s
->
byãs_to_wrôe
 =Åøns->
block_cou¡
 << 9;

342 
	`£t_sbc_°©us_good
(
ms
);

344 
	}
}

346 
	$scsi_ªad_ˇ∑côy
(
usbd_mass_°‹age
 *
ms
,

347 
usb_msc_å™s
 *
å™s
,

348 
å™s_evít
 
evít
)

350 i‡(
EVENT_CBW_VALID
 =
evít
) {

351 
å™s
->
msd_buf
[0] = 
ms
->
block_cou¡
 >> 24;

352 
å™s
->
msd_buf
[1] = 0xf‡& (
ms
->
block_cou¡
 >> 16);

353 
å™s
->
msd_buf
[2] = 0xf‡& (
ms
->
block_cou¡
 >> 8);

354 
å™s
->
msd_buf
[3] = 0xf‡& 
ms
->
block_cou¡
;

357 
å™s
->
msd_buf
[4] = 0;

358 
å™s
->
msd_buf
[5] = 0;

359 
å™s
->
msd_buf
[6] = 2;

360 
å™s
->
msd_buf
[7] = 0;

361 
å™s
->
byãs_to_wrôe
 = 8;

362 
	`£t_sbc_°©us_good
(
ms
);

364 
	}
}

366 
	$scsi_f‹m©_unô
(
usbd_mass_°‹age
 *
ms
,

367 
usb_msc_å™s
 *
å™s
,

368 
å™s_evít
 
evít
)

370 i‡(
EVENT_CBW_VALID
 =
evít
) {

371 
uöt32_t
 
i
;

373 
	`mem£t
(
å™s
->
msd_buf
, 0, 512);

375 
i
 = 0; i < 
ms
->
block_cou¡
; i++) {

376 (*
ms
->
wrôe_block
)(
i
, 
å™s
->
msd_buf
);

379 
	`£t_sbc_°©us_good
(
ms
);

381 
	}
}

383 
	$scsi_ªque°_£n£
(
usbd_mass_°‹age
 *
ms
,

384 
usb_msc_å™s
 *
å™s
,

385 
å™s_evít
 
evít
)

387 i‡(
EVENT_CBW_VALID
 =
evít
) {

388 
uöt8_t
 *
buf
;

390 
buf
 = &
å™s
->
cbw
.cbw.
CBWCB
[0];

392 
å™s
->
byãs_to_wrôe
 = 
buf
[4];

393 
	`mem˝y
(
å™s
->
msd_buf
, 
_•c3_ªque°_£n£
, (_spc3_request_sense));

395 
å™s
->
msd_buf
[2] = 
ms
->
£n£
.
key
;

396 
å™s
->
msd_buf
[12] = 
ms
->
£n£
.
asc
;

397 
å™s
->
msd_buf
[13] = 
ms
->
£n£
.
ascq
;

399 
	}
}

401 
	$scsi_mode_£n£_6
(
usbd_mass_°‹age
 *
ms
,

402 
usb_msc_å™s
 *
å™s
,

403 
å™s_evít
 
evít
)

405 (Ë
ms
;

407 i‡(
EVENT_CBW_VALID
 =
evít
) {

409 
uöt8_t
 *
buf
;

410 
uöt8_t
 
∑ge_code
;

411 
uöt8_t
 
Æloˇti⁄_Àngth
;

413 
buf
 = &
å™s
->
cbw
.cbw.
CBWCB
[0];

414 
∑ge_code
 = 
buf
[2];

415 
Æloˇti⁄_Àngth
 = 
buf
[4];

417 i‡(0x1C =
∑ge_code
) {

419 
å™s
->
byãs_to_wrôe
 = 4;

421 
å™s
->
msd_buf
[0] = 3;

422 
å™s
->
msd_buf
[1] = 0;

423 
å™s
->
msd_buf
[2] = 0;

424 
å™s
->
csw
.csw.
dCSWD©aResidue
 = 4;

426 } i‡(0x01 =
∑ge_code
) {

427 } i‡(0x3F =
∑ge_code
) {

430 
å™s
->
csw
.csw.
bCSWSètus
 = 
CSW_STATUS_FAILED
;

431 
	`£t_sbc_°©us
(
ms
,

432 
SBC_SENSE_KEY_ILLEGAL_REQUEST
,

433 
SBC_ASC_INVALID_FIELD_IN_CDB
,

434 
SBC_ASCQ_NA
);

438 
	}
}

441 
	#LENGTH_INQUIRY_PAGE00
 6

442 c⁄° 
uöt8_t
 
MSC_Page00_Inquúy_D©a
[
LENGTH_INQUIRY_PAGE00
] = {

	)

446 (
	gLENGTH_INQUIRY_PAGE00
 - 4),

453 
	#LENGTH_INQUIRY_PAGE80
 0x0c

454 
	#LENGTH_SERIAL_NUMBER
 0x08

455 c⁄° 
uöt8_t
 
MSC_Page80_Inquúy_D©a
[
LENGTH_INQUIRY_PAGE80
] = {

	)

459 (
	gLENGTH_INQUIRY_PAGE80
 - 4),

465 #ifde‡
NOTUSED


467 
	#LENGTH_INQUIRY_PAGE83
 7

	)

468 c⁄° 
uöt8_t
 
	gMSC_Page83_Inquúy_D©a
[
LENGTH_INQUIRY_PAGE83
] = {

472 (
LENGTH_INQUIRY_PAGE83
 - 4),

476 
	$scsi_öquúy
(
usbd_mass_°‹age
 *
ms
,

477 
usb_msc_å™s
 *
å™s
,

478 
å™s_evít
 
evít
)

480 i‡(
EVENT_CBW_VALID
 =
evít
) {

481 
uöt8_t
 
evpd
;

482 
uöt8_t
 *
buf
;

484 
buf
 = 
	`gë_cbw_buf
(
å™s
);

485 
evpd
 = 1 & 
buf
[1];

487 i‡(0 =
evpd
) {

488 
size_t
 
Àn
;

489 
å™s
->
byãs_to_wrôe
 = (
_•c3_öquúy_ª•⁄£
);

490 
	`mem˝y
(
å™s
->
msd_buf
, 
_•c3_öquúy_ª•⁄£
, (_spc3_inquiry_response));

492 
Àn
 = 
	`°æí
(
ms
->
víd‹_id
);

493 
Àn
 = 
	`MIN
(len, 8);

494 
	`mem˝y
(&
å™s
->
msd_buf
[8], 
ms
->
víd‹_id
, 
Àn
);

496 
Àn
 = 
	`°æí
(
ms
->
¥odu˘_id
);

497 
Àn
 = 
	`MIN
(len, 16);

498 
	`mem˝y
(&
å™s
->
msd_buf
[16], 
ms
->
¥odu˘_id
, 
Àn
);

500 
Àn
 = 
	`°æí
(
ms
->
¥odu˘_ªvisi⁄_Àvñ
);

501 
Àn
 = 
	`MIN
(len, 4);

502 
	`mem˝y
(&
å™s
->
msd_buf
[32], 
ms
->
¥odu˘_ªvisi⁄_Àvñ
, 
Àn
);

504 
å™s
->
csw
.csw.
dCSWD©aResidue
 = (
_•c3_öquúy_ª•⁄£
);

506 
	`£t_sbc_°©us_good
(
ms
);

512 c⁄° 
uöt8_t
 
∑ge_code
 = 
buf
[2];

513 
∑ge_code
) {

515 
uöt8_t
 *
pPage
 = (uöt8_à*)
MSC_Page00_Inquúy_D©a
;

516 
size_t
 
Àn
 = 
LENGTH_INQUIRY_PAGE00
;

518 
å™s
->
byãs_to_wrôe
 = 
Àn
;

519 
	`mem˝y
(
å™s
->
msd_buf
, 
pPage
, 
Àn
);

520 
å™s
->
csw
.csw.
dCSWD©aResidue
 = 
Àn
;

521 
	`£t_sbc_°©us_good
(
ms
);

525 
uöt8_t
 *
pPage
 = (uöt8_à*)
MSC_Page80_Inquúy_D©a
;

526 
size_t
 
Àn
 = 
LENGTH_INQUIRY_PAGE80
;

528 
å™s
->
byãs_to_wrôe
 = 
Àn
;

529 
	`mem˝y
(
å™s
->
msd_buf
, 
pPage
, 
Àn
);

530 
å™s
->
csw
.csw.
dCSWD©aResidue
 = 
Àn
;

531 
	`£t_sbc_°©us_good
(
ms
);

534 #ifde‡
NOTUSED


536 
uöt8_t
 *
pPage
 = (uöt8_à*)
MSC_Page83_Inquúy_D©a
;

537 
size_t
 
Àn
 = 
LENGTH_INQUIRY_PAGE83
;

539 
å™s
->
byãs_to_wrôe
 = 
Àn
;

540 
	`mem˝y
(
å™s
->
msd_buf
, 
pPage
, 
Àn
);

541 
å™s
->
csw
.csw.
dCSWD©aResidue
 = 
Àn
;

542 
	`£t_sbc_°©us_good
(
ms
);

547 
	`¥ötf
("scsi_öquúyÇŸsu∞%x \n", 
∑ge_code
);

551 
	}
}

556 
	$scsi_ªad_f‹m©_ˇ∑côõs
(
usbd_mass_°‹age
 *
ms
, 
usb_msc_å™s
 *
å™s
, 
å™s_evít
 
evít
)

558 i‡(
EVENT_CBW_VALID
 =
evít
) {

560 
å™s
->
msd_buf
[3] = 0x08;

561 
å™s
->
msd_buf
[4] = 
ms
->
block_cou¡
 >> 24;

562 
å™s
->
msd_buf
[5] = 0xf‡& (
ms
->
block_cou¡
 >> 16);

563 
å™s
->
msd_buf
[6] = 0xf‡& (
ms
->
block_cou¡
 >> 8);

564 
å™s
->
msd_buf
[7] = 0xf‡& 
ms
->
block_cou¡
;

566 
å™s
->
msd_buf
[8] = 0x02;

567 
å™s
->
msd_buf
[9] = 0;

568 
å™s
->
msd_buf
[10] = 0x02;

569 
å™s
->
msd_buf
[11] = 0;

570 
å™s
->
byãs_to_wrôe
 = 12;

571 
	`£t_sbc_°©us_good
(
ms
);

573 
	}
}

576 
	$scsi_comm™d
(
usbd_mass_°‹age
 *
ms
,

577 
usb_msc_å™s
 *
å™s
,

578 
å™s_evít
 
evít
)

580 i‡(
EVENT_CBW_VALID
 =
evít
) {

582 
å™s
->
csw_£¡
 = 0;

583 
å™s
->
csw
.csw.
dCSWSig«tuª
 = 
CSW_SIGNATURE
;

584 
å™s
->
csw
.csw.
dCSWTag
 =Åøns->
cbw
.cbw.
dCBWTag
;

585 
å™s
->
csw
.csw.
dCSWD©aResidue
 = 0;

586 
å™s
->
csw
.csw.
bCSWSètus
 = 
CSW_STATUS_SUCCESS
;

588 
å™s
->
byãs_to_wrôe
 = 0;

589 
å™s
->
byãs_to_ªad
 = 0;

590 
å™s
->
byã_cou¡
 = 0;

593 
å™s
->
cbw
.cbw.
CBWCB
[0]) {

594 
SCSI_TEST_UNIT_READY
:

595 
SCSI_SEND_DIAGNOSTIC
:

597 
	`£t_sbc_°©us_good
(
ms
);

599 
SCSI_FORMAT_UNIT
:

600 
	`scsi_f‹m©_unô
(
ms
, 
å™s
, 
evít
);

602 
SCSI_REQUEST_SENSE
:

603 
	`scsi_ªque°_£n£
(
ms
, 
å™s
, 
evít
);

605 
SCSI_MODE_SENSE_6
:

606 
	`scsi_mode_£n£_6
(
ms
, 
å™s
, 
evít
);

608 
SCSI_READ_6
:

609 
	`scsi_ªad_6
(
ms
, 
å™s
, 
evít
);

611 
SCSI_INQUIRY
:

612 
	`scsi_öquúy
(
ms
, 
å™s
, 
evít
);

614 
SCSI_READ_CAPACITY
:

615 
	`scsi_ªad_ˇ∑côy
(
ms
, 
å™s
, 
evít
);

617 
SCSI_READ_10
:

618 
	`scsi_ªad_10
(
ms
, 
å™s
, 
evít
);

620 
SCSI_WRITE_6
:

621 
	`scsi_wrôe_6
(
ms
, 
å™s
, 
evít
);

623 
SCSI_WRITE_10
:

624 
	`scsi_wrôe_10
(
ms
, 
å™s
, 
evít
);

628 
SCSI_READ_FORMAT_CAPACITIES
:

629 
	`scsi_ªad_f‹m©_ˇ∑côõs
(
ms
, 
å™s
, 
evít
);

631 
SCSI_PREVENT_ALLOW_MEDIUM_REMOVAL
:

632 
	`£t_sbc_°©us_good
(
ms
);

636 
	`¥ötf
("SBC_SENSE_KEY_ILLEGAL_REQUEST %x ", 
å™s
->
cbw
.cbw.
CBWCB
[0]);

637 
	`£t_sbc_°©us
(
ms
, 
SBC_SENSE_KEY_ILLEGAL_REQUEST
,

638 
SBC_ASC_INVALID_COMMAND_OPERATION_CODE
,

639 
SBC_ASCQ_NA
);

641 
å™s
->
byãs_to_wrôe
 = 0;

642 
å™s
->
byãs_to_ªad
 = 0;

643 
å™s
->
csw
.csw.
bCSWSètus
 = 
CSW_STATUS_FAILED
;

646 
	}
}

651 
	$msc_d©a_rx_cb
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ï
)

654 
usbd_mass_°‹age
 *
ms
;

655 
usb_msc_å™s
 *
å™s
;

656 
Àn
, 
max_Àn
, 
À·
;

657 *
p
;

659 
ms
 = &
_mass_°‹age
;

660 
å™s
 = &
ms
->trans;

663 
À·
 = (
usb_msc_cbw
Ë- 
å™s
->
cbw_˙t
;

664 i‡(0 < 
À·
) {

665 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

666 
p
 = &
å™s
->
cbw
.
buf
[0x1f‡&Åøns->
cbw_˙t
];

667 
Àn
 = 
	`usbd_ï_ªad_∑ckë
(
usbd_dev
, 
ï
, 
p
, 
max_Àn
);

668 
å™s
->
cbw_˙t
 +
Àn
;

671 i‡((
usb_msc_cbw
Ë=
å™s
->
cbw_˙t
) {

672 
	`scsi_comm™d
(
ms
, 
å™s
, 
EVENT_CBW_VALID
);

674 #ifde‡
NOTUSED


675 
	`¥ötf
("msc_d©a_rx_cb byã_cou¡ %d \n", 
å™s
->
byã_cou¡
);

676 
	`¥ötf
(", byãs_to_ªad %d \n", 
å™s
->
byãs_to_ªad
);

677 
	`¥ötf
(", CBWCB %x \n", 
å™s
->
cbw
.cbw.
CBWCB
[0]);

680 i‡(
å™s
->
byã_cou¡
 <Åøns->
byãs_to_ªad
) {

683 #ifde‡
NOTUSED


684 
	`¥ötf
("msc_d©a_rx_cb waô byã_cou¡ %d \n", 
å™s
->
byã_cou¡
);

685 
	`¥ötf
(", byãs_to_ªad %d \n", 
å™s
->
byãs_to_ªad
);

693 i‡(
å™s
->
byã_cou¡
 <Åøns->
byãs_to_ªad
) {

694 i‡(0 < 
å™s
->
block_cou¡
) {

695 i‡((0 =
å™s
->
byã_cou¡
Ë&& (
NULL
 !
ms
->
lock
)){

696 (*
ms
->
lock
)();

700 
À·
 = 
å™s
->
byãs_to_ªad
 -Åøns->
byã_cou¡
;

701 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

702 
p
 = &
å™s
->
msd_buf
[0x1f‡&Åøns->
byã_cou¡
];

703 
Àn
 = 
	`usbd_ï_ªad_∑ckë
(
usbd_dev
, 
ï
, 
p
, 
max_Àn
);

704 
å™s
->
byã_cou¡
 +
Àn
;

706 i‡(0 < 
å™s
->
block_cou¡
) {

707 i‡(0 =(0x1f‡& 
å™s
->
byã_cou¡
)) {

708 
uöt32_t
 
lba
;

710 
lba
 = 
å™s
->
lba_°¨t
 +Åøns->
cuºít_block
;

711 i‡(0 !(*
ms
->
wrôe_block
)(
lba
, 
å™s
->
msd_buf
)) {

713 
	`¥ötf
("msc_data_rx_cb writeÉrror \n");

715 
å™s
->
cuºít_block
++;

721 i‡(
Ál£
 =
å™s
->
csw_vÆid
) {

722 
	`scsi_comm™d
(
ms
, 
å™s
, 
EVENT_NEED_STATUS
);

723 
å™s
->
csw_vÆid
 = 
åue
;

726 
À·
 = (
usb_msc_csw
Ë- 
å™s
->
csw_£¡
;

727 i‡(0 < 
À·
) {

728 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

729 
p
 = &
å™s
->
csw
.
buf
[å™s->
csw_£¡
];

730 
Àn
 = 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
ms
->
ï_ö
, 
p
,

731 
max_Àn
);

732 
å™s
->
csw_£¡
 +
Àn
;

735 } i‡(
å™s
->
byã_cou¡
 <Åøns->
byãs_to_wrôe
) {

736 i‡(0 < 
å™s
->
block_cou¡
) {

737 i‡((0 =
å™s
->
byã_cou¡
Ë&& (
NULL
 !
ms
->
lock
)) {

738 (*
ms
->
lock
)();

741 i‡(0 =(0x1f‡& 
å™s
->
byã_cou¡
)) {

742 
uöt32_t
 
lba
;

744 
lba
 = 
å™s
->
lba_°¨t
 +Åøns->
cuºít_block
;

745 i‡(0 !(*
ms
->
ªad_block
)(
lba
, 
å™s
->
msd_buf
)) {

747 
	`¥ötf
("msc_data_rx_cbÑeadÉrror \n");

749 
å™s
->
cuºít_block
++;

753 
À·
 = 
å™s
->
byãs_to_wrôe
 -Åøns->
byã_cou¡
;

754 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

755 
p
 = &
å™s
->
msd_buf
[0x1f‡&Åøns->
byã_cou¡
];

756 
Àn
 = 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
ms
->
ï_ö
, 
p
, 
max_Àn
);

757 
å™s
->
byã_cou¡
 +
Àn
;

759 i‡(0 < 
å™s
->
block_cou¡
) {

760 i‡(
å™s
->
cuºít_block
 =å™s->
block_cou¡
) {

761 
uöt32_t
 
lba
;

763 
lba
 = 
å™s
->
lba_°¨t
 +Åøns->
cuºít_block
;

764 i‡(0 !(*
ms
->
wrôe_block
)(
lba
, 
å™s
->
msd_buf
)) {

766 
	`¥ötf
("msc_data_rx_cb writeÉrror 2 \n");;

769 
å™s
->
cuºít_block
 = 0;

770 i‡(
NULL
 !
ms
->
u∆ock
){

771 (*
ms
->
u∆ock
)();

775 i‡(
Ál£
 =
å™s
->
csw_vÆid
) {

776 
	`scsi_comm™d
(
ms
, 
å™s
, 
EVENT_NEED_STATUS
);

777 
å™s
->
csw_vÆid
 = 
åue
;

780 
À·
 = (
usb_msc_csw
Ë- 
å™s
->
csw_£¡
;

781 i‡(0 < 
À·
) {

782 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

783 
p
 = &
å™s
->
csw
.
buf
[å™s->
csw_£¡
];

784 
Àn
 = 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
ms
->
ï_ö
, 
p
, 
max_Àn
);

785 
å™s
->
csw_£¡
 +
Àn
;

789 
	}
}

792 
	$msc_d©a_tx_cb
(
usbd_devi˚
 *
usbd_dev
, 
uöt8_t
 
ï
)

795 
usbd_mass_°‹age
 *
ms
;

796 
usb_msc_å™s
 *
å™s
;

797 
Àn
, 
max_Àn
, 
À·
;

798 *
p
;

800 
ms
 = &
_mass_°‹age
;

801 
å™s
 = &
ms
->trans;

803 i‡(
å™s
->
byã_cou¡
 <Åøns->
byãs_to_wrôe
) {

804 i‡(0 < 
å™s
->
block_cou¡
) {

805 i‡(0 =(0x1f‡& 
å™s
->
byã_cou¡
)) {

806 
uöt32_t
 
lba
;

808 
lba
 = 
å™s
->
lba_°¨t
 +Åøns->
cuºít_block
;

809 i‡(0 !(*
ms
->
ªad_block
)(
lba
, 
å™s
->
msd_buf
)) {

811 
	`¥ötf
("msc_data_tx_cbÑeadÉrror\n");

813 
å™s
->
cuºít_block
++;

817 
À·
 = 
å™s
->
byãs_to_wrôe
 -Åøns->
byã_cou¡
;

818 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

819 
p
 = &
å™s
->
msd_buf
[0x1f‡&Åøns->
byã_cou¡
];

820 
Àn
 = 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
ï
, 
p
, 
max_Àn
);

821 
å™s
->
byã_cou¡
 +
Àn
;

823 i‡(0 < 
å™s
->
block_cou¡
) {

824 i‡(
å™s
->
cuºít_block
 =å™s->
block_cou¡
) {

825 
å™s
->
cuºít_block
 = 0;

826 i‡(
NULL
 !
ms
->
u∆ock
){

827 (*
ms
->
u∆ock
)();

831 i‡(
Ál£
 =
å™s
->
csw_vÆid
) {

832 
	`scsi_comm™d
(
ms
, 
å™s
, 
EVENT_NEED_STATUS
);

833 
å™s
->
csw_vÆid
 = 
åue
;

836 
À·
 = (
usb_msc_csw
Ë- 
å™s
->
csw_£¡
;

837 i‡(0 < 
À·
) {

838 
max_Àn
 = 
	`MIN
(
ms
->
ï_out_size
, 
À·
);

839 
p
 = &
å™s
->
csw
.
buf
[å™s->
csw_£¡
];

840 
Àn
 = 
	`usbd_ï_wrôe_∑ckë
(
usbd_dev
, 
ï
, 
p
, 
max_Àn
);

841 
å™s
->
csw_£¡
 +
Àn
;

842 } i‡((
usb_msc_csw
Ë=
å™s
->
csw_£¡
) {

844 
å™s
->
lba_°¨t
 = 0xffffffff;

845 
å™s
->
block_cou¡
 = 0;

846 
å™s
->
cuºít_block
 = 0;

847 
å™s
->
cbw_˙t
 = 0;

848 
å™s
->
byãs_to_ªad
 = 0;

849 
å™s
->
byãs_to_wrôe
 = 0;

850 
å™s
->
byã_cou¡
 = 0;

851 
å™s
->
csw_£¡
 = 0;

852 
å™s
->
csw_vÆid
 = 
Ál£
;

855 
	}
}

858 
uöt8_t
 
	gmsc_öãrÁ˚_ödex
 = 0;

863 
	$msc_c⁄åﬁ_ªque°
(
usbd_devi˚
 *
usbd_dev
,

864 
usb_£tup_d©a
 *
ªq
, 
uöt8_t
 **
buf
, 
uöt16_t
 *
Àn
,

865 
usbd_c⁄åﬁ_com∂ëe_ˇŒback
 *
com∂ëe
)

867 ()
com∂ëe
;

868 ()
usbd_dev
;

869 
ªq
->
bReque°
) {

870 
USB_MSC_REQ_BULK_ONLY_RESET
:

873  
USBD_REQ_HANDLED
;

874 
USB_MSC_REQ_GET_MAX_LUN
:

877 *
buf
[0] = 0;

878 *
Àn
 = 1;

879  
USBD_REQ_HANDLED
;

882  
USBD_REQ_NEXT_CALLBACK
;

883 
	}
}

886 
	$msc_£t_c⁄fig
(
usbd_devi˚
 *
usbd_dev
, 
uöt16_t
 
wVÆue
)

888 
	`¥ötf
("msc_set_config \n");

889 
usbd_mass_°‹age
 *
ms
 = &
_mass_°‹age
;

891 ()
wVÆue
;

893 
	`usbd_ï_£tup
(
usbd_dev
, 
ms
->
ï_ö
, 
USB_ENDPOINT_ATTR_BULK
,

894 
ms
->
ï_ö_size
, 
msc_d©a_tx_cb
);

895 
	`usbd_ï_£tup
(
usbd_dev
, 
ms
->
ï_out
, 
USB_ENDPOINT_ATTR_BULK
,

896 
ms
->
ï_out_size
, 
msc_d©a_rx_cb
);

898 
°©us
 = 
	`aggªg©e_ªgi°î_ˇŒback
(

899 
usbd_dev
,

900 
USB_REQ_TYPE_CLASS
 | 
USB_REQ_TYPE_INTERFACE
,

901 
USB_REQ_TYPE_TYPE
 | 
USB_REQ_TYPE_RECIPIENT
,

902 
msc_c⁄åﬁ_ªque°
);

903 i‡(
°©us
 < 0) {

904 
	`¥ötf
("*** msc_set_config failed ***\n");

906 
	}
}

932 
usbd_mass_°‹age
 *
	$cu°om_usb_msc_öô
(
usbd_devi˚
 *
usbd_dev
,

933 
uöt8_t
 
ï_ö
, uöt8_à
ï_ö_size
,

934 
uöt8_t
 
ï_out
, uöt8_à
ï_out_size
,

935 c⁄° *
víd‹_id
,

936 c⁄° *
¥odu˘_id
,

937 c⁄° *
¥odu˘_ªvisi⁄_Àvñ
,

938 c⁄° 
uöt32_t
 
block_cou¡
,

939 (*
ªad_block
)(
uöt32_t
 
lba
, 
uöt8_t
 *
c›y_to
),

940 (*
wrôe_block
)(
uöt32_t
 
lba
, c⁄° 
uöt8_t
 *
c›y_‰om
),

941 
uöt8_t
 
msc_öãrÁ˚_ödex0
)

943 
	`¥ötf
("custom_usb_msc_init\n");

944 
msc_öãrÁ˚_ödex
 = 
msc_öãrÁ˚_ödex0
;

945 
_mass_°‹age
.
usbd_dev
 = usbd_dev;

946 
_mass_°‹age
.
ï_ö
 =Ép_in;

947 
_mass_°‹age
.
ï_ö_size
 =Ép_in_size;

948 
_mass_°‹age
.
ï_out
 =Ép_out;

949 
_mass_°‹age
.
ï_out_size
 =Ép_out_size;

950 
_mass_°‹age
.
víd‹_id
 = vendor_id;

951 
_mass_°‹age
.
¥odu˘_id
 =Öroduct_id;

952 
_mass_°‹age
.
¥odu˘_ªvisi⁄_Àvñ
 =Öroduct_revision_level;

953 
_mass_°‹age
.
block_cou¡
 = block_count - 1;

954 
_mass_°‹age
.
ªad_block
 =Ñead_block;

955 
_mass_°‹age
.
wrôe_block
 = write_block;

956 
_mass_°‹age
.
lock
 = 
NULL
;

957 
_mass_°‹age
.
u∆ock
 = 
NULL
;

959 
_mass_°‹age
.
å™s
.
lba_°¨t
 = 0xffffffff;

960 
_mass_°‹age
.
å™s
.
block_cou¡
 = 0;

961 
_mass_°‹age
.
å™s
.
cuºít_block
 = 0;

962 
_mass_°‹age
.
å™s
.
cbw_˙t
 = 0;

963 
_mass_°‹age
.
å™s
.
byãs_to_ªad
 = 0;

964 
_mass_°‹age
.
å™s
.
byãs_to_wrôe
 = 0;

965 
_mass_°‹age
.
å™s
.
byã_cou¡
 = 0;

966 
_mass_°‹age
.
å™s
.
csw_vÆid
 = 
Ál£
;

967 
_mass_°‹age
.
å™s
.
csw_£¡
 = 0;

969 
	`£t_sbc_°©us_good
(&
_mass_°‹age
);

971 
°©us
 = 
	`aggªg©e_ªgi°î_c⁄fig_ˇŒback
(
usbd_dev
, 
msc_£t_c⁄fig
);

972 i‡(
°©us
 < 0Ë{ 
	`¥ötf
("*** custom_usb_msc_init failed ***\n"); }

974  &
_mass_°‹age
;

975 
	}
}

	@src/one_wire.c

1 
	~"⁄e_wúe.h
"

2 
	~"comm⁄.h
"

3 
	~"bﬂrd.h
"

4 
	~<lib›ícm3/°m32/gpio.h
>

5 
	~<°ddef.h
>

8 
	#OW_PRESENCE_WAIT_TIME
 70

	)

9 
	#OW_READ_INIT_TIME
 5

	)

10 
	#OW_READ_PAUSE
 50

	)

11 
	#OW_READ_SAMPLING_TIME
 5

	)

12 
	#OW_RESET_TIME
 500

	)

13 
	#OW_SLOT_WINDOW
 5

	)

14 
	#OW_WRITE_0_TIME
 60

	)

15 
	#OW_WRITE_1_PAUSE
 50

	)

16 
	#OW_WRITE_1_TIME
 10

	)

19 
	$ow_wrôe_bô
(
ow
 *
obj
, 
uöt8_t
 
bô
)

21 
	`gpio_˛ór
(
obj
->
p‹t
, obj->
pö
);

22 
	`udñay
(
bô
 ? 
OW_WRITE_1_TIME
 : 
OW_WRITE_0_TIME
);

23 
	`gpio_£t
(
obj
->
p‹t
, obj->
pö
);

24 i‡(
bô
)

25 
	`udñay
(
OW_WRITE_1_PAUSE
);

26 
	}
}

29 
uöt16_t
 
	$ow_ªad_bô
(
ow
 *
obj
)

31 
uöt16_t
 
bô
 = 0;

33 
	`gpio_˛ór
(
obj
->
p‹t
, obj->
pö
);

34 
	`udñay
(
OW_READ_INIT_TIME
);

35 
	`gpio_£t
(
obj
->
p‹t
, obj->
pö
);

36 
	`udñay
(
OW_READ_SAMPLING_TIME
);

37 
bô
 = 
	`gpio_gë
(
obj
->
p‹t
, obj->
pö
);

38 
	`udñay
(
OW_READ_PAUSE
);

40  ((
bô
 != 0) ? 1 : 0);

41 
	}
}

49 
	$ow_öô
(
ow
 *
obj
)

51 
	`gpio_£t
(
obj
->
p‹t
, obj->
pö
);

52 
	`udñay
(
CONFIG_GPIO_STAB_DELAY
+20);

54 i‡(!(
	`gpio_gë
(
obj
->
p‹t
, obj->
pö
)))

57  
	`ow_ª£t_pul£
(
obj
);

58 
	}
}

61 
	$ow_exô
(
ow
 *
obj
)

63 
	`gpio_˛ór
(
obj
->
p‹t
, obj->
pö
);

64 
	`UNUSED
(
obj
);

65 
	}
}

73 
	$ow_ª£t_pul£
(
ow
 *
obj
)

75 
Êags
;

76 
vÆ
;

78 
	`íãr_¸ôiˇl
(
Êags
);

79 
	`gpio_˛ór
(
obj
->
p‹t
, obj->
pö
);

80 
	`udñay
(
OW_RESET_TIME
);

81 
	`gpio_£t
(
obj
->
p‹t
, obj->
pö
);

82 
	`udñay
(
OW_PRESENCE_WAIT_TIME
);

83 
vÆ
 = 
	`gpio_gë
(
obj
->
p‹t
, obj->
pö
);

84 
	`udñay
(
OW_RESET_TIME
);

85 
	`exô_¸ôiˇl
(
Êags
);

87 i‡(
vÆ
)

91 
	}
}

99 
	$ow_wrôe_byã
(
ow
 *
obj
, 
uöt8_t
 
byã
)

101 
Êags
;

102 
size_t
 
i
;

104 
	`íãr_¸ôiˇl
(
Êags
);

105 
i
 = 0; i < 8; i++) {

106 
	`ow_wrôe_bô
(
obj
, 
byã
 >> 
i
 & 1);

107 
	`udñay
(
OW_SLOT_WINDOW
);

109 
	`exô_¸ôiˇl
(
Êags
);

110 
	}
}

118 
öt8_t
 
	$ow_ªad_byã
(
ow
 *
obj
)

120 
Êags
;

121 
öt16_t
 
byã
 = 0;

122 
size_t
 
i
;

124 
	`íãr_¸ôiˇl
(
Êags
);

125 
i
 = 0; i < 8; i++) {

126 
byã
 |
	`ow_ªad_bô
(
obj
Ë<< 
i
;

127 
	`udñay
(
OW_SLOT_WINDOW
);

129 
	`exô_¸ôiˇl
(
Êags
);

131  (
öt8_t
)
byã
;

132 
	}
}

	@src/ramdisk.c

21 
	~<°rög.h
>

22 
	~"ømdisk.h
"

24 
	#WBVAL
(
x
Ë((xË& 0xFF), (((xË>> 8Ë& 0xFF)

	)

25 
	#QBVAL
(
x
) ((x) & 0xFF), (((x) >> 8) & 0xFF),\

26 (((
x
Ë>> 16Ë& 0xFF), (((xË>> 24Ë& 0xFF)

	)

29 
	#SECTOR_COUNT
 128

30 
	#SECTOR_SIZE
 512

	)

31 
	#BYTES_PER_SECTOR
 512

	)

32 
	#SECTORS_PER_CLUSTER
 4

	)

33 
	#RESERVED_SECTORS
 1

	)

34 
	#FAT_COPIES
 2

	)

35 
	#ROOT_ENTRIES
 512

	)

36 
	#ROOT_ENTRY_LENGTH
 32

	)

37 
	#FILEDATA_START_CLUSTER
 3

	)

38 
	#DATA_REGION_SECTOR
 (
RESERVED_SECTORS
 + 
FAT_COPIES
 + \

39 (
ROOT_ENTRIES
 * 
ROOT_ENTRY_LENGTH
Ë/ 
BYTES_PER_SECTOR
)

	)

40 
	#FILEDATA_START_SECTOR
 (
DATA_REGION_SECTOR
 + \

41 (
FILEDATA_START_CLUSTER
 - 2Ë* 
SECTORS_PER_CLUSTER
)

	)

44 
	#FILEDATA_SECTOR_COUNT
 8

45 

	)

46 
uöt8_t
 
	gBoŸSe˘‹
[] = {

49 
WBVAL
(
BYTES_PER_SECTOR
),

50 
SECTORS_PER_CLUSTER
,

51 
WBVAL
(
RESERVED_SECTORS
),

52 
FAT_COPIES
,

53 
WBVAL
(
ROOT_ENTRIES
),

54 
WBVAL
(
SECTOR_COUNT
),

69 
uöt8_t
 
	gF©Se˘‹
[] = {

94 
uöt8_t
 
	gDúSe˘‹
[] = {

97 
WBVAL
('r'), WBVAL('a'), WBVAL('m'), WBVAL('d'), WBVAL('i'),

101 
WBVAL
('s'), WBVAL('k'), WBVAL('.'), WBVAL('d'), WBVAL('a'), WBVAL('t'),

103 
WBVAL
(0), WBVAL(0),

116 
WBVAL
(
FILEDATA_START_CLUSTER
),

117 
QBVAL
(
FILEDATA_SECTOR_COUNT
 * 
SECTOR_SIZE
)

120 
uöt8_t
 
	gømd©a
[
FILEDATA_SECTOR_COUNT
 * 
SECTOR_SIZE
];

122 
	$ømdisk_öô
()

124 
uöt32_t
 
i
 = 0;

127 
uöt8_t
 
chk
 = 0;

128 
i
 = 32; i < 43; i++) {

129 
chk
 = (((chk & 1Ë<< 7Ë| ((chk & 0xFEË>> 1)Ë+ 
DúSe˘‹
[
i
];

131 
DúSe˘‹
[13] = 
chk
;

134 c⁄° 
uöt8_t
 
ãxt
[] = "USB Mass Storage ClassÉxample. ";

135 
i
 = 0;

136 
i
 < (
ømd©a
)) {

137 
ømd©a
[
i
] = 
ãxt
[i % ((text) -1)];

138 
i
++;

141 
	}
}

143 
	$ømdisk_ªad
(
uöt32_t
 
lba
, 
uöt8_t
 *
c›y_to
)

145 
	`mem£t
(
c›y_to
, 0, 
SECTOR_SIZE
);

146 
lba
) {

148 
	`mem˝y
(
c›y_to
, 
BoŸSe˘‹
, (BootSector));

149 
c›y_to
[
SECTOR_SIZE
 - 2] = 0x55;

150 
c›y_to
[
SECTOR_SIZE
 - 1] = 0xAA;

154 
	`mem˝y
(
c›y_to
, 
F©Se˘‹
, (FatSector));

157 
	`mem˝y
(
c›y_to
, 
DúSe˘‹
, (DirSector));

161 i‡(
lba
 >
FILEDATA_START_SECTOR
 &&Üb®< FILEDATA_START_SECTOR + 
FILEDATA_SECTOR_COUNT
) {

162 
	`mem˝y
(
c›y_to
, 
ømd©a
 + (
lba
 - 
FILEDATA_START_SECTOR
Ë* 
SECTOR_SIZE
, SECTOR_SIZE);

167 
	}
}

169 
	$ømdisk_wrôe
(
uöt32_t
 
lba
, c⁄° 
uöt8_t
 *
c›y_‰om
)

171 ()
lba
;

172 ()
c›y_‰om
;

175 
	}
}

177 
	$ømdisk_blocks
()

179  
SECTOR_COUNT
;

180 
	}
}

	@src/rtc.c

4 
	~"πc.h
"

6 
	~<°rög.h
>

7 
	~<°dboﬁ.h
>

8 
	~<lib›ícm3/cm3/ve˘‹.h
>

9 
	~<lib›ícm3/cm3/c‹ãx.h
>

10 
	~<lib›ícm3/°m32/rcc.h
>

11 
	~<lib›ícm3/°m32/πc.h
>

12 
	~<lib›ícm3/°m32/exti.h
>

13 
	~<lib›ícm3/°m32/gpio.h
>

14 
	~<lib›ícm3/cm3/nvic.h
>

15 
	~<lib›ícm3/°m32/pwr.h
>

16 
	~<lib›ícm3/°m32/f1/bkp.h
>

19 
	~"úq.h
"

20 
	~"comm⁄.h
"

21 
	~"bﬂrd.h
"

22 
	~"backup.h
"

23 
	~"lib¥ötf/¥ötf.h
"

25 
	#RTC_IRQS
 1

26 

	)

30 
	#CONFIGURATION_DONE
 0xAAAA

	)

31 
	#CONFIGURATION_RESET
 0x0000

	)

44 
úqªtu∫_t
 
	$πc_i§_h™dÀr
(
úq
, *
d©a
)

46 
πc
 *
obj
 = (π¯*)(
d©a
);

48 
	`UNUSED
(
úq
);

51 i‡–
	`πc_check_Êag
(
RTC_OW
) ) {

53 
	`πc_˛ór_Êag
(
RTC_OW
);

56 i‡–
	`πc_check_Êag
(
RTC_SEC
) ) {

57 
	`πc_˛ór_Êag
(
RTC_SEC
);

62  
IRQ_HANDLED
;

63 
	}
}

69 
úqªtu∫_t
 
	$πc_Æ¨m_i§_h™dÀr
(
úq
, *
d©a
)

72 
	`UNUSED
(
úq
);

74 
πc_devi˚
 *
obj
 = (πc_devi˚ *)(
d©a
);

76 
	`exti_ª£t_ªque°
(
EXTI17
);

78 
	`¥ötf
("ALARM !!! \n");

80 i‡–
	`πc_check_Êag
(
RTC_ALR
) ) {

81 
	`πc_˛ór_Êag
(
RTC_ALR
);

82 
	`¥ötf
("ALARMáà%d\n", 
	`πc_gë_cou¡î_vÆ
());

86 
obj
->
	`cb
();

88  
IRQ_HANDLED
;

89 
	}
}

92 
úq_a˘i⁄
 
	gπc_úq_a˘
[
RTC_IRQS
] = {

94 .
h™dÀr
 = 
πc_Æ¨m_i§_h™dÀr
,

95 .
	gúq
 = 
NVIC_RTC_ALARM_IRQ
,

96 .
	g«me
 = "rtc_alarm_isr",

110 
	$πc_öô
(
πc_devi˚
 *
obj
)

112 
ªt
;

113 
Êags
;

114 
uöt32_t
 
ªg32
;

119 
ªg32
 = 
	`rcc_πc_˛ock_íabÀd_Êag
();

120 i‡(
ªg32
 != 0) {

121 
	`πc_awake_‰om_°™dby
();

123 
	`πc_awake_‰om_off
(
obj
->
˛ock_sour˚
);

124 
	`πc_£t_¥esˇÀ_vÆ
(
obj
->
¥esˇÀ_vÆ
);

128 
i
;

129 
i
 = 0; i < 
RTC_IRQS
; i++) {

130 
πc_úq_a˘
[
i
].
d©a
 = (*)
obj
;

131 
ªt
 = 
	`úq_ªque°
(&
πc_úq_a˘
[
i
]);

132 i‡(
ªt
 < 0) {

133 
	`¥ötf
("UnableÑequest RTC IRQ\n");

134  
ªt
;

140 if–
BKP_DR1
 =
CONFIGURATION_RESET
) {

142 
BKP_DR1
 = 
CONFIGURATION_DONE
;

143 
	`¥ötf
("Switchen ON firstÅime\n");

146 
	`πc_öãºu±_dißbÀ
(
RTC_SEC
);

147 
	`πc_öãºu±_dißbÀ
(
RTC_ALR
);

150 
	`nvic_íabÀ_úq
(
NVIC_RTC_ALARM_IRQ
);

151 
	`nvic_£t_¥i‹ôy
(
NVIC_RTC_ALARM_IRQ
, 2);

153 
	`exti_£t_åiggî
(
EXTI17
, 
EXTI_TRIGGER_RISING
);

154 
	`exti_íabÀ_ªque°
(
EXTI17
);

159 
	`íãr_¸ôiˇl
(
Êags
);

162 
	`πc_˛ór_Êag
(
RTC_SEC
);

163 
	`πc_˛ór_Êag
(
RTC_ALR
);

166 
	`πc_öãºu±_íabÀ
(
RTC_ALR
);

170 
	`exô_¸ôiˇl
(
Êags
);

171 
	}
}

178 
	$£t_Æ¨m
(
uöt8_t
 
£c
)

180 
uöt32_t
 
Æ¨m
 = 0;

182 
Æ¨m
 = (
	`πc_gë_cou¡î_vÆ
(Ë+ 
£c
) & 0xFFFFFFFF;

184 
	`πc_dißbÀ_Æ¨m
();

185 
	`πc_£t_Æ¨m_time
(
Æ¨m
);

186 
	`πc_íabÀ_Æ¨m
();

187 
	}
}

	@src/sched.c

1 
	~"sched.h
"

2 
	~<°rög.h
>

4 
	sèsk
 {

5 c⁄° *
	m«me
;

6 
èsk_func_t
 
	mfunc
;

7 *
	md©a
;

11 vﬁ©ûê
uöt32_t
 
	gsched_ªady
;

12 
èsk
 
	gèsk_li°
[
TASK_NR
];

13 
	gcuºít
;

20 
	$sched_£t_blocked
(
èsk_id
)

22 
Êags
;

24 
	`íãr_¸ôiˇl
(
Êags
);

25 
sched_ªady
 &~
	`BIT
(
èsk_id
);

26 
	`exô_¸ôiˇl
(
Êags
);

27 
	}
}

29 
	$sched_föd_em±y_¶Ÿ
()

31 
i
;

33 
i
 = 0; i < 
TASK_NR
; ++i) {

34 i‡(!
èsk_li°
[
i
].
func
)

35  
i
;

39 
	}
}

41 
	$sched_¶Ÿ_by_«me
(c⁄° *
«me
)

43 
i
;

45 
i
 = 0; i < 
TASK_NR
; ++i) {

46 i‡(
	`°rcmp
(
«me
, 
èsk_li°
[
i
].name) == 0)

47  
i
;

51 
	}
}

58 
	$sched_föd_√xt
()

60 
uöt32_t
 
èsks_ªady
 = 
sched_ªady
;

61 
i
;

67 
i
 = 
cuºít
 + 1; i <cuºíà+ 
TASK_NR
; ++i) {

68 c⁄° 
idx
 = 
i
 % 
TASK_NR
;

69 
ªady
 = 
èsks_ªady
 & (1 << 
idx
);

71 i‡(
ªady
)

72  
idx
;

76 
	}
}

83 
	$sched_run_√xt
()

85 
úq_Êags
;

86 
√xt
;

88 
	`íãr_¸ôiˇl
(
úq_Êags
);

89 i‡(!
sched_ªady
) {

90 
	`exô_¸ôiˇl
(
úq_Êags
);

93 
	`exô_¸ôiˇl
(
úq_Êags
);

95 
√xt
 = 
	`sched_föd_√xt
();

96 i‡(
√xt
 == -1)

98 
cuºít
 = 
√xt
;

104 
	`sched_£t_blocked
(
cuºít
);

105 
èsk_li°
[
cuºít
].
	`func
—ask_li°[cuºít].
d©a
);

107  
cuºít
;

108 
	}
}

115 
	$sched_öô
()

118 
	}
}

127 
	$sched_°¨t
()

130 
	`sched_run_√xt
();

131 
	}
}

152 
	$sched_add_èsk
(c⁄° *
«me
, 
èsk_func_t
 
func
, *
d©a
,

153 *
èsk_id
)

155 
¶Ÿ
;

157 
¶Ÿ
 = 
	`sched_föd_em±y_¶Ÿ
();

158 i‡(
¶Ÿ
 < 0)

159  
¶Ÿ
;

160 i‡(
	`sched_¶Ÿ_by_«me
(
«me
) >= 0)

162 i‡(
	`°æí
(
«me
) == 0)

164 i‡(
func
 =
NULL
)

168 
	`mem£t
(&
èsk_li°
[
¶Ÿ
], 0, (
èsk
));

169 
èsk_li°
[
¶Ÿ
].
«me
 =Çame;

170 
èsk_li°
[
¶Ÿ
].
func
 = func;

171 
èsk_li°
[
¶Ÿ
].
d©a
 = data;

173 i‡(
èsk_id
)

174 *
èsk_id
 = 
¶Ÿ
 + 1;

177 
	}
}

185 
	$sched_dñ_èsk
(
èsk_id
)

187 
idx
 = 
èsk_id
 - 1;

189 
	`cm3_as£π
(
idx
 >0 && idx < 
TASK_NR
);

191 i‡(!
èsk_li°
[
idx
].
func
)

194 
	`sched_£t_blocked
(
idx
);

195 
	`mem£t
(&
èsk_li°
[
idx
], 0, (
èsk
));

198 
	}
}

207 
	$sched_£t_ªady
(
èsk_id
)

209 
Êags
;

211 
	`íãr_¸ôiˇl
(
Êags
);

212 
sched_ªady
 |
	`BIT
(
èsk_id
 - 1);

213 
	`exô_¸ôiˇl
(
Êags
);

214 
	}
}

	@src/swtimer.c

11 
	~"swtimî.h
"

12 
	~"úq.h
"

13 
	~"sched.h
"

14 
	~"comm⁄.h
"

15 
	~<lib›ícm3/cm3/nvic.h
>

16 
	~<lib›ícm3/°m32/timî.h
>

17 
	~<°ddef.h
>

18 
	~<°rög.h
>

21 
	~"lib¥ötf/¥ötf.h
"

24 
	#SWTIMER_TIMERS_MAX
 10

	)

25 
	#SWTIMER_TASK
 "swtimî"

	)

28 
	sswtimî_sw_tim
 {

29 
swtimî_ˇŒback_t
 
	mcb
;

30 *
	md©a
;

31 
	m≥riod
;

32 
	mªmaöög
;

33 
boﬁ
 
	ma˘ive
;

37 
	sswtimî
 {

38 
swtimî_hw_tim
 
	mhw_tim
;

39 
úq_a˘i⁄
 
	ma˘i⁄
;

40 
swtimî_sw_tim
 
	mtimî_li°
[
SWTIMER_TIMERS_MAX
];

41 vﬁ©ûê
	mticks
;

42 
	mèsk_id
;

46 
swtimî
 
	gswtimî
;

50 
úqªtu∫_t
 
	$swtimî_i§
(
úq
, *
d©a
)

52 
swtimî
 *
obj
 = (swtimî *)(
d©a
);

54 
	`UNUSED
(
úq
);

62 i‡(!
	`timî_gë_Êag
(
obj
->
hw_tim
.
ba£
, 
TIM_SR_UIF
))

63  
IRQ_NONE
;

65 
obj
->
ticks
 = 
SWTIMER_HW_OVERFLOW
;

66 
	`sched_£t_ªady
(
obj
->
èsk_id
);

67 
	`timî_˛ór_Êag
(
obj
->
hw_tim
.
ba£
, 
TIM_SR_UIF
);

69  
IRQ_HANDLED
;

70 
	}
}

72 
	$swtimî_èsk
(*
d©a
)

74 
size_t
 
i
;

75 
swtimî
 *
obj
 = (swtimî *)
d©a
;

77 
i
 = 0; i < 
SWTIMER_TIMERS_MAX
; i++) {

78 i‡(!
obj
->
timî_li°
[
i
].
a˘ive
)

80 i‡(
obj
->
timî_li°
[
i
].
ªmaöög
 <= 0) {

81 
obj
->
timî_li°
[
i
].
	`cb
(obj->timî_li°[i].
d©a
);

82 
obj
->
timî_li°
[
i
].
ªmaöög
 = obj->timî_li°[i].
≥riod
;

84 
obj
->
timî_li°
[
i
].
ªmaöög
 -obj->
ticks
;

86 
obj
->
ticks
 = 0;

87 
	}
}

89 
	$swtimî_föd_em±y_¶Ÿ
(
swtimî
 *
obj
)

91 
size_t
 
i
;

93 
i
 = 0; i < 
SWTIMER_TIMERS_MAX
; ++i) {

94 i‡(!
obj
->
timî_li°
[
i
].
cb
)

95  
i
;

99 
	}
}

101 
	$swtimî_hw_öô
(
swtimî
 *
obj
)

103 
	`rcc_≥rùh_ª£t_pul£
(
obj
->
hw_tim
.
r°
);

105 
	`timî_£t_mode
(
obj
->
hw_tim
.
ba£
, 
TIM_CR1_CKD_CK_INT
,

106 
TIM_CR1_CMS_EDGE
, 
TIM_CR1_DIR_UP
);

107 
	`timî_£t_¥esˇÀr
(
obj
->
hw_tim
.
ba£
, obj->hw_tim.
psc
);

108 
	`timî_£t_≥riod
(
obj
->
hw_tim
.
ba£
, obj->hw_tim.
¨r
);

109 
	`timî_dißbÀ_¥ñﬂd
(
obj
->
hw_tim
.
ba£
);

110 
	`timî_c⁄töuous_mode
(
obj
->
hw_tim
.
ba£
);

111 
	`timî_íabÀ_upd©e_evít
(
obj
->
hw_tim
.
ba£
);

112 
	`timî_upd©e_⁄_ovîÊow
(
obj
->
hw_tim
.
ba£
);

113 
	`timî_íabÀ_úq
(
obj
->
hw_tim
.
ba£
, 
TIM_DIER_UIE
);

115 
	`nvic_£t_¥i‹ôy
(
obj
->
hw_tim
.
úq
, 1);

116 
	`nvic_íabÀ_úq
(
obj
->
hw_tim
.
úq
);

118 
	`timî_íabÀ_cou¡î
(
obj
->
hw_tim
.
ba£
);

119 
	}
}

130 
	$swtimî_ª£t
()

132 
swtimî
.
ticks
 = 0;

133 
	}
}

144 
	$swtimî_tim_ªgi°î
(
swtimî_ˇŒback_t
 
cb
, *
d©a
, 
≥riod
)

146 
¶Ÿ
;

148 
	`cm3_as£π
(
cb
 !
NULL
);

149 
	`cm3_as£π
(
≥riod
 >
SWTIMER_HW_OVERFLOW
);

151 
¶Ÿ
 = 
	`swtimî_föd_em±y_¶Ÿ
(&
swtimî
);

152 i‡(
¶Ÿ
 < 0)

155 
swtimî
.
timî_li°
[
¶Ÿ
].
cb
 = cb;

156 
swtimî
.
timî_li°
[
¶Ÿ
].
d©a
 = data;

157 
swtimî
.
timî_li°
[
¶Ÿ
].
≥riod
 =Öeriod;

158 
swtimî
.
timî_li°
[
¶Ÿ
].
ªmaöög
 = 
≥riod
;

159 
swtimî
.
timî_li°
[
¶Ÿ
].
a˘ive
 = 
åue
;

161  
¶Ÿ
 + 1;

162 
	}
}

169 
	$swtimî_tim_dñ
(
id
)

171 
¶Ÿ
 = 
id
 - 1;

173 
	`cm3_as£π
(
¶Ÿ
 >0 && slŸ < 
SWTIMER_TIMERS_MAX
);

174 
	`mem£t
(&
swtimî
.
timî_li°
[
¶Ÿ
], 0, (
swtimî_sw_tim
));

175 
	}
}

182 
	$swtimî_tim_°¨t
(
id
)

184 
¶Ÿ
 = 
id
 - 1;

186 
	`cm3_as£π
(
¶Ÿ
 >0 && slŸ < 
SWTIMER_TIMERS_MAX
);

187 
swtimî
.
timî_li°
[
¶Ÿ
].
a˘ive
 = 
åue
;

188 
	}
}

195 
	$swtimî_tim_°›
(
id
)

197 
¶Ÿ
 = 
id
 - 1;

199 
	`cm3_as£π
(
¶Ÿ
 >0 && slŸ < 
SWTIMER_TIMERS_MAX
);

200 
swtimî
.
timî_li°
[
¶Ÿ
].
a˘ive
 = 
Ál£
;

201 
	}
}

208 
	$swtimî_tim_ª£t
(
id
)

210 
¶Ÿ
 = 
id
 - 1;

212 
	`cm3_as£π
(
¶Ÿ
 >0 && slŸ < 
SWTIMER_TIMERS_MAX
);

213 
swtimî
.
timî_li°
[
¶Ÿ
].
ªmaöög
 = swtimî.timî_li°[¶Ÿ].
≥riod
;

214 
	}
}

222 
	$swtimî_tim_£t_≥riod
(
id
, 
≥riod
)

224 
¶Ÿ
 = 
id
 - 1;

226 
	`cm3_as£π
(
¶Ÿ
 >0 && slŸ < 
SWTIMER_TIMERS_MAX
);

227 
swtimî
.
timî_li°
[
¶Ÿ
].
≥riod
 =Öeriod;

228 
	}
}

236 
	$swtimî_tim_gë_ªmaöög
(
id
)

238 
¶Ÿ
 = 
id
 - 1;

240 
	`cm3_as£π
(
¶Ÿ
 >0 && slŸ < 
SWTIMER_TIMERS_MAX
);

241  
swtimî
.
timî_li°
[
¶Ÿ
].
ªmaöög
;

242 
	}
}

254 
	$swtimî_öô
(c⁄° 
swtimî_hw_tim
 *
hw_tim
)

256 
ªt
;

257 
swtimî
 *
obj
 = &swtimer;

259 
obj
->
hw_tim
 = *hw_tim;

260 
obj
->
a˘i⁄
.
h™dÀr
 = 
swtimî_i§
;

261 
obj
->
a˘i⁄
.
úq
 = 
hw_tim
->irq;

262 
obj
->
a˘i⁄
.
«me
 = 
SWTIMER_TASK
;

263 
obj
->
a˘i⁄
.
d©a
 = obj;

265 
ªt
 = 
	`úq_ªque°
(&
obj
->
a˘i⁄
);

266 i‡(
ªt
 < 0){

267 
	`¥ötf
("UnableÑequest SW Timer IRQ\n");

271 
	`swtimî_hw_öô
(
obj
);

273 
ªt
 = 
	`sched_add_èsk
(
SWTIMER_TASK
, 
swtimî_èsk
, 
obj
, &obj->
èsk_id
);

274 i‡(
ªt
 < 0) {

276 
	`¥ötf
("UnableáddÅask\n");

280 
	}
}

285 
	$swtimî_exô
()

287 
	`timî_dißbÀ_cou¡î
(
swtimî
.
hw_tim
.
ba£
);

288 
	`timî_dißbÀ_úq
(
swtimî
.
hw_tim
.
ba£
, 
TIM_DIER_UIE
);

289 
	`nvic_dißbÀ_úq
(
swtimî
.
hw_tim
.
úq
);

290 
	`sched_dñ_èsk
(
swtimî
.
èsk_id
);

291 
	`úq_‰ì
(&
swtimî
.
a˘i⁄
);

292 
	`UNUSED
(
swtimî
);

293 
	}
}

	@src/systick.c

1 
	~"sy°ick.h
"

2 
	~"comm⁄.h
"

3 
	~<lib›ícm3/cm3/nvic.h
>

4 
	~<lib›ícm3/cm3/sy°ick.h
>

5 
	~<lib›ícm3/°m32/rcc.h
>

7 
	#SYSTICK_FREQ
 1e3

	)

8 
	#SYSTICK_RELOAD_VAL
 (
rcc_ahb_‰equícy
 / 
SYSTICK_FREQ
)

	)

9 
	#AHB_TICKS_PER_USEC
 (
rcc_ahb_‰equícy
 / 1e6)

	)

10 
	#USEC_PER_MSEC
 1e3

	)

12 vﬁ©ûê
uöt32_t
 
	gticks
;

24 
	$sys_tick_h™dÀr
()

26 
ticks
++;

27 
	}
}

32 
uöt32_t
 
	$sy°ick_gë_time_ms
()

34  
ticks
;

35 
	}
}

37 
uöt32_t
 
	$sy°ick_gë_time_us
()

39 
uöt32_t
 
us
;

41 
us
 = (
SYSTICK_RELOAD_VAL
 - 
	`sy°ick_gë_vÆue
()Ë/ 
AHB_TICKS_PER_USEC
;

42 
us
 +
ticks
 * 
USEC_PER_MSEC
;

44  
us
;

45 
	}
}

48 
uöt32_t
 
	$sy°ick_ˇlc_diff_ms
(
uöt32_t
 
t1
, uöt32_à
t2
)

50 i‡(
t1
 > 
t2
)

51 
t2
 +
UINT32_MAX
;

53  
t2
 - 
t1
;

54 
	}
}

61 
	$sy°ick_öô
()

63 i‡(!
	`sy°ick_£t_‰equícy
(
SYSTICK_FREQ
, 
rcc_ahb_‰equícy
))

66 
	`sy°ick_˛ór
();

67 
	`sy°ick_öãºu±_íabÀ
();

68 
	`sy°ick_cou¡î_íabÀ
();

71 
	}
}

76 
	$sy°ick_exô
()

78 
	`sy°ick_cou¡î_dißbÀ
();

79 
	`sy°ick_öãºu±_dißbÀ
();

80 
	}
}

	@src/usb_conf.c

25 
	~<°dlib.h
>

26 
	~<°döt.h
>

27 
	~<°rög.h
>

28 
	~<lib›ícm3/cm3/c‹ãx.h
>

29 
	~<lib›ícm3/cm3/nvic.h
>

30 
	~<lib›ícm3/cm3/sy°ick.h
>

31 
	~<lib›ícm3/usb/usbd.h
>

32 
	~<lib›ícm3/usb/dfu.h
>

33 
	~<lib›ícm3/usb/msc.h
>

34 
	~<lib›ícm3/usb/cdc.h
>

35 
	~"debug.h
"

36 
	~"cdc.h
"

37 
	~"msc.h
"

39 
	~"wöb⁄d.h
"

41 
	~"w25q_msc.h
"

42 
	~"ømdisk.h
"

44 
	~"usb_c⁄f.h
"

45 
	~"lib¥ötf/¥ötf.h
"

47 
£t_aggªg©e_ˇŒback
(

48 
usbd_devi˚
 *
usbd_dev
,

49 
uöt16_t
 
wVÆue


52 
	g£rül_numbî
[
USB_SERIAL_NUM_LENGTH
+1];

54 c⁄° *
	gusb_°rögs
[] = {

57 
£rül_numbî
,

66 
	#MSC_VENDOR_ID
 "BlackPill"

67 
	#MSC_PRODUCT_ID
 "Data Logger"

68 
	#MSC_PRODUCT_REVISION_LEVEL
 "2.1"

69 
	#USB_CLASS_MISCELLANEOUS
 0xef

70 

	)

71 
	eusb_°rögs_ödex
 {

72 
	mUSB_STRINGS_MANUFACTURER
 = 1,

73 
	mUSB_STRINGS_PRODUCT
,

74 
	mUSB_STRINGS_SERIAL_NUMBER
,

75 
	mUSB_STRINGS_DFU
,

76 
	mUSB_STRINGS_MSC
,

77 
	mUSB_STRINGS_SERIAL_PORT
,

78 
	mUSB_STRINGS_COMM
,

79 
	mUSB_STRINGS_DATA
,

83 c⁄° 
usb_devi˚_des¸ùt‹
 
	gdev
 = {

84 .
bLígth
 = 
USB_DT_DEVICE_SIZE
,

85 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_DEVICE
,

87 .
	gbcdUSB
 = 0x0200,

89 #ifde‡
SERIAL_USB_INTERFACE


90 .
	gbDevi˚Cœss
 = 
USB_CLASS_CDC
,

91 .
	gbDevi˚SubCœss
 = 0,

92 .
	gbDevi˚PrŸocﬁ
 = 0,

94 .
	gbDevi˚Cœss
 = 
USB_CLASS_MISCELLANEOUS
,

95 .
	gbDevi˚SubCœss
 = 2,

96 .
	gbDevi˚PrŸocﬁ
 = 1,

98 .
	gbMaxPackëSize0
 = 
MAX_USB_PACKET_SIZE
,

99 .
	gidVíd‹
 = 
USB_VID
,

100 .
	gidProdu˘
 = 
USB_PID
,

101 .
	gbcdDevi˚
 = 0x0220,

102 .
	giM™uÁ˘uªr
 = 
USB_STRINGS_MANUFACTURER
,

103 .
	giProdu˘
 = 
USB_STRINGS_PRODUCT
,

104 .
	giSîülNumbî
 = 
USB_STRINGS_SERIAL_NUMBER
,

105 .
	gbNumC⁄figuøti⁄s
 = 1,

108 #ifde‡
INTF_MSC


110 c⁄° 
usb_ídpoöt_des¸ùt‹
 
	gmsc_ídp
[] = {{

111 .
bLígth
 = 
USB_DT_ENDPOINT_SIZE
,

112 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

113 .
	gbEndpoötAddªss
 = 
MSC_OUT
,

114 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_BULK
,

115 .
	gwMaxPackëSize
 = 
MAX_USB_PACKET_SIZE
,

116 .
	gbI¡îvÆ
 = 0,

118 .
	gbLígth
 = 
USB_DT_ENDPOINT_SIZE
,

119 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

120 .
	gbEndpoötAddªss
 = 
MSC_IN
,

121 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_BULK
,

122 .
	gwMaxPackëSize
 = 
MAX_USB_PACKET_SIZE
,

123 .
	gbI¡îvÆ
 = 0,

127 #ifde‡
INTF_COMM


135 c⁄° 
usb_ídpoöt_des¸ùt‹
 
	gcomm_ídp
[] = {

137 .
bLígth
 = 
USB_DT_ENDPOINT_SIZE
,

138 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

139 .
	gbEndpoötAddªss
 = 
COMM_IN
,

140 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_INTERRUPT
,

141 .
	gwMaxPackëSize
 = 
COMM_PACKET_SIZE
,

142 .
	gbI¡îvÆ
 = 255,

146 c⁄° 
usb_ídpoöt_des¸ùt‹
 
	gd©a_ídp
[] = {

148 .
bLígth
 = 
USB_DT_ENDPOINT_SIZE
,

149 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

150 .
	gbEndpoötAddªss
 = 
DATA_OUT
,

151 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_BULK
,

152 .
	gwMaxPackëSize
 = 
MAX_USB_PACKET_SIZE
,

153 .
	gbI¡îvÆ
 = 1,

155 .
	gbLígth
 = 
USB_DT_ENDPOINT_SIZE
,

156 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_ENDPOINT
,

157 .
	gbEndpoötAddªss
 = 
DATA_IN
,

158 .
	gbmAâribuãs
 = 
USB_ENDPOINT_ATTR_BULK
,

159 .
	gwMaxPackëSize
 = 
MAX_USB_PACKET_SIZE
,

160 .
	gbI¡îvÆ
 = 1,

165 
usb_cdc_hódî_des¸ùt‹
 
	mhódî
;

166 
usb_cdc_ˇŒ_m™agemít_des¸ùt‹
 
	mˇŒ_mgmt
;

167 
usb_cdc_acm_des¸ùt‹
 
	macm
;

168 
usb_cdc_uni⁄_des¸ùt‹
 
	mcdc_uni⁄
;

169 } 
__©åibuã__
((
∑cked
)Ë
	gcdˇcm_fun˘i⁄Æ_des¸ùt‹s
 = {

170 .
hódî
 = {

171 .
bFun˘i⁄Lígth
 = (
usb_cdc_hódî_des¸ùt‹
),

172 .
	gbDes¸ùt‹Ty≥
 = 
CS_INTERFACE
,

173 .
	gbDes¸ùt‹Subty≥
 = 
USB_CDC_TYPE_HEADER
,

174 .
	gbcdCDC
 = 0x0110,

176 .
	gˇŒ_mgmt
 = {

177 .
bFun˘i⁄Lígth
 =

178 (
usb_cdc_ˇŒ_m™agemít_des¸ùt‹
),

179 .
	gbDes¸ùt‹Ty≥
 = 
CS_INTERFACE
,

180 .
	gbDes¸ùt‹Subty≥
 = 
USB_CDC_TYPE_CALL_MANAGEMENT
,

181 .
	gbmC≠abûôõs
 = 0,

182 .
	gbD©aI¡îÁ˚
 = 
INTF_DATA
,

184 .
	gacm
 = {

185 .
bFun˘i⁄Lígth
 = (
usb_cdc_acm_des¸ùt‹
),

186 .
	gbDes¸ùt‹Ty≥
 = 
CS_INTERFACE
,

187 .
	gbDes¸ùt‹Subty≥
 = 
USB_CDC_TYPE_ACM
,

188 .
	gbmC≠abûôõs
 = 0,

190 .
	gcdc_uni⁄
 = {

191 .
bFun˘i⁄Lígth
 = (
usb_cdc_uni⁄_des¸ùt‹
),

192 .
	gbDes¸ùt‹Ty≥
 = 
CS_INTERFACE
,

193 .
	gbDes¸ùt‹Subty≥
 = 
USB_CDC_TYPE_UNION
,

194 .
	gbC⁄åﬁI¡îÁ˚
 = 
INTF_COMM
,

195 .
	gbSub‹dö©eI¡îÁ˚0
 = 
INTF_DATA
,

200 #ifde‡
INTF_MSC


202 c⁄° 
usb_öãrÁ˚_des¸ùt‹
 
	gmsc_iÁ˚
 = {

203 .
bLígth
 = 
USB_DT_INTERFACE_SIZE
,

204 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_INTERFACE
,

205 .
	gbI¡îÁ˚Numbî
 = 
INTF_MSC
,

206 .
	gbA…î«ãSëtög
 = 0,

207 .
	gbNumEndpoöts
 = 2,

208 .
	gbI¡îÁ˚Cœss
 = 
USB_CLASS_MSC
,

209 .
	gbI¡îÁ˚SubCœss
 = 
USB_MSC_SUBCLASS_SCSI
,

210 .
	gbI¡îÁ˚PrŸocﬁ
 = 
USB_MSC_PROTOCOL_BBB
,

211 .
	giI¡îÁ˚
 = 
USB_STRINGS_MSC
,

212 .
	gídpoöt
 = 
msc_ídp
,

213 .
	gexåa
 = 
NULL
,

214 .
	gexåÆí
 = 0

218 #ifde‡
INTF_COMM


220 c⁄° 
usb_iÁ˚_assoc_des¸ùt‹
 
	gcdc_iÁ˚_assoc
 = {

221 .
bLígth
 = 
USB_DT_INTERFACE_ASSOCIATION_SIZE
,

222 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_INTERFACE_ASSOCIATION
,

223 .
	gbFú°I¡îÁ˚
 = 
INTF_COMM
,

224 .
	gbI¡îÁ˚Cou¡
 = 2,

225 .
	gbFun˘i⁄Cœss
 = 
USB_CLASS_CDC
,

226 .
	gbFun˘i⁄SubCœss
 = 
USB_CDC_SUBCLASS_ACM
,

227 .
	gbFun˘i⁄PrŸocﬁ
 = 
USB_CDC_PROTOCOL_AT
,

228 .
	giFun˘i⁄
 = 
USB_STRINGS_SERIAL_PORT


231 c⁄° 
usb_öãrÁ˚_des¸ùt‹
 
	gcomm_iÁ˚
 = {

232 .
bLígth
 = 
USB_DT_INTERFACE_SIZE
,

233 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_INTERFACE
,

234 .
	gbI¡îÁ˚Numbî
 = 
INTF_COMM
,

235 .
	gbA…î«ãSëtög
 = 0,

236 .
	gbNumEndpoöts
 = 1,

237 .
	gbI¡îÁ˚Cœss
 = 
USB_CLASS_CDC
,

238 .
	gbI¡îÁ˚SubCœss
 = 
USB_CDC_SUBCLASS_ACM
,

239 .
	gbI¡îÁ˚PrŸocﬁ
 = 
USB_CDC_PROTOCOL_AT
,

240 .
	giI¡îÁ˚
 = 
USB_STRINGS_COMM
,

241 .
	gídpoöt
 = 
comm_ídp
,

242 .
	gexåa
 = &
cdˇcm_fun˘i⁄Æ_des¸ùt‹s
,

243 .
	gexåÆí
 = (
cdˇcm_fun˘i⁄Æ_des¸ùt‹s
)

246 c⁄° 
usb_öãrÁ˚_des¸ùt‹
 
	gd©a_iÁ˚
 = {

247 .
bLígth
 = 
USB_DT_INTERFACE_SIZE
,

248 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_INTERFACE
,

249 .
	gbI¡îÁ˚Numbî
 = 
INTF_DATA
,

250 .
	gbA…î«ãSëtög
 = 0,

251 .
	gbNumEndpoöts
 = 2,

252 .
	gbI¡îÁ˚Cœss
 = 
USB_CLASS_DATA
,

253 .
	gbI¡îÁ˚SubCœss
 = 0,

254 .
	gbI¡îÁ˚PrŸocﬁ
 = 0,

255 .
	giI¡îÁ˚
 = 
USB_STRINGS_DATA
,

256 .
	gídpoöt
 = 
d©a_ídp
,

261 c⁄° 
usb_öãrÁ˚
 
	göãrÁ˚s
[] = {

262 #ifde‡
INTF_MSC


264 .
num_Æt£âög
 = 1,

265 .
	gÆt£âög
 = &
msc_iÁ˚
,

268 #ifde‡
INTF_COMM


270 .
	gnum_Æt£âög
 = 1,

271 #i‚de‡
SERIAL_USB_INTERFACE


272 .
	giÁ˚_assoc
 = &
cdc_iÁ˚_assoc
,

274 .
	gÆt£âög
 = &
comm_iÁ˚
,

277 .
	gnum_Æt£âög
 = 1,

278 .
	gÆt£âög
 = &
d©a_iÁ˚
,

284 c⁄° 
usb_c⁄fig_des¸ùt‹
 
	gc⁄fig
 = {

285 .
bLígth
 = 
USB_DT_CONFIGURATION_SIZE
,

286 .
	gbDes¸ùt‹Ty≥
 = 
USB_DT_CONFIGURATION
,

287 .
	gwTŸÆLígth
 = 0,

288 .
	gbNumI¡îÁ˚s
 = (
öãrÁ˚s
Ë/ (
usb_öãrÁ˚
),

289 .
	gbC⁄figuøti⁄VÆue
 = 1,

290 .
	giC⁄figuøti⁄
 = 0,

291 .
	gbmAâribuãs
 = 0x80,

292 .
	gbMaxPowî
 = 0xfa,

293 .
	göãrÁ˚
 = 
öãrÁ˚s
,

298 
uöt8_t
 
	gusbd_c⁄åﬁ_buf„r
[
USB_CONTROL_BUF_SIZE
] 
__©åibuã__
 ((
Æig√d
 (2)));

299 
usbd_devi˚
* 
	gusbd_dev
 = 
NULL
;

301 
usbd_devi˚
* 
	$usb_£tup
() {

302 
num_°rögs
 = (
usb_°rögs
) / (const *);

304 c⁄° 
usbd_drivî
* 
drivî
 = &
°_usbfs_v1_usb_drivî
;

305 
usbd_dev
 = 
	`usbd_öô
(
drivî
, &
dev
, &
c⁄fig
,

306 
usb_°rögs
, 
num_°rögs
,

307 
usbd_c⁄åﬁ_buf„r
, (usbd_control_buffer));

310 #ifde‡
INTF_MSC


311 
	`msc_£tup
(
usbd_dev
);

313 #ifde‡
INTF_COMM


314 
	`cdc_£tup
(
usbd_dev
);

318 
°©us
 = 
	`usbd_ªgi°î_£t_c⁄fig_ˇŒback
(
usbd_dev
, 
£t_aggªg©e_ˇŒback
);

319 i‡(
°©us
 < 0Ë{ 
	`¥ötf
("*** usb_setup failed *** \n"); }

322 
	`£t_aggªg©e_ˇŒback
(
usbd_dev
, (
uöt16_t
) -1);

323  
usbd_dev
;

324 
	}
}

326 #ifde‡
INTF_MSC


327 
usbd_mass_°‹age
 *
cu°om_usb_msc_öô
(
usbd_devi˚
 *
usbd_dev
,

328 
uöt8_t
 
ï_ö
, uöt8_à
ï_ö_size
,

329 
uöt8_t
 
ï_out
, uöt8_à
ï_out_size
,

330 c⁄° *
víd‹_id
,

331 c⁄° *
¥odu˘_id
,

332 c⁄° *
¥odu˘_ªvisi⁄_Àvñ
,

333 c⁄° 
uöt32_t
 
block_cou¡
,

334 (*
ªad_block
)(
uöt32_t
 
lba
, 
uöt8_t
 *
c›y_to
),

335 (*
wrôe_block
)(
uöt32_t
 
lba
, c⁄° 
uöt8_t
 *
c›y_‰om
),

336 
uöt8_t
 
msc_öãrÁ˚_ödex0
);

338 
	$msc_£tup
(
usbd_devi˚
* 
usbd_dev0
) {

339 
	`¥ötf
("msc_setup\n");

340 #ifde‡
RAM_DISK


341 
	`ømdisk_öô
();

344 
	`cu°om_usb_msc_öô
(
usbd_dev0
, 
MSC_IN
, 
MAX_USB_PACKET_SIZE
, 
MSC_OUT
, MAX_USB_PACKET_SIZE,

345 
MSC_VENDOR_ID
, 
MSC_PRODUCT_ID
, 
MSC_PRODUCT_REVISION_LEVEL
,

346 #ifde‡
RAM_DISK


347 
	`ømdisk_blocks
(), 
ømdisk_ªad
, 
ømdisk_wrôe
,

349 
FLASH_MAX_BLOCKS
, 
ªad_block
, 
wrôe_block
,

351 
INTF_MSC


353 
	}
}

356 
	sc⁄åﬁ_ˇŒback_°ru˘
 {

357 
uöt8_t
 
	mty≥
;

358 
uöt8_t
 
	mty≥_mask
;

359 
usbd_c⁄åﬁ_ˇŒback
 
	mcb
;

362 
	#MAX_CONTROL_CALLBACK
 10

	)

363 
c⁄åﬁ_ˇŒback_°ru˘
 
	gc⁄åﬁ_ˇŒback
[
MAX_CONTROL_CALLBACK
];

364 
usbd_£t_c⁄fig_ˇŒback
 
	gc⁄fig_ˇŒback
[
MAX_CONTROL_CALLBACK
];

366 
	$aggªg©e_ªgi°î_c⁄fig_ˇŒback
–
usbd_devi˚
 *
usbd_dev
, 
usbd_£t_c⁄fig_ˇŒback
 
ˇŒback
) {

368 
i
;

369 
i
 = 0; i < 
MAX_CONTROL_CALLBACK
; i++) {

370 i‡(
c⁄fig_ˇŒback
[
i
]) {

371 i‡(
c⁄fig_ˇŒback
[
i
] =
ˇŒback
) {  0; }

374 
c⁄fig_ˇŒback
[
i
] = 
ˇŒback
;

377 
	`¥ötf
("*** ERROR: Too many config callbacks ***\n");

379 
	}
}

381 
	$aggªg©e_ªgi°î_ˇŒback
(

382 
usbd_devi˚
 *
usbd_dev
,

383 
uöt8_t
 
ty≥
,

384 
uöt8_t
 
ty≥_mask
,

385 
usbd_c⁄åﬁ_ˇŒback
 
ˇŒback
) {

388 
i
;

389 
i
 = 0; i < 
MAX_CONTROL_CALLBACK
; i++) {

390 i‡(
c⁄åﬁ_ˇŒback
[
i
].
cb
) {

392 i‡(
c⁄åﬁ_ˇŒback
[
i
].
ty≥
 ==Åype &&

393 
c⁄åﬁ_ˇŒback
[
i
].
ty≥_mask
 ==Åype_mask &&

394 
c⁄åﬁ_ˇŒback
[
i
].
cb
 =
ˇŒback
) {

400 
c⁄åﬁ_ˇŒback
[
i
].
ty≥
 =Åype;

401 
c⁄åﬁ_ˇŒback
[
i
].
ty≥_mask
 =Åype_mask;

402 
c⁄åﬁ_ˇŒback
[
i
].
cb
 = 
ˇŒback
;

405 
	`¥ötf
("*** ERROR: Too many control callbacks *** \n");

407 
	}
}

409 
uöt8_t
 
	$usb_des¸ùt‹_ty≥
(
uöt16_t
 
wVÆue
) {

410  
wVÆue
 >> 8;

411 
	}
}

413 
uöt8_t
 
	$usb_des¸ùt‹_ödex
(
uöt16_t
 
wVÆue
) {

414  
wVÆue
 & 0xFF;

415 
	}
}

417 
uöt16_t
 
	gdevi˚_addªss
 = (uint16_t) -1;

419 
	$aggªg©e_ˇŒback
(

420 
usbd_devi˚
 *
usbd_dev
,

421 
usb_£tup_d©a
 *
ªq
,

422 
uöt8_t
 **
buf
,

423 
uöt16_t
 *
Àn
,

424 
usbd_c⁄åﬁ_com∂ëe_ˇŒback
 *
com∂ëe
) {

426 
i
, 
ªsu…
 = 0;

428 
i
 = 0; i < 
MAX_CONTROL_CALLBACK
; i++) {

429 i‡(
c⁄åﬁ_ˇŒback
[
i
].
cb
 =
NULL
) { ; }

430 i‡((
ªq
->
bmReque°Ty≥
 & 
c⁄åﬁ_ˇŒback
[
i
].
ty≥_mask
Ë=c⁄åﬁ_ˇŒback[i].
ty≥
) {

431 
ªsu…
 = 
c⁄åﬁ_ˇŒback
[
i
].
	`cb
(

432 
usbd_dev
,

433 
ªq
,

434 
buf
,

435 
Àn
,

436 
com∂ëe
);

437 i‡(
ªsu…
 =
USBD_REQ_HANDLED
 ||

438 
ªsu…
 =
USBD_REQ_NOTSUPP
) {

439  
ªsu…
;

443 i‡(!(
ªq
->
bmReque°Ty≥
 =0x80 &&Ñeq->
bReque°
 == 0x06)) {

445 
	`dump_usb_ªque°
(">> ", 
ªq
);

447  
USBD_REQ_NEXT_CALLBACK
;

448 
	}
}

450 
	$£t_aggªg©e_ˇŒback
(

451 
usbd_devi˚
 *
usbd_dev
,

452 
uöt16_t
 
wVÆue
) {

454 i‡(
wVÆue
 !(
uöt16_t
) -1) {

456 
	`¥ötf
("set_aggregate_callback\n");

457 
i
;

458 
i
 = 0; i < 
MAX_CONTROL_CALLBACK
; i++) {

459 i‡(!
c⁄fig_ˇŒback
[
i
]) { ; }

460 (
c⁄fig_ˇŒback
[
i
])(
usbd_dev
, 
wVÆue
);

464 
°©us
;

465 
°©us
 = 
	`usbd_ªgi°î_c⁄åﬁ_ˇŒback
(

466 
usbd_dev
,

469 
aggªg©e_ˇŒback
);

470 i‡(
°©us
 < 0Ë{ 
	`¥ötf
("*** ERROR: set_aggregate_callback failed ***\n"); }

471 
	}
}

475 
	$èrgë_gë_£rül_numbî
(* 
de°
, 
size_t
 
max_ch¨s
) {

476 
	`desig_gë_unique_id_as_°rög
(
de°
, 
max_ch¨s
+1);

477 
	}
}

479 
	$usb_£t_£rül_numbî
(c⁄° * 
£rül
) {

480 
£rül_numbî
[0] = '\0';

481 i‡(
£rül
) {

482 
	`°∫˝y
(
£rül_numbî
, 
£rül
, 
USB_SERIAL_NUM_LENGTH
);

483 
£rül_numbî
[
USB_SERIAL_NUM_LENGTH
] = '\0';

485 
	}
}

487 
	$dump_usb_ªque°
(c⁄° *
msg
, 
usb_£tup_d©a
 *
ªq
) {

488 
uöt8_t
 
desc_ty≥
 = 
	`usb_des¸ùt‹_ty≥
(
ªq
->
wVÆue
);

489 
uöt8_t
 
desc_ödex
 = 
	`usb_des¸ùt‹_ödex
(
ªq
->
wVÆue
);

490 
	`¥ötf
("%†", 
msg
);

491 
	`¥ötf
("Åy∞%x", 
ªq
->
bmReque°Ty≥
);

492 
	`¥ötf
(",Ñeq %x",
ªq
->
bReque°
);

493 
	`¥ötf
(", vÆ %x%x ", (
ªq
->
wVÆue
 >> 8), (req->wValue & 0xff));

494 
	`¥ötf
(", idx %x%x ", (
ªq
->
wIndex
 >> 8), (req->wIndex & 0xff));

495 
	`¥ötf
(",Üí %x%x ", (
ªq
->
wLígth
 >> 8), (req->wLength & 0xff));

497 i‡(
ªq
->
bmReque°Ty≥
 == 0x00 ||Ñeq->bmRequestType == 0x80) {

499 i‡(
ªq
->
bmReque°Ty≥
 =0x80 &&Ñeq->
bReque°
 == 0x06) {

500 
	`¥ötf
(", GET_DES\n");

501 
desc_ty≥
) {

502 1: 
	`¥ötf
("_DEV\n"); ;

503 2: 
	`¥ötf
("_CFG\n"); ;

504 3: 
	`¥ötf
("_STR\n"); ;

505 4: 
	`¥ötf
("_INF\n"); ;

506 5: 
	`¥ötf
("_ENP\n"); ;

507 15:
	`¥ötf
("_BOS\n"); ;

509 } i‡(
ªq
->
bmReque°Ty≥
 =0x00 &&Ñeq->
bReque°
 == 0x05) {

512 
	`¥ötf
(", SET_ADR \n");

513 } i‡(
ªq
->
bmReque°Ty≥
 =0x00 &&Ñeq->
bReque°
 == 0x09) {

514 
	`¥ötf
(", SET_CFG \n");

515 } i‡(
ªq
->
bmReque°Ty≥
 =0x80 &&Ñeq->
bReque°
 == 0x09) {

516 
	`¥ötf
(", SET_CFG \n");

518 
	`¥ötf
(",");

520 
	`¥ötf
("Åy≥ %x", 
desc_ty≥
);

521 
	`¥ötf
(" index %x", 
desc_ödex
);

523 
	`¥ötf
("\n");

524 
	}
}

	@src/usb_it.c

2 
	~"usb_ô.h
"

4 
	~"úq.h
"

5 
	~"comm⁄.h
"

6 
	~"bﬂrd.h
"

7 
	~"backup.h
"

8 
	~"lib¥ötf/¥ötf.h
"

10 
	#USB_IRQS
 3

	)

13 
úqªtu∫_t
 
	$πc_Æ¨m_i§_h™dÀr
(
úq
, *
d©a
)

15 
	`UNUSED
(
úq
);

16 
πc_devi˚
 *
obj
 = (πc_devi˚ *)(
d©a
);

18 i‡–
	`πc_check_Êag
(
RTC_ALR
) ) {

19 
	`πc_˛ór_Êag
(
RTC_ALR
);

20 
	`¥ötf
("ALARMáà%d\n", 
	`πc_gë_cou¡î_vÆ
());

23 
obj
->
	`cb
();

25  
IRQ_HANDLED
;

26 
	}
}

31 
úq_a˘i⁄
 
	gusb_úq_a˘
[
USB_IRQS
] = {

33 .
h™dÀr
 = 
usb_hp_i§_h™dÀr
,

34 .
	gúq
 = 
NVIC_USB_HP_CAN_TX_IRQ
,

35 .
	g«me
 = "usb_hp_isr",

38 .
	gh™dÀr
 = 
usb_Õ_i§_h™dÀr
,

39 .
	gúq
 = 
NVIC_USB_LP_CAN_RX0_IRQ


40 .
«me
 = "usb_lp_isr,",

43 .
	gh™dÀr
 = 
usb_wakeup_i§_h™dÀr
,

44 .
	gúq
 = 
NVIC_USB_WAKEUP_IRQ
,

45 .
	g«me
 = "usb_wakeup_isr,",

51 
	$πc_öô
(
πc_devi˚
 *
obj
)

53 
ªt
;

54 
Êags
;

55 
uöt32_t
 
ªg32
;

60 
ªg32
 = 
	`rcc_πc_˛ock_íabÀd_Êag
();

61 i‡(
ªg32
 != 0) {

62 
	`πc_awake_‰om_°™dby
();

64 
	`πc_awake_‰om_off
(
obj
->
˛ock_sour˚
);

65 
	`πc_£t_¥esˇÀ_vÆ
(
obj
->
¥esˇÀ_vÆ
);

69 
i
;

70 
i
 = 0; i < 
RTC_IRQS
; i++) {

71 
πc_úq_a˘
[
i
].
d©a
 = (*)
obj
;

72 
ªt
 = 
	`úq_ªque°
(&
πc_úq_a˘
[
i
]);

73 i‡(
ªt
 < 0) {

74 
	`¥ötf
("UnableÑequest RTC IRQ\n");

75  
ªt
;

81 if–
BKP_DR1
 =
CONFIGURATION_RESET
) {

83 
BKP_DR1
 = 
CONFIGURATION_DONE
;

84 
	`¥ötf
("Switchen ON firstÅime\n");

87 
	`πc_öãºu±_dißbÀ
(
RTC_SEC
);

88 
	`πc_öãºu±_dißbÀ
(
RTC_ALR
);

91 
	`nvic_íabÀ_úq
(
NVIC_RTC_ALARM_IRQ
);

92 
	`nvic_£t_¥i‹ôy
(
NVIC_RTC_ALARM_IRQ
, 2);

94 
	`exti_£t_åiggî
(
EXTI17
, 
EXTI_TRIGGER_RISING
);

95 
	`exti_íabÀ_ªque°
(
EXTI17
);

100 
	`íãr_¸ôiˇl
(
Êags
);

103 
	`πc_˛ór_Êag
(
RTC_SEC
);

104 
	`πc_˛ór_Êag
(
RTC_ALR
);

107 
	`πc_öãºu±_íabÀ
(
RTC_ALR
);

111 
	`exô_¸ôiˇl
(
Êags
);

112 
	}
}

	@src/w25q_msc.c

1 
	~<°rög.h
>

2 
	~<°dboﬁ.h
>

4 
	~<lib›ícm3/°m32/gpio.h
>

5 
	~<lib›ícm3/°m32/•i.h
>

6 
	~"debug.h
"

7 
	~"wöb⁄d.h
"

8 
	~"w25q_msc.h
"

9 
	~"lib¥ötf/¥ötf.h
"

23 
	$ªad_block
(
uöt32_t
 
block_no
, 
uöt8_t
 *
d©a
) {

25 
uöt32_t
 
ªad_addr
 
	`__©åibuã__
((
unu£d
)) = 0;

27 
	`mem£t
(
d©a
, 0, 512);

29 
ªad_addr
 = 
	`w25_ªad_d©a
(
SPI1
, 
block_no
 * 512, 
d©a
, 256);

31 
ªad_addr
 = 
	`w25_ªad_d©a
(
SPI1
, (
block_no
 * 512 ) + 256, 
d©a
, 256);

36 
	}
}

41 
	$wrôe_block
(
uöt32_t
 
lba
, c⁄° 
uöt8_t
 *
c›y_‰om
)

43 
uöt32_t
 
wrôe_addr
 = 0;

45 
	`w25_wrôe_í
(
SPI1
,
åue
);

47 i‡(
lba
 == 0 ) {

49 
	`w25_îa£_block
(
SPI1
, 0, 
W25_CMD_ERA_SECTOR
);

50 
	`¥ötf
("Aâem±Åÿîa£ fromÜb®%d * 512b\n", 
lba
);

52 } i‡(!(
lba
 % 8)) {

54 
	`w25_îa£_block
(
SPI1
, 
lba
 * 512, 
W25_CMD_ERA_SECTOR
);

55 
	`¥ötf
("Aâem±Åÿîa£ fromÜb®%d * 512b\n", 
lba
);

58 
	`w25_wrôe_í
(
SPI1
,
åue
);

59 
wrôe_addr
 = 
	`w25_wrôe_d©a
(
SPI1
, 
lba
 * 512, (
uöt8_t
 *)
c›y_‰om
, 256);

60 
	`¥ötf
("Wrôê256 byãáàadd∏%d", 
lba
 * 512);

62 i‡(
wrôe_addr
 == 0xFFFFFFFF) {

63 
	`¥ötf
("SPI flash is writeÖrotected\n");

66 
	`w25_wrôe_í
(
SPI1
,
åue
);

67 
wrôe_addr
 = 
	`w25_wrôe_d©a
(
SPI1
, 
lba
 * 512 + 256, (
uöt8_t
 *)
c›y_‰om
, 256);

69 
	`¥ötf
("Wrôê256 byãáàadd∏%d", 
lba
 * 512 + 256);

70 i‡(
wrôe_addr
 == 0xFFFFFFFF) {

71 
	`¥ötf
("SPI flash is writeÖrotected\n");

75 
	}
}

	@src/winbond.c

6 
	~<°rög.h
>

7 
	~<˘y≥.h
>

9 
	~<lib›ícm3/°m32/rcc.h
>

10 
	~<lib›ícm3/°m32/gpio.h
>

11 
	~<lib›ícm3/°m32/•i.h
>

13 
	~"wöb⁄d.h
"

14 
	~"debug.h
"

17 
uöt16_t
 
	$w25_gë_ˇ∑côy
 (
uöt32_t
 
•i
) {

21 
uöt32_t
 
öfo
;

22 
öfo
 = 
	`w25_JEDEC_ID
(
•i
);

24  (
uöt16_t
)(
öfo
&0xFF);

25 
	}
}

33 
uöt8_t
 
	$w25_ªad_§1
(
uöt32_t
 
•i
) {

34 
uöt8_t
 
§1
;

36 
	`•i_íabÀ
(
•i
);

37 
	`•i_x„r
(
•i
,
W25_CMD_READ_SR1
);

38 
§1
 = 
	`•i_x„r
(
•i
,
DUMMY
);

39 
	`•i_dißbÀ
(
•i
);

40  
§1
;

41 
	}
}

47 
uöt8_t
 
	$w25_ªad_§2
(
uöt32_t
 
•i
) {

48 
uöt8_t
 
§1
;

50 
	`•i_íabÀ
(
•i
);

51 
	`•i_x„r
(
•i
,
W25_CMD_READ_SR2
);

52 
§1
 = 
	`•i_x„r
(
•i
,0x00);

53 
	`•i_dißbÀ
(
•i
);

54  
§1
;

55 
	}
}

61 
	$w25_waô
(
uöt32_t
 
•i
) {

63  
	`w25_ªad_§1
(
•i
Ë& 
W25_SR1_BUSY
 );

64 
	}
}

70 
boﬁ
 
	$w25_is_w¥Ÿe˘
(
uöt32_t
 
•i
) {

72 
	`w25_waô
(
•i
);

73  !(
	`w25_ªad_§1
(
•i
Ë& 
W25_SR1_WEL
);

74 
	}
}

80 
	$w25_wrôe_í
(
uöt32_t
 
•i
,
boﬁ
 
í
) {

82 
	`w25_waô
(
•i
);

84 
	`•i_íabÀ
(
•i
);

85 
	`•i_x„r
(
•i
,
í
 ? 
W25_CMD_WRITE_EN
 : 
W25_CMD_WRITE_DI
);

86 
	`•i_dißbÀ
(
•i
);

87 
	}
}

93 
uöt16_t
 
	$w25_m™uf_devi˚
(
uöt32_t
 
•i
) {

94 
uöt16_t
 
öfo
;

96 
	`w25_waô
(
•i
);

97 
	`•i_íabÀ
(
•i
);

98 
	`•i_x„r
(
•i
,
W25_CMD_MANUF_DEVICE
);

99 
	`•i_x„r
(
•i
,
DUMMY
);

100 
	`•i_x„r
(
•i
,
DUMMY
);

101 
	`•i_x„r
(
•i
,0x00);

102 
öfo
 = 
	`•i_x„r
(
•i
,
DUMMY
) << 8;

103 
öfo
 |
	`•i_x„r
(
•i
,
DUMMY
);

104 
	`•i_dißbÀ
(
•i
);

105  
öfo
;

106 
	}
}

112 
uöt32_t
 
	$w25_JEDEC_ID
(
uöt32_t
 
•i
) {

113 
uöt32_t
 
öfo
;

115 
	`w25_waô
(
•i
);

116 
	`•i_íabÀ
(
•i
);

117 
	`•i_x„r
(
•i
,
W25_CMD_JEDEC_ID
);

118 
öfo
 = 
	`•i_x„r
(
•i
,
DUMMY
);

119 
öfo
 = (öfÿ<< 8Ë| 
	`•i_x„r
(
•i
,
DUMMY
);

120 
öfo
 = (öfÿ<< 8Ë| 
	`•i_x„r
(
•i
,
DUMMY
);

121 
	`•i_dißbÀ
(
•i
);

123  
öfo
;

124 
	}
}

130 
	$w25_ªad_uid
(
uöt32_t
 
•i
,*
buf
,
uöt16_t
 
byãs
) {

131 
uöt8_t
 *
ud©a
 = (uöt8_t*)
buf
;

133 i‡–
byãs
 > 8 )

134 
byãs
 = 8;

135 i‡–
byãs
 <= 0 )

138 
	`w25_waô
(
•i
);

139 
	`•i_íabÀ
(
•i
);

140 
	`•i_x„r
(
•i
,
W25_CMD_READ_UID
);

141  
uöt8_t
 
ux
=0; ux<4; ++ux )

142 
	`•i_x„r
(
•i
,
DUMMY
);

143  
uöt8_t
 
ux
=0; ux<
byãs
; ++ux )

144 
ud©a
[
ux
] = 
	`•i_x„r
(
•i
,
DUMMY
);

145 
	`•i_dißbÀ
(
•i
);

146 
	}
}

152 
	$w25_powî
(
uöt32_t
 
•i
,
boﬁ
 
⁄
) {

154 i‡–!
⁄
 )

155 
	`w25_waô
(
•i
);

156 
	`•i_íabÀ
(
•i
);

157 
	`•i_x„r
(
•i
,
⁄
 ? 
W25_CMD_PWR_ON
 : 
W25_CMD_PWR_OFF
);

158 
	`•i_dißbÀ
(
•i
);

159 
	}
}

165 
boﬁ
 
	$w25_chù_îa£
(
uöt32_t
 
•i
) {

167 i‡–
	`w25_is_w¥Ÿe˘
(
•i
) )

168  
Ál£
;

170 
	`•i_íabÀ
(
•i
);

171 
	`•i_x„r
(
•i
,
W25_CMD_CHIP_ERASE
);

172 
	`•i_dißbÀ
(
•i
);

174  
	`w25_is_w¥Ÿe˘
(
•i
);

175 
	}
}

181 
uöt32_t
 
	$w25_ªad_d©a
(
uöt32_t
 
•i
,uöt32_à
addr
,*
d©a
,uöt32_à
byãs
) {

182 
uöt8_t
 *
ud©a
 = (uöt8_t*)
d©a
;

184 
	`w25_waô
(
•i
);

186 
	`•i_íabÀ
(
•i
);

187 
	`•i_x„r
(
•i
,
W25_CMD_FAST_READ
);

188 
	`•i_x„r
(
•i
,
addr
 >> 16);

189 
	`•i_x„r
(
•i
,(
addr
 >> 8) & 0xFF);

190 
	`•i_x„r
(
•i
,
addr
 & 0xFF);

191 
	`•i_x„r
(
•i
,
DUMMY
);

193  ; 
byãs
-- > 0; ++
addr
 )

194 *
ud©a
++ = 
	`•i_x„r
(
•i
,0x00);

196 
	`•i_dißbÀ
(
•i
);

197  
addr
;

198 
	}
}

204 
uöt32_t
 
	$w25_wrôe_d©a
(
uöt32_t
 
•i
,uöt32_à
addr
,*
d©a
,uöt32_à
byãs
) {

205 
uöt8_t
 *
ud©a
 = (uöt8_t*)
d©a
;

207 
	`w25_wrôe_í
(
•i
,
åue
);

208 
	`w25_waô
(
•i
);

210 i‡–
	`w25_is_w¥Ÿe˘
(
•i
) )

213  
byãs
 > 0 ) {

214 
	`•i_íabÀ
(
•i
);

215 
	`•i_x„r
(
•i
,
W25_CMD_WRITE_DATA
);

216 
	`•i_x„r
(
•i
,
addr
 >> 16);

217 
	`•i_x„r
(
•i
,(
addr
 >> 8) & 0xFF);

218 
	`•i_x„r
(
•i
,
addr
 & 0xFF);

219  
byãs
 > 0 ) {

220 
	`•i_x„r
(
•i
,*
ud©a
++);

221 --
byãs
;

222 i‡–(++
addr
 & 0xFF) == 0x00 )

225 
	`•i_dißbÀ
(
•i
);

227 i‡–
byãs
 > 0 ) {

228 
	`w25_wrôe_í
(
•i
,
åue
);

232  
addr
;

233 
	}
}

239 
boﬁ
 
	$w25_îa£_block
(
uöt32_t
 
•i
,uöt32_à
addr
,
uöt8_t
 
cmd
) {

241 i‡–
	`w25_is_w¥Ÿe˘
(
•i
) )

242  
Ál£
;

244  
cmd
 ) {

245 
W25_CMD_ERA_SECTOR
:

246 
addr
 &= ~(4*1024-1);

248 
W25_CMD_ERA_32K
:

249 
addr
 &= ~(32*1024-1);

251 
W25_CMD_ERA_64K
:

252 
addr
 &= ~(64*1024-1);

255  
Ál£
;

258 
	`•i_íabÀ
(
•i
);

259 
	`•i_x„r
(
•i
,
cmd
);

260 
	`•i_x„r
(
•i
,
addr
 >> 16);

261 
	`•i_x„r
(
•i
,(
addr
 >> 8) & 0xFF);

262 
	`•i_x„r
(
•i
,
addr
 & 0xFF);

263 
	`•i_dißbÀ
(
•i
);

265  
	`w25_is_w¥Ÿe˘
(
•i
);

266 
	}
}

272 
	$w25_•i_£tup
(

273 
uöt32_t
 
•i
,

274 
boﬁ
 
bôs8
,

275 
boﬁ
 
msbfú°
,

276 
boﬁ
 
mode0
,

277 
uöt8_t
 
Â˛k_div


280 
	`rcc_≥rùh_˛ock_íabÀ
(
•i
 =
SPI1
 ? 
RCC_SPI1
 : 
RCC_SPI2
);

281 i‡–
•i
 =
SPI1
 ) {

282 
	`gpio_£t_mode
(

283 
GPIOA
,

284 
GPIO_MODE_OUTPUT_50_MHZ
,

285 
GPIO_CNF_OUTPUT_ALTFN_PUSHPULL
,

286 
GPIO4
|
GPIO5
|
GPIO7


288 
	`gpio_£t_mode
(

289 
GPIOA
,

290 
GPIO_MODE_INPUT
,

291 
GPIO_CNF_INPUT_FLOAT
,

292 
GPIO6


294 
	`gpio_£t
(
GPIOA
,
GPIO4
);

296 
	`gpio_£t_mode
(

297 
GPIOB
,

298 
GPIO_MODE_OUTPUT_50_MHZ
,

299 
GPIO_CNF_OUTPUT_ALTFN_PUSHPULL
,

300 
GPIO12
|
GPIO13
|
GPIO15


302 
	`gpio_£t_mode
(

303 
GPIOB
,

304 
GPIO_MODE_INPUT
,

305 
GPIO_CNF_INPUT_FLOAT
,

306 
GPIO14


308 
	`gpio_£t
(
GPIOB
,
GPIO12
);

311 
	`•i_ª£t
(
•i
);

313 
	`•i_öô_ma°î
(

314 
•i
,

315 
Â˛k_div
,

316 
mode0
 ? 
SPI_CR1_CPOL_CLK_TO_0_WHEN_IDLE
 : 
SPI_CR1_CPOL_CLK_TO_1_WHEN_IDLE
,

317 
mode0
 ? 
SPI_CR1_CPHA_CLK_TRANSITION_1
 : 
SPI_CR1_CPHA_CLK_TRANSITION_2
,

318 
bôs8
 ? 
SPI_CR1_DFF_8BIT
 : 
SPI_CR1_DFF_16BIT
,

319 
msbfú°
 ? 
SPI_CR1_MSBFIRST
 : 
SPI_CR1_LSBFIRST


322 
	`•i_dißbÀ_so·w¨e_¶ave_m™agemít
(
•i
);

323 
	`•i_íabÀ_ss_ouçut
(
•i
);

324 
	}
}

	@test_flash/Makefile

2 #Proje˘ 
Makefûe


5 
	gBINARY
 = 
ã°_Êash


6 
SRCFILES
 = 
ã°_Êash
.
c
 
wöb⁄d
.c

7 
LDSCRIPT
 = ../
°m32f103c8t6
.
ld


9 #DEPS = #Any 
addôi⁄Æ
 
dïídícõs
 
your
 
buûd


10 #CLOBBER +#Any 
addôi⁄Æ
 
fûes
 
to
 
be
 
ªmoved
 
wôh
 "make clobber"

12 
SEMIHOSTING
 = 0

13 
OOCD_BOARD
 ?
èrgë
/
°m32f1x
.
cfg


15 
ö˛ude
 ../
Makefûe
.include

	@test_flash/test_flash.c

2 
	~<°rög.h
>

3 
	~<°dboﬁ.h
>

5 
	~<lib›ícm3/cm3/ve˘‹.h
>

6 
	~<lib›ícm3/cm3/c‹ãx.h
>

7 
	~<lib›ícm3/°m32/rcc.h
>

8 
	~<lib›ícm3/°m32/πc.h
>

9 
	~<lib›ícm3/°m32/exti.h
>

10 
	~<lib›ícm3/°m32/gpio.h
>

11 
	~<lib›ícm3/cm3/nvic.h
>

12 
	~<lib›ícm3/°m32/pwr.h
>

13 
	~<lib›ícm3/°m32/f1/bkp.h
>

14 
	~<lib›ícm3/°m32/•i.h
>

17 
	~"wöb⁄d.h
"

18 
	~"backup.h
"

22 
	#FLASH_PAGE_SIZE
 256

	)

23 
	#FLASH_SECTOR_SIZE
 4096

	)

24 
	#FLASH_NUMBER_OF_PAGES
 32768

	)

25 
	#FLASH_DISK_SIZE
 
FLASH_NUMBER_OF_PAGES
 * 
FLASH_PAGE_SIZE


	)

28 
	$•i_£tup
() {

30 #ifde‡
SPI_MANUAL


31 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_SPI1
);

33 
	`gpio_£t_mode
(
GPIOA
, 
GPIO_MODE_OUTPUT_50_MHZ
, 
GPIO_CNF_OUTPUT_ALTFN_PUSHPULL
,

34 
GPIO4
|
GPIO5
|
GPIO7
 );

36 
	`gpio_£t_mode
(
GPIOA
, 
GPIO_MODE_INPUT
, 
GPIO_CNF_INPUT_FLOAT
, 
GPIO6
);

38 
	`•i_ª£t
(
SPI1
);

39 
	`•i_öô_ma°î
(
SPI1
, 
SPI_CR1_BAUDRATE_FPCLK_DIV_256
, 
SPI_CR1_CPOL_CLK_TO_0_WHEN_IDLE
,

40 
SPI_CR1_CPHA_CLK_TRANSITION_1
, 
SPI_CR1_DFF_8BIT
, 
SPI_CR1_MSBFIRST
);

42 
	`•i_dißbÀ_so·w¨e_¶ave_m™agemít
(
SPI1
);

43 
	`•i_íabÀ_ss_ouçut
(
SPI1
);

46 
	`w25_•i_£tup
–
SPI1
,

47 
åue
,

48 
åue
,

49 
åue
,

50 
SPI_CR1_BAUDRATE_FPCLK_DIV_256
);

52 
	}
}

55 
uöt32_t
 
	göfo
 = 0;

56 
uöt8_t
 
	gw25_buff
[512] ={0};

57 
uöt8_t
 
	guid_buf
[8] = {0};

63 
	$maö
()

66 
	`rcc_˛ock_£tup_ö_h£_8mhz_out_72mhz
();

67 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_GPIOC
);

68 
	`gpio_£t_mode
(
GPIOC
,
GPIO_MODE_OUTPUT_2_MHZ
, 
GPIO_CNF_OUTPUT_PUSHPULL
,
GPIO13
);

69 
	`rcc_≥rùh_˛ock_íabÀ
(
RCC_GPIOA
);

71 
	`•i_£tup
();

73 i‡(
	`w25_is_w¥Ÿe˘
 (
SPI1
)) {

74 
	`w25_wrôe_í
(
SPI1
, 
åue
);

77 
	`w25_îa£_block
 (
SPI1
, 0, 
W25_CMD_ERA_SECTOR
);

80 i‡(
	`w25_is_w¥Ÿe˘
 (
SPI1
)) {

81 
	`w25_wrôe_í
(
SPI1
, 
åue
);

85 
uöt16_t
 
s
 = 0; s < 
FLASH_PAGE_SIZE
; ++s) {

86 
w25_buff
[
s
] = s;

89 
öfo
 = 
	`w25_wrôe_d©a
(
SPI1
, 0, 
w25_buff
, 
FLASH_PAGE_SIZE
);

91 i‡(0xfffffff‡=
öfo
) {

95 
	`mem£t
(
w25_buff
, 0, 255);

97 
	`w25_ªad_d©a
(
SPI1
, 0, 
w25_buff
, 
FLASH_PAGE_SIZE
);

105 
	}
}

	@test_flash/winbond.c

6 
	~<°rög.h
>

7 
	~<˘y≥.h
>

9 
	~<lib›ícm3/°m32/rcc.h
>

10 
	~<lib›ícm3/°m32/gpio.h
>

11 
	~<lib›ícm3/°m32/•i.h
>

13 
	~"wöb⁄d.h
"

14 
	~"debug.h
"

17 
uöt16_t
 
	$w25_gë_ˇ∑côy
 (
uöt32_t
 
•i
) {

21 
uöt32_t
 
öfo
;

22 
öfo
 = 
	`w25_JEDEC_ID
(
•i
);

24  (
uöt16_t
)(
öfo
&0xFF);

25 
	}
}

33 
uöt8_t
 
	$w25_ªad_§1
(
uöt32_t
 
•i
) {

34 
uöt8_t
 
§1
;

36 
	`•i_íabÀ
(
•i
);

37 
	`•i_x„r
(
•i
,
W25_CMD_READ_SR1
);

38 
§1
 = 
	`•i_x„r
(
•i
,
DUMMY
);

39 
	`•i_dißbÀ
(
•i
);

40  
§1
;

41 
	}
}

47 
uöt8_t
 
	$w25_ªad_§2
(
uöt32_t
 
•i
) {

48 
uöt8_t
 
§1
;

50 
	`•i_íabÀ
(
•i
);

51 
	`•i_x„r
(
•i
,
W25_CMD_READ_SR2
);

52 
§1
 = 
	`•i_x„r
(
•i
,0x00);

53 
	`•i_dißbÀ
(
•i
);

54  
§1
;

55 
	}
}

61 
	$w25_waô
(
uöt32_t
 
•i
) {

63  
	`w25_ªad_§1
(
•i
Ë& 
W25_SR1_BUSY
 );

64 
	}
}

70 
boﬁ
 
	$w25_is_w¥Ÿe˘
(
uöt32_t
 
•i
) {

72 
	`w25_waô
(
•i
);

73  !(
	`w25_ªad_§1
(
•i
Ë& 
W25_SR1_WEL
);

74 
	}
}

80 
	$w25_wrôe_í
(
uöt32_t
 
•i
,
boﬁ
 
í
) {

82 
	`w25_waô
(
•i
);

84 
	`•i_íabÀ
(
•i
);

85 
	`•i_x„r
(
•i
,
í
 ? 
W25_CMD_WRITE_EN
 : 
W25_CMD_WRITE_DI
);

86 
	`•i_dißbÀ
(
•i
);

87 
	}
}

93 
uöt16_t
 
	$w25_m™uf_devi˚
(
uöt32_t
 
•i
) {

94 
uöt16_t
 
öfo
;

96 
	`w25_waô
(
•i
);

97 
	`•i_íabÀ
(
•i
);

98 
	`•i_x„r
(
•i
,
W25_CMD_MANUF_DEVICE
);

99 
	`•i_x„r
(
•i
,
DUMMY
);

100 
	`•i_x„r
(
•i
,
DUMMY
);

101 
	`•i_x„r
(
•i
,0x00);

102 
öfo
 = 
	`•i_x„r
(
•i
,
DUMMY
) << 8;

103 
öfo
 |
	`•i_x„r
(
•i
,
DUMMY
);

104 
	`•i_dißbÀ
(
•i
);

105  
öfo
;

106 
	}
}

112 
uöt32_t
 
	$w25_JEDEC_ID
(
uöt32_t
 
•i
) {

113 
uöt32_t
 
öfo
;

115 
	`w25_waô
(
•i
);

116 
	`•i_íabÀ
(
•i
);

117 
	`•i_x„r
(
•i
,
W25_CMD_JEDEC_ID
);

118 
öfo
 = 
	`•i_x„r
(
•i
,
DUMMY
);

119 
öfo
 = (öfÿ<< 8Ë| 
	`•i_x„r
(
•i
,
DUMMY
);

120 
öfo
 = (öfÿ<< 8Ë| 
	`•i_x„r
(
•i
,
DUMMY
);

121 
	`•i_dißbÀ
(
•i
);

123  
öfo
;

124 
	}
}

130 
	$w25_ªad_uid
(
uöt32_t
 
•i
,*
buf
,
uöt16_t
 
byãs
) {

131 
uöt8_t
 *
ud©a
 = (uöt8_t*)
buf
;

133 i‡–
byãs
 > 8 )

134 
byãs
 = 8;

135 i‡–
byãs
 <= 0 )

138 
	`w25_waô
(
•i
);

139 
	`•i_íabÀ
(
•i
);

140 
	`•i_x„r
(
•i
,
W25_CMD_READ_UID
);

141  
uöt8_t
 
ux
=0; ux<4; ++ux )

142 
	`•i_x„r
(
•i
,
DUMMY
);

143  
uöt8_t
 
ux
=0; ux<
byãs
; ++ux )

144 
ud©a
[
ux
] = 
	`•i_x„r
(
•i
,
DUMMY
);

145 
	`•i_dißbÀ
(
•i
);

146 
	}
}

152 
	$w25_powî
(
uöt32_t
 
•i
,
boﬁ
 
⁄
) {

154 i‡–!
⁄
 )

155 
	`w25_waô
(
•i
);

156 
	`•i_íabÀ
(
•i
);

157 
	`•i_x„r
(
•i
,
⁄
 ? 
W25_CMD_PWR_ON
 : 
W25_CMD_PWR_OFF
);

158 
	`•i_dißbÀ
(
•i
);

159 
	}
}

165 
boﬁ
 
	$w25_chù_îa£
(
uöt32_t
 
•i
) {

167 i‡–
	`w25_is_w¥Ÿe˘
(
•i
) )

168  
Ál£
;

170 
	`•i_íabÀ
(
•i
);

171 
	`•i_x„r
(
•i
,
W25_CMD_CHIP_ERASE
);

172 
	`•i_dißbÀ
(
•i
);

174  
	`w25_is_w¥Ÿe˘
(
•i
);

175 
	}
}

181 
uöt32_t
 
	$w25_ªad_d©a
(
uöt32_t
 
•i
,uöt32_à
addr
,*
d©a
,uöt32_à
byãs
) {

182 
uöt8_t
 *
ud©a
 = (uöt8_t*)
d©a
;

184 
	`w25_waô
(
•i
);

186 
	`•i_íabÀ
(
•i
);

187 
	`•i_x„r
(
•i
,
W25_CMD_FAST_READ
);

188 
	`•i_x„r
(
•i
,
addr
 >> 16);

189 
	`•i_x„r
(
•i
,(
addr
 >> 8) & 0xFF);

190 
	`•i_x„r
(
•i
,
addr
 & 0xFF);

191 
	`•i_x„r
(
•i
,
DUMMY
);

193  ; 
byãs
-- > 0; ++
addr
 )

194 *
ud©a
++ = 
	`•i_x„r
(
•i
,0x00);

196 
	`•i_dißbÀ
(
•i
);

197  
addr
;

198 
	}
}

204 
uöt32_t
 
	$w25_wrôe_d©a
(
uöt32_t
 
•i
,uöt32_à
addr
,*
d©a
,uöt32_à
byãs
) {

205 
uöt8_t
 *
ud©a
 = (uöt8_t*)
d©a
;

207 
	`w25_wrôe_í
(
•i
,
åue
);

208 
	`w25_waô
(
•i
);

210 i‡–
	`w25_is_w¥Ÿe˘
(
•i
) )

213  
byãs
 > 0 ) {

214 
	`•i_íabÀ
(
•i
);

215 
	`•i_x„r
(
•i
,
W25_CMD_WRITE_DATA
);

216 
	`•i_x„r
(
•i
,
addr
 >> 16);

217 
	`•i_x„r
(
•i
,(
addr
 >> 8) & 0xFF);

218 
	`•i_x„r
(
•i
,
addr
 & 0xFF);

219  
byãs
 > 0 ) {

221 
	`gpio_£t
(
GPIOC
,
GPIO13
);

223 
	`•i_x„r
(
•i
,*
ud©a
++);

224 --
byãs
;

226 
	`gpio_˛ór
(
GPIOC
,
GPIO13
);

228 i‡–(++
addr
 & 0xFF) == 0x00 )

231 
	`•i_dißbÀ
(
•i
);

233 i‡–
byãs
 > 0 ) {

234 
	`w25_wrôe_í
(
•i
,
åue
);

238  
addr
;

239 
	}
}

245 
boﬁ
 
	$w25_îa£_block
(
uöt32_t
 
•i
,uöt32_à
addr
,
uöt8_t
 
cmd
) {

247 i‡–
	`w25_is_w¥Ÿe˘
(
•i
) )

248  
Ál£
;

250  
cmd
 ) {

251 
W25_CMD_ERA_SECTOR
:

252 
addr
 &= ~(4*1024-1);

254 
W25_CMD_ERA_32K
:

255 
addr
 &= ~(32*1024-1);

257 
W25_CMD_ERA_64K
:

258 
addr
 &= ~(64*1024-1);

261  
Ál£
;

264 
	`•i_íabÀ
(
•i
);

265 
	`•i_x„r
(
•i
,
cmd
);

266 
	`•i_x„r
(
•i
,
addr
 >> 16);

267 
	`•i_x„r
(
•i
,(
addr
 >> 8) & 0xFF);

268 
	`•i_x„r
(
•i
,
addr
 & 0xFF);

269 
	`•i_dißbÀ
(
•i
);

271  
	`w25_is_w¥Ÿe˘
(
•i
);

272 
	}
}

278 
	$w25_•i_£tup
(

279 
uöt32_t
 
•i
,

280 
boﬁ
 
bôs8
,

281 
boﬁ
 
msbfú°
,

282 
boﬁ
 
mode0
,

283 
uöt8_t
 
Â˛k_div


286 
	`rcc_≥rùh_˛ock_íabÀ
(
•i
 =
SPI1
 ? 
RCC_SPI1
 : 
RCC_SPI2
);

287 i‡–
•i
 =
SPI1
 ) {

288 
	`gpio_£t_mode
(

289 
GPIOA
,

290 
GPIO_MODE_OUTPUT_50_MHZ
,

291 
GPIO_CNF_OUTPUT_ALTFN_PUSHPULL
,

292 
GPIO4
|
GPIO5
|
GPIO7


294 
	`gpio_£t_mode
(

295 
GPIOA
,

296 
GPIO_MODE_INPUT
,

297 
GPIO_CNF_INPUT_FLOAT
,

298 
GPIO6


300 
	`gpio_£t
(
GPIOA
,
GPIO4
);

302 
	`gpio_£t_mode
(

303 
GPIOB
,

304 
GPIO_MODE_OUTPUT_50_MHZ
,

305 
GPIO_CNF_OUTPUT_ALTFN_PUSHPULL
,

306 
GPIO12
|
GPIO13
|
GPIO15


308 
	`gpio_£t_mode
(

309 
GPIOB
,

310 
GPIO_MODE_INPUT
,

311 
GPIO_CNF_INPUT_FLOAT
,

312 
GPIO14


314 
	`gpio_£t
(
GPIOB
,
GPIO12
);

317 
	`•i_ª£t
(
•i
);

319 
	`•i_öô_ma°î
(

320 
•i
,

321 
Â˛k_div
,

322 
mode0
 ? 
SPI_CR1_CPOL_CLK_TO_0_WHEN_IDLE
 : 
SPI_CR1_CPOL_CLK_TO_1_WHEN_IDLE
,

323 
mode0
 ? 
SPI_CR1_CPHA_CLK_TRANSITION_1
 : 
SPI_CR1_CPHA_CLK_TRANSITION_2
,

324 
bôs8
 ? 
SPI_CR1_DFF_8BIT
 : 
SPI_CR1_DFF_16BIT
,

325 
msbfú°
 ? 
SPI_CR1_MSBFIRST
 : 
SPI_CR1_LSBFIRST


328 
	`•i_dißbÀ_so·w¨e_¶ave_m™agemít
(
•i
);

329 
	`•i_íabÀ_ss_ouçut
(
•i
);

330 
	}
}

	@test_flash/winbond.h

4 #i‚de‡
WINBOND_H


5 
	#WINBOND_H


	)

7 
	~<°döt.h
>

8 
	~<°dboﬁ.h
>

10 
	#W25_CMD_MANUF_DEVICE
 0x90

	)

11 
	#W25_CMD_JEDEC_ID
 0x9F

	)

12 
	#W25_CMD_WRITE_EN
 0x06

	)

13 
	#W25_CMD_WRITE_DI
 0x04

	)

14 
	#W25_CMD_READ_SR1
 0x05

	)

15 
	#W25_CMD_READ_SR2
 0x35

	)

16 
	#W25_CMD_CHIP_ERASE
 0xC7

	)

17 
	#W25_CMD_READ_DATA
 0x03

	)

18 
	#W25_CMD_FAST_READ
 0x0B

	)

19 
	#W25_CMD_WRITE_DATA
 0x02

	)

20 
	#W25_CMD_READ_UID
 0x4B

	)

21 
	#W25_CMD_PWR_ON
 0xAB

	)

22 
	#W25_CMD_PWR_OFF
 0xB9

	)

23 
	#W25_CMD_ERA_SECTOR
 0x20

	)

24 
	#W25_CMD_ERA_32K
 0x52

	)

25 
	#W25_CMD_ERA_64K
 0xD8

	)

27 
	#DUMMY
 0x00

	)

29 
	#W25_SR1_BUSY
 0x01

	)

30 
	#W25_SR1_WEL
 0x02

	)

32 c⁄° *
	gˇp
[3] 
__©åibuã__
((
unu£d
)) = {

39 
uöt16_t
 
w25_gë_ˇ∑côy
 (
uöt32_t
 
•i
);

41 
uöt8_t
 
w25_ªad_§1
(
uöt32_t
 
•i
);

42 
uöt8_t
 
w25_ªad_§2
(
uöt32_t
 
•i
);

43 
w25_waô
(
uöt32_t
 
•i
);

44 
boﬁ
 
w25_is_w¥Ÿe˘
(
uöt32_t
 
•i
);

45 
w25_wrôe_í
(
uöt32_t
 
•i
,
boﬁ
 
í
);

47 
uöt16_t
 
w25_m™uf_devi˚
(
uöt32_t
 
•i
);

48 
uöt32_t
 
w25_JEDEC_ID
(uöt32_à
•i
);

49 
w25_ªad_uid
(
uöt32_t
 
•i
,*
buf
,
uöt16_t
 
byãs
);

51 
w25_powî
(
uöt32_t
 
•i
,
boﬁ
 
⁄
);

53 
uöt32_t
 
w25_ªad_d©a
(uöt32_à
•i
,uöt32_à
addr
,*
d©a
,uöt32_à
byãs
);

54 
uöt32_t
 
w25_wrôe_d©a
(uöt32_à
•i
,uöt32_à
addr
,*
d©a
,uöt32_à
byãs
);

56 
boﬁ
 
w25_chù_îa£
(
uöt32_t
 
•i
);

57 
boﬁ
 
w25_îa£_block
(
uöt32_t
 
•i
,uöt32_à
addr
,
uöt8_t
 
cmd
);

59 
w25_•i_£tup
(

60 
uöt32_t
 
•i
,

61 
boﬁ
 
bôs8
,

62 
boﬁ
 
msbfú°
,

63 
boﬁ
 
mode0
,

64 
uöt8_t
 
Â˛k_div


	@/usr/include/assert.h

22 #ifdef 
_ASSERT_H


24 #unde‡
_ASSERT_H


25 #unde‡
as£π


26 #unde‡
__ASSERT_VOID_CAST


28 #ifdef 
__USE_GNU


29 #unde‡
as£π_≥º‹


34 
	#_ASSERT_H
 1

	)

35 
	~<„©uªs.h
>

37 #i‡
deföed
 
__˝lu•lus
 && 
__GNUC_PREREQ
 (2,95)

38 
	#__ASSERT_VOID_CAST
 
°©ic_ˇ°
<>

	)

40 
	#__ASSERT_VOID_CAST
 ()

	)

48 #ifdef 
NDEBUG


50 
	#as£π
(
ex¥
Ë(
	`__ASSERT_VOID_CAST
 (0))

	)

58 #ifdef 
__USE_GNU


59 
	#as£π_≥º‹
(
î∫um
Ë(
	`__ASSERT_VOID_CAST
 (0))

	)

64 #i‚de‡
_ASSERT_H_DECLS


65 
	#_ASSERT_H_DECLS


	)

66 
__BEGIN_DECLS


69 
	$__as£π_Áû
 (c⁄° *
__as£πi⁄
, c⁄° *
__fûe
,

70 
__löe
, c⁄° *
__fun˘i⁄
)

71 
__THROW
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

74 
	$__as£π_≥º‹_Áû
 (
__î∫um
, c⁄° *
__fûe
,

75 
__löe
, c⁄° *
__fun˘i⁄
)

76 
__THROW
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

81 
	$__as£π
 (c⁄° *
__as£πi⁄
, c⁄° *
__fûe
, 
__löe
)

82 
__THROW
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

85 
__END_DECLS


91 #i‡
deföed
 
__˝lu•lus


92 
	#as£π
(
ex¥
) \

93 (
°©ic_ˇ°
 <
boﬁ
> (
ex¥
) \

95 : 
	`__as£π_Áû
 (#ex¥, 
__FILE__
, 
__LINE__
, 
__ASSERT_FUNCTION
))

	)

96 #ñi‡!
deföed
 
__GNUC__
 || deföed 
__STRICT_ANSI__


97 
	#as£π
(
ex¥
) \

98 ((
ex¥
) \

99 ? 
	`__ASSERT_VOID_CAST
 (0) \

100 : 
	`__as£π_Áû
 (#ex¥, 
__FILE__
, 
__LINE__
, 
__ASSERT_FUNCTION
))

	)

107 
	#as£π
(
ex¥
) \

108 ((Ë ((
ex¥
Ë? 1 : 0), 
	`__exãnsi⁄__
 ({ \

109 i‡(
ex¥
) \

112 
	`__as£π_Áû
 (#ex¥, 
__FILE__
, 
__LINE__
, 
__ASSERT_FUNCTION
); \

113 
	}
}))

	)

116 #ifdef 
__USE_GNU


117 
	#as£π_≥º‹
(
î∫um
) \

118 (!(
î∫um
) \

119 ? 
	`__ASSERT_VOID_CAST
 (0) \

120 : 
	`__as£π_≥º‹_Áû
 ((
î∫um
), 
__FILE__
, 
__LINE__
, 
__ASSERT_FUNCTION
))

	)

128 #i‡
deföed
 
__˝lu•lus
 ? 
__GNUC_PREREQ
 (2, 6) : __GNUC_PREREQ (2, 4)

129 
	#__ASSERT_FUNCTION
 
__exãnsi⁄__
 
__PRETTY_FUNCTION__


	)

131 #i‡
deföed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L

132 
	#__ASSERT_FUNCTION
 
__func__


	)

134 
	#__ASSERT_FUNCTION
 ((c⁄° *Ë0)

	)

141 #i‡
deföed
 
__USE_ISOC11
 && !deföed 
__˝lu•lus


142 #unde‡
°©ic_as£π


143 
	#°©ic_as£π
 
_Sètic_as£π


	)

	@/usr/include/ctype.h

22 #i‚def 
_CTYPE_H


23 
	#_CTYPE_H
 1

	)

25 
	~<„©uªs.h
>

26 
	~<bôs/ty≥s.h
>

28 
	g__BEGIN_DECLS


30 #i‚de‡
_ISbô


39 
	~<bôs/ídün.h
>

40 #i‡
__BYTE_ORDER
 =
__BIG_ENDIAN


41 
	#_ISbô
(
bô
Ë(1 << (bô))

	)

43 
	#_ISbô
(
bô
Ë((bôË< 8 ? ((1 << (bô)Ë<< 8Ë: ((1 << (bô)Ë>> 8))

	)

48 
	m_ISuµî
 = 
_ISbô
 (0),

49 
	m_ISlowî
 = 
_ISbô
 (1),

50 
	m_ISÆpha
 = 
_ISbô
 (2),

51 
	m_ISdigô
 = 
_ISbô
 (3),

52 
	m_ISxdigô
 = 
_ISbô
 (4),

53 
	m_IS•a˚
 = 
_ISbô
 (5),

54 
	m_IS¥öt
 = 
_ISbô
 (6),

55 
	m_ISgøph
 = 
_ISbô
 (7),

56 
	m_ISbœnk
 = 
_ISbô
 (8),

57 
	m_IS˙ål
 = 
_ISbô
 (9),

58 
	m_ISpun˘
 = 
_ISbô
 (10),

59 
	m_ISÆnum
 = 
_ISbô
 (11)

79 c⁄° **
	$__˘y≥_b_loc
 ()

80 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

81 c⁄° 
__öt32_t
 **
	$__˘y≥_tﬁowî_loc
 ()

82 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

83 c⁄° 
__öt32_t
 **
	$__˘y≥_touµî_loc
 ()

84 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

87 #i‚de‡
__˝lu•lus


88 
	#__is˘y≥
(
c
, 
ty≥
) \

89 ((*
	`__˘y≥_b_loc
 ())[(Ë(
c
)] & (Ë
ty≥
)

	)

90 #ñi‡
deföed
 
__USE_EXTERN_INLINES


91 
	#__is˘y≥_f
(
ty≥
) \

92 
__exã∫_ölöe
 \

93 
is
##
	`ty≥
 (
__c
Ë
__THROW
 \

95  (*
	`__˘y≥_b_loc
 ())[(Ë(
__c
)] & (Ë
_IS
##
ty≥
; \

96 
	}

	)
}

99 
	#__ißscii
(
c
Ë(((cË& ~0x7fË=0Ë

	)

100 
	#__tﬂscii
(
c
Ë((cË& 0x7fË

	)

102 
	#__ex˘y≥
(
«me
Ë
	`«me
 (Ë
__THROW


	)

108 
__ex˘y≥
 (
iß um
);

109 
__ex˘y≥
 (
ißÕha
);

110 
__ex˘y≥
 (
is˙ål
);

111 
__ex˘y≥
 (
isdigô
);

112 
__ex˘y≥
 (
i¶owî
);

113 
__ex˘y≥
 (
isgøph
);

114 
__ex˘y≥
 (
i•röt
);

115 
__ex˘y≥
 (
i•un˘
);

116 
__ex˘y≥
 (
is•a˚
);

117 
__ex˘y≥
 (
isuµî
);

118 
__ex˘y≥
 (
isxdigô
);

122 
	$tﬁowî
 (
__c
Ë
__THROW
;

125 
	$touµî
 (
__c
Ë
__THROW
;

129 #ifdef 
__USE_ISOC99


130 
	`__ex˘y≥
 (
isbœnk
);

133 #ifde‡
__USE_GNU


135 
	$is˘y≥
 (
__c
, 
__mask
Ë
__THROW
;

138 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


142 
	$ißscii
 (
__c
Ë
__THROW
;

146 
	$tﬂscii
 (
__c
Ë
__THROW
;

150 
	`__ex˘y≥
 (
_touµî
);

151 
	`__ex˘y≥
 (
_tﬁowî
);

155 
	#__tobody
(
c
, 
f
, 
a
, 
¨gs
) \

156 (
__exãnsi⁄__
 \

157 ({ 
__ªs
; \

158 i‡( (
c
) > 1) \

160 i‡(
	`__buûtö_c⁄°™t_p
 (
c
)) \

162 
__c
 = (
c
); \

163 
__ªs
 = 
__c
 < -128 || __¯> 255 ? __¯: (
a
)[__c]; \

166 
__ªs
 = 
f
 
¨gs
; \

169 
__ªs
 = (
a
)[(Ë(
c
)]; \

170 
__ªs
; 
	}
}))

	)

172 #i‡!
deföed
 
__NO_CTYPE


173 #ifde‡
__is˘y≥_f


174 
	$__is˘y≥_f
 (
Ænum
)

175 
	$__is˘y≥_f
 (
Æpha
)

176 
	$__is˘y≥_f
 (
˙ål
)

177 
	$__is˘y≥_f
 (
digô
)

178 
	$__is˘y≥_f
 (
lowî
)

179 
	$__is˘y≥_f
 (
gøph
)

180 
	$__is˘y≥_f
 (
¥öt
)

181 
	$__is˘y≥_f
 (
pun˘
)

182 
	$__is˘y≥_f
 (
•a˚
)

183 
	$__is˘y≥_f
 (
uµî
)

184 
	$__is˘y≥_f
 (
xdigô
)

185 #ifde‡
__USE_ISOC99


186 
	$__is˘y≥_f
 (
bœnk
)

188 #ñi‡
deföed
 
__is˘y≥


189 
	#iß um
(
c
Ë
	`__is˘y≥
((c), 
_ISÆnum
)

	)

190 
	#ißÕha
(
c
Ë
	`__is˘y≥
((c), 
_ISÆpha
)

	)

191 
	#is˙ål
(
c
Ë
	`__is˘y≥
((c), 
_IS˙ål
)

	)

192 
	#isdigô
(
c
Ë
	`__is˘y≥
((c), 
_ISdigô
)

	)

193 
	#i¶owî
(
c
Ë
	`__is˘y≥
((c), 
_ISlowî
)

	)

194 
	#isgøph
(
c
Ë
	`__is˘y≥
((c), 
_ISgøph
)

	)

195 
	#i•röt
(
c
Ë
	`__is˘y≥
((c), 
_IS¥öt
)

	)

196 
	#i•un˘
(
c
Ë
	`__is˘y≥
((c), 
_ISpun˘
)

	)

197 
	#is•a˚
(
c
Ë
	`__is˘y≥
((c), 
_IS•a˚
)

	)

198 
	#isuµî
(
c
Ë
	`__is˘y≥
((c), 
_ISuµî
)

	)

199 
	#isxdigô
(
c
Ë
	`__is˘y≥
((c), 
_ISxdigô
)

	)

200 #ifde‡
__USE_ISOC99


201 
	#isbœnk
(
c
Ë
	`__is˘y≥
((c), 
_ISbœnk
)

	)

205 #ifde‡
__USE_EXTERN_INLINES


206 
__exã∫_ölöe
 

207 
	`__NTH
 (
	$tﬁowî
 (
__c
))

209  
__c
 >-128 && __¯< 256 ? (*
	`__˘y≥_tﬁowî_loc
 ())[__c] : __c;

210 
	}
}

212 
__exã∫_ölöe
 

213 
__NTH
 (
	$touµî
 (
__c
))

215  
__c
 >-128 && __¯< 256 ? (*
	`__˘y≥_touµî_loc
 ())[__c] : __c;

216 
	}
}

219 #i‡
__GNUC__
 >2 && 
deföed
 
__OPTIMIZE__
 && !deföed 
__˝lu•lus


220 
	#tﬁowî
(
c
Ë
	`__tobody
 (c, 
tﬁowî
, *
	`__˘y≥_tﬁowî_loc
 (), (c))

	)

221 
	#touµî
(
c
Ë
	`__tobody
 (c, 
touµî
, *
	`__˘y≥_touµî_loc
 (), (c))

	)

224 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


225 
	#ißscii
(
c
Ë
	`__ißscii
 (c)

	)

226 
	#tﬂscii
(
c
Ë
	`__tﬂscii
 (c)

	)

228 
	#_tﬁowî
(
c
Ë((Ë(*
	`__˘y≥_tﬁowî_loc
 ())[(Ë(c)])

	)

229 
	#_touµî
(
c
Ë((Ë(*
	`__˘y≥_touµî_loc
 ())[(Ë(c)])

	)

235 #ifde‡
__USE_XOPEN2K8


237 
	~<bôs/ty≥s/loˇÀ_t.h
>

241 
	#__is˘y≥_l
(
c
, 
ty≥
, 
loˇÀ
) \

242 ((
loˇÀ
)->
__˘y≥_b
[(Ë(
c
)] & (Ë
ty≥
)

	)

244 
	#__ex˘y≥_l
(
«me
) \

245 
	`«me
 (, 
loˇÀ_t
Ë
__THROW


	)

251 
__ex˘y≥_l
 (
iß um_l
);

252 
__ex˘y≥_l
 (
ißÕha_l
);

253 
__ex˘y≥_l
 (
is˙ål_l
);

254 
__ex˘y≥_l
 (
isdigô_l
);

255 
__ex˘y≥_l
 (
i¶owî_l
);

256 
__ex˘y≥_l
 (
isgøph_l
);

257 
__ex˘y≥_l
 (
i•röt_l
);

258 
__ex˘y≥_l
 (
i•un˘_l
);

259 
__ex˘y≥_l
 (
is•a˚_l
);

260 
__ex˘y≥_l
 (
isuµî_l
);

261 
__ex˘y≥_l
 (
isxdigô_l
);

263 
__ex˘y≥_l
 (
isbœnk_l
);

267 
	$__tﬁowî_l
 (
__c
, 
loˇÀ_t
 
__l
Ë
__THROW
;

268 
	$tﬁowî_l
 (
__c
, 
loˇÀ_t
 
__l
Ë
__THROW
;

271 
	$__touµî_l
 (
__c
, 
loˇÀ_t
 
__l
Ë
__THROW
;

272 
	$touµî_l
 (
__c
, 
loˇÀ_t
 
__l
Ë
__THROW
;

274 #i‡
__GNUC__
 >2 && 
deföed
 
__OPTIMIZE__
 && !deföed 
__˝lu•lus


275 
	#__tﬁowî_l
(
c
, 
loˇÀ
) \

276 
	`__tobody
 (
c
, 
__tﬁowî_l
, (
loˇÀ
)->
__˘y≥_tﬁowî
, (c,ÜoˇÀ))

	)

277 
	#__touµî_l
(
c
, 
loˇÀ
) \

278 
	`__tobody
 (
c
, 
__touµî_l
, (
loˇÀ
)->
__˘y≥_touµî
, (c,ÜoˇÀ))

	)

279 
	#tﬁowî_l
(
c
, 
loˇÀ
Ë
	`__tﬁowî_l
 ((c), (loˇÀ))

	)

280 
	#touµî_l
(
c
, 
loˇÀ
Ë
	`__touµî_l
 ((c), (loˇÀ))

	)

284 #i‚de‡
__NO_CTYPE


285 
	#__iß um_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISÆnum
, (l))

	)

286 
	#__ißÕha_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISÆpha
, (l))

	)

287 
	#__is˙ål_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_IS˙ål
, (l))

	)

288 
	#__isdigô_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISdigô
, (l))

	)

289 
	#__i¶owî_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISlowî
, (l))

	)

290 
	#__isgøph_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISgøph
, (l))

	)

291 
	#__i•röt_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_IS¥öt
, (l))

	)

292 
	#__i•un˘_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISpun˘
, (l))

	)

293 
	#__is•a˚_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_IS•a˚
, (l))

	)

294 
	#__isuµî_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISuµî
, (l))

	)

295 
	#__isxdigô_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISxdigô
, (l))

	)

297 
	#__isbœnk_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISbœnk
, (l))

	)

299 #ifde‡
__USE_MISC


300 
	#__ißscii_l
(
c
,
l
Ë(÷), 
	`__ißscii
 (c))

	)

301 
	#__tﬂscii_l
(
c
,
l
Ë(÷), 
	`__tﬂscii
 (c))

	)

304 
	#iß um_l
(
c
,
l
Ë
	`__iß um_l
 ((c), (l))

	)

305 
	#ißÕha_l
(
c
,
l
Ë
	`__ißÕha_l
 ((c), (l))

	)

306 
	#is˙ål_l
(
c
,
l
Ë
	`__is˙ål_l
 ((c), (l))

	)

307 
	#isdigô_l
(
c
,
l
Ë
	`__isdigô_l
 ((c), (l))

	)

308 
	#i¶owî_l
(
c
,
l
Ë
	`__i¶owî_l
 ((c), (l))

	)

309 
	#isgøph_l
(
c
,
l
Ë
	`__isgøph_l
 ((c), (l))

	)

310 
	#i•röt_l
(
c
,
l
Ë
	`__i•röt_l
 ((c), (l))

	)

311 
	#i•un˘_l
(
c
,
l
Ë
	`__i•un˘_l
 ((c), (l))

	)

312 
	#is•a˚_l
(
c
,
l
Ë
	`__is•a˚_l
 ((c), (l))

	)

313 
	#isuµî_l
(
c
,
l
Ë
	`__isuµî_l
 ((c), (l))

	)

314 
	#isxdigô_l
(
c
,
l
Ë
	`__isxdigô_l
 ((c), (l))

	)

316 
	#isbœnk_l
(
c
,
l
Ë
	`__isbœnk_l
 ((c), (l))

	)

318 #ifde‡
__USE_MISC


319 
	#ißscii_l
(
c
,
l
Ë
	`__ißscii_l
 ((c), (l))

	)

320 
	#tﬂscii_l
(
c
,
l
Ë
	`__tﬂscii_l
 ((c), (l))

	)

327 
__END_DECLS


	@/usr/include/errno.h

22 #i‚def 
_ERRNO_H


23 
	#_ERRNO_H
 1

	)

25 
	~<„©uªs.h
>

28 
	~<bôs/î∫o.h
>

32 #i‚de‡
__ASSEMBLER__


34 
__BEGIN_DECLS


37 *
	$__î∫o_loˇti⁄
 (Ë
__THROW
 
__©åibuã_c⁄°__
;

38 
	#î∫o
 (*
	`__î∫o_loˇti⁄
 ())

	)

40 #ifde‡
__USE_GNU


45 *
¥ogøm_övoˇti⁄_«me
;

46 *
¥ogøm_övoˇti⁄_sh‹t_«me
;

48 
	~<bôs/ty≥s/îr‹_t.h
>

52 
__END_DECLS


	@/usr/include/math.h

23 #i‚def 
_MATH_H


24 
	#_MATH_H
 1

	)

26 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

27 
	~<bôs/libc-hódî-°¨t.h
>

29 #i‡
deföed
 
log
 && deföed 
__GNUC__


30 #w¨nög 
A
 
ma¸o
 
ˇŒed
 
log
 
was
 
Æªady
 
deföed
 
whí
 <
m©h
.
h
> wa†
ö˛uded
.

31 #w¨nög 
This
 
wûl
 
ˇu£
 
compû©i⁄
 
¥obÀms
.

34 
	g__BEGIN_DECLS


37 
	~<bôs/ty≥s.h
>

40 
	~<bôs/m©h-ve˘‹.h
>

43 
	~<bôs/Êﬂä.h
>

47 #i‡
__GNUC_PREREQ
 (3, 3)

48 
	#HUGE_VAL
 (
	`__buûtö_huge_vÆ
 ())

	)

55 
	#HUGE_VAL
 1e10000

	)

57 #ifde‡
__USE_ISOC99


58 #i‡
__GNUC_PREREQ
 (3, 3)

59 
	#HUGE_VALF
 (
	`__buûtö_huge_vÆf
 ())

	)

60 
	#HUGE_VALL
 (
	`__buûtö_huge_vÆl
 ())

	)

62 
	#HUGE_VALF
 1e10000f

	)

63 
	#HUGE_VALL
 1e10000L

	)

66 #i‡
__HAVE_FLOAT16
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

67 
	#HUGE_VAL_F16
 (
	`__buûtö_huge_vÆf16
 ())

	)

69 #i‡
__HAVE_FLOAT32
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

70 
	#HUGE_VAL_F32
 (
	`__buûtö_huge_vÆf32
 ())

	)

72 #i‡
__HAVE_FLOAT64
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

73 
	#HUGE_VAL_F64
 (
	`__buûtö_huge_vÆf64
 ())

	)

75 #i‡
__HAVE_FLOAT128
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

76 
	#HUGE_VAL_F128
 (
	`__buûtö_huge_vÆf128
 ())

	)

78 #i‡
__HAVE_FLOAT32X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

79 
	#HUGE_VAL_F32X
 (
	`__buûtö_huge_vÆf32x
 ())

	)

81 #i‡
__HAVE_FLOAT64X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

82 
	#HUGE_VAL_F64X
 (
	`__buûtö_huge_vÆf64x
 ())

	)

84 #i‡
__HAVE_FLOAT128X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

85 
	#HUGE_VAL_F128X
 (
	`__buûtö_huge_vÆf128x
 ())

	)

88 #ifde‡
__USE_ISOC99


90 #i‡
__GNUC_PREREQ
 (3, 3)

91 
	#INFINITY
 (
	`__buûtö_öff
 ())

	)

93 
	#INFINITY
 
HUGE_VALF


	)

97 #i‡
__GNUC_PREREQ
 (3, 3)

98 
	#NAN
 (
	`__buûtö_«nf
 (""))

	)

103 
	#NAN
 (0.0‡/ 0.0f)

	)

107 #i‡
__GLIBC_USE
 (
IEC_60559_BFP_EXT_C2X
)

109 #i‡
__GNUC_PREREQ
 (3, 3)

110 
	#SNANF
 (
	`__buûtö_«nsf
 (""))

	)

111 
	#SNAN
 (
	`__buûtö_«ns
 (""))

	)

112 
	#SNANL
 (
	`__buûtö_«n¶
 (""))

	)

115 #i‡
__HAVE_FLOAT16
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

116 
	#SNANF16
 (
	`__buûtö_«nsf16
 (""))

	)

118 #i‡
__HAVE_FLOAT32
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

119 
	#SNANF32
 (
	`__buûtö_«nsf32
 (""))

	)

121 #i‡
__HAVE_FLOAT64
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

122 
	#SNANF64
 (
	`__buûtö_«nsf64
 (""))

	)

124 #i‡
__HAVE_FLOAT128
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

125 
	#SNANF128
 (
	`__buûtö_«nsf128
 (""))

	)

127 #i‡
__HAVE_FLOAT32X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

128 
	#SNANF32X
 (
	`__buûtö_«nsf32x
 (""))

	)

130 #i‡
__HAVE_FLOAT64X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

131 
	#SNANF64X
 (
	`__buûtö_«nsf64x
 (""))

	)

133 #i‡
__HAVE_FLOAT128X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

134 
	#SNANF128X
 (
	`__buûtö_«nsf128x
 (""))

	)

138 
	~<bôs/Êt-evÆ-mëhod.h
>

140 #ifde‡
__USE_ISOC99


148 #i‡
__GLIBC_FLT_EVAL_METHOD
 == 0 || __GLIBC_FLT_EVAL_METHOD == 16

149 
	tÊﬂt_t
;

150 
	tdoubÀ_t
;

151 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 1

152 
	tÊﬂt_t
;

153 
	tdoubÀ_t
;

154 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 2

155 
	tÊﬂt_t
;

156 
	tdoubÀ_t
;

157 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 32

158 
_Flﬂt32
 
	tÊﬂt_t
;

159 
	tdoubÀ_t
;

160 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 33

161 
_Flﬂt32x
 
	tÊﬂt_t
;

162 
_Flﬂt32x
 
	tdoubÀ_t
;

163 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 64

164 
_Flﬂt64
 
	tÊﬂt_t
;

165 
_Flﬂt64
 
	tdoubÀ_t
;

166 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 65

167 
_Flﬂt64x
 
	tÊﬂt_t
;

168 
_Flﬂt64x
 
	tdoubÀ_t
;

169 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 128

170 
_Flﬂt128
 
	tÊﬂt_t
;

171 
_Flﬂt128
 
	tdoubÀ_t
;

172 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 129

173 
_Flﬂt128x
 
	tÊﬂt_t
;

174 
_Flﬂt128x
 
	tdoubÀ_t
;

190 
	~<bôs/Â-logb.h
>

191 #ifde‡
__USE_ISOC99


192 #i‡
__FP_LOGB0_IS_MIN


193 
	#FP_ILOGB0
 (-2147483647 - 1)

	)

195 
	#FP_ILOGB0
 (-2147483647)

	)

197 #i‡
__FP_LOGBNAN_IS_MIN


198 
	#FP_ILOGBNAN
 (-2147483647 - 1)

	)

200 
	#FP_ILOGBNAN
 2147483647

	)

203 #i‡
__GLIBC_USE
 (
IEC_60559_BFP_EXT_C2X
)

204 #i‡
__WORDSIZE
 == 32

205 
	#__FP_LONG_MAX
 0x7fffffffL

	)

207 
	#__FP_LONG_MAX
 0x7fffffffffffffffL

	)

209 #i‡
__FP_LOGB0_IS_MIN


210 
	#FP_LLOGB0
 (-
__FP_LONG_MAX
 - 1)

	)

212 
	#FP_LLOGB0
 (-
__FP_LONG_MAX
)

	)

214 #i‡
__FP_LOGBNAN_IS_MIN


215 
	#FP_LLOGBNAN
 (-
__FP_LONG_MAX
 - 1)

	)

217 
	#FP_LLOGBNAN
 
__FP_LONG_MAX


	)

233 
	~<bôs/Â-Á°.h
>

235 #i‡
__GLIBC_USE
 (
IEC_60559_BFP_EXT_C2X
)

239 
	mFP_INT_UPWARD
 =

240 
	#FP_INT_UPWARD
 0

	)

241 
FP_INT_UPWARD
,

242 
	mFP_INT_DOWNWARD
 =

243 
	#FP_INT_DOWNWARD
 1

	)

244 
FP_INT_DOWNWARD
,

245 
	mFP_INT_TOWARDZERO
 =

246 
	#FP_INT_TOWARDZERO
 2

	)

247 
FP_INT_TOWARDZERO
,

248 
	mFP_INT_TONEARESTFROMZERO
 =

249 
	#FP_INT_TONEARESTFROMZERO
 3

	)

250 
FP_INT_TONEARESTFROMZERO
,

251 
	mFP_INT_TONEAREST
 =

252 
	#FP_INT_TONEAREST
 4

	)

253 
FP_INT_TONEAREST
,

262 
	#__SIMD_DECL
(
fun˘i⁄
Ë
	`__CONCAT
 (
__DECL_SIMD_
, fun˘i⁄)

	)

264 
	#__MATHCALL_VEC
(
fun˘i⁄
, 
suffix
, 
¨gs
) \

265 
	`__SIMD_DECL
 (
	`__MATH_PRECNAME
 (
fun˘i⁄
, 
suffix
)) \

266 
	`__MATHCALL
 (
fun˘i⁄
, 
suffix
, 
¨gs
)

	)

268 
	#__MATHDECL_VEC
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
) \

269 
	`__SIMD_DECL
 (
	`__MATH_PRECNAME
 (
fun˘i⁄
, 
suffix
)) \

270 
	`__MATHDECL
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
)

	)

272 
	#__MATHCALL
(
fun˘i⁄
,
suffix
, 
¨gs
) \

273 
	`__MATHDECL
 (
_MdoubÀ_
,
fun˘i⁄
,
suffix
, 
¨gs
)

	)

274 
	#__MATHDECL
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
) \

275 
	`__MATHDECL_1
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
); \

276 
	`__MATHDECL_1
(
ty≥
, 
	`__CONCAT
(
__
,
fun˘i⁄
),
suffix
, 
¨gs
)

	)

277 
	#__MATHCALLX
(
fun˘i⁄
,
suffix
, 
¨gs
, 
©åib
) \

278 
	`__MATHDECLX
 (
_MdoubÀ_
,
fun˘i⁄
,
suffix
, 
¨gs
, 
©åib
)

	)

279 
	#__MATHDECLX
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
, 
©åib
) \

280 
	`__MATHDECL_1
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
Ë
	`__©åibuã__
 (
©åib
); \

281 
	`__MATHDECL_1
(
ty≥
, 
	`__CONCAT
(
__
,
fun˘i⁄
),
suffix
, 
¨gs
Ë
	`__©åibuã__
 (
©åib
)

	)

282 
	#__MATHDECL_1
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
) \

283 
ty≥
 
	`__MATH_PRECNAME
(
fun˘i⁄
,
suffix
Ë
¨gs
 
__THROW


	)

285 
	#_MdoubÀ_
 

	)

286 
	#__MATH_PRECNAME
(
«me
,
r
Ë
	`__CONCAT
“ame,r)

	)

287 
	#__MATH_DECLARING_DOUBLE
 1

	)

288 
	#__MATH_DECLARING_FLOATN
 0

	)

289 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

290 
	~<bôs/m©hˇŒs.h
>

291 #unde‡
_MdoubÀ_


292 #unde‡
__MATH_PRECNAME


293 #unde‡
__MATH_DECLARING_DOUBLE


294 #unde‡
__MATH_DECLARING_FLOATN


296 #ifde‡
__USE_ISOC99


302 
	#_MdoubÀ_
 

	)

303 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f
##
	)
r

304 
	#__MATH_DECLARING_DOUBLE
 0

	)

305 
	#__MATH_DECLARING_FLOATN
 0

	)

306 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

307 
	~<bôs/m©hˇŒs.h
>

308 #unde‡
_MdoubÀ_


309 #unde‡
__MATH_PRECNAME


310 #unde‡
__MATH_DECLARING_DOUBLE


311 #unde‡
__MATH_DECLARING_FLOATN


313 #i‡!(
deföed
 
__NO_LONG_DOUBLE_MATH
 && deföed 
_LIBC
) \

314 || 
deföed
 
__LDBL_COMPAT
 \

315 || 
deföed
 
_LIBC_TEST


316 #ifde‡
__LDBL_COMPAT


318 #ifde‡
__USE_ISOC99


319 
	$__∆dbl_√xâow¨df
 (
__x
, 
__y
)

320 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

321 #ifde‡
__REDIRECT_NTH


322 
	`__REDIRECT_NTH
 (
√xâow¨df
, (
__x
, 
__y
),

323 
__∆dbl_√xâow¨df
)

324 
	`__©åibuã__
 ((
__c⁄°__
));

325 
	`__REDIRECT_NTH
 (
√xâow¨d
, (
__x
, 
__y
),

326 
√xè·î
Ë
	`__©åibuã__
 ((
__c⁄°__
));

327 
	`__REDIRECT_NTH
 (
√xâow¨dl
,

328 (
__x
, 
__y
),

329 
√xè·î
Ë
	`__©åibuã__
 ((
__c⁄°__
));

333 #unde‡
__MATHDECL_1


334 
	#__MATHDECL_2
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
, 
Æüs
) \

335 
ty≥
 
	`__REDIRECT_NTH
(
	`__MATH_PRECNAME
(
fun˘i⁄
,
suffix
), \

336 
¨gs
, 
Æüs
)

	)

337 
	#__MATHDECL_1
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
) \

338 
	`__MATHDECL_2
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
, 
	`__CONCAT
(fun˘i⁄,suffix))

	)

344 
	#_MdoubÀ_
 

	)

345 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
l
##
	)
r

346 
	#__MATH_DECLARING_DOUBLE
 0

	)

347 
	#__MATH_DECLARING_FLOATN
 0

	)

348 
	#__MATH_DECLARE_LDOUBLE
 1

	)

349 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

350 
	~<bôs/m©hˇŒs.h
>

351 #unde‡
_MdoubÀ_


352 #unde‡
__MATH_PRECNAME


353 #unde‡
__MATH_DECLARING_DOUBLE


354 #unde‡
__MATH_DECLARING_FLOATN


363 #i‡
__HAVE_DISTINCT_FLOAT16
 || (
__HAVE_FLOAT16
 && !
deföed
 
_LIBC
)

364 
	#_MdoubÀ_
 
_Flﬂt16


	)

365 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f16
##
	)
r

366 
	#__MATH_DECLARING_DOUBLE
 0

	)

367 
	#__MATH_DECLARING_FLOATN
 1

	)

368 #i‡
__HAVE_DISTINCT_FLOAT16


369 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

371 #i‡
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

372 
	~<bôs/m©hˇŒs.h
>

374 #unde‡
_MdoubÀ_


375 #unde‡
__MATH_PRECNAME


376 #unde‡
__MATH_DECLARING_DOUBLE


377 #unde‡
__MATH_DECLARING_FLOATN


380 #i‡
__HAVE_DISTINCT_FLOAT32
 || (
__HAVE_FLOAT32
 && !
deföed
 
_LIBC
)

381 
	#_MdoubÀ_
 
_Flﬂt32


	)

382 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f32
##
	)
r

383 
	#__MATH_DECLARING_DOUBLE
 0

	)

384 
	#__MATH_DECLARING_FLOATN
 1

	)

385 #i‡
__HAVE_DISTINCT_FLOAT32


386 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

388 #i‡
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

389 
	~<bôs/m©hˇŒs.h
>

391 #unde‡
_MdoubÀ_


392 #unde‡
__MATH_PRECNAME


393 #unde‡
__MATH_DECLARING_DOUBLE


394 #unde‡
__MATH_DECLARING_FLOATN


397 #i‡
__HAVE_DISTINCT_FLOAT64
 || (
__HAVE_FLOAT64
 && !
deföed
 
_LIBC
)

398 
	#_MdoubÀ_
 
_Flﬂt64


	)

399 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f64
##
	)
r

400 
	#__MATH_DECLARING_DOUBLE
 0

	)

401 
	#__MATH_DECLARING_FLOATN
 1

	)

402 #i‡
__HAVE_DISTINCT_FLOAT64


403 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

405 #i‡
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

406 
	~<bôs/m©hˇŒs.h
>

408 #unde‡
_MdoubÀ_


409 #unde‡
__MATH_PRECNAME


410 #unde‡
__MATH_DECLARING_DOUBLE


411 #unde‡
__MATH_DECLARING_FLOATN


414 #i‡
__HAVE_DISTINCT_FLOAT128
 || (
__HAVE_FLOAT128
 && !
deföed
 
_LIBC
)

415 
	#_MdoubÀ_
 
_Flﬂt128


	)

416 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f128
##
	)
r

417 
	#__MATH_DECLARING_DOUBLE
 0

	)

418 
	#__MATH_DECLARING_FLOATN
 1

	)

419 #i‡
__HAVE_DISTINCT_FLOAT128


420 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

422 #i‡
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

423 
	~<bôs/m©hˇŒs.h
>

425 #unde‡
_MdoubÀ_


426 #unde‡
__MATH_PRECNAME


427 #unde‡
__MATH_DECLARING_DOUBLE


428 #unde‡
__MATH_DECLARING_FLOATN


431 #i‡
__HAVE_DISTINCT_FLOAT32X
 || (
__HAVE_FLOAT32X
 && !
deföed
 
_LIBC
)

432 
	#_MdoubÀ_
 
_Flﬂt32x


	)

433 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f32x
##
	)
r

434 
	#__MATH_DECLARING_DOUBLE
 0

	)

435 
	#__MATH_DECLARING_FLOATN
 1

	)

436 #i‡
__HAVE_DISTINCT_FLOAT32X


437 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

439 #i‡
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

440 
	~<bôs/m©hˇŒs.h
>

442 #unde‡
_MdoubÀ_


443 #unde‡
__MATH_PRECNAME


444 #unde‡
__MATH_DECLARING_DOUBLE


445 #unde‡
__MATH_DECLARING_FLOATN


448 #i‡
__HAVE_DISTINCT_FLOAT64X
 || (
__HAVE_FLOAT64X
 && !
deföed
 
_LIBC
)

449 
	#_MdoubÀ_
 
_Flﬂt64x


	)

450 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f64x
##
	)
r

451 
	#__MATH_DECLARING_DOUBLE
 0

	)

452 
	#__MATH_DECLARING_FLOATN
 1

	)

453 #i‡
__HAVE_DISTINCT_FLOAT64X


454 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

456 #i‡
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

457 
	~<bôs/m©hˇŒs.h
>

459 #unde‡
_MdoubÀ_


460 #unde‡
__MATH_PRECNAME


461 #unde‡
__MATH_DECLARING_DOUBLE


462 #unde‡
__MATH_DECLARING_FLOATN


465 #i‡
__HAVE_DISTINCT_FLOAT128X
 || (
__HAVE_FLOAT128X
 && !
deföed
 
_LIBC
)

466 
	#_MdoubÀ_
 
_Flﬂt128x


	)

467 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f128x
##
	)
r

468 
	#__MATH_DECLARING_DOUBLE
 0

	)

469 
	#__MATH_DECLARING_FLOATN
 1

	)

470 #i‡
__HAVE_DISTINCT_FLOAT128X


471 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

473 #i‡
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

474 
	~<bôs/m©hˇŒs.h
>

476 #unde‡
_MdoubÀ_


477 #unde‡
__MATH_PRECNAME


478 #unde‡
__MATH_DECLARING_DOUBLE


479 #unde‡
__MATH_DECLARING_FLOATN


482 #unde‡
__MATHDECL_1


483 #unde‡
__MATHDECL


484 #unde‡
__MATHCALL


487 
	#__MATHCALL_NARROW_ARGS_1
 (
_M¨g_
 
__x
)

	)

488 
	#__MATHCALL_NARROW_ARGS_2
 (
_M¨g_
 
__x
, _M¨g_ 
__y
)

	)

489 
	#__MATHCALL_NARROW_ARGS_3
 (
_M¨g_
 
__x
, _M¨g_ 
__y
, _M¨g_ 
__z
)

	)

490 
	#__MATHCALL_NARROW_NORMAL
(
func
, 
«rgs
) \

491 
_Mªt_
 
func
 
__MATHCALL_NARROW_ARGS_
 ## 
«rgs
 
__THROW


	)

492 
	#__MATHCALL_NARROW_REDIR
(
func
, 
ªdú
, 
«rgs
) \

493 
_Mªt_
 
	`__REDIRECT_NTH
 (
func
, 
__MATHCALL_NARROW_ARGS_
 ## 
«rgs
, \

494 
ªdú
)

	)

495 
	#__MATHCALL_NARROW
(
func
, 
ªdú
, 
«rgs
) \

496 
	`__MATHCALL_NARROW_NORMAL
 (
func
, 
«rgs
)

	)

498 #i‡
	`__GLIBC_USE
 (
IEC_60559_BFP_EXT_C2X
)

500 
	#_Mªt_
 

	)

501 
	#_M¨g_
 

	)

502 
	#__MATHCALL_NAME
(
«me
Ë
f
 ## 
	)
name

503 
	~<bôs/m©hˇŒs-«ºow.h
>

504 #unde‡
_Mªt_


505 #unde‡
_M¨g_


506 #unde‡
__MATHCALL_NAME


508 
	#_Mªt_
 

	)

509 
	#_M¨g_
 

	)

510 
	#__MATHCALL_NAME
(
«me
Ë
f
 ##Çamê## 
l


	)

511 #ifde‡
__LDBL_COMPAT


512 
	#__MATHCALL_REDIR_NAME
(
«me
Ë
f
 ## 
	)
name

513 #unde‡
__MATHCALL_NARROW


514 
	#__MATHCALL_NARROW
(
func
, 
ªdú
, 
«rgs
) \

515 
	`__MATHCALL_NARROW_REDIR
 (
func
, 
ªdú
, 
«rgs
)

	)

517 
	~<bôs/m©hˇŒs-«ºow.h
>

518 #unde‡
_Mªt_


519 #unde‡
_M¨g_


520 #unde‡
__MATHCALL_NAME


521 #ifde‡
__LDBL_COMPAT


522 #unde‡
__MATHCALL_REDIR_NAME


523 #unde‡
__MATHCALL_NARROW


524 
	#__MATHCALL_NARROW
(
func
, 
ªdú
, 
«rgs
) \

525 
	`__MATHCALL_NARROW_NORMAL
 (
func
, 
«rgs
)

	)

528 
	#_Mªt_
 

	)

529 
	#_M¨g_
 

	)

530 
	#__MATHCALL_NAME
(
«me
Ë
d
 ##Çamê## 
l


	)

531 #ifde‡
__LDBL_COMPAT


532 
	#__MATHCALL_REDIR_NAME
(
«me
Ë
__∆dbl_d
 ##Çamê## 
l


	)

533 #unde‡
__MATHCALL_NARROW


534 
	#__MATHCALL_NARROW
(
func
, 
ªdú
, 
«rgs
) \

535 
	`__MATHCALL_NARROW_REDIR
 (
func
, 
ªdú
, 
«rgs
)

	)

537 
	~<bôs/m©hˇŒs-«ºow.h
>

538 #unde‡
_Mªt_


539 #unde‡
_M¨g_


540 #unde‡
__MATHCALL_NAME


541 #ifde‡
__LDBL_COMPAT


542 #unde‡
__MATHCALL_REDIR_NAME


543 #unde‡
__MATHCALL_NARROW


544 
	#__MATHCALL_NARROW
(
func
, 
ªdú
, 
«rgs
) \

545 
	`__MATHCALL_NARROW_NORMAL
 (
func
, 
«rgs
)

	)

550 #i‡
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

552 #i‡
__HAVE_FLOAT16
 && 
__HAVE_FLOAT32


553 
	#_Mªt_
 
_Flﬂt16


	)

554 
	#_M¨g_
 
_Flﬂt32


	)

555 
	#__MATHCALL_NAME
(
«me
Ë
f16
 ##Çamê## 
f32


	)

556 
	~<bôs/m©hˇŒs-«ºow.h
>

557 #unde‡
_Mªt_


558 #unde‡
_M¨g_


559 #unde‡
__MATHCALL_NAME


562 #i‡
__HAVE_FLOAT16
 && 
__HAVE_FLOAT32X


563 
	#_Mªt_
 
_Flﬂt16


	)

564 
	#_M¨g_
 
_Flﬂt32x


	)

565 
	#__MATHCALL_NAME
(
«me
Ë
f16
 ##Çamê## 
f32x


	)

566 
	~<bôs/m©hˇŒs-«ºow.h
>

567 #unde‡
_Mªt_


568 #unde‡
_M¨g_


569 #unde‡
__MATHCALL_NAME


572 #i‡
__HAVE_FLOAT16
 && 
__HAVE_FLOAT64


573 
	#_Mªt_
 
_Flﬂt16


	)

574 
	#_M¨g_
 
_Flﬂt64


	)

575 
	#__MATHCALL_NAME
(
«me
Ë
f16
 ##Çamê## 
f64


	)

576 
	~<bôs/m©hˇŒs-«ºow.h
>

577 #unde‡
_Mªt_


578 #unde‡
_M¨g_


579 #unde‡
__MATHCALL_NAME


582 #i‡
__HAVE_FLOAT16
 && 
__HAVE_FLOAT64X


583 
	#_Mªt_
 
_Flﬂt16


	)

584 
	#_M¨g_
 
_Flﬂt64x


	)

585 
	#__MATHCALL_NAME
(
«me
Ë
f16
 ##Çamê## 
f64x


	)

586 
	~<bôs/m©hˇŒs-«ºow.h
>

587 #unde‡
_Mªt_


588 #unde‡
_M¨g_


589 #unde‡
__MATHCALL_NAME


592 #i‡
__HAVE_FLOAT16
 && 
__HAVE_FLOAT128


593 
	#_Mªt_
 
_Flﬂt16


	)

594 
	#_M¨g_
 
_Flﬂt128


	)

595 
	#__MATHCALL_NAME
(
«me
Ë
f16
 ##Çamê## 
f128


	)

596 
	~<bôs/m©hˇŒs-«ºow.h
>

597 #unde‡
_Mªt_


598 #unde‡
_M¨g_


599 #unde‡
__MATHCALL_NAME


602 #i‡
__HAVE_FLOAT16
 && 
__HAVE_FLOAT128X


603 
	#_Mªt_
 
_Flﬂt16


	)

604 
	#_M¨g_
 
_Flﬂt128x


	)

605 
	#__MATHCALL_NAME
(
«me
Ë
f16
 ##Çamê## 
f128x


	)

606 
	~<bôs/m©hˇŒs-«ºow.h
>

607 #unde‡
_Mªt_


608 #unde‡
_M¨g_


609 #unde‡
__MATHCALL_NAME


612 #i‡
__HAVE_FLOAT32
 && 
__HAVE_FLOAT32X


613 
	#_Mªt_
 
_Flﬂt32


	)

614 
	#_M¨g_
 
_Flﬂt32x


	)

615 
	#__MATHCALL_NAME
(
«me
Ë
f32
 ##Çamê## 
f32x


	)

616 
	~<bôs/m©hˇŒs-«ºow.h
>

617 #unde‡
_Mªt_


618 #unde‡
_M¨g_


619 #unde‡
__MATHCALL_NAME


622 #i‡
__HAVE_FLOAT32
 && 
__HAVE_FLOAT64


623 
	#_Mªt_
 
_Flﬂt32


	)

624 
	#_M¨g_
 
_Flﬂt64


	)

625 
	#__MATHCALL_NAME
(
«me
Ë
f32
 ##Çamê## 
f64


	)

626 
	~<bôs/m©hˇŒs-«ºow.h
>

627 #unde‡
_Mªt_


628 #unde‡
_M¨g_


629 #unde‡
__MATHCALL_NAME


632 #i‡
__HAVE_FLOAT32
 && 
__HAVE_FLOAT64X


633 
	#_Mªt_
 
_Flﬂt32


	)

634 
	#_M¨g_
 
_Flﬂt64x


	)

635 
	#__MATHCALL_NAME
(
«me
Ë
f32
 ##Çamê## 
f64x


	)

636 
	~<bôs/m©hˇŒs-«ºow.h
>

637 #unde‡
_Mªt_


638 #unde‡
_M¨g_


639 #unde‡
__MATHCALL_NAME


642 #i‡
__HAVE_FLOAT32
 && 
__HAVE_FLOAT128


643 
	#_Mªt_
 
_Flﬂt32


	)

644 
	#_M¨g_
 
_Flﬂt128


	)

645 
	#__MATHCALL_NAME
(
«me
Ë
f32
 ##Çamê## 
f128


	)

646 
	~<bôs/m©hˇŒs-«ºow.h
>

647 #unde‡
_Mªt_


648 #unde‡
_M¨g_


649 #unde‡
__MATHCALL_NAME


652 #i‡
__HAVE_FLOAT32
 && 
__HAVE_FLOAT128X


653 
	#_Mªt_
 
_Flﬂt32


	)

654 
	#_M¨g_
 
_Flﬂt128x


	)

655 
	#__MATHCALL_NAME
(
«me
Ë
f32
 ##Çamê## 
f128x


	)

656 
	~<bôs/m©hˇŒs-«ºow.h
>

657 #unde‡
_Mªt_


658 #unde‡
_M¨g_


659 #unde‡
__MATHCALL_NAME


662 #i‡
__HAVE_FLOAT32X
 && 
__HAVE_FLOAT64


663 
	#_Mªt_
 
_Flﬂt32x


	)

664 
	#_M¨g_
 
_Flﬂt64


	)

665 
	#__MATHCALL_NAME
(
«me
Ë
f32x
 ##Çamê## 
f64


	)

666 
	~<bôs/m©hˇŒs-«ºow.h
>

667 #unde‡
_Mªt_


668 #unde‡
_M¨g_


669 #unde‡
__MATHCALL_NAME


672 #i‡
__HAVE_FLOAT32X
 && 
__HAVE_FLOAT64X


673 
	#_Mªt_
 
_Flﬂt32x


	)

674 
	#_M¨g_
 
_Flﬂt64x


	)

675 
	#__MATHCALL_NAME
(
«me
Ë
f32x
 ##Çamê## 
f64x


	)

676 
	~<bôs/m©hˇŒs-«ºow.h
>

677 #unde‡
_Mªt_


678 #unde‡
_M¨g_


679 #unde‡
__MATHCALL_NAME


682 #i‡
__HAVE_FLOAT32X
 && 
__HAVE_FLOAT128


683 
	#_Mªt_
 
_Flﬂt32x


	)

684 
	#_M¨g_
 
_Flﬂt128


	)

685 
	#__MATHCALL_NAME
(
«me
Ë
f32x
 ##Çamê## 
f128


	)

686 
	~<bôs/m©hˇŒs-«ºow.h
>

687 #unde‡
_Mªt_


688 #unde‡
_M¨g_


689 #unde‡
__MATHCALL_NAME


692 #i‡
__HAVE_FLOAT32X
 && 
__HAVE_FLOAT128X


693 
	#_Mªt_
 
_Flﬂt32x


	)

694 
	#_M¨g_
 
_Flﬂt128x


	)

695 
	#__MATHCALL_NAME
(
«me
Ë
f32x
 ##Çamê## 
f128x


	)

696 
	~<bôs/m©hˇŒs-«ºow.h
>

697 #unde‡
_Mªt_


698 #unde‡
_M¨g_


699 #unde‡
__MATHCALL_NAME


702 #i‡
__HAVE_FLOAT64
 && 
__HAVE_FLOAT64X


703 
	#_Mªt_
 
_Flﬂt64


	)

704 
	#_M¨g_
 
_Flﬂt64x


	)

705 
	#__MATHCALL_NAME
(
«me
Ë
f64
 ##Çamê## 
f64x


	)

706 
	~<bôs/m©hˇŒs-«ºow.h
>

707 #unde‡
_Mªt_


708 #unde‡
_M¨g_


709 #unde‡
__MATHCALL_NAME


712 #i‡
__HAVE_FLOAT64
 && 
__HAVE_FLOAT128


713 
	#_Mªt_
 
_Flﬂt64


	)

714 
	#_M¨g_
 
_Flﬂt128


	)

715 
	#__MATHCALL_NAME
(
«me
Ë
f64
 ##Çamê## 
f128


	)

716 
	~<bôs/m©hˇŒs-«ºow.h
>

717 #unde‡
_Mªt_


718 #unde‡
_M¨g_


719 #unde‡
__MATHCALL_NAME


722 #i‡
__HAVE_FLOAT64
 && 
__HAVE_FLOAT128X


723 
	#_Mªt_
 
_Flﬂt64


	)

724 
	#_M¨g_
 
_Flﬂt128x


	)

725 
	#__MATHCALL_NAME
(
«me
Ë
f64
 ##Çamê## 
f128x


	)

726 
	~<bôs/m©hˇŒs-«ºow.h
>

727 #unde‡
_Mªt_


728 #unde‡
_M¨g_


729 #unde‡
__MATHCALL_NAME


732 #i‡
__HAVE_FLOAT64X
 && 
__HAVE_FLOAT128


733 
	#_Mªt_
 
_Flﬂt64x


	)

734 
	#_M¨g_
 
_Flﬂt128


	)

735 
	#__MATHCALL_NAME
(
«me
Ë
f64x
 ##Çamê## 
f128


	)

736 
	~<bôs/m©hˇŒs-«ºow.h
>

737 #unde‡
_Mªt_


738 #unde‡
_M¨g_


739 #unde‡
__MATHCALL_NAME


742 #i‡
__HAVE_FLOAT64X
 && 
__HAVE_FLOAT128X


743 
	#_Mªt_
 
_Flﬂt64x


	)

744 
	#_M¨g_
 
_Flﬂt128x


	)

745 
	#__MATHCALL_NAME
(
«me
Ë
f64x
 ##Çamê## 
f128x


	)

746 
	~<bôs/m©hˇŒs-«ºow.h
>

747 #unde‡
_Mªt_


748 #unde‡
_M¨g_


749 #unde‡
__MATHCALL_NAME


752 #i‡
__HAVE_FLOAT128
 && 
__HAVE_FLOAT128X


753 
	#_Mªt_
 
_Flﬂt128


	)

754 
	#_M¨g_
 
_Flﬂt128x


	)

755 
	#__MATHCALL_NAME
(
«me
Ë
f128
 ##Çamê## 
f128x


	)

756 
	~<bôs/m©hˇŒs-«ºow.h
>

757 #unde‡
_Mªt_


758 #unde‡
_M¨g_


759 #unde‡
__MATHCALL_NAME


764 #unde‡
__MATHCALL_NARROW_ARGS_1


765 #unde‡
__MATHCALL_NARROW_ARGS_2


766 #unde‡
__MATHCALL_NARROW_ARGS_3


767 #unde‡
__MATHCALL_NARROW_NORMAL


768 #unde‡
__MATHCALL_NARROW_REDIR


769 #unde‡
__MATHCALL_NARROW


771 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


773 
signgam
;

776 #i‡(
__HAVE_DISTINCT_FLOAT16
 \

777 || 
__HAVE_DISTINCT_FLOAT32
 \

778 || 
__HAVE_DISTINCT_FLOAT64
 \

779 || 
__HAVE_DISTINCT_FLOAT32X
 \

780 || 
__HAVE_DISTINCT_FLOAT64X
 \

781 || 
__HAVE_DISTINCT_FLOAT128X
)

794 #ifde‡
__NO_LONG_DOUBLE_MATH


795 #i‡
__HAVE_DISTINCT_FLOAT128


798 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

799 ( (
TG_ARG
Ë= (Ë? 
FUNC
 ## 
f
 
ARGS
 : FUNC ARGS)

	)

800 #ñi‡
__HAVE_DISTINCT_FLOAT128


801 #i‡
__HAVE_GENERIC_SELECTION


802 #i‡
__HAVE_FLOATN_NOT_TYPEDEF
 && 
__HAVE_FLOAT32


803 
	#__MATH_TG_F32
(
FUNC
, 
ARGS
Ë
_Flﬂt32
: FUNC ## 
f
 ARGS,

	)

805 
	#__MATH_TG_F32
(
FUNC
, 
ARGS
)

	)

807 #i‡
__HAVE_FLOATN_NOT_TYPEDEF
 && 
__HAVE_FLOAT64X


808 #i‡
__HAVE_FLOAT64X_LONG_DOUBLE


809 
	#__MATH_TG_F64X
(
FUNC
, 
ARGS
Ë
_Flﬂt64x
: FUNC ## 
l
 ARGS,

	)

811 
	#__MATH_TG_F64X
(
FUNC
, 
ARGS
Ë
_Flﬂt64x
: FUNC ## 
f128
 ARGS,

	)

814 
	#__MATH_TG_F64X
(
FUNC
, 
ARGS
)

	)

816 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

817 
	`_Gíîic
 ((
TG_ARG
), \

818 : 
FUNC
 ## 
f
 
ARGS
, \

819 
	`__MATH_TG_F32
 (
FUNC
, 
ARGS
) \

820 : 
FUNC
 
ARGS
, \

821 : 
FUNC
 ## 
l
 
ARGS
, \

822 
	`__MATH_TG_F64X
 (
FUNC
, 
ARGS
) \

823 
_Flﬂt128
: 
FUNC
 ## 
f128
 
ARGS
)

	)

825 #i‡
__HAVE_FLOATN_NOT_TYPEDEF


828 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

829 
__buûtö_choo£_ex¥
 \

830 (
	`__buûtö_ty≥s_com∑tibÀ_p
 (
	`__ty≥of
 (
TG_ARG
), ), \

831 
FUNC
 ## 
f
 
ARGS
, \

832 
__buûtö_choo£_ex¥
 \

833 (
	`__buûtö_ty≥s_com∑tibÀ_p
 (
	`__ty≥of
 (
TG_ARG
), ), \

834 
FUNC
 
ARGS
, \

835 
__buûtö_choo£_ex¥
 \

836 (
	`__buûtö_ty≥s_com∑tibÀ_p
 (
	`__ty≥of
 (
TG_ARG
), ), \

837 
FUNC
 ## 
l
 
ARGS
, \

838 
FUNC
 ## 
f128
 
ARGS
)))

	)

841 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

842 ( (
TG_ARG
) ==  () \

843 ? 
FUNC
 ## 
f
 
ARGS
 \

844 :  (
TG_ARG
) ==  () \

845 ? 
FUNC
 
ARGS
 \

846 : 
FUNC
 ## 
l
 
ARGS
)

	)

850 #ifde‡
__USE_ISOC99


855 
FP_NAN
 =

856 
	#FP_NAN
 0

	)

857 
FP_NAN
,

858 
FP_INFINITE
 =

859 
	#FP_INFINITE
 1

	)

860 
FP_INFINITE
,

861 
FP_ZERO
 =

862 
	#FP_ZERO
 2

	)

863 
FP_ZERO
,

864 
FP_SUBNORMAL
 =

865 
	#FP_SUBNORMAL
 3

	)

866 
FP_SUBNORMAL
,

867 
FP_NORMAL
 =

868 
	#FP_NORMAL
 4

	)

869 
FP_NORMAL


877 #i‡((
	`__GNUC_PREREQ
 (4,4Ë&& !
deföed
 
__SUPPORT_SNAN__
) \

878 || 
	`__glibc_˛™g_¥îeq
 (2,8)) \

879 && (!
deföed
 
__OPTIMIZE_SIZE__
 || deföed 
__˝lu•lus
)

886 
	#Â˛assify
(
x
Ë
	`__buûtö_Â˛assify
 (
FP_NAN
, 
FP_INFINITE
, \

887 
FP_NORMAL
, 
FP_SUBNORMAL
, 
FP_ZERO
, 
x
)

	)

889 
	#Â˛assify
(
x
Ë
	`__MATH_TG
 ((x), 
__Â˛assify
, (x))

	)

893 #i‡
	`__GNUC_PREREQ
 (6,0Ë|| 
	`__glibc_˛™g_¥îeq
 (3,3)

894 
	#signbô
(
x
Ë
	`__buûtö_signbô
 (x)

	)

895 #ñi‡
deföed
 
__˝lu•lus


903 
	#signbô
(
x
Ë
	`__buûtö_signbôl
 (x)

	)

904 #ñi‡
	`__GNUC_PREREQ
 (4,0)

905 
	#signbô
(
x
Ë
	`__MATH_TG
 ((x), 
__buûtö_signbô
, (x))

	)

907 
	#signbô
(
x
Ë
	`__MATH_TG
 ((x), 
__signbô
, (x))

	)

911 #i‡(
	`__GNUC_PREREQ
 (4,4Ë&& !
deföed
 
__SUPPORT_SNAN__
) \

912 || 
	$__glibc_˛™g_¥îeq
 (2,8)

913 
	#isföôe
(
x
Ë
	`__buûtö_isföôe
 (x)

	)

915 
	#isföôe
(
x
Ë
	`__MATH_TG
 ((x), 
__föôe
, (x))

	)

919 #i‡(
	`__GNUC_PREREQ
 (4,4Ë&& !
deföed
 
__SUPPORT_SNAN__
) \

920 || 
	$__glibc_˛™g_¥îeq
 (2,8)

921 
	#i¢‹mÆ
(
x
Ë
	`__buûtö_i¢‹mÆ
 (x)

	)

923 
	#i¢‹mÆ
(
x
Ë(
	`Â˛assify
 (xË=
FP_NORMAL
)

	)

928 #i‡(
	`__GNUC_PREREQ
 (4,4Ë&& !
deföed
 
__SUPPORT_SNAN__
) \

929 || 
	$__glibc_˛™g_¥îeq
 (2,8)

930 
	#i¢™
(
x
Ë
	`__buûtö_i¢™
 (x)

	)

932 
	#i¢™
(
x
Ë
	`__MATH_TG
 ((x), 
__i¢™
, (x))

	)

936 #i‡
__HAVE_DISTINCT_FLOAT128
 && !
	`__GNUC_PREREQ
 (7,0) \

937 && !
deföed
 
__SUPPORT_SNAN__
 && !deföed 
__˝lu•lus


943 
	#isöf
(
x
) \

944 (
	`__buûtö_ty≥s_com∑tibÀ_p
 (
	`__ty≥of
 (
x
), 
_Flﬂt128
) \

945 ? 
	`__isöff128
 (
x
Ë: 
	`__buûtö_isöf_sign
 (x))

	)

946 #ñi‡(
	`__GNUC_PREREQ
 (4,4Ë&& !
deföed
 
__SUPPORT_SNAN__
) \

947 || 
	$__glibc_˛™g_¥îeq
 (3,7)

948 
	#isöf
(
x
Ë
	`__buûtö_isöf_sign
 (x)

	)

950 
	#isöf
(
x
Ë
	`__MATH_TG
 ((x), 
__isöf
, (x))

	)

954 
	#MATH_ERRNO
 1

	)

955 
	#MATH_ERREXCEPT
 2

	)

962 #ifde‡
__FAST_MATH__


963 
	#m©h_îrh™dlög
 0

	)

964 #ñi‡
deföed
 
__NO_MATH_ERRNO__


965 
	#m©h_îrh™dlög
 (
MATH_ERREXCEPT
)

	)

967 
	#m©h_îrh™dlög
 (
MATH_ERRNO
 | 
MATH_ERREXCEPT
)

	)

972 #i‡
	`__GLIBC_USE
 (
IEC_60559_BFP_EXT_C2X
)

973 
	~<bôs/isˇn⁄iˇl.h
>

976 #i‚de‡
__˝lu•lus


977 
	#issig«lög
(
x
Ë
	`__MATH_TG
 ((x), 
__issig«lög
, (x))

	)

986 
ölöe
 
	`issig«lög
 (
__vÆ
Ë{  
	`__issig«lögf
 (__val); }

987 
ölöe
 
	`issig«lög
 (
__vÆ
Ë{  
	`__issig«lög
 (__val); }

988 
ölöe
 

989 
	`issig«lög
 (
__vÆ
)

991 #ifde‡
__NO_LONG_DOUBLE_MATH


992  
	`__issig«lög
 (
__vÆ
);

994  
	`__issig«lögl
 (
__vÆ
);

997 #i‡
__HAVE_FLOAT128_UNLIKE_LDBL


1000 
ölöe
 
	`issig«lög
 (
_Flﬂt128
 
__vÆ
Ë{  
	`__issig«lögf128
 (__val); }

1002 
	}
}

1006 
	#issubn‹mÆ
(
x
Ë(
	`Â˛assify
 (xË=
FP_SUBNORMAL
)

	)

1009 #i‚de‡
__˝lu•lus


1010 #ifde‡
__SUPPORT_SNAN__


1011 
	#iszîo
(
x
Ë(
	`Â˛assify
 (xË=
FP_ZERO
)

	)

1013 
	#iszîo
(
x
Ë(((
	`__ty≥of
 (x)Ë(x)Ë=0)

	)

1017 #ifde‡
__SUPPORT_SNAN__


1018 
ölöe
 

1019 
iszîo
 (
__vÆ
)

1021  
__Â˛assifyf
 (
__vÆ
Ë=
FP_ZERO
;

1023 
ölöe
 

1024 
iszîo
 (
__vÆ
)

1026  
__Â˛assify
 (
__vÆ
Ë=
FP_ZERO
;

1028 
ölöe
 

1029 
iszîo
 (
__vÆ
)

1031 #ifde‡
__NO_LONG_DOUBLE_MATH


1032  
__Â˛assify
 (
__vÆ
Ë=
FP_ZERO
;

1034  
__Â˛assifyl
 (
__vÆ
Ë=
FP_ZERO
;

1037 #i‡
__HAVE_FLOAT128_UNLIKE_LDBL


1040 
ölöe
 

1041 
iszîo
 (
_Flﬂt128
 
__vÆ
)

1043  
__Â˛assifyf128
 (
__vÆ
Ë=
FP_ZERO
;

1047 
ãm∂©e
 <
˛ass
 
__T
> 
ölöe
 
boﬁ


1048 
iszîo
 (
__T
 
__vÆ
)

1050  
__vÆ
 == 0;

1057 #ifde‡
__USE_XOPEN


1059 
	#MAXFLOAT
 3.40282347e+38F

	)

1064 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


1065 
	#M_E
 2.7182818284590452354

	)

1066 
	#M_LOG2E
 1.4426950408889634074

	)

1067 
	#M_LOG10E
 0.43429448190325182765

	)

1068 
	#M_LN2
 0.69314718055994530942

	)

1069 
	#M_LN10
 2.30258509299404568402

	)

1070 
	#M_PI
 3.14159265358979323846

	)

1071 
	#M_PI_2
 1.57079632679489661923

	)

1072 
	#M_PI_4
 0.78539816339744830962

	)

1073 
	#M_1_PI
 0.31830988618379067154

	)

1074 
	#M_2_PI
 0.63661977236758134308

	)

1075 
	#M_2_SQRTPI
 1.12837916709551257390

	)

1076 
	#M_SQRT2
 1.41421356237309504880

	)

1077 
	#M_SQRT1_2
 0.70710678118654752440

	)

1083 #ifde‡
__USE_GNU


1084 
	#M_El
 2.718281828459045235360287471352662498L

	)

1085 
	#M_LOG2El
 1.442695040888963407359924681001892137L

	)

1086 
	#M_LOG10El
 0.434294481903251827651128918916605082L

	)

1087 
	#M_LN2l
 0.693147180559945309417232121458176568L

	)

1088 
	#M_LN10l
 2.302585092994045684017991454684364208L

	)

1089 
	#M_PIl
 3.141592653589793238462643383279502884L

	)

1090 
	#M_PI_2l
 1.570796326794896619231321691639751442L

	)

1091 
	#M_PI_4l
 0.785398163397448309615660845819875721L

	)

1092 
	#M_1_PIl
 0.318309886183790671537767526745028724L

	)

1093 
	#M_2_PIl
 0.636619772367581343075535053490057448L

	)

1094 
	#M_2_SQRTPIl
 1.128379167095512573896158903121545172L

	)

1095 
	#M_SQRT2l
 1.414213562373095048801688724209698079L

	)

1096 
	#M_SQRT1_2l
 0.707106781186547524400844362104849039L

	)

1099 #i‡
__HAVE_FLOAT16
 && 
deföed
 
__USE_GNU


1100 
	#M_Ef16
 
	`__f16
 (2.718281828459045235360287471352662498Ë

	)

1101 
	#M_LOG2Ef16
 
	`__f16
 (1.442695040888963407359924681001892137Ë

	)

1102 
	#M_LOG10Ef16
 
	`__f16
 (0.434294481903251827651128918916605082Ë

	)

1103 
	#M_LN2f16
 
	`__f16
 (0.693147180559945309417232121458176568Ë

	)

1104 
	#M_LN10f16
 
	`__f16
 (2.302585092994045684017991454684364208Ë

	)

1105 
	#M_PIf16
 
	`__f16
 (3.141592653589793238462643383279502884Ë

	)

1106 
	#M_PI_2f16
 
	`__f16
 (1.570796326794896619231321691639751442Ë

	)

1107 
	#M_PI_4f16
 
	`__f16
 (0.785398163397448309615660845819875721Ë

	)

1108 
	#M_1_PIf16
 
	`__f16
 (0.318309886183790671537767526745028724Ë

	)

1109 
	#M_2_PIf16
 
	`__f16
 (0.636619772367581343075535053490057448Ë

	)

1110 
	#M_2_SQRTPIf16
 
	`__f16
 (1.128379167095512573896158903121545172Ë

	)

1111 
	#M_SQRT2f16
 
	`__f16
 (1.414213562373095048801688724209698079Ë

	)

1112 
	#M_SQRT1_2f16
 
	`__f16
 (0.707106781186547524400844362104849039Ë

	)

1115 #i‡
__HAVE_FLOAT32
 && 
deföed
 
__USE_GNU


1116 
	#M_Ef32
 
	`__f32
 (2.718281828459045235360287471352662498Ë

	)

1117 
	#M_LOG2Ef32
 
	`__f32
 (1.442695040888963407359924681001892137Ë

	)

1118 
	#M_LOG10Ef32
 
	`__f32
 (0.434294481903251827651128918916605082Ë

	)

1119 
	#M_LN2f32
 
	`__f32
 (0.693147180559945309417232121458176568Ë

	)

1120 
	#M_LN10f32
 
	`__f32
 (2.302585092994045684017991454684364208Ë

	)

1121 
	#M_PIf32
 
	`__f32
 (3.141592653589793238462643383279502884Ë

	)

1122 
	#M_PI_2f32
 
	`__f32
 (1.570796326794896619231321691639751442Ë

	)

1123 
	#M_PI_4f32
 
	`__f32
 (0.785398163397448309615660845819875721Ë

	)

1124 
	#M_1_PIf32
 
	`__f32
 (0.318309886183790671537767526745028724Ë

	)

1125 
	#M_2_PIf32
 
	`__f32
 (0.636619772367581343075535053490057448Ë

	)

1126 
	#M_2_SQRTPIf32
 
	`__f32
 (1.128379167095512573896158903121545172Ë

	)

1127 
	#M_SQRT2f32
 
	`__f32
 (1.414213562373095048801688724209698079Ë

	)

1128 
	#M_SQRT1_2f32
 
	`__f32
 (0.707106781186547524400844362104849039Ë

	)

1131 #i‡
__HAVE_FLOAT64
 && 
deföed
 
__USE_GNU


1132 
	#M_Ef64
 
	`__f64
 (2.718281828459045235360287471352662498Ë

	)

1133 
	#M_LOG2Ef64
 
	`__f64
 (1.442695040888963407359924681001892137Ë

	)

1134 
	#M_LOG10Ef64
 
	`__f64
 (0.434294481903251827651128918916605082Ë

	)

1135 
	#M_LN2f64
 
	`__f64
 (0.693147180559945309417232121458176568Ë

	)

1136 
	#M_LN10f64
 
	`__f64
 (2.302585092994045684017991454684364208Ë

	)

1137 
	#M_PIf64
 
	`__f64
 (3.141592653589793238462643383279502884Ë

	)

1138 
	#M_PI_2f64
 
	`__f64
 (1.570796326794896619231321691639751442Ë

	)

1139 
	#M_PI_4f64
 
	`__f64
 (0.785398163397448309615660845819875721Ë

	)

1140 
	#M_1_PIf64
 
	`__f64
 (0.318309886183790671537767526745028724Ë

	)

1141 
	#M_2_PIf64
 
	`__f64
 (0.636619772367581343075535053490057448Ë

	)

1142 
	#M_2_SQRTPIf64
 
	`__f64
 (1.128379167095512573896158903121545172Ë

	)

1143 
	#M_SQRT2f64
 
	`__f64
 (1.414213562373095048801688724209698079Ë

	)

1144 
	#M_SQRT1_2f64
 
	`__f64
 (0.707106781186547524400844362104849039Ë

	)

1147 #i‡
__HAVE_FLOAT128
 && 
deföed
 
__USE_GNU


1148 
	#M_Ef128
 
	`__f128
 (2.718281828459045235360287471352662498Ë

	)

1149 
	#M_LOG2Ef128
 
	`__f128
 (1.442695040888963407359924681001892137Ë

	)

1150 
	#M_LOG10Ef128
 
	`__f128
 (0.434294481903251827651128918916605082Ë

	)

1151 
	#M_LN2f128
 
	`__f128
 (0.693147180559945309417232121458176568Ë

	)

1152 
	#M_LN10f128
 
	`__f128
 (2.302585092994045684017991454684364208Ë

	)

1153 
	#M_PIf128
 
	`__f128
 (3.141592653589793238462643383279502884Ë

	)

1154 
	#M_PI_2f128
 
	`__f128
 (1.570796326794896619231321691639751442Ë

	)

1155 
	#M_PI_4f128
 
	`__f128
 (0.785398163397448309615660845819875721Ë

	)

1156 
	#M_1_PIf128
 
	`__f128
 (0.318309886183790671537767526745028724Ë

	)

1157 
	#M_2_PIf128
 
	`__f128
 (0.636619772367581343075535053490057448Ë

	)

1158 
	#M_2_SQRTPIf128
 
	`__f128
 (1.128379167095512573896158903121545172Ë

	)

1159 
	#M_SQRT2f128
 
	`__f128
 (1.414213562373095048801688724209698079Ë

	)

1160 
	#M_SQRT1_2f128
 
	`__f128
 (0.707106781186547524400844362104849039Ë

	)

1163 #i‡
__HAVE_FLOAT32X
 && 
deföed
 
__USE_GNU


1164 
	#M_Ef32x
 
	`__f32x
 (2.718281828459045235360287471352662498Ë

	)

1165 
	#M_LOG2Ef32x
 
	`__f32x
 (1.442695040888963407359924681001892137Ë

	)

1166 
	#M_LOG10Ef32x
 
	`__f32x
 (0.434294481903251827651128918916605082Ë

	)

1167 
	#M_LN2f32x
 
	`__f32x
 (0.693147180559945309417232121458176568Ë

	)

1168 
	#M_LN10f32x
 
	`__f32x
 (2.302585092994045684017991454684364208Ë

	)

1169 
	#M_PIf32x
 
	`__f32x
 (3.141592653589793238462643383279502884Ë

	)

1170 
	#M_PI_2f32x
 
	`__f32x
 (1.570796326794896619231321691639751442Ë

	)

1171 
	#M_PI_4f32x
 
	`__f32x
 (0.785398163397448309615660845819875721Ë

	)

1172 
	#M_1_PIf32x
 
	`__f32x
 (0.318309886183790671537767526745028724Ë

	)

1173 
	#M_2_PIf32x
 
	`__f32x
 (0.636619772367581343075535053490057448Ë

	)

1174 
	#M_2_SQRTPIf32x
 
	`__f32x
 (1.128379167095512573896158903121545172Ë

	)

1175 
	#M_SQRT2f32x
 
	`__f32x
 (1.414213562373095048801688724209698079Ë

	)

1176 
	#M_SQRT1_2f32x
 
	`__f32x
 (0.707106781186547524400844362104849039Ë

	)

1179 #i‡
__HAVE_FLOAT64X
 && 
deföed
 
__USE_GNU


1180 
	#M_Ef64x
 
	`__f64x
 (2.718281828459045235360287471352662498Ë

	)

1181 
	#M_LOG2Ef64x
 
	`__f64x
 (1.442695040888963407359924681001892137Ë

	)

1182 
	#M_LOG10Ef64x
 
	`__f64x
 (0.434294481903251827651128918916605082Ë

	)

1183 
	#M_LN2f64x
 
	`__f64x
 (0.693147180559945309417232121458176568Ë

	)

1184 
	#M_LN10f64x
 
	`__f64x
 (2.302585092994045684017991454684364208Ë

	)

1185 
	#M_PIf64x
 
	`__f64x
 (3.141592653589793238462643383279502884Ë

	)

1186 
	#M_PI_2f64x
 
	`__f64x
 (1.570796326794896619231321691639751442Ë

	)

1187 
	#M_PI_4f64x
 
	`__f64x
 (0.785398163397448309615660845819875721Ë

	)

1188 
	#M_1_PIf64x
 
	`__f64x
 (0.318309886183790671537767526745028724Ë

	)

1189 
	#M_2_PIf64x
 
	`__f64x
 (0.636619772367581343075535053490057448Ë

	)

1190 
	#M_2_SQRTPIf64x
 
	`__f64x
 (1.128379167095512573896158903121545172Ë

	)

1191 
	#M_SQRT2f64x
 
	`__f64x
 (1.414213562373095048801688724209698079Ë

	)

1192 
	#M_SQRT1_2f64x
 
	`__f64x
 (0.707106781186547524400844362104849039Ë

	)

1195 #i‡
__HAVE_FLOAT128X
 && 
deföed
 
__USE_GNU


1202 #i‡
deföed
 
__STRICT_ANSI__
 && !deföed 
__NO_MATH_INLINES


1203 
	#__NO_MATH_INLINES
 1

	)

1206 #ifde‡
__USE_ISOC99


1207 #i‡
__GNUC_PREREQ
 (3, 1)

1214 
	#isgª©î
(
x
, 
y
Ë
	`__buûtö_isgª©î
(x, y)

	)

1215 
	#isgª©îequÆ
(
x
, 
y
Ë
	`__buûtö_isgª©îequÆ
(x, y)

	)

1216 
	#i¶ess
(
x
, 
y
Ë
	`__buûtö_i¶ess
(x, y)

	)

1217 
	#i¶es£quÆ
(
x
, 
y
Ë
	`__buûtö_i¶es£quÆ
(x, y)

	)

1218 
	#i¶essgª©î
(
x
, 
y
Ë
	`__buûtö_i¶essgª©î
(x, y)

	)

1219 
	#isun‹dîed
(
x
, 
y
Ë
	`__buûtö_isun‹dîed
(x, y)

	)

1221 
	#isgª©î
(
x
, 
y
) \

1222 (
	`__exãnsi⁄__
 ({ 
	`__ty≥of__
 (
x
Ë
__x
 = (x); __ty≥of__ (
y
Ë
__y
 = (y); \

1223 !
	`isun‹dîed
 (
__x
, 
__y
Ë&& __x > __y; }))

	)

1224 
	#isgª©îequÆ
(
x
, 
y
) \

1225 (
	`__exãnsi⁄__
 ({ 
	`__ty≥of__
 (
x
Ë
__x
 = (x); __ty≥of__ (
y
Ë
__y
 = (y); \

1226 !
	`isun‹dîed
 (
__x
, 
__y
Ë&& __x >__y; }))

	)

1227 
	#i¶ess
(
x
, 
y
) \

1228 (
	`__exãnsi⁄__
 ({ 
	`__ty≥of__
 (
x
Ë
__x
 = (x); __ty≥of__ (
y
Ë
__y
 = (y); \

1229 !
	`isun‹dîed
 (
__x
, 
__y
Ë&& __x < __y; }))

	)

1230 
	#i¶es£quÆ
(
x
, 
y
) \

1231 (
	`__exãnsi⁄__
 ({ 
	`__ty≥of__
 (
x
Ë
__x
 = (x); __ty≥of__ (
y
Ë
__y
 = (y); \

1232 !
	`isun‹dîed
 (
__x
, 
__y
Ë&& __x <__y; }))

	)

1233 
	#i¶essgª©î
(
x
, 
y
) \

1234 (
	`__exãnsi⁄__
 ({ 
	`__ty≥of__
 (
x
Ë
__x
 = (x); __ty≥of__ (
y
Ë
__y
 = (y); \

1235 !
	`isun‹dîed
 (
__x
, 
__y
Ë&& __x !__y; }))

	)

1237 
	#isun‹dîed
(
x
, 
y
) \

1238 (
	`__exãnsi⁄__
 ({ 
	`__ty≥of__
 (
x
Ë
__u
 = (x); __ty≥of__ (
y
Ë
__v
 = (y); \

1239 
__u
 !
__v
 && (__u !__u || __v !__v); }))

	)

1244 #ifde‡
__USE_EXTERN_INLINES


1245 
	~<bôs/m©hölöe.h
>

1249 #i‡
__GLIBC_USE
 (
IEC_60559_BFP_EXT_C2X
)

1252 #i‡
__FLT_EVAL_METHOD__
 == 2 || __FLT_EVAL_METHOD__ > 64

1253 
	#__MATH_EVAL_FMT2
(
x
, 
y
Ë((xË+ (yË+ 0.0L)

	)

1254 #ñi‡
__FLT_EVAL_METHOD__
 == 1 || __FLT_EVAL_METHOD__ > 32

1255 
	#__MATH_EVAL_FMT2
(
x
, 
y
Ë((xË+ (yË+ 0.0)

	)

1256 #ñi‡
__FLT_EVAL_METHOD__
 == 0 || __FLT_EVAL_METHOD__ == 32

1257 
	#__MATH_EVAL_FMT2
(
x
, 
y
Ë((xË+ (yË+ 0.0f)

	)

1259 
	#__MATH_EVAL_FMT2
(
x
, 
y
Ë((xË+ (y))

	)

1264 #i‡!
deföed
 
__˝lu•lus
 || (__˝lu•lu†< 201103L && !deföed 
__GNUC__
)

1265 
	#i£qsig
(
x
, 
y
) \

1266 
	`__MATH_TG
 (
	`__MATH_EVAL_FMT2
 (
x
, 
y
), 
__i£qsig
, ((x), (y)))

	)

1279 
ãm∂©e
<
ty≥«me
> 
__i£qsig_ty≥
;

1281 
ãm∂©e
<> 
__i£qsig_ty≥
<>

1283 
__ˇŒ
 (
__x
, 
__y
Ë
throw
 ()

1285  
__i£qsigf
 (
__x
, 
__y
);

1289 
ãm∂©e
<> 
__i£qsig_ty≥
<>

1291 
__ˇŒ
 (
__x
, 
__y
Ë
throw
 ()

1293  
__i£qsig
 (
__x
, 
__y
);

1297 
ãm∂©e
<> 
__i£qsig_ty≥
<>

1299 
__ˇŒ
 (
__x
, 
__y
Ë
throw
 ()

1301 #i‚de‡
__NO_LONG_DOUBLE_MATH


1302  
__i£qsigl
 (
__x
, 
__y
);

1304  
__i£qsig
 (
__x
, 
__y
);

1309 #i‡
__HAVE_FLOAT128_UNLIKE_LDBL


1312 
ãm∂©e
<> 
__i£qsig_ty≥
<
_Flﬂt128
>

1314 
__ˇŒ
 (
_Flﬂt128
 
__x
, _Flﬂt128 
__y
Ë
throw
 ()

1316  
__i£qsigf128
 (
__x
, 
__y
);

1321 
ãm∂©e
<
ty≥«me
 
_T1
,Åy≥«mê
_T2
>

1322 
ölöe
 

1323 
i£qsig
 (
_T1
 
__x
, 
_T2
 
__y
Ë
throw
 ()

1325 #i‡
__˝lu•lus
 >= 201103L

1326 
de˛ty≥
 (
	t__MATH_EVAL_FMT2
 (
	t__x
, 
	t__y
)Ë
	t_T3
;

1328 
__ty≥of
 (
	t__MATH_EVAL_FMT2
 (
	t__x
, 
	t__y
)Ë
	t_T3
;

1330  
__i£qsig_ty≥
<
_T3
>::
__ˇŒ
 (
__x
, 
__y
);

1338 
__END_DECLS


	@/usr/include/printf.h

18 #i‚def 
_PRINTF_H


20 
	#_PRINTF_H
 1

	)

21 
	~<„©uªs.h
>

23 
	g__BEGIN_DECLS


25 
	~<bôs/ty≥s/FILE.h
>

27 
	#__√ed_size_t


	)

28 
	#__√ed_wch¨_t


	)

29 
	~<°ddef.h
>

31 
	~<°d¨g.h
>

34 
	s¥ötf_öfo


36 
	m¥ec
;

37 
	mwidth
;

38 
wch¨_t
 
	m•ec
;

39 
	mis_l⁄g_doubÀ
:1;

40 
	mis_sh‹t
:1;

41 
	mis_l⁄g
:1;

42 
	mÆt
:1;

43 
	m•a˚
:1;

44 
	mÀ·
:1;

45 
	mshowsign
:1;

46 
	mgroup
:1;

47 
	mexåa
:1;

48 
	mis_ch¨
:1;

49 
	mwide
:1;

50 
	mi18n
:1;

51 
	mis_bö¨y128
:1;

53 
	m__∑d
:3;

54 
	mu£r
;

55 
wch¨_t
 
	m∑d
;

69 
	t¥ötf_fun˘i⁄
 (
	tFILE
 *
	t__°ªam
,

70 c⁄° 
	t¥ötf_öfo
 *
	t__öfo
,

71 c⁄° *c⁄° *
	t__¨gs
);

81 
	t¥ötf_¨göfo_size_fun˘i⁄
 (c⁄° 
	t¥ötf_öfo
 *
	t__öfo
,

82 
	tsize_t
 
	t__n
, *
	t__¨gty≥s
,

83 *
	t__size
);

87 
	t¥ötf_¨göfo_fun˘i⁄
 (c⁄° 
	t¥ötf_öfo
 *
	t__öfo
,

88 
	tsize_t
 
	t__n
, *
	t__¨gty≥s
);

92 
	t¥ötf_va_¨g_fun˘i⁄
 (*
	t__mem
, 
	tva_li°
 *
	t__≠
);

99 
	$ªgi°î_¥ötf_•ecifõr
 (
__•ec
, 
¥ötf_fun˘i⁄
 
__func
,

100 
¥ötf_¨göfo_size_fun˘i⁄
 
__¨göfo
)

101 
__THROW
;

108 
	$ªgi°î_¥ötf_fun˘i⁄
 (
__•ec
, 
¥ötf_fun˘i⁄
 
__func
,

109 
¥ötf_¨göfo_fun˘i⁄
 
__¨göfo
)

110 
__THROW
 
__©åibuã_dïªˇãd__
;

117 
	$ªgi°î_¥ötf_modifõr
 (c⁄° 
wch¨_t
 *
__°r
Ë
__THROW
 
__wur
;

123 
	$ªgi°î_¥ötf_ty≥
 (
¥ötf_va_¨g_fun˘i⁄
 
__f˘
Ë
__THROW
 
__wur
;

137 
size_t
 
	$∑r£_¥ötf_f‹m©
 (c⁄° *
__ª°ri˘
 
__fmt
, 
size_t
 
__n
,

138 *
__ª°ri˘
 
__¨gty≥s
Ë
__THROW
;

149 
PA_INT
,

150 
PA_CHAR
,

151 
PA_WCHAR
,

152 
PA_STRING
,

153 
PA_WSTRING
,

154 
PA_POINTER
,

155 
PA_FLOAT
,

156 
PA_DOUBLE
,

157 
PA_LAST


161 
	#PA_FLAG_MASK
 0xff00

	)

162 
	#PA_FLAG_LONG_LONG
 (1 << 8)

	)

163 
	#PA_FLAG_LONG_DOUBLE
 
PA_FLAG_LONG_LONG


	)

164 
	#PA_FLAG_LONG
 (1 << 9)

	)

165 
	#PA_FLAG_SHORT
 (1 << 10)

	)

166 
	#PA_FLAG_PTR
 (1 << 11)

	)

176 
	$¥ötf_size
 (
FILE
 *
__ª°ri˘
 
__Â
,

177 c⁄° 
¥ötf_öfo
 *
__öfo
,

178 c⁄° *c⁄° *
__ª°ri˘
 
__¨gs
Ë
__THROW
;

181 
	$¥ötf_size_öfo
 (c⁄° 
¥ötf_öfo
 *
__ª°ri˘


182 
__öfo
, 
size_t
 
__n
, *
__ª°ri˘
 
__¨gty≥s
)

183 
__THROW
;

185 #ifde‡
__LDBL_COMPAT


186 
	~<bôs/¥ötf-ldbl.h
>

189 
__END_DECLS


	@/usr/include/sched.h

19 #i‚def 
_SCHED_H


20 
	#_SCHED_H
 1

	)

22 
	~<„©uªs.h
>

25 
	~<bôs/ty≥s.h
>

27 
	#__√ed_size_t


	)

28 
	#__√ed_NULL


	)

29 
	~<°ddef.h
>

31 
	~<bôs/ty≥s/time_t.h
>

32 
	~<bôs/ty≥s/°ru˘_time•ec.h
>

33 #i‚de‡
__USE_XOPEN2K


34 
	~<time.h
>

37 #i‚de‡
__pid_t_deföed


38 
__pid_t
 
	tpid_t
;

39 
	#__pid_t_deföed


	)

43 
	~<bôs/sched.h
>

44 
	~<bôs/˝u-£t.h
>

47 
	#sched_¥i‹ôy
 
sched_¥i‹ôy


	)

48 
	#__sched_¥i‹ôy
 
sched_¥i‹ôy


	)

51 
__BEGIN_DECLS


54 
	$sched_£ç¨am
 (
__pid_t
 
__pid
, c⁄° 
sched_∑øm
 *
__∑øm
)

55 
__THROW
;

58 
	$sched_gë∑øm
 (
__pid_t
 
__pid
, 
sched_∑øm
 *
__∑øm
Ë
__THROW
;

61 
	$sched_£tscheduÀr
 (
__pid_t
 
__pid
, 
__pﬁicy
,

62 c⁄° 
sched_∑øm
 *
__∑øm
Ë
__THROW
;

65 
	$sched_gëscheduÀr
 (
__pid_t
 
__pid
Ë
__THROW
;

68 
	$sched_yõld
 (Ë
__THROW
;

71 
	$sched_gë_¥i‹ôy_max
 (
__Æg‹ôhm
Ë
__THROW
;

74 
	$sched_gë_¥i‹ôy_mö
 (
__Æg‹ôhm
Ë
__THROW
;

77 
	$sched_º_gë_öãrvÆ
 (
__pid_t
 
__pid
, 
time•ec
 *
__t
Ë
__THROW
;

80 #ifde‡
__USE_GNU


82 
	#CPU_SETSIZE
 
__CPU_SETSIZE


	)

83 
	#CPU_SET
(
˝u
, 
˝u£ç
Ë
	`__CPU_SET_S
 (˝u,  (
˝u_£t_t
), cpu£ç)

	)

84 
	#CPU_CLR
(
˝u
, 
˝u£ç
Ë
	`__CPU_CLR_S
 (˝u,  (
˝u_£t_t
), cpu£ç)

	)

85 
	#CPU_ISSET
(
˝u
, 
˝u£ç
Ë
	`__CPU_ISSET_S
 (˝u,  (
˝u_£t_t
), \

86 
˝u£ç
)

	)

87 
	#CPU_ZERO
(
˝u£ç
Ë
	`__CPU_ZERO_S
 ( (
˝u_£t_t
), cpu£ç)

	)

88 
	#CPU_COUNT
(
˝u£ç
Ë
	`__CPU_COUNT_S
 ( (
˝u_£t_t
), cpu£ç)

	)

90 
	#CPU_SET_S
(
˝u
, 
£tsize
, 
˝u£ç
Ë
	`__CPU_SET_S
 (˝u, sësize, cpu£ç)

	)

91 
	#CPU_CLR_S
(
˝u
, 
£tsize
, 
˝u£ç
Ë
	`__CPU_CLR_S
 (˝u, sësize, cpu£ç)

	)

92 
	#CPU_ISSET_S
(
˝u
, 
£tsize
, 
˝u£ç
Ë
	`__CPU_ISSET_S
 (cpu, setsize, \

93 
˝u£ç
)

	)

94 
	#CPU_ZERO_S
(
£tsize
, 
˝u£ç
Ë
	`__CPU_ZERO_S
 (£tsize, cpu£ç)

	)

95 
	#CPU_COUNT_S
(
£tsize
, 
˝u£ç
Ë
	`__CPU_COUNT_S
 (£tsize, cpu£ç)

	)

97 
	#CPU_EQUAL
(
˝u£ç1
, 
˝u£ç2
) \

98 
	`__CPU_EQUAL_S
 ( (
˝u_£t_t
), 
˝u£ç1
, 
˝u£ç2
)

	)

99 
	#CPU_EQUAL_S
(
£tsize
, 
˝u£ç1
, 
˝u£ç2
) \

100 
	`__CPU_EQUAL_S
 (
£tsize
, 
˝u£ç1
, 
˝u£ç2
)

	)

102 
	#CPU_AND
(
de°£t
, 
§c£t1
, 
§c£t2
) \

103 
	`__CPU_OP_S
 ( (
˝u_£t_t
), 
de°£t
, 
§c£t1
, 
§c£t2
, &)

	)

104 
	#CPU_OR
(
de°£t
, 
§c£t1
, 
§c£t2
) \

105 
	`__CPU_OP_S
 ( (
˝u_£t_t
), 
de°£t
, 
§c£t1
, 
§c£t2
, |)

	)

106 
	#CPU_XOR
(
de°£t
, 
§c£t1
, 
§c£t2
) \

107 
	`__CPU_OP_S
 ( (
˝u_£t_t
), 
de°£t
, 
§c£t1
, 
§c£t2
, ^)

	)

108 
	#CPU_AND_S
(
£tsize
, 
de°£t
, 
§c£t1
, 
§c£t2
) \

109 
	`__CPU_OP_S
 (
£tsize
, 
de°£t
, 
§c£t1
, 
§c£t2
, &)

	)

110 
	#CPU_OR_S
(
£tsize
, 
de°£t
, 
§c£t1
, 
§c£t2
) \

111 
	`__CPU_OP_S
 (
£tsize
, 
de°£t
, 
§c£t1
, 
§c£t2
, |)

	)

112 
	#CPU_XOR_S
(
£tsize
, 
de°£t
, 
§c£t1
, 
§c£t2
) \

113 
	`__CPU_OP_S
 (
£tsize
, 
de°£t
, 
§c£t1
, 
§c£t2
, ^)

	)

115 
	#CPU_ALLOC_SIZE
(
cou¡
Ë
	`__CPU_ALLOC_SIZE
 (cou¡)

	)

116 
	#CPU_ALLOC
(
cou¡
Ë
	`__CPU_ALLOC
 (cou¡)

	)

117 
	#CPU_FREE
(
˝u£t
Ë
	`__CPU_FREE
 (˝u£t)

	)

121 
	$sched_£èfföôy
 (
__pid_t
 
__pid
, 
size_t
 
__˝u£tsize
,

122 c⁄° 
˝u_£t_t
 *
__˝u£t
Ë
__THROW
;

125 
	$sched_gëafföôy
 (
__pid_t
 
__pid
, 
size_t
 
__˝u£tsize
,

126 
˝u_£t_t
 *
__˝u£t
Ë
__THROW
;

129 
__END_DECLS


	@/usr/include/signal.h

22 #i‚def 
_SIGNAL_H


23 
	#_SIGNAL_H


	)

25 
	~<„©uªs.h
>

27 
	g__BEGIN_DECLS


29 
	~<bôs/ty≥s.h
>

30 
	~<bôs/signum.h
>

32 
	~<bôs/ty≥s/sig_©omic_t.h
>

34 #i‡
deföed
 
__USE_POSIX


35 
	~<bôs/ty≥s/sig£t_t.h
>

38 #i‡
deföed
 
__USE_XOPEN
 || deföed 
__USE_XOPEN2K


39 #i‚de‡
__pid_t_deföed


40 
__pid_t
 
	tpid_t
;

41 
	#__pid_t_deföed


	)

43 #ifde‡
__USE_XOPEN


45 #i‚de‡
__uid_t_deföed


46 
__uid_t
 
	tuid_t
;

47 
	#__uid_t_deföed


	)

51 #ifde‡
__USE_POSIX199309


53 
	~<bôs/ty≥s/°ru˘_time•ec.h
>

56 #i‡
deföed
 
__USE_POSIX199309
 || deföed 
__USE_XOPEN_EXTENDED


57 
	~<bôs/ty≥s/sigöfo_t.h
>

58 
	~<bôs/sigöfo-c⁄°s.h
>

61 #ifde‡
__USE_MISC


62 
	~<bôs/ty≥s/sigvÆ_t.h
>

65 #ifde‡
__USE_POSIX199309


66 
	~<bôs/ty≥s/sigevít_t.h
>

67 
	~<bôs/sigevít-c⁄°s.h
>

72 (*
	t__sigh™dÀr_t
) ();

77 
__sigh™dÀr_t
 
	$__sysv_sig«l
 (
__sig
, 
__sigh™dÀr_t
 
__h™dÀr
)

78 
__THROW
;

79 #ifde‡
__USE_GNU


80 
__sigh™dÀr_t
 
	$sysv_sig«l
 (
__sig
, 
__sigh™dÀr_t
 
__h™dÀr
)

81 
__THROW
;

87 #ifde‡
__USE_MISC


88 
__sigh™dÀr_t
 
	$sig«l
 (
__sig
, 
__sigh™dÀr_t
 
__h™dÀr
)

89 
__THROW
;

92 #ifde‡
__REDIRECT_NTH


93 
__sigh™dÀr_t
 
	`__REDIRECT_NTH
 (
sig«l
,

94 (
__sig
, 
__sigh™dÀr_t
 
__h™dÀr
),

95 
__sysv_sig«l
);

97 
	#sig«l
 
__sysv_sig«l


	)

101 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K8


104 
__sigh™dÀr_t
 
	$bsd_sig«l
 (
__sig
, 
__sigh™dÀr_t
 
__h™dÀr
)

105 
__THROW
;

111 #ifde‡
__USE_POSIX


112 
	$kûl
 (
__pid_t
 
__pid
, 
__sig
Ë
__THROW
;

115 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN_EXTENDED


119 
	$kûÕg
 (
__pid_t
 
__pgΩ
, 
__sig
Ë
__THROW
;

123 
	$øi£
 (
__sig
Ë
__THROW
;

125 #ifde‡
__USE_MISC


127 
__sigh™dÀr_t
 
	$ssig«l
 (
__sig
, 
__sigh™dÀr_t
 
__h™dÀr
)

128 
__THROW
;

129 
	$gsig«l
 (
__sig
Ë
__THROW
;

132 #ifde‡
__USE_XOPEN2K8


134 
	`psig«l
 (
__sig
, c⁄° *
__s
);

137 
	`psigöfo
 (c⁄° 
sigöfo_t
 *
__pöfo
, c⁄° *
__s
);

149 #ifde‡
__USE_XOPEN_EXTENDED


150 #ifde‡
__GNUC__


151 
	$sig∑u£
 (
__sig
Ë
	`__asm__
 ("__xpg_sigpause");

153 
	`__sig∑u£
 (
__sig_‹_mask
, 
__is_sig
);

155 
	#sig∑u£
(
sig
Ë
	`__sig∑u£
 ((sig), 1)

	)

160 #ifde‡
__USE_MISC


167 
	#sigmask
(
sig
Ë(()(1u << ((sigË- 1)))

	)

170 
	$sigblock
 (
__mask
Ë
__THROW
 
__©åibuã_dïªˇãd__
;

173 
	$sig£tmask
 (
__mask
Ë
__THROW
 
__©åibuã_dïªˇãd__
;

176 
	$siggëmask
 (Ë
__THROW
 
__©åibuã_dïªˇãd__
;

180 #ifde‡
__USE_MISC


181 
	#NSIG
 
_NSIG


	)

184 #ifde‡
__USE_GNU


185 
__sigh™dÀr_t
 
	tsigh™dÀr_t
;

189 #ifde‡
__USE_MISC


190 
__sigh™dÀr_t
 
	tsig_t
;

193 #ifde‡
__USE_POSIX


196 
	$sigem±y£t
 (
sig£t_t
 *
__£t
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

199 
	$sigfûl£t
 (
sig£t_t
 *
__£t
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

202 
	$sigadd£t
 (
sig£t_t
 *
__£t
, 
__signo
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

205 
	$sigdñ£t
 (
sig£t_t
 *
__£t
, 
__signo
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

208 
	$sigismembî
 (c⁄° 
sig£t_t
 *
__£t
, 
__signo
)

209 
__THROW
 
	`__n⁄nuŒ
 ((1));

211 #ifde‡
__USE_GNU


213 
	$sigi£m±y£t
 (c⁄° 
sig£t_t
 *
__£t
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

216 
	$sig™d£t
 (
sig£t_t
 *
__£t
, c⁄° sig£t_à*
__À·
,

217 c⁄° 
sig£t_t
 *
__right
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2, 3));

220 
	$sig‹£t
 (
sig£t_t
 *
__£t
, c⁄° sig£t_à*
__À·
,

221 c⁄° 
sig£t_t
 *
__right
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2, 3));

226 
	~<bôs/siga˘i⁄.h
>

229 
	$sig¥ocmask
 (
__how
, c⁄° 
sig£t_t
 *
__ª°ri˘
 
__£t
,

230 
sig£t_t
 *
__ª°ri˘
 
__o£t
Ë
__THROW
;

237 
	$sigsu•íd
 (c⁄° 
sig£t_t
 *
__£t
Ë
	`__n⁄nuŒ
 ((1));

240 
	$siga˘i⁄
 (
__sig
, c⁄° 
siga˘i⁄
 *
__ª°ri˘
 
__a˘
,

241 
siga˘i⁄
 *
__ª°ri˘
 
__ﬂ˘
Ë
__THROW
;

244 
	$sig≥ndög
 (
sig£t_t
 *
__£t
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

247 #ifde‡
__USE_POSIX199506


252 
	$sigwaô
 (c⁄° 
sig£t_t
 *
__ª°ri˘
 
__£t
, *__ª°ri˘ 
__sig
)

253 
	`__n⁄nuŒ
 ((1, 2));

256 #ifde‡
__USE_POSIX199309


261 
	$sigwaôöfo
 (c⁄° 
sig£t_t
 *
__ª°ri˘
 
__£t
,

262 
sigöfo_t
 *
__ª°ri˘
 
__öfo
Ë
	`__n⁄nuŒ
 ((1));

269 
	$sigtimedwaô
 (c⁄° 
sig£t_t
 *
__ª°ri˘
 
__£t
,

270 
sigöfo_t
 *
__ª°ri˘
 
__öfo
,

271 c⁄° 
time•ec
 *
__ª°ri˘
 
__timeout
)

272 
	`__n⁄nuŒ
 ((1));

276 
	$sigqueue
 (
__pid_t
 
__pid
, 
__sig
, c⁄° 
sigvÆ
 
__vÆ
)

277 
__THROW
;

282 #ifde‡
__USE_MISC


286 c⁄° *c⁄° 
_sys_sigli°
[
_NSIG
];

287 c⁄° *c⁄° 
sys_sigli°
[
_NSIG
];

291 
	~<bôs/sigc⁄ãxt.h
>

294 
	$sigªtu∫
 (
sigc⁄ãxt
 *
__s˝
Ë
__THROW
;

299 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8


300 
	#__√ed_size_t


	)

301 
	~<°ddef.h
>

303 
	~<bôs/ty≥s/°ack_t.h
>

304 #i‡
deföed
 
__USE_XOPEN
 || deföed 
__USE_XOPEN2K8


306 
	~<sys/uc⁄ãxt.h
>

310 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_MISC


314 
	$sigöãºu±
 (
__sig
, 
__öãºu±
Ë
__THROW
;

316 
	~<bôs/sig°ack.h
>

317 
	~<bôs/ss_Êags.h
>

321 
	$sigÆt°ack
 (c⁄° 
°ack_t
 *
__ª°ri˘
 
__ss
,

322 
°ack_t
 *
__ª°ri˘
 
__oss
Ë
__THROW
;

325 #i‡((
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K8
) \

326 || 
deföed
 
__USE_MISC
)

327 
	~<bôs/ty≥s/°ru˘_sig°ack.h
>

330 #i‡((
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K
) \

331 || 
deföed
 
__USE_MISC
)

335 
	$sig°ack
 (
sig°ack
 *
__ss
, sig°ack *
__oss
)

336 
__THROW
 
__©åibuã_dïªˇãd__
;

339 #ifde‡
__USE_XOPEN_EXTENDED


343 
	$sighﬁd
 (
__sig
Ë
__THROW
;

346 
	$sigªl£
 (
__sig
Ë
__THROW
;

349 
	$sigign‹e
 (
__sig
Ë
__THROW
;

352 
__sigh™dÀr_t
 
	$sig£t
 (
__sig
, 
__sigh™dÀr_t
 
__di•
Ë
__THROW
;

355 #i‡
deföed
 
__USE_POSIX199506
 || deföed 
__USE_UNIX98


358 
	~<bôs/±hªadty≥s.h
>

359 
	~<bôs/sigthªad.h
>

366 
	$__libc_cuºít_sigπmö
 (Ë
__THROW
;

368 
	$__libc_cuºít_sigπmax
 (Ë
__THROW
;

370 
	#SIGRTMIN
 (
	`__libc_cuºít_sigπmö
 ())

	)

371 
	#SIGRTMAX
 (
	`__libc_cuºít_sigπmax
 ())

	)

374 
	~<bôs/sig«l_ext.h
>

376 
__END_DECLS


	@/usr/include/stdint.h

22 #i‚de‡
_STDINT_H


23 
	#_STDINT_H
 1

	)

25 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

26 
	~<bôs/libc-hódî-°¨t.h
>

27 
	~<bôs/ty≥s.h
>

28 
	~<bôs/wch¨.h
>

29 
	~<bôs/w‹dsize.h
>

34 
	~<bôs/°döt-öä.h
>

37 
	~<bôs/°döt-uöä.h
>

43 
__öt_Àa°8_t
 
	töt_Àa°8_t
;

44 
__öt_Àa°16_t
 
	töt_Àa°16_t
;

45 
__öt_Àa°32_t
 
	töt_Àa°32_t
;

46 
__öt_Àa°64_t
 
	töt_Àa°64_t
;

49 
__uöt_Àa°8_t
 
	tuöt_Àa°8_t
;

50 
__uöt_Àa°16_t
 
	tuöt_Àa°16_t
;

51 
__uöt_Àa°32_t
 
	tuöt_Àa°32_t
;

52 
__uöt_Àa°64_t
 
	tuöt_Àa°64_t
;

58 sig√d 
	töt_Á°8_t
;

59 #i‡
__WORDSIZE
 == 64

60 
	töt_Á°16_t
;

61 
	töt_Á°32_t
;

62 
	töt_Á°64_t
;

64 
	töt_Á°16_t
;

65 
	töt_Á°32_t
;

66 
__exãnsi⁄__


67 
	töt_Á°64_t
;

71 
	tuöt_Á°8_t
;

72 #i‡
__WORDSIZE
 == 64

73 
	tuöt_Á°16_t
;

74 
	tuöt_Á°32_t
;

75 
	tuöt_Á°64_t
;

77 
	tuöt_Á°16_t
;

78 
	tuöt_Á°32_t
;

79 
__exãnsi⁄__


80 
	tuöt_Á°64_t
;

85 #i‡
__WORDSIZE
 == 64

86 #i‚de‡
__öçå_t_deföed


87 
	töçå_t
;

88 
	#__öçå_t_deföed


	)

90 
	tuöçå_t
;

92 #i‚de‡
__öçå_t_deföed


93 
	töçå_t
;

94 
	#__öçå_t_deföed


	)

96 
	tuöçå_t
;

101 
__ötmax_t
 
	tötmax_t
;

102 
__uötmax_t
 
	tuötmax_t
;

105 #i‡
__WORDSIZE
 == 64

106 
	#__INT64_C
(
c
Ë¯## 
L


	)

107 
	#__UINT64_C
(
c
Ë¯## 
UL


	)

109 
	#__INT64_C
(
c
Ë¯## 
LL


	)

110 
	#__UINT64_C
(
c
Ë¯## 
ULL


	)

116 
	#INT8_MIN
 (-128)

	)

117 
	#INT16_MIN
 (-32767-1)

	)

118 
	#INT32_MIN
 (-2147483647-1)

	)

119 
	#INT64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

121 
	#INT8_MAX
 (127)

	)

122 
	#INT16_MAX
 (32767)

	)

123 
	#INT32_MAX
 (2147483647)

	)

124 
	#INT64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

127 
	#UINT8_MAX
 (255)

	)

128 
	#UINT16_MAX
 (65535)

	)

129 
	#UINT32_MAX
 (4294967295U)

	)

130 
	#UINT64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

134 
	#INT_LEAST8_MIN
 (-128)

	)

135 
	#INT_LEAST16_MIN
 (-32767-1)

	)

136 
	#INT_LEAST32_MIN
 (-2147483647-1)

	)

137 
	#INT_LEAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

139 
	#INT_LEAST8_MAX
 (127)

	)

140 
	#INT_LEAST16_MAX
 (32767)

	)

141 
	#INT_LEAST32_MAX
 (2147483647)

	)

142 
	#INT_LEAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

145 
	#UINT_LEAST8_MAX
 (255)

	)

146 
	#UINT_LEAST16_MAX
 (65535)

	)

147 
	#UINT_LEAST32_MAX
 (4294967295U)

	)

148 
	#UINT_LEAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

152 
	#INT_FAST8_MIN
 (-128)

	)

153 #i‡
__WORDSIZE
 == 64

154 
	#INT_FAST16_MIN
 (-9223372036854775807L-1)

	)

155 
	#INT_FAST32_MIN
 (-9223372036854775807L-1)

	)

157 
	#INT_FAST16_MIN
 (-2147483647-1)

	)

158 
	#INT_FAST32_MIN
 (-2147483647-1)

	)

160 
	#INT_FAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

162 
	#INT_FAST8_MAX
 (127)

	)

163 #i‡
__WORDSIZE
 == 64

164 
	#INT_FAST16_MAX
 (9223372036854775807L)

	)

165 
	#INT_FAST32_MAX
 (9223372036854775807L)

	)

167 
	#INT_FAST16_MAX
 (2147483647)

	)

168 
	#INT_FAST32_MAX
 (2147483647)

	)

170 
	#INT_FAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

173 
	#UINT_FAST8_MAX
 (255)

	)

174 #i‡
__WORDSIZE
 == 64

175 
	#UINT_FAST16_MAX
 (18446744073709551615UL)

	)

176 
	#UINT_FAST32_MAX
 (18446744073709551615UL)

	)

178 
	#UINT_FAST16_MAX
 (4294967295U)

	)

179 
	#UINT_FAST32_MAX
 (4294967295U)

	)

181 
	#UINT_FAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

185 #i‡
__WORDSIZE
 == 64

186 
	#INTPTR_MIN
 (-9223372036854775807L-1)

	)

187 
	#INTPTR_MAX
 (9223372036854775807L)

	)

188 
	#UINTPTR_MAX
 (18446744073709551615UL)

	)

190 
	#INTPTR_MIN
 (-2147483647-1)

	)

191 
	#INTPTR_MAX
 (2147483647)

	)

192 
	#UINTPTR_MAX
 (4294967295U)

	)

197 
	#INTMAX_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

199 
	#INTMAX_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

202 
	#UINTMAX_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

208 #i‡
__WORDSIZE
 == 64

209 
	#PTRDIFF_MIN
 (-9223372036854775807L-1)

	)

210 
	#PTRDIFF_MAX
 (9223372036854775807L)

	)

212 #i‡
__WORDSIZE32_PTRDIFF_LONG


213 
	#PTRDIFF_MIN
 (-2147483647L-1)

	)

214 
	#PTRDIFF_MAX
 (2147483647L)

	)

216 
	#PTRDIFF_MIN
 (-2147483647-1)

	)

217 
	#PTRDIFF_MAX
 (2147483647)

	)

222 
	#SIG_ATOMIC_MIN
 (-2147483647-1)

	)

223 
	#SIG_ATOMIC_MAX
 (2147483647)

	)

226 #i‡
__WORDSIZE
 == 64

227 
	#SIZE_MAX
 (18446744073709551615UL)

	)

229 #i‡
__WORDSIZE32_SIZE_ULONG


230 
	#SIZE_MAX
 (4294967295UL)

	)

232 
	#SIZE_MAX
 (4294967295U)

	)

237 #i‚de‡
WCHAR_MIN


239 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

240 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

244 
	#WINT_MIN
 (0u)

	)

245 
	#WINT_MAX
 (4294967295u)

	)

248 
	#INT8_C
(
c
Ë
	)
c

249 
	#INT16_C
(
c
Ë
	)
c

250 
	#INT32_C
(
c
Ë
	)
c

251 #i‡
__WORDSIZE
 == 64

252 
	#INT64_C
(
c
Ë¯## 
L


	)

254 
	#INT64_C
(
c
Ë¯## 
LL


	)

258 
	#UINT8_C
(
c
Ë
	)
c

259 
	#UINT16_C
(
c
Ë
	)
c

260 
	#UINT32_C
(
c
Ë¯## 
U


	)

261 #i‡
__WORDSIZE
 == 64

262 
	#UINT64_C
(
c
Ë¯## 
UL


	)

264 
	#UINT64_C
(
c
Ë¯## 
ULL


	)

268 #i‡
__WORDSIZE
 == 64

269 
	#INTMAX_C
(
c
Ë¯## 
L


	)

270 
	#UINTMAX_C
(
c
Ë¯## 
UL


	)

272 
	#INTMAX_C
(
c
Ë¯## 
LL


	)

273 
	#UINTMAX_C
(
c
Ë¯## 
ULL


	)

276 #i‡
__GLIBC_USE
 (
IEC_60559_BFP_EXT_C2X
)

278 
	#INT8_WIDTH
 8

	)

279 
	#UINT8_WIDTH
 8

	)

280 
	#INT16_WIDTH
 16

	)

281 
	#UINT16_WIDTH
 16

	)

282 
	#INT32_WIDTH
 32

	)

283 
	#UINT32_WIDTH
 32

	)

284 
	#INT64_WIDTH
 64

	)

285 
	#UINT64_WIDTH
 64

	)

287 
	#INT_LEAST8_WIDTH
 8

	)

288 
	#UINT_LEAST8_WIDTH
 8

	)

289 
	#INT_LEAST16_WIDTH
 16

	)

290 
	#UINT_LEAST16_WIDTH
 16

	)

291 
	#INT_LEAST32_WIDTH
 32

	)

292 
	#UINT_LEAST32_WIDTH
 32

	)

293 
	#INT_LEAST64_WIDTH
 64

	)

294 
	#UINT_LEAST64_WIDTH
 64

	)

296 
	#INT_FAST8_WIDTH
 8

	)

297 
	#UINT_FAST8_WIDTH
 8

	)

298 
	#INT_FAST16_WIDTH
 
__WORDSIZE


	)

299 
	#UINT_FAST16_WIDTH
 
__WORDSIZE


	)

300 
	#INT_FAST32_WIDTH
 
__WORDSIZE


	)

301 
	#UINT_FAST32_WIDTH
 
__WORDSIZE


	)

302 
	#INT_FAST64_WIDTH
 64

	)

303 
	#UINT_FAST64_WIDTH
 64

	)

305 
	#INTPTR_WIDTH
 
__WORDSIZE


	)

306 
	#UINTPTR_WIDTH
 
__WORDSIZE


	)

308 
	#INTMAX_WIDTH
 64

	)

309 
	#UINTMAX_WIDTH
 64

	)

311 
	#PTRDIFF_WIDTH
 
__WORDSIZE


	)

312 
	#SIG_ATOMIC_WIDTH
 32

	)

313 
	#SIZE_WIDTH
 
__WORDSIZE


	)

314 
	#WCHAR_WIDTH
 32

	)

315 
	#WINT_WIDTH
 32

	)

	@/usr/include/stdio.h

23 #i‚de‡
_STDIO_H


24 
	#_STDIO_H
 1

	)

26 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

27 
	~<bôs/libc-hódî-°¨t.h
>

29 
	g__BEGIN_DECLS


31 
	#__√ed_size_t


	)

32 
	#__√ed_NULL


	)

33 
	~<°ddef.h
>

35 
	#__√ed___va_li°


	)

36 
	~<°d¨g.h
>

38 
	~<bôs/ty≥s.h
>

39 
	~<bôs/ty≥s/__Âos_t.h
>

40 
	~<bôs/ty≥s/__Âos64_t.h
>

41 
	~<bôs/ty≥s/__FILE.h
>

42 
	~<bôs/ty≥s/FILE.h
>

43 
	~<bôs/ty≥s/°ru˘_FILE.h
>

45 #ifde‡
__USE_GNU


46 
	~<bôs/ty≥s/cookõ_io_fun˘i⁄s_t.h
>

49 #i‡
deföed
 
__USE_XOPEN
 || deföed 
__USE_XOPEN2K8


50 #ifde‡
__GNUC__


51 #i‚de‡
_VA_LIST_DEFINED


52 
__gnuc_va_li°
 
	tva_li°
;

53 
	#_VA_LIST_DEFINED


	)

56 
	~<°d¨g.h
>

60 #i‡
deföed
 
__USE_UNIX98
 || deföed 
__USE_XOPEN2K


61 #i‚de‡
__off_t_deföed


62 #i‚de‡
__USE_FILE_OFFSET64


63 
__off_t
 
	toff_t
;

65 
__off64_t
 
	toff_t
;

67 
	#__off_t_deföed


	)

69 #i‡
deföed
 
__USE_LARGEFILE64
 && !deföed 
__off64_t_deföed


70 
__off64_t
 
	toff64_t
;

71 
	#__off64_t_deföed


	)

75 #ifde‡
__USE_XOPEN2K8


76 #i‚de‡
__ssize_t_deföed


77 
__ssize_t
 
	tssize_t
;

78 
	#__ssize_t_deföed


	)

83 #i‚de‡
__USE_FILE_OFFSET64


84 
__Âos_t
 
	tÂos_t
;

86 
__Âos64_t
 
	tÂos_t
;

88 #ifde‡
__USE_LARGEFILE64


89 
__Âos64_t
 
	tÂos64_t
;

93 
	#_IOFBF
 0

	)

94 
	#_IOLBF
 1

	)

95 
	#_IONBF
 2

	)

99 
	#BUFSIZ
 8192

	)

104 
	#EOF
 (-1)

	)

109 
	#SEEK_SET
 0

	)

110 
	#SEEK_CUR
 1

	)

111 
	#SEEK_END
 2

	)

112 #ifde‡
__USE_GNU


113 
	#SEEK_DATA
 3

	)

114 
	#SEEK_HOLE
 4

	)

118 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


120 
	#P_tmpdú
 "/tmp"

	)

133 
	~<bôs/°dio_lim.h
>

137 
FILE
 *
°dö
;

138 
FILE
 *
°dout
;

139 
FILE
 *
°dîr
;

141 
	#°dö
 
°dö


	)

142 
	#°dout
 
°dout


	)

143 
	#°dîr
 
°dîr


	)

146 
	$ªmove
 (c⁄° *
__fûíame
Ë
__THROW
;

148 
	$ª«me
 (c⁄° *
__ﬁd
, c⁄° *
__√w
Ë
__THROW
;

150 #ifde‡
__USE_ATFILE


152 
	$ª«mót
 (
__ﬁdfd
, c⁄° *
__ﬁd
, 
__√wfd
,

153 c⁄° *
__√w
Ë
__THROW
;

156 #ifde‡
__USE_GNU


158 
	#RENAME_NOREPLACE
 (1 << 0)

	)

159 
	#RENAME_EXCHANGE
 (1 << 1)

	)

160 
	#RENAME_WHITEOUT
 (1 << 2)

	)

164 
	$ª«mót2
 (
__ﬁdfd
, c⁄° *
__ﬁd
, 
__√wfd
,

165 c⁄° *
__√w
, 
__Êags
Ë
__THROW
;

172 #i‚de‡
__USE_FILE_OFFSET64


173 
FILE
 *
	$tmpfûe
 (Ë
__wur
;

175 #ifde‡
__REDIRECT


176 
FILE
 *
	`__REDIRECT
 (
tmpfûe
, (), 
tmpfûe64
Ë
__wur
;

178 
	#tmpfûe
 
tmpfûe64


	)

182 #ifde‡
__USE_LARGEFILE64


183 
FILE
 *
	$tmpfûe64
 (Ë
__wur
;

187 *
	$tm≤am
 (*
__s
Ë
__THROW
 
__wur
;

189 #ifde‡
__USE_MISC


192 *
	$tm≤am_r
 (*
__s
Ë
__THROW
 
__wur
;

196 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


204 *
	$ãm≤am
 (c⁄° *
__dú
, c⁄° *
__pfx
)

205 
__THROW
 
__©åibuã_mÆloc__
 
__wur
;

213 
	`f˛o£
 (
FILE
 *
__°ªam
);

218 
	`fÊush
 (
FILE
 *
__°ªam
);

220 #ifde‡
__USE_MISC


227 
	`fÊush_u∆ocked
 (
FILE
 *
__°ªam
);

230 #ifde‡
__USE_GNU


237 
	`f˛o£Æl
 ();

241 #i‚de‡
__USE_FILE_OFFSET64


246 
FILE
 *
	$f›í
 (c⁄° *
__ª°ri˘
 
__fûíame
,

247 c⁄° *
__ª°ri˘
 
__modes
Ë
__wur
;

252 
FILE
 *
	$‰e›í
 (c⁄° *
__ª°ri˘
 
__fûíame
,

253 c⁄° *
__ª°ri˘
 
__modes
,

254 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

256 #ifde‡
__REDIRECT


257 
FILE
 *
	`__REDIRECT
 (
f›í
, (c⁄° *
__ª°ri˘
 
__fûíame
,

258 c⁄° *
__ª°ri˘
 
__modes
), 
f›í64
)

259 
__wur
;

260 
FILE
 *
	`__REDIRECT
 (
‰e›í
, (c⁄° *
__ª°ri˘
 
__fûíame
,

261 c⁄° *
__ª°ri˘
 
__modes
,

262 
FILE
 *
__ª°ri˘
 
__°ªam
), 
‰e›í64
)

263 
__wur
;

265 
	#f›í
 
f›í64


	)

266 
	#‰e›í
 
‰e›í64


	)

269 #ifde‡
__USE_LARGEFILE64


270 
FILE
 *
	$f›í64
 (c⁄° *
__ª°ri˘
 
__fûíame
,

271 c⁄° *
__ª°ri˘
 
__modes
Ë
__wur
;

272 
FILE
 *
	$‰e›í64
 (c⁄° *
__ª°ri˘
 
__fûíame
,

273 c⁄° *
__ª°ri˘
 
__modes
,

274 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

277 #ifdef 
__USE_POSIX


279 
FILE
 *
	$fd›í
 (
__fd
, c⁄° *
__modes
Ë
__THROW
 
__wur
;

282 #ifdef 
__USE_GNU


285 
FILE
 *
	$f›ícookõ
 (*
__ª°ri˘
 
__magic_cookõ
,

286 c⁄° *
__ª°ri˘
 
__modes
,

287 
cookõ_io_fun˘i⁄s_t
 
__io_funcs
Ë
__THROW
 
__wur
;

290 #i‡
deföed
 
__USE_XOPEN2K8
 || 
	`__GLIBC_USE
 (
LIB_EXT2
)

292 
FILE
 *
	$fmem›í
 (*
__s
, 
size_t
 
__Àn
, c⁄° *
__modes
)

293 
__THROW
 
__wur
;

298 
FILE
 *
	$›í_mem°ªam
 (**
__buÊoc
, 
size_t
 *
__sizñoc
Ë
__THROW
 
__wur
;

304 
	$£tbuf
 (
FILE
 *
__ª°ri˘
 
__°ªam
, *__ª°ri˘ 
__buf
Ë
__THROW
;

308 
	$£tvbuf
 (
FILE
 *
__ª°ri˘
 
__°ªam
, *__ª°ri˘ 
__buf
,

309 
__modes
, 
size_t
 
__n
Ë
__THROW
;

311 #ifdef 
__USE_MISC


314 
	$£tbuf„r
 (
FILE
 *
__ª°ri˘
 
__°ªam
, *__ª°ri˘ 
__buf
,

315 
size_t
 
__size
Ë
__THROW
;

318 
	$£éöebuf
 (
FILE
 *
__°ªam
Ë
__THROW
;

326 
	`Ârötf
 (
FILE
 *
__ª°ri˘
 
__°ªam
,

327 c⁄° *
__ª°ri˘
 
__f‹m©
, ...);

332 
	`¥ötf
 (c⁄° *
__ª°ri˘
 
__f‹m©
, ...);

334 
	$•rötf
 (*
__ª°ri˘
 
__s
,

335 c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__THROWNL
;

341 
	`vÂrötf
 (
FILE
 *
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__f‹m©
,

342 
__gnuc_va_li°
 
__¨g
);

347 
	`v¥ötf
 (c⁄° *
__ª°ri˘
 
__f‹m©
, 
__gnuc_va_li°
 
__¨g
);

349 
	$v•rötf
 (*
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__f‹m©
,

350 
__gnuc_va_li°
 
__¨g
Ë
__THROWNL
;

352 #i‡
deföed
 
__USE_ISOC99
 || deföed 
__USE_UNIX98


354 
	$¢¥ötf
 (*
__ª°ri˘
 
__s
, 
size_t
 
__maxÀn
,

355 c⁄° *
__ª°ri˘
 
__f‹m©
, ...)

356 
__THROWNL
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 3, 4)));

358 
	$v¢¥ötf
 (*
__ª°ri˘
 
__s
, 
size_t
 
__maxÀn
,

359 c⁄° *
__ª°ri˘
 
__f‹m©
, 
__gnuc_va_li°
 
__¨g
)

360 
__THROWNL
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 3, 0)));

363 #i‡
	`__GLIBC_USE
 (
LIB_EXT2
)

366 
	$va•rötf
 (**
__ª°ri˘
 
__±r
, c⁄° *__ª°ri˘ 
__f
,

367 
__gnuc_va_li°
 
__¨g
)

368 
__THROWNL
 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__¥ötf__
, 2, 0))Ë
__wur
;

369 
	$__a•rötf
 (**
__ª°ri˘
 
__±r
,

370 c⁄° *
__ª°ri˘
 
__fmt
, ...)

371 
__THROWNL
 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__¥ötf__
, 2, 3))Ë
__wur
;

372 
	$a•rötf
 (**
__ª°ri˘
 
__±r
,

373 c⁄° *
__ª°ri˘
 
__fmt
, ...)

374 
__THROWNL
 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__¥ötf__
, 2, 3))Ë
__wur
;

377 #ifde‡
__USE_XOPEN2K8


379 
	$vd¥ötf
 (
__fd
, c⁄° *
__ª°ri˘
 
__fmt
,

380 
__gnuc_va_li°
 
__¨g
)

381 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 2, 0)));

382 
	$d¥ötf
 (
__fd
, c⁄° *
__ª°ri˘
 
__fmt
, ...)

383 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 2, 3)));

391 
	$fsˇnf
 (
FILE
 *
__ª°ri˘
 
__°ªam
,

392 c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__wur
;

397 
	$sˇnf
 (c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__wur
;

399 
	$ssˇnf
 (c⁄° *
__ª°ri˘
 
__s
,

400 c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__THROW
;

405 #i‡!
	`__GLIBC_USE
 (
DEPRECATED_SCANF
Ë&& !
deföed
 
__LDBL_COMPAT


406 #ifde‡
__REDIRECT


407 
	`__REDIRECT
 (
fsˇnf
, (
FILE
 *
__ª°ri˘
 
__°ªam
,

408 c⁄° *
__ª°ri˘
 
__f‹m©
, ...),

409 
__isoc99_fsˇnf
Ë
__wur
;

410 
	`__REDIRECT
 (
sˇnf
, (c⁄° *
__ª°ri˘
 
__f‹m©
, ...),

411 
__isoc99_sˇnf
Ë
__wur
;

412 
	`__REDIRECT_NTH
 (
ssˇnf
, (c⁄° *
__ª°ri˘
 
__s
,

413 c⁄° *
__ª°ri˘
 
__f‹m©
, ...),

414 
__isoc99_ssˇnf
);

416 
	$__isoc99_fsˇnf
 (
FILE
 *
__ª°ri˘
 
__°ªam
,

417 c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__wur
;

418 
	$__isoc99_sˇnf
 (c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__wur
;

419 
	$__isoc99_ssˇnf
 (c⁄° *
__ª°ri˘
 
__s
,

420 c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__THROW
;

421 
	#fsˇnf
 
__isoc99_fsˇnf


	)

422 
	#sˇnf
 
__isoc99_sˇnf


	)

423 
	#ssˇnf
 
__isoc99_ssˇnf


	)

427 #ifdef 
__USE_ISOC99


432 
	$vfsˇnf
 (
FILE
 *
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__f‹m©
,

433 
__gnuc_va_li°
 
__¨g
)

434 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__sˇnf__
, 2, 0))Ë
__wur
;

440 
	$vsˇnf
 (c⁄° *
__ª°ri˘
 
__f‹m©
, 
__gnuc_va_li°
 
__¨g
)

441 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__sˇnf__
, 1, 0))Ë
__wur
;

444 
	$vssˇnf
 (c⁄° *
__ª°ri˘
 
__s
,

445 c⁄° *
__ª°ri˘
 
__f‹m©
, 
__gnuc_va_li°
 
__¨g
)

446 
__THROW
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__sˇnf__
, 2, 0)));

449 #i‡!
	`__GLIBC_USE
 (
DEPRECATED_SCANF
)

450 #i‡
deföed
 
__REDIRECT
 && !deföed 
__LDBL_COMPAT


451 
	`__REDIRECT
 (
vfsˇnf
,

452 (
FILE
 *
__ª°ri˘
 
__s
,

453 c⁄° *
__ª°ri˘
 
__f‹m©
, 
__gnuc_va_li°
 
__¨g
),

454 
__isoc99_vfsˇnf
)

455 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__sˇnf__
, 2, 0))Ë
__wur
;

456 
	`__REDIRECT
 (
vsˇnf
, (c⁄° *
__ª°ri˘
 
__f‹m©
,

457 
__gnuc_va_li°
 
__¨g
), 
__isoc99_vsˇnf
)

458 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__sˇnf__
, 1, 0))Ë
__wur
;

459 
	`__REDIRECT_NTH
 (
vssˇnf
,

460 (c⁄° *
__ª°ri˘
 
__s
,

461 c⁄° *
__ª°ri˘
 
__f‹m©
,

462 
__gnuc_va_li°
 
__¨g
), 
__isoc99_vssˇnf
)

463 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__sˇnf__
, 2, 0)));

464 #ñi‡!
deföed
 
__REDIRECT


465 
	$__isoc99_vfsˇnf
 (
FILE
 *
__ª°ri˘
 
__s
,

466 c⁄° *
__ª°ri˘
 
__f‹m©
,

467 
__gnuc_va_li°
 
__¨g
Ë
__wur
;

468 
	$__isoc99_vsˇnf
 (c⁄° *
__ª°ri˘
 
__f‹m©
,

469 
__gnuc_va_li°
 
__¨g
Ë
__wur
;

470 
	$__isoc99_vssˇnf
 (c⁄° *
__ª°ri˘
 
__s
,

471 c⁄° *
__ª°ri˘
 
__f‹m©
,

472 
__gnuc_va_li°
 
__¨g
Ë
__THROW
;

473 
	#vfsˇnf
 
__isoc99_vfsˇnf


	)

474 
	#vsˇnf
 
__isoc99_vsˇnf


	)

475 
	#vssˇnf
 
__isoc99_vssˇnf


	)

485 
	`fgëc
 (
FILE
 *
__°ªam
);

486 
	`gëc
 (
FILE
 *
__°ªam
);

492 
	`gëch¨
 ();

494 #ifde‡
__USE_POSIX199506


499 
	`gëc_u∆ocked
 (
FILE
 *
__°ªam
);

500 
	`gëch¨_u∆ocked
 ();

503 #ifde‡
__USE_MISC


510 
	`fgëc_u∆ocked
 (
FILE
 *
__°ªam
);

521 
	`Âutc
 (
__c
, 
FILE
 *
__°ªam
);

522 
	`putc
 (
__c
, 
FILE
 *
__°ªam
);

528 
	`putch¨
 (
__c
);

530 #ifde‡
__USE_MISC


537 
	`Âutc_u∆ocked
 (
__c
, 
FILE
 *
__°ªam
);

540 #ifde‡
__USE_POSIX199506


545 
	`putc_u∆ocked
 (
__c
, 
FILE
 *
__°ªam
);

546 
	`putch¨_u∆ocked
 (
__c
);

550 #i‡
deföed
 
__USE_MISC
 \

551 || (
deföed
 
__USE_XOPEN
 && !deföed 
__USE_XOPEN2K
)

553 
	`gëw
 (
FILE
 *
__°ªam
);

556 
	`putw
 (
__w
, 
FILE
 *
__°ªam
);

564 *
	$fgës
 (*
__ª°ri˘
 
__s
, 
__n
, 
FILE
 *__ª°ri˘ 
__°ªam
)

565 
__wur
;

567 #i‡
	`__GLIBC_USE
 (
DEPRECATED_GETS
)

577 *
	$gës
 (*
__s
Ë
__wur
 
__©åibuã_dïªˇãd__
;

580 #ifde‡
__USE_GNU


587 *
	$fgës_u∆ocked
 (*
__ª°ri˘
 
__s
, 
__n
,

588 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

592 #i‡
deföed
 
__USE_XOPEN2K8
 || 
	`__GLIBC_USE
 (
LIB_EXT2
)

603 
__ssize_t
 
	$__gëdñim
 (**
__ª°ri˘
 
__löïå
,

604 
size_t
 *
__ª°ri˘
 
__n
, 
__dñimôî
,

605 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

606 
__ssize_t
 
	$gëdñim
 (**
__ª°ri˘
 
__löïå
,

607 
size_t
 *
__ª°ri˘
 
__n
, 
__dñimôî
,

608 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

616 
__ssize_t
 
	$gëlöe
 (**
__ª°ri˘
 
__löïå
,

617 
size_t
 *
__ª°ri˘
 
__n
,

618 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

626 
	`Âuts
 (c⁄° *
__ª°ri˘
 
__s
, 
FILE
 *__ª°ri˘ 
__°ªam
);

632 
	`puts
 (c⁄° *
__s
);

639 
	`ungëc
 (
__c
, 
FILE
 *
__°ªam
);

646 
size_t
 
	$‰ód
 (*
__ª°ri˘
 
__±r
, 
size_t
 
__size
,

647 
size_t
 
__n
, 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

652 
size_t
 
	`fwrôe
 (c⁄° *
__ª°ri˘
 
__±r
, size_à
__size
,

653 
size_t
 
__n
, 
FILE
 *
__ª°ri˘
 
__s
);

655 #ifde‡
__USE_GNU


662 
	`Âuts_u∆ocked
 (c⁄° *
__ª°ri˘
 
__s
,

663 
FILE
 *
__ª°ri˘
 
__°ªam
);

666 #ifde‡
__USE_MISC


673 
size_t
 
	$‰ód_u∆ocked
 (*
__ª°ri˘
 
__±r
, 
size_t
 
__size
,

674 
size_t
 
__n
, 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

675 
size_t
 
	`fwrôe_u∆ocked
 (c⁄° *
__ª°ri˘
 
__±r
, size_à
__size
,

676 
size_t
 
__n
, 
FILE
 *
__ª°ri˘
 
__°ªam
);

684 
	`f£ek
 (
FILE
 *
__°ªam
, 
__off
, 
__whí˚
);

689 
	$·ñl
 (
FILE
 *
__°ªam
Ë
__wur
;

694 
	`ªwöd
 (
FILE
 *
__°ªam
);

701 #i‡
deföed
 
__USE_LARGEFILE
 || deföed 
__USE_XOPEN2K


702 #i‚de‡
__USE_FILE_OFFSET64


707 
	`f£eko
 (
FILE
 *
__°ªam
, 
__off_t
 
__off
, 
__whí˚
);

712 
__off_t
 
	$·ñlo
 (
FILE
 *
__°ªam
Ë
__wur
;

714 #ifde‡
__REDIRECT


715 
	`__REDIRECT
 (
f£eko
,

716 (
FILE
 *
__°ªam
, 
__off64_t
 
__off
, 
__whí˚
),

717 
f£eko64
);

718 
__off64_t
 
	`__REDIRECT
 (
·ñlo
, (
FILE
 *
__°ªam
), 
·ñlo64
);

720 
	#f£eko
 
f£eko64


	)

721 
	#·ñlo
 
·ñlo64


	)

726 #i‚de‡
__USE_FILE_OFFSET64


731 
	`fgëpos
 (
FILE
 *
__ª°ri˘
 
__°ªam
, 
Âos_t
 *__ª°ri˘ 
__pos
);

736 
	`f£ços
 (
FILE
 *
__°ªam
, c⁄° 
Âos_t
 *
__pos
);

738 #ifde‡
__REDIRECT


739 
	`__REDIRECT
 (
fgëpos
, (
FILE
 *
__ª°ri˘
 
__°ªam
,

740 
Âos_t
 *
__ª°ri˘
 
__pos
), 
fgëpos64
);

741 
	`__REDIRECT
 (
f£ços
,

742 (
FILE
 *
__°ªam
, c⁄° 
Âos_t
 *
__pos
), 
f£ços64
);

744 
	#fgëpos
 
fgëpos64


	)

745 
	#f£ços
 
f£ços64


	)

749 #ifde‡
__USE_LARGEFILE64


750 
	`f£eko64
 (
FILE
 *
__°ªam
, 
__off64_t
 
__off
, 
__whí˚
);

751 
__off64_t
 
	$·ñlo64
 (
FILE
 *
__°ªam
Ë
__wur
;

752 
	`fgëpos64
 (
FILE
 *
__ª°ri˘
 
__°ªam
, 
Âos64_t
 *__ª°ri˘ 
__pos
);

753 
	`f£ços64
 (
FILE
 *
__°ªam
, c⁄° 
Âos64_t
 *
__pos
);

757 
	$˛óªº
 (
FILE
 *
__°ªam
Ë
__THROW
;

759 
	$„of
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

761 
	$„º‹
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

763 #ifde‡
__USE_MISC


765 
	$˛óªº_u∆ocked
 (
FILE
 *
__°ªam
Ë
__THROW
;

766 
	$„of_u∆ocked
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

767 
	$„º‹_u∆ocked
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

775 
	`≥º‹
 (c⁄° *
__s
);

781 
	~<bôs/sys_îæi°.h
>

784 #ifdef 
__USE_POSIX


786 
	$fûío
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

789 #ifde‡
__USE_MISC


791 
	$fûío_u∆ocked
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

795 #ifde‡
__USE_POSIX2


800 
FILE
 *
	$p›í
 (c⁄° *
__comm™d
, c⁄° *
__modes
Ë
__wur
;

806 
	`p˛o£
 (
FILE
 *
__°ªam
);

810 #ifdef 
__USE_POSIX


812 *
	$˘îmid
 (*
__s
Ë
__THROW
;

816 #i‡(
deföed
 
__USE_XOPEN
 && !deföed 
__USE_XOPEN2K
Ë|| deföed 
__USE_GNU


818 *
	`cu£rid
 (*
__s
);

822 #ifdef 
__USE_GNU


823 
ob°ack
;

826 
	$ob°ack_¥ötf
 (
ob°ack
 *
__ª°ri˘
 
__ob°ack
,

827 c⁄° *
__ª°ri˘
 
__f‹m©
, ...)

828 
__THROWNL
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 2, 3)));

829 
	$ob°ack_v¥ötf
 (
ob°ack
 *
__ª°ri˘
 
__ob°ack
,

830 c⁄° *
__ª°ri˘
 
__f‹m©
,

831 
__gnuc_va_li°
 
__¨gs
)

832 
__THROWNL
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 2, 0)));

836 #ifde‡
__USE_POSIX199506


840 
	$Êockfûe
 (
FILE
 *
__°ªam
Ë
__THROW
;

844 
	$·rylockfûe
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

847 
	$fu∆ockfûe
 (
FILE
 *
__°ªam
Ë
__THROW
;

850 #i‡
deföed
 
__USE_XOPEN
 && !deföed 
__USE_XOPEN2K
 && !deföed 
__USE_GNU


853 
	~<bôs/gë›t_posix.h
>

858 
	`__uÊow
 (
FILE
 *);

859 
	`__ovîÊow
 (
FILE
 *, );

863 #ifde‡
__USE_EXTERN_INLINES


864 
	~<bôs/°dio.h
>

866 #i‡
__USE_FORTIFY_LEVEL
 > 0 && 
deföed
 
__f‹tify_fun˘i⁄


867 
	~<bôs/°dio2.h
>

869 #ifde‡
__LDBL_COMPAT


870 
	~<bôs/°dio-ldbl.h
>

873 
__END_DECLS


	@/usr/include/stdlib.h

22 #i‚def 
_STDLIB_H


24 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

25 
	~<bôs/libc-hódî-°¨t.h
>

28 
	#__√ed_size_t


	)

29 
	#__√ed_wch¨_t


	)

30 
	#__√ed_NULL


	)

31 
	~<°ddef.h
>

33 
	g__BEGIN_DECLS


35 
	#_STDLIB_H
 1

	)

37 #i‡(
deföed
 
__USE_XOPEN
 || deföed 
__USE_XOPEN2K8
Ë&& !deföed 
_SYS_WAIT_H


39 
	~<bôs/waôÊags.h
>

40 
	~<bôs/waô°©us.h
>

43 
	#WEXITSTATUS
(
°©us
Ë
	`__WEXITSTATUS
 (°©us)

	)

44 
	#WTERMSIG
(
°©us
Ë
	`__WTERMSIG
 (°©us)

	)

45 
	#WSTOPSIG
(
°©us
Ë
	`__WSTOPSIG
 (°©us)

	)

46 
	#WIFEXITED
(
°©us
Ë
	`__WIFEXITED
 (°©us)

	)

47 
	#WIFSIGNALED
(
°©us
Ë
	`__WIFSIGNALED
 (°©us)

	)

48 
	#WIFSTOPPED
(
°©us
Ë
	`__WIFSTOPPED
 (°©us)

	)

49 #ifde‡
__WIFCONTINUED


50 
	#WIFCONTINUED
(
°©us
Ë
	`__WIFCONTINUED
 (°©us)

	)

55 
	~<bôs/Êﬂä.h
>

60 
	mquŸ
;

61 
	mªm
;

62 } 
	tdiv_t
;

65 #i‚de‡
__ldiv_t_deföed


68 
	mquŸ
;

69 
	mªm
;

70 } 
	tldiv_t
;

71 
	#__ldiv_t_deföed
 1

	)

74 #i‡
deföed
 
__USE_ISOC99
 && !deföed 
__Œdiv_t_deföed


76 
__exãnsi⁄__
 struct

78 
	mquŸ
;

79 
	mªm
;

80 } 
	tŒdiv_t
;

81 
	#__Œdiv_t_deföed
 1

	)

86 
	#RAND_MAX
 2147483647

	)

91 
	#EXIT_FAILURE
 1

	)

92 
	#EXIT_SUCCESS
 0

	)

96 
	#MB_CUR_MAX
 (
	`__˘y≥_gë_mb_cur_max
 ())

	)

97 
size_t
 
	$__˘y≥_gë_mb_cur_max
 (Ë
__THROW
 
__wur
;

101 
	$©of
 (c⁄° *
__≈å
)

102 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

104 
	$©oi
 (c⁄° *
__≈å
)

105 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

107 
	$©ﬁ
 (c⁄° *
__≈å
)

108 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

110 #ifde‡
__USE_ISOC99


112 
__exãnsi⁄__
 
	$©ﬁl
 (c⁄° *
__≈å
)

113 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

117 
	$°πod
 (c⁄° *
__ª°ri˘
 
__≈å
,

118 **
__ª°ri˘
 
__íd±r
)

119 
__THROW
 
	`__n⁄nuŒ
 ((1));

121 #ifdef 
__USE_ISOC99


123 
	$°πof
 (c⁄° *
__ª°ri˘
 
__≈å
,

124 **
__ª°ri˘
 
__íd±r
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

126 
	$°πﬁd
 (c⁄° *
__ª°ri˘
 
__≈å
,

127 **
__ª°ri˘
 
__íd±r
)

128 
__THROW
 
	`__n⁄nuŒ
 ((1));

133 #i‡
__HAVE_FLOAT16
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

134 
_Flﬂt16
 
	$°πof16
 (c⁄° *
__ª°ri˘
 
__≈å
,

135 **
__ª°ri˘
 
__íd±r
)

136 
__THROW
 
	`__n⁄nuŒ
 ((1));

139 #i‡
__HAVE_FLOAT32
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

140 
_Flﬂt32
 
	$°πof32
 (c⁄° *
__ª°ri˘
 
__≈å
,

141 **
__ª°ri˘
 
__íd±r
)

142 
__THROW
 
	`__n⁄nuŒ
 ((1));

145 #i‡
__HAVE_FLOAT64
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

146 
_Flﬂt64
 
	$°πof64
 (c⁄° *
__ª°ri˘
 
__≈å
,

147 **
__ª°ri˘
 
__íd±r
)

148 
__THROW
 
	`__n⁄nuŒ
 ((1));

151 #i‡
__HAVE_FLOAT128
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

152 
_Flﬂt128
 
	$°πof128
 (c⁄° *
__ª°ri˘
 
__≈å
,

153 **
__ª°ri˘
 
__íd±r
)

154 
__THROW
 
	`__n⁄nuŒ
 ((1));

157 #i‡
__HAVE_FLOAT32X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

158 
_Flﬂt32x
 
	$°πof32x
 (c⁄° *
__ª°ri˘
 
__≈å
,

159 **
__ª°ri˘
 
__íd±r
)

160 
__THROW
 
	`__n⁄nuŒ
 ((1));

163 #i‡
__HAVE_FLOAT64X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

164 
_Flﬂt64x
 
	$°πof64x
 (c⁄° *
__ª°ri˘
 
__≈å
,

165 **
__ª°ri˘
 
__íd±r
)

166 
__THROW
 
	`__n⁄nuŒ
 ((1));

169 #i‡
__HAVE_FLOAT128X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

170 
_Flﬂt128x
 
	$°πof128x
 (c⁄° *
__ª°ri˘
 
__≈å
,

171 **
__ª°ri˘
 
__íd±r
)

172 
__THROW
 
	`__n⁄nuŒ
 ((1));

176 
	$°πﬁ
 (c⁄° *
__ª°ri˘
 
__≈å
,

177 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

178 
__THROW
 
	`__n⁄nuŒ
 ((1));

180 
	$°πoul
 (c⁄° *
__ª°ri˘
 
__≈å
,

181 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

182 
__THROW
 
	`__n⁄nuŒ
 ((1));

184 #ifde‡
__USE_MISC


186 
__exãnsi⁄__


187 
	$°πoq
 (c⁄° *
__ª°ri˘
 
__≈å
,

188 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

189 
__THROW
 
	`__n⁄nuŒ
 ((1));

191 
__exãnsi⁄__


192 
	$°πouq
 (c⁄° *
__ª°ri˘
 
__≈å
,

193 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

194 
__THROW
 
	`__n⁄nuŒ
 ((1));

197 #ifde‡
__USE_ISOC99


199 
__exãnsi⁄__


200 
	$°πﬁl
 (c⁄° *
__ª°ri˘
 
__≈å
,

201 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

202 
__THROW
 
	`__n⁄nuŒ
 ((1));

204 
__exãnsi⁄__


205 
	$°πouŒ
 (c⁄° *
__ª°ri˘
 
__≈å
,

206 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

207 
__THROW
 
	`__n⁄nuŒ
 ((1));

211 #i‡
	`__GLIBC_USE
 (
IEC_60559_BFP_EXT_C2X
)

212 
	$°r‰omd
 (*
__de°
, 
size_t
 
__size
, c⁄° *
__f‹m©
,

213 
__f
)

214 
__THROW
 
	`__n⁄nuŒ
 ((3));

216 
	$°r‰omf
 (*
__de°
, 
size_t
 
__size
, c⁄° *
__f‹m©
,

217 
__f
)

218 
__THROW
 
	`__n⁄nuŒ
 ((3));

220 
	$°r‰oml
 (*
__de°
, 
size_t
 
__size
, c⁄° *
__f‹m©
,

221 
__f
)

222 
__THROW
 
	`__n⁄nuŒ
 ((3));

225 #i‡
__HAVE_FLOAT16
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

226 
	$°r‰omf16
 (*
__de°
, 
size_t
 
__size
, c⁄° * 
__f‹m©
,

227 
_Flﬂt16
 
__f
)

228 
__THROW
 
	`__n⁄nuŒ
 ((3));

231 #i‡
__HAVE_FLOAT32
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

232 
	$°r‰omf32
 (*
__de°
, 
size_t
 
__size
, c⁄° * 
__f‹m©
,

233 
_Flﬂt32
 
__f
)

234 
__THROW
 
	`__n⁄nuŒ
 ((3));

237 #i‡
__HAVE_FLOAT64
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

238 
	$°r‰omf64
 (*
__de°
, 
size_t
 
__size
, c⁄° * 
__f‹m©
,

239 
_Flﬂt64
 
__f
)

240 
__THROW
 
	`__n⁄nuŒ
 ((3));

243 #i‡
__HAVE_FLOAT128
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

244 
	$°r‰omf128
 (*
__de°
, 
size_t
 
__size
, c⁄° * 
__f‹m©
,

245 
_Flﬂt128
 
__f
)

246 
__THROW
 
	`__n⁄nuŒ
 ((3));

249 #i‡
__HAVE_FLOAT32X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

250 
	$°r‰omf32x
 (*
__de°
, 
size_t
 
__size
, c⁄° * 
__f‹m©
,

251 
_Flﬂt32x
 
__f
)

252 
__THROW
 
	`__n⁄nuŒ
 ((3));

255 #i‡
__HAVE_FLOAT64X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

256 
	$°r‰omf64x
 (*
__de°
, 
size_t
 
__size
, c⁄° * 
__f‹m©
,

257 
_Flﬂt64x
 
__f
)

258 
__THROW
 
	`__n⁄nuŒ
 ((3));

261 #i‡
__HAVE_FLOAT128X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

262 
	$°r‰omf128x
 (*
__de°
, 
size_t
 
__size
, c⁄° * 
__f‹m©
,

263 
_Flﬂt128x
 
__f
)

264 
__THROW
 
	`__n⁄nuŒ
 ((3));

268 #ifde‡
__USE_GNU


272 
	~<bôs/ty≥s/loˇÀ_t.h
>

274 
	$°πﬁ_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

275 **
__ª°ri˘
 
__íd±r
, 
__ba£
,

276 
loˇÀ_t
 
__loc
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 4));

278 
	$°πoul_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

279 **
__ª°ri˘
 
__íd±r
,

280 
__ba£
, 
loˇÀ_t
 
__loc
)

281 
__THROW
 
	`__n⁄nuŒ
 ((1, 4));

283 
__exãnsi⁄__


284 
	$°πﬁl_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

285 **
__ª°ri˘
 
__íd±r
, 
__ba£
,

286 
loˇÀ_t
 
__loc
)

287 
__THROW
 
	`__n⁄nuŒ
 ((1, 4));

289 
__exãnsi⁄__


290 
	$°πouŒ_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

291 **
__ª°ri˘
 
__íd±r
,

292 
__ba£
, 
loˇÀ_t
 
__loc
)

293 
__THROW
 
	`__n⁄nuŒ
 ((1, 4));

295 
	$°πod_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

296 **
__ª°ri˘
 
__íd±r
, 
loˇÀ_t
 
__loc
)

297 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

299 
	$°πof_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

300 **
__ª°ri˘
 
__íd±r
, 
loˇÀ_t
 
__loc
)

301 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

303 
	$°πﬁd_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

304 **
__ª°ri˘
 
__íd±r
,

305 
loˇÀ_t
 
__loc
)

306 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

308 #i‡
__HAVE_FLOAT16


309 
_Flﬂt16
 
	$°πof16_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

310 **
__ª°ri˘
 
__íd±r
,

311 
loˇÀ_t
 
__loc
)

312 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

315 #i‡
__HAVE_FLOAT32


316 
_Flﬂt32
 
	$°πof32_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

317 **
__ª°ri˘
 
__íd±r
,

318 
loˇÀ_t
 
__loc
)

319 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

322 #i‡
__HAVE_FLOAT64


323 
_Flﬂt64
 
	$°πof64_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

324 **
__ª°ri˘
 
__íd±r
,

325 
loˇÀ_t
 
__loc
)

326 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

329 #i‡
__HAVE_FLOAT128


330 
_Flﬂt128
 
	$°πof128_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

331 **
__ª°ri˘
 
__íd±r
,

332 
loˇÀ_t
 
__loc
)

333 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

336 #i‡
__HAVE_FLOAT32X


337 
_Flﬂt32x
 
	$°πof32x_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

338 **
__ª°ri˘
 
__íd±r
,

339 
loˇÀ_t
 
__loc
)

340 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

343 #i‡
__HAVE_FLOAT64X


344 
_Flﬂt64x
 
	$°πof64x_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

345 **
__ª°ri˘
 
__íd±r
,

346 
loˇÀ_t
 
__loc
)

347 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

350 #i‡
__HAVE_FLOAT128X


351 
_Flﬂt128x
 
	$°πof128x_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

352 **
__ª°ri˘
 
__íd±r
,

353 
loˇÀ_t
 
__loc
)

354 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

359 #ifde‡
__USE_EXTERN_INLINES


360 
__exã∫_ölöe
 

361 
	`__NTH
 (
	$©oi
 (c⁄° *
__≈å
))

363  (Ë
	`°πﬁ
 (
__≈å
, (**Ë
NULL
, 10);

364 
	}
}

365 
__exã∫_ölöe
 

366 
__NTH
 (
	$©ﬁ
 (c⁄° *
__≈å
))

368  
	`°πﬁ
 (
__≈å
, (**Ë
NULL
, 10);

369 
	}
}

371 #ifde‡
__USE_ISOC99


372 
__exãnsi⁄__
 
__exã∫_ölöe
 

373 
__NTH
 (
	$©ﬁl
 (c⁄° *
__≈å
))

375  
	`°πﬁl
 (
__≈å
, (**Ë
NULL
, 10);

376 
	}
}

381 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN_EXTENDED


385 *
	$l64a
 (
__n
Ë
__THROW
 
__wur
;

388 
	$a64l
 (c⁄° *
__s
)

389 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

393 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN_EXTENDED


394 
	~<sys/ty≥s.h
>

401 
	$øndom
 (Ë
__THROW
;

404 
	$§™dom
 (
__£ed
Ë
__THROW
;

410 *
	$öô°©e
 (
__£ed
, *
__°©ebuf
,

411 
size_t
 
__°©ñí
Ë
__THROW
 
	`__n⁄nuŒ
 ((2));

415 *
	$£t°©e
 (*
__°©ebuf
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

418 #ifde‡
__USE_MISC


423 
	søndom_d©a


425 
öt32_t
 *
Âå
;

426 
öt32_t
 *
Ωå
;

427 
öt32_t
 *
°©e
;

428 
ønd_ty≥
;

429 
ønd_deg
;

430 
ønd_£p
;

431 
öt32_t
 *
íd_±r
;

434 
	$øndom_r
 (
øndom_d©a
 *
__ª°ri˘
 
__buf
,

435 
öt32_t
 *
__ª°ri˘
 
__ªsu…
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

437 
	$§™dom_r
 (
__£ed
, 
øndom_d©a
 *
__buf
)

438 
__THROW
 
	`__n⁄nuŒ
 ((2));

440 
	$öô°©e_r
 (
__£ed
, *
__ª°ri˘
 
__°©ebuf
,

441 
size_t
 
__°©ñí
,

442 
øndom_d©a
 *
__ª°ri˘
 
__buf
)

443 
__THROW
 
	`__n⁄nuŒ
 ((2, 4));

445 
	$£t°©e_r
 (*
__ª°ri˘
 
__°©ebuf
,

446 
øndom_d©a
 *
__ª°ri˘
 
__buf
)

447 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

453 
	$ønd
 (Ë
__THROW
;

455 
	$§™d
 (
__£ed
Ë
__THROW
;

457 #ifde‡
__USE_POSIX199506


459 
	$ønd_r
 (*
__£ed
Ë
__THROW
;

463 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


467 
	$dønd48
 (Ë
__THROW
;

468 
	$î™d48
 (
__xsubi
[3]Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

471 
	$Ã™d48
 (Ë
__THROW
;

472 
	$ƒ™d48
 (
__xsubi
[3])

473 
__THROW
 
	`__n⁄nuŒ
 ((1));

476 
	$mønd48
 (Ë
__THROW
;

477 
	$jønd48
 (
__xsubi
[3])

478 
__THROW
 
	`__n⁄nuŒ
 ((1));

481 
	$§™d48
 (
__£edvÆ
Ë
__THROW
;

482 *
	$£ed48
 (
__£ed16v
[3])

483 
__THROW
 
	`__n⁄nuŒ
 ((1));

484 
	$lc⁄g48
 (
__∑øm
[7]Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

486 #ifde‡
__USE_MISC


490 
	sdønd48_d©a


492 
__x
[3];

493 
__ﬁd_x
[3];

494 
__c
;

495 
__öô
;

496 
__exãnsi⁄__
 
__a
;

501 
	$dønd48_r
 (
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

502 *
__ª°ri˘
 
__ªsu…
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

503 
	$î™d48_r
 (
__xsubi
[3],

504 
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

505 *
__ª°ri˘
 
__ªsu…
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

508 
	$Ã™d48_r
 (
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

509 *
__ª°ri˘
 
__ªsu…
)

510 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

511 
	$ƒ™d48_r
 (
__xsubi
[3],

512 
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

513 *
__ª°ri˘
 
__ªsu…
)

514 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

517 
	$mønd48_r
 (
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

518 *
__ª°ri˘
 
__ªsu…
)

519 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

520 
	$jønd48_r
 (
__xsubi
[3],

521 
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

522 *
__ª°ri˘
 
__ªsu…
)

523 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

526 
	$§™d48_r
 (
__£edvÆ
, 
dønd48_d©a
 *
__buf„r
)

527 
__THROW
 
	`__n⁄nuŒ
 ((2));

529 
	$£ed48_r
 (
__£ed16v
[3],

530 
dønd48_d©a
 *
__buf„r
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

532 
	$lc⁄g48_r
 (
__∑øm
[7],

533 
dønd48_d©a
 *
__buf„r
)

534 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

539 *
	$mÆloc
 (
size_t
 
__size
Ë
__THROW
 
__©åibuã_mÆloc__


540 
	`__©åibuã_Æloc_size__
 ((1)Ë
__wur
;

542 *
	$ˇŒoc
 (
size_t
 
__nmemb
, size_à
__size
)

543 
__THROW
 
__©åibuã_mÆloc__
 
	`__©åibuã_Æloc_size__
 ((1, 2)Ë
__wur
;

550 *
	$ªÆloc
 (*
__±r
, 
size_t
 
__size
)

551 
__THROW
 
__©åibuã_w¨n_unu£d_ªsu…__
 
	`__©åibuã_Æloc_size__
 ((2));

553 #ifde‡
__USE_MISC


559 *
	$ªÆloˇºay
 (*
__±r
, 
size_t
 
__nmemb
, size_à
__size
)

560 
__THROW
 
__©åibuã_w¨n_unu£d_ªsu…__


561 
	`__©åibuã_Æloc_size__
 ((2, 3));

565 
	$‰ì
 (*
__±r
Ë
__THROW
;

567 #ifde‡
__USE_MISC


568 
	~<Æloˇ.h
>

571 #i‡(
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K
) \

572 || 
deföed
 
__USE_MISC


574 *
	$vÆloc
 (
size_t
 
__size
Ë
__THROW
 
__©åibuã_mÆloc__


575 
	`__©åibuã_Æloc_size__
 ((1)Ë
__wur
;

578 #ifde‡
__USE_XOPEN2K


580 
	$posix_memÆign
 (**
__mem±r
, 
size_t
 
__Æignmít
, size_à
__size
)

581 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

584 #ifde‡
__USE_ISOC11


586 *
	$Æig√d_Æloc
 (
size_t
 
__Æignmít
, size_à
__size
)

587 
__THROW
 
__©åibuã_mÆloc__
 
	`__©åibuã_Æloc_size__
 ((2)Ë
__wur
;

591 
	$ab‹t
 (Ë
__THROW
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

595 
	$©exô
 ((*
__func
Ë()Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

597 #i‡
deföed
 
__USE_ISOC11
 || deföed 
__USE_ISOCXX11


599 #ifde‡
__˝lu•lus


600 "C++" 
	$©_quick_exô
 ((*
__func
) ())

601 
__THROW
 
	`__asm
 ("©_quick_exô"Ë
	`__n⁄nuŒ
 ((1));

603 
	$©_quick_exô
 ((*
__func
Ë()Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

607 #ifdef 
__USE_MISC


610 
	$⁄_exô
 ((*
__func
Ë(
__°©us
, *
__¨g
), *__arg)

611 
__THROW
 
	`__n⁄nuŒ
 ((1));

617 
	$exô
 (
__°©us
Ë
__THROW
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

619 #i‡
deföed
 
__USE_ISOC11
 || deföed 
__USE_ISOCXX11


623 
	$quick_exô
 (
__°©us
Ë
__THROW
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

626 #ifde‡
__USE_ISOC99


629 
	$_Exô
 (
__°©us
Ë
__THROW
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

634 *
	$gëív
 (c⁄° *
__«me
Ë
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

636 #ifde‡
__USE_GNU


639 *
	$£cuª_gëív
 (c⁄° *
__«me
)

640 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

643 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


647 
	$puãnv
 (*
__°rög
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

650 #ifde‡
__USE_XOPEN2K


653 
	$£ãnv
 (c⁄° *
__«me
, c⁄° *
__vÆue
, 
__ª∂a˚
)

654 
__THROW
 
	`__n⁄nuŒ
 ((2));

657 
	$un£ãnv
 (c⁄° *
__«me
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

660 #ifdef 
__USE_MISC


664 
	$˛óªnv
 (Ë
__THROW
;

668 #i‡
deföed
 
__USE_MISC
 \

669 || (
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K8
)

675 *
	$mkãmp
 (*
__ãm∂©e
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

678 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8


687 #i‚de‡
__USE_FILE_OFFSET64


688 
	$mk°emp
 (*
__ãm∂©e
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

690 #ifde‡
__REDIRECT


691 
	`__REDIRECT
 (
mk°emp
, (*
__ãm∂©e
), 
mk°emp64
)

692 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

694 
	#mk°emp
 
mk°emp64


	)

697 #ifde‡
__USE_LARGEFILE64


698 
	$mk°emp64
 (*
__ãm∂©e
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

702 #ifde‡
__USE_MISC


709 #i‚de‡
__USE_FILE_OFFSET64


710 
	$mk°emps
 (*
__ãm∂©e
, 
__suffixÀn
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

712 #ifde‡
__REDIRECT


713 
	`__REDIRECT
 (
mk°emps
, (*
__ãm∂©e
, 
__suffixÀn
),

714 
mk°emps64
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

716 
	#mk°emps
 
mk°emps64


	)

719 #ifde‡
__USE_LARGEFILE64


720 
	$mk°emps64
 (*
__ãm∂©e
, 
__suffixÀn
)

721 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

725 #ifde‡
__USE_XOPEN2K8


731 *
	$mkdãmp
 (*
__ãm∂©e
Ë
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

734 #ifde‡
__USE_GNU


741 #i‚de‡
__USE_FILE_OFFSET64


742 
	$mko°emp
 (*
__ãm∂©e
, 
__Êags
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

744 #ifde‡
__REDIRECT


745 
	`__REDIRECT
 (
mko°emp
, (*
__ãm∂©e
, 
__Êags
), 
mko°emp64
)

746 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

748 
	#mko°emp
 
mko°emp64


	)

751 #ifde‡
__USE_LARGEFILE64


752 
	$mko°emp64
 (*
__ãm∂©e
, 
__Êags
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

761 #i‚de‡
__USE_FILE_OFFSET64


762 
	$mko°emps
 (*
__ãm∂©e
, 
__suffixÀn
, 
__Êags
)

763 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

765 #ifde‡
__REDIRECT


766 
	`__REDIRECT
 (
mko°emps
, (*
__ãm∂©e
, 
__suffixÀn
,

767 
__Êags
), 
mko°emps64
)

768 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

770 
	#mko°emps
 
mko°emps64


	)

773 #ifde‡
__USE_LARGEFILE64


774 
	$mko°emps64
 (*
__ãm∂©e
, 
__suffixÀn
, 
__Êags
)

775 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

784 
	$sy°em
 (c⁄° *
__comm™d
Ë
__wur
;

787 #ifdef 
__USE_GNU


790 *
	$ˇn⁄iˇlize_fûe_«me
 (c⁄° *
__«me
)

791 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

794 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN_EXTENDED


800 *
	$ªÆ∑th
 (c⁄° *
__ª°ri˘
 
__«me
,

801 *
__ª°ri˘
 
__ªsﬁved
Ë
__THROW
 
__wur
;

806 #i‚de‡
__COMPAR_FN_T


807 
	#__COMPAR_FN_T


	)

808 (*
	t__com∑r_‚_t
) (const *, const *);

810 #ifdef 
__USE_GNU


811 
__com∑r_‚_t
 
	tcom∑ris⁄_‚_t
;

814 #ifde‡
__USE_GNU


815 (*
	t__com∑r_d_‚_t
) (const *, const *, *);

820 *
	$b£¨ch
 (c⁄° *
__key
, c⁄° *
__ba£
,

821 
size_t
 
__nmemb
, size_à
__size
, 
__com∑r_‚_t
 
__com∑r
)

822 
	`__n⁄nuŒ
 ((1, 2, 5)Ë
__wur
;

824 #ifde‡
__USE_EXTERN_INLINES


825 
	~<bôs/°dlib-b£¨ch.h
>

830 
	$qs‹t
 (*
__ba£
, 
size_t
 
__nmemb
, size_à
__size
,

831 
__com∑r_‚_t
 
__com∑r
Ë
	`__n⁄nuŒ
 ((1, 4));

832 #ifde‡
__USE_GNU


833 
	$qs‹t_r
 (*
__ba£
, 
size_t
 
__nmemb
, size_à
__size
,

834 
__com∑r_d_‚_t
 
__com∑r
, *
__¨g
)

835 
	`__n⁄nuŒ
 ((1, 4));

840 
	$abs
 (
__x
Ë
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

841 
	$œbs
 (
__x
Ë
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

843 #ifde‡
__USE_ISOC99


844 
__exãnsi⁄__
 
	$Œabs
 (
__x
)

845 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

852 
div_t
 
	$div
 (
__numî
, 
__díom
)

853 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

854 
ldiv_t
 
	$ldiv
 (
__numî
, 
__díom
)

855 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

857 #ifde‡
__USE_ISOC99


858 
__exãnsi⁄__
 
Œdiv_t
 
	$Œdiv
 (
__numî
,

859 
__díom
)

860 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

864 #i‡(
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K8
) \

865 || 
deföed
 
__USE_MISC


872 *
	$ecvt
 (
__vÆue
, 
__ndigô
, *
__ª°ri˘
 
__de˝t
,

873 *
__ª°ri˘
 
__sign
Ë
__THROW
 
	`__n⁄nuŒ
 ((3, 4)Ë
__wur
;

878 *
	$fcvt
 (
__vÆue
, 
__ndigô
, *
__ª°ri˘
 
__de˝t
,

879 *
__ª°ri˘
 
__sign
Ë
__THROW
 
	`__n⁄nuŒ
 ((3, 4)Ë
__wur
;

884 *
	$gcvt
 (
__vÆue
, 
__ndigô
, *
__buf
)

885 
__THROW
 
	`__n⁄nuŒ
 ((3)Ë
__wur
;

888 #ifde‡
__USE_MISC


890 *
	$qecvt
 (
__vÆue
, 
__ndigô
,

891 *
__ª°ri˘
 
__de˝t
, *__ª°ri˘ 
__sign
)

892 
__THROW
 
	`__n⁄nuŒ
 ((3, 4)Ë
__wur
;

893 *
	$qfcvt
 (
__vÆue
, 
__ndigô
,

894 *
__ª°ri˘
 
__de˝t
, *__ª°ri˘ 
__sign
)

895 
__THROW
 
	`__n⁄nuŒ
 ((3, 4)Ë
__wur
;

896 *
	$qgcvt
 (
__vÆue
, 
__ndigô
, *
__buf
)

897 
__THROW
 
	`__n⁄nuŒ
 ((3)Ë
__wur
;

902 
	$ecvt_r
 (
__vÆue
, 
__ndigô
, *
__ª°ri˘
 
__de˝t
,

903 *
__ª°ri˘
 
__sign
, *__ª°ri˘ 
__buf
,

904 
size_t
 
__Àn
Ë
__THROW
 
	`__n⁄nuŒ
 ((3, 4, 5));

905 
	$fcvt_r
 (
__vÆue
, 
__ndigô
, *
__ª°ri˘
 
__de˝t
,

906 *
__ª°ri˘
 
__sign
, *__ª°ri˘ 
__buf
,

907 
size_t
 
__Àn
Ë
__THROW
 
	`__n⁄nuŒ
 ((3, 4, 5));

909 
	$qecvt_r
 (
__vÆue
, 
__ndigô
,

910 *
__ª°ri˘
 
__de˝t
, *__ª°ri˘ 
__sign
,

911 *
__ª°ri˘
 
__buf
, 
size_t
 
__Àn
)

912 
__THROW
 
	`__n⁄nuŒ
 ((3, 4, 5));

913 
	$qfcvt_r
 (
__vÆue
, 
__ndigô
,

914 *
__ª°ri˘
 
__de˝t
, *__ª°ri˘ 
__sign
,

915 *
__ª°ri˘
 
__buf
, 
size_t
 
__Àn
)

916 
__THROW
 
	`__n⁄nuŒ
 ((3, 4, 5));

922 
	$mbÀn
 (c⁄° *
__s
, 
size_t
 
__n
Ë
__THROW
;

925 
	$mbtowc
 (
wch¨_t
 *
__ª°ri˘
 
__pwc
,

926 c⁄° *
__ª°ri˘
 
__s
, 
size_t
 
__n
Ë
__THROW
;

929 
	$w˘omb
 (*
__s
, 
wch¨_t
 
__wch¨
Ë
__THROW
;

933 
size_t
 
	$mb°owcs
 (
wch¨_t
 *
__ª°ri˘
 
__pwcs
,

934 c⁄° *
__ª°ri˘
 
__s
, 
size_t
 
__n
Ë
__THROW
;

936 
size_t
 
	$wc°ombs
 (*
__ª°ri˘
 
__s
,

937 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__pwcs
, 
size_t
 
__n
)

938 
__THROW
;

941 #ifde‡
__USE_MISC


946 
	$Ωm©ch
 (c⁄° *
__ª•⁄£
Ë
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

950 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8


957 
	$gësub›t
 (**
__ª°ri˘
 
__›ti⁄p
,

958 *c⁄° *
__ª°ri˘
 
__tokís
,

959 **
__ª°ri˘
 
__vÆuï
)

960 
__THROW
 
	`__n⁄nuŒ
 ((1, 2, 3)Ë
__wur
;

966 #ifde‡
__USE_XOPEN2KXSI


968 
	$posix_›í±
 (
__oÊag
Ë
__wur
;

971 #ifde‡
__USE_XOPEN_EXTENDED


976 
	$gø¡±
 (
__fd
Ë
__THROW
;

980 
	$u∆ock±
 (
__fd
Ë
__THROW
;

985 *
	$±¢ame
 (
__fd
Ë
__THROW
 
__wur
;

988 #ifde‡
__USE_GNU


992 
	$±¢ame_r
 (
__fd
, *
__buf
, 
size_t
 
__buÊí
)

993 
__THROW
 
	`__n⁄nuŒ
 ((2));

996 
	`gë±
 ();

999 #ifde‡
__USE_MISC


1003 
	$gëlﬂdavg
 (
__lﬂdavg
[], 
__√Àm
)

1004 
__THROW
 
	`__n⁄nuŒ
 ((1));

1007 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K


1010 
	$ây¶Ÿ
 (Ë
__THROW
;

1013 
	~<bôs/°dlib-Êﬂt.h
>

1016 #i‡
__USE_FORTIFY_LEVEL
 > 0 && 
deföed
 
__f‹tify_fun˘i⁄


1017 
	~<bôs/°dlib.h
>

1019 #ifde‡
__LDBL_COMPAT


1020 
	~<bôs/°dlib-ldbl.h
>

1023 
__END_DECLS


	@/usr/include/string.h

22 #i‚def 
_STRING_H


23 
	#_STRING_H
 1

	)

25 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

26 
	~<bôs/libc-hódî-°¨t.h
>

28 
	g__BEGIN_DECLS


31 
	#__√ed_size_t


	)

32 
	#__√ed_NULL


	)

33 
	~<°ddef.h
>

36 #i‡
deföed
 
__˝lu•lus
 && (
__GNUC_PREREQ
 (4, 4) \

37 || 
	$__glibc_˛™g_¥îeq
 (3, 5))

38 
	#__CORRECT_ISO_CPP_STRING_H_PROTO


	)

43 *
	$mem˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

44 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

47 *
	$memmove
 (*
__de°
, c⁄° *
__§c
, 
size_t
 
__n
)

48 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

53 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN
 || 
	`__GLIBC_USE
 (
ISOC2X
)

54 *
	$memc˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

55 
__c
, 
size_t
 
__n
)

56 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

61 *
	$mem£t
 (*
__s
, 
__c
, 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

64 
	$memcmp
 (c⁄° *
__s1
, c⁄° *
__s2
, 
size_t
 
__n
)

65 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

68 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


71 *
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

72 
__THROW
 
	`__asm
 ("memchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

73 c⁄° *
	`memchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
)

74 
__THROW
 
	`__asm
 ("memchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

76 #ifde‡
__OPTIMIZE__


77 
__exã∫_Æways_ölöe
 *

78 
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
Ë
__THROW


80  
	`__buûtö_memchr
 (
__s
, 
__c
, 
__n
);

83 
__exã∫_Æways_ölöe
 const *

84 
	`memchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
Ë
__THROW


86  
	`__buûtö_memchr
 (
__s
, 
__c
, 
__n
);

89 
	}
}

91 *
	$memchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
)

92 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

95 #ifde‡
__USE_GNU


98 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


99 "C++" *
	$øwmemchr
 (*
__s
, 
__c
)

100 
__THROW
 
	`__asm
 ("øwmemchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

101 "C++" c⁄° *
	$øwmemchr
 (c⁄° *
__s
, 
__c
)

102 
__THROW
 
	`__asm
 ("øwmemchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

104 *
	$øwmemchr
 (c⁄° *
__s
, 
__c
)

105 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

109 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


110 "C++" *
	$memrchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

111 
__THROW
 
	`__asm
 ("memrchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

112 "C++" c⁄° *
	$memrchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
)

113 
__THROW
 
	`__asm
 ("memrchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

115 *
	$memrchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
)

116 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

122 *
	$°r˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
)

123 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

125 *
	$°∫˝y
 (*
__ª°ri˘
 
__de°
,

126 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

127 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

130 *
	$°rˇt
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
)

131 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

133 *
	$°∫ˇt
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

134 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

137 
	$°rcmp
 (c⁄° *
__s1
, c⁄° *
__s2
)

138 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

140 
	$°∫cmp
 (c⁄° *
__s1
, c⁄° *
__s2
, 
size_t
 
__n
)

141 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

144 
	$°rcﬁl
 (c⁄° *
__s1
, c⁄° *
__s2
)

145 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

147 
size_t
 
	$°rx‰m
 (*
__ª°ri˘
 
__de°
,

148 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

149 
__THROW
 
	`__n⁄nuŒ
 ((2));

151 #ifde‡
__USE_XOPEN2K8


153 
	~<bôs/ty≥s/loˇÀ_t.h
>

156 
	$°rcﬁl_l
 (c⁄° *
__s1
, c⁄° *
__s2
, 
loˇÀ_t
 
__l
)

157 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2, 3));

160 
size_t
 
	$°rx‰m_l
 (*
__de°
, c⁄° *
__§c
, 
size_t
 
__n
,

161 
loˇÀ_t
 
__l
Ë
__THROW
 
	`__n⁄nuŒ
 ((2, 4));

164 #i‡(
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8
 \

165 || 
	`__GLIBC_USE
 (
LIB_EXT2
Ë|| 
	$__GLIBC_USE
 (
ISOC2X
))

167 *
	$°rdup
 (c⁄° *
__s
)

168 
__THROW
 
__©åibuã_mÆloc__
 
	`__n⁄nuŒ
 ((1));

174 #i‡
deföed
 
__USE_XOPEN2K8
 || 
	`__GLIBC_USE
 (
LIB_EXT2
Ë|| __GLIBC_USE (
ISOC2X
)

175 *
	$°∫dup
 (c⁄° *
__°rög
, 
size_t
 
__n
)

176 
__THROW
 
__©åibuã_mÆloc__
 
	`__n⁄nuŒ
 ((1));

179 #i‡
deföed
 
__USE_GNU
 && deföed 
__GNUC__


181 
	#°rdu∑
(
s
) \

182 (
__exãnsi⁄__
 \

184 c⁄° *
__ﬁd
 = (
s
); \

185 
size_t
 
__Àn
 = 
	`°æí
 (
__ﬁd
) + 1; \

186 *
__√w
 = (*Ë
	`__buûtö_Æloˇ
 (
__Àn
); \

187 (*Ë
	`mem˝y
 (
__√w
, 
__ﬁd
, 
__Àn
); \

188 
	}
}))

	)

191 
	#°∫du∑
(
s
, 
n
) \

192 (
__exãnsi⁄__
 \

194 c⁄° *
__ﬁd
 = (
s
); \

195 
size_t
 
__Àn
 = 
	`°∫Àn
 (
__ﬁd
, (
n
)); \

196 *
__√w
 = (*Ë
	`__buûtö_Æloˇ
 (
__Àn
 + 1); \

197 
__√w
[
__Àn
] = '\0'; \

198 (*Ë
	`mem˝y
 (
__√w
, 
__ﬁd
, 
__Àn
); \

199 }))

	)

203 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


206 *
°rchr
 (*
__s
, 
__c
)

207 
__THROW
 
__asm
 ("°rchr"Ë
__©åibuã_puª__
 
__n⁄nuŒ
 ((1));

208 c⁄° *
°rchr
 (c⁄° *
__s
, 
__c
)

209 
__THROW
 
__asm
 ("°rchr"Ë
__©åibuã_puª__
 
__n⁄nuŒ
 ((1));

211 #ifde‡
__OPTIMIZE__


212 
__exã∫_Æways_ölöe
 *

213 
°rchr
 (*
__s
, 
__c
Ë
	g__THROW


215  
__buûtö_°rchr
 (
__s
, 
__c
);

218 
__exã∫_Æways_ölöe
 const *

219 
°rchr
 (c⁄° *
__s
, 
__c
Ë
	g__THROW


221  
__buûtö_°rchr
 (
__s
, 
__c
);

226 *
	$°rchr
 (c⁄° *
__s
, 
__c
)

227 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

230 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


233 *
	`°ºchr
 (*
__s
, 
__c
)

234 
__THROW
 
	`__asm
 ("°ºchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

235 c⁄° *
	`°ºchr
 (c⁄° *
__s
, 
__c
)

236 
__THROW
 
	`__asm
 ("°ºchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

238 #ifde‡
__OPTIMIZE__


239 
__exã∫_Æways_ölöe
 *

240 
	`°ºchr
 (*
__s
, 
__c
Ë
__THROW


242  
	`__buûtö_°ºchr
 (
__s
, 
__c
);

245 
__exã∫_Æways_ölöe
 const *

246 
	`°ºchr
 (c⁄° *
__s
, 
__c
Ë
__THROW


248  
	`__buûtö_°ºchr
 (
__s
, 
__c
);

251 
	}
}

253 *
	$°ºchr
 (c⁄° *
__s
, 
__c
)

254 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

257 #ifde‡
__USE_GNU


260 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


261 "C++" *
	$°rch∫ul
 (*
__s
, 
__c
)

262 
__THROW
 
	`__asm
 ("°rch∫ul"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

263 "C++" c⁄° *
	$°rch∫ul
 (c⁄° *
__s
, 
__c
)

264 
__THROW
 
	`__asm
 ("°rch∫ul"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

266 *
	$°rch∫ul
 (c⁄° *
__s
, 
__c
)

267 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

273 
size_t
 
	$°rc•n
 (c⁄° *
__s
, c⁄° *
__ªje˘
)

274 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

277 
size_t
 
	$°r•n
 (c⁄° *
__s
, c⁄° *
__ac˚±
)

278 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

280 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


283 *
	`°Ωbrk
 (*
__s
, c⁄° *
__ac˚±
)

284 
__THROW
 
	`__asm
 ("°Ωbrk"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

285 c⁄° *
	`°Ωbrk
 (c⁄° *
__s
, c⁄° *
__ac˚±
)

286 
__THROW
 
	`__asm
 ("°Ωbrk"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

288 #ifde‡
__OPTIMIZE__


289 
__exã∫_Æways_ölöe
 *

290 
	`°Ωbrk
 (*
__s
, c⁄° *
__ac˚±
Ë
__THROW


292  
	`__buûtö_°Ωbrk
 (
__s
, 
__ac˚±
);

295 
__exã∫_Æways_ölöe
 const *

296 
	`°Ωbrk
 (c⁄° *
__s
, c⁄° *
__ac˚±
Ë
__THROW


298  
	`__buûtö_°Ωbrk
 (
__s
, 
__ac˚±
);

301 
	}
}

303 *
	$°Ωbrk
 (c⁄° *
__s
, c⁄° *
__ac˚±
)

304 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

307 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


310 *
	`°r°r
 (*
__hay°ack
, c⁄° *
__√edÀ
)

311 
__THROW
 
	`__asm
 ("°r°r"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

312 c⁄° *
	`°r°r
 (c⁄° *
__hay°ack
, c⁄° *
__√edÀ
)

313 
__THROW
 
	`__asm
 ("°r°r"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

315 #ifde‡
__OPTIMIZE__


316 
__exã∫_Æways_ölöe
 *

317 
	`°r°r
 (*
__hay°ack
, c⁄° *
__√edÀ
Ë
__THROW


319  
	`__buûtö_°r°r
 (
__hay°ack
, 
__√edÀ
);

322 
__exã∫_Æways_ölöe
 const *

323 
	`°r°r
 (c⁄° *
__hay°ack
, c⁄° *
__√edÀ
Ë
__THROW


325  
	`__buûtö_°r°r
 (
__hay°ack
, 
__√edÀ
);

328 
	}
}

330 *
	$°r°r
 (c⁄° *
__hay°ack
, c⁄° *
__√edÀ
)

331 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

336 *
	$°πok
 (*
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__dñim
)

337 
__THROW
 
	`__n⁄nuŒ
 ((2));

341 *
	$__°πok_r
 (*
__ª°ri˘
 
__s
,

342 c⁄° *
__ª°ri˘
 
__dñim
,

343 **
__ª°ri˘
 
__ßve_±r
)

344 
__THROW
 
	`__n⁄nuŒ
 ((2, 3));

345 #ifde‡
__USE_POSIX


346 *
	$°πok_r
 (*
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__dñim
,

347 **
__ª°ri˘
 
__ßve_±r
)

348 
__THROW
 
	`__n⁄nuŒ
 ((2, 3));

351 #ifde‡
__USE_GNU


353 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


354 "C++" *
	$°rˇ£°r
 (*
__hay°ack
, c⁄° *
__√edÀ
)

355 
__THROW
 
	`__asm
 ("°rˇ£°r"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

356 "C++" c⁄° *
	$°rˇ£°r
 (c⁄° *
__hay°ack
,

357 c⁄° *
__√edÀ
)

358 
__THROW
 
	`__asm
 ("°rˇ£°r"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

360 *
	$°rˇ£°r
 (c⁄° *
__hay°ack
, c⁄° *
__√edÀ
)

361 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

365 #ifde‡
__USE_GNU


369 *
	$memmem
 (c⁄° *
__hay°ack
, 
size_t
 
__hay°ackÀn
,

370 c⁄° *
__√edÀ
, 
size_t
 
__√edÀÀn
)

371 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 3));

375 *
	$__memp˝y
 (*
__ª°ri˘
 
__de°
,

376 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

377 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

378 *
	$memp˝y
 (*
__ª°ri˘
 
__de°
,

379 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

380 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

385 
size_t
 
	$°æí
 (c⁄° *
__s
)

386 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

388 #ifdef 
__USE_XOPEN2K8


391 
size_t
 
	$°∫Àn
 (c⁄° *
__°rög
, 
size_t
 
__maxÀn
)

392 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

397 *
	$°ªº‹
 (
__î∫um
Ë
__THROW
;

398 #ifde‡
__USE_XOPEN2K


406 #i‡
deföed
 
__USE_XOPEN2K
 && !deföed 
__USE_GNU


409 #ifde‡
__REDIRECT_NTH


410 
	`__REDIRECT_NTH
 (
°ªº‹_r
,

411 (
__î∫um
, *
__buf
, 
size_t
 
__buÊí
),

412 
__xpg_°ªº‹_r
Ë
	`__n⁄nuŒ
 ((2));

414 
	$__xpg_°ªº‹_r
 (
__î∫um
, *
__buf
, 
size_t
 
__buÊí
)

415 
__THROW
 
	`__n⁄nuŒ
 ((2));

416 
	#°ªº‹_r
 
__xpg_°ªº‹_r


	)

421 *
	$°ªº‹_r
 (
__î∫um
, *
__buf
, 
size_t
 
__buÊí
)

422 
__THROW
 
	`__n⁄nuŒ
 ((2)Ë
__wur
;

426 #ifde‡
__USE_XOPEN2K8


428 *
	$°ªº‹_l
 (
__î∫um
, 
loˇÀ_t
 
__l
Ë
__THROW
;

431 #ifde‡
__USE_MISC


432 
	~<°rögs.h
>

436 
	$ex∂icô_bzîo
 (*
__s
, 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

440 *
	$°r£p
 (**
__ª°ri˘
 
__°rögp
,

441 c⁄° *
__ª°ri˘
 
__dñim
)

442 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

445 #ifdef 
__USE_XOPEN2K8


447 *
	$°rsig«l
 (
__sig
Ë
__THROW
;

450 *
	$__°p˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
)

451 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

452 *
	$°p˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
)

453 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

457 *
	$__°≤˝y
 (*
__ª°ri˘
 
__de°
,

458 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

459 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

460 *
	$°≤˝y
 (*
__ª°ri˘
 
__de°
,

461 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

462 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

465 #ifdef 
__USE_GNU


467 
	$°rvîscmp
 (c⁄° *
__s1
, c⁄° *
__s2
)

468 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

471 *
	$°r‰y
 (*
__°rög
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

474 *
	$mem‰ob
 (*
__s
, 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

476 #i‚de‡
ba£«me


481 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


482 "C++" *
	$ba£«me
 (*
__fûíame
)

483 
__THROW
 
	`__asm
 ("ba£«me"Ë
	`__n⁄nuŒ
 ((1));

484 "C++" c⁄° *
	$ba£«me
 (c⁄° *
__fûíame
)

485 
__THROW
 
	`__asm
 ("ba£«me"Ë
	`__n⁄nuŒ
 ((1));

487 *
	$ba£«me
 (c⁄° *
__fûíame
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

492 #i‡
	`__GNUC_PREREQ
 (3,4)

493 #i‡
__USE_FORTIFY_LEVEL
 > 0 && 
deföed
 
__f‹tify_fun˘i⁄


495 
	~<bôs/°rög_f‹tifõd.h
>

499 
__END_DECLS


	@/usr/include/unistd.h

22 #i‚def 
_UNISTD_H


23 
	#_UNISTD_H
 1

	)

25 
	~<„©uªs.h
>

27 
	g__BEGIN_DECLS


32 #ifde‡
__USE_XOPEN2K8


34 
	#_POSIX_VERSION
 200809L

	)

35 #ñi‡
deföed
 
__USE_XOPEN2K


37 
	#_POSIX_VERSION
 200112L

	)

38 #ñi‡
deföed
 
__USE_POSIX199506


40 
	#_POSIX_VERSION
 199506L

	)

41 #ñi‡
deföed
 
__USE_POSIX199309


43 
	#_POSIX_VERSION
 199309L

	)

46 
	#_POSIX_VERSION
 199009L

	)

52 #ifde‡
__USE_XOPEN2K8


53 
	#__POSIX2_THIS_VERSION
 200809L

	)

55 #ñi‡
deföed
 
__USE_XOPEN2K


57 
	#__POSIX2_THIS_VERSION
 200112L

	)

58 #ñi‡
deföed
 
__USE_POSIX199506


60 
	#__POSIX2_THIS_VERSION
 199506L

	)

63 
	#__POSIX2_THIS_VERSION
 199209L

	)

67 
	#_POSIX2_VERSION
 
__POSIX2_THIS_VERSION


	)

70 
	#_POSIX2_C_VERSION
 
__POSIX2_THIS_VERSION


	)

74 
	#_POSIX2_C_BIND
 
__POSIX2_THIS_VERSION


	)

78 
	#_POSIX2_C_DEV
 
__POSIX2_THIS_VERSION


	)

82 
	#_POSIX2_SW_DEV
 
__POSIX2_THIS_VERSION


	)

86 
	#_POSIX2_LOCALEDEF
 
__POSIX2_THIS_VERSION


	)

89 #ifde‡
__USE_XOPEN2K8


90 
	#_XOPEN_VERSION
 700

	)

91 #ñi‡
deföed
 
__USE_XOPEN2K


92 
	#_XOPEN_VERSION
 600

	)

93 #ñi‡
deföed
 
__USE_UNIX98


94 
	#_XOPEN_VERSION
 500

	)

96 
	#_XOPEN_VERSION
 4

	)

100 
	#_XOPEN_XCU_VERSION
 4

	)

103 
	#_XOPEN_XPG2
 1

	)

104 
	#_XOPEN_XPG3
 1

	)

105 
	#_XOPEN_XPG4
 1

	)

108 
	#_XOPEN_UNIX
 1

	)

112 
	#_XOPEN_ENH_I18N
 1

	)

115 
	#_XOPEN_LEGACY
 1

	)

202 
	~<bôs/posix_›t.h
>

205 #i‡
deföed
 
__USE_UNIX98
 || deföed 
__USE_XOPEN2K


206 
	~<bôs/ívú⁄míts.h
>

210 
	#STDIN_FILENO
 0

	)

211 
	#STDOUT_FILENO
 1

	)

212 
	#STDERR_FILENO
 2

	)

217 
	~<bôs/ty≥s.h
>

219 #i‚def 
__ssize_t_deföed


220 
__ssize_t
 
	tssize_t
;

221 
	#__ssize_t_deföed


	)

224 
	#__√ed_size_t


	)

225 
	#__√ed_NULL


	)

226 
	~<°ddef.h
>

228 #i‡
deföed
 
__USE_XOPEN
 || deföed 
__USE_XOPEN2K


231 #i‚de‡
__gid_t_deföed


232 
__gid_t
 
	tgid_t
;

233 
	#__gid_t_deföed


	)

236 #i‚de‡
__uid_t_deföed


237 
__uid_t
 
	tuid_t
;

238 
	#__uid_t_deföed


	)

241 #i‚de‡
__off_t_deföed


242 #i‚de‡
__USE_FILE_OFFSET64


243 
__off_t
 
	toff_t
;

245 
__off64_t
 
	toff_t
;

247 
	#__off_t_deföed


	)

249 #i‡
deföed
 
__USE_LARGEFILE64
 && !deföed 
__off64_t_deföed


250 
__off64_t
 
	toff64_t
;

251 
	#__off64_t_deföed


	)

254 #i‚de‡
__u£c⁄ds_t_deföed


255 
__u£c⁄ds_t
 
	tu£c⁄ds_t
;

256 
	#__u£c⁄ds_t_deföed


	)

259 #i‚de‡
__pid_t_deföed


260 
__pid_t
 
	tpid_t
;

261 
	#__pid_t_deföed


	)

265 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K


266 #i‚de‡
__öçå_t_deföed


267 
__öçå_t
 
	töçå_t
;

268 
	#__öçå_t_deföed


	)

272 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


273 #i‚de‡
__sockÀn_t_deföed


274 
__sockÀn_t
 
	tsockÀn_t
;

275 
	#__sockÀn_t_deföed


	)

281 
	#R_OK
 4

	)

282 
	#W_OK
 2

	)

283 
	#X_OK
 1

	)

284 
	#F_OK
 0

	)

287 
	$ac˚ss
 (c⁄° *
__«me
, 
__ty≥
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

289 #ifde‡
__USE_GNU


292 
	$euidac˚ss
 (c⁄° *
__«me
, 
__ty≥
)

293 
__THROW
 
	`__n⁄nuŒ
 ((1));

296 
	$óc˚ss
 (c⁄° *
__«me
, 
__ty≥
)

297 
__THROW
 
	`__n⁄nuŒ
 ((1));

300 #ifde‡
__USE_ATFILE


304 
	$Ác˚sßt
 (
__fd
, c⁄° *
__fûe
, 
__ty≥
, 
__Êag
)

305 
__THROW
 
	`__n⁄nuŒ
 ((2)Ë
__wur
;

310 #i‚def 
_STDIO_H


311 
	#SEEK_SET
 0

	)

312 
	#SEEK_CUR
 1

	)

313 
	#SEEK_END
 2

	)

314 #ifde‡
__USE_GNU


315 
	#SEEK_DATA
 3

	)

316 
	#SEEK_HOLE
 4

	)

320 #i‡
deföed
 
__USE_MISC
 && !deföed 
L_SET


322 
	#L_SET
 
SEEK_SET


	)

323 
	#L_INCR
 
SEEK_CUR


	)

324 
	#L_XTND
 
SEEK_END


	)

333 #i‚de‡
__USE_FILE_OFFSET64


334 
__off_t
 
	$l£ek
 (
__fd
, 
__off_t
 
__off£t
, 
__whí˚
Ë
__THROW
;

336 #ifde‡
__REDIRECT_NTH


337 
__off64_t
 
	`__REDIRECT_NTH
 (
l£ek
,

338 (
__fd
, 
__off64_t
 
__off£t
, 
__whí˚
),

339 
l£ek64
);

341 
	#l£ek
 
l£ek64


	)

344 #ifde‡
__USE_LARGEFILE64


345 
__off64_t
 
	$l£ek64
 (
__fd
, 
__off64_t
 
__off£t
, 
__whí˚
)

346 
__THROW
;

353 
	`˛o£
 (
__fd
);

360 
ssize_t
 
	$ªad
 (
__fd
, *
__buf
, 
size_t
 
__nbyãs
Ë
__wur
;

366 
ssize_t
 
	$wrôe
 (
__fd
, c⁄° *
__buf
, 
size_t
 
__n
Ë
__wur
;

368 #i‡
deföed
 
__USE_UNIX98
 || deföed 
__USE_XOPEN2K8


369 #i‚de‡
__USE_FILE_OFFSET64


376 
ssize_t
 
	$¥ód
 (
__fd
, *
__buf
, 
size_t
 
__nbyãs
,

377 
__off_t
 
__off£t
Ë
__wur
;

384 
ssize_t
 
	$pwrôe
 (
__fd
, c⁄° *
__buf
, 
size_t
 
__n
,

385 
__off_t
 
__off£t
Ë
__wur
;

387 #ifde‡
__REDIRECT


388 
ssize_t
 
	`__REDIRECT
 (
¥ód
, (
__fd
, *
__buf
, 
size_t
 
__nbyãs
,

389 
__off64_t
 
__off£t
),

390 
¥ód64
Ë
__wur
;

391 
ssize_t
 
	`__REDIRECT
 (
pwrôe
, (
__fd
, c⁄° *
__buf
,

392 
size_t
 
__nbyãs
, 
__off64_t
 
__off£t
),

393 
pwrôe64
Ë
__wur
;

395 
	#¥ód
 
¥ód64


	)

396 
	#pwrôe
 
pwrôe64


	)

400 #ifde‡
__USE_LARGEFILE64


404 
ssize_t
 
	$¥ód64
 (
__fd
, *
__buf
, 
size_t
 
__nbyãs
,

405 
__off64_t
 
__off£t
Ë
__wur
;

408 
ssize_t
 
	$pwrôe64
 (
__fd
, c⁄° *
__buf
, 
size_t
 
__n
,

409 
__off64_t
 
__off£t
Ë
__wur
;

417 
	$pùe
 (
__pùedes
[2]Ë
__THROW
 
__wur
;

419 #ifde‡
__USE_GNU


422 
	$pùe2
 (
__pùedes
[2], 
__Êags
Ë
__THROW
 
__wur
;

432 
	$Æ¨m
 (
__£c⁄ds
Ë
__THROW
;

444 
	`¶ìp
 (
__£c⁄ds
);

446 #i‡(
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K8
) \

447 || 
deföed
 
__USE_MISC


452 
__u£c⁄ds_t
 
	$uÆ¨m
 (
__u£c⁄ds_t
 
__vÆue
, __u£c⁄ds_à
__öãrvÆ
)

453 
__THROW
;

460 
	`u¶ìp
 (
__u£c⁄ds_t
 
__u£c⁄ds
);

469 
	`∑u£
 ();

473 
	$chown
 (c⁄° *
__fûe
, 
__uid_t
 
__ow√r
, 
__gid_t
 
__group
)

474 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

476 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8


478 
	$fchown
 (
__fd
, 
__uid_t
 
__ow√r
, 
__gid_t
 
__group
Ë
__THROW
 
__wur
;

483 
	$lchown
 (c⁄° *
__fûe
, 
__uid_t
 
__ow√r
, 
__gid_t
 
__group
)

484 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

488 #ifde‡
__USE_ATFILE


491 
	$fchow«t
 (
__fd
, c⁄° *
__fûe
, 
__uid_t
 
__ow√r
,

492 
__gid_t
 
__group
, 
__Êag
)

493 
__THROW
 
	`__n⁄nuŒ
 ((2)Ë
__wur
;

497 
	$chdú
 (c⁄° *
__∑th
Ë
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

499 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8


501 
	$fchdú
 (
__fd
Ë
__THROW
 
__wur
;

511 *
	$gëcwd
 (*
__buf
, 
size_t
 
__size
Ë
__THROW
 
__wur
;

513 #ifdef 
__USE_GNU


517 *
	$gë_cuºít_dú_«me
 (Ë
__THROW
;

520 #i‡(
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K8
) \

521 || 
deföed
 
__USE_MISC


525 *
	$gëwd
 (*
__buf
)

526 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__©åibuã_dïªˇãd__
 
__wur
;

531 
	$dup
 (
__fd
Ë
__THROW
 
__wur
;

534 
	$dup2
 (
__fd
, 
__fd2
Ë
__THROW
;

536 #ifde‡
__USE_GNU


539 
	$dup3
 (
__fd
, 
__fd2
, 
__Êags
Ë
__THROW
;

543 **
__ívú⁄
;

544 #ifde‡
__USE_GNU


545 **
ívú⁄
;

551 
	$execve
 (c⁄° *
__∑th
, *c⁄° 
__¨gv
[],

552 *c⁄° 
__ívp
[]Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

554 #ifde‡
__USE_XOPEN2K8


557 
	$„xecve
 (
__fd
, *c⁄° 
__¨gv
[], *c⁄° 
__ívp
[])

558 
__THROW
 
	`__n⁄nuŒ
 ((2));

563 
	$execv
 (c⁄° *
__∑th
, *c⁄° 
__¨gv
[])

564 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

568 
	$exe˛e
 (c⁄° *
__∑th
, c⁄° *
__¨g
, ...)

569 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

573 
	$exe˛
 (c⁄° *
__∑th
, c⁄° *
__¨g
, ...)

574 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

578 
	$execvp
 (c⁄° *
__fûe
, *c⁄° 
__¨gv
[])

579 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

584 
	$exe˛p
 (c⁄° *
__fûe
, c⁄° *
__¨g
, ...)

585 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

587 #ifde‡
__USE_GNU


590 
	$execv≥
 (c⁄° *
__fûe
, *c⁄° 
__¨gv
[],

591 *c⁄° 
__ívp
[])

592 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

596 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


598 
	$ni˚
 (
__öc
Ë
__THROW
 
__wur
;

603 
	$_exô
 (
__°©us
Ë
	`__©åibuã__
 ((
__n‹ëu∫__
));

609 
	~<bôs/c⁄‚ame.h
>

612 
	$∑thc⁄f
 (c⁄° *
__∑th
, 
__«me
)

613 
__THROW
 
	`__n⁄nuŒ
 ((1));

616 
	$Â©hc⁄f
 (
__fd
, 
__«me
Ë
__THROW
;

619 
	$sysc⁄f
 (
__«me
Ë
__THROW
;

621 #ifdef 
__USE_POSIX2


623 
size_t
 
	$c⁄f°r
 (
__«me
, *
__buf
, 
size_t
 
__Àn
Ë
__THROW
;

628 
__pid_t
 
	$gëpid
 (Ë
__THROW
;

631 
__pid_t
 
	$gëµid
 (Ë
__THROW
;

634 
__pid_t
 
	$gëpgΩ
 (Ë
__THROW
;

637 
__pid_t
 
	$__gëpgid
 (
__pid_t
 
__pid
Ë
__THROW
;

638 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8


639 
__pid_t
 
	$gëpgid
 (
__pid_t
 
__pid
Ë
__THROW
;

646 
	$£çgid
 (
__pid_t
 
__pid
, __pid_à
__pgid
Ë
__THROW
;

648 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN_EXTENDED


660 
	$£çgΩ
 (Ë
__THROW
;

667 
__pid_t
 
	$£tsid
 (Ë
__THROW
;

669 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8


671 
__pid_t
 
	$gësid
 (
__pid_t
 
__pid
Ë
__THROW
;

675 
__uid_t
 
	$gëuid
 (Ë
__THROW
;

678 
__uid_t
 
	$gëeuid
 (Ë
__THROW
;

681 
__gid_t
 
	$gëgid
 (Ë
__THROW
;

684 
__gid_t
 
	$gëegid
 (Ë
__THROW
;

689 
	$gëgroups
 (
__size
, 
__gid_t
 
__li°
[]Ë
__THROW
 
__wur
;

691 #ifdef 
__USE_GNU


693 
	$group_membî
 (
__gid_t
 
__gid
Ë
__THROW
;

700 
	$£tuid
 (
__uid_t
 
__uid
Ë
__THROW
 
__wur
;

702 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN_EXTENDED


705 
	$£åeuid
 (
__uid_t
 
__ruid
, __uid_à
__euid
Ë
__THROW
 
__wur
;

708 #ifde‡
__USE_XOPEN2K


710 
	$£ãuid
 (
__uid_t
 
__uid
Ë
__THROW
 
__wur
;

717 
	$£tgid
 (
__gid_t
 
__gid
Ë
__THROW
 
__wur
;

719 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN_EXTENDED


722 
	$£åegid
 (
__gid_t
 
__rgid
, __gid_à
__egid
Ë
__THROW
 
__wur
;

725 #ifde‡
__USE_XOPEN2K


727 
	$£ãgid
 (
__gid_t
 
__gid
Ë
__THROW
 
__wur
;

730 #ifde‡
__USE_GNU


733 
	$gëªsuid
 (
__uid_t
 *
__ruid
, __uid_à*
__euid
, __uid_à*
__suid
)

734 
__THROW
;

738 
	$gëªsgid
 (
__gid_t
 *
__rgid
, __gid_à*
__egid
, __gid_à*
__sgid
)

739 
__THROW
;

743 
	$£åesuid
 (
__uid_t
 
__ruid
, __uid_à
__euid
, __uid_à
__suid
)

744 
__THROW
 
__wur
;

748 
	$£åesgid
 (
__gid_t
 
__rgid
, __gid_à
__egid
, __gid_à
__sgid
)

749 
__THROW
 
__wur
;

756 
__pid_t
 
	$f‹k
 (Ë
__THROWNL
;

758 #i‡(
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K8
) \

759 || 
deföed
 
__USE_MISC


764 
__pid_t
 
	$vf‹k
 (Ë
__THROW
;

770 *
	$ây«me
 (
__fd
Ë
__THROW
;

774 
	$ây«me_r
 (
__fd
, *
__buf
, 
size_t
 
__buÊí
)

775 
__THROW
 
	`__n⁄nuŒ
 ((2)Ë
__wur
;

779 
	$ißây
 (
__fd
Ë
__THROW
;

781 #ifde‡
__USE_MISC


784 
	$ây¶Ÿ
 (Ë
__THROW
;

789 
	$lök
 (c⁄° *
__‰om
, c⁄° *
__to
)

790 
__THROW
 
	`__n⁄nuŒ
 ((1, 2)Ë
__wur
;

792 #ifde‡
__USE_ATFILE


795 
	$lök©
 (
__‰omfd
, c⁄° *
__‰om
, 
__tofd
,

796 c⁄° *
__to
, 
__Êags
)

797 
__THROW
 
	`__n⁄nuŒ
 ((2, 4)Ë
__wur
;

800 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K


802 
	$symlök
 (c⁄° *
__‰om
, c⁄° *
__to
)

803 
__THROW
 
	`__n⁄nuŒ
 ((1, 2)Ë
__wur
;

808 
ssize_t
 
	$ªadlök
 (c⁄° *
__ª°ri˘
 
__∑th
,

809 *
__ª°ri˘
 
__buf
, 
size_t
 
__Àn
)

810 
__THROW
 
	`__n⁄nuŒ
 ((1, 2)Ë
__wur
;

813 #ifde‡
__USE_ATFILE


815 
	$symlök©
 (c⁄° *
__‰om
, 
__tofd
,

816 c⁄° *
__to
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 3)Ë
__wur
;

819 
ssize_t
 
	$ªadlök©
 (
__fd
, c⁄° *
__ª°ri˘
 
__∑th
,

820 *
__ª°ri˘
 
__buf
, 
size_t
 
__Àn
)

821 
__THROW
 
	`__n⁄nuŒ
 ((2, 3)Ë
__wur
;

825 
	$u∆ök
 (c⁄° *
__«me
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

827 #ifde‡
__USE_ATFILE


829 
	$u∆ök©
 (
__fd
, c⁄° *
__«me
, 
__Êag
)

830 
__THROW
 
	`__n⁄nuŒ
 ((2));

834 
	$rmdú
 (c⁄° *
__∑th
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

838 
__pid_t
 
	$tcgëpgΩ
 (
__fd
Ë
__THROW
;

841 
	$tc£çgΩ
 (
__fd
, 
__pid_t
 
__pgΩ_id
Ë
__THROW
;

848 *
	`gëlogö
 ();

849 #ifde‡
__USE_POSIX199506


856 
	$gëlogö_r
 (*
__«me
, 
size_t
 
__«me_Àn
Ë
	`__n⁄nuŒ
 ((1));

859 #ifdef 
__USE_MISC


861 
	$£éogö
 (c⁄° *
__«me
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

865 #ifdef 
__USE_POSIX2


869 
	~<bôs/gë›t_posix.h
>

873 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K


877 
	$gëho°«me
 (*
__«me
, 
size_t
 
__Àn
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

881 #i‡
deföed
 
__USE_MISC


884 
	$£tho°«me
 (c⁄° *
__«me
, 
size_t
 
__Àn
)

885 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

889 
	$£tho°id
 (
__id
Ë
__THROW
 
__wur
;

895 
	$gëdomaö«me
 (*
__«me
, 
size_t
 
__Àn
)

896 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

897 
	$£tdomaö«me
 (c⁄° *
__«me
, 
size_t
 
__Àn
)

898 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

904 
	$vh™gup
 (Ë
__THROW
;

907 
	$ªvoke
 (c⁄° *
__fûe
Ë
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

915 
	$¥ofû
 (*
__ßm∂e_buf„r
, 
size_t
 
__size
,

916 
size_t
 
__off£t
, 
__sˇÀ
)

917 
__THROW
 
	`__n⁄nuŒ
 ((1));

923 
	$ac˘
 (c⁄° *
__«me
Ë
__THROW
;

927 *
	$gëu£rshñl
 (Ë
__THROW
;

928 
	$ídu£rshñl
 (Ë
__THROW
;

929 
	$£tu£rshñl
 (Ë
__THROW
;

935 
	$d´m⁄
 (
__nochdú
, 
__no˛o£
Ë
__THROW
 
__wur
;

939 #i‡
deföed
 
__USE_MISC
 || (deföed 
__USE_XOPEN
 && !deföed 
__USE_XOPEN2K
)

942 
	$chroŸ
 (c⁄° *
__∑th
Ë
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

946 *
	$gë∑ss
 (c⁄° *
__¥om±
Ë
	`__n⁄nuŒ
 ((1));

954 
	`fsync
 (
__fd
);

957 #ifde‡
__USE_GNU


960 
	$syncfs
 (
__fd
Ë
__THROW
;

964 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN_EXTENDED


967 
	`gëho°id
 ();

970 
	$sync
 (Ë
__THROW
;

973 #i‡
deföed
 
__USE_MISC
 || !deföed 
__USE_XOPEN2K


976 
	$gë∑gesize
 (Ë
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

981 
	$gëdèbÀsize
 (Ë
__THROW
;

987 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8


990 #i‚de‡
__USE_FILE_OFFSET64


991 
	$åunˇã
 (c⁄° *
__fûe
, 
__off_t
 
__Àngth
)

992 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

994 #ifde‡
__REDIRECT_NTH


995 
	`__REDIRECT_NTH
 (
åunˇã
,

996 (c⁄° *
__fûe
, 
__off64_t
 
__Àngth
),

997 
åunˇã64
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

999 
	#åunˇã
 
åunˇã64


	)

1002 #ifde‡
__USE_LARGEFILE64


1003 
	$åunˇã64
 (c⁄° *
__fûe
, 
__off64_t
 
__Àngth
)

1004 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

1009 #i‡
deföed
 
__USE_POSIX199309
 \

1010 || 
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K


1013 #i‚de‡
__USE_FILE_OFFSET64


1014 
	$·runˇã
 (
__fd
, 
__off_t
 
__Àngth
Ë
__THROW
 
__wur
;

1016 #ifde‡
__REDIRECT_NTH


1017 
	`__REDIRECT_NTH
 (
·runˇã
, (
__fd
, 
__off64_t
 
__Àngth
),

1018 
·runˇã64
Ë
__wur
;

1020 
	#·runˇã
 
·runˇã64


	)

1023 #ifde‡
__USE_LARGEFILE64


1024 
	$·runˇã64
 (
__fd
, 
__off64_t
 
__Àngth
Ë
__THROW
 
__wur
;

1030 #i‡(
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K
) \

1031 || 
deföed
 
__USE_MISC


1035 
	$brk
 (*
__addr
Ë
__THROW
 
__wur
;

1041 *
	$sbrk
 (
öçå_t
 
__dñè
Ë
__THROW
;

1045 #ifde‡
__USE_MISC


1056 
	$sysˇŒ
 (
__sy¢o
, ...Ë
__THROW
;

1061 #i‡(
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN_EXTENDED
Ë&& !deföed 
F_LOCK


1073 
	#F_ULOCK
 0

	)

1074 
	#F_LOCK
 1

	)

1075 
	#F_TLOCK
 2

	)

1076 
	#F_TEST
 3

	)

1078 #i‚de‡
__USE_FILE_OFFSET64


1079 
	$lockf
 (
__fd
, 
__cmd
, 
__off_t
 
__Àn
Ë
__wur
;

1081 #ifde‡
__REDIRECT


1082 
	`__REDIRECT
 (
lockf
, (
__fd
, 
__cmd
, 
__off64_t
 
__Àn
),

1083 
lockf64
Ë
__wur
;

1085 
	#lockf
 
lockf64


	)

1088 #ifde‡
__USE_LARGEFILE64


1089 
	$lockf64
 (
__fd
, 
__cmd
, 
__off64_t
 
__Àn
Ë
__wur
;

1094 #ifde‡
__USE_GNU


1099 
	#TEMP_FAILURE_RETRY
(
ex¥essi⁄
) \

1100 (
__exãnsi⁄__
 \

1101 ({ 
__ªsu…
; \

1102 dÿ
__ªsu…
 = (Ë(
ex¥essi⁄
); \

1103 
__ªsu…
 =-1L && 
î∫o
 =
EINTR
); \

1104 
__ªsu…
; 
	}
}))

	)

1107 
ssize_t
 
c›y_fûe_ønge
 (
__öfd
, 
__off64_t
 *
__pöoff
,

1108 
__outfd
, 
__off64_t
 *
__poutoff
,

1109 
size_t
 
__Àngth
, 
__Êags
);

1112 #i‡
deföed
 
__USE_POSIX199309
 || deföed 
__USE_UNIX98


1115 
fd©async
 (
__fûdes
);

1118 #ifde‡
__USE_MISC


1124 *
	$¸y±
 (c⁄° *
__key
, c⁄° *
__ß…
)

1125 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

1128 #ifdef 
__USE_XOPEN


1133 
	$swab
 (c⁄° *
__ª°ri˘
 
__‰om
, *__ª°ri˘ 
__to
,

1134 
ssize_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

1141 #i‡
deföed
 
__USE_XOPEN
 && !deföed 
__USE_XOPEN2K


1143 *
	$˘îmid
 (*
__s
Ë
__THROW
;

1146 *
	`cu£rid
 (*
__s
);

1152 #i‡
deföed
 
__USE_UNIX98
 && !deföed 
__USE_XOPEN2K


1153 
	$±hªad_©f‹k
 ((*
__¥ï¨e
) (),

1154 (*
__∑ª¡
) (),

1155 (*
__chûd
Ë()Ë
__THROW
;

1158 #ifde‡
__USE_MISC


1161 
	$gëíå›y
 (*
__buf„r
, 
size_t
 
__Àngth
Ë
__wur
;

1165 #i‡
__USE_FORTIFY_LEVEL
 > 0 && 
deföed
 
__f‹tify_fun˘i⁄


1166 
	~<bôs/uni°d.h
>

1170 
	~<bôs/uni°d_ext.h
>

1172 
__END_DECLS


	@/usr/include/alloca.h

18 #i‚def 
_ALLOCA_H


19 
	#_ALLOCA_H
 1

	)

21 
	~<„©uªs.h
>

23 
	#__√ed_size_t


	)

24 
	~<°ddef.h
>

26 
	g__BEGIN_DECLS


29 #unde‡
Æloˇ


32 *
	$Æloˇ
 (
size_t
 
__size
Ë
__THROW
;

34 #ifdef 
__GNUC__


35 
	#Æloˇ
(
size
Ë
	`__buûtö_Æloˇ
 (size)

	)

38 
__END_DECLS


	@/usr/include/features.h

18 #i‚def 
_FEATURES_H


19 
	#_FEATURES_H
 1

	)

120 #unde‡
__USE_ISOC11


121 #unde‡
__USE_ISOC99


122 #unde‡
__USE_ISOC95


123 #unde‡
__USE_ISOCXX11


124 #unde‡
__USE_POSIX


125 #unde‡
__USE_POSIX2


126 #unde‡
__USE_POSIX199309


127 #unde‡
__USE_POSIX199506


128 #unde‡
__USE_XOPEN


129 #unde‡
__USE_XOPEN_EXTENDED


130 #unde‡
__USE_UNIX98


131 #unde‡
__USE_XOPEN2K


132 #unde‡
__USE_XOPEN2KXSI


133 #unde‡
__USE_XOPEN2K8


134 #unde‡
__USE_XOPEN2K8XSI


135 #unde‡
__USE_LARGEFILE


136 #unde‡
__USE_LARGEFILE64


137 #unde‡
__USE_FILE_OFFSET64


138 #unde‡
__USE_MISC


139 #unde‡
__USE_ATFILE


140 #unde‡
__USE_GNU


141 #unde‡
__USE_FORTIFY_LEVEL


142 #unde‡
__KERNEL_STRICT_NAMES


143 #unde‡
__GLIBC_USE_ISOC2X


144 #unde‡
__GLIBC_USE_DEPRECATED_GETS


145 #unde‡
__GLIBC_USE_DEPRECATED_SCANF


149 #i‚de‡
_LOOSE_KERNEL_NAMES


150 
	#__KERNEL_STRICT_NAMES


	)

160 #i‡
deföed
 
__GNUC__
 && deföed 
__GNUC_MINOR__


161 
	#__GNUC_PREREQ
(
maj
, 
mö
) \

162 ((
__GNUC__
 << 16Ë+ 
__GNUC_MINOR__
 >((
maj
Ë<< 16Ë+ (
mö
))

	)

164 
	#__GNUC_PREREQ
(
maj
, 
mö
Ë0

	)

171 #i‡
deföed
 
__˛™g_maj‹__
 && deföed 
__˛™g_mö‹__


172 
	#__glibc_˛™g_¥îeq
(
maj
, 
mö
) \

173 ((
__˛™g_maj‹__
 << 16Ë+ 
__˛™g_mö‹__
 >((
maj
Ë<< 16Ë+ (
mö
))

	)

175 
	#__glibc_˛™g_¥îeq
(
maj
, 
mö
Ë0

	)

179 
	#__GLIBC_USE
(
F
Ë
__GLIBC_USE_
 ## 
	)
F

185 #i‡(
deföed
 
_BSD_SOURCE
 || deföed 
_SVID_SOURCE
) \

186 && !
deföed
 
	g_DEFAULT_SOURCE


188 #unde‡
_DEFAULT_SOURCE


189 
	#_DEFAULT_SOURCE
 1

	)

193 #ifde‡
_GNU_SOURCE


194 #unde‡
_ISOC95_SOURCE


195 
	#_ISOC95_SOURCE
 1

	)

196 #unde‡
_ISOC99_SOURCE


197 
	#_ISOC99_SOURCE
 1

	)

198 #unde‡
_ISOC11_SOURCE


199 
	#_ISOC11_SOURCE
 1

	)

200 #unde‡
_ISOC2X_SOURCE


201 
	#_ISOC2X_SOURCE
 1

	)

202 #unde‡
_POSIX_SOURCE


203 
	#_POSIX_SOURCE
 1

	)

204 #unde‡
_POSIX_C_SOURCE


205 
	#_POSIX_C_SOURCE
 200809L

	)

206 #unde‡
_XOPEN_SOURCE


207 
	#_XOPEN_SOURCE
 700

	)

208 #unde‡
_XOPEN_SOURCE_EXTENDED


209 
	#_XOPEN_SOURCE_EXTENDED
 1

	)

210 #unde‡
_LARGEFILE64_SOURCE


211 
	#_LARGEFILE64_SOURCE
 1

	)

212 #unde‡
_DEFAULT_SOURCE


213 
	#_DEFAULT_SOURCE
 1

	)

214 #unde‡
_ATFILE_SOURCE


215 
	#_ATFILE_SOURCE
 1

	)

220 #i‡(
deföed
 
_DEFAULT_SOURCE
 \

221 || (!
deföed
 
	g__STRICT_ANSI__
 \

222 && !
deföed
 
	g_ISOC99_SOURCE
 && !deföed 
	g_ISOC11_SOURCE
 \

223 && !
deföed
 
	g_ISOC2X_SOURCE
 \

224 && !
deföed
 
	g_POSIX_SOURCE
 && !deföed 
	g_POSIX_C_SOURCE
 \

225 && !
deföed
 
	g_XOPEN_SOURCE
))

226 #unde‡
_DEFAULT_SOURCE


227 
	#_DEFAULT_SOURCE
 1

	)

231 #i‡(
deföed
 
_ISOC2X_SOURCE
 \

232 || (
deföed
 
	g__STDC_VERSION__
 && __STDC_VERSION__ > 201710L))

233 
	#__GLIBC_USE_ISOC2X
 1

	)

235 
	#__GLIBC_USE_ISOC2X
 0

	)

239 #i‡(
deföed
 
_ISOC11_SOURCE
 || deföed 
_ISOC2X_SOURCE
 \

240 || (
deföed
 
	g__STDC_VERSION__
 && __STDC_VERSION__ >= 201112L))

241 
	#__USE_ISOC11
 1

	)

245 #i‡(
deföed
 
_ISOC99_SOURCE
 || deföed 
_ISOC11_SOURCE
 \

246 || 
deföed
 
_ISOC2X_SOURCE
 \

247 || (
deföed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L))

248 
	#__USE_ISOC99
 1

	)

252 #i‡(
deföed
 
_ISOC99_SOURCE
 || deföed 
_ISOC11_SOURCE
 \

253 || 
deföed
 
_ISOC2X_SOURCE
 \

254 || (
deföed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199409L))

255 
	#__USE_ISOC95
 1

	)

258 #ifde‡
__˝lu•lus


260 #i‡
__˝lu•lus
 >= 201703L

261 
	#__USE_ISOC11
 1

	)

265 #i‡
__˝lu•lus
 >201103L || 
deföed
 
__GXX_EXPERIMENTAL_CXX0X__


266 
	#__USE_ISOCXX11
 1

	)

267 
	#__USE_ISOC99
 1

	)

274 #ifde‡
_DEFAULT_SOURCE


275 #i‡!
deföed
 
_POSIX_SOURCE
 && !deföed 
_POSIX_C_SOURCE


276 
	#__USE_POSIX_IMPLICITLY
 1

	)

278 #unde‡
_POSIX_SOURCE


279 
	#_POSIX_SOURCE
 1

	)

280 #unde‡
_POSIX_C_SOURCE


281 
	#_POSIX_C_SOURCE
 200809L

	)

284 #i‡((!
deföed
 
__STRICT_ANSI__
 \

285 || (
deföed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) >= 500)) \

286 && !
deföed
 
_POSIX_SOURCE
 && !deföed 
_POSIX_C_SOURCE
)

287 
	#_POSIX_SOURCE
 1

	)

288 #i‡
deföed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 500

289 
	#_POSIX_C_SOURCE
 2

	)

290 #ñi‡
deföed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 600

291 
	#_POSIX_C_SOURCE
 199506L

	)

292 #ñi‡
deföed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 700

293 
	#_POSIX_C_SOURCE
 200112L

	)

295 
	#_POSIX_C_SOURCE
 200809L

	)

297 
	#__USE_POSIX_IMPLICITLY
 1

	)

306 #i‡((!
deföed
 
_POSIX_C_SOURCE
 || (_POSIX_C_SOURCE - 0) < 199506L) \

307 && (
deföed
 
_REENTRANT
 || deföed 
_THREAD_SAFE
))

308 
	#_POSIX_SOURCE
 1

	)

309 #unde‡
_POSIX_C_SOURCE


310 
	#_POSIX_C_SOURCE
 199506L

	)

313 #i‡(
deföed
 
_POSIX_SOURCE
 \

314 || (
deföed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >= 1) \

315 || 
deföed
 
_XOPEN_SOURCE
)

316 
	#__USE_POSIX
 1

	)

319 #i‡
deföed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >2 || deföed 
_XOPEN_SOURCE


320 
	#__USE_POSIX2
 1

	)

323 #i‡
deföed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 199309L

324 
	#__USE_POSIX199309
 1

	)

327 #i‡
deföed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 199506L

328 
	#__USE_POSIX199506
 1

	)

331 #i‡
deföed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 200112L

332 
	#__USE_XOPEN2K
 1

	)

333 #unde‡
__USE_ISOC95


334 
	#__USE_ISOC95
 1

	)

335 #unde‡
__USE_ISOC99


336 
	#__USE_ISOC99
 1

	)

339 #i‡
deföed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 200809L

340 
	#__USE_XOPEN2K8
 1

	)

341 #unde‡
_ATFILE_SOURCE


342 
	#_ATFILE_SOURCE
 1

	)

345 #ifdef 
_XOPEN_SOURCE


346 
	#__USE_XOPEN
 1

	)

347 #i‡(
_XOPEN_SOURCE
 - 0) >= 500

348 
	#__USE_XOPEN_EXTENDED
 1

	)

349 
	#__USE_UNIX98
 1

	)

350 #unde‡
_LARGEFILE_SOURCE


351 
	#_LARGEFILE_SOURCE
 1

	)

352 #i‡(
_XOPEN_SOURCE
 - 0) >= 600

353 #i‡(
_XOPEN_SOURCE
 - 0) >= 700

354 
	#__USE_XOPEN2K8
 1

	)

355 
	#__USE_XOPEN2K8XSI
 1

	)

357 
	#__USE_XOPEN2K
 1

	)

358 
	#__USE_XOPEN2KXSI
 1

	)

359 #unde‡
__USE_ISOC95


360 
	#__USE_ISOC95
 1

	)

361 #unde‡
__USE_ISOC99


362 
	#__USE_ISOC99
 1

	)

365 #ifde‡
_XOPEN_SOURCE_EXTENDED


366 
	#__USE_XOPEN_EXTENDED
 1

	)

371 #ifde‡
_LARGEFILE_SOURCE


372 
	#__USE_LARGEFILE
 1

	)

375 #ifde‡
_LARGEFILE64_SOURCE


376 
	#__USE_LARGEFILE64
 1

	)

379 #i‡
deföed
 
_FILE_OFFSET_BITS
 && _FILE_OFFSET_BITS == 64

380 
	#__USE_FILE_OFFSET64
 1

	)

383 #i‡
deföed
 
_DEFAULT_SOURCE


384 
	#__USE_MISC
 1

	)

387 #ifdef 
_ATFILE_SOURCE


388 
	#__USE_ATFILE
 1

	)

391 #ifdef 
_GNU_SOURCE


392 
	#__USE_GNU
 1

	)

395 #i‡
deföed
 
_FORTIFY_SOURCE
 && _FORTIFY_SOURCE > 0 \

396 && 
__GNUC_PREREQ
 (4, 1Ë&& 
deföed
 
	g__OPTIMIZE__
 && __OPTIMIZE__ > 0

397 #i‡
_FORTIFY_SOURCE
 > 1

398 
	#__USE_FORTIFY_LEVEL
 2

	)

400 
	#__USE_FORTIFY_LEVEL
 1

	)

403 
	#__USE_FORTIFY_LEVEL
 0

	)

410 #i‡
deföed
 
__˝lu•lus
 ? __˝lu•lu†>201402L : deföed 
__USE_ISOC11


411 
	#__GLIBC_USE_DEPRECATED_GETS
 0

	)

413 
	#__GLIBC_USE_DEPRECATED_GETS
 1

	)

428 #i‡(
deföed
 
__USE_GNU
 \

429 && (
deföed
 
	g__˝lu•lus
 \

430 ? (
	g__˝lu•lus
 < 201103L && !
deföed
 
	g__GXX_EXPERIMENTAL_CXX0X__
) \

431 : (!
deföed
 
__STDC_VERSION__
 || __STDC_VERSION__ < 199901L)))

432 
	#__GLIBC_USE_DEPRECATED_SCANF
 1

	)

434 
	#__GLIBC_USE_DEPRECATED_SCANF
 0

	)

439 
	~<°dc-¥edef.h
>

447 #unde‡
__GNU_LIBRARY__


448 
	#__GNU_LIBRARY__
 6

	)

452 
	#__GLIBC__
 2

	)

453 
	#__GLIBC_MINOR__
 31

	)

455 
	#__GLIBC_PREREQ
(
maj
, 
mö
) \

456 ((
__GLIBC__
 << 16Ë+ 
__GLIBC_MINOR__
 >((
maj
Ë<< 16Ë+ (
mö
))

	)

459 #i‚de‡
__ASSEMBLER__


460 #i‚de‡
_SYS_CDEFS_H


461 
	~<sys/cdefs.h
>

466 #i‡
deföed
 
__USE_FILE_OFFSET64
 && !deföed 
__REDIRECT


467 
	#__USE_LARGEFILE
 1

	)

468 
	#__USE_LARGEFILE64
 1

	)

474 #i‡
__GNUC_PREREQ
 (2, 7Ë&& 
deföed
 
__OPTIMIZE__
 \

475 && !
deföed
 
	g__OPTIMIZE_SIZE__
 && !deföed 
	g__NO_INLINE__
 \

476 && 
deföed
 
	g__exã∫_ölöe


477 
	#__USE_EXTERN_INLINES
 1

	)

485 
	~<gnu/°ubs.h
>

	@/usr/include/strings.h

18 #i‚def 
_STRINGS_H


19 
	#_STRINGS_H
 1

	)

21 
	~<„©uªs.h
>

22 
	#__√ed_size_t


	)

23 
	~<°ddef.h
>

26 #i‡
deföed
 
__˝lu•lus
 && 
__GNUC_PREREQ
 (4, 4)

27 
	#__CORRECT_ISO_CPP_STRINGS_H_PROTO


	)

30 
	g__BEGIN_DECLS


32 #i‡
deföed
 
__USE_MISC
 || !deföed 
__USE_XOPEN2K8


34 
	$bcmp
 (c⁄° *
__s1
, c⁄° *
__s2
, 
size_t
 
__n
)

35 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

38 
	$bc›y
 (c⁄° *
__§c
, *
__de°
, 
size_t
 
__n
)

39 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

42 
	$bzîo
 (*
__s
, 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

45 #ifde‡
__CORRECT_ISO_CPP_STRINGS_H_PROTO


48 *
	`ödex
 (*
__s
, 
__c
)

49 
__THROW
 
	`__asm
 ("ödex"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

50 c⁄° *
	`ödex
 (c⁄° *
__s
, 
__c
)

51 
__THROW
 
	`__asm
 ("ödex"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

53 #i‡
deföed
 
__OPTIMIZE__


54 
__exã∫_Æways_ölöe
 *

55 
	`ödex
 (*
__s
, 
__c
Ë
__THROW


57  
	`__buûtö_ödex
 (
__s
, 
__c
);

60 
__exã∫_Æways_ölöe
 const *

61 
	`ödex
 (c⁄° *
__s
, 
__c
Ë
__THROW


63  
	`__buûtö_ödex
 (
__s
, 
__c
);

66 
	}
}

68 *
	$ödex
 (c⁄° *
__s
, 
__c
)

69 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

73 #ifde‡
__CORRECT_ISO_CPP_STRINGS_H_PROTO


76 *
	`rödex
 (*
__s
, 
__c
)

77 
__THROW
 
	`__asm
 ("rödex"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

78 c⁄° *
	`rödex
 (c⁄° *
__s
, 
__c
)

79 
__THROW
 
	`__asm
 ("rödex"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

81 #i‡
deföed
 
__OPTIMIZE__


82 
__exã∫_Æways_ölöe
 *

83 
	`rödex
 (*
__s
, 
__c
Ë
__THROW


85  
	`__buûtö_rödex
 (
__s
, 
__c
);

88 
__exã∫_Æways_ölöe
 const *

89 
	`rödex
 (c⁄° *
__s
, 
__c
Ë
__THROW


91  
	`__buûtö_rödex
 (
__s
, 
__c
);

94 
	}
}

96 *
	$rödex
 (c⁄° *
__s
, 
__c
)

97 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

101 #i‡
deföed
 
__USE_MISC
 || !deföed 
__USE_XOPEN2K8
 || deföed 
__USE_XOPEN2K8XSI


104 
	$ffs
 (
__i
Ë
__THROW
 
__©åibuã_c⁄°__
;

109 #ifdef 
__USE_MISC


110 
	$ff¶
 (
__l
Ë
__THROW
 
__©åibuã_c⁄°__
;

111 
__exãnsi⁄__
 
	$ff¶l
 (
__Œ
)

112 
__THROW
 
__©åibuã_c⁄°__
;

116 
	$°rˇ£cmp
 (c⁄° *
__s1
, c⁄° *
__s2
)

117 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

120 
	$°∫ˇ£cmp
 (c⁄° *
__s1
, c⁄° *
__s2
, 
size_t
 
__n
)

121 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

123 #ifdef 
__USE_XOPEN2K8


125 
	~<bôs/ty≥s/loˇÀ_t.h
>

128 
	$°rˇ£cmp_l
 (c⁄° *
__s1
, c⁄° *
__s2
, 
loˇÀ_t
 
__loc
)

129 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2, 3));

133 
	$°∫ˇ£cmp_l
 (c⁄° *
__s1
, c⁄° *
__s2
,

134 
size_t
 
__n
, 
loˇÀ_t
 
__loc
)

135 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2, 4));

138 
__END_DECLS


140 #i‡
	`__GNUC_PREREQ
 (3,4Ë&& 
__USE_FORTIFY_LEVEL
 > 0 \

141 && 
deföed
 
__f‹tify_fun˘i⁄


143 #i‡
deföed
 
__USE_MISC
 || !deföed 
__USE_XOPEN2K8


144 
	~<bôs/°rögs_f‹tifõd.h
>

	@/usr/include/time.h

22 #i‚def 
_TIME_H


23 
	#_TIME_H
 1

	)

25 
	~<„©uªs.h
>

27 
	#__√ed_size_t


	)

28 
	#__√ed_NULL


	)

29 
	~<°ddef.h
>

33 
	~<bôs/time.h
>

37 
	~<bôs/ty≥s/˛ock_t.h
>

38 
	~<bôs/ty≥s/time_t.h
>

39 
	~<bôs/ty≥s/°ru˘_tm.h
>

41 #i‡
deföed
 
__USE_POSIX199309
 || deföed 
__USE_ISOC11


42 
	~<bôs/ty≥s/°ru˘_time•ec.h
>

45 #ifde‡
__USE_POSIX199309


46 
	~<bôs/ty≥s/˛ockid_t.h
>

47 
	~<bôs/ty≥s/timî_t.h
>

48 
	~<bôs/ty≥s/°ru˘_ôimî•ec.h
>

49 
	gsigevít
;

52 #ifde‡
__USE_XOPEN2K


53 #i‚de‡
__pid_t_deföed


54 
__pid_t
 
	tpid_t
;

55 
	#__pid_t_deföed


	)

59 #ifde‡
__USE_XOPEN2K8


60 
	~<bôs/ty≥s/loˇÀ_t.h
>

63 #ifde‡
__USE_ISOC11


65 
	#TIME_UTC
 1

	)

68 
__BEGIN_DECLS


72 
˛ock_t
 
	$˛ock
 (Ë
__THROW
;

75 
time_t
 
	$time
 (
time_t
 *
__timî
Ë
__THROW
;

78 
	$dif·ime
 (
time_t
 
__time1
,Åime_à
__time0
)

79 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

82 
time_t
 
	$mktime
 (
tm
 *
__ç
Ë
__THROW
;

88 
size_t
 
	$°r·ime
 (*
__ª°ri˘
 
__s
, 
size_t
 
__maxsize
,

89 c⁄° *
__ª°ri˘
 
__f‹m©
,

90 c⁄° 
tm
 *
__ª°ri˘
 
__ç
Ë
__THROW
;

92 #ifde‡
__USE_XOPEN


95 *
	$°Ωtime
 (c⁄° *
__ª°ri˘
 
__s
,

96 c⁄° *
__ª°ri˘
 
__fmt
, 
tm
 *
__ç
)

97 
__THROW
;

100 #ifde‡
__USE_XOPEN2K8


104 
size_t
 
	$°r·ime_l
 (*
__ª°ri˘
 
__s
, 
size_t
 
__maxsize
,

105 c⁄° *
__ª°ri˘
 
__f‹m©
,

106 c⁄° 
tm
 *
__ª°ri˘
 
__ç
,

107 
loˇÀ_t
 
__loc
Ë
__THROW
;

110 #ifde‡
__USE_GNU


111 *
	$°Ωtime_l
 (c⁄° *
__ª°ri˘
 
__s
,

112 c⁄° *
__ª°ri˘
 
__fmt
, 
tm
 *
__ç
,

113 
loˇÀ_t
 
__loc
Ë
__THROW
;

119 
tm
 *
	$gmtime
 (c⁄° 
time_t
 *
__timî
Ë
__THROW
;

123 
tm
 *
	$loˇ…ime
 (c⁄° 
time_t
 *
__timî
Ë
__THROW
;

125 #i‡
deföed
 
__USE_POSIX
 || 
	`__GLIBC_USE
 (
ISOC2X
)

128 
tm
 *
	$gmtime_r
 (c⁄° 
time_t
 *
__ª°ri˘
 
__timî
,

129 
tm
 *
__ª°ri˘
 
__ç
Ë
__THROW
;

133 
tm
 *
	$loˇ…ime_r
 (c⁄° 
time_t
 *
__ª°ri˘
 
__timî
,

134 
tm
 *
__ª°ri˘
 
__ç
Ë
__THROW
;

139 *
	$as˘ime
 (c⁄° 
tm
 *
__ç
Ë
__THROW
;

142 *
	$˘ime
 (c⁄° 
time_t
 *
__timî
Ë
__THROW
;

144 #i‡
deföed
 
__USE_POSIX
 || 
	`__GLIBC_USE
 (
ISOC2X
)

149 *
	$as˘ime_r
 (c⁄° 
tm
 *
__ª°ri˘
 
__ç
,

150 *
__ª°ri˘
 
__buf
Ë
__THROW
;

153 *
	$˘ime_r
 (c⁄° 
time_t
 *
__ª°ri˘
 
__timî
,

154 *
__ª°ri˘
 
__buf
Ë
__THROW
;

159 *
__tz«me
[2];

160 
__daylight
;

161 
__timez⁄e
;

164 #ifdef 
__USE_POSIX


166 *
tz«me
[2];

170 
	$tz£t
 (Ë
__THROW
;

173 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


174 
daylight
;

175 
timez⁄e
;

181 
	#__i¶óp
(
yór
) \

182 ((
yór
Ë% 4 =0 && ((yórË% 100 !0 || (yórË% 400 =0))

	)

185 #ifde‡
__USE_MISC


190 
time_t
 
	$timegm
 (
tm
 *
__ç
Ë
__THROW
;

193 
time_t
 
	$timñoˇl
 (
tm
 *
__ç
Ë
__THROW
;

196 
	$dysize
 (
__yór
Ë
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

200 #ifde‡
__USE_POSIX199309


205 
	`«no¶ìp
 (c⁄° 
time•ec
 *
__ªque°ed_time
,

206 
time•ec
 *
__ªmaöög
);

210 
	$˛ock_gëªs
 (
˛ockid_t
 
__˛ock_id
, 
time•ec
 *
__ªs
Ë
__THROW
;

213 
	$˛ock_gëtime
 (
˛ockid_t
 
__˛ock_id
, 
time•ec
 *
__ç
Ë
__THROW
;

216 
	$˛ock_£âime
 (
˛ockid_t
 
__˛ock_id
, c⁄° 
time•ec
 *
__ç
)

217 
__THROW
;

219 #ifde‡
__USE_XOPEN2K


224 
	`˛ock_«no¶ìp
 (
˛ockid_t
 
__˛ock_id
, 
__Êags
,

225 c⁄° 
time•ec
 *
__ªq
,

226 
time•ec
 *
__ªm
);

229 
	$˛ock_gë˝u˛ockid
 (
pid_t
 
__pid
, 
˛ockid_t
 *
__˛ock_id
Ë
__THROW
;

234 
	$timî_¸óã
 (
˛ockid_t
 
__˛ock_id
,

235 
sigevít
 *
__ª°ri˘
 
__evp
,

236 
timî_t
 *
__ª°ri˘
 
__timîid
Ë
__THROW
;

239 
	$timî_dñëe
 (
timî_t
 
__timîid
Ë
__THROW
;

242 
	$timî_£âime
 (
timî_t
 
__timîid
, 
__Êags
,

243 c⁄° 
ôimî•ec
 *
__ª°ri˘
 
__vÆue
,

244 
ôimî•ec
 *
__ª°ri˘
 
__ovÆue
Ë
__THROW
;

247 
	$timî_gëtime
 (
timî_t
 
__timîid
, 
ôimî•ec
 *
__vÆue
)

248 
__THROW
;

251 
	$timî_gëovîrun
 (
timî_t
 
__timîid
Ë
__THROW
;

255 #ifde‡
__USE_ISOC11


257 
	$time•ec_gë
 (
time•ec
 *
__ts
, 
__ba£
)

258 
__THROW
 
	`__n⁄nuŒ
 ((1));

262 #ifde‡
__USE_XOPEN_EXTENDED


274 
gëd©e_îr
;

283 
tm
 *
	`gëd©e
 (c⁄° *
__°rög
);

286 #ifde‡
__USE_GNU


297 
	`gëd©e_r
 (c⁄° *
__ª°ri˘
 
__°rög
,

298 
tm
 *
__ª°ri˘
 
__ªsbuÂ
);

301 
__END_DECLS


	@/usr/include/stdc-predef.h

18 #i‚def 
_STDC_PREDEF_H


19 
	#_STDC_PREDEF_H
 1

	)

36 #ifde‡
__GCC_IEC_559


37 #i‡
__GCC_IEC_559
 > 0

38 
	#__STDC_IEC_559__
 1

	)

41 
	#__STDC_IEC_559__
 1

	)

44 #ifde‡
__GCC_IEC_559_COMPLEX


45 #i‡
__GCC_IEC_559_COMPLEX
 > 0

46 
	#__STDC_IEC_559_COMPLEX__
 1

	)

49 
	#__STDC_IEC_559_COMPLEX__
 1

	)

58 
	#__STDC_ISO_10646__
 201706L

	)

	@
1
.
1
/usr/include
1035
46323
Makefile
inc/backup.h
inc/board.h
inc/cdc.h
inc/common.h
inc/debug.h
inc/ds18b20.h
inc/irq.h
inc/msc.h
inc/one_wire.h
inc/ramdisk.h
inc/rtc.h
inc/sched.h
inc/swtimer.h
inc/systick.h
inc/usb_conf.h
inc/w25q_msc.h
inc/winbond.h
lib/libopencm3/Makefile
lib/libopencm3/doc/Makefile
lib/libopencm3/include/libopencm3/cm3/assert.h
lib/libopencm3/include/libopencm3/cm3/common.h
lib/libopencm3/include/libopencm3/cm3/cortex.h
lib/libopencm3/include/libopencm3/cm3/doc-cm3.h
lib/libopencm3/include/libopencm3/cm3/dwt.h
lib/libopencm3/include/libopencm3/cm3/fpb.h
lib/libopencm3/include/libopencm3/cm3/itm.h
lib/libopencm3/include/libopencm3/cm3/memorymap.h
lib/libopencm3/include/libopencm3/cm3/mpu.h
lib/libopencm3/include/libopencm3/cm3/nvic.h
lib/libopencm3/include/libopencm3/cm3/scb.h
lib/libopencm3/include/libopencm3/cm3/scs.h
lib/libopencm3/include/libopencm3/cm3/sync.h
lib/libopencm3/include/libopencm3/cm3/systick.h
lib/libopencm3/include/libopencm3/cm3/tpiu.h
lib/libopencm3/include/libopencm3/cm3/vector.h
lib/libopencm3/include/libopencm3/dispatch/nvic.h
lib/libopencm3/include/libopencm3/efm32/acmp.h
lib/libopencm3/include/libopencm3/efm32/adc.h
lib/libopencm3/include/libopencm3/efm32/burtc.h
lib/libopencm3/include/libopencm3/efm32/cmu.h
lib/libopencm3/include/libopencm3/efm32/common/acmp_common.h
lib/libopencm3/include/libopencm3/efm32/common/adc_common.h
lib/libopencm3/include/libopencm3/efm32/common/burtc_common.h
lib/libopencm3/include/libopencm3/efm32/common/cmu_common.h
lib/libopencm3/include/libopencm3/efm32/common/dac_common.h
lib/libopencm3/include/libopencm3/efm32/common/dma_common.h
lib/libopencm3/include/libopencm3/efm32/common/emu_common.h
lib/libopencm3/include/libopencm3/efm32/common/gpio_common.h
lib/libopencm3/include/libopencm3/efm32/common/gpio_common_hglg.h
lib/libopencm3/include/libopencm3/efm32/common/i2c_common.h
lib/libopencm3/include/libopencm3/efm32/common/letimer_common.h
lib/libopencm3/include/libopencm3/efm32/common/msc_common.h
lib/libopencm3/include/libopencm3/efm32/common/opamp_common.h
lib/libopencm3/include/libopencm3/efm32/common/prs_common.h
lib/libopencm3/include/libopencm3/efm32/common/rmu_common.h
lib/libopencm3/include/libopencm3/efm32/common/rtc_common.h
lib/libopencm3/include/libopencm3/efm32/common/timer_common.h
lib/libopencm3/include/libopencm3/efm32/common/uart_common.h
lib/libopencm3/include/libopencm3/efm32/common/usart_common.h
lib/libopencm3/include/libopencm3/efm32/common/usb_common.h
lib/libopencm3/include/libopencm3/efm32/common/wdog_common.h
lib/libopencm3/include/libopencm3/efm32/common/wdog_common_hglg.h
lib/libopencm3/include/libopencm3/efm32/dac.h
lib/libopencm3/include/libopencm3/efm32/dma.h
lib/libopencm3/include/libopencm3/efm32/emu.h
lib/libopencm3/include/libopencm3/efm32/ezr32wg/acmp.h
lib/libopencm3/include/libopencm3/efm32/ezr32wg/adc.h
lib/libopencm3/include/libopencm3/efm32/ezr32wg/burtc.h
lib/libopencm3/include/libopencm3/efm32/ezr32wg/cmu.h
lib/libopencm3/include/libopencm3/efm32/ezr32wg/dac.h
lib/libopencm3/include/libopencm3/efm32/ezr32wg/dma.h
lib/libopencm3/include/libopencm3/efm32/ezr32wg/doc-ezr32wg.h
lib/libopencm3/include/libopencm3/efm32/ezr32wg/emu.h
lib/libopencm3/include/libopencm3/efm32/ezr32wg/gpio.h
lib/libopencm3/include/libopencm3/efm32/ezr32wg/i2c.h
lib/libopencm3/include/libopencm3/efm32/ezr32wg/letimer.h
lib/libopencm3/include/libopencm3/efm32/ezr32wg/memorymap.h
lib/libopencm3/include/libopencm3/efm32/ezr32wg/msc.h
lib/libopencm3/include/libopencm3/efm32/ezr32wg/opamp.h
lib/libopencm3/include/libopencm3/efm32/ezr32wg/prs.h
lib/libopencm3/include/libopencm3/efm32/ezr32wg/rmu.h
lib/libopencm3/include/libopencm3/efm32/ezr32wg/rtc.h
lib/libopencm3/include/libopencm3/efm32/ezr32wg/timer.h
lib/libopencm3/include/libopencm3/efm32/ezr32wg/uart.h
lib/libopencm3/include/libopencm3/efm32/ezr32wg/usart.h
lib/libopencm3/include/libopencm3/efm32/ezr32wg/usb.h
lib/libopencm3/include/libopencm3/efm32/ezr32wg/wdog.h
lib/libopencm3/include/libopencm3/efm32/g/doc-efm32g.h
lib/libopencm3/include/libopencm3/efm32/gg/doc-efm32gg.h
lib/libopencm3/include/libopencm3/efm32/gpio.h
lib/libopencm3/include/libopencm3/efm32/hg/cmu.h
lib/libopencm3/include/libopencm3/efm32/hg/doc-efm32hg.h
lib/libopencm3/include/libopencm3/efm32/hg/gpio.h
lib/libopencm3/include/libopencm3/efm32/hg/memorymap.h
lib/libopencm3/include/libopencm3/efm32/hg/timer.h
lib/libopencm3/include/libopencm3/efm32/hg/usb.h
lib/libopencm3/include/libopencm3/efm32/hg/wdog.h
lib/libopencm3/include/libopencm3/efm32/i2c.h
lib/libopencm3/include/libopencm3/efm32/letimer.h
lib/libopencm3/include/libopencm3/efm32/lg/acmp.h
lib/libopencm3/include/libopencm3/efm32/lg/adc.h
lib/libopencm3/include/libopencm3/efm32/lg/burtc.h
lib/libopencm3/include/libopencm3/efm32/lg/cmu.h
lib/libopencm3/include/libopencm3/efm32/lg/dac.h
lib/libopencm3/include/libopencm3/efm32/lg/dma.h
lib/libopencm3/include/libopencm3/efm32/lg/doc-efm32lg.h
lib/libopencm3/include/libopencm3/efm32/lg/emu.h
lib/libopencm3/include/libopencm3/efm32/lg/gpio.h
lib/libopencm3/include/libopencm3/efm32/lg/i2c.h
lib/libopencm3/include/libopencm3/efm32/lg/letimer.h
lib/libopencm3/include/libopencm3/efm32/lg/memorymap.h
lib/libopencm3/include/libopencm3/efm32/lg/msc.h
lib/libopencm3/include/libopencm3/efm32/lg/opamp.h
lib/libopencm3/include/libopencm3/efm32/lg/prs.h
lib/libopencm3/include/libopencm3/efm32/lg/rmu.h
lib/libopencm3/include/libopencm3/efm32/lg/rtc.h
lib/libopencm3/include/libopencm3/efm32/lg/timer.h
lib/libopencm3/include/libopencm3/efm32/lg/uart.h
lib/libopencm3/include/libopencm3/efm32/lg/usart.h
lib/libopencm3/include/libopencm3/efm32/lg/usb.h
lib/libopencm3/include/libopencm3/efm32/lg/wdog.h
lib/libopencm3/include/libopencm3/efm32/memorymap.h
lib/libopencm3/include/libopencm3/efm32/msc.h
lib/libopencm3/include/libopencm3/efm32/opamp.h
lib/libopencm3/include/libopencm3/efm32/prs.h
lib/libopencm3/include/libopencm3/efm32/rmu.h
lib/libopencm3/include/libopencm3/efm32/rtc.h
lib/libopencm3/include/libopencm3/efm32/tg/doc-efm32tg.h
lib/libopencm3/include/libopencm3/efm32/tg/memorymap.h
lib/libopencm3/include/libopencm3/efm32/timer.h
lib/libopencm3/include/libopencm3/efm32/uart.h
lib/libopencm3/include/libopencm3/efm32/usart.h
lib/libopencm3/include/libopencm3/efm32/usb.h
lib/libopencm3/include/libopencm3/efm32/wdog.h
lib/libopencm3/include/libopencm3/efm32/wg/acmp.h
lib/libopencm3/include/libopencm3/efm32/wg/adc.h
lib/libopencm3/include/libopencm3/efm32/wg/burtc.h
lib/libopencm3/include/libopencm3/efm32/wg/cmu.h
lib/libopencm3/include/libopencm3/efm32/wg/dac.h
lib/libopencm3/include/libopencm3/efm32/wg/dma.h
lib/libopencm3/include/libopencm3/efm32/wg/doc-efm32wg.h
lib/libopencm3/include/libopencm3/efm32/wg/emu.h
lib/libopencm3/include/libopencm3/efm32/wg/gpio.h
lib/libopencm3/include/libopencm3/efm32/wg/i2c.h
lib/libopencm3/include/libopencm3/efm32/wg/letimer.h
lib/libopencm3/include/libopencm3/efm32/wg/memorymap.h
lib/libopencm3/include/libopencm3/efm32/wg/msc.h
lib/libopencm3/include/libopencm3/efm32/wg/opamp.h
lib/libopencm3/include/libopencm3/efm32/wg/prs.h
lib/libopencm3/include/libopencm3/efm32/wg/rmu.h
lib/libopencm3/include/libopencm3/efm32/wg/rtc.h
lib/libopencm3/include/libopencm3/efm32/wg/timer.h
lib/libopencm3/include/libopencm3/efm32/wg/uart.h
lib/libopencm3/include/libopencm3/efm32/wg/usart.h
lib/libopencm3/include/libopencm3/efm32/wg/usb.h
lib/libopencm3/include/libopencm3/efm32/wg/wdog.h
lib/libopencm3/include/libopencm3/ethernet/mac.h
lib/libopencm3/include/libopencm3/ethernet/mac_stm32fxx7.h
lib/libopencm3/include/libopencm3/ethernet/phy.h
lib/libopencm3/include/libopencm3/ethernet/phy_ksz80x1.h
lib/libopencm3/include/libopencm3/ethernet/phy_lan87xx.h
lib/libopencm3/include/libopencm3/ethernet/phy_ste100.h
lib/libopencm3/include/libopencm3/gd32/f1x0/doc-gd32f1x0.h
lib/libopencm3/include/libopencm3/gd32/f1x0/flash.h
lib/libopencm3/include/libopencm3/gd32/f1x0/gpio.h
lib/libopencm3/include/libopencm3/gd32/f1x0/memorymap.h
lib/libopencm3/include/libopencm3/gd32/f1x0/rcc.h
lib/libopencm3/include/libopencm3/gd32/flash.h
lib/libopencm3/include/libopencm3/gd32/gpio.h
lib/libopencm3/include/libopencm3/gd32/memorymap.h
lib/libopencm3/include/libopencm3/gd32/rcc.h
lib/libopencm3/include/libopencm3/lm3s/doc-lm3s.h
lib/libopencm3/include/libopencm3/lm3s/gpio.h
lib/libopencm3/include/libopencm3/lm3s/memorymap.h
lib/libopencm3/include/libopencm3/lm3s/rcc.h
lib/libopencm3/include/libopencm3/lm3s/systemcontrol.h
lib/libopencm3/include/libopencm3/lm3s/usart.h
lib/libopencm3/include/libopencm3/lm4f/doc-lm4f.h
lib/libopencm3/include/libopencm3/lm4f/gpio.h
lib/libopencm3/include/libopencm3/lm4f/memorymap.h
lib/libopencm3/include/libopencm3/lm4f/nvic.h
lib/libopencm3/include/libopencm3/lm4f/rcc.h
lib/libopencm3/include/libopencm3/lm4f/ssi.h
lib/libopencm3/include/libopencm3/lm4f/systemcontrol.h
lib/libopencm3/include/libopencm3/lm4f/timer.h
lib/libopencm3/include/libopencm3/lm4f/uart.h
lib/libopencm3/include/libopencm3/lm4f/usb.h
lib/libopencm3/include/libopencm3/lpc13xx/doc-lpc13xx.h
lib/libopencm3/include/libopencm3/lpc13xx/gpio.h
lib/libopencm3/include/libopencm3/lpc13xx/memorymap.h
lib/libopencm3/include/libopencm3/lpc17xx/clock.h
lib/libopencm3/include/libopencm3/lpc17xx/doc-lpc17xx.h
lib/libopencm3/include/libopencm3/lpc17xx/gpio.h
lib/libopencm3/include/libopencm3/lpc17xx/memorymap.h
lib/libopencm3/include/libopencm3/lpc17xx/pwr.h
lib/libopencm3/include/libopencm3/lpc43xx/adc.h
lib/libopencm3/include/libopencm3/lpc43xx/atimer.h
lib/libopencm3/include/libopencm3/lpc43xx/ccu.h
lib/libopencm3/include/libopencm3/lpc43xx/cgu.h
lib/libopencm3/include/libopencm3/lpc43xx/creg.h
lib/libopencm3/include/libopencm3/lpc43xx/doc-lpc43xx.h
lib/libopencm3/include/libopencm3/lpc43xx/eventrouter.h
lib/libopencm3/include/libopencm3/lpc43xx/gima.h
lib/libopencm3/include/libopencm3/lpc43xx/gpdma.h
lib/libopencm3/include/libopencm3/lpc43xx/gpio.h
lib/libopencm3/include/libopencm3/lpc43xx/i2c.h
lib/libopencm3/include/libopencm3/lpc43xx/i2s.h
lib/libopencm3/include/libopencm3/lpc43xx/ipc.h
lib/libopencm3/include/libopencm3/lpc43xx/memorymap.h
lib/libopencm3/include/libopencm3/lpc43xx/rgu.h
lib/libopencm3/include/libopencm3/lpc43xx/ritimer.h
lib/libopencm3/include/libopencm3/lpc43xx/scu.h
lib/libopencm3/include/libopencm3/lpc43xx/sdio.h
lib/libopencm3/include/libopencm3/lpc43xx/sgpio.h
lib/libopencm3/include/libopencm3/lpc43xx/ssp.h
lib/libopencm3/include/libopencm3/lpc43xx/timer.h
lib/libopencm3/include/libopencm3/lpc43xx/uart.h
lib/libopencm3/include/libopencm3/lpc43xx/usb.h
lib/libopencm3/include/libopencm3/lpc43xx/wwdt.h
lib/libopencm3/include/libopencm3/msp432/e4/doc-msp432e4.h
lib/libopencm3/include/libopencm3/msp432/e4/gpio.h
lib/libopencm3/include/libopencm3/msp432/e4/memorymap.h
lib/libopencm3/include/libopencm3/msp432/e4/systemcontrol.h
lib/libopencm3/include/libopencm3/pac55xx/ccs.h
lib/libopencm3/include/libopencm3/pac55xx/doc-pac55xx.h
lib/libopencm3/include/libopencm3/pac55xx/gpio.h
lib/libopencm3/include/libopencm3/pac55xx/memorymap.h
lib/libopencm3/include/libopencm3/sam/3a/gpio.h
lib/libopencm3/include/libopencm3/sam/3a/memorymap.h
lib/libopencm3/include/libopencm3/sam/3a/pio.h
lib/libopencm3/include/libopencm3/sam/3a/pmc.h
lib/libopencm3/include/libopencm3/sam/3n/gpio.h
lib/libopencm3/include/libopencm3/sam/3n/memorymap.h
lib/libopencm3/include/libopencm3/sam/3n/periph.h
lib/libopencm3/include/libopencm3/sam/3n/pio.h
lib/libopencm3/include/libopencm3/sam/3n/pmc.h
lib/libopencm3/include/libopencm3/sam/3s/gpio.h
lib/libopencm3/include/libopencm3/sam/3s/memorymap.h
lib/libopencm3/include/libopencm3/sam/3s/periph.h
lib/libopencm3/include/libopencm3/sam/3s/pio.h
lib/libopencm3/include/libopencm3/sam/3s/pmc.h
lib/libopencm3/include/libopencm3/sam/3s/smc.h
lib/libopencm3/include/libopencm3/sam/3u/gpio.h
lib/libopencm3/include/libopencm3/sam/3u/memorymap.h
lib/libopencm3/include/libopencm3/sam/3u/periph.h
lib/libopencm3/include/libopencm3/sam/3u/pio.h
lib/libopencm3/include/libopencm3/sam/3u/pmc.h
lib/libopencm3/include/libopencm3/sam/3x/gpio.h
lib/libopencm3/include/libopencm3/sam/3x/memorymap.h
lib/libopencm3/include/libopencm3/sam/3x/pio.h
lib/libopencm3/include/libopencm3/sam/3x/pmc.h
lib/libopencm3/include/libopencm3/sam/4l/adcife.h
lib/libopencm3/include/libopencm3/sam/4l/gpio.h
lib/libopencm3/include/libopencm3/sam/4l/memorymap.h
lib/libopencm3/include/libopencm3/sam/4l/pm.h
lib/libopencm3/include/libopencm3/sam/4l/scif.h
lib/libopencm3/include/libopencm3/sam/adcife.h
lib/libopencm3/include/libopencm3/sam/common/gpio_common_3a3u3x.h
lib/libopencm3/include/libopencm3/sam/common/gpio_common_3n3s.h
lib/libopencm3/include/libopencm3/sam/common/gpio_common_all.h
lib/libopencm3/include/libopencm3/sam/common/periph_common_3a3x.h
lib/libopencm3/include/libopencm3/sam/common/pio_common_3a3u3x.h
lib/libopencm3/include/libopencm3/sam/common/pio_common_3n3s.h
lib/libopencm3/include/libopencm3/sam/common/pio_common_all.h
lib/libopencm3/include/libopencm3/sam/common/pmc_common_3a3s3x.h
lib/libopencm3/include/libopencm3/sam/common/pmc_common_3a3u3x.h
lib/libopencm3/include/libopencm3/sam/common/pmc_common_3n3u.h
lib/libopencm3/include/libopencm3/sam/common/pmc_common_all.h
lib/libopencm3/include/libopencm3/sam/common/smc_common_3a3u3x.h
lib/libopencm3/include/libopencm3/sam/d/memorymap.h
lib/libopencm3/include/libopencm3/sam/d/port.h
lib/libopencm3/include/libopencm3/sam/eefc.h
lib/libopencm3/include/libopencm3/sam/gpio.h
lib/libopencm3/include/libopencm3/sam/memorymap.h
lib/libopencm3/include/libopencm3/sam/periph.h
lib/libopencm3/include/libopencm3/sam/pio.h
lib/libopencm3/include/libopencm3/sam/pm.h
lib/libopencm3/include/libopencm3/sam/pmc.h
lib/libopencm3/include/libopencm3/sam/pwm.h
lib/libopencm3/include/libopencm3/sam/scif.h
lib/libopencm3/include/libopencm3/sam/smc.h
lib/libopencm3/include/libopencm3/sam/tc.h
lib/libopencm3/include/libopencm3/sam/uart.h
lib/libopencm3/include/libopencm3/sam/usart.h
lib/libopencm3/include/libopencm3/sam/wdt.h
lib/libopencm3/include/libopencm3/stm32/adc.h
lib/libopencm3/include/libopencm3/stm32/can.h
lib/libopencm3/include/libopencm3/stm32/cec.h
lib/libopencm3/include/libopencm3/stm32/common/adc_common_v1.h
lib/libopencm3/include/libopencm3/stm32/common/adc_common_v1_multi.h
lib/libopencm3/include/libopencm3/stm32/common/adc_common_v2.h
lib/libopencm3/include/libopencm3/stm32/common/adc_common_v2_multi.h
lib/libopencm3/include/libopencm3/stm32/common/adc_common_v2_single.h
lib/libopencm3/include/libopencm3/stm32/common/crc_common_all.h
lib/libopencm3/include/libopencm3/stm32/common/crc_v2.h
lib/libopencm3/include/libopencm3/stm32/common/crs_common_all.h
lib/libopencm3/include/libopencm3/stm32/common/crypto_common_f24.h
lib/libopencm3/include/libopencm3/stm32/common/dac_common_all.h
lib/libopencm3/include/libopencm3/stm32/common/dma2d_common_f47.h
lib/libopencm3/include/libopencm3/stm32/common/dma_common_csel.h
lib/libopencm3/include/libopencm3/stm32/common/dma_common_f24.h
lib/libopencm3/include/libopencm3/stm32/common/dma_common_l1f013.h
lib/libopencm3/include/libopencm3/stm32/common/dmamux_common_all.h
lib/libopencm3/include/libopencm3/stm32/common/dsi_common_f47.h
lib/libopencm3/include/libopencm3/stm32/common/exti_common_all.h
lib/libopencm3/include/libopencm3/stm32/common/exti_common_v1.h
lib/libopencm3/include/libopencm3/stm32/common/exti_common_v2.h
lib/libopencm3/include/libopencm3/stm32/common/flash_common_all.h
lib/libopencm3/include/libopencm3/stm32/common/flash_common_f.h
lib/libopencm3/include/libopencm3/stm32/common/flash_common_f01.h
lib/libopencm3/include/libopencm3/stm32/common/flash_common_f24.h
lib/libopencm3/include/libopencm3/stm32/common/flash_common_idcache.h
lib/libopencm3/include/libopencm3/stm32/common/flash_common_l01.h
lib/libopencm3/include/libopencm3/stm32/common/fmc_common_f47.h
lib/libopencm3/include/libopencm3/stm32/common/gpio_common_all.h
lib/libopencm3/include/libopencm3/stm32/common/gpio_common_f234.h
lib/libopencm3/include/libopencm3/stm32/common/gpio_common_f24.h
lib/libopencm3/include/libopencm3/stm32/common/hash_common_f24.h
lib/libopencm3/include/libopencm3/stm32/common/hrtim_common_all.h
lib/libopencm3/include/libopencm3/stm32/common/i2c_common_v1.h
lib/libopencm3/include/libopencm3/stm32/common/i2c_common_v2.h
lib/libopencm3/include/libopencm3/stm32/common/iwdg_common_all.h
lib/libopencm3/include/libopencm3/stm32/common/iwdg_common_v2.h
lib/libopencm3/include/libopencm3/stm32/common/lptimer_common_all.h
lib/libopencm3/include/libopencm3/stm32/common/ltdc_common_f47.h
lib/libopencm3/include/libopencm3/stm32/common/pwr_common_v1.h
lib/libopencm3/include/libopencm3/stm32/common/pwr_common_v2.h
lib/libopencm3/include/libopencm3/stm32/common/rcc_common_all.h
lib/libopencm3/include/libopencm3/stm32/common/rng_common_v1.h
lib/libopencm3/include/libopencm3/stm32/common/rtc_common_l1f024.h
lib/libopencm3/include/libopencm3/stm32/common/spi_common_all.h
lib/libopencm3/include/libopencm3/stm32/common/spi_common_v1.h
lib/libopencm3/include/libopencm3/stm32/common/spi_common_v1_frf.h
lib/libopencm3/include/libopencm3/stm32/common/spi_common_v2.h
lib/libopencm3/include/libopencm3/stm32/common/st_usbfs_common.h
lib/libopencm3/include/libopencm3/stm32/common/st_usbfs_v1.h
lib/libopencm3/include/libopencm3/stm32/common/st_usbfs_v2.h
lib/libopencm3/include/libopencm3/stm32/common/syscfg_common_l1f234.h
lib/libopencm3/include/libopencm3/stm32/common/timer_common_all.h
lib/libopencm3/include/libopencm3/stm32/common/timer_common_f24.h
lib/libopencm3/include/libopencm3/stm32/common/usart_common_all.h
lib/libopencm3/include/libopencm3/stm32/common/usart_common_f124.h
lib/libopencm3/include/libopencm3/stm32/common/usart_common_f24.h
lib/libopencm3/include/libopencm3/stm32/common/usart_common_fifos.h
lib/libopencm3/include/libopencm3/stm32/common/usart_common_v2.h
lib/libopencm3/include/libopencm3/stm32/comparator.h
lib/libopencm3/include/libopencm3/stm32/crc.h
lib/libopencm3/include/libopencm3/stm32/crs.h
lib/libopencm3/include/libopencm3/stm32/crypto.h
lib/libopencm3/include/libopencm3/stm32/dac.h
lib/libopencm3/include/libopencm3/stm32/dbgmcu.h
lib/libopencm3/include/libopencm3/stm32/dcmi.h
lib/libopencm3/include/libopencm3/stm32/desig.h
lib/libopencm3/include/libopencm3/stm32/dma.h
lib/libopencm3/include/libopencm3/stm32/dma2d.h
lib/libopencm3/include/libopencm3/stm32/dmamux.h
lib/libopencm3/include/libopencm3/stm32/dsi.h
lib/libopencm3/include/libopencm3/stm32/exti.h
lib/libopencm3/include/libopencm3/stm32/f0/adc.h
lib/libopencm3/include/libopencm3/stm32/f0/cec.h
lib/libopencm3/include/libopencm3/stm32/f0/comparator.h
lib/libopencm3/include/libopencm3/stm32/f0/crc.h
lib/libopencm3/include/libopencm3/stm32/f0/dac.h
lib/libopencm3/include/libopencm3/stm32/f0/dma.h
lib/libopencm3/include/libopencm3/stm32/f0/doc-stm32f0.h
lib/libopencm3/include/libopencm3/stm32/f0/exti.h
lib/libopencm3/include/libopencm3/stm32/f0/flash.h
lib/libopencm3/include/libopencm3/stm32/f0/gpio.h
lib/libopencm3/include/libopencm3/stm32/f0/i2c.h
lib/libopencm3/include/libopencm3/stm32/f0/iwdg.h
lib/libopencm3/include/libopencm3/stm32/f0/memorymap.h
lib/libopencm3/include/libopencm3/stm32/f0/pwr.h
lib/libopencm3/include/libopencm3/stm32/f0/rcc.h
lib/libopencm3/include/libopencm3/stm32/f0/rtc.h
lib/libopencm3/include/libopencm3/stm32/f0/spi.h
lib/libopencm3/include/libopencm3/stm32/f0/st_usbfs.h
lib/libopencm3/include/libopencm3/stm32/f0/syscfg.h
lib/libopencm3/include/libopencm3/stm32/f0/timer.h
lib/libopencm3/include/libopencm3/stm32/f0/tsc.h
lib/libopencm3/include/libopencm3/stm32/f0/usart.h
lib/libopencm3/include/libopencm3/stm32/f1/adc.h
lib/libopencm3/include/libopencm3/stm32/f1/bkp.h
lib/libopencm3/include/libopencm3/stm32/f1/crc.h
lib/libopencm3/include/libopencm3/stm32/f1/dac.h
lib/libopencm3/include/libopencm3/stm32/f1/dma.h
lib/libopencm3/include/libopencm3/stm32/f1/doc-stm32f1.h
lib/libopencm3/include/libopencm3/stm32/f1/exti.h
lib/libopencm3/include/libopencm3/stm32/f1/flash.h
lib/libopencm3/include/libopencm3/stm32/f1/gpio.h
lib/libopencm3/include/libopencm3/stm32/f1/i2c.h
lib/libopencm3/include/libopencm3/stm32/f1/iwdg.h
lib/libopencm3/include/libopencm3/stm32/f1/memorymap.h
lib/libopencm3/include/libopencm3/stm32/f1/nvic.h
lib/libopencm3/include/libopencm3/stm32/f1/pwr.h
lib/libopencm3/include/libopencm3/stm32/f1/rcc.h
lib/libopencm3/include/libopencm3/stm32/f1/rtc.h
lib/libopencm3/include/libopencm3/stm32/f1/spi.h
lib/libopencm3/include/libopencm3/stm32/f1/st_usbfs.h
lib/libopencm3/include/libopencm3/stm32/f1/timer.h
lib/libopencm3/include/libopencm3/stm32/f1/usart.h
lib/libopencm3/include/libopencm3/stm32/f2/crc.h
lib/libopencm3/include/libopencm3/stm32/f2/crypto.h
lib/libopencm3/include/libopencm3/stm32/f2/dac.h
lib/libopencm3/include/libopencm3/stm32/f2/dma.h
lib/libopencm3/include/libopencm3/stm32/f2/doc-stm32f2.h
lib/libopencm3/include/libopencm3/stm32/f2/exti.h
lib/libopencm3/include/libopencm3/stm32/f2/flash.h
lib/libopencm3/include/libopencm3/stm32/f2/gpio.h
lib/libopencm3/include/libopencm3/stm32/f2/hash.h
lib/libopencm3/include/libopencm3/stm32/f2/i2c.h
lib/libopencm3/include/libopencm3/stm32/f2/iwdg.h
lib/libopencm3/include/libopencm3/stm32/f2/memorymap.h
lib/libopencm3/include/libopencm3/stm32/f2/pwr.h
lib/libopencm3/include/libopencm3/stm32/f2/rcc.h
lib/libopencm3/include/libopencm3/stm32/f2/rng.h
lib/libopencm3/include/libopencm3/stm32/f2/rtc.h
lib/libopencm3/include/libopencm3/stm32/f2/spi.h
lib/libopencm3/include/libopencm3/stm32/f2/syscfg.h
lib/libopencm3/include/libopencm3/stm32/f2/timer.h
lib/libopencm3/include/libopencm3/stm32/f2/usart.h
lib/libopencm3/include/libopencm3/stm32/f3/adc.h
lib/libopencm3/include/libopencm3/stm32/f3/comparator.h
lib/libopencm3/include/libopencm3/stm32/f3/crc.h
lib/libopencm3/include/libopencm3/stm32/f3/dac.h
lib/libopencm3/include/libopencm3/stm32/f3/dma.h
lib/libopencm3/include/libopencm3/stm32/f3/doc-stm32f3.h
lib/libopencm3/include/libopencm3/stm32/f3/exti.h
lib/libopencm3/include/libopencm3/stm32/f3/flash.h
lib/libopencm3/include/libopencm3/stm32/f3/gpio.h
lib/libopencm3/include/libopencm3/stm32/f3/hrtim.h
lib/libopencm3/include/libopencm3/stm32/f3/i2c.h
lib/libopencm3/include/libopencm3/stm32/f3/iwdg.h
lib/libopencm3/include/libopencm3/stm32/f3/memorymap.h
lib/libopencm3/include/libopencm3/stm32/f3/pwr.h
lib/libopencm3/include/libopencm3/stm32/f3/rcc.h
lib/libopencm3/include/libopencm3/stm32/f3/rtc.h
lib/libopencm3/include/libopencm3/stm32/f3/spi.h
lib/libopencm3/include/libopencm3/stm32/f3/st_usbfs.h
lib/libopencm3/include/libopencm3/stm32/f3/syscfg.h
lib/libopencm3/include/libopencm3/stm32/f3/timer.h
lib/libopencm3/include/libopencm3/stm32/f3/usart.h
lib/libopencm3/include/libopencm3/stm32/f4/adc.h
lib/libopencm3/include/libopencm3/stm32/f4/crc.h
lib/libopencm3/include/libopencm3/stm32/f4/crypto.h
lib/libopencm3/include/libopencm3/stm32/f4/dac.h
lib/libopencm3/include/libopencm3/stm32/f4/dcmi.h
lib/libopencm3/include/libopencm3/stm32/f4/dma.h
lib/libopencm3/include/libopencm3/stm32/f4/dma2d.h
lib/libopencm3/include/libopencm3/stm32/f4/doc-stm32f4.h
lib/libopencm3/include/libopencm3/stm32/f4/dsi.h
lib/libopencm3/include/libopencm3/stm32/f4/exti.h
lib/libopencm3/include/libopencm3/stm32/f4/flash.h
lib/libopencm3/include/libopencm3/stm32/f4/fmc.h
lib/libopencm3/include/libopencm3/stm32/f4/gpio.h
lib/libopencm3/include/libopencm3/stm32/f4/hash.h
lib/libopencm3/include/libopencm3/stm32/f4/i2c.h
lib/libopencm3/include/libopencm3/stm32/f4/iwdg.h
lib/libopencm3/include/libopencm3/stm32/f4/lptimer.h
lib/libopencm3/include/libopencm3/stm32/f4/ltdc.h
lib/libopencm3/include/libopencm3/stm32/f4/memorymap.h
lib/libopencm3/include/libopencm3/stm32/f4/pwr.h
lib/libopencm3/include/libopencm3/stm32/f4/quadspi.h
lib/libopencm3/include/libopencm3/stm32/f4/rcc.h
lib/libopencm3/include/libopencm3/stm32/f4/rng.h
lib/libopencm3/include/libopencm3/stm32/f4/rtc.h
lib/libopencm3/include/libopencm3/stm32/f4/spi.h
lib/libopencm3/include/libopencm3/stm32/f4/syscfg.h
lib/libopencm3/include/libopencm3/stm32/f4/timer.h
lib/libopencm3/include/libopencm3/stm32/f4/usart.h
lib/libopencm3/include/libopencm3/stm32/f7/adc.h
lib/libopencm3/include/libopencm3/stm32/f7/crc.h
lib/libopencm3/include/libopencm3/stm32/f7/dac.h
lib/libopencm3/include/libopencm3/stm32/f7/dma.h
lib/libopencm3/include/libopencm3/stm32/f7/dma2d.h
lib/libopencm3/include/libopencm3/stm32/f7/doc-stm32f7.h
lib/libopencm3/include/libopencm3/stm32/f7/dsi.h
lib/libopencm3/include/libopencm3/stm32/f7/exti.h
lib/libopencm3/include/libopencm3/stm32/f7/flash.h
lib/libopencm3/include/libopencm3/stm32/f7/fmc.h
lib/libopencm3/include/libopencm3/stm32/f7/gpio.h
lib/libopencm3/include/libopencm3/stm32/f7/i2c.h
lib/libopencm3/include/libopencm3/stm32/f7/iwdg.h
lib/libopencm3/include/libopencm3/stm32/f7/lptimer.h
lib/libopencm3/include/libopencm3/stm32/f7/ltdc.h
lib/libopencm3/include/libopencm3/stm32/f7/memorymap.h
lib/libopencm3/include/libopencm3/stm32/f7/pwr.h
lib/libopencm3/include/libopencm3/stm32/f7/rcc.h
lib/libopencm3/include/libopencm3/stm32/f7/rng.h
lib/libopencm3/include/libopencm3/stm32/f7/spi.h
lib/libopencm3/include/libopencm3/stm32/f7/syscfg.h
lib/libopencm3/include/libopencm3/stm32/f7/timer.h
lib/libopencm3/include/libopencm3/stm32/f7/usart.h
lib/libopencm3/include/libopencm3/stm32/flash.h
lib/libopencm3/include/libopencm3/stm32/fsmc.h
lib/libopencm3/include/libopencm3/stm32/g0/adc.h
lib/libopencm3/include/libopencm3/stm32/g0/crc.h
lib/libopencm3/include/libopencm3/stm32/g0/dma.h
lib/libopencm3/include/libopencm3/stm32/g0/dmamux.h
lib/libopencm3/include/libopencm3/stm32/g0/doc-stm32g0.h
lib/libopencm3/include/libopencm3/stm32/g0/exti.h
lib/libopencm3/include/libopencm3/stm32/g0/flash.h
lib/libopencm3/include/libopencm3/stm32/g0/gpio.h
lib/libopencm3/include/libopencm3/stm32/g0/i2c.h
lib/libopencm3/include/libopencm3/stm32/g0/iwdg.h
lib/libopencm3/include/libopencm3/stm32/g0/lptimer.h
lib/libopencm3/include/libopencm3/stm32/g0/memorymap.h
lib/libopencm3/include/libopencm3/stm32/g0/pwr.h
lib/libopencm3/include/libopencm3/stm32/g0/rcc.h
lib/libopencm3/include/libopencm3/stm32/g0/rng.h
lib/libopencm3/include/libopencm3/stm32/g0/spi.h
lib/libopencm3/include/libopencm3/stm32/g0/syscfg.h
lib/libopencm3/include/libopencm3/stm32/g0/timer.h
lib/libopencm3/include/libopencm3/stm32/g0/usart.h
lib/libopencm3/include/libopencm3/stm32/g4/doc-stm32g4.h
lib/libopencm3/include/libopencm3/stm32/g4/gpio.h
lib/libopencm3/include/libopencm3/stm32/g4/memorymap.h
lib/libopencm3/include/libopencm3/stm32/g4/rcc.h
lib/libopencm3/include/libopencm3/stm32/gpio.h
lib/libopencm3/include/libopencm3/stm32/h7/dac.h
lib/libopencm3/include/libopencm3/stm32/h7/doc-stm32h7.h
lib/libopencm3/include/libopencm3/stm32/h7/exti.h
lib/libopencm3/include/libopencm3/stm32/h7/flash.h
lib/libopencm3/include/libopencm3/stm32/h7/fmc.h
lib/libopencm3/include/libopencm3/stm32/h7/gpio.h
lib/libopencm3/include/libopencm3/stm32/h7/memorymap.h
lib/libopencm3/include/libopencm3/stm32/h7/pwr.h
lib/libopencm3/include/libopencm3/stm32/h7/rcc.h
lib/libopencm3/include/libopencm3/stm32/h7/spi.h
lib/libopencm3/include/libopencm3/stm32/h7/syscfg.h
lib/libopencm3/include/libopencm3/stm32/h7/timer.h
lib/libopencm3/include/libopencm3/stm32/h7/usart.h
lib/libopencm3/include/libopencm3/stm32/hash.h
lib/libopencm3/include/libopencm3/stm32/hrtim.h
lib/libopencm3/include/libopencm3/stm32/i2c.h
lib/libopencm3/include/libopencm3/stm32/iwdg.h
lib/libopencm3/include/libopencm3/stm32/l0/adc.h
lib/libopencm3/include/libopencm3/stm32/l0/crc.h
lib/libopencm3/include/libopencm3/stm32/l0/dma.h
lib/libopencm3/include/libopencm3/stm32/l0/doc-stm32l0.h
lib/libopencm3/include/libopencm3/stm32/l0/exti.h
lib/libopencm3/include/libopencm3/stm32/l0/flash.h
lib/libopencm3/include/libopencm3/stm32/l0/gpio.h
lib/libopencm3/include/libopencm3/stm32/l0/i2c.h
lib/libopencm3/include/libopencm3/stm32/l0/iwdg.h
lib/libopencm3/include/libopencm3/stm32/l0/lptimer.h
lib/libopencm3/include/libopencm3/stm32/l0/memorymap.h
lib/libopencm3/include/libopencm3/stm32/l0/pwr.h
lib/libopencm3/include/libopencm3/stm32/l0/rcc.h
lib/libopencm3/include/libopencm3/stm32/l0/rng.h
lib/libopencm3/include/libopencm3/stm32/l0/rtc.h
lib/libopencm3/include/libopencm3/stm32/l0/spi.h
lib/libopencm3/include/libopencm3/stm32/l0/st_usbfs.h
lib/libopencm3/include/libopencm3/stm32/l0/syscfg.h
lib/libopencm3/include/libopencm3/stm32/l0/timer.h
lib/libopencm3/include/libopencm3/stm32/l0/usart.h
lib/libopencm3/include/libopencm3/stm32/l1/adc.h
lib/libopencm3/include/libopencm3/stm32/l1/crc.h
lib/libopencm3/include/libopencm3/stm32/l1/dac.h
lib/libopencm3/include/libopencm3/stm32/l1/dma.h
lib/libopencm3/include/libopencm3/stm32/l1/doc-stm32l1.h
lib/libopencm3/include/libopencm3/stm32/l1/exti.h
lib/libopencm3/include/libopencm3/stm32/l1/flash.h
lib/libopencm3/include/libopencm3/stm32/l1/gpio.h
lib/libopencm3/include/libopencm3/stm32/l1/i2c.h
lib/libopencm3/include/libopencm3/stm32/l1/iwdg.h
lib/libopencm3/include/libopencm3/stm32/l1/lcd.h
lib/libopencm3/include/libopencm3/stm32/l1/memorymap.h
lib/libopencm3/include/libopencm3/stm32/l1/pwr.h
lib/libopencm3/include/libopencm3/stm32/l1/rcc.h
lib/libopencm3/include/libopencm3/stm32/l1/ri.h
lib/libopencm3/include/libopencm3/stm32/l1/rtc.h
lib/libopencm3/include/libopencm3/stm32/l1/spi.h
lib/libopencm3/include/libopencm3/stm32/l1/st_usbfs.h
lib/libopencm3/include/libopencm3/stm32/l1/syscfg.h
lib/libopencm3/include/libopencm3/stm32/l1/timer.h
lib/libopencm3/include/libopencm3/stm32/l1/usart.h
lib/libopencm3/include/libopencm3/stm32/l4/adc.h
lib/libopencm3/include/libopencm3/stm32/l4/crc.h
lib/libopencm3/include/libopencm3/stm32/l4/dac.h
lib/libopencm3/include/libopencm3/stm32/l4/dma.h
lib/libopencm3/include/libopencm3/stm32/l4/doc-stm32l4.h
lib/libopencm3/include/libopencm3/stm32/l4/exti.h
lib/libopencm3/include/libopencm3/stm32/l4/flash.h
lib/libopencm3/include/libopencm3/stm32/l4/gpio.h
lib/libopencm3/include/libopencm3/stm32/l4/i2c.h
lib/libopencm3/include/libopencm3/stm32/l4/iwdg.h
lib/libopencm3/include/libopencm3/stm32/l4/lptimer.h
lib/libopencm3/include/libopencm3/stm32/l4/memorymap.h
lib/libopencm3/include/libopencm3/stm32/l4/pwr.h
lib/libopencm3/include/libopencm3/stm32/l4/rcc.h
lib/libopencm3/include/libopencm3/stm32/l4/rng.h
lib/libopencm3/include/libopencm3/stm32/l4/rtc.h
lib/libopencm3/include/libopencm3/stm32/l4/spi.h
lib/libopencm3/include/libopencm3/stm32/l4/st_usbfs.h
lib/libopencm3/include/libopencm3/stm32/l4/syscfg.h
lib/libopencm3/include/libopencm3/stm32/l4/timer.h
lib/libopencm3/include/libopencm3/stm32/l4/usart.h
lib/libopencm3/include/libopencm3/stm32/lptimer.h
lib/libopencm3/include/libopencm3/stm32/ltdc.h
lib/libopencm3/include/libopencm3/stm32/memorymap.h
lib/libopencm3/include/libopencm3/stm32/pwr.h
lib/libopencm3/include/libopencm3/stm32/quadspi.h
lib/libopencm3/include/libopencm3/stm32/rcc.h
lib/libopencm3/include/libopencm3/stm32/rng.h
lib/libopencm3/include/libopencm3/stm32/rtc.h
lib/libopencm3/include/libopencm3/stm32/sdio.h
lib/libopencm3/include/libopencm3/stm32/spi.h
lib/libopencm3/include/libopencm3/stm32/st_usbfs.h
lib/libopencm3/include/libopencm3/stm32/syscfg.h
lib/libopencm3/include/libopencm3/stm32/timer.h
lib/libopencm3/include/libopencm3/stm32/tools.h
lib/libopencm3/include/libopencm3/stm32/tsc.h
lib/libopencm3/include/libopencm3/stm32/usart.h
lib/libopencm3/include/libopencm3/stm32/wwdg.h
lib/libopencm3/include/libopencm3/swm050/clk.h
lib/libopencm3/include/libopencm3/swm050/doc-swm050.h
lib/libopencm3/include/libopencm3/swm050/flash.h
lib/libopencm3/include/libopencm3/swm050/gpio.h
lib/libopencm3/include/libopencm3/swm050/memorymap.h
lib/libopencm3/include/libopencm3/swm050/pwr.h
lib/libopencm3/include/libopencm3/swm050/syscon.h
lib/libopencm3/include/libopencm3/swm050/sysctl.h
lib/libopencm3/include/libopencm3/swm050/timer.h
lib/libopencm3/include/libopencm3/swm050/wdt.h
lib/libopencm3/include/libopencm3/usb/audio.h
lib/libopencm3/include/libopencm3/usb/cdc.h
lib/libopencm3/include/libopencm3/usb/dfu.h
lib/libopencm3/include/libopencm3/usb/doc-usb.h
lib/libopencm3/include/libopencm3/usb/dwc/otg_common.h
lib/libopencm3/include/libopencm3/usb/dwc/otg_fs.h
lib/libopencm3/include/libopencm3/usb/dwc/otg_hs.h
lib/libopencm3/include/libopencm3/usb/hid.h
lib/libopencm3/include/libopencm3/usb/midi.h
lib/libopencm3/include/libopencm3/usb/msc.h
lib/libopencm3/include/libopencm3/usb/usbd.h
lib/libopencm3/include/libopencm3/usb/usbstd.h
lib/libopencm3/include/libopencm3/vf6xx/anadig.h
lib/libopencm3/include/libopencm3/vf6xx/ccm.h
lib/libopencm3/include/libopencm3/vf6xx/doc-vf6xx.h
lib/libopencm3/include/libopencm3/vf6xx/gpio.h
lib/libopencm3/include/libopencm3/vf6xx/iomuxc.h
lib/libopencm3/include/libopencm3/vf6xx/memorymap.h
lib/libopencm3/include/libopencm3/vf6xx/uart.h
lib/libopencm3/include/libopencmsis/core_cm3.h
lib/libopencm3/include/libopencmsis/dispatch/irqhandlers.h
lib/libopencm3/include/libopencmsis/stm32/f1/irqhandlers.h
lib/libopencm3/ld/linker.ld.S
lib/libopencm3/lib/cm3/assert.c
lib/libopencm3/lib/cm3/dwt.c
lib/libopencm3/lib/cm3/nvic.c
lib/libopencm3/lib/cm3/scb.c
lib/libopencm3/lib/cm3/sync.c
lib/libopencm3/lib/cm3/systick.c
lib/libopencm3/lib/cm3/vector.c
lib/libopencm3/lib/dispatch/vector_chipset.c
lib/libopencm3/lib/dispatch/vector_nvic.c
lib/libopencm3/lib/efm32/common/acmp_common.c
lib/libopencm3/lib/efm32/common/adc_common.c
lib/libopencm3/lib/efm32/common/burtc_common.c
lib/libopencm3/lib/efm32/common/cmu_common.c
lib/libopencm3/lib/efm32/common/dac_common.c
lib/libopencm3/lib/efm32/common/dma_common.c
lib/libopencm3/lib/efm32/common/emu_common.c
lib/libopencm3/lib/efm32/common/gpio_common.c
lib/libopencm3/lib/efm32/common/i2c_common.c
lib/libopencm3/lib/efm32/common/letimer_common.c
lib/libopencm3/lib/efm32/common/msc_common.c
lib/libopencm3/lib/efm32/common/prs_common.c
lib/libopencm3/lib/efm32/common/rmu_common.c
lib/libopencm3/lib/efm32/common/rtc_common.c
lib/libopencm3/lib/efm32/common/timer_common.c
lib/libopencm3/lib/efm32/common/usart_common.c
lib/libopencm3/lib/efm32/common/wdog_common.c
lib/libopencm3/lib/efm32/ezr32wg/Makefile
lib/libopencm3/lib/efm32/ezr32wg/vector_chipset.c
lib/libopencm3/lib/efm32/g/Makefile
lib/libopencm3/lib/efm32/gg/Makefile
lib/libopencm3/lib/efm32/hg/Makefile
lib/libopencm3/lib/efm32/hg/cmu.c
lib/libopencm3/lib/efm32/lg/Makefile
lib/libopencm3/lib/efm32/tg/Makefile
lib/libopencm3/lib/efm32/wg/Makefile
lib/libopencm3/lib/efm32/wg/vector_chipset.c
lib/libopencm3/lib/ethernet/mac.c
lib/libopencm3/lib/ethernet/mac_stm32fxx7.c
lib/libopencm3/lib/ethernet/phy.c
lib/libopencm3/lib/ethernet/phy_ksz80x1.c
lib/libopencm3/lib/gd32/f1x0/Makefile
lib/libopencm3/lib/gd32/f1x0/flash.c
lib/libopencm3/lib/gd32/f1x0/rcc.c
lib/libopencm3/lib/lm3s/Makefile
lib/libopencm3/lib/lm3s/gpio.c
lib/libopencm3/lib/lm3s/rcc.c
lib/libopencm3/lib/lm3s/usart.c
lib/libopencm3/lib/lm4f/Makefile
lib/libopencm3/lib/lm4f/gpio.c
lib/libopencm3/lib/lm4f/rcc.c
lib/libopencm3/lib/lm4f/systemcontrol.c
lib/libopencm3/lib/lm4f/uart.c
lib/libopencm3/lib/lm4f/vector_chipset.c
lib/libopencm3/lib/lpc13xx/Makefile
lib/libopencm3/lib/lpc13xx/gpio.c
lib/libopencm3/lib/lpc17xx/Makefile
lib/libopencm3/lib/lpc17xx/gpio.c
lib/libopencm3/lib/lpc17xx/pwr.c
lib/libopencm3/lib/lpc43xx/gpio.c
lib/libopencm3/lib/lpc43xx/i2c.c
lib/libopencm3/lib/lpc43xx/ipc.c
lib/libopencm3/lib/lpc43xx/m0/Makefile
lib/libopencm3/lib/lpc43xx/m4/Makefile
lib/libopencm3/lib/lpc43xx/m4/vector_chipset.c
lib/libopencm3/lib/lpc43xx/scu.c
lib/libopencm3/lib/lpc43xx/ssp.c
lib/libopencm3/lib/lpc43xx/timer.c
lib/libopencm3/lib/lpc43xx/uart.c
lib/libopencm3/lib/msp432/e4/Makefile
lib/libopencm3/lib/msp432/e4/gpio.c
lib/libopencm3/lib/msp432/e4/systemcontrol.c
lib/libopencm3/lib/pac55xx/Makefile
lib/libopencm3/lib/pac55xx/gpio.c
lib/libopencm3/lib/pac55xx/vector_chipset.c
lib/libopencm3/lib/sam/3a/Makefile
lib/libopencm3/lib/sam/3n/Makefile
lib/libopencm3/lib/sam/3s/Makefile
lib/libopencm3/lib/sam/3u/Makefile
lib/libopencm3/lib/sam/3x/Makefile
lib/libopencm3/lib/sam/4l/Makefile
lib/libopencm3/lib/sam/4l/adcife.c
lib/libopencm3/lib/sam/4l/gpio.c
lib/libopencm3/lib/sam/4l/pm.c
lib/libopencm3/lib/sam/4l/scif.c
lib/libopencm3/lib/sam/4l/usart.c
lib/libopencm3/lib/sam/common/gpio_common_3a3u3x.c
lib/libopencm3/lib/sam/common/gpio_common_3n3s.c
lib/libopencm3/lib/sam/common/gpio_common_all.c
lib/libopencm3/lib/sam/common/pmc.c
lib/libopencm3/lib/sam/common/usart_common_3.c
lib/libopencm3/lib/sam/common/usart_common_all.c
lib/libopencm3/lib/sam/d/Makefile
lib/libopencm3/lib/stm32/can.c
lib/libopencm3/lib/stm32/common/adc_common_f47.c
lib/libopencm3/lib/stm32/common/adc_common_v1.c
lib/libopencm3/lib/stm32/common/adc_common_v1_multi.c
lib/libopencm3/lib/stm32/common/adc_common_v2.c
lib/libopencm3/lib/stm32/common/adc_common_v2_multi.c
lib/libopencm3/lib/stm32/common/crc_common_all.c
lib/libopencm3/lib/stm32/common/crc_v2.c
lib/libopencm3/lib/stm32/common/crs_common_all.c
lib/libopencm3/lib/stm32/common/crypto_common_f24.c
lib/libopencm3/lib/stm32/common/dac_common_all.c
lib/libopencm3/lib/stm32/common/desig_common_all.c
lib/libopencm3/lib/stm32/common/desig_common_v1.c
lib/libopencm3/lib/stm32/common/dma2d_common_f47.c
lib/libopencm3/lib/stm32/common/dma_common_csel.c
lib/libopencm3/lib/stm32/common/dma_common_f24.c
lib/libopencm3/lib/stm32/common/dma_common_l1f013.c
lib/libopencm3/lib/stm32/common/dmamux.c
lib/libopencm3/lib/stm32/common/dsi_common_f47.c
lib/libopencm3/lib/stm32/common/exti_common_all.c
lib/libopencm3/lib/stm32/common/exti_common_v2.c
lib/libopencm3/lib/stm32/common/flash_common_all.c
lib/libopencm3/lib/stm32/common/flash_common_f.c
lib/libopencm3/lib/stm32/common/flash_common_f01.c
lib/libopencm3/lib/stm32/common/flash_common_f24.c
lib/libopencm3/lib/stm32/common/flash_common_idcache.c
lib/libopencm3/lib/stm32/common/flash_common_l01.c
lib/libopencm3/lib/stm32/common/fmc_common_f47.c
lib/libopencm3/lib/stm32/common/gpio_common_all.c
lib/libopencm3/lib/stm32/common/gpio_common_f0234.c
lib/libopencm3/lib/stm32/common/hash_common_f24.c
lib/libopencm3/lib/stm32/common/i2c_common_v1.c
lib/libopencm3/lib/stm32/common/i2c_common_v2.c
lib/libopencm3/lib/stm32/common/iwdg_common_all.c
lib/libopencm3/lib/stm32/common/lptimer_common_all.c
lib/libopencm3/lib/stm32/common/ltdc_common_f47.c
lib/libopencm3/lib/stm32/common/pwr_common_v1.c
lib/libopencm3/lib/stm32/common/pwr_common_v2.c
lib/libopencm3/lib/stm32/common/rcc_common_all.c
lib/libopencm3/lib/stm32/common/rng_common_v1.c
lib/libopencm3/lib/stm32/common/rtc_common_l1f024.c
lib/libopencm3/lib/stm32/common/spi_common_all.c
lib/libopencm3/lib/stm32/common/spi_common_v1.c
lib/libopencm3/lib/stm32/common/spi_common_v1_frf.c
lib/libopencm3/lib/stm32/common/spi_common_v2.c
lib/libopencm3/lib/stm32/common/st_usbfs_core.c
lib/libopencm3/lib/stm32/common/st_usbfs_core.h
lib/libopencm3/lib/stm32/common/timer_common_all.c
lib/libopencm3/lib/stm32/common/timer_common_f0234.c
lib/libopencm3/lib/stm32/common/timer_common_f24.c
lib/libopencm3/lib/stm32/common/usart_common_all.c
lib/libopencm3/lib/stm32/common/usart_common_f124.c
lib/libopencm3/lib/stm32/common/usart_common_fifos.c
lib/libopencm3/lib/stm32/common/usart_common_v2.c
lib/libopencm3/lib/stm32/f0/Makefile
lib/libopencm3/lib/stm32/f0/adc.c
lib/libopencm3/lib/stm32/f0/comparator.c
lib/libopencm3/lib/stm32/f0/flash.c
lib/libopencm3/lib/stm32/f0/i2c.c
lib/libopencm3/lib/stm32/f0/rcc.c
lib/libopencm3/lib/stm32/f0/syscfg.c
lib/libopencm3/lib/stm32/f1/Makefile
lib/libopencm3/lib/stm32/f1/adc.c
lib/libopencm3/lib/stm32/f1/flash.c
lib/libopencm3/lib/stm32/f1/gpio.c
lib/libopencm3/lib/stm32/f1/i2c.c
lib/libopencm3/lib/stm32/f1/rcc.c
lib/libopencm3/lib/stm32/f1/rtc.c
lib/libopencm3/lib/stm32/f1/timer.c
lib/libopencm3/lib/stm32/f1/vector_nvic.c
lib/libopencm3/lib/stm32/f2/Makefile
lib/libopencm3/lib/stm32/f2/crypto.c
lib/libopencm3/lib/stm32/f2/flash.c
lib/libopencm3/lib/stm32/f2/i2c.c
lib/libopencm3/lib/stm32/f2/rcc.c
lib/libopencm3/lib/stm32/f2/rng.c
lib/libopencm3/lib/stm32/f3/Makefile
lib/libopencm3/lib/stm32/f3/adc.c
lib/libopencm3/lib/stm32/f3/flash.c
lib/libopencm3/lib/stm32/f3/i2c.c
lib/libopencm3/lib/stm32/f3/rcc.c
lib/libopencm3/lib/stm32/f3/vector_chipset.c
lib/libopencm3/lib/stm32/f4/Makefile
lib/libopencm3/lib/stm32/f4/crypto.c
lib/libopencm3/lib/stm32/f4/flash.c
lib/libopencm3/lib/stm32/f4/i2c.c
lib/libopencm3/lib/stm32/f4/pwr.c
lib/libopencm3/lib/stm32/f4/rcc.c
lib/libopencm3/lib/stm32/f4/rng.c
lib/libopencm3/lib/stm32/f4/rtc.c
lib/libopencm3/lib/stm32/f4/vector_chipset.c
lib/libopencm3/lib/stm32/f7/Makefile
lib/libopencm3/lib/stm32/f7/desig.c
lib/libopencm3/lib/stm32/f7/flash.c
lib/libopencm3/lib/stm32/f7/pwr.c
lib/libopencm3/lib/stm32/f7/rcc.c
lib/libopencm3/lib/stm32/f7/vector_chipset.c
lib/libopencm3/lib/stm32/g0/Makefile
lib/libopencm3/lib/stm32/g0/adc.c
lib/libopencm3/lib/stm32/g0/flash.c
lib/libopencm3/lib/stm32/g0/pwr.c
lib/libopencm3/lib/stm32/g0/rcc.c
lib/libopencm3/lib/stm32/g4/Makefile
lib/libopencm3/lib/stm32/g4/vector_chipset.c
lib/libopencm3/lib/stm32/h7/Makefile
lib/libopencm3/lib/stm32/h7/pwr.c
lib/libopencm3/lib/stm32/h7/rcc.c
lib/libopencm3/lib/stm32/h7/vector_chipset.c
lib/libopencm3/lib/stm32/l0/Makefile
lib/libopencm3/lib/stm32/l0/i2c.c
lib/libopencm3/lib/stm32/l0/iwdg.c
lib/libopencm3/lib/stm32/l0/rcc.c
lib/libopencm3/lib/stm32/l0/rng.c
lib/libopencm3/lib/stm32/l1/Makefile
lib/libopencm3/lib/stm32/l1/adc.c
lib/libopencm3/lib/stm32/l1/desig.c
lib/libopencm3/lib/stm32/l1/flash.c
lib/libopencm3/lib/stm32/l1/i2c.c
lib/libopencm3/lib/stm32/l1/lcd.c
lib/libopencm3/lib/stm32/l1/rcc.c
lib/libopencm3/lib/stm32/l1/timer.c
lib/libopencm3/lib/stm32/l4/Makefile
lib/libopencm3/lib/stm32/l4/adc.c
lib/libopencm3/lib/stm32/l4/flash.c
lib/libopencm3/lib/stm32/l4/i2c.c
lib/libopencm3/lib/stm32/l4/pwr.c
lib/libopencm3/lib/stm32/l4/rcc.c
lib/libopencm3/lib/stm32/l4/vector_chipset.c
lib/libopencm3/lib/stm32/st_usbfs_v1.c
lib/libopencm3/lib/stm32/st_usbfs_v2.c
lib/libopencm3/lib/swm050/Makefile
lib/libopencm3/lib/swm050/clk.c
lib/libopencm3/lib/swm050/flash.c
lib/libopencm3/lib/swm050/gpio.c
lib/libopencm3/lib/swm050/pwr.c
lib/libopencm3/lib/swm050/syscon.c
lib/libopencm3/lib/swm050/timer.c
lib/libopencm3/lib/swm050/wdt.c
lib/libopencm3/lib/usb/usb.c
lib/libopencm3/lib/usb/usb_control.c
lib/libopencm3/lib/usb/usb_dwc_common.c
lib/libopencm3/lib/usb/usb_dwc_common.h
lib/libopencm3/lib/usb/usb_efm32.c
lib/libopencm3/lib/usb/usb_efm32hg.c
lib/libopencm3/lib/usb/usb_f107.c
lib/libopencm3/lib/usb/usb_f207.c
lib/libopencm3/lib/usb/usb_hid.c
lib/libopencm3/lib/usb/usb_lm4f.c
lib/libopencm3/lib/usb/usb_msc.c
lib/libopencm3/lib/usb/usb_private.h
lib/libopencm3/lib/usb/usb_standard.c
lib/libopencm3/lib/vf6xx/Makefile
lib/libopencm3/lib/vf6xx/ccm.c
lib/libopencm3/lib/vf6xx/gpio.c
lib/libopencm3/lib/vf6xx/iomuxc.c
lib/libopencm3/lib/vf6xx/uart.c
lib/libopencm3/lib/vf6xx/vector_chipset.c
lib/libopencm3/mk/gcc-config.mk
lib/libopencm3/mk/gcc-rules.mk
lib/libopencm3/mk/genlink-config.mk
lib/libopencm3/mk/genlink-rules.mk
lib/libopencm3/scripts/genlinktest.sh
lib/libopencm3/tests/gadget-zero/Makefile
lib/libopencm3/tests/gadget-zero/delay.c
lib/libopencm3/tests/gadget-zero/delay.h
lib/libopencm3/tests/gadget-zero/delay_efm32.c
lib/libopencm3/tests/gadget-zero/main-efm32hg309-generic.c
lib/libopencm3/tests/gadget-zero/main-stm32f072disco.c
lib/libopencm3/tests/gadget-zero/main-stm32f103-generic.c
lib/libopencm3/tests/gadget-zero/main-stm32f3-disco.c
lib/libopencm3/tests/gadget-zero/main-stm32f429i-disco.c
lib/libopencm3/tests/gadget-zero/main-stm32f4disco.c
lib/libopencm3/tests/gadget-zero/main-stm32l053disco.c
lib/libopencm3/tests/gadget-zero/main-stm32l1-generic.c
lib/libopencm3/tests/gadget-zero/main-tilm4f120xl.c
lib/libopencm3/tests/gadget-zero/usb-gadget0.c
lib/libopencm3/tests/gadget-zero/usb-gadget0.h
lib/libopencm3/tests/rules.mk
lib/libopencm3/tests/shared/trace.c
lib/libopencm3/tests/shared/trace.h
lib/libopencm3/tests/shared/trace_stdio.c
lib/libprintf/Makefile
lib/libprintf/printf.c
lib/libprintf/printf.h
lib/libprintf/printf_config.h
lib/libprintf/test/catch.hpp
lib/libprintf/test/test_suite.cpp
logger/backup.c
logger/backup.h
logger/cdc.c
logger/cdc.h
logger/debug.c
logger/debug.h
logger/fatfs/documents/res/app1.c
logger/fatfs/documents/res/app2.c
logger/fatfs/documents/res/app3.c
logger/fatfs/documents/res/app4.c
logger/fatfs/documents/res/app5.c
logger/fatfs/documents/res/app6.c
logger/fatfs/source/diskio.c
logger/fatfs/source/diskio.h
logger/fatfs/source/ff.c
logger/fatfs/source/ff.h
logger/fatfs/source/ffconf.h
logger/fatfs/source/ffsystem.c
logger/fatfs/source/ffunicode.c
logger/logger.c
logger/msc.c
logger/msc.h
logger/ramdisk.c
logger/ramdisk.h
logger/trash/Makefile
logger/trash/backup.c
logger/trash/backup.h
logger/trash/cdc.c
logger/trash/cdc.h
logger/trash/config.h
logger/trash/dapboot.c
logger/trash/dapboot.h
logger/trash/debug.cpp
logger/trash/debug.h
logger/trash/dfu.c
logger/trash/dfu.h
logger/trash/dfu_defs.h
logger/trash/example_msc/msc.c
logger/trash/example_msc/ramdisk.c
logger/trash/example_msc/ramdisk.h
logger/trash/ghostfat.c
logger/trash/ghostfs.c
logger/trash/main.c
logger/trash/msc.c
logger/trash/msc.h
logger/trash/old_rtc_logger.c
logger/trash/rules.mk
logger/trash/target.h
logger/trash/uf2.h
logger/trash/uf2cfg.h
logger/trash/usb21_standard.h
logger/trash/usb_conf.c
logger/trash/usb_conf.h
logger/trash/wbnd_msg.c
logger/trash/webusb.c
logger/trash/webusb.h
logger/trash/webusb_defs.h
logger/trash/winbond.c
logger/trash/winbond.h
logger/trash/winusb.h
logger/trash/winusb_defs.h
logger/usb_conf.c
logger/usb_conf.h
logger/w25q_msc.c
logger/w25q_msc.h
logger/winbond.c
logger/winbond.h
src/backup.c
src/board.c
src/cdc.c
src/common.c
src/debug.c
src/ds18b20.c
src/irq.c
src/logger.c
src/logger_swtimer+alarm.c
src/msc.c
src/one_wire.c
src/ramdisk.c
src/rtc.c
src/sched.c
src/swtimer.c
src/systick.c
src/usb_conf.c
src/usb_it.c
src/w25q_msc.c
src/winbond.c
test_flash/Makefile
test_flash/test_flash.c
test_flash/winbond.c
test_flash/winbond.h
/usr/include/assert.h
/usr/include/ctype.h
/usr/include/errno.h
/usr/include/math.h
/usr/include/printf.h
/usr/include/sched.h
/usr/include/signal.h
/usr/include/stdint.h
/usr/include/stdio.h
/usr/include/stdlib.h
/usr/include/string.h
/usr/include/unistd.h
/usr/include/alloca.h
/usr/include/features.h
/usr/include/strings.h
/usr/include/time.h
/usr/include/stdc-predef.h
