options:
    march: riscv32
    num-instrs: 10
    model-plugin: /home/aliya/programming/cpp/RV32I_model/build/snippy_model/libsnippy_model.so
    trace-log: /home/aliya/programming/cpp/RV32I_model/build/logfile.txt
    reserved-regs-list: [sp, gp, ra]

sections:
    - name:      text
      VMA:       0x210000
      SIZE:      0x100000
      LMA:       0x210000
      ACCESS:    rx
    - name:      data
      VMA:       0x100000
      SIZE:      0x100000
      LMA:       0x100000
      ACCESS:    rw

histogram:
    - [ADD, 1.0]
    - [SUB, 1.0]
