

================================================================
== Vitis HLS Report for 'EvalCircuit_Pipeline_VITIS_LOOP_100_1'
================================================================
* Date:           Mon Nov 17 18:42:24 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.040 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min |  max |                      Type                      |
    +---------+---------+----------+----------+------+------+------------------------------------------------+
    |     1603|     1603|  8.015 us|  8.015 us|  1602|  1602|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_100_1  |     1601|     1601|         2|          1|          1|  1601|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       46|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       63|     -|
|Register             |        -|      -|       25|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       25|      109|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_141_p2               |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln100_fu_135_p2              |      icmp|   0|  0|  18|          11|          10|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln103_fu_180_p3            |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |d_fu_188_p2                       |       xor|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  46|          27|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_21    |   9|          2|   11|         22|
    |d_strm_TDATA_blk_n       |   9|          2|    1|          2|
    |d_strm_cp_blk_n          |   9|          2|    1|          2|
    |i_fu_64                  |   9|          2|   11|         22|
    |witness_TDATA_blk_n      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   27|         54|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_21_reg_207             |  11|   0|   11|          0|
    |i_fu_64                  |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  25|   0|   25|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  EvalCircuit_Pipeline_VITIS_LOOP_100_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  EvalCircuit_Pipeline_VITIS_LOOP_100_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  EvalCircuit_Pipeline_VITIS_LOOP_100_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  EvalCircuit_Pipeline_VITIS_LOOP_100_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  EvalCircuit_Pipeline_VITIS_LOOP_100_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  EvalCircuit_Pipeline_VITIS_LOOP_100_1|  return value|
|witness_TVALID             |   in|    1|        axis|                                witness|       pointer|
|witness_TDATA              |   in|    8|        axis|                                witness|       pointer|
|witness_TREADY             |  out|    1|        axis|                                witness|       pointer|
|d_strm_TREADY              |   in|    1|        axis|                                 d_strm|       pointer|
|d_strm_TDATA               |  out|    8|        axis|                                 d_strm|       pointer|
|d_strm_TVALID              |  out|    1|        axis|                                 d_strm|       pointer|
|d_strm_cp_din              |  out|    1|     ap_fifo|                              d_strm_cp|       pointer|
|d_strm_cp_full_n           |   in|    1|     ap_fifo|                              d_strm_cp|       pointer|
|d_strm_cp_write            |  out|    1|     ap_fifo|                              d_strm_cp|       pointer|
|d_strm_cp_num_data_valid   |   in|    3|     ap_fifo|                              d_strm_cp|       pointer|
|d_strm_cp_fifo_cap         |   in|    3|     ap_fifo|                              d_strm_cp|       pointer|
|extended_witness_address0  |  out|   19|   ap_memory|                       extended_witness|         array|
|extended_witness_ce0       |  out|    1|   ap_memory|                       extended_witness|         array|
|extended_witness_we0       |  out|    1|   ap_memory|                       extended_witness|         array|
|extended_witness_d0        |  out|    1|   ap_memory|                       extended_witness|         array|
|u_0_address0               |  out|   18|   ap_memory|                                    u_0|         array|
|u_0_ce0                    |  out|    1|   ap_memory|                                    u_0|         array|
|u_0_q0                     |   in|    1|   ap_memory|                                    u_0|         array|
|u_1_address0               |  out|   18|   ap_memory|                                    u_1|         array|
|u_1_ce0                    |  out|    1|   ap_memory|                                    u_1|         array|
|u_1_q0                     |   in|    1|   ap_memory|                                    u_1|         array|
+---------------------------+-----+-----+------------+---------------------------------------+--------------+

