Warning (10268): Verilog HDL information at uart_receiver.v(148): always construct contains both blocking and non-blocking assignments File: C:/fpga/workspace/fpga-exps/uart/rtl/uart_receiver.v Line: 148
