// Seed: 3797030541
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign id_2 = 1'd0;
  id_3 :
  assert property (@(posedge id_2 or posedge 1'b0) id_2)
  else;
  supply0 id_4 = id_3;
  assign id_4 = id_4;
  assign id_3 = id_2;
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    output wor  id_1
);
  not primCall (id_1, id_4);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
