

================================================================
== Vitis HLS Report for 'stencil_SLR1'
================================================================
* Date:           Fri Aug  1 23:16:41 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        stencil_SLR1
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dataflow_parent_loop_proc_fu_146  |dataflow_parent_loop_proc  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       12|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|  2416|   296287|   150168|   56|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       53|    -|
|Register             |        -|     -|       93|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|  2416|   296380|   150233|   56|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    80|       34|       34|   17|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    26|       11|       11|    5|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------+---------+------+--------+--------+-----+
    |               Instance               |           Module          | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
    +--------------------------------------+---------------------------+---------+------+--------+--------+-----+
    |control_s_axi_U                       |control_s_axi              |        0|     0|     226|     360|    0|
    |grp_dataflow_parent_loop_proc_fu_146  |dataflow_parent_loop_proc  |        0|  2416|  296061|  149808|   56|
    +--------------------------------------+---------------------------+---------+------+--------+--------+-----+
    |Total                                 |                           |        0|  2416|  296287|  150168|   56|
    +--------------------------------------+---------------------------+---------+------+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_dataflow_parent_loop_proc_fu_146_out1_TREADY       |       and|   0|  0|   2|           1|           1|
    |grp_dataflow_parent_loop_proc_fu_146_out2_TREADY       |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                                        |        or|   0|  0|   2|           1|           1|
    |ap_block_state4                                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_146_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_146_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                  |          |   0|  0|  12|           6|           6|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  26|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |in1_TREADY_int_regslice  |   9|          2|    1|          2|
    |in2_TREADY_int_regslice  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  53|         11|    4|         11|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |   4|   0|    4|          0|
    |ap_done_reg                                                |   1|   0|    1|          0|
    |ap_rst_n_inv                                               |   1|   0|    1|          0|
    |ap_rst_reg_1                                               |   1|   0|    1|          0|
    |ap_rst_reg_2                                               |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_146_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_146_ap_ready  |   1|   0|    1|          0|
    |empty_reg_248                                              |  31|   0|   32|          1|
    |grp_dataflow_parent_loop_proc_fu_146_ap_start_reg          |   1|   0|    1|          0|
    |trunc_ln62_1_reg_238                                       |  16|   0|   16|          0|
    |trunc_ln62_2_reg_243                                       |  19|   0|   19|          0|
    |trunc_ln62_reg_233                                         |  16|   0|   16|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      |  93|   0|   94|          1|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object |    C Type    |
+-----------------------+-----+-----+---------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|   stencil_SLR1|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|   stencil_SLR1|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|   stencil_SLR1|  return value|
|in1_TDATA              |   in|  256|           axis|   in1_V_data_V|       pointer|
|in1_TVALID             |   in|    1|           axis|   in1_V_last_V|       pointer|
|in1_TREADY             |  out|    1|           axis|   in1_V_last_V|       pointer|
|in1_TLAST              |   in|    1|           axis|   in1_V_last_V|       pointer|
|in1_TKEEP              |   in|   32|           axis|   in1_V_keep_V|       pointer|
|in1_TSTRB              |   in|   32|           axis|   in1_V_strb_V|       pointer|
|out1_TDATA             |  out|  256|           axis|  out1_V_data_V|       pointer|
|out1_TVALID            |  out|    1|           axis|  out1_V_last_V|       pointer|
|out1_TREADY            |   in|    1|           axis|  out1_V_last_V|       pointer|
|out1_TLAST             |  out|    1|           axis|  out1_V_last_V|       pointer|
|out1_TKEEP             |  out|   32|           axis|  out1_V_keep_V|       pointer|
|out1_TSTRB             |  out|   32|           axis|  out1_V_strb_V|       pointer|
|in2_TDATA              |   in|  256|           axis|   in2_V_data_V|       pointer|
|in2_TVALID             |   in|    1|           axis|   in2_V_last_V|       pointer|
|in2_TREADY             |  out|    1|           axis|   in2_V_last_V|       pointer|
|in2_TLAST              |   in|    1|           axis|   in2_V_last_V|       pointer|
|in2_TKEEP              |   in|   32|           axis|   in2_V_keep_V|       pointer|
|in2_TSTRB              |   in|   32|           axis|   in2_V_strb_V|       pointer|
|out2_TDATA             |  out|  256|           axis|  out2_V_data_V|       pointer|
|out2_TVALID            |  out|    1|           axis|  out2_V_last_V|       pointer|
|out2_TREADY            |   in|    1|           axis|  out2_V_last_V|       pointer|
|out2_TLAST             |  out|    1|           axis|  out2_V_last_V|       pointer|
|out2_TKEEP             |  out|   32|           axis|  out2_V_keep_V|       pointer|
|out2_TSTRB             |  out|   32|           axis|  out2_V_strb_V|       pointer|
+-----------------------+-----+-----+---------------+---------------+--------------+

