-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Sat Nov  9 23:19:20 2024
-- Host        : fengwuyu running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/finn_design_MVAU_hls_2_0_sim_netlist.vhdl
-- Design      : finn_design_MVAU_hls_2_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_flow_control_loop_pipe_sequential_init is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    \sf_fu_836_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sf_fu_836_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \nf_1_fu_940_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \i_fu_840_reg[6]\ : out STD_LOGIC;
    \nf_1_fu_940_reg[1]\ : out STD_LOGIC;
    icmp_ln290_fu_1948_p2 : out STD_LOGIC;
    \nf_1_fu_940_reg[0]\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 2 downto 0 );
    A : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[26]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_iter1_fsm_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_840_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln272_reg_5560_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_836_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_836_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_836_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_836_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_836_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_836_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_836_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_836_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_836_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_836_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_836_reg[1]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_836_reg[1]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_836_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_836_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_836_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \B_V_data_1_payload_B_reg[23]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    i_2_fu_1032_p2 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    \icmp_ln249_reg_5523_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_NS_fsm10_out : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \sf_fu_836_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \nf_1_fu_940[31]_i_3_0\ : in STD_LOGIC;
    \nf_1_fu_940_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    \ap_CS_iter1_fsm_reg[1]\ : in STD_LOGIC;
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    \i_fu_840_reg[0]\ : in STD_LOGIC;
    \trunc_ln218_reg_5936_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 26 downto 0 );
    mux_3_1 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    mux_3_0 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \ap_CS_iter1_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln272_reg_5560_reg[0]_0\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter7_reg : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln290_reg_5932_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln249_reg_5523_pp0_iter6_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_840_reg[4]\ : in STD_LOGIC;
    \i_fu_840_reg[4]_0\ : in STD_LOGIC;
    \i_fu_840_reg[4]_1\ : in STD_LOGIC;
    \i_fu_840_reg[4]_2\ : in STD_LOGIC;
    \i_fu_840_reg[8]\ : in STD_LOGIC;
    \i_fu_840_reg[8]_0\ : in STD_LOGIC;
    \i_fu_840_reg[8]_1\ : in STD_LOGIC;
    \i_fu_840_reg[8]_2\ : in STD_LOGIC;
    \i_fu_840_reg[12]\ : in STD_LOGIC;
    \i_fu_840_reg[12]_0\ : in STD_LOGIC;
    \i_fu_840_reg[12]_1\ : in STD_LOGIC;
    \i_fu_840_reg[12]_2\ : in STD_LOGIC;
    \i_fu_840_reg[16]\ : in STD_LOGIC;
    \i_fu_840_reg[16]_0\ : in STD_LOGIC;
    \i_fu_840_reg[16]_1\ : in STD_LOGIC;
    \icmp_ln290_reg_5932_reg[0]\ : in STD_LOGIC;
    \icmp_ln290_reg_5932_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln290_reg_5932_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln290_reg_5932_reg[0]_2\ : in STD_LOGIC;
    \nf_1_fu_940_reg[0]_0\ : in STD_LOGIC;
    \nf_1_fu_940_reg[0]_1\ : in STD_LOGIC;
    \nf_1_fu_940_reg[0]_2\ : in STD_LOGIC;
    \i_fu_840_reg[17]\ : in STD_LOGIC;
    \i_fu_840_reg[0]_0\ : in STD_LOGIC;
    \i_fu_840[17]_i_4_0\ : in STD_LOGIC;
    \i_fu_840_reg[16]_2\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln249_reg_5523 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_flow_control_loop_pipe_sequential_init : entity is "MVAU_hls_2_flow_control_loop_pipe_sequential_init";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_flow_control_loop_pipe_sequential_init is
  signal \^b_v_data_1_state_reg[0]\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[3]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_iter1_fsm[1]_i_2_n_3\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_3 : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_3 : STD_LOGIC;
  signal ap_sig_allocacmp_sf_1 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \i_fu_840[17]_i_10_n_3\ : STD_LOGIC;
  signal \i_fu_840[17]_i_11_n_3\ : STD_LOGIC;
  signal \i_fu_840[17]_i_12_n_3\ : STD_LOGIC;
  signal \i_fu_840[17]_i_13_n_3\ : STD_LOGIC;
  signal \i_fu_840[17]_i_14_n_3\ : STD_LOGIC;
  signal \i_fu_840[17]_i_16_n_3\ : STD_LOGIC;
  signal \i_fu_840[17]_i_17_n_3\ : STD_LOGIC;
  signal \i_fu_840[17]_i_18_n_3\ : STD_LOGIC;
  signal \i_fu_840[17]_i_5_n_3\ : STD_LOGIC;
  signal \i_fu_840[17]_i_8_n_3\ : STD_LOGIC;
  signal \i_fu_840[17]_i_9_n_3\ : STD_LOGIC;
  signal \i_fu_840_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_840_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_840_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_840_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_840_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_840_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_840_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_840_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_840_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_840_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_840_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_840_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_840_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_840_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_840_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_840_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal icmp_ln249_fu_1026_p2 : STD_LOGIC;
  signal \icmp_ln272_reg_5560[0]_i_10_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_5560[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_5560[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_5560[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_5560[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_5560[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_5560[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_5560[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_5560[0]_i_9_n_3\ : STD_LOGIC;
  signal \^icmp_ln290_fu_1948_p2\ : STD_LOGIC;
  signal \icmp_ln290_reg_5932[0]_i_2_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[12]_i_2_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[12]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[12]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[12]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[16]_i_2_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[16]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[16]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[16]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[20]_i_2_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[20]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[20]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[20]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[24]_i_2_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[24]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[24]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[24]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[28]_i_2_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[28]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[28]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[28]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[31]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[31]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[31]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[31]_i_6_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[31]_i_7_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[4]_i_2_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[4]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[4]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[4]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[4]_i_6_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[8]_i_2_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[8]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[8]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[8]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \^nf_1_fu_940_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \nf_1_fu_940_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_940_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \sf_fu_836[12]_i_2_n_3\ : STD_LOGIC;
  signal \sf_fu_836[12]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_836[12]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_836[12]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_836[16]_i_2_n_3\ : STD_LOGIC;
  signal \sf_fu_836[16]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_836[16]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_836[16]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_836[20]_i_2_n_3\ : STD_LOGIC;
  signal \sf_fu_836[20]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_836[20]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_836[20]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_836[24]_i_2_n_3\ : STD_LOGIC;
  signal \sf_fu_836[24]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_836[24]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_836[24]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_836[28]_i_2_n_3\ : STD_LOGIC;
  signal \sf_fu_836[28]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_836[28]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_836[28]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_836[31]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_836[31]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_836[31]_i_6_n_3\ : STD_LOGIC;
  signal \sf_fu_836[4]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_836[4]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_836[4]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_836[4]_i_6_n_3\ : STD_LOGIC;
  signal \sf_fu_836[8]_i_2_n_3\ : STD_LOGIC;
  signal \sf_fu_836[8]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_836[8]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_836[8]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_836_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_836_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_836_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_836_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_836_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_836_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_836_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_836_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_836_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_836_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_836_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_836_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_836_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_836_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_836_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_836_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_836_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_836_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_836_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_836_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \^sf_fu_836_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sf_fu_836_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sf_fu_836_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \sf_fu_836_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \sf_fu_836_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_836_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_836_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_836_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_836_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_836_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_836_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_836_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln218_reg_5936[1]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_i_fu_840_reg[17]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_840_reg[17]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_nf_1_fu_940_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nf_1_fu_940_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sf_fu_836_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sf_fu_836_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_iter1_fsm[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ap_CS_iter1_fsm[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_1_reg_963[23]_i_10\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_1_reg_963[23]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \i_fu_840[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \i_fu_840[17]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \i_fu_840[17]_i_16\ : label is "soft_lutpair2";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_840_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_840_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_840_reg[17]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_840_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_840_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \icmp_ln249_reg_5523[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \icmp_ln272_reg_5560[0]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \nf_1_fu_940[0]_i_1\ : label is "soft_lutpair8";
  attribute ADDER_THRESHOLD of \nf_1_fu_940_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_940_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_940_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_940_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_940_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_940_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_940_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_940_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sf_fu_836[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sf_fu_836[31]_i_1\ : label is "soft_lutpair3";
  attribute ADDER_THRESHOLD of \sf_fu_836_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_836_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_836_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_836_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_836_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_836_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_836_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_836_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \trunc_ln218_reg_5936[1]_i_2\ : label is "soft_lutpair2";
begin
  \B_V_data_1_state_reg[0]\ <= \^b_v_data_1_state_reg[0]\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  SR(0) <= \^sr\(0);
  icmp_ln290_fu_1948_p2 <= \^icmp_ln290_fu_1948_p2\;
  \nf_1_fu_940_reg[31]\(31 downto 0) <= \^nf_1_fu_940_reg[31]\(31 downto 0);
  \sf_fu_836_reg[2]\(2 downto 0) <= \^sf_fu_836_reg[2]\(2 downto 0);
  \sf_fu_836_reg[31]\(31 downto 0) <= \^sf_fu_836_reg[31]\(31 downto 0);
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => icmp_ln249_fu_1026_p2,
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => weights_V_TVALID_int_regslice,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => \ap_CS_iter1_fsm_reg[1]\,
      I5 => in0_V_TVALID_int_regslice,
      O => \^b_v_data_1_state_reg[0]\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D00"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => ap_done_reg1,
      I3 => Q(2),
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001101"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \ap_CS_fsm[3]_i_2_n_3\,
      I4 => ap_NS_fsm10_out,
      O => D(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => ap_done_reg1,
      I3 => Q(2),
      O => \ap_CS_fsm[3]_i_2_n_3\
    );
\ap_CS_iter1_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I1 => \ap_CS_iter1_fsm_reg[1]_0\(0),
      I2 => \ap_CS_iter1_fsm_reg[1]\,
      O => \ap_CS_iter1_fsm_reg[0]\(0)
    );
\ap_CS_iter1_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \ap_CS_iter1_fsm_reg[1]\,
      I1 => \ap_CS_iter1_fsm_reg[1]_0\(0),
      I2 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      O => \ap_CS_iter1_fsm_reg[0]\(1)
    );
\ap_CS_iter1_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01FFFFFF55FFFF"
    )
        port map (
      I0 => icmp_ln249_fu_1026_p2,
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => in0_V_TVALID_int_regslice,
      I3 => \ap_CS_iter1_fsm_reg[1]\,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => weights_V_TVALID_int_regslice,
      O => \ap_CS_iter1_fsm[1]_i_2_n_3\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_done_reg1,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_3
    );
ap_done_cache_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AA00000000"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter7_reg,
      I1 => Q(2),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_5932_pp0_iter6_reg,
      I4 => icmp_ln249_reg_5523_pp0_iter6_reg,
      I5 => \ap_CS_fsm_reg[2]\(0),
      O => ap_done_reg1
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_3,
      Q => ap_done_cache,
      R => \^sr\(0)
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => icmp_ln249_fu_1026_p2,
      I1 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => ap_rst_n,
      I2 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I3 => ap_loop_init_int,
      O => ap_loop_init_int_i_1_n_3
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_3,
      Q => ap_loop_init_int,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(10),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => mux_3_1(10),
      I3 => ap_sig_allocacmp_sf_1(3),
      I4 => mux_3_0(10),
      O => \B_V_data_1_payload_B_reg[23]\(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(11),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => mux_3_1(11),
      I3 => ap_sig_allocacmp_sf_1(3),
      I4 => mux_3_0(11),
      O => \B_V_data_1_payload_B_reg[23]\(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(15),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => mux_3_1(15),
      I3 => ap_sig_allocacmp_sf_1(3),
      I4 => mux_3_0(15),
      O => \B_V_data_1_payload_B_reg[23]\(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(16),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => mux_3_1(16),
      I3 => ap_sig_allocacmp_sf_1(3),
      I4 => mux_3_0(16),
      O => \B_V_data_1_payload_B_reg[23]\(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(17),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => mux_3_1(17),
      I3 => ap_sig_allocacmp_sf_1(3),
      I4 => mux_3_0(17),
      O => \B_V_data_1_payload_B_reg[23]\(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(18),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => mux_3_1(18),
      I3 => ap_sig_allocacmp_sf_1(3),
      I4 => mux_3_0(18),
      O => \B_V_data_1_payload_B_reg[23]\(12)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(19),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => mux_3_1(19),
      I3 => ap_sig_allocacmp_sf_1(3),
      I4 => mux_3_0(19),
      O => \B_V_data_1_payload_B_reg[23]\(13)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(20),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => mux_3_1(20),
      I3 => ap_sig_allocacmp_sf_1(3),
      I4 => mux_3_0(20),
      O => \B_V_data_1_payload_B_reg[23]\(14)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(21),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => mux_3_1(21),
      I3 => ap_sig_allocacmp_sf_1(3),
      I4 => mux_3_0(21),
      O => \B_V_data_1_payload_B_reg[23]\(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(22),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => mux_3_1(22),
      I3 => ap_sig_allocacmp_sf_1(3),
      I4 => mux_3_0(22),
      O => \B_V_data_1_payload_B_reg[23]\(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(23),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => mux_3_1(23),
      I3 => ap_sig_allocacmp_sf_1(3),
      I4 => mux_3_0(23),
      O => \B_V_data_1_payload_B_reg[23]\(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \^sf_fu_836_reg[2]\(1)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \^sf_fu_836_reg[2]\(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(3),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => mux_3_1(3),
      I3 => ap_sig_allocacmp_sf_1(3),
      I4 => mux_3_0(3),
      O => \B_V_data_1_payload_B_reg[23]\(0)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(4),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => mux_3_1(4),
      I3 => ap_sig_allocacmp_sf_1(3),
      I4 => mux_3_0(4),
      O => \B_V_data_1_payload_B_reg[23]\(1)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(5),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => mux_3_1(5),
      I3 => ap_sig_allocacmp_sf_1(3),
      I4 => mux_3_0(5),
      O => \B_V_data_1_payload_B_reg[23]\(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(6),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => mux_3_1(6),
      I3 => ap_sig_allocacmp_sf_1(3),
      I4 => mux_3_0(6),
      O => \B_V_data_1_payload_B_reg[23]\(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(7),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => mux_3_1(7),
      I3 => ap_sig_allocacmp_sf_1(3),
      I4 => mux_3_0(7),
      O => \B_V_data_1_payload_B_reg[23]\(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(8),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => mux_3_1(8),
      I3 => ap_sig_allocacmp_sf_1(3),
      I4 => mux_3_0(8),
      O => \B_V_data_1_payload_B_reg[23]\(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(9),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => mux_3_1(9),
      I3 => ap_sig_allocacmp_sf_1(3),
      I4 => mux_3_0(9),
      O => \B_V_data_1_payload_B_reg[23]\(6)
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I2 => icmp_ln249_fu_1026_p2,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\i_fu_840[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => icmp_ln249_fu_1026_p2,
      I1 => ap_loop_init_int,
      I2 => \i_fu_840_reg[0]\,
      O => ap_loop_init_int_reg_0
    );
\i_fu_840[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_840_reg[12]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => sel0(12)
    );
\i_fu_840[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_840_reg[12]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => sel0(11)
    );
\i_fu_840[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_840_reg[12]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => sel0(10)
    );
\i_fu_840[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_840_reg[12]\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => sel0(9)
    );
\i_fu_840[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_840_reg[16]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => sel0(16)
    );
\i_fu_840[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_840_reg[16]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => sel0(15)
    );
\i_fu_840[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_840_reg[16]\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => sel0(14)
    );
\i_fu_840[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_840_reg[16]_2\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => ap_loop_init_int,
      O => sel0(13)
    );
\i_fu_840[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln249_fu_1026_p2,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      O => \i_fu_840_reg[6]\
    );
\i_fu_840[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(11),
      I1 => \nf_1_fu_940_reg[31]_0\(9),
      I2 => \nf_1_fu_940_reg[31]_0\(18),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_1_fu_940_reg[31]_0\(19),
      O => \i_fu_840[17]_i_10_n_3\
    );
\i_fu_840[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(10),
      I1 => \nf_1_fu_940_reg[31]_0\(8),
      I2 => \nf_1_fu_940_reg[31]_0\(17),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_1_fu_940_reg[31]_0\(15),
      O => \i_fu_840[17]_i_11_n_3\
    );
\i_fu_840[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(0),
      I1 => \nf_1_fu_940_reg[31]_0\(1),
      I2 => \nf_1_fu_940_reg[31]_0\(24),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_1_fu_940_reg[31]_0\(25),
      O => \i_fu_840[17]_i_12_n_3\
    );
\i_fu_840[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(21),
      I1 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I2 => \nf_1_fu_940_reg[31]_0\(23),
      I3 => \nf_1_fu_940_reg[31]_0\(14),
      I4 => \nf_1_fu_940_reg[31]_0\(16),
      I5 => \i_fu_840[17]_i_17_n_3\,
      O => \i_fu_840[17]_i_13_n_3\
    );
\i_fu_840[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(27),
      I1 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I2 => \nf_1_fu_940_reg[31]_0\(29),
      I3 => \nf_1_fu_940_reg[31]_0\(4),
      I4 => \nf_1_fu_940_reg[31]_0\(5),
      I5 => \i_fu_840[17]_i_18_n_3\,
      O => \i_fu_840[17]_i_14_n_3\
    );
\i_fu_840[17]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \i_fu_840_reg[17]\,
      I1 => \i_fu_840_reg[16]_2\,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \i_fu_840[17]_i_16_n_3\
    );
\i_fu_840[17]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(6),
      I1 => \nf_1_fu_940_reg[31]_0\(7),
      I2 => \nf_1_fu_940_reg[31]_0\(31),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_1_fu_940_reg[31]_0\(30),
      O => \i_fu_840[17]_i_17_n_3\
    );
\i_fu_840[17]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(12),
      I1 => \nf_1_fu_940_reg[31]_0\(13),
      I2 => \nf_1_fu_940_reg[31]_0\(22),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_1_fu_940_reg[31]_0\(20),
      O => \i_fu_840[17]_i_18_n_3\
    );
\i_fu_840[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000500000004000"
    )
        port map (
      I0 => icmp_ln249_fu_1026_p2,
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => weights_V_TVALID_int_regslice,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => \ap_CS_iter1_fsm_reg[1]\,
      I5 => in0_V_TVALID_int_regslice,
      O => \^b_v_data_1_state_reg[0]_0\
    );
\i_fu_840[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \i_fu_840_reg[0]_0\,
      I1 => \i_fu_840_reg[8]_0\,
      I2 => \i_fu_840_reg[8]\,
      I3 => \i_fu_840_reg[16]_1\,
      I4 => \i_fu_840_reg[4]\,
      I5 => \i_fu_840[17]_i_8_n_3\,
      O => icmp_ln249_fu_1026_p2
    );
\i_fu_840[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \i_fu_840[17]_i_9_n_3\,
      I1 => \i_fu_840[17]_i_10_n_3\,
      I2 => \i_fu_840[17]_i_11_n_3\,
      I3 => \i_fu_840[17]_i_12_n_3\,
      I4 => \i_fu_840[17]_i_13_n_3\,
      I5 => \i_fu_840[17]_i_14_n_3\,
      O => \i_fu_840[17]_i_5_n_3\
    );
\i_fu_840[17]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_840_reg[17]\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => ap_loop_init_int,
      O => sel0(17)
    );
\i_fu_840[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \i_fu_840[17]_i_4_0\,
      I1 => \i_fu_840_reg[12]_0\,
      I2 => \i_fu_840_reg[4]_0\,
      I3 => \i_fu_840_reg[8]_1\,
      I4 => \i_fu_840_reg[4]_2\,
      I5 => \i_fu_840[17]_i_16_n_3\,
      O => \i_fu_840[17]_i_8_n_3\
    );
\i_fu_840[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(3),
      I1 => \nf_1_fu_940_reg[31]_0\(2),
      I2 => \nf_1_fu_940_reg[31]_0\(28),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_1_fu_940_reg[31]_0\(26),
      O => \i_fu_840[17]_i_9_n_3\
    );
\i_fu_840[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_840_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => sel0(0)
    );
\i_fu_840[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_840_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => sel0(4)
    );
\i_fu_840[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_840_reg[4]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => sel0(3)
    );
\i_fu_840[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_840_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => sel0(2)
    );
\i_fu_840[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_840_reg[4]\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => sel0(1)
    );
\i_fu_840[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_840_reg[8]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => sel0(8)
    );
\i_fu_840[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_840_reg[8]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => sel0(7)
    );
\i_fu_840[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_840_reg[8]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => sel0(6)
    );
\i_fu_840[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_840_reg[8]\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => sel0(5)
    );
\i_fu_840_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_840_reg[8]_i_1_n_3\,
      CO(3) => \i_fu_840_reg[12]_i_1_n_3\,
      CO(2) => \i_fu_840_reg[12]_i_1_n_4\,
      CO(1) => \i_fu_840_reg[12]_i_1_n_5\,
      CO(0) => \i_fu_840_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_2_fu_1032_p2(11 downto 8),
      S(3 downto 0) => sel0(12 downto 9)
    );
\i_fu_840_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_840_reg[12]_i_1_n_3\,
      CO(3) => \i_fu_840_reg[16]_i_1_n_3\,
      CO(2) => \i_fu_840_reg[16]_i_1_n_4\,
      CO(1) => \i_fu_840_reg[16]_i_1_n_5\,
      CO(0) => \i_fu_840_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_2_fu_1032_p2(15 downto 12),
      S(3 downto 0) => sel0(16 downto 13)
    );
\i_fu_840_reg[17]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_840_reg[16]_i_1_n_3\,
      CO(3 downto 0) => \NLW_i_fu_840_reg[17]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_i_fu_840_reg[17]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => i_2_fu_1032_p2(16),
      S(3 downto 1) => B"000",
      S(0) => sel0(17)
    );
\i_fu_840_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_840_reg[4]_i_1_n_3\,
      CO(2) => \i_fu_840_reg[4]_i_1_n_4\,
      CO(1) => \i_fu_840_reg[4]_i_1_n_5\,
      CO(0) => \i_fu_840_reg[4]_i_1_n_6\,
      CYINIT => sel0(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_2_fu_1032_p2(3 downto 0),
      S(3 downto 0) => sel0(4 downto 1)
    );
\i_fu_840_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_840_reg[4]_i_1_n_3\,
      CO(3) => \i_fu_840_reg[8]_i_1_n_3\,
      CO(2) => \i_fu_840_reg[8]_i_1_n_4\,
      CO(1) => \i_fu_840_reg[8]_i_1_n_5\,
      CO(0) => \i_fu_840_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_2_fu_1032_p2(7 downto 4),
      S(3 downto 0) => sel0(8 downto 5)
    );
\icmp_ln249_reg_5523[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => icmp_ln249_fu_1026_p2,
      I1 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I2 => icmp_ln249_reg_5523,
      O => \icmp_ln249_reg_5523_reg[0]\
    );
\icmp_ln272_reg_5560[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0003AAAA"
    )
        port map (
      I0 => \icmp_ln272_reg_5560_reg[0]_0\,
      I1 => \icmp_ln272_reg_5560[0]_i_2_n_3\,
      I2 => \icmp_ln272_reg_5560[0]_i_3_n_3\,
      I3 => \icmp_ln272_reg_5560[0]_i_4_n_3\,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \icmp_ln272_reg_5560_reg[0]\
    );
\icmp_ln272_reg_5560[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(27),
      I1 => \sf_fu_836_reg[31]_0\(20),
      I2 => \sf_fu_836_reg[31]_0\(31),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \sf_fu_836_reg[31]_0\(28),
      O => \icmp_ln272_reg_5560[0]_i_10_n_3\
    );
\icmp_ln272_reg_5560[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3F3F3F2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(21),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \sf_fu_836_reg[31]_0\(7),
      I4 => \sf_fu_836_reg[31]_0\(23),
      I5 => \icmp_ln272_reg_5560[0]_i_5_n_3\,
      O => \icmp_ln272_reg_5560[0]_i_2_n_3\
    );
\icmp_ln272_reg_5560[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0EEE"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(1),
      I1 => \sf_fu_836_reg[31]_0\(3),
      I2 => ap_loop_init_int,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => \sf_fu_836_reg[31]_0\(2),
      O => \icmp_ln272_reg_5560[0]_i_3_n_3\
    );
\icmp_ln272_reg_5560[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEE"
    )
        port map (
      I0 => \icmp_ln272_reg_5560[0]_i_6_n_3\,
      I1 => \^sf_fu_836_reg[2]\(0),
      I2 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I3 => \sf_fu_836_reg[31]_0\(14),
      I4 => \icmp_ln272_reg_5560[0]_i_7_n_3\,
      I5 => \icmp_ln272_reg_5560[0]_i_8_n_3\,
      O => \icmp_ln272_reg_5560[0]_i_4_n_3\
    );
\icmp_ln272_reg_5560[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(22),
      I1 => \sf_fu_836_reg[31]_0\(17),
      I2 => \sf_fu_836_reg[31]_0\(16),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \sf_fu_836_reg[31]_0\(19),
      O => \icmp_ln272_reg_5560[0]_i_5_n_3\
    );
\icmp_ln272_reg_5560[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(10),
      I1 => \sf_fu_836_reg[31]_0\(18),
      I2 => \sf_fu_836_reg[31]_0\(6),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \sf_fu_836_reg[31]_0\(15),
      O => \icmp_ln272_reg_5560[0]_i_6_n_3\
    );
\icmp_ln272_reg_5560[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(12),
      I1 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I2 => \sf_fu_836_reg[31]_0\(29),
      I3 => \sf_fu_836_reg[31]_0\(9),
      I4 => \sf_fu_836_reg[31]_0\(30),
      I5 => \icmp_ln272_reg_5560[0]_i_9_n_3\,
      O => \icmp_ln272_reg_5560[0]_i_7_n_3\
    );
\icmp_ln272_reg_5560[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(26),
      I1 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I2 => \sf_fu_836_reg[31]_0\(25),
      I3 => \sf_fu_836_reg[31]_0\(5),
      I4 => \sf_fu_836_reg[31]_0\(4),
      I5 => \icmp_ln272_reg_5560[0]_i_10_n_3\,
      O => \icmp_ln272_reg_5560[0]_i_8_n_3\
    );
\icmp_ln272_reg_5560[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(24),
      I1 => \sf_fu_836_reg[31]_0\(11),
      I2 => \sf_fu_836_reg[31]_0\(13),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \sf_fu_836_reg[31]_0\(8),
      O => \icmp_ln272_reg_5560[0]_i_9_n_3\
    );
\icmp_ln290_reg_5932[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \icmp_ln290_reg_5932[0]_i_2_n_3\,
      I1 => \icmp_ln290_reg_5932_reg[0]\,
      I2 => \icmp_ln290_reg_5932_reg[0]_0\,
      I3 => \icmp_ln290_reg_5932_reg[0]_1\,
      O => \^icmp_ln290_fu_1948_p2\
    );
\icmp_ln290_reg_5932[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^sf_fu_836_reg[2]\(0),
      I1 => \icmp_ln290_reg_5932_reg[0]_2\,
      I2 => \^sf_fu_836_reg[31]\(5),
      I3 => \^sf_fu_836_reg[31]\(4),
      I4 => \^sf_fu_836_reg[31]\(1),
      O => \icmp_ln290_reg_5932[0]_i_2_n_3\
    );
\inputBuf_V_10_fu_916[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(2),
      I1 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I2 => \sf_fu_836_reg[31]_0\(3),
      I3 => \sf_fu_836_reg[31]_0\(1),
      I4 => \^b_v_data_1_state_reg[0]\,
      I5 => \^sf_fu_836_reg[2]\(0),
      O => \sf_fu_836_reg[2]_0\(0)
    );
\inputBuf_V_11_fu_920[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^sf_fu_836_reg[2]\(0),
      I1 => \sf_fu_836_reg[31]_0\(1),
      I2 => \sf_fu_836_reg[31]_0\(3),
      I3 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I4 => \sf_fu_836_reg[31]_0\(2),
      I5 => \^b_v_data_1_state_reg[0]\,
      O => \sf_fu_836_reg[1]_2\(0)
    );
\inputBuf_V_12_fu_924[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(3),
      I1 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I2 => \sf_fu_836_reg[31]_0\(2),
      I3 => \sf_fu_836_reg[31]_0\(1),
      I4 => \^b_v_data_1_state_reg[0]\,
      I5 => \^sf_fu_836_reg[2]\(0),
      O => E(0)
    );
\inputBuf_V_13_fu_928[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(3),
      I1 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I2 => \sf_fu_836_reg[31]_0\(2),
      I3 => \sf_fu_836_reg[31]_0\(1),
      I4 => \^b_v_data_1_state_reg[0]\,
      I5 => \^sf_fu_836_reg[2]\(0),
      O => \sf_fu_836_reg[3]_1\(0)
    );
\inputBuf_V_14_fu_932[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(2),
      I1 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I2 => \sf_fu_836_reg[31]_0\(3),
      I3 => \sf_fu_836_reg[31]_0\(1),
      I4 => \^sf_fu_836_reg[2]\(0),
      I5 => \^b_v_data_1_state_reg[0]\,
      O => \sf_fu_836_reg[2]_3\(0)
    );
\inputBuf_V_15_fu_936[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]\,
      I1 => \^sf_fu_836_reg[2]\(0),
      I2 => \sf_fu_836_reg[31]_0\(1),
      I3 => \sf_fu_836_reg[31]_0\(3),
      I4 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I5 => \sf_fu_836_reg[31]_0\(2),
      O => \sf_fu_836_reg[1]_3\(0)
    );
\inputBuf_V_1_fu_880[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA00AA02"
    )
        port map (
      I0 => \^sf_fu_836_reg[2]\(0),
      I1 => \sf_fu_836_reg[31]_0\(1),
      I2 => \sf_fu_836_reg[31]_0\(3),
      I3 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I4 => \sf_fu_836_reg[31]_0\(2),
      I5 => \^b_v_data_1_state_reg[0]\,
      O => \sf_fu_836_reg[1]_1\(0)
    );
\inputBuf_V_2_fu_884[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]\,
      I1 => \^sf_fu_836_reg[2]\(0),
      I2 => \sf_fu_836_reg[31]_0\(1),
      I3 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I4 => \sf_fu_836_reg[31]_0\(2),
      I5 => \sf_fu_836_reg[31]_0\(3),
      O => \sf_fu_836_reg[1]_0\(0)
    );
\inputBuf_V_3_fu_888[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]\,
      I1 => \^sf_fu_836_reg[2]\(0),
      I2 => \sf_fu_836_reg[31]_0\(1),
      I3 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I4 => \sf_fu_836_reg[31]_0\(2),
      I5 => \sf_fu_836_reg[31]_0\(3),
      O => \sf_fu_836_reg[1]_4\(0)
    );
\inputBuf_V_4_fu_892[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]\,
      I1 => \^sf_fu_836_reg[2]\(0),
      I2 => \sf_fu_836_reg[31]_0\(3),
      I3 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I4 => \sf_fu_836_reg[31]_0\(2),
      I5 => \sf_fu_836_reg[31]_0\(1),
      O => \sf_fu_836_reg[3]\(0)
    );
\inputBuf_V_5_fu_896[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]\,
      I1 => \^sf_fu_836_reg[2]\(0),
      I2 => \sf_fu_836_reg[31]_0\(3),
      I3 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I4 => \sf_fu_836_reg[31]_0\(2),
      I5 => \sf_fu_836_reg[31]_0\(1),
      O => \sf_fu_836_reg[3]_0\(0)
    );
\inputBuf_V_6_fu_900[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(2),
      I1 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I2 => \sf_fu_836_reg[31]_0\(3),
      I3 => \sf_fu_836_reg[31]_0\(1),
      I4 => \^sf_fu_836_reg[2]\(0),
      I5 => \^b_v_data_1_state_reg[0]\,
      O => \sf_fu_836_reg[2]_1\(0)
    );
\inputBuf_V_7_fu_904[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]\,
      I1 => \^sf_fu_836_reg[2]\(0),
      I2 => \sf_fu_836_reg[31]_0\(1),
      I3 => \sf_fu_836_reg[31]_0\(3),
      I4 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I5 => \sf_fu_836_reg[31]_0\(2),
      O => \sf_fu_836_reg[1]_5\(0)
    );
\inputBuf_V_8_fu_908[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(1),
      I1 => \sf_fu_836_reg[31]_0\(3),
      I2 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I3 => \sf_fu_836_reg[31]_0\(2),
      I4 => \^sf_fu_836_reg[2]\(0),
      I5 => \^b_v_data_1_state_reg[0]\,
      O => \sf_fu_836_reg[1]\(0)
    );
\inputBuf_V_9_fu_912[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]\,
      I1 => \^sf_fu_836_reg[2]\(0),
      I2 => \sf_fu_836_reg[31]_0\(2),
      I3 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I4 => \sf_fu_836_reg[31]_0\(3),
      I5 => \sf_fu_836_reg[31]_0\(1),
      O => \sf_fu_836_reg[2]_4\(0)
    );
\inputBuf_V_fu_876[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100110011001101"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]\,
      I1 => \^sf_fu_836_reg[2]\(0),
      I2 => \sf_fu_836_reg[31]_0\(2),
      I3 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I4 => \sf_fu_836_reg[31]_0\(3),
      I5 => \sf_fu_836_reg[31]_0\(1),
      O => \sf_fu_836_reg[2]_2\(0)
    );
\nf_1_fu_940[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \nf_1_fu_940_reg[31]_0\(0),
      O => \^nf_1_fu_940_reg[31]\(0)
    );
\nf_1_fu_940[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[12]_i_2_n_3\
    );
\nf_1_fu_940[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[12]_i_3_n_3\
    );
\nf_1_fu_940[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[12]_i_4_n_3\
    );
\nf_1_fu_940[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[12]_i_5_n_3\
    );
\nf_1_fu_940[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[16]_i_2_n_3\
    );
\nf_1_fu_940[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[16]_i_3_n_3\
    );
\nf_1_fu_940[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[16]_i_4_n_3\
    );
\nf_1_fu_940[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[16]_i_5_n_3\
    );
\nf_1_fu_940[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[20]_i_2_n_3\
    );
\nf_1_fu_940[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[20]_i_3_n_3\
    );
\nf_1_fu_940[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[20]_i_4_n_3\
    );
\nf_1_fu_940[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[20]_i_5_n_3\
    );
\nf_1_fu_940[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[24]_i_2_n_3\
    );
\nf_1_fu_940[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[24]_i_3_n_3\
    );
\nf_1_fu_940[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[24]_i_4_n_3\
    );
\nf_1_fu_940[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[24]_i_5_n_3\
    );
\nf_1_fu_940[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[28]_i_2_n_3\
    );
\nf_1_fu_940[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[28]_i_3_n_3\
    );
\nf_1_fu_940[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[28]_i_4_n_3\
    );
\nf_1_fu_940[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[28]_i_5_n_3\
    );
\nf_1_fu_940[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF040404"
    )
        port map (
      I0 => icmp_ln249_fu_1026_p2,
      I1 => \^icmp_ln290_fu_1948_p2\,
      I2 => \nf_1_fu_940[31]_i_3_n_3\,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg(0)
    );
\nf_1_fu_940[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \nf_1_fu_940[31]_i_7_n_3\,
      I1 => \nf_1_fu_940_reg[0]_0\,
      I2 => \nf_1_fu_940_reg[0]_1\,
      I3 => \nf_1_fu_940_reg[0]_2\,
      O => \nf_1_fu_940[31]_i_3_n_3\
    );
\nf_1_fu_940[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[31]_i_4_n_3\
    );
\nf_1_fu_940[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[31]_i_5_n_3\
    );
\nf_1_fu_940[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[31]_i_6_n_3\
    );
\nf_1_fu_940[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \nf_1_fu_940[31]_i_3_0\,
      I1 => \^nf_1_fu_940_reg[31]\(3),
      I2 => \^nf_1_fu_940_reg[31]\(5),
      I3 => \^nf_1_fu_940_reg[31]\(9),
      I4 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I5 => \nf_1_fu_940_reg[31]_0\(0),
      O => \nf_1_fu_940[31]_i_7_n_3\
    );
\nf_1_fu_940[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[4]_i_2_n_3\
    );
\nf_1_fu_940[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[4]_i_3_n_3\
    );
\nf_1_fu_940[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[4]_i_4_n_3\
    );
\nf_1_fu_940[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[4]_i_5_n_3\
    );
\nf_1_fu_940[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[4]_i_6_n_3\
    );
\nf_1_fu_940[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[8]_i_2_n_3\
    );
\nf_1_fu_940[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[8]_i_3_n_3\
    );
\nf_1_fu_940[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[8]_i_4_n_3\
    );
\nf_1_fu_940[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_940[8]_i_5_n_3\
    );
\nf_1_fu_940_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_940_reg[8]_i_1_n_3\,
      CO(3) => \nf_1_fu_940_reg[12]_i_1_n_3\,
      CO(2) => \nf_1_fu_940_reg[12]_i_1_n_4\,
      CO(1) => \nf_1_fu_940_reg[12]_i_1_n_5\,
      CO(0) => \nf_1_fu_940_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_940_reg[31]\(12 downto 9),
      S(3) => \nf_1_fu_940[12]_i_2_n_3\,
      S(2) => \nf_1_fu_940[12]_i_3_n_3\,
      S(1) => \nf_1_fu_940[12]_i_4_n_3\,
      S(0) => \nf_1_fu_940[12]_i_5_n_3\
    );
\nf_1_fu_940_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_940_reg[12]_i_1_n_3\,
      CO(3) => \nf_1_fu_940_reg[16]_i_1_n_3\,
      CO(2) => \nf_1_fu_940_reg[16]_i_1_n_4\,
      CO(1) => \nf_1_fu_940_reg[16]_i_1_n_5\,
      CO(0) => \nf_1_fu_940_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_940_reg[31]\(16 downto 13),
      S(3) => \nf_1_fu_940[16]_i_2_n_3\,
      S(2) => \nf_1_fu_940[16]_i_3_n_3\,
      S(1) => \nf_1_fu_940[16]_i_4_n_3\,
      S(0) => \nf_1_fu_940[16]_i_5_n_3\
    );
\nf_1_fu_940_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_940_reg[16]_i_1_n_3\,
      CO(3) => \nf_1_fu_940_reg[20]_i_1_n_3\,
      CO(2) => \nf_1_fu_940_reg[20]_i_1_n_4\,
      CO(1) => \nf_1_fu_940_reg[20]_i_1_n_5\,
      CO(0) => \nf_1_fu_940_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_940_reg[31]\(20 downto 17),
      S(3) => \nf_1_fu_940[20]_i_2_n_3\,
      S(2) => \nf_1_fu_940[20]_i_3_n_3\,
      S(1) => \nf_1_fu_940[20]_i_4_n_3\,
      S(0) => \nf_1_fu_940[20]_i_5_n_3\
    );
\nf_1_fu_940_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_940_reg[20]_i_1_n_3\,
      CO(3) => \nf_1_fu_940_reg[24]_i_1_n_3\,
      CO(2) => \nf_1_fu_940_reg[24]_i_1_n_4\,
      CO(1) => \nf_1_fu_940_reg[24]_i_1_n_5\,
      CO(0) => \nf_1_fu_940_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_940_reg[31]\(24 downto 21),
      S(3) => \nf_1_fu_940[24]_i_2_n_3\,
      S(2) => \nf_1_fu_940[24]_i_3_n_3\,
      S(1) => \nf_1_fu_940[24]_i_4_n_3\,
      S(0) => \nf_1_fu_940[24]_i_5_n_3\
    );
\nf_1_fu_940_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_940_reg[24]_i_1_n_3\,
      CO(3) => \nf_1_fu_940_reg[28]_i_1_n_3\,
      CO(2) => \nf_1_fu_940_reg[28]_i_1_n_4\,
      CO(1) => \nf_1_fu_940_reg[28]_i_1_n_5\,
      CO(0) => \nf_1_fu_940_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_940_reg[31]\(28 downto 25),
      S(3) => \nf_1_fu_940[28]_i_2_n_3\,
      S(2) => \nf_1_fu_940[28]_i_3_n_3\,
      S(1) => \nf_1_fu_940[28]_i_4_n_3\,
      S(0) => \nf_1_fu_940[28]_i_5_n_3\
    );
\nf_1_fu_940_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_940_reg[28]_i_1_n_3\,
      CO(3 downto 2) => \NLW_nf_1_fu_940_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nf_1_fu_940_reg[31]_i_2_n_5\,
      CO(0) => \nf_1_fu_940_reg[31]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_nf_1_fu_940_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => \^nf_1_fu_940_reg[31]\(31 downto 29),
      S(3) => '0',
      S(2) => \nf_1_fu_940[31]_i_4_n_3\,
      S(1) => \nf_1_fu_940[31]_i_5_n_3\,
      S(0) => \nf_1_fu_940[31]_i_6_n_3\
    );
\nf_1_fu_940_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nf_1_fu_940_reg[4]_i_1_n_3\,
      CO(2) => \nf_1_fu_940_reg[4]_i_1_n_4\,
      CO(1) => \nf_1_fu_940_reg[4]_i_1_n_5\,
      CO(0) => \nf_1_fu_940_reg[4]_i_1_n_6\,
      CYINIT => \nf_1_fu_940[4]_i_2_n_3\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_940_reg[31]\(4 downto 1),
      S(3) => \nf_1_fu_940[4]_i_3_n_3\,
      S(2) => \nf_1_fu_940[4]_i_4_n_3\,
      S(1) => \nf_1_fu_940[4]_i_5_n_3\,
      S(0) => \nf_1_fu_940[4]_i_6_n_3\
    );
\nf_1_fu_940_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_940_reg[4]_i_1_n_3\,
      CO(3) => \nf_1_fu_940_reg[8]_i_1_n_3\,
      CO(2) => \nf_1_fu_940_reg[8]_i_1_n_4\,
      CO(1) => \nf_1_fu_940_reg[8]_i_1_n_5\,
      CO(0) => \nf_1_fu_940_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_940_reg[31]\(8 downto 5),
      S(3) => \nf_1_fu_940[8]_i_2_n_3\,
      S(2) => \nf_1_fu_940[8]_i_3_n_3\,
      S(1) => \nf_1_fu_940[8]_i_4_n_3\,
      S(0) => \nf_1_fu_940[8]_i_5_n_3\
    );
p_reg_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEAEAEA2A2A2A"
    )
        port map (
      I0 => p_reg_reg(2),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => mux_3_1(2),
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => mux_3_0(2),
      O => B(2)
    );
p_reg_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEAEAEA2A2A2A"
    )
        port map (
      I0 => p_reg_reg(14),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => mux_3_1(14),
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => mux_3_0(14),
      O => A(2)
    );
\p_reg_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEAEAEA2A2A2A"
    )
        port map (
      I0 => p_reg_reg(25),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => mux_3_1(25),
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => mux_3_0(25),
      O => \B_V_data_1_payload_B_reg[26]\(1)
    );
p_reg_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEAEAEA2A2A2A"
    )
        port map (
      I0 => p_reg_reg(13),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => mux_3_1(13),
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => mux_3_0(13),
      O => A(1)
    );
\p_reg_reg_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEAEAEA2A2A2A"
    )
        port map (
      I0 => p_reg_reg(24),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => mux_3_1(24),
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => mux_3_0(24),
      O => \B_V_data_1_payload_B_reg[26]\(0)
    );
p_reg_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEAEAEA2A2A2A"
    )
        port map (
      I0 => p_reg_reg(12),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => mux_3_1(12),
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => mux_3_0(12),
      O => A(0)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEAEAEA2A2A2A"
    )
        port map (
      I0 => p_reg_reg(1),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => mux_3_1(1),
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => mux_3_0(1),
      O => B(1)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEAEAEA2A2A2A"
    )
        port map (
      I0 => p_reg_reg(0),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => mux_3_1(0),
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => mux_3_0(0),
      O => B(0)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEAEAEA2A2A2A"
    )
        port map (
      I0 => p_reg_reg(26),
      I1 => \i_fu_840[17]_i_5_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => mux_3_1(26),
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => mux_3_0(26),
      O => \B_V_data_1_payload_B_reg[26]\(2)
    );
\sf_fu_836[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \sf_fu_836_reg[31]_0\(0),
      O => \^sf_fu_836_reg[31]\(0)
    );
\sf_fu_836[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[12]_i_2_n_3\
    );
\sf_fu_836[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[12]_i_3_n_3\
    );
\sf_fu_836[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[12]_i_4_n_3\
    );
\sf_fu_836[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[12]_i_5_n_3\
    );
\sf_fu_836[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[16]_i_2_n_3\
    );
\sf_fu_836[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[16]_i_3_n_3\
    );
\sf_fu_836[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[16]_i_4_n_3\
    );
\sf_fu_836[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[16]_i_5_n_3\
    );
\sf_fu_836[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[20]_i_2_n_3\
    );
\sf_fu_836[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[20]_i_3_n_3\
    );
\sf_fu_836[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[20]_i_4_n_3\
    );
\sf_fu_836[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[20]_i_5_n_3\
    );
\sf_fu_836[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[24]_i_2_n_3\
    );
\sf_fu_836[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[24]_i_3_n_3\
    );
\sf_fu_836[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[24]_i_4_n_3\
    );
\sf_fu_836[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[24]_i_5_n_3\
    );
\sf_fu_836[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[28]_i_2_n_3\
    );
\sf_fu_836[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[28]_i_3_n_3\
    );
\sf_fu_836[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[28]_i_4_n_3\
    );
\sf_fu_836[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[28]_i_5_n_3\
    );
\sf_fu_836[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln249_fu_1026_p2,
      I1 => \^icmp_ln290_fu_1948_p2\,
      I2 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      O => \i_fu_840_reg[6]_0\(0)
    );
\sf_fu_836[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^icmp_ln290_fu_1948_p2\,
      O => \B_V_data_1_state_reg[0]_1\(0)
    );
\sf_fu_836[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[31]_i_4_n_3\
    );
\sf_fu_836[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[31]_i_5_n_3\
    );
\sf_fu_836[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[31]_i_6_n_3\
    );
\sf_fu_836[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \^sf_fu_836_reg[2]\(0)
    );
\sf_fu_836[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[4]_i_3_n_3\
    );
\sf_fu_836[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[4]_i_4_n_3\
    );
\sf_fu_836[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[4]_i_5_n_3\
    );
\sf_fu_836[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[4]_i_6_n_3\
    );
\sf_fu_836[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[8]_i_2_n_3\
    );
\sf_fu_836[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[8]_i_3_n_3\
    );
\sf_fu_836[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[8]_i_4_n_3\
    );
\sf_fu_836[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_836_reg[31]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_836[8]_i_5_n_3\
    );
\sf_fu_836_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_836_reg[8]_i_1_n_3\,
      CO(3) => \sf_fu_836_reg[12]_i_1_n_3\,
      CO(2) => \sf_fu_836_reg[12]_i_1_n_4\,
      CO(1) => \sf_fu_836_reg[12]_i_1_n_5\,
      CO(0) => \sf_fu_836_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_836_reg[31]\(12 downto 9),
      S(3) => \sf_fu_836[12]_i_2_n_3\,
      S(2) => \sf_fu_836[12]_i_3_n_3\,
      S(1) => \sf_fu_836[12]_i_4_n_3\,
      S(0) => \sf_fu_836[12]_i_5_n_3\
    );
\sf_fu_836_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_836_reg[12]_i_1_n_3\,
      CO(3) => \sf_fu_836_reg[16]_i_1_n_3\,
      CO(2) => \sf_fu_836_reg[16]_i_1_n_4\,
      CO(1) => \sf_fu_836_reg[16]_i_1_n_5\,
      CO(0) => \sf_fu_836_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_836_reg[31]\(16 downto 13),
      S(3) => \sf_fu_836[16]_i_2_n_3\,
      S(2) => \sf_fu_836[16]_i_3_n_3\,
      S(1) => \sf_fu_836[16]_i_4_n_3\,
      S(0) => \sf_fu_836[16]_i_5_n_3\
    );
\sf_fu_836_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_836_reg[16]_i_1_n_3\,
      CO(3) => \sf_fu_836_reg[20]_i_1_n_3\,
      CO(2) => \sf_fu_836_reg[20]_i_1_n_4\,
      CO(1) => \sf_fu_836_reg[20]_i_1_n_5\,
      CO(0) => \sf_fu_836_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_836_reg[31]\(20 downto 17),
      S(3) => \sf_fu_836[20]_i_2_n_3\,
      S(2) => \sf_fu_836[20]_i_3_n_3\,
      S(1) => \sf_fu_836[20]_i_4_n_3\,
      S(0) => \sf_fu_836[20]_i_5_n_3\
    );
\sf_fu_836_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_836_reg[20]_i_1_n_3\,
      CO(3) => \sf_fu_836_reg[24]_i_1_n_3\,
      CO(2) => \sf_fu_836_reg[24]_i_1_n_4\,
      CO(1) => \sf_fu_836_reg[24]_i_1_n_5\,
      CO(0) => \sf_fu_836_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_836_reg[31]\(24 downto 21),
      S(3) => \sf_fu_836[24]_i_2_n_3\,
      S(2) => \sf_fu_836[24]_i_3_n_3\,
      S(1) => \sf_fu_836[24]_i_4_n_3\,
      S(0) => \sf_fu_836[24]_i_5_n_3\
    );
\sf_fu_836_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_836_reg[24]_i_1_n_3\,
      CO(3) => \sf_fu_836_reg[28]_i_1_n_3\,
      CO(2) => \sf_fu_836_reg[28]_i_1_n_4\,
      CO(1) => \sf_fu_836_reg[28]_i_1_n_5\,
      CO(0) => \sf_fu_836_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_836_reg[31]\(28 downto 25),
      S(3) => \sf_fu_836[28]_i_2_n_3\,
      S(2) => \sf_fu_836[28]_i_3_n_3\,
      S(1) => \sf_fu_836[28]_i_4_n_3\,
      S(0) => \sf_fu_836[28]_i_5_n_3\
    );
\sf_fu_836_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_836_reg[28]_i_1_n_3\,
      CO(3 downto 2) => \NLW_sf_fu_836_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sf_fu_836_reg[31]_i_3_n_5\,
      CO(0) => \sf_fu_836_reg[31]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sf_fu_836_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \^sf_fu_836_reg[31]\(31 downto 29),
      S(3) => '0',
      S(2) => \sf_fu_836[31]_i_4_n_3\,
      S(1) => \sf_fu_836[31]_i_5_n_3\,
      S(0) => \sf_fu_836[31]_i_6_n_3\
    );
\sf_fu_836_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sf_fu_836_reg[4]_i_1_n_3\,
      CO(2) => \sf_fu_836_reg[4]_i_1_n_4\,
      CO(1) => \sf_fu_836_reg[4]_i_1_n_5\,
      CO(0) => \sf_fu_836_reg[4]_i_1_n_6\,
      CYINIT => \^sf_fu_836_reg[2]\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_836_reg[31]\(4 downto 1),
      S(3) => \sf_fu_836[4]_i_3_n_3\,
      S(2) => \sf_fu_836[4]_i_4_n_3\,
      S(1) => \sf_fu_836[4]_i_5_n_3\,
      S(0) => \sf_fu_836[4]_i_6_n_3\
    );
\sf_fu_836_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_836_reg[4]_i_1_n_3\,
      CO(3) => \sf_fu_836_reg[8]_i_1_n_3\,
      CO(2) => \sf_fu_836_reg[8]_i_1_n_4\,
      CO(1) => \sf_fu_836_reg[8]_i_1_n_5\,
      CO(0) => \sf_fu_836_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_836_reg[31]\(8 downto 5),
      S(3) => \sf_fu_836[8]_i_2_n_3\,
      S(2) => \sf_fu_836[8]_i_3_n_3\,
      S(1) => \sf_fu_836[8]_i_4_n_3\,
      S(0) => \sf_fu_836[8]_i_5_n_3\
    );
\trunc_ln218_reg_5936[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2FF00000200"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(0),
      I1 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I2 => icmp_ln249_fu_1026_p2,
      I3 => \^icmp_ln290_fu_1948_p2\,
      I4 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I5 => \trunc_ln218_reg_5936_reg[1]\(0),
      O => \nf_1_fu_940_reg[0]\
    );
\trunc_ln218_reg_5936[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2FF00000200"
    )
        port map (
      I0 => \nf_1_fu_940_reg[31]_0\(1),
      I1 => \trunc_ln218_reg_5936[1]_i_2_n_3\,
      I2 => icmp_ln249_fu_1026_p2,
      I3 => \^icmp_ln290_fu_1948_p2\,
      I4 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I5 => \trunc_ln218_reg_5936_reg[1]\(1),
      O => \nf_1_fu_940_reg[1]\
    );
\trunc_ln218_reg_5936[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \trunc_ln218_reg_5936[1]_i_2_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_1(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(10),
      C(46) => p_reg_reg_2(10),
      C(45) => p_reg_reg_2(10),
      C(44) => p_reg_reg_2(10),
      C(43) => p_reg_reg_2(10),
      C(42) => p_reg_reg_2(10),
      C(41) => p_reg_reg_2(10),
      C(40) => p_reg_reg_2(10),
      C(39) => p_reg_reg_2(10),
      C(38) => p_reg_reg_2(10),
      C(37) => p_reg_reg_2(10),
      C(36) => p_reg_reg_2(10),
      C(35) => p_reg_reg_2(10),
      C(34) => p_reg_reg_2(10),
      C(33) => p_reg_reg_2(10),
      C(32) => p_reg_reg_2(10),
      C(31) => p_reg_reg_2(10),
      C(30) => p_reg_reg_2(10),
      C(29) => p_reg_reg_2(10),
      C(28) => p_reg_reg_2(10),
      C(27) => p_reg_reg_2(10),
      C(26) => p_reg_reg_2(10),
      C(25) => p_reg_reg_2(10),
      C(24) => p_reg_reg_2(10),
      C(23) => p_reg_reg_2(10),
      C(22) => p_reg_reg_2(10),
      C(21) => p_reg_reg_2(10),
      C(20) => p_reg_reg_2(10),
      C(19) => p_reg_reg_2(10),
      C(18) => p_reg_reg_2(10),
      C(17) => p_reg_reg_2(10),
      C(16) => p_reg_reg_2(10),
      C(15) => p_reg_reg_2(10),
      C(14) => p_reg_reg_2(10),
      C(13) => p_reg_reg_2(10),
      C(12) => p_reg_reg_2(10),
      C(11) => p_reg_reg_2(10),
      C(10 downto 0) => p_reg_reg_2(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => grp_fu_4941_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => grp_fu_4941_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_4941_ce,
      CEP => grp_fu_4941_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_100 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_100 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_100;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_100 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => weights_V_TDATA(7),
      A(28) => weights_V_TDATA(7),
      A(27) => weights_V_TDATA(7),
      A(26) => weights_V_TDATA(7),
      A(25) => weights_V_TDATA(7),
      A(24) => weights_V_TDATA(7),
      A(23) => weights_V_TDATA(7),
      A(22) => weights_V_TDATA(7),
      A(21) => weights_V_TDATA(7),
      A(20) => weights_V_TDATA(7),
      A(19) => weights_V_TDATA(7),
      A(18) => weights_V_TDATA(7),
      A(17) => weights_V_TDATA(7),
      A(16) => weights_V_TDATA(7),
      A(15) => weights_V_TDATA(7),
      A(14) => weights_V_TDATA(7),
      A(13) => weights_V_TDATA(7),
      A(12) => weights_V_TDATA(7),
      A(11) => weights_V_TDATA(7),
      A(10) => weights_V_TDATA(7),
      A(9) => weights_V_TDATA(7),
      A(8) => weights_V_TDATA(7),
      A(7 downto 0) => weights_V_TDATA(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => B(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => grp_fu_4941_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => grp_fu_4941_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_4941_ce,
      CEP => grp_fu_4941_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_101 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_101 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_101;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_101 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_1(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(10),
      C(46) => p_reg_reg_2(10),
      C(45) => p_reg_reg_2(10),
      C(44) => p_reg_reg_2(10),
      C(43) => p_reg_reg_2(10),
      C(42) => p_reg_reg_2(10),
      C(41) => p_reg_reg_2(10),
      C(40) => p_reg_reg_2(10),
      C(39) => p_reg_reg_2(10),
      C(38) => p_reg_reg_2(10),
      C(37) => p_reg_reg_2(10),
      C(36) => p_reg_reg_2(10),
      C(35) => p_reg_reg_2(10),
      C(34) => p_reg_reg_2(10),
      C(33) => p_reg_reg_2(10),
      C(32) => p_reg_reg_2(10),
      C(31) => p_reg_reg_2(10),
      C(30) => p_reg_reg_2(10),
      C(29) => p_reg_reg_2(10),
      C(28) => p_reg_reg_2(10),
      C(27) => p_reg_reg_2(10),
      C(26) => p_reg_reg_2(10),
      C(25) => p_reg_reg_2(10),
      C(24) => p_reg_reg_2(10),
      C(23) => p_reg_reg_2(10),
      C(22) => p_reg_reg_2(10),
      C(21) => p_reg_reg_2(10),
      C(20) => p_reg_reg_2(10),
      C(19) => p_reg_reg_2(10),
      C(18) => p_reg_reg_2(10),
      C(17) => p_reg_reg_2(10),
      C(16) => p_reg_reg_2(10),
      C(15) => p_reg_reg_2(10),
      C(14) => p_reg_reg_2(10),
      C(13) => p_reg_reg_2(10),
      C(12) => p_reg_reg_2(10),
      C(11) => p_reg_reg_2(10),
      C(10 downto 0) => p_reg_reg_2(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => grp_fu_4941_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => grp_fu_4941_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_4941_ce,
      CEP => grp_fu_4941_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_102 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_102 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_102;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_102 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(10),
      C(46) => p_reg_reg_2(10),
      C(45) => p_reg_reg_2(10),
      C(44) => p_reg_reg_2(10),
      C(43) => p_reg_reg_2(10),
      C(42) => p_reg_reg_2(10),
      C(41) => p_reg_reg_2(10),
      C(40) => p_reg_reg_2(10),
      C(39) => p_reg_reg_2(10),
      C(38) => p_reg_reg_2(10),
      C(37) => p_reg_reg_2(10),
      C(36) => p_reg_reg_2(10),
      C(35) => p_reg_reg_2(10),
      C(34) => p_reg_reg_2(10),
      C(33) => p_reg_reg_2(10),
      C(32) => p_reg_reg_2(10),
      C(31) => p_reg_reg_2(10),
      C(30) => p_reg_reg_2(10),
      C(29) => p_reg_reg_2(10),
      C(28) => p_reg_reg_2(10),
      C(27) => p_reg_reg_2(10),
      C(26) => p_reg_reg_2(10),
      C(25) => p_reg_reg_2(10),
      C(24) => p_reg_reg_2(10),
      C(23) => p_reg_reg_2(10),
      C(22) => p_reg_reg_2(10),
      C(21) => p_reg_reg_2(10),
      C(20) => p_reg_reg_2(10),
      C(19) => p_reg_reg_2(10),
      C(18) => p_reg_reg_2(10),
      C(17) => p_reg_reg_2(10),
      C(16) => p_reg_reg_2(10),
      C(15) => p_reg_reg_2(10),
      C(14) => p_reg_reg_2(10),
      C(13) => p_reg_reg_2(10),
      C(12) => p_reg_reg_2(10),
      C(11) => p_reg_reg_2(10),
      C(10 downto 0) => p_reg_reg_2(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => p_reg_reg_1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => p_reg_reg_1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_1,
      CEP => p_reg_reg_1,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_103 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_103 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_103;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_103 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => weights_V_TDATA(7),
      A(28) => weights_V_TDATA(7),
      A(27) => weights_V_TDATA(7),
      A(26) => weights_V_TDATA(7),
      A(25) => weights_V_TDATA(7),
      A(24) => weights_V_TDATA(7),
      A(23) => weights_V_TDATA(7),
      A(22) => weights_V_TDATA(7),
      A(21) => weights_V_TDATA(7),
      A(20) => weights_V_TDATA(7),
      A(19) => weights_V_TDATA(7),
      A(18) => weights_V_TDATA(7),
      A(17) => weights_V_TDATA(7),
      A(16) => weights_V_TDATA(7),
      A(15) => weights_V_TDATA(7),
      A(14) => weights_V_TDATA(7),
      A(13) => weights_V_TDATA(7),
      A(12) => weights_V_TDATA(7),
      A(11) => weights_V_TDATA(7),
      A(10) => weights_V_TDATA(7),
      A(9) => weights_V_TDATA(7),
      A(8) => weights_V_TDATA(7),
      A(7 downto 0) => weights_V_TDATA(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => B(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => grp_fu_4941_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => grp_fu_4941_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_4941_ce,
      CEP => grp_fu_4941_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_104 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_104 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_104;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_104 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_2(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_3(10),
      C(46) => p_reg_reg_3(10),
      C(45) => p_reg_reg_3(10),
      C(44) => p_reg_reg_3(10),
      C(43) => p_reg_reg_3(10),
      C(42) => p_reg_reg_3(10),
      C(41) => p_reg_reg_3(10),
      C(40) => p_reg_reg_3(10),
      C(39) => p_reg_reg_3(10),
      C(38) => p_reg_reg_3(10),
      C(37) => p_reg_reg_3(10),
      C(36) => p_reg_reg_3(10),
      C(35) => p_reg_reg_3(10),
      C(34) => p_reg_reg_3(10),
      C(33) => p_reg_reg_3(10),
      C(32) => p_reg_reg_3(10),
      C(31) => p_reg_reg_3(10),
      C(30) => p_reg_reg_3(10),
      C(29) => p_reg_reg_3(10),
      C(28) => p_reg_reg_3(10),
      C(27) => p_reg_reg_3(10),
      C(26) => p_reg_reg_3(10),
      C(25) => p_reg_reg_3(10),
      C(24) => p_reg_reg_3(10),
      C(23) => p_reg_reg_3(10),
      C(22) => p_reg_reg_3(10),
      C(21) => p_reg_reg_3(10),
      C(20) => p_reg_reg_3(10),
      C(19) => p_reg_reg_3(10),
      C(18) => p_reg_reg_3(10),
      C(17) => p_reg_reg_3(10),
      C(16) => p_reg_reg_3(10),
      C(15) => p_reg_reg_3(10),
      C(14) => p_reg_reg_3(10),
      C(13) => p_reg_reg_3(10),
      C(12) => p_reg_reg_3(10),
      C(11) => p_reg_reg_3(10),
      C(10 downto 0) => p_reg_reg_3(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => p_reg_reg_1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => p_reg_reg_1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_1,
      CEP => p_reg_reg_1,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_105 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_iter1_fsm_reg[1]\ : out STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_3 : in STD_LOGIC;
    p_reg_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_105 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_105;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_105 is
  signal \^ap_cs_iter1_fsm_reg[1]\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \ap_CS_iter1_fsm_reg[1]\ <= \^ap_cs_iter1_fsm_reg[1]\;
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(10),
      C(46) => p_reg_reg_1(10),
      C(45) => p_reg_reg_1(10),
      C(44) => p_reg_reg_1(10),
      C(43) => p_reg_reg_1(10),
      C(42) => p_reg_reg_1(10),
      C(41) => p_reg_reg_1(10),
      C(40) => p_reg_reg_1(10),
      C(39) => p_reg_reg_1(10),
      C(38) => p_reg_reg_1(10),
      C(37) => p_reg_reg_1(10),
      C(36) => p_reg_reg_1(10),
      C(35) => p_reg_reg_1(10),
      C(34) => p_reg_reg_1(10),
      C(33) => p_reg_reg_1(10),
      C(32) => p_reg_reg_1(10),
      C(31) => p_reg_reg_1(10),
      C(30) => p_reg_reg_1(10),
      C(29) => p_reg_reg_1(10),
      C(28) => p_reg_reg_1(10),
      C(27) => p_reg_reg_1(10),
      C(26) => p_reg_reg_1(10),
      C(25) => p_reg_reg_1(10),
      C(24) => p_reg_reg_1(10),
      C(23) => p_reg_reg_1(10),
      C(22) => p_reg_reg_1(10),
      C(21) => p_reg_reg_1(10),
      C(20) => p_reg_reg_1(10),
      C(19) => p_reg_reg_1(10),
      C(18) => p_reg_reg_1(10),
      C(17) => p_reg_reg_1(10),
      C(16) => p_reg_reg_1(10),
      C(15) => p_reg_reg_1(10),
      C(14) => p_reg_reg_1(10),
      C(13) => p_reg_reg_1(10),
      C(12) => p_reg_reg_1(10),
      C(11) => p_reg_reg_1(10),
      C(10 downto 0) => p_reg_reg_1(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => \^ap_cs_iter1_fsm_reg[1]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => \^ap_cs_iter1_fsm_reg[1]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_cs_iter1_fsm_reg[1]\,
      CEP => \^ap_cs_iter1_fsm_reg[1]\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F0E"
    )
        port map (
      I0 => Q(0),
      I1 => p_reg_reg_2(0),
      I2 => p_reg_reg_3,
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_5(0),
      O => \^ap_cs_iter1_fsm_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_106 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_106 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_106;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_106 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => weights_V_TDATA(7),
      A(28) => weights_V_TDATA(7),
      A(27) => weights_V_TDATA(7),
      A(26) => weights_V_TDATA(7),
      A(25) => weights_V_TDATA(7),
      A(24) => weights_V_TDATA(7),
      A(23) => weights_V_TDATA(7),
      A(22) => weights_V_TDATA(7),
      A(21) => weights_V_TDATA(7),
      A(20) => weights_V_TDATA(7),
      A(19) => weights_V_TDATA(7),
      A(18) => weights_V_TDATA(7),
      A(17) => weights_V_TDATA(7),
      A(16) => weights_V_TDATA(7),
      A(15) => weights_V_TDATA(7),
      A(14) => weights_V_TDATA(7),
      A(13) => weights_V_TDATA(7),
      A(12) => weights_V_TDATA(7),
      A(11) => weights_V_TDATA(7),
      A(10) => weights_V_TDATA(7),
      A(9) => weights_V_TDATA(7),
      A(8) => weights_V_TDATA(7),
      A(7 downto 0) => weights_V_TDATA(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => B(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => p_reg_reg_1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => p_reg_reg_1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_1,
      CEP => p_reg_reg_1,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_107 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_iter1_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_iter7_fsm_reg[1]\ : out STD_LOGIC;
    \i_fu_840_reg[9]\ : out STD_LOGIC;
    \i_fu_840_reg[14]\ : out STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln249_reg_5523_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln290_reg_5932_pp0_iter6_reg : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    p_reg_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_840[17]_i_8\ : in STD_LOGIC;
    \i_fu_840[17]_i_8_0\ : in STD_LOGIC;
    \i_fu_840[17]_i_8_1\ : in STD_LOGIC;
    \i_fu_840[17]_i_8_2\ : in STD_LOGIC;
    \i_fu_840[17]_i_4\ : in STD_LOGIC;
    \i_fu_840[17]_i_4_0\ : in STD_LOGIC;
    \i_fu_840[17]_i_4_1\ : in STD_LOGIC;
    \i_fu_840[17]_i_4_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_107 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_107;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_107 is
  signal \^ap_cs_iter1_fsm_reg[1]\ : STD_LOGIC;
  signal \^ap_cs_iter7_fsm_reg[1]\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \ap_CS_iter1_fsm_reg[1]\ <= \^ap_cs_iter1_fsm_reg[1]\;
  \ap_CS_iter7_fsm_reg[1]\ <= \^ap_cs_iter7_fsm_reg[1]\;
\ap_CS_iter2_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202020"
    )
        port map (
      I0 => p_reg_reg_6(0),
      I1 => icmp_ln249_reg_5523_pp0_iter6_reg,
      I2 => icmp_ln290_reg_5932_pp0_iter6_reg,
      I3 => out_V_TREADY_int_regslice,
      I4 => p_reg_reg_7(0),
      O => \^ap_cs_iter7_fsm_reg[1]\
    );
\i_fu_840[17]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i_fu_840[17]_i_8\,
      I1 => \i_fu_840[17]_i_8_0\,
      I2 => \i_fu_840[17]_i_8_1\,
      I3 => \i_fu_840[17]_i_8_2\,
      O => \i_fu_840_reg[9]\
    );
\i_fu_840[17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \i_fu_840[17]_i_4\,
      I1 => \i_fu_840[17]_i_4_0\,
      I2 => \i_fu_840[17]_i_4_1\,
      I3 => \i_fu_840[17]_i_4_2\,
      O => \i_fu_840_reg[14]\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_1(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(10),
      C(46) => p_reg_reg_2(10),
      C(45) => p_reg_reg_2(10),
      C(44) => p_reg_reg_2(10),
      C(43) => p_reg_reg_2(10),
      C(42) => p_reg_reg_2(10),
      C(41) => p_reg_reg_2(10),
      C(40) => p_reg_reg_2(10),
      C(39) => p_reg_reg_2(10),
      C(38) => p_reg_reg_2(10),
      C(37) => p_reg_reg_2(10),
      C(36) => p_reg_reg_2(10),
      C(35) => p_reg_reg_2(10),
      C(34) => p_reg_reg_2(10),
      C(33) => p_reg_reg_2(10),
      C(32) => p_reg_reg_2(10),
      C(31) => p_reg_reg_2(10),
      C(30) => p_reg_reg_2(10),
      C(29) => p_reg_reg_2(10),
      C(28) => p_reg_reg_2(10),
      C(27) => p_reg_reg_2(10),
      C(26) => p_reg_reg_2(10),
      C(25) => p_reg_reg_2(10),
      C(24) => p_reg_reg_2(10),
      C(23) => p_reg_reg_2(10),
      C(22) => p_reg_reg_2(10),
      C(21) => p_reg_reg_2(10),
      C(20) => p_reg_reg_2(10),
      C(19) => p_reg_reg_2(10),
      C(18) => p_reg_reg_2(10),
      C(17) => p_reg_reg_2(10),
      C(16) => p_reg_reg_2(10),
      C(15) => p_reg_reg_2(10),
      C(14) => p_reg_reg_2(10),
      C(13) => p_reg_reg_2(10),
      C(12) => p_reg_reg_2(10),
      C(11) => p_reg_reg_2(10),
      C(10 downto 0) => p_reg_reg_2(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => \^ap_cs_iter1_fsm_reg[1]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => \^ap_cs_iter1_fsm_reg[1]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_cs_iter1_fsm_reg[1]\,
      CEP => \^ap_cs_iter1_fsm_reg[1]\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F0E"
    )
        port map (
      I0 => Q(0),
      I1 => p_reg_reg_3(0),
      I2 => \^ap_cs_iter7_fsm_reg[1]\,
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_5(0),
      O => \^ap_cs_iter1_fsm_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_108 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_108 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_108;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_108 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(10),
      C(46) => p_reg_reg_1(10),
      C(45) => p_reg_reg_1(10),
      C(44) => p_reg_reg_1(10),
      C(43) => p_reg_reg_1(10),
      C(42) => p_reg_reg_1(10),
      C(41) => p_reg_reg_1(10),
      C(40) => p_reg_reg_1(10),
      C(39) => p_reg_reg_1(10),
      C(38) => p_reg_reg_1(10),
      C(37) => p_reg_reg_1(10),
      C(36) => p_reg_reg_1(10),
      C(35) => p_reg_reg_1(10),
      C(34) => p_reg_reg_1(10),
      C(33) => p_reg_reg_1(10),
      C(32) => p_reg_reg_1(10),
      C(31) => p_reg_reg_1(10),
      C(30) => p_reg_reg_1(10),
      C(29) => p_reg_reg_1(10),
      C(28) => p_reg_reg_1(10),
      C(27) => p_reg_reg_1(10),
      C(26) => p_reg_reg_1(10),
      C(25) => p_reg_reg_1(10),
      C(24) => p_reg_reg_1(10),
      C(23) => p_reg_reg_1(10),
      C(22) => p_reg_reg_1(10),
      C(21) => p_reg_reg_1(10),
      C(20) => p_reg_reg_1(10),
      C(19) => p_reg_reg_1(10),
      C(18) => p_reg_reg_1(10),
      C(17) => p_reg_reg_1(10),
      C(16) => p_reg_reg_1(10),
      C(15) => p_reg_reg_1(10),
      C(14) => p_reg_reg_1(10),
      C(13) => p_reg_reg_1(10),
      C(12) => p_reg_reg_1(10),
      C(11) => p_reg_reg_1(10),
      C(10 downto 0) => p_reg_reg_1(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => grp_fu_4941_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => grp_fu_4941_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_4941_ce,
      CEP => grp_fu_4941_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_109 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_109 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_109;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_109 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => weights_V_TDATA(7),
      A(28) => weights_V_TDATA(7),
      A(27) => weights_V_TDATA(7),
      A(26) => weights_V_TDATA(7),
      A(25) => weights_V_TDATA(7),
      A(24) => weights_V_TDATA(7),
      A(23) => weights_V_TDATA(7),
      A(22) => weights_V_TDATA(7),
      A(21) => weights_V_TDATA(7),
      A(20) => weights_V_TDATA(7),
      A(19) => weights_V_TDATA(7),
      A(18) => weights_V_TDATA(7),
      A(17) => weights_V_TDATA(7),
      A(16) => weights_V_TDATA(7),
      A(15) => weights_V_TDATA(7),
      A(14) => weights_V_TDATA(7),
      A(13) => weights_V_TDATA(7),
      A(12) => weights_V_TDATA(7),
      A(11) => weights_V_TDATA(7),
      A(10) => weights_V_TDATA(7),
      A(9) => weights_V_TDATA(7),
      A(8) => weights_V_TDATA(7),
      A(7 downto 0) => weights_V_TDATA(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => B(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => grp_fu_4941_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => grp_fu_4941_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_4941_ce,
      CEP => grp_fu_4941_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_110 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_110 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_110;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_110 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_1(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(10),
      C(46) => p_reg_reg_2(10),
      C(45) => p_reg_reg_2(10),
      C(44) => p_reg_reg_2(10),
      C(43) => p_reg_reg_2(10),
      C(42) => p_reg_reg_2(10),
      C(41) => p_reg_reg_2(10),
      C(40) => p_reg_reg_2(10),
      C(39) => p_reg_reg_2(10),
      C(38) => p_reg_reg_2(10),
      C(37) => p_reg_reg_2(10),
      C(36) => p_reg_reg_2(10),
      C(35) => p_reg_reg_2(10),
      C(34) => p_reg_reg_2(10),
      C(33) => p_reg_reg_2(10),
      C(32) => p_reg_reg_2(10),
      C(31) => p_reg_reg_2(10),
      C(30) => p_reg_reg_2(10),
      C(29) => p_reg_reg_2(10),
      C(28) => p_reg_reg_2(10),
      C(27) => p_reg_reg_2(10),
      C(26) => p_reg_reg_2(10),
      C(25) => p_reg_reg_2(10),
      C(24) => p_reg_reg_2(10),
      C(23) => p_reg_reg_2(10),
      C(22) => p_reg_reg_2(10),
      C(21) => p_reg_reg_2(10),
      C(20) => p_reg_reg_2(10),
      C(19) => p_reg_reg_2(10),
      C(18) => p_reg_reg_2(10),
      C(17) => p_reg_reg_2(10),
      C(16) => p_reg_reg_2(10),
      C(15) => p_reg_reg_2(10),
      C(14) => p_reg_reg_2(10),
      C(13) => p_reg_reg_2(10),
      C(12) => p_reg_reg_2(10),
      C(11) => p_reg_reg_2(10),
      C(10 downto 0) => p_reg_reg_2(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => grp_fu_4941_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => grp_fu_4941_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_4941_ce,
      CEP => grp_fu_4941_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_111 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_111 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_111;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_111 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(10),
      C(46) => p_reg_reg_1(10),
      C(45) => p_reg_reg_1(10),
      C(44) => p_reg_reg_1(10),
      C(43) => p_reg_reg_1(10),
      C(42) => p_reg_reg_1(10),
      C(41) => p_reg_reg_1(10),
      C(40) => p_reg_reg_1(10),
      C(39) => p_reg_reg_1(10),
      C(38) => p_reg_reg_1(10),
      C(37) => p_reg_reg_1(10),
      C(36) => p_reg_reg_1(10),
      C(35) => p_reg_reg_1(10),
      C(34) => p_reg_reg_1(10),
      C(33) => p_reg_reg_1(10),
      C(32) => p_reg_reg_1(10),
      C(31) => p_reg_reg_1(10),
      C(30) => p_reg_reg_1(10),
      C(29) => p_reg_reg_1(10),
      C(28) => p_reg_reg_1(10),
      C(27) => p_reg_reg_1(10),
      C(26) => p_reg_reg_1(10),
      C(25) => p_reg_reg_1(10),
      C(24) => p_reg_reg_1(10),
      C(23) => p_reg_reg_1(10),
      C(22) => p_reg_reg_1(10),
      C(21) => p_reg_reg_1(10),
      C(20) => p_reg_reg_1(10),
      C(19) => p_reg_reg_1(10),
      C(18) => p_reg_reg_1(10),
      C(17) => p_reg_reg_1(10),
      C(16) => p_reg_reg_1(10),
      C(15) => p_reg_reg_1(10),
      C(14) => p_reg_reg_1(10),
      C(13) => p_reg_reg_1(10),
      C(12) => p_reg_reg_1(10),
      C(11) => p_reg_reg_1(10),
      C(10 downto 0) => p_reg_reg_1(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => grp_fu_4941_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => grp_fu_4941_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_4941_ce,
      CEP => grp_fu_4941_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_112 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_112 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_112;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_112 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => weights_V_TDATA(7),
      A(28) => weights_V_TDATA(7),
      A(27) => weights_V_TDATA(7),
      A(26) => weights_V_TDATA(7),
      A(25) => weights_V_TDATA(7),
      A(24) => weights_V_TDATA(7),
      A(23) => weights_V_TDATA(7),
      A(22) => weights_V_TDATA(7),
      A(21) => weights_V_TDATA(7),
      A(20) => weights_V_TDATA(7),
      A(19) => weights_V_TDATA(7),
      A(18) => weights_V_TDATA(7),
      A(17) => weights_V_TDATA(7),
      A(16) => weights_V_TDATA(7),
      A(15) => weights_V_TDATA(7),
      A(14) => weights_V_TDATA(7),
      A(13) => weights_V_TDATA(7),
      A(12) => weights_V_TDATA(7),
      A(11) => weights_V_TDATA(7),
      A(10) => weights_V_TDATA(7),
      A(9) => weights_V_TDATA(7),
      A(8) => weights_V_TDATA(7),
      A(7 downto 0) => weights_V_TDATA(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => B(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => grp_fu_4941_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => grp_fu_4941_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_4941_ce,
      CEP => grp_fu_4941_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_90 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_90 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_90;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_90 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(10),
      C(46) => p_reg_reg_1(10),
      C(45) => p_reg_reg_1(10),
      C(44) => p_reg_reg_1(10),
      C(43) => p_reg_reg_1(10),
      C(42) => p_reg_reg_1(10),
      C(41) => p_reg_reg_1(10),
      C(40) => p_reg_reg_1(10),
      C(39) => p_reg_reg_1(10),
      C(38) => p_reg_reg_1(10),
      C(37) => p_reg_reg_1(10),
      C(36) => p_reg_reg_1(10),
      C(35) => p_reg_reg_1(10),
      C(34) => p_reg_reg_1(10),
      C(33) => p_reg_reg_1(10),
      C(32) => p_reg_reg_1(10),
      C(31) => p_reg_reg_1(10),
      C(30) => p_reg_reg_1(10),
      C(29) => p_reg_reg_1(10),
      C(28) => p_reg_reg_1(10),
      C(27) => p_reg_reg_1(10),
      C(26) => p_reg_reg_1(10),
      C(25) => p_reg_reg_1(10),
      C(24) => p_reg_reg_1(10),
      C(23) => p_reg_reg_1(10),
      C(22) => p_reg_reg_1(10),
      C(21) => p_reg_reg_1(10),
      C(20) => p_reg_reg_1(10),
      C(19) => p_reg_reg_1(10),
      C(18) => p_reg_reg_1(10),
      C(17) => p_reg_reg_1(10),
      C(16) => p_reg_reg_1(10),
      C(15) => p_reg_reg_1(10),
      C(14) => p_reg_reg_1(10),
      C(13) => p_reg_reg_1(10),
      C(12) => p_reg_reg_1(10),
      C(11) => p_reg_reg_1(10),
      C(10 downto 0) => p_reg_reg_1(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => grp_fu_4941_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => grp_fu_4941_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_4941_ce,
      CEP => grp_fu_4941_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_91 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_91 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_91;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_91 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => weights_V_TDATA(7),
      A(28) => weights_V_TDATA(7),
      A(27) => weights_V_TDATA(7),
      A(26) => weights_V_TDATA(7),
      A(25) => weights_V_TDATA(7),
      A(24) => weights_V_TDATA(7),
      A(23) => weights_V_TDATA(7),
      A(22) => weights_V_TDATA(7),
      A(21) => weights_V_TDATA(7),
      A(20) => weights_V_TDATA(7),
      A(19) => weights_V_TDATA(7),
      A(18) => weights_V_TDATA(7),
      A(17) => weights_V_TDATA(7),
      A(16) => weights_V_TDATA(7),
      A(15) => weights_V_TDATA(7),
      A(14) => weights_V_TDATA(7),
      A(13) => weights_V_TDATA(7),
      A(12) => weights_V_TDATA(7),
      A(11) => weights_V_TDATA(7),
      A(10) => weights_V_TDATA(7),
      A(9) => weights_V_TDATA(7),
      A(8) => weights_V_TDATA(7),
      A(7 downto 0) => weights_V_TDATA(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => B(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => grp_fu_4941_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => grp_fu_4941_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_4941_ce,
      CEP => grp_fu_4941_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_92 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_92 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_92;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_92 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_1(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(10),
      C(46) => p_reg_reg_2(10),
      C(45) => p_reg_reg_2(10),
      C(44) => p_reg_reg_2(10),
      C(43) => p_reg_reg_2(10),
      C(42) => p_reg_reg_2(10),
      C(41) => p_reg_reg_2(10),
      C(40) => p_reg_reg_2(10),
      C(39) => p_reg_reg_2(10),
      C(38) => p_reg_reg_2(10),
      C(37) => p_reg_reg_2(10),
      C(36) => p_reg_reg_2(10),
      C(35) => p_reg_reg_2(10),
      C(34) => p_reg_reg_2(10),
      C(33) => p_reg_reg_2(10),
      C(32) => p_reg_reg_2(10),
      C(31) => p_reg_reg_2(10),
      C(30) => p_reg_reg_2(10),
      C(29) => p_reg_reg_2(10),
      C(28) => p_reg_reg_2(10),
      C(27) => p_reg_reg_2(10),
      C(26) => p_reg_reg_2(10),
      C(25) => p_reg_reg_2(10),
      C(24) => p_reg_reg_2(10),
      C(23) => p_reg_reg_2(10),
      C(22) => p_reg_reg_2(10),
      C(21) => p_reg_reg_2(10),
      C(20) => p_reg_reg_2(10),
      C(19) => p_reg_reg_2(10),
      C(18) => p_reg_reg_2(10),
      C(17) => p_reg_reg_2(10),
      C(16) => p_reg_reg_2(10),
      C(15) => p_reg_reg_2(10),
      C(14) => p_reg_reg_2(10),
      C(13) => p_reg_reg_2(10),
      C(12) => p_reg_reg_2(10),
      C(11) => p_reg_reg_2(10),
      C(10 downto 0) => p_reg_reg_2(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => grp_fu_4941_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => grp_fu_4941_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_4941_ce,
      CEP => grp_fu_4941_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_93 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_93 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_93;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_93 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(10),
      C(46) => p_reg_reg_1(10),
      C(45) => p_reg_reg_1(10),
      C(44) => p_reg_reg_1(10),
      C(43) => p_reg_reg_1(10),
      C(42) => p_reg_reg_1(10),
      C(41) => p_reg_reg_1(10),
      C(40) => p_reg_reg_1(10),
      C(39) => p_reg_reg_1(10),
      C(38) => p_reg_reg_1(10),
      C(37) => p_reg_reg_1(10),
      C(36) => p_reg_reg_1(10),
      C(35) => p_reg_reg_1(10),
      C(34) => p_reg_reg_1(10),
      C(33) => p_reg_reg_1(10),
      C(32) => p_reg_reg_1(10),
      C(31) => p_reg_reg_1(10),
      C(30) => p_reg_reg_1(10),
      C(29) => p_reg_reg_1(10),
      C(28) => p_reg_reg_1(10),
      C(27) => p_reg_reg_1(10),
      C(26) => p_reg_reg_1(10),
      C(25) => p_reg_reg_1(10),
      C(24) => p_reg_reg_1(10),
      C(23) => p_reg_reg_1(10),
      C(22) => p_reg_reg_1(10),
      C(21) => p_reg_reg_1(10),
      C(20) => p_reg_reg_1(10),
      C(19) => p_reg_reg_1(10),
      C(18) => p_reg_reg_1(10),
      C(17) => p_reg_reg_1(10),
      C(16) => p_reg_reg_1(10),
      C(15) => p_reg_reg_1(10),
      C(14) => p_reg_reg_1(10),
      C(13) => p_reg_reg_1(10),
      C(12) => p_reg_reg_1(10),
      C(11) => p_reg_reg_1(10),
      C(10 downto 0) => p_reg_reg_1(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => grp_fu_4941_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => grp_fu_4941_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_4941_ce,
      CEP => grp_fu_4941_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_94 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_94 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_94;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_94 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => weights_V_TDATA(7),
      A(28) => weights_V_TDATA(7),
      A(27) => weights_V_TDATA(7),
      A(26) => weights_V_TDATA(7),
      A(25) => weights_V_TDATA(7),
      A(24) => weights_V_TDATA(7),
      A(23) => weights_V_TDATA(7),
      A(22) => weights_V_TDATA(7),
      A(21) => weights_V_TDATA(7),
      A(20) => weights_V_TDATA(7),
      A(19) => weights_V_TDATA(7),
      A(18) => weights_V_TDATA(7),
      A(17) => weights_V_TDATA(7),
      A(16) => weights_V_TDATA(7),
      A(15) => weights_V_TDATA(7),
      A(14) => weights_V_TDATA(7),
      A(13) => weights_V_TDATA(7),
      A(12) => weights_V_TDATA(7),
      A(11) => weights_V_TDATA(7),
      A(10) => weights_V_TDATA(7),
      A(9) => weights_V_TDATA(7),
      A(8) => weights_V_TDATA(7),
      A(7 downto 0) => weights_V_TDATA(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => B(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => grp_fu_4941_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => grp_fu_4941_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_4941_ce,
      CEP => grp_fu_4941_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_95 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_95 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_95;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_95 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_1(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(10),
      C(46) => p_reg_reg_2(10),
      C(45) => p_reg_reg_2(10),
      C(44) => p_reg_reg_2(10),
      C(43) => p_reg_reg_2(10),
      C(42) => p_reg_reg_2(10),
      C(41) => p_reg_reg_2(10),
      C(40) => p_reg_reg_2(10),
      C(39) => p_reg_reg_2(10),
      C(38) => p_reg_reg_2(10),
      C(37) => p_reg_reg_2(10),
      C(36) => p_reg_reg_2(10),
      C(35) => p_reg_reg_2(10),
      C(34) => p_reg_reg_2(10),
      C(33) => p_reg_reg_2(10),
      C(32) => p_reg_reg_2(10),
      C(31) => p_reg_reg_2(10),
      C(30) => p_reg_reg_2(10),
      C(29) => p_reg_reg_2(10),
      C(28) => p_reg_reg_2(10),
      C(27) => p_reg_reg_2(10),
      C(26) => p_reg_reg_2(10),
      C(25) => p_reg_reg_2(10),
      C(24) => p_reg_reg_2(10),
      C(23) => p_reg_reg_2(10),
      C(22) => p_reg_reg_2(10),
      C(21) => p_reg_reg_2(10),
      C(20) => p_reg_reg_2(10),
      C(19) => p_reg_reg_2(10),
      C(18) => p_reg_reg_2(10),
      C(17) => p_reg_reg_2(10),
      C(16) => p_reg_reg_2(10),
      C(15) => p_reg_reg_2(10),
      C(14) => p_reg_reg_2(10),
      C(13) => p_reg_reg_2(10),
      C(12) => p_reg_reg_2(10),
      C(11) => p_reg_reg_2(10),
      C(10 downto 0) => p_reg_reg_2(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => grp_fu_4941_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => grp_fu_4941_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_4941_ce,
      CEP => grp_fu_4941_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_96 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_96 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_96;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_96 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(10),
      C(46) => p_reg_reg_1(10),
      C(45) => p_reg_reg_1(10),
      C(44) => p_reg_reg_1(10),
      C(43) => p_reg_reg_1(10),
      C(42) => p_reg_reg_1(10),
      C(41) => p_reg_reg_1(10),
      C(40) => p_reg_reg_1(10),
      C(39) => p_reg_reg_1(10),
      C(38) => p_reg_reg_1(10),
      C(37) => p_reg_reg_1(10),
      C(36) => p_reg_reg_1(10),
      C(35) => p_reg_reg_1(10),
      C(34) => p_reg_reg_1(10),
      C(33) => p_reg_reg_1(10),
      C(32) => p_reg_reg_1(10),
      C(31) => p_reg_reg_1(10),
      C(30) => p_reg_reg_1(10),
      C(29) => p_reg_reg_1(10),
      C(28) => p_reg_reg_1(10),
      C(27) => p_reg_reg_1(10),
      C(26) => p_reg_reg_1(10),
      C(25) => p_reg_reg_1(10),
      C(24) => p_reg_reg_1(10),
      C(23) => p_reg_reg_1(10),
      C(22) => p_reg_reg_1(10),
      C(21) => p_reg_reg_1(10),
      C(20) => p_reg_reg_1(10),
      C(19) => p_reg_reg_1(10),
      C(18) => p_reg_reg_1(10),
      C(17) => p_reg_reg_1(10),
      C(16) => p_reg_reg_1(10),
      C(15) => p_reg_reg_1(10),
      C(14) => p_reg_reg_1(10),
      C(13) => p_reg_reg_1(10),
      C(12) => p_reg_reg_1(10),
      C(11) => p_reg_reg_1(10),
      C(10 downto 0) => p_reg_reg_1(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => grp_fu_4941_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => grp_fu_4941_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_4941_ce,
      CEP => grp_fu_4941_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_97 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_97 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_97;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_97 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => weights_V_TDATA(7),
      A(28) => weights_V_TDATA(7),
      A(27) => weights_V_TDATA(7),
      A(26) => weights_V_TDATA(7),
      A(25) => weights_V_TDATA(7),
      A(24) => weights_V_TDATA(7),
      A(23) => weights_V_TDATA(7),
      A(22) => weights_V_TDATA(7),
      A(21) => weights_V_TDATA(7),
      A(20) => weights_V_TDATA(7),
      A(19) => weights_V_TDATA(7),
      A(18) => weights_V_TDATA(7),
      A(17) => weights_V_TDATA(7),
      A(16) => weights_V_TDATA(7),
      A(15) => weights_V_TDATA(7),
      A(14) => weights_V_TDATA(7),
      A(13) => weights_V_TDATA(7),
      A(12) => weights_V_TDATA(7),
      A(11) => weights_V_TDATA(7),
      A(10) => weights_V_TDATA(7),
      A(9) => weights_V_TDATA(7),
      A(8) => weights_V_TDATA(7),
      A(7 downto 0) => weights_V_TDATA(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => B(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => grp_fu_4941_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => grp_fu_4941_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_4941_ce,
      CEP => grp_fu_4941_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_98 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_98 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_98;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_98 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_1(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(10),
      C(46) => p_reg_reg_2(10),
      C(45) => p_reg_reg_2(10),
      C(44) => p_reg_reg_2(10),
      C(43) => p_reg_reg_2(10),
      C(42) => p_reg_reg_2(10),
      C(41) => p_reg_reg_2(10),
      C(40) => p_reg_reg_2(10),
      C(39) => p_reg_reg_2(10),
      C(38) => p_reg_reg_2(10),
      C(37) => p_reg_reg_2(10),
      C(36) => p_reg_reg_2(10),
      C(35) => p_reg_reg_2(10),
      C(34) => p_reg_reg_2(10),
      C(33) => p_reg_reg_2(10),
      C(32) => p_reg_reg_2(10),
      C(31) => p_reg_reg_2(10),
      C(30) => p_reg_reg_2(10),
      C(29) => p_reg_reg_2(10),
      C(28) => p_reg_reg_2(10),
      C(27) => p_reg_reg_2(10),
      C(26) => p_reg_reg_2(10),
      C(25) => p_reg_reg_2(10),
      C(24) => p_reg_reg_2(10),
      C(23) => p_reg_reg_2(10),
      C(22) => p_reg_reg_2(10),
      C(21) => p_reg_reg_2(10),
      C(20) => p_reg_reg_2(10),
      C(19) => p_reg_reg_2(10),
      C(18) => p_reg_reg_2(10),
      C(17) => p_reg_reg_2(10),
      C(16) => p_reg_reg_2(10),
      C(15) => p_reg_reg_2(10),
      C(14) => p_reg_reg_2(10),
      C(13) => p_reg_reg_2(10),
      C(12) => p_reg_reg_2(10),
      C(11) => p_reg_reg_2(10),
      C(10 downto 0) => p_reg_reg_2(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => grp_fu_4941_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => grp_fu_4941_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_4941_ce,
      CEP => grp_fu_4941_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_99 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_99 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_99;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_99 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(10),
      C(46) => p_reg_reg_1(10),
      C(45) => p_reg_reg_1(10),
      C(44) => p_reg_reg_1(10),
      C(43) => p_reg_reg_1(10),
      C(42) => p_reg_reg_1(10),
      C(41) => p_reg_reg_1(10),
      C(40) => p_reg_reg_1(10),
      C(39) => p_reg_reg_1(10),
      C(38) => p_reg_reg_1(10),
      C(37) => p_reg_reg_1(10),
      C(36) => p_reg_reg_1(10),
      C(35) => p_reg_reg_1(10),
      C(34) => p_reg_reg_1(10),
      C(33) => p_reg_reg_1(10),
      C(32) => p_reg_reg_1(10),
      C(31) => p_reg_reg_1(10),
      C(30) => p_reg_reg_1(10),
      C(29) => p_reg_reg_1(10),
      C(28) => p_reg_reg_1(10),
      C(27) => p_reg_reg_1(10),
      C(26) => p_reg_reg_1(10),
      C(25) => p_reg_reg_1(10),
      C(24) => p_reg_reg_1(10),
      C(23) => p_reg_reg_1(10),
      C(22) => p_reg_reg_1(10),
      C(21) => p_reg_reg_1(10),
      C(20) => p_reg_reg_1(10),
      C(19) => p_reg_reg_1(10),
      C(18) => p_reg_reg_1(10),
      C(17) => p_reg_reg_1(10),
      C(16) => p_reg_reg_1(10),
      C(15) => p_reg_reg_1(10),
      C(14) => p_reg_reg_1(10),
      C(13) => p_reg_reg_1(10),
      C(12) => p_reg_reg_1(10),
      C(11) => p_reg_reg_1(10),
      C(10 downto 0) => p_reg_reg_1(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => grp_fu_4941_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => grp_fu_4941_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_4941_ce,
      CEP => grp_fu_4941_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(11),
      C(46) => P(11),
      C(45) => P(11),
      C(44) => P(11),
      C(43) => P(11),
      C(42) => P(11),
      C(41) => P(11),
      C(40) => P(11),
      C(39) => P(11),
      C(38) => P(11),
      C(37) => P(11),
      C(36) => P(11),
      C(35) => P(11),
      C(34) => P(11),
      C(33) => P(11),
      C(32) => P(11),
      C(31) => P(11),
      C(30) => P(11),
      C(29) => P(11),
      C(28) => P(11),
      C(27) => P(11),
      C(26) => P(11),
      C(25) => P(11),
      C(24) => P(11),
      C(23) => P(11),
      C(22) => P(11),
      C(21) => P(11),
      C(20) => P(11),
      C(19) => P(11),
      C(18) => P(11),
      C(17) => P(11),
      C(16) => P(11),
      C(15) => P(11),
      C(14) => P(11),
      C(13) => P(11),
      C(12) => P(11),
      C(11 downto 0) => P(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_60130,
      CEA2 => grp_fu_5149_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm148_out,
      CEB2 => grp_fu_5149_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_5149_ce,
      CEP => grp_fu_5149_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => D(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_75 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    r_V_1_reg_60130 : out STD_LOGIC;
    \ap_CS_iter5_fsm_reg[1]\ : out STD_LOGIC;
    ap_NS_iter2_fsm148_out : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_70_reg_6693_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln249_reg_5523 : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln290_reg_5932_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln249_reg_5523_pp0_iter6_reg : in STD_LOGIC;
    p_reg_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_7 : in STD_LOGIC;
    p_reg_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_9 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_75 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_75;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_75 is
  signal \^ap_cs_iter5_fsm_reg[1]\ : STD_LOGIC;
  signal \^ap_ns_iter2_fsm148_out\ : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal \^r_v_1_reg_60130\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \ap_CS_iter5_fsm_reg[1]\ <= \^ap_cs_iter5_fsm_reg[1]\;
  ap_NS_iter2_fsm148_out <= \^ap_ns_iter2_fsm148_out\;
  r_V_1_reg_60130 <= \^r_v_1_reg_60130\;
\add_ln840_70_reg_6693[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_70_reg_6693_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
dout_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_ns_iter2_fsm148_out\,
      I1 => icmp_ln249_reg_5523,
      O => \^r_v_1_reg_60130\
    );
\icmp_ln249_reg_5523_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AAAAAAAAAA"
    )
        port map (
      I0 => p_reg_reg_2(0),
      I1 => p_reg_reg_3(0),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_5932_pp0_iter6_reg,
      I4 => icmp_ln249_reg_5523_pp0_iter6_reg,
      I5 => p_reg_reg_4(0),
      O => \^ap_ns_iter2_fsm148_out\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^r_v_1_reg_60130\,
      CEA2 => \^ap_cs_iter5_fsm_reg[1]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ap_ns_iter2_fsm148_out\,
      CEB2 => \^ap_cs_iter5_fsm_reg[1]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_cs_iter5_fsm_reg[1]\,
      CEP => \^ap_cs_iter5_fsm_reg[1]\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F0E"
    )
        port map (
      I0 => p_reg_reg_5(0),
      I1 => p_reg_reg_6(0),
      I2 => p_reg_reg_7,
      I3 => p_reg_reg_8(0),
      I4 => p_reg_reg_9(0),
      O => \^ap_cs_iter5_fsm_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_76 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_76 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_76;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_76 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(11),
      C(46) => P(11),
      C(45) => P(11),
      C(44) => P(11),
      C(43) => P(11),
      C(42) => P(11),
      C(41) => P(11),
      C(40) => P(11),
      C(39) => P(11),
      C(38) => P(11),
      C(37) => P(11),
      C(36) => P(11),
      C(35) => P(11),
      C(34) => P(11),
      C(33) => P(11),
      C(32) => P(11),
      C(31) => P(11),
      C(30) => P(11),
      C(29) => P(11),
      C(28) => P(11),
      C(27) => P(11),
      C(26) => P(11),
      C(25) => P(11),
      C(24) => P(11),
      C(23) => P(11),
      C(22) => P(11),
      C(21) => P(11),
      C(20) => P(11),
      C(19) => P(11),
      C(18) => P(11),
      C(17) => P(11),
      C(16) => P(11),
      C(15) => P(11),
      C(14) => P(11),
      C(13) => P(11),
      C(12) => P(11),
      C(11 downto 0) => P(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_60130,
      CEA2 => grp_fu_5149_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm148_out,
      CEB2 => grp_fu_5149_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_5149_ce,
      CEP => grp_fu_5149_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => D(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_77 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_61_reg_6683_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_77 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_77;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_77 is
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\add_ln840_61_reg_6683[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_61_reg_6683_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_60130,
      CEA2 => grp_fu_5149_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm148_out,
      CEB2 => grp_fu_5149_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_5149_ce,
      CEP => grp_fu_5149_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_78 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_78 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_78;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_78 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(11),
      C(46) => P(11),
      C(45) => P(11),
      C(44) => P(11),
      C(43) => P(11),
      C(42) => P(11),
      C(41) => P(11),
      C(40) => P(11),
      C(39) => P(11),
      C(38) => P(11),
      C(37) => P(11),
      C(36) => P(11),
      C(35) => P(11),
      C(34) => P(11),
      C(33) => P(11),
      C(32) => P(11),
      C(31) => P(11),
      C(30) => P(11),
      C(29) => P(11),
      C(28) => P(11),
      C(27) => P(11),
      C(26) => P(11),
      C(25) => P(11),
      C(24) => P(11),
      C(23) => P(11),
      C(22) => P(11),
      C(21) => P(11),
      C(20) => P(11),
      C(19) => P(11),
      C(18) => P(11),
      C(17) => P(11),
      C(16) => P(11),
      C(15) => P(11),
      C(14) => P(11),
      C(13) => P(11),
      C(12) => P(11),
      C(11 downto 0) => P(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_60130,
      CEA2 => grp_fu_5149_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm148_out,
      CEB2 => grp_fu_5149_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_5149_ce,
      CEP => grp_fu_5149_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => D(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_79 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_52_reg_6673_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_79 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_79;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_79 is
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\add_ln840_52_reg_6673[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_52_reg_6673_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_60130,
      CEA2 => grp_fu_5149_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm148_out,
      CEB2 => grp_fu_5149_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_5149_ce,
      CEP => grp_fu_5149_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_80 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_80 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_80;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_80 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(11),
      C(46) => P(11),
      C(45) => P(11),
      C(44) => P(11),
      C(43) => P(11),
      C(42) => P(11),
      C(41) => P(11),
      C(40) => P(11),
      C(39) => P(11),
      C(38) => P(11),
      C(37) => P(11),
      C(36) => P(11),
      C(35) => P(11),
      C(34) => P(11),
      C(33) => P(11),
      C(32) => P(11),
      C(31) => P(11),
      C(30) => P(11),
      C(29) => P(11),
      C(28) => P(11),
      C(27) => P(11),
      C(26) => P(11),
      C(25) => P(11),
      C(24) => P(11),
      C(23) => P(11),
      C(22) => P(11),
      C(21) => P(11),
      C(20) => P(11),
      C(19) => P(11),
      C(18) => P(11),
      C(17) => P(11),
      C(16) => P(11),
      C(15) => P(11),
      C(14) => P(11),
      C(13) => P(11),
      C(12) => P(11),
      C(11 downto 0) => P(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_60130,
      CEA2 => grp_fu_5149_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm148_out,
      CEB2 => grp_fu_5149_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_5149_ce,
      CEP => grp_fu_5149_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => D(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_81 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_43_reg_6663_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_81 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_81;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_81 is
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\add_ln840_43_reg_6663[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_43_reg_6663_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_60130,
      CEA2 => grp_fu_5149_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm148_out,
      CEB2 => grp_fu_5149_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_5149_ce,
      CEP => grp_fu_5149_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_82 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_82 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_82;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_82 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(11),
      C(46) => P(11),
      C(45) => P(11),
      C(44) => P(11),
      C(43) => P(11),
      C(42) => P(11),
      C(41) => P(11),
      C(40) => P(11),
      C(39) => P(11),
      C(38) => P(11),
      C(37) => P(11),
      C(36) => P(11),
      C(35) => P(11),
      C(34) => P(11),
      C(33) => P(11),
      C(32) => P(11),
      C(31) => P(11),
      C(30) => P(11),
      C(29) => P(11),
      C(28) => P(11),
      C(27) => P(11),
      C(26) => P(11),
      C(25) => P(11),
      C(24) => P(11),
      C(23) => P(11),
      C(22) => P(11),
      C(21) => P(11),
      C(20) => P(11),
      C(19) => P(11),
      C(18) => P(11),
      C(17) => P(11),
      C(16) => P(11),
      C(15) => P(11),
      C(14) => P(11),
      C(13) => P(11),
      C(12) => P(11),
      C(11 downto 0) => P(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_60130,
      CEA2 => grp_fu_5149_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm148_out,
      CEB2 => grp_fu_5149_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_5149_ce,
      CEP => grp_fu_5149_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => D(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_83 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_34_reg_6653_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_83 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_83;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_83 is
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\add_ln840_34_reg_6653[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_34_reg_6653_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_60130,
      CEA2 => grp_fu_5149_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm148_out,
      CEB2 => grp_fu_5149_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_5149_ce,
      CEP => grp_fu_5149_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_84 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_84 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_84;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_84 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(11),
      C(46) => P(11),
      C(45) => P(11),
      C(44) => P(11),
      C(43) => P(11),
      C(42) => P(11),
      C(41) => P(11),
      C(40) => P(11),
      C(39) => P(11),
      C(38) => P(11),
      C(37) => P(11),
      C(36) => P(11),
      C(35) => P(11),
      C(34) => P(11),
      C(33) => P(11),
      C(32) => P(11),
      C(31) => P(11),
      C(30) => P(11),
      C(29) => P(11),
      C(28) => P(11),
      C(27) => P(11),
      C(26) => P(11),
      C(25) => P(11),
      C(24) => P(11),
      C(23) => P(11),
      C(22) => P(11),
      C(21) => P(11),
      C(20) => P(11),
      C(19) => P(11),
      C(18) => P(11),
      C(17) => P(11),
      C(16) => P(11),
      C(15) => P(11),
      C(14) => P(11),
      C(13) => P(11),
      C(12) => P(11),
      C(11 downto 0) => P(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_60130,
      CEA2 => grp_fu_5149_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm148_out,
      CEB2 => grp_fu_5149_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_5149_ce,
      CEP => grp_fu_5149_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => D(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_85 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_25_reg_6643_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_85 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_85;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_85 is
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\add_ln840_25_reg_6643[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_25_reg_6643_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_60130,
      CEA2 => grp_fu_5149_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm148_out,
      CEB2 => grp_fu_5149_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_5149_ce,
      CEP => grp_fu_5149_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_86 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_86 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_86;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_86 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(11),
      C(46) => P(11),
      C(45) => P(11),
      C(44) => P(11),
      C(43) => P(11),
      C(42) => P(11),
      C(41) => P(11),
      C(40) => P(11),
      C(39) => P(11),
      C(38) => P(11),
      C(37) => P(11),
      C(36) => P(11),
      C(35) => P(11),
      C(34) => P(11),
      C(33) => P(11),
      C(32) => P(11),
      C(31) => P(11),
      C(30) => P(11),
      C(29) => P(11),
      C(28) => P(11),
      C(27) => P(11),
      C(26) => P(11),
      C(25) => P(11),
      C(24) => P(11),
      C(23) => P(11),
      C(22) => P(11),
      C(21) => P(11),
      C(20) => P(11),
      C(19) => P(11),
      C(18) => P(11),
      C(17) => P(11),
      C(16) => P(11),
      C(15) => P(11),
      C(14) => P(11),
      C(13) => P(11),
      C(12) => P(11),
      C(11 downto 0) => P(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_60130,
      CEA2 => grp_fu_5149_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm148_out,
      CEB2 => grp_fu_5149_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_5149_ce,
      CEP => grp_fu_5149_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => D(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_87 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_16_reg_6633_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_87 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_87;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_87 is
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\add_ln840_16_reg_6633[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_16_reg_6633_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_60130,
      CEA2 => grp_fu_5149_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm148_out,
      CEB2 => grp_fu_5149_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_5149_ce,
      CEP => grp_fu_5149_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_88 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_88 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_88;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_88 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(11),
      C(46) => P(11),
      C(45) => P(11),
      C(44) => P(11),
      C(43) => P(11),
      C(42) => P(11),
      C(41) => P(11),
      C(40) => P(11),
      C(39) => P(11),
      C(38) => P(11),
      C(37) => P(11),
      C(36) => P(11),
      C(35) => P(11),
      C(34) => P(11),
      C(33) => P(11),
      C(32) => P(11),
      C(31) => P(11),
      C(30) => P(11),
      C(29) => P(11),
      C(28) => P(11),
      C(27) => P(11),
      C(26) => P(11),
      C(25) => P(11),
      C(24) => P(11),
      C(23) => P(11),
      C(22) => P(11),
      C(21) => P(11),
      C(20) => P(11),
      C(19) => P(11),
      C(18) => P(11),
      C(17) => P(11),
      C(16) => P(11),
      C(15) => P(11),
      C(14) => P(11),
      C(13) => P(11),
      C(12) => P(11),
      C(11 downto 0) => P(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_60130,
      CEA2 => grp_fu_5149_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm148_out,
      CEB2 => grp_fu_5149_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_5149_ce,
      CEP => grp_fu_5149_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => D(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_89 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_7_reg_6623_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_89 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_89;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_89 is
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\add_ln840_7_reg_6623[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_7_reg_6623_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_60130,
      CEA2 => grp_fu_5149_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm148_out,
      CEB2 => grp_fu_5149_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_5149_ce,
      CEP => grp_fu_5149_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2 is
  port (
    \ap_CS_iter3_fsm_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accu_V_23_reg_6775_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_23_reg_6775_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_3 : in STD_LOGIC;
    p_reg_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_5 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_V_23_reg_6775[11]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[11]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[11]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[11]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[11]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[11]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[11]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[11]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[15]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[15]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[15]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[15]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[15]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[15]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[15]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_23_reg_6775_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_23_reg_6775_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_23_reg_6775_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_23_reg_6775_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_23_reg_6775_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_23_reg_6775_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_23_reg_6775_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_23_reg_6775_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_23_reg_6775_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_23_reg_6775_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_23_reg_6775_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_23_reg_6775_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \^ap_cs_iter3_fsm_reg[1]\ : STD_LOGIC;
  signal ap_sig_allocacmp_accu_V_7_load : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accu_V_23_reg_6775_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \accu_V_23_reg_6775[11]_i_2\ : label is "lutpair87";
  attribute HLUTNM of \accu_V_23_reg_6775[11]_i_3\ : label is "lutpair86";
  attribute HLUTNM of \accu_V_23_reg_6775[11]_i_4\ : label is "lutpair85";
  attribute HLUTNM of \accu_V_23_reg_6775[11]_i_5\ : label is "lutpair84";
  attribute HLUTNM of \accu_V_23_reg_6775[11]_i_7\ : label is "lutpair87";
  attribute HLUTNM of \accu_V_23_reg_6775[11]_i_8\ : label is "lutpair86";
  attribute HLUTNM of \accu_V_23_reg_6775[11]_i_9\ : label is "lutpair85";
  attribute HLUTNM of \accu_V_23_reg_6775[3]_i_2\ : label is "lutpair79";
  attribute HLUTNM of \accu_V_23_reg_6775[3]_i_3\ : label is "lutpair78";
  attribute HLUTNM of \accu_V_23_reg_6775[3]_i_4\ : label is "lutpair77";
  attribute HLUTNM of \accu_V_23_reg_6775[3]_i_5\ : label is "lutpair80";
  attribute HLUTNM of \accu_V_23_reg_6775[3]_i_6\ : label is "lutpair79";
  attribute HLUTNM of \accu_V_23_reg_6775[3]_i_7\ : label is "lutpair78";
  attribute HLUTNM of \accu_V_23_reg_6775[3]_i_8\ : label is "lutpair77";
  attribute HLUTNM of \accu_V_23_reg_6775[7]_i_2\ : label is "lutpair83";
  attribute HLUTNM of \accu_V_23_reg_6775[7]_i_3\ : label is "lutpair82";
  attribute HLUTNM of \accu_V_23_reg_6775[7]_i_4\ : label is "lutpair81";
  attribute HLUTNM of \accu_V_23_reg_6775[7]_i_5\ : label is "lutpair80";
  attribute HLUTNM of \accu_V_23_reg_6775[7]_i_6\ : label is "lutpair84";
  attribute HLUTNM of \accu_V_23_reg_6775[7]_i_7\ : label is "lutpair83";
  attribute HLUTNM of \accu_V_23_reg_6775[7]_i_8\ : label is "lutpair82";
  attribute HLUTNM of \accu_V_23_reg_6775[7]_i_9\ : label is "lutpair81";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_V_23_reg_6775_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_23_reg_6775_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_23_reg_6775_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_23_reg_6775_reg[7]_i_1\ : label is 35;
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  \ap_CS_iter3_fsm_reg[1]\ <= \^ap_cs_iter3_fsm_reg[1]\;
\accu_V_23_reg_6775[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_23_reg_6775_reg[15]_0\(10),
      I2 => \accu_V_23_reg_6775_reg[15]\(10),
      O => \accu_V_23_reg_6775[11]_i_2_n_3\
    );
\accu_V_23_reg_6775[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_23_reg_6775_reg[15]_0\(9),
      I2 => \accu_V_23_reg_6775_reg[15]\(9),
      O => \accu_V_23_reg_6775[11]_i_3_n_3\
    );
\accu_V_23_reg_6775[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_23_reg_6775_reg[15]_0\(8),
      I2 => \accu_V_23_reg_6775_reg[15]\(8),
      O => \accu_V_23_reg_6775[11]_i_4_n_3\
    );
\accu_V_23_reg_6775[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_23_reg_6775_reg[15]_0\(7),
      I2 => \accu_V_23_reg_6775_reg[15]\(7),
      O => \accu_V_23_reg_6775[11]_i_5_n_3\
    );
\accu_V_23_reg_6775[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_23_reg_6775[11]_i_2_n_3\,
      I1 => p_reg_reg_n_97,
      I2 => \accu_V_23_reg_6775_reg[15]_0\(11),
      I3 => \accu_V_23_reg_6775_reg[15]\(11),
      O => \accu_V_23_reg_6775[11]_i_6_n_3\
    );
\accu_V_23_reg_6775[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_23_reg_6775_reg[15]_0\(10),
      I2 => \accu_V_23_reg_6775_reg[15]\(10),
      I3 => \accu_V_23_reg_6775[11]_i_3_n_3\,
      O => \accu_V_23_reg_6775[11]_i_7_n_3\
    );
\accu_V_23_reg_6775[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_23_reg_6775_reg[15]_0\(9),
      I2 => \accu_V_23_reg_6775_reg[15]\(9),
      I3 => \accu_V_23_reg_6775[11]_i_4_n_3\,
      O => \accu_V_23_reg_6775[11]_i_8_n_3\
    );
\accu_V_23_reg_6775[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_23_reg_6775_reg[15]_0\(8),
      I2 => \accu_V_23_reg_6775_reg[15]\(8),
      I3 => \accu_V_23_reg_6775[11]_i_5_n_3\,
      O => \accu_V_23_reg_6775[11]_i_9_n_3\
    );
\accu_V_23_reg_6775[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_reg_n_94,
      O => \accu_V_23_reg_6775[15]_i_2_n_3\
    );
\accu_V_23_reg_6775[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \accu_V_23_reg_6775_reg[15]_0\(12),
      I1 => \accu_V_23_reg_6775_reg[15]\(12),
      I2 => p_reg_reg_n_96,
      O => \accu_V_23_reg_6775[15]_i_3_n_3\
    );
\accu_V_23_reg_6775[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_23_reg_6775_reg[15]\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_23_reg_6775_reg[15]_0\(12),
      O => \accu_V_23_reg_6775[15]_i_4_n_3\
    );
\accu_V_23_reg_6775[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => p_reg_reg_n_93,
      O => \accu_V_23_reg_6775[15]_i_5_n_3\
    );
\accu_V_23_reg_6775[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF0B40F4"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \accu_V_23_reg_6775_reg[15]\(12),
      I2 => \accu_V_23_reg_6775_reg[15]_0\(13),
      I3 => p_reg_reg_n_95,
      I4 => p_reg_reg_n_94,
      O => \accu_V_23_reg_6775[15]_i_6_n_3\
    );
\accu_V_23_reg_6775[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \accu_V_23_reg_6775[15]_i_3_n_3\,
      I1 => p_reg_reg_n_95,
      I2 => \accu_V_23_reg_6775_reg[15]_0\(13),
      I3 => \accu_V_23_reg_6775_reg[15]\(12),
      I4 => p_reg_reg_n_96,
      O => \accu_V_23_reg_6775[15]_i_7_n_3\
    );
\accu_V_23_reg_6775[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \accu_V_23_reg_6775_reg[15]_0\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_23_reg_6775_reg[15]\(12),
      I3 => \accu_V_23_reg_6775_reg[15]\(11),
      I4 => \accu_V_23_reg_6775_reg[15]_0\(11),
      I5 => p_reg_reg_n_97,
      O => \accu_V_23_reg_6775[15]_i_8_n_3\
    );
\accu_V_23_reg_6775[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_23_reg_6775_reg[15]_0\(2),
      I2 => \accu_V_23_reg_6775_reg[15]\(2),
      O => \accu_V_23_reg_6775[3]_i_2_n_3\
    );
\accu_V_23_reg_6775[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_23_reg_6775_reg[15]_0\(1),
      I2 => \accu_V_23_reg_6775_reg[15]\(1),
      O => \accu_V_23_reg_6775[3]_i_3_n_3\
    );
\accu_V_23_reg_6775[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_23_reg_6775_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_23_reg_6775_reg[15]\(0),
      O => \accu_V_23_reg_6775[3]_i_4_n_3\
    );
\accu_V_23_reg_6775[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_23_reg_6775_reg[15]_0\(3),
      I2 => \accu_V_23_reg_6775_reg[15]\(3),
      I3 => \accu_V_23_reg_6775[3]_i_2_n_3\,
      O => \accu_V_23_reg_6775[3]_i_5_n_3\
    );
\accu_V_23_reg_6775[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_23_reg_6775_reg[15]_0\(2),
      I2 => \accu_V_23_reg_6775_reg[15]\(2),
      I3 => \accu_V_23_reg_6775[3]_i_3_n_3\,
      O => \accu_V_23_reg_6775[3]_i_6_n_3\
    );
\accu_V_23_reg_6775[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_23_reg_6775_reg[15]_0\(1),
      I2 => \accu_V_23_reg_6775_reg[15]\(1),
      I3 => \accu_V_23_reg_6775[3]_i_4_n_3\,
      O => \accu_V_23_reg_6775[3]_i_7_n_3\
    );
\accu_V_23_reg_6775[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_23_reg_6775_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_23_reg_6775_reg[15]\(0),
      O => \accu_V_23_reg_6775[3]_i_8_n_3\
    );
\accu_V_23_reg_6775[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_23_reg_6775_reg[15]_0\(6),
      I2 => \accu_V_23_reg_6775_reg[15]\(6),
      O => \accu_V_23_reg_6775[7]_i_2_n_3\
    );
\accu_V_23_reg_6775[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_23_reg_6775_reg[15]_0\(5),
      I2 => \accu_V_23_reg_6775_reg[15]\(5),
      O => \accu_V_23_reg_6775[7]_i_3_n_3\
    );
\accu_V_23_reg_6775[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_23_reg_6775_reg[15]_0\(4),
      I2 => \accu_V_23_reg_6775_reg[15]\(4),
      O => \accu_V_23_reg_6775[7]_i_4_n_3\
    );
\accu_V_23_reg_6775[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_23_reg_6775_reg[15]_0\(3),
      I2 => \accu_V_23_reg_6775_reg[15]\(3),
      O => \accu_V_23_reg_6775[7]_i_5_n_3\
    );
\accu_V_23_reg_6775[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_23_reg_6775_reg[15]_0\(7),
      I2 => \accu_V_23_reg_6775_reg[15]\(7),
      I3 => \accu_V_23_reg_6775[7]_i_2_n_3\,
      O => \accu_V_23_reg_6775[7]_i_6_n_3\
    );
\accu_V_23_reg_6775[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_23_reg_6775_reg[15]_0\(6),
      I2 => \accu_V_23_reg_6775_reg[15]\(6),
      I3 => \accu_V_23_reg_6775[7]_i_3_n_3\,
      O => \accu_V_23_reg_6775[7]_i_7_n_3\
    );
\accu_V_23_reg_6775[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_23_reg_6775_reg[15]_0\(5),
      I2 => \accu_V_23_reg_6775_reg[15]\(5),
      I3 => \accu_V_23_reg_6775[7]_i_4_n_3\,
      O => \accu_V_23_reg_6775[7]_i_8_n_3\
    );
\accu_V_23_reg_6775[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_23_reg_6775_reg[15]_0\(4),
      I2 => \accu_V_23_reg_6775_reg[15]\(4),
      I3 => \accu_V_23_reg_6775[7]_i_5_n_3\,
      O => \accu_V_23_reg_6775[7]_i_9_n_3\
    );
\accu_V_23_reg_6775_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_23_reg_6775_reg[7]_i_1_n_3\,
      CO(3) => \accu_V_23_reg_6775_reg[11]_i_1_n_3\,
      CO(2) => \accu_V_23_reg_6775_reg[11]_i_1_n_4\,
      CO(1) => \accu_V_23_reg_6775_reg[11]_i_1_n_5\,
      CO(0) => \accu_V_23_reg_6775_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_23_reg_6775[11]_i_2_n_3\,
      DI(2) => \accu_V_23_reg_6775[11]_i_3_n_3\,
      DI(1) => \accu_V_23_reg_6775[11]_i_4_n_3\,
      DI(0) => \accu_V_23_reg_6775[11]_i_5_n_3\,
      O(3 downto 0) => \^d\(11 downto 8),
      S(3) => \accu_V_23_reg_6775[11]_i_6_n_3\,
      S(2) => \accu_V_23_reg_6775[11]_i_7_n_3\,
      S(1) => \accu_V_23_reg_6775[11]_i_8_n_3\,
      S(0) => \accu_V_23_reg_6775[11]_i_9_n_3\
    );
\accu_V_23_reg_6775_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_23_reg_6775_reg[11]_i_1_n_3\,
      CO(3) => \NLW_accu_V_23_reg_6775_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accu_V_23_reg_6775_reg[15]_i_1_n_4\,
      CO(1) => \accu_V_23_reg_6775_reg[15]_i_1_n_5\,
      CO(0) => \accu_V_23_reg_6775_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_23_reg_6775[15]_i_2_n_3\,
      DI(1) => \accu_V_23_reg_6775[15]_i_3_n_3\,
      DI(0) => \accu_V_23_reg_6775[15]_i_4_n_3\,
      O(3 downto 0) => \^d\(15 downto 12),
      S(3) => \accu_V_23_reg_6775[15]_i_5_n_3\,
      S(2) => \accu_V_23_reg_6775[15]_i_6_n_3\,
      S(1) => \accu_V_23_reg_6775[15]_i_7_n_3\,
      S(0) => \accu_V_23_reg_6775[15]_i_8_n_3\
    );
\accu_V_23_reg_6775_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_23_reg_6775_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_23_reg_6775_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_23_reg_6775_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_23_reg_6775_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_23_reg_6775[3]_i_2_n_3\,
      DI(2) => \accu_V_23_reg_6775[3]_i_3_n_3\,
      DI(1) => \accu_V_23_reg_6775[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \accu_V_23_reg_6775[3]_i_5_n_3\,
      S(2) => \accu_V_23_reg_6775[3]_i_6_n_3\,
      S(1) => \accu_V_23_reg_6775[3]_i_7_n_3\,
      S(0) => \accu_V_23_reg_6775[3]_i_8_n_3\
    );
\accu_V_23_reg_6775_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_23_reg_6775_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_23_reg_6775_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_23_reg_6775_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_23_reg_6775_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_23_reg_6775_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_23_reg_6775[7]_i_2_n_3\,
      DI(2) => \accu_V_23_reg_6775[7]_i_3_n_3\,
      DI(1) => \accu_V_23_reg_6775[7]_i_4_n_3\,
      DI(0) => \accu_V_23_reg_6775[7]_i_5_n_3\,
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \accu_V_23_reg_6775[7]_i_6_n_3\,
      S(2) => \accu_V_23_reg_6775[7]_i_7_n_3\,
      S(1) => \accu_V_23_reg_6775[7]_i_8_n_3\,
      S(0) => \accu_V_23_reg_6775[7]_i_9_n_3\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => ap_sig_allocacmp_accu_V_7_load(15),
      C(46) => ap_sig_allocacmp_accu_V_7_load(15),
      C(45) => ap_sig_allocacmp_accu_V_7_load(15),
      C(44) => ap_sig_allocacmp_accu_V_7_load(15),
      C(43) => ap_sig_allocacmp_accu_V_7_load(15),
      C(42) => ap_sig_allocacmp_accu_V_7_load(15),
      C(41) => ap_sig_allocacmp_accu_V_7_load(15),
      C(40) => ap_sig_allocacmp_accu_V_7_load(15),
      C(39) => ap_sig_allocacmp_accu_V_7_load(15),
      C(38) => ap_sig_allocacmp_accu_V_7_load(15),
      C(37) => ap_sig_allocacmp_accu_V_7_load(15),
      C(36) => ap_sig_allocacmp_accu_V_7_load(15),
      C(35) => ap_sig_allocacmp_accu_V_7_load(15),
      C(34) => ap_sig_allocacmp_accu_V_7_load(15),
      C(33) => ap_sig_allocacmp_accu_V_7_load(15),
      C(32) => ap_sig_allocacmp_accu_V_7_load(15),
      C(31) => ap_sig_allocacmp_accu_V_7_load(15),
      C(30) => ap_sig_allocacmp_accu_V_7_load(15),
      C(29) => ap_sig_allocacmp_accu_V_7_load(15),
      C(28) => ap_sig_allocacmp_accu_V_7_load(15),
      C(27) => ap_sig_allocacmp_accu_V_7_load(15),
      C(26) => ap_sig_allocacmp_accu_V_7_load(15),
      C(25) => ap_sig_allocacmp_accu_V_7_load(15),
      C(24) => ap_sig_allocacmp_accu_V_7_load(15),
      C(23) => ap_sig_allocacmp_accu_V_7_load(15),
      C(22) => ap_sig_allocacmp_accu_V_7_load(15),
      C(21) => ap_sig_allocacmp_accu_V_7_load(15),
      C(20) => ap_sig_allocacmp_accu_V_7_load(15),
      C(19) => ap_sig_allocacmp_accu_V_7_load(15),
      C(18) => ap_sig_allocacmp_accu_V_7_load(15),
      C(17) => ap_sig_allocacmp_accu_V_7_load(15),
      C(16) => ap_sig_allocacmp_accu_V_7_load(15),
      C(15 downto 0) => ap_sig_allocacmp_accu_V_7_load(15 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter3_fsm147_out,
      CEA2 => \^ap_cs_iter3_fsm_reg[1]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter3_fsm147_out,
      CEB2 => \^ap_cs_iter3_fsm_reg[1]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_cs_iter3_fsm_reg[1]\,
      CEP => \^ap_cs_iter3_fsm_reg[1]\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => OPMODE(0),
      OPMODE(4) => OPMODE(0),
      OPMODE(3 downto 0) => B"0101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_5(6),
      I1 => p_reg_reg_6,
      I2 => \^d\(6),
      O => ap_sig_allocacmp_accu_V_7_load(6)
    );
\p_reg_reg_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_5(5),
      I1 => p_reg_reg_6,
      I2 => \^d\(5),
      O => ap_sig_allocacmp_accu_V_7_load(5)
    );
\p_reg_reg_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_5(4),
      I1 => p_reg_reg_6,
      I2 => \^d\(4),
      O => ap_sig_allocacmp_accu_V_7_load(4)
    );
p_reg_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_5(3),
      I1 => p_reg_reg_6,
      I2 => \^d\(3),
      O => ap_sig_allocacmp_accu_V_7_load(3)
    );
p_reg_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_5(2),
      I1 => p_reg_reg_6,
      I2 => \^d\(2),
      O => ap_sig_allocacmp_accu_V_7_load(2)
    );
p_reg_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_5(1),
      I1 => p_reg_reg_6,
      I2 => \^d\(1),
      O => ap_sig_allocacmp_accu_V_7_load(1)
    );
p_reg_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_5(0),
      I1 => p_reg_reg_6,
      I2 => \^d\(0),
      O => ap_sig_allocacmp_accu_V_7_load(0)
    );
\p_reg_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => p_reg_reg_0(0),
      I1 => p_reg_reg_1(0),
      I2 => p_reg_reg_2(0),
      I3 => p_reg_reg_3,
      I4 => p_reg_reg_4(0),
      O => \^ap_cs_iter3_fsm_reg[1]\
    );
\p_reg_reg_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_5(15),
      I1 => p_reg_reg_6,
      I2 => \^d\(15),
      O => ap_sig_allocacmp_accu_V_7_load(15)
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_5(14),
      I1 => p_reg_reg_6,
      I2 => \^d\(14),
      O => ap_sig_allocacmp_accu_V_7_load(14)
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_5(13),
      I1 => p_reg_reg_6,
      I2 => \^d\(13),
      O => ap_sig_allocacmp_accu_V_7_load(13)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_5(12),
      I1 => p_reg_reg_6,
      I2 => \^d\(12),
      O => ap_sig_allocacmp_accu_V_7_load(12)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_5(11),
      I1 => p_reg_reg_6,
      I2 => \^d\(11),
      O => ap_sig_allocacmp_accu_V_7_load(11)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_5(10),
      I1 => p_reg_reg_6,
      I2 => \^d\(10),
      O => ap_sig_allocacmp_accu_V_7_load(10)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_5(9),
      I1 => p_reg_reg_6,
      I2 => \^d\(9),
      O => ap_sig_allocacmp_accu_V_7_load(9)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_5(8),
      I1 => p_reg_reg_6,
      I2 => \^d\(8),
      O => ap_sig_allocacmp_accu_V_7_load(8)
    );
\p_reg_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_5(7),
      I1 => p_reg_reg_6,
      I2 => \^d\(7),
      O => ap_sig_allocacmp_accu_V_7_load(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_68 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    grp_fu_5285_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accu_V_22_reg_6764_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_22_reg_6764_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_68 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_68;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_68 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_V_22_reg_6764[11]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[11]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[11]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[11]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[11]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[11]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[11]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[11]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[15]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[15]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[15]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[15]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[15]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[15]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[15]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_22_reg_6764_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_22_reg_6764_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_22_reg_6764_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_22_reg_6764_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_22_reg_6764_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_22_reg_6764_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_22_reg_6764_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_22_reg_6764_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_22_reg_6764_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_22_reg_6764_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_22_reg_6764_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_22_reg_6764_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal ap_sig_allocacmp_accu_V_6_load : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accu_V_22_reg_6764_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \accu_V_22_reg_6764[11]_i_2\ : label is "lutpair76";
  attribute HLUTNM of \accu_V_22_reg_6764[11]_i_3\ : label is "lutpair75";
  attribute HLUTNM of \accu_V_22_reg_6764[11]_i_4\ : label is "lutpair74";
  attribute HLUTNM of \accu_V_22_reg_6764[11]_i_5\ : label is "lutpair73";
  attribute HLUTNM of \accu_V_22_reg_6764[11]_i_7\ : label is "lutpair76";
  attribute HLUTNM of \accu_V_22_reg_6764[11]_i_8\ : label is "lutpair75";
  attribute HLUTNM of \accu_V_22_reg_6764[11]_i_9\ : label is "lutpair74";
  attribute HLUTNM of \accu_V_22_reg_6764[3]_i_2\ : label is "lutpair68";
  attribute HLUTNM of \accu_V_22_reg_6764[3]_i_3\ : label is "lutpair67";
  attribute HLUTNM of \accu_V_22_reg_6764[3]_i_4\ : label is "lutpair66";
  attribute HLUTNM of \accu_V_22_reg_6764[3]_i_5\ : label is "lutpair69";
  attribute HLUTNM of \accu_V_22_reg_6764[3]_i_6\ : label is "lutpair68";
  attribute HLUTNM of \accu_V_22_reg_6764[3]_i_7\ : label is "lutpair67";
  attribute HLUTNM of \accu_V_22_reg_6764[3]_i_8\ : label is "lutpair66";
  attribute HLUTNM of \accu_V_22_reg_6764[7]_i_2\ : label is "lutpair72";
  attribute HLUTNM of \accu_V_22_reg_6764[7]_i_3\ : label is "lutpair71";
  attribute HLUTNM of \accu_V_22_reg_6764[7]_i_4\ : label is "lutpair70";
  attribute HLUTNM of \accu_V_22_reg_6764[7]_i_5\ : label is "lutpair69";
  attribute HLUTNM of \accu_V_22_reg_6764[7]_i_6\ : label is "lutpair73";
  attribute HLUTNM of \accu_V_22_reg_6764[7]_i_7\ : label is "lutpair72";
  attribute HLUTNM of \accu_V_22_reg_6764[7]_i_8\ : label is "lutpair71";
  attribute HLUTNM of \accu_V_22_reg_6764[7]_i_9\ : label is "lutpair70";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_V_22_reg_6764_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_22_reg_6764_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_22_reg_6764_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_22_reg_6764_reg[7]_i_1\ : label is 35;
begin
  D(15 downto 0) <= \^d\(15 downto 0);
\accu_V_22_reg_6764[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_22_reg_6764_reg[15]_0\(10),
      I2 => \accu_V_22_reg_6764_reg[15]\(10),
      O => \accu_V_22_reg_6764[11]_i_2_n_3\
    );
\accu_V_22_reg_6764[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_22_reg_6764_reg[15]_0\(9),
      I2 => \accu_V_22_reg_6764_reg[15]\(9),
      O => \accu_V_22_reg_6764[11]_i_3_n_3\
    );
\accu_V_22_reg_6764[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_22_reg_6764_reg[15]_0\(8),
      I2 => \accu_V_22_reg_6764_reg[15]\(8),
      O => \accu_V_22_reg_6764[11]_i_4_n_3\
    );
\accu_V_22_reg_6764[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_22_reg_6764_reg[15]_0\(7),
      I2 => \accu_V_22_reg_6764_reg[15]\(7),
      O => \accu_V_22_reg_6764[11]_i_5_n_3\
    );
\accu_V_22_reg_6764[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_22_reg_6764[11]_i_2_n_3\,
      I1 => p_reg_reg_n_97,
      I2 => \accu_V_22_reg_6764_reg[15]_0\(11),
      I3 => \accu_V_22_reg_6764_reg[15]\(11),
      O => \accu_V_22_reg_6764[11]_i_6_n_3\
    );
\accu_V_22_reg_6764[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_22_reg_6764_reg[15]_0\(10),
      I2 => \accu_V_22_reg_6764_reg[15]\(10),
      I3 => \accu_V_22_reg_6764[11]_i_3_n_3\,
      O => \accu_V_22_reg_6764[11]_i_7_n_3\
    );
\accu_V_22_reg_6764[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_22_reg_6764_reg[15]_0\(9),
      I2 => \accu_V_22_reg_6764_reg[15]\(9),
      I3 => \accu_V_22_reg_6764[11]_i_4_n_3\,
      O => \accu_V_22_reg_6764[11]_i_8_n_3\
    );
\accu_V_22_reg_6764[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_22_reg_6764_reg[15]_0\(8),
      I2 => \accu_V_22_reg_6764_reg[15]\(8),
      I3 => \accu_V_22_reg_6764[11]_i_5_n_3\,
      O => \accu_V_22_reg_6764[11]_i_9_n_3\
    );
\accu_V_22_reg_6764[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_reg_n_94,
      O => \accu_V_22_reg_6764[15]_i_2_n_3\
    );
\accu_V_22_reg_6764[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \accu_V_22_reg_6764_reg[15]_0\(12),
      I1 => \accu_V_22_reg_6764_reg[15]\(12),
      I2 => p_reg_reg_n_96,
      O => \accu_V_22_reg_6764[15]_i_3_n_3\
    );
\accu_V_22_reg_6764[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_22_reg_6764_reg[15]\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_22_reg_6764_reg[15]_0\(12),
      O => \accu_V_22_reg_6764[15]_i_4_n_3\
    );
\accu_V_22_reg_6764[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => p_reg_reg_n_93,
      O => \accu_V_22_reg_6764[15]_i_5_n_3\
    );
\accu_V_22_reg_6764[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF0B40F4"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \accu_V_22_reg_6764_reg[15]\(12),
      I2 => \accu_V_22_reg_6764_reg[15]_0\(13),
      I3 => p_reg_reg_n_95,
      I4 => p_reg_reg_n_94,
      O => \accu_V_22_reg_6764[15]_i_6_n_3\
    );
\accu_V_22_reg_6764[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \accu_V_22_reg_6764[15]_i_3_n_3\,
      I1 => p_reg_reg_n_95,
      I2 => \accu_V_22_reg_6764_reg[15]_0\(13),
      I3 => \accu_V_22_reg_6764_reg[15]\(12),
      I4 => p_reg_reg_n_96,
      O => \accu_V_22_reg_6764[15]_i_7_n_3\
    );
\accu_V_22_reg_6764[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \accu_V_22_reg_6764_reg[15]_0\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_22_reg_6764_reg[15]\(12),
      I3 => \accu_V_22_reg_6764_reg[15]\(11),
      I4 => \accu_V_22_reg_6764_reg[15]_0\(11),
      I5 => p_reg_reg_n_97,
      O => \accu_V_22_reg_6764[15]_i_8_n_3\
    );
\accu_V_22_reg_6764[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_22_reg_6764_reg[15]_0\(2),
      I2 => \accu_V_22_reg_6764_reg[15]\(2),
      O => \accu_V_22_reg_6764[3]_i_2_n_3\
    );
\accu_V_22_reg_6764[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_22_reg_6764_reg[15]_0\(1),
      I2 => \accu_V_22_reg_6764_reg[15]\(1),
      O => \accu_V_22_reg_6764[3]_i_3_n_3\
    );
\accu_V_22_reg_6764[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_22_reg_6764_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_22_reg_6764_reg[15]\(0),
      O => \accu_V_22_reg_6764[3]_i_4_n_3\
    );
\accu_V_22_reg_6764[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_22_reg_6764_reg[15]_0\(3),
      I2 => \accu_V_22_reg_6764_reg[15]\(3),
      I3 => \accu_V_22_reg_6764[3]_i_2_n_3\,
      O => \accu_V_22_reg_6764[3]_i_5_n_3\
    );
\accu_V_22_reg_6764[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_22_reg_6764_reg[15]_0\(2),
      I2 => \accu_V_22_reg_6764_reg[15]\(2),
      I3 => \accu_V_22_reg_6764[3]_i_3_n_3\,
      O => \accu_V_22_reg_6764[3]_i_6_n_3\
    );
\accu_V_22_reg_6764[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_22_reg_6764_reg[15]_0\(1),
      I2 => \accu_V_22_reg_6764_reg[15]\(1),
      I3 => \accu_V_22_reg_6764[3]_i_4_n_3\,
      O => \accu_V_22_reg_6764[3]_i_7_n_3\
    );
\accu_V_22_reg_6764[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_22_reg_6764_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_22_reg_6764_reg[15]\(0),
      O => \accu_V_22_reg_6764[3]_i_8_n_3\
    );
\accu_V_22_reg_6764[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_22_reg_6764_reg[15]_0\(6),
      I2 => \accu_V_22_reg_6764_reg[15]\(6),
      O => \accu_V_22_reg_6764[7]_i_2_n_3\
    );
\accu_V_22_reg_6764[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_22_reg_6764_reg[15]_0\(5),
      I2 => \accu_V_22_reg_6764_reg[15]\(5),
      O => \accu_V_22_reg_6764[7]_i_3_n_3\
    );
\accu_V_22_reg_6764[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_22_reg_6764_reg[15]_0\(4),
      I2 => \accu_V_22_reg_6764_reg[15]\(4),
      O => \accu_V_22_reg_6764[7]_i_4_n_3\
    );
\accu_V_22_reg_6764[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_22_reg_6764_reg[15]_0\(3),
      I2 => \accu_V_22_reg_6764_reg[15]\(3),
      O => \accu_V_22_reg_6764[7]_i_5_n_3\
    );
\accu_V_22_reg_6764[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_22_reg_6764_reg[15]_0\(7),
      I2 => \accu_V_22_reg_6764_reg[15]\(7),
      I3 => \accu_V_22_reg_6764[7]_i_2_n_3\,
      O => \accu_V_22_reg_6764[7]_i_6_n_3\
    );
\accu_V_22_reg_6764[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_22_reg_6764_reg[15]_0\(6),
      I2 => \accu_V_22_reg_6764_reg[15]\(6),
      I3 => \accu_V_22_reg_6764[7]_i_3_n_3\,
      O => \accu_V_22_reg_6764[7]_i_7_n_3\
    );
\accu_V_22_reg_6764[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_22_reg_6764_reg[15]_0\(5),
      I2 => \accu_V_22_reg_6764_reg[15]\(5),
      I3 => \accu_V_22_reg_6764[7]_i_4_n_3\,
      O => \accu_V_22_reg_6764[7]_i_8_n_3\
    );
\accu_V_22_reg_6764[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_22_reg_6764_reg[15]_0\(4),
      I2 => \accu_V_22_reg_6764_reg[15]\(4),
      I3 => \accu_V_22_reg_6764[7]_i_5_n_3\,
      O => \accu_V_22_reg_6764[7]_i_9_n_3\
    );
\accu_V_22_reg_6764_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_22_reg_6764_reg[7]_i_1_n_3\,
      CO(3) => \accu_V_22_reg_6764_reg[11]_i_1_n_3\,
      CO(2) => \accu_V_22_reg_6764_reg[11]_i_1_n_4\,
      CO(1) => \accu_V_22_reg_6764_reg[11]_i_1_n_5\,
      CO(0) => \accu_V_22_reg_6764_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_22_reg_6764[11]_i_2_n_3\,
      DI(2) => \accu_V_22_reg_6764[11]_i_3_n_3\,
      DI(1) => \accu_V_22_reg_6764[11]_i_4_n_3\,
      DI(0) => \accu_V_22_reg_6764[11]_i_5_n_3\,
      O(3 downto 0) => \^d\(11 downto 8),
      S(3) => \accu_V_22_reg_6764[11]_i_6_n_3\,
      S(2) => \accu_V_22_reg_6764[11]_i_7_n_3\,
      S(1) => \accu_V_22_reg_6764[11]_i_8_n_3\,
      S(0) => \accu_V_22_reg_6764[11]_i_9_n_3\
    );
\accu_V_22_reg_6764_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_22_reg_6764_reg[11]_i_1_n_3\,
      CO(3) => \NLW_accu_V_22_reg_6764_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accu_V_22_reg_6764_reg[15]_i_1_n_4\,
      CO(1) => \accu_V_22_reg_6764_reg[15]_i_1_n_5\,
      CO(0) => \accu_V_22_reg_6764_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_22_reg_6764[15]_i_2_n_3\,
      DI(1) => \accu_V_22_reg_6764[15]_i_3_n_3\,
      DI(0) => \accu_V_22_reg_6764[15]_i_4_n_3\,
      O(3 downto 0) => \^d\(15 downto 12),
      S(3) => \accu_V_22_reg_6764[15]_i_5_n_3\,
      S(2) => \accu_V_22_reg_6764[15]_i_6_n_3\,
      S(1) => \accu_V_22_reg_6764[15]_i_7_n_3\,
      S(0) => \accu_V_22_reg_6764[15]_i_8_n_3\
    );
\accu_V_22_reg_6764_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_22_reg_6764_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_22_reg_6764_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_22_reg_6764_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_22_reg_6764_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_22_reg_6764[3]_i_2_n_3\,
      DI(2) => \accu_V_22_reg_6764[3]_i_3_n_3\,
      DI(1) => \accu_V_22_reg_6764[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \accu_V_22_reg_6764[3]_i_5_n_3\,
      S(2) => \accu_V_22_reg_6764[3]_i_6_n_3\,
      S(1) => \accu_V_22_reg_6764[3]_i_7_n_3\,
      S(0) => \accu_V_22_reg_6764[3]_i_8_n_3\
    );
\accu_V_22_reg_6764_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_22_reg_6764_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_22_reg_6764_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_22_reg_6764_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_22_reg_6764_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_22_reg_6764_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_22_reg_6764[7]_i_2_n_3\,
      DI(2) => \accu_V_22_reg_6764[7]_i_3_n_3\,
      DI(1) => \accu_V_22_reg_6764[7]_i_4_n_3\,
      DI(0) => \accu_V_22_reg_6764[7]_i_5_n_3\,
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \accu_V_22_reg_6764[7]_i_6_n_3\,
      S(2) => \accu_V_22_reg_6764[7]_i_7_n_3\,
      S(1) => \accu_V_22_reg_6764[7]_i_8_n_3\,
      S(0) => \accu_V_22_reg_6764[7]_i_9_n_3\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => ap_sig_allocacmp_accu_V_6_load(15),
      C(46) => ap_sig_allocacmp_accu_V_6_load(15),
      C(45) => ap_sig_allocacmp_accu_V_6_load(15),
      C(44) => ap_sig_allocacmp_accu_V_6_load(15),
      C(43) => ap_sig_allocacmp_accu_V_6_load(15),
      C(42) => ap_sig_allocacmp_accu_V_6_load(15),
      C(41) => ap_sig_allocacmp_accu_V_6_load(15),
      C(40) => ap_sig_allocacmp_accu_V_6_load(15),
      C(39) => ap_sig_allocacmp_accu_V_6_load(15),
      C(38) => ap_sig_allocacmp_accu_V_6_load(15),
      C(37) => ap_sig_allocacmp_accu_V_6_load(15),
      C(36) => ap_sig_allocacmp_accu_V_6_load(15),
      C(35) => ap_sig_allocacmp_accu_V_6_load(15),
      C(34) => ap_sig_allocacmp_accu_V_6_load(15),
      C(33) => ap_sig_allocacmp_accu_V_6_load(15),
      C(32) => ap_sig_allocacmp_accu_V_6_load(15),
      C(31) => ap_sig_allocacmp_accu_V_6_load(15),
      C(30) => ap_sig_allocacmp_accu_V_6_load(15),
      C(29) => ap_sig_allocacmp_accu_V_6_load(15),
      C(28) => ap_sig_allocacmp_accu_V_6_load(15),
      C(27) => ap_sig_allocacmp_accu_V_6_load(15),
      C(26) => ap_sig_allocacmp_accu_V_6_load(15),
      C(25) => ap_sig_allocacmp_accu_V_6_load(15),
      C(24) => ap_sig_allocacmp_accu_V_6_load(15),
      C(23) => ap_sig_allocacmp_accu_V_6_load(15),
      C(22) => ap_sig_allocacmp_accu_V_6_load(15),
      C(21) => ap_sig_allocacmp_accu_V_6_load(15),
      C(20) => ap_sig_allocacmp_accu_V_6_load(15),
      C(19) => ap_sig_allocacmp_accu_V_6_load(15),
      C(18) => ap_sig_allocacmp_accu_V_6_load(15),
      C(17) => ap_sig_allocacmp_accu_V_6_load(15),
      C(16) => ap_sig_allocacmp_accu_V_6_load(15),
      C(15 downto 0) => ap_sig_allocacmp_accu_V_6_load(15 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter3_fsm147_out,
      CEA2 => grp_fu_5285_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter3_fsm147_out,
      CEB2 => grp_fu_5285_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_5285_ce,
      CEP => grp_fu_5285_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => OPMODE(0),
      OPMODE(4) => OPMODE(0),
      OPMODE(3 downto 0) => B"0101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(6),
      I1 => p_reg_reg_1,
      I2 => \^d\(6),
      O => ap_sig_allocacmp_accu_V_6_load(6)
    );
\p_reg_reg_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_1,
      I2 => \^d\(5),
      O => ap_sig_allocacmp_accu_V_6_load(5)
    );
\p_reg_reg_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_1,
      I2 => \^d\(4),
      O => ap_sig_allocacmp_accu_V_6_load(4)
    );
\p_reg_reg_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(3),
      I1 => p_reg_reg_1,
      I2 => \^d\(3),
      O => ap_sig_allocacmp_accu_V_6_load(3)
    );
\p_reg_reg_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(2),
      I1 => p_reg_reg_1,
      I2 => \^d\(2),
      O => ap_sig_allocacmp_accu_V_6_load(2)
    );
\p_reg_reg_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_1,
      I2 => \^d\(1),
      O => ap_sig_allocacmp_accu_V_6_load(1)
    );
\p_reg_reg_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(0),
      I1 => p_reg_reg_1,
      I2 => \^d\(0),
      O => ap_sig_allocacmp_accu_V_6_load(0)
    );
\p_reg_reg_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(15),
      I1 => p_reg_reg_1,
      I2 => \^d\(15),
      O => ap_sig_allocacmp_accu_V_6_load(15)
    );
\p_reg_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(14),
      I1 => p_reg_reg_1,
      I2 => \^d\(14),
      O => ap_sig_allocacmp_accu_V_6_load(14)
    );
\p_reg_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(13),
      I1 => p_reg_reg_1,
      I2 => \^d\(13),
      O => ap_sig_allocacmp_accu_V_6_load(13)
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(12),
      I1 => p_reg_reg_1,
      I2 => \^d\(12),
      O => ap_sig_allocacmp_accu_V_6_load(12)
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(11),
      I1 => p_reg_reg_1,
      I2 => \^d\(11),
      O => ap_sig_allocacmp_accu_V_6_load(11)
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(10),
      I1 => p_reg_reg_1,
      I2 => \^d\(10),
      O => ap_sig_allocacmp_accu_V_6_load(10)
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(9),
      I1 => p_reg_reg_1,
      I2 => \^d\(9),
      O => ap_sig_allocacmp_accu_V_6_load(9)
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(8),
      I1 => p_reg_reg_1,
      I2 => \^d\(8),
      O => ap_sig_allocacmp_accu_V_6_load(8)
    );
\p_reg_reg_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(7),
      I1 => p_reg_reg_1,
      I2 => \^d\(7),
      O => ap_sig_allocacmp_accu_V_6_load(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_69 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    grp_fu_5285_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accu_V_21_reg_6753_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_21_reg_6753_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_69 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_69;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_69 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_V_21_reg_6753[11]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[11]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[11]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[11]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[11]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[11]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[11]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[11]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[15]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[15]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[15]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[15]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[15]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[15]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[15]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_21_reg_6753_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_21_reg_6753_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_21_reg_6753_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_21_reg_6753_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_21_reg_6753_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_21_reg_6753_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_21_reg_6753_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_21_reg_6753_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_21_reg_6753_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_21_reg_6753_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_21_reg_6753_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_21_reg_6753_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal ap_sig_allocacmp_accu_V_5_load : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accu_V_21_reg_6753_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \accu_V_21_reg_6753[11]_i_2\ : label is "lutpair65";
  attribute HLUTNM of \accu_V_21_reg_6753[11]_i_3\ : label is "lutpair64";
  attribute HLUTNM of \accu_V_21_reg_6753[11]_i_4\ : label is "lutpair63";
  attribute HLUTNM of \accu_V_21_reg_6753[11]_i_5\ : label is "lutpair62";
  attribute HLUTNM of \accu_V_21_reg_6753[11]_i_7\ : label is "lutpair65";
  attribute HLUTNM of \accu_V_21_reg_6753[11]_i_8\ : label is "lutpair64";
  attribute HLUTNM of \accu_V_21_reg_6753[11]_i_9\ : label is "lutpair63";
  attribute HLUTNM of \accu_V_21_reg_6753[3]_i_2\ : label is "lutpair57";
  attribute HLUTNM of \accu_V_21_reg_6753[3]_i_3\ : label is "lutpair56";
  attribute HLUTNM of \accu_V_21_reg_6753[3]_i_4\ : label is "lutpair55";
  attribute HLUTNM of \accu_V_21_reg_6753[3]_i_5\ : label is "lutpair58";
  attribute HLUTNM of \accu_V_21_reg_6753[3]_i_6\ : label is "lutpair57";
  attribute HLUTNM of \accu_V_21_reg_6753[3]_i_7\ : label is "lutpair56";
  attribute HLUTNM of \accu_V_21_reg_6753[3]_i_8\ : label is "lutpair55";
  attribute HLUTNM of \accu_V_21_reg_6753[7]_i_2\ : label is "lutpair61";
  attribute HLUTNM of \accu_V_21_reg_6753[7]_i_3\ : label is "lutpair60";
  attribute HLUTNM of \accu_V_21_reg_6753[7]_i_4\ : label is "lutpair59";
  attribute HLUTNM of \accu_V_21_reg_6753[7]_i_5\ : label is "lutpair58";
  attribute HLUTNM of \accu_V_21_reg_6753[7]_i_6\ : label is "lutpair62";
  attribute HLUTNM of \accu_V_21_reg_6753[7]_i_7\ : label is "lutpair61";
  attribute HLUTNM of \accu_V_21_reg_6753[7]_i_8\ : label is "lutpair60";
  attribute HLUTNM of \accu_V_21_reg_6753[7]_i_9\ : label is "lutpair59";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_V_21_reg_6753_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_21_reg_6753_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_21_reg_6753_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_21_reg_6753_reg[7]_i_1\ : label is 35;
begin
  D(15 downto 0) <= \^d\(15 downto 0);
\accu_V_21_reg_6753[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_21_reg_6753_reg[15]_0\(10),
      I2 => \accu_V_21_reg_6753_reg[15]\(10),
      O => \accu_V_21_reg_6753[11]_i_2_n_3\
    );
\accu_V_21_reg_6753[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_21_reg_6753_reg[15]_0\(9),
      I2 => \accu_V_21_reg_6753_reg[15]\(9),
      O => \accu_V_21_reg_6753[11]_i_3_n_3\
    );
\accu_V_21_reg_6753[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_21_reg_6753_reg[15]_0\(8),
      I2 => \accu_V_21_reg_6753_reg[15]\(8),
      O => \accu_V_21_reg_6753[11]_i_4_n_3\
    );
\accu_V_21_reg_6753[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_21_reg_6753_reg[15]_0\(7),
      I2 => \accu_V_21_reg_6753_reg[15]\(7),
      O => \accu_V_21_reg_6753[11]_i_5_n_3\
    );
\accu_V_21_reg_6753[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_21_reg_6753[11]_i_2_n_3\,
      I1 => p_reg_reg_n_97,
      I2 => \accu_V_21_reg_6753_reg[15]_0\(11),
      I3 => \accu_V_21_reg_6753_reg[15]\(11),
      O => \accu_V_21_reg_6753[11]_i_6_n_3\
    );
\accu_V_21_reg_6753[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_21_reg_6753_reg[15]_0\(10),
      I2 => \accu_V_21_reg_6753_reg[15]\(10),
      I3 => \accu_V_21_reg_6753[11]_i_3_n_3\,
      O => \accu_V_21_reg_6753[11]_i_7_n_3\
    );
\accu_V_21_reg_6753[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_21_reg_6753_reg[15]_0\(9),
      I2 => \accu_V_21_reg_6753_reg[15]\(9),
      I3 => \accu_V_21_reg_6753[11]_i_4_n_3\,
      O => \accu_V_21_reg_6753[11]_i_8_n_3\
    );
\accu_V_21_reg_6753[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_21_reg_6753_reg[15]_0\(8),
      I2 => \accu_V_21_reg_6753_reg[15]\(8),
      I3 => \accu_V_21_reg_6753[11]_i_5_n_3\,
      O => \accu_V_21_reg_6753[11]_i_9_n_3\
    );
\accu_V_21_reg_6753[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_reg_n_94,
      O => \accu_V_21_reg_6753[15]_i_2_n_3\
    );
\accu_V_21_reg_6753[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \accu_V_21_reg_6753_reg[15]_0\(12),
      I1 => \accu_V_21_reg_6753_reg[15]\(12),
      I2 => p_reg_reg_n_96,
      O => \accu_V_21_reg_6753[15]_i_3_n_3\
    );
\accu_V_21_reg_6753[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_21_reg_6753_reg[15]\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_21_reg_6753_reg[15]_0\(12),
      O => \accu_V_21_reg_6753[15]_i_4_n_3\
    );
\accu_V_21_reg_6753[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => p_reg_reg_n_93,
      O => \accu_V_21_reg_6753[15]_i_5_n_3\
    );
\accu_V_21_reg_6753[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF0B40F4"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \accu_V_21_reg_6753_reg[15]\(12),
      I2 => \accu_V_21_reg_6753_reg[15]_0\(13),
      I3 => p_reg_reg_n_95,
      I4 => p_reg_reg_n_94,
      O => \accu_V_21_reg_6753[15]_i_6_n_3\
    );
\accu_V_21_reg_6753[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \accu_V_21_reg_6753[15]_i_3_n_3\,
      I1 => p_reg_reg_n_95,
      I2 => \accu_V_21_reg_6753_reg[15]_0\(13),
      I3 => \accu_V_21_reg_6753_reg[15]\(12),
      I4 => p_reg_reg_n_96,
      O => \accu_V_21_reg_6753[15]_i_7_n_3\
    );
\accu_V_21_reg_6753[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \accu_V_21_reg_6753_reg[15]_0\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_21_reg_6753_reg[15]\(12),
      I3 => \accu_V_21_reg_6753_reg[15]\(11),
      I4 => \accu_V_21_reg_6753_reg[15]_0\(11),
      I5 => p_reg_reg_n_97,
      O => \accu_V_21_reg_6753[15]_i_8_n_3\
    );
\accu_V_21_reg_6753[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_21_reg_6753_reg[15]_0\(2),
      I2 => \accu_V_21_reg_6753_reg[15]\(2),
      O => \accu_V_21_reg_6753[3]_i_2_n_3\
    );
\accu_V_21_reg_6753[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_21_reg_6753_reg[15]_0\(1),
      I2 => \accu_V_21_reg_6753_reg[15]\(1),
      O => \accu_V_21_reg_6753[3]_i_3_n_3\
    );
\accu_V_21_reg_6753[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_21_reg_6753_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_21_reg_6753_reg[15]\(0),
      O => \accu_V_21_reg_6753[3]_i_4_n_3\
    );
\accu_V_21_reg_6753[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_21_reg_6753_reg[15]_0\(3),
      I2 => \accu_V_21_reg_6753_reg[15]\(3),
      I3 => \accu_V_21_reg_6753[3]_i_2_n_3\,
      O => \accu_V_21_reg_6753[3]_i_5_n_3\
    );
\accu_V_21_reg_6753[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_21_reg_6753_reg[15]_0\(2),
      I2 => \accu_V_21_reg_6753_reg[15]\(2),
      I3 => \accu_V_21_reg_6753[3]_i_3_n_3\,
      O => \accu_V_21_reg_6753[3]_i_6_n_3\
    );
\accu_V_21_reg_6753[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_21_reg_6753_reg[15]_0\(1),
      I2 => \accu_V_21_reg_6753_reg[15]\(1),
      I3 => \accu_V_21_reg_6753[3]_i_4_n_3\,
      O => \accu_V_21_reg_6753[3]_i_7_n_3\
    );
\accu_V_21_reg_6753[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_21_reg_6753_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_21_reg_6753_reg[15]\(0),
      O => \accu_V_21_reg_6753[3]_i_8_n_3\
    );
\accu_V_21_reg_6753[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_21_reg_6753_reg[15]_0\(6),
      I2 => \accu_V_21_reg_6753_reg[15]\(6),
      O => \accu_V_21_reg_6753[7]_i_2_n_3\
    );
\accu_V_21_reg_6753[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_21_reg_6753_reg[15]_0\(5),
      I2 => \accu_V_21_reg_6753_reg[15]\(5),
      O => \accu_V_21_reg_6753[7]_i_3_n_3\
    );
\accu_V_21_reg_6753[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_21_reg_6753_reg[15]_0\(4),
      I2 => \accu_V_21_reg_6753_reg[15]\(4),
      O => \accu_V_21_reg_6753[7]_i_4_n_3\
    );
\accu_V_21_reg_6753[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_21_reg_6753_reg[15]_0\(3),
      I2 => \accu_V_21_reg_6753_reg[15]\(3),
      O => \accu_V_21_reg_6753[7]_i_5_n_3\
    );
\accu_V_21_reg_6753[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_21_reg_6753_reg[15]_0\(7),
      I2 => \accu_V_21_reg_6753_reg[15]\(7),
      I3 => \accu_V_21_reg_6753[7]_i_2_n_3\,
      O => \accu_V_21_reg_6753[7]_i_6_n_3\
    );
\accu_V_21_reg_6753[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_21_reg_6753_reg[15]_0\(6),
      I2 => \accu_V_21_reg_6753_reg[15]\(6),
      I3 => \accu_V_21_reg_6753[7]_i_3_n_3\,
      O => \accu_V_21_reg_6753[7]_i_7_n_3\
    );
\accu_V_21_reg_6753[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_21_reg_6753_reg[15]_0\(5),
      I2 => \accu_V_21_reg_6753_reg[15]\(5),
      I3 => \accu_V_21_reg_6753[7]_i_4_n_3\,
      O => \accu_V_21_reg_6753[7]_i_8_n_3\
    );
\accu_V_21_reg_6753[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_21_reg_6753_reg[15]_0\(4),
      I2 => \accu_V_21_reg_6753_reg[15]\(4),
      I3 => \accu_V_21_reg_6753[7]_i_5_n_3\,
      O => \accu_V_21_reg_6753[7]_i_9_n_3\
    );
\accu_V_21_reg_6753_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_21_reg_6753_reg[7]_i_1_n_3\,
      CO(3) => \accu_V_21_reg_6753_reg[11]_i_1_n_3\,
      CO(2) => \accu_V_21_reg_6753_reg[11]_i_1_n_4\,
      CO(1) => \accu_V_21_reg_6753_reg[11]_i_1_n_5\,
      CO(0) => \accu_V_21_reg_6753_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_21_reg_6753[11]_i_2_n_3\,
      DI(2) => \accu_V_21_reg_6753[11]_i_3_n_3\,
      DI(1) => \accu_V_21_reg_6753[11]_i_4_n_3\,
      DI(0) => \accu_V_21_reg_6753[11]_i_5_n_3\,
      O(3 downto 0) => \^d\(11 downto 8),
      S(3) => \accu_V_21_reg_6753[11]_i_6_n_3\,
      S(2) => \accu_V_21_reg_6753[11]_i_7_n_3\,
      S(1) => \accu_V_21_reg_6753[11]_i_8_n_3\,
      S(0) => \accu_V_21_reg_6753[11]_i_9_n_3\
    );
\accu_V_21_reg_6753_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_21_reg_6753_reg[11]_i_1_n_3\,
      CO(3) => \NLW_accu_V_21_reg_6753_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accu_V_21_reg_6753_reg[15]_i_1_n_4\,
      CO(1) => \accu_V_21_reg_6753_reg[15]_i_1_n_5\,
      CO(0) => \accu_V_21_reg_6753_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_21_reg_6753[15]_i_2_n_3\,
      DI(1) => \accu_V_21_reg_6753[15]_i_3_n_3\,
      DI(0) => \accu_V_21_reg_6753[15]_i_4_n_3\,
      O(3 downto 0) => \^d\(15 downto 12),
      S(3) => \accu_V_21_reg_6753[15]_i_5_n_3\,
      S(2) => \accu_V_21_reg_6753[15]_i_6_n_3\,
      S(1) => \accu_V_21_reg_6753[15]_i_7_n_3\,
      S(0) => \accu_V_21_reg_6753[15]_i_8_n_3\
    );
\accu_V_21_reg_6753_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_21_reg_6753_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_21_reg_6753_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_21_reg_6753_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_21_reg_6753_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_21_reg_6753[3]_i_2_n_3\,
      DI(2) => \accu_V_21_reg_6753[3]_i_3_n_3\,
      DI(1) => \accu_V_21_reg_6753[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \accu_V_21_reg_6753[3]_i_5_n_3\,
      S(2) => \accu_V_21_reg_6753[3]_i_6_n_3\,
      S(1) => \accu_V_21_reg_6753[3]_i_7_n_3\,
      S(0) => \accu_V_21_reg_6753[3]_i_8_n_3\
    );
\accu_V_21_reg_6753_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_21_reg_6753_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_21_reg_6753_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_21_reg_6753_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_21_reg_6753_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_21_reg_6753_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_21_reg_6753[7]_i_2_n_3\,
      DI(2) => \accu_V_21_reg_6753[7]_i_3_n_3\,
      DI(1) => \accu_V_21_reg_6753[7]_i_4_n_3\,
      DI(0) => \accu_V_21_reg_6753[7]_i_5_n_3\,
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \accu_V_21_reg_6753[7]_i_6_n_3\,
      S(2) => \accu_V_21_reg_6753[7]_i_7_n_3\,
      S(1) => \accu_V_21_reg_6753[7]_i_8_n_3\,
      S(0) => \accu_V_21_reg_6753[7]_i_9_n_3\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => ap_sig_allocacmp_accu_V_5_load(15),
      C(46) => ap_sig_allocacmp_accu_V_5_load(15),
      C(45) => ap_sig_allocacmp_accu_V_5_load(15),
      C(44) => ap_sig_allocacmp_accu_V_5_load(15),
      C(43) => ap_sig_allocacmp_accu_V_5_load(15),
      C(42) => ap_sig_allocacmp_accu_V_5_load(15),
      C(41) => ap_sig_allocacmp_accu_V_5_load(15),
      C(40) => ap_sig_allocacmp_accu_V_5_load(15),
      C(39) => ap_sig_allocacmp_accu_V_5_load(15),
      C(38) => ap_sig_allocacmp_accu_V_5_load(15),
      C(37) => ap_sig_allocacmp_accu_V_5_load(15),
      C(36) => ap_sig_allocacmp_accu_V_5_load(15),
      C(35) => ap_sig_allocacmp_accu_V_5_load(15),
      C(34) => ap_sig_allocacmp_accu_V_5_load(15),
      C(33) => ap_sig_allocacmp_accu_V_5_load(15),
      C(32) => ap_sig_allocacmp_accu_V_5_load(15),
      C(31) => ap_sig_allocacmp_accu_V_5_load(15),
      C(30) => ap_sig_allocacmp_accu_V_5_load(15),
      C(29) => ap_sig_allocacmp_accu_V_5_load(15),
      C(28) => ap_sig_allocacmp_accu_V_5_load(15),
      C(27) => ap_sig_allocacmp_accu_V_5_load(15),
      C(26) => ap_sig_allocacmp_accu_V_5_load(15),
      C(25) => ap_sig_allocacmp_accu_V_5_load(15),
      C(24) => ap_sig_allocacmp_accu_V_5_load(15),
      C(23) => ap_sig_allocacmp_accu_V_5_load(15),
      C(22) => ap_sig_allocacmp_accu_V_5_load(15),
      C(21) => ap_sig_allocacmp_accu_V_5_load(15),
      C(20) => ap_sig_allocacmp_accu_V_5_load(15),
      C(19) => ap_sig_allocacmp_accu_V_5_load(15),
      C(18) => ap_sig_allocacmp_accu_V_5_load(15),
      C(17) => ap_sig_allocacmp_accu_V_5_load(15),
      C(16) => ap_sig_allocacmp_accu_V_5_load(15),
      C(15 downto 0) => ap_sig_allocacmp_accu_V_5_load(15 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter3_fsm147_out,
      CEA2 => grp_fu_5285_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter3_fsm147_out,
      CEB2 => grp_fu_5285_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_5285_ce,
      CEP => grp_fu_5285_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => OPMODE(0),
      OPMODE(4) => OPMODE(0),
      OPMODE(3 downto 0) => B"0101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(6),
      I1 => p_reg_reg_1,
      I2 => \^d\(6),
      O => ap_sig_allocacmp_accu_V_5_load(6)
    );
\p_reg_reg_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_1,
      I2 => \^d\(5),
      O => ap_sig_allocacmp_accu_V_5_load(5)
    );
\p_reg_reg_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_1,
      I2 => \^d\(4),
      O => ap_sig_allocacmp_accu_V_5_load(4)
    );
\p_reg_reg_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(3),
      I1 => p_reg_reg_1,
      I2 => \^d\(3),
      O => ap_sig_allocacmp_accu_V_5_load(3)
    );
\p_reg_reg_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(2),
      I1 => p_reg_reg_1,
      I2 => \^d\(2),
      O => ap_sig_allocacmp_accu_V_5_load(2)
    );
\p_reg_reg_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_1,
      I2 => \^d\(1),
      O => ap_sig_allocacmp_accu_V_5_load(1)
    );
\p_reg_reg_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(0),
      I1 => p_reg_reg_1,
      I2 => \^d\(0),
      O => ap_sig_allocacmp_accu_V_5_load(0)
    );
\p_reg_reg_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(15),
      I1 => p_reg_reg_1,
      I2 => \^d\(15),
      O => ap_sig_allocacmp_accu_V_5_load(15)
    );
\p_reg_reg_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(14),
      I1 => p_reg_reg_1,
      I2 => \^d\(14),
      O => ap_sig_allocacmp_accu_V_5_load(14)
    );
\p_reg_reg_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(13),
      I1 => p_reg_reg_1,
      I2 => \^d\(13),
      O => ap_sig_allocacmp_accu_V_5_load(13)
    );
\p_reg_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(12),
      I1 => p_reg_reg_1,
      I2 => \^d\(12),
      O => ap_sig_allocacmp_accu_V_5_load(12)
    );
\p_reg_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(11),
      I1 => p_reg_reg_1,
      I2 => \^d\(11),
      O => ap_sig_allocacmp_accu_V_5_load(11)
    );
\p_reg_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(10),
      I1 => p_reg_reg_1,
      I2 => \^d\(10),
      O => ap_sig_allocacmp_accu_V_5_load(10)
    );
\p_reg_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(9),
      I1 => p_reg_reg_1,
      I2 => \^d\(9),
      O => ap_sig_allocacmp_accu_V_5_load(9)
    );
\p_reg_reg_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(8),
      I1 => p_reg_reg_1,
      I2 => \^d\(8),
      O => ap_sig_allocacmp_accu_V_5_load(8)
    );
\p_reg_reg_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(7),
      I1 => p_reg_reg_1,
      I2 => \^d\(7),
      O => ap_sig_allocacmp_accu_V_5_load(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_70 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    grp_fu_5285_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accu_V_20_reg_6742_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_20_reg_6742_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_70 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_70;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_70 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_V_20_reg_6742[11]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[11]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[11]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[11]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[11]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[11]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[11]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[11]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[15]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[15]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[15]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[15]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[15]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[15]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[15]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_20_reg_6742_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_20_reg_6742_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_20_reg_6742_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_20_reg_6742_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_20_reg_6742_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_20_reg_6742_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_20_reg_6742_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_20_reg_6742_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_20_reg_6742_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_20_reg_6742_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_20_reg_6742_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_20_reg_6742_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal ap_sig_allocacmp_accu_V_4_load : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accu_V_20_reg_6742_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \accu_V_20_reg_6742[11]_i_2\ : label is "lutpair54";
  attribute HLUTNM of \accu_V_20_reg_6742[11]_i_3\ : label is "lutpair53";
  attribute HLUTNM of \accu_V_20_reg_6742[11]_i_4\ : label is "lutpair52";
  attribute HLUTNM of \accu_V_20_reg_6742[11]_i_5\ : label is "lutpair51";
  attribute HLUTNM of \accu_V_20_reg_6742[11]_i_7\ : label is "lutpair54";
  attribute HLUTNM of \accu_V_20_reg_6742[11]_i_8\ : label is "lutpair53";
  attribute HLUTNM of \accu_V_20_reg_6742[11]_i_9\ : label is "lutpair52";
  attribute HLUTNM of \accu_V_20_reg_6742[3]_i_2\ : label is "lutpair46";
  attribute HLUTNM of \accu_V_20_reg_6742[3]_i_3\ : label is "lutpair45";
  attribute HLUTNM of \accu_V_20_reg_6742[3]_i_4\ : label is "lutpair44";
  attribute HLUTNM of \accu_V_20_reg_6742[3]_i_5\ : label is "lutpair47";
  attribute HLUTNM of \accu_V_20_reg_6742[3]_i_6\ : label is "lutpair46";
  attribute HLUTNM of \accu_V_20_reg_6742[3]_i_7\ : label is "lutpair45";
  attribute HLUTNM of \accu_V_20_reg_6742[3]_i_8\ : label is "lutpair44";
  attribute HLUTNM of \accu_V_20_reg_6742[7]_i_2\ : label is "lutpair50";
  attribute HLUTNM of \accu_V_20_reg_6742[7]_i_3\ : label is "lutpair49";
  attribute HLUTNM of \accu_V_20_reg_6742[7]_i_4\ : label is "lutpair48";
  attribute HLUTNM of \accu_V_20_reg_6742[7]_i_5\ : label is "lutpair47";
  attribute HLUTNM of \accu_V_20_reg_6742[7]_i_6\ : label is "lutpair51";
  attribute HLUTNM of \accu_V_20_reg_6742[7]_i_7\ : label is "lutpair50";
  attribute HLUTNM of \accu_V_20_reg_6742[7]_i_8\ : label is "lutpair49";
  attribute HLUTNM of \accu_V_20_reg_6742[7]_i_9\ : label is "lutpair48";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_V_20_reg_6742_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_20_reg_6742_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_20_reg_6742_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_20_reg_6742_reg[7]_i_1\ : label is 35;
begin
  D(15 downto 0) <= \^d\(15 downto 0);
\accu_V_20_reg_6742[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_20_reg_6742_reg[15]_0\(10),
      I2 => \accu_V_20_reg_6742_reg[15]\(10),
      O => \accu_V_20_reg_6742[11]_i_2_n_3\
    );
\accu_V_20_reg_6742[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_20_reg_6742_reg[15]_0\(9),
      I2 => \accu_V_20_reg_6742_reg[15]\(9),
      O => \accu_V_20_reg_6742[11]_i_3_n_3\
    );
\accu_V_20_reg_6742[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_20_reg_6742_reg[15]_0\(8),
      I2 => \accu_V_20_reg_6742_reg[15]\(8),
      O => \accu_V_20_reg_6742[11]_i_4_n_3\
    );
\accu_V_20_reg_6742[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_20_reg_6742_reg[15]_0\(7),
      I2 => \accu_V_20_reg_6742_reg[15]\(7),
      O => \accu_V_20_reg_6742[11]_i_5_n_3\
    );
\accu_V_20_reg_6742[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_20_reg_6742[11]_i_2_n_3\,
      I1 => p_reg_reg_n_97,
      I2 => \accu_V_20_reg_6742_reg[15]_0\(11),
      I3 => \accu_V_20_reg_6742_reg[15]\(11),
      O => \accu_V_20_reg_6742[11]_i_6_n_3\
    );
\accu_V_20_reg_6742[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_20_reg_6742_reg[15]_0\(10),
      I2 => \accu_V_20_reg_6742_reg[15]\(10),
      I3 => \accu_V_20_reg_6742[11]_i_3_n_3\,
      O => \accu_V_20_reg_6742[11]_i_7_n_3\
    );
\accu_V_20_reg_6742[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_20_reg_6742_reg[15]_0\(9),
      I2 => \accu_V_20_reg_6742_reg[15]\(9),
      I3 => \accu_V_20_reg_6742[11]_i_4_n_3\,
      O => \accu_V_20_reg_6742[11]_i_8_n_3\
    );
\accu_V_20_reg_6742[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_20_reg_6742_reg[15]_0\(8),
      I2 => \accu_V_20_reg_6742_reg[15]\(8),
      I3 => \accu_V_20_reg_6742[11]_i_5_n_3\,
      O => \accu_V_20_reg_6742[11]_i_9_n_3\
    );
\accu_V_20_reg_6742[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_reg_n_94,
      O => \accu_V_20_reg_6742[15]_i_2_n_3\
    );
\accu_V_20_reg_6742[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \accu_V_20_reg_6742_reg[15]_0\(12),
      I1 => \accu_V_20_reg_6742_reg[15]\(12),
      I2 => p_reg_reg_n_96,
      O => \accu_V_20_reg_6742[15]_i_3_n_3\
    );
\accu_V_20_reg_6742[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_20_reg_6742_reg[15]\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_20_reg_6742_reg[15]_0\(12),
      O => \accu_V_20_reg_6742[15]_i_4_n_3\
    );
\accu_V_20_reg_6742[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => p_reg_reg_n_93,
      O => \accu_V_20_reg_6742[15]_i_5_n_3\
    );
\accu_V_20_reg_6742[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF0B40F4"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \accu_V_20_reg_6742_reg[15]\(12),
      I2 => \accu_V_20_reg_6742_reg[15]_0\(13),
      I3 => p_reg_reg_n_95,
      I4 => p_reg_reg_n_94,
      O => \accu_V_20_reg_6742[15]_i_6_n_3\
    );
\accu_V_20_reg_6742[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \accu_V_20_reg_6742[15]_i_3_n_3\,
      I1 => p_reg_reg_n_95,
      I2 => \accu_V_20_reg_6742_reg[15]_0\(13),
      I3 => \accu_V_20_reg_6742_reg[15]\(12),
      I4 => p_reg_reg_n_96,
      O => \accu_V_20_reg_6742[15]_i_7_n_3\
    );
\accu_V_20_reg_6742[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \accu_V_20_reg_6742_reg[15]_0\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_20_reg_6742_reg[15]\(12),
      I3 => \accu_V_20_reg_6742_reg[15]\(11),
      I4 => \accu_V_20_reg_6742_reg[15]_0\(11),
      I5 => p_reg_reg_n_97,
      O => \accu_V_20_reg_6742[15]_i_8_n_3\
    );
\accu_V_20_reg_6742[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_20_reg_6742_reg[15]_0\(2),
      I2 => \accu_V_20_reg_6742_reg[15]\(2),
      O => \accu_V_20_reg_6742[3]_i_2_n_3\
    );
\accu_V_20_reg_6742[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_20_reg_6742_reg[15]_0\(1),
      I2 => \accu_V_20_reg_6742_reg[15]\(1),
      O => \accu_V_20_reg_6742[3]_i_3_n_3\
    );
\accu_V_20_reg_6742[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_20_reg_6742_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_20_reg_6742_reg[15]\(0),
      O => \accu_V_20_reg_6742[3]_i_4_n_3\
    );
\accu_V_20_reg_6742[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_20_reg_6742_reg[15]_0\(3),
      I2 => \accu_V_20_reg_6742_reg[15]\(3),
      I3 => \accu_V_20_reg_6742[3]_i_2_n_3\,
      O => \accu_V_20_reg_6742[3]_i_5_n_3\
    );
\accu_V_20_reg_6742[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_20_reg_6742_reg[15]_0\(2),
      I2 => \accu_V_20_reg_6742_reg[15]\(2),
      I3 => \accu_V_20_reg_6742[3]_i_3_n_3\,
      O => \accu_V_20_reg_6742[3]_i_6_n_3\
    );
\accu_V_20_reg_6742[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_20_reg_6742_reg[15]_0\(1),
      I2 => \accu_V_20_reg_6742_reg[15]\(1),
      I3 => \accu_V_20_reg_6742[3]_i_4_n_3\,
      O => \accu_V_20_reg_6742[3]_i_7_n_3\
    );
\accu_V_20_reg_6742[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_20_reg_6742_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_20_reg_6742_reg[15]\(0),
      O => \accu_V_20_reg_6742[3]_i_8_n_3\
    );
\accu_V_20_reg_6742[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_20_reg_6742_reg[15]_0\(6),
      I2 => \accu_V_20_reg_6742_reg[15]\(6),
      O => \accu_V_20_reg_6742[7]_i_2_n_3\
    );
\accu_V_20_reg_6742[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_20_reg_6742_reg[15]_0\(5),
      I2 => \accu_V_20_reg_6742_reg[15]\(5),
      O => \accu_V_20_reg_6742[7]_i_3_n_3\
    );
\accu_V_20_reg_6742[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_20_reg_6742_reg[15]_0\(4),
      I2 => \accu_V_20_reg_6742_reg[15]\(4),
      O => \accu_V_20_reg_6742[7]_i_4_n_3\
    );
\accu_V_20_reg_6742[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_20_reg_6742_reg[15]_0\(3),
      I2 => \accu_V_20_reg_6742_reg[15]\(3),
      O => \accu_V_20_reg_6742[7]_i_5_n_3\
    );
\accu_V_20_reg_6742[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_20_reg_6742_reg[15]_0\(7),
      I2 => \accu_V_20_reg_6742_reg[15]\(7),
      I3 => \accu_V_20_reg_6742[7]_i_2_n_3\,
      O => \accu_V_20_reg_6742[7]_i_6_n_3\
    );
\accu_V_20_reg_6742[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_20_reg_6742_reg[15]_0\(6),
      I2 => \accu_V_20_reg_6742_reg[15]\(6),
      I3 => \accu_V_20_reg_6742[7]_i_3_n_3\,
      O => \accu_V_20_reg_6742[7]_i_7_n_3\
    );
\accu_V_20_reg_6742[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_20_reg_6742_reg[15]_0\(5),
      I2 => \accu_V_20_reg_6742_reg[15]\(5),
      I3 => \accu_V_20_reg_6742[7]_i_4_n_3\,
      O => \accu_V_20_reg_6742[7]_i_8_n_3\
    );
\accu_V_20_reg_6742[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_20_reg_6742_reg[15]_0\(4),
      I2 => \accu_V_20_reg_6742_reg[15]\(4),
      I3 => \accu_V_20_reg_6742[7]_i_5_n_3\,
      O => \accu_V_20_reg_6742[7]_i_9_n_3\
    );
\accu_V_20_reg_6742_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_20_reg_6742_reg[7]_i_1_n_3\,
      CO(3) => \accu_V_20_reg_6742_reg[11]_i_1_n_3\,
      CO(2) => \accu_V_20_reg_6742_reg[11]_i_1_n_4\,
      CO(1) => \accu_V_20_reg_6742_reg[11]_i_1_n_5\,
      CO(0) => \accu_V_20_reg_6742_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_20_reg_6742[11]_i_2_n_3\,
      DI(2) => \accu_V_20_reg_6742[11]_i_3_n_3\,
      DI(1) => \accu_V_20_reg_6742[11]_i_4_n_3\,
      DI(0) => \accu_V_20_reg_6742[11]_i_5_n_3\,
      O(3 downto 0) => \^d\(11 downto 8),
      S(3) => \accu_V_20_reg_6742[11]_i_6_n_3\,
      S(2) => \accu_V_20_reg_6742[11]_i_7_n_3\,
      S(1) => \accu_V_20_reg_6742[11]_i_8_n_3\,
      S(0) => \accu_V_20_reg_6742[11]_i_9_n_3\
    );
\accu_V_20_reg_6742_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_20_reg_6742_reg[11]_i_1_n_3\,
      CO(3) => \NLW_accu_V_20_reg_6742_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accu_V_20_reg_6742_reg[15]_i_1_n_4\,
      CO(1) => \accu_V_20_reg_6742_reg[15]_i_1_n_5\,
      CO(0) => \accu_V_20_reg_6742_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_20_reg_6742[15]_i_2_n_3\,
      DI(1) => \accu_V_20_reg_6742[15]_i_3_n_3\,
      DI(0) => \accu_V_20_reg_6742[15]_i_4_n_3\,
      O(3 downto 0) => \^d\(15 downto 12),
      S(3) => \accu_V_20_reg_6742[15]_i_5_n_3\,
      S(2) => \accu_V_20_reg_6742[15]_i_6_n_3\,
      S(1) => \accu_V_20_reg_6742[15]_i_7_n_3\,
      S(0) => \accu_V_20_reg_6742[15]_i_8_n_3\
    );
\accu_V_20_reg_6742_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_20_reg_6742_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_20_reg_6742_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_20_reg_6742_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_20_reg_6742_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_20_reg_6742[3]_i_2_n_3\,
      DI(2) => \accu_V_20_reg_6742[3]_i_3_n_3\,
      DI(1) => \accu_V_20_reg_6742[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \accu_V_20_reg_6742[3]_i_5_n_3\,
      S(2) => \accu_V_20_reg_6742[3]_i_6_n_3\,
      S(1) => \accu_V_20_reg_6742[3]_i_7_n_3\,
      S(0) => \accu_V_20_reg_6742[3]_i_8_n_3\
    );
\accu_V_20_reg_6742_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_20_reg_6742_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_20_reg_6742_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_20_reg_6742_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_20_reg_6742_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_20_reg_6742_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_20_reg_6742[7]_i_2_n_3\,
      DI(2) => \accu_V_20_reg_6742[7]_i_3_n_3\,
      DI(1) => \accu_V_20_reg_6742[7]_i_4_n_3\,
      DI(0) => \accu_V_20_reg_6742[7]_i_5_n_3\,
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \accu_V_20_reg_6742[7]_i_6_n_3\,
      S(2) => \accu_V_20_reg_6742[7]_i_7_n_3\,
      S(1) => \accu_V_20_reg_6742[7]_i_8_n_3\,
      S(0) => \accu_V_20_reg_6742[7]_i_9_n_3\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => ap_sig_allocacmp_accu_V_4_load(15),
      C(46) => ap_sig_allocacmp_accu_V_4_load(15),
      C(45) => ap_sig_allocacmp_accu_V_4_load(15),
      C(44) => ap_sig_allocacmp_accu_V_4_load(15),
      C(43) => ap_sig_allocacmp_accu_V_4_load(15),
      C(42) => ap_sig_allocacmp_accu_V_4_load(15),
      C(41) => ap_sig_allocacmp_accu_V_4_load(15),
      C(40) => ap_sig_allocacmp_accu_V_4_load(15),
      C(39) => ap_sig_allocacmp_accu_V_4_load(15),
      C(38) => ap_sig_allocacmp_accu_V_4_load(15),
      C(37) => ap_sig_allocacmp_accu_V_4_load(15),
      C(36) => ap_sig_allocacmp_accu_V_4_load(15),
      C(35) => ap_sig_allocacmp_accu_V_4_load(15),
      C(34) => ap_sig_allocacmp_accu_V_4_load(15),
      C(33) => ap_sig_allocacmp_accu_V_4_load(15),
      C(32) => ap_sig_allocacmp_accu_V_4_load(15),
      C(31) => ap_sig_allocacmp_accu_V_4_load(15),
      C(30) => ap_sig_allocacmp_accu_V_4_load(15),
      C(29) => ap_sig_allocacmp_accu_V_4_load(15),
      C(28) => ap_sig_allocacmp_accu_V_4_load(15),
      C(27) => ap_sig_allocacmp_accu_V_4_load(15),
      C(26) => ap_sig_allocacmp_accu_V_4_load(15),
      C(25) => ap_sig_allocacmp_accu_V_4_load(15),
      C(24) => ap_sig_allocacmp_accu_V_4_load(15),
      C(23) => ap_sig_allocacmp_accu_V_4_load(15),
      C(22) => ap_sig_allocacmp_accu_V_4_load(15),
      C(21) => ap_sig_allocacmp_accu_V_4_load(15),
      C(20) => ap_sig_allocacmp_accu_V_4_load(15),
      C(19) => ap_sig_allocacmp_accu_V_4_load(15),
      C(18) => ap_sig_allocacmp_accu_V_4_load(15),
      C(17) => ap_sig_allocacmp_accu_V_4_load(15),
      C(16) => ap_sig_allocacmp_accu_V_4_load(15),
      C(15 downto 0) => ap_sig_allocacmp_accu_V_4_load(15 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter3_fsm147_out,
      CEA2 => grp_fu_5285_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter3_fsm147_out,
      CEB2 => grp_fu_5285_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_5285_ce,
      CEP => grp_fu_5285_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => OPMODE(0),
      OPMODE(4) => OPMODE(0),
      OPMODE(3 downto 0) => B"0101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(6),
      I1 => p_reg_reg_1,
      I2 => \^d\(6),
      O => ap_sig_allocacmp_accu_V_4_load(6)
    );
\p_reg_reg_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_1,
      I2 => \^d\(5),
      O => ap_sig_allocacmp_accu_V_4_load(5)
    );
\p_reg_reg_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_1,
      I2 => \^d\(4),
      O => ap_sig_allocacmp_accu_V_4_load(4)
    );
\p_reg_reg_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(3),
      I1 => p_reg_reg_1,
      I2 => \^d\(3),
      O => ap_sig_allocacmp_accu_V_4_load(3)
    );
\p_reg_reg_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(2),
      I1 => p_reg_reg_1,
      I2 => \^d\(2),
      O => ap_sig_allocacmp_accu_V_4_load(2)
    );
\p_reg_reg_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_1,
      I2 => \^d\(1),
      O => ap_sig_allocacmp_accu_V_4_load(1)
    );
\p_reg_reg_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(0),
      I1 => p_reg_reg_1,
      I2 => \^d\(0),
      O => ap_sig_allocacmp_accu_V_4_load(0)
    );
\p_reg_reg_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(15),
      I1 => p_reg_reg_1,
      I2 => \^d\(15),
      O => ap_sig_allocacmp_accu_V_4_load(15)
    );
\p_reg_reg_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(14),
      I1 => p_reg_reg_1,
      I2 => \^d\(14),
      O => ap_sig_allocacmp_accu_V_4_load(14)
    );
\p_reg_reg_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(13),
      I1 => p_reg_reg_1,
      I2 => \^d\(13),
      O => ap_sig_allocacmp_accu_V_4_load(13)
    );
\p_reg_reg_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(12),
      I1 => p_reg_reg_1,
      I2 => \^d\(12),
      O => ap_sig_allocacmp_accu_V_4_load(12)
    );
\p_reg_reg_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(11),
      I1 => p_reg_reg_1,
      I2 => \^d\(11),
      O => ap_sig_allocacmp_accu_V_4_load(11)
    );
\p_reg_reg_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(10),
      I1 => p_reg_reg_1,
      I2 => \^d\(10),
      O => ap_sig_allocacmp_accu_V_4_load(10)
    );
\p_reg_reg_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(9),
      I1 => p_reg_reg_1,
      I2 => \^d\(9),
      O => ap_sig_allocacmp_accu_V_4_load(9)
    );
\p_reg_reg_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(8),
      I1 => p_reg_reg_1,
      I2 => \^d\(8),
      O => ap_sig_allocacmp_accu_V_4_load(8)
    );
\p_reg_reg_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(7),
      I1 => p_reg_reg_1,
      I2 => \^d\(7),
      O => ap_sig_allocacmp_accu_V_4_load(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_71 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    grp_fu_5285_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accu_V_19_reg_6731_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_19_reg_6731_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_71 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_71;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_71 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_V_19_reg_6731[11]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[11]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[11]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[11]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[11]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[11]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[11]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[11]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[15]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[15]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[15]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[15]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[15]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[15]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[15]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_19_reg_6731_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_19_reg_6731_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_19_reg_6731_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_19_reg_6731_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_19_reg_6731_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_19_reg_6731_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_19_reg_6731_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_19_reg_6731_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_19_reg_6731_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_19_reg_6731_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_19_reg_6731_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_19_reg_6731_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal ap_sig_allocacmp_accu_V_3_load : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accu_V_19_reg_6731_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \accu_V_19_reg_6731[11]_i_2\ : label is "lutpair43";
  attribute HLUTNM of \accu_V_19_reg_6731[11]_i_3\ : label is "lutpair42";
  attribute HLUTNM of \accu_V_19_reg_6731[11]_i_4\ : label is "lutpair41";
  attribute HLUTNM of \accu_V_19_reg_6731[11]_i_5\ : label is "lutpair40";
  attribute HLUTNM of \accu_V_19_reg_6731[11]_i_7\ : label is "lutpair43";
  attribute HLUTNM of \accu_V_19_reg_6731[11]_i_8\ : label is "lutpair42";
  attribute HLUTNM of \accu_V_19_reg_6731[11]_i_9\ : label is "lutpair41";
  attribute HLUTNM of \accu_V_19_reg_6731[3]_i_2\ : label is "lutpair35";
  attribute HLUTNM of \accu_V_19_reg_6731[3]_i_3\ : label is "lutpair34";
  attribute HLUTNM of \accu_V_19_reg_6731[3]_i_4\ : label is "lutpair33";
  attribute HLUTNM of \accu_V_19_reg_6731[3]_i_5\ : label is "lutpair36";
  attribute HLUTNM of \accu_V_19_reg_6731[3]_i_6\ : label is "lutpair35";
  attribute HLUTNM of \accu_V_19_reg_6731[3]_i_7\ : label is "lutpair34";
  attribute HLUTNM of \accu_V_19_reg_6731[3]_i_8\ : label is "lutpair33";
  attribute HLUTNM of \accu_V_19_reg_6731[7]_i_2\ : label is "lutpair39";
  attribute HLUTNM of \accu_V_19_reg_6731[7]_i_3\ : label is "lutpair38";
  attribute HLUTNM of \accu_V_19_reg_6731[7]_i_4\ : label is "lutpair37";
  attribute HLUTNM of \accu_V_19_reg_6731[7]_i_5\ : label is "lutpair36";
  attribute HLUTNM of \accu_V_19_reg_6731[7]_i_6\ : label is "lutpair40";
  attribute HLUTNM of \accu_V_19_reg_6731[7]_i_7\ : label is "lutpair39";
  attribute HLUTNM of \accu_V_19_reg_6731[7]_i_8\ : label is "lutpair38";
  attribute HLUTNM of \accu_V_19_reg_6731[7]_i_9\ : label is "lutpair37";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_V_19_reg_6731_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_19_reg_6731_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_19_reg_6731_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_19_reg_6731_reg[7]_i_1\ : label is 35;
begin
  D(15 downto 0) <= \^d\(15 downto 0);
\accu_V_19_reg_6731[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_19_reg_6731_reg[15]_0\(10),
      I2 => \accu_V_19_reg_6731_reg[15]\(10),
      O => \accu_V_19_reg_6731[11]_i_2_n_3\
    );
\accu_V_19_reg_6731[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_19_reg_6731_reg[15]_0\(9),
      I2 => \accu_V_19_reg_6731_reg[15]\(9),
      O => \accu_V_19_reg_6731[11]_i_3_n_3\
    );
\accu_V_19_reg_6731[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_19_reg_6731_reg[15]_0\(8),
      I2 => \accu_V_19_reg_6731_reg[15]\(8),
      O => \accu_V_19_reg_6731[11]_i_4_n_3\
    );
\accu_V_19_reg_6731[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_19_reg_6731_reg[15]_0\(7),
      I2 => \accu_V_19_reg_6731_reg[15]\(7),
      O => \accu_V_19_reg_6731[11]_i_5_n_3\
    );
\accu_V_19_reg_6731[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_19_reg_6731[11]_i_2_n_3\,
      I1 => p_reg_reg_n_97,
      I2 => \accu_V_19_reg_6731_reg[15]_0\(11),
      I3 => \accu_V_19_reg_6731_reg[15]\(11),
      O => \accu_V_19_reg_6731[11]_i_6_n_3\
    );
\accu_V_19_reg_6731[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_19_reg_6731_reg[15]_0\(10),
      I2 => \accu_V_19_reg_6731_reg[15]\(10),
      I3 => \accu_V_19_reg_6731[11]_i_3_n_3\,
      O => \accu_V_19_reg_6731[11]_i_7_n_3\
    );
\accu_V_19_reg_6731[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_19_reg_6731_reg[15]_0\(9),
      I2 => \accu_V_19_reg_6731_reg[15]\(9),
      I3 => \accu_V_19_reg_6731[11]_i_4_n_3\,
      O => \accu_V_19_reg_6731[11]_i_8_n_3\
    );
\accu_V_19_reg_6731[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_19_reg_6731_reg[15]_0\(8),
      I2 => \accu_V_19_reg_6731_reg[15]\(8),
      I3 => \accu_V_19_reg_6731[11]_i_5_n_3\,
      O => \accu_V_19_reg_6731[11]_i_9_n_3\
    );
\accu_V_19_reg_6731[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_reg_n_94,
      O => \accu_V_19_reg_6731[15]_i_2_n_3\
    );
\accu_V_19_reg_6731[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \accu_V_19_reg_6731_reg[15]_0\(12),
      I1 => \accu_V_19_reg_6731_reg[15]\(12),
      I2 => p_reg_reg_n_96,
      O => \accu_V_19_reg_6731[15]_i_3_n_3\
    );
\accu_V_19_reg_6731[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_19_reg_6731_reg[15]\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_19_reg_6731_reg[15]_0\(12),
      O => \accu_V_19_reg_6731[15]_i_4_n_3\
    );
\accu_V_19_reg_6731[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => p_reg_reg_n_93,
      O => \accu_V_19_reg_6731[15]_i_5_n_3\
    );
\accu_V_19_reg_6731[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF0B40F4"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \accu_V_19_reg_6731_reg[15]\(12),
      I2 => \accu_V_19_reg_6731_reg[15]_0\(13),
      I3 => p_reg_reg_n_95,
      I4 => p_reg_reg_n_94,
      O => \accu_V_19_reg_6731[15]_i_6_n_3\
    );
\accu_V_19_reg_6731[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \accu_V_19_reg_6731[15]_i_3_n_3\,
      I1 => p_reg_reg_n_95,
      I2 => \accu_V_19_reg_6731_reg[15]_0\(13),
      I3 => \accu_V_19_reg_6731_reg[15]\(12),
      I4 => p_reg_reg_n_96,
      O => \accu_V_19_reg_6731[15]_i_7_n_3\
    );
\accu_V_19_reg_6731[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \accu_V_19_reg_6731_reg[15]_0\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_19_reg_6731_reg[15]\(12),
      I3 => \accu_V_19_reg_6731_reg[15]\(11),
      I4 => \accu_V_19_reg_6731_reg[15]_0\(11),
      I5 => p_reg_reg_n_97,
      O => \accu_V_19_reg_6731[15]_i_8_n_3\
    );
\accu_V_19_reg_6731[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_19_reg_6731_reg[15]_0\(2),
      I2 => \accu_V_19_reg_6731_reg[15]\(2),
      O => \accu_V_19_reg_6731[3]_i_2_n_3\
    );
\accu_V_19_reg_6731[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_19_reg_6731_reg[15]_0\(1),
      I2 => \accu_V_19_reg_6731_reg[15]\(1),
      O => \accu_V_19_reg_6731[3]_i_3_n_3\
    );
\accu_V_19_reg_6731[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_19_reg_6731_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_19_reg_6731_reg[15]\(0),
      O => \accu_V_19_reg_6731[3]_i_4_n_3\
    );
\accu_V_19_reg_6731[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_19_reg_6731_reg[15]_0\(3),
      I2 => \accu_V_19_reg_6731_reg[15]\(3),
      I3 => \accu_V_19_reg_6731[3]_i_2_n_3\,
      O => \accu_V_19_reg_6731[3]_i_5_n_3\
    );
\accu_V_19_reg_6731[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_19_reg_6731_reg[15]_0\(2),
      I2 => \accu_V_19_reg_6731_reg[15]\(2),
      I3 => \accu_V_19_reg_6731[3]_i_3_n_3\,
      O => \accu_V_19_reg_6731[3]_i_6_n_3\
    );
\accu_V_19_reg_6731[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_19_reg_6731_reg[15]_0\(1),
      I2 => \accu_V_19_reg_6731_reg[15]\(1),
      I3 => \accu_V_19_reg_6731[3]_i_4_n_3\,
      O => \accu_V_19_reg_6731[3]_i_7_n_3\
    );
\accu_V_19_reg_6731[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_19_reg_6731_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_19_reg_6731_reg[15]\(0),
      O => \accu_V_19_reg_6731[3]_i_8_n_3\
    );
\accu_V_19_reg_6731[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_19_reg_6731_reg[15]_0\(6),
      I2 => \accu_V_19_reg_6731_reg[15]\(6),
      O => \accu_V_19_reg_6731[7]_i_2_n_3\
    );
\accu_V_19_reg_6731[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_19_reg_6731_reg[15]_0\(5),
      I2 => \accu_V_19_reg_6731_reg[15]\(5),
      O => \accu_V_19_reg_6731[7]_i_3_n_3\
    );
\accu_V_19_reg_6731[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_19_reg_6731_reg[15]_0\(4),
      I2 => \accu_V_19_reg_6731_reg[15]\(4),
      O => \accu_V_19_reg_6731[7]_i_4_n_3\
    );
\accu_V_19_reg_6731[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_19_reg_6731_reg[15]_0\(3),
      I2 => \accu_V_19_reg_6731_reg[15]\(3),
      O => \accu_V_19_reg_6731[7]_i_5_n_3\
    );
\accu_V_19_reg_6731[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_19_reg_6731_reg[15]_0\(7),
      I2 => \accu_V_19_reg_6731_reg[15]\(7),
      I3 => \accu_V_19_reg_6731[7]_i_2_n_3\,
      O => \accu_V_19_reg_6731[7]_i_6_n_3\
    );
\accu_V_19_reg_6731[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_19_reg_6731_reg[15]_0\(6),
      I2 => \accu_V_19_reg_6731_reg[15]\(6),
      I3 => \accu_V_19_reg_6731[7]_i_3_n_3\,
      O => \accu_V_19_reg_6731[7]_i_7_n_3\
    );
\accu_V_19_reg_6731[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_19_reg_6731_reg[15]_0\(5),
      I2 => \accu_V_19_reg_6731_reg[15]\(5),
      I3 => \accu_V_19_reg_6731[7]_i_4_n_3\,
      O => \accu_V_19_reg_6731[7]_i_8_n_3\
    );
\accu_V_19_reg_6731[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_19_reg_6731_reg[15]_0\(4),
      I2 => \accu_V_19_reg_6731_reg[15]\(4),
      I3 => \accu_V_19_reg_6731[7]_i_5_n_3\,
      O => \accu_V_19_reg_6731[7]_i_9_n_3\
    );
\accu_V_19_reg_6731_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_19_reg_6731_reg[7]_i_1_n_3\,
      CO(3) => \accu_V_19_reg_6731_reg[11]_i_1_n_3\,
      CO(2) => \accu_V_19_reg_6731_reg[11]_i_1_n_4\,
      CO(1) => \accu_V_19_reg_6731_reg[11]_i_1_n_5\,
      CO(0) => \accu_V_19_reg_6731_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_19_reg_6731[11]_i_2_n_3\,
      DI(2) => \accu_V_19_reg_6731[11]_i_3_n_3\,
      DI(1) => \accu_V_19_reg_6731[11]_i_4_n_3\,
      DI(0) => \accu_V_19_reg_6731[11]_i_5_n_3\,
      O(3 downto 0) => \^d\(11 downto 8),
      S(3) => \accu_V_19_reg_6731[11]_i_6_n_3\,
      S(2) => \accu_V_19_reg_6731[11]_i_7_n_3\,
      S(1) => \accu_V_19_reg_6731[11]_i_8_n_3\,
      S(0) => \accu_V_19_reg_6731[11]_i_9_n_3\
    );
\accu_V_19_reg_6731_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_19_reg_6731_reg[11]_i_1_n_3\,
      CO(3) => \NLW_accu_V_19_reg_6731_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accu_V_19_reg_6731_reg[15]_i_1_n_4\,
      CO(1) => \accu_V_19_reg_6731_reg[15]_i_1_n_5\,
      CO(0) => \accu_V_19_reg_6731_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_19_reg_6731[15]_i_2_n_3\,
      DI(1) => \accu_V_19_reg_6731[15]_i_3_n_3\,
      DI(0) => \accu_V_19_reg_6731[15]_i_4_n_3\,
      O(3 downto 0) => \^d\(15 downto 12),
      S(3) => \accu_V_19_reg_6731[15]_i_5_n_3\,
      S(2) => \accu_V_19_reg_6731[15]_i_6_n_3\,
      S(1) => \accu_V_19_reg_6731[15]_i_7_n_3\,
      S(0) => \accu_V_19_reg_6731[15]_i_8_n_3\
    );
\accu_V_19_reg_6731_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_19_reg_6731_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_19_reg_6731_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_19_reg_6731_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_19_reg_6731_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_19_reg_6731[3]_i_2_n_3\,
      DI(2) => \accu_V_19_reg_6731[3]_i_3_n_3\,
      DI(1) => \accu_V_19_reg_6731[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \accu_V_19_reg_6731[3]_i_5_n_3\,
      S(2) => \accu_V_19_reg_6731[3]_i_6_n_3\,
      S(1) => \accu_V_19_reg_6731[3]_i_7_n_3\,
      S(0) => \accu_V_19_reg_6731[3]_i_8_n_3\
    );
\accu_V_19_reg_6731_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_19_reg_6731_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_19_reg_6731_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_19_reg_6731_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_19_reg_6731_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_19_reg_6731_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_19_reg_6731[7]_i_2_n_3\,
      DI(2) => \accu_V_19_reg_6731[7]_i_3_n_3\,
      DI(1) => \accu_V_19_reg_6731[7]_i_4_n_3\,
      DI(0) => \accu_V_19_reg_6731[7]_i_5_n_3\,
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \accu_V_19_reg_6731[7]_i_6_n_3\,
      S(2) => \accu_V_19_reg_6731[7]_i_7_n_3\,
      S(1) => \accu_V_19_reg_6731[7]_i_8_n_3\,
      S(0) => \accu_V_19_reg_6731[7]_i_9_n_3\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => ap_sig_allocacmp_accu_V_3_load(15),
      C(46) => ap_sig_allocacmp_accu_V_3_load(15),
      C(45) => ap_sig_allocacmp_accu_V_3_load(15),
      C(44) => ap_sig_allocacmp_accu_V_3_load(15),
      C(43) => ap_sig_allocacmp_accu_V_3_load(15),
      C(42) => ap_sig_allocacmp_accu_V_3_load(15),
      C(41) => ap_sig_allocacmp_accu_V_3_load(15),
      C(40) => ap_sig_allocacmp_accu_V_3_load(15),
      C(39) => ap_sig_allocacmp_accu_V_3_load(15),
      C(38) => ap_sig_allocacmp_accu_V_3_load(15),
      C(37) => ap_sig_allocacmp_accu_V_3_load(15),
      C(36) => ap_sig_allocacmp_accu_V_3_load(15),
      C(35) => ap_sig_allocacmp_accu_V_3_load(15),
      C(34) => ap_sig_allocacmp_accu_V_3_load(15),
      C(33) => ap_sig_allocacmp_accu_V_3_load(15),
      C(32) => ap_sig_allocacmp_accu_V_3_load(15),
      C(31) => ap_sig_allocacmp_accu_V_3_load(15),
      C(30) => ap_sig_allocacmp_accu_V_3_load(15),
      C(29) => ap_sig_allocacmp_accu_V_3_load(15),
      C(28) => ap_sig_allocacmp_accu_V_3_load(15),
      C(27) => ap_sig_allocacmp_accu_V_3_load(15),
      C(26) => ap_sig_allocacmp_accu_V_3_load(15),
      C(25) => ap_sig_allocacmp_accu_V_3_load(15),
      C(24) => ap_sig_allocacmp_accu_V_3_load(15),
      C(23) => ap_sig_allocacmp_accu_V_3_load(15),
      C(22) => ap_sig_allocacmp_accu_V_3_load(15),
      C(21) => ap_sig_allocacmp_accu_V_3_load(15),
      C(20) => ap_sig_allocacmp_accu_V_3_load(15),
      C(19) => ap_sig_allocacmp_accu_V_3_load(15),
      C(18) => ap_sig_allocacmp_accu_V_3_load(15),
      C(17) => ap_sig_allocacmp_accu_V_3_load(15),
      C(16) => ap_sig_allocacmp_accu_V_3_load(15),
      C(15 downto 0) => ap_sig_allocacmp_accu_V_3_load(15 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter3_fsm147_out,
      CEA2 => grp_fu_5285_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter3_fsm147_out,
      CEB2 => grp_fu_5285_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_5285_ce,
      CEP => grp_fu_5285_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => OPMODE(0),
      OPMODE(4) => OPMODE(0),
      OPMODE(3 downto 0) => B"0101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(6),
      I1 => p_reg_reg_1,
      I2 => \^d\(6),
      O => ap_sig_allocacmp_accu_V_3_load(6)
    );
\p_reg_reg_i_11__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_1,
      I2 => \^d\(5),
      O => ap_sig_allocacmp_accu_V_3_load(5)
    );
\p_reg_reg_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_1,
      I2 => \^d\(4),
      O => ap_sig_allocacmp_accu_V_3_load(4)
    );
\p_reg_reg_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(3),
      I1 => p_reg_reg_1,
      I2 => \^d\(3),
      O => ap_sig_allocacmp_accu_V_3_load(3)
    );
\p_reg_reg_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(2),
      I1 => p_reg_reg_1,
      I2 => \^d\(2),
      O => ap_sig_allocacmp_accu_V_3_load(2)
    );
\p_reg_reg_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_1,
      I2 => \^d\(1),
      O => ap_sig_allocacmp_accu_V_3_load(1)
    );
\p_reg_reg_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(0),
      I1 => p_reg_reg_1,
      I2 => \^d\(0),
      O => ap_sig_allocacmp_accu_V_3_load(0)
    );
\p_reg_reg_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(15),
      I1 => p_reg_reg_1,
      I2 => \^d\(15),
      O => ap_sig_allocacmp_accu_V_3_load(15)
    );
\p_reg_reg_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(14),
      I1 => p_reg_reg_1,
      I2 => \^d\(14),
      O => ap_sig_allocacmp_accu_V_3_load(14)
    );
\p_reg_reg_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(13),
      I1 => p_reg_reg_1,
      I2 => \^d\(13),
      O => ap_sig_allocacmp_accu_V_3_load(13)
    );
\p_reg_reg_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(12),
      I1 => p_reg_reg_1,
      I2 => \^d\(12),
      O => ap_sig_allocacmp_accu_V_3_load(12)
    );
\p_reg_reg_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(11),
      I1 => p_reg_reg_1,
      I2 => \^d\(11),
      O => ap_sig_allocacmp_accu_V_3_load(11)
    );
\p_reg_reg_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(10),
      I1 => p_reg_reg_1,
      I2 => \^d\(10),
      O => ap_sig_allocacmp_accu_V_3_load(10)
    );
\p_reg_reg_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(9),
      I1 => p_reg_reg_1,
      I2 => \^d\(9),
      O => ap_sig_allocacmp_accu_V_3_load(9)
    );
\p_reg_reg_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(8),
      I1 => p_reg_reg_1,
      I2 => \^d\(8),
      O => ap_sig_allocacmp_accu_V_3_load(8)
    );
\p_reg_reg_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(7),
      I1 => p_reg_reg_1,
      I2 => \^d\(7),
      O => ap_sig_allocacmp_accu_V_3_load(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_72 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    grp_fu_5285_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accu_V_18_reg_6720_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_18_reg_6720_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_72 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_72;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_72 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_V_18_reg_6720[11]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[11]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[11]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[11]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[11]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[11]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[11]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[11]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[15]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[15]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[15]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[15]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[15]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[15]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[15]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_18_reg_6720_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_18_reg_6720_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_18_reg_6720_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_18_reg_6720_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_18_reg_6720_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_18_reg_6720_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_18_reg_6720_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_18_reg_6720_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_18_reg_6720_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_18_reg_6720_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_18_reg_6720_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_18_reg_6720_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal ap_sig_allocacmp_accu_V_2_load : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accu_V_18_reg_6720_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \accu_V_18_reg_6720[11]_i_2\ : label is "lutpair32";
  attribute HLUTNM of \accu_V_18_reg_6720[11]_i_3\ : label is "lutpair31";
  attribute HLUTNM of \accu_V_18_reg_6720[11]_i_4\ : label is "lutpair30";
  attribute HLUTNM of \accu_V_18_reg_6720[11]_i_5\ : label is "lutpair29";
  attribute HLUTNM of \accu_V_18_reg_6720[11]_i_7\ : label is "lutpair32";
  attribute HLUTNM of \accu_V_18_reg_6720[11]_i_8\ : label is "lutpair31";
  attribute HLUTNM of \accu_V_18_reg_6720[11]_i_9\ : label is "lutpair30";
  attribute HLUTNM of \accu_V_18_reg_6720[3]_i_2\ : label is "lutpair24";
  attribute HLUTNM of \accu_V_18_reg_6720[3]_i_3\ : label is "lutpair23";
  attribute HLUTNM of \accu_V_18_reg_6720[3]_i_4\ : label is "lutpair22";
  attribute HLUTNM of \accu_V_18_reg_6720[3]_i_5\ : label is "lutpair25";
  attribute HLUTNM of \accu_V_18_reg_6720[3]_i_6\ : label is "lutpair24";
  attribute HLUTNM of \accu_V_18_reg_6720[3]_i_7\ : label is "lutpair23";
  attribute HLUTNM of \accu_V_18_reg_6720[3]_i_8\ : label is "lutpair22";
  attribute HLUTNM of \accu_V_18_reg_6720[7]_i_2\ : label is "lutpair28";
  attribute HLUTNM of \accu_V_18_reg_6720[7]_i_3\ : label is "lutpair27";
  attribute HLUTNM of \accu_V_18_reg_6720[7]_i_4\ : label is "lutpair26";
  attribute HLUTNM of \accu_V_18_reg_6720[7]_i_5\ : label is "lutpair25";
  attribute HLUTNM of \accu_V_18_reg_6720[7]_i_6\ : label is "lutpair29";
  attribute HLUTNM of \accu_V_18_reg_6720[7]_i_7\ : label is "lutpair28";
  attribute HLUTNM of \accu_V_18_reg_6720[7]_i_8\ : label is "lutpair27";
  attribute HLUTNM of \accu_V_18_reg_6720[7]_i_9\ : label is "lutpair26";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_V_18_reg_6720_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_18_reg_6720_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_18_reg_6720_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_18_reg_6720_reg[7]_i_1\ : label is 35;
begin
  D(15 downto 0) <= \^d\(15 downto 0);
\accu_V_18_reg_6720[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_18_reg_6720_reg[15]_0\(10),
      I2 => \accu_V_18_reg_6720_reg[15]\(10),
      O => \accu_V_18_reg_6720[11]_i_2_n_3\
    );
\accu_V_18_reg_6720[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_18_reg_6720_reg[15]_0\(9),
      I2 => \accu_V_18_reg_6720_reg[15]\(9),
      O => \accu_V_18_reg_6720[11]_i_3_n_3\
    );
\accu_V_18_reg_6720[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_18_reg_6720_reg[15]_0\(8),
      I2 => \accu_V_18_reg_6720_reg[15]\(8),
      O => \accu_V_18_reg_6720[11]_i_4_n_3\
    );
\accu_V_18_reg_6720[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_18_reg_6720_reg[15]_0\(7),
      I2 => \accu_V_18_reg_6720_reg[15]\(7),
      O => \accu_V_18_reg_6720[11]_i_5_n_3\
    );
\accu_V_18_reg_6720[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_18_reg_6720[11]_i_2_n_3\,
      I1 => p_reg_reg_n_97,
      I2 => \accu_V_18_reg_6720_reg[15]_0\(11),
      I3 => \accu_V_18_reg_6720_reg[15]\(11),
      O => \accu_V_18_reg_6720[11]_i_6_n_3\
    );
\accu_V_18_reg_6720[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_18_reg_6720_reg[15]_0\(10),
      I2 => \accu_V_18_reg_6720_reg[15]\(10),
      I3 => \accu_V_18_reg_6720[11]_i_3_n_3\,
      O => \accu_V_18_reg_6720[11]_i_7_n_3\
    );
\accu_V_18_reg_6720[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_18_reg_6720_reg[15]_0\(9),
      I2 => \accu_V_18_reg_6720_reg[15]\(9),
      I3 => \accu_V_18_reg_6720[11]_i_4_n_3\,
      O => \accu_V_18_reg_6720[11]_i_8_n_3\
    );
\accu_V_18_reg_6720[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_18_reg_6720_reg[15]_0\(8),
      I2 => \accu_V_18_reg_6720_reg[15]\(8),
      I3 => \accu_V_18_reg_6720[11]_i_5_n_3\,
      O => \accu_V_18_reg_6720[11]_i_9_n_3\
    );
\accu_V_18_reg_6720[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_reg_n_94,
      O => \accu_V_18_reg_6720[15]_i_2_n_3\
    );
\accu_V_18_reg_6720[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \accu_V_18_reg_6720_reg[15]_0\(12),
      I1 => \accu_V_18_reg_6720_reg[15]\(12),
      I2 => p_reg_reg_n_96,
      O => \accu_V_18_reg_6720[15]_i_3_n_3\
    );
\accu_V_18_reg_6720[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_18_reg_6720_reg[15]\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_18_reg_6720_reg[15]_0\(12),
      O => \accu_V_18_reg_6720[15]_i_4_n_3\
    );
\accu_V_18_reg_6720[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => p_reg_reg_n_93,
      O => \accu_V_18_reg_6720[15]_i_5_n_3\
    );
\accu_V_18_reg_6720[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF0B40F4"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \accu_V_18_reg_6720_reg[15]\(12),
      I2 => \accu_V_18_reg_6720_reg[15]_0\(13),
      I3 => p_reg_reg_n_95,
      I4 => p_reg_reg_n_94,
      O => \accu_V_18_reg_6720[15]_i_6_n_3\
    );
\accu_V_18_reg_6720[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \accu_V_18_reg_6720[15]_i_3_n_3\,
      I1 => p_reg_reg_n_95,
      I2 => \accu_V_18_reg_6720_reg[15]_0\(13),
      I3 => \accu_V_18_reg_6720_reg[15]\(12),
      I4 => p_reg_reg_n_96,
      O => \accu_V_18_reg_6720[15]_i_7_n_3\
    );
\accu_V_18_reg_6720[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \accu_V_18_reg_6720_reg[15]_0\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_18_reg_6720_reg[15]\(12),
      I3 => \accu_V_18_reg_6720_reg[15]\(11),
      I4 => \accu_V_18_reg_6720_reg[15]_0\(11),
      I5 => p_reg_reg_n_97,
      O => \accu_V_18_reg_6720[15]_i_8_n_3\
    );
\accu_V_18_reg_6720[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_18_reg_6720_reg[15]_0\(2),
      I2 => \accu_V_18_reg_6720_reg[15]\(2),
      O => \accu_V_18_reg_6720[3]_i_2_n_3\
    );
\accu_V_18_reg_6720[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_18_reg_6720_reg[15]_0\(1),
      I2 => \accu_V_18_reg_6720_reg[15]\(1),
      O => \accu_V_18_reg_6720[3]_i_3_n_3\
    );
\accu_V_18_reg_6720[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_18_reg_6720_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_18_reg_6720_reg[15]\(0),
      O => \accu_V_18_reg_6720[3]_i_4_n_3\
    );
\accu_V_18_reg_6720[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_18_reg_6720_reg[15]_0\(3),
      I2 => \accu_V_18_reg_6720_reg[15]\(3),
      I3 => \accu_V_18_reg_6720[3]_i_2_n_3\,
      O => \accu_V_18_reg_6720[3]_i_5_n_3\
    );
\accu_V_18_reg_6720[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_18_reg_6720_reg[15]_0\(2),
      I2 => \accu_V_18_reg_6720_reg[15]\(2),
      I3 => \accu_V_18_reg_6720[3]_i_3_n_3\,
      O => \accu_V_18_reg_6720[3]_i_6_n_3\
    );
\accu_V_18_reg_6720[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_18_reg_6720_reg[15]_0\(1),
      I2 => \accu_V_18_reg_6720_reg[15]\(1),
      I3 => \accu_V_18_reg_6720[3]_i_4_n_3\,
      O => \accu_V_18_reg_6720[3]_i_7_n_3\
    );
\accu_V_18_reg_6720[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_18_reg_6720_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_18_reg_6720_reg[15]\(0),
      O => \accu_V_18_reg_6720[3]_i_8_n_3\
    );
\accu_V_18_reg_6720[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_18_reg_6720_reg[15]_0\(6),
      I2 => \accu_V_18_reg_6720_reg[15]\(6),
      O => \accu_V_18_reg_6720[7]_i_2_n_3\
    );
\accu_V_18_reg_6720[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_18_reg_6720_reg[15]_0\(5),
      I2 => \accu_V_18_reg_6720_reg[15]\(5),
      O => \accu_V_18_reg_6720[7]_i_3_n_3\
    );
\accu_V_18_reg_6720[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_18_reg_6720_reg[15]_0\(4),
      I2 => \accu_V_18_reg_6720_reg[15]\(4),
      O => \accu_V_18_reg_6720[7]_i_4_n_3\
    );
\accu_V_18_reg_6720[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_18_reg_6720_reg[15]_0\(3),
      I2 => \accu_V_18_reg_6720_reg[15]\(3),
      O => \accu_V_18_reg_6720[7]_i_5_n_3\
    );
\accu_V_18_reg_6720[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_18_reg_6720_reg[15]_0\(7),
      I2 => \accu_V_18_reg_6720_reg[15]\(7),
      I3 => \accu_V_18_reg_6720[7]_i_2_n_3\,
      O => \accu_V_18_reg_6720[7]_i_6_n_3\
    );
\accu_V_18_reg_6720[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_18_reg_6720_reg[15]_0\(6),
      I2 => \accu_V_18_reg_6720_reg[15]\(6),
      I3 => \accu_V_18_reg_6720[7]_i_3_n_3\,
      O => \accu_V_18_reg_6720[7]_i_7_n_3\
    );
\accu_V_18_reg_6720[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_18_reg_6720_reg[15]_0\(5),
      I2 => \accu_V_18_reg_6720_reg[15]\(5),
      I3 => \accu_V_18_reg_6720[7]_i_4_n_3\,
      O => \accu_V_18_reg_6720[7]_i_8_n_3\
    );
\accu_V_18_reg_6720[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_18_reg_6720_reg[15]_0\(4),
      I2 => \accu_V_18_reg_6720_reg[15]\(4),
      I3 => \accu_V_18_reg_6720[7]_i_5_n_3\,
      O => \accu_V_18_reg_6720[7]_i_9_n_3\
    );
\accu_V_18_reg_6720_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_18_reg_6720_reg[7]_i_1_n_3\,
      CO(3) => \accu_V_18_reg_6720_reg[11]_i_1_n_3\,
      CO(2) => \accu_V_18_reg_6720_reg[11]_i_1_n_4\,
      CO(1) => \accu_V_18_reg_6720_reg[11]_i_1_n_5\,
      CO(0) => \accu_V_18_reg_6720_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_18_reg_6720[11]_i_2_n_3\,
      DI(2) => \accu_V_18_reg_6720[11]_i_3_n_3\,
      DI(1) => \accu_V_18_reg_6720[11]_i_4_n_3\,
      DI(0) => \accu_V_18_reg_6720[11]_i_5_n_3\,
      O(3 downto 0) => \^d\(11 downto 8),
      S(3) => \accu_V_18_reg_6720[11]_i_6_n_3\,
      S(2) => \accu_V_18_reg_6720[11]_i_7_n_3\,
      S(1) => \accu_V_18_reg_6720[11]_i_8_n_3\,
      S(0) => \accu_V_18_reg_6720[11]_i_9_n_3\
    );
\accu_V_18_reg_6720_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_18_reg_6720_reg[11]_i_1_n_3\,
      CO(3) => \NLW_accu_V_18_reg_6720_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accu_V_18_reg_6720_reg[15]_i_1_n_4\,
      CO(1) => \accu_V_18_reg_6720_reg[15]_i_1_n_5\,
      CO(0) => \accu_V_18_reg_6720_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_18_reg_6720[15]_i_2_n_3\,
      DI(1) => \accu_V_18_reg_6720[15]_i_3_n_3\,
      DI(0) => \accu_V_18_reg_6720[15]_i_4_n_3\,
      O(3 downto 0) => \^d\(15 downto 12),
      S(3) => \accu_V_18_reg_6720[15]_i_5_n_3\,
      S(2) => \accu_V_18_reg_6720[15]_i_6_n_3\,
      S(1) => \accu_V_18_reg_6720[15]_i_7_n_3\,
      S(0) => \accu_V_18_reg_6720[15]_i_8_n_3\
    );
\accu_V_18_reg_6720_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_18_reg_6720_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_18_reg_6720_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_18_reg_6720_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_18_reg_6720_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_18_reg_6720[3]_i_2_n_3\,
      DI(2) => \accu_V_18_reg_6720[3]_i_3_n_3\,
      DI(1) => \accu_V_18_reg_6720[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \accu_V_18_reg_6720[3]_i_5_n_3\,
      S(2) => \accu_V_18_reg_6720[3]_i_6_n_3\,
      S(1) => \accu_V_18_reg_6720[3]_i_7_n_3\,
      S(0) => \accu_V_18_reg_6720[3]_i_8_n_3\
    );
\accu_V_18_reg_6720_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_18_reg_6720_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_18_reg_6720_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_18_reg_6720_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_18_reg_6720_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_18_reg_6720_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_18_reg_6720[7]_i_2_n_3\,
      DI(2) => \accu_V_18_reg_6720[7]_i_3_n_3\,
      DI(1) => \accu_V_18_reg_6720[7]_i_4_n_3\,
      DI(0) => \accu_V_18_reg_6720[7]_i_5_n_3\,
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \accu_V_18_reg_6720[7]_i_6_n_3\,
      S(2) => \accu_V_18_reg_6720[7]_i_7_n_3\,
      S(1) => \accu_V_18_reg_6720[7]_i_8_n_3\,
      S(0) => \accu_V_18_reg_6720[7]_i_9_n_3\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => ap_sig_allocacmp_accu_V_2_load(15),
      C(46) => ap_sig_allocacmp_accu_V_2_load(15),
      C(45) => ap_sig_allocacmp_accu_V_2_load(15),
      C(44) => ap_sig_allocacmp_accu_V_2_load(15),
      C(43) => ap_sig_allocacmp_accu_V_2_load(15),
      C(42) => ap_sig_allocacmp_accu_V_2_load(15),
      C(41) => ap_sig_allocacmp_accu_V_2_load(15),
      C(40) => ap_sig_allocacmp_accu_V_2_load(15),
      C(39) => ap_sig_allocacmp_accu_V_2_load(15),
      C(38) => ap_sig_allocacmp_accu_V_2_load(15),
      C(37) => ap_sig_allocacmp_accu_V_2_load(15),
      C(36) => ap_sig_allocacmp_accu_V_2_load(15),
      C(35) => ap_sig_allocacmp_accu_V_2_load(15),
      C(34) => ap_sig_allocacmp_accu_V_2_load(15),
      C(33) => ap_sig_allocacmp_accu_V_2_load(15),
      C(32) => ap_sig_allocacmp_accu_V_2_load(15),
      C(31) => ap_sig_allocacmp_accu_V_2_load(15),
      C(30) => ap_sig_allocacmp_accu_V_2_load(15),
      C(29) => ap_sig_allocacmp_accu_V_2_load(15),
      C(28) => ap_sig_allocacmp_accu_V_2_load(15),
      C(27) => ap_sig_allocacmp_accu_V_2_load(15),
      C(26) => ap_sig_allocacmp_accu_V_2_load(15),
      C(25) => ap_sig_allocacmp_accu_V_2_load(15),
      C(24) => ap_sig_allocacmp_accu_V_2_load(15),
      C(23) => ap_sig_allocacmp_accu_V_2_load(15),
      C(22) => ap_sig_allocacmp_accu_V_2_load(15),
      C(21) => ap_sig_allocacmp_accu_V_2_load(15),
      C(20) => ap_sig_allocacmp_accu_V_2_load(15),
      C(19) => ap_sig_allocacmp_accu_V_2_load(15),
      C(18) => ap_sig_allocacmp_accu_V_2_load(15),
      C(17) => ap_sig_allocacmp_accu_V_2_load(15),
      C(16) => ap_sig_allocacmp_accu_V_2_load(15),
      C(15 downto 0) => ap_sig_allocacmp_accu_V_2_load(15 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter3_fsm147_out,
      CEA2 => grp_fu_5285_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter3_fsm147_out,
      CEB2 => grp_fu_5285_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_5285_ce,
      CEP => grp_fu_5285_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => OPMODE(0),
      OPMODE(4) => OPMODE(0),
      OPMODE(3 downto 0) => B"0101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(6),
      I1 => p_reg_reg_1,
      I2 => \^d\(6),
      O => ap_sig_allocacmp_accu_V_2_load(6)
    );
\p_reg_reg_i_11__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_1,
      I2 => \^d\(5),
      O => ap_sig_allocacmp_accu_V_2_load(5)
    );
\p_reg_reg_i_12__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_1,
      I2 => \^d\(4),
      O => ap_sig_allocacmp_accu_V_2_load(4)
    );
\p_reg_reg_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(3),
      I1 => p_reg_reg_1,
      I2 => \^d\(3),
      O => ap_sig_allocacmp_accu_V_2_load(3)
    );
\p_reg_reg_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(2),
      I1 => p_reg_reg_1,
      I2 => \^d\(2),
      O => ap_sig_allocacmp_accu_V_2_load(2)
    );
\p_reg_reg_i_15__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_1,
      I2 => \^d\(1),
      O => ap_sig_allocacmp_accu_V_2_load(1)
    );
\p_reg_reg_i_16__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(0),
      I1 => p_reg_reg_1,
      I2 => \^d\(0),
      O => ap_sig_allocacmp_accu_V_2_load(0)
    );
\p_reg_reg_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(15),
      I1 => p_reg_reg_1,
      I2 => \^d\(15),
      O => ap_sig_allocacmp_accu_V_2_load(15)
    );
\p_reg_reg_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(14),
      I1 => p_reg_reg_1,
      I2 => \^d\(14),
      O => ap_sig_allocacmp_accu_V_2_load(14)
    );
\p_reg_reg_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(13),
      I1 => p_reg_reg_1,
      I2 => \^d\(13),
      O => ap_sig_allocacmp_accu_V_2_load(13)
    );
\p_reg_reg_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(12),
      I1 => p_reg_reg_1,
      I2 => \^d\(12),
      O => ap_sig_allocacmp_accu_V_2_load(12)
    );
\p_reg_reg_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(11),
      I1 => p_reg_reg_1,
      I2 => \^d\(11),
      O => ap_sig_allocacmp_accu_V_2_load(11)
    );
\p_reg_reg_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(10),
      I1 => p_reg_reg_1,
      I2 => \^d\(10),
      O => ap_sig_allocacmp_accu_V_2_load(10)
    );
\p_reg_reg_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(9),
      I1 => p_reg_reg_1,
      I2 => \^d\(9),
      O => ap_sig_allocacmp_accu_V_2_load(9)
    );
\p_reg_reg_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(8),
      I1 => p_reg_reg_1,
      I2 => \^d\(8),
      O => ap_sig_allocacmp_accu_V_2_load(8)
    );
\p_reg_reg_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(7),
      I1 => p_reg_reg_1,
      I2 => \^d\(7),
      O => ap_sig_allocacmp_accu_V_2_load(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_73 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    grp_fu_5285_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accu_V_17_reg_6709_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_17_reg_6709_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_73 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_73;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_73 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_V_17_reg_6709[11]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[11]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[11]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[11]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[11]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[11]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[11]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[11]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[15]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[15]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[15]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[15]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[15]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[15]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[15]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_17_reg_6709_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_17_reg_6709_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_17_reg_6709_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_17_reg_6709_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_17_reg_6709_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_17_reg_6709_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_17_reg_6709_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_17_reg_6709_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_17_reg_6709_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_17_reg_6709_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_17_reg_6709_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_17_reg_6709_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal ap_sig_allocacmp_accu_V_1_load : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accu_V_17_reg_6709_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \accu_V_17_reg_6709[11]_i_2\ : label is "lutpair21";
  attribute HLUTNM of \accu_V_17_reg_6709[11]_i_3\ : label is "lutpair20";
  attribute HLUTNM of \accu_V_17_reg_6709[11]_i_4\ : label is "lutpair19";
  attribute HLUTNM of \accu_V_17_reg_6709[11]_i_5\ : label is "lutpair18";
  attribute HLUTNM of \accu_V_17_reg_6709[11]_i_7\ : label is "lutpair21";
  attribute HLUTNM of \accu_V_17_reg_6709[11]_i_8\ : label is "lutpair20";
  attribute HLUTNM of \accu_V_17_reg_6709[11]_i_9\ : label is "lutpair19";
  attribute HLUTNM of \accu_V_17_reg_6709[3]_i_2\ : label is "lutpair13";
  attribute HLUTNM of \accu_V_17_reg_6709[3]_i_3\ : label is "lutpair12";
  attribute HLUTNM of \accu_V_17_reg_6709[3]_i_4\ : label is "lutpair11";
  attribute HLUTNM of \accu_V_17_reg_6709[3]_i_5\ : label is "lutpair14";
  attribute HLUTNM of \accu_V_17_reg_6709[3]_i_6\ : label is "lutpair13";
  attribute HLUTNM of \accu_V_17_reg_6709[3]_i_7\ : label is "lutpair12";
  attribute HLUTNM of \accu_V_17_reg_6709[3]_i_8\ : label is "lutpair11";
  attribute HLUTNM of \accu_V_17_reg_6709[7]_i_2\ : label is "lutpair17";
  attribute HLUTNM of \accu_V_17_reg_6709[7]_i_3\ : label is "lutpair16";
  attribute HLUTNM of \accu_V_17_reg_6709[7]_i_4\ : label is "lutpair15";
  attribute HLUTNM of \accu_V_17_reg_6709[7]_i_5\ : label is "lutpair14";
  attribute HLUTNM of \accu_V_17_reg_6709[7]_i_6\ : label is "lutpair18";
  attribute HLUTNM of \accu_V_17_reg_6709[7]_i_7\ : label is "lutpair17";
  attribute HLUTNM of \accu_V_17_reg_6709[7]_i_8\ : label is "lutpair16";
  attribute HLUTNM of \accu_V_17_reg_6709[7]_i_9\ : label is "lutpair15";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_V_17_reg_6709_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_17_reg_6709_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_17_reg_6709_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_17_reg_6709_reg[7]_i_1\ : label is 35;
begin
  D(15 downto 0) <= \^d\(15 downto 0);
\accu_V_17_reg_6709[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_17_reg_6709_reg[15]_0\(10),
      I2 => \accu_V_17_reg_6709_reg[15]\(10),
      O => \accu_V_17_reg_6709[11]_i_2_n_3\
    );
\accu_V_17_reg_6709[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_17_reg_6709_reg[15]_0\(9),
      I2 => \accu_V_17_reg_6709_reg[15]\(9),
      O => \accu_V_17_reg_6709[11]_i_3_n_3\
    );
\accu_V_17_reg_6709[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_17_reg_6709_reg[15]_0\(8),
      I2 => \accu_V_17_reg_6709_reg[15]\(8),
      O => \accu_V_17_reg_6709[11]_i_4_n_3\
    );
\accu_V_17_reg_6709[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_17_reg_6709_reg[15]_0\(7),
      I2 => \accu_V_17_reg_6709_reg[15]\(7),
      O => \accu_V_17_reg_6709[11]_i_5_n_3\
    );
\accu_V_17_reg_6709[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_17_reg_6709[11]_i_2_n_3\,
      I1 => p_reg_reg_n_97,
      I2 => \accu_V_17_reg_6709_reg[15]_0\(11),
      I3 => \accu_V_17_reg_6709_reg[15]\(11),
      O => \accu_V_17_reg_6709[11]_i_6_n_3\
    );
\accu_V_17_reg_6709[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_17_reg_6709_reg[15]_0\(10),
      I2 => \accu_V_17_reg_6709_reg[15]\(10),
      I3 => \accu_V_17_reg_6709[11]_i_3_n_3\,
      O => \accu_V_17_reg_6709[11]_i_7_n_3\
    );
\accu_V_17_reg_6709[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_17_reg_6709_reg[15]_0\(9),
      I2 => \accu_V_17_reg_6709_reg[15]\(9),
      I3 => \accu_V_17_reg_6709[11]_i_4_n_3\,
      O => \accu_V_17_reg_6709[11]_i_8_n_3\
    );
\accu_V_17_reg_6709[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_17_reg_6709_reg[15]_0\(8),
      I2 => \accu_V_17_reg_6709_reg[15]\(8),
      I3 => \accu_V_17_reg_6709[11]_i_5_n_3\,
      O => \accu_V_17_reg_6709[11]_i_9_n_3\
    );
\accu_V_17_reg_6709[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_reg_n_94,
      O => \accu_V_17_reg_6709[15]_i_2_n_3\
    );
\accu_V_17_reg_6709[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \accu_V_17_reg_6709_reg[15]_0\(12),
      I1 => \accu_V_17_reg_6709_reg[15]\(12),
      I2 => p_reg_reg_n_96,
      O => \accu_V_17_reg_6709[15]_i_3_n_3\
    );
\accu_V_17_reg_6709[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_17_reg_6709_reg[15]\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_17_reg_6709_reg[15]_0\(12),
      O => \accu_V_17_reg_6709[15]_i_4_n_3\
    );
\accu_V_17_reg_6709[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => p_reg_reg_n_93,
      O => \accu_V_17_reg_6709[15]_i_5_n_3\
    );
\accu_V_17_reg_6709[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF0B40F4"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \accu_V_17_reg_6709_reg[15]\(12),
      I2 => \accu_V_17_reg_6709_reg[15]_0\(13),
      I3 => p_reg_reg_n_95,
      I4 => p_reg_reg_n_94,
      O => \accu_V_17_reg_6709[15]_i_6_n_3\
    );
\accu_V_17_reg_6709[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \accu_V_17_reg_6709[15]_i_3_n_3\,
      I1 => p_reg_reg_n_95,
      I2 => \accu_V_17_reg_6709_reg[15]_0\(13),
      I3 => \accu_V_17_reg_6709_reg[15]\(12),
      I4 => p_reg_reg_n_96,
      O => \accu_V_17_reg_6709[15]_i_7_n_3\
    );
\accu_V_17_reg_6709[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \accu_V_17_reg_6709_reg[15]_0\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_17_reg_6709_reg[15]\(12),
      I3 => \accu_V_17_reg_6709_reg[15]\(11),
      I4 => \accu_V_17_reg_6709_reg[15]_0\(11),
      I5 => p_reg_reg_n_97,
      O => \accu_V_17_reg_6709[15]_i_8_n_3\
    );
\accu_V_17_reg_6709[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_17_reg_6709_reg[15]_0\(2),
      I2 => \accu_V_17_reg_6709_reg[15]\(2),
      O => \accu_V_17_reg_6709[3]_i_2_n_3\
    );
\accu_V_17_reg_6709[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_17_reg_6709_reg[15]_0\(1),
      I2 => \accu_V_17_reg_6709_reg[15]\(1),
      O => \accu_V_17_reg_6709[3]_i_3_n_3\
    );
\accu_V_17_reg_6709[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_17_reg_6709_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_17_reg_6709_reg[15]\(0),
      O => \accu_V_17_reg_6709[3]_i_4_n_3\
    );
\accu_V_17_reg_6709[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_17_reg_6709_reg[15]_0\(3),
      I2 => \accu_V_17_reg_6709_reg[15]\(3),
      I3 => \accu_V_17_reg_6709[3]_i_2_n_3\,
      O => \accu_V_17_reg_6709[3]_i_5_n_3\
    );
\accu_V_17_reg_6709[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_17_reg_6709_reg[15]_0\(2),
      I2 => \accu_V_17_reg_6709_reg[15]\(2),
      I3 => \accu_V_17_reg_6709[3]_i_3_n_3\,
      O => \accu_V_17_reg_6709[3]_i_6_n_3\
    );
\accu_V_17_reg_6709[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_17_reg_6709_reg[15]_0\(1),
      I2 => \accu_V_17_reg_6709_reg[15]\(1),
      I3 => \accu_V_17_reg_6709[3]_i_4_n_3\,
      O => \accu_V_17_reg_6709[3]_i_7_n_3\
    );
\accu_V_17_reg_6709[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_17_reg_6709_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_17_reg_6709_reg[15]\(0),
      O => \accu_V_17_reg_6709[3]_i_8_n_3\
    );
\accu_V_17_reg_6709[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_17_reg_6709_reg[15]_0\(6),
      I2 => \accu_V_17_reg_6709_reg[15]\(6),
      O => \accu_V_17_reg_6709[7]_i_2_n_3\
    );
\accu_V_17_reg_6709[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_17_reg_6709_reg[15]_0\(5),
      I2 => \accu_V_17_reg_6709_reg[15]\(5),
      O => \accu_V_17_reg_6709[7]_i_3_n_3\
    );
\accu_V_17_reg_6709[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_17_reg_6709_reg[15]_0\(4),
      I2 => \accu_V_17_reg_6709_reg[15]\(4),
      O => \accu_V_17_reg_6709[7]_i_4_n_3\
    );
\accu_V_17_reg_6709[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_17_reg_6709_reg[15]_0\(3),
      I2 => \accu_V_17_reg_6709_reg[15]\(3),
      O => \accu_V_17_reg_6709[7]_i_5_n_3\
    );
\accu_V_17_reg_6709[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_17_reg_6709_reg[15]_0\(7),
      I2 => \accu_V_17_reg_6709_reg[15]\(7),
      I3 => \accu_V_17_reg_6709[7]_i_2_n_3\,
      O => \accu_V_17_reg_6709[7]_i_6_n_3\
    );
\accu_V_17_reg_6709[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_17_reg_6709_reg[15]_0\(6),
      I2 => \accu_V_17_reg_6709_reg[15]\(6),
      I3 => \accu_V_17_reg_6709[7]_i_3_n_3\,
      O => \accu_V_17_reg_6709[7]_i_7_n_3\
    );
\accu_V_17_reg_6709[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_17_reg_6709_reg[15]_0\(5),
      I2 => \accu_V_17_reg_6709_reg[15]\(5),
      I3 => \accu_V_17_reg_6709[7]_i_4_n_3\,
      O => \accu_V_17_reg_6709[7]_i_8_n_3\
    );
\accu_V_17_reg_6709[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_17_reg_6709_reg[15]_0\(4),
      I2 => \accu_V_17_reg_6709_reg[15]\(4),
      I3 => \accu_V_17_reg_6709[7]_i_5_n_3\,
      O => \accu_V_17_reg_6709[7]_i_9_n_3\
    );
\accu_V_17_reg_6709_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_17_reg_6709_reg[7]_i_1_n_3\,
      CO(3) => \accu_V_17_reg_6709_reg[11]_i_1_n_3\,
      CO(2) => \accu_V_17_reg_6709_reg[11]_i_1_n_4\,
      CO(1) => \accu_V_17_reg_6709_reg[11]_i_1_n_5\,
      CO(0) => \accu_V_17_reg_6709_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_17_reg_6709[11]_i_2_n_3\,
      DI(2) => \accu_V_17_reg_6709[11]_i_3_n_3\,
      DI(1) => \accu_V_17_reg_6709[11]_i_4_n_3\,
      DI(0) => \accu_V_17_reg_6709[11]_i_5_n_3\,
      O(3 downto 0) => \^d\(11 downto 8),
      S(3) => \accu_V_17_reg_6709[11]_i_6_n_3\,
      S(2) => \accu_V_17_reg_6709[11]_i_7_n_3\,
      S(1) => \accu_V_17_reg_6709[11]_i_8_n_3\,
      S(0) => \accu_V_17_reg_6709[11]_i_9_n_3\
    );
\accu_V_17_reg_6709_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_17_reg_6709_reg[11]_i_1_n_3\,
      CO(3) => \NLW_accu_V_17_reg_6709_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accu_V_17_reg_6709_reg[15]_i_1_n_4\,
      CO(1) => \accu_V_17_reg_6709_reg[15]_i_1_n_5\,
      CO(0) => \accu_V_17_reg_6709_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_17_reg_6709[15]_i_2_n_3\,
      DI(1) => \accu_V_17_reg_6709[15]_i_3_n_3\,
      DI(0) => \accu_V_17_reg_6709[15]_i_4_n_3\,
      O(3 downto 0) => \^d\(15 downto 12),
      S(3) => \accu_V_17_reg_6709[15]_i_5_n_3\,
      S(2) => \accu_V_17_reg_6709[15]_i_6_n_3\,
      S(1) => \accu_V_17_reg_6709[15]_i_7_n_3\,
      S(0) => \accu_V_17_reg_6709[15]_i_8_n_3\
    );
\accu_V_17_reg_6709_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_17_reg_6709_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_17_reg_6709_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_17_reg_6709_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_17_reg_6709_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_17_reg_6709[3]_i_2_n_3\,
      DI(2) => \accu_V_17_reg_6709[3]_i_3_n_3\,
      DI(1) => \accu_V_17_reg_6709[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \accu_V_17_reg_6709[3]_i_5_n_3\,
      S(2) => \accu_V_17_reg_6709[3]_i_6_n_3\,
      S(1) => \accu_V_17_reg_6709[3]_i_7_n_3\,
      S(0) => \accu_V_17_reg_6709[3]_i_8_n_3\
    );
\accu_V_17_reg_6709_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_17_reg_6709_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_17_reg_6709_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_17_reg_6709_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_17_reg_6709_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_17_reg_6709_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_17_reg_6709[7]_i_2_n_3\,
      DI(2) => \accu_V_17_reg_6709[7]_i_3_n_3\,
      DI(1) => \accu_V_17_reg_6709[7]_i_4_n_3\,
      DI(0) => \accu_V_17_reg_6709[7]_i_5_n_3\,
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \accu_V_17_reg_6709[7]_i_6_n_3\,
      S(2) => \accu_V_17_reg_6709[7]_i_7_n_3\,
      S(1) => \accu_V_17_reg_6709[7]_i_8_n_3\,
      S(0) => \accu_V_17_reg_6709[7]_i_9_n_3\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => ap_sig_allocacmp_accu_V_1_load(15),
      C(46) => ap_sig_allocacmp_accu_V_1_load(15),
      C(45) => ap_sig_allocacmp_accu_V_1_load(15),
      C(44) => ap_sig_allocacmp_accu_V_1_load(15),
      C(43) => ap_sig_allocacmp_accu_V_1_load(15),
      C(42) => ap_sig_allocacmp_accu_V_1_load(15),
      C(41) => ap_sig_allocacmp_accu_V_1_load(15),
      C(40) => ap_sig_allocacmp_accu_V_1_load(15),
      C(39) => ap_sig_allocacmp_accu_V_1_load(15),
      C(38) => ap_sig_allocacmp_accu_V_1_load(15),
      C(37) => ap_sig_allocacmp_accu_V_1_load(15),
      C(36) => ap_sig_allocacmp_accu_V_1_load(15),
      C(35) => ap_sig_allocacmp_accu_V_1_load(15),
      C(34) => ap_sig_allocacmp_accu_V_1_load(15),
      C(33) => ap_sig_allocacmp_accu_V_1_load(15),
      C(32) => ap_sig_allocacmp_accu_V_1_load(15),
      C(31) => ap_sig_allocacmp_accu_V_1_load(15),
      C(30) => ap_sig_allocacmp_accu_V_1_load(15),
      C(29) => ap_sig_allocacmp_accu_V_1_load(15),
      C(28) => ap_sig_allocacmp_accu_V_1_load(15),
      C(27) => ap_sig_allocacmp_accu_V_1_load(15),
      C(26) => ap_sig_allocacmp_accu_V_1_load(15),
      C(25) => ap_sig_allocacmp_accu_V_1_load(15),
      C(24) => ap_sig_allocacmp_accu_V_1_load(15),
      C(23) => ap_sig_allocacmp_accu_V_1_load(15),
      C(22) => ap_sig_allocacmp_accu_V_1_load(15),
      C(21) => ap_sig_allocacmp_accu_V_1_load(15),
      C(20) => ap_sig_allocacmp_accu_V_1_load(15),
      C(19) => ap_sig_allocacmp_accu_V_1_load(15),
      C(18) => ap_sig_allocacmp_accu_V_1_load(15),
      C(17) => ap_sig_allocacmp_accu_V_1_load(15),
      C(16) => ap_sig_allocacmp_accu_V_1_load(15),
      C(15 downto 0) => ap_sig_allocacmp_accu_V_1_load(15 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter3_fsm147_out,
      CEA2 => grp_fu_5285_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter3_fsm147_out,
      CEB2 => grp_fu_5285_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_5285_ce,
      CEP => grp_fu_5285_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => OPMODE(0),
      OPMODE(4) => OPMODE(0),
      OPMODE(3 downto 0) => B"0101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(6),
      I1 => p_reg_reg_1,
      I2 => \^d\(6),
      O => ap_sig_allocacmp_accu_V_1_load(6)
    );
\p_reg_reg_i_11__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_1,
      I2 => \^d\(5),
      O => ap_sig_allocacmp_accu_V_1_load(5)
    );
\p_reg_reg_i_12__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_1,
      I2 => \^d\(4),
      O => ap_sig_allocacmp_accu_V_1_load(4)
    );
\p_reg_reg_i_13__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(3),
      I1 => p_reg_reg_1,
      I2 => \^d\(3),
      O => ap_sig_allocacmp_accu_V_1_load(3)
    );
\p_reg_reg_i_14__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(2),
      I1 => p_reg_reg_1,
      I2 => \^d\(2),
      O => ap_sig_allocacmp_accu_V_1_load(2)
    );
\p_reg_reg_i_15__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_1,
      I2 => \^d\(1),
      O => ap_sig_allocacmp_accu_V_1_load(1)
    );
\p_reg_reg_i_16__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(0),
      I1 => p_reg_reg_1,
      I2 => \^d\(0),
      O => ap_sig_allocacmp_accu_V_1_load(0)
    );
\p_reg_reg_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(15),
      I1 => p_reg_reg_1,
      I2 => \^d\(15),
      O => ap_sig_allocacmp_accu_V_1_load(15)
    );
\p_reg_reg_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(14),
      I1 => p_reg_reg_1,
      I2 => \^d\(14),
      O => ap_sig_allocacmp_accu_V_1_load(14)
    );
\p_reg_reg_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(13),
      I1 => p_reg_reg_1,
      I2 => \^d\(13),
      O => ap_sig_allocacmp_accu_V_1_load(13)
    );
\p_reg_reg_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(12),
      I1 => p_reg_reg_1,
      I2 => \^d\(12),
      O => ap_sig_allocacmp_accu_V_1_load(12)
    );
\p_reg_reg_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(11),
      I1 => p_reg_reg_1,
      I2 => \^d\(11),
      O => ap_sig_allocacmp_accu_V_1_load(11)
    );
\p_reg_reg_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(10),
      I1 => p_reg_reg_1,
      I2 => \^d\(10),
      O => ap_sig_allocacmp_accu_V_1_load(10)
    );
\p_reg_reg_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(9),
      I1 => p_reg_reg_1,
      I2 => \^d\(9),
      O => ap_sig_allocacmp_accu_V_1_load(9)
    );
\p_reg_reg_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(8),
      I1 => p_reg_reg_1,
      I2 => \^d\(8),
      O => ap_sig_allocacmp_accu_V_1_load(8)
    );
\p_reg_reg_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(7),
      I1 => p_reg_reg_1,
      I2 => \^d\(7),
      O => ap_sig_allocacmp_accu_V_1_load(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_74 is
  port (
    OPMODE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    grp_fu_5285_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \accu_V_16_reg_6698_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_16_reg_6698_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln272_reg_5560_pp0_iter4_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_74 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_74;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_74 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^opmode\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \accu_V_16_reg_6698[11]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[11]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[11]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[11]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[11]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[11]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[11]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[11]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[15]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[15]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[15]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[15]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[15]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[15]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[15]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_16_reg_6698_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_16_reg_6698_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_16_reg_6698_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_16_reg_6698_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_16_reg_6698_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_16_reg_6698_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_16_reg_6698_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_16_reg_6698_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_16_reg_6698_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_16_reg_6698_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_16_reg_6698_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_16_reg_6698_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal ap_sig_allocacmp_accu_V_load : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accu_V_16_reg_6698_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \accu_V_16_reg_6698[11]_i_2\ : label is "lutpair10";
  attribute HLUTNM of \accu_V_16_reg_6698[11]_i_3\ : label is "lutpair9";
  attribute HLUTNM of \accu_V_16_reg_6698[11]_i_4\ : label is "lutpair8";
  attribute HLUTNM of \accu_V_16_reg_6698[11]_i_5\ : label is "lutpair7";
  attribute HLUTNM of \accu_V_16_reg_6698[11]_i_7\ : label is "lutpair10";
  attribute HLUTNM of \accu_V_16_reg_6698[11]_i_8\ : label is "lutpair9";
  attribute HLUTNM of \accu_V_16_reg_6698[11]_i_9\ : label is "lutpair8";
  attribute HLUTNM of \accu_V_16_reg_6698[3]_i_2\ : label is "lutpair2";
  attribute HLUTNM of \accu_V_16_reg_6698[3]_i_3\ : label is "lutpair1";
  attribute HLUTNM of \accu_V_16_reg_6698[3]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \accu_V_16_reg_6698[3]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \accu_V_16_reg_6698[3]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \accu_V_16_reg_6698[3]_i_7\ : label is "lutpair1";
  attribute HLUTNM of \accu_V_16_reg_6698[3]_i_8\ : label is "lutpair0";
  attribute HLUTNM of \accu_V_16_reg_6698[7]_i_2\ : label is "lutpair6";
  attribute HLUTNM of \accu_V_16_reg_6698[7]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \accu_V_16_reg_6698[7]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \accu_V_16_reg_6698[7]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \accu_V_16_reg_6698[7]_i_6\ : label is "lutpair7";
  attribute HLUTNM of \accu_V_16_reg_6698[7]_i_7\ : label is "lutpair6";
  attribute HLUTNM of \accu_V_16_reg_6698[7]_i_8\ : label is "lutpair5";
  attribute HLUTNM of \accu_V_16_reg_6698[7]_i_9\ : label is "lutpair4";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_V_16_reg_6698_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_16_reg_6698_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_16_reg_6698_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_16_reg_6698_reg[7]_i_1\ : label is 35;
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  OPMODE(0) <= \^opmode\(0);
  \icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\ <= \^icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\;
\accu_V_16_reg_6698[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_16_reg_6698_reg[15]_0\(10),
      I2 => \accu_V_16_reg_6698_reg[15]\(10),
      O => \accu_V_16_reg_6698[11]_i_2_n_3\
    );
\accu_V_16_reg_6698[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_16_reg_6698_reg[15]_0\(9),
      I2 => \accu_V_16_reg_6698_reg[15]\(9),
      O => \accu_V_16_reg_6698[11]_i_3_n_3\
    );
\accu_V_16_reg_6698[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_16_reg_6698_reg[15]_0\(8),
      I2 => \accu_V_16_reg_6698_reg[15]\(8),
      O => \accu_V_16_reg_6698[11]_i_4_n_3\
    );
\accu_V_16_reg_6698[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_16_reg_6698_reg[15]_0\(7),
      I2 => \accu_V_16_reg_6698_reg[15]\(7),
      O => \accu_V_16_reg_6698[11]_i_5_n_3\
    );
\accu_V_16_reg_6698[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_16_reg_6698[11]_i_2_n_3\,
      I1 => p_reg_reg_n_97,
      I2 => \accu_V_16_reg_6698_reg[15]_0\(11),
      I3 => \accu_V_16_reg_6698_reg[15]\(11),
      O => \accu_V_16_reg_6698[11]_i_6_n_3\
    );
\accu_V_16_reg_6698[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_16_reg_6698_reg[15]_0\(10),
      I2 => \accu_V_16_reg_6698_reg[15]\(10),
      I3 => \accu_V_16_reg_6698[11]_i_3_n_3\,
      O => \accu_V_16_reg_6698[11]_i_7_n_3\
    );
\accu_V_16_reg_6698[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_16_reg_6698_reg[15]_0\(9),
      I2 => \accu_V_16_reg_6698_reg[15]\(9),
      I3 => \accu_V_16_reg_6698[11]_i_4_n_3\,
      O => \accu_V_16_reg_6698[11]_i_8_n_3\
    );
\accu_V_16_reg_6698[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_16_reg_6698_reg[15]_0\(8),
      I2 => \accu_V_16_reg_6698_reg[15]\(8),
      I3 => \accu_V_16_reg_6698[11]_i_5_n_3\,
      O => \accu_V_16_reg_6698[11]_i_9_n_3\
    );
\accu_V_16_reg_6698[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_reg_n_94,
      O => \accu_V_16_reg_6698[15]_i_3_n_3\
    );
\accu_V_16_reg_6698[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \accu_V_16_reg_6698_reg[15]_0\(12),
      I1 => \accu_V_16_reg_6698_reg[15]\(12),
      I2 => p_reg_reg_n_96,
      O => \accu_V_16_reg_6698[15]_i_4_n_3\
    );
\accu_V_16_reg_6698[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_16_reg_6698_reg[15]\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_16_reg_6698_reg[15]_0\(12),
      O => \accu_V_16_reg_6698[15]_i_5_n_3\
    );
\accu_V_16_reg_6698[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => p_reg_reg_n_93,
      O => \accu_V_16_reg_6698[15]_i_6_n_3\
    );
\accu_V_16_reg_6698[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF0B40F4"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \accu_V_16_reg_6698_reg[15]\(12),
      I2 => \accu_V_16_reg_6698_reg[15]_0\(13),
      I3 => p_reg_reg_n_95,
      I4 => p_reg_reg_n_94,
      O => \accu_V_16_reg_6698[15]_i_7_n_3\
    );
\accu_V_16_reg_6698[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \accu_V_16_reg_6698[15]_i_4_n_3\,
      I1 => p_reg_reg_n_95,
      I2 => \accu_V_16_reg_6698_reg[15]_0\(13),
      I3 => \accu_V_16_reg_6698_reg[15]\(12),
      I4 => p_reg_reg_n_96,
      O => \accu_V_16_reg_6698[15]_i_8_n_3\
    );
\accu_V_16_reg_6698[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \accu_V_16_reg_6698_reg[15]_0\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_16_reg_6698_reg[15]\(12),
      I3 => \accu_V_16_reg_6698_reg[15]\(11),
      I4 => \accu_V_16_reg_6698_reg[15]_0\(11),
      I5 => p_reg_reg_n_97,
      O => \accu_V_16_reg_6698[15]_i_9_n_3\
    );
\accu_V_16_reg_6698[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_16_reg_6698_reg[15]_0\(2),
      I2 => \accu_V_16_reg_6698_reg[15]\(2),
      O => \accu_V_16_reg_6698[3]_i_2_n_3\
    );
\accu_V_16_reg_6698[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_16_reg_6698_reg[15]_0\(1),
      I2 => \accu_V_16_reg_6698_reg[15]\(1),
      O => \accu_V_16_reg_6698[3]_i_3_n_3\
    );
\accu_V_16_reg_6698[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_16_reg_6698_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_16_reg_6698_reg[15]\(0),
      O => \accu_V_16_reg_6698[3]_i_4_n_3\
    );
\accu_V_16_reg_6698[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_16_reg_6698_reg[15]_0\(3),
      I2 => \accu_V_16_reg_6698_reg[15]\(3),
      I3 => \accu_V_16_reg_6698[3]_i_2_n_3\,
      O => \accu_V_16_reg_6698[3]_i_5_n_3\
    );
\accu_V_16_reg_6698[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_16_reg_6698_reg[15]_0\(2),
      I2 => \accu_V_16_reg_6698_reg[15]\(2),
      I3 => \accu_V_16_reg_6698[3]_i_3_n_3\,
      O => \accu_V_16_reg_6698[3]_i_6_n_3\
    );
\accu_V_16_reg_6698[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_16_reg_6698_reg[15]_0\(1),
      I2 => \accu_V_16_reg_6698_reg[15]\(1),
      I3 => \accu_V_16_reg_6698[3]_i_4_n_3\,
      O => \accu_V_16_reg_6698[3]_i_7_n_3\
    );
\accu_V_16_reg_6698[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_16_reg_6698_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_16_reg_6698_reg[15]\(0),
      O => \accu_V_16_reg_6698[3]_i_8_n_3\
    );
\accu_V_16_reg_6698[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_16_reg_6698_reg[15]_0\(6),
      I2 => \accu_V_16_reg_6698_reg[15]\(6),
      O => \accu_V_16_reg_6698[7]_i_2_n_3\
    );
\accu_V_16_reg_6698[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_16_reg_6698_reg[15]_0\(5),
      I2 => \accu_V_16_reg_6698_reg[15]\(5),
      O => \accu_V_16_reg_6698[7]_i_3_n_3\
    );
\accu_V_16_reg_6698[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_16_reg_6698_reg[15]_0\(4),
      I2 => \accu_V_16_reg_6698_reg[15]\(4),
      O => \accu_V_16_reg_6698[7]_i_4_n_3\
    );
\accu_V_16_reg_6698[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_16_reg_6698_reg[15]_0\(3),
      I2 => \accu_V_16_reg_6698_reg[15]\(3),
      O => \accu_V_16_reg_6698[7]_i_5_n_3\
    );
\accu_V_16_reg_6698[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_16_reg_6698_reg[15]_0\(7),
      I2 => \accu_V_16_reg_6698_reg[15]\(7),
      I3 => \accu_V_16_reg_6698[7]_i_2_n_3\,
      O => \accu_V_16_reg_6698[7]_i_6_n_3\
    );
\accu_V_16_reg_6698[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_16_reg_6698_reg[15]_0\(6),
      I2 => \accu_V_16_reg_6698_reg[15]\(6),
      I3 => \accu_V_16_reg_6698[7]_i_3_n_3\,
      O => \accu_V_16_reg_6698[7]_i_7_n_3\
    );
\accu_V_16_reg_6698[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_16_reg_6698_reg[15]_0\(5),
      I2 => \accu_V_16_reg_6698_reg[15]\(5),
      I3 => \accu_V_16_reg_6698[7]_i_4_n_3\,
      O => \accu_V_16_reg_6698[7]_i_8_n_3\
    );
\accu_V_16_reg_6698[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_16_reg_6698_reg[15]_0\(4),
      I2 => \accu_V_16_reg_6698_reg[15]\(4),
      I3 => \accu_V_16_reg_6698[7]_i_5_n_3\,
      O => \accu_V_16_reg_6698[7]_i_9_n_3\
    );
\accu_V_16_reg_6698_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_16_reg_6698_reg[7]_i_1_n_3\,
      CO(3) => \accu_V_16_reg_6698_reg[11]_i_1_n_3\,
      CO(2) => \accu_V_16_reg_6698_reg[11]_i_1_n_4\,
      CO(1) => \accu_V_16_reg_6698_reg[11]_i_1_n_5\,
      CO(0) => \accu_V_16_reg_6698_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_16_reg_6698[11]_i_2_n_3\,
      DI(2) => \accu_V_16_reg_6698[11]_i_3_n_3\,
      DI(1) => \accu_V_16_reg_6698[11]_i_4_n_3\,
      DI(0) => \accu_V_16_reg_6698[11]_i_5_n_3\,
      O(3 downto 0) => \^d\(11 downto 8),
      S(3) => \accu_V_16_reg_6698[11]_i_6_n_3\,
      S(2) => \accu_V_16_reg_6698[11]_i_7_n_3\,
      S(1) => \accu_V_16_reg_6698[11]_i_8_n_3\,
      S(0) => \accu_V_16_reg_6698[11]_i_9_n_3\
    );
\accu_V_16_reg_6698_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_16_reg_6698_reg[11]_i_1_n_3\,
      CO(3) => \NLW_accu_V_16_reg_6698_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \accu_V_16_reg_6698_reg[15]_i_2_n_4\,
      CO(1) => \accu_V_16_reg_6698_reg[15]_i_2_n_5\,
      CO(0) => \accu_V_16_reg_6698_reg[15]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_16_reg_6698[15]_i_3_n_3\,
      DI(1) => \accu_V_16_reg_6698[15]_i_4_n_3\,
      DI(0) => \accu_V_16_reg_6698[15]_i_5_n_3\,
      O(3 downto 0) => \^d\(15 downto 12),
      S(3) => \accu_V_16_reg_6698[15]_i_6_n_3\,
      S(2) => \accu_V_16_reg_6698[15]_i_7_n_3\,
      S(1) => \accu_V_16_reg_6698[15]_i_8_n_3\,
      S(0) => \accu_V_16_reg_6698[15]_i_9_n_3\
    );
\accu_V_16_reg_6698_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_16_reg_6698_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_16_reg_6698_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_16_reg_6698_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_16_reg_6698_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_16_reg_6698[3]_i_2_n_3\,
      DI(2) => \accu_V_16_reg_6698[3]_i_3_n_3\,
      DI(1) => \accu_V_16_reg_6698[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \accu_V_16_reg_6698[3]_i_5_n_3\,
      S(2) => \accu_V_16_reg_6698[3]_i_6_n_3\,
      S(1) => \accu_V_16_reg_6698[3]_i_7_n_3\,
      S(0) => \accu_V_16_reg_6698[3]_i_8_n_3\
    );
\accu_V_16_reg_6698_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_16_reg_6698_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_16_reg_6698_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_16_reg_6698_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_16_reg_6698_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_16_reg_6698_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_16_reg_6698[7]_i_2_n_3\,
      DI(2) => \accu_V_16_reg_6698[7]_i_3_n_3\,
      DI(1) => \accu_V_16_reg_6698[7]_i_4_n_3\,
      DI(0) => \accu_V_16_reg_6698[7]_i_5_n_3\,
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \accu_V_16_reg_6698[7]_i_6_n_3\,
      S(2) => \accu_V_16_reg_6698[7]_i_7_n_3\,
      S(1) => \accu_V_16_reg_6698[7]_i_8_n_3\,
      S(0) => \accu_V_16_reg_6698[7]_i_9_n_3\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => ap_sig_allocacmp_accu_V_load(15),
      C(46) => ap_sig_allocacmp_accu_V_load(15),
      C(45) => ap_sig_allocacmp_accu_V_load(15),
      C(44) => ap_sig_allocacmp_accu_V_load(15),
      C(43) => ap_sig_allocacmp_accu_V_load(15),
      C(42) => ap_sig_allocacmp_accu_V_load(15),
      C(41) => ap_sig_allocacmp_accu_V_load(15),
      C(40) => ap_sig_allocacmp_accu_V_load(15),
      C(39) => ap_sig_allocacmp_accu_V_load(15),
      C(38) => ap_sig_allocacmp_accu_V_load(15),
      C(37) => ap_sig_allocacmp_accu_V_load(15),
      C(36) => ap_sig_allocacmp_accu_V_load(15),
      C(35) => ap_sig_allocacmp_accu_V_load(15),
      C(34) => ap_sig_allocacmp_accu_V_load(15),
      C(33) => ap_sig_allocacmp_accu_V_load(15),
      C(32) => ap_sig_allocacmp_accu_V_load(15),
      C(31) => ap_sig_allocacmp_accu_V_load(15),
      C(30) => ap_sig_allocacmp_accu_V_load(15),
      C(29) => ap_sig_allocacmp_accu_V_load(15),
      C(28) => ap_sig_allocacmp_accu_V_load(15),
      C(27) => ap_sig_allocacmp_accu_V_load(15),
      C(26) => ap_sig_allocacmp_accu_V_load(15),
      C(25) => ap_sig_allocacmp_accu_V_load(15),
      C(24) => ap_sig_allocacmp_accu_V_load(15),
      C(23) => ap_sig_allocacmp_accu_V_load(15),
      C(22) => ap_sig_allocacmp_accu_V_load(15),
      C(21) => ap_sig_allocacmp_accu_V_load(15),
      C(20) => ap_sig_allocacmp_accu_V_load(15),
      C(19) => ap_sig_allocacmp_accu_V_load(15),
      C(18) => ap_sig_allocacmp_accu_V_load(15),
      C(17) => ap_sig_allocacmp_accu_V_load(15),
      C(16) => ap_sig_allocacmp_accu_V_load(15),
      C(15 downto 0) => ap_sig_allocacmp_accu_V_load(15 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter3_fsm147_out,
      CEA2 => grp_fu_5285_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter3_fsm147_out,
      CEB2 => grp_fu_5285_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_5285_ce,
      CEP => grp_fu_5285_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => \^opmode\(0),
      OPMODE(4) => \^opmode\(0),
      OPMODE(3 downto 0) => B"0101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(7),
      I1 => \^icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\,
      I2 => \^d\(7),
      O => ap_sig_allocacmp_accu_V_load(7)
    );
\p_reg_reg_i_11__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(6),
      I1 => \^icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\,
      I2 => \^d\(6),
      O => ap_sig_allocacmp_accu_V_load(6)
    );
\p_reg_reg_i_12__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => \^icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\,
      I2 => \^d\(5),
      O => ap_sig_allocacmp_accu_V_load(5)
    );
\p_reg_reg_i_13__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => \^icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\,
      I2 => \^d\(4),
      O => ap_sig_allocacmp_accu_V_load(4)
    );
\p_reg_reg_i_14__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(3),
      I1 => \^icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\,
      I2 => \^d\(3),
      O => ap_sig_allocacmp_accu_V_load(3)
    );
\p_reg_reg_i_15__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(2),
      I1 => \^icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\,
      I2 => \^d\(2),
      O => ap_sig_allocacmp_accu_V_load(2)
    );
\p_reg_reg_i_16__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => \^icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\,
      I2 => \^d\(1),
      O => ap_sig_allocacmp_accu_V_load(1)
    );
p_reg_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(0),
      I1 => \^icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\,
      I2 => \^d\(0),
      O => ap_sig_allocacmp_accu_V_load(0)
    );
p_reg_reg_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln272_reg_5560_pp0_iter4_reg,
      O => \^opmode\(0)
    );
p_reg_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_reg_reg_1,
      I1 => p_reg_reg_2(0),
      O => \^icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\
    );
\p_reg_reg_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(15),
      I1 => \^icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\,
      I2 => \^d\(15),
      O => ap_sig_allocacmp_accu_V_load(15)
    );
\p_reg_reg_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(14),
      I1 => \^icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\,
      I2 => \^d\(14),
      O => ap_sig_allocacmp_accu_V_load(14)
    );
\p_reg_reg_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(13),
      I1 => \^icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\,
      I2 => \^d\(13),
      O => ap_sig_allocacmp_accu_V_load(13)
    );
\p_reg_reg_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(12),
      I1 => \^icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\,
      I2 => \^d\(12),
      O => ap_sig_allocacmp_accu_V_load(12)
    );
\p_reg_reg_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(11),
      I1 => \^icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\,
      I2 => \^d\(11),
      O => ap_sig_allocacmp_accu_V_load(11)
    );
\p_reg_reg_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(10),
      I1 => \^icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\,
      I2 => \^d\(10),
      O => ap_sig_allocacmp_accu_V_load(10)
    );
\p_reg_reg_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(9),
      I1 => \^icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\,
      I2 => \^d\(9),
      O => ap_sig_allocacmp_accu_V_load(9)
    );
\p_reg_reg_i_9__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_0(8),
      I1 => \^icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\,
      I2 => \^d\(8),
      O => ap_sig_allocacmp_accu_V_load(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_45 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_45 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_45;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_45 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_46 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_46 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_46;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_46 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_47 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_47 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_47;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_47 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_48 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_48 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_48;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_48 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_49 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_49 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_49;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_49 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_50 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_50 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_50;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_50 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_51 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_51 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_51;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_51 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_52 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_52 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_52;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_52 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_53 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_53 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_53;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_53 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_54 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_54 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_54;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_54 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_55 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_55 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_55;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_55 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_56 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_56 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_56;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_56 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_57 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_57 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_57;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_57 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_58 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter3_fsm147_out : out STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln290_reg_5932_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln249_reg_5523_pp0_iter6_reg : in STD_LOGIC;
    dout_4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_58 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_58;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_58 is
  signal \^ap_ns_iter3_fsm147_out\ : STD_LOGIC;
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
  ap_NS_iter3_fsm147_out <= \^ap_ns_iter3_fsm147_out\;
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => \^ap_ns_iter3_fsm147_out\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => \^ap_ns_iter3_fsm147_out\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
\icmp_ln249_reg_5523_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AAAAAAAAAA"
    )
        port map (
      I0 => dout_2(0),
      I1 => dout_3(0),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_5932_pp0_iter6_reg,
      I4 => icmp_ln249_reg_5523_pp0_iter6_reg,
      I5 => dout_4(0),
      O => \^ap_ns_iter3_fsm147_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_59 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_59 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_59;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_59 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_60 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_60 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_60;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_60 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_61 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_61 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_61;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_61 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_62 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_62 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_62;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_62 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_63 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_63 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_63;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_63 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_64 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_64 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_64;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_64 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_65 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_65 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_65;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_65 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_66 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_66 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_66;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_66 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_67 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    r_V_1_reg_60130 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_67 : entity is "MVAU_hls_2_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_67;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_67 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm148_out,
      CEA2 => ap_NS_iter3_fsm147_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_60130,
      CEB2 => ap_NS_iter3_fsm147_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mux_164_27_1_1 is
  port (
    mux_3_1 : out STD_LOGIC_VECTOR ( 26 downto 0 );
    mux_3_0 : out STD_LOGIC_VECTOR ( 26 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_12__0_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_12__0_1\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_12__0_2\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_12__0_3\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_12__0_4\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_12__0_5\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_12__0_6\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_13__1_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_13__1_1\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_13__1_2\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_13__1_3\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_13__1_4\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_13__1_5\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_13__1_6\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_13__1_7\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mux_164_27_1_1 : entity is "MVAU_hls_2_mux_164_27_1_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mux_164_27_1_1;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mux_164_27_1_1 is
  signal mux_2_0 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal mux_2_1 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal mux_2_2 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal mux_2_3 : STD_LOGIC_VECTOR ( 26 downto 0 );
begin
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(10),
      I1 => \p_reg_reg_i_12__0_4\(10),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(10),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(10),
      O => mux_2_2(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(10),
      I1 => \p_reg_reg_i_12__0_0\(10),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(10),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(10),
      O => mux_2_3(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(10),
      I1 => \p_reg_reg_i_13__1_5\(10),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(10),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(10),
      O => mux_2_0(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(10),
      I1 => \p_reg_reg_i_13__1_1\(10),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(10),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(10),
      O => mux_2_1(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(11),
      I1 => \p_reg_reg_i_12__0_4\(11),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(11),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(11),
      O => mux_2_2(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \p_reg_reg_i_12__0_0\(11),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(11),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(11),
      O => mux_2_3(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(11),
      I1 => \p_reg_reg_i_13__1_5\(11),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(11),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(11),
      O => mux_2_0(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(11),
      I1 => \p_reg_reg_i_13__1_1\(11),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(11),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(11),
      O => mux_2_1(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(15),
      I1 => \p_reg_reg_i_12__0_4\(15),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(15),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(15),
      O => mux_2_2(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \p_reg_reg_i_12__0_0\(15),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(15),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(15),
      O => mux_2_3(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(15),
      I1 => \p_reg_reg_i_13__1_5\(15),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(15),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(15),
      O => mux_2_0(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(15),
      I1 => \p_reg_reg_i_13__1_1\(15),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(15),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(15),
      O => mux_2_1(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(16),
      I1 => \p_reg_reg_i_12__0_4\(16),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(16),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(16),
      O => mux_2_2(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(16),
      I1 => \p_reg_reg_i_12__0_0\(16),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(16),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(16),
      O => mux_2_3(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(16),
      I1 => \p_reg_reg_i_13__1_5\(16),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(16),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(16),
      O => mux_2_0(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(16),
      I1 => \p_reg_reg_i_13__1_1\(16),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(16),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(16),
      O => mux_2_1(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(17),
      I1 => \p_reg_reg_i_12__0_4\(17),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(17),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(17),
      O => mux_2_2(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(17),
      I1 => \p_reg_reg_i_12__0_0\(17),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(17),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(17),
      O => mux_2_3(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(17),
      I1 => \p_reg_reg_i_13__1_5\(17),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(17),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(17),
      O => mux_2_0(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(17),
      I1 => \p_reg_reg_i_13__1_1\(17),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(17),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(17),
      O => mux_2_1(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(18),
      I1 => \p_reg_reg_i_12__0_4\(18),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(18),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(18),
      O => mux_2_2(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(18),
      I1 => \p_reg_reg_i_12__0_0\(18),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(18),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(18),
      O => mux_2_3(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(18),
      I1 => \p_reg_reg_i_13__1_5\(18),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(18),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(18),
      O => mux_2_0(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(18),
      I1 => \p_reg_reg_i_13__1_1\(18),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(18),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(18),
      O => mux_2_1(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(19),
      I1 => \p_reg_reg_i_12__0_4\(19),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(19),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(19),
      O => mux_2_2(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \p_reg_reg_i_12__0_0\(19),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(19),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(19),
      O => mux_2_3(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(19),
      I1 => \p_reg_reg_i_13__1_5\(19),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(19),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(19),
      O => mux_2_0(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(19),
      I1 => \p_reg_reg_i_13__1_1\(19),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(19),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(19),
      O => mux_2_1(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(20),
      I1 => \p_reg_reg_i_12__0_4\(20),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(20),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(20),
      O => mux_2_2(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(20),
      I1 => \p_reg_reg_i_12__0_0\(20),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(20),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(20),
      O => mux_2_3(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(20),
      I1 => \p_reg_reg_i_13__1_5\(20),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(20),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(20),
      O => mux_2_0(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(20),
      I1 => \p_reg_reg_i_13__1_1\(20),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(20),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(20),
      O => mux_2_1(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(21),
      I1 => \p_reg_reg_i_12__0_4\(21),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(21),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(21),
      O => mux_2_2(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(21),
      I1 => \p_reg_reg_i_12__0_0\(21),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(21),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(21),
      O => mux_2_3(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(21),
      I1 => \p_reg_reg_i_13__1_5\(21),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(21),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(21),
      O => mux_2_0(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(21),
      I1 => \p_reg_reg_i_13__1_1\(21),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(21),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(21),
      O => mux_2_1(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(22),
      I1 => \p_reg_reg_i_12__0_4\(22),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(22),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(22),
      O => mux_2_2(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(22),
      I1 => \p_reg_reg_i_12__0_0\(22),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(22),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(22),
      O => mux_2_3(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(22),
      I1 => \p_reg_reg_i_13__1_5\(22),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(22),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(22),
      O => mux_2_0(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(22),
      I1 => \p_reg_reg_i_13__1_1\(22),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(22),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(22),
      O => mux_2_1(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(23),
      I1 => \p_reg_reg_i_12__0_4\(23),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(23),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(23),
      O => mux_2_2(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \p_reg_reg_i_12__0_0\(23),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(23),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(23),
      O => mux_2_3(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(23),
      I1 => \p_reg_reg_i_13__1_5\(23),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(23),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(23),
      O => mux_2_0(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(23),
      I1 => \p_reg_reg_i_13__1_1\(23),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(23),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(23),
      O => mux_2_1(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(3),
      I1 => \p_reg_reg_i_12__0_4\(3),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(3),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(3),
      O => mux_2_2(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => \p_reg_reg_i_12__0_0\(3),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(3),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(3),
      O => mux_2_3(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(3),
      I1 => \p_reg_reg_i_13__1_5\(3),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(3),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(3),
      O => mux_2_0(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(3),
      I1 => \p_reg_reg_i_13__1_1\(3),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(3),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(3),
      O => mux_2_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(4),
      I1 => \p_reg_reg_i_12__0_4\(4),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(4),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(4),
      O => mux_2_2(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(4),
      I1 => \p_reg_reg_i_12__0_0\(4),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(4),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(4),
      O => mux_2_3(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(4),
      I1 => \p_reg_reg_i_13__1_5\(4),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(4),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(4),
      O => mux_2_0(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(4),
      I1 => \p_reg_reg_i_13__1_1\(4),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(4),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(4),
      O => mux_2_1(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(5),
      I1 => \p_reg_reg_i_12__0_4\(5),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(5),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(5),
      O => mux_2_2(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(5),
      I1 => \p_reg_reg_i_12__0_0\(5),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(5),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(5),
      O => mux_2_3(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(5),
      I1 => \p_reg_reg_i_13__1_5\(5),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(5),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(5),
      O => mux_2_0(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(5),
      I1 => \p_reg_reg_i_13__1_1\(5),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(5),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(5),
      O => mux_2_1(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(6),
      I1 => \p_reg_reg_i_12__0_4\(6),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(6),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(6),
      O => mux_2_2(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(6),
      I1 => \p_reg_reg_i_12__0_0\(6),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(6),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(6),
      O => mux_2_3(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(6),
      I1 => \p_reg_reg_i_13__1_5\(6),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(6),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(6),
      O => mux_2_0(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(6),
      I1 => \p_reg_reg_i_13__1_1\(6),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(6),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(6),
      O => mux_2_1(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(7),
      I1 => \p_reg_reg_i_12__0_4\(7),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(7),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(7),
      O => mux_2_2(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => \p_reg_reg_i_12__0_0\(7),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(7),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(7),
      O => mux_2_3(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(7),
      I1 => \p_reg_reg_i_13__1_5\(7),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(7),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(7),
      O => mux_2_0(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(7),
      I1 => \p_reg_reg_i_13__1_1\(7),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(7),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(7),
      O => mux_2_1(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(8),
      I1 => \p_reg_reg_i_12__0_4\(8),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(8),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(8),
      O => mux_2_2(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(8),
      I1 => \p_reg_reg_i_12__0_0\(8),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(8),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(8),
      O => mux_2_3(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(8),
      I1 => \p_reg_reg_i_13__1_5\(8),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(8),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(8),
      O => mux_2_0(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(8),
      I1 => \p_reg_reg_i_13__1_1\(8),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(8),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(8),
      O => mux_2_1(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(9),
      I1 => \p_reg_reg_i_12__0_4\(9),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(9),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(9),
      O => mux_2_2(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(9),
      I1 => \p_reg_reg_i_12__0_0\(9),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(9),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(9),
      O => mux_2_3(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(9),
      I1 => \p_reg_reg_i_13__1_5\(9),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(9),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(9),
      O => mux_2_0(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(9),
      I1 => \p_reg_reg_i_13__1_1\(9),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(9),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(9),
      O => mux_2_1(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(10),
      I1 => mux_2_3(10),
      O => mux_3_1(10),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(10),
      I1 => mux_2_1(10),
      O => mux_3_0(10),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(11),
      I1 => mux_2_3(11),
      O => mux_3_1(11),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(11),
      I1 => mux_2_1(11),
      O => mux_3_0(11),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(15),
      I1 => mux_2_3(15),
      O => mux_3_1(15),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(15),
      I1 => mux_2_1(15),
      O => mux_3_0(15),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(16),
      I1 => mux_2_3(16),
      O => mux_3_1(16),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(16),
      I1 => mux_2_1(16),
      O => mux_3_0(16),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(17),
      I1 => mux_2_3(17),
      O => mux_3_1(17),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(17),
      I1 => mux_2_1(17),
      O => mux_3_0(17),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(18),
      I1 => mux_2_3(18),
      O => mux_3_1(18),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(18),
      I1 => mux_2_1(18),
      O => mux_3_0(18),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(19),
      I1 => mux_2_3(19),
      O => mux_3_1(19),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(19),
      I1 => mux_2_1(19),
      O => mux_3_0(19),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(20),
      I1 => mux_2_3(20),
      O => mux_3_1(20),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(20),
      I1 => mux_2_1(20),
      O => mux_3_0(20),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(21),
      I1 => mux_2_3(21),
      O => mux_3_1(21),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(21),
      I1 => mux_2_1(21),
      O => mux_3_0(21),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(22),
      I1 => mux_2_3(22),
      O => mux_3_1(22),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(22),
      I1 => mux_2_1(22),
      O => mux_3_0(22),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(23),
      I1 => mux_2_3(23),
      O => mux_3_1(23),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[23]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(23),
      I1 => mux_2_1(23),
      O => mux_3_0(23),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(3),
      I1 => mux_2_3(3),
      O => mux_3_1(3),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(3),
      I1 => mux_2_1(3),
      O => mux_3_0(3),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(4),
      I1 => mux_2_3(4),
      O => mux_3_1(4),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(4),
      I1 => mux_2_1(4),
      O => mux_3_0(4),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(5),
      I1 => mux_2_3(5),
      O => mux_3_1(5),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(5),
      I1 => mux_2_1(5),
      O => mux_3_0(5),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(6),
      I1 => mux_2_3(6),
      O => mux_3_1(6),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(6),
      I1 => mux_2_1(6),
      O => mux_3_0(6),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(7),
      I1 => mux_2_3(7),
      O => mux_3_1(7),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(7),
      I1 => mux_2_1(7),
      O => mux_3_0(7),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(8),
      I1 => mux_2_3(8),
      O => mux_3_1(8),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(8),
      I1 => mux_2_1(8),
      O => mux_3_0(8),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(9),
      I1 => mux_2_3(9),
      O => mux_3_1(9),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(9),
      I1 => mux_2_1(9),
      O => mux_3_0(9),
      S => p_reg_reg(2)
    );
p_reg_reg_i_12: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(2),
      I1 => mux_2_3(2),
      O => mux_3_1(2),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_12__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(26),
      I1 => mux_2_3(26),
      O => mux_3_1(26),
      S => p_reg_reg(2)
    );
p_reg_reg_i_13: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(14),
      I1 => mux_2_3(14),
      O => mux_3_1(14),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_13__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(2),
      I1 => mux_2_1(2),
      O => mux_3_0(2),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_13__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(26),
      I1 => mux_2_1(26),
      O => mux_3_0(26),
      S => p_reg_reg(2)
    );
p_reg_reg_i_14: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(1),
      I1 => mux_2_3(1),
      O => mux_3_1(1),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_14__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(25),
      I1 => mux_2_3(25),
      O => mux_3_1(25),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_14__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(14),
      I1 => mux_2_1(14),
      O => mux_3_0(14),
      S => p_reg_reg(2)
    );
p_reg_reg_i_15: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(13),
      I1 => mux_2_3(13),
      O => mux_3_1(13),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_15__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(1),
      I1 => mux_2_1(1),
      O => mux_3_0(1),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_15__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(25),
      I1 => mux_2_1(25),
      O => mux_3_0(25),
      S => p_reg_reg(2)
    );
p_reg_reg_i_16: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(0),
      I1 => mux_2_3(0),
      O => mux_3_1(0),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_16__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(24),
      I1 => mux_2_3(24),
      O => mux_3_1(24),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_16__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(13),
      I1 => mux_2_1(13),
      O => mux_3_0(13),
      S => p_reg_reg(2)
    );
p_reg_reg_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(12),
      I1 => mux_2_3(12),
      O => mux_3_1(12),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_17__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(0),
      I1 => mux_2_1(0),
      O => mux_3_0(0),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_17__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(24),
      I1 => mux_2_1(24),
      O => mux_3_0(24),
      S => p_reg_reg(2)
    );
p_reg_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(2),
      I1 => \p_reg_reg_i_12__0_4\(2),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(2),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(2),
      O => mux_2_2(2)
    );
\p_reg_reg_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(26),
      I1 => \p_reg_reg_i_12__0_4\(26),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(26),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(26),
      O => mux_2_2(26)
    );
\p_reg_reg_i_18__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(12),
      I1 => mux_2_1(12),
      O => mux_3_0(12),
      S => p_reg_reg(2)
    );
p_reg_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(2),
      I1 => \p_reg_reg_i_12__0_0\(2),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(2),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(2),
      O => mux_2_3(2)
    );
\p_reg_reg_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(26),
      I1 => \p_reg_reg_i_12__0_0\(26),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(26),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(26),
      O => mux_2_3(26)
    );
\p_reg_reg_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(14),
      I1 => \p_reg_reg_i_12__0_4\(14),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(14),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(14),
      O => mux_2_2(14)
    );
p_reg_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(14),
      I1 => \p_reg_reg_i_12__0_0\(14),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(14),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(14),
      O => mux_2_3(14)
    );
\p_reg_reg_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(2),
      I1 => \p_reg_reg_i_13__1_5\(2),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(2),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(2),
      O => mux_2_0(2)
    );
\p_reg_reg_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(26),
      I1 => \p_reg_reg_i_13__1_5\(26),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(26),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(26),
      O => mux_2_0(26)
    );
p_reg_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(2),
      I1 => \p_reg_reg_i_13__1_1\(2),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(2),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(2),
      O => mux_2_1(2)
    );
\p_reg_reg_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(26),
      I1 => \p_reg_reg_i_13__1_1\(26),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(26),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(26),
      O => mux_2_1(26)
    );
\p_reg_reg_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(14),
      I1 => \p_reg_reg_i_13__1_5\(14),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(14),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(14),
      O => mux_2_0(14)
    );
p_reg_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(1),
      I1 => \p_reg_reg_i_12__0_4\(1),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(1),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(1),
      O => mux_2_2(1)
    );
\p_reg_reg_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(25),
      I1 => \p_reg_reg_i_12__0_4\(25),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(25),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(25),
      O => mux_2_2(25)
    );
\p_reg_reg_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(14),
      I1 => \p_reg_reg_i_13__1_1\(14),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(14),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(14),
      O => mux_2_1(14)
    );
p_reg_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(1),
      I1 => \p_reg_reg_i_12__0_0\(1),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(1),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(1),
      O => mux_2_3(1)
    );
\p_reg_reg_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(25),
      I1 => \p_reg_reg_i_12__0_0\(25),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(25),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(25),
      O => mux_2_3(25)
    );
\p_reg_reg_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(13),
      I1 => \p_reg_reg_i_12__0_4\(13),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(13),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(13),
      O => mux_2_2(13)
    );
p_reg_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(13),
      I1 => \p_reg_reg_i_12__0_0\(13),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(13),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(13),
      O => mux_2_3(13)
    );
\p_reg_reg_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(1),
      I1 => \p_reg_reg_i_13__1_5\(1),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(1),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(1),
      O => mux_2_0(1)
    );
\p_reg_reg_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(25),
      I1 => \p_reg_reg_i_13__1_5\(25),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(25),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(25),
      O => mux_2_0(25)
    );
p_reg_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(1),
      I1 => \p_reg_reg_i_13__1_1\(1),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(1),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(1),
      O => mux_2_1(1)
    );
\p_reg_reg_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(25),
      I1 => \p_reg_reg_i_13__1_1\(25),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(25),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(25),
      O => mux_2_1(25)
    );
\p_reg_reg_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(13),
      I1 => \p_reg_reg_i_13__1_5\(13),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(13),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(13),
      O => mux_2_0(13)
    );
p_reg_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(0),
      I1 => \p_reg_reg_i_12__0_4\(0),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(0),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(0),
      O => mux_2_2(0)
    );
\p_reg_reg_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(24),
      I1 => \p_reg_reg_i_12__0_4\(24),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(24),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(24),
      O => mux_2_2(24)
    );
\p_reg_reg_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(13),
      I1 => \p_reg_reg_i_13__1_1\(13),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(13),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(13),
      O => mux_2_1(13)
    );
p_reg_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(0),
      I1 => \p_reg_reg_i_12__0_0\(0),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(0),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(0),
      O => mux_2_3(0)
    );
\p_reg_reg_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(24),
      I1 => \p_reg_reg_i_12__0_0\(24),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(24),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(24),
      O => mux_2_3(24)
    );
\p_reg_reg_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_12__0_3\(12),
      I1 => \p_reg_reg_i_12__0_4\(12),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_5\(12),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_6\(12),
      O => mux_2_2(12)
    );
p_reg_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(12),
      I1 => \p_reg_reg_i_12__0_0\(12),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_12__0_1\(12),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_12__0_2\(12),
      O => mux_2_3(12)
    );
\p_reg_reg_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(0),
      I1 => \p_reg_reg_i_13__1_5\(0),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(0),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(0),
      O => mux_2_0(0)
    );
\p_reg_reg_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(24),
      I1 => \p_reg_reg_i_13__1_5\(24),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(24),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(24),
      O => mux_2_0(24)
    );
p_reg_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(0),
      I1 => \p_reg_reg_i_13__1_1\(0),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(0),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(0),
      O => mux_2_1(0)
    );
\p_reg_reg_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(24),
      I1 => \p_reg_reg_i_13__1_1\(24),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(24),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(24),
      O => mux_2_1(24)
    );
\p_reg_reg_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_4\(12),
      I1 => \p_reg_reg_i_13__1_5\(12),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_6\(12),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_7\(12),
      O => mux_2_0(12)
    );
p_reg_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_13__1_0\(12),
      I1 => \p_reg_reg_i_13__1_1\(12),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_13__1_2\(12),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_13__1_3\(12),
      O => mux_2_1(12)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    in0_V_TVALID_int_regslice : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[26]_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_regslice_both : entity is "MVAU_hls_2_regslice_both";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_regslice_both;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_regslice_both is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \B_V_data_1_payload_A[26]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_2_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^in0_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[10]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[11]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[12]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[13]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[14]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[15]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[16]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[17]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[18]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[19]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[20]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[21]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[22]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[24]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[25]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[26]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[3]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[5]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[6]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[7]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[8]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_876[9]_i_1\ : label is "soft_lutpair29";
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  in0_V_TVALID_int_regslice <= \^in0_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^in0_v_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[26]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_A(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_A(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_A(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_A(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(16),
      Q => B_V_data_1_payload_A(16),
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(17),
      Q => B_V_data_1_payload_A(17),
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(18),
      Q => B_V_data_1_payload_A(18),
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(19),
      Q => B_V_data_1_payload_A(19),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(20),
      Q => B_V_data_1_payload_A(20),
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(21),
      Q => B_V_data_1_payload_A(21),
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(22),
      Q => B_V_data_1_payload_A(22),
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(23),
      Q => B_V_data_1_payload_A(23),
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(24),
      Q => B_V_data_1_payload_A(24),
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(25),
      Q => B_V_data_1_payload_A(25),
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(26),
      Q => B_V_data_1_payload_A(26),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_A(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_A(9),
      R => '0'
    );
\B_V_data_1_payload_B[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^in0_v_tvalid_int_regslice\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_B(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_B(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_B(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_B(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(16),
      Q => B_V_data_1_payload_B(16),
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(17),
      Q => B_V_data_1_payload_B(17),
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(18),
      Q => B_V_data_1_payload_B(18),
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(19),
      Q => B_V_data_1_payload_B(19),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(20),
      Q => B_V_data_1_payload_B(20),
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(21),
      Q => B_V_data_1_payload_B(21),
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(22),
      Q => B_V_data_1_payload_B(22),
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(23),
      Q => B_V_data_1_payload_B(23),
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(24),
      Q => B_V_data_1_payload_B(24),
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(25),
      Q => B_V_data_1_payload_B(25),
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(26),
      Q => B_V_data_1_payload_B(26),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_B(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_B(9),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => Q(0),
      I1 => \B_V_data_1_state_reg[1]_1\,
      I2 => \^in0_v_tvalid_int_regslice\,
      I3 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg[1]_1\,
      I2 => Q(0),
      I3 => in0_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => \^in0_v_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1__1_n_3\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2FFF2F"
    )
        port map (
      I0 => Q(0),
      I1 => \B_V_data_1_state_reg[1]_1\,
      I2 => \^in0_v_tvalid_int_regslice\,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => in0_V_TVALID,
      O => \B_V_data_1_state[1]_i_2_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_3\,
      Q => \^in0_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_2_n_3\,
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\inputBuf_V_fu_876[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(0)
    );
\inputBuf_V_fu_876[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(10)
    );
\inputBuf_V_fu_876[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(11)
    );
\inputBuf_V_fu_876[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(12)
    );
\inputBuf_V_fu_876[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(13)
    );
\inputBuf_V_fu_876[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(14)
    );
\inputBuf_V_fu_876[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(15)
    );
\inputBuf_V_fu_876[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_payload_A(16),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(16)
    );
\inputBuf_V_fu_876[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_payload_A(17),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(17)
    );
\inputBuf_V_fu_876[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(18)
    );
\inputBuf_V_fu_876[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_payload_A(19),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(19)
    );
\inputBuf_V_fu_876[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(1)
    );
\inputBuf_V_fu_876[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(20)
    );
\inputBuf_V_fu_876[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_payload_A(21),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(21)
    );
\inputBuf_V_fu_876[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(22)
    );
\inputBuf_V_fu_876[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(23)
    );
\inputBuf_V_fu_876[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(24)
    );
\inputBuf_V_fu_876[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_payload_A(25),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(25)
    );
\inputBuf_V_fu_876[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(26)
    );
\inputBuf_V_fu_876[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(2)
    );
\inputBuf_V_fu_876[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(3)
    );
\inputBuf_V_fu_876[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(4)
    );
\inputBuf_V_fu_876[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(5)
    );
\inputBuf_V_fu_876[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(6)
    );
\inputBuf_V_fu_876[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(7)
    );
\inputBuf_V_fu_876[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(8)
    );
\inputBuf_V_fu_876[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \finn_design_MVAU_hls_2_0_MVAU_hls_2_regslice_both__parameterized0\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    weights_V_TVALID_int_regslice : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[575]_0\ : out STD_LOGIC_VECTOR ( 575 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    weights_V_TVALID : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 575 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \finn_design_MVAU_hls_2_0_MVAU_hls_2_regslice_both__parameterized0\ : entity is "MVAU_hls_2_regslice_both";
end \finn_design_MVAU_hls_2_0_MVAU_hls_2_regslice_both__parameterized0\;

architecture STRUCTURE of \finn_design_MVAU_hls_2_0_MVAU_hls_2_regslice_both__parameterized0\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A[575]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[100]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[101]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[102]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[103]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[104]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[105]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[106]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[107]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[108]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[109]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[110]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[111]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[112]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[113]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[114]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[115]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[116]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[117]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[118]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[119]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[120]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[121]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[122]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[123]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[124]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[125]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[126]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[127]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[128]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[129]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[130]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[131]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[132]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[133]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[134]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[135]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[136]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[137]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[138]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[139]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[140]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[141]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[142]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[143]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[144]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[145]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[146]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[147]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[148]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[149]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[150]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[151]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[152]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[153]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[154]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[155]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[156]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[157]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[158]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[159]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[160]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[161]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[162]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[163]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[164]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[165]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[166]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[167]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[168]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[169]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[170]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[171]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[172]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[173]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[174]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[175]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[176]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[177]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[178]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[179]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[180]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[181]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[182]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[183]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[184]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[185]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[186]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[187]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[188]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[189]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[190]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[191]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[192]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[193]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[194]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[195]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[196]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[197]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[198]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[199]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[200]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[201]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[202]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[203]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[204]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[205]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[206]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[207]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[208]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[209]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[210]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[211]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[212]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[213]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[214]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[215]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[216]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[217]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[218]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[219]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[220]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[221]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[222]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[223]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[224]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[225]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[226]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[227]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[228]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[229]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[230]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[231]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[232]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[233]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[234]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[235]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[236]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[237]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[238]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[239]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[240]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[241]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[242]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[243]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[244]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[245]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[246]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[247]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[248]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[249]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[250]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[251]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[252]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[253]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[254]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[255]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[256]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[257]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[258]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[259]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[260]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[261]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[262]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[263]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[264]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[265]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[266]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[267]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[268]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[269]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[270]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[271]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[272]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[273]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[274]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[275]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[276]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[277]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[278]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[279]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[280]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[281]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[282]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[283]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[284]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[285]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[286]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[287]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[288]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[289]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[290]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[291]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[292]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[293]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[294]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[295]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[296]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[297]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[298]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[299]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[300]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[301]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[302]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[303]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[304]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[305]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[306]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[307]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[308]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[309]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[310]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[311]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[312]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[313]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[314]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[315]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[316]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[317]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[318]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[319]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[320]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[321]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[322]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[323]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[324]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[325]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[326]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[327]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[328]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[329]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[330]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[331]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[332]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[333]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[334]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[335]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[336]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[337]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[338]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[339]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[340]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[341]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[342]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[343]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[344]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[345]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[346]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[347]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[348]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[349]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[350]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[351]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[352]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[353]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[354]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[355]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[356]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[357]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[358]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[359]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[360]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[361]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[362]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[363]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[364]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[365]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[366]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[367]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[368]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[369]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[370]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[371]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[372]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[373]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[374]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[375]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[376]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[377]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[378]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[379]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[380]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[381]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[382]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[383]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[384]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[385]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[386]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[387]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[388]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[389]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[390]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[391]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[392]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[393]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[394]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[395]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[396]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[397]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[398]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[399]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[400]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[401]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[402]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[403]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[404]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[405]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[406]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[407]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[408]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[409]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[410]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[411]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[412]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[413]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[414]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[415]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[416]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[417]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[418]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[419]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[420]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[421]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[422]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[423]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[424]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[425]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[426]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[427]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[428]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[429]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[430]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[431]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[432]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[433]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[434]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[435]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[436]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[437]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[438]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[439]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[440]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[441]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[442]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[443]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[444]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[445]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[446]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[447]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[448]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[449]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[450]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[451]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[452]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[453]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[454]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[455]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[456]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[457]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[458]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[459]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[460]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[461]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[462]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[463]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[464]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[465]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[466]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[467]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[468]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[469]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[470]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[471]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[472]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[473]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[474]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[475]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[476]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[477]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[478]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[479]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[480]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[481]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[482]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[483]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[484]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[485]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[486]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[487]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[488]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[489]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[490]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[491]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[492]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[493]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[494]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[495]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[496]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[497]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[498]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[499]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[500]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[501]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[502]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[503]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[504]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[505]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[506]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[507]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[508]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[509]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[510]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[511]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[512]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[513]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[514]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[515]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[516]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[517]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[518]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[519]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[520]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[521]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[522]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[523]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[524]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[525]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[526]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[527]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[528]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[529]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[530]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[531]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[532]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[533]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[534]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[535]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[536]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[537]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[538]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[539]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[540]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[541]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[542]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[543]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[544]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[545]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[546]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[547]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[548]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[549]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[550]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[551]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[552]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[553]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[554]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[555]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[556]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[557]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[558]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[559]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[560]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[561]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[562]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[563]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[564]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[565]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[566]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[567]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[568]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[569]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[570]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[571]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[572]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[573]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[574]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[575]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[64]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[65]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[66]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[67]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[68]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[69]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[70]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[71]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[72]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[73]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[74]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[75]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[76]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[77]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[78]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[79]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[80]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[81]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[82]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[83]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[84]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[85]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[86]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[87]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[88]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[89]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[90]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[91]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[92]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[93]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[94]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[95]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[96]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[97]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[98]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[99]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[100]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[101]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[102]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[103]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[104]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[105]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[106]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[107]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[108]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[109]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[110]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[111]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[112]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[113]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[114]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[115]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[116]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[117]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[118]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[119]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[120]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[121]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[122]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[123]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[124]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[125]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[126]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[127]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[128]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[129]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[130]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[131]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[132]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[133]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[134]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[135]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[136]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[137]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[138]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[139]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[140]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[141]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[142]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[143]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[144]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[145]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[146]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[147]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[148]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[149]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[150]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[151]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[152]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[153]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[154]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[155]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[156]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[157]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[158]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[159]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[160]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[161]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[162]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[163]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[164]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[165]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[166]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[167]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[168]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[169]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[170]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[171]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[172]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[173]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[174]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[175]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[176]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[177]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[178]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[179]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[180]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[181]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[182]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[183]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[184]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[185]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[186]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[187]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[188]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[189]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[190]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[191]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[192]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[193]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[194]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[195]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[196]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[197]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[198]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[199]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[200]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[201]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[202]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[203]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[204]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[205]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[206]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[207]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[208]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[209]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[210]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[211]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[212]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[213]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[214]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[215]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[216]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[217]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[218]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[219]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[220]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[221]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[222]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[223]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[224]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[225]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[226]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[227]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[228]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[229]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[230]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[231]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[232]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[233]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[234]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[235]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[236]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[237]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[238]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[239]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[240]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[241]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[242]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[243]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[244]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[245]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[246]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[247]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[248]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[249]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[250]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[251]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[252]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[253]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[254]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[255]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[256]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[257]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[258]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[259]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[260]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[261]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[262]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[263]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[264]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[265]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[266]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[267]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[268]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[269]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[270]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[271]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[272]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[273]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[274]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[275]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[276]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[277]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[278]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[279]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[280]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[281]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[282]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[283]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[284]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[285]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[286]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[287]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[288]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[289]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[290]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[291]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[292]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[293]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[294]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[295]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[296]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[297]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[298]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[299]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[300]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[301]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[302]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[303]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[304]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[305]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[306]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[307]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[308]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[309]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[310]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[311]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[312]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[313]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[314]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[315]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[316]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[317]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[318]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[319]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[320]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[321]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[322]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[323]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[324]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[325]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[326]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[327]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[328]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[329]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[330]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[331]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[332]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[333]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[334]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[335]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[336]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[337]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[338]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[339]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[340]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[341]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[342]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[343]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[344]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[345]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[346]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[347]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[348]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[349]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[350]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[351]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[352]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[353]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[354]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[355]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[356]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[357]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[358]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[359]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[360]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[361]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[362]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[363]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[364]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[365]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[366]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[367]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[368]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[369]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[370]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[371]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[372]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[373]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[374]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[375]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[376]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[377]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[378]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[379]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[380]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[381]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[382]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[383]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[384]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[385]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[386]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[387]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[388]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[389]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[390]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[391]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[392]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[393]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[394]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[395]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[396]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[397]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[398]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[399]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[400]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[401]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[402]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[403]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[404]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[405]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[406]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[407]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[408]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[409]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[410]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[411]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[412]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[413]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[414]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[415]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[416]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[417]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[418]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[419]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[420]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[421]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[422]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[423]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[424]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[425]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[426]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[427]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[428]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[429]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[430]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[431]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[432]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[433]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[434]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[435]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[436]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[437]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[438]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[439]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[440]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[441]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[442]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[443]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[444]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[445]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[446]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[447]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[448]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[449]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[450]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[451]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[452]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[453]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[454]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[455]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[456]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[457]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[458]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[459]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[460]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[461]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[462]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[463]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[464]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[465]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[466]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[467]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[468]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[469]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[470]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[471]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[472]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[473]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[474]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[475]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[476]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[477]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[478]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[479]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[480]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[481]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[482]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[483]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[484]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[485]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[486]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[487]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[488]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[489]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[490]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[491]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[492]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[493]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[494]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[495]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[496]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[497]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[498]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[499]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[500]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[501]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[502]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[503]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[504]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[505]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[506]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[507]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[508]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[509]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[510]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[511]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[512]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[513]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[514]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[515]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[516]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[517]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[518]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[519]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[520]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[521]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[522]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[523]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[524]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[525]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[526]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[527]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[528]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[529]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[530]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[531]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[532]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[533]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[534]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[535]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[536]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[537]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[538]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[539]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[540]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[541]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[542]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[543]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[544]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[545]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[546]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[547]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[548]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[549]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[550]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[551]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[552]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[553]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[554]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[555]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[556]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[557]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[558]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[559]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[560]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[561]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[562]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[563]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[564]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[565]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[566]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[567]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[568]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[569]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[570]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[571]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[572]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[573]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[574]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[575]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[64]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[65]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[66]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[67]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[68]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[69]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[70]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[71]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[72]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[73]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[74]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[75]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[76]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[77]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[78]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[79]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[80]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[81]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[82]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[83]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[84]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[85]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[86]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[87]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[88]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[89]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[90]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[91]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[92]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[93]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[94]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[95]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[96]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[97]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[98]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[99]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal \B_V_data_1_sel_rd_reg_rep__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_reg_rep__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_rep_n_3 : STD_LOGIC;
  signal \B_V_data_1_sel_rd_rep_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_rep_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_rep_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^weights_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of B_V_data_1_sel_rd_reg : label is "B_V_data_1_sel_rd_reg";
  attribute ORIG_CELL_NAME of B_V_data_1_sel_rd_reg_rep : label is "B_V_data_1_sel_rd_reg";
  attribute ORIG_CELL_NAME of \B_V_data_1_sel_rd_reg_rep__0\ : label is "B_V_data_1_sel_rd_reg";
  attribute ORIG_CELL_NAME of \B_V_data_1_sel_rd_reg_rep__1\ : label is "B_V_data_1_sel_rd_reg";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_5627[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_5627[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_5627[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_5627[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_5627[4]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_5627[5]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_5627[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_5627[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_5632[0]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_5632[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_5632[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_5632[3]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_5632[4]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_5632[5]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_5632[6]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_5632[7]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_5642[0]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_5642[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_5642[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_5642[3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_5642[4]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_5642[5]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_5642[6]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_5642[7]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_5647[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_5647[1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_5647[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_5647[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_5647[4]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_5647[5]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_5647[6]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_5647[7]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_5652[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_5652[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_5652[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_5652[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_5652[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_5652[5]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_5652[6]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_5652[7]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_5667[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_5667[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_5667[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_5667[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_5667[4]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_5667[5]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_5667[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_5667[7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_5672[0]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_5672[1]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_5672[2]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_5672[3]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_5672[4]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_5672[5]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_5672[6]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_5672[7]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_5677[0]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_5677[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_5677[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_5677[3]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_5677[4]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_5677[5]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_5677[6]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_5677[7]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_5687[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_5687[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_5687[2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_5687[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_5687[4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_5687[5]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_5687[6]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_5687[7]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_5692[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_5692[1]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_5692[2]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_5692[3]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_5692[4]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_5692[5]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_5692[6]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_5692[7]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_5697[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_5697[1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_5697[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_5697[3]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_5697[4]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_5697[5]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_5697[6]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_5697[7]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_5712[0]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_5712[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_5712[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_5712[3]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_5712[4]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_5712[5]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_5712[6]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_5712[7]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_5717[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_5717[1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_5717[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_5717[3]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_5717[4]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_5717[5]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_5717[6]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_5717[7]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_5722[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_5722[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_5722[2]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_5722[3]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_5722[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_5722[5]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_5722[6]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_5722[7]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_5732[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_5732[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_5732[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_5732[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_5732[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_5732[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_5732[6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_5732[7]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_5737[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_5737[1]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_5737[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_5737[3]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_5737[4]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_5737[5]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_5737[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_5737[7]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_5742[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_5742[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_5742[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_5742[3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_5742[4]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_5742[5]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_5742[6]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_5742[7]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_5757[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_5757[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_5757[2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_5757[3]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_5757[4]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_5757[5]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_5757[6]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_5757[7]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_5762[0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_5762[1]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_5762[2]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_5762[3]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_5762[4]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_5762[5]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_5762[6]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_5762[7]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_5767[0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_5767[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_5767[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_5767[3]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_5767[4]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_5767[5]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_5767[6]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_5767[7]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_5777[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_5777[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_5777[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_5777[3]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_5777[4]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_5777[5]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_5777[6]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_5777[7]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_5782[0]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_5782[1]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_5782[2]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_5782[3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_5782[4]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_5782[5]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_5782[6]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_5782[7]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_5787[0]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_5787[1]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_5787[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_5787[3]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_5787[4]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_5787[5]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_5787[6]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_5787[7]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \local_temp_V_46_reg_5802[0]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \local_temp_V_46_reg_5802[1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \local_temp_V_46_reg_5802[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \local_temp_V_46_reg_5802[3]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \local_temp_V_46_reg_5802[4]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \local_temp_V_46_reg_5802[5]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \local_temp_V_46_reg_5802[6]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \local_temp_V_46_reg_5802[7]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \local_temp_V_47_reg_5807[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \local_temp_V_47_reg_5807[1]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \local_temp_V_47_reg_5807[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \local_temp_V_47_reg_5807[3]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \local_temp_V_47_reg_5807[4]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \local_temp_V_47_reg_5807[5]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \local_temp_V_47_reg_5807[6]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \local_temp_V_47_reg_5807[7]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \local_temp_V_48_reg_5812[0]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \local_temp_V_48_reg_5812[1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \local_temp_V_48_reg_5812[2]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \local_temp_V_48_reg_5812[3]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \local_temp_V_48_reg_5812[4]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \local_temp_V_48_reg_5812[5]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \local_temp_V_48_reg_5812[6]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \local_temp_V_48_reg_5812[7]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \local_temp_V_50_reg_5822[0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \local_temp_V_50_reg_5822[1]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \local_temp_V_50_reg_5822[2]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \local_temp_V_50_reg_5822[3]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \local_temp_V_50_reg_5822[4]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \local_temp_V_50_reg_5822[5]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \local_temp_V_50_reg_5822[6]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \local_temp_V_50_reg_5822[7]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \local_temp_V_51_reg_5827[0]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \local_temp_V_51_reg_5827[1]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \local_temp_V_51_reg_5827[2]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \local_temp_V_51_reg_5827[3]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \local_temp_V_51_reg_5827[4]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \local_temp_V_51_reg_5827[5]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \local_temp_V_51_reg_5827[6]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \local_temp_V_51_reg_5827[7]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \local_temp_V_52_reg_5832[0]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \local_temp_V_52_reg_5832[1]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \local_temp_V_52_reg_5832[2]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \local_temp_V_52_reg_5832[3]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \local_temp_V_52_reg_5832[4]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \local_temp_V_52_reg_5832[5]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \local_temp_V_52_reg_5832[6]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \local_temp_V_52_reg_5832[7]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \local_temp_V_55_reg_5847[0]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \local_temp_V_55_reg_5847[1]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \local_temp_V_55_reg_5847[2]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \local_temp_V_55_reg_5847[3]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \local_temp_V_55_reg_5847[4]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \local_temp_V_55_reg_5847[5]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \local_temp_V_55_reg_5847[6]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \local_temp_V_55_reg_5847[7]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \local_temp_V_56_reg_5852[0]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \local_temp_V_56_reg_5852[1]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \local_temp_V_56_reg_5852[2]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \local_temp_V_56_reg_5852[3]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \local_temp_V_56_reg_5852[4]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \local_temp_V_56_reg_5852[5]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \local_temp_V_56_reg_5852[6]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \local_temp_V_56_reg_5852[7]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \local_temp_V_57_reg_5857[0]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \local_temp_V_57_reg_5857[1]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \local_temp_V_57_reg_5857[2]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \local_temp_V_57_reg_5857[3]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \local_temp_V_57_reg_5857[4]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \local_temp_V_57_reg_5857[5]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \local_temp_V_57_reg_5857[6]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \local_temp_V_57_reg_5857[7]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \local_temp_V_59_reg_5867[0]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \local_temp_V_59_reg_5867[1]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \local_temp_V_59_reg_5867[2]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \local_temp_V_59_reg_5867[3]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \local_temp_V_59_reg_5867[4]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \local_temp_V_59_reg_5867[5]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \local_temp_V_59_reg_5867[6]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \local_temp_V_59_reg_5867[7]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \local_temp_V_60_reg_5872[0]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \local_temp_V_60_reg_5872[1]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \local_temp_V_60_reg_5872[2]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \local_temp_V_60_reg_5872[3]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \local_temp_V_60_reg_5872[4]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \local_temp_V_60_reg_5872[5]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \local_temp_V_60_reg_5872[6]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \local_temp_V_60_reg_5872[7]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \local_temp_V_61_reg_5877[0]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \local_temp_V_61_reg_5877[1]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \local_temp_V_61_reg_5877[2]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \local_temp_V_61_reg_5877[3]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \local_temp_V_61_reg_5877[4]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \local_temp_V_61_reg_5877[5]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \local_temp_V_61_reg_5877[6]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \local_temp_V_61_reg_5877[7]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \local_temp_V_64_reg_5892[0]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \local_temp_V_64_reg_5892[1]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \local_temp_V_64_reg_5892[2]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \local_temp_V_64_reg_5892[3]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \local_temp_V_64_reg_5892[4]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \local_temp_V_64_reg_5892[5]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \local_temp_V_64_reg_5892[6]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \local_temp_V_64_reg_5892[7]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \local_temp_V_65_reg_5897[0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \local_temp_V_65_reg_5897[1]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \local_temp_V_65_reg_5897[2]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \local_temp_V_65_reg_5897[3]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \local_temp_V_65_reg_5897[4]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \local_temp_V_65_reg_5897[5]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \local_temp_V_65_reg_5897[6]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \local_temp_V_65_reg_5897[7]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \local_temp_V_66_reg_5902[0]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \local_temp_V_66_reg_5902[1]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \local_temp_V_66_reg_5902[2]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \local_temp_V_66_reg_5902[3]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \local_temp_V_66_reg_5902[4]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \local_temp_V_66_reg_5902[5]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \local_temp_V_66_reg_5902[6]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \local_temp_V_66_reg_5902[7]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \local_temp_V_68_reg_5912[0]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \local_temp_V_68_reg_5912[1]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \local_temp_V_68_reg_5912[2]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \local_temp_V_68_reg_5912[3]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \local_temp_V_68_reg_5912[4]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \local_temp_V_68_reg_5912[5]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \local_temp_V_68_reg_5912[6]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \local_temp_V_68_reg_5912[7]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \local_temp_V_69_reg_5917[0]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \local_temp_V_69_reg_5917[1]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \local_temp_V_69_reg_5917[2]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \local_temp_V_69_reg_5917[3]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \local_temp_V_69_reg_5917[4]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \local_temp_V_69_reg_5917[5]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \local_temp_V_69_reg_5917[6]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \local_temp_V_69_reg_5917[7]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \local_temp_V_70_reg_5922[0]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \local_temp_V_70_reg_5922[1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \local_temp_V_70_reg_5922[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \local_temp_V_70_reg_5922[3]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \local_temp_V_70_reg_5922[4]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \local_temp_V_70_reg_5922[5]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \local_temp_V_70_reg_5922[6]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \local_temp_V_70_reg_5922[7]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \local_temp_V_73_reg_5577[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \local_temp_V_73_reg_5577[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \local_temp_V_73_reg_5577[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \local_temp_V_73_reg_5577[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \local_temp_V_73_reg_5577[4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \local_temp_V_73_reg_5577[5]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \local_temp_V_73_reg_5577[6]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \local_temp_V_73_reg_5577[7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \local_temp_V_74_reg_5582[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \local_temp_V_74_reg_5582[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \local_temp_V_74_reg_5582[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \local_temp_V_74_reg_5582[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \local_temp_V_74_reg_5582[4]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \local_temp_V_74_reg_5582[5]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \local_temp_V_74_reg_5582[6]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \local_temp_V_74_reg_5582[7]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \local_temp_V_75_reg_5587[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \local_temp_V_75_reg_5587[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \local_temp_V_75_reg_5587[2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \local_temp_V_75_reg_5587[3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \local_temp_V_75_reg_5587[4]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \local_temp_V_75_reg_5587[5]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \local_temp_V_75_reg_5587[6]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \local_temp_V_75_reg_5587[7]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \local_temp_V_77_reg_5597[0]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \local_temp_V_77_reg_5597[1]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \local_temp_V_77_reg_5597[2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \local_temp_V_77_reg_5597[3]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \local_temp_V_77_reg_5597[4]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \local_temp_V_77_reg_5597[5]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \local_temp_V_77_reg_5597[6]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \local_temp_V_77_reg_5597[7]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \local_temp_V_78_reg_5602[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \local_temp_V_78_reg_5602[1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \local_temp_V_78_reg_5602[2]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \local_temp_V_78_reg_5602[3]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \local_temp_V_78_reg_5602[4]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \local_temp_V_78_reg_5602[5]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \local_temp_V_78_reg_5602[6]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \local_temp_V_78_reg_5602[7]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \local_temp_V_79_reg_5607[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \local_temp_V_79_reg_5607[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \local_temp_V_79_reg_5607[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \local_temp_V_79_reg_5607[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \local_temp_V_79_reg_5607[4]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \local_temp_V_79_reg_5607[5]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \local_temp_V_79_reg_5607[6]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \local_temp_V_79_reg_5607[7]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_5622[0]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_5622[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_5622[2]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_5622[3]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_5622[4]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_5622[5]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_5622[6]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_5622[7]_i_1\ : label is "soft_lutpair76";
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  weights_V_TVALID_int_regslice <= \^weights_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[575]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^weights_v_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[575]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(100),
      Q => \B_V_data_1_payload_A_reg_n_3_[100]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(101),
      Q => \B_V_data_1_payload_A_reg_n_3_[101]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(102),
      Q => \B_V_data_1_payload_A_reg_n_3_[102]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(103),
      Q => \B_V_data_1_payload_A_reg_n_3_[103]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(104),
      Q => \B_V_data_1_payload_A_reg_n_3_[104]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(105),
      Q => \B_V_data_1_payload_A_reg_n_3_[105]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(106),
      Q => \B_V_data_1_payload_A_reg_n_3_[106]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(107),
      Q => \B_V_data_1_payload_A_reg_n_3_[107]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(108),
      Q => \B_V_data_1_payload_A_reg_n_3_[108]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(109),
      Q => \B_V_data_1_payload_A_reg_n_3_[109]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(110),
      Q => \B_V_data_1_payload_A_reg_n_3_[110]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(111),
      Q => \B_V_data_1_payload_A_reg_n_3_[111]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(112),
      Q => \B_V_data_1_payload_A_reg_n_3_[112]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(113),
      Q => \B_V_data_1_payload_A_reg_n_3_[113]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(114),
      Q => \B_V_data_1_payload_A_reg_n_3_[114]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(115),
      Q => \B_V_data_1_payload_A_reg_n_3_[115]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(116),
      Q => \B_V_data_1_payload_A_reg_n_3_[116]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(117),
      Q => \B_V_data_1_payload_A_reg_n_3_[117]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(118),
      Q => \B_V_data_1_payload_A_reg_n_3_[118]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(119),
      Q => \B_V_data_1_payload_A_reg_n_3_[119]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(120),
      Q => \B_V_data_1_payload_A_reg_n_3_[120]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(121),
      Q => \B_V_data_1_payload_A_reg_n_3_[121]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(122),
      Q => \B_V_data_1_payload_A_reg_n_3_[122]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(123),
      Q => \B_V_data_1_payload_A_reg_n_3_[123]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(124),
      Q => \B_V_data_1_payload_A_reg_n_3_[124]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(125),
      Q => \B_V_data_1_payload_A_reg_n_3_[125]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(126),
      Q => \B_V_data_1_payload_A_reg_n_3_[126]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(127),
      Q => \B_V_data_1_payload_A_reg_n_3_[127]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(128),
      Q => \B_V_data_1_payload_A_reg_n_3_[128]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(129),
      Q => \B_V_data_1_payload_A_reg_n_3_[129]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(130),
      Q => \B_V_data_1_payload_A_reg_n_3_[130]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(131),
      Q => \B_V_data_1_payload_A_reg_n_3_[131]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(132),
      Q => \B_V_data_1_payload_A_reg_n_3_[132]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(133),
      Q => \B_V_data_1_payload_A_reg_n_3_[133]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(134),
      Q => \B_V_data_1_payload_A_reg_n_3_[134]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(135),
      Q => \B_V_data_1_payload_A_reg_n_3_[135]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(136),
      Q => \B_V_data_1_payload_A_reg_n_3_[136]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(137),
      Q => \B_V_data_1_payload_A_reg_n_3_[137]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(138),
      Q => \B_V_data_1_payload_A_reg_n_3_[138]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(139),
      Q => \B_V_data_1_payload_A_reg_n_3_[139]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(140),
      Q => \B_V_data_1_payload_A_reg_n_3_[140]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(141),
      Q => \B_V_data_1_payload_A_reg_n_3_[141]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(142),
      Q => \B_V_data_1_payload_A_reg_n_3_[142]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(143),
      Q => \B_V_data_1_payload_A_reg_n_3_[143]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(144),
      Q => \B_V_data_1_payload_A_reg_n_3_[144]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(145),
      Q => \B_V_data_1_payload_A_reg_n_3_[145]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(146),
      Q => \B_V_data_1_payload_A_reg_n_3_[146]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(147),
      Q => \B_V_data_1_payload_A_reg_n_3_[147]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(148),
      Q => \B_V_data_1_payload_A_reg_n_3_[148]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(149),
      Q => \B_V_data_1_payload_A_reg_n_3_[149]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(150),
      Q => \B_V_data_1_payload_A_reg_n_3_[150]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(151),
      Q => \B_V_data_1_payload_A_reg_n_3_[151]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(152),
      Q => \B_V_data_1_payload_A_reg_n_3_[152]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(153),
      Q => \B_V_data_1_payload_A_reg_n_3_[153]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(154),
      Q => \B_V_data_1_payload_A_reg_n_3_[154]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(155),
      Q => \B_V_data_1_payload_A_reg_n_3_[155]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(156),
      Q => \B_V_data_1_payload_A_reg_n_3_[156]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(157),
      Q => \B_V_data_1_payload_A_reg_n_3_[157]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(158),
      Q => \B_V_data_1_payload_A_reg_n_3_[158]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(159),
      Q => \B_V_data_1_payload_A_reg_n_3_[159]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(160),
      Q => \B_V_data_1_payload_A_reg_n_3_[160]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(161),
      Q => \B_V_data_1_payload_A_reg_n_3_[161]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(162),
      Q => \B_V_data_1_payload_A_reg_n_3_[162]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(163),
      Q => \B_V_data_1_payload_A_reg_n_3_[163]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(164),
      Q => \B_V_data_1_payload_A_reg_n_3_[164]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(165),
      Q => \B_V_data_1_payload_A_reg_n_3_[165]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(166),
      Q => \B_V_data_1_payload_A_reg_n_3_[166]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(167),
      Q => \B_V_data_1_payload_A_reg_n_3_[167]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(168),
      Q => \B_V_data_1_payload_A_reg_n_3_[168]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(169),
      Q => \B_V_data_1_payload_A_reg_n_3_[169]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(170),
      Q => \B_V_data_1_payload_A_reg_n_3_[170]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(171),
      Q => \B_V_data_1_payload_A_reg_n_3_[171]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(172),
      Q => \B_V_data_1_payload_A_reg_n_3_[172]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(173),
      Q => \B_V_data_1_payload_A_reg_n_3_[173]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(174),
      Q => \B_V_data_1_payload_A_reg_n_3_[174]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(175),
      Q => \B_V_data_1_payload_A_reg_n_3_[175]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(176),
      Q => \B_V_data_1_payload_A_reg_n_3_[176]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(177),
      Q => \B_V_data_1_payload_A_reg_n_3_[177]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(178),
      Q => \B_V_data_1_payload_A_reg_n_3_[178]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(179),
      Q => \B_V_data_1_payload_A_reg_n_3_[179]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(180),
      Q => \B_V_data_1_payload_A_reg_n_3_[180]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(181),
      Q => \B_V_data_1_payload_A_reg_n_3_[181]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(182),
      Q => \B_V_data_1_payload_A_reg_n_3_[182]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(183),
      Q => \B_V_data_1_payload_A_reg_n_3_[183]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(184),
      Q => \B_V_data_1_payload_A_reg_n_3_[184]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(185),
      Q => \B_V_data_1_payload_A_reg_n_3_[185]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(186),
      Q => \B_V_data_1_payload_A_reg_n_3_[186]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(187),
      Q => \B_V_data_1_payload_A_reg_n_3_[187]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(188),
      Q => \B_V_data_1_payload_A_reg_n_3_[188]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(189),
      Q => \B_V_data_1_payload_A_reg_n_3_[189]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(190),
      Q => \B_V_data_1_payload_A_reg_n_3_[190]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(191),
      Q => \B_V_data_1_payload_A_reg_n_3_[191]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(192),
      Q => \B_V_data_1_payload_A_reg_n_3_[192]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(193),
      Q => \B_V_data_1_payload_A_reg_n_3_[193]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(194),
      Q => \B_V_data_1_payload_A_reg_n_3_[194]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(195),
      Q => \B_V_data_1_payload_A_reg_n_3_[195]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(196),
      Q => \B_V_data_1_payload_A_reg_n_3_[196]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(197),
      Q => \B_V_data_1_payload_A_reg_n_3_[197]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(198),
      Q => \B_V_data_1_payload_A_reg_n_3_[198]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(199),
      Q => \B_V_data_1_payload_A_reg_n_3_[199]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(200),
      Q => \B_V_data_1_payload_A_reg_n_3_[200]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(201),
      Q => \B_V_data_1_payload_A_reg_n_3_[201]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(202),
      Q => \B_V_data_1_payload_A_reg_n_3_[202]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(203),
      Q => \B_V_data_1_payload_A_reg_n_3_[203]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(204),
      Q => \B_V_data_1_payload_A_reg_n_3_[204]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(205),
      Q => \B_V_data_1_payload_A_reg_n_3_[205]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(206),
      Q => \B_V_data_1_payload_A_reg_n_3_[206]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(207),
      Q => \B_V_data_1_payload_A_reg_n_3_[207]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(208),
      Q => \B_V_data_1_payload_A_reg_n_3_[208]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(209),
      Q => \B_V_data_1_payload_A_reg_n_3_[209]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(210),
      Q => \B_V_data_1_payload_A_reg_n_3_[210]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(211),
      Q => \B_V_data_1_payload_A_reg_n_3_[211]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(212),
      Q => \B_V_data_1_payload_A_reg_n_3_[212]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(213),
      Q => \B_V_data_1_payload_A_reg_n_3_[213]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(214),
      Q => \B_V_data_1_payload_A_reg_n_3_[214]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(215),
      Q => \B_V_data_1_payload_A_reg_n_3_[215]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(216),
      Q => \B_V_data_1_payload_A_reg_n_3_[216]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(217),
      Q => \B_V_data_1_payload_A_reg_n_3_[217]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(218),
      Q => \B_V_data_1_payload_A_reg_n_3_[218]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(219),
      Q => \B_V_data_1_payload_A_reg_n_3_[219]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(220),
      Q => \B_V_data_1_payload_A_reg_n_3_[220]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(221),
      Q => \B_V_data_1_payload_A_reg_n_3_[221]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(222),
      Q => \B_V_data_1_payload_A_reg_n_3_[222]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(223),
      Q => \B_V_data_1_payload_A_reg_n_3_[223]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(224),
      Q => \B_V_data_1_payload_A_reg_n_3_[224]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(225),
      Q => \B_V_data_1_payload_A_reg_n_3_[225]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(226),
      Q => \B_V_data_1_payload_A_reg_n_3_[226]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(227),
      Q => \B_V_data_1_payload_A_reg_n_3_[227]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(228),
      Q => \B_V_data_1_payload_A_reg_n_3_[228]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(229),
      Q => \B_V_data_1_payload_A_reg_n_3_[229]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(230),
      Q => \B_V_data_1_payload_A_reg_n_3_[230]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(231),
      Q => \B_V_data_1_payload_A_reg_n_3_[231]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(232),
      Q => \B_V_data_1_payload_A_reg_n_3_[232]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(233),
      Q => \B_V_data_1_payload_A_reg_n_3_[233]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(234),
      Q => \B_V_data_1_payload_A_reg_n_3_[234]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(235),
      Q => \B_V_data_1_payload_A_reg_n_3_[235]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(236),
      Q => \B_V_data_1_payload_A_reg_n_3_[236]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(237),
      Q => \B_V_data_1_payload_A_reg_n_3_[237]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(238),
      Q => \B_V_data_1_payload_A_reg_n_3_[238]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(239),
      Q => \B_V_data_1_payload_A_reg_n_3_[239]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(240),
      Q => \B_V_data_1_payload_A_reg_n_3_[240]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(241),
      Q => \B_V_data_1_payload_A_reg_n_3_[241]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(242),
      Q => \B_V_data_1_payload_A_reg_n_3_[242]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(243),
      Q => \B_V_data_1_payload_A_reg_n_3_[243]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(244),
      Q => \B_V_data_1_payload_A_reg_n_3_[244]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(245),
      Q => \B_V_data_1_payload_A_reg_n_3_[245]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(246),
      Q => \B_V_data_1_payload_A_reg_n_3_[246]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(247),
      Q => \B_V_data_1_payload_A_reg_n_3_[247]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(248),
      Q => \B_V_data_1_payload_A_reg_n_3_[248]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(249),
      Q => \B_V_data_1_payload_A_reg_n_3_[249]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(24),
      Q => \B_V_data_1_payload_A_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(250),
      Q => \B_V_data_1_payload_A_reg_n_3_[250]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(251),
      Q => \B_V_data_1_payload_A_reg_n_3_[251]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(252),
      Q => \B_V_data_1_payload_A_reg_n_3_[252]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(253),
      Q => \B_V_data_1_payload_A_reg_n_3_[253]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(254),
      Q => \B_V_data_1_payload_A_reg_n_3_[254]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(255),
      Q => \B_V_data_1_payload_A_reg_n_3_[255]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(256),
      Q => \B_V_data_1_payload_A_reg_n_3_[256]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[257]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(257),
      Q => \B_V_data_1_payload_A_reg_n_3_[257]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[258]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(258),
      Q => \B_V_data_1_payload_A_reg_n_3_[258]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[259]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(259),
      Q => \B_V_data_1_payload_A_reg_n_3_[259]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(25),
      Q => \B_V_data_1_payload_A_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[260]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(260),
      Q => \B_V_data_1_payload_A_reg_n_3_[260]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[261]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(261),
      Q => \B_V_data_1_payload_A_reg_n_3_[261]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[262]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(262),
      Q => \B_V_data_1_payload_A_reg_n_3_[262]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[263]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(263),
      Q => \B_V_data_1_payload_A_reg_n_3_[263]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[264]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(264),
      Q => \B_V_data_1_payload_A_reg_n_3_[264]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[265]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(265),
      Q => \B_V_data_1_payload_A_reg_n_3_[265]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[266]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(266),
      Q => \B_V_data_1_payload_A_reg_n_3_[266]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[267]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(267),
      Q => \B_V_data_1_payload_A_reg_n_3_[267]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[268]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(268),
      Q => \B_V_data_1_payload_A_reg_n_3_[268]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[269]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(269),
      Q => \B_V_data_1_payload_A_reg_n_3_[269]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(26),
      Q => \B_V_data_1_payload_A_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[270]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(270),
      Q => \B_V_data_1_payload_A_reg_n_3_[270]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[271]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(271),
      Q => \B_V_data_1_payload_A_reg_n_3_[271]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[272]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(272),
      Q => \B_V_data_1_payload_A_reg_n_3_[272]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[273]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(273),
      Q => \B_V_data_1_payload_A_reg_n_3_[273]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[274]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(274),
      Q => \B_V_data_1_payload_A_reg_n_3_[274]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[275]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(275),
      Q => \B_V_data_1_payload_A_reg_n_3_[275]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[276]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(276),
      Q => \B_V_data_1_payload_A_reg_n_3_[276]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[277]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(277),
      Q => \B_V_data_1_payload_A_reg_n_3_[277]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[278]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(278),
      Q => \B_V_data_1_payload_A_reg_n_3_[278]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[279]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(279),
      Q => \B_V_data_1_payload_A_reg_n_3_[279]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(27),
      Q => \B_V_data_1_payload_A_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[280]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(280),
      Q => \B_V_data_1_payload_A_reg_n_3_[280]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[281]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(281),
      Q => \B_V_data_1_payload_A_reg_n_3_[281]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[282]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(282),
      Q => \B_V_data_1_payload_A_reg_n_3_[282]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[283]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(283),
      Q => \B_V_data_1_payload_A_reg_n_3_[283]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[284]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(284),
      Q => \B_V_data_1_payload_A_reg_n_3_[284]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[285]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(285),
      Q => \B_V_data_1_payload_A_reg_n_3_[285]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[286]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(286),
      Q => \B_V_data_1_payload_A_reg_n_3_[286]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[287]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(287),
      Q => \B_V_data_1_payload_A_reg_n_3_[287]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[288]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(288),
      Q => \B_V_data_1_payload_A_reg_n_3_[288]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[289]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(289),
      Q => \B_V_data_1_payload_A_reg_n_3_[289]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(28),
      Q => \B_V_data_1_payload_A_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[290]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(290),
      Q => \B_V_data_1_payload_A_reg_n_3_[290]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[291]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(291),
      Q => \B_V_data_1_payload_A_reg_n_3_[291]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[292]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(292),
      Q => \B_V_data_1_payload_A_reg_n_3_[292]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[293]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(293),
      Q => \B_V_data_1_payload_A_reg_n_3_[293]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[294]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(294),
      Q => \B_V_data_1_payload_A_reg_n_3_[294]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[295]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(295),
      Q => \B_V_data_1_payload_A_reg_n_3_[295]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[296]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(296),
      Q => \B_V_data_1_payload_A_reg_n_3_[296]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[297]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(297),
      Q => \B_V_data_1_payload_A_reg_n_3_[297]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[298]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(298),
      Q => \B_V_data_1_payload_A_reg_n_3_[298]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[299]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(299),
      Q => \B_V_data_1_payload_A_reg_n_3_[299]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(29),
      Q => \B_V_data_1_payload_A_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[300]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(300),
      Q => \B_V_data_1_payload_A_reg_n_3_[300]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[301]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(301),
      Q => \B_V_data_1_payload_A_reg_n_3_[301]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[302]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(302),
      Q => \B_V_data_1_payload_A_reg_n_3_[302]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[303]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(303),
      Q => \B_V_data_1_payload_A_reg_n_3_[303]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[304]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(304),
      Q => \B_V_data_1_payload_A_reg_n_3_[304]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[305]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(305),
      Q => \B_V_data_1_payload_A_reg_n_3_[305]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[306]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(306),
      Q => \B_V_data_1_payload_A_reg_n_3_[306]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[307]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(307),
      Q => \B_V_data_1_payload_A_reg_n_3_[307]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[308]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(308),
      Q => \B_V_data_1_payload_A_reg_n_3_[308]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[309]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(309),
      Q => \B_V_data_1_payload_A_reg_n_3_[309]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(30),
      Q => \B_V_data_1_payload_A_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[310]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(310),
      Q => \B_V_data_1_payload_A_reg_n_3_[310]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[311]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(311),
      Q => \B_V_data_1_payload_A_reg_n_3_[311]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[312]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(312),
      Q => \B_V_data_1_payload_A_reg_n_3_[312]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[313]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(313),
      Q => \B_V_data_1_payload_A_reg_n_3_[313]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[314]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(314),
      Q => \B_V_data_1_payload_A_reg_n_3_[314]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[315]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(315),
      Q => \B_V_data_1_payload_A_reg_n_3_[315]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[316]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(316),
      Q => \B_V_data_1_payload_A_reg_n_3_[316]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[317]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(317),
      Q => \B_V_data_1_payload_A_reg_n_3_[317]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[318]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(318),
      Q => \B_V_data_1_payload_A_reg_n_3_[318]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[319]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(319),
      Q => \B_V_data_1_payload_A_reg_n_3_[319]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(31),
      Q => \B_V_data_1_payload_A_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[320]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(320),
      Q => \B_V_data_1_payload_A_reg_n_3_[320]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[321]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(321),
      Q => \B_V_data_1_payload_A_reg_n_3_[321]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[322]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(322),
      Q => \B_V_data_1_payload_A_reg_n_3_[322]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[323]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(323),
      Q => \B_V_data_1_payload_A_reg_n_3_[323]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[324]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(324),
      Q => \B_V_data_1_payload_A_reg_n_3_[324]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[325]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(325),
      Q => \B_V_data_1_payload_A_reg_n_3_[325]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[326]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(326),
      Q => \B_V_data_1_payload_A_reg_n_3_[326]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[327]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(327),
      Q => \B_V_data_1_payload_A_reg_n_3_[327]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[328]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(328),
      Q => \B_V_data_1_payload_A_reg_n_3_[328]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[329]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(329),
      Q => \B_V_data_1_payload_A_reg_n_3_[329]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(32),
      Q => \B_V_data_1_payload_A_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[330]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(330),
      Q => \B_V_data_1_payload_A_reg_n_3_[330]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[331]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(331),
      Q => \B_V_data_1_payload_A_reg_n_3_[331]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[332]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(332),
      Q => \B_V_data_1_payload_A_reg_n_3_[332]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[333]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(333),
      Q => \B_V_data_1_payload_A_reg_n_3_[333]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[334]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(334),
      Q => \B_V_data_1_payload_A_reg_n_3_[334]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[335]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(335),
      Q => \B_V_data_1_payload_A_reg_n_3_[335]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[336]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(336),
      Q => \B_V_data_1_payload_A_reg_n_3_[336]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[337]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(337),
      Q => \B_V_data_1_payload_A_reg_n_3_[337]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[338]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(338),
      Q => \B_V_data_1_payload_A_reg_n_3_[338]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[339]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(339),
      Q => \B_V_data_1_payload_A_reg_n_3_[339]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(33),
      Q => \B_V_data_1_payload_A_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[340]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(340),
      Q => \B_V_data_1_payload_A_reg_n_3_[340]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[341]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(341),
      Q => \B_V_data_1_payload_A_reg_n_3_[341]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[342]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(342),
      Q => \B_V_data_1_payload_A_reg_n_3_[342]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[343]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(343),
      Q => \B_V_data_1_payload_A_reg_n_3_[343]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[344]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(344),
      Q => \B_V_data_1_payload_A_reg_n_3_[344]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[345]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(345),
      Q => \B_V_data_1_payload_A_reg_n_3_[345]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[346]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(346),
      Q => \B_V_data_1_payload_A_reg_n_3_[346]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[347]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(347),
      Q => \B_V_data_1_payload_A_reg_n_3_[347]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[348]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(348),
      Q => \B_V_data_1_payload_A_reg_n_3_[348]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[349]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(349),
      Q => \B_V_data_1_payload_A_reg_n_3_[349]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(34),
      Q => \B_V_data_1_payload_A_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[350]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(350),
      Q => \B_V_data_1_payload_A_reg_n_3_[350]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[351]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(351),
      Q => \B_V_data_1_payload_A_reg_n_3_[351]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[352]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(352),
      Q => \B_V_data_1_payload_A_reg_n_3_[352]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[353]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(353),
      Q => \B_V_data_1_payload_A_reg_n_3_[353]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[354]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(354),
      Q => \B_V_data_1_payload_A_reg_n_3_[354]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[355]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(355),
      Q => \B_V_data_1_payload_A_reg_n_3_[355]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[356]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(356),
      Q => \B_V_data_1_payload_A_reg_n_3_[356]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[357]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(357),
      Q => \B_V_data_1_payload_A_reg_n_3_[357]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[358]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(358),
      Q => \B_V_data_1_payload_A_reg_n_3_[358]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[359]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(359),
      Q => \B_V_data_1_payload_A_reg_n_3_[359]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(35),
      Q => \B_V_data_1_payload_A_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[360]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(360),
      Q => \B_V_data_1_payload_A_reg_n_3_[360]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[361]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(361),
      Q => \B_V_data_1_payload_A_reg_n_3_[361]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[362]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(362),
      Q => \B_V_data_1_payload_A_reg_n_3_[362]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[363]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(363),
      Q => \B_V_data_1_payload_A_reg_n_3_[363]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[364]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(364),
      Q => \B_V_data_1_payload_A_reg_n_3_[364]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[365]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(365),
      Q => \B_V_data_1_payload_A_reg_n_3_[365]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[366]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(366),
      Q => \B_V_data_1_payload_A_reg_n_3_[366]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[367]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(367),
      Q => \B_V_data_1_payload_A_reg_n_3_[367]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[368]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(368),
      Q => \B_V_data_1_payload_A_reg_n_3_[368]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[369]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(369),
      Q => \B_V_data_1_payload_A_reg_n_3_[369]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(36),
      Q => \B_V_data_1_payload_A_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[370]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(370),
      Q => \B_V_data_1_payload_A_reg_n_3_[370]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[371]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(371),
      Q => \B_V_data_1_payload_A_reg_n_3_[371]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[372]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(372),
      Q => \B_V_data_1_payload_A_reg_n_3_[372]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[373]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(373),
      Q => \B_V_data_1_payload_A_reg_n_3_[373]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[374]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(374),
      Q => \B_V_data_1_payload_A_reg_n_3_[374]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[375]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(375),
      Q => \B_V_data_1_payload_A_reg_n_3_[375]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[376]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(376),
      Q => \B_V_data_1_payload_A_reg_n_3_[376]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[377]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(377),
      Q => \B_V_data_1_payload_A_reg_n_3_[377]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[378]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(378),
      Q => \B_V_data_1_payload_A_reg_n_3_[378]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[379]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(379),
      Q => \B_V_data_1_payload_A_reg_n_3_[379]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(37),
      Q => \B_V_data_1_payload_A_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[380]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(380),
      Q => \B_V_data_1_payload_A_reg_n_3_[380]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[381]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(381),
      Q => \B_V_data_1_payload_A_reg_n_3_[381]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[382]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(382),
      Q => \B_V_data_1_payload_A_reg_n_3_[382]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[383]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(383),
      Q => \B_V_data_1_payload_A_reg_n_3_[383]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[384]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(384),
      Q => \B_V_data_1_payload_A_reg_n_3_[384]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[385]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(385),
      Q => \B_V_data_1_payload_A_reg_n_3_[385]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[386]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(386),
      Q => \B_V_data_1_payload_A_reg_n_3_[386]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[387]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(387),
      Q => \B_V_data_1_payload_A_reg_n_3_[387]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[388]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(388),
      Q => \B_V_data_1_payload_A_reg_n_3_[388]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[389]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(389),
      Q => \B_V_data_1_payload_A_reg_n_3_[389]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(38),
      Q => \B_V_data_1_payload_A_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[390]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(390),
      Q => \B_V_data_1_payload_A_reg_n_3_[390]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[391]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(391),
      Q => \B_V_data_1_payload_A_reg_n_3_[391]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[392]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(392),
      Q => \B_V_data_1_payload_A_reg_n_3_[392]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[393]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(393),
      Q => \B_V_data_1_payload_A_reg_n_3_[393]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[394]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(394),
      Q => \B_V_data_1_payload_A_reg_n_3_[394]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[395]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(395),
      Q => \B_V_data_1_payload_A_reg_n_3_[395]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[396]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(396),
      Q => \B_V_data_1_payload_A_reg_n_3_[396]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[397]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(397),
      Q => \B_V_data_1_payload_A_reg_n_3_[397]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[398]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(398),
      Q => \B_V_data_1_payload_A_reg_n_3_[398]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[399]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(399),
      Q => \B_V_data_1_payload_A_reg_n_3_[399]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(39),
      Q => \B_V_data_1_payload_A_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[400]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(400),
      Q => \B_V_data_1_payload_A_reg_n_3_[400]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[401]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(401),
      Q => \B_V_data_1_payload_A_reg_n_3_[401]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[402]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(402),
      Q => \B_V_data_1_payload_A_reg_n_3_[402]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[403]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(403),
      Q => \B_V_data_1_payload_A_reg_n_3_[403]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[404]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(404),
      Q => \B_V_data_1_payload_A_reg_n_3_[404]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[405]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(405),
      Q => \B_V_data_1_payload_A_reg_n_3_[405]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[406]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(406),
      Q => \B_V_data_1_payload_A_reg_n_3_[406]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[407]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(407),
      Q => \B_V_data_1_payload_A_reg_n_3_[407]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[408]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(408),
      Q => \B_V_data_1_payload_A_reg_n_3_[408]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[409]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(409),
      Q => \B_V_data_1_payload_A_reg_n_3_[409]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(40),
      Q => \B_V_data_1_payload_A_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[410]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(410),
      Q => \B_V_data_1_payload_A_reg_n_3_[410]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[411]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(411),
      Q => \B_V_data_1_payload_A_reg_n_3_[411]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[412]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(412),
      Q => \B_V_data_1_payload_A_reg_n_3_[412]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[413]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(413),
      Q => \B_V_data_1_payload_A_reg_n_3_[413]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[414]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(414),
      Q => \B_V_data_1_payload_A_reg_n_3_[414]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[415]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(415),
      Q => \B_V_data_1_payload_A_reg_n_3_[415]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[416]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(416),
      Q => \B_V_data_1_payload_A_reg_n_3_[416]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[417]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(417),
      Q => \B_V_data_1_payload_A_reg_n_3_[417]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[418]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(418),
      Q => \B_V_data_1_payload_A_reg_n_3_[418]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[419]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(419),
      Q => \B_V_data_1_payload_A_reg_n_3_[419]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(41),
      Q => \B_V_data_1_payload_A_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[420]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(420),
      Q => \B_V_data_1_payload_A_reg_n_3_[420]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[421]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(421),
      Q => \B_V_data_1_payload_A_reg_n_3_[421]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[422]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(422),
      Q => \B_V_data_1_payload_A_reg_n_3_[422]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[423]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(423),
      Q => \B_V_data_1_payload_A_reg_n_3_[423]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[424]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(424),
      Q => \B_V_data_1_payload_A_reg_n_3_[424]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[425]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(425),
      Q => \B_V_data_1_payload_A_reg_n_3_[425]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[426]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(426),
      Q => \B_V_data_1_payload_A_reg_n_3_[426]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[427]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(427),
      Q => \B_V_data_1_payload_A_reg_n_3_[427]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[428]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(428),
      Q => \B_V_data_1_payload_A_reg_n_3_[428]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[429]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(429),
      Q => \B_V_data_1_payload_A_reg_n_3_[429]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(42),
      Q => \B_V_data_1_payload_A_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[430]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(430),
      Q => \B_V_data_1_payload_A_reg_n_3_[430]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[431]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(431),
      Q => \B_V_data_1_payload_A_reg_n_3_[431]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[432]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(432),
      Q => \B_V_data_1_payload_A_reg_n_3_[432]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[433]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(433),
      Q => \B_V_data_1_payload_A_reg_n_3_[433]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[434]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(434),
      Q => \B_V_data_1_payload_A_reg_n_3_[434]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[435]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(435),
      Q => \B_V_data_1_payload_A_reg_n_3_[435]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[436]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(436),
      Q => \B_V_data_1_payload_A_reg_n_3_[436]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[437]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(437),
      Q => \B_V_data_1_payload_A_reg_n_3_[437]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[438]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(438),
      Q => \B_V_data_1_payload_A_reg_n_3_[438]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[439]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(439),
      Q => \B_V_data_1_payload_A_reg_n_3_[439]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(43),
      Q => \B_V_data_1_payload_A_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[440]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(440),
      Q => \B_V_data_1_payload_A_reg_n_3_[440]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[441]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(441),
      Q => \B_V_data_1_payload_A_reg_n_3_[441]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[442]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(442),
      Q => \B_V_data_1_payload_A_reg_n_3_[442]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[443]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(443),
      Q => \B_V_data_1_payload_A_reg_n_3_[443]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[444]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(444),
      Q => \B_V_data_1_payload_A_reg_n_3_[444]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[445]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(445),
      Q => \B_V_data_1_payload_A_reg_n_3_[445]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[446]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(446),
      Q => \B_V_data_1_payload_A_reg_n_3_[446]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[447]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(447),
      Q => \B_V_data_1_payload_A_reg_n_3_[447]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[448]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(448),
      Q => \B_V_data_1_payload_A_reg_n_3_[448]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[449]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(449),
      Q => \B_V_data_1_payload_A_reg_n_3_[449]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(44),
      Q => \B_V_data_1_payload_A_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[450]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(450),
      Q => \B_V_data_1_payload_A_reg_n_3_[450]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[451]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(451),
      Q => \B_V_data_1_payload_A_reg_n_3_[451]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[452]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(452),
      Q => \B_V_data_1_payload_A_reg_n_3_[452]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[453]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(453),
      Q => \B_V_data_1_payload_A_reg_n_3_[453]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[454]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(454),
      Q => \B_V_data_1_payload_A_reg_n_3_[454]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[455]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(455),
      Q => \B_V_data_1_payload_A_reg_n_3_[455]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[456]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(456),
      Q => \B_V_data_1_payload_A_reg_n_3_[456]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[457]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(457),
      Q => \B_V_data_1_payload_A_reg_n_3_[457]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[458]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(458),
      Q => \B_V_data_1_payload_A_reg_n_3_[458]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[459]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(459),
      Q => \B_V_data_1_payload_A_reg_n_3_[459]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(45),
      Q => \B_V_data_1_payload_A_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[460]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(460),
      Q => \B_V_data_1_payload_A_reg_n_3_[460]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[461]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(461),
      Q => \B_V_data_1_payload_A_reg_n_3_[461]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[462]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(462),
      Q => \B_V_data_1_payload_A_reg_n_3_[462]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[463]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(463),
      Q => \B_V_data_1_payload_A_reg_n_3_[463]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[464]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(464),
      Q => \B_V_data_1_payload_A_reg_n_3_[464]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[465]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(465),
      Q => \B_V_data_1_payload_A_reg_n_3_[465]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[466]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(466),
      Q => \B_V_data_1_payload_A_reg_n_3_[466]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[467]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(467),
      Q => \B_V_data_1_payload_A_reg_n_3_[467]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[468]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(468),
      Q => \B_V_data_1_payload_A_reg_n_3_[468]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[469]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(469),
      Q => \B_V_data_1_payload_A_reg_n_3_[469]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(46),
      Q => \B_V_data_1_payload_A_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[470]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(470),
      Q => \B_V_data_1_payload_A_reg_n_3_[470]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[471]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(471),
      Q => \B_V_data_1_payload_A_reg_n_3_[471]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[472]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(472),
      Q => \B_V_data_1_payload_A_reg_n_3_[472]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[473]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(473),
      Q => \B_V_data_1_payload_A_reg_n_3_[473]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[474]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(474),
      Q => \B_V_data_1_payload_A_reg_n_3_[474]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[475]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(475),
      Q => \B_V_data_1_payload_A_reg_n_3_[475]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[476]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(476),
      Q => \B_V_data_1_payload_A_reg_n_3_[476]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[477]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(477),
      Q => \B_V_data_1_payload_A_reg_n_3_[477]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[478]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(478),
      Q => \B_V_data_1_payload_A_reg_n_3_[478]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[479]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(479),
      Q => \B_V_data_1_payload_A_reg_n_3_[479]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(47),
      Q => \B_V_data_1_payload_A_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[480]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(480),
      Q => \B_V_data_1_payload_A_reg_n_3_[480]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[481]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(481),
      Q => \B_V_data_1_payload_A_reg_n_3_[481]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[482]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(482),
      Q => \B_V_data_1_payload_A_reg_n_3_[482]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[483]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(483),
      Q => \B_V_data_1_payload_A_reg_n_3_[483]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[484]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(484),
      Q => \B_V_data_1_payload_A_reg_n_3_[484]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[485]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(485),
      Q => \B_V_data_1_payload_A_reg_n_3_[485]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[486]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(486),
      Q => \B_V_data_1_payload_A_reg_n_3_[486]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[487]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(487),
      Q => \B_V_data_1_payload_A_reg_n_3_[487]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[488]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(488),
      Q => \B_V_data_1_payload_A_reg_n_3_[488]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[489]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(489),
      Q => \B_V_data_1_payload_A_reg_n_3_[489]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(48),
      Q => \B_V_data_1_payload_A_reg_n_3_[48]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[490]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(490),
      Q => \B_V_data_1_payload_A_reg_n_3_[490]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[491]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(491),
      Q => \B_V_data_1_payload_A_reg_n_3_[491]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[492]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(492),
      Q => \B_V_data_1_payload_A_reg_n_3_[492]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[493]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(493),
      Q => \B_V_data_1_payload_A_reg_n_3_[493]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[494]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(494),
      Q => \B_V_data_1_payload_A_reg_n_3_[494]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[495]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(495),
      Q => \B_V_data_1_payload_A_reg_n_3_[495]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[496]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(496),
      Q => \B_V_data_1_payload_A_reg_n_3_[496]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[497]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(497),
      Q => \B_V_data_1_payload_A_reg_n_3_[497]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[498]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(498),
      Q => \B_V_data_1_payload_A_reg_n_3_[498]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[499]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(499),
      Q => \B_V_data_1_payload_A_reg_n_3_[499]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(49),
      Q => \B_V_data_1_payload_A_reg_n_3_[49]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[500]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(500),
      Q => \B_V_data_1_payload_A_reg_n_3_[500]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[501]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(501),
      Q => \B_V_data_1_payload_A_reg_n_3_[501]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[502]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(502),
      Q => \B_V_data_1_payload_A_reg_n_3_[502]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[503]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(503),
      Q => \B_V_data_1_payload_A_reg_n_3_[503]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[504]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(504),
      Q => \B_V_data_1_payload_A_reg_n_3_[504]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[505]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(505),
      Q => \B_V_data_1_payload_A_reg_n_3_[505]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[506]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(506),
      Q => \B_V_data_1_payload_A_reg_n_3_[506]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[507]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(507),
      Q => \B_V_data_1_payload_A_reg_n_3_[507]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[508]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(508),
      Q => \B_V_data_1_payload_A_reg_n_3_[508]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[509]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(509),
      Q => \B_V_data_1_payload_A_reg_n_3_[509]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(50),
      Q => \B_V_data_1_payload_A_reg_n_3_[50]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[510]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(510),
      Q => \B_V_data_1_payload_A_reg_n_3_[510]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[511]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(511),
      Q => \B_V_data_1_payload_A_reg_n_3_[511]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[512]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(512),
      Q => \B_V_data_1_payload_A_reg_n_3_[512]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[513]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(513),
      Q => \B_V_data_1_payload_A_reg_n_3_[513]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[514]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(514),
      Q => \B_V_data_1_payload_A_reg_n_3_[514]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[515]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(515),
      Q => \B_V_data_1_payload_A_reg_n_3_[515]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[516]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(516),
      Q => \B_V_data_1_payload_A_reg_n_3_[516]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[517]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(517),
      Q => \B_V_data_1_payload_A_reg_n_3_[517]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[518]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(518),
      Q => \B_V_data_1_payload_A_reg_n_3_[518]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[519]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(519),
      Q => \B_V_data_1_payload_A_reg_n_3_[519]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(51),
      Q => \B_V_data_1_payload_A_reg_n_3_[51]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[520]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(520),
      Q => \B_V_data_1_payload_A_reg_n_3_[520]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[521]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(521),
      Q => \B_V_data_1_payload_A_reg_n_3_[521]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[522]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(522),
      Q => \B_V_data_1_payload_A_reg_n_3_[522]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[523]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(523),
      Q => \B_V_data_1_payload_A_reg_n_3_[523]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[524]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(524),
      Q => \B_V_data_1_payload_A_reg_n_3_[524]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[525]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(525),
      Q => \B_V_data_1_payload_A_reg_n_3_[525]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[526]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(526),
      Q => \B_V_data_1_payload_A_reg_n_3_[526]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[527]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(527),
      Q => \B_V_data_1_payload_A_reg_n_3_[527]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[528]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(528),
      Q => \B_V_data_1_payload_A_reg_n_3_[528]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[529]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(529),
      Q => \B_V_data_1_payload_A_reg_n_3_[529]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(52),
      Q => \B_V_data_1_payload_A_reg_n_3_[52]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[530]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(530),
      Q => \B_V_data_1_payload_A_reg_n_3_[530]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[531]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(531),
      Q => \B_V_data_1_payload_A_reg_n_3_[531]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[532]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(532),
      Q => \B_V_data_1_payload_A_reg_n_3_[532]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[533]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(533),
      Q => \B_V_data_1_payload_A_reg_n_3_[533]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[534]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(534),
      Q => \B_V_data_1_payload_A_reg_n_3_[534]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[535]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(535),
      Q => \B_V_data_1_payload_A_reg_n_3_[535]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[536]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(536),
      Q => \B_V_data_1_payload_A_reg_n_3_[536]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[537]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(537),
      Q => \B_V_data_1_payload_A_reg_n_3_[537]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[538]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(538),
      Q => \B_V_data_1_payload_A_reg_n_3_[538]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[539]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(539),
      Q => \B_V_data_1_payload_A_reg_n_3_[539]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(53),
      Q => \B_V_data_1_payload_A_reg_n_3_[53]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[540]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(540),
      Q => \B_V_data_1_payload_A_reg_n_3_[540]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[541]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(541),
      Q => \B_V_data_1_payload_A_reg_n_3_[541]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[542]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(542),
      Q => \B_V_data_1_payload_A_reg_n_3_[542]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[543]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(543),
      Q => \B_V_data_1_payload_A_reg_n_3_[543]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[544]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(544),
      Q => \B_V_data_1_payload_A_reg_n_3_[544]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[545]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(545),
      Q => \B_V_data_1_payload_A_reg_n_3_[545]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[546]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(546),
      Q => \B_V_data_1_payload_A_reg_n_3_[546]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[547]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(547),
      Q => \B_V_data_1_payload_A_reg_n_3_[547]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[548]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(548),
      Q => \B_V_data_1_payload_A_reg_n_3_[548]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[549]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(549),
      Q => \B_V_data_1_payload_A_reg_n_3_[549]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(54),
      Q => \B_V_data_1_payload_A_reg_n_3_[54]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[550]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(550),
      Q => \B_V_data_1_payload_A_reg_n_3_[550]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[551]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(551),
      Q => \B_V_data_1_payload_A_reg_n_3_[551]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[552]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(552),
      Q => \B_V_data_1_payload_A_reg_n_3_[552]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[553]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(553),
      Q => \B_V_data_1_payload_A_reg_n_3_[553]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[554]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(554),
      Q => \B_V_data_1_payload_A_reg_n_3_[554]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[555]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(555),
      Q => \B_V_data_1_payload_A_reg_n_3_[555]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[556]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(556),
      Q => \B_V_data_1_payload_A_reg_n_3_[556]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[557]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(557),
      Q => \B_V_data_1_payload_A_reg_n_3_[557]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[558]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(558),
      Q => \B_V_data_1_payload_A_reg_n_3_[558]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[559]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(559),
      Q => \B_V_data_1_payload_A_reg_n_3_[559]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(55),
      Q => \B_V_data_1_payload_A_reg_n_3_[55]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[560]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(560),
      Q => \B_V_data_1_payload_A_reg_n_3_[560]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[561]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(561),
      Q => \B_V_data_1_payload_A_reg_n_3_[561]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[562]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(562),
      Q => \B_V_data_1_payload_A_reg_n_3_[562]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[563]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(563),
      Q => \B_V_data_1_payload_A_reg_n_3_[563]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[564]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(564),
      Q => \B_V_data_1_payload_A_reg_n_3_[564]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[565]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(565),
      Q => \B_V_data_1_payload_A_reg_n_3_[565]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[566]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(566),
      Q => \B_V_data_1_payload_A_reg_n_3_[566]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[567]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(567),
      Q => \B_V_data_1_payload_A_reg_n_3_[567]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[568]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(568),
      Q => \B_V_data_1_payload_A_reg_n_3_[568]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[569]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(569),
      Q => \B_V_data_1_payload_A_reg_n_3_[569]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(56),
      Q => \B_V_data_1_payload_A_reg_n_3_[56]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[570]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(570),
      Q => \B_V_data_1_payload_A_reg_n_3_[570]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[571]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(571),
      Q => \B_V_data_1_payload_A_reg_n_3_[571]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[572]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(572),
      Q => \B_V_data_1_payload_A_reg_n_3_[572]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[573]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(573),
      Q => \B_V_data_1_payload_A_reg_n_3_[573]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[574]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(574),
      Q => \B_V_data_1_payload_A_reg_n_3_[574]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[575]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(575),
      Q => \B_V_data_1_payload_A_reg_n_3_[575]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(57),
      Q => \B_V_data_1_payload_A_reg_n_3_[57]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(58),
      Q => \B_V_data_1_payload_A_reg_n_3_[58]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(59),
      Q => \B_V_data_1_payload_A_reg_n_3_[59]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(60),
      Q => \B_V_data_1_payload_A_reg_n_3_[60]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(61),
      Q => \B_V_data_1_payload_A_reg_n_3_[61]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(62),
      Q => \B_V_data_1_payload_A_reg_n_3_[62]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(63),
      Q => \B_V_data_1_payload_A_reg_n_3_[63]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(64),
      Q => \B_V_data_1_payload_A_reg_n_3_[64]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(65),
      Q => \B_V_data_1_payload_A_reg_n_3_[65]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(66),
      Q => \B_V_data_1_payload_A_reg_n_3_[66]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(67),
      Q => \B_V_data_1_payload_A_reg_n_3_[67]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(68),
      Q => \B_V_data_1_payload_A_reg_n_3_[68]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(69),
      Q => \B_V_data_1_payload_A_reg_n_3_[69]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(70),
      Q => \B_V_data_1_payload_A_reg_n_3_[70]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(71),
      Q => \B_V_data_1_payload_A_reg_n_3_[71]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(72),
      Q => \B_V_data_1_payload_A_reg_n_3_[72]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(73),
      Q => \B_V_data_1_payload_A_reg_n_3_[73]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(74),
      Q => \B_V_data_1_payload_A_reg_n_3_[74]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(75),
      Q => \B_V_data_1_payload_A_reg_n_3_[75]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(76),
      Q => \B_V_data_1_payload_A_reg_n_3_[76]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(77),
      Q => \B_V_data_1_payload_A_reg_n_3_[77]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(78),
      Q => \B_V_data_1_payload_A_reg_n_3_[78]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(79),
      Q => \B_V_data_1_payload_A_reg_n_3_[79]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(80),
      Q => \B_V_data_1_payload_A_reg_n_3_[80]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(81),
      Q => \B_V_data_1_payload_A_reg_n_3_[81]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(82),
      Q => \B_V_data_1_payload_A_reg_n_3_[82]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(83),
      Q => \B_V_data_1_payload_A_reg_n_3_[83]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(84),
      Q => \B_V_data_1_payload_A_reg_n_3_[84]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(85),
      Q => \B_V_data_1_payload_A_reg_n_3_[85]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(86),
      Q => \B_V_data_1_payload_A_reg_n_3_[86]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(87),
      Q => \B_V_data_1_payload_A_reg_n_3_[87]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(88),
      Q => \B_V_data_1_payload_A_reg_n_3_[88]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(89),
      Q => \B_V_data_1_payload_A_reg_n_3_[89]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(90),
      Q => \B_V_data_1_payload_A_reg_n_3_[90]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(91),
      Q => \B_V_data_1_payload_A_reg_n_3_[91]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(92),
      Q => \B_V_data_1_payload_A_reg_n_3_[92]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(93),
      Q => \B_V_data_1_payload_A_reg_n_3_[93]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(94),
      Q => \B_V_data_1_payload_A_reg_n_3_[94]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(95),
      Q => \B_V_data_1_payload_A_reg_n_3_[95]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(96),
      Q => \B_V_data_1_payload_A_reg_n_3_[96]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(97),
      Q => \B_V_data_1_payload_A_reg_n_3_[97]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(98),
      Q => \B_V_data_1_payload_A_reg_n_3_[98]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(99),
      Q => \B_V_data_1_payload_A_reg_n_3_[99]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[575]_i_1_n_3\,
      D => weights_V_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[575]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^weights_v_tvalid_int_regslice\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(100),
      Q => \B_V_data_1_payload_B_reg_n_3_[100]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(101),
      Q => \B_V_data_1_payload_B_reg_n_3_[101]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(102),
      Q => \B_V_data_1_payload_B_reg_n_3_[102]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(103),
      Q => \B_V_data_1_payload_B_reg_n_3_[103]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(104),
      Q => \B_V_data_1_payload_B_reg_n_3_[104]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(105),
      Q => \B_V_data_1_payload_B_reg_n_3_[105]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(106),
      Q => \B_V_data_1_payload_B_reg_n_3_[106]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(107),
      Q => \B_V_data_1_payload_B_reg_n_3_[107]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(108),
      Q => \B_V_data_1_payload_B_reg_n_3_[108]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(109),
      Q => \B_V_data_1_payload_B_reg_n_3_[109]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(110),
      Q => \B_V_data_1_payload_B_reg_n_3_[110]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(111),
      Q => \B_V_data_1_payload_B_reg_n_3_[111]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(112),
      Q => \B_V_data_1_payload_B_reg_n_3_[112]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(113),
      Q => \B_V_data_1_payload_B_reg_n_3_[113]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(114),
      Q => \B_V_data_1_payload_B_reg_n_3_[114]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(115),
      Q => \B_V_data_1_payload_B_reg_n_3_[115]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(116),
      Q => \B_V_data_1_payload_B_reg_n_3_[116]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(117),
      Q => \B_V_data_1_payload_B_reg_n_3_[117]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(118),
      Q => \B_V_data_1_payload_B_reg_n_3_[118]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(119),
      Q => \B_V_data_1_payload_B_reg_n_3_[119]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(120),
      Q => \B_V_data_1_payload_B_reg_n_3_[120]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(121),
      Q => \B_V_data_1_payload_B_reg_n_3_[121]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(122),
      Q => \B_V_data_1_payload_B_reg_n_3_[122]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(123),
      Q => \B_V_data_1_payload_B_reg_n_3_[123]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(124),
      Q => \B_V_data_1_payload_B_reg_n_3_[124]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(125),
      Q => \B_V_data_1_payload_B_reg_n_3_[125]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(126),
      Q => \B_V_data_1_payload_B_reg_n_3_[126]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(127),
      Q => \B_V_data_1_payload_B_reg_n_3_[127]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(128),
      Q => \B_V_data_1_payload_B_reg_n_3_[128]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(129),
      Q => \B_V_data_1_payload_B_reg_n_3_[129]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(130),
      Q => \B_V_data_1_payload_B_reg_n_3_[130]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(131),
      Q => \B_V_data_1_payload_B_reg_n_3_[131]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(132),
      Q => \B_V_data_1_payload_B_reg_n_3_[132]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(133),
      Q => \B_V_data_1_payload_B_reg_n_3_[133]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(134),
      Q => \B_V_data_1_payload_B_reg_n_3_[134]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(135),
      Q => \B_V_data_1_payload_B_reg_n_3_[135]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(136),
      Q => \B_V_data_1_payload_B_reg_n_3_[136]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(137),
      Q => \B_V_data_1_payload_B_reg_n_3_[137]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(138),
      Q => \B_V_data_1_payload_B_reg_n_3_[138]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(139),
      Q => \B_V_data_1_payload_B_reg_n_3_[139]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(140),
      Q => \B_V_data_1_payload_B_reg_n_3_[140]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(141),
      Q => \B_V_data_1_payload_B_reg_n_3_[141]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(142),
      Q => \B_V_data_1_payload_B_reg_n_3_[142]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(143),
      Q => \B_V_data_1_payload_B_reg_n_3_[143]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(144),
      Q => \B_V_data_1_payload_B_reg_n_3_[144]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(145),
      Q => \B_V_data_1_payload_B_reg_n_3_[145]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(146),
      Q => \B_V_data_1_payload_B_reg_n_3_[146]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(147),
      Q => \B_V_data_1_payload_B_reg_n_3_[147]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(148),
      Q => \B_V_data_1_payload_B_reg_n_3_[148]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(149),
      Q => \B_V_data_1_payload_B_reg_n_3_[149]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(150),
      Q => \B_V_data_1_payload_B_reg_n_3_[150]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(151),
      Q => \B_V_data_1_payload_B_reg_n_3_[151]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(152),
      Q => \B_V_data_1_payload_B_reg_n_3_[152]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(153),
      Q => \B_V_data_1_payload_B_reg_n_3_[153]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(154),
      Q => \B_V_data_1_payload_B_reg_n_3_[154]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(155),
      Q => \B_V_data_1_payload_B_reg_n_3_[155]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(156),
      Q => \B_V_data_1_payload_B_reg_n_3_[156]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(157),
      Q => \B_V_data_1_payload_B_reg_n_3_[157]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(158),
      Q => \B_V_data_1_payload_B_reg_n_3_[158]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(159),
      Q => \B_V_data_1_payload_B_reg_n_3_[159]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(160),
      Q => \B_V_data_1_payload_B_reg_n_3_[160]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(161),
      Q => \B_V_data_1_payload_B_reg_n_3_[161]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(162),
      Q => \B_V_data_1_payload_B_reg_n_3_[162]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(163),
      Q => \B_V_data_1_payload_B_reg_n_3_[163]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(164),
      Q => \B_V_data_1_payload_B_reg_n_3_[164]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(165),
      Q => \B_V_data_1_payload_B_reg_n_3_[165]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(166),
      Q => \B_V_data_1_payload_B_reg_n_3_[166]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(167),
      Q => \B_V_data_1_payload_B_reg_n_3_[167]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(168),
      Q => \B_V_data_1_payload_B_reg_n_3_[168]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(169),
      Q => \B_V_data_1_payload_B_reg_n_3_[169]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(170),
      Q => \B_V_data_1_payload_B_reg_n_3_[170]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(171),
      Q => \B_V_data_1_payload_B_reg_n_3_[171]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(172),
      Q => \B_V_data_1_payload_B_reg_n_3_[172]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(173),
      Q => \B_V_data_1_payload_B_reg_n_3_[173]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(174),
      Q => \B_V_data_1_payload_B_reg_n_3_[174]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(175),
      Q => \B_V_data_1_payload_B_reg_n_3_[175]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(176),
      Q => \B_V_data_1_payload_B_reg_n_3_[176]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(177),
      Q => \B_V_data_1_payload_B_reg_n_3_[177]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(178),
      Q => \B_V_data_1_payload_B_reg_n_3_[178]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(179),
      Q => \B_V_data_1_payload_B_reg_n_3_[179]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(180),
      Q => \B_V_data_1_payload_B_reg_n_3_[180]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(181),
      Q => \B_V_data_1_payload_B_reg_n_3_[181]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(182),
      Q => \B_V_data_1_payload_B_reg_n_3_[182]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(183),
      Q => \B_V_data_1_payload_B_reg_n_3_[183]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(184),
      Q => \B_V_data_1_payload_B_reg_n_3_[184]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(185),
      Q => \B_V_data_1_payload_B_reg_n_3_[185]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(186),
      Q => \B_V_data_1_payload_B_reg_n_3_[186]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(187),
      Q => \B_V_data_1_payload_B_reg_n_3_[187]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(188),
      Q => \B_V_data_1_payload_B_reg_n_3_[188]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(189),
      Q => \B_V_data_1_payload_B_reg_n_3_[189]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(190),
      Q => \B_V_data_1_payload_B_reg_n_3_[190]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(191),
      Q => \B_V_data_1_payload_B_reg_n_3_[191]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(192),
      Q => \B_V_data_1_payload_B_reg_n_3_[192]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(193),
      Q => \B_V_data_1_payload_B_reg_n_3_[193]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(194),
      Q => \B_V_data_1_payload_B_reg_n_3_[194]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(195),
      Q => \B_V_data_1_payload_B_reg_n_3_[195]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(196),
      Q => \B_V_data_1_payload_B_reg_n_3_[196]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(197),
      Q => \B_V_data_1_payload_B_reg_n_3_[197]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(198),
      Q => \B_V_data_1_payload_B_reg_n_3_[198]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(199),
      Q => \B_V_data_1_payload_B_reg_n_3_[199]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(200),
      Q => \B_V_data_1_payload_B_reg_n_3_[200]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(201),
      Q => \B_V_data_1_payload_B_reg_n_3_[201]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(202),
      Q => \B_V_data_1_payload_B_reg_n_3_[202]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(203),
      Q => \B_V_data_1_payload_B_reg_n_3_[203]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(204),
      Q => \B_V_data_1_payload_B_reg_n_3_[204]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(205),
      Q => \B_V_data_1_payload_B_reg_n_3_[205]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(206),
      Q => \B_V_data_1_payload_B_reg_n_3_[206]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(207),
      Q => \B_V_data_1_payload_B_reg_n_3_[207]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(208),
      Q => \B_V_data_1_payload_B_reg_n_3_[208]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(209),
      Q => \B_V_data_1_payload_B_reg_n_3_[209]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(210),
      Q => \B_V_data_1_payload_B_reg_n_3_[210]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(211),
      Q => \B_V_data_1_payload_B_reg_n_3_[211]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(212),
      Q => \B_V_data_1_payload_B_reg_n_3_[212]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(213),
      Q => \B_V_data_1_payload_B_reg_n_3_[213]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(214),
      Q => \B_V_data_1_payload_B_reg_n_3_[214]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(215),
      Q => \B_V_data_1_payload_B_reg_n_3_[215]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(216),
      Q => \B_V_data_1_payload_B_reg_n_3_[216]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(217),
      Q => \B_V_data_1_payload_B_reg_n_3_[217]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(218),
      Q => \B_V_data_1_payload_B_reg_n_3_[218]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(219),
      Q => \B_V_data_1_payload_B_reg_n_3_[219]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(220),
      Q => \B_V_data_1_payload_B_reg_n_3_[220]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(221),
      Q => \B_V_data_1_payload_B_reg_n_3_[221]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(222),
      Q => \B_V_data_1_payload_B_reg_n_3_[222]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(223),
      Q => \B_V_data_1_payload_B_reg_n_3_[223]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(224),
      Q => \B_V_data_1_payload_B_reg_n_3_[224]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(225),
      Q => \B_V_data_1_payload_B_reg_n_3_[225]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(226),
      Q => \B_V_data_1_payload_B_reg_n_3_[226]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(227),
      Q => \B_V_data_1_payload_B_reg_n_3_[227]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(228),
      Q => \B_V_data_1_payload_B_reg_n_3_[228]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(229),
      Q => \B_V_data_1_payload_B_reg_n_3_[229]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(230),
      Q => \B_V_data_1_payload_B_reg_n_3_[230]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(231),
      Q => \B_V_data_1_payload_B_reg_n_3_[231]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(232),
      Q => \B_V_data_1_payload_B_reg_n_3_[232]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(233),
      Q => \B_V_data_1_payload_B_reg_n_3_[233]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(234),
      Q => \B_V_data_1_payload_B_reg_n_3_[234]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(235),
      Q => \B_V_data_1_payload_B_reg_n_3_[235]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(236),
      Q => \B_V_data_1_payload_B_reg_n_3_[236]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(237),
      Q => \B_V_data_1_payload_B_reg_n_3_[237]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(238),
      Q => \B_V_data_1_payload_B_reg_n_3_[238]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(239),
      Q => \B_V_data_1_payload_B_reg_n_3_[239]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(240),
      Q => \B_V_data_1_payload_B_reg_n_3_[240]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(241),
      Q => \B_V_data_1_payload_B_reg_n_3_[241]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(242),
      Q => \B_V_data_1_payload_B_reg_n_3_[242]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(243),
      Q => \B_V_data_1_payload_B_reg_n_3_[243]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(244),
      Q => \B_V_data_1_payload_B_reg_n_3_[244]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(245),
      Q => \B_V_data_1_payload_B_reg_n_3_[245]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(246),
      Q => \B_V_data_1_payload_B_reg_n_3_[246]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(247),
      Q => \B_V_data_1_payload_B_reg_n_3_[247]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(248),
      Q => \B_V_data_1_payload_B_reg_n_3_[248]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(249),
      Q => \B_V_data_1_payload_B_reg_n_3_[249]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(24),
      Q => \B_V_data_1_payload_B_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(250),
      Q => \B_V_data_1_payload_B_reg_n_3_[250]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(251),
      Q => \B_V_data_1_payload_B_reg_n_3_[251]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(252),
      Q => \B_V_data_1_payload_B_reg_n_3_[252]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(253),
      Q => \B_V_data_1_payload_B_reg_n_3_[253]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(254),
      Q => \B_V_data_1_payload_B_reg_n_3_[254]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(255),
      Q => \B_V_data_1_payload_B_reg_n_3_[255]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(256),
      Q => \B_V_data_1_payload_B_reg_n_3_[256]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[257]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(257),
      Q => \B_V_data_1_payload_B_reg_n_3_[257]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[258]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(258),
      Q => \B_V_data_1_payload_B_reg_n_3_[258]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[259]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(259),
      Q => \B_V_data_1_payload_B_reg_n_3_[259]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(25),
      Q => \B_V_data_1_payload_B_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[260]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(260),
      Q => \B_V_data_1_payload_B_reg_n_3_[260]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[261]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(261),
      Q => \B_V_data_1_payload_B_reg_n_3_[261]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[262]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(262),
      Q => \B_V_data_1_payload_B_reg_n_3_[262]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[263]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(263),
      Q => \B_V_data_1_payload_B_reg_n_3_[263]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[264]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(264),
      Q => \B_V_data_1_payload_B_reg_n_3_[264]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[265]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(265),
      Q => \B_V_data_1_payload_B_reg_n_3_[265]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[266]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(266),
      Q => \B_V_data_1_payload_B_reg_n_3_[266]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[267]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(267),
      Q => \B_V_data_1_payload_B_reg_n_3_[267]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[268]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(268),
      Q => \B_V_data_1_payload_B_reg_n_3_[268]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[269]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(269),
      Q => \B_V_data_1_payload_B_reg_n_3_[269]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(26),
      Q => \B_V_data_1_payload_B_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[270]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(270),
      Q => \B_V_data_1_payload_B_reg_n_3_[270]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[271]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(271),
      Q => \B_V_data_1_payload_B_reg_n_3_[271]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[272]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(272),
      Q => \B_V_data_1_payload_B_reg_n_3_[272]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[273]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(273),
      Q => \B_V_data_1_payload_B_reg_n_3_[273]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[274]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(274),
      Q => \B_V_data_1_payload_B_reg_n_3_[274]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[275]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(275),
      Q => \B_V_data_1_payload_B_reg_n_3_[275]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[276]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(276),
      Q => \B_V_data_1_payload_B_reg_n_3_[276]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[277]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(277),
      Q => \B_V_data_1_payload_B_reg_n_3_[277]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[278]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(278),
      Q => \B_V_data_1_payload_B_reg_n_3_[278]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[279]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(279),
      Q => \B_V_data_1_payload_B_reg_n_3_[279]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(27),
      Q => \B_V_data_1_payload_B_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[280]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(280),
      Q => \B_V_data_1_payload_B_reg_n_3_[280]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[281]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(281),
      Q => \B_V_data_1_payload_B_reg_n_3_[281]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[282]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(282),
      Q => \B_V_data_1_payload_B_reg_n_3_[282]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[283]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(283),
      Q => \B_V_data_1_payload_B_reg_n_3_[283]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[284]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(284),
      Q => \B_V_data_1_payload_B_reg_n_3_[284]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[285]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(285),
      Q => \B_V_data_1_payload_B_reg_n_3_[285]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[286]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(286),
      Q => \B_V_data_1_payload_B_reg_n_3_[286]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[287]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(287),
      Q => \B_V_data_1_payload_B_reg_n_3_[287]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[288]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(288),
      Q => \B_V_data_1_payload_B_reg_n_3_[288]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[289]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(289),
      Q => \B_V_data_1_payload_B_reg_n_3_[289]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(28),
      Q => \B_V_data_1_payload_B_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[290]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(290),
      Q => \B_V_data_1_payload_B_reg_n_3_[290]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[291]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(291),
      Q => \B_V_data_1_payload_B_reg_n_3_[291]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[292]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(292),
      Q => \B_V_data_1_payload_B_reg_n_3_[292]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[293]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(293),
      Q => \B_V_data_1_payload_B_reg_n_3_[293]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[294]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(294),
      Q => \B_V_data_1_payload_B_reg_n_3_[294]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[295]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(295),
      Q => \B_V_data_1_payload_B_reg_n_3_[295]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[296]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(296),
      Q => \B_V_data_1_payload_B_reg_n_3_[296]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[297]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(297),
      Q => \B_V_data_1_payload_B_reg_n_3_[297]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[298]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(298),
      Q => \B_V_data_1_payload_B_reg_n_3_[298]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[299]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(299),
      Q => \B_V_data_1_payload_B_reg_n_3_[299]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(29),
      Q => \B_V_data_1_payload_B_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[300]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(300),
      Q => \B_V_data_1_payload_B_reg_n_3_[300]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[301]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(301),
      Q => \B_V_data_1_payload_B_reg_n_3_[301]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[302]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(302),
      Q => \B_V_data_1_payload_B_reg_n_3_[302]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[303]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(303),
      Q => \B_V_data_1_payload_B_reg_n_3_[303]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[304]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(304),
      Q => \B_V_data_1_payload_B_reg_n_3_[304]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[305]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(305),
      Q => \B_V_data_1_payload_B_reg_n_3_[305]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[306]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(306),
      Q => \B_V_data_1_payload_B_reg_n_3_[306]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[307]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(307),
      Q => \B_V_data_1_payload_B_reg_n_3_[307]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[308]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(308),
      Q => \B_V_data_1_payload_B_reg_n_3_[308]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[309]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(309),
      Q => \B_V_data_1_payload_B_reg_n_3_[309]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(30),
      Q => \B_V_data_1_payload_B_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[310]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(310),
      Q => \B_V_data_1_payload_B_reg_n_3_[310]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[311]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(311),
      Q => \B_V_data_1_payload_B_reg_n_3_[311]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[312]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(312),
      Q => \B_V_data_1_payload_B_reg_n_3_[312]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[313]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(313),
      Q => \B_V_data_1_payload_B_reg_n_3_[313]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[314]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(314),
      Q => \B_V_data_1_payload_B_reg_n_3_[314]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[315]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(315),
      Q => \B_V_data_1_payload_B_reg_n_3_[315]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[316]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(316),
      Q => \B_V_data_1_payload_B_reg_n_3_[316]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[317]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(317),
      Q => \B_V_data_1_payload_B_reg_n_3_[317]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[318]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(318),
      Q => \B_V_data_1_payload_B_reg_n_3_[318]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[319]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(319),
      Q => \B_V_data_1_payload_B_reg_n_3_[319]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(31),
      Q => \B_V_data_1_payload_B_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[320]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(320),
      Q => \B_V_data_1_payload_B_reg_n_3_[320]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[321]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(321),
      Q => \B_V_data_1_payload_B_reg_n_3_[321]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[322]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(322),
      Q => \B_V_data_1_payload_B_reg_n_3_[322]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[323]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(323),
      Q => \B_V_data_1_payload_B_reg_n_3_[323]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[324]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(324),
      Q => \B_V_data_1_payload_B_reg_n_3_[324]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[325]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(325),
      Q => \B_V_data_1_payload_B_reg_n_3_[325]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[326]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(326),
      Q => \B_V_data_1_payload_B_reg_n_3_[326]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[327]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(327),
      Q => \B_V_data_1_payload_B_reg_n_3_[327]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[328]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(328),
      Q => \B_V_data_1_payload_B_reg_n_3_[328]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[329]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(329),
      Q => \B_V_data_1_payload_B_reg_n_3_[329]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(32),
      Q => \B_V_data_1_payload_B_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[330]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(330),
      Q => \B_V_data_1_payload_B_reg_n_3_[330]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[331]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(331),
      Q => \B_V_data_1_payload_B_reg_n_3_[331]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[332]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(332),
      Q => \B_V_data_1_payload_B_reg_n_3_[332]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[333]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(333),
      Q => \B_V_data_1_payload_B_reg_n_3_[333]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[334]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(334),
      Q => \B_V_data_1_payload_B_reg_n_3_[334]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[335]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(335),
      Q => \B_V_data_1_payload_B_reg_n_3_[335]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[336]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(336),
      Q => \B_V_data_1_payload_B_reg_n_3_[336]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[337]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(337),
      Q => \B_V_data_1_payload_B_reg_n_3_[337]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[338]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(338),
      Q => \B_V_data_1_payload_B_reg_n_3_[338]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[339]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(339),
      Q => \B_V_data_1_payload_B_reg_n_3_[339]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(33),
      Q => \B_V_data_1_payload_B_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[340]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(340),
      Q => \B_V_data_1_payload_B_reg_n_3_[340]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[341]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(341),
      Q => \B_V_data_1_payload_B_reg_n_3_[341]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[342]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(342),
      Q => \B_V_data_1_payload_B_reg_n_3_[342]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[343]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(343),
      Q => \B_V_data_1_payload_B_reg_n_3_[343]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[344]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(344),
      Q => \B_V_data_1_payload_B_reg_n_3_[344]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[345]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(345),
      Q => \B_V_data_1_payload_B_reg_n_3_[345]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[346]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(346),
      Q => \B_V_data_1_payload_B_reg_n_3_[346]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[347]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(347),
      Q => \B_V_data_1_payload_B_reg_n_3_[347]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[348]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(348),
      Q => \B_V_data_1_payload_B_reg_n_3_[348]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[349]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(349),
      Q => \B_V_data_1_payload_B_reg_n_3_[349]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(34),
      Q => \B_V_data_1_payload_B_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[350]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(350),
      Q => \B_V_data_1_payload_B_reg_n_3_[350]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[351]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(351),
      Q => \B_V_data_1_payload_B_reg_n_3_[351]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[352]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(352),
      Q => \B_V_data_1_payload_B_reg_n_3_[352]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[353]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(353),
      Q => \B_V_data_1_payload_B_reg_n_3_[353]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[354]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(354),
      Q => \B_V_data_1_payload_B_reg_n_3_[354]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[355]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(355),
      Q => \B_V_data_1_payload_B_reg_n_3_[355]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[356]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(356),
      Q => \B_V_data_1_payload_B_reg_n_3_[356]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[357]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(357),
      Q => \B_V_data_1_payload_B_reg_n_3_[357]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[358]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(358),
      Q => \B_V_data_1_payload_B_reg_n_3_[358]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[359]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(359),
      Q => \B_V_data_1_payload_B_reg_n_3_[359]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(35),
      Q => \B_V_data_1_payload_B_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[360]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(360),
      Q => \B_V_data_1_payload_B_reg_n_3_[360]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[361]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(361),
      Q => \B_V_data_1_payload_B_reg_n_3_[361]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[362]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(362),
      Q => \B_V_data_1_payload_B_reg_n_3_[362]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[363]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(363),
      Q => \B_V_data_1_payload_B_reg_n_3_[363]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[364]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(364),
      Q => \B_V_data_1_payload_B_reg_n_3_[364]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[365]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(365),
      Q => \B_V_data_1_payload_B_reg_n_3_[365]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[366]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(366),
      Q => \B_V_data_1_payload_B_reg_n_3_[366]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[367]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(367),
      Q => \B_V_data_1_payload_B_reg_n_3_[367]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[368]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(368),
      Q => \B_V_data_1_payload_B_reg_n_3_[368]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[369]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(369),
      Q => \B_V_data_1_payload_B_reg_n_3_[369]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(36),
      Q => \B_V_data_1_payload_B_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[370]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(370),
      Q => \B_V_data_1_payload_B_reg_n_3_[370]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[371]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(371),
      Q => \B_V_data_1_payload_B_reg_n_3_[371]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[372]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(372),
      Q => \B_V_data_1_payload_B_reg_n_3_[372]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[373]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(373),
      Q => \B_V_data_1_payload_B_reg_n_3_[373]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[374]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(374),
      Q => \B_V_data_1_payload_B_reg_n_3_[374]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[375]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(375),
      Q => \B_V_data_1_payload_B_reg_n_3_[375]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[376]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(376),
      Q => \B_V_data_1_payload_B_reg_n_3_[376]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[377]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(377),
      Q => \B_V_data_1_payload_B_reg_n_3_[377]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[378]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(378),
      Q => \B_V_data_1_payload_B_reg_n_3_[378]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[379]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(379),
      Q => \B_V_data_1_payload_B_reg_n_3_[379]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(37),
      Q => \B_V_data_1_payload_B_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[380]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(380),
      Q => \B_V_data_1_payload_B_reg_n_3_[380]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[381]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(381),
      Q => \B_V_data_1_payload_B_reg_n_3_[381]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[382]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(382),
      Q => \B_V_data_1_payload_B_reg_n_3_[382]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[383]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(383),
      Q => \B_V_data_1_payload_B_reg_n_3_[383]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[384]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(384),
      Q => \B_V_data_1_payload_B_reg_n_3_[384]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[385]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(385),
      Q => \B_V_data_1_payload_B_reg_n_3_[385]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[386]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(386),
      Q => \B_V_data_1_payload_B_reg_n_3_[386]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[387]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(387),
      Q => \B_V_data_1_payload_B_reg_n_3_[387]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[388]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(388),
      Q => \B_V_data_1_payload_B_reg_n_3_[388]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[389]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(389),
      Q => \B_V_data_1_payload_B_reg_n_3_[389]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(38),
      Q => \B_V_data_1_payload_B_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[390]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(390),
      Q => \B_V_data_1_payload_B_reg_n_3_[390]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[391]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(391),
      Q => \B_V_data_1_payload_B_reg_n_3_[391]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[392]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(392),
      Q => \B_V_data_1_payload_B_reg_n_3_[392]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[393]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(393),
      Q => \B_V_data_1_payload_B_reg_n_3_[393]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[394]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(394),
      Q => \B_V_data_1_payload_B_reg_n_3_[394]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[395]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(395),
      Q => \B_V_data_1_payload_B_reg_n_3_[395]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[396]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(396),
      Q => \B_V_data_1_payload_B_reg_n_3_[396]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[397]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(397),
      Q => \B_V_data_1_payload_B_reg_n_3_[397]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[398]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(398),
      Q => \B_V_data_1_payload_B_reg_n_3_[398]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[399]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(399),
      Q => \B_V_data_1_payload_B_reg_n_3_[399]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(39),
      Q => \B_V_data_1_payload_B_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[400]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(400),
      Q => \B_V_data_1_payload_B_reg_n_3_[400]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[401]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(401),
      Q => \B_V_data_1_payload_B_reg_n_3_[401]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[402]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(402),
      Q => \B_V_data_1_payload_B_reg_n_3_[402]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[403]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(403),
      Q => \B_V_data_1_payload_B_reg_n_3_[403]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[404]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(404),
      Q => \B_V_data_1_payload_B_reg_n_3_[404]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[405]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(405),
      Q => \B_V_data_1_payload_B_reg_n_3_[405]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[406]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(406),
      Q => \B_V_data_1_payload_B_reg_n_3_[406]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[407]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(407),
      Q => \B_V_data_1_payload_B_reg_n_3_[407]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[408]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(408),
      Q => \B_V_data_1_payload_B_reg_n_3_[408]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[409]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(409),
      Q => \B_V_data_1_payload_B_reg_n_3_[409]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(40),
      Q => \B_V_data_1_payload_B_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[410]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(410),
      Q => \B_V_data_1_payload_B_reg_n_3_[410]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[411]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(411),
      Q => \B_V_data_1_payload_B_reg_n_3_[411]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[412]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(412),
      Q => \B_V_data_1_payload_B_reg_n_3_[412]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[413]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(413),
      Q => \B_V_data_1_payload_B_reg_n_3_[413]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[414]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(414),
      Q => \B_V_data_1_payload_B_reg_n_3_[414]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[415]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(415),
      Q => \B_V_data_1_payload_B_reg_n_3_[415]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[416]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(416),
      Q => \B_V_data_1_payload_B_reg_n_3_[416]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[417]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(417),
      Q => \B_V_data_1_payload_B_reg_n_3_[417]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[418]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(418),
      Q => \B_V_data_1_payload_B_reg_n_3_[418]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[419]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(419),
      Q => \B_V_data_1_payload_B_reg_n_3_[419]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(41),
      Q => \B_V_data_1_payload_B_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[420]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(420),
      Q => \B_V_data_1_payload_B_reg_n_3_[420]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[421]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(421),
      Q => \B_V_data_1_payload_B_reg_n_3_[421]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[422]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(422),
      Q => \B_V_data_1_payload_B_reg_n_3_[422]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[423]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(423),
      Q => \B_V_data_1_payload_B_reg_n_3_[423]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[424]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(424),
      Q => \B_V_data_1_payload_B_reg_n_3_[424]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[425]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(425),
      Q => \B_V_data_1_payload_B_reg_n_3_[425]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[426]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(426),
      Q => \B_V_data_1_payload_B_reg_n_3_[426]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[427]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(427),
      Q => \B_V_data_1_payload_B_reg_n_3_[427]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[428]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(428),
      Q => \B_V_data_1_payload_B_reg_n_3_[428]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[429]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(429),
      Q => \B_V_data_1_payload_B_reg_n_3_[429]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(42),
      Q => \B_V_data_1_payload_B_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[430]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(430),
      Q => \B_V_data_1_payload_B_reg_n_3_[430]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[431]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(431),
      Q => \B_V_data_1_payload_B_reg_n_3_[431]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[432]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(432),
      Q => \B_V_data_1_payload_B_reg_n_3_[432]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[433]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(433),
      Q => \B_V_data_1_payload_B_reg_n_3_[433]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[434]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(434),
      Q => \B_V_data_1_payload_B_reg_n_3_[434]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[435]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(435),
      Q => \B_V_data_1_payload_B_reg_n_3_[435]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[436]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(436),
      Q => \B_V_data_1_payload_B_reg_n_3_[436]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[437]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(437),
      Q => \B_V_data_1_payload_B_reg_n_3_[437]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[438]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(438),
      Q => \B_V_data_1_payload_B_reg_n_3_[438]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[439]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(439),
      Q => \B_V_data_1_payload_B_reg_n_3_[439]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(43),
      Q => \B_V_data_1_payload_B_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[440]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(440),
      Q => \B_V_data_1_payload_B_reg_n_3_[440]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[441]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(441),
      Q => \B_V_data_1_payload_B_reg_n_3_[441]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[442]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(442),
      Q => \B_V_data_1_payload_B_reg_n_3_[442]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[443]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(443),
      Q => \B_V_data_1_payload_B_reg_n_3_[443]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[444]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(444),
      Q => \B_V_data_1_payload_B_reg_n_3_[444]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[445]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(445),
      Q => \B_V_data_1_payload_B_reg_n_3_[445]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[446]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(446),
      Q => \B_V_data_1_payload_B_reg_n_3_[446]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[447]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(447),
      Q => \B_V_data_1_payload_B_reg_n_3_[447]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[448]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(448),
      Q => \B_V_data_1_payload_B_reg_n_3_[448]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[449]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(449),
      Q => \B_V_data_1_payload_B_reg_n_3_[449]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(44),
      Q => \B_V_data_1_payload_B_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[450]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(450),
      Q => \B_V_data_1_payload_B_reg_n_3_[450]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[451]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(451),
      Q => \B_V_data_1_payload_B_reg_n_3_[451]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[452]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(452),
      Q => \B_V_data_1_payload_B_reg_n_3_[452]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[453]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(453),
      Q => \B_V_data_1_payload_B_reg_n_3_[453]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[454]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(454),
      Q => \B_V_data_1_payload_B_reg_n_3_[454]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[455]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(455),
      Q => \B_V_data_1_payload_B_reg_n_3_[455]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[456]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(456),
      Q => \B_V_data_1_payload_B_reg_n_3_[456]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[457]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(457),
      Q => \B_V_data_1_payload_B_reg_n_3_[457]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[458]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(458),
      Q => \B_V_data_1_payload_B_reg_n_3_[458]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[459]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(459),
      Q => \B_V_data_1_payload_B_reg_n_3_[459]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(45),
      Q => \B_V_data_1_payload_B_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[460]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(460),
      Q => \B_V_data_1_payload_B_reg_n_3_[460]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[461]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(461),
      Q => \B_V_data_1_payload_B_reg_n_3_[461]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[462]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(462),
      Q => \B_V_data_1_payload_B_reg_n_3_[462]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[463]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(463),
      Q => \B_V_data_1_payload_B_reg_n_3_[463]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[464]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(464),
      Q => \B_V_data_1_payload_B_reg_n_3_[464]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[465]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(465),
      Q => \B_V_data_1_payload_B_reg_n_3_[465]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[466]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(466),
      Q => \B_V_data_1_payload_B_reg_n_3_[466]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[467]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(467),
      Q => \B_V_data_1_payload_B_reg_n_3_[467]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[468]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(468),
      Q => \B_V_data_1_payload_B_reg_n_3_[468]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[469]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(469),
      Q => \B_V_data_1_payload_B_reg_n_3_[469]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(46),
      Q => \B_V_data_1_payload_B_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[470]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(470),
      Q => \B_V_data_1_payload_B_reg_n_3_[470]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[471]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(471),
      Q => \B_V_data_1_payload_B_reg_n_3_[471]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[472]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(472),
      Q => \B_V_data_1_payload_B_reg_n_3_[472]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[473]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(473),
      Q => \B_V_data_1_payload_B_reg_n_3_[473]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[474]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(474),
      Q => \B_V_data_1_payload_B_reg_n_3_[474]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[475]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(475),
      Q => \B_V_data_1_payload_B_reg_n_3_[475]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[476]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(476),
      Q => \B_V_data_1_payload_B_reg_n_3_[476]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[477]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(477),
      Q => \B_V_data_1_payload_B_reg_n_3_[477]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[478]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(478),
      Q => \B_V_data_1_payload_B_reg_n_3_[478]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[479]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(479),
      Q => \B_V_data_1_payload_B_reg_n_3_[479]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(47),
      Q => \B_V_data_1_payload_B_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[480]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(480),
      Q => \B_V_data_1_payload_B_reg_n_3_[480]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[481]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(481),
      Q => \B_V_data_1_payload_B_reg_n_3_[481]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[482]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(482),
      Q => \B_V_data_1_payload_B_reg_n_3_[482]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[483]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(483),
      Q => \B_V_data_1_payload_B_reg_n_3_[483]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[484]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(484),
      Q => \B_V_data_1_payload_B_reg_n_3_[484]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[485]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(485),
      Q => \B_V_data_1_payload_B_reg_n_3_[485]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[486]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(486),
      Q => \B_V_data_1_payload_B_reg_n_3_[486]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[487]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(487),
      Q => \B_V_data_1_payload_B_reg_n_3_[487]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[488]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(488),
      Q => \B_V_data_1_payload_B_reg_n_3_[488]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[489]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(489),
      Q => \B_V_data_1_payload_B_reg_n_3_[489]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(48),
      Q => \B_V_data_1_payload_B_reg_n_3_[48]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[490]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(490),
      Q => \B_V_data_1_payload_B_reg_n_3_[490]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[491]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(491),
      Q => \B_V_data_1_payload_B_reg_n_3_[491]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[492]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(492),
      Q => \B_V_data_1_payload_B_reg_n_3_[492]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[493]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(493),
      Q => \B_V_data_1_payload_B_reg_n_3_[493]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[494]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(494),
      Q => \B_V_data_1_payload_B_reg_n_3_[494]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[495]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(495),
      Q => \B_V_data_1_payload_B_reg_n_3_[495]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[496]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(496),
      Q => \B_V_data_1_payload_B_reg_n_3_[496]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[497]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(497),
      Q => \B_V_data_1_payload_B_reg_n_3_[497]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[498]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(498),
      Q => \B_V_data_1_payload_B_reg_n_3_[498]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[499]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(499),
      Q => \B_V_data_1_payload_B_reg_n_3_[499]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(49),
      Q => \B_V_data_1_payload_B_reg_n_3_[49]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[500]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(500),
      Q => \B_V_data_1_payload_B_reg_n_3_[500]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[501]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(501),
      Q => \B_V_data_1_payload_B_reg_n_3_[501]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[502]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(502),
      Q => \B_V_data_1_payload_B_reg_n_3_[502]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[503]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(503),
      Q => \B_V_data_1_payload_B_reg_n_3_[503]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[504]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(504),
      Q => \B_V_data_1_payload_B_reg_n_3_[504]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[505]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(505),
      Q => \B_V_data_1_payload_B_reg_n_3_[505]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[506]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(506),
      Q => \B_V_data_1_payload_B_reg_n_3_[506]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[507]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(507),
      Q => \B_V_data_1_payload_B_reg_n_3_[507]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[508]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(508),
      Q => \B_V_data_1_payload_B_reg_n_3_[508]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[509]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(509),
      Q => \B_V_data_1_payload_B_reg_n_3_[509]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(50),
      Q => \B_V_data_1_payload_B_reg_n_3_[50]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[510]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(510),
      Q => \B_V_data_1_payload_B_reg_n_3_[510]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[511]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(511),
      Q => \B_V_data_1_payload_B_reg_n_3_[511]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[512]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(512),
      Q => \B_V_data_1_payload_B_reg_n_3_[512]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[513]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(513),
      Q => \B_V_data_1_payload_B_reg_n_3_[513]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[514]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(514),
      Q => \B_V_data_1_payload_B_reg_n_3_[514]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[515]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(515),
      Q => \B_V_data_1_payload_B_reg_n_3_[515]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[516]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(516),
      Q => \B_V_data_1_payload_B_reg_n_3_[516]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[517]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(517),
      Q => \B_V_data_1_payload_B_reg_n_3_[517]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[518]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(518),
      Q => \B_V_data_1_payload_B_reg_n_3_[518]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[519]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(519),
      Q => \B_V_data_1_payload_B_reg_n_3_[519]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(51),
      Q => \B_V_data_1_payload_B_reg_n_3_[51]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[520]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(520),
      Q => \B_V_data_1_payload_B_reg_n_3_[520]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[521]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(521),
      Q => \B_V_data_1_payload_B_reg_n_3_[521]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[522]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(522),
      Q => \B_V_data_1_payload_B_reg_n_3_[522]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[523]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(523),
      Q => \B_V_data_1_payload_B_reg_n_3_[523]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[524]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(524),
      Q => \B_V_data_1_payload_B_reg_n_3_[524]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[525]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(525),
      Q => \B_V_data_1_payload_B_reg_n_3_[525]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[526]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(526),
      Q => \B_V_data_1_payload_B_reg_n_3_[526]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[527]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(527),
      Q => \B_V_data_1_payload_B_reg_n_3_[527]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[528]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(528),
      Q => \B_V_data_1_payload_B_reg_n_3_[528]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[529]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(529),
      Q => \B_V_data_1_payload_B_reg_n_3_[529]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(52),
      Q => \B_V_data_1_payload_B_reg_n_3_[52]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[530]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(530),
      Q => \B_V_data_1_payload_B_reg_n_3_[530]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[531]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(531),
      Q => \B_V_data_1_payload_B_reg_n_3_[531]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[532]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(532),
      Q => \B_V_data_1_payload_B_reg_n_3_[532]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[533]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(533),
      Q => \B_V_data_1_payload_B_reg_n_3_[533]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[534]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(534),
      Q => \B_V_data_1_payload_B_reg_n_3_[534]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[535]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(535),
      Q => \B_V_data_1_payload_B_reg_n_3_[535]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[536]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(536),
      Q => \B_V_data_1_payload_B_reg_n_3_[536]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[537]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(537),
      Q => \B_V_data_1_payload_B_reg_n_3_[537]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[538]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(538),
      Q => \B_V_data_1_payload_B_reg_n_3_[538]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[539]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(539),
      Q => \B_V_data_1_payload_B_reg_n_3_[539]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(53),
      Q => \B_V_data_1_payload_B_reg_n_3_[53]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[540]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(540),
      Q => \B_V_data_1_payload_B_reg_n_3_[540]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[541]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(541),
      Q => \B_V_data_1_payload_B_reg_n_3_[541]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[542]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(542),
      Q => \B_V_data_1_payload_B_reg_n_3_[542]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[543]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(543),
      Q => \B_V_data_1_payload_B_reg_n_3_[543]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[544]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(544),
      Q => \B_V_data_1_payload_B_reg_n_3_[544]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[545]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(545),
      Q => \B_V_data_1_payload_B_reg_n_3_[545]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[546]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(546),
      Q => \B_V_data_1_payload_B_reg_n_3_[546]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[547]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(547),
      Q => \B_V_data_1_payload_B_reg_n_3_[547]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[548]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(548),
      Q => \B_V_data_1_payload_B_reg_n_3_[548]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[549]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(549),
      Q => \B_V_data_1_payload_B_reg_n_3_[549]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(54),
      Q => \B_V_data_1_payload_B_reg_n_3_[54]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[550]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(550),
      Q => \B_V_data_1_payload_B_reg_n_3_[550]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[551]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(551),
      Q => \B_V_data_1_payload_B_reg_n_3_[551]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[552]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(552),
      Q => \B_V_data_1_payload_B_reg_n_3_[552]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[553]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(553),
      Q => \B_V_data_1_payload_B_reg_n_3_[553]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[554]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(554),
      Q => \B_V_data_1_payload_B_reg_n_3_[554]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[555]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(555),
      Q => \B_V_data_1_payload_B_reg_n_3_[555]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[556]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(556),
      Q => \B_V_data_1_payload_B_reg_n_3_[556]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[557]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(557),
      Q => \B_V_data_1_payload_B_reg_n_3_[557]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[558]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(558),
      Q => \B_V_data_1_payload_B_reg_n_3_[558]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[559]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(559),
      Q => \B_V_data_1_payload_B_reg_n_3_[559]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(55),
      Q => \B_V_data_1_payload_B_reg_n_3_[55]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[560]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(560),
      Q => \B_V_data_1_payload_B_reg_n_3_[560]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[561]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(561),
      Q => \B_V_data_1_payload_B_reg_n_3_[561]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[562]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(562),
      Q => \B_V_data_1_payload_B_reg_n_3_[562]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[563]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(563),
      Q => \B_V_data_1_payload_B_reg_n_3_[563]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[564]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(564),
      Q => \B_V_data_1_payload_B_reg_n_3_[564]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[565]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(565),
      Q => \B_V_data_1_payload_B_reg_n_3_[565]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[566]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(566),
      Q => \B_V_data_1_payload_B_reg_n_3_[566]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[567]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(567),
      Q => \B_V_data_1_payload_B_reg_n_3_[567]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[568]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(568),
      Q => \B_V_data_1_payload_B_reg_n_3_[568]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[569]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(569),
      Q => \B_V_data_1_payload_B_reg_n_3_[569]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(56),
      Q => \B_V_data_1_payload_B_reg_n_3_[56]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[570]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(570),
      Q => \B_V_data_1_payload_B_reg_n_3_[570]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[571]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(571),
      Q => \B_V_data_1_payload_B_reg_n_3_[571]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[572]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(572),
      Q => \B_V_data_1_payload_B_reg_n_3_[572]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[573]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(573),
      Q => \B_V_data_1_payload_B_reg_n_3_[573]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[574]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(574),
      Q => \B_V_data_1_payload_B_reg_n_3_[574]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[575]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(575),
      Q => \B_V_data_1_payload_B_reg_n_3_[575]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(57),
      Q => \B_V_data_1_payload_B_reg_n_3_[57]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(58),
      Q => \B_V_data_1_payload_B_reg_n_3_[58]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(59),
      Q => \B_V_data_1_payload_B_reg_n_3_[59]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(60),
      Q => \B_V_data_1_payload_B_reg_n_3_[60]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(61),
      Q => \B_V_data_1_payload_B_reg_n_3_[61]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(62),
      Q => \B_V_data_1_payload_B_reg_n_3_[62]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(63),
      Q => \B_V_data_1_payload_B_reg_n_3_[63]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(64),
      Q => \B_V_data_1_payload_B_reg_n_3_[64]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(65),
      Q => \B_V_data_1_payload_B_reg_n_3_[65]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(66),
      Q => \B_V_data_1_payload_B_reg_n_3_[66]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(67),
      Q => \B_V_data_1_payload_B_reg_n_3_[67]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(68),
      Q => \B_V_data_1_payload_B_reg_n_3_[68]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(69),
      Q => \B_V_data_1_payload_B_reg_n_3_[69]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(70),
      Q => \B_V_data_1_payload_B_reg_n_3_[70]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(71),
      Q => \B_V_data_1_payload_B_reg_n_3_[71]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(72),
      Q => \B_V_data_1_payload_B_reg_n_3_[72]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(73),
      Q => \B_V_data_1_payload_B_reg_n_3_[73]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(74),
      Q => \B_V_data_1_payload_B_reg_n_3_[74]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(75),
      Q => \B_V_data_1_payload_B_reg_n_3_[75]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(76),
      Q => \B_V_data_1_payload_B_reg_n_3_[76]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(77),
      Q => \B_V_data_1_payload_B_reg_n_3_[77]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(78),
      Q => \B_V_data_1_payload_B_reg_n_3_[78]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(79),
      Q => \B_V_data_1_payload_B_reg_n_3_[79]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(80),
      Q => \B_V_data_1_payload_B_reg_n_3_[80]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(81),
      Q => \B_V_data_1_payload_B_reg_n_3_[81]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(82),
      Q => \B_V_data_1_payload_B_reg_n_3_[82]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(83),
      Q => \B_V_data_1_payload_B_reg_n_3_[83]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(84),
      Q => \B_V_data_1_payload_B_reg_n_3_[84]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(85),
      Q => \B_V_data_1_payload_B_reg_n_3_[85]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(86),
      Q => \B_V_data_1_payload_B_reg_n_3_[86]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(87),
      Q => \B_V_data_1_payload_B_reg_n_3_[87]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(88),
      Q => \B_V_data_1_payload_B_reg_n_3_[88]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(89),
      Q => \B_V_data_1_payload_B_reg_n_3_[89]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(90),
      Q => \B_V_data_1_payload_B_reg_n_3_[90]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(91),
      Q => \B_V_data_1_payload_B_reg_n_3_[91]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(92),
      Q => \B_V_data_1_payload_B_reg_n_3_[92]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(93),
      Q => \B_V_data_1_payload_B_reg_n_3_[93]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(94),
      Q => \B_V_data_1_payload_B_reg_n_3_[94]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(95),
      Q => \B_V_data_1_payload_B_reg_n_3_[95]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(96),
      Q => \B_V_data_1_payload_B_reg_n_3_[96]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(97),
      Q => \B_V_data_1_payload_B_reg_n_3_[97]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(98),
      Q => \B_V_data_1_payload_B_reg_n_3_[98]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(99),
      Q => \B_V_data_1_payload_B_reg_n_3_[99]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY,
      I2 => \^weights_v_tvalid_int_regslice\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      O => B_V_data_1_sel_rd_i_1_n_3
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_3,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_rd_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_rep_i_1_n_3,
      Q => B_V_data_1_sel_rd_reg_rep_n_3,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_rd_reg_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_rep_i_1__0_n_3\,
      Q => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_rd_reg_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_rep_i_1__1_n_3\,
      Q => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_rd_rep_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY,
      I2 => \^weights_v_tvalid_int_regslice\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      O => B_V_data_1_sel_rd_rep_i_1_n_3
    );
\B_V_data_1_sel_rd_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY,
      I2 => \^weights_v_tvalid_int_regslice\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_rep_i_1__0_n_3\
    );
\B_V_data_1_sel_rd_rep_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY,
      I2 => \^weights_v_tvalid_int_regslice\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_rep_i_1__1_n_3\
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => weights_V_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY,
      I2 => Q(0),
      I3 => weights_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => \^weights_v_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FFF8F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY,
      I2 => \^weights_v_tvalid_int_regslice\,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => weights_V_TVALID,
      O => \B_V_data_1_state[1]_i_1__1_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^weights_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__1_n_3\,
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\local_temp_V_11_reg_5627[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[88]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[88]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(88)
    );
\local_temp_V_11_reg_5627[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[89]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[89]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(89)
    );
\local_temp_V_11_reg_5627[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[90]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[90]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(90)
    );
\local_temp_V_11_reg_5627[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[91]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[91]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(91)
    );
\local_temp_V_11_reg_5627[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[92]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[92]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(92)
    );
\local_temp_V_11_reg_5627[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[93]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[93]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(93)
    );
\local_temp_V_11_reg_5627[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[94]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[94]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(94)
    );
\local_temp_V_11_reg_5627[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[95]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[95]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(95)
    );
\local_temp_V_12_reg_5632[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[96]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[96]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(96)
    );
\local_temp_V_12_reg_5632[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[97]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[97]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(97)
    );
\local_temp_V_12_reg_5632[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[98]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[98]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(98)
    );
\local_temp_V_12_reg_5632[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[99]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[99]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(99)
    );
\local_temp_V_12_reg_5632[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[100]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[100]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(100)
    );
\local_temp_V_12_reg_5632[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[101]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[101]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(101)
    );
\local_temp_V_12_reg_5632[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[102]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[102]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(102)
    );
\local_temp_V_12_reg_5632[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[103]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[103]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(103)
    );
\local_temp_V_14_reg_5642[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[112]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[112]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(112)
    );
\local_temp_V_14_reg_5642[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[113]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[113]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(113)
    );
\local_temp_V_14_reg_5642[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[114]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[114]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(114)
    );
\local_temp_V_14_reg_5642[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[115]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[115]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(115)
    );
\local_temp_V_14_reg_5642[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[116]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[116]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(116)
    );
\local_temp_V_14_reg_5642[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[117]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[117]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(117)
    );
\local_temp_V_14_reg_5642[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[118]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[118]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(118)
    );
\local_temp_V_14_reg_5642[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[119]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[119]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(119)
    );
\local_temp_V_15_reg_5647[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[120]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[120]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(120)
    );
\local_temp_V_15_reg_5647[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[121]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[121]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(121)
    );
\local_temp_V_15_reg_5647[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[122]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[122]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(122)
    );
\local_temp_V_15_reg_5647[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[123]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[123]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(123)
    );
\local_temp_V_15_reg_5647[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[124]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[124]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(124)
    );
\local_temp_V_15_reg_5647[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[125]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[125]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(125)
    );
\local_temp_V_15_reg_5647[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[126]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[126]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(126)
    );
\local_temp_V_15_reg_5647[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[127]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[127]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(127)
    );
\local_temp_V_16_reg_5652[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[128]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[128]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(128)
    );
\local_temp_V_16_reg_5652[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[129]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[129]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(129)
    );
\local_temp_V_16_reg_5652[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[130]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[130]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(130)
    );
\local_temp_V_16_reg_5652[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[131]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[131]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(131)
    );
\local_temp_V_16_reg_5652[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[132]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[132]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(132)
    );
\local_temp_V_16_reg_5652[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[133]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[133]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(133)
    );
\local_temp_V_16_reg_5652[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[134]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[134]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(134)
    );
\local_temp_V_16_reg_5652[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[135]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[135]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(135)
    );
\local_temp_V_19_reg_5667[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[152]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[152]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(152)
    );
\local_temp_V_19_reg_5667[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[153]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[153]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(153)
    );
\local_temp_V_19_reg_5667[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[154]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[154]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(154)
    );
\local_temp_V_19_reg_5667[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[155]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[155]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(155)
    );
\local_temp_V_19_reg_5667[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[156]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[156]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(156)
    );
\local_temp_V_19_reg_5667[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[157]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[157]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(157)
    );
\local_temp_V_19_reg_5667[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[158]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[158]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(158)
    );
\local_temp_V_19_reg_5667[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[159]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[159]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(159)
    );
\local_temp_V_20_reg_5672[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[160]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[160]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(160)
    );
\local_temp_V_20_reg_5672[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[161]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[161]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(161)
    );
\local_temp_V_20_reg_5672[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[162]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[162]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(162)
    );
\local_temp_V_20_reg_5672[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[163]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[163]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(163)
    );
\local_temp_V_20_reg_5672[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[164]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[164]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(164)
    );
\local_temp_V_20_reg_5672[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[165]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[165]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(165)
    );
\local_temp_V_20_reg_5672[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[166]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[166]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(166)
    );
\local_temp_V_20_reg_5672[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[167]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[167]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(167)
    );
\local_temp_V_21_reg_5677[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[168]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[168]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(168)
    );
\local_temp_V_21_reg_5677[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[169]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[169]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(169)
    );
\local_temp_V_21_reg_5677[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[170]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[170]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(170)
    );
\local_temp_V_21_reg_5677[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[171]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[171]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(171)
    );
\local_temp_V_21_reg_5677[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[172]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[172]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(172)
    );
\local_temp_V_21_reg_5677[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[173]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[173]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(173)
    );
\local_temp_V_21_reg_5677[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[174]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[174]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(174)
    );
\local_temp_V_21_reg_5677[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[175]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[175]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(175)
    );
\local_temp_V_23_reg_5687[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[184]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[184]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(184)
    );
\local_temp_V_23_reg_5687[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[185]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[185]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(185)
    );
\local_temp_V_23_reg_5687[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[186]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[186]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(186)
    );
\local_temp_V_23_reg_5687[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[187]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[187]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(187)
    );
\local_temp_V_23_reg_5687[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[188]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[188]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(188)
    );
\local_temp_V_23_reg_5687[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[189]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[189]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(189)
    );
\local_temp_V_23_reg_5687[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[190]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[190]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(190)
    );
\local_temp_V_23_reg_5687[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[191]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[191]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(191)
    );
\local_temp_V_24_reg_5692[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[192]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[192]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(192)
    );
\local_temp_V_24_reg_5692[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[193]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[193]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(193)
    );
\local_temp_V_24_reg_5692[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[194]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[194]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(194)
    );
\local_temp_V_24_reg_5692[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[195]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[195]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(195)
    );
\local_temp_V_24_reg_5692[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[196]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[196]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(196)
    );
\local_temp_V_24_reg_5692[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[197]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[197]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(197)
    );
\local_temp_V_24_reg_5692[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[198]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[198]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(198)
    );
\local_temp_V_24_reg_5692[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[199]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[199]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(199)
    );
\local_temp_V_25_reg_5697[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[200]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[200]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(200)
    );
\local_temp_V_25_reg_5697[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[201]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[201]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(201)
    );
\local_temp_V_25_reg_5697[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[202]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[202]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(202)
    );
\local_temp_V_25_reg_5697[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[203]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[203]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(203)
    );
\local_temp_V_25_reg_5697[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[204]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[204]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(204)
    );
\local_temp_V_25_reg_5697[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[205]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[205]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(205)
    );
\local_temp_V_25_reg_5697[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[206]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[206]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(206)
    );
\local_temp_V_25_reg_5697[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[207]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[207]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(207)
    );
\local_temp_V_28_reg_5712[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[224]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[224]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(224)
    );
\local_temp_V_28_reg_5712[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[225]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[225]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(225)
    );
\local_temp_V_28_reg_5712[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[226]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[226]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(226)
    );
\local_temp_V_28_reg_5712[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[227]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[227]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(227)
    );
\local_temp_V_28_reg_5712[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[228]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[228]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(228)
    );
\local_temp_V_28_reg_5712[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[229]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[229]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(229)
    );
\local_temp_V_28_reg_5712[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[230]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[230]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(230)
    );
\local_temp_V_28_reg_5712[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[231]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[231]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(231)
    );
\local_temp_V_29_reg_5717[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[232]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[232]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(232)
    );
\local_temp_V_29_reg_5717[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[233]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[233]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(233)
    );
\local_temp_V_29_reg_5717[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[234]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[234]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(234)
    );
\local_temp_V_29_reg_5717[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[235]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[235]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(235)
    );
\local_temp_V_29_reg_5717[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[236]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[236]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(236)
    );
\local_temp_V_29_reg_5717[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[237]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[237]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(237)
    );
\local_temp_V_29_reg_5717[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[238]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[238]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(238)
    );
\local_temp_V_29_reg_5717[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[239]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[239]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(239)
    );
\local_temp_V_30_reg_5722[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[240]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[240]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(240)
    );
\local_temp_V_30_reg_5722[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[241]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[241]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(241)
    );
\local_temp_V_30_reg_5722[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[242]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[242]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(242)
    );
\local_temp_V_30_reg_5722[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[243]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[243]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(243)
    );
\local_temp_V_30_reg_5722[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[244]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[244]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(244)
    );
\local_temp_V_30_reg_5722[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[245]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[245]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(245)
    );
\local_temp_V_30_reg_5722[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[246]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[246]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(246)
    );
\local_temp_V_30_reg_5722[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[247]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[247]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(247)
    );
\local_temp_V_32_reg_5732[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[256]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[256]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(256)
    );
\local_temp_V_32_reg_5732[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[257]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[257]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(257)
    );
\local_temp_V_32_reg_5732[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[258]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[258]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(258)
    );
\local_temp_V_32_reg_5732[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[259]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[259]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(259)
    );
\local_temp_V_32_reg_5732[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[260]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[260]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(260)
    );
\local_temp_V_32_reg_5732[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[261]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[261]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(261)
    );
\local_temp_V_32_reg_5732[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[262]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[262]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(262)
    );
\local_temp_V_32_reg_5732[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[263]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[263]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(263)
    );
\local_temp_V_33_reg_5737[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[264]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[264]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(264)
    );
\local_temp_V_33_reg_5737[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[265]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[265]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(265)
    );
\local_temp_V_33_reg_5737[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[266]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[266]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(266)
    );
\local_temp_V_33_reg_5737[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[267]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[267]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(267)
    );
\local_temp_V_33_reg_5737[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[268]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[268]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(268)
    );
\local_temp_V_33_reg_5737[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[269]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[269]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(269)
    );
\local_temp_V_33_reg_5737[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[270]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[270]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(270)
    );
\local_temp_V_33_reg_5737[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[271]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[271]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(271)
    );
\local_temp_V_34_reg_5742[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[272]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[272]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(272)
    );
\local_temp_V_34_reg_5742[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[273]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[273]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(273)
    );
\local_temp_V_34_reg_5742[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[274]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[274]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(274)
    );
\local_temp_V_34_reg_5742[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[275]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[275]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(275)
    );
\local_temp_V_34_reg_5742[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[276]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[276]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(276)
    );
\local_temp_V_34_reg_5742[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[277]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[277]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(277)
    );
\local_temp_V_34_reg_5742[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[278]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[278]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(278)
    );
\local_temp_V_34_reg_5742[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[279]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[279]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(279)
    );
\local_temp_V_37_reg_5757[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[296]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[296]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(296)
    );
\local_temp_V_37_reg_5757[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[297]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[297]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(297)
    );
\local_temp_V_37_reg_5757[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[298]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[298]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(298)
    );
\local_temp_V_37_reg_5757[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[299]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[299]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(299)
    );
\local_temp_V_37_reg_5757[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[300]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[300]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(300)
    );
\local_temp_V_37_reg_5757[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[301]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[301]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(301)
    );
\local_temp_V_37_reg_5757[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[302]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[302]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(302)
    );
\local_temp_V_37_reg_5757[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[303]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[303]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(303)
    );
\local_temp_V_38_reg_5762[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[304]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[304]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(304)
    );
\local_temp_V_38_reg_5762[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[305]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[305]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(305)
    );
\local_temp_V_38_reg_5762[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[306]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[306]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(306)
    );
\local_temp_V_38_reg_5762[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[307]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[307]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(307)
    );
\local_temp_V_38_reg_5762[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[308]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[308]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(308)
    );
\local_temp_V_38_reg_5762[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[309]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[309]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(309)
    );
\local_temp_V_38_reg_5762[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[310]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[310]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(310)
    );
\local_temp_V_38_reg_5762[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[311]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[311]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(311)
    );
\local_temp_V_39_reg_5767[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[312]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[312]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(312)
    );
\local_temp_V_39_reg_5767[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[313]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[313]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(313)
    );
\local_temp_V_39_reg_5767[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[314]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[314]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(314)
    );
\local_temp_V_39_reg_5767[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[315]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[315]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(315)
    );
\local_temp_V_39_reg_5767[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[316]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[316]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(316)
    );
\local_temp_V_39_reg_5767[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[317]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[317]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(317)
    );
\local_temp_V_39_reg_5767[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[318]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[318]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(318)
    );
\local_temp_V_39_reg_5767[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[319]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[319]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(319)
    );
\local_temp_V_41_reg_5777[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[328]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[328]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(328)
    );
\local_temp_V_41_reg_5777[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[329]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[329]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(329)
    );
\local_temp_V_41_reg_5777[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[330]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[330]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(330)
    );
\local_temp_V_41_reg_5777[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[331]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[331]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(331)
    );
\local_temp_V_41_reg_5777[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[332]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[332]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(332)
    );
\local_temp_V_41_reg_5777[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[333]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[333]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(333)
    );
\local_temp_V_41_reg_5777[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[334]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[334]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(334)
    );
\local_temp_V_41_reg_5777[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[335]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[335]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(335)
    );
\local_temp_V_42_reg_5782[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[336]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[336]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(336)
    );
\local_temp_V_42_reg_5782[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[337]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[337]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(337)
    );
\local_temp_V_42_reg_5782[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[338]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[338]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(338)
    );
\local_temp_V_42_reg_5782[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[339]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[339]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(339)
    );
\local_temp_V_42_reg_5782[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[340]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[340]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(340)
    );
\local_temp_V_42_reg_5782[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[341]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[341]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(341)
    );
\local_temp_V_42_reg_5782[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[342]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[342]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(342)
    );
\local_temp_V_42_reg_5782[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[343]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[343]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(343)
    );
\local_temp_V_43_reg_5787[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[344]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[344]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(344)
    );
\local_temp_V_43_reg_5787[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[345]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[345]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(345)
    );
\local_temp_V_43_reg_5787[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[346]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[346]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(346)
    );
\local_temp_V_43_reg_5787[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[347]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[347]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(347)
    );
\local_temp_V_43_reg_5787[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[348]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[348]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(348)
    );
\local_temp_V_43_reg_5787[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[349]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[349]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(349)
    );
\local_temp_V_43_reg_5787[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[350]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[350]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(350)
    );
\local_temp_V_43_reg_5787[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[351]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[351]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(351)
    );
\local_temp_V_46_reg_5802[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[368]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[368]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(368)
    );
\local_temp_V_46_reg_5802[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[369]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[369]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(369)
    );
\local_temp_V_46_reg_5802[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[370]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[370]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(370)
    );
\local_temp_V_46_reg_5802[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[371]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[371]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(371)
    );
\local_temp_V_46_reg_5802[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[372]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[372]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(372)
    );
\local_temp_V_46_reg_5802[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[373]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[373]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(373)
    );
\local_temp_V_46_reg_5802[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[374]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[374]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(374)
    );
\local_temp_V_46_reg_5802[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[375]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[375]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(375)
    );
\local_temp_V_47_reg_5807[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[376]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[376]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(376)
    );
\local_temp_V_47_reg_5807[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[377]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[377]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(377)
    );
\local_temp_V_47_reg_5807[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[378]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[378]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(378)
    );
\local_temp_V_47_reg_5807[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[379]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[379]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(379)
    );
\local_temp_V_47_reg_5807[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[380]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[380]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(380)
    );
\local_temp_V_47_reg_5807[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[381]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[381]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(381)
    );
\local_temp_V_47_reg_5807[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[382]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[382]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(382)
    );
\local_temp_V_47_reg_5807[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[383]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[383]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(383)
    );
\local_temp_V_48_reg_5812[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[384]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[384]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(384)
    );
\local_temp_V_48_reg_5812[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[385]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[385]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(385)
    );
\local_temp_V_48_reg_5812[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[386]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[386]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(386)
    );
\local_temp_V_48_reg_5812[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[387]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[387]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(387)
    );
\local_temp_V_48_reg_5812[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[388]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[388]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(388)
    );
\local_temp_V_48_reg_5812[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[389]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[389]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(389)
    );
\local_temp_V_48_reg_5812[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[390]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[390]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(390)
    );
\local_temp_V_48_reg_5812[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[391]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[391]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(391)
    );
\local_temp_V_50_reg_5822[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[400]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[400]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(400)
    );
\local_temp_V_50_reg_5822[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[401]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[401]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(401)
    );
\local_temp_V_50_reg_5822[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[402]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[402]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(402)
    );
\local_temp_V_50_reg_5822[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[403]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[403]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(403)
    );
\local_temp_V_50_reg_5822[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[404]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[404]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(404)
    );
\local_temp_V_50_reg_5822[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[405]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[405]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(405)
    );
\local_temp_V_50_reg_5822[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[406]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[406]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(406)
    );
\local_temp_V_50_reg_5822[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[407]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[407]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(407)
    );
\local_temp_V_51_reg_5827[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[408]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[408]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(408)
    );
\local_temp_V_51_reg_5827[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[409]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[409]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(409)
    );
\local_temp_V_51_reg_5827[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[410]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[410]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(410)
    );
\local_temp_V_51_reg_5827[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[411]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[411]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(411)
    );
\local_temp_V_51_reg_5827[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[412]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[412]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(412)
    );
\local_temp_V_51_reg_5827[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[413]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[413]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(413)
    );
\local_temp_V_51_reg_5827[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[414]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[414]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(414)
    );
\local_temp_V_51_reg_5827[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[415]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[415]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(415)
    );
\local_temp_V_52_reg_5832[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[416]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[416]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(416)
    );
\local_temp_V_52_reg_5832[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[417]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[417]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(417)
    );
\local_temp_V_52_reg_5832[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[418]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[418]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(418)
    );
\local_temp_V_52_reg_5832[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[419]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[419]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(419)
    );
\local_temp_V_52_reg_5832[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[420]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[420]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(420)
    );
\local_temp_V_52_reg_5832[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[421]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[421]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(421)
    );
\local_temp_V_52_reg_5832[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[422]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[422]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(422)
    );
\local_temp_V_52_reg_5832[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[423]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[423]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(423)
    );
\local_temp_V_55_reg_5847[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[440]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[440]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(440)
    );
\local_temp_V_55_reg_5847[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[441]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[441]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(441)
    );
\local_temp_V_55_reg_5847[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[442]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[442]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(442)
    );
\local_temp_V_55_reg_5847[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[443]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[443]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(443)
    );
\local_temp_V_55_reg_5847[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[444]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[444]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(444)
    );
\local_temp_V_55_reg_5847[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[445]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[445]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(445)
    );
\local_temp_V_55_reg_5847[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[446]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[446]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(446)
    );
\local_temp_V_55_reg_5847[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[447]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[447]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(447)
    );
\local_temp_V_56_reg_5852[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[448]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[448]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(448)
    );
\local_temp_V_56_reg_5852[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[449]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[449]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(449)
    );
\local_temp_V_56_reg_5852[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[450]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[450]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(450)
    );
\local_temp_V_56_reg_5852[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[451]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[451]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(451)
    );
\local_temp_V_56_reg_5852[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[452]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[452]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(452)
    );
\local_temp_V_56_reg_5852[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[453]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[453]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(453)
    );
\local_temp_V_56_reg_5852[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[454]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[454]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(454)
    );
\local_temp_V_56_reg_5852[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[455]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[455]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(455)
    );
\local_temp_V_57_reg_5857[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[456]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[456]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(456)
    );
\local_temp_V_57_reg_5857[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[457]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[457]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(457)
    );
\local_temp_V_57_reg_5857[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[458]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[458]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(458)
    );
\local_temp_V_57_reg_5857[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[459]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[459]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(459)
    );
\local_temp_V_57_reg_5857[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[460]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[460]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(460)
    );
\local_temp_V_57_reg_5857[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[461]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[461]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(461)
    );
\local_temp_V_57_reg_5857[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[462]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[462]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(462)
    );
\local_temp_V_57_reg_5857[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[463]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[463]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(463)
    );
\local_temp_V_59_reg_5867[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[472]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[472]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(472)
    );
\local_temp_V_59_reg_5867[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[473]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[473]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(473)
    );
\local_temp_V_59_reg_5867[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[474]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[474]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(474)
    );
\local_temp_V_59_reg_5867[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[475]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[475]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(475)
    );
\local_temp_V_59_reg_5867[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[476]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[476]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(476)
    );
\local_temp_V_59_reg_5867[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[477]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[477]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(477)
    );
\local_temp_V_59_reg_5867[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[478]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[478]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(478)
    );
\local_temp_V_59_reg_5867[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[479]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[479]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(479)
    );
\local_temp_V_60_reg_5872[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[480]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[480]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(480)
    );
\local_temp_V_60_reg_5872[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[481]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[481]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(481)
    );
\local_temp_V_60_reg_5872[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[482]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[482]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(482)
    );
\local_temp_V_60_reg_5872[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[483]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[483]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(483)
    );
\local_temp_V_60_reg_5872[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[484]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[484]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(484)
    );
\local_temp_V_60_reg_5872[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[485]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[485]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(485)
    );
\local_temp_V_60_reg_5872[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[486]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[486]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(486)
    );
\local_temp_V_60_reg_5872[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[487]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[487]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(487)
    );
\local_temp_V_61_reg_5877[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[488]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[488]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(488)
    );
\local_temp_V_61_reg_5877[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[489]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[489]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(489)
    );
\local_temp_V_61_reg_5877[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[490]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[490]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(490)
    );
\local_temp_V_61_reg_5877[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[491]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[491]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(491)
    );
\local_temp_V_61_reg_5877[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[492]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[492]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(492)
    );
\local_temp_V_61_reg_5877[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[493]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[493]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(493)
    );
\local_temp_V_61_reg_5877[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[494]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[494]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(494)
    );
\local_temp_V_61_reg_5877[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[495]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[495]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(495)
    );
\local_temp_V_64_reg_5892[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[512]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[512]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(512)
    );
\local_temp_V_64_reg_5892[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[513]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[513]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(513)
    );
\local_temp_V_64_reg_5892[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[514]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[514]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(514)
    );
\local_temp_V_64_reg_5892[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[515]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[515]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(515)
    );
\local_temp_V_64_reg_5892[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[516]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[516]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(516)
    );
\local_temp_V_64_reg_5892[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[517]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[517]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(517)
    );
\local_temp_V_64_reg_5892[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[518]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[518]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(518)
    );
\local_temp_V_64_reg_5892[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[519]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[519]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(519)
    );
\local_temp_V_65_reg_5897[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[520]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[520]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(520)
    );
\local_temp_V_65_reg_5897[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[521]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[521]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(521)
    );
\local_temp_V_65_reg_5897[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[522]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[522]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(522)
    );
\local_temp_V_65_reg_5897[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[523]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[523]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(523)
    );
\local_temp_V_65_reg_5897[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[524]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[524]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(524)
    );
\local_temp_V_65_reg_5897[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[525]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[525]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(525)
    );
\local_temp_V_65_reg_5897[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[526]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[526]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(526)
    );
\local_temp_V_65_reg_5897[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[527]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[527]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(527)
    );
\local_temp_V_66_reg_5902[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[528]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[528]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(528)
    );
\local_temp_V_66_reg_5902[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[529]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[529]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(529)
    );
\local_temp_V_66_reg_5902[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[530]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[530]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(530)
    );
\local_temp_V_66_reg_5902[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[531]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[531]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(531)
    );
\local_temp_V_66_reg_5902[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[532]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[532]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(532)
    );
\local_temp_V_66_reg_5902[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[533]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[533]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(533)
    );
\local_temp_V_66_reg_5902[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[534]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[534]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(534)
    );
\local_temp_V_66_reg_5902[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[535]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[535]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(535)
    );
\local_temp_V_68_reg_5912[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[544]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[544]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(544)
    );
\local_temp_V_68_reg_5912[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[545]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[545]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(545)
    );
\local_temp_V_68_reg_5912[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[546]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[546]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(546)
    );
\local_temp_V_68_reg_5912[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[547]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[547]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(547)
    );
\local_temp_V_68_reg_5912[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[548]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[548]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(548)
    );
\local_temp_V_68_reg_5912[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[549]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[549]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(549)
    );
\local_temp_V_68_reg_5912[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[550]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[550]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(550)
    );
\local_temp_V_68_reg_5912[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[551]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[551]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(551)
    );
\local_temp_V_69_reg_5917[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[552]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[552]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(552)
    );
\local_temp_V_69_reg_5917[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[553]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[553]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(553)
    );
\local_temp_V_69_reg_5917[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[554]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[554]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(554)
    );
\local_temp_V_69_reg_5917[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[555]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[555]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(555)
    );
\local_temp_V_69_reg_5917[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[556]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[556]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(556)
    );
\local_temp_V_69_reg_5917[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[557]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[557]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(557)
    );
\local_temp_V_69_reg_5917[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[558]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[558]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(558)
    );
\local_temp_V_69_reg_5917[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[559]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[559]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(559)
    );
\local_temp_V_70_reg_5922[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[560]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[560]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(560)
    );
\local_temp_V_70_reg_5922[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[561]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[561]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(561)
    );
\local_temp_V_70_reg_5922[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[562]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[562]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(562)
    );
\local_temp_V_70_reg_5922[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[563]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[563]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(563)
    );
\local_temp_V_70_reg_5922[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[564]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[564]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(564)
    );
\local_temp_V_70_reg_5922[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[565]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[565]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(565)
    );
\local_temp_V_70_reg_5922[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[566]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[566]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(566)
    );
\local_temp_V_70_reg_5922[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[567]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[567]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(567)
    );
\local_temp_V_73_reg_5577[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(8)
    );
\local_temp_V_73_reg_5577[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(9)
    );
\local_temp_V_73_reg_5577[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(10)
    );
\local_temp_V_73_reg_5577[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(11)
    );
\local_temp_V_73_reg_5577[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(12)
    );
\local_temp_V_73_reg_5577[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(13)
    );
\local_temp_V_73_reg_5577[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(14)
    );
\local_temp_V_73_reg_5577[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(15)
    );
\local_temp_V_74_reg_5582[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(16)
    );
\local_temp_V_74_reg_5582[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(17)
    );
\local_temp_V_74_reg_5582[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(18)
    );
\local_temp_V_74_reg_5582[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(19)
    );
\local_temp_V_74_reg_5582[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(20)
    );
\local_temp_V_74_reg_5582[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(21)
    );
\local_temp_V_74_reg_5582[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(22)
    );
\local_temp_V_74_reg_5582[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(23)
    );
\local_temp_V_75_reg_5587[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[24]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[24]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(24)
    );
\local_temp_V_75_reg_5587[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[25]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[25]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(25)
    );
\local_temp_V_75_reg_5587[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[26]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[26]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(26)
    );
\local_temp_V_75_reg_5587[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[27]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[27]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(27)
    );
\local_temp_V_75_reg_5587[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[28]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[28]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(28)
    );
\local_temp_V_75_reg_5587[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[29]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[29]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(29)
    );
\local_temp_V_75_reg_5587[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[30]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[30]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(30)
    );
\local_temp_V_75_reg_5587[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[31]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[31]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(31)
    );
\local_temp_V_77_reg_5597[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[40]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[40]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(40)
    );
\local_temp_V_77_reg_5597[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[41]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[41]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(41)
    );
\local_temp_V_77_reg_5597[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[42]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[42]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(42)
    );
\local_temp_V_77_reg_5597[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[43]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[43]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(43)
    );
\local_temp_V_77_reg_5597[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[44]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[44]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(44)
    );
\local_temp_V_77_reg_5597[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[45]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[45]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(45)
    );
\local_temp_V_77_reg_5597[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[46]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[46]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(46)
    );
\local_temp_V_77_reg_5597[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[47]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[47]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(47)
    );
\local_temp_V_78_reg_5602[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[48]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[48]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(48)
    );
\local_temp_V_78_reg_5602[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[49]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[49]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(49)
    );
\local_temp_V_78_reg_5602[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[50]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[50]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(50)
    );
\local_temp_V_78_reg_5602[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[51]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[51]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(51)
    );
\local_temp_V_78_reg_5602[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[52]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[52]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(52)
    );
\local_temp_V_78_reg_5602[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[53]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[53]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(53)
    );
\local_temp_V_78_reg_5602[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[54]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[54]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(54)
    );
\local_temp_V_78_reg_5602[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[55]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[55]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(55)
    );
\local_temp_V_79_reg_5607[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[56]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[56]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(56)
    );
\local_temp_V_79_reg_5607[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[57]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[57]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(57)
    );
\local_temp_V_79_reg_5607[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[58]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[58]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(58)
    );
\local_temp_V_79_reg_5607[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[59]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[59]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(59)
    );
\local_temp_V_79_reg_5607[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[60]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[60]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(60)
    );
\local_temp_V_79_reg_5607[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[61]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[61]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(61)
    );
\local_temp_V_79_reg_5607[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[62]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[62]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(62)
    );
\local_temp_V_79_reg_5607[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[63]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[63]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(63)
    );
\local_temp_V_9_reg_5622[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[80]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[80]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(80)
    );
\local_temp_V_9_reg_5622[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[81]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[81]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(81)
    );
\local_temp_V_9_reg_5622[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[82]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[82]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(82)
    );
\local_temp_V_9_reg_5622[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[83]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[83]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(83)
    );
\local_temp_V_9_reg_5622[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[84]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[84]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(84)
    );
\local_temp_V_9_reg_5622[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[85]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[85]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(85)
    );
\local_temp_V_9_reg_5622[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[86]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[86]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(86)
    );
\local_temp_V_9_reg_5622[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[87]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[87]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(87)
    );
p_reg_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[71]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[71]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(71)
    );
p_reg_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(1)
    );
p_reg_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(0)
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[111]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[111]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(111)
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[143]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[143]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(143)
    );
\p_reg_reg_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[359]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[359]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(359)
    );
\p_reg_reg_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[367]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[367]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(367)
    );
\p_reg_reg_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[399]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[399]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(399)
    );
\p_reg_reg_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[431]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[431]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(431)
    );
\p_reg_reg_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[439]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[439]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(439)
    );
\p_reg_reg_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[471]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[471]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(471)
    );
\p_reg_reg_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[503]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[503]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(503)
    );
\p_reg_reg_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[511]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[511]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(511)
    );
\p_reg_reg_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[543]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[543]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(543)
    );
\p_reg_reg_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[575]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[575]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(575)
    );
\p_reg_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[151]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[151]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(151)
    );
\p_reg_reg_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[183]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[183]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(183)
    );
\p_reg_reg_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[215]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[215]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(215)
    );
\p_reg_reg_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[223]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[223]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(223)
    );
\p_reg_reg_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[255]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[255]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(255)
    );
\p_reg_reg_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[287]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[287]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(287)
    );
\p_reg_reg_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[295]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[295]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(295)
    );
\p_reg_reg_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[327]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[327]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(327)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[39]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[39]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(39)
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[70]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[70]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(70)
    );
\p_reg_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[79]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[79]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(79)
    );
\p_reg_reg_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[294]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[294]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(294)
    );
\p_reg_reg_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[326]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[326]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(326)
    );
\p_reg_reg_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[358]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[358]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(358)
    );
\p_reg_reg_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[366]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[366]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(366)
    );
\p_reg_reg_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[398]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[398]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(398)
    );
\p_reg_reg_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[430]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[430]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(430)
    );
\p_reg_reg_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[438]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[438]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(438)
    );
\p_reg_reg_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[470]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[470]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(470)
    );
\p_reg_reg_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[502]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[502]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(502)
    );
\p_reg_reg_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[510]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[510]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(510)
    );
\p_reg_reg_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[110]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[110]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(110)
    );
\p_reg_reg_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[542]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[542]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(542)
    );
\p_reg_reg_i_2__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[574]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[574]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(574)
    );
\p_reg_reg_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[142]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[142]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(142)
    );
\p_reg_reg_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[150]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[150]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(150)
    );
\p_reg_reg_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[182]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[182]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(182)
    );
\p_reg_reg_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[214]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[214]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(214)
    );
\p_reg_reg_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[222]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[222]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(222)
    );
\p_reg_reg_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[254]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[254]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(254)
    );
\p_reg_reg_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[286]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[286]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(286)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[38]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[38]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(38)
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[69]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[69]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(69)
    );
\p_reg_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[78]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[78]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(78)
    );
\p_reg_reg_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[293]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[293]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(293)
    );
\p_reg_reg_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[325]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[325]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(325)
    );
\p_reg_reg_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[357]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[357]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(357)
    );
\p_reg_reg_i_3__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[365]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[365]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(365)
    );
\p_reg_reg_i_3__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[397]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[397]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(397)
    );
\p_reg_reg_i_3__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[429]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[429]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(429)
    );
\p_reg_reg_i_3__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[437]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[437]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(437)
    );
\p_reg_reg_i_3__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[469]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[469]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(469)
    );
\p_reg_reg_i_3__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[501]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[501]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(501)
    );
\p_reg_reg_i_3__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[509]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[509]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(509)
    );
\p_reg_reg_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[109]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[109]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(109)
    );
\p_reg_reg_i_3__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[541]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[541]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(541)
    );
\p_reg_reg_i_3__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[573]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[573]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(573)
    );
\p_reg_reg_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[141]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[141]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(141)
    );
\p_reg_reg_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[149]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[149]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(149)
    );
\p_reg_reg_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[181]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[181]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(181)
    );
\p_reg_reg_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[213]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[213]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(213)
    );
\p_reg_reg_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[221]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[221]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(221)
    );
\p_reg_reg_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[253]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[253]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(253)
    );
\p_reg_reg_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[285]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[285]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(285)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(7)
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[37]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[37]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(37)
    );
\p_reg_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[68]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[68]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(68)
    );
\p_reg_reg_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[284]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[284]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(284)
    );
\p_reg_reg_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[292]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[292]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(292)
    );
\p_reg_reg_i_4__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[324]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[324]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(324)
    );
\p_reg_reg_i_4__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[356]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[356]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(356)
    );
\p_reg_reg_i_4__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[364]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[364]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(364)
    );
\p_reg_reg_i_4__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[396]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[396]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(396)
    );
\p_reg_reg_i_4__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[428]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[428]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(428)
    );
\p_reg_reg_i_4__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[436]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[436]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(436)
    );
\p_reg_reg_i_4__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[468]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[468]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(468)
    );
\p_reg_reg_i_4__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[500]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[500]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(500)
    );
\p_reg_reg_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[77]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[77]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(77)
    );
\p_reg_reg_i_4__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[508]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[508]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(508)
    );
\p_reg_reg_i_4__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[540]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[540]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(540)
    );
\p_reg_reg_i_4__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[572]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[572]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(572)
    );
\p_reg_reg_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[108]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[108]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(108)
    );
\p_reg_reg_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[140]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[140]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(140)
    );
\p_reg_reg_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[148]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[148]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(148)
    );
\p_reg_reg_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[180]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[180]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(180)
    );
\p_reg_reg_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[212]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[212]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(212)
    );
\p_reg_reg_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[220]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[220]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(220)
    );
\p_reg_reg_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[252]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[252]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(252)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(6)
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[36]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[36]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(36)
    );
\p_reg_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[67]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[67]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(67)
    );
\p_reg_reg_i_5__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[283]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[283]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(283)
    );
\p_reg_reg_i_5__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[291]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[291]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(291)
    );
\p_reg_reg_i_5__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[323]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[323]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(323)
    );
\p_reg_reg_i_5__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[355]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[355]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(355)
    );
\p_reg_reg_i_5__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[363]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[363]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(363)
    );
\p_reg_reg_i_5__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[395]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[395]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(395)
    );
\p_reg_reg_i_5__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[427]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[427]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(427)
    );
\p_reg_reg_i_5__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[435]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[435]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(435)
    );
\p_reg_reg_i_5__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[467]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[467]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(467)
    );
\p_reg_reg_i_5__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[499]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[499]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(499)
    );
\p_reg_reg_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[76]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[76]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(76)
    );
\p_reg_reg_i_5__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[507]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[507]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(507)
    );
\p_reg_reg_i_5__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[539]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[539]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(539)
    );
\p_reg_reg_i_5__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[571]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[571]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(571)
    );
\p_reg_reg_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[107]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[107]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(107)
    );
\p_reg_reg_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[139]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[139]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(139)
    );
\p_reg_reg_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[147]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[147]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(147)
    );
\p_reg_reg_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[179]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[179]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(179)
    );
\p_reg_reg_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[211]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[211]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(211)
    );
\p_reg_reg_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[219]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[219]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(219)
    );
\p_reg_reg_i_5__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[251]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[251]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(251)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(5)
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[35]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[35]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(35)
    );
\p_reg_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[66]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[66]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(66)
    );
\p_reg_reg_i_6__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[282]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[282]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(282)
    );
\p_reg_reg_i_6__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[290]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[290]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(290)
    );
\p_reg_reg_i_6__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[322]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[322]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(322)
    );
\p_reg_reg_i_6__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[354]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[354]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(354)
    );
\p_reg_reg_i_6__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[362]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[362]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(362)
    );
\p_reg_reg_i_6__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[394]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[394]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(394)
    );
\p_reg_reg_i_6__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[426]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[426]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(426)
    );
\p_reg_reg_i_6__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[434]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[434]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(434)
    );
\p_reg_reg_i_6__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[466]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[466]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(466)
    );
\p_reg_reg_i_6__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[498]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[498]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(498)
    );
\p_reg_reg_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[75]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[75]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(75)
    );
\p_reg_reg_i_6__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[506]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[506]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(506)
    );
\p_reg_reg_i_6__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[538]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[538]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(538)
    );
\p_reg_reg_i_6__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[570]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[570]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(570)
    );
\p_reg_reg_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[106]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[106]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(106)
    );
\p_reg_reg_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[138]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[138]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(138)
    );
\p_reg_reg_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[146]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[146]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(146)
    );
\p_reg_reg_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[178]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[178]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(178)
    );
\p_reg_reg_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[210]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[210]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(210)
    );
\p_reg_reg_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[218]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[218]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(218)
    );
\p_reg_reg_i_6__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[250]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[250]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(250)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(4)
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[34]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[34]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(34)
    );
\p_reg_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[65]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[65]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(65)
    );
\p_reg_reg_i_7__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[281]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[281]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(281)
    );
\p_reg_reg_i_7__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[289]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[289]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(289)
    );
\p_reg_reg_i_7__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[321]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[321]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(321)
    );
\p_reg_reg_i_7__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[353]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[353]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(353)
    );
\p_reg_reg_i_7__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[361]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[361]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(361)
    );
\p_reg_reg_i_7__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[393]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[393]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(393)
    );
\p_reg_reg_i_7__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[425]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[425]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(425)
    );
\p_reg_reg_i_7__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[433]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[433]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(433)
    );
\p_reg_reg_i_7__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[465]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[465]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(465)
    );
\p_reg_reg_i_7__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[497]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[497]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(497)
    );
\p_reg_reg_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[74]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[74]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(74)
    );
\p_reg_reg_i_7__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[505]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[505]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(505)
    );
\p_reg_reg_i_7__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[537]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[537]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(537)
    );
\p_reg_reg_i_7__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[569]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[569]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(569)
    );
\p_reg_reg_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[105]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[105]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(105)
    );
\p_reg_reg_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[137]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[137]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(137)
    );
\p_reg_reg_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[145]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[145]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(145)
    );
\p_reg_reg_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[177]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[177]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(177)
    );
\p_reg_reg_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[209]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[209]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(209)
    );
\p_reg_reg_i_7__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[217]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[217]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(217)
    );
\p_reg_reg_i_7__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[249]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[249]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(249)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(3)
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[33]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[33]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(33)
    );
\p_reg_reg_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[64]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[64]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(64)
    );
\p_reg_reg_i_8__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[280]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[280]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(280)
    );
\p_reg_reg_i_8__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[288]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[288]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(288)
    );
\p_reg_reg_i_8__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[320]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[320]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(320)
    );
\p_reg_reg_i_8__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[352]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[352]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(352)
    );
\p_reg_reg_i_8__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[360]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[360]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(360)
    );
\p_reg_reg_i_8__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[392]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[392]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(392)
    );
\p_reg_reg_i_8__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[424]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[424]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(424)
    );
\p_reg_reg_i_8__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[432]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[432]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(432)
    );
\p_reg_reg_i_8__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[464]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[464]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(464)
    );
\p_reg_reg_i_8__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[496]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[496]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(496)
    );
\p_reg_reg_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[73]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[73]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(73)
    );
\p_reg_reg_i_8__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[504]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[504]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(504)
    );
\p_reg_reg_i_8__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[536]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[536]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(536)
    );
\p_reg_reg_i_8__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[568]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[568]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[575]_0\(568)
    );
\p_reg_reg_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[104]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[104]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(104)
    );
\p_reg_reg_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[136]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[136]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(136)
    );
\p_reg_reg_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[144]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[144]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(144)
    );
\p_reg_reg_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[176]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[176]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(176)
    );
\p_reg_reg_i_8__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[208]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[208]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(208)
    );
\p_reg_reg_i_8__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[216]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[216]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(216)
    );
\p_reg_reg_i_8__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[248]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[248]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(248)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(2)
    );
\p_reg_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[32]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[32]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(32)
    );
\p_reg_reg_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[72]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[72]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[575]_0\(72)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \finn_design_MVAU_hls_2_0_MVAU_hls_2_regslice_both__parameterized1\ is
  port (
    out_V_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm10_out : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_A_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \finn_design_MVAU_hls_2_0_MVAU_hls_2_regslice_both__parameterized1\ : entity is "MVAU_hls_2_regslice_both";
end \finn_design_MVAU_hls_2_0_MVAU_hls_2_regslice_both__parameterized1\;

architecture STRUCTURE of \finn_design_MVAU_hls_2_0_MVAU_hls_2_regslice_both__parameterized1\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^out_v_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \out_V_TDATA[0]_INST_0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \out_V_TDATA[10]_INST_0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \out_V_TDATA[11]_INST_0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \out_V_TDATA[12]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \out_V_TDATA[13]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \out_V_TDATA[14]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \out_V_TDATA[15]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \out_V_TDATA[16]_INST_0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \out_V_TDATA[17]_INST_0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \out_V_TDATA[18]_INST_0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \out_V_TDATA[19]_INST_0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \out_V_TDATA[1]_INST_0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \out_V_TDATA[20]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \out_V_TDATA[21]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \out_V_TDATA[22]_INST_0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \out_V_TDATA[23]_INST_0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \out_V_TDATA[2]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \out_V_TDATA[3]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \out_V_TDATA[4]_INST_0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \out_V_TDATA[5]_INST_0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \out_V_TDATA[6]_INST_0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \out_V_TDATA[7]_INST_0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \out_V_TDATA[8]_INST_0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \out_V_TDATA[9]_INST_0\ : label is "soft_lutpair41";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  out_V_TREADY_int_regslice <= \^out_v_tready_int_regslice\;
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_sel_wr\,
      O => \B_V_data_1_payload_A[23]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[23]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^out_v_tready_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_i_1__1_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_3\,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => out_V_TREADY,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID,
      I3 => \^out_v_tready_int_regslice\,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^out_v_tready_int_regslice\,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID,
      O => \B_V_data_1_state[1]_i_1__0_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__0_n_3\,
      Q => \^out_v_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(0),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^out_v_tready_int_regslice\,
      I3 => out_V_TREADY,
      O => ap_NS_fsm10_out
    );
\out_V_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(0)
    );
\out_V_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(10)
    );
\out_V_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(11)
    );
\out_V_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(12)
    );
\out_V_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(13)
    );
\out_V_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(14)
    );
\out_V_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(15)
    );
\out_V_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(16)
    );
\out_V_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(17)
    );
\out_V_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(18)
    );
\out_V_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(19)
    );
\out_V_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(1)
    );
\out_V_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(20)
    );
\out_V_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(21)
    );
\out_V_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(22)
    );
\out_V_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(23)
    );
\out_V_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(2)
    );
\out_V_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(3)
    );
\out_V_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(4)
    );
\out_V_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(5)
    );
\out_V_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(6)
    );
\out_V_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(7)
    );
\out_V_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(8)
    );
\out_V_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_112
     port map (
      B(2 downto 0) => B(2 downto 0),
      D(11 downto 0) => D(11 downto 0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg_0 => p_reg_reg,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_0 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_0;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_0 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_111
     port map (
      A(2 downto 0) => A(2 downto 0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(10 downto 0) => p_reg_reg_0(10 downto 0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_1 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_1;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_1 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_110
     port map (
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(2 downto 0) => p_reg_reg_0(2 downto 0),
      p_reg_reg_2(10 downto 0) => p_reg_reg_1(10 downto 0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_10 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_10 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_10;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_10 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_101
     port map (
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(2 downto 0) => p_reg_reg_0(2 downto 0),
      p_reg_reg_2(10 downto 0) => p_reg_reg_1(10 downto 0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_11 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_11;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_11 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_100
     port map (
      B(2 downto 0) => B(2 downto 0),
      D(11 downto 0) => D(11 downto 0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg_0 => p_reg_reg,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_12 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_12 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_12;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_12 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_99
     port map (
      A(2 downto 0) => A(2 downto 0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(10 downto 0) => p_reg_reg_0(10 downto 0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_13 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_13 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_13;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_13 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_98
     port map (
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(2 downto 0) => p_reg_reg_0(2 downto 0),
      p_reg_reg_2(10 downto 0) => p_reg_reg_1(10 downto 0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_14 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_14;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_14 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_97
     port map (
      B(2 downto 0) => B(2 downto 0),
      D(11 downto 0) => D(11 downto 0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg_0 => p_reg_reg,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_15 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_15 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_15;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_15 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_96
     port map (
      A(2 downto 0) => A(2 downto 0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(10 downto 0) => p_reg_reg_0(10 downto 0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_16 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_16 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_16;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_16 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_95
     port map (
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(2 downto 0) => p_reg_reg_0(2 downto 0),
      p_reg_reg_2(10 downto 0) => p_reg_reg_1(10 downto 0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_17 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_17;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_17 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_94
     port map (
      B(2 downto 0) => B(2 downto 0),
      D(11 downto 0) => D(11 downto 0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg_0 => p_reg_reg,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_18 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_18 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_18;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_18 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_93
     port map (
      A(2 downto 0) => A(2 downto 0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(10 downto 0) => p_reg_reg_0(10 downto 0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_19 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_19 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_19;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_19 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_92
     port map (
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(2 downto 0) => p_reg_reg_0(2 downto 0),
      p_reg_reg_2(10 downto 0) => p_reg_reg_1(10 downto 0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_2 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_2;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_2 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_109
     port map (
      B(2 downto 0) => B(2 downto 0),
      D(11 downto 0) => D(11 downto 0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg_0 => p_reg_reg,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_20 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_20 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_20;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_20 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_91
     port map (
      B(2 downto 0) => B(2 downto 0),
      D(11 downto 0) => D(11 downto 0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg_0 => p_reg_reg,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_21 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_21 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_21;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_21 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_90
     port map (
      A(2 downto 0) => A(2 downto 0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(10 downto 0) => p_reg_reg_0(10 downto 0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_22 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_22 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_22;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_22 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0
     port map (
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(2 downto 0) => p_reg_reg_0(2 downto 0),
      p_reg_reg_2(10 downto 0) => p_reg_reg_1(10 downto 0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_3 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_3 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_3;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_3 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_108
     port map (
      A(2 downto 0) => A(2 downto 0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(10 downto 0) => p_reg_reg_0(10 downto 0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_4 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_fu_4941_ce : out STD_LOGIC;
    \ap_CS_iter7_fsm_reg[1]\ : out STD_LOGIC;
    \i_fu_840_reg[9]\ : out STD_LOGIC;
    \i_fu_840_reg[14]\ : out STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln249_reg_5523_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln290_reg_5932_pp0_iter6_reg : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    p_reg_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_840[17]_i_8\ : in STD_LOGIC;
    \i_fu_840[17]_i_8_0\ : in STD_LOGIC;
    \i_fu_840[17]_i_8_1\ : in STD_LOGIC;
    \i_fu_840[17]_i_8_2\ : in STD_LOGIC;
    \i_fu_840[17]_i_4\ : in STD_LOGIC;
    \i_fu_840[17]_i_4_0\ : in STD_LOGIC;
    \i_fu_840[17]_i_4_1\ : in STD_LOGIC;
    \i_fu_840[17]_i_4_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_4 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_4;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_4 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_107
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(0) => Q(0),
      \ap_CS_iter1_fsm_reg[1]\ => grp_fu_4941_ce,
      \ap_CS_iter7_fsm_reg[1]\ => \ap_CS_iter7_fsm_reg[1]\,
      ap_clk => ap_clk,
      \i_fu_840[17]_i_4\ => \i_fu_840[17]_i_4\,
      \i_fu_840[17]_i_4_0\ => \i_fu_840[17]_i_4_0\,
      \i_fu_840[17]_i_4_1\ => \i_fu_840[17]_i_4_1\,
      \i_fu_840[17]_i_4_2\ => \i_fu_840[17]_i_4_2\,
      \i_fu_840[17]_i_8\ => \i_fu_840[17]_i_8\,
      \i_fu_840[17]_i_8_0\ => \i_fu_840[17]_i_8_0\,
      \i_fu_840[17]_i_8_1\ => \i_fu_840[17]_i_8_1\,
      \i_fu_840[17]_i_8_2\ => \i_fu_840[17]_i_8_2\,
      \i_fu_840_reg[14]\ => \i_fu_840_reg[14]\,
      \i_fu_840_reg[9]\ => \i_fu_840_reg[9]\,
      icmp_ln249_reg_5523_pp0_iter6_reg => icmp_ln249_reg_5523_pp0_iter6_reg,
      icmp_ln290_reg_5932_pp0_iter6_reg => icmp_ln290_reg_5932_pp0_iter6_reg,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(2 downto 0) => p_reg_reg_0(2 downto 0),
      p_reg_reg_2(10 downto 0) => p_reg_reg_1(10 downto 0),
      p_reg_reg_3(0) => p_reg_reg_2(0),
      p_reg_reg_4(0) => p_reg_reg_3(0),
      p_reg_reg_5(0) => p_reg_reg_4(0),
      p_reg_reg_6(0) => p_reg_reg_5(0),
      p_reg_reg_7(0) => p_reg_reg_6(0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_5 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_5;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_5 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_106
     port map (
      B(2 downto 0) => B(2 downto 0),
      D(11 downto 0) => D(11 downto 0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1 => p_reg_reg_0,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_6 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_iter1_fsm_reg[1]\ : out STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_2 : in STD_LOGIC;
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_6 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_6;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_6 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_105
     port map (
      A(2 downto 0) => A(2 downto 0),
      P(11 downto 0) => P(11 downto 0),
      Q(0) => Q(0),
      \ap_CS_iter1_fsm_reg[1]\ => \ap_CS_iter1_fsm_reg[1]\,
      ap_clk => ap_clk,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(10 downto 0) => p_reg_reg_0(10 downto 0),
      p_reg_reg_2(0) => p_reg_reg_1(0),
      p_reg_reg_3 => p_reg_reg_2,
      p_reg_reg_4(0) => p_reg_reg_3(0),
      p_reg_reg_5(0) => p_reg_reg_4(0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_7 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_7 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_7;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_7 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_104
     port map (
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1 => p_reg_reg_0,
      p_reg_reg_2(2 downto 0) => p_reg_reg_1(2 downto 0),
      p_reg_reg_3(10 downto 0) => p_reg_reg_2(10 downto 0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC;
    grp_fu_4941_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_8 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_8;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_8 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_103
     port map (
      B(2 downto 0) => B(2 downto 0),
      D(11 downto 0) => D(11 downto 0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg_0 => p_reg_reg,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_9 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_9 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_9;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_9 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_102
     port map (
      A(2 downto 0) => A(2 downto 0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1 => p_reg_reg_0,
      p_reg_reg_2(10 downto 0) => p_reg_reg_1(10 downto 0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_7_reg_6623_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_89
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_7_reg_6623_reg[13]\(0) => \add_ln840_7_reg_6623_reg[13]\(0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_23 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_23;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_23 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_88
     port map (
      D(12 downto 0) => D(12 downto 0),
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_24 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_16_reg_6633_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_24 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_24;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_24 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_87
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_16_reg_6633_reg[13]\(0) => \add_ln840_16_reg_6633_reg[13]\(0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_25 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_25 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_25;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_25 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_86
     port map (
      D(12 downto 0) => D(12 downto 0),
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_26 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_25_reg_6643_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_26 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_26;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_26 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_85
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_25_reg_6643_reg[13]\(0) => \add_ln840_25_reg_6643_reg[13]\(0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_27 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_27;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_27 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_84
     port map (
      D(12 downto 0) => D(12 downto 0),
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_28 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_34_reg_6653_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_28 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_28;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_28 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_83
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_34_reg_6653_reg[13]\(0) => \add_ln840_34_reg_6653_reg[13]\(0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_29 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_29 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_29;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_29 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_82
     port map (
      D(12 downto 0) => D(12 downto 0),
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_30 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_43_reg_6663_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_30 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_30;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_30 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_81
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_43_reg_6663_reg[13]\(0) => \add_ln840_43_reg_6663_reg[13]\(0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_31 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_31 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_31;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_31 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_80
     port map (
      D(12 downto 0) => D(12 downto 0),
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_32 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_52_reg_6673_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_32 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_32;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_32 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_79
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_52_reg_6673_reg[13]\(0) => \add_ln840_52_reg_6673_reg[13]\(0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_33 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_33 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_33;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_33 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_78
     port map (
      D(12 downto 0) => D(12 downto 0),
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_34 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_61_reg_6683_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_34 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_34;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_34 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_77
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_61_reg_6683_reg[13]\(0) => \add_ln840_61_reg_6683_reg[13]\(0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_35 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_35 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_35;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_35 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_76
     port map (
      D(12 downto 0) => D(12 downto 0),
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_36 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    r_V_1_reg_60130 : out STD_LOGIC;
    grp_fu_5149_ce : out STD_LOGIC;
    ap_NS_iter2_fsm148_out : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_70_reg_6693_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln249_reg_5523 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln290_reg_5932_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln249_reg_5523_pp0_iter6_reg : in STD_LOGIC;
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_6 : in STD_LOGIC;
    p_reg_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_36 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_36;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_36 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_75
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_70_reg_6693_reg[13]\(0) => \add_ln840_70_reg_6693_reg[13]\(0),
      \ap_CS_iter5_fsm_reg[1]\ => grp_fu_5149_ce,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      icmp_ln249_reg_5523 => icmp_ln249_reg_5523,
      icmp_ln249_reg_5523_pp0_iter6_reg => icmp_ln249_reg_5523_pp0_iter6_reg,
      icmp_ln290_reg_5932_pp0_iter6_reg => icmp_ln290_reg_5932_pp0_iter6_reg,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0),
      p_reg_reg_2(0) => p_reg_reg_1(0),
      p_reg_reg_3(0) => p_reg_reg_2(0),
      p_reg_reg_4(0) => p_reg_reg_3(0),
      p_reg_reg_5(0) => p_reg_reg_4(0),
      p_reg_reg_6(0) => p_reg_reg_5(0),
      p_reg_reg_7 => p_reg_reg_6,
      p_reg_reg_8(0) => p_reg_reg_7(0),
      p_reg_reg_9(0) => p_reg_reg_8(0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_37 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_60130 : in STD_LOGIC;
    grp_fu_5149_ce : in STD_LOGIC;
    ap_NS_iter2_fsm148_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_37 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_37;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_37 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1
     port map (
      D(12 downto 0) => D(12 downto 0),
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1 is
  port (
    OPMODE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    grp_fu_5285_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \accu_V_16_reg_6698_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_16_reg_6698_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln272_reg_5560_pp0_iter4_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_74
     port map (
      A(2 downto 0) => A(2 downto 0),
      D(15 downto 0) => D(15 downto 0),
      OPMODE(0) => OPMODE(0),
      Q(7 downto 0) => Q(7 downto 0),
      \accu_V_16_reg_6698_reg[15]\(12 downto 0) => \accu_V_16_reg_6698_reg[15]\(12 downto 0),
      \accu_V_16_reg_6698_reg[15]_0\(13 downto 0) => \accu_V_16_reg_6698_reg[15]_0\(13 downto 0),
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      grp_fu_5285_ce => grp_fu_5285_ce,
      \icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\ => \icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\,
      icmp_ln272_reg_5560_pp0_iter4_reg => icmp_ln272_reg_5560_pp0_iter4_reg,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1 => p_reg_reg_0,
      p_reg_reg_2(0) => p_reg_reg_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_38 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    grp_fu_5285_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accu_V_17_reg_6709_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_17_reg_6709_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_38 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_38;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_38 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_73
     port map (
      A(2 downto 0) => A(2 downto 0),
      D(15 downto 0) => D(15 downto 0),
      OPMODE(0) => OPMODE(0),
      Q(7 downto 0) => Q(7 downto 0),
      \accu_V_17_reg_6709_reg[15]\(12 downto 0) => \accu_V_17_reg_6709_reg[15]\(12 downto 0),
      \accu_V_17_reg_6709_reg[15]_0\(13 downto 0) => \accu_V_17_reg_6709_reg[15]_0\(13 downto 0),
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      grp_fu_5285_ce => grp_fu_5285_ce,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1 => p_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_39 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    grp_fu_5285_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accu_V_18_reg_6720_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_18_reg_6720_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_39 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_39;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_39 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_72
     port map (
      A(2 downto 0) => A(2 downto 0),
      D(15 downto 0) => D(15 downto 0),
      OPMODE(0) => OPMODE(0),
      Q(7 downto 0) => Q(7 downto 0),
      \accu_V_18_reg_6720_reg[15]\(12 downto 0) => \accu_V_18_reg_6720_reg[15]\(12 downto 0),
      \accu_V_18_reg_6720_reg[15]_0\(13 downto 0) => \accu_V_18_reg_6720_reg[15]_0\(13 downto 0),
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      grp_fu_5285_ce => grp_fu_5285_ce,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1 => p_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_40 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    grp_fu_5285_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accu_V_19_reg_6731_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_19_reg_6731_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_40 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_40;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_40 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_71
     port map (
      A(2 downto 0) => A(2 downto 0),
      D(15 downto 0) => D(15 downto 0),
      OPMODE(0) => OPMODE(0),
      Q(7 downto 0) => Q(7 downto 0),
      \accu_V_19_reg_6731_reg[15]\(12 downto 0) => \accu_V_19_reg_6731_reg[15]\(12 downto 0),
      \accu_V_19_reg_6731_reg[15]_0\(13 downto 0) => \accu_V_19_reg_6731_reg[15]_0\(13 downto 0),
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      grp_fu_5285_ce => grp_fu_5285_ce,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1 => p_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_41 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    grp_fu_5285_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accu_V_20_reg_6742_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_20_reg_6742_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_41 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_41;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_41 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_70
     port map (
      A(2 downto 0) => A(2 downto 0),
      D(15 downto 0) => D(15 downto 0),
      OPMODE(0) => OPMODE(0),
      Q(7 downto 0) => Q(7 downto 0),
      \accu_V_20_reg_6742_reg[15]\(12 downto 0) => \accu_V_20_reg_6742_reg[15]\(12 downto 0),
      \accu_V_20_reg_6742_reg[15]_0\(13 downto 0) => \accu_V_20_reg_6742_reg[15]_0\(13 downto 0),
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      grp_fu_5285_ce => grp_fu_5285_ce,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1 => p_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_42 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    grp_fu_5285_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accu_V_21_reg_6753_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_21_reg_6753_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_42 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_42;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_42 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_69
     port map (
      A(2 downto 0) => A(2 downto 0),
      D(15 downto 0) => D(15 downto 0),
      OPMODE(0) => OPMODE(0),
      Q(7 downto 0) => Q(7 downto 0),
      \accu_V_21_reg_6753_reg[15]\(12 downto 0) => \accu_V_21_reg_6753_reg[15]\(12 downto 0),
      \accu_V_21_reg_6753_reg[15]_0\(13 downto 0) => \accu_V_21_reg_6753_reg[15]_0\(13 downto 0),
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      grp_fu_5285_ce => grp_fu_5285_ce,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1 => p_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_43 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    grp_fu_5285_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accu_V_22_reg_6764_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_22_reg_6764_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_43 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_43;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_43 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_68
     port map (
      A(2 downto 0) => A(2 downto 0),
      D(15 downto 0) => D(15 downto 0),
      OPMODE(0) => OPMODE(0),
      Q(7 downto 0) => Q(7 downto 0),
      \accu_V_22_reg_6764_reg[15]\(12 downto 0) => \accu_V_22_reg_6764_reg[15]\(12 downto 0),
      \accu_V_22_reg_6764_reg[15]_0\(13 downto 0) => \accu_V_22_reg_6764_reg[15]_0\(13 downto 0),
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      grp_fu_5285_ce => grp_fu_5285_ce,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1 => p_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_44 is
  port (
    grp_fu_5285_ce : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_NS_iter3_fsm147_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accu_V_23_reg_6775_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_23_reg_6775_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_2 : in STD_LOGIC;
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_44 : entity is "MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_44;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_44 is
begin
MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2
     port map (
      A(2 downto 0) => A(2 downto 0),
      D(15 downto 0) => D(15 downto 0),
      OPMODE(0) => OPMODE(0),
      Q(7 downto 0) => Q(7 downto 0),
      \accu_V_23_reg_6775_reg[15]\(12 downto 0) => \accu_V_23_reg_6775_reg[15]\(12 downto 0),
      \accu_V_23_reg_6775_reg[15]_0\(13 downto 0) => \accu_V_23_reg_6775_reg[15]_0\(13 downto 0),
      \ap_CS_iter3_fsm_reg[1]\ => grp_fu_5285_ce,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      p_reg_reg_0(0) => p_reg_reg(0),
      p_reg_reg_1(0) => p_reg_reg_0(0),
      p_reg_reg_2(0) => p_reg_reg_1(0),
      p_reg_reg_3 => p_reg_reg_2,
      p_reg_reg_4(0) => p_reg_reg_3(0),
      p_reg_reg_5(15 downto 0) => p_reg_reg_4(15 downto 0),
      p_reg_reg_6 => p_reg_reg_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID : out STD_LOGIC;
    \accu_V_23_reg_6775_reg[15]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_NS_fsm10_out : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    B_V_data_1_sel_wr : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 575 downto 0 );
    \inputBuf_V_14_fu_932_reg[26]_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch : entity is "MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch";
end finn_design_MVAU_hls_2_0_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch is
  signal \B_V_data_1_payload_A[0]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_38_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_39_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_48_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_49_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_50_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_38_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_39_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_48_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_49_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_50_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_51_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_52_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_53_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_54_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_55_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_56_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_57_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_58_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_59_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_60_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_61_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_62_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_63_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_64_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_65_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_66_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_67_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_68_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_69_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_70_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_71_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_38_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_39_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_48_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_49_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_38_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_39_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_48_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_49_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_50_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_51_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_52_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_53_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_54_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_55_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_56_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_57_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_58_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_59_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_60_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_61_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_62_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_63_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_64_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_65_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_38_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_39_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_48_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_49_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_38_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_39_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_48_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_49_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_50_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_51_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_52_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_53_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_54_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_55_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_56_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_57_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_58_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_59_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_60_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_61_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_62_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_63_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_64_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_65_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_66_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_67_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_68_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_69_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_70_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_38_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_39_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_48_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_49_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_50_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_38_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_39_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_48_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_49_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_50_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_51_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_52_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_53_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_54_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_55_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_56_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_57_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_58_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_59_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_60_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_61_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_62_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_63_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_64_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_65_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_66_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_67_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_68_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_69_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_70_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_71_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_38_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_39_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_48_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_49_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_38_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_39_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_48_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_49_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_50_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_51_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_52_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_53_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_54_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_55_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_56_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_57_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_58_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_59_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_60_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_61_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_62_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_63_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_64_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_65_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_66_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_67_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_68_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_69_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_70_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_71_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_72_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_73_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_74_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_38_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_39_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_48_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_49_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_50_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_51_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_52_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_53_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_54_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_55_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_56_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_57_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_58_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_59_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_60_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_61_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_62_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_63_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_64_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_65_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_66_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_67_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_68_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_69_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_70_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_38_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_39_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_48_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_49_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_50_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_51_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_52_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_53_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_54_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_55_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_38_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_39_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_48_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_49_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_50_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_51_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_52_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_53_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_54_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_55_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_56_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_57_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_58_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_59_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_60_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_61_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_62_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_63_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_64_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_65_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_66_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_67_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_68_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_69_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_70_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_71_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_72_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_73_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_74_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_38_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_39_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_48_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_49_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_50_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_38_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_39_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_48_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_49_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_50_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_51_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_52_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_53_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_54_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_55_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_56_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_57_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_58_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_59_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_60_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_61_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_62_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_63_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_64_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_65_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_38_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_39_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_48_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_49_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_50_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_13_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_13_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_13_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_20_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_20_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_20_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_6_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_17_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_17_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_17_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_26_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_26_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_26_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_33_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_33_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_33_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_4_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_4_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_6_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_7_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_7_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_7_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_8_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_8_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_8_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_13_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_13_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_13_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_20_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_20_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_20_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_3_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_3_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_4_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_4_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_6_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_14_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_14_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_14_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_20_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_20_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_20_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_27_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_27_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_27_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_4_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_4_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_6_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_7_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_7_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_7_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_8_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_8_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_8_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_13_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_13_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_13_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_20_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_20_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_20_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_4_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_6_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_17_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_17_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_17_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_26_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_26_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_26_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_32_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_32_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_32_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_4_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_4_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_6_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_7_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_7_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_7_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_8_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_8_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_8_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_13_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_13_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_13_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_20_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_20_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_20_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_3_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_3_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_4_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_4_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_6_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_17_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_17_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_17_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_26_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_26_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_26_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_33_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_33_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_33_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_4_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_4_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_6_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_7_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_7_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_7_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_8_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_8_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_8_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_12_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_12_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_12_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_19_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_19_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_19_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_3_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_3_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_4_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_4_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_6_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_18_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_18_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_18_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_27_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_27_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_27_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_36_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_36_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_36_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_6_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_7_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_7_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_7_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_8_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_8_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_8_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_9_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_9_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_9_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_17_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_17_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_17_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_26_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_26_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_26_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_33_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_33_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_33_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_4_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_4_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_6_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_7_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_7_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_7_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_8_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_8_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_8_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_15_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_15_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_15_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_23_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_23_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_23_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_3_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_4_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_4_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_6_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_17_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_17_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_17_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_26_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_26_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_26_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_35_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_35_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_35_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_4_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_4_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_6_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_7_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_7_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_7_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_8_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_8_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_8_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_13_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_13_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_13_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_20_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_20_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_20_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_3_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_3_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_4_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_4_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_6_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_14_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_14_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_14_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_20_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_20_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_20_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_27_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_27_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_27_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_4_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_4_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_6_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_7_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_7_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_7_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_8_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_8_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_8_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_13_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_13_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_13_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_20_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_20_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_20_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_3_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_3_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_4_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_4_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_6_n_6\ : STD_LOGIC;
  signal accu_V_16_fu_2803_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_V_16_reg_66980 : STD_LOGIC;
  signal accu_V_17_fu_2820_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_V_18_fu_2837_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_V_19_fu_2854_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_V_1_fu_848 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_V_20_fu_2871_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_V_21_fu_2888_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_V_22_fu_2905_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_V_23_fu_2922_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_V_2_fu_852 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_V_3_fu_856 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_V_4_fu_860 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_V_5_fu_864 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_V_6_fu_868 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_V_7_fu_872 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_V_fu_844 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln840_11_reg_6628 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln840_11_reg_66280 : STD_LOGIC;
  signal add_ln840_13_reg_6478 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_13_reg_64780 : STD_LOGIC;
  signal add_ln840_16_fu_2714_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_16_reg_6633 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_16_reg_6633[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_16_reg_6633_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal add_ln840_20_reg_6638 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln840_22_reg_6493 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_25_fu_2726_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_25_reg_6643 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_25_reg_6643[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_25_reg_6643_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal add_ln840_29_reg_6648 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln840_2_reg_6618 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln840_31_reg_6508 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_34_fu_2738_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_34_reg_6653 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_34_reg_6653[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_34_reg_6653_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal add_ln840_38_reg_6658 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln840_40_reg_6523 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_43_fu_2750_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_43_reg_6663 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_43_reg_6663[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_43_reg_6663_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal add_ln840_47_reg_6668 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln840_49_reg_6538 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_4_reg_6463 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_52_fu_2762_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_52_reg_6673 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_52_reg_6673[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_52_reg_6673_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal add_ln840_56_reg_6678 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln840_58_reg_6553 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_61_fu_2774_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_61_reg_6683 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_61_reg_6683[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_61_reg_6683_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal add_ln840_65_reg_6688 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln840_67_reg_6568 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_70_fu_2786_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_70_reg_6693 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_70_reg_6693[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_70_reg_6693_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal add_ln840_7_fu_2702_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_7_reg_6623 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_7_reg_6623[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_7_reg_6623_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \ap_CS_iter1_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal \ap_CS_iter2_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
  signal \ap_CS_iter3_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_iter3_fsm_state4 : STD_LOGIC;
  signal \ap_CS_iter4_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_iter4_fsm_state5 : STD_LOGIC;
  signal \ap_CS_iter5_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_iter5_fsm_state6 : STD_LOGIC;
  signal \ap_CS_iter6_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_iter6_fsm_state7 : STD_LOGIC;
  signal \ap_CS_iter7_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_iter7_fsm_state8 : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_iter2_fsm148_out : STD_LOGIC;
  signal ap_NS_iter3_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_iter3_fsm147_out : STD_LOGIC;
  signal ap_NS_iter4_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_iter4_fsm146_out : STD_LOGIC;
  signal ap_NS_iter5_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_iter5_fsm145_out : STD_LOGIC;
  signal ap_NS_iter6_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_iter6_fsm144_out : STD_LOGIC;
  signal ap_NS_iter7_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_iter7_fsm1 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter7_reg_i_1_n_3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter7_reg_i_2_n_3 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_9631 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_96310 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_96311 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_96312 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_96313 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_96314 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_96315 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_9632 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_9634 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_9636 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_9637 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_9638 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_9639 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[10]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[11]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[15]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[16]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[17]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[21]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[22]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[23]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[3]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[4]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[5]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[6]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[7]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[8]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[9]\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal ap_sig_allocacmp_sf_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_112 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_113 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_114 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_115 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_116 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_117 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_118 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_119 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_120 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_121 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_122 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_123 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_124 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_125 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_126 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_127 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_128 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_129 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_147 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_148 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\ : STD_LOGIC;
  signal grp_fu_4941_ce : STD_LOGIC;
  signal grp_fu_5149_ce : STD_LOGIC;
  signal grp_fu_5285_ce : STD_LOGIC;
  signal i_2_fu_1032_p2 : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal \i_fu_840_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_fu_840_reg_n_3_[10]\ : STD_LOGIC;
  signal \i_fu_840_reg_n_3_[11]\ : STD_LOGIC;
  signal \i_fu_840_reg_n_3_[12]\ : STD_LOGIC;
  signal \i_fu_840_reg_n_3_[13]\ : STD_LOGIC;
  signal \i_fu_840_reg_n_3_[14]\ : STD_LOGIC;
  signal \i_fu_840_reg_n_3_[15]\ : STD_LOGIC;
  signal \i_fu_840_reg_n_3_[16]\ : STD_LOGIC;
  signal \i_fu_840_reg_n_3_[17]\ : STD_LOGIC;
  signal \i_fu_840_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_fu_840_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_fu_840_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_fu_840_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_fu_840_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_fu_840_reg_n_3_[6]\ : STD_LOGIC;
  signal \i_fu_840_reg_n_3_[7]\ : STD_LOGIC;
  signal \i_fu_840_reg_n_3_[8]\ : STD_LOGIC;
  signal \i_fu_840_reg_n_3_[9]\ : STD_LOGIC;
  signal icmp_ln1039_10_fu_3309_p2 : STD_LOGIC;
  signal icmp_ln1039_11_fu_3337_p2 : STD_LOGIC;
  signal icmp_ln1039_12_fu_3365_p2 : STD_LOGIC;
  signal icmp_ln1039_13_fu_3393_p2 : STD_LOGIC;
  signal icmp_ln1039_14_fu_3469_p2 : STD_LOGIC;
  signal icmp_ln1039_15_fu_3497_p2 : STD_LOGIC;
  signal icmp_ln1039_16_fu_3525_p2 : STD_LOGIC;
  signal icmp_ln1039_17_fu_3553_p2 : STD_LOGIC;
  signal icmp_ln1039_18_fu_3581_p2 : STD_LOGIC;
  signal icmp_ln1039_19_fu_3609_p2 : STD_LOGIC;
  signal icmp_ln1039_1_fu_3009_p2 : STD_LOGIC;
  signal icmp_ln1039_20_fu_3637_p2 : STD_LOGIC;
  signal icmp_ln1039_21_fu_3713_p2 : STD_LOGIC;
  signal icmp_ln1039_22_fu_3741_p2 : STD_LOGIC;
  signal icmp_ln1039_23_fu_3769_p2 : STD_LOGIC;
  signal icmp_ln1039_24_fu_3797_p2 : STD_LOGIC;
  signal icmp_ln1039_25_fu_3825_p2 : STD_LOGIC;
  signal icmp_ln1039_26_fu_3853_p2 : STD_LOGIC;
  signal icmp_ln1039_27_fu_3881_p2 : STD_LOGIC;
  signal icmp_ln1039_28_fu_3957_p2 : STD_LOGIC;
  signal icmp_ln1039_29_fu_3985_p2 : STD_LOGIC;
  signal icmp_ln1039_2_fu_3037_p2 : STD_LOGIC;
  signal icmp_ln1039_30_fu_4013_p2 : STD_LOGIC;
  signal icmp_ln1039_31_fu_4041_p2 : STD_LOGIC;
  signal icmp_ln1039_32_fu_4069_p2 : STD_LOGIC;
  signal icmp_ln1039_33_fu_4097_p2 : STD_LOGIC;
  signal icmp_ln1039_34_fu_4125_p2 : STD_LOGIC;
  signal icmp_ln1039_35_fu_4201_p2 : STD_LOGIC;
  signal icmp_ln1039_36_fu_4229_p2 : STD_LOGIC;
  signal icmp_ln1039_37_fu_4257_p2 : STD_LOGIC;
  signal icmp_ln1039_38_fu_4285_p2 : STD_LOGIC;
  signal icmp_ln1039_39_fu_4313_p2 : STD_LOGIC;
  signal icmp_ln1039_3_fu_3065_p2 : STD_LOGIC;
  signal icmp_ln1039_40_fu_4341_p2 : STD_LOGIC;
  signal icmp_ln1039_41_fu_4369_p2 : STD_LOGIC;
  signal icmp_ln1039_42_fu_4445_p2 : STD_LOGIC;
  signal icmp_ln1039_43_fu_4473_p2 : STD_LOGIC;
  signal icmp_ln1039_44_fu_4501_p2 : STD_LOGIC;
  signal icmp_ln1039_45_fu_4529_p2 : STD_LOGIC;
  signal icmp_ln1039_46_fu_4557_p2 : STD_LOGIC;
  signal icmp_ln1039_47_fu_4585_p2 : STD_LOGIC;
  signal icmp_ln1039_48_fu_4613_p2 : STD_LOGIC;
  signal icmp_ln1039_49_fu_4689_p2 : STD_LOGIC;
  signal icmp_ln1039_4_fu_3093_p2 : STD_LOGIC;
  signal icmp_ln1039_50_fu_4717_p2 : STD_LOGIC;
  signal icmp_ln1039_51_fu_4745_p2 : STD_LOGIC;
  signal icmp_ln1039_52_fu_4773_p2 : STD_LOGIC;
  signal icmp_ln1039_53_fu_4801_p2 : STD_LOGIC;
  signal icmp_ln1039_54_fu_4829_p2 : STD_LOGIC;
  signal icmp_ln1039_55_fu_4857_p2 : STD_LOGIC;
  signal icmp_ln1039_5_fu_3121_p2 : STD_LOGIC;
  signal icmp_ln1039_6_fu_3149_p2 : STD_LOGIC;
  signal icmp_ln1039_7_fu_3225_p2 : STD_LOGIC;
  signal icmp_ln1039_8_fu_3253_p2 : STD_LOGIC;
  signal icmp_ln1039_9_fu_3281_p2 : STD_LOGIC;
  signal icmp_ln1039_fu_2981_p2 : STD_LOGIC;
  signal icmp_ln249_reg_5523 : STD_LOGIC;
  signal icmp_ln249_reg_5523_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln249_reg_5523_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln249_reg_5523_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln249_reg_5523_pp0_iter4_reg : STD_LOGIC;
  signal \icmp_ln249_reg_5523_pp0_iter5_reg_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln249_reg_5523_pp0_iter6_reg : STD_LOGIC;
  signal icmp_ln272_reg_5560_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln272_reg_5560_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln272_reg_5560_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln272_reg_5560_pp0_iter4_reg : STD_LOGIC;
  signal \icmp_ln272_reg_5560_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln290_fu_1948_p2 : STD_LOGIC;
  signal icmp_ln290_reg_5932 : STD_LOGIC;
  signal \icmp_ln290_reg_5932[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_5932[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_5932[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_5932[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_5932[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_5932[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_5932[0]_i_9_n_3\ : STD_LOGIC;
  signal icmp_ln290_reg_5932_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln290_reg_5932_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln290_reg_5932_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln290_reg_5932_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln290_reg_5932_pp0_iter5_reg : STD_LOGIC;
  signal icmp_ln290_reg_5932_pp0_iter6_reg : STD_LOGIC;
  signal inputBuf_V_10_fu_916 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_11_fu_920 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_12_fu_924 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_13_fu_928 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_14_fu_932 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_15_fu_936 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_1_fu_880 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_2_fu_884 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_3_fu_888 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_4_fu_892 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_5_fu_896 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_6_fu_900 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_7_fu_904 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_8_fu_908 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_9_fu_912 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_fu_876 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal local_temp_V_11_reg_5627 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_12_reg_5632 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_14_reg_5642 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_15_reg_5647 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_15_reg_5647_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_16_reg_5652 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_19_reg_5667 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_20_reg_5672 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_21_reg_5677 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_23_reg_5687 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_24_reg_5692 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_24_reg_5692_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_25_reg_5697 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_28_reg_5712 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_29_reg_5717 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_30_reg_5722 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_32_reg_5732 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_33_reg_5737 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_33_reg_5737_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_34_reg_5742 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_37_reg_5757 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_38_reg_5762 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_39_reg_5767 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_41_reg_5777 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_42_reg_5782 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_42_reg_5782_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_43_reg_5787 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_46_reg_5802 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_47_reg_5807 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_48_reg_5812 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_50_reg_5822 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_51_reg_5827 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_51_reg_5827_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_52_reg_5832 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_55_reg_5847 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_56_reg_5852 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_57_reg_5857 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_59_reg_5867 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_60_reg_5872 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_60_reg_5872_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_61_reg_5877 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_64_reg_5892 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_65_reg_5897 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_66_reg_5902 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_68_reg_5912 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_69_reg_5917 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_69_reg_5917_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_70_reg_5922 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_73_reg_5577 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_74_reg_5582 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_75_reg_5587 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_77_reg_5597 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_78_reg_5602 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_78_reg_5602_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_79_reg_5607 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_9_reg_5622 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mac_muladd_8s_3ns_11s_12_4_1_U100_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U100_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U100_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U100_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U100_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U100_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U100_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U100_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U100_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U100_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U100_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U100_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U101_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U101_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U101_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U101_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U101_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U101_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U101_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U101_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U101_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U101_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U101_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U101_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U102_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U102_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U102_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U102_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U102_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U102_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U102_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U102_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U102_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U102_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U102_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U102_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U103_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U103_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U103_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U103_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U103_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U103_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U103_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U103_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U103_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U103_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U103_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U103_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U104_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U104_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U104_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U104_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U104_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U104_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U104_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U104_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U104_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U104_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U104_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U104_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U105_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U105_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U105_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U105_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U105_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U105_n_16 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U105_n_17 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U105_n_18 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U105_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U105_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U105_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U105_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U105_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U105_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U105_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U82_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U82_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U82_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U82_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U82_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U82_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U82_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U82_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U82_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U82_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U82_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U82_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U83_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U83_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U83_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U83_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U83_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U83_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U83_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U83_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U83_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U83_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U83_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U83_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U83_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U84_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U84_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U84_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U84_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U84_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U84_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U84_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U84_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U84_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U84_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U84_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U84_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U85_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U85_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U85_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U85_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U85_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U85_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U85_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U85_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U85_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U85_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U85_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U85_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U86_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U86_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U86_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U86_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U86_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U86_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U86_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U86_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U86_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U86_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U86_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U86_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U87_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U87_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U87_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U87_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U87_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U87_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U87_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U87_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U87_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U87_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U87_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U87_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U88_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U88_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U88_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U88_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U88_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U88_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U88_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U88_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U88_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U88_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U88_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U88_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U89_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U89_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U89_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U89_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U89_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U89_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U89_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U89_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U89_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U89_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U89_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U89_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U90_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U90_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U90_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U90_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U90_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U90_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U90_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U90_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U90_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U90_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U90_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U90_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U91_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U91_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U91_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U91_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U91_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U91_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U91_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U91_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U91_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U91_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U91_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U91_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U92_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U92_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U92_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U92_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U92_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U92_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U92_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U92_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U92_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U92_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U92_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U92_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U93_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U93_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U93_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U93_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U93_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U93_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U93_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U93_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U93_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U93_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U93_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U93_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U94_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U94_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U94_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U94_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U94_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U94_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U94_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U94_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U94_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U94_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U94_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U94_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U95_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U95_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U95_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U95_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U95_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U95_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U95_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U95_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U95_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U95_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U95_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U95_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U96_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U96_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U96_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U96_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U96_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U96_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U96_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U96_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U96_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U96_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U96_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U96_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U97_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U97_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U97_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U97_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U97_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U97_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U97_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U97_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U97_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U97_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U97_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U97_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U98_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U98_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U98_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U98_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U98_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U98_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U98_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U98_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U98_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U98_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U98_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U98_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U99_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U99_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U99_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U99_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U99_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U99_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U99_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U99_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U99_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U99_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U99_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U99_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U106_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U106_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U106_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U106_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U106_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U106_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U106_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U106_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U106_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U106_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U106_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U106_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U106_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U107_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U107_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U107_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U107_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U107_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U107_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U107_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U107_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U107_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U107_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U107_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U107_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U107_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U108_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U108_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U108_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U108_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U108_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U108_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U108_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U108_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U108_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U108_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U108_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U108_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U108_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U109_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U109_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U109_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U109_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U109_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U109_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U109_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U109_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U109_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U109_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U109_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U109_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U109_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U110_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U110_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U110_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U110_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U110_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U110_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U110_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U110_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U110_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U110_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U110_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U110_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U110_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U111_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U111_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U111_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U111_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U111_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U111_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U111_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U111_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U111_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U111_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U111_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U111_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U111_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U112_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U112_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U112_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U112_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U112_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U112_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U112_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U112_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U112_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U112_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U112_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U112_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U112_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U113_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U113_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U113_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U113_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U113_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U113_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U113_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U113_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U113_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U113_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U113_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U113_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U113_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U114_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U114_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U114_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U114_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U114_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U114_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U114_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U114_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U114_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U114_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U114_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U114_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U114_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U115_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U115_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U115_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U115_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U115_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U115_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U115_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U115_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U115_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U115_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U115_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U115_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U115_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U116_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U116_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U116_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U116_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U116_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U116_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U116_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U116_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U116_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U116_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U116_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U116_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U116_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U117_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U117_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U117_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U117_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U117_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U117_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U117_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U117_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U117_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U117_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U117_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U117_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U117_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U118_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U118_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U118_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U118_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U118_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U118_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U118_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U118_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U118_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U118_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U118_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U118_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U118_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U119_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U119_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U119_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U119_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U119_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U119_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U119_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U119_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U119_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U119_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U119_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U119_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U119_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U120_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U120_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U120_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U120_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U120_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U120_n_18 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U120_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U120_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U120_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U120_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U120_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U120_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U120_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U121_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U121_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U121_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U121_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U121_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U121_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U121_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U121_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U121_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U121_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U121_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U121_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U121_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_16s_16_4_1_U122_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_16s_16_4_1_U122_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U14_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U14_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U14_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U14_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U14_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U14_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U14_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U14_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U14_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U14_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U14_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U15_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U15_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U15_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U15_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U15_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U15_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U15_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U15_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U15_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U15_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U15_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U16_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U16_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U16_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U16_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U16_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U16_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U16_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U16_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U16_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U16_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U16_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U17_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U17_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U17_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U17_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U17_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U17_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U17_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U17_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U17_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U17_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U17_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U18_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U18_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U18_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U18_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U18_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U18_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U18_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U18_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U18_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U18_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U18_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U19_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U19_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U19_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U19_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U19_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U19_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U19_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U19_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U19_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U19_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U19_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U20_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U20_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U20_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U20_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U20_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U20_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U20_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U20_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U20_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U20_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U20_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U21_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U21_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U21_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U21_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U21_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U21_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U21_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U21_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U21_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U21_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U21_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U22_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U22_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U22_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U22_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U22_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U22_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U22_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U22_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U22_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U22_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U22_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U23_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U23_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U23_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U23_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U23_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U23_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U23_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U23_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U23_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U23_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U23_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U24_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U24_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U24_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U24_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U24_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U24_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U24_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U24_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U24_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U24_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U24_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U25_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U25_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U25_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U25_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U25_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U25_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U25_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U25_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U25_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U25_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U25_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_9 : STD_LOGIC;
  signal mux_3_0 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal mux_3_1 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal nf_1_fu_940 : STD_LOGIC;
  signal nf_1_fu_9400_in : STD_LOGIC;
  signal \nf_1_fu_940[31]_i_10_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[31]_i_11_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[31]_i_12_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[31]_i_13_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[31]_i_14_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[31]_i_8_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940[31]_i_9_n_3\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[0]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[10]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[11]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[12]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[13]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[14]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[15]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[16]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[17]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[18]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[19]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[1]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[20]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[21]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[22]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[23]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[24]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[25]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[26]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[27]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[28]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[29]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[2]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[30]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[31]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[3]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[4]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[5]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[6]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[7]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[8]\ : STD_LOGIC;
  signal \nf_1_fu_940_reg_n_3_[9]\ : STD_LOGIC;
  signal nf_fu_1963_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal r_V_1_reg_60130 : STD_LOGIC;
  signal r_V_6_reg_6050 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_V_6_reg_6050[0]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_6_reg_6050[1]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_6_reg_6050[2]_i_1_n_3\ : STD_LOGIC;
  signal sf_2_fu_1942_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sf_fu_8360_in : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[0]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[10]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[11]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[12]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[13]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[14]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[15]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[16]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[17]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[18]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[19]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[1]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[20]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[21]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[22]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[23]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[24]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[25]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[26]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[27]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[28]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[29]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[2]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[30]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[31]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[3]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[4]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[5]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[6]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[7]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[8]\ : STD_LOGIC;
  signal \sf_fu_836_reg_n_3_[9]\ : STD_LOGIC;
  signal trunc_ln218_reg_5936 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln218_reg_5936_pp0_iter1_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln218_reg_5936_pp0_iter2_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln218_reg_5936_pp0_iter3_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln218_reg_5936_pp0_iter4_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln218_reg_5936_pp0_iter5_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\ : STD_LOGIC;
  signal \NLW_B_V_data_1_payload_A_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[12]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[12]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[12]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[12]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[12]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[14]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[14]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[14]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[14]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[14]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[14]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[14]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[14]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[18]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[18]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[18]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[18]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[18]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[18]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[20]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[20]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[20]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[20]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[20]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[20]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[20]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[20]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[21]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[21]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[21]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[21]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[21]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[21]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[2]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[2]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[2]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[2]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[2]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[2]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[2]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[3]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[3]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[3]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[3]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[6]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[6]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[6]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[6]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[6]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[9]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[9]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[9]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[9]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[9]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln840_16_reg_6633_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_16_reg_6633_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_25_reg_6643_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_25_reg_6643_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_34_reg_6653_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_34_reg_6653_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_43_reg_6663_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_43_reg_6663_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_52_reg_6673_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_52_reg_6673_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_61_reg_6683_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_61_reg_6683_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_70_reg_6693_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_70_reg_6693_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_7_reg_6623_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_7_reg_6623_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[11]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[12]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[14]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[15]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[17]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[18]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[20]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[21]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[23]_i_4\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[2]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[5]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[8]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[9]_i_1\ : label is "soft_lutpair14";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[0]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[0]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[0]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[0]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[0]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_17\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_26\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_33\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[12]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[12]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[12]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[12]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[12]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[12]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[14]_i_14\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[14]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[14]_i_27\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[14]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[14]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[14]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[14]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[14]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[15]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[15]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[15]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[15]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[15]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[15]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[17]_i_17\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[17]_i_26\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[17]_i_32\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[17]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[17]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[17]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[17]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[17]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[18]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[18]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[18]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[18]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[18]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[18]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[20]_i_17\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[20]_i_26\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[20]_i_33\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[20]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[20]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[20]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[20]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[20]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[21]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[21]_i_19\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[21]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[21]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[21]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[21]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_18\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_27\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_36\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_9\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[2]_i_17\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[2]_i_26\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[2]_i_33\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[2]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[2]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[2]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[2]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[2]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[3]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[3]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[3]_i_23\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[3]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[3]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[3]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[5]_i_17\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[5]_i_26\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[5]_i_35\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[5]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[5]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[5]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[5]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[5]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[6]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[6]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[6]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[6]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[6]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[6]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[8]_i_14\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[8]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[8]_i_27\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[8]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[8]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[8]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[8]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[8]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[9]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[9]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[9]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[9]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[9]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[9]_i_6\ : label is 11;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair9";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[0]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[0]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[1]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
  attribute SOFT_HLUTNM of \ap_CS_iter3_fsm[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ap_CS_iter3_fsm[1]_i_1\ : label is "soft_lutpair20";
  attribute FSM_ENCODED_STATES of \ap_CS_iter3_fsm_reg[0]\ : label is "ap_ST_iter3_fsm_state0:01,ap_ST_iter3_fsm_state4:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter3_fsm_reg[1]\ : label is "ap_ST_iter3_fsm_state0:01,ap_ST_iter3_fsm_state4:10";
  attribute SOFT_HLUTNM of \ap_CS_iter4_fsm[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ap_CS_iter4_fsm[1]_i_1\ : label is "soft_lutpair20";
  attribute FSM_ENCODED_STATES of \ap_CS_iter4_fsm_reg[0]\ : label is "ap_ST_iter4_fsm_state0:01,ap_ST_iter4_fsm_state5:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter4_fsm_reg[1]\ : label is "ap_ST_iter4_fsm_state0:01,ap_ST_iter4_fsm_state5:10";
  attribute SOFT_HLUTNM of \ap_CS_iter5_fsm[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ap_CS_iter5_fsm[1]_i_1\ : label is "soft_lutpair18";
  attribute FSM_ENCODED_STATES of \ap_CS_iter5_fsm_reg[0]\ : label is "ap_ST_iter5_fsm_state0:01,ap_ST_iter5_fsm_state6:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter5_fsm_reg[1]\ : label is "ap_ST_iter5_fsm_state0:01,ap_ST_iter5_fsm_state6:10";
  attribute SOFT_HLUTNM of \ap_CS_iter6_fsm[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ap_CS_iter6_fsm[1]_i_1\ : label is "soft_lutpair18";
  attribute FSM_ENCODED_STATES of \ap_CS_iter6_fsm_reg[0]\ : label is "ap_ST_iter6_fsm_state0:01,ap_ST_iter6_fsm_state7:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter6_fsm_reg[1]\ : label is "ap_ST_iter6_fsm_state0:01,ap_ST_iter6_fsm_state7:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter7_fsm_reg[0]\ : label is "ap_ST_iter7_fsm_state0:01,ap_ST_iter7_fsm_state8:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter7_fsm_reg[1]\ : label is "ap_ST_iter7_fsm_state0:01,ap_ST_iter7_fsm_state8:10";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter7_reg_i_2 : label is "soft_lutpair9";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]\ : label is "trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]";
  attribute ORIG_CELL_NAME of \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep\ : label is "trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]";
  attribute ORIG_CELL_NAME of \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0\ : label is "trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]";
  attribute ORIG_CELL_NAME of \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1\ : label is "trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]";
  attribute ORIG_CELL_NAME of \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2\ : label is "trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]";
  attribute ORIG_CELL_NAME of \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3\ : label is "trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]";
  attribute ORIG_CELL_NAME of \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4\ : label is "trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]";
  attribute ORIG_CELL_NAME of \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5\ : label is "trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]";
  attribute ORIG_CELL_NAME of \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]\ : label is "trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]";
  attribute ORIG_CELL_NAME of \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep\ : label is "trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]";
  attribute ORIG_CELL_NAME of \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0\ : label is "trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]";
  attribute ORIG_CELL_NAME of \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1\ : label is "trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]";
  attribute ORIG_CELL_NAME of \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2\ : label is "trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]";
  attribute ORIG_CELL_NAME of \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3\ : label is "trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]";
  attribute ORIG_CELL_NAME of \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4\ : label is "trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]";
  attribute ORIG_CELL_NAME of \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5\ : label is "trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]";
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY <= \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\;
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => icmp_ln1039_3_fu_3065_p2,
      I1 => icmp_ln1039_6_fu_3149_p2,
      I2 => icmp_ln1039_4_fu_3093_p2,
      I3 => \B_V_data_1_payload_A[0]_i_5_n_3\,
      O => \accu_V_23_reg_6775_reg[15]_0\(0)
    );
\B_V_data_1_payload_A[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_844(13),
      I1 => accu_V_fu_844(12),
      O => \B_V_data_1_payload_A[0]_i_10_n_3\
    );
\B_V_data_1_payload_A[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I2 => accu_V_fu_844(10),
      I3 => accu_V_fu_844(11),
      O => \B_V_data_1_payload_A[0]_i_11_n_3\
    );
\B_V_data_1_payload_A[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I1 => accu_V_fu_844(9),
      I2 => accu_V_fu_844(8),
      O => \B_V_data_1_payload_A[0]_i_12_n_3\
    );
\B_V_data_1_payload_A[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5155"
    )
        port map (
      I0 => accu_V_fu_844(11),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(10),
      O => \B_V_data_1_payload_A[0]_i_14_n_3\
    );
\B_V_data_1_payload_A[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5070"
    )
        port map (
      I0 => accu_V_fu_844(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I3 => accu_V_fu_844(8),
      O => \B_V_data_1_payload_A[0]_i_15_n_3\
    );
\B_V_data_1_payload_A[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_844(15),
      I1 => accu_V_fu_844(14),
      O => \B_V_data_1_payload_A[0]_i_16_n_3\
    );
\B_V_data_1_payload_A[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_844(13),
      I1 => accu_V_fu_844(12),
      O => \B_V_data_1_payload_A[0]_i_17_n_3\
    );
\B_V_data_1_payload_A[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04A2"
    )
        port map (
      I0 => accu_V_fu_844(11),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(10),
      O => \B_V_data_1_payload_A[0]_i_18_n_3\
    );
\B_V_data_1_payload_A[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0891"
    )
        port map (
      I0 => accu_V_fu_844(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(8),
      O => \B_V_data_1_payload_A[0]_i_19_n_3\
    );
\B_V_data_1_payload_A[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_844(10),
      I1 => accu_V_fu_844(11),
      O => \B_V_data_1_payload_A[0]_i_21_n_3\
    );
\B_V_data_1_payload_A[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7101"
    )
        port map (
      I0 => accu_V_fu_844(9),
      I1 => accu_V_fu_844(8),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[0]_i_22_n_3\
    );
\B_V_data_1_payload_A[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_844(15),
      I1 => accu_V_fu_844(14),
      O => \B_V_data_1_payload_A[0]_i_23_n_3\
    );
\B_V_data_1_payload_A[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_844(13),
      I1 => accu_V_fu_844(12),
      O => \B_V_data_1_payload_A[0]_i_24_n_3\
    );
\B_V_data_1_payload_A[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_844(10),
      I1 => accu_V_fu_844(11),
      O => \B_V_data_1_payload_A[0]_i_25_n_3\
    );
\B_V_data_1_payload_A[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9104"
    )
        port map (
      I0 => accu_V_fu_844(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(8),
      O => \B_V_data_1_payload_A[0]_i_26_n_3\
    );
\B_V_data_1_payload_A[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"077F"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => accu_V_fu_844(6),
      I3 => accu_V_fu_844(7),
      O => \B_V_data_1_payload_A[0]_i_27_n_3\
    );
\B_V_data_1_payload_A[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => accu_V_fu_844(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I2 => accu_V_fu_844(4),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[0]_i_28_n_3\
    );
\B_V_data_1_payload_A[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I1 => accu_V_fu_844(3),
      O => \B_V_data_1_payload_A[0]_i_29_n_3\
    );
\B_V_data_1_payload_A[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_844(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[0]_i_30_n_3\
    );
\B_V_data_1_payload_A[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => accu_V_fu_844(6),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(7),
      O => \B_V_data_1_payload_A[0]_i_31_n_3\
    );
\B_V_data_1_payload_A[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0451"
    )
        port map (
      I0 => accu_V_fu_844(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(4),
      O => \B_V_data_1_payload_A[0]_i_32_n_3\
    );
\B_V_data_1_payload_A[0]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => accu_V_fu_844(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I2 => accu_V_fu_844(3),
      O => \B_V_data_1_payload_A[0]_i_33_n_3\
    );
\B_V_data_1_payload_A[0]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I1 => accu_V_fu_844(1),
      I2 => accu_V_fu_844(0),
      O => \B_V_data_1_payload_A[0]_i_34_n_3\
    );
\B_V_data_1_payload_A[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1030"
    )
        port map (
      I0 => accu_V_fu_844(6),
      I1 => accu_V_fu_844(7),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[0]_i_35_n_3\
    );
\B_V_data_1_payload_A[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => accu_V_fu_844(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I3 => accu_V_fu_844(5),
      O => \B_V_data_1_payload_A[0]_i_36_n_3\
    );
\B_V_data_1_payload_A[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => accu_V_fu_844(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => accu_V_fu_844(2),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[0]_i_37_n_3\
    );
\B_V_data_1_payload_A[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BBB"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I2 => accu_V_fu_844(1),
      I3 => accu_V_fu_844(0),
      O => \B_V_data_1_payload_A[0]_i_38_n_3\
    );
\B_V_data_1_payload_A[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4019"
    )
        port map (
      I0 => accu_V_fu_844(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(6),
      O => \B_V_data_1_payload_A[0]_i_39_n_3\
    );
\B_V_data_1_payload_A[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A2"
    )
        port map (
      I0 => accu_V_fu_844(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I3 => accu_V_fu_844(4),
      O => \B_V_data_1_payload_A[0]_i_40_n_3\
    );
\B_V_data_1_payload_A[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0462"
    )
        port map (
      I0 => accu_V_fu_844(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I3 => accu_V_fu_844(2),
      O => \B_V_data_1_payload_A[0]_i_41_n_3\
    );
\B_V_data_1_payload_A[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D002"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => accu_V_fu_844(0),
      I3 => accu_V_fu_844(1),
      O => \B_V_data_1_payload_A[0]_i_42_n_3\
    );
\B_V_data_1_payload_A[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"455F"
    )
        port map (
      I0 => accu_V_fu_844(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I3 => accu_V_fu_844(6),
      O => \B_V_data_1_payload_A[0]_i_43_n_3\
    );
\B_V_data_1_payload_A[0]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_844(5),
      O => \B_V_data_1_payload_A[0]_i_44_n_3\
    );
\B_V_data_1_payload_A[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"147D"
    )
        port map (
      I0 => accu_V_fu_844(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I3 => accu_V_fu_844(2),
      O => \B_V_data_1_payload_A[0]_i_45_n_3\
    );
\B_V_data_1_payload_A[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5551"
    )
        port map (
      I0 => accu_V_fu_844(1),
      I1 => accu_V_fu_844(0),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[0]_i_46_n_3\
    );
\B_V_data_1_payload_A[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2680"
    )
        port map (
      I0 => accu_V_fu_844(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(6),
      O => \B_V_data_1_payload_A[0]_i_47_n_3\
    );
\B_V_data_1_payload_A[0]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_844(5),
      I1 => accu_V_fu_844(4),
      O => \B_V_data_1_payload_A[0]_i_48_n_3\
    );
\B_V_data_1_payload_A[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => accu_V_fu_844(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(3),
      O => \B_V_data_1_payload_A[0]_i_49_n_3\
    );
\B_V_data_1_payload_A[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => icmp_ln1039_5_fu_3121_p2,
      I1 => icmp_ln1039_2_fu_3037_p2,
      I2 => icmp_ln1039_1_fu_3009_p2,
      I3 => icmp_ln1039_fu_2981_p2,
      O => \B_V_data_1_payload_A[0]_i_5_n_3\
    );
\B_V_data_1_payload_A[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01A8"
    )
        port map (
      I0 => accu_V_fu_844(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(0),
      O => \B_V_data_1_payload_A[0]_i_50_n_3\
    );
\B_V_data_1_payload_A[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => accu_V_fu_844(11),
      I1 => accu_V_fu_844(10),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[0]_i_7_n_3\
    );
\B_V_data_1_payload_A[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I1 => accu_V_fu_844(9),
      O => \B_V_data_1_payload_A[0]_i_8_n_3\
    );
\B_V_data_1_payload_A[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_844(15),
      I1 => accu_V_fu_844(14),
      O => \B_V_data_1_payload_A[0]_i_9_n_3\
    );
\B_V_data_1_payload_A[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177EE881E881177E"
    )
        port map (
      I0 => icmp_ln1039_26_fu_3853_p2,
      I1 => icmp_ln1039_23_fu_3769_p2,
      I2 => icmp_ln1039_22_fu_3741_p2,
      I3 => icmp_ln1039_21_fu_3713_p2,
      I4 => \B_V_data_1_payload_A[11]_i_3_n_3\,
      I5 => \B_V_data_1_payload_A[11]_i_2_n_3\,
      O => \accu_V_23_reg_6775_reg[15]_0\(10)
    );
\B_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE8EEEEEEF"
    )
        port map (
      I0 => \B_V_data_1_payload_A[11]_i_2_n_3\,
      I1 => \B_V_data_1_payload_A[11]_i_3_n_3\,
      I2 => icmp_ln1039_21_fu_3713_p2,
      I3 => icmp_ln1039_22_fu_3741_p2,
      I4 => icmp_ln1039_23_fu_3769_p2,
      I5 => icmp_ln1039_26_fu_3853_p2,
      O => \accu_V_23_reg_6775_reg[15]_0\(11)
    );
\B_V_data_1_payload_A[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => p_1_in,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => accu_V_3_fu_856(12),
      I3 => accu_V_3_fu_856(13),
      O => \B_V_data_1_payload_A[11]_i_10_n_3\
    );
\B_V_data_1_payload_A[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => p_1_in,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => accu_V_3_fu_856(11),
      I3 => accu_V_3_fu_856(10),
      O => \B_V_data_1_payload_A[11]_i_11_n_3\
    );
\B_V_data_1_payload_A[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => accu_V_3_fu_856(9),
      I1 => p_1_in,
      I2 => accu_V_3_fu_856(8),
      O => \B_V_data_1_payload_A[11]_i_12_n_3\
    );
\B_V_data_1_payload_A[11]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0851"
    )
        port map (
      I0 => accu_V_3_fu_856(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(14),
      O => \B_V_data_1_payload_A[11]_i_13_n_3\
    );
\B_V_data_1_payload_A[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I1 => p_1_in,
      I2 => accu_V_3_fu_856(13),
      I3 => accu_V_3_fu_856(12),
      O => \B_V_data_1_payload_A[11]_i_14_n_3\
    );
\B_V_data_1_payload_A[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0851"
    )
        port map (
      I0 => accu_V_3_fu_856(10),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(11),
      O => \B_V_data_1_payload_A[11]_i_15_n_3\
    );
\B_V_data_1_payload_A[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => accu_V_3_fu_856(8),
      I1 => accu_V_3_fu_856(9),
      I2 => p_1_in,
      O => \B_V_data_1_payload_A[11]_i_16_n_3\
    );
\B_V_data_1_payload_A[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => accu_V_3_fu_856(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(14),
      O => \B_V_data_1_payload_A[11]_i_18_n_3\
    );
\B_V_data_1_payload_A[11]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => p_1_in,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => accu_V_3_fu_856(12),
      I3 => accu_V_3_fu_856(13),
      O => \B_V_data_1_payload_A[11]_i_19_n_3\
    );
\B_V_data_1_payload_A[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln1039_27_fu_3881_p2,
      I1 => icmp_ln1039_25_fu_3825_p2,
      I2 => icmp_ln1039_24_fu_3797_p2,
      O => \B_V_data_1_payload_A[11]_i_2_n_3\
    );
\B_V_data_1_payload_A[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => p_1_in,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => accu_V_3_fu_856(11),
      I3 => accu_V_3_fu_856(10),
      O => \B_V_data_1_payload_A[11]_i_20_n_3\
    );
\B_V_data_1_payload_A[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"54FD"
    )
        port map (
      I0 => accu_V_3_fu_856(9),
      I1 => p_1_in,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I3 => accu_V_3_fu_856(8),
      O => \B_V_data_1_payload_A[11]_i_21_n_3\
    );
\B_V_data_1_payload_A[11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0851"
    )
        port map (
      I0 => accu_V_3_fu_856(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(14),
      O => \B_V_data_1_payload_A[11]_i_22_n_3\
    );
\B_V_data_1_payload_A[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I1 => p_1_in,
      I2 => accu_V_3_fu_856(13),
      I3 => accu_V_3_fu_856(12),
      O => \B_V_data_1_payload_A[11]_i_23_n_3\
    );
\B_V_data_1_payload_A[11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0851"
    )
        port map (
      I0 => accu_V_3_fu_856(10),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(11),
      O => \B_V_data_1_payload_A[11]_i_24_n_3\
    );
\B_V_data_1_payload_A[11]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => accu_V_3_fu_856(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(9),
      O => \B_V_data_1_payload_A[11]_i_25_n_3\
    );
\B_V_data_1_payload_A[11]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_V_3_fu_856(11),
      I1 => p_1_in,
      I2 => accu_V_3_fu_856(10),
      O => \B_V_data_1_payload_A[11]_i_27_n_3\
    );
\B_V_data_1_payload_A[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0415"
    )
        port map (
      I0 => accu_V_3_fu_856(9),
      I1 => p_1_in,
      I2 => accu_V_3_fu_856(8),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      O => \B_V_data_1_payload_A[11]_i_28_n_3\
    );
\B_V_data_1_payload_A[11]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_856(15),
      I1 => accu_V_3_fu_856(14),
      O => \B_V_data_1_payload_A[11]_i_29_n_3\
    );
\B_V_data_1_payload_A[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => \B_V_data_1_payload_A[9]_i_5_n_3\,
      I1 => icmp_ln1039_25_fu_3825_p2,
      I2 => icmp_ln1039_27_fu_3881_p2,
      I3 => icmp_ln1039_24_fu_3797_p2,
      O => \B_V_data_1_payload_A[11]_i_3_n_3\
    );
\B_V_data_1_payload_A[11]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_856(13),
      I1 => accu_V_3_fu_856(12),
      O => \B_V_data_1_payload_A[11]_i_30_n_3\
    );
\B_V_data_1_payload_A[11]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => accu_V_3_fu_856(11),
      I1 => accu_V_3_fu_856(10),
      I2 => p_1_in,
      O => \B_V_data_1_payload_A[11]_i_31_n_3\
    );
\B_V_data_1_payload_A[11]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3006"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I1 => accu_V_3_fu_856(9),
      I2 => accu_V_3_fu_856(8),
      I3 => p_1_in,
      O => \B_V_data_1_payload_A[11]_i_32_n_3\
    );
\B_V_data_1_payload_A[11]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C0E"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I1 => p_1_in,
      I2 => accu_V_3_fu_856(11),
      I3 => accu_V_3_fu_856(10),
      O => \B_V_data_1_payload_A[11]_i_34_n_3\
    );
\B_V_data_1_payload_A[11]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01DD"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I1 => p_1_in,
      I2 => accu_V_3_fu_856(8),
      I3 => accu_V_3_fu_856(9),
      O => \B_V_data_1_payload_A[11]_i_35_n_3\
    );
\B_V_data_1_payload_A[11]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_856(15),
      I1 => accu_V_3_fu_856(14),
      O => \B_V_data_1_payload_A[11]_i_36_n_3\
    );
\B_V_data_1_payload_A[11]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_856(13),
      I1 => accu_V_3_fu_856(12),
      O => \B_V_data_1_payload_A[11]_i_37_n_3\
    );
\B_V_data_1_payload_A[11]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04A1"
    )
        port map (
      I0 => accu_V_3_fu_856(11),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(10),
      O => \B_V_data_1_payload_A[11]_i_38_n_3\
    );
\B_V_data_1_payload_A[11]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A4"
    )
        port map (
      I0 => accu_V_3_fu_856(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(8),
      O => \B_V_data_1_payload_A[11]_i_39_n_3\
    );
\B_V_data_1_payload_A[11]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1034"
    )
        port map (
      I0 => accu_V_3_fu_856(6),
      I1 => p_1_in,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I3 => accu_V_3_fu_856(7),
      O => \B_V_data_1_payload_A[11]_i_40_n_3\
    );
\B_V_data_1_payload_A[11]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0075"
    )
        port map (
      I0 => accu_V_3_fu_856(5),
      I1 => accu_V_3_fu_856(4),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I3 => p_1_in,
      O => \B_V_data_1_payload_A[11]_i_41_n_3\
    );
\B_V_data_1_payload_A[11]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3370"
    )
        port map (
      I0 => accu_V_3_fu_856(2),
      I1 => accu_V_3_fu_856(3),
      I2 => p_1_in,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      O => \B_V_data_1_payload_A[11]_i_42_n_3\
    );
\B_V_data_1_payload_A[11]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4C0D"
    )
        port map (
      I0 => accu_V_3_fu_856(0),
      I1 => p_1_in,
      I2 => accu_V_3_fu_856(1),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      O => \B_V_data_1_payload_A[11]_i_43_n_3\
    );
\B_V_data_1_payload_A[11]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1841"
    )
        port map (
      I0 => accu_V_3_fu_856(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(6),
      O => \B_V_data_1_payload_A[11]_i_44_n_3\
    );
\B_V_data_1_payload_A[11]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0852"
    )
        port map (
      I0 => accu_V_3_fu_856(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(4),
      O => \B_V_data_1_payload_A[11]_i_45_n_3\
    );
\B_V_data_1_payload_A[11]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A1"
    )
        port map (
      I0 => accu_V_3_fu_856(3),
      I1 => p_1_in,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I3 => accu_V_3_fu_856(2),
      O => \B_V_data_1_payload_A[11]_i_46_n_3\
    );
\B_V_data_1_payload_A[11]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I1 => accu_V_3_fu_856(0),
      I2 => accu_V_3_fu_856(1),
      I3 => p_1_in,
      O => \B_V_data_1_payload_A[11]_i_47_n_3\
    );
\B_V_data_1_payload_A[11]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CDF"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I1 => p_1_in,
      I2 => accu_V_3_fu_856(6),
      I3 => accu_V_3_fu_856(7),
      O => \B_V_data_1_payload_A[11]_i_48_n_3\
    );
\B_V_data_1_payload_A[11]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0115"
    )
        port map (
      I0 => accu_V_3_fu_856(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(4),
      O => \B_V_data_1_payload_A[11]_i_49_n_3\
    );
\B_V_data_1_payload_A[11]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04DD"
    )
        port map (
      I0 => accu_V_3_fu_856(2),
      I1 => p_1_in,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I3 => accu_V_3_fu_856(3),
      O => \B_V_data_1_payload_A[11]_i_50_n_3\
    );
\B_V_data_1_payload_A[11]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"41C7"
    )
        port map (
      I0 => accu_V_3_fu_856(1),
      I1 => p_1_in,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I3 => accu_V_3_fu_856(0),
      O => \B_V_data_1_payload_A[11]_i_51_n_3\
    );
\B_V_data_1_payload_A[11]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A402"
    )
        port map (
      I0 => accu_V_3_fu_856(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(6),
      O => \B_V_data_1_payload_A[11]_i_52_n_3\
    );
\B_V_data_1_payload_A[11]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1442"
    )
        port map (
      I0 => accu_V_3_fu_856(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(4),
      O => \B_V_data_1_payload_A[11]_i_53_n_3\
    );
\B_V_data_1_payload_A[11]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2580"
    )
        port map (
      I0 => accu_V_3_fu_856(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(2),
      O => \B_V_data_1_payload_A[11]_i_54_n_3\
    );
\B_V_data_1_payload_A[11]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9204"
    )
        port map (
      I0 => accu_V_3_fu_856(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(0),
      O => \B_V_data_1_payload_A[11]_i_55_n_3\
    );
\B_V_data_1_payload_A[11]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2232"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I1 => accu_V_3_fu_856(7),
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(6),
      O => \B_V_data_1_payload_A[11]_i_56_n_3\
    );
\B_V_data_1_payload_A[11]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1535"
    )
        port map (
      I0 => accu_V_3_fu_856(5),
      I1 => p_1_in,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I3 => accu_V_3_fu_856(4),
      O => \B_V_data_1_payload_A[11]_i_57_n_3\
    );
\B_V_data_1_payload_A[11]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01DD"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I1 => p_1_in,
      I2 => accu_V_3_fu_856(2),
      I3 => accu_V_3_fu_856(3),
      O => \B_V_data_1_payload_A[11]_i_58_n_3\
    );
\B_V_data_1_payload_A[11]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => accu_V_3_fu_856(1),
      I1 => p_1_in,
      I2 => accu_V_3_fu_856(0),
      O => \B_V_data_1_payload_A[11]_i_59_n_3\
    );
\B_V_data_1_payload_A[11]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3009"
    )
        port map (
      I0 => p_1_in,
      I1 => accu_V_3_fu_856(6),
      I2 => accu_V_3_fu_856(7),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      O => \B_V_data_1_payload_A[11]_i_60_n_3\
    );
\B_V_data_1_payload_A[11]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0862"
    )
        port map (
      I0 => accu_V_3_fu_856(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(4),
      O => \B_V_data_1_payload_A[11]_i_61_n_3\
    );
\B_V_data_1_payload_A[11]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5204"
    )
        port map (
      I0 => accu_V_3_fu_856(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(3),
      O => \B_V_data_1_payload_A[11]_i_62_n_3\
    );
\B_V_data_1_payload_A[11]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => accu_V_3_fu_856(0),
      I1 => accu_V_3_fu_856(1),
      I2 => p_1_in,
      O => \B_V_data_1_payload_A[11]_i_63_n_3\
    );
\B_V_data_1_payload_A[11]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50F3"
    )
        port map (
      I0 => accu_V_3_fu_856(6),
      I1 => p_1_in,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I3 => accu_V_3_fu_856(7),
      O => \B_V_data_1_payload_A[11]_i_64_n_3\
    );
\B_V_data_1_payload_A[11]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0115"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I1 => accu_V_3_fu_856(4),
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(5),
      O => \B_V_data_1_payload_A[11]_i_65_n_3\
    );
\B_V_data_1_payload_A[11]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B1F"
    )
        port map (
      I0 => p_1_in,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => accu_V_3_fu_856(3),
      I3 => accu_V_3_fu_856(2),
      O => \B_V_data_1_payload_A[11]_i_66_n_3\
    );
\B_V_data_1_payload_A[11]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F03"
    )
        port map (
      I0 => accu_V_3_fu_856(0),
      I1 => p_1_in,
      I2 => accu_V_3_fu_856(1),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      O => \B_V_data_1_payload_A[11]_i_67_n_3\
    );
\B_V_data_1_payload_A[11]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C006"
    )
        port map (
      I0 => p_1_in,
      I1 => accu_V_3_fu_856(7),
      I2 => accu_V_3_fu_856(6),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      O => \B_V_data_1_payload_A[11]_i_68_n_3\
    );
\B_V_data_1_payload_A[11]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0360"
    )
        port map (
      I0 => p_1_in,
      I1 => accu_V_3_fu_856(5),
      I2 => accu_V_3_fu_856(4),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      O => \B_V_data_1_payload_A[11]_i_69_n_3\
    );
\B_V_data_1_payload_A[11]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5208"
    )
        port map (
      I0 => accu_V_3_fu_856(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(3),
      O => \B_V_data_1_payload_A[11]_i_70_n_3\
    );
\B_V_data_1_payload_A[11]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C006"
    )
        port map (
      I0 => p_1_in,
      I1 => accu_V_3_fu_856(1),
      I2 => accu_V_3_fu_856(0),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      O => \B_V_data_1_payload_A[11]_i_71_n_3\
    );
\B_V_data_1_payload_A[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => accu_V_3_fu_856(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(14),
      O => \B_V_data_1_payload_A[11]_i_9_n_3\
    );
\B_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => icmp_ln1039_31_fu_4041_p2,
      I1 => icmp_ln1039_34_fu_4125_p2,
      I2 => icmp_ln1039_32_fu_4069_p2,
      I3 => \B_V_data_1_payload_A[12]_i_5_n_3\,
      O => \accu_V_23_reg_6775_reg[15]_0\(12)
    );
\B_V_data_1_payload_A[12]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_860(13),
      I1 => accu_V_4_fu_860(12),
      O => \B_V_data_1_payload_A[12]_i_10_n_3\
    );
\B_V_data_1_payload_A[12]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => accu_V_4_fu_860(10),
      I3 => accu_V_4_fu_860(11),
      O => \B_V_data_1_payload_A[12]_i_11_n_3\
    );
\B_V_data_1_payload_A[12]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0930"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I1 => accu_V_4_fu_860(9),
      I2 => accu_V_4_fu_860(8),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      O => \B_V_data_1_payload_A[12]_i_12_n_3\
    );
\B_V_data_1_payload_A[12]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0017"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => accu_V_4_fu_860(10),
      I3 => accu_V_4_fu_860(11),
      O => \B_V_data_1_payload_A[12]_i_14_n_3\
    );
\B_V_data_1_payload_A[12]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FD"
    )
        port map (
      I0 => accu_V_4_fu_860(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(9),
      O => \B_V_data_1_payload_A[12]_i_15_n_3\
    );
\B_V_data_1_payload_A[12]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_860(15),
      I1 => accu_V_4_fu_860(14),
      O => \B_V_data_1_payload_A[12]_i_16_n_3\
    );
\B_V_data_1_payload_A[12]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_860(13),
      I1 => accu_V_4_fu_860(12),
      O => \B_V_data_1_payload_A[12]_i_17_n_3\
    );
\B_V_data_1_payload_A[12]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1442"
    )
        port map (
      I0 => accu_V_4_fu_860(11),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(10),
      O => \B_V_data_1_payload_A[12]_i_18_n_3\
    );
\B_V_data_1_payload_A[12]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8128"
    )
        port map (
      I0 => accu_V_4_fu_860(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(8),
      O => \B_V_data_1_payload_A[12]_i_19_n_3\
    );
\B_V_data_1_payload_A[12]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => accu_V_4_fu_860(11),
      I1 => accu_V_4_fu_860(10),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      O => \B_V_data_1_payload_A[12]_i_21_n_3\
    );
\B_V_data_1_payload_A[12]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4511"
    )
        port map (
      I0 => accu_V_4_fu_860(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => accu_V_4_fu_860(8),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      O => \B_V_data_1_payload_A[12]_i_22_n_3\
    );
\B_V_data_1_payload_A[12]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_860(15),
      I1 => accu_V_4_fu_860(14),
      O => \B_V_data_1_payload_A[12]_i_23_n_3\
    );
\B_V_data_1_payload_A[12]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_860(13),
      I1 => accu_V_4_fu_860(12),
      O => \B_V_data_1_payload_A[12]_i_24_n_3\
    );
\B_V_data_1_payload_A[12]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => accu_V_4_fu_860(10),
      I3 => accu_V_4_fu_860(11),
      O => \B_V_data_1_payload_A[12]_i_25_n_3\
    );
\B_V_data_1_payload_A[12]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0492"
    )
        port map (
      I0 => accu_V_4_fu_860(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(8),
      O => \B_V_data_1_payload_A[12]_i_26_n_3\
    );
\B_V_data_1_payload_A[12]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0899"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => accu_V_4_fu_860(4),
      I3 => accu_V_4_fu_860(5),
      O => \B_V_data_1_payload_A[12]_i_27_n_3\
    );
\B_V_data_1_payload_A[12]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => accu_V_4_fu_860(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(3),
      O => \B_V_data_1_payload_A[12]_i_28_n_3\
    );
\B_V_data_1_payload_A[12]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0019"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => accu_V_4_fu_860(0),
      I3 => accu_V_4_fu_860(1),
      O => \B_V_data_1_payload_A[12]_i_29_n_3\
    );
\B_V_data_1_payload_A[12]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_860(6),
      I1 => accu_V_4_fu_860(7),
      O => \B_V_data_1_payload_A[12]_i_30_n_3\
    );
\B_V_data_1_payload_A[12]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8114"
    )
        port map (
      I0 => accu_V_4_fu_860(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(5),
      O => \B_V_data_1_payload_A[12]_i_31_n_3\
    );
\B_V_data_1_payload_A[12]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"802A"
    )
        port map (
      I0 => accu_V_4_fu_860(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(2),
      O => \B_V_data_1_payload_A[12]_i_32_n_3\
    );
\B_V_data_1_payload_A[12]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0194"
    )
        port map (
      I0 => accu_V_4_fu_860(0),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(1),
      O => \B_V_data_1_payload_A[12]_i_33_n_3\
    );
\B_V_data_1_payload_A[12]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7770"
    )
        port map (
      I0 => accu_V_4_fu_860(7),
      I1 => accu_V_4_fu_860(6),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      O => \B_V_data_1_payload_A[12]_i_34_n_3\
    );
\B_V_data_1_payload_A[12]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0322"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I1 => accu_V_4_fu_860(5),
      I2 => accu_V_4_fu_860(4),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      O => \B_V_data_1_payload_A[12]_i_35_n_3\
    );
\B_V_data_1_payload_A[12]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50FC"
    )
        port map (
      I0 => accu_V_4_fu_860(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(3),
      O => \B_V_data_1_payload_A[12]_i_36_n_3\
    );
\B_V_data_1_payload_A[12]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => accu_V_4_fu_860(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(0),
      O => \B_V_data_1_payload_A[12]_i_37_n_3\
    );
\B_V_data_1_payload_A[12]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A801"
    )
        port map (
      I0 => accu_V_4_fu_860(6),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(7),
      O => \B_V_data_1_payload_A[12]_i_38_n_3\
    );
\B_V_data_1_payload_A[12]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3009"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I1 => accu_V_4_fu_860(5),
      I2 => accu_V_4_fu_860(4),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      O => \B_V_data_1_payload_A[12]_i_39_n_3\
    );
\B_V_data_1_payload_A[12]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A401"
    )
        port map (
      I0 => accu_V_4_fu_860(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(3),
      O => \B_V_data_1_payload_A[12]_i_40_n_3\
    );
\B_V_data_1_payload_A[12]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4025"
    )
        port map (
      I0 => accu_V_4_fu_860(0),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(1),
      O => \B_V_data_1_payload_A[12]_i_41_n_3\
    );
\B_V_data_1_payload_A[12]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F0B"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I1 => accu_V_4_fu_860(6),
      I2 => accu_V_4_fu_860(7),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      O => \B_V_data_1_payload_A[12]_i_42_n_3\
    );
\B_V_data_1_payload_A[12]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"113F"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I1 => accu_V_4_fu_860(5),
      I2 => accu_V_4_fu_860(4),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      O => \B_V_data_1_payload_A[12]_i_43_n_3\
    );
\B_V_data_1_payload_A[12]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5070"
    )
        port map (
      I0 => accu_V_4_fu_860(3),
      I1 => accu_V_4_fu_860(2),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      O => \B_V_data_1_payload_A[12]_i_44_n_3\
    );
\B_V_data_1_payload_A[12]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"143D"
    )
        port map (
      I0 => accu_V_4_fu_860(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(0),
      O => \B_V_data_1_payload_A[12]_i_45_n_3\
    );
\B_V_data_1_payload_A[12]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A402"
    )
        port map (
      I0 => accu_V_4_fu_860(6),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(7),
      O => \B_V_data_1_payload_A[12]_i_46_n_3\
    );
\B_V_data_1_payload_A[12]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"06C0"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I1 => accu_V_4_fu_860(5),
      I2 => accu_V_4_fu_860(4),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      O => \B_V_data_1_payload_A[12]_i_47_n_3\
    );
\B_V_data_1_payload_A[12]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0891"
    )
        port map (
      I0 => accu_V_4_fu_860(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(2),
      O => \B_V_data_1_payload_A[12]_i_48_n_3\
    );
\B_V_data_1_payload_A[12]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2940"
    )
        port map (
      I0 => accu_V_4_fu_860(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(0),
      O => \B_V_data_1_payload_A[12]_i_49_n_3\
    );
\B_V_data_1_payload_A[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => icmp_ln1039_33_fu_4097_p2,
      I1 => icmp_ln1039_30_fu_4013_p2,
      I2 => icmp_ln1039_29_fu_3985_p2,
      I3 => icmp_ln1039_28_fu_3957_p2,
      O => \B_V_data_1_payload_A[12]_i_5_n_3\
    );
\B_V_data_1_payload_A[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => accu_V_4_fu_860(11),
      I1 => accu_V_4_fu_860(10),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      O => \B_V_data_1_payload_A[12]_i_7_n_3\
    );
\B_V_data_1_payload_A[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D1"
    )
        port map (
      I0 => accu_V_4_fu_860(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(9),
      O => \B_V_data_1_payload_A[12]_i_8_n_3\
    );
\B_V_data_1_payload_A[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_860(15),
      I1 => accu_V_4_fu_860(14),
      O => \B_V_data_1_payload_A[12]_i_9_n_3\
    );
\B_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177EE881E881177E"
    )
        port map (
      I0 => icmp_ln1039_33_fu_4097_p2,
      I1 => icmp_ln1039_30_fu_4013_p2,
      I2 => icmp_ln1039_29_fu_3985_p2,
      I3 => icmp_ln1039_28_fu_3957_p2,
      I4 => \B_V_data_1_payload_A[14]_i_3_n_3\,
      I5 => \B_V_data_1_payload_A[14]_i_2_n_3\,
      O => \accu_V_23_reg_6775_reg[15]_0\(13)
    );
\B_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE8EEEEEEF"
    )
        port map (
      I0 => \B_V_data_1_payload_A[14]_i_2_n_3\,
      I1 => \B_V_data_1_payload_A[14]_i_3_n_3\,
      I2 => icmp_ln1039_28_fu_3957_p2,
      I3 => icmp_ln1039_29_fu_3985_p2,
      I4 => icmp_ln1039_30_fu_4013_p2,
      I5 => icmp_ln1039_33_fu_4097_p2,
      O => \accu_V_23_reg_6775_reg[15]_0\(14)
    );
\B_V_data_1_payload_A[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_860(15),
      I1 => accu_V_4_fu_860(14),
      O => \B_V_data_1_payload_A[14]_i_10_n_3\
    );
\B_V_data_1_payload_A[14]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_860(13),
      I1 => accu_V_4_fu_860(12),
      O => \B_V_data_1_payload_A[14]_i_11_n_3\
    );
\B_V_data_1_payload_A[14]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_860(10),
      I1 => accu_V_4_fu_860(11),
      O => \B_V_data_1_payload_A[14]_i_12_n_3\
    );
\B_V_data_1_payload_A[14]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1940"
    )
        port map (
      I0 => accu_V_4_fu_860(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(8),
      O => \B_V_data_1_payload_A[14]_i_13_n_3\
    );
\B_V_data_1_payload_A[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1575"
    )
        port map (
      I0 => accu_V_4_fu_860(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(8),
      O => \B_V_data_1_payload_A[14]_i_15_n_3\
    );
\B_V_data_1_payload_A[14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_860(15),
      I1 => accu_V_4_fu_860(14),
      O => \B_V_data_1_payload_A[14]_i_16_n_3\
    );
\B_V_data_1_payload_A[14]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_860(13),
      I1 => accu_V_4_fu_860(12),
      O => \B_V_data_1_payload_A[14]_i_17_n_3\
    );
\B_V_data_1_payload_A[14]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_860(10),
      I1 => accu_V_4_fu_860(11),
      O => \B_V_data_1_payload_A[14]_i_18_n_3\
    );
\B_V_data_1_payload_A[14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1980"
    )
        port map (
      I0 => accu_V_4_fu_860(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(9),
      O => \B_V_data_1_payload_A[14]_i_19_n_3\
    );
\B_V_data_1_payload_A[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln1039_34_fu_4125_p2,
      I1 => icmp_ln1039_32_fu_4069_p2,
      I2 => icmp_ln1039_31_fu_4041_p2,
      O => \B_V_data_1_payload_A[14]_i_2_n_3\
    );
\B_V_data_1_payload_A[14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => accu_V_4_fu_860(11),
      I3 => accu_V_4_fu_860(10),
      O => \B_V_data_1_payload_A[14]_i_21_n_3\
    );
\B_V_data_1_payload_A[14]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"054F"
    )
        port map (
      I0 => accu_V_4_fu_860(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(9),
      O => \B_V_data_1_payload_A[14]_i_22_n_3\
    );
\B_V_data_1_payload_A[14]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_860(15),
      I1 => accu_V_4_fu_860(14),
      O => \B_V_data_1_payload_A[14]_i_23_n_3\
    );
\B_V_data_1_payload_A[14]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_860(13),
      I1 => accu_V_4_fu_860(12),
      O => \B_V_data_1_payload_A[14]_i_24_n_3\
    );
\B_V_data_1_payload_A[14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0451"
    )
        port map (
      I0 => accu_V_4_fu_860(11),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(10),
      O => \B_V_data_1_payload_A[14]_i_25_n_3\
    );
\B_V_data_1_payload_A[14]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"09C0"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I1 => accu_V_4_fu_860(8),
      I2 => accu_V_4_fu_860(9),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      O => \B_V_data_1_payload_A[14]_i_26_n_3\
    );
\B_V_data_1_payload_A[14]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => accu_V_4_fu_860(11),
      I1 => accu_V_4_fu_860(10),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      O => \B_V_data_1_payload_A[14]_i_28_n_3\
    );
\B_V_data_1_payload_A[14]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45D7"
    )
        port map (
      I0 => accu_V_4_fu_860(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(8),
      O => \B_V_data_1_payload_A[14]_i_29_n_3\
    );
\B_V_data_1_payload_A[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => \B_V_data_1_payload_A[12]_i_5_n_3\,
      I1 => icmp_ln1039_32_fu_4069_p2,
      I2 => icmp_ln1039_34_fu_4125_p2,
      I3 => icmp_ln1039_31_fu_4041_p2,
      O => \B_V_data_1_payload_A[14]_i_3_n_3\
    );
\B_V_data_1_payload_A[14]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_860(15),
      I1 => accu_V_4_fu_860(14),
      O => \B_V_data_1_payload_A[14]_i_30_n_3\
    );
\B_V_data_1_payload_A[14]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_860(13),
      I1 => accu_V_4_fu_860(12),
      O => \B_V_data_1_payload_A[14]_i_31_n_3\
    );
\B_V_data_1_payload_A[14]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => accu_V_4_fu_860(10),
      I3 => accu_V_4_fu_860(11),
      O => \B_V_data_1_payload_A[14]_i_32_n_3\
    );
\B_V_data_1_payload_A[14]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9208"
    )
        port map (
      I0 => accu_V_4_fu_860(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(9),
      O => \B_V_data_1_payload_A[14]_i_33_n_3\
    );
\B_V_data_1_payload_A[14]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4041"
    )
        port map (
      I0 => accu_V_4_fu_860(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(6),
      O => \B_V_data_1_payload_A[14]_i_34_n_3\
    );
\B_V_data_1_payload_A[14]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1475"
    )
        port map (
      I0 => accu_V_4_fu_860(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(4),
      O => \B_V_data_1_payload_A[14]_i_35_n_3\
    );
\B_V_data_1_payload_A[14]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F1"
    )
        port map (
      I0 => accu_V_4_fu_860(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(3),
      O => \B_V_data_1_payload_A[14]_i_36_n_3\
    );
\B_V_data_1_payload_A[14]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1070"
    )
        port map (
      I0 => accu_V_4_fu_860(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(0),
      O => \B_V_data_1_payload_A[14]_i_37_n_3\
    );
\B_V_data_1_payload_A[14]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0194"
    )
        port map (
      I0 => accu_V_4_fu_860(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(6),
      O => \B_V_data_1_payload_A[14]_i_38_n_3\
    );
\B_V_data_1_payload_A[14]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6108"
    )
        port map (
      I0 => accu_V_4_fu_860(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(4),
      O => \B_V_data_1_payload_A[14]_i_39_n_3\
    );
\B_V_data_1_payload_A[14]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8214"
    )
        port map (
      I0 => accu_V_4_fu_860(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => accu_V_4_fu_860(2),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      O => \B_V_data_1_payload_A[14]_i_40_n_3\
    );
\B_V_data_1_payload_A[14]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0891"
    )
        port map (
      I0 => accu_V_4_fu_860(0),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(1),
      O => \B_V_data_1_payload_A[14]_i_41_n_3\
    );
\B_V_data_1_payload_A[14]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1311"
    )
        port map (
      I0 => accu_V_4_fu_860(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => accu_V_4_fu_860(6),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      O => \B_V_data_1_payload_A[14]_i_42_n_3\
    );
\B_V_data_1_payload_A[14]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4055"
    )
        port map (
      I0 => accu_V_4_fu_860(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(4),
      O => \B_V_data_1_payload_A[14]_i_43_n_3\
    );
\B_V_data_1_payload_A[14]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1131"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I1 => accu_V_4_fu_860(3),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(2),
      O => \B_V_data_1_payload_A[14]_i_44_n_3\
    );
\B_V_data_1_payload_A[14]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => accu_V_4_fu_860(0),
      I3 => accu_V_4_fu_860(1),
      O => \B_V_data_1_payload_A[14]_i_45_n_3\
    );
\B_V_data_1_payload_A[14]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0852"
    )
        port map (
      I0 => accu_V_4_fu_860(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(6),
      O => \B_V_data_1_payload_A[14]_i_46_n_3\
    );
\B_V_data_1_payload_A[14]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1580"
    )
        port map (
      I0 => accu_V_4_fu_860(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(4),
      O => \B_V_data_1_payload_A[14]_i_47_n_3\
    );
\B_V_data_1_payload_A[14]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4026"
    )
        port map (
      I0 => accu_V_4_fu_860(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(2),
      O => \B_V_data_1_payload_A[14]_i_48_n_3\
    );
\B_V_data_1_payload_A[14]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => accu_V_4_fu_860(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(0),
      O => \B_V_data_1_payload_A[14]_i_49_n_3\
    );
\B_V_data_1_payload_A[14]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01B5"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I1 => accu_V_4_fu_860(6),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(7),
      O => \B_V_data_1_payload_A[14]_i_50_n_3\
    );
\B_V_data_1_payload_A[14]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45D5"
    )
        port map (
      I0 => accu_V_4_fu_860(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(4),
      O => \B_V_data_1_payload_A[14]_i_51_n_3\
    );
\B_V_data_1_payload_A[14]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => accu_V_4_fu_860(3),
      I3 => accu_V_4_fu_860(2),
      O => \B_V_data_1_payload_A[14]_i_52_n_3\
    );
\B_V_data_1_payload_A[14]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4157"
    )
        port map (
      I0 => accu_V_4_fu_860(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(0),
      O => \B_V_data_1_payload_A[14]_i_53_n_3\
    );
\B_V_data_1_payload_A[14]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4218"
    )
        port map (
      I0 => accu_V_4_fu_860(6),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(7),
      O => \B_V_data_1_payload_A[14]_i_54_n_3\
    );
\B_V_data_1_payload_A[14]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9108"
    )
        port map (
      I0 => accu_V_4_fu_860(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(5),
      O => \B_V_data_1_payload_A[14]_i_55_n_3\
    );
\B_V_data_1_payload_A[14]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => accu_V_4_fu_860(2),
      I3 => accu_V_4_fu_860(3),
      O => \B_V_data_1_payload_A[14]_i_56_n_3\
    );
\B_V_data_1_payload_A[14]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1680"
    )
        port map (
      I0 => accu_V_4_fu_860(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(0),
      O => \B_V_data_1_payload_A[14]_i_57_n_3\
    );
\B_V_data_1_payload_A[14]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I1 => accu_V_4_fu_860(6),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I3 => accu_V_4_fu_860(7),
      O => \B_V_data_1_payload_A[14]_i_58_n_3\
    );
\B_V_data_1_payload_A[14]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1777"
    )
        port map (
      I0 => accu_V_4_fu_860(4),
      I1 => accu_V_4_fu_860(5),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      O => \B_V_data_1_payload_A[14]_i_59_n_3\
    );
\B_V_data_1_payload_A[14]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0327"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => accu_V_4_fu_860(3),
      I3 => accu_V_4_fu_860(2),
      O => \B_V_data_1_payload_A[14]_i_60_n_3\
    );
\B_V_data_1_payload_A[14]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B23"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I1 => accu_V_4_fu_860(1),
      I2 => accu_V_4_fu_860(0),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      O => \B_V_data_1_payload_A[14]_i_61_n_3\
    );
\B_V_data_1_payload_A[14]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => accu_V_4_fu_860(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => accu_V_4_fu_860(6),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      O => \B_V_data_1_payload_A[14]_i_62_n_3\
    );
\B_V_data_1_payload_A[14]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I2 => accu_V_4_fu_860(5),
      I3 => accu_V_4_fu_860(4),
      O => \B_V_data_1_payload_A[14]_i_63_n_3\
    );
\B_V_data_1_payload_A[14]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => accu_V_4_fu_860(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => accu_V_4_fu_860(3),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      O => \B_V_data_1_payload_A[14]_i_64_n_3\
    );
\B_V_data_1_payload_A[14]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"900C"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I1 => accu_V_4_fu_860(0),
      I2 => accu_V_4_fu_860(1),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      O => \B_V_data_1_payload_A[14]_i_65_n_3\
    );
\B_V_data_1_payload_A[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0447"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      I2 => accu_V_4_fu_860(8),
      I3 => accu_V_4_fu_860(9),
      O => \B_V_data_1_payload_A[14]_i_9_n_3\
    );
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => icmp_ln1039_38_fu_4285_p2,
      I1 => icmp_ln1039_41_fu_4369_p2,
      I2 => icmp_ln1039_39_fu_4313_p2,
      I3 => \B_V_data_1_payload_A[15]_i_5_n_3\,
      O => \accu_V_23_reg_6775_reg[15]_0\(15)
    );
\B_V_data_1_payload_A[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_864(12),
      I1 => accu_V_5_fu_864(13),
      O => \B_V_data_1_payload_A[15]_i_10_n_3\
    );
\B_V_data_1_payload_A[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => accu_V_5_fu_864(11),
      I1 => accu_V_5_fu_864(10),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[15]_i_11_n_3\
    );
\B_V_data_1_payload_A[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0264"
    )
        port map (
      I0 => accu_V_5_fu_864(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(8),
      O => \B_V_data_1_payload_A[15]_i_12_n_3\
    );
\B_V_data_1_payload_A[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1131"
    )
        port map (
      I0 => accu_V_5_fu_864(10),
      I1 => accu_V_5_fu_864(11),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[15]_i_14_n_3\
    );
\B_V_data_1_payload_A[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"41F3"
    )
        port map (
      I0 => accu_V_5_fu_864(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(9),
      O => \B_V_data_1_payload_A[15]_i_15_n_3\
    );
\B_V_data_1_payload_A[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_864(14),
      I1 => accu_V_5_fu_864(15),
      O => \B_V_data_1_payload_A[15]_i_16_n_3\
    );
\B_V_data_1_payload_A[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_864(12),
      I1 => accu_V_5_fu_864(13),
      O => \B_V_data_1_payload_A[15]_i_17_n_3\
    );
\B_V_data_1_payload_A[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04A2"
    )
        port map (
      I0 => accu_V_5_fu_864(10),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(11),
      O => \B_V_data_1_payload_A[15]_i_18_n_3\
    );
\B_V_data_1_payload_A[15]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9204"
    )
        port map (
      I0 => accu_V_5_fu_864(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(9),
      O => \B_V_data_1_payload_A[15]_i_19_n_3\
    );
\B_V_data_1_payload_A[15]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => accu_V_5_fu_864(11),
      I1 => accu_V_5_fu_864(10),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[15]_i_21_n_3\
    );
\B_V_data_1_payload_A[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"045C"
    )
        port map (
      I0 => accu_V_5_fu_864(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(9),
      O => \B_V_data_1_payload_A[15]_i_22_n_3\
    );
\B_V_data_1_payload_A[15]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_864(14),
      I1 => accu_V_5_fu_864(15),
      O => \B_V_data_1_payload_A[15]_i_23_n_3\
    );
\B_V_data_1_payload_A[15]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_864(12),
      I1 => accu_V_5_fu_864(13),
      O => \B_V_data_1_payload_A[15]_i_24_n_3\
    );
\B_V_data_1_payload_A[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => accu_V_5_fu_864(10),
      I3 => accu_V_5_fu_864(11),
      O => \B_V_data_1_payload_A[15]_i_25_n_3\
    );
\B_V_data_1_payload_A[15]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6401"
    )
        port map (
      I0 => accu_V_5_fu_864(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(8),
      O => \B_V_data_1_payload_A[15]_i_26_n_3\
    );
\B_V_data_1_payload_A[15]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001D"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => accu_V_5_fu_864(6),
      I3 => accu_V_5_fu_864(7),
      O => \B_V_data_1_payload_A[15]_i_27_n_3\
    );
\B_V_data_1_payload_A[15]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => accu_V_5_fu_864(5),
      I1 => accu_V_5_fu_864(4),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[15]_i_28_n_3\
    );
\B_V_data_1_payload_A[15]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I1 => accu_V_5_fu_864(3),
      I2 => accu_V_5_fu_864(2),
      O => \B_V_data_1_payload_A[15]_i_29_n_3\
    );
\B_V_data_1_payload_A[15]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => accu_V_5_fu_864(0),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I2 => accu_V_5_fu_864(1),
      O => \B_V_data_1_payload_A[15]_i_30_n_3\
    );
\B_V_data_1_payload_A[15]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3006"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I1 => accu_V_5_fu_864(7),
      I2 => accu_V_5_fu_864(6),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[15]_i_31_n_3\
    );
\B_V_data_1_payload_A[15]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => accu_V_5_fu_864(5),
      I1 => accu_V_5_fu_864(4),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[15]_i_32_n_3\
    );
\B_V_data_1_payload_A[15]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_V_5_fu_864(2),
      I1 => accu_V_5_fu_864(3),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[15]_i_33_n_3\
    );
\B_V_data_1_payload_A[15]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => accu_V_5_fu_864(1),
      I1 => accu_V_5_fu_864(0),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[15]_i_34_n_3\
    );
\B_V_data_1_payload_A[15]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7717"
    )
        port map (
      I0 => accu_V_5_fu_864(4),
      I1 => accu_V_5_fu_864(5),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[15]_i_35_n_3\
    );
\B_V_data_1_payload_A[15]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_864(3),
      O => \B_V_data_1_payload_A[15]_i_36_n_3\
    );
\B_V_data_1_payload_A[15]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222B"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I1 => accu_V_5_fu_864(1),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(0),
      O => \B_V_data_1_payload_A[15]_i_37_n_3\
    );
\B_V_data_1_payload_A[15]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_864(7),
      I1 => accu_V_5_fu_864(6),
      O => \B_V_data_1_payload_A[15]_i_38_n_3\
    );
\B_V_data_1_payload_A[15]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => accu_V_5_fu_864(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(5),
      O => \B_V_data_1_payload_A[15]_i_39_n_3\
    );
\B_V_data_1_payload_A[15]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_864(3),
      I1 => accu_V_5_fu_864(2),
      O => \B_V_data_1_payload_A[15]_i_40_n_3\
    );
\B_V_data_1_payload_A[15]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => accu_V_5_fu_864(0),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I2 => accu_V_5_fu_864(1),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[15]_i_41_n_3\
    );
\B_V_data_1_payload_A[15]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => accu_V_5_fu_864(7),
      I1 => accu_V_5_fu_864(6),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[15]_i_42_n_3\
    );
\B_V_data_1_payload_A[15]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"055D"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I2 => accu_V_5_fu_864(5),
      I3 => accu_V_5_fu_864(4),
      O => \B_V_data_1_payload_A[15]_i_43_n_3\
    );
\B_V_data_1_payload_A[15]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"113F"
    )
        port map (
      I0 => accu_V_5_fu_864(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(3),
      O => \B_V_data_1_payload_A[15]_i_44_n_3\
    );
\B_V_data_1_payload_A[15]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4557"
    )
        port map (
      I0 => accu_V_5_fu_864(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(0),
      O => \B_V_data_1_payload_A[15]_i_45_n_3\
    );
\B_V_data_1_payload_A[15]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => accu_V_5_fu_864(7),
      I1 => accu_V_5_fu_864(6),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[15]_i_46_n_3\
    );
\B_V_data_1_payload_A[15]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6204"
    )
        port map (
      I0 => accu_V_5_fu_864(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(4),
      O => \B_V_data_1_payload_A[15]_i_47_n_3\
    );
\B_V_data_1_payload_A[15]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"06C0"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I1 => accu_V_5_fu_864(3),
      I2 => accu_V_5_fu_864(2),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[15]_i_48_n_3\
    );
\B_V_data_1_payload_A[15]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5208"
    )
        port map (
      I0 => accu_V_5_fu_864(0),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(1),
      O => \B_V_data_1_payload_A[15]_i_49_n_3\
    );
\B_V_data_1_payload_A[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => icmp_ln1039_40_fu_4341_p2,
      I1 => icmp_ln1039_37_fu_4257_p2,
      I2 => icmp_ln1039_36_fu_4229_p2,
      I3 => icmp_ln1039_35_fu_4201_p2,
      O => \B_V_data_1_payload_A[15]_i_5_n_3\
    );
\B_V_data_1_payload_A[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => accu_V_5_fu_864(11),
      I1 => accu_V_5_fu_864(10),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[15]_i_7_n_3\
    );
\B_V_data_1_payload_A[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0507"
    )
        port map (
      I0 => accu_V_5_fu_864(9),
      I1 => accu_V_5_fu_864(8),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[15]_i_8_n_3\
    );
\B_V_data_1_payload_A[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_864(14),
      I1 => accu_V_5_fu_864(15),
      O => \B_V_data_1_payload_A[15]_i_9_n_3\
    );
\B_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177EE881E881177E"
    )
        port map (
      I0 => icmp_ln1039_40_fu_4341_p2,
      I1 => icmp_ln1039_37_fu_4257_p2,
      I2 => icmp_ln1039_36_fu_4229_p2,
      I3 => icmp_ln1039_35_fu_4201_p2,
      I4 => \B_V_data_1_payload_A[17]_i_3_n_3\,
      I5 => \B_V_data_1_payload_A[17]_i_2_n_3\,
      O => \accu_V_23_reg_6775_reg[15]_0\(16)
    );
\B_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE8EEEEEEF"
    )
        port map (
      I0 => \B_V_data_1_payload_A[17]_i_2_n_3\,
      I1 => \B_V_data_1_payload_A[17]_i_3_n_3\,
      I2 => icmp_ln1039_35_fu_4201_p2,
      I3 => icmp_ln1039_36_fu_4229_p2,
      I4 => icmp_ln1039_37_fu_4257_p2,
      I5 => icmp_ln1039_40_fu_4341_p2,
      O => \accu_V_23_reg_6775_reg[15]_0\(17)
    );
\B_V_data_1_payload_A[17]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I1 => accu_V_5_fu_864(13),
      I2 => accu_V_5_fu_864(12),
      O => \B_V_data_1_payload_A[17]_i_10_n_3\
    );
\B_V_data_1_payload_A[17]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I1 => accu_V_5_fu_864(11),
      I2 => accu_V_5_fu_864(10),
      O => \B_V_data_1_payload_A[17]_i_11_n_3\
    );
\B_V_data_1_payload_A[17]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1315"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I1 => accu_V_5_fu_864(9),
      I2 => accu_V_5_fu_864(8),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[17]_i_12_n_3\
    );
\B_V_data_1_payload_A[17]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => accu_V_5_fu_864(15),
      I1 => accu_V_5_fu_864(14),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[17]_i_13_n_3\
    );
\B_V_data_1_payload_A[17]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I1 => accu_V_5_fu_864(12),
      I2 => accu_V_5_fu_864(13),
      O => \B_V_data_1_payload_A[17]_i_14_n_3\
    );
\B_V_data_1_payload_A[17]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => accu_V_5_fu_864(11),
      I1 => accu_V_5_fu_864(10),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[17]_i_15_n_3\
    );
\B_V_data_1_payload_A[17]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I1 => accu_V_5_fu_864(8),
      I2 => accu_V_5_fu_864(9),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[17]_i_16_n_3\
    );
\B_V_data_1_payload_A[17]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => accu_V_5_fu_864(14),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(15),
      O => \B_V_data_1_payload_A[17]_i_18_n_3\
    );
\B_V_data_1_payload_A[17]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => accu_V_5_fu_864(12),
      I1 => accu_V_5_fu_864(13),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[17]_i_19_n_3\
    );
\B_V_data_1_payload_A[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln1039_41_fu_4369_p2,
      I1 => icmp_ln1039_39_fu_4313_p2,
      I2 => icmp_ln1039_38_fu_4285_p2,
      O => \B_V_data_1_payload_A[17]_i_2_n_3\
    );
\B_V_data_1_payload_A[17]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => accu_V_5_fu_864(10),
      I1 => accu_V_5_fu_864(11),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[17]_i_20_n_3\
    );
\B_V_data_1_payload_A[17]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C4F"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I2 => accu_V_5_fu_864(9),
      I3 => accu_V_5_fu_864(8),
      O => \B_V_data_1_payload_A[17]_i_21_n_3\
    );
\B_V_data_1_payload_A[17]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0851"
    )
        port map (
      I0 => accu_V_5_fu_864(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(14),
      O => \B_V_data_1_payload_A[17]_i_22_n_3\
    );
\B_V_data_1_payload_A[17]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => accu_V_5_fu_864(13),
      I3 => accu_V_5_fu_864(12),
      O => \B_V_data_1_payload_A[17]_i_23_n_3\
    );
\B_V_data_1_payload_A[17]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0851"
    )
        port map (
      I0 => accu_V_5_fu_864(11),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(10),
      O => \B_V_data_1_payload_A[17]_i_24_n_3\
    );
\B_V_data_1_payload_A[17]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"600C"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I1 => accu_V_5_fu_864(8),
      I2 => accu_V_5_fu_864(9),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[17]_i_25_n_3\
    );
\B_V_data_1_payload_A[17]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40CF"
    )
        port map (
      I0 => accu_V_5_fu_864(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(9),
      O => \B_V_data_1_payload_A[17]_i_27_n_3\
    );
\B_V_data_1_payload_A[17]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_864(14),
      I1 => accu_V_5_fu_864(15),
      O => \B_V_data_1_payload_A[17]_i_28_n_3\
    );
\B_V_data_1_payload_A[17]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_864(12),
      I1 => accu_V_5_fu_864(13),
      O => \B_V_data_1_payload_A[17]_i_29_n_3\
    );
\B_V_data_1_payload_A[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => \B_V_data_1_payload_A[15]_i_5_n_3\,
      I1 => icmp_ln1039_39_fu_4313_p2,
      I2 => icmp_ln1039_41_fu_4369_p2,
      I3 => icmp_ln1039_38_fu_4285_p2,
      O => \B_V_data_1_payload_A[17]_i_3_n_3\
    );
\B_V_data_1_payload_A[17]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_864(10),
      I1 => accu_V_5_fu_864(11),
      O => \B_V_data_1_payload_A[17]_i_30_n_3\
    );
\B_V_data_1_payload_A[17]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"801A"
    )
        port map (
      I0 => accu_V_5_fu_864(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(8),
      O => \B_V_data_1_payload_A[17]_i_31_n_3\
    );
\B_V_data_1_payload_A[17]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_864(10),
      I1 => accu_V_5_fu_864(11),
      O => \B_V_data_1_payload_A[17]_i_33_n_3\
    );
\B_V_data_1_payload_A[17]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5051"
    )
        port map (
      I0 => accu_V_5_fu_864(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(8),
      O => \B_V_data_1_payload_A[17]_i_34_n_3\
    );
\B_V_data_1_payload_A[17]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_864(14),
      I1 => accu_V_5_fu_864(15),
      O => \B_V_data_1_payload_A[17]_i_35_n_3\
    );
\B_V_data_1_payload_A[17]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_864(12),
      I1 => accu_V_5_fu_864(13),
      O => \B_V_data_1_payload_A[17]_i_36_n_3\
    );
\B_V_data_1_payload_A[17]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_864(10),
      I1 => accu_V_5_fu_864(11),
      O => \B_V_data_1_payload_A[17]_i_37_n_3\
    );
\B_V_data_1_payload_A[17]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0198"
    )
        port map (
      I0 => accu_V_5_fu_864(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(8),
      O => \B_V_data_1_payload_A[17]_i_38_n_3\
    );
\B_V_data_1_payload_A[17]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B15"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I1 => accu_V_5_fu_864(6),
      I2 => accu_V_5_fu_864(7),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[17]_i_39_n_3\
    );
\B_V_data_1_payload_A[17]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_V_5_fu_864(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[17]_i_40_n_3\
    );
\B_V_data_1_payload_A[17]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"013F"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I2 => accu_V_5_fu_864(2),
      I3 => accu_V_5_fu_864(3),
      O => \B_V_data_1_payload_A[17]_i_41_n_3\
    );
\B_V_data_1_payload_A[17]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I2 => accu_V_5_fu_864(1),
      I3 => accu_V_5_fu_864(0),
      O => \B_V_data_1_payload_A[17]_i_42_n_3\
    );
\B_V_data_1_payload_A[17]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I1 => accu_V_5_fu_864(7),
      I2 => accu_V_5_fu_864(6),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[17]_i_43_n_3\
    );
\B_V_data_1_payload_A[17]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I2 => accu_V_5_fu_864(5),
      I3 => accu_V_5_fu_864(4),
      O => \B_V_data_1_payload_A[17]_i_44_n_3\
    );
\B_V_data_1_payload_A[17]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5208"
    )
        port map (
      I0 => accu_V_5_fu_864(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(2),
      O => \B_V_data_1_payload_A[17]_i_45_n_3\
    );
\B_V_data_1_payload_A[17]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0851"
    )
        port map (
      I0 => accu_V_5_fu_864(0),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(1),
      O => \B_V_data_1_payload_A[17]_i_46_n_3\
    );
\B_V_data_1_payload_A[17]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1310"
    )
        port map (
      I0 => accu_V_5_fu_864(6),
      I1 => accu_V_5_fu_864(7),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[17]_i_47_n_3\
    );
\B_V_data_1_payload_A[17]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44FC"
    )
        port map (
      I0 => accu_V_5_fu_864(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(5),
      O => \B_V_data_1_payload_A[17]_i_48_n_3\
    );
\B_V_data_1_payload_A[17]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1013"
    )
        port map (
      I0 => accu_V_5_fu_864(2),
      I1 => accu_V_5_fu_864(3),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[17]_i_49_n_3\
    );
\B_V_data_1_payload_A[17]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40D1"
    )
        port map (
      I0 => accu_V_5_fu_864(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(0),
      O => \B_V_data_1_payload_A[17]_i_50_n_3\
    );
\B_V_data_1_payload_A[17]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3009"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I1 => accu_V_5_fu_864(7),
      I2 => accu_V_5_fu_864(6),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[17]_i_51_n_3\
    );
\B_V_data_1_payload_A[17]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9801"
    )
        port map (
      I0 => accu_V_5_fu_864(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(5),
      O => \B_V_data_1_payload_A[17]_i_52_n_3\
    );
\B_V_data_1_payload_A[17]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3006"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I1 => accu_V_5_fu_864(3),
      I2 => accu_V_5_fu_864(2),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[17]_i_53_n_3\
    );
\B_V_data_1_payload_A[17]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9104"
    )
        port map (
      I0 => accu_V_5_fu_864(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(0),
      O => \B_V_data_1_payload_A[17]_i_54_n_3\
    );
\B_V_data_1_payload_A[17]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"147D"
    )
        port map (
      I0 => accu_V_5_fu_864(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(6),
      O => \B_V_data_1_payload_A[17]_i_55_n_3\
    );
\B_V_data_1_payload_A[17]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5070"
    )
        port map (
      I0 => accu_V_5_fu_864(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(4),
      O => \B_V_data_1_payload_A[17]_i_56_n_3\
    );
\B_V_data_1_payload_A[17]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5501"
    )
        port map (
      I0 => accu_V_5_fu_864(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I2 => accu_V_5_fu_864(2),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[17]_i_57_n_3\
    );
\B_V_data_1_payload_A[17]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45D5"
    )
        port map (
      I0 => accu_V_5_fu_864(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(0),
      O => \B_V_data_1_payload_A[17]_i_58_n_3\
    );
\B_V_data_1_payload_A[17]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => accu_V_5_fu_864(6),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(7),
      O => \B_V_data_1_payload_A[17]_i_59_n_3\
    );
\B_V_data_1_payload_A[17]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6003"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I1 => accu_V_5_fu_864(4),
      I2 => accu_V_5_fu_864(5),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[17]_i_60_n_3\
    );
\B_V_data_1_payload_A[17]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3006"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I1 => accu_V_5_fu_864(2),
      I2 => accu_V_5_fu_864(3),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[17]_i_61_n_3\
    );
\B_V_data_1_payload_A[17]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"900C"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I1 => accu_V_5_fu_864(1),
      I2 => accu_V_5_fu_864(0),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[17]_i_62_n_3\
    );
\B_V_data_1_payload_A[17]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"157F"
    )
        port map (
      I0 => accu_V_5_fu_864(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(6),
      O => \B_V_data_1_payload_A[17]_i_63_n_3\
    );
\B_V_data_1_payload_A[17]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0117"
    )
        port map (
      I0 => accu_V_5_fu_864(4),
      I1 => accu_V_5_fu_864(5),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      O => \B_V_data_1_payload_A[17]_i_64_n_3\
    );
\B_V_data_1_payload_A[17]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"014F"
    )
        port map (
      I0 => accu_V_5_fu_864(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(3),
      O => \B_V_data_1_payload_A[17]_i_65_n_3\
    );
\B_V_data_1_payload_A[17]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02EE"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => accu_V_5_fu_864(0),
      I3 => accu_V_5_fu_864(1),
      O => \B_V_data_1_payload_A[17]_i_66_n_3\
    );
\B_V_data_1_payload_A[17]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => accu_V_5_fu_864(6),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(7),
      O => \B_V_data_1_payload_A[17]_i_67_n_3\
    );
\B_V_data_1_payload_A[17]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1640"
    )
        port map (
      I0 => accu_V_5_fu_864(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(4),
      O => \B_V_data_1_payload_A[17]_i_68_n_3\
    );
\B_V_data_1_payload_A[17]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4224"
    )
        port map (
      I0 => accu_V_5_fu_864(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(2),
      O => \B_V_data_1_payload_A[17]_i_69_n_3\
    );
\B_V_data_1_payload_A[17]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6401"
    )
        port map (
      I0 => accu_V_5_fu_864(0),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      I3 => accu_V_5_fu_864(1),
      O => \B_V_data_1_payload_A[17]_i_70_n_3\
    );
\B_V_data_1_payload_A[17]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => accu_V_5_fu_864(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      I2 => accu_V_5_fu_864(14),
      O => \B_V_data_1_payload_A[17]_i_9_n_3\
    );
\B_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => icmp_ln1039_45_fu_4529_p2,
      I1 => icmp_ln1039_48_fu_4613_p2,
      I2 => icmp_ln1039_46_fu_4557_p2,
      I3 => \B_V_data_1_payload_A[18]_i_5_n_3\,
      O => \accu_V_23_reg_6775_reg[15]_0\(18)
    );
\B_V_data_1_payload_A[18]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_868(13),
      I1 => accu_V_6_fu_868(12),
      O => \B_V_data_1_payload_A[18]_i_10_n_3\
    );
\B_V_data_1_payload_A[18]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => accu_V_6_fu_868(11),
      I1 => accu_V_6_fu_868(10),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      O => \B_V_data_1_payload_A[18]_i_11_n_3\
    );
\B_V_data_1_payload_A[18]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1A40"
    )
        port map (
      I0 => accu_V_6_fu_868(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(8),
      O => \B_V_data_1_payload_A[18]_i_12_n_3\
    );
\B_V_data_1_payload_A[18]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => accu_V_6_fu_868(10),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(11),
      O => \B_V_data_1_payload_A[18]_i_14_n_3\
    );
\B_V_data_1_payload_A[18]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I1 => accu_V_6_fu_868(9),
      O => \B_V_data_1_payload_A[18]_i_15_n_3\
    );
\B_V_data_1_payload_A[18]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_868(15),
      I1 => accu_V_6_fu_868(14),
      O => \B_V_data_1_payload_A[18]_i_16_n_3\
    );
\B_V_data_1_payload_A[18]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_868(13),
      I1 => accu_V_6_fu_868(12),
      O => \B_V_data_1_payload_A[18]_i_17_n_3\
    );
\B_V_data_1_payload_A[18]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01A8"
    )
        port map (
      I0 => accu_V_6_fu_868(11),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(10),
      O => \B_V_data_1_payload_A[18]_i_18_n_3\
    );
\B_V_data_1_payload_A[18]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => accu_V_6_fu_868(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => accu_V_6_fu_868(8),
      O => \B_V_data_1_payload_A[18]_i_19_n_3\
    );
\B_V_data_1_payload_A[18]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_868(10),
      I1 => accu_V_6_fu_868(11),
      O => \B_V_data_1_payload_A[18]_i_21_n_3\
    );
\B_V_data_1_payload_A[18]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"044C"
    )
        port map (
      I0 => accu_V_6_fu_868(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(9),
      O => \B_V_data_1_payload_A[18]_i_22_n_3\
    );
\B_V_data_1_payload_A[18]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_868(15),
      I1 => accu_V_6_fu_868(14),
      O => \B_V_data_1_payload_A[18]_i_23_n_3\
    );
\B_V_data_1_payload_A[18]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_868(13),
      I1 => accu_V_6_fu_868(12),
      O => \B_V_data_1_payload_A[18]_i_24_n_3\
    );
\B_V_data_1_payload_A[18]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_6_fu_868(10),
      I1 => accu_V_6_fu_868(11),
      O => \B_V_data_1_payload_A[18]_i_25_n_3\
    );
\B_V_data_1_payload_A[18]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0891"
    )
        port map (
      I0 => accu_V_6_fu_868(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(9),
      O => \B_V_data_1_payload_A[18]_i_26_n_3\
    );
\B_V_data_1_payload_A[18]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => accu_V_6_fu_868(6),
      I1 => accu_V_6_fu_868(7),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      O => \B_V_data_1_payload_A[18]_i_27_n_3\
    );
\B_V_data_1_payload_A[18]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => accu_V_6_fu_868(5),
      I1 => accu_V_6_fu_868(4),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      O => \B_V_data_1_payload_A[18]_i_28_n_3\
    );
\B_V_data_1_payload_A[18]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F3"
    )
        port map (
      I0 => accu_V_6_fu_868(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(3),
      O => \B_V_data_1_payload_A[18]_i_29_n_3\
    );
\B_V_data_1_payload_A[18]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"547D"
    )
        port map (
      I0 => accu_V_6_fu_868(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(0),
      O => \B_V_data_1_payload_A[18]_i_30_n_3\
    );
\B_V_data_1_payload_A[18]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => accu_V_6_fu_868(6),
      I1 => accu_V_6_fu_868(7),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      O => \B_V_data_1_payload_A[18]_i_31_n_3\
    );
\B_V_data_1_payload_A[18]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A204"
    )
        port map (
      I0 => accu_V_6_fu_868(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(5),
      O => \B_V_data_1_payload_A[18]_i_32_n_3\
    );
\B_V_data_1_payload_A[18]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"801A"
    )
        port map (
      I0 => accu_V_6_fu_868(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(2),
      O => \B_V_data_1_payload_A[18]_i_33_n_3\
    );
\B_V_data_1_payload_A[18]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2980"
    )
        port map (
      I0 => accu_V_6_fu_868(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(0),
      O => \B_V_data_1_payload_A[18]_i_34_n_3\
    );
\B_V_data_1_payload_A[18]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => accu_V_6_fu_868(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => accu_V_6_fu_868(6),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      O => \B_V_data_1_payload_A[18]_i_35_n_3\
    );
\B_V_data_1_payload_A[18]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_V_6_fu_868(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => accu_V_6_fu_868(5),
      O => \B_V_data_1_payload_A[18]_i_36_n_3\
    );
\B_V_data_1_payload_A[18]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40CF"
    )
        port map (
      I0 => accu_V_6_fu_868(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(3),
      O => \B_V_data_1_payload_A[18]_i_37_n_3\
    );
\B_V_data_1_payload_A[18]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1074"
    )
        port map (
      I0 => accu_V_6_fu_868(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(0),
      O => \B_V_data_1_payload_A[18]_i_38_n_3\
    );
\B_V_data_1_payload_A[18]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0452"
    )
        port map (
      I0 => accu_V_6_fu_868(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(6),
      O => \B_V_data_1_payload_A[18]_i_39_n_3\
    );
\B_V_data_1_payload_A[18]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => accu_V_6_fu_868(5),
      I1 => accu_V_6_fu_868(4),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      O => \B_V_data_1_payload_A[18]_i_40_n_3\
    );
\B_V_data_1_payload_A[18]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8026"
    )
        port map (
      I0 => accu_V_6_fu_868(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(2),
      O => \B_V_data_1_payload_A[18]_i_41_n_3\
    );
\B_V_data_1_payload_A[18]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5801"
    )
        port map (
      I0 => accu_V_6_fu_868(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(0),
      O => \B_V_data_1_payload_A[18]_i_42_n_3\
    );
\B_V_data_1_payload_A[18]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01BF"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I1 => accu_V_6_fu_868(6),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(7),
      O => \B_V_data_1_payload_A[18]_i_43_n_3\
    );
\B_V_data_1_payload_A[18]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"121B"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I1 => accu_V_6_fu_868(5),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(4),
      O => \B_V_data_1_payload_A[18]_i_44_n_3\
    );
\B_V_data_1_payload_A[18]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4454"
    )
        port map (
      I0 => accu_V_6_fu_868(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(2),
      O => \B_V_data_1_payload_A[18]_i_45_n_3\
    );
\B_V_data_1_payload_A[18]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0107"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I1 => accu_V_6_fu_868(1),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(0),
      O => \B_V_data_1_payload_A[18]_i_46_n_3\
    );
\B_V_data_1_payload_A[18]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5208"
    )
        port map (
      I0 => accu_V_6_fu_868(6),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(7),
      O => \B_V_data_1_payload_A[18]_i_47_n_3\
    );
\B_V_data_1_payload_A[18]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1842"
    )
        port map (
      I0 => accu_V_6_fu_868(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(5),
      O => \B_V_data_1_payload_A[18]_i_48_n_3\
    );
\B_V_data_1_payload_A[18]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3009"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I1 => accu_V_6_fu_868(2),
      I2 => accu_V_6_fu_868(3),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      O => \B_V_data_1_payload_A[18]_i_49_n_3\
    );
\B_V_data_1_payload_A[18]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => icmp_ln1039_47_fu_4585_p2,
      I1 => icmp_ln1039_44_fu_4501_p2,
      I2 => icmp_ln1039_43_fu_4473_p2,
      I3 => icmp_ln1039_42_fu_4445_p2,
      O => \B_V_data_1_payload_A[18]_i_5_n_3\
    );
\B_V_data_1_payload_A[18]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0264"
    )
        port map (
      I0 => accu_V_6_fu_868(0),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(1),
      O => \B_V_data_1_payload_A[18]_i_50_n_3\
    );
\B_V_data_1_payload_A[18]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => accu_V_6_fu_868(11),
      I1 => accu_V_6_fu_868(10),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      O => \B_V_data_1_payload_A[18]_i_7_n_3\
    );
\B_V_data_1_payload_A[18]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1137"
    )
        port map (
      I0 => accu_V_6_fu_868(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(9),
      O => \B_V_data_1_payload_A[18]_i_8_n_3\
    );
\B_V_data_1_payload_A[18]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_868(15),
      I1 => accu_V_6_fu_868(14),
      O => \B_V_data_1_payload_A[18]_i_9_n_3\
    );
\B_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177EE881E881177E"
    )
        port map (
      I0 => icmp_ln1039_47_fu_4585_p2,
      I1 => icmp_ln1039_44_fu_4501_p2,
      I2 => icmp_ln1039_43_fu_4473_p2,
      I3 => icmp_ln1039_42_fu_4445_p2,
      I4 => \B_V_data_1_payload_A[20]_i_3_n_3\,
      I5 => \B_V_data_1_payload_A[20]_i_2_n_3\,
      O => \accu_V_23_reg_6775_reg[15]_0\(19)
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177EE881E881177E"
    )
        port map (
      I0 => icmp_ln1039_5_fu_3121_p2,
      I1 => icmp_ln1039_2_fu_3037_p2,
      I2 => icmp_ln1039_1_fu_3009_p2,
      I3 => icmp_ln1039_fu_2981_p2,
      I4 => \B_V_data_1_payload_A[2]_i_3_n_3\,
      I5 => \B_V_data_1_payload_A[2]_i_2_n_3\,
      O => \accu_V_23_reg_6775_reg[15]_0\(1)
    );
\B_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE8EEEEEEF"
    )
        port map (
      I0 => \B_V_data_1_payload_A[20]_i_2_n_3\,
      I1 => \B_V_data_1_payload_A[20]_i_3_n_3\,
      I2 => icmp_ln1039_42_fu_4445_p2,
      I3 => icmp_ln1039_43_fu_4473_p2,
      I4 => icmp_ln1039_44_fu_4501_p2,
      I5 => icmp_ln1039_47_fu_4585_p2,
      O => \accu_V_23_reg_6775_reg[15]_0\(20)
    );
\B_V_data_1_payload_A[20]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => accu_V_6_fu_868(12),
      I3 => accu_V_6_fu_868(13),
      O => \B_V_data_1_payload_A[20]_i_10_n_3\
    );
\B_V_data_1_payload_A[20]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => accu_V_6_fu_868(11),
      I3 => accu_V_6_fu_868(10),
      O => \B_V_data_1_payload_A[20]_i_11_n_3\
    );
\B_V_data_1_payload_A[20]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1013"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I1 => accu_V_6_fu_868(9),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(8),
      O => \B_V_data_1_payload_A[20]_i_12_n_3\
    );
\B_V_data_1_payload_A[20]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0851"
    )
        port map (
      I0 => accu_V_6_fu_868(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(14),
      O => \B_V_data_1_payload_A[20]_i_13_n_3\
    );
\B_V_data_1_payload_A[20]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => accu_V_6_fu_868(13),
      I3 => accu_V_6_fu_868(12),
      O => \B_V_data_1_payload_A[20]_i_14_n_3\
    );
\B_V_data_1_payload_A[20]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => accu_V_6_fu_868(10),
      I3 => accu_V_6_fu_868(11),
      O => \B_V_data_1_payload_A[20]_i_15_n_3\
    );
\B_V_data_1_payload_A[20]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0630"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I1 => accu_V_6_fu_868(9),
      I2 => accu_V_6_fu_868(8),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      O => \B_V_data_1_payload_A[20]_i_16_n_3\
    );
\B_V_data_1_payload_A[20]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => accu_V_6_fu_868(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(14),
      O => \B_V_data_1_payload_A[20]_i_18_n_3\
    );
\B_V_data_1_payload_A[20]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => accu_V_6_fu_868(12),
      I3 => accu_V_6_fu_868(13),
      O => \B_V_data_1_payload_A[20]_i_19_n_3\
    );
\B_V_data_1_payload_A[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln1039_48_fu_4613_p2,
      I1 => icmp_ln1039_46_fu_4557_p2,
      I2 => icmp_ln1039_45_fu_4529_p2,
      O => \B_V_data_1_payload_A[20]_i_2_n_3\
    );
\B_V_data_1_payload_A[20]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => accu_V_6_fu_868(11),
      I3 => accu_V_6_fu_868(10),
      O => \B_V_data_1_payload_A[20]_i_20_n_3\
    );
\B_V_data_1_payload_A[20]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"157D"
    )
        port map (
      I0 => accu_V_6_fu_868(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(8),
      O => \B_V_data_1_payload_A[20]_i_21_n_3\
    );
\B_V_data_1_payload_A[20]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0851"
    )
        port map (
      I0 => accu_V_6_fu_868(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(14),
      O => \B_V_data_1_payload_A[20]_i_22_n_3\
    );
\B_V_data_1_payload_A[20]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => accu_V_6_fu_868(13),
      I3 => accu_V_6_fu_868(12),
      O => \B_V_data_1_payload_A[20]_i_23_n_3\
    );
\B_V_data_1_payload_A[20]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => accu_V_6_fu_868(10),
      I3 => accu_V_6_fu_868(11),
      O => \B_V_data_1_payload_A[20]_i_24_n_3\
    );
\B_V_data_1_payload_A[20]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6802"
    )
        port map (
      I0 => accu_V_6_fu_868(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(8),
      O => \B_V_data_1_payload_A[20]_i_25_n_3\
    );
\B_V_data_1_payload_A[20]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => accu_V_6_fu_868(11),
      I3 => accu_V_6_fu_868(10),
      O => \B_V_data_1_payload_A[20]_i_27_n_3\
    );
\B_V_data_1_payload_A[20]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01B5"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I1 => accu_V_6_fu_868(8),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(9),
      O => \B_V_data_1_payload_A[20]_i_28_n_3\
    );
\B_V_data_1_payload_A[20]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_868(15),
      I1 => accu_V_6_fu_868(14),
      O => \B_V_data_1_payload_A[20]_i_29_n_3\
    );
\B_V_data_1_payload_A[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => \B_V_data_1_payload_A[18]_i_5_n_3\,
      I1 => icmp_ln1039_46_fu_4557_p2,
      I2 => icmp_ln1039_48_fu_4613_p2,
      I3 => icmp_ln1039_45_fu_4529_p2,
      O => \B_V_data_1_payload_A[20]_i_3_n_3\
    );
\B_V_data_1_payload_A[20]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_868(13),
      I1 => accu_V_6_fu_868(12),
      O => \B_V_data_1_payload_A[20]_i_30_n_3\
    );
\B_V_data_1_payload_A[20]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0451"
    )
        port map (
      I0 => accu_V_6_fu_868(11),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(10),
      O => \B_V_data_1_payload_A[20]_i_31_n_3\
    );
\B_V_data_1_payload_A[20]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I1 => accu_V_6_fu_868(9),
      I2 => accu_V_6_fu_868(8),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      O => \B_V_data_1_payload_A[20]_i_32_n_3\
    );
\B_V_data_1_payload_A[20]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1131"
    )
        port map (
      I0 => accu_V_6_fu_868(10),
      I1 => accu_V_6_fu_868(11),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      O => \B_V_data_1_payload_A[20]_i_34_n_3\
    );
\B_V_data_1_payload_A[20]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5051"
    )
        port map (
      I0 => accu_V_6_fu_868(9),
      I1 => accu_V_6_fu_868(8),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      O => \B_V_data_1_payload_A[20]_i_35_n_3\
    );
\B_V_data_1_payload_A[20]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_868(15),
      I1 => accu_V_6_fu_868(14),
      O => \B_V_data_1_payload_A[20]_i_36_n_3\
    );
\B_V_data_1_payload_A[20]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_868(13),
      I1 => accu_V_6_fu_868(12),
      O => \B_V_data_1_payload_A[20]_i_37_n_3\
    );
\B_V_data_1_payload_A[20]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04A2"
    )
        port map (
      I0 => accu_V_6_fu_868(10),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(11),
      O => \B_V_data_1_payload_A[20]_i_38_n_3\
    );
\B_V_data_1_payload_A[20]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0198"
    )
        port map (
      I0 => accu_V_6_fu_868(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(8),
      O => \B_V_data_1_payload_A[20]_i_39_n_3\
    );
\B_V_data_1_payload_A[20]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0445"
    )
        port map (
      I0 => accu_V_6_fu_868(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(6),
      O => \B_V_data_1_payload_A[20]_i_40_n_3\
    );
\B_V_data_1_payload_A[20]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D3"
    )
        port map (
      I0 => accu_V_6_fu_868(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(5),
      O => \B_V_data_1_payload_A[20]_i_41_n_3\
    );
\B_V_data_1_payload_A[20]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"004F"
    )
        port map (
      I0 => accu_V_6_fu_868(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => accu_V_6_fu_868(3),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      O => \B_V_data_1_payload_A[20]_i_42_n_3\
    );
\B_V_data_1_payload_A[20]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => accu_V_6_fu_868(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => accu_V_6_fu_868(0),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      O => \B_V_data_1_payload_A[20]_i_43_n_3\
    );
\B_V_data_1_payload_A[20]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4214"
    )
        port map (
      I0 => accu_V_6_fu_868(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => accu_V_6_fu_868(6),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      O => \B_V_data_1_payload_A[20]_i_44_n_3\
    );
\B_V_data_1_payload_A[20]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4124"
    )
        port map (
      I0 => accu_V_6_fu_868(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(5),
      O => \B_V_data_1_payload_A[20]_i_45_n_3\
    );
\B_V_data_1_payload_A[20]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0390"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I1 => accu_V_6_fu_868(2),
      I2 => accu_V_6_fu_868(3),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      O => \B_V_data_1_payload_A[20]_i_46_n_3\
    );
\B_V_data_1_payload_A[20]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0462"
    )
        port map (
      I0 => accu_V_6_fu_868(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(0),
      O => \B_V_data_1_payload_A[20]_i_47_n_3\
    );
\B_V_data_1_payload_A[20]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3031"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I1 => accu_V_6_fu_868(7),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(6),
      O => \B_V_data_1_payload_A[20]_i_48_n_3\
    );
\B_V_data_1_payload_A[20]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => accu_V_6_fu_868(4),
      I3 => accu_V_6_fu_868(5),
      O => \B_V_data_1_payload_A[20]_i_49_n_3\
    );
\B_V_data_1_payload_A[20]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10F1"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I1 => accu_V_6_fu_868(2),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(3),
      O => \B_V_data_1_payload_A[20]_i_50_n_3\
    );
\B_V_data_1_payload_A[20]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444C"
    )
        port map (
      I0 => accu_V_6_fu_868(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(0),
      O => \B_V_data_1_payload_A[20]_i_51_n_3\
    );
\B_V_data_1_payload_A[20]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0198"
    )
        port map (
      I0 => accu_V_6_fu_868(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(6),
      O => \B_V_data_1_payload_A[20]_i_52_n_3\
    );
\B_V_data_1_payload_A[20]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0891"
    )
        port map (
      I0 => accu_V_6_fu_868(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(4),
      O => \B_V_data_1_payload_A[20]_i_53_n_3\
    );
\B_V_data_1_payload_A[20]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => accu_V_6_fu_868(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => accu_V_6_fu_868(2),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      O => \B_V_data_1_payload_A[20]_i_54_n_3\
    );
\B_V_data_1_payload_A[20]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0891"
    )
        port map (
      I0 => accu_V_6_fu_868(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(0),
      O => \B_V_data_1_payload_A[20]_i_55_n_3\
    );
\B_V_data_1_payload_A[20]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => accu_V_6_fu_868(6),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(7),
      O => \B_V_data_1_payload_A[20]_i_56_n_3\
    );
\B_V_data_1_payload_A[20]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40D1"
    )
        port map (
      I0 => accu_V_6_fu_868(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(4),
      O => \B_V_data_1_payload_A[20]_i_57_n_3\
    );
\B_V_data_1_payload_A[20]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1715"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I1 => accu_V_6_fu_868(3),
      I2 => accu_V_6_fu_868(2),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      O => \B_V_data_1_payload_A[20]_i_58_n_3\
    );
\B_V_data_1_payload_A[20]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0117"
    )
        port map (
      I0 => accu_V_6_fu_868(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(0),
      O => \B_V_data_1_payload_A[20]_i_59_n_3\
    );
\B_V_data_1_payload_A[20]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accu_V_6_fu_868(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => accu_V_6_fu_868(6),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      O => \B_V_data_1_payload_A[20]_i_60_n_3\
    );
\B_V_data_1_payload_A[20]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9104"
    )
        port map (
      I0 => accu_V_6_fu_868(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(4),
      O => \B_V_data_1_payload_A[20]_i_61_n_3\
    );
\B_V_data_1_payload_A[20]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6204"
    )
        port map (
      I0 => accu_V_6_fu_868(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(2),
      O => \B_V_data_1_payload_A[20]_i_62_n_3\
    );
\B_V_data_1_payload_A[20]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1640"
    )
        port map (
      I0 => accu_V_6_fu_868(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(0),
      O => \B_V_data_1_payload_A[20]_i_63_n_3\
    );
\B_V_data_1_payload_A[20]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45DD"
    )
        port map (
      I0 => accu_V_6_fu_868(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(6),
      O => \B_V_data_1_payload_A[20]_i_64_n_3\
    );
\B_V_data_1_payload_A[20]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => accu_V_6_fu_868(5),
      I1 => accu_V_6_fu_868(4),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      O => \B_V_data_1_payload_A[20]_i_65_n_3\
    );
\B_V_data_1_payload_A[20]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0117"
    )
        port map (
      I0 => accu_V_6_fu_868(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(3),
      O => \B_V_data_1_payload_A[20]_i_66_n_3\
    );
\B_V_data_1_payload_A[20]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => accu_V_6_fu_868(0),
      I3 => accu_V_6_fu_868(1),
      O => \B_V_data_1_payload_A[20]_i_67_n_3\
    );
\B_V_data_1_payload_A[20]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A108"
    )
        port map (
      I0 => accu_V_6_fu_868(6),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(7),
      O => \B_V_data_1_payload_A[20]_i_68_n_3\
    );
\B_V_data_1_payload_A[20]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I1 => accu_V_6_fu_868(4),
      I2 => accu_V_6_fu_868(5),
      O => \B_V_data_1_payload_A[20]_i_69_n_3\
    );
\B_V_data_1_payload_A[20]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0268"
    )
        port map (
      I0 => accu_V_6_fu_868(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(3),
      O => \B_V_data_1_payload_A[20]_i_70_n_3\
    );
\B_V_data_1_payload_A[20]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A2"
    )
        port map (
      I0 => accu_V_6_fu_868(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(0),
      O => \B_V_data_1_payload_A[20]_i_71_n_3\
    );
\B_V_data_1_payload_A[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => accu_V_6_fu_868(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      I3 => accu_V_6_fu_868(14),
      O => \B_V_data_1_payload_A[20]_i_9_n_3\
    );
\B_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => icmp_ln1039_52_fu_4773_p2,
      I1 => icmp_ln1039_55_fu_4857_p2,
      I2 => icmp_ln1039_53_fu_4801_p2,
      I3 => \B_V_data_1_payload_A[21]_i_5_n_3\,
      O => \accu_V_23_reg_6775_reg[15]_0\(21)
    );
\B_V_data_1_payload_A[21]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_872(10),
      I1 => accu_V_7_fu_872(11),
      O => \B_V_data_1_payload_A[21]_i_10_n_3\
    );
\B_V_data_1_payload_A[21]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3009"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I1 => accu_V_7_fu_872(9),
      I2 => accu_V_7_fu_872(8),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      O => \B_V_data_1_payload_A[21]_i_11_n_3\
    );
\B_V_data_1_payload_A[21]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_872(10),
      I1 => accu_V_7_fu_872(11),
      O => \B_V_data_1_payload_A[21]_i_13_n_3\
    );
\B_V_data_1_payload_A[21]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"545D"
    )
        port map (
      I0 => accu_V_7_fu_872(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(8),
      O => \B_V_data_1_payload_A[21]_i_14_n_3\
    );
\B_V_data_1_payload_A[21]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_872(14),
      I1 => accu_V_7_fu_872(15),
      O => \B_V_data_1_payload_A[21]_i_15_n_3\
    );
\B_V_data_1_payload_A[21]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_872(12),
      I1 => accu_V_7_fu_872(13),
      O => \B_V_data_1_payload_A[21]_i_16_n_3\
    );
\B_V_data_1_payload_A[21]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_872(10),
      I1 => accu_V_7_fu_872(11),
      O => \B_V_data_1_payload_A[21]_i_17_n_3\
    );
\B_V_data_1_payload_A[21]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6402"
    )
        port map (
      I0 => accu_V_7_fu_872(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(9),
      O => \B_V_data_1_payload_A[21]_i_18_n_3\
    );
\B_V_data_1_payload_A[21]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => accu_V_7_fu_872(11),
      I3 => accu_V_7_fu_872(10),
      O => \B_V_data_1_payload_A[21]_i_20_n_3\
    );
\B_V_data_1_payload_A[21]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F11"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I1 => accu_V_7_fu_872(9),
      I2 => accu_V_7_fu_872(8),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      O => \B_V_data_1_payload_A[21]_i_21_n_3\
    );
\B_V_data_1_payload_A[21]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_872(14),
      I1 => accu_V_7_fu_872(15),
      O => \B_V_data_1_payload_A[21]_i_22_n_3\
    );
\B_V_data_1_payload_A[21]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_872(12),
      I1 => accu_V_7_fu_872(13),
      O => \B_V_data_1_payload_A[21]_i_23_n_3\
    );
\B_V_data_1_payload_A[21]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0451"
    )
        port map (
      I0 => accu_V_7_fu_872(11),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(10),
      O => \B_V_data_1_payload_A[21]_i_24_n_3\
    );
\B_V_data_1_payload_A[21]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C006"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I1 => accu_V_7_fu_872(9),
      I2 => accu_V_7_fu_872(8),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      O => \B_V_data_1_payload_A[21]_i_25_n_3\
    );
\B_V_data_1_payload_A[21]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"157D"
    )
        port map (
      I0 => accu_V_7_fu_872(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(6),
      O => \B_V_data_1_payload_A[21]_i_26_n_3\
    );
\B_V_data_1_payload_A[21]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0147"
    )
        port map (
      I0 => accu_V_7_fu_872(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(4),
      O => \B_V_data_1_payload_A[21]_i_27_n_3\
    );
\B_V_data_1_payload_A[21]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1153"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I1 => accu_V_7_fu_872(3),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(2),
      O => \B_V_data_1_payload_A[21]_i_28_n_3\
    );
\B_V_data_1_payload_A[21]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4051"
    )
        port map (
      I0 => accu_V_7_fu_872(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(0),
      O => \B_V_data_1_payload_A[21]_i_29_n_3\
    );
\B_V_data_1_payload_A[21]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6802"
    )
        port map (
      I0 => accu_V_7_fu_872(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(6),
      O => \B_V_data_1_payload_A[21]_i_30_n_3\
    );
\B_V_data_1_payload_A[21]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A4"
    )
        port map (
      I0 => accu_V_7_fu_872(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(5),
      O => \B_V_data_1_payload_A[21]_i_31_n_3\
    );
\B_V_data_1_payload_A[21]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I1 => accu_V_7_fu_872(2),
      I2 => accu_V_7_fu_872(3),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      O => \B_V_data_1_payload_A[21]_i_32_n_3\
    );
\B_V_data_1_payload_A[21]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0930"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I1 => accu_V_7_fu_872(1),
      I2 => accu_V_7_fu_872(0),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      O => \B_V_data_1_payload_A[21]_i_33_n_3\
    );
\B_V_data_1_payload_A[21]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001D"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => accu_V_7_fu_872(6),
      I3 => accu_V_7_fu_872(7),
      O => \B_V_data_1_payload_A[21]_i_34_n_3\
    );
\B_V_data_1_payload_A[21]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"54FD"
    )
        port map (
      I0 => accu_V_7_fu_872(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(4),
      O => \B_V_data_1_payload_A[21]_i_35_n_3\
    );
\B_V_data_1_payload_A[21]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"32F3"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I1 => accu_V_7_fu_872(3),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(2),
      O => \B_V_data_1_payload_A[21]_i_36_n_3\
    );
\B_V_data_1_payload_A[21]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0117"
    )
        port map (
      I0 => accu_V_7_fu_872(0),
      I1 => accu_V_7_fu_872(1),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      O => \B_V_data_1_payload_A[21]_i_37_n_3\
    );
\B_V_data_1_payload_A[21]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3006"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I1 => accu_V_7_fu_872(7),
      I2 => accu_V_7_fu_872(6),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      O => \B_V_data_1_payload_A[21]_i_38_n_3\
    );
\B_V_data_1_payload_A[21]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => accu_V_7_fu_872(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(5),
      O => \B_V_data_1_payload_A[21]_i_39_n_3\
    );
\B_V_data_1_payload_A[21]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9802"
    )
        port map (
      I0 => accu_V_7_fu_872(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(3),
      O => \B_V_data_1_payload_A[21]_i_40_n_3\
    );
\B_V_data_1_payload_A[21]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0268"
    )
        port map (
      I0 => accu_V_7_fu_872(0),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(1),
      O => \B_V_data_1_payload_A[21]_i_41_n_3\
    );
\B_V_data_1_payload_A[21]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => accu_V_7_fu_872(7),
      I3 => accu_V_7_fu_872(6),
      O => \B_V_data_1_payload_A[21]_i_42_n_3\
    );
\B_V_data_1_payload_A[21]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => accu_V_7_fu_872(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => accu_V_7_fu_872(5),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      O => \B_V_data_1_payload_A[21]_i_43_n_3\
    );
\B_V_data_1_payload_A[21]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D3"
    )
        port map (
      I0 => accu_V_7_fu_872(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(3),
      O => \B_V_data_1_payload_A[21]_i_44_n_3\
    );
\B_V_data_1_payload_A[21]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => accu_V_7_fu_872(0),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(1),
      O => \B_V_data_1_payload_A[21]_i_45_n_3\
    );
\B_V_data_1_payload_A[21]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => accu_V_7_fu_872(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(6),
      O => \B_V_data_1_payload_A[21]_i_46_n_3\
    );
\B_V_data_1_payload_A[21]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0452"
    )
        port map (
      I0 => accu_V_7_fu_872(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(5),
      O => \B_V_data_1_payload_A[21]_i_47_n_3\
    );
\B_V_data_1_payload_A[21]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0492"
    )
        port map (
      I0 => accu_V_7_fu_872(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(2),
      O => \B_V_data_1_payload_A[21]_i_48_n_3\
    );
\B_V_data_1_payload_A[21]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01A8"
    )
        port map (
      I0 => accu_V_7_fu_872(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(0),
      O => \B_V_data_1_payload_A[21]_i_49_n_3\
    );
\B_V_data_1_payload_A[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => icmp_ln1039_54_fu_4829_p2,
      I1 => icmp_ln1039_51_fu_4745_p2,
      I2 => icmp_ln1039_50_fu_4717_p2,
      I3 => icmp_ln1039_49_fu_4689_p2,
      O => \B_V_data_1_payload_A[21]_i_5_n_3\
    );
\B_V_data_1_payload_A[21]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0322"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I1 => accu_V_7_fu_872(9),
      I2 => accu_V_7_fu_872(8),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      O => \B_V_data_1_payload_A[21]_i_7_n_3\
    );
\B_V_data_1_payload_A[21]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_872(14),
      I1 => accu_V_7_fu_872(15),
      O => \B_V_data_1_payload_A[21]_i_8_n_3\
    );
\B_V_data_1_payload_A[21]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_872(12),
      I1 => accu_V_7_fu_872(13),
      O => \B_V_data_1_payload_A[21]_i_9_n_3\
    );
\B_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177EE881E881177E"
    )
        port map (
      I0 => icmp_ln1039_54_fu_4829_p2,
      I1 => icmp_ln1039_51_fu_4745_p2,
      I2 => icmp_ln1039_50_fu_4717_p2,
      I3 => icmp_ln1039_49_fu_4689_p2,
      I4 => \B_V_data_1_payload_A[23]_i_4_n_3\,
      I5 => \B_V_data_1_payload_A[23]_i_3_n_3\,
      O => \accu_V_23_reg_6775_reg[15]_0\(22)
    );
\B_V_data_1_payload_A[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_872(15),
      I1 => accu_V_7_fu_872(14),
      O => \B_V_data_1_payload_A[23]_i_10_n_3\
    );
\B_V_data_1_payload_A[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => accu_V_7_fu_872(13),
      I1 => accu_V_7_fu_872(12),
      O => \B_V_data_1_payload_A[23]_i_11_n_3\
    );
\B_V_data_1_payload_A[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EFF"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => accu_V_7_fu_872(10),
      I3 => accu_V_7_fu_872(11),
      O => \B_V_data_1_payload_A[23]_i_12_n_3\
    );
\B_V_data_1_payload_A[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I1 => accu_V_7_fu_872(9),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(8),
      O => \B_V_data_1_payload_A[23]_i_13_n_3\
    );
\B_V_data_1_payload_A[23]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_872(14),
      I1 => accu_V_7_fu_872(15),
      O => \B_V_data_1_payload_A[23]_i_14_n_3\
    );
\B_V_data_1_payload_A[23]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_872(12),
      I1 => accu_V_7_fu_872(13),
      O => \B_V_data_1_payload_A[23]_i_15_n_3\
    );
\B_V_data_1_payload_A[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => accu_V_7_fu_872(11),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(10),
      O => \B_V_data_1_payload_A[23]_i_16_n_3\
    );
\B_V_data_1_payload_A[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => accu_V_7_fu_872(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => accu_V_7_fu_872(8),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      O => \B_V_data_1_payload_A[23]_i_17_n_3\
    );
\B_V_data_1_payload_A[23]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_872(15),
      I1 => accu_V_7_fu_872(14),
      O => \B_V_data_1_payload_A[23]_i_19_n_3\
    );
\B_V_data_1_payload_A[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE8EEEEEEF"
    )
        port map (
      I0 => \B_V_data_1_payload_A[23]_i_3_n_3\,
      I1 => \B_V_data_1_payload_A[23]_i_4_n_3\,
      I2 => icmp_ln1039_49_fu_4689_p2,
      I3 => icmp_ln1039_50_fu_4717_p2,
      I4 => icmp_ln1039_51_fu_4745_p2,
      I5 => icmp_ln1039_54_fu_4829_p2,
      O => \accu_V_23_reg_6775_reg[15]_0\(23)
    );
\B_V_data_1_payload_A[23]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => accu_V_7_fu_872(13),
      I1 => accu_V_7_fu_872(12),
      O => \B_V_data_1_payload_A[23]_i_20_n_3\
    );
\B_V_data_1_payload_A[23]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => accu_V_7_fu_872(11),
      I1 => accu_V_7_fu_872(10),
      O => \B_V_data_1_payload_A[23]_i_21_n_3\
    );
\B_V_data_1_payload_A[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1475"
    )
        port map (
      I0 => accu_V_7_fu_872(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(8),
      O => \B_V_data_1_payload_A[23]_i_22_n_3\
    );
\B_V_data_1_payload_A[23]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_872(14),
      I1 => accu_V_7_fu_872(15),
      O => \B_V_data_1_payload_A[23]_i_23_n_3\
    );
\B_V_data_1_payload_A[23]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_872(12),
      I1 => accu_V_7_fu_872(13),
      O => \B_V_data_1_payload_A[23]_i_24_n_3\
    );
\B_V_data_1_payload_A[23]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_872(10),
      I1 => accu_V_7_fu_872(11),
      O => \B_V_data_1_payload_A[23]_i_25_n_3\
    );
\B_V_data_1_payload_A[23]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6108"
    )
        port map (
      I0 => accu_V_7_fu_872(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(8),
      O => \B_V_data_1_payload_A[23]_i_26_n_3\
    );
\B_V_data_1_payload_A[23]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F00"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => accu_V_7_fu_872(14),
      I3 => accu_V_7_fu_872(15),
      O => \B_V_data_1_payload_A[23]_i_28_n_3\
    );
\B_V_data_1_payload_A[23]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0999"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => accu_V_7_fu_872(13),
      I3 => accu_V_7_fu_872(12),
      O => \B_V_data_1_payload_A[23]_i_29_n_3\
    );
\B_V_data_1_payload_A[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln1039_55_fu_4857_p2,
      I1 => icmp_ln1039_53_fu_4801_p2,
      I2 => icmp_ln1039_52_fu_4773_p2,
      O => \B_V_data_1_payload_A[23]_i_3_n_3\
    );
\B_V_data_1_payload_A[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0999"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => accu_V_7_fu_872(11),
      I3 => accu_V_7_fu_872(10),
      O => \B_V_data_1_payload_A[23]_i_30_n_3\
    );
\B_V_data_1_payload_A[23]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"41D3"
    )
        port map (
      I0 => accu_V_7_fu_872(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(8),
      O => \B_V_data_1_payload_A[23]_i_31_n_3\
    );
\B_V_data_1_payload_A[23]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => accu_V_7_fu_872(14),
      I3 => accu_V_7_fu_872(15),
      O => \B_V_data_1_payload_A[23]_i_32_n_3\
    );
\B_V_data_1_payload_A[23]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => accu_V_7_fu_872(12),
      I3 => accu_V_7_fu_872(13),
      O => \B_V_data_1_payload_A[23]_i_33_n_3\
    );
\B_V_data_1_payload_A[23]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => accu_V_7_fu_872(10),
      I3 => accu_V_7_fu_872(11),
      O => \B_V_data_1_payload_A[23]_i_34_n_3\
    );
\B_V_data_1_payload_A[23]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9204"
    )
        port map (
      I0 => accu_V_7_fu_872(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(8),
      O => \B_V_data_1_payload_A[23]_i_35_n_3\
    );
\B_V_data_1_payload_A[23]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => accu_V_7_fu_872(11),
      I1 => accu_V_7_fu_872(10),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      O => \B_V_data_1_payload_A[23]_i_37_n_3\
    );
\B_V_data_1_payload_A[23]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0107"
    )
        port map (
      I0 => accu_V_7_fu_872(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(8),
      O => \B_V_data_1_payload_A[23]_i_38_n_3\
    );
\B_V_data_1_payload_A[23]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_872(14),
      I1 => accu_V_7_fu_872(15),
      O => \B_V_data_1_payload_A[23]_i_39_n_3\
    );
\B_V_data_1_payload_A[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => \B_V_data_1_payload_A[21]_i_5_n_3\,
      I1 => icmp_ln1039_53_fu_4801_p2,
      I2 => icmp_ln1039_55_fu_4857_p2,
      I3 => icmp_ln1039_52_fu_4773_p2,
      O => \B_V_data_1_payload_A[23]_i_4_n_3\
    );
\B_V_data_1_payload_A[23]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_872(12),
      I1 => accu_V_7_fu_872(13),
      O => \B_V_data_1_payload_A[23]_i_40_n_3\
    );
\B_V_data_1_payload_A[23]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => accu_V_7_fu_872(11),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(10),
      O => \B_V_data_1_payload_A[23]_i_41_n_3\
    );
\B_V_data_1_payload_A[23]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0264"
    )
        port map (
      I0 => accu_V_7_fu_872(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(9),
      O => \B_V_data_1_payload_A[23]_i_42_n_3\
    );
\B_V_data_1_payload_A[23]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0117"
    )
        port map (
      I0 => accu_V_7_fu_872(6),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(7),
      O => \B_V_data_1_payload_A[23]_i_43_n_3\
    );
\B_V_data_1_payload_A[23]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00C1"
    )
        port map (
      I0 => accu_V_7_fu_872(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(5),
      O => \B_V_data_1_payload_A[23]_i_44_n_3\
    );
\B_V_data_1_payload_A[23]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5057"
    )
        port map (
      I0 => accu_V_7_fu_872(3),
      I1 => accu_V_7_fu_872(2),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      O => \B_V_data_1_payload_A[23]_i_45_n_3\
    );
\B_V_data_1_payload_A[23]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0026"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => accu_V_7_fu_872(0),
      I3 => accu_V_7_fu_872(1),
      O => \B_V_data_1_payload_A[23]_i_46_n_3\
    );
\B_V_data_1_payload_A[23]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1640"
    )
        port map (
      I0 => accu_V_7_fu_872(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(6),
      O => \B_V_data_1_payload_A[23]_i_47_n_3\
    );
\B_V_data_1_payload_A[23]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4016"
    )
        port map (
      I0 => accu_V_7_fu_872(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(5),
      O => \B_V_data_1_payload_A[23]_i_48_n_3\
    );
\B_V_data_1_payload_A[23]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0298"
    )
        port map (
      I0 => accu_V_7_fu_872(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(2),
      O => \B_V_data_1_payload_A[23]_i_49_n_3\
    );
\B_V_data_1_payload_A[23]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0461"
    )
        port map (
      I0 => accu_V_7_fu_872(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(0),
      O => \B_V_data_1_payload_A[23]_i_50_n_3\
    );
\B_V_data_1_payload_A[23]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"54FD"
    )
        port map (
      I0 => accu_V_7_fu_872(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(6),
      O => \B_V_data_1_payload_A[23]_i_51_n_3\
    );
\B_V_data_1_payload_A[23]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5007"
    )
        port map (
      I0 => accu_V_7_fu_872(5),
      I1 => accu_V_7_fu_872(4),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      O => \B_V_data_1_payload_A[23]_i_52_n_3\
    );
\B_V_data_1_payload_A[23]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => accu_V_7_fu_872(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      O => \B_V_data_1_payload_A[23]_i_53_n_3\
    );
\B_V_data_1_payload_A[23]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"014F"
    )
        port map (
      I0 => accu_V_7_fu_872(0),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(1),
      O => \B_V_data_1_payload_A[23]_i_54_n_3\
    );
\B_V_data_1_payload_A[23]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => accu_V_7_fu_872(6),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(7),
      O => \B_V_data_1_payload_A[23]_i_55_n_3\
    );
\B_V_data_1_payload_A[23]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4214"
    )
        port map (
      I0 => accu_V_7_fu_872(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(5),
      O => \B_V_data_1_payload_A[23]_i_56_n_3\
    );
\B_V_data_1_payload_A[23]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => accu_V_7_fu_872(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(3),
      O => \B_V_data_1_payload_A[23]_i_57_n_3\
    );
\B_V_data_1_payload_A[23]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4224"
    )
        port map (
      I0 => accu_V_7_fu_872(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(0),
      O => \B_V_data_1_payload_A[23]_i_58_n_3\
    );
\B_V_data_1_payload_A[23]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5110"
    )
        port map (
      I0 => accu_V_7_fu_872(7),
      I1 => accu_V_7_fu_872(6),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      O => \B_V_data_1_payload_A[23]_i_59_n_3\
    );
\B_V_data_1_payload_A[23]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => accu_V_7_fu_872(4),
      I3 => accu_V_7_fu_872(5),
      O => \B_V_data_1_payload_A[23]_i_60_n_3\
    );
\B_V_data_1_payload_A[23]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5115"
    )
        port map (
      I0 => accu_V_7_fu_872(3),
      I1 => accu_V_7_fu_872(2),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      O => \B_V_data_1_payload_A[23]_i_61_n_3\
    );
\B_V_data_1_payload_A[23]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003B"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => accu_V_7_fu_872(0),
      I3 => accu_V_7_fu_872(1),
      O => \B_V_data_1_payload_A[23]_i_62_n_3\
    );
\B_V_data_1_payload_A[23]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4029"
    )
        port map (
      I0 => accu_V_7_fu_872(6),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(7),
      O => \B_V_data_1_payload_A[23]_i_63_n_3\
    );
\B_V_data_1_payload_A[23]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => accu_V_7_fu_872(4),
      I3 => accu_V_7_fu_872(5),
      O => \B_V_data_1_payload_A[23]_i_64_n_3\
    );
\B_V_data_1_payload_A[23]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1482"
    )
        port map (
      I0 => accu_V_7_fu_872(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(2),
      O => \B_V_data_1_payload_A[23]_i_65_n_3\
    );
\B_V_data_1_payload_A[23]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"401A"
    )
        port map (
      I0 => accu_V_7_fu_872(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I3 => accu_V_7_fu_872(0),
      O => \B_V_data_1_payload_A[23]_i_66_n_3\
    );
\B_V_data_1_payload_A[23]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => accu_V_7_fu_872(7),
      I1 => accu_V_7_fu_872(6),
      O => \B_V_data_1_payload_A[23]_i_67_n_3\
    );
\B_V_data_1_payload_A[23]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001F"
    )
        port map (
      I0 => accu_V_7_fu_872(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => accu_V_7_fu_872(5),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      O => \B_V_data_1_payload_A[23]_i_68_n_3\
    );
\B_V_data_1_payload_A[23]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"004F"
    )
        port map (
      I0 => accu_V_7_fu_872(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I2 => accu_V_7_fu_872(3),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      O => \B_V_data_1_payload_A[23]_i_69_n_3\
    );
\B_V_data_1_payload_A[23]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I1 => accu_V_7_fu_872(1),
      I2 => accu_V_7_fu_872(0),
      O => \B_V_data_1_payload_A[23]_i_70_n_3\
    );
\B_V_data_1_payload_A[23]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_872(6),
      I1 => accu_V_7_fu_872(7),
      O => \B_V_data_1_payload_A[23]_i_71_n_3\
    );
\B_V_data_1_payload_A[23]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0360"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I1 => accu_V_7_fu_872(4),
      I2 => accu_V_7_fu_872(5),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      O => \B_V_data_1_payload_A[23]_i_72_n_3\
    );
\B_V_data_1_payload_A[23]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0390"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      I1 => accu_V_7_fu_872(2),
      I2 => accu_V_7_fu_872(3),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      O => \B_V_data_1_payload_A[23]_i_73_n_3\
    );
\B_V_data_1_payload_A[23]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_V_7_fu_872(1),
      I1 => accu_V_7_fu_872(0),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      O => \B_V_data_1_payload_A[23]_i_74_n_3\
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE8EEEEEEF"
    )
        port map (
      I0 => \B_V_data_1_payload_A[2]_i_2_n_3\,
      I1 => \B_V_data_1_payload_A[2]_i_3_n_3\,
      I2 => icmp_ln1039_fu_2981_p2,
      I3 => icmp_ln1039_1_fu_3009_p2,
      I4 => icmp_ln1039_2_fu_3037_p2,
      I5 => icmp_ln1039_5_fu_3121_p2,
      O => \accu_V_23_reg_6775_reg[15]_0\(2)
    );
\B_V_data_1_payload_A[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => accu_V_fu_844(12),
      I3 => accu_V_fu_844(13),
      O => \B_V_data_1_payload_A[2]_i_10_n_3\
    );
\B_V_data_1_payload_A[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => accu_V_fu_844(11),
      I1 => accu_V_fu_844(10),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[2]_i_11_n_3\
    );
\B_V_data_1_payload_A[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4055"
    )
        port map (
      I0 => accu_V_fu_844(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(8),
      O => \B_V_data_1_payload_A[2]_i_12_n_3\
    );
\B_V_data_1_payload_A[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0851"
    )
        port map (
      I0 => accu_V_fu_844(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(14),
      O => \B_V_data_1_payload_A[2]_i_13_n_3\
    );
\B_V_data_1_payload_A[2]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I2 => accu_V_fu_844(13),
      I3 => accu_V_fu_844(12),
      O => \B_V_data_1_payload_A[2]_i_14_n_3\
    );
\B_V_data_1_payload_A[2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0851"
    )
        port map (
      I0 => accu_V_fu_844(11),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(10),
      O => \B_V_data_1_payload_A[2]_i_15_n_3\
    );
\B_V_data_1_payload_A[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"402A"
    )
        port map (
      I0 => accu_V_fu_844(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(9),
      O => \B_V_data_1_payload_A[2]_i_16_n_3\
    );
\B_V_data_1_payload_A[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => accu_V_fu_844(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(14),
      O => \B_V_data_1_payload_A[2]_i_18_n_3\
    );
\B_V_data_1_payload_A[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => accu_V_fu_844(12),
      I3 => accu_V_fu_844(13),
      O => \B_V_data_1_payload_A[2]_i_19_n_3\
    );
\B_V_data_1_payload_A[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln1039_6_fu_3149_p2,
      I1 => icmp_ln1039_4_fu_3093_p2,
      I2 => icmp_ln1039_3_fu_3065_p2,
      O => \B_V_data_1_payload_A[2]_i_2_n_3\
    );
\B_V_data_1_payload_A[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => accu_V_fu_844(11),
      I1 => accu_V_fu_844(10),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[2]_i_20_n_3\
    );
\B_V_data_1_payload_A[2]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => accu_V_fu_844(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => accu_V_fu_844(9),
      O => \B_V_data_1_payload_A[2]_i_21_n_3\
    );
\B_V_data_1_payload_A[2]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0851"
    )
        port map (
      I0 => accu_V_fu_844(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(14),
      O => \B_V_data_1_payload_A[2]_i_22_n_3\
    );
\B_V_data_1_payload_A[2]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I2 => accu_V_fu_844(13),
      I3 => accu_V_fu_844(12),
      O => \B_V_data_1_payload_A[2]_i_23_n_3\
    );
\B_V_data_1_payload_A[2]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0851"
    )
        port map (
      I0 => accu_V_fu_844(11),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(10),
      O => \B_V_data_1_payload_A[2]_i_24_n_3\
    );
\B_V_data_1_payload_A[2]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => accu_V_fu_844(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => accu_V_fu_844(8),
      O => \B_V_data_1_payload_A[2]_i_25_n_3\
    );
\B_V_data_1_payload_A[2]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => accu_V_fu_844(11),
      I3 => accu_V_fu_844(10),
      O => \B_V_data_1_payload_A[2]_i_27_n_3\
    );
\B_V_data_1_payload_A[2]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0557"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I2 => accu_V_fu_844(8),
      I3 => accu_V_fu_844(9),
      O => \B_V_data_1_payload_A[2]_i_28_n_3\
    );
\B_V_data_1_payload_A[2]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_844(15),
      I1 => accu_V_fu_844(14),
      O => \B_V_data_1_payload_A[2]_i_29_n_3\
    );
\B_V_data_1_payload_A[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => \B_V_data_1_payload_A[0]_i_5_n_3\,
      I1 => icmp_ln1039_4_fu_3093_p2,
      I2 => icmp_ln1039_6_fu_3149_p2,
      I3 => icmp_ln1039_3_fu_3065_p2,
      O => \B_V_data_1_payload_A[2]_i_3_n_3\
    );
\B_V_data_1_payload_A[2]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_844(13),
      I1 => accu_V_fu_844(12),
      O => \B_V_data_1_payload_A[2]_i_30_n_3\
    );
\B_V_data_1_payload_A[2]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4015"
    )
        port map (
      I0 => accu_V_fu_844(11),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(10),
      O => \B_V_data_1_payload_A[2]_i_31_n_3\
    );
\B_V_data_1_payload_A[2]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2640"
    )
        port map (
      I0 => accu_V_fu_844(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(8),
      O => \B_V_data_1_payload_A[2]_i_32_n_3\
    );
\B_V_data_1_payload_A[2]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3111"
    )
        port map (
      I0 => accu_V_fu_844(10),
      I1 => accu_V_fu_844(11),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[2]_i_34_n_3\
    );
\B_V_data_1_payload_A[2]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"117F"
    )
        port map (
      I0 => accu_V_fu_844(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(9),
      O => \B_V_data_1_payload_A[2]_i_35_n_3\
    );
\B_V_data_1_payload_A[2]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_844(15),
      I1 => accu_V_fu_844(14),
      O => \B_V_data_1_payload_A[2]_i_36_n_3\
    );
\B_V_data_1_payload_A[2]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_844(13),
      I1 => accu_V_fu_844(12),
      O => \B_V_data_1_payload_A[2]_i_37_n_3\
    );
\B_V_data_1_payload_A[2]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"402A"
    )
        port map (
      I0 => accu_V_fu_844(10),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(11),
      O => \B_V_data_1_payload_A[2]_i_38_n_3\
    );
\B_V_data_1_payload_A[2]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6208"
    )
        port map (
      I0 => accu_V_fu_844(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(8),
      O => \B_V_data_1_payload_A[2]_i_39_n_3\
    );
\B_V_data_1_payload_A[2]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1035"
    )
        port map (
      I0 => accu_V_fu_844(6),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I3 => accu_V_fu_844(7),
      O => \B_V_data_1_payload_A[2]_i_40_n_3\
    );
\B_V_data_1_payload_A[2]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5475"
    )
        port map (
      I0 => accu_V_fu_844(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I3 => accu_V_fu_844(4),
      O => \B_V_data_1_payload_A[2]_i_41_n_3\
    );
\B_V_data_1_payload_A[2]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4C07"
    )
        port map (
      I0 => accu_V_fu_844(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => accu_V_fu_844(3),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[2]_i_42_n_3\
    );
\B_V_data_1_payload_A[2]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => accu_V_fu_844(1),
      I1 => accu_V_fu_844(0),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[2]_i_43_n_3\
    );
\B_V_data_1_payload_A[2]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1940"
    )
        port map (
      I0 => accu_V_fu_844(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(6),
      O => \B_V_data_1_payload_A[2]_i_44_n_3\
    );
\B_V_data_1_payload_A[2]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C90"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I1 => accu_V_fu_844(5),
      I2 => accu_V_fu_844(4),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[2]_i_45_n_3\
    );
\B_V_data_1_payload_A[2]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I1 => accu_V_fu_844(3),
      I2 => accu_V_fu_844(2),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[2]_i_46_n_3\
    );
\B_V_data_1_payload_A[2]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => accu_V_fu_844(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(0),
      O => \B_V_data_1_payload_A[2]_i_47_n_3\
    );
\B_V_data_1_payload_A[2]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E0F"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I2 => accu_V_fu_844(7),
      I3 => accu_V_fu_844(6),
      O => \B_V_data_1_payload_A[2]_i_48_n_3\
    );
\B_V_data_1_payload_A[2]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0113"
    )
        port map (
      I0 => accu_V_fu_844(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I3 => accu_V_fu_844(4),
      O => \B_V_data_1_payload_A[2]_i_49_n_3\
    );
\B_V_data_1_payload_A[2]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B15"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I1 => accu_V_fu_844(2),
      I2 => accu_V_fu_844(3),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[2]_i_50_n_3\
    );
\B_V_data_1_payload_A[2]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5070"
    )
        port map (
      I0 => accu_V_fu_844(1),
      I1 => accu_V_fu_844(0),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[2]_i_51_n_3\
    );
\B_V_data_1_payload_A[2]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01A8"
    )
        port map (
      I0 => accu_V_fu_844(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(6),
      O => \B_V_data_1_payload_A[2]_i_52_n_3\
    );
\B_V_data_1_payload_A[2]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0360"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I1 => accu_V_fu_844(5),
      I2 => accu_V_fu_844(4),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[2]_i_53_n_3\
    );
\B_V_data_1_payload_A[2]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I1 => accu_V_fu_844(3),
      I2 => accu_V_fu_844(2),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[2]_i_54_n_3\
    );
\B_V_data_1_payload_A[2]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6003"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I1 => accu_V_fu_844(0),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I3 => accu_V_fu_844(1),
      O => \B_V_data_1_payload_A[2]_i_55_n_3\
    );
\B_V_data_1_payload_A[2]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7033"
    )
        port map (
      I0 => accu_V_fu_844(6),
      I1 => accu_V_fu_844(7),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[2]_i_56_n_3\
    );
\B_V_data_1_payload_A[2]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5475"
    )
        port map (
      I0 => accu_V_fu_844(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I3 => accu_V_fu_844(4),
      O => \B_V_data_1_payload_A[2]_i_57_n_3\
    );
\B_V_data_1_payload_A[2]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B15"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I1 => accu_V_fu_844(2),
      I2 => accu_V_fu_844(3),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[2]_i_58_n_3\
    );
\B_V_data_1_payload_A[2]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"155F"
    )
        port map (
      I0 => accu_V_fu_844(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I3 => accu_V_fu_844(0),
      O => \B_V_data_1_payload_A[2]_i_59_n_3\
    );
\B_V_data_1_payload_A[2]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9104"
    )
        port map (
      I0 => accu_V_fu_844(6),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(7),
      O => \B_V_data_1_payload_A[2]_i_60_n_3\
    );
\B_V_data_1_payload_A[2]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C90"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I1 => accu_V_fu_844(5),
      I2 => accu_V_fu_844(4),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[2]_i_61_n_3\
    );
\B_V_data_1_payload_A[2]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I1 => accu_V_fu_844(3),
      I2 => accu_V_fu_844(2),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[2]_i_62_n_3\
    );
\B_V_data_1_payload_A[2]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6208"
    )
        port map (
      I0 => accu_V_fu_844(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(0),
      O => \B_V_data_1_payload_A[2]_i_63_n_3\
    );
\B_V_data_1_payload_A[2]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => accu_V_fu_844(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I3 => accu_V_fu_844(5),
      O => \B_V_data_1_payload_A[2]_i_64_n_3\
    );
\B_V_data_1_payload_A[2]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"044F"
    )
        port map (
      I0 => accu_V_fu_844(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => accu_V_fu_844(3),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[2]_i_65_n_3\
    );
\B_V_data_1_payload_A[2]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => accu_V_fu_844(1),
      I1 => accu_V_fu_844(0),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[2]_i_66_n_3\
    );
\B_V_data_1_payload_A[2]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_844(6),
      I1 => accu_V_fu_844(7),
      O => \B_V_data_1_payload_A[2]_i_67_n_3\
    );
\B_V_data_1_payload_A[2]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0451"
    )
        port map (
      I0 => accu_V_fu_844(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I3 => accu_V_fu_844(4),
      O => \B_V_data_1_payload_A[2]_i_68_n_3\
    );
\B_V_data_1_payload_A[2]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I1 => accu_V_fu_844(3),
      I2 => accu_V_fu_844(2),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[2]_i_69_n_3\
    );
\B_V_data_1_payload_A[2]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => accu_V_fu_844(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I2 => accu_V_fu_844(0),
      O => \B_V_data_1_payload_A[2]_i_70_n_3\
    );
\B_V_data_1_payload_A[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => accu_V_fu_844(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      I3 => accu_V_fu_844(14),
      O => \B_V_data_1_payload_A[2]_i_9_n_3\
    );
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => icmp_ln1039_10_fu_3309_p2,
      I1 => icmp_ln1039_13_fu_3393_p2,
      I2 => icmp_ln1039_11_fu_3337_p2,
      I3 => \B_V_data_1_payload_A[3]_i_5_n_3\,
      O => \accu_V_23_reg_6775_reg[15]_0\(3)
    );
\B_V_data_1_payload_A[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7117"
    )
        port map (
      I0 => accu_V_1_fu_848(8),
      I1 => accu_V_1_fu_848(9),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[3]_i_10_n_3\
    );
\B_V_data_1_payload_A[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0851"
    )
        port map (
      I0 => accu_V_1_fu_848(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(14),
      O => \B_V_data_1_payload_A[3]_i_11_n_3\
    );
\B_V_data_1_payload_A[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6003"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(13),
      I2 => accu_V_1_fu_848(12),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[3]_i_12_n_3\
    );
\B_V_data_1_payload_A[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1940"
    )
        port map (
      I0 => accu_V_1_fu_848(11),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(10),
      O => \B_V_data_1_payload_A[3]_i_13_n_3\
    );
\B_V_data_1_payload_A[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9600"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => accu_V_1_fu_848(9),
      I3 => accu_V_1_fu_848(8),
      O => \B_V_data_1_payload_A[3]_i_14_n_3\
    );
\B_V_data_1_payload_A[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => accu_V_1_fu_848(13),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(12),
      O => \B_V_data_1_payload_A[3]_i_16_n_3\
    );
\B_V_data_1_payload_A[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1315"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(11),
      I2 => accu_V_1_fu_848(10),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[3]_i_17_n_3\
    );
\B_V_data_1_payload_A[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B2A"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(9),
      I2 => accu_V_1_fu_848(8),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[3]_i_18_n_3\
    );
\B_V_data_1_payload_A[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_848(14),
      I1 => accu_V_1_fu_848(15),
      O => \B_V_data_1_payload_A[3]_i_19_n_3\
    );
\B_V_data_1_payload_A[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4015"
    )
        port map (
      I0 => accu_V_1_fu_848(13),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(12),
      O => \B_V_data_1_payload_A[3]_i_20_n_3\
    );
\B_V_data_1_payload_A[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(10),
      I2 => accu_V_1_fu_848(11),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[3]_i_21_n_3\
    );
\B_V_data_1_payload_A[3]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A401"
    )
        port map (
      I0 => accu_V_1_fu_848(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(8),
      O => \B_V_data_1_payload_A[3]_i_22_n_3\
    );
\B_V_data_1_payload_A[3]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => accu_V_1_fu_848(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(14),
      O => \B_V_data_1_payload_A[3]_i_24_n_3\
    );
\B_V_data_1_payload_A[3]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"044C"
    )
        port map (
      I0 => accu_V_1_fu_848(12),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => accu_V_1_fu_848(13),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[3]_i_25_n_3\
    );
\B_V_data_1_payload_A[3]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1077"
    )
        port map (
      I0 => accu_V_1_fu_848(10),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(11),
      O => \B_V_data_1_payload_A[3]_i_26_n_3\
    );
\B_V_data_1_payload_A[3]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"147C"
    )
        port map (
      I0 => accu_V_1_fu_848(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(8),
      O => \B_V_data_1_payload_A[3]_i_27_n_3\
    );
\B_V_data_1_payload_A[3]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0851"
    )
        port map (
      I0 => accu_V_1_fu_848(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(14),
      O => \B_V_data_1_payload_A[3]_i_28_n_3\
    );
\B_V_data_1_payload_A[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6003"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(13),
      I2 => accu_V_1_fu_848(12),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[3]_i_29_n_3\
    );
\B_V_data_1_payload_A[3]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5802"
    )
        port map (
      I0 => accu_V_1_fu_848(11),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(10),
      O => \B_V_data_1_payload_A[3]_i_30_n_3\
    );
\B_V_data_1_payload_A[3]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6801"
    )
        port map (
      I0 => accu_V_1_fu_848(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(8),
      O => \B_V_data_1_payload_A[3]_i_31_n_3\
    );
\B_V_data_1_payload_A[3]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B2A"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(7),
      I2 => accu_V_1_fu_848(6),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[3]_i_32_n_3\
    );
\B_V_data_1_payload_A[3]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D4"
    )
        port map (
      I0 => accu_V_1_fu_848(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(5),
      O => \B_V_data_1_payload_A[3]_i_33_n_3\
    );
\B_V_data_1_payload_A[3]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => accu_V_1_fu_848(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(2),
      O => \B_V_data_1_payload_A[3]_i_34_n_3\
    );
\B_V_data_1_payload_A[3]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7550"
    )
        port map (
      I0 => accu_V_1_fu_848(1),
      I1 => accu_V_1_fu_848(0),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[3]_i_35_n_3\
    );
\B_V_data_1_payload_A[3]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C009"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(6),
      I2 => accu_V_1_fu_848(7),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[3]_i_36_n_3\
    );
\B_V_data_1_payload_A[3]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4029"
    )
        port map (
      I0 => accu_V_1_fu_848(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(5),
      O => \B_V_data_1_payload_A[3]_i_37_n_3\
    );
\B_V_data_1_payload_A[3]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0491"
    )
        port map (
      I0 => accu_V_1_fu_848(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(2),
      O => \B_V_data_1_payload_A[3]_i_38_n_3\
    );
\B_V_data_1_payload_A[3]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8029"
    )
        port map (
      I0 => accu_V_1_fu_848(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(0),
      O => \B_V_data_1_payload_A[3]_i_39_n_3\
    );
\B_V_data_1_payload_A[3]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"54FC"
    )
        port map (
      I0 => accu_V_1_fu_848(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(6),
      O => \B_V_data_1_payload_A[3]_i_40_n_3\
    );
\B_V_data_1_payload_A[3]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => accu_V_1_fu_848(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(4),
      O => \B_V_data_1_payload_A[3]_i_41_n_3\
    );
\B_V_data_1_payload_A[3]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0117"
    )
        port map (
      I0 => accu_V_1_fu_848(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(2),
      O => \B_V_data_1_payload_A[3]_i_42_n_3\
    );
\B_V_data_1_payload_A[3]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5075"
    )
        port map (
      I0 => accu_V_1_fu_848(1),
      I1 => accu_V_1_fu_848(0),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[3]_i_43_n_3\
    );
\B_V_data_1_payload_A[3]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A801"
    )
        port map (
      I0 => accu_V_1_fu_848(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(6),
      O => \B_V_data_1_payload_A[3]_i_44_n_3\
    );
\B_V_data_1_payload_A[3]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5108"
    )
        port map (
      I0 => accu_V_1_fu_848(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(4),
      O => \B_V_data_1_payload_A[3]_i_45_n_3\
    );
\B_V_data_1_payload_A[3]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0268"
    )
        port map (
      I0 => accu_V_1_fu_848(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(3),
      O => \B_V_data_1_payload_A[3]_i_46_n_3\
    );
\B_V_data_1_payload_A[3]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0892"
    )
        port map (
      I0 => accu_V_1_fu_848(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(0),
      O => \B_V_data_1_payload_A[3]_i_47_n_3\
    );
\B_V_data_1_payload_A[3]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(7),
      O => \B_V_data_1_payload_A[3]_i_48_n_3\
    );
\B_V_data_1_payload_A[3]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45C7"
    )
        port map (
      I0 => accu_V_1_fu_848(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(4),
      O => \B_V_data_1_payload_A[3]_i_49_n_3\
    );
\B_V_data_1_payload_A[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => icmp_ln1039_12_fu_3365_p2,
      I1 => icmp_ln1039_9_fu_3281_p2,
      I2 => icmp_ln1039_8_fu_3253_p2,
      I3 => icmp_ln1039_7_fu_3225_p2,
      O => \B_V_data_1_payload_A[3]_i_5_n_3\
    );
\B_V_data_1_payload_A[3]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AB"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => accu_V_1_fu_848(2),
      I3 => accu_V_1_fu_848(3),
      O => \B_V_data_1_payload_A[3]_i_50_n_3\
    );
\B_V_data_1_payload_A[3]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"143D"
    )
        port map (
      I0 => accu_V_1_fu_848(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(0),
      O => \B_V_data_1_payload_A[3]_i_51_n_3\
    );
\B_V_data_1_payload_A[3]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => accu_V_1_fu_848(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => accu_V_1_fu_848(6),
      O => \B_V_data_1_payload_A[3]_i_52_n_3\
    );
\B_V_data_1_payload_A[3]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8218"
    )
        port map (
      I0 => accu_V_1_fu_848(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(4),
      O => \B_V_data_1_payload_A[3]_i_53_n_3\
    );
\B_V_data_1_payload_A[3]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3006"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(2),
      I2 => accu_V_1_fu_848(3),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[3]_i_54_n_3\
    );
\B_V_data_1_payload_A[3]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2940"
    )
        port map (
      I0 => accu_V_1_fu_848(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(0),
      O => \B_V_data_1_payload_A[3]_i_55_n_3\
    );
\B_V_data_1_payload_A[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => accu_V_1_fu_848(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(14),
      O => \B_V_data_1_payload_A[3]_i_7_n_3\
    );
\B_V_data_1_payload_A[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"044C"
    )
        port map (
      I0 => accu_V_1_fu_848(12),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => accu_V_1_fu_848(13),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[3]_i_8_n_3\
    );
\B_V_data_1_payload_A[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1035"
    )
        port map (
      I0 => accu_V_1_fu_848(10),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(11),
      O => \B_V_data_1_payload_A[3]_i_9_n_3\
    );
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177EE881E881177E"
    )
        port map (
      I0 => icmp_ln1039_12_fu_3365_p2,
      I1 => icmp_ln1039_9_fu_3281_p2,
      I2 => icmp_ln1039_8_fu_3253_p2,
      I3 => icmp_ln1039_7_fu_3225_p2,
      I4 => \B_V_data_1_payload_A[5]_i_3_n_3\,
      I5 => \B_V_data_1_payload_A[5]_i_2_n_3\,
      O => \accu_V_23_reg_6775_reg[15]_0\(4)
    );
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE8EEEEEEF"
    )
        port map (
      I0 => \B_V_data_1_payload_A[5]_i_2_n_3\,
      I1 => \B_V_data_1_payload_A[5]_i_3_n_3\,
      I2 => icmp_ln1039_7_fu_3225_p2,
      I3 => icmp_ln1039_8_fu_3253_p2,
      I4 => icmp_ln1039_9_fu_3281_p2,
      I5 => icmp_ln1039_12_fu_3365_p2,
      O => \accu_V_23_reg_6775_reg[15]_0\(5)
    );
\B_V_data_1_payload_A[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"147C"
    )
        port map (
      I0 => accu_V_1_fu_848(13),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(12),
      O => \B_V_data_1_payload_A[5]_i_10_n_3\
    );
\B_V_data_1_payload_A[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0466"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => accu_V_1_fu_848(10),
      I3 => accu_V_1_fu_848(11),
      O => \B_V_data_1_payload_A[5]_i_11_n_3\
    );
\B_V_data_1_payload_A[5]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0053"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(8),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(9),
      O => \B_V_data_1_payload_A[5]_i_12_n_3\
    );
\B_V_data_1_payload_A[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2841"
    )
        port map (
      I0 => accu_V_1_fu_848(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(14),
      O => \B_V_data_1_payload_A[5]_i_13_n_3\
    );
\B_V_data_1_payload_A[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2881"
    )
        port map (
      I0 => accu_V_1_fu_848(12),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(13),
      O => \B_V_data_1_payload_A[5]_i_14_n_3\
    );
\B_V_data_1_payload_A[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0861"
    )
        port map (
      I0 => accu_V_1_fu_848(11),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(10),
      O => \B_V_data_1_payload_A[5]_i_15_n_3\
    );
\B_V_data_1_payload_A[5]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0630"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(9),
      I2 => accu_V_1_fu_848(8),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[5]_i_16_n_3\
    );
\B_V_data_1_payload_A[5]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => accu_V_1_fu_848(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(14),
      O => \B_V_data_1_payload_A[5]_i_18_n_3\
    );
\B_V_data_1_payload_A[5]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"044C"
    )
        port map (
      I0 => accu_V_1_fu_848(12),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => accu_V_1_fu_848(13),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[5]_i_19_n_3\
    );
\B_V_data_1_payload_A[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln1039_13_fu_3393_p2,
      I1 => icmp_ln1039_11_fu_3337_p2,
      I2 => icmp_ln1039_10_fu_3309_p2,
      O => \B_V_data_1_payload_A[5]_i_2_n_3\
    );
\B_V_data_1_payload_A[5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => accu_V_1_fu_848(11),
      O => \B_V_data_1_payload_A[5]_i_20_n_3\
    );
\B_V_data_1_payload_A[5]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"054F"
    )
        port map (
      I0 => accu_V_1_fu_848(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(9),
      O => \B_V_data_1_payload_A[5]_i_21_n_3\
    );
\B_V_data_1_payload_A[5]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0851"
    )
        port map (
      I0 => accu_V_1_fu_848(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(14),
      O => \B_V_data_1_payload_A[5]_i_22_n_3\
    );
\B_V_data_1_payload_A[5]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6003"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(13),
      I2 => accu_V_1_fu_848(12),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[5]_i_23_n_3\
    );
\B_V_data_1_payload_A[5]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => accu_V_1_fu_848(11),
      I3 => accu_V_1_fu_848(10),
      O => \B_V_data_1_payload_A[5]_i_24_n_3\
    );
\B_V_data_1_payload_A[5]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6204"
    )
        port map (
      I0 => accu_V_1_fu_848(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(8),
      O => \B_V_data_1_payload_A[5]_i_25_n_3\
    );
\B_V_data_1_payload_A[5]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => accu_V_1_fu_848(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(14),
      O => \B_V_data_1_payload_A[5]_i_27_n_3\
    );
\B_V_data_1_payload_A[5]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"044C"
    )
        port map (
      I0 => accu_V_1_fu_848(12),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => accu_V_1_fu_848(13),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[5]_i_28_n_3\
    );
\B_V_data_1_payload_A[5]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1501"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(10),
      I2 => accu_V_1_fu_848(11),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[5]_i_29_n_3\
    );
\B_V_data_1_payload_A[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => \B_V_data_1_payload_A[3]_i_5_n_3\,
      I1 => icmp_ln1039_11_fu_3337_p2,
      I2 => icmp_ln1039_13_fu_3393_p2,
      I3 => icmp_ln1039_10_fu_3309_p2,
      O => \B_V_data_1_payload_A[5]_i_3_n_3\
    );
\B_V_data_1_payload_A[5]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222B"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(9),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(8),
      O => \B_V_data_1_payload_A[5]_i_30_n_3\
    );
\B_V_data_1_payload_A[5]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0851"
    )
        port map (
      I0 => accu_V_1_fu_848(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(14),
      O => \B_V_data_1_payload_A[5]_i_31_n_3\
    );
\B_V_data_1_payload_A[5]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6003"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(13),
      I2 => accu_V_1_fu_848(12),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[5]_i_32_n_3\
    );
\B_V_data_1_payload_A[5]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0390"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(11),
      I2 => accu_V_1_fu_848(10),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[5]_i_33_n_3\
    );
\B_V_data_1_payload_A[5]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => accu_V_1_fu_848(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => accu_V_1_fu_848(9),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[5]_i_34_n_3\
    );
\B_V_data_1_payload_A[5]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => accu_V_1_fu_848(13),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(12),
      O => \B_V_data_1_payload_A[5]_i_36_n_3\
    );
\B_V_data_1_payload_A[5]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => accu_V_1_fu_848(11),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => accu_V_1_fu_848(10),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[5]_i_37_n_3\
    );
\B_V_data_1_payload_A[5]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B5"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(8),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(9),
      O => \B_V_data_1_payload_A[5]_i_38_n_3\
    );
\B_V_data_1_payload_A[5]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_848(14),
      I1 => accu_V_1_fu_848(15),
      O => \B_V_data_1_payload_A[5]_i_39_n_3\
    );
\B_V_data_1_payload_A[5]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4015"
    )
        port map (
      I0 => accu_V_1_fu_848(13),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(12),
      O => \B_V_data_1_payload_A[5]_i_40_n_3\
    );
\B_V_data_1_payload_A[5]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4026"
    )
        port map (
      I0 => accu_V_1_fu_848(11),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(10),
      O => \B_V_data_1_payload_A[5]_i_41_n_3\
    );
\B_V_data_1_payload_A[5]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4124"
    )
        port map (
      I0 => accu_V_1_fu_848(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(9),
      O => \B_V_data_1_payload_A[5]_i_42_n_3\
    );
\B_V_data_1_payload_A[5]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"053F"
    )
        port map (
      I0 => accu_V_1_fu_848(6),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(7),
      O => \B_V_data_1_payload_A[5]_i_43_n_3\
    );
\B_V_data_1_payload_A[5]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1153"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(5),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(4),
      O => \B_V_data_1_payload_A[5]_i_44_n_3\
    );
\B_V_data_1_payload_A[5]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"047C"
    )
        port map (
      I0 => accu_V_1_fu_848(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(3),
      O => \B_V_data_1_payload_A[5]_i_45_n_3\
    );
\B_V_data_1_payload_A[5]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0017"
    )
        port map (
      I0 => accu_V_1_fu_848(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => accu_V_1_fu_848(0),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[5]_i_46_n_3\
    );
\B_V_data_1_payload_A[5]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1A40"
    )
        port map (
      I0 => accu_V_1_fu_848(6),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(7),
      O => \B_V_data_1_payload_A[5]_i_47_n_3\
    );
\B_V_data_1_payload_A[5]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(4),
      I2 => accu_V_1_fu_848(5),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[5]_i_48_n_3\
    );
\B_V_data_1_payload_A[5]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(3),
      I2 => accu_V_1_fu_848(2),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[5]_i_49_n_3\
    );
\B_V_data_1_payload_A[5]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0258"
    )
        port map (
      I0 => accu_V_1_fu_848(0),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(1),
      O => \B_V_data_1_payload_A[5]_i_50_n_3\
    );
\B_V_data_1_payload_A[5]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"044F"
    )
        port map (
      I0 => accu_V_1_fu_848(6),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(7),
      O => \B_V_data_1_payload_A[5]_i_51_n_3\
    );
\B_V_data_1_payload_A[5]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1331"
    )
        port map (
      I0 => accu_V_1_fu_848(4),
      I1 => accu_V_1_fu_848(5),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[5]_i_52_n_3\
    );
\B_V_data_1_payload_A[5]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"143F"
    )
        port map (
      I0 => accu_V_1_fu_848(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(3),
      O => \B_V_data_1_payload_A[5]_i_53_n_3\
    );
\B_V_data_1_payload_A[5]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0322"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(1),
      I2 => accu_V_1_fu_848(0),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[5]_i_54_n_3\
    );
\B_V_data_1_payload_A[5]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => accu_V_1_fu_848(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => accu_V_1_fu_848(6),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[5]_i_55_n_3\
    );
\B_V_data_1_payload_A[5]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4128"
    )
        port map (
      I0 => accu_V_1_fu_848(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(4),
      O => \B_V_data_1_payload_A[5]_i_56_n_3\
    );
\B_V_data_1_payload_A[5]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2940"
    )
        port map (
      I0 => accu_V_1_fu_848(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(3),
      O => \B_V_data_1_payload_A[5]_i_57_n_3\
    );
\B_V_data_1_payload_A[5]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3009"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(1),
      I2 => accu_V_1_fu_848(0),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[5]_i_58_n_3\
    );
\B_V_data_1_payload_A[5]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5501"
    )
        port map (
      I0 => accu_V_1_fu_848(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => accu_V_1_fu_848(6),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[5]_i_59_n_3\
    );
\B_V_data_1_payload_A[5]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"020A"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => accu_V_1_fu_848(5),
      I3 => accu_V_1_fu_848(4),
      O => \B_V_data_1_payload_A[5]_i_60_n_3\
    );
\B_V_data_1_payload_A[5]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"41C3"
    )
        port map (
      I0 => accu_V_1_fu_848(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(2),
      O => \B_V_data_1_payload_A[5]_i_61_n_3\
    );
\B_V_data_1_payload_A[5]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(1),
      O => \B_V_data_1_payload_A[5]_i_62_n_3\
    );
\B_V_data_1_payload_A[5]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0198"
    )
        port map (
      I0 => accu_V_1_fu_848(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(6),
      O => \B_V_data_1_payload_A[5]_i_63_n_3\
    );
\B_V_data_1_payload_A[5]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0491"
    )
        port map (
      I0 => accu_V_1_fu_848(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(5),
      O => \B_V_data_1_payload_A[5]_i_64_n_3\
    );
\B_V_data_1_payload_A[5]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8214"
    )
        port map (
      I0 => accu_V_1_fu_848(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(2),
      O => \B_V_data_1_payload_A[5]_i_65_n_3\
    );
\B_V_data_1_payload_A[5]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => accu_V_1_fu_848(0),
      I1 => accu_V_1_fu_848(1),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[5]_i_66_n_3\
    );
\B_V_data_1_payload_A[5]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5551"
    )
        port map (
      I0 => accu_V_1_fu_848(7),
      I1 => accu_V_1_fu_848(6),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[5]_i_67_n_3\
    );
\B_V_data_1_payload_A[5]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0075"
    )
        port map (
      I0 => accu_V_1_fu_848(5),
      I1 => accu_V_1_fu_848(4),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[5]_i_68_n_3\
    );
\B_V_data_1_payload_A[5]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0145"
    )
        port map (
      I0 => accu_V_1_fu_848(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(2),
      O => \B_V_data_1_payload_A[5]_i_69_n_3\
    );
\B_V_data_1_payload_A[5]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I2 => accu_V_1_fu_848(1),
      I3 => accu_V_1_fu_848(0),
      O => \B_V_data_1_payload_A[5]_i_70_n_3\
    );
\B_V_data_1_payload_A[5]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01A8"
    )
        port map (
      I0 => accu_V_1_fu_848(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(6),
      O => \B_V_data_1_payload_A[5]_i_71_n_3\
    );
\B_V_data_1_payload_A[5]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0390"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I1 => accu_V_1_fu_848(4),
      I2 => accu_V_1_fu_848(5),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      O => \B_V_data_1_payload_A[5]_i_72_n_3\
    );
\B_V_data_1_payload_A[5]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01A4"
    )
        port map (
      I0 => accu_V_1_fu_848(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(3),
      O => \B_V_data_1_payload_A[5]_i_73_n_3\
    );
\B_V_data_1_payload_A[5]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5104"
    )
        port map (
      I0 => accu_V_1_fu_848(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(0),
      O => \B_V_data_1_payload_A[5]_i_74_n_3\
    );
\B_V_data_1_payload_A[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"82AA"
    )
        port map (
      I0 => accu_V_1_fu_848(15),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      I3 => accu_V_1_fu_848(14),
      O => \B_V_data_1_payload_A[5]_i_9_n_3\
    );
\B_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => icmp_ln1039_17_fu_3553_p2,
      I1 => icmp_ln1039_20_fu_3637_p2,
      I2 => icmp_ln1039_18_fu_3581_p2,
      I3 => \B_V_data_1_payload_A[6]_i_5_n_3\,
      O => \accu_V_23_reg_6775_reg[15]_0\(6)
    );
\B_V_data_1_payload_A[6]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_852(13),
      I1 => accu_V_2_fu_852(12),
      O => \B_V_data_1_payload_A[6]_i_10_n_3\
    );
\B_V_data_1_payload_A[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E1"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I2 => accu_V_2_fu_852(10),
      I3 => accu_V_2_fu_852(11),
      O => \B_V_data_1_payload_A[6]_i_11_n_3\
    );
\B_V_data_1_payload_A[6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0492"
    )
        port map (
      I0 => accu_V_2_fu_852(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(8),
      O => \B_V_data_1_payload_A[6]_i_12_n_3\
    );
\B_V_data_1_payload_A[6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => accu_V_2_fu_852(11),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => accu_V_2_fu_852(10),
      O => \B_V_data_1_payload_A[6]_i_14_n_3\
    );
\B_V_data_1_payload_A[6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1711"
    )
        port map (
      I0 => accu_V_2_fu_852(8),
      I1 => accu_V_2_fu_852(9),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[6]_i_15_n_3\
    );
\B_V_data_1_payload_A[6]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_852(15),
      I1 => accu_V_2_fu_852(14),
      O => \B_V_data_1_payload_A[6]_i_16_n_3\
    );
\B_V_data_1_payload_A[6]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_852(13),
      I1 => accu_V_2_fu_852(12),
      O => \B_V_data_1_payload_A[6]_i_17_n_3\
    );
\B_V_data_1_payload_A[6]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => accu_V_2_fu_852(10),
      I1 => accu_V_2_fu_852(11),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[6]_i_18_n_3\
    );
\B_V_data_1_payload_A[6]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2D00"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => accu_V_2_fu_852(9),
      I3 => accu_V_2_fu_852(8),
      O => \B_V_data_1_payload_A[6]_i_19_n_3\
    );
\B_V_data_1_payload_A[6]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => accu_V_2_fu_852(11),
      I1 => accu_V_2_fu_852(10),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[6]_i_21_n_3\
    );
\B_V_data_1_payload_A[6]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45D7"
    )
        port map (
      I0 => accu_V_2_fu_852(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(8),
      O => \B_V_data_1_payload_A[6]_i_22_n_3\
    );
\B_V_data_1_payload_A[6]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_852(15),
      I1 => accu_V_2_fu_852(14),
      O => \B_V_data_1_payload_A[6]_i_23_n_3\
    );
\B_V_data_1_payload_A[6]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_852(13),
      I1 => accu_V_2_fu_852(12),
      O => \B_V_data_1_payload_A[6]_i_24_n_3\
    );
\B_V_data_1_payload_A[6]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E1"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I2 => accu_V_2_fu_852(10),
      I3 => accu_V_2_fu_852(11),
      O => \B_V_data_1_payload_A[6]_i_25_n_3\
    );
\B_V_data_1_payload_A[6]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9208"
    )
        port map (
      I0 => accu_V_2_fu_852(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(9),
      O => \B_V_data_1_payload_A[6]_i_26_n_3\
    );
\B_V_data_1_payload_A[6]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0117"
    )
        port map (
      I0 => accu_V_2_fu_852(6),
      I1 => accu_V_2_fu_852(7),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[6]_i_27_n_3\
    );
\B_V_data_1_payload_A[6]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I1 => accu_V_2_fu_852(5),
      O => \B_V_data_1_payload_A[6]_i_28_n_3\
    );
\B_V_data_1_payload_A[6]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"41CF"
    )
        port map (
      I0 => accu_V_2_fu_852(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(3),
      O => \B_V_data_1_payload_A[6]_i_29_n_3\
    );
\B_V_data_1_payload_A[6]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003B"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I2 => accu_V_2_fu_852(0),
      I3 => accu_V_2_fu_852(1),
      O => \B_V_data_1_payload_A[6]_i_30_n_3\
    );
\B_V_data_1_payload_A[6]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1640"
    )
        port map (
      I0 => accu_V_2_fu_852(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(6),
      O => \B_V_data_1_payload_A[6]_i_31_n_3\
    );
\B_V_data_1_payload_A[6]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => accu_V_2_fu_852(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => accu_V_2_fu_852(4),
      O => \B_V_data_1_payload_A[6]_i_32_n_3\
    );
\B_V_data_1_payload_A[6]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9204"
    )
        port map (
      I0 => accu_V_2_fu_852(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(3),
      O => \B_V_data_1_payload_A[6]_i_33_n_3\
    );
\B_V_data_1_payload_A[6]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"401A"
    )
        port map (
      I0 => accu_V_2_fu_852(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(0),
      O => \B_V_data_1_payload_A[6]_i_34_n_3\
    );
\B_V_data_1_payload_A[6]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45DD"
    )
        port map (
      I0 => accu_V_2_fu_852(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(6),
      O => \B_V_data_1_payload_A[6]_i_35_n_3\
    );
\B_V_data_1_payload_A[6]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A2E"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I2 => accu_V_2_fu_852(5),
      I3 => accu_V_2_fu_852(4),
      O => \B_V_data_1_payload_A[6]_i_36_n_3\
    );
\B_V_data_1_payload_A[6]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1075"
    )
        port map (
      I0 => accu_V_2_fu_852(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(2),
      O => \B_V_data_1_payload_A[6]_i_37_n_3\
    );
\B_V_data_1_payload_A[6]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"41D5"
    )
        port map (
      I0 => accu_V_2_fu_852(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(0),
      O => \B_V_data_1_payload_A[6]_i_38_n_3\
    );
\B_V_data_1_payload_A[6]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A108"
    )
        port map (
      I0 => accu_V_2_fu_852(6),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(7),
      O => \B_V_data_1_payload_A[6]_i_39_n_3\
    );
\B_V_data_1_payload_A[6]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1881"
    )
        port map (
      I0 => accu_V_2_fu_852(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(4),
      O => \B_V_data_1_payload_A[6]_i_40_n_3\
    );
\B_V_data_1_payload_A[6]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A2"
    )
        port map (
      I0 => accu_V_2_fu_852(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(3),
      O => \B_V_data_1_payload_A[6]_i_41_n_3\
    );
\B_V_data_1_payload_A[6]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8128"
    )
        port map (
      I0 => accu_V_2_fu_852(0),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(1),
      O => \B_V_data_1_payload_A[6]_i_42_n_3\
    );
\B_V_data_1_payload_A[6]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1713"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I1 => accu_V_2_fu_852(7),
      I2 => accu_V_2_fu_852(6),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[6]_i_43_n_3\
    );
\B_V_data_1_payload_A[6]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11F3"
    )
        port map (
      I0 => accu_V_2_fu_852(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(5),
      O => \B_V_data_1_payload_A[6]_i_44_n_3\
    );
\B_V_data_1_payload_A[6]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D1"
    )
        port map (
      I0 => accu_V_2_fu_852(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(3),
      O => \B_V_data_1_payload_A[6]_i_45_n_3\
    );
\B_V_data_1_payload_A[6]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F11"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I1 => accu_V_2_fu_852(1),
      I2 => accu_V_2_fu_852(0),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[6]_i_46_n_3\
    );
\B_V_data_1_payload_A[6]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5802"
    )
        port map (
      I0 => accu_V_2_fu_852(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(6),
      O => \B_V_data_1_payload_A[6]_i_47_n_3\
    );
\B_V_data_1_payload_A[6]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"09C0"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I1 => accu_V_2_fu_852(5),
      I2 => accu_V_2_fu_852(4),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[6]_i_48_n_3\
    );
\B_V_data_1_payload_A[6]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0930"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I1 => accu_V_2_fu_852(3),
      I2 => accu_V_2_fu_852(2),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[6]_i_49_n_3\
    );
\B_V_data_1_payload_A[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => icmp_ln1039_19_fu_3609_p2,
      I1 => icmp_ln1039_16_fu_3525_p2,
      I2 => icmp_ln1039_15_fu_3497_p2,
      I3 => icmp_ln1039_14_fu_3469_p2,
      O => \B_V_data_1_payload_A[6]_i_5_n_3\
    );
\B_V_data_1_payload_A[6]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C006"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I1 => accu_V_2_fu_852(1),
      I2 => accu_V_2_fu_852(0),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[6]_i_50_n_3\
    );
\B_V_data_1_payload_A[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => accu_V_2_fu_852(11),
      I1 => accu_V_2_fu_852(10),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[6]_i_7_n_3\
    );
\B_V_data_1_payload_A[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5015"
    )
        port map (
      I0 => accu_V_2_fu_852(9),
      I1 => accu_V_2_fu_852(8),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[6]_i_8_n_3\
    );
\B_V_data_1_payload_A[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_852(15),
      I1 => accu_V_2_fu_852(14),
      O => \B_V_data_1_payload_A[6]_i_9_n_3\
    );
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177EE881E881177E"
    )
        port map (
      I0 => icmp_ln1039_19_fu_3609_p2,
      I1 => icmp_ln1039_16_fu_3525_p2,
      I2 => icmp_ln1039_15_fu_3497_p2,
      I3 => icmp_ln1039_14_fu_3469_p2,
      I4 => \B_V_data_1_payload_A[8]_i_3_n_3\,
      I5 => \B_V_data_1_payload_A[8]_i_2_n_3\,
      O => \accu_V_23_reg_6775_reg[15]_0\(7)
    );
\B_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE8EEEEEEF"
    )
        port map (
      I0 => \B_V_data_1_payload_A[8]_i_2_n_3\,
      I1 => \B_V_data_1_payload_A[8]_i_3_n_3\,
      I2 => icmp_ln1039_14_fu_3469_p2,
      I3 => icmp_ln1039_15_fu_3497_p2,
      I4 => icmp_ln1039_16_fu_3525_p2,
      I5 => icmp_ln1039_19_fu_3609_p2,
      O => \accu_V_23_reg_6775_reg[15]_0\(8)
    );
\B_V_data_1_payload_A[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_852(15),
      I1 => accu_V_2_fu_852(14),
      O => \B_V_data_1_payload_A[8]_i_10_n_3\
    );
\B_V_data_1_payload_A[8]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_852(13),
      I1 => accu_V_2_fu_852(12),
      O => \B_V_data_1_payload_A[8]_i_11_n_3\
    );
\B_V_data_1_payload_A[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_852(10),
      I1 => accu_V_2_fu_852(11),
      O => \B_V_data_1_payload_A[8]_i_12_n_3\
    );
\B_V_data_1_payload_A[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0491"
    )
        port map (
      I0 => accu_V_2_fu_852(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(8),
      O => \B_V_data_1_payload_A[8]_i_13_n_3\
    );
\B_V_data_1_payload_A[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I1 => accu_V_2_fu_852(9),
      I2 => accu_V_2_fu_852(8),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[8]_i_15_n_3\
    );
\B_V_data_1_payload_A[8]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_852(15),
      I1 => accu_V_2_fu_852(14),
      O => \B_V_data_1_payload_A[8]_i_16_n_3\
    );
\B_V_data_1_payload_A[8]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_852(13),
      I1 => accu_V_2_fu_852(12),
      O => \B_V_data_1_payload_A[8]_i_17_n_3\
    );
\B_V_data_1_payload_A[8]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_852(10),
      I1 => accu_V_2_fu_852(11),
      O => \B_V_data_1_payload_A[8]_i_18_n_3\
    );
\B_V_data_1_payload_A[8]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accu_V_2_fu_852(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => accu_V_2_fu_852(8),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[8]_i_19_n_3\
    );
\B_V_data_1_payload_A[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln1039_20_fu_3637_p2,
      I1 => icmp_ln1039_18_fu_3581_p2,
      I2 => icmp_ln1039_17_fu_3553_p2,
      O => \B_V_data_1_payload_A[8]_i_2_n_3\
    );
\B_V_data_1_payload_A[8]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => accu_V_2_fu_852(11),
      I1 => accu_V_2_fu_852(10),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[8]_i_21_n_3\
    );
\B_V_data_1_payload_A[8]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002B"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I1 => accu_V_2_fu_852(9),
      I2 => accu_V_2_fu_852(8),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[8]_i_22_n_3\
    );
\B_V_data_1_payload_A[8]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_852(15),
      I1 => accu_V_2_fu_852(14),
      O => \B_V_data_1_payload_A[8]_i_23_n_3\
    );
\B_V_data_1_payload_A[8]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_852(13),
      I1 => accu_V_2_fu_852(12),
      O => \B_V_data_1_payload_A[8]_i_24_n_3\
    );
\B_V_data_1_payload_A[8]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => accu_V_2_fu_852(11),
      I1 => accu_V_2_fu_852(10),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[8]_i_25_n_3\
    );
\B_V_data_1_payload_A[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0390"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I1 => accu_V_2_fu_852(9),
      I2 => accu_V_2_fu_852(8),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[8]_i_26_n_3\
    );
\B_V_data_1_payload_A[8]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => accu_V_2_fu_852(11),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => accu_V_2_fu_852(10),
      O => \B_V_data_1_payload_A[8]_i_28_n_3\
    );
\B_V_data_1_payload_A[8]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I2 => accu_V_2_fu_852(9),
      O => \B_V_data_1_payload_A[8]_i_29_n_3\
    );
\B_V_data_1_payload_A[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => \B_V_data_1_payload_A[6]_i_5_n_3\,
      I1 => icmp_ln1039_18_fu_3581_p2,
      I2 => icmp_ln1039_20_fu_3637_p2,
      I3 => icmp_ln1039_17_fu_3553_p2,
      O => \B_V_data_1_payload_A[8]_i_3_n_3\
    );
\B_V_data_1_payload_A[8]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_852(15),
      I1 => accu_V_2_fu_852(14),
      O => \B_V_data_1_payload_A[8]_i_30_n_3\
    );
\B_V_data_1_payload_A[8]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_852(13),
      I1 => accu_V_2_fu_852(12),
      O => \B_V_data_1_payload_A[8]_i_31_n_3\
    );
\B_V_data_1_payload_A[8]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => accu_V_2_fu_852(10),
      I1 => accu_V_2_fu_852(11),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[8]_i_32_n_3\
    );
\B_V_data_1_payload_A[8]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => accu_V_2_fu_852(9),
      I3 => accu_V_2_fu_852(8),
      O => \B_V_data_1_payload_A[8]_i_33_n_3\
    );
\B_V_data_1_payload_A[8]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0074"
    )
        port map (
      I0 => accu_V_2_fu_852(6),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(7),
      O => \B_V_data_1_payload_A[8]_i_34_n_3\
    );
\B_V_data_1_payload_A[8]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F01"
    )
        port map (
      I0 => accu_V_2_fu_852(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => accu_V_2_fu_852(4),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[8]_i_35_n_3\
    );
\B_V_data_1_payload_A[8]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1455"
    )
        port map (
      I0 => accu_V_2_fu_852(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(2),
      O => \B_V_data_1_payload_A[8]_i_36_n_3\
    );
\B_V_data_1_payload_A[8]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => accu_V_2_fu_852(1),
      I1 => accu_V_2_fu_852(0),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[8]_i_37_n_3\
    );
\B_V_data_1_payload_A[8]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04A1"
    )
        port map (
      I0 => accu_V_2_fu_852(6),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(7),
      O => \B_V_data_1_payload_A[8]_i_38_n_3\
    );
\B_V_data_1_payload_A[8]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C006"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I1 => accu_V_2_fu_852(4),
      I2 => accu_V_2_fu_852(5),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[8]_i_39_n_3\
    );
\B_V_data_1_payload_A[8]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1482"
    )
        port map (
      I0 => accu_V_2_fu_852(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(3),
      O => \B_V_data_1_payload_A[8]_i_40_n_3\
    );
\B_V_data_1_payload_A[8]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => accu_V_2_fu_852(1),
      I1 => accu_V_2_fu_852(0),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[8]_i_41_n_3\
    );
\B_V_data_1_payload_A[8]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => accu_V_2_fu_852(6),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => accu_V_2_fu_852(7),
      O => \B_V_data_1_payload_A[8]_i_42_n_3\
    );
\B_V_data_1_payload_A[8]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"09FF"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I2 => accu_V_2_fu_852(4),
      I3 => accu_V_2_fu_852(5),
      O => \B_V_data_1_payload_A[8]_i_43_n_3\
    );
\B_V_data_1_payload_A[8]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I1 => accu_V_2_fu_852(3),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(2),
      O => \B_V_data_1_payload_A[8]_i_44_n_3\
    );
\B_V_data_1_payload_A[8]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => accu_V_2_fu_852(0),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(1),
      O => \B_V_data_1_payload_A[8]_i_45_n_3\
    );
\B_V_data_1_payload_A[8]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => accu_V_2_fu_852(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => accu_V_2_fu_852(6),
      O => \B_V_data_1_payload_A[8]_i_46_n_3\
    );
\B_V_data_1_payload_A[8]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => accu_V_2_fu_852(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(4),
      O => \B_V_data_1_payload_A[8]_i_47_n_3\
    );
\B_V_data_1_payload_A[8]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => accu_V_2_fu_852(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => accu_V_2_fu_852(2),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[8]_i_48_n_3\
    );
\B_V_data_1_payload_A[8]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A8"
    )
        port map (
      I0 => accu_V_2_fu_852(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(0),
      O => \B_V_data_1_payload_A[8]_i_49_n_3\
    );
\B_V_data_1_payload_A[8]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0999"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => accu_V_2_fu_852(7),
      I3 => accu_V_2_fu_852(6),
      O => \B_V_data_1_payload_A[8]_i_50_n_3\
    );
\B_V_data_1_payload_A[8]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40D3"
    )
        port map (
      I0 => accu_V_2_fu_852(4),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(5),
      O => \B_V_data_1_payload_A[8]_i_51_n_3\
    );
\B_V_data_1_payload_A[8]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0035"
    )
        port map (
      I0 => accu_V_2_fu_852(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(3),
      O => \B_V_data_1_payload_A[8]_i_52_n_3\
    );
\B_V_data_1_payload_A[8]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I2 => accu_V_2_fu_852(0),
      I3 => accu_V_2_fu_852(1),
      O => \B_V_data_1_payload_A[8]_i_53_n_3\
    );
\B_V_data_1_payload_A[8]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I2 => accu_V_2_fu_852(6),
      I3 => accu_V_2_fu_852(7),
      O => \B_V_data_1_payload_A[8]_i_54_n_3\
    );
\B_V_data_1_payload_A[8]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I1 => accu_V_2_fu_852(5),
      I2 => accu_V_2_fu_852(4),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[8]_i_55_n_3\
    );
\B_V_data_1_payload_A[8]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0630"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I1 => accu_V_2_fu_852(3),
      I2 => accu_V_2_fu_852(2),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[8]_i_56_n_3\
    );
\B_V_data_1_payload_A[8]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0452"
    )
        port map (
      I0 => accu_V_2_fu_852(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(0),
      O => \B_V_data_1_payload_A[8]_i_57_n_3\
    );
\B_V_data_1_payload_A[8]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => accu_V_2_fu_852(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[8]_i_58_n_3\
    );
\B_V_data_1_payload_A[8]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => accu_V_2_fu_852(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I2 => accu_V_2_fu_852(4),
      O => \B_V_data_1_payload_A[8]_i_59_n_3\
    );
\B_V_data_1_payload_A[8]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"455F"
    )
        port map (
      I0 => accu_V_2_fu_852(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => accu_V_2_fu_852(2),
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[8]_i_60_n_3\
    );
\B_V_data_1_payload_A[8]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1575"
    )
        port map (
      I0 => accu_V_2_fu_852(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(0),
      O => \B_V_data_1_payload_A[8]_i_61_n_3\
    );
\B_V_data_1_payload_A[8]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5104"
    )
        port map (
      I0 => accu_V_2_fu_852(6),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(7),
      O => \B_V_data_1_payload_A[8]_i_62_n_3\
    );
\B_V_data_1_payload_A[8]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => accu_V_2_fu_852(4),
      I1 => accu_V_2_fu_852(5),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      O => \B_V_data_1_payload_A[8]_i_63_n_3\
    );
\B_V_data_1_payload_A[8]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1A80"
    )
        port map (
      I0 => accu_V_2_fu_852(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(2),
      O => \B_V_data_1_payload_A[8]_i_64_n_3\
    );
\B_V_data_1_payload_A[8]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1980"
    )
        port map (
      I0 => accu_V_2_fu_852(0),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(1),
      O => \B_V_data_1_payload_A[8]_i_65_n_3\
    );
\B_V_data_1_payload_A[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => accu_V_2_fu_852(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      I3 => accu_V_2_fu_852(8),
      O => \B_V_data_1_payload_A[8]_i_9_n_3\
    );
\B_V_data_1_payload_A[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => icmp_ln1039_24_fu_3797_p2,
      I1 => icmp_ln1039_27_fu_3881_p2,
      I2 => icmp_ln1039_25_fu_3825_p2,
      I3 => \B_V_data_1_payload_A[9]_i_5_n_3\,
      O => \accu_V_23_reg_6775_reg[15]_0\(9)
    );
\B_V_data_1_payload_A[9]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_856(13),
      I1 => accu_V_3_fu_856(12),
      O => \B_V_data_1_payload_A[9]_i_10_n_3\
    );
\B_V_data_1_payload_A[9]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => accu_V_3_fu_856(11),
      I1 => accu_V_3_fu_856(10),
      I2 => p_1_in,
      O => \B_V_data_1_payload_A[9]_i_11_n_3\
    );
\B_V_data_1_payload_A[9]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"802A"
    )
        port map (
      I0 => accu_V_3_fu_856(9),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(8),
      O => \B_V_data_1_payload_A[9]_i_12_n_3\
    );
\B_V_data_1_payload_A[9]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A8F"
    )
        port map (
      I0 => p_1_in,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => accu_V_3_fu_856(11),
      I3 => accu_V_3_fu_856(10),
      O => \B_V_data_1_payload_A[9]_i_14_n_3\
    );
\B_V_data_1_payload_A[9]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0466"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I1 => p_1_in,
      I2 => accu_V_3_fu_856(8),
      I3 => accu_V_3_fu_856(9),
      O => \B_V_data_1_payload_A[9]_i_15_n_3\
    );
\B_V_data_1_payload_A[9]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_856(15),
      I1 => accu_V_3_fu_856(14),
      O => \B_V_data_1_payload_A[9]_i_16_n_3\
    );
\B_V_data_1_payload_A[9]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_856(13),
      I1 => accu_V_3_fu_856(12),
      O => \B_V_data_1_payload_A[9]_i_17_n_3\
    );
\B_V_data_1_payload_A[9]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9108"
    )
        port map (
      I0 => accu_V_3_fu_856(11),
      I1 => p_1_in,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I3 => accu_V_3_fu_856(10),
      O => \B_V_data_1_payload_A[9]_i_18_n_3\
    );
\B_V_data_1_payload_A[9]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2441"
    )
        port map (
      I0 => accu_V_3_fu_856(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(9),
      O => \B_V_data_1_payload_A[9]_i_19_n_3\
    );
\B_V_data_1_payload_A[9]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => accu_V_3_fu_856(11),
      O => \B_V_data_1_payload_A[9]_i_21_n_3\
    );
\B_V_data_1_payload_A[9]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"054F"
    )
        port map (
      I0 => accu_V_3_fu_856(8),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(9),
      O => \B_V_data_1_payload_A[9]_i_22_n_3\
    );
\B_V_data_1_payload_A[9]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_856(15),
      I1 => accu_V_3_fu_856(14),
      O => \B_V_data_1_payload_A[9]_i_23_n_3\
    );
\B_V_data_1_payload_A[9]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_856(13),
      I1 => accu_V_3_fu_856(12),
      O => \B_V_data_1_payload_A[9]_i_24_n_3\
    );
\B_V_data_1_payload_A[9]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => accu_V_3_fu_856(11),
      I1 => p_1_in,
      I2 => accu_V_3_fu_856(10),
      O => \B_V_data_1_payload_A[9]_i_25_n_3\
    );
\B_V_data_1_payload_A[9]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6204"
    )
        port map (
      I0 => accu_V_3_fu_856(9),
      I1 => p_1_in,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I3 => accu_V_3_fu_856(8),
      O => \B_V_data_1_payload_A[9]_i_26_n_3\
    );
\B_V_data_1_payload_A[9]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1075"
    )
        port map (
      I0 => accu_V_3_fu_856(7),
      I1 => accu_V_3_fu_856(6),
      I2 => p_1_in,
      I3 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      O => \B_V_data_1_payload_A[9]_i_27_n_3\
    );
\B_V_data_1_payload_A[9]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => accu_V_3_fu_856(5),
      I1 => accu_V_3_fu_856(4),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      O => \B_V_data_1_payload_A[9]_i_28_n_3\
    );
\B_V_data_1_payload_A[9]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02EE"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I1 => p_1_in,
      I2 => accu_V_3_fu_856(2),
      I3 => accu_V_3_fu_856(3),
      O => \B_V_data_1_payload_A[9]_i_29_n_3\
    );
\B_V_data_1_payload_A[9]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => p_1_in,
      I1 => accu_V_3_fu_856(0),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I3 => accu_V_3_fu_856(1),
      O => \B_V_data_1_payload_A[9]_i_30_n_3\
    );
\B_V_data_1_payload_A[9]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => accu_V_3_fu_856(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => accu_V_3_fu_856(6),
      I3 => p_1_in,
      O => \B_V_data_1_payload_A[9]_i_31_n_3\
    );
\B_V_data_1_payload_A[9]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => accu_V_3_fu_856(5),
      I1 => accu_V_3_fu_856(4),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      O => \B_V_data_1_payload_A[9]_i_32_n_3\
    );
\B_V_data_1_payload_A[9]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A1"
    )
        port map (
      I0 => accu_V_3_fu_856(3),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(2),
      O => \B_V_data_1_payload_A[9]_i_33_n_3\
    );
\B_V_data_1_payload_A[9]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"802A"
    )
        port map (
      I0 => accu_V_3_fu_856(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(0),
      O => \B_V_data_1_payload_A[9]_i_34_n_3\
    );
\B_V_data_1_payload_A[9]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5501"
    )
        port map (
      I0 => accu_V_3_fu_856(7),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => accu_V_3_fu_856(6),
      I3 => p_1_in,
      O => \B_V_data_1_payload_A[9]_i_35_n_3\
    );
\B_V_data_1_payload_A[9]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => p_1_in,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => accu_V_3_fu_856(5),
      O => \B_V_data_1_payload_A[9]_i_36_n_3\
    );
\B_V_data_1_payload_A[9]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => accu_V_3_fu_856(3),
      I1 => p_1_in,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I3 => accu_V_3_fu_856(2),
      O => \B_V_data_1_payload_A[9]_i_37_n_3\
    );
\B_V_data_1_payload_A[9]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => accu_V_3_fu_856(1),
      I1 => accu_V_3_fu_856(0),
      O => \B_V_data_1_payload_A[9]_i_38_n_3\
    );
\B_V_data_1_payload_A[9]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3006"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I1 => accu_V_3_fu_856(6),
      I2 => accu_V_3_fu_856(7),
      I3 => p_1_in,
      O => \B_V_data_1_payload_A[9]_i_39_n_3\
    );
\B_V_data_1_payload_A[9]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0069"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I1 => p_1_in,
      I2 => accu_V_3_fu_856(5),
      I3 => accu_V_3_fu_856(4),
      O => \B_V_data_1_payload_A[9]_i_40_n_3\
    );
\B_V_data_1_payload_A[9]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4025"
    )
        port map (
      I0 => accu_V_3_fu_856(2),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(3),
      O => \B_V_data_1_payload_A[9]_i_41_n_3\
    );
\B_V_data_1_payload_A[9]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_3_fu_856(0),
      I1 => accu_V_3_fu_856(1),
      O => \B_V_data_1_payload_A[9]_i_42_n_3\
    );
\B_V_data_1_payload_A[9]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0026"
    )
        port map (
      I0 => p_1_in,
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => accu_V_3_fu_856(6),
      I3 => accu_V_3_fu_856(7),
      O => \B_V_data_1_payload_A[9]_i_43_n_3\
    );
\B_V_data_1_payload_A[9]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0057"
    )
        port map (
      I0 => accu_V_3_fu_856(5),
      I1 => accu_V_3_fu_856(4),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I3 => p_1_in,
      O => \B_V_data_1_payload_A[9]_i_44_n_3\
    );
\B_V_data_1_payload_A[9]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_856(3),
      O => \B_V_data_1_payload_A[9]_i_45_n_3\
    );
\B_V_data_1_payload_A[9]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p_1_in,
      I1 => accu_V_3_fu_856(0),
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I3 => accu_V_3_fu_856(1),
      O => \B_V_data_1_payload_A[9]_i_46_n_3\
    );
\B_V_data_1_payload_A[9]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0461"
    )
        port map (
      I0 => accu_V_3_fu_856(6),
      I1 => p_1_in,
      I2 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I3 => accu_V_3_fu_856(7),
      O => \B_V_data_1_payload_A[9]_i_47_n_3\
    );
\B_V_data_1_payload_A[9]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0258"
    )
        port map (
      I0 => accu_V_3_fu_856(5),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(4),
      O => \B_V_data_1_payload_A[9]_i_48_n_3\
    );
\B_V_data_1_payload_A[9]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_3_fu_856(3),
      I1 => accu_V_3_fu_856(2),
      O => \B_V_data_1_payload_A[9]_i_49_n_3\
    );
\B_V_data_1_payload_A[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => icmp_ln1039_26_fu_3853_p2,
      I1 => icmp_ln1039_23_fu_3769_p2,
      I2 => icmp_ln1039_22_fu_3741_p2,
      I3 => icmp_ln1039_21_fu_3713_p2,
      O => \B_V_data_1_payload_A[9]_i_5_n_3\
    );
\B_V_data_1_payload_A[9]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accu_V_3_fu_856(1),
      I1 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I2 => p_1_in,
      I3 => accu_V_3_fu_856(0),
      O => \B_V_data_1_payload_A[9]_i_50_n_3\
    );
\B_V_data_1_payload_A[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_V_3_fu_856(11),
      I1 => p_1_in,
      I2 => accu_V_3_fu_856(10),
      O => \B_V_data_1_payload_A[9]_i_7_n_3\
    );
\B_V_data_1_payload_A[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      I1 => p_1_in,
      I2 => accu_V_3_fu_856(8),
      I3 => accu_V_3_fu_856(9),
      O => \B_V_data_1_payload_A[9]_i_8_n_3\
    );
\B_V_data_1_payload_A[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_856(15),
      I1 => accu_V_3_fu_856(14),
      O => \B_V_data_1_payload_A[9]_i_9_n_3\
    );
\B_V_data_1_payload_A_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[0]_i_13_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[0]_i_13_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[0]_i_13_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[0]_i_13_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[0]_i_35_n_3\,
      DI(2) => \B_V_data_1_payload_A[0]_i_36_n_3\,
      DI(1) => \B_V_data_1_payload_A[0]_i_37_n_3\,
      DI(0) => \B_V_data_1_payload_A[0]_i_38_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[0]_i_39_n_3\,
      S(2) => \B_V_data_1_payload_A[0]_i_40_n_3\,
      S(1) => \B_V_data_1_payload_A[0]_i_41_n_3\,
      S(0) => \B_V_data_1_payload_A[0]_i_42_n_3\
    );
\B_V_data_1_payload_A_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[0]_i_6_n_3\,
      CO(3) => icmp_ln1039_3_fu_3065_p2,
      CO(2) => \B_V_data_1_payload_A_reg[0]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[0]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[0]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_fu_844(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[0]_i_7_n_3\,
      DI(0) => \B_V_data_1_payload_A[0]_i_8_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[0]_i_9_n_3\,
      S(2) => \B_V_data_1_payload_A[0]_i_10_n_3\,
      S(1) => \B_V_data_1_payload_A[0]_i_11_n_3\,
      S(0) => \B_V_data_1_payload_A[0]_i_12_n_3\
    );
\B_V_data_1_payload_A_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[0]_i_20_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[0]_i_20_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[0]_i_20_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[0]_i_20_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[0]_i_43_n_3\,
      DI(2) => \B_V_data_1_payload_A[0]_i_44_n_3\,
      DI(1) => \B_V_data_1_payload_A[0]_i_45_n_3\,
      DI(0) => \B_V_data_1_payload_A[0]_i_46_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[0]_i_47_n_3\,
      S(2) => \B_V_data_1_payload_A[0]_i_48_n_3\,
      S(1) => \B_V_data_1_payload_A[0]_i_49_n_3\,
      S(0) => \B_V_data_1_payload_A[0]_i_50_n_3\
    );
\B_V_data_1_payload_A_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[0]_i_13_n_3\,
      CO(3) => icmp_ln1039_6_fu_3149_p2,
      CO(2) => \B_V_data_1_payload_A_reg[0]_i_3_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[0]_i_3_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_fu_844(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[0]_i_14_n_3\,
      DI(0) => \B_V_data_1_payload_A[0]_i_15_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[0]_i_16_n_3\,
      S(2) => \B_V_data_1_payload_A[0]_i_17_n_3\,
      S(1) => \B_V_data_1_payload_A[0]_i_18_n_3\,
      S(0) => \B_V_data_1_payload_A[0]_i_19_n_3\
    );
\B_V_data_1_payload_A_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[0]_i_20_n_3\,
      CO(3) => icmp_ln1039_4_fu_3093_p2,
      CO(2) => \B_V_data_1_payload_A_reg[0]_i_4_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[0]_i_4_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[0]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_fu_844(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[0]_i_21_n_3\,
      DI(0) => \B_V_data_1_payload_A[0]_i_22_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[0]_i_23_n_3\,
      S(2) => \B_V_data_1_payload_A[0]_i_24_n_3\,
      S(1) => \B_V_data_1_payload_A[0]_i_25_n_3\,
      S(0) => \B_V_data_1_payload_A[0]_i_26_n_3\
    );
\B_V_data_1_payload_A_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[0]_i_6_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[0]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[0]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[0]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[0]_i_27_n_3\,
      DI(2) => \B_V_data_1_payload_A[0]_i_28_n_3\,
      DI(1) => \B_V_data_1_payload_A[0]_i_29_n_3\,
      DI(0) => \B_V_data_1_payload_A[0]_i_30_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[0]_i_31_n_3\,
      S(2) => \B_V_data_1_payload_A[0]_i_32_n_3\,
      S(1) => \B_V_data_1_payload_A[0]_i_33_n_3\,
      S(0) => \B_V_data_1_payload_A[0]_i_34_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[11]_i_17_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_17_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_17_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_17_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[11]_i_48_n_3\,
      DI(2) => \B_V_data_1_payload_A[11]_i_49_n_3\,
      DI(1) => \B_V_data_1_payload_A[11]_i_50_n_3\,
      DI(0) => \B_V_data_1_payload_A[11]_i_51_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_52_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_53_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_54_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_55_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[11]_i_26_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_26_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_26_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_26_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[11]_i_56_n_3\,
      DI(2) => \B_V_data_1_payload_A[11]_i_57_n_3\,
      DI(1) => \B_V_data_1_payload_A[11]_i_58_n_3\,
      DI(0) => \B_V_data_1_payload_A[11]_i_59_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_60_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_61_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_62_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_63_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[11]_i_33_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_33_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_33_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_33_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[11]_i_64_n_3\,
      DI(2) => \B_V_data_1_payload_A[11]_i_65_n_3\,
      DI(1) => \B_V_data_1_payload_A[11]_i_66_n_3\,
      DI(0) => \B_V_data_1_payload_A[11]_i_67_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_68_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_69_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_70_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_71_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[11]_i_8_n_3\,
      CO(3) => icmp_ln1039_21_fu_3713_p2,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_4_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_4_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[11]_i_9_n_3\,
      DI(2) => \B_V_data_1_payload_A[11]_i_10_n_3\,
      DI(1) => \B_V_data_1_payload_A[11]_i_11_n_3\,
      DI(0) => \B_V_data_1_payload_A[11]_i_12_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_13_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_14_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_15_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_16_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[11]_i_17_n_3\,
      CO(3) => icmp_ln1039_22_fu_3741_p2,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_5_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[11]_i_18_n_3\,
      DI(2) => \B_V_data_1_payload_A[11]_i_19_n_3\,
      DI(1) => \B_V_data_1_payload_A[11]_i_20_n_3\,
      DI(0) => \B_V_data_1_payload_A[11]_i_21_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_22_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_23_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_24_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_25_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[11]_i_26_n_3\,
      CO(3) => icmp_ln1039_23_fu_3769_p2,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_3_fu_856(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[11]_i_27_n_3\,
      DI(0) => \B_V_data_1_payload_A[11]_i_28_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_29_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_30_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_31_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_32_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[11]_i_33_n_3\,
      CO(3) => icmp_ln1039_26_fu_3853_p2,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_7_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_7_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_7_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_3_fu_856(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[11]_i_34_n_3\,
      DI(0) => \B_V_data_1_payload_A[11]_i_35_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_36_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_37_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_38_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_39_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[11]_i_8_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_8_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_8_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_8_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[11]_i_40_n_3\,
      DI(2) => \B_V_data_1_payload_A[11]_i_41_n_3\,
      DI(1) => \B_V_data_1_payload_A[11]_i_42_n_3\,
      DI(0) => \B_V_data_1_payload_A[11]_i_43_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_44_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_45_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_46_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_47_n_3\
    );
\B_V_data_1_payload_A_reg[12]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[12]_i_13_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[12]_i_13_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[12]_i_13_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[12]_i_13_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[12]_i_34_n_3\,
      DI(2) => \B_V_data_1_payload_A[12]_i_35_n_3\,
      DI(1) => \B_V_data_1_payload_A[12]_i_36_n_3\,
      DI(0) => \B_V_data_1_payload_A[12]_i_37_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[12]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[12]_i_38_n_3\,
      S(2) => \B_V_data_1_payload_A[12]_i_39_n_3\,
      S(1) => \B_V_data_1_payload_A[12]_i_40_n_3\,
      S(0) => \B_V_data_1_payload_A[12]_i_41_n_3\
    );
\B_V_data_1_payload_A_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[12]_i_6_n_3\,
      CO(3) => icmp_ln1039_31_fu_4041_p2,
      CO(2) => \B_V_data_1_payload_A_reg[12]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[12]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[12]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_4_fu_860(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[12]_i_7_n_3\,
      DI(0) => \B_V_data_1_payload_A[12]_i_8_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[12]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[12]_i_9_n_3\,
      S(2) => \B_V_data_1_payload_A[12]_i_10_n_3\,
      S(1) => \B_V_data_1_payload_A[12]_i_11_n_3\,
      S(0) => \B_V_data_1_payload_A[12]_i_12_n_3\
    );
\B_V_data_1_payload_A_reg[12]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[12]_i_20_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[12]_i_20_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[12]_i_20_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[12]_i_20_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[12]_i_42_n_3\,
      DI(2) => \B_V_data_1_payload_A[12]_i_43_n_3\,
      DI(1) => \B_V_data_1_payload_A[12]_i_44_n_3\,
      DI(0) => \B_V_data_1_payload_A[12]_i_45_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[12]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[12]_i_46_n_3\,
      S(2) => \B_V_data_1_payload_A[12]_i_47_n_3\,
      S(1) => \B_V_data_1_payload_A[12]_i_48_n_3\,
      S(0) => \B_V_data_1_payload_A[12]_i_49_n_3\
    );
\B_V_data_1_payload_A_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[12]_i_13_n_3\,
      CO(3) => icmp_ln1039_34_fu_4125_p2,
      CO(2) => \B_V_data_1_payload_A_reg[12]_i_3_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[12]_i_3_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[12]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_4_fu_860(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[12]_i_14_n_3\,
      DI(0) => \B_V_data_1_payload_A[12]_i_15_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[12]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[12]_i_16_n_3\,
      S(2) => \B_V_data_1_payload_A[12]_i_17_n_3\,
      S(1) => \B_V_data_1_payload_A[12]_i_18_n_3\,
      S(0) => \B_V_data_1_payload_A[12]_i_19_n_3\
    );
\B_V_data_1_payload_A_reg[12]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[12]_i_20_n_3\,
      CO(3) => icmp_ln1039_32_fu_4069_p2,
      CO(2) => \B_V_data_1_payload_A_reg[12]_i_4_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[12]_i_4_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[12]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_4_fu_860(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[12]_i_21_n_3\,
      DI(0) => \B_V_data_1_payload_A[12]_i_22_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[12]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[12]_i_23_n_3\,
      S(2) => \B_V_data_1_payload_A[12]_i_24_n_3\,
      S(1) => \B_V_data_1_payload_A[12]_i_25_n_3\,
      S(0) => \B_V_data_1_payload_A[12]_i_26_n_3\
    );
\B_V_data_1_payload_A_reg[12]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[12]_i_6_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[12]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[12]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[12]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[12]_i_27_n_3\,
      DI(1) => \B_V_data_1_payload_A[12]_i_28_n_3\,
      DI(0) => \B_V_data_1_payload_A[12]_i_29_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[12]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[12]_i_30_n_3\,
      S(2) => \B_V_data_1_payload_A[12]_i_31_n_3\,
      S(1) => \B_V_data_1_payload_A[12]_i_32_n_3\,
      S(0) => \B_V_data_1_payload_A[12]_i_33_n_3\
    );
\B_V_data_1_payload_A_reg[14]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[14]_i_14_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[14]_i_14_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[14]_i_14_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[14]_i_14_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[14]_i_42_n_3\,
      DI(2) => \B_V_data_1_payload_A[14]_i_43_n_3\,
      DI(1) => \B_V_data_1_payload_A[14]_i_44_n_3\,
      DI(0) => \B_V_data_1_payload_A[14]_i_45_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[14]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[14]_i_46_n_3\,
      S(2) => \B_V_data_1_payload_A[14]_i_47_n_3\,
      S(1) => \B_V_data_1_payload_A[14]_i_48_n_3\,
      S(0) => \B_V_data_1_payload_A[14]_i_49_n_3\
    );
\B_V_data_1_payload_A_reg[14]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[14]_i_20_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[14]_i_20_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[14]_i_20_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[14]_i_20_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[14]_i_50_n_3\,
      DI(2) => \B_V_data_1_payload_A[14]_i_51_n_3\,
      DI(1) => \B_V_data_1_payload_A[14]_i_52_n_3\,
      DI(0) => \B_V_data_1_payload_A[14]_i_53_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[14]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[14]_i_54_n_3\,
      S(2) => \B_V_data_1_payload_A[14]_i_55_n_3\,
      S(1) => \B_V_data_1_payload_A[14]_i_56_n_3\,
      S(0) => \B_V_data_1_payload_A[14]_i_57_n_3\
    );
\B_V_data_1_payload_A_reg[14]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[14]_i_27_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[14]_i_27_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[14]_i_27_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[14]_i_27_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[14]_i_58_n_3\,
      DI(2) => \B_V_data_1_payload_A[14]_i_59_n_3\,
      DI(1) => \B_V_data_1_payload_A[14]_i_60_n_3\,
      DI(0) => \B_V_data_1_payload_A[14]_i_61_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[14]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[14]_i_62_n_3\,
      S(2) => \B_V_data_1_payload_A[14]_i_63_n_3\,
      S(1) => \B_V_data_1_payload_A[14]_i_64_n_3\,
      S(0) => \B_V_data_1_payload_A[14]_i_65_n_3\
    );
\B_V_data_1_payload_A_reg[14]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[14]_i_8_n_3\,
      CO(3) => icmp_ln1039_28_fu_3957_p2,
      CO(2) => \B_V_data_1_payload_A_reg[14]_i_4_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[14]_i_4_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[14]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_4_fu_860(15),
      DI(2 downto 1) => B"00",
      DI(0) => \B_V_data_1_payload_A[14]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[14]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[14]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[14]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[14]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[14]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[14]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[14]_i_14_n_3\,
      CO(3) => icmp_ln1039_29_fu_3985_p2,
      CO(2) => \B_V_data_1_payload_A_reg[14]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[14]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[14]_i_5_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_4_fu_860(15),
      DI(2 downto 1) => B"00",
      DI(0) => \B_V_data_1_payload_A[14]_i_15_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[14]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[14]_i_16_n_3\,
      S(2) => \B_V_data_1_payload_A[14]_i_17_n_3\,
      S(1) => \B_V_data_1_payload_A[14]_i_18_n_3\,
      S(0) => \B_V_data_1_payload_A[14]_i_19_n_3\
    );
\B_V_data_1_payload_A_reg[14]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[14]_i_20_n_3\,
      CO(3) => icmp_ln1039_30_fu_4013_p2,
      CO(2) => \B_V_data_1_payload_A_reg[14]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[14]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[14]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_4_fu_860(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[14]_i_21_n_3\,
      DI(0) => \B_V_data_1_payload_A[14]_i_22_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[14]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[14]_i_23_n_3\,
      S(2) => \B_V_data_1_payload_A[14]_i_24_n_3\,
      S(1) => \B_V_data_1_payload_A[14]_i_25_n_3\,
      S(0) => \B_V_data_1_payload_A[14]_i_26_n_3\
    );
\B_V_data_1_payload_A_reg[14]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[14]_i_27_n_3\,
      CO(3) => icmp_ln1039_33_fu_4097_p2,
      CO(2) => \B_V_data_1_payload_A_reg[14]_i_7_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[14]_i_7_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[14]_i_7_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_4_fu_860(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[14]_i_28_n_3\,
      DI(0) => \B_V_data_1_payload_A[14]_i_29_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[14]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[14]_i_30_n_3\,
      S(2) => \B_V_data_1_payload_A[14]_i_31_n_3\,
      S(1) => \B_V_data_1_payload_A[14]_i_32_n_3\,
      S(0) => \B_V_data_1_payload_A[14]_i_33_n_3\
    );
\B_V_data_1_payload_A_reg[14]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[14]_i_8_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[14]_i_8_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[14]_i_8_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[14]_i_8_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[14]_i_34_n_3\,
      DI(2) => \B_V_data_1_payload_A[14]_i_35_n_3\,
      DI(1) => \B_V_data_1_payload_A[14]_i_36_n_3\,
      DI(0) => \B_V_data_1_payload_A[14]_i_37_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[14]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[14]_i_38_n_3\,
      S(2) => \B_V_data_1_payload_A[14]_i_39_n_3\,
      S(1) => \B_V_data_1_payload_A[14]_i_40_n_3\,
      S(0) => \B_V_data_1_payload_A[14]_i_41_n_3\
    );
\B_V_data_1_payload_A_reg[15]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[15]_i_13_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[15]_i_13_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[15]_i_13_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[15]_i_13_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[15]_i_35_n_3\,
      DI(1) => \B_V_data_1_payload_A[15]_i_36_n_3\,
      DI(0) => \B_V_data_1_payload_A[15]_i_37_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[15]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[15]_i_38_n_3\,
      S(2) => \B_V_data_1_payload_A[15]_i_39_n_3\,
      S(1) => \B_V_data_1_payload_A[15]_i_40_n_3\,
      S(0) => \B_V_data_1_payload_A[15]_i_41_n_3\
    );
\B_V_data_1_payload_A_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[15]_i_6_n_3\,
      CO(3) => icmp_ln1039_38_fu_4285_p2,
      CO(2) => \B_V_data_1_payload_A_reg[15]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[15]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[15]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_5_fu_864(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[15]_i_7_n_3\,
      DI(0) => \B_V_data_1_payload_A[15]_i_8_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[15]_i_9_n_3\,
      S(2) => \B_V_data_1_payload_A[15]_i_10_n_3\,
      S(1) => \B_V_data_1_payload_A[15]_i_11_n_3\,
      S(0) => \B_V_data_1_payload_A[15]_i_12_n_3\
    );
\B_V_data_1_payload_A_reg[15]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[15]_i_20_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[15]_i_20_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[15]_i_20_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[15]_i_20_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[15]_i_42_n_3\,
      DI(2) => \B_V_data_1_payload_A[15]_i_43_n_3\,
      DI(1) => \B_V_data_1_payload_A[15]_i_44_n_3\,
      DI(0) => \B_V_data_1_payload_A[15]_i_45_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[15]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[15]_i_46_n_3\,
      S(2) => \B_V_data_1_payload_A[15]_i_47_n_3\,
      S(1) => \B_V_data_1_payload_A[15]_i_48_n_3\,
      S(0) => \B_V_data_1_payload_A[15]_i_49_n_3\
    );
\B_V_data_1_payload_A_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[15]_i_13_n_3\,
      CO(3) => icmp_ln1039_41_fu_4369_p2,
      CO(2) => \B_V_data_1_payload_A_reg[15]_i_3_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[15]_i_3_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[15]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_5_fu_864(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[15]_i_14_n_3\,
      DI(0) => \B_V_data_1_payload_A[15]_i_15_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[15]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[15]_i_16_n_3\,
      S(2) => \B_V_data_1_payload_A[15]_i_17_n_3\,
      S(1) => \B_V_data_1_payload_A[15]_i_18_n_3\,
      S(0) => \B_V_data_1_payload_A[15]_i_19_n_3\
    );
\B_V_data_1_payload_A_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[15]_i_20_n_3\,
      CO(3) => icmp_ln1039_39_fu_4313_p2,
      CO(2) => \B_V_data_1_payload_A_reg[15]_i_4_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[15]_i_4_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[15]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_5_fu_864(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[15]_i_21_n_3\,
      DI(0) => \B_V_data_1_payload_A[15]_i_22_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[15]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[15]_i_23_n_3\,
      S(2) => \B_V_data_1_payload_A[15]_i_24_n_3\,
      S(1) => \B_V_data_1_payload_A[15]_i_25_n_3\,
      S(0) => \B_V_data_1_payload_A[15]_i_26_n_3\
    );
\B_V_data_1_payload_A_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[15]_i_6_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[15]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[15]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[15]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[15]_i_27_n_3\,
      DI(2) => \B_V_data_1_payload_A[15]_i_28_n_3\,
      DI(1) => \B_V_data_1_payload_A[15]_i_29_n_3\,
      DI(0) => \B_V_data_1_payload_A[15]_i_30_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[15]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[15]_i_31_n_3\,
      S(2) => \B_V_data_1_payload_A[15]_i_32_n_3\,
      S(1) => \B_V_data_1_payload_A[15]_i_33_n_3\,
      S(0) => \B_V_data_1_payload_A[15]_i_34_n_3\
    );
\B_V_data_1_payload_A_reg[17]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[17]_i_17_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[17]_i_17_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[17]_i_17_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[17]_i_17_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[17]_i_47_n_3\,
      DI(2) => \B_V_data_1_payload_A[17]_i_48_n_3\,
      DI(1) => \B_V_data_1_payload_A[17]_i_49_n_3\,
      DI(0) => \B_V_data_1_payload_A[17]_i_50_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[17]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[17]_i_51_n_3\,
      S(2) => \B_V_data_1_payload_A[17]_i_52_n_3\,
      S(1) => \B_V_data_1_payload_A[17]_i_53_n_3\,
      S(0) => \B_V_data_1_payload_A[17]_i_54_n_3\
    );
\B_V_data_1_payload_A_reg[17]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[17]_i_26_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[17]_i_26_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[17]_i_26_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[17]_i_26_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[17]_i_55_n_3\,
      DI(2) => \B_V_data_1_payload_A[17]_i_56_n_3\,
      DI(1) => \B_V_data_1_payload_A[17]_i_57_n_3\,
      DI(0) => \B_V_data_1_payload_A[17]_i_58_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[17]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[17]_i_59_n_3\,
      S(2) => \B_V_data_1_payload_A[17]_i_60_n_3\,
      S(1) => \B_V_data_1_payload_A[17]_i_61_n_3\,
      S(0) => \B_V_data_1_payload_A[17]_i_62_n_3\
    );
\B_V_data_1_payload_A_reg[17]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[17]_i_32_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[17]_i_32_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[17]_i_32_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[17]_i_32_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[17]_i_63_n_3\,
      DI(2) => \B_V_data_1_payload_A[17]_i_64_n_3\,
      DI(1) => \B_V_data_1_payload_A[17]_i_65_n_3\,
      DI(0) => \B_V_data_1_payload_A[17]_i_66_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[17]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[17]_i_67_n_3\,
      S(2) => \B_V_data_1_payload_A[17]_i_68_n_3\,
      S(1) => \B_V_data_1_payload_A[17]_i_69_n_3\,
      S(0) => \B_V_data_1_payload_A[17]_i_70_n_3\
    );
\B_V_data_1_payload_A_reg[17]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[17]_i_8_n_3\,
      CO(3) => icmp_ln1039_35_fu_4201_p2,
      CO(2) => \B_V_data_1_payload_A_reg[17]_i_4_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[17]_i_4_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[17]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[17]_i_9_n_3\,
      DI(2) => \B_V_data_1_payload_A[17]_i_10_n_3\,
      DI(1) => \B_V_data_1_payload_A[17]_i_11_n_3\,
      DI(0) => \B_V_data_1_payload_A[17]_i_12_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[17]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[17]_i_13_n_3\,
      S(2) => \B_V_data_1_payload_A[17]_i_14_n_3\,
      S(1) => \B_V_data_1_payload_A[17]_i_15_n_3\,
      S(0) => \B_V_data_1_payload_A[17]_i_16_n_3\
    );
\B_V_data_1_payload_A_reg[17]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[17]_i_17_n_3\,
      CO(3) => icmp_ln1039_36_fu_4229_p2,
      CO(2) => \B_V_data_1_payload_A_reg[17]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[17]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[17]_i_5_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[17]_i_18_n_3\,
      DI(2) => \B_V_data_1_payload_A[17]_i_19_n_3\,
      DI(1) => \B_V_data_1_payload_A[17]_i_20_n_3\,
      DI(0) => \B_V_data_1_payload_A[17]_i_21_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[17]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[17]_i_22_n_3\,
      S(2) => \B_V_data_1_payload_A[17]_i_23_n_3\,
      S(1) => \B_V_data_1_payload_A[17]_i_24_n_3\,
      S(0) => \B_V_data_1_payload_A[17]_i_25_n_3\
    );
\B_V_data_1_payload_A_reg[17]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[17]_i_26_n_3\,
      CO(3) => icmp_ln1039_37_fu_4257_p2,
      CO(2) => \B_V_data_1_payload_A_reg[17]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[17]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[17]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_5_fu_864(15),
      DI(2 downto 1) => B"00",
      DI(0) => \B_V_data_1_payload_A[17]_i_27_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[17]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[17]_i_28_n_3\,
      S(2) => \B_V_data_1_payload_A[17]_i_29_n_3\,
      S(1) => \B_V_data_1_payload_A[17]_i_30_n_3\,
      S(0) => \B_V_data_1_payload_A[17]_i_31_n_3\
    );
\B_V_data_1_payload_A_reg[17]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[17]_i_32_n_3\,
      CO(3) => icmp_ln1039_40_fu_4341_p2,
      CO(2) => \B_V_data_1_payload_A_reg[17]_i_7_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[17]_i_7_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[17]_i_7_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_5_fu_864(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[17]_i_33_n_3\,
      DI(0) => \B_V_data_1_payload_A[17]_i_34_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[17]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[17]_i_35_n_3\,
      S(2) => \B_V_data_1_payload_A[17]_i_36_n_3\,
      S(1) => \B_V_data_1_payload_A[17]_i_37_n_3\,
      S(0) => \B_V_data_1_payload_A[17]_i_38_n_3\
    );
\B_V_data_1_payload_A_reg[17]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[17]_i_8_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[17]_i_8_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[17]_i_8_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[17]_i_8_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[17]_i_39_n_3\,
      DI(2) => \B_V_data_1_payload_A[17]_i_40_n_3\,
      DI(1) => \B_V_data_1_payload_A[17]_i_41_n_3\,
      DI(0) => \B_V_data_1_payload_A[17]_i_42_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[17]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[17]_i_43_n_3\,
      S(2) => \B_V_data_1_payload_A[17]_i_44_n_3\,
      S(1) => \B_V_data_1_payload_A[17]_i_45_n_3\,
      S(0) => \B_V_data_1_payload_A[17]_i_46_n_3\
    );
\B_V_data_1_payload_A_reg[18]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[18]_i_13_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[18]_i_13_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[18]_i_13_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[18]_i_13_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[18]_i_35_n_3\,
      DI(2) => \B_V_data_1_payload_A[18]_i_36_n_3\,
      DI(1) => \B_V_data_1_payload_A[18]_i_37_n_3\,
      DI(0) => \B_V_data_1_payload_A[18]_i_38_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[18]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[18]_i_39_n_3\,
      S(2) => \B_V_data_1_payload_A[18]_i_40_n_3\,
      S(1) => \B_V_data_1_payload_A[18]_i_41_n_3\,
      S(0) => \B_V_data_1_payload_A[18]_i_42_n_3\
    );
\B_V_data_1_payload_A_reg[18]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[18]_i_6_n_3\,
      CO(3) => icmp_ln1039_45_fu_4529_p2,
      CO(2) => \B_V_data_1_payload_A_reg[18]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[18]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[18]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_6_fu_868(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[18]_i_7_n_3\,
      DI(0) => \B_V_data_1_payload_A[18]_i_8_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[18]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[18]_i_9_n_3\,
      S(2) => \B_V_data_1_payload_A[18]_i_10_n_3\,
      S(1) => \B_V_data_1_payload_A[18]_i_11_n_3\,
      S(0) => \B_V_data_1_payload_A[18]_i_12_n_3\
    );
\B_V_data_1_payload_A_reg[18]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[18]_i_20_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[18]_i_20_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[18]_i_20_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[18]_i_20_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[18]_i_43_n_3\,
      DI(2) => \B_V_data_1_payload_A[18]_i_44_n_3\,
      DI(1) => \B_V_data_1_payload_A[18]_i_45_n_3\,
      DI(0) => \B_V_data_1_payload_A[18]_i_46_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[18]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[18]_i_47_n_3\,
      S(2) => \B_V_data_1_payload_A[18]_i_48_n_3\,
      S(1) => \B_V_data_1_payload_A[18]_i_49_n_3\,
      S(0) => \B_V_data_1_payload_A[18]_i_50_n_3\
    );
\B_V_data_1_payload_A_reg[18]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[18]_i_13_n_3\,
      CO(3) => icmp_ln1039_48_fu_4613_p2,
      CO(2) => \B_V_data_1_payload_A_reg[18]_i_3_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[18]_i_3_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[18]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_6_fu_868(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[18]_i_14_n_3\,
      DI(0) => \B_V_data_1_payload_A[18]_i_15_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[18]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[18]_i_16_n_3\,
      S(2) => \B_V_data_1_payload_A[18]_i_17_n_3\,
      S(1) => \B_V_data_1_payload_A[18]_i_18_n_3\,
      S(0) => \B_V_data_1_payload_A[18]_i_19_n_3\
    );
\B_V_data_1_payload_A_reg[18]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[18]_i_20_n_3\,
      CO(3) => icmp_ln1039_46_fu_4557_p2,
      CO(2) => \B_V_data_1_payload_A_reg[18]_i_4_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[18]_i_4_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[18]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_6_fu_868(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[18]_i_21_n_3\,
      DI(0) => \B_V_data_1_payload_A[18]_i_22_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[18]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[18]_i_23_n_3\,
      S(2) => \B_V_data_1_payload_A[18]_i_24_n_3\,
      S(1) => \B_V_data_1_payload_A[18]_i_25_n_3\,
      S(0) => \B_V_data_1_payload_A[18]_i_26_n_3\
    );
\B_V_data_1_payload_A_reg[18]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[18]_i_6_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[18]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[18]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[18]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[18]_i_27_n_3\,
      DI(2) => \B_V_data_1_payload_A[18]_i_28_n_3\,
      DI(1) => \B_V_data_1_payload_A[18]_i_29_n_3\,
      DI(0) => \B_V_data_1_payload_A[18]_i_30_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[18]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[18]_i_31_n_3\,
      S(2) => \B_V_data_1_payload_A[18]_i_32_n_3\,
      S(1) => \B_V_data_1_payload_A[18]_i_33_n_3\,
      S(0) => \B_V_data_1_payload_A[18]_i_34_n_3\
    );
\B_V_data_1_payload_A_reg[20]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[20]_i_17_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[20]_i_17_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[20]_i_17_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[20]_i_17_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[20]_i_48_n_3\,
      DI(2) => \B_V_data_1_payload_A[20]_i_49_n_3\,
      DI(1) => \B_V_data_1_payload_A[20]_i_50_n_3\,
      DI(0) => \B_V_data_1_payload_A[20]_i_51_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[20]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[20]_i_52_n_3\,
      S(2) => \B_V_data_1_payload_A[20]_i_53_n_3\,
      S(1) => \B_V_data_1_payload_A[20]_i_54_n_3\,
      S(0) => \B_V_data_1_payload_A[20]_i_55_n_3\
    );
\B_V_data_1_payload_A_reg[20]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[20]_i_26_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[20]_i_26_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[20]_i_26_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[20]_i_26_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[20]_i_56_n_3\,
      DI(2) => \B_V_data_1_payload_A[20]_i_57_n_3\,
      DI(1) => \B_V_data_1_payload_A[20]_i_58_n_3\,
      DI(0) => \B_V_data_1_payload_A[20]_i_59_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[20]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[20]_i_60_n_3\,
      S(2) => \B_V_data_1_payload_A[20]_i_61_n_3\,
      S(1) => \B_V_data_1_payload_A[20]_i_62_n_3\,
      S(0) => \B_V_data_1_payload_A[20]_i_63_n_3\
    );
\B_V_data_1_payload_A_reg[20]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[20]_i_33_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[20]_i_33_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[20]_i_33_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[20]_i_33_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[20]_i_64_n_3\,
      DI(2) => \B_V_data_1_payload_A[20]_i_65_n_3\,
      DI(1) => \B_V_data_1_payload_A[20]_i_66_n_3\,
      DI(0) => \B_V_data_1_payload_A[20]_i_67_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[20]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[20]_i_68_n_3\,
      S(2) => \B_V_data_1_payload_A[20]_i_69_n_3\,
      S(1) => \B_V_data_1_payload_A[20]_i_70_n_3\,
      S(0) => \B_V_data_1_payload_A[20]_i_71_n_3\
    );
\B_V_data_1_payload_A_reg[20]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[20]_i_8_n_3\,
      CO(3) => icmp_ln1039_42_fu_4445_p2,
      CO(2) => \B_V_data_1_payload_A_reg[20]_i_4_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[20]_i_4_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[20]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[20]_i_9_n_3\,
      DI(2) => \B_V_data_1_payload_A[20]_i_10_n_3\,
      DI(1) => \B_V_data_1_payload_A[20]_i_11_n_3\,
      DI(0) => \B_V_data_1_payload_A[20]_i_12_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[20]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[20]_i_13_n_3\,
      S(2) => \B_V_data_1_payload_A[20]_i_14_n_3\,
      S(1) => \B_V_data_1_payload_A[20]_i_15_n_3\,
      S(0) => \B_V_data_1_payload_A[20]_i_16_n_3\
    );
\B_V_data_1_payload_A_reg[20]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[20]_i_17_n_3\,
      CO(3) => icmp_ln1039_43_fu_4473_p2,
      CO(2) => \B_V_data_1_payload_A_reg[20]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[20]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[20]_i_5_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[20]_i_18_n_3\,
      DI(2) => \B_V_data_1_payload_A[20]_i_19_n_3\,
      DI(1) => \B_V_data_1_payload_A[20]_i_20_n_3\,
      DI(0) => \B_V_data_1_payload_A[20]_i_21_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[20]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[20]_i_22_n_3\,
      S(2) => \B_V_data_1_payload_A[20]_i_23_n_3\,
      S(1) => \B_V_data_1_payload_A[20]_i_24_n_3\,
      S(0) => \B_V_data_1_payload_A[20]_i_25_n_3\
    );
\B_V_data_1_payload_A_reg[20]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[20]_i_26_n_3\,
      CO(3) => icmp_ln1039_44_fu_4501_p2,
      CO(2) => \B_V_data_1_payload_A_reg[20]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[20]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[20]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_6_fu_868(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[20]_i_27_n_3\,
      DI(0) => \B_V_data_1_payload_A[20]_i_28_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[20]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[20]_i_29_n_3\,
      S(2) => \B_V_data_1_payload_A[20]_i_30_n_3\,
      S(1) => \B_V_data_1_payload_A[20]_i_31_n_3\,
      S(0) => \B_V_data_1_payload_A[20]_i_32_n_3\
    );
\B_V_data_1_payload_A_reg[20]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[20]_i_33_n_3\,
      CO(3) => icmp_ln1039_47_fu_4585_p2,
      CO(2) => \B_V_data_1_payload_A_reg[20]_i_7_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[20]_i_7_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[20]_i_7_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_6_fu_868(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[20]_i_34_n_3\,
      DI(0) => \B_V_data_1_payload_A[20]_i_35_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[20]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[20]_i_36_n_3\,
      S(2) => \B_V_data_1_payload_A[20]_i_37_n_3\,
      S(1) => \B_V_data_1_payload_A[20]_i_38_n_3\,
      S(0) => \B_V_data_1_payload_A[20]_i_39_n_3\
    );
\B_V_data_1_payload_A_reg[20]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[20]_i_8_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[20]_i_8_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[20]_i_8_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[20]_i_8_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[20]_i_40_n_3\,
      DI(2) => \B_V_data_1_payload_A[20]_i_41_n_3\,
      DI(1) => \B_V_data_1_payload_A[20]_i_42_n_3\,
      DI(0) => \B_V_data_1_payload_A[20]_i_43_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[20]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[20]_i_44_n_3\,
      S(2) => \B_V_data_1_payload_A[20]_i_45_n_3\,
      S(1) => \B_V_data_1_payload_A[20]_i_46_n_3\,
      S(0) => \B_V_data_1_payload_A[20]_i_47_n_3\
    );
\B_V_data_1_payload_A_reg[21]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[21]_i_12_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[21]_i_12_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[21]_i_12_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[21]_i_12_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[21]_i_34_n_3\,
      DI(2) => \B_V_data_1_payload_A[21]_i_35_n_3\,
      DI(1) => \B_V_data_1_payload_A[21]_i_36_n_3\,
      DI(0) => \B_V_data_1_payload_A[21]_i_37_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[21]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[21]_i_38_n_3\,
      S(2) => \B_V_data_1_payload_A[21]_i_39_n_3\,
      S(1) => \B_V_data_1_payload_A[21]_i_40_n_3\,
      S(0) => \B_V_data_1_payload_A[21]_i_41_n_3\
    );
\B_V_data_1_payload_A_reg[21]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[21]_i_19_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[21]_i_19_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[21]_i_19_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[21]_i_19_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[21]_i_42_n_3\,
      DI(2) => \B_V_data_1_payload_A[21]_i_43_n_3\,
      DI(1) => \B_V_data_1_payload_A[21]_i_44_n_3\,
      DI(0) => \B_V_data_1_payload_A[21]_i_45_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[21]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[21]_i_46_n_3\,
      S(2) => \B_V_data_1_payload_A[21]_i_47_n_3\,
      S(1) => \B_V_data_1_payload_A[21]_i_48_n_3\,
      S(0) => \B_V_data_1_payload_A[21]_i_49_n_3\
    );
\B_V_data_1_payload_A_reg[21]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[21]_i_6_n_3\,
      CO(3) => icmp_ln1039_52_fu_4773_p2,
      CO(2) => \B_V_data_1_payload_A_reg[21]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[21]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[21]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_7_fu_872(15),
      DI(2 downto 1) => B"00",
      DI(0) => \B_V_data_1_payload_A[21]_i_7_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[21]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[21]_i_8_n_3\,
      S(2) => \B_V_data_1_payload_A[21]_i_9_n_3\,
      S(1) => \B_V_data_1_payload_A[21]_i_10_n_3\,
      S(0) => \B_V_data_1_payload_A[21]_i_11_n_3\
    );
\B_V_data_1_payload_A_reg[21]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[21]_i_12_n_3\,
      CO(3) => icmp_ln1039_55_fu_4857_p2,
      CO(2) => \B_V_data_1_payload_A_reg[21]_i_3_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[21]_i_3_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[21]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_7_fu_872(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[21]_i_13_n_3\,
      DI(0) => \B_V_data_1_payload_A[21]_i_14_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[21]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[21]_i_15_n_3\,
      S(2) => \B_V_data_1_payload_A[21]_i_16_n_3\,
      S(1) => \B_V_data_1_payload_A[21]_i_17_n_3\,
      S(0) => \B_V_data_1_payload_A[21]_i_18_n_3\
    );
\B_V_data_1_payload_A_reg[21]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[21]_i_19_n_3\,
      CO(3) => icmp_ln1039_53_fu_4801_p2,
      CO(2) => \B_V_data_1_payload_A_reg[21]_i_4_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[21]_i_4_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[21]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_7_fu_872(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[21]_i_20_n_3\,
      DI(0) => \B_V_data_1_payload_A[21]_i_21_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[21]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[21]_i_22_n_3\,
      S(2) => \B_V_data_1_payload_A[21]_i_23_n_3\,
      S(1) => \B_V_data_1_payload_A[21]_i_24_n_3\,
      S(0) => \B_V_data_1_payload_A[21]_i_25_n_3\
    );
\B_V_data_1_payload_A_reg[21]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[21]_i_6_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[21]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[21]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[21]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[21]_i_26_n_3\,
      DI(2) => \B_V_data_1_payload_A[21]_i_27_n_3\,
      DI(1) => \B_V_data_1_payload_A[21]_i_28_n_3\,
      DI(0) => \B_V_data_1_payload_A[21]_i_29_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[21]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[21]_i_30_n_3\,
      S(2) => \B_V_data_1_payload_A[21]_i_31_n_3\,
      S(1) => \B_V_data_1_payload_A[21]_i_32_n_3\,
      S(0) => \B_V_data_1_payload_A[21]_i_33_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[23]_i_18_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[23]_i_18_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[23]_i_18_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[23]_i_18_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[23]_i_51_n_3\,
      DI(2) => \B_V_data_1_payload_A[23]_i_52_n_3\,
      DI(1) => \B_V_data_1_payload_A[23]_i_53_n_3\,
      DI(0) => \B_V_data_1_payload_A[23]_i_54_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[23]_i_55_n_3\,
      S(2) => \B_V_data_1_payload_A[23]_i_56_n_3\,
      S(1) => \B_V_data_1_payload_A[23]_i_57_n_3\,
      S(0) => \B_V_data_1_payload_A[23]_i_58_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[23]_i_27_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[23]_i_27_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[23]_i_27_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[23]_i_27_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[23]_i_59_n_3\,
      DI(2) => \B_V_data_1_payload_A[23]_i_60_n_3\,
      DI(1) => \B_V_data_1_payload_A[23]_i_61_n_3\,
      DI(0) => \B_V_data_1_payload_A[23]_i_62_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[23]_i_63_n_3\,
      S(2) => \B_V_data_1_payload_A[23]_i_64_n_3\,
      S(1) => \B_V_data_1_payload_A[23]_i_65_n_3\,
      S(0) => \B_V_data_1_payload_A[23]_i_66_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[23]_i_36_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[23]_i_36_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[23]_i_36_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[23]_i_36_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[23]_i_67_n_3\,
      DI(2) => \B_V_data_1_payload_A[23]_i_68_n_3\,
      DI(1) => \B_V_data_1_payload_A[23]_i_69_n_3\,
      DI(0) => \B_V_data_1_payload_A[23]_i_70_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_36_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[23]_i_71_n_3\,
      S(2) => \B_V_data_1_payload_A[23]_i_72_n_3\,
      S(1) => \B_V_data_1_payload_A[23]_i_73_n_3\,
      S(0) => \B_V_data_1_payload_A[23]_i_74_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[23]_i_9_n_3\,
      CO(3) => icmp_ln1039_49_fu_4689_p2,
      CO(2) => \B_V_data_1_payload_A_reg[23]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[23]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[23]_i_5_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[23]_i_10_n_3\,
      DI(2) => \B_V_data_1_payload_A[23]_i_11_n_3\,
      DI(1) => \B_V_data_1_payload_A[23]_i_12_n_3\,
      DI(0) => \B_V_data_1_payload_A[23]_i_13_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[23]_i_14_n_3\,
      S(2) => \B_V_data_1_payload_A[23]_i_15_n_3\,
      S(1) => \B_V_data_1_payload_A[23]_i_16_n_3\,
      S(0) => \B_V_data_1_payload_A[23]_i_17_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[23]_i_18_n_3\,
      CO(3) => icmp_ln1039_50_fu_4717_p2,
      CO(2) => \B_V_data_1_payload_A_reg[23]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[23]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[23]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[23]_i_19_n_3\,
      DI(2) => \B_V_data_1_payload_A[23]_i_20_n_3\,
      DI(1) => \B_V_data_1_payload_A[23]_i_21_n_3\,
      DI(0) => \B_V_data_1_payload_A[23]_i_22_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[23]_i_23_n_3\,
      S(2) => \B_V_data_1_payload_A[23]_i_24_n_3\,
      S(1) => \B_V_data_1_payload_A[23]_i_25_n_3\,
      S(0) => \B_V_data_1_payload_A[23]_i_26_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[23]_i_27_n_3\,
      CO(3) => icmp_ln1039_51_fu_4745_p2,
      CO(2) => \B_V_data_1_payload_A_reg[23]_i_7_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[23]_i_7_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[23]_i_7_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[23]_i_28_n_3\,
      DI(2) => \B_V_data_1_payload_A[23]_i_29_n_3\,
      DI(1) => \B_V_data_1_payload_A[23]_i_30_n_3\,
      DI(0) => \B_V_data_1_payload_A[23]_i_31_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[23]_i_32_n_3\,
      S(2) => \B_V_data_1_payload_A[23]_i_33_n_3\,
      S(1) => \B_V_data_1_payload_A[23]_i_34_n_3\,
      S(0) => \B_V_data_1_payload_A[23]_i_35_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[23]_i_36_n_3\,
      CO(3) => icmp_ln1039_54_fu_4829_p2,
      CO(2) => \B_V_data_1_payload_A_reg[23]_i_8_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[23]_i_8_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[23]_i_8_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_7_fu_872(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[23]_i_37_n_3\,
      DI(0) => \B_V_data_1_payload_A[23]_i_38_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[23]_i_39_n_3\,
      S(2) => \B_V_data_1_payload_A[23]_i_40_n_3\,
      S(1) => \B_V_data_1_payload_A[23]_i_41_n_3\,
      S(0) => \B_V_data_1_payload_A[23]_i_42_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[23]_i_9_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[23]_i_9_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[23]_i_9_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[23]_i_9_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[23]_i_43_n_3\,
      DI(2) => \B_V_data_1_payload_A[23]_i_44_n_3\,
      DI(1) => \B_V_data_1_payload_A[23]_i_45_n_3\,
      DI(0) => \B_V_data_1_payload_A[23]_i_46_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[23]_i_47_n_3\,
      S(2) => \B_V_data_1_payload_A[23]_i_48_n_3\,
      S(1) => \B_V_data_1_payload_A[23]_i_49_n_3\,
      S(0) => \B_V_data_1_payload_A[23]_i_50_n_3\
    );
\B_V_data_1_payload_A_reg[2]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[2]_i_17_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[2]_i_17_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[2]_i_17_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[2]_i_17_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[2]_i_48_n_3\,
      DI(2) => \B_V_data_1_payload_A[2]_i_49_n_3\,
      DI(1) => \B_V_data_1_payload_A[2]_i_50_n_3\,
      DI(0) => \B_V_data_1_payload_A[2]_i_51_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[2]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[2]_i_52_n_3\,
      S(2) => \B_V_data_1_payload_A[2]_i_53_n_3\,
      S(1) => \B_V_data_1_payload_A[2]_i_54_n_3\,
      S(0) => \B_V_data_1_payload_A[2]_i_55_n_3\
    );
\B_V_data_1_payload_A_reg[2]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[2]_i_26_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[2]_i_26_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[2]_i_26_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[2]_i_26_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[2]_i_56_n_3\,
      DI(2) => \B_V_data_1_payload_A[2]_i_57_n_3\,
      DI(1) => \B_V_data_1_payload_A[2]_i_58_n_3\,
      DI(0) => \B_V_data_1_payload_A[2]_i_59_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[2]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[2]_i_60_n_3\,
      S(2) => \B_V_data_1_payload_A[2]_i_61_n_3\,
      S(1) => \B_V_data_1_payload_A[2]_i_62_n_3\,
      S(0) => \B_V_data_1_payload_A[2]_i_63_n_3\
    );
\B_V_data_1_payload_A_reg[2]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[2]_i_33_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[2]_i_33_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[2]_i_33_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[2]_i_33_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[2]_i_64_n_3\,
      DI(1) => \B_V_data_1_payload_A[2]_i_65_n_3\,
      DI(0) => \B_V_data_1_payload_A[2]_i_66_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[2]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[2]_i_67_n_3\,
      S(2) => \B_V_data_1_payload_A[2]_i_68_n_3\,
      S(1) => \B_V_data_1_payload_A[2]_i_69_n_3\,
      S(0) => \B_V_data_1_payload_A[2]_i_70_n_3\
    );
\B_V_data_1_payload_A_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[2]_i_8_n_3\,
      CO(3) => icmp_ln1039_fu_2981_p2,
      CO(2) => \B_V_data_1_payload_A_reg[2]_i_4_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[2]_i_4_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[2]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[2]_i_9_n_3\,
      DI(2) => \B_V_data_1_payload_A[2]_i_10_n_3\,
      DI(1) => \B_V_data_1_payload_A[2]_i_11_n_3\,
      DI(0) => \B_V_data_1_payload_A[2]_i_12_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[2]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[2]_i_13_n_3\,
      S(2) => \B_V_data_1_payload_A[2]_i_14_n_3\,
      S(1) => \B_V_data_1_payload_A[2]_i_15_n_3\,
      S(0) => \B_V_data_1_payload_A[2]_i_16_n_3\
    );
\B_V_data_1_payload_A_reg[2]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[2]_i_17_n_3\,
      CO(3) => icmp_ln1039_1_fu_3009_p2,
      CO(2) => \B_V_data_1_payload_A_reg[2]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[2]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[2]_i_5_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[2]_i_18_n_3\,
      DI(2) => \B_V_data_1_payload_A[2]_i_19_n_3\,
      DI(1) => \B_V_data_1_payload_A[2]_i_20_n_3\,
      DI(0) => \B_V_data_1_payload_A[2]_i_21_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[2]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[2]_i_22_n_3\,
      S(2) => \B_V_data_1_payload_A[2]_i_23_n_3\,
      S(1) => \B_V_data_1_payload_A[2]_i_24_n_3\,
      S(0) => \B_V_data_1_payload_A[2]_i_25_n_3\
    );
\B_V_data_1_payload_A_reg[2]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[2]_i_26_n_3\,
      CO(3) => icmp_ln1039_2_fu_3037_p2,
      CO(2) => \B_V_data_1_payload_A_reg[2]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[2]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[2]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_fu_844(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[2]_i_27_n_3\,
      DI(0) => \B_V_data_1_payload_A[2]_i_28_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[2]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[2]_i_29_n_3\,
      S(2) => \B_V_data_1_payload_A[2]_i_30_n_3\,
      S(1) => \B_V_data_1_payload_A[2]_i_31_n_3\,
      S(0) => \B_V_data_1_payload_A[2]_i_32_n_3\
    );
\B_V_data_1_payload_A_reg[2]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[2]_i_33_n_3\,
      CO(3) => icmp_ln1039_5_fu_3121_p2,
      CO(2) => \B_V_data_1_payload_A_reg[2]_i_7_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[2]_i_7_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[2]_i_7_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_fu_844(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[2]_i_34_n_3\,
      DI(0) => \B_V_data_1_payload_A[2]_i_35_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[2]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[2]_i_36_n_3\,
      S(2) => \B_V_data_1_payload_A[2]_i_37_n_3\,
      S(1) => \B_V_data_1_payload_A[2]_i_38_n_3\,
      S(0) => \B_V_data_1_payload_A[2]_i_39_n_3\
    );
\B_V_data_1_payload_A_reg[2]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[2]_i_8_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[2]_i_8_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[2]_i_8_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[2]_i_8_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[2]_i_40_n_3\,
      DI(2) => \B_V_data_1_payload_A[2]_i_41_n_3\,
      DI(1) => \B_V_data_1_payload_A[2]_i_42_n_3\,
      DI(0) => \B_V_data_1_payload_A[2]_i_43_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[2]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[2]_i_44_n_3\,
      S(2) => \B_V_data_1_payload_A[2]_i_45_n_3\,
      S(1) => \B_V_data_1_payload_A[2]_i_46_n_3\,
      S(0) => \B_V_data_1_payload_A[2]_i_47_n_3\
    );
\B_V_data_1_payload_A_reg[3]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[3]_i_15_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[3]_i_15_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[3]_i_15_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[3]_i_15_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[3]_i_40_n_3\,
      DI(2) => \B_V_data_1_payload_A[3]_i_41_n_3\,
      DI(1) => \B_V_data_1_payload_A[3]_i_42_n_3\,
      DI(0) => \B_V_data_1_payload_A[3]_i_43_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[3]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[3]_i_44_n_3\,
      S(2) => \B_V_data_1_payload_A[3]_i_45_n_3\,
      S(1) => \B_V_data_1_payload_A[3]_i_46_n_3\,
      S(0) => \B_V_data_1_payload_A[3]_i_47_n_3\
    );
\B_V_data_1_payload_A_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[3]_i_6_n_3\,
      CO(3) => icmp_ln1039_10_fu_3309_p2,
      CO(2) => \B_V_data_1_payload_A_reg[3]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[3]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[3]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[3]_i_7_n_3\,
      DI(2) => \B_V_data_1_payload_A[3]_i_8_n_3\,
      DI(1) => \B_V_data_1_payload_A[3]_i_9_n_3\,
      DI(0) => \B_V_data_1_payload_A[3]_i_10_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[3]_i_11_n_3\,
      S(2) => \B_V_data_1_payload_A[3]_i_12_n_3\,
      S(1) => \B_V_data_1_payload_A[3]_i_13_n_3\,
      S(0) => \B_V_data_1_payload_A[3]_i_14_n_3\
    );
\B_V_data_1_payload_A_reg[3]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[3]_i_23_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[3]_i_23_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[3]_i_23_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[3]_i_23_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[3]_i_48_n_3\,
      DI(2) => \B_V_data_1_payload_A[3]_i_49_n_3\,
      DI(1) => \B_V_data_1_payload_A[3]_i_50_n_3\,
      DI(0) => \B_V_data_1_payload_A[3]_i_51_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[3]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[3]_i_52_n_3\,
      S(2) => \B_V_data_1_payload_A[3]_i_53_n_3\,
      S(1) => \B_V_data_1_payload_A[3]_i_54_n_3\,
      S(0) => \B_V_data_1_payload_A[3]_i_55_n_3\
    );
\B_V_data_1_payload_A_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[3]_i_15_n_3\,
      CO(3) => icmp_ln1039_13_fu_3393_p2,
      CO(2) => \B_V_data_1_payload_A_reg[3]_i_3_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[3]_i_3_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[3]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_1_fu_848(15),
      DI(2) => \B_V_data_1_payload_A[3]_i_16_n_3\,
      DI(1) => \B_V_data_1_payload_A[3]_i_17_n_3\,
      DI(0) => \B_V_data_1_payload_A[3]_i_18_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[3]_i_19_n_3\,
      S(2) => \B_V_data_1_payload_A[3]_i_20_n_3\,
      S(1) => \B_V_data_1_payload_A[3]_i_21_n_3\,
      S(0) => \B_V_data_1_payload_A[3]_i_22_n_3\
    );
\B_V_data_1_payload_A_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[3]_i_23_n_3\,
      CO(3) => icmp_ln1039_11_fu_3337_p2,
      CO(2) => \B_V_data_1_payload_A_reg[3]_i_4_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[3]_i_4_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[3]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[3]_i_24_n_3\,
      DI(2) => \B_V_data_1_payload_A[3]_i_25_n_3\,
      DI(1) => \B_V_data_1_payload_A[3]_i_26_n_3\,
      DI(0) => \B_V_data_1_payload_A[3]_i_27_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[3]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[3]_i_28_n_3\,
      S(2) => \B_V_data_1_payload_A[3]_i_29_n_3\,
      S(1) => \B_V_data_1_payload_A[3]_i_30_n_3\,
      S(0) => \B_V_data_1_payload_A[3]_i_31_n_3\
    );
\B_V_data_1_payload_A_reg[3]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[3]_i_6_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[3]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[3]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[3]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[3]_i_32_n_3\,
      DI(2) => \B_V_data_1_payload_A[3]_i_33_n_3\,
      DI(1) => \B_V_data_1_payload_A[3]_i_34_n_3\,
      DI(0) => \B_V_data_1_payload_A[3]_i_35_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[3]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[3]_i_36_n_3\,
      S(2) => \B_V_data_1_payload_A[3]_i_37_n_3\,
      S(1) => \B_V_data_1_payload_A[3]_i_38_n_3\,
      S(0) => \B_V_data_1_payload_A[3]_i_39_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[5]_i_17_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[5]_i_17_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[5]_i_17_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_17_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[5]_i_51_n_3\,
      DI(2) => \B_V_data_1_payload_A[5]_i_52_n_3\,
      DI(1) => \B_V_data_1_payload_A[5]_i_53_n_3\,
      DI(0) => \B_V_data_1_payload_A[5]_i_54_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[5]_i_55_n_3\,
      S(2) => \B_V_data_1_payload_A[5]_i_56_n_3\,
      S(1) => \B_V_data_1_payload_A[5]_i_57_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_58_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[5]_i_26_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[5]_i_26_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[5]_i_26_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_26_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[5]_i_59_n_3\,
      DI(2) => \B_V_data_1_payload_A[5]_i_60_n_3\,
      DI(1) => \B_V_data_1_payload_A[5]_i_61_n_3\,
      DI(0) => \B_V_data_1_payload_A[5]_i_62_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[5]_i_63_n_3\,
      S(2) => \B_V_data_1_payload_A[5]_i_64_n_3\,
      S(1) => \B_V_data_1_payload_A[5]_i_65_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_66_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[5]_i_35_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[5]_i_35_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[5]_i_35_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_35_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[5]_i_67_n_3\,
      DI(2) => \B_V_data_1_payload_A[5]_i_68_n_3\,
      DI(1) => \B_V_data_1_payload_A[5]_i_69_n_3\,
      DI(0) => \B_V_data_1_payload_A[5]_i_70_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_35_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[5]_i_71_n_3\,
      S(2) => \B_V_data_1_payload_A[5]_i_72_n_3\,
      S(1) => \B_V_data_1_payload_A[5]_i_73_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_74_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[5]_i_8_n_3\,
      CO(3) => icmp_ln1039_7_fu_3225_p2,
      CO(2) => \B_V_data_1_payload_A_reg[5]_i_4_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[5]_i_4_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[5]_i_9_n_3\,
      DI(2) => \B_V_data_1_payload_A[5]_i_10_n_3\,
      DI(1) => \B_V_data_1_payload_A[5]_i_11_n_3\,
      DI(0) => \B_V_data_1_payload_A[5]_i_12_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[5]_i_13_n_3\,
      S(2) => \B_V_data_1_payload_A[5]_i_14_n_3\,
      S(1) => \B_V_data_1_payload_A[5]_i_15_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_16_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[5]_i_17_n_3\,
      CO(3) => icmp_ln1039_8_fu_3253_p2,
      CO(2) => \B_V_data_1_payload_A_reg[5]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[5]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_5_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[5]_i_18_n_3\,
      DI(2) => \B_V_data_1_payload_A[5]_i_19_n_3\,
      DI(1) => \B_V_data_1_payload_A[5]_i_20_n_3\,
      DI(0) => \B_V_data_1_payload_A[5]_i_21_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[5]_i_22_n_3\,
      S(2) => \B_V_data_1_payload_A[5]_i_23_n_3\,
      S(1) => \B_V_data_1_payload_A[5]_i_24_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_25_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[5]_i_26_n_3\,
      CO(3) => icmp_ln1039_9_fu_3281_p2,
      CO(2) => \B_V_data_1_payload_A_reg[5]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[5]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[5]_i_27_n_3\,
      DI(2) => \B_V_data_1_payload_A[5]_i_28_n_3\,
      DI(1) => \B_V_data_1_payload_A[5]_i_29_n_3\,
      DI(0) => \B_V_data_1_payload_A[5]_i_30_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[5]_i_31_n_3\,
      S(2) => \B_V_data_1_payload_A[5]_i_32_n_3\,
      S(1) => \B_V_data_1_payload_A[5]_i_33_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_34_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[5]_i_35_n_3\,
      CO(3) => icmp_ln1039_12_fu_3365_p2,
      CO(2) => \B_V_data_1_payload_A_reg[5]_i_7_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[5]_i_7_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_7_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_1_fu_848(15),
      DI(2) => \B_V_data_1_payload_A[5]_i_36_n_3\,
      DI(1) => \B_V_data_1_payload_A[5]_i_37_n_3\,
      DI(0) => \B_V_data_1_payload_A[5]_i_38_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[5]_i_39_n_3\,
      S(2) => \B_V_data_1_payload_A[5]_i_40_n_3\,
      S(1) => \B_V_data_1_payload_A[5]_i_41_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_42_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[5]_i_8_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[5]_i_8_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[5]_i_8_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_8_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[5]_i_43_n_3\,
      DI(2) => \B_V_data_1_payload_A[5]_i_44_n_3\,
      DI(1) => \B_V_data_1_payload_A[5]_i_45_n_3\,
      DI(0) => \B_V_data_1_payload_A[5]_i_46_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[5]_i_47_n_3\,
      S(2) => \B_V_data_1_payload_A[5]_i_48_n_3\,
      S(1) => \B_V_data_1_payload_A[5]_i_49_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_50_n_3\
    );
\B_V_data_1_payload_A_reg[6]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[6]_i_13_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[6]_i_13_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[6]_i_13_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[6]_i_13_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[6]_i_35_n_3\,
      DI(2) => \B_V_data_1_payload_A[6]_i_36_n_3\,
      DI(1) => \B_V_data_1_payload_A[6]_i_37_n_3\,
      DI(0) => \B_V_data_1_payload_A[6]_i_38_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[6]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[6]_i_39_n_3\,
      S(2) => \B_V_data_1_payload_A[6]_i_40_n_3\,
      S(1) => \B_V_data_1_payload_A[6]_i_41_n_3\,
      S(0) => \B_V_data_1_payload_A[6]_i_42_n_3\
    );
\B_V_data_1_payload_A_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[6]_i_6_n_3\,
      CO(3) => icmp_ln1039_17_fu_3553_p2,
      CO(2) => \B_V_data_1_payload_A_reg[6]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[6]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[6]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_2_fu_852(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[6]_i_7_n_3\,
      DI(0) => \B_V_data_1_payload_A[6]_i_8_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[6]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[6]_i_9_n_3\,
      S(2) => \B_V_data_1_payload_A[6]_i_10_n_3\,
      S(1) => \B_V_data_1_payload_A[6]_i_11_n_3\,
      S(0) => \B_V_data_1_payload_A[6]_i_12_n_3\
    );
\B_V_data_1_payload_A_reg[6]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[6]_i_20_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[6]_i_20_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[6]_i_20_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[6]_i_20_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[6]_i_43_n_3\,
      DI(2) => \B_V_data_1_payload_A[6]_i_44_n_3\,
      DI(1) => \B_V_data_1_payload_A[6]_i_45_n_3\,
      DI(0) => \B_V_data_1_payload_A[6]_i_46_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[6]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[6]_i_47_n_3\,
      S(2) => \B_V_data_1_payload_A[6]_i_48_n_3\,
      S(1) => \B_V_data_1_payload_A[6]_i_49_n_3\,
      S(0) => \B_V_data_1_payload_A[6]_i_50_n_3\
    );
\B_V_data_1_payload_A_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[6]_i_13_n_3\,
      CO(3) => icmp_ln1039_20_fu_3637_p2,
      CO(2) => \B_V_data_1_payload_A_reg[6]_i_3_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[6]_i_3_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[6]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_2_fu_852(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[6]_i_14_n_3\,
      DI(0) => \B_V_data_1_payload_A[6]_i_15_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[6]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[6]_i_16_n_3\,
      S(2) => \B_V_data_1_payload_A[6]_i_17_n_3\,
      S(1) => \B_V_data_1_payload_A[6]_i_18_n_3\,
      S(0) => \B_V_data_1_payload_A[6]_i_19_n_3\
    );
\B_V_data_1_payload_A_reg[6]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[6]_i_20_n_3\,
      CO(3) => icmp_ln1039_18_fu_3581_p2,
      CO(2) => \B_V_data_1_payload_A_reg[6]_i_4_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[6]_i_4_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[6]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_2_fu_852(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[6]_i_21_n_3\,
      DI(0) => \B_V_data_1_payload_A[6]_i_22_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[6]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[6]_i_23_n_3\,
      S(2) => \B_V_data_1_payload_A[6]_i_24_n_3\,
      S(1) => \B_V_data_1_payload_A[6]_i_25_n_3\,
      S(0) => \B_V_data_1_payload_A[6]_i_26_n_3\
    );
\B_V_data_1_payload_A_reg[6]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[6]_i_6_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[6]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[6]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[6]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[6]_i_27_n_3\,
      DI(2) => \B_V_data_1_payload_A[6]_i_28_n_3\,
      DI(1) => \B_V_data_1_payload_A[6]_i_29_n_3\,
      DI(0) => \B_V_data_1_payload_A[6]_i_30_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[6]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[6]_i_31_n_3\,
      S(2) => \B_V_data_1_payload_A[6]_i_32_n_3\,
      S(1) => \B_V_data_1_payload_A[6]_i_33_n_3\,
      S(0) => \B_V_data_1_payload_A[6]_i_34_n_3\
    );
\B_V_data_1_payload_A_reg[8]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[8]_i_14_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[8]_i_14_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[8]_i_14_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[8]_i_14_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[8]_i_42_n_3\,
      DI(2) => \B_V_data_1_payload_A[8]_i_43_n_3\,
      DI(1) => \B_V_data_1_payload_A[8]_i_44_n_3\,
      DI(0) => \B_V_data_1_payload_A[8]_i_45_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[8]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[8]_i_46_n_3\,
      S(2) => \B_V_data_1_payload_A[8]_i_47_n_3\,
      S(1) => \B_V_data_1_payload_A[8]_i_48_n_3\,
      S(0) => \B_V_data_1_payload_A[8]_i_49_n_3\
    );
\B_V_data_1_payload_A_reg[8]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[8]_i_20_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[8]_i_20_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[8]_i_20_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[8]_i_20_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[8]_i_50_n_3\,
      DI(2) => \B_V_data_1_payload_A[8]_i_51_n_3\,
      DI(1) => \B_V_data_1_payload_A[8]_i_52_n_3\,
      DI(0) => \B_V_data_1_payload_A[8]_i_53_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[8]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[8]_i_54_n_3\,
      S(2) => \B_V_data_1_payload_A[8]_i_55_n_3\,
      S(1) => \B_V_data_1_payload_A[8]_i_56_n_3\,
      S(0) => \B_V_data_1_payload_A[8]_i_57_n_3\
    );
\B_V_data_1_payload_A_reg[8]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[8]_i_27_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[8]_i_27_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[8]_i_27_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[8]_i_27_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[8]_i_58_n_3\,
      DI(2) => \B_V_data_1_payload_A[8]_i_59_n_3\,
      DI(1) => \B_V_data_1_payload_A[8]_i_60_n_3\,
      DI(0) => \B_V_data_1_payload_A[8]_i_61_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[8]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[8]_i_62_n_3\,
      S(2) => \B_V_data_1_payload_A[8]_i_63_n_3\,
      S(1) => \B_V_data_1_payload_A[8]_i_64_n_3\,
      S(0) => \B_V_data_1_payload_A[8]_i_65_n_3\
    );
\B_V_data_1_payload_A_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[8]_i_8_n_3\,
      CO(3) => icmp_ln1039_14_fu_3469_p2,
      CO(2) => \B_V_data_1_payload_A_reg[8]_i_4_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[8]_i_4_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[8]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_2_fu_852(15),
      DI(2 downto 1) => B"00",
      DI(0) => \B_V_data_1_payload_A[8]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[8]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[8]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[8]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[8]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[8]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[8]_i_14_n_3\,
      CO(3) => icmp_ln1039_15_fu_3497_p2,
      CO(2) => \B_V_data_1_payload_A_reg[8]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[8]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[8]_i_5_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_2_fu_852(15),
      DI(2 downto 1) => B"00",
      DI(0) => \B_V_data_1_payload_A[8]_i_15_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[8]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[8]_i_16_n_3\,
      S(2) => \B_V_data_1_payload_A[8]_i_17_n_3\,
      S(1) => \B_V_data_1_payload_A[8]_i_18_n_3\,
      S(0) => \B_V_data_1_payload_A[8]_i_19_n_3\
    );
\B_V_data_1_payload_A_reg[8]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[8]_i_20_n_3\,
      CO(3) => icmp_ln1039_16_fu_3525_p2,
      CO(2) => \B_V_data_1_payload_A_reg[8]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[8]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[8]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_2_fu_852(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[8]_i_21_n_3\,
      DI(0) => \B_V_data_1_payload_A[8]_i_22_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[8]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[8]_i_23_n_3\,
      S(2) => \B_V_data_1_payload_A[8]_i_24_n_3\,
      S(1) => \B_V_data_1_payload_A[8]_i_25_n_3\,
      S(0) => \B_V_data_1_payload_A[8]_i_26_n_3\
    );
\B_V_data_1_payload_A_reg[8]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[8]_i_27_n_3\,
      CO(3) => icmp_ln1039_19_fu_3609_p2,
      CO(2) => \B_V_data_1_payload_A_reg[8]_i_7_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[8]_i_7_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[8]_i_7_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_2_fu_852(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[8]_i_28_n_3\,
      DI(0) => \B_V_data_1_payload_A[8]_i_29_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[8]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[8]_i_30_n_3\,
      S(2) => \B_V_data_1_payload_A[8]_i_31_n_3\,
      S(1) => \B_V_data_1_payload_A[8]_i_32_n_3\,
      S(0) => \B_V_data_1_payload_A[8]_i_33_n_3\
    );
\B_V_data_1_payload_A_reg[8]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[8]_i_8_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[8]_i_8_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[8]_i_8_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[8]_i_8_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[8]_i_34_n_3\,
      DI(2) => \B_V_data_1_payload_A[8]_i_35_n_3\,
      DI(1) => \B_V_data_1_payload_A[8]_i_36_n_3\,
      DI(0) => \B_V_data_1_payload_A[8]_i_37_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[8]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[8]_i_38_n_3\,
      S(2) => \B_V_data_1_payload_A[8]_i_39_n_3\,
      S(1) => \B_V_data_1_payload_A[8]_i_40_n_3\,
      S(0) => \B_V_data_1_payload_A[8]_i_41_n_3\
    );
\B_V_data_1_payload_A_reg[9]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[9]_i_13_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[9]_i_13_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[9]_i_13_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[9]_i_13_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[9]_i_35_n_3\,
      DI(2) => \B_V_data_1_payload_A[9]_i_36_n_3\,
      DI(1) => \B_V_data_1_payload_A[9]_i_37_n_3\,
      DI(0) => \B_V_data_1_payload_A[9]_i_38_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[9]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[9]_i_39_n_3\,
      S(2) => \B_V_data_1_payload_A[9]_i_40_n_3\,
      S(1) => \B_V_data_1_payload_A[9]_i_41_n_3\,
      S(0) => \B_V_data_1_payload_A[9]_i_42_n_3\
    );
\B_V_data_1_payload_A_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[9]_i_6_n_3\,
      CO(3) => icmp_ln1039_24_fu_3797_p2,
      CO(2) => \B_V_data_1_payload_A_reg[9]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[9]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[9]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_3_fu_856(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[9]_i_7_n_3\,
      DI(0) => \B_V_data_1_payload_A[9]_i_8_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[9]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[9]_i_9_n_3\,
      S(2) => \B_V_data_1_payload_A[9]_i_10_n_3\,
      S(1) => \B_V_data_1_payload_A[9]_i_11_n_3\,
      S(0) => \B_V_data_1_payload_A[9]_i_12_n_3\
    );
\B_V_data_1_payload_A_reg[9]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[9]_i_20_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[9]_i_20_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[9]_i_20_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[9]_i_20_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[9]_i_43_n_3\,
      DI(2) => \B_V_data_1_payload_A[9]_i_44_n_3\,
      DI(1) => \B_V_data_1_payload_A[9]_i_45_n_3\,
      DI(0) => \B_V_data_1_payload_A[9]_i_46_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[9]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[9]_i_47_n_3\,
      S(2) => \B_V_data_1_payload_A[9]_i_48_n_3\,
      S(1) => \B_V_data_1_payload_A[9]_i_49_n_3\,
      S(0) => \B_V_data_1_payload_A[9]_i_50_n_3\
    );
\B_V_data_1_payload_A_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[9]_i_13_n_3\,
      CO(3) => icmp_ln1039_27_fu_3881_p2,
      CO(2) => \B_V_data_1_payload_A_reg[9]_i_3_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[9]_i_3_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[9]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_3_fu_856(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[9]_i_14_n_3\,
      DI(0) => \B_V_data_1_payload_A[9]_i_15_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[9]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[9]_i_16_n_3\,
      S(2) => \B_V_data_1_payload_A[9]_i_17_n_3\,
      S(1) => \B_V_data_1_payload_A[9]_i_18_n_3\,
      S(0) => \B_V_data_1_payload_A[9]_i_19_n_3\
    );
\B_V_data_1_payload_A_reg[9]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[9]_i_20_n_3\,
      CO(3) => icmp_ln1039_25_fu_3825_p2,
      CO(2) => \B_V_data_1_payload_A_reg[9]_i_4_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[9]_i_4_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[9]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_3_fu_856(15),
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[9]_i_21_n_3\,
      DI(0) => \B_V_data_1_payload_A[9]_i_22_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[9]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[9]_i_23_n_3\,
      S(2) => \B_V_data_1_payload_A[9]_i_24_n_3\,
      S(1) => \B_V_data_1_payload_A[9]_i_25_n_3\,
      S(0) => \B_V_data_1_payload_A[9]_i_26_n_3\
    );
\B_V_data_1_payload_A_reg[9]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[9]_i_6_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[9]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[9]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[9]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[9]_i_27_n_3\,
      DI(2) => \B_V_data_1_payload_A[9]_i_28_n_3\,
      DI(1) => \B_V_data_1_payload_A[9]_i_29_n_3\,
      DI(0) => \B_V_data_1_payload_A[9]_i_30_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[9]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[9]_i_31_n_3\,
      S(2) => \B_V_data_1_payload_A[9]_i_32_n_3\,
      S(1) => \B_V_data_1_payload_A[9]_i_33_n_3\,
      S(0) => \B_V_data_1_payload_A[9]_i_34_n_3\
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => Q(2),
      I1 => out_V_TREADY_int_regslice,
      I2 => icmp_ln290_reg_5932_pp0_iter6_reg,
      I3 => icmp_ln249_reg_5523_pp0_iter6_reg,
      I4 => ap_CS_iter7_fsm_state8,
      I5 => B_V_data_1_sel_wr,
      O => \ap_CS_fsm_reg[2]\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => Q(2),
      I1 => out_V_TREADY_int_regslice,
      I2 => icmp_ln290_reg_5932_pp0_iter6_reg,
      I3 => icmp_ln249_reg_5523_pp0_iter6_reg,
      I4 => ap_CS_iter7_fsm_state8,
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID
    );
\accu_V_16_reg_6698[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF8FFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => out_V_TREADY_int_regslice,
      I2 => icmp_ln290_reg_5932_pp0_iter6_reg,
      I3 => icmp_ln249_reg_5523_pp0_iter6_reg,
      I4 => ap_CS_iter7_fsm_state8,
      I5 => mac_muladd_8s_3ns_16s_16_4_1_U122_n_4,
      O => accu_V_16_reg_66980
    );
\accu_V_16_reg_6698_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_16_fu_2803_p2(0),
      Q => accu_V_fu_844(0),
      R => '0'
    );
\accu_V_16_reg_6698_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_16_fu_2803_p2(10),
      Q => accu_V_fu_844(10),
      R => '0'
    );
\accu_V_16_reg_6698_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_16_fu_2803_p2(11),
      Q => accu_V_fu_844(11),
      R => '0'
    );
\accu_V_16_reg_6698_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_16_fu_2803_p2(12),
      Q => accu_V_fu_844(12),
      R => '0'
    );
\accu_V_16_reg_6698_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_16_fu_2803_p2(13),
      Q => accu_V_fu_844(13),
      R => '0'
    );
\accu_V_16_reg_6698_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_16_fu_2803_p2(14),
      Q => accu_V_fu_844(14),
      R => '0'
    );
\accu_V_16_reg_6698_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_16_fu_2803_p2(15),
      Q => accu_V_fu_844(15),
      R => '0'
    );
\accu_V_16_reg_6698_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_16_fu_2803_p2(1),
      Q => accu_V_fu_844(1),
      R => '0'
    );
\accu_V_16_reg_6698_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_16_fu_2803_p2(2),
      Q => accu_V_fu_844(2),
      R => '0'
    );
\accu_V_16_reg_6698_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_16_fu_2803_p2(3),
      Q => accu_V_fu_844(3),
      R => '0'
    );
\accu_V_16_reg_6698_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_16_fu_2803_p2(4),
      Q => accu_V_fu_844(4),
      R => '0'
    );
\accu_V_16_reg_6698_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_16_fu_2803_p2(5),
      Q => accu_V_fu_844(5),
      R => '0'
    );
\accu_V_16_reg_6698_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_16_fu_2803_p2(6),
      Q => accu_V_fu_844(6),
      R => '0'
    );
\accu_V_16_reg_6698_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_16_fu_2803_p2(7),
      Q => accu_V_fu_844(7),
      R => '0'
    );
\accu_V_16_reg_6698_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_16_fu_2803_p2(8),
      Q => accu_V_fu_844(8),
      R => '0'
    );
\accu_V_16_reg_6698_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_16_fu_2803_p2(9),
      Q => accu_V_fu_844(9),
      R => '0'
    );
\accu_V_17_reg_6709_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_17_fu_2820_p2(0),
      Q => accu_V_1_fu_848(0),
      R => '0'
    );
\accu_V_17_reg_6709_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_17_fu_2820_p2(10),
      Q => accu_V_1_fu_848(10),
      R => '0'
    );
\accu_V_17_reg_6709_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_17_fu_2820_p2(11),
      Q => accu_V_1_fu_848(11),
      R => '0'
    );
\accu_V_17_reg_6709_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_17_fu_2820_p2(12),
      Q => accu_V_1_fu_848(12),
      R => '0'
    );
\accu_V_17_reg_6709_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_17_fu_2820_p2(13),
      Q => accu_V_1_fu_848(13),
      R => '0'
    );
\accu_V_17_reg_6709_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_17_fu_2820_p2(14),
      Q => accu_V_1_fu_848(14),
      R => '0'
    );
\accu_V_17_reg_6709_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_17_fu_2820_p2(15),
      Q => accu_V_1_fu_848(15),
      R => '0'
    );
\accu_V_17_reg_6709_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_17_fu_2820_p2(1),
      Q => accu_V_1_fu_848(1),
      R => '0'
    );
\accu_V_17_reg_6709_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_17_fu_2820_p2(2),
      Q => accu_V_1_fu_848(2),
      R => '0'
    );
\accu_V_17_reg_6709_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_17_fu_2820_p2(3),
      Q => accu_V_1_fu_848(3),
      R => '0'
    );
\accu_V_17_reg_6709_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_17_fu_2820_p2(4),
      Q => accu_V_1_fu_848(4),
      R => '0'
    );
\accu_V_17_reg_6709_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_17_fu_2820_p2(5),
      Q => accu_V_1_fu_848(5),
      R => '0'
    );
\accu_V_17_reg_6709_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_17_fu_2820_p2(6),
      Q => accu_V_1_fu_848(6),
      R => '0'
    );
\accu_V_17_reg_6709_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_17_fu_2820_p2(7),
      Q => accu_V_1_fu_848(7),
      R => '0'
    );
\accu_V_17_reg_6709_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_17_fu_2820_p2(8),
      Q => accu_V_1_fu_848(8),
      R => '0'
    );
\accu_V_17_reg_6709_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_17_fu_2820_p2(9),
      Q => accu_V_1_fu_848(9),
      R => '0'
    );
\accu_V_18_reg_6720_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_18_fu_2837_p2(0),
      Q => accu_V_2_fu_852(0),
      R => '0'
    );
\accu_V_18_reg_6720_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_18_fu_2837_p2(10),
      Q => accu_V_2_fu_852(10),
      R => '0'
    );
\accu_V_18_reg_6720_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_18_fu_2837_p2(11),
      Q => accu_V_2_fu_852(11),
      R => '0'
    );
\accu_V_18_reg_6720_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_18_fu_2837_p2(12),
      Q => accu_V_2_fu_852(12),
      R => '0'
    );
\accu_V_18_reg_6720_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_18_fu_2837_p2(13),
      Q => accu_V_2_fu_852(13),
      R => '0'
    );
\accu_V_18_reg_6720_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_18_fu_2837_p2(14),
      Q => accu_V_2_fu_852(14),
      R => '0'
    );
\accu_V_18_reg_6720_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_18_fu_2837_p2(15),
      Q => accu_V_2_fu_852(15),
      R => '0'
    );
\accu_V_18_reg_6720_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_18_fu_2837_p2(1),
      Q => accu_V_2_fu_852(1),
      R => '0'
    );
\accu_V_18_reg_6720_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_18_fu_2837_p2(2),
      Q => accu_V_2_fu_852(2),
      R => '0'
    );
\accu_V_18_reg_6720_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_18_fu_2837_p2(3),
      Q => accu_V_2_fu_852(3),
      R => '0'
    );
\accu_V_18_reg_6720_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_18_fu_2837_p2(4),
      Q => accu_V_2_fu_852(4),
      R => '0'
    );
\accu_V_18_reg_6720_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_18_fu_2837_p2(5),
      Q => accu_V_2_fu_852(5),
      R => '0'
    );
\accu_V_18_reg_6720_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_18_fu_2837_p2(6),
      Q => accu_V_2_fu_852(6),
      R => '0'
    );
\accu_V_18_reg_6720_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_18_fu_2837_p2(7),
      Q => accu_V_2_fu_852(7),
      R => '0'
    );
\accu_V_18_reg_6720_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_18_fu_2837_p2(8),
      Q => accu_V_2_fu_852(8),
      R => '0'
    );
\accu_V_18_reg_6720_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_18_fu_2837_p2(9),
      Q => accu_V_2_fu_852(9),
      R => '0'
    );
\accu_V_19_reg_6731_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_19_fu_2854_p2(0),
      Q => accu_V_3_fu_856(0),
      R => '0'
    );
\accu_V_19_reg_6731_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_19_fu_2854_p2(10),
      Q => accu_V_3_fu_856(10),
      R => '0'
    );
\accu_V_19_reg_6731_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_19_fu_2854_p2(11),
      Q => accu_V_3_fu_856(11),
      R => '0'
    );
\accu_V_19_reg_6731_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_19_fu_2854_p2(12),
      Q => accu_V_3_fu_856(12),
      R => '0'
    );
\accu_V_19_reg_6731_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_19_fu_2854_p2(13),
      Q => accu_V_3_fu_856(13),
      R => '0'
    );
\accu_V_19_reg_6731_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_19_fu_2854_p2(14),
      Q => accu_V_3_fu_856(14),
      R => '0'
    );
\accu_V_19_reg_6731_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_19_fu_2854_p2(15),
      Q => accu_V_3_fu_856(15),
      R => '0'
    );
\accu_V_19_reg_6731_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_19_fu_2854_p2(1),
      Q => accu_V_3_fu_856(1),
      R => '0'
    );
\accu_V_19_reg_6731_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_19_fu_2854_p2(2),
      Q => accu_V_3_fu_856(2),
      R => '0'
    );
\accu_V_19_reg_6731_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_19_fu_2854_p2(3),
      Q => accu_V_3_fu_856(3),
      R => '0'
    );
\accu_V_19_reg_6731_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_19_fu_2854_p2(4),
      Q => accu_V_3_fu_856(4),
      R => '0'
    );
\accu_V_19_reg_6731_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_19_fu_2854_p2(5),
      Q => accu_V_3_fu_856(5),
      R => '0'
    );
\accu_V_19_reg_6731_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_19_fu_2854_p2(6),
      Q => accu_V_3_fu_856(6),
      R => '0'
    );
\accu_V_19_reg_6731_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_19_fu_2854_p2(7),
      Q => accu_V_3_fu_856(7),
      R => '0'
    );
\accu_V_19_reg_6731_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_19_fu_2854_p2(8),
      Q => accu_V_3_fu_856(8),
      R => '0'
    );
\accu_V_19_reg_6731_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_19_fu_2854_p2(9),
      Q => accu_V_3_fu_856(9),
      R => '0'
    );
\accu_V_20_reg_6742_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_20_fu_2871_p2(0),
      Q => accu_V_4_fu_860(0),
      R => '0'
    );
\accu_V_20_reg_6742_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_20_fu_2871_p2(10),
      Q => accu_V_4_fu_860(10),
      R => '0'
    );
\accu_V_20_reg_6742_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_20_fu_2871_p2(11),
      Q => accu_V_4_fu_860(11),
      R => '0'
    );
\accu_V_20_reg_6742_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_20_fu_2871_p2(12),
      Q => accu_V_4_fu_860(12),
      R => '0'
    );
\accu_V_20_reg_6742_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_20_fu_2871_p2(13),
      Q => accu_V_4_fu_860(13),
      R => '0'
    );
\accu_V_20_reg_6742_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_20_fu_2871_p2(14),
      Q => accu_V_4_fu_860(14),
      R => '0'
    );
\accu_V_20_reg_6742_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_20_fu_2871_p2(15),
      Q => accu_V_4_fu_860(15),
      R => '0'
    );
\accu_V_20_reg_6742_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_20_fu_2871_p2(1),
      Q => accu_V_4_fu_860(1),
      R => '0'
    );
\accu_V_20_reg_6742_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_20_fu_2871_p2(2),
      Q => accu_V_4_fu_860(2),
      R => '0'
    );
\accu_V_20_reg_6742_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_20_fu_2871_p2(3),
      Q => accu_V_4_fu_860(3),
      R => '0'
    );
\accu_V_20_reg_6742_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_20_fu_2871_p2(4),
      Q => accu_V_4_fu_860(4),
      R => '0'
    );
\accu_V_20_reg_6742_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_20_fu_2871_p2(5),
      Q => accu_V_4_fu_860(5),
      R => '0'
    );
\accu_V_20_reg_6742_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_20_fu_2871_p2(6),
      Q => accu_V_4_fu_860(6),
      R => '0'
    );
\accu_V_20_reg_6742_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_20_fu_2871_p2(7),
      Q => accu_V_4_fu_860(7),
      R => '0'
    );
\accu_V_20_reg_6742_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_20_fu_2871_p2(8),
      Q => accu_V_4_fu_860(8),
      R => '0'
    );
\accu_V_20_reg_6742_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_20_fu_2871_p2(9),
      Q => accu_V_4_fu_860(9),
      R => '0'
    );
\accu_V_21_reg_6753_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_21_fu_2888_p2(0),
      Q => accu_V_5_fu_864(0),
      R => '0'
    );
\accu_V_21_reg_6753_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_21_fu_2888_p2(10),
      Q => accu_V_5_fu_864(10),
      R => '0'
    );
\accu_V_21_reg_6753_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_21_fu_2888_p2(11),
      Q => accu_V_5_fu_864(11),
      R => '0'
    );
\accu_V_21_reg_6753_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_21_fu_2888_p2(12),
      Q => accu_V_5_fu_864(12),
      R => '0'
    );
\accu_V_21_reg_6753_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_21_fu_2888_p2(13),
      Q => accu_V_5_fu_864(13),
      R => '0'
    );
\accu_V_21_reg_6753_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_21_fu_2888_p2(14),
      Q => accu_V_5_fu_864(14),
      R => '0'
    );
\accu_V_21_reg_6753_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_21_fu_2888_p2(15),
      Q => accu_V_5_fu_864(15),
      R => '0'
    );
\accu_V_21_reg_6753_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_21_fu_2888_p2(1),
      Q => accu_V_5_fu_864(1),
      R => '0'
    );
\accu_V_21_reg_6753_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_21_fu_2888_p2(2),
      Q => accu_V_5_fu_864(2),
      R => '0'
    );
\accu_V_21_reg_6753_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_21_fu_2888_p2(3),
      Q => accu_V_5_fu_864(3),
      R => '0'
    );
\accu_V_21_reg_6753_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_21_fu_2888_p2(4),
      Q => accu_V_5_fu_864(4),
      R => '0'
    );
\accu_V_21_reg_6753_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_21_fu_2888_p2(5),
      Q => accu_V_5_fu_864(5),
      R => '0'
    );
\accu_V_21_reg_6753_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_21_fu_2888_p2(6),
      Q => accu_V_5_fu_864(6),
      R => '0'
    );
\accu_V_21_reg_6753_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_21_fu_2888_p2(7),
      Q => accu_V_5_fu_864(7),
      R => '0'
    );
\accu_V_21_reg_6753_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_21_fu_2888_p2(8),
      Q => accu_V_5_fu_864(8),
      R => '0'
    );
\accu_V_21_reg_6753_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_21_fu_2888_p2(9),
      Q => accu_V_5_fu_864(9),
      R => '0'
    );
\accu_V_22_reg_6764_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_22_fu_2905_p2(0),
      Q => accu_V_6_fu_868(0),
      R => '0'
    );
\accu_V_22_reg_6764_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_22_fu_2905_p2(10),
      Q => accu_V_6_fu_868(10),
      R => '0'
    );
\accu_V_22_reg_6764_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_22_fu_2905_p2(11),
      Q => accu_V_6_fu_868(11),
      R => '0'
    );
\accu_V_22_reg_6764_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_22_fu_2905_p2(12),
      Q => accu_V_6_fu_868(12),
      R => '0'
    );
\accu_V_22_reg_6764_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_22_fu_2905_p2(13),
      Q => accu_V_6_fu_868(13),
      R => '0'
    );
\accu_V_22_reg_6764_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_22_fu_2905_p2(14),
      Q => accu_V_6_fu_868(14),
      R => '0'
    );
\accu_V_22_reg_6764_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_22_fu_2905_p2(15),
      Q => accu_V_6_fu_868(15),
      R => '0'
    );
\accu_V_22_reg_6764_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_22_fu_2905_p2(1),
      Q => accu_V_6_fu_868(1),
      R => '0'
    );
\accu_V_22_reg_6764_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_22_fu_2905_p2(2),
      Q => accu_V_6_fu_868(2),
      R => '0'
    );
\accu_V_22_reg_6764_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_22_fu_2905_p2(3),
      Q => accu_V_6_fu_868(3),
      R => '0'
    );
\accu_V_22_reg_6764_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_22_fu_2905_p2(4),
      Q => accu_V_6_fu_868(4),
      R => '0'
    );
\accu_V_22_reg_6764_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_22_fu_2905_p2(5),
      Q => accu_V_6_fu_868(5),
      R => '0'
    );
\accu_V_22_reg_6764_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_22_fu_2905_p2(6),
      Q => accu_V_6_fu_868(6),
      R => '0'
    );
\accu_V_22_reg_6764_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_22_fu_2905_p2(7),
      Q => accu_V_6_fu_868(7),
      R => '0'
    );
\accu_V_22_reg_6764_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_22_fu_2905_p2(8),
      Q => accu_V_6_fu_868(8),
      R => '0'
    );
\accu_V_22_reg_6764_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_22_fu_2905_p2(9),
      Q => accu_V_6_fu_868(9),
      R => '0'
    );
\accu_V_23_reg_6775_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_23_fu_2922_p2(0),
      Q => accu_V_7_fu_872(0),
      R => '0'
    );
\accu_V_23_reg_6775_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_23_fu_2922_p2(10),
      Q => accu_V_7_fu_872(10),
      R => '0'
    );
\accu_V_23_reg_6775_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_23_fu_2922_p2(11),
      Q => accu_V_7_fu_872(11),
      R => '0'
    );
\accu_V_23_reg_6775_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_23_fu_2922_p2(12),
      Q => accu_V_7_fu_872(12),
      R => '0'
    );
\accu_V_23_reg_6775_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_23_fu_2922_p2(13),
      Q => accu_V_7_fu_872(13),
      R => '0'
    );
\accu_V_23_reg_6775_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_23_fu_2922_p2(14),
      Q => accu_V_7_fu_872(14),
      R => '0'
    );
\accu_V_23_reg_6775_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_23_fu_2922_p2(15),
      Q => accu_V_7_fu_872(15),
      R => '0'
    );
\accu_V_23_reg_6775_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_23_fu_2922_p2(1),
      Q => accu_V_7_fu_872(1),
      R => '0'
    );
\accu_V_23_reg_6775_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_23_fu_2922_p2(2),
      Q => accu_V_7_fu_872(2),
      R => '0'
    );
\accu_V_23_reg_6775_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_23_fu_2922_p2(3),
      Q => accu_V_7_fu_872(3),
      R => '0'
    );
\accu_V_23_reg_6775_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_23_fu_2922_p2(4),
      Q => accu_V_7_fu_872(4),
      R => '0'
    );
\accu_V_23_reg_6775_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_23_fu_2922_p2(5),
      Q => accu_V_7_fu_872(5),
      R => '0'
    );
\accu_V_23_reg_6775_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_23_fu_2922_p2(6),
      Q => accu_V_7_fu_872(6),
      R => '0'
    );
\accu_V_23_reg_6775_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_23_fu_2922_p2(7),
      Q => accu_V_7_fu_872(7),
      R => '0'
    );
\accu_V_23_reg_6775_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_23_fu_2922_p2(8),
      Q => accu_V_7_fu_872(8),
      R => '0'
    );
\accu_V_23_reg_6775_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_66980,
      D => accu_V_23_fu_2922_p2(9),
      Q => accu_V_7_fu_872(9),
      R => '0'
    );
\add_ln840_11_reg_6628_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U109_n_15,
      Q => add_ln840_11_reg_6628(0),
      R => '0'
    );
\add_ln840_11_reg_6628_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U109_n_5,
      Q => add_ln840_11_reg_6628(10),
      R => '0'
    );
\add_ln840_11_reg_6628_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U109_n_4,
      Q => add_ln840_11_reg_6628(11),
      R => '0'
    );
\add_ln840_11_reg_6628_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U109_n_3,
      Q => add_ln840_11_reg_6628(12),
      R => '0'
    );
\add_ln840_11_reg_6628_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U109_n_14,
      Q => add_ln840_11_reg_6628(1),
      R => '0'
    );
\add_ln840_11_reg_6628_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U109_n_13,
      Q => add_ln840_11_reg_6628(2),
      R => '0'
    );
\add_ln840_11_reg_6628_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U109_n_12,
      Q => add_ln840_11_reg_6628(3),
      R => '0'
    );
\add_ln840_11_reg_6628_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U109_n_11,
      Q => add_ln840_11_reg_6628(4),
      R => '0'
    );
\add_ln840_11_reg_6628_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U109_n_10,
      Q => add_ln840_11_reg_6628(5),
      R => '0'
    );
\add_ln840_11_reg_6628_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U109_n_9,
      Q => add_ln840_11_reg_6628(6),
      R => '0'
    );
\add_ln840_11_reg_6628_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U109_n_8,
      Q => add_ln840_11_reg_6628(7),
      R => '0'
    );
\add_ln840_11_reg_6628_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U109_n_7,
      Q => add_ln840_11_reg_6628(8),
      R => '0'
    );
\add_ln840_11_reg_6628_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U109_n_6,
      Q => add_ln840_11_reg_6628(9),
      R => '0'
    );
\add_ln840_13_reg_6478_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U85_n_14,
      Q => add_ln840_13_reg_6478(0),
      R => '0'
    );
\add_ln840_13_reg_6478_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U85_n_4,
      Q => add_ln840_13_reg_6478(10),
      R => '0'
    );
\add_ln840_13_reg_6478_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U85_n_3,
      Q => add_ln840_13_reg_6478(11),
      R => '0'
    );
\add_ln840_13_reg_6478_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U85_n_13,
      Q => add_ln840_13_reg_6478(1),
      R => '0'
    );
\add_ln840_13_reg_6478_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U85_n_12,
      Q => add_ln840_13_reg_6478(2),
      R => '0'
    );
\add_ln840_13_reg_6478_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U85_n_11,
      Q => add_ln840_13_reg_6478(3),
      R => '0'
    );
\add_ln840_13_reg_6478_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U85_n_10,
      Q => add_ln840_13_reg_6478(4),
      R => '0'
    );
\add_ln840_13_reg_6478_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U85_n_9,
      Q => add_ln840_13_reg_6478(5),
      R => '0'
    );
\add_ln840_13_reg_6478_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U85_n_8,
      Q => add_ln840_13_reg_6478(6),
      R => '0'
    );
\add_ln840_13_reg_6478_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U85_n_7,
      Q => add_ln840_13_reg_6478(7),
      R => '0'
    );
\add_ln840_13_reg_6478_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U85_n_6,
      Q => add_ln840_13_reg_6478(8),
      R => '0'
    );
\add_ln840_13_reg_6478_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U85_n_5,
      Q => add_ln840_13_reg_6478(9),
      R => '0'
    );
\add_ln840_16_reg_6633[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_13_reg_6478(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U108_n_3,
      O => \add_ln840_16_reg_6633[11]_i_2_n_3\
    );
\add_ln840_16_reg_6633[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U108_n_4,
      I1 => add_ln840_13_reg_6478(10),
      O => \add_ln840_16_reg_6633[11]_i_3_n_3\
    );
\add_ln840_16_reg_6633[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U108_n_5,
      I1 => add_ln840_13_reg_6478(9),
      O => \add_ln840_16_reg_6633[11]_i_4_n_3\
    );
\add_ln840_16_reg_6633[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U108_n_6,
      I1 => add_ln840_13_reg_6478(8),
      O => \add_ln840_16_reg_6633[11]_i_5_n_3\
    );
\add_ln840_16_reg_6633[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_13_reg_6478(11),
      O => \add_ln840_16_reg_6633[13]_i_2_n_3\
    );
\add_ln840_16_reg_6633[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U108_n_11,
      I1 => add_ln840_13_reg_6478(3),
      O => \add_ln840_16_reg_6633[3]_i_2_n_3\
    );
\add_ln840_16_reg_6633[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U108_n_12,
      I1 => add_ln840_13_reg_6478(2),
      O => \add_ln840_16_reg_6633[3]_i_3_n_3\
    );
\add_ln840_16_reg_6633[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U108_n_13,
      I1 => add_ln840_13_reg_6478(1),
      O => \add_ln840_16_reg_6633[3]_i_4_n_3\
    );
\add_ln840_16_reg_6633[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U108_n_14,
      I1 => add_ln840_13_reg_6478(0),
      O => \add_ln840_16_reg_6633[3]_i_5_n_3\
    );
\add_ln840_16_reg_6633[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U108_n_7,
      I1 => add_ln840_13_reg_6478(7),
      O => \add_ln840_16_reg_6633[7]_i_2_n_3\
    );
\add_ln840_16_reg_6633[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U108_n_8,
      I1 => add_ln840_13_reg_6478(6),
      O => \add_ln840_16_reg_6633[7]_i_3_n_3\
    );
\add_ln840_16_reg_6633[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U108_n_9,
      I1 => add_ln840_13_reg_6478(5),
      O => \add_ln840_16_reg_6633[7]_i_4_n_3\
    );
\add_ln840_16_reg_6633[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U108_n_10,
      I1 => add_ln840_13_reg_6478(4),
      O => \add_ln840_16_reg_6633[7]_i_5_n_3\
    );
\add_ln840_16_reg_6633_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_16_fu_2714_p2(0),
      Q => add_ln840_16_reg_6633(0),
      R => '0'
    );
\add_ln840_16_reg_6633_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_16_fu_2714_p2(10),
      Q => add_ln840_16_reg_6633(10),
      R => '0'
    );
\add_ln840_16_reg_6633_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_16_fu_2714_p2(11),
      Q => add_ln840_16_reg_6633(11),
      R => '0'
    );
\add_ln840_16_reg_6633_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_16_reg_6633_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_16_reg_6633_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_16_reg_6633_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_16_reg_6633_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_16_reg_6633_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_13_reg_6478(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_6,
      O(3 downto 0) => add_ln840_16_fu_2714_p2(11 downto 8),
      S(3) => \add_ln840_16_reg_6633[11]_i_2_n_3\,
      S(2) => \add_ln840_16_reg_6633[11]_i_3_n_3\,
      S(1) => \add_ln840_16_reg_6633[11]_i_4_n_3\,
      S(0) => \add_ln840_16_reg_6633[11]_i_5_n_3\
    );
\add_ln840_16_reg_6633_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_16_fu_2714_p2(12),
      Q => add_ln840_16_reg_6633(12),
      R => '0'
    );
\add_ln840_16_reg_6633_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_16_fu_2714_p2(13),
      Q => add_ln840_16_reg_6633(13),
      R => '0'
    );
\add_ln840_16_reg_6633_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_16_reg_6633_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_16_reg_6633_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_16_reg_6633_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_16_reg_6633[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_16_reg_6633_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_16_fu_2714_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_15
    );
\add_ln840_16_reg_6633_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_16_fu_2714_p2(1),
      Q => add_ln840_16_reg_6633(1),
      R => '0'
    );
\add_ln840_16_reg_6633_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_16_fu_2714_p2(2),
      Q => add_ln840_16_reg_6633(2),
      R => '0'
    );
\add_ln840_16_reg_6633_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_16_fu_2714_p2(3),
      Q => add_ln840_16_reg_6633(3),
      R => '0'
    );
\add_ln840_16_reg_6633_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_16_reg_6633_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_16_reg_6633_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_16_reg_6633_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_16_reg_6633_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_14,
      O(3 downto 0) => add_ln840_16_fu_2714_p2(3 downto 0),
      S(3) => \add_ln840_16_reg_6633[3]_i_2_n_3\,
      S(2) => \add_ln840_16_reg_6633[3]_i_3_n_3\,
      S(1) => \add_ln840_16_reg_6633[3]_i_4_n_3\,
      S(0) => \add_ln840_16_reg_6633[3]_i_5_n_3\
    );
\add_ln840_16_reg_6633_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_16_fu_2714_p2(4),
      Q => add_ln840_16_reg_6633(4),
      R => '0'
    );
\add_ln840_16_reg_6633_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_16_fu_2714_p2(5),
      Q => add_ln840_16_reg_6633(5),
      R => '0'
    );
\add_ln840_16_reg_6633_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_16_fu_2714_p2(6),
      Q => add_ln840_16_reg_6633(6),
      R => '0'
    );
\add_ln840_16_reg_6633_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_16_fu_2714_p2(7),
      Q => add_ln840_16_reg_6633(7),
      R => '0'
    );
\add_ln840_16_reg_6633_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_16_reg_6633_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_16_reg_6633_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_16_reg_6633_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_16_reg_6633_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_16_reg_6633_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_10,
      O(3 downto 0) => add_ln840_16_fu_2714_p2(7 downto 4),
      S(3) => \add_ln840_16_reg_6633[7]_i_2_n_3\,
      S(2) => \add_ln840_16_reg_6633[7]_i_3_n_3\,
      S(1) => \add_ln840_16_reg_6633[7]_i_4_n_3\,
      S(0) => \add_ln840_16_reg_6633[7]_i_5_n_3\
    );
\add_ln840_16_reg_6633_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_16_fu_2714_p2(8),
      Q => add_ln840_16_reg_6633(8),
      R => '0'
    );
\add_ln840_16_reg_6633_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_16_fu_2714_p2(9),
      Q => add_ln840_16_reg_6633(9),
      R => '0'
    );
\add_ln840_20_reg_6638_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U111_n_15,
      Q => add_ln840_20_reg_6638(0),
      R => '0'
    );
\add_ln840_20_reg_6638_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U111_n_5,
      Q => add_ln840_20_reg_6638(10),
      R => '0'
    );
\add_ln840_20_reg_6638_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U111_n_4,
      Q => add_ln840_20_reg_6638(11),
      R => '0'
    );
\add_ln840_20_reg_6638_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U111_n_3,
      Q => add_ln840_20_reg_6638(12),
      R => '0'
    );
\add_ln840_20_reg_6638_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U111_n_14,
      Q => add_ln840_20_reg_6638(1),
      R => '0'
    );
\add_ln840_20_reg_6638_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U111_n_13,
      Q => add_ln840_20_reg_6638(2),
      R => '0'
    );
\add_ln840_20_reg_6638_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U111_n_12,
      Q => add_ln840_20_reg_6638(3),
      R => '0'
    );
\add_ln840_20_reg_6638_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U111_n_11,
      Q => add_ln840_20_reg_6638(4),
      R => '0'
    );
\add_ln840_20_reg_6638_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U111_n_10,
      Q => add_ln840_20_reg_6638(5),
      R => '0'
    );
\add_ln840_20_reg_6638_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U111_n_9,
      Q => add_ln840_20_reg_6638(6),
      R => '0'
    );
\add_ln840_20_reg_6638_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U111_n_8,
      Q => add_ln840_20_reg_6638(7),
      R => '0'
    );
\add_ln840_20_reg_6638_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U111_n_7,
      Q => add_ln840_20_reg_6638(8),
      R => '0'
    );
\add_ln840_20_reg_6638_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U111_n_6,
      Q => add_ln840_20_reg_6638(9),
      R => '0'
    );
\add_ln840_22_reg_6493_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U88_n_14,
      Q => add_ln840_22_reg_6493(0),
      R => '0'
    );
\add_ln840_22_reg_6493_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U88_n_4,
      Q => add_ln840_22_reg_6493(10),
      R => '0'
    );
\add_ln840_22_reg_6493_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U88_n_3,
      Q => add_ln840_22_reg_6493(11),
      R => '0'
    );
\add_ln840_22_reg_6493_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U88_n_13,
      Q => add_ln840_22_reg_6493(1),
      R => '0'
    );
\add_ln840_22_reg_6493_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U88_n_12,
      Q => add_ln840_22_reg_6493(2),
      R => '0'
    );
\add_ln840_22_reg_6493_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U88_n_11,
      Q => add_ln840_22_reg_6493(3),
      R => '0'
    );
\add_ln840_22_reg_6493_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U88_n_10,
      Q => add_ln840_22_reg_6493(4),
      R => '0'
    );
\add_ln840_22_reg_6493_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U88_n_9,
      Q => add_ln840_22_reg_6493(5),
      R => '0'
    );
\add_ln840_22_reg_6493_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U88_n_8,
      Q => add_ln840_22_reg_6493(6),
      R => '0'
    );
\add_ln840_22_reg_6493_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U88_n_7,
      Q => add_ln840_22_reg_6493(7),
      R => '0'
    );
\add_ln840_22_reg_6493_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U88_n_6,
      Q => add_ln840_22_reg_6493(8),
      R => '0'
    );
\add_ln840_22_reg_6493_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U88_n_5,
      Q => add_ln840_22_reg_6493(9),
      R => '0'
    );
\add_ln840_25_reg_6643[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_22_reg_6493(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U110_n_3,
      O => \add_ln840_25_reg_6643[11]_i_2_n_3\
    );
\add_ln840_25_reg_6643[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U110_n_4,
      I1 => add_ln840_22_reg_6493(10),
      O => \add_ln840_25_reg_6643[11]_i_3_n_3\
    );
\add_ln840_25_reg_6643[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U110_n_5,
      I1 => add_ln840_22_reg_6493(9),
      O => \add_ln840_25_reg_6643[11]_i_4_n_3\
    );
\add_ln840_25_reg_6643[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U110_n_6,
      I1 => add_ln840_22_reg_6493(8),
      O => \add_ln840_25_reg_6643[11]_i_5_n_3\
    );
\add_ln840_25_reg_6643[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_22_reg_6493(11),
      O => \add_ln840_25_reg_6643[13]_i_2_n_3\
    );
\add_ln840_25_reg_6643[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U110_n_11,
      I1 => add_ln840_22_reg_6493(3),
      O => \add_ln840_25_reg_6643[3]_i_2_n_3\
    );
\add_ln840_25_reg_6643[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U110_n_12,
      I1 => add_ln840_22_reg_6493(2),
      O => \add_ln840_25_reg_6643[3]_i_3_n_3\
    );
\add_ln840_25_reg_6643[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U110_n_13,
      I1 => add_ln840_22_reg_6493(1),
      O => \add_ln840_25_reg_6643[3]_i_4_n_3\
    );
\add_ln840_25_reg_6643[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U110_n_14,
      I1 => add_ln840_22_reg_6493(0),
      O => \add_ln840_25_reg_6643[3]_i_5_n_3\
    );
\add_ln840_25_reg_6643[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U110_n_7,
      I1 => add_ln840_22_reg_6493(7),
      O => \add_ln840_25_reg_6643[7]_i_2_n_3\
    );
\add_ln840_25_reg_6643[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U110_n_8,
      I1 => add_ln840_22_reg_6493(6),
      O => \add_ln840_25_reg_6643[7]_i_3_n_3\
    );
\add_ln840_25_reg_6643[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U110_n_9,
      I1 => add_ln840_22_reg_6493(5),
      O => \add_ln840_25_reg_6643[7]_i_4_n_3\
    );
\add_ln840_25_reg_6643[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U110_n_10,
      I1 => add_ln840_22_reg_6493(4),
      O => \add_ln840_25_reg_6643[7]_i_5_n_3\
    );
\add_ln840_25_reg_6643_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_25_fu_2726_p2(0),
      Q => add_ln840_25_reg_6643(0),
      R => '0'
    );
\add_ln840_25_reg_6643_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_25_fu_2726_p2(10),
      Q => add_ln840_25_reg_6643(10),
      R => '0'
    );
\add_ln840_25_reg_6643_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_25_fu_2726_p2(11),
      Q => add_ln840_25_reg_6643(11),
      R => '0'
    );
\add_ln840_25_reg_6643_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_25_reg_6643_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_25_reg_6643_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_25_reg_6643_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_25_reg_6643_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_25_reg_6643_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_22_reg_6493(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_6,
      O(3 downto 0) => add_ln840_25_fu_2726_p2(11 downto 8),
      S(3) => \add_ln840_25_reg_6643[11]_i_2_n_3\,
      S(2) => \add_ln840_25_reg_6643[11]_i_3_n_3\,
      S(1) => \add_ln840_25_reg_6643[11]_i_4_n_3\,
      S(0) => \add_ln840_25_reg_6643[11]_i_5_n_3\
    );
\add_ln840_25_reg_6643_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_25_fu_2726_p2(12),
      Q => add_ln840_25_reg_6643(12),
      R => '0'
    );
\add_ln840_25_reg_6643_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_25_fu_2726_p2(13),
      Q => add_ln840_25_reg_6643(13),
      R => '0'
    );
\add_ln840_25_reg_6643_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_25_reg_6643_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_25_reg_6643_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_25_reg_6643_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_25_reg_6643[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_25_reg_6643_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_25_fu_2726_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_15
    );
\add_ln840_25_reg_6643_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_25_fu_2726_p2(1),
      Q => add_ln840_25_reg_6643(1),
      R => '0'
    );
\add_ln840_25_reg_6643_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_25_fu_2726_p2(2),
      Q => add_ln840_25_reg_6643(2),
      R => '0'
    );
\add_ln840_25_reg_6643_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_25_fu_2726_p2(3),
      Q => add_ln840_25_reg_6643(3),
      R => '0'
    );
\add_ln840_25_reg_6643_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_25_reg_6643_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_25_reg_6643_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_25_reg_6643_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_25_reg_6643_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_14,
      O(3 downto 0) => add_ln840_25_fu_2726_p2(3 downto 0),
      S(3) => \add_ln840_25_reg_6643[3]_i_2_n_3\,
      S(2) => \add_ln840_25_reg_6643[3]_i_3_n_3\,
      S(1) => \add_ln840_25_reg_6643[3]_i_4_n_3\,
      S(0) => \add_ln840_25_reg_6643[3]_i_5_n_3\
    );
\add_ln840_25_reg_6643_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_25_fu_2726_p2(4),
      Q => add_ln840_25_reg_6643(4),
      R => '0'
    );
\add_ln840_25_reg_6643_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_25_fu_2726_p2(5),
      Q => add_ln840_25_reg_6643(5),
      R => '0'
    );
\add_ln840_25_reg_6643_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_25_fu_2726_p2(6),
      Q => add_ln840_25_reg_6643(6),
      R => '0'
    );
\add_ln840_25_reg_6643_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_25_fu_2726_p2(7),
      Q => add_ln840_25_reg_6643(7),
      R => '0'
    );
\add_ln840_25_reg_6643_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_25_reg_6643_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_25_reg_6643_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_25_reg_6643_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_25_reg_6643_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_25_reg_6643_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_10,
      O(3 downto 0) => add_ln840_25_fu_2726_p2(7 downto 4),
      S(3) => \add_ln840_25_reg_6643[7]_i_2_n_3\,
      S(2) => \add_ln840_25_reg_6643[7]_i_3_n_3\,
      S(1) => \add_ln840_25_reg_6643[7]_i_4_n_3\,
      S(0) => \add_ln840_25_reg_6643[7]_i_5_n_3\
    );
\add_ln840_25_reg_6643_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_25_fu_2726_p2(8),
      Q => add_ln840_25_reg_6643(8),
      R => '0'
    );
\add_ln840_25_reg_6643_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_25_fu_2726_p2(9),
      Q => add_ln840_25_reg_6643(9),
      R => '0'
    );
\add_ln840_29_reg_6648_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U113_n_15,
      Q => add_ln840_29_reg_6648(0),
      R => '0'
    );
\add_ln840_29_reg_6648_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U113_n_5,
      Q => add_ln840_29_reg_6648(10),
      R => '0'
    );
\add_ln840_29_reg_6648_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U113_n_4,
      Q => add_ln840_29_reg_6648(11),
      R => '0'
    );
\add_ln840_29_reg_6648_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U113_n_3,
      Q => add_ln840_29_reg_6648(12),
      R => '0'
    );
\add_ln840_29_reg_6648_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U113_n_14,
      Q => add_ln840_29_reg_6648(1),
      R => '0'
    );
\add_ln840_29_reg_6648_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U113_n_13,
      Q => add_ln840_29_reg_6648(2),
      R => '0'
    );
\add_ln840_29_reg_6648_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U113_n_12,
      Q => add_ln840_29_reg_6648(3),
      R => '0'
    );
\add_ln840_29_reg_6648_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U113_n_11,
      Q => add_ln840_29_reg_6648(4),
      R => '0'
    );
\add_ln840_29_reg_6648_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U113_n_10,
      Q => add_ln840_29_reg_6648(5),
      R => '0'
    );
\add_ln840_29_reg_6648_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U113_n_9,
      Q => add_ln840_29_reg_6648(6),
      R => '0'
    );
\add_ln840_29_reg_6648_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U113_n_8,
      Q => add_ln840_29_reg_6648(7),
      R => '0'
    );
\add_ln840_29_reg_6648_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U113_n_7,
      Q => add_ln840_29_reg_6648(8),
      R => '0'
    );
\add_ln840_29_reg_6648_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U113_n_6,
      Q => add_ln840_29_reg_6648(9),
      R => '0'
    );
\add_ln840_2_reg_6618[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mac_muladd_8s_3ns_11s_12_4_1_U105_n_16,
      I1 => ap_CS_iter5_fsm_state6,
      I2 => icmp_ln249_reg_5523_pp0_iter4_reg,
      O => add_ln840_11_reg_66280
    );
\add_ln840_2_reg_6618_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U107_n_15,
      Q => add_ln840_2_reg_6618(0),
      R => '0'
    );
\add_ln840_2_reg_6618_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U107_n_5,
      Q => add_ln840_2_reg_6618(10),
      R => '0'
    );
\add_ln840_2_reg_6618_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U107_n_4,
      Q => add_ln840_2_reg_6618(11),
      R => '0'
    );
\add_ln840_2_reg_6618_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U107_n_3,
      Q => add_ln840_2_reg_6618(12),
      R => '0'
    );
\add_ln840_2_reg_6618_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U107_n_14,
      Q => add_ln840_2_reg_6618(1),
      R => '0'
    );
\add_ln840_2_reg_6618_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U107_n_13,
      Q => add_ln840_2_reg_6618(2),
      R => '0'
    );
\add_ln840_2_reg_6618_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U107_n_12,
      Q => add_ln840_2_reg_6618(3),
      R => '0'
    );
\add_ln840_2_reg_6618_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U107_n_11,
      Q => add_ln840_2_reg_6618(4),
      R => '0'
    );
\add_ln840_2_reg_6618_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U107_n_10,
      Q => add_ln840_2_reg_6618(5),
      R => '0'
    );
\add_ln840_2_reg_6618_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U107_n_9,
      Q => add_ln840_2_reg_6618(6),
      R => '0'
    );
\add_ln840_2_reg_6618_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U107_n_8,
      Q => add_ln840_2_reg_6618(7),
      R => '0'
    );
\add_ln840_2_reg_6618_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U107_n_7,
      Q => add_ln840_2_reg_6618(8),
      R => '0'
    );
\add_ln840_2_reg_6618_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U107_n_6,
      Q => add_ln840_2_reg_6618(9),
      R => '0'
    );
\add_ln840_31_reg_6508_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U91_n_14,
      Q => add_ln840_31_reg_6508(0),
      R => '0'
    );
\add_ln840_31_reg_6508_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U91_n_4,
      Q => add_ln840_31_reg_6508(10),
      R => '0'
    );
\add_ln840_31_reg_6508_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U91_n_3,
      Q => add_ln840_31_reg_6508(11),
      R => '0'
    );
\add_ln840_31_reg_6508_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U91_n_13,
      Q => add_ln840_31_reg_6508(1),
      R => '0'
    );
\add_ln840_31_reg_6508_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U91_n_12,
      Q => add_ln840_31_reg_6508(2),
      R => '0'
    );
\add_ln840_31_reg_6508_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U91_n_11,
      Q => add_ln840_31_reg_6508(3),
      R => '0'
    );
\add_ln840_31_reg_6508_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U91_n_10,
      Q => add_ln840_31_reg_6508(4),
      R => '0'
    );
\add_ln840_31_reg_6508_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U91_n_9,
      Q => add_ln840_31_reg_6508(5),
      R => '0'
    );
\add_ln840_31_reg_6508_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U91_n_8,
      Q => add_ln840_31_reg_6508(6),
      R => '0'
    );
\add_ln840_31_reg_6508_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U91_n_7,
      Q => add_ln840_31_reg_6508(7),
      R => '0'
    );
\add_ln840_31_reg_6508_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U91_n_6,
      Q => add_ln840_31_reg_6508(8),
      R => '0'
    );
\add_ln840_31_reg_6508_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U91_n_5,
      Q => add_ln840_31_reg_6508(9),
      R => '0'
    );
\add_ln840_34_reg_6653[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_31_reg_6508(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U112_n_3,
      O => \add_ln840_34_reg_6653[11]_i_2_n_3\
    );
\add_ln840_34_reg_6653[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U112_n_4,
      I1 => add_ln840_31_reg_6508(10),
      O => \add_ln840_34_reg_6653[11]_i_3_n_3\
    );
\add_ln840_34_reg_6653[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U112_n_5,
      I1 => add_ln840_31_reg_6508(9),
      O => \add_ln840_34_reg_6653[11]_i_4_n_3\
    );
\add_ln840_34_reg_6653[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U112_n_6,
      I1 => add_ln840_31_reg_6508(8),
      O => \add_ln840_34_reg_6653[11]_i_5_n_3\
    );
\add_ln840_34_reg_6653[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_31_reg_6508(11),
      O => \add_ln840_34_reg_6653[13]_i_2_n_3\
    );
\add_ln840_34_reg_6653[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U112_n_11,
      I1 => add_ln840_31_reg_6508(3),
      O => \add_ln840_34_reg_6653[3]_i_2_n_3\
    );
\add_ln840_34_reg_6653[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U112_n_12,
      I1 => add_ln840_31_reg_6508(2),
      O => \add_ln840_34_reg_6653[3]_i_3_n_3\
    );
\add_ln840_34_reg_6653[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U112_n_13,
      I1 => add_ln840_31_reg_6508(1),
      O => \add_ln840_34_reg_6653[3]_i_4_n_3\
    );
\add_ln840_34_reg_6653[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U112_n_14,
      I1 => add_ln840_31_reg_6508(0),
      O => \add_ln840_34_reg_6653[3]_i_5_n_3\
    );
\add_ln840_34_reg_6653[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U112_n_7,
      I1 => add_ln840_31_reg_6508(7),
      O => \add_ln840_34_reg_6653[7]_i_2_n_3\
    );
\add_ln840_34_reg_6653[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U112_n_8,
      I1 => add_ln840_31_reg_6508(6),
      O => \add_ln840_34_reg_6653[7]_i_3_n_3\
    );
\add_ln840_34_reg_6653[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U112_n_9,
      I1 => add_ln840_31_reg_6508(5),
      O => \add_ln840_34_reg_6653[7]_i_4_n_3\
    );
\add_ln840_34_reg_6653[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U112_n_10,
      I1 => add_ln840_31_reg_6508(4),
      O => \add_ln840_34_reg_6653[7]_i_5_n_3\
    );
\add_ln840_34_reg_6653_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_34_fu_2738_p2(0),
      Q => add_ln840_34_reg_6653(0),
      R => '0'
    );
\add_ln840_34_reg_6653_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_34_fu_2738_p2(10),
      Q => add_ln840_34_reg_6653(10),
      R => '0'
    );
\add_ln840_34_reg_6653_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_34_fu_2738_p2(11),
      Q => add_ln840_34_reg_6653(11),
      R => '0'
    );
\add_ln840_34_reg_6653_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_34_reg_6653_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_34_reg_6653_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_34_reg_6653_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_34_reg_6653_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_34_reg_6653_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_31_reg_6508(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_6,
      O(3 downto 0) => add_ln840_34_fu_2738_p2(11 downto 8),
      S(3) => \add_ln840_34_reg_6653[11]_i_2_n_3\,
      S(2) => \add_ln840_34_reg_6653[11]_i_3_n_3\,
      S(1) => \add_ln840_34_reg_6653[11]_i_4_n_3\,
      S(0) => \add_ln840_34_reg_6653[11]_i_5_n_3\
    );
\add_ln840_34_reg_6653_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_34_fu_2738_p2(12),
      Q => add_ln840_34_reg_6653(12),
      R => '0'
    );
\add_ln840_34_reg_6653_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_34_fu_2738_p2(13),
      Q => add_ln840_34_reg_6653(13),
      R => '0'
    );
\add_ln840_34_reg_6653_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_34_reg_6653_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_34_reg_6653_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_34_reg_6653_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_34_reg_6653[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_34_reg_6653_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_34_fu_2738_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_15
    );
\add_ln840_34_reg_6653_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_34_fu_2738_p2(1),
      Q => add_ln840_34_reg_6653(1),
      R => '0'
    );
\add_ln840_34_reg_6653_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_34_fu_2738_p2(2),
      Q => add_ln840_34_reg_6653(2),
      R => '0'
    );
\add_ln840_34_reg_6653_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_34_fu_2738_p2(3),
      Q => add_ln840_34_reg_6653(3),
      R => '0'
    );
\add_ln840_34_reg_6653_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_34_reg_6653_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_34_reg_6653_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_34_reg_6653_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_34_reg_6653_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_14,
      O(3 downto 0) => add_ln840_34_fu_2738_p2(3 downto 0),
      S(3) => \add_ln840_34_reg_6653[3]_i_2_n_3\,
      S(2) => \add_ln840_34_reg_6653[3]_i_3_n_3\,
      S(1) => \add_ln840_34_reg_6653[3]_i_4_n_3\,
      S(0) => \add_ln840_34_reg_6653[3]_i_5_n_3\
    );
\add_ln840_34_reg_6653_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_34_fu_2738_p2(4),
      Q => add_ln840_34_reg_6653(4),
      R => '0'
    );
\add_ln840_34_reg_6653_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_34_fu_2738_p2(5),
      Q => add_ln840_34_reg_6653(5),
      R => '0'
    );
\add_ln840_34_reg_6653_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_34_fu_2738_p2(6),
      Q => add_ln840_34_reg_6653(6),
      R => '0'
    );
\add_ln840_34_reg_6653_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_34_fu_2738_p2(7),
      Q => add_ln840_34_reg_6653(7),
      R => '0'
    );
\add_ln840_34_reg_6653_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_34_reg_6653_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_34_reg_6653_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_34_reg_6653_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_34_reg_6653_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_34_reg_6653_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_10,
      O(3 downto 0) => add_ln840_34_fu_2738_p2(7 downto 4),
      S(3) => \add_ln840_34_reg_6653[7]_i_2_n_3\,
      S(2) => \add_ln840_34_reg_6653[7]_i_3_n_3\,
      S(1) => \add_ln840_34_reg_6653[7]_i_4_n_3\,
      S(0) => \add_ln840_34_reg_6653[7]_i_5_n_3\
    );
\add_ln840_34_reg_6653_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_34_fu_2738_p2(8),
      Q => add_ln840_34_reg_6653(8),
      R => '0'
    );
\add_ln840_34_reg_6653_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_34_fu_2738_p2(9),
      Q => add_ln840_34_reg_6653(9),
      R => '0'
    );
\add_ln840_38_reg_6658_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U115_n_15,
      Q => add_ln840_38_reg_6658(0),
      R => '0'
    );
\add_ln840_38_reg_6658_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U115_n_5,
      Q => add_ln840_38_reg_6658(10),
      R => '0'
    );
\add_ln840_38_reg_6658_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U115_n_4,
      Q => add_ln840_38_reg_6658(11),
      R => '0'
    );
\add_ln840_38_reg_6658_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U115_n_3,
      Q => add_ln840_38_reg_6658(12),
      R => '0'
    );
\add_ln840_38_reg_6658_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U115_n_14,
      Q => add_ln840_38_reg_6658(1),
      R => '0'
    );
\add_ln840_38_reg_6658_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U115_n_13,
      Q => add_ln840_38_reg_6658(2),
      R => '0'
    );
\add_ln840_38_reg_6658_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U115_n_12,
      Q => add_ln840_38_reg_6658(3),
      R => '0'
    );
\add_ln840_38_reg_6658_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U115_n_11,
      Q => add_ln840_38_reg_6658(4),
      R => '0'
    );
\add_ln840_38_reg_6658_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U115_n_10,
      Q => add_ln840_38_reg_6658(5),
      R => '0'
    );
\add_ln840_38_reg_6658_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U115_n_9,
      Q => add_ln840_38_reg_6658(6),
      R => '0'
    );
\add_ln840_38_reg_6658_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U115_n_8,
      Q => add_ln840_38_reg_6658(7),
      R => '0'
    );
\add_ln840_38_reg_6658_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U115_n_7,
      Q => add_ln840_38_reg_6658(8),
      R => '0'
    );
\add_ln840_38_reg_6658_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U115_n_6,
      Q => add_ln840_38_reg_6658(9),
      R => '0'
    );
\add_ln840_40_reg_6523_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U94_n_14,
      Q => add_ln840_40_reg_6523(0),
      R => '0'
    );
\add_ln840_40_reg_6523_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U94_n_4,
      Q => add_ln840_40_reg_6523(10),
      R => '0'
    );
\add_ln840_40_reg_6523_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U94_n_3,
      Q => add_ln840_40_reg_6523(11),
      R => '0'
    );
\add_ln840_40_reg_6523_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U94_n_13,
      Q => add_ln840_40_reg_6523(1),
      R => '0'
    );
\add_ln840_40_reg_6523_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U94_n_12,
      Q => add_ln840_40_reg_6523(2),
      R => '0'
    );
\add_ln840_40_reg_6523_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U94_n_11,
      Q => add_ln840_40_reg_6523(3),
      R => '0'
    );
\add_ln840_40_reg_6523_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U94_n_10,
      Q => add_ln840_40_reg_6523(4),
      R => '0'
    );
\add_ln840_40_reg_6523_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U94_n_9,
      Q => add_ln840_40_reg_6523(5),
      R => '0'
    );
\add_ln840_40_reg_6523_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U94_n_8,
      Q => add_ln840_40_reg_6523(6),
      R => '0'
    );
\add_ln840_40_reg_6523_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U94_n_7,
      Q => add_ln840_40_reg_6523(7),
      R => '0'
    );
\add_ln840_40_reg_6523_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U94_n_6,
      Q => add_ln840_40_reg_6523(8),
      R => '0'
    );
\add_ln840_40_reg_6523_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U94_n_5,
      Q => add_ln840_40_reg_6523(9),
      R => '0'
    );
\add_ln840_43_reg_6663[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_40_reg_6523(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U114_n_3,
      O => \add_ln840_43_reg_6663[11]_i_2_n_3\
    );
\add_ln840_43_reg_6663[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U114_n_4,
      I1 => add_ln840_40_reg_6523(10),
      O => \add_ln840_43_reg_6663[11]_i_3_n_3\
    );
\add_ln840_43_reg_6663[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U114_n_5,
      I1 => add_ln840_40_reg_6523(9),
      O => \add_ln840_43_reg_6663[11]_i_4_n_3\
    );
\add_ln840_43_reg_6663[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U114_n_6,
      I1 => add_ln840_40_reg_6523(8),
      O => \add_ln840_43_reg_6663[11]_i_5_n_3\
    );
\add_ln840_43_reg_6663[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_40_reg_6523(11),
      O => \add_ln840_43_reg_6663[13]_i_2_n_3\
    );
\add_ln840_43_reg_6663[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U114_n_11,
      I1 => add_ln840_40_reg_6523(3),
      O => \add_ln840_43_reg_6663[3]_i_2_n_3\
    );
\add_ln840_43_reg_6663[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U114_n_12,
      I1 => add_ln840_40_reg_6523(2),
      O => \add_ln840_43_reg_6663[3]_i_3_n_3\
    );
\add_ln840_43_reg_6663[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U114_n_13,
      I1 => add_ln840_40_reg_6523(1),
      O => \add_ln840_43_reg_6663[3]_i_4_n_3\
    );
\add_ln840_43_reg_6663[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U114_n_14,
      I1 => add_ln840_40_reg_6523(0),
      O => \add_ln840_43_reg_6663[3]_i_5_n_3\
    );
\add_ln840_43_reg_6663[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U114_n_7,
      I1 => add_ln840_40_reg_6523(7),
      O => \add_ln840_43_reg_6663[7]_i_2_n_3\
    );
\add_ln840_43_reg_6663[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U114_n_8,
      I1 => add_ln840_40_reg_6523(6),
      O => \add_ln840_43_reg_6663[7]_i_3_n_3\
    );
\add_ln840_43_reg_6663[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U114_n_9,
      I1 => add_ln840_40_reg_6523(5),
      O => \add_ln840_43_reg_6663[7]_i_4_n_3\
    );
\add_ln840_43_reg_6663[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U114_n_10,
      I1 => add_ln840_40_reg_6523(4),
      O => \add_ln840_43_reg_6663[7]_i_5_n_3\
    );
\add_ln840_43_reg_6663_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_43_fu_2750_p2(0),
      Q => add_ln840_43_reg_6663(0),
      R => '0'
    );
\add_ln840_43_reg_6663_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_43_fu_2750_p2(10),
      Q => add_ln840_43_reg_6663(10),
      R => '0'
    );
\add_ln840_43_reg_6663_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_43_fu_2750_p2(11),
      Q => add_ln840_43_reg_6663(11),
      R => '0'
    );
\add_ln840_43_reg_6663_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_43_reg_6663_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_43_reg_6663_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_43_reg_6663_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_43_reg_6663_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_43_reg_6663_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_40_reg_6523(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_6,
      O(3 downto 0) => add_ln840_43_fu_2750_p2(11 downto 8),
      S(3) => \add_ln840_43_reg_6663[11]_i_2_n_3\,
      S(2) => \add_ln840_43_reg_6663[11]_i_3_n_3\,
      S(1) => \add_ln840_43_reg_6663[11]_i_4_n_3\,
      S(0) => \add_ln840_43_reg_6663[11]_i_5_n_3\
    );
\add_ln840_43_reg_6663_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_43_fu_2750_p2(12),
      Q => add_ln840_43_reg_6663(12),
      R => '0'
    );
\add_ln840_43_reg_6663_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_43_fu_2750_p2(13),
      Q => add_ln840_43_reg_6663(13),
      R => '0'
    );
\add_ln840_43_reg_6663_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_43_reg_6663_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_43_reg_6663_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_43_reg_6663_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_43_reg_6663[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_43_reg_6663_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_43_fu_2750_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_15
    );
\add_ln840_43_reg_6663_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_43_fu_2750_p2(1),
      Q => add_ln840_43_reg_6663(1),
      R => '0'
    );
\add_ln840_43_reg_6663_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_43_fu_2750_p2(2),
      Q => add_ln840_43_reg_6663(2),
      R => '0'
    );
\add_ln840_43_reg_6663_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_43_fu_2750_p2(3),
      Q => add_ln840_43_reg_6663(3),
      R => '0'
    );
\add_ln840_43_reg_6663_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_43_reg_6663_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_43_reg_6663_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_43_reg_6663_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_43_reg_6663_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_14,
      O(3 downto 0) => add_ln840_43_fu_2750_p2(3 downto 0),
      S(3) => \add_ln840_43_reg_6663[3]_i_2_n_3\,
      S(2) => \add_ln840_43_reg_6663[3]_i_3_n_3\,
      S(1) => \add_ln840_43_reg_6663[3]_i_4_n_3\,
      S(0) => \add_ln840_43_reg_6663[3]_i_5_n_3\
    );
\add_ln840_43_reg_6663_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_43_fu_2750_p2(4),
      Q => add_ln840_43_reg_6663(4),
      R => '0'
    );
\add_ln840_43_reg_6663_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_43_fu_2750_p2(5),
      Q => add_ln840_43_reg_6663(5),
      R => '0'
    );
\add_ln840_43_reg_6663_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_43_fu_2750_p2(6),
      Q => add_ln840_43_reg_6663(6),
      R => '0'
    );
\add_ln840_43_reg_6663_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_43_fu_2750_p2(7),
      Q => add_ln840_43_reg_6663(7),
      R => '0'
    );
\add_ln840_43_reg_6663_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_43_reg_6663_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_43_reg_6663_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_43_reg_6663_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_43_reg_6663_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_43_reg_6663_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_10,
      O(3 downto 0) => add_ln840_43_fu_2750_p2(7 downto 4),
      S(3) => \add_ln840_43_reg_6663[7]_i_2_n_3\,
      S(2) => \add_ln840_43_reg_6663[7]_i_3_n_3\,
      S(1) => \add_ln840_43_reg_6663[7]_i_4_n_3\,
      S(0) => \add_ln840_43_reg_6663[7]_i_5_n_3\
    );
\add_ln840_43_reg_6663_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_43_fu_2750_p2(8),
      Q => add_ln840_43_reg_6663(8),
      R => '0'
    );
\add_ln840_43_reg_6663_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_43_fu_2750_p2(9),
      Q => add_ln840_43_reg_6663(9),
      R => '0'
    );
\add_ln840_47_reg_6668_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U117_n_15,
      Q => add_ln840_47_reg_6668(0),
      R => '0'
    );
\add_ln840_47_reg_6668_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U117_n_5,
      Q => add_ln840_47_reg_6668(10),
      R => '0'
    );
\add_ln840_47_reg_6668_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U117_n_4,
      Q => add_ln840_47_reg_6668(11),
      R => '0'
    );
\add_ln840_47_reg_6668_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U117_n_3,
      Q => add_ln840_47_reg_6668(12),
      R => '0'
    );
\add_ln840_47_reg_6668_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U117_n_14,
      Q => add_ln840_47_reg_6668(1),
      R => '0'
    );
\add_ln840_47_reg_6668_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U117_n_13,
      Q => add_ln840_47_reg_6668(2),
      R => '0'
    );
\add_ln840_47_reg_6668_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U117_n_12,
      Q => add_ln840_47_reg_6668(3),
      R => '0'
    );
\add_ln840_47_reg_6668_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U117_n_11,
      Q => add_ln840_47_reg_6668(4),
      R => '0'
    );
\add_ln840_47_reg_6668_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U117_n_10,
      Q => add_ln840_47_reg_6668(5),
      R => '0'
    );
\add_ln840_47_reg_6668_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U117_n_9,
      Q => add_ln840_47_reg_6668(6),
      R => '0'
    );
\add_ln840_47_reg_6668_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U117_n_8,
      Q => add_ln840_47_reg_6668(7),
      R => '0'
    );
\add_ln840_47_reg_6668_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U117_n_7,
      Q => add_ln840_47_reg_6668(8),
      R => '0'
    );
\add_ln840_47_reg_6668_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U117_n_6,
      Q => add_ln840_47_reg_6668(9),
      R => '0'
    );
\add_ln840_49_reg_6538_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U97_n_14,
      Q => add_ln840_49_reg_6538(0),
      R => '0'
    );
\add_ln840_49_reg_6538_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U97_n_4,
      Q => add_ln840_49_reg_6538(10),
      R => '0'
    );
\add_ln840_49_reg_6538_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U97_n_3,
      Q => add_ln840_49_reg_6538(11),
      R => '0'
    );
\add_ln840_49_reg_6538_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U97_n_13,
      Q => add_ln840_49_reg_6538(1),
      R => '0'
    );
\add_ln840_49_reg_6538_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U97_n_12,
      Q => add_ln840_49_reg_6538(2),
      R => '0'
    );
\add_ln840_49_reg_6538_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U97_n_11,
      Q => add_ln840_49_reg_6538(3),
      R => '0'
    );
\add_ln840_49_reg_6538_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U97_n_10,
      Q => add_ln840_49_reg_6538(4),
      R => '0'
    );
\add_ln840_49_reg_6538_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U97_n_9,
      Q => add_ln840_49_reg_6538(5),
      R => '0'
    );
\add_ln840_49_reg_6538_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U97_n_8,
      Q => add_ln840_49_reg_6538(6),
      R => '0'
    );
\add_ln840_49_reg_6538_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U97_n_7,
      Q => add_ln840_49_reg_6538(7),
      R => '0'
    );
\add_ln840_49_reg_6538_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U97_n_6,
      Q => add_ln840_49_reg_6538(8),
      R => '0'
    );
\add_ln840_49_reg_6538_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U97_n_5,
      Q => add_ln840_49_reg_6538(9),
      R => '0'
    );
\add_ln840_4_reg_6463[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mac_muladd_8s_3ns_11s_12_4_1_U105_n_16,
      I1 => ap_CS_iter4_fsm_state5,
      I2 => icmp_ln249_reg_5523_pp0_iter3_reg,
      O => add_ln840_13_reg_64780
    );
\add_ln840_4_reg_6463_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U82_n_14,
      Q => add_ln840_4_reg_6463(0),
      R => '0'
    );
\add_ln840_4_reg_6463_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U82_n_4,
      Q => add_ln840_4_reg_6463(10),
      R => '0'
    );
\add_ln840_4_reg_6463_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U82_n_3,
      Q => add_ln840_4_reg_6463(11),
      R => '0'
    );
\add_ln840_4_reg_6463_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U82_n_13,
      Q => add_ln840_4_reg_6463(1),
      R => '0'
    );
\add_ln840_4_reg_6463_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U82_n_12,
      Q => add_ln840_4_reg_6463(2),
      R => '0'
    );
\add_ln840_4_reg_6463_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U82_n_11,
      Q => add_ln840_4_reg_6463(3),
      R => '0'
    );
\add_ln840_4_reg_6463_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U82_n_10,
      Q => add_ln840_4_reg_6463(4),
      R => '0'
    );
\add_ln840_4_reg_6463_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U82_n_9,
      Q => add_ln840_4_reg_6463(5),
      R => '0'
    );
\add_ln840_4_reg_6463_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U82_n_8,
      Q => add_ln840_4_reg_6463(6),
      R => '0'
    );
\add_ln840_4_reg_6463_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U82_n_7,
      Q => add_ln840_4_reg_6463(7),
      R => '0'
    );
\add_ln840_4_reg_6463_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U82_n_6,
      Q => add_ln840_4_reg_6463(8),
      R => '0'
    );
\add_ln840_4_reg_6463_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U82_n_5,
      Q => add_ln840_4_reg_6463(9),
      R => '0'
    );
\add_ln840_52_reg_6673[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_49_reg_6538(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U116_n_3,
      O => \add_ln840_52_reg_6673[11]_i_2_n_3\
    );
\add_ln840_52_reg_6673[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U116_n_4,
      I1 => add_ln840_49_reg_6538(10),
      O => \add_ln840_52_reg_6673[11]_i_3_n_3\
    );
\add_ln840_52_reg_6673[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U116_n_5,
      I1 => add_ln840_49_reg_6538(9),
      O => \add_ln840_52_reg_6673[11]_i_4_n_3\
    );
\add_ln840_52_reg_6673[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U116_n_6,
      I1 => add_ln840_49_reg_6538(8),
      O => \add_ln840_52_reg_6673[11]_i_5_n_3\
    );
\add_ln840_52_reg_6673[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_49_reg_6538(11),
      O => \add_ln840_52_reg_6673[13]_i_2_n_3\
    );
\add_ln840_52_reg_6673[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U116_n_11,
      I1 => add_ln840_49_reg_6538(3),
      O => \add_ln840_52_reg_6673[3]_i_2_n_3\
    );
\add_ln840_52_reg_6673[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U116_n_12,
      I1 => add_ln840_49_reg_6538(2),
      O => \add_ln840_52_reg_6673[3]_i_3_n_3\
    );
\add_ln840_52_reg_6673[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U116_n_13,
      I1 => add_ln840_49_reg_6538(1),
      O => \add_ln840_52_reg_6673[3]_i_4_n_3\
    );
\add_ln840_52_reg_6673[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U116_n_14,
      I1 => add_ln840_49_reg_6538(0),
      O => \add_ln840_52_reg_6673[3]_i_5_n_3\
    );
\add_ln840_52_reg_6673[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U116_n_7,
      I1 => add_ln840_49_reg_6538(7),
      O => \add_ln840_52_reg_6673[7]_i_2_n_3\
    );
\add_ln840_52_reg_6673[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U116_n_8,
      I1 => add_ln840_49_reg_6538(6),
      O => \add_ln840_52_reg_6673[7]_i_3_n_3\
    );
\add_ln840_52_reg_6673[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U116_n_9,
      I1 => add_ln840_49_reg_6538(5),
      O => \add_ln840_52_reg_6673[7]_i_4_n_3\
    );
\add_ln840_52_reg_6673[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U116_n_10,
      I1 => add_ln840_49_reg_6538(4),
      O => \add_ln840_52_reg_6673[7]_i_5_n_3\
    );
\add_ln840_52_reg_6673_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_52_fu_2762_p2(0),
      Q => add_ln840_52_reg_6673(0),
      R => '0'
    );
\add_ln840_52_reg_6673_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_52_fu_2762_p2(10),
      Q => add_ln840_52_reg_6673(10),
      R => '0'
    );
\add_ln840_52_reg_6673_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_52_fu_2762_p2(11),
      Q => add_ln840_52_reg_6673(11),
      R => '0'
    );
\add_ln840_52_reg_6673_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_52_reg_6673_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_52_reg_6673_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_52_reg_6673_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_52_reg_6673_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_52_reg_6673_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_49_reg_6538(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_6,
      O(3 downto 0) => add_ln840_52_fu_2762_p2(11 downto 8),
      S(3) => \add_ln840_52_reg_6673[11]_i_2_n_3\,
      S(2) => \add_ln840_52_reg_6673[11]_i_3_n_3\,
      S(1) => \add_ln840_52_reg_6673[11]_i_4_n_3\,
      S(0) => \add_ln840_52_reg_6673[11]_i_5_n_3\
    );
\add_ln840_52_reg_6673_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_52_fu_2762_p2(12),
      Q => add_ln840_52_reg_6673(12),
      R => '0'
    );
\add_ln840_52_reg_6673_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_52_fu_2762_p2(13),
      Q => add_ln840_52_reg_6673(13),
      R => '0'
    );
\add_ln840_52_reg_6673_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_52_reg_6673_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_52_reg_6673_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_52_reg_6673_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_52_reg_6673[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_52_reg_6673_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_52_fu_2762_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_15
    );
\add_ln840_52_reg_6673_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_52_fu_2762_p2(1),
      Q => add_ln840_52_reg_6673(1),
      R => '0'
    );
\add_ln840_52_reg_6673_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_52_fu_2762_p2(2),
      Q => add_ln840_52_reg_6673(2),
      R => '0'
    );
\add_ln840_52_reg_6673_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_52_fu_2762_p2(3),
      Q => add_ln840_52_reg_6673(3),
      R => '0'
    );
\add_ln840_52_reg_6673_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_52_reg_6673_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_52_reg_6673_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_52_reg_6673_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_52_reg_6673_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_14,
      O(3 downto 0) => add_ln840_52_fu_2762_p2(3 downto 0),
      S(3) => \add_ln840_52_reg_6673[3]_i_2_n_3\,
      S(2) => \add_ln840_52_reg_6673[3]_i_3_n_3\,
      S(1) => \add_ln840_52_reg_6673[3]_i_4_n_3\,
      S(0) => \add_ln840_52_reg_6673[3]_i_5_n_3\
    );
\add_ln840_52_reg_6673_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_52_fu_2762_p2(4),
      Q => add_ln840_52_reg_6673(4),
      R => '0'
    );
\add_ln840_52_reg_6673_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_52_fu_2762_p2(5),
      Q => add_ln840_52_reg_6673(5),
      R => '0'
    );
\add_ln840_52_reg_6673_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_52_fu_2762_p2(6),
      Q => add_ln840_52_reg_6673(6),
      R => '0'
    );
\add_ln840_52_reg_6673_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_52_fu_2762_p2(7),
      Q => add_ln840_52_reg_6673(7),
      R => '0'
    );
\add_ln840_52_reg_6673_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_52_reg_6673_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_52_reg_6673_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_52_reg_6673_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_52_reg_6673_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_52_reg_6673_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_10,
      O(3 downto 0) => add_ln840_52_fu_2762_p2(7 downto 4),
      S(3) => \add_ln840_52_reg_6673[7]_i_2_n_3\,
      S(2) => \add_ln840_52_reg_6673[7]_i_3_n_3\,
      S(1) => \add_ln840_52_reg_6673[7]_i_4_n_3\,
      S(0) => \add_ln840_52_reg_6673[7]_i_5_n_3\
    );
\add_ln840_52_reg_6673_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_52_fu_2762_p2(8),
      Q => add_ln840_52_reg_6673(8),
      R => '0'
    );
\add_ln840_52_reg_6673_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_52_fu_2762_p2(9),
      Q => add_ln840_52_reg_6673(9),
      R => '0'
    );
\add_ln840_56_reg_6678_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U119_n_15,
      Q => add_ln840_56_reg_6678(0),
      R => '0'
    );
\add_ln840_56_reg_6678_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U119_n_5,
      Q => add_ln840_56_reg_6678(10),
      R => '0'
    );
\add_ln840_56_reg_6678_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U119_n_4,
      Q => add_ln840_56_reg_6678(11),
      R => '0'
    );
\add_ln840_56_reg_6678_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U119_n_3,
      Q => add_ln840_56_reg_6678(12),
      R => '0'
    );
\add_ln840_56_reg_6678_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U119_n_14,
      Q => add_ln840_56_reg_6678(1),
      R => '0'
    );
\add_ln840_56_reg_6678_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U119_n_13,
      Q => add_ln840_56_reg_6678(2),
      R => '0'
    );
\add_ln840_56_reg_6678_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U119_n_12,
      Q => add_ln840_56_reg_6678(3),
      R => '0'
    );
\add_ln840_56_reg_6678_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U119_n_11,
      Q => add_ln840_56_reg_6678(4),
      R => '0'
    );
\add_ln840_56_reg_6678_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U119_n_10,
      Q => add_ln840_56_reg_6678(5),
      R => '0'
    );
\add_ln840_56_reg_6678_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U119_n_9,
      Q => add_ln840_56_reg_6678(6),
      R => '0'
    );
\add_ln840_56_reg_6678_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U119_n_8,
      Q => add_ln840_56_reg_6678(7),
      R => '0'
    );
\add_ln840_56_reg_6678_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U119_n_7,
      Q => add_ln840_56_reg_6678(8),
      R => '0'
    );
\add_ln840_56_reg_6678_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U119_n_6,
      Q => add_ln840_56_reg_6678(9),
      R => '0'
    );
\add_ln840_58_reg_6553_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U100_n_14,
      Q => add_ln840_58_reg_6553(0),
      R => '0'
    );
\add_ln840_58_reg_6553_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U100_n_4,
      Q => add_ln840_58_reg_6553(10),
      R => '0'
    );
\add_ln840_58_reg_6553_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U100_n_3,
      Q => add_ln840_58_reg_6553(11),
      R => '0'
    );
\add_ln840_58_reg_6553_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U100_n_13,
      Q => add_ln840_58_reg_6553(1),
      R => '0'
    );
\add_ln840_58_reg_6553_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U100_n_12,
      Q => add_ln840_58_reg_6553(2),
      R => '0'
    );
\add_ln840_58_reg_6553_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U100_n_11,
      Q => add_ln840_58_reg_6553(3),
      R => '0'
    );
\add_ln840_58_reg_6553_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U100_n_10,
      Q => add_ln840_58_reg_6553(4),
      R => '0'
    );
\add_ln840_58_reg_6553_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U100_n_9,
      Q => add_ln840_58_reg_6553(5),
      R => '0'
    );
\add_ln840_58_reg_6553_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U100_n_8,
      Q => add_ln840_58_reg_6553(6),
      R => '0'
    );
\add_ln840_58_reg_6553_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U100_n_7,
      Q => add_ln840_58_reg_6553(7),
      R => '0'
    );
\add_ln840_58_reg_6553_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U100_n_6,
      Q => add_ln840_58_reg_6553(8),
      R => '0'
    );
\add_ln840_58_reg_6553_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U100_n_5,
      Q => add_ln840_58_reg_6553(9),
      R => '0'
    );
\add_ln840_61_reg_6683[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_58_reg_6553(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U118_n_3,
      O => \add_ln840_61_reg_6683[11]_i_2_n_3\
    );
\add_ln840_61_reg_6683[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U118_n_4,
      I1 => add_ln840_58_reg_6553(10),
      O => \add_ln840_61_reg_6683[11]_i_3_n_3\
    );
\add_ln840_61_reg_6683[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U118_n_5,
      I1 => add_ln840_58_reg_6553(9),
      O => \add_ln840_61_reg_6683[11]_i_4_n_3\
    );
\add_ln840_61_reg_6683[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U118_n_6,
      I1 => add_ln840_58_reg_6553(8),
      O => \add_ln840_61_reg_6683[11]_i_5_n_3\
    );
\add_ln840_61_reg_6683[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_58_reg_6553(11),
      O => \add_ln840_61_reg_6683[13]_i_2_n_3\
    );
\add_ln840_61_reg_6683[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U118_n_11,
      I1 => add_ln840_58_reg_6553(3),
      O => \add_ln840_61_reg_6683[3]_i_2_n_3\
    );
\add_ln840_61_reg_6683[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U118_n_12,
      I1 => add_ln840_58_reg_6553(2),
      O => \add_ln840_61_reg_6683[3]_i_3_n_3\
    );
\add_ln840_61_reg_6683[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U118_n_13,
      I1 => add_ln840_58_reg_6553(1),
      O => \add_ln840_61_reg_6683[3]_i_4_n_3\
    );
\add_ln840_61_reg_6683[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U118_n_14,
      I1 => add_ln840_58_reg_6553(0),
      O => \add_ln840_61_reg_6683[3]_i_5_n_3\
    );
\add_ln840_61_reg_6683[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U118_n_7,
      I1 => add_ln840_58_reg_6553(7),
      O => \add_ln840_61_reg_6683[7]_i_2_n_3\
    );
\add_ln840_61_reg_6683[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U118_n_8,
      I1 => add_ln840_58_reg_6553(6),
      O => \add_ln840_61_reg_6683[7]_i_3_n_3\
    );
\add_ln840_61_reg_6683[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U118_n_9,
      I1 => add_ln840_58_reg_6553(5),
      O => \add_ln840_61_reg_6683[7]_i_4_n_3\
    );
\add_ln840_61_reg_6683[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U118_n_10,
      I1 => add_ln840_58_reg_6553(4),
      O => \add_ln840_61_reg_6683[7]_i_5_n_3\
    );
\add_ln840_61_reg_6683_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_61_fu_2774_p2(0),
      Q => add_ln840_61_reg_6683(0),
      R => '0'
    );
\add_ln840_61_reg_6683_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_61_fu_2774_p2(10),
      Q => add_ln840_61_reg_6683(10),
      R => '0'
    );
\add_ln840_61_reg_6683_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_61_fu_2774_p2(11),
      Q => add_ln840_61_reg_6683(11),
      R => '0'
    );
\add_ln840_61_reg_6683_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_61_reg_6683_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_61_reg_6683_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_61_reg_6683_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_61_reg_6683_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_61_reg_6683_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_58_reg_6553(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_6,
      O(3 downto 0) => add_ln840_61_fu_2774_p2(11 downto 8),
      S(3) => \add_ln840_61_reg_6683[11]_i_2_n_3\,
      S(2) => \add_ln840_61_reg_6683[11]_i_3_n_3\,
      S(1) => \add_ln840_61_reg_6683[11]_i_4_n_3\,
      S(0) => \add_ln840_61_reg_6683[11]_i_5_n_3\
    );
\add_ln840_61_reg_6683_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_61_fu_2774_p2(12),
      Q => add_ln840_61_reg_6683(12),
      R => '0'
    );
\add_ln840_61_reg_6683_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_61_fu_2774_p2(13),
      Q => add_ln840_61_reg_6683(13),
      R => '0'
    );
\add_ln840_61_reg_6683_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_61_reg_6683_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_61_reg_6683_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_61_reg_6683_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_61_reg_6683[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_61_reg_6683_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_61_fu_2774_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_15
    );
\add_ln840_61_reg_6683_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_61_fu_2774_p2(1),
      Q => add_ln840_61_reg_6683(1),
      R => '0'
    );
\add_ln840_61_reg_6683_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_61_fu_2774_p2(2),
      Q => add_ln840_61_reg_6683(2),
      R => '0'
    );
\add_ln840_61_reg_6683_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_61_fu_2774_p2(3),
      Q => add_ln840_61_reg_6683(3),
      R => '0'
    );
\add_ln840_61_reg_6683_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_61_reg_6683_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_61_reg_6683_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_61_reg_6683_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_61_reg_6683_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_14,
      O(3 downto 0) => add_ln840_61_fu_2774_p2(3 downto 0),
      S(3) => \add_ln840_61_reg_6683[3]_i_2_n_3\,
      S(2) => \add_ln840_61_reg_6683[3]_i_3_n_3\,
      S(1) => \add_ln840_61_reg_6683[3]_i_4_n_3\,
      S(0) => \add_ln840_61_reg_6683[3]_i_5_n_3\
    );
\add_ln840_61_reg_6683_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_61_fu_2774_p2(4),
      Q => add_ln840_61_reg_6683(4),
      R => '0'
    );
\add_ln840_61_reg_6683_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_61_fu_2774_p2(5),
      Q => add_ln840_61_reg_6683(5),
      R => '0'
    );
\add_ln840_61_reg_6683_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_61_fu_2774_p2(6),
      Q => add_ln840_61_reg_6683(6),
      R => '0'
    );
\add_ln840_61_reg_6683_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_61_fu_2774_p2(7),
      Q => add_ln840_61_reg_6683(7),
      R => '0'
    );
\add_ln840_61_reg_6683_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_61_reg_6683_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_61_reg_6683_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_61_reg_6683_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_61_reg_6683_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_61_reg_6683_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_10,
      O(3 downto 0) => add_ln840_61_fu_2774_p2(7 downto 4),
      S(3) => \add_ln840_61_reg_6683[7]_i_2_n_3\,
      S(2) => \add_ln840_61_reg_6683[7]_i_3_n_3\,
      S(1) => \add_ln840_61_reg_6683[7]_i_4_n_3\,
      S(0) => \add_ln840_61_reg_6683[7]_i_5_n_3\
    );
\add_ln840_61_reg_6683_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_61_fu_2774_p2(8),
      Q => add_ln840_61_reg_6683(8),
      R => '0'
    );
\add_ln840_61_reg_6683_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_61_fu_2774_p2(9),
      Q => add_ln840_61_reg_6683(9),
      R => '0'
    );
\add_ln840_65_reg_6688_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U121_n_15,
      Q => add_ln840_65_reg_6688(0),
      R => '0'
    );
\add_ln840_65_reg_6688_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U121_n_5,
      Q => add_ln840_65_reg_6688(10),
      R => '0'
    );
\add_ln840_65_reg_6688_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U121_n_4,
      Q => add_ln840_65_reg_6688(11),
      R => '0'
    );
\add_ln840_65_reg_6688_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U121_n_3,
      Q => add_ln840_65_reg_6688(12),
      R => '0'
    );
\add_ln840_65_reg_6688_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U121_n_14,
      Q => add_ln840_65_reg_6688(1),
      R => '0'
    );
\add_ln840_65_reg_6688_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U121_n_13,
      Q => add_ln840_65_reg_6688(2),
      R => '0'
    );
\add_ln840_65_reg_6688_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U121_n_12,
      Q => add_ln840_65_reg_6688(3),
      R => '0'
    );
\add_ln840_65_reg_6688_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U121_n_11,
      Q => add_ln840_65_reg_6688(4),
      R => '0'
    );
\add_ln840_65_reg_6688_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U121_n_10,
      Q => add_ln840_65_reg_6688(5),
      R => '0'
    );
\add_ln840_65_reg_6688_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U121_n_9,
      Q => add_ln840_65_reg_6688(6),
      R => '0'
    );
\add_ln840_65_reg_6688_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U121_n_8,
      Q => add_ln840_65_reg_6688(7),
      R => '0'
    );
\add_ln840_65_reg_6688_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U121_n_7,
      Q => add_ln840_65_reg_6688(8),
      R => '0'
    );
\add_ln840_65_reg_6688_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => mac_muladd_8s_3ns_12s_13_4_1_U121_n_6,
      Q => add_ln840_65_reg_6688(9),
      R => '0'
    );
\add_ln840_67_reg_6568_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U103_n_14,
      Q => add_ln840_67_reg_6568(0),
      R => '0'
    );
\add_ln840_67_reg_6568_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U103_n_4,
      Q => add_ln840_67_reg_6568(10),
      R => '0'
    );
\add_ln840_67_reg_6568_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U103_n_3,
      Q => add_ln840_67_reg_6568(11),
      R => '0'
    );
\add_ln840_67_reg_6568_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U103_n_13,
      Q => add_ln840_67_reg_6568(1),
      R => '0'
    );
\add_ln840_67_reg_6568_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U103_n_12,
      Q => add_ln840_67_reg_6568(2),
      R => '0'
    );
\add_ln840_67_reg_6568_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U103_n_11,
      Q => add_ln840_67_reg_6568(3),
      R => '0'
    );
\add_ln840_67_reg_6568_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U103_n_10,
      Q => add_ln840_67_reg_6568(4),
      R => '0'
    );
\add_ln840_67_reg_6568_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U103_n_9,
      Q => add_ln840_67_reg_6568(5),
      R => '0'
    );
\add_ln840_67_reg_6568_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U103_n_8,
      Q => add_ln840_67_reg_6568(6),
      R => '0'
    );
\add_ln840_67_reg_6568_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U103_n_7,
      Q => add_ln840_67_reg_6568(7),
      R => '0'
    );
\add_ln840_67_reg_6568_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U103_n_6,
      Q => add_ln840_67_reg_6568(8),
      R => '0'
    );
\add_ln840_67_reg_6568_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_64780,
      D => mac_muladd_8s_3ns_11s_12_4_1_U103_n_5,
      Q => add_ln840_67_reg_6568(9),
      R => '0'
    );
\add_ln840_70_reg_6693[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_67_reg_6568(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U120_n_3,
      O => \add_ln840_70_reg_6693[11]_i_2_n_3\
    );
\add_ln840_70_reg_6693[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U120_n_4,
      I1 => add_ln840_67_reg_6568(10),
      O => \add_ln840_70_reg_6693[11]_i_3_n_3\
    );
\add_ln840_70_reg_6693[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U120_n_5,
      I1 => add_ln840_67_reg_6568(9),
      O => \add_ln840_70_reg_6693[11]_i_4_n_3\
    );
\add_ln840_70_reg_6693[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U120_n_6,
      I1 => add_ln840_67_reg_6568(8),
      O => \add_ln840_70_reg_6693[11]_i_5_n_3\
    );
\add_ln840_70_reg_6693[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_67_reg_6568(11),
      O => \add_ln840_70_reg_6693[13]_i_2_n_3\
    );
\add_ln840_70_reg_6693[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U120_n_11,
      I1 => add_ln840_67_reg_6568(3),
      O => \add_ln840_70_reg_6693[3]_i_2_n_3\
    );
\add_ln840_70_reg_6693[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U120_n_12,
      I1 => add_ln840_67_reg_6568(2),
      O => \add_ln840_70_reg_6693[3]_i_3_n_3\
    );
\add_ln840_70_reg_6693[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U120_n_13,
      I1 => add_ln840_67_reg_6568(1),
      O => \add_ln840_70_reg_6693[3]_i_4_n_3\
    );
\add_ln840_70_reg_6693[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U120_n_14,
      I1 => add_ln840_67_reg_6568(0),
      O => \add_ln840_70_reg_6693[3]_i_5_n_3\
    );
\add_ln840_70_reg_6693[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U120_n_7,
      I1 => add_ln840_67_reg_6568(7),
      O => \add_ln840_70_reg_6693[7]_i_2_n_3\
    );
\add_ln840_70_reg_6693[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U120_n_8,
      I1 => add_ln840_67_reg_6568(6),
      O => \add_ln840_70_reg_6693[7]_i_3_n_3\
    );
\add_ln840_70_reg_6693[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U120_n_9,
      I1 => add_ln840_67_reg_6568(5),
      O => \add_ln840_70_reg_6693[7]_i_4_n_3\
    );
\add_ln840_70_reg_6693[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U120_n_10,
      I1 => add_ln840_67_reg_6568(4),
      O => \add_ln840_70_reg_6693[7]_i_5_n_3\
    );
\add_ln840_70_reg_6693_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_70_fu_2786_p2(0),
      Q => add_ln840_70_reg_6693(0),
      R => '0'
    );
\add_ln840_70_reg_6693_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_70_fu_2786_p2(10),
      Q => add_ln840_70_reg_6693(10),
      R => '0'
    );
\add_ln840_70_reg_6693_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_70_fu_2786_p2(11),
      Q => add_ln840_70_reg_6693(11),
      R => '0'
    );
\add_ln840_70_reg_6693_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_70_reg_6693_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_70_reg_6693_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_70_reg_6693_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_70_reg_6693_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_70_reg_6693_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_67_reg_6568(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_6,
      O(3 downto 0) => add_ln840_70_fu_2786_p2(11 downto 8),
      S(3) => \add_ln840_70_reg_6693[11]_i_2_n_3\,
      S(2) => \add_ln840_70_reg_6693[11]_i_3_n_3\,
      S(1) => \add_ln840_70_reg_6693[11]_i_4_n_3\,
      S(0) => \add_ln840_70_reg_6693[11]_i_5_n_3\
    );
\add_ln840_70_reg_6693_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_70_fu_2786_p2(12),
      Q => add_ln840_70_reg_6693(12),
      R => '0'
    );
\add_ln840_70_reg_6693_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_70_fu_2786_p2(13),
      Q => add_ln840_70_reg_6693(13),
      R => '0'
    );
\add_ln840_70_reg_6693_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_70_reg_6693_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_70_reg_6693_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_70_reg_6693_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_70_reg_6693[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_70_reg_6693_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_70_fu_2786_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_18
    );
\add_ln840_70_reg_6693_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_70_fu_2786_p2(1),
      Q => add_ln840_70_reg_6693(1),
      R => '0'
    );
\add_ln840_70_reg_6693_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_70_fu_2786_p2(2),
      Q => add_ln840_70_reg_6693(2),
      R => '0'
    );
\add_ln840_70_reg_6693_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_70_fu_2786_p2(3),
      Q => add_ln840_70_reg_6693(3),
      R => '0'
    );
\add_ln840_70_reg_6693_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_70_reg_6693_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_70_reg_6693_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_70_reg_6693_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_70_reg_6693_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_14,
      O(3 downto 0) => add_ln840_70_fu_2786_p2(3 downto 0),
      S(3) => \add_ln840_70_reg_6693[3]_i_2_n_3\,
      S(2) => \add_ln840_70_reg_6693[3]_i_3_n_3\,
      S(1) => \add_ln840_70_reg_6693[3]_i_4_n_3\,
      S(0) => \add_ln840_70_reg_6693[3]_i_5_n_3\
    );
\add_ln840_70_reg_6693_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_70_fu_2786_p2(4),
      Q => add_ln840_70_reg_6693(4),
      R => '0'
    );
\add_ln840_70_reg_6693_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_70_fu_2786_p2(5),
      Q => add_ln840_70_reg_6693(5),
      R => '0'
    );
\add_ln840_70_reg_6693_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_70_fu_2786_p2(6),
      Q => add_ln840_70_reg_6693(6),
      R => '0'
    );
\add_ln840_70_reg_6693_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_70_fu_2786_p2(7),
      Q => add_ln840_70_reg_6693(7),
      R => '0'
    );
\add_ln840_70_reg_6693_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_70_reg_6693_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_70_reg_6693_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_70_reg_6693_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_70_reg_6693_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_70_reg_6693_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_10,
      O(3 downto 0) => add_ln840_70_fu_2786_p2(7 downto 4),
      S(3) => \add_ln840_70_reg_6693[7]_i_2_n_3\,
      S(2) => \add_ln840_70_reg_6693[7]_i_3_n_3\,
      S(1) => \add_ln840_70_reg_6693[7]_i_4_n_3\,
      S(0) => \add_ln840_70_reg_6693[7]_i_5_n_3\
    );
\add_ln840_70_reg_6693_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_70_fu_2786_p2(8),
      Q => add_ln840_70_reg_6693(8),
      R => '0'
    );
\add_ln840_70_reg_6693_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_70_fu_2786_p2(9),
      Q => add_ln840_70_reg_6693(9),
      R => '0'
    );
\add_ln840_7_reg_6623[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_4_reg_6463(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U106_n_3,
      O => \add_ln840_7_reg_6623[11]_i_2_n_3\
    );
\add_ln840_7_reg_6623[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U106_n_4,
      I1 => add_ln840_4_reg_6463(10),
      O => \add_ln840_7_reg_6623[11]_i_3_n_3\
    );
\add_ln840_7_reg_6623[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U106_n_5,
      I1 => add_ln840_4_reg_6463(9),
      O => \add_ln840_7_reg_6623[11]_i_4_n_3\
    );
\add_ln840_7_reg_6623[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U106_n_6,
      I1 => add_ln840_4_reg_6463(8),
      O => \add_ln840_7_reg_6623[11]_i_5_n_3\
    );
\add_ln840_7_reg_6623[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_4_reg_6463(11),
      O => \add_ln840_7_reg_6623[13]_i_2_n_3\
    );
\add_ln840_7_reg_6623[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U106_n_11,
      I1 => add_ln840_4_reg_6463(3),
      O => \add_ln840_7_reg_6623[3]_i_2_n_3\
    );
\add_ln840_7_reg_6623[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U106_n_12,
      I1 => add_ln840_4_reg_6463(2),
      O => \add_ln840_7_reg_6623[3]_i_3_n_3\
    );
\add_ln840_7_reg_6623[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U106_n_13,
      I1 => add_ln840_4_reg_6463(1),
      O => \add_ln840_7_reg_6623[3]_i_4_n_3\
    );
\add_ln840_7_reg_6623[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U106_n_14,
      I1 => add_ln840_4_reg_6463(0),
      O => \add_ln840_7_reg_6623[3]_i_5_n_3\
    );
\add_ln840_7_reg_6623[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U106_n_7,
      I1 => add_ln840_4_reg_6463(7),
      O => \add_ln840_7_reg_6623[7]_i_2_n_3\
    );
\add_ln840_7_reg_6623[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U106_n_8,
      I1 => add_ln840_4_reg_6463(6),
      O => \add_ln840_7_reg_6623[7]_i_3_n_3\
    );
\add_ln840_7_reg_6623[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U106_n_9,
      I1 => add_ln840_4_reg_6463(5),
      O => \add_ln840_7_reg_6623[7]_i_4_n_3\
    );
\add_ln840_7_reg_6623[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U106_n_10,
      I1 => add_ln840_4_reg_6463(4),
      O => \add_ln840_7_reg_6623[7]_i_5_n_3\
    );
\add_ln840_7_reg_6623_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_7_fu_2702_p2(0),
      Q => add_ln840_7_reg_6623(0),
      R => '0'
    );
\add_ln840_7_reg_6623_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_7_fu_2702_p2(10),
      Q => add_ln840_7_reg_6623(10),
      R => '0'
    );
\add_ln840_7_reg_6623_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_7_fu_2702_p2(11),
      Q => add_ln840_7_reg_6623(11),
      R => '0'
    );
\add_ln840_7_reg_6623_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_7_reg_6623_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_7_reg_6623_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_7_reg_6623_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_7_reg_6623_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_7_reg_6623_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_4_reg_6463(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_6,
      O(3 downto 0) => add_ln840_7_fu_2702_p2(11 downto 8),
      S(3) => \add_ln840_7_reg_6623[11]_i_2_n_3\,
      S(2) => \add_ln840_7_reg_6623[11]_i_3_n_3\,
      S(1) => \add_ln840_7_reg_6623[11]_i_4_n_3\,
      S(0) => \add_ln840_7_reg_6623[11]_i_5_n_3\
    );
\add_ln840_7_reg_6623_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_7_fu_2702_p2(12),
      Q => add_ln840_7_reg_6623(12),
      R => '0'
    );
\add_ln840_7_reg_6623_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_7_fu_2702_p2(13),
      Q => add_ln840_7_reg_6623(13),
      R => '0'
    );
\add_ln840_7_reg_6623_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_7_reg_6623_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_7_reg_6623_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_7_reg_6623_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_7_reg_6623[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_7_reg_6623_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_7_fu_2702_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_15
    );
\add_ln840_7_reg_6623_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_7_fu_2702_p2(1),
      Q => add_ln840_7_reg_6623(1),
      R => '0'
    );
\add_ln840_7_reg_6623_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_7_fu_2702_p2(2),
      Q => add_ln840_7_reg_6623(2),
      R => '0'
    );
\add_ln840_7_reg_6623_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_7_fu_2702_p2(3),
      Q => add_ln840_7_reg_6623(3),
      R => '0'
    );
\add_ln840_7_reg_6623_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_7_reg_6623_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_7_reg_6623_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_7_reg_6623_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_7_reg_6623_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_14,
      O(3 downto 0) => add_ln840_7_fu_2702_p2(3 downto 0),
      S(3) => \add_ln840_7_reg_6623[3]_i_2_n_3\,
      S(2) => \add_ln840_7_reg_6623[3]_i_3_n_3\,
      S(1) => \add_ln840_7_reg_6623[3]_i_4_n_3\,
      S(0) => \add_ln840_7_reg_6623[3]_i_5_n_3\
    );
\add_ln840_7_reg_6623_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_7_fu_2702_p2(4),
      Q => add_ln840_7_reg_6623(4),
      R => '0'
    );
\add_ln840_7_reg_6623_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_7_fu_2702_p2(5),
      Q => add_ln840_7_reg_6623(5),
      R => '0'
    );
\add_ln840_7_reg_6623_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_7_fu_2702_p2(6),
      Q => add_ln840_7_reg_6623(6),
      R => '0'
    );
\add_ln840_7_reg_6623_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_7_fu_2702_p2(7),
      Q => add_ln840_7_reg_6623(7),
      R => '0'
    );
\add_ln840_7_reg_6623_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_7_reg_6623_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_7_reg_6623_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_7_reg_6623_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_7_reg_6623_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_7_reg_6623_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_10,
      O(3 downto 0) => add_ln840_7_fu_2702_p2(7 downto 4),
      S(3) => \add_ln840_7_reg_6623[7]_i_2_n_3\,
      S(2) => \add_ln840_7_reg_6623[7]_i_3_n_3\,
      S(1) => \add_ln840_7_reg_6623[7]_i_4_n_3\,
      S(0) => \add_ln840_7_reg_6623[7]_i_5_n_3\
    );
\add_ln840_7_reg_6623_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_7_fu_2702_p2(8),
      Q => add_ln840_7_reg_6623(8),
      R => '0'
    );
\add_ln840_7_reg_6623_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_66280,
      D => add_ln840_7_fu_2702_p2(9),
      Q => add_ln840_7_reg_6623(9),
      R => '0'
    );
\ap_CS_iter1_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(0),
      Q => \ap_CS_iter1_fsm_reg_n_3_[0]\,
      S => \^ap_rst_n_inv\
    );
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter2_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => \ap_CS_iter2_fsm_reg_n_3_[0]\,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U105_n_16,
      O => ap_NS_iter2_fsm(0)
    );
\ap_CS_iter2_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"72"
    )
        port map (
      I0 => mac_muladd_8s_3ns_11s_12_4_1_U105_n_16,
      I1 => \ap_CS_iter2_fsm_reg_n_3_[0]\,
      I2 => ap_CS_iter1_fsm_state2,
      O => ap_NS_iter2_fsm(1)
    );
\ap_CS_iter2_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter2_fsm(0),
      Q => \ap_CS_iter2_fsm_reg_n_3_[0]\,
      S => \^ap_rst_n_inv\
    );
\ap_CS_iter2_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter2_fsm(1),
      Q => ap_CS_iter2_fsm_state3,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter3_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => \ap_CS_iter3_fsm_reg_n_3_[0]\,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U105_n_16,
      O => ap_NS_iter3_fsm(0)
    );
\ap_CS_iter3_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"72"
    )
        port map (
      I0 => mac_muladd_8s_3ns_11s_12_4_1_U105_n_16,
      I1 => \ap_CS_iter3_fsm_reg_n_3_[0]\,
      I2 => ap_CS_iter2_fsm_state3,
      O => ap_NS_iter3_fsm(1)
    );
\ap_CS_iter3_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter3_fsm(0),
      Q => \ap_CS_iter3_fsm_reg_n_3_[0]\,
      S => \^ap_rst_n_inv\
    );
\ap_CS_iter3_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter3_fsm(1),
      Q => ap_CS_iter3_fsm_state4,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter4_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => ap_CS_iter3_fsm_state4,
      I1 => \ap_CS_iter4_fsm_reg_n_3_[0]\,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U105_n_16,
      O => ap_NS_iter4_fsm(0)
    );
\ap_CS_iter4_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"72"
    )
        port map (
      I0 => mac_muladd_8s_3ns_11s_12_4_1_U105_n_16,
      I1 => \ap_CS_iter4_fsm_reg_n_3_[0]\,
      I2 => ap_CS_iter3_fsm_state4,
      O => ap_NS_iter4_fsm(1)
    );
\ap_CS_iter4_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter4_fsm(0),
      Q => \ap_CS_iter4_fsm_reg_n_3_[0]\,
      S => \^ap_rst_n_inv\
    );
\ap_CS_iter4_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter4_fsm(1),
      Q => ap_CS_iter4_fsm_state5,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter5_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => ap_CS_iter4_fsm_state5,
      I1 => \ap_CS_iter5_fsm_reg_n_3_[0]\,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U105_n_16,
      O => ap_NS_iter5_fsm(0)
    );
\ap_CS_iter5_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"72"
    )
        port map (
      I0 => mac_muladd_8s_3ns_11s_12_4_1_U105_n_16,
      I1 => \ap_CS_iter5_fsm_reg_n_3_[0]\,
      I2 => ap_CS_iter4_fsm_state5,
      O => ap_NS_iter5_fsm(1)
    );
\ap_CS_iter5_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter5_fsm(0),
      Q => \ap_CS_iter5_fsm_reg_n_3_[0]\,
      S => \^ap_rst_n_inv\
    );
\ap_CS_iter5_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter5_fsm(1),
      Q => ap_CS_iter5_fsm_state6,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter6_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => ap_CS_iter5_fsm_state6,
      I1 => \ap_CS_iter6_fsm_reg_n_3_[0]\,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U105_n_16,
      O => ap_NS_iter6_fsm(0)
    );
\ap_CS_iter6_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"72"
    )
        port map (
      I0 => mac_muladd_8s_3ns_11s_12_4_1_U105_n_16,
      I1 => \ap_CS_iter6_fsm_reg_n_3_[0]\,
      I2 => ap_CS_iter5_fsm_state6,
      O => ap_NS_iter6_fsm(1)
    );
\ap_CS_iter6_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter6_fsm(0),
      Q => \ap_CS_iter6_fsm_reg_n_3_[0]\,
      S => \^ap_rst_n_inv\
    );
\ap_CS_iter6_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter6_fsm(1),
      Q => ap_CS_iter6_fsm_state7,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter7_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555554055"
    )
        port map (
      I0 => ap_NS_iter7_fsm1,
      I1 => Q(2),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_5932_pp0_iter6_reg,
      I4 => icmp_ln249_reg_5523_pp0_iter6_reg,
      I5 => \ap_CS_iter7_fsm_reg_n_3_[0]\,
      O => ap_NS_iter7_fsm(0)
    );
\ap_CS_iter7_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00101010"
    )
        port map (
      I0 => \ap_CS_iter7_fsm_reg_n_3_[0]\,
      I1 => icmp_ln249_reg_5523_pp0_iter6_reg,
      I2 => icmp_ln290_reg_5932_pp0_iter6_reg,
      I3 => out_V_TREADY_int_regslice,
      I4 => Q(2),
      I5 => ap_NS_iter7_fsm1,
      O => ap_NS_iter7_fsm(1)
    );
\ap_CS_iter7_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter7_fsm(0),
      Q => \ap_CS_iter7_fsm_reg_n_3_[0]\,
      S => \^ap_rst_n_inv\
    );
\ap_CS_iter7_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter7_fsm(1),
      Q => ap_CS_iter7_fsm_state8,
      R => \^ap_rst_n_inv\
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_147,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter3_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm147_out,
      D => ap_loop_exit_ready_pp0_iter2_reg,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter4_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm146_out,
      D => ap_loop_exit_ready_pp0_iter3_reg,
      Q => ap_loop_exit_ready_pp0_iter4_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter5_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter5_fsm145_out,
      D => ap_loop_exit_ready_pp0_iter4_reg,
      Q => ap_loop_exit_ready_pp0_iter5_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter6_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter6_fsm144_out,
      D => ap_loop_exit_ready_pp0_iter5_reg,
      Q => ap_loop_exit_ready_pp0_iter6_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter7_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAE02A2"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter7_reg,
      I1 => ap_CS_iter6_fsm_state7,
      I2 => ap_CS_iter7_fsm_state8,
      I3 => ap_loop_exit_ready_pp0_iter7_reg_i_2_n_3,
      I4 => ap_loop_exit_ready_pp0_iter6_reg,
      O => ap_loop_exit_ready_pp0_iter7_reg_i_1_n_3
    );
ap_loop_exit_ready_pp0_iter7_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => Q(2),
      I1 => out_V_TREADY_int_regslice,
      I2 => icmp_ln290_reg_5932_pp0_iter6_reg,
      I3 => icmp_ln249_reg_5523_pp0_iter6_reg,
      O => ap_loop_exit_ready_pp0_iter7_reg_i_2_n_3
    );
ap_loop_exit_ready_pp0_iter7_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter7_reg_i_1_n_3,
      Q => ap_loop_exit_ready_pp0_iter7_reg,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => flow_control_loop_pipe_sequential_init_U_n_122,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[10]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => flow_control_loop_pipe_sequential_init_U_n_121,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[11]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => flow_control_loop_pipe_sequential_init_U_n_120,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[15]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => flow_control_loop_pipe_sequential_init_U_n_119,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[16]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => flow_control_loop_pipe_sequential_init_U_n_118,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[17]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => flow_control_loop_pipe_sequential_init_U_n_117,
      Q => p_0_in(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => flow_control_loop_pipe_sequential_init_U_n_116,
      Q => p_0_in(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => flow_control_loop_pipe_sequential_init_U_n_115,
      Q => p_0_in(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => flow_control_loop_pipe_sequential_init_U_n_114,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[21]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => flow_control_loop_pipe_sequential_init_U_n_113,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[22]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => flow_control_loop_pipe_sequential_init_U_n_112,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[23]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => flow_control_loop_pipe_sequential_init_U_n_129,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[3]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => flow_control_loop_pipe_sequential_init_U_n_128,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[4]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => flow_control_loop_pipe_sequential_init_U_n_127,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[5]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => flow_control_loop_pipe_sequential_init_U_n_126,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[6]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => flow_control_loop_pipe_sequential_init_U_n_125,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[7]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => flow_control_loop_pipe_sequential_init_U_n_124,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[8]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => flow_control_loop_pipe_sequential_init_U_n_123,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[9]\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_flow_control_loop_pipe_sequential_init
     port map (
      A(2) => flow_control_loop_pipe_sequential_init_U_n_54,
      A(1) => flow_control_loop_pipe_sequential_init_U_n_55,
      A(0) => flow_control_loop_pipe_sequential_init_U_n_56,
      B(2) => flow_control_loop_pipe_sequential_init_U_n_51,
      B(1) => flow_control_loop_pipe_sequential_init_U_n_52,
      B(0) => flow_control_loop_pipe_sequential_init_U_n_53,
      \B_V_data_1_payload_B_reg[23]\(17) => flow_control_loop_pipe_sequential_init_U_n_112,
      \B_V_data_1_payload_B_reg[23]\(16) => flow_control_loop_pipe_sequential_init_U_n_113,
      \B_V_data_1_payload_B_reg[23]\(15) => flow_control_loop_pipe_sequential_init_U_n_114,
      \B_V_data_1_payload_B_reg[23]\(14) => flow_control_loop_pipe_sequential_init_U_n_115,
      \B_V_data_1_payload_B_reg[23]\(13) => flow_control_loop_pipe_sequential_init_U_n_116,
      \B_V_data_1_payload_B_reg[23]\(12) => flow_control_loop_pipe_sequential_init_U_n_117,
      \B_V_data_1_payload_B_reg[23]\(11) => flow_control_loop_pipe_sequential_init_U_n_118,
      \B_V_data_1_payload_B_reg[23]\(10) => flow_control_loop_pipe_sequential_init_U_n_119,
      \B_V_data_1_payload_B_reg[23]\(9) => flow_control_loop_pipe_sequential_init_U_n_120,
      \B_V_data_1_payload_B_reg[23]\(8) => flow_control_loop_pipe_sequential_init_U_n_121,
      \B_V_data_1_payload_B_reg[23]\(7) => flow_control_loop_pipe_sequential_init_U_n_122,
      \B_V_data_1_payload_B_reg[23]\(6) => flow_control_loop_pipe_sequential_init_U_n_123,
      \B_V_data_1_payload_B_reg[23]\(5) => flow_control_loop_pipe_sequential_init_U_n_124,
      \B_V_data_1_payload_B_reg[23]\(4) => flow_control_loop_pipe_sequential_init_U_n_125,
      \B_V_data_1_payload_B_reg[23]\(3) => flow_control_loop_pipe_sequential_init_U_n_126,
      \B_V_data_1_payload_B_reg[23]\(2) => flow_control_loop_pipe_sequential_init_U_n_127,
      \B_V_data_1_payload_B_reg[23]\(1) => flow_control_loop_pipe_sequential_init_U_n_128,
      \B_V_data_1_payload_B_reg[23]\(0) => flow_control_loop_pipe_sequential_init_U_n_129,
      \B_V_data_1_payload_B_reg[26]\(2) => flow_control_loop_pipe_sequential_init_U_n_57,
      \B_V_data_1_payload_B_reg[26]\(1) => flow_control_loop_pipe_sequential_init_U_n_58,
      \B_V_data_1_payload_B_reg[26]\(0) => flow_control_loop_pipe_sequential_init_U_n_59,
      \B_V_data_1_state_reg[0]\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[0]_0\ => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      \B_V_data_1_state_reg[0]_1\(0) => sf_fu_8360_in,
      D(1 downto 0) => D(1 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_6,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\(0) => ap_CS_iter7_fsm_state8,
      \ap_CS_iter1_fsm_reg[0]\(1 downto 0) => ap_NS_iter1_fsm(1 downto 0),
      \ap_CS_iter1_fsm_reg[1]\ => mac_muladd_8s_3ns_11s_12_4_1_U105_n_16,
      \ap_CS_iter1_fsm_reg[1]_0\(0) => \ap_CS_iter1_fsm_reg_n_3_[0]\,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => flow_control_loop_pipe_sequential_init_U_n_147,
      ap_loop_exit_ready_pp0_iter7_reg => ap_loop_exit_ready_pp0_iter7_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_46,
      ap_rst_n => ap_rst_n,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg(0) => nf_1_fu_940,
      i_2_fu_1032_p2(16 downto 0) => i_2_fu_1032_p2(17 downto 1),
      \i_fu_840[17]_i_4_0\ => mac_muladd_8s_3ns_11s_12_4_1_U105_n_17,
      \i_fu_840_reg[0]\ => \i_fu_840_reg_n_3_[0]\,
      \i_fu_840_reg[0]_0\ => mac_muladd_8s_3ns_11s_12_4_1_U105_n_18,
      \i_fu_840_reg[12]\ => \i_fu_840_reg_n_3_[9]\,
      \i_fu_840_reg[12]_0\ => \i_fu_840_reg_n_3_[10]\,
      \i_fu_840_reg[12]_1\ => \i_fu_840_reg_n_3_[11]\,
      \i_fu_840_reg[12]_2\ => \i_fu_840_reg_n_3_[12]\,
      \i_fu_840_reg[16]\ => \i_fu_840_reg_n_3_[14]\,
      \i_fu_840_reg[16]_0\ => \i_fu_840_reg_n_3_[15]\,
      \i_fu_840_reg[16]_1\ => \i_fu_840_reg_n_3_[16]\,
      \i_fu_840_reg[16]_2\ => \i_fu_840_reg_n_3_[13]\,
      \i_fu_840_reg[17]\ => \i_fu_840_reg_n_3_[17]\,
      \i_fu_840_reg[4]\ => \i_fu_840_reg_n_3_[1]\,
      \i_fu_840_reg[4]_0\ => \i_fu_840_reg_n_3_[2]\,
      \i_fu_840_reg[4]_1\ => \i_fu_840_reg_n_3_[3]\,
      \i_fu_840_reg[4]_2\ => \i_fu_840_reg_n_3_[4]\,
      \i_fu_840_reg[6]\ => flow_control_loop_pipe_sequential_init_U_n_47,
      \i_fu_840_reg[6]_0\(0) => nf_1_fu_9400_in,
      \i_fu_840_reg[8]\ => \i_fu_840_reg_n_3_[5]\,
      \i_fu_840_reg[8]_0\ => \i_fu_840_reg_n_3_[6]\,
      \i_fu_840_reg[8]_1\ => \i_fu_840_reg_n_3_[7]\,
      \i_fu_840_reg[8]_2\ => \i_fu_840_reg_n_3_[8]\,
      icmp_ln249_reg_5523 => icmp_ln249_reg_5523,
      icmp_ln249_reg_5523_pp0_iter6_reg => icmp_ln249_reg_5523_pp0_iter6_reg,
      \icmp_ln249_reg_5523_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_148,
      \icmp_ln272_reg_5560_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_64,
      \icmp_ln272_reg_5560_reg[0]_0\ => \icmp_ln272_reg_5560_reg_n_3_[0]\,
      icmp_ln290_fu_1948_p2 => icmp_ln290_fu_1948_p2,
      icmp_ln290_reg_5932_pp0_iter6_reg => icmp_ln290_reg_5932_pp0_iter6_reg,
      \icmp_ln290_reg_5932_reg[0]\ => \icmp_ln290_reg_5932[0]_i_3_n_3\,
      \icmp_ln290_reg_5932_reg[0]_0\ => \icmp_ln290_reg_5932[0]_i_4_n_3\,
      \icmp_ln290_reg_5932_reg[0]_1\ => \icmp_ln290_reg_5932[0]_i_5_n_3\,
      \icmp_ln290_reg_5932_reg[0]_2\ => \icmp_ln290_reg_5932[0]_i_6_n_3\,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      mux_3_0(26 downto 0) => mux_3_0(26 downto 0),
      mux_3_1(26 downto 0) => mux_3_1(26 downto 0),
      \nf_1_fu_940[31]_i_3_0\ => \nf_1_fu_940[31]_i_11_n_3\,
      \nf_1_fu_940_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_50,
      \nf_1_fu_940_reg[0]_0\ => \nf_1_fu_940[31]_i_8_n_3\,
      \nf_1_fu_940_reg[0]_1\ => \nf_1_fu_940[31]_i_9_n_3\,
      \nf_1_fu_940_reg[0]_2\ => \nf_1_fu_940[31]_i_10_n_3\,
      \nf_1_fu_940_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_48,
      \nf_1_fu_940_reg[31]\(31 downto 0) => nf_fu_1963_p2(31 downto 0),
      \nf_1_fu_940_reg[31]_0\(31) => \nf_1_fu_940_reg_n_3_[31]\,
      \nf_1_fu_940_reg[31]_0\(30) => \nf_1_fu_940_reg_n_3_[30]\,
      \nf_1_fu_940_reg[31]_0\(29) => \nf_1_fu_940_reg_n_3_[29]\,
      \nf_1_fu_940_reg[31]_0\(28) => \nf_1_fu_940_reg_n_3_[28]\,
      \nf_1_fu_940_reg[31]_0\(27) => \nf_1_fu_940_reg_n_3_[27]\,
      \nf_1_fu_940_reg[31]_0\(26) => \nf_1_fu_940_reg_n_3_[26]\,
      \nf_1_fu_940_reg[31]_0\(25) => \nf_1_fu_940_reg_n_3_[25]\,
      \nf_1_fu_940_reg[31]_0\(24) => \nf_1_fu_940_reg_n_3_[24]\,
      \nf_1_fu_940_reg[31]_0\(23) => \nf_1_fu_940_reg_n_3_[23]\,
      \nf_1_fu_940_reg[31]_0\(22) => \nf_1_fu_940_reg_n_3_[22]\,
      \nf_1_fu_940_reg[31]_0\(21) => \nf_1_fu_940_reg_n_3_[21]\,
      \nf_1_fu_940_reg[31]_0\(20) => \nf_1_fu_940_reg_n_3_[20]\,
      \nf_1_fu_940_reg[31]_0\(19) => \nf_1_fu_940_reg_n_3_[19]\,
      \nf_1_fu_940_reg[31]_0\(18) => \nf_1_fu_940_reg_n_3_[18]\,
      \nf_1_fu_940_reg[31]_0\(17) => \nf_1_fu_940_reg_n_3_[17]\,
      \nf_1_fu_940_reg[31]_0\(16) => \nf_1_fu_940_reg_n_3_[16]\,
      \nf_1_fu_940_reg[31]_0\(15) => \nf_1_fu_940_reg_n_3_[15]\,
      \nf_1_fu_940_reg[31]_0\(14) => \nf_1_fu_940_reg_n_3_[14]\,
      \nf_1_fu_940_reg[31]_0\(13) => \nf_1_fu_940_reg_n_3_[13]\,
      \nf_1_fu_940_reg[31]_0\(12) => \nf_1_fu_940_reg_n_3_[12]\,
      \nf_1_fu_940_reg[31]_0\(11) => \nf_1_fu_940_reg_n_3_[11]\,
      \nf_1_fu_940_reg[31]_0\(10) => \nf_1_fu_940_reg_n_3_[10]\,
      \nf_1_fu_940_reg[31]_0\(9) => \nf_1_fu_940_reg_n_3_[9]\,
      \nf_1_fu_940_reg[31]_0\(8) => \nf_1_fu_940_reg_n_3_[8]\,
      \nf_1_fu_940_reg[31]_0\(7) => \nf_1_fu_940_reg_n_3_[7]\,
      \nf_1_fu_940_reg[31]_0\(6) => \nf_1_fu_940_reg_n_3_[6]\,
      \nf_1_fu_940_reg[31]_0\(5) => \nf_1_fu_940_reg_n_3_[5]\,
      \nf_1_fu_940_reg[31]_0\(4) => \nf_1_fu_940_reg_n_3_[4]\,
      \nf_1_fu_940_reg[31]_0\(3) => \nf_1_fu_940_reg_n_3_[3]\,
      \nf_1_fu_940_reg[31]_0\(2) => \nf_1_fu_940_reg_n_3_[2]\,
      \nf_1_fu_940_reg[31]_0\(1) => \nf_1_fu_940_reg_n_3_[1]\,
      \nf_1_fu_940_reg[31]_0\(0) => \nf_1_fu_940_reg_n_3_[0]\,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_reg_reg(26 downto 0) => \inputBuf_V_14_fu_932_reg[26]_0\(26 downto 0),
      \sf_fu_836_reg[1]\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      \sf_fu_836_reg[1]_0\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      \sf_fu_836_reg[1]_1\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      \sf_fu_836_reg[1]_2\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      \sf_fu_836_reg[1]_3\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      \sf_fu_836_reg[1]_4\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      \sf_fu_836_reg[1]_5\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      \sf_fu_836_reg[2]\(2 downto 0) => ap_sig_allocacmp_sf_1(2 downto 0),
      \sf_fu_836_reg[2]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_11,
      \sf_fu_836_reg[2]_1\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      \sf_fu_836_reg[2]_2\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      \sf_fu_836_reg[2]_3\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      \sf_fu_836_reg[2]_4\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      \sf_fu_836_reg[31]\(31 downto 0) => sf_2_fu_1942_p2(31 downto 0),
      \sf_fu_836_reg[31]_0\(31) => \sf_fu_836_reg_n_3_[31]\,
      \sf_fu_836_reg[31]_0\(30) => \sf_fu_836_reg_n_3_[30]\,
      \sf_fu_836_reg[31]_0\(29) => \sf_fu_836_reg_n_3_[29]\,
      \sf_fu_836_reg[31]_0\(28) => \sf_fu_836_reg_n_3_[28]\,
      \sf_fu_836_reg[31]_0\(27) => \sf_fu_836_reg_n_3_[27]\,
      \sf_fu_836_reg[31]_0\(26) => \sf_fu_836_reg_n_3_[26]\,
      \sf_fu_836_reg[31]_0\(25) => \sf_fu_836_reg_n_3_[25]\,
      \sf_fu_836_reg[31]_0\(24) => \sf_fu_836_reg_n_3_[24]\,
      \sf_fu_836_reg[31]_0\(23) => \sf_fu_836_reg_n_3_[23]\,
      \sf_fu_836_reg[31]_0\(22) => \sf_fu_836_reg_n_3_[22]\,
      \sf_fu_836_reg[31]_0\(21) => \sf_fu_836_reg_n_3_[21]\,
      \sf_fu_836_reg[31]_0\(20) => \sf_fu_836_reg_n_3_[20]\,
      \sf_fu_836_reg[31]_0\(19) => \sf_fu_836_reg_n_3_[19]\,
      \sf_fu_836_reg[31]_0\(18) => \sf_fu_836_reg_n_3_[18]\,
      \sf_fu_836_reg[31]_0\(17) => \sf_fu_836_reg_n_3_[17]\,
      \sf_fu_836_reg[31]_0\(16) => \sf_fu_836_reg_n_3_[16]\,
      \sf_fu_836_reg[31]_0\(15) => \sf_fu_836_reg_n_3_[15]\,
      \sf_fu_836_reg[31]_0\(14) => \sf_fu_836_reg_n_3_[14]\,
      \sf_fu_836_reg[31]_0\(13) => \sf_fu_836_reg_n_3_[13]\,
      \sf_fu_836_reg[31]_0\(12) => \sf_fu_836_reg_n_3_[12]\,
      \sf_fu_836_reg[31]_0\(11) => \sf_fu_836_reg_n_3_[11]\,
      \sf_fu_836_reg[31]_0\(10) => \sf_fu_836_reg_n_3_[10]\,
      \sf_fu_836_reg[31]_0\(9) => \sf_fu_836_reg_n_3_[9]\,
      \sf_fu_836_reg[31]_0\(8) => \sf_fu_836_reg_n_3_[8]\,
      \sf_fu_836_reg[31]_0\(7) => \sf_fu_836_reg_n_3_[7]\,
      \sf_fu_836_reg[31]_0\(6) => \sf_fu_836_reg_n_3_[6]\,
      \sf_fu_836_reg[31]_0\(5) => \sf_fu_836_reg_n_3_[5]\,
      \sf_fu_836_reg[31]_0\(4) => \sf_fu_836_reg_n_3_[4]\,
      \sf_fu_836_reg[31]_0\(3) => \sf_fu_836_reg_n_3_[3]\,
      \sf_fu_836_reg[31]_0\(2) => \sf_fu_836_reg_n_3_[2]\,
      \sf_fu_836_reg[31]_0\(1) => \sf_fu_836_reg_n_3_[1]\,
      \sf_fu_836_reg[31]_0\(0) => \sf_fu_836_reg_n_3_[0]\,
      \sf_fu_836_reg[3]\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      \sf_fu_836_reg[3]_0\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      \sf_fu_836_reg[3]_1\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      \trunc_ln218_reg_5936_reg[1]\(1 downto 0) => trunc_ln218_reg_5936(1 downto 0),
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice
    );
\i_fu_840_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => \i_fu_840_reg_n_3_[0]\,
      R => '0'
    );
\i_fu_840_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_1032_p2(10),
      Q => \i_fu_840_reg_n_3_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_47
    );
\i_fu_840_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_1032_p2(11),
      Q => \i_fu_840_reg_n_3_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_47
    );
\i_fu_840_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_1032_p2(12),
      Q => \i_fu_840_reg_n_3_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_47
    );
\i_fu_840_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_1032_p2(13),
      Q => \i_fu_840_reg_n_3_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_47
    );
\i_fu_840_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_1032_p2(14),
      Q => \i_fu_840_reg_n_3_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_47
    );
\i_fu_840_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_1032_p2(15),
      Q => \i_fu_840_reg_n_3_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_47
    );
\i_fu_840_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_1032_p2(16),
      Q => \i_fu_840_reg_n_3_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_47
    );
\i_fu_840_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_1032_p2(17),
      Q => \i_fu_840_reg_n_3_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_47
    );
\i_fu_840_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_1032_p2(1),
      Q => \i_fu_840_reg_n_3_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_47
    );
\i_fu_840_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_1032_p2(2),
      Q => \i_fu_840_reg_n_3_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_47
    );
\i_fu_840_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_1032_p2(3),
      Q => \i_fu_840_reg_n_3_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_47
    );
\i_fu_840_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_1032_p2(4),
      Q => \i_fu_840_reg_n_3_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_47
    );
\i_fu_840_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_1032_p2(5),
      Q => \i_fu_840_reg_n_3_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_47
    );
\i_fu_840_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_1032_p2(6),
      Q => \i_fu_840_reg_n_3_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_47
    );
\i_fu_840_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_1032_p2(7),
      Q => \i_fu_840_reg_n_3_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_47
    );
\i_fu_840_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_1032_p2(8),
      Q => \i_fu_840_reg_n_3_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_47
    );
\i_fu_840_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_1032_p2(9),
      Q => \i_fu_840_reg_n_3_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_47
    );
\icmp_ln249_reg_5523_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => icmp_ln249_reg_5523,
      Q => icmp_ln249_reg_5523_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln249_reg_5523_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm147_out,
      D => icmp_ln249_reg_5523_pp0_iter1_reg,
      Q => icmp_ln249_reg_5523_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln249_reg_5523_pp0_iter3_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_iter3_fsm_state4,
      I1 => Q(2),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_5932_pp0_iter6_reg,
      I4 => icmp_ln249_reg_5523_pp0_iter6_reg,
      I5 => ap_CS_iter7_fsm_state8,
      O => ap_NS_iter4_fsm146_out
    );
\icmp_ln249_reg_5523_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm146_out,
      D => icmp_ln249_reg_5523_pp0_iter2_reg,
      Q => icmp_ln249_reg_5523_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln249_reg_5523_pp0_iter4_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_iter4_fsm_state5,
      I1 => Q(2),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_5932_pp0_iter6_reg,
      I4 => icmp_ln249_reg_5523_pp0_iter6_reg,
      I5 => ap_CS_iter7_fsm_state8,
      O => ap_NS_iter5_fsm145_out
    );
\icmp_ln249_reg_5523_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter5_fsm145_out,
      D => icmp_ln249_reg_5523_pp0_iter3_reg,
      Q => icmp_ln249_reg_5523_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln249_reg_5523_pp0_iter5_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_iter5_fsm_state6,
      I1 => Q(2),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_5932_pp0_iter6_reg,
      I4 => icmp_ln249_reg_5523_pp0_iter6_reg,
      I5 => ap_CS_iter7_fsm_state8,
      O => ap_NS_iter6_fsm144_out
    );
\icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter6_fsm144_out,
      D => icmp_ln249_reg_5523_pp0_iter4_reg,
      Q => \icmp_ln249_reg_5523_pp0_iter5_reg_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln249_reg_5523_pp0_iter6_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_iter6_fsm_state7,
      I1 => Q(2),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_5932_pp0_iter6_reg,
      I4 => icmp_ln249_reg_5523_pp0_iter6_reg,
      I5 => ap_CS_iter7_fsm_state8,
      O => ap_NS_iter7_fsm1
    );
\icmp_ln249_reg_5523_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter7_fsm1,
      D => \icmp_ln249_reg_5523_pp0_iter5_reg_reg_n_3_[0]\,
      Q => icmp_ln249_reg_5523_pp0_iter6_reg,
      R => '0'
    );
\icmp_ln249_reg_5523_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_148,
      Q => icmp_ln249_reg_5523,
      R => '0'
    );
\icmp_ln272_reg_5560_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => \icmp_ln272_reg_5560_reg_n_3_[0]\,
      Q => icmp_ln272_reg_5560_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln272_reg_5560_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm147_out,
      D => icmp_ln272_reg_5560_pp0_iter1_reg,
      Q => icmp_ln272_reg_5560_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln272_reg_5560_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm146_out,
      D => icmp_ln272_reg_5560_pp0_iter2_reg,
      Q => icmp_ln272_reg_5560_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln272_reg_5560_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter5_fsm145_out,
      D => icmp_ln272_reg_5560_pp0_iter3_reg,
      Q => icmp_ln272_reg_5560_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln272_reg_5560_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => \icmp_ln272_reg_5560_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln290_reg_5932[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_1942_p2(23),
      I1 => sf_2_fu_1942_p2(28),
      I2 => sf_2_fu_1942_p2(27),
      I3 => sf_2_fu_1942_p2(25),
      I4 => \icmp_ln290_reg_5932[0]_i_7_n_3\,
      O => \icmp_ln290_reg_5932[0]_i_3_n_3\
    );
\icmp_ln290_reg_5932[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_1942_p2(17),
      I1 => sf_2_fu_1942_p2(30),
      I2 => sf_2_fu_1942_p2(8),
      I3 => sf_2_fu_1942_p2(31),
      I4 => \icmp_ln290_reg_5932[0]_i_8_n_3\,
      O => \icmp_ln290_reg_5932[0]_i_4_n_3\
    );
\icmp_ln290_reg_5932[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_1942_p2(11),
      I1 => sf_2_fu_1942_p2(14),
      I2 => sf_2_fu_1942_p2(13),
      I3 => sf_2_fu_1942_p2(21),
      I4 => \icmp_ln290_reg_5932[0]_i_9_n_3\,
      O => \icmp_ln290_reg_5932[0]_i_5_n_3\
    );
\icmp_ln290_reg_5932[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_1942_p2(24),
      I1 => sf_2_fu_1942_p2(10),
      I2 => sf_2_fu_1942_p2(29),
      I3 => sf_2_fu_1942_p2(12),
      O => \icmp_ln290_reg_5932[0]_i_6_n_3\
    );
\icmp_ln290_reg_5932[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_1942_p2(19),
      I1 => sf_2_fu_1942_p2(2),
      I2 => sf_2_fu_1942_p2(20),
      I3 => sf_2_fu_1942_p2(15),
      O => \icmp_ln290_reg_5932[0]_i_7_n_3\
    );
\icmp_ln290_reg_5932[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_1942_p2(7),
      I1 => sf_2_fu_1942_p2(3),
      I2 => sf_2_fu_1942_p2(18),
      I3 => sf_2_fu_1942_p2(9),
      O => \icmp_ln290_reg_5932[0]_i_8_n_3\
    );
\icmp_ln290_reg_5932[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_1942_p2(26),
      I1 => sf_2_fu_1942_p2(22),
      I2 => sf_2_fu_1942_p2(16),
      I3 => sf_2_fu_1942_p2(6),
      O => \icmp_ln290_reg_5932[0]_i_9_n_3\
    );
\icmp_ln290_reg_5932_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => icmp_ln290_reg_5932,
      Q => icmp_ln290_reg_5932_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln290_reg_5932_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm147_out,
      D => icmp_ln290_reg_5932_pp0_iter1_reg,
      Q => icmp_ln290_reg_5932_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln290_reg_5932_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm146_out,
      D => icmp_ln290_reg_5932_pp0_iter2_reg,
      Q => icmp_ln290_reg_5932_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln290_reg_5932_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter5_fsm145_out,
      D => icmp_ln290_reg_5932_pp0_iter3_reg,
      Q => icmp_ln290_reg_5932_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln290_reg_5932_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter6_fsm144_out,
      D => icmp_ln290_reg_5932_pp0_iter4_reg,
      Q => icmp_ln290_reg_5932_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln290_reg_5932_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter7_fsm1,
      D => icmp_ln290_reg_5932_pp0_iter5_reg,
      Q => icmp_ln290_reg_5932_pp0_iter6_reg,
      R => '0'
    );
\icmp_ln290_reg_5932_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => icmp_ln290_fu_1948_p2,
      Q => icmp_ln290_reg_5932,
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(0),
      Q => inputBuf_V_10_fu_916(0),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(10),
      Q => inputBuf_V_10_fu_916(10),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(11),
      Q => inputBuf_V_10_fu_916(11),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(12),
      Q => inputBuf_V_10_fu_916(12),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(13),
      Q => inputBuf_V_10_fu_916(13),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(14),
      Q => inputBuf_V_10_fu_916(14),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(15),
      Q => inputBuf_V_10_fu_916(15),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(16),
      Q => inputBuf_V_10_fu_916(16),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(17),
      Q => inputBuf_V_10_fu_916(17),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(18),
      Q => inputBuf_V_10_fu_916(18),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(19),
      Q => inputBuf_V_10_fu_916(19),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(1),
      Q => inputBuf_V_10_fu_916(1),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(20),
      Q => inputBuf_V_10_fu_916(20),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(21),
      Q => inputBuf_V_10_fu_916(21),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(22),
      Q => inputBuf_V_10_fu_916(22),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(23),
      Q => inputBuf_V_10_fu_916(23),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(24),
      Q => inputBuf_V_10_fu_916(24),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(25),
      Q => inputBuf_V_10_fu_916(25),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(26),
      Q => inputBuf_V_10_fu_916(26),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(2),
      Q => inputBuf_V_10_fu_916(2),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(3),
      Q => inputBuf_V_10_fu_916(3),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(4),
      Q => inputBuf_V_10_fu_916(4),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(5),
      Q => inputBuf_V_10_fu_916(5),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(6),
      Q => inputBuf_V_10_fu_916(6),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(7),
      Q => inputBuf_V_10_fu_916(7),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(8),
      Q => inputBuf_V_10_fu_916(8),
      R => '0'
    );
\inputBuf_V_10_fu_916_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_11,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(9),
      Q => inputBuf_V_10_fu_916(9),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(0),
      Q => inputBuf_V_11_fu_920(0),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(10),
      Q => inputBuf_V_11_fu_920(10),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(11),
      Q => inputBuf_V_11_fu_920(11),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(12),
      Q => inputBuf_V_11_fu_920(12),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(13),
      Q => inputBuf_V_11_fu_920(13),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(14),
      Q => inputBuf_V_11_fu_920(14),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(15),
      Q => inputBuf_V_11_fu_920(15),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(16),
      Q => inputBuf_V_11_fu_920(16),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(17),
      Q => inputBuf_V_11_fu_920(17),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(18),
      Q => inputBuf_V_11_fu_920(18),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(19),
      Q => inputBuf_V_11_fu_920(19),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(1),
      Q => inputBuf_V_11_fu_920(1),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(20),
      Q => inputBuf_V_11_fu_920(20),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(21),
      Q => inputBuf_V_11_fu_920(21),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(22),
      Q => inputBuf_V_11_fu_920(22),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(23),
      Q => inputBuf_V_11_fu_920(23),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(24),
      Q => inputBuf_V_11_fu_920(24),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(25),
      Q => inputBuf_V_11_fu_920(25),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(26),
      Q => inputBuf_V_11_fu_920(26),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(2),
      Q => inputBuf_V_11_fu_920(2),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(3),
      Q => inputBuf_V_11_fu_920(3),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(4),
      Q => inputBuf_V_11_fu_920(4),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(5),
      Q => inputBuf_V_11_fu_920(5),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(6),
      Q => inputBuf_V_11_fu_920(6),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(7),
      Q => inputBuf_V_11_fu_920(7),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(8),
      Q => inputBuf_V_11_fu_920(8),
      R => '0'
    );
\inputBuf_V_11_fu_920_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9634,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(9),
      Q => inputBuf_V_11_fu_920(9),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(0),
      Q => inputBuf_V_12_fu_924(0),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(10),
      Q => inputBuf_V_12_fu_924(10),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(11),
      Q => inputBuf_V_12_fu_924(11),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(12),
      Q => inputBuf_V_12_fu_924(12),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(13),
      Q => inputBuf_V_12_fu_924(13),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(14),
      Q => inputBuf_V_12_fu_924(14),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(15),
      Q => inputBuf_V_12_fu_924(15),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(16),
      Q => inputBuf_V_12_fu_924(16),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(17),
      Q => inputBuf_V_12_fu_924(17),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(18),
      Q => inputBuf_V_12_fu_924(18),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(19),
      Q => inputBuf_V_12_fu_924(19),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(1),
      Q => inputBuf_V_12_fu_924(1),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(20),
      Q => inputBuf_V_12_fu_924(20),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(21),
      Q => inputBuf_V_12_fu_924(21),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(22),
      Q => inputBuf_V_12_fu_924(22),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(23),
      Q => inputBuf_V_12_fu_924(23),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(24),
      Q => inputBuf_V_12_fu_924(24),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(25),
      Q => inputBuf_V_12_fu_924(25),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(26),
      Q => inputBuf_V_12_fu_924(26),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(2),
      Q => inputBuf_V_12_fu_924(2),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(3),
      Q => inputBuf_V_12_fu_924(3),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(4),
      Q => inputBuf_V_12_fu_924(4),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(5),
      Q => inputBuf_V_12_fu_924(5),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(6),
      Q => inputBuf_V_12_fu_924(6),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(7),
      Q => inputBuf_V_12_fu_924(7),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(8),
      Q => inputBuf_V_12_fu_924(8),
      R => '0'
    );
\inputBuf_V_12_fu_924_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(9),
      Q => inputBuf_V_12_fu_924(9),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(0),
      Q => inputBuf_V_13_fu_928(0),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(10),
      Q => inputBuf_V_13_fu_928(10),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(11),
      Q => inputBuf_V_13_fu_928(11),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(12),
      Q => inputBuf_V_13_fu_928(12),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(13),
      Q => inputBuf_V_13_fu_928(13),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(14),
      Q => inputBuf_V_13_fu_928(14),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(15),
      Q => inputBuf_V_13_fu_928(15),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(16),
      Q => inputBuf_V_13_fu_928(16),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(17),
      Q => inputBuf_V_13_fu_928(17),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(18),
      Q => inputBuf_V_13_fu_928(18),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(19),
      Q => inputBuf_V_13_fu_928(19),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(1),
      Q => inputBuf_V_13_fu_928(1),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(20),
      Q => inputBuf_V_13_fu_928(20),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(21),
      Q => inputBuf_V_13_fu_928(21),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(22),
      Q => inputBuf_V_13_fu_928(22),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(23),
      Q => inputBuf_V_13_fu_928(23),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(24),
      Q => inputBuf_V_13_fu_928(24),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(25),
      Q => inputBuf_V_13_fu_928(25),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(26),
      Q => inputBuf_V_13_fu_928(26),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(2),
      Q => inputBuf_V_13_fu_928(2),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(3),
      Q => inputBuf_V_13_fu_928(3),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(4),
      Q => inputBuf_V_13_fu_928(4),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(5),
      Q => inputBuf_V_13_fu_928(5),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(6),
      Q => inputBuf_V_13_fu_928(6),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(7),
      Q => inputBuf_V_13_fu_928(7),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(8),
      Q => inputBuf_V_13_fu_928(8),
      R => '0'
    );
\inputBuf_V_13_fu_928_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9632,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(9),
      Q => inputBuf_V_13_fu_928(9),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(0),
      Q => inputBuf_V_14_fu_932(0),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(10),
      Q => inputBuf_V_14_fu_932(10),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(11),
      Q => inputBuf_V_14_fu_932(11),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(12),
      Q => inputBuf_V_14_fu_932(12),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(13),
      Q => inputBuf_V_14_fu_932(13),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(14),
      Q => inputBuf_V_14_fu_932(14),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(15),
      Q => inputBuf_V_14_fu_932(15),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(16),
      Q => inputBuf_V_14_fu_932(16),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(17),
      Q => inputBuf_V_14_fu_932(17),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(18),
      Q => inputBuf_V_14_fu_932(18),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(19),
      Q => inputBuf_V_14_fu_932(19),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(1),
      Q => inputBuf_V_14_fu_932(1),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(20),
      Q => inputBuf_V_14_fu_932(20),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(21),
      Q => inputBuf_V_14_fu_932(21),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(22),
      Q => inputBuf_V_14_fu_932(22),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(23),
      Q => inputBuf_V_14_fu_932(23),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(24),
      Q => inputBuf_V_14_fu_932(24),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(25),
      Q => inputBuf_V_14_fu_932(25),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(26),
      Q => inputBuf_V_14_fu_932(26),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(2),
      Q => inputBuf_V_14_fu_932(2),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(3),
      Q => inputBuf_V_14_fu_932(3),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(4),
      Q => inputBuf_V_14_fu_932(4),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(5),
      Q => inputBuf_V_14_fu_932(5),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(6),
      Q => inputBuf_V_14_fu_932(6),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(7),
      Q => inputBuf_V_14_fu_932(7),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(8),
      Q => inputBuf_V_14_fu_932(8),
      R => '0'
    );
\inputBuf_V_14_fu_932_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631538_out,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(9),
      Q => inputBuf_V_14_fu_932(9),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(0),
      Q => inputBuf_V_15_fu_936(0),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(10),
      Q => inputBuf_V_15_fu_936(10),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(11),
      Q => inputBuf_V_15_fu_936(11),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(12),
      Q => inputBuf_V_15_fu_936(12),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(13),
      Q => inputBuf_V_15_fu_936(13),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(14),
      Q => inputBuf_V_15_fu_936(14),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(15),
      Q => inputBuf_V_15_fu_936(15),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(16),
      Q => inputBuf_V_15_fu_936(16),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(17),
      Q => inputBuf_V_15_fu_936(17),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(18),
      Q => inputBuf_V_15_fu_936(18),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(19),
      Q => inputBuf_V_15_fu_936(19),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(1),
      Q => inputBuf_V_15_fu_936(1),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(20),
      Q => inputBuf_V_15_fu_936(20),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(21),
      Q => inputBuf_V_15_fu_936(21),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(22),
      Q => inputBuf_V_15_fu_936(22),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(23),
      Q => inputBuf_V_15_fu_936(23),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(24),
      Q => inputBuf_V_15_fu_936(24),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(25),
      Q => inputBuf_V_15_fu_936(25),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(26),
      Q => inputBuf_V_15_fu_936(26),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(2),
      Q => inputBuf_V_15_fu_936(2),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(3),
      Q => inputBuf_V_15_fu_936(3),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(4),
      Q => inputBuf_V_15_fu_936(4),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(5),
      Q => inputBuf_V_15_fu_936(5),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(6),
      Q => inputBuf_V_15_fu_936(6),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(7),
      Q => inputBuf_V_15_fu_936(7),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(8),
      Q => inputBuf_V_15_fu_936(8),
      R => '0'
    );
\inputBuf_V_15_fu_936_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9631,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(9),
      Q => inputBuf_V_15_fu_936(9),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(0),
      Q => inputBuf_V_1_fu_880(0),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(10),
      Q => inputBuf_V_1_fu_880(10),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(11),
      Q => inputBuf_V_1_fu_880(11),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(12),
      Q => inputBuf_V_1_fu_880(12),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(13),
      Q => inputBuf_V_1_fu_880(13),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(14),
      Q => inputBuf_V_1_fu_880(14),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(15),
      Q => inputBuf_V_1_fu_880(15),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(16),
      Q => inputBuf_V_1_fu_880(16),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(17),
      Q => inputBuf_V_1_fu_880(17),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(18),
      Q => inputBuf_V_1_fu_880(18),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(19),
      Q => inputBuf_V_1_fu_880(19),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(1),
      Q => inputBuf_V_1_fu_880(1),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(20),
      Q => inputBuf_V_1_fu_880(20),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(21),
      Q => inputBuf_V_1_fu_880(21),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(22),
      Q => inputBuf_V_1_fu_880(22),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(23),
      Q => inputBuf_V_1_fu_880(23),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(24),
      Q => inputBuf_V_1_fu_880(24),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(25),
      Q => inputBuf_V_1_fu_880(25),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(26),
      Q => inputBuf_V_1_fu_880(26),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(2),
      Q => inputBuf_V_1_fu_880(2),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(3),
      Q => inputBuf_V_1_fu_880(3),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(4),
      Q => inputBuf_V_1_fu_880(4),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(5),
      Q => inputBuf_V_1_fu_880(5),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(6),
      Q => inputBuf_V_1_fu_880(6),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(7),
      Q => inputBuf_V_1_fu_880(7),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(8),
      Q => inputBuf_V_1_fu_880(8),
      R => '0'
    );
\inputBuf_V_1_fu_880_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96314,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(9),
      Q => inputBuf_V_1_fu_880(9),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(0),
      Q => inputBuf_V_2_fu_884(0),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(10),
      Q => inputBuf_V_2_fu_884(10),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(11),
      Q => inputBuf_V_2_fu_884(11),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(12),
      Q => inputBuf_V_2_fu_884(12),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(13),
      Q => inputBuf_V_2_fu_884(13),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(14),
      Q => inputBuf_V_2_fu_884(14),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(15),
      Q => inputBuf_V_2_fu_884(15),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(16),
      Q => inputBuf_V_2_fu_884(16),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(17),
      Q => inputBuf_V_2_fu_884(17),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(18),
      Q => inputBuf_V_2_fu_884(18),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(19),
      Q => inputBuf_V_2_fu_884(19),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(1),
      Q => inputBuf_V_2_fu_884(1),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(20),
      Q => inputBuf_V_2_fu_884(20),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(21),
      Q => inputBuf_V_2_fu_884(21),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(22),
      Q => inputBuf_V_2_fu_884(22),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(23),
      Q => inputBuf_V_2_fu_884(23),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(24),
      Q => inputBuf_V_2_fu_884(24),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(25),
      Q => inputBuf_V_2_fu_884(25),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(26),
      Q => inputBuf_V_2_fu_884(26),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(2),
      Q => inputBuf_V_2_fu_884(2),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(3),
      Q => inputBuf_V_2_fu_884(3),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(4),
      Q => inputBuf_V_2_fu_884(4),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(5),
      Q => inputBuf_V_2_fu_884(5),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(6),
      Q => inputBuf_V_2_fu_884(6),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(7),
      Q => inputBuf_V_2_fu_884(7),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(8),
      Q => inputBuf_V_2_fu_884(8),
      R => '0'
    );
\inputBuf_V_2_fu_884_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96313,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(9),
      Q => inputBuf_V_2_fu_884(9),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(0),
      Q => inputBuf_V_3_fu_888(0),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(10),
      Q => inputBuf_V_3_fu_888(10),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(11),
      Q => inputBuf_V_3_fu_888(11),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(12),
      Q => inputBuf_V_3_fu_888(12),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(13),
      Q => inputBuf_V_3_fu_888(13),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(14),
      Q => inputBuf_V_3_fu_888(14),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(15),
      Q => inputBuf_V_3_fu_888(15),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(16),
      Q => inputBuf_V_3_fu_888(16),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(17),
      Q => inputBuf_V_3_fu_888(17),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(18),
      Q => inputBuf_V_3_fu_888(18),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(19),
      Q => inputBuf_V_3_fu_888(19),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(1),
      Q => inputBuf_V_3_fu_888(1),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(20),
      Q => inputBuf_V_3_fu_888(20),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(21),
      Q => inputBuf_V_3_fu_888(21),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(22),
      Q => inputBuf_V_3_fu_888(22),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(23),
      Q => inputBuf_V_3_fu_888(23),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(24),
      Q => inputBuf_V_3_fu_888(24),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(25),
      Q => inputBuf_V_3_fu_888(25),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(26),
      Q => inputBuf_V_3_fu_888(26),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(2),
      Q => inputBuf_V_3_fu_888(2),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(3),
      Q => inputBuf_V_3_fu_888(3),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(4),
      Q => inputBuf_V_3_fu_888(4),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(5),
      Q => inputBuf_V_3_fu_888(5),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(6),
      Q => inputBuf_V_3_fu_888(6),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(7),
      Q => inputBuf_V_3_fu_888(7),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(8),
      Q => inputBuf_V_3_fu_888(8),
      R => '0'
    );
\inputBuf_V_3_fu_888_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96312,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(9),
      Q => inputBuf_V_3_fu_888(9),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(0),
      Q => inputBuf_V_4_fu_892(0),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(10),
      Q => inputBuf_V_4_fu_892(10),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(11),
      Q => inputBuf_V_4_fu_892(11),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(12),
      Q => inputBuf_V_4_fu_892(12),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(13),
      Q => inputBuf_V_4_fu_892(13),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(14),
      Q => inputBuf_V_4_fu_892(14),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(15),
      Q => inputBuf_V_4_fu_892(15),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(16),
      Q => inputBuf_V_4_fu_892(16),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(17),
      Q => inputBuf_V_4_fu_892(17),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(18),
      Q => inputBuf_V_4_fu_892(18),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(19),
      Q => inputBuf_V_4_fu_892(19),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(1),
      Q => inputBuf_V_4_fu_892(1),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(20),
      Q => inputBuf_V_4_fu_892(20),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(21),
      Q => inputBuf_V_4_fu_892(21),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(22),
      Q => inputBuf_V_4_fu_892(22),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(23),
      Q => inputBuf_V_4_fu_892(23),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(24),
      Q => inputBuf_V_4_fu_892(24),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(25),
      Q => inputBuf_V_4_fu_892(25),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(26),
      Q => inputBuf_V_4_fu_892(26),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(2),
      Q => inputBuf_V_4_fu_892(2),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(3),
      Q => inputBuf_V_4_fu_892(3),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(4),
      Q => inputBuf_V_4_fu_892(4),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(5),
      Q => inputBuf_V_4_fu_892(5),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(6),
      Q => inputBuf_V_4_fu_892(6),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(7),
      Q => inputBuf_V_4_fu_892(7),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(8),
      Q => inputBuf_V_4_fu_892(8),
      R => '0'
    );
\inputBuf_V_4_fu_892_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96311,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(9),
      Q => inputBuf_V_4_fu_892(9),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(0),
      Q => inputBuf_V_5_fu_896(0),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(10),
      Q => inputBuf_V_5_fu_896(10),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(11),
      Q => inputBuf_V_5_fu_896(11),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(12),
      Q => inputBuf_V_5_fu_896(12),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(13),
      Q => inputBuf_V_5_fu_896(13),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(14),
      Q => inputBuf_V_5_fu_896(14),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(15),
      Q => inputBuf_V_5_fu_896(15),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(16),
      Q => inputBuf_V_5_fu_896(16),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(17),
      Q => inputBuf_V_5_fu_896(17),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(18),
      Q => inputBuf_V_5_fu_896(18),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(19),
      Q => inputBuf_V_5_fu_896(19),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(1),
      Q => inputBuf_V_5_fu_896(1),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(20),
      Q => inputBuf_V_5_fu_896(20),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(21),
      Q => inputBuf_V_5_fu_896(21),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(22),
      Q => inputBuf_V_5_fu_896(22),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(23),
      Q => inputBuf_V_5_fu_896(23),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(24),
      Q => inputBuf_V_5_fu_896(24),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(25),
      Q => inputBuf_V_5_fu_896(25),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(26),
      Q => inputBuf_V_5_fu_896(26),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(2),
      Q => inputBuf_V_5_fu_896(2),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(3),
      Q => inputBuf_V_5_fu_896(3),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(4),
      Q => inputBuf_V_5_fu_896(4),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(5),
      Q => inputBuf_V_5_fu_896(5),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(6),
      Q => inputBuf_V_5_fu_896(6),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(7),
      Q => inputBuf_V_5_fu_896(7),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(8),
      Q => inputBuf_V_5_fu_896(8),
      R => '0'
    );
\inputBuf_V_5_fu_896_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96310,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(9),
      Q => inputBuf_V_5_fu_896(9),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(0),
      Q => inputBuf_V_6_fu_900(0),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(10),
      Q => inputBuf_V_6_fu_900(10),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(11),
      Q => inputBuf_V_6_fu_900(11),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(12),
      Q => inputBuf_V_6_fu_900(12),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(13),
      Q => inputBuf_V_6_fu_900(13),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(14),
      Q => inputBuf_V_6_fu_900(14),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(15),
      Q => inputBuf_V_6_fu_900(15),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(16),
      Q => inputBuf_V_6_fu_900(16),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(17),
      Q => inputBuf_V_6_fu_900(17),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(18),
      Q => inputBuf_V_6_fu_900(18),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(19),
      Q => inputBuf_V_6_fu_900(19),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(1),
      Q => inputBuf_V_6_fu_900(1),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(20),
      Q => inputBuf_V_6_fu_900(20),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(21),
      Q => inputBuf_V_6_fu_900(21),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(22),
      Q => inputBuf_V_6_fu_900(22),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(23),
      Q => inputBuf_V_6_fu_900(23),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(24),
      Q => inputBuf_V_6_fu_900(24),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(25),
      Q => inputBuf_V_6_fu_900(25),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(26),
      Q => inputBuf_V_6_fu_900(26),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(2),
      Q => inputBuf_V_6_fu_900(2),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(3),
      Q => inputBuf_V_6_fu_900(3),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(4),
      Q => inputBuf_V_6_fu_900(4),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(5),
      Q => inputBuf_V_6_fu_900(5),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(6),
      Q => inputBuf_V_6_fu_900(6),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(7),
      Q => inputBuf_V_6_fu_900(7),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(8),
      Q => inputBuf_V_6_fu_900(8),
      R => '0'
    );
\inputBuf_V_6_fu_900_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9639,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(9),
      Q => inputBuf_V_6_fu_900(9),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(0),
      Q => inputBuf_V_7_fu_904(0),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(10),
      Q => inputBuf_V_7_fu_904(10),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(11),
      Q => inputBuf_V_7_fu_904(11),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(12),
      Q => inputBuf_V_7_fu_904(12),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(13),
      Q => inputBuf_V_7_fu_904(13),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(14),
      Q => inputBuf_V_7_fu_904(14),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(15),
      Q => inputBuf_V_7_fu_904(15),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(16),
      Q => inputBuf_V_7_fu_904(16),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(17),
      Q => inputBuf_V_7_fu_904(17),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(18),
      Q => inputBuf_V_7_fu_904(18),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(19),
      Q => inputBuf_V_7_fu_904(19),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(1),
      Q => inputBuf_V_7_fu_904(1),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(20),
      Q => inputBuf_V_7_fu_904(20),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(21),
      Q => inputBuf_V_7_fu_904(21),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(22),
      Q => inputBuf_V_7_fu_904(22),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(23),
      Q => inputBuf_V_7_fu_904(23),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(24),
      Q => inputBuf_V_7_fu_904(24),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(25),
      Q => inputBuf_V_7_fu_904(25),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(26),
      Q => inputBuf_V_7_fu_904(26),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(2),
      Q => inputBuf_V_7_fu_904(2),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(3),
      Q => inputBuf_V_7_fu_904(3),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(4),
      Q => inputBuf_V_7_fu_904(4),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(5),
      Q => inputBuf_V_7_fu_904(5),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(6),
      Q => inputBuf_V_7_fu_904(6),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(7),
      Q => inputBuf_V_7_fu_904(7),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(8),
      Q => inputBuf_V_7_fu_904(8),
      R => '0'
    );
\inputBuf_V_7_fu_904_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9638,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(9),
      Q => inputBuf_V_7_fu_904(9),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(0),
      Q => inputBuf_V_8_fu_908(0),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(10),
      Q => inputBuf_V_8_fu_908(10),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(11),
      Q => inputBuf_V_8_fu_908(11),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(12),
      Q => inputBuf_V_8_fu_908(12),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(13),
      Q => inputBuf_V_8_fu_908(13),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(14),
      Q => inputBuf_V_8_fu_908(14),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(15),
      Q => inputBuf_V_8_fu_908(15),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(16),
      Q => inputBuf_V_8_fu_908(16),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(17),
      Q => inputBuf_V_8_fu_908(17),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(18),
      Q => inputBuf_V_8_fu_908(18),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(19),
      Q => inputBuf_V_8_fu_908(19),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(1),
      Q => inputBuf_V_8_fu_908(1),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(20),
      Q => inputBuf_V_8_fu_908(20),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(21),
      Q => inputBuf_V_8_fu_908(21),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(22),
      Q => inputBuf_V_8_fu_908(22),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(23),
      Q => inputBuf_V_8_fu_908(23),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(24),
      Q => inputBuf_V_8_fu_908(24),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(25),
      Q => inputBuf_V_8_fu_908(25),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(26),
      Q => inputBuf_V_8_fu_908(26),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(2),
      Q => inputBuf_V_8_fu_908(2),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(3),
      Q => inputBuf_V_8_fu_908(3),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(4),
      Q => inputBuf_V_8_fu_908(4),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(5),
      Q => inputBuf_V_8_fu_908(5),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(6),
      Q => inputBuf_V_8_fu_908(6),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(7),
      Q => inputBuf_V_8_fu_908(7),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(8),
      Q => inputBuf_V_8_fu_908(8),
      R => '0'
    );
\inputBuf_V_8_fu_908_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9637,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(9),
      Q => inputBuf_V_8_fu_908(9),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(0),
      Q => inputBuf_V_9_fu_912(0),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(10),
      Q => inputBuf_V_9_fu_912(10),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(11),
      Q => inputBuf_V_9_fu_912(11),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(12),
      Q => inputBuf_V_9_fu_912(12),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(13),
      Q => inputBuf_V_9_fu_912(13),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(14),
      Q => inputBuf_V_9_fu_912(14),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(15),
      Q => inputBuf_V_9_fu_912(15),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(16),
      Q => inputBuf_V_9_fu_912(16),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(17),
      Q => inputBuf_V_9_fu_912(17),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(18),
      Q => inputBuf_V_9_fu_912(18),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(19),
      Q => inputBuf_V_9_fu_912(19),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(1),
      Q => inputBuf_V_9_fu_912(1),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(20),
      Q => inputBuf_V_9_fu_912(20),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(21),
      Q => inputBuf_V_9_fu_912(21),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(22),
      Q => inputBuf_V_9_fu_912(22),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(23),
      Q => inputBuf_V_9_fu_912(23),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(24),
      Q => inputBuf_V_9_fu_912(24),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(25),
      Q => inputBuf_V_9_fu_912(25),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(26),
      Q => inputBuf_V_9_fu_912(26),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(2),
      Q => inputBuf_V_9_fu_912(2),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(3),
      Q => inputBuf_V_9_fu_912(3),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(4),
      Q => inputBuf_V_9_fu_912(4),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(5),
      Q => inputBuf_V_9_fu_912(5),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(6),
      Q => inputBuf_V_9_fu_912(6),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(7),
      Q => inputBuf_V_9_fu_912(7),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(8),
      Q => inputBuf_V_9_fu_912(8),
      R => '0'
    );
\inputBuf_V_9_fu_912_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_9636,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(9),
      Q => inputBuf_V_9_fu_912(9),
      R => '0'
    );
\inputBuf_V_fu_876_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(0),
      Q => inputBuf_V_fu_876(0),
      R => '0'
    );
\inputBuf_V_fu_876_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(10),
      Q => inputBuf_V_fu_876(10),
      R => '0'
    );
\inputBuf_V_fu_876_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(11),
      Q => inputBuf_V_fu_876(11),
      R => '0'
    );
\inputBuf_V_fu_876_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(12),
      Q => inputBuf_V_fu_876(12),
      R => '0'
    );
\inputBuf_V_fu_876_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(13),
      Q => inputBuf_V_fu_876(13),
      R => '0'
    );
\inputBuf_V_fu_876_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(14),
      Q => inputBuf_V_fu_876(14),
      R => '0'
    );
\inputBuf_V_fu_876_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(15),
      Q => inputBuf_V_fu_876(15),
      R => '0'
    );
\inputBuf_V_fu_876_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(16),
      Q => inputBuf_V_fu_876(16),
      R => '0'
    );
\inputBuf_V_fu_876_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(17),
      Q => inputBuf_V_fu_876(17),
      R => '0'
    );
\inputBuf_V_fu_876_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(18),
      Q => inputBuf_V_fu_876(18),
      R => '0'
    );
\inputBuf_V_fu_876_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(19),
      Q => inputBuf_V_fu_876(19),
      R => '0'
    );
\inputBuf_V_fu_876_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(1),
      Q => inputBuf_V_fu_876(1),
      R => '0'
    );
\inputBuf_V_fu_876_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(20),
      Q => inputBuf_V_fu_876(20),
      R => '0'
    );
\inputBuf_V_fu_876_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(21),
      Q => inputBuf_V_fu_876(21),
      R => '0'
    );
\inputBuf_V_fu_876_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(22),
      Q => inputBuf_V_fu_876(22),
      R => '0'
    );
\inputBuf_V_fu_876_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(23),
      Q => inputBuf_V_fu_876(23),
      R => '0'
    );
\inputBuf_V_fu_876_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(24),
      Q => inputBuf_V_fu_876(24),
      R => '0'
    );
\inputBuf_V_fu_876_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(25),
      Q => inputBuf_V_fu_876(25),
      R => '0'
    );
\inputBuf_V_fu_876_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(26),
      Q => inputBuf_V_fu_876(26),
      R => '0'
    );
\inputBuf_V_fu_876_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(2),
      Q => inputBuf_V_fu_876(2),
      R => '0'
    );
\inputBuf_V_fu_876_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(3),
      Q => inputBuf_V_fu_876(3),
      R => '0'
    );
\inputBuf_V_fu_876_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(4),
      Q => inputBuf_V_fu_876(4),
      R => '0'
    );
\inputBuf_V_fu_876_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(5),
      Q => inputBuf_V_fu_876(5),
      R => '0'
    );
\inputBuf_V_fu_876_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(6),
      Q => inputBuf_V_fu_876(6),
      R => '0'
    );
\inputBuf_V_fu_876_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(7),
      Q => inputBuf_V_fu_876(7),
      R => '0'
    );
\inputBuf_V_fu_876_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(8),
      Q => inputBuf_V_fu_876(8),
      R => '0'
    );
\inputBuf_V_fu_876_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_96315,
      D => \inputBuf_V_14_fu_932_reg[26]_0\(9),
      Q => inputBuf_V_fu_876(9),
      R => '0'
    );
\local_temp_V_11_reg_5627_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(88),
      Q => local_temp_V_11_reg_5627(0),
      R => '0'
    );
\local_temp_V_11_reg_5627_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(89),
      Q => local_temp_V_11_reg_5627(1),
      R => '0'
    );
\local_temp_V_11_reg_5627_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(90),
      Q => local_temp_V_11_reg_5627(2),
      R => '0'
    );
\local_temp_V_11_reg_5627_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(91),
      Q => local_temp_V_11_reg_5627(3),
      R => '0'
    );
\local_temp_V_11_reg_5627_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(92),
      Q => local_temp_V_11_reg_5627(4),
      R => '0'
    );
\local_temp_V_11_reg_5627_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(93),
      Q => local_temp_V_11_reg_5627(5),
      R => '0'
    );
\local_temp_V_11_reg_5627_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(94),
      Q => local_temp_V_11_reg_5627(6),
      R => '0'
    );
\local_temp_V_11_reg_5627_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(95),
      Q => local_temp_V_11_reg_5627(7),
      R => '0'
    );
\local_temp_V_12_reg_5632_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(96),
      Q => local_temp_V_12_reg_5632(0),
      R => '0'
    );
\local_temp_V_12_reg_5632_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(97),
      Q => local_temp_V_12_reg_5632(1),
      R => '0'
    );
\local_temp_V_12_reg_5632_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(98),
      Q => local_temp_V_12_reg_5632(2),
      R => '0'
    );
\local_temp_V_12_reg_5632_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(99),
      Q => local_temp_V_12_reg_5632(3),
      R => '0'
    );
\local_temp_V_12_reg_5632_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(100),
      Q => local_temp_V_12_reg_5632(4),
      R => '0'
    );
\local_temp_V_12_reg_5632_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(101),
      Q => local_temp_V_12_reg_5632(5),
      R => '0'
    );
\local_temp_V_12_reg_5632_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(102),
      Q => local_temp_V_12_reg_5632(6),
      R => '0'
    );
\local_temp_V_12_reg_5632_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(103),
      Q => local_temp_V_12_reg_5632(7),
      R => '0'
    );
\local_temp_V_14_reg_5642_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(112),
      Q => local_temp_V_14_reg_5642(0),
      R => '0'
    );
\local_temp_V_14_reg_5642_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(113),
      Q => local_temp_V_14_reg_5642(1),
      R => '0'
    );
\local_temp_V_14_reg_5642_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(114),
      Q => local_temp_V_14_reg_5642(2),
      R => '0'
    );
\local_temp_V_14_reg_5642_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(115),
      Q => local_temp_V_14_reg_5642(3),
      R => '0'
    );
\local_temp_V_14_reg_5642_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(116),
      Q => local_temp_V_14_reg_5642(4),
      R => '0'
    );
\local_temp_V_14_reg_5642_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(117),
      Q => local_temp_V_14_reg_5642(5),
      R => '0'
    );
\local_temp_V_14_reg_5642_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(118),
      Q => local_temp_V_14_reg_5642(6),
      R => '0'
    );
\local_temp_V_14_reg_5642_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(119),
      Q => local_temp_V_14_reg_5642(7),
      R => '0'
    );
\local_temp_V_15_reg_5647_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_15_reg_5647(0),
      Q => local_temp_V_15_reg_5647_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_15_reg_5647_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_15_reg_5647(1),
      Q => local_temp_V_15_reg_5647_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_15_reg_5647_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_15_reg_5647(2),
      Q => local_temp_V_15_reg_5647_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_15_reg_5647_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_15_reg_5647(3),
      Q => local_temp_V_15_reg_5647_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_15_reg_5647_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_15_reg_5647(4),
      Q => local_temp_V_15_reg_5647_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_15_reg_5647_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_15_reg_5647(5),
      Q => local_temp_V_15_reg_5647_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_15_reg_5647_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_15_reg_5647(6),
      Q => local_temp_V_15_reg_5647_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_15_reg_5647_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_15_reg_5647(7),
      Q => local_temp_V_15_reg_5647_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_15_reg_5647_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(120),
      Q => local_temp_V_15_reg_5647(0),
      R => '0'
    );
\local_temp_V_15_reg_5647_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(121),
      Q => local_temp_V_15_reg_5647(1),
      R => '0'
    );
\local_temp_V_15_reg_5647_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(122),
      Q => local_temp_V_15_reg_5647(2),
      R => '0'
    );
\local_temp_V_15_reg_5647_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(123),
      Q => local_temp_V_15_reg_5647(3),
      R => '0'
    );
\local_temp_V_15_reg_5647_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(124),
      Q => local_temp_V_15_reg_5647(4),
      R => '0'
    );
\local_temp_V_15_reg_5647_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(125),
      Q => local_temp_V_15_reg_5647(5),
      R => '0'
    );
\local_temp_V_15_reg_5647_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(126),
      Q => local_temp_V_15_reg_5647(6),
      R => '0'
    );
\local_temp_V_15_reg_5647_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(127),
      Q => local_temp_V_15_reg_5647(7),
      R => '0'
    );
\local_temp_V_16_reg_5652_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(128),
      Q => local_temp_V_16_reg_5652(0),
      R => '0'
    );
\local_temp_V_16_reg_5652_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(129),
      Q => local_temp_V_16_reg_5652(1),
      R => '0'
    );
\local_temp_V_16_reg_5652_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(130),
      Q => local_temp_V_16_reg_5652(2),
      R => '0'
    );
\local_temp_V_16_reg_5652_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(131),
      Q => local_temp_V_16_reg_5652(3),
      R => '0'
    );
\local_temp_V_16_reg_5652_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(132),
      Q => local_temp_V_16_reg_5652(4),
      R => '0'
    );
\local_temp_V_16_reg_5652_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(133),
      Q => local_temp_V_16_reg_5652(5),
      R => '0'
    );
\local_temp_V_16_reg_5652_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(134),
      Q => local_temp_V_16_reg_5652(6),
      R => '0'
    );
\local_temp_V_16_reg_5652_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(135),
      Q => local_temp_V_16_reg_5652(7),
      R => '0'
    );
\local_temp_V_19_reg_5667_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(152),
      Q => local_temp_V_19_reg_5667(0),
      R => '0'
    );
\local_temp_V_19_reg_5667_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(153),
      Q => local_temp_V_19_reg_5667(1),
      R => '0'
    );
\local_temp_V_19_reg_5667_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(154),
      Q => local_temp_V_19_reg_5667(2),
      R => '0'
    );
\local_temp_V_19_reg_5667_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(155),
      Q => local_temp_V_19_reg_5667(3),
      R => '0'
    );
\local_temp_V_19_reg_5667_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(156),
      Q => local_temp_V_19_reg_5667(4),
      R => '0'
    );
\local_temp_V_19_reg_5667_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(157),
      Q => local_temp_V_19_reg_5667(5),
      R => '0'
    );
\local_temp_V_19_reg_5667_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(158),
      Q => local_temp_V_19_reg_5667(6),
      R => '0'
    );
\local_temp_V_19_reg_5667_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(159),
      Q => local_temp_V_19_reg_5667(7),
      R => '0'
    );
\local_temp_V_20_reg_5672_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(160),
      Q => local_temp_V_20_reg_5672(0),
      R => '0'
    );
\local_temp_V_20_reg_5672_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(161),
      Q => local_temp_V_20_reg_5672(1),
      R => '0'
    );
\local_temp_V_20_reg_5672_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(162),
      Q => local_temp_V_20_reg_5672(2),
      R => '0'
    );
\local_temp_V_20_reg_5672_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(163),
      Q => local_temp_V_20_reg_5672(3),
      R => '0'
    );
\local_temp_V_20_reg_5672_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(164),
      Q => local_temp_V_20_reg_5672(4),
      R => '0'
    );
\local_temp_V_20_reg_5672_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(165),
      Q => local_temp_V_20_reg_5672(5),
      R => '0'
    );
\local_temp_V_20_reg_5672_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(166),
      Q => local_temp_V_20_reg_5672(6),
      R => '0'
    );
\local_temp_V_20_reg_5672_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(167),
      Q => local_temp_V_20_reg_5672(7),
      R => '0'
    );
\local_temp_V_21_reg_5677_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(168),
      Q => local_temp_V_21_reg_5677(0),
      R => '0'
    );
\local_temp_V_21_reg_5677_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(169),
      Q => local_temp_V_21_reg_5677(1),
      R => '0'
    );
\local_temp_V_21_reg_5677_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(170),
      Q => local_temp_V_21_reg_5677(2),
      R => '0'
    );
\local_temp_V_21_reg_5677_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(171),
      Q => local_temp_V_21_reg_5677(3),
      R => '0'
    );
\local_temp_V_21_reg_5677_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(172),
      Q => local_temp_V_21_reg_5677(4),
      R => '0'
    );
\local_temp_V_21_reg_5677_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(173),
      Q => local_temp_V_21_reg_5677(5),
      R => '0'
    );
\local_temp_V_21_reg_5677_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(174),
      Q => local_temp_V_21_reg_5677(6),
      R => '0'
    );
\local_temp_V_21_reg_5677_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(175),
      Q => local_temp_V_21_reg_5677(7),
      R => '0'
    );
\local_temp_V_23_reg_5687_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(184),
      Q => local_temp_V_23_reg_5687(0),
      R => '0'
    );
\local_temp_V_23_reg_5687_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(185),
      Q => local_temp_V_23_reg_5687(1),
      R => '0'
    );
\local_temp_V_23_reg_5687_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(186),
      Q => local_temp_V_23_reg_5687(2),
      R => '0'
    );
\local_temp_V_23_reg_5687_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(187),
      Q => local_temp_V_23_reg_5687(3),
      R => '0'
    );
\local_temp_V_23_reg_5687_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(188),
      Q => local_temp_V_23_reg_5687(4),
      R => '0'
    );
\local_temp_V_23_reg_5687_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(189),
      Q => local_temp_V_23_reg_5687(5),
      R => '0'
    );
\local_temp_V_23_reg_5687_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(190),
      Q => local_temp_V_23_reg_5687(6),
      R => '0'
    );
\local_temp_V_23_reg_5687_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(191),
      Q => local_temp_V_23_reg_5687(7),
      R => '0'
    );
\local_temp_V_24_reg_5692_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_24_reg_5692(0),
      Q => local_temp_V_24_reg_5692_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_24_reg_5692_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_24_reg_5692(1),
      Q => local_temp_V_24_reg_5692_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_24_reg_5692_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_24_reg_5692(2),
      Q => local_temp_V_24_reg_5692_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_24_reg_5692_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_24_reg_5692(3),
      Q => local_temp_V_24_reg_5692_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_24_reg_5692_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_24_reg_5692(4),
      Q => local_temp_V_24_reg_5692_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_24_reg_5692_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_24_reg_5692(5),
      Q => local_temp_V_24_reg_5692_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_24_reg_5692_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_24_reg_5692(6),
      Q => local_temp_V_24_reg_5692_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_24_reg_5692_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_24_reg_5692(7),
      Q => local_temp_V_24_reg_5692_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_24_reg_5692_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(192),
      Q => local_temp_V_24_reg_5692(0),
      R => '0'
    );
\local_temp_V_24_reg_5692_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(193),
      Q => local_temp_V_24_reg_5692(1),
      R => '0'
    );
\local_temp_V_24_reg_5692_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(194),
      Q => local_temp_V_24_reg_5692(2),
      R => '0'
    );
\local_temp_V_24_reg_5692_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(195),
      Q => local_temp_V_24_reg_5692(3),
      R => '0'
    );
\local_temp_V_24_reg_5692_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(196),
      Q => local_temp_V_24_reg_5692(4),
      R => '0'
    );
\local_temp_V_24_reg_5692_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(197),
      Q => local_temp_V_24_reg_5692(5),
      R => '0'
    );
\local_temp_V_24_reg_5692_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(198),
      Q => local_temp_V_24_reg_5692(6),
      R => '0'
    );
\local_temp_V_24_reg_5692_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(199),
      Q => local_temp_V_24_reg_5692(7),
      R => '0'
    );
\local_temp_V_25_reg_5697_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(200),
      Q => local_temp_V_25_reg_5697(0),
      R => '0'
    );
\local_temp_V_25_reg_5697_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(201),
      Q => local_temp_V_25_reg_5697(1),
      R => '0'
    );
\local_temp_V_25_reg_5697_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(202),
      Q => local_temp_V_25_reg_5697(2),
      R => '0'
    );
\local_temp_V_25_reg_5697_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(203),
      Q => local_temp_V_25_reg_5697(3),
      R => '0'
    );
\local_temp_V_25_reg_5697_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(204),
      Q => local_temp_V_25_reg_5697(4),
      R => '0'
    );
\local_temp_V_25_reg_5697_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(205),
      Q => local_temp_V_25_reg_5697(5),
      R => '0'
    );
\local_temp_V_25_reg_5697_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(206),
      Q => local_temp_V_25_reg_5697(6),
      R => '0'
    );
\local_temp_V_25_reg_5697_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(207),
      Q => local_temp_V_25_reg_5697(7),
      R => '0'
    );
\local_temp_V_28_reg_5712_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(224),
      Q => local_temp_V_28_reg_5712(0),
      R => '0'
    );
\local_temp_V_28_reg_5712_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(225),
      Q => local_temp_V_28_reg_5712(1),
      R => '0'
    );
\local_temp_V_28_reg_5712_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(226),
      Q => local_temp_V_28_reg_5712(2),
      R => '0'
    );
\local_temp_V_28_reg_5712_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(227),
      Q => local_temp_V_28_reg_5712(3),
      R => '0'
    );
\local_temp_V_28_reg_5712_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(228),
      Q => local_temp_V_28_reg_5712(4),
      R => '0'
    );
\local_temp_V_28_reg_5712_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(229),
      Q => local_temp_V_28_reg_5712(5),
      R => '0'
    );
\local_temp_V_28_reg_5712_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(230),
      Q => local_temp_V_28_reg_5712(6),
      R => '0'
    );
\local_temp_V_28_reg_5712_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(231),
      Q => local_temp_V_28_reg_5712(7),
      R => '0'
    );
\local_temp_V_29_reg_5717_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(232),
      Q => local_temp_V_29_reg_5717(0),
      R => '0'
    );
\local_temp_V_29_reg_5717_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(233),
      Q => local_temp_V_29_reg_5717(1),
      R => '0'
    );
\local_temp_V_29_reg_5717_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(234),
      Q => local_temp_V_29_reg_5717(2),
      R => '0'
    );
\local_temp_V_29_reg_5717_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(235),
      Q => local_temp_V_29_reg_5717(3),
      R => '0'
    );
\local_temp_V_29_reg_5717_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(236),
      Q => local_temp_V_29_reg_5717(4),
      R => '0'
    );
\local_temp_V_29_reg_5717_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(237),
      Q => local_temp_V_29_reg_5717(5),
      R => '0'
    );
\local_temp_V_29_reg_5717_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(238),
      Q => local_temp_V_29_reg_5717(6),
      R => '0'
    );
\local_temp_V_29_reg_5717_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(239),
      Q => local_temp_V_29_reg_5717(7),
      R => '0'
    );
\local_temp_V_30_reg_5722_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(240),
      Q => local_temp_V_30_reg_5722(0),
      R => '0'
    );
\local_temp_V_30_reg_5722_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(241),
      Q => local_temp_V_30_reg_5722(1),
      R => '0'
    );
\local_temp_V_30_reg_5722_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(242),
      Q => local_temp_V_30_reg_5722(2),
      R => '0'
    );
\local_temp_V_30_reg_5722_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(243),
      Q => local_temp_V_30_reg_5722(3),
      R => '0'
    );
\local_temp_V_30_reg_5722_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(244),
      Q => local_temp_V_30_reg_5722(4),
      R => '0'
    );
\local_temp_V_30_reg_5722_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(245),
      Q => local_temp_V_30_reg_5722(5),
      R => '0'
    );
\local_temp_V_30_reg_5722_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(246),
      Q => local_temp_V_30_reg_5722(6),
      R => '0'
    );
\local_temp_V_30_reg_5722_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(247),
      Q => local_temp_V_30_reg_5722(7),
      R => '0'
    );
\local_temp_V_32_reg_5732_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(256),
      Q => local_temp_V_32_reg_5732(0),
      R => '0'
    );
\local_temp_V_32_reg_5732_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(257),
      Q => local_temp_V_32_reg_5732(1),
      R => '0'
    );
\local_temp_V_32_reg_5732_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(258),
      Q => local_temp_V_32_reg_5732(2),
      R => '0'
    );
\local_temp_V_32_reg_5732_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(259),
      Q => local_temp_V_32_reg_5732(3),
      R => '0'
    );
\local_temp_V_32_reg_5732_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(260),
      Q => local_temp_V_32_reg_5732(4),
      R => '0'
    );
\local_temp_V_32_reg_5732_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(261),
      Q => local_temp_V_32_reg_5732(5),
      R => '0'
    );
\local_temp_V_32_reg_5732_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(262),
      Q => local_temp_V_32_reg_5732(6),
      R => '0'
    );
\local_temp_V_32_reg_5732_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(263),
      Q => local_temp_V_32_reg_5732(7),
      R => '0'
    );
\local_temp_V_33_reg_5737_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_33_reg_5737(0),
      Q => local_temp_V_33_reg_5737_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_33_reg_5737_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_33_reg_5737(1),
      Q => local_temp_V_33_reg_5737_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_33_reg_5737_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_33_reg_5737(2),
      Q => local_temp_V_33_reg_5737_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_33_reg_5737_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_33_reg_5737(3),
      Q => local_temp_V_33_reg_5737_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_33_reg_5737_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_33_reg_5737(4),
      Q => local_temp_V_33_reg_5737_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_33_reg_5737_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_33_reg_5737(5),
      Q => local_temp_V_33_reg_5737_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_33_reg_5737_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_33_reg_5737(6),
      Q => local_temp_V_33_reg_5737_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_33_reg_5737_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_33_reg_5737(7),
      Q => local_temp_V_33_reg_5737_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_33_reg_5737_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(264),
      Q => local_temp_V_33_reg_5737(0),
      R => '0'
    );
\local_temp_V_33_reg_5737_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(265),
      Q => local_temp_V_33_reg_5737(1),
      R => '0'
    );
\local_temp_V_33_reg_5737_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(266),
      Q => local_temp_V_33_reg_5737(2),
      R => '0'
    );
\local_temp_V_33_reg_5737_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(267),
      Q => local_temp_V_33_reg_5737(3),
      R => '0'
    );
\local_temp_V_33_reg_5737_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(268),
      Q => local_temp_V_33_reg_5737(4),
      R => '0'
    );
\local_temp_V_33_reg_5737_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(269),
      Q => local_temp_V_33_reg_5737(5),
      R => '0'
    );
\local_temp_V_33_reg_5737_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(270),
      Q => local_temp_V_33_reg_5737(6),
      R => '0'
    );
\local_temp_V_33_reg_5737_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(271),
      Q => local_temp_V_33_reg_5737(7),
      R => '0'
    );
\local_temp_V_34_reg_5742_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(272),
      Q => local_temp_V_34_reg_5742(0),
      R => '0'
    );
\local_temp_V_34_reg_5742_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(273),
      Q => local_temp_V_34_reg_5742(1),
      R => '0'
    );
\local_temp_V_34_reg_5742_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(274),
      Q => local_temp_V_34_reg_5742(2),
      R => '0'
    );
\local_temp_V_34_reg_5742_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(275),
      Q => local_temp_V_34_reg_5742(3),
      R => '0'
    );
\local_temp_V_34_reg_5742_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(276),
      Q => local_temp_V_34_reg_5742(4),
      R => '0'
    );
\local_temp_V_34_reg_5742_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(277),
      Q => local_temp_V_34_reg_5742(5),
      R => '0'
    );
\local_temp_V_34_reg_5742_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(278),
      Q => local_temp_V_34_reg_5742(6),
      R => '0'
    );
\local_temp_V_34_reg_5742_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(279),
      Q => local_temp_V_34_reg_5742(7),
      R => '0'
    );
\local_temp_V_37_reg_5757_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(296),
      Q => local_temp_V_37_reg_5757(0),
      R => '0'
    );
\local_temp_V_37_reg_5757_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(297),
      Q => local_temp_V_37_reg_5757(1),
      R => '0'
    );
\local_temp_V_37_reg_5757_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(298),
      Q => local_temp_V_37_reg_5757(2),
      R => '0'
    );
\local_temp_V_37_reg_5757_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(299),
      Q => local_temp_V_37_reg_5757(3),
      R => '0'
    );
\local_temp_V_37_reg_5757_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(300),
      Q => local_temp_V_37_reg_5757(4),
      R => '0'
    );
\local_temp_V_37_reg_5757_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(301),
      Q => local_temp_V_37_reg_5757(5),
      R => '0'
    );
\local_temp_V_37_reg_5757_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(302),
      Q => local_temp_V_37_reg_5757(6),
      R => '0'
    );
\local_temp_V_37_reg_5757_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(303),
      Q => local_temp_V_37_reg_5757(7),
      R => '0'
    );
\local_temp_V_38_reg_5762_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(304),
      Q => local_temp_V_38_reg_5762(0),
      R => '0'
    );
\local_temp_V_38_reg_5762_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(305),
      Q => local_temp_V_38_reg_5762(1),
      R => '0'
    );
\local_temp_V_38_reg_5762_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(306),
      Q => local_temp_V_38_reg_5762(2),
      R => '0'
    );
\local_temp_V_38_reg_5762_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(307),
      Q => local_temp_V_38_reg_5762(3),
      R => '0'
    );
\local_temp_V_38_reg_5762_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(308),
      Q => local_temp_V_38_reg_5762(4),
      R => '0'
    );
\local_temp_V_38_reg_5762_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(309),
      Q => local_temp_V_38_reg_5762(5),
      R => '0'
    );
\local_temp_V_38_reg_5762_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(310),
      Q => local_temp_V_38_reg_5762(6),
      R => '0'
    );
\local_temp_V_38_reg_5762_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(311),
      Q => local_temp_V_38_reg_5762(7),
      R => '0'
    );
\local_temp_V_39_reg_5767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(312),
      Q => local_temp_V_39_reg_5767(0),
      R => '0'
    );
\local_temp_V_39_reg_5767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(313),
      Q => local_temp_V_39_reg_5767(1),
      R => '0'
    );
\local_temp_V_39_reg_5767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(314),
      Q => local_temp_V_39_reg_5767(2),
      R => '0'
    );
\local_temp_V_39_reg_5767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(315),
      Q => local_temp_V_39_reg_5767(3),
      R => '0'
    );
\local_temp_V_39_reg_5767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(316),
      Q => local_temp_V_39_reg_5767(4),
      R => '0'
    );
\local_temp_V_39_reg_5767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(317),
      Q => local_temp_V_39_reg_5767(5),
      R => '0'
    );
\local_temp_V_39_reg_5767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(318),
      Q => local_temp_V_39_reg_5767(6),
      R => '0'
    );
\local_temp_V_39_reg_5767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(319),
      Q => local_temp_V_39_reg_5767(7),
      R => '0'
    );
\local_temp_V_41_reg_5777_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(328),
      Q => local_temp_V_41_reg_5777(0),
      R => '0'
    );
\local_temp_V_41_reg_5777_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(329),
      Q => local_temp_V_41_reg_5777(1),
      R => '0'
    );
\local_temp_V_41_reg_5777_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(330),
      Q => local_temp_V_41_reg_5777(2),
      R => '0'
    );
\local_temp_V_41_reg_5777_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(331),
      Q => local_temp_V_41_reg_5777(3),
      R => '0'
    );
\local_temp_V_41_reg_5777_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(332),
      Q => local_temp_V_41_reg_5777(4),
      R => '0'
    );
\local_temp_V_41_reg_5777_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(333),
      Q => local_temp_V_41_reg_5777(5),
      R => '0'
    );
\local_temp_V_41_reg_5777_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(334),
      Q => local_temp_V_41_reg_5777(6),
      R => '0'
    );
\local_temp_V_41_reg_5777_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(335),
      Q => local_temp_V_41_reg_5777(7),
      R => '0'
    );
\local_temp_V_42_reg_5782_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_42_reg_5782(0),
      Q => local_temp_V_42_reg_5782_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_42_reg_5782_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_42_reg_5782(1),
      Q => local_temp_V_42_reg_5782_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_42_reg_5782_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_42_reg_5782(2),
      Q => local_temp_V_42_reg_5782_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_42_reg_5782_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_42_reg_5782(3),
      Q => local_temp_V_42_reg_5782_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_42_reg_5782_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_42_reg_5782(4),
      Q => local_temp_V_42_reg_5782_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_42_reg_5782_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_42_reg_5782(5),
      Q => local_temp_V_42_reg_5782_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_42_reg_5782_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_42_reg_5782(6),
      Q => local_temp_V_42_reg_5782_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_42_reg_5782_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_42_reg_5782(7),
      Q => local_temp_V_42_reg_5782_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_42_reg_5782_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(336),
      Q => local_temp_V_42_reg_5782(0),
      R => '0'
    );
\local_temp_V_42_reg_5782_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(337),
      Q => local_temp_V_42_reg_5782(1),
      R => '0'
    );
\local_temp_V_42_reg_5782_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(338),
      Q => local_temp_V_42_reg_5782(2),
      R => '0'
    );
\local_temp_V_42_reg_5782_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(339),
      Q => local_temp_V_42_reg_5782(3),
      R => '0'
    );
\local_temp_V_42_reg_5782_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(340),
      Q => local_temp_V_42_reg_5782(4),
      R => '0'
    );
\local_temp_V_42_reg_5782_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(341),
      Q => local_temp_V_42_reg_5782(5),
      R => '0'
    );
\local_temp_V_42_reg_5782_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(342),
      Q => local_temp_V_42_reg_5782(6),
      R => '0'
    );
\local_temp_V_42_reg_5782_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(343),
      Q => local_temp_V_42_reg_5782(7),
      R => '0'
    );
\local_temp_V_43_reg_5787_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(344),
      Q => local_temp_V_43_reg_5787(0),
      R => '0'
    );
\local_temp_V_43_reg_5787_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(345),
      Q => local_temp_V_43_reg_5787(1),
      R => '0'
    );
\local_temp_V_43_reg_5787_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(346),
      Q => local_temp_V_43_reg_5787(2),
      R => '0'
    );
\local_temp_V_43_reg_5787_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(347),
      Q => local_temp_V_43_reg_5787(3),
      R => '0'
    );
\local_temp_V_43_reg_5787_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(348),
      Q => local_temp_V_43_reg_5787(4),
      R => '0'
    );
\local_temp_V_43_reg_5787_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(349),
      Q => local_temp_V_43_reg_5787(5),
      R => '0'
    );
\local_temp_V_43_reg_5787_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(350),
      Q => local_temp_V_43_reg_5787(6),
      R => '0'
    );
\local_temp_V_43_reg_5787_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(351),
      Q => local_temp_V_43_reg_5787(7),
      R => '0'
    );
\local_temp_V_46_reg_5802_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(368),
      Q => local_temp_V_46_reg_5802(0),
      R => '0'
    );
\local_temp_V_46_reg_5802_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(369),
      Q => local_temp_V_46_reg_5802(1),
      R => '0'
    );
\local_temp_V_46_reg_5802_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(370),
      Q => local_temp_V_46_reg_5802(2),
      R => '0'
    );
\local_temp_V_46_reg_5802_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(371),
      Q => local_temp_V_46_reg_5802(3),
      R => '0'
    );
\local_temp_V_46_reg_5802_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(372),
      Q => local_temp_V_46_reg_5802(4),
      R => '0'
    );
\local_temp_V_46_reg_5802_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(373),
      Q => local_temp_V_46_reg_5802(5),
      R => '0'
    );
\local_temp_V_46_reg_5802_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(374),
      Q => local_temp_V_46_reg_5802(6),
      R => '0'
    );
\local_temp_V_46_reg_5802_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(375),
      Q => local_temp_V_46_reg_5802(7),
      R => '0'
    );
\local_temp_V_47_reg_5807_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(376),
      Q => local_temp_V_47_reg_5807(0),
      R => '0'
    );
\local_temp_V_47_reg_5807_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(377),
      Q => local_temp_V_47_reg_5807(1),
      R => '0'
    );
\local_temp_V_47_reg_5807_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(378),
      Q => local_temp_V_47_reg_5807(2),
      R => '0'
    );
\local_temp_V_47_reg_5807_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(379),
      Q => local_temp_V_47_reg_5807(3),
      R => '0'
    );
\local_temp_V_47_reg_5807_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(380),
      Q => local_temp_V_47_reg_5807(4),
      R => '0'
    );
\local_temp_V_47_reg_5807_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(381),
      Q => local_temp_V_47_reg_5807(5),
      R => '0'
    );
\local_temp_V_47_reg_5807_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(382),
      Q => local_temp_V_47_reg_5807(6),
      R => '0'
    );
\local_temp_V_47_reg_5807_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(383),
      Q => local_temp_V_47_reg_5807(7),
      R => '0'
    );
\local_temp_V_48_reg_5812_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(384),
      Q => local_temp_V_48_reg_5812(0),
      R => '0'
    );
\local_temp_V_48_reg_5812_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(385),
      Q => local_temp_V_48_reg_5812(1),
      R => '0'
    );
\local_temp_V_48_reg_5812_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(386),
      Q => local_temp_V_48_reg_5812(2),
      R => '0'
    );
\local_temp_V_48_reg_5812_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(387),
      Q => local_temp_V_48_reg_5812(3),
      R => '0'
    );
\local_temp_V_48_reg_5812_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(388),
      Q => local_temp_V_48_reg_5812(4),
      R => '0'
    );
\local_temp_V_48_reg_5812_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(389),
      Q => local_temp_V_48_reg_5812(5),
      R => '0'
    );
\local_temp_V_48_reg_5812_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(390),
      Q => local_temp_V_48_reg_5812(6),
      R => '0'
    );
\local_temp_V_48_reg_5812_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(391),
      Q => local_temp_V_48_reg_5812(7),
      R => '0'
    );
\local_temp_V_50_reg_5822_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(400),
      Q => local_temp_V_50_reg_5822(0),
      R => '0'
    );
\local_temp_V_50_reg_5822_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(401),
      Q => local_temp_V_50_reg_5822(1),
      R => '0'
    );
\local_temp_V_50_reg_5822_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(402),
      Q => local_temp_V_50_reg_5822(2),
      R => '0'
    );
\local_temp_V_50_reg_5822_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(403),
      Q => local_temp_V_50_reg_5822(3),
      R => '0'
    );
\local_temp_V_50_reg_5822_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(404),
      Q => local_temp_V_50_reg_5822(4),
      R => '0'
    );
\local_temp_V_50_reg_5822_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(405),
      Q => local_temp_V_50_reg_5822(5),
      R => '0'
    );
\local_temp_V_50_reg_5822_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(406),
      Q => local_temp_V_50_reg_5822(6),
      R => '0'
    );
\local_temp_V_50_reg_5822_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(407),
      Q => local_temp_V_50_reg_5822(7),
      R => '0'
    );
\local_temp_V_51_reg_5827_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_51_reg_5827(0),
      Q => local_temp_V_51_reg_5827_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_51_reg_5827_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_51_reg_5827(1),
      Q => local_temp_V_51_reg_5827_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_51_reg_5827_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_51_reg_5827(2),
      Q => local_temp_V_51_reg_5827_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_51_reg_5827_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_51_reg_5827(3),
      Q => local_temp_V_51_reg_5827_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_51_reg_5827_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_51_reg_5827(4),
      Q => local_temp_V_51_reg_5827_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_51_reg_5827_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_51_reg_5827(5),
      Q => local_temp_V_51_reg_5827_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_51_reg_5827_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_51_reg_5827(6),
      Q => local_temp_V_51_reg_5827_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_51_reg_5827_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_51_reg_5827(7),
      Q => local_temp_V_51_reg_5827_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_51_reg_5827_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(408),
      Q => local_temp_V_51_reg_5827(0),
      R => '0'
    );
\local_temp_V_51_reg_5827_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(409),
      Q => local_temp_V_51_reg_5827(1),
      R => '0'
    );
\local_temp_V_51_reg_5827_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(410),
      Q => local_temp_V_51_reg_5827(2),
      R => '0'
    );
\local_temp_V_51_reg_5827_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(411),
      Q => local_temp_V_51_reg_5827(3),
      R => '0'
    );
\local_temp_V_51_reg_5827_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(412),
      Q => local_temp_V_51_reg_5827(4),
      R => '0'
    );
\local_temp_V_51_reg_5827_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(413),
      Q => local_temp_V_51_reg_5827(5),
      R => '0'
    );
\local_temp_V_51_reg_5827_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(414),
      Q => local_temp_V_51_reg_5827(6),
      R => '0'
    );
\local_temp_V_51_reg_5827_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(415),
      Q => local_temp_V_51_reg_5827(7),
      R => '0'
    );
\local_temp_V_52_reg_5832_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(416),
      Q => local_temp_V_52_reg_5832(0),
      R => '0'
    );
\local_temp_V_52_reg_5832_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(417),
      Q => local_temp_V_52_reg_5832(1),
      R => '0'
    );
\local_temp_V_52_reg_5832_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(418),
      Q => local_temp_V_52_reg_5832(2),
      R => '0'
    );
\local_temp_V_52_reg_5832_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(419),
      Q => local_temp_V_52_reg_5832(3),
      R => '0'
    );
\local_temp_V_52_reg_5832_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(420),
      Q => local_temp_V_52_reg_5832(4),
      R => '0'
    );
\local_temp_V_52_reg_5832_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(421),
      Q => local_temp_V_52_reg_5832(5),
      R => '0'
    );
\local_temp_V_52_reg_5832_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(422),
      Q => local_temp_V_52_reg_5832(6),
      R => '0'
    );
\local_temp_V_52_reg_5832_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(423),
      Q => local_temp_V_52_reg_5832(7),
      R => '0'
    );
\local_temp_V_55_reg_5847_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(440),
      Q => local_temp_V_55_reg_5847(0),
      R => '0'
    );
\local_temp_V_55_reg_5847_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(441),
      Q => local_temp_V_55_reg_5847(1),
      R => '0'
    );
\local_temp_V_55_reg_5847_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(442),
      Q => local_temp_V_55_reg_5847(2),
      R => '0'
    );
\local_temp_V_55_reg_5847_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(443),
      Q => local_temp_V_55_reg_5847(3),
      R => '0'
    );
\local_temp_V_55_reg_5847_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(444),
      Q => local_temp_V_55_reg_5847(4),
      R => '0'
    );
\local_temp_V_55_reg_5847_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(445),
      Q => local_temp_V_55_reg_5847(5),
      R => '0'
    );
\local_temp_V_55_reg_5847_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(446),
      Q => local_temp_V_55_reg_5847(6),
      R => '0'
    );
\local_temp_V_55_reg_5847_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(447),
      Q => local_temp_V_55_reg_5847(7),
      R => '0'
    );
\local_temp_V_56_reg_5852_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(448),
      Q => local_temp_V_56_reg_5852(0),
      R => '0'
    );
\local_temp_V_56_reg_5852_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(449),
      Q => local_temp_V_56_reg_5852(1),
      R => '0'
    );
\local_temp_V_56_reg_5852_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(450),
      Q => local_temp_V_56_reg_5852(2),
      R => '0'
    );
\local_temp_V_56_reg_5852_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(451),
      Q => local_temp_V_56_reg_5852(3),
      R => '0'
    );
\local_temp_V_56_reg_5852_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(452),
      Q => local_temp_V_56_reg_5852(4),
      R => '0'
    );
\local_temp_V_56_reg_5852_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(453),
      Q => local_temp_V_56_reg_5852(5),
      R => '0'
    );
\local_temp_V_56_reg_5852_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(454),
      Q => local_temp_V_56_reg_5852(6),
      R => '0'
    );
\local_temp_V_56_reg_5852_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(455),
      Q => local_temp_V_56_reg_5852(7),
      R => '0'
    );
\local_temp_V_57_reg_5857_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(456),
      Q => local_temp_V_57_reg_5857(0),
      R => '0'
    );
\local_temp_V_57_reg_5857_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(457),
      Q => local_temp_V_57_reg_5857(1),
      R => '0'
    );
\local_temp_V_57_reg_5857_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(458),
      Q => local_temp_V_57_reg_5857(2),
      R => '0'
    );
\local_temp_V_57_reg_5857_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(459),
      Q => local_temp_V_57_reg_5857(3),
      R => '0'
    );
\local_temp_V_57_reg_5857_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(460),
      Q => local_temp_V_57_reg_5857(4),
      R => '0'
    );
\local_temp_V_57_reg_5857_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(461),
      Q => local_temp_V_57_reg_5857(5),
      R => '0'
    );
\local_temp_V_57_reg_5857_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(462),
      Q => local_temp_V_57_reg_5857(6),
      R => '0'
    );
\local_temp_V_57_reg_5857_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(463),
      Q => local_temp_V_57_reg_5857(7),
      R => '0'
    );
\local_temp_V_59_reg_5867_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(472),
      Q => local_temp_V_59_reg_5867(0),
      R => '0'
    );
\local_temp_V_59_reg_5867_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(473),
      Q => local_temp_V_59_reg_5867(1),
      R => '0'
    );
\local_temp_V_59_reg_5867_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(474),
      Q => local_temp_V_59_reg_5867(2),
      R => '0'
    );
\local_temp_V_59_reg_5867_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(475),
      Q => local_temp_V_59_reg_5867(3),
      R => '0'
    );
\local_temp_V_59_reg_5867_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(476),
      Q => local_temp_V_59_reg_5867(4),
      R => '0'
    );
\local_temp_V_59_reg_5867_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(477),
      Q => local_temp_V_59_reg_5867(5),
      R => '0'
    );
\local_temp_V_59_reg_5867_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(478),
      Q => local_temp_V_59_reg_5867(6),
      R => '0'
    );
\local_temp_V_59_reg_5867_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(479),
      Q => local_temp_V_59_reg_5867(7),
      R => '0'
    );
\local_temp_V_60_reg_5872_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_60_reg_5872(0),
      Q => local_temp_V_60_reg_5872_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_60_reg_5872_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_60_reg_5872(1),
      Q => local_temp_V_60_reg_5872_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_60_reg_5872_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_60_reg_5872(2),
      Q => local_temp_V_60_reg_5872_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_60_reg_5872_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_60_reg_5872(3),
      Q => local_temp_V_60_reg_5872_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_60_reg_5872_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_60_reg_5872(4),
      Q => local_temp_V_60_reg_5872_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_60_reg_5872_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_60_reg_5872(5),
      Q => local_temp_V_60_reg_5872_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_60_reg_5872_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_60_reg_5872(6),
      Q => local_temp_V_60_reg_5872_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_60_reg_5872_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_60_reg_5872(7),
      Q => local_temp_V_60_reg_5872_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_60_reg_5872_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(480),
      Q => local_temp_V_60_reg_5872(0),
      R => '0'
    );
\local_temp_V_60_reg_5872_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(481),
      Q => local_temp_V_60_reg_5872(1),
      R => '0'
    );
\local_temp_V_60_reg_5872_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(482),
      Q => local_temp_V_60_reg_5872(2),
      R => '0'
    );
\local_temp_V_60_reg_5872_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(483),
      Q => local_temp_V_60_reg_5872(3),
      R => '0'
    );
\local_temp_V_60_reg_5872_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(484),
      Q => local_temp_V_60_reg_5872(4),
      R => '0'
    );
\local_temp_V_60_reg_5872_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(485),
      Q => local_temp_V_60_reg_5872(5),
      R => '0'
    );
\local_temp_V_60_reg_5872_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(486),
      Q => local_temp_V_60_reg_5872(6),
      R => '0'
    );
\local_temp_V_60_reg_5872_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(487),
      Q => local_temp_V_60_reg_5872(7),
      R => '0'
    );
\local_temp_V_61_reg_5877_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(488),
      Q => local_temp_V_61_reg_5877(0),
      R => '0'
    );
\local_temp_V_61_reg_5877_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(489),
      Q => local_temp_V_61_reg_5877(1),
      R => '0'
    );
\local_temp_V_61_reg_5877_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(490),
      Q => local_temp_V_61_reg_5877(2),
      R => '0'
    );
\local_temp_V_61_reg_5877_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(491),
      Q => local_temp_V_61_reg_5877(3),
      R => '0'
    );
\local_temp_V_61_reg_5877_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(492),
      Q => local_temp_V_61_reg_5877(4),
      R => '0'
    );
\local_temp_V_61_reg_5877_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(493),
      Q => local_temp_V_61_reg_5877(5),
      R => '0'
    );
\local_temp_V_61_reg_5877_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(494),
      Q => local_temp_V_61_reg_5877(6),
      R => '0'
    );
\local_temp_V_61_reg_5877_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(495),
      Q => local_temp_V_61_reg_5877(7),
      R => '0'
    );
\local_temp_V_64_reg_5892_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(512),
      Q => local_temp_V_64_reg_5892(0),
      R => '0'
    );
\local_temp_V_64_reg_5892_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(513),
      Q => local_temp_V_64_reg_5892(1),
      R => '0'
    );
\local_temp_V_64_reg_5892_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(514),
      Q => local_temp_V_64_reg_5892(2),
      R => '0'
    );
\local_temp_V_64_reg_5892_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(515),
      Q => local_temp_V_64_reg_5892(3),
      R => '0'
    );
\local_temp_V_64_reg_5892_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(516),
      Q => local_temp_V_64_reg_5892(4),
      R => '0'
    );
\local_temp_V_64_reg_5892_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(517),
      Q => local_temp_V_64_reg_5892(5),
      R => '0'
    );
\local_temp_V_64_reg_5892_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(518),
      Q => local_temp_V_64_reg_5892(6),
      R => '0'
    );
\local_temp_V_64_reg_5892_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(519),
      Q => local_temp_V_64_reg_5892(7),
      R => '0'
    );
\local_temp_V_65_reg_5897_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(520),
      Q => local_temp_V_65_reg_5897(0),
      R => '0'
    );
\local_temp_V_65_reg_5897_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(521),
      Q => local_temp_V_65_reg_5897(1),
      R => '0'
    );
\local_temp_V_65_reg_5897_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(522),
      Q => local_temp_V_65_reg_5897(2),
      R => '0'
    );
\local_temp_V_65_reg_5897_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(523),
      Q => local_temp_V_65_reg_5897(3),
      R => '0'
    );
\local_temp_V_65_reg_5897_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(524),
      Q => local_temp_V_65_reg_5897(4),
      R => '0'
    );
\local_temp_V_65_reg_5897_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(525),
      Q => local_temp_V_65_reg_5897(5),
      R => '0'
    );
\local_temp_V_65_reg_5897_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(526),
      Q => local_temp_V_65_reg_5897(6),
      R => '0'
    );
\local_temp_V_65_reg_5897_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(527),
      Q => local_temp_V_65_reg_5897(7),
      R => '0'
    );
\local_temp_V_66_reg_5902_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(528),
      Q => local_temp_V_66_reg_5902(0),
      R => '0'
    );
\local_temp_V_66_reg_5902_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(529),
      Q => local_temp_V_66_reg_5902(1),
      R => '0'
    );
\local_temp_V_66_reg_5902_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(530),
      Q => local_temp_V_66_reg_5902(2),
      R => '0'
    );
\local_temp_V_66_reg_5902_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(531),
      Q => local_temp_V_66_reg_5902(3),
      R => '0'
    );
\local_temp_V_66_reg_5902_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(532),
      Q => local_temp_V_66_reg_5902(4),
      R => '0'
    );
\local_temp_V_66_reg_5902_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(533),
      Q => local_temp_V_66_reg_5902(5),
      R => '0'
    );
\local_temp_V_66_reg_5902_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(534),
      Q => local_temp_V_66_reg_5902(6),
      R => '0'
    );
\local_temp_V_66_reg_5902_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(535),
      Q => local_temp_V_66_reg_5902(7),
      R => '0'
    );
\local_temp_V_68_reg_5912_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(544),
      Q => local_temp_V_68_reg_5912(0),
      R => '0'
    );
\local_temp_V_68_reg_5912_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(545),
      Q => local_temp_V_68_reg_5912(1),
      R => '0'
    );
\local_temp_V_68_reg_5912_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(546),
      Q => local_temp_V_68_reg_5912(2),
      R => '0'
    );
\local_temp_V_68_reg_5912_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(547),
      Q => local_temp_V_68_reg_5912(3),
      R => '0'
    );
\local_temp_V_68_reg_5912_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(548),
      Q => local_temp_V_68_reg_5912(4),
      R => '0'
    );
\local_temp_V_68_reg_5912_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(549),
      Q => local_temp_V_68_reg_5912(5),
      R => '0'
    );
\local_temp_V_68_reg_5912_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(550),
      Q => local_temp_V_68_reg_5912(6),
      R => '0'
    );
\local_temp_V_68_reg_5912_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(551),
      Q => local_temp_V_68_reg_5912(7),
      R => '0'
    );
\local_temp_V_69_reg_5917_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_69_reg_5917(0),
      Q => local_temp_V_69_reg_5917_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_69_reg_5917_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_69_reg_5917(1),
      Q => local_temp_V_69_reg_5917_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_69_reg_5917_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_69_reg_5917(2),
      Q => local_temp_V_69_reg_5917_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_69_reg_5917_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_69_reg_5917(3),
      Q => local_temp_V_69_reg_5917_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_69_reg_5917_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_69_reg_5917(4),
      Q => local_temp_V_69_reg_5917_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_69_reg_5917_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_69_reg_5917(5),
      Q => local_temp_V_69_reg_5917_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_69_reg_5917_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_69_reg_5917(6),
      Q => local_temp_V_69_reg_5917_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_69_reg_5917_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_69_reg_5917(7),
      Q => local_temp_V_69_reg_5917_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_69_reg_5917_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(552),
      Q => local_temp_V_69_reg_5917(0),
      R => '0'
    );
\local_temp_V_69_reg_5917_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(553),
      Q => local_temp_V_69_reg_5917(1),
      R => '0'
    );
\local_temp_V_69_reg_5917_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(554),
      Q => local_temp_V_69_reg_5917(2),
      R => '0'
    );
\local_temp_V_69_reg_5917_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(555),
      Q => local_temp_V_69_reg_5917(3),
      R => '0'
    );
\local_temp_V_69_reg_5917_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(556),
      Q => local_temp_V_69_reg_5917(4),
      R => '0'
    );
\local_temp_V_69_reg_5917_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(557),
      Q => local_temp_V_69_reg_5917(5),
      R => '0'
    );
\local_temp_V_69_reg_5917_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(558),
      Q => local_temp_V_69_reg_5917(6),
      R => '0'
    );
\local_temp_V_69_reg_5917_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(559),
      Q => local_temp_V_69_reg_5917(7),
      R => '0'
    );
\local_temp_V_70_reg_5922_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(560),
      Q => local_temp_V_70_reg_5922(0),
      R => '0'
    );
\local_temp_V_70_reg_5922_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(561),
      Q => local_temp_V_70_reg_5922(1),
      R => '0'
    );
\local_temp_V_70_reg_5922_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(562),
      Q => local_temp_V_70_reg_5922(2),
      R => '0'
    );
\local_temp_V_70_reg_5922_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(563),
      Q => local_temp_V_70_reg_5922(3),
      R => '0'
    );
\local_temp_V_70_reg_5922_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(564),
      Q => local_temp_V_70_reg_5922(4),
      R => '0'
    );
\local_temp_V_70_reg_5922_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(565),
      Q => local_temp_V_70_reg_5922(5),
      R => '0'
    );
\local_temp_V_70_reg_5922_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(566),
      Q => local_temp_V_70_reg_5922(6),
      R => '0'
    );
\local_temp_V_70_reg_5922_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(567),
      Q => local_temp_V_70_reg_5922(7),
      R => '0'
    );
\local_temp_V_73_reg_5577_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(8),
      Q => local_temp_V_73_reg_5577(0),
      R => '0'
    );
\local_temp_V_73_reg_5577_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(9),
      Q => local_temp_V_73_reg_5577(1),
      R => '0'
    );
\local_temp_V_73_reg_5577_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(10),
      Q => local_temp_V_73_reg_5577(2),
      R => '0'
    );
\local_temp_V_73_reg_5577_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(11),
      Q => local_temp_V_73_reg_5577(3),
      R => '0'
    );
\local_temp_V_73_reg_5577_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(12),
      Q => local_temp_V_73_reg_5577(4),
      R => '0'
    );
\local_temp_V_73_reg_5577_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(13),
      Q => local_temp_V_73_reg_5577(5),
      R => '0'
    );
\local_temp_V_73_reg_5577_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(14),
      Q => local_temp_V_73_reg_5577(6),
      R => '0'
    );
\local_temp_V_73_reg_5577_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(15),
      Q => local_temp_V_73_reg_5577(7),
      R => '0'
    );
\local_temp_V_74_reg_5582_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(16),
      Q => local_temp_V_74_reg_5582(0),
      R => '0'
    );
\local_temp_V_74_reg_5582_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(17),
      Q => local_temp_V_74_reg_5582(1),
      R => '0'
    );
\local_temp_V_74_reg_5582_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(18),
      Q => local_temp_V_74_reg_5582(2),
      R => '0'
    );
\local_temp_V_74_reg_5582_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(19),
      Q => local_temp_V_74_reg_5582(3),
      R => '0'
    );
\local_temp_V_74_reg_5582_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(20),
      Q => local_temp_V_74_reg_5582(4),
      R => '0'
    );
\local_temp_V_74_reg_5582_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(21),
      Q => local_temp_V_74_reg_5582(5),
      R => '0'
    );
\local_temp_V_74_reg_5582_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(22),
      Q => local_temp_V_74_reg_5582(6),
      R => '0'
    );
\local_temp_V_74_reg_5582_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(23),
      Q => local_temp_V_74_reg_5582(7),
      R => '0'
    );
\local_temp_V_75_reg_5587_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(24),
      Q => local_temp_V_75_reg_5587(0),
      R => '0'
    );
\local_temp_V_75_reg_5587_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(25),
      Q => local_temp_V_75_reg_5587(1),
      R => '0'
    );
\local_temp_V_75_reg_5587_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(26),
      Q => local_temp_V_75_reg_5587(2),
      R => '0'
    );
\local_temp_V_75_reg_5587_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(27),
      Q => local_temp_V_75_reg_5587(3),
      R => '0'
    );
\local_temp_V_75_reg_5587_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(28),
      Q => local_temp_V_75_reg_5587(4),
      R => '0'
    );
\local_temp_V_75_reg_5587_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(29),
      Q => local_temp_V_75_reg_5587(5),
      R => '0'
    );
\local_temp_V_75_reg_5587_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(30),
      Q => local_temp_V_75_reg_5587(6),
      R => '0'
    );
\local_temp_V_75_reg_5587_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(31),
      Q => local_temp_V_75_reg_5587(7),
      R => '0'
    );
\local_temp_V_77_reg_5597_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(40),
      Q => local_temp_V_77_reg_5597(0),
      R => '0'
    );
\local_temp_V_77_reg_5597_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(41),
      Q => local_temp_V_77_reg_5597(1),
      R => '0'
    );
\local_temp_V_77_reg_5597_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(42),
      Q => local_temp_V_77_reg_5597(2),
      R => '0'
    );
\local_temp_V_77_reg_5597_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(43),
      Q => local_temp_V_77_reg_5597(3),
      R => '0'
    );
\local_temp_V_77_reg_5597_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(44),
      Q => local_temp_V_77_reg_5597(4),
      R => '0'
    );
\local_temp_V_77_reg_5597_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(45),
      Q => local_temp_V_77_reg_5597(5),
      R => '0'
    );
\local_temp_V_77_reg_5597_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(46),
      Q => local_temp_V_77_reg_5597(6),
      R => '0'
    );
\local_temp_V_77_reg_5597_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(47),
      Q => local_temp_V_77_reg_5597(7),
      R => '0'
    );
\local_temp_V_78_reg_5602_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_78_reg_5602(0),
      Q => local_temp_V_78_reg_5602_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_78_reg_5602_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_78_reg_5602(1),
      Q => local_temp_V_78_reg_5602_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_78_reg_5602_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_78_reg_5602(2),
      Q => local_temp_V_78_reg_5602_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_78_reg_5602_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_78_reg_5602(3),
      Q => local_temp_V_78_reg_5602_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_78_reg_5602_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_78_reg_5602(4),
      Q => local_temp_V_78_reg_5602_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_78_reg_5602_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_78_reg_5602(5),
      Q => local_temp_V_78_reg_5602_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_78_reg_5602_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_78_reg_5602(6),
      Q => local_temp_V_78_reg_5602_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_78_reg_5602_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => local_temp_V_78_reg_5602(7),
      Q => local_temp_V_78_reg_5602_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_78_reg_5602_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(48),
      Q => local_temp_V_78_reg_5602(0),
      R => '0'
    );
\local_temp_V_78_reg_5602_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(49),
      Q => local_temp_V_78_reg_5602(1),
      R => '0'
    );
\local_temp_V_78_reg_5602_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(50),
      Q => local_temp_V_78_reg_5602(2),
      R => '0'
    );
\local_temp_V_78_reg_5602_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(51),
      Q => local_temp_V_78_reg_5602(3),
      R => '0'
    );
\local_temp_V_78_reg_5602_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(52),
      Q => local_temp_V_78_reg_5602(4),
      R => '0'
    );
\local_temp_V_78_reg_5602_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(53),
      Q => local_temp_V_78_reg_5602(5),
      R => '0'
    );
\local_temp_V_78_reg_5602_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(54),
      Q => local_temp_V_78_reg_5602(6),
      R => '0'
    );
\local_temp_V_78_reg_5602_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(55),
      Q => local_temp_V_78_reg_5602(7),
      R => '0'
    );
\local_temp_V_79_reg_5607_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(56),
      Q => local_temp_V_79_reg_5607(0),
      R => '0'
    );
\local_temp_V_79_reg_5607_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(57),
      Q => local_temp_V_79_reg_5607(1),
      R => '0'
    );
\local_temp_V_79_reg_5607_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(58),
      Q => local_temp_V_79_reg_5607(2),
      R => '0'
    );
\local_temp_V_79_reg_5607_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(59),
      Q => local_temp_V_79_reg_5607(3),
      R => '0'
    );
\local_temp_V_79_reg_5607_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(60),
      Q => local_temp_V_79_reg_5607(4),
      R => '0'
    );
\local_temp_V_79_reg_5607_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(61),
      Q => local_temp_V_79_reg_5607(5),
      R => '0'
    );
\local_temp_V_79_reg_5607_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(62),
      Q => local_temp_V_79_reg_5607(6),
      R => '0'
    );
\local_temp_V_79_reg_5607_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(63),
      Q => local_temp_V_79_reg_5607(7),
      R => '0'
    );
\local_temp_V_9_reg_5622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(80),
      Q => local_temp_V_9_reg_5622(0),
      R => '0'
    );
\local_temp_V_9_reg_5622_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(81),
      Q => local_temp_V_9_reg_5622(1),
      R => '0'
    );
\local_temp_V_9_reg_5622_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(82),
      Q => local_temp_V_9_reg_5622(2),
      R => '0'
    );
\local_temp_V_9_reg_5622_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(83),
      Q => local_temp_V_9_reg_5622(3),
      R => '0'
    );
\local_temp_V_9_reg_5622_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(84),
      Q => local_temp_V_9_reg_5622(4),
      R => '0'
    );
\local_temp_V_9_reg_5622_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(85),
      Q => local_temp_V_9_reg_5622(5),
      R => '0'
    );
\local_temp_V_9_reg_5622_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(86),
      Q => local_temp_V_9_reg_5622(6),
      R => '0'
    );
\local_temp_V_9_reg_5622_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA(87),
      Q => local_temp_V_9_reg_5622(7),
      R => '0'
    );
mac_muladd_8s_3ns_11s_12_4_1_U100: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1
     port map (
      B(2) => flow_control_loop_pipe_sequential_init_U_n_51,
      B(1) => flow_control_loop_pipe_sequential_init_U_n_52,
      B(0) => flow_control_loop_pipe_sequential_init_U_n_53,
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U100_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U100_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U100_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U100_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U100_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U100_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U100_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U100_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U100_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U100_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U100_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U100_n_14,
      P(10) => mul_8s_3ns_11_1_1_U21_n_3,
      P(9) => mul_8s_3ns_11_1_1_U21_n_4,
      P(8) => mul_8s_3ns_11_1_1_U21_n_5,
      P(7) => mul_8s_3ns_11_1_1_U21_n_6,
      P(6) => mul_8s_3ns_11_1_1_U21_n_7,
      P(5) => mul_8s_3ns_11_1_1_U21_n_8,
      P(4) => mul_8s_3ns_11_1_1_U21_n_9,
      P(3) => mul_8s_3ns_11_1_1_U21_n_10,
      P(2) => mul_8s_3ns_11_1_1_U21_n_11,
      P(1) => mul_8s_3ns_11_1_1_U21_n_12,
      P(0) => mul_8s_3ns_11_1_1_U21_n_13,
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(439 downto 432)
    );
mac_muladd_8s_3ns_11s_12_4_1_U101: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_0
     port map (
      A(2) => flow_control_loop_pipe_sequential_init_U_n_54,
      A(1) => flow_control_loop_pipe_sequential_init_U_n_55,
      A(0) => flow_control_loop_pipe_sequential_init_U_n_56,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_14,
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      p_reg_reg_0(10) => mul_8s_3ns_11_1_1_U22_n_3,
      p_reg_reg_0(9) => mul_8s_3ns_11_1_1_U22_n_4,
      p_reg_reg_0(8) => mul_8s_3ns_11_1_1_U22_n_5,
      p_reg_reg_0(7) => mul_8s_3ns_11_1_1_U22_n_6,
      p_reg_reg_0(6) => mul_8s_3ns_11_1_1_U22_n_7,
      p_reg_reg_0(5) => mul_8s_3ns_11_1_1_U22_n_8,
      p_reg_reg_0(4) => mul_8s_3ns_11_1_1_U22_n_9,
      p_reg_reg_0(3) => mul_8s_3ns_11_1_1_U22_n_10,
      p_reg_reg_0(2) => mul_8s_3ns_11_1_1_U22_n_11,
      p_reg_reg_0(1) => mul_8s_3ns_11_1_1_U22_n_12,
      p_reg_reg_0(0) => mul_8s_3ns_11_1_1_U22_n_13,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(471 downto 464)
    );
mac_muladd_8s_3ns_11s_12_4_1_U102: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_1
     port map (
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_14,
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      p_reg_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_57,
      p_reg_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_58,
      p_reg_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_59,
      p_reg_reg_1(10) => mul_8s_3ns_11_1_1_U20_n_3,
      p_reg_reg_1(9) => mul_8s_3ns_11_1_1_U20_n_4,
      p_reg_reg_1(8) => mul_8s_3ns_11_1_1_U20_n_5,
      p_reg_reg_1(7) => mul_8s_3ns_11_1_1_U20_n_6,
      p_reg_reg_1(6) => mul_8s_3ns_11_1_1_U20_n_7,
      p_reg_reg_1(5) => mul_8s_3ns_11_1_1_U20_n_8,
      p_reg_reg_1(4) => mul_8s_3ns_11_1_1_U20_n_9,
      p_reg_reg_1(3) => mul_8s_3ns_11_1_1_U20_n_10,
      p_reg_reg_1(2) => mul_8s_3ns_11_1_1_U20_n_11,
      p_reg_reg_1(1) => mul_8s_3ns_11_1_1_U20_n_12,
      p_reg_reg_1(0) => mul_8s_3ns_11_1_1_U20_n_13,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(503 downto 496)
    );
mac_muladd_8s_3ns_11s_12_4_1_U103: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_2
     port map (
      B(2) => flow_control_loop_pipe_sequential_init_U_n_51,
      B(1) => flow_control_loop_pipe_sequential_init_U_n_52,
      B(0) => flow_control_loop_pipe_sequential_init_U_n_53,
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U103_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U103_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U103_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U103_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U103_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U103_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U103_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U103_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U103_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U103_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U103_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U103_n_14,
      P(10) => mul_8s_3ns_11_1_1_U24_n_3,
      P(9) => mul_8s_3ns_11_1_1_U24_n_4,
      P(8) => mul_8s_3ns_11_1_1_U24_n_5,
      P(7) => mul_8s_3ns_11_1_1_U24_n_6,
      P(6) => mul_8s_3ns_11_1_1_U24_n_7,
      P(5) => mul_8s_3ns_11_1_1_U24_n_8,
      P(4) => mul_8s_3ns_11_1_1_U24_n_9,
      P(3) => mul_8s_3ns_11_1_1_U24_n_10,
      P(2) => mul_8s_3ns_11_1_1_U24_n_11,
      P(1) => mul_8s_3ns_11_1_1_U24_n_12,
      P(0) => mul_8s_3ns_11_1_1_U24_n_13,
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(511 downto 504)
    );
mac_muladd_8s_3ns_11s_12_4_1_U104: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_3
     port map (
      A(2) => flow_control_loop_pipe_sequential_init_U_n_54,
      A(1) => flow_control_loop_pipe_sequential_init_U_n_55,
      A(0) => flow_control_loop_pipe_sequential_init_U_n_56,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_14,
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      p_reg_reg_0(10) => mul_8s_3ns_11_1_1_U25_n_3,
      p_reg_reg_0(9) => mul_8s_3ns_11_1_1_U25_n_4,
      p_reg_reg_0(8) => mul_8s_3ns_11_1_1_U25_n_5,
      p_reg_reg_0(7) => mul_8s_3ns_11_1_1_U25_n_6,
      p_reg_reg_0(6) => mul_8s_3ns_11_1_1_U25_n_7,
      p_reg_reg_0(5) => mul_8s_3ns_11_1_1_U25_n_8,
      p_reg_reg_0(4) => mul_8s_3ns_11_1_1_U25_n_9,
      p_reg_reg_0(3) => mul_8s_3ns_11_1_1_U25_n_10,
      p_reg_reg_0(2) => mul_8s_3ns_11_1_1_U25_n_11,
      p_reg_reg_0(1) => mul_8s_3ns_11_1_1_U25_n_12,
      p_reg_reg_0(0) => mul_8s_3ns_11_1_1_U25_n_13,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(543 downto 536)
    );
mac_muladd_8s_3ns_11s_12_4_1_U105: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_4
     port map (
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_14,
      Q(0) => ap_CS_iter1_fsm_state2,
      \ap_CS_iter7_fsm_reg[1]\ => mac_muladd_8s_3ns_11s_12_4_1_U105_n_16,
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      \i_fu_840[17]_i_4\ => \i_fu_840_reg_n_3_[14]\,
      \i_fu_840[17]_i_4_0\ => \i_fu_840_reg_n_3_[12]\,
      \i_fu_840[17]_i_4_1\ => \i_fu_840_reg_n_3_[15]\,
      \i_fu_840[17]_i_4_2\ => \i_fu_840_reg_n_3_[3]\,
      \i_fu_840[17]_i_8\ => \i_fu_840_reg_n_3_[9]\,
      \i_fu_840[17]_i_8_0\ => \i_fu_840_reg_n_3_[0]\,
      \i_fu_840[17]_i_8_1\ => \i_fu_840_reg_n_3_[11]\,
      \i_fu_840[17]_i_8_2\ => \i_fu_840_reg_n_3_[8]\,
      \i_fu_840_reg[14]\ => mac_muladd_8s_3ns_11s_12_4_1_U105_n_18,
      \i_fu_840_reg[9]\ => mac_muladd_8s_3ns_11s_12_4_1_U105_n_17,
      icmp_ln249_reg_5523_pp0_iter6_reg => icmp_ln249_reg_5523_pp0_iter6_reg,
      icmp_ln290_reg_5932_pp0_iter6_reg => icmp_ln290_reg_5932_pp0_iter6_reg,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      p_reg_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_57,
      p_reg_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_58,
      p_reg_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_59,
      p_reg_reg_1(10) => mul_8s_3ns_11_1_1_U23_n_3,
      p_reg_reg_1(9) => mul_8s_3ns_11_1_1_U23_n_4,
      p_reg_reg_1(8) => mul_8s_3ns_11_1_1_U23_n_5,
      p_reg_reg_1(7) => mul_8s_3ns_11_1_1_U23_n_6,
      p_reg_reg_1(6) => mul_8s_3ns_11_1_1_U23_n_7,
      p_reg_reg_1(5) => mul_8s_3ns_11_1_1_U23_n_8,
      p_reg_reg_1(4) => mul_8s_3ns_11_1_1_U23_n_9,
      p_reg_reg_1(3) => mul_8s_3ns_11_1_1_U23_n_10,
      p_reg_reg_1(2) => mul_8s_3ns_11_1_1_U23_n_11,
      p_reg_reg_1(1) => mul_8s_3ns_11_1_1_U23_n_12,
      p_reg_reg_1(0) => mul_8s_3ns_11_1_1_U23_n_13,
      p_reg_reg_2(0) => ap_CS_iter4_fsm_state5,
      p_reg_reg_3(0) => ap_CS_iter3_fsm_state4,
      p_reg_reg_4(0) => ap_CS_iter2_fsm_state3,
      p_reg_reg_5(0) => ap_CS_iter7_fsm_state8,
      p_reg_reg_6(0) => Q(2),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(575 downto 568)
    );
mac_muladd_8s_3ns_11s_12_4_1_U82: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_5
     port map (
      B(2) => flow_control_loop_pipe_sequential_init_U_n_51,
      B(1) => flow_control_loop_pipe_sequential_init_U_n_52,
      B(0) => flow_control_loop_pipe_sequential_init_U_n_53,
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U82_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U82_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U82_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U82_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U82_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U82_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U82_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U82_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U82_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U82_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U82_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U82_n_14,
      P(10) => mul_8s_3ns_11_1_1_U3_n_3,
      P(9) => mul_8s_3ns_11_1_1_U3_n_4,
      P(8) => mul_8s_3ns_11_1_1_U3_n_5,
      P(7) => mul_8s_3ns_11_1_1_U3_n_6,
      P(6) => mul_8s_3ns_11_1_1_U3_n_7,
      P(5) => mul_8s_3ns_11_1_1_U3_n_8,
      P(4) => mul_8s_3ns_11_1_1_U3_n_9,
      P(3) => mul_8s_3ns_11_1_1_U3_n_10,
      P(2) => mul_8s_3ns_11_1_1_U3_n_11,
      P(1) => mul_8s_3ns_11_1_1_U3_n_12,
      P(0) => mul_8s_3ns_11_1_1_U3_n_13,
      ap_clk => ap_clk,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      p_reg_reg_0 => mac_muladd_8s_3ns_11s_12_4_1_U83_n_15,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
mac_muladd_8s_3ns_11s_12_4_1_U83: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_6
     port map (
      A(2) => flow_control_loop_pipe_sequential_init_U_n_54,
      A(1) => flow_control_loop_pipe_sequential_init_U_n_55,
      A(0) => flow_control_loop_pipe_sequential_init_U_n_56,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_14,
      Q(0) => ap_CS_iter1_fsm_state2,
      \ap_CS_iter1_fsm_reg[1]\ => mac_muladd_8s_3ns_11s_12_4_1_U83_n_15,
      ap_clk => ap_clk,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      p_reg_reg_0(10) => mul_8s_3ns_11_1_1_U4_n_3,
      p_reg_reg_0(9) => mul_8s_3ns_11_1_1_U4_n_4,
      p_reg_reg_0(8) => mul_8s_3ns_11_1_1_U4_n_5,
      p_reg_reg_0(7) => mul_8s_3ns_11_1_1_U4_n_6,
      p_reg_reg_0(6) => mul_8s_3ns_11_1_1_U4_n_7,
      p_reg_reg_0(5) => mul_8s_3ns_11_1_1_U4_n_8,
      p_reg_reg_0(4) => mul_8s_3ns_11_1_1_U4_n_9,
      p_reg_reg_0(3) => mul_8s_3ns_11_1_1_U4_n_10,
      p_reg_reg_0(2) => mul_8s_3ns_11_1_1_U4_n_11,
      p_reg_reg_0(1) => mul_8s_3ns_11_1_1_U4_n_12,
      p_reg_reg_0(0) => mul_8s_3ns_11_1_1_U4_n_13,
      p_reg_reg_1(0) => ap_CS_iter4_fsm_state5,
      p_reg_reg_2 => mac_muladd_8s_3ns_11s_12_4_1_U105_n_16,
      p_reg_reg_3(0) => ap_CS_iter3_fsm_state4,
      p_reg_reg_4(0) => ap_CS_iter2_fsm_state3,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(39 downto 32)
    );
mac_muladd_8s_3ns_11s_12_4_1_U84: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_7
     port map (
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_14,
      ap_clk => ap_clk,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      p_reg_reg_0 => mac_muladd_8s_3ns_11s_12_4_1_U83_n_15,
      p_reg_reg_1(2) => flow_control_loop_pipe_sequential_init_U_n_57,
      p_reg_reg_1(1) => flow_control_loop_pipe_sequential_init_U_n_58,
      p_reg_reg_1(0) => flow_control_loop_pipe_sequential_init_U_n_59,
      p_reg_reg_2(10) => mul_8s_3ns_11_1_1_U2_n_3,
      p_reg_reg_2(9) => mul_8s_3ns_11_1_1_U2_n_4,
      p_reg_reg_2(8) => mul_8s_3ns_11_1_1_U2_n_5,
      p_reg_reg_2(7) => mul_8s_3ns_11_1_1_U2_n_6,
      p_reg_reg_2(6) => mul_8s_3ns_11_1_1_U2_n_7,
      p_reg_reg_2(5) => mul_8s_3ns_11_1_1_U2_n_8,
      p_reg_reg_2(4) => mul_8s_3ns_11_1_1_U2_n_9,
      p_reg_reg_2(3) => mul_8s_3ns_11_1_1_U2_n_10,
      p_reg_reg_2(2) => mul_8s_3ns_11_1_1_U2_n_11,
      p_reg_reg_2(1) => mul_8s_3ns_11_1_1_U2_n_12,
      p_reg_reg_2(0) => mul_8s_3ns_11_1_1_U2_n_13,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(71 downto 64)
    );
mac_muladd_8s_3ns_11s_12_4_1_U85: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_8
     port map (
      B(2) => flow_control_loop_pipe_sequential_init_U_n_51,
      B(1) => flow_control_loop_pipe_sequential_init_U_n_52,
      B(0) => flow_control_loop_pipe_sequential_init_U_n_53,
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U85_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U85_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U85_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U85_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U85_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U85_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U85_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U85_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U85_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U85_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U85_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U85_n_14,
      P(10) => mul_8s_3ns_11_1_1_U6_n_3,
      P(9) => mul_8s_3ns_11_1_1_U6_n_4,
      P(8) => mul_8s_3ns_11_1_1_U6_n_5,
      P(7) => mul_8s_3ns_11_1_1_U6_n_6,
      P(6) => mul_8s_3ns_11_1_1_U6_n_7,
      P(5) => mul_8s_3ns_11_1_1_U6_n_8,
      P(4) => mul_8s_3ns_11_1_1_U6_n_9,
      P(3) => mul_8s_3ns_11_1_1_U6_n_10,
      P(2) => mul_8s_3ns_11_1_1_U6_n_11,
      P(1) => mul_8s_3ns_11_1_1_U6_n_12,
      P(0) => mul_8s_3ns_11_1_1_U6_n_13,
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(79 downto 72)
    );
mac_muladd_8s_3ns_11s_12_4_1_U86: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_9
     port map (
      A(2) => flow_control_loop_pipe_sequential_init_U_n_54,
      A(1) => flow_control_loop_pipe_sequential_init_U_n_55,
      A(0) => flow_control_loop_pipe_sequential_init_U_n_56,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_14,
      ap_clk => ap_clk,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      p_reg_reg_0 => mac_muladd_8s_3ns_11s_12_4_1_U83_n_15,
      p_reg_reg_1(10) => mul_8s_3ns_11_1_1_U7_n_3,
      p_reg_reg_1(9) => mul_8s_3ns_11_1_1_U7_n_4,
      p_reg_reg_1(8) => mul_8s_3ns_11_1_1_U7_n_5,
      p_reg_reg_1(7) => mul_8s_3ns_11_1_1_U7_n_6,
      p_reg_reg_1(6) => mul_8s_3ns_11_1_1_U7_n_7,
      p_reg_reg_1(5) => mul_8s_3ns_11_1_1_U7_n_8,
      p_reg_reg_1(4) => mul_8s_3ns_11_1_1_U7_n_9,
      p_reg_reg_1(3) => mul_8s_3ns_11_1_1_U7_n_10,
      p_reg_reg_1(2) => mul_8s_3ns_11_1_1_U7_n_11,
      p_reg_reg_1(1) => mul_8s_3ns_11_1_1_U7_n_12,
      p_reg_reg_1(0) => mul_8s_3ns_11_1_1_U7_n_13,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(111 downto 104)
    );
mac_muladd_8s_3ns_11s_12_4_1_U87: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_10
     port map (
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_14,
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      p_reg_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_57,
      p_reg_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_58,
      p_reg_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_59,
      p_reg_reg_1(10) => mul_8s_3ns_11_1_1_U5_n_3,
      p_reg_reg_1(9) => mul_8s_3ns_11_1_1_U5_n_4,
      p_reg_reg_1(8) => mul_8s_3ns_11_1_1_U5_n_5,
      p_reg_reg_1(7) => mul_8s_3ns_11_1_1_U5_n_6,
      p_reg_reg_1(6) => mul_8s_3ns_11_1_1_U5_n_7,
      p_reg_reg_1(5) => mul_8s_3ns_11_1_1_U5_n_8,
      p_reg_reg_1(4) => mul_8s_3ns_11_1_1_U5_n_9,
      p_reg_reg_1(3) => mul_8s_3ns_11_1_1_U5_n_10,
      p_reg_reg_1(2) => mul_8s_3ns_11_1_1_U5_n_11,
      p_reg_reg_1(1) => mul_8s_3ns_11_1_1_U5_n_12,
      p_reg_reg_1(0) => mul_8s_3ns_11_1_1_U5_n_13,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(143 downto 136)
    );
mac_muladd_8s_3ns_11s_12_4_1_U88: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_11
     port map (
      B(2) => flow_control_loop_pipe_sequential_init_U_n_51,
      B(1) => flow_control_loop_pipe_sequential_init_U_n_52,
      B(0) => flow_control_loop_pipe_sequential_init_U_n_53,
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U88_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U88_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U88_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U88_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U88_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U88_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U88_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U88_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U88_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U88_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U88_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U88_n_14,
      P(10) => mul_8s_3ns_11_1_1_U9_n_3,
      P(9) => mul_8s_3ns_11_1_1_U9_n_4,
      P(8) => mul_8s_3ns_11_1_1_U9_n_5,
      P(7) => mul_8s_3ns_11_1_1_U9_n_6,
      P(6) => mul_8s_3ns_11_1_1_U9_n_7,
      P(5) => mul_8s_3ns_11_1_1_U9_n_8,
      P(4) => mul_8s_3ns_11_1_1_U9_n_9,
      P(3) => mul_8s_3ns_11_1_1_U9_n_10,
      P(2) => mul_8s_3ns_11_1_1_U9_n_11,
      P(1) => mul_8s_3ns_11_1_1_U9_n_12,
      P(0) => mul_8s_3ns_11_1_1_U9_n_13,
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(151 downto 144)
    );
mac_muladd_8s_3ns_11s_12_4_1_U89: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_12
     port map (
      A(2) => flow_control_loop_pipe_sequential_init_U_n_54,
      A(1) => flow_control_loop_pipe_sequential_init_U_n_55,
      A(0) => flow_control_loop_pipe_sequential_init_U_n_56,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_14,
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      p_reg_reg_0(10) => mul_8s_3ns_11_1_1_U10_n_3,
      p_reg_reg_0(9) => mul_8s_3ns_11_1_1_U10_n_4,
      p_reg_reg_0(8) => mul_8s_3ns_11_1_1_U10_n_5,
      p_reg_reg_0(7) => mul_8s_3ns_11_1_1_U10_n_6,
      p_reg_reg_0(6) => mul_8s_3ns_11_1_1_U10_n_7,
      p_reg_reg_0(5) => mul_8s_3ns_11_1_1_U10_n_8,
      p_reg_reg_0(4) => mul_8s_3ns_11_1_1_U10_n_9,
      p_reg_reg_0(3) => mul_8s_3ns_11_1_1_U10_n_10,
      p_reg_reg_0(2) => mul_8s_3ns_11_1_1_U10_n_11,
      p_reg_reg_0(1) => mul_8s_3ns_11_1_1_U10_n_12,
      p_reg_reg_0(0) => mul_8s_3ns_11_1_1_U10_n_13,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(183 downto 176)
    );
mac_muladd_8s_3ns_11s_12_4_1_U90: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_13
     port map (
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_14,
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      p_reg_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_57,
      p_reg_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_58,
      p_reg_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_59,
      p_reg_reg_1(10) => mul_8s_3ns_11_1_1_U8_n_3,
      p_reg_reg_1(9) => mul_8s_3ns_11_1_1_U8_n_4,
      p_reg_reg_1(8) => mul_8s_3ns_11_1_1_U8_n_5,
      p_reg_reg_1(7) => mul_8s_3ns_11_1_1_U8_n_6,
      p_reg_reg_1(6) => mul_8s_3ns_11_1_1_U8_n_7,
      p_reg_reg_1(5) => mul_8s_3ns_11_1_1_U8_n_8,
      p_reg_reg_1(4) => mul_8s_3ns_11_1_1_U8_n_9,
      p_reg_reg_1(3) => mul_8s_3ns_11_1_1_U8_n_10,
      p_reg_reg_1(2) => mul_8s_3ns_11_1_1_U8_n_11,
      p_reg_reg_1(1) => mul_8s_3ns_11_1_1_U8_n_12,
      p_reg_reg_1(0) => mul_8s_3ns_11_1_1_U8_n_13,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(215 downto 208)
    );
mac_muladd_8s_3ns_11s_12_4_1_U91: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_14
     port map (
      B(2) => flow_control_loop_pipe_sequential_init_U_n_51,
      B(1) => flow_control_loop_pipe_sequential_init_U_n_52,
      B(0) => flow_control_loop_pipe_sequential_init_U_n_53,
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U91_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U91_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U91_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U91_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U91_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U91_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U91_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U91_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U91_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U91_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U91_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U91_n_14,
      P(10) => mul_8s_3ns_11_1_1_U12_n_3,
      P(9) => mul_8s_3ns_11_1_1_U12_n_4,
      P(8) => mul_8s_3ns_11_1_1_U12_n_5,
      P(7) => mul_8s_3ns_11_1_1_U12_n_6,
      P(6) => mul_8s_3ns_11_1_1_U12_n_7,
      P(5) => mul_8s_3ns_11_1_1_U12_n_8,
      P(4) => mul_8s_3ns_11_1_1_U12_n_9,
      P(3) => mul_8s_3ns_11_1_1_U12_n_10,
      P(2) => mul_8s_3ns_11_1_1_U12_n_11,
      P(1) => mul_8s_3ns_11_1_1_U12_n_12,
      P(0) => mul_8s_3ns_11_1_1_U12_n_13,
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(223 downto 216)
    );
mac_muladd_8s_3ns_11s_12_4_1_U92: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_15
     port map (
      A(2) => flow_control_loop_pipe_sequential_init_U_n_54,
      A(1) => flow_control_loop_pipe_sequential_init_U_n_55,
      A(0) => flow_control_loop_pipe_sequential_init_U_n_56,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_14,
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      p_reg_reg_0(10) => mul_8s_3ns_11_1_1_U13_n_3,
      p_reg_reg_0(9) => mul_8s_3ns_11_1_1_U13_n_4,
      p_reg_reg_0(8) => mul_8s_3ns_11_1_1_U13_n_5,
      p_reg_reg_0(7) => mul_8s_3ns_11_1_1_U13_n_6,
      p_reg_reg_0(6) => mul_8s_3ns_11_1_1_U13_n_7,
      p_reg_reg_0(5) => mul_8s_3ns_11_1_1_U13_n_8,
      p_reg_reg_0(4) => mul_8s_3ns_11_1_1_U13_n_9,
      p_reg_reg_0(3) => mul_8s_3ns_11_1_1_U13_n_10,
      p_reg_reg_0(2) => mul_8s_3ns_11_1_1_U13_n_11,
      p_reg_reg_0(1) => mul_8s_3ns_11_1_1_U13_n_12,
      p_reg_reg_0(0) => mul_8s_3ns_11_1_1_U13_n_13,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(255 downto 248)
    );
mac_muladd_8s_3ns_11s_12_4_1_U93: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_16
     port map (
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_14,
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      p_reg_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_57,
      p_reg_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_58,
      p_reg_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_59,
      p_reg_reg_1(10) => mul_8s_3ns_11_1_1_U11_n_3,
      p_reg_reg_1(9) => mul_8s_3ns_11_1_1_U11_n_4,
      p_reg_reg_1(8) => mul_8s_3ns_11_1_1_U11_n_5,
      p_reg_reg_1(7) => mul_8s_3ns_11_1_1_U11_n_6,
      p_reg_reg_1(6) => mul_8s_3ns_11_1_1_U11_n_7,
      p_reg_reg_1(5) => mul_8s_3ns_11_1_1_U11_n_8,
      p_reg_reg_1(4) => mul_8s_3ns_11_1_1_U11_n_9,
      p_reg_reg_1(3) => mul_8s_3ns_11_1_1_U11_n_10,
      p_reg_reg_1(2) => mul_8s_3ns_11_1_1_U11_n_11,
      p_reg_reg_1(1) => mul_8s_3ns_11_1_1_U11_n_12,
      p_reg_reg_1(0) => mul_8s_3ns_11_1_1_U11_n_13,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(287 downto 280)
    );
mac_muladd_8s_3ns_11s_12_4_1_U94: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_17
     port map (
      B(2) => flow_control_loop_pipe_sequential_init_U_n_51,
      B(1) => flow_control_loop_pipe_sequential_init_U_n_52,
      B(0) => flow_control_loop_pipe_sequential_init_U_n_53,
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U94_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U94_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U94_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U94_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U94_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U94_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U94_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U94_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U94_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U94_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U94_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U94_n_14,
      P(10) => mul_8s_3ns_11_1_1_U15_n_3,
      P(9) => mul_8s_3ns_11_1_1_U15_n_4,
      P(8) => mul_8s_3ns_11_1_1_U15_n_5,
      P(7) => mul_8s_3ns_11_1_1_U15_n_6,
      P(6) => mul_8s_3ns_11_1_1_U15_n_7,
      P(5) => mul_8s_3ns_11_1_1_U15_n_8,
      P(4) => mul_8s_3ns_11_1_1_U15_n_9,
      P(3) => mul_8s_3ns_11_1_1_U15_n_10,
      P(2) => mul_8s_3ns_11_1_1_U15_n_11,
      P(1) => mul_8s_3ns_11_1_1_U15_n_12,
      P(0) => mul_8s_3ns_11_1_1_U15_n_13,
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(295 downto 288)
    );
mac_muladd_8s_3ns_11s_12_4_1_U95: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_18
     port map (
      A(2) => flow_control_loop_pipe_sequential_init_U_n_54,
      A(1) => flow_control_loop_pipe_sequential_init_U_n_55,
      A(0) => flow_control_loop_pipe_sequential_init_U_n_56,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_14,
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      p_reg_reg_0(10) => mul_8s_3ns_11_1_1_U16_n_3,
      p_reg_reg_0(9) => mul_8s_3ns_11_1_1_U16_n_4,
      p_reg_reg_0(8) => mul_8s_3ns_11_1_1_U16_n_5,
      p_reg_reg_0(7) => mul_8s_3ns_11_1_1_U16_n_6,
      p_reg_reg_0(6) => mul_8s_3ns_11_1_1_U16_n_7,
      p_reg_reg_0(5) => mul_8s_3ns_11_1_1_U16_n_8,
      p_reg_reg_0(4) => mul_8s_3ns_11_1_1_U16_n_9,
      p_reg_reg_0(3) => mul_8s_3ns_11_1_1_U16_n_10,
      p_reg_reg_0(2) => mul_8s_3ns_11_1_1_U16_n_11,
      p_reg_reg_0(1) => mul_8s_3ns_11_1_1_U16_n_12,
      p_reg_reg_0(0) => mul_8s_3ns_11_1_1_U16_n_13,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(327 downto 320)
    );
mac_muladd_8s_3ns_11s_12_4_1_U96: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_19
     port map (
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_14,
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      p_reg_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_57,
      p_reg_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_58,
      p_reg_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_59,
      p_reg_reg_1(10) => mul_8s_3ns_11_1_1_U14_n_3,
      p_reg_reg_1(9) => mul_8s_3ns_11_1_1_U14_n_4,
      p_reg_reg_1(8) => mul_8s_3ns_11_1_1_U14_n_5,
      p_reg_reg_1(7) => mul_8s_3ns_11_1_1_U14_n_6,
      p_reg_reg_1(6) => mul_8s_3ns_11_1_1_U14_n_7,
      p_reg_reg_1(5) => mul_8s_3ns_11_1_1_U14_n_8,
      p_reg_reg_1(4) => mul_8s_3ns_11_1_1_U14_n_9,
      p_reg_reg_1(3) => mul_8s_3ns_11_1_1_U14_n_10,
      p_reg_reg_1(2) => mul_8s_3ns_11_1_1_U14_n_11,
      p_reg_reg_1(1) => mul_8s_3ns_11_1_1_U14_n_12,
      p_reg_reg_1(0) => mul_8s_3ns_11_1_1_U14_n_13,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(359 downto 352)
    );
mac_muladd_8s_3ns_11s_12_4_1_U97: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_20
     port map (
      B(2) => flow_control_loop_pipe_sequential_init_U_n_51,
      B(1) => flow_control_loop_pipe_sequential_init_U_n_52,
      B(0) => flow_control_loop_pipe_sequential_init_U_n_53,
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U97_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U97_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U97_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U97_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U97_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U97_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U97_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U97_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U97_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U97_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U97_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U97_n_14,
      P(10) => mul_8s_3ns_11_1_1_U18_n_3,
      P(9) => mul_8s_3ns_11_1_1_U18_n_4,
      P(8) => mul_8s_3ns_11_1_1_U18_n_5,
      P(7) => mul_8s_3ns_11_1_1_U18_n_6,
      P(6) => mul_8s_3ns_11_1_1_U18_n_7,
      P(5) => mul_8s_3ns_11_1_1_U18_n_8,
      P(4) => mul_8s_3ns_11_1_1_U18_n_9,
      P(3) => mul_8s_3ns_11_1_1_U18_n_10,
      P(2) => mul_8s_3ns_11_1_1_U18_n_11,
      P(1) => mul_8s_3ns_11_1_1_U18_n_12,
      P(0) => mul_8s_3ns_11_1_1_U18_n_13,
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(367 downto 360)
    );
mac_muladd_8s_3ns_11s_12_4_1_U98: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_21
     port map (
      A(2) => flow_control_loop_pipe_sequential_init_U_n_54,
      A(1) => flow_control_loop_pipe_sequential_init_U_n_55,
      A(0) => flow_control_loop_pipe_sequential_init_U_n_56,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_14,
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      p_reg_reg_0(10) => mul_8s_3ns_11_1_1_U19_n_3,
      p_reg_reg_0(9) => mul_8s_3ns_11_1_1_U19_n_4,
      p_reg_reg_0(8) => mul_8s_3ns_11_1_1_U19_n_5,
      p_reg_reg_0(7) => mul_8s_3ns_11_1_1_U19_n_6,
      p_reg_reg_0(6) => mul_8s_3ns_11_1_1_U19_n_7,
      p_reg_reg_0(5) => mul_8s_3ns_11_1_1_U19_n_8,
      p_reg_reg_0(4) => mul_8s_3ns_11_1_1_U19_n_9,
      p_reg_reg_0(3) => mul_8s_3ns_11_1_1_U19_n_10,
      p_reg_reg_0(2) => mul_8s_3ns_11_1_1_U19_n_11,
      p_reg_reg_0(1) => mul_8s_3ns_11_1_1_U19_n_12,
      p_reg_reg_0(0) => mul_8s_3ns_11_1_1_U19_n_13,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(399 downto 392)
    );
mac_muladd_8s_3ns_11s_12_4_1_U99: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_22
     port map (
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_14,
      ap_clk => ap_clk,
      grp_fu_4941_ce => grp_fu_4941_ce,
      p_reg_reg => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      p_reg_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_57,
      p_reg_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_58,
      p_reg_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_59,
      p_reg_reg_1(10) => mul_8s_3ns_11_1_1_U17_n_3,
      p_reg_reg_1(9) => mul_8s_3ns_11_1_1_U17_n_4,
      p_reg_reg_1(8) => mul_8s_3ns_11_1_1_U17_n_5,
      p_reg_reg_1(7) => mul_8s_3ns_11_1_1_U17_n_6,
      p_reg_reg_1(6) => mul_8s_3ns_11_1_1_U17_n_7,
      p_reg_reg_1(5) => mul_8s_3ns_11_1_1_U17_n_8,
      p_reg_reg_1(4) => mul_8s_3ns_11_1_1_U17_n_9,
      p_reg_reg_1(3) => mul_8s_3ns_11_1_1_U17_n_10,
      p_reg_reg_1(2) => mul_8s_3ns_11_1_1_U17_n_11,
      p_reg_reg_1(1) => mul_8s_3ns_11_1_1_U17_n_12,
      p_reg_reg_1(0) => mul_8s_3ns_11_1_1_U17_n_13,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(431 downto 424)
    );
mac_muladd_8s_3ns_12s_13_4_1_U106: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_14,
      Q(7 downto 0) => local_temp_V_74_reg_5582(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U106_n_15,
      \add_ln840_7_reg_6623_reg[13]\(0) => add_ln840_4_reg_6463(11),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[8]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[7]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[6]\,
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U84_n_14,
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mac_muladd_8s_3ns_12s_13_4_1_U107: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_23
     port map (
      D(12) => mac_muladd_8s_3ns_12s_13_4_1_U107_n_3,
      D(11) => mac_muladd_8s_3ns_12s_13_4_1_U107_n_4,
      D(10) => mac_muladd_8s_3ns_12s_13_4_1_U107_n_5,
      D(9) => mac_muladd_8s_3ns_12s_13_4_1_U107_n_6,
      D(8) => mac_muladd_8s_3ns_12s_13_4_1_U107_n_7,
      D(7) => mac_muladd_8s_3ns_12s_13_4_1_U107_n_8,
      D(6) => mac_muladd_8s_3ns_12s_13_4_1_U107_n_9,
      D(5) => mac_muladd_8s_3ns_12s_13_4_1_U107_n_10,
      D(4) => mac_muladd_8s_3ns_12s_13_4_1_U107_n_11,
      D(3) => mac_muladd_8s_3ns_12s_13_4_1_U107_n_12,
      D(2) => mac_muladd_8s_3ns_12s_13_4_1_U107_n_13,
      D(1) => mac_muladd_8s_3ns_12s_13_4_1_U107_n_14,
      D(0) => mac_muladd_8s_3ns_12s_13_4_1_U107_n_15,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U83_n_14,
      Q(7 downto 0) => local_temp_V_79_reg_5607(7 downto 0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[23]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[22]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[21]\,
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mac_muladd_8s_3ns_12s_13_4_1_U108: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_24
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_14,
      Q(7 downto 0) => local_temp_V_11_reg_5627(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U108_n_15,
      \add_ln840_16_reg_6633_reg[13]\(0) => add_ln840_13_reg_6478(11),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[8]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[7]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[6]\,
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U87_n_14,
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mac_muladd_8s_3ns_12s_13_4_1_U109: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_25
     port map (
      D(12) => mac_muladd_8s_3ns_12s_13_4_1_U109_n_3,
      D(11) => mac_muladd_8s_3ns_12s_13_4_1_U109_n_4,
      D(10) => mac_muladd_8s_3ns_12s_13_4_1_U109_n_5,
      D(9) => mac_muladd_8s_3ns_12s_13_4_1_U109_n_6,
      D(8) => mac_muladd_8s_3ns_12s_13_4_1_U109_n_7,
      D(7) => mac_muladd_8s_3ns_12s_13_4_1_U109_n_8,
      D(6) => mac_muladd_8s_3ns_12s_13_4_1_U109_n_9,
      D(5) => mac_muladd_8s_3ns_12s_13_4_1_U109_n_10,
      D(4) => mac_muladd_8s_3ns_12s_13_4_1_U109_n_11,
      D(3) => mac_muladd_8s_3ns_12s_13_4_1_U109_n_12,
      D(2) => mac_muladd_8s_3ns_12s_13_4_1_U109_n_13,
      D(1) => mac_muladd_8s_3ns_12s_13_4_1_U109_n_14,
      D(0) => mac_muladd_8s_3ns_12s_13_4_1_U109_n_15,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U86_n_14,
      Q(7 downto 0) => local_temp_V_16_reg_5652(7 downto 0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[23]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[22]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[21]\,
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mac_muladd_8s_3ns_12s_13_4_1_U110: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_26
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_14,
      Q(7 downto 0) => local_temp_V_20_reg_5672(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U110_n_15,
      \add_ln840_25_reg_6643_reg[13]\(0) => add_ln840_22_reg_6493(11),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[8]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[7]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[6]\,
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U90_n_14,
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mac_muladd_8s_3ns_12s_13_4_1_U111: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_27
     port map (
      D(12) => mac_muladd_8s_3ns_12s_13_4_1_U111_n_3,
      D(11) => mac_muladd_8s_3ns_12s_13_4_1_U111_n_4,
      D(10) => mac_muladd_8s_3ns_12s_13_4_1_U111_n_5,
      D(9) => mac_muladd_8s_3ns_12s_13_4_1_U111_n_6,
      D(8) => mac_muladd_8s_3ns_12s_13_4_1_U111_n_7,
      D(7) => mac_muladd_8s_3ns_12s_13_4_1_U111_n_8,
      D(6) => mac_muladd_8s_3ns_12s_13_4_1_U111_n_9,
      D(5) => mac_muladd_8s_3ns_12s_13_4_1_U111_n_10,
      D(4) => mac_muladd_8s_3ns_12s_13_4_1_U111_n_11,
      D(3) => mac_muladd_8s_3ns_12s_13_4_1_U111_n_12,
      D(2) => mac_muladd_8s_3ns_12s_13_4_1_U111_n_13,
      D(1) => mac_muladd_8s_3ns_12s_13_4_1_U111_n_14,
      D(0) => mac_muladd_8s_3ns_12s_13_4_1_U111_n_15,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U89_n_14,
      Q(7 downto 0) => local_temp_V_25_reg_5697(7 downto 0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[23]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[22]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[21]\,
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mac_muladd_8s_3ns_12s_13_4_1_U112: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_28
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_14,
      Q(7 downto 0) => local_temp_V_29_reg_5717(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U112_n_15,
      \add_ln840_34_reg_6653_reg[13]\(0) => add_ln840_31_reg_6508(11),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[8]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[7]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[6]\,
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U93_n_14,
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mac_muladd_8s_3ns_12s_13_4_1_U113: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_29
     port map (
      D(12) => mac_muladd_8s_3ns_12s_13_4_1_U113_n_3,
      D(11) => mac_muladd_8s_3ns_12s_13_4_1_U113_n_4,
      D(10) => mac_muladd_8s_3ns_12s_13_4_1_U113_n_5,
      D(9) => mac_muladd_8s_3ns_12s_13_4_1_U113_n_6,
      D(8) => mac_muladd_8s_3ns_12s_13_4_1_U113_n_7,
      D(7) => mac_muladd_8s_3ns_12s_13_4_1_U113_n_8,
      D(6) => mac_muladd_8s_3ns_12s_13_4_1_U113_n_9,
      D(5) => mac_muladd_8s_3ns_12s_13_4_1_U113_n_10,
      D(4) => mac_muladd_8s_3ns_12s_13_4_1_U113_n_11,
      D(3) => mac_muladd_8s_3ns_12s_13_4_1_U113_n_12,
      D(2) => mac_muladd_8s_3ns_12s_13_4_1_U113_n_13,
      D(1) => mac_muladd_8s_3ns_12s_13_4_1_U113_n_14,
      D(0) => mac_muladd_8s_3ns_12s_13_4_1_U113_n_15,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U92_n_14,
      Q(7 downto 0) => local_temp_V_34_reg_5742(7 downto 0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[23]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[22]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[21]\,
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mac_muladd_8s_3ns_12s_13_4_1_U114: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_30
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_14,
      Q(7 downto 0) => local_temp_V_38_reg_5762(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U114_n_15,
      \add_ln840_43_reg_6663_reg[13]\(0) => add_ln840_40_reg_6523(11),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[8]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[7]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[6]\,
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U96_n_14,
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mac_muladd_8s_3ns_12s_13_4_1_U115: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_31
     port map (
      D(12) => mac_muladd_8s_3ns_12s_13_4_1_U115_n_3,
      D(11) => mac_muladd_8s_3ns_12s_13_4_1_U115_n_4,
      D(10) => mac_muladd_8s_3ns_12s_13_4_1_U115_n_5,
      D(9) => mac_muladd_8s_3ns_12s_13_4_1_U115_n_6,
      D(8) => mac_muladd_8s_3ns_12s_13_4_1_U115_n_7,
      D(7) => mac_muladd_8s_3ns_12s_13_4_1_U115_n_8,
      D(6) => mac_muladd_8s_3ns_12s_13_4_1_U115_n_9,
      D(5) => mac_muladd_8s_3ns_12s_13_4_1_U115_n_10,
      D(4) => mac_muladd_8s_3ns_12s_13_4_1_U115_n_11,
      D(3) => mac_muladd_8s_3ns_12s_13_4_1_U115_n_12,
      D(2) => mac_muladd_8s_3ns_12s_13_4_1_U115_n_13,
      D(1) => mac_muladd_8s_3ns_12s_13_4_1_U115_n_14,
      D(0) => mac_muladd_8s_3ns_12s_13_4_1_U115_n_15,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U95_n_14,
      Q(7 downto 0) => local_temp_V_43_reg_5787(7 downto 0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[23]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[22]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[21]\,
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mac_muladd_8s_3ns_12s_13_4_1_U116: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_32
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_14,
      Q(7 downto 0) => local_temp_V_47_reg_5807(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U116_n_15,
      \add_ln840_52_reg_6673_reg[13]\(0) => add_ln840_49_reg_6538(11),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[8]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[7]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[6]\,
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U99_n_14,
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mac_muladd_8s_3ns_12s_13_4_1_U117: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_33
     port map (
      D(12) => mac_muladd_8s_3ns_12s_13_4_1_U117_n_3,
      D(11) => mac_muladd_8s_3ns_12s_13_4_1_U117_n_4,
      D(10) => mac_muladd_8s_3ns_12s_13_4_1_U117_n_5,
      D(9) => mac_muladd_8s_3ns_12s_13_4_1_U117_n_6,
      D(8) => mac_muladd_8s_3ns_12s_13_4_1_U117_n_7,
      D(7) => mac_muladd_8s_3ns_12s_13_4_1_U117_n_8,
      D(6) => mac_muladd_8s_3ns_12s_13_4_1_U117_n_9,
      D(5) => mac_muladd_8s_3ns_12s_13_4_1_U117_n_10,
      D(4) => mac_muladd_8s_3ns_12s_13_4_1_U117_n_11,
      D(3) => mac_muladd_8s_3ns_12s_13_4_1_U117_n_12,
      D(2) => mac_muladd_8s_3ns_12s_13_4_1_U117_n_13,
      D(1) => mac_muladd_8s_3ns_12s_13_4_1_U117_n_14,
      D(0) => mac_muladd_8s_3ns_12s_13_4_1_U117_n_15,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U98_n_14,
      Q(7 downto 0) => local_temp_V_52_reg_5832(7 downto 0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[23]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[22]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[21]\,
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mac_muladd_8s_3ns_12s_13_4_1_U118: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_34
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_14,
      Q(7 downto 0) => local_temp_V_56_reg_5852(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U118_n_15,
      \add_ln840_61_reg_6683_reg[13]\(0) => add_ln840_58_reg_6553(11),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[8]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[7]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[6]\,
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U102_n_14,
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mac_muladd_8s_3ns_12s_13_4_1_U119: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_35
     port map (
      D(12) => mac_muladd_8s_3ns_12s_13_4_1_U119_n_3,
      D(11) => mac_muladd_8s_3ns_12s_13_4_1_U119_n_4,
      D(10) => mac_muladd_8s_3ns_12s_13_4_1_U119_n_5,
      D(9) => mac_muladd_8s_3ns_12s_13_4_1_U119_n_6,
      D(8) => mac_muladd_8s_3ns_12s_13_4_1_U119_n_7,
      D(7) => mac_muladd_8s_3ns_12s_13_4_1_U119_n_8,
      D(6) => mac_muladd_8s_3ns_12s_13_4_1_U119_n_9,
      D(5) => mac_muladd_8s_3ns_12s_13_4_1_U119_n_10,
      D(4) => mac_muladd_8s_3ns_12s_13_4_1_U119_n_11,
      D(3) => mac_muladd_8s_3ns_12s_13_4_1_U119_n_12,
      D(2) => mac_muladd_8s_3ns_12s_13_4_1_U119_n_13,
      D(1) => mac_muladd_8s_3ns_12s_13_4_1_U119_n_14,
      D(0) => mac_muladd_8s_3ns_12s_13_4_1_U119_n_15,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U101_n_14,
      Q(7 downto 0) => local_temp_V_61_reg_5877(7 downto 0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[23]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[22]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[21]\,
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mac_muladd_8s_3ns_12s_13_4_1_U120: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_36
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_14,
      Q(7 downto 0) => local_temp_V_65_reg_5897(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U120_n_18,
      \add_ln840_70_reg_6693_reg[13]\(0) => add_ln840_67_reg_6568(11),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      icmp_ln249_reg_5523 => icmp_ln249_reg_5523,
      icmp_ln249_reg_5523_pp0_iter6_reg => icmp_ln249_reg_5523_pp0_iter6_reg,
      icmp_ln290_reg_5932_pp0_iter6_reg => icmp_ln290_reg_5932_pp0_iter6_reg,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[8]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[7]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[6]\,
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U105_n_14,
      p_reg_reg_1(0) => ap_CS_iter1_fsm_state2,
      p_reg_reg_2(0) => Q(2),
      p_reg_reg_3(0) => ap_CS_iter7_fsm_state8,
      p_reg_reg_4(0) => ap_CS_iter5_fsm_state6,
      p_reg_reg_5(0) => ap_CS_iter4_fsm_state5,
      p_reg_reg_6 => mac_muladd_8s_3ns_11s_12_4_1_U105_n_16,
      p_reg_reg_7(0) => ap_CS_iter3_fsm_state4,
      p_reg_reg_8(0) => ap_CS_iter2_fsm_state3,
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mac_muladd_8s_3ns_12s_13_4_1_U121: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_37
     port map (
      D(12) => mac_muladd_8s_3ns_12s_13_4_1_U121_n_3,
      D(11) => mac_muladd_8s_3ns_12s_13_4_1_U121_n_4,
      D(10) => mac_muladd_8s_3ns_12s_13_4_1_U121_n_5,
      D(9) => mac_muladd_8s_3ns_12s_13_4_1_U121_n_6,
      D(8) => mac_muladd_8s_3ns_12s_13_4_1_U121_n_7,
      D(7) => mac_muladd_8s_3ns_12s_13_4_1_U121_n_8,
      D(6) => mac_muladd_8s_3ns_12s_13_4_1_U121_n_9,
      D(5) => mac_muladd_8s_3ns_12s_13_4_1_U121_n_10,
      D(4) => mac_muladd_8s_3ns_12s_13_4_1_U121_n_11,
      D(3) => mac_muladd_8s_3ns_12s_13_4_1_U121_n_12,
      D(2) => mac_muladd_8s_3ns_12s_13_4_1_U121_n_13,
      D(1) => mac_muladd_8s_3ns_12s_13_4_1_U121_n_14,
      D(0) => mac_muladd_8s_3ns_12s_13_4_1_U121_n_15,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U104_n_14,
      Q(7 downto 0) => local_temp_V_70_reg_5922(7 downto 0),
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_clk => ap_clk,
      grp_fu_5149_ce => grp_fu_5149_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[23]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[22]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[21]\,
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mac_muladd_8s_3ns_16s_16_4_1_U122: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1
     port map (
      A(2 downto 0) => r_V_6_reg_6050(2 downto 0),
      D(15 downto 0) => accu_V_16_fu_2803_p2(15 downto 0),
      OPMODE(0) => mac_muladd_8s_3ns_16s_16_4_1_U122_n_3,
      Q(7 downto 0) => local_temp_V_78_reg_5602_pp0_iter1_reg(7 downto 0),
      \accu_V_16_reg_6698_reg[15]\(12 downto 0) => add_ln840_2_reg_6618(12 downto 0),
      \accu_V_16_reg_6698_reg[15]_0\(13 downto 0) => add_ln840_7_reg_6623(13 downto 0),
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      grp_fu_5285_ce => grp_fu_5285_ce,
      \icmp_ln249_reg_5523_pp0_iter5_reg_reg[0]\ => mac_muladd_8s_3ns_16s_16_4_1_U122_n_4,
      icmp_ln272_reg_5560_pp0_iter4_reg => icmp_ln272_reg_5560_pp0_iter4_reg,
      p_reg_reg(15 downto 0) => accu_V_fu_844(15 downto 0),
      p_reg_reg_0 => \icmp_ln249_reg_5523_pp0_iter5_reg_reg_n_3_[0]\,
      p_reg_reg_1(0) => ap_CS_iter6_fsm_state7
    );
mac_muladd_8s_3ns_16s_16_4_1_U123: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_38
     port map (
      A(2 downto 0) => r_V_6_reg_6050(2 downto 0),
      D(15 downto 0) => accu_V_17_fu_2820_p2(15 downto 0),
      OPMODE(0) => mac_muladd_8s_3ns_16s_16_4_1_U122_n_3,
      Q(7 downto 0) => local_temp_V_15_reg_5647_pp0_iter1_reg(7 downto 0),
      \accu_V_17_reg_6709_reg[15]\(12 downto 0) => add_ln840_11_reg_6628(12 downto 0),
      \accu_V_17_reg_6709_reg[15]_0\(13 downto 0) => add_ln840_16_reg_6633(13 downto 0),
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      grp_fu_5285_ce => grp_fu_5285_ce,
      p_reg_reg(15 downto 0) => accu_V_1_fu_848(15 downto 0),
      p_reg_reg_0 => mac_muladd_8s_3ns_16s_16_4_1_U122_n_4
    );
mac_muladd_8s_3ns_16s_16_4_1_U124: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_39
     port map (
      A(2 downto 0) => r_V_6_reg_6050(2 downto 0),
      D(15 downto 0) => accu_V_18_fu_2837_p2(15 downto 0),
      OPMODE(0) => mac_muladd_8s_3ns_16s_16_4_1_U122_n_3,
      Q(7 downto 0) => local_temp_V_24_reg_5692_pp0_iter1_reg(7 downto 0),
      \accu_V_18_reg_6720_reg[15]\(12 downto 0) => add_ln840_20_reg_6638(12 downto 0),
      \accu_V_18_reg_6720_reg[15]_0\(13 downto 0) => add_ln840_25_reg_6643(13 downto 0),
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      grp_fu_5285_ce => grp_fu_5285_ce,
      p_reg_reg(15 downto 0) => accu_V_2_fu_852(15 downto 0),
      p_reg_reg_0 => mac_muladd_8s_3ns_16s_16_4_1_U122_n_4
    );
mac_muladd_8s_3ns_16s_16_4_1_U125: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_40
     port map (
      A(2 downto 0) => r_V_6_reg_6050(2 downto 0),
      D(15 downto 0) => accu_V_19_fu_2854_p2(15 downto 0),
      OPMODE(0) => mac_muladd_8s_3ns_16s_16_4_1_U122_n_3,
      Q(7 downto 0) => local_temp_V_33_reg_5737_pp0_iter1_reg(7 downto 0),
      \accu_V_19_reg_6731_reg[15]\(12 downto 0) => add_ln840_29_reg_6648(12 downto 0),
      \accu_V_19_reg_6731_reg[15]_0\(13 downto 0) => add_ln840_34_reg_6653(13 downto 0),
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      grp_fu_5285_ce => grp_fu_5285_ce,
      p_reg_reg(15 downto 0) => accu_V_3_fu_856(15 downto 0),
      p_reg_reg_0 => mac_muladd_8s_3ns_16s_16_4_1_U122_n_4
    );
mac_muladd_8s_3ns_16s_16_4_1_U126: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_41
     port map (
      A(2 downto 0) => r_V_6_reg_6050(2 downto 0),
      D(15 downto 0) => accu_V_20_fu_2871_p2(15 downto 0),
      OPMODE(0) => mac_muladd_8s_3ns_16s_16_4_1_U122_n_3,
      Q(7 downto 0) => local_temp_V_42_reg_5782_pp0_iter1_reg(7 downto 0),
      \accu_V_20_reg_6742_reg[15]\(12 downto 0) => add_ln840_38_reg_6658(12 downto 0),
      \accu_V_20_reg_6742_reg[15]_0\(13 downto 0) => add_ln840_43_reg_6663(13 downto 0),
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      grp_fu_5285_ce => grp_fu_5285_ce,
      p_reg_reg(15 downto 0) => accu_V_4_fu_860(15 downto 0),
      p_reg_reg_0 => mac_muladd_8s_3ns_16s_16_4_1_U122_n_4
    );
mac_muladd_8s_3ns_16s_16_4_1_U127: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_42
     port map (
      A(2 downto 0) => r_V_6_reg_6050(2 downto 0),
      D(15 downto 0) => accu_V_21_fu_2888_p2(15 downto 0),
      OPMODE(0) => mac_muladd_8s_3ns_16s_16_4_1_U122_n_3,
      Q(7 downto 0) => local_temp_V_51_reg_5827_pp0_iter1_reg(7 downto 0),
      \accu_V_21_reg_6753_reg[15]\(12 downto 0) => add_ln840_47_reg_6668(12 downto 0),
      \accu_V_21_reg_6753_reg[15]_0\(13 downto 0) => add_ln840_52_reg_6673(13 downto 0),
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      grp_fu_5285_ce => grp_fu_5285_ce,
      p_reg_reg(15 downto 0) => accu_V_5_fu_864(15 downto 0),
      p_reg_reg_0 => mac_muladd_8s_3ns_16s_16_4_1_U122_n_4
    );
mac_muladd_8s_3ns_16s_16_4_1_U128: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_43
     port map (
      A(2 downto 0) => r_V_6_reg_6050(2 downto 0),
      D(15 downto 0) => accu_V_22_fu_2905_p2(15 downto 0),
      OPMODE(0) => mac_muladd_8s_3ns_16s_16_4_1_U122_n_3,
      Q(7 downto 0) => local_temp_V_60_reg_5872_pp0_iter1_reg(7 downto 0),
      \accu_V_22_reg_6764_reg[15]\(12 downto 0) => add_ln840_56_reg_6678(12 downto 0),
      \accu_V_22_reg_6764_reg[15]_0\(13 downto 0) => add_ln840_61_reg_6683(13 downto 0),
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      grp_fu_5285_ce => grp_fu_5285_ce,
      p_reg_reg(15 downto 0) => accu_V_6_fu_868(15 downto 0),
      p_reg_reg_0 => mac_muladd_8s_3ns_16s_16_4_1_U122_n_4
    );
mac_muladd_8s_3ns_16s_16_4_1_U129: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_44
     port map (
      A(2 downto 0) => r_V_6_reg_6050(2 downto 0),
      D(15 downto 0) => accu_V_23_fu_2922_p2(15 downto 0),
      OPMODE(0) => mac_muladd_8s_3ns_16s_16_4_1_U122_n_3,
      Q(7 downto 0) => local_temp_V_69_reg_5917_pp0_iter1_reg(7 downto 0),
      \accu_V_23_reg_6775_reg[15]\(12 downto 0) => add_ln840_65_reg_6688(12 downto 0),
      \accu_V_23_reg_6775_reg[15]_0\(13 downto 0) => add_ln840_70_reg_6693(13 downto 0),
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      grp_fu_5285_ce => grp_fu_5285_ce,
      p_reg_reg(0) => ap_CS_iter3_fsm_state4,
      p_reg_reg_0(0) => ap_CS_iter4_fsm_state5,
      p_reg_reg_1(0) => ap_CS_iter5_fsm_state6,
      p_reg_reg_2 => mac_muladd_8s_3ns_11s_12_4_1_U105_n_16,
      p_reg_reg_3(0) => ap_CS_iter6_fsm_state7,
      p_reg_reg_4(15 downto 0) => accu_V_7_fu_872(15 downto 0),
      p_reg_reg_5 => mac_muladd_8s_3ns_16s_16_4_1_U122_n_4
    );
mul_8s_3ns_11_1_1_U10: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[17]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[16]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[15]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U10_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U10_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U10_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U10_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U10_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U10_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U10_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U10_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U10_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U10_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U10_n_13,
      dout_1(7 downto 0) => local_temp_V_23_reg_5687(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U11: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_45
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[5]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[4]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[3]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U11_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U11_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U11_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U11_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U11_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U11_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U11_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U11_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U11_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U11_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U11_n_13,
      dout_1(7 downto 0) => local_temp_V_28_reg_5712(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U12: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_46
     port map (
      P(10) => mul_8s_3ns_11_1_1_U12_n_3,
      P(9) => mul_8s_3ns_11_1_1_U12_n_4,
      P(8) => mul_8s_3ns_11_1_1_U12_n_5,
      P(7) => mul_8s_3ns_11_1_1_U12_n_6,
      P(6) => mul_8s_3ns_11_1_1_U12_n_7,
      P(5) => mul_8s_3ns_11_1_1_U12_n_8,
      P(4) => mul_8s_3ns_11_1_1_U12_n_9,
      P(3) => mul_8s_3ns_11_1_1_U12_n_10,
      P(2) => mul_8s_3ns_11_1_1_U12_n_11,
      P(1) => mul_8s_3ns_11_1_1_U12_n_12,
      P(0) => mul_8s_3ns_11_1_1_U12_n_13,
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[11]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[10]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[9]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_30_reg_5722(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U13: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_47
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[17]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[16]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[15]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U13_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U13_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U13_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U13_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U13_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U13_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U13_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U13_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U13_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U13_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U13_n_13,
      dout_1(7 downto 0) => local_temp_V_32_reg_5732(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U14: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_48
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[5]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[4]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[3]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U14_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U14_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U14_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U14_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U14_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U14_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U14_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U14_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U14_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U14_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U14_n_13,
      dout_1(7 downto 0) => local_temp_V_37_reg_5757(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U15: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_49
     port map (
      P(10) => mul_8s_3ns_11_1_1_U15_n_3,
      P(9) => mul_8s_3ns_11_1_1_U15_n_4,
      P(8) => mul_8s_3ns_11_1_1_U15_n_5,
      P(7) => mul_8s_3ns_11_1_1_U15_n_6,
      P(6) => mul_8s_3ns_11_1_1_U15_n_7,
      P(5) => mul_8s_3ns_11_1_1_U15_n_8,
      P(4) => mul_8s_3ns_11_1_1_U15_n_9,
      P(3) => mul_8s_3ns_11_1_1_U15_n_10,
      P(2) => mul_8s_3ns_11_1_1_U15_n_11,
      P(1) => mul_8s_3ns_11_1_1_U15_n_12,
      P(0) => mul_8s_3ns_11_1_1_U15_n_13,
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[11]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[10]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[9]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_39_reg_5767(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U16: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_50
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[17]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[16]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[15]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U16_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U16_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U16_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U16_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U16_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U16_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U16_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U16_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U16_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U16_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U16_n_13,
      dout_1(7 downto 0) => local_temp_V_41_reg_5777(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U17: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_51
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[5]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[4]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[3]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U17_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U17_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U17_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U17_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U17_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U17_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U17_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U17_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U17_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U17_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U17_n_13,
      dout_1(7 downto 0) => local_temp_V_46_reg_5802(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U18: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_52
     port map (
      P(10) => mul_8s_3ns_11_1_1_U18_n_3,
      P(9) => mul_8s_3ns_11_1_1_U18_n_4,
      P(8) => mul_8s_3ns_11_1_1_U18_n_5,
      P(7) => mul_8s_3ns_11_1_1_U18_n_6,
      P(6) => mul_8s_3ns_11_1_1_U18_n_7,
      P(5) => mul_8s_3ns_11_1_1_U18_n_8,
      P(4) => mul_8s_3ns_11_1_1_U18_n_9,
      P(3) => mul_8s_3ns_11_1_1_U18_n_10,
      P(2) => mul_8s_3ns_11_1_1_U18_n_11,
      P(1) => mul_8s_3ns_11_1_1_U18_n_12,
      P(0) => mul_8s_3ns_11_1_1_U18_n_13,
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[11]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[10]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[9]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_48_reg_5812(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U19: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_53
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[17]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[16]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[15]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U19_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U19_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U19_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U19_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U19_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U19_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U19_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U19_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U19_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U19_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U19_n_13,
      dout_1(7 downto 0) => local_temp_V_50_reg_5822(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U2: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_54
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[5]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[4]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[3]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U2_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U2_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U2_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U2_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U2_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U2_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U2_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U2_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U2_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U2_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U2_n_13,
      dout_1(7 downto 0) => local_temp_V_73_reg_5577(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U20: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_55
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[5]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[4]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[3]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U20_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U20_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U20_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U20_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U20_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U20_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U20_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U20_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U20_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U20_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U20_n_13,
      dout_1(7 downto 0) => local_temp_V_55_reg_5847(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U21: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_56
     port map (
      P(10) => mul_8s_3ns_11_1_1_U21_n_3,
      P(9) => mul_8s_3ns_11_1_1_U21_n_4,
      P(8) => mul_8s_3ns_11_1_1_U21_n_5,
      P(7) => mul_8s_3ns_11_1_1_U21_n_6,
      P(6) => mul_8s_3ns_11_1_1_U21_n_7,
      P(5) => mul_8s_3ns_11_1_1_U21_n_8,
      P(4) => mul_8s_3ns_11_1_1_U21_n_9,
      P(3) => mul_8s_3ns_11_1_1_U21_n_10,
      P(2) => mul_8s_3ns_11_1_1_U21_n_11,
      P(1) => mul_8s_3ns_11_1_1_U21_n_12,
      P(0) => mul_8s_3ns_11_1_1_U21_n_13,
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[11]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[10]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[9]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_57_reg_5857(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U22: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_57
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[17]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[16]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[15]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U22_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U22_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U22_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U22_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U22_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U22_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U22_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U22_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U22_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U22_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U22_n_13,
      dout_1(7 downto 0) => local_temp_V_59_reg_5867(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U23: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_58
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[5]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[4]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[3]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U23_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U23_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U23_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U23_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U23_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U23_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U23_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U23_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U23_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U23_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U23_n_13,
      dout_1(7 downto 0) => local_temp_V_64_reg_5892(7 downto 0),
      dout_2(0) => ap_CS_iter2_fsm_state3,
      dout_3(0) => Q(2),
      dout_4(0) => ap_CS_iter7_fsm_state8,
      icmp_ln249_reg_5523_pp0_iter6_reg => icmp_ln249_reg_5523_pp0_iter6_reg,
      icmp_ln290_reg_5932_pp0_iter6_reg => icmp_ln290_reg_5932_pp0_iter6_reg,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U24: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_59
     port map (
      P(10) => mul_8s_3ns_11_1_1_U24_n_3,
      P(9) => mul_8s_3ns_11_1_1_U24_n_4,
      P(8) => mul_8s_3ns_11_1_1_U24_n_5,
      P(7) => mul_8s_3ns_11_1_1_U24_n_6,
      P(6) => mul_8s_3ns_11_1_1_U24_n_7,
      P(5) => mul_8s_3ns_11_1_1_U24_n_8,
      P(4) => mul_8s_3ns_11_1_1_U24_n_9,
      P(3) => mul_8s_3ns_11_1_1_U24_n_10,
      P(2) => mul_8s_3ns_11_1_1_U24_n_11,
      P(1) => mul_8s_3ns_11_1_1_U24_n_12,
      P(0) => mul_8s_3ns_11_1_1_U24_n_13,
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[11]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[10]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[9]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_66_reg_5902(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U25: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_60
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[17]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[16]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[15]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U25_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U25_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U25_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U25_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U25_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U25_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U25_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U25_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U25_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U25_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U25_n_13,
      dout_1(7 downto 0) => local_temp_V_68_reg_5912(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U3: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_61
     port map (
      P(10) => mul_8s_3ns_11_1_1_U3_n_3,
      P(9) => mul_8s_3ns_11_1_1_U3_n_4,
      P(8) => mul_8s_3ns_11_1_1_U3_n_5,
      P(7) => mul_8s_3ns_11_1_1_U3_n_6,
      P(6) => mul_8s_3ns_11_1_1_U3_n_7,
      P(5) => mul_8s_3ns_11_1_1_U3_n_8,
      P(4) => mul_8s_3ns_11_1_1_U3_n_9,
      P(3) => mul_8s_3ns_11_1_1_U3_n_10,
      P(2) => mul_8s_3ns_11_1_1_U3_n_11,
      P(1) => mul_8s_3ns_11_1_1_U3_n_12,
      P(0) => mul_8s_3ns_11_1_1_U3_n_13,
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[11]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[10]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[9]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_75_reg_5587(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U4: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_62
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[17]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[16]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[15]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U4_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U4_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U4_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U4_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U4_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U4_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U4_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U4_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U4_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U4_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U4_n_13,
      dout_1(7 downto 0) => local_temp_V_77_reg_5597(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U5: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_63
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[5]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[4]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[3]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U5_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U5_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U5_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U5_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U5_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U5_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U5_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U5_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U5_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U5_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U5_n_13,
      dout_1(7 downto 0) => local_temp_V_9_reg_5622(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U6: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_64
     port map (
      P(10) => mul_8s_3ns_11_1_1_U6_n_3,
      P(9) => mul_8s_3ns_11_1_1_U6_n_4,
      P(8) => mul_8s_3ns_11_1_1_U6_n_5,
      P(7) => mul_8s_3ns_11_1_1_U6_n_6,
      P(6) => mul_8s_3ns_11_1_1_U6_n_7,
      P(5) => mul_8s_3ns_11_1_1_U6_n_8,
      P(4) => mul_8s_3ns_11_1_1_U6_n_9,
      P(3) => mul_8s_3ns_11_1_1_U6_n_10,
      P(2) => mul_8s_3ns_11_1_1_U6_n_11,
      P(1) => mul_8s_3ns_11_1_1_U6_n_12,
      P(0) => mul_8s_3ns_11_1_1_U6_n_13,
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[11]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[10]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[9]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_12_reg_5632(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U7: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_65
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[17]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[16]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[15]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U7_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U7_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U7_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U7_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U7_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U7_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U7_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U7_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U7_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U7_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U7_n_13,
      dout_1(7 downto 0) => local_temp_V_14_reg_5642(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U8: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_66
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[5]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[4]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[3]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U8_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U8_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U8_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U8_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U8_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U8_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U8_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U8_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U8_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U8_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U8_n_13,
      dout_1(7 downto 0) => local_temp_V_19_reg_5667(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mul_8s_3ns_11_1_1_U9: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mul_8s_3ns_11_1_1_67
     port map (
      P(10) => mul_8s_3ns_11_1_1_U9_n_3,
      P(9) => mul_8s_3ns_11_1_1_U9_n_4,
      P(8) => mul_8s_3ns_11_1_1_U9_n_5,
      P(7) => mul_8s_3ns_11_1_1_U9_n_6,
      P(6) => mul_8s_3ns_11_1_1_U9_n_7,
      P(5) => mul_8s_3ns_11_1_1_U9_n_8,
      P(4) => mul_8s_3ns_11_1_1_U9_n_9,
      P(3) => mul_8s_3ns_11_1_1_U9_n_10,
      P(2) => mul_8s_3ns_11_1_1_U9_n_11,
      P(1) => mul_8s_3ns_11_1_1_U9_n_12,
      P(0) => mul_8s_3ns_11_1_1_U9_n_13,
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[11]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[10]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_963_reg_n_3_[9]\,
      ap_NS_iter2_fsm148_out => ap_NS_iter2_fsm148_out,
      ap_NS_iter3_fsm147_out => ap_NS_iter3_fsm147_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_21_reg_5677(7 downto 0),
      r_V_1_reg_60130 => r_V_1_reg_60130
    );
mux_164_27_1_1_U1: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_mux_164_27_1_1
     port map (
      Q(26 downto 0) => inputBuf_V_15_fu_936(26 downto 0),
      mux_3_0(26 downto 0) => mux_3_0(26 downto 0),
      mux_3_1(26 downto 0) => mux_3_1(26 downto 0),
      p_reg_reg(2 downto 0) => ap_sig_allocacmp_sf_1(2 downto 0),
      \p_reg_reg_i_12__0_0\(26 downto 0) => inputBuf_V_14_fu_932(26 downto 0),
      \p_reg_reg_i_12__0_1\(26 downto 0) => inputBuf_V_13_fu_928(26 downto 0),
      \p_reg_reg_i_12__0_2\(26 downto 0) => inputBuf_V_12_fu_924(26 downto 0),
      \p_reg_reg_i_12__0_3\(26 downto 0) => inputBuf_V_11_fu_920(26 downto 0),
      \p_reg_reg_i_12__0_4\(26 downto 0) => inputBuf_V_10_fu_916(26 downto 0),
      \p_reg_reg_i_12__0_5\(26 downto 0) => inputBuf_V_9_fu_912(26 downto 0),
      \p_reg_reg_i_12__0_6\(26 downto 0) => inputBuf_V_8_fu_908(26 downto 0),
      \p_reg_reg_i_13__1_0\(26 downto 0) => inputBuf_V_7_fu_904(26 downto 0),
      \p_reg_reg_i_13__1_1\(26 downto 0) => inputBuf_V_6_fu_900(26 downto 0),
      \p_reg_reg_i_13__1_2\(26 downto 0) => inputBuf_V_5_fu_896(26 downto 0),
      \p_reg_reg_i_13__1_3\(26 downto 0) => inputBuf_V_4_fu_892(26 downto 0),
      \p_reg_reg_i_13__1_4\(26 downto 0) => inputBuf_V_3_fu_888(26 downto 0),
      \p_reg_reg_i_13__1_5\(26 downto 0) => inputBuf_V_2_fu_884(26 downto 0),
      \p_reg_reg_i_13__1_6\(26 downto 0) => inputBuf_V_1_fu_880(26 downto 0),
      \p_reg_reg_i_13__1_7\(26 downto 0) => inputBuf_V_fu_876(26 downto 0)
    );
\nf_1_fu_940[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_1963_p2(11),
      I1 => nf_fu_1963_p2(15),
      I2 => nf_fu_1963_p2(13),
      I3 => nf_fu_1963_p2(21),
      I4 => \nf_1_fu_940[31]_i_14_n_3\,
      O => \nf_1_fu_940[31]_i_10_n_3\
    );
\nf_1_fu_940[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_1963_p2(28),
      I1 => nf_fu_1963_p2(29),
      I2 => nf_fu_1963_p2(30),
      I3 => nf_fu_1963_p2(1),
      O => \nf_1_fu_940[31]_i_11_n_3\
    );
\nf_1_fu_940[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_1963_p2(19),
      I1 => nf_fu_1963_p2(14),
      I2 => nf_fu_1963_p2(25),
      I3 => nf_fu_1963_p2(12),
      O => \nf_1_fu_940[31]_i_12_n_3\
    );
\nf_1_fu_940[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => nf_fu_1963_p2(31),
      I1 => nf_fu_1963_p2(8),
      I2 => nf_fu_1963_p2(2),
      I3 => nf_fu_1963_p2(18),
      O => \nf_1_fu_940[31]_i_13_n_3\
    );
\nf_1_fu_940[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_1963_p2(17),
      I1 => nf_fu_1963_p2(22),
      I2 => nf_fu_1963_p2(16),
      I3 => nf_fu_1963_p2(6),
      O => \nf_1_fu_940[31]_i_14_n_3\
    );
\nf_1_fu_940[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_1963_p2(10),
      I1 => nf_fu_1963_p2(24),
      I2 => nf_fu_1963_p2(7),
      I3 => nf_fu_1963_p2(27),
      I4 => \nf_1_fu_940[31]_i_12_n_3\,
      O => \nf_1_fu_940[31]_i_8_n_3\
    );
\nf_1_fu_940[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_1963_p2(4),
      I1 => nf_fu_1963_p2(20),
      I2 => nf_fu_1963_p2(23),
      I3 => nf_fu_1963_p2(26),
      I4 => \nf_1_fu_940[31]_i_13_n_3\,
      O => \nf_1_fu_940[31]_i_9_n_3\
    );
\nf_1_fu_940_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(0),
      Q => \nf_1_fu_940_reg_n_3_[0]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(10),
      Q => \nf_1_fu_940_reg_n_3_[10]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(11),
      Q => \nf_1_fu_940_reg_n_3_[11]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(12),
      Q => \nf_1_fu_940_reg_n_3_[12]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(13),
      Q => \nf_1_fu_940_reg_n_3_[13]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(14),
      Q => \nf_1_fu_940_reg_n_3_[14]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(15),
      Q => \nf_1_fu_940_reg_n_3_[15]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(16),
      Q => \nf_1_fu_940_reg_n_3_[16]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(17),
      Q => \nf_1_fu_940_reg_n_3_[17]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(18),
      Q => \nf_1_fu_940_reg_n_3_[18]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(19),
      Q => \nf_1_fu_940_reg_n_3_[19]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(1),
      Q => \nf_1_fu_940_reg_n_3_[1]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(20),
      Q => \nf_1_fu_940_reg_n_3_[20]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(21),
      Q => \nf_1_fu_940_reg_n_3_[21]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(22),
      Q => \nf_1_fu_940_reg_n_3_[22]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(23),
      Q => \nf_1_fu_940_reg_n_3_[23]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(24),
      Q => \nf_1_fu_940_reg_n_3_[24]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(25),
      Q => \nf_1_fu_940_reg_n_3_[25]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(26),
      Q => \nf_1_fu_940_reg_n_3_[26]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(27),
      Q => \nf_1_fu_940_reg_n_3_[27]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(28),
      Q => \nf_1_fu_940_reg_n_3_[28]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(29),
      Q => \nf_1_fu_940_reg_n_3_[29]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(2),
      Q => \nf_1_fu_940_reg_n_3_[2]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(30),
      Q => \nf_1_fu_940_reg_n_3_[30]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(31),
      Q => \nf_1_fu_940_reg_n_3_[31]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(3),
      Q => \nf_1_fu_940_reg_n_3_[3]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(4),
      Q => \nf_1_fu_940_reg_n_3_[4]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(5),
      Q => \nf_1_fu_940_reg_n_3_[5]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(6),
      Q => \nf_1_fu_940_reg_n_3_[6]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(7),
      Q => \nf_1_fu_940_reg_n_3_[7]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(8),
      Q => \nf_1_fu_940_reg_n_3_[8]\,
      R => nf_1_fu_940
    );
\nf_1_fu_940_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_9400_in,
      D => nf_fu_1963_p2(9),
      Q => \nf_1_fu_940_reg_n_3_[9]\,
      R => nf_1_fu_940
    );
\r_V_6_reg_6050[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_0_in(0),
      I1 => ap_NS_iter2_fsm148_out,
      I2 => icmp_ln249_reg_5523,
      I3 => r_V_6_reg_6050(0),
      O => \r_V_6_reg_6050[0]_i_1_n_3\
    );
\r_V_6_reg_6050[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_0_in(1),
      I1 => ap_NS_iter2_fsm148_out,
      I2 => icmp_ln249_reg_5523,
      I3 => r_V_6_reg_6050(1),
      O => \r_V_6_reg_6050[1]_i_1_n_3\
    );
\r_V_6_reg_6050[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_0_in(2),
      I1 => ap_NS_iter2_fsm148_out,
      I2 => icmp_ln249_reg_5523,
      I3 => r_V_6_reg_6050(2),
      O => \r_V_6_reg_6050[2]_i_1_n_3\
    );
\r_V_6_reg_6050_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_6_reg_6050[0]_i_1_n_3\,
      Q => r_V_6_reg_6050(0),
      R => '0'
    );
\r_V_6_reg_6050_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_6_reg_6050[1]_i_1_n_3\,
      Q => r_V_6_reg_6050(1),
      R => '0'
    );
\r_V_6_reg_6050_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_6_reg_6050[2]_i_1_n_3\,
      Q => r_V_6_reg_6050(2),
      R => '0'
    );
\sf_fu_836_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(0),
      Q => \sf_fu_836_reg_n_3_[0]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(10),
      Q => \sf_fu_836_reg_n_3_[10]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(11),
      Q => \sf_fu_836_reg_n_3_[11]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(12),
      Q => \sf_fu_836_reg_n_3_[12]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(13),
      Q => \sf_fu_836_reg_n_3_[13]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(14),
      Q => \sf_fu_836_reg_n_3_[14]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(15),
      Q => \sf_fu_836_reg_n_3_[15]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(16),
      Q => \sf_fu_836_reg_n_3_[16]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(17),
      Q => \sf_fu_836_reg_n_3_[17]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(18),
      Q => \sf_fu_836_reg_n_3_[18]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(19),
      Q => \sf_fu_836_reg_n_3_[19]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(1),
      Q => \sf_fu_836_reg_n_3_[1]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(20),
      Q => \sf_fu_836_reg_n_3_[20]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(21),
      Q => \sf_fu_836_reg_n_3_[21]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(22),
      Q => \sf_fu_836_reg_n_3_[22]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(23),
      Q => \sf_fu_836_reg_n_3_[23]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(24),
      Q => \sf_fu_836_reg_n_3_[24]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(25),
      Q => \sf_fu_836_reg_n_3_[25]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(26),
      Q => \sf_fu_836_reg_n_3_[26]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(27),
      Q => \sf_fu_836_reg_n_3_[27]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(28),
      Q => \sf_fu_836_reg_n_3_[28]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(29),
      Q => \sf_fu_836_reg_n_3_[29]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(2),
      Q => \sf_fu_836_reg_n_3_[2]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(30),
      Q => \sf_fu_836_reg_n_3_[30]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(31),
      Q => \sf_fu_836_reg_n_3_[31]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(3),
      Q => \sf_fu_836_reg_n_3_[3]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(4),
      Q => \sf_fu_836_reg_n_3_[4]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(5),
      Q => \sf_fu_836_reg_n_3_[5]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(6),
      Q => \sf_fu_836_reg_n_3_[6]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(7),
      Q => \sf_fu_836_reg_n_3_[7]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(8),
      Q => \sf_fu_836_reg_n_3_[8]\,
      R => nf_1_fu_9400_in
    );
\sf_fu_836_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_8360_in,
      D => sf_2_fu_1942_p2(9),
      Q => \sf_fu_836_reg_n_3_[9]\,
      R => nf_1_fu_9400_in
    );
\trunc_ln218_reg_5936_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => trunc_ln218_reg_5936(0),
      Q => trunc_ln218_reg_5936_pp0_iter1_reg(0),
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm148_out,
      D => trunc_ln218_reg_5936(1),
      Q => trunc_ln218_reg_5936_pp0_iter1_reg(1),
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm147_out,
      D => trunc_ln218_reg_5936_pp0_iter1_reg(0),
      Q => trunc_ln218_reg_5936_pp0_iter2_reg(0),
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm147_out,
      D => trunc_ln218_reg_5936_pp0_iter1_reg(1),
      Q => trunc_ln218_reg_5936_pp0_iter2_reg(1),
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm146_out,
      D => trunc_ln218_reg_5936_pp0_iter2_reg(0),
      Q => trunc_ln218_reg_5936_pp0_iter3_reg(0),
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm146_out,
      D => trunc_ln218_reg_5936_pp0_iter2_reg(1),
      Q => trunc_ln218_reg_5936_pp0_iter3_reg(1),
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter5_fsm145_out,
      D => trunc_ln218_reg_5936_pp0_iter3_reg(0),
      Q => trunc_ln218_reg_5936_pp0_iter4_reg(0),
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter5_fsm145_out,
      D => trunc_ln218_reg_5936_pp0_iter3_reg(1),
      Q => trunc_ln218_reg_5936_pp0_iter4_reg(1),
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter6_fsm144_out,
      D => trunc_ln218_reg_5936_pp0_iter4_reg(0),
      Q => trunc_ln218_reg_5936_pp0_iter5_reg(0),
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter6_fsm144_out,
      D => trunc_ln218_reg_5936_pp0_iter4_reg(1),
      Q => trunc_ln218_reg_5936_pp0_iter5_reg(1),
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter7_fsm1,
      D => trunc_ln218_reg_5936_pp0_iter5_reg(0),
      Q => \trunc_ln218_reg_5936_pp0_iter6_reg_reg_n_3_[0]\,
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter7_fsm1,
      D => trunc_ln218_reg_5936_pp0_iter5_reg(0),
      Q => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep_n_3\,
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter7_fsm1,
      D => trunc_ln218_reg_5936_pp0_iter5_reg(0),
      Q => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__0_n_3\,
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter7_fsm1,
      D => trunc_ln218_reg_5936_pp0_iter5_reg(0),
      Q => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__1_n_3\,
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter7_fsm1,
      D => trunc_ln218_reg_5936_pp0_iter5_reg(0),
      Q => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__2_n_3\,
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter7_fsm1,
      D => trunc_ln218_reg_5936_pp0_iter5_reg(0),
      Q => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__3_n_3\,
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter7_fsm1,
      D => trunc_ln218_reg_5936_pp0_iter5_reg(0),
      Q => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__4_n_3\,
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter7_fsm1,
      D => trunc_ln218_reg_5936_pp0_iter5_reg(0),
      Q => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[0]_rep__5_n_3\,
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter7_fsm1,
      D => trunc_ln218_reg_5936_pp0_iter5_reg(1),
      Q => p_1_in,
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter7_fsm1,
      D => trunc_ln218_reg_5936_pp0_iter5_reg(1),
      Q => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep_n_3\,
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter7_fsm1,
      D => trunc_ln218_reg_5936_pp0_iter5_reg(1),
      Q => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__0_n_3\,
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter7_fsm1,
      D => trunc_ln218_reg_5936_pp0_iter5_reg(1),
      Q => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__1_n_3\,
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter7_fsm1,
      D => trunc_ln218_reg_5936_pp0_iter5_reg(1),
      Q => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__2_n_3\,
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter7_fsm1,
      D => trunc_ln218_reg_5936_pp0_iter5_reg(1),
      Q => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__3_n_3\,
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter7_fsm1,
      D => trunc_ln218_reg_5936_pp0_iter5_reg(1),
      Q => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__4_n_3\,
      R => '0'
    );
\trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter7_fsm1,
      D => trunc_ln218_reg_5936_pp0_iter5_reg(1),
      Q => \trunc_ln218_reg_5936_pp0_iter6_reg_reg[1]_rep__5_n_3\,
      R => '0'
    );
\trunc_ln218_reg_5936_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => trunc_ln218_reg_5936(0),
      R => '0'
    );
\trunc_ln218_reg_5936_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => trunc_ln218_reg_5936(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0_MVAU_hls_2 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 575 downto 0 );
    weights_V_TVALID : in STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_2_0_MVAU_hls_2 : entity is "MVAU_hls_2";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of finn_design_MVAU_hls_2_0_MVAU_hls_2 : entity is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of finn_design_MVAU_hls_2_0_MVAU_hls_2 : entity is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of finn_design_MVAU_hls_2_0_MVAU_hls_2 : entity is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of finn_design_MVAU_hls_2_0_MVAU_hls_2 : entity is "4'b1000";
  attribute hls_module : string;
  attribute hls_module of finn_design_MVAU_hls_2_0_MVAU_hls_2 : entity is "yes";
end finn_design_MVAU_hls_2_0_MVAU_hls_2;

architecture STRUCTURE of finn_design_MVAU_hls_2_0_MVAU_hls_2 is
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_6 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_7 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_8 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY : STD_LOGIC;
  signal in0_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal in0_V_TVALID_int_regslice : STD_LOGIC;
  signal out_V_TREADY_int_regslice : STD_LOGIC;
  signal weights_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 575 downto 0 );
  signal weights_V_TVALID_int_regslice : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state4,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_30: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch
     port map (
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      \B_V_data_1_state_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_7,
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_3_[0]\,
      \accu_V_23_reg_6775_reg[15]_0\(23 downto 0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA(23 downto 0),
      \ap_CS_fsm_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_8,
      \ap_CS_fsm_reg[2]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_6,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \inputBuf_V_14_fu_932_reg[26]_0\(26 downto 0) => in0_V_TDATA_int_regslice(26 downto 0),
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      weights_V_TDATA(575 downto 0) => weights_V_TDATA_int_regslice(575 downto 0),
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_8,
      Q => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      R => ap_rst_n_inv
    );
regslice_both_in0_V_U: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[26]_0\(26 downto 0) => in0_V_TDATA_int_regslice(26 downto 0),
      \B_V_data_1_state_reg[1]_0\ => in0_V_TREADY,
      \B_V_data_1_state_reg[1]_1\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_7,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in0_V_TDATA(26 downto 0) => in0_V_TDATA(26 downto 0),
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice
    );
regslice_both_out_V_U: entity work.\finn_design_MVAU_hls_2_0_MVAU_hls_2_regslice_both__parameterized1\
     port map (
      \B_V_data_1_payload_A_reg[23]_0\(23 downto 0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA(23 downto 0),
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_6,
      \B_V_data_1_state_reg[0]_0\ => out_V_TVALID,
      D(0) => ap_NS_fsm(0),
      Q(0) => ap_CS_fsm_state4,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID,
      out_V_TDATA(23 downto 0) => out_V_TDATA(23 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice
    );
regslice_both_weights_V_U: entity work.\finn_design_MVAU_hls_2_0_MVAU_hls_2_regslice_both__parameterized0\
     port map (
      \B_V_data_1_payload_B_reg[575]_0\(575 downto 0) => weights_V_TDATA_int_regslice(575 downto 0),
      \B_V_data_1_state_reg[1]_0\ => weights_V_TREADY,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY,
      weights_V_TDATA(575 downto 0) => weights_V_TDATA(575 downto 0),
      weights_V_TVALID => weights_V_TVALID,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_2_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    weights_V_TVALID : in STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 575 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of finn_design_MVAU_hls_2_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of finn_design_MVAU_hls_2_0 : entity is "finn_design_MVAU_hls_2_0,MVAU_hls_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of finn_design_MVAU_hls_2_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of finn_design_MVAU_hls_2_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of finn_design_MVAU_hls_2_0 : entity is "MVAU_hls_2,Vivado 2022.2";
  attribute hls_module : string;
  attribute hls_module of finn_design_MVAU_hls_2_0 : entity is "yes";
end finn_design_MVAU_hls_2_0;

architecture STRUCTURE of finn_design_MVAU_hls_2_0 is
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "4'b1000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:weights_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of weights_V_TREADY : signal is "xilinx.com:interface:axis:1.0 weights_V TREADY";
  attribute X_INTERFACE_INFO of weights_V_TVALID : signal is "xilinx.com:interface:axis:1.0 weights_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 3, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of weights_V_TDATA : signal is "xilinx.com:interface:axis:1.0 weights_V TDATA";
  attribute X_INTERFACE_PARAMETER of weights_V_TDATA : signal is "XIL_INTERFACENAME weights_V, TDATA_NUM_BYTES 72, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
begin
inst: entity work.finn_design_MVAU_hls_2_0_MVAU_hls_2
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(31 downto 27) => B"00000",
      in0_V_TDATA(26 downto 0) => in0_V_TDATA(26 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(23 downto 0) => out_V_TDATA(23 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID => out_V_TVALID,
      weights_V_TDATA(575 downto 0) => weights_V_TDATA(575 downto 0),
      weights_V_TREADY => weights_V_TREADY,
      weights_V_TVALID => weights_V_TVALID
    );
end STRUCTURE;
