<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
   <name preferredWidth="212" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="232" />
   <clocksource preferredWidth="231" />
   <frequency preferredWidth="212" />
  </columns>
 </clocktable>
 <window width="1100" height="800" x="0" y="0" />
 <library
   expandedCategories="Library/Peripherals,Library/Microcontroller Peripherals,Library,Library/Peripherals/Microcontroller Peripherals,Project" />
 <hdlexample language="VHDL" />
 <generation synthesis="VHDL" path="henry_test" />
</preferences>
