TRACE::2024-11-21.14:27:07::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:07::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:07::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:08::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:27:08::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:08::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:27:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-21.14:27:12::SCWPlatform::Opened new HwDB with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:12::SCWWriter::formatted JSON is {
	"platformName":	"AES_ECB_INTR_FULL_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AES_ECB_INTR_FULL_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/AES_ECB_INTR_FULL_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-11-21.14:27:12::SCWWriter::formatted JSON is {
	"platformName":	"AES_ECB_INTR_FULL_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AES_ECB_INTR_FULL_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/AES_ECB_INTR_FULL_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AES_ECB_INTR_FULL_wrapper",
	"systems":	[{
			"systemName":	"AES_ECB_INTR_FULL_wrapper",
			"systemDesc":	"AES_ECB_INTR_FULL_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AES_ECB_INTR_FULL_wrapper"
		}]
}
TRACE::2024-11-21.14:27:12::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-11-21.14:27:12::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-21.14:27:12::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-11-21.14:27:12::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-11-21.14:27:12::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:12::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:12::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:12::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:27:12::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:27:12::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:12::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:27:12::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:12::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:12::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:12::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:27:12::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:27:12::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:12::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:27:12::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2024-11-21.14:27:12::SCWPlatform::Generating the sources  .
TRACE::2024-11-21.14:27:12::SCWBDomain::Generating boot domain sources.
TRACE::2024-11-21.14:27:12::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2024-11-21.14:27:12::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:12::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:12::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:12::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:27:12::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:27:12::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:12::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:27:12::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-21.14:27:12::SCWMssOS::No sw design opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:12::SCWMssOS::mss does not exists at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:12::SCWMssOS::Creating sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:12::SCWMssOS::Adding the swdes entry, created swdb H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:12::SCWMssOS::updating the scw layer changes to swdes at   H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:12::SCWMssOS::Writing mss at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:12::SCWMssOS::Completed writing the mss file at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-11-21.14:27:12::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-11-21.14:27:13::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-11-21.14:27:13::SCWBDomain::Completed writing the mss file at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-11-21.14:27:41::SCWPlatform::Generating sources Done.
TRACE::2024-11-21.14:27:41::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:41::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:41::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:41::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:27:41::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:41::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:27:41::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:41::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:27:41::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:41::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2024-11-21.14:27:41::SCWMssOS::Could not open the swdb for H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2024-11-21.14:27:41::SCWMssOS::Could not open the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2024-11-21.14:27:41::SCWMssOS::Cleared the swdb table entry
TRACE::2024-11-21.14:27:41::SCWMssOS::No sw design opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:41::SCWMssOS::mss exists loading the mss file  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:41::SCWMssOS::Opened the sw design from mss  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:41::SCWMssOS::Adding the swdes entry H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-21.14:27:41::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-21.14:27:41::SCWMssOS::Opened the sw design.  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:41::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:41::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:41::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:41::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:27:41::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:41::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:27:41::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:41::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:27:41::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:41::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:27:41::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:41::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:41::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:41::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:41::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:27:41::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:41::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:27:41::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:41::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:27:41::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:41::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:27:41::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:41::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:41::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:41::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:41::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:27:42::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:42::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:27:42::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:42::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:27:42::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:42::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:27:42::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:42::SCWWriter::formatted JSON is {
	"platformName":	"AES_ECB_INTR_FULL_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AES_ECB_INTR_FULL_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/AES_ECB_INTR_FULL_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AES_ECB_INTR_FULL_wrapper",
	"systems":	[{
			"systemName":	"AES_ECB_INTR_FULL_wrapper",
			"systemDesc":	"AES_ECB_INTR_FULL_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AES_ECB_INTR_FULL_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b853c5646237d7e214d7a9fd25ea8ef5",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-21.14:27:42::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:42::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:42::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:42::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:27:42::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:42::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:27:42::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:42::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:27:42::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:42::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:27:42::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:42::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:42::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:42::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:42::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:27:42::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:42::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:27:42::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:42::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:27:42::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:42::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:27:42::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:42::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:42::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:42::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:42::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:27:42::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:42::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:27:42::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:42::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:27:42::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:42::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:27:42::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:42::SCWWriter::formatted JSON is {
	"platformName":	"AES_ECB_INTR_FULL_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AES_ECB_INTR_FULL_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/AES_ECB_INTR_FULL_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AES_ECB_INTR_FULL_wrapper",
	"systems":	[{
			"systemName":	"AES_ECB_INTR_FULL_wrapper",
			"systemDesc":	"AES_ECB_INTR_FULL_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AES_ECB_INTR_FULL_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b853c5646237d7e214d7a9fd25ea8ef5",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-21.14:27:45::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-21.14:27:45::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-11-21.14:27:45::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-11-21.14:27:45::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:45::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:45::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:45::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:27:45::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:27:45::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:45::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:27:45::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:45::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:45::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:45::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:27:45::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:27:45::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:45::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:27:45::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:27:45::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:27:45::SCWMssOS::No sw design opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:27:45::SCWMssOS::mss does not exists at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:27:45::SCWMssOS::Creating sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:27:45::SCWMssOS::Adding the swdes entry, created swdb H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:27:45::SCWMssOS::updating the scw layer changes to swdes at   H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:27:45::SCWMssOS::Writing mss at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:27:45::SCWMssOS::Completed writing the mss file at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-11-21.14:27:45::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-11-21.14:27:45::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-11-21.14:27:45::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:45::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:45::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:45::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:27:45::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:27:45::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:45::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:27:46::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:46::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:27:46::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:46::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:27:46::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:27:46::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:46::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:27:46::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:46::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:27:46::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:46::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:27:46::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:27:46::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:46::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:27:46::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:46::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:27:46::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:27:46::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:27:46::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:27:46::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:46::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:27:46::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:27:46::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:27:46::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:27:46::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:27:46::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:27:46::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:46::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:27:46::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:27:46::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:27:46::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:27:46::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:27:46::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:27:46::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:46::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:27:46::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:27:46::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:27:46::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:27:46::SCWWriter::formatted JSON is {
	"platformName":	"AES_ECB_INTR_FULL_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AES_ECB_INTR_FULL_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/AES_ECB_INTR_FULL_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AES_ECB_INTR_FULL_wrapper",
	"systems":	[{
			"systemName":	"AES_ECB_INTR_FULL_wrapper",
			"systemDesc":	"AES_ECB_INTR_FULL_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AES_ECB_INTR_FULL_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b853c5646237d7e214d7a9fd25ea8ef5",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-21.14:27:46::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:27:46::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:27:46::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:27:46::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:46::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:27:46::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:27:46::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:27:47::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:27:47::SCWMssOS::Completed writing the mss file at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-11-21.14:27:47::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2024-11-21.14:28:09::SCWPlatform::Started generating the artifacts platform AES_ECB_INTR_FULL_wrapper
TRACE::2024-11-21.14:28:09::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-21.14:28:09::SCWPlatform::Started generating the artifacts for system configuration AES_ECB_INTR_FULL_wrapper
LOG::2024-11-21.14:28:09::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-21.14:28:09::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-21.14:28:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-21.14:28:09::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-21.14:28:09::SCWSystem::Checking the domain standalone_domain
LOG::2024-11-21.14:28:09::SCWSystem::Not a boot domain 
LOG::2024-11-21.14:28:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-11-21.14:28:09::SCWDomain::Generating domain artifcats
TRACE::2024-11-21.14:28:09::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-21.14:28:09::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/export/AES_ECB_INTR_FULL_wrapper/sw/AES_ECB_INTR_FULL_wrapper/qemu/
TRACE::2024-11-21.14:28:09::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/export/AES_ECB_INTR_FULL_wrapper/sw/AES_ECB_INTR_FULL_wrapper/standalone_domain/qemu/
TRACE::2024-11-21.14:28:09::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-21.14:28:09::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:09::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:09::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:09::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:09::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:09::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:09::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:09::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:09::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:09::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-11-21.14:28:09::SCWMssOS::Could not open the swdb for H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2024-11-21.14:28:09::SCWMssOS::Could not open the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2024-11-21.14:28:09::SCWMssOS::Cleared the swdb table entry
TRACE::2024-11-21.14:28:09::SCWMssOS::No sw design opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:10::SCWMssOS::mss exists loading the mss file  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:10::SCWMssOS::Opened the sw design from mss  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:10::SCWMssOS::Adding the swdes entry H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-11-21.14:28:10::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-21.14:28:10::SCWMssOS::Opened the sw design.  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:10::SCWMssOS::Completed writing the mss file at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-11-21.14:28:10::SCWMssOS::Mss edits present, copying mssfile into export location H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-21.14:28:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-21.14:28:10::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-11-21.14:28:10::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-21.14:28:10::SCWMssOS::Copying to export directory.
TRACE::2024-11-21.14:28:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-21.14:28:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-11-21.14:28:10::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-11-21.14:28:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-11-21.14:28:10::SCWSystem::Completed Processing the sysconfig AES_ECB_INTR_FULL_wrapper
LOG::2024-11-21.14:28:10::SCWPlatform::Completed generating the artifacts for system configuration AES_ECB_INTR_FULL_wrapper
TRACE::2024-11-21.14:28:10::SCWPlatform::Started preparing the platform 
TRACE::2024-11-21.14:28:10::SCWSystem::Writing the bif file for system config AES_ECB_INTR_FULL_wrapper
TRACE::2024-11-21.14:28:10::SCWSystem::dir created 
TRACE::2024-11-21.14:28:10::SCWSystem::Writing the bif 
TRACE::2024-11-21.14:28:10::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-21.14:28:10::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-21.14:28:10::SCWPlatform::Completed generating the platform
TRACE::2024-11-21.14:28:10::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:10::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:10::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:10::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:10::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:10::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:10::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:10::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:10::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:10::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:10::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:10::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:10::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:10::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:10::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:10::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:10::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:10::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:10::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:10::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:10::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:10::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:10::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:10::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:10::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:10::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:10::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:10::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:10::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:10::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:10::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:10::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:10::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:11::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:11::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:11::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:11::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:11::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:11::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:11::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:11::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:11::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:11::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:11::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:11::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:11::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:11::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:11::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:11::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:11::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:11::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:11::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:11::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:11::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:11::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:11::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:11::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:11::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:11::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:11::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:11::SCWWriter::formatted JSON is {
	"platformName":	"AES_ECB_INTR_FULL_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AES_ECB_INTR_FULL_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/AES_ECB_INTR_FULL_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AES_ECB_INTR_FULL_wrapper",
	"systems":	[{
			"systemName":	"AES_ECB_INTR_FULL_wrapper",
			"systemDesc":	"AES_ECB_INTR_FULL_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AES_ECB_INTR_FULL_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b853c5646237d7e214d7a9fd25ea8ef5",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e624d0ea596b747b265c7152742929a0",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-21.14:28:11::SCWPlatform::updated the xpfm file.
TRACE::2024-11-21.14:28:11::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:11::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:11::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:11::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:11::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:11::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:11::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:11::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:11::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:11::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:11::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:11::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:11::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:11::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:11::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:11::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:11::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:11::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:11::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:11::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:11::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:12::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:12::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:12::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:12::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:12::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:12::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:12::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:12::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:12::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:12::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:12::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:12::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:12::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:12::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:12::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:12::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:12::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:12::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:12::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:12::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:12::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:12::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:12::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:12::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:12::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:12::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:12::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:12::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:12::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:12::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:12::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:12::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:12::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:12::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:12::SCWWriter::formatted JSON is {
	"platformName":	"AES_ECB_INTR_FULL_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AES_ECB_INTR_FULL_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/AES_ECB_INTR_FULL_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AES_ECB_INTR_FULL_wrapper",
	"systems":	[{
			"systemName":	"AES_ECB_INTR_FULL_wrapper",
			"systemDesc":	"AES_ECB_INTR_FULL_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AES_ECB_INTR_FULL_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b853c5646237d7e214d7a9fd25ea8ef5",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e624d0ea596b747b265c7152742929a0",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-21.14:28:12::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:12::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:12::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:12::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:12::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:12::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:12::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:12::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:12::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:13::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:13::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:13::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:13::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:13::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:13::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:13::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:13::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:13::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:13::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:13::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:13::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:13::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:13::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:13::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:13::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:13::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:13::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:13::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:13::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:13::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:13::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:13::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:13::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:13::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:13::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:13::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:13::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:13::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:13::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:13::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:13::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:13::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:13::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:13::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:13::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:13::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:13::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:13::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:13::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:13::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:13::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:13::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:13::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:14::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:14::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:14::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:14::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:14::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:14::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:14::SCWWriter::formatted JSON is {
	"platformName":	"AES_ECB_INTR_FULL_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AES_ECB_INTR_FULL_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/AES_ECB_INTR_FULL_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AES_ECB_INTR_FULL_wrapper",
	"systems":	[{
			"systemName":	"AES_ECB_INTR_FULL_wrapper",
			"systemDesc":	"AES_ECB_INTR_FULL_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AES_ECB_INTR_FULL_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b853c5646237d7e214d7a9fd25ea8ef5",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e624d0ea596b747b265c7152742929a0",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-21.14:28:14::SCWPlatform::Started generating the artifacts platform AES_ECB_INTR_FULL_wrapper
TRACE::2024-11-21.14:28:14::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-21.14:28:14::SCWPlatform::Started generating the artifacts for system configuration AES_ECB_INTR_FULL_wrapper
LOG::2024-11-21.14:28:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-11-21.14:28:14::SCWDomain::Generating domain artifcats
TRACE::2024-11-21.14:28:14::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-21.14:28:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/export/AES_ECB_INTR_FULL_wrapper/sw/AES_ECB_INTR_FULL_wrapper/qemu/
TRACE::2024-11-21.14:28:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/export/AES_ECB_INTR_FULL_wrapper/sw/AES_ECB_INTR_FULL_wrapper/standalone_domain/qemu/
TRACE::2024-11-21.14:28:14::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-21.14:28:14::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:14::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:14::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:14::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:14::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:14::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:14::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:14::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:14::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:14::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:14::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:14::SCWMssOS::Completed writing the mss file at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-11-21.14:28:14::SCWMssOS::Mss edits present, copying mssfile into export location H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-21.14:28:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-21.14:28:14::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-11-21.14:28:14::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-21.14:28:14::SCWMssOS::Copying to export directory.
TRACE::2024-11-21.14:28:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-21.14:28:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-11-21.14:28:15::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-11-21.14:28:15::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-11-21.14:28:15::SCWSystem::Completed Processing the sysconfig AES_ECB_INTR_FULL_wrapper
LOG::2024-11-21.14:28:15::SCWPlatform::Completed generating the artifacts for system configuration AES_ECB_INTR_FULL_wrapper
TRACE::2024-11-21.14:28:15::SCWPlatform::Started preparing the platform 
TRACE::2024-11-21.14:28:15::SCWSystem::Writing the bif file for system config AES_ECB_INTR_FULL_wrapper
TRACE::2024-11-21.14:28:15::SCWSystem::dir created 
TRACE::2024-11-21.14:28:15::SCWSystem::Writing the bif 
TRACE::2024-11-21.14:28:15::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-21.14:28:15::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-21.14:28:15::SCWPlatform::Completed generating the platform
TRACE::2024-11-21.14:28:15::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:15::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:15::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:15::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:15::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:15::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:15::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:15::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:15::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:15::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:15::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:15::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:15::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:15::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:15::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:15::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:15::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:15::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:15::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:15::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:15::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:15::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:15::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:15::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:15::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:15::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:15::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:15::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:15::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:15::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:28:15::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:15::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:15::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:15::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:15::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:15::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:15::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:15::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:15::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:15::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:15::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:15::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:15::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:15::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:15::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:15::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:15::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:16::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:16::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:16::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:16::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:16::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:16::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:16::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:28:16::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:28:16::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:28:16::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:16::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:28:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:28:16::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:16::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:28:16::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:28:16::SCWWriter::formatted JSON is {
	"platformName":	"AES_ECB_INTR_FULL_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AES_ECB_INTR_FULL_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/AES_ECB_INTR_FULL_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AES_ECB_INTR_FULL_wrapper",
	"systems":	[{
			"systemName":	"AES_ECB_INTR_FULL_wrapper",
			"systemDesc":	"AES_ECB_INTR_FULL_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AES_ECB_INTR_FULL_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b853c5646237d7e214d7a9fd25ea8ef5",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e624d0ea596b747b265c7152742929a0",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-21.14:28:16::SCWPlatform::updated the xpfm file.
LOG::2024-11-21.14:30:32::SCWPlatform::Started generating the artifacts platform AES_ECB_INTR_FULL_wrapper
TRACE::2024-11-21.14:30:32::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-21.14:30:32::SCWPlatform::Started generating the artifacts for system configuration AES_ECB_INTR_FULL_wrapper
LOG::2024-11-21.14:30:32::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-21.14:30:32::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-21.14:30:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-21.14:30:32::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-11-21.14:30:32::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:30:32::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:30:32::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:30:32::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:30:32::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:30:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:30:32::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:30:32::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:30:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:30:32::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:30:32::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:30:32::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:30:32::SCWBDomain::Completed writing the mss file at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-11-21.14:30:32::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-21.14:30:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-21.14:30:32::SCWBDomain::System Command Ran  H:&  cd  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl & make 
TRACE::2024-11-21.14:30:33::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2024-11-21.14:30:33::SCWBDomain::make[1]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:33::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-11-21.14:30:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/AES_ECB_INTR_DEC_v1_0/src"

TRACE::2024-11-21.14:30:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/AES_ECB_INTR_DEC_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2024-11-21.14:30:33::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2024-11-21.14:30:33::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:33::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:33::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/AES_ECB_INTR_DEC_v1_0/src'

TRACE::2024-11-21.14:30:33::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:33::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/AES_ECB_INTR_DEC_v1_0/src'

TRACE::2024-11-21.14:30:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/AES_ECB_INTR_v1_0/src"

TRACE::2024-11-21.14:30:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/AES_ECB_INTR_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-21.14:30:33::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-21.14:30:33::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:33::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:33::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/AES_ECB_INTR_v1_0/src'

TRACE::2024-11-21.14:30:33::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:33::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/AES_ECB_INTR_v1_0/src'

TRACE::2024-11-21.14:30:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-11-21.14:30:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-21.14:30:33::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-21.14:30:33::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:33::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:33::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2024-11-21.14:30:33::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:33::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2024-11-21.14:30:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-11-21.14:30:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-21.14:30:33::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-21.14:30:33::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:33::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:33::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2024-11-21.14:30:33::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:33::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2024-11-21.14:30:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-11-21.14:30:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-21.14:30:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-21.14:30:33::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:33::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:33::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2024-11-21.14:30:33::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:33::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2024-11-21.14:30:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-11-21.14:30:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-21.14:30:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-21.14:30:33::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:33::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:33::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2024-11-21.14:30:33::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:33::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2024-11-21.14:30:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-11-21.14:30:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-21.14:30:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-21.14:30:33::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:33::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:33::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2024-11-21.14:30:33::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:33::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2024-11-21.14:30:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-11-21.14:30:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-21.14:30:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-21.14:30:34::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:34::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:34::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2024-11-21.14:30:34::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:34::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2024-11-21.14:30:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-11-21.14:30:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-21.14:30:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-21.14:30:34::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:34::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:34::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2024-11-21.14:30:34::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:34::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2024-11-21.14:30:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-11-21.14:30:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-21.14:30:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-21.14:30:34::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:34::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:34::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2024-11-21.14:30:34::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:34::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2024-11-21.14:30:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-11-21.14:30:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-21.14:30:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-21.14:30:34::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:34::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:34::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2024-11-21.14:30:34::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:34::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2024-11-21.14:30:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-11-21.14:30:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-21.14:30:34::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-21.14:30:34::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:34::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:34::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2024-11-21.14:30:34::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:34::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2024-11-21.14:30:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-11-21.14:30:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-21.14:30:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-21.14:30:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:35::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:35::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2024-11-21.14:30:35::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:35::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2024-11-21.14:30:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-11-21.14:30:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-21.14:30:35::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-21.14:30:35::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:35::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:35::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2024-11-21.14:30:35::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:35::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2024-11-21.14:30:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-11-21.14:30:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-21.14:30:35::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-21.14:30:35::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:35::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:35::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2024-11-21.14:30:37::SCWBDomain::make[3]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:37::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2024-11-21.14:30:37::SCWBDomain::make[3]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:37::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2024-11-21.14:30:37::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:37::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2024-11-21.14:30:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-11-21.14:30:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-21.14:30:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-21.14:30:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:37::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:37::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2024-11-21.14:30:37::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:37::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2024-11-21.14:30:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-11-21.14:30:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-21.14:30:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-21.14:30:37::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:37::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:37::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2024-11-21.14:30:37::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:37::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2024-11-21.14:30:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-11-21.14:30:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-21.14:30:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-21.14:30:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:37::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:37::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2024-11-21.14:30:37::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:37::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2024-11-21.14:30:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2024-11-21.14:30:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-21.14:30:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-21.14:30:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:37::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:37::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2024-11-21.14:30:38::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:38::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2024-11-21.14:30:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2024-11-21.14:30:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-21.14:30:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-21.14:30:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:38::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:38::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2024-11-21.14:30:38::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:38::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2024-11-21.14:30:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/AES_ECB_INTR_DEC_v1_0/src"

TRACE::2024-11-21.14:30:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/AES_ECB_INTR_DEC_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-21.14:30:38::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-21.14:30:38::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:38::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:38::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/AES_ECB_INTR_DEC_v1_0/src'

TRACE::2024-11-21.14:30:38::SCWBDomain::"Compiling AES_ECB_INTR_DEC..."

TRACE::2024-11-21.14:30:38::SCWBDomain::make[3]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:38::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/AES_ECB_INTR_DEC_v1_0/src'

TRACE::2024-11-21.14:30:38::SCWBDomain::make[3]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:38::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/AES_ECB_INTR_DEC_v1_0/src'

TRACE::2024-11-21.14:30:38::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:38::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/AES_ECB_INTR_DEC_v1_0/src'

TRACE::2024-11-21.14:30:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/AES_ECB_INTR_v1_0/src"

TRACE::2024-11-21.14:30:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/AES_ECB_INTR_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-11-21.14:30:38::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-11-21.14:30:38::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:38::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:38::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/AES_ECB_INTR_v1_0/src'

TRACE::2024-11-21.14:30:38::SCWBDomain::"Compiling AES_ECB_INTR..."

TRACE::2024-11-21.14:30:39::SCWBDomain::make[3]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:39::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/AES_ECB_INTR_v1_0/src'

TRACE::2024-11-21.14:30:39::SCWBDomain::make[3]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:39::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/AES_ECB_INTR_v1_0/src'

TRACE::2024-11-21.14:30:39::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:39::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/AES_ECB_INTR_v1_0/src'

TRACE::2024-11-21.14:30:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-11-21.14:30:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-21.14:30:39::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-21.14:30:39::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:39::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:39::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2024-11-21.14:30:39::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2024-11-21.14:30:39::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:39::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2024-11-21.14:30:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-11-21.14:30:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-11-21.14:30:39::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-11-21.14:30:39::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:39::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:39::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2024-11-21.14:30:39::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2024-11-21.14:30:39::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:39::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2024-11-21.14:30:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-11-21.14:30:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-21.14:30:39::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-21.14:30:39::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:39::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:39::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2024-11-21.14:30:39::SCWBDomain::"Compiling ddrps"

TRACE::2024-11-21.14:30:39::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:39::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2024-11-21.14:30:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-11-21.14:30:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-21.14:30:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-21.14:30:39::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-21.14:30:40::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:40::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2024-11-21.14:30:40::SCWBDomain::"Compiling devcfg"

TRACE::2024-11-21.14:30:41::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:41::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2024-11-21.14:30:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-11-21.14:30:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-21.14:30:41::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-21.14:30:41::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:41::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:41::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2024-11-21.14:30:41::SCWBDomain::"Compiling dmaps"

TRACE::2024-11-21.14:30:42::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:42::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2024-11-21.14:30:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-11-21.14:30:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-21.14:30:42::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-21.14:30:42::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:42::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:42::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2024-11-21.14:30:42::SCWBDomain::"Compiling emacps"

TRACE::2024-11-21.14:30:44::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:44::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2024-11-21.14:30:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-11-21.14:30:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-21.14:30:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-21.14:30:44::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-21.14:30:44::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:44::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2024-11-21.14:30:44::SCWBDomain::"Compiling gpiops"

TRACE::2024-11-21.14:30:46::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:46::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2024-11-21.14:30:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-11-21.14:30:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-21.14:30:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-21.14:30:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-21.14:30:46::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:46::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2024-11-21.14:30:46::SCWBDomain::"Compiling qspips"

TRACE::2024-11-21.14:30:48::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:48::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2024-11-21.14:30:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-11-21.14:30:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-21.14:30:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-21.14:30:48::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-21.14:30:48::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:48::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2024-11-21.14:30:48::SCWBDomain::"Compiling scugic"

TRACE::2024-11-21.14:30:49::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:49::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2024-11-21.14:30:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-11-21.14:30:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-21.14:30:49::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-21.14:30:49::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:49::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:49::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2024-11-21.14:30:49::SCWBDomain::"Compiling scutimer"

TRACE::2024-11-21.14:30:50::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:50::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2024-11-21.14:30:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-11-21.14:30:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-21.14:30:50::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-21.14:30:50::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-21.14:30:50::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:50::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2024-11-21.14:30:50::SCWBDomain::"Compiling scuwdt"

TRACE::2024-11-21.14:30:51::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:51::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2024-11-21.14:30:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-11-21.14:30:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-11-21.14:30:51::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-11-21.14:30:51::SCWBDomain::les -g -Wall -Wextra"

TRACE::2024-11-21.14:30:51::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:51::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2024-11-21.14:30:51::SCWBDomain::"Compiling sdps"

TRACE::2024-11-21.14:30:53::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:30:53::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2024-11-21.14:30:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-11-21.14:30:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-21.14:30:53::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-21.14:30:53::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:30:53::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:30:53::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2024-11-21.14:30:53::SCWBDomain::"Compiling standalone"

TRACE::2024-11-21.14:31:00::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:31:00::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2024-11-21.14:31:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-11-21.14:31:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-21.14:31:00::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-21.14:31:00::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-21.14:31:00::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:31:00::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2024-11-21.14:31:00::SCWBDomain::"Compiling uartps"

TRACE::2024-11-21.14:31:02::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:31:02::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2024-11-21.14:31:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-11-21.14:31:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-21.14:31:02::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-21.14:31:02::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:02::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:31:02::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2024-11-21.14:31:02::SCWBDomain::"Compiling usbps"

TRACE::2024-11-21.14:31:04::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:31:04::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2024-11-21.14:31:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-11-21.14:31:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-21.14:31:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-21.14:31:04::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-21.14:31:04::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:31:04::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2024-11-21.14:31:04::SCWBDomain::"Compiling xadcps"

TRACE::2024-11-21.14:31:06::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:31:06::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2024-11-21.14:31:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2024-11-21.14:31:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-21.14:31:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-21.14:31:06::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-21.14:31:06::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:31:06::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2024-11-21.14:31:06::SCWBDomain::"Compiling XilFFs Library"

TRACE::2024-11-21.14:31:07::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:31:07::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2024-11-21.14:31:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2024-11-21.14:31:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-21.14:31:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-21.14:31:07::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-21.14:31:07::SCWBDomain::make[2]: Entering directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_
TRACE::2024-11-21.14:31:08::SCWBDomain::INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2024-11-21.14:31:08::SCWBDomain::make[2]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:31:08::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2024-11-21.14:31:08::SCWBDomain::'Finished building libraries'

TRACE::2024-11-21.14:31:08::SCWBDomain::make[1]: Leaving directory 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_I
TRACE::2024-11-21.14:31:08::SCWBDomain::NTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-11-21.14:31:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2024-11-21.14:31:08::SCWBDomain::include -I.

TRACE::2024-11-21.14:31:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-11-21.14:31:08::SCWBDomain::9_0/include -I.

TRACE::2024-11-21.14:31:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-11-21.14:31:08::SCWBDomain::0/include -I.

TRACE::2024-11-21.14:31:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2024-11-21.14:31:08::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2024-11-21.14:31:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-11-21.14:31:09::SCWBDomain::0/include -I.

TRACE::2024-11-21.14:31:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2024-11-21.14:31:09::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2024-11-21.14:31:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-11-21.14:31:09::SCWBDomain::9_0/include -I.

TRACE::2024-11-21.14:31:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-11-21.14:31:09::SCWBDomain::0/include -I.

TRACE::2024-11-21.14:31:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-11-21.14:31:09::SCWBDomain::9_0/include -I.

TRACE::2024-11-21.14:31:10::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2024-11-21.14:31:10::SCWBDomain::_cortexa9_0/include -I.

TRACE::2024-11-21.14:31:10::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-11-21.14:31:10::SCWBDomain::9_0/include -I.

TRACE::2024-11-21.14:31:10::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2024-11-21.14:31:10::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-11-21.14:31:10::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2024-11-21.14:31:10::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2024-11-21.14:31:10::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2024-11-21.14:31:10::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2024-11-21.14:31:10::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-11-21.14:31:11::SCWSystem::Checking the domain standalone_domain
LOG::2024-11-21.14:31:11::SCWSystem::Not a boot domain 
LOG::2024-11-21.14:31:11::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-11-21.14:31:11::SCWDomain::Generating domain artifcats
TRACE::2024-11-21.14:31:11::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-21.14:31:11::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/export/AES_ECB_INTR_FULL_wrapper/sw/AES_ECB_INTR_FULL_wrapper/qemu/
TRACE::2024-11-21.14:31:11::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/export/AES_ECB_INTR_FULL_wrapper/sw/AES_ECB_INTR_FULL_wrapper/standalone_domain/qemu/
TRACE::2024-11-21.14:31:11::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-21.14:31:11::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:11::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:11::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:11::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:31:11::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:31:11::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:31:11::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:31:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:31:11::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:31:11::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:31:11::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:31:11::SCWMssOS::Completed writing the mss file at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-11-21.14:31:11::SCWMssOS::Mss edits present, copying mssfile into export location H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:31:11::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-21.14:31:11::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-21.14:31:11::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-11-21.14:31:11::SCWMssOS::doing bsp build ... 
TRACE::2024-11-21.14:31:11::SCWMssOS::System Command Ran  H: & cd  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2024-11-21.14:31:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/AES_ECB_INTR_DEC_v1_0/src"

TRACE::2024-11-21.14:31:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AES_ECB_INTR_DEC_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2024-11-21.14:31:11::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2024-11-21.14:31:11::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/AES_ECB_INTR_v1_0/src"

TRACE::2024-11-21.14:31:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AES_ECB_INTR_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-21.14:31:11::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-21.14:31:11::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-11-21.14:31:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-21.14:31:12::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-21.14:31:12::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-11-21.14:31:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-21.14:31:12::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-21.14:31:12::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-11-21.14:31:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-21.14:31:12::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-21.14:31:12::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-11-21.14:31:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-21.14:31:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-21.14:31:12::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-11-21.14:31:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-21.14:31:12::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-21.14:31:12::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-11-21.14:31:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-21.14:31:12::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-21.14:31:12::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-11-21.14:31:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-21.14:31:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-21.14:31:12::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-11-21.14:31:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-21.14:31:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-21.14:31:13::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-11-21.14:31:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-21.14:31:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-21.14:31:13::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-11-21.14:31:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-21.14:31:13::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-21.14:31:13::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-11-21.14:31:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-21.14:31:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-21.14:31:13::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-11-21.14:31:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-21.14:31:13::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-21.14:31:13::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-11-21.14:31:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-21.14:31:13::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-21.14:31:13::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-11-21.14:31:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-21.14:31:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-21.14:31:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-11-21.14:31:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-21.14:31:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-21.14:31:16::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-11-21.14:31:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-21.14:31:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-21.14:31:16::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/AES_ECB_INTR_DEC_v1_0/src"

TRACE::2024-11-21.14:31:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AES_ECB_INTR_DEC_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-21.14:31:16::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-21.14:31:16::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:16::SCWMssOS::"Compiling AES_ECB_INTR_DEC..."

TRACE::2024-11-21.14:31:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/AES_ECB_INTR_v1_0/src"

TRACE::2024-11-21.14:31:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AES_ECB_INTR_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-11-21.14:31:17::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-11-21.14:31:17::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:17::SCWMssOS::"Compiling AES_ECB_INTR..."

TRACE::2024-11-21.14:31:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-11-21.14:31:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-21.14:31:17::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-21.14:31:17::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:17::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2024-11-21.14:31:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-11-21.14:31:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-11-21.14:31:18::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-11-21.14:31:18::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:18::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2024-11-21.14:31:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-11-21.14:31:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-21.14:31:18::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-21.14:31:18::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:18::SCWMssOS::"Compiling ddrps"

TRACE::2024-11-21.14:31:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-11-21.14:31:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-21.14:31:18::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-21.14:31:18::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-21.14:31:18::SCWMssOS::"Compiling devcfg"

TRACE::2024-11-21.14:31:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-11-21.14:31:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-21.14:31:19::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-21.14:31:19::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:19::SCWMssOS::"Compiling dmaps"

TRACE::2024-11-21.14:31:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-11-21.14:31:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-21.14:31:21::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-21.14:31:21::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:21::SCWMssOS::"Compiling emacps"

TRACE::2024-11-21.14:31:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-11-21.14:31:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-21.14:31:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-21.14:31:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-21.14:31:23::SCWMssOS::"Compiling gpiops"

TRACE::2024-11-21.14:31:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-11-21.14:31:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-21.14:31:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-21.14:31:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-21.14:31:24::SCWMssOS::"Compiling qspips"

TRACE::2024-11-21.14:31:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-11-21.14:31:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-21.14:31:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-21.14:31:26::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-21.14:31:26::SCWMssOS::"Compiling scugic"

TRACE::2024-11-21.14:31:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-11-21.14:31:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-21.14:31:27::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-21.14:31:27::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:27::SCWMssOS::"Compiling scutimer"

TRACE::2024-11-21.14:31:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-11-21.14:31:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-21.14:31:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-21.14:31:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-21.14:31:29::SCWMssOS::"Compiling scuwdt"

TRACE::2024-11-21.14:31:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-11-21.14:31:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-11-21.14:31:29::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-11-21.14:31:29::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-11-21.14:31:30::SCWMssOS::"Compiling sdps"

TRACE::2024-11-21.14:31:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-11-21.14:31:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-21.14:31:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-21.14:31:31::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:31::SCWMssOS::"Compiling standalone"

TRACE::2024-11-21.14:31:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-11-21.14:31:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-21.14:31:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-21.14:31:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-21.14:31:38::SCWMssOS::"Compiling uartps"

TRACE::2024-11-21.14:31:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-11-21.14:31:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-21.14:31:40::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-21.14:31:40::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-11-21.14:31:40::SCWMssOS::"Compiling usbps"

TRACE::2024-11-21.14:31:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-11-21.14:31:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-21.14:31:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-21.14:31:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-21.14:31:42::SCWMssOS::"Compiling xadcps"

TRACE::2024-11-21.14:31:43::SCWMssOS::'Finished building libraries'

TRACE::2024-11-21.14:31:46::SCWMssOS::Copying to export directory.
TRACE::2024-11-21.14:31:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-21.14:31:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-21.14:31:48::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-11-21.14:31:48::SCWSystem::Completed Processing the sysconfig AES_ECB_INTR_FULL_wrapper
LOG::2024-11-21.14:31:48::SCWPlatform::Completed generating the artifacts for system configuration AES_ECB_INTR_FULL_wrapper
TRACE::2024-11-21.14:31:48::SCWPlatform::Started preparing the platform 
TRACE::2024-11-21.14:31:49::SCWSystem::Writing the bif file for system config AES_ECB_INTR_FULL_wrapper
TRACE::2024-11-21.14:31:49::SCWSystem::dir created 
TRACE::2024-11-21.14:31:49::SCWSystem::Writing the bif 
TRACE::2024-11-21.14:31:49::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-21.14:31:49::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-21.14:31:49::SCWPlatform::Completed generating the platform
TRACE::2024-11-21.14:31:49::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:31:49::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:31:49::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:31:49::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:31:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:31:49::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:31:49::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:31:49::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:31:49::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:31:49::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:31:49::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:31:49::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:31:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:31:49::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:31:49::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:31:49::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:31:49::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:31:49::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:31:49::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:31:49::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:31:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:31:49::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:31:49::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:31:49::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-21.14:31:49::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:31:49::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:31:49::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:31:49::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:31:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:31:49::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:31:49::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:31:49::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:31:49::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:31:49::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:31:49::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:31:49::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:31:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:31:49::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:31:49::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:31:49::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:31:49::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:31:49::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:49::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:31:49::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:31:49::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:31:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:31:49::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:31:49::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:31:49::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:31:49::SCWWriter::formatted JSON is {
	"platformName":	"AES_ECB_INTR_FULL_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AES_ECB_INTR_FULL_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/AES_ECB_INTR_FULL_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AES_ECB_INTR_FULL_wrapper",
	"systems":	[{
			"systemName":	"AES_ECB_INTR_FULL_wrapper",
			"systemDesc":	"AES_ECB_INTR_FULL_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AES_ECB_INTR_FULL_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b853c5646237d7e214d7a9fd25ea8ef5",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e624d0ea596b747b265c7152742929a0",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-21.14:31:49::SCWPlatform::updated the xpfm file.
TRACE::2024-11-21.14:31:50::SCWPlatform::Trying to open the hw design at H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:50::SCWPlatform::DSA given H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:50::SCWPlatform::DSA absoulate path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:50::SCWPlatform::DSA directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw
TRACE::2024-11-21.14:31:50::SCWPlatform:: Platform Path H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/hw/AES_ECB_INTR_FULL_wrapper.xsa
TRACE::2024-11-21.14:31:50::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-21.14:31:50::SCWPlatform::Trying to set the existing hwdb with name AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:31:50::SCWPlatform::Opened existing hwdb AES_ECB_INTR_wrapper_0
TRACE::2024-11-21.14:31:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-21.14:31:50::SCWMssOS::Checking the sw design at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-21.14:31:50::SCWMssOS::DEBUG:  swdes dump  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-21.14:31:50::SCWMssOS::Sw design exists and opened at  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
