Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -incremental -timeprecision_vhdl 1ns -generic_top test_in=../../../src/05_data-memory/data-memory-test-in.txt -generic_top test_out=../../../src/05_data-memory/data-memory-test-out.txt -prj sim.prj work.data_memory_test -o sim.exe 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "../../../src/00_util/util-arch.vhdl" into library work
Parsing VHDL file "../../../src/05_data-memory/data-memory-arch.vhdl" into library work
Parsing VHDL file "../../../src/05_data-memory/data-memory-test.vhdl" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96752 KB
Fuse CPU Usage: 2550 ms
Compiling package standard
Compiling package textio
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package ctype
Compiling package conv
Compiling architecture clock_pulse_arch of entity clock_pulse [\clock_pulse(250)\]
Compiling architecture data_memory_arch of entity data_memory [\data_memory(true,11,16)\]
Compiling architecture data_memory_test_arch of entity data_memory_test
Time Resolution for simulation is 1ns.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable sim.exe
Fuse Memory Usage: 412664 KB
Fuse CPU Usage: 3120 ms
GCC CPU Usage: 1020 ms
