\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface}{\section{Ph2\-\_\-\-Hw\-Interface\-:\-:Glib\-F\-W\-Interface Class Reference}
\label{class_ph2___hw_interface_1_1_glib_f_w_interface}\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
}


Permit r/w given registers in the Glib you specify.  




{\ttfamily \#include $<$Glib\-F\-W\-Interface.\-h$>$}

Inheritance diagram for Ph2\-\_\-\-Hw\-Interface\-:\-:Glib\-F\-W\-Interface\-:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=3.000000cm]{class_ph2___hw_interface_1_1_glib_f_w_interface}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_aef1044c390e934afa17cdf9566ac71c3}{Glib\-F\-W\-Interface} (const char $\ast$pu\-Hal\-Config\-File\-Name, uint32\-\_\-t p\-Board\-Id)
\begin{DoxyCompactList}\small\item\em Constructor of the \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface}{Glib\-F\-W\-Interface} class. \end{DoxyCompactList}\item 
\hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_a8cd8fec61b8e8327b142beddcd512b34}{$\sim$\-Glib\-F\-W\-Interface} ()
\begin{DoxyCompactList}\small\item\em Destructor of the \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface}{Glib\-F\-W\-Interface} class. \end{DoxyCompactList}\item 
void \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_a52658cd813658d4fae48a79bdabaa5cc}{Configure\-Board} (\hyperlink{class_ph2___hw_description_1_1_be_board}{Be\-Board} $\ast$p\-Board)
\begin{DoxyCompactList}\small\item\em Configure the board with its Config File. \end{DoxyCompactList}\item 
void \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_a2ce120711b8a58610f779813064d2c8f}{Select\-F\-E\-Id} ()
\begin{DoxyCompactList}\small\item\em Detect the right F\-E Id to write the right registers (not working with the latest Firmware) \end{DoxyCompactList}\item 
void \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_adebd47ee3a84dbb8b60f6dd521921aac}{Start} ()
\begin{DoxyCompactList}\small\item\em Start a D\-A\-Q. \end{DoxyCompactList}\item 
void \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_ad980b1ab04d9f87f1a26978201e42997}{Stop} (uint32\-\_\-t p\-Nth\-Acq)
\begin{DoxyCompactList}\small\item\em Stop a D\-A\-Q. \end{DoxyCompactList}\item 
void \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_a05d7f790e0316b51714293e8089086f3}{Pause} ()
\begin{DoxyCompactList}\small\item\em Pause a D\-A\-Q. \end{DoxyCompactList}\item 
void \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_aedd3abfb576016701da27fabc975ac13}{Resume} ()
\begin{DoxyCompactList}\small\item\em Unpause a D\-A\-Q. \end{DoxyCompactList}\item 
void \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_a26c35fec3518f40d09ebc7f0114be19b}{Read\-Data} (\hyperlink{class_ph2___hw_description_1_1_be_board}{Be\-Board} $\ast$p\-Board, uint32\-\_\-t p\-Nth\-Acq, bool p\-Break\-Trigger)
\begin{DoxyCompactList}\small\item\em Read data from D\-A\-Q. \end{DoxyCompactList}\item 
const \hyperlink{class_ph2___hw_interface_1_1_event}{Event} $\ast$ \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_afebeee20cd186f919189e5f349c6a49f}{Get\-Next\-Event} ()
\begin{DoxyCompactList}\small\item\em Get next event from data buffer. \end{DoxyCompactList}\item 
const char $\ast$ \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_abd15e45762db510cdc41e039dabaab6c}{Get\-Buffer} (uint32\-\_\-t \&p\-Buf\-Size)
\begin{DoxyCompactList}\small\item\em Get the data buffer. \end{DoxyCompactList}\item 
void \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_a1a43546404b9097fafa83302cd326e4c}{Write\-Cbc\-Block\-Reg} (uint8\-\_\-t \&p\-Fe\-Id, std\-::vector$<$ uint32\-\_\-t $>$ \&p\-Vec\-Req)
\begin{DoxyCompactList}\small\item\em Write register blocks of a Cbc. \end{DoxyCompactList}\item 
void \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_af1fc5669e98ae17f235c47f08ac256c0}{Read\-Cbc\-Block\-Reg} (uint8\-\_\-t \&p\-Fe\-Id, std\-::vector$<$ uint32\-\_\-t $>$ \&p\-Vec\-Req)
\begin{DoxyCompactList}\small\item\em Read register blocks of a Cbc. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_a0b6b576606e87a52598c3dd3b314c62e}{Select\-Daq\-S\-R\-A\-M} (uint32\-\_\-t p\-Nth\-Acq)
\begin{DoxyCompactList}\small\item\em S\-R\-A\-M selection for D\-A\-Q. \end{DoxyCompactList}\item 
bool \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_aa43ddde3db1e03ed001bda27a2acf7e1}{I2c\-Cmd\-Ack\-Wait} (uint32\-\_\-t p\-Ack\-Val, uint8\-\_\-t p\-Ncount=1)
\begin{DoxyCompactList}\small\item\em Wait for the I2\-C command acknowledgement. \end{DoxyCompactList}\item 
void \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_a17a0f55fc06cc6f0b334f7debcf733d3}{Send\-Block\-Cbc\-I2c\-Request} (std\-::vector$<$ uint32\-\_\-t $>$ \&p\-Vec\-Req, bool p\-Write)
\begin{DoxyCompactList}\small\item\em Send request to r/w blocks via I2\-C. \end{DoxyCompactList}\item 
void \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_ae067b85741fbb52c30a946d5f4f2691b}{Read\-I2c\-Block\-Values\-In\-S\-R\-A\-M} (std\-::vector$<$ uint32\-\_\-t $>$ \&p\-Vec\-Req)
\begin{DoxyCompactList}\small\item\em Read blocks from S\-R\-A\-M via I2\-C. \end{DoxyCompactList}\item 
void \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_abb8f5593c61f54a35a2a7f99b3d6ca55}{Enable\-I2c} (bool p\-Enable)
\begin{DoxyCompactList}\small\item\em Enable I2\-C communications. \end{DoxyCompactList}\item 
void \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_ad7974fd2dee37135dc6cc3997d083037}{Select\-Fe\-S\-R\-A\-M} (uint32\-\_\-t p\-Fe)
\end{DoxyCompactItemize}
\subsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
struct timeval \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_a211b2606feb8fad3ac74f00b2d089ade}{f\-Start\-Veto}
\item 
std\-::string \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_a3fd05ec282e3485d13f3d4271f622039}{f\-Str\-Sram}
\item 
std\-::string \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_aee5e3a859a56e2ab7cead5100714851c}{f\-Str\-Sram\-User\-Logic}
\item 
std\-::string \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_a2d5e62e2689d9a0b0ac542ea1ea49b2c}{f\-Str\-Full}
\item 
std\-::string \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_a1c2f018359fc0fc7f9652d6058ac94f1}{f\-Str\-Readout}
\item 
std\-::string \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_a1f3b7bdef0d23e16f014a56aea92209c}{f\-Str\-Other\-Sram}
\item 
std\-::string \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_a875ddab3eef88b4c9b829c1b4bb03d3f}{f\-Str\-Other\-Sram\-User\-Logic}
\item 
std\-::string \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_a96e1ee562be7a0430ec976df840b8b3d}{f\-Cbc\-Stub\-Lat}
\item 
std\-::string \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_aa2c87823ad0d9c2da49526eeef10c8e6}{f\-Cbc\-I2\-C\-Cmd\-Ack}
\item 
std\-::string \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_aa46f35b8ba4a764c83a8cfc1ddf15f1e}{f\-Cbc\-I2\-C\-Cmd\-Rq}
\item 
std\-::string \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_ac7410b226fffc5a361386f6e6c3b96e0}{f\-Cbc\-Hard\-Reset}
\item 
std\-::string \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface_a16633bf7e8c4d61cacd8a6862673221c}{f\-Cbc\-Fast\-Reset}
\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Detailed Description}
Permit r/w given registers in the Glib you specify. 

\subsection{Constructor \& Destructor Documentation}
\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_aef1044c390e934afa17cdf9566ac71c3}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!Glib\-F\-W\-Interface@{Glib\-F\-W\-Interface}}
\index{Glib\-F\-W\-Interface@{Glib\-F\-W\-Interface}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{Glib\-F\-W\-Interface}]{\setlength{\rightskip}{0pt plus 5cm}Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::\-Glib\-F\-W\-Interface (
\begin{DoxyParamCaption}
\item[{const char $\ast$}]{pu\-Hal\-Config\-File\-Name, }
\item[{uint32\-\_\-t}]{p\-Board\-Id}
\end{DoxyParamCaption}
)}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_aef1044c390e934afa17cdf9566ac71c3}


Constructor of the \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface}{Glib\-F\-W\-Interface} class. 


\begin{DoxyParams}{Parameters}
{\em pu\-Hal\-Config\-File\-Name} & \-: path of the u\-Hal Config File \\
\hline
{\em p\-Board\-Id} & \\
\hline
\end{DoxyParams}
\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_a8cd8fec61b8e8327b142beddcd512b34}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!$\sim$\-Glib\-F\-W\-Interface@{$\sim$\-Glib\-F\-W\-Interface}}
\index{$\sim$\-Glib\-F\-W\-Interface@{$\sim$\-Glib\-F\-W\-Interface}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{$\sim$\-Glib\-F\-W\-Interface}]{\setlength{\rightskip}{0pt plus 5cm}Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::$\sim$\-Glib\-F\-W\-Interface (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_a8cd8fec61b8e8327b142beddcd512b34}


Destructor of the \hyperlink{class_ph2___hw_interface_1_1_glib_f_w_interface}{Glib\-F\-W\-Interface} class. 



\subsection{Member Function Documentation}
\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_a52658cd813658d4fae48a79bdabaa5cc}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!Configure\-Board@{Configure\-Board}}
\index{Configure\-Board@{Configure\-Board}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{Configure\-Board}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::\-Configure\-Board (
\begin{DoxyParamCaption}
\item[{{\bf Be\-Board} $\ast$}]{p\-Board}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [virtual]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_a52658cd813658d4fae48a79bdabaa5cc}


Configure the board with its Config File. 


\begin{DoxyParams}{Parameters}
{\em p\-Board} & \\
\hline
\end{DoxyParams}


Reimplemented from \hyperlink{class_ph2___hw_interface_1_1_be_board_f_w_interface_a2507c664f19d1d5e3f6de69da16365e8}{Ph2\-\_\-\-Hw\-Interface\-::\-Be\-Board\-F\-W\-Interface}.

\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_abb8f5593c61f54a35a2a7f99b3d6ca55}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!Enable\-I2c@{Enable\-I2c}}
\index{Enable\-I2c@{Enable\-I2c}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{Enable\-I2c}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::\-Enable\-I2c (
\begin{DoxyParamCaption}
\item[{bool}]{p\-Enable}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_abb8f5593c61f54a35a2a7f99b3d6ca55}


Enable I2\-C communications. 


\begin{DoxyParams}{Parameters}
{\em p\-Enable} & \-: 1/0 -\/$>$ Enable/\-Disable \\
\hline
\end{DoxyParams}
\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_abd15e45762db510cdc41e039dabaab6c}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!Get\-Buffer@{Get\-Buffer}}
\index{Get\-Buffer@{Get\-Buffer}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{Get\-Buffer}]{\setlength{\rightskip}{0pt plus 5cm}const char$\ast$ Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::\-Get\-Buffer (
\begin{DoxyParamCaption}
\item[{uint32\-\_\-t \&}]{p\-Buf\-Size}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_abd15e45762db510cdc41e039dabaab6c}


Get the data buffer. 


\begin{DoxyParams}{Parameters}
{\em p\-Buf\-Size} & \-: recovers the data buffer size \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
\hyperlink{class_ph2___hw_interface_1_1_data}{Data} buffer 
\end{DoxyReturn}


Reimplemented from \hyperlink{class_ph2___hw_interface_1_1_be_board_f_w_interface_aa298116ba4220d37f3eabfd57b0310c7}{Ph2\-\_\-\-Hw\-Interface\-::\-Be\-Board\-F\-W\-Interface}.

\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_afebeee20cd186f919189e5f349c6a49f}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!Get\-Next\-Event@{Get\-Next\-Event}}
\index{Get\-Next\-Event@{Get\-Next\-Event}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{Get\-Next\-Event}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Event} $\ast$ Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::\-Get\-Next\-Event (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [virtual]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_afebeee20cd186f919189e5f349c6a49f}


Get next event from data buffer. 

\begin{DoxyReturn}{Returns}
Next event 
\end{DoxyReturn}


Reimplemented from \hyperlink{class_ph2___hw_interface_1_1_be_board_f_w_interface_a5f524d2a377db09667de71563e0fab3d}{Ph2\-\_\-\-Hw\-Interface\-::\-Be\-Board\-F\-W\-Interface}.

\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_aa43ddde3db1e03ed001bda27a2acf7e1}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!I2c\-Cmd\-Ack\-Wait@{I2c\-Cmd\-Ack\-Wait}}
\index{I2c\-Cmd\-Ack\-Wait@{I2c\-Cmd\-Ack\-Wait}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{I2c\-Cmd\-Ack\-Wait}]{\setlength{\rightskip}{0pt plus 5cm}bool Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::\-I2c\-Cmd\-Ack\-Wait (
\begin{DoxyParamCaption}
\item[{uint32\-\_\-t}]{p\-Ack\-Val, }
\item[{uint8\-\_\-t}]{p\-Ncount = {\ttfamily 1}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_aa43ddde3db1e03ed001bda27a2acf7e1}


Wait for the I2\-C command acknowledgement. 


\begin{DoxyParams}{Parameters}
{\em p\-Ack\-Val} & \-: Expected status of acknowledgement, 1/0 -\/$>$ true/false \\
\hline
{\em p\-Ncount} & \-: Number of registers at stake \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
boolean confirming the acknowledgement 
\end{DoxyReturn}
\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_a05d7f790e0316b51714293e8089086f3}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!Pause@{Pause}}
\index{Pause@{Pause}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{Pause}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::\-Pause (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [virtual]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_a05d7f790e0316b51714293e8089086f3}


Pause a D\-A\-Q. 



Reimplemented from \hyperlink{class_ph2___hw_interface_1_1_be_board_f_w_interface_afb21d1663b328272c12cab6970114ecd}{Ph2\-\_\-\-Hw\-Interface\-::\-Be\-Board\-F\-W\-Interface}.

\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_af1fc5669e98ae17f235c47f08ac256c0}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!Read\-Cbc\-Block\-Reg@{Read\-Cbc\-Block\-Reg}}
\index{Read\-Cbc\-Block\-Reg@{Read\-Cbc\-Block\-Reg}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{Read\-Cbc\-Block\-Reg}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::\-Read\-Cbc\-Block\-Reg (
\begin{DoxyParamCaption}
\item[{uint8\-\_\-t \&}]{p\-Fe\-Id, }
\item[{std\-::vector$<$ uint32\-\_\-t $>$ \&}]{p\-Vec\-Req}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [virtual]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_af1fc5669e98ae17f235c47f08ac256c0}


Read register blocks of a Cbc. 


\begin{DoxyParams}{Parameters}
{\em p\-Vec\-Req} & \-: Vector to stack the read words \\
\hline
\end{DoxyParams}


Reimplemented from \hyperlink{class_ph2___hw_interface_1_1_be_board_f_w_interface_aef5cfbb0b5adceff7ccc6babd3d01642}{Ph2\-\_\-\-Hw\-Interface\-::\-Be\-Board\-F\-W\-Interface}.

\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_a26c35fec3518f40d09ebc7f0114be19b}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!Read\-Data@{Read\-Data}}
\index{Read\-Data@{Read\-Data}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{Read\-Data}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::\-Read\-Data (
\begin{DoxyParamCaption}
\item[{{\bf Be\-Board} $\ast$}]{p\-Board, }
\item[{uint32\-\_\-t}]{p\-Nth\-Acq, }
\item[{bool}]{p\-Break\-Trigger}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [virtual]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_a26c35fec3518f40d09ebc7f0114be19b}


Read data from D\-A\-Q. 


\begin{DoxyParams}{Parameters}
{\em p\-Nth\-Acq} & \-: actual number of acquisitions \\
\hline
{\em p\-Break\-Trigger} & \-: if true, enable the break trigger \\
\hline
\end{DoxyParams}


Reimplemented from \hyperlink{class_ph2___hw_interface_1_1_be_board_f_w_interface_af27f2a01b7625d2b144760413128acf2}{Ph2\-\_\-\-Hw\-Interface\-::\-Be\-Board\-F\-W\-Interface}.

\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_ae067b85741fbb52c30a946d5f4f2691b}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!Read\-I2c\-Block\-Values\-In\-S\-R\-A\-M@{Read\-I2c\-Block\-Values\-In\-S\-R\-A\-M}}
\index{Read\-I2c\-Block\-Values\-In\-S\-R\-A\-M@{Read\-I2c\-Block\-Values\-In\-S\-R\-A\-M}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{Read\-I2c\-Block\-Values\-In\-S\-R\-A\-M}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::\-Read\-I2c\-Block\-Values\-In\-S\-R\-A\-M (
\begin{DoxyParamCaption}
\item[{std\-::vector$<$ uint32\-\_\-t $>$ \&}]{p\-Vec\-Req}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_ae067b85741fbb52c30a946d5f4f2691b}


Read blocks from S\-R\-A\-M via I2\-C. 


\begin{DoxyParams}{Parameters}
{\em p\-Vec\-Req} & \-: Vector to stack the read words \\
\hline
\end{DoxyParams}
\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_aedd3abfb576016701da27fabc975ac13}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!Resume@{Resume}}
\index{Resume@{Resume}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{Resume}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::\-Resume (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [virtual]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_aedd3abfb576016701da27fabc975ac13}


Unpause a D\-A\-Q. 



Reimplemented from \hyperlink{class_ph2___hw_interface_1_1_be_board_f_w_interface_aafa48fcae2c37040141afc89113881e5}{Ph2\-\_\-\-Hw\-Interface\-::\-Be\-Board\-F\-W\-Interface}.

\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_a0b6b576606e87a52598c3dd3b314c62e}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!Select\-Daq\-S\-R\-A\-M@{Select\-Daq\-S\-R\-A\-M}}
\index{Select\-Daq\-S\-R\-A\-M@{Select\-Daq\-S\-R\-A\-M}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{Select\-Daq\-S\-R\-A\-M}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::\-Select\-Daq\-S\-R\-A\-M (
\begin{DoxyParamCaption}
\item[{uint32\-\_\-t}]{p\-Nth\-Acq}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_a0b6b576606e87a52598c3dd3b314c62e}


S\-R\-A\-M selection for D\-A\-Q. 


\begin{DoxyParams}{Parameters}
{\em p\-Nth\-Acq} & \-: actual number of acquisitions \\
\hline
\end{DoxyParams}
\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_a2ce120711b8a58610f779813064d2c8f}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!Select\-F\-E\-Id@{Select\-F\-E\-Id}}
\index{Select\-F\-E\-Id@{Select\-F\-E\-Id}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{Select\-F\-E\-Id}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::\-Select\-F\-E\-Id (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_a2ce120711b8a58610f779813064d2c8f}


Detect the right F\-E Id to write the right registers (not working with the latest Firmware) 

\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_ad7974fd2dee37135dc6cc3997d083037}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!Select\-Fe\-S\-R\-A\-M@{Select\-Fe\-S\-R\-A\-M}}
\index{Select\-Fe\-S\-R\-A\-M@{Select\-Fe\-S\-R\-A\-M}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{Select\-Fe\-S\-R\-A\-M}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::\-Select\-Fe\-S\-R\-A\-M (
\begin{DoxyParamCaption}
\item[{uint32\-\_\-t}]{p\-Fe}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_ad7974fd2dee37135dc6cc3997d083037}
\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_a17a0f55fc06cc6f0b334f7debcf733d3}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!Send\-Block\-Cbc\-I2c\-Request@{Send\-Block\-Cbc\-I2c\-Request}}
\index{Send\-Block\-Cbc\-I2c\-Request@{Send\-Block\-Cbc\-I2c\-Request}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{Send\-Block\-Cbc\-I2c\-Request}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::\-Send\-Block\-Cbc\-I2c\-Request (
\begin{DoxyParamCaption}
\item[{std\-::vector$<$ uint32\-\_\-t $>$ \&}]{p\-Vec\-Req, }
\item[{bool}]{p\-Write}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_a17a0f55fc06cc6f0b334f7debcf733d3}


Send request to r/w blocks via I2\-C. 


\begin{DoxyParams}{Parameters}
{\em p\-Vec\-Req} & \-: Block of words to send \\
\hline
{\em p\-Write} & \-: 1/0 -\/$>$ Write/\-Read \\
\hline
\end{DoxyParams}
\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_adebd47ee3a84dbb8b60f6dd521921aac}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!Start@{Start}}
\index{Start@{Start}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{Start}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::\-Start (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [virtual]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_adebd47ee3a84dbb8b60f6dd521921aac}


Start a D\-A\-Q. 



Reimplemented from \hyperlink{class_ph2___hw_interface_1_1_be_board_f_w_interface_a2835dae7ec6788c1d5728e53f9c3051a}{Ph2\-\_\-\-Hw\-Interface\-::\-Be\-Board\-F\-W\-Interface}.

\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_ad980b1ab04d9f87f1a26978201e42997}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!Stop@{Stop}}
\index{Stop@{Stop}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{Stop}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::\-Stop (
\begin{DoxyParamCaption}
\item[{uint32\-\_\-t}]{p\-Nth\-Acq}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [virtual]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_ad980b1ab04d9f87f1a26978201e42997}


Stop a D\-A\-Q. 


\begin{DoxyParams}{Parameters}
{\em p\-Nth\-Acq} & \-: actual number of acquisitions \\
\hline
\end{DoxyParams}


Reimplemented from \hyperlink{class_ph2___hw_interface_1_1_be_board_f_w_interface_af7825e291796f7c8c498a92365583e08}{Ph2\-\_\-\-Hw\-Interface\-::\-Be\-Board\-F\-W\-Interface}.

\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_a1a43546404b9097fafa83302cd326e4c}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!Write\-Cbc\-Block\-Reg@{Write\-Cbc\-Block\-Reg}}
\index{Write\-Cbc\-Block\-Reg@{Write\-Cbc\-Block\-Reg}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{Write\-Cbc\-Block\-Reg}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::\-Write\-Cbc\-Block\-Reg (
\begin{DoxyParamCaption}
\item[{uint8\-\_\-t \&}]{p\-Fe\-Id, }
\item[{std\-::vector$<$ uint32\-\_\-t $>$ \&}]{p\-Vec\-Req}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [virtual]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_a1a43546404b9097fafa83302cd326e4c}


Write register blocks of a Cbc. 


\begin{DoxyParams}{Parameters}
{\em p\-Vec\-Req} & \-: Block of words to write \\
\hline
\end{DoxyParams}


Reimplemented from \hyperlink{class_ph2___hw_interface_1_1_be_board_f_w_interface_abfda233c55aaa85fcd3773fa424764d5}{Ph2\-\_\-\-Hw\-Interface\-::\-Be\-Board\-F\-W\-Interface}.



\subsection{Field Documentation}
\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_a16633bf7e8c4d61cacd8a6862673221c}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!f\-Cbc\-Fast\-Reset@{f\-Cbc\-Fast\-Reset}}
\index{f\-Cbc\-Fast\-Reset@{f\-Cbc\-Fast\-Reset}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{f\-Cbc\-Fast\-Reset}]{\setlength{\rightskip}{0pt plus 5cm}std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::f\-Cbc\-Fast\-Reset\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_a16633bf7e8c4d61cacd8a6862673221c}
\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_ac7410b226fffc5a361386f6e6c3b96e0}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!f\-Cbc\-Hard\-Reset@{f\-Cbc\-Hard\-Reset}}
\index{f\-Cbc\-Hard\-Reset@{f\-Cbc\-Hard\-Reset}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{f\-Cbc\-Hard\-Reset}]{\setlength{\rightskip}{0pt plus 5cm}std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::f\-Cbc\-Hard\-Reset\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_ac7410b226fffc5a361386f6e6c3b96e0}
\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_aa2c87823ad0d9c2da49526eeef10c8e6}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!f\-Cbc\-I2\-C\-Cmd\-Ack@{f\-Cbc\-I2\-C\-Cmd\-Ack}}
\index{f\-Cbc\-I2\-C\-Cmd\-Ack@{f\-Cbc\-I2\-C\-Cmd\-Ack}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{f\-Cbc\-I2\-C\-Cmd\-Ack}]{\setlength{\rightskip}{0pt plus 5cm}std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::f\-Cbc\-I2\-C\-Cmd\-Ack\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_aa2c87823ad0d9c2da49526eeef10c8e6}
\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_aa46f35b8ba4a764c83a8cfc1ddf15f1e}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!f\-Cbc\-I2\-C\-Cmd\-Rq@{f\-Cbc\-I2\-C\-Cmd\-Rq}}
\index{f\-Cbc\-I2\-C\-Cmd\-Rq@{f\-Cbc\-I2\-C\-Cmd\-Rq}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{f\-Cbc\-I2\-C\-Cmd\-Rq}]{\setlength{\rightskip}{0pt plus 5cm}std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::f\-Cbc\-I2\-C\-Cmd\-Rq\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_aa46f35b8ba4a764c83a8cfc1ddf15f1e}
\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_a96e1ee562be7a0430ec976df840b8b3d}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!f\-Cbc\-Stub\-Lat@{f\-Cbc\-Stub\-Lat}}
\index{f\-Cbc\-Stub\-Lat@{f\-Cbc\-Stub\-Lat}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{f\-Cbc\-Stub\-Lat}]{\setlength{\rightskip}{0pt plus 5cm}std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::f\-Cbc\-Stub\-Lat\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_a96e1ee562be7a0430ec976df840b8b3d}
\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_a211b2606feb8fad3ac74f00b2d089ade}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!f\-Start\-Veto@{f\-Start\-Veto}}
\index{f\-Start\-Veto@{f\-Start\-Veto}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{f\-Start\-Veto}]{\setlength{\rightskip}{0pt plus 5cm}struct timeval Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::f\-Start\-Veto\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_a211b2606feb8fad3ac74f00b2d089ade}
\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_a2d5e62e2689d9a0b0ac542ea1ea49b2c}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!f\-Str\-Full@{f\-Str\-Full}}
\index{f\-Str\-Full@{f\-Str\-Full}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{f\-Str\-Full}]{\setlength{\rightskip}{0pt plus 5cm}std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::f\-Str\-Full\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_a2d5e62e2689d9a0b0ac542ea1ea49b2c}
\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_a1f3b7bdef0d23e16f014a56aea92209c}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!f\-Str\-Other\-Sram@{f\-Str\-Other\-Sram}}
\index{f\-Str\-Other\-Sram@{f\-Str\-Other\-Sram}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{f\-Str\-Other\-Sram}]{\setlength{\rightskip}{0pt plus 5cm}std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::f\-Str\-Other\-Sram\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_a1f3b7bdef0d23e16f014a56aea92209c}
\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_a875ddab3eef88b4c9b829c1b4bb03d3f}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!f\-Str\-Other\-Sram\-User\-Logic@{f\-Str\-Other\-Sram\-User\-Logic}}
\index{f\-Str\-Other\-Sram\-User\-Logic@{f\-Str\-Other\-Sram\-User\-Logic}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{f\-Str\-Other\-Sram\-User\-Logic}]{\setlength{\rightskip}{0pt plus 5cm}std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::f\-Str\-Other\-Sram\-User\-Logic\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_a875ddab3eef88b4c9b829c1b4bb03d3f}
\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_a1c2f018359fc0fc7f9652d6058ac94f1}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!f\-Str\-Readout@{f\-Str\-Readout}}
\index{f\-Str\-Readout@{f\-Str\-Readout}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{f\-Str\-Readout}]{\setlength{\rightskip}{0pt plus 5cm}std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::f\-Str\-Readout\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_a1c2f018359fc0fc7f9652d6058ac94f1}
\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_a3fd05ec282e3485d13f3d4271f622039}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!f\-Str\-Sram@{f\-Str\-Sram}}
\index{f\-Str\-Sram@{f\-Str\-Sram}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{f\-Str\-Sram}]{\setlength{\rightskip}{0pt plus 5cm}std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::f\-Str\-Sram\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_a3fd05ec282e3485d13f3d4271f622039}
\hypertarget{class_ph2___hw_interface_1_1_glib_f_w_interface_aee5e3a859a56e2ab7cead5100714851c}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}!f\-Str\-Sram\-User\-Logic@{f\-Str\-Sram\-User\-Logic}}
\index{f\-Str\-Sram\-User\-Logic@{f\-Str\-Sram\-User\-Logic}!Ph2_HwInterface::GlibFWInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface}}
\subsubsection[{f\-Str\-Sram\-User\-Logic}]{\setlength{\rightskip}{0pt plus 5cm}std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-Glib\-F\-W\-Interface\-::f\-Str\-Sram\-User\-Logic\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_glib_f_w_interface_aee5e3a859a56e2ab7cead5100714851c}


The documentation for this class was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
H\-W\-Interface/\hyperlink{_glib_f_w_interface_8h}{Glib\-F\-W\-Interface.\-h}\item 
H\-W\-Interface/\hyperlink{_glib_f_w_interface_8cc}{Glib\-F\-W\-Interface.\-cc}\end{DoxyCompactItemize}
