<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p322.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p322.sv</a>
time_elapsed: 0.095s
ram usage: 11568 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p322.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p322.sv:20</a>: syntax error, unexpected &#39;@&#39;
    repeat (tics) @ (posedge clock);
                  ^
%Warning-STMTDLY: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p322.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p322.sv:25</a>: Unsupported: Ignoring delay on this delayed statement.
    #100 clock = 0;
    ^
                  ... Use &#34;/* verilator lint_off STMTDLY */&#34; and lint_on around source to disable this message.
%Warning-STMTDLY: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p322.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p322.sv:26</a>: Unsupported: Ignoring delay on this delayed statement.
    #100 clock = 1;
    ^
%Error: Exiting due to 1 error(s)

</pre>
</body>