

================================================================
== Vitis HLS Report for 'projectPoint_Pipeline_VITIS_LOOP_81_3'
================================================================
* Date:           Sun Feb  5 16:59:22 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.689 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_81_3  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1023|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    11|        0|     814|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|      230|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    11|      230|    1882|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U2760  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U2761   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|  11|  0|  814|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |add_ln81_fu_126_p2   |         +|   0|  0|   39|          32|           1|
    |add_ln82_fu_136_p2   |         +|   0|  0|   12|           4|           4|
    |icmp_ln81_fu_120_p2  |      icmp|   0|  0|   20|          32|          32|
    |lshr_ln82_fu_159_p2  |      lshr|   0|  0|  950|         256|         256|
    |ap_enable_pp0        |       xor|   0|  0|    2|           1|           2|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0| 1023|         325|         295|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_0_load  |   9|          2|   32|         64|
    |empty_fu_42                |   9|          2|   64|        128|
    |k_0_fu_46                  |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|  130|        260|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_fu_42                       |  64|   0|   64|          0|
    |icmp_ln81_reg_206                 |   1|   0|    1|          0|
    |k_0_fu_46                         |  32|   0|   32|          0|
    |mul_i_reg_220                     |  64|   0|   64|          0|
    |trunc_ln82_5_reg_215              |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 230|   0|  230|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  projectPoint_Pipeline_VITIS_LOOP_81_3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  projectPoint_Pipeline_VITIS_LOOP_81_3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  projectPoint_Pipeline_VITIS_LOOP_81_3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  projectPoint_Pipeline_VITIS_LOOP_81_3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  projectPoint_Pipeline_VITIS_LOOP_81_3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  projectPoint_Pipeline_VITIS_LOOP_81_3|  return value|
|bitcast_ln82       |   in|   64|     ap_none|                           bitcast_ln82|        scalar|
|rmat_n             |   in|   32|     ap_none|                                 rmat_n|        scalar|
|sub_ln82           |   in|    4|     ap_none|                               sub_ln82|        scalar|
|rmat_val_address0  |  out|    4|   ap_memory|                               rmat_val|         array|
|rmat_val_ce0       |  out|    1|   ap_memory|                               rmat_val|         array|
|rmat_val_q0        |   in|   64|   ap_memory|                               rmat_val|         array|
|zext_ln79          |   in|  225|     ap_none|                              zext_ln79|        scalar|
|p_out              |  out|   64|      ap_vld|                                  p_out|       pointer|
|p_out_ap_vld       |  out|    1|      ap_vld|                                  p_out|       pointer|
+-------------------+-----+-----+------------+---------------------------------------+--------------+

