// Seed: 1581585891
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output tri1 id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  reg id_8;
  assign id_5 = id_6++;
  assign module_1.id_1 = 0;
  parameter id_9 = -1;
  always_comb @(-1 or posedge id_2) id_8 = -1'b0;
  logic id_10;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1
);
  wire  id_3;
  logic id_4;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
