// Seed: 3323363907
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    input id_5
);
  logic id_6;
  assign id_6 = id_2;
  type_12 id_7 (
      .id_0(1),
      .id_1(id_5),
      .id_2(1'd0)
  );
endmodule
