# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
SCAN_CLK(R)->ALU_CLK(R)	20.183   */2.213         */0.406         U0_ALU/ALU_OUT_reg[0]/D    1
SCAN_CLK(R)->ALU_CLK(R)	20.188   */5.264         */0.401         U0_ALU/ALU_OUT_reg[1]/D    1
SCAN_CLK(R)->ALU_CLK(R)	20.187   */7.894         */0.402         U0_ALU/ALU_OUT_reg[2]/D    1
SCAN_CLK(R)->ALU_CLK(R)	20.187   */10.194        */0.402         U0_ALU/ALU_OUT_reg[3]/D    1
SCAN_CLK(R)->ALU_CLK(R)	20.216   */11.426        */0.372         U0_ALU/ALU_OUT_reg[15]/D    1
SCAN_CLK(R)->ALU_CLK(R)	20.215   */11.664        */0.373         U0_ALU/ALU_OUT_reg[14]/D    1
SCAN_CLK(R)->ALU_CLK(R)	20.215   */12.118        */0.374         U0_ALU/ALU_OUT_reg[13]/D    1
SCAN_CLK(R)->ALU_CLK(R)	20.182   */12.238        */0.406         U0_ALU/ALU_OUT_reg[4]/D    1
SCAN_CLK(R)->ALU_CLK(R)	20.213   */12.477        */0.376         U0_ALU/ALU_OUT_reg[12]/D    1
SCAN_CLK(R)->ALU_CLK(R)	20.213   */12.771        */0.375         U0_ALU/ALU_OUT_reg[11]/D    1
SCAN_CLK(R)->ALU_CLK(R)	20.212   */13.060        */0.376         U0_ALU/ALU_OUT_reg[10]/D    1
SCAN_CLK(R)->ALU_CLK(R)	20.212   */13.099        */0.376         U0_ALU/ALU_OUT_reg[9]/D    1
SCAN_CLK(R)->ALU_CLK(R)	20.203   */13.161        */0.386         U0_ALU/ALU_OUT_reg[8]/D    1
SCAN_CLK(R)->ALU_CLK(R)	20.195   */13.371        */0.394         U0_ALU/ALU_OUT_reg[7]/D    1
SCAN_CLK(R)->ALU_CLK(R)	20.195   */13.814        */0.394         U0_ALU/ALU_OUT_reg[6]/D    1
SCAN_CLK(R)->ALU_CLK(R)	20.192   */13.884        */0.397         U0_ALU/ALU_OUT_reg[5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.989   */14.769        */0.393         U0_RegFile/RdData_reg[1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.987   */14.779        */0.395         U0_RegFile/RdData_reg[3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.989   */14.786        */0.392         U0_RegFile/RdData_reg[5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.987   */14.795        */0.395         U0_RegFile/RdData_reg[4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.988   */14.818        */0.393         U0_RegFile/RdData_reg[6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.988   */14.821        */0.394         U0_RegFile/RdData_reg[0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.990   */14.829        */0.393         U0_RegFile/RdData_reg[2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.988   */14.837        */0.393         U0_RegFile/RdData_reg[7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.962   */15.056        */0.416         U0_RegFile/regArr_reg[13][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.968   */15.081        */0.409         U0_RegFile/regArr_reg[13][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.968   */15.084        */0.407         U0_RegFile/regArr_reg[9][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.966   */15.086        */0.412         U0_RegFile/regArr_reg[13][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.967   */15.086        */0.411         U0_RegFile/regArr_reg[13][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.971   */15.087        */0.406         U0_RegFile/regArr_reg[13][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.968   */15.088        */0.408         U0_RegFile/regArr_reg[9][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.961   */15.090        */0.413         U0_RegFile/regArr_reg[7][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.977   */15.095        */0.407         U0_RegFile/regArr_reg[9][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.969   */15.096        */0.408         U0_RegFile/regArr_reg[5][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.971   */15.098        */0.406         U0_RegFile/regArr_reg[13][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.963   */15.098        */0.413         U0_RegFile/regArr_reg[11][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.968   */15.099        */0.406         U0_RegFile/regArr_reg[9][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.977   */15.099        */0.406         U0_RegFile/regArr_reg[9][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.973   */15.102        */0.405         U0_RegFile/regArr_reg[13][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.967   */15.103        */0.411         U0_RegFile/regArr_reg[7][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.946   */15.105        */0.431         U0_RegFile/regArr_reg[3][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.965   */15.105        */0.413         U0_RegFile/regArr_reg[7][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.962   */15.105        */0.413         U0_RegFile/regArr_reg[7][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.977   */15.106        */0.407         U0_RegFile/regArr_reg[9][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.973   */15.106        */0.404         U0_RegFile/regArr_reg[13][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.979   */15.107        */0.404         U0_RegFile/regArr_reg[9][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.966   */15.108        */0.408         U0_RegFile/regArr_reg[5][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.965   */15.110        */0.409         U0_RegFile/regArr_reg[7][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.968   */15.111        */0.407         U0_RegFile/regArr_reg[5][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.967   */15.111        */0.407         U0_RegFile/regArr_reg[5][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.975   */15.112        */0.406         U0_RegFile/regArr_reg[1][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.979   */15.112        */0.405         U0_RegFile/regArr_reg[9][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.968   */15.112        */0.410         U0_RegFile/regArr_reg[5][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.967   */15.112        */0.411         U0_RegFile/regArr_reg[15][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.967   */15.114        */0.407         U0_RegFile/regArr_reg[5][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.976   */15.114        */0.405         U0_RegFile/regArr_reg[1][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.974   */15.114        */0.408         U0_RegFile/regArr_reg[1][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.965   */15.115        */0.409         U0_RegFile/regArr_reg[5][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.968   */15.116        */0.406         U0_RegFile/regArr_reg[5][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.968   */15.116        */0.407         U0_RegFile/regArr_reg[11][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.973   */15.117        */0.405         U0_RegFile/regArr_reg[7][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.967   */15.117        */0.411         U0_RegFile/regArr_reg[15][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.967   */15.118        */0.410         U0_RegFile/regArr_reg[3][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.967   */15.121        */0.410         U0_RegFile/regArr_reg[3][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.975   */15.121        */0.407         U0_RegFile/regArr_reg[1][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.969   */15.122        */0.408         U0_RegFile/regArr_reg[15][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.970   */15.122        */0.406         U0_RegFile/regArr_reg[7][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.978   */15.123        */0.404         U0_RegFile/regArr_reg[1][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.970   */15.123        */0.408         U0_RegFile/regArr_reg[15][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.979   */15.123        */0.405         U0_RegFile/regArr_reg[11][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.977   */15.123        */0.403         U0_RegFile/regArr_reg[1][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.979   */15.124        */0.404         U0_RegFile/regArr_reg[1][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.970   */15.124        */0.406         U0_RegFile/regArr_reg[7][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.968   */15.125        */0.410         U0_RegFile/regArr_reg[15][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.977   */15.126        */0.407         U0_RegFile/regArr_reg[11][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.973   */15.126        */0.404         U0_RegFile/regArr_reg[15][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.970   */15.126        */0.407         U0_RegFile/regArr_reg[15][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.970   */15.126        */0.405         U0_RegFile/regArr_reg[11][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.971   */15.126        */0.404         U0_RegFile/regArr_reg[11][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.971   */15.126        */0.405         U0_RegFile/regArr_reg[11][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.967   */15.128        */0.410         U0_RegFile/regArr_reg[3][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.971   */15.129        */0.407         U0_RegFile/regArr_reg[15][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.975   */15.129        */0.401         U0_RegFile/regArr_reg[11][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.982   */15.130        */0.399         U0_RegFile/regArr_reg[1][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.965   */15.131        */0.406         U0_RegFile/regArr_reg[3][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.967   */15.131        */0.410         U0_RegFile/regArr_reg[3][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.970   */15.135        */0.407         U0_RegFile/regArr_reg[3][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.975   */15.140        */0.403         U0_RegFile/regArr_reg[3][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.957   */15.348        */0.418         U0_RegFile/regArr_reg[4][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.943   */15.363        */0.434         U0_RegFile/regArr_reg[2][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.966   */15.367        */0.410         U0_RegFile/regArr_reg[10][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.965   */15.373        */0.413         U0_RegFile/regArr_reg[6][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.962   */15.373        */0.412         U0_RegFile/regArr_reg[6][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.944   */15.377        */0.433         U0_RegFile/regArr_reg[2][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.964   */15.379        */0.411         U0_RegFile/regArr_reg[6][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.964   */15.380        */0.414         U0_RegFile/regArr_reg[14][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.967   */15.381        */0.409         U0_RegFile/regArr_reg[6][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.964   */15.382        */0.413         U0_RegFile/regArr_reg[2][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.962   */15.387        */0.412         U0_RegFile/regArr_reg[6][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.975   */15.387        */0.409         U0_RegFile/regArr_reg[10][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.969   */15.388        */0.407         U0_RegFile/regArr_reg[10][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.970   */15.391        */0.407         U0_RegFile/regArr_reg[2][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.968   */15.392        */0.406         U0_RegFile/regArr_reg[10][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.967   */15.393        */0.408         U0_RegFile/regArr_reg[6][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.968   */15.394        */0.406         U0_RegFile/regArr_reg[10][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.967   */15.394        */0.410         U0_RegFile/regArr_reg[2][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.976   */15.395        */0.408         U0_RegFile/regArr_reg[10][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.962   */15.395        */0.412         U0_RegFile/regArr_reg[4][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.978   */15.396        */0.405         U0_RegFile/regArr_reg[10][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.968   */15.396        */0.410         U0_RegFile/regArr_reg[6][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.965   */15.400        */0.408         U0_RegFile/regArr_reg[4][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.979   */15.401        */0.404         U0_RegFile/regArr_reg[10][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.967   */15.401        */0.408         U0_RegFile/regArr_reg[4][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.968   */15.402        */0.406         U0_RegFile/regArr_reg[6][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.966   */15.402        */0.412         U0_RegFile/regArr_reg[14][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.967   */15.402        */0.408         U0_RegFile/regArr_reg[4][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.969   */15.403        */0.409         U0_RegFile/regArr_reg[14][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.969   */15.403        */0.408         U0_RegFile/regArr_reg[2][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.967   */15.404        */0.408         U0_RegFile/regArr_reg[4][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.969   */15.404        */0.408         U0_RegFile/regArr_reg[14][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.969   */15.405        */0.408         U0_RegFile/regArr_reg[14][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.972   */15.407        */0.405         U0_RegFile/regArr_reg[14][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.968   */15.408        */0.407         U0_RegFile/regArr_reg[4][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.969   */15.409        */0.409         U0_RegFile/regArr_reg[14][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.971   */15.410        */0.406         U0_RegFile/regArr_reg[2][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.969   */15.411        */0.409         U0_RegFile/regArr_reg[4][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.971   */15.412        */0.406         U0_RegFile/regArr_reg[14][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.973   */15.415        */0.410         U0_RegFile/regArr_reg[0][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.969   */15.415        */0.408         U0_RegFile/regArr_reg[2][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.973   */15.420        */0.411         U0_RegFile/regArr_reg[0][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.974   */15.424        */0.407         U0_RegFile/regArr_reg[0][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.973   */15.424        */0.410         U0_RegFile/regArr_reg[0][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.975   */15.425        */0.407         U0_RegFile/regArr_reg[0][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.970   */15.426        */0.414         U0_RegFile/regArr_reg[8][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.977   */15.431        */0.406         U0_RegFile/regArr_reg[0][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.980   */15.433        */0.402         U0_RegFile/regArr_reg[0][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.978   */15.436        */0.405         U0_RegFile/regArr_reg[0][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.966   */15.439        */0.411         U0_RegFile/regArr_reg[12][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.967   */15.446        */0.410         U0_RegFile/regArr_reg[12][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.969   */15.450        */0.409         U0_RegFile/regArr_reg[8][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.967   */15.452        */0.411         U0_RegFile/regArr_reg[12][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.969   */15.452        */0.408         U0_RegFile/regArr_reg[12][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.967   */15.455        */0.411         U0_RegFile/regArr_reg[12][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.974   */15.455        */0.410         U0_RegFile/regArr_reg[8][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.967   */15.456        */0.407         U0_RegFile/regArr_reg[8][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.972   */15.457        */0.404         U0_RegFile/regArr_reg[8][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.970   */15.457        */0.407         U0_RegFile/regArr_reg[12][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.975   */15.458        */0.409         U0_RegFile/regArr_reg[8][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.973   */15.460        */0.404         U0_RegFile/regArr_reg[12][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.970   */15.465        */0.405         U0_RegFile/regArr_reg[8][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.979   */15.469        */0.404         U0_RegFile/regArr_reg[8][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.973   */15.473        */0.403         U0_RegFile/regArr_reg[12][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.995   15.539/*        0.378/*         U0_RegFile/regArr_reg[9][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.996   15.540/*        0.378/*         U0_RegFile/regArr_reg[10][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.996   15.540/*        0.378/*         U0_RegFile/regArr_reg[8][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.997   15.540/*        0.378/*         U0_RegFile/regArr_reg[9][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.997   15.540/*        0.378/*         U0_RegFile/regArr_reg[11][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.997   15.541/*        0.378/*         U0_RegFile/regArr_reg[11][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.997   15.541/*        0.378/*         U0_RegFile/regArr_reg[11][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.997   15.541/*        0.378/*         U0_RegFile/regArr_reg[8][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.996   15.541/*        0.378/*         U0_RegFile/regArr_reg[10][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.998   15.541/*        0.378/*         U0_RegFile/regArr_reg[10][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.998   15.542/*        0.378/*         U0_RegFile/regArr_reg[11][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.998   15.542/*        0.378/*         U0_RegFile/regArr_reg[8][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.998   15.542/*        0.378/*         U0_RegFile/regArr_reg[11][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.998   15.542/*        0.378/*         U0_RegFile/regArr_reg[10][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.998   15.542/*        0.378/*         U0_RegFile/regArr_reg[9][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.998   15.542/*        0.378/*         U0_RegFile/regArr_reg[11][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.009   15.553/*        0.375/*         U0_RegFile/regArr_reg[10][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.009   15.553/*        0.375/*         U0_RegFile/regArr_reg[8][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.009   15.553/*        0.375/*         U0_RegFile/regArr_reg[11][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.009   15.553/*        0.375/*         U0_RegFile/regArr_reg[8][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.009   15.553/*        0.375/*         U0_RegFile/regArr_reg[8][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.009   15.553/*        0.375/*         U0_RegFile/regArr_reg[10][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.009   15.553/*        0.375/*         U0_RegFile/regArr_reg[10][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.009   15.553/*        0.375/*         U0_RegFile/regArr_reg[11][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.009   15.553/*        0.375/*         U0_RegFile/regArr_reg[9][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.009   15.553/*        0.375/*         U0_RegFile/regArr_reg[8][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.008   15.554/*        0.375/*         U0_RegFile/regArr_reg[9][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.008   15.555/*        0.375/*         U0_RegFile/regArr_reg[9][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.009   15.555/*        0.375/*         U0_RegFile/regArr_reg[10][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.009   15.556/*        0.375/*         U0_RegFile/regArr_reg[9][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.009   15.556/*        0.375/*         U0_RegFile/regArr_reg[9][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.994   15.556/*        0.383/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.994   15.557/*        0.383/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.006   15.560/*        0.375/*         U0_RegFile/RdData_reg[7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.015   15.561/*        0.368/*         U0_RegFile/regArr_reg[0][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.015   15.561/*        0.368/*         U0_RegFile/regArr_reg[0][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.015   15.561/*        0.368/*         U0_RegFile/regArr_reg[0][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.015   15.561/*        0.368/*         U0_RegFile/regArr_reg[1][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.015   15.561/*        0.368/*         U0_RegFile/regArr_reg[0][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.015   15.562/*        0.368/*         U0_RegFile/regArr_reg[0][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.006   15.562/*        0.375/*         U0_RegFile/RdData_reg[6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.014   15.562/*        0.368/*         U0_RegFile/regArr_reg[0][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.014   15.562/*        0.368/*         U0_RegFile/regArr_reg[1][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.014   15.562/*        0.368/*         U0_RegFile/regArr_reg[1][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.016   15.562/*        0.368/*         U0_RegFile/regArr_reg[0][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.007   15.562/*        0.375/*         U0_RegFile/RdData_reg[5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.014   15.563/*        0.368/*         U0_RegFile/regArr_reg[1][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.014   15.563/*        0.368/*         U0_RegFile/regArr_reg[1][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.003   15.563/*        0.380/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.003   15.563/*        0.380/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.007   15.563/*        0.375/*         U0_RegFile/RdData_reg[4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.014   15.563/*        0.368/*         U0_RegFile/regArr_reg[1][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.994   15.565/*        0.378/*         U0_RegFile/regArr_reg[3][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.013   15.565/*        0.368/*         U0_RegFile/regArr_reg[1][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.007   15.565/*        0.375/*         U0_RegFile/RdData_reg[3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.012   15.565/*        0.368/*         U0_RegFile/regArr_reg[0][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.013   15.567/*        0.368/*         U0_RegFile/regArr_reg[1][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.008   15.567/*        0.375/*         U0_RegFile/RdData_reg[1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.008   15.567/*        0.375/*         U0_RegFile/RdData_reg[2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.999   15.567/*        0.378/*         U0_RegFile/regArr_reg[2][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.008   15.567/*        0.375/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.008   15.567/*        0.375/*         U0_RegFile/RdData_reg[0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.999   15.570/*        0.378/*         U0_RegFile/regArr_reg[3][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.999   15.570/*        0.378/*         U0_RegFile/regArr_reg[3][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.999   15.570/*        0.378/*         U0_RegFile/regArr_reg[3][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.006   15.574/*        0.371/*         U0_RegFile/regArr_reg[2][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.006   15.574/*        0.371/*         U0_RegFile/regArr_reg[3][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.005   15.574/*        0.371/*         U0_RegFile/regArr_reg[2][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.005   15.574/*        0.371/*         U0_RegFile/regArr_reg[2][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.006   15.574/*        0.371/*         U0_RegFile/regArr_reg[2][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.006   15.574/*        0.371/*         U0_RegFile/RdData_VLD_reg/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.327   15.892/*        0.050/*         U0_RegFile/regArr_reg[2][5]/SN    1
SCAN_CLK(R)->REF_CLK(R)	20.327   15.894/*        0.050/*         U0_RegFile/regArr_reg[2][0]/SN    1
SCAN_CLK(R)->REF_CLK(R)	19.986   */16.399        */0.398         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.988   */16.411        */0.396         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.989   */16.412        */0.396         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[11]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.989   */16.415        */0.395         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[10]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.989   */16.415        */0.395         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.989   */16.416        */0.395         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[13]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.990   */16.422        */0.394         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.990   */16.422        */0.394         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[12]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.991   */16.423        */0.394         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[14]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.991   */16.426        */0.394         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.991   */16.426        */0.394         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[8]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.991   */16.426        */0.393         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[15]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.991   */16.427        */0.393         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[9]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.990   */16.427        */0.393         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.991   */16.431        */0.393         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.992   */16.431        */0.393         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[7]/D    1
SCAN_CLK(R)->REF_CLK(R)	20.001   16.510/*        0.376/*         U0_RegFile/regArr_reg[14][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.001   16.510/*        0.376/*         U0_RegFile/regArr_reg[13][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.001   16.510/*        0.376/*         U0_RegFile/regArr_reg[12][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.001   16.510/*        0.376/*         U0_RegFile/regArr_reg[12][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.001   16.510/*        0.376/*         U0_RegFile/regArr_reg[12][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.001   16.511/*        0.376/*         U0_RegFile/regArr_reg[15][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.001   16.511/*        0.376/*         U0_RegFile/regArr_reg[14][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.001   16.511/*        0.376/*         U0_RegFile/regArr_reg[13][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.001   16.511/*        0.376/*         U0_RegFile/regArr_reg[12][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.511/*        0.376/*         U0_RegFile/regArr_reg[14][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.511/*        0.376/*         U0_RegFile/regArr_reg[13][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.001   16.511/*        0.376/*         U0_RegFile/regArr_reg[13][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.001   16.511/*        0.376/*         U0_RegFile/regArr_reg[12][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.001   16.511/*        0.376/*         U0_RegFile/regArr_reg[14][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.512/*        0.376/*         U0_RegFile/regArr_reg[15][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.512/*        0.376/*         U0_RegFile/regArr_reg[14][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.512/*        0.376/*         U0_RegFile/regArr_reg[12][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.512/*        0.376/*         U0_RegFile/regArr_reg[15][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.512/*        0.376/*         U0_RegFile/regArr_reg[13][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.512/*        0.376/*         U0_RegFile/regArr_reg[12][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.998   16.513/*        0.376/*         U0_RegFile/regArr_reg[4][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.513/*        0.376/*         U0_RegFile/regArr_reg[15][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.513/*        0.376/*         U0_RegFile/regArr_reg[12][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.513/*        0.376/*         U0_RegFile/regArr_reg[13][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.513/*        0.376/*         U0_RegFile/regArr_reg[13][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.513/*        0.376/*         U0_RegFile/regArr_reg[14][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.514/*        0.376/*         U0_RegFile/regArr_reg[14][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.514/*        0.376/*         U0_RegFile/regArr_reg[14][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.998   16.514/*        0.376/*         U0_RegFile/regArr_reg[5][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.515/*        0.376/*         U0_RegFile/regArr_reg[13][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.998   16.515/*        0.376/*         U0_RegFile/regArr_reg[6][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.998   16.515/*        0.376/*         U0_RegFile/regArr_reg[5][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.515/*        0.376/*         U0_RegFile/regArr_reg[4][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.515/*        0.376/*         U0_RegFile/regArr_reg[7][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.515/*        0.376/*         U0_RegFile/regArr_reg[15][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.998   16.515/*        0.376/*         U0_RegFile/regArr_reg[7][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.998   16.515/*        0.376/*         U0_RegFile/regArr_reg[7][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.515/*        0.376/*         U0_RegFile/regArr_reg[15][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.998   16.515/*        0.376/*         U0_RegFile/regArr_reg[4][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.998   16.515/*        0.376/*         U0_RegFile/regArr_reg[6][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.516/*        0.376/*         U0_RegFile/regArr_reg[5][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.516/*        0.376/*         U0_RegFile/regArr_reg[6][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.998   16.516/*        0.376/*         U0_RegFile/regArr_reg[6][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.998   16.517/*        0.376/*         U0_RegFile/regArr_reg[5][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.998   16.517/*        0.376/*         U0_RegFile/regArr_reg[7][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.997   16.519/*        0.376/*         U0_RegFile/regArr_reg[5][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.997   16.519/*        0.376/*         U0_RegFile/regArr_reg[4][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.998   16.519/*        0.376/*         U0_RegFile/regArr_reg[5][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.999   16.523/*        0.376/*         U0_RegFile/regArr_reg[6][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.999   16.524/*        0.376/*         U0_RegFile/regArr_reg[4][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.525/*        0.376/*         U0_RegFile/regArr_reg[15][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.525/*        0.376/*         U0_RegFile/regArr_reg[8][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.525/*        0.376/*         U0_RegFile/regArr_reg[7][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.525/*        0.376/*         U0_RegFile/regArr_reg[5][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.525/*        0.376/*         U0_RegFile/regArr_reg[15][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.999   16.525/*        0.376/*         U0_RegFile/regArr_reg[6][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.525/*        0.376/*         U0_RegFile/regArr_reg[7][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.002   16.525/*        0.376/*         U0_RegFile/regArr_reg[6][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.999   16.525/*        0.376/*         U0_RegFile/regArr_reg[5][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.999   16.528/*        0.376/*         U0_RegFile/regArr_reg[4][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.998   16.529/*        0.376/*         U0_RegFile/regArr_reg[4][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.998   16.529/*        0.376/*         U0_RegFile/regArr_reg[6][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.999   16.529/*        0.376/*         U0_RegFile/regArr_reg[7][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.001   16.529/*        0.376/*         U0_RegFile/regArr_reg[2][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.000   16.530/*        0.376/*         U0_RegFile/regArr_reg[4][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.000   16.533/*        0.376/*         U0_RegFile/regArr_reg[7][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.007   16.542/*        0.369/*         U0_RegFile/regArr_reg[3][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.008   16.544/*        0.369/*         U0_RegFile/regArr_reg[3][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.008   16.545/*        0.369/*         U0_ref_sync/sync_bus_reg[2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.008   16.545/*        0.369/*         U0_ref_sync/sync_bus_reg[1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.982   */16.584        */0.395         U0_RegFile/RdData_VLD_reg/D    1
REF_CLK(R)->UART_RX_CLK(R)	19.669   */16.722        */0.532         U0_ClkDiv/count_reg[2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.990   */16.739        */0.393         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.961   */16.778        */0.422         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.991   */16.827        */0.393         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.987   */16.830        */0.397         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.988   */16.836        */0.396         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.962   */16.844        */0.421         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.990   */16.846        */0.394         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.989   */16.846        */0.394         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.990   */16.848        */0.394         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.990   */16.851        */0.393         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.990   */16.853        */0.393         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]/D    1
SCAN_CLK(R)->REF_CLK(R)	20.329   16.860/*        0.048/*         U0_RegFile/regArr_reg[3][3]/SN    1
SCAN_CLK(R)->REF_CLK(R)	20.092   16.893/*        0.286/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/D    1
SCAN_CLK(R)->REF_CLK(R)	20.105   16.915/*        0.278/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[0]/D    1
REF_CLK(R)->UART_RX_CLK(R)	19.670   16.926/*        0.531/*         U0_ClkDiv/count_reg[1]/D    1
SCAN_CLK(R)->REF_CLK(R)	20.107   16.955/*        0.271/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.949   */16.977        */0.434         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.942   */16.978        */0.435         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/D    1
SCAN_CLK(R)->REF_CLK(R)	20.069   16.987/*        0.117/*         U0_CLK_GATE/U0_TLATNCAX12M/E    1
SCAN_CLK(R)->REF_CLK(R)	19.944   */16.987        */0.433         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.955   */17.004        */0.428         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/D    1
REF_CLK(R)->UART_RX_CLK(R)	19.944   */17.037        */0.257         U0_ClkDiv/div_clk_reg/D    1
REF_CLK(R)->UART_RX_CLK(R)	19.773   */17.111        */0.428         U0_ClkDiv/odd_edge_tog_reg/D    1
REF_CLK(R)->UART_RX_CLK(R)	19.707   17.128/*        0.494/*         U0_ClkDiv/count_reg[0]/D    1
SCAN_CLK(R)->ALU_CLK(R)	20.269   17.275/*        0.320/*         U0_ALU/OUT_VALID_reg/D    1
SCAN_CLK(R)->REF_CLK(R)	20.011   17.349/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.011   17.349/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.011   17.349/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.011   17.349/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[8]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.011   17.349/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[10]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.011   17.349/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[11]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.011   17.349/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[12]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.011   17.349/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[13]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.011   17.349/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[9]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.011   17.349/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[14]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.011   17.350/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.010   17.351/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.010   17.352/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.010   17.352/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.001   17.352/*        0.377/*         U0_ref_sync/enable_flop_reg/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.001   17.353/*        0.377/*         U0_ref_sync/meta_flop_reg/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.001   17.353/*        0.377/*         U0_ref_sync/enable_pulse_d_reg/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.011   17.354/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.011   17.354/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.011   17.354/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[15]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.011   17.354/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.010   17.354/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.011   17.354/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.010   17.354/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.001   17.355/*        0.377/*         U0_ref_sync/sync_bus_reg[7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.010   17.355/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.010   17.356/*        0.373/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.001   17.357/*        0.377/*         U0_ref_sync/sync_bus_reg[3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.008   17.358/*        0.370/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.008   17.358/*        0.370/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.008   17.360/*        0.370/*         U0_ref_sync/sync_bus_reg[0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.008   17.361/*        0.370/*         U0_ref_sync/sync_flop_reg/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.008   17.363/*        0.370/*         U0_ref_sync/sync_bus_reg[5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.007   17.364/*        0.370/*         U0_ref_sync/sync_bus_reg[6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.017   17.364/*        0.366/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.008   17.364/*        0.370/*         U0_ref_sync/sync_bus_reg[4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.017   17.365/*        0.366/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.017   17.365/*        0.366/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.017   17.365/*        0.366/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	20.017   17.365/*        0.366/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.976   */17.453        */0.402         U0_ref_sync/sync_bus_reg[6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.977   */17.464        */0.400         U0_ref_sync/sync_bus_reg[2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.980   */17.480        */0.398         U0_ref_sync/sync_bus_reg[5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.981   */17.486        */0.397         U0_ref_sync/sync_bus_reg[1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.981   */17.487        */0.397         U0_ref_sync/sync_bus_reg[3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.981   */17.487        */0.397         U0_ref_sync/sync_bus_reg[4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.982   */17.492        */0.396         U0_ref_sync/sync_bus_reg[7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.983   */17.496        */0.395         U0_ref_sync/sync_bus_reg[0]/D    1
SCAN_CLK(R)->ALU_CLK(R)	20.231   17.568/*        0.358/*         U0_ALU/ALU_OUT_reg[9]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	20.230   17.568/*        0.358/*         U0_ALU/ALU_OUT_reg[10]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	20.231   17.568/*        0.358/*         U0_ALU/ALU_OUT_reg[12]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	20.231   17.569/*        0.358/*         U0_ALU/ALU_OUT_reg[13]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	20.231   17.569/*        0.358/*         U0_ALU/ALU_OUT_reg[11]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	20.231   17.569/*        0.358/*         U0_ALU/ALU_OUT_reg[14]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	20.230   17.569/*        0.358/*         U0_ALU/ALU_OUT_reg[8]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	20.230   17.569/*        0.358/*         U0_ALU/ALU_OUT_reg[15]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	20.231   17.570/*        0.358/*         U0_ALU/ALU_OUT_reg[7]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	20.231   17.570/*        0.358/*         U0_ALU/ALU_OUT_reg[5]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	20.231   17.570/*        0.358/*         U0_ALU/ALU_OUT_reg[6]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	20.231   17.571/*        0.358/*         U0_ALU/ALU_OUT_reg[4]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	20.231   17.571/*        0.358/*         U0_ALU/ALU_OUT_reg[3]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	20.231   17.571/*        0.358/*         U0_ALU/ALU_OUT_reg[2]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	20.231   17.572/*        0.358/*         U0_ALU/ALU_OUT_reg[0]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	20.231   17.572/*        0.358/*         U0_ALU/ALU_OUT_reg[1]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	20.231   17.573/*        0.358/*         U0_ALU/OUT_VALID_reg/RN    1
@(R)->REF_CLK(R)	19.806   17.671/*        0.578/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[1]/SE    1
@(R)->REF_CLK(R)	19.806   17.671/*        0.578/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[15]/SE    1
@(R)->REF_CLK(R)	19.807   17.672/*        0.578/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[9]/SE    1
@(R)->REF_CLK(R)	19.807   17.672/*        0.578/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[10]/SE    1
@(R)->REF_CLK(R)	19.807   17.672/*        0.578/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[8]/SE    1
@(R)->REF_CLK(R)	19.807   17.672/*        0.578/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[12]/SE    1
@(R)->REF_CLK(R)	19.807   17.672/*        0.578/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[6]/SE    1
@(R)->REF_CLK(R)	19.807   17.672/*        0.578/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[11]/SE    1
@(R)->REF_CLK(R)	19.807   17.672/*        0.578/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[13]/SE    1
@(R)->REF_CLK(R)	19.807   17.672/*        0.578/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[4]/SE    1
@(R)->REF_CLK(R)	19.807   17.672/*        0.578/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[14]/SE    1
@(R)->REF_CLK(R)	19.807   17.672/*        0.578/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[5]/SE    1
@(R)->REF_CLK(R)	19.807   17.672/*        0.578/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[7]/SE    1
SCAN_CLK(R)->REF_CLK(R)	19.996   */17.674        */0.388         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[2]/D    1
REF_CLK(R)->UART_RX_CLK(R)	20.500   17.769/*        0.544/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/D    1
REF_CLK(R)->UART_RX_CLK(R)	20.639   */17.777        */0.405         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D    1
REF_CLK(R)->UART_RX_CLK(R)	20.497   17.833/*        0.548/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.975   */17.848        */0.403         U0_ref_sync/enable_pulse_d_reg/D    1
SCAN_CLK(R)->REF_CLK(R)	19.851   */17.870        */0.527         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/SI    1
@(R)->ALU_CLK(R)	20.024   17.889/*        0.565/*         U0_ALU/ALU_OUT_reg[9]/SE    1
@(R)->ALU_CLK(R)	20.024   17.889/*        0.565/*         U0_ALU/ALU_OUT_reg[12]/SE    1
@(R)->ALU_CLK(R)	20.024   17.889/*        0.565/*         U0_ALU/ALU_OUT_reg[11]/SE    1
@(R)->ALU_CLK(R)	20.024   17.889/*        0.565/*         U0_ALU/ALU_OUT_reg[13]/SE    1
@(R)->ALU_CLK(R)	20.024   17.889/*        0.565/*         U0_ALU/ALU_OUT_reg[14]/SE    1
@(R)->ALU_CLK(R)	20.024   17.889/*        0.565/*         U0_ALU/ALU_OUT_reg[15]/SE    1
@(R)->ALU_CLK(R)	20.024   17.889/*        0.565/*         U0_ALU/ALU_OUT_reg[8]/SE    1
@(R)->ALU_CLK(R)	20.024   17.889/*        0.565/*         U0_ALU/ALU_OUT_reg[10]/SE    1
SCAN_CLK(R)->REF_CLK(R)	20.052   17.893/*        0.325/*         U0_ref_sync/meta_flop_reg/D    1
SCAN_CLK(R)->REF_CLK(R)	19.834   */17.894        */0.549         U0_RegFile/regArr_reg[0][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.834   */17.894        */0.549         U0_RegFile/regArr_reg[0][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.833   */17.896        */0.548         U0_RegFile/regArr_reg[1][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.836   */17.901        */0.548         U0_RegFile/regArr_reg[0][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.872   */17.907        */0.512         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.837   */17.907        */0.546         U0_RegFile/regArr_reg[0][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.837   */17.908        */0.546         U0_RegFile/regArr_reg[0][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.816   */17.911        */0.561         U0_RegFile/regArr_reg[2][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.838   */17.917        */0.544         U0_RegFile/regArr_reg[0][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.840   */17.923        */0.542         U0_RegFile/regArr_reg[0][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.841   */17.931        */0.541         U0_RegFile/regArr_reg[1][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.834   */17.942        */0.544         U0_ref_sync/meta_flop_reg/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.850   */17.971        */0.531         U0_RegFile/regArr_reg[1][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.849   */17.986        */0.528         U0_RegFile/regArr_reg[2][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.812   */17.989        */0.565         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.880   */18.002        */0.503         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.881   */18.006        */0.503         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.859   */18.009        */0.524         U0_RegFile/regArr_reg[1][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.854   */18.010        */0.523         U0_RegFile/regArr_reg[2][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.850   */18.010        */0.527         U0_RegFile/regArr_reg[2][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.836   */18.013        */0.540         U0_RegFile/regArr_reg[3][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.838   */18.018        */0.539         U0_RegFile/regArr_reg[2][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.861   */18.022        */0.521         U0_RegFile/regArr_reg[1][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.861   */18.026        */0.520         U0_RegFile/regArr_reg[1][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.860   */18.026        */0.517         U0_RegFile/regArr_reg[3][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.860   */18.042        */0.517         U0_RegFile/regArr_reg[2][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.866   */18.047        */0.516         U0_RegFile/regArr_reg[1][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.866   */18.049        */0.515         U0_RegFile/regArr_reg[1][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.869   */18.056        */0.514         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.861   */18.060        */0.517         U0_ref_sync/sync_bus_reg[5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.861   */18.062        */0.516         U0_RegFile/regArr_reg[3][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.865   */18.064        */0.513         U0_RegFile/regArr_reg[2][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.863   */18.068        */0.515         U0_ref_sync/sync_bus_reg[1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.862   */18.069        */0.515         U0_ref_sync/sync_bus_reg[2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.863   */18.071        */0.514         U0_ref_sync/sync_bus_reg[6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.874   */18.072        */0.511         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[11]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.864   */18.074        */0.514         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.874   */18.076        */0.510         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.868   */18.078        */0.510         U0_ref_sync/sync_bus_reg[3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.868   */18.080        */0.510         U0_ref_sync/sync_bus_reg[7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.872   */18.082        */0.509         U0_RegFile/RdData_reg[6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.876   */18.082        */0.509         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[8]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.876   */18.082        */0.509         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[10]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.875   */18.082        */0.508         U0_RegFile/RdData_reg[0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.866   */18.084        */0.511         U0_RegFile/regArr_reg[12][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.865   */18.085        */0.512         U0_RegFile/regArr_reg[3][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.873   */18.085        */0.508         U0_RegFile/RdData_reg[5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.876   */18.085        */0.508         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[9]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.869   */18.086        */0.511         U0_RegFile/regArr_reg[0][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.877   */18.086        */0.508         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[14]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.864   */18.088        */0.511         U0_RegFile/regArr_reg[6][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.873   */18.090        */0.507         U0_RegFile/RdData_reg[7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.864   */18.090        */0.514         U0_ref_sync/sync_bus_reg[4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.864   */18.090        */0.511         U0_RegFile/regArr_reg[4][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.868   */18.091        */0.510         U0_RegFile/regArr_reg[14][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.876   */18.091        */0.507         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.877   */18.092        */0.507         U0_RegFile/regArr_reg[8][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.864   */18.092        */0.509         U0_RegFile/regArr_reg[5][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.868   */18.093        */0.510         U0_RegFile/regArr_reg[13][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.869   */18.094        */0.510         U0_RegFile/regArr_reg[15][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.877   */18.094        */0.507         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.877   */18.095        */0.506         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.869   */18.096        */0.509         U0_RegFile/regArr_reg[13][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.879   */18.097        */0.506         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[13]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.865   */18.097        */0.509         U0_RegFile/regArr_reg[7][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.870   */18.097        */0.506         U0_RegFile/regArr_reg[11][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.867   */18.098        */0.509         U0_RegFile/regArr_reg[11][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.878   */18.099        */0.505         U0_RegFile/regArr_reg[10][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.876   */18.099        */0.505         U0_RegFile/RdData_reg[4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.869   */18.100        */0.509         U1_RST_SYNC/meta_flop_reg/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.879   */18.100        */0.505         U0_RegFile/regArr_reg[11][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.866   */18.100        */0.508         U0_RegFile/regArr_reg[9][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.866   */18.101        */0.508         U0_RegFile/regArr_reg[10][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.878   */18.101        */0.505         U0_RegFile/regArr_reg[9][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.879   */18.102        */0.505         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.870   */18.102        */0.509         U0_RegFile/regArr_reg[6][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.867   */18.102        */0.508         U0_RegFile/regArr_reg[4][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.876   */18.103        */0.507         U0_RegFile/regArr_reg[11][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.866   */18.103        */0.508         U0_RegFile/regArr_reg[5][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.871   */18.103        */0.505         U0_RegFile/regArr_reg[8][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.880   */18.104        */0.504         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[12]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.868   */18.105        */0.507         U0_RegFile/regArr_reg[4][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.880   */18.105        */0.504         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[15]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.880   */18.105        */0.504         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.879   */18.105        */0.504         U0_RegFile/regArr_reg[8][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.869   */18.106        */0.507         U0_RegFile/regArr_reg[11][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.878   */18.106        */0.504         U0_RegFile/RdData_reg[3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.879   */18.106        */0.504         U0_RegFile/regArr_reg[9][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.870   */18.107        */0.507         U0_RegFile/regArr_reg[13][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.867   */18.107        */0.507         U0_RegFile/regArr_reg[11][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.867   */18.107        */0.506         U0_RegFile/regArr_reg[4][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.880   */18.107        */0.504         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.867   */18.107        */0.507         U0_RegFile/regArr_reg[8][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.880   */18.107        */0.504         U0_RegFile/regArr_reg[10][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.868   */18.107        */0.507         U0_RegFile/regArr_reg[7][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.867   */18.108        */0.507         U0_RegFile/regArr_reg[5][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.870   */18.108        */0.507         U0_RegFile/regArr_reg[12][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.867   */18.108        */0.507         U0_RegFile/regArr_reg[6][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.871   */18.108        */0.507         U0_RegFile/regArr_reg[5][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.872   */18.108        */0.507         U0_RegFile/regArr_reg[6][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.867   */18.109        */0.506         U0_RegFile/regArr_reg[10][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.868   */18.109        */0.506         U0_RegFile/regArr_reg[11][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.881   */18.109        */0.503         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.870   */18.109        */0.506         U0_RegFile/regArr_reg[14][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.871   */18.110        */0.507         U0_RegFile/regArr_reg[5][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.871   */18.110        */0.506         U0_RegFile/regArr_reg[12][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.871   */18.110        */0.506         U0_RegFile/regArr_reg[12][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.881   */18.110        */0.503         U0_RegFile/regArr_reg[9][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.869   */18.110        */0.506         U0_RegFile/regArr_reg[6][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.871   */18.110        */0.506         U0_RegFile/regArr_reg[12][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.881   */18.112        */0.503         U0_RegFile/regArr_reg[9][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.881   */18.112        */0.503         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.871   */18.112        */0.506         U0_RegFile/regArr_reg[3][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.881   */18.112        */0.503         U0_RegFile/regArr_reg[8][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.868   */18.112        */0.506         U0_RegFile/regArr_reg[6][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.881   */18.112        */0.503         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.870   */18.113        */0.507         U0_RegFile/regArr_reg[3][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.872   */18.113        */0.506         U0_RegFile/regArr_reg[13][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.881   */18.113        */0.503         U0_RegFile/regArr_reg[10][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.872   */18.113        */0.506         U0_RegFile/regArr_reg[8][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.870   */18.113        */0.505         U0_RegFile/regArr_reg[11][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.871   */18.114        */0.506         U0_RegFile/regArr_reg[12][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.881   */18.114        */0.502         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.864   */18.114        */0.513         U0_RegFile/RdData_VLD_reg/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.873   */18.114        */0.503         U0_RegFile/regArr_reg[10][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.881   */18.114        */0.502         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.871   */18.115        */0.505         U0_RegFile/regArr_reg[12][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.867   */18.115        */0.504         U0_RegFile/regArr_reg[3][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.870   */18.116        */0.505         U0_RegFile/regArr_reg[6][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.872   */18.116        */0.505         U0_RegFile/regArr_reg[13][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.870   */18.117        */0.505         U0_RegFile/regArr_reg[5][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.873   */18.117        */0.505         U0_RegFile/regArr_reg[15][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.882   */18.117        */0.502         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.869   */18.117        */0.505         U0_RegFile/regArr_reg[5][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.873   */18.117        */0.505         U0_RegFile/regArr_reg[12][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.873   */18.118        */0.505         U0_RegFile/regArr_reg[14][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.873   */18.118        */0.505         U0_RegFile/regArr_reg[13][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.872   */18.119        */0.502         U0_RegFile/regArr_reg[9][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.873   */18.119        */0.505         U0_RegFile/regArr_reg[14][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.871   */18.119        */0.504         U0_RegFile/regArr_reg[8][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.873   */18.119        */0.504         U0_RegFile/regArr_reg[15][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.873   */18.119        */0.505         U0_RegFile/regArr_reg[7][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.873   */18.120        */0.504         U0_RegFile/regArr_reg[14][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.870   */18.121        */0.508         U0_ref_sync/sync_flop_reg/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.873   */18.121        */0.504         U0_RegFile/regArr_reg[15][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.874   */18.121        */0.504         U0_RegFile/regArr_reg[13][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.873   */18.121        */0.504         U0_RegFile/regArr_reg[13][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.871   */18.121        */0.504         U0_RegFile/regArr_reg[10][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.881   */18.122        */0.501         U0_RegFile/RdData_reg[1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.839   */18.122        */0.538         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.872   */18.123        */0.504         U0_RegFile/regArr_reg[9][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.870   */18.123        */0.504         U0_RegFile/regArr_reg[4][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.874   */18.123        */0.504         U0_RegFile/regArr_reg[14][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.879   */18.124        */0.504         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.874   */18.124        */0.504         U0_RegFile/regArr_reg[7][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.874   */18.124        */0.503         U0_RegFile/regArr_reg[15][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.871   */18.125        */0.504         U0_RegFile/regArr_reg[4][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.882   */18.126        */0.500         U0_RegFile/RdData_reg[2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.871   */18.126        */0.504         U0_RegFile/regArr_reg[5][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.871   */18.127        */0.504         U0_RegFile/regArr_reg[4][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.875   */18.128        */0.503         U0_RegFile/regArr_reg[7][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.873   */18.128        */0.504         U0_RegFile/regArr_reg[7][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.871   */18.128        */0.503         U0_RegFile/regArr_reg[6][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.871   */18.128        */0.506         U0_RegFile/regArr_reg[3][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.874   */18.129        */0.503         U0_RegFile/regArr_reg[14][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.871   */18.130        */0.506         U0_RegFile/regArr_reg[2][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.874   */18.130        */0.503         U0_RegFile/regArr_reg[14][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.875   */18.130        */0.503         U0_RegFile/regArr_reg[15][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.875   */18.131        */0.503         U0_RegFile/regArr_reg[4][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.848   */18.131        */0.534         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.872   */18.132        */0.503         U0_RegFile/regArr_reg[7][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.850   */18.132        */0.532         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.882   */18.134        */0.501         U0_RegFile/regArr_reg[10][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.882   */18.136        */0.501         U0_RegFile/regArr_reg[9][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.877   */18.136        */0.501         U0_RegFile/regArr_reg[15][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.887   */18.137        */0.497         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.877   */18.138        */0.501         U0_RegFile/regArr_reg[15][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.884   */18.144        */0.499         U0_RegFile/regArr_reg[8][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.886   */18.144        */0.497         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[7]/SI    1
UART_TX_CLK(R)->REF_CLK(R)	19.867   */18.158        */0.510         U0_ref_sync/enable_flop_reg/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.880   */18.162        */0.497         U0_ref_sync/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.877   */18.162        */0.501         U0_ref_sync/sync_bus_reg[0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.883   */18.172        */0.494         U1_RST_SYNC/sync_flop_reg/SI    1
REF_CLK(R)->SCAN_CLK(R)	20.735   18.202/*        0.262/*         U1_uart_sync/sync_bus_reg[5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.977   */18.209        */0.401         U0_ref_sync/enable_flop_reg/D    1
REF_CLK(R)->SCAN_CLK(R)	20.734   18.213/*        0.263/*         U1_uart_sync/sync_bus_reg[1]/D    1
REF_CLK(R)->SCAN_CLK(R)	20.736   18.226/*        0.262/*         U1_uart_sync/sync_bus_reg[6]/D    1
REF_CLK(R)->SCAN_CLK(R)	20.733   18.226/*        0.265/*         U1_uart_sync/sync_bus_reg[7]/D    1
REF_CLK(R)->SCAN_CLK(R)	20.736   18.230/*        0.261/*         U1_uart_sync/sync_bus_reg[4]/D    1
REF_CLK(R)->SCAN_CLK(R)	20.736   18.238/*        0.261/*         U1_uart_sync/sync_bus_reg[3]/D    1
REF_CLK(R)->SCAN_CLK(R)	20.734   18.245/*        0.264/*         U1_uart_sync/sync_bus_reg[0]/D    1
REF_CLK(R)->SCAN_CLK(R)	20.736   18.248/*        0.261/*         U1_uart_sync/sync_bus_reg[2]/D    1
@(R)->REF_CLK(R)	19.788   18.264/*        0.586/*         U0_RegFile/regArr_reg[11][2]/SE    1
@(R)->REF_CLK(R)	19.788   18.264/*        0.586/*         U0_RegFile/regArr_reg[9][7]/SE    1
@(R)->REF_CLK(R)	19.788   18.266/*        0.586/*         U0_RegFile/regArr_reg[10][2]/SE    1
@(R)->REF_CLK(R)	19.790   18.266/*        0.586/*         U0_RegFile/regArr_reg[10][7]/SE    1
@(R)->REF_CLK(R)	19.790   18.266/*        0.586/*         U0_RegFile/regArr_reg[11][5]/SE    1
@(R)->REF_CLK(R)	19.787   18.266/*        0.586/*         U0_RegFile/regArr_reg[9][1]/SE    1
@(R)->REF_CLK(R)	19.788   18.267/*        0.586/*         U0_RegFile/regArr_reg[10][1]/SE    1
@(R)->REF_CLK(R)	19.788   18.267/*        0.586/*         U0_RegFile/regArr_reg[8][2]/SE    1
@(R)->REF_CLK(R)	19.788   18.268/*        0.586/*         U0_RegFile/regArr_reg[11][1]/SE    1
@(R)->REF_CLK(R)	19.789   18.269/*        0.586/*         U0_RegFile/regArr_reg[11][0]/SE    1
@(R)->REF_CLK(R)	19.789   18.269/*        0.586/*         U0_RegFile/regArr_reg[8][1]/SE    1
@(R)->REF_CLK(R)	19.793   18.270/*        0.588/*         U0_RegFile/regArr_reg[1][2]/SE    1
@(R)->REF_CLK(R)	19.793   18.270/*        0.588/*         U0_RegFile/regArr_reg[1][3]/SE    1
@(R)->REF_CLK(R)	19.793   18.270/*        0.588/*         U0_RegFile/regArr_reg[1][7]/SE    1
@(R)->REF_CLK(R)	19.789   18.270/*        0.586/*         U0_RegFile/regArr_reg[10][0]/SE    1
@(R)->REF_CLK(R)	19.793   18.270/*        0.588/*         U0_RegFile/regArr_reg[1][4]/SE    1
@(R)->REF_CLK(R)	19.793   18.271/*        0.588/*         U0_RegFile/regArr_reg[1][5]/SE    1
SCAN_CLK(R)->REF_CLK(R)	19.986   */18.271        */0.392         U0_ref_sync/sync_flop_reg/D    1
@(R)->REF_CLK(R)	19.794   18.271/*        0.588/*         U0_RegFile/regArr_reg[0][1]/SE    1
@(R)->REF_CLK(R)	19.794   18.271/*        0.588/*         U0_RegFile/regArr_reg[1][6]/SE    1
@(R)->REF_CLK(R)	19.794   18.271/*        0.588/*         U0_RegFile/regArr_reg[0][4]/SE    1
@(R)->REF_CLK(R)	19.794   18.271/*        0.588/*         U0_RegFile/regArr_reg[0][6]/SE    1
@(R)->REF_CLK(R)	19.795   18.271/*        0.588/*         U0_RegFile/regArr_reg[0][5]/SE    1
@(R)->REF_CLK(R)	19.790   18.272/*        0.586/*         U0_RegFile/regArr_reg[11][7]/SE    1
@(R)->REF_CLK(R)	19.790   18.272/*        0.586/*         U0_RegFile/regArr_reg[8][7]/SE    1
@(R)->REF_CLK(R)	19.790   18.272/*        0.586/*         U0_RegFile/regArr_reg[11][6]/SE    1
@(R)->REF_CLK(R)	19.790   18.272/*        0.586/*         U0_RegFile/regArr_reg[9][0]/SE    1
@(R)->REF_CLK(R)	19.794   18.272/*        0.588/*         U0_RegFile/regArr_reg[0][7]/SE    1
@(R)->REF_CLK(R)	19.795   18.272/*        0.588/*         U0_RegFile/regArr_reg[0][3]/SE    1
@(R)->REF_CLK(R)	19.794   18.272/*        0.588/*         U0_RegFile/regArr_reg[0][2]/SE    1
@(R)->REF_CLK(R)	19.790   18.272/*        0.586/*         U0_RegFile/regArr_reg[14][0]/SE    1
@(R)->REF_CLK(R)	19.791   18.272/*        0.586/*         U0_RegFile/regArr_reg[15][0]/SE    1
@(R)->REF_CLK(R)	19.791   18.272/*        0.586/*         U0_RegFile/regArr_reg[12][1]/SE    1
@(R)->REF_CLK(R)	19.791   18.272/*        0.586/*         U0_RegFile/regArr_reg[12][0]/SE    1
@(R)->REF_CLK(R)	19.791   18.273/*        0.586/*         U0_RegFile/regArr_reg[13][0]/SE    1
@(R)->REF_CLK(R)	19.791   18.274/*        0.586/*         U0_RegFile/regArr_reg[14][1]/SE    1
@(R)->REF_CLK(R)	19.791   18.274/*        0.586/*         U0_RegFile/regArr_reg[12][3]/SE    1
@(R)->REF_CLK(R)	19.791   18.274/*        0.586/*         U0_RegFile/regArr_reg[14][2]/SE    1
@(R)->REF_CLK(R)	19.791   18.274/*        0.586/*         U0_RegFile/regArr_reg[12][2]/SE    1
@(R)->REF_CLK(R)	19.791   18.274/*        0.586/*         U0_RegFile/regArr_reg[13][1]/SE    1
@(R)->REF_CLK(R)	19.791   18.274/*        0.586/*         U0_RegFile/regArr_reg[13][2]/SE    1
@(R)->REF_CLK(R)	19.791   18.275/*        0.586/*         U0_RegFile/regArr_reg[15][1]/SE    1
@(R)->REF_CLK(R)	19.791   18.276/*        0.586/*         U0_RegFile/regArr_reg[12][7]/SE    1
@(R)->REF_CLK(R)	19.800   18.276/*        0.583/*         U0_RegFile/regArr_reg[8][5]/SE    1
@(R)->REF_CLK(R)	19.800   18.276/*        0.583/*         U0_RegFile/regArr_reg[10][6]/SE    1
@(R)->REF_CLK(R)	19.800   18.276/*        0.583/*         U0_RegFile/regArr_reg[8][6]/SE    1
@(R)->REF_CLK(R)	19.800   18.276/*        0.583/*         U0_RegFile/regArr_reg[9][5]/SE    1
@(R)->REF_CLK(R)	19.800   18.276/*        0.583/*         U0_RegFile/regArr_reg[10][5]/SE    1
@(R)->REF_CLK(R)	19.800   18.276/*        0.583/*         U0_RegFile/regArr_reg[11][4]/SE    1
@(R)->REF_CLK(R)	19.800   18.276/*        0.583/*         U0_RegFile/regArr_reg[9][4]/SE    1
@(R)->REF_CLK(R)	19.800   18.277/*        0.583/*         U0_RegFile/regArr_reg[9][6]/SE    1
@(R)->REF_CLK(R)	19.800   18.277/*        0.583/*         U0_RegFile/regArr_reg[11][3]/SE    1
@(R)->REF_CLK(R)	19.800   18.277/*        0.583/*         U0_RegFile/regArr_reg[8][4]/SE    1
@(R)->REF_CLK(R)	19.800   18.277/*        0.583/*         U0_RegFile/regArr_reg[10][4]/SE    1
@(R)->REF_CLK(R)	19.800   18.277/*        0.583/*         U0_RegFile/regArr_reg[10][3]/SE    1
@(R)->REF_CLK(R)	19.795   18.277/*        0.589/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[2]/SE    1
@(R)->REF_CLK(R)	19.800   18.277/*        0.583/*         U0_RegFile/regArr_reg[9][3]/SE    1
SCAN_CLK(R)->REF_CLK(R)	19.988   */18.277        */0.389         U1_RST_SYNC/sync_flop_reg/D    1
@(R)->REF_CLK(R)	19.791   18.277/*        0.586/*         U0_RegFile/regArr_reg[14][7]/SE    1
@(R)->REF_CLK(R)	19.791   18.277/*        0.586/*         U0_RegFile/regArr_reg[13][7]/SE    1
@(R)->REF_CLK(R)	19.799   18.277/*        0.583/*         U0_RegFile/regArr_reg[9][2]/SE    1
@(R)->REF_CLK(R)	19.795   18.278/*        0.589/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[1]/SE    1
@(R)->REF_CLK(R)	19.795   18.278/*        0.589/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[0]/SE    1
@(R)->REF_CLK(R)	19.800   18.278/*        0.583/*         U0_RegFile/regArr_reg[8][3]/SE    1
@(R)->REF_CLK(R)	19.795   18.278/*        0.589/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/SE    1
@(R)->REF_CLK(R)	19.791   18.278/*        0.586/*         U0_RegFile/regArr_reg[14][6]/SE    1
@(R)->REF_CLK(R)	19.791   18.279/*        0.586/*         U0_RegFile/regArr_reg[12][6]/SE    1
@(R)->REF_CLK(R)	19.795   18.279/*        0.589/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/SE    1
@(R)->REF_CLK(R)	19.792   18.279/*        0.586/*         U0_RegFile/regArr_reg[15][2]/SE    1
@(R)->REF_CLK(R)	19.792   18.280/*        0.586/*         U0_RegFile/regArr_reg[15][3]/SE    1
@(R)->REF_CLK(R)	19.792   18.281/*        0.586/*         U0_RegFile/regArr_reg[14][3]/SE    1
@(R)->REF_CLK(R)	19.792   18.281/*        0.586/*         U0_RegFile/regArr_reg[13][3]/SE    1
@(R)->REF_CLK(R)	19.792   18.281/*        0.586/*         U0_RegFile/regArr_reg[13][4]/SE    1
@(R)->REF_CLK(R)	19.792   18.281/*        0.586/*         U0_RegFile/regArr_reg[12][4]/SE    1
@(R)->REF_CLK(R)	19.792   18.282/*        0.586/*         U0_RegFile/regArr_reg[12][5]/SE    1
@(R)->REF_CLK(R)	19.792   18.283/*        0.586/*         U0_RegFile/regArr_reg[13][6]/SE    1
@(R)->REF_CLK(R)	19.792   18.284/*        0.586/*         U0_RegFile/regArr_reg[15][5]/SE    1
@(R)->REF_CLK(R)	19.800   18.284/*        0.584/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[3]/SE    1
@(R)->REF_CLK(R)	19.800   18.284/*        0.584/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[7]/SE    1
@(R)->REF_CLK(R)	19.800   18.285/*        0.584/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]/SE    1
@(R)->REF_CLK(R)	19.800   18.285/*        0.584/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[0]/SE    1
@(R)->REF_CLK(R)	19.800   18.285/*        0.584/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[6]/SE    1
@(R)->REF_CLK(R)	19.800   18.285/*        0.584/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]/SE    1
@(R)->REF_CLK(R)	19.800   18.285/*        0.584/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/SE    1
@(R)->REF_CLK(R)	19.800   18.285/*        0.584/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]/SE    1
@(R)->REF_CLK(R)	19.800   18.285/*        0.584/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]/SE    1
@(R)->REF_CLK(R)	19.800   18.285/*        0.584/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[2]/SE    1
ALU_CLK(R)->UART_RX_CLK(R)	19.536   */18.377        */0.665         U0_ClkDiv/count_reg[0]/SI    1
@(R)->ALU_CLK(R)	20.018   18.502/*        0.570/*         U0_ALU/ALU_OUT_reg[6]/SE    1
@(R)->ALU_CLK(R)	20.018   18.502/*        0.570/*         U0_ALU/ALU_OUT_reg[5]/SE    1
@(R)->ALU_CLK(R)	20.018   18.502/*        0.570/*         U0_ALU/ALU_OUT_reg[7]/SE    1
@(R)->ALU_CLK(R)	20.018   18.502/*        0.570/*         U0_ALU/ALU_OUT_reg[3]/SE    1
@(R)->ALU_CLK(R)	20.018   18.502/*        0.570/*         U0_ALU/ALU_OUT_reg[0]/SE    1
@(R)->ALU_CLK(R)	20.018   18.502/*        0.570/*         U0_ALU/ALU_OUT_reg[2]/SE    1
@(R)->ALU_CLK(R)	20.018   18.502/*        0.570/*         U0_ALU/ALU_OUT_reg[4]/SE    1
@(R)->ALU_CLK(R)	20.018   18.502/*        0.570/*         U0_ALU/ALU_OUT_reg[1]/SE    1
@(R)->ALU_CLK(R)	20.018   18.502/*        0.570/*         U0_ALU/OUT_VALID_reg/SE    1
REF_CLK(R)->SCAN_CLK(R)	20.551   18.690/*        0.447/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D    1
REF_CLK(R)->UART_RX_CLK(R)	20.641   */18.871        */0.402         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/D    1
REF_CLK(R)->SCAN_CLK(R)	20.609   */18.918        */0.388         U1_uart_sync/meta_flop_reg/D    1
REF_CLK(R)->UART_RX_CLK(R)	20.509   */18.932        */0.535         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/D    1
ALU_CLK(R)->ALU_CLK(R)	20.101   */19.002        */0.488         U0_ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	20.101   */19.003        */0.488         U0_ALU/ALU_OUT_reg[9]/SI    1
ALU_CLK(R)->ALU_CLK(R)	20.102   */19.010        */0.486         U0_ALU/ALU_OUT_reg[1]/SI    1
ALU_CLK(R)->ALU_CLK(R)	20.103   */19.013        */0.486         U0_ALU/ALU_OUT_reg[2]/SI    1
ALU_CLK(R)->ALU_CLK(R)	20.103   */19.014        */0.486         U0_ALU/ALU_OUT_reg[11]/SI    1
ALU_CLK(R)->ALU_CLK(R)	20.104   */19.018        */0.485         U0_ALU/ALU_OUT_reg[6]/SI    1
ALU_CLK(R)->ALU_CLK(R)	20.104   */19.019        */0.485         U0_ALU/ALU_OUT_reg[8]/SI    1
ALU_CLK(R)->ALU_CLK(R)	20.104   */19.019        */0.484         U0_ALU/ALU_OUT_reg[5]/SI    1
ALU_CLK(R)->ALU_CLK(R)	20.104   */19.021        */0.484         U0_ALU/ALU_OUT_reg[10]/SI    1
ALU_CLK(R)->ALU_CLK(R)	20.105   */19.024        */0.484         U0_ALU/ALU_OUT_reg[14]/SI    1
ALU_CLK(R)->ALU_CLK(R)	20.105   */19.024        */0.484         U0_ALU/ALU_OUT_reg[13]/SI    1
ALU_CLK(R)->ALU_CLK(R)	20.105   */19.028        */0.483         U0_ALU/ALU_OUT_reg[15]/SI    1
ALU_CLK(R)->ALU_CLK(R)	20.106   */19.029        */0.483         U0_ALU/ALU_OUT_reg[12]/SI    1
REF_CLK(R)->SCAN_CLK(R)	20.598   */19.029        */0.401         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/D    1
ALU_CLK(R)->ALU_CLK(R)	20.106   */19.031        */0.482         U0_ALU/ALU_OUT_reg[3]/SI    1
ALU_CLK(R)->ALU_CLK(R)	20.106   */19.032        */0.482         U0_ALU/ALU_OUT_reg[4]/SI    1
ALU_CLK(R)->ALU_CLK(R)	20.106   */19.032        */0.482         U0_ALU/ALU_OUT_reg[7]/SI    1
@(R)->REF_CLK(R)	19.753   19.073/*        0.624/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/SE    1
@(R)->REF_CLK(R)	19.753   19.073/*        0.624/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/SE    1
@(R)->REF_CLK(R)	19.756   19.077/*        0.621/*         U0_RegFile/regArr_reg[2][0]/SE    1
@(R)->REF_CLK(R)	19.756   19.077/*        0.621/*         U0_RegFile/regArr_reg[3][3]/SE    1
@(R)->REF_CLK(R)	19.756   19.077/*        0.621/*         U0_RegFile/regArr_reg[2][5]/SE    1
@(R)->REF_CLK(R)	19.762   19.081/*        0.621/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/SE    1
@(R)->REF_CLK(R)	19.762   19.082/*        0.621/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/SE    1
@(R)->REF_CLK(R)	19.784   19.102/*        0.587/*         U0_RegFile/regArr_reg[3][6]/SE    1
@(R)->REF_CLK(R)	19.785   19.102/*        0.588/*         U0_RegFile/regArr_reg[4][6]/SE    1
@(R)->REF_CLK(R)	19.784   19.102/*        0.593/*         U0_RegFile/regArr_reg[3][0]/SE    1
@(R)->REF_CLK(R)	19.786   19.102/*        0.588/*         U0_RegFile/regArr_reg[5][6]/SE    1
@(R)->REF_CLK(R)	19.786   19.103/*        0.588/*         U0_RegFile/regArr_reg[7][4]/SE    1
@(R)->REF_CLK(R)	19.787   19.103/*        0.588/*         U0_RegFile/regArr_reg[5][2]/SE    1
@(R)->REF_CLK(R)	19.787   19.103/*        0.588/*         U0_RegFile/regArr_reg[5][3]/SE    1
@(R)->REF_CLK(R)	19.787   19.103/*        0.588/*         U0_RegFile/regArr_reg[4][3]/SE    1
@(R)->REF_CLK(R)	19.787   19.103/*        0.588/*         U0_RegFile/regArr_reg[6][3]/SE    1
@(R)->REF_CLK(R)	19.787   19.103/*        0.588/*         U0_RegFile/regArr_reg[7][3]/SE    1
@(R)->REF_CLK(R)	19.787   19.103/*        0.588/*         U0_RegFile/regArr_reg[6][2]/SE    1
@(R)->REF_CLK(R)	19.787   19.103/*        0.588/*         U0_RegFile/regArr_reg[5][4]/SE    1
@(R)->REF_CLK(R)	19.787   19.103/*        0.588/*         U0_RegFile/regArr_reg[6][4]/SE    1
@(R)->REF_CLK(R)	19.787   19.104/*        0.588/*         U0_RegFile/regArr_reg[4][4]/SE    1
@(R)->REF_CLK(R)	19.784   19.105/*        0.593/*         U0_RegFile/regArr_reg[2][4]/SE    1
@(R)->REF_CLK(R)	19.784   19.105/*        0.593/*         U0_RegFile/regArr_reg[2][3]/SE    1
@(R)->REF_CLK(R)	19.784   19.105/*        0.593/*         U0_RegFile/regArr_reg[2][6]/SE    1
@(R)->REF_CLK(R)	19.784   19.105/*        0.593/*         U0_RegFile/regArr_reg[2][1]/SE    1
@(R)->REF_CLK(R)	19.787   19.105/*        0.588/*         U0_RegFile/regArr_reg[5][1]/SE    1
@(R)->REF_CLK(R)	19.787   19.105/*        0.588/*         U0_RegFile/regArr_reg[4][0]/SE    1
@(R)->REF_CLK(R)	19.787   19.105/*        0.588/*         U0_RegFile/regArr_reg[6][7]/SE    1
@(R)->REF_CLK(R)	19.787   19.106/*        0.588/*         U0_RegFile/regArr_reg[6][0]/SE    1
@(R)->REF_CLK(R)	19.787   19.106/*        0.588/*         U0_RegFile/regArr_reg[5][0]/SE    1
@(R)->REF_CLK(R)	19.787   19.106/*        0.588/*         U0_RegFile/regArr_reg[4][7]/SE    1
@(R)->REF_CLK(R)	19.787   19.106/*        0.588/*         U0_RegFile/regArr_reg[6][1]/SE    1
@(R)->REF_CLK(R)	19.784   19.106/*        0.593/*         U0_RegFile/regArr_reg[3][2]/SE    1
@(R)->REF_CLK(R)	19.787   19.107/*        0.588/*         U0_RegFile/regArr_reg[4][2]/SE    1
@(R)->REF_CLK(R)	19.784   19.107/*        0.593/*         U0_RegFile/RdData_VLD_reg/SE    1
@(R)->REF_CLK(R)	19.791   19.107/*        0.587/*         U0_RegFile/regArr_reg[14][4]/SE    1
@(R)->REF_CLK(R)	19.791   19.107/*        0.587/*         U0_RegFile/regArr_reg[13][5]/SE    1
@(R)->REF_CLK(R)	19.791   19.107/*        0.587/*         U0_RegFile/regArr_reg[14][5]/SE    1
@(R)->REF_CLK(R)	19.788   19.107/*        0.588/*         U0_RegFile/regArr_reg[7][0]/SE    1
@(R)->REF_CLK(R)	19.789   19.107/*        0.588/*         U0_RegFile/regArr_reg[2][2]/SE    1
@(R)->REF_CLK(R)	19.789   19.107/*        0.588/*         U0_RegFile/regArr_reg[3][5]/SE    1
@(R)->REF_CLK(R)	19.791   19.108/*        0.587/*         U0_RegFile/regArr_reg[15][4]/SE    1
@(R)->REF_CLK(R)	19.791   19.108/*        0.587/*         U0_RegFile/regArr_reg[7][5]/SE    1
@(R)->REF_CLK(R)	19.791   19.108/*        0.587/*         U0_RegFile/regArr_reg[4][5]/SE    1
@(R)->REF_CLK(R)	19.790   19.108/*        0.588/*         U0_RegFile/regArr_reg[3][4]/SE    1
@(R)->REF_CLK(R)	19.790   19.108/*        0.588/*         U0_RegFile/regArr_reg[3][7]/SE    1
@(R)->REF_CLK(R)	19.791   19.108/*        0.587/*         U0_RegFile/regArr_reg[5][5]/SE    1
@(R)->REF_CLK(R)	19.791   19.108/*        0.587/*         U0_RegFile/regArr_reg[6][5]/SE    1
@(R)->REF_CLK(R)	19.784   19.108/*        0.593/*         U0_RegFile/regArr_reg[3][1]/SE    1
@(R)->REF_CLK(R)	19.790   19.108/*        0.588/*         U0_RegFile/regArr_reg[2][7]/SE    1
@(R)->REF_CLK(R)	19.791   19.108/*        0.587/*         U0_RegFile/regArr_reg[7][6]/SE    1
@(R)->REF_CLK(R)	19.791   19.108/*        0.587/*         U0_RegFile/regArr_reg[15][6]/SE    1
@(R)->REF_CLK(R)	19.791   19.108/*        0.587/*         U0_RegFile/regArr_reg[6][6]/SE    1
@(R)->REF_CLK(R)	19.790   19.108/*        0.587/*         U0_RegFile/regArr_reg[15][7]/SE    1
@(R)->REF_CLK(R)	19.791   19.108/*        0.587/*         U0_RegFile/regArr_reg[7][7]/SE    1
@(R)->REF_CLK(R)	19.791   19.108/*        0.587/*         U0_RegFile/regArr_reg[8][0]/SE    1
@(R)->REF_CLK(R)	19.791   19.108/*        0.587/*         U0_RegFile/regArr_reg[5][7]/SE    1
@(R)->REF_CLK(R)	19.788   19.109/*        0.588/*         U0_RegFile/regArr_reg[4][1]/SE    1
@(R)->REF_CLK(R)	19.789   19.110/*        0.588/*         U0_RegFile/regArr_reg[7][1]/SE    1
@(R)->REF_CLK(R)	19.791   19.110/*        0.590/*         U0_RegFile/regArr_reg[0][0]/SE    1
@(R)->REF_CLK(R)	19.791   19.110/*        0.590/*         U0_RegFile/regArr_reg[1][1]/SE    1
@(R)->REF_CLK(R)	19.792   19.111/*        0.590/*         U0_RegFile/regArr_reg[1][0]/SE    1
@(R)->REF_CLK(R)	19.796   19.115/*        0.585/*         U0_RegFile/RdData_reg[7]/SE    1
@(R)->REF_CLK(R)	19.796   19.116/*        0.585/*         U0_RegFile/RdData_reg[6]/SE    1
@(R)->REF_CLK(R)	19.797   19.116/*        0.585/*         U0_RegFile/RdData_reg[5]/SE    1
@(R)->REF_CLK(R)	19.797   19.116/*        0.585/*         U0_RegFile/RdData_reg[4]/SE    1
@(R)->REF_CLK(R)	19.797   19.117/*        0.585/*         U0_RegFile/RdData_reg[3]/SE    1
@(R)->REF_CLK(R)	19.798   19.117/*        0.585/*         U0_RegFile/RdData_reg[1]/SE    1
@(R)->REF_CLK(R)	19.798   19.118/*        0.585/*         U0_RegFile/RdData_reg[2]/SE    1
@(R)->REF_CLK(R)	19.798   19.118/*        0.585/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]/SE    1
@(R)->REF_CLK(R)	19.798   19.118/*        0.585/*         U0_RegFile/RdData_reg[0]/SE    1
REF_CLK(R)->UART_RX_CLK(R)	20.424   */19.199        */0.620         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/SI    1
REF_CLK(R)->SCAN_CLK(R)	20.479   */19.353        */0.519         U1_uart_sync/enable_flop_reg/SI    1
@(R)->REF_CLK(R)	20.069   19.766/*        0.309/*         U1_RST_SYNC/sync_flop_reg/RN    1
@(R)->REF_CLK(R)	20.075   19.773/*        0.302/*         U1_RST_SYNC/meta_flop_reg/RN    1
@(R)->REF_CLK(R)	19.860   19.858/*        0.517/*         U0_ref_sync/sync_bus_reg[2]/SE    1
@(R)->REF_CLK(R)	19.861   19.858/*        0.517/*         U0_ref_sync/sync_bus_reg[6]/SE    1
@(R)->REF_CLK(R)	19.861   19.858/*        0.517/*         U0_ref_sync/sync_flop_reg/SE    1
@(R)->REF_CLK(R)	19.861   19.858/*        0.517/*         U0_ref_sync/sync_bus_reg[4]/SE    1
@(R)->REF_CLK(R)	19.861   19.858/*        0.517/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/SE    1
@(R)->REF_CLK(R)	19.861   19.858/*        0.517/*         U0_ref_sync/sync_bus_reg[0]/SE    1
@(R)->REF_CLK(R)	19.861   19.858/*        0.517/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/SE    1
@(R)->REF_CLK(R)	19.861   19.858/*        0.517/*         U0_ref_sync/sync_bus_reg[1]/SE    1
@(R)->REF_CLK(R)	19.861   19.858/*        0.517/*         U0_ref_sync/sync_bus_reg[5]/SE    1
@(R)->REF_CLK(R)	19.861   19.859/*        0.517/*         U1_RST_SYNC/meta_flop_reg/SE    1
@(R)->REF_CLK(R)	19.866   19.865/*        0.509/*         U0_RegFile/regArr_reg[7][2]/SE    1
@(R)->REF_CLK(R)	19.869   19.866/*        0.509/*         U0_ref_sync/enable_pulse_d_reg/SE    1
@(R)->REF_CLK(R)	19.869   19.866/*        0.509/*         U0_ref_sync/meta_flop_reg/SE    1
@(R)->REF_CLK(R)	19.869   19.866/*        0.509/*         U0_ref_sync/enable_flop_reg/SE    1
@(R)->REF_CLK(R)	19.869   19.866/*        0.509/*         U0_ref_sync/sync_bus_reg[3]/SE    1
@(R)->REF_CLK(R)	19.869   19.866/*        0.509/*         U0_ref_sync/sync_bus_reg[7]/SE    1
@(R)->REF_CLK(R)	19.869   19.866/*        0.509/*         U1_RST_SYNC/sync_flop_reg/SE    1
@(R)->REF_CLK(R)	19.895   */19.895        */0.480         U0_RegFile/regArr_reg[7][2]/SI    1
@(R)->REF_CLK(R)	19.906   */19.905        */0.477         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]/SI    1
@(R)->ALU_CLK(R)	20.125   */20.124        */0.464         U0_ALU/ALU_OUT_reg[0]/SI    1
UART_TX_CLK(R)->UART_RX_CLK(R)	79.800   56.416/*        20.000/*        UART_TX_O    1
UART_RX_CLK(R)->UART_RX_CLK(R)	100.538  */78.467        */0.506         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	100.616  */78.557        */0.427         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	100.757  78.751/*        0.288/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	100.695  78.770/*        0.349/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	100.650  */78.880        */0.395         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	100.647  */79.001        */0.397         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	100.651  */79.008        */0.393         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	100.552  */79.457        */0.492         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	100.559  */79.660        */0.485         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	100.522  */79.849        */0.522         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/D    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.522  */97.097        */0.522         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/D    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.587  97.105/*        0.456/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/D    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.524  */97.107        */0.520         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/D    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.525  */97.112        */0.519         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/D    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.526  */97.118        */0.518         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/D    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.526  */97.118        */0.518         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/D    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.528  */97.127        */0.517         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/D    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.526  */97.217        */0.518         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/D    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.807   97.401/*        0.394/*         U0_ClkDiv/count_reg[1]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.876   97.470/*        0.326/*         U0_ClkDiv/count_reg[2]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.876   97.470/*        0.326/*         U0_ClkDiv/count_reg[0]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.118  97.694/*        0.083/*         U0_ClkDiv/div_clk_reg/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.763  97.729/*        0.282/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/D    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.158  97.753/*        0.043/*         U0_ClkDiv/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.641  */98.145        */0.403         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.618  98.198/*        0.379/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.638  98.218/*        0.360/*         U1_uart_sync/enable_flop_reg/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.638  98.219/*        0.360/*         U1_uart_sync/meta_flop_reg/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.638  98.219/*        0.360/*         U1_uart_sync/enable_pulse_d_reg/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.638  98.219/*        0.360/*         U1_uart_sync/sync_flop_reg/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.638  98.222/*        0.360/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.644  98.224/*        0.353/*         U1_uart_sync/sync_bus_reg[3]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.644  98.224/*        0.353/*         U1_uart_sync/sync_bus_reg[2]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.644  98.224/*        0.353/*         U1_uart_sync/sync_bus_reg[4]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.644  98.225/*        0.353/*         U1_uart_sync/sync_bus_reg[1]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.644  98.225/*        0.353/*         U1_uart_sync/sync_bus_reg[5]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.644  98.225/*        0.353/*         U1_uart_sync/sync_bus_reg[6]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.644  98.226/*        0.353/*         U1_uart_sync/sync_bus_reg[0]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.645  98.227/*        0.353/*         U1_uart_sync/sync_bus_reg[7]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.655  98.236/*        0.389/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.655  98.236/*        0.389/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.656  98.236/*        0.389/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.655  98.242/*        0.389/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.676  98.257/*        0.368/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.673  98.258/*        0.371/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.676  98.264/*        0.368/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.676  98.264/*        0.368/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.684  98.265/*        0.361/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.684  98.265/*        0.361/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.684  98.265/*        0.361/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.684  98.266/*        0.361/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.686  98.267/*        0.311/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.686  98.267/*        0.311/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.686  98.267/*        0.311/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.686  98.267/*        0.311/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.686  98.267/*        0.311/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.686  98.267/*        0.311/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.684  98.268/*        0.361/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.687  98.268/*        0.311/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.687  98.268/*        0.311/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.687  98.269/*        0.311/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.683  98.271/*        0.361/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.688  98.271/*        0.311/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.688  98.271/*        0.311/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.688  98.271/*        0.311/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.688  98.271/*        0.311/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.688  98.271/*        0.311/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.688  98.271/*        0.311/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.688  98.271/*        0.311/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.688  98.271/*        0.311/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.688  98.271/*        0.311/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.688  98.271/*        0.311/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.688  98.272/*        0.311/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.688  98.273/*        0.311/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.688  98.273/*        0.311/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.688  98.273/*        0.311/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.724  98.307/*        0.320/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.723  98.308/*        0.320/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.723  98.309/*        0.320/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.723  98.311/*        0.320/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.723  98.312/*        0.320/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.723  98.313/*        0.320/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.724  98.314/*        0.320/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.724  98.315/*        0.320/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.724  98.315/*        0.320/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.724  98.315/*        0.320/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.724  98.316/*        0.320/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.355  */98.322        */0.689         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.511   */98.500        */0.690         U0_ClkDiv/count_reg[2]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.386  */98.504        */0.658         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	100.328  */98.504        */0.671         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.396  */98.525        */0.648         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.396  */98.552        */0.648         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.405  */98.575        */0.639         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.400  */98.632        */0.645         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.386  */98.672        */0.658         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.387  */98.675        */0.657         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.387  */98.675        */0.657         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.387  */98.676        */0.657         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.387  */98.679        */0.657         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.389  */98.689        */0.655         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.423  */98.692        */0.621         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.423  */98.692        */0.620         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.512  */98.697        */0.532         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.564   */98.698        */0.637         U0_ClkDiv/count_reg[1]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.515  */98.698        */0.529         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.501  */98.704        */0.543         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.514  */98.709        */0.530         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.518  */98.726        */0.527         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.512  */98.758        */0.532         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.480  */98.773        */0.564         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/SI    1
@(R)->UART_RX_CLK(R)	100.262  */98.782        */0.782         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/SE    1
@(R)->UART_RX_CLK(R)	100.262  */98.782        */0.782         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/SE    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.707   */98.793        */0.494         U0_ClkDiv/div_clk_reg/SI    1
@(R)->UART_RX_CLK(R)	99.485   98.809/*        0.716/*         U0_ClkDiv/count_reg[0]/SE    1
@(R)->UART_RX_CLK(R)	100.333  98.811/*        0.711/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/SE    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.534  */98.813        */0.510         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.679   */98.825        */0.522         U0_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.521  */98.829        */0.523         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.543  */98.852        */0.501         U0_RST_SYNC/sync_flop_reg/SI    1
@(R)->UART_RX_CLK(R)	100.445  98.923/*        0.599/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/SE    1
@(R)->UART_RX_CLK(R)	100.445  98.923/*        0.599/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/SE    1
@(R)->UART_RX_CLK(R)	100.445  98.923/*        0.599/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/SE    1
@(R)->UART_RX_CLK(R)	100.445  98.923/*        0.599/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/SE    1
@(R)->UART_RX_CLK(R)	100.445  98.923/*        0.599/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/SE    1
@(R)->UART_RX_CLK(R)	100.451  98.929/*        0.594/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/SE    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.524  */98.948        */0.520         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.648  */98.957        */0.396         U0_RST_SYNC/sync_flop_reg/D    1
@(R)->UART_RX_CLK(R)	99.550   99.549/*        0.651/*         U0_ClkDiv/count_reg[2]/SE    1
@(R)->UART_RX_CLK(R)	99.573   99.571/*        0.628/*         U0_ClkDiv/count_reg[1]/SE    1
SCAN_CLK(R)->UART_RX_CLK(R)	100.528  */99.613        */0.516         U0_RST_SYNC/meta_flop_reg/SI    1
@(R)->UART_RX_CLK(R)	99.639   99.637/*        0.562/*         U0_ClkDiv/odd_edge_tog_reg/SE    1
@(R)->UART_RX_CLK(R)	99.713   99.709/*        0.488/*         U0_ClkDiv/div_clk_reg/SE    1
@(R)->UART_RX_CLK(R)	100.397  100.393/*       0.647/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/SE    1
@(R)->UART_RX_CLK(R)	100.397  100.393/*       0.647/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/SE    1
@(R)->UART_RX_CLK(R)	100.397  100.393/*       0.647/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/SE    1
@(R)->UART_RX_CLK(R)	100.397  100.394/*       0.647/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/SE    1
@(R)->UART_RX_CLK(R)	100.397  100.394/*       0.647/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/SE    1
@(R)->UART_RX_CLK(R)	100.397  100.394/*       0.647/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/SE    1
@(R)->UART_RX_CLK(R)	100.397  100.394/*       0.647/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/SE    1
@(R)->UART_RX_CLK(R)	100.397  100.395/*       0.647/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/SE    1
@(R)->UART_RX_CLK(R)	100.397  100.395/*       0.647/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/SE    1
@(R)->UART_RX_CLK(R)	100.398  100.395/*       0.647/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/SE    1
@(R)->UART_RX_CLK(R)	100.420  100.416/*       0.624/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SE    1
@(R)->UART_RX_CLK(R)	100.420  100.416/*       0.624/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SE    1
@(R)->UART_RX_CLK(R)	100.728  100.425/*       0.316/*         U0_RST_SYNC/sync_flop_reg/RN    1
@(R)->UART_RX_CLK(R)	100.735  100.432/*       0.309/*         U0_RST_SYNC/meta_flop_reg/RN    1
@(R)->UART_RX_CLK(R)	100.489  100.485/*       0.555/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/SE    1
@(R)->UART_RX_CLK(R)	100.520  100.516/*       0.524/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/SE    1
@(R)->UART_RX_CLK(R)	100.521  100.518/*       0.524/*         U0_RST_SYNC/meta_flop_reg/SE    1
@(R)->UART_RX_CLK(R)	100.528  100.524/*       0.516/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SE    1
@(R)->UART_RX_CLK(R)	100.528  100.524/*       0.516/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SE    1
@(R)->UART_RX_CLK(R)	100.528  100.526/*       0.516/*         U0_RST_SYNC/sync_flop_reg/SE    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.487  */196.641       */0.512         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.497  */196.813       */0.501         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.499  */196.821       */0.500         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.500  */196.824       */0.499         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.500  */196.828       */0.499         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.501  */196.830       */0.498         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.501  */196.851       */0.498         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.501  */196.852       */0.498         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.524  197.331/*       0.475/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.467  197.445/*       0.530/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.552  197.578/*       0.446/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.567  197.641/*       0.432/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.494  */197.779       */0.503         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.495  */197.788       */0.502         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.496  */197.793       */0.501         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.497  */197.795       */0.501         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.497  */197.799       */0.500         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.498  */197.802       */0.500         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.560  197.942/*       0.439/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.486  */198.013       */0.513         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/D    1
@(R)->SCAN_CLK(R)	200.411  198.276/*       0.587/*         U1_uart_sync/sync_bus_reg[3]/SE    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.498  */198.328       */0.500         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.597  */198.337       */0.401         U1_uart_sync/enable_pulse_d_reg/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.499  */198.337       */0.499         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.493  */198.367       */0.506         U0_UART/U0_UART_TX/U0_fsm/busy_reg/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.328  */198.381       */0.669         U0_UART/U0_UART_TX/U0_mux/OUT_reg/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.357  */198.445       */0.642         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.343  */198.585       */0.654         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.347  */198.587       */0.652         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.349  */198.601       */0.650         U0_UART/U0_UART_TX/U0_fsm/busy_reg/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.355  */198.652       */0.642         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.357  */198.655       */0.641         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.358  */198.669       */0.639         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.360  */198.673       */0.639         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.360  */198.676       */0.638         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.359  */198.678       */0.638         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.482  */198.679       */0.516         U1_uart_sync/meta_flop_reg/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.362  */198.684       */0.637         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.563  */198.687       */0.435         U1_uart_sync/enable_flop_reg/D    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.363  */198.688       */0.636         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.362  */198.690       */0.636         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.363  */198.691       */0.636         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.363  */198.692       */0.636         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.362  */198.693       */0.635         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.485  */198.695       */0.513         U1_uart_sync/sync_bus_reg[2]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.362  */198.695       */0.635         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.363  */198.696       */0.635         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.364  */198.697       */0.635         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.364  */198.699       */0.635         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.364  */198.700       */0.634         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.365  */198.701       */0.634         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.487  */198.709       */0.510         U1_uart_sync/sync_bus_reg[5]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.488  */198.712       */0.510         U1_uart_sync/sync_bus_reg[6]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.488  */198.715       */0.509         U1_uart_sync/sync_bus_reg[1]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.489  */198.719       */0.509         U1_uart_sync/sync_bus_reg[7]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.490  */198.722       */0.508         U1_uart_sync/sync_bus_reg[3]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.480  */198.724       */0.519         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.490  */198.725       */0.507         U1_uart_sync/sync_bus_reg[4]/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.495  */198.732       */0.503         U1_uart_sync/sync_flop_reg/SI    1
@(R)->SCAN_CLK(R)	200.225  */198.747       */0.772         U0_UART/U0_UART_TX/U0_mux/OUT_reg/SE    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.496  */198.751       */0.502         U1_uart_sync/enable_pulse_d_reg/SI    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.496  */198.770       */0.502         U1_uart_sync/sync_bus_reg[0]/SI    1
@(R)->SCAN_CLK(R)	200.295  198.774/*       0.702/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/SE    1
@(R)->SCAN_CLK(R)	200.295  198.774/*       0.702/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/SE    1
@(R)->SCAN_CLK(R)	200.295  198.774/*       0.702/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/SE    1
@(R)->SCAN_CLK(R)	200.295  198.775/*       0.702/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/SE    1
@(R)->SCAN_CLK(R)	200.295  198.775/*       0.702/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/SE    1
@(R)->SCAN_CLK(R)	200.297  198.775/*       0.702/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/SE    1
@(R)->SCAN_CLK(R)	200.295  198.775/*       0.702/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/SE    1
@(R)->SCAN_CLK(R)	200.297  198.775/*       0.702/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/SE    1
@(R)->SCAN_CLK(R)	200.297  198.775/*       0.702/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/SE    1
@(R)->SCAN_CLK(R)	200.297  198.775/*       0.702/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/SE    1
@(R)->SCAN_CLK(R)	200.297  198.775/*       0.702/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/SE    1
@(R)->SCAN_CLK(R)	200.297  198.775/*       0.702/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/SE    1
@(R)->SCAN_CLK(R)	200.297  198.775/*       0.702/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/SE    1
@(R)->SCAN_CLK(R)	200.297  198.775/*       0.702/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/SE    1
@(R)->SCAN_CLK(R)	200.297  198.775/*       0.702/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/SE    1
@(R)->SCAN_CLK(R)	200.297  198.775/*       0.702/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/SE    1
@(R)->SCAN_CLK(R)	200.297  198.775/*       0.702/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/SE    1
@(R)->SCAN_CLK(R)	200.297  198.775/*       0.702/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/SE    1
@(R)->SCAN_CLK(R)	200.297  198.775/*       0.702/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/SE    1
@(R)->SCAN_CLK(R)	200.296  198.775/*       0.702/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/SE    1
@(R)->SCAN_CLK(R)	200.296  198.775/*       0.702/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/SE    1
@(R)->SCAN_CLK(R)	200.296  198.775/*       0.702/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/SE    1
@(R)->SCAN_CLK(R)	200.296  198.776/*       0.702/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/SE    1
UART_TX_CLK(R)->SCAN_CLK(R)	200.605  */198.878       */0.393         U1_uart_sync/sync_flop_reg/D    1
@(R)->SCAN_CLK(R)	200.405  198.885/*       0.592/*         U1_uart_sync/sync_bus_reg[5]/SE    1
@(R)->SCAN_CLK(R)	200.405  198.885/*       0.592/*         U1_uart_sync/sync_bus_reg[6]/SE    1
@(R)->SCAN_CLK(R)	200.406  198.885/*       0.592/*         U1_uart_sync/sync_bus_reg[2]/SE    1
@(R)->SCAN_CLK(R)	200.406  198.885/*       0.592/*         U1_uart_sync/sync_bus_reg[4]/SE    1
@(R)->SCAN_CLK(R)	200.405  198.885/*       0.592/*         U1_uart_sync/sync_bus_reg[1]/SE    1
@(R)->SCAN_CLK(R)	200.406  198.886/*       0.592/*         U1_uart_sync/sync_bus_reg[7]/SE    1
@(R)->SCAN_CLK(R)	200.406  198.887/*       0.592/*         U1_uart_sync/sync_bus_reg[0]/SE    1
@(R)->SCAN_CLK(R)	200.412  198.890/*       0.587/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/SE    1
@(R)->SCAN_CLK(R)	200.411  198.891/*       0.587/*         U1_uart_sync/enable_pulse_d_reg/SE    1
@(R)->SCAN_CLK(R)	200.411  198.891/*       0.587/*         U1_uart_sync/sync_flop_reg/SE    1
@(R)->SCAN_CLK(R)	200.411  198.892/*       0.587/*         U1_uart_sync/enable_flop_reg/SE    1
@(R)->SCAN_CLK(R)	200.411  198.893/*       0.587/*         U1_uart_sync/meta_flop_reg/SE    1
