/*
 * Stm32_f446xx.h
 *
 *  Created on: Jan 17, 2026
 *      Author: My PC
 */

#ifndef INC_STM32_F446XX_H_
#define INC_STM32_F446XX_H_
/*
Memory base address
*/

#define FLASH_BASEADDR				0x08000000U
#define ROM_BASEADDR				0x1FFF0000U
#define SRAM1_BASEADDR				0x20000000U
#define SRAM2_BASEADDR				0x2001C000U
#define SRAM_BASEADDR				SRAM1_BASEADDR

/*
 * Peripheral bus address
 */


#define APB1_PERIBASEADDR 			0x40000000U
#define APB2_PERIBASEADDR			0x40010000U
#define AHB1_PERIBASEADDR			0x40020000U
#define AHB2_PERIBASEADDR			0x50000000U
#define AHB3_PERIBASEADDR			0x60000000U

/*
 * peripherals in AHB1 address
 */

#define GPIOA_PERIPH_BASEADDR   	  		(AHB1_PERIBASEADDR+0x0000)
#define GPIOB_PERIPH_BASEADDR   	  		(AHB1_PERIBASEADDR+0x0400)
#define GPIOC_PERIPH_BASEADDR   	 		(AHB1_PERIBASEADDR+0x0800)
#define GPIOD_PERIPH_BASEADDR   	  		(AHB1_PERIBASEADDR+0x0C00)
#define GPIOE_PERIPH_BASEADDR   	  		(AHB1_PERIBASEADDR+0x1000)
#define GPIOF_PERIPH_BASEADDR   	  		(AHB1_PERIBASEADDR+0x1400)
#define GPIOG_PERIPH_BASEADDR   	  		(AHB1_PERIBASEADDR+0x1800)
#define GPIOH_PERIPH_BASEADDR   	  		(AHB1_PERIBASEADDR+0x1C00)
#define CRC_PERIPH_BASEADDR   	  	  		(AHB1_PERIBASEADDR+0x3000)
#define RCC_PERIPH_BASEADDR   	      		(AHB1_PERIBASEADDR+0x3800)
#define FLASH_INTERFACE_PERIPH_BASEADDR   	(AHB1_PERIBASEADDR+0x3C00)
#define BKPSRAM_PERIPH_BASEADDR   	      	(AHB1_PERIBASEADDR+0x4000)
#define DMA1_PERIPH_BASEADDR   	      		(AHB1_PERIBASEADDR+0x6000)
#define DMA2_PERIPH_BASEADDR   	      		(AHB1_PERIBASEADDR+0x6400)
#define USBOTGHS_PERIPH_BASEADDR   	      	(AHB1_PERIBASEADDR+0x20000)



/*
 * Peripherals in AHB2 Address
 */
#define USBOTGFS_PERIPH_BASEADDR   	      	(AHB2_PERIBASEADDR+0x00000)
#define DCMI_PERIPH_BASEADDR   	      	    (AHB2_PERIBASEADDR+0x50000)

/*
 * Peripherals in AHB3 Address
 */
#define FMC_PERIPH_BASEADDR  	      		(0xA0000000)
#define QUADSPI_PERIPH_BASEADDR  	    	(0xA0001000)


/*
 * Peripherals in APB1 Address
 */

#define TIM2_BASEADDR      					(APB1_PERIBASEADDR+0X0000)
#define TIM3_BASEADDR      					(APB1_PERIBASEADDR+0X0400)
#define TIM4_BASEADDR      					(APB1_PERIBASEADDR+0X0800)
#define TIM5_BASEADDR      					(APB1_PERIBASEADDR+0X0C00)
#define TIM6_BASEADDR      					(APB1_PERIBASEADDR+0X1000)
#define TIM7_BASEADDR      					(APB1_PERIBASEADDR+0X1400)
#define TIM12_BASEADDR      				(APB1_PERIBASEADDR+0X1800)
#define TIM13_BASEADDR      				(APB1_PERIBASEADDR+0X1C00)
#define TIM14_BASEADDR      				(APB1_PERIBASEADDR+0X2000)
#define RTC_BKP_BASEADDR      				(APB1_PERIBASEADDR+0X2800)
#define WWDG_BASEADDR      					(APB1_PERIBASEADDR+0X2C00)
#define IWDG_BASEADDR      					(APB1_PERIBASEADDR+0X3000)
#define SPI2_BASEADDR      					(APB1_PERIBASEADDR+0X3800)
#define SPI3_BASEADDR      					(APB1_PERIBASEADDR+0X3C00)
#define SPDIF_RX_BASEADDR      				(APB1_PERIBASEADDR+0X4000)
#define USART2_BASEADDR      				(APB1_PERIBASEADDR+0X4400)
#define USART3_BASEADDR      				(APB1_PERIBASEADDR+0X4800)
#define UART4_BASEADDR      				(APB1_PERIBASEADDR+0X4C00)
#define UART5_BASEADDR      				(APB1_PERIBASEADDR+0X5000)
#define I2C1_BASEADDR      					(APB1_PERIBASEADDR+0X5400)
#define I2C2_BASEADDR      					(APB1_PERIBASEADDR+0X5800)
#define I2C3_BASEADDR      					(APB1_PERIBASEADDR+0X5C00)
#define CAN1_BASEADDR      					(APB1_PERIBASEADDR+0X6400)
#define CAN2_BASEADDR      					(APB1_PERIBASEADDR+0X6800)
#define HDMI_CEC_BASEADDR      				(APB1_PERIBASEADDR+0X6C00)
#define PWR_BASEADDR      					(APB1_PERIBASEADDR+0X7000)
#define DAC_BASEADDR      					(APB1_PERIBASEADDR+0X7400)

/*
 * Peripheral in APB2 Address
 */
#define TIM1_BASEADDR      					(APB2_PERIBASEADDR+0X0000)
#define TIM8_BASEADDR      					(APB2_PERIBASEADDR+0X0400)
#define USART1_BASEADDR      				(APB2_PERIBASEADDR+0X1000)
#define USART6_BASEADDR      				(APB2_PERIBASEADDR+0X1400)
#define ADC1_2_3_BASEADDR      				(APB2_PERIBASEADDR+0X2000)
#define SDMMC_BASEADDR      				(APB2_PERIBASEADDR+0X2C00)
#define SPI1_BASEADDR      					(APB2_PERIBASEADDR+0X3000)
#define SPI4_BASEADDR      					(APB2_PERIBASEADDR+0X3400)
#define SYSCFG_BASEADDR      				(APB2_PERIBASEADDR+0X3800)
#define EXTI_BASEADDR      					(APB2_PERIBASEADDR+0X3C00)
#define TIM9_BASEADDR      					(APB2_PERIBASEADDR+0X4000)
#define TIM10_BASEADDR      				(APB2_PERIBASEADDR+0X4400)
#define TIM11_BASEADDR      				(APB2_PERIBASEADDR+0X4800)
#define SAI1_BASEADDR      					(APB2_PERIBASEADDR+0X5800)
#define SAI2_BASEADDR      					(APB2_PERIBASEADDR+0X5C00)

/*
 * Structure for GPIO
 */
typedef struct
{
	volatile uint32_t MODER;
	volatile uint32_t OTYPER;
	volatile uint32_t OSPEEDER;
	volatile uint32_t PUPDR;
	volatile uint32_t IDR;
	volatile uint32_t ODR;
	volatile uint32_t BSRR;
	volatile uint32_t LCKR;
	volatile uint32_t AFRL;
	volatile uint32_t AFRH;

}GPIO_RegDef_t;


/*
 * RCC
 */

typedef struct
{
	volatile uint32_t CR;
	volatile uint32_t PLLCFGR;
	volatile uint32_t CFGR;
	volatile uint32_t CIR;
	volatile uint32_t AHB1RSTR;
	volatile uint32_t AHB2RSTR;
	volatile uint32_t AHB3RSTR;
	volatile uint32_t Reserved1;
	volatile uint32_t APB1RSTR;
	volatile uint32_t APB2RSTR;
	volatile uint32_t Reserved2;
	volatile uint32_t Reserved3;
	volatile uint32_t AHB1ENR;
	volatile uint32_t AHB2ENR;
	volatile uint32_t AHB3ENR;
	volatile uint32_t Reserved4;
	volatile uint32_t APB1ENR;
	volatile uint32_t APB2ENR;
	volatile uint32_t Reserved5;
	volatile uint32_t Reserved6;
	volatile uint32_t AHB1LPENR;
	volatile uint32_t AHB2LPENR;
	volatile uint32_t AHB3LPENR;
	volatile uint32_t APB1RSTR;
	volatile uint32_t APB1RSTR;
	volatile uint32_t APB1RSTR;
	volatile uint32_t APB1RSTR;
	volatile uint32_t APB1RSTR;
	volatile uint32_t APB1RSTR;

}GPIO_RegDef_t;


#define GPIOA          	( GPIO_RegDef_t *)(GPIOA_PERIPH_BASEADDR)
#define GPIOB          	( GPIO_RegDef_t *)(GPIOB_PERIPH_BASEADDR)
#define GPIOC          	( GPIO_RegDef_t *)(GPIOC_PERIPH_BASEADDR)
#define GPIOD          	( GPIO_RegDef_t *)(GPIOD_PERIPH_BASEADDR)
#define GPIOE          	( GPIO_RegDef_t *)(GPIOE_PERIPH_BASEADDR)
#define GPIOF          	( GPIO_RegDef_t *)(GPIOF_PERIPH_BASEADDR)
#define GPIOG          	( GPIO_RegDef_t *)(GPIOG_PERIPH_BASEADDR)
#define GPIOH          	( GPIO_RegDef_t *)(GPIOH_PERIPH_BASEADDR)


/*
 * Structure for SPI
 */
typedef struct
{
	volatile uint32_t CR1;
	volatile uint32_t CR2;
	volatile uint32_t SR;
	volatile uint32_t DR;
	volatile uint32_t CRCPR;
	volatile uint32_t RXCRCR;
	volatile uint32_t TXCRCR;
	volatile uint32_t I2SCFGR;
	volatile uint32_t I2SPR;

}SPI_RegDef_t;



#define SPI1 			   ( SPI_RegDef_t*)(SPI1_BASEADDR)
#define SPI2 			   ( SPI_RegDef_t*)(SPI2_BASEADDR)
#define SPI3 			   ( SPI_RegDef_t*)(SPI3_BASEADDR)
#define SPI4 			   ( SPI_RegDef_t*)(SPI4_BASEADDR)


/*
 * Structure for I2C
 */

typedef struct
{
	volatile uint32_t CR1;
	volatile uint32_t CR2;
	volatile uint32_t OAR1;
	volatile uint32_t OAR2;
	volatile uint32_t DR;
	volatile uint32_t SR1;
	volatile uint32_t SR2;
	volatile uint32_t CCR	;
	volatile uint32_t TRISE;
	volatile uint32_t FLTR;

}I2C_RegDef_t;



#define I2C1 			( I2C_RegDef_t*)(I2C1_BASEADDR)
#define I2C2 			( I2C_RegDef_t*)(I2C2_BASEADDR)
#define I2C3 			( I2C_RegDef_t*)(I2C3_BASEADDR)
/*
 * Structure for UART
 */

typedef struct
{
	volatile uint32_t SR;
	volatile uint32_t DR;
	volatile uint32_t BRR;
	volatile uint32_t CR1;
	volatile uint32_t CR2;
	volatile uint32_t CR3;
	volatile uint32_t GTPR;

}UART_RegDef_t;

#define UART1 			( UART_RegDef_t* )(USART1_BASEADDR)
#define UART2 			( UART_RegDef_t* )(USART2_BASEADDR)
#define UART3 			( UART_RegDef_t* )(USART3_BASEADDR)
#define UART4 			( UART_RegDef_t* )(USART4_BASEADDR)
#define UART5 			( UART_RegDef_t* )(USART5_BASEADDR)
#define UART6 			( UART_RegDef_t* )(USART6_BASEADDR)


#endif /* INC_STM32_F446XX_H_ */


