{
  "copyright": [
    "============================ begin_copyright_notice ============================",
    "",
    "Copyright (C) 2019-2024 Intel Corporation",
    "",
    "SPDX-License-Identifier: MIT",
    "",
    "============================= end_copyright_notice ============================="
  ],
  "DESCRIPTION": "See cisa_gen_intrinsics.py for description of this document",
  "INTRINSICS": {
    // Standard LLVM intrinsics
    "ctlz": {
      "opc": "ISA_LZD",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", 1 ]
    },
    "fma": {
      "opc": "ISA_MAD",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "MODIFIER_ARITH", 2 ],
      "src2": [ "GENERAL", "MODIFIER_ARITH", 3 ]
    },
    "cos": {
      "opc": "ISA_COS",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", 1 ]
    },
    "exp2": {
      "opc": "ISA_EXP",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", 1 ]
    },
    "log2": {
      "opc": "ISA_LOG",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", 1 ]
    },
    "pow": {
      "opc": "ISA_POW",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", 1 ],
      "src1": [ "GENERAL", 2 ]
    },
    "sin": {
      "opc": "ISA_SIN",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", 1 ]
    },
    "maxnum": {
      "opc": "ISA_FMINMAX",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "flag_for_max": [ "LITERAL", 1 ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "MODIFIER_ARITH", 2 ]
    },
    "minnum": {
      "opc": "ISA_FMINMAX",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "flag_for_max": [ "LITERAL", 0 ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "MODIFIER_ARITH", 2 ]
    },
    "smax": {
      "opc": "ISA_FMINMAX",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "flag_for_max": [ "LITERAL", 1 ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_INTALLOWED", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ]
    },
    "smin": {
      "opc": "ISA_FMINMAX",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "flag_for_max": [ "LITERAL", 0 ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_INTALLOWED", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ]
    },
    "umax": {
      "opc": "ISA_FMINMAX",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "flag_for_max": [ "LITERAL", 1 ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_INTALLOWED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ]
    },
    "umin": {
      "opc": "ISA_FMINMAX",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "flag_for_max": [ "LITERAL", 0 ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_INTALLOWED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ]
    },
    "readcyclecounter": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": "CreateOpndPredefinedSrc(PREDEFINED_TSC, 0, 0, 1, 1, 0)"
    },
    // Internal vc intrinsics
    "vc::InternalIntrinsic::tanh": {
      "opc": "ISA_TANH",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", 1 ]
    },
    "vc::InternalIntrinsic::sigmoid": {
      "opc": "ISA_SIGM",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", 1 ]
    },
    "vc::InternalIntrinsic::rsqrtm": {
      "opc": "ISA_RSQTM",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst0": "MakeStructValDst(0)",
      "dst1": "MakeStructPredDst(1)",
      "src0": [ "GENERAL", 1 ]
    },
    "vc::InternalIntrinsic::invm": {
      "opc": "ISA_INVM",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst0": "MakeStructValDst(0)",
      "dst1": "MakeStructPredDst(1)",
      "src0": [ "GENERAL", 1 ],
      "src1": [ "GENERAL", 2 ]
    },
    "vc::InternalIntrinsic::add_uus_sat": {
      "opc": "ISA_ADD",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ]
    },
    "vc::InternalIntrinsic::cast_from_bf16": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "DIRECTONLY", 0 ],
      "src0": [ "GENERAL", "CONTIGUOUS", "DIRECTONLY", "NOIMM", 1 ]
    },
    "vc::InternalIntrinsic::cast_to_bf16": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "DIRECTONLY", 0 ],
      "src0": [ "GENERAL", "CONTIGUOUS", "DIRECTONLY", "NOIMM", 1 ]
    },
    "vc::InternalIntrinsic::round_to_tf32": {
      "opc": "ISA_FCVT",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "NOIMM", 1 ]
    },
    "vc::InternalIntrinsic::stochastic_round_to_f16": {
      "opc": "ISA_SRND",
      "exec_size": [ "EXECSIZE_NOMASK" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", 2 ]
    },
    "vc::InternalIntrinsic::stochastic_round_to_bf8": {
      "opc": "ISA_SRND",
      "exec_size": [ "EXECSIZE_NOMASK" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_INTALLOWED", 0 ],
      "src0": [ "GENERAL", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "NOIMM", "DIRECTONLY", 2 ]
    },
    "vc::InternalIntrinsic::stochastic_round_to_hf8": {
      "opc": "ISA_SRND",
      "exec_size": [ "EXECSIZE_NOMASK" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_INTALLOWED", 0 ],
      "src0": [ "GENERAL", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "NOIMM", "DIRECTONLY", 2 ]
    },
    "vc::InternalIntrinsic::packed_4bit_upconvert_lut": {
      "opc": "ISA_SHFL_IDX4",
      "exec_size": [ "EXECSIZE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "URAW", 0 ],
      "lut": [ "GENERAL", "UNSIGNED", "NOIMM", "DIRECTONLY", 1 ],
      "src": [ "GENERAL", "UNSIGNED", "NOIMM", "DIRECTONLY", 2 ]
    },
    "vc::InternalIntrinsic::raw_sendg": {
      "opc": "ISA_RAW_SENDG",
      "exec_size": ["EXECSIZE_FROM_ARG", 5],
      "Dest": ["RAW", "RAW_NULLALLOWED", 0],
      "DestSize": ["SHORT", 1],
      "IsCond": ["BYTE", 2],
      "IsEOT": ["BYTE", 3],
      "SFID": ["BYTE", 4],
      "pred": ["PREDICATION", 5],
      "Src0": ["RAW", "RAW_NULLALLOWED", 6],
      "Src0Size": ["SHORT", 7],
      "Src1": ["RAW", "RAW_NULLALLOWED", 8],
      "Src1Size": ["SHORT", 9],
      "Ind0": ["GENERAL", "UNSIGNED", "NULLALLOWED", 10],
      "Ind1": ["GENERAL", "UNSIGNED", "NULLALLOWED", 11],
      "Desc": ["GENERAL", "UNSIGNED", 12],
      "twoaddr": ["TWOADDR", 13]
    },
    "vc::InternalIntrinsic::lsc_atomic_bti": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_ATOMIC",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["RAW", "RAW_NULLALLOWED", 0],
      "pred": ["PREDICATION", 1],
      "Opcode": ["BYTE", 2],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_BTI"],
      "AddrSize": ["BYTE", 3],
      "ElementSize": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9],
      "Src1": ["RAW", "RAW_NULLALLOWED", 10],
      "Src2": ["RAW", "RAW_NULLALLOWED", 11],
      "twoaddr": ["TWOADDR", 12]
    },
    "vc::InternalIntrinsic::lsc_atomic_bss": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_ATOMIC",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["RAW", "RAW_NULLALLOWED", 0],
      "pred": ["PREDICATION", 1],
      "Opcode": ["BYTE", 2],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_BSS"],
      "AddrSize": ["BYTE", 3],
      "ElementSize": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9],
      "Src1": ["RAW", "RAW_NULLALLOWED", 10],
      "Src2": ["RAW", "RAW_NULLALLOWED", 11],
      "twoaddr": ["TWOADDR", 12]
    },
    "vc::InternalIntrinsic::lsc_atomic_surf": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_ATOMIC",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["RAW", "RAW_NULLALLOWED", 0],
      "pred": ["PREDICATION", 1],
      "Opcode": ["BYTE", 2],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_SURF"],
      "AddrSize": ["BYTE", 3],
      "ElementSize": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "SurfaceIndex": [ "BYTE", 7 ],
      "Indices": ["URAW", 8],
      "Scale": ["SHORT", 9],
      "Offset": ["INT", 10],
      "Src1": ["RAW", "RAW_NULLALLOWED", 11],
      "Src2": ["RAW", "RAW_NULLALLOWED", 12],
      "twoaddr": ["TWOADDR", 13]
    },
    "vc::InternalIntrinsic::lsc_atomic_slm": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_ATOMIC",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["RAW", "RAW_NULLALLOWED", 0],
      "pred": ["PREDICATION", 1],
      "Opcode": ["BYTE", 2],
      "LscSFID": ["LITERAL", "LSC_SLM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_FLAT"],
      "AddrSize": ["BYTE", 3],
      "ElementSize": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9],
      "Src1": ["RAW", "RAW_NULLALLOWED", 10],
      "Src2": ["RAW", "RAW_NULLALLOWED", 11],
      "twoaddr": ["TWOADDR", 12]
    },
    "vc::InternalIntrinsic::lsc_atomic_ugm": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_ATOMIC",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["RAW", "RAW_NULLALLOWED", 0],
      "pred": ["PREDICATION", 1],
      "Opcode": ["BYTE", 2],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_FLAT"],
      "AddrSize": ["BYTE", 3],
      "ElementSize": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9],
      "Src1": ["RAW", "RAW_NULLALLOWED", 10],
      "Src2": ["RAW", "RAW_NULLALLOWED", 11],
      "twoaddr": ["TWOADDR", 12]
    },
    "vc::InternalIntrinsic::lsc_load_bti": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_LOAD",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["RAW", 0],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_LOAD"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_BTI"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9],
      "twoaddr": ["TWOADDR", 10]
    },
    "vc::InternalIntrinsic::lsc_load_bss": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_LOAD",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["RAW", 0],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_LOAD"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_BSS"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9],
      "twoaddr": ["TWOADDR", 10]
    },
    "vc::InternalIntrinsic::lsc_load_surf": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_LOAD",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["RAW", 0],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_LOAD"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_SURF"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "SurfaceIndex": ["BYTE", 7],
      "Indices": ["URAW", 8],
      "Scale": ["SHORT", 9],
      "Offset": ["INT", 10],
      "twoaddr": ["TWOADDR", 11]
    },
    "vc::InternalIntrinsic::lsc_load_slm": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_LOAD",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["RAW", 0],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_LOAD"],
      "LscSFID": ["LITERAL", "LSC_SLM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_FLAT"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9],
      "twoaddr": ["TWOADDR", 10]
    },
    "vc::InternalIntrinsic::lsc_load_ugm": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_LOAD",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["RAW", 0],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_LOAD"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_FLAT"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9],
      "twoaddr": ["TWOADDR", 10]
    },
    "vc::InternalIntrinsic::lsc_load_quad_bti": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_LOAD",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["RAW", 0],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_LOAD_QUAD"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_BTI"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9],
      "twoaddr": ["TWOADDR", 10]
    },
    "vc::InternalIntrinsic::lsc_load_quad_bss": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_LOAD",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["RAW", 0],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_LOAD_QUAD"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_BSS"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9],
      "twoaddr": ["TWOADDR", 10]
    },
    "vc::InternalIntrinsic::lsc_load_quad_surf": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_LOAD",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["RAW", 0],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_LOAD_QUAD"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_SURF"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "SurfaceIndex": ["BYTE", 7],
      "Indices": ["URAW", 8],
      "Scale": ["SHORT", 9],
      "Offset": ["INT", 10],
      "twoaddr": ["TWOADDR", 11]
    },
    "vc::InternalIntrinsic::lsc_load_quad_slm": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_LOAD",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["RAW", 0],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_LOAD_QUAD"],
      "LscSFID": ["LITERAL", "LSC_SLM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_FLAT"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9],
      "twoaddr": ["TWOADDR", 10]
    },
    "vc::InternalIntrinsic::lsc_load_quad_ugm": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_LOAD",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["RAW", 0],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_LOAD_QUAD"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_FLAT"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9],
      "twoaddr": ["TWOADDR", 10]
    },
    "vc::InternalIntrinsic::lsc_prefetch_bti": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_LOAD",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["NULLRAW"],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_LOAD"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_BTI"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9]
    },
    "vc::InternalIntrinsic::lsc_prefetch_bss": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_LOAD",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["NULLRAW"],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_LOAD"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_BSS"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9]
    },
    "vc::InternalIntrinsic::lsc_prefetch_surf": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_LOAD",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["NULLRAW"],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_LOAD"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_SURF"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "SurfaceIndex": ["BYTE", 7],
      "Indices": ["URAW", 8],
      "Scale": ["SHORT", 9],
      "Offset": ["INT", 10]
    },
    "vc::InternalIntrinsic::lsc_prefetch_ugm": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_LOAD",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["NULLRAW"],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_LOAD"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_FLAT"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9]
    },
    "vc::InternalIntrinsic::lsc_prefetch_quad_bti": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_LOAD",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["NULLRAW"],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_LOAD_QUAD"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_BTI"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9]
    },
    "vc::InternalIntrinsic::lsc_prefetch_quad_bss": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_LOAD",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["NULLRAW"],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_LOAD_QUAD"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_BSS"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9]
    },
    "vc::InternalIntrinsic::lsc_prefetch_quad_surf": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_LOAD",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["NULLRAW"],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_LOAD_QUAD"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_SURF"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "SurfaceIndex": ["BYTE", 7],
      "Indices": ["URAW", 8],
      "Scale": ["SHORT", 9],
      "Offset": ["INT", 10]
    },
    "vc::InternalIntrinsic::lsc_prefetch_quad_ugm": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_LOAD",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "Dest": ["NULLRAW"],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_LOAD_QUAD"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_FLAT"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9]
    },
    "vc::InternalIntrinsic::lsc_store_bti": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_STORE",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_STORE"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_BTI"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9],
      "Data": ["RAW", 10]
    },
    "vc::InternalIntrinsic::lsc_store_bss": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_STORE",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_STORE"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_BSS"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9],
      "Data": ["RAW", 10]
    },
    "vc::InternalIntrinsic::lsc_store_surf": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_STORE",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_STORE"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_SURF"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "SurfaceIndex": ["BYTE", 7],
      "Indices": ["URAW", 8],
      "Scale": ["SHORT", 9],
      "Offset": ["INT", 10],
      "Data": ["RAW", 11]
    },
    "vc::InternalIntrinsic::lsc_store_slm": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_STORE",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_STORE"],
      "LscSFID": ["LITERAL", "LSC_SLM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_FLAT"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9],
      "Data": ["RAW", 10]
    },
    "vc::InternalIntrinsic::lsc_store_ugm": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_STORE",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_STORE"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_FLAT"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9],
      "Data": ["RAW", 10]
    },
    "vc::InternalIntrinsic::lsc_store_quad_bti": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_STORE",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_STORE_QUAD"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_BTI"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9],
      "Data": ["RAW", 10]
    },
    "vc::InternalIntrinsic::lsc_store_quad_bss": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_STORE",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_STORE_QUAD"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_BSS"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9],
      "Data": ["RAW", 10]
    },
    "vc::InternalIntrinsic::lsc_store_quad_surf": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_STORE",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_STORE_QUAD"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_SURF"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "SurfaceIndex": ["BYTE", 7],
      "Indices": ["URAW", 8],
      "Scale": ["SHORT", 9],
      "Offset": ["INT", 10],
      "Data": ["RAW", 11]
    },
    "vc::InternalIntrinsic::lsc_store_quad_slm": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_STORE",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_STORE_QUAD"],
      "LscSFID": ["LITERAL", "LSC_SLM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_FLAT"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9],
      "Data": ["RAW", 10]
    },
    "vc::InternalIntrinsic::lsc_store_quad_ugm": {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_STORE",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": ["PREDICATION", 1],
      "Opcode": ["LITERAL", "LSC_STORE_QUAD"],
      "LscSFID": ["LITERAL", "LSC_UGM"],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_FLAT"],
      "AddrSize": ["BYTE", 2],
      "ElementSize": ["BYTE", 3],
      "VectorAttr": ["BYTE", 4],
      "CacheOpts": ["CACHEOPTS", 5],
      "Base": ["GENERAL", 6],
      "Indices": ["URAW", 7],
      "Scale": ["SHORT", 8],
      "Offset": ["INT", 9],
      "Data": ["RAW", 10]
    },
    "vc::InternalIntrinsic::lsc_load_quad_tgm" : {
      "opc": "ISA_LSC_TYPED",
      "gen_opc": "ISA_LSC_TYPED_LOAD",
      "exec_size": ["EXECSIZE_FROM_ARG", 1],
      "pred": ["PREDICATION", 1],
      "CacheOpts": ["CACHEOPTS", 2],
      "ChMask": ["BYTE", 3],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_BTI"],
      "Surface": ["GENERAL", "UNSIGNED", 4],
      "Dst": ["RAW", 0],
      "AddrsU": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 5],
      "AddrsV": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 6],
      "AddrsR": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 7],
      "AddrsLOD": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 8],
      "twoaddr": ["TWOADDR", 9]
    },
    "vc::InternalIntrinsic::lsc_store_quad_tgm" : {
      "opc": "ISA_LSC_TYPED",
      "gen_opc": "ISA_LSC_TYPED_STORE",
      "exec_size": ["EXECSIZE_FROM_ARG", 1],
      "pred": ["PREDICATION", 1],
      "CacheOpts": ["CACHEOPTS", 2],
      "ChMask": ["BYTE", 3],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_BTI"],
      "Surface": ["GENERAL", "UNSIGNED", 4],
      "AddrsU": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 5],
      "AddrsV": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 6],
      "AddrsR": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 7],
      "AddrsLOD": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 8],
      "Src": ["RAW", 9]
    },
    "vc::InternalIntrinsic::lsc_prefetch_quad_tgm" : {
      "opc": "ISA_LSC_TYPED",
      "gen_opc": "ISA_LSC_TYPED_LOAD",
      "exec_size": ["EXECSIZE_FROM_ARG", 1],
      "pred": ["PREDICATION", 1],
      "CacheOpts": ["CACHEOPTS", 2],
      "ChMask": ["BYTE", 3],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_BTI"],
      "Surface": ["GENERAL", "UNSIGNED", 4],
      "Dst": ["NULLRAW"],
      "AddrsU": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 5],
      "AddrsV": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 6],
      "AddrsR": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 7],
      "AddrsLOD": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 8]
    },
    "vc::InternalIntrinsic::lsc_load_quad_tgm_bss" : {
      "opc": "ISA_LSC_TYPED",
      "gen_opc": "ISA_LSC_TYPED_LOAD",
      "exec_size": ["EXECSIZE_FROM_ARG", 1],
      "pred": ["PREDICATION", 1],
      "CacheOpts": ["CACHEOPTS", 2],
      "ChMask": ["BYTE", 3],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_BSS"],
      "Surface": ["GENERAL", "UNSIGNED", 4],
      "Dst": ["RAW", 0],
      "AddrsU": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 5],
      "AddrsV": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 6],
      "AddrsR": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 7],
      "AddrsLOD": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 8],
      "twoaddr": ["TWOADDR", 9]
    },
    "vc::InternalIntrinsic::lsc_store_quad_tgm_bss" : {
      "opc": "ISA_LSC_TYPED",
      "gen_opc": "ISA_LSC_TYPED_STORE",
      "exec_size": ["EXECSIZE_FROM_ARG", 1],
      "pred": ["PREDICATION", 1],
      "CacheOpts": ["CACHEOPTS", 2],
      "ChMask": ["BYTE", 3],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_BSS"],
      "Surface": ["GENERAL", "UNSIGNED", 4],
      "AddrsU": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 5],
      "AddrsV": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 6],
      "AddrsR": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 7],
      "AddrsLOD": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 8],
      "Src": ["RAW", 9]
    },
    "vc::InternalIntrinsic::lsc_prefetch_quad_tgm_bss" : {
      "opc": "ISA_LSC_TYPED",
      "gen_opc": "ISA_LSC_TYPED_LOAD",
      "exec_size": ["EXECSIZE_FROM_ARG", 1],
      "pred": ["PREDICATION", 1],
      "CacheOpts": ["CACHEOPTS", 2],
      "ChMask": ["BYTE", 3],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_BSS"],
      "Surface": ["GENERAL", "UNSIGNED", 4],
      "Dst": ["NULLRAW"],
      "AddrsU": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 5],
      "AddrsV": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 6],
      "AddrsR": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 7],
      "AddrsLOD": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 8]
    },
    "vc::InternalIntrinsic::lsc_load_quad_tgm_surf" : {
      "opc": "ISA_LSC_TYPED",
      "gen_opc": "ISA_LSC_TYPED_LOAD",
      "exec_size": ["EXECSIZE_FROM_ARG", 1],
      "pred": ["PREDICATION", 1],
      "CacheOpts": ["CACHEOPTS", 2],
      "ChMask": ["BYTE", 3],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_SURF"],
      "Surface": ["GENERAL", "UNSIGNED", 4],
      "SamplerIndex": ["BYTE", 5],
      "Dst": ["RAW", 0],
      "AddrsU": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 6],
      "AddrsV": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 7],
      "AddrsR": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 8],
      "AddrsLOD": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 9],
      "twoaddr": ["TWOADDR", 10]
    },
    "vc::InternalIntrinsic::lsc_store_quad_tgm_surf" : {
      "opc": "ISA_LSC_TYPED",
      "gen_opc": "ISA_LSC_TYPED_STORE",
      "exec_size": ["EXECSIZE_FROM_ARG", 1],
      "pred": ["PREDICATION", 1],
      "CacheOpts": ["CACHEOPTS", 2],
      "ChMask": ["BYTE", 3],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_SURF"],
      "Surface": ["GENERAL", "UNSIGNED", 4],
      "SamplerIndex": ["BYTE", 5],
      "AddrsU": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 6],
      "AddrsV": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 7],
      "AddrsR": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 8],
      "AddrsLOD": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 9],
      "Src": ["RAW", 10]
    },
    "vc::InternalIntrinsic::lsc_prefetch_quad_tgm_surf" : {
      "opc": "ISA_LSC_TYPED",
      "gen_opc": "ISA_LSC_TYPED_LOAD",
      "exec_size": ["EXECSIZE_FROM_ARG", 1],
      "pred": ["PREDICATION", 1],
      "CacheOpts": ["CACHEOPTS", 2],
      "ChMask": ["BYTE", 3],
      "AddrType": ["LITERAL", "LSC_ADDR_TYPE_SURF"],
      "Surface": ["GENERAL", "UNSIGNED", 4],
      "SamplerIndex": ["BYTE", 5],
      "Dst": ["NULLRAW"],
      "AddrsU": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 6],
      "AddrsV": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 7],
      "AddrsR": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 8],
      "AddrsLOD": ["RAW", "UNSIGNED", "RAW_NULLALLOWED", 9]
    },
    "vc::InternalIntrinsic::lsc_load_block_2d_ugm" : {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_UNTYPED_BLOCK_2D",
      "Opcode": "LSC_LOAD_BLOCK2D",
      "Transpose": ["LITERAL", "LSC_DATA_ORDER_NONTRANSPOSE"],
      "VNNI": ["LITERAL", "false"],
      "exec_size": ["EXECSIZE_FROM_ARG", 1],
      "pred": ["PREDICATION", 1],
      "DataSize": ["BYTE", 2],
      "CacheOpts": ["CACHEOPTS", 3],
      "NumBlocks": ["BYTE", 4],
      "BlockWidth": ["SHORT", 5],
      "BlockHeight": ["SHORT", 6],
      "Dst": ["RAW", 0],
      "AddrBase": ["GENERAL", "UNSIGNED", 7],
      "AddrWidth": ["GENERAL", "UNSIGNED", 8],
      "AddrHeight": ["GENERAL", "UNSIGNED", 9],
      "AddrPitch": ["GENERAL", "UNSIGNED", 10],
      "AddrX": ["GENERAL", "SIGNED", 11],
      "AddrY": ["GENERAL", "SIGNED", 12],
      "OffsetX": ["INT", 13],
      "OffsetY": ["INT", 14],
      "twoaddr": ["TWOADDR", 15],
      "Src": ["NULLRAW"]
    },
    "vc::InternalIntrinsic::lsc_load_block_2d_ugm_transposed" : {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_UNTYPED_BLOCK_2D",
      "Opcode": "LSC_LOAD_BLOCK2D",
      "Transpose": ["LITERAL", "LSC_DATA_ORDER_TRANSPOSE"],
      "VNNI": ["LITERAL", "false"],
      "exec_size": ["EXECSIZE_FROM_ARG", 1],
      "pred": ["PREDICATION", 1],
      "DataSize": ["BYTE", 2],
      "CacheOpts": ["CACHEOPTS", 3],
      "NumBlocks": ["BYTE", 4],
      "BlockWidth": ["SHORT", 5],
      "BlockHeight": ["SHORT", 6],
      "Dst": ["RAW", 0],
      "AddrBase": ["GENERAL", "UNSIGNED", 7],
      "AddrWidth": ["GENERAL", "UNSIGNED", 8],
      "AddrHeight": ["GENERAL", "UNSIGNED", 9],
      "AddrPitch": ["GENERAL", "UNSIGNED", 10],
      "AddrX": ["GENERAL", "SIGNED", 11],
      "AddrY": ["GENERAL", "SIGNED", 12],
      "OffsetX": ["INT", 13],
      "OffsetY": ["INT", 14],
      "twoaddr": ["TWOADDR", 15],
      "Src": ["NULLRAW"]
    },
    "vc::InternalIntrinsic::lsc_load_block_2d_ugm_vnni" : {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_UNTYPED_BLOCK_2D",
      "Opcode": "LSC_LOAD_BLOCK2D",
      "Transpose": ["LITERAL", "LSC_DATA_ORDER_NONTRANSPOSE"],
      "VNNI": ["LITERAL", "true"],
      "exec_size": ["EXECSIZE_FROM_ARG", 1],
      "pred": ["PREDICATION", 1],
      "DataSize": ["BYTE", 2],
      "CacheOpts": ["CACHEOPTS", 3],
      "NumBlocks": ["BYTE", 4],
      "BlockWidth": ["SHORT", 5],
      "BlockHeight": ["SHORT", 6],
      "Dst": ["RAW", 0],
      "AddrBase": ["GENERAL", "UNSIGNED", 7],
      "AddrWidth": ["GENERAL", "UNSIGNED", 8],
      "AddrHeight": ["GENERAL", "UNSIGNED", 9],
      "AddrPitch": ["GENERAL", "UNSIGNED", 10],
      "AddrX": ["GENERAL", "SIGNED", 11],
      "AddrY": ["GENERAL", "SIGNED", 12],
      "OffsetX": ["INT", 13],
      "OffsetY": ["INT", 14],
      "twoaddr": ["TWOADDR", 15],
      "Src": ["NULLRAW"]
    },
    "vc::InternalIntrinsic::lsc_prefetch_block_2d_ugm" : {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_UNTYPED_BLOCK_2D",
      "Opcode": "LSC_LOAD_BLOCK2D",
      "Transpose": ["LITERAL", "LSC_DATA_ORDER_NONTRANSPOSE"],
      "VNNI": ["LITERAL", "false"],
      "exec_size": ["EXECSIZE_FROM_ARG", 1],
      "pred": ["PREDICATION", 1],
      "DataSize": ["BYTE", 2],
      "CacheOpts": ["CACHEOPTS", 3],
      "NumBlocks": ["BYTE", 4],
      "BlockWidth": ["SHORT", 5],
      "BlockHeight": ["SHORT", 6],
      "Dst": ["NULLRAW"],
      "AddrBase": ["GENERAL", "UNSIGNED", 7],
      "AddrWidth": ["GENERAL", "UNSIGNED", 8],
      "AddrHeight": ["GENERAL", "UNSIGNED", 9],
      "AddrPitch": ["GENERAL", "UNSIGNED", 10],
      "AddrX": ["GENERAL", "SIGNED", 11],
      "AddrY": ["GENERAL", "SIGNED", 12],
      "OffsetX": ["INT", 13],
      "OffsetY": ["INT", 14],
      "Src": ["NULLRAW"]
    },
    "vc::InternalIntrinsic::lsc_store_block_2d_ugm" : {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_UNTYPED_BLOCK_2D",
      "Opcode": "LSC_STORE_BLOCK2D",
      "Transpose": ["LITERAL", "LSC_DATA_ORDER_NONTRANSPOSE"],
      "VNNI": ["LITERAL", "false"],
      "exec_size": ["EXECSIZE_FROM_ARG", 1],
      "pred": ["PREDICATION", 1],
      "DataSize": ["BYTE", 2],
      "CacheOpts": ["CACHEOPTS", 3],
      "NumBlocks": ["BYTE", 4],
      "BlockWidth": ["SHORT", 5],
      "BlockHeight": ["SHORT", 6],
      "Dst": ["NULLRAW"],
      "AddrBase": ["GENERAL", "UNSIGNED", 7],
      "AddrWidth": ["GENERAL", "UNSIGNED", 8],
      "AddrHeight": ["GENERAL", "UNSIGNED", 9],
      "AddrPitch": ["GENERAL", "UNSIGNED", 10],
      "AddrX": ["GENERAL", "SIGNED", 11],
      "AddrY": ["GENERAL", "SIGNED", 12],
      "OffsetX": ["INT", 13],
      "OffsetY": ["INT", 14],
      "Src": ["RAW", 15]
    },
    "vc::InternalIntrinsic::lsc_load_2d_ugm_desc" : {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_UNTYPED_BLOCK_2D_DESC",
      "Opcode": "LSC_LOAD_BLOCK2D",
      "Transpose": ["LITERAL", "LSC_DATA_ORDER_NONTRANSPOSE"],
      "VNNI": ["LITERAL", "false"],
      "exec_size": ["EXECSIZE_FROM_ARG", 1],
      "pred": ["PREDICATION", 1],
      "CacheOpts": ["CACHEOPTS", 2],
      "NumBlocks": ["BYTE", 3],
      "BlockWidth": ["SHORT", 4],
      "BlockHeight": ["SHORT", 5],
      "DataSize": ["DATASIZE", 9],
      "Dst": ["RAW", 0],
      "Payload": ["GENERAL", "UNSIGNED", "CONTIGUOUS", "NOIMM", "DIRECTONLY", 6],
      "OffsetX": ["INT", 7],
      "OffsetY": ["INT", 8],
      "Src": ["NULLRAW"],
      "twoaddr": ["TWOADDR", 9]
    },
    "vc::InternalIntrinsic::lsc_load_2d_ugm_desc_transpose" : {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_UNTYPED_BLOCK_2D_DESC",
      "Opcode": "LSC_LOAD_BLOCK2D",
      "Transpose": ["LITERAL", "LSC_DATA_ORDER_TRANSPOSE"],
      "VNNI": ["LITERAL", "false"],
      "exec_size": ["EXECSIZE_FROM_ARG", 1],
      "pred": ["PREDICATION", 1],
      "CacheOpts": ["CACHEOPTS", 2],
      "NumBlocks": ["BYTE", 3],
      "BlockWidth": ["SHORT", 4],
      "BlockHeight": ["SHORT", 5],
      "DataSize": ["DATASIZE", 9],
      "Dst": ["RAW", 0],
      "Payload": ["GENERAL", "UNSIGNED", "CONTIGUOUS", "NOIMM", "DIRECTONLY", 6],
      "OffsetX": ["INT", 7],
      "OffsetY": ["INT", 8],
      "Src": ["NULLRAW"],
      "twoaddr": ["TWOADDR", 9]
    },
    "vc::InternalIntrinsic::lsc_load_2d_ugm_desc_vnni" : {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_UNTYPED_BLOCK_2D_DESC",
      "Opcode": "LSC_LOAD_BLOCK2D",
      "Transpose": ["LITERAL", "LSC_DATA_ORDER_NONTRANSPOSE"],
      "VNNI": ["LITERAL", "true"],
      "exec_size": ["EXECSIZE_FROM_ARG", 1],
      "pred": ["PREDICATION", 1],
      "CacheOpts": ["CACHEOPTS", 2],
      "NumBlocks": ["BYTE", 3],
      "BlockWidth": ["SHORT", 4],
      "BlockHeight": ["SHORT", 5],
      "DataSize": ["DATASIZE", 9],
      "Dst": ["RAW", 0],
      "Payload": ["GENERAL", "UNSIGNED", "CONTIGUOUS", "NOIMM", "DIRECTONLY", 6],
      "OffsetX": ["INT", 7],
      "OffsetY": ["INT", 8],
      "Src": ["NULLRAW"],
      "twoaddr": ["TWOADDR", 9]
    },
    "vc::InternalIntrinsic::lsc_prefetch_2d_ugm_desc" : {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_UNTYPED_BLOCK_2D_DESC",
      "Opcode": "LSC_LOAD_BLOCK2D",
      "Transpose": ["LITERAL", "LSC_DATA_ORDER_NONTRANSPOSE"],
      "VNNI": ["LITERAL", "false"],
      "exec_size": ["EXECSIZE_FROM_ARG", 1],
      "pred": ["PREDICATION", 1],
      "CacheOpts": ["CACHEOPTS", 2],
      "NumBlocks": ["BYTE", 3],
      "BlockWidth": ["SHORT", 4],
      "BlockHeight": ["SHORT", 5],
      "DataSize": ["DATASIZE", 9],
      "Dst": ["NULLRAW"],
      "Payload": ["GENERAL", "UNSIGNED", "CONTIGUOUS", "NOIMM", "DIRECTONLY", 6],
      "OffsetX": ["INT", 7],
      "OffsetY": ["INT", 8],
      "Src": ["NULLRAW"]
    },
    "vc::InternalIntrinsic::lsc_store_2d_ugm_desc" : {
      "opc": "ISA_LSC_UNTYPED",
      "gen_opc": "ISA_LSC_UNTYPED_BLOCK_2D_DESC",
      "Opcode": "LSC_STORE_BLOCK2D",
      "Transpose": ["LITERAL", "LSC_DATA_ORDER_NONTRANSPOSE"],
      "VNNI": ["LITERAL", "false"],
      "exec_size": ["EXECSIZE_FROM_ARG", 1],
      "pred": ["PREDICATION", 1],
      "CacheOpts": ["CACHEOPTS", 2],
      "NumBlocks": ["BYTE", 3],
      "BlockWidth": ["SHORT", 4],
      "BlockHeight": ["SHORT", 5],
      "DataSize": ["DATASIZE", 9],
      "Dst": ["NULLRAW"],
      "Payload": ["GENERAL", "UNSIGNED", "CONTIGUOUS", "NOIMM", "DIRECTONLY", 6],
      "OffsetX": ["INT", 7],
      "OffsetY": ["INT", 8],
      "Src": ["RAW", 9]
    },
    "vc::InternalIntrinsic::lsc_load_2d_tgm_bti" : {
      "opc": "ISA_LSC_TYPED",
      "gen_opc": "ISA_LSC_TYPED_2D",
      "sub_opc": [ "LITERAL", "LSC_LOAD_BLOCK2D" ],
      "address_model": [ "LITERAL", "LSC_ADDR_TYPE_BTI" ],
      "Dst": [ "RAW", 0 ],
      "CacheOpts": ["CACHEOPTS", 1],
      "Surface": [ "GENERAL", "UNSIGNED", 2 ],
      "BlockHeight": [ "INT", 3 ],
      "BlockWidth": [ "INT", 4 ],
      "XOff": [ "GENERAL", "UNSIGNED", 5 ],
      "YOff": [ "GENERAL", "UNSIGNED", 6 ],
      "Src": [ "NULLRAW" ]
    },
    "vc::InternalIntrinsic::lsc_store_2d_tgm_bti" : {
      "opc": "ISA_LSC_TYPED",
      "gen_opc": "ISA_LSC_TYPED_2D",
      "sub_opc": [ "LITERAL", "LSC_STORE_BLOCK2D" ],
      "address_model": [ "LITERAL", "LSC_ADDR_TYPE_BTI" ],
      "Dst": [ "NULLRAW" ],
      "CacheOpts": ["CACHEOPTS", 1],
      "Surface": [ "GENERAL", "UNSIGNED", 2 ],
      "BlockHeight": [ "INT", 3 ],
      "BlockWidth": [ "INT", 4 ],
      "XOff": [ "GENERAL", "UNSIGNED", 5 ],
      "YOff": [ "GENERAL", "UNSIGNED", 6 ],
      "Src": [ "RAW", 7 ]
    },
    "vc::InternalIntrinsic::lsc_load_2d_tgm_bss" : {
      "opc": "ISA_LSC_TYPED",
      "gen_opc": "ISA_LSC_TYPED_2D",
      "sub_opc": [ "LITERAL", "LSC_LOAD_BLOCK2D" ],
      "address_model": [ "LITERAL", "LSC_ADDR_TYPE_BSS" ],
      "Dst": [ "RAW", 0 ],
      "CacheOpts": ["CACHEOPTS", 1],
      "Surface": [ "GENERAL", "UNSIGNED", 2 ],
      "BlockHeight": [ "INT", 3 ],
      "BlockWidth": [ "INT", 4 ],
      "XOff": [ "GENERAL", "UNSIGNED", 5 ],
      "YOff": [ "GENERAL", "UNSIGNED", 6 ],
      "Src": [ "NULLRAW" ]
    },
    "vc::InternalIntrinsic::lsc_store_2d_tgm_bss" : {
      "opc": "ISA_LSC_TYPED",
      "gen_opc": "ISA_LSC_TYPED_2D",
      "sub_opc": [ "LITERAL", "LSC_STORE_BLOCK2D" ],
      "address_model": [ "LITERAL", "LSC_ADDR_TYPE_BSS" ],
      "Dst": [ "NULLRAW" ],
      "CacheOpts": ["CACHEOPTS", 1],
      "Surface": [ "GENERAL", "UNSIGNED", 2 ],
      "BlockHeight": [ "INT", 3 ],
      "BlockWidth": [ "INT", 4 ],
      "XOff": [ "GENERAL", "UNSIGNED", 5 ],
      "YOff": [ "GENERAL", "UNSIGNED", 6 ],
      "Src": [ "RAW", 7 ]
    },
    "vc::InternalIntrinsic::lsc_load_2d_tgm_surf" : {
      "opc": "ISA_LSC_TYPED",
      "gen_opc": "ISA_LSC_TYPED_2D",
      "sub_opc": [ "LITERAL", "LSC_LOAD_BLOCK2D" ],
      "address_model": [ "LITERAL", "LSC_ADDR_TYPE_SURF" ],
      "Dst": [ "RAW", 0 ],
      "CacheOpts": ["CACHEOPTS", 1],
      "Surface": [ "GENERAL", "UNSIGNED", 2 ],
      "SurfaceIndex": [ "BYTE", 3 ],
      "BlockHeight": [ "INT", 4 ],
      "BlockWidth": [ "INT", 5 ],
      "XOff": [ "GENERAL", "UNSIGNED", 6 ],
      "YOff": [ "GENERAL", "UNSIGNED", 7 ],
      "Src": [ "NULLRAW" ]
    },
    "vc::InternalIntrinsic::lsc_store_2d_tgm_surf" : {
      "opc": "ISA_LSC_TYPED",
      "gen_opc": "ISA_LSC_TYPED_2D",
      "sub_opc": [ "LITERAL", "LSC_STORE_BLOCK2D" ],
      "address_model": [ "LITERAL", "LSC_ADDR_TYPE_SURF" ],
      "Dst": [ "NULLRAW" ],
      "CacheOpts": ["CACHEOPTS", 1],
      "Surface": [ "GENERAL", "UNSIGNED", 2 ],
      "SurfaceIndex": [ "BYTE", 3 ],
      "BlockHeight": [ "INT", 4 ],
      "BlockWidth": [ "INT", 5 ],
      "XOff": [ "GENERAL", "UNSIGNED", 6 ],
      "YOff": [ "GENERAL", "UNSIGNED", 7 ],
      "Src": [ "RAW", 8 ]
    },
    "vc::InternalIntrinsic::sampler_load_bti" : {
      "opc": "ISA_3D_LOAD",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": ["PREDICATION", 1],
      "sub_opc": [ "SHORT", 2 ],
      "ChMask": [ "BYTE", 3 ],
      "Dst": [ "RAW", 0 ],
      "AOffImmI": [ "GENERAL", "UNSIGNED", 4 ],
      "Surface": [ "SURFACE", 5 ],
      "SurfaceIndex": [ "LITERAL", 0 ],
      "PairedSurface": [ "NULLRAW" ],
      "twoaddr": [ "TWOADDR", 6 ],
      "NumSrcs": [ "ARGCOUNT", "ARGCOUNTMIN1", 7 ],
      "Srcs": [ "RAW_OPERANDS", "RAW", 7 ]
    },
    "vc::InternalIntrinsic::sampler_load_predef_surface" : {
      "opc": "ISA_3D_LOAD",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": ["PREDICATION", 1],
      "sub_opc": [ "SHORT", 2 ],
      "ChMask": [ "BYTE", 3 ],
      "Dst": [ "RAW", 0 ],
      "AOffImmI": [ "GENERAL", "UNSIGNED", 4 ],
      "Surface": [ "PREDEF_SURFACE", 5 ],
      "SurfaceIndex": [ "LITERAL", 0 ],
      "PairedSurface": [ "NULLRAW" ],
      "twoaddr": [ "TWOADDR", 6 ],
      "NumSrcs": [ "ARGCOUNT", "ARGCOUNTMIN1", 7 ],
      "Srcs": [ "RAW_OPERANDS", "RAW", 7 ]
    },
    "vc::InternalIntrinsic::sampler_load_surf" : {
      "opc": "ISA_3D_LOAD",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": ["PREDICATION", 1],
      "sub_opc": [ "SHORT", 2 ],
      "ChMask": [ "BYTE", 3 ],
      "Dst": [ "RAW", 0 ],
      "AOffImmI": [ "GENERAL", "UNSIGNED", 4 ],
      "Surface": [ "GENERAL", "UNSIGNED", 5 ],
      "SurfaceIndex": [ "BYTE", 6 ],
      "PairedSurface": [ "NULLRAW" ],
      "twoaddr": [ "TWOADDR", 7 ],
      "NumSrcs": [ "ARGCOUNT", "ARGCOUNTMIN1", 8 ],
      "Srcs": [ "RAW_OPERANDS", "RAW", 8 ]
    },
    "vc::InternalIntrinsic::sample_bti" : {
      "opc": "ISA_3D_SAMPLE",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": ["PREDICATION", 1],
      "sub_opc": [ "SHORT", 2 ],
      "ChMask": [ "BYTE", 3 ],
      "Dst": [ "RAW", 0 ],
      "AOffImmI": [ "GENERAL", "UNSIGNED", 4 ],
      "Surface": [ "SURFACE", 5 ],
      "Sampler": [ "SAMPLER", 6 ],
      "SurfaceIndex": [ "LITERAL", 0 ],
      "SamplerIndex": [ "LITERAL", 0 ],
      "PairedSurface": [ "NULLRAW" ],
      "twoaddr": [ "TWOADDR", 7 ],
      "NumSrcs": [ "ARGCOUNT", "ARGCOUNTMIN1", 8 ],
      "Srcs": [ "RAW_OPERANDS", "RAW", 8 ]
    },
    "vc::InternalIntrinsic::sample_predef_surface" : {
      "opc": "ISA_3D_SAMPLE",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": ["PREDICATION", 1],
      "sub_opc": [ "SHORT", 2 ],
      "ChMask": [ "BYTE", 3 ],
      "Dst": [ "RAW", 0 ],
      "AOffImmI": [ "GENERAL", "UNSIGNED", 4 ],
      "Surface": [ "PREDEF_SURFACE", 5 ],
      "Sampler": [ "PREDEF_SAMPLER", 6 ],
      "SurfaceIndex": [ "LITERAL", 0 ],
      "SamplerIndex": [ "LITERAL", 0 ],
      "PairedSurface": [ "NULLRAW" ],
      "twoaddr": [ "TWOADDR", 7 ],
      "NumSrcs": [ "ARGCOUNT", "ARGCOUNTMIN1", 8 ],
      "Srcs": [ "RAW_OPERANDS", "RAW", 8 ]
    },
    "vc::InternalIntrinsic::sample_surf" : {
      "opc": "ISA_3D_SAMPLE",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": ["PREDICATION", 1],
      "sub_opc": [ "SHORT", 2 ],
      "ChMask": [ "BYTE", 3 ],
      "Dst": [ "RAW", 0 ],
      "AOffImmI": [ "GENERAL", "UNSIGNED", 4 ],
      "Surface": [ "GENERAL", 5 ],
      "SurfaceIndex": [ "BYTE", 6 ],
      "Sampler": [ "GENERAL", 7 ],
      "SamplerIndex": [ "BYTE", 8 ],
      "PairedSurface": [ "NULLRAW" ],
      "twoaddr": [ "TWOADDR", 9 ],
      "NumSrcs": [ "ARGCOUNT", "ARGCOUNTMIN1", 10 ],
      "Srcs": [ "RAW_OPERANDS", "RAW", 10 ]
    },
    // vc-intrinsics
    "genx_fptosi_sat": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "MODIFIER_ARITH", 1 ]
    },
    "genx_fptoui_sat": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "MODIFIER_ARITH", 1 ]
    },
    "genx_sat": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "MODIFIER_ARITH", 1 ]
    },
    "genx_uutrunc_sat": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ]
    },
    "genx_ustrunc_sat": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ]
    },
    "genx_sutrunc_sat": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ]
    },
    "genx_sstrunc_sat": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ]
    },
    "genx_thread_x": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": "CreateOpndPredefinedSrc(PREDEFINED_X, 0, 0, 0, 1, 0)"
    },
    "genx_thread_y": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": "CreateOpndPredefinedSrc(PREDEFINED_Y, 0, 0, 0, 1, 0)"
    },
    "genx_group_id_x": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": "CreateOpndPredefinedSrc(PREDEFINED_GROUP_ID_X, 0, 0, 0, 1, 0)"
    },
    "genx_group_id_y": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": "CreateOpndPredefinedSrc(PREDEFINED_GROUP_ID_Y, 0, 0, 0, 1, 0)"
    },
    "genx_group_id_z": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": "CreateOpndPredefinedSrc(PREDEFINED_GROUP_ID_Z, 0, 0, 0, 1, 0)"
    },
    "genx_timestamp": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": "CreateOpndPredefinedSrc(PREDEFINED_TSC, 0, 0, 1, 1, 0)"
    },
    "genx_r0": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": "CreateOpndPredefinedSrc(PREDEFINED_R0, 0, 0, 1, 1, 0)"
    },
    "genx_ce0": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE_NOMASK" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": "CreateOpndPredefinedSrc(PREDEFINED_CE0, 0, 0, 0, 1, 0)"
    },
    "genx_sr0": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": "CreateOpndPredefinedSrc(PREDEFINED_SR0, 0, 0, 1, 1, 0)"
    },
    "genx_set_sr0_2": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE_NOMASK" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": "CreateOpndPredefinedDst(PREDEFINED_SR0, 0, 2, 1)",
      "src0": [ "GENERAL", 1 ]
    },
    "genx_get_color": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": "CreateOpndPredefinedSrc(PREDEFINED_COLOR, 0, 0, 1, 1, 0)"
    },
    "genx_set_pause": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": "CreateOpndPredefinedDst(PREDEFINED_TSC, 0, 4, 1)",
      "src0": [ "GENERAL", 1 ]
    },
    "genx_dummy_mov": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": "CreateOpndPredefinedDst(PREDEFINED_NULL, 0, 0, 1)",
      "src0": [ "GENERAL", 1 ]
    },
    "genx_constanti": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", 1 ]
    },
    "genx_constantf": {
      "opc": "ISA_MOV",
      "exec_size": [ "EXECSIZE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", 1 ]
    },
    "genx_media_ld": {
      "opc": "ISA_MEDIA_LD",
      "modifiers": [ "BYTE", 1 ],
      "surface": [ "SURFACE", 2 ],
      "plane": [ "BYTE", 3 ],
      "block_width": [ "BYTE", 4 ],
      "block_height": [ "MEDIAHEIGHT", 4 ],
      "x_offset": [ "GENERAL", "UNSIGNED", 5 ],
      "y_offset": [ "GENERAL", "UNSIGNED", 6 ],
      "dst": [ "RAW", 0 ]
    },
    "vc::InternalIntrinsic::media_ld_predef_surface": {
      "opc": "ISA_MEDIA_LD",
      "modifiers": [ "BYTE", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "plane": [ "BYTE", 3 ],
      "block_width": [ "BYTE", 4 ],
      "block_height": [ "MEDIAHEIGHT", 4 ],
      "x_offset": [ "GENERAL", "UNSIGNED", 5 ],
      "y_offset": [ "GENERAL", "UNSIGNED", 6 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_media_st": {
      "opc": "ISA_MEDIA_ST",
      "modifiers": [ "BYTE", 1 ],
      "surface": [ "SURFACE", 2 ],
      "plane": [ "BYTE", 3 ],
      "block_width": [ "BYTE", 4 ],
      "block_height": [ "MEDIAHEIGHT", 4 ],
      "x_offset": [ "GENERAL", "UNSIGNED", 5 ],
      "y_offset": [ "GENERAL", "UNSIGNED", 6 ],
      "src": [ "RAW", 7 ]
    },
    "vc::InternalIntrinsic::media_st_predef_surface": {
      "opc": "ISA_MEDIA_ST",
      "modifiers": [ "BYTE", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "plane": [ "BYTE", 3 ],
      "block_width": [ "BYTE", 4 ],
      "block_height": [ "MEDIAHEIGHT", 4 ],
      "x_offset": [ "GENERAL", "UNSIGNED", 5 ],
      "y_offset": [ "GENERAL", "UNSIGNED", 6 ],
      "src": [ "RAW", 7 ]
    },
    "genx_oword_ld": {
      "opc": "ISA_OWORD_LD",
      "log2_owords": [ "LOG2OWORDS", 0 ],
      "is_modified": [ "BYTE", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "GENERAL", "UNSIGNED", 3 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_oword_ld_unaligned": {
      "opc": "ISA_OWORD_LD_UNALIGNED",
      "gen_opc": "ISA_OWORD_LD",
      "log2_owords": [ "LOG2OWORDS", 0 ],
      "is_modified": [ "BYTE", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "GENERAL", "UNSIGNED", 3 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_oword_ld_predef_surface": {
      "opc": "ISA_OWORD_LD",
      "log2_owords": [ "LOG2OWORDS", 0 ],
      "is_modified": [ "BYTE", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "offset": [ "GENERAL", "UNSIGNED", 3 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_oword_ld_unaligned_predef_surface": {
      "opc": "ISA_OWORD_LD_UNALIGNED",
      "gen_opc": "ISA_OWORD_LD",
      "log2_owords": [ "LOG2OWORDS", 0 ],
      "is_modified": [ "BYTE", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "offset": [ "GENERAL", "UNSIGNED", 3 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_oword_st": {
      "opc": "ISA_OWORD_ST",
      "log2_owords": [ "LOG2OWORDS", 3 ],
      "surface": [ "SURFACE", 1 ],
      "offset": [ "GENERAL", "UNSIGNED", 2 ],
      "src": [ "RAW", 3 ]
    },
    "genx_oword_st_predef_surface": {
      "opc": "ISA_OWORD_ST",
      "log2_owords": [ "LOG2OWORDS", 3 ],
      "surface": [ "PREDEF_SURFACE", 1 ],
      "offset": [ "GENERAL", "UNSIGNED", 2 ],
      "src": [ "RAW", 3 ]
    },
    "genx_dword_atomic_add": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_ADD" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "twoaddr": [ "TWOADDR", 5 ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic_sub": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_SUB" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "twoaddr": [ "TWOADDR", 5 ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic_inc": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_INC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "NULLRAW" ],
      "src1": [ "NULLRAW" ],
      "twoaddr": [ "TWOADDR", 4 ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic_dec": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_DEC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "NULLRAW" ],
      "src1": [ "NULLRAW" ],
      "twoaddr": [ "TWOADDR", 4 ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic_min": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_MIN" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "twoaddr": [ "TWOADDR", 5 ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic_max": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_MAX" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "twoaddr": [ "TWOADDR", 5 ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic_xchg": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_XCHG" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "twoaddr": [ "TWOADDR", 5 ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic_cmpxchg": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_CMPXCHG" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "URAW", 5 ],
      "twoaddr": [ "TWOADDR", 6 ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic_and": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_AND" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "twoaddr": [ "TWOADDR", 5 ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic_or": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_OR" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "twoaddr": [ "TWOADDR", 5 ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic_xor": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_XOR" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "twoaddr": [ "TWOADDR", 5 ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic_imin": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_IMIN" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "SRAW", 4 ],
      "src1": [ "NULLRAW" ],
      "twoaddr": [ "TWOADDR", 5 ],
      "dst": [ "SRAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic_imax": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_IMAX" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "SRAW", 4 ],
      "src1": [ "NULLRAW" ],
      "twoaddr": [ "TWOADDR", 5 ],
      "dst": [ "SRAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic_fmax": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_FMAX" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "RAW", 4 ],
      "src1": [ "NULLRAW" ],
      "twoaddr": [ "TWOADDR", 5 ],
      "dst": [ "RAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic_fmin": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_FMIN" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "RAW", 4 ],
      "src1": [ "NULLRAW" ],
      "twoaddr": [ "TWOADDR", 5 ],
      "dst": [ "RAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic_fcmpwr": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_FCMPWR" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "RAW", 5 ],
      "src1": [ "RAW", 4 ],
      "twoaddr": [ "TWOADDR", 6 ],
      "dst": [ "RAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic_fadd": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_FADD" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "RAW", 4 ],
      "src1": [ "NULLRAW" ],
      "twoaddr": [ "TWOADDR", 5 ],
      "dst": [ "RAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic_fsub": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_FSUB" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "RAW", 4 ],
      "src1": [ "NULLRAW" ],
      "twoaddr": [ "TWOADDR", 5 ],
      "dst": [ "RAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_add": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_ADD" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_sub": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_SUB" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_inc": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_INC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "NULLRAW" ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_dec": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_DEC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "NULLRAW" ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_min": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_MIN" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_max": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_MAX" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_xchg": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_XCHG" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_cmpxchg": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_CMPXCHG" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "URAW", 5 ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_and": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_AND" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_or": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_OR" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_xor": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_XOR" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_imin": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_IMIN" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "SRAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "SRAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_imax": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_IMAX" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "SRAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "SRAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_fmax": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_FMAX" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "RAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "RAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_fmin": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_FMIN" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "RAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "RAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_fcmpwr": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_FCMPWR" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "RAW", 5 ],
      "src1": [ "RAW", 4 ],
      "dst": [ "RAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_fadd": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_FADD" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "RAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "RAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_fsub": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_FSUB" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "RAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "RAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_add_predef_surface": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_ADD" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_sub_predef_surface": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_SUB" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_inc_predef_surface": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_INC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "NULLRAW" ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_dec_predef_surface": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_DEC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "NULLRAW" ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_min_predef_surface": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_MIN" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_max_predef_surface": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_MAX" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_xchg_predef_surface": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_XCHG" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_cmpxchg_predef_surface": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_CMPXCHG" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "URAW", 5 ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_and_predef_surface": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_AND" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_or_predef_surface": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_OR" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_xor_predef_surface": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_XOR" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "URAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_imin_predef_surface": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_IMIN" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "SRAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "SRAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_imax_predef_surface": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_IMAX" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "SRAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "SRAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_fmax_predef_surface": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_FMAX" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "RAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "RAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_fmin_predef_surface": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_FMIN" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "RAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "RAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_fcmpwr_predef_surface": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_FCMPWR" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "RAW", 5 ],
      "src1": [ "RAW", 4 ],
      "dst": [ "RAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_fadd_predef_surface": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_FADD" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "RAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "RAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_dword_atomic2_fsub_predef_surface": {
      "opc": "ISA_DWORD_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_FSUB" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "offset": [ "URAW", 3 ],
      "src": [ "RAW", 4 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "RAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_ssmad": {
      "opc": "ISA_MAD",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ],
      "src2": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", "CONTIGUOUS", 3 ]
    },
    "genx_sumad": {
      "opc": "ISA_MAD",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ],
      "src2": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", "CONTIGUOUS", 3 ]
    },
    "genx_usmad": {
      "opc": "ISA_MAD",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ],
      "src2": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", "CONTIGUOUS", 3 ]
    },
    "genx_uumad": {
      "opc": "ISA_MAD",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ],
      "src2": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", "CONTIGUOUS", 3 ]
    },
    "genx_ssmad_sat": {
      "opc": "ISA_MAD",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ],
      "src2": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", "CONTIGUOUS", 3 ]
    },
    "genx_sumad_sat": {
      "opc": "ISA_MAD",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ],
      "src2": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", "CONTIGUOUS", 3 ]
    },
    "genx_usmad_sat": {
      "opc": "ISA_MAD",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ],
      "src2": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", "CONTIGUOUS", 3 ]
    },
    "genx_uumad_sat": {
      "opc": "ISA_MAD",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ],
      "src2": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", "CONTIGUOUS", 3 ]
    },
    "genx_constantpred": {
      "opc": "ISA_SETP",
      "exec_size": [ "EXECSIZE_NOMASK" ],
      "dst": [ "PREDICATE", 0 ],
      "src0": [ "CONSTVI1ASI32", 1 ]
    },
    "genx_add_addr": {
      "opc": "ISA_ADDR_ADD",
      "exec_size": [ "EXECSIZE" ],
      "dst": [ "ADDRESS", 0 ],
      "src0": [ "ADDRESS", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", 2 ]
    },
    "genx_sqrt": {
      "opc": "ISA_SQRT",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", 1 ]
    },
    "genx_rsqrt": {
      "opc": "ISA_RSQRT",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", 1 ]
    },
    "genx_ieee_sqrt": {
      "opc": "ISA_SQRTM",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", 1 ]
    },
    "genx_inv": {
      "opc": "ISA_INV",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", 1 ]
    },
    "genx_scatter_scaled": {
      "opc": "ISA_SCATTER_SCALED",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "1_byte_block_size_MBZ": [ "LITERAL", 0 ],
      "log2_num_blocks": [ "BYTE", 2 ],
      "scale": [ "SHORT", 3 ],
      "surface": [ "SURFACE", 4 ],
      "global_offset": [ "GENERAL", "UNSIGNED", 5 ],
      "element_offset": [ "URAW", 6 ],
      "src": [ "RAW", 7 ]
    },
    "genx_scatter4_scaled": {
      "opc": "ISA_SCATTER4_SCALED",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "channel_mask": [ "BYTE", 2 ],
      "scale": [ "SHORT", 3 ],
      "surface": [ "SURFACE", 4 ],
      "global_offset": [ "GENERAL", "UNSIGNED", 5 ],
      "element_offset": [ "URAW", 6 ],
      "src": [ "RAW", 7 ]
    },
    "genx_scatter_scaled_predef_surface": {
      "opc": "ISA_SCATTER_SCALED",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "1_byte_block_size_MBZ": [ "LITERAL", 0 ],
      "log2_num_blocks": [ "BYTE", 2 ],
      "scale": [ "SHORT", 3 ],
      "surface": [ "PREDEF_SURFACE", 4 ],
      "global_offset": [ "GENERAL", "UNSIGNED", 5 ],
      "element_offset": [ "URAW", 6 ],
      "src": [ "RAW", 7 ]
    },
    "genx_scatter4_scaled_predef_surface": {
      "opc": "ISA_SCATTER4_SCALED",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "channel_mask": [ "BYTE", 2 ],
      "scale": [ "SHORT", 3 ],
      "surface": [ "PREDEF_SURFACE", 4 ],
      "global_offset": [ "GENERAL", "UNSIGNED", 5 ],
      "element_offset": [ "URAW", 6 ],
      "src": [ "RAW", 7 ]
    },
    "genx_scatter4_typed": {
      "opc": "ISA_SCATTER4_TYPED",
      "exec_size": [ "EXECSIZE_FROM_ARG", 2 ],
      "pred": [ "PREDICATION", 2 ],
      "channel_mask": [ "BYTE", 1 ],
      "surface": [ "SURFACE", 3 ],
      "U_pixel_address": [ "URAW", 4 ],
      "V_pixel_address": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R_pixel_address": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "NULLRAW" ],
      "src": [ "RAW", 7 ]
    },
    "vc::InternalIntrinsic::scatter4_typed_predef_surface": {
      "opc": "ISA_SCATTER4_TYPED",
      "exec_size": [ "EXECSIZE_FROM_ARG", 2 ],
      "pred": [ "PREDICATION", 2 ],
      "channel_mask": [ "BYTE", 1 ],
      "surface": [ "PREDEF_SURFACE", 3 ],
      "U_pixel_address": [ "URAW", 4 ],
      "V_pixel_address": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R_pixel_address": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "NULLRAW" ],
      "src": [ "RAW", 7 ]
    },
    "genx_gather_scaled": {
      "opc": "ISA_GATHER_SCALED",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "block_size_MBZ": [ "LITERAL", 0 ],
      "log2_num_blocks": [ "BYTE", 2 ],
      "scale": [ "SHORT", 3 ],
      "surface": [ "SURFACE", 4 ],
      "global_offset": [ "GENERAL", "UNSIGNED", 5 ],
      "element_offset": [ "URAW", 6 ],
      "skip__": [ "TWOADDR", 7 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_gather_scaled2": {
      "opc": "ISA_GATHER_SCALED",
      "exec_size": [ "EXECSIZE" ],
      "pred": [ "IMPLICITPRED" ],
      "block_size_MBZ": [ "LITERAL", 0 ],
      "log2_num_blocks": [ "BYTE", 1 ],
      "scale": [ "SHORT", 2 ],
      "surface": [ "SURFACE", 3 ],
      "global_offset": [ "GENERAL", "UNSIGNED", 4 ],
      "element_offset": [ "URAW", 5 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_gather_masked_scaled2": {
      "opc": "ISA_GATHER_SCALED",
      "exec_size": [ "EXECSIZE_FROM_ARG", 6 ],
      "pred": [ "PREDICATION", 6 ],
      "block_size_MBZ": [ "LITERAL", 0 ],
      "log2_num_blocks": [ "BYTE", 1 ],
      "scale": [ "SHORT", 2 ],
      "surface": [ "SURFACE", 3 ],
      "global_offset": [ "GENERAL", "UNSIGNED", 4 ],
      "element_offset": [ "URAW", 5 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_gather_masked_scaled2_predef_surface": {
      "opc": "ISA_GATHER_SCALED",
      "exec_size": [ "EXECSIZE_FROM_ARG", 6 ],
      "pred": [ "PREDICATION", 6 ],
      "block_size_MBZ": [ "LITERAL", 0 ],
      "log2_num_blocks": [ "BYTE", 1 ],
      "scale": [ "SHORT", 2 ],
      "surface": [ "PREDEF_SURFACE", 3 ],
      "global_offset": [ "GENERAL", "UNSIGNED", 4 ],
      "element_offset": [ "URAW", 5 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_gather4_scaled": {
      "opc": "ISA_GATHER4_SCALED",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "channel_mask": [ "BYTE", 2 ],
      "scale": [ "SHORT", 3 ],
      "surface": [ "SURFACE", 4 ],
      "global_offset": [ "GENERAL", "UNSIGNED", 5 ],
      "element_offset": [ "URAW", 6 ],
      "skip__": [ "TWOADDR", 7 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_gather4_scaled2": {
      "opc": "ISA_GATHER4_SCALED",
      "exec_size": [ "EXECSIZE" ],
      "pred": [ "IMPLICITPRED" ],
      "channel_mask": [ "BYTE", 1 ],
      "scale": [ "SHORT", 2 ],
      "surface": [ "SURFACE", 3 ],
      "global_offset": [ "GENERAL", "UNSIGNED", 4 ],
      "element_offset": [ "URAW", 5 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_gather4_masked_scaled2": {
      "opc": "ISA_GATHER4_SCALED",
      "exec_size": [ "EXECSIZE_FROM_ARG", 6 ],
      "pred": [ "PREDICATION", 6 ],
      "channel_mask": [ "BYTE", 1 ],
      "scale": [ "SHORT", 2 ],
      "surface": [ "SURFACE", 3 ],
      "global_offset": [ "GENERAL", "UNSIGNED", 4 ],
      "element_offset": [ "URAW", 5 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_gather4_masked_scaled2_predef_surface": {
      "opc": "ISA_GATHER4_SCALED",
      "exec_size": [ "EXECSIZE_FROM_ARG", 6 ],
      "pred": [ "PREDICATION", 6 ],
      "channel_mask": [ "BYTE", 1 ],
      "scale": [ "SHORT", 2 ],
      "surface": [ "PREDEF_SURFACE", 3 ],
      "global_offset": [ "GENERAL", "UNSIGNED", 4 ],
      "element_offset": [ "URAW", 5 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_gather4_typed": {
      "opc": "ISA_GATHER4_TYPED",
      "exec_size": [ "EXECSIZE_FROM_ARG", 2 ],
      "pred": [ "PREDICATION", 2 ],
      "channel_mask": [ "BYTE", 1 ],
      "surface": [ "SURFACE", 3 ],
      "U_pixel_address": [ "URAW", 4 ],
      "V_pixel_address": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R_pixel_address": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "NULLRAW" ],
      "skip__": [ "TWOADDR", 7 ],
      "dst": [ "RAW", 0 ]
    },
    "vc::InternalIntrinsic::gather4_typed_predef_surface": {
      "opc": "ISA_GATHER4_TYPED",
      "exec_size": [ "EXECSIZE_FROM_ARG", 2 ],
      "pred": [ "PREDICATION", 2 ],
      "channel_mask": [ "BYTE", 1 ],
      "surface": [ "PREDEF_SURFACE", 3 ],
      "U_pixel_address": [ "URAW", 4 ],
      "V_pixel_address": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R_pixel_address": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "NULLRAW" ],
      "skip__": [ "TWOADDR", 7 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_typed_atomic_add": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_ADD" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_typed_atomic_sub": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_SUB" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_typed_atomic_inc": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_INC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "U": [ "URAW", 3 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 4 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "src0": [ "NULLRAW" ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_typed_atomic_dec": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_DEC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "U": [ "URAW", 3 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 4 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "src0": [ "NULLRAW" ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_typed_atomic_min": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_MIN" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_typed_atomic_max": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_MAX" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_typed_atomic_xchg": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_XCHG" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_typed_atomic_cmpxchg": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_CMPXCHG" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "U": [ "URAW", 5 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 8 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "URAW", 4 ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_typed_atomic_and": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_AND" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_typed_atomic_or": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_OR" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_typed_atomic_xor": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_XOR" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_typed_atomic_imin": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_IMIN" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_typed_atomic_imax": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_IMAX" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_typed_atomic_fmax": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_FMAX" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_typed_atomic_fmin": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_FMIN" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_typed_atomic_fcmpwr": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_FCMPWR" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "U": [ "URAW", 5 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 8 ],
      "src0": [ "URAW", 4 ],
      "src1": [ "URAW", 3 ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_typed_atomic_fadd": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_FADD" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_typed_atomic_fsub": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_FSUB" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "vc::InternalIntrinsic::typed_atomic_add_predef_surface": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_ADD" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "vc::InternalIntrinsic::typed_atomic_sub_predef_surface": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_SUB" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "vc::InternalIntrinsic::typed_atomic_inc_predef_surface": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_INC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "U": [ "URAW", 3 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 4 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "src0": [ "NULLRAW" ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "vc::InternalIntrinsic::typed_atomic_dec_predef_surface": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_DEC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "U": [ "URAW", 3 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 4 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "src0": [ "NULLRAW" ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "vc::InternalIntrinsic::typed_atomic_min_predef_surface": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_MIN" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "vc::InternalIntrinsic::typed_atomic_max_predef_surface": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_MAX" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "vc::InternalIntrinsic::typed_atomic_xchg_predef_surface": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_XCHG" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "vc::InternalIntrinsic::typed_atomic_cmpxchg_predef_surface": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_CMPXCHG" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "U": [ "URAW", 5 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 8 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "URAW", 4 ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "vc::InternalIntrinsic::typed_atomic_and_predef_surface": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_AND" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "vc::InternalIntrinsic::typed_atomic_or_predef_surface": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_OR" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "vc::InternalIntrinsic::typed_atomic_xor_predef_surface": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_XOR" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "vc::InternalIntrinsic::typed_atomic_imin_predef_surface": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_IMIN" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "vc::InternalIntrinsic::typed_atomic_imax_predef_surface": {
      "opc": "ISA_3D_TYPED_ATOMIC",
      "sub_opc": [ "LITERAL", "ATOMIC_IMAX" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "surface": [ "PREDEF_SURFACE", 2 ],
      "U": [ "URAW", 4 ],
      "V": [ "URAW", "RAW_NULLALLOWED", 5 ],
      "R": [ "URAW", "RAW_NULLALLOWED", 6 ],
      "LOD": [ "URAW", "RAW_NULLALLOWED", 7 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "dst": [ "URAW", "RAW_NULLALLOWED", 0 ]
    },
    "genx_sssad2add": {
      "opc": "ISA_SAD2ADD",
      "exec_size": [ "EXECSIZE_GE2" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", 0 ],
      "src0": [ "GENERAL", "SIGNED", 1 ],
      "src1": [ "GENERAL", "SIGNED", 2 ],
      "src2": [ "GENERAL", "SIGNED", 3 ]
    },
    "genx_uusad2add": {
      "opc": "ISA_SAD2ADD",
      "exec_size": [ "EXECSIZE_GE2" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", 2 ],
      "src2": [ "GENERAL", "UNSIGNED", 3 ]
    },
    "genx_susad2add": {
      "opc": "ISA_SAD2ADD",
      "exec_size": [ "EXECSIZE_GE2" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", 2 ],
      "src2": [ "GENERAL", "SIGNED", 3 ]
    },
    "genx_ussad2add": {
      "opc": "ISA_SAD2ADD",
      "exec_size": [ "EXECSIZE_GE2" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "SIGNED", 1 ],
      "src1": [ "GENERAL", "SIGNED", 2 ],
      "src2": [ "GENERAL", "UNSIGNED", 3 ]
    },
    "genx_sssad2add_sat": {
      "opc": "ISA_SAD2ADD",
      "exec_size": [ "EXECSIZE_GE2" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "SIGNED", 1 ],
      "src1": [ "GENERAL", "SIGNED", 2 ],
      "src2": [ "GENERAL", "SIGNED", 3 ]
    },
    "genx_uusad2add_sat": {
      "opc": "ISA_SAD2ADD",
      "exec_size": [ "EXECSIZE_GE2" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", 2 ],
      "src2": [ "GENERAL", "UNSIGNED", 3 ]
    },
    "genx_susad2add_sat": {
      "opc": "ISA_SAD2ADD",
      "exec_size": [ "EXECSIZE_GE2" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", 2 ],
      "src2": [ "GENERAL", "SIGNED", 3 ]
    },
    "genx_ussad2add_sat": {
      "opc": "ISA_SAD2ADD",
      "exec_size": [ "EXECSIZE_GE2" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "SIGNED", 1 ],
      "src1": [ "GENERAL", "SIGNED", 2 ],
      "src2": [ "GENERAL", "UNSIGNED", 3 ]
    },
    "genx_ssad2": {
      "opc": "ISA_SAD2",
      "exec_size": [ "EXECSIZE_GE2" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", 0 ],
      "src0": [ "GENERAL", "SIGNED", 1 ],
      "src1": [ "GENERAL", "SIGNED", 2 ]
    },
    "genx_usad2": {
      "opc": "ISA_SAD2",
      "exec_size": [ "EXECSIZE_GE2" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", 2 ]
    },
    "genx_wait": {
      "opc": "ISA_WAIT",
      "mask": [ "GENERAL", "UNSIGNED", 1 ]
    },
    "genx_avs": {
      "opc": "ISA_AVS",
      "channel_mask": [ "BYTE", 1 ],
      "sampler": [ "SAMPLER", 2 ],
      "surface": [ "SURFACE", 3 ],
      "U_pixel_address": [ "GENERAL", 4 ],
      "V_pixel_address": [ "GENERAL", 5 ],
      "deltaU": [ "GENERAL", 6 ],
      "deltaV": [ "GENERAL", 7 ],
      "u2d": [ "GENERAL", 8 ],
      "groupID": [ "GENERAL", "UNSIGNED", 9 ],
      "verticalBlockNumber": [ "GENERAL", "UNSIGNED", 10 ],
      "output_format_control": [ "BYTE", 11 ],
      "v2d": [ "GENERAL", 12 ],
      "execMode": [ "BYTE", 13 ],
      "IEFByPass": [ "GENERAL", "UNSIGNED", 14 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_sample_unorm": {
      "opc": "ISA_SAMPLE_UNORM",
      "channel_mask": [ "BYTE", 1 ],
      "sampler": [ "SAMPLER", 2 ],
      "surface": [ "SURFACE", 3 ],
      "U_pixel_address": [ "GENERAL", 4 ],
      "V_pixel_address": [ "GENERAL", 5 ],
      "deltaU": [ "GENERAL", 6 ],
      "deltaV": [ "GENERAL", 7 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_ssavg": {
      "opc": "ISA_AVG",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_suavg": {
      "opc": "ISA_AVG",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_usavg": {
      "opc": "ISA_AVG",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_uuavg": {
      "opc": "ISA_AVG",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_ssavg_sat": {
      "opc": "ISA_AVG",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_suavg_sat": {
      "opc": "ISA_AVG",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_usavg_sat": {
      "opc": "ISA_AVG",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_uuavg_sat": {
      "opc": "ISA_AVG",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_fence": {
      "opc": "ISA_FENCE",
      "mask": [ "BYTE", 1 ]
    },
    "genx_ssadd_sat": {
      "opc": "ISA_ADD",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_suadd_sat": {
      "opc": "ISA_ADD",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_usadd_sat": {
      "opc": "ISA_ADD",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_uuadd_sat": {
      "opc": "ISA_ADD",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_lzd": {
      "opc": "ISA_LZD",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", 1 ]
    },
    "genx_addc": {
      "opc": "ISA_ADDC",
      "exec_size": [ "EXECSIZE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst0": "MakeStructValDst(GenXIntrinsic::GenXResult::IdxAddc_Add)",
      "dst1": "MakeStructValDst(GenXIntrinsic::GenXResult::IdxAddc_Carry)",
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_subb": {
      "opc": "ISA_SUBB",
      "exec_size": [ "EXECSIZE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst0": "MakeStructValDst(GenXIntrinsic::GenXResult::IdxSubb_Sub)",
      "dst1": "MakeStructValDst(GenXIntrinsic::GenXResult::IdxSubb_Borrow)",
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_add3": {
      "opc": "ISA_ADD3",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "ctsign": "ChooseSign({1, 2, 3})",
      "dst": [ "GENERAL_CTSIGN", 0 ],
      "src0": [ "GENERAL_CTSIGN", "MODIFIER_ARITH", "IMM16ONLY", 1 ],
      "src1": [ "GENERAL_CTSIGN", "MODIFIER_ARITH", "IMM16ONLY", 2 ],
      "src2": [ "GENERAL_CTSIGN", "MODIFIER_ARITH", "IMM16ONLY", 3 ]
    },
    "genx_ssadd3_sat": {
      "opc": "ISA_ADD3",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ],
      "src2": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 3 ]
    },
    "genx_suadd3_sat": {
      "opc": "ISA_ADD3",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ],
      "src2": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 3 ]
    },
    "genx_usadd3_sat": {
      "opc": "ISA_ADD3",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ],
      "src2": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 3 ]
    },
    "genx_uuadd3_sat": {
      "opc": "ISA_ADD3",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ],
      "src2": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 3 ]
    },
    "genx_add3c": {
      "opc": "ISA_ADD3O",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "dst0": "MakeStructValDst(GenXIntrinsic::GenXResult::IdxAdd3c_Add)",
      "dst1": "MakeAdd3oPredicate(GenXIntrinsic::GenXResult::IdxAdd3c_Carry)",
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ],
      "src2": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 3 ]
    },
    "genx_raw_send": {
      "opc": "ISA_RAW_SEND",
      "modifier_sendc": [ "BYTE", 1 ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 2 ],
      "pred": [ "PREDICATION", 2 ],
      "extended_message_descriptor": [ "INT", 3 ],
      "numsrc": [ "NUMGRFS", 5 ],
      "numdst": [ "NUMGRFS", 0 ],
      "desc": [ "GENERAL", "UNSIGNED", 4 ],
      "src": [ "RAW", 5 ],
      "dst": [ "RAW", 0 ],
      "twoaddr": [ "TWOADDR", 6 ]
    },
    "genx_raw_send_noresult": {
      "opc": "ISA_RAW_SEND",
      "modifier_sendc": [ "BYTE", 1 ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 2 ],
      "pred": [ "PREDICATION", 2 ],
      "extended_message_descriptor": [ "INT", 3 ],
      "numsrc": [ "NUMGRFS", 5 ],
      "numdst": [ "LITERAL", 0 ],
      "desc": [ "GENERAL", "UNSIGNED", 4 ],
      "src": [ "RAW", 5 ],
      "dst": [ "NULLRAW" ]
    },
    "genx_raw_sends": {
      "opc": "ISA_RAW_SENDS",
      "modifier_sendc": [ "BYTE", 1 ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 2 ],
      "pred": [ "PREDICATION", 2 ],
      "numsrc": [ "NUMGRFS", 6 ],
      "numsrc2": [ "NUMGRFS", 7 ],
      "numdst": [ "NUMGRFS", 0 ],
      "FFID": [ "BYTE", 3 ],
      "extended_message_descriptor": [ "GENERAL", "UNSIGNED", 4 ],
      "desc": [ "GENERAL", "UNSIGNED", 5 ],
      "src": [ "RAW", 6 ],
      "src2": [ "RAW", 7 ],
      "dst": [ "RAW", 0 ],
      "twoaddr": [ "TWOADDR", 8 ]
    },
    "genx_raw_sends_noresult": {
      "opc": "ISA_RAW_SENDS",
      "modifier_sendc": [ "BYTE", 1 ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 2 ],
      "pred": [ "PREDICATION", 2 ],
      "numsrc": [ "NUMGRFS", 6 ],
      "numsrc2": [ "NUMGRFS", 7 ],
      "numdst": [ "LITERAL", 0 ],
      "FFID": [ "BYTE", 3 ],
      "extended_message_descriptor": [ "GENERAL", "UNSIGNED", 4 ],
      "desc": [ "GENERAL", "UNSIGNED", 5 ],
      "src": [ "RAW", 6 ],
      "src2": [ "RAW", 7 ],
      "dst": [ "NULLRAW", 8 ]
    },
    "genx_raw_send2": {
      "opc": "ISA_RAW_SENDS",
      "modifier_sendc": [ "BYTE", 1 ],
      "exec_size": [ "EXECSIZE_FROM_BYTE", 2 ],
      "pred": [ "PREDICATION", 3 ],
      "numsrc": [ "BYTE", 4 ],
      "numsrc2": [ "LITERAL", 0 ],
      "numdst": [ "BYTE", 5 ],
      "FFID": [ "BYTE", 6 ],
      "extended_message_descriptor": [ "GENERAL", "UNSIGNED", 7 ],
      "desc": [ "GENERAL", "UNSIGNED", 8 ],
      "src": [ "RAW", 9 ],
      "src2": [ "NULLRAW", 10 ],
      "dst": [ "RAW", 0 ],
      "twoaddr": [ "TWOADDR", 10 ]
    },
    "genx_raw_send2_noresult": {
      "opc": "ISA_RAW_SENDS",
      "modifier_sendc": [ "BYTE", 1 ],
      "exec_size": [ "EXECSIZE_FROM_BYTE", 2 ],
      "pred": [ "PREDICATION", 3 ],
      "numsrc": [ "BYTE", 4 ],
      "numsrc2": [ "LITERAL", 0 ],
      "numdst": [ "LITERAL", 0 ],
      "FFID": [ "BYTE", 5 ],
      "extended_message_descriptor": [ "GENERAL", "UNSIGNED", 6 ],
      "desc": [ "GENERAL", "UNSIGNED", 7 ],
      "src": [ "RAW", 8 ],
      "src2": [ "NULLRAW", 9 ],
      "dst": [ "NULLRAW", 10 ]
    },
    "genx_raw_sends2": {
      "opc": "ISA_RAW_SENDS",
      "modifier_sendc": [ "BYTE", 1 ],
      "exec_size": [ "EXECSIZE_FROM_BYTE", 2 ],
      "pred": [ "PREDICATION", 3 ],
      "numsrc": [ "BYTE", 4 ],
      "numsrc2": [ "BYTE", 5 ],
      "numdst": [ "BYTE", 6 ],
      "FFID": [ "BYTE", 7 ],
      "extended_message_descriptor": [ "GENERAL", "UNSIGNED", 8 ],
      "desc": [ "GENERAL", "UNSIGNED", 9 ],
      "src": [ "RAW", 10 ],
      "src2": [ "RAW", 11 ],
      "dst": [ "RAW", 0 ],
      "twoaddr": [ "TWOADDR", 12 ]
    },
    "genx_raw_sends2_noresult": {
      "opc": "ISA_RAW_SENDS",
      "modifier_sendc": [ "BYTE", 1 ],
      "exec_size": [ "EXECSIZE_FROM_BYTE", 2 ],
      "pred": [ "PREDICATION", 3 ],
      "numsrc": [ "BYTE", 4 ],
      "numsrc2": [ "BYTE", 5 ],
      "numdst": [ "LITERAL", 0 ],
      "FFID": [ "BYTE", 6 ],
      "extended_message_descriptor": [ "GENERAL", "UNSIGNED", 7 ],
      "desc": [ "GENERAL", "UNSIGNED", 8 ],
      "src": [ "RAW", 9 ],
      "src2": [ "RAW", 10 ],
      "dst": [ "NULLRAW", 11 ]
    },
    "genx_rndd": {
      "opc": "ISA_RNDD",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", 1 ]
    },
    "genx_rnde": {
      "opc": "ISA_RNDE",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", 1 ]
    },
    "genx_rndu": {
      "opc": "ISA_RNDU",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", 1 ]
    },
    "genx_rndz": {
      "opc": "ISA_RNDZ",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", 1 ]
    },
    "genx_ssmul": {
      "opc": "ISA_MUL",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_sumul": {
      "opc": "ISA_MUL",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_usmul": {
      "opc": "ISA_MUL",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_uumul": {
      "opc": "ISA_MUL",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_ssmul_sat": {
      "opc": "ISA_MUL",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_sumul_sat": {
      "opc": "ISA_MUL",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_usmul_sat": {
      "opc": "ISA_MUL",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_uumul_sat": {
      "opc": "ISA_MUL",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_smulh": {
      "opc": "ISA_MULH",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_umulh": {
      "opc": "ISA_MULH",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_smadw": {
      "opc": "ISA_MADW",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", "ONLY_LEGAL_REGION", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", "ONLY_LEGAL_REGION", 2 ],
      "src2": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", "ONLY_LEGAL_REGION", 3 ]
    },
    "genx_umadw": {
      "opc": "ISA_MADW",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", "ONLY_LEGAL_REGION", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", "ONLY_LEGAL_REGION", 2 ],
      "src2": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", "ONLY_LEGAL_REGION", 3 ]
    },
    "genx_ssshl": {
      "opc": "ISA_SHL",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_sushl": {
      "opc": "ISA_SHL",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_usshl": {
      "opc": "ISA_SHL",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_uushl": {
      "opc": "ISA_SHL",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_ssshl_sat": {
      "opc": "ISA_SHL",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_sushl_sat": {
      "opc": "ISA_SHL",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_usshl_sat": {
      "opc": "ISA_SHL",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "SIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_uushl_sat": {
      "opc": "ISA_SHL",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "MODIFIER_ARITH", 2 ]
    },
    "genx_rol": {
      "opc": "ISA_ROL",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", 2 ]
    },
    "genx_ror": {
      "opc": "ISA_ROR",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", 2 ]
    },
    "genx_sbfe": {
      "opc": "ISA_BFE",
      "exec_size": [ "EXECSIZE_NOT2" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "OWALIGNED", "SIGNED", 0 ],
      "src0": [ "GENERAL", "OWALIGNED", "SIGNED", 1 ],
      "src1": [ "GENERAL", "OWALIGNED", "SIGNED", 2 ],
      "src2": [ "GENERAL", "OWALIGNED", "SIGNED", 3 ]
    },
    "genx_ubfe": {
      "opc": "ISA_BFE",
      "exec_size": [ "EXECSIZE_NOT2" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "OWALIGNED", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "OWALIGNED", "UNSIGNED", 1 ],
      "src1": [ "GENERAL", "OWALIGNED", "UNSIGNED", 2 ],
      "src2": [ "GENERAL", "OWALIGNED", "UNSIGNED", 3 ]
    },
    "genx_bfi": {
      "opc": "ISA_BFI",
      "exec_size": [ "EXECSIZE_NOT2" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "OWALIGNED", 0 ],
      "src0": [ "GENERAL", "OWALIGNED", "UNSIGNED", 1 ],
      "src1": [ "GENERAL", "OWALIGNED", "UNSIGNED", 2 ],
      "src2": [ "GENERAL", "OWALIGNED", "UNSIGNED", 3 ],
      "src3": [ "GENERAL", "OWALIGNED", "UNSIGNED", 4 ]
    },
    "genx_bfn": {
      "opc": "ISA_BFN",
      "exec_size": [ "EXECSIZE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "IMM16ONLY", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "IMM16ONLY", 2 ],
      "src2": [ "GENERAL", "UNSIGNED", "IMM16ONLY", 3 ],
      "src4_LUT_value_constant": [ "BYTE", 4 ]
    },
    "genx_lfsr": {
      "opc": "ISA_LFSR",
      "exec_size": [ "EXECSIZE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", "DIRECTONLY", "SATURATION_NOSAT", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "DIRECTONLY", "NOIMM", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", "DIRECTONLY", 2 ],
      "mode": [ "BYTE", 3 ]
    },
    "genx_va_minmax": {
      "opc": "ISA_VA",
      "gen_opc": "ISA_VA_MINMAX_FOPCODE",
      "sub_opc": [ "LITERAL", "MINMAX_FOPCODE" ],
      "surface": [ "SURFACE", 1 ],
      "normalized_x_co_ordinate": [ "GENERAL", 2 ],
      "normalized_y_co_ordinate": [ "GENERAL", 3 ],
      "Min_Max_Enable": [ "GENERAL", 4 ],
      "Destination": [ "RAW", 0 ]
    },
    "genx_va_minmax_filter": {
      "opc": "ISA_VA",
      "gen_opc": "ISA_VA_MINMAXFILTER_FOPCODE",
      "sub_opc": [ "LITERAL", "MINMAXFILTER_FOPCODE" ],
      "sampler": [ "SAMPLER", 1 ],
      "surface": [ "SURFACE", 2 ],
      "normalized_x_co_ordinate": [ "GENERAL", 3 ],
      "normalized_y_co_ordinate": [ "GENERAL", 4 ],
      "output_size": [ "BYTE", 5 ],
      "return_data_format": [ "BYTE", 6 ],
      "Min_Max_Enable": [ "GENERAL", 7 ],
      "Destination": [ "RAW", 0 ]
    },
    "genx_va_centroid": {
      "opc": "ISA_VA",
      "gen_opc": "ISA_VA_Centroid_FOPCODE",
      "sub_opc": [ "LITERAL", "Centroid_FOPCODE" ],
      "surface": [ "SURFACE", 1 ],
      "normalized_x_co_ordinate": [ "GENERAL", 2 ],
      "normalized_y_co_ordinate": [ "GENERAL", 3 ],
      "vSize": [ "GENERAL", 4 ],
      "Destination": [ "RAW", 0 ]
    },
    "genx_va_bool_centroid": {
      "opc": "ISA_VA",
      "gen_opc": "ISA_VA_BoolCentroid_FOPCODE",
      "sub_opc": [ "LITERAL", "BoolCentroid_FOPCODE" ],
      "surface": [ "SURFACE", 1 ],
      "normalized_x_co_ordinate": [ "GENERAL", 2 ],
      "normalized_y_co_ordinate": [ "GENERAL", 3 ],
      "vSize": [ "GENERAL", 4 ],
      "hSize": [ "GENERAL", 5 ],
      "Destination": [ "RAW", 0 ]
    },
    "genx_va_hdc_1pixel_convolve": {
      "opc": "ISA_VA_SKL_PLUS",
      "gen_opc": "ISA_VA_SKL_PLUS_ISA_HDC_1PIXELCONV",
      "sub_opc": [ "LITERAL", "ISA_HDC_1PIXELCONV" ],
      "sampler": [ "SAMPLER", 1 ],
      "surface": [ "SURFACE", 2 ],
      "normalized_x_co_ordinate": [ "GENERAL", 3 ],
      "normalized_y_co_ordinate": [ "GENERAL", 4 ],
      "pixel_size": [ "BYTE", 5 ],
      "offsets": [ "RAW", 6 ],
      "destination_surface": [ "SURFACE", 7 ],
      "destination_x_offset": [ "GENERAL", 8 ],
      "destination_y_offset": [ "GENERAL", 9 ]
    },
    "genx_va_hdc_convolve2d": {
      "opc": "ISA_VA_SKL_PLUS",
      "gen_opc": "ISA_VA_SKL_PLUS_ISA_HDC_CONV",
      "sub_opc": [ "LITERAL", "ISA_HDC_CONV" ],
      "sampler": [ "SAMPLER", 1 ],
      "surface": [ "SURFACE", 2 ],
      "normalized_x_co_ordinate": [ "GENERAL", 3 ],
      "normalized_y_co_ordinate": [ "GENERAL", 4 ],
      "properties": [ "BYTE", 5 ],
      "destination_surface": [ "SURFACE", 6 ],
      "destination_x_offset": [ "GENERAL", 7 ],
      "destination_y_offset": [ "GENERAL", 8 ]
    },
    "genx_va_hdc_lbp_correlation": {
      "opc": "ISA_VA_SKL_PLUS",
      "gen_opc": "ISA_VA_SKL_PLUS_ISA_HDC_LBPCORRELATION",
      "sub_opc": [ "LITERAL", "ISA_HDC_LBPCORRELATION" ],
      "surface": [ "SURFACE", 1 ],
      "normalized_x_co_ordinate": [ "GENERAL", 2 ],
      "normalized_y_co_ordinate": [ "GENERAL", 3 ],
      "horizontal_disparity": [ "GENERAL", 4 ],
      "destination_surface": [ "SURFACE", 5 ],
      "destination_x_offset": [ "GENERAL", 6 ],
      "destination_y_offset": [ "GENERAL", 7 ]
    },
    "genx_va_hdc_lbp_creation": {
      "opc": "ISA_VA_SKL_PLUS",
      "gen_opc": "ISA_VA_SKL_PLUS_ISA_HDC_LBPCREATION",
      "sub_opc": [ "LITERAL", "ISA_HDC_LBPCREATION" ],
      "surface": [ "SURFACE", 1 ],
      "normalized_x_co_ordinate": [ "GENERAL", 2 ],
      "normalized_y_co_ordinate": [ "GENERAL", 3 ],
      "mode": [ "BYTE", 4 ],
      "destination_surface": [ "SURFACE", 5 ],
      "destination_x_offset": [ "GENERAL", 6 ],
      "destination_y_offset": [ "GENERAL", 7 ]
    },
    "genx_va_hdc_minmax_filter": {
      "opc": "ISA_VA_SKL_PLUS",
      "gen_opc": "ISA_VA_SKL_PLUS_ISA_HDC_MMF",
      "sub_opc": [ "LITERAL", "ISA_HDC_MMF" ],
      "sampler": [ "SAMPLER", 1 ],
      "surface": [ "SURFACE", 2 ],
      "normalized_x_co_ordinate": [ "GENERAL", 3 ],
      "normalized_y_co_ordinate": [ "GENERAL", 4 ],
      "return_data_format": [ "BYTE", 5 ],
      "minmax_enable_mode": [ "BYTE", 6 ],
      "destination_surface": [ "SURFACE", 7 ],
      "destination_x_offset": [ "GENERAL", 8 ],
      "destination_y_offset": [ "GENERAL", 9 ]
    },
    "genx_va_correlation_search": {
      "opc": "ISA_VA_SKL_PLUS",
      "gen_opc": "ISA_VA_SKL_PLUS_VA_OP_CODE_CORRELATION_SEARCH",
      "sub_opc": [ "LITERAL", "VA_OP_CODE_CORRELATION_SEARCH" ],
      "surface": [ "SURFACE", 1 ],
      "normalized_x_co_ordinate": [ "GENERAL", 2 ],
      "normalized_y_co_ordinate": [ "GENERAL", 3 ],
      "normalized_vertical_origin": [ "GENERAL", 4 ],
      "normalized_horizontal_origin": [ "GENERAL", 5 ],
      "x_direction_size": [ "GENERAL", 6 ],
      "y_direction_size": [ "GENERAL", 7 ],
      "x_direction_search_size": [ "GENERAL", 8 ],
      "y_direction_search_size": [ "GENERAL", 9 ],
      "Destination": [ "RAW", 0 ]
    },
    "genx_va_flood_fill": {
      "opc": "ISA_VA_SKL_PLUS",
      "gen_opc": "ISA_VA_SKL_PLUS_VA_OP_CODE_FLOOD_FILL",
      "sub_opc": [ "LITERAL", "VA_OP_CODE_FLOOD_FILL" ],
      "Is8Connect": [ "BYTE", 1 ],
      "pixel_mask_horizontal_direction": [ "RAW", 2 ],
      "pixel_mask_vertical_direction_left": [ "GENERAL", 3 ],
      "pixel_mask_vertical_direction_right": [ "GENERAL", 4 ],
      "loop_count": [ "GENERAL", 5 ],
      "Destination": [ "RAW", 0 ]
    },
    "genx_va_lbp_correlation": {
      "opc": "ISA_VA_SKL_PLUS",
      "gen_opc": "ISA_VA_SKL_PLUS_VA_OP_CODE_LBP_CORRELATION",
      "sub_opc": [ "LITERAL", "VA_OP_CODE_LBP_CORRELATION" ],
      "surface": [ "SURFACE", 1 ],
      "normalized_x_co_ordinate": [ "GENERAL", 2 ],
      "normalized_y_co_ordinate": [ "GENERAL", 3 ],
      "horizontal_disparity": [ "GENERAL", 4 ],
      "Destination": [ "RAW", 0 ]
    },
    "genx_va_lbp_creation": {
      "opc": "ISA_VA_SKL_PLUS",
      "gen_opc": "ISA_VA_SKL_PLUS_VA_OP_CODE_LBP_CREATION",
      "sub_opc": [ "LITERAL", "VA_OP_CODE_LBP_CREATION" ],
      "surface": [ "SURFACE", 1 ],
      "normalized_x_co_ordinate": [ "GENERAL", 2 ],
      "normalized_y_co_ordinate": [ "GENERAL", 3 ],
      "mode": [ "BYTE", 4 ],
      "Destination": [ "RAW", 0 ]
    },
    "genx_frc": {
      "opc": "ISA_FRC",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SATURATION_NOSAT", 0 ],
      "src0": [ "GENERAL", 1 ]
    },
    "genx_va_convolve2d": {
      "opc": "ISA_VA",
      "gen_opc": "ISA_VA_Convolve_FOPCODE",
      "sub_opc": "Convolve_FOPCODE",
      "sampler": [ "SAMPLER", 1 ],
      "surface": [ "SURFACE", 2 ],
      "normalized_x_co_ordinate": [ "GENERAL", 3 ],
      "normalized_y_co_ordinate": [ "GENERAL", 4 ],
      "properties": [ "BYTE", 5 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_va_erode": {
      "opc": "ISA_VA",
      "gen_opc": "ISA_VA_ERODE_FOPCODE",
      "sub_opc": "ERODE_FOPCODE",
      "sampler": [ "SAMPLER", 1 ],
      "surface": [ "SURFACE", 2 ],
      "normalized_x_co_ordinate": [ "GENERAL", 3 ],
      "normalized_y_co_ordinate": [ "GENERAL", 4 ],
      "properties": [ "BYTE", 5 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_va_dilate": {
      "opc": "ISA_VA",
      "gen_opc": "ISA_VA_ERODE_FOPCODE",
      "sub_opc": "Dilate_FOPCODE",
      "sampler": [ "SAMPLER", 1 ],
      "surface": [ "SURFACE", 2 ],
      "normalized_x_co_ordinate": [ "GENERAL", 3 ],
      "normalized_y_co_ordinate": [ "GENERAL", 4 ],
      "properties": [ "BYTE", 5 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_va_hdc_erode": {
      "opc": "ISA_VA_SKL_PLUS",
      "gen_opc": "ISA_VA_SKL_PLUS_ISA_HDC_ERODE",
      "sub_opc": "ISA_HDC_ERODE",
      "sampler": [ "SAMPLER", 1 ],
      "surface": [ "SURFACE", 2 ],
      "normalized_x_co_ordinate": [ "GENERAL", 3 ],
      "normalized_y_co_ordinate": [ "GENERAL", 4 ],
      "dstSurface": [ "SURFACE", 5 ],
      "xOffset": [ "GENERAL", 6 ],
      "yOffset": [ "GENERAL", 7 ]
    },
    "genx_va_hdc_dilate": {
      "opc": "ISA_VA_SKL_PLUS",
      "gen_opc": "ISA_VA_SKL_PLUS_ISA_HDC_DILATE",
      "sub_opc": "ISA_HDC_DILATE",
      "sampler": [ "SAMPLER", 1 ],
      "surface": [ "SURFACE", 2 ],
      "normalized_x_co_ordinate": [ "GENERAL", 3 ],
      "normalized_y_co_ordinate": [ "GENERAL", 4 ],
      "dstSurface": [ "SURFACE", 5 ],
      "xOffset": [ "GENERAL", 6 ],
      "yOffset": [ "GENERAL", 7 ]
    },
    "genx_barrier": {
      "opc": "ISA_BARRIER",
      "nobarrier": [ "ISBARRIER" ]
    },
    "genx_yield": {
      "opc": "ISA_YIELD"
    },
    "genx_cache_flush": {
      "opc": "ISA_SAMPLR_CACHE_FLUSH"
    },
    "genx_sbarrier": {
      "opc": "ISA_SBARRIER",
      "signal_flag": [ "BYTE", 1 ]
    },
    "genx_qf_cvt": {
      "opc": "ISA_FCVT",
      "exec_size": [ "EXECSIZE_NOMASK" ],
      "elementwise": [ "ELEMENTWISE" ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_INTALLOWED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", "NOIMM", 1 ]
    },
    "genx_hf8_cvt": {
      "opc": "ISA_FCVT",
      "exec_size": [ "EXECSIZE_NOMASK" ],
      "elementwise": [ "ELEMENTWISE" ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_INTALLOWED", 0 ],
      "src0": [ "GENERAL", "SIGNED", "NOIMM", 1 ]
    },
    "genx_4bit_downconvert": {
      "opc": "ISA_DNSCL",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "RAW", "UNSIGNED", 0 ],
      "src0": [ "RAW", "UNSIGNED", 1 ],
      "src1": [ "RAW", "UNSIGNED", 2 ],
      "bias": [ "RAW", "UNSIGNED", "RAW_NULLALLOWED", 3 ],
      "CvtType": [ "BYTE", 4 ],
      "CvtMode": [ "BYTE", 5 ],
      "RndMode": [ "BYTE", 6 ]
    },
    "genx_bfrev": {
      "opc": "ISA_BFREV",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", 1 ]
    },
    "genx_cbit": {
      "opc": "ISA_CBIT",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", 1 ]
    },
    "genx_ieee_div": {
      "opc": "ISA_DIVM",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", 1 ],
      "src1": [ "GENERAL", 2 ]
    },
    "genx_dp2": {
      "opc": "ISA_DP2",
      "exec_size": [ "EXECSIZE_GE4" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "STRIDE1", "OWALIGNED", 0 ],
      "src0": [ "GENERAL", "STRIDE1", "OWALIGNED", 1 ],
      "src1": [ "GENERAL", "STRIDE1", "OWALIGNED", 2 ]
    },
    "genx_dp3": {
      "opc": "ISA_DP3",
      "exec_size": [ "EXECSIZE_GE4" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "STRIDE1", "OWALIGNED", 0 ],
      "src0": [ "GENERAL", "STRIDE1", "OWALIGNED", 1 ],
      "src1": [ "GENERAL", "STRIDE1", "OWALIGNED", 2 ]
    },
    "genx_dp4": {
      "opc": "ISA_DP4",
      "exec_size": [ "EXECSIZE_GE4" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "STRIDE1", "OWALIGNED", 0 ],
      "src0": [ "GENERAL", "STRIDE1", "OWALIGNED", 1 ],
      "src1": [ "GENERAL", "STRIDE1", "OWALIGNED", 2 ]
    },
    "genx_ssdp4a": {
      "opc": "ISA_DP4A",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", 0 ],
      "src0": [ "GENERAL", "SIGNED", 1 ],
      "src1": [ "GENERAL", "SIGNED", 2 ],
      "src2": [ "GENERAL", "SIGNED", 3 ]
    },
    "genx_sudp4a": {
      "opc": "ISA_DP4A",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", 2 ],
      "src2": [ "GENERAL", "UNSIGNED", 3 ]
    },
    "genx_usdp4a": {
      "opc": "ISA_DP4A",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "SIGNED", 1 ],
      "src1": [ "GENERAL", "SIGNED", 2 ],
      "src2": [ "GENERAL", "SIGNED", 3 ]
    },
    "genx_uudp4a": {
      "opc": "ISA_DP4A",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", 2 ],
      "src2": [ "GENERAL", "UNSIGNED", 3 ]
    },
    "genx_ssdp4a_sat": {
      "opc": "ISA_DP4A",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "SIGNED", 1 ],
      "src1": [ "GENERAL", "SIGNED", 2 ],
      "src2": [ "GENERAL", "SIGNED", 3 ]
    },
    "genx_sudp4a_sat": {
      "opc": "ISA_DP4A",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "SIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", 2 ],
      "src2": [ "GENERAL", "UNSIGNED", 3 ]
    },
    "genx_usdp4a_sat": {
      "opc": "ISA_DP4A",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "SIGNED", 1 ],
      "src1": [ "GENERAL", "SIGNED", 2 ],
      "src2": [ "GENERAL", "SIGNED", 3 ]
    },
    "genx_uudp4a_sat": {
      "opc": "ISA_DP4A",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", "SATURATION_SATURATE", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", 1 ],
      "src1": [ "GENERAL", "UNSIGNED", 2 ],
      "src2": [ "GENERAL", "UNSIGNED", 3 ]
    },
    "genx_dph": {
      "opc": "ISA_DPH",
      "exec_size": [ "EXECSIZE_GE4" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "STRIDE1", "OWALIGNED", 0 ],
      "src0": [ "GENERAL", "STRIDE1", "OWALIGNED", 1 ],
      "src1": [ "GENERAL", "STRIDE1", "OWALIGNED", 2 ]
    },
    "genx_dpas": {
      "opc": "ISA_DPAS",
      "exec_size": [ "EXECSIZE_GE4" ],
      "dstSign": ["LITERAL", 1 ],
      "src0Sign": ["LITERAL", 1 ],
      "dst": [ "RAW", 0 , "BUILD_ONLY::((dstSign)? II::SIGNED : II::UNSIGNED)" ],
      "src0": [ "RAW", 1, "BUILD_ONLY::((src0Sign)? II::SIGNED : II::UNSIGNED)" ],
      "src1": [ "RAW", 2 ],
      "src2": [ "GENERAL", "CONTIGUOUS", "OWALIGNED", "NOIMM", "DIRECTONLY", 3 ],
      "src3": [ "INT", 4 ],
      "src2Precision": "(GenPrecision)((src3 >> 8) & 0xff)",
      "src1Precision": "(GenPrecision)(src3 & 0xff)",
      "systolicDepth": "(src3 >> 16) & 0xff",
      "RepeatCount":   "(src3 >> 24) & 0xff"
    },
    "genx_dpas2": {
      "opc": "ISA_DPAS",
      "exec_size": [ "EXECSIZE_GE4" ],
      "dstSign": ["INT", 8 ],
      "src0Sign": ["INT", 9 ],
      "dst": [ "RAW", 0 , "BUILD_ONLY::((dstSign)? II::SIGNED : II::UNSIGNED)" ],
      "src0": [ "RAW", 1, "BUILD_ONLY::((src0Sign)? II::SIGNED : II::UNSIGNED)" ],
      "src1": [ "RAW", 2 ],
      "src2": [ "GENERAL", "CONTIGUOUS", "OWALIGNED", "NOIMM", "DIRECTONLY", 3 ],
      "src1Precision": [ "INT", 4 ],
      "src2Precision": [ "INT", 5 ],
      "systolicDepth": ["INT", 6 ],
      "RepeatCount":   ["INT", 7 ],
      "src3": ["LITERAL", 0 ]
    },
    "genx_dpasw": {
      "opc": "ISA_DPASW",
      "exec_size": [ "EXECSIZE_GE4" ],
      "dst": [ "RAW", 0 ],
      "src0": [ "RAW", 1 ],
      "src1": [ "RAW", 2 ],
      "src2": [ "GENERAL", "CONTIGUOUS", "OWALIGNED", "NOIMM", "DIRECTONLY", 3 ],
      "src3": [ "INT", 4 ]
    },
    "genx_dpas_nosrc0": {
      "opc": "ISA_DPAS",
      "exec_size": [ "EXECSIZE_GE4" ],
      "dstSign": ["LITERAL", 1],
      "src0Sign": ["LITERAL", 1],
      "dst": [ "RAW", 0 , "BUILD_ONLY::((dstSign)? II::SIGNED : II::UNSIGNED)" ],
      "src0": [ "NULLRAW" ],
      "src1": [ "RAW", 1 ],
      "src2": [ "GENERAL", "CONTIGUOUS", "OWALIGNED", "NOIMM", "DIRECTONLY", 2 ],
      "src3": ["INT", 3],
      "src2Precision": "(GenPrecision)((src3 >> 8) & 0xff)",
      "src1Precision": "(GenPrecision)(src3 & 0xff)",
      "systolicDepth": "(src3 >> 16) & 0xff",
      "RepeatCount":   "(src3 >> 24) & 0xff"
    },
    "genx_dpasw_nosrc0": {
      "opc": "ISA_DPASW",
      "exec_size": [ "EXECSIZE_GE4" ],
      "dst": [ "RAW", 0 ],
      "src0": [ "NULLRAW" ],
      "src1": [ "RAW", 1 ],
      "src2": [ "GENERAL", "CONTIGUOUS", "OWALIGNED", "NOIMM", "DIRECTONLY", 2 ],
      "src3": [ "INT", 3 ]
    },
    "genx_bdpas": {
      "opc": "ISA_BDPAS",
      "exec_size": [ "EXECSIZE_GE8" ],
      "Dst": [ "RAW", 0 ],
      "Src0": [ "RAW", "RAW_NULLALLOWED", 1 ],
      "Src1": [ "RAW", "RAW_UNSIGNED", 2 ],
      "Src2": [ "RAW", "RAW_UNSIGNED", 3 ],
      "Src3": [ "GENERAL", "UNSIGNED", "NOIMM", "DIRECTONLY", "CONTIGUOUS", "NULLALLOWED", "OWALIGNED", 4 ],
      "Src4": [ "GENERAL", "UNSIGNED", "NOIMM", "DIRECTONLY", "CONTIGUOUS", "NULLALLOWED", "QWALIGNED", 5 ],
      "Src1Precision": [ "INT", 6 ],
      "Src2Precision": [ "INT", 7 ],
      "SystolicDepth": [ "INT", 8 ],
      "RepeatCount":   [ "INT", 9 ]
    },
    "genx_sfbh": {
      "opc": "ISA_FBH",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "SIGNED", 1 ]
    },
    "genx_ufbh": {
      "opc": "ISA_FBH",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", 1 ]
    },
    "genx_fbl": {
      "opc": "ISA_FBL",
      "exec_size": [ "EXECSIZE" ],
      "elementwise": [ "ELEMENTWISE" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "UNSIGNED", 0 ],
      "src0": [ "GENERAL", "UNSIGNED", 1 ]
    },
    "genx_line": {
      "opc": "ISA_LINE",
      "exec_size": [ "EXECSIZE_GE4" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", "FIXED4", "NOIMM", 1 ],
      "src1": [ "GENERAL", 2 ]
    },
    "genx_lrp": {
      "opc": "ISA_LRP",
      "exec_size": [ "EXECSIZE_GE4" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", "OWALIGNED", "CONTIGUOUS", 0 ],
      "src0": [
        "GENERAL",
        "OWALIGNED",
        "SCALARORCONTIGUOUS",
        "NOIMM",
        1
      ],
      "src1": [
        "GENERAL",
        "OWALIGNED",
        "SCALARORCONTIGUOUS",
        "NOIMM",
        2
      ],
      "src2": [
        "GENERAL",
        "OWALIGNED",
        "SCALARORCONTIGUOUS",
        "NOIMM",
        3
      ]
    },
    "genx_pln": {
      "opc": "ISA_PLANE",
      "exec_size": [ "EXECSIZE_GE8" ],
      "pred": [ "IMPLICITPRED" ],
      "dst": [ "GENERAL", 0 ],
      "src0": [ "GENERAL", "OWALIGNED", "FIXED4", "NOIMM", 1 ],
      "src1": [ "GENERAL", "GRFALIGNED", "TWICEWIDTH", "NOIMM", 2 ]
    },
    "genx_svm_atomic_add": {
      "opc": "ISA_SVM",
      "gen_opc": "ISA_SVM_SVM_ATOMIC",
      "skip": [ "LITERAL", "SVM_ATOMIC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "sub_opc": [ "LITERAL", "ATOMIC_ADD" ],
      "bit_width": [ "BITWIDTH", 0 ],
      "address": [ "URAW", 2 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "skip__": [ "TWOADDR", 4 ],
      "dst": [ "URAW", 0 ]
    },
    "genx_svm_atomic_sub": {
      "opc": "ISA_SVM",
      "gen_opc": "ISA_SVM_SVM_ATOMIC",
      "skip": [ "LITERAL", "SVM_ATOMIC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "sub_opc": [ "LITERAL", "ATOMIC_SUB" ],
      "bit_width": [ "BITWIDTH", 0 ],
      "address": [ "URAW", 2 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "skip__": [ "TWOADDR", 4 ],
      "dst": [ "URAW", 0 ]
    },
    "genx_svm_atomic_min": {
      "opc": "ISA_SVM",
      "gen_opc": "ISA_SVM_SVM_ATOMIC",
      "skip": [ "LITERAL", "SVM_ATOMIC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "sub_opc": [ "LITERAL", "ATOMIC_MIN" ],
      "bit_width": [ "BITWIDTH", 0 ],
      "address": [ "URAW", 2 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "skip__": [ "TWOADDR", 4 ],
      "dst": [ "URAW", 0 ]
    },
    "genx_svm_atomic_max": {
      "opc": "ISA_SVM",
      "gen_opc": "ISA_SVM_SVM_ATOMIC",
      "skip": [ "LITERAL", "SVM_ATOMIC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "sub_opc": [ "LITERAL", "ATOMIC_MAX" ],
      "bit_width": [ "BITWIDTH", 0 ],
      "address": [ "URAW", 2 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "skip__": [ "TWOADDR", 4 ],
      "dst": [ "URAW", 0 ]
    },
    "genx_svm_atomic_xchg": {
      "opc": "ISA_SVM",
      "gen_opc": "ISA_SVM_SVM_ATOMIC",
      "skip": [ "LITERAL", "SVM_ATOMIC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "sub_opc": [ "LITERAL", "ATOMIC_XCHG" ],
      "bit_width": [ "BITWIDTH", 0 ],
      "address": [ "URAW", 2 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "skip__": [ "TWOADDR", 4 ],
      "dst": [ "URAW", 0 ]
    },
    "genx_svm_atomic_and": {
      "opc": "ISA_SVM",
      "gen_opc": "ISA_SVM_SVM_ATOMIC",
      "skip": [ "LITERAL", "SVM_ATOMIC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "sub_opc": [ "LITERAL", "ATOMIC_AND" ],
      "bit_width": [ "BITWIDTH", 0 ],
      "address": [ "URAW", 2 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "skip__": [ "TWOADDR", 4 ],
      "dst": [ "URAW", 0 ]
    },
    "genx_svm_atomic_or": {
      "opc": "ISA_SVM",
      "gen_opc": "ISA_SVM_SVM_ATOMIC",
      "skip": [ "LITERAL", "SVM_ATOMIC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "sub_opc": [ "LITERAL", "ATOMIC_OR" ],
      "bit_width": [ "BITWIDTH", 0 ],
      "address": [ "URAW", 2 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "skip__": [ "TWOADDR", 4 ],
      "dst": [ "URAW", 0 ]
    },
    "genx_svm_atomic_xor": {
      "opc": "ISA_SVM",
      "gen_opc": "ISA_SVM_SVM_ATOMIC",
      "skip": [ "LITERAL", "SVM_ATOMIC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "sub_opc": [ "LITERAL", "ATOMIC_XOR" ],
      "bit_width": [ "BITWIDTH", 0 ],
      "address": [ "URAW", 2 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "NULLRAW" ],
      "skip__": [ "TWOADDR", 4 ],
      "dst": [ "URAW", 0 ]
    },
    "genx_svm_atomic_imin": {
      "opc": "ISA_SVM",
      "gen_opc": "ISA_SVM_SVM_ATOMIC",
      "skip": [ "LITERAL", "SVM_ATOMIC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "sub_opc": [ "LITERAL", "ATOMIC_IMIN" ],
      "bit_width": [ "BITWIDTH", 0 ],
      "address": [ "URAW", 2 ],
      "src0": [ "SRAW", 3 ],
      "src1": [ "NULLRAW" ],
      "skip__": [ "TWOADDR", 4 ],
      "dst": [ "SRAW", 0 ]
    },
    "genx_svm_atomic_imax": {
      "opc": "ISA_SVM",
      "gen_opc": "ISA_SVM_SVM_ATOMIC",
      "skip": [ "LITERAL", "SVM_ATOMIC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "sub_opc": [ "LITERAL", "ATOMIC_IMAX" ],
      "bit_width": [ "BITWIDTH", 0 ],
      "address": [ "URAW", 2 ],
      "src0": [ "SRAW", 3 ],
      "src1": [ "NULLRAW" ],
      "skip__": [ "TWOADDR", 4 ],
      "dst": [ "SRAW", 0 ]
    },
    "genx_svm_atomic_inc": {
      "opc": "ISA_SVM",
      "gen_opc": "ISA_SVM_SVM_ATOMIC",
      "skip": [ "LITERAL", "SVM_ATOMIC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "sub_opc": [ "LITERAL", "ATOMIC_INC" ],
      "bit_width": [ "BITWIDTH", 0 ],
      "address": [ "URAW", 2 ],
      "src0": [ "NULLRAW" ],
      "src1": [ "NULLRAW" ],
      "skip__": [ "TWOADDR", 3 ],
      "dst": [ "URAW", 0 ]
    },
    "genx_svm_atomic_dec": {
      "opc": "ISA_SVM",
      "gen_opc": "ISA_SVM_SVM_ATOMIC",
      "skip": [ "LITERAL", "SVM_ATOMIC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "sub_opc": [ "LITERAL", "ATOMIC_DEC" ],
      "bit_width": [ "BITWIDTH", 0 ],
      "address": [ "URAW", 2 ],
      "src0": [ "NULLRAW" ],
      "src1": [ "NULLRAW" ],
      "skip__": [ "TWOADDR", 3 ],
      "dst": [ "URAW", 0 ]
    },
    "genx_svm_atomic_cmpxchg": {
      "opc": "ISA_SVM",
      "gen_opc": "ISA_SVM_SVM_ATOMIC",
      "skip": [ "LITERAL", "SVM_ATOMIC" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "sub_opc": [ "LITERAL", "ATOMIC_CMPXCHG" ],
      "bit_width": [ "BITWIDTH", 0 ],
      "address": [ "URAW", 2 ],
      "src0": [ "URAW", 3 ],
      "src1": [ "URAW", 4 ],
      "skip__": [ "TWOADDR", 5 ],
      "dst": [ "URAW", 0 ]
    },
    "genx_svm_block_ld": {
      "opc": "ISA_SVM",
      "gen_opc": "ISA_SVM_SVM_BLOCK_LD",
      "sub_opc": [ "LITERAL", "SVM_BLOCK_LD" ],
      "log2_owords": [ "LOG2OWORDS", 0 ],
      "address": [ "GENERAL", "UNSIGNED", 1 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_svm_block_ld_unaligned": {
      "opc": "ISA_SVM",
      "gen_opc": "ISA_SVM_SVM_BLOCK_LD",
      "sub_opc": [ "LITERAL", "SVM_BLOCK_LD" ],
      "log2_owords": [ "LOG2OWORDS_PLUS_8", 0 ],
      "address": [ "GENERAL", "UNSIGNED", 1 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_svm_block_st": {
      "opc": "ISA_SVM",
      "gen_opc": "ISA_SVM_SVM_BLOCK_ST",
      "sub_opc": [ "LITERAL", "SVM_BLOCK_ST" ],
      "log2_owords": [ "LOG2OWORDS", 2 ],
      "address": [ "GENERAL", "UNSIGNED", 1 ],
      "src": [ "RAW", 2 ]
    },
    "genx_svm_gather": {
      "opc": "ISA_SVM",
      "gen_opc": "ISA_SVM_SVM_GATHER",
      "sub_opc": [ "LITERAL", "SVM_GATHER" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "log2_num_blocks": [ "BYTE", 2 ],
      "address": [ "URAW", 3 ],
      "twoaddr": [ "TWOADDR", 4 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_svm_gather4_scaled": {
      "opc": "ISA_SVM",
      "gen_opc": "ISA_SVM_SVM_GATHER4SCALED",
      "sub_opc": [ "LITERAL", "SVM_GATHER4SCALED" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "channel_mask": [ "BYTE", 2 ],
      "scale": [ "SHORT", 3 ],
      "address": [ "GENERAL", "UNSIGNED", 4 ],
      "offset": [ "URAW", 5 ],
      "twoaddr": [ "TWOADDR", 6 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_svm_scatter": {
      "opc": "ISA_SVM",
      "gen_opc": "ISA_SVM_SVM_SCATTER",
      "sub_opc": [ "LITERAL", "SVM_SCATTER" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "log2_num_blocks": [ "BYTE", 2 ],
      "address": [ "URAW", 3 ],
      "src": [ "RAW", 4 ]
    },
    "genx_svm_scatter4_scaled": {
      "opc": "ISA_SVM",
      "gen_opc": "ISA_SVM_SVM_SCATTER4SCALED",
      "sub_opc": [ "LITERAL", "SVM_SCATTER4SCALED" ],
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "channel_mask": [ "BYTE", 2 ],
      "scale": [ "SHORT", 3 ],
      "address": [ "GENERAL", "UNSIGNED", 4 ],
      "offset": [ "URAW", 5 ],
      "src": [ "RAW", 6 ]
    },
    "genx_nbarrier": {
      "opc": "ISA_NBARRIER",
      "signal_flag": [ "BYTE", 1 ],
      "barrier_id": [ "GENERAL", 2 ],
      "thread_count": [ "GENERAL", 3 ]
    },
    "genx_lsc_fence": {
      "opc": "ISA_LSC_FENCE",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1 ],
      "pred": [ "PREDICATION", 1 ],
      "LscSFID": [ "BYTE", 2 ],
      "LscFenceOp": [ "BYTE", 3 ],
      "LscScope": [ "BYTE", 4 ]
    },
    "genx_predefined_surface": {
      "opc": "ISA_MOVS",
      "exec_size": [ "EXECSIZE" ],
      "dst": [ "SURFACE", 0 ],
      "src0": [ "INT", 1 ],
      "OPTIONS": [ "disable" ]
    },
    "genx_va_1pixel_convolve": {
      "opc": "ISA_VA_SKL_PLUS",
      "gen_opc": "ISA_VA_SKL_PLUS__VA_OP_CODE_1PIXEL_CONVOLVE",
      "sub_opc": "VA_OP_CODE_1PIXEL_CONVOLVE",
      "sampler": [ "SAMPLER", 1 ],
      "surface": [ "SURFACE", 2 ],
      "uOffset": [ "GENERAL", 3 ],
      "vOffset": [ "GENERAL", 4 ],
      "mode": [ "BYTE", 5 ],
      "offsets": [ "RAW", 6 ],
      "dst": [ "RAW", 0 ]
    },
    "genx_va_1pixel_convolve_1x1mode": {
      "opc": "ISA_VA_SKL_PLUS",
      "gen_opc": "ISA_VA_SKL_PLUS__VA_OP_CODE_1PIXEL_CONVOLVE",
      "sub_opc": "VA_OP_CODE_1PIXEL_CONVOLVE",
      "sampler": [ "SAMPLER", 1 ],
      "surface": [ "SURFACE", 2 ],
      "uOffset": [ "GENERAL", 3 ],
      "vOffset": [ "GENERAL", 4 ],
      "mode": [ "LITERAL", 3 ],
      "offsets": [ "NULLRAW" ],
      "dst": [ "RAW", 0 ]
    },
    "genx_va_1d_convolve_vertical": {
      "opc": "ISA_VA_SKL_PLUS",
      "gen_opc": "ISA_VA_SKL_PLUS__VA_OP_CODE_1D_CONVOLVE_VH",
      "sub_opc": "VA_OP_CODE_1D_CONVOLVE_VERTICAL",
      "sampler": [ "SAMPLER", 1 ],
      "surface": [ "SURFACE", 2 ],
      "uOffset": [ "GENERAL", 3 ],
      "vOffset": [ "GENERAL", 4 ],
      "mode": [ "BYTE", 5 ],
      "direction": [ "LITERAL", "VA_V_DIRECTION" ],
      "dst": [ "RAW", 0 ]
    },
    "genx_va_1d_convolve_horizontal": {
      "opc": "ISA_VA_SKL_PLUS",
      "gen_opc": "ISA_VA_SKL_PLUS__VA_OP_CODE_1D_CONVOLVE_VH",
      "sub_opc": "VA_OP_CODE_1D_CONVOLVE_HORIZONTAL",
      "sampler": [ "SAMPLER", 1 ],
      "surface": [ "SURFACE", 2 ],
      "uOffset": [ "GENERAL", 3 ],
      "vOffset": [ "GENERAL", 4 ],
      "mode": [ "BYTE", 5 ],
      "direction": [ "LITERAL", "VA_H_DIRECTION" ],
      "dst": [ "RAW", 0 ]
    },
    "genx_va_hdc_1d_convolve_horizontal": {
      "opc": "ISA_VA_SKL_PLUS",
      "gen_opc": "ISA_VA_SKL_PLUS__ISA_HDC_1DCONV_VH",
      "sub_opc": [ "LITERAL", "ISA_HDC_1DCONV_H" ],
      "sampler": [ "SAMPLER", 1 ],
      "surface": [ "SURFACE", 2 ],
      "uOffset": [ "GENERAL", 3 ],
      "vOffset": [ "GENERAL", 4 ],
      "properties": [ "BYTE", 5 ],
      "direction": [ "LITERAL", "VA_H_DIRECTION" ],
      "dstSurface": [ "SURFACE", 6 ],
      "xOffset": [ "GENERAL", 7 ],
      "yOffset": [ "GENERAL", 8 ]
    },
    "genx_va_hdc_1d_convolve_vertical": {
      "opc": "ISA_VA_SKL_PLUS",
      "gen_opc": "ISA_VA_SKL_PLUS__ISA_HDC_1DCONV_VH",
      "sub_opc": [ "LITERAL", "ISA_HDC_1DCONV_H" ],
      "sampler": [ "SAMPLER", 1 ],
      "surface": [ "SURFACE", 2 ],
      "uOffset": [ "GENERAL", 3 ],
      "vOffset": [ "GENERAL", 4 ],
      "properties": [ "BYTE", 5 ],
      "direction": [ "LITERAL", "VA_V_DIRECTION" ],
      "dstSurface": [ "SURFACE", 6 ],
      "xOffset": [ "GENERAL", 7 ],
      "yOffset": [ "GENERAL", 8 ]
    },
    "genx_simdcf_get_em":{
      "opc": "ISA_CMP_E",
      "exec_size": [ "EXECSIZE_FROM_ARG", 1],
      "src0": "CreateImmOpndFromUInt(ISA_TYPE_UB, 1)",
      "src1": "CreateImmOpndFromUInt(ISA_TYPE_UB, 1)",
      "dst" : [ "Z_PREDICATE", 0]
    }
  },

  "OPCODE_GEN": {
    "ISA_LSC_FENCE": [
      [ "CreateLscFence",
        "exec_size",
        "pred",
        "(LSC_SFID)LscSFID",
        "(LSC_FENCE_OP)LscFenceOp",
        "(LSC_SCOPE)LscScope"
      ]
    ],
    "ISA_LSC_TYPED_LOAD": [
      [ "CreateLscTypedLoadQuad",
        "pred",
        "exec_size",
        "exec_mask",
        "CacheOpts",
        "LSC_DATA_CHMASK(ChMask)",
        "LSC_ADDR_TYPE(AddrType)",
        "Surface",
        "Dst",
        "AddrsU",
        "AddrsV",
        "AddrsR",
        "AddrsLOD"
      ]
    ],
    "ISA_LSC_TYPED_STORE": [
      [ "CreateLscTypedStoreQuad",
        "pred",
        "exec_size",
        "exec_mask",
        "CacheOpts",
        "LSC_DATA_CHMASK(ChMask)",
        "LSC_ADDR_TYPE(AddrType)",
        "Surface",
        "AddrsU",
        "AddrsV",
        "AddrsR",
        "AddrsLOD",
        "Src"
      ]
    ],
    "ISA_LSC_TYPED_2D": [
      "LSC_DATA_SHAPE_TYPED_BLOCK2D dataShape2D",
      "dataShape2D.height = BlockHeight",
      "dataShape2D.width = BlockWidth",
      [ "CreateLscTyped2D",
        "sub_opc",
        "CacheOpts",
        "address_model",
        "Surface",
        "dataShape2D",
        "Dst",
        "Src",
        "XOff",
        "YOff"
      ]
    ],
    "ISA_LSC_ATOMIC": [
      ["CreateLscAtomic",
       "pred",
       "exec_size",
       "exec_mask",
       "LSC_OP(Opcode)",
       "LscSFID",
       "LSC_ADDR_TYPE(AddrType)",
       "LSC_ADDR_SIZE(AddrSize)",
       "LSC_DATA_SIZE(ElementSize)",
       "CacheOpts",
       "Dest",
       "Base",
       "Indices",
       "Scale",
       "Offset",
       "Src1",
       "Src2"
      ]
    ],
    "ISA_LSC_LOAD": [
      ["CreateLscLoad",
       "pred",
       "exec_size",
       "exec_mask",
       "Opcode",
       "LscSFID",
       "LSC_ADDR_TYPE(AddrType)",
       "LSC_ADDR_SIZE(AddrSize)",
       "LSC_DATA_SIZE(ElementSize)",
       "VectorAttr",
       "CacheOpts",
       "Dest",
       "Base",
       "Indices",
       "Scale",
       "Offset"
      ]
    ],
    "ISA_LSC_STORE": [
      ["CreateLscStore",
       "pred",
       "exec_size",
       "exec_mask",
       "Opcode",
       "LscSFID",
       "LSC_ADDR_TYPE(AddrType)",
       "LSC_ADDR_SIZE(AddrSize)",
       "LSC_DATA_SIZE(ElementSize)",
       "VectorAttr",
       "CacheOpts",
       "Base",
       "Indices",
       "Scale",
       "Offset",
       "Data"
      ]
    ],
    "ISA_LSC_UNTYPED_BLOCK_2D": [
      "LSC_DATA_SHAPE_BLOCK2D BlockShape",
      "BlockShape.size = static_cast<LSC_DATA_SIZE>(DataSize)",
      "BlockShape.order = static_cast<LSC_DATA_ORDER>(Transpose)",
      "BlockShape.vnni = VNNI",
      "BlockShape.blocks = NumBlocks",
      "BlockShape.width = BlockWidth",
      "BlockShape.height = BlockHeight",
      [ "CreateLscUntypedBlock2D",
        "pred",
        "exec_size",
        "exec_mask",
        "Opcode",
        "CacheOpts",
        "BlockShape",
        "Dst",
        "AddrBase",
        "AddrWidth",
        "AddrHeight",
        "AddrPitch",
        "AddrX",
        "AddrY",
        "OffsetX",
        "OffsetY",
        "Src"
      ]
    ],
    "ISA_LSC_UNTYPED_BLOCK_2D_DESC": [
      "LSC_DATA_SHAPE_BLOCK2D BlockShape",
      "BlockShape.size = static_cast<LSC_DATA_SIZE>(DataSize)",
      "BlockShape.order = static_cast<LSC_DATA_ORDER>(Transpose)",
      "BlockShape.vnni = VNNI",
      "BlockShape.blocks = NumBlocks",
      "BlockShape.width = BlockWidth",
      "BlockShape.height = BlockHeight",
      [ "CISA_CALL",
        [ "Kernel->AppendVISALscUntypedBlock2DInst",
          "Opcode",
          "pred",
          "exec_size",
          "exec_mask",
          "CacheOpts",
          "BlockShape",
          "Dst",
          "Payload",
          "OffsetX",
          "OffsetY",
          "Src"
        ]
      ]
    ],
    "ISA_VA_SKL_PLUS__ISA_HDC_1DCONV_VH": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAVAHDCConvolve1D",
          "sampler",
          "surface",
          "uOffset",
          "vOffset",
          "(HDCReturnFormat)properties",
          "direction",
          "dstSurface",
          "xOffset",
          "yOffset"
        ]
      ]
    ],
    "ISA_VA_SKL_PLUS__VA_OP_CODE_1D_CONVOLVE_VH": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAVAConvolve1D",
          "sampler",
          "surface",
          "uOffset",
          "vOffset",
          "(CONVExecMode)mode",
          "direction",
          "dst"
        ]
      ]
    ],
    "ISA_VA_SKL_PLUS__VA_OP_CODE_1PIXEL_CONVOLVE": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAVAConvolve1Pixel",
          "sampler",
          "surface",
          "uOffset",
          "vOffset",
          "(CONV1PixelExecMode)mode",
          "offsets",
          "dst"
        ]
      ]
    ],
    "ISA_NBARRIER": [
      [ "CISA_CALL",
        "(signal_flag & 1) ? Kernel->AppendVISANamedBarrierSignal(barrier_id, thread_count) : Kernel->AppendVISANamedBarrierWait(barrier_id)"
      ]
    ],
    "ISA_MOV": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISADataMovementInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "nullptr"
        ]
      ]
    ],
    "ISA_MOVS": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISADataMovementInst",
          "opc",
          "nullptr",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "(VISA_VectorOpnd*)dst",
          "src0",
          "nullptr"
        ]
      ]
    ],
    "ISA_MEDIA_LD": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASurfAccessMediaLoadStoreInst",
          "opc",
          "(MEDIA_LD_mod)modifiers",
          "surface",
          "block_width",
          "block_height",
          "x_offset",
          "y_offset",
          "dst",
          "(CISA_PLANE_ID)plane"
        ]
      ]
    ],
    "ISA_MEDIA_ST": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASurfAccessMediaLoadStoreInst",
          "opc",
          "(MEDIA_LD_mod)modifiers",
          "surface",
          "block_width",
          "block_height",
          "x_offset",
          "y_offset",
          "src",
          "(CISA_PLANE_ID)plane"
        ]
      ]
    ],
    "ISA_OWORD_LD": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASurfAccessOwordLoadStoreInst",
          "opc",
          "vISA_EMASK_M1",
          "surface",
          "log2_owords",
          "offset",
          "dst"
        ]
      ]
    ],
    "ISA_OWORD_ST": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASurfAccessOwordLoadStoreInst",
          "opc",
          "vISA_EMASK_M1",
          "surface",
          "log2_owords",
          "offset",
          "src"
        ]
      ]
    ],
    "ISA_DWORD_ATOMIC": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASurfAccessDwordAtomicInst",
          "pred",
          "sub_opc",
          "false",
          "exec_mask",
          "exec_size",
          "surface",
          "offset",
          "src",
          "src1",
          "dst"
        ]
      ]
    ],
    "ISA_MAD": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "src2"
        ]
      ]
    ],
    "ISA_SETP": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASetP",
          "exec_mask",
          "exec_size",
          "dst",
          "src0"
        ]
      ]
    ],
    "ISA_FMINMAX": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAMinMaxInst",
          "(CISA_MIN_MAX_SUB_OPCODE)flag_for_max",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1"
        ]
      ]
    ],
    "ISA_POW": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "nullptr"
        ]
      ]
    ],
    "ISA_ADDR_ADD": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAAddrAddInst",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1"
        ]
      ]
    ],
    "ISA_SQRT": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_RSQRT": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_SQRTM": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_INV": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_LOG": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_EXP": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_SCATTER_SCALED": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASurfAccessScatterScaledInst",
          "opc",
          "pred",
          "exec_mask",
          "exec_size",
          "(VISA_SVM_Block_Num)log2_num_blocks",
          "surface",
          "global_offset",
          "element_offset",
          "src"
        ]
      ]
    ],
    "ISA_SCATTER4_SCALED": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASurfAccessGather4Scatter4ScaledInst",
          "opc",
          "pred",
          "exec_mask",
          "exec_size",
          "convertChannelMaskToVisaType(channel_mask)",
          "surface",
          "global_offset",
          "element_offset",
          "src"
        ]
      ]
    ],
    "ISA_SCATTER4_TYPED": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASurfAccessGather4Scatter4TypedInst",
          "opc",
          "pred",
          "convertChannelMaskToVisaType(channel_mask)",
          "exec_mask",
          "exec_size",
          "surface",
          "U_pixel_address",
          "V_pixel_address",
          "R_pixel_address",
          "LOD",
          "src"
        ]
      ]
    ],
    "ISA_GATHER_SCALED": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASurfAccessScatterScaledInst",
          "opc",
          "pred",
          "exec_mask",
          "exec_size",
          "(VISA_SVM_Block_Num)log2_num_blocks",
          "surface",
          "global_offset",
          "element_offset",
          "dst"
        ]
      ]
    ],
    "ISA_GATHER4_SCALED": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASurfAccessGather4Scatter4ScaledInst",
          "opc",
          "pred",
          "exec_mask",
          "exec_size",
          "convertChannelMaskToVisaType(channel_mask)",
          "surface",
          "global_offset",
          "element_offset",
          "dst"
        ]
      ]
    ],
    "ISA_GATHER4_TYPED": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASurfAccessGather4Scatter4TypedInst",
          "opc",
          "pred",
          "convertChannelMaskToVisaType(channel_mask)",
          "exec_mask",
          "exec_size",
          "surface",
          "U_pixel_address",
          "V_pixel_address",
          "R_pixel_address",
          "LOD",
          "dst"
        ]
      ]
    ],
    "ISA_3D_TYPED_ATOMIC": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISA3dTypedAtomic",
          "sub_opc",
          "sub_opc & (1<<5)",
          "pred",
          "exec_mask",
          "exec_size",
          "surface",
          "U",
          "V",
          "R",
          "LOD",
          "src0",
          "src1",
          "dst"
        ]
      ]
    ],
    "ISA_SAD2ADD": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "src2"
        ]
      ]
    ],
    "ISA_SAD2": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "nullptr"
        ]
      ]
    ],
    "ISA_WAIT": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAWaitInst",
          "mask"
        ]
      ]
    ],
    "ISA_AVS": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAMEAVS",
          "surface",
          "sampler",
          "(VISAChannelMask)channel_mask",
          "U_pixel_address",
          "V_pixel_address",
          "deltaU",
          "deltaV",
          "u2d",
          "v2d",
          "groupID",
          "verticalBlockNumber",
          "(OutputFormatControl)output_format_control",
          "(AVSExecMode)execMode",
          "IEFByPass",
          "dst"
        ]
      ]
    ],
    "ISA_SAMPLE_UNORM": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASISampleUnorm",
          "surface",
          "sampler",
          "(VISAChannelMask)channel_mask",
          "U_pixel_address",
          "V_pixel_address",
          "deltaU",
          "deltaV",
          "dst",
          "getChannelOutputFormat(channel_mask)"
        ]
      ]
    ],
    "ISA_SIN": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_COS": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_TANH": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_SIGM": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_LFSR": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISALfsrInst",
          "pred",
          "exec_mask",
          "exec_size",
          "static_cast<LFSR_FC>(mode)",
          "dst",
          "src0",
          "src1"
        ]
      ]
    ],
    "ISA_DNSCL": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISADnsclInst",
          "pred",
          "exec_mask",
          "exec_size",
          "static_cast<DNSCL_CONVERT_TYPE>(CvtType)",
          "static_cast<DNSCL_MODE>(CvtMode)",
          "static_cast<DNSCL_RND_MODE>(RndMode)",
          "dst",
          "src0",
          "src1",
          "bias"
        ]
      ]
    ],
    "ISA_AVG": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "nullptr"
        ]
      ]
    ],
    "ISA_FENCE": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASyncInst",
          "opc",
          "mask"
        ]
      ]
    ],
    "ISA_ADD": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "nullptr"
        ]
      ]
    ],
    "ISA_LZD": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_ADDC": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISATwoDstArithmeticInst",
          "opc",
          "pred",
          "exec_mask",
          "exec_size",
          "dst0",
          "dst1",
          "src0",
          "src1"
        ]
      ]
    ],
    "ISA_SUBB": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISATwoDstArithmeticInst",
          "opc",
          "pred",
          "exec_mask",
          "exec_size",
          "dst0",
          "dst1",
          "src0",
          "src1"
        ]
      ]
    ],
    "ISA_ADD3": [
      "/* ctsign */",
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "src2"
        ]
      ]
    ],
    "ISA_ADD3O": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "dst1",
          "Mod",
          "exec_mask",
          "exec_size",
          "dst0",
          "src0",
          "src1",
          "src2"
        ]
      ]
    ],
    "ISA_RAW_SEND": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAMiscRawSend",
          "pred",
          "exec_mask",
          "exec_size",
          "modifier_sendc",
          "extended_message_descriptor",
          "numsrc",
          "numdst",
          "desc",
          "src",
          "dst"
        ]
      ]
    ],
    "ISA_RAW_SENDS": [
      [ "CreateRawSendS",
        "exec_mask",
        "exec_size",
        "pred",
        "FFID",
        "modifier_sendc",
        "desc",
        "extended_message_descriptor",
        "numdst",
        "dst",
        "numsrc",
        "src",
        "numsrc2",
        "src2"
      ]
    ],
    "ISA_RAW_SENDG": [
      [ "CreateRawSendG",
        "exec_mask",
        "exec_size",
        "pred",
        "SFID",
        "IsCond",
        "IsEOT",
        "Dest",
        "DestSize",
        "Src0",
        "Src0Size",
        "Src1",
        "Src1Size",
        "Ind0",
        "Ind1"
      ]
    ],
    "ISA_RNDD": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_RNDE": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_RNDU": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_RNDZ": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_MUL": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "nullptr"
        ]
      ]
    ],
    "ISA_MULH": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "nullptr"
        ]
      ]
    ],
    "ISA_MADW": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "src2"
        ]
      ]
    ],
    "ISA_SHL": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISALogicOrShiftInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_ROL": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISALogicOrShiftInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_ROR": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISALogicOrShiftInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_BFE": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISALogicOrShiftInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "src2",
          "nullptr"
        ]
      ]
    ],
    "ISA_BFI": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISALogicOrShiftInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "src2",
          "src3"
        ]
      ]
    ],
    "ISA_BFN": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISABfnInst",
          "src4_LUT_value_constant",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "src2"
        ]
      ]
    ],
    "ISA_SRND": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "nullptr"
        ]
      ]
    ],
    "ISA_INVM": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAPredDstArithmeticInst",
          "opc",
          "pred",
          "exec_mask",
          "exec_size",
          "dst0",
          "dst1",
          "src0",
          "src1"
        ]
      ]
    ],
    "ISA_RSQTM": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAPredDstArithmeticInst",
          "opc",
          "pred",
          "exec_mask",
          "exec_size",
          "dst0",
          "dst1",
          "src0",
          "nullptr"
        ]
      ]
    ],
    "ISA_VA_MINMAX_FOPCODE": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAVAMinMax",
          "surface",
          "normalized_x_co_ordinate",
          "normalized_y_co_ordinate",
          "Min_Max_Enable",
          "Destination"
        ]
      ]
    ],
    "ISA_VA_MINMAXFILTER_FOPCODE": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAVAMinMaxFilter",
          "sampler",
          "surface",
          "normalized_x_co_ordinate",
          "normalized_y_co_ordinate",
          "(OutputFormatControl)output_size",
          "(MMFExecMode)return_data_format",
          "Min_Max_Enable",
          "Destination"
        ]
      ]
    ],
    "ISA_VA_Centroid_FOPCODE": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAVACentroid",
          "surface",
          "normalized_x_co_ordinate",
          "normalized_y_co_ordinate",
          "vSize",
          "Destination"
        ]
      ]
    ],
    "ISA_VA_BoolCentroid_FOPCODE": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAVABooleanCentroid",
          "surface",
          "normalized_x_co_ordinate",
          "normalized_y_co_ordinate",
          "vSize",
          "hSize",
          "Destination"
        ]
      ]
    ],
    "ISA_VA_SKL_PLUS_ISA_HDC_1PIXELCONV": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAVAHDCConvolve1Pixel",
          "sampler",
          "surface",
          "normalized_x_co_ordinate",
          "normalized_y_co_ordinate",
          "(HDCReturnFormat)pixel_size",
          "offsets",
          "destination_surface",
          "destination_x_offset",
          "destination_y_offset"
        ]
      ]
    ],
    "ISA_VA_SKL_PLUS_ISA_HDC_CONV": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAVAHDCConvolve",
          "sampler",
          "surface",
          "normalized_x_co_ordinate",
          "normalized_y_co_ordinate",
          "(HDCReturnFormat)(properties & 0xf)",
          "(CONVHDCRegionSize)(properties >> 4)",
          "destination_surface",
          "destination_x_offset",
          "destination_y_offset"
        ]
      ]
    ],
    "ISA_VA_SKL_PLUS_ISA_HDC_LBPCORRELATION": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAVAHDCLBPCorrelation",
          "surface",
          "normalized_x_co_ordinate",
          "normalized_y_co_ordinate",
          "horizontal_disparity",
          "destination_surface",
          "destination_x_offset",
          "destination_y_offset"
        ]
      ]
    ],
    "ISA_VA_SKL_PLUS_ISA_HDC_LBPCREATION": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAVAHDCLBPCreation",
          "surface",
          "normalized_x_co_ordinate",
          "normalized_y_co_ordinate",
          "(LBPCreationMode)mode",
          "destination_surface",
          "destination_x_offset",
          "destination_y_offset"
        ]
      ]
    ],
    "ISA_VA_SKL_PLUS_ISA_HDC_MMF": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAVAHDCMinMaxFilter",
          "sampler",
          "surface",
          "normalized_x_co_ordinate",
          "normalized_y_co_ordinate",
          "(HDCReturnFormat)return_data_format",
          "(MMFEnableMode)minmax_enable_mode",
          "destination_surface",
          "destination_x_offset",
          "destination_y_offset"
        ]
      ]
    ],
    "ISA_VA_SKL_PLUS_VA_OP_CODE_CORRELATION_SEARCH": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAVACorrelationSearch",
          "surface",
          "normalized_x_co_ordinate",
          "normalized_y_co_ordinate",
          "normalized_vertical_origin",
          "normalized_horizontal_origin",
          "x_direction_size",
          "y_direction_size",
          "x_direction_search_size",
          "y_direction_search_size",
          "Destination"
        ]
      ]
    ],
    "ISA_VA_SKL_PLUS_VA_OP_CODE_FLOOD_FILL": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAVAFloodFill",
          "Is8Connect",
          "pixel_mask_horizontal_direction",
          "pixel_mask_vertical_direction_left",
          "pixel_mask_vertical_direction_right",
          "loop_count",
          "Destination"
        ]
      ]
    ],
    "ISA_VA_SKL_PLUS_VA_OP_CODE_LBP_CORRELATION": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAVALBPCorrelation",
          "surface",
          "normalized_x_co_ordinate",
          "normalized_y_co_ordinate",
          "horizontal_disparity",
          "Destination"
        ]
      ]
    ],
    "ISA_VA_SKL_PLUS_VA_OP_CODE_LBP_CREATION": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAVALBPCreation",
          "surface",
          "normalized_x_co_ordinate",
          "normalized_y_co_ordinate",
          "(LBPCreationMode)mode",
          "Destination"
        ]
      ]
    ],
    "ISA_3D_LOAD": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISA3dLoad",
          "static_cast<VISASampler3DSubOpCode>(sub_opc & 0xff)",
          "sub_opc & (1<<8)",
          "pred",
          "exec_mask",
          "exec_size",
          "convertChannelMaskToVisaType(ChMask)",
          "AOffImmI",
          "reinterpret_cast<VISA_StateOpndHandle *>(Surface)",
          "SurfaceIndex",
          "PairedSurface",
          "Dst",
          "NumSrcs",
          "Srcs.data()"
        ]
      ]
    ],
    "ISA_3D_SAMPLE": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISA3dSampler",
          "static_cast<VISASampler3DSubOpCode>(sub_opc & 0xff)",
          "(sub_opc & (1<<8))",
          "(sub_opc & (1<<9))",
          "!(sub_opc & (1<<10))",
          "pred",
          "exec_mask",
          "exec_size",
          "convertChannelMaskToVisaType(ChMask)",
          "AOffImmI",
          "reinterpret_cast<VISA_StateOpndHandle *>(Sampler)",
          "SamplerIndex",
          "reinterpret_cast<VISA_StateOpndHandle *>(Surface)",
          "SurfaceIndex",
          "PairedSurface",
          "Dst",
          "NumSrcs",
          "Srcs.data()"
        ]
      ]
    ],
    "ISA_FRC": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISALogicOrShiftInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "nullptr",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_VA_Convolve_FOPCODE": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAVAConvolve",
          "sampler",
          "surface",
          "normalized_x_co_ordinate",
          "normalized_y_co_ordinate",
          "(CONVExecMode)(properties & 0x3)",
          "((properties >> 4) & 0x1)",
          "dst"
        ]
      ]
    ],
    "ISA_VA_ERODE_FOPCODE": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAVAErodeDilate",
          "VA_DILATE",
          "sampler",
          "surface",
          "normalized_x_co_ordinate",
          "normalized_y_co_ordinate",
          "(EDExecMode)properties",
          "dst"
        ]
      ]
    ],
    "ISA_VA_SKL_PLUS_ISA_HDC_ERODE": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAVAHDCErodeDilate",
          "VA_ERODE",
          "sampler",
          "surface",
          "normalized_x_co_ordinate",
          "normalized_y_co_ordinate",
          "dstSurface",
          "xOffset",
          "yOffset"
        ]
      ]
    ],
    "ISA_VA_SKL_PLUS_ISA_HDC_DILATE": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAVAHDCErodeDilate",
          "VA_DILATE",
          "sampler",
          "surface",
          "normalized_x_co_ordinate",
          "normalized_y_co_ordinate",
          "dstSurface",
          "xOffset",
          "yOffset"
        ]
      ]
    ],
    "ISA_BARRIER": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASyncInst",
          "opc",
          "0"
        ]
      ]
    ],
    "ISA_YIELD": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASyncInst",
          "opc",
          "0"
        ]
      ]
    ],
    "ISA_SAMPLR_CACHE_FLUSH": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASyncInst",
          "opc",
          "0"
        ]
      ]
    ],
    "ISA_SBARRIER": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASplitBarrierInst",
          "signal_flag != 0"
        ]
      ]
    ],
    "ISA_FCVT": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISADataMovementInst",
          "opc",
          "nullptr",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "nullptr"
        ]
      ]
    ],
    "ISA_BFREV": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISALogicOrShiftInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "nullptr",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_CBIT": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISALogicOrShiftInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "nullptr",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_DIVM": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "nullptr"
        ]
      ]
    ],
    "ISA_DP2": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "nullptr"
        ]
      ]
    ],
    "ISA_DP3": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "nullptr"
        ]
      ]
    ],
    "ISA_DP4": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "nullptr"
        ]
      ]
    ],
    "ISA_DP4A": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "src2"
        ]
      ]
    ],
    "ISA_DPH": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "nullptr"
        ]
      ]
    ],
    "ISA_DPAS": [
      "(void)src3",
      "(void)dstSign",
      "(void)src0Sign",
      [ "CISA_CALL",
        [ "Kernel->AppendVISADpasInst",
          "opc",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "src2",
          "(GenPrecision)src2Precision",
          "(GenPrecision)src1Precision",
          "systolicDepth",
          "RepeatCount"
        ]
      ]
    ],
    "ISA_DPASW": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISADpasInst",
          "opc",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "src2",
          "(GenPrecision)((src3 >> 8) & 0xff)",
          "(GenPrecision)(src3 & 0xff)",
          "(src3 >> 16) & 0xff",
          "(src3 >> 24) & 0xff"
        ]
      ]
    ],
    "ISA_BDPAS": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISABdpasInst",
          "opc",
          "exec_mask",
          "exec_size",
          "Dst",
          "Src0",
          "Src1",
          "Src2",
          "Src3",
          "Src4",
          "static_cast<GenPrecision>(Src2Precision)",
          "static_cast<GenPrecision>(Src1Precision)",
          "SystolicDepth",
          "RepeatCount"
        ]
      ]
    ],
    "ISA_FBH": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISALogicOrShiftInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "nullptr",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_FBL": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISALogicOrShiftInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "nullptr",
          "nullptr",
          "nullptr"
        ]
      ]
    ],
    "ISA_LINE": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "nullptr"
        ]
      ]
    ],
    "ISA_SHFL_IDX4": [
      [ "CISA_CALL",
        [
          "Kernel->AppendVISAShflIdx4Inst",
          "opc",
          "pred",
          "exec_mask",
          "exec_size",
          "dst",
          "lut",
          "src"
        ]
      ]
    ],
    "ISA_SAMPLE": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASISample",
          "vISA_EMASK_M1",
          "surface",
          "sampler",
          "convertChannelMaskToVisaType(channel_mask)",
          "(channel_mask >> 4) & 0x3",
          "U_pixel_address",
          "V_pixel_address",
          "R_pixel_address",
          "dst"
        ]
      ]
    ],
    "ISA_LRP": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "src2"
        ]
      ]
    ],
    "ISA_PLANE": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAArithmeticInst",
          "opc",
          "pred",
          "Mod & MODIFIER_SAT",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1",
          "nullptr"
        ]
      ]
    ],
    "ISA_SVM_SVM_ATOMIC": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASvmAtomicInst",
          "pred",
          "exec_mask",
          "exec_size",
          "sub_opc",
          "bit_width",
          "address",
          "src0",
          "src1",
          "dst"
        ]
      ]
    ],
    "ISA_SVM_SVM_BLOCK_LD": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASvmBlockLoadInst",
          "VISA_Oword_Num(log2_owords & 0x7)",
          "(log2_owords & 8)",
          "address",
          "dst"
        ]
      ]
    ],
    "ISA_SVM_SVM_BLOCK_ST": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASvmBlockStoreInst",
          "VISA_Oword_Num(log2_owords)",
          "(log2_owords & 8)",
          "address",
          "src"
        ]
      ]
    ],
    "ISA_SVM_SVM_GATHER": [
      "unsigned BlockType, BlockNum",
      "std::tie(BlockType, BlockNum) = GetSvmBlockSizeNum(II::ArgInfo(II::GENERAL | 0), II::ArgInfo(II::GENERAL | 2))",
      [ "CISA_CALL",
        [ "Kernel->AppendVISASvmGatherInst",
          "pred",
          "exec_mask",
          "exec_size",
          "(VISA_SVM_Block_Type)BlockType",
          "(VISA_SVM_Block_Num)BlockNum",
          "address",
          "dst"
        ]
      ]
    ],
    "ISA_SVM_SVM_GATHER4SCALED": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASvmGather4ScaledInst",
          "pred",
          "exec_mask",
          "exec_size",
          "convertChannelMaskToVisaType(channel_mask)",
          "address",
          "offset",
          "dst"
        ]
      ]
    ],
    "ISA_SVM_SVM_SCATTER": [
      "unsigned BlockType, BlockNum",
      "std::tie(BlockType, BlockNum) = GetSvmBlockSizeNum(II::ArgInfo(II::GENERAL | 4), II::ArgInfo(II::GENERAL | 2))",
      [ "CISA_CALL",
        [ "Kernel->AppendVISASvmScatterInst",
          "pred",
          "exec_mask",
          "exec_size",
          "(VISA_SVM_Block_Type)BlockType",
          "(VISA_SVM_Block_Num)BlockNum",
          "address",
          "src"
        ]
      ]
    ],
    "ISA_SVM_SVM_SCATTER4SCALED": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISASvmScatter4ScaledInst",
          "pred",
          "exec_mask",
          "exec_size",
          "convertChannelMaskToVisaType(channel_mask)",
          "address",
          "offset",
          "src"
        ]
      ]
    ],
    "ISA_CMP_E": [
      [ "CISA_CALL",
        [ "Kernel->AppendVISAComparisonInst",
          "opc",
          "exec_mask",
          "exec_size",
          "dst",
          "src0",
          "src1"
        ]
      ]
    ]
  },
  "ARGUMENTS_GEN": {
    "EXECSIZE":     "GetExecSize(II::ArgInfo({args}), &exec_mask)",
    "EXECSIZE_GE2": "GetExecSize(II::ArgInfo({args}), &exec_mask)",
    "EXECSIZE_GE4": "GetExecSize(II::ArgInfo({args}), &exec_mask)",
    "EXECSIZE_GE8": "GetExecSize(II::ArgInfo({args}), &exec_mask)",
    "EXECSIZE_NOT2": "GetExecSize(II::ArgInfo({args}), &exec_mask)",
    "EXECSIZE_NOMASK": "GetExecSize(II::ArgInfo({args}), &exec_mask)",
    "EXECSIZE_FROM_ARG": "GetExecSizeFromArg(II::ArgInfo({args}), &exec_mask)",
    "EXECSIZE_FROM_BYTE": "GetExecSizeFromByte(II::ArgInfo({args}), &exec_mask)",
    "NULLRAW":      "CreateNullRawOperand(II::ArgInfo({args}))",
    "MEDIAHEIGHT":  "GetMediaHeght(II::ArgInfo({args}))",
    "IMPLICITPRED": "CreateImplicitPredication(II::ArgInfo({args}))",
    "GENERAL":      "CreateOperand(II::ArgInfo({args}))",
    "GENERAL_CTSIGN": "CreateOperand(II::ArgInfo({args}), ctsign)",
    "ADDRESS":      "CreateAddressOperand(II::ArgInfo({args}))",
    "RAW":          "CreateRawOperand(II::ArgInfo({args}))",
    "URAW":         "CreateRawOperand(II::ArgInfo({args} | II::RAW_UNSIGNED))",
    "SRAW":         "CreateRawOperand(II::ArgInfo({args} | II::RAW_SIGNED))",
    "SURFACE":      "CreateSurfaceOperand(II::ArgInfo({args}))",
    "SAMPLER":      "CreateSamplerOperand(II::ArgInfo({args}))",
    "PREDICATION":  "CreatePredication(II::ArgInfo({args}))",
    "PREDICATE":    "GetPredicateVar(II::ArgInfo({args}))",
    "Z_PREDICATE":  "GetZeroedPredicateVar(II::ArgInfo({args}))",
    "BYTE":         "GetUnsignedValue(II::ArgInfo({args}))",
    "SHORT":        "GetUnsignedValue(II::ArgInfo({args}))",
    "INT":          "GetUnsignedValue(II::ArgInfo({args}))",
    "LOG2OWORDS":   "GetOwords(II::ArgInfo({args}))",
    "LOG2OWORDS_PLUS_8": "GetOwords(II::ArgInfo({args})) + 8",
    "TWOADDR":      "ProcessTwoAddr(II::ArgInfo({args}))",
    "CONSTVI1ASI32": "ConstVi1Asi32(II::ArgInfo({args}))",
    "ARGCOUNT":     "GetArgCount(II::ArgInfo({args}))",
    "NUMGRFS":      "GetNumGrfs(II::ArgInfo({args}))",
    "SAMPLECHMASK": "GetSampleChMask(II::ArgInfo({args}))",
    "RAW_OPERANDS": [
      "SmallVector<VISA_RawOpnd *, 16> {dst}",
      "CreateRawOperands(II::ArgInfo({args}), {dst})"
    ],
    "LITERAL":      "{value1}",
    "ISBARRIER":    "HasBarrier = true",
    "BITWIDTH":     "GetBitWidth(II::ArgInfo({args}))",
    "PREDEF_SURFACE": "CreatePredefSurfaceOperand(II::ArgInfo({args}))",
    "PREDEF_SAMPLER": "CreatePredefSamplerOperand(II::ArgInfo({args}))",
    "CACHEOPTS":    "GetLscCacheControls(II::ArgInfo({args}))",
    "DATASIZE":     "GetLscDataSize(II::ArgInfo({args}))",
    "SKIP":         null
  }
}
