#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_011FA368 .scope module, "tb_risc_cpu" "tb_risc_cpu" 2 6;
 .timescale -9 -12;
v029D0090_0 .var "clk", 0 0;
v029D0140_0 .net "data_out", 7 0, L_029DDCA0; 1 drivers
v029D02A0_0 .var "rst", 0 0;
S_011FA148 .scope module, "uut" "risc_cpu" 2 16, 3 14, S_011FA368;
 .timescale -9 -12;
L_029DDCA0 .functor BUFZ 8, v029D9D10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_029DD920 .functor BUFZ 8, L_029D0718, C4<00000000>, C4<00000000>, C4<00000000>;
v029D0DF8_0 .net *"_s8", 7 0, C4<00000000>; 1 drivers
v029D0A30_0 .net "addr", 4 0, L_029D05B8; 1 drivers
v029D0A88_0 .net "alu_inB", 7 0, v029D0038_0; 1 drivers
v029D0AE0_0 .net "alu_out", 7 0, v029CA518_0; 1 drivers
v029D0B38_0 .net "clk", 0 0, v029D0090_0; 1 drivers
v029D0458_0 .net "data_e", 0 0, v029CA4C0_0; 1 drivers
v029D0198_0 .net "data_in", 7 0, L_029D0718; 1 drivers
v029CFF88_0 .net "data_in_out", 7 0, L_029DD920; 1 drivers
v029CFFE0_0 .alias "data_out", 7 0, v029D0140_0;
v029D0038_0 .var "data_reg", 7 0;
v029D0878_0 .net "halt", 0 0, v029CA728_0; 1 drivers
v029D0400_0 .net "inc_pc", 0 0, v029CA6D0_0; 1 drivers
v029D0928_0 .var "ir", 7 0;
v029D0508_0 .net "ld_ac", 0 0, v029CA2B0_0; 1 drivers
v029D00E8_0 .net "ld_ir", 0 0, v029CA7D8_0; 1 drivers
v029CFF30_0 .net "ld_pc", 0 0, v029CA938_0; 1 drivers
v029D0350_0 .net "mem_out", 7 0, v029C6600_0; 1 drivers
v029D0560_0 .net "opcode", 2 0, L_029D06C0; 1 drivers
v029D08D0_0 .net "pc", 4 0, v029D0CF0_0; 1 drivers
v029D03A8_0 .net "rd", 0 0, v029CA5C8_0; 1 drivers
v029D04B0_0 .net "reg_out", 7 0, v029D9D10_0; 1 drivers
v029CFE80_0 .net "rst", 0 0, v029D02A0_0; 1 drivers
v029D01F0_0 .net "sel", 0 0, v029CA780_0; 1 drivers
v029D0248_0 .net "wr", 0 0, v029CA678_0; 1 drivers
v029CFED8_0 .net "zero", 0 0, L_029D0668; 1 drivers
L_029D0820 .part v029C6600_0, 0, 5;
L_029D0610 .part v029D0928_0, 0, 5;
L_029D06C0 .part v029D0928_0, 5, 3;
L_029D0718 .functor MUXZ 8, C4<00000000>, v029D9D10_0, v029CA4C0_0, C4<>;
S_011FA830 .scope module, "pc0" "program_counter" 3 35, 4 5, S_011FA148;
 .timescale -9 -12;
v029D0C98_0 .alias "clk", 0 0, v029D0B38_0;
v029D0D48_0 .alias "inc_pc", 0 0, v029D0400_0;
v029D0B90_0 .alias "load", 0 0, v029CFF30_0;
v029D09D8_0 .net "load_val", 4 0, L_029D0820; 1 drivers
v029D0CF0_0 .var "pc", 4 0;
v029D0DA0_0 .alias "rst", 0 0, v029CFE80_0;
S_011FAAD8 .scope module, "mux0" "address_mux" 3 44, 5 5, S_011FA148;
 .timescale -9 -12;
P_029C5ADC .param/l "WIDTH" 5 6, +C4<0101>;
v029CA570_0 .alias "addr", 4 0, v029D0A30_0;
v029D0980_0 .alias "inst_addr", 4 0, v029D08D0_0;
v029D0BE8_0 .net "op_addr", 4 0, L_029D0610; 1 drivers
v029D0C40_0 .alias "sel", 0 0, v029D01F0_0;
L_029D05B8 .functor MUXZ 5, L_029D0610, v029D0CF0_0, v029CA780_0, C4<>;
S_011F9E18 .scope module, "alu0" "alu" 3 51, 6 7, S_011FA148;
 .timescale -9 -12;
v029CA360_0 .net *"_s0", 7 0, C4<00000000>; 1 drivers
v029CA990_0 .alias "inA", 7 0, v029D04B0_0;
v029CA258_0 .alias "inB", 7 0, v029D0A88_0;
v029CA3B8_0 .alias "is_zero", 0 0, v029CFED8_0;
v029CA410_0 .alias "opcode", 2 0, v029D0560_0;
v029CA518_0 .var "out", 7 0;
E_029C57F8 .event edge, v029CA308_0, v029D9D10_0, v029CA258_0;
L_029D0668 .cmp/eq 8, v029CA518_0, C4<00000000>;
S_011FA2E0 .scope module, "ctrl0" "controller" 3 59, 7 8, S_011FA148;
 .timescale -9 -12;
v029CA468_0 .alias "clk", 0 0, v029D0B38_0;
v029CA4C0_0 .var "data_e", 0 0;
v029CA728_0 .var "halt", 0 0;
v029CA6D0_0 .var "inc_pc", 0 0;
v029CA2B0_0 .var "ld_ac", 0 0;
v029CA7D8_0 .var "ld_ir", 0 0;
v029CA938_0 .var "ld_pc", 0 0;
v029CA308_0 .alias "opcode", 2 0, v029D0560_0;
v029CA5C8_0 .var "rd", 0 0;
v029CA620_0 .alias "rst", 0 0, v029CFE80_0;
v029CA780_0 .var "sel", 0 0;
v029CA888_0 .var "state", 2 0;
v029CA678_0 .var "wr", 0 0;
v029CA8E0_0 .alias "zero", 0 0, v029CFED8_0;
E_029C5678 .event edge, v029CA308_0, v029CA888_0, v029CA728_0;
S_011FAA50 .scope module, "reg0" "register" 3 75, 8 5, S_011FA148;
 .timescale -9 -12;
v029DE050_0 .alias "clk", 0 0, v029D0B38_0;
v029DE0A8_0 .alias "in", 7 0, v029D0AE0_0;
v029D9CB8_0 .alias "load", 0 0, v029D0508_0;
v029D9D10_0 .var "out", 7 0;
v029CA830_0 .alias "rst", 0 0, v029CFE80_0;
E_029C5738 .event posedge, v029CA830_0, v02A0FF58_0;
S_011FA1D0 .scope module, "mem0" "memory" 3 83, 9 5, S_011FA148;
 .timescale -9 -12;
v029C9438_0 .alias "addr", 4 0, v029D0A30_0;
v02A0FF58_0 .alias "clk", 0 0, v029D0B38_0;
v029C65A8_0 .alias "data_in", 7 0, v029D0198_0;
v029C6600_0 .var "data_out", 7 0;
v011FB898 .array "mem", 31 0, 7 0;
v011FB8F0_0 .alias "rd", 0 0, v029D03A8_0;
v029DDFF8_0 .alias "wr", 0 0, v029D0248_0;
E_029C5758 .event posedge, v02A0FF58_0;
    .scope S_011FA830;
T_0 ;
    %wait E_029C5738;
    %load/v 8, v029D0DA0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v029D0CF0_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v029D0B90_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v029D09D8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v029D0CF0_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v029D0D48_0, 1;
    %jmp/0xz  T_0.4, 8;
    %load/v 8, v029D0CF0_0, 5;
    %mov 13, 0, 27;
    %addi 8, 1, 32;
    %ix/load 0, 5, 0;
    %assign/v0 v029D0CF0_0, 0, 8;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_011F9E18;
T_1 ;
    %wait E_029C57F8;
    %load/v 8, v029CA410_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_1.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_1.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_1.7, 6;
    %set/v v029CA518_0, 0, 8;
    %jmp T_1.9;
T_1.0 ;
    %load/v 8, v029CA990_0, 8;
    %set/v v029CA518_0, 8, 8;
    %jmp T_1.9;
T_1.1 ;
    %load/v 8, v029CA990_0, 8;
    %set/v v029CA518_0, 8, 8;
    %jmp T_1.9;
T_1.2 ;
    %load/v 8, v029CA990_0, 8;
    %load/v 16, v029CA258_0, 8;
    %add 8, 16, 8;
    %set/v v029CA518_0, 8, 8;
    %jmp T_1.9;
T_1.3 ;
    %load/v 8, v029CA990_0, 8;
    %load/v 16, v029CA258_0, 8;
    %and 8, 16, 8;
    %set/v v029CA518_0, 8, 8;
    %jmp T_1.9;
T_1.4 ;
    %load/v 8, v029CA990_0, 8;
    %load/v 16, v029CA258_0, 8;
    %xor 8, 16, 8;
    %set/v v029CA518_0, 8, 8;
    %jmp T_1.9;
T_1.5 ;
    %load/v 8, v029CA258_0, 8;
    %set/v v029CA518_0, 8, 8;
    %jmp T_1.9;
T_1.6 ;
    %load/v 8, v029CA990_0, 8;
    %set/v v029CA518_0, 8, 8;
    %jmp T_1.9;
T_1.7 ;
    %load/v 8, v029CA990_0, 8;
    %set/v v029CA518_0, 8, 8;
    %jmp T_1.9;
T_1.9 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_011FA2E0;
T_2 ;
    %wait E_029C5738;
    %load/v 8, v029CA620_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v029CA888_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v029CA2B0_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v029CA728_0, 1;
    %load/v 9, v029CA888_0, 3;
    %cmpi/u 9, 7, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v029CA888_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v029CA888_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v029CA888_0, 3;
    %cmpi/u 8, 6, 3;
    %mov 8, 4, 1;
    %jmp/0  T_2.4, 8;
    %movi 9, 7, 32;
    %jmp/1  T_2.6, 8;
T_2.4 ; End of true expr.
    %load/v 41, v029CA888_0, 3;
    %cmpi/u 41, 7, 3;
    %mov 41, 4, 1;
    %jmp/0  T_2.7, 41;
    %mov 42, 0, 32;
    %jmp/1  T_2.9, 41;
T_2.7 ; End of true expr.
    %load/v 74, v029CA888_0, 3;
    %mov 77, 0, 29;
    %addi 74, 1, 32;
    %jmp/0  T_2.8, 41;
 ; End of false expr.
    %blend  42, 74, 32; Condition unknown.
    %jmp  T_2.9;
T_2.8 ;
    %mov 42, 74, 32; Return false value
T_2.9 ;
    %jmp/0  T_2.5, 8;
 ; End of false expr.
    %blend  9, 42, 32; Condition unknown.
    %jmp  T_2.6;
T_2.5 ;
    %mov 9, 42, 32; Return false value
T_2.6 ;
    %ix/load 0, 3, 0;
    %assign/v0 v029CA888_0, 0, 9;
T_2.3 ;
    %load/v 8, v029CA888_0, 3;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_2.10, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_2.11, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v029CA2B0_0, 0, 0;
    %jmp T_2.13;
T_2.10 ;
    %load/v 8, v029CA308_0, 3;
    %cmpi/u 8, 2, 3;
    %mov 8, 4, 1;
    %load/v 9, v029CA308_0, 3;
    %cmpi/u 9, 3, 3;
    %or 8, 4, 1;
    %load/v 9, v029CA308_0, 3;
    %cmpi/u 9, 4, 3;
    %or 8, 4, 1;
    %load/v 9, v029CA308_0, 3;
    %cmpi/u 9, 5, 3;
    %or 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v029CA2B0_0, 0, 8;
    %jmp T_2.13;
T_2.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v029CA2B0_0, 0, 0;
    %jmp T_2.13;
T_2.13 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_011FA2E0;
T_3 ;
    %wait E_029C5678;
    %set/v v029CA780_0, 0, 1;
    %set/v v029CA5C8_0, 0, 1;
    %set/v v029CA7D8_0, 0, 1;
    %set/v v029CA728_0, 0, 1;
    %set/v v029CA6D0_0, 0, 1;
    %set/v v029CA938_0, 0, 1;
    %set/v v029CA678_0, 0, 1;
    %set/v v029CA4C0_0, 0, 1;
    %load/v 8, v029CA308_0, 3;
    %cmpi/u 8, 0, 3;
    %mov 8, 4, 1;
    %set/v v029CA728_0, 8, 1;
    %load/v 8, v029CA888_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_3.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_3.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_3.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_3.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_3.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %set/v v029CA780_0, 1, 1;
    %jmp T_3.8;
T_3.1 ;
    %set/v v029CA780_0, 1, 1;
    %set/v v029CA5C8_0, 1, 1;
    %jmp T_3.8;
T_3.2 ;
    %set/v v029CA780_0, 1, 1;
    %set/v v029CA5C8_0, 1, 1;
    %set/v v029CA7D8_0, 1, 1;
    %jmp T_3.8;
T_3.3 ;
    %set/v v029CA780_0, 0, 1;
    %jmp T_3.8;
T_3.4 ;
    %set/v v029CA780_0, 0, 1;
    %set/v v029CA5C8_0, 1, 1;
    %jmp T_3.8;
T_3.5 ;
    %load/v 8, v029CA308_0, 3;
    %cmpi/u 8, 7, 3;
    %mov 8, 4, 1;
    %set/v v029CA938_0, 8, 1;
    %jmp T_3.8;
T_3.6 ;
    %load/v 8, v029CA308_0, 3;
    %cmpi/u 8, 6, 3;
    %mov 8, 4, 1;
    %set/v v029CA678_0, 8, 1;
    %load/v 8, v029CA308_0, 3;
    %cmpi/u 8, 6, 3;
    %mov 8, 4, 1;
    %set/v v029CA4C0_0, 8, 1;
    %set/v v029CA780_0, 0, 1;
    %jmp T_3.8;
T_3.7 ;
    %load/v 8, v029CA728_0, 1;
    %inv 8, 1;
    %set/v v029CA6D0_0, 8, 1;
    %jmp T_3.8;
T_3.8 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_011FAA50;
T_4 ;
    %wait E_029C5738;
    %load/v 8, v029CA830_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v029D9D10_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v029D9CB8_0, 1;
    %jmp/0xz  T_4.2, 8;
    %load/v 8, v029DE0A8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v029D9D10_0, 0, 8;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_011FA1D0;
T_5 ;
    %wait E_029C5758;
    %load/v 8, v029DDFF8_0, 1;
    %load/v 9, v011FB8F0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v029C65A8_0, 8;
    %ix/getv 3, v029C9438_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011FB898, 0, 8;
t_0 ;
T_5.0 ;
    %load/v 8, v011FB8F0_0, 1;
    %load/v 9, v029DDFF8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/getv 3, v029C9438_0;
    %load/av 8, v011FB898, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v029C6600_0, 0, 8;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_011FA148;
T_6 ;
    %wait E_029C5738;
    %load/v 8, v029CFE80_0, 1;
    %jmp/0xz  T_6.0, 8;
    %movi 8, 160, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v029D0928_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v029D00E8_0, 1;
    %jmp/0xz  T_6.2, 8;
    %load/v 8, v029D0350_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v029D0928_0, 0, 8;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_011FA148;
T_7 ;
    %wait E_029C5738;
    %load/v 8, v029CFE80_0, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v029D0038_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v029CA888_0, 3;
    %cmpi/u 8, 4, 3;
    %jmp/0xz  T_7.2, 4;
    %load/v 8, v029D0350_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v029D0038_0, 0, 8;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_011FA368;
T_8 ;
    %set/v v029D0090_0, 0, 1;
T_8.0 ;
    %delay 5000, 0;
    %load/v 8, v029D0090_0, 1;
    %inv 8, 1;
    %set/v v029D0090_0, 8, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_011FA368;
T_9 ;
    %set/v v029D02A0_0, 1, 1;
    %delay 20000, 0;
    %set/v v029D02A0_0, 0, 1;
    %vpi_call 2 37 "$readmemb", "tb/test_programs/test1.mem", v011FB898;
    %delay 1000000, 0;
    %vpi_call 2 44 "$display", "Final Accumulator value: %h", v029D0140_0;
    %vpi_call 2 45 "$display", "Memory at address 7: %h", &A<v011FB898, 7>;
    %vpi_call 2 46 "$finish";
    %end;
    .thread T_9;
    .scope S_011FA368;
T_10 ;
    %vpi_call 2 51 "$monitor", "Time=%0t rst=%b clk=%b PC=%d State=%d IR=%h Opcode=%b Wr=%b Data_e=%b Sel=%b Addr=%h Data_in=%h Data_reg=%h Accumulator=%h Mem[7]=%h Ld_ac=%b Alu_out=%h", $time, v029D02A0_0, v029D0090_0, v029D08D0_0, v029CA888_0, v029D0928_0, v029D0560_0, v029D0248_0, v029D0458_0, v029D01F0_0, v029D0A30_0, v029CFF88_0, v029D0038_0, v029D0140_0, &A<v011FB898, 7>, v029CA2B0_0, v029CA518_0;
    %end;
    .thread T_10;
    .scope S_011FA368;
T_11 ;
    %vpi_call 2 58 "$dumpfile", "sim/waveform.vcd";
    %vpi_call 2 59 "$dumpvars", 1'sb0, S_011FA368;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "tb/risc_cpu_tb.v";
    "./src/risc_cpu.v";
    "./src/program_counter.v";
    "./src/address_mux.v";
    "./src/alu.v";
    "./src/controller.v";
    "./src/register.v";
    "./src/memory.v";
