// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition"

// DATE "03/12/2015 19:01:00"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module CS141L (
	clock_out,
	labelPassButton,
	start,
	startAddress,
	clk,
	zero,
	halt_out,
	outPCResetFlag,
	orOut,
	clkoutIFID,
	pcresetIFID,
	labelpassIFID,
	id_branchFlag,
	id_labelPassFlagOut,
	id_outputPCResetFlag,
	id_haltFlag,
	id_labelFlag,
	id_immediateFlag,
	id_signFlag,
	id_writemem,
	id_readmem,
	id_regwrite,
	id_clkOut,
	WMB_labelflagOut,
	MWB_readmem,
	ALUM_labelvalueout,
	ALUM_writeMemFlagOut,
	ALUM_readMemFlagOut,
	REGALU_labelFlagOut,
	REGALU_writeMemFlagOut,
	REGALU_readMemFlagOut,
	REGALU_immediateFlagOut,
	REGALU_signFlagOut,
	alu_overflowFlag,
	alu_lessThanFlag,
	alu_overflow,
	alu_result,
	aluIn0,
	ALUM_ALUResultOut,
	ALUM_labelvalueout7,
	ALUM_labelvalueout6,
	ALUM_labelvalueout5,
	ALUM_labelvalueout4,
	ALUM_labelvalueout3,
	ALUM_labelvalueout2,
	ALUM_labelvalueout1,
	ALUM_labelvalueout0,
	ALUM_regAOu,
	ALUM_regBOut,
	BUSMUX_result,
	BUSMUX_result_bm1,
	BUSMUX_result_bm3,
	currentpc,
	cycleCounter,
	id_branchAddress,
	id_labelValue,
	id_rd2,
	id_regA,
	id_regB,
	id_rs,
	id_rt1,
	instruction_count,
	instruction_value,
	instructionOutIFID,
	MWB_labelValueOut,
	MWB_qout,
	MWB_resultout,
	opcode_out,
	pcOutIFID,
	ramAddrIn,
	ramDataIn,
	ramOut,
	REGALU_labelValueOut,
	REGALU_opcodeOut,
	REGALU_regAOut,
	REGALU_regBOut,
	REGALU_valueOut,
	val);
output 	clock_out;
input 	labelPassButton;
input 	start;
input 	[7:0] startAddress;
input 	clk;
input 	zero;
output 	halt_out;
output 	outPCResetFlag;
output 	orOut;
output 	clkoutIFID;
output 	pcresetIFID;
output 	labelpassIFID;
output 	id_branchFlag;
output 	id_labelPassFlagOut;
output 	id_outputPCResetFlag;
output 	id_haltFlag;
output 	id_labelFlag;
output 	id_immediateFlag;
output 	id_signFlag;
output 	id_writemem;
output 	id_readmem;
output 	id_regwrite;
output 	id_clkOut;
output 	WMB_labelflagOut;
output 	MWB_readmem;
output 	ALUM_labelvalueout;
output 	ALUM_writeMemFlagOut;
output 	ALUM_readMemFlagOut;
output 	REGALU_labelFlagOut;
output 	REGALU_writeMemFlagOut;
output 	REGALU_readMemFlagOut;
output 	REGALU_immediateFlagOut;
output 	REGALU_signFlagOut;
output 	alu_overflowFlag;
output 	alu_lessThanFlag;
output 	[7:0] alu_overflow;
output 	[7:0] alu_result;
output 	[7:0] aluIn0;
output 	[7:0] ALUM_ALUResultOut;
output 	ALUM_labelvalueout7;
output 	ALUM_labelvalueout6;
output 	ALUM_labelvalueout5;
output 	ALUM_labelvalueout4;
output 	ALUM_labelvalueout3;
output 	ALUM_labelvalueout2;
output 	ALUM_labelvalueout1;
output 	ALUM_labelvalueout0;
output 	[7:0] ALUM_regAOu;
output 	[7:0] ALUM_regBOut;
output 	[7:0] BUSMUX_result;
output 	[7:0] BUSMUX_result_bm1;
output 	[7:0] BUSMUX_result_bm3;
output 	[7:0] currentpc;
output 	[15:0] cycleCounter;
output 	[7:0] id_branchAddress;
output 	[7:0] id_labelValue;
output 	[3:0] id_rd2;
output 	[7:0] id_regA;
output 	[7:0] id_regB;
output 	[3:0] id_rs;
output 	[3:0] id_rt1;
output 	[15:0] instruction_count;
output 	[7:0] instruction_value;
output 	[7:0] instructionOutIFID;
output 	[7:0] MWB_labelValueOut;
output 	[7:0] MWB_qout;
output 	[7:0] MWB_resultout;
output 	[3:0] opcode_out;
output 	[7:0] pcOutIFID;
output 	[7:0] ramAddrIn;
output 	[7:0] ramDataIn;
output 	[7:0] ramOut;
output 	[7:0] REGALU_labelValueOut;
output 	[3:0] REGALU_opcodeOut;
output 	[7:0] REGALU_regAOut;
output 	[7:0] REGALU_regBOut;
output 	[7:0] REGALU_valueOut;
output 	[7:0] val;

// Design Ports Information
// clock_out	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// halt_out	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPCResetFlag	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// orOut	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clkoutIFID	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcresetIFID	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// labelpassIFID	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_branchFlag	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_labelPassFlagOut	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_outputPCResetFlag	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_haltFlag	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_labelFlag	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_immediateFlag	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_signFlag	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_writemem	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_readmem	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_regwrite	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_clkOut	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WMB_labelflagOut	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_readmem	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_labelvalueout	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_writeMemFlagOut	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_readMemFlagOut	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_labelFlagOut	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_writeMemFlagOut	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_readMemFlagOut	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_immediateFlagOut	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_signFlagOut	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_overflowFlag	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_lessThanFlag	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_overflow[7]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_overflow[6]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_overflow[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_overflow[4]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_overflow[3]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_overflow[2]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_overflow[1]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_overflow[0]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[7]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[6]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[3]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[2]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[1]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[0]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluIn0[7]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluIn0[6]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluIn0[5]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluIn0[4]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluIn0[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluIn0[2]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluIn0[1]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluIn0[0]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_ALUResultOut[7]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_ALUResultOut[6]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_ALUResultOut[5]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_ALUResultOut[4]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_ALUResultOut[3]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_ALUResultOut[2]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_ALUResultOut[1]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_ALUResultOut[0]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_labelvalueout7	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_labelvalueout6	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_labelvalueout5	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_labelvalueout4	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_labelvalueout3	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_labelvalueout2	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_labelvalueout1	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_labelvalueout0	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_regAOu[7]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_regAOu[6]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_regAOu[5]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_regAOu[4]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_regAOu[3]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_regAOu[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_regAOu[1]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_regAOu[0]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_regBOut[7]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_regBOut[6]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_regBOut[5]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_regBOut[4]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_regBOut[3]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_regBOut[2]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_regBOut[1]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUM_regBOut[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result[7]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result[6]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result[5]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result[4]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result[3]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result[2]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result[1]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result[0]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result_bm1[7]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result_bm1[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result_bm1[5]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result_bm1[4]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result_bm1[3]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result_bm1[2]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result_bm1[1]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result_bm1[0]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result_bm3[7]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result_bm3[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result_bm3[5]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result_bm3[4]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result_bm3[3]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result_bm3[2]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result_bm3[1]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMUX_result_bm3[0]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentpc[7]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentpc[6]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentpc[5]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentpc[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentpc[3]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentpc[2]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentpc[1]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentpc[0]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycleCounter[15]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycleCounter[14]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycleCounter[13]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycleCounter[12]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycleCounter[11]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycleCounter[10]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycleCounter[9]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycleCounter[8]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycleCounter[7]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycleCounter[6]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycleCounter[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycleCounter[4]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycleCounter[3]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycleCounter[2]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycleCounter[1]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycleCounter[0]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_branchAddress[7]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_branchAddress[6]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_branchAddress[5]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_branchAddress[4]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_branchAddress[3]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_branchAddress[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_branchAddress[1]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_branchAddress[0]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_labelValue[7]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_labelValue[6]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_labelValue[5]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_labelValue[4]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_labelValue[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_labelValue[2]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_labelValue[1]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_labelValue[0]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_rd2[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_rd2[2]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_rd2[1]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_rd2[0]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_regA[7]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_regA[6]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_regA[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_regA[4]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_regA[3]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_regA[2]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_regA[1]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_regA[0]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_regB[7]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_regB[6]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_regB[5]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_regB[4]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_regB[3]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_regB[2]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_regB[1]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_regB[0]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_rs[3]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_rs[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_rs[1]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_rs[0]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_rt1[3]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_rt1[2]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_rt1[1]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_rt1[0]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_count[15]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_count[14]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_count[13]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_count[12]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_count[11]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_count[10]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_count[9]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_count[8]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_count[7]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_count[6]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_count[5]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_count[4]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_count[3]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_count[2]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_count[1]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_count[0]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_value[7]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_value[6]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_value[5]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_value[4]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_value[3]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_value[2]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_value[1]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_value[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOutIFID[7]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOutIFID[6]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOutIFID[5]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOutIFID[4]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOutIFID[3]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOutIFID[2]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOutIFID[1]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOutIFID[0]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_labelValueOut[7]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_labelValueOut[6]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_labelValueOut[5]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_labelValueOut[4]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_labelValueOut[3]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_labelValueOut[2]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_labelValueOut[1]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_labelValueOut[0]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_qout[7]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_qout[6]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_qout[5]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_qout[4]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_qout[3]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_qout[2]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_qout[1]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_qout[0]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_resultout[7]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_resultout[6]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_resultout[5]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_resultout[4]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_resultout[3]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_resultout[2]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_resultout[1]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWB_resultout[0]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode_out[3]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode_out[2]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode_out[1]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode_out[0]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcOutIFID[7]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcOutIFID[6]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcOutIFID[5]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcOutIFID[4]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcOutIFID[3]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcOutIFID[2]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcOutIFID[1]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcOutIFID[0]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramAddrIn[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramAddrIn[6]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramAddrIn[5]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramAddrIn[4]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramAddrIn[3]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramAddrIn[2]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramAddrIn[1]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramAddrIn[0]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramDataIn[7]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramDataIn[6]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramDataIn[5]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramDataIn[4]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramDataIn[3]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramDataIn[2]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramDataIn[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramDataIn[0]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramOut[7]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramOut[6]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramOut[5]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramOut[4]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramOut[3]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramOut[2]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramOut[1]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ramOut[0]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_labelValueOut[7]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_labelValueOut[6]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_labelValueOut[5]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_labelValueOut[4]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_labelValueOut[3]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_labelValueOut[2]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_labelValueOut[1]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_labelValueOut[0]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_opcodeOut[3]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_opcodeOut[2]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_opcodeOut[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_opcodeOut[0]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_regAOut[7]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_regAOut[6]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_regAOut[5]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_regAOut[4]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_regAOut[3]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_regAOut[2]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_regAOut[1]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_regAOut[0]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_regBOut[7]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_regBOut[6]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_regBOut[5]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_regBOut[4]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_regBOut[3]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_regBOut[2]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_regBOut[1]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_regBOut[0]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_valueOut[7]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_valueOut[6]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_valueOut[5]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_valueOut[4]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_valueOut[3]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_valueOut[2]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_valueOut[1]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGALU_valueOut[0]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// val[7]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// val[6]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// val[5]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// val[4]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// val[3]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// val[2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// val[1]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// val[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// labelPassButton	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zero	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// startAddress[7]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// startAddress[6]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// startAddress[5]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// startAddress[4]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// startAddress[3]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// startAddress[2]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// startAddress[1]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// startAddress[0]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("CS141L_v.sdo");
// synopsys translate_on

wire \clock_out~output_o ;
wire \halt_out~output_o ;
wire \outPCResetFlag~output_o ;
wire \orOut~output_o ;
wire \clkoutIFID~output_o ;
wire \pcresetIFID~output_o ;
wire \labelpassIFID~output_o ;
wire \id_branchFlag~output_o ;
wire \id_labelPassFlagOut~output_o ;
wire \id_outputPCResetFlag~output_o ;
wire \id_haltFlag~output_o ;
wire \id_labelFlag~output_o ;
wire \id_immediateFlag~output_o ;
wire \id_signFlag~output_o ;
wire \id_writemem~output_o ;
wire \id_readmem~output_o ;
wire \id_regwrite~output_o ;
wire \id_clkOut~output_o ;
wire \WMB_labelflagOut~output_o ;
wire \MWB_readmem~output_o ;
wire \ALUM_labelvalueout~output_o ;
wire \ALUM_writeMemFlagOut~output_o ;
wire \ALUM_readMemFlagOut~output_o ;
wire \REGALU_labelFlagOut~output_o ;
wire \REGALU_writeMemFlagOut~output_o ;
wire \REGALU_readMemFlagOut~output_o ;
wire \REGALU_immediateFlagOut~output_o ;
wire \REGALU_signFlagOut~output_o ;
wire \alu_overflowFlag~output_o ;
wire \alu_lessThanFlag~output_o ;
wire \alu_overflow[7]~output_o ;
wire \alu_overflow[6]~output_o ;
wire \alu_overflow[5]~output_o ;
wire \alu_overflow[4]~output_o ;
wire \alu_overflow[3]~output_o ;
wire \alu_overflow[2]~output_o ;
wire \alu_overflow[1]~output_o ;
wire \alu_overflow[0]~output_o ;
wire \alu_result[7]~output_o ;
wire \alu_result[6]~output_o ;
wire \alu_result[5]~output_o ;
wire \alu_result[4]~output_o ;
wire \alu_result[3]~output_o ;
wire \alu_result[2]~output_o ;
wire \alu_result[1]~output_o ;
wire \alu_result[0]~output_o ;
wire \aluIn0[7]~output_o ;
wire \aluIn0[6]~output_o ;
wire \aluIn0[5]~output_o ;
wire \aluIn0[4]~output_o ;
wire \aluIn0[3]~output_o ;
wire \aluIn0[2]~output_o ;
wire \aluIn0[1]~output_o ;
wire \aluIn0[0]~output_o ;
wire \ALUM_ALUResultOut[7]~output_o ;
wire \ALUM_ALUResultOut[6]~output_o ;
wire \ALUM_ALUResultOut[5]~output_o ;
wire \ALUM_ALUResultOut[4]~output_o ;
wire \ALUM_ALUResultOut[3]~output_o ;
wire \ALUM_ALUResultOut[2]~output_o ;
wire \ALUM_ALUResultOut[1]~output_o ;
wire \ALUM_ALUResultOut[0]~output_o ;
wire \ALUM_labelvalueout7~output_o ;
wire \ALUM_labelvalueout6~output_o ;
wire \ALUM_labelvalueout5~output_o ;
wire \ALUM_labelvalueout4~output_o ;
wire \ALUM_labelvalueout3~output_o ;
wire \ALUM_labelvalueout2~output_o ;
wire \ALUM_labelvalueout1~output_o ;
wire \ALUM_labelvalueout0~output_o ;
wire \ALUM_regAOu[7]~output_o ;
wire \ALUM_regAOu[6]~output_o ;
wire \ALUM_regAOu[5]~output_o ;
wire \ALUM_regAOu[4]~output_o ;
wire \ALUM_regAOu[3]~output_o ;
wire \ALUM_regAOu[2]~output_o ;
wire \ALUM_regAOu[1]~output_o ;
wire \ALUM_regAOu[0]~output_o ;
wire \ALUM_regBOut[7]~output_o ;
wire \ALUM_regBOut[6]~output_o ;
wire \ALUM_regBOut[5]~output_o ;
wire \ALUM_regBOut[4]~output_o ;
wire \ALUM_regBOut[3]~output_o ;
wire \ALUM_regBOut[2]~output_o ;
wire \ALUM_regBOut[1]~output_o ;
wire \ALUM_regBOut[0]~output_o ;
wire \BUSMUX_result[7]~output_o ;
wire \BUSMUX_result[6]~output_o ;
wire \BUSMUX_result[5]~output_o ;
wire \BUSMUX_result[4]~output_o ;
wire \BUSMUX_result[3]~output_o ;
wire \BUSMUX_result[2]~output_o ;
wire \BUSMUX_result[1]~output_o ;
wire \BUSMUX_result[0]~output_o ;
wire \BUSMUX_result_bm1[7]~output_o ;
wire \BUSMUX_result_bm1[6]~output_o ;
wire \BUSMUX_result_bm1[5]~output_o ;
wire \BUSMUX_result_bm1[4]~output_o ;
wire \BUSMUX_result_bm1[3]~output_o ;
wire \BUSMUX_result_bm1[2]~output_o ;
wire \BUSMUX_result_bm1[1]~output_o ;
wire \BUSMUX_result_bm1[0]~output_o ;
wire \BUSMUX_result_bm3[7]~output_o ;
wire \BUSMUX_result_bm3[6]~output_o ;
wire \BUSMUX_result_bm3[5]~output_o ;
wire \BUSMUX_result_bm3[4]~output_o ;
wire \BUSMUX_result_bm3[3]~output_o ;
wire \BUSMUX_result_bm3[2]~output_o ;
wire \BUSMUX_result_bm3[1]~output_o ;
wire \BUSMUX_result_bm3[0]~output_o ;
wire \currentpc[7]~output_o ;
wire \currentpc[6]~output_o ;
wire \currentpc[5]~output_o ;
wire \currentpc[4]~output_o ;
wire \currentpc[3]~output_o ;
wire \currentpc[2]~output_o ;
wire \currentpc[1]~output_o ;
wire \currentpc[0]~output_o ;
wire \cycleCounter[15]~output_o ;
wire \cycleCounter[14]~output_o ;
wire \cycleCounter[13]~output_o ;
wire \cycleCounter[12]~output_o ;
wire \cycleCounter[11]~output_o ;
wire \cycleCounter[10]~output_o ;
wire \cycleCounter[9]~output_o ;
wire \cycleCounter[8]~output_o ;
wire \cycleCounter[7]~output_o ;
wire \cycleCounter[6]~output_o ;
wire \cycleCounter[5]~output_o ;
wire \cycleCounter[4]~output_o ;
wire \cycleCounter[3]~output_o ;
wire \cycleCounter[2]~output_o ;
wire \cycleCounter[1]~output_o ;
wire \cycleCounter[0]~output_o ;
wire \id_branchAddress[7]~output_o ;
wire \id_branchAddress[6]~output_o ;
wire \id_branchAddress[5]~output_o ;
wire \id_branchAddress[4]~output_o ;
wire \id_branchAddress[3]~output_o ;
wire \id_branchAddress[2]~output_o ;
wire \id_branchAddress[1]~output_o ;
wire \id_branchAddress[0]~output_o ;
wire \id_labelValue[7]~output_o ;
wire \id_labelValue[6]~output_o ;
wire \id_labelValue[5]~output_o ;
wire \id_labelValue[4]~output_o ;
wire \id_labelValue[3]~output_o ;
wire \id_labelValue[2]~output_o ;
wire \id_labelValue[1]~output_o ;
wire \id_labelValue[0]~output_o ;
wire \id_rd2[3]~output_o ;
wire \id_rd2[2]~output_o ;
wire \id_rd2[1]~output_o ;
wire \id_rd2[0]~output_o ;
wire \id_regA[7]~output_o ;
wire \id_regA[6]~output_o ;
wire \id_regA[5]~output_o ;
wire \id_regA[4]~output_o ;
wire \id_regA[3]~output_o ;
wire \id_regA[2]~output_o ;
wire \id_regA[1]~output_o ;
wire \id_regA[0]~output_o ;
wire \id_regB[7]~output_o ;
wire \id_regB[6]~output_o ;
wire \id_regB[5]~output_o ;
wire \id_regB[4]~output_o ;
wire \id_regB[3]~output_o ;
wire \id_regB[2]~output_o ;
wire \id_regB[1]~output_o ;
wire \id_regB[0]~output_o ;
wire \id_rs[3]~output_o ;
wire \id_rs[2]~output_o ;
wire \id_rs[1]~output_o ;
wire \id_rs[0]~output_o ;
wire \id_rt1[3]~output_o ;
wire \id_rt1[2]~output_o ;
wire \id_rt1[1]~output_o ;
wire \id_rt1[0]~output_o ;
wire \instruction_count[15]~output_o ;
wire \instruction_count[14]~output_o ;
wire \instruction_count[13]~output_o ;
wire \instruction_count[12]~output_o ;
wire \instruction_count[11]~output_o ;
wire \instruction_count[10]~output_o ;
wire \instruction_count[9]~output_o ;
wire \instruction_count[8]~output_o ;
wire \instruction_count[7]~output_o ;
wire \instruction_count[6]~output_o ;
wire \instruction_count[5]~output_o ;
wire \instruction_count[4]~output_o ;
wire \instruction_count[3]~output_o ;
wire \instruction_count[2]~output_o ;
wire \instruction_count[1]~output_o ;
wire \instruction_count[0]~output_o ;
wire \instruction_value[7]~output_o ;
wire \instruction_value[6]~output_o ;
wire \instruction_value[5]~output_o ;
wire \instruction_value[4]~output_o ;
wire \instruction_value[3]~output_o ;
wire \instruction_value[2]~output_o ;
wire \instruction_value[1]~output_o ;
wire \instruction_value[0]~output_o ;
wire \instructionOutIFID[7]~output_o ;
wire \instructionOutIFID[6]~output_o ;
wire \instructionOutIFID[5]~output_o ;
wire \instructionOutIFID[4]~output_o ;
wire \instructionOutIFID[3]~output_o ;
wire \instructionOutIFID[2]~output_o ;
wire \instructionOutIFID[1]~output_o ;
wire \instructionOutIFID[0]~output_o ;
wire \MWB_labelValueOut[7]~output_o ;
wire \MWB_labelValueOut[6]~output_o ;
wire \MWB_labelValueOut[5]~output_o ;
wire \MWB_labelValueOut[4]~output_o ;
wire \MWB_labelValueOut[3]~output_o ;
wire \MWB_labelValueOut[2]~output_o ;
wire \MWB_labelValueOut[1]~output_o ;
wire \MWB_labelValueOut[0]~output_o ;
wire \MWB_qout[7]~output_o ;
wire \MWB_qout[6]~output_o ;
wire \MWB_qout[5]~output_o ;
wire \MWB_qout[4]~output_o ;
wire \MWB_qout[3]~output_o ;
wire \MWB_qout[2]~output_o ;
wire \MWB_qout[1]~output_o ;
wire \MWB_qout[0]~output_o ;
wire \MWB_resultout[7]~output_o ;
wire \MWB_resultout[6]~output_o ;
wire \MWB_resultout[5]~output_o ;
wire \MWB_resultout[4]~output_o ;
wire \MWB_resultout[3]~output_o ;
wire \MWB_resultout[2]~output_o ;
wire \MWB_resultout[1]~output_o ;
wire \MWB_resultout[0]~output_o ;
wire \opcode_out[3]~output_o ;
wire \opcode_out[2]~output_o ;
wire \opcode_out[1]~output_o ;
wire \opcode_out[0]~output_o ;
wire \pcOutIFID[7]~output_o ;
wire \pcOutIFID[6]~output_o ;
wire \pcOutIFID[5]~output_o ;
wire \pcOutIFID[4]~output_o ;
wire \pcOutIFID[3]~output_o ;
wire \pcOutIFID[2]~output_o ;
wire \pcOutIFID[1]~output_o ;
wire \pcOutIFID[0]~output_o ;
wire \ramAddrIn[7]~output_o ;
wire \ramAddrIn[6]~output_o ;
wire \ramAddrIn[5]~output_o ;
wire \ramAddrIn[4]~output_o ;
wire \ramAddrIn[3]~output_o ;
wire \ramAddrIn[2]~output_o ;
wire \ramAddrIn[1]~output_o ;
wire \ramAddrIn[0]~output_o ;
wire \ramDataIn[7]~output_o ;
wire \ramDataIn[6]~output_o ;
wire \ramDataIn[5]~output_o ;
wire \ramDataIn[4]~output_o ;
wire \ramDataIn[3]~output_o ;
wire \ramDataIn[2]~output_o ;
wire \ramDataIn[1]~output_o ;
wire \ramDataIn[0]~output_o ;
wire \ramOut[7]~output_o ;
wire \ramOut[6]~output_o ;
wire \ramOut[5]~output_o ;
wire \ramOut[4]~output_o ;
wire \ramOut[3]~output_o ;
wire \ramOut[2]~output_o ;
wire \ramOut[1]~output_o ;
wire \ramOut[0]~output_o ;
wire \REGALU_labelValueOut[7]~output_o ;
wire \REGALU_labelValueOut[6]~output_o ;
wire \REGALU_labelValueOut[5]~output_o ;
wire \REGALU_labelValueOut[4]~output_o ;
wire \REGALU_labelValueOut[3]~output_o ;
wire \REGALU_labelValueOut[2]~output_o ;
wire \REGALU_labelValueOut[1]~output_o ;
wire \REGALU_labelValueOut[0]~output_o ;
wire \REGALU_opcodeOut[3]~output_o ;
wire \REGALU_opcodeOut[2]~output_o ;
wire \REGALU_opcodeOut[1]~output_o ;
wire \REGALU_opcodeOut[0]~output_o ;
wire \REGALU_regAOut[7]~output_o ;
wire \REGALU_regAOut[6]~output_o ;
wire \REGALU_regAOut[5]~output_o ;
wire \REGALU_regAOut[4]~output_o ;
wire \REGALU_regAOut[3]~output_o ;
wire \REGALU_regAOut[2]~output_o ;
wire \REGALU_regAOut[1]~output_o ;
wire \REGALU_regAOut[0]~output_o ;
wire \REGALU_regBOut[7]~output_o ;
wire \REGALU_regBOut[6]~output_o ;
wire \REGALU_regBOut[5]~output_o ;
wire \REGALU_regBOut[4]~output_o ;
wire \REGALU_regBOut[3]~output_o ;
wire \REGALU_regBOut[2]~output_o ;
wire \REGALU_regBOut[1]~output_o ;
wire \REGALU_regBOut[0]~output_o ;
wire \REGALU_valueOut[7]~output_o ;
wire \REGALU_valueOut[6]~output_o ;
wire \REGALU_valueOut[5]~output_o ;
wire \REGALU_valueOut[4]~output_o ;
wire \REGALU_valueOut[3]~output_o ;
wire \REGALU_valueOut[2]~output_o ;
wire \REGALU_valueOut[1]~output_o ;
wire \REGALU_valueOut[0]~output_o ;
wire \val[7]~output_o ;
wire \val[6]~output_o ;
wire \val[5]~output_o ;
wire \val[4]~output_o ;
wire \val[3]~output_o ;
wire \val[2]~output_o ;
wire \val[1]~output_o ;
wire \val[0]~output_o ;
wire \inst27|5~clkctrl_outclk ;
wire \labelPassButton~input_o ;
wire \inst4|Add0~0_combout ;
wire \inst15|regfile[0][0]~feeder_combout ;
wire \inst|rom~33_combout ;
wire \inst|rom~34_combout ;
wire \inst|rom~4_combout ;
wire \inst12|Equal0~0_combout ;
wire \inst12|labelFlag~feeder_combout ;
wire \inst12|labelFlag~q ;
wire \inst17|labelFlagOut~q ;
wire \inst22|labelflagOut~q ;
wire \inst12|labelValue~3_combout ;
wire \inst17|labelValueOut[4]~feeder_combout ;
wire \inst12|opcode~0_combout ;
wire \inst12|opcode~1_combout ;
wire \inst18|Mux13~0_combout ;
wire \inst18|Mux2~2_combout ;
wire \inst18|Mux15~10_combout ;
wire \inst5|ram_rtl_0_bypass[20]~feeder_combout ;
wire \inst15|regfile[0][1]~feeder_combout ;
wire \inst15|regfile[0][1]~q ;
wire \inst12|WideOr1~0_combout ;
wire \inst12|rs~0_combout ;
wire \inst15|regA[1]~6_combout ;
wire \inst12|WideOr3~0_combout ;
wire \inst12|immediateFlag~q ;
wire \inst17|immediateFlagOut~q ;
wire \inst18|result~5_combout ;
wire \inst18|Mux13~10_combout ;
wire \inst15|regfile[1][0]~feeder_combout ;
wire \inst12|WideOr7~0_combout ;
wire \inst12|regwrite~q ;
wire \inst15|regfile[1][7]~1_combout ;
wire \inst15|regfile[1][0]~q ;
wire \inst15|regB[0]~7_combout ;
wire \inst18|Add1~0_combout ;
wire \inst5|ram_rtl_0_bypass[31]~feeder_combout ;
wire \inst5|ram_rtl_0_bypass[32]~feeder_combout ;
wire \inst12|Decoder0~1_combout ;
wire \inst12|writemem~q ;
wire \inst17|writeMemFlagOut~q ;
wire \inst17|writeMemFlagOut~_wirecell_combout ;
wire \inst5|ram_rtl_0_bypass[22]~feeder_combout ;
wire \inst15|regfile[1][2]~q ;
wire \inst15|regA[2]~5_combout ;
wire \bm2|$00000|auto_generated|result_node[2]~5_combout ;
wire \inst18|Add1~3 ;
wire \inst18|Add1~4_combout ;
wire \inst15|regfile[0][4]~feeder_combout ;
wire \inst15|regfile[0][4]~q ;
wire \inst15|regfile[1][4]~q ;
wire \inst15|regB[4]~3_combout ;
wire \inst18|WideOr0~0_combout ;
wire \inst15|stored_reg[0]~feeder_combout ;
wire \inst15|regB[6]~8_combout ;
wire \inst17|regBOut[4]~feeder_combout ;
wire \inst15|regfile[0][5]~feeder_combout ;
wire \inst15|regfile[0][5]~q ;
wire \inst15|regfile[1][5]~feeder_combout ;
wire \inst15|regfile[1][5]~q ;
wire \inst15|regB[5]~2_combout ;
wire \inst18|Mux13~1_combout ;
wire \inst15|regA[5]~2_combout ;
wire \inst15|regA[0]~8_combout ;
wire \inst17|regAOut[5]~feeder_combout ;
wire \bm2|$00000|auto_generated|result_node[5]~2_combout ;
wire \inst18|Mux14~5_combout ;
wire \inst15|regA[4]~3_combout ;
wire \inst18|ShiftLeft1~2_combout ;
wire \inst15|regfile[0][6]~feeder_combout ;
wire \inst15|regfile[0][6]~q ;
wire \inst15|regfile[1][6]~q ;
wire \inst15|regA[6]~1_combout ;
wire \inst18|Mux15~2_combout ;
wire \inst18|Mux14~2_combout ;
wire \inst18|Mux9~0_combout ;
wire \inst18|Mux15~3_combout ;
wire \inst18|Mux15~4_combout ;
wire \inst18|Mux15~5_combout ;
wire \inst18|Mux15~6_combout ;
wire \inst15|regB[6]~1_combout ;
wire \bm2|$00000|auto_generated|result_node[6]~1_combout ;
wire \bm2|$00000|auto_generated|result_node[4]~3_combout ;
wire \inst18|Mux11~15_combout ;
wire \inst18|ShiftRight1~7_combout ;
wire \inst18|Mux11~16_combout ;
wire \inst18|ShiftLeft1~4_combout ;
wire \inst18|ShiftLeft1~3_combout ;
wire \bm2|$00000|auto_generated|result_node[3]~4_combout ;
wire \inst18|Mux11~4_combout ;
wire \inst18|Mux12~0_combout ;
wire \inst18|Mux12~1_combout ;
wire \inst18|ShiftRight0~6_combout ;
wire \inst18|Mux12~2_combout ;
wire \inst18|Mux11~7_combout ;
wire \inst18|Mux11~6_combout ;
wire \inst18|Mux12~3_combout ;
wire \inst18|Mux13~9_combout ;
wire \inst18|Mux12~4_combout ;
wire \inst18|Mux12~5_combout ;
wire \inst18|Add1~5 ;
wire \inst18|Add1~6_combout ;
wire \inst18|Mux12~6_combout ;
wire \inst18|Mux17~0_combout ;
wire \inst18|Mux17~0clkctrl_outclk ;
wire \inst22|resultOut[3]~feeder_combout ;
wire \inst12|labelValue~4_combout ;
wire \inst17|labelValueOut[3]~feeder_combout ;
wire \bm1|$00000|auto_generated|result_node[3]~4_combout ;
wire \inst5|ram_rtl_0_bypass[24]~feeder_combout ;
wire \inst15|regfile[1][7]~feeder_combout ;
wire \inst15|regfile[1][7]~q ;
wire \inst15|regB[7]~0_combout ;
wire \inst18|result~0_combout ;
wire \bm2|$00000|auto_generated|result_node[7]~0_combout ;
wire \inst18|Add1~13 ;
wire \inst18|Add1~14_combout ;
wire \inst18|Mux15~18_combout ;
wire \inst18|Mux15~7_combout ;
wire \inst18|Mux15~8_combout ;
wire \inst18|Mux16~0_combout ;
wire \inst18|Mux16~1_combout ;
wire \inst18|Mux16~2_combout ;
wire \inst18|Mux16~3_combout ;
wire \inst18|Mux16~4_combout ;
wire \inst18|Mux16~5_combout ;
wire \inst18|Mux16~6_combout ;
wire \inst5|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \inst5|ram~10_combout ;
wire \bm3|$00000|auto_generated|result_node[3]~4_combout ;
wire \inst15|regfile[0][3]~feeder_combout ;
wire \inst15|regfile[0][3]~q ;
wire \inst15|regfile[1][3]~feeder_combout ;
wire \inst15|regfile[1][3]~q ;
wire \inst15|regA[3]~4_combout ;
wire \inst18|Add1~7 ;
wire \inst18|Add1~9 ;
wire \inst18|Add1~11 ;
wire \inst18|Add1~12_combout ;
wire \inst18|Mux15~16_combout ;
wire \inst18|result~2_combout ;
wire \inst18|result~1_combout ;
wire \inst18|ShiftLeft1~6_combout ;
wire \inst18|ShiftLeft1~7_combout ;
wire \inst18|ShiftLeft1~8_combout ;
wire \inst18|Mux15~11_combout ;
wire \inst18|ShiftRight1~5_combout ;
wire \inst18|Mux15~12_combout ;
wire \inst18|Mux15~13_combout ;
wire \inst18|Mux15~14_combout ;
wire \inst18|Mux15~15_combout ;
wire \inst18|Mux15~17_combout ;
wire \inst18|ShiftRight0~3_combout ;
wire \inst18|ShiftRight1~6_combout ;
wire \inst18|Mux14~11_combout ;
wire \inst18|Mux14~3_combout ;
wire \inst18|Mux14~4_combout ;
wire \inst18|Mux14~6_combout ;
wire \inst18|Mux14~7_combout ;
wire \inst18|result~3_combout ;
wire \inst18|Add1~10_combout ;
wire \inst18|Mux14~8_combout ;
wire \inst18|ShiftLeft0~0_combout ;
wire \inst18|ShiftLeft0~1_combout ;
wire \inst18|Mux11~5_combout ;
wire \inst18|Mux11~8_combout ;
wire \inst18|Mux11~9_combout ;
wire \inst18|ShiftRight0~7_combout ;
wire \inst18|ShiftRight0~5_combout ;
wire \inst18|Mux11~10_combout ;
wire \inst18|Mux11~11_combout ;
wire \inst18|Mux11~12_combout ;
wire \inst18|Mux11~13_combout ;
wire \inst18|Mux11~14_combout ;
wire \inst5|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \inst5|ram~11_combout ;
wire \inst12|labelValue~5_combout ;
wire \inst17|labelValueOut[2]~feeder_combout ;
wire \inst22|resultOut[2]~feeder_combout ;
wire \bm1|$00000|auto_generated|result_node[2]~5_combout ;
wire \bm3|$00000|auto_generated|result_node[2]~5_combout ;
wire \inst15|regfile[0][2]~feeder_combout ;
wire \inst15|regfile[0][2]~q ;
wire \inst15|regB[2]~5_combout ;
wire \inst5|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \inst5|ram~6_combout ;
wire \inst22|resultOut[7]~feeder_combout ;
wire \inst12|labelValue~0_combout ;
wire \inst22|labelValueOut[7]~feeder_combout ;
wire \bm1|$00000|auto_generated|result_node[7]~0_combout ;
wire \bm3|$00000|auto_generated|result_node[7]~0_combout ;
wire \inst15|regfile[0][7]~feeder_combout ;
wire \inst15|regfile[0][7]~q ;
wire \inst15|regA[7]~0_combout ;
wire \inst18|ShiftRight0~2_combout ;
wire \inst18|ShiftRight1~8_combout ;
wire \inst18|Mux13~11_combout ;
wire \inst18|Mux13~12_combout ;
wire \inst18|Mux13~13_combout ;
wire \inst18|Mux9~1_combout ;
wire \inst18|Mux9~3_combout ;
wire \inst18|Mux9~2_combout ;
wire \inst18|Mux10~0_combout ;
wire \inst18|Mux9~4_combout ;
wire \inst18|Mux9~5_combout ;
wire \bm2|$00000|auto_generated|result_node[0]~7_combout ;
wire \inst18|Add1~1 ;
wire \inst18|Add1~2_combout ;
wire \inst18|Mux10~5_combout ;
wire \inst18|ShiftRight0~8_combout ;
wire \inst18|Mux14~9_combout ;
wire \inst18|Mux14~10_combout ;
wire \inst18|Mux10~4_combout ;
wire \inst18|Mux10~2_combout ;
wire \inst18|Mux10~1_combout ;
wire \inst18|Mux10~3_combout ;
wire \inst18|Mux10~6_combout ;
wire \inst5|ram_rtl_0_bypass[19]~feeder_combout ;
wire \inst5|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \inst5|ram~12_combout ;
wire \inst22|resultOut[1]~feeder_combout ;
wire \inst12|labelValue~6_combout ;
wire \inst17|labelValueOut[1]~feeder_combout ;
wire \bm1|$00000|auto_generated|result_node[1]~6_combout ;
wire \bm3|$00000|auto_generated|result_node[1]~6_combout ;
wire \inst15|regfile[1][1]~feeder_combout ;
wire \inst15|regfile[1][1]~q ;
wire \inst15|regB[1]~6_combout ;
wire \bm2|$00000|auto_generated|result_node[1]~6_combout ;
wire \inst18|Mux15~9_combout ;
wire \inst18|Mux13~2_combout ;
wire \inst18|Mux13~3_combout ;
wire \inst18|Mux13~4_combout ;
wire \inst18|result~4_combout ;
wire \inst18|Mux13~5_combout ;
wire \inst18|Mux13~6_combout ;
wire \inst18|Add1~8_combout ;
wire \inst18|Mux13~7_combout ;
wire \inst18|Mux13~8_combout ;
wire \inst22|resultOut[4]~feeder_combout ;
wire \bm1|$00000|auto_generated|result_node[4]~3_combout ;
wire \inst5|ram_rtl_0_bypass[26]~feeder_combout ;
wire \inst5|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \inst5|ram~9_combout ;
wire \bm3|$00000|auto_generated|result_node[4]~3_combout ;
wire \inst15|labelfile~4feeder_combout ;
wire \inst15|labelfile~25_combout ;
wire \inst15|labelfile~4_q ;
wire \inst15|labelfile~24_combout ;
wire \inst15|labelfile~12_q ;
wire \inst15|labelfile~19_combout ;
wire \inst4|Add0~7 ;
wire \inst4|Add0~8_combout ;
wire \inst4|outputPC[4]~3_combout ;
wire \startAddress[4]~input_o ;
wire \start~input_o ;
wire \inst12|outputPCResetFlag~0_combout ;
wire \inst12|outputPCResetFlag~1_combout ;
wire \inst12|outputPCResetFlag~q ;
wire \inst4|always0~0_combout ;
wire \inst4|stall_counter~0_combout ;
wire \inst4|stall_counter~1_combout ;
wire \inst4|LessThan0~0_combout ;
wire \inst18|LessThan0~1_cout ;
wire \inst18|LessThan0~3_cout ;
wire \inst18|LessThan0~5_cout ;
wire \inst18|LessThan0~7_cout ;
wire \inst18|LessThan0~9_cout ;
wire \inst18|LessThan0~11_cout ;
wire \inst18|LessThan0~13_cout ;
wire \inst18|LessThan0~14_combout ;
wire \inst18|lessThanFlag~0_combout ;
wire \inst4|outputPC[7]~8_combout ;
wire \inst|addr_reg[4]~feeder_combout ;
wire \inst|rom~35_combout ;
wire \inst|rom~38_combout ;
wire \inst|rom~37_combout ;
wire \inst|rom~39_combout ;
wire \inst|rom~40_combout ;
wire \inst|rom~36_combout ;
wire \inst|rom~41_combout ;
wire \inst|rom~42_combout ;
wire \inst12|opcode~4_combout ;
wire \inst12|Decoder0~2_combout ;
wire \inst12|readmem~q ;
wire \inst17|readMemFlagOut~feeder_combout ;
wire \inst17|readMemFlagOut~q ;
wire \inst22|readmemOut~feeder_combout ;
wire \inst22|readmemOut~q ;
wire \inst5|ram_rtl_0_bypass[28]~feeder_combout ;
wire \inst5|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \inst5|ram~8_combout ;
wire \inst22|resultOut[5]~feeder_combout ;
wire \inst12|labelValue~2_combout ;
wire \inst17|labelValueOut[5]~feeder_combout ;
wire \inst22|labelValueOut[5]~feeder_combout ;
wire \bm1|$00000|auto_generated|result_node[5]~2_combout ;
wire \bm3|$00000|auto_generated|result_node[5]~2_combout ;
wire \inst15|labelfile~5feeder_combout ;
wire \inst15|labelfile~5_q ;
wire \inst15|labelfile~13_q ;
wire \inst15|labelfile~18_combout ;
wire \inst4|Add0~9 ;
wire \inst4|Add0~10_combout ;
wire \inst4|outputPC[5]~2_combout ;
wire \startAddress[5]~input_o ;
wire \inst4|Add0~11 ;
wire \inst4|Add0~13 ;
wire \inst4|Add0~14_combout ;
wire \inst15|labelfile~7_q ;
wire \inst15|labelfile~15_q ;
wire \inst15|labelfile~16_combout ;
wire \inst4|outputPC[7]~0_combout ;
wire \startAddress[7]~input_o ;
wire \inst|rom~26_combout ;
wire \inst|rom~79_combout ;
wire \inst|rom~30_combout ;
wire \inst|rom~28_combout ;
wire \inst|rom~27_combout ;
wire \inst|rom~29_combout ;
wire \inst|rom~31_combout ;
wire \inst|rom~32_combout ;
wire \inst12|opcode~3_combout ;
wire \inst12|Selector0~0_combout ;
wire \inst15|regB[3]~4_combout ;
wire \inst17|regBOut[3]~feeder_combout ;
wire \inst5|ram_rtl_0_bypass[7]~feeder_combout ;
wire \inst5|ram_rtl_0_bypass[8]~feeder_combout ;
wire \inst5|ram_rtl_0_bypass[5]~feeder_combout ;
wire \inst5|ram~0_combout ;
wire \inst5|ram_rtl_0_bypass[3]~feeder_combout ;
wire \inst5|ram_rtl_0_bypass[2]~feeder_combout ;
wire \inst5|ram~1_combout ;
wire \inst5|ram~2_combout ;
wire \inst5|ram_rtl_0_bypass[11]~feeder_combout ;
wire \inst5|ram_rtl_0_bypass[9]~feeder_combout ;
wire \inst5|ram_rtl_0_bypass[12]~feeder_combout ;
wire \inst5|ram~3_combout ;
wire \inst5|ram_rtl_0_bypass[13]~feeder_combout ;
wire \inst5|ram_rtl_0_bypass[16]~feeder_combout ;
wire \inst5|ram~4_combout ;
wire \inst5|ram~5_combout ;
wire \inst5|ram_rtl_0_bypass[30]~feeder_combout ;
wire \inst5|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \inst5|ram~7_combout ;
wire \inst12|labelValue~1_combout ;
wire \inst22|resultOut[6]~feeder_combout ;
wire \bm1|$00000|auto_generated|result_node[6]~1_combout ;
wire \bm3|$00000|auto_generated|result_node[6]~1_combout ;
wire \inst15|labelfile~6feeder_combout ;
wire \inst15|labelfile~6_q ;
wire \inst15|labelfile~14feeder_combout ;
wire \inst15|labelfile~14_q ;
wire \inst15|labelfile~17_combout ;
wire \inst4|Add0~12_combout ;
wire \inst4|outputPC[6]~1_combout ;
wire \startAddress[6]~input_o ;
wire \inst|rom~43_combout ;
wire \inst|rom~80_combout ;
wire \inst|rom~44_combout ;
wire \inst|rom~47_combout ;
wire \inst|rom~45_combout ;
wire \inst|rom~46_combout ;
wire \inst|rom~48_combout ;
wire \inst|rom~49_combout ;
wire \inst|rom~66_combout ;
wire \inst|rom~64_combout ;
wire \inst|rom~63_combout ;
wire \inst|rom~65_combout ;
wire \inst|rom~67_combout ;
wire \inst|rom~60_combout ;
wire \inst|rom~15_combout ;
wire \inst|rom~61_combout ;
wire \inst|rom~62_combout ;
wire \inst|rom~68_combout ;
wire \inst|rom~50_combout ;
wire \inst|rom~51_combout ;
wire \inst|rom~52_combout ;
wire \inst|rom~53_combout ;
wire \inst|rom~57_combout ;
wire \inst|rom~55_combout ;
wire \inst|rom~54_combout ;
wire \inst|rom~56_combout ;
wire \inst|rom~58_combout ;
wire \inst|rom~59_combout ;
wire \inst|rom~70_combout ;
wire \inst|rom~69_combout ;
wire \inst|rom~71_combout ;
wire \inst|rom~72_combout ;
wire \inst|rom~73_combout ;
wire \inst|rom~74_combout ;
wire \inst|rom~75_combout ;
wire \inst|rom~76_combout ;
wire \inst|rom~77_combout ;
wire \inst|rom~78_combout ;
wire \inst6|instructionOut[0]~feeder_combout ;
wire \inst12|WideOr0~0_combout ;
wire \inst12|WideOr0~1_combout ;
wire \inst12|value~0_combout ;
wire \inst12|WideOr6~0_combout ;
wire \inst12|Selector1~0_combout ;
wire \inst15|regfile[0][7]~0_combout ;
wire \inst15|regfile[0][0]~q ;
wire \inst15|regA[0]~7_combout ;
wire \inst5|ram_rtl_0_bypass[17]~feeder_combout ;
wire \inst5|ram_rtl_0_bypass[18]~feeder_combout ;
wire \inst5|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \inst5|ram~13_combout ;
wire \inst22|qOut[0]~feeder_combout ;
wire \inst22|resultOut[0]~feeder_combout ;
wire \inst12|labelValue~7_combout ;
wire \inst17|labelValueOut[0]~feeder_combout ;
wire \bm1|$00000|auto_generated|result_node[0]~7_combout ;
wire \bm3|$00000|auto_generated|result_node[0]~7_combout ;
wire \inst15|labelfile~8feeder_combout ;
wire \inst15|labelfile~8_q ;
wire \inst15|labelfile~0feeder_combout ;
wire \inst15|labelfile~0_q ;
wire \inst15|labelfile~23_combout ;
wire \inst4|outputPC[0]~7_combout ;
wire \startAddress[0]~input_o ;
wire \inst4|Add0~1 ;
wire \inst4|Add0~3 ;
wire \inst4|Add0~4_combout ;
wire \inst15|labelfile~2feeder_combout ;
wire \inst15|labelfile~2_q ;
wire \inst15|labelfile~10feeder_combout ;
wire \inst15|labelfile~10_q ;
wire \inst15|labelfile~21_combout ;
wire \inst4|outputPC[2]~5_combout ;
wire \startAddress[2]~input_o ;
wire \inst4|Add0~5 ;
wire \inst4|Add0~6_combout ;
wire \inst15|labelfile~3feeder_combout ;
wire \inst15|labelfile~3_q ;
wire \inst15|labelfile~11feeder_combout ;
wire \inst15|labelfile~11_q ;
wire \inst15|labelfile~20_combout ;
wire \inst4|outputPC[3]~4_combout ;
wire \startAddress[3]~input_o ;
wire \inst|rom~17_combout ;
wire \inst|rom~16_combout ;
wire \inst|rom~18_combout ;
wire \inst|rom~19_combout ;
wire \inst|rom~23_combout ;
wire \inst|rom~21_combout ;
wire \inst|rom~20_combout ;
wire \inst|rom~22_combout ;
wire \inst|rom~24_combout ;
wire \inst|rom~25_combout ;
wire \inst12|opcode~2_combout ;
wire \inst12|Decoder0~0_combout ;
wire \inst12|branchFlag~q ;
wire \inst15|labelfile~9_q ;
wire \inst15|labelfile~1feeder_combout ;
wire \inst15|labelfile~1_q ;
wire \inst15|labelfile~22_combout ;
wire \inst4|Add0~2_combout ;
wire \inst4|outputPC[1]~6_combout ;
wire \startAddress[1]~input_o ;
wire \inst|rom~8_combout ;
wire \inst|rom~12_combout ;
wire \inst|rom~9_combout ;
wire \inst|rom~10_combout ;
wire \inst|rom~11_combout ;
wire \inst|rom~13_combout ;
wire \inst|rom~5_combout ;
wire \inst|rom~6_combout ;
wire \inst|rom~7_combout ;
wire \inst|rom~14_combout ;
wire \inst12|Equal1~0_combout ;
wire \inst12|labelPassFlagOut~0_combout ;
wire \inst12|labelPassFlagOut~q ;
wire \gaadsf~combout ;
wire \inst6|labelPassFlagOut~q ;
wire \inst12|haltFlag~0_combout ;
wire \inst12|haltFlag~q ;
wire \zero~input_o ;
wire \clk~input_o ;
wire \inst27|5~combout ;
wire \inst6|pcResetFlagOut~feeder_combout ;
wire \inst6|pcResetFlagOut~q ;
wire \inst18|WideOr1~0_combout ;
wire \inst18|Add0~1_cout ;
wire \inst18|Add0~3 ;
wire \inst18|Add0~5 ;
wire \inst18|Add0~7 ;
wire \inst18|Add0~9 ;
wire \inst18|Add0~11 ;
wire \inst18|Add0~13 ;
wire \inst18|Add0~15 ;
wire \inst18|Add0~16_combout ;
wire \inst18|Add0~14_combout ;
wire \inst18|Add0~6_combout ;
wire \inst18|Add0~12_combout ;
wire \inst18|Add0~8_combout ;
wire \inst18|Add0~10_combout ;
wire \inst18|ShiftRight0~0_combout ;
wire \inst18|ShiftRight0~1_combout ;
wire \inst18|Add0~4_combout ;
wire \inst18|Mux2~3_combout ;
wire \inst18|Add0~2_combout ;
wire \inst18|Mux7~0_combout ;
wire \inst18|ShiftLeft1~5_combout ;
wire \inst18|Mux7~1_combout ;
wire \inst18|Mux7~2_combout ;
wire \inst18|Mux7~3_combout ;
wire \inst18|Mux7~4_combout ;
wire \inst18|ShiftRight1~4_combout ;
wire \inst18|Mux7~5_combout ;
wire \inst18|WideOr1~0clkctrl_outclk ;
wire \inst18|ShiftLeft1~9_combout ;
wire \inst18|Mux6~0_combout ;
wire \inst18|Mux6~1_combout ;
wire \inst18|Mux6~2_combout ;
wire \inst18|Mux6~3_combout ;
wire \inst18|Mux4~1_combout ;
wire \inst18|Mux4~2_combout ;
wire \inst18|ShiftLeft1~11_combout ;
wire \inst18|ShiftRight0~4_combout ;
wire \inst18|Mux5~0_combout ;
wire \inst18|Mux5~1_combout ;
wire \inst18|Mux4~0_combout ;
wire \inst18|Mux5~combout ;
wire \inst18|Mux1~0_combout ;
wire \inst18|Mux4~3_combout ;
wire \inst18|ShiftLeft1~10_combout ;
wire \inst18|Mux4~4_combout ;
wire \inst18|Mux4~combout ;
wire \inst18|Mux2~4_combout ;
wire \inst18|Mux2~8_combout ;
wire \inst18|Mux2~5_combout ;
wire \inst18|Mux3~0_combout ;
wire \inst18|Mux3~1_combout ;
wire \inst18|Mux3~combout ;
wire \inst18|Mux2~6_combout ;
wire \inst18|Mux2~7_combout ;
wire \inst18|Mux2~combout ;
wire \inst18|Mux0~0_combout ;
wire \inst18|Mux0~1_combout ;
wire \inst18|Mux0~2_combout ;
wire \inst18|Mux0~3_combout ;
wire \inst18|Mux1~5_combout ;
wire \inst18|Mux1~2_combout ;
wire \inst18|Mux1~3_combout ;
wire \inst18|Mux1~4_combout ;
wire \inst18|Mux1~6_combout ;
wire \inst18|LessThan1~1_cout ;
wire \inst18|LessThan1~3_cout ;
wire \inst18|LessThan1~5_cout ;
wire \inst18|LessThan1~7_cout ;
wire \inst18|LessThan1~9_cout ;
wire \inst18|LessThan1~11_cout ;
wire \inst18|LessThan1~13_cout ;
wire \inst18|LessThan1~14_combout ;
wire \inst18|Mux1~1_combout ;
wire \inst18|LessThan2~1_cout ;
wire \inst18|LessThan2~3_cout ;
wire \inst18|LessThan2~5_cout ;
wire \inst18|LessThan2~7_cout ;
wire \inst18|LessThan2~9_cout ;
wire \inst18|LessThan2~11_cout ;
wire \inst18|LessThan2~13_cout ;
wire \inst18|LessThan2~14_combout ;
wire \inst18|Mux1~7_combout ;
wire \inst4|cycleCounter[0]~45_combout ;
wire \inst4|cycleCounter[1]~15_combout ;
wire \inst4|cycleCounter[1]~16 ;
wire \inst4|cycleCounter[2]~17_combout ;
wire \inst4|cycleCounter[2]~18 ;
wire \inst4|cycleCounter[3]~19_combout ;
wire \inst4|cycleCounter[3]~20 ;
wire \inst4|cycleCounter[4]~21_combout ;
wire \inst4|cycleCounter[4]~22 ;
wire \inst4|cycleCounter[5]~23_combout ;
wire \inst4|cycleCounter[5]~24 ;
wire \inst4|cycleCounter[6]~25_combout ;
wire \inst4|cycleCounter[6]~26 ;
wire \inst4|cycleCounter[7]~27_combout ;
wire \inst4|cycleCounter[7]~28 ;
wire \inst4|cycleCounter[8]~29_combout ;
wire \inst4|cycleCounter[8]~30 ;
wire \inst4|cycleCounter[9]~31_combout ;
wire \inst4|cycleCounter[9]~32 ;
wire \inst4|cycleCounter[10]~33_combout ;
wire \inst4|cycleCounter[10]~34 ;
wire \inst4|cycleCounter[11]~35_combout ;
wire \inst4|cycleCounter[11]~36 ;
wire \inst4|cycleCounter[12]~37_combout ;
wire \inst4|cycleCounter[12]~38 ;
wire \inst4|cycleCounter[13]~39_combout ;
wire \inst4|cycleCounter[13]~40 ;
wire \inst4|cycleCounter[14]~41_combout ;
wire \inst4|cycleCounter[14]~42 ;
wire \inst4|cycleCounter[15]~43_combout ;
wire \inst4|instruction_count[0]~45_combout ;
wire \inst4|instruction_count[1]~15_combout ;
wire \inst4|instruction_count[1]~16 ;
wire \inst4|instruction_count[2]~17_combout ;
wire \inst4|instruction_count[2]~18 ;
wire \inst4|instruction_count[3]~19_combout ;
wire \inst4|instruction_count[3]~20 ;
wire \inst4|instruction_count[4]~21_combout ;
wire \inst4|instruction_count[4]~22 ;
wire \inst4|instruction_count[5]~23_combout ;
wire \inst4|instruction_count[5]~24 ;
wire \inst4|instruction_count[6]~25_combout ;
wire \inst4|instruction_count[6]~26 ;
wire \inst4|instruction_count[7]~27_combout ;
wire \inst4|instruction_count[7]~28 ;
wire \inst4|instruction_count[8]~29_combout ;
wire \inst4|instruction_count[8]~30 ;
wire \inst4|instruction_count[9]~31_combout ;
wire \inst4|instruction_count[9]~32 ;
wire \inst4|instruction_count[10]~33_combout ;
wire \inst4|instruction_count[10]~34 ;
wire \inst4|instruction_count[11]~35_combout ;
wire \inst4|instruction_count[11]~36 ;
wire \inst4|instruction_count[12]~37_combout ;
wire \inst4|instruction_count[12]~38 ;
wire \inst4|instruction_count[13]~39_combout ;
wire \inst4|instruction_count[13]~40 ;
wire \inst4|instruction_count[14]~41_combout ;
wire \inst4|instruction_count[14]~42 ;
wire \inst4|instruction_count[15]~43_combout ;
wire [7:0] \inst4|outputPC ;
wire [15:0] \inst4|cycleCounter ;
wire [7:0] \inst6|instructionOut ;
wire [7:0] \inst15|regA ;
wire [3:0] \inst17|opcodeOut ;
wire [7:0] \inst15|regB ;
wire [15:0] \inst4|instruction_count ;
wire [7:0] \inst17|regAOut ;
wire [7:0] \inst17|regBOut ;
wire [7:0] \inst17|valueOut ;
wire [7:0] \inst17|labelValueOut ;
wire [7:0] \inst22|resultOut ;
wire [7:0] \inst22|labelValueOut ;
wire [7:0] \inst22|qOut ;
wire [7:0] \inst15|branchAddress ;
wire [7:0] \inst12|labelValue ;
wire [3:0] \inst12|rd ;
wire [3:0] \inst12|rs ;
wire [3:0] \inst12|rt ;
wire [7:0] \inst|addr_reg ;
wire [3:0] \inst12|opcode ;
wire [1:0] \inst4|stall_counter ;
wire [0:32] \inst5|ram_rtl_0_bypass ;
wire [7:0] \inst12|value ;
wire [7:0] \inst15|stored_reg ;
wire [7:0] \inst18|overflow ;
wire [7:0] \inst18|result ;

wire [35:0] \inst5|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \inst5|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \inst5|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst5|ram_rtl_0|auto_generated|ram_block1a1  = \inst5|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst5|ram_rtl_0|auto_generated|ram_block1a2  = \inst5|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst5|ram_rtl_0|auto_generated|ram_block1a3  = \inst5|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst5|ram_rtl_0|auto_generated|ram_block1a4  = \inst5|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst5|ram_rtl_0|auto_generated|ram_block1a5  = \inst5|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst5|ram_rtl_0|auto_generated|ram_block1a6  = \inst5|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst5|ram_rtl_0|auto_generated|ram_block1a7  = \inst5|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \clock_out~output (
	.i(\inst27|5~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clock_out~output_o ),
	.obar());
// synopsys translate_off
defparam \clock_out~output .bus_hold = "false";
defparam \clock_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \halt_out~output (
	.i(\inst12|haltFlag~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\halt_out~output_o ),
	.obar());
// synopsys translate_off
defparam \halt_out~output .bus_hold = "false";
defparam \halt_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \outPCResetFlag~output (
	.i(\inst12|outputPCResetFlag~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPCResetFlag~output_o ),
	.obar());
// synopsys translate_off
defparam \outPCResetFlag~output .bus_hold = "false";
defparam \outPCResetFlag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \orOut~output (
	.i(\gaadsf~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\orOut~output_o ),
	.obar());
// synopsys translate_off
defparam \orOut~output .bus_hold = "false";
defparam \orOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \clkoutIFID~output (
	.i(\inst27|5~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clkoutIFID~output_o ),
	.obar());
// synopsys translate_off
defparam \clkoutIFID~output .bus_hold = "false";
defparam \clkoutIFID~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \pcresetIFID~output (
	.i(\inst6|pcResetFlagOut~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcresetIFID~output_o ),
	.obar());
// synopsys translate_off
defparam \pcresetIFID~output .bus_hold = "false";
defparam \pcresetIFID~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \labelpassIFID~output (
	.i(\inst6|labelPassFlagOut~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\labelpassIFID~output_o ),
	.obar());
// synopsys translate_off
defparam \labelpassIFID~output .bus_hold = "false";
defparam \labelpassIFID~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \id_branchFlag~output (
	.i(\inst12|branchFlag~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_branchFlag~output_o ),
	.obar());
// synopsys translate_off
defparam \id_branchFlag~output .bus_hold = "false";
defparam \id_branchFlag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \id_labelPassFlagOut~output (
	.i(\inst12|labelPassFlagOut~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_labelPassFlagOut~output_o ),
	.obar());
// synopsys translate_off
defparam \id_labelPassFlagOut~output .bus_hold = "false";
defparam \id_labelPassFlagOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \id_outputPCResetFlag~output (
	.i(\inst12|outputPCResetFlag~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_outputPCResetFlag~output_o ),
	.obar());
// synopsys translate_off
defparam \id_outputPCResetFlag~output .bus_hold = "false";
defparam \id_outputPCResetFlag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \id_haltFlag~output (
	.i(\inst12|haltFlag~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_haltFlag~output_o ),
	.obar());
// synopsys translate_off
defparam \id_haltFlag~output .bus_hold = "false";
defparam \id_haltFlag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \id_labelFlag~output (
	.i(\inst12|branchFlag~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_labelFlag~output_o ),
	.obar());
// synopsys translate_off
defparam \id_labelFlag~output .bus_hold = "false";
defparam \id_labelFlag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \id_immediateFlag~output (
	.i(\inst12|immediateFlag~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_immediateFlag~output_o ),
	.obar());
// synopsys translate_off
defparam \id_immediateFlag~output .bus_hold = "false";
defparam \id_immediateFlag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \id_signFlag~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_signFlag~output_o ),
	.obar());
// synopsys translate_off
defparam \id_signFlag~output .bus_hold = "false";
defparam \id_signFlag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \id_writemem~output (
	.i(\inst12|writemem~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_writemem~output_o ),
	.obar());
// synopsys translate_off
defparam \id_writemem~output .bus_hold = "false";
defparam \id_writemem~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \id_readmem~output (
	.i(\inst12|readmem~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_readmem~output_o ),
	.obar());
// synopsys translate_off
defparam \id_readmem~output .bus_hold = "false";
defparam \id_readmem~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N2
cycloneive_io_obuf \id_regwrite~output (
	.i(\inst12|regwrite~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_regwrite~output_o ),
	.obar());
// synopsys translate_off
defparam \id_regwrite~output .bus_hold = "false";
defparam \id_regwrite~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \id_clkOut~output (
	.i(\inst27|5~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_clkOut~output_o ),
	.obar());
// synopsys translate_off
defparam \id_clkOut~output .bus_hold = "false";
defparam \id_clkOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \WMB_labelflagOut~output (
	.i(\inst22|labelflagOut~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WMB_labelflagOut~output_o ),
	.obar());
// synopsys translate_off
defparam \WMB_labelflagOut~output .bus_hold = "false";
defparam \WMB_labelflagOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \MWB_readmem~output (
	.i(\inst22|readmemOut~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_readmem~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_readmem~output .bus_hold = "false";
defparam \MWB_readmem~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \ALUM_labelvalueout~output (
	.i(\inst17|labelFlagOut~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_labelvalueout~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_labelvalueout~output .bus_hold = "false";
defparam \ALUM_labelvalueout~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \ALUM_writeMemFlagOut~output (
	.i(\inst17|writeMemFlagOut~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_writeMemFlagOut~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_writeMemFlagOut~output .bus_hold = "false";
defparam \ALUM_writeMemFlagOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \ALUM_readMemFlagOut~output (
	.i(\inst17|readMemFlagOut~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_readMemFlagOut~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_readMemFlagOut~output .bus_hold = "false";
defparam \ALUM_readMemFlagOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \REGALU_labelFlagOut~output (
	.i(\inst17|labelFlagOut~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_labelFlagOut~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_labelFlagOut~output .bus_hold = "false";
defparam \REGALU_labelFlagOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \REGALU_writeMemFlagOut~output (
	.i(\inst17|writeMemFlagOut~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_writeMemFlagOut~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_writeMemFlagOut~output .bus_hold = "false";
defparam \REGALU_writeMemFlagOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \REGALU_readMemFlagOut~output (
	.i(\inst17|readMemFlagOut~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_readMemFlagOut~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_readMemFlagOut~output .bus_hold = "false";
defparam \REGALU_readMemFlagOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \REGALU_immediateFlagOut~output (
	.i(\inst17|immediateFlagOut~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_immediateFlagOut~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_immediateFlagOut~output .bus_hold = "false";
defparam \REGALU_immediateFlagOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \REGALU_signFlagOut~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_signFlagOut~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_signFlagOut~output .bus_hold = "false";
defparam \REGALU_signFlagOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \alu_overflowFlag~output (
	.i(\inst18|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_overflowFlag~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_overflowFlag~output .bus_hold = "false";
defparam \alu_overflowFlag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \alu_lessThanFlag~output (
	.i(!\inst18|lessThanFlag~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_lessThanFlag~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_lessThanFlag~output .bus_hold = "false";
defparam \alu_lessThanFlag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \alu_overflow[7]~output (
	.i(\inst18|overflow [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_overflow[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_overflow[7]~output .bus_hold = "false";
defparam \alu_overflow[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \alu_overflow[6]~output (
	.i(\inst18|overflow [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_overflow[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_overflow[6]~output .bus_hold = "false";
defparam \alu_overflow[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \alu_overflow[5]~output (
	.i(\inst18|overflow [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_overflow[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_overflow[5]~output .bus_hold = "false";
defparam \alu_overflow[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \alu_overflow[4]~output (
	.i(\inst18|overflow [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_overflow[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_overflow[4]~output .bus_hold = "false";
defparam \alu_overflow[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \alu_overflow[3]~output (
	.i(\inst18|overflow [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_overflow[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_overflow[3]~output .bus_hold = "false";
defparam \alu_overflow[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \alu_overflow[2]~output (
	.i(\inst18|overflow [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_overflow[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_overflow[2]~output .bus_hold = "false";
defparam \alu_overflow[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \alu_overflow[1]~output (
	.i(\inst18|overflow [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_overflow[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_overflow[1]~output .bus_hold = "false";
defparam \alu_overflow[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \alu_overflow[0]~output (
	.i(\inst18|overflow [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_overflow[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_overflow[0]~output .bus_hold = "false";
defparam \alu_overflow[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N16
cycloneive_io_obuf \alu_result[7]~output (
	.i(\inst18|result [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_result[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_result[7]~output .bus_hold = "false";
defparam \alu_result[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \alu_result[6]~output (
	.i(\inst18|result [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_result[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_result[6]~output .bus_hold = "false";
defparam \alu_result[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \alu_result[5]~output (
	.i(\inst18|result [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_result[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_result[5]~output .bus_hold = "false";
defparam \alu_result[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \alu_result[4]~output (
	.i(\inst18|result [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_result[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_result[4]~output .bus_hold = "false";
defparam \alu_result[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \alu_result[3]~output (
	.i(\inst18|result [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_result[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_result[3]~output .bus_hold = "false";
defparam \alu_result[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \alu_result[2]~output (
	.i(\inst18|result [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_result[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_result[2]~output .bus_hold = "false";
defparam \alu_result[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \alu_result[1]~output (
	.i(\inst18|result [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_result[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_result[1]~output .bus_hold = "false";
defparam \alu_result[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \alu_result[0]~output (
	.i(\inst18|result [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_result[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_result[0]~output .bus_hold = "false";
defparam \alu_result[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \aluIn0[7]~output (
	.i(\inst17|regAOut [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluIn0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluIn0[7]~output .bus_hold = "false";
defparam \aluIn0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \aluIn0[6]~output (
	.i(\inst17|regAOut [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluIn0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluIn0[6]~output .bus_hold = "false";
defparam \aluIn0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \aluIn0[5]~output (
	.i(\inst17|regAOut [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluIn0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluIn0[5]~output .bus_hold = "false";
defparam \aluIn0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \aluIn0[4]~output (
	.i(\inst17|regAOut [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluIn0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluIn0[4]~output .bus_hold = "false";
defparam \aluIn0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \aluIn0[3]~output (
	.i(\inst17|regAOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluIn0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluIn0[3]~output .bus_hold = "false";
defparam \aluIn0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \aluIn0[2]~output (
	.i(\inst17|regAOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluIn0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluIn0[2]~output .bus_hold = "false";
defparam \aluIn0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \aluIn0[1]~output (
	.i(\inst17|regAOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluIn0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluIn0[1]~output .bus_hold = "false";
defparam \aluIn0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \aluIn0[0]~output (
	.i(\inst17|regAOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluIn0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluIn0[0]~output .bus_hold = "false";
defparam \aluIn0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y5_N16
cycloneive_io_obuf \ALUM_ALUResultOut[7]~output (
	.i(\inst18|result [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_ALUResultOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_ALUResultOut[7]~output .bus_hold = "false";
defparam \ALUM_ALUResultOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \ALUM_ALUResultOut[6]~output (
	.i(\inst18|result [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_ALUResultOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_ALUResultOut[6]~output .bus_hold = "false";
defparam \ALUM_ALUResultOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \ALUM_ALUResultOut[5]~output (
	.i(\inst18|result [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_ALUResultOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_ALUResultOut[5]~output .bus_hold = "false";
defparam \ALUM_ALUResultOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \ALUM_ALUResultOut[4]~output (
	.i(\inst18|result [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_ALUResultOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_ALUResultOut[4]~output .bus_hold = "false";
defparam \ALUM_ALUResultOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \ALUM_ALUResultOut[3]~output (
	.i(\inst18|result [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_ALUResultOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_ALUResultOut[3]~output .bus_hold = "false";
defparam \ALUM_ALUResultOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \ALUM_ALUResultOut[2]~output (
	.i(\inst18|result [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_ALUResultOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_ALUResultOut[2]~output .bus_hold = "false";
defparam \ALUM_ALUResultOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \ALUM_ALUResultOut[1]~output (
	.i(\inst18|result [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_ALUResultOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_ALUResultOut[1]~output .bus_hold = "false";
defparam \ALUM_ALUResultOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \ALUM_ALUResultOut[0]~output (
	.i(\inst18|result [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_ALUResultOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_ALUResultOut[0]~output .bus_hold = "false";
defparam \ALUM_ALUResultOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \ALUM_labelvalueout7~output (
	.i(\inst17|labelValueOut [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_labelvalueout7~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_labelvalueout7~output .bus_hold = "false";
defparam \ALUM_labelvalueout7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \ALUM_labelvalueout6~output (
	.i(\inst17|labelValueOut [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_labelvalueout6~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_labelvalueout6~output .bus_hold = "false";
defparam \ALUM_labelvalueout6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \ALUM_labelvalueout5~output (
	.i(\inst17|labelValueOut [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_labelvalueout5~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_labelvalueout5~output .bus_hold = "false";
defparam \ALUM_labelvalueout5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \ALUM_labelvalueout4~output (
	.i(\inst17|labelValueOut [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_labelvalueout4~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_labelvalueout4~output .bus_hold = "false";
defparam \ALUM_labelvalueout4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \ALUM_labelvalueout3~output (
	.i(\inst17|labelValueOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_labelvalueout3~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_labelvalueout3~output .bus_hold = "false";
defparam \ALUM_labelvalueout3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \ALUM_labelvalueout2~output (
	.i(\inst17|labelValueOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_labelvalueout2~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_labelvalueout2~output .bus_hold = "false";
defparam \ALUM_labelvalueout2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \ALUM_labelvalueout1~output (
	.i(\inst17|labelValueOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_labelvalueout1~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_labelvalueout1~output .bus_hold = "false";
defparam \ALUM_labelvalueout1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \ALUM_labelvalueout0~output (
	.i(\inst17|labelValueOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_labelvalueout0~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_labelvalueout0~output .bus_hold = "false";
defparam \ALUM_labelvalueout0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \ALUM_regAOu[7]~output (
	.i(\inst17|regAOut [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_regAOu[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_regAOu[7]~output .bus_hold = "false";
defparam \ALUM_regAOu[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \ALUM_regAOu[6]~output (
	.i(\inst17|regAOut [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_regAOu[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_regAOu[6]~output .bus_hold = "false";
defparam \ALUM_regAOu[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \ALUM_regAOu[5]~output (
	.i(\inst17|regAOut [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_regAOu[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_regAOu[5]~output .bus_hold = "false";
defparam \ALUM_regAOu[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \ALUM_regAOu[4]~output (
	.i(\inst17|regAOut [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_regAOu[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_regAOu[4]~output .bus_hold = "false";
defparam \ALUM_regAOu[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \ALUM_regAOu[3]~output (
	.i(\inst17|regAOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_regAOu[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_regAOu[3]~output .bus_hold = "false";
defparam \ALUM_regAOu[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \ALUM_regAOu[2]~output (
	.i(\inst17|regAOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_regAOu[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_regAOu[2]~output .bus_hold = "false";
defparam \ALUM_regAOu[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \ALUM_regAOu[1]~output (
	.i(\inst17|regAOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_regAOu[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_regAOu[1]~output .bus_hold = "false";
defparam \ALUM_regAOu[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \ALUM_regAOu[0]~output (
	.i(\inst17|regAOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_regAOu[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_regAOu[0]~output .bus_hold = "false";
defparam \ALUM_regAOu[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \ALUM_regBOut[7]~output (
	.i(\inst17|regBOut [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_regBOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_regBOut[7]~output .bus_hold = "false";
defparam \ALUM_regBOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \ALUM_regBOut[6]~output (
	.i(\inst17|regBOut [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_regBOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_regBOut[6]~output .bus_hold = "false";
defparam \ALUM_regBOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \ALUM_regBOut[5]~output (
	.i(\inst17|regBOut [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_regBOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_regBOut[5]~output .bus_hold = "false";
defparam \ALUM_regBOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \ALUM_regBOut[4]~output (
	.i(\inst17|regBOut [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_regBOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_regBOut[4]~output .bus_hold = "false";
defparam \ALUM_regBOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \ALUM_regBOut[3]~output (
	.i(\inst17|regBOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_regBOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_regBOut[3]~output .bus_hold = "false";
defparam \ALUM_regBOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \ALUM_regBOut[2]~output (
	.i(\inst17|regBOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_regBOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_regBOut[2]~output .bus_hold = "false";
defparam \ALUM_regBOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \ALUM_regBOut[1]~output (
	.i(\inst17|regBOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_regBOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_regBOut[1]~output .bus_hold = "false";
defparam \ALUM_regBOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \ALUM_regBOut[0]~output (
	.i(\inst17|regBOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUM_regBOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUM_regBOut[0]~output .bus_hold = "false";
defparam \ALUM_regBOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \BUSMUX_result[7]~output (
	.i(\bm2|$00000|auto_generated|result_node[7]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result[7]~output .bus_hold = "false";
defparam \BUSMUX_result[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \BUSMUX_result[6]~output (
	.i(\bm2|$00000|auto_generated|result_node[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result[6]~output .bus_hold = "false";
defparam \BUSMUX_result[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \BUSMUX_result[5]~output (
	.i(\bm2|$00000|auto_generated|result_node[5]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result[5]~output .bus_hold = "false";
defparam \BUSMUX_result[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \BUSMUX_result[4]~output (
	.i(\bm2|$00000|auto_generated|result_node[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result[4]~output .bus_hold = "false";
defparam \BUSMUX_result[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \BUSMUX_result[3]~output (
	.i(\bm2|$00000|auto_generated|result_node[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result[3]~output .bus_hold = "false";
defparam \BUSMUX_result[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \BUSMUX_result[2]~output (
	.i(!\bm2|$00000|auto_generated|result_node[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result[2]~output .bus_hold = "false";
defparam \BUSMUX_result[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \BUSMUX_result[1]~output (
	.i(\bm2|$00000|auto_generated|result_node[1]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result[1]~output .bus_hold = "false";
defparam \BUSMUX_result[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \BUSMUX_result[0]~output (
	.i(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result[0]~output .bus_hold = "false";
defparam \BUSMUX_result[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \BUSMUX_result_bm1[7]~output (
	.i(\bm1|$00000|auto_generated|result_node[7]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result_bm1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result_bm1[7]~output .bus_hold = "false";
defparam \BUSMUX_result_bm1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \BUSMUX_result_bm1[6]~output (
	.i(\bm1|$00000|auto_generated|result_node[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result_bm1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result_bm1[6]~output .bus_hold = "false";
defparam \BUSMUX_result_bm1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \BUSMUX_result_bm1[5]~output (
	.i(\bm1|$00000|auto_generated|result_node[5]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result_bm1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result_bm1[5]~output .bus_hold = "false";
defparam \BUSMUX_result_bm1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \BUSMUX_result_bm1[4]~output (
	.i(\bm1|$00000|auto_generated|result_node[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result_bm1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result_bm1[4]~output .bus_hold = "false";
defparam \BUSMUX_result_bm1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y9_N23
cycloneive_io_obuf \BUSMUX_result_bm1[3]~output (
	.i(\bm1|$00000|auto_generated|result_node[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result_bm1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result_bm1[3]~output .bus_hold = "false";
defparam \BUSMUX_result_bm1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \BUSMUX_result_bm1[2]~output (
	.i(\bm1|$00000|auto_generated|result_node[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result_bm1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result_bm1[2]~output .bus_hold = "false";
defparam \BUSMUX_result_bm1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \BUSMUX_result_bm1[1]~output (
	.i(\bm1|$00000|auto_generated|result_node[1]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result_bm1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result_bm1[1]~output .bus_hold = "false";
defparam \BUSMUX_result_bm1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \BUSMUX_result_bm1[0]~output (
	.i(\bm1|$00000|auto_generated|result_node[0]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result_bm1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result_bm1[0]~output .bus_hold = "false";
defparam \BUSMUX_result_bm1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \BUSMUX_result_bm3[7]~output (
	.i(\bm3|$00000|auto_generated|result_node[7]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result_bm3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result_bm3[7]~output .bus_hold = "false";
defparam \BUSMUX_result_bm3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \BUSMUX_result_bm3[6]~output (
	.i(\bm3|$00000|auto_generated|result_node[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result_bm3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result_bm3[6]~output .bus_hold = "false";
defparam \BUSMUX_result_bm3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \BUSMUX_result_bm3[5]~output (
	.i(\bm3|$00000|auto_generated|result_node[5]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result_bm3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result_bm3[5]~output .bus_hold = "false";
defparam \BUSMUX_result_bm3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \BUSMUX_result_bm3[4]~output (
	.i(\bm3|$00000|auto_generated|result_node[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result_bm3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result_bm3[4]~output .bus_hold = "false";
defparam \BUSMUX_result_bm3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \BUSMUX_result_bm3[3]~output (
	.i(\bm3|$00000|auto_generated|result_node[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result_bm3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result_bm3[3]~output .bus_hold = "false";
defparam \BUSMUX_result_bm3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \BUSMUX_result_bm3[2]~output (
	.i(\bm3|$00000|auto_generated|result_node[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result_bm3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result_bm3[2]~output .bus_hold = "false";
defparam \BUSMUX_result_bm3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \BUSMUX_result_bm3[1]~output (
	.i(\bm3|$00000|auto_generated|result_node[1]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result_bm3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result_bm3[1]~output .bus_hold = "false";
defparam \BUSMUX_result_bm3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \BUSMUX_result_bm3[0]~output (
	.i(\bm3|$00000|auto_generated|result_node[0]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMUX_result_bm3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMUX_result_bm3[0]~output .bus_hold = "false";
defparam \BUSMUX_result_bm3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \currentpc[7]~output (
	.i(\inst4|outputPC [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentpc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentpc[7]~output .bus_hold = "false";
defparam \currentpc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \currentpc[6]~output (
	.i(\inst4|outputPC [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentpc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentpc[6]~output .bus_hold = "false";
defparam \currentpc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \currentpc[5]~output (
	.i(\inst4|outputPC [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentpc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentpc[5]~output .bus_hold = "false";
defparam \currentpc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \currentpc[4]~output (
	.i(\inst4|outputPC [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentpc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentpc[4]~output .bus_hold = "false";
defparam \currentpc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \currentpc[3]~output (
	.i(\inst4|outputPC [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentpc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentpc[3]~output .bus_hold = "false";
defparam \currentpc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \currentpc[2]~output (
	.i(\inst4|outputPC [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentpc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentpc[2]~output .bus_hold = "false";
defparam \currentpc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \currentpc[1]~output (
	.i(\inst4|outputPC [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentpc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentpc[1]~output .bus_hold = "false";
defparam \currentpc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \currentpc[0]~output (
	.i(\inst4|outputPC [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentpc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentpc[0]~output .bus_hold = "false";
defparam \currentpc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \cycleCounter[15]~output (
	.i(\inst4|cycleCounter [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycleCounter[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycleCounter[15]~output .bus_hold = "false";
defparam \cycleCounter[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \cycleCounter[14]~output (
	.i(\inst4|cycleCounter [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycleCounter[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycleCounter[14]~output .bus_hold = "false";
defparam \cycleCounter[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \cycleCounter[13]~output (
	.i(\inst4|cycleCounter [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycleCounter[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycleCounter[13]~output .bus_hold = "false";
defparam \cycleCounter[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \cycleCounter[12]~output (
	.i(\inst4|cycleCounter [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycleCounter[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycleCounter[12]~output .bus_hold = "false";
defparam \cycleCounter[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \cycleCounter[11]~output (
	.i(\inst4|cycleCounter [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycleCounter[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycleCounter[11]~output .bus_hold = "false";
defparam \cycleCounter[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \cycleCounter[10]~output (
	.i(\inst4|cycleCounter [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycleCounter[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycleCounter[10]~output .bus_hold = "false";
defparam \cycleCounter[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \cycleCounter[9]~output (
	.i(\inst4|cycleCounter [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycleCounter[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycleCounter[9]~output .bus_hold = "false";
defparam \cycleCounter[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \cycleCounter[8]~output (
	.i(\inst4|cycleCounter [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycleCounter[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycleCounter[8]~output .bus_hold = "false";
defparam \cycleCounter[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \cycleCounter[7]~output (
	.i(\inst4|cycleCounter [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycleCounter[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycleCounter[7]~output .bus_hold = "false";
defparam \cycleCounter[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \cycleCounter[6]~output (
	.i(\inst4|cycleCounter [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycleCounter[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycleCounter[6]~output .bus_hold = "false";
defparam \cycleCounter[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \cycleCounter[5]~output (
	.i(\inst4|cycleCounter [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycleCounter[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycleCounter[5]~output .bus_hold = "false";
defparam \cycleCounter[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \cycleCounter[4]~output (
	.i(\inst4|cycleCounter [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycleCounter[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycleCounter[4]~output .bus_hold = "false";
defparam \cycleCounter[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \cycleCounter[3]~output (
	.i(\inst4|cycleCounter [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycleCounter[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycleCounter[3]~output .bus_hold = "false";
defparam \cycleCounter[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \cycleCounter[2]~output (
	.i(\inst4|cycleCounter [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycleCounter[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycleCounter[2]~output .bus_hold = "false";
defparam \cycleCounter[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \cycleCounter[1]~output (
	.i(\inst4|cycleCounter [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycleCounter[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycleCounter[1]~output .bus_hold = "false";
defparam \cycleCounter[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \cycleCounter[0]~output (
	.i(\inst4|cycleCounter [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycleCounter[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycleCounter[0]~output .bus_hold = "false";
defparam \cycleCounter[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \id_branchAddress[7]~output (
	.i(\inst15|branchAddress [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_branchAddress[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_branchAddress[7]~output .bus_hold = "false";
defparam \id_branchAddress[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \id_branchAddress[6]~output (
	.i(\inst15|branchAddress [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_branchAddress[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_branchAddress[6]~output .bus_hold = "false";
defparam \id_branchAddress[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \id_branchAddress[5]~output (
	.i(\inst15|branchAddress [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_branchAddress[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_branchAddress[5]~output .bus_hold = "false";
defparam \id_branchAddress[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \id_branchAddress[4]~output (
	.i(\inst15|branchAddress [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_branchAddress[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_branchAddress[4]~output .bus_hold = "false";
defparam \id_branchAddress[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \id_branchAddress[3]~output (
	.i(\inst15|branchAddress [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_branchAddress[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_branchAddress[3]~output .bus_hold = "false";
defparam \id_branchAddress[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \id_branchAddress[2]~output (
	.i(\inst15|branchAddress [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_branchAddress[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_branchAddress[2]~output .bus_hold = "false";
defparam \id_branchAddress[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \id_branchAddress[1]~output (
	.i(\inst15|branchAddress [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_branchAddress[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_branchAddress[1]~output .bus_hold = "false";
defparam \id_branchAddress[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \id_branchAddress[0]~output (
	.i(\inst15|branchAddress [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_branchAddress[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_branchAddress[0]~output .bus_hold = "false";
defparam \id_branchAddress[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \id_labelValue[7]~output (
	.i(\inst12|labelValue [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_labelValue[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_labelValue[7]~output .bus_hold = "false";
defparam \id_labelValue[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \id_labelValue[6]~output (
	.i(\inst12|labelValue [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_labelValue[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_labelValue[6]~output .bus_hold = "false";
defparam \id_labelValue[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \id_labelValue[5]~output (
	.i(\inst12|labelValue [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_labelValue[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_labelValue[5]~output .bus_hold = "false";
defparam \id_labelValue[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \id_labelValue[4]~output (
	.i(\inst12|labelValue [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_labelValue[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_labelValue[4]~output .bus_hold = "false";
defparam \id_labelValue[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \id_labelValue[3]~output (
	.i(\inst12|labelValue [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_labelValue[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_labelValue[3]~output .bus_hold = "false";
defparam \id_labelValue[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N9
cycloneive_io_obuf \id_labelValue[2]~output (
	.i(\inst12|labelValue [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_labelValue[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_labelValue[2]~output .bus_hold = "false";
defparam \id_labelValue[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \id_labelValue[1]~output (
	.i(\inst12|labelValue [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_labelValue[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_labelValue[1]~output .bus_hold = "false";
defparam \id_labelValue[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \id_labelValue[0]~output (
	.i(\inst12|labelValue [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_labelValue[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_labelValue[0]~output .bus_hold = "false";
defparam \id_labelValue[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \id_rd2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_rd2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_rd2[3]~output .bus_hold = "false";
defparam \id_rd2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \id_rd2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_rd2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_rd2[2]~output .bus_hold = "false";
defparam \id_rd2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \id_rd2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_rd2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_rd2[1]~output .bus_hold = "false";
defparam \id_rd2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \id_rd2[0]~output (
	.i(\inst12|rd [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_rd2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_rd2[0]~output .bus_hold = "false";
defparam \id_rd2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \id_regA[7]~output (
	.i(\inst15|regA [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_regA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_regA[7]~output .bus_hold = "false";
defparam \id_regA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \id_regA[6]~output (
	.i(\inst15|regA [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_regA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_regA[6]~output .bus_hold = "false";
defparam \id_regA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \id_regA[5]~output (
	.i(\inst15|regA [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_regA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_regA[5]~output .bus_hold = "false";
defparam \id_regA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \id_regA[4]~output (
	.i(\inst15|regA [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_regA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_regA[4]~output .bus_hold = "false";
defparam \id_regA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \id_regA[3]~output (
	.i(\inst15|regA [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_regA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_regA[3]~output .bus_hold = "false";
defparam \id_regA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \id_regA[2]~output (
	.i(\inst15|regA [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_regA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_regA[2]~output .bus_hold = "false";
defparam \id_regA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \id_regA[1]~output (
	.i(\inst15|regA [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_regA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_regA[1]~output .bus_hold = "false";
defparam \id_regA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \id_regA[0]~output (
	.i(\inst15|regA [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_regA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_regA[0]~output .bus_hold = "false";
defparam \id_regA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N9
cycloneive_io_obuf \id_regB[7]~output (
	.i(\inst15|regB [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_regB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_regB[7]~output .bus_hold = "false";
defparam \id_regB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \id_regB[6]~output (
	.i(\inst15|regB [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_regB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_regB[6]~output .bus_hold = "false";
defparam \id_regB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \id_regB[5]~output (
	.i(\inst15|regB [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_regB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_regB[5]~output .bus_hold = "false";
defparam \id_regB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N9
cycloneive_io_obuf \id_regB[4]~output (
	.i(\inst15|regB [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_regB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_regB[4]~output .bus_hold = "false";
defparam \id_regB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \id_regB[3]~output (
	.i(\inst15|regB [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_regB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_regB[3]~output .bus_hold = "false";
defparam \id_regB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \id_regB[2]~output (
	.i(\inst15|regB [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_regB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_regB[2]~output .bus_hold = "false";
defparam \id_regB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \id_regB[1]~output (
	.i(\inst15|regB [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_regB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_regB[1]~output .bus_hold = "false";
defparam \id_regB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \id_regB[0]~output (
	.i(\inst15|regB [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_regB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_regB[0]~output .bus_hold = "false";
defparam \id_regB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \id_rs[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_rs[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_rs[3]~output .bus_hold = "false";
defparam \id_rs[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \id_rs[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_rs[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_rs[2]~output .bus_hold = "false";
defparam \id_rs[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \id_rs[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_rs[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_rs[1]~output .bus_hold = "false";
defparam \id_rs[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \id_rs[0]~output (
	.i(\inst12|rs [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_rs[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_rs[0]~output .bus_hold = "false";
defparam \id_rs[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \id_rt1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_rt1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_rt1[3]~output .bus_hold = "false";
defparam \id_rt1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \id_rt1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_rt1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_rt1[2]~output .bus_hold = "false";
defparam \id_rt1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \id_rt1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_rt1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_rt1[1]~output .bus_hold = "false";
defparam \id_rt1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \id_rt1[0]~output (
	.i(\inst12|rt [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_rt1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \id_rt1[0]~output .bus_hold = "false";
defparam \id_rt1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \instruction_count[15]~output (
	.i(\inst4|instruction_count [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_count[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_count[15]~output .bus_hold = "false";
defparam \instruction_count[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \instruction_count[14]~output (
	.i(\inst4|instruction_count [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_count[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_count[14]~output .bus_hold = "false";
defparam \instruction_count[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \instruction_count[13]~output (
	.i(\inst4|instruction_count [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_count[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_count[13]~output .bus_hold = "false";
defparam \instruction_count[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \instruction_count[12]~output (
	.i(\inst4|instruction_count [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_count[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_count[12]~output .bus_hold = "false";
defparam \instruction_count[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \instruction_count[11]~output (
	.i(\inst4|instruction_count [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_count[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_count[11]~output .bus_hold = "false";
defparam \instruction_count[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \instruction_count[10]~output (
	.i(\inst4|instruction_count [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_count[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_count[10]~output .bus_hold = "false";
defparam \instruction_count[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \instruction_count[9]~output (
	.i(\inst4|instruction_count [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_count[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_count[9]~output .bus_hold = "false";
defparam \instruction_count[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \instruction_count[8]~output (
	.i(\inst4|instruction_count [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_count[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_count[8]~output .bus_hold = "false";
defparam \instruction_count[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \instruction_count[7]~output (
	.i(\inst4|instruction_count [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_count[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_count[7]~output .bus_hold = "false";
defparam \instruction_count[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \instruction_count[6]~output (
	.i(\inst4|instruction_count [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_count[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_count[6]~output .bus_hold = "false";
defparam \instruction_count[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \instruction_count[5]~output (
	.i(\inst4|instruction_count [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_count[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_count[5]~output .bus_hold = "false";
defparam \instruction_count[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \instruction_count[4]~output (
	.i(\inst4|instruction_count [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_count[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_count[4]~output .bus_hold = "false";
defparam \instruction_count[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \instruction_count[3]~output (
	.i(\inst4|instruction_count [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_count[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_count[3]~output .bus_hold = "false";
defparam \instruction_count[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \instruction_count[2]~output (
	.i(\inst4|instruction_count [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_count[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_count[2]~output .bus_hold = "false";
defparam \instruction_count[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \instruction_count[1]~output (
	.i(\inst4|instruction_count [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_count[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_count[1]~output .bus_hold = "false";
defparam \instruction_count[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \instruction_count[0]~output (
	.i(\inst4|instruction_count [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_count[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_count[0]~output .bus_hold = "false";
defparam \instruction_count[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \instruction_value[7]~output (
	.i(\inst|rom~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_value[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_value[7]~output .bus_hold = "false";
defparam \instruction_value[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \instruction_value[6]~output (
	.i(\inst|rom~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_value[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_value[6]~output .bus_hold = "false";
defparam \instruction_value[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \instruction_value[5]~output (
	.i(\inst|rom~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_value[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_value[5]~output .bus_hold = "false";
defparam \instruction_value[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \instruction_value[4]~output (
	.i(\inst|rom~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_value[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_value[4]~output .bus_hold = "false";
defparam \instruction_value[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \instruction_value[3]~output (
	.i(\inst|rom~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_value[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_value[3]~output .bus_hold = "false";
defparam \instruction_value[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N23
cycloneive_io_obuf \instruction_value[2]~output (
	.i(\inst|rom~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_value[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_value[2]~output .bus_hold = "false";
defparam \instruction_value[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \instruction_value[1]~output (
	.i(\inst|rom~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_value[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_value[1]~output .bus_hold = "false";
defparam \instruction_value[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \instruction_value[0]~output (
	.i(\inst|rom~78_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_value[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_value[0]~output .bus_hold = "false";
defparam \instruction_value[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \instructionOutIFID[7]~output (
	.i(\inst6|instructionOut [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOutIFID[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOutIFID[7]~output .bus_hold = "false";
defparam \instructionOutIFID[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \instructionOutIFID[6]~output (
	.i(\inst6|instructionOut [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOutIFID[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOutIFID[6]~output .bus_hold = "false";
defparam \instructionOutIFID[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \instructionOutIFID[5]~output (
	.i(\inst6|instructionOut [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOutIFID[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOutIFID[5]~output .bus_hold = "false";
defparam \instructionOutIFID[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \instructionOutIFID[4]~output (
	.i(\inst6|instructionOut [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOutIFID[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOutIFID[4]~output .bus_hold = "false";
defparam \instructionOutIFID[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \instructionOutIFID[3]~output (
	.i(\inst6|instructionOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOutIFID[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOutIFID[3]~output .bus_hold = "false";
defparam \instructionOutIFID[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \instructionOutIFID[2]~output (
	.i(\inst6|instructionOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOutIFID[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOutIFID[2]~output .bus_hold = "false";
defparam \instructionOutIFID[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \instructionOutIFID[1]~output (
	.i(\inst6|instructionOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOutIFID[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOutIFID[1]~output .bus_hold = "false";
defparam \instructionOutIFID[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \instructionOutIFID[0]~output (
	.i(\inst6|instructionOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOutIFID[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOutIFID[0]~output .bus_hold = "false";
defparam \instructionOutIFID[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \MWB_labelValueOut[7]~output (
	.i(\inst22|labelValueOut [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_labelValueOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_labelValueOut[7]~output .bus_hold = "false";
defparam \MWB_labelValueOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \MWB_labelValueOut[6]~output (
	.i(\inst22|labelValueOut [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_labelValueOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_labelValueOut[6]~output .bus_hold = "false";
defparam \MWB_labelValueOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \MWB_labelValueOut[5]~output (
	.i(\inst22|labelValueOut [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_labelValueOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_labelValueOut[5]~output .bus_hold = "false";
defparam \MWB_labelValueOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \MWB_labelValueOut[4]~output (
	.i(\inst22|labelValueOut [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_labelValueOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_labelValueOut[4]~output .bus_hold = "false";
defparam \MWB_labelValueOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \MWB_labelValueOut[3]~output (
	.i(\inst22|labelValueOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_labelValueOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_labelValueOut[3]~output .bus_hold = "false";
defparam \MWB_labelValueOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \MWB_labelValueOut[2]~output (
	.i(\inst22|labelValueOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_labelValueOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_labelValueOut[2]~output .bus_hold = "false";
defparam \MWB_labelValueOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \MWB_labelValueOut[1]~output (
	.i(\inst22|labelValueOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_labelValueOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_labelValueOut[1]~output .bus_hold = "false";
defparam \MWB_labelValueOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N2
cycloneive_io_obuf \MWB_labelValueOut[0]~output (
	.i(\inst22|labelValueOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_labelValueOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_labelValueOut[0]~output .bus_hold = "false";
defparam \MWB_labelValueOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \MWB_qout[7]~output (
	.i(\inst22|qOut [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_qout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_qout[7]~output .bus_hold = "false";
defparam \MWB_qout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \MWB_qout[6]~output (
	.i(\inst22|qOut [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_qout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_qout[6]~output .bus_hold = "false";
defparam \MWB_qout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \MWB_qout[5]~output (
	.i(\inst22|qOut [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_qout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_qout[5]~output .bus_hold = "false";
defparam \MWB_qout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \MWB_qout[4]~output (
	.i(\inst22|qOut [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_qout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_qout[4]~output .bus_hold = "false";
defparam \MWB_qout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \MWB_qout[3]~output (
	.i(\inst22|qOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_qout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_qout[3]~output .bus_hold = "false";
defparam \MWB_qout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \MWB_qout[2]~output (
	.i(\inst22|qOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_qout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_qout[2]~output .bus_hold = "false";
defparam \MWB_qout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \MWB_qout[1]~output (
	.i(\inst22|qOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_qout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_qout[1]~output .bus_hold = "false";
defparam \MWB_qout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \MWB_qout[0]~output (
	.i(\inst22|qOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_qout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_qout[0]~output .bus_hold = "false";
defparam \MWB_qout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \MWB_resultout[7]~output (
	.i(\inst22|resultOut [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_resultout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_resultout[7]~output .bus_hold = "false";
defparam \MWB_resultout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \MWB_resultout[6]~output (
	.i(\inst22|resultOut [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_resultout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_resultout[6]~output .bus_hold = "false";
defparam \MWB_resultout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \MWB_resultout[5]~output (
	.i(\inst22|resultOut [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_resultout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_resultout[5]~output .bus_hold = "false";
defparam \MWB_resultout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y7_N16
cycloneive_io_obuf \MWB_resultout[4]~output (
	.i(\inst22|resultOut [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_resultout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_resultout[4]~output .bus_hold = "false";
defparam \MWB_resultout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \MWB_resultout[3]~output (
	.i(\inst22|resultOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_resultout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_resultout[3]~output .bus_hold = "false";
defparam \MWB_resultout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \MWB_resultout[2]~output (
	.i(\inst22|resultOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_resultout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_resultout[2]~output .bus_hold = "false";
defparam \MWB_resultout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \MWB_resultout[1]~output (
	.i(\inst22|resultOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_resultout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_resultout[1]~output .bus_hold = "false";
defparam \MWB_resultout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y6_N16
cycloneive_io_obuf \MWB_resultout[0]~output (
	.i(\inst22|resultOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWB_resultout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MWB_resultout[0]~output .bus_hold = "false";
defparam \MWB_resultout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \opcode_out[3]~output (
	.i(\inst12|opcode [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode_out[3]~output .bus_hold = "false";
defparam \opcode_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \opcode_out[2]~output (
	.i(\inst12|opcode [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode_out[2]~output .bus_hold = "false";
defparam \opcode_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \opcode_out[1]~output (
	.i(\inst12|opcode [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode_out[1]~output .bus_hold = "false";
defparam \opcode_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \opcode_out[0]~output (
	.i(\inst12|opcode [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode_out[0]~output .bus_hold = "false";
defparam \opcode_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \pcOutIFID[7]~output (
	.i(\inst|addr_reg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcOutIFID[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcOutIFID[7]~output .bus_hold = "false";
defparam \pcOutIFID[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \pcOutIFID[6]~output (
	.i(\inst|addr_reg [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcOutIFID[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcOutIFID[6]~output .bus_hold = "false";
defparam \pcOutIFID[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \pcOutIFID[5]~output (
	.i(\inst|addr_reg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcOutIFID[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcOutIFID[5]~output .bus_hold = "false";
defparam \pcOutIFID[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \pcOutIFID[4]~output (
	.i(\inst|addr_reg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcOutIFID[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcOutIFID[4]~output .bus_hold = "false";
defparam \pcOutIFID[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \pcOutIFID[3]~output (
	.i(\inst|addr_reg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcOutIFID[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcOutIFID[3]~output .bus_hold = "false";
defparam \pcOutIFID[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \pcOutIFID[2]~output (
	.i(\inst|addr_reg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcOutIFID[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcOutIFID[2]~output .bus_hold = "false";
defparam \pcOutIFID[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \pcOutIFID[1]~output (
	.i(\inst|addr_reg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcOutIFID[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcOutIFID[1]~output .bus_hold = "false";
defparam \pcOutIFID[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \pcOutIFID[0]~output (
	.i(\inst|addr_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcOutIFID[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcOutIFID[0]~output .bus_hold = "false";
defparam \pcOutIFID[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \ramAddrIn[7]~output (
	.i(\inst17|regBOut [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramAddrIn[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramAddrIn[7]~output .bus_hold = "false";
defparam \ramAddrIn[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \ramAddrIn[6]~output (
	.i(\inst17|regBOut [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramAddrIn[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramAddrIn[6]~output .bus_hold = "false";
defparam \ramAddrIn[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \ramAddrIn[5]~output (
	.i(\inst17|regBOut [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramAddrIn[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramAddrIn[5]~output .bus_hold = "false";
defparam \ramAddrIn[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \ramAddrIn[4]~output (
	.i(\inst17|regBOut [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramAddrIn[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramAddrIn[4]~output .bus_hold = "false";
defparam \ramAddrIn[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \ramAddrIn[3]~output (
	.i(\inst17|regBOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramAddrIn[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramAddrIn[3]~output .bus_hold = "false";
defparam \ramAddrIn[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \ramAddrIn[2]~output (
	.i(\inst17|regBOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramAddrIn[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramAddrIn[2]~output .bus_hold = "false";
defparam \ramAddrIn[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \ramAddrIn[1]~output (
	.i(\inst17|regBOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramAddrIn[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramAddrIn[1]~output .bus_hold = "false";
defparam \ramAddrIn[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \ramAddrIn[0]~output (
	.i(\inst17|regBOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramAddrIn[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramAddrIn[0]~output .bus_hold = "false";
defparam \ramAddrIn[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \ramDataIn[7]~output (
	.i(\inst17|regAOut [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramDataIn[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramDataIn[7]~output .bus_hold = "false";
defparam \ramDataIn[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \ramDataIn[6]~output (
	.i(\inst17|regAOut [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramDataIn[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramDataIn[6]~output .bus_hold = "false";
defparam \ramDataIn[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \ramDataIn[5]~output (
	.i(\inst17|regAOut [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramDataIn[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramDataIn[5]~output .bus_hold = "false";
defparam \ramDataIn[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \ramDataIn[4]~output (
	.i(\inst17|regAOut [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramDataIn[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramDataIn[4]~output .bus_hold = "false";
defparam \ramDataIn[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \ramDataIn[3]~output (
	.i(\inst17|regAOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramDataIn[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramDataIn[3]~output .bus_hold = "false";
defparam \ramDataIn[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \ramDataIn[2]~output (
	.i(\inst17|regAOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramDataIn[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramDataIn[2]~output .bus_hold = "false";
defparam \ramDataIn[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \ramDataIn[1]~output (
	.i(\inst17|regAOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramDataIn[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramDataIn[1]~output .bus_hold = "false";
defparam \ramDataIn[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \ramDataIn[0]~output (
	.i(\inst17|regAOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramDataIn[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramDataIn[0]~output .bus_hold = "false";
defparam \ramDataIn[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \ramOut[7]~output (
	.i(\inst5|ram~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramOut[7]~output .bus_hold = "false";
defparam \ramOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \ramOut[6]~output (
	.i(\inst5|ram~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramOut[6]~output .bus_hold = "false";
defparam \ramOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \ramOut[5]~output (
	.i(\inst5|ram~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramOut[5]~output .bus_hold = "false";
defparam \ramOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \ramOut[4]~output (
	.i(\inst5|ram~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramOut[4]~output .bus_hold = "false";
defparam \ramOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \ramOut[3]~output (
	.i(\inst5|ram~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramOut[3]~output .bus_hold = "false";
defparam \ramOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \ramOut[2]~output (
	.i(\inst5|ram~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramOut[2]~output .bus_hold = "false";
defparam \ramOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \ramOut[1]~output (
	.i(\inst5|ram~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramOut[1]~output .bus_hold = "false";
defparam \ramOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N9
cycloneive_io_obuf \ramOut[0]~output (
	.i(\inst5|ram~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ramOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ramOut[0]~output .bus_hold = "false";
defparam \ramOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \REGALU_labelValueOut[7]~output (
	.i(\inst17|labelValueOut [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_labelValueOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_labelValueOut[7]~output .bus_hold = "false";
defparam \REGALU_labelValueOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \REGALU_labelValueOut[6]~output (
	.i(\inst17|labelValueOut [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_labelValueOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_labelValueOut[6]~output .bus_hold = "false";
defparam \REGALU_labelValueOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \REGALU_labelValueOut[5]~output (
	.i(\inst17|labelValueOut [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_labelValueOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_labelValueOut[5]~output .bus_hold = "false";
defparam \REGALU_labelValueOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \REGALU_labelValueOut[4]~output (
	.i(\inst17|labelValueOut [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_labelValueOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_labelValueOut[4]~output .bus_hold = "false";
defparam \REGALU_labelValueOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N2
cycloneive_io_obuf \REGALU_labelValueOut[3]~output (
	.i(\inst17|labelValueOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_labelValueOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_labelValueOut[3]~output .bus_hold = "false";
defparam \REGALU_labelValueOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \REGALU_labelValueOut[2]~output (
	.i(\inst17|labelValueOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_labelValueOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_labelValueOut[2]~output .bus_hold = "false";
defparam \REGALU_labelValueOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \REGALU_labelValueOut[1]~output (
	.i(\inst17|labelValueOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_labelValueOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_labelValueOut[1]~output .bus_hold = "false";
defparam \REGALU_labelValueOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \REGALU_labelValueOut[0]~output (
	.i(\inst17|labelValueOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_labelValueOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_labelValueOut[0]~output .bus_hold = "false";
defparam \REGALU_labelValueOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \REGALU_opcodeOut[3]~output (
	.i(\inst17|opcodeOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_opcodeOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_opcodeOut[3]~output .bus_hold = "false";
defparam \REGALU_opcodeOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \REGALU_opcodeOut[2]~output (
	.i(\inst17|opcodeOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_opcodeOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_opcodeOut[2]~output .bus_hold = "false";
defparam \REGALU_opcodeOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \REGALU_opcodeOut[1]~output (
	.i(\inst17|opcodeOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_opcodeOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_opcodeOut[1]~output .bus_hold = "false";
defparam \REGALU_opcodeOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \REGALU_opcodeOut[0]~output (
	.i(\inst17|opcodeOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_opcodeOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_opcodeOut[0]~output .bus_hold = "false";
defparam \REGALU_opcodeOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \REGALU_regAOut[7]~output (
	.i(\inst17|regAOut [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_regAOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_regAOut[7]~output .bus_hold = "false";
defparam \REGALU_regAOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \REGALU_regAOut[6]~output (
	.i(\inst17|regAOut [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_regAOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_regAOut[6]~output .bus_hold = "false";
defparam \REGALU_regAOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \REGALU_regAOut[5]~output (
	.i(\inst17|regAOut [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_regAOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_regAOut[5]~output .bus_hold = "false";
defparam \REGALU_regAOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \REGALU_regAOut[4]~output (
	.i(\inst17|regAOut [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_regAOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_regAOut[4]~output .bus_hold = "false";
defparam \REGALU_regAOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \REGALU_regAOut[3]~output (
	.i(\inst17|regAOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_regAOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_regAOut[3]~output .bus_hold = "false";
defparam \REGALU_regAOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \REGALU_regAOut[2]~output (
	.i(\inst17|regAOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_regAOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_regAOut[2]~output .bus_hold = "false";
defparam \REGALU_regAOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \REGALU_regAOut[1]~output (
	.i(\inst17|regAOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_regAOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_regAOut[1]~output .bus_hold = "false";
defparam \REGALU_regAOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \REGALU_regAOut[0]~output (
	.i(\inst17|regAOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_regAOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_regAOut[0]~output .bus_hold = "false";
defparam \REGALU_regAOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \REGALU_regBOut[7]~output (
	.i(\inst17|regBOut [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_regBOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_regBOut[7]~output .bus_hold = "false";
defparam \REGALU_regBOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \REGALU_regBOut[6]~output (
	.i(\inst17|regBOut [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_regBOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_regBOut[6]~output .bus_hold = "false";
defparam \REGALU_regBOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \REGALU_regBOut[5]~output (
	.i(\inst17|regBOut [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_regBOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_regBOut[5]~output .bus_hold = "false";
defparam \REGALU_regBOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \REGALU_regBOut[4]~output (
	.i(\inst17|regBOut [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_regBOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_regBOut[4]~output .bus_hold = "false";
defparam \REGALU_regBOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \REGALU_regBOut[3]~output (
	.i(\inst17|regBOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_regBOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_regBOut[3]~output .bus_hold = "false";
defparam \REGALU_regBOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \REGALU_regBOut[2]~output (
	.i(\inst17|regBOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_regBOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_regBOut[2]~output .bus_hold = "false";
defparam \REGALU_regBOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \REGALU_regBOut[1]~output (
	.i(\inst17|regBOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_regBOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_regBOut[1]~output .bus_hold = "false";
defparam \REGALU_regBOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \REGALU_regBOut[0]~output (
	.i(\inst17|regBOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_regBOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_regBOut[0]~output .bus_hold = "false";
defparam \REGALU_regBOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \REGALU_valueOut[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_valueOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_valueOut[7]~output .bus_hold = "false";
defparam \REGALU_valueOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \REGALU_valueOut[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_valueOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_valueOut[6]~output .bus_hold = "false";
defparam \REGALU_valueOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \REGALU_valueOut[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_valueOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_valueOut[5]~output .bus_hold = "false";
defparam \REGALU_valueOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \REGALU_valueOut[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_valueOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_valueOut[4]~output .bus_hold = "false";
defparam \REGALU_valueOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \REGALU_valueOut[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_valueOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_valueOut[3]~output .bus_hold = "false";
defparam \REGALU_valueOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \REGALU_valueOut[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_valueOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_valueOut[2]~output .bus_hold = "false";
defparam \REGALU_valueOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \REGALU_valueOut[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_valueOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_valueOut[1]~output .bus_hold = "false";
defparam \REGALU_valueOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \REGALU_valueOut[0]~output (
	.i(\inst17|valueOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGALU_valueOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGALU_valueOut[0]~output .bus_hold = "false";
defparam \REGALU_valueOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \val[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\val[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \val[7]~output .bus_hold = "false";
defparam \val[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \val[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\val[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \val[6]~output .bus_hold = "false";
defparam \val[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \val[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\val[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \val[5]~output .bus_hold = "false";
defparam \val[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \val[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\val[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \val[4]~output .bus_hold = "false";
defparam \val[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \val[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\val[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \val[3]~output .bus_hold = "false";
defparam \val[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \val[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\val[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \val[2]~output .bus_hold = "false";
defparam \val[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \val[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\val[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \val[1]~output .bus_hold = "false";
defparam \val[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \val[0]~output (
	.i(\inst12|value [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\val[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \val[0]~output .bus_hold = "false";
defparam \val[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \inst27|5~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst27|5~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst27|5~clkctrl_outclk ));
// synopsys translate_off
defparam \inst27|5~clkctrl .clock_type = "global clock";
defparam \inst27|5~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N8
cycloneive_io_ibuf \labelPassButton~input (
	.i(labelPassButton),
	.ibar(gnd),
	.o(\labelPassButton~input_o ));
// synopsys translate_off
defparam \labelPassButton~input .bus_hold = "false";
defparam \labelPassButton~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N8
cycloneive_lcell_comb \inst4|Add0~0 (
// Equation(s):
// \inst4|Add0~0_combout  = \inst4|outputPC [0] $ (VCC)
// \inst4|Add0~1  = CARRY(\inst4|outputPC [0])

	.dataa(\inst4|outputPC [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Add0~0_combout ),
	.cout(\inst4|Add0~1 ));
// synopsys translate_off
defparam \inst4|Add0~0 .lut_mask = 16'h55AA;
defparam \inst4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N26
cycloneive_lcell_comb \inst15|regfile[0][0]~feeder (
// Equation(s):
// \inst15|regfile[0][0]~feeder_combout  = \bm3|$00000|auto_generated|result_node[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bm3|$00000|auto_generated|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\inst15|regfile[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regfile[0][0]~feeder .lut_mask = 16'hFF00;
defparam \inst15|regfile[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y33_N1
dffeas \inst|addr_reg[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|outputPC [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addr_reg[0] .is_wysiwyg = "true";
defparam \inst|addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y34_N23
dffeas \inst|addr_reg[2] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|outputPC [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addr_reg[2] .is_wysiwyg = "true";
defparam \inst|addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N26
cycloneive_lcell_comb \inst|rom~33 (
// Equation(s):
// \inst|rom~33_combout  = (\inst|addr_reg [0] & ((\inst|addr_reg [2] $ (\inst|addr_reg [3])))) # (!\inst|addr_reg [0] & (\inst|addr_reg [1] & ((!\inst|addr_reg [3]) # (!\inst|addr_reg [2]))))

	.dataa(\inst|addr_reg [1]),
	.datab(\inst|addr_reg [0]),
	.datac(\inst|addr_reg [2]),
	.datad(\inst|addr_reg [3]),
	.cin(gnd),
	.combout(\inst|rom~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~33 .lut_mask = 16'h0EE2;
defparam \inst|rom~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N20
cycloneive_lcell_comb \inst|rom~34 (
// Equation(s):
// \inst|rom~34_combout  = (\inst|addr_reg [3] & (((\inst|addr_reg [0] & !\inst|addr_reg [2])))) # (!\inst|addr_reg [3] & (\inst|addr_reg [1] & ((\inst|addr_reg [2]) # (!\inst|addr_reg [0]))))

	.dataa(\inst|addr_reg [1]),
	.datab(\inst|addr_reg [0]),
	.datac(\inst|addr_reg [2]),
	.datad(\inst|addr_reg [3]),
	.cin(gnd),
	.combout(\inst|rom~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~34 .lut_mask = 16'h0CA2;
defparam \inst|rom~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N5
dffeas \inst|addr_reg[5] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|outputPC [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addr_reg[5] .is_wysiwyg = "true";
defparam \inst|addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N16
cycloneive_lcell_comb \inst|rom~4 (
// Equation(s):
// \inst|rom~4_combout  = (!\inst|addr_reg [5] & \inst|addr_reg [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|addr_reg [5]),
	.datad(\inst|addr_reg [6]),
	.cin(gnd),
	.combout(\inst|rom~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~4 .lut_mask = 16'h0F00;
defparam \inst|rom~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N20
cycloneive_lcell_comb \inst12|Equal0~0 (
// Equation(s):
// \inst12|Equal0~0_combout  = (\inst6|instructionOut [5] & (!\inst6|instructionOut [7] & (\inst6|instructionOut [6] & \inst6|instructionOut [4])))

	.dataa(\inst6|instructionOut [5]),
	.datab(\inst6|instructionOut [7]),
	.datac(\inst6|instructionOut [6]),
	.datad(\inst6|instructionOut [4]),
	.cin(gnd),
	.combout(\inst12|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Equal0~0 .lut_mask = 16'h2000;
defparam \inst12|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y29_N10
cycloneive_lcell_comb \inst12|labelFlag~feeder (
// Equation(s):
// \inst12|labelFlag~feeder_combout  = \inst12|Equal0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst12|labelFlag~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|labelFlag~feeder .lut_mask = 16'hFF00;
defparam \inst12|labelFlag~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y29_N11
dffeas \inst12|labelFlag (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst12|labelFlag~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|labelFlag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|labelFlag .is_wysiwyg = "true";
defparam \inst12|labelFlag .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y29_N5
dffeas \inst17|labelFlagOut (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|labelFlag~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|labelFlagOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|labelFlagOut .is_wysiwyg = "true";
defparam \inst17|labelFlagOut .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y29_N1
dffeas \inst22|labelflagOut (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|labelFlagOut~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|labelflagOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|labelflagOut .is_wysiwyg = "true";
defparam \inst22|labelflagOut .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N16
cycloneive_lcell_comb \inst12|labelValue~3 (
// Equation(s):
// \inst12|labelValue~3_combout  = (\inst12|Equal0~0_combout  & \inst|addr_reg [4])

	.dataa(gnd),
	.datab(\inst12|Equal0~0_combout ),
	.datac(\inst|addr_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst12|labelValue~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|labelValue~3 .lut_mask = 16'hC0C0;
defparam \inst12|labelValue~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N17
dffeas \inst12|labelValue[4] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst12|labelValue~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|labelValue [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|labelValue[4] .is_wysiwyg = "true";
defparam \inst12|labelValue[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N26
cycloneive_lcell_comb \inst17|labelValueOut[4]~feeder (
// Equation(s):
// \inst17|labelValueOut[4]~feeder_combout  = \inst12|labelValue [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|labelValue [4]),
	.cin(gnd),
	.combout(\inst17|labelValueOut[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|labelValueOut[4]~feeder .lut_mask = 16'hFF00;
defparam \inst17|labelValueOut[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N27
dffeas \inst17|labelValueOut[4] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst17|labelValueOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|labelValueOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|labelValueOut[4] .is_wysiwyg = "true";
defparam \inst17|labelValueOut[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y29_N13
dffeas \inst22|labelValueOut[4] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|labelValueOut [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|labelValueOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|labelValueOut[4] .is_wysiwyg = "true";
defparam \inst22|labelValueOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N16
cycloneive_lcell_comb \inst12|opcode~0 (
// Equation(s):
// \inst12|opcode~0_combout  = ((\inst6|instructionOut [7] $ (!\inst6|instructionOut [4])) # (!\inst6|instructionOut [6])) # (!\inst6|instructionOut [5])

	.dataa(\inst6|instructionOut [7]),
	.datab(\inst6|instructionOut [5]),
	.datac(\inst6|instructionOut [6]),
	.datad(\inst6|instructionOut [4]),
	.cin(gnd),
	.combout(\inst12|opcode~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|opcode~0 .lut_mask = 16'hBF7F;
defparam \inst12|opcode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N26
cycloneive_lcell_comb \inst12|opcode~1 (
// Equation(s):
// \inst12|opcode~1_combout  = (\inst6|instructionOut [7] & ((!\inst12|opcode~0_combout ) # (!\inst6|labelPassFlagOut~q )))

	.dataa(gnd),
	.datab(\inst6|labelPassFlagOut~q ),
	.datac(\inst6|instructionOut [7]),
	.datad(\inst12|opcode~0_combout ),
	.cin(gnd),
	.combout(\inst12|opcode~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|opcode~1 .lut_mask = 16'h30F0;
defparam \inst12|opcode~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y33_N1
dffeas \inst12|opcode[3] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|opcode~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|opcode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|opcode[3] .is_wysiwyg = "true";
defparam \inst12|opcode[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y33_N17
dffeas \inst17|opcodeOut[3] (
	.clk(\inst27|5~combout ),
	.d(gnd),
	.asdata(\inst12|opcode [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|opcodeOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|opcodeOut[3] .is_wysiwyg = "true";
defparam \inst17|opcodeOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y33_N31
dffeas \inst12|opcode[2] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|opcode~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|opcode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|opcode[2] .is_wysiwyg = "true";
defparam \inst12|opcode[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y33_N15
dffeas \inst17|opcodeOut[2] (
	.clk(\inst27|5~combout ),
	.d(gnd),
	.asdata(\inst12|opcode [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|opcodeOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|opcodeOut[2] .is_wysiwyg = "true";
defparam \inst17|opcodeOut[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y33_N9
dffeas \inst12|opcode[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst12|opcode~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|opcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|opcode[0] .is_wysiwyg = "true";
defparam \inst12|opcode[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y30_N27
dffeas \inst17|opcodeOut[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|opcode [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|opcodeOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|opcodeOut[0] .is_wysiwyg = "true";
defparam \inst17|opcodeOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y33_N7
dffeas \inst12|opcode[1] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|opcode~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|opcode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|opcode[1] .is_wysiwyg = "true";
defparam \inst12|opcode[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y33_N3
dffeas \inst17|opcodeOut[1] (
	.clk(\inst27|5~combout ),
	.d(gnd),
	.asdata(\inst12|opcode [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|opcodeOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|opcodeOut[1] .is_wysiwyg = "true";
defparam \inst17|opcodeOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N18
cycloneive_lcell_comb \inst18|Mux13~0 (
// Equation(s):
// \inst18|Mux13~0_combout  = (!\inst17|opcodeOut [0] & (\inst17|opcodeOut [2] $ (((!\inst17|opcodeOut [3] & \inst17|opcodeOut [1])))))

	.dataa(\inst17|opcodeOut [3]),
	.datab(\inst17|opcodeOut [2]),
	.datac(\inst17|opcodeOut [0]),
	.datad(\inst17|opcodeOut [1]),
	.cin(gnd),
	.combout(\inst18|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux13~0 .lut_mask = 16'h090C;
defparam \inst18|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N2
cycloneive_lcell_comb \inst18|Mux2~2 (
// Equation(s):
// \inst18|Mux2~2_combout  = (!\inst17|opcodeOut [2] & \inst17|opcodeOut [3])

	.dataa(gnd),
	.datab(\inst17|opcodeOut [2]),
	.datac(gnd),
	.datad(\inst17|opcodeOut [3]),
	.cin(gnd),
	.combout(\inst18|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux2~2 .lut_mask = 16'h3300;
defparam \inst18|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N16
cycloneive_lcell_comb \inst18|Mux15~10 (
// Equation(s):
// \inst18|Mux15~10_combout  = (\inst17|opcodeOut [3] & ((\inst17|opcodeOut [2]) # (\inst17|opcodeOut [1])))

	.dataa(gnd),
	.datab(\inst17|opcodeOut [2]),
	.datac(\inst17|opcodeOut [3]),
	.datad(\inst17|opcodeOut [1]),
	.cin(gnd),
	.combout(\inst18|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux15~10 .lut_mask = 16'hF0C0;
defparam \inst18|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N4
cycloneive_lcell_comb \inst5|ram_rtl_0_bypass[20]~feeder (
// Equation(s):
// \inst5|ram_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|ram_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \inst5|ram_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y30_N5
dffeas \inst5|ram_rtl_0_bypass[20] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y29_N6
cycloneive_lcell_comb \inst15|regfile[0][1]~feeder (
// Equation(s):
// \inst15|regfile[0][1]~feeder_combout  = \bm3|$00000|auto_generated|result_node[1]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bm3|$00000|auto_generated|result_node[1]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|regfile[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regfile[0][1]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|regfile[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y29_N7
dffeas \inst15|regfile[0][1] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regfile[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|regfile[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regfile[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regfile[0][1] .is_wysiwyg = "true";
defparam \inst15|regfile[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N6
cycloneive_lcell_comb \inst12|WideOr1~0 (
// Equation(s):
// \inst12|WideOr1~0_combout  = (!\inst12|opcode~1_combout  & ((\inst12|opcode~4_combout  & ((!\inst12|opcode~2_combout ))) # (!\inst12|opcode~4_combout  & (\inst12|opcode~3_combout  & \inst12|opcode~2_combout ))))

	.dataa(\inst12|opcode~1_combout ),
	.datab(\inst12|opcode~4_combout ),
	.datac(\inst12|opcode~3_combout ),
	.datad(\inst12|opcode~2_combout ),
	.cin(gnd),
	.combout(\inst12|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|WideOr1~0 .lut_mask = 16'h1044;
defparam \inst12|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N24
cycloneive_lcell_comb \inst12|rs~0 (
// Equation(s):
// \inst12|rs~0_combout  = (\inst12|value~0_combout  & \inst12|WideOr1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|value~0_combout ),
	.datad(\inst12|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\inst12|rs~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|rs~0 .lut_mask = 16'hF000;
defparam \inst12|rs~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y33_N25
dffeas \inst12|rs[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst12|rs~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|rs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|rs[0] .is_wysiwyg = "true";
defparam \inst12|rs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y29_N30
cycloneive_lcell_comb \inst15|regA[1]~6 (
// Equation(s):
// \inst15|regA[1]~6_combout  = (\inst12|rs [0] & ((\inst15|regfile[1][1]~q ))) # (!\inst12|rs [0] & (\inst15|regfile[0][1]~q ))

	.dataa(\inst15|regfile[0][1]~q ),
	.datab(\inst15|regfile[1][1]~q ),
	.datac(gnd),
	.datad(\inst12|rs [0]),
	.cin(gnd),
	.combout(\inst15|regA[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regA[1]~6 .lut_mask = 16'hCCAA;
defparam \inst15|regA[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N28
cycloneive_lcell_comb \inst12|WideOr3~0 (
// Equation(s):
// \inst12|WideOr3~0_combout  = (\inst12|opcode~1_combout  & (\inst12|opcode~2_combout  $ (\inst12|opcode~3_combout )))

	.dataa(\inst12|opcode~1_combout ),
	.datab(\inst12|opcode~2_combout ),
	.datac(\inst12|opcode~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst12|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|WideOr3~0 .lut_mask = 16'h2828;
defparam \inst12|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y33_N29
dffeas \inst12|immediateFlag (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst12|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|immediateFlag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|immediateFlag .is_wysiwyg = "true";
defparam \inst12|immediateFlag .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y32_N29
dffeas \inst17|immediateFlagOut (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|immediateFlag~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|immediateFlagOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|immediateFlagOut .is_wysiwyg = "true";
defparam \inst17|immediateFlagOut .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N30
cycloneive_lcell_comb \inst18|result~5 (
// Equation(s):
// \inst18|result~5_combout  = \inst17|regAOut [1] $ (((\inst17|immediateFlagOut~q  & \inst17|regBOut [1])))

	.dataa(\inst17|immediateFlagOut~q ),
	.datab(\inst17|regBOut [1]),
	.datac(gnd),
	.datad(\inst17|regAOut [1]),
	.cin(gnd),
	.combout(\inst18|result~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|result~5 .lut_mask = 16'h7788;
defparam \inst18|result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N4
cycloneive_lcell_comb \inst18|Mux13~10 (
// Equation(s):
// \inst18|Mux13~10_combout  = (!\inst17|opcodeOut [1] & !\inst17|opcodeOut [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst17|opcodeOut [1]),
	.datad(\inst17|opcodeOut [0]),
	.cin(gnd),
	.combout(\inst18|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux13~10 .lut_mask = 16'h000F;
defparam \inst18|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y29_N20
cycloneive_lcell_comb \inst15|regfile[1][0]~feeder (
// Equation(s):
// \inst15|regfile[1][0]~feeder_combout  = \bm3|$00000|auto_generated|result_node[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bm3|$00000|auto_generated|result_node[0]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|regfile[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regfile[1][0]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|regfile[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N12
cycloneive_lcell_comb \inst12|WideOr7~0 (
// Equation(s):
// \inst12|WideOr7~0_combout  = (\inst12|opcode~4_combout  & ((\inst12|opcode~2_combout  $ (\inst12|opcode~3_combout )) # (!\inst12|opcode~1_combout ))) # (!\inst12|opcode~4_combout  & (((!\inst12|opcode~3_combout ) # (!\inst12|opcode~2_combout ))))

	.dataa(\inst12|opcode~1_combout ),
	.datab(\inst12|opcode~2_combout ),
	.datac(\inst12|opcode~4_combout ),
	.datad(\inst12|opcode~3_combout ),
	.cin(gnd),
	.combout(\inst12|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|WideOr7~0 .lut_mask = 16'h73DF;
defparam \inst12|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y33_N13
dffeas \inst12|regwrite (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst12|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|regwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|regwrite .is_wysiwyg = "true";
defparam \inst12|regwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y29_N2
cycloneive_lcell_comb \inst15|regfile[1][7]~1 (
// Equation(s):
// \inst15|regfile[1][7]~1_combout  = (\inst12|rd [0] & (\inst12|regwrite~q  & !\inst12|labelFlag~q ))

	.dataa(\inst12|rd [0]),
	.datab(gnd),
	.datac(\inst12|regwrite~q ),
	.datad(\inst12|labelFlag~q ),
	.cin(gnd),
	.combout(\inst15|regfile[1][7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regfile[1][7]~1 .lut_mask = 16'h00A0;
defparam \inst15|regfile[1][7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y29_N21
dffeas \inst15|regfile[1][0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regfile[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|regfile[1][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regfile[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regfile[1][0] .is_wysiwyg = "true";
defparam \inst15|regfile[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y29_N0
cycloneive_lcell_comb \inst15|regB[0]~7 (
// Equation(s):
// \inst15|regB[0]~7_combout  = (\inst12|rt [0] & (\inst15|regfile[1][0]~q )) # (!\inst12|rt [0] & ((\inst15|regfile[0][0]~q )))

	.dataa(\inst15|regfile[1][0]~q ),
	.datab(\inst12|rt [0]),
	.datac(gnd),
	.datad(\inst15|regfile[0][0]~q ),
	.cin(gnd),
	.combout(\inst15|regB[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regB[0]~7 .lut_mask = 16'hBB88;
defparam \inst15|regB[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N16
cycloneive_lcell_comb \inst18|Add1~0 (
// Equation(s):
// \inst18|Add1~0_combout  = (\inst17|regAOut [0] & (\bm2|$00000|auto_generated|result_node[0]~7_combout  $ (VCC))) # (!\inst17|regAOut [0] & (\bm2|$00000|auto_generated|result_node[0]~7_combout  & VCC))
// \inst18|Add1~1  = CARRY((\inst17|regAOut [0] & \bm2|$00000|auto_generated|result_node[0]~7_combout ))

	.dataa(\inst17|regAOut [0]),
	.datab(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst18|Add1~0_combout ),
	.cout(\inst18|Add1~1 ));
// synopsys translate_off
defparam \inst18|Add1~0 .lut_mask = 16'h6688;
defparam \inst18|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N28
cycloneive_lcell_comb \inst5|ram_rtl_0_bypass[31]~feeder (
// Equation(s):
// \inst5|ram_rtl_0_bypass[31]~feeder_combout  = \inst17|regAOut [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|regAOut [7]),
	.cin(gnd),
	.combout(\inst5|ram_rtl_0_bypass[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[31]~feeder .lut_mask = 16'hFF00;
defparam \inst5|ram_rtl_0_bypass[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y30_N29
dffeas \inst5|ram_rtl_0_bypass[31] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram_rtl_0_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N10
cycloneive_lcell_comb \inst5|ram_rtl_0_bypass[32]~feeder (
// Equation(s):
// \inst5|ram_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|ram_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \inst5|ram_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y30_N11
dffeas \inst5|ram_rtl_0_bypass[32] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N4
cycloneive_lcell_comb \inst12|Decoder0~1 (
// Equation(s):
// \inst12|Decoder0~1_combout  = (\inst12|opcode~2_combout  & (\inst12|opcode~3_combout  & (!\inst12|opcode~4_combout  & !\inst12|opcode~1_combout )))

	.dataa(\inst12|opcode~2_combout ),
	.datab(\inst12|opcode~3_combout ),
	.datac(\inst12|opcode~4_combout ),
	.datad(\inst12|opcode~1_combout ),
	.cin(gnd),
	.combout(\inst12|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Decoder0~1 .lut_mask = 16'h0008;
defparam \inst12|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N5
dffeas \inst12|writemem (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst12|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|writemem~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|writemem .is_wysiwyg = "true";
defparam \inst12|writemem .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y33_N7
dffeas \inst17|writeMemFlagOut (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|writemem~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|writeMemFlagOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|writeMemFlagOut .is_wysiwyg = "true";
defparam \inst17|writeMemFlagOut .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N14
cycloneive_lcell_comb \inst17|writeMemFlagOut~_wirecell (
// Equation(s):
// \inst17|writeMemFlagOut~_wirecell_combout  = !\inst17|writeMemFlagOut~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|writeMemFlagOut~q ),
	.cin(gnd),
	.combout(\inst17|writeMemFlagOut~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|writeMemFlagOut~_wirecell .lut_mask = 16'h00FF;
defparam \inst17|writeMemFlagOut~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N24
cycloneive_lcell_comb \inst5|ram_rtl_0_bypass[22]~feeder (
// Equation(s):
// \inst5|ram_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|ram_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \inst5|ram_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N25
dffeas \inst5|ram_rtl_0_bypass[22] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y29_N27
dffeas \inst15|regfile[1][2] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\bm3|$00000|auto_generated|result_node[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|regfile[1][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regfile[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regfile[1][2] .is_wysiwyg = "true";
defparam \inst15|regfile[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y29_N8
cycloneive_lcell_comb \inst15|regA[2]~5 (
// Equation(s):
// \inst15|regA[2]~5_combout  = (\inst12|rs [0] & ((\inst15|regfile[1][2]~q ))) # (!\inst12|rs [0] & (\inst15|regfile[0][2]~q ))

	.dataa(\inst15|regfile[0][2]~q ),
	.datab(\inst15|regfile[1][2]~q ),
	.datac(gnd),
	.datad(\inst12|rs [0]),
	.cin(gnd),
	.combout(\inst15|regA[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regA[2]~5 .lut_mask = 16'hCCAA;
defparam \inst15|regA[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N0
cycloneive_lcell_comb \bm2|$00000|auto_generated|result_node[2]~5 (
// Equation(s):
// \bm2|$00000|auto_generated|result_node[2]~5_combout  = (!\inst17|immediateFlagOut~q ) # (!\inst17|regBOut [2])

	.dataa(\inst17|regBOut [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|immediateFlagOut~q ),
	.cin(gnd),
	.combout(\bm2|$00000|auto_generated|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bm2|$00000|auto_generated|result_node[2]~5 .lut_mask = 16'h55FF;
defparam \bm2|$00000|auto_generated|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N18
cycloneive_lcell_comb \inst18|Add1~2 (
// Equation(s):
// \inst18|Add1~2_combout  = (\bm2|$00000|auto_generated|result_node[1]~6_combout  & ((\inst17|regAOut [1] & (\inst18|Add1~1  & VCC)) # (!\inst17|regAOut [1] & (!\inst18|Add1~1 )))) # (!\bm2|$00000|auto_generated|result_node[1]~6_combout  & ((\inst17|regAOut 
// [1] & (!\inst18|Add1~1 )) # (!\inst17|regAOut [1] & ((\inst18|Add1~1 ) # (GND)))))
// \inst18|Add1~3  = CARRY((\bm2|$00000|auto_generated|result_node[1]~6_combout  & (!\inst17|regAOut [1] & !\inst18|Add1~1 )) # (!\bm2|$00000|auto_generated|result_node[1]~6_combout  & ((!\inst18|Add1~1 ) # (!\inst17|regAOut [1]))))

	.dataa(\bm2|$00000|auto_generated|result_node[1]~6_combout ),
	.datab(\inst17|regAOut [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add1~1 ),
	.combout(\inst18|Add1~2_combout ),
	.cout(\inst18|Add1~3 ));
// synopsys translate_off
defparam \inst18|Add1~2 .lut_mask = 16'h9617;
defparam \inst18|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N20
cycloneive_lcell_comb \inst18|Add1~4 (
// Equation(s):
// \inst18|Add1~4_combout  = ((\inst17|regAOut [2] $ (\bm2|$00000|auto_generated|result_node[2]~5_combout  $ (\inst18|Add1~3 )))) # (GND)
// \inst18|Add1~5  = CARRY((\inst17|regAOut [2] & ((!\inst18|Add1~3 ) # (!\bm2|$00000|auto_generated|result_node[2]~5_combout ))) # (!\inst17|regAOut [2] & (!\bm2|$00000|auto_generated|result_node[2]~5_combout  & !\inst18|Add1~3 )))

	.dataa(\inst17|regAOut [2]),
	.datab(\bm2|$00000|auto_generated|result_node[2]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add1~3 ),
	.combout(\inst18|Add1~4_combout ),
	.cout(\inst18|Add1~5 ));
// synopsys translate_off
defparam \inst18|Add1~4 .lut_mask = 16'h962B;
defparam \inst18|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y30_N26
cycloneive_lcell_comb \inst15|regfile[0][4]~feeder (
// Equation(s):
// \inst15|regfile[0][4]~feeder_combout  = \bm3|$00000|auto_generated|result_node[4]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bm3|$00000|auto_generated|result_node[4]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|regfile[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regfile[0][4]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|regfile[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y30_N27
dffeas \inst15|regfile[0][4] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regfile[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|regfile[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regfile[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regfile[0][4] .is_wysiwyg = "true";
defparam \inst15|regfile[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y29_N9
dffeas \inst15|regfile[1][4] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\bm3|$00000|auto_generated|result_node[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|regfile[1][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regfile[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regfile[1][4] .is_wysiwyg = "true";
defparam \inst15|regfile[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y30_N0
cycloneive_lcell_comb \inst15|regB[4]~3 (
// Equation(s):
// \inst15|regB[4]~3_combout  = (\inst12|rt [0] & ((\inst15|regfile[1][4]~q ))) # (!\inst12|rt [0] & (\inst15|regfile[0][4]~q ))

	.dataa(\inst15|regfile[0][4]~q ),
	.datab(\inst15|regfile[1][4]~q ),
	.datac(gnd),
	.datad(\inst12|rt [0]),
	.cin(gnd),
	.combout(\inst15|regB[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regB[4]~3 .lut_mask = 16'hCCAA;
defparam \inst15|regB[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N6
cycloneive_lcell_comb \inst18|WideOr0~0 (
// Equation(s):
// \inst18|WideOr0~0_combout  = (\inst17|opcodeOut [1] & (((\inst17|opcodeOut [2])))) # (!\inst17|opcodeOut [1] & (\inst17|opcodeOut [0] & (\inst17|opcodeOut [2] $ (\inst17|opcodeOut [3]))))

	.dataa(\inst17|opcodeOut [0]),
	.datab(\inst17|opcodeOut [2]),
	.datac(\inst17|opcodeOut [1]),
	.datad(\inst17|opcodeOut [3]),
	.cin(gnd),
	.combout(\inst18|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|WideOr0~0 .lut_mask = 16'hC2C8;
defparam \inst18|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y29_N4
cycloneive_lcell_comb \inst15|stored_reg[0]~feeder (
// Equation(s):
// \inst15|stored_reg[0]~feeder_combout  = \inst12|rd [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|rd [0]),
	.cin(gnd),
	.combout(\inst15|stored_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|stored_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst15|stored_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y29_N5
dffeas \inst15|stored_reg[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|stored_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|stored_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|stored_reg[0] .is_wysiwyg = "true";
defparam \inst15|stored_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y29_N22
cycloneive_lcell_comb \inst15|regB[6]~8 (
// Equation(s):
// \inst15|regB[6]~8_combout  = (!\inst18|WideOr0~0_combout  & ((\inst15|stored_reg [0] & (\inst12|rt [0] & !\inst12|rs [0])) # (!\inst15|stored_reg [0] & (!\inst12|rt [0] & \inst12|rs [0]))))

	.dataa(\inst18|WideOr0~0_combout ),
	.datab(\inst15|stored_reg [0]),
	.datac(\inst12|rt [0]),
	.datad(\inst12|rs [0]),
	.cin(gnd),
	.combout(\inst15|regB[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regB[6]~8 .lut_mask = 16'h0140;
defparam \inst15|regB[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y30_N1
dffeas \inst15|regB[4] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regB[4]~3_combout ),
	.asdata(\inst18|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst15|regB[6]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regB [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regB[4] .is_wysiwyg = "true";
defparam \inst15|regB[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N12
cycloneive_lcell_comb \inst17|regBOut[4]~feeder (
// Equation(s):
// \inst17|regBOut[4]~feeder_combout  = \inst15|regB [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|regB [4]),
	.cin(gnd),
	.combout(\inst17|regBOut[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|regBOut[4]~feeder .lut_mask = 16'hFF00;
defparam \inst17|regBOut[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y31_N13
dffeas \inst17|regBOut[4] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst17|regBOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|regBOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|regBOut[4] .is_wysiwyg = "true";
defparam \inst17|regBOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y29_N10
cycloneive_lcell_comb \inst15|regfile[0][5]~feeder (
// Equation(s):
// \inst15|regfile[0][5]~feeder_combout  = \bm3|$00000|auto_generated|result_node[5]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bm3|$00000|auto_generated|result_node[5]~2_combout ),
	.cin(gnd),
	.combout(\inst15|regfile[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regfile[0][5]~feeder .lut_mask = 16'hFF00;
defparam \inst15|regfile[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y29_N11
dffeas \inst15|regfile[0][5] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regfile[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|regfile[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regfile[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regfile[0][5] .is_wysiwyg = "true";
defparam \inst15|regfile[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y29_N8
cycloneive_lcell_comb \inst15|regfile[1][5]~feeder (
// Equation(s):
// \inst15|regfile[1][5]~feeder_combout  = \bm3|$00000|auto_generated|result_node[5]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bm3|$00000|auto_generated|result_node[5]~2_combout ),
	.cin(gnd),
	.combout(\inst15|regfile[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regfile[1][5]~feeder .lut_mask = 16'hFF00;
defparam \inst15|regfile[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y29_N9
dffeas \inst15|regfile[1][5] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regfile[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|regfile[1][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regfile[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regfile[1][5] .is_wysiwyg = "true";
defparam \inst15|regfile[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y29_N12
cycloneive_lcell_comb \inst15|regB[5]~2 (
// Equation(s):
// \inst15|regB[5]~2_combout  = (\inst12|rt [0] & ((\inst15|regfile[1][5]~q ))) # (!\inst12|rt [0] & (\inst15|regfile[0][5]~q ))

	.dataa(\inst12|rt [0]),
	.datab(\inst15|regfile[0][5]~q ),
	.datac(gnd),
	.datad(\inst15|regfile[1][5]~q ),
	.cin(gnd),
	.combout(\inst15|regB[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regB[5]~2 .lut_mask = 16'hEE44;
defparam \inst15|regB[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N20
cycloneive_lcell_comb \inst18|Mux13~1 (
// Equation(s):
// \inst18|Mux13~1_combout  = (!\inst17|opcodeOut [3] & ((\inst17|opcodeOut [1] & (\inst17|opcodeOut [0] & !\inst17|opcodeOut [2])) # (!\inst17|opcodeOut [1] & (!\inst17|opcodeOut [0] & \inst17|opcodeOut [2]))))

	.dataa(\inst17|opcodeOut [1]),
	.datab(\inst17|opcodeOut [0]),
	.datac(\inst17|opcodeOut [2]),
	.datad(\inst17|opcodeOut [3]),
	.cin(gnd),
	.combout(\inst18|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux13~1 .lut_mask = 16'h0018;
defparam \inst18|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N8
cycloneive_lcell_comb \inst15|regA[5]~2 (
// Equation(s):
// \inst15|regA[5]~2_combout  = (\inst12|rs [0] & (\inst15|regfile[1][5]~q )) # (!\inst12|rs [0] & ((\inst15|regfile[0][5]~q )))

	.dataa(\inst12|rs [0]),
	.datab(\inst15|regfile[1][5]~q ),
	.datac(gnd),
	.datad(\inst15|regfile[0][5]~q ),
	.cin(gnd),
	.combout(\inst15|regA[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regA[5]~2 .lut_mask = 16'hDD88;
defparam \inst15|regA[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N0
cycloneive_lcell_comb \inst15|regA[0]~8 (
// Equation(s):
// \inst15|regA[0]~8_combout  = (!\inst18|WideOr0~0_combout  & (\inst12|rs [0] $ (!\inst15|stored_reg [0])))

	.dataa(\inst18|WideOr0~0_combout ),
	.datab(\inst12|rs [0]),
	.datac(\inst15|stored_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|regA[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regA[0]~8 .lut_mask = 16'h4141;
defparam \inst15|regA[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y31_N9
dffeas \inst15|regA[5] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regA[5]~2_combout ),
	.asdata(\inst18|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst15|regA[0]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regA[5] .is_wysiwyg = "true";
defparam \inst15|regA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N16
cycloneive_lcell_comb \inst17|regAOut[5]~feeder (
// Equation(s):
// \inst17|regAOut[5]~feeder_combout  = \inst15|regA [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|regA [5]),
	.cin(gnd),
	.combout(\inst17|regAOut[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|regAOut[5]~feeder .lut_mask = 16'hFF00;
defparam \inst17|regAOut[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y32_N17
dffeas \inst17|regAOut[5] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst17|regAOut[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|regAOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|regAOut[5] .is_wysiwyg = "true";
defparam \inst17|regAOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N0
cycloneive_lcell_comb \bm2|$00000|auto_generated|result_node[5]~2 (
// Equation(s):
// \bm2|$00000|auto_generated|result_node[5]~2_combout  = (\inst17|regBOut [5] & \inst17|immediateFlagOut~q )

	.dataa(\inst17|regBOut [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|immediateFlagOut~q ),
	.cin(gnd),
	.combout(\bm2|$00000|auto_generated|result_node[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bm2|$00000|auto_generated|result_node[5]~2 .lut_mask = 16'hAA00;
defparam \bm2|$00000|auto_generated|result_node[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N14
cycloneive_lcell_comb \inst18|Mux14~5 (
// Equation(s):
// \inst18|Mux14~5_combout  = (\inst18|Mux15~10_combout  & (((!\inst18|Mux2~2_combout )))) # (!\inst18|Mux15~10_combout  & (\inst17|regAOut [5] $ (((\inst18|Mux2~2_combout  & \bm2|$00000|auto_generated|result_node[5]~2_combout )))))

	.dataa(\inst18|Mux15~10_combout ),
	.datab(\inst17|regAOut [5]),
	.datac(\inst18|Mux2~2_combout ),
	.datad(\bm2|$00000|auto_generated|result_node[5]~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux14~5 .lut_mask = 16'h1E4E;
defparam \inst18|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y30_N28
cycloneive_lcell_comb \inst15|regA[4]~3 (
// Equation(s):
// \inst15|regA[4]~3_combout  = (\inst12|rs [0] & ((\inst15|regfile[1][4]~q ))) # (!\inst12|rs [0] & (\inst15|regfile[0][4]~q ))

	.dataa(\inst12|rs [0]),
	.datab(\inst15|regfile[0][4]~q ),
	.datac(gnd),
	.datad(\inst15|regfile[1][4]~q ),
	.cin(gnd),
	.combout(\inst15|regA[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regA[4]~3 .lut_mask = 16'hEE44;
defparam \inst15|regA[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y30_N29
dffeas \inst15|regA[4] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regA[4]~3_combout ),
	.asdata(\inst18|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst15|regA[0]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regA[4] .is_wysiwyg = "true";
defparam \inst15|regA[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y30_N23
dffeas \inst17|regAOut[4] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|regA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|regAOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|regAOut[4] .is_wysiwyg = "true";
defparam \inst17|regAOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N6
cycloneive_lcell_comb \inst18|ShiftLeft1~2 (
// Equation(s):
// \inst18|ShiftLeft1~2_combout  = (\bm2|$00000|auto_generated|result_node[0]~7_combout  & ((\inst17|regAOut [4]))) # (!\bm2|$00000|auto_generated|result_node[0]~7_combout  & (\inst17|regAOut [5]))

	.dataa(\inst17|regAOut [5]),
	.datab(\inst17|regAOut [4]),
	.datac(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|ShiftLeft1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftLeft1~2 .lut_mask = 16'hCACA;
defparam \inst18|ShiftLeft1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y29_N12
cycloneive_lcell_comb \inst15|regfile[0][6]~feeder (
// Equation(s):
// \inst15|regfile[0][6]~feeder_combout  = \bm3|$00000|auto_generated|result_node[6]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bm3|$00000|auto_generated|result_node[6]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|regfile[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regfile[0][6]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|regfile[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y29_N13
dffeas \inst15|regfile[0][6] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regfile[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|regfile[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regfile[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regfile[0][6] .is_wysiwyg = "true";
defparam \inst15|regfile[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y29_N17
dffeas \inst15|regfile[1][6] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\bm3|$00000|auto_generated|result_node[6]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|regfile[1][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regfile[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regfile[1][6] .is_wysiwyg = "true";
defparam \inst15|regfile[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N10
cycloneive_lcell_comb \inst15|regA[6]~1 (
// Equation(s):
// \inst15|regA[6]~1_combout  = (\inst12|rs [0] & ((\inst15|regfile[1][6]~q ))) # (!\inst12|rs [0] & (\inst15|regfile[0][6]~q ))

	.dataa(\inst15|regfile[0][6]~q ),
	.datab(\inst15|regfile[1][6]~q ),
	.datac(gnd),
	.datad(\inst12|rs [0]),
	.cin(gnd),
	.combout(\inst15|regA[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regA[6]~1 .lut_mask = 16'hCCAA;
defparam \inst15|regA[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N26
cycloneive_lcell_comb \inst18|Mux15~2 (
// Equation(s):
// \inst18|Mux15~2_combout  = (\inst17|opcodeOut [0]) # ((\inst17|opcodeOut [3] & (!\inst17|opcodeOut [2])) # (!\inst17|opcodeOut [3] & ((\inst17|opcodeOut [2]) # (!\inst17|opcodeOut [1]))))

	.dataa(\inst17|opcodeOut [3]),
	.datab(\inst17|opcodeOut [2]),
	.datac(\inst17|opcodeOut [1]),
	.datad(\inst17|opcodeOut [0]),
	.cin(gnd),
	.combout(\inst18|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux15~2 .lut_mask = 16'hFF67;
defparam \inst18|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N8
cycloneive_lcell_comb \inst18|Mux14~2 (
// Equation(s):
// \inst18|Mux14~2_combout  = (!\inst17|opcodeOut [0] & (((!\inst17|regBOut [1] & !\inst17|regBOut [2])) # (!\inst17|immediateFlagOut~q )))

	.dataa(\inst17|immediateFlagOut~q ),
	.datab(\inst17|regBOut [1]),
	.datac(\inst17|opcodeOut [0]),
	.datad(\inst17|regBOut [2]),
	.cin(gnd),
	.combout(\inst18|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux14~2 .lut_mask = 16'h0507;
defparam \inst18|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N4
cycloneive_lcell_comb \inst18|Mux9~0 (
// Equation(s):
// \inst18|Mux9~0_combout  = (\inst17|opcodeOut [1] & (!\inst17|opcodeOut [2] & !\inst18|ShiftLeft0~1_combout ))

	.dataa(gnd),
	.datab(\inst17|opcodeOut [1]),
	.datac(\inst17|opcodeOut [2]),
	.datad(\inst18|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux9~0 .lut_mask = 16'h000C;
defparam \inst18|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N12
cycloneive_lcell_comb \inst18|Mux15~3 (
// Equation(s):
// \inst18|Mux15~3_combout  = (\inst17|opcodeOut [3] & (((\bm2|$00000|auto_generated|result_node[0]~7_combout ) # (!\inst18|Mux9~0_combout )) # (!\inst18|Mux14~2_combout )))

	.dataa(\inst17|opcodeOut [3]),
	.datab(\inst18|Mux14~2_combout ),
	.datac(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.datad(\inst18|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux15~3 .lut_mask = 16'hA2AA;
defparam \inst18|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N14
cycloneive_lcell_comb \inst18|Mux15~4 (
// Equation(s):
// \inst18|Mux15~4_combout  = (\inst17|opcodeOut [1] & (!\inst17|opcodeOut [3] & (!\inst17|opcodeOut [2]))) # (!\inst17|opcodeOut [1] & (((\inst17|opcodeOut [2] & !\inst17|opcodeOut [0]))))

	.dataa(\inst17|opcodeOut [3]),
	.datab(\inst17|opcodeOut [1]),
	.datac(\inst17|opcodeOut [2]),
	.datad(\inst17|opcodeOut [0]),
	.cin(gnd),
	.combout(\inst18|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux15~4 .lut_mask = 16'h0434;
defparam \inst18|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N16
cycloneive_lcell_comb \inst18|Mux15~5 (
// Equation(s):
// \inst18|Mux15~5_combout  = (\inst18|Mux15~2_combout  & ((\inst18|Mux15~3_combout ) # (\inst18|Mux15~4_combout )))

	.dataa(\inst18|Mux15~3_combout ),
	.datab(\inst18|Mux15~4_combout ),
	.datac(gnd),
	.datad(\inst18|Mux15~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux15~5 .lut_mask = 16'hEE00;
defparam \inst18|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N18
cycloneive_lcell_comb \inst18|Mux15~6 (
// Equation(s):
// \inst18|Mux15~6_combout  = ((!\inst17|opcodeOut [3] & (\inst17|opcodeOut [2] & \inst18|Mux15~5_combout ))) # (!\inst18|Mux15~2_combout )

	.dataa(\inst17|opcodeOut [3]),
	.datab(\inst18|Mux15~2_combout ),
	.datac(\inst17|opcodeOut [2]),
	.datad(\inst18|Mux15~5_combout ),
	.cin(gnd),
	.combout(\inst18|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux15~6 .lut_mask = 16'h7333;
defparam \inst18|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y31_N30
cycloneive_lcell_comb \inst15|regB[6]~1 (
// Equation(s):
// \inst15|regB[6]~1_combout  = (\inst12|rt [0] & (\inst15|regfile[1][6]~q )) # (!\inst12|rt [0] & ((\inst15|regfile[0][6]~q )))

	.dataa(\inst12|rt [0]),
	.datab(\inst15|regfile[1][6]~q ),
	.datac(gnd),
	.datad(\inst15|regfile[0][6]~q ),
	.cin(gnd),
	.combout(\inst15|regB[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regB[6]~1 .lut_mask = 16'hDD88;
defparam \inst15|regB[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y31_N31
dffeas \inst15|regB[6] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regB[6]~1_combout ),
	.asdata(\inst18|result [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst15|regB[6]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regB [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regB[6] .is_wysiwyg = "true";
defparam \inst15|regB[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y30_N19
dffeas \inst17|regBOut[6] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|regB [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|regBOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|regBOut[6] .is_wysiwyg = "true";
defparam \inst17|regBOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N28
cycloneive_lcell_comb \bm2|$00000|auto_generated|result_node[6]~1 (
// Equation(s):
// \bm2|$00000|auto_generated|result_node[6]~1_combout  = (\inst17|regBOut [6] & \inst17|immediateFlagOut~q )

	.dataa(\inst17|regBOut [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|immediateFlagOut~q ),
	.cin(gnd),
	.combout(\bm2|$00000|auto_generated|result_node[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bm2|$00000|auto_generated|result_node[6]~1 .lut_mask = 16'hAA00;
defparam \bm2|$00000|auto_generated|result_node[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N18
cycloneive_lcell_comb \bm2|$00000|auto_generated|result_node[4]~3 (
// Equation(s):
// \bm2|$00000|auto_generated|result_node[4]~3_combout  = (\inst17|regBOut [4] & \inst17|immediateFlagOut~q )

	.dataa(\inst17|regBOut [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|immediateFlagOut~q ),
	.cin(gnd),
	.combout(\bm2|$00000|auto_generated|result_node[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bm2|$00000|auto_generated|result_node[4]~3 .lut_mask = 16'hAA00;
defparam \bm2|$00000|auto_generated|result_node[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y29_N16
cycloneive_lcell_comb \inst18|Mux11~15 (
// Equation(s):
// \inst18|Mux11~15_combout  = (\inst17|opcodeOut [0] & (!\inst18|ShiftLeft0~1_combout  & ((!\inst17|immediateFlagOut~q ) # (!\inst17|regBOut [2]))))

	.dataa(\inst17|regBOut [2]),
	.datab(\inst17|opcodeOut [0]),
	.datac(\inst17|immediateFlagOut~q ),
	.datad(\inst18|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux11~15 .lut_mask = 16'h004C;
defparam \inst18|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y30_N10
cycloneive_lcell_comb \inst18|ShiftRight1~7 (
// Equation(s):
// \inst18|ShiftRight1~7_combout  = (\inst17|regAOut [7] & (!\bm2|$00000|auto_generated|result_node[0]~7_combout  & ((!\inst17|regBOut [1]) # (!\inst17|immediateFlagOut~q ))))

	.dataa(\inst17|immediateFlagOut~q ),
	.datab(\inst17|regBOut [1]),
	.datac(\inst17|regAOut [7]),
	.datad(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\inst18|ShiftRight1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftRight1~7 .lut_mask = 16'h0070;
defparam \inst18|ShiftRight1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N26
cycloneive_lcell_comb \inst18|Mux11~16 (
// Equation(s):
// \inst18|Mux11~16_combout  = ((\inst17|regBOut [2] & (\inst17|immediateFlagOut~q  & !\inst18|ShiftLeft0~1_combout ))) # (!\inst17|opcodeOut [0])

	.dataa(\inst17|regBOut [2]),
	.datab(\inst17|immediateFlagOut~q ),
	.datac(\inst17|opcodeOut [0]),
	.datad(\inst18|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux11~16 .lut_mask = 16'h0F8F;
defparam \inst18|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N8
cycloneive_lcell_comb \inst18|ShiftLeft1~4 (
// Equation(s):
// \inst18|ShiftLeft1~4_combout  = (\bm2|$00000|auto_generated|result_node[0]~7_combout  & (\inst17|regAOut [2])) # (!\bm2|$00000|auto_generated|result_node[0]~7_combout  & ((\inst17|regAOut [3])))

	.dataa(gnd),
	.datab(\inst17|regAOut [2]),
	.datac(\inst17|regAOut [3]),
	.datad(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\inst18|ShiftLeft1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftLeft1~4 .lut_mask = 16'hCCF0;
defparam \inst18|ShiftLeft1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N28
cycloneive_lcell_comb \inst18|ShiftLeft1~3 (
// Equation(s):
// \inst18|ShiftLeft1~3_combout  = (\bm2|$00000|auto_generated|result_node[0]~7_combout  & (\inst17|regAOut [0])) # (!\bm2|$00000|auto_generated|result_node[0]~7_combout  & ((\inst17|regAOut [1])))

	.dataa(\inst17|regAOut [0]),
	.datab(gnd),
	.datac(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.datad(\inst17|regAOut [1]),
	.cin(gnd),
	.combout(\inst18|ShiftLeft1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftLeft1~3 .lut_mask = 16'hAFA0;
defparam \inst18|ShiftLeft1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N14
cycloneive_lcell_comb \bm2|$00000|auto_generated|result_node[3]~4 (
// Equation(s):
// \bm2|$00000|auto_generated|result_node[3]~4_combout  = (\inst17|regBOut [3] & \inst17|immediateFlagOut~q )

	.dataa(gnd),
	.datab(\inst17|regBOut [3]),
	.datac(gnd),
	.datad(\inst17|immediateFlagOut~q ),
	.cin(gnd),
	.combout(\bm2|$00000|auto_generated|result_node[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bm2|$00000|auto_generated|result_node[3]~4 .lut_mask = 16'hCC00;
defparam \bm2|$00000|auto_generated|result_node[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y29_N10
cycloneive_lcell_comb \inst18|Mux11~4 (
// Equation(s):
// \inst18|Mux11~4_combout  = (\bm2|$00000|auto_generated|result_node[2]~5_combout  & (!\bm2|$00000|auto_generated|result_node[4]~3_combout  & (!\bm2|$00000|auto_generated|result_node[3]~4_combout  & !\inst18|ShiftLeft0~0_combout )))

	.dataa(\bm2|$00000|auto_generated|result_node[2]~5_combout ),
	.datab(\bm2|$00000|auto_generated|result_node[4]~3_combout ),
	.datac(\bm2|$00000|auto_generated|result_node[3]~4_combout ),
	.datad(\inst18|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux11~4 .lut_mask = 16'h0002;
defparam \inst18|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y29_N0
cycloneive_lcell_comb \inst18|Mux12~0 (
// Equation(s):
// \inst18|Mux12~0_combout  = (\inst18|Mux11~4_combout  & ((\bm2|$00000|auto_generated|result_node[1]~6_combout  & ((\inst18|ShiftLeft1~3_combout ))) # (!\bm2|$00000|auto_generated|result_node[1]~6_combout  & (\inst18|ShiftLeft1~4_combout ))))

	.dataa(\bm2|$00000|auto_generated|result_node[1]~6_combout ),
	.datab(\inst18|ShiftLeft1~4_combout ),
	.datac(\inst18|ShiftLeft1~3_combout ),
	.datad(\inst18|Mux11~4_combout ),
	.cin(gnd),
	.combout(\inst18|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux12~0 .lut_mask = 16'hE400;
defparam \inst18|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y29_N14
cycloneive_lcell_comb \inst18|Mux12~1 (
// Equation(s):
// \inst18|Mux12~1_combout  = (\inst18|Mux11~5_combout  & (\inst18|ShiftRight1~7_combout  & (\inst18|Mux11~16_combout ))) # (!\inst18|Mux11~5_combout  & (((\inst18|Mux12~0_combout ) # (!\inst18|Mux11~16_combout ))))

	.dataa(\inst18|Mux11~5_combout ),
	.datab(\inst18|ShiftRight1~7_combout ),
	.datac(\inst18|Mux11~16_combout ),
	.datad(\inst18|Mux12~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux12~1 .lut_mask = 16'hD585;
defparam \inst18|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N26
cycloneive_lcell_comb \inst18|ShiftRight0~6 (
// Equation(s):
// \inst18|ShiftRight0~6_combout  = (\bm2|$00000|auto_generated|result_node[0]~7_combout  & ((\inst17|regAOut [4]))) # (!\bm2|$00000|auto_generated|result_node[0]~7_combout  & (\inst17|regAOut [3]))

	.dataa(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.datab(gnd),
	.datac(\inst17|regAOut [3]),
	.datad(\inst17|regAOut [4]),
	.cin(gnd),
	.combout(\inst18|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftRight0~6 .lut_mask = 16'hFA50;
defparam \inst18|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y29_N4
cycloneive_lcell_comb \inst18|Mux12~2 (
// Equation(s):
// \inst18|Mux12~2_combout  = (\inst18|Mux11~15_combout  & ((\inst18|Mux12~1_combout  & ((\inst18|ShiftRight0~6_combout ))) # (!\inst18|Mux12~1_combout  & (\inst18|ShiftRight0~3_combout )))) # (!\inst18|Mux11~15_combout  & (((\inst18|Mux12~1_combout ))))

	.dataa(\inst18|ShiftRight0~3_combout ),
	.datab(\inst18|Mux11~15_combout ),
	.datac(\inst18|Mux12~1_combout ),
	.datad(\inst18|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\inst18|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux12~2 .lut_mask = 16'hF838;
defparam \inst18|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N0
cycloneive_lcell_comb \inst18|Mux11~7 (
// Equation(s):
// \inst18|Mux11~7_combout  = (\inst17|opcodeOut [2] & (!\inst17|opcodeOut [3] & ((\inst17|opcodeOut [0]) # (\inst17|opcodeOut [1])))) # (!\inst17|opcodeOut [2] & (((\inst17|opcodeOut [3]) # (!\inst17|opcodeOut [1]))))

	.dataa(\inst17|opcodeOut [2]),
	.datab(\inst17|opcodeOut [0]),
	.datac(\inst17|opcodeOut [1]),
	.datad(\inst17|opcodeOut [3]),
	.cin(gnd),
	.combout(\inst18|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux11~7 .lut_mask = 16'h55AD;
defparam \inst18|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N12
cycloneive_lcell_comb \inst18|Mux11~6 (
// Equation(s):
// \inst18|Mux11~6_combout  = (\inst17|opcodeOut [3]) # ((!\inst17|opcodeOut [0] & (!\inst17|opcodeOut [1] & \inst17|opcodeOut [2])))

	.dataa(\inst17|opcodeOut [3]),
	.datab(\inst17|opcodeOut [0]),
	.datac(\inst17|opcodeOut [1]),
	.datad(\inst17|opcodeOut [2]),
	.cin(gnd),
	.combout(\inst18|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux11~6 .lut_mask = 16'hABAA;
defparam \inst18|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N4
cycloneive_lcell_comb \inst18|Mux12~3 (
// Equation(s):
// \inst18|Mux12~3_combout  = (\inst18|Mux11~7_combout  & (\inst17|regAOut [3] $ (((\inst18|Mux11~6_combout  & \bm2|$00000|auto_generated|result_node[3]~4_combout ))))) # (!\inst18|Mux11~7_combout  & (!\inst18|Mux11~6_combout ))

	.dataa(\inst18|Mux11~7_combout ),
	.datab(\inst18|Mux11~6_combout ),
	.datac(\inst17|regAOut [3]),
	.datad(\bm2|$00000|auto_generated|result_node[3]~4_combout ),
	.cin(gnd),
	.combout(\inst18|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux12~3 .lut_mask = 16'h39B1;
defparam \inst18|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N16
cycloneive_lcell_comb \inst18|Mux13~9 (
// Equation(s):
// \inst18|Mux13~9_combout  = (!\inst17|opcodeOut [3] & ((\inst17|opcodeOut [1] & ((!\inst17|opcodeOut [2]))) # (!\inst17|opcodeOut [1] & (!\inst17|opcodeOut [0] & \inst17|opcodeOut [2]))))

	.dataa(\inst17|opcodeOut [3]),
	.datab(\inst17|opcodeOut [0]),
	.datac(\inst17|opcodeOut [1]),
	.datad(\inst17|opcodeOut [2]),
	.cin(gnd),
	.combout(\inst18|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux13~9 .lut_mask = 16'h0150;
defparam \inst18|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N24
cycloneive_lcell_comb \inst18|Mux12~4 (
// Equation(s):
// \inst18|Mux12~4_combout  = (\inst18|Mux12~3_combout  & (((!\inst18|Mux13~9_combout )) # (!\inst17|regAOut [3]))) # (!\inst18|Mux12~3_combout  & (\inst17|regAOut [3] & (\inst18|Mux13~9_combout  & \bm2|$00000|auto_generated|result_node[3]~4_combout )))

	.dataa(\inst18|Mux12~3_combout ),
	.datab(\inst17|regAOut [3]),
	.datac(\inst18|Mux13~9_combout ),
	.datad(\bm2|$00000|auto_generated|result_node[3]~4_combout ),
	.cin(gnd),
	.combout(\inst18|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux12~4 .lut_mask = 16'h6A2A;
defparam \inst18|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y29_N22
cycloneive_lcell_comb \inst18|Mux12~5 (
// Equation(s):
// \inst18|Mux12~5_combout  = (\inst18|Mux2~2_combout  & ((\inst17|opcodeOut [1] & (\inst18|Mux12~2_combout )) # (!\inst17|opcodeOut [1] & ((\inst18|Mux12~4_combout ))))) # (!\inst18|Mux2~2_combout  & (((\inst18|Mux12~4_combout ))))

	.dataa(\inst18|Mux2~2_combout ),
	.datab(\inst18|Mux12~2_combout ),
	.datac(\inst17|opcodeOut [1]),
	.datad(\inst18|Mux12~4_combout ),
	.cin(gnd),
	.combout(\inst18|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux12~5 .lut_mask = 16'hDF80;
defparam \inst18|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N22
cycloneive_lcell_comb \inst18|Add1~6 (
// Equation(s):
// \inst18|Add1~6_combout  = (\inst17|regAOut [3] & ((\bm2|$00000|auto_generated|result_node[3]~4_combout  & (\inst18|Add1~5  & VCC)) # (!\bm2|$00000|auto_generated|result_node[3]~4_combout  & (!\inst18|Add1~5 )))) # (!\inst17|regAOut [3] & 
// ((\bm2|$00000|auto_generated|result_node[3]~4_combout  & (!\inst18|Add1~5 )) # (!\bm2|$00000|auto_generated|result_node[3]~4_combout  & ((\inst18|Add1~5 ) # (GND)))))
// \inst18|Add1~7  = CARRY((\inst17|regAOut [3] & (!\bm2|$00000|auto_generated|result_node[3]~4_combout  & !\inst18|Add1~5 )) # (!\inst17|regAOut [3] & ((!\inst18|Add1~5 ) # (!\bm2|$00000|auto_generated|result_node[3]~4_combout ))))

	.dataa(\inst17|regAOut [3]),
	.datab(\bm2|$00000|auto_generated|result_node[3]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add1~5 ),
	.combout(\inst18|Add1~6_combout ),
	.cout(\inst18|Add1~7 ));
// synopsys translate_off
defparam \inst18|Add1~6 .lut_mask = 16'h9617;
defparam \inst18|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y29_N20
cycloneive_lcell_comb \inst18|Mux12~6 (
// Equation(s):
// \inst18|Mux12~6_combout  = (\inst18|Mux15~2_combout  & (\inst18|Mux12~5_combout )) # (!\inst18|Mux15~2_combout  & ((\inst18|Add1~6_combout )))

	.dataa(\inst18|Mux12~5_combout ),
	.datab(gnd),
	.datac(\inst18|Mux15~2_combout ),
	.datad(\inst18|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst18|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux12~6 .lut_mask = 16'hAFA0;
defparam \inst18|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N24
cycloneive_lcell_comb \inst18|Mux17~0 (
// Equation(s):
// \inst18|Mux17~0_combout  = (\inst17|opcodeOut [3] & ((\inst17|opcodeOut [2] & ((\inst17|opcodeOut [1]))) # (!\inst17|opcodeOut [2] & (\inst17|opcodeOut [0] & !\inst17|opcodeOut [1]))))

	.dataa(\inst17|opcodeOut [0]),
	.datab(\inst17|opcodeOut [3]),
	.datac(\inst17|opcodeOut [2]),
	.datad(\inst17|opcodeOut [1]),
	.cin(gnd),
	.combout(\inst18|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux17~0 .lut_mask = 16'hC008;
defparam \inst18|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \inst18|Mux17~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst18|Mux17~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst18|Mux17~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst18|Mux17~0clkctrl .clock_type = "global clock";
defparam \inst18|Mux17~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X87_Y29_N30
cycloneive_lcell_comb \inst18|result[3] (
// Equation(s):
// \inst18|result [3] = (GLOBAL(\inst18|Mux17~0clkctrl_outclk ) & ((\inst18|result [3]))) # (!GLOBAL(\inst18|Mux17~0clkctrl_outclk ) & (\inst18|Mux12~6_combout ))

	.dataa(\inst18|Mux12~6_combout ),
	.datab(gnd),
	.datac(\inst18|result [3]),
	.datad(\inst18|Mux17~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst18|result [3]),
	.cout());
// synopsys translate_off
defparam \inst18|result[3] .lut_mask = 16'hF0AA;
defparam \inst18|result[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y29_N6
cycloneive_lcell_comb \inst22|resultOut[3]~feeder (
// Equation(s):
// \inst22|resultOut[3]~feeder_combout  = \inst18|result [3]

	.dataa(\inst18|result [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|resultOut[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|resultOut[3]~feeder .lut_mask = 16'hAAAA;
defparam \inst22|resultOut[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y29_N7
dffeas \inst22|resultOut[3] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst22|resultOut[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|resultOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|resultOut[3] .is_wysiwyg = "true";
defparam \inst22|resultOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N16
cycloneive_lcell_comb \inst12|labelValue~4 (
// Equation(s):
// \inst12|labelValue~4_combout  = (\inst|addr_reg [3] & \inst12|Equal0~0_combout )

	.dataa(gnd),
	.datab(\inst|addr_reg [3]),
	.datac(\inst12|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst12|labelValue~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|labelValue~4 .lut_mask = 16'hC0C0;
defparam \inst12|labelValue~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N17
dffeas \inst12|labelValue[3] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst12|labelValue~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|labelValue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|labelValue[3] .is_wysiwyg = "true";
defparam \inst12|labelValue[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N4
cycloneive_lcell_comb \inst17|labelValueOut[3]~feeder (
// Equation(s):
// \inst17|labelValueOut[3]~feeder_combout  = \inst12|labelValue [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|labelValue [3]),
	.cin(gnd),
	.combout(\inst17|labelValueOut[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|labelValueOut[3]~feeder .lut_mask = 16'hFF00;
defparam \inst17|labelValueOut[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y29_N5
dffeas \inst17|labelValueOut[3] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst17|labelValueOut[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|labelValueOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|labelValueOut[3] .is_wysiwyg = "true";
defparam \inst17|labelValueOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y29_N11
dffeas \inst22|labelValueOut[3] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|labelValueOut [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|labelValueOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|labelValueOut[3] .is_wysiwyg = "true";
defparam \inst22|labelValueOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y29_N10
cycloneive_lcell_comb \bm1|$00000|auto_generated|result_node[3]~4 (
// Equation(s):
// \bm1|$00000|auto_generated|result_node[3]~4_combout  = (\inst22|labelflagOut~q  & (\inst22|resultOut [3])) # (!\inst22|labelflagOut~q  & ((\inst22|labelValueOut [3])))

	.dataa(gnd),
	.datab(\inst22|resultOut [3]),
	.datac(\inst22|labelValueOut [3]),
	.datad(\inst22|labelflagOut~q ),
	.cin(gnd),
	.combout(\bm1|$00000|auto_generated|result_node[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bm1|$00000|auto_generated|result_node[3]~4 .lut_mask = 16'hCCF0;
defparam \bm1|$00000|auto_generated|result_node[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N22
cycloneive_lcell_comb \inst5|ram_rtl_0_bypass[24]~feeder (
// Equation(s):
// \inst5|ram_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|ram_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \inst5|ram_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N23
dffeas \inst5|ram_rtl_0_bypass[24] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y30_N5
dffeas \inst5|ram_rtl_0_bypass[23] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|regAOut [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y29_N22
cycloneive_lcell_comb \inst15|regfile[1][7]~feeder (
// Equation(s):
// \inst15|regfile[1][7]~feeder_combout  = \bm3|$00000|auto_generated|result_node[7]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bm3|$00000|auto_generated|result_node[7]~0_combout ),
	.cin(gnd),
	.combout(\inst15|regfile[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regfile[1][7]~feeder .lut_mask = 16'hFF00;
defparam \inst15|regfile[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y29_N23
dffeas \inst15|regfile[1][7] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regfile[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|regfile[1][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regfile[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regfile[1][7] .is_wysiwyg = "true";
defparam \inst15|regfile[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y31_N4
cycloneive_lcell_comb \inst15|regB[7]~0 (
// Equation(s):
// \inst15|regB[7]~0_combout  = (\inst12|rt [0] & ((\inst15|regfile[1][7]~q ))) # (!\inst12|rt [0] & (\inst15|regfile[0][7]~q ))

	.dataa(\inst12|rt [0]),
	.datab(\inst15|regfile[0][7]~q ),
	.datac(gnd),
	.datad(\inst15|regfile[1][7]~q ),
	.cin(gnd),
	.combout(\inst15|regB[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regB[7]~0 .lut_mask = 16'hEE44;
defparam \inst15|regB[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N4
cycloneive_lcell_comb \inst18|result~0 (
// Equation(s):
// \inst18|result~0_combout  = (\inst17|immediateFlagOut~q  & (\inst17|regBOut [7] & \inst17|regAOut [7]))

	.dataa(\inst17|immediateFlagOut~q ),
	.datab(\inst17|regBOut [7]),
	.datac(gnd),
	.datad(\inst17|regAOut [7]),
	.cin(gnd),
	.combout(\inst18|result~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|result~0 .lut_mask = 16'h8800;
defparam \inst18|result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N18
cycloneive_lcell_comb \bm2|$00000|auto_generated|result_node[7]~0 (
// Equation(s):
// \bm2|$00000|auto_generated|result_node[7]~0_combout  = (\inst17|regBOut [7] & \inst17|immediateFlagOut~q )

	.dataa(gnd),
	.datab(\inst17|regBOut [7]),
	.datac(gnd),
	.datad(\inst17|immediateFlagOut~q ),
	.cin(gnd),
	.combout(\bm2|$00000|auto_generated|result_node[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bm2|$00000|auto_generated|result_node[7]~0 .lut_mask = 16'hCC00;
defparam \bm2|$00000|auto_generated|result_node[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N28
cycloneive_lcell_comb \inst18|Add1~12 (
// Equation(s):
// \inst18|Add1~12_combout  = ((\inst17|regAOut [6] $ (\bm2|$00000|auto_generated|result_node[6]~1_combout  $ (!\inst18|Add1~11 )))) # (GND)
// \inst18|Add1~13  = CARRY((\inst17|regAOut [6] & ((\bm2|$00000|auto_generated|result_node[6]~1_combout ) # (!\inst18|Add1~11 ))) # (!\inst17|regAOut [6] & (\bm2|$00000|auto_generated|result_node[6]~1_combout  & !\inst18|Add1~11 )))

	.dataa(\inst17|regAOut [6]),
	.datab(\bm2|$00000|auto_generated|result_node[6]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add1~11 ),
	.combout(\inst18|Add1~12_combout ),
	.cout(\inst18|Add1~13 ));
// synopsys translate_off
defparam \inst18|Add1~12 .lut_mask = 16'h698E;
defparam \inst18|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N30
cycloneive_lcell_comb \inst18|Add1~14 (
// Equation(s):
// \inst18|Add1~14_combout  = \inst17|regAOut [7] $ (\inst18|Add1~13  $ (\bm2|$00000|auto_generated|result_node[7]~0_combout ))

	.dataa(\inst17|regAOut [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\bm2|$00000|auto_generated|result_node[7]~0_combout ),
	.cin(\inst18|Add1~13 ),
	.combout(\inst18|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Add1~14 .lut_mask = 16'hA55A;
defparam \inst18|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N2
cycloneive_lcell_comb \inst18|Mux15~18 (
// Equation(s):
// \inst18|Mux15~18_combout  = (!\inst17|opcodeOut [0] & (!\inst18|ShiftLeft0~1_combout  & ((!\inst17|regBOut [2]) # (!\inst17|immediateFlagOut~q ))))

	.dataa(\inst17|immediateFlagOut~q ),
	.datab(\inst17|regBOut [2]),
	.datac(\inst17|opcodeOut [0]),
	.datad(\inst18|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux15~18 .lut_mask = 16'h0007;
defparam \inst18|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N8
cycloneive_lcell_comb \inst18|Mux15~7 (
// Equation(s):
// \inst18|Mux15~7_combout  = ((!\inst17|regBOut [4] & !\inst17|regBOut [3])) # (!\inst17|immediateFlagOut~q )

	.dataa(\inst17|regBOut [4]),
	.datab(\inst17|regBOut [3]),
	.datac(gnd),
	.datad(\inst17|immediateFlagOut~q ),
	.cin(gnd),
	.combout(\inst18|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux15~7 .lut_mask = 16'h11FF;
defparam \inst18|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N28
cycloneive_lcell_comb \inst18|Mux15~8 (
// Equation(s):
// \inst18|Mux15~8_combout  = \inst17|opcodeOut [0] $ (((\inst18|ShiftLeft0~0_combout ) # ((!\inst18|Mux15~7_combout ) # (!\bm2|$00000|auto_generated|result_node[2]~5_combout ))))

	.dataa(\inst18|ShiftLeft0~0_combout ),
	.datab(\bm2|$00000|auto_generated|result_node[2]~5_combout ),
	.datac(\inst17|opcodeOut [0]),
	.datad(\inst18|Mux15~7_combout ),
	.cin(gnd),
	.combout(\inst18|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux15~8 .lut_mask = 16'h4B0F;
defparam \inst18|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N2
cycloneive_lcell_comb \inst18|Mux16~0 (
// Equation(s):
// \inst18|Mux16~0_combout  = (!\inst18|ShiftLeft0~1_combout  & ((\bm2|$00000|auto_generated|result_node[1]~6_combout  & (\inst18|ShiftLeft1~3_combout )) # (!\bm2|$00000|auto_generated|result_node[1]~6_combout  & ((\inst18|ShiftLeft1~4_combout )))))

	.dataa(\bm2|$00000|auto_generated|result_node[1]~6_combout ),
	.datab(\inst18|ShiftLeft1~3_combout ),
	.datac(\inst18|ShiftLeft0~1_combout ),
	.datad(\inst18|ShiftLeft1~4_combout ),
	.cin(gnd),
	.combout(\inst18|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux16~0 .lut_mask = 16'h0D08;
defparam \inst18|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N12
cycloneive_lcell_comb \inst18|Mux16~1 (
// Equation(s):
// \inst18|Mux16~1_combout  = (\inst18|Mux15~9_combout  & (\inst18|ShiftRight1~7_combout  & (\inst18|Mux15~8_combout ))) # (!\inst18|Mux15~9_combout  & (((\inst18|Mux16~0_combout ) # (!\inst18|Mux15~8_combout ))))

	.dataa(\inst18|ShiftRight1~7_combout ),
	.datab(\inst18|Mux15~9_combout ),
	.datac(\inst18|Mux15~8_combout ),
	.datad(\inst18|Mux16~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux16~1 .lut_mask = 16'hB383;
defparam \inst18|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N22
cycloneive_lcell_comb \inst18|Mux16~2 (
// Equation(s):
// \inst18|Mux16~2_combout  = (\inst18|Mux15~18_combout  & ((\inst18|Mux16~1_combout  & (\inst17|regAOut [6])) # (!\inst18|Mux16~1_combout  & ((\inst18|ShiftLeft1~2_combout ))))) # (!\inst18|Mux15~18_combout  & (((\inst18|Mux16~1_combout ))))

	.dataa(\inst17|regAOut [6]),
	.datab(\inst18|Mux15~18_combout ),
	.datac(\inst18|Mux16~1_combout ),
	.datad(\inst18|ShiftLeft1~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux16~2 .lut_mask = 16'hBCB0;
defparam \inst18|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N24
cycloneive_lcell_comb \inst18|Mux16~3 (
// Equation(s):
// \inst18|Mux16~3_combout  = (\inst18|Mux15~10_combout  & (!\inst18|Mux2~2_combout )) # (!\inst18|Mux15~10_combout  & (\inst17|regAOut [7] $ (((\bm2|$00000|auto_generated|result_node[7]~0_combout ) # (!\inst18|Mux2~2_combout )))))

	.dataa(\inst18|Mux2~2_combout ),
	.datab(\inst17|regAOut [7]),
	.datac(\bm2|$00000|auto_generated|result_node[7]~0_combout ),
	.datad(\inst18|Mux15~10_combout ),
	.cin(gnd),
	.combout(\inst18|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux16~3 .lut_mask = 16'h5539;
defparam \inst18|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N0
cycloneive_lcell_comb \inst18|Mux16~4 (
// Equation(s):
// \inst18|Mux16~4_combout  = (\inst18|Mux15~10_combout  & ((\inst18|Mux16~3_combout  & (\inst17|regAOut [3])) # (!\inst18|Mux16~3_combout  & ((\inst18|Mux16~2_combout ))))) # (!\inst18|Mux15~10_combout  & (((\inst18|Mux16~3_combout ))))

	.dataa(\inst17|regAOut [3]),
	.datab(\inst18|Mux15~10_combout ),
	.datac(\inst18|Mux16~2_combout ),
	.datad(\inst18|Mux16~3_combout ),
	.cin(gnd),
	.combout(\inst18|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux16~4 .lut_mask = 16'hBBC0;
defparam \inst18|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N6
cycloneive_lcell_comb \inst18|Mux16~5 (
// Equation(s):
// \inst18|Mux16~5_combout  = (\inst18|Mux15~6_combout  & (((\inst18|Mux15~5_combout )))) # (!\inst18|Mux15~6_combout  & ((\inst18|Mux15~5_combout  & ((\inst18|Mux16~4_combout ))) # (!\inst18|Mux15~5_combout  & (\inst17|regAOut [7]))))

	.dataa(\inst17|regAOut [7]),
	.datab(\inst18|Mux16~4_combout ),
	.datac(\inst18|Mux15~6_combout ),
	.datad(\inst18|Mux15~5_combout ),
	.cin(gnd),
	.combout(\inst18|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux16~5 .lut_mask = 16'hFC0A;
defparam \inst18|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N2
cycloneive_lcell_comb \inst18|Mux16~6 (
// Equation(s):
// \inst18|Mux16~6_combout  = (\inst18|Mux15~6_combout  & ((\inst18|Mux16~5_combout  & (\inst18|result~0_combout )) # (!\inst18|Mux16~5_combout  & ((\inst18|Add1~14_combout ))))) # (!\inst18|Mux15~6_combout  & (((\inst18|Mux16~5_combout ))))

	.dataa(\inst18|Mux15~6_combout ),
	.datab(\inst18|result~0_combout ),
	.datac(\inst18|Add1~14_combout ),
	.datad(\inst18|Mux16~5_combout ),
	.cin(gnd),
	.combout(\inst18|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux16~6 .lut_mask = 16'hDDA0;
defparam \inst18|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N8
cycloneive_lcell_comb \inst18|result[7] (
// Equation(s):
// \inst18|result [7] = (GLOBAL(\inst18|Mux17~0clkctrl_outclk ) & ((\inst18|result [7]))) # (!GLOBAL(\inst18|Mux17~0clkctrl_outclk ) & (\inst18|Mux16~6_combout ))

	.dataa(gnd),
	.datab(\inst18|Mux16~6_combout ),
	.datac(\inst18|result [7]),
	.datad(\inst18|Mux17~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst18|result [7]),
	.cout());
// synopsys translate_off
defparam \inst18|result[7] .lut_mask = 16'hF0CC;
defparam \inst18|result[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y31_N5
dffeas \inst15|regB[7] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regB[7]~0_combout ),
	.asdata(\inst18|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst15|regB[6]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regB [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regB[7] .is_wysiwyg = "true";
defparam \inst15|regB[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y30_N13
dffeas \inst17|regBOut[7] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|regB [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|regBOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|regBOut[7] .is_wysiwyg = "true";
defparam \inst17|regBOut[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \inst5|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\inst17|writeMemFlagOut~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst17|writeMemFlagOut~_wirecell_combout ),
	.clk0(\inst27|5~clkctrl_outclk ),
	.clk1(\inst27|5~clkctrl_outclk ),
	.ena0(\inst17|writeMemFlagOut~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst17|regAOut [7],\inst17|regAOut [6],\inst17|regAOut [5],\inst17|regAOut [4],\inst17|regAOut [3],\inst17|regAOut [2],\inst17|regAOut [1],\inst17|regAOut [0]}),
	.portaaddr({\inst17|regBOut [7],\inst17|regBOut [6],\inst17|regBOut [5],\inst17|regBOut [4],\inst17|regBOut [3],\inst17|regBOut [2],\inst17|regBOut [1],\inst17|regBOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst17|regBOut [7],\inst17|regBOut [6],\inst17|regBOut [5],\inst17|regBOut [4],\inst17|regBOut [3],\inst17|regBOut [2],\inst17|regBOut [1],\inst17|regBOut [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst5|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/CS141L.ram0_single_port_ram_with_init_8f510eeb.hdl.mif";
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "single_port_ram_with_init:inst5|altsyncram:ram_rtl_0|altsyncram_p5k1:auto_generated|ALTSYNCRAM";
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D10000000410000000B80000000FD0000000640000000370000000AD00000005E0000000690000000060000000F800000000900000001C0000000CC00000001700000001200000003F0000000DF0000000E900000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000DE0000000BC00000009A00000007800000005600000003400000002300000000100000009D0000000150000000AD0000000470000000D100000008A0000000250000000CF0000000690000000030000000ED0000000FE0000000DE0000000BE00000005600000009A0000000680000000570000000F00000000000000000F10000000BC0000000AA0000000390000000CF00000009A0000000570000000130000000CE0;
defparam \inst5|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000008A0000000460000000020000000EF0000000BE0000000AD0000000DE0000000AA0000000990000000880000000770000000660000000550000000440000000330000000220000000110000000F00000000DE0000000BC00000009A00000007800000005600000003400000001200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000500000000000000000000000001700000003D000000013000000000;
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N8
cycloneive_lcell_comb \inst5|ram~10 (
// Equation(s):
// \inst5|ram~10_combout  = (\inst5|ram~5_combout  & (((\inst5|ram_rtl_0_bypass [23])))) # (!\inst5|ram~5_combout  & ((\inst5|ram_rtl_0_bypass [24] & ((\inst5|ram_rtl_0|auto_generated|ram_block1a3 ))) # (!\inst5|ram_rtl_0_bypass [24] & 
// (\inst5|ram_rtl_0_bypass [23]))))

	.dataa(\inst5|ram~5_combout ),
	.datab(\inst5|ram_rtl_0_bypass [24]),
	.datac(\inst5|ram_rtl_0_bypass [23]),
	.datad(\inst5|ram_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\inst5|ram~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram~10 .lut_mask = 16'hF4B0;
defparam \inst5|ram~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N9
dffeas \inst22|qOut[3] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|qOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|qOut[3] .is_wysiwyg = "true";
defparam \inst22|qOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y29_N16
cycloneive_lcell_comb \bm3|$00000|auto_generated|result_node[3]~4 (
// Equation(s):
// \bm3|$00000|auto_generated|result_node[3]~4_combout  = (\inst22|readmemOut~q  & ((\inst22|qOut [3]))) # (!\inst22|readmemOut~q  & (\bm1|$00000|auto_generated|result_node[3]~4_combout ))

	.dataa(\bm1|$00000|auto_generated|result_node[3]~4_combout ),
	.datab(\inst22|readmemOut~q ),
	.datac(gnd),
	.datad(\inst22|qOut [3]),
	.cin(gnd),
	.combout(\bm3|$00000|auto_generated|result_node[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bm3|$00000|auto_generated|result_node[3]~4 .lut_mask = 16'hEE22;
defparam \bm3|$00000|auto_generated|result_node[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y29_N10
cycloneive_lcell_comb \inst15|regfile[0][3]~feeder (
// Equation(s):
// \inst15|regfile[0][3]~feeder_combout  = \bm3|$00000|auto_generated|result_node[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bm3|$00000|auto_generated|result_node[3]~4_combout ),
	.cin(gnd),
	.combout(\inst15|regfile[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regfile[0][3]~feeder .lut_mask = 16'hFF00;
defparam \inst15|regfile[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y29_N11
dffeas \inst15|regfile[0][3] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regfile[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|regfile[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regfile[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regfile[0][3] .is_wysiwyg = "true";
defparam \inst15|regfile[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y29_N14
cycloneive_lcell_comb \inst15|regfile[1][3]~feeder (
// Equation(s):
// \inst15|regfile[1][3]~feeder_combout  = \bm3|$00000|auto_generated|result_node[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bm3|$00000|auto_generated|result_node[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|regfile[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regfile[1][3]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|regfile[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y29_N15
dffeas \inst15|regfile[1][3] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regfile[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|regfile[1][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regfile[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regfile[1][3] .is_wysiwyg = "true";
defparam \inst15|regfile[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y29_N0
cycloneive_lcell_comb \inst15|regA[3]~4 (
// Equation(s):
// \inst15|regA[3]~4_combout  = (\inst12|rs [0] & ((\inst15|regfile[1][3]~q ))) # (!\inst12|rs [0] & (\inst15|regfile[0][3]~q ))

	.dataa(\inst15|regfile[0][3]~q ),
	.datab(\inst12|rs [0]),
	.datac(gnd),
	.datad(\inst15|regfile[1][3]~q ),
	.cin(gnd),
	.combout(\inst15|regA[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regA[3]~4 .lut_mask = 16'hEE22;
defparam \inst15|regA[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y29_N1
dffeas \inst15|regA[3] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regA[3]~4_combout ),
	.asdata(\inst18|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst15|regA[0]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regA[3] .is_wysiwyg = "true";
defparam \inst15|regA[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y30_N15
dffeas \inst17|regAOut[3] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|regA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|regAOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|regAOut[3] .is_wysiwyg = "true";
defparam \inst17|regAOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N24
cycloneive_lcell_comb \inst18|Add1~8 (
// Equation(s):
// \inst18|Add1~8_combout  = ((\inst17|regAOut [4] $ (\bm2|$00000|auto_generated|result_node[4]~3_combout  $ (!\inst18|Add1~7 )))) # (GND)
// \inst18|Add1~9  = CARRY((\inst17|regAOut [4] & ((\bm2|$00000|auto_generated|result_node[4]~3_combout ) # (!\inst18|Add1~7 ))) # (!\inst17|regAOut [4] & (\bm2|$00000|auto_generated|result_node[4]~3_combout  & !\inst18|Add1~7 )))

	.dataa(\inst17|regAOut [4]),
	.datab(\bm2|$00000|auto_generated|result_node[4]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add1~7 ),
	.combout(\inst18|Add1~8_combout ),
	.cout(\inst18|Add1~9 ));
// synopsys translate_off
defparam \inst18|Add1~8 .lut_mask = 16'h698E;
defparam \inst18|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N26
cycloneive_lcell_comb \inst18|Add1~10 (
// Equation(s):
// \inst18|Add1~10_combout  = (\inst17|regAOut [5] & ((\bm2|$00000|auto_generated|result_node[5]~2_combout  & (\inst18|Add1~9  & VCC)) # (!\bm2|$00000|auto_generated|result_node[5]~2_combout  & (!\inst18|Add1~9 )))) # (!\inst17|regAOut [5] & 
// ((\bm2|$00000|auto_generated|result_node[5]~2_combout  & (!\inst18|Add1~9 )) # (!\bm2|$00000|auto_generated|result_node[5]~2_combout  & ((\inst18|Add1~9 ) # (GND)))))
// \inst18|Add1~11  = CARRY((\inst17|regAOut [5] & (!\bm2|$00000|auto_generated|result_node[5]~2_combout  & !\inst18|Add1~9 )) # (!\inst17|regAOut [5] & ((!\inst18|Add1~9 ) # (!\bm2|$00000|auto_generated|result_node[5]~2_combout ))))

	.dataa(\inst17|regAOut [5]),
	.datab(\bm2|$00000|auto_generated|result_node[5]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add1~9 ),
	.combout(\inst18|Add1~10_combout ),
	.cout(\inst18|Add1~11 ));
// synopsys translate_off
defparam \inst18|Add1~10 .lut_mask = 16'h9617;
defparam \inst18|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N20
cycloneive_lcell_comb \inst18|Mux15~16 (
// Equation(s):
// \inst18|Mux15~16_combout  = (\inst18|Mux15~6_combout  & (((\inst18|Mux15~5_combout ) # (\inst18|Add1~12_combout )))) # (!\inst18|Mux15~6_combout  & (\inst17|regAOut [6] & (!\inst18|Mux15~5_combout )))

	.dataa(\inst17|regAOut [6]),
	.datab(\inst18|Mux15~6_combout ),
	.datac(\inst18|Mux15~5_combout ),
	.datad(\inst18|Add1~12_combout ),
	.cin(gnd),
	.combout(\inst18|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux15~16 .lut_mask = 16'hCEC2;
defparam \inst18|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N30
cycloneive_lcell_comb \inst18|result~2 (
// Equation(s):
// \inst18|result~2_combout  = (\inst17|regAOut [6] & (\inst17|regBOut [6] & \inst17|immediateFlagOut~q ))

	.dataa(gnd),
	.datab(\inst17|regAOut [6]),
	.datac(\inst17|regBOut [6]),
	.datad(\inst17|immediateFlagOut~q ),
	.cin(gnd),
	.combout(\inst18|result~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|result~2 .lut_mask = 16'hC000;
defparam \inst18|result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y30_N22
cycloneive_lcell_comb \inst18|result~1 (
// Equation(s):
// \inst18|result~1_combout  = \inst17|regAOut [6] $ (((\inst17|immediateFlagOut~q  & \inst17|regBOut [6])))

	.dataa(\inst17|immediateFlagOut~q ),
	.datab(\inst17|regBOut [6]),
	.datac(gnd),
	.datad(\inst17|regAOut [6]),
	.cin(gnd),
	.combout(\inst18|result~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|result~1 .lut_mask = 16'h7788;
defparam \inst18|result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y30_N6
cycloneive_lcell_comb \inst18|ShiftLeft1~6 (
// Equation(s):
// \inst18|ShiftLeft1~6_combout  = (\bm2|$00000|auto_generated|result_node[0]~7_combout  & (\inst17|regAOut [3])) # (!\bm2|$00000|auto_generated|result_node[0]~7_combout  & ((\inst17|regAOut [4])))

	.dataa(\inst17|regAOut [3]),
	.datab(\inst17|regAOut [4]),
	.datac(gnd),
	.datad(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\inst18|ShiftLeft1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftLeft1~6 .lut_mask = 16'hAACC;
defparam \inst18|ShiftLeft1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y33_N31
dffeas \inst12|value[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst12|value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|value[0] .is_wysiwyg = "true";
defparam \inst12|value[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y32_N1
dffeas \inst17|valueOut[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|value [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|valueOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|valueOut[0] .is_wysiwyg = "true";
defparam \inst17|valueOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N2
cycloneive_lcell_comb \inst18|ShiftLeft1~7 (
// Equation(s):
// \inst18|ShiftLeft1~7_combout  = (\inst17|regAOut [0] & ((\inst17|immediateFlagOut~q  & ((!\inst17|regBOut [0]))) # (!\inst17|immediateFlagOut~q  & (!\inst17|valueOut [0]))))

	.dataa(\inst17|regAOut [0]),
	.datab(\inst17|valueOut [0]),
	.datac(\inst17|regBOut [0]),
	.datad(\inst17|immediateFlagOut~q ),
	.cin(gnd),
	.combout(\inst18|ShiftLeft1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftLeft1~7 .lut_mask = 16'h0A22;
defparam \inst18|ShiftLeft1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N14
cycloneive_lcell_comb \inst18|ShiftLeft1~8 (
// Equation(s):
// \inst18|ShiftLeft1~8_combout  = (\bm2|$00000|auto_generated|result_node[0]~7_combout  & (\inst17|regAOut [1])) # (!\bm2|$00000|auto_generated|result_node[0]~7_combout  & ((\inst17|regAOut [2])))

	.dataa(\inst17|regAOut [1]),
	.datab(\inst17|regAOut [2]),
	.datac(gnd),
	.datad(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\inst18|ShiftLeft1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftLeft1~8 .lut_mask = 16'hAACC;
defparam \inst18|ShiftLeft1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N30
cycloneive_lcell_comb \inst18|Mux15~11 (
// Equation(s):
// \inst18|Mux15~11_combout  = (!\inst18|ShiftLeft0~1_combout  & ((\bm2|$00000|auto_generated|result_node[1]~6_combout  & (\inst18|ShiftLeft1~7_combout )) # (!\bm2|$00000|auto_generated|result_node[1]~6_combout  & ((\inst18|ShiftLeft1~8_combout )))))

	.dataa(\bm2|$00000|auto_generated|result_node[1]~6_combout ),
	.datab(\inst18|ShiftLeft1~7_combout ),
	.datac(\inst18|ShiftLeft1~8_combout ),
	.datad(\inst18|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux15~11 .lut_mask = 16'h00D8;
defparam \inst18|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y30_N28
cycloneive_lcell_comb \inst18|ShiftRight1~5 (
// Equation(s):
// \inst18|ShiftRight1~5_combout  = (!\bm2|$00000|auto_generated|result_node[1]~6_combout  & ((\bm2|$00000|auto_generated|result_node[0]~7_combout  & (\inst17|regAOut [7])) # (!\bm2|$00000|auto_generated|result_node[0]~7_combout  & ((\inst17|regAOut [6])))))

	.dataa(\inst17|regAOut [7]),
	.datab(\bm2|$00000|auto_generated|result_node[1]~6_combout ),
	.datac(\inst17|regAOut [6]),
	.datad(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\inst18|ShiftRight1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftRight1~5 .lut_mask = 16'h2230;
defparam \inst18|ShiftRight1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N6
cycloneive_lcell_comb \inst18|Mux15~12 (
// Equation(s):
// \inst18|Mux15~12_combout  = (\inst18|Mux15~9_combout  & (\inst18|Mux15~8_combout  & ((\inst18|ShiftRight1~5_combout )))) # (!\inst18|Mux15~9_combout  & (((\inst18|Mux15~11_combout )) # (!\inst18|Mux15~8_combout )))

	.dataa(\inst18|Mux15~9_combout ),
	.datab(\inst18|Mux15~8_combout ),
	.datac(\inst18|Mux15~11_combout ),
	.datad(\inst18|ShiftRight1~5_combout ),
	.cin(gnd),
	.combout(\inst18|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux15~12 .lut_mask = 16'hD951;
defparam \inst18|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y30_N16
cycloneive_lcell_comb \inst18|Mux15~13 (
// Equation(s):
// \inst18|Mux15~13_combout  = (\inst18|Mux15~12_combout  & (((\inst17|regAOut [5]) # (!\inst18|Mux15~18_combout )))) # (!\inst18|Mux15~12_combout  & (\inst18|ShiftLeft1~6_combout  & ((\inst18|Mux15~18_combout ))))

	.dataa(\inst18|ShiftLeft1~6_combout ),
	.datab(\inst17|regAOut [5]),
	.datac(\inst18|Mux15~12_combout ),
	.datad(\inst18|Mux15~18_combout ),
	.cin(gnd),
	.combout(\inst18|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux15~13 .lut_mask = 16'hCAF0;
defparam \inst18|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y30_N4
cycloneive_lcell_comb \inst18|Mux15~14 (
// Equation(s):
// \inst18|Mux15~14_combout  = (\inst18|Mux2~2_combout  & ((\inst18|Mux15~10_combout  & ((\inst18|Mux15~13_combout ))) # (!\inst18|Mux15~10_combout  & (\inst18|result~1_combout )))) # (!\inst18|Mux2~2_combout  & (((\inst18|Mux15~10_combout ))))

	.dataa(\inst18|result~1_combout ),
	.datab(\inst18|Mux2~2_combout ),
	.datac(\inst18|Mux15~13_combout ),
	.datad(\inst18|Mux15~10_combout ),
	.cin(gnd),
	.combout(\inst18|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux15~14 .lut_mask = 16'hF388;
defparam \inst18|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y30_N26
cycloneive_lcell_comb \inst18|Mux15~15 (
// Equation(s):
// \inst18|Mux15~15_combout  = (\inst18|Mux2~2_combout  & (((\inst18|Mux15~14_combout )))) # (!\inst18|Mux2~2_combout  & ((\inst18|Mux15~14_combout  & (\inst17|regAOut [2])) # (!\inst18|Mux15~14_combout  & ((!\inst17|regAOut [6])))))

	.dataa(\inst17|regAOut [2]),
	.datab(\inst18|Mux2~2_combout ),
	.datac(\inst17|regAOut [6]),
	.datad(\inst18|Mux15~14_combout ),
	.cin(gnd),
	.combout(\inst18|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux15~15 .lut_mask = 16'hEE03;
defparam \inst18|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N30
cycloneive_lcell_comb \inst18|Mux15~17 (
// Equation(s):
// \inst18|Mux15~17_combout  = (\inst18|Mux15~16_combout  & (((\inst18|result~2_combout )) # (!\inst18|Mux15~5_combout ))) # (!\inst18|Mux15~16_combout  & (\inst18|Mux15~5_combout  & ((\inst18|Mux15~15_combout ))))

	.dataa(\inst18|Mux15~16_combout ),
	.datab(\inst18|Mux15~5_combout ),
	.datac(\inst18|result~2_combout ),
	.datad(\inst18|Mux15~15_combout ),
	.cin(gnd),
	.combout(\inst18|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux15~17 .lut_mask = 16'hE6A2;
defparam \inst18|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N26
cycloneive_lcell_comb \inst18|result[6] (
// Equation(s):
// \inst18|result [6] = (GLOBAL(\inst18|Mux17~0clkctrl_outclk ) & ((\inst18|result [6]))) # (!GLOBAL(\inst18|Mux17~0clkctrl_outclk ) & (\inst18|Mux15~17_combout ))

	.dataa(gnd),
	.datab(\inst18|Mux15~17_combout ),
	.datac(\inst18|result [6]),
	.datad(\inst18|Mux17~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst18|result [6]),
	.cout());
// synopsys translate_off
defparam \inst18|result[6] .lut_mask = 16'hF0CC;
defparam \inst18|result[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y31_N11
dffeas \inst15|regA[6] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regA[6]~1_combout ),
	.asdata(\inst18|result [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst15|regA[0]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regA[6] .is_wysiwyg = "true";
defparam \inst15|regA[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y30_N15
dffeas \inst17|regAOut[6] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|regA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|regAOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|regAOut[6] .is_wysiwyg = "true";
defparam \inst17|regAOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N22
cycloneive_lcell_comb \inst18|ShiftRight0~3 (
// Equation(s):
// \inst18|ShiftRight0~3_combout  = (\bm2|$00000|auto_generated|result_node[0]~7_combout  & (\inst17|regAOut [6])) # (!\bm2|$00000|auto_generated|result_node[0]~7_combout  & ((\inst17|regAOut [5])))

	.dataa(gnd),
	.datab(\inst17|regAOut [6]),
	.datac(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.datad(\inst17|regAOut [5]),
	.cin(gnd),
	.combout(\inst18|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftRight0~3 .lut_mask = 16'hCFC0;
defparam \inst18|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N20
cycloneive_lcell_comb \inst18|ShiftRight1~6 (
// Equation(s):
// \inst18|ShiftRight1~6_combout  = (\bm2|$00000|auto_generated|result_node[1]~6_combout  & (((\inst17|regAOut [7] & !\bm2|$00000|auto_generated|result_node[0]~7_combout )))) # (!\bm2|$00000|auto_generated|result_node[1]~6_combout  & 
// (\inst18|ShiftRight0~3_combout ))

	.dataa(\inst18|ShiftRight0~3_combout ),
	.datab(\inst17|regAOut [7]),
	.datac(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.datad(\bm2|$00000|auto_generated|result_node[1]~6_combout ),
	.cin(gnd),
	.combout(\inst18|ShiftRight1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftRight1~6 .lut_mask = 16'h0CAA;
defparam \inst18|ShiftRight1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N16
cycloneive_lcell_comb \inst18|Mux14~11 (
// Equation(s):
// \inst18|Mux14~11_combout  = (!\inst18|ShiftLeft0~1_combout  & (\inst18|ShiftLeft1~3_combout  & ((!\inst17|immediateFlagOut~q ) # (!\inst17|regBOut [1]))))

	.dataa(\inst17|regBOut [1]),
	.datab(\inst17|immediateFlagOut~q ),
	.datac(\inst18|ShiftLeft0~1_combout ),
	.datad(\inst18|ShiftLeft1~3_combout ),
	.cin(gnd),
	.combout(\inst18|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux14~11 .lut_mask = 16'h0700;
defparam \inst18|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N18
cycloneive_lcell_comb \inst18|Mux14~3 (
// Equation(s):
// \inst18|Mux14~3_combout  = (\inst18|Mux15~9_combout  & (\inst18|ShiftRight1~6_combout  & (\inst18|Mux15~8_combout ))) # (!\inst18|Mux15~9_combout  & (((\inst18|Mux14~11_combout ) # (!\inst18|Mux15~8_combout ))))

	.dataa(\inst18|ShiftRight1~6_combout ),
	.datab(\inst18|Mux15~9_combout ),
	.datac(\inst18|Mux15~8_combout ),
	.datad(\inst18|Mux14~11_combout ),
	.cin(gnd),
	.combout(\inst18|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux14~3 .lut_mask = 16'hB383;
defparam \inst18|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N0
cycloneive_lcell_comb \inst18|Mux14~4 (
// Equation(s):
// \inst18|Mux14~4_combout  = (\inst18|Mux14~3_combout  & ((\inst18|ShiftLeft1~2_combout ) # ((!\inst18|Mux15~18_combout )))) # (!\inst18|Mux14~3_combout  & (((\inst18|Mux15~18_combout  & \inst18|ShiftLeft1~4_combout ))))

	.dataa(\inst18|ShiftLeft1~2_combout ),
	.datab(\inst18|Mux14~3_combout ),
	.datac(\inst18|Mux15~18_combout ),
	.datad(\inst18|ShiftLeft1~4_combout ),
	.cin(gnd),
	.combout(\inst18|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux14~4 .lut_mask = 16'hBC8C;
defparam \inst18|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N4
cycloneive_lcell_comb \inst18|Mux14~6 (
// Equation(s):
// \inst18|Mux14~6_combout  = (\inst18|Mux15~10_combout  & ((\inst18|Mux14~5_combout  & ((\inst17|regAOut [1]))) # (!\inst18|Mux14~5_combout  & (\inst18|Mux14~4_combout )))) # (!\inst18|Mux15~10_combout  & (\inst18|Mux14~5_combout ))

	.dataa(\inst18|Mux15~10_combout ),
	.datab(\inst18|Mux14~5_combout ),
	.datac(\inst18|Mux14~4_combout ),
	.datad(\inst17|regAOut [1]),
	.cin(gnd),
	.combout(\inst18|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux14~6 .lut_mask = 16'hEC64;
defparam \inst18|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N10
cycloneive_lcell_comb \inst18|Mux14~7 (
// Equation(s):
// \inst18|Mux14~7_combout  = (\inst18|Mux13~1_combout  & ((\inst18|Mux13~0_combout ) # ((!\inst17|regAOut [5])))) # (!\inst18|Mux13~1_combout  & (!\inst18|Mux13~0_combout  & (\inst18|Mux14~6_combout )))

	.dataa(\inst18|Mux13~1_combout ),
	.datab(\inst18|Mux13~0_combout ),
	.datac(\inst18|Mux14~6_combout ),
	.datad(\inst17|regAOut [5]),
	.cin(gnd),
	.combout(\inst18|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux14~7 .lut_mask = 16'h98BA;
defparam \inst18|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N20
cycloneive_lcell_comb \inst18|result~3 (
// Equation(s):
// \inst18|result~3_combout  = (\inst17|regBOut [5] & (\inst17|immediateFlagOut~q  & \inst17|regAOut [5]))

	.dataa(\inst17|regBOut [5]),
	.datab(\inst17|immediateFlagOut~q ),
	.datac(gnd),
	.datad(\inst17|regAOut [5]),
	.cin(gnd),
	.combout(\inst18|result~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|result~3 .lut_mask = 16'h8800;
defparam \inst18|result~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N26
cycloneive_lcell_comb \inst18|Mux14~8 (
// Equation(s):
// \inst18|Mux14~8_combout  = (\inst18|Mux14~7_combout  & ((\inst18|result~3_combout ) # ((!\inst18|Mux13~0_combout )))) # (!\inst18|Mux14~7_combout  & (((\inst18|Mux13~0_combout  & \inst18|Add1~10_combout ))))

	.dataa(\inst18|Mux14~7_combout ),
	.datab(\inst18|result~3_combout ),
	.datac(\inst18|Mux13~0_combout ),
	.datad(\inst18|Add1~10_combout ),
	.cin(gnd),
	.combout(\inst18|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux14~8 .lut_mask = 16'hDA8A;
defparam \inst18|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N30
cycloneive_lcell_comb \inst18|result[5] (
// Equation(s):
// \inst18|result [5] = (GLOBAL(\inst18|Mux17~0clkctrl_outclk ) & ((\inst18|result [5]))) # (!GLOBAL(\inst18|Mux17~0clkctrl_outclk ) & (\inst18|Mux14~8_combout ))

	.dataa(gnd),
	.datab(\inst18|Mux14~8_combout ),
	.datac(\inst18|result [5]),
	.datad(\inst18|Mux17~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst18|result [5]),
	.cout());
// synopsys translate_off
defparam \inst18|result[5] .lut_mask = 16'hF0CC;
defparam \inst18|result[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y29_N13
dffeas \inst15|regB[5] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regB[5]~2_combout ),
	.asdata(\inst18|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst15|regB[6]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regB [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regB[5] .is_wysiwyg = "true";
defparam \inst15|regB[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y30_N15
dffeas \inst17|regBOut[5] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|regB [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|regBOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|regBOut[5] .is_wysiwyg = "true";
defparam \inst17|regBOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N12
cycloneive_lcell_comb \inst18|ShiftLeft0~0 (
// Equation(s):
// \inst18|ShiftLeft0~0_combout  = (\inst17|immediateFlagOut~q  & ((\inst17|regBOut [5]) # ((\inst17|regBOut [6]) # (\inst17|regBOut [7]))))

	.dataa(\inst17|regBOut [5]),
	.datab(\inst17|regBOut [6]),
	.datac(\inst17|regBOut [7]),
	.datad(\inst17|immediateFlagOut~q ),
	.cin(gnd),
	.combout(\inst18|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftLeft0~0 .lut_mask = 16'hFE00;
defparam \inst18|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N16
cycloneive_lcell_comb \inst18|ShiftLeft0~1 (
// Equation(s):
// \inst18|ShiftLeft0~1_combout  = (\inst18|ShiftLeft0~0_combout ) # ((\inst17|immediateFlagOut~q  & ((\inst17|regBOut [3]) # (\inst17|regBOut [4]))))

	.dataa(\inst17|regBOut [3]),
	.datab(\inst17|immediateFlagOut~q ),
	.datac(\inst17|regBOut [4]),
	.datad(\inst18|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\inst18|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftLeft0~1 .lut_mask = 16'hFFC8;
defparam \inst18|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N20
cycloneive_lcell_comb \inst18|Mux11~5 (
// Equation(s):
// \inst18|Mux11~5_combout  = (\inst17|opcodeOut [0] & ((\bm2|$00000|auto_generated|result_node[1]~6_combout ) # ((\inst18|ShiftLeft0~1_combout ) # (!\bm2|$00000|auto_generated|result_node[2]~5_combout ))))

	.dataa(\bm2|$00000|auto_generated|result_node[1]~6_combout ),
	.datab(\bm2|$00000|auto_generated|result_node[2]~5_combout ),
	.datac(\inst17|opcodeOut [0]),
	.datad(\inst18|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux11~5 .lut_mask = 16'hF0B0;
defparam \inst18|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y29_N6
cycloneive_lcell_comb \inst18|Mux11~8 (
// Equation(s):
// \inst18|Mux11~8_combout  = (\inst18|Mux11~4_combout  & ((\bm2|$00000|auto_generated|result_node[1]~6_combout  & (\inst18|ShiftLeft1~7_combout )) # (!\bm2|$00000|auto_generated|result_node[1]~6_combout  & ((\inst18|ShiftLeft1~8_combout )))))

	.dataa(\bm2|$00000|auto_generated|result_node[1]~6_combout ),
	.datab(\inst18|ShiftLeft1~7_combout ),
	.datac(\inst18|ShiftLeft1~8_combout ),
	.datad(\inst18|Mux11~4_combout ),
	.cin(gnd),
	.combout(\inst18|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux11~8 .lut_mask = 16'hD800;
defparam \inst18|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y29_N12
cycloneive_lcell_comb \inst18|Mux11~9 (
// Equation(s):
// \inst18|Mux11~9_combout  = (\inst18|Mux11~5_combout  & (\inst18|ShiftRight1~5_combout  & (\inst18|Mux11~16_combout ))) # (!\inst18|Mux11~5_combout  & (((\inst18|Mux11~8_combout ) # (!\inst18|Mux11~16_combout ))))

	.dataa(\inst18|Mux11~5_combout ),
	.datab(\inst18|ShiftRight1~5_combout ),
	.datac(\inst18|Mux11~16_combout ),
	.datad(\inst18|Mux11~8_combout ),
	.cin(gnd),
	.combout(\inst18|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux11~9 .lut_mask = 16'hD585;
defparam \inst18|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N10
cycloneive_lcell_comb \inst18|ShiftRight0~7 (
// Equation(s):
// \inst18|ShiftRight0~7_combout  = (\bm2|$00000|auto_generated|result_node[0]~7_combout  & ((\inst17|regAOut [3]))) # (!\bm2|$00000|auto_generated|result_node[0]~7_combout  & (\inst17|regAOut [2]))

	.dataa(gnd),
	.datab(\inst17|regAOut [2]),
	.datac(\inst17|regAOut [3]),
	.datad(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\inst18|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftRight0~7 .lut_mask = 16'hF0CC;
defparam \inst18|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y30_N24
cycloneive_lcell_comb \inst18|ShiftRight0~5 (
// Equation(s):
// \inst18|ShiftRight0~5_combout  = (\bm2|$00000|auto_generated|result_node[0]~7_combout  & ((\inst17|regAOut [5]))) # (!\bm2|$00000|auto_generated|result_node[0]~7_combout  & (\inst17|regAOut [4]))

	.dataa(gnd),
	.datab(\inst17|regAOut [4]),
	.datac(\inst17|regAOut [5]),
	.datad(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\inst18|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftRight0~5 .lut_mask = 16'hF0CC;
defparam \inst18|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y29_N2
cycloneive_lcell_comb \inst18|Mux11~10 (
// Equation(s):
// \inst18|Mux11~10_combout  = (\inst18|Mux11~9_combout  & (((\inst18|ShiftRight0~7_combout )) # (!\inst18|Mux11~15_combout ))) # (!\inst18|Mux11~9_combout  & (\inst18|Mux11~15_combout  & ((\inst18|ShiftRight0~5_combout ))))

	.dataa(\inst18|Mux11~9_combout ),
	.datab(\inst18|Mux11~15_combout ),
	.datac(\inst18|ShiftRight0~7_combout ),
	.datad(\inst18|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\inst18|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux11~10 .lut_mask = 16'hE6A2;
defparam \inst18|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N30
cycloneive_lcell_comb \inst18|Mux11~11 (
// Equation(s):
// \inst18|Mux11~11_combout  = (\inst18|Mux11~7_combout  & (\inst17|regAOut [2] $ (((!\bm2|$00000|auto_generated|result_node[2]~5_combout  & \inst18|Mux11~6_combout ))))) # (!\inst18|Mux11~7_combout  & (((!\inst18|Mux11~6_combout ))))

	.dataa(\bm2|$00000|auto_generated|result_node[2]~5_combout ),
	.datab(\inst18|Mux11~6_combout ),
	.datac(\inst18|Mux11~7_combout ),
	.datad(\inst17|regAOut [2]),
	.cin(gnd),
	.combout(\inst18|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux11~11 .lut_mask = 16'hB343;
defparam \inst18|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N18
cycloneive_lcell_comb \inst18|Mux11~12 (
// Equation(s):
// \inst18|Mux11~12_combout  = (\inst18|Mux13~9_combout  & ((\inst18|Mux11~11_combout  & (!\inst17|regAOut [2])) # (!\inst18|Mux11~11_combout  & (\inst17|regAOut [2] & !\bm2|$00000|auto_generated|result_node[2]~5_combout )))) # (!\inst18|Mux13~9_combout  & 
// (\inst18|Mux11~11_combout ))

	.dataa(\inst18|Mux13~9_combout ),
	.datab(\inst18|Mux11~11_combout ),
	.datac(\inst17|regAOut [2]),
	.datad(\bm2|$00000|auto_generated|result_node[2]~5_combout ),
	.cin(gnd),
	.combout(\inst18|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux11~12 .lut_mask = 16'h4C6C;
defparam \inst18|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y29_N24
cycloneive_lcell_comb \inst18|Mux11~13 (
// Equation(s):
// \inst18|Mux11~13_combout  = (\inst18|Mux2~2_combout  & ((\inst17|opcodeOut [1] & (\inst18|Mux11~10_combout )) # (!\inst17|opcodeOut [1] & ((\inst18|Mux11~12_combout ))))) # (!\inst18|Mux2~2_combout  & (((\inst18|Mux11~12_combout ))))

	.dataa(\inst18|Mux2~2_combout ),
	.datab(\inst18|Mux11~10_combout ),
	.datac(\inst17|opcodeOut [1]),
	.datad(\inst18|Mux11~12_combout ),
	.cin(gnd),
	.combout(\inst18|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux11~13 .lut_mask = 16'hDF80;
defparam \inst18|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y29_N18
cycloneive_lcell_comb \inst18|Mux11~14 (
// Equation(s):
// \inst18|Mux11~14_combout  = (\inst18|Mux15~2_combout  & ((\inst18|Mux11~13_combout ))) # (!\inst18|Mux15~2_combout  & (\inst18|Add1~4_combout ))

	.dataa(\inst18|Add1~4_combout ),
	.datab(\inst18|Mux11~13_combout ),
	.datac(\inst18|Mux15~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux11~14 .lut_mask = 16'hCACA;
defparam \inst18|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y29_N26
cycloneive_lcell_comb \inst18|result[2] (
// Equation(s):
// \inst18|result [2] = (GLOBAL(\inst18|Mux17~0clkctrl_outclk ) & ((\inst18|result [2]))) # (!GLOBAL(\inst18|Mux17~0clkctrl_outclk ) & (\inst18|Mux11~14_combout ))

	.dataa(gnd),
	.datab(\inst18|Mux11~14_combout ),
	.datac(\inst18|result [2]),
	.datad(\inst18|Mux17~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst18|result [2]),
	.cout());
// synopsys translate_off
defparam \inst18|result[2] .lut_mask = 16'hF0CC;
defparam \inst18|result[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y29_N9
dffeas \inst15|regA[2] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regA[2]~5_combout ),
	.asdata(\inst18|result [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst15|regA[0]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regA[2] .is_wysiwyg = "true";
defparam \inst15|regA[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N13
dffeas \inst17|regAOut[2] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|regA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|regAOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|regAOut[2] .is_wysiwyg = "true";
defparam \inst17|regAOut[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y30_N19
dffeas \inst5|ram_rtl_0_bypass[21] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|regAOut [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N22
cycloneive_lcell_comb \inst5|ram~11 (
// Equation(s):
// \inst5|ram~11_combout  = (\inst5|ram_rtl_0_bypass [22] & ((\inst5|ram~5_combout  & (\inst5|ram_rtl_0_bypass [21])) # (!\inst5|ram~5_combout  & ((\inst5|ram_rtl_0|auto_generated|ram_block1a2 ))))) # (!\inst5|ram_rtl_0_bypass [22] & (\inst5|ram_rtl_0_bypass 
// [21]))

	.dataa(\inst5|ram_rtl_0_bypass [22]),
	.datab(\inst5|ram_rtl_0_bypass [21]),
	.datac(\inst5|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\inst5|ram~5_combout ),
	.cin(gnd),
	.combout(\inst5|ram~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram~11 .lut_mask = 16'hCCE4;
defparam \inst5|ram~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N23
dffeas \inst22|qOut[2] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|qOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|qOut[2] .is_wysiwyg = "true";
defparam \inst22|qOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N22
cycloneive_lcell_comb \inst12|labelValue~5 (
// Equation(s):
// \inst12|labelValue~5_combout  = (\inst12|Equal0~0_combout  & \inst|addr_reg [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|Equal0~0_combout ),
	.datad(\inst|addr_reg [2]),
	.cin(gnd),
	.combout(\inst12|labelValue~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|labelValue~5 .lut_mask = 16'hF000;
defparam \inst12|labelValue~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N23
dffeas \inst12|labelValue[2] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst12|labelValue~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|labelValue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|labelValue[2] .is_wysiwyg = "true";
defparam \inst12|labelValue[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y29_N8
cycloneive_lcell_comb \inst17|labelValueOut[2]~feeder (
// Equation(s):
// \inst17|labelValueOut[2]~feeder_combout  = \inst12|labelValue [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|labelValue [2]),
	.cin(gnd),
	.combout(\inst17|labelValueOut[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|labelValueOut[2]~feeder .lut_mask = 16'hFF00;
defparam \inst17|labelValueOut[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y29_N9
dffeas \inst17|labelValueOut[2] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst17|labelValueOut[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|labelValueOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|labelValueOut[2] .is_wysiwyg = "true";
defparam \inst17|labelValueOut[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y29_N3
dffeas \inst22|labelValueOut[2] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|labelValueOut [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|labelValueOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|labelValueOut[2] .is_wysiwyg = "true";
defparam \inst22|labelValueOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y29_N28
cycloneive_lcell_comb \inst22|resultOut[2]~feeder (
// Equation(s):
// \inst22|resultOut[2]~feeder_combout  = \inst18|result [2]

	.dataa(gnd),
	.datab(\inst18|result [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|resultOut[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|resultOut[2]~feeder .lut_mask = 16'hCCCC;
defparam \inst22|resultOut[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y29_N29
dffeas \inst22|resultOut[2] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst22|resultOut[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|resultOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|resultOut[2] .is_wysiwyg = "true";
defparam \inst22|resultOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y29_N2
cycloneive_lcell_comb \bm1|$00000|auto_generated|result_node[2]~5 (
// Equation(s):
// \bm1|$00000|auto_generated|result_node[2]~5_combout  = (\inst22|labelflagOut~q  & ((\inst22|resultOut [2]))) # (!\inst22|labelflagOut~q  & (\inst22|labelValueOut [2]))

	.dataa(gnd),
	.datab(\inst22|labelflagOut~q ),
	.datac(\inst22|labelValueOut [2]),
	.datad(\inst22|resultOut [2]),
	.cin(gnd),
	.combout(\bm1|$00000|auto_generated|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bm1|$00000|auto_generated|result_node[2]~5 .lut_mask = 16'hFC30;
defparam \bm1|$00000|auto_generated|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y29_N26
cycloneive_lcell_comb \bm3|$00000|auto_generated|result_node[2]~5 (
// Equation(s):
// \bm3|$00000|auto_generated|result_node[2]~5_combout  = (\inst22|readmemOut~q  & (\inst22|qOut [2])) # (!\inst22|readmemOut~q  & ((\bm1|$00000|auto_generated|result_node[2]~5_combout )))

	.dataa(gnd),
	.datab(\inst22|readmemOut~q ),
	.datac(\inst22|qOut [2]),
	.datad(\bm1|$00000|auto_generated|result_node[2]~5_combout ),
	.cin(gnd),
	.combout(\bm3|$00000|auto_generated|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bm3|$00000|auto_generated|result_node[2]~5 .lut_mask = 16'hF3C0;
defparam \bm3|$00000|auto_generated|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y29_N20
cycloneive_lcell_comb \inst15|regfile[0][2]~feeder (
// Equation(s):
// \inst15|regfile[0][2]~feeder_combout  = \bm3|$00000|auto_generated|result_node[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bm3|$00000|auto_generated|result_node[2]~5_combout ),
	.cin(gnd),
	.combout(\inst15|regfile[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regfile[0][2]~feeder .lut_mask = 16'hFF00;
defparam \inst15|regfile[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y29_N21
dffeas \inst15|regfile[0][2] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regfile[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|regfile[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regfile[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regfile[0][2] .is_wysiwyg = "true";
defparam \inst15|regfile[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y29_N24
cycloneive_lcell_comb \inst15|regB[2]~5 (
// Equation(s):
// \inst15|regB[2]~5_combout  = (\inst12|rt [0] & ((\inst15|regfile[1][2]~q ))) # (!\inst12|rt [0] & (\inst15|regfile[0][2]~q ))

	.dataa(\inst12|rt [0]),
	.datab(\inst15|regfile[0][2]~q ),
	.datac(gnd),
	.datad(\inst15|regfile[1][2]~q ),
	.cin(gnd),
	.combout(\inst15|regB[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regB[2]~5 .lut_mask = 16'hEE44;
defparam \inst15|regB[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y29_N25
dffeas \inst15|regB[2] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regB[2]~5_combout ),
	.asdata(\inst18|result [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst15|regB[6]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regB[2] .is_wysiwyg = "true";
defparam \inst15|regB[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y32_N31
dffeas \inst17|regBOut[2] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|regB [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|regBOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|regBOut[2] .is_wysiwyg = "true";
defparam \inst17|regBOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N24
cycloneive_lcell_comb \inst5|ram~6 (
// Equation(s):
// \inst5|ram~6_combout  = (\inst5|ram~5_combout  & (\inst5|ram_rtl_0_bypass [31])) # (!\inst5|ram~5_combout  & ((\inst5|ram_rtl_0_bypass [32] & ((\inst5|ram_rtl_0|auto_generated|ram_block1a7 ))) # (!\inst5|ram_rtl_0_bypass [32] & (\inst5|ram_rtl_0_bypass 
// [31]))))

	.dataa(\inst5|ram~5_combout ),
	.datab(\inst5|ram_rtl_0_bypass [31]),
	.datac(\inst5|ram_rtl_0_bypass [32]),
	.datad(\inst5|ram_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\inst5|ram~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram~6 .lut_mask = 16'hDC8C;
defparam \inst5|ram~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N25
dffeas \inst22|qOut[7] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|qOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|qOut[7] .is_wysiwyg = "true";
defparam \inst22|qOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N28
cycloneive_lcell_comb \inst22|resultOut[7]~feeder (
// Equation(s):
// \inst22|resultOut[7]~feeder_combout  = \inst18|result [7]

	.dataa(gnd),
	.datab(\inst18|result [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|resultOut[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|resultOut[7]~feeder .lut_mask = 16'hCCCC;
defparam \inst22|resultOut[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y31_N29
dffeas \inst22|resultOut[7] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst22|resultOut[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|resultOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|resultOut[7] .is_wysiwyg = "true";
defparam \inst22|resultOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N22
cycloneive_lcell_comb \inst12|labelValue~0 (
// Equation(s):
// \inst12|labelValue~0_combout  = (\inst12|Equal0~0_combout  & \inst|addr_reg [7])

	.dataa(gnd),
	.datab(\inst12|Equal0~0_combout ),
	.datac(gnd),
	.datad(\inst|addr_reg [7]),
	.cin(gnd),
	.combout(\inst12|labelValue~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|labelValue~0 .lut_mask = 16'hCC00;
defparam \inst12|labelValue~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N23
dffeas \inst12|labelValue[7] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst12|labelValue~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|labelValue [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|labelValue[7] .is_wysiwyg = "true";
defparam \inst12|labelValue[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y36_N29
dffeas \inst17|labelValueOut[7] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|labelValue [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|labelValueOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|labelValueOut[7] .is_wysiwyg = "true";
defparam \inst17|labelValueOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N8
cycloneive_lcell_comb \inst22|labelValueOut[7]~feeder (
// Equation(s):
// \inst22|labelValueOut[7]~feeder_combout  = \inst17|labelValueOut [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|labelValueOut [7]),
	.cin(gnd),
	.combout(\inst22|labelValueOut[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|labelValueOut[7]~feeder .lut_mask = 16'hFF00;
defparam \inst22|labelValueOut[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N9
dffeas \inst22|labelValueOut[7] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst22|labelValueOut[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|labelValueOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|labelValueOut[7] .is_wysiwyg = "true";
defparam \inst22|labelValueOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y29_N28
cycloneive_lcell_comb \bm1|$00000|auto_generated|result_node[7]~0 (
// Equation(s):
// \bm1|$00000|auto_generated|result_node[7]~0_combout  = (\inst22|labelflagOut~q  & (\inst22|resultOut [7])) # (!\inst22|labelflagOut~q  & ((\inst22|labelValueOut [7])))

	.dataa(\inst22|labelflagOut~q ),
	.datab(\inst22|resultOut [7]),
	.datac(gnd),
	.datad(\inst22|labelValueOut [7]),
	.cin(gnd),
	.combout(\bm1|$00000|auto_generated|result_node[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bm1|$00000|auto_generated|result_node[7]~0 .lut_mask = 16'hDD88;
defparam \bm1|$00000|auto_generated|result_node[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y29_N24
cycloneive_lcell_comb \bm3|$00000|auto_generated|result_node[7]~0 (
// Equation(s):
// \bm3|$00000|auto_generated|result_node[7]~0_combout  = (\inst22|readmemOut~q  & (\inst22|qOut [7])) # (!\inst22|readmemOut~q  & ((\bm1|$00000|auto_generated|result_node[7]~0_combout )))

	.dataa(\inst22|readmemOut~q ),
	.datab(gnd),
	.datac(\inst22|qOut [7]),
	.datad(\bm1|$00000|auto_generated|result_node[7]~0_combout ),
	.cin(gnd),
	.combout(\bm3|$00000|auto_generated|result_node[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bm3|$00000|auto_generated|result_node[7]~0 .lut_mask = 16'hF5A0;
defparam \bm3|$00000|auto_generated|result_node[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y29_N0
cycloneive_lcell_comb \inst15|regfile[0][7]~feeder (
// Equation(s):
// \inst15|regfile[0][7]~feeder_combout  = \bm3|$00000|auto_generated|result_node[7]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bm3|$00000|auto_generated|result_node[7]~0_combout ),
	.cin(gnd),
	.combout(\inst15|regfile[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regfile[0][7]~feeder .lut_mask = 16'hFF00;
defparam \inst15|regfile[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y29_N1
dffeas \inst15|regfile[0][7] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regfile[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|regfile[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regfile[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regfile[0][7] .is_wysiwyg = "true";
defparam \inst15|regfile[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N24
cycloneive_lcell_comb \inst15|regA[7]~0 (
// Equation(s):
// \inst15|regA[7]~0_combout  = (\inst12|rs [0] & ((\inst15|regfile[1][7]~q ))) # (!\inst12|rs [0] & (\inst15|regfile[0][7]~q ))

	.dataa(\inst12|rs [0]),
	.datab(\inst15|regfile[0][7]~q ),
	.datac(gnd),
	.datad(\inst15|regfile[1][7]~q ),
	.cin(gnd),
	.combout(\inst15|regA[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regA[7]~0 .lut_mask = 16'hEE44;
defparam \inst15|regA[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y31_N25
dffeas \inst15|regA[7] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regA[7]~0_combout ),
	.asdata(\inst18|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst15|regA[0]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regA[7] .is_wysiwyg = "true";
defparam \inst15|regA[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y30_N11
dffeas \inst17|regAOut[7] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|regA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|regAOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|regAOut[7] .is_wysiwyg = "true";
defparam \inst17|regAOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y30_N30
cycloneive_lcell_comb \inst18|ShiftRight0~2 (
// Equation(s):
// \inst18|ShiftRight0~2_combout  = (\bm2|$00000|auto_generated|result_node[0]~7_combout  & (\inst17|regAOut [7])) # (!\bm2|$00000|auto_generated|result_node[0]~7_combout  & ((\inst17|regAOut [6])))

	.dataa(\inst17|regAOut [7]),
	.datab(gnd),
	.datac(\inst17|regAOut [6]),
	.datad(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\inst18|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftRight0~2 .lut_mask = 16'hAAF0;
defparam \inst18|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y30_N2
cycloneive_lcell_comb \inst18|ShiftRight1~8 (
// Equation(s):
// \inst18|ShiftRight1~8_combout  = (\inst17|immediateFlagOut~q  & ((\inst17|regBOut [1] & (\inst18|ShiftRight0~2_combout )) # (!\inst17|regBOut [1] & ((\inst18|ShiftRight0~5_combout ))))) # (!\inst17|immediateFlagOut~q  & (((\inst18|ShiftRight0~5_combout 
// ))))

	.dataa(\inst17|immediateFlagOut~q ),
	.datab(\inst17|regBOut [1]),
	.datac(\inst18|ShiftRight0~2_combout ),
	.datad(\inst18|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\inst18|ShiftRight1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftRight1~8 .lut_mask = 16'hF780;
defparam \inst18|ShiftRight1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N2
cycloneive_lcell_comb \inst18|Mux13~11 (
// Equation(s):
// \inst18|Mux13~11_combout  = (\bm2|$00000|auto_generated|result_node[0]~7_combout  & (\inst17|opcodeOut [0] & (\inst17|regAOut [1]))) # (!\bm2|$00000|auto_generated|result_node[0]~7_combout  & (((\inst17|regAOut [0]))))

	.dataa(\inst17|opcodeOut [0]),
	.datab(\inst17|regAOut [1]),
	.datac(\inst17|regAOut [0]),
	.datad(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\inst18|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux13~11 .lut_mask = 16'h88F0;
defparam \inst18|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N28
cycloneive_lcell_comb \inst18|Mux13~12 (
// Equation(s):
// \inst18|Mux13~12_combout  = (\bm2|$00000|auto_generated|result_node[1]~6_combout  & (\inst18|ShiftRight0~7_combout  & (\inst17|opcodeOut [0]))) # (!\bm2|$00000|auto_generated|result_node[1]~6_combout  & (((\inst18|Mux13~11_combout ))))

	.dataa(\inst18|ShiftRight0~7_combout ),
	.datab(\bm2|$00000|auto_generated|result_node[1]~6_combout ),
	.datac(\inst17|opcodeOut [0]),
	.datad(\inst18|Mux13~11_combout ),
	.cin(gnd),
	.combout(\inst18|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux13~12 .lut_mask = 16'hB380;
defparam \inst18|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N22
cycloneive_lcell_comb \inst18|Mux13~13 (
// Equation(s):
// \inst18|Mux13~13_combout  = (\bm2|$00000|auto_generated|result_node[2]~5_combout  & (((\inst18|Mux13~12_combout )))) # (!\bm2|$00000|auto_generated|result_node[2]~5_combout  & (\inst17|opcodeOut [0] & (\inst18|ShiftRight1~8_combout )))

	.dataa(\inst17|opcodeOut [0]),
	.datab(\inst18|ShiftRight1~8_combout ),
	.datac(\inst18|Mux13~12_combout ),
	.datad(\bm2|$00000|auto_generated|result_node[2]~5_combout ),
	.cin(gnd),
	.combout(\inst18|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux13~13 .lut_mask = 16'hF088;
defparam \inst18|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N22
cycloneive_lcell_comb \inst18|Mux9~1 (
// Equation(s):
// \inst18|Mux9~1_combout  = (\inst18|Add1~0_combout  & ((\inst18|Mux13~10_combout ) # ((\inst18|Mux13~13_combout  & \inst18|Mux9~0_combout )))) # (!\inst18|Add1~0_combout  & (\inst18|Mux13~13_combout  & ((\inst18|Mux9~0_combout ))))

	.dataa(\inst18|Add1~0_combout ),
	.datab(\inst18|Mux13~13_combout ),
	.datac(\inst18|Mux13~10_combout ),
	.datad(\inst18|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux9~1 .lut_mask = 16'hECA0;
defparam \inst18|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N6
cycloneive_lcell_comb \inst18|Mux9~3 (
// Equation(s):
// \inst18|Mux9~3_combout  = (\inst17|opcodeOut [2] & (\inst17|regAOut [0] & ((\bm2|$00000|auto_generated|result_node[0]~7_combout ) # (\inst17|opcodeOut [0]))))

	.dataa(\inst17|opcodeOut [2]),
	.datab(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.datac(\inst17|regAOut [0]),
	.datad(\inst17|opcodeOut [0]),
	.cin(gnd),
	.combout(\inst18|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux9~3 .lut_mask = 16'hA080;
defparam \inst18|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N24
cycloneive_lcell_comb \inst18|Mux9~2 (
// Equation(s):
// \inst18|Mux9~2_combout  = (!\inst17|opcodeOut [2] & ((\inst17|opcodeOut [0] & (!\inst17|regAOut [0])) # (!\inst17|opcodeOut [0] & ((\inst18|Add1~0_combout )))))

	.dataa(\inst17|opcodeOut [0]),
	.datab(\inst17|regAOut [0]),
	.datac(\inst17|opcodeOut [2]),
	.datad(\inst18|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux9~2 .lut_mask = 16'h0702;
defparam \inst18|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N14
cycloneive_lcell_comb \inst18|Mux10~0 (
// Equation(s):
// \inst18|Mux10~0_combout  = \inst17|opcodeOut [2] $ (\inst17|opcodeOut [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst17|opcodeOut [2]),
	.datad(\inst17|opcodeOut [1]),
	.cin(gnd),
	.combout(\inst18|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux10~0 .lut_mask = 16'h0FF0;
defparam \inst18|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N30
cycloneive_lcell_comb \inst18|Mux9~4 (
// Equation(s):
// \inst18|Mux9~4_combout  = (\inst18|Mux10~0_combout  & ((\inst18|Mux9~3_combout ) # ((\inst18|Mux9~2_combout )))) # (!\inst18|Mux10~0_combout  & (((\inst17|regAOut [0]))))

	.dataa(\inst18|Mux9~3_combout ),
	.datab(\inst18|Mux9~2_combout ),
	.datac(\inst18|Mux10~0_combout ),
	.datad(\inst17|regAOut [0]),
	.cin(gnd),
	.combout(\inst18|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux9~4 .lut_mask = 16'hEFE0;
defparam \inst18|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N8
cycloneive_lcell_comb \inst18|Mux9~5 (
// Equation(s):
// \inst18|Mux9~5_combout  = (\inst17|opcodeOut [3] & (\inst18|Mux9~1_combout )) # (!\inst17|opcodeOut [3] & ((\inst18|Mux9~4_combout )))

	.dataa(\inst18|Mux9~1_combout ),
	.datab(gnd),
	.datac(\inst18|Mux9~4_combout ),
	.datad(\inst17|opcodeOut [3]),
	.cin(gnd),
	.combout(\inst18|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux9~5 .lut_mask = 16'hAAF0;
defparam \inst18|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N16
cycloneive_lcell_comb \inst18|result[0] (
// Equation(s):
// \inst18|result [0] = (GLOBAL(\inst18|Mux17~0clkctrl_outclk ) & (\inst18|result [0])) # (!GLOBAL(\inst18|Mux17~0clkctrl_outclk ) & ((\inst18|Mux9~5_combout )))

	.dataa(gnd),
	.datab(\inst18|result [0]),
	.datac(\inst18|Mux9~5_combout ),
	.datad(\inst18|Mux17~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst18|result [0]),
	.cout());
// synopsys translate_off
defparam \inst18|result[0] .lut_mask = 16'hCCF0;
defparam \inst18|result[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y29_N1
dffeas \inst15|regB[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regB[0]~7_combout ),
	.asdata(\inst18|result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst15|regB[6]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regB[0] .is_wysiwyg = "true";
defparam \inst15|regB[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y32_N3
dffeas \inst17|regBOut[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|regB [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|regBOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|regBOut[0] .is_wysiwyg = "true";
defparam \inst17|regBOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N4
cycloneive_lcell_comb \bm2|$00000|auto_generated|result_node[0]~7 (
// Equation(s):
// \bm2|$00000|auto_generated|result_node[0]~7_combout  = (\inst17|immediateFlagOut~q  & (\inst17|regBOut [0])) # (!\inst17|immediateFlagOut~q  & ((\inst17|valueOut [0])))

	.dataa(\inst17|regBOut [0]),
	.datab(\inst17|valueOut [0]),
	.datac(gnd),
	.datad(\inst17|immediateFlagOut~q ),
	.cin(gnd),
	.combout(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bm2|$00000|auto_generated|result_node[0]~7 .lut_mask = 16'hAACC;
defparam \bm2|$00000|auto_generated|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N28
cycloneive_lcell_comb \inst18|Mux10~5 (
// Equation(s):
// \inst18|Mux10~5_combout  = (\inst18|Mux13~10_combout  & ((\inst17|opcodeOut [2] & ((\inst18|Add1~2_combout ))) # (!\inst17|opcodeOut [2] & (\inst18|result~5_combout ))))

	.dataa(\inst17|opcodeOut [2]),
	.datab(\inst18|result~5_combout ),
	.datac(\inst18|Mux13~10_combout ),
	.datad(\inst18|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux10~5 .lut_mask = 16'hE040;
defparam \inst18|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N18
cycloneive_lcell_comb \inst18|ShiftRight0~8 (
// Equation(s):
// \inst18|ShiftRight0~8_combout  = (\bm2|$00000|auto_generated|result_node[0]~7_combout  & ((\inst17|regAOut [2]))) # (!\bm2|$00000|auto_generated|result_node[0]~7_combout  & (\inst17|regAOut [1]))

	.dataa(\inst17|regAOut [1]),
	.datab(\inst17|regAOut [2]),
	.datac(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftRight0~8 .lut_mask = 16'hCACA;
defparam \inst18|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N14
cycloneive_lcell_comb \inst18|Mux14~9 (
// Equation(s):
// \inst18|Mux14~9_combout  = (\bm2|$00000|auto_generated|result_node[2]~5_combout  & ((\bm2|$00000|auto_generated|result_node[1]~6_combout  & ((\inst18|ShiftRight0~6_combout ))) # (!\bm2|$00000|auto_generated|result_node[1]~6_combout  & 
// (\inst18|ShiftRight0~8_combout ))))

	.dataa(\bm2|$00000|auto_generated|result_node[2]~5_combout ),
	.datab(\inst18|ShiftRight0~8_combout ),
	.datac(\inst18|ShiftRight0~6_combout ),
	.datad(\bm2|$00000|auto_generated|result_node[1]~6_combout ),
	.cin(gnd),
	.combout(\inst18|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux14~9 .lut_mask = 16'hA088;
defparam \inst18|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N12
cycloneive_lcell_comb \inst18|Mux14~10 (
// Equation(s):
// \inst18|Mux14~10_combout  = (\inst17|opcodeOut [0] & ((\inst18|Mux14~9_combout ) # ((!\bm2|$00000|auto_generated|result_node[2]~5_combout  & \inst18|ShiftRight1~6_combout ))))

	.dataa(\bm2|$00000|auto_generated|result_node[2]~5_combout ),
	.datab(\inst18|Mux14~9_combout ),
	.datac(\inst17|opcodeOut [0]),
	.datad(\inst18|ShiftRight1~6_combout ),
	.cin(gnd),
	.combout(\inst18|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux14~10 .lut_mask = 16'hD0C0;
defparam \inst18|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N10
cycloneive_lcell_comb \inst18|Mux10~4 (
// Equation(s):
// \inst18|Mux10~4_combout  = (\inst18|Mux9~0_combout  & ((\inst18|Mux14~10_combout ) # ((\inst18|Mux14~2_combout  & \inst18|ShiftLeft1~3_combout ))))

	.dataa(\inst18|Mux14~2_combout ),
	.datab(\inst18|Mux14~10_combout ),
	.datac(\inst18|ShiftLeft1~3_combout ),
	.datad(\inst18|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux10~4 .lut_mask = 16'hEC00;
defparam \inst18|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N0
cycloneive_lcell_comb \inst18|Mux10~2 (
// Equation(s):
// \inst18|Mux10~2_combout  = (\inst17|opcodeOut [2] & (\inst17|regAOut [1] & ((\bm2|$00000|auto_generated|result_node[1]~6_combout ) # (\inst17|opcodeOut [0]))))

	.dataa(\bm2|$00000|auto_generated|result_node[1]~6_combout ),
	.datab(\inst17|opcodeOut [0]),
	.datac(\inst17|opcodeOut [2]),
	.datad(\inst17|regAOut [1]),
	.cin(gnd),
	.combout(\inst18|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux10~2 .lut_mask = 16'hE000;
defparam \inst18|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N22
cycloneive_lcell_comb \inst18|Mux10~1 (
// Equation(s):
// \inst18|Mux10~1_combout  = (!\inst17|opcodeOut [2] & ((\inst17|opcodeOut [0] & (!\inst17|regAOut [1])) # (!\inst17|opcodeOut [0] & ((\inst18|Add1~2_combout )))))

	.dataa(\inst17|opcodeOut [0]),
	.datab(\inst17|regAOut [1]),
	.datac(\inst17|opcodeOut [2]),
	.datad(\inst18|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux10~1 .lut_mask = 16'h0702;
defparam \inst18|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N20
cycloneive_lcell_comb \inst18|Mux10~3 (
// Equation(s):
// \inst18|Mux10~3_combout  = (\inst18|Mux10~0_combout  & ((\inst18|Mux10~2_combout ) # ((\inst18|Mux10~1_combout )))) # (!\inst18|Mux10~0_combout  & (((\inst17|regAOut [1]))))

	.dataa(\inst18|Mux10~2_combout ),
	.datab(\inst17|regAOut [1]),
	.datac(\inst18|Mux10~1_combout ),
	.datad(\inst18|Mux10~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux10~3 .lut_mask = 16'hFACC;
defparam \inst18|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N26
cycloneive_lcell_comb \inst18|Mux10~6 (
// Equation(s):
// \inst18|Mux10~6_combout  = (\inst17|opcodeOut [3] & ((\inst18|Mux10~5_combout ) # ((\inst18|Mux10~4_combout )))) # (!\inst17|opcodeOut [3] & (((\inst18|Mux10~3_combout ))))

	.dataa(\inst18|Mux10~5_combout ),
	.datab(\inst18|Mux10~4_combout ),
	.datac(\inst18|Mux10~3_combout ),
	.datad(\inst17|opcodeOut [3]),
	.cin(gnd),
	.combout(\inst18|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux10~6 .lut_mask = 16'hEEF0;
defparam \inst18|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y29_N8
cycloneive_lcell_comb \inst18|result[1] (
// Equation(s):
// \inst18|result [1] = (GLOBAL(\inst18|Mux17~0clkctrl_outclk ) & ((\inst18|result [1]))) # (!GLOBAL(\inst18|Mux17~0clkctrl_outclk ) & (\inst18|Mux10~6_combout ))

	.dataa(gnd),
	.datab(\inst18|Mux10~6_combout ),
	.datac(\inst18|result [1]),
	.datad(\inst18|Mux17~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst18|result [1]),
	.cout());
// synopsys translate_off
defparam \inst18|result[1] .lut_mask = 16'hF0CC;
defparam \inst18|result[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y29_N31
dffeas \inst15|regA[1] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regA[1]~6_combout ),
	.asdata(\inst18|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst15|regA[0]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regA[1] .is_wysiwyg = "true";
defparam \inst15|regA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N11
dffeas \inst17|regAOut[1] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|regA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|regAOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|regAOut[1] .is_wysiwyg = "true";
defparam \inst17|regAOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N22
cycloneive_lcell_comb \inst5|ram_rtl_0_bypass[19]~feeder (
// Equation(s):
// \inst5|ram_rtl_0_bypass[19]~feeder_combout  = \inst17|regAOut [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|regAOut [1]),
	.cin(gnd),
	.combout(\inst5|ram_rtl_0_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[19]~feeder .lut_mask = 16'hFF00;
defparam \inst5|ram_rtl_0_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y30_N23
dffeas \inst5|ram_rtl_0_bypass[19] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram_rtl_0_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N28
cycloneive_lcell_comb \inst5|ram~12 (
// Equation(s):
// \inst5|ram~12_combout  = (\inst5|ram_rtl_0_bypass [20] & ((\inst5|ram~5_combout  & (\inst5|ram_rtl_0_bypass [19])) # (!\inst5|ram~5_combout  & ((\inst5|ram_rtl_0|auto_generated|ram_block1a1 ))))) # (!\inst5|ram_rtl_0_bypass [20] & (\inst5|ram_rtl_0_bypass 
// [19]))

	.dataa(\inst5|ram_rtl_0_bypass [20]),
	.datab(\inst5|ram_rtl_0_bypass [19]),
	.datac(\inst5|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\inst5|ram~5_combout ),
	.cin(gnd),
	.combout(\inst5|ram~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram~12 .lut_mask = 16'hCCE4;
defparam \inst5|ram~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N29
dffeas \inst22|qOut[1] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|qOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|qOut[1] .is_wysiwyg = "true";
defparam \inst22|qOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y29_N28
cycloneive_lcell_comb \inst22|resultOut[1]~feeder (
// Equation(s):
// \inst22|resultOut[1]~feeder_combout  = \inst18|result [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst18|result [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|resultOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|resultOut[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst22|resultOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y29_N29
dffeas \inst22|resultOut[1] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst22|resultOut[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|resultOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|resultOut[1] .is_wysiwyg = "true";
defparam \inst22|resultOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N24
cycloneive_lcell_comb \inst12|labelValue~6 (
// Equation(s):
// \inst12|labelValue~6_combout  = (\inst|addr_reg [1] & \inst12|Equal0~0_combout )

	.dataa(\inst|addr_reg [1]),
	.datab(gnd),
	.datac(\inst12|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst12|labelValue~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|labelValue~6 .lut_mask = 16'hA0A0;
defparam \inst12|labelValue~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N25
dffeas \inst12|labelValue[1] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst12|labelValue~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|labelValue [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|labelValue[1] .is_wysiwyg = "true";
defparam \inst12|labelValue[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y29_N30
cycloneive_lcell_comb \inst17|labelValueOut[1]~feeder (
// Equation(s):
// \inst17|labelValueOut[1]~feeder_combout  = \inst12|labelValue [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|labelValue [1]),
	.cin(gnd),
	.combout(\inst17|labelValueOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|labelValueOut[1]~feeder .lut_mask = 16'hFF00;
defparam \inst17|labelValueOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y29_N31
dffeas \inst17|labelValueOut[1] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst17|labelValueOut[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|labelValueOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|labelValueOut[1] .is_wysiwyg = "true";
defparam \inst17|labelValueOut[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y29_N23
dffeas \inst22|labelValueOut[1] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|labelValueOut [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|labelValueOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|labelValueOut[1] .is_wysiwyg = "true";
defparam \inst22|labelValueOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y29_N22
cycloneive_lcell_comb \bm1|$00000|auto_generated|result_node[1]~6 (
// Equation(s):
// \bm1|$00000|auto_generated|result_node[1]~6_combout  = (\inst22|labelflagOut~q  & (\inst22|resultOut [1])) # (!\inst22|labelflagOut~q  & ((\inst22|labelValueOut [1])))

	.dataa(\inst22|resultOut [1]),
	.datab(gnd),
	.datac(\inst22|labelValueOut [1]),
	.datad(\inst22|labelflagOut~q ),
	.cin(gnd),
	.combout(\bm1|$00000|auto_generated|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bm1|$00000|auto_generated|result_node[1]~6 .lut_mask = 16'hAAF0;
defparam \bm1|$00000|auto_generated|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y29_N0
cycloneive_lcell_comb \bm3|$00000|auto_generated|result_node[1]~6 (
// Equation(s):
// \bm3|$00000|auto_generated|result_node[1]~6_combout  = (\inst22|readmemOut~q  & (\inst22|qOut [1])) # (!\inst22|readmemOut~q  & ((\bm1|$00000|auto_generated|result_node[1]~6_combout )))

	.dataa(\inst22|qOut [1]),
	.datab(gnd),
	.datac(\inst22|readmemOut~q ),
	.datad(\bm1|$00000|auto_generated|result_node[1]~6_combout ),
	.cin(gnd),
	.combout(\bm3|$00000|auto_generated|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bm3|$00000|auto_generated|result_node[1]~6 .lut_mask = 16'hAFA0;
defparam \bm3|$00000|auto_generated|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y29_N20
cycloneive_lcell_comb \inst15|regfile[1][1]~feeder (
// Equation(s):
// \inst15|regfile[1][1]~feeder_combout  = \bm3|$00000|auto_generated|result_node[1]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bm3|$00000|auto_generated|result_node[1]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|regfile[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regfile[1][1]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|regfile[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y29_N21
dffeas \inst15|regfile[1][1] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regfile[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|regfile[1][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regfile[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regfile[1][1] .is_wysiwyg = "true";
defparam \inst15|regfile[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y29_N14
cycloneive_lcell_comb \inst15|regB[1]~6 (
// Equation(s):
// \inst15|regB[1]~6_combout  = (\inst12|rt [0] & (\inst15|regfile[1][1]~q )) # (!\inst12|rt [0] & ((\inst15|regfile[0][1]~q )))

	.dataa(\inst12|rt [0]),
	.datab(\inst15|regfile[1][1]~q ),
	.datac(gnd),
	.datad(\inst15|regfile[0][1]~q ),
	.cin(gnd),
	.combout(\inst15|regB[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regB[1]~6 .lut_mask = 16'hDD88;
defparam \inst15|regB[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y29_N15
dffeas \inst15|regB[1] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regB[1]~6_combout ),
	.asdata(\inst18|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst15|regB[6]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regB[1] .is_wysiwyg = "true";
defparam \inst15|regB[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y32_N5
dffeas \inst17|regBOut[1] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|regB [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|regBOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|regBOut[1] .is_wysiwyg = "true";
defparam \inst17|regBOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N30
cycloneive_lcell_comb \bm2|$00000|auto_generated|result_node[1]~6 (
// Equation(s):
// \bm2|$00000|auto_generated|result_node[1]~6_combout  = (\inst17|regBOut [1] & \inst17|immediateFlagOut~q )

	.dataa(gnd),
	.datab(\inst17|regBOut [1]),
	.datac(gnd),
	.datad(\inst17|immediateFlagOut~q ),
	.cin(gnd),
	.combout(\bm2|$00000|auto_generated|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bm2|$00000|auto_generated|result_node[1]~6 .lut_mask = 16'hCC00;
defparam \bm2|$00000|auto_generated|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N22
cycloneive_lcell_comb \inst18|Mux15~9 (
// Equation(s):
// \inst18|Mux15~9_combout  = (\inst17|opcodeOut [0]) # ((\bm2|$00000|auto_generated|result_node[1]~6_combout  & (!\inst18|ShiftLeft0~1_combout  & \bm2|$00000|auto_generated|result_node[2]~5_combout )))

	.dataa(\bm2|$00000|auto_generated|result_node[1]~6_combout ),
	.datab(\inst18|ShiftLeft0~1_combout ),
	.datac(\inst17|opcodeOut [0]),
	.datad(\bm2|$00000|auto_generated|result_node[2]~5_combout ),
	.cin(gnd),
	.combout(\inst18|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux15~9 .lut_mask = 16'hF2F0;
defparam \inst18|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N4
cycloneive_lcell_comb \inst18|Mux13~2 (
// Equation(s):
// \inst18|Mux13~2_combout  = (!\bm2|$00000|auto_generated|result_node[0]~7_combout  & (\inst17|regAOut [0] & (!\bm2|$00000|auto_generated|result_node[1]~6_combout  & !\inst18|ShiftLeft0~1_combout )))

	.dataa(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.datab(\inst17|regAOut [0]),
	.datac(\bm2|$00000|auto_generated|result_node[1]~6_combout ),
	.datad(\inst18|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux13~2 .lut_mask = 16'h0004;
defparam \inst18|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N10
cycloneive_lcell_comb \inst18|Mux13~3 (
// Equation(s):
// \inst18|Mux13~3_combout  = (\inst18|Mux15~9_combout  & (\inst18|Mux15~8_combout  & ((\inst18|ShiftRight1~8_combout )))) # (!\inst18|Mux15~9_combout  & (((\inst18|Mux13~2_combout )) # (!\inst18|Mux15~8_combout )))

	.dataa(\inst18|Mux15~9_combout ),
	.datab(\inst18|Mux15~8_combout ),
	.datac(\inst18|Mux13~2_combout ),
	.datad(\inst18|ShiftRight1~8_combout ),
	.cin(gnd),
	.combout(\inst18|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux13~3 .lut_mask = 16'hD951;
defparam \inst18|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N8
cycloneive_lcell_comb \inst18|Mux13~4 (
// Equation(s):
// \inst18|Mux13~4_combout  = (\inst18|Mux13~3_combout  & (((\inst18|ShiftLeft1~6_combout )) # (!\inst18|Mux15~18_combout ))) # (!\inst18|Mux13~3_combout  & (\inst18|Mux15~18_combout  & (\inst18|ShiftLeft1~8_combout )))

	.dataa(\inst18|Mux13~3_combout ),
	.datab(\inst18|Mux15~18_combout ),
	.datac(\inst18|ShiftLeft1~8_combout ),
	.datad(\inst18|ShiftLeft1~6_combout ),
	.cin(gnd),
	.combout(\inst18|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux13~4 .lut_mask = 16'hEA62;
defparam \inst18|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y30_N14
cycloneive_lcell_comb \inst18|result~4 (
// Equation(s):
// \inst18|result~4_combout  = \inst17|regAOut [4] $ (((\inst17|immediateFlagOut~q  & \inst17|regBOut [4])))

	.dataa(\inst17|immediateFlagOut~q ),
	.datab(\inst17|regAOut [4]),
	.datac(gnd),
	.datad(\inst17|regBOut [4]),
	.cin(gnd),
	.combout(\inst18|result~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|result~4 .lut_mask = 16'h66CC;
defparam \inst18|result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y30_N12
cycloneive_lcell_comb \inst18|Mux13~5 (
// Equation(s):
// \inst18|Mux13~5_combout  = (\inst18|Mux2~2_combout  & ((\inst18|Mux15~10_combout  & (\inst18|Mux13~4_combout )) # (!\inst18|Mux15~10_combout  & ((\inst18|result~4_combout ))))) # (!\inst18|Mux2~2_combout  & (\inst18|Mux15~10_combout ))

	.dataa(\inst18|Mux2~2_combout ),
	.datab(\inst18|Mux15~10_combout ),
	.datac(\inst18|Mux13~4_combout ),
	.datad(\inst18|result~4_combout ),
	.cin(gnd),
	.combout(\inst18|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux13~5 .lut_mask = 16'hE6C4;
defparam \inst18|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y30_N8
cycloneive_lcell_comb \inst18|Mux13~6 (
// Equation(s):
// \inst18|Mux13~6_combout  = (\inst18|Mux13~5_combout  & ((\inst18|Mux2~2_combout ) # ((\inst17|regAOut [0])))) # (!\inst18|Mux13~5_combout  & (!\inst18|Mux2~2_combout  & (\inst17|regAOut [4])))

	.dataa(\inst18|Mux13~5_combout ),
	.datab(\inst18|Mux2~2_combout ),
	.datac(\inst17|regAOut [4]),
	.datad(\inst17|regAOut [0]),
	.cin(gnd),
	.combout(\inst18|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux13~6 .lut_mask = 16'hBA98;
defparam \inst18|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y30_N20
cycloneive_lcell_comb \inst18|Mux13~7 (
// Equation(s):
// \inst18|Mux13~7_combout  = (\inst18|Mux13~0_combout  & (((\inst18|Mux13~1_combout ) # (\inst18|Add1~8_combout )))) # (!\inst18|Mux13~0_combout  & (\inst18|Mux13~6_combout  & (!\inst18|Mux13~1_combout )))

	.dataa(\inst18|Mux13~0_combout ),
	.datab(\inst18|Mux13~6_combout ),
	.datac(\inst18|Mux13~1_combout ),
	.datad(\inst18|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst18|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux13~7 .lut_mask = 16'hAEA4;
defparam \inst18|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y30_N18
cycloneive_lcell_comb \inst18|Mux13~8 (
// Equation(s):
// \inst18|Mux13~8_combout  = (\inst18|Mux13~7_combout  & (((\inst17|regAOut [4] & \bm2|$00000|auto_generated|result_node[4]~3_combout )) # (!\inst18|Mux13~1_combout ))) # (!\inst18|Mux13~7_combout  & (!\inst17|regAOut [4] & ((\inst18|Mux13~1_combout ))))

	.dataa(\inst18|Mux13~7_combout ),
	.datab(\inst17|regAOut [4]),
	.datac(\bm2|$00000|auto_generated|result_node[4]~3_combout ),
	.datad(\inst18|Mux13~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux13~8 .lut_mask = 16'h91AA;
defparam \inst18|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y30_N4
cycloneive_lcell_comb \inst18|result[4] (
// Equation(s):
// \inst18|result [4] = (GLOBAL(\inst18|Mux17~0clkctrl_outclk ) & ((\inst18|result [4]))) # (!GLOBAL(\inst18|Mux17~0clkctrl_outclk ) & (\inst18|Mux13~8_combout ))

	.dataa(gnd),
	.datab(\inst18|Mux13~8_combout ),
	.datac(\inst18|result [4]),
	.datad(\inst18|Mux17~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst18|result [4]),
	.cout());
// synopsys translate_off
defparam \inst18|result[4] .lut_mask = 16'hF0CC;
defparam \inst18|result[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y30_N30
cycloneive_lcell_comb \inst22|resultOut[4]~feeder (
// Equation(s):
// \inst22|resultOut[4]~feeder_combout  = \inst18|result [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst18|result [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|resultOut[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|resultOut[4]~feeder .lut_mask = 16'hF0F0;
defparam \inst22|resultOut[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y30_N31
dffeas \inst22|resultOut[4] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst22|resultOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|resultOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|resultOut[4] .is_wysiwyg = "true";
defparam \inst22|resultOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y29_N12
cycloneive_lcell_comb \bm1|$00000|auto_generated|result_node[4]~3 (
// Equation(s):
// \bm1|$00000|auto_generated|result_node[4]~3_combout  = (\inst22|labelflagOut~q  & ((\inst22|resultOut [4]))) # (!\inst22|labelflagOut~q  & (\inst22|labelValueOut [4]))

	.dataa(gnd),
	.datab(\inst22|labelflagOut~q ),
	.datac(\inst22|labelValueOut [4]),
	.datad(\inst22|resultOut [4]),
	.cin(gnd),
	.combout(\bm1|$00000|auto_generated|result_node[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bm1|$00000|auto_generated|result_node[4]~3 .lut_mask = 16'hFC30;
defparam \bm1|$00000|auto_generated|result_node[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y30_N9
dffeas \inst5|ram_rtl_0_bypass[25] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|regAOut [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N20
cycloneive_lcell_comb \inst5|ram_rtl_0_bypass[26]~feeder (
// Equation(s):
// \inst5|ram_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|ram_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \inst5|ram_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N21
dffeas \inst5|ram_rtl_0_bypass[26] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N30
cycloneive_lcell_comb \inst5|ram~9 (
// Equation(s):
// \inst5|ram~9_combout  = (\inst5|ram~5_combout  & (\inst5|ram_rtl_0_bypass [25])) # (!\inst5|ram~5_combout  & ((\inst5|ram_rtl_0_bypass [26] & ((\inst5|ram_rtl_0|auto_generated|ram_block1a4 ))) # (!\inst5|ram_rtl_0_bypass [26] & (\inst5|ram_rtl_0_bypass 
// [25]))))

	.dataa(\inst5|ram~5_combout ),
	.datab(\inst5|ram_rtl_0_bypass [25]),
	.datac(\inst5|ram_rtl_0_bypass [26]),
	.datad(\inst5|ram_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\inst5|ram~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram~9 .lut_mask = 16'hDC8C;
defparam \inst5|ram~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N31
dffeas \inst22|qOut[4] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|qOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|qOut[4] .is_wysiwyg = "true";
defparam \inst22|qOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y29_N0
cycloneive_lcell_comb \bm3|$00000|auto_generated|result_node[4]~3 (
// Equation(s):
// \bm3|$00000|auto_generated|result_node[4]~3_combout  = (\inst22|readmemOut~q  & ((\inst22|qOut [4]))) # (!\inst22|readmemOut~q  & (\bm1|$00000|auto_generated|result_node[4]~3_combout ))

	.dataa(\bm1|$00000|auto_generated|result_node[4]~3_combout ),
	.datab(\inst22|readmemOut~q ),
	.datac(gnd),
	.datad(\inst22|qOut [4]),
	.cin(gnd),
	.combout(\bm3|$00000|auto_generated|result_node[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bm3|$00000|auto_generated|result_node[4]~3 .lut_mask = 16'hEE22;
defparam \bm3|$00000|auto_generated|result_node[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y29_N16
cycloneive_lcell_comb \inst15|labelfile~4feeder (
// Equation(s):
// \inst15|labelfile~4feeder_combout  = \bm3|$00000|auto_generated|result_node[4]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bm3|$00000|auto_generated|result_node[4]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|labelfile~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|labelfile~4feeder .lut_mask = 16'hF0F0;
defparam \inst15|labelfile~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y29_N26
cycloneive_lcell_comb \inst15|labelfile~25 (
// Equation(s):
// \inst15|labelfile~25_combout  = (\inst12|labelFlag~q  & (\inst12|regwrite~q  & !\inst12|rd [0]))

	.dataa(\inst12|labelFlag~q ),
	.datab(gnd),
	.datac(\inst12|regwrite~q ),
	.datad(\inst12|rd [0]),
	.cin(gnd),
	.combout(\inst15|labelfile~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|labelfile~25 .lut_mask = 16'h00A0;
defparam \inst15|labelfile~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y29_N17
dffeas \inst15|labelfile~4 (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|labelfile~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|labelfile~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|labelfile~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|labelfile~4 .is_wysiwyg = "true";
defparam \inst15|labelfile~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y29_N20
cycloneive_lcell_comb \inst15|labelfile~24 (
// Equation(s):
// \inst15|labelfile~24_combout  = (\inst12|rd [0] & (\inst12|regwrite~q  & \inst12|labelFlag~q ))

	.dataa(\inst12|rd [0]),
	.datab(gnd),
	.datac(\inst12|regwrite~q ),
	.datad(\inst12|labelFlag~q ),
	.cin(gnd),
	.combout(\inst15|labelfile~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|labelfile~24 .lut_mask = 16'hA000;
defparam \inst15|labelfile~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y29_N3
dffeas \inst15|labelfile~12 (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\bm3|$00000|auto_generated|result_node[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|labelfile~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|labelfile~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|labelfile~12 .is_wysiwyg = "true";
defparam \inst15|labelfile~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y29_N24
cycloneive_lcell_comb \inst15|labelfile~19 (
// Equation(s):
// \inst15|labelfile~19_combout  = (\inst12|rd [0] & ((\inst15|labelfile~12_q ))) # (!\inst12|rd [0] & (\inst15|labelfile~4_q ))

	.dataa(\inst12|rd [0]),
	.datab(\inst15|labelfile~4_q ),
	.datac(gnd),
	.datad(\inst15|labelfile~12_q ),
	.cin(gnd),
	.combout(\inst15|labelfile~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|labelfile~19 .lut_mask = 16'hEE44;
defparam \inst15|labelfile~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y29_N25
dffeas \inst15|branchAddress[4] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|labelfile~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|labelFlag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|branchAddress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|branchAddress[4] .is_wysiwyg = "true";
defparam \inst15|branchAddress[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N14
cycloneive_lcell_comb \inst4|Add0~6 (
// Equation(s):
// \inst4|Add0~6_combout  = (\inst4|outputPC [3] & (!\inst4|Add0~5 )) # (!\inst4|outputPC [3] & ((\inst4|Add0~5 ) # (GND)))
// \inst4|Add0~7  = CARRY((!\inst4|Add0~5 ) # (!\inst4|outputPC [3]))

	.dataa(gnd),
	.datab(\inst4|outputPC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~5 ),
	.combout(\inst4|Add0~6_combout ),
	.cout(\inst4|Add0~7 ));
// synopsys translate_off
defparam \inst4|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst4|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N16
cycloneive_lcell_comb \inst4|Add0~8 (
// Equation(s):
// \inst4|Add0~8_combout  = (\inst4|outputPC [4] & (\inst4|Add0~7  $ (GND))) # (!\inst4|outputPC [4] & (!\inst4|Add0~7  & VCC))
// \inst4|Add0~9  = CARRY((\inst4|outputPC [4] & !\inst4|Add0~7 ))

	.dataa(\inst4|outputPC [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~7 ),
	.combout(\inst4|Add0~8_combout ),
	.cout(\inst4|Add0~9 ));
// synopsys translate_off
defparam \inst4|Add0~8 .lut_mask = 16'hA50A;
defparam \inst4|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N30
cycloneive_lcell_comb \inst4|outputPC[4]~3 (
// Equation(s):
// \inst4|outputPC[4]~3_combout  = (\inst12|branchFlag~q  & (\inst15|branchAddress [4])) # (!\inst12|branchFlag~q  & ((\inst4|Add0~8_combout )))

	.dataa(\inst12|branchFlag~q ),
	.datab(\inst15|branchAddress [4]),
	.datac(gnd),
	.datad(\inst4|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst4|outputPC[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|outputPC[4]~3 .lut_mask = 16'hDD88;
defparam \inst4|outputPC[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N1
cycloneive_io_ibuf \startAddress[4]~input (
	.i(startAddress[4]),
	.ibar(gnd),
	.o(\startAddress[4]~input_o ));
// synopsys translate_off
defparam \startAddress[4]~input .bus_hold = "false";
defparam \startAddress[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N8
cycloneive_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N16
cycloneive_lcell_comb \inst12|outputPCResetFlag~0 (
// Equation(s):
// \inst12|outputPCResetFlag~0_combout  = (\inst12|opcode~2_combout  & (!\inst12|opcode~4_combout  & (\inst12|opcode~3_combout  & \inst12|opcode~1_combout )))

	.dataa(\inst12|opcode~2_combout ),
	.datab(\inst12|opcode~4_combout ),
	.datac(\inst12|opcode~3_combout ),
	.datad(\inst12|opcode~1_combout ),
	.cin(gnd),
	.combout(\inst12|outputPCResetFlag~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|outputPCResetFlag~0 .lut_mask = 16'h2000;
defparam \inst12|outputPCResetFlag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N2
cycloneive_lcell_comb \inst12|outputPCResetFlag~1 (
// Equation(s):
// \inst12|outputPCResetFlag~1_combout  = (\inst6|labelPassFlagOut~q  & \inst12|outputPCResetFlag~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|labelPassFlagOut~q ),
	.datad(\inst12|outputPCResetFlag~0_combout ),
	.cin(gnd),
	.combout(\inst12|outputPCResetFlag~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|outputPCResetFlag~1 .lut_mask = 16'hF000;
defparam \inst12|outputPCResetFlag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N3
dffeas \inst12|outputPCResetFlag (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst12|outputPCResetFlag~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|outputPCResetFlag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|outputPCResetFlag .is_wysiwyg = "true";
defparam \inst12|outputPCResetFlag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N18
cycloneive_lcell_comb \inst4|always0~0 (
// Equation(s):
// \inst4|always0~0_combout  = (\start~input_o ) # (\inst12|outputPCResetFlag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\start~input_o ),
	.datad(\inst12|outputPCResetFlag~q ),
	.cin(gnd),
	.combout(\inst4|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|always0~0 .lut_mask = 16'hFFF0;
defparam \inst4|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y28_N26
cycloneive_lcell_comb \inst4|stall_counter~0 (
// Equation(s):
// \inst4|stall_counter~0_combout  = (\inst12|readmem~q ) # ((\inst4|stall_counter [1] & \inst4|stall_counter [0]))

	.dataa(\inst12|readmem~q ),
	.datab(gnd),
	.datac(\inst4|stall_counter [1]),
	.datad(\inst4|stall_counter [0]),
	.cin(gnd),
	.combout(\inst4|stall_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stall_counter~0 .lut_mask = 16'hFAAA;
defparam \inst4|stall_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y28_N27
dffeas \inst4|stall_counter[1] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|stall_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stall_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stall_counter[1] .is_wysiwyg = "true";
defparam \inst4|stall_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y28_N0
cycloneive_lcell_comb \inst4|stall_counter~1 (
// Equation(s):
// \inst4|stall_counter~1_combout  = (!\inst12|readmem~q  & (!\inst4|stall_counter [0] & \inst4|stall_counter [1]))

	.dataa(\inst12|readmem~q ),
	.datab(gnd),
	.datac(\inst4|stall_counter [0]),
	.datad(\inst4|stall_counter [1]),
	.cin(gnd),
	.combout(\inst4|stall_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stall_counter~1 .lut_mask = 16'h0500;
defparam \inst4|stall_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y28_N1
dffeas \inst4|stall_counter[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|stall_counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stall_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stall_counter[0] .is_wysiwyg = "true";
defparam \inst4|stall_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y28_N22
cycloneive_lcell_comb \inst4|LessThan0~0 (
// Equation(s):
// \inst4|LessThan0~0_combout  = (!\inst4|stall_counter [0] & (!\inst4|stall_counter [1] & !\inst12|readmem~q ))

	.dataa(gnd),
	.datab(\inst4|stall_counter [0]),
	.datac(\inst4|stall_counter [1]),
	.datad(\inst12|readmem~q ),
	.cin(gnd),
	.combout(\inst4|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan0~0 .lut_mask = 16'h0003;
defparam \inst4|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N8
cycloneive_lcell_comb \inst18|LessThan0~1 (
// Equation(s):
// \inst18|LessThan0~1_cout  = CARRY((\bm2|$00000|auto_generated|result_node[0]~7_combout  & !\inst17|regAOut [0]))

	.dataa(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.datab(\inst17|regAOut [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst18|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~1 .lut_mask = 16'h0022;
defparam \inst18|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N10
cycloneive_lcell_comb \inst18|LessThan0~3 (
// Equation(s):
// \inst18|LessThan0~3_cout  = CARRY((\inst17|regAOut [1] & ((!\inst18|LessThan0~1_cout ) # (!\bm2|$00000|auto_generated|result_node[1]~6_combout ))) # (!\inst17|regAOut [1] & (!\bm2|$00000|auto_generated|result_node[1]~6_combout  & !\inst18|LessThan0~1_cout 
// )))

	.dataa(\inst17|regAOut [1]),
	.datab(\bm2|$00000|auto_generated|result_node[1]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan0~1_cout ),
	.combout(),
	.cout(\inst18|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~3 .lut_mask = 16'h002B;
defparam \inst18|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N12
cycloneive_lcell_comb \inst18|LessThan0~5 (
// Equation(s):
// \inst18|LessThan0~5_cout  = CARRY((\inst17|regAOut [2] & (!\bm2|$00000|auto_generated|result_node[2]~5_combout  & !\inst18|LessThan0~3_cout )) # (!\inst17|regAOut [2] & ((!\inst18|LessThan0~3_cout ) # (!\bm2|$00000|auto_generated|result_node[2]~5_combout 
// ))))

	.dataa(\inst17|regAOut [2]),
	.datab(\bm2|$00000|auto_generated|result_node[2]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan0~3_cout ),
	.combout(),
	.cout(\inst18|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~5 .lut_mask = 16'h0017;
defparam \inst18|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N14
cycloneive_lcell_comb \inst18|LessThan0~7 (
// Equation(s):
// \inst18|LessThan0~7_cout  = CARRY((\inst17|regAOut [3] & ((!\inst18|LessThan0~5_cout ) # (!\bm2|$00000|auto_generated|result_node[3]~4_combout ))) # (!\inst17|regAOut [3] & (!\bm2|$00000|auto_generated|result_node[3]~4_combout  & !\inst18|LessThan0~5_cout 
// )))

	.dataa(\inst17|regAOut [3]),
	.datab(\bm2|$00000|auto_generated|result_node[3]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan0~5_cout ),
	.combout(),
	.cout(\inst18|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~7 .lut_mask = 16'h002B;
defparam \inst18|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N16
cycloneive_lcell_comb \inst18|LessThan0~9 (
// Equation(s):
// \inst18|LessThan0~9_cout  = CARRY((\inst17|regAOut [4] & (\bm2|$00000|auto_generated|result_node[4]~3_combout  & !\inst18|LessThan0~7_cout )) # (!\inst17|regAOut [4] & ((\bm2|$00000|auto_generated|result_node[4]~3_combout ) # (!\inst18|LessThan0~7_cout 
// ))))

	.dataa(\inst17|regAOut [4]),
	.datab(\bm2|$00000|auto_generated|result_node[4]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan0~7_cout ),
	.combout(),
	.cout(\inst18|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~9 .lut_mask = 16'h004D;
defparam \inst18|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N18
cycloneive_lcell_comb \inst18|LessThan0~11 (
// Equation(s):
// \inst18|LessThan0~11_cout  = CARRY((\inst17|regAOut [5] & ((!\inst18|LessThan0~9_cout ) # (!\bm2|$00000|auto_generated|result_node[5]~2_combout ))) # (!\inst17|regAOut [5] & (!\bm2|$00000|auto_generated|result_node[5]~2_combout  & 
// !\inst18|LessThan0~9_cout )))

	.dataa(\inst17|regAOut [5]),
	.datab(\bm2|$00000|auto_generated|result_node[5]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan0~9_cout ),
	.combout(),
	.cout(\inst18|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~11 .lut_mask = 16'h002B;
defparam \inst18|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N20
cycloneive_lcell_comb \inst18|LessThan0~13 (
// Equation(s):
// \inst18|LessThan0~13_cout  = CARRY((\inst17|regAOut [6] & (\bm2|$00000|auto_generated|result_node[6]~1_combout  & !\inst18|LessThan0~11_cout )) # (!\inst17|regAOut [6] & ((\bm2|$00000|auto_generated|result_node[6]~1_combout ) # (!\inst18|LessThan0~11_cout 
// ))))

	.dataa(\inst17|regAOut [6]),
	.datab(\bm2|$00000|auto_generated|result_node[6]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan0~11_cout ),
	.combout(),
	.cout(\inst18|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~13 .lut_mask = 16'h004D;
defparam \inst18|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N22
cycloneive_lcell_comb \inst18|LessThan0~14 (
// Equation(s):
// \inst18|LessThan0~14_combout  = (\inst17|regAOut [7] & (\inst18|LessThan0~13_cout  & \bm2|$00000|auto_generated|result_node[7]~0_combout )) # (!\inst17|regAOut [7] & ((\inst18|LessThan0~13_cout ) # (\bm2|$00000|auto_generated|result_node[7]~0_combout )))

	.dataa(\inst17|regAOut [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\bm2|$00000|auto_generated|result_node[7]~0_combout ),
	.cin(\inst18|LessThan0~13_cout ),
	.combout(\inst18|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LessThan0~14 .lut_mask = 16'hF550;
defparam \inst18|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N2
cycloneive_lcell_comb \inst18|lessThanFlag~0 (
// Equation(s):
// \inst18|lessThanFlag~0_combout  = ((\inst17|opcodeOut [1]) # ((!\inst17|opcodeOut [0]) # (!\inst18|LessThan0~14_combout ))) # (!\inst18|Mux2~2_combout )

	.dataa(\inst18|Mux2~2_combout ),
	.datab(\inst17|opcodeOut [1]),
	.datac(\inst18|LessThan0~14_combout ),
	.datad(\inst17|opcodeOut [0]),
	.cin(gnd),
	.combout(\inst18|lessThanFlag~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|lessThanFlag~0 .lut_mask = 16'hDFFF;
defparam \inst18|lessThanFlag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N4
cycloneive_lcell_comb \inst4|outputPC[7]~8 (
// Equation(s):
// \inst4|outputPC[7]~8_combout  = (\inst4|LessThan0~0_combout  & (((\inst4|always0~0_combout ) # (!\inst18|lessThanFlag~0_combout )) # (!\inst12|branchFlag~q )))

	.dataa(\inst12|branchFlag~q ),
	.datab(\inst4|LessThan0~0_combout ),
	.datac(\inst18|lessThanFlag~0_combout ),
	.datad(\inst4|always0~0_combout ),
	.cin(gnd),
	.combout(\inst4|outputPC[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|outputPC[7]~8 .lut_mask = 16'hCC4C;
defparam \inst4|outputPC[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y32_N31
dffeas \inst4|outputPC[4] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|outputPC[4]~3_combout ),
	.asdata(\startAddress[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|always0~0_combout ),
	.ena(\inst4|outputPC[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputPC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputPC[4] .is_wysiwyg = "true";
defparam \inst4|outputPC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N30
cycloneive_lcell_comb \inst|addr_reg[4]~feeder (
// Equation(s):
// \inst|addr_reg[4]~feeder_combout  = \inst4|outputPC [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|outputPC [4]),
	.cin(gnd),
	.combout(\inst|addr_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|addr_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|addr_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N31
dffeas \inst|addr_reg[4] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst|addr_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addr_reg[4] .is_wysiwyg = "true";
defparam \inst|addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N30
cycloneive_lcell_comb \inst|rom~35 (
// Equation(s):
// \inst|rom~35_combout  = (\inst|rom~4_combout  & ((\inst|addr_reg [4] & (\inst|rom~33_combout )) # (!\inst|addr_reg [4] & ((!\inst|rom~34_combout )))))

	.dataa(\inst|rom~33_combout ),
	.datab(\inst|rom~34_combout ),
	.datac(\inst|rom~4_combout ),
	.datad(\inst|addr_reg [4]),
	.cin(gnd),
	.combout(\inst|rom~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~35 .lut_mask = 16'hA030;
defparam \inst|rom~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N0
cycloneive_lcell_comb \inst|rom~38 (
// Equation(s):
// \inst|rom~38_combout  = (\inst|addr_reg [4] & (\inst|addr_reg [1] $ (((\inst|addr_reg [2] & !\inst|addr_reg [0]))))) # (!\inst|addr_reg [4] & (\inst|addr_reg [2] $ (((\inst|addr_reg [0])))))

	.dataa(\inst|addr_reg [2]),
	.datab(\inst|addr_reg [1]),
	.datac(\inst|addr_reg [0]),
	.datad(\inst|addr_reg [4]),
	.cin(gnd),
	.combout(\inst|rom~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~38 .lut_mask = 16'hC65A;
defparam \inst|rom~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N18
cycloneive_lcell_comb \inst|rom~37 (
// Equation(s):
// \inst|rom~37_combout  = (\inst|addr_reg [1] & (!\inst|addr_reg [0] & ((\inst|addr_reg [2]) # (!\inst|addr_reg [4])))) # (!\inst|addr_reg [1] & (\inst|addr_reg [2] $ (\inst|addr_reg [0] $ (\inst|addr_reg [4]))))

	.dataa(\inst|addr_reg [2]),
	.datab(\inst|addr_reg [1]),
	.datac(\inst|addr_reg [0]),
	.datad(\inst|addr_reg [4]),
	.cin(gnd),
	.combout(\inst|rom~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~37 .lut_mask = 16'h291E;
defparam \inst|rom~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N14
cycloneive_lcell_comb \inst|rom~39 (
// Equation(s):
// \inst|rom~39_combout  = (\inst|addr_reg [5] & (((\inst|addr_reg [3])))) # (!\inst|addr_reg [5] & ((\inst|addr_reg [3] & ((!\inst|rom~37_combout ))) # (!\inst|addr_reg [3] & (!\inst|rom~38_combout ))))

	.dataa(\inst|addr_reg [5]),
	.datab(\inst|rom~38_combout ),
	.datac(\inst|addr_reg [3]),
	.datad(\inst|rom~37_combout ),
	.cin(gnd),
	.combout(\inst|rom~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~39 .lut_mask = 16'hA1F1;
defparam \inst|rom~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N8
cycloneive_lcell_comb \inst|rom~40 (
// Equation(s):
// \inst|rom~40_combout  = (\inst|addr_reg [2] & (\inst|addr_reg [0] $ (((\inst|addr_reg [4]) # (!\inst|addr_reg [1]))))) # (!\inst|addr_reg [2] & (((\inst|addr_reg [1]))))

	.dataa(\inst|addr_reg [2]),
	.datab(\inst|addr_reg [0]),
	.datac(\inst|addr_reg [1]),
	.datad(\inst|addr_reg [4]),
	.cin(gnd),
	.combout(\inst|rom~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~40 .lut_mask = 16'h72D2;
defparam \inst|rom~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N20
cycloneive_lcell_comb \inst|rom~36 (
// Equation(s):
// \inst|rom~36_combout  = (\inst|addr_reg [2] & (!\inst|addr_reg [0] & (!\inst|addr_reg [1] & \inst|addr_reg [4]))) # (!\inst|addr_reg [2] & (\inst|addr_reg [1] & ((\inst|addr_reg [0]) # (!\inst|addr_reg [4]))))

	.dataa(\inst|addr_reg [2]),
	.datab(\inst|addr_reg [0]),
	.datac(\inst|addr_reg [1]),
	.datad(\inst|addr_reg [4]),
	.cin(gnd),
	.combout(\inst|rom~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~36 .lut_mask = 16'h4250;
defparam \inst|rom~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N26
cycloneive_lcell_comb \inst|rom~41 (
// Equation(s):
// \inst|rom~41_combout  = (\inst|addr_reg [5] & ((\inst|rom~39_combout  & (\inst|rom~40_combout )) # (!\inst|rom~39_combout  & ((!\inst|rom~36_combout ))))) # (!\inst|addr_reg [5] & (\inst|rom~39_combout ))

	.dataa(\inst|addr_reg [5]),
	.datab(\inst|rom~39_combout ),
	.datac(\inst|rom~40_combout ),
	.datad(\inst|rom~36_combout ),
	.cin(gnd),
	.combout(\inst|rom~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~41 .lut_mask = 16'hC4E6;
defparam \inst|rom~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N8
cycloneive_lcell_comb \inst|rom~42 (
// Equation(s):
// \inst|rom~42_combout  = (!\inst|addr_reg [7] & ((\inst|rom~35_combout ) # ((\inst|rom~41_combout  & !\inst|addr_reg [6]))))

	.dataa(\inst|rom~35_combout ),
	.datab(\inst|addr_reg [7]),
	.datac(\inst|rom~41_combout ),
	.datad(\inst|addr_reg [6]),
	.cin(gnd),
	.combout(\inst|rom~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~42 .lut_mask = 16'h2232;
defparam \inst|rom~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y33_N9
dffeas \inst6|instructionOut[4] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst|rom~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|instructionOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|instructionOut[4] .is_wysiwyg = "true";
defparam \inst6|instructionOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N8
cycloneive_lcell_comb \inst12|opcode~4 (
// Equation(s):
// \inst12|opcode~4_combout  = (\inst6|instructionOut [4] & ((!\inst12|opcode~0_combout ) # (!\inst6|labelPassFlagOut~q )))

	.dataa(gnd),
	.datab(\inst6|instructionOut [4]),
	.datac(\inst6|labelPassFlagOut~q ),
	.datad(\inst12|opcode~0_combout ),
	.cin(gnd),
	.combout(\inst12|opcode~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|opcode~4 .lut_mask = 16'h0CCC;
defparam \inst12|opcode~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N22
cycloneive_lcell_comb \inst12|Decoder0~2 (
// Equation(s):
// \inst12|Decoder0~2_combout  = (!\inst12|opcode~3_combout  & (\inst12|opcode~4_combout  & (!\inst12|opcode~1_combout  & \inst12|opcode~2_combout )))

	.dataa(\inst12|opcode~3_combout ),
	.datab(\inst12|opcode~4_combout ),
	.datac(\inst12|opcode~1_combout ),
	.datad(\inst12|opcode~2_combout ),
	.cin(gnd),
	.combout(\inst12|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Decoder0~2 .lut_mask = 16'h0400;
defparam \inst12|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y33_N23
dffeas \inst12|readmem (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst12|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|readmem~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|readmem .is_wysiwyg = "true";
defparam \inst12|readmem .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y29_N24
cycloneive_lcell_comb \inst17|readMemFlagOut~feeder (
// Equation(s):
// \inst17|readMemFlagOut~feeder_combout  = \inst12|readmem~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|readmem~q ),
	.cin(gnd),
	.combout(\inst17|readMemFlagOut~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|readMemFlagOut~feeder .lut_mask = 16'hFF00;
defparam \inst17|readMemFlagOut~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y29_N25
dffeas \inst17|readMemFlagOut (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst17|readMemFlagOut~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|readMemFlagOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|readMemFlagOut .is_wysiwyg = "true";
defparam \inst17|readMemFlagOut .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y29_N28
cycloneive_lcell_comb \inst22|readmemOut~feeder (
// Equation(s):
// \inst22|readmemOut~feeder_combout  = \inst17|readMemFlagOut~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|readMemFlagOut~q ),
	.cin(gnd),
	.combout(\inst22|readmemOut~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|readmemOut~feeder .lut_mask = 16'hFF00;
defparam \inst22|readmemOut~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y29_N29
dffeas \inst22|readmemOut (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst22|readmemOut~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|readmemOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|readmemOut .is_wysiwyg = "true";
defparam \inst22|readmemOut .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y30_N7
dffeas \inst5|ram_rtl_0_bypass[27] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|regAOut [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N12
cycloneive_lcell_comb \inst5|ram_rtl_0_bypass[28]~feeder (
// Equation(s):
// \inst5|ram_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|ram_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \inst5|ram_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y30_N13
dffeas \inst5|ram_rtl_0_bypass[28] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N4
cycloneive_lcell_comb \inst5|ram~8 (
// Equation(s):
// \inst5|ram~8_combout  = (\inst5|ram~5_combout  & (\inst5|ram_rtl_0_bypass [27])) # (!\inst5|ram~5_combout  & ((\inst5|ram_rtl_0_bypass [28] & ((\inst5|ram_rtl_0|auto_generated|ram_block1a5 ))) # (!\inst5|ram_rtl_0_bypass [28] & (\inst5|ram_rtl_0_bypass 
// [27]))))

	.dataa(\inst5|ram~5_combout ),
	.datab(\inst5|ram_rtl_0_bypass [27]),
	.datac(\inst5|ram_rtl_0_bypass [28]),
	.datad(\inst5|ram_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\inst5|ram~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram~8 .lut_mask = 16'hDC8C;
defparam \inst5|ram~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N5
dffeas \inst22|qOut[5] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|qOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|qOut[5] .is_wysiwyg = "true";
defparam \inst22|qOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y29_N16
cycloneive_lcell_comb \inst22|resultOut[5]~feeder (
// Equation(s):
// \inst22|resultOut[5]~feeder_combout  = \inst18|result [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst18|result [5]),
	.cin(gnd),
	.combout(\inst22|resultOut[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|resultOut[5]~feeder .lut_mask = 16'hFF00;
defparam \inst22|resultOut[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y29_N17
dffeas \inst22|resultOut[5] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst22|resultOut[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|resultOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|resultOut[5] .is_wysiwyg = "true";
defparam \inst22|resultOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N10
cycloneive_lcell_comb \inst12|labelValue~2 (
// Equation(s):
// \inst12|labelValue~2_combout  = (\inst12|Equal0~0_combout  & \inst|addr_reg [5])

	.dataa(gnd),
	.datab(\inst12|Equal0~0_combout ),
	.datac(gnd),
	.datad(\inst|addr_reg [5]),
	.cin(gnd),
	.combout(\inst12|labelValue~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|labelValue~2 .lut_mask = 16'hCC00;
defparam \inst12|labelValue~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N11
dffeas \inst12|labelValue[5] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst12|labelValue~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|labelValue [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|labelValue[5] .is_wysiwyg = "true";
defparam \inst12|labelValue[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N12
cycloneive_lcell_comb \inst17|labelValueOut[5]~feeder (
// Equation(s):
// \inst17|labelValueOut[5]~feeder_combout  = \inst12|labelValue [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|labelValue [5]),
	.cin(gnd),
	.combout(\inst17|labelValueOut[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|labelValueOut[5]~feeder .lut_mask = 16'hFF00;
defparam \inst17|labelValueOut[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N13
dffeas \inst17|labelValueOut[5] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst17|labelValueOut[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|labelValueOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|labelValueOut[5] .is_wysiwyg = "true";
defparam \inst17|labelValueOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N4
cycloneive_lcell_comb \inst22|labelValueOut[5]~feeder (
// Equation(s):
// \inst22|labelValueOut[5]~feeder_combout  = \inst17|labelValueOut [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|labelValueOut [5]),
	.cin(gnd),
	.combout(\inst22|labelValueOut[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|labelValueOut[5]~feeder .lut_mask = 16'hFF00;
defparam \inst22|labelValueOut[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y29_N5
dffeas \inst22|labelValueOut[5] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst22|labelValueOut[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|labelValueOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|labelValueOut[5] .is_wysiwyg = "true";
defparam \inst22|labelValueOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y29_N2
cycloneive_lcell_comb \bm1|$00000|auto_generated|result_node[5]~2 (
// Equation(s):
// \bm1|$00000|auto_generated|result_node[5]~2_combout  = (\inst22|labelflagOut~q  & (\inst22|resultOut [5])) # (!\inst22|labelflagOut~q  & ((\inst22|labelValueOut [5])))

	.dataa(\inst22|resultOut [5]),
	.datab(\inst22|labelflagOut~q ),
	.datac(gnd),
	.datad(\inst22|labelValueOut [5]),
	.cin(gnd),
	.combout(\bm1|$00000|auto_generated|result_node[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bm1|$00000|auto_generated|result_node[5]~2 .lut_mask = 16'hBB88;
defparam \bm1|$00000|auto_generated|result_node[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y29_N10
cycloneive_lcell_comb \bm3|$00000|auto_generated|result_node[5]~2 (
// Equation(s):
// \bm3|$00000|auto_generated|result_node[5]~2_combout  = (\inst22|readmemOut~q  & (\inst22|qOut [5])) # (!\inst22|readmemOut~q  & ((\bm1|$00000|auto_generated|result_node[5]~2_combout )))

	.dataa(\inst22|readmemOut~q ),
	.datab(\inst22|qOut [5]),
	.datac(gnd),
	.datad(\bm1|$00000|auto_generated|result_node[5]~2_combout ),
	.cin(gnd),
	.combout(\bm3|$00000|auto_generated|result_node[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bm3|$00000|auto_generated|result_node[5]~2 .lut_mask = 16'hDD88;
defparam \bm3|$00000|auto_generated|result_node[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y29_N14
cycloneive_lcell_comb \inst15|labelfile~5feeder (
// Equation(s):
// \inst15|labelfile~5feeder_combout  = \bm3|$00000|auto_generated|result_node[5]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bm3|$00000|auto_generated|result_node[5]~2_combout ),
	.cin(gnd),
	.combout(\inst15|labelfile~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|labelfile~5feeder .lut_mask = 16'hFF00;
defparam \inst15|labelfile~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y29_N15
dffeas \inst15|labelfile~5 (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|labelfile~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|labelfile~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|labelfile~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|labelfile~5 .is_wysiwyg = "true";
defparam \inst15|labelfile~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y29_N11
dffeas \inst15|labelfile~13 (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\bm3|$00000|auto_generated|result_node[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|labelfile~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|labelfile~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|labelfile~13 .is_wysiwyg = "true";
defparam \inst15|labelfile~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y29_N18
cycloneive_lcell_comb \inst15|labelfile~18 (
// Equation(s):
// \inst15|labelfile~18_combout  = (\inst12|rd [0] & ((\inst15|labelfile~13_q ))) # (!\inst12|rd [0] & (\inst15|labelfile~5_q ))

	.dataa(gnd),
	.datab(\inst15|labelfile~5_q ),
	.datac(\inst15|labelfile~13_q ),
	.datad(\inst12|rd [0]),
	.cin(gnd),
	.combout(\inst15|labelfile~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|labelfile~18 .lut_mask = 16'hF0CC;
defparam \inst15|labelfile~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y29_N19
dffeas \inst15|branchAddress[5] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|labelfile~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|labelFlag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|branchAddress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|branchAddress[5] .is_wysiwyg = "true";
defparam \inst15|branchAddress[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N18
cycloneive_lcell_comb \inst4|Add0~10 (
// Equation(s):
// \inst4|Add0~10_combout  = (\inst4|outputPC [5] & (!\inst4|Add0~9 )) # (!\inst4|outputPC [5] & ((\inst4|Add0~9 ) # (GND)))
// \inst4|Add0~11  = CARRY((!\inst4|Add0~9 ) # (!\inst4|outputPC [5]))

	.dataa(gnd),
	.datab(\inst4|outputPC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~9 ),
	.combout(\inst4|Add0~10_combout ),
	.cout(\inst4|Add0~11 ));
// synopsys translate_off
defparam \inst4|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst4|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N28
cycloneive_lcell_comb \inst4|outputPC[5]~2 (
// Equation(s):
// \inst4|outputPC[5]~2_combout  = (\inst12|branchFlag~q  & (\inst15|branchAddress [5])) # (!\inst12|branchFlag~q  & ((\inst4|Add0~10_combout )))

	.dataa(\inst12|branchFlag~q ),
	.datab(\inst15|branchAddress [5]),
	.datac(gnd),
	.datad(\inst4|Add0~10_combout ),
	.cin(gnd),
	.combout(\inst4|outputPC[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|outputPC[5]~2 .lut_mask = 16'hDD88;
defparam \inst4|outputPC[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y68_N22
cycloneive_io_ibuf \startAddress[5]~input (
	.i(startAddress[5]),
	.ibar(gnd),
	.o(\startAddress[5]~input_o ));
// synopsys translate_off
defparam \startAddress[5]~input .bus_hold = "false";
defparam \startAddress[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y32_N29
dffeas \inst4|outputPC[5] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|outputPC[5]~2_combout ),
	.asdata(\startAddress[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|always0~0_combout ),
	.ena(\inst4|outputPC[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputPC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputPC[5] .is_wysiwyg = "true";
defparam \inst4|outputPC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N20
cycloneive_lcell_comb \inst4|Add0~12 (
// Equation(s):
// \inst4|Add0~12_combout  = (\inst4|outputPC [6] & (\inst4|Add0~11  $ (GND))) # (!\inst4|outputPC [6] & (!\inst4|Add0~11  & VCC))
// \inst4|Add0~13  = CARRY((\inst4|outputPC [6] & !\inst4|Add0~11 ))

	.dataa(gnd),
	.datab(\inst4|outputPC [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~11 ),
	.combout(\inst4|Add0~12_combout ),
	.cout(\inst4|Add0~13 ));
// synopsys translate_off
defparam \inst4|Add0~12 .lut_mask = 16'hC30C;
defparam \inst4|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N22
cycloneive_lcell_comb \inst4|Add0~14 (
// Equation(s):
// \inst4|Add0~14_combout  = \inst4|Add0~13  $ (\inst4|outputPC [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|outputPC [7]),
	.cin(\inst4|Add0~13 ),
	.combout(\inst4|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~14 .lut_mask = 16'h0FF0;
defparam \inst4|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y29_N29
dffeas \inst15|labelfile~7 (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\bm3|$00000|auto_generated|result_node[7]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|labelfile~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|labelfile~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|labelfile~7 .is_wysiwyg = "true";
defparam \inst15|labelfile~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y29_N25
dffeas \inst15|labelfile~15 (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\bm3|$00000|auto_generated|result_node[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|labelfile~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|labelfile~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|labelfile~15 .is_wysiwyg = "true";
defparam \inst15|labelfile~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y29_N30
cycloneive_lcell_comb \inst15|labelfile~16 (
// Equation(s):
// \inst15|labelfile~16_combout  = (\inst12|rd [0] & ((\inst15|labelfile~15_q ))) # (!\inst12|rd [0] & (\inst15|labelfile~7_q ))

	.dataa(\inst12|rd [0]),
	.datab(\inst15|labelfile~7_q ),
	.datac(gnd),
	.datad(\inst15|labelfile~15_q ),
	.cin(gnd),
	.combout(\inst15|labelfile~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|labelfile~16 .lut_mask = 16'hEE44;
defparam \inst15|labelfile~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y29_N31
dffeas \inst15|branchAddress[7] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|labelfile~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|labelFlag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|branchAddress [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|branchAddress[7] .is_wysiwyg = "true";
defparam \inst15|branchAddress[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N0
cycloneive_lcell_comb \inst4|outputPC[7]~0 (
// Equation(s):
// \inst4|outputPC[7]~0_combout  = (\inst12|branchFlag~q  & ((\inst15|branchAddress [7]))) # (!\inst12|branchFlag~q  & (\inst4|Add0~14_combout ))

	.dataa(\inst4|Add0~14_combout ),
	.datab(\inst15|branchAddress [7]),
	.datac(gnd),
	.datad(\inst12|branchFlag~q ),
	.cin(gnd),
	.combout(\inst4|outputPC[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|outputPC[7]~0 .lut_mask = 16'hCCAA;
defparam \inst4|outputPC[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N22
cycloneive_io_ibuf \startAddress[7]~input (
	.i(startAddress[7]),
	.ibar(gnd),
	.o(\startAddress[7]~input_o ));
// synopsys translate_off
defparam \startAddress[7]~input .bus_hold = "false";
defparam \startAddress[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y32_N1
dffeas \inst4|outputPC[7] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|outputPC[7]~0_combout ),
	.asdata(\startAddress[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|always0~0_combout ),
	.ena(\inst4|outputPC[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputPC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputPC[7] .is_wysiwyg = "true";
defparam \inst4|outputPC[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y33_N25
dffeas \inst|addr_reg[7] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|outputPC [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addr_reg[7] .is_wysiwyg = "true";
defparam \inst|addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N0
cycloneive_lcell_comb \inst|rom~26 (
// Equation(s):
// \inst|rom~26_combout  = (\inst|addr_reg [2] & ((\inst|addr_reg [0] & (\inst|addr_reg [4] & !\inst|addr_reg [1])) # (!\inst|addr_reg [0] & ((\inst|addr_reg [1])))))

	.dataa(\inst|addr_reg [0]),
	.datab(\inst|addr_reg [4]),
	.datac(\inst|addr_reg [2]),
	.datad(\inst|addr_reg [1]),
	.cin(gnd),
	.combout(\inst|rom~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~26 .lut_mask = 16'h5080;
defparam \inst|rom~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N4
cycloneive_lcell_comb \inst|rom~79 (
// Equation(s):
// \inst|rom~79_combout  = (!\inst|addr_reg [5] & (\inst|addr_reg [3] & (\inst|addr_reg [6] & \inst|rom~26_combout )))

	.dataa(\inst|addr_reg [5]),
	.datab(\inst|addr_reg [3]),
	.datac(\inst|addr_reg [6]),
	.datad(\inst|rom~26_combout ),
	.cin(gnd),
	.combout(\inst|rom~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~79 .lut_mask = 16'h4000;
defparam \inst|rom~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N24
cycloneive_lcell_comb \inst|rom~30 (
// Equation(s):
// \inst|rom~30_combout  = (\inst|addr_reg [4] & (\inst|addr_reg [1] & (\inst|addr_reg [2] $ (\inst|addr_reg [3])))) # (!\inst|addr_reg [4] & (\inst|addr_reg [2] & (\inst|addr_reg [1] $ (\inst|addr_reg [3]))))

	.dataa(\inst|addr_reg [1]),
	.datab(\inst|addr_reg [4]),
	.datac(\inst|addr_reg [2]),
	.datad(\inst|addr_reg [3]),
	.cin(gnd),
	.combout(\inst|rom~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~30 .lut_mask = 16'h18A0;
defparam \inst|rom~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N16
cycloneive_lcell_comb \inst|rom~28 (
// Equation(s):
// \inst|rom~28_combout  = (\inst|addr_reg [1] & (!\inst|addr_reg [4] & ((!\inst|addr_reg [3])))) # (!\inst|addr_reg [1] & (\inst|addr_reg [4] & (!\inst|addr_reg [2] & \inst|addr_reg [3])))

	.dataa(\inst|addr_reg [1]),
	.datab(\inst|addr_reg [4]),
	.datac(\inst|addr_reg [2]),
	.datad(\inst|addr_reg [3]),
	.cin(gnd),
	.combout(\inst|rom~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~28 .lut_mask = 16'h0422;
defparam \inst|rom~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N14
cycloneive_lcell_comb \inst|rom~27 (
// Equation(s):
// \inst|rom~27_combout  = (\inst|addr_reg [2] & (!\inst|addr_reg [1] & ((\inst|addr_reg [3])))) # (!\inst|addr_reg [2] & (\inst|addr_reg [4] & (\inst|addr_reg [1] $ (!\inst|addr_reg [3]))))

	.dataa(\inst|addr_reg [1]),
	.datab(\inst|addr_reg [4]),
	.datac(\inst|addr_reg [2]),
	.datad(\inst|addr_reg [3]),
	.cin(gnd),
	.combout(\inst|rom~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~27 .lut_mask = 16'h5804;
defparam \inst|rom~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N6
cycloneive_lcell_comb \inst|rom~29 (
// Equation(s):
// \inst|rom~29_combout  = (\inst|addr_reg [5] & ((\inst|addr_reg [0] & ((\inst|rom~27_combout ))) # (!\inst|addr_reg [0] & (\inst|rom~28_combout ))))

	.dataa(\inst|addr_reg [0]),
	.datab(\inst|rom~28_combout ),
	.datac(\inst|rom~27_combout ),
	.datad(\inst|addr_reg [5]),
	.cin(gnd),
	.combout(\inst|rom~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~29 .lut_mask = 16'hE400;
defparam \inst|rom~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N2
cycloneive_lcell_comb \inst|rom~31 (
// Equation(s):
// \inst|rom~31_combout  = (\inst|rom~29_combout ) # ((!\inst|addr_reg [5] & (\inst|rom~30_combout  & \inst|addr_reg [0])))

	.dataa(\inst|addr_reg [5]),
	.datab(\inst|rom~30_combout ),
	.datac(\inst|addr_reg [0]),
	.datad(\inst|rom~29_combout ),
	.cin(gnd),
	.combout(\inst|rom~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~31 .lut_mask = 16'hFF40;
defparam \inst|rom~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N28
cycloneive_lcell_comb \inst|rom~32 (
// Equation(s):
// \inst|rom~32_combout  = (!\inst|addr_reg [7] & ((\inst|rom~79_combout ) # ((!\inst|addr_reg [6] & \inst|rom~31_combout ))))

	.dataa(\inst|addr_reg [6]),
	.datab(\inst|addr_reg [7]),
	.datac(\inst|rom~79_combout ),
	.datad(\inst|rom~31_combout ),
	.cin(gnd),
	.combout(\inst|rom~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~32 .lut_mask = 16'h3130;
defparam \inst|rom~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y35_N29
dffeas \inst6|instructionOut[5] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst|rom~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|instructionOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|instructionOut[5] .is_wysiwyg = "true";
defparam \inst6|instructionOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N10
cycloneive_lcell_comb \inst12|opcode~3 (
// Equation(s):
// \inst12|opcode~3_combout  = (\inst6|instructionOut [5] & ((!\inst12|opcode~0_combout ) # (!\inst6|labelPassFlagOut~q )))

	.dataa(gnd),
	.datab(\inst6|instructionOut [5]),
	.datac(\inst6|labelPassFlagOut~q ),
	.datad(\inst12|opcode~0_combout ),
	.cin(gnd),
	.combout(\inst12|opcode~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|opcode~3 .lut_mask = 16'h0CCC;
defparam \inst12|opcode~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N2
cycloneive_lcell_comb \inst12|Selector0~0 (
// Equation(s):
// \inst12|Selector0~0_combout  = (\inst12|opcode~1_combout  & (((!\inst12|opcode~2_combout )) # (!\inst12|opcode~3_combout ))) # (!\inst12|opcode~1_combout  & (!\inst12|opcode~4_combout  & (\inst12|opcode~3_combout  $ (\inst12|opcode~2_combout ))))

	.dataa(\inst12|opcode~3_combout ),
	.datab(\inst12|opcode~4_combout ),
	.datac(\inst12|opcode~1_combout ),
	.datad(\inst12|opcode~2_combout ),
	.cin(gnd),
	.combout(\inst12|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Selector0~0 .lut_mask = 16'h51F2;
defparam \inst12|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y33_N3
dffeas \inst12|rt[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst12|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|rt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|rt[0] .is_wysiwyg = "true";
defparam \inst12|rt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y29_N22
cycloneive_lcell_comb \inst15|regB[3]~4 (
// Equation(s):
// \inst15|regB[3]~4_combout  = (\inst12|rt [0] & (\inst15|regfile[1][3]~q )) # (!\inst12|rt [0] & ((\inst15|regfile[0][3]~q )))

	.dataa(\inst12|rt [0]),
	.datab(\inst15|regfile[1][3]~q ),
	.datac(gnd),
	.datad(\inst15|regfile[0][3]~q ),
	.cin(gnd),
	.combout(\inst15|regB[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regB[3]~4 .lut_mask = 16'hDD88;
defparam \inst15|regB[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y29_N23
dffeas \inst15|regB[3] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regB[3]~4_combout ),
	.asdata(\inst18|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst15|regB[6]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regB[3] .is_wysiwyg = "true";
defparam \inst15|regB[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N0
cycloneive_lcell_comb \inst17|regBOut[3]~feeder (
// Equation(s):
// \inst17|regBOut[3]~feeder_combout  = \inst15|regB [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|regB [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst17|regBOut[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|regBOut[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst17|regBOut[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y31_N1
dffeas \inst17|regBOut[3] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst17|regBOut[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|regBOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|regBOut[3] .is_wysiwyg = "true";
defparam \inst17|regBOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N26
cycloneive_lcell_comb \inst5|ram_rtl_0_bypass[7]~feeder (
// Equation(s):
// \inst5|ram_rtl_0_bypass[7]~feeder_combout  = \inst17|regBOut [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|regBOut [3]),
	.cin(gnd),
	.combout(\inst5|ram_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \inst5|ram_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y31_N27
dffeas \inst5|ram_rtl_0_bypass[7] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N24
cycloneive_lcell_comb \inst5|ram_rtl_0_bypass[8]~feeder (
// Equation(s):
// \inst5|ram_rtl_0_bypass[8]~feeder_combout  = \inst17|regBOut [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|regBOut [3]),
	.cin(gnd),
	.combout(\inst5|ram_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \inst5|ram_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y31_N25
dffeas \inst5|ram_rtl_0_bypass[8] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst17|writeMemFlagOut~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y31_N23
dffeas \inst5|ram_rtl_0_bypass[6] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|regBOut [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst17|writeMemFlagOut~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N16
cycloneive_lcell_comb \inst5|ram_rtl_0_bypass[5]~feeder (
// Equation(s):
// \inst5|ram_rtl_0_bypass[5]~feeder_combout  = \inst17|regBOut [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst17|regBOut [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|ram_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[5]~feeder .lut_mask = 16'hF0F0;
defparam \inst5|ram_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y31_N17
dffeas \inst5|ram_rtl_0_bypass[5] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N22
cycloneive_lcell_comb \inst5|ram~0 (
// Equation(s):
// \inst5|ram~0_combout  = (\inst5|ram_rtl_0_bypass [7] & (\inst5|ram_rtl_0_bypass [8] & (\inst5|ram_rtl_0_bypass [6] $ (!\inst5|ram_rtl_0_bypass [5])))) # (!\inst5|ram_rtl_0_bypass [7] & (!\inst5|ram_rtl_0_bypass [8] & (\inst5|ram_rtl_0_bypass [6] $ 
// (!\inst5|ram_rtl_0_bypass [5]))))

	.dataa(\inst5|ram_rtl_0_bypass [7]),
	.datab(\inst5|ram_rtl_0_bypass [8]),
	.datac(\inst5|ram_rtl_0_bypass [6]),
	.datad(\inst5|ram_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\inst5|ram~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram~0 .lut_mask = 16'h9009;
defparam \inst5|ram~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N28
cycloneive_lcell_comb \inst5|ram_rtl_0_bypass[3]~feeder (
// Equation(s):
// \inst5|ram_rtl_0_bypass[3]~feeder_combout  = \inst17|regBOut [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst17|regBOut [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|ram_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst5|ram_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y31_N29
dffeas \inst5|ram_rtl_0_bypass[3] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y31_N31
dffeas \inst5|ram_rtl_0_bypass[4] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|regBOut [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst17|writeMemFlagOut~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y31_N21
dffeas \inst5|ram_rtl_0_bypass[1] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|regBOut [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N10
cycloneive_lcell_comb \inst5|ram_rtl_0_bypass[2]~feeder (
// Equation(s):
// \inst5|ram_rtl_0_bypass[2]~feeder_combout  = \inst17|regBOut [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|regBOut [0]),
	.cin(gnd),
	.combout(\inst5|ram_rtl_0_bypass[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[2]~feeder .lut_mask = 16'hFF00;
defparam \inst5|ram_rtl_0_bypass[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y31_N11
dffeas \inst5|ram_rtl_0_bypass[2] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst17|writeMemFlagOut~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N20
cycloneive_lcell_comb \inst5|ram~1 (
// Equation(s):
// \inst5|ram~1_combout  = \inst5|ram_rtl_0_bypass [1] $ (\inst5|ram_rtl_0_bypass [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|ram_rtl_0_bypass [1]),
	.datad(\inst5|ram_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\inst5|ram~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram~1 .lut_mask = 16'h0FF0;
defparam \inst5|ram~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N30
cycloneive_lcell_comb \inst5|ram~2 (
// Equation(s):
// \inst5|ram~2_combout  = (\inst5|ram~0_combout  & (!\inst5|ram~1_combout  & (\inst5|ram_rtl_0_bypass [3] $ (!\inst5|ram_rtl_0_bypass [4]))))

	.dataa(\inst5|ram~0_combout ),
	.datab(\inst5|ram_rtl_0_bypass [3]),
	.datac(\inst5|ram_rtl_0_bypass [4]),
	.datad(\inst5|ram~1_combout ),
	.cin(gnd),
	.combout(\inst5|ram~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram~2 .lut_mask = 16'h0082;
defparam \inst5|ram~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N26
cycloneive_lcell_comb \inst5|ram_rtl_0_bypass[11]~feeder (
// Equation(s):
// \inst5|ram_rtl_0_bypass[11]~feeder_combout  = \inst17|regBOut [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|regBOut [5]),
	.cin(gnd),
	.combout(\inst5|ram_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \inst5|ram_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N27
dffeas \inst5|ram_rtl_0_bypass[11] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N0
cycloneive_lcell_comb \inst5|ram_rtl_0_bypass[9]~feeder (
// Equation(s):
// \inst5|ram_rtl_0_bypass[9]~feeder_combout  = \inst17|regBOut [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst17|regBOut [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|ram_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[9]~feeder .lut_mask = 16'hF0F0;
defparam \inst5|ram_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N1
dffeas \inst5|ram_rtl_0_bypass[9] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y30_N3
dffeas \inst5|ram_rtl_0_bypass[10] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|regBOut [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst17|writeMemFlagOut~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N20
cycloneive_lcell_comb \inst5|ram_rtl_0_bypass[12]~feeder (
// Equation(s):
// \inst5|ram_rtl_0_bypass[12]~feeder_combout  = \inst17|regBOut [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|regBOut [5]),
	.cin(gnd),
	.combout(\inst5|ram_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \inst5|ram_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N21
dffeas \inst5|ram_rtl_0_bypass[12] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst17|writeMemFlagOut~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N2
cycloneive_lcell_comb \inst5|ram~3 (
// Equation(s):
// \inst5|ram~3_combout  = (\inst5|ram_rtl_0_bypass [11] & (\inst5|ram_rtl_0_bypass [12] & (\inst5|ram_rtl_0_bypass [9] $ (!\inst5|ram_rtl_0_bypass [10])))) # (!\inst5|ram_rtl_0_bypass [11] & (!\inst5|ram_rtl_0_bypass [12] & (\inst5|ram_rtl_0_bypass [9] $ 
// (!\inst5|ram_rtl_0_bypass [10]))))

	.dataa(\inst5|ram_rtl_0_bypass [11]),
	.datab(\inst5|ram_rtl_0_bypass [9]),
	.datac(\inst5|ram_rtl_0_bypass [10]),
	.datad(\inst5|ram_rtl_0_bypass [12]),
	.cin(gnd),
	.combout(\inst5|ram~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram~3 .lut_mask = 16'h8241;
defparam \inst5|ram~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N7
dffeas \inst5|ram_rtl_0_bypass[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|writeMemFlagOut~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N12
cycloneive_lcell_comb \inst5|ram_rtl_0_bypass[13]~feeder (
// Equation(s):
// \inst5|ram_rtl_0_bypass[13]~feeder_combout  = \inst17|regBOut [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst17|regBOut [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|ram_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[13]~feeder .lut_mask = 16'hF0F0;
defparam \inst5|ram_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N13
dffeas \inst5|ram_rtl_0_bypass[13] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y30_N15
dffeas \inst5|ram_rtl_0_bypass[15] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|regBOut [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y30_N19
dffeas \inst5|ram_rtl_0_bypass[14] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|regBOut [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst17|writeMemFlagOut~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N16
cycloneive_lcell_comb \inst5|ram_rtl_0_bypass[16]~feeder (
// Equation(s):
// \inst5|ram_rtl_0_bypass[16]~feeder_combout  = \inst17|regBOut [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst17|regBOut [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|ram_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[16]~feeder .lut_mask = 16'hF0F0;
defparam \inst5|ram_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N17
dffeas \inst5|ram_rtl_0_bypass[16] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst17|writeMemFlagOut~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N18
cycloneive_lcell_comb \inst5|ram~4 (
// Equation(s):
// \inst5|ram~4_combout  = (\inst5|ram_rtl_0_bypass [13] & (\inst5|ram_rtl_0_bypass [14] & (\inst5|ram_rtl_0_bypass [15] $ (!\inst5|ram_rtl_0_bypass [16])))) # (!\inst5|ram_rtl_0_bypass [13] & (!\inst5|ram_rtl_0_bypass [14] & (\inst5|ram_rtl_0_bypass [15] $ 
// (!\inst5|ram_rtl_0_bypass [16]))))

	.dataa(\inst5|ram_rtl_0_bypass [13]),
	.datab(\inst5|ram_rtl_0_bypass [15]),
	.datac(\inst5|ram_rtl_0_bypass [14]),
	.datad(\inst5|ram_rtl_0_bypass [16]),
	.cin(gnd),
	.combout(\inst5|ram~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram~4 .lut_mask = 16'h8421;
defparam \inst5|ram~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N6
cycloneive_lcell_comb \inst5|ram~5 (
// Equation(s):
// \inst5|ram~5_combout  = (\inst5|ram~2_combout  & (\inst5|ram~3_combout  & (\inst5|ram_rtl_0_bypass [0] & \inst5|ram~4_combout )))

	.dataa(\inst5|ram~2_combout ),
	.datab(\inst5|ram~3_combout ),
	.datac(\inst5|ram_rtl_0_bypass [0]),
	.datad(\inst5|ram~4_combout ),
	.cin(gnd),
	.combout(\inst5|ram~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram~5 .lut_mask = 16'h8000;
defparam \inst5|ram~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y30_N31
dffeas \inst5|ram_rtl_0_bypass[29] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|regAOut [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N18
cycloneive_lcell_comb \inst5|ram_rtl_0_bypass[30]~feeder (
// Equation(s):
// \inst5|ram_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|ram_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \inst5|ram_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N19
dffeas \inst5|ram_rtl_0_bypass[30] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N10
cycloneive_lcell_comb \inst5|ram~7 (
// Equation(s):
// \inst5|ram~7_combout  = (\inst5|ram~5_combout  & (\inst5|ram_rtl_0_bypass [29])) # (!\inst5|ram~5_combout  & ((\inst5|ram_rtl_0_bypass [30] & ((\inst5|ram_rtl_0|auto_generated|ram_block1a6 ))) # (!\inst5|ram_rtl_0_bypass [30] & (\inst5|ram_rtl_0_bypass 
// [29]))))

	.dataa(\inst5|ram~5_combout ),
	.datab(\inst5|ram_rtl_0_bypass [29]),
	.datac(\inst5|ram_rtl_0_bypass [30]),
	.datad(\inst5|ram_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\inst5|ram~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram~7 .lut_mask = 16'hDC8C;
defparam \inst5|ram~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N11
dffeas \inst22|qOut[6] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|qOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|qOut[6] .is_wysiwyg = "true";
defparam \inst22|qOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N4
cycloneive_lcell_comb \inst12|labelValue~1 (
// Equation(s):
// \inst12|labelValue~1_combout  = (\inst12|Equal0~0_combout  & \inst|addr_reg [6])

	.dataa(gnd),
	.datab(\inst12|Equal0~0_combout ),
	.datac(\inst|addr_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst12|labelValue~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|labelValue~1 .lut_mask = 16'hC0C0;
defparam \inst12|labelValue~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N5
dffeas \inst12|labelValue[6] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst12|labelValue~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|labelValue [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|labelValue[6] .is_wysiwyg = "true";
defparam \inst12|labelValue[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y36_N15
dffeas \inst17|labelValueOut[6] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|labelValue [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|labelValueOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|labelValueOut[6] .is_wysiwyg = "true";
defparam \inst17|labelValueOut[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y29_N7
dffeas \inst22|labelValueOut[6] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|labelValueOut [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|labelValueOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|labelValueOut[6] .is_wysiwyg = "true";
defparam \inst22|labelValueOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y31_N22
cycloneive_lcell_comb \inst22|resultOut[6]~feeder (
// Equation(s):
// \inst22|resultOut[6]~feeder_combout  = \inst18|result [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst18|result [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|resultOut[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|resultOut[6]~feeder .lut_mask = 16'hF0F0;
defparam \inst22|resultOut[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y31_N23
dffeas \inst22|resultOut[6] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst22|resultOut[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|resultOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|resultOut[6] .is_wysiwyg = "true";
defparam \inst22|resultOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y29_N6
cycloneive_lcell_comb \bm1|$00000|auto_generated|result_node[6]~1 (
// Equation(s):
// \bm1|$00000|auto_generated|result_node[6]~1_combout  = (\inst22|labelflagOut~q  & ((\inst22|resultOut [6]))) # (!\inst22|labelflagOut~q  & (\inst22|labelValueOut [6]))

	.dataa(gnd),
	.datab(\inst22|labelflagOut~q ),
	.datac(\inst22|labelValueOut [6]),
	.datad(\inst22|resultOut [6]),
	.cin(gnd),
	.combout(\bm1|$00000|auto_generated|result_node[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bm1|$00000|auto_generated|result_node[6]~1 .lut_mask = 16'hFC30;
defparam \bm1|$00000|auto_generated|result_node[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y29_N8
cycloneive_lcell_comb \bm3|$00000|auto_generated|result_node[6]~1 (
// Equation(s):
// \bm3|$00000|auto_generated|result_node[6]~1_combout  = (\inst22|readmemOut~q  & (\inst22|qOut [6])) # (!\inst22|readmemOut~q  & ((\bm1|$00000|auto_generated|result_node[6]~1_combout )))

	.dataa(\inst22|qOut [6]),
	.datab(\inst22|readmemOut~q ),
	.datac(gnd),
	.datad(\bm1|$00000|auto_generated|result_node[6]~1_combout ),
	.cin(gnd),
	.combout(\bm3|$00000|auto_generated|result_node[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bm3|$00000|auto_generated|result_node[6]~1 .lut_mask = 16'hBB88;
defparam \bm3|$00000|auto_generated|result_node[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y29_N20
cycloneive_lcell_comb \inst15|labelfile~6feeder (
// Equation(s):
// \inst15|labelfile~6feeder_combout  = \bm3|$00000|auto_generated|result_node[6]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bm3|$00000|auto_generated|result_node[6]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|labelfile~6feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|labelfile~6feeder .lut_mask = 16'hF0F0;
defparam \inst15|labelfile~6feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y29_N21
dffeas \inst15|labelfile~6 (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|labelfile~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|labelfile~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|labelfile~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|labelfile~6 .is_wysiwyg = "true";
defparam \inst15|labelfile~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y29_N22
cycloneive_lcell_comb \inst15|labelfile~14feeder (
// Equation(s):
// \inst15|labelfile~14feeder_combout  = \bm3|$00000|auto_generated|result_node[6]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bm3|$00000|auto_generated|result_node[6]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|labelfile~14feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|labelfile~14feeder .lut_mask = 16'hF0F0;
defparam \inst15|labelfile~14feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y29_N23
dffeas \inst15|labelfile~14 (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|labelfile~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|labelfile~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|labelfile~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|labelfile~14 .is_wysiwyg = "true";
defparam \inst15|labelfile~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y29_N8
cycloneive_lcell_comb \inst15|labelfile~17 (
// Equation(s):
// \inst15|labelfile~17_combout  = (\inst12|rd [0] & ((\inst15|labelfile~14_q ))) # (!\inst12|rd [0] & (\inst15|labelfile~6_q ))

	.dataa(\inst15|labelfile~6_q ),
	.datab(\inst15|labelfile~14_q ),
	.datac(gnd),
	.datad(\inst12|rd [0]),
	.cin(gnd),
	.combout(\inst15|labelfile~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|labelfile~17 .lut_mask = 16'hCCAA;
defparam \inst15|labelfile~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y29_N9
dffeas \inst15|branchAddress[6] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|labelfile~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|labelFlag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|branchAddress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|branchAddress[6] .is_wysiwyg = "true";
defparam \inst15|branchAddress[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N2
cycloneive_lcell_comb \inst4|outputPC[6]~1 (
// Equation(s):
// \inst4|outputPC[6]~1_combout  = (\inst12|branchFlag~q  & (\inst15|branchAddress [6])) # (!\inst12|branchFlag~q  & ((\inst4|Add0~12_combout )))

	.dataa(\inst12|branchFlag~q ),
	.datab(\inst15|branchAddress [6]),
	.datac(gnd),
	.datad(\inst4|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst4|outputPC[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|outputPC[6]~1 .lut_mask = 16'hDD88;
defparam \inst4|outputPC[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y64_N8
cycloneive_io_ibuf \startAddress[6]~input (
	.i(startAddress[6]),
	.ibar(gnd),
	.o(\startAddress[6]~input_o ));
// synopsys translate_off
defparam \startAddress[6]~input .bus_hold = "false";
defparam \startAddress[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y32_N3
dffeas \inst4|outputPC[6] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|outputPC[6]~1_combout ),
	.asdata(\startAddress[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|always0~0_combout ),
	.ena(\inst4|outputPC[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputPC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputPC[6] .is_wysiwyg = "true";
defparam \inst4|outputPC[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y34_N13
dffeas \inst|addr_reg[6] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|outputPC [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addr_reg[6] .is_wysiwyg = "true";
defparam \inst|addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N22
cycloneive_lcell_comb \inst|rom~43 (
// Equation(s):
// \inst|rom~43_combout  = (\inst|addr_reg [0] & (\inst|addr_reg [1] & (!\inst|addr_reg [2] & !\inst|addr_reg [3])))

	.dataa(\inst|addr_reg [0]),
	.datab(\inst|addr_reg [1]),
	.datac(\inst|addr_reg [2]),
	.datad(\inst|addr_reg [3]),
	.cin(gnd),
	.combout(\inst|rom~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~43 .lut_mask = 16'h0008;
defparam \inst|rom~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N18
cycloneive_lcell_comb \inst|rom~80 (
// Equation(s):
// \inst|rom~80_combout  = (\inst|rom~43_combout  & (\inst|addr_reg [6] & (!\inst|addr_reg [4] & !\inst|addr_reg [5])))

	.dataa(\inst|rom~43_combout ),
	.datab(\inst|addr_reg [6]),
	.datac(\inst|addr_reg [4]),
	.datad(\inst|addr_reg [5]),
	.cin(gnd),
	.combout(\inst|rom~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~80 .lut_mask = 16'h0008;
defparam \inst|rom~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N8
cycloneive_lcell_comb \inst|rom~44 (
// Equation(s):
// \inst|rom~44_combout  = (\inst|addr_reg [0] & ((\inst|addr_reg [3] & ((\inst|addr_reg [2]) # (!\inst|addr_reg [1]))) # (!\inst|addr_reg [3] & ((\inst|addr_reg [1]) # (!\inst|addr_reg [2]))))) # (!\inst|addr_reg [0] & ((\inst|addr_reg [3]) # 
// (\inst|addr_reg [2] $ (\inst|addr_reg [1]))))

	.dataa(\inst|addr_reg [0]),
	.datab(\inst|addr_reg [3]),
	.datac(\inst|addr_reg [2]),
	.datad(\inst|addr_reg [1]),
	.cin(gnd),
	.combout(\inst|rom~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~44 .lut_mask = 16'hE7DE;
defparam \inst|rom~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N30
cycloneive_lcell_comb \inst|rom~47 (
// Equation(s):
// \inst|rom~47_combout  = (\inst|addr_reg [2] & ((\inst|addr_reg [0]) # ((!\inst|addr_reg [1])))) # (!\inst|addr_reg [2] & ((\inst|addr_reg [3] & ((!\inst|addr_reg [1]) # (!\inst|addr_reg [0]))) # (!\inst|addr_reg [3] & ((\inst|addr_reg [1])))))

	.dataa(\inst|addr_reg [0]),
	.datab(\inst|addr_reg [3]),
	.datac(\inst|addr_reg [2]),
	.datad(\inst|addr_reg [1]),
	.cin(gnd),
	.combout(\inst|rom~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~47 .lut_mask = 16'hA7FC;
defparam \inst|rom~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N10
cycloneive_lcell_comb \inst|rom~45 (
// Equation(s):
// \inst|rom~45_combout  = (\inst|addr_reg [1] & (((!\inst|addr_reg [2] & \inst|addr_reg [3])))) # (!\inst|addr_reg [1] & (\inst|addr_reg [0] & (\inst|addr_reg [2] & !\inst|addr_reg [3])))

	.dataa(\inst|addr_reg [0]),
	.datab(\inst|addr_reg [1]),
	.datac(\inst|addr_reg [2]),
	.datad(\inst|addr_reg [3]),
	.cin(gnd),
	.combout(\inst|rom~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~45 .lut_mask = 16'h0C20;
defparam \inst|rom~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N20
cycloneive_lcell_comb \inst|rom~46 (
// Equation(s):
// \inst|rom~46_combout  = (\inst|addr_reg [4] & ((\inst|rom~45_combout ) # ((\inst|addr_reg [5])))) # (!\inst|addr_reg [4] & (((\inst|rom~43_combout  & !\inst|addr_reg [5]))))

	.dataa(\inst|rom~45_combout ),
	.datab(\inst|addr_reg [4]),
	.datac(\inst|rom~43_combout ),
	.datad(\inst|addr_reg [5]),
	.cin(gnd),
	.combout(\inst|rom~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~46 .lut_mask = 16'hCCB8;
defparam \inst|rom~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N12
cycloneive_lcell_comb \inst|rom~48 (
// Equation(s):
// \inst|rom~48_combout  = (\inst|addr_reg [5] & ((\inst|rom~46_combout  & ((!\inst|rom~47_combout ))) # (!\inst|rom~46_combout  & (!\inst|rom~44_combout )))) # (!\inst|addr_reg [5] & (((\inst|rom~46_combout ))))

	.dataa(\inst|addr_reg [5]),
	.datab(\inst|rom~44_combout ),
	.datac(\inst|rom~47_combout ),
	.datad(\inst|rom~46_combout ),
	.cin(gnd),
	.combout(\inst|rom~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~48 .lut_mask = 16'h5F22;
defparam \inst|rom~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N26
cycloneive_lcell_comb \inst|rom~49 (
// Equation(s):
// \inst|rom~49_combout  = (!\inst|addr_reg [7] & ((\inst|rom~80_combout ) # ((!\inst|addr_reg [6] & \inst|rom~48_combout ))))

	.dataa(\inst|addr_reg [6]),
	.datab(\inst|rom~80_combout ),
	.datac(\inst|addr_reg [7]),
	.datad(\inst|rom~48_combout ),
	.cin(gnd),
	.combout(\inst|rom~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~49 .lut_mask = 16'h0D0C;
defparam \inst|rom~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y35_N27
dffeas \inst6|instructionOut[3] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst|rom~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|instructionOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|instructionOut[3] .is_wysiwyg = "true";
defparam \inst6|instructionOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N8
cycloneive_lcell_comb \inst|rom~66 (
// Equation(s):
// \inst|rom~66_combout  = (\inst|addr_reg [6] & (!\inst|addr_reg [0] & ((!\inst|addr_reg [2]) # (!\inst|addr_reg [3])))) # (!\inst|addr_reg [6] & ((\inst|addr_reg [0] & ((!\inst|addr_reg [2]) # (!\inst|addr_reg [3]))) # (!\inst|addr_reg [0] & 
// ((\inst|addr_reg [2])))))

	.dataa(\inst|addr_reg [6]),
	.datab(\inst|addr_reg [0]),
	.datac(\inst|addr_reg [3]),
	.datad(\inst|addr_reg [2]),
	.cin(gnd),
	.combout(\inst|rom~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~66 .lut_mask = 16'h1766;
defparam \inst|rom~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N22
cycloneive_lcell_comb \inst|rom~64 (
// Equation(s):
// \inst|rom~64_combout  = (\inst|addr_reg [3] & (!\inst|addr_reg [0] & (\inst|addr_reg [6] $ (!\inst|addr_reg [2])))) # (!\inst|addr_reg [3] & ((\inst|addr_reg [6]) # ((\inst|addr_reg [2]))))

	.dataa(\inst|addr_reg [6]),
	.datab(\inst|addr_reg [0]),
	.datac(\inst|addr_reg [3]),
	.datad(\inst|addr_reg [2]),
	.cin(gnd),
	.combout(\inst|rom~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~64 .lut_mask = 16'h2F1A;
defparam \inst|rom~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N24
cycloneive_lcell_comb \inst|rom~63 (
// Equation(s):
// \inst|rom~63_combout  = (\inst|addr_reg [6] & ((\inst|addr_reg [3] & ((\inst|addr_reg [2]))) # (!\inst|addr_reg [3] & (\inst|addr_reg [0])))) # (!\inst|addr_reg [6] & (\inst|addr_reg [0] $ (((\inst|addr_reg [3]) # (\inst|addr_reg [2])))))

	.dataa(\inst|addr_reg [6]),
	.datab(\inst|addr_reg [0]),
	.datac(\inst|addr_reg [3]),
	.datad(\inst|addr_reg [2]),
	.cin(gnd),
	.combout(\inst|rom~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~63 .lut_mask = 16'hB91C;
defparam \inst|rom~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N0
cycloneive_lcell_comb \inst|rom~65 (
// Equation(s):
// \inst|rom~65_combout  = (!\inst|addr_reg [4] & ((\inst|addr_reg [1] & ((\inst|rom~63_combout ))) # (!\inst|addr_reg [1] & (\inst|rom~64_combout ))))

	.dataa(\inst|rom~64_combout ),
	.datab(\inst|addr_reg [4]),
	.datac(\inst|addr_reg [1]),
	.datad(\inst|rom~63_combout ),
	.cin(gnd),
	.combout(\inst|rom~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~65 .lut_mask = 16'h3202;
defparam \inst|rom~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N14
cycloneive_lcell_comb \inst|rom~67 (
// Equation(s):
// \inst|rom~67_combout  = (\inst|rom~65_combout ) # ((!\inst|addr_reg [1] & (!\inst|rom~66_combout  & \inst|addr_reg [4])))

	.dataa(\inst|addr_reg [1]),
	.datab(\inst|rom~66_combout ),
	.datac(\inst|addr_reg [4]),
	.datad(\inst|rom~65_combout ),
	.cin(gnd),
	.combout(\inst|rom~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~67 .lut_mask = 16'hFF10;
defparam \inst|rom~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N0
cycloneive_lcell_comb \inst|rom~60 (
// Equation(s):
// \inst|rom~60_combout  = (\inst|addr_reg [0] & (((!\inst|addr_reg [1] & !\inst|addr_reg [2])))) # (!\inst|addr_reg [0] & (\inst|addr_reg [3] & ((\inst|addr_reg [2]))))

	.dataa(\inst|addr_reg [0]),
	.datab(\inst|addr_reg [3]),
	.datac(\inst|addr_reg [1]),
	.datad(\inst|addr_reg [2]),
	.cin(gnd),
	.combout(\inst|rom~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~60 .lut_mask = 16'h440A;
defparam \inst|rom~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N24
cycloneive_lcell_comb \inst|rom~15 (
// Equation(s):
// \inst|rom~15_combout  = (\inst|addr_reg [5] & !\inst|addr_reg [6])

	.dataa(gnd),
	.datab(\inst|addr_reg [5]),
	.datac(gnd),
	.datad(\inst|addr_reg [6]),
	.cin(gnd),
	.combout(\inst|rom~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~15 .lut_mask = 16'h00CC;
defparam \inst|rom~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N18
cycloneive_lcell_comb \inst|rom~61 (
// Equation(s):
// \inst|rom~61_combout  = (\inst|addr_reg [1] & ((\inst|addr_reg [0] & ((\inst|addr_reg [2]))) # (!\inst|addr_reg [0] & (\inst|addr_reg [3] & !\inst|addr_reg [2])))) # (!\inst|addr_reg [1] & ((\inst|addr_reg [0] & ((!\inst|addr_reg [2]) # (!\inst|addr_reg 
// [3]))) # (!\inst|addr_reg [0] & ((\inst|addr_reg [2])))))

	.dataa(\inst|addr_reg [1]),
	.datab(\inst|addr_reg [0]),
	.datac(\inst|addr_reg [3]),
	.datad(\inst|addr_reg [2]),
	.cin(gnd),
	.combout(\inst|rom~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~61 .lut_mask = 16'h9D64;
defparam \inst|rom~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N6
cycloneive_lcell_comb \inst|rom~62 (
// Equation(s):
// \inst|rom~62_combout  = (\inst|rom~15_combout  & ((\inst|addr_reg [4] & (\inst|rom~60_combout )) # (!\inst|addr_reg [4] & ((!\inst|rom~61_combout )))))

	.dataa(\inst|addr_reg [4]),
	.datab(\inst|rom~60_combout ),
	.datac(\inst|rom~15_combout ),
	.datad(\inst|rom~61_combout ),
	.cin(gnd),
	.combout(\inst|rom~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~62 .lut_mask = 16'h80D0;
defparam \inst|rom~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N4
cycloneive_lcell_comb \inst|rom~68 (
// Equation(s):
// \inst|rom~68_combout  = (!\inst|addr_reg [7] & ((\inst|rom~62_combout ) # ((\inst|rom~67_combout  & !\inst|addr_reg [5]))))

	.dataa(\inst|rom~67_combout ),
	.datab(\inst|addr_reg [5]),
	.datac(\inst|addr_reg [7]),
	.datad(\inst|rom~62_combout ),
	.cin(gnd),
	.combout(\inst|rom~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~68 .lut_mask = 16'h0F02;
defparam \inst|rom~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N5
dffeas \inst6|instructionOut[1] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst|rom~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|instructionOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|instructionOut[1] .is_wysiwyg = "true";
defparam \inst6|instructionOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N6
cycloneive_lcell_comb \inst|rom~50 (
// Equation(s):
// \inst|rom~50_combout  = (\inst|addr_reg [1] & (((!\inst|addr_reg [3])))) # (!\inst|addr_reg [1] & ((\inst|addr_reg [4] & (\inst|addr_reg [3] & \inst|addr_reg [2])) # (!\inst|addr_reg [4] & (\inst|addr_reg [3] $ (\inst|addr_reg [2])))))

	.dataa(\inst|addr_reg [1]),
	.datab(\inst|addr_reg [4]),
	.datac(\inst|addr_reg [3]),
	.datad(\inst|addr_reg [2]),
	.cin(gnd),
	.combout(\inst|rom~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~50 .lut_mask = 16'h4B1A;
defparam \inst|rom~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N4
cycloneive_lcell_comb \inst|rom~51 (
// Equation(s):
// \inst|rom~51_combout  = (\inst|addr_reg [3] & ((\inst|addr_reg [1] & (!\inst|addr_reg [4] & !\inst|addr_reg [2])) # (!\inst|addr_reg [1] & (\inst|addr_reg [4] & \inst|addr_reg [2]))))

	.dataa(\inst|addr_reg [1]),
	.datab(\inst|addr_reg [4]),
	.datac(\inst|addr_reg [3]),
	.datad(\inst|addr_reg [2]),
	.cin(gnd),
	.combout(\inst|rom~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~51 .lut_mask = 16'h4020;
defparam \inst|rom~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N10
cycloneive_lcell_comb \inst|rom~52 (
// Equation(s):
// \inst|rom~52_combout  = (\inst|rom~4_combout  & ((\inst|addr_reg [0] & (\inst|rom~50_combout )) # (!\inst|addr_reg [0] & ((\inst|rom~51_combout )))))

	.dataa(\inst|rom~50_combout ),
	.datab(\inst|addr_reg [0]),
	.datac(\inst|rom~51_combout ),
	.datad(\inst|rom~4_combout ),
	.cin(gnd),
	.combout(\inst|rom~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~52 .lut_mask = 16'hB800;
defparam \inst|rom~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N22
cycloneive_lcell_comb \inst|rom~53 (
// Equation(s):
// \inst|rom~53_combout  = (\inst|addr_reg [0] & (!\inst|addr_reg [3] & ((!\inst|addr_reg [1]) # (!\inst|addr_reg [2])))) # (!\inst|addr_reg [0] & (\inst|addr_reg [3] & ((\inst|addr_reg [2]) # (\inst|addr_reg [1]))))

	.dataa(\inst|addr_reg [0]),
	.datab(\inst|addr_reg [3]),
	.datac(\inst|addr_reg [2]),
	.datad(\inst|addr_reg [1]),
	.cin(gnd),
	.combout(\inst|rom~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~53 .lut_mask = 16'h4662;
defparam \inst|rom~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N28
cycloneive_lcell_comb \inst|rom~57 (
// Equation(s):
// \inst|rom~57_combout  = (\inst|addr_reg [0] & ((\inst|addr_reg [3] & (\inst|addr_reg [1] & \inst|addr_reg [2])) # (!\inst|addr_reg [3] & ((!\inst|addr_reg [2]))))) # (!\inst|addr_reg [0] & (\inst|addr_reg [2] $ (((\inst|addr_reg [1]) # (\inst|addr_reg 
// [3])))))

	.dataa(\inst|addr_reg [1]),
	.datab(\inst|addr_reg [0]),
	.datac(\inst|addr_reg [3]),
	.datad(\inst|addr_reg [2]),
	.cin(gnd),
	.combout(\inst|rom~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~57 .lut_mask = 16'h813E;
defparam \inst|rom~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N20
cycloneive_lcell_comb \inst|rom~55 (
// Equation(s):
// \inst|rom~55_combout  = (\inst|addr_reg [3] & (\inst|addr_reg [2] & (\inst|addr_reg [0] $ (!\inst|addr_reg [1])))) # (!\inst|addr_reg [3] & (\inst|addr_reg [0] & (\inst|addr_reg [2] $ (\inst|addr_reg [1]))))

	.dataa(\inst|addr_reg [0]),
	.datab(\inst|addr_reg [2]),
	.datac(\inst|addr_reg [3]),
	.datad(\inst|addr_reg [1]),
	.cin(gnd),
	.combout(\inst|rom~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~55 .lut_mask = 16'h8248;
defparam \inst|rom~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N24
cycloneive_lcell_comb \inst|rom~54 (
// Equation(s):
// \inst|rom~54_combout  = (\inst|addr_reg [2] & (((!\inst|addr_reg [0] & \inst|addr_reg [3])) # (!\inst|addr_reg [1]))) # (!\inst|addr_reg [2] & (\inst|addr_reg [0]))

	.dataa(\inst|addr_reg [0]),
	.datab(\inst|addr_reg [3]),
	.datac(\inst|addr_reg [1]),
	.datad(\inst|addr_reg [2]),
	.cin(gnd),
	.combout(\inst|rom~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~54 .lut_mask = 16'h4FAA;
defparam \inst|rom~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N30
cycloneive_lcell_comb \inst|rom~56 (
// Equation(s):
// \inst|rom~56_combout  = (\inst|addr_reg [4] & (((\inst|addr_reg [5]) # (!\inst|rom~54_combout )))) # (!\inst|addr_reg [4] & (\inst|rom~55_combout  & (!\inst|addr_reg [5])))

	.dataa(\inst|addr_reg [4]),
	.datab(\inst|rom~55_combout ),
	.datac(\inst|addr_reg [5]),
	.datad(\inst|rom~54_combout ),
	.cin(gnd),
	.combout(\inst|rom~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~56 .lut_mask = 16'hA4AE;
defparam \inst|rom~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N16
cycloneive_lcell_comb \inst|rom~58 (
// Equation(s):
// \inst|rom~58_combout  = (\inst|rom~56_combout  & (((!\inst|addr_reg [5]) # (!\inst|rom~57_combout )))) # (!\inst|rom~56_combout  & (\inst|rom~53_combout  & ((\inst|addr_reg [5]))))

	.dataa(\inst|rom~53_combout ),
	.datab(\inst|rom~57_combout ),
	.datac(\inst|rom~56_combout ),
	.datad(\inst|addr_reg [5]),
	.cin(gnd),
	.combout(\inst|rom~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~58 .lut_mask = 16'h3AF0;
defparam \inst|rom~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N10
cycloneive_lcell_comb \inst|rom~59 (
// Equation(s):
// \inst|rom~59_combout  = (!\inst|addr_reg [7] & ((\inst|rom~52_combout ) # ((!\inst|addr_reg [6] & \inst|rom~58_combout ))))

	.dataa(\inst|addr_reg [7]),
	.datab(\inst|rom~52_combout ),
	.datac(\inst|addr_reg [6]),
	.datad(\inst|rom~58_combout ),
	.cin(gnd),
	.combout(\inst|rom~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~59 .lut_mask = 16'h4544;
defparam \inst|rom~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N11
dffeas \inst6|instructionOut[2] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst|rom~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|instructionOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|instructionOut[2] .is_wysiwyg = "true";
defparam \inst6|instructionOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N12
cycloneive_lcell_comb \inst|rom~70 (
// Equation(s):
// \inst|rom~70_combout  = (\inst|addr_reg [2] & (!\inst|addr_reg [1] & (!\inst|addr_reg [0] & \inst|addr_reg [3]))) # (!\inst|addr_reg [2] & (\inst|addr_reg [0] $ (((\inst|addr_reg [1] & !\inst|addr_reg [3])))))

	.dataa(\inst|addr_reg [1]),
	.datab(\inst|addr_reg [0]),
	.datac(\inst|addr_reg [2]),
	.datad(\inst|addr_reg [3]),
	.cin(gnd),
	.combout(\inst|rom~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~70 .lut_mask = 16'h1C06;
defparam \inst|rom~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N14
cycloneive_lcell_comb \inst|rom~69 (
// Equation(s):
// \inst|rom~69_combout  = (\inst|addr_reg [2] & (\inst|addr_reg [1] $ (((!\inst|addr_reg [0] & !\inst|addr_reg [3]))))) # (!\inst|addr_reg [2] & ((\inst|addr_reg [0] & ((!\inst|addr_reg [3]))) # (!\inst|addr_reg [0] & (!\inst|addr_reg [1] & \inst|addr_reg 
// [3]))))

	.dataa(\inst|addr_reg [1]),
	.datab(\inst|addr_reg [0]),
	.datac(\inst|addr_reg [2]),
	.datad(\inst|addr_reg [3]),
	.cin(gnd),
	.combout(\inst|rom~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~69 .lut_mask = 16'hA19C;
defparam \inst|rom~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N2
cycloneive_lcell_comb \inst|rom~71 (
// Equation(s):
// \inst|rom~71_combout  = (\inst|rom~15_combout  & ((\inst|addr_reg [4] & ((\inst|rom~69_combout ))) # (!\inst|addr_reg [4] & (\inst|rom~70_combout ))))

	.dataa(\inst|rom~70_combout ),
	.datab(\inst|addr_reg [4]),
	.datac(\inst|rom~69_combout ),
	.datad(\inst|rom~15_combout ),
	.cin(gnd),
	.combout(\inst|rom~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~71 .lut_mask = 16'hE200;
defparam \inst|rom~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N18
cycloneive_lcell_comb \inst|rom~72 (
// Equation(s):
// \inst|rom~72_combout  = (\inst|addr_reg [2] & ((\inst|addr_reg [4] & (\inst|addr_reg [1])) # (!\inst|addr_reg [4] & ((!\inst|addr_reg [6]))))) # (!\inst|addr_reg [2] & (!\inst|addr_reg [1] & (\inst|addr_reg [6] $ (\inst|addr_reg [4]))))

	.dataa(\inst|addr_reg [1]),
	.datab(\inst|addr_reg [2]),
	.datac(\inst|addr_reg [6]),
	.datad(\inst|addr_reg [4]),
	.cin(gnd),
	.combout(\inst|rom~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~72 .lut_mask = 16'h891C;
defparam \inst|rom~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N8
cycloneive_lcell_comb \inst|rom~73 (
// Equation(s):
// \inst|rom~73_combout  = (!\inst|addr_reg [1] & (\inst|addr_reg [6] & \inst|addr_reg [4]))

	.dataa(\inst|addr_reg [1]),
	.datab(gnd),
	.datac(\inst|addr_reg [6]),
	.datad(\inst|addr_reg [4]),
	.cin(gnd),
	.combout(\inst|rom~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~73 .lut_mask = 16'h5000;
defparam \inst|rom~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N12
cycloneive_lcell_comb \inst|rom~74 (
// Equation(s):
// \inst|rom~74_combout  = (\inst|addr_reg [1] & ((\inst|addr_reg [2]) # ((!\inst|addr_reg [4])))) # (!\inst|addr_reg [1] & ((\inst|addr_reg [2] & ((\inst|addr_reg [4]))) # (!\inst|addr_reg [2] & (\inst|addr_reg [6]))))

	.dataa(\inst|addr_reg [1]),
	.datab(\inst|addr_reg [2]),
	.datac(\inst|addr_reg [6]),
	.datad(\inst|addr_reg [4]),
	.cin(gnd),
	.combout(\inst|rom~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~74 .lut_mask = 16'hDCBA;
defparam \inst|rom~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N14
cycloneive_lcell_comb \inst|rom~75 (
// Equation(s):
// \inst|rom~75_combout  = (\inst|addr_reg [0] & (\inst|addr_reg [3])) # (!\inst|addr_reg [0] & ((\inst|addr_reg [3] & (\inst|rom~73_combout )) # (!\inst|addr_reg [3] & ((\inst|rom~74_combout )))))

	.dataa(\inst|addr_reg [0]),
	.datab(\inst|addr_reg [3]),
	.datac(\inst|rom~73_combout ),
	.datad(\inst|rom~74_combout ),
	.cin(gnd),
	.combout(\inst|rom~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~75 .lut_mask = 16'hD9C8;
defparam \inst|rom~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N28
cycloneive_lcell_comb \inst|rom~76 (
// Equation(s):
// \inst|rom~76_combout  = (\inst|addr_reg [1] & (\inst|addr_reg [4] $ (((!\inst|addr_reg [2] & !\inst|addr_reg [6]))))) # (!\inst|addr_reg [1] & ((\inst|addr_reg [4] & (!\inst|addr_reg [2])) # (!\inst|addr_reg [4] & ((\inst|addr_reg [6])))))

	.dataa(\inst|addr_reg [1]),
	.datab(\inst|addr_reg [2]),
	.datac(\inst|addr_reg [6]),
	.datad(\inst|addr_reg [4]),
	.cin(gnd),
	.combout(\inst|rom~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~76 .lut_mask = 16'hB952;
defparam \inst|rom~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N2
cycloneive_lcell_comb \inst|rom~77 (
// Equation(s):
// \inst|rom~77_combout  = (\inst|addr_reg [0] & ((\inst|rom~75_combout  & ((!\inst|rom~76_combout ))) # (!\inst|rom~75_combout  & (!\inst|rom~72_combout )))) # (!\inst|addr_reg [0] & (((\inst|rom~75_combout ))))

	.dataa(\inst|addr_reg [0]),
	.datab(\inst|rom~72_combout ),
	.datac(\inst|rom~75_combout ),
	.datad(\inst|rom~76_combout ),
	.cin(gnd),
	.combout(\inst|rom~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~77 .lut_mask = 16'h52F2;
defparam \inst|rom~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N24
cycloneive_lcell_comb \inst|rom~78 (
// Equation(s):
// \inst|rom~78_combout  = (!\inst|addr_reg [7] & ((\inst|rom~71_combout ) # ((!\inst|addr_reg [5] & \inst|rom~77_combout ))))

	.dataa(\inst|addr_reg [5]),
	.datab(\inst|addr_reg [7]),
	.datac(\inst|rom~71_combout ),
	.datad(\inst|rom~77_combout ),
	.cin(gnd),
	.combout(\inst|rom~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~78 .lut_mask = 16'h3130;
defparam \inst|rom~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N6
cycloneive_lcell_comb \inst6|instructionOut[0]~feeder (
// Equation(s):
// \inst6|instructionOut[0]~feeder_combout  = \inst|rom~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom~78_combout ),
	.cin(gnd),
	.combout(\inst6|instructionOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|instructionOut[0]~feeder .lut_mask = 16'hFF00;
defparam \inst6|instructionOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N7
dffeas \inst6|instructionOut[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst6|instructionOut[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|instructionOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|instructionOut[0] .is_wysiwyg = "true";
defparam \inst6|instructionOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N18
cycloneive_lcell_comb \inst12|WideOr0~0 (
// Equation(s):
// \inst12|WideOr0~0_combout  = (\inst6|instructionOut [3]) # ((\inst6|instructionOut [1]) # ((\inst6|instructionOut [2]) # (\inst6|instructionOut [0])))

	.dataa(\inst6|instructionOut [3]),
	.datab(\inst6|instructionOut [1]),
	.datac(\inst6|instructionOut [2]),
	.datad(\inst6|instructionOut [0]),
	.cin(gnd),
	.combout(\inst12|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \inst12|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N18
cycloneive_lcell_comb \inst12|WideOr0~1 (
// Equation(s):
// \inst12|WideOr0~1_combout  = (\inst6|instructionOut [7]) # ((\inst6|instructionOut [4]) # ((\inst6|instructionOut [6]) # (\inst6|instructionOut [5])))

	.dataa(\inst6|instructionOut [7]),
	.datab(\inst6|instructionOut [4]),
	.datac(\inst6|instructionOut [6]),
	.datad(\inst6|instructionOut [5]),
	.cin(gnd),
	.combout(\inst12|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \inst12|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N30
cycloneive_lcell_comb \inst12|value~0 (
// Equation(s):
// \inst12|value~0_combout  = (\inst12|WideOr0~0_combout  & (((!\inst6|labelPassFlagOut~q )) # (!\inst12|opcode~0_combout ))) # (!\inst12|WideOr0~0_combout  & (\inst12|WideOr0~1_combout  & ((!\inst6|labelPassFlagOut~q ) # (!\inst12|opcode~0_combout ))))

	.dataa(\inst12|WideOr0~0_combout ),
	.datab(\inst12|opcode~0_combout ),
	.datac(\inst6|labelPassFlagOut~q ),
	.datad(\inst12|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\inst12|value~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|value~0 .lut_mask = 16'h3F2A;
defparam \inst12|value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N0
cycloneive_lcell_comb \inst12|WideOr6~0 (
// Equation(s):
// \inst12|WideOr6~0_combout  = (\inst12|opcode~1_combout  & ((\inst12|opcode~3_combout ) # ((\inst12|opcode~2_combout )))) # (!\inst12|opcode~1_combout  & ((\inst12|opcode~4_combout  & ((!\inst12|opcode~2_combout ))) # (!\inst12|opcode~4_combout  & 
// (\inst12|opcode~3_combout  & \inst12|opcode~2_combout ))))

	.dataa(\inst12|opcode~3_combout ),
	.datab(\inst12|opcode~4_combout ),
	.datac(\inst12|opcode~1_combout ),
	.datad(\inst12|opcode~2_combout ),
	.cin(gnd),
	.combout(\inst12|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|WideOr6~0 .lut_mask = 16'hF2AC;
defparam \inst12|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N14
cycloneive_lcell_comb \inst12|Selector1~0 (
// Equation(s):
// \inst12|Selector1~0_combout  = (\inst12|value~0_combout  & !\inst12|WideOr6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|value~0_combout ),
	.datad(\inst12|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\inst12|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Selector1~0 .lut_mask = 16'h00F0;
defparam \inst12|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y33_N15
dffeas \inst12|rd[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst12|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|rd[0] .is_wysiwyg = "true";
defparam \inst12|rd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y29_N28
cycloneive_lcell_comb \inst15|regfile[0][7]~0 (
// Equation(s):
// \inst15|regfile[0][7]~0_combout  = (!\inst12|rd [0] & (\inst12|regwrite~q  & !\inst12|labelFlag~q ))

	.dataa(\inst12|rd [0]),
	.datab(gnd),
	.datac(\inst12|regwrite~q ),
	.datad(\inst12|labelFlag~q ),
	.cin(gnd),
	.combout(\inst15|regfile[0][7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regfile[0][7]~0 .lut_mask = 16'h0050;
defparam \inst15|regfile[0][7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y29_N27
dffeas \inst15|regfile[0][0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regfile[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|regfile[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regfile[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regfile[0][0] .is_wysiwyg = "true";
defparam \inst15|regfile[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N28
cycloneive_lcell_comb \inst15|regA[0]~7 (
// Equation(s):
// \inst15|regA[0]~7_combout  = (\inst12|rs [0] & ((\inst15|regfile[1][0]~q ))) # (!\inst12|rs [0] & (\inst15|regfile[0][0]~q ))

	.dataa(\inst15|regfile[0][0]~q ),
	.datab(\inst12|rs [0]),
	.datac(gnd),
	.datad(\inst15|regfile[1][0]~q ),
	.cin(gnd),
	.combout(\inst15|regA[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|regA[0]~7 .lut_mask = 16'hEE22;
defparam \inst15|regA[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y29_N29
dffeas \inst15|regA[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|regA[0]~7_combout ),
	.asdata(\inst18|result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst15|regA[0]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|regA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|regA[0] .is_wysiwyg = "true";
defparam \inst15|regA[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N29
dffeas \inst17|regAOut[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|regA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|regAOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|regAOut[0] .is_wysiwyg = "true";
defparam \inst17|regAOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N26
cycloneive_lcell_comb \inst5|ram_rtl_0_bypass[17]~feeder (
// Equation(s):
// \inst5|ram_rtl_0_bypass[17]~feeder_combout  = \inst17|regAOut [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|regAOut [0]),
	.cin(gnd),
	.combout(\inst5|ram_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[17]~feeder .lut_mask = 16'hFF00;
defparam \inst5|ram_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N27
dffeas \inst5|ram_rtl_0_bypass[17] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N28
cycloneive_lcell_comb \inst5|ram_rtl_0_bypass[18]~feeder (
// Equation(s):
// \inst5|ram_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|ram_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \inst5|ram_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N29
dffeas \inst5|ram_rtl_0_bypass[18] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst5|ram_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|ram_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|ram_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \inst5|ram_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N2
cycloneive_lcell_comb \inst5|ram~13 (
// Equation(s):
// \inst5|ram~13_combout  = (\inst5|ram_rtl_0_bypass [18] & ((\inst5|ram~5_combout  & (\inst5|ram_rtl_0_bypass [17])) # (!\inst5|ram~5_combout  & ((\inst5|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))))) # (!\inst5|ram_rtl_0_bypass [18] & 
// (\inst5|ram_rtl_0_bypass [17]))

	.dataa(\inst5|ram_rtl_0_bypass [17]),
	.datab(\inst5|ram_rtl_0_bypass [18]),
	.datac(\inst5|ram~5_combout ),
	.datad(\inst5|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\inst5|ram~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ram~13 .lut_mask = 16'hAEA2;
defparam \inst5|ram~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N8
cycloneive_lcell_comb \inst22|qOut[0]~feeder (
// Equation(s):
// \inst22|qOut[0]~feeder_combout  = \inst5|ram~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|ram~13_combout ),
	.cin(gnd),
	.combout(\inst22|qOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|qOut[0]~feeder .lut_mask = 16'hFF00;
defparam \inst22|qOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N9
dffeas \inst22|qOut[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst22|qOut[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|qOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|qOut[0] .is_wysiwyg = "true";
defparam \inst22|qOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N10
cycloneive_lcell_comb \inst22|resultOut[0]~feeder (
// Equation(s):
// \inst22|resultOut[0]~feeder_combout  = \inst18|result [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst18|result [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|resultOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|resultOut[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst22|resultOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y29_N11
dffeas \inst22|resultOut[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst22|resultOut[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|resultOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|resultOut[0] .is_wysiwyg = "true";
defparam \inst22|resultOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N30
cycloneive_lcell_comb \inst12|labelValue~7 (
// Equation(s):
// \inst12|labelValue~7_combout  = (\inst|addr_reg [0] & \inst12|Equal0~0_combout )

	.dataa(gnd),
	.datab(\inst|addr_reg [0]),
	.datac(\inst12|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst12|labelValue~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|labelValue~7 .lut_mask = 16'hC0C0;
defparam \inst12|labelValue~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N31
dffeas \inst12|labelValue[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst12|labelValue~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|labelValue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|labelValue[0] .is_wysiwyg = "true";
defparam \inst12|labelValue[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N20
cycloneive_lcell_comb \inst17|labelValueOut[0]~feeder (
// Equation(s):
// \inst17|labelValueOut[0]~feeder_combout  = \inst12|labelValue [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|labelValue [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst17|labelValueOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|labelValueOut[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst17|labelValueOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N21
dffeas \inst17|labelValueOut[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst17|labelValueOut[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|labelValueOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|labelValueOut[0] .is_wysiwyg = "true";
defparam \inst17|labelValueOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y29_N19
dffeas \inst22|labelValueOut[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|labelValueOut [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|labelValueOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|labelValueOut[0] .is_wysiwyg = "true";
defparam \inst22|labelValueOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y29_N4
cycloneive_lcell_comb \bm1|$00000|auto_generated|result_node[0]~7 (
// Equation(s):
// \bm1|$00000|auto_generated|result_node[0]~7_combout  = (\inst22|labelflagOut~q  & (\inst22|resultOut [0])) # (!\inst22|labelflagOut~q  & ((\inst22|labelValueOut [0])))

	.dataa(\inst22|resultOut [0]),
	.datab(\inst22|labelflagOut~q ),
	.datac(gnd),
	.datad(\inst22|labelValueOut [0]),
	.cin(gnd),
	.combout(\bm1|$00000|auto_generated|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bm1|$00000|auto_generated|result_node[0]~7 .lut_mask = 16'hBB88;
defparam \bm1|$00000|auto_generated|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y29_N18
cycloneive_lcell_comb \bm3|$00000|auto_generated|result_node[0]~7 (
// Equation(s):
// \bm3|$00000|auto_generated|result_node[0]~7_combout  = (\inst22|readmemOut~q  & (\inst22|qOut [0])) # (!\inst22|readmemOut~q  & ((\bm1|$00000|auto_generated|result_node[0]~7_combout )))

	.dataa(\inst22|qOut [0]),
	.datab(\inst22|readmemOut~q ),
	.datac(gnd),
	.datad(\bm1|$00000|auto_generated|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\bm3|$00000|auto_generated|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bm3|$00000|auto_generated|result_node[0]~7 .lut_mask = 16'hBB88;
defparam \bm3|$00000|auto_generated|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y29_N8
cycloneive_lcell_comb \inst15|labelfile~8feeder (
// Equation(s):
// \inst15|labelfile~8feeder_combout  = \bm3|$00000|auto_generated|result_node[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bm3|$00000|auto_generated|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\inst15|labelfile~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|labelfile~8feeder .lut_mask = 16'hFF00;
defparam \inst15|labelfile~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y29_N9
dffeas \inst15|labelfile~8 (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|labelfile~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|labelfile~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|labelfile~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|labelfile~8 .is_wysiwyg = "true";
defparam \inst15|labelfile~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y29_N30
cycloneive_lcell_comb \inst15|labelfile~0feeder (
// Equation(s):
// \inst15|labelfile~0feeder_combout  = \bm3|$00000|auto_generated|result_node[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bm3|$00000|auto_generated|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\inst15|labelfile~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|labelfile~0feeder .lut_mask = 16'hFF00;
defparam \inst15|labelfile~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y29_N31
dffeas \inst15|labelfile~0 (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|labelfile~0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|labelfile~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|labelfile~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|labelfile~0 .is_wysiwyg = "true";
defparam \inst15|labelfile~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y29_N16
cycloneive_lcell_comb \inst15|labelfile~23 (
// Equation(s):
// \inst15|labelfile~23_combout  = (\inst12|rd [0] & (\inst15|labelfile~8_q )) # (!\inst12|rd [0] & ((\inst15|labelfile~0_q )))

	.dataa(\inst15|labelfile~8_q ),
	.datab(gnd),
	.datac(\inst15|labelfile~0_q ),
	.datad(\inst12|rd [0]),
	.cin(gnd),
	.combout(\inst15|labelfile~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|labelfile~23 .lut_mask = 16'hAAF0;
defparam \inst15|labelfile~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y29_N17
dffeas \inst15|branchAddress[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|labelfile~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|labelFlag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|branchAddress [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|branchAddress[0] .is_wysiwyg = "true";
defparam \inst15|branchAddress[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N26
cycloneive_lcell_comb \inst4|outputPC[0]~7 (
// Equation(s):
// \inst4|outputPC[0]~7_combout  = (\inst12|branchFlag~q  & ((\inst15|branchAddress [0]))) # (!\inst12|branchFlag~q  & (\inst4|Add0~0_combout ))

	.dataa(\inst12|branchFlag~q ),
	.datab(\inst4|Add0~0_combout ),
	.datac(gnd),
	.datad(\inst15|branchAddress [0]),
	.cin(gnd),
	.combout(\inst4|outputPC[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|outputPC[0]~7 .lut_mask = 16'hEE44;
defparam \inst4|outputPC[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y64_N1
cycloneive_io_ibuf \startAddress[0]~input (
	.i(startAddress[0]),
	.ibar(gnd),
	.o(\startAddress[0]~input_o ));
// synopsys translate_off
defparam \startAddress[0]~input .bus_hold = "false";
defparam \startAddress[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y32_N27
dffeas \inst4|outputPC[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|outputPC[0]~7_combout ),
	.asdata(\startAddress[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|always0~0_combout ),
	.ena(\inst4|outputPC[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputPC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputPC[0] .is_wysiwyg = "true";
defparam \inst4|outputPC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N10
cycloneive_lcell_comb \inst4|Add0~2 (
// Equation(s):
// \inst4|Add0~2_combout  = (\inst4|outputPC [1] & (!\inst4|Add0~1 )) # (!\inst4|outputPC [1] & ((\inst4|Add0~1 ) # (GND)))
// \inst4|Add0~3  = CARRY((!\inst4|Add0~1 ) # (!\inst4|outputPC [1]))

	.dataa(gnd),
	.datab(\inst4|outputPC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~1 ),
	.combout(\inst4|Add0~2_combout ),
	.cout(\inst4|Add0~3 ));
// synopsys translate_off
defparam \inst4|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst4|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N12
cycloneive_lcell_comb \inst4|Add0~4 (
// Equation(s):
// \inst4|Add0~4_combout  = (\inst4|outputPC [2] & (\inst4|Add0~3  $ (GND))) # (!\inst4|outputPC [2] & (!\inst4|Add0~3  & VCC))
// \inst4|Add0~5  = CARRY((\inst4|outputPC [2] & !\inst4|Add0~3 ))

	.dataa(\inst4|outputPC [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~3 ),
	.combout(\inst4|Add0~4_combout ),
	.cout(\inst4|Add0~5 ));
// synopsys translate_off
defparam \inst4|Add0~4 .lut_mask = 16'hA50A;
defparam \inst4|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y29_N4
cycloneive_lcell_comb \inst15|labelfile~2feeder (
// Equation(s):
// \inst15|labelfile~2feeder_combout  = \bm3|$00000|auto_generated|result_node[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bm3|$00000|auto_generated|result_node[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|labelfile~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|labelfile~2feeder .lut_mask = 16'hF0F0;
defparam \inst15|labelfile~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y29_N5
dffeas \inst15|labelfile~2 (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|labelfile~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|labelfile~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|labelfile~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|labelfile~2 .is_wysiwyg = "true";
defparam \inst15|labelfile~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y29_N18
cycloneive_lcell_comb \inst15|labelfile~10feeder (
// Equation(s):
// \inst15|labelfile~10feeder_combout  = \bm3|$00000|auto_generated|result_node[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bm3|$00000|auto_generated|result_node[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|labelfile~10feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|labelfile~10feeder .lut_mask = 16'hF0F0;
defparam \inst15|labelfile~10feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y29_N19
dffeas \inst15|labelfile~10 (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|labelfile~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|labelfile~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|labelfile~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|labelfile~10 .is_wysiwyg = "true";
defparam \inst15|labelfile~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y29_N12
cycloneive_lcell_comb \inst15|labelfile~21 (
// Equation(s):
// \inst15|labelfile~21_combout  = (\inst12|rd [0] & ((\inst15|labelfile~10_q ))) # (!\inst12|rd [0] & (\inst15|labelfile~2_q ))

	.dataa(\inst15|labelfile~2_q ),
	.datab(\inst15|labelfile~10_q ),
	.datac(gnd),
	.datad(\inst12|rd [0]),
	.cin(gnd),
	.combout(\inst15|labelfile~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|labelfile~21 .lut_mask = 16'hCCAA;
defparam \inst15|labelfile~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y29_N13
dffeas \inst15|branchAddress[2] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|labelfile~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|labelFlag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|branchAddress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|branchAddress[2] .is_wysiwyg = "true";
defparam \inst15|branchAddress[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N6
cycloneive_lcell_comb \inst4|outputPC[2]~5 (
// Equation(s):
// \inst4|outputPC[2]~5_combout  = (\inst12|branchFlag~q  & ((\inst15|branchAddress [2]))) # (!\inst12|branchFlag~q  & (\inst4|Add0~4_combout ))

	.dataa(\inst12|branchFlag~q ),
	.datab(\inst4|Add0~4_combout ),
	.datac(gnd),
	.datad(\inst15|branchAddress [2]),
	.cin(gnd),
	.combout(\inst4|outputPC[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|outputPC[2]~5 .lut_mask = 16'hEE44;
defparam \inst4|outputPC[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N15
cycloneive_io_ibuf \startAddress[2]~input (
	.i(startAddress[2]),
	.ibar(gnd),
	.o(\startAddress[2]~input_o ));
// synopsys translate_off
defparam \startAddress[2]~input .bus_hold = "false";
defparam \startAddress[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y32_N7
dffeas \inst4|outputPC[2] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|outputPC[2]~5_combout ),
	.asdata(\startAddress[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|always0~0_combout ),
	.ena(\inst4|outputPC[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputPC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputPC[2] .is_wysiwyg = "true";
defparam \inst4|outputPC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y29_N12
cycloneive_lcell_comb \inst15|labelfile~3feeder (
// Equation(s):
// \inst15|labelfile~3feeder_combout  = \bm3|$00000|auto_generated|result_node[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bm3|$00000|auto_generated|result_node[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|labelfile~3feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|labelfile~3feeder .lut_mask = 16'hF0F0;
defparam \inst15|labelfile~3feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y29_N13
dffeas \inst15|labelfile~3 (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|labelfile~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|labelfile~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|labelfile~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|labelfile~3 .is_wysiwyg = "true";
defparam \inst15|labelfile~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y29_N6
cycloneive_lcell_comb \inst15|labelfile~11feeder (
// Equation(s):
// \inst15|labelfile~11feeder_combout  = \bm3|$00000|auto_generated|result_node[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bm3|$00000|auto_generated|result_node[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|labelfile~11feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|labelfile~11feeder .lut_mask = 16'hF0F0;
defparam \inst15|labelfile~11feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y29_N7
dffeas \inst15|labelfile~11 (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|labelfile~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|labelfile~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|labelfile~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|labelfile~11 .is_wysiwyg = "true";
defparam \inst15|labelfile~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y29_N6
cycloneive_lcell_comb \inst15|labelfile~20 (
// Equation(s):
// \inst15|labelfile~20_combout  = (\inst12|rd [0] & ((\inst15|labelfile~11_q ))) # (!\inst12|rd [0] & (\inst15|labelfile~3_q ))

	.dataa(\inst12|rd [0]),
	.datab(\inst15|labelfile~3_q ),
	.datac(gnd),
	.datad(\inst15|labelfile~11_q ),
	.cin(gnd),
	.combout(\inst15|labelfile~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|labelfile~20 .lut_mask = 16'hEE44;
defparam \inst15|labelfile~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y29_N7
dffeas \inst15|branchAddress[3] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|labelfile~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|labelFlag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|branchAddress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|branchAddress[3] .is_wysiwyg = "true";
defparam \inst15|branchAddress[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N4
cycloneive_lcell_comb \inst4|outputPC[3]~4 (
// Equation(s):
// \inst4|outputPC[3]~4_combout  = (\inst12|branchFlag~q  & ((\inst15|branchAddress [3]))) # (!\inst12|branchFlag~q  & (\inst4|Add0~6_combout ))

	.dataa(\inst12|branchFlag~q ),
	.datab(\inst4|Add0~6_combout ),
	.datac(gnd),
	.datad(\inst15|branchAddress [3]),
	.cin(gnd),
	.combout(\inst4|outputPC[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|outputPC[3]~4 .lut_mask = 16'hEE44;
defparam \inst4|outputPC[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N15
cycloneive_io_ibuf \startAddress[3]~input (
	.i(startAddress[3]),
	.ibar(gnd),
	.o(\startAddress[3]~input_o ));
// synopsys translate_off
defparam \startAddress[3]~input .bus_hold = "false";
defparam \startAddress[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y32_N5
dffeas \inst4|outputPC[3] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|outputPC[3]~4_combout ),
	.asdata(\startAddress[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|always0~0_combout ),
	.ena(\inst4|outputPC[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputPC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputPC[3] .is_wysiwyg = "true";
defparam \inst4|outputPC[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y34_N21
dffeas \inst|addr_reg[3] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|outputPC [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addr_reg[3] .is_wysiwyg = "true";
defparam \inst|addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N22
cycloneive_lcell_comb \inst|rom~17 (
// Equation(s):
// \inst|rom~17_combout  = (\inst|addr_reg [0] & (!\inst|addr_reg [3] & (!\inst|addr_reg [2] & \inst|addr_reg [4]))) # (!\inst|addr_reg [0] & (!\inst|addr_reg [4] & (\inst|addr_reg [3] $ (\inst|addr_reg [2]))))

	.dataa(\inst|addr_reg [3]),
	.datab(\inst|addr_reg [0]),
	.datac(\inst|addr_reg [2]),
	.datad(\inst|addr_reg [4]),
	.cin(gnd),
	.combout(\inst|rom~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~17 .lut_mask = 16'h0412;
defparam \inst|rom~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N28
cycloneive_lcell_comb \inst|rom~16 (
// Equation(s):
// \inst|rom~16_combout  = (\inst|addr_reg [2] & (!\inst|addr_reg [4] & ((\inst|addr_reg [0]) # (!\inst|addr_reg [3])))) # (!\inst|addr_reg [2] & (((\inst|addr_reg [4]))))

	.dataa(\inst|addr_reg [3]),
	.datab(\inst|addr_reg [0]),
	.datac(\inst|addr_reg [2]),
	.datad(\inst|addr_reg [4]),
	.cin(gnd),
	.combout(\inst|rom~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~16 .lut_mask = 16'h0FD0;
defparam \inst|rom~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N4
cycloneive_lcell_comb \inst|rom~18 (
// Equation(s):
// \inst|rom~18_combout  = (\inst|rom~15_combout  & ((\inst|addr_reg [1] & ((\inst|rom~16_combout ))) # (!\inst|addr_reg [1] & (\inst|rom~17_combout ))))

	.dataa(\inst|rom~17_combout ),
	.datab(\inst|rom~16_combout ),
	.datac(\inst|addr_reg [1]),
	.datad(\inst|rom~15_combout ),
	.cin(gnd),
	.combout(\inst|rom~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~18 .lut_mask = 16'hCA00;
defparam \inst|rom~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N30
cycloneive_lcell_comb \inst|rom~19 (
// Equation(s):
// \inst|rom~19_combout  = (\inst|addr_reg [0] & (((\inst|addr_reg [1] & \inst|addr_reg [4])))) # (!\inst|addr_reg [0] & (\inst|addr_reg [3] $ (((\inst|addr_reg [4])))))

	.dataa(\inst|addr_reg [3]),
	.datab(\inst|addr_reg [1]),
	.datac(\inst|addr_reg [4]),
	.datad(\inst|addr_reg [0]),
	.cin(gnd),
	.combout(\inst|rom~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~19 .lut_mask = 16'hC05A;
defparam \inst|rom~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N26
cycloneive_lcell_comb \inst|rom~23 (
// Equation(s):
// \inst|rom~23_combout  = (\inst|addr_reg [1] & (\inst|addr_reg [0] $ (((\inst|addr_reg [3]) # (!\inst|addr_reg [4]))))) # (!\inst|addr_reg [1] & (\inst|addr_reg [3] & (\inst|addr_reg [4])))

	.dataa(\inst|addr_reg [3]),
	.datab(\inst|addr_reg [1]),
	.datac(\inst|addr_reg [4]),
	.datad(\inst|addr_reg [0]),
	.cin(gnd),
	.combout(\inst|rom~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~23 .lut_mask = 16'h60AC;
defparam \inst|rom~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N2
cycloneive_lcell_comb \inst|rom~21 (
// Equation(s):
// \inst|rom~21_combout  = (\inst|addr_reg [3] & (((!\inst|addr_reg [0])))) # (!\inst|addr_reg [3] & (\inst|addr_reg [0] & (\inst|addr_reg [1] $ (!\inst|addr_reg [4]))))

	.dataa(\inst|addr_reg [3]),
	.datab(\inst|addr_reg [1]),
	.datac(\inst|addr_reg [4]),
	.datad(\inst|addr_reg [0]),
	.cin(gnd),
	.combout(\inst|rom~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~21 .lut_mask = 16'h41AA;
defparam \inst|rom~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N12
cycloneive_lcell_comb \inst|rom~20 (
// Equation(s):
// \inst|rom~20_combout  = (\inst|addr_reg [4] & (\inst|addr_reg [3] & (!\inst|addr_reg [1]))) # (!\inst|addr_reg [4] & (((\inst|addr_reg [0]))))

	.dataa(\inst|addr_reg [3]),
	.datab(\inst|addr_reg [1]),
	.datac(\inst|addr_reg [4]),
	.datad(\inst|addr_reg [0]),
	.cin(gnd),
	.combout(\inst|rom~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~20 .lut_mask = 16'h2F20;
defparam \inst|rom~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N16
cycloneive_lcell_comb \inst|rom~22 (
// Equation(s):
// \inst|rom~22_combout  = (\inst|addr_reg [2] & (((\inst|addr_reg [6]) # (\inst|rom~20_combout )))) # (!\inst|addr_reg [2] & (!\inst|rom~21_combout  & (!\inst|addr_reg [6])))

	.dataa(\inst|rom~21_combout ),
	.datab(\inst|addr_reg [2]),
	.datac(\inst|addr_reg [6]),
	.datad(\inst|rom~20_combout ),
	.cin(gnd),
	.combout(\inst|rom~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~22 .lut_mask = 16'hCDC1;
defparam \inst|rom~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N20
cycloneive_lcell_comb \inst|rom~24 (
// Equation(s):
// \inst|rom~24_combout  = (\inst|addr_reg [6] & ((\inst|rom~22_combout  & ((\inst|rom~23_combout ))) # (!\inst|rom~22_combout  & (\inst|rom~19_combout )))) # (!\inst|addr_reg [6] & (((\inst|rom~22_combout ))))

	.dataa(\inst|rom~19_combout ),
	.datab(\inst|addr_reg [6]),
	.datac(\inst|rom~23_combout ),
	.datad(\inst|rom~22_combout ),
	.cin(gnd),
	.combout(\inst|rom~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~24 .lut_mask = 16'hF388;
defparam \inst|rom~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N26
cycloneive_lcell_comb \inst|rom~25 (
// Equation(s):
// \inst|rom~25_combout  = (!\inst|addr_reg [7] & ((\inst|rom~18_combout ) # ((!\inst|addr_reg [5] & \inst|rom~24_combout ))))

	.dataa(\inst|rom~18_combout ),
	.datab(\inst|addr_reg [5]),
	.datac(\inst|addr_reg [7]),
	.datad(\inst|rom~24_combout ),
	.cin(gnd),
	.combout(\inst|rom~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~25 .lut_mask = 16'h0B0A;
defparam \inst|rom~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N27
dffeas \inst6|instructionOut[6] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst|rom~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|instructionOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|instructionOut[6] .is_wysiwyg = "true";
defparam \inst6|instructionOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N4
cycloneive_lcell_comb \inst12|opcode~2 (
// Equation(s):
// \inst12|opcode~2_combout  = (\inst6|instructionOut [6] & ((!\inst12|opcode~0_combout ) # (!\inst6|labelPassFlagOut~q )))

	.dataa(gnd),
	.datab(\inst6|labelPassFlagOut~q ),
	.datac(\inst6|instructionOut [6]),
	.datad(\inst12|opcode~0_combout ),
	.cin(gnd),
	.combout(\inst12|opcode~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|opcode~2 .lut_mask = 16'h30F0;
defparam \inst12|opcode~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N30
cycloneive_lcell_comb \inst12|Decoder0~0 (
// Equation(s):
// \inst12|Decoder0~0_combout  = (!\inst12|opcode~2_combout  & (!\inst12|opcode~3_combout  & (\inst12|opcode~4_combout  & \inst12|opcode~1_combout )))

	.dataa(\inst12|opcode~2_combout ),
	.datab(\inst12|opcode~3_combout ),
	.datac(\inst12|opcode~4_combout ),
	.datad(\inst12|opcode~1_combout ),
	.cin(gnd),
	.combout(\inst12|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Decoder0~0 .lut_mask = 16'h1000;
defparam \inst12|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N31
dffeas \inst12|branchFlag (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst12|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|branchFlag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|branchFlag .is_wysiwyg = "true";
defparam \inst12|branchFlag .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y29_N1
dffeas \inst15|labelfile~9 (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\bm3|$00000|auto_generated|result_node[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|labelfile~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|labelfile~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|labelfile~9 .is_wysiwyg = "true";
defparam \inst15|labelfile~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y29_N26
cycloneive_lcell_comb \inst15|labelfile~1feeder (
// Equation(s):
// \inst15|labelfile~1feeder_combout  = \bm3|$00000|auto_generated|result_node[1]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bm3|$00000|auto_generated|result_node[1]~6_combout ),
	.cin(gnd),
	.combout(\inst15|labelfile~1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|labelfile~1feeder .lut_mask = 16'hFF00;
defparam \inst15|labelfile~1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y29_N27
dffeas \inst15|labelfile~1 (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|labelfile~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|labelfile~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|labelfile~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|labelfile~1 .is_wysiwyg = "true";
defparam \inst15|labelfile~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y29_N14
cycloneive_lcell_comb \inst15|labelfile~22 (
// Equation(s):
// \inst15|labelfile~22_combout  = (\inst12|rd [0] & (\inst15|labelfile~9_q )) # (!\inst12|rd [0] & ((\inst15|labelfile~1_q )))

	.dataa(gnd),
	.datab(\inst15|labelfile~9_q ),
	.datac(\inst15|labelfile~1_q ),
	.datad(\inst12|rd [0]),
	.cin(gnd),
	.combout(\inst15|labelfile~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|labelfile~22 .lut_mask = 16'hCCF0;
defparam \inst15|labelfile~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y29_N15
dffeas \inst15|branchAddress[1] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst15|labelfile~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|labelFlag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|branchAddress [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|branchAddress[1] .is_wysiwyg = "true";
defparam \inst15|branchAddress[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N24
cycloneive_lcell_comb \inst4|outputPC[1]~6 (
// Equation(s):
// \inst4|outputPC[1]~6_combout  = (\inst12|branchFlag~q  & (\inst15|branchAddress [1])) # (!\inst12|branchFlag~q  & ((\inst4|Add0~2_combout )))

	.dataa(\inst12|branchFlag~q ),
	.datab(\inst15|branchAddress [1]),
	.datac(gnd),
	.datad(\inst4|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst4|outputPC[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|outputPC[1]~6 .lut_mask = 16'hDD88;
defparam \inst4|outputPC[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N15
cycloneive_io_ibuf \startAddress[1]~input (
	.i(startAddress[1]),
	.ibar(gnd),
	.o(\startAddress[1]~input_o ));
// synopsys translate_off
defparam \startAddress[1]~input .bus_hold = "false";
defparam \startAddress[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y32_N25
dffeas \inst4|outputPC[1] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|outputPC[1]~6_combout ),
	.asdata(\startAddress[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|always0~0_combout ),
	.ena(\inst4|outputPC[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputPC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputPC[1] .is_wysiwyg = "true";
defparam \inst4|outputPC[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y34_N1
dffeas \inst|addr_reg[1] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|outputPC [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addr_reg[1] .is_wysiwyg = "true";
defparam \inst|addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N10
cycloneive_lcell_comb \inst|rom~8 (
// Equation(s):
// \inst|rom~8_combout  = \inst|addr_reg [0] $ (((\inst|addr_reg [1] & ((\inst|addr_reg [4]))) # (!\inst|addr_reg [1] & (\inst|addr_reg [5]))))

	.dataa(\inst|addr_reg [1]),
	.datab(\inst|addr_reg [5]),
	.datac(\inst|addr_reg [0]),
	.datad(\inst|addr_reg [4]),
	.cin(gnd),
	.combout(\inst|rom~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~8 .lut_mask = 16'h1EB4;
defparam \inst|rom~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N28
cycloneive_lcell_comb \inst|rom~12 (
// Equation(s):
// \inst|rom~12_combout  = (\inst|addr_reg [1] & (((\inst|addr_reg [0] & !\inst|addr_reg [4])))) # (!\inst|addr_reg [1] & ((\inst|addr_reg [5] & (\inst|addr_reg [0])) # (!\inst|addr_reg [5] & ((\inst|addr_reg [4])))))

	.dataa(\inst|addr_reg [1]),
	.datab(\inst|addr_reg [5]),
	.datac(\inst|addr_reg [0]),
	.datad(\inst|addr_reg [4]),
	.cin(gnd),
	.combout(\inst|rom~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~12 .lut_mask = 16'h51E0;
defparam \inst|rom~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N12
cycloneive_lcell_comb \inst|rom~9 (
// Equation(s):
// \inst|rom~9_combout  = (\inst|addr_reg [5] & (\inst|addr_reg [4] $ (((\inst|addr_reg [0]) # (!\inst|addr_reg [1]))))) # (!\inst|addr_reg [5] & (((\inst|addr_reg [0] & \inst|addr_reg [4]))))

	.dataa(\inst|addr_reg [1]),
	.datab(\inst|addr_reg [5]),
	.datac(\inst|addr_reg [0]),
	.datad(\inst|addr_reg [4]),
	.cin(gnd),
	.combout(\inst|rom~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~9 .lut_mask = 16'h38C4;
defparam \inst|rom~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N4
cycloneive_lcell_comb \inst|rom~10 (
// Equation(s):
// \inst|rom~10_combout  = (\inst|addr_reg [1] & (\inst|addr_reg [0] & (\inst|addr_reg [5] $ (\inst|addr_reg [4])))) # (!\inst|addr_reg [1] & (\inst|addr_reg [0] $ (((!\inst|addr_reg [5] & \inst|addr_reg [4])))))

	.dataa(\inst|addr_reg [1]),
	.datab(\inst|addr_reg [0]),
	.datac(\inst|addr_reg [5]),
	.datad(\inst|addr_reg [4]),
	.cin(gnd),
	.combout(\inst|rom~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~10 .lut_mask = 16'h49C4;
defparam \inst|rom~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N2
cycloneive_lcell_comb \inst|rom~11 (
// Equation(s):
// \inst|rom~11_combout  = (\inst|addr_reg [3] & (((\inst|addr_reg [2])))) # (!\inst|addr_reg [3] & ((\inst|addr_reg [2] & (\inst|rom~9_combout )) # (!\inst|addr_reg [2] & ((!\inst|rom~10_combout )))))

	.dataa(\inst|rom~9_combout ),
	.datab(\inst|rom~10_combout ),
	.datac(\inst|addr_reg [3]),
	.datad(\inst|addr_reg [2]),
	.cin(gnd),
	.combout(\inst|rom~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~11 .lut_mask = 16'hFA03;
defparam \inst|rom~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N6
cycloneive_lcell_comb \inst|rom~13 (
// Equation(s):
// \inst|rom~13_combout  = (\inst|addr_reg [3] & ((\inst|rom~11_combout  & ((\inst|rom~12_combout ))) # (!\inst|rom~11_combout  & (\inst|rom~8_combout )))) # (!\inst|addr_reg [3] & (((\inst|rom~11_combout ))))

	.dataa(\inst|rom~8_combout ),
	.datab(\inst|rom~12_combout ),
	.datac(\inst|addr_reg [3]),
	.datad(\inst|rom~11_combout ),
	.cin(gnd),
	.combout(\inst|rom~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~13 .lut_mask = 16'hCFA0;
defparam \inst|rom~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N6
cycloneive_lcell_comb \inst|rom~5 (
// Equation(s):
// \inst|rom~5_combout  = (\inst|addr_reg [4] & ((\inst|addr_reg [1]) # (\inst|addr_reg [2] $ (!\inst|addr_reg [3])))) # (!\inst|addr_reg [4] & ((\inst|addr_reg [2] $ (\inst|addr_reg [3]))))

	.dataa(\inst|addr_reg [1]),
	.datab(\inst|addr_reg [4]),
	.datac(\inst|addr_reg [2]),
	.datad(\inst|addr_reg [3]),
	.cin(gnd),
	.combout(\inst|rom~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~5 .lut_mask = 16'hCBBC;
defparam \inst|rom~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N18
cycloneive_lcell_comb \inst|rom~6 (
// Equation(s):
// \inst|rom~6_combout  = (\inst|addr_reg [1] & (((\inst|addr_reg [2] & \inst|addr_reg [3])) # (!\inst|addr_reg [4]))) # (!\inst|addr_reg [1] & ((\inst|addr_reg [4]) # (\inst|addr_reg [2] $ (\inst|addr_reg [3]))))

	.dataa(\inst|addr_reg [1]),
	.datab(\inst|addr_reg [4]),
	.datac(\inst|addr_reg [2]),
	.datad(\inst|addr_reg [3]),
	.cin(gnd),
	.combout(\inst|rom~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~6 .lut_mask = 16'hE776;
defparam \inst|rom~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N0
cycloneive_lcell_comb \inst|rom~7 (
// Equation(s):
// \inst|rom~7_combout  = (\inst|rom~4_combout  & ((\inst|addr_reg [0] & ((!\inst|rom~6_combout ))) # (!\inst|addr_reg [0] & (\inst|rom~5_combout ))))

	.dataa(\inst|rom~5_combout ),
	.datab(\inst|rom~6_combout ),
	.datac(\inst|addr_reg [0]),
	.datad(\inst|rom~4_combout ),
	.cin(gnd),
	.combout(\inst|rom~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~7 .lut_mask = 16'h3A00;
defparam \inst|rom~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N10
cycloneive_lcell_comb \inst|rom~14 (
// Equation(s):
// \inst|rom~14_combout  = (!\inst|addr_reg [7] & ((\inst|rom~7_combout ) # ((\inst|rom~13_combout  & !\inst|addr_reg [6]))))

	.dataa(\inst|rom~13_combout ),
	.datab(\inst|addr_reg [7]),
	.datac(\inst|rom~7_combout ),
	.datad(\inst|addr_reg [6]),
	.cin(gnd),
	.combout(\inst|rom~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom~14 .lut_mask = 16'h3032;
defparam \inst|rom~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y33_N11
dffeas \inst6|instructionOut[7] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst|rom~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|instructionOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|instructionOut[7] .is_wysiwyg = "true";
defparam \inst6|instructionOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N20
cycloneive_lcell_comb \inst12|Equal1~0 (
// Equation(s):
// \inst12|Equal1~0_combout  = ((\inst6|instructionOut [4]) # ((!\inst6|instructionOut [5]) # (!\inst6|instructionOut [6]))) # (!\inst6|instructionOut [7])

	.dataa(\inst6|instructionOut [7]),
	.datab(\inst6|instructionOut [4]),
	.datac(\inst6|instructionOut [6]),
	.datad(\inst6|instructionOut [5]),
	.cin(gnd),
	.combout(\inst12|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Equal1~0 .lut_mask = 16'hDFFF;
defparam \inst12|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N24
cycloneive_lcell_comb \inst12|labelPassFlagOut~0 (
// Equation(s):
// \inst12|labelPassFlagOut~0_combout  = (\inst6|labelPassFlagOut~q  & \inst12|Equal1~0_combout )

	.dataa(\inst6|labelPassFlagOut~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst12|labelPassFlagOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|labelPassFlagOut~0 .lut_mask = 16'hAA00;
defparam \inst12|labelPassFlagOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N25
dffeas \inst12|labelPassFlagOut (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst12|labelPassFlagOut~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|labelPassFlagOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|labelPassFlagOut .is_wysiwyg = "true";
defparam \inst12|labelPassFlagOut .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N30
cycloneive_lcell_comb gaadsf(
// Equation(s):
// \gaadsf~combout  = (\labelPassButton~input_o ) # (\inst12|labelPassFlagOut~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\labelPassButton~input_o ),
	.datad(\inst12|labelPassFlagOut~q ),
	.cin(gnd),
	.combout(\gaadsf~combout ),
	.cout());
// synopsys translate_off
defparam gaadsf.lut_mask = 16'hFFF0;
defparam gaadsf.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N31
dffeas \inst6|labelPassFlagOut (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\gaadsf~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|labelPassFlagOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|labelPassFlagOut .is_wysiwyg = "true";
defparam \inst6|labelPassFlagOut .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N28
cycloneive_lcell_comb \inst12|haltFlag~0 (
// Equation(s):
// \inst12|haltFlag~0_combout  = (!\inst6|labelPassFlagOut~q  & \inst12|outputPCResetFlag~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|labelPassFlagOut~q ),
	.datad(\inst12|outputPCResetFlag~0_combout ),
	.cin(gnd),
	.combout(\inst12|haltFlag~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|haltFlag~0 .lut_mask = 16'h0F00;
defparam \inst12|haltFlag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N29
dffeas \inst12|haltFlag (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst12|haltFlag~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|haltFlag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|haltFlag .is_wysiwyg = "true";
defparam \inst12|haltFlag .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \zero~input (
	.i(zero),
	.ibar(gnd),
	.o(\zero~input_o ));
// synopsys translate_off
defparam \zero~input .bus_hold = "false";
defparam \zero~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y33_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N6
cycloneive_lcell_comb \inst27|5 (
// Equation(s):
// \inst27|5~combout  = LCELL((\inst12|haltFlag~q  & (\zero~input_o )) # (!\inst12|haltFlag~q  & ((\clk~input_o ))))

	.dataa(gnd),
	.datab(\inst12|haltFlag~q ),
	.datac(\zero~input_o ),
	.datad(\clk~input_o ),
	.cin(gnd),
	.combout(\inst27|5~combout ),
	.cout());
// synopsys translate_off
defparam \inst27|5 .lut_mask = 16'hF3C0;
defparam \inst27|5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N8
cycloneive_lcell_comb \inst6|pcResetFlagOut~feeder (
// Equation(s):
// \inst6|pcResetFlagOut~feeder_combout  = \inst12|outputPCResetFlag~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|outputPCResetFlag~q ),
	.cin(gnd),
	.combout(\inst6|pcResetFlagOut~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pcResetFlagOut~feeder .lut_mask = 16'hFF00;
defparam \inst6|pcResetFlagOut~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N9
dffeas \inst6|pcResetFlagOut (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst6|pcResetFlagOut~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pcResetFlagOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pcResetFlagOut .is_wysiwyg = "true";
defparam \inst6|pcResetFlagOut .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N12
cycloneive_lcell_comb \inst18|WideOr1~0 (
// Equation(s):
// \inst18|WideOr1~0_combout  = (\inst17|opcodeOut [2] & (!\inst17|opcodeOut [0] & (\inst17|opcodeOut [3] & !\inst17|opcodeOut [1]))) # (!\inst17|opcodeOut [2] & (\inst17|opcodeOut [1] & ((\inst17|opcodeOut [3]) # (!\inst17|opcodeOut [0]))))

	.dataa(\inst17|opcodeOut [0]),
	.datab(\inst17|opcodeOut [3]),
	.datac(\inst17|opcodeOut [2]),
	.datad(\inst17|opcodeOut [1]),
	.cin(gnd),
	.combout(\inst18|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|WideOr1~0 .lut_mask = 16'h0D40;
defparam \inst18|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N6
cycloneive_lcell_comb \inst18|Add0~1 (
// Equation(s):
// \inst18|Add0~1_cout  = CARRY(!\bm2|$00000|auto_generated|result_node[0]~7_combout )

	.dataa(gnd),
	.datab(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst18|Add0~1_cout ));
// synopsys translate_off
defparam \inst18|Add0~1 .lut_mask = 16'h0033;
defparam \inst18|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N8
cycloneive_lcell_comb \inst18|Add0~2 (
// Equation(s):
// \inst18|Add0~2_combout  = (\inst17|regBOut [1] & ((\inst17|immediateFlagOut~q  & ((\inst18|Add0~1_cout ) # (GND))) # (!\inst17|immediateFlagOut~q  & (!\inst18|Add0~1_cout )))) # (!\inst17|regBOut [1] & (((!\inst18|Add0~1_cout ))))
// \inst18|Add0~3  = CARRY(((\inst17|regBOut [1] & \inst17|immediateFlagOut~q )) # (!\inst18|Add0~1_cout ))

	.dataa(\inst17|regBOut [1]),
	.datab(\inst17|immediateFlagOut~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add0~1_cout ),
	.combout(\inst18|Add0~2_combout ),
	.cout(\inst18|Add0~3 ));
// synopsys translate_off
defparam \inst18|Add0~2 .lut_mask = 16'h878F;
defparam \inst18|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N10
cycloneive_lcell_comb \inst18|Add0~4 (
// Equation(s):
// \inst18|Add0~4_combout  = (\inst18|Add0~3  & (((!\inst17|immediateFlagOut~q ) # (!\inst17|regBOut [2])))) # (!\inst18|Add0~3  & ((((!\inst17|immediateFlagOut~q ) # (!\inst17|regBOut [2])))))
// \inst18|Add0~5  = CARRY((!\inst18|Add0~3  & ((!\inst17|immediateFlagOut~q ) # (!\inst17|regBOut [2]))))

	.dataa(\inst17|regBOut [2]),
	.datab(\inst17|immediateFlagOut~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add0~3 ),
	.combout(\inst18|Add0~4_combout ),
	.cout(\inst18|Add0~5 ));
// synopsys translate_off
defparam \inst18|Add0~4 .lut_mask = 16'h7807;
defparam \inst18|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N12
cycloneive_lcell_comb \inst18|Add0~6 (
// Equation(s):
// \inst18|Add0~6_combout  = (\inst18|Add0~5  & (((!\inst17|immediateFlagOut~q ) # (!\inst17|regBOut [3])))) # (!\inst18|Add0~5  & (\inst17|regBOut [3] & (\inst17|immediateFlagOut~q )))
// \inst18|Add0~7  = CARRY((\inst17|regBOut [3] & (\inst17|immediateFlagOut~q  & !\inst18|Add0~5 )))

	.dataa(\inst17|regBOut [3]),
	.datab(\inst17|immediateFlagOut~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add0~5 ),
	.combout(\inst18|Add0~6_combout ),
	.cout(\inst18|Add0~7 ));
// synopsys translate_off
defparam \inst18|Add0~6 .lut_mask = 16'h7808;
defparam \inst18|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N14
cycloneive_lcell_comb \inst18|Add0~8 (
// Equation(s):
// \inst18|Add0~8_combout  = (\inst18|Add0~7  & (((!\inst17|immediateFlagOut~q ) # (!\inst17|regBOut [4])))) # (!\inst18|Add0~7  & ((((!\inst17|immediateFlagOut~q ) # (!\inst17|regBOut [4])))))
// \inst18|Add0~9  = CARRY((!\inst18|Add0~7  & ((!\inst17|immediateFlagOut~q ) # (!\inst17|regBOut [4]))))

	.dataa(\inst17|regBOut [4]),
	.datab(\inst17|immediateFlagOut~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add0~7 ),
	.combout(\inst18|Add0~8_combout ),
	.cout(\inst18|Add0~9 ));
// synopsys translate_off
defparam \inst18|Add0~8 .lut_mask = 16'h7807;
defparam \inst18|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N16
cycloneive_lcell_comb \inst18|Add0~10 (
// Equation(s):
// \inst18|Add0~10_combout  = (\inst17|regBOut [5] & ((\inst17|immediateFlagOut~q  & ((\inst18|Add0~9 ) # (GND))) # (!\inst17|immediateFlagOut~q  & (!\inst18|Add0~9 )))) # (!\inst17|regBOut [5] & (((!\inst18|Add0~9 ))))
// \inst18|Add0~11  = CARRY(((\inst17|regBOut [5] & \inst17|immediateFlagOut~q )) # (!\inst18|Add0~9 ))

	.dataa(\inst17|regBOut [5]),
	.datab(\inst17|immediateFlagOut~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add0~9 ),
	.combout(\inst18|Add0~10_combout ),
	.cout(\inst18|Add0~11 ));
// synopsys translate_off
defparam \inst18|Add0~10 .lut_mask = 16'h878F;
defparam \inst18|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N18
cycloneive_lcell_comb \inst18|Add0~12 (
// Equation(s):
// \inst18|Add0~12_combout  = (\inst18|Add0~11  & (((!\inst17|immediateFlagOut~q ) # (!\inst17|regBOut [6])))) # (!\inst18|Add0~11  & ((((!\inst17|immediateFlagOut~q ) # (!\inst17|regBOut [6])))))
// \inst18|Add0~13  = CARRY((!\inst18|Add0~11  & ((!\inst17|immediateFlagOut~q ) # (!\inst17|regBOut [6]))))

	.dataa(\inst17|regBOut [6]),
	.datab(\inst17|immediateFlagOut~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add0~11 ),
	.combout(\inst18|Add0~12_combout ),
	.cout(\inst18|Add0~13 ));
// synopsys translate_off
defparam \inst18|Add0~12 .lut_mask = 16'h7807;
defparam \inst18|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N20
cycloneive_lcell_comb \inst18|Add0~14 (
// Equation(s):
// \inst18|Add0~14_combout  = (\inst17|regBOut [7] & ((\inst17|immediateFlagOut~q  & ((\inst18|Add0~13 ) # (GND))) # (!\inst17|immediateFlagOut~q  & (!\inst18|Add0~13 )))) # (!\inst17|regBOut [7] & (((!\inst18|Add0~13 ))))
// \inst18|Add0~15  = CARRY(((\inst17|regBOut [7] & \inst17|immediateFlagOut~q )) # (!\inst18|Add0~13 ))

	.dataa(\inst17|regBOut [7]),
	.datab(\inst17|immediateFlagOut~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add0~13 ),
	.combout(\inst18|Add0~14_combout ),
	.cout(\inst18|Add0~15 ));
// synopsys translate_off
defparam \inst18|Add0~14 .lut_mask = 16'h878F;
defparam \inst18|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N22
cycloneive_lcell_comb \inst18|Add0~16 (
// Equation(s):
// \inst18|Add0~16_combout  = \inst18|Add0~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst18|Add0~15 ),
	.combout(\inst18|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Add0~16 .lut_mask = 16'hF0F0;
defparam \inst18|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N24
cycloneive_lcell_comb \inst18|ShiftRight0~0 (
// Equation(s):
// \inst18|ShiftRight0~0_combout  = (!\inst18|Add0~6_combout  & (!\inst18|Add0~12_combout  & (!\inst18|Add0~8_combout  & !\inst18|Add0~10_combout )))

	.dataa(\inst18|Add0~6_combout ),
	.datab(\inst18|Add0~12_combout ),
	.datac(\inst18|Add0~8_combout ),
	.datad(\inst18|Add0~10_combout ),
	.cin(gnd),
	.combout(\inst18|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftRight0~0 .lut_mask = 16'h0001;
defparam \inst18|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N28
cycloneive_lcell_comb \inst18|ShiftRight0~1 (
// Equation(s):
// \inst18|ShiftRight0~1_combout  = (!\inst18|Add0~16_combout  & (!\inst18|Add0~14_combout  & \inst18|ShiftRight0~0_combout ))

	.dataa(\inst18|Add0~16_combout ),
	.datab(\inst18|Add0~14_combout ),
	.datac(gnd),
	.datad(\inst18|ShiftRight0~0_combout ),
	.cin(gnd),
	.combout(\inst18|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftRight0~1 .lut_mask = 16'h1100;
defparam \inst18|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N8
cycloneive_lcell_comb \inst18|Mux2~3 (
// Equation(s):
// \inst18|Mux2~3_combout  = (\inst18|Mux2~2_combout  & (!\inst17|opcodeOut [0] & (\inst18|ShiftRight0~1_combout  & !\inst18|Add0~4_combout )))

	.dataa(\inst18|Mux2~2_combout ),
	.datab(\inst17|opcodeOut [0]),
	.datac(\inst18|ShiftRight0~1_combout ),
	.datad(\inst18|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst18|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux2~3 .lut_mask = 16'h0020;
defparam \inst18|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y32_N28
cycloneive_lcell_comb \inst18|Mux7~0 (
// Equation(s):
// \inst18|Mux7~0_combout  = (\inst18|Add0~4_combout ) # ((\bm2|$00000|auto_generated|result_node[0]~7_combout  & !\inst18|Add0~2_combout ))

	.dataa(gnd),
	.datab(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.datac(\inst18|Add0~4_combout ),
	.datad(\inst18|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux7~0 .lut_mask = 16'hF0FC;
defparam \inst18|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y32_N6
cycloneive_lcell_comb \inst18|ShiftLeft1~5 (
// Equation(s):
// \inst18|ShiftLeft1~5_combout  = (\inst18|Add0~2_combout  & (\inst18|ShiftLeft1~3_combout )) # (!\inst18|Add0~2_combout  & ((\inst18|ShiftLeft1~4_combout )))

	.dataa(\inst18|Add0~2_combout ),
	.datab(gnd),
	.datac(\inst18|ShiftLeft1~3_combout ),
	.datad(\inst18|ShiftLeft1~4_combout ),
	.cin(gnd),
	.combout(\inst18|ShiftLeft1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftLeft1~5 .lut_mask = 16'hF5A0;
defparam \inst18|ShiftLeft1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N28
cycloneive_lcell_comb \inst18|Mux7~1 (
// Equation(s):
// \inst18|Mux7~1_combout  = (!\inst18|Add0~4_combout  & !\inst18|Add0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst18|Add0~4_combout ),
	.datad(\inst18|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux7~1 .lut_mask = 16'h000F;
defparam \inst18|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N2
cycloneive_lcell_comb \inst18|Mux7~2 (
// Equation(s):
// \inst18|Mux7~2_combout  = (\inst18|Mux7~1_combout  & (\inst17|regAOut [7] & ((!\inst18|Mux7~0_combout )))) # (!\inst18|Mux7~1_combout  & (((\inst18|ShiftLeft1~2_combout ) # (\inst18|Mux7~0_combout ))))

	.dataa(\inst17|regAOut [7]),
	.datab(\inst18|Mux7~1_combout ),
	.datac(\inst18|ShiftLeft1~2_combout ),
	.datad(\inst18|Mux7~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux7~2 .lut_mask = 16'h33B8;
defparam \inst18|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N24
cycloneive_lcell_comb \inst18|Mux7~3 (
// Equation(s):
// \inst18|Mux7~3_combout  = (\inst18|Mux7~0_combout  & ((\inst18|Mux7~2_combout  & ((\inst18|ShiftLeft1~5_combout ))) # (!\inst18|Mux7~2_combout  & (\inst17|regAOut [6])))) # (!\inst18|Mux7~0_combout  & (((\inst18|Mux7~2_combout ))))

	.dataa(\inst17|regAOut [6]),
	.datab(\inst18|Mux7~0_combout ),
	.datac(\inst18|ShiftLeft1~5_combout ),
	.datad(\inst18|Mux7~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux7~3 .lut_mask = 16'hF388;
defparam \inst18|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N26
cycloneive_lcell_comb \inst18|Mux7~4 (
// Equation(s):
// \inst18|Mux7~4_combout  = (\inst17|opcodeOut [0] & (\inst18|ShiftRight0~1_combout  & \inst18|Mux7~3_combout ))

	.dataa(\inst17|opcodeOut [0]),
	.datab(gnd),
	.datac(\inst18|ShiftRight0~1_combout ),
	.datad(\inst18|Mux7~3_combout ),
	.cin(gnd),
	.combout(\inst18|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux7~4 .lut_mask = 16'hA000;
defparam \inst18|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N0
cycloneive_lcell_comb \inst18|ShiftRight1~4 (
// Equation(s):
// \inst18|ShiftRight1~4_combout  = (\inst17|regAOut [7] & ((\inst17|immediateFlagOut~q  & (!\inst17|regBOut [0])) # (!\inst17|immediateFlagOut~q  & ((!\inst17|valueOut [0])))))

	.dataa(\inst17|regAOut [7]),
	.datab(\inst17|regBOut [0]),
	.datac(\inst17|valueOut [0]),
	.datad(\inst17|immediateFlagOut~q ),
	.cin(gnd),
	.combout(\inst18|ShiftRight1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftRight1~4 .lut_mask = 16'h220A;
defparam \inst18|ShiftRight1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N30
cycloneive_lcell_comb \inst18|Mux7~5 (
// Equation(s):
// \inst18|Mux7~5_combout  = (\inst18|Mux7~4_combout ) # ((\inst18|Mux2~3_combout  & (\inst18|ShiftRight1~4_combout  & !\inst18|Add0~2_combout )))

	.dataa(\inst18|Mux2~3_combout ),
	.datab(\inst18|Mux7~4_combout ),
	.datac(\inst18|ShiftRight1~4_combout ),
	.datad(\inst18|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux7~5 .lut_mask = 16'hCCEC;
defparam \inst18|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \inst18|WideOr1~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst18|WideOr1~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst18|WideOr1~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst18|WideOr1~0clkctrl .clock_type = "global clock";
defparam \inst18|WideOr1~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N10
cycloneive_lcell_comb \inst18|overflow[7] (
// Equation(s):
// \inst18|overflow [7] = (GLOBAL(\inst18|WideOr1~0clkctrl_outclk ) & ((\inst18|Mux7~5_combout ))) # (!GLOBAL(\inst18|WideOr1~0clkctrl_outclk ) & (\inst18|overflow [7]))

	.dataa(\inst18|overflow [7]),
	.datab(gnd),
	.datac(\inst18|Mux7~5_combout ),
	.datad(\inst18|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst18|overflow [7]),
	.cout());
// synopsys translate_off
defparam \inst18|overflow[7] .lut_mask = 16'hF0AA;
defparam \inst18|overflow[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N24
cycloneive_lcell_comb \inst18|ShiftLeft1~9 (
// Equation(s):
// \inst18|ShiftLeft1~9_combout  = (\inst18|Add0~2_combout  & (\inst18|ShiftLeft1~7_combout )) # (!\inst18|Add0~2_combout  & ((\inst18|ShiftLeft1~8_combout )))

	.dataa(gnd),
	.datab(\inst18|ShiftLeft1~7_combout ),
	.datac(\inst18|ShiftLeft1~8_combout ),
	.datad(\inst18|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst18|ShiftLeft1~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftLeft1~9 .lut_mask = 16'hCCF0;
defparam \inst18|ShiftLeft1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N16
cycloneive_lcell_comb \inst18|Mux6~0 (
// Equation(s):
// \inst18|Mux6~0_combout  = (\inst18|Mux7~1_combout  & ((\inst18|Mux7~0_combout  & (\inst17|regAOut [5])) # (!\inst18|Mux7~0_combout  & ((\inst17|regAOut [6]))))) # (!\inst18|Mux7~1_combout  & (((\inst18|Mux7~0_combout ))))

	.dataa(\inst17|regAOut [5]),
	.datab(\inst18|Mux7~1_combout ),
	.datac(\inst17|regAOut [6]),
	.datad(\inst18|Mux7~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux6~0 .lut_mask = 16'hBBC0;
defparam \inst18|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N6
cycloneive_lcell_comb \inst18|Mux6~1 (
// Equation(s):
// \inst18|Mux6~1_combout  = (\inst18|Mux7~1_combout  & (((\inst18|Mux6~0_combout )))) # (!\inst18|Mux7~1_combout  & ((\inst18|Mux6~0_combout  & ((\inst18|ShiftLeft1~9_combout ))) # (!\inst18|Mux6~0_combout  & (\inst18|ShiftLeft1~6_combout ))))

	.dataa(\inst18|ShiftLeft1~6_combout ),
	.datab(\inst18|Mux7~1_combout ),
	.datac(\inst18|ShiftLeft1~9_combout ),
	.datad(\inst18|Mux6~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux6~1 .lut_mask = 16'hFC22;
defparam \inst18|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N20
cycloneive_lcell_comb \inst18|Mux6~2 (
// Equation(s):
// \inst18|Mux6~2_combout  = (\inst17|opcodeOut [0] & (\inst18|ShiftRight0~1_combout  & \inst18|Mux6~1_combout ))

	.dataa(gnd),
	.datab(\inst17|opcodeOut [0]),
	.datac(\inst18|ShiftRight0~1_combout ),
	.datad(\inst18|Mux6~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux6~2 .lut_mask = 16'hC000;
defparam \inst18|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N22
cycloneive_lcell_comb \inst18|Mux6~3 (
// Equation(s):
// \inst18|Mux6~3_combout  = (\inst18|Mux6~2_combout ) # ((!\inst18|Add0~2_combout  & (\inst18|ShiftRight0~2_combout  & \inst18|Mux2~3_combout )))

	.dataa(\inst18|Add0~2_combout ),
	.datab(\inst18|Mux6~2_combout ),
	.datac(\inst18|ShiftRight0~2_combout ),
	.datad(\inst18|Mux2~3_combout ),
	.cin(gnd),
	.combout(\inst18|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux6~3 .lut_mask = 16'hDCCC;
defparam \inst18|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N4
cycloneive_lcell_comb \inst18|overflow[6] (
// Equation(s):
// \inst18|overflow [6] = (GLOBAL(\inst18|WideOr1~0clkctrl_outclk ) & (\inst18|Mux6~3_combout )) # (!GLOBAL(\inst18|WideOr1~0clkctrl_outclk ) & ((\inst18|overflow [6])))

	.dataa(gnd),
	.datab(\inst18|Mux6~3_combout ),
	.datac(\inst18|overflow [6]),
	.datad(\inst18|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst18|overflow [6]),
	.cout());
// synopsys translate_off
defparam \inst18|overflow[6] .lut_mask = 16'hCCF0;
defparam \inst18|overflow[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N20
cycloneive_lcell_comb \inst18|Mux4~1 (
// Equation(s):
// \inst18|Mux4~1_combout  = ((\inst18|Add0~4_combout  & \inst18|ShiftRight0~1_combout )) # (!\inst17|opcodeOut [0])

	.dataa(\inst18|Add0~4_combout ),
	.datab(gnd),
	.datac(\inst17|opcodeOut [0]),
	.datad(\inst18|ShiftRight0~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux4~1 .lut_mask = 16'hAF0F;
defparam \inst18|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N22
cycloneive_lcell_comb \inst18|Mux4~2 (
// Equation(s):
// \inst18|Mux4~2_combout  = (\inst17|opcodeOut [0] & ((\inst18|Add0~4_combout ) # ((\inst18|Add0~2_combout ) # (!\inst18|ShiftRight0~1_combout ))))

	.dataa(\inst18|Add0~4_combout ),
	.datab(\inst18|Add0~2_combout ),
	.datac(\inst17|opcodeOut [0]),
	.datad(\inst18|ShiftRight0~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux4~2 .lut_mask = 16'hE0F0;
defparam \inst18|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N6
cycloneive_lcell_comb \inst18|ShiftLeft1~11 (
// Equation(s):
// \inst18|ShiftLeft1~11_combout  = (!\inst18|Add0~2_combout  & ((\bm2|$00000|auto_generated|result_node[0]~7_combout  & ((\inst17|regAOut [0]))) # (!\bm2|$00000|auto_generated|result_node[0]~7_combout  & (\inst17|regAOut [1]))))

	.dataa(\inst17|regAOut [1]),
	.datab(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.datac(\inst17|regAOut [0]),
	.datad(\inst18|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst18|ShiftLeft1~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftLeft1~11 .lut_mask = 16'h00E2;
defparam \inst18|ShiftLeft1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N28
cycloneive_lcell_comb \inst18|ShiftRight0~4 (
// Equation(s):
// \inst18|ShiftRight0~4_combout  = (\inst18|Add0~2_combout  & (((!\bm2|$00000|auto_generated|result_node[0]~7_combout  & \inst17|regAOut [7])))) # (!\inst18|Add0~2_combout  & (\inst18|ShiftRight0~3_combout ))

	.dataa(\inst18|ShiftRight0~3_combout ),
	.datab(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.datac(\inst17|regAOut [7]),
	.datad(\inst18|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst18|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftRight0~4 .lut_mask = 16'h30AA;
defparam \inst18|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N18
cycloneive_lcell_comb \inst18|Mux5~0 (
// Equation(s):
// \inst18|Mux5~0_combout  = (!\inst18|Add0~4_combout  & (\inst18|Mux2~2_combout  & (\inst18|ShiftRight0~4_combout  & \inst18|ShiftRight0~1_combout )))

	.dataa(\inst18|Add0~4_combout ),
	.datab(\inst18|Mux2~2_combout ),
	.datac(\inst18|ShiftRight0~4_combout ),
	.datad(\inst18|ShiftRight0~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux5~0 .lut_mask = 16'h4000;
defparam \inst18|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N24
cycloneive_lcell_comb \inst18|Mux5~1 (
// Equation(s):
// \inst18|Mux5~1_combout  = (\inst18|Mux4~1_combout  & ((\inst18|Mux4~2_combout  & (\inst18|ShiftLeft1~11_combout )) # (!\inst18|Mux4~2_combout  & ((\inst18|Mux5~0_combout ))))) # (!\inst18|Mux4~1_combout  & (!\inst18|Mux4~2_combout ))

	.dataa(\inst18|Mux4~1_combout ),
	.datab(\inst18|Mux4~2_combout ),
	.datac(\inst18|ShiftLeft1~11_combout ),
	.datad(\inst18|Mux5~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux5~1 .lut_mask = 16'hB391;
defparam \inst18|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N16
cycloneive_lcell_comb \inst18|Mux4~0 (
// Equation(s):
// \inst18|Mux4~0_combout  = (\inst18|Add0~4_combout ) # ((!\inst18|ShiftRight0~1_combout ) # (!\inst17|opcodeOut [0]))

	.dataa(\inst18|Add0~4_combout ),
	.datab(\inst17|opcodeOut [0]),
	.datac(gnd),
	.datad(\inst18|ShiftRight0~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux4~0 .lut_mask = 16'hBBFF;
defparam \inst18|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N10
cycloneive_lcell_comb \inst18|Mux5 (
// Equation(s):
// \inst18|Mux5~combout  = (\inst18|Mux5~1_combout  & ((\inst18|Mux4~0_combout ) # ((\inst18|ShiftLeft1~2_combout )))) # (!\inst18|Mux5~1_combout  & (!\inst18|Mux4~0_combout  & (\inst18|ShiftLeft1~4_combout )))

	.dataa(\inst18|Mux5~1_combout ),
	.datab(\inst18|Mux4~0_combout ),
	.datac(\inst18|ShiftLeft1~4_combout ),
	.datad(\inst18|ShiftLeft1~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux5~combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux5 .lut_mask = 16'hBA98;
defparam \inst18|Mux5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N14
cycloneive_lcell_comb \inst18|overflow[5] (
// Equation(s):
// \inst18|overflow [5] = (GLOBAL(\inst18|WideOr1~0clkctrl_outclk ) & ((\inst18|Mux5~combout ))) # (!GLOBAL(\inst18|WideOr1~0clkctrl_outclk ) & (\inst18|overflow [5]))

	.dataa(gnd),
	.datab(\inst18|overflow [5]),
	.datac(\inst18|Mux5~combout ),
	.datad(\inst18|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst18|overflow [5]),
	.cout());
// synopsys translate_off
defparam \inst18|overflow[5] .lut_mask = 16'hF0CC;
defparam \inst18|overflow[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y30_N0
cycloneive_lcell_comb \inst18|Mux1~0 (
// Equation(s):
// \inst18|Mux1~0_combout  = (\inst18|Add0~2_combout  & ((\inst18|ShiftRight0~2_combout ))) # (!\inst18|Add0~2_combout  & (\inst18|ShiftRight0~5_combout ))

	.dataa(gnd),
	.datab(\inst18|ShiftRight0~5_combout ),
	.datac(\inst18|ShiftRight0~2_combout ),
	.datad(\inst18|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux1~0 .lut_mask = 16'hF0CC;
defparam \inst18|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N4
cycloneive_lcell_comb \inst18|Mux4~3 (
// Equation(s):
// \inst18|Mux4~3_combout  = (!\inst18|Add0~4_combout  & (\inst18|Mux2~2_combout  & (\inst18|ShiftRight0~1_combout  & \inst18|Mux1~0_combout )))

	.dataa(\inst18|Add0~4_combout ),
	.datab(\inst18|Mux2~2_combout ),
	.datac(\inst18|ShiftRight0~1_combout ),
	.datad(\inst18|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux4~3 .lut_mask = 16'h4000;
defparam \inst18|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N28
cycloneive_lcell_comb \inst18|ShiftLeft1~10 (
// Equation(s):
// \inst18|ShiftLeft1~10_combout  = (\inst18|ShiftLeft1~7_combout  & !\inst18|Add0~2_combout )

	.dataa(gnd),
	.datab(\inst18|ShiftLeft1~7_combout ),
	.datac(gnd),
	.datad(\inst18|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst18|ShiftLeft1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ShiftLeft1~10 .lut_mask = 16'h00CC;
defparam \inst18|ShiftLeft1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N6
cycloneive_lcell_comb \inst18|Mux4~4 (
// Equation(s):
// \inst18|Mux4~4_combout  = (\inst18|Mux4~1_combout  & ((\inst18|Mux4~2_combout  & ((\inst18|ShiftLeft1~10_combout ))) # (!\inst18|Mux4~2_combout  & (\inst18|Mux4~3_combout )))) # (!\inst18|Mux4~1_combout  & (!\inst18|Mux4~2_combout ))

	.dataa(\inst18|Mux4~1_combout ),
	.datab(\inst18|Mux4~2_combout ),
	.datac(\inst18|Mux4~3_combout ),
	.datad(\inst18|ShiftLeft1~10_combout ),
	.cin(gnd),
	.combout(\inst18|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux4~4 .lut_mask = 16'hB931;
defparam \inst18|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N28
cycloneive_lcell_comb \inst18|Mux4 (
// Equation(s):
// \inst18|Mux4~combout  = (\inst18|Mux4~4_combout  & ((\inst18|Mux4~0_combout ) # ((\inst18|ShiftLeft1~6_combout )))) # (!\inst18|Mux4~4_combout  & (!\inst18|Mux4~0_combout  & (\inst18|ShiftLeft1~8_combout )))

	.dataa(\inst18|Mux4~4_combout ),
	.datab(\inst18|Mux4~0_combout ),
	.datac(\inst18|ShiftLeft1~8_combout ),
	.datad(\inst18|ShiftLeft1~6_combout ),
	.cin(gnd),
	.combout(\inst18|Mux4~combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux4 .lut_mask = 16'hBA98;
defparam \inst18|Mux4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N8
cycloneive_lcell_comb \inst18|overflow[4] (
// Equation(s):
// \inst18|overflow [4] = (GLOBAL(\inst18|WideOr1~0clkctrl_outclk ) & (\inst18|Mux4~combout )) # (!GLOBAL(\inst18|WideOr1~0clkctrl_outclk ) & ((\inst18|overflow [4])))

	.dataa(gnd),
	.datab(\inst18|Mux4~combout ),
	.datac(\inst18|overflow [4]),
	.datad(\inst18|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst18|overflow [4]),
	.cout());
// synopsys translate_off
defparam \inst18|overflow[4] .lut_mask = 16'hCCF0;
defparam \inst18|overflow[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N26
cycloneive_lcell_comb \inst18|Mux2~4 (
// Equation(s):
// \inst18|Mux2~4_combout  = (!\inst18|Add0~4_combout  & (!\inst18|Add0~14_combout  & (!\inst18|Add0~16_combout  & \inst18|ShiftRight0~0_combout )))

	.dataa(\inst18|Add0~4_combout ),
	.datab(\inst18|Add0~14_combout ),
	.datac(\inst18|Add0~16_combout ),
	.datad(\inst18|ShiftRight0~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux2~4 .lut_mask = 16'h0100;
defparam \inst18|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N26
cycloneive_lcell_comb \inst18|Mux2~8 (
// Equation(s):
// \inst18|Mux2~8_combout  = (\inst17|opcodeOut [0] & (((\inst18|Mux2~4_combout )))) # (!\inst17|opcodeOut [0] & (((\inst17|opcodeOut [2]) # (!\inst18|Mux2~4_combout )) # (!\inst17|opcodeOut [3])))

	.dataa(\inst17|opcodeOut [3]),
	.datab(\inst17|opcodeOut [2]),
	.datac(\inst17|opcodeOut [0]),
	.datad(\inst18|Mux2~4_combout ),
	.cin(gnd),
	.combout(\inst18|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux2~8 .lut_mask = 16'hFD0F;
defparam \inst18|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N24
cycloneive_lcell_comb \inst18|Mux2~5 (
// Equation(s):
// \inst18|Mux2~5_combout  = (\inst17|opcodeOut [0]) # ((\inst18|Mux2~2_combout  & (\inst18|Add0~2_combout  & \inst18|Mux2~4_combout )))

	.dataa(\inst18|Mux2~2_combout ),
	.datab(\inst18|Add0~2_combout ),
	.datac(\inst17|opcodeOut [0]),
	.datad(\inst18|Mux2~4_combout ),
	.cin(gnd),
	.combout(\inst18|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux2~5 .lut_mask = 16'hF8F0;
defparam \inst18|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N6
cycloneive_lcell_comb \inst18|Mux3~0 (
// Equation(s):
// \inst18|Mux3~0_combout  = (\inst18|Mux2~2_combout  & (\inst18|ShiftRight1~4_combout  & (!\inst18|Add0~2_combout  & \inst18|ShiftRight0~1_combout )))

	.dataa(\inst18|Mux2~2_combout ),
	.datab(\inst18|ShiftRight1~4_combout ),
	.datac(\inst18|Add0~2_combout ),
	.datad(\inst18|ShiftRight0~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux3~0 .lut_mask = 16'h0800;
defparam \inst18|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N30
cycloneive_lcell_comb \inst18|Mux3~1 (
// Equation(s):
// \inst18|Mux3~1_combout  = (\inst18|Mux2~8_combout  & ((\inst18|Mux2~5_combout  & (\inst18|ShiftLeft1~5_combout )) # (!\inst18|Mux2~5_combout  & ((\inst18|Mux3~0_combout ))))) # (!\inst18|Mux2~8_combout  & (!\inst18|Mux2~5_combout ))

	.dataa(\inst18|Mux2~8_combout ),
	.datab(\inst18|Mux2~5_combout ),
	.datac(\inst18|ShiftLeft1~5_combout ),
	.datad(\inst18|Mux3~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux3~1 .lut_mask = 16'hB391;
defparam \inst18|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y32_N20
cycloneive_lcell_comb \inst18|Mux3 (
// Equation(s):
// \inst18|Mux3~combout  = (\inst18|Mux2~3_combout  & ((\inst18|Mux3~1_combout  & (\inst18|ShiftRight0~6_combout )) # (!\inst18|Mux3~1_combout  & ((\inst18|ShiftRight0~3_combout ))))) # (!\inst18|Mux2~3_combout  & (((\inst18|Mux3~1_combout ))))

	.dataa(\inst18|Mux2~3_combout ),
	.datab(\inst18|ShiftRight0~6_combout ),
	.datac(\inst18|Mux3~1_combout ),
	.datad(\inst18|ShiftRight0~3_combout ),
	.cin(gnd),
	.combout(\inst18|Mux3~combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux3 .lut_mask = 16'hDAD0;
defparam \inst18|Mux3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y32_N22
cycloneive_lcell_comb \inst18|overflow[3] (
// Equation(s):
// \inst18|overflow [3] = (GLOBAL(\inst18|WideOr1~0clkctrl_outclk ) & (\inst18|Mux3~combout )) # (!GLOBAL(\inst18|WideOr1~0clkctrl_outclk ) & ((\inst18|overflow [3])))

	.dataa(\inst18|Mux3~combout ),
	.datab(gnd),
	.datac(\inst18|overflow [3]),
	.datad(\inst18|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst18|overflow [3]),
	.cout());
// synopsys translate_off
defparam \inst18|overflow[3] .lut_mask = 16'hAAF0;
defparam \inst18|overflow[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N0
cycloneive_lcell_comb \inst18|Mux2~6 (
// Equation(s):
// \inst18|Mux2~6_combout  = (!\inst18|Add0~2_combout  & (\inst18|ShiftRight0~2_combout  & (\inst18|ShiftRight0~1_combout  & \inst18|Mux2~2_combout )))

	.dataa(\inst18|Add0~2_combout ),
	.datab(\inst18|ShiftRight0~2_combout ),
	.datac(\inst18|ShiftRight0~1_combout ),
	.datad(\inst18|Mux2~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux2~6 .lut_mask = 16'h4000;
defparam \inst18|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N18
cycloneive_lcell_comb \inst18|Mux2~7 (
// Equation(s):
// \inst18|Mux2~7_combout  = (\inst18|Mux2~8_combout  & ((\inst18|Mux2~5_combout  & (\inst18|ShiftLeft1~9_combout )) # (!\inst18|Mux2~5_combout  & ((\inst18|Mux2~6_combout ))))) # (!\inst18|Mux2~8_combout  & (!\inst18|Mux2~5_combout ))

	.dataa(\inst18|Mux2~8_combout ),
	.datab(\inst18|Mux2~5_combout ),
	.datac(\inst18|ShiftLeft1~9_combout ),
	.datad(\inst18|Mux2~6_combout ),
	.cin(gnd),
	.combout(\inst18|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux2~7 .lut_mask = 16'hB391;
defparam \inst18|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N12
cycloneive_lcell_comb \inst18|Mux2 (
// Equation(s):
// \inst18|Mux2~combout  = (\inst18|Mux2~3_combout  & ((\inst18|Mux2~7_combout  & ((\inst18|ShiftRight0~7_combout ))) # (!\inst18|Mux2~7_combout  & (\inst18|ShiftRight0~5_combout )))) # (!\inst18|Mux2~3_combout  & (((\inst18|Mux2~7_combout ))))

	.dataa(\inst18|ShiftRight0~5_combout ),
	.datab(\inst18|ShiftRight0~7_combout ),
	.datac(\inst18|Mux2~3_combout ),
	.datad(\inst18|Mux2~7_combout ),
	.cin(gnd),
	.combout(\inst18|Mux2~combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux2 .lut_mask = 16'hCFA0;
defparam \inst18|Mux2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N14
cycloneive_lcell_comb \inst18|overflow[2] (
// Equation(s):
// \inst18|overflow [2] = (GLOBAL(\inst18|WideOr1~0clkctrl_outclk ) & (\inst18|Mux2~combout )) # (!GLOBAL(\inst18|WideOr1~0clkctrl_outclk ) & ((\inst18|overflow [2])))

	.dataa(\inst18|Mux2~combout ),
	.datab(gnd),
	.datac(\inst18|overflow [2]),
	.datad(\inst18|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst18|overflow [2]),
	.cout());
// synopsys translate_off
defparam \inst18|overflow[2] .lut_mask = 16'hAAF0;
defparam \inst18|overflow[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N24
cycloneive_lcell_comb \inst18|Mux0~0 (
// Equation(s):
// \inst18|Mux0~0_combout  = (\inst17|opcodeOut [0] & (((\inst18|ShiftLeft1~3_combout )))) # (!\inst17|opcodeOut [0] & (\inst17|opcodeOut [1] & (\inst17|opcodeOut [3])))

	.dataa(\inst17|opcodeOut [0]),
	.datab(\inst17|opcodeOut [1]),
	.datac(\inst17|opcodeOut [3]),
	.datad(\inst18|ShiftLeft1~3_combout ),
	.cin(gnd),
	.combout(\inst18|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux0~0 .lut_mask = 16'hEA40;
defparam \inst18|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N8
cycloneive_lcell_comb \inst18|Mux0~1 (
// Equation(s):
// \inst18|Mux0~1_combout  = (\inst17|opcodeOut [0] & (((\inst18|Add0~2_combout )))) # (!\inst17|opcodeOut [0] & ((\inst18|Add0~2_combout  & ((\inst18|ShiftRight0~6_combout ))) # (!\inst18|Add0~2_combout  & (\inst18|ShiftRight0~8_combout ))))

	.dataa(\inst17|opcodeOut [0]),
	.datab(\inst18|ShiftRight0~8_combout ),
	.datac(\inst18|ShiftRight0~6_combout ),
	.datad(\inst18|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux0~1 .lut_mask = 16'hFA44;
defparam \inst18|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N2
cycloneive_lcell_comb \inst18|Mux0~2 (
// Equation(s):
// \inst18|Mux0~2_combout  = (\inst18|Add0~4_combout  & (((!\inst17|opcodeOut [0] & \inst18|ShiftRight0~4_combout )))) # (!\inst18|Add0~4_combout  & (\inst18|Mux0~1_combout  $ ((\inst17|opcodeOut [0]))))

	.dataa(\inst18|Add0~4_combout ),
	.datab(\inst18|Mux0~1_combout ),
	.datac(\inst17|opcodeOut [0]),
	.datad(\inst18|ShiftRight0~4_combout ),
	.cin(gnd),
	.combout(\inst18|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux0~2 .lut_mask = 16'h1E14;
defparam \inst18|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N0
cycloneive_lcell_comb \inst18|Mux0~3 (
// Equation(s):
// \inst18|Mux0~3_combout  = (\inst18|ShiftRight0~1_combout  & (\inst18|Mux0~0_combout  & \inst18|Mux0~2_combout ))

	.dataa(\inst18|ShiftRight0~1_combout ),
	.datab(gnd),
	.datac(\inst18|Mux0~0_combout ),
	.datad(\inst18|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux0~3 .lut_mask = 16'hA000;
defparam \inst18|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N4
cycloneive_lcell_comb \inst18|overflow[1] (
// Equation(s):
// \inst18|overflow [1] = (GLOBAL(\inst18|WideOr1~0clkctrl_outclk ) & ((\inst18|Mux0~3_combout ))) # (!GLOBAL(\inst18|WideOr1~0clkctrl_outclk ) & (\inst18|overflow [1]))

	.dataa(gnd),
	.datab(\inst18|overflow [1]),
	.datac(\inst18|Mux0~3_combout ),
	.datad(\inst18|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst18|overflow [1]),
	.cout());
// synopsys translate_off
defparam \inst18|overflow[1] .lut_mask = 16'hF0CC;
defparam \inst18|overflow[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N14
cycloneive_lcell_comb \inst18|Mux1~5 (
// Equation(s):
// \inst18|Mux1~5_combout  = (\inst17|opcodeOut [0]) # ((\inst17|opcodeOut [1] & \inst17|opcodeOut [3]))

	.dataa(\inst17|opcodeOut [1]),
	.datab(\inst17|opcodeOut [0]),
	.datac(gnd),
	.datad(\inst17|opcodeOut [3]),
	.cin(gnd),
	.combout(\inst18|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux1~5 .lut_mask = 16'hEECC;
defparam \inst18|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N20
cycloneive_lcell_comb \inst18|Mux1~2 (
// Equation(s):
// \inst18|Mux1~2_combout  = (\inst17|opcodeOut [3] & (!\inst17|opcodeOut [0] & \inst17|opcodeOut [1]))

	.dataa(gnd),
	.datab(\inst17|opcodeOut [3]),
	.datac(\inst17|opcodeOut [0]),
	.datad(\inst17|opcodeOut [1]),
	.cin(gnd),
	.combout(\inst18|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux1~2 .lut_mask = 16'h0C00;
defparam \inst18|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N2
cycloneive_lcell_comb \inst18|Mux1~3 (
// Equation(s):
// \inst18|Mux1~3_combout  = (\inst18|Add0~2_combout  & (\inst18|ShiftRight0~7_combout )) # (!\inst18|Add0~2_combout  & (((\bm2|$00000|auto_generated|result_node[0]~7_combout  & \inst17|regAOut [1]))))

	.dataa(\inst18|ShiftRight0~7_combout ),
	.datab(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.datac(\inst17|regAOut [1]),
	.datad(\inst18|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux1~3 .lut_mask = 16'hAAC0;
defparam \inst18|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N0
cycloneive_lcell_comb \inst18|Mux1~4 (
// Equation(s):
// \inst18|Mux1~4_combout  = (\inst18|Mux1~2_combout  & ((\inst18|Add0~4_combout  & (\inst18|Mux1~0_combout )) # (!\inst18|Add0~4_combout  & ((\inst18|Mux1~3_combout )))))

	.dataa(\inst18|Mux1~2_combout ),
	.datab(\inst18|Add0~4_combout ),
	.datac(\inst18|Mux1~0_combout ),
	.datad(\inst18|Mux1~3_combout ),
	.cin(gnd),
	.combout(\inst18|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux1~4 .lut_mask = 16'hA280;
defparam \inst18|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N22
cycloneive_lcell_comb \inst18|Mux1~6 (
// Equation(s):
// \inst18|Mux1~6_combout  = (\inst18|Mux1~4_combout ) # ((\inst18|Mux1~5_combout  & (!\inst18|Add0~4_combout  & \inst18|ShiftLeft1~10_combout )))

	.dataa(\inst18|Mux1~5_combout ),
	.datab(\inst18|Add0~4_combout ),
	.datac(\inst18|Mux1~4_combout ),
	.datad(\inst18|ShiftLeft1~10_combout ),
	.cin(gnd),
	.combout(\inst18|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux1~6 .lut_mask = 16'hF2F0;
defparam \inst18|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N0
cycloneive_lcell_comb \inst18|LessThan1~1 (
// Equation(s):
// \inst18|LessThan1~1_cout  = CARRY((!\inst18|Add1~0_combout  & \inst17|regAOut [0]))

	.dataa(\inst18|Add1~0_combout ),
	.datab(\inst17|regAOut [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst18|LessThan1~1_cout ));
// synopsys translate_off
defparam \inst18|LessThan1~1 .lut_mask = 16'h0044;
defparam \inst18|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N2
cycloneive_lcell_comb \inst18|LessThan1~3 (
// Equation(s):
// \inst18|LessThan1~3_cout  = CARRY((\inst17|regAOut [1] & (\inst18|Add1~2_combout  & !\inst18|LessThan1~1_cout )) # (!\inst17|regAOut [1] & ((\inst18|Add1~2_combout ) # (!\inst18|LessThan1~1_cout ))))

	.dataa(\inst17|regAOut [1]),
	.datab(\inst18|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan1~1_cout ),
	.combout(),
	.cout(\inst18|LessThan1~3_cout ));
// synopsys translate_off
defparam \inst18|LessThan1~3 .lut_mask = 16'h004D;
defparam \inst18|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N4
cycloneive_lcell_comb \inst18|LessThan1~5 (
// Equation(s):
// \inst18|LessThan1~5_cout  = CARRY((\inst17|regAOut [2] & ((!\inst18|LessThan1~3_cout ) # (!\inst18|Add1~4_combout ))) # (!\inst17|regAOut [2] & (!\inst18|Add1~4_combout  & !\inst18|LessThan1~3_cout )))

	.dataa(\inst17|regAOut [2]),
	.datab(\inst18|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan1~3_cout ),
	.combout(),
	.cout(\inst18|LessThan1~5_cout ));
// synopsys translate_off
defparam \inst18|LessThan1~5 .lut_mask = 16'h002B;
defparam \inst18|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N6
cycloneive_lcell_comb \inst18|LessThan1~7 (
// Equation(s):
// \inst18|LessThan1~7_cout  = CARRY((\inst18|Add1~6_combout  & ((!\inst18|LessThan1~5_cout ) # (!\inst17|regAOut [3]))) # (!\inst18|Add1~6_combout  & (!\inst17|regAOut [3] & !\inst18|LessThan1~5_cout )))

	.dataa(\inst18|Add1~6_combout ),
	.datab(\inst17|regAOut [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan1~5_cout ),
	.combout(),
	.cout(\inst18|LessThan1~7_cout ));
// synopsys translate_off
defparam \inst18|LessThan1~7 .lut_mask = 16'h002B;
defparam \inst18|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N8
cycloneive_lcell_comb \inst18|LessThan1~9 (
// Equation(s):
// \inst18|LessThan1~9_cout  = CARRY((\inst17|regAOut [4] & ((!\inst18|LessThan1~7_cout ) # (!\inst18|Add1~8_combout ))) # (!\inst17|regAOut [4] & (!\inst18|Add1~8_combout  & !\inst18|LessThan1~7_cout )))

	.dataa(\inst17|regAOut [4]),
	.datab(\inst18|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan1~7_cout ),
	.combout(),
	.cout(\inst18|LessThan1~9_cout ));
// synopsys translate_off
defparam \inst18|LessThan1~9 .lut_mask = 16'h002B;
defparam \inst18|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N10
cycloneive_lcell_comb \inst18|LessThan1~11 (
// Equation(s):
// \inst18|LessThan1~11_cout  = CARRY((\inst18|Add1~10_combout  & ((!\inst18|LessThan1~9_cout ) # (!\inst17|regAOut [5]))) # (!\inst18|Add1~10_combout  & (!\inst17|regAOut [5] & !\inst18|LessThan1~9_cout )))

	.dataa(\inst18|Add1~10_combout ),
	.datab(\inst17|regAOut [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan1~9_cout ),
	.combout(),
	.cout(\inst18|LessThan1~11_cout ));
// synopsys translate_off
defparam \inst18|LessThan1~11 .lut_mask = 16'h002B;
defparam \inst18|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N12
cycloneive_lcell_comb \inst18|LessThan1~13 (
// Equation(s):
// \inst18|LessThan1~13_cout  = CARRY((\inst17|regAOut [6] & ((!\inst18|LessThan1~11_cout ) # (!\inst18|Add1~12_combout ))) # (!\inst17|regAOut [6] & (!\inst18|Add1~12_combout  & !\inst18|LessThan1~11_cout )))

	.dataa(\inst17|regAOut [6]),
	.datab(\inst18|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan1~11_cout ),
	.combout(),
	.cout(\inst18|LessThan1~13_cout ));
// synopsys translate_off
defparam \inst18|LessThan1~13 .lut_mask = 16'h002B;
defparam \inst18|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N14
cycloneive_lcell_comb \inst18|LessThan1~14 (
// Equation(s):
// \inst18|LessThan1~14_combout  = (\inst18|Add1~14_combout  & (\inst18|LessThan1~13_cout  & \inst17|regAOut [7])) # (!\inst18|Add1~14_combout  & ((\inst18|LessThan1~13_cout ) # (\inst17|regAOut [7])))

	.dataa(\inst18|Add1~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|regAOut [7]),
	.cin(\inst18|LessThan1~13_cout ),
	.combout(\inst18|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LessThan1~14 .lut_mask = 16'hF550;
defparam \inst18|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N26
cycloneive_lcell_comb \inst18|Mux1~1 (
// Equation(s):
// \inst18|Mux1~1_combout  = (\inst18|LessThan1~14_combout  & (!\inst17|opcodeOut [0] & (\inst17|opcodeOut [1] $ (\inst17|opcodeOut [3]))))

	.dataa(\inst17|opcodeOut [1]),
	.datab(\inst17|opcodeOut [3]),
	.datac(\inst18|LessThan1~14_combout ),
	.datad(\inst17|opcodeOut [0]),
	.cin(gnd),
	.combout(\inst18|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux1~1 .lut_mask = 16'h0060;
defparam \inst18|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N4
cycloneive_lcell_comb \inst18|LessThan2~1 (
// Equation(s):
// \inst18|LessThan2~1_cout  = CARRY((!\inst18|Add1~0_combout  & \bm2|$00000|auto_generated|result_node[0]~7_combout ))

	.dataa(\inst18|Add1~0_combout ),
	.datab(\bm2|$00000|auto_generated|result_node[0]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst18|LessThan2~1_cout ));
// synopsys translate_off
defparam \inst18|LessThan2~1 .lut_mask = 16'h0044;
defparam \inst18|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N6
cycloneive_lcell_comb \inst18|LessThan2~3 (
// Equation(s):
// \inst18|LessThan2~3_cout  = CARRY((\bm2|$00000|auto_generated|result_node[1]~6_combout  & (\inst18|Add1~2_combout  & !\inst18|LessThan2~1_cout )) # (!\bm2|$00000|auto_generated|result_node[1]~6_combout  & ((\inst18|Add1~2_combout ) # 
// (!\inst18|LessThan2~1_cout ))))

	.dataa(\bm2|$00000|auto_generated|result_node[1]~6_combout ),
	.datab(\inst18|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan2~1_cout ),
	.combout(),
	.cout(\inst18|LessThan2~3_cout ));
// synopsys translate_off
defparam \inst18|LessThan2~3 .lut_mask = 16'h004D;
defparam \inst18|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N8
cycloneive_lcell_comb \inst18|LessThan2~5 (
// Equation(s):
// \inst18|LessThan2~5_cout  = CARRY((\inst18|Add1~4_combout  & (!\bm2|$00000|auto_generated|result_node[2]~5_combout  & !\inst18|LessThan2~3_cout )) # (!\inst18|Add1~4_combout  & ((!\inst18|LessThan2~3_cout ) # 
// (!\bm2|$00000|auto_generated|result_node[2]~5_combout ))))

	.dataa(\inst18|Add1~4_combout ),
	.datab(\bm2|$00000|auto_generated|result_node[2]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan2~3_cout ),
	.combout(),
	.cout(\inst18|LessThan2~5_cout ));
// synopsys translate_off
defparam \inst18|LessThan2~5 .lut_mask = 16'h0017;
defparam \inst18|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N10
cycloneive_lcell_comb \inst18|LessThan2~7 (
// Equation(s):
// \inst18|LessThan2~7_cout  = CARRY((\bm2|$00000|auto_generated|result_node[3]~4_combout  & (\inst18|Add1~6_combout  & !\inst18|LessThan2~5_cout )) # (!\bm2|$00000|auto_generated|result_node[3]~4_combout  & ((\inst18|Add1~6_combout ) # 
// (!\inst18|LessThan2~5_cout ))))

	.dataa(\bm2|$00000|auto_generated|result_node[3]~4_combout ),
	.datab(\inst18|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan2~5_cout ),
	.combout(),
	.cout(\inst18|LessThan2~7_cout ));
// synopsys translate_off
defparam \inst18|LessThan2~7 .lut_mask = 16'h004D;
defparam \inst18|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N12
cycloneive_lcell_comb \inst18|LessThan2~9 (
// Equation(s):
// \inst18|LessThan2~9_cout  = CARRY((\bm2|$00000|auto_generated|result_node[4]~3_combout  & ((!\inst18|LessThan2~7_cout ) # (!\inst18|Add1~8_combout ))) # (!\bm2|$00000|auto_generated|result_node[4]~3_combout  & (!\inst18|Add1~8_combout  & 
// !\inst18|LessThan2~7_cout )))

	.dataa(\bm2|$00000|auto_generated|result_node[4]~3_combout ),
	.datab(\inst18|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan2~7_cout ),
	.combout(),
	.cout(\inst18|LessThan2~9_cout ));
// synopsys translate_off
defparam \inst18|LessThan2~9 .lut_mask = 16'h002B;
defparam \inst18|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N14
cycloneive_lcell_comb \inst18|LessThan2~11 (
// Equation(s):
// \inst18|LessThan2~11_cout  = CARRY((\bm2|$00000|auto_generated|result_node[5]~2_combout  & (\inst18|Add1~10_combout  & !\inst18|LessThan2~9_cout )) # (!\bm2|$00000|auto_generated|result_node[5]~2_combout  & ((\inst18|Add1~10_combout ) # 
// (!\inst18|LessThan2~9_cout ))))

	.dataa(\bm2|$00000|auto_generated|result_node[5]~2_combout ),
	.datab(\inst18|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan2~9_cout ),
	.combout(),
	.cout(\inst18|LessThan2~11_cout ));
// synopsys translate_off
defparam \inst18|LessThan2~11 .lut_mask = 16'h004D;
defparam \inst18|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N16
cycloneive_lcell_comb \inst18|LessThan2~13 (
// Equation(s):
// \inst18|LessThan2~13_cout  = CARRY((\bm2|$00000|auto_generated|result_node[6]~1_combout  & ((!\inst18|LessThan2~11_cout ) # (!\inst18|Add1~12_combout ))) # (!\bm2|$00000|auto_generated|result_node[6]~1_combout  & (!\inst18|Add1~12_combout  & 
// !\inst18|LessThan2~11_cout )))

	.dataa(\bm2|$00000|auto_generated|result_node[6]~1_combout ),
	.datab(\inst18|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan2~11_cout ),
	.combout(),
	.cout(\inst18|LessThan2~13_cout ));
// synopsys translate_off
defparam \inst18|LessThan2~13 .lut_mask = 16'h002B;
defparam \inst18|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N18
cycloneive_lcell_comb \inst18|LessThan2~14 (
// Equation(s):
// \inst18|LessThan2~14_combout  = (\bm2|$00000|auto_generated|result_node[7]~0_combout  & ((\inst18|LessThan2~13_cout ) # (!\inst18|Add1~14_combout ))) # (!\bm2|$00000|auto_generated|result_node[7]~0_combout  & (\inst18|LessThan2~13_cout  & 
// !\inst18|Add1~14_combout ))

	.dataa(gnd),
	.datab(\bm2|$00000|auto_generated|result_node[7]~0_combout ),
	.datac(gnd),
	.datad(\inst18|Add1~14_combout ),
	.cin(\inst18|LessThan2~13_cout ),
	.combout(\inst18|LessThan2~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LessThan2~14 .lut_mask = 16'hC0FC;
defparam \inst18|LessThan2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N24
cycloneive_lcell_comb \inst18|Mux1~7 (
// Equation(s):
// \inst18|Mux1~7_combout  = (\inst18|Mux1~6_combout  & ((\inst18|ShiftRight0~1_combout ) # ((\inst18|Mux1~1_combout  & \inst18|LessThan2~14_combout )))) # (!\inst18|Mux1~6_combout  & (((\inst18|Mux1~1_combout  & \inst18|LessThan2~14_combout ))))

	.dataa(\inst18|Mux1~6_combout ),
	.datab(\inst18|ShiftRight0~1_combout ),
	.datac(\inst18|Mux1~1_combout ),
	.datad(\inst18|LessThan2~14_combout ),
	.cin(gnd),
	.combout(\inst18|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux1~7 .lut_mask = 16'hF888;
defparam \inst18|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N30
cycloneive_lcell_comb \inst18|overflow[0] (
// Equation(s):
// \inst18|overflow [0] = (GLOBAL(\inst18|WideOr1~0clkctrl_outclk ) & (\inst18|Mux1~7_combout )) # (!GLOBAL(\inst18|WideOr1~0clkctrl_outclk ) & ((\inst18|overflow [0])))

	.dataa(\inst18|Mux1~7_combout ),
	.datab(gnd),
	.datac(\inst18|overflow [0]),
	.datad(\inst18|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst18|overflow [0]),
	.cout());
// synopsys translate_off
defparam \inst18|overflow[0] .lut_mask = 16'hAAF0;
defparam \inst18|overflow[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y72_N0
cycloneive_lcell_comb \inst4|cycleCounter[0]~45 (
// Equation(s):
// \inst4|cycleCounter[0]~45_combout  = !\inst4|cycleCounter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|cycleCounter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|cycleCounter[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|cycleCounter[0]~45 .lut_mask = 16'h0F0F;
defparam \inst4|cycleCounter[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y72_N1
dffeas \inst4|cycleCounter[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|cycleCounter[0]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|cycleCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|cycleCounter[0] .is_wysiwyg = "true";
defparam \inst4|cycleCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y72_N2
cycloneive_lcell_comb \inst4|cycleCounter[1]~15 (
// Equation(s):
// \inst4|cycleCounter[1]~15_combout  = (\inst4|cycleCounter [0] & (\inst4|cycleCounter [1] $ (VCC))) # (!\inst4|cycleCounter [0] & (\inst4|cycleCounter [1] & VCC))
// \inst4|cycleCounter[1]~16  = CARRY((\inst4|cycleCounter [0] & \inst4|cycleCounter [1]))

	.dataa(\inst4|cycleCounter [0]),
	.datab(\inst4|cycleCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|cycleCounter[1]~15_combout ),
	.cout(\inst4|cycleCounter[1]~16 ));
// synopsys translate_off
defparam \inst4|cycleCounter[1]~15 .lut_mask = 16'h6688;
defparam \inst4|cycleCounter[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y72_N3
dffeas \inst4|cycleCounter[1] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|cycleCounter[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|cycleCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|cycleCounter[1] .is_wysiwyg = "true";
defparam \inst4|cycleCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y72_N4
cycloneive_lcell_comb \inst4|cycleCounter[2]~17 (
// Equation(s):
// \inst4|cycleCounter[2]~17_combout  = (\inst4|cycleCounter [2] & (!\inst4|cycleCounter[1]~16 )) # (!\inst4|cycleCounter [2] & ((\inst4|cycleCounter[1]~16 ) # (GND)))
// \inst4|cycleCounter[2]~18  = CARRY((!\inst4|cycleCounter[1]~16 ) # (!\inst4|cycleCounter [2]))

	.dataa(gnd),
	.datab(\inst4|cycleCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|cycleCounter[1]~16 ),
	.combout(\inst4|cycleCounter[2]~17_combout ),
	.cout(\inst4|cycleCounter[2]~18 ));
// synopsys translate_off
defparam \inst4|cycleCounter[2]~17 .lut_mask = 16'h3C3F;
defparam \inst4|cycleCounter[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y72_N5
dffeas \inst4|cycleCounter[2] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|cycleCounter[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|cycleCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|cycleCounter[2] .is_wysiwyg = "true";
defparam \inst4|cycleCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y72_N6
cycloneive_lcell_comb \inst4|cycleCounter[3]~19 (
// Equation(s):
// \inst4|cycleCounter[3]~19_combout  = (\inst4|cycleCounter [3] & (\inst4|cycleCounter[2]~18  $ (GND))) # (!\inst4|cycleCounter [3] & (!\inst4|cycleCounter[2]~18  & VCC))
// \inst4|cycleCounter[3]~20  = CARRY((\inst4|cycleCounter [3] & !\inst4|cycleCounter[2]~18 ))

	.dataa(\inst4|cycleCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|cycleCounter[2]~18 ),
	.combout(\inst4|cycleCounter[3]~19_combout ),
	.cout(\inst4|cycleCounter[3]~20 ));
// synopsys translate_off
defparam \inst4|cycleCounter[3]~19 .lut_mask = 16'hA50A;
defparam \inst4|cycleCounter[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y72_N7
dffeas \inst4|cycleCounter[3] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|cycleCounter[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|cycleCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|cycleCounter[3] .is_wysiwyg = "true";
defparam \inst4|cycleCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y72_N8
cycloneive_lcell_comb \inst4|cycleCounter[4]~21 (
// Equation(s):
// \inst4|cycleCounter[4]~21_combout  = (\inst4|cycleCounter [4] & (!\inst4|cycleCounter[3]~20 )) # (!\inst4|cycleCounter [4] & ((\inst4|cycleCounter[3]~20 ) # (GND)))
// \inst4|cycleCounter[4]~22  = CARRY((!\inst4|cycleCounter[3]~20 ) # (!\inst4|cycleCounter [4]))

	.dataa(gnd),
	.datab(\inst4|cycleCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|cycleCounter[3]~20 ),
	.combout(\inst4|cycleCounter[4]~21_combout ),
	.cout(\inst4|cycleCounter[4]~22 ));
// synopsys translate_off
defparam \inst4|cycleCounter[4]~21 .lut_mask = 16'h3C3F;
defparam \inst4|cycleCounter[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y72_N9
dffeas \inst4|cycleCounter[4] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|cycleCounter[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|cycleCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|cycleCounter[4] .is_wysiwyg = "true";
defparam \inst4|cycleCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y72_N10
cycloneive_lcell_comb \inst4|cycleCounter[5]~23 (
// Equation(s):
// \inst4|cycleCounter[5]~23_combout  = (\inst4|cycleCounter [5] & (\inst4|cycleCounter[4]~22  $ (GND))) # (!\inst4|cycleCounter [5] & (!\inst4|cycleCounter[4]~22  & VCC))
// \inst4|cycleCounter[5]~24  = CARRY((\inst4|cycleCounter [5] & !\inst4|cycleCounter[4]~22 ))

	.dataa(\inst4|cycleCounter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|cycleCounter[4]~22 ),
	.combout(\inst4|cycleCounter[5]~23_combout ),
	.cout(\inst4|cycleCounter[5]~24 ));
// synopsys translate_off
defparam \inst4|cycleCounter[5]~23 .lut_mask = 16'hA50A;
defparam \inst4|cycleCounter[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y72_N11
dffeas \inst4|cycleCounter[5] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|cycleCounter[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|cycleCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|cycleCounter[5] .is_wysiwyg = "true";
defparam \inst4|cycleCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y72_N12
cycloneive_lcell_comb \inst4|cycleCounter[6]~25 (
// Equation(s):
// \inst4|cycleCounter[6]~25_combout  = (\inst4|cycleCounter [6] & (!\inst4|cycleCounter[5]~24 )) # (!\inst4|cycleCounter [6] & ((\inst4|cycleCounter[5]~24 ) # (GND)))
// \inst4|cycleCounter[6]~26  = CARRY((!\inst4|cycleCounter[5]~24 ) # (!\inst4|cycleCounter [6]))

	.dataa(gnd),
	.datab(\inst4|cycleCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|cycleCounter[5]~24 ),
	.combout(\inst4|cycleCounter[6]~25_combout ),
	.cout(\inst4|cycleCounter[6]~26 ));
// synopsys translate_off
defparam \inst4|cycleCounter[6]~25 .lut_mask = 16'h3C3F;
defparam \inst4|cycleCounter[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y72_N13
dffeas \inst4|cycleCounter[6] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|cycleCounter[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|cycleCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|cycleCounter[6] .is_wysiwyg = "true";
defparam \inst4|cycleCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y72_N14
cycloneive_lcell_comb \inst4|cycleCounter[7]~27 (
// Equation(s):
// \inst4|cycleCounter[7]~27_combout  = (\inst4|cycleCounter [7] & (\inst4|cycleCounter[6]~26  $ (GND))) # (!\inst4|cycleCounter [7] & (!\inst4|cycleCounter[6]~26  & VCC))
// \inst4|cycleCounter[7]~28  = CARRY((\inst4|cycleCounter [7] & !\inst4|cycleCounter[6]~26 ))

	.dataa(gnd),
	.datab(\inst4|cycleCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|cycleCounter[6]~26 ),
	.combout(\inst4|cycleCounter[7]~27_combout ),
	.cout(\inst4|cycleCounter[7]~28 ));
// synopsys translate_off
defparam \inst4|cycleCounter[7]~27 .lut_mask = 16'hC30C;
defparam \inst4|cycleCounter[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y72_N15
dffeas \inst4|cycleCounter[7] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|cycleCounter[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|cycleCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|cycleCounter[7] .is_wysiwyg = "true";
defparam \inst4|cycleCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y72_N16
cycloneive_lcell_comb \inst4|cycleCounter[8]~29 (
// Equation(s):
// \inst4|cycleCounter[8]~29_combout  = (\inst4|cycleCounter [8] & (!\inst4|cycleCounter[7]~28 )) # (!\inst4|cycleCounter [8] & ((\inst4|cycleCounter[7]~28 ) # (GND)))
// \inst4|cycleCounter[8]~30  = CARRY((!\inst4|cycleCounter[7]~28 ) # (!\inst4|cycleCounter [8]))

	.dataa(gnd),
	.datab(\inst4|cycleCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|cycleCounter[7]~28 ),
	.combout(\inst4|cycleCounter[8]~29_combout ),
	.cout(\inst4|cycleCounter[8]~30 ));
// synopsys translate_off
defparam \inst4|cycleCounter[8]~29 .lut_mask = 16'h3C3F;
defparam \inst4|cycleCounter[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y72_N17
dffeas \inst4|cycleCounter[8] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|cycleCounter[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|cycleCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|cycleCounter[8] .is_wysiwyg = "true";
defparam \inst4|cycleCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y72_N18
cycloneive_lcell_comb \inst4|cycleCounter[9]~31 (
// Equation(s):
// \inst4|cycleCounter[9]~31_combout  = (\inst4|cycleCounter [9] & (\inst4|cycleCounter[8]~30  $ (GND))) # (!\inst4|cycleCounter [9] & (!\inst4|cycleCounter[8]~30  & VCC))
// \inst4|cycleCounter[9]~32  = CARRY((\inst4|cycleCounter [9] & !\inst4|cycleCounter[8]~30 ))

	.dataa(gnd),
	.datab(\inst4|cycleCounter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|cycleCounter[8]~30 ),
	.combout(\inst4|cycleCounter[9]~31_combout ),
	.cout(\inst4|cycleCounter[9]~32 ));
// synopsys translate_off
defparam \inst4|cycleCounter[9]~31 .lut_mask = 16'hC30C;
defparam \inst4|cycleCounter[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y72_N19
dffeas \inst4|cycleCounter[9] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|cycleCounter[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|cycleCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|cycleCounter[9] .is_wysiwyg = "true";
defparam \inst4|cycleCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y72_N20
cycloneive_lcell_comb \inst4|cycleCounter[10]~33 (
// Equation(s):
// \inst4|cycleCounter[10]~33_combout  = (\inst4|cycleCounter [10] & (!\inst4|cycleCounter[9]~32 )) # (!\inst4|cycleCounter [10] & ((\inst4|cycleCounter[9]~32 ) # (GND)))
// \inst4|cycleCounter[10]~34  = CARRY((!\inst4|cycleCounter[9]~32 ) # (!\inst4|cycleCounter [10]))

	.dataa(gnd),
	.datab(\inst4|cycleCounter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|cycleCounter[9]~32 ),
	.combout(\inst4|cycleCounter[10]~33_combout ),
	.cout(\inst4|cycleCounter[10]~34 ));
// synopsys translate_off
defparam \inst4|cycleCounter[10]~33 .lut_mask = 16'h3C3F;
defparam \inst4|cycleCounter[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y72_N21
dffeas \inst4|cycleCounter[10] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|cycleCounter[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|cycleCounter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|cycleCounter[10] .is_wysiwyg = "true";
defparam \inst4|cycleCounter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y72_N22
cycloneive_lcell_comb \inst4|cycleCounter[11]~35 (
// Equation(s):
// \inst4|cycleCounter[11]~35_combout  = (\inst4|cycleCounter [11] & (\inst4|cycleCounter[10]~34  $ (GND))) # (!\inst4|cycleCounter [11] & (!\inst4|cycleCounter[10]~34  & VCC))
// \inst4|cycleCounter[11]~36  = CARRY((\inst4|cycleCounter [11] & !\inst4|cycleCounter[10]~34 ))

	.dataa(\inst4|cycleCounter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|cycleCounter[10]~34 ),
	.combout(\inst4|cycleCounter[11]~35_combout ),
	.cout(\inst4|cycleCounter[11]~36 ));
// synopsys translate_off
defparam \inst4|cycleCounter[11]~35 .lut_mask = 16'hA50A;
defparam \inst4|cycleCounter[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y72_N23
dffeas \inst4|cycleCounter[11] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|cycleCounter[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|cycleCounter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|cycleCounter[11] .is_wysiwyg = "true";
defparam \inst4|cycleCounter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y72_N24
cycloneive_lcell_comb \inst4|cycleCounter[12]~37 (
// Equation(s):
// \inst4|cycleCounter[12]~37_combout  = (\inst4|cycleCounter [12] & (!\inst4|cycleCounter[11]~36 )) # (!\inst4|cycleCounter [12] & ((\inst4|cycleCounter[11]~36 ) # (GND)))
// \inst4|cycleCounter[12]~38  = CARRY((!\inst4|cycleCounter[11]~36 ) # (!\inst4|cycleCounter [12]))

	.dataa(gnd),
	.datab(\inst4|cycleCounter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|cycleCounter[11]~36 ),
	.combout(\inst4|cycleCounter[12]~37_combout ),
	.cout(\inst4|cycleCounter[12]~38 ));
// synopsys translate_off
defparam \inst4|cycleCounter[12]~37 .lut_mask = 16'h3C3F;
defparam \inst4|cycleCounter[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y72_N25
dffeas \inst4|cycleCounter[12] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|cycleCounter[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|cycleCounter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|cycleCounter[12] .is_wysiwyg = "true";
defparam \inst4|cycleCounter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y72_N26
cycloneive_lcell_comb \inst4|cycleCounter[13]~39 (
// Equation(s):
// \inst4|cycleCounter[13]~39_combout  = (\inst4|cycleCounter [13] & (\inst4|cycleCounter[12]~38  $ (GND))) # (!\inst4|cycleCounter [13] & (!\inst4|cycleCounter[12]~38  & VCC))
// \inst4|cycleCounter[13]~40  = CARRY((\inst4|cycleCounter [13] & !\inst4|cycleCounter[12]~38 ))

	.dataa(\inst4|cycleCounter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|cycleCounter[12]~38 ),
	.combout(\inst4|cycleCounter[13]~39_combout ),
	.cout(\inst4|cycleCounter[13]~40 ));
// synopsys translate_off
defparam \inst4|cycleCounter[13]~39 .lut_mask = 16'hA50A;
defparam \inst4|cycleCounter[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y72_N27
dffeas \inst4|cycleCounter[13] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|cycleCounter[13]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|cycleCounter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|cycleCounter[13] .is_wysiwyg = "true";
defparam \inst4|cycleCounter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y72_N28
cycloneive_lcell_comb \inst4|cycleCounter[14]~41 (
// Equation(s):
// \inst4|cycleCounter[14]~41_combout  = (\inst4|cycleCounter [14] & (!\inst4|cycleCounter[13]~40 )) # (!\inst4|cycleCounter [14] & ((\inst4|cycleCounter[13]~40 ) # (GND)))
// \inst4|cycleCounter[14]~42  = CARRY((!\inst4|cycleCounter[13]~40 ) # (!\inst4|cycleCounter [14]))

	.dataa(gnd),
	.datab(\inst4|cycleCounter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|cycleCounter[13]~40 ),
	.combout(\inst4|cycleCounter[14]~41_combout ),
	.cout(\inst4|cycleCounter[14]~42 ));
// synopsys translate_off
defparam \inst4|cycleCounter[14]~41 .lut_mask = 16'h3C3F;
defparam \inst4|cycleCounter[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y72_N29
dffeas \inst4|cycleCounter[14] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|cycleCounter[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|cycleCounter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|cycleCounter[14] .is_wysiwyg = "true";
defparam \inst4|cycleCounter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y72_N30
cycloneive_lcell_comb \inst4|cycleCounter[15]~43 (
// Equation(s):
// \inst4|cycleCounter[15]~43_combout  = \inst4|cycleCounter [15] $ (!\inst4|cycleCounter[14]~42 )

	.dataa(\inst4|cycleCounter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst4|cycleCounter[14]~42 ),
	.combout(\inst4|cycleCounter[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|cycleCounter[15]~43 .lut_mask = 16'hA5A5;
defparam \inst4|cycleCounter[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y72_N31
dffeas \inst4|cycleCounter[15] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|cycleCounter[15]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|cycleCounter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|cycleCounter[15] .is_wysiwyg = "true";
defparam \inst4|cycleCounter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y28_N20
cycloneive_lcell_comb \inst4|instruction_count[0]~45 (
// Equation(s):
// \inst4|instruction_count[0]~45_combout  = \inst4|instruction_count [0] $ (((!\inst12|readmem~q  & (!\inst4|stall_counter [0] & !\inst4|stall_counter [1]))))

	.dataa(\inst12|readmem~q ),
	.datab(\inst4|stall_counter [0]),
	.datac(\inst4|instruction_count [0]),
	.datad(\inst4|stall_counter [1]),
	.cin(gnd),
	.combout(\inst4|instruction_count[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|instruction_count[0]~45 .lut_mask = 16'hF0E1;
defparam \inst4|instruction_count[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y28_N21
dffeas \inst4|instruction_count[0] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|instruction_count[0]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|instruction_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|instruction_count[0] .is_wysiwyg = "true";
defparam \inst4|instruction_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N2
cycloneive_lcell_comb \inst4|instruction_count[1]~15 (
// Equation(s):
// \inst4|instruction_count[1]~15_combout  = (\inst4|instruction_count [1] & (\inst4|instruction_count [0] $ (VCC))) # (!\inst4|instruction_count [1] & (\inst4|instruction_count [0] & VCC))
// \inst4|instruction_count[1]~16  = CARRY((\inst4|instruction_count [1] & \inst4|instruction_count [0]))

	.dataa(\inst4|instruction_count [1]),
	.datab(\inst4|instruction_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|instruction_count[1]~15_combout ),
	.cout(\inst4|instruction_count[1]~16 ));
// synopsys translate_off
defparam \inst4|instruction_count[1]~15 .lut_mask = 16'h6688;
defparam \inst4|instruction_count[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y8_N3
dffeas \inst4|instruction_count[1] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|instruction_count[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|instruction_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|instruction_count[1] .is_wysiwyg = "true";
defparam \inst4|instruction_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N4
cycloneive_lcell_comb \inst4|instruction_count[2]~17 (
// Equation(s):
// \inst4|instruction_count[2]~17_combout  = (\inst4|instruction_count [2] & (!\inst4|instruction_count[1]~16 )) # (!\inst4|instruction_count [2] & ((\inst4|instruction_count[1]~16 ) # (GND)))
// \inst4|instruction_count[2]~18  = CARRY((!\inst4|instruction_count[1]~16 ) # (!\inst4|instruction_count [2]))

	.dataa(gnd),
	.datab(\inst4|instruction_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|instruction_count[1]~16 ),
	.combout(\inst4|instruction_count[2]~17_combout ),
	.cout(\inst4|instruction_count[2]~18 ));
// synopsys translate_off
defparam \inst4|instruction_count[2]~17 .lut_mask = 16'h3C3F;
defparam \inst4|instruction_count[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y8_N5
dffeas \inst4|instruction_count[2] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|instruction_count[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|instruction_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|instruction_count[2] .is_wysiwyg = "true";
defparam \inst4|instruction_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N6
cycloneive_lcell_comb \inst4|instruction_count[3]~19 (
// Equation(s):
// \inst4|instruction_count[3]~19_combout  = (\inst4|instruction_count [3] & (\inst4|instruction_count[2]~18  $ (GND))) # (!\inst4|instruction_count [3] & (!\inst4|instruction_count[2]~18  & VCC))
// \inst4|instruction_count[3]~20  = CARRY((\inst4|instruction_count [3] & !\inst4|instruction_count[2]~18 ))

	.dataa(\inst4|instruction_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|instruction_count[2]~18 ),
	.combout(\inst4|instruction_count[3]~19_combout ),
	.cout(\inst4|instruction_count[3]~20 ));
// synopsys translate_off
defparam \inst4|instruction_count[3]~19 .lut_mask = 16'hA50A;
defparam \inst4|instruction_count[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y8_N7
dffeas \inst4|instruction_count[3] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|instruction_count[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|instruction_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|instruction_count[3] .is_wysiwyg = "true";
defparam \inst4|instruction_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N8
cycloneive_lcell_comb \inst4|instruction_count[4]~21 (
// Equation(s):
// \inst4|instruction_count[4]~21_combout  = (\inst4|instruction_count [4] & (!\inst4|instruction_count[3]~20 )) # (!\inst4|instruction_count [4] & ((\inst4|instruction_count[3]~20 ) # (GND)))
// \inst4|instruction_count[4]~22  = CARRY((!\inst4|instruction_count[3]~20 ) # (!\inst4|instruction_count [4]))

	.dataa(gnd),
	.datab(\inst4|instruction_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|instruction_count[3]~20 ),
	.combout(\inst4|instruction_count[4]~21_combout ),
	.cout(\inst4|instruction_count[4]~22 ));
// synopsys translate_off
defparam \inst4|instruction_count[4]~21 .lut_mask = 16'h3C3F;
defparam \inst4|instruction_count[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y8_N9
dffeas \inst4|instruction_count[4] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|instruction_count[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|instruction_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|instruction_count[4] .is_wysiwyg = "true";
defparam \inst4|instruction_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N10
cycloneive_lcell_comb \inst4|instruction_count[5]~23 (
// Equation(s):
// \inst4|instruction_count[5]~23_combout  = (\inst4|instruction_count [5] & (\inst4|instruction_count[4]~22  $ (GND))) # (!\inst4|instruction_count [5] & (!\inst4|instruction_count[4]~22  & VCC))
// \inst4|instruction_count[5]~24  = CARRY((\inst4|instruction_count [5] & !\inst4|instruction_count[4]~22 ))

	.dataa(\inst4|instruction_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|instruction_count[4]~22 ),
	.combout(\inst4|instruction_count[5]~23_combout ),
	.cout(\inst4|instruction_count[5]~24 ));
// synopsys translate_off
defparam \inst4|instruction_count[5]~23 .lut_mask = 16'hA50A;
defparam \inst4|instruction_count[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y8_N11
dffeas \inst4|instruction_count[5] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|instruction_count[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|instruction_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|instruction_count[5] .is_wysiwyg = "true";
defparam \inst4|instruction_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N12
cycloneive_lcell_comb \inst4|instruction_count[6]~25 (
// Equation(s):
// \inst4|instruction_count[6]~25_combout  = (\inst4|instruction_count [6] & (!\inst4|instruction_count[5]~24 )) # (!\inst4|instruction_count [6] & ((\inst4|instruction_count[5]~24 ) # (GND)))
// \inst4|instruction_count[6]~26  = CARRY((!\inst4|instruction_count[5]~24 ) # (!\inst4|instruction_count [6]))

	.dataa(\inst4|instruction_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|instruction_count[5]~24 ),
	.combout(\inst4|instruction_count[6]~25_combout ),
	.cout(\inst4|instruction_count[6]~26 ));
// synopsys translate_off
defparam \inst4|instruction_count[6]~25 .lut_mask = 16'h5A5F;
defparam \inst4|instruction_count[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y8_N13
dffeas \inst4|instruction_count[6] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|instruction_count[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|instruction_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|instruction_count[6] .is_wysiwyg = "true";
defparam \inst4|instruction_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N14
cycloneive_lcell_comb \inst4|instruction_count[7]~27 (
// Equation(s):
// \inst4|instruction_count[7]~27_combout  = (\inst4|instruction_count [7] & (\inst4|instruction_count[6]~26  $ (GND))) # (!\inst4|instruction_count [7] & (!\inst4|instruction_count[6]~26  & VCC))
// \inst4|instruction_count[7]~28  = CARRY((\inst4|instruction_count [7] & !\inst4|instruction_count[6]~26 ))

	.dataa(gnd),
	.datab(\inst4|instruction_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|instruction_count[6]~26 ),
	.combout(\inst4|instruction_count[7]~27_combout ),
	.cout(\inst4|instruction_count[7]~28 ));
// synopsys translate_off
defparam \inst4|instruction_count[7]~27 .lut_mask = 16'hC30C;
defparam \inst4|instruction_count[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y8_N15
dffeas \inst4|instruction_count[7] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|instruction_count[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|instruction_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|instruction_count[7] .is_wysiwyg = "true";
defparam \inst4|instruction_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N16
cycloneive_lcell_comb \inst4|instruction_count[8]~29 (
// Equation(s):
// \inst4|instruction_count[8]~29_combout  = (\inst4|instruction_count [8] & (!\inst4|instruction_count[7]~28 )) # (!\inst4|instruction_count [8] & ((\inst4|instruction_count[7]~28 ) # (GND)))
// \inst4|instruction_count[8]~30  = CARRY((!\inst4|instruction_count[7]~28 ) # (!\inst4|instruction_count [8]))

	.dataa(gnd),
	.datab(\inst4|instruction_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|instruction_count[7]~28 ),
	.combout(\inst4|instruction_count[8]~29_combout ),
	.cout(\inst4|instruction_count[8]~30 ));
// synopsys translate_off
defparam \inst4|instruction_count[8]~29 .lut_mask = 16'h3C3F;
defparam \inst4|instruction_count[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y8_N17
dffeas \inst4|instruction_count[8] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|instruction_count[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|instruction_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|instruction_count[8] .is_wysiwyg = "true";
defparam \inst4|instruction_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N18
cycloneive_lcell_comb \inst4|instruction_count[9]~31 (
// Equation(s):
// \inst4|instruction_count[9]~31_combout  = (\inst4|instruction_count [9] & (\inst4|instruction_count[8]~30  $ (GND))) # (!\inst4|instruction_count [9] & (!\inst4|instruction_count[8]~30  & VCC))
// \inst4|instruction_count[9]~32  = CARRY((\inst4|instruction_count [9] & !\inst4|instruction_count[8]~30 ))

	.dataa(gnd),
	.datab(\inst4|instruction_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|instruction_count[8]~30 ),
	.combout(\inst4|instruction_count[9]~31_combout ),
	.cout(\inst4|instruction_count[9]~32 ));
// synopsys translate_off
defparam \inst4|instruction_count[9]~31 .lut_mask = 16'hC30C;
defparam \inst4|instruction_count[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y8_N19
dffeas \inst4|instruction_count[9] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|instruction_count[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|instruction_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|instruction_count[9] .is_wysiwyg = "true";
defparam \inst4|instruction_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N20
cycloneive_lcell_comb \inst4|instruction_count[10]~33 (
// Equation(s):
// \inst4|instruction_count[10]~33_combout  = (\inst4|instruction_count [10] & (!\inst4|instruction_count[9]~32 )) # (!\inst4|instruction_count [10] & ((\inst4|instruction_count[9]~32 ) # (GND)))
// \inst4|instruction_count[10]~34  = CARRY((!\inst4|instruction_count[9]~32 ) # (!\inst4|instruction_count [10]))

	.dataa(gnd),
	.datab(\inst4|instruction_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|instruction_count[9]~32 ),
	.combout(\inst4|instruction_count[10]~33_combout ),
	.cout(\inst4|instruction_count[10]~34 ));
// synopsys translate_off
defparam \inst4|instruction_count[10]~33 .lut_mask = 16'h3C3F;
defparam \inst4|instruction_count[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y8_N21
dffeas \inst4|instruction_count[10] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|instruction_count[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|instruction_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|instruction_count[10] .is_wysiwyg = "true";
defparam \inst4|instruction_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N22
cycloneive_lcell_comb \inst4|instruction_count[11]~35 (
// Equation(s):
// \inst4|instruction_count[11]~35_combout  = (\inst4|instruction_count [11] & (\inst4|instruction_count[10]~34  $ (GND))) # (!\inst4|instruction_count [11] & (!\inst4|instruction_count[10]~34  & VCC))
// \inst4|instruction_count[11]~36  = CARRY((\inst4|instruction_count [11] & !\inst4|instruction_count[10]~34 ))

	.dataa(\inst4|instruction_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|instruction_count[10]~34 ),
	.combout(\inst4|instruction_count[11]~35_combout ),
	.cout(\inst4|instruction_count[11]~36 ));
// synopsys translate_off
defparam \inst4|instruction_count[11]~35 .lut_mask = 16'hA50A;
defparam \inst4|instruction_count[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y8_N23
dffeas \inst4|instruction_count[11] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|instruction_count[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|instruction_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|instruction_count[11] .is_wysiwyg = "true";
defparam \inst4|instruction_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N24
cycloneive_lcell_comb \inst4|instruction_count[12]~37 (
// Equation(s):
// \inst4|instruction_count[12]~37_combout  = (\inst4|instruction_count [12] & (!\inst4|instruction_count[11]~36 )) # (!\inst4|instruction_count [12] & ((\inst4|instruction_count[11]~36 ) # (GND)))
// \inst4|instruction_count[12]~38  = CARRY((!\inst4|instruction_count[11]~36 ) # (!\inst4|instruction_count [12]))

	.dataa(gnd),
	.datab(\inst4|instruction_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|instruction_count[11]~36 ),
	.combout(\inst4|instruction_count[12]~37_combout ),
	.cout(\inst4|instruction_count[12]~38 ));
// synopsys translate_off
defparam \inst4|instruction_count[12]~37 .lut_mask = 16'h3C3F;
defparam \inst4|instruction_count[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y8_N25
dffeas \inst4|instruction_count[12] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|instruction_count[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|instruction_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|instruction_count[12] .is_wysiwyg = "true";
defparam \inst4|instruction_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N26
cycloneive_lcell_comb \inst4|instruction_count[13]~39 (
// Equation(s):
// \inst4|instruction_count[13]~39_combout  = (\inst4|instruction_count [13] & (\inst4|instruction_count[12]~38  $ (GND))) # (!\inst4|instruction_count [13] & (!\inst4|instruction_count[12]~38  & VCC))
// \inst4|instruction_count[13]~40  = CARRY((\inst4|instruction_count [13] & !\inst4|instruction_count[12]~38 ))

	.dataa(\inst4|instruction_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|instruction_count[12]~38 ),
	.combout(\inst4|instruction_count[13]~39_combout ),
	.cout(\inst4|instruction_count[13]~40 ));
// synopsys translate_off
defparam \inst4|instruction_count[13]~39 .lut_mask = 16'hA50A;
defparam \inst4|instruction_count[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y8_N27
dffeas \inst4|instruction_count[13] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|instruction_count[13]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|instruction_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|instruction_count[13] .is_wysiwyg = "true";
defparam \inst4|instruction_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N28
cycloneive_lcell_comb \inst4|instruction_count[14]~41 (
// Equation(s):
// \inst4|instruction_count[14]~41_combout  = (\inst4|instruction_count [14] & (!\inst4|instruction_count[13]~40 )) # (!\inst4|instruction_count [14] & ((\inst4|instruction_count[13]~40 ) # (GND)))
// \inst4|instruction_count[14]~42  = CARRY((!\inst4|instruction_count[13]~40 ) # (!\inst4|instruction_count [14]))

	.dataa(gnd),
	.datab(\inst4|instruction_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|instruction_count[13]~40 ),
	.combout(\inst4|instruction_count[14]~41_combout ),
	.cout(\inst4|instruction_count[14]~42 ));
// synopsys translate_off
defparam \inst4|instruction_count[14]~41 .lut_mask = 16'h3C3F;
defparam \inst4|instruction_count[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y8_N29
dffeas \inst4|instruction_count[14] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|instruction_count[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|instruction_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|instruction_count[14] .is_wysiwyg = "true";
defparam \inst4|instruction_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N30
cycloneive_lcell_comb \inst4|instruction_count[15]~43 (
// Equation(s):
// \inst4|instruction_count[15]~43_combout  = \inst4|instruction_count [15] $ (!\inst4|instruction_count[14]~42 )

	.dataa(\inst4|instruction_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst4|instruction_count[14]~42 ),
	.combout(\inst4|instruction_count[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|instruction_count[15]~43 .lut_mask = 16'hA5A5;
defparam \inst4|instruction_count[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y8_N31
dffeas \inst4|instruction_count[15] (
	.clk(\inst27|5~clkctrl_outclk ),
	.d(\inst4|instruction_count[15]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|instruction_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|instruction_count[15] .is_wysiwyg = "true";
defparam \inst4|instruction_count[15] .power_up = "low";
// synopsys translate_on

assign clock_out = \clock_out~output_o ;

assign halt_out = \halt_out~output_o ;

assign outPCResetFlag = \outPCResetFlag~output_o ;

assign orOut = \orOut~output_o ;

assign clkoutIFID = \clkoutIFID~output_o ;

assign pcresetIFID = \pcresetIFID~output_o ;

assign labelpassIFID = \labelpassIFID~output_o ;

assign id_branchFlag = \id_branchFlag~output_o ;

assign id_labelPassFlagOut = \id_labelPassFlagOut~output_o ;

assign id_outputPCResetFlag = \id_outputPCResetFlag~output_o ;

assign id_haltFlag = \id_haltFlag~output_o ;

assign id_labelFlag = \id_labelFlag~output_o ;

assign id_immediateFlag = \id_immediateFlag~output_o ;

assign id_signFlag = \id_signFlag~output_o ;

assign id_writemem = \id_writemem~output_o ;

assign id_readmem = \id_readmem~output_o ;

assign id_regwrite = \id_regwrite~output_o ;

assign id_clkOut = \id_clkOut~output_o ;

assign WMB_labelflagOut = \WMB_labelflagOut~output_o ;

assign MWB_readmem = \MWB_readmem~output_o ;

assign ALUM_labelvalueout = \ALUM_labelvalueout~output_o ;

assign ALUM_writeMemFlagOut = \ALUM_writeMemFlagOut~output_o ;

assign ALUM_readMemFlagOut = \ALUM_readMemFlagOut~output_o ;

assign REGALU_labelFlagOut = \REGALU_labelFlagOut~output_o ;

assign REGALU_writeMemFlagOut = \REGALU_writeMemFlagOut~output_o ;

assign REGALU_readMemFlagOut = \REGALU_readMemFlagOut~output_o ;

assign REGALU_immediateFlagOut = \REGALU_immediateFlagOut~output_o ;

assign REGALU_signFlagOut = \REGALU_signFlagOut~output_o ;

assign alu_overflowFlag = \alu_overflowFlag~output_o ;

assign alu_lessThanFlag = \alu_lessThanFlag~output_o ;

assign alu_overflow[7] = \alu_overflow[7]~output_o ;

assign alu_overflow[6] = \alu_overflow[6]~output_o ;

assign alu_overflow[5] = \alu_overflow[5]~output_o ;

assign alu_overflow[4] = \alu_overflow[4]~output_o ;

assign alu_overflow[3] = \alu_overflow[3]~output_o ;

assign alu_overflow[2] = \alu_overflow[2]~output_o ;

assign alu_overflow[1] = \alu_overflow[1]~output_o ;

assign alu_overflow[0] = \alu_overflow[0]~output_o ;

assign alu_result[7] = \alu_result[7]~output_o ;

assign alu_result[6] = \alu_result[6]~output_o ;

assign alu_result[5] = \alu_result[5]~output_o ;

assign alu_result[4] = \alu_result[4]~output_o ;

assign alu_result[3] = \alu_result[3]~output_o ;

assign alu_result[2] = \alu_result[2]~output_o ;

assign alu_result[1] = \alu_result[1]~output_o ;

assign alu_result[0] = \alu_result[0]~output_o ;

assign aluIn0[7] = \aluIn0[7]~output_o ;

assign aluIn0[6] = \aluIn0[6]~output_o ;

assign aluIn0[5] = \aluIn0[5]~output_o ;

assign aluIn0[4] = \aluIn0[4]~output_o ;

assign aluIn0[3] = \aluIn0[3]~output_o ;

assign aluIn0[2] = \aluIn0[2]~output_o ;

assign aluIn0[1] = \aluIn0[1]~output_o ;

assign aluIn0[0] = \aluIn0[0]~output_o ;

assign ALUM_ALUResultOut[7] = \ALUM_ALUResultOut[7]~output_o ;

assign ALUM_ALUResultOut[6] = \ALUM_ALUResultOut[6]~output_o ;

assign ALUM_ALUResultOut[5] = \ALUM_ALUResultOut[5]~output_o ;

assign ALUM_ALUResultOut[4] = \ALUM_ALUResultOut[4]~output_o ;

assign ALUM_ALUResultOut[3] = \ALUM_ALUResultOut[3]~output_o ;

assign ALUM_ALUResultOut[2] = \ALUM_ALUResultOut[2]~output_o ;

assign ALUM_ALUResultOut[1] = \ALUM_ALUResultOut[1]~output_o ;

assign ALUM_ALUResultOut[0] = \ALUM_ALUResultOut[0]~output_o ;

assign ALUM_labelvalueout7 = \ALUM_labelvalueout7~output_o ;

assign ALUM_labelvalueout6 = \ALUM_labelvalueout6~output_o ;

assign ALUM_labelvalueout5 = \ALUM_labelvalueout5~output_o ;

assign ALUM_labelvalueout4 = \ALUM_labelvalueout4~output_o ;

assign ALUM_labelvalueout3 = \ALUM_labelvalueout3~output_o ;

assign ALUM_labelvalueout2 = \ALUM_labelvalueout2~output_o ;

assign ALUM_labelvalueout1 = \ALUM_labelvalueout1~output_o ;

assign ALUM_labelvalueout0 = \ALUM_labelvalueout0~output_o ;

assign ALUM_regAOu[7] = \ALUM_regAOu[7]~output_o ;

assign ALUM_regAOu[6] = \ALUM_regAOu[6]~output_o ;

assign ALUM_regAOu[5] = \ALUM_regAOu[5]~output_o ;

assign ALUM_regAOu[4] = \ALUM_regAOu[4]~output_o ;

assign ALUM_regAOu[3] = \ALUM_regAOu[3]~output_o ;

assign ALUM_regAOu[2] = \ALUM_regAOu[2]~output_o ;

assign ALUM_regAOu[1] = \ALUM_regAOu[1]~output_o ;

assign ALUM_regAOu[0] = \ALUM_regAOu[0]~output_o ;

assign ALUM_regBOut[7] = \ALUM_regBOut[7]~output_o ;

assign ALUM_regBOut[6] = \ALUM_regBOut[6]~output_o ;

assign ALUM_regBOut[5] = \ALUM_regBOut[5]~output_o ;

assign ALUM_regBOut[4] = \ALUM_regBOut[4]~output_o ;

assign ALUM_regBOut[3] = \ALUM_regBOut[3]~output_o ;

assign ALUM_regBOut[2] = \ALUM_regBOut[2]~output_o ;

assign ALUM_regBOut[1] = \ALUM_regBOut[1]~output_o ;

assign ALUM_regBOut[0] = \ALUM_regBOut[0]~output_o ;

assign BUSMUX_result[7] = \BUSMUX_result[7]~output_o ;

assign BUSMUX_result[6] = \BUSMUX_result[6]~output_o ;

assign BUSMUX_result[5] = \BUSMUX_result[5]~output_o ;

assign BUSMUX_result[4] = \BUSMUX_result[4]~output_o ;

assign BUSMUX_result[3] = \BUSMUX_result[3]~output_o ;

assign BUSMUX_result[2] = \BUSMUX_result[2]~output_o ;

assign BUSMUX_result[1] = \BUSMUX_result[1]~output_o ;

assign BUSMUX_result[0] = \BUSMUX_result[0]~output_o ;

assign BUSMUX_result_bm1[7] = \BUSMUX_result_bm1[7]~output_o ;

assign BUSMUX_result_bm1[6] = \BUSMUX_result_bm1[6]~output_o ;

assign BUSMUX_result_bm1[5] = \BUSMUX_result_bm1[5]~output_o ;

assign BUSMUX_result_bm1[4] = \BUSMUX_result_bm1[4]~output_o ;

assign BUSMUX_result_bm1[3] = \BUSMUX_result_bm1[3]~output_o ;

assign BUSMUX_result_bm1[2] = \BUSMUX_result_bm1[2]~output_o ;

assign BUSMUX_result_bm1[1] = \BUSMUX_result_bm1[1]~output_o ;

assign BUSMUX_result_bm1[0] = \BUSMUX_result_bm1[0]~output_o ;

assign BUSMUX_result_bm3[7] = \BUSMUX_result_bm3[7]~output_o ;

assign BUSMUX_result_bm3[6] = \BUSMUX_result_bm3[6]~output_o ;

assign BUSMUX_result_bm3[5] = \BUSMUX_result_bm3[5]~output_o ;

assign BUSMUX_result_bm3[4] = \BUSMUX_result_bm3[4]~output_o ;

assign BUSMUX_result_bm3[3] = \BUSMUX_result_bm3[3]~output_o ;

assign BUSMUX_result_bm3[2] = \BUSMUX_result_bm3[2]~output_o ;

assign BUSMUX_result_bm3[1] = \BUSMUX_result_bm3[1]~output_o ;

assign BUSMUX_result_bm3[0] = \BUSMUX_result_bm3[0]~output_o ;

assign currentpc[7] = \currentpc[7]~output_o ;

assign currentpc[6] = \currentpc[6]~output_o ;

assign currentpc[5] = \currentpc[5]~output_o ;

assign currentpc[4] = \currentpc[4]~output_o ;

assign currentpc[3] = \currentpc[3]~output_o ;

assign currentpc[2] = \currentpc[2]~output_o ;

assign currentpc[1] = \currentpc[1]~output_o ;

assign currentpc[0] = \currentpc[0]~output_o ;

assign cycleCounter[15] = \cycleCounter[15]~output_o ;

assign cycleCounter[14] = \cycleCounter[14]~output_o ;

assign cycleCounter[13] = \cycleCounter[13]~output_o ;

assign cycleCounter[12] = \cycleCounter[12]~output_o ;

assign cycleCounter[11] = \cycleCounter[11]~output_o ;

assign cycleCounter[10] = \cycleCounter[10]~output_o ;

assign cycleCounter[9] = \cycleCounter[9]~output_o ;

assign cycleCounter[8] = \cycleCounter[8]~output_o ;

assign cycleCounter[7] = \cycleCounter[7]~output_o ;

assign cycleCounter[6] = \cycleCounter[6]~output_o ;

assign cycleCounter[5] = \cycleCounter[5]~output_o ;

assign cycleCounter[4] = \cycleCounter[4]~output_o ;

assign cycleCounter[3] = \cycleCounter[3]~output_o ;

assign cycleCounter[2] = \cycleCounter[2]~output_o ;

assign cycleCounter[1] = \cycleCounter[1]~output_o ;

assign cycleCounter[0] = \cycleCounter[0]~output_o ;

assign id_branchAddress[7] = \id_branchAddress[7]~output_o ;

assign id_branchAddress[6] = \id_branchAddress[6]~output_o ;

assign id_branchAddress[5] = \id_branchAddress[5]~output_o ;

assign id_branchAddress[4] = \id_branchAddress[4]~output_o ;

assign id_branchAddress[3] = \id_branchAddress[3]~output_o ;

assign id_branchAddress[2] = \id_branchAddress[2]~output_o ;

assign id_branchAddress[1] = \id_branchAddress[1]~output_o ;

assign id_branchAddress[0] = \id_branchAddress[0]~output_o ;

assign id_labelValue[7] = \id_labelValue[7]~output_o ;

assign id_labelValue[6] = \id_labelValue[6]~output_o ;

assign id_labelValue[5] = \id_labelValue[5]~output_o ;

assign id_labelValue[4] = \id_labelValue[4]~output_o ;

assign id_labelValue[3] = \id_labelValue[3]~output_o ;

assign id_labelValue[2] = \id_labelValue[2]~output_o ;

assign id_labelValue[1] = \id_labelValue[1]~output_o ;

assign id_labelValue[0] = \id_labelValue[0]~output_o ;

assign id_rd2[3] = \id_rd2[3]~output_o ;

assign id_rd2[2] = \id_rd2[2]~output_o ;

assign id_rd2[1] = \id_rd2[1]~output_o ;

assign id_rd2[0] = \id_rd2[0]~output_o ;

assign id_regA[7] = \id_regA[7]~output_o ;

assign id_regA[6] = \id_regA[6]~output_o ;

assign id_regA[5] = \id_regA[5]~output_o ;

assign id_regA[4] = \id_regA[4]~output_o ;

assign id_regA[3] = \id_regA[3]~output_o ;

assign id_regA[2] = \id_regA[2]~output_o ;

assign id_regA[1] = \id_regA[1]~output_o ;

assign id_regA[0] = \id_regA[0]~output_o ;

assign id_regB[7] = \id_regB[7]~output_o ;

assign id_regB[6] = \id_regB[6]~output_o ;

assign id_regB[5] = \id_regB[5]~output_o ;

assign id_regB[4] = \id_regB[4]~output_o ;

assign id_regB[3] = \id_regB[3]~output_o ;

assign id_regB[2] = \id_regB[2]~output_o ;

assign id_regB[1] = \id_regB[1]~output_o ;

assign id_regB[0] = \id_regB[0]~output_o ;

assign id_rs[3] = \id_rs[3]~output_o ;

assign id_rs[2] = \id_rs[2]~output_o ;

assign id_rs[1] = \id_rs[1]~output_o ;

assign id_rs[0] = \id_rs[0]~output_o ;

assign id_rt1[3] = \id_rt1[3]~output_o ;

assign id_rt1[2] = \id_rt1[2]~output_o ;

assign id_rt1[1] = \id_rt1[1]~output_o ;

assign id_rt1[0] = \id_rt1[0]~output_o ;

assign instruction_count[15] = \instruction_count[15]~output_o ;

assign instruction_count[14] = \instruction_count[14]~output_o ;

assign instruction_count[13] = \instruction_count[13]~output_o ;

assign instruction_count[12] = \instruction_count[12]~output_o ;

assign instruction_count[11] = \instruction_count[11]~output_o ;

assign instruction_count[10] = \instruction_count[10]~output_o ;

assign instruction_count[9] = \instruction_count[9]~output_o ;

assign instruction_count[8] = \instruction_count[8]~output_o ;

assign instruction_count[7] = \instruction_count[7]~output_o ;

assign instruction_count[6] = \instruction_count[6]~output_o ;

assign instruction_count[5] = \instruction_count[5]~output_o ;

assign instruction_count[4] = \instruction_count[4]~output_o ;

assign instruction_count[3] = \instruction_count[3]~output_o ;

assign instruction_count[2] = \instruction_count[2]~output_o ;

assign instruction_count[1] = \instruction_count[1]~output_o ;

assign instruction_count[0] = \instruction_count[0]~output_o ;

assign instruction_value[7] = \instruction_value[7]~output_o ;

assign instruction_value[6] = \instruction_value[6]~output_o ;

assign instruction_value[5] = \instruction_value[5]~output_o ;

assign instruction_value[4] = \instruction_value[4]~output_o ;

assign instruction_value[3] = \instruction_value[3]~output_o ;

assign instruction_value[2] = \instruction_value[2]~output_o ;

assign instruction_value[1] = \instruction_value[1]~output_o ;

assign instruction_value[0] = \instruction_value[0]~output_o ;

assign instructionOutIFID[7] = \instructionOutIFID[7]~output_o ;

assign instructionOutIFID[6] = \instructionOutIFID[6]~output_o ;

assign instructionOutIFID[5] = \instructionOutIFID[5]~output_o ;

assign instructionOutIFID[4] = \instructionOutIFID[4]~output_o ;

assign instructionOutIFID[3] = \instructionOutIFID[3]~output_o ;

assign instructionOutIFID[2] = \instructionOutIFID[2]~output_o ;

assign instructionOutIFID[1] = \instructionOutIFID[1]~output_o ;

assign instructionOutIFID[0] = \instructionOutIFID[0]~output_o ;

assign MWB_labelValueOut[7] = \MWB_labelValueOut[7]~output_o ;

assign MWB_labelValueOut[6] = \MWB_labelValueOut[6]~output_o ;

assign MWB_labelValueOut[5] = \MWB_labelValueOut[5]~output_o ;

assign MWB_labelValueOut[4] = \MWB_labelValueOut[4]~output_o ;

assign MWB_labelValueOut[3] = \MWB_labelValueOut[3]~output_o ;

assign MWB_labelValueOut[2] = \MWB_labelValueOut[2]~output_o ;

assign MWB_labelValueOut[1] = \MWB_labelValueOut[1]~output_o ;

assign MWB_labelValueOut[0] = \MWB_labelValueOut[0]~output_o ;

assign MWB_qout[7] = \MWB_qout[7]~output_o ;

assign MWB_qout[6] = \MWB_qout[6]~output_o ;

assign MWB_qout[5] = \MWB_qout[5]~output_o ;

assign MWB_qout[4] = \MWB_qout[4]~output_o ;

assign MWB_qout[3] = \MWB_qout[3]~output_o ;

assign MWB_qout[2] = \MWB_qout[2]~output_o ;

assign MWB_qout[1] = \MWB_qout[1]~output_o ;

assign MWB_qout[0] = \MWB_qout[0]~output_o ;

assign MWB_resultout[7] = \MWB_resultout[7]~output_o ;

assign MWB_resultout[6] = \MWB_resultout[6]~output_o ;

assign MWB_resultout[5] = \MWB_resultout[5]~output_o ;

assign MWB_resultout[4] = \MWB_resultout[4]~output_o ;

assign MWB_resultout[3] = \MWB_resultout[3]~output_o ;

assign MWB_resultout[2] = \MWB_resultout[2]~output_o ;

assign MWB_resultout[1] = \MWB_resultout[1]~output_o ;

assign MWB_resultout[0] = \MWB_resultout[0]~output_o ;

assign opcode_out[3] = \opcode_out[3]~output_o ;

assign opcode_out[2] = \opcode_out[2]~output_o ;

assign opcode_out[1] = \opcode_out[1]~output_o ;

assign opcode_out[0] = \opcode_out[0]~output_o ;

assign pcOutIFID[7] = \pcOutIFID[7]~output_o ;

assign pcOutIFID[6] = \pcOutIFID[6]~output_o ;

assign pcOutIFID[5] = \pcOutIFID[5]~output_o ;

assign pcOutIFID[4] = \pcOutIFID[4]~output_o ;

assign pcOutIFID[3] = \pcOutIFID[3]~output_o ;

assign pcOutIFID[2] = \pcOutIFID[2]~output_o ;

assign pcOutIFID[1] = \pcOutIFID[1]~output_o ;

assign pcOutIFID[0] = \pcOutIFID[0]~output_o ;

assign ramAddrIn[7] = \ramAddrIn[7]~output_o ;

assign ramAddrIn[6] = \ramAddrIn[6]~output_o ;

assign ramAddrIn[5] = \ramAddrIn[5]~output_o ;

assign ramAddrIn[4] = \ramAddrIn[4]~output_o ;

assign ramAddrIn[3] = \ramAddrIn[3]~output_o ;

assign ramAddrIn[2] = \ramAddrIn[2]~output_o ;

assign ramAddrIn[1] = \ramAddrIn[1]~output_o ;

assign ramAddrIn[0] = \ramAddrIn[0]~output_o ;

assign ramDataIn[7] = \ramDataIn[7]~output_o ;

assign ramDataIn[6] = \ramDataIn[6]~output_o ;

assign ramDataIn[5] = \ramDataIn[5]~output_o ;

assign ramDataIn[4] = \ramDataIn[4]~output_o ;

assign ramDataIn[3] = \ramDataIn[3]~output_o ;

assign ramDataIn[2] = \ramDataIn[2]~output_o ;

assign ramDataIn[1] = \ramDataIn[1]~output_o ;

assign ramDataIn[0] = \ramDataIn[0]~output_o ;

assign ramOut[7] = \ramOut[7]~output_o ;

assign ramOut[6] = \ramOut[6]~output_o ;

assign ramOut[5] = \ramOut[5]~output_o ;

assign ramOut[4] = \ramOut[4]~output_o ;

assign ramOut[3] = \ramOut[3]~output_o ;

assign ramOut[2] = \ramOut[2]~output_o ;

assign ramOut[1] = \ramOut[1]~output_o ;

assign ramOut[0] = \ramOut[0]~output_o ;

assign REGALU_labelValueOut[7] = \REGALU_labelValueOut[7]~output_o ;

assign REGALU_labelValueOut[6] = \REGALU_labelValueOut[6]~output_o ;

assign REGALU_labelValueOut[5] = \REGALU_labelValueOut[5]~output_o ;

assign REGALU_labelValueOut[4] = \REGALU_labelValueOut[4]~output_o ;

assign REGALU_labelValueOut[3] = \REGALU_labelValueOut[3]~output_o ;

assign REGALU_labelValueOut[2] = \REGALU_labelValueOut[2]~output_o ;

assign REGALU_labelValueOut[1] = \REGALU_labelValueOut[1]~output_o ;

assign REGALU_labelValueOut[0] = \REGALU_labelValueOut[0]~output_o ;

assign REGALU_opcodeOut[3] = \REGALU_opcodeOut[3]~output_o ;

assign REGALU_opcodeOut[2] = \REGALU_opcodeOut[2]~output_o ;

assign REGALU_opcodeOut[1] = \REGALU_opcodeOut[1]~output_o ;

assign REGALU_opcodeOut[0] = \REGALU_opcodeOut[0]~output_o ;

assign REGALU_regAOut[7] = \REGALU_regAOut[7]~output_o ;

assign REGALU_regAOut[6] = \REGALU_regAOut[6]~output_o ;

assign REGALU_regAOut[5] = \REGALU_regAOut[5]~output_o ;

assign REGALU_regAOut[4] = \REGALU_regAOut[4]~output_o ;

assign REGALU_regAOut[3] = \REGALU_regAOut[3]~output_o ;

assign REGALU_regAOut[2] = \REGALU_regAOut[2]~output_o ;

assign REGALU_regAOut[1] = \REGALU_regAOut[1]~output_o ;

assign REGALU_regAOut[0] = \REGALU_regAOut[0]~output_o ;

assign REGALU_regBOut[7] = \REGALU_regBOut[7]~output_o ;

assign REGALU_regBOut[6] = \REGALU_regBOut[6]~output_o ;

assign REGALU_regBOut[5] = \REGALU_regBOut[5]~output_o ;

assign REGALU_regBOut[4] = \REGALU_regBOut[4]~output_o ;

assign REGALU_regBOut[3] = \REGALU_regBOut[3]~output_o ;

assign REGALU_regBOut[2] = \REGALU_regBOut[2]~output_o ;

assign REGALU_regBOut[1] = \REGALU_regBOut[1]~output_o ;

assign REGALU_regBOut[0] = \REGALU_regBOut[0]~output_o ;

assign REGALU_valueOut[7] = \REGALU_valueOut[7]~output_o ;

assign REGALU_valueOut[6] = \REGALU_valueOut[6]~output_o ;

assign REGALU_valueOut[5] = \REGALU_valueOut[5]~output_o ;

assign REGALU_valueOut[4] = \REGALU_valueOut[4]~output_o ;

assign REGALU_valueOut[3] = \REGALU_valueOut[3]~output_o ;

assign REGALU_valueOut[2] = \REGALU_valueOut[2]~output_o ;

assign REGALU_valueOut[1] = \REGALU_valueOut[1]~output_o ;

assign REGALU_valueOut[0] = \REGALU_valueOut[0]~output_o ;

assign val[7] = \val[7]~output_o ;

assign val[6] = \val[6]~output_o ;

assign val[5] = \val[5]~output_o ;

assign val[4] = \val[4]~output_o ;

assign val[3] = \val[3]~output_o ;

assign val[2] = \val[2]~output_o ;

assign val[1] = \val[1]~output_o ;

assign val[0] = \val[0]~output_o ;

endmodule
