# vsim -debugDB -l testbench.log -voptargs="+acc" -c testbench -do "log -r /*;run -all;" 
# Start time: 23:44:25 on Jan 16,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2022.4 linux_x86_64 Oct 18 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.counter(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# log -r /*
# run -all
# ------------------------------------------------
# t=       100 PASS: the init value of counter is          16'h0.
# ------------------------------------------------
# ------------------------------------------------
# t=   3276876 PASS: counter value is correct,         16'b1111
# ------------------------------------------------
# ------------------------------------------------
# t=   3276876 PASS: overflow is asserted
# ------------------------------------------------
# ------------------------------------------------
# t=   3276926 PASS: overflow is negated
# ------------------------------------------------
# ------------------------------------------------
# t=   3276926 PASS: counter value is          16'h0 after overflow
# ------------------------------------------------
# ----------------------------------------------------
# t=   3276926 Value of count that this time is:     0
# ----------------------------------------------------
# ------------------------------------------------
# t=   3277426 PASS: counter value is correct -          16'ha
# ------------------------------------------------
# ** Note: $finish    : ../tb/testbench.sv(114)
#    Time: 3277526 ns  Iteration: 0  Instance: /testbench
# End time: 23:44:26 on Jan 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
