\hypertarget{struct_d_i_g_i_t_a_l___i_o}{}\doxysection{D\+I\+G\+I\+T\+A\+L\+\_\+\+IO Struct Reference}
\label{struct_d_i_g_i_t_a_l___i_o}\index{DIGITAL\_IO@{DIGITAL\_IO}}


Initialization data structure of \mbox{\hyperlink{struct_d_i_g_i_t_a_l___i_o}{D\+I\+G\+I\+T\+A\+L\+\_\+\+IO}} A\+PP.  




{\ttfamily \#include $<$digital\+\_\+io.\+h$>$}



Collaboration diagram for D\+I\+G\+I\+T\+A\+L\+\_\+\+IO\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=154pt]{struct_d_i_g_i_t_a_l___i_o__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
X\+M\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t $\ast$const \mbox{\hyperlink{struct_d_i_g_i_t_a_l___i_o_a0f64173e7b465c13f63c073a3e2210cc}{gpio\+\_\+port}}
\item 
const X\+M\+C\+\_\+\+G\+P\+I\+O\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t \mbox{\hyperlink{struct_d_i_g_i_t_a_l___i_o_aad9e2fa5c2376aedebb6f7469b46e907}{gpio\+\_\+config}}
\item 
const uint8\+\_\+t \mbox{\hyperlink{struct_d_i_g_i_t_a_l___i_o_a3057aaec3e7c704b4dc342d4db6922d1}{gpio\+\_\+pin}}
\item 
const \mbox{\hyperlink{group___g_p_i_o_ga642efb5d9074a8b8345eb6d018e71f6d}{X\+M\+C\+\_\+\+G\+P\+I\+O\+\_\+\+H\+W\+C\+T\+R\+L\+\_\+t}} \mbox{\hyperlink{struct_d_i_g_i_t_a_l___i_o_a7043c2ba361cdc5a5e18067ce45c7008}{hwctrl}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Initialization data structure of \mbox{\hyperlink{struct_d_i_g_i_t_a_l___i_o}{D\+I\+G\+I\+T\+A\+L\+\_\+\+IO}} A\+PP. 

Definition at line 114 of file digital\+\_\+io.\+h.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_d_i_g_i_t_a_l___i_o_aad9e2fa5c2376aedebb6f7469b46e907}\label{struct_d_i_g_i_t_a_l___i_o_aad9e2fa5c2376aedebb6f7469b46e907}} 
\index{DIGITAL\_IO@{DIGITAL\_IO}!gpio\_config@{gpio\_config}}
\index{gpio\_config@{gpio\_config}!DIGITAL\_IO@{DIGITAL\_IO}}
\doxysubsubsection{\texorpdfstring{gpio\_config}{gpio\_config}}
{\footnotesize\ttfamily const X\+M\+C\+\_\+\+G\+P\+I\+O\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+O\+::gpio\+\_\+config}

mode, initial output level and pad driver strength / hysteresis 

Definition at line 119 of file digital\+\_\+io.\+h.



Referenced by D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+O\+\_\+\+Init().

\mbox{\Hypertarget{struct_d_i_g_i_t_a_l___i_o_a3057aaec3e7c704b4dc342d4db6922d1}\label{struct_d_i_g_i_t_a_l___i_o_a3057aaec3e7c704b4dc342d4db6922d1}} 
\index{DIGITAL\_IO@{DIGITAL\_IO}!gpio\_pin@{gpio\_pin}}
\index{gpio\_pin@{gpio\_pin}!DIGITAL\_IO@{DIGITAL\_IO}}
\doxysubsubsection{\texorpdfstring{gpio\_pin}{gpio\_pin}}
{\footnotesize\ttfamily const uint8\+\_\+t D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+O\+::gpio\+\_\+pin}

pin number 

Definition at line 120 of file digital\+\_\+io.\+h.



Referenced by D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+O\+\_\+\+Get\+Input(), D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+O\+\_\+\+Init(), D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+O\+\_\+\+Set\+Output\+High(), D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+O\+\_\+\+Set\+Output\+Low(), and D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+O\+\_\+\+Toggle\+Output().

\mbox{\Hypertarget{struct_d_i_g_i_t_a_l___i_o_a0f64173e7b465c13f63c073a3e2210cc}\label{struct_d_i_g_i_t_a_l___i_o_a0f64173e7b465c13f63c073a3e2210cc}} 
\index{DIGITAL\_IO@{DIGITAL\_IO}!gpio\_port@{gpio\_port}}
\index{gpio\_port@{gpio\_port}!DIGITAL\_IO@{DIGITAL\_IO}}
\doxysubsubsection{\texorpdfstring{gpio\_port}{gpio\_port}}
{\footnotesize\ttfamily X\+M\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t $\ast$const D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+O\+::gpio\+\_\+port}

port number 

Definition at line 118 of file digital\+\_\+io.\+h.



Referenced by D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+O\+\_\+\+Get\+Input(), D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+O\+\_\+\+Init(), D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+O\+\_\+\+Set\+Output\+High(), D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+O\+\_\+\+Set\+Output\+Low(), and D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+O\+\_\+\+Toggle\+Output().

\mbox{\Hypertarget{struct_d_i_g_i_t_a_l___i_o_a7043c2ba361cdc5a5e18067ce45c7008}\label{struct_d_i_g_i_t_a_l___i_o_a7043c2ba361cdc5a5e18067ce45c7008}} 
\index{DIGITAL\_IO@{DIGITAL\_IO}!hwctrl@{hwctrl}}
\index{hwctrl@{hwctrl}!DIGITAL\_IO@{DIGITAL\_IO}}
\doxysubsubsection{\texorpdfstring{hwctrl}{hwctrl}}
{\footnotesize\ttfamily const \mbox{\hyperlink{group___g_p_i_o_ga642efb5d9074a8b8345eb6d018e71f6d}{X\+M\+C\+\_\+\+G\+P\+I\+O\+\_\+\+H\+W\+C\+T\+R\+L\+\_\+t}} D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+O\+::hwctrl}

Hardware port control 

Definition at line 121 of file digital\+\_\+io.\+h.



Referenced by D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+O\+\_\+\+Init().



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dave/\+Generated/\+D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+O/\mbox{\hyperlink{_generated_2_d_i_g_i_t_a_l___i_o_2digital__io_8h}{digital\+\_\+io.\+h}}\end{DoxyCompactItemize}
