PROTO_VCS_CONFIG_FILE=/home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs_config_file.tcl
VCS_TARGET_ARCH=linux64
LD_LIBRARY_PATH=/usr/cadtool/csr5306/synopsys/vcs/Q-2020.03-SP2-10-T-20220405/lib:/lib:/usr/lib:.:/usr/cadtool/csr5306/synopsys/vcs/Q-2020.03-SP2-10-T-20220405/linux64/lib:/usr/cadtool/csr5306/synopsys/vcs/Q-2020.03-SP2-10-T-20220405/linux64/lib:/usr/cadtool/csr5306/synopsys/vcs/Q-2020.03-SP2-10-T-20220405/linux64/lib:/lib:/usr/lib:.:/usr/cadtool/csr5306/synopsys/vcs/Q-2020.03-SP2-10-T-20220405/linux64/lib:/usr/cadtool/csr5306/synopsys/vcs/Q-2020.03-SP2-10-T-20220405/linux64/lib:/usr/cadtool/csr5306/synopsys/vcs/Q-2020.03-SP2-10-T-20220405/linux64/lib::/usr/cadence/IC/cur/tools/lib:/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/linux_a_64/lib:/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/zebu/lib:/usr/cadence/IC/cur/tools/lib:/usr/cadence/IC/cur/tools/lib:/usr/cad/synopsys/verdi/2022.06/etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/2022.06/share/PLI/lib/LINUX64/:/usr/cad/synopsys/verdi/2022.06/share/PLI/VCS/LINUX64/:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/lib/64bit:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/lib64:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/lib:/usr/cadence/IC/cur/tools/lib:/usr/openwin/lib:/usr/dt/lib:/usr/lib:/usr/local/lib:/lib64:/usr/lib64:/usr/local/lib64:
LD_LIBRARY_PATH_64=/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/linux_a_64/lib::/usr/cadence/IC/cur/tools/lib:/usr/cadence/IC/cur/tools/lib:/usr/cad/synopsys/verdi/2022.06/etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/2022.06/share/PLI/lib/LINUX64/:/usr/cad/synopsys/verdi/2022.06/share/PLI/VCS/LINUX64/:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/lib/64bit:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/lib64:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/lib:/usr/cadence/IC/cur/tools/lib:/usr/openwin/lib:/usr/dt/lib:/usr/lib:/usr/local/lib:/lib64:/usr/lib64:/usr/local/lib64:/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/zebu/lib
VCS_SYN_PRAGMA_ENABLE=1
ZEBU_TCL_LIBRARY_PATH=/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/zebu/tcl
VCS_MODE_FLAG=64
VERDI_HOME=/usr/cad/synopsys/verdi/2022.06
VCS_HOME=/usr/cadtool/csr5306/synopsys/vcs/Q-2020.03-SP2-10-T-20220405
ZEBU_ROOT=/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/zebu
SNPS_SIMON_F_FILE=/home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/pc_simon_options.txt
SYNOPSYS_SIM=/usr/cadtool/csr5306/synopsys/vcs/Q-2020.03-SP2-10-T-20220405
VCS_ARCH=linux64
SYNOPSYS_SIM_SETUP=/home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/verdi_synopsys_sim.setup
