git clone --depth 1 --no-tags https://github.com/mariamhmousa/femtoRV32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325244383
git clone --depth 1 --no-tags https://github.com/Hanyuezhuohua/toy-tomasulo-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322821715
git clone --depth 1 --no-tags https://github.com/george-shaw-czx/-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321909835
git clone --depth 1 --no-tags https://github.com/pan2013e/FPGA-Jack-Frost.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330716866
git clone --depth 1 --no-tags https://github.com/r08922128/CA-2020-Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326189277
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/Floating_point_32_bit_adder_sub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323277390
git clone --depth 1 --no-tags https://github.com/tejakrishna1996/1-3-router-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328431225
git clone --depth 1 --no-tags https://github.com/abhishek2002228/uart-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328719401
git clone --depth 1 --no-tags https://github.com/thesrsakabuvttchi/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324189361
git clone --depth 1 --no-tags https://github.com/jensdaci/FIR-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325191009
git clone --depth 1 --no-tags https://github.com/Arvind595/Verilog-stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324940759
git clone --depth 1 --no-tags https://github.com/RMolaei/fifo_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324625463
git clone --depth 1 --no-tags https://github.com/yehia2000000/Usart-hardware-implementation-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325995839
git clone --depth 1 --no-tags https://github.com/DimiLaprog/3-Bit-ALU-With-Overflow-Bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329991206
git clone --depth 1 --no-tags https://github.com/udithhaputhanthri/FPGA-Multicore-Matrix-Multiplication-Sem5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329796923
git clone --depth 1 --no-tags https://github.com/mukulgarg015/VGA-Game-Design-using-Verilog-on-Basys-3-FPGA-Board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324781421
git clone --depth 1 --no-tags https://github.com/CapSylar/65C02-SBC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326139910
git clone --depth 1 --no-tags https://github.com/yasnakateb/SdramController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324997458
git clone --depth 1 --no-tags https://github.com/alanswx/Arcade-TempestFromBZ_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325578717
git clone --depth 1 --no-tags https://github.com/ianjchadwick/FPGA-pseudo-terminal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325398721
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/ADCTest_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326018849
git clone --depth 1 --no-tags https://github.com/MeenakshiShankar/parking_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326092618
git clone --depth 1 --no-tags https://github.com/scott306lr/pikachu_volleyball.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323601301
git clone --depth 1 --no-tags https://github.com/mostafasamir9/PCI-SLAVE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323427960
git clone --depth 1 --no-tags https://github.com/AdityaNG/Parallel-Prefix-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323369124
git clone --depth 1 --no-tags https://github.com/SH-Hattrick/NJUTyping-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324914298
git clone --depth 1 --no-tags https://github.com/dhruvshah0208/FPGA-Neuro-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330386685
git clone --depth 1 --no-tags https://github.com/Genj1Kai/ECE385-FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328923870
git clone --depth 1 --no-tags https://github.com/BasmalaMagdy/PCI-Target-Device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330755608
git clone --depth 1 --no-tags https://github.com/Rahg29/Hardware-Security.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326704973
git clone --depth 1 --no-tags https://github.com/G-pacman/CORDIC-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327111014
git clone --depth 1 --no-tags https://github.com/zli87/Verilog_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325420352
git clone --depth 1 --no-tags https://github.com/erictaur/Component-Labeler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329200237
git clone --depth 1 --no-tags https://github.com/shalan/Caravel_Chameleon_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325315691
git clone --depth 1 --no-tags https://github.com/erfanshayegani/wlan802.11a_scrambler_descrambler_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326808920
git clone --depth 1 --no-tags https://github.com/zhuyh128/Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328614370
git clone --depth 1 --no-tags https://github.com/WrathofBhuvan11/32bit_risc_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330558343
git clone --depth 1 --no-tags https://github.com/ChungChenWei/CA2020_RISK-V_project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323676663
git clone --depth 1 --no-tags https://github.com/santhosh-raghul/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328264915
git clone --depth 1 --no-tags https://github.com/VinhTA-Computer-Master/VerilogHDL-Divide_by_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321845452
git clone --depth 1 --no-tags https://github.com/aia39/Arithmetic-Logic-Unit-ALU-Design-and-Simulation-In-Verilog-and-Proteus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323431047
git clone --depth 1 --no-tags https://github.com/zbs9804/Whole-process-design-of-digital-and-analog-circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322811083
git clone --depth 1 --no-tags https://github.com/pbaral5/Implementation-of-ANN-to-predict-Handwritten-Language-in-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326913836
git clone --depth 1 --no-tags https://github.com/Mcc748/FPGA_item.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324689784
git clone --depth 1 --no-tags https://github.com/hust-gaoyujing/E200.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323541000
git clone --depth 1 --no-tags https://github.com/quangphan2405/VLA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323463112
git clone --depth 1 --no-tags https://github.com/vladshup/ub1amz_v05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328364994
git clone --depth 1 --no-tags https://github.com/diamond2nv/Basys3HexaDisplay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327044996
git clone --depth 1 --no-tags https://github.com/abdallah-elsawy/7-4-Hamming-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327389255
git clone --depth 1 --no-tags https://github.com/mattvenn/part3_intro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330692043
git clone --depth 1 --no-tags https://github.com/develone/iverilog-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327902098
git clone --depth 1 --no-tags https://github.com/HamedGhoochanian/Single-cycle-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328935742
git clone --depth 1 --no-tags https://github.com/zettasticks/Bdd-Fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325832017
git clone --depth 1 --no-tags https://github.com/ChrisUSC/EE457_exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322035841
git clone --depth 1 --no-tags https://github.com/zhengyanghan28/FlowNet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322004421
git clone --depth 1 --no-tags https://github.com/VinhTA-Computer-Master/VerilogHDL-4x16_Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321843348
git clone --depth 1 --no-tags https://github.com/miamedra2/Transceiver_zcu102_adrv9009_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323712756
git clone --depth 1 --no-tags https://github.com/Madhu-balaji-01/MemoryGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329578692
git clone --depth 1 --no-tags https://github.com/pradyumnac26/Cellular-Automation-Rule-05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330126045
git clone --depth 1 --no-tags https://github.com/pradyumnac26/LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330125609
git clone --depth 1 --no-tags https://github.com/FPGA-Systems/vga-basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330416510
git clone --depth 1 --no-tags https://github.com/ain1084/dual_clock_buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330972036
git clone --depth 1 --no-tags https://github.com/VinhTA-Computer-Master/VerilogHDL-GCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321854913
git clone --depth 1 --no-tags https://github.com/Zy8712/Computer-Organization-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325182746
git clone --depth 1 --no-tags https://github.com/Mohanito/RISCy-Business.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326288443
git clone --depth 1 --no-tags https://github.com/lskating/convolutionVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324743804
git clone --depth 1 --no-tags https://github.com/abdallah-elsawy/15-11-Hamming-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327407948
git clone --depth 1 --no-tags https://github.com/Kronight/Computer-Composition-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324134163
git clone --depth 1 --no-tags https://github.com/L4rralde/Arquitectura-de-Procesadores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323429458
git clone --depth 1 --no-tags https://github.com/mennyt11/SaCriWaB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326390724
git clone --depth 1 --no-tags https://github.com/agn77/SoC_NiosII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327207434
git clone --depth 1 --no-tags https://github.com/Icefoxzhx/Exhalation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325478315
git clone --depth 1 --no-tags https://github.com/samyakjain5559/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325458229
git clone --depth 1 --no-tags https://github.com/giomate/AnalogDevices.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326362048
git clone --depth 1 --no-tags https://github.com/mattvenn/formal_timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330468998
git clone --depth 1 --no-tags https://github.com/HamedGhoochanian/mips-pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328932817
git clone --depth 1 --no-tags https://github.com/PrashanthHC16/Audio-Synthesizer-on-Xilinx-FPGAs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330225499
git clone --depth 1 --no-tags https://github.com/ShamsElgohary/PCI-Target.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330268157
git clone --depth 1 --no-tags https://github.com/Jackhuang-code/riscv_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325436296
git clone --depth 1 --no-tags https://github.com/Liang-Z8/Mips_CPU-with-Tomasulo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329973914
git clone --depth 1 --no-tags https://github.com/lowlander/riscv_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326386070
git clone --depth 1 --no-tags https://github.com/LittleLemon666/Overcook.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322466491
git clone --depth 1 --no-tags https://github.com/pybfms/pybfms-spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323759866
git clone --depth 1 --no-tags https://github.com/AntwanEmil/PCI-SLAVE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331091035
git clone --depth 1 --no-tags https://github.com/yuex1994/hier_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329312228
git clone --depth 1 --no-tags https://github.com/Sarthakchandra/FIFO-64bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324136277
git clone --depth 1 --no-tags https://github.com/eda-lab/QR_Codes_Decoding_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324165097
git clone --depth 1 --no-tags https://github.com/Sayed-Abdul-Monem/11-15-Hamming-Encoder-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329636689
git clone --depth 1 --no-tags https://github.com/vmazashvili/HW8-Decoder-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322913213
git clone --depth 1 --no-tags https://github.com/shalan/EL2_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325953812
git clone --depth 1 --no-tags https://github.com/abdelazeem201/ASIC-Implementation-of-a-Cruise-Control-System-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323139389
git clone --depth 1 --no-tags https://github.com/prateekagrawaliiit/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328228975
git clone --depth 1 --no-tags https://github.com/widcardw/Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327296244
