Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Aug  7 21:37:11 2025
| Host         : ulisses-thinkpad running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_8x8_bram_wrapper_timing_summary_routed.rpt -pb bd_8x8_bram_wrapper_timing_summary_routed.pb -rpx bd_8x8_bram_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_8x8_bram_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  80          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.988     -763.578                   1798                78187        0.010        0.000                      0                78187        4.020        0.000                       0                 25655  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -3.988     -763.578                   1798                78187        0.010        0.000                      0                78187        4.020        0.000                       0                 25655  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1798  Failing Endpoints,  Worst Slack       -3.988ns,  Total Violation     -763.578ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.988ns  (required time - arrival time)
  Source:                 bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_7_reg_19242_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.725ns  (logic 5.680ns (41.383%)  route 8.045ns (58.617%))
  Logic Levels:           15  (CARRY4=9 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       1.704     2.998    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_clk
    SLICE_X54Y84         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_7_reg_19242_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     3.516 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_7_reg_19242_reg[5]/Q
                         net (fo=1, routed)           1.251     4.767    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__314_i_7__0_2[5]
    SLICE_X49Y76         LUT6 (Prop_lut6_I2_O)        0.124     4.891 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_19__0/O
                         net (fo=1, routed)           0.975     5.865    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_19__0_n_15655
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.989 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_10__0/O
                         net (fo=33, routed)          1.250     7.239    bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__311_2
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.363 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__340_i_1/O
                         net (fo=2, routed)           0.790     8.154    bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][11]_2[3]
    SLICE_X39Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.278 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__340_i_5/O
                         net (fo=1, routed)           0.000     8.278    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__376_i_8_3[2]
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.679 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__340/CO[3]
                         net (fo=1, routed)           0.000     8.679    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__340_n_15655
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.013 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__341/O[1]
                         net (fo=3, routed)           0.668     9.681    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__341_n_15661
    SLICE_X38Y80         LUT3 (Prop_lut3_I1_O)        0.303     9.984 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_i_2/O
                         net (fo=1, routed)           0.645    10.629    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_i_2_n_15655
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.033 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377/CO[3]
                         net (fo=1, routed)           0.000    11.033    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_n_15655
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.252 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__378/O[0]
                         net (fo=3, routed)           0.650    11.902    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__378_n_15662
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.295    12.197 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_i_3/O
                         net (fo=1, routed)           0.484    12.681    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_i_3_n_15655
    SLICE_X37Y82         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    13.218 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387/O[2]
                         net (fo=1, routed)           0.701    13.920    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_n_15660
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    14.620 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.620    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[7]_i_2_n_15655
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.954 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.631    15.584    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/PCIN[25]
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    16.400 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.400    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]_i_1_n_15655
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.723 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[14]_i_2/O[1]
                         net (fo=1, routed)           0.000    16.723    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/P0_out[13]
    SLICE_X36Y84         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       1.473    12.652    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/ap_clk
    SLICE_X36Y84         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[13]/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X36Y84         FDRE (Setup_fdre_C_D)        0.109    12.736    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[13]
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                         -16.723    
  -------------------------------------------------------------------
                         slack                                 -3.988    

Slack (VIOLATED) :        -3.934ns  (required time - arrival time)
  Source:                 bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_7_reg_19242_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.671ns  (logic 5.845ns (42.754%)  route 7.826ns (57.246%))
  Logic Levels:           15  (CARRY4=9 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       1.704     2.998    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_clk
    SLICE_X54Y84         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_7_reg_19242_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     3.516 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_7_reg_19242_reg[5]/Q
                         net (fo=1, routed)           1.251     4.767    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__314_i_7__0_2[5]
    SLICE_X49Y76         LUT6 (Prop_lut6_I2_O)        0.124     4.891 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_19__0/O
                         net (fo=1, routed)           0.975     5.865    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_19__0_n_15655
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.989 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_10__0/O
                         net (fo=33, routed)          1.250     7.239    bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__311_2
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.363 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__340_i_1/O
                         net (fo=2, routed)           0.790     8.154    bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][11]_2[3]
    SLICE_X39Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.278 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__340_i_5/O
                         net (fo=1, routed)           0.000     8.278    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__376_i_8_3[2]
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.679 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__340/CO[3]
                         net (fo=1, routed)           0.000     8.679    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__340_n_15655
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.013 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__341/O[1]
                         net (fo=3, routed)           0.668     9.681    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__341_n_15661
    SLICE_X38Y80         LUT3 (Prop_lut3_I1_O)        0.303     9.984 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_i_2/O
                         net (fo=1, routed)           0.645    10.629    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_i_2_n_15655
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.033 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377/CO[3]
                         net (fo=1, routed)           0.000    11.033    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_n_15655
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.252 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__378/O[0]
                         net (fo=3, routed)           0.650    11.902    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__378_n_15662
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.295    12.197 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_i_3/O
                         net (fo=1, routed)           0.484    12.681    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_i_3_n_15655
    SLICE_X37Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.188 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387/CO[3]
                         net (fo=1, routed)           0.000    13.188    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_n_15655
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.522 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__388/O[1]
                         net (fo=1, routed)           0.579    14.101    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__388_n_15661
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    14.954 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.954    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]_i_2_n_15655
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.288 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[14]_i_3/O[1]
                         net (fo=2, routed)           0.534    15.822    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/PCIN[29]
    SLICE_X36Y84         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.847    16.669 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[14]_i_2/O[2]
                         net (fo=1, routed)           0.000    16.669    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/P0_out[14]
    SLICE_X36Y84         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       1.473    12.652    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/ap_clk
    SLICE_X36Y84         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[14]/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X36Y84         FDRE (Setup_fdre_C_D)        0.109    12.736    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[14]
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                         -16.669    
  -------------------------------------------------------------------
                         slack                                 -3.934    

Slack (VIOLATED) :        -3.884ns  (required time - arrival time)
  Source:                 bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_7_reg_19242_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.621ns  (logic 5.576ns (40.936%)  route 8.045ns (59.064%))
  Logic Levels:           15  (CARRY4=9 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       1.704     2.998    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_clk
    SLICE_X54Y84         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_7_reg_19242_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     3.516 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_7_reg_19242_reg[5]/Q
                         net (fo=1, routed)           1.251     4.767    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__314_i_7__0_2[5]
    SLICE_X49Y76         LUT6 (Prop_lut6_I2_O)        0.124     4.891 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_19__0/O
                         net (fo=1, routed)           0.975     5.865    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_19__0_n_15655
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.989 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_10__0/O
                         net (fo=33, routed)          1.250     7.239    bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__311_2
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.363 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__340_i_1/O
                         net (fo=2, routed)           0.790     8.154    bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][11]_2[3]
    SLICE_X39Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.278 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__340_i_5/O
                         net (fo=1, routed)           0.000     8.278    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__376_i_8_3[2]
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.679 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__340/CO[3]
                         net (fo=1, routed)           0.000     8.679    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__340_n_15655
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.013 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__341/O[1]
                         net (fo=3, routed)           0.668     9.681    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__341_n_15661
    SLICE_X38Y80         LUT3 (Prop_lut3_I1_O)        0.303     9.984 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_i_2/O
                         net (fo=1, routed)           0.645    10.629    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_i_2_n_15655
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.033 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377/CO[3]
                         net (fo=1, routed)           0.000    11.033    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_n_15655
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.252 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__378/O[0]
                         net (fo=3, routed)           0.650    11.902    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__378_n_15662
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.295    12.197 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_i_3/O
                         net (fo=1, routed)           0.484    12.681    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_i_3_n_15655
    SLICE_X37Y82         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    13.218 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387/O[2]
                         net (fo=1, routed)           0.701    13.920    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_n_15660
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    14.620 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.620    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[7]_i_2_n_15655
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.954 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.631    15.584    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/PCIN[25]
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    16.400 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.400    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]_i_1_n_15655
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.619 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.000    16.619    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/P0_out[12]
    SLICE_X36Y84         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       1.473    12.652    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/ap_clk
    SLICE_X36Y84         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[12]/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X36Y84         FDRE (Setup_fdre_C_D)        0.109    12.736    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[12]
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                         -16.619    
  -------------------------------------------------------------------
                         slack                                 -3.884    

Slack (VIOLATED) :        -3.761ns  (required time - arrival time)
  Source:                 bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_7_reg_19242_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.497ns  (logic 5.452ns (40.393%)  route 8.045ns (59.607%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       1.704     2.998    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_clk
    SLICE_X54Y84         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_7_reg_19242_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     3.516 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_7_reg_19242_reg[5]/Q
                         net (fo=1, routed)           1.251     4.767    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__314_i_7__0_2[5]
    SLICE_X49Y76         LUT6 (Prop_lut6_I2_O)        0.124     4.891 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_19__0/O
                         net (fo=1, routed)           0.975     5.865    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_19__0_n_15655
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.989 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_10__0/O
                         net (fo=33, routed)          1.250     7.239    bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__311_2
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.363 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__340_i_1/O
                         net (fo=2, routed)           0.790     8.154    bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][11]_2[3]
    SLICE_X39Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.278 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__340_i_5/O
                         net (fo=1, routed)           0.000     8.278    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__376_i_8_3[2]
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.679 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__340/CO[3]
                         net (fo=1, routed)           0.000     8.679    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__340_n_15655
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.013 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__341/O[1]
                         net (fo=3, routed)           0.668     9.681    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__341_n_15661
    SLICE_X38Y80         LUT3 (Prop_lut3_I1_O)        0.303     9.984 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_i_2/O
                         net (fo=1, routed)           0.645    10.629    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_i_2_n_15655
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.033 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377/CO[3]
                         net (fo=1, routed)           0.000    11.033    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_n_15655
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.252 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__378/O[0]
                         net (fo=3, routed)           0.650    11.902    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__378_n_15662
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.295    12.197 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_i_3/O
                         net (fo=1, routed)           0.484    12.681    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_i_3_n_15655
    SLICE_X37Y82         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    13.218 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387/O[2]
                         net (fo=1, routed)           0.701    13.920    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_n_15660
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    14.620 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.620    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[7]_i_2_n_15655
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.954 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.631    15.584    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/PCIN[25]
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.911    16.495 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.495    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/P0_out[11]
    SLICE_X36Y83         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       1.472    12.651    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/ap_clk
    SLICE_X36Y83         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]/C
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.109    12.735    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                         -16.495    
  -------------------------------------------------------------------
                         slack                                 -3.761    

Slack (VIOLATED) :        -3.697ns  (required time - arrival time)
  Source:                 bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_7_reg_19242_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.433ns  (logic 5.388ns (40.109%)  route 8.045ns (59.891%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       1.704     2.998    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_clk
    SLICE_X54Y84         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_7_reg_19242_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     3.516 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_7_reg_19242_reg[5]/Q
                         net (fo=1, routed)           1.251     4.767    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__314_i_7__0_2[5]
    SLICE_X49Y76         LUT6 (Prop_lut6_I2_O)        0.124     4.891 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_19__0/O
                         net (fo=1, routed)           0.975     5.865    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_19__0_n_15655
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.989 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_10__0/O
                         net (fo=33, routed)          1.250     7.239    bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__311_2
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.363 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__340_i_1/O
                         net (fo=2, routed)           0.790     8.154    bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][11]_2[3]
    SLICE_X39Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.278 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__340_i_5/O
                         net (fo=1, routed)           0.000     8.278    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__376_i_8_3[2]
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.679 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__340/CO[3]
                         net (fo=1, routed)           0.000     8.679    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__340_n_15655
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.013 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__341/O[1]
                         net (fo=3, routed)           0.668     9.681    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__341_n_15661
    SLICE_X38Y80         LUT3 (Prop_lut3_I1_O)        0.303     9.984 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_i_2/O
                         net (fo=1, routed)           0.645    10.629    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_i_2_n_15655
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.033 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377/CO[3]
                         net (fo=1, routed)           0.000    11.033    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_n_15655
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.252 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__378/O[0]
                         net (fo=3, routed)           0.650    11.902    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__378_n_15662
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.295    12.197 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_i_3/O
                         net (fo=1, routed)           0.484    12.681    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_i_3_n_15655
    SLICE_X37Y82         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    13.218 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387/O[2]
                         net (fo=1, routed)           0.701    13.920    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_n_15660
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    14.620 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.620    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[7]_i_2_n_15655
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.954 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.631    15.584    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/PCIN[25]
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.847    16.431 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.431    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/P0_out[10]
    SLICE_X36Y83         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       1.472    12.651    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/ap_clk
    SLICE_X36Y83         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[10]/C
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.109    12.735    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[10]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                         -16.431    
  -------------------------------------------------------------------
                         slack                                 -3.697    

Slack (VIOLATED) :        -3.670ns  (required time - arrival time)
  Source:                 bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_reg_17868_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.487ns  (logic 5.568ns (41.285%)  route 7.919ns (58.715%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       1.637     2.931    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_clk
    SLICE_X43Y78         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_reg_17868_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_reg_17868_reg[4]/Q
                         net (fo=1, routed)           1.518     4.905    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__314_i_7_4[4]
    SLICE_X53Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.029 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__311_i_18/O
                         net (fo=1, routed)           0.264     5.293    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__311_i_18_n_15655
    SLICE_X53Y74         LUT6 (Prop_lut6_I1_O)        0.124     5.417 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__311_i_9/O
                         net (fo=33, routed)          1.158     6.576    bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__311_7
    SLICE_X54Y73         LUT6 (Prop_lut6_I1_O)        0.124     6.700 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__331_i_3__0/O
                         net (fo=2, routed)           0.894     7.594    bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][8]_6[1]
    SLICE_X50Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.718 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__331_i_7__0/O
                         net (fo=1, routed)           0.000     7.718    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__376_i_8__0_1[1]
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.251 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__331/CO[3]
                         net (fo=1, routed)           0.000     8.251    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__331_n_15655
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.566 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__332/O[3]
                         net (fo=3, routed)           0.987     9.553    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__332_n_15659
    SLICE_X57Y81         LUT3 (Prop_lut3_I2_O)        0.307     9.860 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__378_i_4__0/O
                         net (fo=1, routed)           0.718    10.579    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__378_i_4__0_n_15655
    SLICE_X51Y81         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    11.135 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__378/O[2]
                         net (fo=3, routed)           0.706    11.841    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__378_n_15660
    SLICE_X57Y80         LUT3 (Prop_lut3_I0_O)        0.302    12.143 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_i_1__0/O
                         net (fo=1, routed)           0.358    12.501    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_i_1__0_n_15655
    SLICE_X54Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.897 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387/CO[3]
                         net (fo=1, routed)           0.000    12.897    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_n_15655
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.212 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__388/O[3]
                         net (fo=1, routed)           0.586    13.798    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__388_n_15659
    SLICE_X55Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    14.506 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.506    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[11]_i_2_n_15655
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.840 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[14]_i_2/O[1]
                         net (fo=2, routed)           0.728    15.568    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/PCIN__0[29]
    SLICE_X55Y87         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.850    16.418 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.418    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[14]_i_1_n_15660
    SLICE_X55Y87         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       1.532    12.711    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/ap_clk
    SLICE_X55Y87         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[14]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.062    12.748    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[14]
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                         -16.418    
  -------------------------------------------------------------------
                         slack                                 -3.670    

Slack (VIOLATED) :        -3.633ns  (required time - arrival time)
  Source:                 bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.562ns  (logic 6.342ns (46.762%)  route 7.220ns (53.238%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       1.625     2.919    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_clk
    SLICE_X53Y78         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456     3.375 f  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_reg[4]/Q
                         net (fo=43, routed)          0.621     3.996    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/Q[2]
    SLICE_X53Y79         LUT3 (Prop_lut3_I1_O)        0.124     4.120 f  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__310_i_21/O
                         net (fo=34, routed)          0.563     4.684    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__310_i_11_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.124     4.808 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__310_i_16/O
                         net (fo=1, routed)           0.665     5.473    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__310_i_16_n_15655
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.124     5.597 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__310_i_9/O
                         net (fo=37, routed)          1.222     6.819    bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__310_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I1_O)        0.124     6.943 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__311_i_4__0/O
                         net (fo=2, routed)           0.870     7.813    bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][2]_4[0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.937 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__311_i_8__0/O
                         net (fo=1, routed)           0.000     7.937    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__365_1[0]
    SLICE_X51Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.469 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__311/CO[3]
                         net (fo=1, routed)           0.009     8.478    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__311_n_15655
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.592 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__312/CO[3]
                         net (fo=1, routed)           0.000     8.592    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__312_n_15655
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.814 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__313/O[0]
                         net (fo=2, routed)           0.875     9.689    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__313_n_15662
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.299     9.988 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__367_i_4__0/O
                         net (fo=1, routed)           0.000     9.988    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__367_i_4__0_n_15655
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.520 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__367/CO[3]
                         net (fo=1, routed)           0.000    10.520    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__367_n_15655
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.742 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__368/O[0]
                         net (fo=3, routed)           0.500    11.241    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__368_n_15662
    SLICE_X53Y80         LUT3 (Prop_lut3_I1_O)        0.299    11.540 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__386_i_3__0/O
                         net (fo=1, routed)           0.573    12.113    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__386_i_3__0_n_15655
    SLICE_X54Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.633 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__386/CO[3]
                         net (fo=1, routed)           0.000    12.633    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__386_n_15655
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.948 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387/O[3]
                         net (fo=1, routed)           0.723    13.671    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_n_15659
    SLICE_X55Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    14.379 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.379    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[7]_i_2_n_15655
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.713 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.599    15.312    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/PCIN__0[25]
    SLICE_X55Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    16.147 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.147    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[11]_i_1_n_15655
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.481 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.481    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[14]_i_1_n_15661
    SLICE_X55Y87         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       1.532    12.711    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/ap_clk
    SLICE_X55Y87         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[13]/C
                         clock pessimism              0.229    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.062    12.848    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[13]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                         -16.481    
  -------------------------------------------------------------------
                         slack                                 -3.633    

Slack (VIOLATED) :        -3.601ns  (required time - arrival time)
  Source:                 bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_7_reg_19242_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.337ns  (logic 5.427ns (40.690%)  route 7.910ns (59.310%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       1.704     2.998    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_clk
    SLICE_X54Y84         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_7_reg_19242_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     3.516 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_7_reg_19242_reg[5]/Q
                         net (fo=1, routed)           1.251     4.767    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__314_i_7__0_2[5]
    SLICE_X49Y76         LUT6 (Prop_lut6_I2_O)        0.124     4.891 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_19__0/O
                         net (fo=1, routed)           0.975     5.865    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_19__0_n_15655
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.989 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_10__0/O
                         net (fo=33, routed)          1.250     7.239    bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__311_2
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.363 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__340_i_1/O
                         net (fo=2, routed)           0.790     8.154    bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][11]_2[3]
    SLICE_X39Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.278 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__340_i_5/O
                         net (fo=1, routed)           0.000     8.278    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__376_i_8_3[2]
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.679 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__340/CO[3]
                         net (fo=1, routed)           0.000     8.679    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__340_n_15655
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.013 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__341/O[1]
                         net (fo=3, routed)           0.668     9.681    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__341_n_15661
    SLICE_X38Y80         LUT3 (Prop_lut3_I1_O)        0.303     9.984 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_i_2/O
                         net (fo=1, routed)           0.645    10.629    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_i_2_n_15655
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.033 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377/CO[3]
                         net (fo=1, routed)           0.000    11.033    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_n_15655
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.252 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__378/O[0]
                         net (fo=3, routed)           0.650    11.902    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__378_n_15662
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.295    12.197 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_i_3/O
                         net (fo=1, routed)           0.484    12.681    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_i_3_n_15655
    SLICE_X37Y82         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    13.218 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387/O[2]
                         net (fo=1, routed)           0.701    13.920    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_n_15660
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    14.620 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.620    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[7]_i_2_n_15655
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.842 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.496    15.337    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/PCIN[24]
    SLICE_X36Y82         LUT2 (Prop_lut2_I0_O)        0.299    15.636 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0[7]_i_3/O
                         net (fo=1, routed)           0.000    15.636    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0[7]_i_3_n_15655
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.012 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.012    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[7]_i_1_n_15655
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.335 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.335    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/P0_out[9]
    SLICE_X36Y83         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       1.472    12.651    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/ap_clk
    SLICE_X36Y83         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[9]/C
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.109    12.735    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[9]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                         -16.335    
  -------------------------------------------------------------------
                         slack                                 -3.601    

Slack (VIOLATED) :        -3.522ns  (required time - arrival time)
  Source:                 bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.451ns  (logic 6.231ns (46.323%)  route 7.220ns (53.677%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       1.625     2.919    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_clk
    SLICE_X53Y78         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456     3.375 f  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_reg[4]/Q
                         net (fo=43, routed)          0.621     3.996    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/Q[2]
    SLICE_X53Y79         LUT3 (Prop_lut3_I1_O)        0.124     4.120 f  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__310_i_21/O
                         net (fo=34, routed)          0.563     4.684    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__310_i_11_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.124     4.808 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__310_i_16/O
                         net (fo=1, routed)           0.665     5.473    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__310_i_16_n_15655
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.124     5.597 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__310_i_9/O
                         net (fo=37, routed)          1.222     6.819    bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__310_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I1_O)        0.124     6.943 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__311_i_4__0/O
                         net (fo=2, routed)           0.870     7.813    bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][2]_4[0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.937 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__311_i_8__0/O
                         net (fo=1, routed)           0.000     7.937    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__365_1[0]
    SLICE_X51Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.469 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__311/CO[3]
                         net (fo=1, routed)           0.009     8.478    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__311_n_15655
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.592 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__312/CO[3]
                         net (fo=1, routed)           0.000     8.592    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__312_n_15655
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.814 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__313/O[0]
                         net (fo=2, routed)           0.875     9.689    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__313_n_15662
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.299     9.988 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__367_i_4__0/O
                         net (fo=1, routed)           0.000     9.988    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__367_i_4__0_n_15655
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.520 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__367/CO[3]
                         net (fo=1, routed)           0.000    10.520    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__367_n_15655
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.742 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__368/O[0]
                         net (fo=3, routed)           0.500    11.241    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__368_n_15662
    SLICE_X53Y80         LUT3 (Prop_lut3_I1_O)        0.299    11.540 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__386_i_3__0/O
                         net (fo=1, routed)           0.573    12.113    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__386_i_3__0_n_15655
    SLICE_X54Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.633 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__386/CO[3]
                         net (fo=1, routed)           0.000    12.633    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__386_n_15655
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.948 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387/O[3]
                         net (fo=1, routed)           0.723    13.671    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_n_15659
    SLICE_X55Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    14.379 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.379    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[7]_i_2_n_15655
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.713 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.599    15.312    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/PCIN__0[25]
    SLICE_X55Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    16.147 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.147    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[11]_i_1_n_15655
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.370 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.370    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[14]_i_1_n_15662
    SLICE_X55Y87         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       1.532    12.711    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/ap_clk
    SLICE_X55Y87         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[12]/C
                         clock pessimism              0.229    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.062    12.848    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[12]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                         -16.370    
  -------------------------------------------------------------------
                         slack                                 -3.522    

Slack (VIOLATED) :        -3.497ns  (required time - arrival time)
  Source:                 bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_7_reg_19242_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.233ns  (logic 5.323ns (40.224%)  route 7.910ns (59.776%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       1.704     2.998    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_clk
    SLICE_X54Y84         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_7_reg_19242_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     3.516 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln43_7_reg_19242_reg[5]/Q
                         net (fo=1, routed)           1.251     4.767    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__314_i_7__0_2[5]
    SLICE_X49Y76         LUT6 (Prop_lut6_I2_O)        0.124     4.891 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_19__0/O
                         net (fo=1, routed)           0.975     5.865    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_19__0_n_15655
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.989 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_10__0/O
                         net (fo=33, routed)          1.250     7.239    bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__311_2
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.363 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__340_i_1/O
                         net (fo=2, routed)           0.790     8.154    bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][11]_2[3]
    SLICE_X39Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.278 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/tmp_product__340_i_5/O
                         net (fo=1, routed)           0.000     8.278    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__376_i_8_3[2]
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.679 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__340/CO[3]
                         net (fo=1, routed)           0.000     8.679    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__340_n_15655
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.013 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__341/O[1]
                         net (fo=3, routed)           0.668     9.681    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__341_n_15661
    SLICE_X38Y80         LUT3 (Prop_lut3_I1_O)        0.303     9.984 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_i_2/O
                         net (fo=1, routed)           0.645    10.629    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_i_2_n_15655
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.033 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377/CO[3]
                         net (fo=1, routed)           0.000    11.033    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_n_15655
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.252 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__378/O[0]
                         net (fo=3, routed)           0.650    11.902    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__378_n_15662
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.295    12.197 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_i_3/O
                         net (fo=1, routed)           0.484    12.681    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_i_3_n_15655
    SLICE_X37Y82         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    13.218 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387/O[2]
                         net (fo=1, routed)           0.701    13.920    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_n_15660
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    14.620 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.620    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[7]_i_2_n_15655
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.842 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.496    15.337    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/PCIN[24]
    SLICE_X36Y82         LUT2 (Prop_lut2_I0_O)        0.299    15.636 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0[7]_i_3/O
                         net (fo=1, routed)           0.000    15.636    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0[7]_i_3_n_15655
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.012 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.012    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[7]_i_1_n_15655
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.231 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.231    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/P0_out[8]
    SLICE_X36Y83         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       1.472    12.651    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/ap_clk
    SLICE_X36Y83         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[8]/C
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.109    12.735    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[8]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                         -16.231    
  -------------------------------------------------------------------
                         slack                                 -3.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[19].bram_wrdata_int_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_8x8_bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.388%)  route 0.226ns (61.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       0.648     0.984    bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X55Y128        FDRE                                         r  bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[19].bram_wrdata_int_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y128        FDRE (Prop_fdre_C_Q)         0.141     1.125 r  bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[19].bram_wrdata_int_reg[19]/Q
                         net (fo=1, routed)           0.226     1.351    bd_8x8_bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[19]
    RAMB36_X3Y26         RAMB36E1                                     r  bd_8x8_bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       0.966     1.332    bd_8x8_bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y26         RAMB36E1                                     r  bd_8x8_bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.287     1.045    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.296     1.341    bd_8x8_bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.256ns (63.144%)  route 0.149ns (36.856%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       0.561     0.896    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_clk
    SLICE_X49Y45         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg[0]/Q
                         net (fo=2, routed)           0.149     1.187    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg[15]_0[0]
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.232 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     1.232    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0_n_17260
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.302 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.302    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[15]_0[0]
    SLICE_X50Y45         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       0.825     1.191    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_clk
    SLICE_X50Y45         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.134     1.290    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[-1111111111]__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[-1111111111]__2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       0.558     0.894    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_clk
    SLICE_X51Y43         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[-1111111111]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[-1111111111]__1/Q
                         net (fo=1, routed)           0.214     1.248    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[-1111111111]__1_n_15655
    SLICE_X47Y44         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[-1111111111]__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       0.829     1.195    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_clk
    SLICE_X47Y44         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[-1111111111]__2/C
                         clock pessimism             -0.035     1.160    
    SLICE_X47Y44         FDRE (Hold_fdre_C_D)         0.076     1.236    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U86/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[-1111111111]__2
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.287ns (72.345%)  route 0.110ns (27.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       0.584     0.920    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_clk
    SLICE_X59Y49         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg[17]/Q
                         net (fo=2, routed)           0.110     1.170    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/m_reg_reg_n_15655_[17]
    SLICE_X56Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.316 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.316    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[19]_i_1_n_15660
    SLICE_X56Y50         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       0.848     1.214    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_clk
    SLICE_X56Y50         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[18]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.105     1.289    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U88/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.942%)  route 0.212ns (60.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       0.625     0.961    bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X48Y126        FDRE                                         r  bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y126        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[4]/Q
                         net (fo=1, routed)           0.212     1.314    bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/D[4]
    SLICE_X51Y127        FDRE                                         r  bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       0.893     1.259    bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/aclk
    SLICE_X51Y127        FDRE                                         r  bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_payload_i_reg[6]/C
                         clock pessimism             -0.039     1.220    
    SLICE_X51Y127        FDRE (Hold_fdre_C_D)         0.066     1.286    bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1408_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_994_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.357%)  route 0.217ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       0.615     0.951    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_clk
    SLICE_X99Y49         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1408_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDRE (Prop_fdre_C_Q)         0.141     1.092 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1408_reg[1]/Q
                         net (fo=2, routed)           0.217     1.309    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1408[1]
    SLICE_X99Y50         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_994_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       0.879     1.245    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_clk
    SLICE_X99Y50         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_994_reg[1]/C
                         clock pessimism             -0.030     1.215    
    SLICE_X99Y50         FDRE (Hold_fdre_C_D)         0.066     1.281    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_994_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_ln15_1_reg_17858_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln22_55_reg_18195_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.344ns (67.192%)  route 0.168ns (32.808%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       0.577     0.913    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_clk
    SLICE_X29Y99         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_ln15_1_reg_17858_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_ln15_1_reg_17858_reg[5]/Q
                         net (fo=2, routed)           0.167     1.221    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_ln15_1_reg_17858_reg_n_15655_[5]
    SLICE_X30Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.371 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln22_55_reg_18195_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.372    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln22_55_reg_18195_reg[7]_i_1_n_15655
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.425 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln22_55_reg_18195_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.425    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln22_55_fu_5083_p2[8]
    SLICE_X30Y100        FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln22_55_reg_18195_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       0.931     1.297    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_clk
    SLICE_X30Y100        FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln22_55_reg_18195_reg[8]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.396    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/add_ln22_55_reg_18195_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1409_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_995_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.198%)  route 0.183ns (52.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       0.615     0.951    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_clk
    SLICE_X104Y49        FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1409_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDRE (Prop_fdre_C_Q)         0.164     1.115 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1409_reg[0]/Q
                         net (fo=2, routed)           0.183     1.298    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1409[0]
    SLICE_X104Y50        FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_995_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       0.880     1.246    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_clk
    SLICE_X104Y50        FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_995_reg[0]/C
                         clock pessimism             -0.030     1.216    
    SLICE_X104Y50        FDRE (Hold_fdre_C_D)         0.053     1.269    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_995_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1272_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[-1111111105]__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.569%)  route 0.173ns (57.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       0.556     0.892    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_clk
    SLICE_X49Y52         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1272_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1272_reg[6]/Q
                         net (fo=2, routed)           0.173     1.192    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[-1111111103]_0[6]
    SLICE_X50Y51         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[-1111111105]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       0.821     1.187    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_clk
    SLICE_X50Y51         FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[-1111111105]__1/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.010     1.162    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U82/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/p_reg_reg[-1111111105]__1
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1409_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_995_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (48.098%)  route 0.160ns (51.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       0.615     0.951    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_clk
    SLICE_X104Y49        FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1409_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDRE (Prop_fdre_C_Q)         0.148     1.099 r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1409_reg[7]/Q
                         net (fo=12, routed)          0.160     1.258    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1409[7]
    SLICE_X104Y50        FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_995_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       0.880     1.246    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_clk
    SLICE_X104Y50        FDRE                                         r  bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_995_reg[7]/C
                         clock pessimism             -0.030     1.216    
    SLICE_X104Y50        FDRE (Hold_fdre_C_D)         0.011     1.227    bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_995_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y48   bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y48   bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y40   bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y40   bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y18   bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y18   bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y26   bd_8x8_bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y26   bd_8x8_bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y23   bd_8x8_bram_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y23   bd_8x8_bram_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y138  bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y138  bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y138  bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y138  bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y138  bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[12].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y138  bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[12].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y137  bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y137  bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y137  bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y137  bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y138  bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y138  bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y138  bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y138  bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y138  bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[12].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y138  bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[12].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y137  bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y137  bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y137  bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y137  bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            bd_8x8_bram_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.206ns  (logic 0.124ns (3.868%)  route 3.082ns (96.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.082     3.082    bd_8x8_bram_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X8Y43          LUT1 (Prop_lut1_I0_O)        0.124     3.206 r  bd_8x8_bram_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.206    bd_8x8_bram_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y43          FDRE                                         r  bd_8x8_bram_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       1.580     2.759    bd_8x8_bram_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y43          FDRE                                         r  bd_8x8_bram_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            bd_8x8_bram_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.352ns  (logic 0.045ns (3.328%)  route 1.307ns (96.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.307     1.307    bd_8x8_bram_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X8Y43          LUT1 (Prop_lut1_I0_O)        0.045     1.352 r  bd_8x8_bram_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.352    bd_8x8_bram_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y43          FDRE                                         r  bd_8x8_bram_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_8x8_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_8x8_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25655, routed)       0.865     1.231    bd_8x8_bram_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y43          FDRE                                         r  bd_8x8_bram_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





