Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_1.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fac5d300000,4000
launching memcpy command : MemcpyHtoD,0x00007fac5d302000,76000
Processing kernel ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-1.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 1
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fac8b000000
-local mem base_addr = 0x00007fac89000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-1.traceg
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 9414
gpu_sim_insn = 226960
gpu_ipc =      24.1088
gpu_tot_sim_cycle = 9414
gpu_tot_sim_insn = 226960
gpu_tot_ipc =      24.1088
gpu_tot_issued_cta = 5
gpu_occupancy = 16.4619% 
gpu_tot_occupancy = 16.4619% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1001
partiton_level_parallism_total  =       0.1001
partiton_level_parallism_util =       2.7625
partiton_level_parallism_util_total  =       2.7625
L2_BW  =       3.8424 GB/Sec
L2_BW_total  =       3.8424 GB/Sec
gpu_total_sim_rate=113480

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 45
	L1D_cache_core[1]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 36
	L1D_cache_core[2]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 44
	L1D_cache_core[3]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 50
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1110
	L1D_total_cache_misses = 914
	L1D_total_cache_miss_rate = 0.8234
	L1D_total_cache_pending_hits = 168
	L1D_total_cache_reservation_fails = 175
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 92
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 92
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 156

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 92
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 83
ctas_completed 5, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
201, 201, 201, 201, 201, 201, 201, 201, 
gpgpu_n_tot_thrd_icount = 256160
gpgpu_n_tot_w_icount = 8005
gpgpu_n_stall_shd_mem = 195
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 786
gpgpu_n_mem_write_global = 156
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6120
gpgpu_n_store_insn = 1000
gpgpu_n_shmem_insn = 30520
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 195
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1693	W0_Idle:16282	W0_Scoreboard:71922	W1:0	W2:0	W3:0	W4:0	W5:8	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:20	W17:16	W18:16	W19:16	W20:16	W21:4	W22:0	W23:0	W24:0	W25:0	W26:0	W27:220	W28:112	W29:112	W30:112	W31:112	W32:6443
single_issue_nums: WS0:2005	WS1:2000	WS2:2000	WS3:2000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6288 {8:786,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6240 {40:156,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31440 {40:786,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1248 {8:156,}
maxmflatency = 672 
max_icnt2mem_latency = 69 
maxmrqlatency = 20 
max_icnt2sh_latency = 13 
averagemflatency = 640 
avg_icnt2mem_latency = 71 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:596 	63 	10 	30 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	136 	22 	784 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	922 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	750 	176 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5193      5200         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5197      5202         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5191      5183         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5180      5185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5193      5201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5197      5202         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5192      5184         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5180      5185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5201      5197         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5188      5187         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5184      5180         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5185      5193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5193      5198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5197      5192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5189      5181         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5180      5185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 24.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 21.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 750/32 = 23.437500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        21         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        21        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 750
min_bank_accesses = 0!
chip skew: 48/40 = 1.20
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        719       692    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        694       802    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        691       691    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        743       718    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        692       693    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        693       804    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        690       693    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        744       768    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        693       693    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        761       679    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        693       713    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        789       692    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        692       693    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        762       772    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        700       702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        786       734    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        660       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        666       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        657       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        652       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        665       666         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        668       669         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        656       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        654       658         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        669       672         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        666       646         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        662       656         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        659       671         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        660       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        667       659         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        665       656         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        652       656         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=54918 n_nop=54868 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000874
n_activity=1444 dram_eff=0.03324
bk0: 24a 54627i bk1: 24a 54641i bk2: 0a 54918i bk3: 0a 54918i bk4: 0a 54918i bk5: 0a 54918i bk6: 0a 54918i bk7: 0a 54918i bk8: 0a 54918i bk9: 0a 54918i bk10: 0a 54918i bk11: 0a 54918i bk12: 0a 54918i bk13: 0a 54918i bk14: 0a 54918i bk15: 0a 54918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.229541
Bank_Level_Parallism_Col = 1.228000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.228000 

BW Util details:
bwutil = 0.000874 
total_CMD = 54918 
util_bw = 48 
Wasted_Col = 453 
Wasted_Row = 0 
Idle = 54417 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 362 
rwq = 0 
CCDLc_limit_alone = 362 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54918 
n_nop = 54868 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.000910 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0104337
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=54918 n_nop=54868 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000874
n_activity=1395 dram_eff=0.03441
bk0: 24a 54651i bk1: 24a 54626i bk2: 0a 54918i bk3: 0a 54918i bk4: 0a 54918i bk5: 0a 54918i bk6: 0a 54918i bk7: 0a 54918i bk8: 0a 54918i bk9: 0a 54918i bk10: 0a 54918i bk11: 0a 54918i bk12: 0a 54918i bk13: 0a 54918i bk14: 0a 54918i bk15: 0a 54918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.267223
Bank_Level_Parallism_Col = 1.265690
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.265690 

BW Util details:
bwutil = 0.000874 
total_CMD = 54918 
util_bw = 48 
Wasted_Col = 431 
Wasted_Row = 0 
Idle = 54439 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 349 
rwq = 0 
CCDLc_limit_alone = 349 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54918 
n_nop = 54868 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.000910 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0112531
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=54918 n_nop=54868 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000874
n_activity=1439 dram_eff=0.03336
bk0: 24a 54627i bk1: 24a 54666i bk2: 0a 54918i bk3: 0a 54918i bk4: 0a 54918i bk5: 0a 54918i bk6: 0a 54918i bk7: 0a 54918i bk8: 0a 54918i bk9: 0a 54918i bk10: 0a 54918i bk11: 0a 54918i bk12: 0a 54918i bk13: 0a 54918i bk14: 0a 54918i bk15: 0a 54918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.241597
Bank_Level_Parallism_Col = 1.240000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.240000 

BW Util details:
bwutil = 0.000874 
total_CMD = 54918 
util_bw = 48 
Wasted_Col = 428 
Wasted_Row = 0 
Idle = 54442 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 336 
rwq = 0 
CCDLc_limit_alone = 336 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54918 
n_nop = 54868 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.000910 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00821224
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=54918 n_nop=54868 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000874
n_activity=1202 dram_eff=0.03993
bk0: 24a 54657i bk1: 24a 54674i bk2: 0a 54918i bk3: 0a 54918i bk4: 0a 54918i bk5: 0a 54918i bk6: 0a 54918i bk7: 0a 54918i bk8: 0a 54918i bk9: 0a 54918i bk10: 0a 54918i bk11: 0a 54918i bk12: 0a 54918i bk13: 0a 54918i bk14: 0a 54918i bk15: 0a 54918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.389447
Bank_Level_Parallism_Col = 1.387909
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387909 

BW Util details:
bwutil = 0.000874 
total_CMD = 54918 
util_bw = 48 
Wasted_Col = 350 
Wasted_Row = 0 
Idle = 54520 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 291 
rwq = 0 
CCDLc_limit_alone = 291 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54918 
n_nop = 54868 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.000910 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0105066
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=54918 n_nop=54868 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000874
n_activity=1545 dram_eff=0.03107
bk0: 24a 54641i bk1: 24a 54652i bk2: 0a 54918i bk3: 0a 54918i bk4: 0a 54918i bk5: 0a 54918i bk6: 0a 54918i bk7: 0a 54918i bk8: 0a 54918i bk9: 0a 54918i bk10: 0a 54918i bk11: 0a 54918i bk12: 0a 54918i bk13: 0a 54918i bk14: 0a 54918i bk15: 0a 54918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.246835
Bank_Level_Parallism_Col = 1.245243
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.245243 

BW Util details:
bwutil = 0.000874 
total_CMD = 54918 
util_bw = 48 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 54444 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 338 
rwq = 0 
CCDLc_limit_alone = 338 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54918 
n_nop = 54868 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.000910 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0108708
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=54918 n_nop=54868 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000874
n_activity=1440 dram_eff=0.03333
bk0: 24a 54650i bk1: 24a 54592i bk2: 0a 54918i bk3: 0a 54918i bk4: 0a 54918i bk5: 0a 54918i bk6: 0a 54918i bk7: 0a 54918i bk8: 0a 54918i bk9: 0a 54918i bk10: 0a 54918i bk11: 0a 54918i bk12: 0a 54918i bk13: 0a 54918i bk14: 0a 54918i bk15: 0a 54918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.227533
Bank_Level_Parallism_Col = 1.226054
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.226054 

BW Util details:
bwutil = 0.000874 
total_CMD = 54918 
util_bw = 48 
Wasted_Col = 475 
Wasted_Row = 0 
Idle = 54395 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 389 
rwq = 0 
CCDLc_limit_alone = 389 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54918 
n_nop = 54868 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.000910 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0134928
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=54918 n_nop=54868 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000874
n_activity=1462 dram_eff=0.03283
bk0: 24a 54611i bk1: 24a 54637i bk2: 0a 54918i bk3: 0a 54918i bk4: 0a 54918i bk5: 0a 54918i bk6: 0a 54918i bk7: 0a 54918i bk8: 0a 54918i bk9: 0a 54918i bk10: 0a 54918i bk11: 0a 54918i bk12: 0a 54918i bk13: 0a 54918i bk14: 0a 54918i bk15: 0a 54918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.225433
Bank_Level_Parallism_Col = 1.223938
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.223938 

BW Util details:
bwutil = 0.000874 
total_CMD = 54918 
util_bw = 48 
Wasted_Col = 471 
Wasted_Row = 0 
Idle = 54399 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 385 
rwq = 0 
CCDLc_limit_alone = 385 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54918 
n_nop = 54868 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.000910 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00704687
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=54918 n_nop=54868 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000874
n_activity=1331 dram_eff=0.03606
bk0: 24a 54618i bk1: 24a 54638i bk2: 0a 54918i bk3: 0a 54918i bk4: 0a 54918i bk5: 0a 54918i bk6: 0a 54918i bk7: 0a 54918i bk8: 0a 54918i bk9: 0a 54918i bk10: 0a 54918i bk11: 0a 54918i bk12: 0a 54918i bk13: 0a 54918i bk14: 0a 54918i bk15: 0a 54918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.319328
Bank_Level_Parallism_Col = 1.317895
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.317895 

BW Util details:
bwutil = 0.000874 
total_CMD = 54918 
util_bw = 48 
Wasted_Col = 428 
Wasted_Row = 0 
Idle = 54442 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 370 
rwq = 0 
CCDLc_limit_alone = 370 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54918 
n_nop = 54868 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.000910 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0133654
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=54918 n_nop=54868 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000874
n_activity=1451 dram_eff=0.03308
bk0: 24a 54627i bk1: 24a 54620i bk2: 0a 54918i bk3: 0a 54918i bk4: 0a 54918i bk5: 0a 54918i bk6: 0a 54918i bk7: 0a 54918i bk8: 0a 54918i bk9: 0a 54918i bk10: 0a 54918i bk11: 0a 54918i bk12: 0a 54918i bk13: 0a 54918i bk14: 0a 54918i bk15: 0a 54918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244141
Bank_Level_Parallism_Col = 1.230920
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.230920 

BW Util details:
bwutil = 0.000874 
total_CMD = 54918 
util_bw = 48 
Wasted_Col = 464 
Wasted_Row = 0 
Idle = 54406 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 378 
rwq = 0 
CCDLc_limit_alone = 378 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54918 
n_nop = 54868 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.000910 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0122
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=54918 n_nop=54871 n_act=2 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008194
n_activity=1200 dram_eff=0.0375
bk0: 24a 54567i bk1: 21a 54666i bk2: 0a 54918i bk3: 0a 54918i bk4: 0a 54918i bk5: 0a 54918i bk6: 0a 54918i bk7: 0a 54918i bk8: 0a 54918i bk9: 0a 54918i bk10: 0a 54918i bk11: 0a 54918i bk12: 0a 54918i bk13: 0a 54918i bk14: 0a 54918i bk15: 0a 54918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955556
Row_Buffer_Locality_read = 0.955556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.255814
Bank_Level_Parallism_Col = 1.209709
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.209709 

BW Util details:
bwutil = 0.000819 
total_CMD = 54918 
util_bw = 45 
Wasted_Col = 471 
Wasted_Row = 0 
Idle = 54402 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 373 
rwq = 0 
CCDLc_limit_alone = 373 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54918 
n_nop = 54871 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 45 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000819 
Either_Row_CoL_Bus_Util = 0.000856 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00702866
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=54918 n_nop=54868 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000874
n_activity=1360 dram_eff=0.03529
bk0: 24a 54624i bk1: 24a 54634i bk2: 0a 54918i bk3: 0a 54918i bk4: 0a 54918i bk5: 0a 54918i bk6: 0a 54918i bk7: 0a 54918i bk8: 0a 54918i bk9: 0a 54918i bk10: 0a 54918i bk11: 0a 54918i bk12: 0a 54918i bk13: 0a 54918i bk14: 0a 54918i bk15: 0a 54918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.315126
Bank_Level_Parallism_Col = 1.301053
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.301053 

BW Util details:
bwutil = 0.000874 
total_CMD = 54918 
util_bw = 48 
Wasted_Col = 428 
Wasted_Row = 0 
Idle = 54442 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 361 
rwq = 0 
CCDLc_limit_alone = 361 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54918 
n_nop = 54868 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.000910 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0122182
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=54918 n_nop=54868 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000874
n_activity=1456 dram_eff=0.03297
bk0: 24a 54643i bk1: 24a 54603i bk2: 0a 54918i bk3: 0a 54918i bk4: 0a 54918i bk5: 0a 54918i bk6: 0a 54918i bk7: 0a 54918i bk8: 0a 54918i bk9: 0a 54918i bk10: 0a 54918i bk11: 0a 54918i bk12: 0a 54918i bk13: 0a 54918i bk14: 0a 54918i bk15: 0a 54918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.299389
Bank_Level_Parallism_Col = 1.297959
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.297959 

BW Util details:
bwutil = 0.000874 
total_CMD = 54918 
util_bw = 48 
Wasted_Col = 443 
Wasted_Row = 0 
Idle = 54427 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 382 
rwq = 0 
CCDLc_limit_alone = 382 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54918 
n_nop = 54868 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.000910 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0128191
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=54918 n_nop=54868 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000874
n_activity=1409 dram_eff=0.03407
bk0: 24a 54615i bk1: 24a 54638i bk2: 0a 54918i bk3: 0a 54918i bk4: 0a 54918i bk5: 0a 54918i bk6: 0a 54918i bk7: 0a 54918i bk8: 0a 54918i bk9: 0a 54918i bk10: 0a 54918i bk11: 0a 54918i bk12: 0a 54918i bk13: 0a 54918i bk14: 0a 54918i bk15: 0a 54918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.290389
Bank_Level_Parallism_Col = 1.288934
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.288934 

BW Util details:
bwutil = 0.000874 
total_CMD = 54918 
util_bw = 48 
Wasted_Col = 441 
Wasted_Row = 0 
Idle = 54429 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 374 
rwq = 0 
CCDLc_limit_alone = 374 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54918 
n_nop = 54868 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.000910 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0100696
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=54918 n_nop=54868 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000874
n_activity=1499 dram_eff=0.03202
bk0: 24a 54620i bk1: 24a 54630i bk2: 0a 54918i bk3: 0a 54918i bk4: 0a 54918i bk5: 0a 54918i bk6: 0a 54918i bk7: 0a 54918i bk8: 0a 54918i bk9: 0a 54918i bk10: 0a 54918i bk11: 0a 54918i bk12: 0a 54918i bk13: 0a 54918i bk14: 0a 54918i bk15: 0a 54918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.262948
Bank_Level_Parallism_Col = 1.261477
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.261477 

BW Util details:
bwutil = 0.000874 
total_CMD = 54918 
util_bw = 48 
Wasted_Col = 454 
Wasted_Row = 0 
Idle = 54416 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 380 
rwq = 0 
CCDLc_limit_alone = 380 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54918 
n_nop = 54868 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.000910 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00859463
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=54918 n_nop=54876 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007284
n_activity=1231 dram_eff=0.03249
bk0: 20a 54693i bk1: 20a 54689i bk2: 0a 54918i bk3: 0a 54918i bk4: 0a 54918i bk5: 0a 54918i bk6: 0a 54918i bk7: 0a 54918i bk8: 0a 54918i bk9: 0a 54918i bk10: 0a 54918i bk11: 0a 54918i bk12: 0a 54918i bk13: 0a 54918i bk14: 0a 54918i bk15: 0a 54918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.310345
Bank_Level_Parallism_Col = 1.308511
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.308511 

BW Util details:
bwutil = 0.000728 
total_CMD = 54918 
util_bw = 40 
Wasted_Col = 337 
Wasted_Row = 0 
Idle = 54541 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 251 
rwq = 0 
CCDLc_limit_alone = 251 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54918 
n_nop = 54876 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000728 
Either_Row_CoL_Bus_Util = 0.000765 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0116537
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=54918 n_nop=54875 n_act=2 n_pre=0 n_ref_event=0 n_req=41 n_rd=41 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007466
n_activity=1328 dram_eff=0.03087
bk0: 21a 54682i bk1: 20a 54687i bk2: 0a 54918i bk3: 0a 54918i bk4: 0a 54918i bk5: 0a 54918i bk6: 0a 54918i bk7: 0a 54918i bk8: 0a 54918i bk9: 0a 54918i bk10: 0a 54918i bk11: 0a 54918i bk12: 0a 54918i bk13: 0a 54918i bk14: 0a 54918i bk15: 0a 54918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951219
Row_Buffer_Locality_read = 0.951219
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.351064
Bank_Level_Parallism_Col = 1.349333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.349333 

BW Util details:
bwutil = 0.000747 
total_CMD = 54918 
util_bw = 41 
Wasted_Col = 335 
Wasted_Row = 0 
Idle = 54542 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 259 
rwq = 0 
CCDLc_limit_alone = 259 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54918 
n_nop = 54875 
Read = 41 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 41 
total_req = 41 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 41 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000747 
Either_Row_CoL_Bus_Util = 0.000783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00797553

========= L2 cache stats =========
L2_cache_bank[0]: Access = 30, Miss = 28, Miss_rate = 0.933, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 29, Miss = 28, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 29, Miss = 28, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 33, Miss = 28, Miss_rate = 0.848, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 29, Miss = 28, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 29, Miss = 28, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 30, Miss = 28, Miss_rate = 0.933, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 31, Miss = 28, Miss_rate = 0.903, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 29, Miss = 28, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 29, Miss = 28, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 29, Miss = 28, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 33, Miss = 28, Miss_rate = 0.848, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 29, Miss = 28, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 29, Miss = 28, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 31, Miss = 28, Miss_rate = 0.903, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 29, Miss = 28, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 29, Miss = 28, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 31, Miss = 28, Miss_rate = 0.903, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 23, Miss = 22, Miss_rate = 0.957, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 30, Miss = 28, Miss_rate = 0.933, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 29, Miss = 28, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 29, Miss = 28, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 33, Miss = 28, Miss_rate = 0.848, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[24]: Access = 29, Miss = 28, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 29, Miss = 28, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 33, Miss = 28, Miss_rate = 0.848, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 26, Miss = 24, Miss_rate = 0.923, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 29, Miss = 25, Miss_rate = 0.862, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 942
L2_total_cache_misses = 875
L2_total_cache_miss_rate = 0.9289
L2_total_cache_pending_hits = 36
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 561
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 36
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 786
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 156
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=942
icnt_total_pkts_simt_to_mem=942
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 942
Req_Network_cycles = 9414
Req_Network_injected_packets_per_cycle =       0.1001 
Req_Network_conflicts_per_cycle =       0.0008
Req_Network_conflicts_per_cycle_util =       0.0235
Req_Bank_Level_Parallism =       2.7625
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0031

Reply_Network_injected_packets_num = 942
Reply_Network_cycles = 9414
Reply_Network_injected_packets_per_cycle =        0.1001
Reply_Network_conflicts_per_cycle =        0.0658
Reply_Network_conflicts_per_cycle_util =       1.7535
Reply_Bank_Level_Parallism =       2.6686
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0026
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0026
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 113480 (inst/sec)
gpgpu_simulation_rate = 4707 (cycle/sec)
gpgpu_silicon_slowdown = 254939x
Processing kernel ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-2.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 2
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fac8b000000
-local mem base_addr = 0x00007fac89000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-2.traceg
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 2
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 8981
gpu_sim_insn = 226960
gpu_ipc =      25.2711
gpu_tot_sim_cycle = 18395
gpu_tot_sim_insn = 453920
gpu_tot_ipc =      24.6763
gpu_tot_issued_cta = 10
gpu_occupancy = 16.4428% 
gpu_tot_occupancy = 16.4528% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1049
partiton_level_parallism_total  =       0.1024
partiton_level_parallism_util =       3.0289
partiton_level_parallism_util_total  =       2.8896
L2_BW  =       4.0277 GB/Sec
L2_BW_total  =       3.9329 GB/Sec
gpu_total_sim_rate=113480

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 45
	L1D_cache_core[1]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 36
	L1D_cache_core[2]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 44
	L1D_cache_core[3]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 50
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 32
	L1D_cache_core[6]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 48
	L1D_cache_core[7]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 45
	L1D_cache_core[8]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 34
	L1D_cache_core[9]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2220
	L1D_total_cache_misses = 1828
	L1D_total_cache_miss_rate = 0.8234
	L1D_total_cache_pending_hits = 336
	L1D_total_cache_reservation_fails = 334
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 336
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 72
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 312

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 168
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 166
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
201, 201, 201, 201, 201, 201, 201, 201, 
gpgpu_n_tot_thrd_icount = 512320
gpgpu_n_tot_w_icount = 16010
gpgpu_n_stall_shd_mem = 390
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1572
gpgpu_n_mem_write_global = 312
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12240
gpgpu_n_store_insn = 2000
gpgpu_n_shmem_insn = 61040
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 390
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3294	W0_Idle:31303	W0_Scoreboard:136617	W1:0	W2:0	W3:0	W4:0	W5:16	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:40	W17:32	W18:32	W19:32	W20:32	W21:8	W22:0	W23:0	W24:0	W25:0	W26:0	W27:440	W28:224	W29:224	W30:224	W31:224	W32:12886
single_issue_nums: WS0:4010	WS1:4000	WS2:4000	WS3:4000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12576 {8:1572,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12480 {40:312,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62880 {40:1572,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2496 {8:312,}
maxmflatency = 672 
max_icnt2mem_latency = 69 
maxmrqlatency = 20 
max_icnt2sh_latency = 13 
averagemflatency = 566 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:1162 	119 	13 	30 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	408 	42 	1434 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1846 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1579 	289 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	1 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5193      5200         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5197      5202         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5191      5183         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5180      5185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5193      5201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5197      5202         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5192      5184         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5180      5185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5201      5197         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5188      5187         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5184      5180         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5185      5193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5193      5198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5197      5192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5189      5181         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5180      5185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 44.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 44.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 44.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 44.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 44.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 44.000000 41.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 44.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 44.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 44.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 44.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 44.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 44.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1375/32 = 42.968750
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        40         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        40        40         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        42        40         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        40        40         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        44        41         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1375
min_bank_accesses = 0!
chip skew: 88/80 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        742       768    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        755       810    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        744       723    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        768       740    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        716       747    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        746       789    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        730       731    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        745       759    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        720       745    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        788       671    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        731       742    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        770       718    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        731       732    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        774       801    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        731       732    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        759       731    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        660       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        666       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        657       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        652       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        665       666         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        668       669         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        656       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        654       658         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        669       672         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        666       648         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        662       656         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        659       671         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        660       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        667       659         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        665       656         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        652       656         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=107314 n_nop=107232 n_act=2 n_pre=0 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007455
n_activity=2359 dram_eff=0.03391
bk0: 40a 106902i bk1: 40a 106921i bk2: 0a 107314i bk3: 0a 107314i bk4: 0a 107314i bk5: 0a 107314i bk6: 0a 107314i bk7: 0a 107314i bk8: 0a 107314i bk9: 0a 107314i bk10: 0a 107314i bk11: 0a 107314i bk12: 0a 107314i bk13: 0a 107314i bk14: 0a 107314i bk15: 0a 107314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.178429
Bank_Level_Parallism_Col = 1.177333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.177333 

BW Util details:
bwutil = 0.000745 
total_CMD = 107314 
util_bw = 80 
Wasted_Col = 671 
Wasted_Row = 0 
Idle = 106563 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 594 
rwq = 0 
CCDLc_limit_alone = 594 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 107314 
n_nop = 107232 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 80 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000745 
Either_Row_CoL_Bus_Util = 0.000764 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00614086
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=107314 n_nop=107232 n_act=2 n_pre=0 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007455
n_activity=2284 dram_eff=0.03503
bk0: 40a 106940i bk1: 40a 106887i bk2: 0a 107314i bk3: 0a 107314i bk4: 0a 107314i bk5: 0a 107314i bk6: 0a 107314i bk7: 0a 107314i bk8: 0a 107314i bk9: 0a 107314i bk10: 0a 107314i bk11: 0a 107314i bk12: 0a 107314i bk13: 0a 107314i bk14: 0a 107314i bk15: 0a 107314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.201910
Bank_Level_Parallism_Col = 1.200820
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.200820 

BW Util details:
bwutil = 0.000745 
total_CMD = 107314 
util_bw = 80 
Wasted_Col = 653 
Wasted_Row = 0 
Idle = 106581 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 585 
rwq = 0 
CCDLc_limit_alone = 585 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 107314 
n_nop = 107232 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 80 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000745 
Either_Row_CoL_Bus_Util = 0.000764 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00659746
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=107314 n_nop=107230 n_act=2 n_pre=0 n_ref_event=0 n_req=82 n_rd=82 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007641
n_activity=2471 dram_eff=0.03318
bk0: 42a 106878i bk1: 40a 106971i bk2: 0a 107314i bk3: 0a 107314i bk4: 0a 107314i bk5: 0a 107314i bk6: 0a 107314i bk7: 0a 107314i bk8: 0a 107314i bk9: 0a 107314i bk10: 0a 107314i bk11: 0a 107314i bk12: 0a 107314i bk13: 0a 107314i bk14: 0a 107314i bk15: 0a 107314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.176229
Bank_Level_Parallism_Col = 1.175103
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175103 

BW Util details:
bwutil = 0.000764 
total_CMD = 107314 
util_bw = 82 
Wasted_Col = 650 
Wasted_Row = 0 
Idle = 106582 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 568 
rwq = 0 
CCDLc_limit_alone = 568 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 107314 
n_nop = 107230 
Read = 82 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 82 
total_req = 82 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 82 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000764 
Either_Row_CoL_Bus_Util = 0.000783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00526492
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=107314 n_nop=107232 n_act=2 n_pre=0 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007455
n_activity=2204 dram_eff=0.0363
bk0: 40a 106955i bk1: 40a 106955i bk2: 0a 107314i bk3: 0a 107314i bk4: 0a 107314i bk5: 0a 107314i bk6: 0a 107314i bk7: 0a 107314i bk8: 0a 107314i bk9: 0a 107314i bk10: 0a 107314i bk11: 0a 107314i bk12: 0a 107314i bk13: 0a 107314i bk14: 0a 107314i bk15: 0a 107314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.291262
Bank_Level_Parallism_Col = 1.290113
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.290113 

BW Util details:
bwutil = 0.000745 
total_CMD = 107314 
util_bw = 80 
Wasted_Col = 538 
Wasted_Row = 0 
Idle = 106696 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 497 
rwq = 0 
CCDLc_limit_alone = 497 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 107314 
n_nop = 107232 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 80 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000745 
Either_Row_CoL_Bus_Util = 0.000764 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00599176
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=107314 n_nop=107224 n_act=2 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00082
n_activity=2541 dram_eff=0.03463
bk0: 44a 106919i bk1: 44a 106902i bk2: 0a 107314i bk3: 0a 107314i bk4: 0a 107314i bk5: 0a 107314i bk6: 0a 107314i bk7: 0a 107314i bk8: 0a 107314i bk9: 0a 107314i bk10: 0a 107314i bk11: 0a 107314i bk12: 0a 107314i bk13: 0a 107314i bk14: 0a 107314i bk15: 0a 107314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.171466
Bank_Level_Parallism_Col = 1.170380
Bank_Level_Parallism_Ready = 1.011364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.170380 

BW Util details:
bwutil = 0.000820 
total_CMD = 107314 
util_bw = 88 
Wasted_Col = 676 
Wasted_Row = 0 
Idle = 106550 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 596 
rwq = 0 
CCDLc_limit_alone = 596 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 107314 
n_nop = 107224 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 88 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000820 
Either_Row_CoL_Bus_Util = 0.000839 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00622472
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=107314 n_nop=107224 n_act=2 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00082
n_activity=2422 dram_eff=0.03633
bk0: 44a 106879i bk1: 44a 106858i bk2: 0a 107314i bk3: 0a 107314i bk4: 0a 107314i bk5: 0a 107314i bk6: 0a 107314i bk7: 0a 107314i bk8: 0a 107314i bk9: 0a 107314i bk10: 0a 107314i bk11: 0a 107314i bk12: 0a 107314i bk13: 0a 107314i bk14: 0a 107314i bk15: 0a 107314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192448
Bank_Level_Parallism_Col = 1.191463
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191463 

BW Util details:
bwutil = 0.000820 
total_CMD = 107314 
util_bw = 88 
Wasted_Col = 733 
Wasted_Row = 0 
Idle = 106493 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 676 
rwq = 0 
CCDLc_limit_alone = 676 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 107314 
n_nop = 107224 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 88 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000820 
Either_Row_CoL_Bus_Util = 0.000839 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00775295
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=107314 n_nop=107224 n_act=2 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00082
n_activity=2540 dram_eff=0.03465
bk0: 44a 106883i bk1: 44a 106927i bk2: 0a 107314i bk3: 0a 107314i bk4: 0a 107314i bk5: 0a 107314i bk6: 0a 107314i bk7: 0a 107314i bk8: 0a 107314i bk9: 0a 107314i bk10: 0a 107314i bk11: 0a 107314i bk12: 0a 107314i bk13: 0a 107314i bk14: 0a 107314i bk15: 0a 107314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.170543
Bank_Level_Parallism_Col = 1.169470
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169470 

BW Util details:
bwutil = 0.000820 
total_CMD = 107314 
util_bw = 88 
Wasted_Col = 686 
Wasted_Row = 0 
Idle = 106540 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 610 
rwq = 0 
CCDLc_limit_alone = 610 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 107314 
n_nop = 107224 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 88 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000820 
Either_Row_CoL_Bus_Util = 0.000839 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0039883
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=107314 n_nop=107224 n_act=2 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00082
n_activity=2476 dram_eff=0.03554
bk0: 44a 106895i bk1: 44a 106886i bk2: 0a 107314i bk3: 0a 107314i bk4: 0a 107314i bk5: 0a 107314i bk6: 0a 107314i bk7: 0a 107314i bk8: 0a 107314i bk9: 0a 107314i bk10: 0a 107314i bk11: 0a 107314i bk12: 0a 107314i bk13: 0a 107314i bk14: 0a 107314i bk15: 0a 107314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208010
Bank_Level_Parallism_Col = 1.206986
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.206986 

BW Util details:
bwutil = 0.000820 
total_CMD = 107314 
util_bw = 88 
Wasted_Col = 686 
Wasted_Row = 0 
Idle = 106540 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 635 
rwq = 0 
CCDLc_limit_alone = 635 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 107314 
n_nop = 107224 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 88 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000820 
Either_Row_CoL_Bus_Util = 0.000839 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00755726
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=107314 n_nop=107224 n_act=2 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00082
n_activity=2562 dram_eff=0.03435
bk0: 44a 106884i bk1: 44a 106881i bk2: 0a 107314i bk3: 0a 107314i bk4: 0a 107314i bk5: 0a 107314i bk6: 0a 107314i bk7: 0a 107314i bk8: 0a 107314i bk9: 0a 107314i bk10: 0a 107314i bk11: 0a 107314i bk12: 0a 107314i bk13: 0a 107314i bk14: 0a 107314i bk15: 0a 107314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.159756
Bank_Level_Parallism_Col = 1.151404
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.151404 

BW Util details:
bwutil = 0.000820 
total_CMD = 107314 
util_bw = 88 
Wasted_Col = 732 
Wasted_Row = 0 
Idle = 106494 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 647 
rwq = 0 
CCDLc_limit_alone = 647 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 107314 
n_nop = 107224 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 88 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000820 
Either_Row_CoL_Bus_Util = 0.000839 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00704475
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=107314 n_nop=107227 n_act=2 n_pre=0 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007921
n_activity=2326 dram_eff=0.03654
bk0: 44a 106839i bk1: 41a 106913i bk2: 0a 107314i bk3: 0a 107314i bk4: 0a 107314i bk5: 0a 107314i bk6: 0a 107314i bk7: 0a 107314i bk8: 0a 107314i bk9: 0a 107314i bk10: 0a 107314i bk11: 0a 107314i bk12: 0a 107314i bk13: 0a 107314i bk14: 0a 107314i bk15: 0a 107314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.976471
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.177696
Bank_Level_Parallism_Col = 1.148466
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148466 

BW Util details:
bwutil = 0.000792 
total_CMD = 107314 
util_bw = 85 
Wasted_Col = 731 
Wasted_Row = 0 
Idle = 106498 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 641 
rwq = 0 
CCDLc_limit_alone = 641 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 107314 
n_nop = 107227 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 85 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.000811 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00430512
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=107314 n_nop=107224 n_act=2 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00082
n_activity=2385 dram_eff=0.0369
bk0: 44a 106895i bk1: 44a 106909i bk2: 0a 107314i bk3: 0a 107314i bk4: 0a 107314i bk5: 0a 107314i bk6: 0a 107314i bk7: 0a 107314i bk8: 0a 107314i bk9: 0a 107314i bk10: 0a 107314i bk11: 0a 107314i bk12: 0a 107314i bk13: 0a 107314i bk14: 0a 107314i bk15: 0a 107314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.232432
Bank_Level_Parallism_Col = 1.223275
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.223275 

BW Util details:
bwutil = 0.000820 
total_CMD = 107314 
util_bw = 88 
Wasted_Col = 652 
Wasted_Row = 0 
Idle = 106574 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 107314 
n_nop = 107224 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 88 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000820 
Either_Row_CoL_Bus_Util = 0.000839 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00670928
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=107314 n_nop=107224 n_act=2 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00082
n_activity=2531 dram_eff=0.03477
bk0: 44a 106892i bk1: 44a 106871i bk2: 0a 107314i bk3: 0a 107314i bk4: 0a 107314i bk5: 0a 107314i bk6: 0a 107314i bk7: 0a 107314i bk8: 0a 107314i bk9: 0a 107314i bk10: 0a 107314i bk11: 0a 107314i bk12: 0a 107314i bk13: 0a 107314i bk14: 0a 107314i bk15: 0a 107314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197236
Bank_Level_Parallism_Col = 1.196226
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.196226 

BW Util details:
bwutil = 0.000820 
total_CMD = 107314 
util_bw = 88 
Wasted_Col = 708 
Wasted_Row = 0 
Idle = 106518 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 654 
rwq = 0 
CCDLc_limit_alone = 654 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 107314 
n_nop = 107224 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 88 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000820 
Either_Row_CoL_Bus_Util = 0.000839 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0073243
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=107314 n_nop=107224 n_act=2 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00082
n_activity=2558 dram_eff=0.0344
bk0: 44a 106869i bk1: 44a 106912i bk2: 0a 107314i bk3: 0a 107314i bk4: 0a 107314i bk5: 0a 107314i bk6: 0a 107314i bk7: 0a 107314i bk8: 0a 107314i bk9: 0a 107314i bk10: 0a 107314i bk11: 0a 107314i bk12: 0a 107314i bk13: 0a 107314i bk14: 0a 107314i bk15: 0a 107314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.214286
Bank_Level_Parallism_Col = 1.213264
Bank_Level_Parallism_Ready = 1.011364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.213264 

BW Util details:
bwutil = 0.000820 
total_CMD = 107314 
util_bw = 88 
Wasted_Col = 682 
Wasted_Row = 0 
Idle = 106544 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 630 
rwq = 0 
CCDLc_limit_alone = 630 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 107314 
n_nop = 107224 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 88 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000820 
Either_Row_CoL_Bus_Util = 0.000839 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00567494
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=107314 n_nop=107224 n_act=2 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00082
n_activity=2635 dram_eff=0.0334
bk0: 44a 106907i bk1: 44a 106878i bk2: 0a 107314i bk3: 0a 107314i bk4: 0a 107314i bk5: 0a 107314i bk6: 0a 107314i bk7: 0a 107314i bk8: 0a 107314i bk9: 0a 107314i bk10: 0a 107314i bk11: 0a 107314i bk12: 0a 107314i bk13: 0a 107314i bk14: 0a 107314i bk15: 0a 107314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198198
Bank_Level_Parallism_Col = 1.197165
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.197165 

BW Util details:
bwutil = 0.000820 
total_CMD = 107314 
util_bw = 88 
Wasted_Col = 689 
Wasted_Row = 0 
Idle = 106537 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 629 
rwq = 0 
CCDLc_limit_alone = 629 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 107314 
n_nop = 107224 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 88 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000820 
Either_Row_CoL_Bus_Util = 0.000839 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00500401
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=107314 n_nop=107224 n_act=2 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00082
n_activity=2273 dram_eff=0.03872
bk0: 44a 106876i bk1: 44a 106894i bk2: 0a 107314i bk3: 0a 107314i bk4: 0a 107314i bk5: 0a 107314i bk6: 0a 107314i bk7: 0a 107314i bk8: 0a 107314i bk9: 0a 107314i bk10: 0a 107314i bk11: 0a 107314i bk12: 0a 107314i bk13: 0a 107314i bk14: 0a 107314i bk15: 0a 107314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.185464
Bank_Level_Parallism_Col = 1.184442
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.184442 

BW Util details:
bwutil = 0.000820 
total_CMD = 107314 
util_bw = 88 
Wasted_Col = 710 
Wasted_Row = 0 
Idle = 106516 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 647 
rwq = 0 
CCDLc_limit_alone = 647 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 107314 
n_nop = 107224 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 88 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000820 
Either_Row_CoL_Bus_Util = 0.000839 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00774363
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=107314 n_nop=107224 n_act=2 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00082
n_activity=2411 dram_eff=0.0365
bk0: 44a 106899i bk1: 44a 106908i bk2: 0a 107314i bk3: 0a 107314i bk4: 0a 107314i bk5: 0a 107314i bk6: 0a 107314i bk7: 0a 107314i bk8: 0a 107314i bk9: 0a 107314i bk10: 0a 107314i bk11: 0a 107314i bk12: 0a 107314i bk13: 0a 107314i bk14: 0a 107314i bk15: 0a 107314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.248626
Bank_Level_Parallism_Col = 1.247593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.247593 

BW Util details:
bwutil = 0.000820 
total_CMD = 107314 
util_bw = 88 
Wasted_Col = 640 
Wasted_Row = 0 
Idle = 106586 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 107314 
n_nop = 107224 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 88 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000820 
Either_Row_CoL_Bus_Util = 0.000839 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00510651

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56, Miss = 44, Miss_rate = 0.786, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 44, Miss_rate = 0.786, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 56, Miss = 44, Miss_rate = 0.786, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 61, Miss = 44, Miss_rate = 0.721, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 54, Miss = 44, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 58, Miss = 46, Miss_rate = 0.793, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 55, Miss = 44, Miss_rate = 0.800, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 57, Miss = 44, Miss_rate = 0.772, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 59, Miss = 48, Miss_rate = 0.814, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 59, Miss = 48, Miss_rate = 0.814, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 60, Miss = 48, Miss_rate = 0.800, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 48, Miss_rate = 0.750, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 59, Miss = 48, Miss_rate = 0.814, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 59, Miss = 48, Miss_rate = 0.814, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 61, Miss = 48, Miss_rate = 0.787, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 60, Miss = 48, Miss_rate = 0.800, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 60, Miss = 48, Miss_rate = 0.800, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 58, Miss = 48, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 63, Miss = 48, Miss_rate = 0.762, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[19]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 60, Miss = 48, Miss_rate = 0.800, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 59, Miss = 48, Miss_rate = 0.814, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 58, Miss = 48, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 62, Miss = 48, Miss_rate = 0.774, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[24]: Access = 59, Miss = 48, Miss_rate = 0.814, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 59, Miss = 48, Miss_rate = 0.814, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 63, Miss = 48, Miss_rate = 0.762, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 66, Miss = 48, Miss_rate = 0.727, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[28]: Access = 59, Miss = 48, Miss_rate = 0.814, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 59, Miss = 48, Miss_rate = 0.814, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 59, Miss = 48, Miss_rate = 0.814, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 61, Miss = 48, Miss_rate = 0.787, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1884
L2_total_cache_misses = 1500
L2_total_cache_miss_rate = 0.7962
L2_total_cache_pending_hits = 63
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1030
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 63
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 187
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1572
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 312
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1884
icnt_total_pkts_simt_to_mem=1884
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1884
Req_Network_cycles = 18395
Req_Network_injected_packets_per_cycle =       0.1024 
Req_Network_conflicts_per_cycle =       0.0008
Req_Network_conflicts_per_cycle_util =       0.0230
Req_Bank_Level_Parallism =       2.8896
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0032

Reply_Network_injected_packets_num = 1884
Reply_Network_cycles = 18395
Reply_Network_injected_packets_per_cycle =        0.1024
Reply_Network_conflicts_per_cycle =        0.0553
Reply_Network_conflicts_per_cycle_util =       1.4883
Reply_Bank_Level_Parallism =       2.7544
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0021
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0027
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 113480 (inst/sec)
gpgpu_simulation_rate = 4598 (cycle/sec)
gpgpu_silicon_slowdown = 260983x
Processing kernel ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-3.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 3
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fac8b000000
-local mem base_addr = 0x00007fac89000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-3.traceg
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 3
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 9000
gpu_sim_insn = 226960
gpu_ipc =      25.2178
gpu_tot_sim_cycle = 27395
gpu_tot_sim_insn = 680880
gpu_tot_ipc =      24.8542
gpu_tot_issued_cta = 15
gpu_occupancy = 16.4420% 
gpu_tot_occupancy = 16.4493% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1047
partiton_level_parallism_total  =       0.1032
partiton_level_parallism_util =       2.8119
partiton_level_parallism_util_total  =       2.8632
L2_BW  =       4.0192 GB/Sec
L2_BW_total  =       3.9612 GB/Sec
gpu_total_sim_rate=136176

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 45
	L1D_cache_core[1]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 36
	L1D_cache_core[2]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 44
	L1D_cache_core[3]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 50
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 32
	L1D_cache_core[6]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 48
	L1D_cache_core[7]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 45
	L1D_cache_core[8]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 34
	L1D_cache_core[9]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 38
	L1D_cache_core[11]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 35
	L1D_cache_core[12]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 51
	L1D_cache_core[13]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 34
	L1D_cache_core[14]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3330
	L1D_total_cache_misses = 2742
	L1D_total_cache_miss_rate = 0.8234
	L1D_total_cache_pending_hits = 504
	L1D_total_cache_reservation_fails = 492
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 504
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 249
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
201, 201, 201, 201, 201, 201, 201, 201, 
gpgpu_n_tot_thrd_icount = 768480
gpgpu_n_tot_w_icount = 24015
gpgpu_n_stall_shd_mem = 585
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2358
gpgpu_n_mem_write_global = 468
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18360
gpgpu_n_store_insn = 3000
gpgpu_n_shmem_insn = 91560
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 585
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4912	W0_Idle:46342	W0_Scoreboard:201569	W1:0	W2:0	W3:0	W4:0	W5:24	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:60	W17:48	W18:48	W19:48	W20:48	W21:12	W22:0	W23:0	W24:0	W25:0	W26:0	W27:660	W28:336	W29:336	W30:336	W31:336	W32:19329
single_issue_nums: WS0:6015	WS1:6000	WS2:6000	WS3:6000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18864 {8:2358,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18720 {40:468,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 94320 {40:2358,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3744 {8:468,}
maxmflatency = 672 
max_icnt2mem_latency = 69 
maxmrqlatency = 22 
max_icnt2sh_latency = 15 
averagemflatency = 535 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:1687 	167 	19 	46 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	677 	63 	2086 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2767 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2341 	437 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	3 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5193      5200      8600      8592         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5197      5202      8591      8596         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5191      5183      8606      8603         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5180      5185      8597      8594         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5193      5201      8599      8623         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5197      5202      8615      8610         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5192      5184      8591      8589         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5180      5185      8582      8580         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5201      5197      8585      8599         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5188      5187      8595      8593         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5184      5180      8445         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5185      5193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5193      5198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5197      5192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5189      5181         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5180      5185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 60.000000 60.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 60.000000 60.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 60.000000 60.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 60.000000 60.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 60.000000 60.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 60.000000 60.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 60.000000 60.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 60.000000 60.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 60.000000 60.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 60.000000 57.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 60.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 60.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 60.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 60.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 60.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 60.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2000/53 = 37.735847
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        60        60         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        60        60         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        60        60         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        60        60         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        60        60         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        60        60         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        60        60         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        60        60         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        60        60         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        60        57         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        60        60         3         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        60        60         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        60        60         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        60        60         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        60        60         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        60        60         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2000
min_bank_accesses = 0!
chip skew: 128/120 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        743       761       660       654    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        760       828       655       651    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        767       750       820       658    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        760       742       653       648    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        733       755       652       665    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        755       815       659       660    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        753       764       813       654    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        752       764       652       649    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        746       753       649       661    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        808       681       665       656    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        742       771       646    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        771       733    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        754       743    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        778       813    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        764       764    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        764       743    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        660       667       667       662         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        666       667       664       657         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        657       655       658       664         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        652       655       657       651         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        665       666       656       668         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        668       669       660       663         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        656       655       663       659         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        654       658       657       653         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        669       672       653       665         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        666       648       669       659         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        662       656       648         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        659       671         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        660       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        667       659         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        665       656         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        652       656         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159822 n_nop=159690 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008009
n_activity=3562 dram_eff=0.03593
bk0: 60a 159308i bk1: 60a 159277i bk2: 4a 159681i bk3: 4a 159681i bk4: 0a 159822i bk5: 0a 159822i bk6: 0a 159822i bk7: 0a 159822i bk8: 0a 159822i bk9: 0a 159822i bk10: 0a 159822i bk11: 0a 159822i bk12: 0a 159822i bk13: 0a 159822i bk14: 0a 159822i bk15: 0a 159822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.260944
Bank_Level_Parallism_Col = 1.259673
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.259673 

BW Util details:
bwutil = 0.000801 
total_CMD = 159822 
util_bw = 128 
Wasted_Col = 1037 
Wasted_Row = 0 
Idle = 158657 

BW Util Bottlenecks: 
RCDc_limit = 376 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 917 
rwq = 0 
CCDLc_limit_alone = 917 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159822 
n_nop = 159690 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000801 
Either_Row_CoL_Bus_Util = 0.000826 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00819036
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159822 n_nop=159690 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008009
n_activity=3824 dram_eff=0.03347
bk0: 60a 159302i bk1: 60a 159290i bk2: 4a 159681i bk3: 4a 159699i bk4: 0a 159822i bk5: 0a 159822i bk6: 0a 159822i bk7: 0a 159822i bk8: 0a 159822i bk9: 0a 159822i bk10: 0a 159822i bk11: 0a 159822i bk12: 0a 159822i bk13: 0a 159822i bk14: 0a 159822i bk15: 0a 159822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221658
Bank_Level_Parallism_Col = 1.220339
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.220339 

BW Util details:
bwutil = 0.000801 
total_CMD = 159822 
util_bw = 128 
Wasted_Col = 1054 
Wasted_Row = 0 
Idle = 158640 

BW Util Bottlenecks: 
RCDc_limit = 388 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 898 
rwq = 0 
CCDLc_limit_alone = 898 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159822 
n_nop = 159690 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000801 
Either_Row_CoL_Bus_Util = 0.000826 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00625696
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159822 n_nop=159690 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008009
n_activity=4021 dram_eff=0.03183
bk0: 60a 159283i bk1: 60a 159303i bk2: 4a 159670i bk3: 4a 159681i bk4: 0a 159822i bk5: 0a 159822i bk6: 0a 159822i bk7: 0a 159822i bk8: 0a 159822i bk9: 0a 159822i bk10: 0a 159822i bk11: 0a 159822i bk12: 0a 159822i bk13: 0a 159822i bk14: 0a 159822i bk15: 0a 159822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224338
Bank_Level_Parallism_Col = 1.213930
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.213930 

BW Util details:
bwutil = 0.000801 
total_CMD = 159822 
util_bw = 128 
Wasted_Col = 1080 
Wasted_Row = 0 
Idle = 158614 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 923 
rwq = 0 
CCDLc_limit_alone = 923 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159822 
n_nop = 159690 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000801 
Either_Row_CoL_Bus_Util = 0.000826 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00690143
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159822 n_nop=159690 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008009
n_activity=3625 dram_eff=0.03531
bk0: 60a 159344i bk1: 60a 159322i bk2: 4a 159669i bk3: 4a 159681i bk4: 0a 159822i bk5: 0a 159822i bk6: 0a 159822i bk7: 0a 159822i bk8: 0a 159822i bk9: 0a 159822i bk10: 0a 159822i bk11: 0a 159822i bk12: 0a 159822i bk13: 0a 159822i bk14: 0a 159822i bk15: 0a 159822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.309635
Bank_Level_Parallism_Col = 1.297095
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.297095 

BW Util details:
bwutil = 0.000801 
total_CMD = 159822 
util_bw = 128 
Wasted_Col = 941 
Wasted_Row = 0 
Idle = 158753 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 829 
rwq = 0 
CCDLc_limit_alone = 829 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159822 
n_nop = 159690 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000801 
Either_Row_CoL_Bus_Util = 0.000826 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00780243
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159822 n_nop=159690 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008009
n_activity=3656 dram_eff=0.03501
bk0: 60a 159321i bk1: 60a 159290i bk2: 4a 159695i bk3: 4a 159681i bk4: 0a 159822i bk5: 0a 159822i bk6: 0a 159822i bk7: 0a 159822i bk8: 0a 159822i bk9: 0a 159822i bk10: 0a 159822i bk11: 0a 159822i bk12: 0a 159822i bk13: 0a 159822i bk14: 0a 159822i bk15: 0a 159822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.162734
Bank_Level_Parallism_Col = 1.161369
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161369 

BW Util details:
bwutil = 0.000801 
total_CMD = 159822 
util_bw = 128 
Wasted_Col = 1101 
Wasted_Row = 0 
Idle = 158593 

BW Util Bottlenecks: 
RCDc_limit = 385 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 884 
rwq = 0 
CCDLc_limit_alone = 884 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159822 
n_nop = 159690 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000801 
Either_Row_CoL_Bus_Util = 0.000826 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00775863
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159822 n_nop=159690 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008009
n_activity=3366 dram_eff=0.03803
bk0: 60a 159290i bk1: 60a 159226i bk2: 4a 159681i bk3: 4a 159680i bk4: 0a 159822i bk5: 0a 159822i bk6: 0a 159822i bk7: 0a 159822i bk8: 0a 159822i bk9: 0a 159822i bk10: 0a 159822i bk11: 0a 159822i bk12: 0a 159822i bk13: 0a 159822i bk14: 0a 159822i bk15: 0a 159822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.272953
Bank_Level_Parallism_Col = 1.271748
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.271748 

BW Util details:
bwutil = 0.000801 
total_CMD = 159822 
util_bw = 128 
Wasted_Col = 1081 
Wasted_Row = 0 
Idle = 158613 

BW Util Bottlenecks: 
RCDc_limit = 386 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 988 
rwq = 0 
CCDLc_limit_alone = 988 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159822 
n_nop = 159690 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000801 
Either_Row_CoL_Bus_Util = 0.000826 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00845941
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159822 n_nop=159690 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008009
n_activity=3568 dram_eff=0.03587
bk0: 60a 159274i bk1: 60a 159343i bk2: 4a 159688i bk3: 4a 159681i bk4: 0a 159822i bk5: 0a 159822i bk6: 0a 159822i bk7: 0a 159822i bk8: 0a 159822i bk9: 0a 159822i bk10: 0a 159822i bk11: 0a 159822i bk12: 0a 159822i bk13: 0a 159822i bk14: 0a 159822i bk15: 0a 159822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.264368
Bank_Level_Parallism_Col = 1.247121
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.247121 

BW Util details:
bwutil = 0.000801 
total_CMD = 159822 
util_bw = 128 
Wasted_Col = 1003 
Wasted_Row = 0 
Idle = 158691 

BW Util Bottlenecks: 
RCDc_limit = 384 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 873 
rwq = 0 
CCDLc_limit_alone = 873 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159822 
n_nop = 159690 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000801 
Either_Row_CoL_Bus_Util = 0.000826 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00458635
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159822 n_nop=159690 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008009
n_activity=3592 dram_eff=0.03563
bk0: 60a 159302i bk1: 60a 159297i bk2: 4a 159664i bk3: 4a 159681i bk4: 0a 159822i bk5: 0a 159822i bk6: 0a 159822i bk7: 0a 159822i bk8: 0a 159822i bk9: 0a 159822i bk10: 0a 159822i bk11: 0a 159822i bk12: 0a 159822i bk13: 0a 159822i bk14: 0a 159822i bk15: 0a 159822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.311943
Bank_Level_Parallism_Col = 1.295536
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.295536 

BW Util details:
bwutil = 0.000801 
total_CMD = 159822 
util_bw = 128 
Wasted_Col = 994 
Wasted_Row = 0 
Idle = 158700 

BW Util Bottlenecks: 
RCDc_limit = 383 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 905 
rwq = 0 
CCDLc_limit_alone = 905 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159822 
n_nop = 159690 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000801 
Either_Row_CoL_Bus_Util = 0.000826 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00847818
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159822 n_nop=159690 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008009
n_activity=3689 dram_eff=0.0347
bk0: 60a 159282i bk1: 60a 159287i bk2: 4a 159681i bk3: 4a 159681i bk4: 0a 159822i bk5: 0a 159822i bk6: 0a 159822i bk7: 0a 159822i bk8: 0a 159822i bk9: 0a 159822i bk10: 0a 159822i bk11: 0a 159822i bk12: 0a 159822i bk13: 0a 159822i bk14: 0a 159822i bk15: 0a 159822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.181384
Bank_Level_Parallism_Col = 1.175299
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175299 

BW Util details:
bwutil = 0.000801 
total_CMD = 159822 
util_bw = 128 
Wasted_Col = 1129 
Wasted_Row = 0 
Idle = 158565 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 935 
rwq = 0 
CCDLc_limit_alone = 935 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159822 
n_nop = 159690 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000801 
Either_Row_CoL_Bus_Util = 0.000826 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00778366
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159822 n_nop=159693 n_act=4 n_pre=0 n_ref_event=0 n_req=125 n_rd=125 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007821
n_activity=3640 dram_eff=0.03434
bk0: 60a 159235i bk1: 57a 159330i bk2: 4a 159664i bk3: 4a 159681i bk4: 0a 159822i bk5: 0a 159822i bk6: 0a 159822i bk7: 0a 159822i bk8: 0a 159822i bk9: 0a 159822i bk10: 0a 159822i bk11: 0a 159822i bk12: 0a 159822i bk13: 0a 159822i bk14: 0a 159822i bk15: 0a 159822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968000
Row_Buffer_Locality_read = 0.968000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.228945
Bank_Level_Parallism_Col = 1.194922
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.194922 

BW Util details:
bwutil = 0.000782 
total_CMD = 159822 
util_bw = 125 
Wasted_Col = 1098 
Wasted_Row = 0 
Idle = 158599 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 922 
rwq = 0 
CCDLc_limit_alone = 922 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159822 
n_nop = 159693 
Read = 125 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 125 
total_req = 125 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 125 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000782 
Either_Row_CoL_Bus_Util = 0.000807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00633204
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159822 n_nop=159696 n_act=3 n_pre=0 n_ref_event=0 n_req=123 n_rd=123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007696
n_activity=3637 dram_eff=0.03382
bk0: 60a 159302i bk1: 60a 159314i bk2: 3a 159709i bk3: 0a 159822i bk4: 0a 159822i bk5: 0a 159822i bk6: 0a 159822i bk7: 0a 159822i bk8: 0a 159822i bk9: 0a 159822i bk10: 0a 159822i bk11: 0a 159822i bk12: 0a 159822i bk13: 0a 159822i bk14: 0a 159822i bk15: 0a 159822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.172542
Bank_Level_Parallism_Col = 1.166357
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166357 

BW Util details:
bwutil = 0.000770 
total_CMD = 159822 
util_bw = 123 
Wasted_Col = 955 
Wasted_Row = 0 
Idle = 158744 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 813 
rwq = 0 
CCDLc_limit_alone = 813 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159822 
n_nop = 159696 
Read = 123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 123 
total_req = 123 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 123 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000770 
Either_Row_CoL_Bus_Util = 0.000788 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00547484
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159822 n_nop=159700 n_act=2 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007508
n_activity=3446 dram_eff=0.03482
bk0: 60a 159271i bk1: 60a 159273i bk2: 0a 159822i bk3: 0a 159822i bk4: 0a 159822i bk5: 0a 159822i bk6: 0a 159822i bk7: 0a 159822i bk8: 0a 159822i bk9: 0a 159822i bk10: 0a 159822i bk11: 0a 159822i bk12: 0a 159822i bk13: 0a 159822i bk14: 0a 159822i bk15: 0a 159822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.156398
Bank_Level_Parallism_Col = 1.155598
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.155598 

BW Util details:
bwutil = 0.000751 
total_CMD = 159822 
util_bw = 120 
Wasted_Col = 935 
Wasted_Row = 0 
Idle = 158767 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 887 
rwq = 0 
CCDLc_limit_alone = 887 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159822 
n_nop = 159700 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 120 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000763 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00544356
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159822 n_nop=159700 n_act=2 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007508
n_activity=3481 dram_eff=0.03447
bk0: 60a 159271i bk1: 60a 159314i bk2: 0a 159822i bk3: 0a 159822i bk4: 0a 159822i bk5: 0a 159822i bk6: 0a 159822i bk7: 0a 159822i bk8: 0a 159822i bk9: 0a 159822i bk10: 0a 159822i bk11: 0a 159822i bk12: 0a 159822i bk13: 0a 159822i bk14: 0a 159822i bk15: 0a 159822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.165020
Bank_Level_Parallism_Col = 1.164194
Bank_Level_Parallism_Ready = 1.008333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164194 

BW Util details:
bwutil = 0.000751 
total_CMD = 159822 
util_bw = 120 
Wasted_Col = 892 
Wasted_Row = 0 
Idle = 158810 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 840 
rwq = 0 
CCDLc_limit_alone = 840 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159822 
n_nop = 159700 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 120 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000763 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00418591
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159822 n_nop=159700 n_act=2 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007508
n_activity=3456 dram_eff=0.03472
bk0: 60a 159304i bk1: 60a 159271i bk2: 0a 159822i bk3: 0a 159822i bk4: 0a 159822i bk5: 0a 159822i bk6: 0a 159822i bk7: 0a 159822i bk8: 0a 159822i bk9: 0a 159822i bk10: 0a 159822i bk11: 0a 159822i bk12: 0a 159822i bk13: 0a 159822i bk14: 0a 159822i bk15: 0a 159822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.170276
Bank_Level_Parallism_Col = 1.169458
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169458 

BW Util details:
bwutil = 0.000751 
total_CMD = 159822 
util_bw = 120 
Wasted_Col = 896 
Wasted_Row = 0 
Idle = 158806 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 850 
rwq = 0 
CCDLc_limit_alone = 850 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159822 
n_nop = 159700 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 120 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000763 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00381049
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159822 n_nop=159700 n_act=2 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007508
n_activity=3017 dram_eff=0.03977
bk0: 60a 159266i bk1: 60a 159315i bk2: 0a 159822i bk3: 0a 159822i bk4: 0a 159822i bk5: 0a 159822i bk6: 0a 159822i bk7: 0a 159822i bk8: 0a 159822i bk9: 0a 159822i bk10: 0a 159822i bk11: 0a 159822i bk12: 0a 159822i bk13: 0a 159822i bk14: 0a 159822i bk15: 0a 159822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.177114
Bank_Level_Parallism_Col = 1.176295
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.176295 

BW Util details:
bwutil = 0.000751 
total_CMD = 159822 
util_bw = 120 
Wasted_Col = 885 
Wasted_Row = 0 
Idle = 158817 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 844 
rwq = 0 
CCDLc_limit_alone = 844 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159822 
n_nop = 159700 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 120 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000763 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0055249
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159822 n_nop=159700 n_act=2 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007508
n_activity=3263 dram_eff=0.03678
bk0: 60a 159306i bk1: 60a 159298i bk2: 0a 159822i bk3: 0a 159822i bk4: 0a 159822i bk5: 0a 159822i bk6: 0a 159822i bk7: 0a 159822i bk8: 0a 159822i bk9: 0a 159822i bk10: 0a 159822i bk11: 0a 159822i bk12: 0a 159822i bk13: 0a 159822i bk14: 0a 159822i bk15: 0a 159822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.188525
Bank_Level_Parallism_Col = 1.187692
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.187692 

BW Util details:
bwutil = 0.000751 
total_CMD = 159822 
util_bw = 120 
Wasted_Col = 856 
Wasted_Row = 0 
Idle = 158846 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 816 
rwq = 0 
CCDLc_limit_alone = 816 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159822 
n_nop = 159700 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 120 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000763 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00386054

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89, Miss = 68, Miss_rate = 0.764, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 89, Miss = 68, Miss_rate = 0.764, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 92, Miss = 68, Miss_rate = 0.739, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 98, Miss = 68, Miss_rate = 0.694, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 89, Miss = 68, Miss_rate = 0.764, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 68, Miss_rate = 0.739, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 88, Miss = 68, Miss_rate = 0.773, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 90, Miss = 68, Miss_rate = 0.756, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 88, Miss = 68, Miss_rate = 0.773, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 88, Miss = 68, Miss_rate = 0.773, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 91, Miss = 68, Miss_rate = 0.747, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 95, Miss = 68, Miss_rate = 0.716, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 89, Miss = 68, Miss_rate = 0.764, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 91, Miss = 68, Miss_rate = 0.747, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 90, Miss = 68, Miss_rate = 0.756, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 89, Miss = 68, Miss_rate = 0.764, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 89, Miss = 68, Miss_rate = 0.764, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 88, Miss = 68, Miss_rate = 0.773, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 96, Miss = 68, Miss_rate = 0.708, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[19]: Access = 67, Miss = 62, Miss_rate = 0.925, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 85, Miss = 64, Miss_rate = 0.753, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 89, Miss = 67, Miss_rate = 0.753, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 83, Miss = 64, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 87, Miss = 64, Miss_rate = 0.736, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[24]: Access = 84, Miss = 64, Miss_rate = 0.762, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 85, Miss = 64, Miss_rate = 0.753, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 90, Miss = 64, Miss_rate = 0.711, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 93, Miss = 64, Miss_rate = 0.688, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[28]: Access = 86, Miss = 64, Miss_rate = 0.744, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 86, Miss = 64, Miss_rate = 0.744, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[30]: Access = 84, Miss = 64, Miss_rate = 0.762, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 86, Miss = 64, Miss_rate = 0.744, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 2826
L2_total_cache_misses = 2125
L2_total_cache_miss_rate = 0.7519
L2_total_cache_pending_hits = 90
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 501
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1499
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 90
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 343
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2826
icnt_total_pkts_simt_to_mem=2826
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2826
Req_Network_cycles = 27395
Req_Network_injected_packets_per_cycle =       0.1032 
Req_Network_conflicts_per_cycle =       0.0014
Req_Network_conflicts_per_cycle_util =       0.0395
Req_Bank_Level_Parallism =       2.8632
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0032

Reply_Network_injected_packets_num = 2826
Reply_Network_cycles = 27395
Reply_Network_injected_packets_per_cycle =        0.1032
Reply_Network_conflicts_per_cycle =        0.0575
Reply_Network_conflicts_per_cycle_util =       1.5227
Reply_Bank_Level_Parallism =       2.7304
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0023
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0027
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 136176 (inst/sec)
gpgpu_simulation_rate = 5479 (cycle/sec)
gpgpu_silicon_slowdown = 219018x
Processing kernel ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-4.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 4
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fac8b000000
-local mem base_addr = 0x00007fac89000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-4.traceg
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 4
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 8222
gpu_sim_insn = 189936
gpu_ipc =      23.1009
gpu_tot_sim_cycle = 35617
gpu_tot_sim_insn = 870816
gpu_tot_ipc =      24.4494
gpu_tot_issued_cta = 20
gpu_occupancy = 16.3967% 
gpu_tot_occupancy = 16.4382% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0990
partiton_level_parallism_total  =       0.1022
partiton_level_parallism_util =       2.7593
partiton_level_parallism_util_total  =       2.8393
L2_BW  =       3.8017 GB/Sec
L2_BW_total  =       3.9244 GB/Sec
gpu_total_sim_rate=124402

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 45
	L1D_cache_core[1]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 36
	L1D_cache_core[2]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 44
	L1D_cache_core[3]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 50
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 32
	L1D_cache_core[6]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 48
	L1D_cache_core[7]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 45
	L1D_cache_core[8]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 34
	L1D_cache_core[9]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 38
	L1D_cache_core[11]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 35
	L1D_cache_core[12]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 51
	L1D_cache_core[13]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 34
	L1D_cache_core[14]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 231, Miss = 189, Miss_rate = 0.818, Pending_hits = 35, Reservation_fails = 36
	L1D_cache_core[16]: Access = 237, Miss = 195, Miss_rate = 0.823, Pending_hits = 35, Reservation_fails = 38
	L1D_cache_core[17]: Access = 237, Miss = 195, Miss_rate = 0.823, Pending_hits = 35, Reservation_fails = 36
	L1D_cache_core[18]: Access = 237, Miss = 195, Miss_rate = 0.823, Pending_hits = 35, Reservation_fails = 39
	L1D_cache_core[19]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4284
	L1D_total_cache_misses = 3528
	L1D_total_cache_miss_rate = 0.8235
	L1D_total_cache_pending_hits = 644
	L1D_total_cache_reservation_fails = 641
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 644
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 625

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 305
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 336
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
201, 201, 201, 201, 201, 201, 201, 201, 
gpgpu_n_tot_thrd_icount = 982400
gpgpu_n_tot_w_icount = 30700
gpgpu_n_stall_shd_mem = 759
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3015
gpgpu_n_mem_write_global = 625
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23440
gpgpu_n_store_insn = 4000
gpgpu_n_shmem_insn = 115880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 759
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6300	W0_Idle:59505	W0_Scoreboard:254367	W1:0	W2:0	W3:0	W4:7	W5:25	W6:0	W7:0	W8:0	W9:19	W10:16	W11:16	W12:16	W13:4	W14:0	W15:0	W16:60	W17:48	W18:48	W19:48	W20:48	W21:12	W22:0	W23:1	W24:0	W25:0	W26:0	W27:731	W28:469	W29:448	W30:448	W31:448	W32:24748
single_issue_nums: WS0:7690	WS1:7670	WS2:7670	WS3:7670	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24120 {8:3015,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25000 {40:625,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120600 {40:3015,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5000 {8:625,}
maxmflatency = 672 
max_icnt2mem_latency = 69 
maxmrqlatency = 22 
max_icnt2sh_latency = 15 
averagemflatency = 539 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:2114 	212 	24 	49 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	949 	81 	2610 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3563 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3046 	545 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	3 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5193      5200      8600      8592         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5197      5202      8591      8596         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5191      5183      8606      8603         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5180      5185      8597      8594         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5193      5201      8599      8623         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5197      5202      8615      8610         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5192      5184      8591      8589         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5180      5185      8582      8580         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5201      5197      8585      8599         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5188      5187      8595      8593         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5184      5180      8445      5523         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5185      5193      5503      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5193      5198      5519      5516         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5197      5192      5552      5542         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5189      5181      5539      5517         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5180      5185      5513      5511         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 60.000000 60.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 60.000000 60.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 60.000000 60.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 60.000000 60.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 60.000000 60.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 60.000000 60.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 60.000000 60.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 60.000000 60.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 60.000000 60.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 60.000000 57.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 60.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 60.000000 60.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 60.000000 60.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 60.000000 60.000000 20.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 60.000000 60.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 60.000000 60.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2500/64 = 39.062500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        60        60        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        60        60        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        60        60        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        60        60        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        60        60        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        60        60        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        60        60        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        60        60        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        60        60        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        60        57        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        60        60        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        60        60        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        60        60        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        60        60        20        19         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        60        60        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        60        60        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2500
min_bank_accesses = 0!
chip skew: 160/149 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        780       798       643       640    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        798       873       638       674    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        804       787       734       643    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        796       778       671       701    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        770       792       639       643    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        792       861       643       704    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        791       800       704       641    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        787       801       670       699    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        783       790       641       645    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        853       694       644       713    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        779       807       641       638    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        807       769       706       674    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        790       780       643       639    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        815       859       641       734    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        801       800       719       639    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        800       780       719       640    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        660       667       667       662         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        666       667       664       657         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        657       655       658       664         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        652       655       657       651         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        665       666       656       668         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        668       669       660       663         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        656       655       663       659         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        654       658       657       653         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        669       672       653       665         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        666       648       669       659         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        662       656       648       649         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        659       671       652       652         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        660       667       652       652         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        667       659       652       653         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        665       656       652       657         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        652       656       659       649         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207790 n_nop=207626 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00077
n_activity=4395 dram_eff=0.03641
bk0: 60a 207276i bk1: 60a 207245i bk2: 20a 207557i bk3: 20a 207537i bk4: 0a 207790i bk5: 0a 207790i bk6: 0a 207790i bk7: 0a 207790i bk8: 0a 207790i bk9: 0a 207790i bk10: 0a 207790i bk11: 0a 207790i bk12: 0a 207790i bk13: 0a 207790i bk14: 0a 207790i bk15: 0a 207790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239099
Bank_Level_Parallism_Col = 1.237991
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.237991 

BW Util details:
bwutil = 0.000770 
total_CMD = 207790 
util_bw = 160 
Wasted_Col = 1216 
Wasted_Row = 0 
Idle = 206414 

BW Util Bottlenecks: 
RCDc_limit = 376 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1113 
rwq = 0 
CCDLc_limit_alone = 1113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207790 
n_nop = 207626 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000770 
Either_Row_CoL_Bus_Util = 0.000789 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00655469
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207790 n_nop=207626 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00077
n_activity=4734 dram_eff=0.0338
bk0: 60a 207270i bk1: 60a 207258i bk2: 20a 207548i bk3: 20a 207575i bk4: 0a 207790i bk5: 0a 207790i bk6: 0a 207790i bk7: 0a 207790i bk8: 0a 207790i bk9: 0a 207790i bk10: 0a 207790i bk11: 0a 207790i bk12: 0a 207790i bk13: 0a 207790i bk14: 0a 207790i bk15: 0a 207790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.202450
Bank_Level_Parallism_Col = 1.201299
Bank_Level_Parallism_Ready = 1.006250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.201299 

BW Util details:
bwutil = 0.000770 
total_CMD = 207790 
util_bw = 160 
Wasted_Col = 1228 
Wasted_Row = 0 
Idle = 206402 

BW Util Bottlenecks: 
RCDc_limit = 388 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1085 
rwq = 0 
CCDLc_limit_alone = 1085 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207790 
n_nop = 207626 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000770 
Either_Row_CoL_Bus_Util = 0.000789 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00501949
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207790 n_nop=207626 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00077
n_activity=5098 dram_eff=0.03138
bk0: 60a 207251i bk1: 60a 207271i bk2: 20a 207541i bk3: 20a 207534i bk4: 0a 207790i bk5: 0a 207790i bk6: 0a 207790i bk7: 0a 207790i bk8: 0a 207790i bk9: 0a 207790i bk10: 0a 207790i bk11: 0a 207790i bk12: 0a 207790i bk13: 0a 207790i bk14: 0a 207790i bk15: 0a 207790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.188276
Bank_Level_Parallism_Col = 1.179558
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.179558 

BW Util details:
bwutil = 0.000770 
total_CMD = 207790 
util_bw = 160 
Wasted_Col = 1290 
Wasted_Row = 0 
Idle = 206340 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1133 
rwq = 0 
CCDLc_limit_alone = 1133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207790 
n_nop = 207626 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000770 
Either_Row_CoL_Bus_Util = 0.000789 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00560181
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207790 n_nop=207626 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00077
n_activity=4493 dram_eff=0.03561
bk0: 60a 207312i bk1: 60a 207290i bk2: 20a 207535i bk3: 20a 207560i bk4: 0a 207790i bk5: 0a 207790i bk6: 0a 207790i bk7: 0a 207790i bk8: 0a 207790i bk9: 0a 207790i bk10: 0a 207790i bk11: 0a 207790i bk12: 0a 207790i bk13: 0a 207790i bk14: 0a 207790i bk15: 0a 207790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.266979
Bank_Level_Parallism_Col = 1.256450
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.256450 

BW Util details:
bwutil = 0.000770 
total_CMD = 207790 
util_bw = 160 
Wasted_Col = 1121 
Wasted_Row = 0 
Idle = 206509 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1016 
rwq = 0 
CCDLc_limit_alone = 1016 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207790 
n_nop = 207626 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000770 
Either_Row_CoL_Bus_Util = 0.000789 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00619375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207790 n_nop=207626 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00077
n_activity=4471 dram_eff=0.03579
bk0: 60a 207289i bk1: 60a 207258i bk2: 20a 207529i bk3: 20a 207561i bk4: 0a 207790i bk5: 0a 207790i bk6: 0a 207790i bk7: 0a 207790i bk8: 0a 207790i bk9: 0a 207790i bk10: 0a 207790i bk11: 0a 207790i bk12: 0a 207790i bk13: 0a 207790i bk14: 0a 207790i bk15: 0a 207790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.135628
Bank_Level_Parallism_Col = 1.134459
Bank_Level_Parallism_Ready = 1.006250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.134459 

BW Util details:
bwutil = 0.000770 
total_CMD = 207790 
util_bw = 160 
Wasted_Col = 1322 
Wasted_Row = 0 
Idle = 206308 

BW Util Bottlenecks: 
RCDc_limit = 385 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1105 
rwq = 0 
CCDLc_limit_alone = 1105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207790 
n_nop = 207626 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000770 
Either_Row_CoL_Bus_Util = 0.000789 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00632369
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207790 n_nop=207626 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00077
n_activity=4199 dram_eff=0.0381
bk0: 60a 207258i bk1: 60a 207194i bk2: 20a 207528i bk3: 20a 207518i bk4: 0a 207790i bk5: 0a 207790i bk6: 0a 207790i bk7: 0a 207790i bk8: 0a 207790i bk9: 0a 207790i bk10: 0a 207790i bk11: 0a 207790i bk12: 0a 207790i bk13: 0a 207790i bk14: 0a 207790i bk15: 0a 207790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.223640
Bank_Level_Parallism_Col = 1.222596
Bank_Level_Parallism_Ready = 1.006250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.222596 

BW Util details:
bwutil = 0.000770 
total_CMD = 207790 
util_bw = 160 
Wasted_Col = 1329 
Wasted_Row = 0 
Idle = 206301 

BW Util Bottlenecks: 
RCDc_limit = 386 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1236 
rwq = 0 
CCDLc_limit_alone = 1236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207790 
n_nop = 207626 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000770 
Either_Row_CoL_Bus_Util = 0.000789 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0069782
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207790 n_nop=207626 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00077
n_activity=4552 dram_eff=0.03515
bk0: 60a 207242i bk1: 60a 207311i bk2: 20a 207563i bk3: 20a 207533i bk4: 0a 207790i bk5: 0a 207790i bk6: 0a 207790i bk7: 0a 207790i bk8: 0a 207790i bk9: 0a 207790i bk10: 0a 207790i bk11: 0a 207790i bk12: 0a 207790i bk13: 0a 207790i bk14: 0a 207790i bk15: 0a 207790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.222385
Bank_Level_Parallism_Col = 1.208059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.208059 

BW Util details:
bwutil = 0.000770 
total_CMD = 207790 
util_bw = 160 
Wasted_Col = 1207 
Wasted_Row = 0 
Idle = 206423 

BW Util Bottlenecks: 
RCDc_limit = 384 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1077 
rwq = 0 
CCDLc_limit_alone = 1077 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207790 
n_nop = 207626 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000770 
Either_Row_CoL_Bus_Util = 0.000789 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00385485
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207790 n_nop=207626 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00077
n_activity=4482 dram_eff=0.0357
bk0: 60a 207270i bk1: 60a 207265i bk2: 20a 207525i bk3: 20a 207536i bk4: 0a 207790i bk5: 0a 207790i bk6: 0a 207790i bk7: 0a 207790i bk8: 0a 207790i bk9: 0a 207790i bk10: 0a 207790i bk11: 0a 207790i bk12: 0a 207790i bk13: 0a 207790i bk14: 0a 207790i bk15: 0a 207790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.257476
Bank_Level_Parallism_Col = 1.243974
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.243974 

BW Util details:
bwutil = 0.000770 
total_CMD = 207790 
util_bw = 160 
Wasted_Col = 1211 
Wasted_Row = 0 
Idle = 206419 

BW Util Bottlenecks: 
RCDc_limit = 383 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1122 
rwq = 0 
CCDLc_limit_alone = 1122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207790 
n_nop = 207626 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000770 
Either_Row_CoL_Bus_Util = 0.000789 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00684826
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207790 n_nop=207634 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007315
n_activity=4268 dram_eff=0.03561
bk0: 60a 207250i bk1: 60a 207255i bk2: 16a 207552i bk3: 16a 207542i bk4: 0a 207790i bk5: 0a 207790i bk6: 0a 207790i bk7: 0a 207790i bk8: 0a 207790i bk9: 0a 207790i bk10: 0a 207790i bk11: 0a 207790i bk12: 0a 207790i bk13: 0a 207790i bk14: 0a 207790i bk15: 0a 207790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.168486
Bank_Level_Parallism_Col = 1.163251
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163251 

BW Util details:
bwutil = 0.000732 
total_CMD = 207790 
util_bw = 152 
Wasted_Col = 1314 
Wasted_Row = 0 
Idle = 206324 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1134 
rwq = 0 
CCDLc_limit_alone = 1134 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207790 
n_nop = 207634 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000732 
Either_Row_CoL_Bus_Util = 0.000751 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.006367
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207790 n_nop=207637 n_act=4 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007171
n_activity=4365 dram_eff=0.03414
bk0: 60a 207203i bk1: 57a 207298i bk2: 16a 207538i bk3: 16a 207585i bk4: 0a 207790i bk5: 0a 207790i bk6: 0a 207790i bk7: 0a 207790i bk8: 0a 207790i bk9: 0a 207790i bk10: 0a 207790i bk11: 0a 207790i bk12: 0a 207790i bk13: 0a 207790i bk14: 0a 207790i bk15: 0a 207790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.207020
Bank_Level_Parallism_Col = 1.177188
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.177188 

BW Util details:
bwutil = 0.000717 
total_CMD = 207790 
util_bw = 149 
Wasted_Col = 1247 
Wasted_Row = 0 
Idle = 206394 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1078 
rwq = 0 
CCDLc_limit_alone = 1078 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207790 
n_nop = 207637 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 149 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000717 
Either_Row_CoL_Bus_Util = 0.000736 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00508687
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207790 n_nop=207634 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007315
n_activity=4409 dram_eff=0.03447
bk0: 60a 207270i bk1: 60a 207282i bk2: 16a 207579i bk3: 16a 207557i bk4: 0a 207790i bk5: 0a 207790i bk6: 0a 207790i bk7: 0a 207790i bk8: 0a 207790i bk9: 0a 207790i bk10: 0a 207790i bk11: 0a 207790i bk12: 0a 207790i bk13: 0a 207790i bk14: 0a 207790i bk15: 0a 207790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.159172
Bank_Level_Parallism_Col = 1.154506
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154506 

BW Util details:
bwutil = 0.000732 
total_CMD = 207790 
util_bw = 152 
Wasted_Col = 1249 
Wasted_Row = 0 
Idle = 206389 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1036 
rwq = 0 
CCDLc_limit_alone = 1036 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207790 
n_nop = 207634 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000732 
Either_Row_CoL_Bus_Util = 0.000751 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00510612
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207790 n_nop=207634 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007315
n_activity=4639 dram_eff=0.03277
bk0: 60a 207239i bk1: 60a 207241i bk2: 16a 207587i bk3: 16a 207585i bk4: 0a 207790i bk5: 0a 207790i bk6: 0a 207790i bk7: 0a 207790i bk8: 0a 207790i bk9: 0a 207790i bk10: 0a 207790i bk11: 0a 207790i bk12: 0a 207790i bk13: 0a 207790i bk14: 0a 207790i bk15: 0a 207790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.203771
Bank_Level_Parallism_Col = 1.193900
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193900 

BW Util details:
bwutil = 0.000732 
total_CMD = 207790 
util_bw = 152 
Wasted_Col = 1227 
Wasted_Row = 0 
Idle = 206411 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1080 
rwq = 0 
CCDLc_limit_alone = 1080 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207790 
n_nop = 207634 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000732 
Either_Row_CoL_Bus_Util = 0.000751 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00604456
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207790 n_nop=207634 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007315
n_activity=4507 dram_eff=0.03373
bk0: 60a 207239i bk1: 60a 207282i bk2: 16a 207568i bk3: 16a 207580i bk4: 0a 207790i bk5: 0a 207790i bk6: 0a 207790i bk7: 0a 207790i bk8: 0a 207790i bk9: 0a 207790i bk10: 0a 207790i bk11: 0a 207790i bk12: 0a 207790i bk13: 0a 207790i bk14: 0a 207790i bk15: 0a 207790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.207201
Bank_Level_Parallism_Col = 1.197204
Bank_Level_Parallism_Ready = 1.006579
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.197204 

BW Util details:
bwutil = 0.000732 
total_CMD = 207790 
util_bw = 152 
Wasted_Col = 1209 
Wasted_Row = 0 
Idle = 206429 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1058 
rwq = 0 
CCDLc_limit_alone = 1058 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207790 
n_nop = 207634 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000732 
Either_Row_CoL_Bus_Util = 0.000751 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0057895
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207790 n_nop=207627 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007652
n_activity=4624 dram_eff=0.03439
bk0: 60a 207272i bk1: 60a 207239i bk2: 20a 207509i bk3: 19a 207554i bk4: 0a 207790i bk5: 0a 207790i bk6: 0a 207790i bk7: 0a 207790i bk8: 0a 207790i bk9: 0a 207790i bk10: 0a 207790i bk11: 0a 207790i bk12: 0a 207790i bk13: 0a 207790i bk14: 0a 207790i bk15: 0a 207790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.211806
Bank_Level_Parallism_Col = 1.210709
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.210709 

BW Util details:
bwutil = 0.000765 
total_CMD = 207790 
util_bw = 159 
Wasted_Col = 1281 
Wasted_Row = 0 
Idle = 206350 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1160 
rwq = 0 
CCDLc_limit_alone = 1160 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207790 
n_nop = 207627 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000765 
Either_Row_CoL_Bus_Util = 0.000784 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00622744
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207790 n_nop=207634 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007315
n_activity=3998 dram_eff=0.03802
bk0: 60a 207234i bk1: 60a 207283i bk2: 16a 207574i bk3: 16a 207565i bk4: 0a 207790i bk5: 0a 207790i bk6: 0a 207790i bk7: 0a 207790i bk8: 0a 207790i bk9: 0a 207790i bk10: 0a 207790i bk11: 0a 207790i bk12: 0a 207790i bk13: 0a 207790i bk14: 0a 207790i bk15: 0a 207790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.145228
Bank_Level_Parallism_Col = 1.144044
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144044 

BW Util details:
bwutil = 0.000732 
total_CMD = 207790 
util_bw = 152 
Wasted_Col = 1294 
Wasted_Row = 0 
Idle = 206344 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1080 
rwq = 0 
CCDLc_limit_alone = 1080 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207790 
n_nop = 207634 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000732 
Either_Row_CoL_Bus_Util = 0.000751 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00658838
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207790 n_nop=207634 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007315
n_activity=4175 dram_eff=0.03641
bk0: 60a 207274i bk1: 60a 207266i bk2: 16a 207547i bk3: 16a 207553i bk4: 0a 207790i bk5: 0a 207790i bk6: 0a 207790i bk7: 0a 207790i bk8: 0a 207790i bk9: 0a 207790i bk10: 0a 207790i bk11: 0a 207790i bk12: 0a 207790i bk13: 0a 207790i bk14: 0a 207790i bk15: 0a 207790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.263794
Bank_Level_Parallism_Col = 1.249054
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.249054 

BW Util details:
bwutil = 0.000732 
total_CMD = 207790 
util_bw = 152 
Wasted_Col = 1171 
Wasted_Row = 0 
Idle = 206467 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1069 
rwq = 0 
CCDLc_limit_alone = 1069 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207790 
n_nop = 207634 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000732 
Either_Row_CoL_Bus_Util = 0.000751 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00552

========= L2 cache stats =========
L2_cache_bank[0]: Access = 114, Miss = 84, Miss_rate = 0.737, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 114, Miss = 84, Miss_rate = 0.737, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 84, Miss_rate = 0.712, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 125, Miss = 84, Miss_rate = 0.672, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 114, Miss = 84, Miss_rate = 0.737, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 119, Miss = 84, Miss_rate = 0.706, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 114, Miss = 84, Miss_rate = 0.737, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 117, Miss = 84, Miss_rate = 0.718, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 113, Miss = 84, Miss_rate = 0.743, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 113, Miss = 84, Miss_rate = 0.743, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 118, Miss = 84, Miss_rate = 0.712, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 122, Miss = 84, Miss_rate = 0.689, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 114, Miss = 84, Miss_rate = 0.737, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 117, Miss = 84, Miss_rate = 0.718, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 116, Miss = 84, Miss_rate = 0.724, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 116, Miss = 84, Miss_rate = 0.724, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 110, Miss = 80, Miss_rate = 0.727, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 109, Miss = 80, Miss_rate = 0.734, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 121, Miss = 80, Miss_rate = 0.661, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[19]: Access = 82, Miss = 74, Miss_rate = 0.902, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 110, Miss = 80, Miss_rate = 0.727, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 111, Miss = 80, Miss_rate = 0.721, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 110, Miss = 80, Miss_rate = 0.727, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 113, Miss = 80, Miss_rate = 0.708, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 109, Miss = 80, Miss_rate = 0.734, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 110, Miss = 80, Miss_rate = 0.727, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 121, Miss = 83, Miss_rate = 0.686, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[27]: Access = 124, Miss = 84, Miss_rate = 0.677, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[28]: Access = 111, Miss = 80, Miss_rate = 0.721, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 113, Miss = 80, Miss_rate = 0.708, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 111, Miss = 80, Miss_rate = 0.721, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 111, Miss = 80, Miss_rate = 0.721, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 3640
L2_total_cache_misses = 2625
L2_total_cache_miss_rate = 0.7212
L2_total_cache_pending_hits = 114
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 626
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 114
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 625
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=3640
icnt_total_pkts_simt_to_mem=3640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3640
Req_Network_cycles = 35617
Req_Network_injected_packets_per_cycle =       0.1022 
Req_Network_conflicts_per_cycle =       0.0012
Req_Network_conflicts_per_cycle_util =       0.0320
Req_Bank_Level_Parallism =       2.8393
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0032

Reply_Network_injected_packets_num = 3640
Reply_Network_cycles = 35617
Reply_Network_injected_packets_per_cycle =        0.1022
Reply_Network_conflicts_per_cycle =        0.0541
Reply_Network_conflicts_per_cycle_util =       1.4362
Reply_Bank_Level_Parallism =       2.7144
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0022
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0027
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 124402 (inst/sec)
gpgpu_simulation_rate = 5088 (cycle/sec)
gpgpu_silicon_slowdown = 235849x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
