// Seed: 2872384910
module module_0 (
    input uwire id_0,
    output wire id_1,
    input wire id_2,
    output supply1 id_3,
    output tri1 id_4
);
  wire id_6;
  logic [1 'd0 : -1 'b0] id_7;
  ;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd53
) (
    output tri   id_0,
    input  tri1  _id_1,
    output tri1  id_2,
    input  uwire id_3,
    output wand  id_4
);
  wire id_6;
  logic [-1 : -1] id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
  logic [id_1 : id_1] id_8;
endmodule
