


ARM Macro Assembler    Page 1 


    1 00000000         ; ------------------------------------------------------
                       -------------------------
    2 00000000                 THUMB                        ; Instru√É¬ß√É¬µes 
                                                            do tipo Thumb-2
    3 00000000         ; ------------------------------------------------------
                       -------------------------
    4 00000000         
    5 00000000         
    6 00000000         ; ------------------------------------------------------
                       -------------------------
    7 00000000         ; √É¬Årea de C√É¬≥digo - Tudo abaixo da diretiva a segui
                       r ser√É¬° armazenado na mem√É¬≥ria de 
    8 00000000         ;                  c√É¬≥digo
    9 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   10 00000000         
   11 00000000         ; Se alguma fun√É¬ß√É¬£o do arquivo for chamada em outro
                        arquivo 
   12 00000000                 EXPORT           DefineLedA
   13 00000000                 EXPORT           DefineLedB
   14 00000000                 EXPORT           DefineLedC
   15 00000000                 EXPORT           DefineLedD
   16 00000000                 EXPORT           DefineLedE
   17 00000000                 EXPORT           DefineLedF
   18 00000000                 EXPORT           DefineLedG
   19 00000000         
   20 00000000         DefineLedA
   21 00000000         ; Define o led (a) do display       ; MNOP
   22 00000000 B401            PUSH             {R0}
   23 00000002 EA00 0006       AND              R0, R0, R6  ; Filtra os LSB de 
                                                            R0
   24 00000006         
   25 00000006 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
   26 0000000A F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 4 
                                                            √© 0 (l√≥gica negad
                                                            a)
   27 0000000E F083 0200       EOR              R2, R3, #0  ; 
   28 00000012         
   29 00000012 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
   30 00000016 F081 0304       EOR              R3, R1, #0x4 ; Compara√ß√£o par
                                                            a saber se o bit 3 
                                                            √© 0 (l√≥gica negad
                                                            a)
   31 0000001A EA83 0202       EOR              R2, R3, R2  ; 
   32 0000001E         
   33 0000001E F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
   34 00000022 F081 0302       EOR              R3, R1, #0x2 ; Compara√ß√£o par
                                                            a saber se o bit 3 
                                                            √© 0 (l√≥gica negad
                                                            a)
   35 00000026 EA83 0202       EOR              R2, R3, R2  ; 
   36 0000002A         
   37 0000002A F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
   38 0000002E F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para



ARM Macro Assembler    Page 2 


                                                             saber se o bit 4 √
                                                            © 1 (l√≥gica negada
                                                            )
   39 00000032 EA83 0202       EOR              R2, R3, R2  ; 
   40 00000036         
   41 00000036 2A0F            CMP              R2, #2_1111
   42 00000038 D04D            BEQ              SetaLedA
   43 0000003A         
   44 0000003A         
   45 0000003A F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
   46 0000003E F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 1 
                                                            √© 0 (l√≥gica negad
                                                            a)
   47 00000042 F083 0200       EOR              R2, R3, #0  ; 
   48 00000046         
   49 00000046 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
   50 0000004A F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 2 √
                                                            © 0 (l√≥gica negada
                                                            )
   51 0000004E EA83 0202       EOR              R2, R3, R2  ; 
   52 00000052         
   53 00000052 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
   54 00000056 F081 0302       EOR              R3, R1, #0x2 ; Compara√ß√£o par
                                                            a saber se o bit 3 
                                                            √© 0 (l√≥gica negad
                                                            a)
   55 0000005A EA83 0202       EOR              R2, R3, R2  ; 
   56 0000005E         
   57 0000005E F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
   58 00000062 F081 0301       EOR              R3, R1, #0x1 ; Compara√ß√£o par
                                                            a saber se o bit 4 
                                                            √© 1 (l√≥gica negad
                                                            a)
   59 00000066 EA83 0202       EOR              R2, R3, R2  ; 
   60 0000006A         
   61 0000006A 2A0F            CMP              R2, #2_1111
   62 0000006C D033            BEQ              SetaLedA
   63 0000006E         
   64 0000006E         
   65 0000006E F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
   66 00000072 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 1 √
                                                            © 0 (l√≥gica negada
                                                            )
   67 00000076 F083 0200       EOR              R2, R3, #0  ; 
   68 0000007A         
   69 0000007A F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
   70 0000007E F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 2 √
                                                            © 0 (l√≥gica negada
                                                            )



ARM Macro Assembler    Page 3 


   71 00000082 EA83 0202       EOR              R2, R3, R2  ; 
   72 00000086         
   73 00000086 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
   74 0000008A F081 0302       EOR              R3, R1, #0x2 ; Compara√ß√£o par
                                                            a saber se o bit 3 
                                                            √© 0 (l√≥gica negad
                                                            a)
   75 0000008E EA83 0202       EOR              R2, R3, R2  ; 
   76 00000092         
   77 00000092 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
   78 00000096 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 4 √
                                                            © 1 (l√≥gica negada
                                                            )
   79 0000009A EA83 0202       EOR              R2, R3, R2  ; 
   80 0000009E         
   81 0000009E 2A0F            CMP              R2, #2_1111
   82 000000A0 D019            BEQ              SetaLedA
   83 000000A2         
   84 000000A2         
   85 000000A2 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
   86 000000A6 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 1 √
                                                            © 0 (l√≥gica negada
                                                            )
   87 000000AA F083 0200       EOR              R2, R3, #0  ; 
   88 000000AE         
   89 000000AE F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
   90 000000B2 F081 0304       EOR              R3, R1, #0x4 ; Compara√ß√£o par
                                                            a saber se o bit 2 
                                                            √© 0 (l√≥gica negad
                                                            a)
   91 000000B6 EA83 0202       EOR              R2, R3, R2  ; 
   92 000000BA         
   93 000000BA F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
   94 000000BE F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
   95 000000C2 EA83 0202       EOR              R2, R3, R2  ; 
   96 000000C6         
   97 000000C6 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
   98 000000CA F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 4 √
                                                            © 1 (l√≥gica negada
                                                            )
   99 000000CE EA83 0202       EOR              R2, R3, R2  ; 
  100 000000D2         
  101 000000D2 2A0F            CMP              R2, #2_1111
  102 000000D4 D0FF            BEQ              SetaLedA
  103 000000D6         
  104 000000D6         SetaLedA
  105 000000D6 BF08            IT               EQ



ARM Macro Assembler    Page 4 


  106 000000D8 F005 05FE       ANDEQ            R5, R5, #2_11111110 ; Se for ig
                                                            ual, seta o bit par
                                                            a ligar o led (a)
  107 000000DC         
  108 000000DC BC01            POP              {R0}
  109 000000DE 4770            BX               LR
  110 000000E0         
  111 000000E0         DefineLedB
  112 000000E0         ; Define o led (b) do display       ; MNOP
  113 000000E0 B401            PUSH             {R0}
  114 000000E2 EA00 0006       AND              R0, R0, R6  ; Filtra os LSB de 
                                                            R0
  115 000000E6         
  116 000000E6 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  117 000000EA F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 1 
                                                            √© 0 (l√≥gica negad
                                                            a)
  118 000000EE F083 0200       EOR              R2, R3, #0  ; 
  119 000000F2         
  120 000000F2 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  121 000000F6 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 2 √
                                                            © 0 (l√≥gica negada
                                                            )
  122 000000FA EA83 0202       EOR              R2, R3, R2  ; 
  123 000000FE         
  124 000000FE F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  125 00000102 F081 0302       EOR              R3, R1, #0x2 ; Compara√ß√£o par
                                                            a saber se o bit 3 
                                                            √© 0 (l√≥gica negad
                                                            a)
  126 00000106 EA83 0202       EOR              R2, R3, R2  ; 
  127 0000010A         
  128 0000010A F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  129 0000010E F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 4 √
                                                            © 1 (l√≥gica negada
                                                            )
  130 00000112 EA83 0202       EOR              R2, R3, R2  ; 
  131 00000116         
  132 00000116 2A0F            CMP              R2, #2_1111
  133 00000118 D03B            BEQ              SetaLedB
  134 0000011A         
  135 0000011A         
  136 0000011A F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  137 0000011E F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 1 √
                                                            © 0 (l√≥gica negada
                                                            )
  138 00000122 F083 0200       EOR              R2, R3, #0  ; 
  139 00000126         
  140 00000126 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0



ARM Macro Assembler    Page 5 


  141 0000012A F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  142 0000012E EA83 0202       EOR              R2, R3, R2  ; 
  143 00000132         
  144 00000132 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  145 00000136 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 4 √
                                                            © 1 (l√≥gica negada
                                                            )
  146 0000013A EA83 0202       EOR              R2, R3, R2  ; 
  147 0000013E         
  148 0000013E 2A0B            CMP              R2, #2_1011
  149 00000140 D027            BEQ              SetaLedB
  150 00000142         
  151 00000142         
  152 00000142 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  153 00000146 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 2 √
                                                            © 0 (l√≥gica negada
                                                            )
  154 0000014A F083 0200       EOR              R2, R3, #0  ; 
  155 0000014E         
  156 0000014E F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  157 00000152 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  158 00000156 EA83 0202       EOR              R2, R3, R2  ; 
  159 0000015A         
  160 0000015A F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  161 0000015E F081 0301       EOR              R3, R1, #0x1 ; Compara√ß√£o par
                                                            a saber se o bit 4 
                                                            √© 1 (l√≥gica negad
                                                            a)
  162 00000162 EA83 0202       EOR              R2, R3, R2  ; 
  163 00000166         
  164 00000166 2A07            CMP              R2, #2_0111
  165 00000168 D013            BEQ              SetaLedB
  166 0000016A         
  167 0000016A         
  168 0000016A F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  169 0000016E F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 1 √
                                                            © 0 (l√≥gica negada
                                                            )
  170 00000172 F083 0200       EOR              R2, R3, #0  ; 
  171 00000176         
  172 00000176 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  173 0000017A F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 2 √
                                                            © 0 (l√≥gica negada



ARM Macro Assembler    Page 6 


                                                            )
  174 0000017E EA83 0202       EOR              R2, R3, R2  ; 
  175 00000182         
  176 00000182 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  177 00000186 F081 0301       EOR              R3, R1, #0x1 ; Compara√ß√£o par
                                                            a saber se o bit 4 
                                                            √© 1 (l√≥gica negad
                                                            a)
  178 0000018A EA83 0202       EOR              R2, R3, R2  ; 
  179 0000018E         
  180 0000018E 2A0D            CMP              R2, #2_1101
  181 00000190 D0FF            BEQ              SetaLedB
  182 00000192         
  183 00000192         SetaLedB
  184 00000192 BF08            IT               EQ
  185 00000194 F005 05FD       ANDEQ            R5, R5, #2_11111101 ; Se for ig
                                                            ual, seta o bit par
                                                            a ligar o led (b)
  186 00000198         
  187 00000198 BC01            POP              {R0}
  188 0000019A 4770            BX               LR
  189 0000019C         
  190 0000019C         DefineLedC
  191 0000019C         ; Define o led (c) do display       ; MNOP
  192 0000019C B401            PUSH             {R0}
  193 0000019E EA00 0006       AND              R0, R0, R6  ; Filtra os LSB de 
                                                            R0
  194 000001A2         
  195 000001A2 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  196 000001A6 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 1 √
                                                            © 0 (l√≥gica negada
                                                            )
  197 000001AA F083 0200       EOR              R2, R3, #0  ; 
  198 000001AE         
  199 000001AE F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  200 000001B2 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 2 √
                                                            © 0 (l√≥gica negada
                                                            )
  201 000001B6 EA83 0202       EOR              R2, R3, R2  ; 
  202 000001BA         
  203 000001BA F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  204 000001BE F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  205 000001C2 EA83 0202       EOR              R2, R3, R2  ; 
  206 000001C6         
  207 000001C6 2A0E            CMP              R2, #2_1110
  208 000001C8 D02D            BEQ              SetaLedC
  209 000001CA         
  210 000001CA         
  211 000001CA F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0



ARM Macro Assembler    Page 7 


  212 000001CE F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 1 √
                                                            © 0 (l√≥gica negada
                                                            )
  213 000001D2 F083 0200       EOR              R2, R3, #0  ; 
  214 000001D6         
  215 000001D6 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  216 000001DA F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  217 000001DE EA83 0202       EOR              R2, R3, R2  ; 
  218 000001E2         
  219 000001E2 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  220 000001E6 F081 0301       EOR              R3, R1, #0x1 ; Compara√ß√£o par
                                                            a saber se o bit 4 
                                                            √© 1 (l√≥gica negad
                                                            a)
  221 000001EA EA83 0202       EOR              R2, R3, R2  ; 
  222 000001EE         
  223 000001EE 2A0D            CMP              R2, #2_1101
  224 000001F0 D019            BEQ              SetaLedC
  225 000001F2         
  226 000001F2         
  227 000001F2 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  228 000001F6 F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 2 
                                                            √© 0 (l√≥gica negad
                                                            a)
  229 000001FA F003 0200       AND              R2, R3, #0
  230 000001FE         
  231 000001FE F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  232 00000202 F081 0304       EOR              R3, R1, #0x4 ; Compara√ß√£o par
                                                            a saber se o bit 2 
                                                            √© 0 (l√≥gica negad
                                                            a)
  233 00000206 EA83 0202       EOR              R2, R3, R2  ; 
  234 0000020A         
  235 0000020A F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  236 0000020E F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  237 00000212 EA83 0202       EOR              R2, R3, R2  ; 
  238 00000216         
  239 00000216 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  240 0000021A F081 0301       EOR              R3, R1, #0x1 ; Compara√ß√£o par
                                                            a saber se o bit 4 
                                                            √© 1 (l√≥gica negad
                                                            a)
  241 0000021E EA83 0202       EOR              R2, R3, R2  ; 
  242 00000222         
  243 00000222 2A0F            CMP              R2, #2_1111



ARM Macro Assembler    Page 8 


  244 00000224 D0FF            BEQ              SetaLedC
  245 00000226         
  246 00000226         SetaLedC
  247 00000226 BF08            IT               EQ
  248 00000228 F005 05FB       ANDEQ            R5, R5, #2_11111011 ; Se for ig
                                                            ual, seta o bit par
                                                            a ligar o led (c)
  249 0000022C         
  250 0000022C BC01            POP              {R0}
  251 0000022E 4770            BX               LR
  252 00000230         
  253 00000230         DefineLedD
  254 00000230         ; Define o led (d) do display       ; MNOP
  255 00000230 B401            PUSH             {R0}
  256 00000232 EA00 0006       AND              R0, R0, R6  ; Filtra os LSB de 
                                                            R0
  257 00000236         
  258 00000236 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  259 0000023A F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 4 
                                                            √© 0 (l√≥gica negad
                                                            a)
  260 0000023E F083 0200       EOR              R2, R3, #0  ; 
  261 00000242         
  262 00000242 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  263 00000246 F081 0304       EOR              R3, R1, #0x4 ; Compara√ß√£o par
                                                            a saber se o bit 3 
                                                            √© 0 (l√≥gica negad
                                                            a)
  264 0000024A EA83 0202       EOR              R2, R3, R2  ; 
  265 0000024E         
  266 0000024E F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  267 00000252 F081 0302       EOR              R3, R1, #0x2 ; Compara√ß√£o par
                                                            a saber se o bit 2 
                                                            √© 0 (l√≥gica negad
                                                            a)
  268 00000256 EA83 0202       EOR              R2, R3, R2  ; 
  269 0000025A         
  270 0000025A F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  271 0000025E F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 1 √
                                                            © 0 (l√≥gica negada
                                                            )
  272 00000262 EA83 0202       EOR              R2, R3, R2  ; 
  273 00000266         
  274 00000266 2A0F            CMP              R2, #2_1111
  275 00000268 D047            BEQ              SetaLedD
  276 0000026A         
  277 0000026A         
  278 0000026A F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  279 0000026E F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 1 
                                                            √© 0 (l√≥gica negad
                                                            a)



ARM Macro Assembler    Page 9 


  280 00000272 F083 0200       EOR              R2, R3, #0  ; 
  281 00000276         
  282 00000276 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  283 0000027A F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  284 0000027E EA83 0202       EOR              R2, R3, R2  ; 
  285 00000282         
  286 00000282 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  287 00000286 F081 0302       EOR              R3, R1, #0x2 ; Compara√ß√£o par
                                                            a saber se o bit 3 
                                                            √© 0 (l√≥gica negad
                                                            a)
  288 0000028A EA83 0202       EOR              R2, R3, R2  ; 
  289 0000028E         
  290 0000028E F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  291 00000292 F081 0301       EOR              R3, R1, #0x1 ; Compara√ß√£o par
                                                            a saber se o bit 4 
                                                            √© 1 (l√≥gica negad
                                                            a)
  292 00000296 EA83 0202       EOR              R2, R3, R2  ; 
  293 0000029A         
  294 0000029A 2A0F            CMP              R2, #2_1111
  295 0000029C D02D            BEQ              SetaLedD
  296 0000029E         
  297 0000029E         
  298 0000029E F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  299 000002A2 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 2 √
                                                            © 0 (l√≥gica negada
                                                            )
  300 000002A6 F083 0200       EOR              R2, R3, #0  ; 
  301 000002AA         
  302 000002AA F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  303 000002AE F081 0304       EOR              R3, R1, #0x4 ; Compara√ß√£o par
                                                            a saber se o bit 2 
                                                            √© 0 (l√≥gica negad
                                                            a)
  304 000002B2 EA83 0202       EOR              R2, R3, R2  ; 
  305 000002B6         
  306 000002B6 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  307 000002BA F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  308 000002BE EA83 0202       EOR              R2, R3, R2  ; 
  309 000002C2         
  310 000002C2 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  311 000002C6 F081 0301       EOR              R3, R1, #0x1 ; Compara√ß√£o par
                                                            a saber se o bit 4 
                                                            √© 1 (l√≥gica negad



ARM Macro Assembler    Page 10 


                                                            a)
  312 000002CA EA83 0202       EOR              R2, R3, R2  ; 
  313 000002CE         
  314 000002CE 2A0F            CMP              R2, #2_1111
  315 000002D0 D013            BEQ              SetaLedD
  316 000002D2         
  317 000002D2         
  318 000002D2 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  319 000002D6 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 2 √
                                                            © 0 (l√≥gica negada
                                                            )
  320 000002DA F083 0200       EOR              R2, R3, #0  ; 
  321 000002DE         
  322 000002DE F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  323 000002E2 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  324 000002E6 EA83 0202       EOR              R2, R3, R2  ; 
  325 000002EA         
  326 000002EA F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  327 000002EE F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 4 √
                                                            © 1 (l√≥gica negada
                                                            )
  328 000002F2 EA83 0202       EOR              R2, R3, R2  ; 
  329 000002F6         
  330 000002F6 2A07            CMP              R2, #2_0111
  331 000002F8 D0FF            BEQ              SetaLedD
  332 000002FA         
  333 000002FA         SetaLedD
  334 000002FA BF08            IT               EQ
  335 000002FC F005 05F7       ANDEQ            R5, R5, #2_11110111 ; Se for ig
                                                            ual, seta o bit par
                                                            a ligar o led (d)
  336 00000300         
  337 00000300 BC01            POP              {R0}
  338 00000302 4770            BX               LR
  339 00000304         
  340 00000304         DefineLedE
  341 00000304         ; Define o led (e) do display       ; MNOP
  342 00000304 B401            PUSH             {R0}
  343 00000306 EA00 0006       AND              R0, R0, R6  ; Filtra os LSB de 
                                                            R0
  344 0000030A         
  345 0000030A F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 4 d
                                                            e R0
  346 0000030E F081 0304       EOR              R3, R1, #0x4 ; Compara√ß√£o par
                                                            a saber se o bit 1 
                                                            √© 0 (l√≥gica negad
                                                            a)
  347 00000312 F083 0200       EOR              R2, R3, #0  ; 
  348 00000316         
  349 00000316 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 3 d
                                                            e R0



ARM Macro Assembler    Page 11 


  350 0000031A F081 0302       EOR              R3, R1, #0x2 ; Compara√ß√£o par
                                                            a saber se o bit 2 
                                                            √© 0 (l√≥gica negad
                                                            a)
  351 0000031E EA83 0202       EOR              R2, R3, R2  ; 
  352 00000322         
  353 00000322 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 2 d
                                                            e R0
  354 00000326 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  355 0000032A EA83 0202       EOR              R2, R3, R2  ; 
  356 0000032E         
  357 0000032E 2A07            CMP              R2, #2_0111
  358 00000330 D021            BEQ              SetaLedE
  359 00000332         
  360 00000332         
  361 00000332 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  362 00000336 F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 1 
                                                            √© 0 (l√≥gica negad
                                                            a)
  363 0000033A F083 0200       EOR              R2, R3, #0  ; 
  364 0000033E         
  365 0000033E F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  366 00000342 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  367 00000346 EA83 0202       EOR              R2, R3, R2  ; 
  368 0000034A         
  369 0000034A F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 1 d
                                                            e R0
  370 0000034E F081 0302       EOR              R3, R1, #0x2 ; Compara√ß√£o par
                                                            a saber se o bit 4 
                                                            √© 1 (l√≥gica negad
                                                            a)
  371 00000352 EA83 0202       EOR              R2, R3, R2  ; 
  372 00000356         
  373 00000356 2A0E            CMP              R2, #2_1110
  374 00000358 D00D            BEQ              SetaLedE
  375 0000035A         
  376 0000035A         
  377 0000035A F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 2 d
                                                            e R0
  378 0000035E F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 3 
                                                            √© 0 (l√≥gica negad
                                                            a)
  379 00000362 F083 0200       EOR              R2, R3, #0  ; 
  380 00000366         
  381 00000366 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  382 0000036A F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 4 √
                                                            © 1 (l√≥gica negada



ARM Macro Assembler    Page 12 


                                                            )
  383 0000036E EA83 0202       EOR              R2, R3, R2  ; 
  384 00000372         
  385 00000372 2A09            CMP              R2, #2_1001
  386 00000374 D0FF            BEQ              SetaLedE
  387 00000376         
  388 00000376         SetaLedE
  389 00000376 BF08            IT               EQ
  390 00000378 F005 05EF       ANDEQ            R5, R5, #2_11101111 ; Se for ig
                                                            ual, seta o bit par
                                                            a ligar o led (e)
  391 0000037C         
  392 0000037C BC01            POP              {R0}
  393 0000037E 4770            BX               LR
  394 00000380         
  395 00000380         DefineLedF
  396 00000380         ; Define o led (f) do display       ; MNOP
  397 00000380 B401            PUSH             {R0}
  398 00000382 EA00 0006       AND              R0, R0, R6  ; Filtra os LSB de 
                                                            R0
  399 00000386         
  400 00000386 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  401 0000038A F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 1 √
                                                            © 0 (l√≥gica negada
                                                            )
  402 0000038E F083 0200       EOR              R2, R3, #0  ; 
  403 00000392         
  404 00000392 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  405 00000396 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 2 √
                                                            © 0 (l√≥gica negada
                                                            )
  406 0000039A EA83 0202       EOR              R2, R3, R2  ; 
  407 0000039E         
  408 0000039E F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  409 000003A2 F081 0302       EOR              R3, R1, #0x2 ; Compara√ß√£o par
                                                            a saber se o bit 3 
                                                            √© 0 (l√≥gica negad
                                                            a)
  410 000003A6 EA83 0202       EOR              R2, R3, R2  ; 
  411 000003AA         
  412 000003AA F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  413 000003AE F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 4 √
                                                            © 1 (l√≥gica negada
                                                            )
  414 000003B2 EA83 0202       EOR              R2, R3, R2  ; 
  415 000003B6         
  416 000003B6 2A0F            CMP              R2, #2_1111
  417 000003B8 D03B            BEQ              SetaLedF
  418 000003BA         
  419 000003BA         
  420 000003BA F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0



ARM Macro Assembler    Page 13 


  421 000003BE F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 1 
                                                            √© 0 (l√≥gica negad
                                                            a)
  422 000003C2 F083 0200       EOR              R2, R3, #0  ; 
  423 000003C6         
  424 000003C6 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  425 000003CA F081 0304       EOR              R3, R1, #0x4 ; Compara√ß√£o par
                                                            a saber se o bit 2 
                                                            √© 0 (l√≥gica negad
                                                            a)
  426 000003CE EA83 0202       EOR              R2, R3, R2  ; 
  427 000003D2         
  428 000003D2 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  429 000003D6 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 4 √
                                                            © 1 (l√≥gica negada
                                                            )
  430 000003DA EA83 0202       EOR              R2, R3, R2  ; 
  431 000003DE         
  432 000003DE 2A0D            CMP              R2, #2_1101
  433 000003E0 D027            BEQ              SetaLedF
  434 000003E2         
  435 000003E2         
  436 000003E2 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  437 000003E6 F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 1 
                                                            √© 0 (l√≥gica negad
                                                            a)
  438 000003EA F083 0200       EOR              R2, R3, #0  ; 
  439 000003EE         
  440 000003EE F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  441 000003F2 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  442 000003F6 EA83 0202       EOR              R2, R3, R2  ; 
  443 000003FA         
  444 000003FA F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  445 000003FE F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 4 √
                                                            © 1 (l√≥gica negada
                                                            )
  446 00000402 EA83 0202       EOR              R2, R3, R2  ; 
  447 00000406         
  448 00000406 2A0B            CMP              R2, #2_1011
  449 00000408 D013            BEQ              SetaLedF
  450 0000040A         
  451 0000040A         
  452 0000040A F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  453 0000040E F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 1 
                                                            √© 0 (l√≥gica negad



ARM Macro Assembler    Page 14 


                                                            a)
  454 00000412 F083 0200       EOR              R2, R3, #0  ; 
  455 00000416         
  456 00000416 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  457 0000041A F081 0304       EOR              R3, R1, #0x4 ; Compara√ß√£o par
                                                            a saber se o bit 2 
                                                            √© 0 (l√≥gica negad
                                                            a)
  458 0000041E EA83 0202       EOR              R2, R3, R2  ; 
  459 00000422         
  460 00000422 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  461 00000426 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  462 0000042A EA83 0202       EOR              R2, R3, R2  ; 
  463 0000042E         
  464 0000042E 2A0E            CMP              R2, #2_1110
  465 00000430 D0FF            BEQ              SetaLedF
  466 00000432         
  467 00000432         SetaLedF
  468 00000432 BF08            IT               EQ
  469 00000434 F005 05DF       ANDEQ            R5, R5, #2_11011111 ; Se for ig
                                                            ual, seta o bit par
                                                            a ligar o led (f)
  470 00000438         
  471 00000438 BC01            POP              {R0}
  472 0000043A 4770            BX               LR
  473 0000043C         
  474 0000043C         DefineLedG
  475 0000043C         ; Define o led (g) do display       ; MNOP
  476 0000043C B401            PUSH             {R0}
  477 0000043E EA00 0006       AND              R0, R0, R6  ; Filtra os LSB de 
                                                            R0
  478 00000442         
  479 00000442 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  480 00000446 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 1 √
                                                            © 0 (l√≥gica negada
                                                            )
  481 0000044A F083 0200       EOR              R2, R3, #0  ; 
  482 0000044E         
  483 0000044E F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  484 00000452 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 2 √
                                                            © 0 (l√≥gica negada
                                                            )
  485 00000456 EA83 0202       EOR              R2, R3, R2  ; 
  486 0000045A         
  487 0000045A F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  488 0000045E F081 0302       EOR              R3, R1, #0x2 ; Compara√ß√£o par
                                                            a saber se o bit 3 
                                                            √© 0 (l√≥gica negad
                                                            a)



ARM Macro Assembler    Page 15 


  489 00000462 EA83 0202       EOR              R2, R3, R2  ; 
  490 00000466         
  491 00000466 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  492 0000046A F081 0301       EOR              R3, R1, #0x1 ; Compara√ß√£o par
                                                            a saber se o bit 4 
                                                            √© 1 (l√≥gica negad
                                                            a)
  493 0000046E EA83 0202       EOR              R2, R3, R2  ; 
  494 00000472         
  495 00000472 2A0F            CMP              R2, #2_1111
  496 00000474 D02D            BEQ              SetaLedG
  497 00000476         
  498 00000476         
  499 00000476 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  500 0000047A F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 1 
                                                            √© 0 (l√≥gica negad
                                                            a)
  501 0000047E F083 0200       EOR              R2, R3, #0  ; 
  502 00000482         
  503 00000482 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  504 00000486 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 2 √
                                                            © 0 (l√≥gica negada
                                                            )
  505 0000048A EA83 0202       EOR              R2, R3, R2  ; 
  506 0000048E         
  507 0000048E F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  508 00000492 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  509 00000496 EA83 0202       EOR              R2, R3, R2  ; 
  510 0000049A         
  511 0000049A F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  512 0000049E F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 4 √
                                                            © 1 (l√≥gica negada
                                                            )
  513 000004A2 EA83 0202       EOR              R2, R3, R2  ; 
  514 000004A6         
  515 000004A6 2A0F            CMP              R2, #2_1111
  516 000004A8 D013            BEQ              SetaLedG
  517 000004AA         
  518 000004AA         
  519 000004AA F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  520 000004AE F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 1 
                                                            √© 0 (l√≥gica negad
                                                            a)
  521 000004B2 F083 0200       EOR              R2, R3, #0  ; 
  522 000004B6         
  523 000004B6 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d



ARM Macro Assembler    Page 16 


                                                            e R0
  524 000004BA F081 0304       EOR              R3, R1, #0x4 ; Compara√ß√£o par
                                                            a saber se o bit 2 
                                                            √© 0 (l√≥gica negad
                                                            a)
  525 000004BE EA83 0202       EOR              R2, R3, R2  ; 
  526 000004C2         
  527 000004C2 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  528 000004C6 F081 0302       EOR              R3, R1, #0x2 ; Compara√ß√£o par
                                                            a saber se o bit 3 
                                                            √© 0 (l√≥gica negad
                                                            a)
  529 000004CA EA83 0202       EOR              R2, R3, R2  ; 
  530 000004CE         
  531 000004CE 2A0E            CMP              R2, #2_1110
  532 000004D0 D0FF            BEQ              SetaLedG
  533 000004D2         
  534 000004D2         SetaLedG
  535 000004D2 BF08            IT               EQ
  536 000004D4 F005 05BF       ANDEQ            R5, R5, #2_10111111 ; Se for ig
                                                            ual, seta o bit par
                                                            a ligar o led (a)
  537 000004D8         
  538 000004D8 BC01            POP              {R0}
  539 000004DA 4770            BX               LR
  540 000004DC         
  541 000004DC         ;
  542 000004DC                 ALIGN                        ; garante que o fim
                                                             da se√Ø¬ø¬Ω√Ø¬ø¬Ωo
                                                             est√Ø¬ø¬Ω alinhada
                                                             
  543 000004DC                 END
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp.sp --apcs=
interwork --depend=.\objects\defineleds.d -o.\objects\defineleds.o -IC:\Users\R
icar\AppData\Local\Arm\Packs\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C129 --prede
fine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 536" --predefine="TM4C
1294NCPDT SETA 1" --list=.\listings\defineleds.lst DefineLeds.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 9 in file DefineLeds.s
   Uses
      None
Comment: .text unused
DefineLedA 00000000

Symbol: DefineLedA
   Definitions
      At line 20 in file DefineLeds.s
   Uses
      At line 12 in file DefineLeds.s
Comment: DefineLedA used once
DefineLedB 000000E0

Symbol: DefineLedB
   Definitions
      At line 111 in file DefineLeds.s
   Uses
      At line 13 in file DefineLeds.s
Comment: DefineLedB used once
DefineLedC 0000019C

Symbol: DefineLedC
   Definitions
      At line 190 in file DefineLeds.s
   Uses
      At line 14 in file DefineLeds.s
Comment: DefineLedC used once
DefineLedD 00000230

Symbol: DefineLedD
   Definitions
      At line 253 in file DefineLeds.s
   Uses
      At line 15 in file DefineLeds.s
Comment: DefineLedD used once
DefineLedE 00000304

Symbol: DefineLedE
   Definitions
      At line 340 in file DefineLeds.s
   Uses
      At line 16 in file DefineLeds.s
Comment: DefineLedE used once
DefineLedF 00000380

Symbol: DefineLedF
   Definitions
      At line 395 in file DefineLeds.s
   Uses
      At line 17 in file DefineLeds.s
Comment: DefineLedF used once
DefineLedG 0000043C

Symbol: DefineLedG



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 474 in file DefineLeds.s
   Uses
      At line 18 in file DefineLeds.s
Comment: DefineLedG used once
SetaLedA 000000D6

Symbol: SetaLedA
   Definitions
      At line 104 in file DefineLeds.s
   Uses
      At line 42 in file DefineLeds.s
      At line 62 in file DefineLeds.s
      At line 82 in file DefineLeds.s
      At line 102 in file DefineLeds.s

SetaLedB 00000192

Symbol: SetaLedB
   Definitions
      At line 183 in file DefineLeds.s
   Uses
      At line 133 in file DefineLeds.s
      At line 149 in file DefineLeds.s
      At line 165 in file DefineLeds.s
      At line 181 in file DefineLeds.s

SetaLedC 00000226

Symbol: SetaLedC
   Definitions
      At line 246 in file DefineLeds.s
   Uses
      At line 208 in file DefineLeds.s
      At line 224 in file DefineLeds.s
      At line 244 in file DefineLeds.s

SetaLedD 000002FA

Symbol: SetaLedD
   Definitions
      At line 333 in file DefineLeds.s
   Uses
      At line 275 in file DefineLeds.s
      At line 295 in file DefineLeds.s
      At line 315 in file DefineLeds.s
      At line 331 in file DefineLeds.s

SetaLedE 00000376

Symbol: SetaLedE
   Definitions
      At line 388 in file DefineLeds.s
   Uses
      At line 358 in file DefineLeds.s
      At line 374 in file DefineLeds.s
      At line 386 in file DefineLeds.s

SetaLedF 00000432



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols


Symbol: SetaLedF
   Definitions
      At line 467 in file DefineLeds.s
   Uses
      At line 417 in file DefineLeds.s
      At line 433 in file DefineLeds.s
      At line 449 in file DefineLeds.s
      At line 465 in file DefineLeds.s

SetaLedG 000004D2

Symbol: SetaLedG
   Definitions
      At line 534 in file DefineLeds.s
   Uses
      At line 496 in file DefineLeds.s
      At line 516 in file DefineLeds.s
      At line 532 in file DefineLeds.s

15 symbols
349 symbols in table
