---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 131
      num_constraints: 132
      at: b3ada0c31c62f1c65dcb30abd1150523a04595c8e3036c90cfc1e699096010ed
      bt: 924e771098280d23eb9a4e820eecb960846c6d4a1034fe8c93e33be980bf60c1
      ct: 8bd0372fc4264b0346fbf52549467895cf1630b761a036306b50e0076de22abe
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  store &v4, v2"
      - "  store &v5, 2"
      - "  add &v6, v4, v5"
      - "  store &v7, v6"
      - "  eq &v8, v4, 1"
      - "  eq &v9, v5, 2"
      - "  and &v10, v8, v9"
      - "  eq &v11, v7, 3"
      - "  and &v12, v10, v11"
      - "  and &v13, v12, v3"
      - "  retn v13"
      - ""
    output:
      - input_file: inputs/basic.in
        output:
          registers:
            r0:
              type: bool
              value: "true"
    initial_ast: a892b24387ed5c315281441638e8b1f16a21b3312390c236205d6ed2e74c61d8
    imports_resolved_ast: c074f6ad3e328bdf8942d28d370af96a93151388ea67a01f4ac8830f5a4a9471
    canonicalized_ast: c074f6ad3e328bdf8942d28d370af96a93151388ea67a01f4ac8830f5a4a9471
    type_inferenced_ast: 50334281e95863d9de35c0c63f0b01b552064790709150ad58b8a9db02a1b43a
