$date
	Sat Sep 16 22:48:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q6_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst_n $end
$scope module call $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var reg 3 % next_state [2:0] $end
$var reg 1 ! out $end
$var reg 3 & state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
1$
0#
1"
0!
$end
#5
0"
#10
b1 &
b1 %
1"
1#
0$
#15
0"
#20
1"
#25
0"
#30
b10 &
b0 %
1"
0#
#35
0"
#40
b11 &
b100 %
1"
1#
#45
0"
#50
b1 %
1!
b100 &
1"
#55
0"
#60
0!
b10 &
b0 %
1"
0#
#65
0"
#70
b11 &
b100 %
1"
1#
#75
0"
#80
b1 %
1!
b100 &
1"
#85
0"
#90
0!
b1 &
1"
#95
0"
#100
1"
