{"vcs1":{"timestamp_begin":1731219626.129336162, "rt":2.47, "ut":1.11, "st":0.21}}
{"vcselab":{"timestamp_begin":1731219628.675407929, "rt":1.12, "ut":0.25, "st":0.13}}
{"link":{"timestamp_begin":1731219629.863171716, "rt":0.34, "ut":0.16, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731219625.503856413}
{"VCS_COMP_START_TIME": 1731219625.503856413}
{"VCS_COMP_END_TIME": 1731219633.663333434}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 333820}}
{"stitch_vcselab": {"peak_mem": 231540}}
