// Seed: 410106845
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    output id_5,
    input id_6
);
  assign id_5 = 1;
  assign id_4 = 0;
  generate
    assign id_4 = id_6;
  endgenerate
  type_0 id_7 (
      id_6,
      id_1
  );
endmodule
