
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-DSCJO49

Implementation : synthesis

# Written on Thu Dec  9 12:59:49 2021

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\Jiabin Lin\Desktop\Module4_Libero\designer\aes_main\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start            Requested     Requested     Clock        Clock                   Clock
Level     Clock            Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------
0 -       aes_main|clk     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     38912
=================================================================================================


Clock Load Summary
******************

                 Clock     Source        Clock Pin                       Non-clock Pin     Non-clock Pin
Clock            Load      Pin           Seq Example                     Seq Example       Comb Example 
--------------------------------------------------------------------------------------------------------
aes_main|clk     38912     clk(port)     t8.r10.s2.data_out[127:0].C     -                 -            
========================================================================================================
