#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000105d880 .scope module, "LCG_test" "LCG_test" 2 1;
 .timescale 0 0;
v00000000010be3c0_0 .var "a", 3 0;
v00000000010bd100_0 .var "b", 3 0;
v00000000010be5a0_0 .var "clk1", 0 0;
v00000000010bd1a0_0 .var "clk2", 0 0;
v00000000010bc8e0_0 .var "m", 3 0;
v00000000010bc980_0 .var "r", 3 0;
v00000000010bd240_0 .var "rst", 0 0;
v00000000010c0470_0 .var "seed", 3 0;
v00000000010bec10_0 .var "start", 0 0;
v00000000010bf9d0_0 .net "x_i1", 3 0, v00000000010be460_0;  1 drivers
S_000000000105da10 .scope module, "uut" "LCG" 2 14, 3 7 0, S_000000000105d880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 4 "seed";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 4 "r";
    .port_info 5 /INPUT 4 "m";
    .port_info 6 /INPUT 1 "rst";
    .port_info 7 /OUTPUT 4 "x_ip1";
    .port_info 8 /INPUT 1 "clk1";
    .port_info 9 /INPUT 1 "clk2";
v00000000010bcf20_0 .net "a", 3 0, v00000000010be3c0_0;  1 drivers
v00000000010bcac0_0 .net "adder_out", 3 0, L_0000000001052710;  1 drivers
v00000000010bdba0_0 .net "b", 3 0, v00000000010bd100_0;  1 drivers
v00000000010bdce0_0 .net "clk1", 0 0, v00000000010be5a0_0;  1 drivers
v00000000010bdc40_0 .net "clk2", 0 0, v00000000010bd1a0_0;  1 drivers
L_00000000010527f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
v00000000010bcb60_0 .net8 "gnd", 0 0, L_00000000010527f0;  1 drivers, strength-aware
v00000000010be0a0_0 .net "m", 3 0, v00000000010bc8e0_0;  1 drivers
v00000000010be500_0 .net "r", 3 0, v00000000010bc980_0;  1 drivers
v00000000010bdd80_0 .net "rst", 0 0, v00000000010bd240_0;  1 drivers
v00000000010bd380_0 .net "seed", 3 0, v00000000010c0470_0;  1 drivers
v00000000010bde20_0 .net "start", 0 0, v00000000010bec10_0;  1 drivers
L_00000000010528d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
v00000000010be140_0 .net8 "vcc", 0 0, L_00000000010528d0;  1 drivers, strength-aware
v00000000010bcd40_0 .net "x_a", 3 0, v00000000010be640_0;  1 drivers
v00000000010bd060_0 .net "x_i", 3 0, L_00000000010c0650;  1 drivers
v00000000010bd740_0 .net "x_ip1", 3 0, v00000000010be460_0;  alias, 1 drivers
S_0000000001022c00 .scope module, "A0" "adder" 3 28, 4 1 0, S_000000000105da10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "b";
    .port_info 1 /INPUT 4 "x_i";
    .port_info 2 /INPUT 4 "x_a";
    .port_info 3 /INPUT 4 "m";
    .port_info 4 /OUTPUT 4 "sum";
P_000000000104e5e0 .param/l "N" 0 4 2, +C4<00000000000000000000000000000100>;
L_0000000001052710 .functor AND 4, L_00000000010c00b0, L_00000000010bfbb0, C4<1111>, C4<1111>;
v000000000104fdb0_0 .net *"_s0", 3 0, L_00000000010bed50;  1 drivers
v000000000104fc70_0 .net *"_s2", 3 0, L_00000000010c00b0;  1 drivers
L_00000000010c0d48 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000000000104fb30_0 .net/2u *"_s4", 3 0, L_00000000010c0d48;  1 drivers
v000000000104f4f0_0 .net *"_s6", 3 0, L_00000000010bfbb0;  1 drivers
v000000000104f6d0_0 .net "b", 3 0, v00000000010bd100_0;  alias, 1 drivers
v000000000104f630_0 .net "m", 3 0, v00000000010bc8e0_0;  alias, 1 drivers
v0000000001050170_0 .net "sum", 3 0, L_0000000001052710;  alias, 1 drivers
v000000000104f770_0 .net "x_a", 3 0, v00000000010be640_0;  alias, 1 drivers
v000000000104f810_0 .net "x_i", 3 0, L_00000000010c0650;  alias, 1 drivers
L_00000000010bed50 .arith/sum 4, v00000000010bd100_0, L_00000000010c0650;
L_00000000010c00b0 .arith/sum 4, L_00000000010bed50, v00000000010be640_0;
L_00000000010bfbb0 .arith/sub 4, v00000000010bc8e0_0, L_00000000010c0d48;
S_0000000001022d90 .scope module, "M0" "muxer" 3 27, 5 1 0, S_000000000105da10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "out";
P_000000000104eae0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000100>;
v000000000104fa90_0 .net "A", 3 0, v00000000010be460_0;  alias, 1 drivers
v000000000104ff90_0 .net "B", 3 0, v00000000010c0470_0;  alias, 1 drivers
v000000000104f9f0_0 .net *"_s0", 31 0, L_00000000010bf1b0;  1 drivers
L_00000000010c0cb8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000104fd10_0 .net *"_s3", 30 0, L_00000000010c0cb8;  1 drivers
L_00000000010c0d00 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000000000104fe50_0 .net/2u *"_s4", 31 0, L_00000000010c0d00;  1 drivers
v000000000104fef0_0 .net *"_s6", 0 0, L_00000000010c0330;  1 drivers
v00000000010be1e0_0 .net "out", 3 0, L_00000000010c0650;  alias, 1 drivers
v00000000010bcc00_0 .net "sel", 0 0, v00000000010bec10_0;  alias, 1 drivers
L_00000000010bf1b0 .concat [ 1 31 0 0], v00000000010bec10_0, L_00000000010c0cb8;
L_00000000010c0330 .cmp/eq 32, L_00000000010bf1b0, L_00000000010c0d00;
L_00000000010c0650 .functor MUXZ 4, v00000000010c0470_0, v00000000010be460_0, L_00000000010c0330, C4<>;
S_0000000001055e00 .scope module, "R0" "register" 3 29, 6 1 0, S_000000000105da10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "p_in";
    .port_info 2 /INPUT 1 "shift";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 4 "r";
    .port_info 5 /OUTPUT 4 "p_out";
P_000000000104e960 .param/l "N" 0 6 2, +C4<00000000000000000000000000000100>;
v00000000010bd560_0 .net *"_s0", 31 0, L_00000000010bfb10;  1 drivers
L_00000000010c0d90 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010bce80_0 .net *"_s3", 30 0, L_00000000010c0d90;  1 drivers
L_00000000010c0dd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000010bd7e0_0 .net/2u *"_s4", 31 0, L_00000000010c0dd8;  1 drivers
v00000000010be000_0 .net *"_s6", 0 0, L_00000000010c06f0;  1 drivers
v00000000010be280_0 .net *"_s8", 3 0, L_00000000010c03d0;  1 drivers
v00000000010bdf60_0 .net "clk", 0 0, v00000000010bd1a0_0;  alias, 1 drivers
v00000000010bd880_0 .net "p_in", 3 0, L_0000000001052710;  alias, 1 drivers
v00000000010bdec0_0 .net "p_out", 3 0, v00000000010be460_0;  alias, 1 drivers
v00000000010bd4c0_0 .net "r", 3 0, v00000000010bc980_0;  alias, 1 drivers
v00000000010be460_0 .var "r_contents", 3 0;
v00000000010bd9c0_0 .net "r_next", 3 0, L_00000000010bfc50;  1 drivers
v00000000010bd2e0_0 .net "rst", 0 0, v00000000010bd240_0;  alias, 1 drivers
v00000000010bda60_0 .net8 "shift", 0 0, L_00000000010527f0;  alias, 1 drivers, strength-aware
E_000000000104e9a0 .event posedge, v00000000010bd2e0_0, v00000000010bdf60_0;
L_00000000010bfb10 .concat [ 1 31 0 0], L_00000000010527f0, L_00000000010c0d90;
L_00000000010c06f0 .cmp/eq 32, L_00000000010bfb10, L_00000000010c0dd8;
L_00000000010c03d0 .shift/l 4, L_0000000001052710, v00000000010bc980_0;
L_00000000010bfc50 .functor MUXZ 4, L_0000000001052710, L_00000000010c03d0, L_00000000010c06f0, C4<>;
S_0000000001055f90 .scope module, "S0" "register" 3 30, 6 1 0, S_000000000105da10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "p_in";
    .port_info 2 /INPUT 1 "shift";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 4 "r";
    .port_info 5 /OUTPUT 4 "p_out";
P_000000000104eca0 .param/l "N" 0 6 2, +C4<00000000000000000000000000000100>;
v00000000010bd600_0 .net *"_s0", 31 0, L_00000000010bf390;  1 drivers
L_00000000010c0e20 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010bd920_0 .net *"_s3", 30 0, L_00000000010c0e20;  1 drivers
L_00000000010c0e68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000010be320_0 .net/2u *"_s4", 31 0, L_00000000010c0e68;  1 drivers
v00000000010bcca0_0 .net *"_s6", 0 0, L_00000000010bfa70;  1 drivers
v00000000010bdb00_0 .net *"_s8", 3 0, L_00000000010c0010;  1 drivers
v00000000010be6e0_0 .net "clk", 0 0, v00000000010be5a0_0;  alias, 1 drivers
v00000000010bca20_0 .net "p_in", 3 0, L_00000000010c0650;  alias, 1 drivers
v00000000010bd6a0_0 .net "p_out", 3 0, v00000000010be640_0;  alias, 1 drivers
v00000000010bd420_0 .net "r", 3 0, v00000000010bc980_0;  alias, 1 drivers
v00000000010be640_0 .var "r_contents", 3 0;
v00000000010be780_0 .net "r_next", 3 0, L_00000000010c0510;  1 drivers
v00000000010bcfc0_0 .net "rst", 0 0, v00000000010bd240_0;  alias, 1 drivers
v00000000010bcde0_0 .net8 "shift", 0 0, L_00000000010528d0;  alias, 1 drivers, strength-aware
E_000000000104f2e0 .event posedge, v00000000010bd2e0_0, v00000000010be6e0_0;
L_00000000010bf390 .concat [ 1 31 0 0], L_00000000010528d0, L_00000000010c0e20;
L_00000000010bfa70 .cmp/eq 32, L_00000000010bf390, L_00000000010c0e68;
L_00000000010c0010 .shift/l 4, L_00000000010c0650, v00000000010bc980_0;
L_00000000010c0510 .functor MUXZ 4, L_00000000010c0650, L_00000000010c0010, L_00000000010bfa70, C4<>;
    .scope S_0000000001022c00;
T_0 ;
    %delay 6, 0;
    %end;
    .thread T_0;
    .scope S_0000000001055e00;
T_1 ;
    %wait E_000000000104e9a0;
    %load/vec4 v00000000010bd2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000010be460_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000010bd9c0_0;
    %assign/vec4 v00000000010be460_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001055f90;
T_2 ;
    %wait E_000000000104f2e0;
    %load/vec4 v00000000010bcfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000010be640_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000010be780_0;
    %assign/vec4 v00000000010be640_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000105d880;
T_3 ;
    %delay 5, 0;
    %load/vec4 v00000000010be5a0_0;
    %inv;
    %store/vec4 v00000000010be5a0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000105d880;
T_4 ;
    %delay 10, 0;
    %load/vec4 v00000000010bd1a0_0;
    %inv;
    %store/vec4 v00000000010bd1a0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000105d880;
T_5 ;
    %vpi_call 2 24 "$dumpfile", "lcgg.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000105d880 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010be5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bd1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bec10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bd240_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000000010c0470_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000000010be3c0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000010bd100_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000010bc980_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000000010bc8e0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bd240_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bd240_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bec10_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    ".\LCG_test.v";
    ".\LCG.v";
    "./adder.v";
    "./mux.v";
    "./register.v";
