|VGADEMO
VGA_HS <= VGA_BLOCK:inst4.VGA_HS
CLOCK_50 => VGA_BLOCK:inst4.CLOCK_50
VGA_VS <= VGA_BLOCK:inst4.VGA_VS
VGA_B[0] <= VGA_BLOCK:inst4.VGA_B[0]
VGA_B[1] <= VGA_BLOCK:inst4.VGA_B[1]
VGA_B[2] <= VGA_BLOCK:inst4.VGA_B[2]
VGA_B[3] <= VGA_BLOCK:inst4.VGA_B[3]
VGA_G[0] <= VGA_BLOCK:inst4.VGA_G[0]
VGA_G[1] <= VGA_BLOCK:inst4.VGA_G[1]
VGA_G[2] <= VGA_BLOCK:inst4.VGA_G[2]
VGA_G[3] <= VGA_BLOCK:inst4.VGA_G[3]
VGA_R[0] <= VGA_BLOCK:inst4.VGA_R[0]
VGA_R[1] <= VGA_BLOCK:inst4.VGA_R[1]
VGA_R[2] <= VGA_BLOCK:inst4.VGA_R[2]
VGA_R[3] <= VGA_BLOCK:inst4.VGA_R[3]


|VGADEMO|VGA_BLOCK:inst4
VGA_HS <= vga_control:inst2.vga_hsync
CLOCK_50 => vgaclk:inst4.refclk
VGA_VS <= vga_control:inst2.vga_vsync
vga_clk <= vga_control:inst2.vga_clock
Ins_scan_addr[0] <= char_engine:inst.ins_sw[0]
Ins_scan_addr[1] <= char_engine:inst.ins_sw[1]
Ins_scan_addr[2] <= char_engine:inst.ins_sw[2]
Ins_scan_addr[3] <= char_engine:inst.ins_sw[3]
Ins_scan_addr[4] <= char_engine:inst.ins_sw[4]
Ins_scan_addr[5] <= char_engine:inst.ins_sw[5]
project_clock => char_engine:inst.project_clock
cycle_counter[0] => char_engine:inst.cycle_counter[0]
cycle_counter[1] => char_engine:inst.cycle_counter[1]
cycle_counter[2] => char_engine:inst.cycle_counter[2]
cycle_counter[3] => char_engine:inst.cycle_counter[3]
cycle_counter[4] => char_engine:inst.cycle_counter[4]
cycle_counter[5] => char_engine:inst.cycle_counter[5]
cycle_counter[6] => char_engine:inst.cycle_counter[6]
cycle_counter[7] => char_engine:inst.cycle_counter[7]
cycle_counter[8] => char_engine:inst.cycle_counter[8]
cycle_counter[9] => char_engine:inst.cycle_counter[9]
cycle_counter[10] => char_engine:inst.cycle_counter[10]
cycle_counter[11] => char_engine:inst.cycle_counter[11]
cycle_counter[12] => char_engine:inst.cycle_counter[12]
cycle_counter[13] => char_engine:inst.cycle_counter[13]
cycle_counter[14] => char_engine:inst.cycle_counter[14]
cycle_counter[15] => char_engine:inst.cycle_counter[15]
debug[0] => char_engine:inst.debug[0]
debug[1] => char_engine:inst.debug[1]
debug[2] => char_engine:inst.debug[2]
debug[3] => char_engine:inst.debug[3]
debug[4] => char_engine:inst.debug[4]
debug[5] => char_engine:inst.debug[5]
debug[6] => char_engine:inst.debug[6]
debug[7] => char_engine:inst.debug[7]
debug[8] => char_engine:inst.debug[8]
debug[9] => char_engine:inst.debug[9]
debug[10] => char_engine:inst.debug[10]
debug[11] => char_engine:inst.debug[11]
debug[12] => char_engine:inst.debug[12]
debug[13] => char_engine:inst.debug[13]
debug[14] => char_engine:inst.debug[14]
debug[15] => char_engine:inst.debug[15]
debug[16] => char_engine:inst.debug[16]
debug[17] => char_engine:inst.debug[17]
debug[18] => char_engine:inst.debug[18]
debug[19] => char_engine:inst.debug[19]
debug[20] => char_engine:inst.debug[20]
debug[21] => char_engine:inst.debug[21]
debug[22] => char_engine:inst.debug[22]
debug[23] => char_engine:inst.debug[23]
debug[24] => char_engine:inst.debug[24]
debug[25] => char_engine:inst.debug[25]
debug[26] => char_engine:inst.debug[26]
debug[27] => char_engine:inst.debug[27]
debug[28] => char_engine:inst.debug[28]
debug[29] => char_engine:inst.debug[29]
debug[30] => char_engine:inst.debug[30]
debug[31] => char_engine:inst.debug[31]
gp_debug_reg_1[0] => char_engine:inst.gp_reg_1[0]
gp_debug_reg_1[1] => char_engine:inst.gp_reg_1[1]
gp_debug_reg_1[2] => char_engine:inst.gp_reg_1[2]
gp_debug_reg_1[3] => char_engine:inst.gp_reg_1[3]
gp_debug_reg_1[4] => char_engine:inst.gp_reg_1[4]
gp_debug_reg_1[5] => char_engine:inst.gp_reg_1[5]
gp_debug_reg_1[6] => char_engine:inst.gp_reg_1[6]
gp_debug_reg_1[7] => char_engine:inst.gp_reg_1[7]
gp_debug_reg_1[8] => char_engine:inst.gp_reg_1[8]
gp_debug_reg_1[9] => char_engine:inst.gp_reg_1[9]
gp_debug_reg_1[10] => char_engine:inst.gp_reg_1[10]
gp_debug_reg_1[11] => char_engine:inst.gp_reg_1[11]
gp_debug_reg_1[12] => char_engine:inst.gp_reg_1[12]
gp_debug_reg_1[13] => char_engine:inst.gp_reg_1[13]
gp_debug_reg_1[14] => char_engine:inst.gp_reg_1[14]
gp_debug_reg_1[15] => char_engine:inst.gp_reg_1[15]
gp_debug_reg_1[16] => char_engine:inst.gp_reg_1[16]
gp_debug_reg_1[17] => char_engine:inst.gp_reg_1[17]
gp_debug_reg_1[18] => char_engine:inst.gp_reg_1[18]
gp_debug_reg_1[19] => char_engine:inst.gp_reg_1[19]
gp_debug_reg_1[20] => char_engine:inst.gp_reg_1[20]
gp_debug_reg_1[21] => char_engine:inst.gp_reg_1[21]
gp_debug_reg_1[22] => char_engine:inst.gp_reg_1[22]
gp_debug_reg_1[23] => char_engine:inst.gp_reg_1[23]
gp_debug_reg_1[24] => char_engine:inst.gp_reg_1[24]
gp_debug_reg_1[25] => char_engine:inst.gp_reg_1[25]
gp_debug_reg_1[26] => char_engine:inst.gp_reg_1[26]
gp_debug_reg_1[27] => char_engine:inst.gp_reg_1[27]
gp_debug_reg_1[28] => char_engine:inst.gp_reg_1[28]
gp_debug_reg_1[29] => char_engine:inst.gp_reg_1[29]
gp_debug_reg_1[30] => char_engine:inst.gp_reg_1[30]
gp_debug_reg_1[31] => char_engine:inst.gp_reg_1[31]
gp_debug_reg_2[0] => char_engine:inst.gp_reg_2[0]
gp_debug_reg_2[1] => char_engine:inst.gp_reg_2[1]
gp_debug_reg_2[2] => char_engine:inst.gp_reg_2[2]
gp_debug_reg_2[3] => char_engine:inst.gp_reg_2[3]
gp_debug_reg_2[4] => char_engine:inst.gp_reg_2[4]
gp_debug_reg_2[5] => char_engine:inst.gp_reg_2[5]
gp_debug_reg_2[6] => char_engine:inst.gp_reg_2[6]
gp_debug_reg_2[7] => char_engine:inst.gp_reg_2[7]
gp_debug_reg_2[8] => char_engine:inst.gp_reg_2[8]
gp_debug_reg_2[9] => char_engine:inst.gp_reg_2[9]
gp_debug_reg_2[10] => char_engine:inst.gp_reg_2[10]
gp_debug_reg_2[11] => char_engine:inst.gp_reg_2[11]
gp_debug_reg_2[12] => char_engine:inst.gp_reg_2[12]
gp_debug_reg_2[13] => char_engine:inst.gp_reg_2[13]
gp_debug_reg_2[14] => char_engine:inst.gp_reg_2[14]
gp_debug_reg_2[15] => char_engine:inst.gp_reg_2[15]
gp_debug_reg_2[16] => char_engine:inst.gp_reg_2[16]
gp_debug_reg_2[17] => char_engine:inst.gp_reg_2[17]
gp_debug_reg_2[18] => char_engine:inst.gp_reg_2[18]
gp_debug_reg_2[19] => char_engine:inst.gp_reg_2[19]
gp_debug_reg_2[20] => char_engine:inst.gp_reg_2[20]
gp_debug_reg_2[21] => char_engine:inst.gp_reg_2[21]
gp_debug_reg_2[22] => char_engine:inst.gp_reg_2[22]
gp_debug_reg_2[23] => char_engine:inst.gp_reg_2[23]
gp_debug_reg_2[24] => char_engine:inst.gp_reg_2[24]
gp_debug_reg_2[25] => char_engine:inst.gp_reg_2[25]
gp_debug_reg_2[26] => char_engine:inst.gp_reg_2[26]
gp_debug_reg_2[27] => char_engine:inst.gp_reg_2[27]
gp_debug_reg_2[28] => char_engine:inst.gp_reg_2[28]
gp_debug_reg_2[29] => char_engine:inst.gp_reg_2[29]
gp_debug_reg_2[30] => char_engine:inst.gp_reg_2[30]
gp_debug_reg_2[31] => char_engine:inst.gp_reg_2[31]
gp_debug_reg_3[0] => char_engine:inst.gp_reg_3[0]
gp_debug_reg_3[1] => char_engine:inst.gp_reg_3[1]
gp_debug_reg_3[2] => char_engine:inst.gp_reg_3[2]
gp_debug_reg_3[3] => char_engine:inst.gp_reg_3[3]
gp_debug_reg_3[4] => char_engine:inst.gp_reg_3[4]
gp_debug_reg_3[5] => char_engine:inst.gp_reg_3[5]
gp_debug_reg_3[6] => char_engine:inst.gp_reg_3[6]
gp_debug_reg_3[7] => char_engine:inst.gp_reg_3[7]
gp_debug_reg_3[8] => char_engine:inst.gp_reg_3[8]
gp_debug_reg_3[9] => char_engine:inst.gp_reg_3[9]
gp_debug_reg_3[10] => char_engine:inst.gp_reg_3[10]
gp_debug_reg_3[11] => char_engine:inst.gp_reg_3[11]
gp_debug_reg_3[12] => char_engine:inst.gp_reg_3[12]
gp_debug_reg_3[13] => char_engine:inst.gp_reg_3[13]
gp_debug_reg_3[14] => char_engine:inst.gp_reg_3[14]
gp_debug_reg_3[15] => char_engine:inst.gp_reg_3[15]
gp_debug_reg_3[16] => char_engine:inst.gp_reg_3[16]
gp_debug_reg_3[17] => char_engine:inst.gp_reg_3[17]
gp_debug_reg_3[18] => char_engine:inst.gp_reg_3[18]
gp_debug_reg_3[19] => char_engine:inst.gp_reg_3[19]
gp_debug_reg_3[20] => char_engine:inst.gp_reg_3[20]
gp_debug_reg_3[21] => char_engine:inst.gp_reg_3[21]
gp_debug_reg_3[22] => char_engine:inst.gp_reg_3[22]
gp_debug_reg_3[23] => char_engine:inst.gp_reg_3[23]
gp_debug_reg_3[24] => char_engine:inst.gp_reg_3[24]
gp_debug_reg_3[25] => char_engine:inst.gp_reg_3[25]
gp_debug_reg_3[26] => char_engine:inst.gp_reg_3[26]
gp_debug_reg_3[27] => char_engine:inst.gp_reg_3[27]
gp_debug_reg_3[28] => char_engine:inst.gp_reg_3[28]
gp_debug_reg_3[29] => char_engine:inst.gp_reg_3[29]
gp_debug_reg_3[30] => char_engine:inst.gp_reg_3[30]
gp_debug_reg_3[31] => char_engine:inst.gp_reg_3[31]
gp_debug_reg_4[0] => char_engine:inst.gp_reg_4[0]
gp_debug_reg_4[1] => char_engine:inst.gp_reg_4[1]
gp_debug_reg_4[2] => char_engine:inst.gp_reg_4[2]
gp_debug_reg_4[3] => char_engine:inst.gp_reg_4[3]
gp_debug_reg_4[4] => char_engine:inst.gp_reg_4[4]
gp_debug_reg_4[5] => char_engine:inst.gp_reg_4[5]
gp_debug_reg_4[6] => char_engine:inst.gp_reg_4[6]
gp_debug_reg_4[7] => char_engine:inst.gp_reg_4[7]
gp_debug_reg_4[8] => char_engine:inst.gp_reg_4[8]
gp_debug_reg_4[9] => char_engine:inst.gp_reg_4[9]
gp_debug_reg_4[10] => char_engine:inst.gp_reg_4[10]
gp_debug_reg_4[11] => char_engine:inst.gp_reg_4[11]
gp_debug_reg_4[12] => char_engine:inst.gp_reg_4[12]
gp_debug_reg_4[13] => char_engine:inst.gp_reg_4[13]
gp_debug_reg_4[14] => char_engine:inst.gp_reg_4[14]
gp_debug_reg_4[15] => char_engine:inst.gp_reg_4[15]
gp_debug_reg_4[16] => char_engine:inst.gp_reg_4[16]
gp_debug_reg_4[17] => char_engine:inst.gp_reg_4[17]
gp_debug_reg_4[18] => char_engine:inst.gp_reg_4[18]
gp_debug_reg_4[19] => char_engine:inst.gp_reg_4[19]
gp_debug_reg_4[20] => char_engine:inst.gp_reg_4[20]
gp_debug_reg_4[21] => char_engine:inst.gp_reg_4[21]
gp_debug_reg_4[22] => char_engine:inst.gp_reg_4[22]
gp_debug_reg_4[23] => char_engine:inst.gp_reg_4[23]
gp_debug_reg_4[24] => char_engine:inst.gp_reg_4[24]
gp_debug_reg_4[25] => char_engine:inst.gp_reg_4[25]
gp_debug_reg_4[26] => char_engine:inst.gp_reg_4[26]
gp_debug_reg_4[27] => char_engine:inst.gp_reg_4[27]
gp_debug_reg_4[28] => char_engine:inst.gp_reg_4[28]
gp_debug_reg_4[29] => char_engine:inst.gp_reg_4[29]
gp_debug_reg_4[30] => char_engine:inst.gp_reg_4[30]
gp_debug_reg_4[31] => char_engine:inst.gp_reg_4[31]
gp_debug_reg_5[0] => char_engine:inst.gp_reg_5[0]
gp_debug_reg_5[1] => char_engine:inst.gp_reg_5[1]
gp_debug_reg_5[2] => char_engine:inst.gp_reg_5[2]
gp_debug_reg_5[3] => char_engine:inst.gp_reg_5[3]
gp_debug_reg_5[4] => char_engine:inst.gp_reg_5[4]
gp_debug_reg_5[5] => char_engine:inst.gp_reg_5[5]
gp_debug_reg_5[6] => char_engine:inst.gp_reg_5[6]
gp_debug_reg_5[7] => char_engine:inst.gp_reg_5[7]
gp_debug_reg_5[8] => char_engine:inst.gp_reg_5[8]
gp_debug_reg_5[9] => char_engine:inst.gp_reg_5[9]
gp_debug_reg_5[10] => char_engine:inst.gp_reg_5[10]
gp_debug_reg_5[11] => char_engine:inst.gp_reg_5[11]
gp_debug_reg_5[12] => char_engine:inst.gp_reg_5[12]
gp_debug_reg_5[13] => char_engine:inst.gp_reg_5[13]
gp_debug_reg_5[14] => char_engine:inst.gp_reg_5[14]
gp_debug_reg_5[15] => char_engine:inst.gp_reg_5[15]
gp_debug_reg_5[16] => char_engine:inst.gp_reg_5[16]
gp_debug_reg_5[17] => char_engine:inst.gp_reg_5[17]
gp_debug_reg_5[18] => char_engine:inst.gp_reg_5[18]
gp_debug_reg_5[19] => char_engine:inst.gp_reg_5[19]
gp_debug_reg_5[20] => char_engine:inst.gp_reg_5[20]
gp_debug_reg_5[21] => char_engine:inst.gp_reg_5[21]
gp_debug_reg_5[22] => char_engine:inst.gp_reg_5[22]
gp_debug_reg_5[23] => char_engine:inst.gp_reg_5[23]
gp_debug_reg_5[24] => char_engine:inst.gp_reg_5[24]
gp_debug_reg_5[25] => char_engine:inst.gp_reg_5[25]
gp_debug_reg_5[26] => char_engine:inst.gp_reg_5[26]
gp_debug_reg_5[27] => char_engine:inst.gp_reg_5[27]
gp_debug_reg_5[28] => char_engine:inst.gp_reg_5[28]
gp_debug_reg_5[29] => char_engine:inst.gp_reg_5[29]
gp_debug_reg_5[30] => char_engine:inst.gp_reg_5[30]
gp_debug_reg_5[31] => char_engine:inst.gp_reg_5[31]
gp_debug_reg_6[0] => char_engine:inst.gp_reg_6[0]
gp_debug_reg_6[1] => char_engine:inst.gp_reg_6[1]
gp_debug_reg_6[2] => char_engine:inst.gp_reg_6[2]
gp_debug_reg_6[3] => char_engine:inst.gp_reg_6[3]
gp_debug_reg_6[4] => char_engine:inst.gp_reg_6[4]
gp_debug_reg_6[5] => char_engine:inst.gp_reg_6[5]
gp_debug_reg_6[6] => char_engine:inst.gp_reg_6[6]
gp_debug_reg_6[7] => char_engine:inst.gp_reg_6[7]
gp_debug_reg_6[8] => char_engine:inst.gp_reg_6[8]
gp_debug_reg_6[9] => char_engine:inst.gp_reg_6[9]
gp_debug_reg_6[10] => char_engine:inst.gp_reg_6[10]
gp_debug_reg_6[11] => char_engine:inst.gp_reg_6[11]
gp_debug_reg_6[12] => char_engine:inst.gp_reg_6[12]
gp_debug_reg_6[13] => char_engine:inst.gp_reg_6[13]
gp_debug_reg_6[14] => char_engine:inst.gp_reg_6[14]
gp_debug_reg_6[15] => char_engine:inst.gp_reg_6[15]
gp_debug_reg_6[16] => char_engine:inst.gp_reg_6[16]
gp_debug_reg_6[17] => char_engine:inst.gp_reg_6[17]
gp_debug_reg_6[18] => char_engine:inst.gp_reg_6[18]
gp_debug_reg_6[19] => char_engine:inst.gp_reg_6[19]
gp_debug_reg_6[20] => char_engine:inst.gp_reg_6[20]
gp_debug_reg_6[21] => char_engine:inst.gp_reg_6[21]
gp_debug_reg_6[22] => char_engine:inst.gp_reg_6[22]
gp_debug_reg_6[23] => char_engine:inst.gp_reg_6[23]
gp_debug_reg_6[24] => char_engine:inst.gp_reg_6[24]
gp_debug_reg_6[25] => char_engine:inst.gp_reg_6[25]
gp_debug_reg_6[26] => char_engine:inst.gp_reg_6[26]
gp_debug_reg_6[27] => char_engine:inst.gp_reg_6[27]
gp_debug_reg_6[28] => char_engine:inst.gp_reg_6[28]
gp_debug_reg_6[29] => char_engine:inst.gp_reg_6[29]
gp_debug_reg_6[30] => char_engine:inst.gp_reg_6[30]
gp_debug_reg_6[31] => char_engine:inst.gp_reg_6[31]
gp_debug_reg_7[0] => char_engine:inst.gp_reg_7[0]
gp_debug_reg_7[1] => char_engine:inst.gp_reg_7[1]
gp_debug_reg_7[2] => char_engine:inst.gp_reg_7[2]
gp_debug_reg_7[3] => char_engine:inst.gp_reg_7[3]
gp_debug_reg_7[4] => char_engine:inst.gp_reg_7[4]
gp_debug_reg_7[5] => char_engine:inst.gp_reg_7[5]
gp_debug_reg_7[6] => char_engine:inst.gp_reg_7[6]
gp_debug_reg_7[7] => char_engine:inst.gp_reg_7[7]
gp_debug_reg_7[8] => char_engine:inst.gp_reg_7[8]
gp_debug_reg_7[9] => char_engine:inst.gp_reg_7[9]
gp_debug_reg_7[10] => char_engine:inst.gp_reg_7[10]
gp_debug_reg_7[11] => char_engine:inst.gp_reg_7[11]
gp_debug_reg_7[12] => char_engine:inst.gp_reg_7[12]
gp_debug_reg_7[13] => char_engine:inst.gp_reg_7[13]
gp_debug_reg_7[14] => char_engine:inst.gp_reg_7[14]
gp_debug_reg_7[15] => char_engine:inst.gp_reg_7[15]
gp_debug_reg_7[16] => char_engine:inst.gp_reg_7[16]
gp_debug_reg_7[17] => char_engine:inst.gp_reg_7[17]
gp_debug_reg_7[18] => char_engine:inst.gp_reg_7[18]
gp_debug_reg_7[19] => char_engine:inst.gp_reg_7[19]
gp_debug_reg_7[20] => char_engine:inst.gp_reg_7[20]
gp_debug_reg_7[21] => char_engine:inst.gp_reg_7[21]
gp_debug_reg_7[22] => char_engine:inst.gp_reg_7[22]
gp_debug_reg_7[23] => char_engine:inst.gp_reg_7[23]
gp_debug_reg_7[24] => char_engine:inst.gp_reg_7[24]
gp_debug_reg_7[25] => char_engine:inst.gp_reg_7[25]
gp_debug_reg_7[26] => char_engine:inst.gp_reg_7[26]
gp_debug_reg_7[27] => char_engine:inst.gp_reg_7[27]
gp_debug_reg_7[28] => char_engine:inst.gp_reg_7[28]
gp_debug_reg_7[29] => char_engine:inst.gp_reg_7[29]
gp_debug_reg_7[30] => char_engine:inst.gp_reg_7[30]
gp_debug_reg_7[31] => char_engine:inst.gp_reg_7[31]
gp_debug_reg_8[0] => char_engine:inst.gp_reg_8[0]
gp_debug_reg_8[1] => char_engine:inst.gp_reg_8[1]
gp_debug_reg_8[2] => char_engine:inst.gp_reg_8[2]
gp_debug_reg_8[3] => char_engine:inst.gp_reg_8[3]
gp_debug_reg_8[4] => char_engine:inst.gp_reg_8[4]
gp_debug_reg_8[5] => char_engine:inst.gp_reg_8[5]
gp_debug_reg_8[6] => char_engine:inst.gp_reg_8[6]
gp_debug_reg_8[7] => char_engine:inst.gp_reg_8[7]
gp_debug_reg_8[8] => char_engine:inst.gp_reg_8[8]
gp_debug_reg_8[9] => char_engine:inst.gp_reg_8[9]
gp_debug_reg_8[10] => char_engine:inst.gp_reg_8[10]
gp_debug_reg_8[11] => char_engine:inst.gp_reg_8[11]
gp_debug_reg_8[12] => char_engine:inst.gp_reg_8[12]
gp_debug_reg_8[13] => char_engine:inst.gp_reg_8[13]
gp_debug_reg_8[14] => char_engine:inst.gp_reg_8[14]
gp_debug_reg_8[15] => char_engine:inst.gp_reg_8[15]
gp_debug_reg_8[16] => char_engine:inst.gp_reg_8[16]
gp_debug_reg_8[17] => char_engine:inst.gp_reg_8[17]
gp_debug_reg_8[18] => char_engine:inst.gp_reg_8[18]
gp_debug_reg_8[19] => char_engine:inst.gp_reg_8[19]
gp_debug_reg_8[20] => char_engine:inst.gp_reg_8[20]
gp_debug_reg_8[21] => char_engine:inst.gp_reg_8[21]
gp_debug_reg_8[22] => char_engine:inst.gp_reg_8[22]
gp_debug_reg_8[23] => char_engine:inst.gp_reg_8[23]
gp_debug_reg_8[24] => char_engine:inst.gp_reg_8[24]
gp_debug_reg_8[25] => char_engine:inst.gp_reg_8[25]
gp_debug_reg_8[26] => char_engine:inst.gp_reg_8[26]
gp_debug_reg_8[27] => char_engine:inst.gp_reg_8[27]
gp_debug_reg_8[28] => char_engine:inst.gp_reg_8[28]
gp_debug_reg_8[29] => char_engine:inst.gp_reg_8[29]
gp_debug_reg_8[30] => char_engine:inst.gp_reg_8[30]
gp_debug_reg_8[31] => char_engine:inst.gp_reg_8[31]
ins_data[0] => char_engine:inst.ins_data[0]
ins_data[1] => char_engine:inst.ins_data[1]
ins_data[2] => char_engine:inst.ins_data[2]
ins_data[3] => char_engine:inst.ins_data[3]
ins_data[4] => char_engine:inst.ins_data[4]
ins_data[5] => char_engine:inst.ins_data[5]
ins_data[6] => char_engine:inst.ins_data[6]
ins_data[7] => char_engine:inst.ins_data[7]
ins_data[8] => char_engine:inst.ins_data[8]
ins_data[9] => char_engine:inst.ins_data[9]
ins_data[10] => char_engine:inst.ins_data[10]
ins_data[11] => char_engine:inst.ins_data[11]
ins_data[12] => char_engine:inst.ins_data[12]
ins_data[13] => char_engine:inst.ins_data[13]
ins_data[14] => char_engine:inst.ins_data[14]
ins_data[15] => char_engine:inst.ins_data[15]
ins_data[16] => char_engine:inst.ins_data[16]
ins_data[17] => char_engine:inst.ins_data[17]
ins_data[18] => char_engine:inst.ins_data[18]
ins_data[19] => char_engine:inst.ins_data[19]
ins_data[20] => char_engine:inst.ins_data[20]
ins_data[21] => char_engine:inst.ins_data[21]
ins_data[22] => char_engine:inst.ins_data[22]
ins_data[23] => char_engine:inst.ins_data[23]
ins_data[24] => char_engine:inst.ins_data[24]
ins_data[25] => char_engine:inst.ins_data[25]
ins_data[26] => char_engine:inst.ins_data[26]
ins_data[27] => char_engine:inst.ins_data[27]
ins_data[28] => char_engine:inst.ins_data[28]
ins_data[29] => char_engine:inst.ins_data[29]
ins_data[30] => char_engine:inst.ins_data[30]
ins_data[31] => char_engine:inst.ins_data[31]
mem_data[0] => char_engine:inst.mem_data[0]
mem_data[1] => char_engine:inst.mem_data[1]
mem_data[2] => char_engine:inst.mem_data[2]
mem_data[3] => char_engine:inst.mem_data[3]
mem_data[4] => char_engine:inst.mem_data[4]
mem_data[5] => char_engine:inst.mem_data[5]
mem_data[6] => char_engine:inst.mem_data[6]
mem_data[7] => char_engine:inst.mem_data[7]
mem_data[8] => char_engine:inst.mem_data[8]
mem_data[9] => char_engine:inst.mem_data[9]
mem_data[10] => char_engine:inst.mem_data[10]
mem_data[11] => char_engine:inst.mem_data[11]
mem_data[12] => char_engine:inst.mem_data[12]
mem_data[13] => char_engine:inst.mem_data[13]
mem_data[14] => char_engine:inst.mem_data[14]
mem_data[15] => char_engine:inst.mem_data[15]
mem_data[16] => char_engine:inst.mem_data[16]
mem_data[17] => char_engine:inst.mem_data[17]
mem_data[18] => char_engine:inst.mem_data[18]
mem_data[19] => char_engine:inst.mem_data[19]
mem_data[20] => char_engine:inst.mem_data[20]
mem_data[21] => char_engine:inst.mem_data[21]
mem_data[22] => char_engine:inst.mem_data[22]
mem_data[23] => char_engine:inst.mem_data[23]
mem_data[24] => char_engine:inst.mem_data[24]
mem_data[25] => char_engine:inst.mem_data[25]
mem_data[26] => char_engine:inst.mem_data[26]
mem_data[27] => char_engine:inst.mem_data[27]
mem_data[28] => char_engine:inst.mem_data[28]
mem_data[29] => char_engine:inst.mem_data[29]
mem_data[30] => char_engine:inst.mem_data[30]
mem_data[31] => char_engine:inst.mem_data[31]
prg_counter[0] => char_engine:inst.prg_counter[0]
prg_counter[1] => char_engine:inst.prg_counter[1]
prg_counter[2] => char_engine:inst.prg_counter[2]
prg_counter[3] => char_engine:inst.prg_counter[3]
prg_counter[4] => char_engine:inst.prg_counter[4]
prg_counter[5] => char_engine:inst.prg_counter[5]
prg_counter[6] => char_engine:inst.prg_counter[6]
prg_counter[7] => char_engine:inst.prg_counter[7]
prg_counter[8] => char_engine:inst.prg_counter[8]
prg_counter[9] => char_engine:inst.prg_counter[9]
prg_counter[10] => char_engine:inst.prg_counter[10]
prg_counter[11] => char_engine:inst.prg_counter[11]
prg_counter[12] => char_engine:inst.prg_counter[12]
prg_counter[13] => char_engine:inst.prg_counter[13]
prg_counter[14] => char_engine:inst.prg_counter[14]
prg_counter[15] => char_engine:inst.prg_counter[15]
reg_data[0] => char_engine:inst.reg_data[0]
reg_data[1] => char_engine:inst.reg_data[1]
reg_data[2] => char_engine:inst.reg_data[2]
reg_data[3] => char_engine:inst.reg_data[3]
reg_data[4] => char_engine:inst.reg_data[4]
reg_data[5] => char_engine:inst.reg_data[5]
reg_data[6] => char_engine:inst.reg_data[6]
reg_data[7] => char_engine:inst.reg_data[7]
reg_data[8] => char_engine:inst.reg_data[8]
reg_data[9] => char_engine:inst.reg_data[9]
reg_data[10] => char_engine:inst.reg_data[10]
reg_data[11] => char_engine:inst.reg_data[11]
reg_data[12] => char_engine:inst.reg_data[12]
reg_data[13] => char_engine:inst.reg_data[13]
reg_data[14] => char_engine:inst.reg_data[14]
reg_data[15] => char_engine:inst.reg_data[15]
reg_data[16] => char_engine:inst.reg_data[16]
reg_data[17] => char_engine:inst.reg_data[17]
reg_data[18] => char_engine:inst.reg_data[18]
reg_data[19] => char_engine:inst.reg_data[19]
reg_data[20] => char_engine:inst.reg_data[20]
reg_data[21] => char_engine:inst.reg_data[21]
reg_data[22] => char_engine:inst.reg_data[22]
reg_data[23] => char_engine:inst.reg_data[23]
reg_data[24] => char_engine:inst.reg_data[24]
reg_data[25] => char_engine:inst.reg_data[25]
reg_data[26] => char_engine:inst.reg_data[26]
reg_data[27] => char_engine:inst.reg_data[27]
reg_data[28] => char_engine:inst.reg_data[28]
reg_data[29] => char_engine:inst.reg_data[29]
reg_data[30] => char_engine:inst.reg_data[30]
reg_data[31] => char_engine:inst.reg_data[31]
mem_scan_addr[0] <= char_engine:inst.mem_sw[0]
mem_scan_addr[1] <= char_engine:inst.mem_sw[1]
mem_scan_addr[2] <= char_engine:inst.mem_sw[2]
mem_scan_addr[3] <= char_engine:inst.mem_sw[3]
mem_scan_addr[4] <= char_engine:inst.mem_sw[4]
mem_scan_addr[5] <= char_engine:inst.mem_sw[5]
register_scan_addr[0] <= char_engine:inst.reg_sw[0]
register_scan_addr[1] <= char_engine:inst.reg_sw[1]
register_scan_addr[2] <= char_engine:inst.reg_sw[2]
register_scan_addr[3] <= char_engine:inst.reg_sw[3]
register_scan_addr[4] <= char_engine:inst.reg_sw[4]
VGA_B[0] <= color_encoder:inst1.blue[0]
VGA_B[1] <= color_encoder:inst1.blue[1]
VGA_B[2] <= color_encoder:inst1.blue[2]
VGA_B[3] <= color_encoder:inst1.blue[3]
VGA_G[0] <= color_encoder:inst1.green[0]
VGA_G[1] <= color_encoder:inst1.green[1]
VGA_G[2] <= color_encoder:inst1.green[2]
VGA_G[3] <= color_encoder:inst1.green[3]
VGA_R[0] <= color_encoder:inst1.red[0]
VGA_R[1] <= color_encoder:inst1.red[1]
VGA_R[2] <= color_encoder:inst1.red[2]
VGA_R[3] <= color_encoder:inst1.red[3]


|VGADEMO|VGA_BLOCK:inst4|vga_control:inst2
clock => vga_blank~reg0.CLK
clock => mem_add[0]~reg0.CLK
clock => mem_add[1]~reg0.CLK
clock => mem_add[2]~reg0.CLK
clock => mem_add[3]~reg0.CLK
clock => mem_add[4]~reg0.CLK
clock => mem_add[5]~reg0.CLK
clock => mem_add[6]~reg0.CLK
clock => mem_add[7]~reg0.CLK
clock => mem_add[8]~reg0.CLK
clock => mem_add[9]~reg0.CLK
clock => mem_add[10]~reg0.CLK
clock => mem_add[11]~reg0.CLK
clock => mem_add[12]~reg0.CLK
clock => mem_add[13]~reg0.CLK
clock => mem_add[14]~reg0.CLK
clock => mem_add[15]~reg0.CLK
clock => mem_add[16]~reg0.CLK
clock => mem_add[17]~reg0.CLK
clock => mem_add[18]~reg0.CLK
clock => vcount[0].CLK
clock => vcount[1].CLK
clock => vcount[2].CLK
clock => vcount[3].CLK
clock => vcount[4].CLK
clock => vcount[5].CLK
clock => vcount[6].CLK
clock => vcount[7].CLK
clock => vcount[8].CLK
clock => vcount[9].CLK
clock => vcount[10].CLK
clock => vcount[11].CLK
clock => vcount[12].CLK
clock => vcount[13].CLK
clock => vcount[14].CLK
clock => vcount[15].CLK
clock => vcount[16].CLK
clock => vcount[17].CLK
clock => vcount[18].CLK
clock => vcount[19].CLK
clock => vcount[20].CLK
clock => vcount[21].CLK
clock => vcount[22].CLK
clock => vcount[23].CLK
clock => vcount[24].CLK
clock => vcount[25].CLK
clock => vcount[26].CLK
clock => vcount[27].CLK
clock => vcount[28].CLK
clock => vcount[29].CLK
clock => vcount[30].CLK
clock => vcount[31].CLK
clock => hcount[0].CLK
clock => hcount[1].CLK
clock => hcount[2].CLK
clock => hcount[3].CLK
clock => hcount[4].CLK
clock => hcount[5].CLK
clock => hcount[6].CLK
clock => hcount[7].CLK
clock => hcount[8].CLK
clock => hcount[9].CLK
clock => hcount[10].CLK
clock => hcount[11].CLK
clock => hcount[12].CLK
clock => hcount[13].CLK
clock => hcount[14].CLK
clock => hcount[15].CLK
clock => hcount[16].CLK
clock => hcount[17].CLK
clock => hcount[18].CLK
clock => hcount[19].CLK
clock => hcount[20].CLK
clock => hcount[21].CLK
clock => hcount[22].CLK
clock => hcount[23].CLK
clock => hcount[24].CLK
clock => hcount[25].CLK
clock => hcount[26].CLK
clock => hcount[27].CLK
clock => hcount[28].CLK
clock => hcount[29].CLK
clock => hcount[30].CLK
clock => hcount[31].CLK
clock => vga_vsync~reg0.CLK
clock => vga_hsync~reg0.CLK
clock => vga_clock.DATAIN
mem_add[0] <= mem_add[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[1] <= mem_add[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[2] <= mem_add[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[3] <= mem_add[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[4] <= mem_add[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[5] <= mem_add[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[6] <= mem_add[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[7] <= mem_add[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[8] <= mem_add[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[9] <= mem_add[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[10] <= mem_add[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[11] <= mem_add[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[12] <= mem_add[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[13] <= mem_add[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[14] <= mem_add[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[15] <= mem_add[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[16] <= mem_add[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[17] <= mem_add[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[18] <= mem_add[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_hsync <= vga_hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_vsync <= vga_vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_sync <= <GND>
vga_blank <= vga_blank~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_clock <= clock.DB_MAX_OUTPUT_PORT_TYPE


|VGADEMO|VGA_BLOCK:inst4|vgaclk:inst4
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= vgaclk_0002:vgaclk_inst.outclk_0


|VGADEMO|VGA_BLOCK:inst4|vgaclk:inst4|vgaclk_0002:vgaclk_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|VGADEMO|VGA_BLOCK:inst4|vgaclk:inst4|vgaclk_0002:vgaclk_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|VGADEMO|VGA_BLOCK:inst4|char_engine:inst
clock => debug_count[0].CLK
clock => debug_count[1].CLK
clock => debug_count[2].CLK
clock => debug_count[3].CLK
clock => debug_count[4].CLK
clock => debug_count[5].CLK
clock => debug_count[6].CLK
clock => debug_count[7].CLK
clock => debug_count[8].CLK
clock => debug_count[9].CLK
clock => debug_count[10].CLK
clock => debug_count[11].CLK
clock => debug_count[12].CLK
clock => debug_count[13].CLK
clock => debug_count[14].CLK
clock => debug_count[15].CLK
clock => debug_count[16].CLK
clock => debug_count[17].CLK
clock => debug_count[18].CLK
clock => debug_count[19].CLK
clock => debug_count[20].CLK
clock => debug_count[21].CLK
clock => debug_count[22].CLK
clock => debug_count[23].CLK
clock => debug_count[24].CLK
clock => debug_count[25].CLK
clock => debug_count[26].CLK
clock => debug_count[27].CLK
clock => debug_count[28].CLK
clock => debug_count[29].CLK
clock => debug_count[30].CLK
clock => debug_count[31].CLK
clock => debug_prebuffer[31][0].CLK
clock => debug_prebuffer[31][1].CLK
clock => debug_prebuffer[31][2].CLK
clock => debug_prebuffer[31][3].CLK
clock => debug_prebuffer[31][4].CLK
clock => debug_prebuffer[31][5].CLK
clock => debug_prebuffer[30][0].CLK
clock => debug_prebuffer[30][1].CLK
clock => debug_prebuffer[30][2].CLK
clock => debug_prebuffer[30][3].CLK
clock => debug_prebuffer[30][4].CLK
clock => debug_prebuffer[30][5].CLK
clock => debug_prebuffer[29][0].CLK
clock => debug_prebuffer[29][1].CLK
clock => debug_prebuffer[29][2].CLK
clock => debug_prebuffer[29][3].CLK
clock => debug_prebuffer[29][4].CLK
clock => debug_prebuffer[29][5].CLK
clock => debug_prebuffer[28][0].CLK
clock => debug_prebuffer[28][1].CLK
clock => debug_prebuffer[28][2].CLK
clock => debug_prebuffer[28][3].CLK
clock => debug_prebuffer[28][4].CLK
clock => debug_prebuffer[28][5].CLK
clock => debug_prebuffer[27][0].CLK
clock => debug_prebuffer[27][1].CLK
clock => debug_prebuffer[27][2].CLK
clock => debug_prebuffer[27][3].CLK
clock => debug_prebuffer[27][4].CLK
clock => debug_prebuffer[27][5].CLK
clock => debug_prebuffer[26][0].CLK
clock => debug_prebuffer[26][1].CLK
clock => debug_prebuffer[26][2].CLK
clock => debug_prebuffer[26][3].CLK
clock => debug_prebuffer[26][4].CLK
clock => debug_prebuffer[26][5].CLK
clock => debug_prebuffer[25][0].CLK
clock => debug_prebuffer[25][1].CLK
clock => debug_prebuffer[25][2].CLK
clock => debug_prebuffer[25][3].CLK
clock => debug_prebuffer[25][4].CLK
clock => debug_prebuffer[25][5].CLK
clock => debug_prebuffer[24][0].CLK
clock => debug_prebuffer[24][1].CLK
clock => debug_prebuffer[24][2].CLK
clock => debug_prebuffer[24][3].CLK
clock => debug_prebuffer[24][4].CLK
clock => debug_prebuffer[24][5].CLK
clock => debug_prebuffer[23][0].CLK
clock => debug_prebuffer[23][1].CLK
clock => debug_prebuffer[23][2].CLK
clock => debug_prebuffer[23][3].CLK
clock => debug_prebuffer[23][4].CLK
clock => debug_prebuffer[23][5].CLK
clock => debug_prebuffer[22][0].CLK
clock => debug_prebuffer[22][1].CLK
clock => debug_prebuffer[22][2].CLK
clock => debug_prebuffer[22][3].CLK
clock => debug_prebuffer[22][4].CLK
clock => debug_prebuffer[22][5].CLK
clock => debug_prebuffer[21][0].CLK
clock => debug_prebuffer[21][1].CLK
clock => debug_prebuffer[21][2].CLK
clock => debug_prebuffer[21][3].CLK
clock => debug_prebuffer[21][4].CLK
clock => debug_prebuffer[21][5].CLK
clock => debug_prebuffer[20][0].CLK
clock => debug_prebuffer[20][1].CLK
clock => debug_prebuffer[20][2].CLK
clock => debug_prebuffer[20][3].CLK
clock => debug_prebuffer[20][4].CLK
clock => debug_prebuffer[20][5].CLK
clock => debug_prebuffer[19][0].CLK
clock => debug_prebuffer[19][1].CLK
clock => debug_prebuffer[19][2].CLK
clock => debug_prebuffer[19][3].CLK
clock => debug_prebuffer[19][4].CLK
clock => debug_prebuffer[19][5].CLK
clock => debug_prebuffer[18][0].CLK
clock => debug_prebuffer[18][1].CLK
clock => debug_prebuffer[18][2].CLK
clock => debug_prebuffer[18][3].CLK
clock => debug_prebuffer[18][4].CLK
clock => debug_prebuffer[18][5].CLK
clock => debug_prebuffer[17][0].CLK
clock => debug_prebuffer[17][1].CLK
clock => debug_prebuffer[17][2].CLK
clock => debug_prebuffer[17][3].CLK
clock => debug_prebuffer[17][4].CLK
clock => debug_prebuffer[17][5].CLK
clock => debug_prebuffer[16][0].CLK
clock => debug_prebuffer[16][1].CLK
clock => debug_prebuffer[16][2].CLK
clock => debug_prebuffer[16][3].CLK
clock => debug_prebuffer[16][4].CLK
clock => debug_prebuffer[16][5].CLK
clock => debug_prebuffer[15][0].CLK
clock => debug_prebuffer[15][1].CLK
clock => debug_prebuffer[15][2].CLK
clock => debug_prebuffer[15][3].CLK
clock => debug_prebuffer[15][4].CLK
clock => debug_prebuffer[15][5].CLK
clock => debug_prebuffer[14][0].CLK
clock => debug_prebuffer[14][1].CLK
clock => debug_prebuffer[14][2].CLK
clock => debug_prebuffer[14][3].CLK
clock => debug_prebuffer[14][4].CLK
clock => debug_prebuffer[14][5].CLK
clock => debug_prebuffer[13][0].CLK
clock => debug_prebuffer[13][1].CLK
clock => debug_prebuffer[13][2].CLK
clock => debug_prebuffer[13][3].CLK
clock => debug_prebuffer[13][4].CLK
clock => debug_prebuffer[13][5].CLK
clock => debug_prebuffer[12][0].CLK
clock => debug_prebuffer[12][1].CLK
clock => debug_prebuffer[12][2].CLK
clock => debug_prebuffer[12][3].CLK
clock => debug_prebuffer[12][4].CLK
clock => debug_prebuffer[12][5].CLK
clock => debug_prebuffer[11][0].CLK
clock => debug_prebuffer[11][1].CLK
clock => debug_prebuffer[11][2].CLK
clock => debug_prebuffer[11][3].CLK
clock => debug_prebuffer[11][4].CLK
clock => debug_prebuffer[11][5].CLK
clock => debug_prebuffer[10][0].CLK
clock => debug_prebuffer[10][1].CLK
clock => debug_prebuffer[10][2].CLK
clock => debug_prebuffer[10][3].CLK
clock => debug_prebuffer[10][4].CLK
clock => debug_prebuffer[10][5].CLK
clock => debug_prebuffer[9][0].CLK
clock => debug_prebuffer[9][1].CLK
clock => debug_prebuffer[9][2].CLK
clock => debug_prebuffer[9][3].CLK
clock => debug_prebuffer[9][4].CLK
clock => debug_prebuffer[9][5].CLK
clock => debug_prebuffer[8][0].CLK
clock => debug_prebuffer[8][1].CLK
clock => debug_prebuffer[8][2].CLK
clock => debug_prebuffer[8][3].CLK
clock => debug_prebuffer[8][4].CLK
clock => debug_prebuffer[8][5].CLK
clock => debug_prebuffer[7][0].CLK
clock => debug_prebuffer[7][1].CLK
clock => debug_prebuffer[7][2].CLK
clock => debug_prebuffer[7][3].CLK
clock => debug_prebuffer[7][4].CLK
clock => debug_prebuffer[7][5].CLK
clock => debug_prebuffer[6][0].CLK
clock => debug_prebuffer[6][1].CLK
clock => debug_prebuffer[6][2].CLK
clock => debug_prebuffer[6][3].CLK
clock => debug_prebuffer[6][4].CLK
clock => debug_prebuffer[6][5].CLK
clock => debug_prebuffer[5][0].CLK
clock => debug_prebuffer[5][1].CLK
clock => debug_prebuffer[5][2].CLK
clock => debug_prebuffer[5][3].CLK
clock => debug_prebuffer[5][4].CLK
clock => debug_prebuffer[5][5].CLK
clock => debug_prebuffer[4][0].CLK
clock => debug_prebuffer[4][1].CLK
clock => debug_prebuffer[4][2].CLK
clock => debug_prebuffer[4][3].CLK
clock => debug_prebuffer[4][4].CLK
clock => debug_prebuffer[4][5].CLK
clock => debug_prebuffer[3][0].CLK
clock => debug_prebuffer[3][1].CLK
clock => debug_prebuffer[3][2].CLK
clock => debug_prebuffer[3][3].CLK
clock => debug_prebuffer[3][4].CLK
clock => debug_prebuffer[3][5].CLK
clock => debug_prebuffer[2][0].CLK
clock => debug_prebuffer[2][1].CLK
clock => debug_prebuffer[2][2].CLK
clock => debug_prebuffer[2][3].CLK
clock => debug_prebuffer[2][4].CLK
clock => debug_prebuffer[2][5].CLK
clock => debug_prebuffer[1][0].CLK
clock => debug_prebuffer[1][1].CLK
clock => debug_prebuffer[1][2].CLK
clock => debug_prebuffer[1][3].CLK
clock => debug_prebuffer[1][4].CLK
clock => debug_prebuffer[1][5].CLK
clock => debug_prebuffer[0][0].CLK
clock => debug_prebuffer[0][1].CLK
clock => debug_prebuffer[0][2].CLK
clock => debug_prebuffer[0][3].CLK
clock => debug_prebuffer[0][4].CLK
clock => debug_prebuffer[0][5].CLK
clock => mem_out[7]~reg0.CLK
clock => mem_out[6]~reg0.CLK
clock => mem_out[5]~reg0.CLK
clock => mem_out[4]~reg0.CLK
clock => mem_out[3]~reg0.CLK
clock => mem_out[2]~reg0.CLK
clock => mem_out[1]~reg0.CLK
clock => mem_out[0]~reg0.CLK
clock => mem_add[0]~reg0.CLK
clock => mem_add[1]~reg0.CLK
clock => mem_add[2]~reg0.CLK
clock => mem_add[3]~reg0.CLK
clock => mem_add[4]~reg0.CLK
clock => mem_add[5]~reg0.CLK
clock => mem_add[6]~reg0.CLK
clock => mem_add[7]~reg0.CLK
clock => mem_add[8]~reg0.CLK
clock => mem_add[9]~reg0.CLK
clock => mem_add[10]~reg0.CLK
clock => mem_add[11]~reg0.CLK
clock => mem_add[12]~reg0.CLK
clock => mem_add[13]~reg0.CLK
clock => mem_add[14]~reg0.CLK
clock => mem_add[15]~reg0.CLK
clock => y[0].CLK
clock => y[1].CLK
clock => y[2].CLK
clock => y[3].CLK
clock => y[4].CLK
clock => y[5].CLK
clock => y[6].CLK
clock => y[7].CLK
clock => y[8].CLK
clock => y[9].CLK
clock => y[10].CLK
clock => y[11].CLK
clock => y[12].CLK
clock => y[13].CLK
clock => y[14].CLK
clock => y[15].CLK
clock => y[16].CLK
clock => y[17].CLK
clock => y[18].CLK
clock => y[19].CLK
clock => y[20].CLK
clock => y[21].CLK
clock => y[22].CLK
clock => y[23].CLK
clock => y[24].CLK
clock => y[25].CLK
clock => y[26].CLK
clock => y[27].CLK
clock => y[28].CLK
clock => y[29].CLK
clock => y[30].CLK
clock => y[31].CLK
clock => decode_delay[0].CLK
clock => decode_delay[1].CLK
clock => decode_delay[2].CLK
clock => decode_delay[3].CLK
clock => decode_delay[4].CLK
clock => decode_delay[5].CLK
clock => decode_delay[6].CLK
clock => decode_delay[7].CLK
clock => decode_delay[8].CLK
clock => decode_delay[9].CLK
clock => decode_delay[10].CLK
clock => decode_delay[11].CLK
clock => decode_delay[12].CLK
clock => decode_delay[13].CLK
clock => decode_delay[14].CLK
clock => decode_delay[15].CLK
clock => decode_delay[16].CLK
clock => decode_delay[17].CLK
clock => decode_delay[18].CLK
clock => decode_delay[19].CLK
clock => decode_delay[20].CLK
clock => decode_delay[21].CLK
clock => decode_delay[22].CLK
clock => decode_delay[23].CLK
clock => decode_delay[24].CLK
clock => decode_delay[25].CLK
clock => decode_delay[26].CLK
clock => decode_delay[27].CLK
clock => decode_delay[28].CLK
clock => decode_delay[29].CLK
clock => decode_delay[30].CLK
clock => decode_delay[31].CLK
clock => mem_buffer[0].CLK
clock => mem_buffer[1].CLK
clock => mem_buffer[2].CLK
clock => mem_buffer[3].CLK
clock => mem_buffer[4].CLK
clock => mem_buffer[5].CLK
clock => mem_buffer[6].CLK
clock => mem_buffer[7].CLK
clock => mem_buffer[8].CLK
clock => mem_buffer[9].CLK
clock => mem_buffer[10].CLK
clock => mem_buffer[11].CLK
clock => mem_buffer[12].CLK
clock => mem_buffer[13].CLK
clock => mem_buffer[14].CLK
clock => mem_buffer[15].CLK
clock => mem_buffer[16].CLK
clock => mem_buffer[17].CLK
clock => mem_buffer[18].CLK
clock => mem_buffer[19].CLK
clock => mem_buffer[20].CLK
clock => mem_buffer[21].CLK
clock => mem_buffer[22].CLK
clock => mem_buffer[23].CLK
clock => mem_buffer[24].CLK
clock => mem_buffer[25].CLK
clock => mem_buffer[26].CLK
clock => mem_buffer[27].CLK
clock => mem_buffer[28].CLK
clock => mem_buffer[29].CLK
clock => mem_buffer[30].CLK
clock => mem_buffer[31].CLK
clock => mem_buffer[32].CLK
clock => mem_buffer[33].CLK
clock => mem_buffer[34].CLK
clock => mem_buffer[35].CLK
clock => mem_buffer[36].CLK
clock => mem_buffer[37].CLK
clock => mem_buffer[38].CLK
clock => mem_buffer[39].CLK
clock => mem_buffer[40].CLK
clock => mem_buffer[41].CLK
clock => mem_buffer[42].CLK
clock => mem_buffer[43].CLK
clock => mem_buffer[44].CLK
clock => mem_buffer[45].CLK
clock => mem_buffer[46].CLK
clock => mem_buffer[47].CLK
clock => mem_buffer[48].CLK
clock => mem_buffer[49].CLK
clock => mem_buffer[50].CLK
clock => mem_buffer[51].CLK
clock => mem_buffer[52].CLK
clock => mem_buffer[53].CLK
clock => mem_buffer[54].CLK
clock => mem_buffer[55].CLK
clock => mem_buffer[56].CLK
clock => mem_buffer[57].CLK
clock => mem_buffer[58].CLK
clock => mem_buffer[59].CLK
clock => mem_buffer[60].CLK
clock => mem_buffer[61].CLK
clock => mem_buffer[62].CLK
clock => mem_buffer[63].CLK
clock => hex_digit[0].CLK
clock => hex_digit[1].CLK
clock => hex_digit[2].CLK
clock => hex_digit[3].CLK
clock => hex_digit[4].CLK
clock => hex_digit[5].CLK
clock => hex_digit[6].CLK
clock => x[0].CLK
clock => x[1].CLK
clock => x[2].CLK
clock => x[3].CLK
clock => x[4].CLK
clock => x[5].CLK
clock => x[6].CLK
clock => x[7].CLK
clock => x[8].CLK
clock => x[9].CLK
clock => x[10].CLK
clock => x[11].CLK
clock => x[12].CLK
clock => x[13].CLK
clock => x[14].CLK
clock => x[15].CLK
clock => x[16].CLK
clock => x[17].CLK
clock => x[18].CLK
clock => x[19].CLK
clock => x[20].CLK
clock => x[21].CLK
clock => x[22].CLK
clock => x[23].CLK
clock => x[24].CLK
clock => x[25].CLK
clock => x[26].CLK
clock => x[27].CLK
clock => x[28].CLK
clock => x[29].CLK
clock => x[30].CLK
clock => x[31].CLK
clock => slice_delay[0].CLK
clock => slice_delay[1].CLK
clock => slice_delay[2].CLK
clock => slice_delay[3].CLK
clock => slice_delay[4].CLK
clock => slice_delay[5].CLK
clock => slice_delay[6].CLK
clock => slice_delay[7].CLK
clock => slice_delay[8].CLK
clock => slice_delay[9].CLK
clock => slice_delay[10].CLK
clock => slice_delay[11].CLK
clock => slice_delay[12].CLK
clock => slice_delay[13].CLK
clock => slice_delay[14].CLK
clock => slice_delay[15].CLK
clock => slice_delay[16].CLK
clock => slice_delay[17].CLK
clock => slice_delay[18].CLK
clock => slice_delay[19].CLK
clock => slice_delay[20].CLK
clock => slice_delay[21].CLK
clock => slice_delay[22].CLK
clock => slice_delay[23].CLK
clock => slice_delay[24].CLK
clock => slice_delay[25].CLK
clock => slice_delay[26].CLK
clock => slice_delay[27].CLK
clock => slice_delay[28].CLK
clock => slice_delay[29].CLK
clock => slice_delay[30].CLK
clock => slice_delay[31].CLK
clock => reg_index[0].CLK
clock => reg_index[1].CLK
clock => reg_index[2].CLK
clock => reg_index[3].CLK
clock => reg_index[4].CLK
clock => reg_index[5].CLK
clock => reg_index[6].CLK
clock => reg_index[7].CLK
clock => reg_index[8].CLK
clock => reg_index[9].CLK
clock => reg_index[10].CLK
clock => reg_index[11].CLK
clock => reg_index[12].CLK
clock => reg_index[13].CLK
clock => reg_index[14].CLK
clock => reg_index[15].CLK
clock => reg_index[16].CLK
clock => reg_index[17].CLK
clock => reg_index[18].CLK
clock => reg_index[19].CLK
clock => reg_index[20].CLK
clock => reg_index[21].CLK
clock => reg_index[22].CLK
clock => reg_index[23].CLK
clock => reg_index[24].CLK
clock => reg_index[25].CLK
clock => reg_index[26].CLK
clock => reg_index[27].CLK
clock => reg_index[28].CLK
clock => reg_index[29].CLK
clock => reg_index[30].CLK
clock => reg_index[31].CLK
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
clock => data[16].CLK
clock => data[17].CLK
clock => data[18].CLK
clock => data[19].CLK
clock => data[20].CLK
clock => data[21].CLK
clock => data[22].CLK
clock => data[23].CLK
clock => data[24].CLK
clock => data[25].CLK
clock => data[26].CLK
clock => data[27].CLK
clock => data[28].CLK
clock => data[29].CLK
clock => data[30].CLK
clock => data[31].CLK
clock => num_chars[0].CLK
clock => num_chars[1].CLK
clock => num_chars[2].CLK
clock => num_chars[3].CLK
clock => num_chars[4].CLK
clock => num_chars[5].CLK
clock => num_chars[6].CLK
clock => num_chars[7].CLK
clock => num_chars[8].CLK
clock => num_chars[9].CLK
clock => num_chars[10].CLK
clock => num_chars[11].CLK
clock => num_chars[12].CLK
clock => num_chars[13].CLK
clock => num_chars[14].CLK
clock => num_chars[15].CLK
clock => num_chars[16].CLK
clock => num_chars[17].CLK
clock => num_chars[18].CLK
clock => num_chars[19].CLK
clock => num_chars[20].CLK
clock => num_chars[21].CLK
clock => num_chars[22].CLK
clock => num_chars[23].CLK
clock => num_chars[24].CLK
clock => num_chars[25].CLK
clock => num_chars[26].CLK
clock => num_chars[27].CLK
clock => num_chars[28].CLK
clock => num_chars[29].CLK
clock => num_chars[30].CLK
clock => num_chars[31].CLK
clock => column[0].CLK
clock => column[1].CLK
clock => column[2].CLK
clock => column[3].CLK
clock => column[4].CLK
clock => column[5].CLK
clock => column[6].CLK
clock => column[7].CLK
clock => column[8].CLK
clock => column[9].CLK
clock => column[10].CLK
clock => column[11].CLK
clock => column[12].CLK
clock => column[13].CLK
clock => column[14].CLK
clock => column[15].CLK
clock => column[16].CLK
clock => column[17].CLK
clock => column[18].CLK
clock => column[19].CLK
clock => column[20].CLK
clock => column[21].CLK
clock => column[22].CLK
clock => column[23].CLK
clock => column[24].CLK
clock => column[25].CLK
clock => column[26].CLK
clock => column[27].CLK
clock => column[28].CLK
clock => column[29].CLK
clock => column[30].CLK
clock => column[31].CLK
clock => row[0].CLK
clock => row[1].CLK
clock => row[2].CLK
clock => row[3].CLK
clock => row[4].CLK
clock => row[5].CLK
clock => row[6].CLK
clock => row[7].CLK
clock => row[8].CLK
clock => row[9].CLK
clock => row[10].CLK
clock => row[11].CLK
clock => row[12].CLK
clock => row[13].CLK
clock => row[14].CLK
clock => row[15].CLK
clock => row[16].CLK
clock => row[17].CLK
clock => row[18].CLK
clock => row[19].CLK
clock => row[20].CLK
clock => row[21].CLK
clock => row[22].CLK
clock => row[23].CLK
clock => row[24].CLK
clock => row[25].CLK
clock => row[26].CLK
clock => row[27].CLK
clock => row[28].CLK
clock => row[29].CLK
clock => row[30].CLK
clock => row[31].CLK
clock => hex_buffer[19][0].CLK
clock => hex_buffer[19][1].CLK
clock => hex_buffer[19][2].CLK
clock => hex_buffer[19][3].CLK
clock => hex_buffer[19][4].CLK
clock => hex_buffer[19][5].CLK
clock => hex_buffer[18][0].CLK
clock => hex_buffer[18][1].CLK
clock => hex_buffer[18][2].CLK
clock => hex_buffer[18][3].CLK
clock => hex_buffer[18][4].CLK
clock => hex_buffer[18][5].CLK
clock => hex_buffer[17][0].CLK
clock => hex_buffer[17][1].CLK
clock => hex_buffer[17][2].CLK
clock => hex_buffer[17][3].CLK
clock => hex_buffer[17][4].CLK
clock => hex_buffer[17][5].CLK
clock => hex_buffer[16][0].CLK
clock => hex_buffer[16][1].CLK
clock => hex_buffer[16][2].CLK
clock => hex_buffer[16][3].CLK
clock => hex_buffer[16][4].CLK
clock => hex_buffer[16][5].CLK
clock => hex_buffer[15][0].CLK
clock => hex_buffer[15][1].CLK
clock => hex_buffer[15][2].CLK
clock => hex_buffer[15][3].CLK
clock => hex_buffer[15][4].CLK
clock => hex_buffer[15][5].CLK
clock => hex_buffer[14][0].CLK
clock => hex_buffer[14][1].CLK
clock => hex_buffer[14][2].CLK
clock => hex_buffer[14][3].CLK
clock => hex_buffer[14][4].CLK
clock => hex_buffer[14][5].CLK
clock => hex_buffer[13][0].CLK
clock => hex_buffer[13][1].CLK
clock => hex_buffer[13][2].CLK
clock => hex_buffer[13][3].CLK
clock => hex_buffer[13][4].CLK
clock => hex_buffer[13][5].CLK
clock => hex_buffer[12][0].CLK
clock => hex_buffer[12][1].CLK
clock => hex_buffer[12][2].CLK
clock => hex_buffer[12][3].CLK
clock => hex_buffer[12][4].CLK
clock => hex_buffer[12][5].CLK
clock => hex_buffer[11][0].CLK
clock => hex_buffer[11][1].CLK
clock => hex_buffer[11][2].CLK
clock => hex_buffer[11][3].CLK
clock => hex_buffer[11][4].CLK
clock => hex_buffer[11][5].CLK
clock => hex_buffer[10][0].CLK
clock => hex_buffer[10][1].CLK
clock => hex_buffer[10][2].CLK
clock => hex_buffer[10][3].CLK
clock => hex_buffer[10][4].CLK
clock => hex_buffer[10][5].CLK
clock => hex_buffer[9][0].CLK
clock => hex_buffer[9][1].CLK
clock => hex_buffer[9][2].CLK
clock => hex_buffer[9][3].CLK
clock => hex_buffer[9][4].CLK
clock => hex_buffer[9][5].CLK
clock => hex_buffer[8][0].CLK
clock => hex_buffer[8][1].CLK
clock => hex_buffer[8][2].CLK
clock => hex_buffer[8][3].CLK
clock => hex_buffer[8][4].CLK
clock => hex_buffer[8][5].CLK
clock => hex_buffer[7][0].CLK
clock => hex_buffer[7][1].CLK
clock => hex_buffer[7][2].CLK
clock => hex_buffer[7][3].CLK
clock => hex_buffer[7][4].CLK
clock => hex_buffer[7][5].CLK
clock => hex_buffer[6][0].CLK
clock => hex_buffer[6][1].CLK
clock => hex_buffer[6][2].CLK
clock => hex_buffer[6][3].CLK
clock => hex_buffer[6][4].CLK
clock => hex_buffer[6][5].CLK
clock => hex_buffer[5][0].CLK
clock => hex_buffer[5][1].CLK
clock => hex_buffer[5][2].CLK
clock => hex_buffer[5][3].CLK
clock => hex_buffer[5][4].CLK
clock => hex_buffer[5][5].CLK
clock => hex_buffer[4][0].CLK
clock => hex_buffer[4][1].CLK
clock => hex_buffer[4][2].CLK
clock => hex_buffer[4][3].CLK
clock => hex_buffer[4][4].CLK
clock => hex_buffer[4][5].CLK
clock => hex_buffer[3][0].CLK
clock => hex_buffer[3][1].CLK
clock => hex_buffer[3][2].CLK
clock => hex_buffer[3][3].CLK
clock => hex_buffer[3][4].CLK
clock => hex_buffer[3][5].CLK
clock => hex_buffer[2][0].CLK
clock => hex_buffer[2][1].CLK
clock => hex_buffer[2][2].CLK
clock => hex_buffer[2][3].CLK
clock => hex_buffer[2][4].CLK
clock => hex_buffer[2][5].CLK
clock => hex_buffer[1][0].CLK
clock => hex_buffer[1][1].CLK
clock => hex_buffer[1][2].CLK
clock => hex_buffer[1][3].CLK
clock => hex_buffer[1][4].CLK
clock => hex_buffer[1][5].CLK
clock => hex_buffer[0][0].CLK
clock => hex_buffer[0][1].CLK
clock => hex_buffer[0][2].CLK
clock => hex_buffer[0][3].CLK
clock => hex_buffer[0][4].CLK
clock => hex_buffer[0][5].CLK
clock => reg_sw[0]~reg0.CLK
clock => reg_sw[1]~reg0.CLK
clock => reg_sw[2]~reg0.CLK
clock => reg_sw[3]~reg0.CLK
clock => reg_sw[4]~reg0.CLK
clock => mem_sw[0]~reg0.CLK
clock => mem_sw[1]~reg0.CLK
clock => mem_sw[2]~reg0.CLK
clock => mem_sw[3]~reg0.CLK
clock => mem_sw[4]~reg0.CLK
clock => mem_sw[5]~reg0.CLK
clock => ins_sw[0]~reg0.CLK
clock => ins_sw[1]~reg0.CLK
clock => ins_sw[2]~reg0.CLK
clock => ins_sw[3]~reg0.CLK
clock => ins_sw[4]~reg0.CLK
clock => ins_sw[5]~reg0.CLK
clock => data_index[0].CLK
clock => data_index[1].CLK
clock => data_index[2].CLK
clock => data_index[3].CLK
clock => data_index[4].CLK
clock => data_index[5].CLK
clock => data_index[6].CLK
clock => data_index[7].CLK
clock => data_index[8].CLK
clock => data_index[9].CLK
clock => data_index[10].CLK
clock => data_index[11].CLK
clock => data_index[12].CLK
clock => data_index[13].CLK
clock => data_index[14].CLK
clock => data_index[15].CLK
clock => data_index[16].CLK
clock => data_index[17].CLK
clock => data_index[18].CLK
clock => data_index[19].CLK
clock => data_index[20].CLK
clock => data_index[21].CLK
clock => data_index[22].CLK
clock => data_index[23].CLK
clock => data_index[24].CLK
clock => data_index[25].CLK
clock => data_index[26].CLK
clock => data_index[27].CLK
clock => data_index[28].CLK
clock => data_index[29].CLK
clock => data_index[30].CLK
clock => data_index[31].CLK
project_clock => pc_history[9][0].CLK
project_clock => pc_history[9][1].CLK
project_clock => pc_history[9][2].CLK
project_clock => pc_history[9][3].CLK
project_clock => pc_history[9][4].CLK
project_clock => pc_history[9][5].CLK
project_clock => pc_history[9][6].CLK
project_clock => pc_history[9][7].CLK
project_clock => pc_history[9][8].CLK
project_clock => pc_history[9][9].CLK
project_clock => pc_history[9][10].CLK
project_clock => pc_history[9][11].CLK
project_clock => pc_history[9][12].CLK
project_clock => pc_history[9][13].CLK
project_clock => pc_history[9][14].CLK
project_clock => pc_history[9][15].CLK
project_clock => pc_history[8][0].CLK
project_clock => pc_history[8][1].CLK
project_clock => pc_history[8][2].CLK
project_clock => pc_history[8][3].CLK
project_clock => pc_history[8][4].CLK
project_clock => pc_history[8][5].CLK
project_clock => pc_history[8][6].CLK
project_clock => pc_history[8][7].CLK
project_clock => pc_history[8][8].CLK
project_clock => pc_history[8][9].CLK
project_clock => pc_history[8][10].CLK
project_clock => pc_history[8][11].CLK
project_clock => pc_history[8][12].CLK
project_clock => pc_history[8][13].CLK
project_clock => pc_history[8][14].CLK
project_clock => pc_history[8][15].CLK
project_clock => pc_history[7][0].CLK
project_clock => pc_history[7][1].CLK
project_clock => pc_history[7][2].CLK
project_clock => pc_history[7][3].CLK
project_clock => pc_history[7][4].CLK
project_clock => pc_history[7][5].CLK
project_clock => pc_history[7][6].CLK
project_clock => pc_history[7][7].CLK
project_clock => pc_history[7][8].CLK
project_clock => pc_history[7][9].CLK
project_clock => pc_history[7][10].CLK
project_clock => pc_history[7][11].CLK
project_clock => pc_history[7][12].CLK
project_clock => pc_history[7][13].CLK
project_clock => pc_history[7][14].CLK
project_clock => pc_history[7][15].CLK
project_clock => pc_history[6][0].CLK
project_clock => pc_history[6][1].CLK
project_clock => pc_history[6][2].CLK
project_clock => pc_history[6][3].CLK
project_clock => pc_history[6][4].CLK
project_clock => pc_history[6][5].CLK
project_clock => pc_history[6][6].CLK
project_clock => pc_history[6][7].CLK
project_clock => pc_history[6][8].CLK
project_clock => pc_history[6][9].CLK
project_clock => pc_history[6][10].CLK
project_clock => pc_history[6][11].CLK
project_clock => pc_history[6][12].CLK
project_clock => pc_history[6][13].CLK
project_clock => pc_history[6][14].CLK
project_clock => pc_history[6][15].CLK
project_clock => pc_history[5][0].CLK
project_clock => pc_history[5][1].CLK
project_clock => pc_history[5][2].CLK
project_clock => pc_history[5][3].CLK
project_clock => pc_history[5][4].CLK
project_clock => pc_history[5][5].CLK
project_clock => pc_history[5][6].CLK
project_clock => pc_history[5][7].CLK
project_clock => pc_history[5][8].CLK
project_clock => pc_history[5][9].CLK
project_clock => pc_history[5][10].CLK
project_clock => pc_history[5][11].CLK
project_clock => pc_history[5][12].CLK
project_clock => pc_history[5][13].CLK
project_clock => pc_history[5][14].CLK
project_clock => pc_history[5][15].CLK
project_clock => pc_history[4][0].CLK
project_clock => pc_history[4][1].CLK
project_clock => pc_history[4][2].CLK
project_clock => pc_history[4][3].CLK
project_clock => pc_history[4][4].CLK
project_clock => pc_history[4][5].CLK
project_clock => pc_history[4][6].CLK
project_clock => pc_history[4][7].CLK
project_clock => pc_history[4][8].CLK
project_clock => pc_history[4][9].CLK
project_clock => pc_history[4][10].CLK
project_clock => pc_history[4][11].CLK
project_clock => pc_history[4][12].CLK
project_clock => pc_history[4][13].CLK
project_clock => pc_history[4][14].CLK
project_clock => pc_history[4][15].CLK
project_clock => pc_history[3][0].CLK
project_clock => pc_history[3][1].CLK
project_clock => pc_history[3][2].CLK
project_clock => pc_history[3][3].CLK
project_clock => pc_history[3][4].CLK
project_clock => pc_history[3][5].CLK
project_clock => pc_history[3][6].CLK
project_clock => pc_history[3][7].CLK
project_clock => pc_history[3][8].CLK
project_clock => pc_history[3][9].CLK
project_clock => pc_history[3][10].CLK
project_clock => pc_history[3][11].CLK
project_clock => pc_history[3][12].CLK
project_clock => pc_history[3][13].CLK
project_clock => pc_history[3][14].CLK
project_clock => pc_history[3][15].CLK
project_clock => pc_history[2][0].CLK
project_clock => pc_history[2][1].CLK
project_clock => pc_history[2][2].CLK
project_clock => pc_history[2][3].CLK
project_clock => pc_history[2][4].CLK
project_clock => pc_history[2][5].CLK
project_clock => pc_history[2][6].CLK
project_clock => pc_history[2][7].CLK
project_clock => pc_history[2][8].CLK
project_clock => pc_history[2][9].CLK
project_clock => pc_history[2][10].CLK
project_clock => pc_history[2][11].CLK
project_clock => pc_history[2][12].CLK
project_clock => pc_history[2][13].CLK
project_clock => pc_history[2][14].CLK
project_clock => pc_history[2][15].CLK
project_clock => pc_history[1][0].CLK
project_clock => pc_history[1][1].CLK
project_clock => pc_history[1][2].CLK
project_clock => pc_history[1][3].CLK
project_clock => pc_history[1][4].CLK
project_clock => pc_history[1][5].CLK
project_clock => pc_history[1][6].CLK
project_clock => pc_history[1][7].CLK
project_clock => pc_history[1][8].CLK
project_clock => pc_history[1][9].CLK
project_clock => pc_history[1][10].CLK
project_clock => pc_history[1][11].CLK
project_clock => pc_history[1][12].CLK
project_clock => pc_history[1][13].CLK
project_clock => pc_history[1][14].CLK
project_clock => pc_history[1][15].CLK
project_clock => pc_history[0][0].CLK
project_clock => pc_history[0][1].CLK
project_clock => pc_history[0][2].CLK
project_clock => pc_history[0][3].CLK
project_clock => pc_history[0][4].CLK
project_clock => pc_history[0][5].CLK
project_clock => pc_history[0][6].CLK
project_clock => pc_history[0][7].CLK
project_clock => pc_history[0][8].CLK
project_clock => pc_history[0][9].CLK
project_clock => pc_history[0][10].CLK
project_clock => pc_history[0][11].CLK
project_clock => pc_history[0][12].CLK
project_clock => pc_history[0][13].CLK
project_clock => pc_history[0][14].CLK
project_clock => pc_history[0][15].CLK
ins_data[0] => Selector214.IN16
ins_data[1] => Selector213.IN16
ins_data[2] => Selector212.IN16
ins_data[3] => Selector211.IN16
ins_data[4] => Selector210.IN16
ins_data[5] => Selector209.IN22
ins_data[6] => Selector208.IN22
ins_data[7] => Selector207.IN22
ins_data[8] => Selector206.IN22
ins_data[9] => Selector205.IN22
ins_data[10] => Selector204.IN22
ins_data[11] => Selector203.IN22
ins_data[12] => Selector202.IN22
ins_data[13] => Selector201.IN22
ins_data[14] => Selector200.IN22
ins_data[15] => Selector199.IN22
ins_data[16] => Selector198.IN21
ins_data[17] => Selector197.IN21
ins_data[18] => Selector196.IN21
ins_data[19] => Selector195.IN21
ins_data[20] => Selector194.IN21
ins_data[21] => Selector193.IN21
ins_data[22] => Selector192.IN21
ins_data[23] => Selector191.IN21
ins_data[24] => Selector190.IN21
ins_data[25] => Selector189.IN21
ins_data[26] => Selector188.IN21
ins_data[27] => Selector187.IN21
ins_data[28] => Selector186.IN21
ins_data[29] => Selector185.IN21
ins_data[30] => Selector184.IN21
ins_data[31] => Selector183.IN21
mem_data[0] => Selector214.IN17
mem_data[1] => Selector213.IN17
mem_data[2] => Selector212.IN17
mem_data[3] => Selector211.IN17
mem_data[4] => Selector210.IN17
mem_data[5] => Selector209.IN23
mem_data[6] => Selector208.IN23
mem_data[7] => Selector207.IN23
mem_data[8] => Selector206.IN23
mem_data[9] => Selector205.IN23
mem_data[10] => Selector204.IN23
mem_data[11] => Selector203.IN23
mem_data[12] => Selector202.IN23
mem_data[13] => Selector201.IN23
mem_data[14] => Selector200.IN23
mem_data[15] => Selector199.IN23
mem_data[16] => Selector198.IN22
mem_data[17] => Selector197.IN22
mem_data[18] => Selector196.IN22
mem_data[19] => Selector195.IN22
mem_data[20] => Selector194.IN22
mem_data[21] => Selector193.IN22
mem_data[22] => Selector192.IN22
mem_data[23] => Selector191.IN22
mem_data[24] => Selector190.IN22
mem_data[25] => Selector189.IN22
mem_data[26] => Selector188.IN22
mem_data[27] => Selector187.IN22
mem_data[28] => Selector186.IN22
mem_data[29] => Selector185.IN22
mem_data[30] => Selector184.IN22
mem_data[31] => Selector183.IN22
reg_data[0] => Selector214.IN18
reg_data[1] => Selector213.IN18
reg_data[2] => Selector212.IN18
reg_data[3] => Selector211.IN18
reg_data[4] => Selector210.IN18
reg_data[5] => Selector209.IN24
reg_data[6] => Selector208.IN24
reg_data[7] => Selector207.IN24
reg_data[8] => Selector206.IN24
reg_data[9] => Selector205.IN24
reg_data[10] => Selector204.IN24
reg_data[11] => Selector203.IN24
reg_data[12] => Selector202.IN24
reg_data[13] => Selector201.IN24
reg_data[14] => Selector200.IN24
reg_data[15] => Selector199.IN24
reg_data[16] => Selector198.IN23
reg_data[17] => Selector197.IN23
reg_data[18] => Selector196.IN23
reg_data[19] => Selector195.IN23
reg_data[20] => Selector194.IN23
reg_data[21] => Selector193.IN23
reg_data[22] => Selector192.IN23
reg_data[23] => Selector191.IN23
reg_data[24] => Selector190.IN23
reg_data[25] => Selector189.IN23
reg_data[26] => Selector188.IN23
reg_data[27] => Selector187.IN23
reg_data[28] => Selector186.IN23
reg_data[29] => Selector185.IN23
reg_data[30] => Selector184.IN23
reg_data[31] => Selector183.IN23
prg_counter[0] => Equal50.IN15
prg_counter[0] => pc_history[0][0].DATAIN
prg_counter[1] => Equal50.IN14
prg_counter[1] => pc_history[0][1].DATAIN
prg_counter[2] => Equal50.IN13
prg_counter[2] => pc_history[0][2].DATAIN
prg_counter[3] => Equal50.IN12
prg_counter[3] => pc_history[0][3].DATAIN
prg_counter[4] => Equal50.IN11
prg_counter[4] => pc_history[0][4].DATAIN
prg_counter[5] => Equal50.IN10
prg_counter[5] => pc_history[0][5].DATAIN
prg_counter[6] => Equal50.IN9
prg_counter[6] => pc_history[0][6].DATAIN
prg_counter[7] => Equal50.IN8
prg_counter[7] => pc_history[0][7].DATAIN
prg_counter[8] => Equal50.IN7
prg_counter[8] => pc_history[0][8].DATAIN
prg_counter[9] => Equal50.IN6
prg_counter[9] => pc_history[0][9].DATAIN
prg_counter[10] => Equal50.IN5
prg_counter[10] => pc_history[0][10].DATAIN
prg_counter[11] => Equal50.IN4
prg_counter[11] => pc_history[0][11].DATAIN
prg_counter[12] => Equal50.IN3
prg_counter[12] => pc_history[0][12].DATAIN
prg_counter[13] => Equal50.IN2
prg_counter[13] => pc_history[0][13].DATAIN
prg_counter[14] => Equal50.IN1
prg_counter[14] => pc_history[0][14].DATAIN
prg_counter[15] => Equal50.IN0
prg_counter[15] => pc_history[0][15].DATAIN
cycle_counter[0] => Selector214.IN19
cycle_counter[1] => Selector213.IN19
cycle_counter[2] => Selector212.IN19
cycle_counter[3] => Selector211.IN19
cycle_counter[4] => Selector210.IN19
cycle_counter[5] => Selector209.IN25
cycle_counter[6] => Selector208.IN25
cycle_counter[7] => Selector207.IN25
cycle_counter[8] => Selector206.IN25
cycle_counter[9] => Selector205.IN25
cycle_counter[10] => Selector204.IN25
cycle_counter[11] => Selector203.IN25
cycle_counter[12] => Selector202.IN25
cycle_counter[13] => Selector201.IN25
cycle_counter[14] => Selector200.IN25
cycle_counter[15] => Selector199.IN25
debug[0] => Mux30.IN31
debug[1] => Mux30.IN30
debug[2] => Mux30.IN29
debug[3] => Mux30.IN28
debug[4] => Mux30.IN27
debug[5] => Mux30.IN26
debug[6] => Mux30.IN25
debug[7] => Mux30.IN24
debug[8] => Mux30.IN23
debug[9] => Mux30.IN22
debug[10] => Mux30.IN21
debug[11] => Mux30.IN20
debug[12] => Mux30.IN19
debug[13] => Mux30.IN18
debug[14] => Mux30.IN17
debug[15] => Mux30.IN16
debug[16] => Mux30.IN15
debug[17] => Mux30.IN14
debug[18] => Mux30.IN13
debug[19] => Mux30.IN12
debug[20] => Mux30.IN11
debug[21] => Mux30.IN10
debug[22] => Mux30.IN9
debug[23] => Mux30.IN8
debug[24] => Mux30.IN7
debug[25] => Mux30.IN6
debug[26] => Mux30.IN5
debug[27] => Mux30.IN4
debug[28] => Mux30.IN3
debug[29] => Mux30.IN2
debug[30] => Mux30.IN1
debug[31] => Mux30.IN0
gp_reg_1[0] => Selector214.IN20
gp_reg_1[1] => Selector213.IN20
gp_reg_1[2] => Selector212.IN20
gp_reg_1[3] => Selector211.IN20
gp_reg_1[4] => Selector210.IN20
gp_reg_1[5] => Selector209.IN26
gp_reg_1[6] => Selector208.IN26
gp_reg_1[7] => Selector207.IN26
gp_reg_1[8] => Selector206.IN26
gp_reg_1[9] => Selector205.IN26
gp_reg_1[10] => Selector204.IN26
gp_reg_1[11] => Selector203.IN26
gp_reg_1[12] => Selector202.IN26
gp_reg_1[13] => Selector201.IN26
gp_reg_1[14] => Selector200.IN26
gp_reg_1[15] => Selector199.IN26
gp_reg_1[16] => Selector198.IN24
gp_reg_1[17] => Selector197.IN24
gp_reg_1[18] => Selector196.IN24
gp_reg_1[19] => Selector195.IN24
gp_reg_1[20] => Selector194.IN24
gp_reg_1[21] => Selector193.IN24
gp_reg_1[22] => Selector192.IN24
gp_reg_1[23] => Selector191.IN24
gp_reg_1[24] => Selector190.IN24
gp_reg_1[25] => Selector189.IN24
gp_reg_1[26] => Selector188.IN24
gp_reg_1[27] => Selector187.IN24
gp_reg_1[28] => Selector186.IN24
gp_reg_1[29] => Selector185.IN24
gp_reg_1[30] => Selector184.IN24
gp_reg_1[31] => Selector183.IN24
gp_reg_2[0] => Selector214.IN21
gp_reg_2[1] => Selector213.IN21
gp_reg_2[2] => Selector212.IN21
gp_reg_2[3] => Selector211.IN21
gp_reg_2[4] => Selector210.IN21
gp_reg_2[5] => Selector209.IN27
gp_reg_2[6] => Selector208.IN27
gp_reg_2[7] => Selector207.IN27
gp_reg_2[8] => Selector206.IN27
gp_reg_2[9] => Selector205.IN27
gp_reg_2[10] => Selector204.IN27
gp_reg_2[11] => Selector203.IN27
gp_reg_2[12] => Selector202.IN27
gp_reg_2[13] => Selector201.IN27
gp_reg_2[14] => Selector200.IN27
gp_reg_2[15] => Selector199.IN27
gp_reg_2[16] => Selector198.IN25
gp_reg_2[17] => Selector197.IN25
gp_reg_2[18] => Selector196.IN25
gp_reg_2[19] => Selector195.IN25
gp_reg_2[20] => Selector194.IN25
gp_reg_2[21] => Selector193.IN25
gp_reg_2[22] => Selector192.IN25
gp_reg_2[23] => Selector191.IN25
gp_reg_2[24] => Selector190.IN25
gp_reg_2[25] => Selector189.IN25
gp_reg_2[26] => Selector188.IN25
gp_reg_2[27] => Selector187.IN25
gp_reg_2[28] => Selector186.IN25
gp_reg_2[29] => Selector185.IN25
gp_reg_2[30] => Selector184.IN25
gp_reg_2[31] => Selector183.IN25
gp_reg_3[0] => Selector214.IN22
gp_reg_3[1] => Selector213.IN22
gp_reg_3[2] => Selector212.IN22
gp_reg_3[3] => Selector211.IN22
gp_reg_3[4] => Selector210.IN22
gp_reg_3[5] => Selector209.IN28
gp_reg_3[6] => Selector208.IN28
gp_reg_3[7] => Selector207.IN28
gp_reg_3[8] => Selector206.IN28
gp_reg_3[9] => Selector205.IN28
gp_reg_3[10] => Selector204.IN28
gp_reg_3[11] => Selector203.IN28
gp_reg_3[12] => Selector202.IN28
gp_reg_3[13] => Selector201.IN28
gp_reg_3[14] => Selector200.IN28
gp_reg_3[15] => Selector199.IN28
gp_reg_3[16] => Selector198.IN26
gp_reg_3[17] => Selector197.IN26
gp_reg_3[18] => Selector196.IN26
gp_reg_3[19] => Selector195.IN26
gp_reg_3[20] => Selector194.IN26
gp_reg_3[21] => Selector193.IN26
gp_reg_3[22] => Selector192.IN26
gp_reg_3[23] => Selector191.IN26
gp_reg_3[24] => Selector190.IN26
gp_reg_3[25] => Selector189.IN26
gp_reg_3[26] => Selector188.IN26
gp_reg_3[27] => Selector187.IN26
gp_reg_3[28] => Selector186.IN26
gp_reg_3[29] => Selector185.IN26
gp_reg_3[30] => Selector184.IN26
gp_reg_3[31] => Selector183.IN26
gp_reg_4[0] => Selector214.IN23
gp_reg_4[1] => Selector213.IN23
gp_reg_4[2] => Selector212.IN23
gp_reg_4[3] => Selector211.IN23
gp_reg_4[4] => Selector210.IN23
gp_reg_4[5] => Selector209.IN29
gp_reg_4[6] => Selector208.IN29
gp_reg_4[7] => Selector207.IN29
gp_reg_4[8] => Selector206.IN29
gp_reg_4[9] => Selector205.IN29
gp_reg_4[10] => Selector204.IN29
gp_reg_4[11] => Selector203.IN29
gp_reg_4[12] => Selector202.IN29
gp_reg_4[13] => Selector201.IN29
gp_reg_4[14] => Selector200.IN29
gp_reg_4[15] => Selector199.IN29
gp_reg_4[16] => Selector198.IN27
gp_reg_4[17] => Selector197.IN27
gp_reg_4[18] => Selector196.IN27
gp_reg_4[19] => Selector195.IN27
gp_reg_4[20] => Selector194.IN27
gp_reg_4[21] => Selector193.IN27
gp_reg_4[22] => Selector192.IN27
gp_reg_4[23] => Selector191.IN27
gp_reg_4[24] => Selector190.IN27
gp_reg_4[25] => Selector189.IN27
gp_reg_4[26] => Selector188.IN27
gp_reg_4[27] => Selector187.IN27
gp_reg_4[28] => Selector186.IN27
gp_reg_4[29] => Selector185.IN27
gp_reg_4[30] => Selector184.IN27
gp_reg_4[31] => Selector183.IN27
gp_reg_5[0] => Selector214.IN24
gp_reg_5[1] => Selector213.IN24
gp_reg_5[2] => Selector212.IN24
gp_reg_5[3] => Selector211.IN24
gp_reg_5[4] => Selector210.IN24
gp_reg_5[5] => Selector209.IN30
gp_reg_5[6] => Selector208.IN30
gp_reg_5[7] => Selector207.IN30
gp_reg_5[8] => Selector206.IN30
gp_reg_5[9] => Selector205.IN30
gp_reg_5[10] => Selector204.IN30
gp_reg_5[11] => Selector203.IN30
gp_reg_5[12] => Selector202.IN30
gp_reg_5[13] => Selector201.IN30
gp_reg_5[14] => Selector200.IN30
gp_reg_5[15] => Selector199.IN30
gp_reg_5[16] => Selector198.IN28
gp_reg_5[17] => Selector197.IN28
gp_reg_5[18] => Selector196.IN28
gp_reg_5[19] => Selector195.IN28
gp_reg_5[20] => Selector194.IN28
gp_reg_5[21] => Selector193.IN28
gp_reg_5[22] => Selector192.IN28
gp_reg_5[23] => Selector191.IN28
gp_reg_5[24] => Selector190.IN28
gp_reg_5[25] => Selector189.IN28
gp_reg_5[26] => Selector188.IN28
gp_reg_5[27] => Selector187.IN28
gp_reg_5[28] => Selector186.IN28
gp_reg_5[29] => Selector185.IN28
gp_reg_5[30] => Selector184.IN28
gp_reg_5[31] => Selector183.IN28
gp_reg_6[0] => Selector214.IN25
gp_reg_6[1] => Selector213.IN25
gp_reg_6[2] => Selector212.IN25
gp_reg_6[3] => Selector211.IN25
gp_reg_6[4] => Selector210.IN25
gp_reg_6[5] => Selector209.IN31
gp_reg_6[6] => Selector208.IN31
gp_reg_6[7] => Selector207.IN31
gp_reg_6[8] => Selector206.IN31
gp_reg_6[9] => Selector205.IN31
gp_reg_6[10] => Selector204.IN31
gp_reg_6[11] => Selector203.IN31
gp_reg_6[12] => Selector202.IN31
gp_reg_6[13] => Selector201.IN31
gp_reg_6[14] => Selector200.IN31
gp_reg_6[15] => Selector199.IN31
gp_reg_6[16] => Selector198.IN29
gp_reg_6[17] => Selector197.IN29
gp_reg_6[18] => Selector196.IN29
gp_reg_6[19] => Selector195.IN29
gp_reg_6[20] => Selector194.IN29
gp_reg_6[21] => Selector193.IN29
gp_reg_6[22] => Selector192.IN29
gp_reg_6[23] => Selector191.IN29
gp_reg_6[24] => Selector190.IN29
gp_reg_6[25] => Selector189.IN29
gp_reg_6[26] => Selector188.IN29
gp_reg_6[27] => Selector187.IN29
gp_reg_6[28] => Selector186.IN29
gp_reg_6[29] => Selector185.IN29
gp_reg_6[30] => Selector184.IN29
gp_reg_6[31] => Selector183.IN29
gp_reg_7[0] => Selector214.IN26
gp_reg_7[1] => Selector213.IN26
gp_reg_7[2] => Selector212.IN26
gp_reg_7[3] => Selector211.IN26
gp_reg_7[4] => Selector210.IN26
gp_reg_7[5] => Selector209.IN32
gp_reg_7[6] => Selector208.IN32
gp_reg_7[7] => Selector207.IN32
gp_reg_7[8] => Selector206.IN32
gp_reg_7[9] => Selector205.IN32
gp_reg_7[10] => Selector204.IN32
gp_reg_7[11] => Selector203.IN32
gp_reg_7[12] => Selector202.IN32
gp_reg_7[13] => Selector201.IN32
gp_reg_7[14] => Selector200.IN32
gp_reg_7[15] => Selector199.IN32
gp_reg_7[16] => Selector198.IN30
gp_reg_7[17] => Selector197.IN30
gp_reg_7[18] => Selector196.IN30
gp_reg_7[19] => Selector195.IN30
gp_reg_7[20] => Selector194.IN30
gp_reg_7[21] => Selector193.IN30
gp_reg_7[22] => Selector192.IN30
gp_reg_7[23] => Selector191.IN30
gp_reg_7[24] => Selector190.IN30
gp_reg_7[25] => Selector189.IN30
gp_reg_7[26] => Selector188.IN30
gp_reg_7[27] => Selector187.IN30
gp_reg_7[28] => Selector186.IN30
gp_reg_7[29] => Selector185.IN30
gp_reg_7[30] => Selector184.IN30
gp_reg_7[31] => Selector183.IN30
gp_reg_8[0] => Selector214.IN27
gp_reg_8[1] => Selector213.IN27
gp_reg_8[2] => Selector212.IN27
gp_reg_8[3] => Selector211.IN27
gp_reg_8[4] => Selector210.IN27
gp_reg_8[5] => Selector209.IN33
gp_reg_8[6] => Selector208.IN33
gp_reg_8[7] => Selector207.IN33
gp_reg_8[8] => Selector206.IN33
gp_reg_8[9] => Selector205.IN33
gp_reg_8[10] => Selector204.IN33
gp_reg_8[11] => Selector203.IN33
gp_reg_8[12] => Selector202.IN33
gp_reg_8[13] => Selector201.IN33
gp_reg_8[14] => Selector200.IN33
gp_reg_8[15] => Selector199.IN33
gp_reg_8[16] => Selector198.IN31
gp_reg_8[17] => Selector197.IN31
gp_reg_8[18] => Selector196.IN31
gp_reg_8[19] => Selector195.IN31
gp_reg_8[20] => Selector194.IN31
gp_reg_8[21] => Selector193.IN31
gp_reg_8[22] => Selector192.IN31
gp_reg_8[23] => Selector191.IN31
gp_reg_8[24] => Selector190.IN31
gp_reg_8[25] => Selector189.IN31
gp_reg_8[26] => Selector188.IN31
gp_reg_8[27] => Selector187.IN31
gp_reg_8[28] => Selector186.IN31
gp_reg_8[29] => Selector185.IN31
gp_reg_8[30] => Selector184.IN31
gp_reg_8[31] => Selector183.IN31
mem_out[7] <= mem_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[6] <= mem_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[5] <= mem_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[4] <= mem_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[3] <= mem_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[2] <= mem_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[1] <= mem_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_out[0] <= mem_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[0] <= mem_add[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[1] <= mem_add[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[2] <= mem_add[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[3] <= mem_add[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[4] <= mem_add[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[5] <= mem_add[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[6] <= mem_add[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[7] <= mem_add[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[8] <= mem_add[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[9] <= mem_add[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[10] <= mem_add[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[11] <= mem_add[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[12] <= mem_add[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[13] <= mem_add[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[14] <= mem_add[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_add[15] <= mem_add[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write <= <VCC>
reg_sw[0] <= reg_sw[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sw[1] <= reg_sw[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sw[2] <= reg_sw[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sw[3] <= reg_sw[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sw[4] <= reg_sw[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins_sw[0] <= ins_sw[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins_sw[1] <= ins_sw[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins_sw[2] <= ins_sw[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins_sw[3] <= ins_sw[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins_sw[4] <= ins_sw[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins_sw[5] <= ins_sw[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_sw[0] <= mem_sw[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_sw[1] <= mem_sw[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_sw[2] <= mem_sw[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_sw[3] <= mem_sw[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_sw[4] <= mem_sw[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_sw[5] <= mem_sw[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGADEMO|VGA_BLOCK:inst4|color_encoder:inst1
data => red[3].DATAIN
data => red[2].DATAIN
data => red[1].DATAIN
data => red[0].DATAIN
data => green[3].DATAIN
data => green[2].DATAIN
data => green[1].DATAIN
data => green[0].DATAIN
data => blue[3].DATAIN
data => blue[2].DATAIN
data => blue[1].DATAIN
data => blue[0].DATAIN
red[0] <= data.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= data.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= data.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= data.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= data.DB_MAX_OUTPUT_PORT_TYPE
green[1] <= data.DB_MAX_OUTPUT_PORT_TYPE
green[2] <= data.DB_MAX_OUTPUT_PORT_TYPE
green[3] <= data.DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= data.DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= data.DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= data.DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= data.DB_MAX_OUTPUT_PORT_TYPE


|VGADEMO|VGA_BLOCK:inst4|vram:inst3
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_a[14] => address_a[14].IN1
address_a[15] => address_a[15].IN1
address_a[16] => address_a[16].IN1
address_a[17] => address_a[17].IN1
address_a[18] => address_a[18].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
address_b[13] => address_b[13].IN1
address_b[14] => address_b[14].IN1
address_b[15] => address_b[15].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|VGADEMO|VGA_BLOCK:inst4|vram:inst3|altsyncram:altsyncram_component
wren_a => altsyncram_1tn2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_1tn2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1tn2:auto_generated.data_a[0]
data_b[0] => altsyncram_1tn2:auto_generated.data_b[0]
data_b[1] => altsyncram_1tn2:auto_generated.data_b[1]
data_b[2] => altsyncram_1tn2:auto_generated.data_b[2]
data_b[3] => altsyncram_1tn2:auto_generated.data_b[3]
data_b[4] => altsyncram_1tn2:auto_generated.data_b[4]
data_b[5] => altsyncram_1tn2:auto_generated.data_b[5]
data_b[6] => altsyncram_1tn2:auto_generated.data_b[6]
data_b[7] => altsyncram_1tn2:auto_generated.data_b[7]
address_a[0] => altsyncram_1tn2:auto_generated.address_a[0]
address_a[1] => altsyncram_1tn2:auto_generated.address_a[1]
address_a[2] => altsyncram_1tn2:auto_generated.address_a[2]
address_a[3] => altsyncram_1tn2:auto_generated.address_a[3]
address_a[4] => altsyncram_1tn2:auto_generated.address_a[4]
address_a[5] => altsyncram_1tn2:auto_generated.address_a[5]
address_a[6] => altsyncram_1tn2:auto_generated.address_a[6]
address_a[7] => altsyncram_1tn2:auto_generated.address_a[7]
address_a[8] => altsyncram_1tn2:auto_generated.address_a[8]
address_a[9] => altsyncram_1tn2:auto_generated.address_a[9]
address_a[10] => altsyncram_1tn2:auto_generated.address_a[10]
address_a[11] => altsyncram_1tn2:auto_generated.address_a[11]
address_a[12] => altsyncram_1tn2:auto_generated.address_a[12]
address_a[13] => altsyncram_1tn2:auto_generated.address_a[13]
address_a[14] => altsyncram_1tn2:auto_generated.address_a[14]
address_a[15] => altsyncram_1tn2:auto_generated.address_a[15]
address_a[16] => altsyncram_1tn2:auto_generated.address_a[16]
address_a[17] => altsyncram_1tn2:auto_generated.address_a[17]
address_a[18] => altsyncram_1tn2:auto_generated.address_a[18]
address_b[0] => altsyncram_1tn2:auto_generated.address_b[0]
address_b[1] => altsyncram_1tn2:auto_generated.address_b[1]
address_b[2] => altsyncram_1tn2:auto_generated.address_b[2]
address_b[3] => altsyncram_1tn2:auto_generated.address_b[3]
address_b[4] => altsyncram_1tn2:auto_generated.address_b[4]
address_b[5] => altsyncram_1tn2:auto_generated.address_b[5]
address_b[6] => altsyncram_1tn2:auto_generated.address_b[6]
address_b[7] => altsyncram_1tn2:auto_generated.address_b[7]
address_b[8] => altsyncram_1tn2:auto_generated.address_b[8]
address_b[9] => altsyncram_1tn2:auto_generated.address_b[9]
address_b[10] => altsyncram_1tn2:auto_generated.address_b[10]
address_b[11] => altsyncram_1tn2:auto_generated.address_b[11]
address_b[12] => altsyncram_1tn2:auto_generated.address_b[12]
address_b[13] => altsyncram_1tn2:auto_generated.address_b[13]
address_b[14] => altsyncram_1tn2:auto_generated.address_b[14]
address_b[15] => altsyncram_1tn2:auto_generated.address_b[15]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1tn2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1tn2:auto_generated.q_a[0]
q_b[0] <= altsyncram_1tn2:auto_generated.q_b[0]
q_b[1] <= altsyncram_1tn2:auto_generated.q_b[1]
q_b[2] <= altsyncram_1tn2:auto_generated.q_b[2]
q_b[3] <= altsyncram_1tn2:auto_generated.q_b[3]
q_b[4] <= altsyncram_1tn2:auto_generated.q_b[4]
q_b[5] <= altsyncram_1tn2:auto_generated.q_b[5]
q_b[6] <= altsyncram_1tn2:auto_generated.q_b[6]
q_b[7] <= altsyncram_1tn2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGADEMO|VGA_BLOCK:inst4|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_3na:decode2.data[0]
address_a[13] => decode_s2a:rden_decode_a.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_3na:decode2.data[1]
address_a[14] => decode_s2a:rden_decode_a.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_3na:decode2.data[2]
address_a[15] => decode_s2a:rden_decode_a.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_3na:decode2.data[3]
address_a[16] => decode_s2a:rden_decode_a.data[3]
address_a[17] => address_reg_a[4].DATAIN
address_a[17] => decode_3na:decode2.data[4]
address_a[17] => decode_s2a:rden_decode_a.data[4]
address_a[18] => address_reg_a[5].DATAIN
address_a[18] => decode_3na:decode2.data[5]
address_a[18] => decode_s2a:rden_decode_a.data[5]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[10] => address_reg_b[0].DATAIN
address_b[10] => decode_3na:decode3.data[0]
address_b[10] => decode_s2a:rden_decode_b.data[0]
address_b[11] => address_reg_b[1].DATAIN
address_b[11] => decode_3na:decode3.data[1]
address_b[11] => decode_s2a:rden_decode_b.data[1]
address_b[12] => address_reg_b[2].DATAIN
address_b[12] => decode_3na:decode3.data[2]
address_b[12] => decode_s2a:rden_decode_b.data[2]
address_b[13] => address_reg_b[3].DATAIN
address_b[13] => decode_3na:decode3.data[3]
address_b[13] => decode_s2a:rden_decode_b.data[3]
address_b[14] => address_reg_b[4].DATAIN
address_b[14] => decode_3na:decode3.data[4]
address_b[14] => decode_s2a:rden_decode_b.data[4]
address_b[15] => address_reg_b[5].DATAIN
address_b[15] => decode_3na:decode3.data[5]
address_b[15] => decode_s2a:rden_decode_b.data[5]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => address_reg_a[5].CLK
clock0 => address_reg_a[4].CLK
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => address_reg_b[5].CLK
clock0 => address_reg_b[4].CLK
clock0 => address_reg_b[3].CLK
clock0 => address_reg_b[2].CLK
clock0 => address_reg_b[1].CLK
clock0 => address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[0] => ram_block1a5.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a7.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a10.PORTADATAIN
data_a[0] => ram_block1a11.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a13.PORTADATAIN
data_a[0] => ram_block1a14.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a17.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a19.PORTADATAIN
data_a[0] => ram_block1a20.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a22.PORTADATAIN
data_a[0] => ram_block1a23.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a25.PORTADATAIN
data_a[0] => ram_block1a26.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[0] => ram_block1a28.PORTADATAIN
data_a[0] => ram_block1a29.PORTADATAIN
data_a[0] => ram_block1a30.PORTADATAIN
data_a[0] => ram_block1a31.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a33.PORTADATAIN
data_a[0] => ram_block1a34.PORTADATAIN
data_a[0] => ram_block1a35.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[0] => ram_block1a37.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a1.PORTBDATAIN
data_b[0] => ram_block1a2.PORTBDATAIN
data_b[0] => ram_block1a3.PORTBDATAIN
data_b[0] => ram_block1a4.PORTBDATAIN
data_b[0] => ram_block1a5.PORTBDATAIN
data_b[0] => ram_block1a6.PORTBDATAIN
data_b[0] => ram_block1a7.PORTBDATAIN
data_b[0] => ram_block1a8.PORTBDATAIN
data_b[0] => ram_block1a9.PORTBDATAIN
data_b[0] => ram_block1a10.PORTBDATAIN
data_b[0] => ram_block1a11.PORTBDATAIN
data_b[0] => ram_block1a12.PORTBDATAIN
data_b[0] => ram_block1a13.PORTBDATAIN
data_b[0] => ram_block1a14.PORTBDATAIN
data_b[0] => ram_block1a15.PORTBDATAIN
data_b[0] => ram_block1a16.PORTBDATAIN
data_b[0] => ram_block1a17.PORTBDATAIN
data_b[0] => ram_block1a18.PORTBDATAIN
data_b[0] => ram_block1a19.PORTBDATAIN
data_b[0] => ram_block1a20.PORTBDATAIN
data_b[0] => ram_block1a21.PORTBDATAIN
data_b[0] => ram_block1a22.PORTBDATAIN
data_b[0] => ram_block1a23.PORTBDATAIN
data_b[0] => ram_block1a24.PORTBDATAIN
data_b[0] => ram_block1a25.PORTBDATAIN
data_b[0] => ram_block1a26.PORTBDATAIN
data_b[0] => ram_block1a27.PORTBDATAIN
data_b[0] => ram_block1a28.PORTBDATAIN
data_b[0] => ram_block1a29.PORTBDATAIN
data_b[0] => ram_block1a30.PORTBDATAIN
data_b[0] => ram_block1a31.PORTBDATAIN
data_b[0] => ram_block1a32.PORTBDATAIN
data_b[0] => ram_block1a33.PORTBDATAIN
data_b[0] => ram_block1a34.PORTBDATAIN
data_b[0] => ram_block1a35.PORTBDATAIN
data_b[0] => ram_block1a36.PORTBDATAIN
data_b[0] => ram_block1a37.PORTBDATAIN
data_b[1] => ram_block1a0.PORTBDATAIN1
data_b[1] => ram_block1a1.PORTBDATAIN1
data_b[1] => ram_block1a2.PORTBDATAIN1
data_b[1] => ram_block1a3.PORTBDATAIN1
data_b[1] => ram_block1a4.PORTBDATAIN1
data_b[1] => ram_block1a5.PORTBDATAIN1
data_b[1] => ram_block1a6.PORTBDATAIN1
data_b[1] => ram_block1a7.PORTBDATAIN1
data_b[1] => ram_block1a8.PORTBDATAIN1
data_b[1] => ram_block1a9.PORTBDATAIN1
data_b[1] => ram_block1a10.PORTBDATAIN1
data_b[1] => ram_block1a11.PORTBDATAIN1
data_b[1] => ram_block1a12.PORTBDATAIN1
data_b[1] => ram_block1a13.PORTBDATAIN1
data_b[1] => ram_block1a14.PORTBDATAIN1
data_b[1] => ram_block1a15.PORTBDATAIN1
data_b[1] => ram_block1a16.PORTBDATAIN1
data_b[1] => ram_block1a17.PORTBDATAIN1
data_b[1] => ram_block1a18.PORTBDATAIN1
data_b[1] => ram_block1a19.PORTBDATAIN1
data_b[1] => ram_block1a20.PORTBDATAIN1
data_b[1] => ram_block1a21.PORTBDATAIN1
data_b[1] => ram_block1a22.PORTBDATAIN1
data_b[1] => ram_block1a23.PORTBDATAIN1
data_b[1] => ram_block1a24.PORTBDATAIN1
data_b[1] => ram_block1a25.PORTBDATAIN1
data_b[1] => ram_block1a26.PORTBDATAIN1
data_b[1] => ram_block1a27.PORTBDATAIN1
data_b[1] => ram_block1a28.PORTBDATAIN1
data_b[1] => ram_block1a29.PORTBDATAIN1
data_b[1] => ram_block1a30.PORTBDATAIN1
data_b[1] => ram_block1a31.PORTBDATAIN1
data_b[1] => ram_block1a32.PORTBDATAIN1
data_b[1] => ram_block1a33.PORTBDATAIN1
data_b[1] => ram_block1a34.PORTBDATAIN1
data_b[1] => ram_block1a35.PORTBDATAIN1
data_b[1] => ram_block1a36.PORTBDATAIN1
data_b[1] => ram_block1a37.PORTBDATAIN1
data_b[2] => ram_block1a0.PORTBDATAIN2
data_b[2] => ram_block1a1.PORTBDATAIN2
data_b[2] => ram_block1a2.PORTBDATAIN2
data_b[2] => ram_block1a3.PORTBDATAIN2
data_b[2] => ram_block1a4.PORTBDATAIN2
data_b[2] => ram_block1a5.PORTBDATAIN2
data_b[2] => ram_block1a6.PORTBDATAIN2
data_b[2] => ram_block1a7.PORTBDATAIN2
data_b[2] => ram_block1a8.PORTBDATAIN2
data_b[2] => ram_block1a9.PORTBDATAIN2
data_b[2] => ram_block1a10.PORTBDATAIN2
data_b[2] => ram_block1a11.PORTBDATAIN2
data_b[2] => ram_block1a12.PORTBDATAIN2
data_b[2] => ram_block1a13.PORTBDATAIN2
data_b[2] => ram_block1a14.PORTBDATAIN2
data_b[2] => ram_block1a15.PORTBDATAIN2
data_b[2] => ram_block1a16.PORTBDATAIN2
data_b[2] => ram_block1a17.PORTBDATAIN2
data_b[2] => ram_block1a18.PORTBDATAIN2
data_b[2] => ram_block1a19.PORTBDATAIN2
data_b[2] => ram_block1a20.PORTBDATAIN2
data_b[2] => ram_block1a21.PORTBDATAIN2
data_b[2] => ram_block1a22.PORTBDATAIN2
data_b[2] => ram_block1a23.PORTBDATAIN2
data_b[2] => ram_block1a24.PORTBDATAIN2
data_b[2] => ram_block1a25.PORTBDATAIN2
data_b[2] => ram_block1a26.PORTBDATAIN2
data_b[2] => ram_block1a27.PORTBDATAIN2
data_b[2] => ram_block1a28.PORTBDATAIN2
data_b[2] => ram_block1a29.PORTBDATAIN2
data_b[2] => ram_block1a30.PORTBDATAIN2
data_b[2] => ram_block1a31.PORTBDATAIN2
data_b[2] => ram_block1a32.PORTBDATAIN2
data_b[2] => ram_block1a33.PORTBDATAIN2
data_b[2] => ram_block1a34.PORTBDATAIN2
data_b[2] => ram_block1a35.PORTBDATAIN2
data_b[2] => ram_block1a36.PORTBDATAIN2
data_b[2] => ram_block1a37.PORTBDATAIN2
data_b[3] => ram_block1a0.PORTBDATAIN3
data_b[3] => ram_block1a1.PORTBDATAIN3
data_b[3] => ram_block1a2.PORTBDATAIN3
data_b[3] => ram_block1a3.PORTBDATAIN3
data_b[3] => ram_block1a4.PORTBDATAIN3
data_b[3] => ram_block1a5.PORTBDATAIN3
data_b[3] => ram_block1a6.PORTBDATAIN3
data_b[3] => ram_block1a7.PORTBDATAIN3
data_b[3] => ram_block1a8.PORTBDATAIN3
data_b[3] => ram_block1a9.PORTBDATAIN3
data_b[3] => ram_block1a10.PORTBDATAIN3
data_b[3] => ram_block1a11.PORTBDATAIN3
data_b[3] => ram_block1a12.PORTBDATAIN3
data_b[3] => ram_block1a13.PORTBDATAIN3
data_b[3] => ram_block1a14.PORTBDATAIN3
data_b[3] => ram_block1a15.PORTBDATAIN3
data_b[3] => ram_block1a16.PORTBDATAIN3
data_b[3] => ram_block1a17.PORTBDATAIN3
data_b[3] => ram_block1a18.PORTBDATAIN3
data_b[3] => ram_block1a19.PORTBDATAIN3
data_b[3] => ram_block1a20.PORTBDATAIN3
data_b[3] => ram_block1a21.PORTBDATAIN3
data_b[3] => ram_block1a22.PORTBDATAIN3
data_b[3] => ram_block1a23.PORTBDATAIN3
data_b[3] => ram_block1a24.PORTBDATAIN3
data_b[3] => ram_block1a25.PORTBDATAIN3
data_b[3] => ram_block1a26.PORTBDATAIN3
data_b[3] => ram_block1a27.PORTBDATAIN3
data_b[3] => ram_block1a28.PORTBDATAIN3
data_b[3] => ram_block1a29.PORTBDATAIN3
data_b[3] => ram_block1a30.PORTBDATAIN3
data_b[3] => ram_block1a31.PORTBDATAIN3
data_b[3] => ram_block1a32.PORTBDATAIN3
data_b[3] => ram_block1a33.PORTBDATAIN3
data_b[3] => ram_block1a34.PORTBDATAIN3
data_b[3] => ram_block1a35.PORTBDATAIN3
data_b[3] => ram_block1a36.PORTBDATAIN3
data_b[3] => ram_block1a37.PORTBDATAIN3
data_b[4] => ram_block1a0.PORTBDATAIN4
data_b[4] => ram_block1a1.PORTBDATAIN4
data_b[4] => ram_block1a2.PORTBDATAIN4
data_b[4] => ram_block1a3.PORTBDATAIN4
data_b[4] => ram_block1a4.PORTBDATAIN4
data_b[4] => ram_block1a5.PORTBDATAIN4
data_b[4] => ram_block1a6.PORTBDATAIN4
data_b[4] => ram_block1a7.PORTBDATAIN4
data_b[4] => ram_block1a8.PORTBDATAIN4
data_b[4] => ram_block1a9.PORTBDATAIN4
data_b[4] => ram_block1a10.PORTBDATAIN4
data_b[4] => ram_block1a11.PORTBDATAIN4
data_b[4] => ram_block1a12.PORTBDATAIN4
data_b[4] => ram_block1a13.PORTBDATAIN4
data_b[4] => ram_block1a14.PORTBDATAIN4
data_b[4] => ram_block1a15.PORTBDATAIN4
data_b[4] => ram_block1a16.PORTBDATAIN4
data_b[4] => ram_block1a17.PORTBDATAIN4
data_b[4] => ram_block1a18.PORTBDATAIN4
data_b[4] => ram_block1a19.PORTBDATAIN4
data_b[4] => ram_block1a20.PORTBDATAIN4
data_b[4] => ram_block1a21.PORTBDATAIN4
data_b[4] => ram_block1a22.PORTBDATAIN4
data_b[4] => ram_block1a23.PORTBDATAIN4
data_b[4] => ram_block1a24.PORTBDATAIN4
data_b[4] => ram_block1a25.PORTBDATAIN4
data_b[4] => ram_block1a26.PORTBDATAIN4
data_b[4] => ram_block1a27.PORTBDATAIN4
data_b[4] => ram_block1a28.PORTBDATAIN4
data_b[4] => ram_block1a29.PORTBDATAIN4
data_b[4] => ram_block1a30.PORTBDATAIN4
data_b[4] => ram_block1a31.PORTBDATAIN4
data_b[4] => ram_block1a32.PORTBDATAIN4
data_b[4] => ram_block1a33.PORTBDATAIN4
data_b[4] => ram_block1a34.PORTBDATAIN4
data_b[4] => ram_block1a35.PORTBDATAIN4
data_b[4] => ram_block1a36.PORTBDATAIN4
data_b[4] => ram_block1a37.PORTBDATAIN4
data_b[5] => ram_block1a0.PORTBDATAIN5
data_b[5] => ram_block1a1.PORTBDATAIN5
data_b[5] => ram_block1a2.PORTBDATAIN5
data_b[5] => ram_block1a3.PORTBDATAIN5
data_b[5] => ram_block1a4.PORTBDATAIN5
data_b[5] => ram_block1a5.PORTBDATAIN5
data_b[5] => ram_block1a6.PORTBDATAIN5
data_b[5] => ram_block1a7.PORTBDATAIN5
data_b[5] => ram_block1a8.PORTBDATAIN5
data_b[5] => ram_block1a9.PORTBDATAIN5
data_b[5] => ram_block1a10.PORTBDATAIN5
data_b[5] => ram_block1a11.PORTBDATAIN5
data_b[5] => ram_block1a12.PORTBDATAIN5
data_b[5] => ram_block1a13.PORTBDATAIN5
data_b[5] => ram_block1a14.PORTBDATAIN5
data_b[5] => ram_block1a15.PORTBDATAIN5
data_b[5] => ram_block1a16.PORTBDATAIN5
data_b[5] => ram_block1a17.PORTBDATAIN5
data_b[5] => ram_block1a18.PORTBDATAIN5
data_b[5] => ram_block1a19.PORTBDATAIN5
data_b[5] => ram_block1a20.PORTBDATAIN5
data_b[5] => ram_block1a21.PORTBDATAIN5
data_b[5] => ram_block1a22.PORTBDATAIN5
data_b[5] => ram_block1a23.PORTBDATAIN5
data_b[5] => ram_block1a24.PORTBDATAIN5
data_b[5] => ram_block1a25.PORTBDATAIN5
data_b[5] => ram_block1a26.PORTBDATAIN5
data_b[5] => ram_block1a27.PORTBDATAIN5
data_b[5] => ram_block1a28.PORTBDATAIN5
data_b[5] => ram_block1a29.PORTBDATAIN5
data_b[5] => ram_block1a30.PORTBDATAIN5
data_b[5] => ram_block1a31.PORTBDATAIN5
data_b[5] => ram_block1a32.PORTBDATAIN5
data_b[5] => ram_block1a33.PORTBDATAIN5
data_b[5] => ram_block1a34.PORTBDATAIN5
data_b[5] => ram_block1a35.PORTBDATAIN5
data_b[5] => ram_block1a36.PORTBDATAIN5
data_b[5] => ram_block1a37.PORTBDATAIN5
data_b[6] => ram_block1a0.PORTBDATAIN6
data_b[6] => ram_block1a1.PORTBDATAIN6
data_b[6] => ram_block1a2.PORTBDATAIN6
data_b[6] => ram_block1a3.PORTBDATAIN6
data_b[6] => ram_block1a4.PORTBDATAIN6
data_b[6] => ram_block1a5.PORTBDATAIN6
data_b[6] => ram_block1a6.PORTBDATAIN6
data_b[6] => ram_block1a7.PORTBDATAIN6
data_b[6] => ram_block1a8.PORTBDATAIN6
data_b[6] => ram_block1a9.PORTBDATAIN6
data_b[6] => ram_block1a10.PORTBDATAIN6
data_b[6] => ram_block1a11.PORTBDATAIN6
data_b[6] => ram_block1a12.PORTBDATAIN6
data_b[6] => ram_block1a13.PORTBDATAIN6
data_b[6] => ram_block1a14.PORTBDATAIN6
data_b[6] => ram_block1a15.PORTBDATAIN6
data_b[6] => ram_block1a16.PORTBDATAIN6
data_b[6] => ram_block1a17.PORTBDATAIN6
data_b[6] => ram_block1a18.PORTBDATAIN6
data_b[6] => ram_block1a19.PORTBDATAIN6
data_b[6] => ram_block1a20.PORTBDATAIN6
data_b[6] => ram_block1a21.PORTBDATAIN6
data_b[6] => ram_block1a22.PORTBDATAIN6
data_b[6] => ram_block1a23.PORTBDATAIN6
data_b[6] => ram_block1a24.PORTBDATAIN6
data_b[6] => ram_block1a25.PORTBDATAIN6
data_b[6] => ram_block1a26.PORTBDATAIN6
data_b[6] => ram_block1a27.PORTBDATAIN6
data_b[6] => ram_block1a28.PORTBDATAIN6
data_b[6] => ram_block1a29.PORTBDATAIN6
data_b[6] => ram_block1a30.PORTBDATAIN6
data_b[6] => ram_block1a31.PORTBDATAIN6
data_b[6] => ram_block1a32.PORTBDATAIN6
data_b[6] => ram_block1a33.PORTBDATAIN6
data_b[6] => ram_block1a34.PORTBDATAIN6
data_b[6] => ram_block1a35.PORTBDATAIN6
data_b[6] => ram_block1a36.PORTBDATAIN6
data_b[6] => ram_block1a37.PORTBDATAIN6
data_b[7] => ram_block1a0.PORTBDATAIN7
data_b[7] => ram_block1a1.PORTBDATAIN7
data_b[7] => ram_block1a2.PORTBDATAIN7
data_b[7] => ram_block1a3.PORTBDATAIN7
data_b[7] => ram_block1a4.PORTBDATAIN7
data_b[7] => ram_block1a5.PORTBDATAIN7
data_b[7] => ram_block1a6.PORTBDATAIN7
data_b[7] => ram_block1a7.PORTBDATAIN7
data_b[7] => ram_block1a8.PORTBDATAIN7
data_b[7] => ram_block1a9.PORTBDATAIN7
data_b[7] => ram_block1a10.PORTBDATAIN7
data_b[7] => ram_block1a11.PORTBDATAIN7
data_b[7] => ram_block1a12.PORTBDATAIN7
data_b[7] => ram_block1a13.PORTBDATAIN7
data_b[7] => ram_block1a14.PORTBDATAIN7
data_b[7] => ram_block1a15.PORTBDATAIN7
data_b[7] => ram_block1a16.PORTBDATAIN7
data_b[7] => ram_block1a17.PORTBDATAIN7
data_b[7] => ram_block1a18.PORTBDATAIN7
data_b[7] => ram_block1a19.PORTBDATAIN7
data_b[7] => ram_block1a20.PORTBDATAIN7
data_b[7] => ram_block1a21.PORTBDATAIN7
data_b[7] => ram_block1a22.PORTBDATAIN7
data_b[7] => ram_block1a23.PORTBDATAIN7
data_b[7] => ram_block1a24.PORTBDATAIN7
data_b[7] => ram_block1a25.PORTBDATAIN7
data_b[7] => ram_block1a26.PORTBDATAIN7
data_b[7] => ram_block1a27.PORTBDATAIN7
data_b[7] => ram_block1a28.PORTBDATAIN7
data_b[7] => ram_block1a29.PORTBDATAIN7
data_b[7] => ram_block1a30.PORTBDATAIN7
data_b[7] => ram_block1a31.PORTBDATAIN7
data_b[7] => ram_block1a32.PORTBDATAIN7
data_b[7] => ram_block1a33.PORTBDATAIN7
data_b[7] => ram_block1a34.PORTBDATAIN7
data_b[7] => ram_block1a35.PORTBDATAIN7
data_b[7] => ram_block1a36.PORTBDATAIN7
data_b[7] => ram_block1a37.PORTBDATAIN7
q_a[0] <= mux_chb:mux4.result[0]
q_b[0] <= mux_jhb:mux5.result[0]
q_b[1] <= mux_jhb:mux5.result[1]
q_b[2] <= mux_jhb:mux5.result[2]
q_b[3] <= mux_jhb:mux5.result[3]
q_b[4] <= mux_jhb:mux5.result[4]
q_b[5] <= mux_jhb:mux5.result[5]
q_b[6] <= mux_jhb:mux5.result[6]
q_b[7] <= mux_jhb:mux5.result[7]
wren_a => decode_3na:decode2.enable
wren_b => decode_3na:decode3.enable


|VGADEMO|VGA_BLOCK:inst4|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated|decode_3na:decode2
data[0] => w_anode2133w[1].IN0
data[0] => w_anode2150w[1].IN1
data[0] => w_anode2160w[1].IN0
data[0] => w_anode2170w[1].IN1
data[0] => w_anode2180w[1].IN0
data[0] => w_anode2190w[1].IN1
data[0] => w_anode2200w[1].IN0
data[0] => w_anode2210w[1].IN1
data[0] => w_anode2233w[1].IN0
data[0] => w_anode2244w[1].IN1
data[0] => w_anode2254w[1].IN0
data[0] => w_anode2264w[1].IN1
data[0] => w_anode2274w[1].IN0
data[0] => w_anode2284w[1].IN1
data[0] => w_anode2294w[1].IN0
data[0] => w_anode2304w[1].IN1
data[0] => w_anode2326w[1].IN0
data[0] => w_anode2337w[1].IN1
data[0] => w_anode2347w[1].IN0
data[0] => w_anode2357w[1].IN1
data[0] => w_anode2367w[1].IN0
data[0] => w_anode2377w[1].IN1
data[0] => w_anode2387w[1].IN0
data[0] => w_anode2397w[1].IN1
data[0] => w_anode2419w[1].IN0
data[0] => w_anode2430w[1].IN1
data[0] => w_anode2440w[1].IN0
data[0] => w_anode2450w[1].IN1
data[0] => w_anode2460w[1].IN0
data[0] => w_anode2470w[1].IN1
data[0] => w_anode2480w[1].IN0
data[0] => w_anode2490w[1].IN1
data[0] => w_anode2512w[1].IN0
data[0] => w_anode2523w[1].IN1
data[0] => w_anode2533w[1].IN0
data[0] => w_anode2543w[1].IN1
data[0] => w_anode2553w[1].IN0
data[0] => w_anode2563w[1].IN1
data[0] => w_anode2573w[1].IN0
data[0] => w_anode2583w[1].IN1
data[0] => w_anode2605w[1].IN0
data[0] => w_anode2616w[1].IN1
data[0] => w_anode2626w[1].IN0
data[0] => w_anode2636w[1].IN1
data[0] => w_anode2646w[1].IN0
data[0] => w_anode2656w[1].IN1
data[0] => w_anode2666w[1].IN0
data[0] => w_anode2676w[1].IN1
data[0] => w_anode2698w[1].IN0
data[0] => w_anode2709w[1].IN1
data[0] => w_anode2719w[1].IN0
data[0] => w_anode2729w[1].IN1
data[0] => w_anode2739w[1].IN0
data[0] => w_anode2749w[1].IN1
data[0] => w_anode2759w[1].IN0
data[0] => w_anode2769w[1].IN1
data[0] => w_anode2791w[1].IN0
data[0] => w_anode2802w[1].IN1
data[0] => w_anode2812w[1].IN0
data[0] => w_anode2822w[1].IN1
data[0] => w_anode2832w[1].IN0
data[0] => w_anode2842w[1].IN1
data[0] => w_anode2852w[1].IN0
data[0] => w_anode2862w[1].IN1
data[1] => w_anode2133w[2].IN0
data[1] => w_anode2150w[2].IN0
data[1] => w_anode2160w[2].IN1
data[1] => w_anode2170w[2].IN1
data[1] => w_anode2180w[2].IN0
data[1] => w_anode2190w[2].IN0
data[1] => w_anode2200w[2].IN1
data[1] => w_anode2210w[2].IN1
data[1] => w_anode2233w[2].IN0
data[1] => w_anode2244w[2].IN0
data[1] => w_anode2254w[2].IN1
data[1] => w_anode2264w[2].IN1
data[1] => w_anode2274w[2].IN0
data[1] => w_anode2284w[2].IN0
data[1] => w_anode2294w[2].IN1
data[1] => w_anode2304w[2].IN1
data[1] => w_anode2326w[2].IN0
data[1] => w_anode2337w[2].IN0
data[1] => w_anode2347w[2].IN1
data[1] => w_anode2357w[2].IN1
data[1] => w_anode2367w[2].IN0
data[1] => w_anode2377w[2].IN0
data[1] => w_anode2387w[2].IN1
data[1] => w_anode2397w[2].IN1
data[1] => w_anode2419w[2].IN0
data[1] => w_anode2430w[2].IN0
data[1] => w_anode2440w[2].IN1
data[1] => w_anode2450w[2].IN1
data[1] => w_anode2460w[2].IN0
data[1] => w_anode2470w[2].IN0
data[1] => w_anode2480w[2].IN1
data[1] => w_anode2490w[2].IN1
data[1] => w_anode2512w[2].IN0
data[1] => w_anode2523w[2].IN0
data[1] => w_anode2533w[2].IN1
data[1] => w_anode2543w[2].IN1
data[1] => w_anode2553w[2].IN0
data[1] => w_anode2563w[2].IN0
data[1] => w_anode2573w[2].IN1
data[1] => w_anode2583w[2].IN1
data[1] => w_anode2605w[2].IN0
data[1] => w_anode2616w[2].IN0
data[1] => w_anode2626w[2].IN1
data[1] => w_anode2636w[2].IN1
data[1] => w_anode2646w[2].IN0
data[1] => w_anode2656w[2].IN0
data[1] => w_anode2666w[2].IN1
data[1] => w_anode2676w[2].IN1
data[1] => w_anode2698w[2].IN0
data[1] => w_anode2709w[2].IN0
data[1] => w_anode2719w[2].IN1
data[1] => w_anode2729w[2].IN1
data[1] => w_anode2739w[2].IN0
data[1] => w_anode2749w[2].IN0
data[1] => w_anode2759w[2].IN1
data[1] => w_anode2769w[2].IN1
data[1] => w_anode2791w[2].IN0
data[1] => w_anode2802w[2].IN0
data[1] => w_anode2812w[2].IN1
data[1] => w_anode2822w[2].IN1
data[1] => w_anode2832w[2].IN0
data[1] => w_anode2842w[2].IN0
data[1] => w_anode2852w[2].IN1
data[1] => w_anode2862w[2].IN1
data[2] => w_anode2133w[3].IN0
data[2] => w_anode2150w[3].IN0
data[2] => w_anode2160w[3].IN0
data[2] => w_anode2170w[3].IN0
data[2] => w_anode2180w[3].IN1
data[2] => w_anode2190w[3].IN1
data[2] => w_anode2200w[3].IN1
data[2] => w_anode2210w[3].IN1
data[2] => w_anode2233w[3].IN0
data[2] => w_anode2244w[3].IN0
data[2] => w_anode2254w[3].IN0
data[2] => w_anode2264w[3].IN0
data[2] => w_anode2274w[3].IN1
data[2] => w_anode2284w[3].IN1
data[2] => w_anode2294w[3].IN1
data[2] => w_anode2304w[3].IN1
data[2] => w_anode2326w[3].IN0
data[2] => w_anode2337w[3].IN0
data[2] => w_anode2347w[3].IN0
data[2] => w_anode2357w[3].IN0
data[2] => w_anode2367w[3].IN1
data[2] => w_anode2377w[3].IN1
data[2] => w_anode2387w[3].IN1
data[2] => w_anode2397w[3].IN1
data[2] => w_anode2419w[3].IN0
data[2] => w_anode2430w[3].IN0
data[2] => w_anode2440w[3].IN0
data[2] => w_anode2450w[3].IN0
data[2] => w_anode2460w[3].IN1
data[2] => w_anode2470w[3].IN1
data[2] => w_anode2480w[3].IN1
data[2] => w_anode2490w[3].IN1
data[2] => w_anode2512w[3].IN0
data[2] => w_anode2523w[3].IN0
data[2] => w_anode2533w[3].IN0
data[2] => w_anode2543w[3].IN0
data[2] => w_anode2553w[3].IN1
data[2] => w_anode2563w[3].IN1
data[2] => w_anode2573w[3].IN1
data[2] => w_anode2583w[3].IN1
data[2] => w_anode2605w[3].IN0
data[2] => w_anode2616w[3].IN0
data[2] => w_anode2626w[3].IN0
data[2] => w_anode2636w[3].IN0
data[2] => w_anode2646w[3].IN1
data[2] => w_anode2656w[3].IN1
data[2] => w_anode2666w[3].IN1
data[2] => w_anode2676w[3].IN1
data[2] => w_anode2698w[3].IN0
data[2] => w_anode2709w[3].IN0
data[2] => w_anode2719w[3].IN0
data[2] => w_anode2729w[3].IN0
data[2] => w_anode2739w[3].IN1
data[2] => w_anode2749w[3].IN1
data[2] => w_anode2759w[3].IN1
data[2] => w_anode2769w[3].IN1
data[2] => w_anode2791w[3].IN0
data[2] => w_anode2802w[3].IN0
data[2] => w_anode2812w[3].IN0
data[2] => w_anode2822w[3].IN0
data[2] => w_anode2832w[3].IN1
data[2] => w_anode2842w[3].IN1
data[2] => w_anode2852w[3].IN1
data[2] => w_anode2862w[3].IN1
data[3] => w_anode2116w[1].IN0
data[3] => w_anode2222w[1].IN1
data[3] => w_anode2315w[1].IN0
data[3] => w_anode2408w[1].IN1
data[3] => w_anode2501w[1].IN0
data[3] => w_anode2594w[1].IN1
data[3] => w_anode2687w[1].IN0
data[3] => w_anode2780w[1].IN1
data[4] => w_anode2116w[2].IN0
data[4] => w_anode2222w[2].IN0
data[4] => w_anode2315w[2].IN1
data[4] => w_anode2408w[2].IN1
data[4] => w_anode2501w[2].IN0
data[4] => w_anode2594w[2].IN0
data[4] => w_anode2687w[2].IN1
data[4] => w_anode2780w[2].IN1
data[5] => w_anode2116w[3].IN0
data[5] => w_anode2222w[3].IN0
data[5] => w_anode2315w[3].IN0
data[5] => w_anode2408w[3].IN0
data[5] => w_anode2501w[3].IN1
data[5] => w_anode2594w[3].IN1
data[5] => w_anode2687w[3].IN1
data[5] => w_anode2780w[3].IN1
enable => w_anode2116w[1].IN0
enable => w_anode2222w[1].IN0
enable => w_anode2315w[1].IN0
enable => w_anode2408w[1].IN0
enable => w_anode2501w[1].IN0
enable => w_anode2594w[1].IN0
enable => w_anode2687w[1].IN0
enable => w_anode2780w[1].IN0
eq[0] <= w_anode2133w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode2150w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode2160w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode2170w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode2180w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode2190w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode2200w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode2210w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode2233w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode2244w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode2254w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode2264w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode2274w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode2284w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode2294w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode2304w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode2326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode2337w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode2347w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode2357w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode2367w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode2377w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode2387w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode2397w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode2419w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode2430w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode2440w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode2450w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode2460w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode2470w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode2480w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode2490w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode2512w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode2523w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode2533w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode2543w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode2553w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode2563w[3].DB_MAX_OUTPUT_PORT_TYPE


|VGADEMO|VGA_BLOCK:inst4|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated|decode_3na:decode3
data[0] => w_anode2133w[1].IN0
data[0] => w_anode2150w[1].IN1
data[0] => w_anode2160w[1].IN0
data[0] => w_anode2170w[1].IN1
data[0] => w_anode2180w[1].IN0
data[0] => w_anode2190w[1].IN1
data[0] => w_anode2200w[1].IN0
data[0] => w_anode2210w[1].IN1
data[0] => w_anode2233w[1].IN0
data[0] => w_anode2244w[1].IN1
data[0] => w_anode2254w[1].IN0
data[0] => w_anode2264w[1].IN1
data[0] => w_anode2274w[1].IN0
data[0] => w_anode2284w[1].IN1
data[0] => w_anode2294w[1].IN0
data[0] => w_anode2304w[1].IN1
data[0] => w_anode2326w[1].IN0
data[0] => w_anode2337w[1].IN1
data[0] => w_anode2347w[1].IN0
data[0] => w_anode2357w[1].IN1
data[0] => w_anode2367w[1].IN0
data[0] => w_anode2377w[1].IN1
data[0] => w_anode2387w[1].IN0
data[0] => w_anode2397w[1].IN1
data[0] => w_anode2419w[1].IN0
data[0] => w_anode2430w[1].IN1
data[0] => w_anode2440w[1].IN0
data[0] => w_anode2450w[1].IN1
data[0] => w_anode2460w[1].IN0
data[0] => w_anode2470w[1].IN1
data[0] => w_anode2480w[1].IN0
data[0] => w_anode2490w[1].IN1
data[0] => w_anode2512w[1].IN0
data[0] => w_anode2523w[1].IN1
data[0] => w_anode2533w[1].IN0
data[0] => w_anode2543w[1].IN1
data[0] => w_anode2553w[1].IN0
data[0] => w_anode2563w[1].IN1
data[0] => w_anode2573w[1].IN0
data[0] => w_anode2583w[1].IN1
data[0] => w_anode2605w[1].IN0
data[0] => w_anode2616w[1].IN1
data[0] => w_anode2626w[1].IN0
data[0] => w_anode2636w[1].IN1
data[0] => w_anode2646w[1].IN0
data[0] => w_anode2656w[1].IN1
data[0] => w_anode2666w[1].IN0
data[0] => w_anode2676w[1].IN1
data[0] => w_anode2698w[1].IN0
data[0] => w_anode2709w[1].IN1
data[0] => w_anode2719w[1].IN0
data[0] => w_anode2729w[1].IN1
data[0] => w_anode2739w[1].IN0
data[0] => w_anode2749w[1].IN1
data[0] => w_anode2759w[1].IN0
data[0] => w_anode2769w[1].IN1
data[0] => w_anode2791w[1].IN0
data[0] => w_anode2802w[1].IN1
data[0] => w_anode2812w[1].IN0
data[0] => w_anode2822w[1].IN1
data[0] => w_anode2832w[1].IN0
data[0] => w_anode2842w[1].IN1
data[0] => w_anode2852w[1].IN0
data[0] => w_anode2862w[1].IN1
data[1] => w_anode2133w[2].IN0
data[1] => w_anode2150w[2].IN0
data[1] => w_anode2160w[2].IN1
data[1] => w_anode2170w[2].IN1
data[1] => w_anode2180w[2].IN0
data[1] => w_anode2190w[2].IN0
data[1] => w_anode2200w[2].IN1
data[1] => w_anode2210w[2].IN1
data[1] => w_anode2233w[2].IN0
data[1] => w_anode2244w[2].IN0
data[1] => w_anode2254w[2].IN1
data[1] => w_anode2264w[2].IN1
data[1] => w_anode2274w[2].IN0
data[1] => w_anode2284w[2].IN0
data[1] => w_anode2294w[2].IN1
data[1] => w_anode2304w[2].IN1
data[1] => w_anode2326w[2].IN0
data[1] => w_anode2337w[2].IN0
data[1] => w_anode2347w[2].IN1
data[1] => w_anode2357w[2].IN1
data[1] => w_anode2367w[2].IN0
data[1] => w_anode2377w[2].IN0
data[1] => w_anode2387w[2].IN1
data[1] => w_anode2397w[2].IN1
data[1] => w_anode2419w[2].IN0
data[1] => w_anode2430w[2].IN0
data[1] => w_anode2440w[2].IN1
data[1] => w_anode2450w[2].IN1
data[1] => w_anode2460w[2].IN0
data[1] => w_anode2470w[2].IN0
data[1] => w_anode2480w[2].IN1
data[1] => w_anode2490w[2].IN1
data[1] => w_anode2512w[2].IN0
data[1] => w_anode2523w[2].IN0
data[1] => w_anode2533w[2].IN1
data[1] => w_anode2543w[2].IN1
data[1] => w_anode2553w[2].IN0
data[1] => w_anode2563w[2].IN0
data[1] => w_anode2573w[2].IN1
data[1] => w_anode2583w[2].IN1
data[1] => w_anode2605w[2].IN0
data[1] => w_anode2616w[2].IN0
data[1] => w_anode2626w[2].IN1
data[1] => w_anode2636w[2].IN1
data[1] => w_anode2646w[2].IN0
data[1] => w_anode2656w[2].IN0
data[1] => w_anode2666w[2].IN1
data[1] => w_anode2676w[2].IN1
data[1] => w_anode2698w[2].IN0
data[1] => w_anode2709w[2].IN0
data[1] => w_anode2719w[2].IN1
data[1] => w_anode2729w[2].IN1
data[1] => w_anode2739w[2].IN0
data[1] => w_anode2749w[2].IN0
data[1] => w_anode2759w[2].IN1
data[1] => w_anode2769w[2].IN1
data[1] => w_anode2791w[2].IN0
data[1] => w_anode2802w[2].IN0
data[1] => w_anode2812w[2].IN1
data[1] => w_anode2822w[2].IN1
data[1] => w_anode2832w[2].IN0
data[1] => w_anode2842w[2].IN0
data[1] => w_anode2852w[2].IN1
data[1] => w_anode2862w[2].IN1
data[2] => w_anode2133w[3].IN0
data[2] => w_anode2150w[3].IN0
data[2] => w_anode2160w[3].IN0
data[2] => w_anode2170w[3].IN0
data[2] => w_anode2180w[3].IN1
data[2] => w_anode2190w[3].IN1
data[2] => w_anode2200w[3].IN1
data[2] => w_anode2210w[3].IN1
data[2] => w_anode2233w[3].IN0
data[2] => w_anode2244w[3].IN0
data[2] => w_anode2254w[3].IN0
data[2] => w_anode2264w[3].IN0
data[2] => w_anode2274w[3].IN1
data[2] => w_anode2284w[3].IN1
data[2] => w_anode2294w[3].IN1
data[2] => w_anode2304w[3].IN1
data[2] => w_anode2326w[3].IN0
data[2] => w_anode2337w[3].IN0
data[2] => w_anode2347w[3].IN0
data[2] => w_anode2357w[3].IN0
data[2] => w_anode2367w[3].IN1
data[2] => w_anode2377w[3].IN1
data[2] => w_anode2387w[3].IN1
data[2] => w_anode2397w[3].IN1
data[2] => w_anode2419w[3].IN0
data[2] => w_anode2430w[3].IN0
data[2] => w_anode2440w[3].IN0
data[2] => w_anode2450w[3].IN0
data[2] => w_anode2460w[3].IN1
data[2] => w_anode2470w[3].IN1
data[2] => w_anode2480w[3].IN1
data[2] => w_anode2490w[3].IN1
data[2] => w_anode2512w[3].IN0
data[2] => w_anode2523w[3].IN0
data[2] => w_anode2533w[3].IN0
data[2] => w_anode2543w[3].IN0
data[2] => w_anode2553w[3].IN1
data[2] => w_anode2563w[3].IN1
data[2] => w_anode2573w[3].IN1
data[2] => w_anode2583w[3].IN1
data[2] => w_anode2605w[3].IN0
data[2] => w_anode2616w[3].IN0
data[2] => w_anode2626w[3].IN0
data[2] => w_anode2636w[3].IN0
data[2] => w_anode2646w[3].IN1
data[2] => w_anode2656w[3].IN1
data[2] => w_anode2666w[3].IN1
data[2] => w_anode2676w[3].IN1
data[2] => w_anode2698w[3].IN0
data[2] => w_anode2709w[3].IN0
data[2] => w_anode2719w[3].IN0
data[2] => w_anode2729w[3].IN0
data[2] => w_anode2739w[3].IN1
data[2] => w_anode2749w[3].IN1
data[2] => w_anode2759w[3].IN1
data[2] => w_anode2769w[3].IN1
data[2] => w_anode2791w[3].IN0
data[2] => w_anode2802w[3].IN0
data[2] => w_anode2812w[3].IN0
data[2] => w_anode2822w[3].IN0
data[2] => w_anode2832w[3].IN1
data[2] => w_anode2842w[3].IN1
data[2] => w_anode2852w[3].IN1
data[2] => w_anode2862w[3].IN1
data[3] => w_anode2116w[1].IN0
data[3] => w_anode2222w[1].IN1
data[3] => w_anode2315w[1].IN0
data[3] => w_anode2408w[1].IN1
data[3] => w_anode2501w[1].IN0
data[3] => w_anode2594w[1].IN1
data[3] => w_anode2687w[1].IN0
data[3] => w_anode2780w[1].IN1
data[4] => w_anode2116w[2].IN0
data[4] => w_anode2222w[2].IN0
data[4] => w_anode2315w[2].IN1
data[4] => w_anode2408w[2].IN1
data[4] => w_anode2501w[2].IN0
data[4] => w_anode2594w[2].IN0
data[4] => w_anode2687w[2].IN1
data[4] => w_anode2780w[2].IN1
data[5] => w_anode2116w[3].IN0
data[5] => w_anode2222w[3].IN0
data[5] => w_anode2315w[3].IN0
data[5] => w_anode2408w[3].IN0
data[5] => w_anode2501w[3].IN1
data[5] => w_anode2594w[3].IN1
data[5] => w_anode2687w[3].IN1
data[5] => w_anode2780w[3].IN1
enable => w_anode2116w[1].IN0
enable => w_anode2222w[1].IN0
enable => w_anode2315w[1].IN0
enable => w_anode2408w[1].IN0
enable => w_anode2501w[1].IN0
enable => w_anode2594w[1].IN0
enable => w_anode2687w[1].IN0
enable => w_anode2780w[1].IN0
eq[0] <= w_anode2133w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode2150w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode2160w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode2170w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode2180w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode2190w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode2200w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode2210w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode2233w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode2244w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode2254w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode2264w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode2274w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode2284w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode2294w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode2304w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode2326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode2337w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode2347w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode2357w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode2367w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode2377w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode2387w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode2397w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode2419w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode2430w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode2440w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode2450w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode2460w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode2470w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode2480w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode2490w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode2512w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode2523w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode2533w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode2543w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode2553w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode2563w[3].DB_MAX_OUTPUT_PORT_TYPE


|VGADEMO|VGA_BLOCK:inst4|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated|decode_s2a:rden_decode_a
data[0] => w_anode2894w[1].IN0
data[0] => w_anode2911w[1].IN1
data[0] => w_anode2921w[1].IN0
data[0] => w_anode2931w[1].IN1
data[0] => w_anode2941w[1].IN0
data[0] => w_anode2951w[1].IN1
data[0] => w_anode2961w[1].IN0
data[0] => w_anode2971w[1].IN1
data[0] => w_anode2995w[1].IN0
data[0] => w_anode3006w[1].IN1
data[0] => w_anode3016w[1].IN0
data[0] => w_anode3026w[1].IN1
data[0] => w_anode3036w[1].IN0
data[0] => w_anode3046w[1].IN1
data[0] => w_anode3056w[1].IN0
data[0] => w_anode3066w[1].IN1
data[0] => w_anode3089w[1].IN0
data[0] => w_anode3100w[1].IN1
data[0] => w_anode3110w[1].IN0
data[0] => w_anode3120w[1].IN1
data[0] => w_anode3130w[1].IN0
data[0] => w_anode3140w[1].IN1
data[0] => w_anode3150w[1].IN0
data[0] => w_anode3160w[1].IN1
data[0] => w_anode3183w[1].IN0
data[0] => w_anode3194w[1].IN1
data[0] => w_anode3204w[1].IN0
data[0] => w_anode3214w[1].IN1
data[0] => w_anode3224w[1].IN0
data[0] => w_anode3234w[1].IN1
data[0] => w_anode3244w[1].IN0
data[0] => w_anode3254w[1].IN1
data[0] => w_anode3277w[1].IN0
data[0] => w_anode3288w[1].IN1
data[0] => w_anode3298w[1].IN0
data[0] => w_anode3308w[1].IN1
data[0] => w_anode3318w[1].IN0
data[0] => w_anode3328w[1].IN1
data[0] => w_anode3338w[1].IN0
data[0] => w_anode3348w[1].IN1
data[0] => w_anode3371w[1].IN0
data[0] => w_anode3382w[1].IN1
data[0] => w_anode3392w[1].IN0
data[0] => w_anode3402w[1].IN1
data[0] => w_anode3412w[1].IN0
data[0] => w_anode3422w[1].IN1
data[0] => w_anode3432w[1].IN0
data[0] => w_anode3442w[1].IN1
data[0] => w_anode3465w[1].IN0
data[0] => w_anode3476w[1].IN1
data[0] => w_anode3486w[1].IN0
data[0] => w_anode3496w[1].IN1
data[0] => w_anode3506w[1].IN0
data[0] => w_anode3516w[1].IN1
data[0] => w_anode3526w[1].IN0
data[0] => w_anode3536w[1].IN1
data[0] => w_anode3559w[1].IN0
data[0] => w_anode3570w[1].IN1
data[0] => w_anode3580w[1].IN0
data[0] => w_anode3590w[1].IN1
data[0] => w_anode3600w[1].IN0
data[0] => w_anode3610w[1].IN1
data[0] => w_anode3620w[1].IN0
data[0] => w_anode3630w[1].IN1
data[1] => w_anode2894w[2].IN0
data[1] => w_anode2911w[2].IN0
data[1] => w_anode2921w[2].IN1
data[1] => w_anode2931w[2].IN1
data[1] => w_anode2941w[2].IN0
data[1] => w_anode2951w[2].IN0
data[1] => w_anode2961w[2].IN1
data[1] => w_anode2971w[2].IN1
data[1] => w_anode2995w[2].IN0
data[1] => w_anode3006w[2].IN0
data[1] => w_anode3016w[2].IN1
data[1] => w_anode3026w[2].IN1
data[1] => w_anode3036w[2].IN0
data[1] => w_anode3046w[2].IN0
data[1] => w_anode3056w[2].IN1
data[1] => w_anode3066w[2].IN1
data[1] => w_anode3089w[2].IN0
data[1] => w_anode3100w[2].IN0
data[1] => w_anode3110w[2].IN1
data[1] => w_anode3120w[2].IN1
data[1] => w_anode3130w[2].IN0
data[1] => w_anode3140w[2].IN0
data[1] => w_anode3150w[2].IN1
data[1] => w_anode3160w[2].IN1
data[1] => w_anode3183w[2].IN0
data[1] => w_anode3194w[2].IN0
data[1] => w_anode3204w[2].IN1
data[1] => w_anode3214w[2].IN1
data[1] => w_anode3224w[2].IN0
data[1] => w_anode3234w[2].IN0
data[1] => w_anode3244w[2].IN1
data[1] => w_anode3254w[2].IN1
data[1] => w_anode3277w[2].IN0
data[1] => w_anode3288w[2].IN0
data[1] => w_anode3298w[2].IN1
data[1] => w_anode3308w[2].IN1
data[1] => w_anode3318w[2].IN0
data[1] => w_anode3328w[2].IN0
data[1] => w_anode3338w[2].IN1
data[1] => w_anode3348w[2].IN1
data[1] => w_anode3371w[2].IN0
data[1] => w_anode3382w[2].IN0
data[1] => w_anode3392w[2].IN1
data[1] => w_anode3402w[2].IN1
data[1] => w_anode3412w[2].IN0
data[1] => w_anode3422w[2].IN0
data[1] => w_anode3432w[2].IN1
data[1] => w_anode3442w[2].IN1
data[1] => w_anode3465w[2].IN0
data[1] => w_anode3476w[2].IN0
data[1] => w_anode3486w[2].IN1
data[1] => w_anode3496w[2].IN1
data[1] => w_anode3506w[2].IN0
data[1] => w_anode3516w[2].IN0
data[1] => w_anode3526w[2].IN1
data[1] => w_anode3536w[2].IN1
data[1] => w_anode3559w[2].IN0
data[1] => w_anode3570w[2].IN0
data[1] => w_anode3580w[2].IN1
data[1] => w_anode3590w[2].IN1
data[1] => w_anode3600w[2].IN0
data[1] => w_anode3610w[2].IN0
data[1] => w_anode3620w[2].IN1
data[1] => w_anode3630w[2].IN1
data[2] => w_anode2894w[3].IN0
data[2] => w_anode2911w[3].IN0
data[2] => w_anode2921w[3].IN0
data[2] => w_anode2931w[3].IN0
data[2] => w_anode2941w[3].IN1
data[2] => w_anode2951w[3].IN1
data[2] => w_anode2961w[3].IN1
data[2] => w_anode2971w[3].IN1
data[2] => w_anode2995w[3].IN0
data[2] => w_anode3006w[3].IN0
data[2] => w_anode3016w[3].IN0
data[2] => w_anode3026w[3].IN0
data[2] => w_anode3036w[3].IN1
data[2] => w_anode3046w[3].IN1
data[2] => w_anode3056w[3].IN1
data[2] => w_anode3066w[3].IN1
data[2] => w_anode3089w[3].IN0
data[2] => w_anode3100w[3].IN0
data[2] => w_anode3110w[3].IN0
data[2] => w_anode3120w[3].IN0
data[2] => w_anode3130w[3].IN1
data[2] => w_anode3140w[3].IN1
data[2] => w_anode3150w[3].IN1
data[2] => w_anode3160w[3].IN1
data[2] => w_anode3183w[3].IN0
data[2] => w_anode3194w[3].IN0
data[2] => w_anode3204w[3].IN0
data[2] => w_anode3214w[3].IN0
data[2] => w_anode3224w[3].IN1
data[2] => w_anode3234w[3].IN1
data[2] => w_anode3244w[3].IN1
data[2] => w_anode3254w[3].IN1
data[2] => w_anode3277w[3].IN0
data[2] => w_anode3288w[3].IN0
data[2] => w_anode3298w[3].IN0
data[2] => w_anode3308w[3].IN0
data[2] => w_anode3318w[3].IN1
data[2] => w_anode3328w[3].IN1
data[2] => w_anode3338w[3].IN1
data[2] => w_anode3348w[3].IN1
data[2] => w_anode3371w[3].IN0
data[2] => w_anode3382w[3].IN0
data[2] => w_anode3392w[3].IN0
data[2] => w_anode3402w[3].IN0
data[2] => w_anode3412w[3].IN1
data[2] => w_anode3422w[3].IN1
data[2] => w_anode3432w[3].IN1
data[2] => w_anode3442w[3].IN1
data[2] => w_anode3465w[3].IN0
data[2] => w_anode3476w[3].IN0
data[2] => w_anode3486w[3].IN0
data[2] => w_anode3496w[3].IN0
data[2] => w_anode3506w[3].IN1
data[2] => w_anode3516w[3].IN1
data[2] => w_anode3526w[3].IN1
data[2] => w_anode3536w[3].IN1
data[2] => w_anode3559w[3].IN0
data[2] => w_anode3570w[3].IN0
data[2] => w_anode3580w[3].IN0
data[2] => w_anode3590w[3].IN0
data[2] => w_anode3600w[3].IN1
data[2] => w_anode3610w[3].IN1
data[2] => w_anode3620w[3].IN1
data[2] => w_anode3630w[3].IN1
data[3] => w_anode2876w[1].IN0
data[3] => w_anode2983w[1].IN1
data[3] => w_anode3077w[1].IN0
data[3] => w_anode3171w[1].IN1
data[3] => w_anode3265w[1].IN0
data[3] => w_anode3359w[1].IN1
data[3] => w_anode3453w[1].IN0
data[3] => w_anode3547w[1].IN1
data[4] => w_anode2876w[2].IN0
data[4] => w_anode2983w[2].IN0
data[4] => w_anode3077w[2].IN1
data[4] => w_anode3171w[2].IN1
data[4] => w_anode3265w[2].IN0
data[4] => w_anode3359w[2].IN0
data[4] => w_anode3453w[2].IN1
data[4] => w_anode3547w[2].IN1
data[5] => w_anode2876w[3].IN0
data[5] => w_anode2983w[3].IN0
data[5] => w_anode3077w[3].IN0
data[5] => w_anode3171w[3].IN0
data[5] => w_anode3265w[3].IN1
data[5] => w_anode3359w[3].IN1
data[5] => w_anode3453w[3].IN1
data[5] => w_anode3547w[3].IN1
eq[0] <= w_anode2894w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode2911w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode2921w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode2931w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode2941w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode2951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode2961w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode2971w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode2995w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode3006w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode3016w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode3026w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode3036w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode3046w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode3056w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode3066w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode3089w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode3100w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode3110w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode3120w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode3130w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode3140w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode3150w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode3160w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode3183w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode3194w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode3204w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode3214w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode3224w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode3234w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode3244w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode3254w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode3277w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode3288w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode3298w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode3308w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode3318w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode3328w[3].DB_MAX_OUTPUT_PORT_TYPE


|VGADEMO|VGA_BLOCK:inst4|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated|decode_s2a:rden_decode_b
data[0] => w_anode2894w[1].IN0
data[0] => w_anode2911w[1].IN1
data[0] => w_anode2921w[1].IN0
data[0] => w_anode2931w[1].IN1
data[0] => w_anode2941w[1].IN0
data[0] => w_anode2951w[1].IN1
data[0] => w_anode2961w[1].IN0
data[0] => w_anode2971w[1].IN1
data[0] => w_anode2995w[1].IN0
data[0] => w_anode3006w[1].IN1
data[0] => w_anode3016w[1].IN0
data[0] => w_anode3026w[1].IN1
data[0] => w_anode3036w[1].IN0
data[0] => w_anode3046w[1].IN1
data[0] => w_anode3056w[1].IN0
data[0] => w_anode3066w[1].IN1
data[0] => w_anode3089w[1].IN0
data[0] => w_anode3100w[1].IN1
data[0] => w_anode3110w[1].IN0
data[0] => w_anode3120w[1].IN1
data[0] => w_anode3130w[1].IN0
data[0] => w_anode3140w[1].IN1
data[0] => w_anode3150w[1].IN0
data[0] => w_anode3160w[1].IN1
data[0] => w_anode3183w[1].IN0
data[0] => w_anode3194w[1].IN1
data[0] => w_anode3204w[1].IN0
data[0] => w_anode3214w[1].IN1
data[0] => w_anode3224w[1].IN0
data[0] => w_anode3234w[1].IN1
data[0] => w_anode3244w[1].IN0
data[0] => w_anode3254w[1].IN1
data[0] => w_anode3277w[1].IN0
data[0] => w_anode3288w[1].IN1
data[0] => w_anode3298w[1].IN0
data[0] => w_anode3308w[1].IN1
data[0] => w_anode3318w[1].IN0
data[0] => w_anode3328w[1].IN1
data[0] => w_anode3338w[1].IN0
data[0] => w_anode3348w[1].IN1
data[0] => w_anode3371w[1].IN0
data[0] => w_anode3382w[1].IN1
data[0] => w_anode3392w[1].IN0
data[0] => w_anode3402w[1].IN1
data[0] => w_anode3412w[1].IN0
data[0] => w_anode3422w[1].IN1
data[0] => w_anode3432w[1].IN0
data[0] => w_anode3442w[1].IN1
data[0] => w_anode3465w[1].IN0
data[0] => w_anode3476w[1].IN1
data[0] => w_anode3486w[1].IN0
data[0] => w_anode3496w[1].IN1
data[0] => w_anode3506w[1].IN0
data[0] => w_anode3516w[1].IN1
data[0] => w_anode3526w[1].IN0
data[0] => w_anode3536w[1].IN1
data[0] => w_anode3559w[1].IN0
data[0] => w_anode3570w[1].IN1
data[0] => w_anode3580w[1].IN0
data[0] => w_anode3590w[1].IN1
data[0] => w_anode3600w[1].IN0
data[0] => w_anode3610w[1].IN1
data[0] => w_anode3620w[1].IN0
data[0] => w_anode3630w[1].IN1
data[1] => w_anode2894w[2].IN0
data[1] => w_anode2911w[2].IN0
data[1] => w_anode2921w[2].IN1
data[1] => w_anode2931w[2].IN1
data[1] => w_anode2941w[2].IN0
data[1] => w_anode2951w[2].IN0
data[1] => w_anode2961w[2].IN1
data[1] => w_anode2971w[2].IN1
data[1] => w_anode2995w[2].IN0
data[1] => w_anode3006w[2].IN0
data[1] => w_anode3016w[2].IN1
data[1] => w_anode3026w[2].IN1
data[1] => w_anode3036w[2].IN0
data[1] => w_anode3046w[2].IN0
data[1] => w_anode3056w[2].IN1
data[1] => w_anode3066w[2].IN1
data[1] => w_anode3089w[2].IN0
data[1] => w_anode3100w[2].IN0
data[1] => w_anode3110w[2].IN1
data[1] => w_anode3120w[2].IN1
data[1] => w_anode3130w[2].IN0
data[1] => w_anode3140w[2].IN0
data[1] => w_anode3150w[2].IN1
data[1] => w_anode3160w[2].IN1
data[1] => w_anode3183w[2].IN0
data[1] => w_anode3194w[2].IN0
data[1] => w_anode3204w[2].IN1
data[1] => w_anode3214w[2].IN1
data[1] => w_anode3224w[2].IN0
data[1] => w_anode3234w[2].IN0
data[1] => w_anode3244w[2].IN1
data[1] => w_anode3254w[2].IN1
data[1] => w_anode3277w[2].IN0
data[1] => w_anode3288w[2].IN0
data[1] => w_anode3298w[2].IN1
data[1] => w_anode3308w[2].IN1
data[1] => w_anode3318w[2].IN0
data[1] => w_anode3328w[2].IN0
data[1] => w_anode3338w[2].IN1
data[1] => w_anode3348w[2].IN1
data[1] => w_anode3371w[2].IN0
data[1] => w_anode3382w[2].IN0
data[1] => w_anode3392w[2].IN1
data[1] => w_anode3402w[2].IN1
data[1] => w_anode3412w[2].IN0
data[1] => w_anode3422w[2].IN0
data[1] => w_anode3432w[2].IN1
data[1] => w_anode3442w[2].IN1
data[1] => w_anode3465w[2].IN0
data[1] => w_anode3476w[2].IN0
data[1] => w_anode3486w[2].IN1
data[1] => w_anode3496w[2].IN1
data[1] => w_anode3506w[2].IN0
data[1] => w_anode3516w[2].IN0
data[1] => w_anode3526w[2].IN1
data[1] => w_anode3536w[2].IN1
data[1] => w_anode3559w[2].IN0
data[1] => w_anode3570w[2].IN0
data[1] => w_anode3580w[2].IN1
data[1] => w_anode3590w[2].IN1
data[1] => w_anode3600w[2].IN0
data[1] => w_anode3610w[2].IN0
data[1] => w_anode3620w[2].IN1
data[1] => w_anode3630w[2].IN1
data[2] => w_anode2894w[3].IN0
data[2] => w_anode2911w[3].IN0
data[2] => w_anode2921w[3].IN0
data[2] => w_anode2931w[3].IN0
data[2] => w_anode2941w[3].IN1
data[2] => w_anode2951w[3].IN1
data[2] => w_anode2961w[3].IN1
data[2] => w_anode2971w[3].IN1
data[2] => w_anode2995w[3].IN0
data[2] => w_anode3006w[3].IN0
data[2] => w_anode3016w[3].IN0
data[2] => w_anode3026w[3].IN0
data[2] => w_anode3036w[3].IN1
data[2] => w_anode3046w[3].IN1
data[2] => w_anode3056w[3].IN1
data[2] => w_anode3066w[3].IN1
data[2] => w_anode3089w[3].IN0
data[2] => w_anode3100w[3].IN0
data[2] => w_anode3110w[3].IN0
data[2] => w_anode3120w[3].IN0
data[2] => w_anode3130w[3].IN1
data[2] => w_anode3140w[3].IN1
data[2] => w_anode3150w[3].IN1
data[2] => w_anode3160w[3].IN1
data[2] => w_anode3183w[3].IN0
data[2] => w_anode3194w[3].IN0
data[2] => w_anode3204w[3].IN0
data[2] => w_anode3214w[3].IN0
data[2] => w_anode3224w[3].IN1
data[2] => w_anode3234w[3].IN1
data[2] => w_anode3244w[3].IN1
data[2] => w_anode3254w[3].IN1
data[2] => w_anode3277w[3].IN0
data[2] => w_anode3288w[3].IN0
data[2] => w_anode3298w[3].IN0
data[2] => w_anode3308w[3].IN0
data[2] => w_anode3318w[3].IN1
data[2] => w_anode3328w[3].IN1
data[2] => w_anode3338w[3].IN1
data[2] => w_anode3348w[3].IN1
data[2] => w_anode3371w[3].IN0
data[2] => w_anode3382w[3].IN0
data[2] => w_anode3392w[3].IN0
data[2] => w_anode3402w[3].IN0
data[2] => w_anode3412w[3].IN1
data[2] => w_anode3422w[3].IN1
data[2] => w_anode3432w[3].IN1
data[2] => w_anode3442w[3].IN1
data[2] => w_anode3465w[3].IN0
data[2] => w_anode3476w[3].IN0
data[2] => w_anode3486w[3].IN0
data[2] => w_anode3496w[3].IN0
data[2] => w_anode3506w[3].IN1
data[2] => w_anode3516w[3].IN1
data[2] => w_anode3526w[3].IN1
data[2] => w_anode3536w[3].IN1
data[2] => w_anode3559w[3].IN0
data[2] => w_anode3570w[3].IN0
data[2] => w_anode3580w[3].IN0
data[2] => w_anode3590w[3].IN0
data[2] => w_anode3600w[3].IN1
data[2] => w_anode3610w[3].IN1
data[2] => w_anode3620w[3].IN1
data[2] => w_anode3630w[3].IN1
data[3] => w_anode2876w[1].IN0
data[3] => w_anode2983w[1].IN1
data[3] => w_anode3077w[1].IN0
data[3] => w_anode3171w[1].IN1
data[3] => w_anode3265w[1].IN0
data[3] => w_anode3359w[1].IN1
data[3] => w_anode3453w[1].IN0
data[3] => w_anode3547w[1].IN1
data[4] => w_anode2876w[2].IN0
data[4] => w_anode2983w[2].IN0
data[4] => w_anode3077w[2].IN1
data[4] => w_anode3171w[2].IN1
data[4] => w_anode3265w[2].IN0
data[4] => w_anode3359w[2].IN0
data[4] => w_anode3453w[2].IN1
data[4] => w_anode3547w[2].IN1
data[5] => w_anode2876w[3].IN0
data[5] => w_anode2983w[3].IN0
data[5] => w_anode3077w[3].IN0
data[5] => w_anode3171w[3].IN0
data[5] => w_anode3265w[3].IN1
data[5] => w_anode3359w[3].IN1
data[5] => w_anode3453w[3].IN1
data[5] => w_anode3547w[3].IN1
eq[0] <= w_anode2894w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode2911w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode2921w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode2931w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode2941w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode2951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode2961w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode2971w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode2995w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode3006w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode3016w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode3026w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode3036w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode3046w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode3056w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode3066w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode3089w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode3100w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode3110w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode3120w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode3130w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode3140w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode3150w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode3160w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode3183w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode3194w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode3204w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode3214w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode3224w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode3234w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode3244w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode3254w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode3277w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode3288w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode3298w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode3308w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode3318w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode3328w[3].DB_MAX_OUTPUT_PORT_TYPE


|VGADEMO|VGA_BLOCK:inst4|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated|mux_chb:mux4
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
data[16] => l1_w0_n8_mux_dataout.IN1
data[17] => l1_w0_n8_mux_dataout.IN1
data[18] => l1_w0_n9_mux_dataout.IN1
data[19] => l1_w0_n9_mux_dataout.IN1
data[20] => l1_w0_n10_mux_dataout.IN1
data[21] => l1_w0_n10_mux_dataout.IN1
data[22] => l1_w0_n11_mux_dataout.IN1
data[23] => l1_w0_n11_mux_dataout.IN1
data[24] => l1_w0_n12_mux_dataout.IN1
data[25] => l1_w0_n12_mux_dataout.IN1
data[26] => l1_w0_n13_mux_dataout.IN1
data[27] => l1_w0_n13_mux_dataout.IN1
data[28] => l1_w0_n14_mux_dataout.IN1
data[29] => l1_w0_n14_mux_dataout.IN1
data[30] => l1_w0_n15_mux_dataout.IN1
data[31] => l1_w0_n15_mux_dataout.IN1
data[32] => l1_w0_n16_mux_dataout.IN1
data[33] => l1_w0_n16_mux_dataout.IN1
data[34] => l1_w0_n17_mux_dataout.IN1
data[35] => l1_w0_n17_mux_dataout.IN1
data[36] => l1_w0_n18_mux_dataout.IN1
data[37] => l1_w0_n18_mux_dataout.IN1
result[0] <= l6_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[4] => l5_w0_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w0_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[5] => l6_w0_n0_mux_dataout.IN0
sel[5] => _.IN0


|VGADEMO|VGA_BLOCK:inst4|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated|mux_jhb:mux5
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w0_n2_mux_dataout.IN1
data[33] => l1_w1_n2_mux_dataout.IN1
data[34] => l1_w2_n2_mux_dataout.IN1
data[35] => l1_w3_n2_mux_dataout.IN1
data[36] => l1_w4_n2_mux_dataout.IN1
data[37] => l1_w5_n2_mux_dataout.IN1
data[38] => l1_w6_n2_mux_dataout.IN1
data[39] => l1_w7_n2_mux_dataout.IN1
data[40] => l1_w0_n2_mux_dataout.IN1
data[41] => l1_w1_n2_mux_dataout.IN1
data[42] => l1_w2_n2_mux_dataout.IN1
data[43] => l1_w3_n2_mux_dataout.IN1
data[44] => l1_w4_n2_mux_dataout.IN1
data[45] => l1_w5_n2_mux_dataout.IN1
data[46] => l1_w6_n2_mux_dataout.IN1
data[47] => l1_w7_n2_mux_dataout.IN1
data[48] => l1_w0_n3_mux_dataout.IN1
data[49] => l1_w1_n3_mux_dataout.IN1
data[50] => l1_w2_n3_mux_dataout.IN1
data[51] => l1_w3_n3_mux_dataout.IN1
data[52] => l1_w4_n3_mux_dataout.IN1
data[53] => l1_w5_n3_mux_dataout.IN1
data[54] => l1_w6_n3_mux_dataout.IN1
data[55] => l1_w7_n3_mux_dataout.IN1
data[56] => l1_w0_n3_mux_dataout.IN1
data[57] => l1_w1_n3_mux_dataout.IN1
data[58] => l1_w2_n3_mux_dataout.IN1
data[59] => l1_w3_n3_mux_dataout.IN1
data[60] => l1_w4_n3_mux_dataout.IN1
data[61] => l1_w5_n3_mux_dataout.IN1
data[62] => l1_w6_n3_mux_dataout.IN1
data[63] => l1_w7_n3_mux_dataout.IN1
data[64] => l1_w0_n4_mux_dataout.IN1
data[65] => l1_w1_n4_mux_dataout.IN1
data[66] => l1_w2_n4_mux_dataout.IN1
data[67] => l1_w3_n4_mux_dataout.IN1
data[68] => l1_w4_n4_mux_dataout.IN1
data[69] => l1_w5_n4_mux_dataout.IN1
data[70] => l1_w6_n4_mux_dataout.IN1
data[71] => l1_w7_n4_mux_dataout.IN1
data[72] => l1_w0_n4_mux_dataout.IN1
data[73] => l1_w1_n4_mux_dataout.IN1
data[74] => l1_w2_n4_mux_dataout.IN1
data[75] => l1_w3_n4_mux_dataout.IN1
data[76] => l1_w4_n4_mux_dataout.IN1
data[77] => l1_w5_n4_mux_dataout.IN1
data[78] => l1_w6_n4_mux_dataout.IN1
data[79] => l1_w7_n4_mux_dataout.IN1
data[80] => l1_w0_n5_mux_dataout.IN1
data[81] => l1_w1_n5_mux_dataout.IN1
data[82] => l1_w2_n5_mux_dataout.IN1
data[83] => l1_w3_n5_mux_dataout.IN1
data[84] => l1_w4_n5_mux_dataout.IN1
data[85] => l1_w5_n5_mux_dataout.IN1
data[86] => l1_w6_n5_mux_dataout.IN1
data[87] => l1_w7_n5_mux_dataout.IN1
data[88] => l1_w0_n5_mux_dataout.IN1
data[89] => l1_w1_n5_mux_dataout.IN1
data[90] => l1_w2_n5_mux_dataout.IN1
data[91] => l1_w3_n5_mux_dataout.IN1
data[92] => l1_w4_n5_mux_dataout.IN1
data[93] => l1_w5_n5_mux_dataout.IN1
data[94] => l1_w6_n5_mux_dataout.IN1
data[95] => l1_w7_n5_mux_dataout.IN1
data[96] => l1_w0_n6_mux_dataout.IN1
data[97] => l1_w1_n6_mux_dataout.IN1
data[98] => l1_w2_n6_mux_dataout.IN1
data[99] => l1_w3_n6_mux_dataout.IN1
data[100] => l1_w4_n6_mux_dataout.IN1
data[101] => l1_w5_n6_mux_dataout.IN1
data[102] => l1_w6_n6_mux_dataout.IN1
data[103] => l1_w7_n6_mux_dataout.IN1
data[104] => l1_w0_n6_mux_dataout.IN1
data[105] => l1_w1_n6_mux_dataout.IN1
data[106] => l1_w2_n6_mux_dataout.IN1
data[107] => l1_w3_n6_mux_dataout.IN1
data[108] => l1_w4_n6_mux_dataout.IN1
data[109] => l1_w5_n6_mux_dataout.IN1
data[110] => l1_w6_n6_mux_dataout.IN1
data[111] => l1_w7_n6_mux_dataout.IN1
data[112] => l1_w0_n7_mux_dataout.IN1
data[113] => l1_w1_n7_mux_dataout.IN1
data[114] => l1_w2_n7_mux_dataout.IN1
data[115] => l1_w3_n7_mux_dataout.IN1
data[116] => l1_w4_n7_mux_dataout.IN1
data[117] => l1_w5_n7_mux_dataout.IN1
data[118] => l1_w6_n7_mux_dataout.IN1
data[119] => l1_w7_n7_mux_dataout.IN1
data[120] => l1_w0_n7_mux_dataout.IN1
data[121] => l1_w1_n7_mux_dataout.IN1
data[122] => l1_w2_n7_mux_dataout.IN1
data[123] => l1_w3_n7_mux_dataout.IN1
data[124] => l1_w4_n7_mux_dataout.IN1
data[125] => l1_w5_n7_mux_dataout.IN1
data[126] => l1_w6_n7_mux_dataout.IN1
data[127] => l1_w7_n7_mux_dataout.IN1
data[128] => l1_w0_n8_mux_dataout.IN1
data[129] => l1_w1_n8_mux_dataout.IN1
data[130] => l1_w2_n8_mux_dataout.IN1
data[131] => l1_w3_n8_mux_dataout.IN1
data[132] => l1_w4_n8_mux_dataout.IN1
data[133] => l1_w5_n8_mux_dataout.IN1
data[134] => l1_w6_n8_mux_dataout.IN1
data[135] => l1_w7_n8_mux_dataout.IN1
data[136] => l1_w0_n8_mux_dataout.IN1
data[137] => l1_w1_n8_mux_dataout.IN1
data[138] => l1_w2_n8_mux_dataout.IN1
data[139] => l1_w3_n8_mux_dataout.IN1
data[140] => l1_w4_n8_mux_dataout.IN1
data[141] => l1_w5_n8_mux_dataout.IN1
data[142] => l1_w6_n8_mux_dataout.IN1
data[143] => l1_w7_n8_mux_dataout.IN1
data[144] => l1_w0_n9_mux_dataout.IN1
data[145] => l1_w1_n9_mux_dataout.IN1
data[146] => l1_w2_n9_mux_dataout.IN1
data[147] => l1_w3_n9_mux_dataout.IN1
data[148] => l1_w4_n9_mux_dataout.IN1
data[149] => l1_w5_n9_mux_dataout.IN1
data[150] => l1_w6_n9_mux_dataout.IN1
data[151] => l1_w7_n9_mux_dataout.IN1
data[152] => l1_w0_n9_mux_dataout.IN1
data[153] => l1_w1_n9_mux_dataout.IN1
data[154] => l1_w2_n9_mux_dataout.IN1
data[155] => l1_w3_n9_mux_dataout.IN1
data[156] => l1_w4_n9_mux_dataout.IN1
data[157] => l1_w5_n9_mux_dataout.IN1
data[158] => l1_w6_n9_mux_dataout.IN1
data[159] => l1_w7_n9_mux_dataout.IN1
data[160] => l1_w0_n10_mux_dataout.IN1
data[161] => l1_w1_n10_mux_dataout.IN1
data[162] => l1_w2_n10_mux_dataout.IN1
data[163] => l1_w3_n10_mux_dataout.IN1
data[164] => l1_w4_n10_mux_dataout.IN1
data[165] => l1_w5_n10_mux_dataout.IN1
data[166] => l1_w6_n10_mux_dataout.IN1
data[167] => l1_w7_n10_mux_dataout.IN1
data[168] => l1_w0_n10_mux_dataout.IN1
data[169] => l1_w1_n10_mux_dataout.IN1
data[170] => l1_w2_n10_mux_dataout.IN1
data[171] => l1_w3_n10_mux_dataout.IN1
data[172] => l1_w4_n10_mux_dataout.IN1
data[173] => l1_w5_n10_mux_dataout.IN1
data[174] => l1_w6_n10_mux_dataout.IN1
data[175] => l1_w7_n10_mux_dataout.IN1
data[176] => l1_w0_n11_mux_dataout.IN1
data[177] => l1_w1_n11_mux_dataout.IN1
data[178] => l1_w2_n11_mux_dataout.IN1
data[179] => l1_w3_n11_mux_dataout.IN1
data[180] => l1_w4_n11_mux_dataout.IN1
data[181] => l1_w5_n11_mux_dataout.IN1
data[182] => l1_w6_n11_mux_dataout.IN1
data[183] => l1_w7_n11_mux_dataout.IN1
data[184] => l1_w0_n11_mux_dataout.IN1
data[185] => l1_w1_n11_mux_dataout.IN1
data[186] => l1_w2_n11_mux_dataout.IN1
data[187] => l1_w3_n11_mux_dataout.IN1
data[188] => l1_w4_n11_mux_dataout.IN1
data[189] => l1_w5_n11_mux_dataout.IN1
data[190] => l1_w6_n11_mux_dataout.IN1
data[191] => l1_w7_n11_mux_dataout.IN1
data[192] => l1_w0_n12_mux_dataout.IN1
data[193] => l1_w1_n12_mux_dataout.IN1
data[194] => l1_w2_n12_mux_dataout.IN1
data[195] => l1_w3_n12_mux_dataout.IN1
data[196] => l1_w4_n12_mux_dataout.IN1
data[197] => l1_w5_n12_mux_dataout.IN1
data[198] => l1_w6_n12_mux_dataout.IN1
data[199] => l1_w7_n12_mux_dataout.IN1
data[200] => l1_w0_n12_mux_dataout.IN1
data[201] => l1_w1_n12_mux_dataout.IN1
data[202] => l1_w2_n12_mux_dataout.IN1
data[203] => l1_w3_n12_mux_dataout.IN1
data[204] => l1_w4_n12_mux_dataout.IN1
data[205] => l1_w5_n12_mux_dataout.IN1
data[206] => l1_w6_n12_mux_dataout.IN1
data[207] => l1_w7_n12_mux_dataout.IN1
data[208] => l1_w0_n13_mux_dataout.IN1
data[209] => l1_w1_n13_mux_dataout.IN1
data[210] => l1_w2_n13_mux_dataout.IN1
data[211] => l1_w3_n13_mux_dataout.IN1
data[212] => l1_w4_n13_mux_dataout.IN1
data[213] => l1_w5_n13_mux_dataout.IN1
data[214] => l1_w6_n13_mux_dataout.IN1
data[215] => l1_w7_n13_mux_dataout.IN1
data[216] => l1_w0_n13_mux_dataout.IN1
data[217] => l1_w1_n13_mux_dataout.IN1
data[218] => l1_w2_n13_mux_dataout.IN1
data[219] => l1_w3_n13_mux_dataout.IN1
data[220] => l1_w4_n13_mux_dataout.IN1
data[221] => l1_w5_n13_mux_dataout.IN1
data[222] => l1_w6_n13_mux_dataout.IN1
data[223] => l1_w7_n13_mux_dataout.IN1
data[224] => l1_w0_n14_mux_dataout.IN1
data[225] => l1_w1_n14_mux_dataout.IN1
data[226] => l1_w2_n14_mux_dataout.IN1
data[227] => l1_w3_n14_mux_dataout.IN1
data[228] => l1_w4_n14_mux_dataout.IN1
data[229] => l1_w5_n14_mux_dataout.IN1
data[230] => l1_w6_n14_mux_dataout.IN1
data[231] => l1_w7_n14_mux_dataout.IN1
data[232] => l1_w0_n14_mux_dataout.IN1
data[233] => l1_w1_n14_mux_dataout.IN1
data[234] => l1_w2_n14_mux_dataout.IN1
data[235] => l1_w3_n14_mux_dataout.IN1
data[236] => l1_w4_n14_mux_dataout.IN1
data[237] => l1_w5_n14_mux_dataout.IN1
data[238] => l1_w6_n14_mux_dataout.IN1
data[239] => l1_w7_n14_mux_dataout.IN1
data[240] => l1_w0_n15_mux_dataout.IN1
data[241] => l1_w1_n15_mux_dataout.IN1
data[242] => l1_w2_n15_mux_dataout.IN1
data[243] => l1_w3_n15_mux_dataout.IN1
data[244] => l1_w4_n15_mux_dataout.IN1
data[245] => l1_w5_n15_mux_dataout.IN1
data[246] => l1_w6_n15_mux_dataout.IN1
data[247] => l1_w7_n15_mux_dataout.IN1
data[248] => l1_w0_n15_mux_dataout.IN1
data[249] => l1_w1_n15_mux_dataout.IN1
data[250] => l1_w2_n15_mux_dataout.IN1
data[251] => l1_w3_n15_mux_dataout.IN1
data[252] => l1_w4_n15_mux_dataout.IN1
data[253] => l1_w5_n15_mux_dataout.IN1
data[254] => l1_w6_n15_mux_dataout.IN1
data[255] => l1_w7_n15_mux_dataout.IN1
data[256] => l1_w0_n16_mux_dataout.IN1
data[257] => l1_w1_n16_mux_dataout.IN1
data[258] => l1_w2_n16_mux_dataout.IN1
data[259] => l1_w3_n16_mux_dataout.IN1
data[260] => l1_w4_n16_mux_dataout.IN1
data[261] => l1_w5_n16_mux_dataout.IN1
data[262] => l1_w6_n16_mux_dataout.IN1
data[263] => l1_w7_n16_mux_dataout.IN1
data[264] => l1_w0_n16_mux_dataout.IN1
data[265] => l1_w1_n16_mux_dataout.IN1
data[266] => l1_w2_n16_mux_dataout.IN1
data[267] => l1_w3_n16_mux_dataout.IN1
data[268] => l1_w4_n16_mux_dataout.IN1
data[269] => l1_w5_n16_mux_dataout.IN1
data[270] => l1_w6_n16_mux_dataout.IN1
data[271] => l1_w7_n16_mux_dataout.IN1
data[272] => l1_w0_n17_mux_dataout.IN1
data[273] => l1_w1_n17_mux_dataout.IN1
data[274] => l1_w2_n17_mux_dataout.IN1
data[275] => l1_w3_n17_mux_dataout.IN1
data[276] => l1_w4_n17_mux_dataout.IN1
data[277] => l1_w5_n17_mux_dataout.IN1
data[278] => l1_w6_n17_mux_dataout.IN1
data[279] => l1_w7_n17_mux_dataout.IN1
data[280] => l1_w0_n17_mux_dataout.IN1
data[281] => l1_w1_n17_mux_dataout.IN1
data[282] => l1_w2_n17_mux_dataout.IN1
data[283] => l1_w3_n17_mux_dataout.IN1
data[284] => l1_w4_n17_mux_dataout.IN1
data[285] => l1_w5_n17_mux_dataout.IN1
data[286] => l1_w6_n17_mux_dataout.IN1
data[287] => l1_w7_n17_mux_dataout.IN1
data[288] => l1_w0_n18_mux_dataout.IN1
data[289] => l1_w1_n18_mux_dataout.IN1
data[290] => l1_w2_n18_mux_dataout.IN1
data[291] => l1_w3_n18_mux_dataout.IN1
data[292] => l1_w4_n18_mux_dataout.IN1
data[293] => l1_w5_n18_mux_dataout.IN1
data[294] => l1_w6_n18_mux_dataout.IN1
data[295] => l1_w7_n18_mux_dataout.IN1
data[296] => l1_w0_n18_mux_dataout.IN1
data[297] => l1_w1_n18_mux_dataout.IN1
data[298] => l1_w2_n18_mux_dataout.IN1
data[299] => l1_w3_n18_mux_dataout.IN1
data[300] => l1_w4_n18_mux_dataout.IN1
data[301] => l1_w5_n18_mux_dataout.IN1
data[302] => l1_w6_n18_mux_dataout.IN1
data[303] => l1_w7_n18_mux_dataout.IN1
result[0] <= l6_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l6_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l6_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l6_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l6_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l6_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l6_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l6_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w6_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w6_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w6_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w6_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w7_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w7_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w7_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w7_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[4] => l5_w0_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w0_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w1_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w1_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w2_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w2_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w3_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w3_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w4_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w4_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w5_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w5_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w6_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w6_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w7_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w7_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[5] => l6_w0_n0_mux_dataout.IN0
sel[5] => _.IN0
sel[5] => l6_w1_n0_mux_dataout.IN0
sel[5] => _.IN0
sel[5] => l6_w2_n0_mux_dataout.IN0
sel[5] => _.IN0
sel[5] => l6_w3_n0_mux_dataout.IN0
sel[5] => _.IN0
sel[5] => l6_w4_n0_mux_dataout.IN0
sel[5] => _.IN0
sel[5] => l6_w5_n0_mux_dataout.IN0
sel[5] => _.IN0
sel[5] => l6_w6_n0_mux_dataout.IN0
sel[5] => _.IN0
sel[5] => l6_w7_n0_mux_dataout.IN0
sel[5] => _.IN0


|VGADEMO|instructionmem:inst
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component
wren_a => altsyncram_ael2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_ael2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ael2:auto_generated.data_a[0]
data_a[1] => altsyncram_ael2:auto_generated.data_a[1]
data_a[2] => altsyncram_ael2:auto_generated.data_a[2]
data_a[3] => altsyncram_ael2:auto_generated.data_a[3]
data_a[4] => altsyncram_ael2:auto_generated.data_a[4]
data_a[5] => altsyncram_ael2:auto_generated.data_a[5]
data_a[6] => altsyncram_ael2:auto_generated.data_a[6]
data_a[7] => altsyncram_ael2:auto_generated.data_a[7]
data_a[8] => altsyncram_ael2:auto_generated.data_a[8]
data_a[9] => altsyncram_ael2:auto_generated.data_a[9]
data_a[10] => altsyncram_ael2:auto_generated.data_a[10]
data_a[11] => altsyncram_ael2:auto_generated.data_a[11]
data_a[12] => altsyncram_ael2:auto_generated.data_a[12]
data_a[13] => altsyncram_ael2:auto_generated.data_a[13]
data_a[14] => altsyncram_ael2:auto_generated.data_a[14]
data_a[15] => altsyncram_ael2:auto_generated.data_a[15]
data_a[16] => altsyncram_ael2:auto_generated.data_a[16]
data_a[17] => altsyncram_ael2:auto_generated.data_a[17]
data_a[18] => altsyncram_ael2:auto_generated.data_a[18]
data_a[19] => altsyncram_ael2:auto_generated.data_a[19]
data_a[20] => altsyncram_ael2:auto_generated.data_a[20]
data_a[21] => altsyncram_ael2:auto_generated.data_a[21]
data_a[22] => altsyncram_ael2:auto_generated.data_a[22]
data_a[23] => altsyncram_ael2:auto_generated.data_a[23]
data_a[24] => altsyncram_ael2:auto_generated.data_a[24]
data_a[25] => altsyncram_ael2:auto_generated.data_a[25]
data_a[26] => altsyncram_ael2:auto_generated.data_a[26]
data_a[27] => altsyncram_ael2:auto_generated.data_a[27]
data_a[28] => altsyncram_ael2:auto_generated.data_a[28]
data_a[29] => altsyncram_ael2:auto_generated.data_a[29]
data_a[30] => altsyncram_ael2:auto_generated.data_a[30]
data_a[31] => altsyncram_ael2:auto_generated.data_a[31]
data_b[0] => altsyncram_ael2:auto_generated.data_b[0]
data_b[1] => altsyncram_ael2:auto_generated.data_b[1]
data_b[2] => altsyncram_ael2:auto_generated.data_b[2]
data_b[3] => altsyncram_ael2:auto_generated.data_b[3]
data_b[4] => altsyncram_ael2:auto_generated.data_b[4]
data_b[5] => altsyncram_ael2:auto_generated.data_b[5]
data_b[6] => altsyncram_ael2:auto_generated.data_b[6]
data_b[7] => altsyncram_ael2:auto_generated.data_b[7]
data_b[8] => altsyncram_ael2:auto_generated.data_b[8]
data_b[9] => altsyncram_ael2:auto_generated.data_b[9]
data_b[10] => altsyncram_ael2:auto_generated.data_b[10]
data_b[11] => altsyncram_ael2:auto_generated.data_b[11]
data_b[12] => altsyncram_ael2:auto_generated.data_b[12]
data_b[13] => altsyncram_ael2:auto_generated.data_b[13]
data_b[14] => altsyncram_ael2:auto_generated.data_b[14]
data_b[15] => altsyncram_ael2:auto_generated.data_b[15]
data_b[16] => altsyncram_ael2:auto_generated.data_b[16]
data_b[17] => altsyncram_ael2:auto_generated.data_b[17]
data_b[18] => altsyncram_ael2:auto_generated.data_b[18]
data_b[19] => altsyncram_ael2:auto_generated.data_b[19]
data_b[20] => altsyncram_ael2:auto_generated.data_b[20]
data_b[21] => altsyncram_ael2:auto_generated.data_b[21]
data_b[22] => altsyncram_ael2:auto_generated.data_b[22]
data_b[23] => altsyncram_ael2:auto_generated.data_b[23]
data_b[24] => altsyncram_ael2:auto_generated.data_b[24]
data_b[25] => altsyncram_ael2:auto_generated.data_b[25]
data_b[26] => altsyncram_ael2:auto_generated.data_b[26]
data_b[27] => altsyncram_ael2:auto_generated.data_b[27]
data_b[28] => altsyncram_ael2:auto_generated.data_b[28]
data_b[29] => altsyncram_ael2:auto_generated.data_b[29]
data_b[30] => altsyncram_ael2:auto_generated.data_b[30]
data_b[31] => altsyncram_ael2:auto_generated.data_b[31]
address_a[0] => altsyncram_ael2:auto_generated.address_a[0]
address_a[1] => altsyncram_ael2:auto_generated.address_a[1]
address_a[2] => altsyncram_ael2:auto_generated.address_a[2]
address_a[3] => altsyncram_ael2:auto_generated.address_a[3]
address_a[4] => altsyncram_ael2:auto_generated.address_a[4]
address_a[5] => altsyncram_ael2:auto_generated.address_a[5]
address_b[0] => altsyncram_ael2:auto_generated.address_b[0]
address_b[1] => altsyncram_ael2:auto_generated.address_b[1]
address_b[2] => altsyncram_ael2:auto_generated.address_b[2]
address_b[3] => altsyncram_ael2:auto_generated.address_b[3]
address_b[4] => altsyncram_ael2:auto_generated.address_b[4]
address_b[5] => altsyncram_ael2:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ael2:auto_generated.clock0
clock1 => altsyncram_ael2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ael2:auto_generated.q_a[0]
q_a[1] <= altsyncram_ael2:auto_generated.q_a[1]
q_a[2] <= altsyncram_ael2:auto_generated.q_a[2]
q_a[3] <= altsyncram_ael2:auto_generated.q_a[3]
q_a[4] <= altsyncram_ael2:auto_generated.q_a[4]
q_a[5] <= altsyncram_ael2:auto_generated.q_a[5]
q_a[6] <= altsyncram_ael2:auto_generated.q_a[6]
q_a[7] <= altsyncram_ael2:auto_generated.q_a[7]
q_a[8] <= altsyncram_ael2:auto_generated.q_a[8]
q_a[9] <= altsyncram_ael2:auto_generated.q_a[9]
q_a[10] <= altsyncram_ael2:auto_generated.q_a[10]
q_a[11] <= altsyncram_ael2:auto_generated.q_a[11]
q_a[12] <= altsyncram_ael2:auto_generated.q_a[12]
q_a[13] <= altsyncram_ael2:auto_generated.q_a[13]
q_a[14] <= altsyncram_ael2:auto_generated.q_a[14]
q_a[15] <= altsyncram_ael2:auto_generated.q_a[15]
q_a[16] <= altsyncram_ael2:auto_generated.q_a[16]
q_a[17] <= altsyncram_ael2:auto_generated.q_a[17]
q_a[18] <= altsyncram_ael2:auto_generated.q_a[18]
q_a[19] <= altsyncram_ael2:auto_generated.q_a[19]
q_a[20] <= altsyncram_ael2:auto_generated.q_a[20]
q_a[21] <= altsyncram_ael2:auto_generated.q_a[21]
q_a[22] <= altsyncram_ael2:auto_generated.q_a[22]
q_a[23] <= altsyncram_ael2:auto_generated.q_a[23]
q_a[24] <= altsyncram_ael2:auto_generated.q_a[24]
q_a[25] <= altsyncram_ael2:auto_generated.q_a[25]
q_a[26] <= altsyncram_ael2:auto_generated.q_a[26]
q_a[27] <= altsyncram_ael2:auto_generated.q_a[27]
q_a[28] <= altsyncram_ael2:auto_generated.q_a[28]
q_a[29] <= altsyncram_ael2:auto_generated.q_a[29]
q_a[30] <= altsyncram_ael2:auto_generated.q_a[30]
q_a[31] <= altsyncram_ael2:auto_generated.q_a[31]
q_b[0] <= altsyncram_ael2:auto_generated.q_b[0]
q_b[1] <= altsyncram_ael2:auto_generated.q_b[1]
q_b[2] <= altsyncram_ael2:auto_generated.q_b[2]
q_b[3] <= altsyncram_ael2:auto_generated.q_b[3]
q_b[4] <= altsyncram_ael2:auto_generated.q_b[4]
q_b[5] <= altsyncram_ael2:auto_generated.q_b[5]
q_b[6] <= altsyncram_ael2:auto_generated.q_b[6]
q_b[7] <= altsyncram_ael2:auto_generated.q_b[7]
q_b[8] <= altsyncram_ael2:auto_generated.q_b[8]
q_b[9] <= altsyncram_ael2:auto_generated.q_b[9]
q_b[10] <= altsyncram_ael2:auto_generated.q_b[10]
q_b[11] <= altsyncram_ael2:auto_generated.q_b[11]
q_b[12] <= altsyncram_ael2:auto_generated.q_b[12]
q_b[13] <= altsyncram_ael2:auto_generated.q_b[13]
q_b[14] <= altsyncram_ael2:auto_generated.q_b[14]
q_b[15] <= altsyncram_ael2:auto_generated.q_b[15]
q_b[16] <= altsyncram_ael2:auto_generated.q_b[16]
q_b[17] <= altsyncram_ael2:auto_generated.q_b[17]
q_b[18] <= altsyncram_ael2:auto_generated.q_b[18]
q_b[19] <= altsyncram_ael2:auto_generated.q_b[19]
q_b[20] <= altsyncram_ael2:auto_generated.q_b[20]
q_b[21] <= altsyncram_ael2:auto_generated.q_b[21]
q_b[22] <= altsyncram_ael2:auto_generated.q_b[22]
q_b[23] <= altsyncram_ael2:auto_generated.q_b[23]
q_b[24] <= altsyncram_ael2:auto_generated.q_b[24]
q_b[25] <= altsyncram_ael2:auto_generated.q_b[25]
q_b[26] <= altsyncram_ael2:auto_generated.q_b[26]
q_b[27] <= altsyncram_ael2:auto_generated.q_b[27]
q_b[28] <= altsyncram_ael2:auto_generated.q_b[28]
q_b[29] <= altsyncram_ael2:auto_generated.q_b[29]
q_b[30] <= altsyncram_ael2:auto_generated.q_b[30]
q_b[31] <= altsyncram_ael2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|VGADEMO|datamem:inst1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|VGADEMO|datamem:inst1|altsyncram:altsyncram_component
wren_a => altsyncram_h3k2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_h3k2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h3k2:auto_generated.data_a[0]
data_a[1] => altsyncram_h3k2:auto_generated.data_a[1]
data_a[2] => altsyncram_h3k2:auto_generated.data_a[2]
data_a[3] => altsyncram_h3k2:auto_generated.data_a[3]
data_a[4] => altsyncram_h3k2:auto_generated.data_a[4]
data_a[5] => altsyncram_h3k2:auto_generated.data_a[5]
data_a[6] => altsyncram_h3k2:auto_generated.data_a[6]
data_a[7] => altsyncram_h3k2:auto_generated.data_a[7]
data_a[8] => altsyncram_h3k2:auto_generated.data_a[8]
data_a[9] => altsyncram_h3k2:auto_generated.data_a[9]
data_a[10] => altsyncram_h3k2:auto_generated.data_a[10]
data_a[11] => altsyncram_h3k2:auto_generated.data_a[11]
data_a[12] => altsyncram_h3k2:auto_generated.data_a[12]
data_a[13] => altsyncram_h3k2:auto_generated.data_a[13]
data_a[14] => altsyncram_h3k2:auto_generated.data_a[14]
data_a[15] => altsyncram_h3k2:auto_generated.data_a[15]
data_a[16] => altsyncram_h3k2:auto_generated.data_a[16]
data_a[17] => altsyncram_h3k2:auto_generated.data_a[17]
data_a[18] => altsyncram_h3k2:auto_generated.data_a[18]
data_a[19] => altsyncram_h3k2:auto_generated.data_a[19]
data_a[20] => altsyncram_h3k2:auto_generated.data_a[20]
data_a[21] => altsyncram_h3k2:auto_generated.data_a[21]
data_a[22] => altsyncram_h3k2:auto_generated.data_a[22]
data_a[23] => altsyncram_h3k2:auto_generated.data_a[23]
data_a[24] => altsyncram_h3k2:auto_generated.data_a[24]
data_a[25] => altsyncram_h3k2:auto_generated.data_a[25]
data_a[26] => altsyncram_h3k2:auto_generated.data_a[26]
data_a[27] => altsyncram_h3k2:auto_generated.data_a[27]
data_a[28] => altsyncram_h3k2:auto_generated.data_a[28]
data_a[29] => altsyncram_h3k2:auto_generated.data_a[29]
data_a[30] => altsyncram_h3k2:auto_generated.data_a[30]
data_a[31] => altsyncram_h3k2:auto_generated.data_a[31]
data_b[0] => altsyncram_h3k2:auto_generated.data_b[0]
data_b[1] => altsyncram_h3k2:auto_generated.data_b[1]
data_b[2] => altsyncram_h3k2:auto_generated.data_b[2]
data_b[3] => altsyncram_h3k2:auto_generated.data_b[3]
data_b[4] => altsyncram_h3k2:auto_generated.data_b[4]
data_b[5] => altsyncram_h3k2:auto_generated.data_b[5]
data_b[6] => altsyncram_h3k2:auto_generated.data_b[6]
data_b[7] => altsyncram_h3k2:auto_generated.data_b[7]
data_b[8] => altsyncram_h3k2:auto_generated.data_b[8]
data_b[9] => altsyncram_h3k2:auto_generated.data_b[9]
data_b[10] => altsyncram_h3k2:auto_generated.data_b[10]
data_b[11] => altsyncram_h3k2:auto_generated.data_b[11]
data_b[12] => altsyncram_h3k2:auto_generated.data_b[12]
data_b[13] => altsyncram_h3k2:auto_generated.data_b[13]
data_b[14] => altsyncram_h3k2:auto_generated.data_b[14]
data_b[15] => altsyncram_h3k2:auto_generated.data_b[15]
data_b[16] => altsyncram_h3k2:auto_generated.data_b[16]
data_b[17] => altsyncram_h3k2:auto_generated.data_b[17]
data_b[18] => altsyncram_h3k2:auto_generated.data_b[18]
data_b[19] => altsyncram_h3k2:auto_generated.data_b[19]
data_b[20] => altsyncram_h3k2:auto_generated.data_b[20]
data_b[21] => altsyncram_h3k2:auto_generated.data_b[21]
data_b[22] => altsyncram_h3k2:auto_generated.data_b[22]
data_b[23] => altsyncram_h3k2:auto_generated.data_b[23]
data_b[24] => altsyncram_h3k2:auto_generated.data_b[24]
data_b[25] => altsyncram_h3k2:auto_generated.data_b[25]
data_b[26] => altsyncram_h3k2:auto_generated.data_b[26]
data_b[27] => altsyncram_h3k2:auto_generated.data_b[27]
data_b[28] => altsyncram_h3k2:auto_generated.data_b[28]
data_b[29] => altsyncram_h3k2:auto_generated.data_b[29]
data_b[30] => altsyncram_h3k2:auto_generated.data_b[30]
data_b[31] => altsyncram_h3k2:auto_generated.data_b[31]
address_a[0] => altsyncram_h3k2:auto_generated.address_a[0]
address_a[1] => altsyncram_h3k2:auto_generated.address_a[1]
address_a[2] => altsyncram_h3k2:auto_generated.address_a[2]
address_a[3] => altsyncram_h3k2:auto_generated.address_a[3]
address_a[4] => altsyncram_h3k2:auto_generated.address_a[4]
address_a[5] => altsyncram_h3k2:auto_generated.address_a[5]
address_b[0] => altsyncram_h3k2:auto_generated.address_b[0]
address_b[1] => altsyncram_h3k2:auto_generated.address_b[1]
address_b[2] => altsyncram_h3k2:auto_generated.address_b[2]
address_b[3] => altsyncram_h3k2:auto_generated.address_b[3]
address_b[4] => altsyncram_h3k2:auto_generated.address_b[4]
address_b[5] => altsyncram_h3k2:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h3k2:auto_generated.clock0
clock1 => altsyncram_h3k2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h3k2:auto_generated.q_a[0]
q_a[1] <= altsyncram_h3k2:auto_generated.q_a[1]
q_a[2] <= altsyncram_h3k2:auto_generated.q_a[2]
q_a[3] <= altsyncram_h3k2:auto_generated.q_a[3]
q_a[4] <= altsyncram_h3k2:auto_generated.q_a[4]
q_a[5] <= altsyncram_h3k2:auto_generated.q_a[5]
q_a[6] <= altsyncram_h3k2:auto_generated.q_a[6]
q_a[7] <= altsyncram_h3k2:auto_generated.q_a[7]
q_a[8] <= altsyncram_h3k2:auto_generated.q_a[8]
q_a[9] <= altsyncram_h3k2:auto_generated.q_a[9]
q_a[10] <= altsyncram_h3k2:auto_generated.q_a[10]
q_a[11] <= altsyncram_h3k2:auto_generated.q_a[11]
q_a[12] <= altsyncram_h3k2:auto_generated.q_a[12]
q_a[13] <= altsyncram_h3k2:auto_generated.q_a[13]
q_a[14] <= altsyncram_h3k2:auto_generated.q_a[14]
q_a[15] <= altsyncram_h3k2:auto_generated.q_a[15]
q_a[16] <= altsyncram_h3k2:auto_generated.q_a[16]
q_a[17] <= altsyncram_h3k2:auto_generated.q_a[17]
q_a[18] <= altsyncram_h3k2:auto_generated.q_a[18]
q_a[19] <= altsyncram_h3k2:auto_generated.q_a[19]
q_a[20] <= altsyncram_h3k2:auto_generated.q_a[20]
q_a[21] <= altsyncram_h3k2:auto_generated.q_a[21]
q_a[22] <= altsyncram_h3k2:auto_generated.q_a[22]
q_a[23] <= altsyncram_h3k2:auto_generated.q_a[23]
q_a[24] <= altsyncram_h3k2:auto_generated.q_a[24]
q_a[25] <= altsyncram_h3k2:auto_generated.q_a[25]
q_a[26] <= altsyncram_h3k2:auto_generated.q_a[26]
q_a[27] <= altsyncram_h3k2:auto_generated.q_a[27]
q_a[28] <= altsyncram_h3k2:auto_generated.q_a[28]
q_a[29] <= altsyncram_h3k2:auto_generated.q_a[29]
q_a[30] <= altsyncram_h3k2:auto_generated.q_a[30]
q_a[31] <= altsyncram_h3k2:auto_generated.q_a[31]
q_b[0] <= altsyncram_h3k2:auto_generated.q_b[0]
q_b[1] <= altsyncram_h3k2:auto_generated.q_b[1]
q_b[2] <= altsyncram_h3k2:auto_generated.q_b[2]
q_b[3] <= altsyncram_h3k2:auto_generated.q_b[3]
q_b[4] <= altsyncram_h3k2:auto_generated.q_b[4]
q_b[5] <= altsyncram_h3k2:auto_generated.q_b[5]
q_b[6] <= altsyncram_h3k2:auto_generated.q_b[6]
q_b[7] <= altsyncram_h3k2:auto_generated.q_b[7]
q_b[8] <= altsyncram_h3k2:auto_generated.q_b[8]
q_b[9] <= altsyncram_h3k2:auto_generated.q_b[9]
q_b[10] <= altsyncram_h3k2:auto_generated.q_b[10]
q_b[11] <= altsyncram_h3k2:auto_generated.q_b[11]
q_b[12] <= altsyncram_h3k2:auto_generated.q_b[12]
q_b[13] <= altsyncram_h3k2:auto_generated.q_b[13]
q_b[14] <= altsyncram_h3k2:auto_generated.q_b[14]
q_b[15] <= altsyncram_h3k2:auto_generated.q_b[15]
q_b[16] <= altsyncram_h3k2:auto_generated.q_b[16]
q_b[17] <= altsyncram_h3k2:auto_generated.q_b[17]
q_b[18] <= altsyncram_h3k2:auto_generated.q_b[18]
q_b[19] <= altsyncram_h3k2:auto_generated.q_b[19]
q_b[20] <= altsyncram_h3k2:auto_generated.q_b[20]
q_b[21] <= altsyncram_h3k2:auto_generated.q_b[21]
q_b[22] <= altsyncram_h3k2:auto_generated.q_b[22]
q_b[23] <= altsyncram_h3k2:auto_generated.q_b[23]
q_b[24] <= altsyncram_h3k2:auto_generated.q_b[24]
q_b[25] <= altsyncram_h3k2:auto_generated.q_b[25]
q_b[26] <= altsyncram_h3k2:auto_generated.q_b[26]
q_b[27] <= altsyncram_h3k2:auto_generated.q_b[27]
q_b[28] <= altsyncram_h3k2:auto_generated.q_b[28]
q_b[29] <= altsyncram_h3k2:auto_generated.q_b[29]
q_b[30] <= altsyncram_h3k2:auto_generated.q_b[30]
q_b[31] <= altsyncram_h3k2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


