#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Oct 31 14:39:06 2022
# Process ID: 21120
# Current directory: C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13764 C:\Studier\IST\DDS\GIT\DDS1-Lisboa\lab_3_gr_13\L3\L3.xpr
# Log file: C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/vivado.log
# Journal file: C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3\vivado.jou
# Running On: DESKTOP-SAB7C30, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16951 MB
#-----------------------------------------------------------
start_gui
open_project C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.xpr
update_compile_order -fileset sources_1
import_files -norecurse {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/Handed_out_files/hex2disp.vhd C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/Handed_out_files/disp7.vhd C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/Handed_out_files/fpga_basicIO.vhd C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/Handed_out_files/clkdiv.vhd}
update_compile_order -fileset sources_1
launch_simulation
set_property is_enabled false [get_files  C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/imports/Handed_out_files/fpga_basicIO.vhd]
set_property is_enabled true [get_files  C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/imports/Handed_out_files/fpga_basicIO.vhd]
update_compile_order -fileset sources_1
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
source circuit_tb.tcl
close_sim
launch_simulation
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
set_property xsim.view {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/linecalc_tb_behav.wcfg C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg} [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
launch_simulation
set_property is_enabled false [get_files  C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg]
launch_simulation
launch_simulation
source circuit_tb.tcl
set_property is_enabled true [get_files  C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg]
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
restart
run all
run 10 us
run 10 ms
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
archive_project C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3_gr13.xpr.zip -temp_dir C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/.Xil/Vivado-21120-DESKTOP-SAB7C30 -force -exclude_run_results
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation -mode post-synthesis -type timing
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
close_sim
