

================================================================
== Vitis HLS Report for 'gemmBufferC_float_2u_2u_10u_s'
================================================================
* Date:           Wed Jun 14 16:04:46 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.121 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       28|       28|  93.324 ns|  93.324 ns|   28|   28|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                  |                                                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                     |                                 Module                                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_fu_30  |gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2  |       12|       12|  39.996 ns|  39.996 ns|   12|   12|       no|
        |grp_gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_131_8_fu_40                   |gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_131_8                   |       12|       12|  39.996 ns|  39.996 ns|   12|   12|       no|
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       19|      200|    -|
|Memory               |        0|     -|       64|       66|    0|
|Multiplexer          |        -|     -|        -|      132|    -|
|Register             |        -|     -|        8|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       91|      400|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+----+-----+-----+
    |                                     Instance                                     |                                 Module                                 | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+----+-----+-----+
    |grp_gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_fu_30  |gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2  |        0|   0|  12|  130|    0|
    |grp_gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_131_8_fu_40                   |gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_131_8                   |        0|   0|   7|   70|    0|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                             |                                                                        |        0|   0|  19|  200|    0|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+-------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |                         Module                        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |l_bufferC_U    |gemmBufferC_float_2u_2u_10u_s_l_bufferC_RAM_AUTO_1R1W  |        0|  32|  33|    0|     5|   32|     1|          160|
    |l_bufferC_1_U  |gemmBufferC_float_2u_2u_10u_s_l_bufferC_RAM_AUTO_1R1W  |        0|  32|  33|    0|     5|   32|     1|          160|
    +---------------+-------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                                       |        0|  64|  66|    0|    10|   64|     2|          320|
    +---------------+-------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  31|          6|    1|          6|
    |ap_done               |   9|          2|    1|          2|
    |l_bufferC_1_address0  |  14|          3|    3|          9|
    |l_bufferC_1_ce0       |  14|          3|    1|          3|
    |l_bufferC_1_we0       |   9|          2|    1|          2|
    |l_bufferC_address0    |  14|          3|    3|          9|
    |l_bufferC_ce0         |  14|          3|    1|          3|
    |l_bufferC_we0         |   9|          2|    1|          2|
    |l_mat4_write          |   9|          2|    1|          2|
    |l_sum3_read           |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 132|         28|   14|         40|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                              Name                                             | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                      |  5|   0|    5|          0|
    |ap_done_reg                                                                                    |  1|   0|    1|          0|
    |grp_gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_fu_30_ap_start_reg  |  1|   0|    1|          0|
    |grp_gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_131_8_fu_40_ap_start_reg                   |  1|   0|    1|          0|
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                          |  8|   0|    8|          0|
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  gemmBufferC<float, 2u, 2u, 10u>|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  gemmBufferC<float, 2u, 2u, 10u>|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  gemmBufferC<float, 2u, 2u, 10u>|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  gemmBufferC<float, 2u, 2u, 10u>|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  gemmBufferC<float, 2u, 2u, 10u>|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  gemmBufferC<float, 2u, 2u, 10u>|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  gemmBufferC<float, 2u, 2u, 10u>|  return value|
|l_sum3_dout            |   in|   64|     ap_fifo|                           l_sum3|       pointer|
|l_sum3_num_data_valid  |   in|    2|     ap_fifo|                           l_sum3|       pointer|
|l_sum3_fifo_cap        |   in|    2|     ap_fifo|                           l_sum3|       pointer|
|l_sum3_empty_n         |   in|    1|     ap_fifo|                           l_sum3|       pointer|
|l_sum3_read            |  out|    1|     ap_fifo|                           l_sum3|       pointer|
|l_mat4_din             |  out|   64|     ap_fifo|                           l_mat4|       pointer|
|l_mat4_num_data_valid  |   in|    2|     ap_fifo|                           l_mat4|       pointer|
|l_mat4_fifo_cap        |   in|    2|     ap_fifo|                           l_mat4|       pointer|
|l_mat4_full_n          |   in|    1|     ap_fifo|                           l_mat4|       pointer|
|l_mat4_write           |  out|    1|     ap_fifo|                           l_mat4|       pointer|
+-----------------------+-----+-----+------------+---------------------------------+--------------+

