Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 7673fcf6d76b4e3ab9a551fc50e85fa8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CONTROLLOR_VHDL_behav xil_defaultlib.CONTROLLOR_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd, line 130. Unresolved signal "next_accept" is multiply driven.
