# PhysicalDesign

using Fiduccia-Mattheyses algorithm to implement partition of cell chips, using B* tree to implement fixed-outline chip floorplanning
