# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Thu Jan 15 13:18:35 2026


##### DESIGN INFO #######################################################

Top View:                "Top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                            Requested     Requested     Clock                            Clock                     Clock
Clock                            Frequency     Period        Type                             Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------
System                           1.0 MHz       1000.000      system                           system_clkgroup           0    
Top|clk_12mhz                    17.2 MHz      58.245        inferred                         Autoconstr_clkgroup_0     0    
Top|sys_clkout_derived_clock     214.6 MHz     4.660         derived (from Top|clk_12mhz)     Autoconstr_clkgroup_0     28   
=============================================================================================================================
