5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd define4.vcd -o define4.cdd -I ./include -v define4.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" define4.v 10 27 1
2 1 13 100010 1 0 1008 0 0 32 96 1 0 0 0 0 0 0 0
2 2 13 c000c 2 1 c 0 0 b
2 3 13 c0010 3 8 128c 1 2 1 34 10102
2 4 13 80008 0 1 400 0 0 a
2 5 13 80010 3 36 e 3 4
1 b 12 30008 1 0 0 0 1 33 102
1 a 13 30008 1 0 0 0 1 33 102
4 5 f 5 5
3 1 main.$u0 "main.$u0" define4.v 0 25 1
