{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 22:29:11 2019 " "Info: Processing started: Fri Oct 18 22:29:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 4 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register remainder\[11\] register hiDiv\[0\]~reg0 120.96 MHz 8.267 ns Internal " "Info: Clock \"clk\" has Internal fmax of 120.96 MHz between source register \"remainder\[11\]\" and destination register \"hiDiv\[0\]~reg0\" (period= 8.267 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.091 ns + Longest register register " "Info: + Longest register to register delay is 8.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns remainder\[11\] 1 REG LCFF_X23_Y15_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N17; Fanout = 5; REG Node = 'remainder\[11\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { remainder[11] } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.053 ns) 0.319 ns remainder~12 2 COMB LCCOMB_X23_Y15_N0 5 " "Info: 2: + IC(0.266 ns) + CELL(0.053 ns) = 0.319 ns; Loc. = LCCOMB_X23_Y15_N0; Fanout = 5; COMB Node = 'remainder~12'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.319 ns" { remainder[11] remainder~12 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.272 ns) 2.047 ns LessThan0~14DUPLICATE 3 COMB LCCOMB_X22_Y13_N30 2 " "Info: 3: + IC(1.456 ns) + CELL(0.272 ns) = 2.047 ns; Loc. = LCCOMB_X22_Y13_N30; Fanout = 2; COMB Node = 'LessThan0~14DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.728 ns" { remainder~12 LessThan0~14DUPLICATE } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 2.313 ns LessThan0~19 4 COMB LCCOMB_X22_Y13_N10 1 " "Info: 4: + IC(0.213 ns) + CELL(0.053 ns) = 2.313 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 1; COMB Node = 'LessThan0~19'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { LessThan0~14DUPLICATE LessThan0~19 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.053 ns) 2.570 ns LessThan0~20 5 COMB LCCOMB_X22_Y13_N12 1 " "Info: 5: + IC(0.204 ns) + CELL(0.053 ns) = 2.570 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 1; COMB Node = 'LessThan0~20'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.257 ns" { LessThan0~19 LessThan0~20 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.154 ns) 3.334 ns LessThan0~27 6 COMB LCCOMB_X23_Y12_N20 5 " "Info: 6: + IC(0.610 ns) + CELL(0.154 ns) = 3.334 ns; Loc. = LCCOMB_X23_Y12_N20; Fanout = 5; COMB Node = 'LessThan0~27'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.764 ns" { LessThan0~20 LessThan0~27 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.053 ns) 3.714 ns LessThan0~45 7 COMB LCCOMB_X22_Y12_N12 23 " "Info: 7: + IC(0.327 ns) + CELL(0.053 ns) = 3.714 ns; Loc. = LCCOMB_X22_Y12_N12; Fanout = 23; COMB Node = 'LessThan0~45'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.380 ns" { LessThan0~27 LessThan0~45 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.225 ns) 4.629 ns remainder~35 8 COMB LCCOMB_X23_Y15_N16 3 " "Info: 8: + IC(0.690 ns) + CELL(0.225 ns) = 4.629 ns; Loc. = LCCOMB_X23_Y15_N16; Fanout = 3; COMB Node = 'remainder~35'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.915 ns" { LessThan0~45 remainder~35 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.272 ns) 6.325 ns Equal2~1 9 COMB LCCOMB_X25_Y12_N6 2 " "Info: 9: + IC(1.424 ns) + CELL(0.272 ns) = 6.325 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 2; COMB Node = 'Equal2~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.696 ns" { remainder~35 Equal2~1 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.378 ns) 6.965 ns always0~0 10 COMB LCCOMB_X25_Y12_N8 9 " "Info: 10: + IC(0.262 ns) + CELL(0.378 ns) = 6.965 ns; Loc. = LCCOMB_X25_Y12_N8; Fanout = 9; COMB Node = 'always0~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.640 ns" { Equal2~1 always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.503 ns) 8.091 ns hiDiv\[0\]~reg0 11 REG LCFF_X26_Y14_N17 1 " "Info: 11: + IC(0.623 ns) + CELL(0.503 ns) = 8.091 ns; Loc. = LCFF_X26_Y14_N17; Fanout = 1; REG Node = 'hiDiv\[0\]~reg0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.126 ns" { always0~0 hiDiv[0]~reg0 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.016 ns ( 24.92 % ) " "Info: Total cell delay = 2.016 ns ( 24.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.075 ns ( 75.08 % ) " "Info: Total interconnect delay = 6.075 ns ( 75.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.091 ns" { remainder[11] remainder~12 LessThan0~14DUPLICATE LessThan0~19 LessThan0~20 LessThan0~27 LessThan0~45 remainder~35 Equal2~1 always0~0 hiDiv[0]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.091 ns" { remainder[11] {} remainder~12 {} LessThan0~14DUPLICATE {} LessThan0~19 {} LessThan0~20 {} LessThan0~27 {} LessThan0~45 {} remainder~35 {} Equal2~1 {} always0~0 {} hiDiv[0]~reg0 {} } { 0.000ns 0.266ns 1.456ns 0.213ns 0.204ns 0.610ns 0.327ns 0.690ns 1.424ns 0.262ns 0.623ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.053ns 0.154ns 0.053ns 0.225ns 0.272ns 0.378ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.488 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 232 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 232; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns hiDiv\[0\]~reg0 3 REG LCFF_X26_Y14_N17 1 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X26_Y14_N17; Fanout = 1; REG Node = 'hiDiv\[0\]~reg0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.291 ns" { clk~clkctrl hiDiv[0]~reg0 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl hiDiv[0]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} hiDiv[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.480 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 232 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 232; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns remainder\[11\] 3 REG LCFF_X23_Y15_N17 5 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X23_Y15_N17; Fanout = 5; REG Node = 'remainder\[11\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.283 ns" { clk~clkctrl remainder[11] } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl remainder[11] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} remainder[11] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl hiDiv[0]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} hiDiv[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl remainder[11] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} remainder[11] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 30 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.091 ns" { remainder[11] remainder~12 LessThan0~14DUPLICATE LessThan0~19 LessThan0~20 LessThan0~27 LessThan0~45 remainder~35 Equal2~1 always0~0 hiDiv[0]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.091 ns" { remainder[11] {} remainder~12 {} LessThan0~14DUPLICATE {} LessThan0~19 {} LessThan0~20 {} LessThan0~27 {} LessThan0~45 {} remainder~35 {} Equal2~1 {} always0~0 {} hiDiv[0]~reg0 {} } { 0.000ns 0.266ns 1.456ns 0.213ns 0.204ns 0.610ns 0.327ns 0.690ns 1.424ns 0.262ns 0.623ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.053ns 0.154ns 0.053ns 0.225ns 0.272ns 0.378ns 0.503ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl hiDiv[0]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} hiDiv[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl remainder[11] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} remainder[11] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "hiDiv\[0\]~reg0 b\[27\] clk 14.700 ns register " "Info: tsu for register \"hiDiv\[0\]~reg0\" (data pin = \"b\[27\]\", clock pin = \"clk\") is 14.700 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.098 ns + Longest pin register " "Info: + Longest pin to register delay is 17.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns b\[27\] 1 PIN PIN_L16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L16; Fanout = 4; PIN Node = 'b\[27\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[27] } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.402 ns) + CELL(0.378 ns) 6.560 ns Equal0~1 2 COMB LCCOMB_X22_Y11_N20 1 " "Info: 2: + IC(5.402 ns) + CELL(0.378 ns) = 6.560 ns; Loc. = LCCOMB_X22_Y11_N20; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.780 ns" { b[27] Equal0~1 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.378 ns) 7.953 ns Equal0~6 3 COMB LCCOMB_X27_Y12_N4 12 " "Info: 3: + IC(1.015 ns) + CELL(0.378 ns) = 7.953 ns; Loc. = LCCOMB_X27_Y12_N4; Fanout = 12; COMB Node = 'Equal0~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.393 ns" { Equal0~1 Equal0~6 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.366 ns) 9.618 ns counter~0 4 COMB LCCOMB_X18_Y14_N24 22 " "Info: 4: + IC(1.299 ns) + CELL(0.366 ns) = 9.618 ns; Loc. = LCCOMB_X18_Y14_N24; Fanout = 22; COMB Node = 'counter~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.665 ns" { Equal0~6 counter~0 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.357 ns) 10.263 ns Mux0~16 5 COMB LCCOMB_X18_Y14_N16 1 " "Info: 5: + IC(0.288 ns) + CELL(0.357 ns) = 10.263 ns; Loc. = LCCOMB_X18_Y14_N16; Fanout = 1; COMB Node = 'Mux0~16'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.645 ns" { counter~0 Mux0~16 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 10.521 ns Mux0~20 6 COMB LCCOMB_X18_Y14_N20 2 " "Info: 6: + IC(0.205 ns) + CELL(0.053 ns) = 10.521 ns; Loc. = LCCOMB_X18_Y14_N20; Fanout = 2; COMB Node = 'Mux0~20'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.258 ns" { Mux0~16 Mux0~20 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.154 ns) 11.421 ns Mux0~32 7 COMB LCCOMB_X23_Y14_N12 3 " "Info: 7: + IC(0.746 ns) + CELL(0.154 ns) = 11.421 ns; Loc. = LCCOMB_X23_Y14_N12; Fanout = 3; COMB Node = 'Mux0~32'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.900 ns" { Mux0~20 Mux0~32 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.272 ns) 12.341 ns LessThan0~27 8 COMB LCCOMB_X23_Y12_N20 5 " "Info: 8: + IC(0.648 ns) + CELL(0.272 ns) = 12.341 ns; Loc. = LCCOMB_X23_Y12_N20; Fanout = 5; COMB Node = 'LessThan0~27'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.920 ns" { Mux0~32 LessThan0~27 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.053 ns) 12.721 ns LessThan0~45 9 COMB LCCOMB_X22_Y12_N12 23 " "Info: 9: + IC(0.327 ns) + CELL(0.053 ns) = 12.721 ns; Loc. = LCCOMB_X22_Y12_N12; Fanout = 23; COMB Node = 'LessThan0~45'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.380 ns" { LessThan0~27 LessThan0~45 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.225 ns) 13.636 ns remainder~35 10 COMB LCCOMB_X23_Y15_N16 3 " "Info: 10: + IC(0.690 ns) + CELL(0.225 ns) = 13.636 ns; Loc. = LCCOMB_X23_Y15_N16; Fanout = 3; COMB Node = 'remainder~35'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.915 ns" { LessThan0~45 remainder~35 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.272 ns) 15.332 ns Equal2~1 11 COMB LCCOMB_X25_Y12_N6 2 " "Info: 11: + IC(1.424 ns) + CELL(0.272 ns) = 15.332 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 2; COMB Node = 'Equal2~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.696 ns" { remainder~35 Equal2~1 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.378 ns) 15.972 ns always0~0 12 COMB LCCOMB_X25_Y12_N8 9 " "Info: 12: + IC(0.262 ns) + CELL(0.378 ns) = 15.972 ns; Loc. = LCCOMB_X25_Y12_N8; Fanout = 9; COMB Node = 'always0~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.640 ns" { Equal2~1 always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.503 ns) 17.098 ns hiDiv\[0\]~reg0 13 REG LCFF_X26_Y14_N17 1 " "Info: 13: + IC(0.623 ns) + CELL(0.503 ns) = 17.098 ns; Loc. = LCFF_X26_Y14_N17; Fanout = 1; REG Node = 'hiDiv\[0\]~reg0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.126 ns" { always0~0 hiDiv[0]~reg0 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.169 ns ( 24.38 % ) " "Info: Total cell delay = 4.169 ns ( 24.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.929 ns ( 75.62 % ) " "Info: Total interconnect delay = 12.929 ns ( 75.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "17.098 ns" { b[27] Equal0~1 Equal0~6 counter~0 Mux0~16 Mux0~20 Mux0~32 LessThan0~27 LessThan0~45 remainder~35 Equal2~1 always0~0 hiDiv[0]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "17.098 ns" { b[27] {} b[27]~combout {} Equal0~1 {} Equal0~6 {} counter~0 {} Mux0~16 {} Mux0~20 {} Mux0~32 {} LessThan0~27 {} LessThan0~45 {} remainder~35 {} Equal2~1 {} always0~0 {} hiDiv[0]~reg0 {} } { 0.000ns 0.000ns 5.402ns 1.015ns 1.299ns 0.288ns 0.205ns 0.746ns 0.648ns 0.327ns 0.690ns 1.424ns 0.262ns 0.623ns } { 0.000ns 0.780ns 0.378ns 0.378ns 0.366ns 0.357ns 0.053ns 0.154ns 0.272ns 0.053ns 0.225ns 0.272ns 0.378ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 30 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.488 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 232 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 232; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns hiDiv\[0\]~reg0 3 REG LCFF_X26_Y14_N17 1 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X26_Y14_N17; Fanout = 1; REG Node = 'hiDiv\[0\]~reg0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.291 ns" { clk~clkctrl hiDiv[0]~reg0 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl hiDiv[0]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} hiDiv[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "17.098 ns" { b[27] Equal0~1 Equal0~6 counter~0 Mux0~16 Mux0~20 Mux0~32 LessThan0~27 LessThan0~45 remainder~35 Equal2~1 always0~0 hiDiv[0]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "17.098 ns" { b[27] {} b[27]~combout {} Equal0~1 {} Equal0~6 {} counter~0 {} Mux0~16 {} Mux0~20 {} Mux0~32 {} LessThan0~27 {} LessThan0~45 {} remainder~35 {} Equal2~1 {} always0~0 {} hiDiv[0]~reg0 {} } { 0.000ns 0.000ns 5.402ns 1.015ns 1.299ns 0.288ns 0.205ns 0.746ns 0.648ns 0.327ns 0.690ns 1.424ns 0.262ns 0.623ns } { 0.000ns 0.780ns 0.378ns 0.378ns 0.366ns 0.357ns 0.053ns 0.154ns 0.272ns 0.053ns 0.225ns 0.272ns 0.378ns 0.503ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl hiDiv[0]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} hiDiv[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk hiDiv\[1\] hiDiv\[1\]~reg0 7.123 ns register " "Info: tco from clock \"clk\" to destination pin \"hiDiv\[1\]\" through register \"hiDiv\[1\]~reg0\" is 7.123 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.488 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 232 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 232; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns hiDiv\[1\]~reg0 3 REG LCFF_X26_Y14_N19 1 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X26_Y14_N19; Fanout = 1; REG Node = 'hiDiv\[1\]~reg0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.291 ns" { clk~clkctrl hiDiv[1]~reg0 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl hiDiv[1]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} hiDiv[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 30 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.541 ns + Longest register pin " "Info: + Longest register to pin delay is 4.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hiDiv\[1\]~reg0 1 REG LCFF_X26_Y14_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y14_N19; Fanout = 1; REG Node = 'hiDiv\[1\]~reg0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hiDiv[1]~reg0 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.427 ns) + CELL(2.114 ns) 4.541 ns hiDiv\[1\] 2 PIN PIN_J16 0 " "Info: 2: + IC(2.427 ns) + CELL(2.114 ns) = 4.541 ns; Loc. = PIN_J16; Fanout = 0; PIN Node = 'hiDiv\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.541 ns" { hiDiv[1]~reg0 hiDiv[1] } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.114 ns ( 46.55 % ) " "Info: Total cell delay = 2.114 ns ( 46.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.427 ns ( 53.45 % ) " "Info: Total interconnect delay = 2.427 ns ( 53.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.541 ns" { hiDiv[1]~reg0 hiDiv[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.541 ns" { hiDiv[1]~reg0 {} hiDiv[1] {} } { 0.000ns 2.427ns } { 0.000ns 2.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl hiDiv[1]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} hiDiv[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.541 ns" { hiDiv[1]~reg0 hiDiv[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.541 ns" { hiDiv[1]~reg0 {} hiDiv[1] {} } { 0.000ns 2.427ns } { 0.000ns 2.114ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "divisor\[8\]~DUPLICATE b\[8\] clk -0.134 ns register " "Info: th for register \"divisor\[8\]~DUPLICATE\" (data pin = \"b\[8\]\", clock pin = \"clk\") is -0.134 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.478 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 232 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 232; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns divisor\[8\]~DUPLICATE 3 REG LCFF_X22_Y15_N3 1 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X22_Y15_N3; Fanout = 1; REG Node = 'divisor\[8\]~DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.281 ns" { clk~clkctrl divisor[8]~DUPLICATE } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl divisor[8]~DUPLICATE } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} divisor[8]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.761 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns b\[8\] 1 PIN PIN_M2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 5; PIN Node = 'b\[8\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[8] } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.357 ns) 2.606 ns divisor~10DUPLICATE 2 COMB LCCOMB_X22_Y15_N2 3 " "Info: 2: + IC(1.385 ns) + CELL(0.357 ns) = 2.606 ns; Loc. = LCCOMB_X22_Y15_N2; Fanout = 3; COMB Node = 'divisor~10DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.742 ns" { b[8] divisor~10DUPLICATE } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.761 ns divisor\[8\]~DUPLICATE 3 REG LCFF_X22_Y15_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 2.761 ns; Loc. = LCFF_X22_Y15_N3; Fanout = 1; REG Node = 'divisor\[8\]~DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { divisor~10DUPLICATE divisor[8]~DUPLICATE } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/div.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.376 ns ( 49.84 % ) " "Info: Total cell delay = 1.376 ns ( 49.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.385 ns ( 50.16 % ) " "Info: Total interconnect delay = 1.385 ns ( 50.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.761 ns" { b[8] divisor~10DUPLICATE divisor[8]~DUPLICATE } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.761 ns" { b[8] {} b[8]~combout {} divisor~10DUPLICATE {} divisor[8]~DUPLICATE {} } { 0.000ns 0.000ns 1.385ns 0.000ns } { 0.000ns 0.864ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl divisor[8]~DUPLICATE } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} divisor[8]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.761 ns" { b[8] divisor~10DUPLICATE divisor[8]~DUPLICATE } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.761 ns" { b[8] {} b[8]~combout {} divisor~10DUPLICATE {} divisor[8]~DUPLICATE {} } { 0.000ns 0.000ns 1.385ns 0.000ns } { 0.000ns 0.864ns 0.357ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4378 " "Info: Peak virtual memory: 4378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 22:29:11 2019 " "Info: Processing ended: Fri Oct 18 22:29:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
