Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Nov 21 21:28:34 2019
| Host         : sergaljerk-Standard-PC-i440FX-PIIX-1996 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file CHAR_ROM_DISPLAY_wrapper_timing_summary_routed.rpt -pb CHAR_ROM_DISPLAY_wrapper_timing_summary_routed.pb -rpx CHAR_ROM_DISPLAY_wrapper_timing_summary_routed.rpx
| Design       : CHAR_ROM_DISPLAY_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.016        0.000                      0                 8482        0.034        0.000                      0                 8458        0.538        0.000                       0                  3682  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                      ------------         ----------      --------------
CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0    {0.000 6.734}        13.468          74.250          
  clk_out2_CHAR_ROM_DISPLAY_clk_wiz_0_0    {0.000 1.347}        2.694           371.250         
  clkfbout_CHAR_ROM_DISPLAY_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
clk_fpga_0                                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0          6.519        0.000                      0                  477        0.114        0.000                      0                  477        5.754        0.000                       0                   326  
  clk_out2_CHAR_ROM_DISPLAY_clk_wiz_0_0                                                                                                                                                      0.538        0.000                       0                    10  
  clkfbout_CHAR_ROM_DISPLAY_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
clk_fpga_0                                       2.301        0.000                      0                 7981        0.034        0.000                      0                 7981        2.500        0.000                       0                  3342  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0        0.016        0.000                      0                   24                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
  To Clock:  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  To Clock:  clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[4]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@13.468ns - clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 2.790ns (43.768%)  route 3.585ns (56.232%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 14.960 - 13.468 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.680     1.680    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         1.716     1.719    CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X1Y9          RAMB36E1                                     r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.173 r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/DOADO[9]
                         net (fo=1, routed)           1.503     5.677    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_CHAR_LINE[9]
    SLICE_X26Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.801 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED[7]_bret__0_i_2/O
                         net (fo=1, routed)           0.000     5.801    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED[7]_bret__0_i_2_n_0
    SLICE_X26Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     6.013 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__0_i_1/O
                         net (fo=24, routed)          2.081     8.094    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__0_i_1_n_0
    SLICE_X29Y31         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[4]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.490    14.958    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.781 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.380    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         1.489    14.960    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_CLK
    SLICE_X29Y31         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[4]_bret__0/C
                         clock pessimism              0.105    15.065    
                         clock uncertainty           -0.172    14.893    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)       -0.280    14.613    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[4]_bret__0
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.567ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[1]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@13.468ns - clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 2.790ns (43.873%)  route 3.569ns (56.127%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 14.955 - 13.468 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.680     1.680    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         1.716     1.719    CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X1Y9          RAMB36E1                                     r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.173 r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/DOADO[9]
                         net (fo=1, routed)           1.503     5.677    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_CHAR_LINE[9]
    SLICE_X26Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.801 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED[7]_bret__0_i_2/O
                         net (fo=1, routed)           0.000     5.801    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED[7]_bret__0_i_2_n_0
    SLICE_X26Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     6.013 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__0_i_1/O
                         net (fo=24, routed)          2.066     8.079    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__0_i_1_n_0
    SLICE_X25Y29         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[1]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.490    14.958    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.781 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.380    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         1.484    14.955    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_CLK
    SLICE_X25Y29         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[1]_bret__0/C
                         clock pessimism              0.105    15.060    
                         clock uncertainty           -0.172    14.888    
    SLICE_X25Y29         FDRE (Setup_fdre_C_D)       -0.242    14.646    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[1]_bret__0
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  6.567    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[1]_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@13.468ns - clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 2.816ns (45.106%)  route 3.427ns (54.894%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 14.955 - 13.468 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.680     1.680    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         1.716     1.719    CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X1Y9          RAMB36E1                                     r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.173 r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/DOADO[0]
                         net (fo=1, routed)           1.155     5.329    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_CHAR_LINE[0]
    SLICE_X26Y46         LUT6 (Prop_lut6_I5_O)        0.124     5.453 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED[7]_bret__2_i_2/O
                         net (fo=1, routed)           0.000     5.453    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED[7]_bret__2_i_2_n_0
    SLICE_X26Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     5.691 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__2_i_1/O
                         net (fo=24, routed)          2.272     7.963    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__2_i_1_n_0
    SLICE_X24Y29         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[1]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.490    14.958    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.781 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.380    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         1.484    14.955    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_CLK
    SLICE_X24Y29         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[1]_bret__2/C
                         clock pessimism              0.105    15.060    
                         clock uncertainty           -0.172    14.888    
    SLICE_X24Y29         FDRE (Setup_fdre_C_D)       -0.205    14.683    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[1]_bret__2
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.729ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[5]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@13.468ns - clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 2.790ns (44.757%)  route 3.444ns (55.243%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 14.956 - 13.468 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.680     1.680    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         1.716     1.719    CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X1Y9          RAMB36E1                                     r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.173 r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/DOADO[9]
                         net (fo=1, routed)           1.503     5.677    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_CHAR_LINE[9]
    SLICE_X26Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.801 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED[7]_bret__0_i_2/O
                         net (fo=1, routed)           0.000     5.801    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED[7]_bret__0_i_2_n_0
    SLICE_X26Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     6.013 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__0_i_1/O
                         net (fo=24, routed)          1.941     7.953    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__0_i_1_n_0
    SLICE_X30Y27         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[5]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.490    14.958    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.781 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.380    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         1.485    14.956    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_CLK
    SLICE_X30Y27         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[5]_bret__0/C
                         clock pessimism              0.105    15.061    
                         clock uncertainty           -0.172    14.889    
    SLICE_X30Y27         FDRE (Setup_fdre_C_D)       -0.206    14.683    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[5]_bret__0
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                  6.729    

Slack (MET) :             6.733ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[7]_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@13.468ns - clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 2.816ns (45.178%)  route 3.417ns (54.822%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 14.955 - 13.468 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.680     1.680    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         1.716     1.719    CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X1Y9          RAMB36E1                                     r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.173 r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/DOADO[0]
                         net (fo=1, routed)           1.155     5.329    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_CHAR_LINE[0]
    SLICE_X26Y46         LUT6 (Prop_lut6_I5_O)        0.124     5.453 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED[7]_bret__2_i_2/O
                         net (fo=1, routed)           0.000     5.453    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED[7]_bret__2_i_2_n_0
    SLICE_X26Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     5.691 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__2_i_1/O
                         net (fo=24, routed)          2.262     7.953    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__2_i_1_n_0
    SLICE_X24Y29         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[7]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.490    14.958    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.781 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.380    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         1.484    14.955    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_CLK
    SLICE_X24Y29         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[7]_bret__2/C
                         clock pessimism              0.105    15.060    
                         clock uncertainty           -0.172    14.888    
    SLICE_X24Y29         FDRE (Setup_fdre_C_D)       -0.202    14.686    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[7]_bret__2
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                  6.733    

Slack (MET) :             6.778ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[7]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@13.468ns - clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 2.790ns (45.219%)  route 3.380ns (54.781%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 14.955 - 13.468 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.680     1.680    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         1.716     1.719    CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X1Y9          RAMB36E1                                     r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.173 r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/DOADO[9]
                         net (fo=1, routed)           1.503     5.677    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_CHAR_LINE[9]
    SLICE_X26Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.801 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED[7]_bret__0_i_2/O
                         net (fo=1, routed)           0.000     5.801    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED[7]_bret__0_i_2_n_0
    SLICE_X26Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     6.013 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__0_i_1/O
                         net (fo=24, routed)          1.877     7.889    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__0_i_1_n_0
    SLICE_X24Y29         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[7]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.490    14.958    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.781 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.380    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         1.484    14.955    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_CLK
    SLICE_X24Y29         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[7]_bret__0/C
                         clock pessimism              0.105    15.060    
                         clock uncertainty           -0.172    14.888    
    SLICE_X24Y29         FDRE (Setup_fdre_C_D)       -0.220    14.668    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[7]_bret__0
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  6.778    

Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[4]_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@13.468ns - clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 2.816ns (46.495%)  route 3.241ns (53.505%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 14.965 - 13.468 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.680     1.680    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         1.716     1.719    CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X1Y9          RAMB36E1                                     r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.173 r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/DOADO[0]
                         net (fo=1, routed)           1.155     5.329    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_CHAR_LINE[0]
    SLICE_X26Y46         LUT6 (Prop_lut6_I5_O)        0.124     5.453 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED[7]_bret__2_i_2/O
                         net (fo=1, routed)           0.000     5.453    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED[7]_bret__2_i_2_n_0
    SLICE_X26Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     5.691 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__2_i_1/O
                         net (fo=24, routed)          2.085     7.776    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__2_i_1_n_0
    SLICE_X32Y34         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[4]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.490    14.958    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.781 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.380    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         1.494    14.965    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_CLK
    SLICE_X32Y34         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[4]_bret__2/C
                         clock pessimism              0.105    15.070    
                         clock uncertainty           -0.172    14.898    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)       -0.205    14.693    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[4]_bret__2
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                  6.917    

Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[6]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@13.468ns - clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 2.790ns (46.502%)  route 3.210ns (53.498%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 14.955 - 13.468 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.680     1.680    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         1.716     1.719    CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X1Y9          RAMB36E1                                     r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.173 r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/DOADO[9]
                         net (fo=1, routed)           1.503     5.677    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_CHAR_LINE[9]
    SLICE_X26Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.801 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED[7]_bret__0_i_2/O
                         net (fo=1, routed)           0.000     5.801    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED[7]_bret__0_i_2_n_0
    SLICE_X26Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     6.013 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__0_i_1/O
                         net (fo=24, routed)          1.707     7.719    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__0_i_1_n_0
    SLICE_X24Y30         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[6]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.490    14.958    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.781 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.380    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         1.484    14.955    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_CLK
    SLICE_X24Y30         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[6]_bret__0/C
                         clock pessimism              0.105    15.060    
                         clock uncertainty           -0.172    14.888    
    SLICE_X24Y30         FDRE (Setup_fdre_C_D)       -0.220    14.668    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[6]_bret__0
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  6.948    

Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[0]_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@13.468ns - clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 2.816ns (46.877%)  route 3.191ns (53.123%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 14.965 - 13.468 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.680     1.680    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         1.716     1.719    CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X1Y9          RAMB36E1                                     r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.173 r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/DOADO[0]
                         net (fo=1, routed)           1.155     5.329    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_CHAR_LINE[0]
    SLICE_X26Y46         LUT6 (Prop_lut6_I5_O)        0.124     5.453 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED[7]_bret__2_i_2/O
                         net (fo=1, routed)           0.000     5.453    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED[7]_bret__2_i_2_n_0
    SLICE_X26Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     5.691 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__2_i_1/O
                         net (fo=24, routed)          2.036     7.727    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__2_i_1_n_0
    SLICE_X32Y34         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[0]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.490    14.958    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.781 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.380    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         1.494    14.965    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_CLK
    SLICE_X32Y34         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[0]_bret__2/C
                         clock pessimism              0.105    15.070    
                         clock uncertainty           -0.172    14.898    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)       -0.202    14.696    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[0]_bret__2
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  6.969    

Slack (MET) :             6.977ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[0]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@13.468ns - clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 2.790ns (46.611%)  route 3.196ns (53.389%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 14.956 - 13.468 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.680     1.680    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         1.716     1.719    CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X1Y9          RAMB36E1                                     r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.173 r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/DOADO[9]
                         net (fo=1, routed)           1.503     5.677    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_CHAR_LINE[9]
    SLICE_X26Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.801 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED[7]_bret__0_i_2/O
                         net (fo=1, routed)           0.000     5.801    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED[7]_bret__0_i_2_n_0
    SLICE_X26Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     6.013 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__0_i_1/O
                         net (fo=24, routed)          1.693     7.705    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__0_i_1_n_0
    SLICE_X24Y31         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[0]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.490    14.958    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.781 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.380    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         1.485    14.956    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_CLK
    SLICE_X24Y31         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[0]_bret__0/C
                         clock pessimism              0.105    15.061    
                         clock uncertainty           -0.172    14.889    
    SLICE_X24Y31         FDRE (Setup_fdre_C_D)       -0.206    14.683    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[0]_bret__0
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                  6.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/ASCII_addr_gen_0/inst/o_BRAM_ADDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.559%)  route 0.234ns (62.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.548     0.548    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         0.563     0.565    CHAR_ROM_DISPLAY_i/ASCII_addr_gen_0/inst/i_CLK
    SLICE_X31Y43         FDRE                                         r  CHAR_ROM_DISPLAY_i/ASCII_addr_gen_0/inst/o_BRAM_ADDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  CHAR_ROM_DISPLAY_i/ASCII_addr_gen_0/inst/o_BRAM_ADDR_reg[0]/Q
                         net (fo=1, routed)           0.234     0.940    CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/ADDR[0]
    RAMB36_X1Y9          RAMB36E1                                     r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.814     0.814    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         0.874     0.876    CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X1Y9          RAMB36E1                                     r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                         clock pessimism             -0.233     0.643    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.826    CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/ASCII_addr_gen_0/inst/o_BRAM_ADDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.261%)  route 0.237ns (62.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.548     0.548    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         0.563     0.565    CHAR_ROM_DISPLAY_i/ASCII_addr_gen_0/inst/i_CLK
    SLICE_X31Y43         FDRE                                         r  CHAR_ROM_DISPLAY_i/ASCII_addr_gen_0/inst/o_BRAM_ADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  CHAR_ROM_DISPLAY_i/ASCII_addr_gen_0/inst/o_BRAM_ADDR_reg[3]/Q
                         net (fo=1, routed)           0.237     0.943    CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/ADDR[3]
    RAMB36_X1Y9          RAMB36E1                                     r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.814     0.814    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         0.874     0.876    CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X1Y9          RAMB36E1                                     r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                         clock pessimism             -0.233     0.643    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.826    CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/q_m_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.134%)  route 0.118ns (38.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.548     0.548    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         0.580     0.582    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y28         FDRE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     0.723 f  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/n1d_reg[3]/Q
                         net (fo=3, routed)           0.118     0.841    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/n1d[3]
    SLICE_X38Y28         LUT5 (Prop_lut5_I4_O)        0.045     0.886 r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/q_m_reg[8]_i_1__1/O
                         net (fo=1, routed)           0.000     0.886    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/q_m_reg[8]_i_1__1_n_0
    SLICE_X38Y28         FDRE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/q_m_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.814     0.814    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         0.847     0.849    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y28         FDRE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/q_m_reg_reg[8]/C
                         clock pessimism             -0.253     0.596    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.121     0.717    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/q_m_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/ASCII_addr_gen_0/inst/o_BRAM_ADDR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.693%)  route 0.290ns (67.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.548     0.548    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         0.563     0.565    CHAR_ROM_DISPLAY_i/ASCII_addr_gen_0/inst/i_CLK
    SLICE_X31Y43         FDRE                                         r  CHAR_ROM_DISPLAY_i/ASCII_addr_gen_0/inst/o_BRAM_ADDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  CHAR_ROM_DISPLAY_i/ASCII_addr_gen_0/inst/o_BRAM_ADDR_reg[2]/Q
                         net (fo=1, routed)           0.290     0.996    CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/ADDR[2]
    RAMB36_X1Y9          RAMB36E1                                     r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.814     0.814    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         0.874     0.876    CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X1Y9          RAMB36E1                                     r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                         clock pessimism             -0.233     0.643    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.826    CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.212%)  route 0.113ns (40.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.548     0.548    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         0.581     0.583    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X38Y20         FDRE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.113     0.860    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/c1_q
    SLICE_X40Y19         FDRE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.814     0.814    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         0.851     0.853    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X40Y19         FDRE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/c1_reg_reg/C
                         clock pessimism             -0.233     0.620    
    SLICE_X40Y19         FDRE (Hold_fdre_C_D)         0.066     0.686    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.206%)  route 0.157ns (45.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.548     0.548    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         0.588     0.590    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y10         FDRE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.157     0.888    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[6]
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.045     0.933 r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.933    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/dout[6]_i_1__0_n_0
    SLICE_X42Y9          FDCE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.814     0.814    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         0.860     0.862    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y9          FDCE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/dout_reg[6]/C
                         clock pessimism             -0.233     0.629    
    SLICE_X42Y9          FDCE (Hold_fdce_C_D)         0.121     0.750    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/vdin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.548     0.548    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         0.580     0.582    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y28         FDRE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/vdin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.148     0.730 r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/vdin_q_reg[1]/Q
                         net (fo=9, routed)           0.073     0.802    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/p_0_in5_in
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.098     0.900 r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.900    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/q_m_1
    SLICE_X38Y28         FDRE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.814     0.814    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         0.847     0.849    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y28         FDRE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism             -0.267     0.582    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.121     0.703    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/vdin_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.445%)  route 0.122ns (39.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.548     0.548    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         0.581     0.583    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X36Y20         FDRE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/vdin_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/vdin_q_reg[6]/Q
                         net (fo=4, routed)           0.122     0.845    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/p_0_in0_in
    SLICE_X39Y19         LUT5 (Prop_lut5_I4_O)        0.045     0.890 r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/q_m_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.890    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/q_m_6
    SLICE_X39Y19         FDRE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.814     0.814    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         0.849     0.851    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X39Y19         FDRE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/q_m_reg_reg[6]/C
                         clock pessimism             -0.253     0.598    
    SLICE_X39Y19         FDRE (Hold_fdre_C_D)         0.092     0.690    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.406%)  route 0.162ns (46.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.548     0.548    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         0.590     0.592    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y10         FDRE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.162     0.895    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[3]
    SLICE_X42Y8          LUT6 (Prop_lut6_I1_O)        0.045     0.940 r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/dout[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.940    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/dout[3]_i_1__0_n_0
    SLICE_X42Y8          FDCE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.814     0.814    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         0.860     0.862    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y8          FDCE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/dout_reg[3]/C
                         clock pessimism             -0.253     0.609    
    SLICE_X42Y8          FDCE (Hold_fdce_C_D)         0.120     0.729    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/vde_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.591%)  route 0.168ns (47.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.548     0.548    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         0.582     0.584    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDRE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/vde_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/vde_reg_reg/Q
                         net (fo=16, routed)          0.168     0.892    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/vde_reg
    SLICE_X42Y22         LUT6 (Prop_lut6_I0_O)        0.045     0.937 r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.937    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/cnt[4]_i_1__0_n_0
    SLICE_X42Y22         FDCE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.814     0.814    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=324, routed)         0.848     0.850    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y22         FDCE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/cnt_reg[4]/C
                         clock pessimism             -0.253     0.597    
    SLICE_X42Y22         FDCE (Hold_fdce_C_D)         0.120     0.717    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X1Y9      CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y8      CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y7      CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y26     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y25     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y4      CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y3      CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y24     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y20     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y20     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X34Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[32].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X34Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X34Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[34].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X34Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X34Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X34Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[37].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X34Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[38].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X34Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y20     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y20     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X34Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[32].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X34Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X34Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[34].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X34Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X34Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X34Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[37].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X34Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[38].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X34Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_CHAR_ROM_DISPLAY_clk_wiz_0_0
  To Clock:  clk_out2_CHAR_ROM_DISPLAY_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_CHAR_ROM_DISPLAY_clk_wiz_0_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y8      CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y7      CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y26     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y25     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y4      CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y3      CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y24     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CHAR_ROM_DISPLAY_clk_wiz_0_0
  To Clock:  clkfbout_CHAR_ROM_DISPLAY_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CHAR_ROM_DISPLAY_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][28]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.419ns (6.264%)  route 6.270ns (93.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 13.351 - 10.000 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.029     2.029    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.130 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.661     3.791    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.419     4.210 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=453, routed)         6.270    10.479    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SEN
    SLICE_X34Y3          FDSE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.757    11.757    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.848 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.503    13.351    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X34Y3          FDSE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][28]/C
                         clock pessimism              0.282    13.633    
                         clock uncertainty           -0.154    13.479    
    SLICE_X34Y3          FDSE (Setup_fdse_C_S)       -0.699    12.780    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][28]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[27][26]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 0.419ns (6.183%)  route 6.357ns (93.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 13.352 - 10.000 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.029     2.029    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.130 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.661     3.791    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.419     4.210 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=453, routed)         6.357    10.567    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SEN
    SLICE_X33Y2          FDSE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[27][26]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.757    11.757    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.848 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.504    13.352    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X33Y2          FDSE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[27][26]/C
                         clock pessimism              0.282    13.634    
                         clock uncertainty           -0.154    13.480    
    SLICE_X33Y2          FDSE (Setup_fdse_C_S)       -0.604    12.876    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[27][26]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[29][26]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 0.419ns (6.183%)  route 6.357ns (93.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 13.352 - 10.000 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.029     2.029    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.130 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.661     3.791    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.419     4.210 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=453, routed)         6.357    10.567    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SEN
    SLICE_X33Y2          FDSE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[29][26]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.757    11.757    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.848 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.504    13.352    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X33Y2          FDSE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[29][26]/C
                         clock pessimism              0.282    13.634    
                         clock uncertainty           -0.154    13.480    
    SLICE_X33Y2          FDSE (Setup_fdse_C_S)       -0.604    12.876    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[29][26]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[31][26]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 0.419ns (6.183%)  route 6.357ns (93.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 13.352 - 10.000 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.029     2.029    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.130 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.661     3.791    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.419     4.210 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=453, routed)         6.357    10.567    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SEN
    SLICE_X33Y2          FDSE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[31][26]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.757    11.757    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.848 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.504    13.352    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X33Y2          FDSE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[31][26]/C
                         clock pessimism              0.282    13.634    
                         clock uncertainty           -0.154    13.480    
    SLICE_X33Y2          FDSE (Setup_fdse_C_S)       -0.604    12.876    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[31][26]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[33][28]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.419ns (6.264%)  route 6.270ns (93.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 13.351 - 10.000 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.029     2.029    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.130 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.661     3.791    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.419     4.210 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=453, routed)         6.270    10.479    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SEN
    SLICE_X35Y3          FDSE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[33][28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.757    11.757    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.848 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.503    13.351    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X35Y3          FDSE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[33][28]/C
                         clock pessimism              0.282    13.633    
                         clock uncertainty           -0.154    13.479    
    SLICE_X35Y3          FDSE (Setup_fdse_C_S)       -0.604    12.875    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[33][28]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  2.396    

Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][28]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.419ns (6.264%)  route 6.270ns (93.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 13.351 - 10.000 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.029     2.029    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.130 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.661     3.791    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.419     4.210 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=453, routed)         6.270    10.479    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SEN
    SLICE_X35Y3          FDSE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.757    11.757    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.848 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.503    13.351    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X35Y3          FDSE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][28]/C
                         clock pessimism              0.282    13.633    
                         clock uncertainty           -0.154    13.479    
    SLICE_X35Y3          FDSE (Setup_fdse_C_S)       -0.604    12.875    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][28]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  2.396    

Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[36][28]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.419ns (6.264%)  route 6.270ns (93.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 13.351 - 10.000 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.029     2.029    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.130 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.661     3.791    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.419     4.210 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=453, routed)         6.270    10.479    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SEN
    SLICE_X35Y3          FDSE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[36][28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.757    11.757    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.848 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.503    13.351    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X35Y3          FDSE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[36][28]/C
                         clock pessimism              0.282    13.633    
                         clock uncertainty           -0.154    13.479    
    SLICE_X35Y3          FDSE (Setup_fdse_C_S)       -0.604    12.875    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[36][28]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  2.396    

Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][28]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.419ns (6.264%)  route 6.270ns (93.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 13.351 - 10.000 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.029     2.029    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.130 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.661     3.791    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.419     4.210 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=453, routed)         6.270    10.479    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SEN
    SLICE_X35Y3          FDSE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.757    11.757    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.848 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.503    13.351    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X35Y3          FDSE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][28]/C
                         clock pessimism              0.282    13.633    
                         clock uncertainty           -0.154    13.479    
    SLICE_X35Y3          FDSE (Setup_fdse_C_S)       -0.604    12.875    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][28]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  2.396    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[25][28]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 0.419ns (6.451%)  route 6.076ns (93.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 13.351 - 10.000 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.029     2.029    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.130 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.661     3.791    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.419     4.210 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=453, routed)         6.076    10.286    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SEN
    SLICE_X34Y5          FDSE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[25][28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.757    11.757    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.848 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.503    13.351    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X34Y5          FDSE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[25][28]/C
                         clock pessimism              0.282    13.633    
                         clock uncertainty           -0.154    13.479    
    SLICE_X34Y5          FDSE (Setup_fdse_C_S)       -0.699    12.780    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[25][28]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][28]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 0.419ns (6.451%)  route 6.076ns (93.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 13.351 - 10.000 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.029     2.029    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.130 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.661     3.791    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.419     4.210 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=453, routed)         6.076    10.286    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SEN
    SLICE_X34Y5          FDSE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.757    11.757    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.848 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        1.503    13.351    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X34Y5          FDSE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][28]/C
                         clock pessimism              0.282    13.633    
                         clock uncertainty           -0.154    13.479    
    SLICE_X34Y5          FDSE (Setup_fdse_C_S)       -0.699    12.780    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][28]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                  2.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.461%)  route 0.243ns (65.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.560     1.480    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X14Y50         FDRE                                         r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.243     1.852    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X16Y45         SRLC32E                                      r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.833     1.872    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y45         SRLC32E                                      r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.118     1.754    
    SLICE_X16Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     1.818    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.375%)  route 0.181ns (58.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.586     1.506    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/aclk
    SLICE_X1Y48          FDRE                                         r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.128     1.634 r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=2, routed)           0.181     1.816    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awid[8]
    SLICE_X0Y50          FDRE                                         r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.849     1.888    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/C
                         clock pessimism             -0.118     1.770    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.005     1.775    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.921%)  route 0.212ns (60.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.556     1.476    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y32         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[2]/Q
                         net (fo=2, routed)           0.212     1.830    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg_n_0_[2]
    SLICE_X23Y30         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.820     1.859    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y30         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[2]/C
                         clock pessimism             -0.123     1.736    
    SLICE_X23Y30         FDRE (Hold_fdre_C_D)         0.047     1.783    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.391%)  route 0.236ns (62.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.566     1.486    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X15Y49         FDRE                                         r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[11]/Q
                         net (fo=1, routed)           0.236     1.863    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[10]
    SLICE_X15Y50         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.829     1.868    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y50         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
                         clock pessimism             -0.118     1.750    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.066     1.816    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.668%)  route 0.220ns (57.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.556     1.476    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y32         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[5]/Q
                         net (fo=2, routed)           0.220     1.861    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg_n_0_[5]
    SLICE_X23Y30         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.820     1.859    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y30         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[5]/C
                         clock pessimism             -0.123     1.736    
    SLICE_X23Y30         FDRE (Hold_fdre_C_D)         0.076     1.812    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.599%)  route 0.215ns (60.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.556     1.476    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y32         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[1]/Q
                         net (fo=2, routed)           0.215     1.832    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg_n_0_[1]
    SLICE_X23Y30         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.820     1.859    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y30         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[1]/C
                         clock pessimism             -0.123     1.736    
    SLICE_X23Y30         FDRE (Hold_fdre_C_D)         0.047     1.783    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.660%)  route 0.264ns (67.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.562     1.482    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y53         FDRE                                         r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.128     1.610 r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.264     1.874    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X12Y45         SRLC32E                                      r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.836     1.875    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y45         SRLC32E                                      r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.118     1.757    
    SLICE_X12Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.819    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clkout0_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.202%)  route 0.243ns (53.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.556     1.476    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X24Y53         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clkout0_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clkout0_reg_reg[16]/Q
                         net (fo=2, routed)           0.243     1.884    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clkout0_reg_reg_n_0_[16]
    SLICE_X24Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.929 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[2][15]_i_1/O
                         net (fo=1, routed)           0.000     1.929    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[2][15]_i_1_n_0
    SLICE_X24Y48         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.831     1.870    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X24Y48         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][15]/C
                         clock pessimism             -0.118     1.752    
    SLICE_X24Y48         FDRE (Hold_fdre_C_D)         0.120     1.872    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.049%)  route 0.192ns (59.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.586     1.506    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/aclk
    SLICE_X1Y48          FDRE                                         r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.128     1.634 r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=2, routed)           0.192     1.826    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awid[9]
    SLICE_X0Y50          FDRE                                         r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.849     1.888    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]/C
                         clock pessimism             -0.118     1.770    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)        -0.001     1.769    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.051%)  route 0.226ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.556     1.476    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y32         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[6]/Q
                         net (fo=2, routed)           0.226     1.866    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg_n_0_[6]
    SLICE_X23Y30         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3343, routed)        0.820     1.859    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y30         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[6]/C
                         clock pessimism             -0.123     1.736    
    SLICE_X23Y30         FDRE (Hold_fdre_C_D)         0.070     1.806    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     BUFG/I           n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C           n/a            1.000         10.000      9.000      SLICE_X4Y60      CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X8Y55      CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X8Y55      CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X8Y55      CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X8Y55      CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X8Y58      CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X5Y55      CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X5Y55      CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.980         5.000       4.020      SLICE_X34Y66     CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X12Y42     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X12Y41     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X12Y46     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X12Y46     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X12Y43     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X12Y43     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X12Y42     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.980         5.000       4.020      SLICE_X34Y66     CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X16Y40     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X16Y45     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X8Y36      CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X8Y35      CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X8Y35      CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X8Y35      CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X8Y35      CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[7]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.923ns  (logic 0.456ns (49.397%)  route 0.467ns (50.603%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31                                      0.000     0.000 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[7]/C
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[7]/Q
                         net (fo=1, routed)           0.467     0.923    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_BG_BLUE[7]
    SLICE_X23Y32         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[7]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X23Y32         FDRE (Setup_fdre_C_D)       -0.061     0.939    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[7]_bret__3
  -------------------------------------------------------------------
                         required time                          0.939    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[2]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.835ns  (logic 0.456ns (54.600%)  route 0.379ns (45.400%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30                                      0.000     0.000 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[2]/C
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[2]/Q
                         net (fo=1, routed)           0.379     0.835    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_BG_BLUE[2]
    SLICE_X22Y30         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[2]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X22Y30         FDRE (Setup_fdre_C_D)       -0.081     0.919    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[2]_bret__3
  -------------------------------------------------------------------
                         required time                          0.919    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_GREEN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[5]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.840ns  (logic 0.518ns (61.666%)  route 0.322ns (38.334%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31                                      0.000     0.000 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_GREEN_reg[5]/C
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_GREEN_reg[5]/Q
                         net (fo=1, routed)           0.322     0.840    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_BG_GREEN[5]
    SLICE_X31Y31         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[5]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)       -0.043     0.957    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[5]_bret__3
  -------------------------------------------------------------------
                         required time                          0.957    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_GREEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[3]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.779ns  (logic 0.456ns (58.536%)  route 0.323ns (41.464%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30                                      0.000     0.000 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_GREEN_reg[3]/C
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_GREEN_reg[3]/Q
                         net (fo=1, routed)           0.323     0.779    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_BG_GREEN[3]
    SLICE_X25Y30         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[3]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X25Y30         FDRE (Setup_fdre_C_D)       -0.062     0.938    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[3]_bret__3
  -------------------------------------------------------------------
                         required time                          0.938    
                         arrival time                          -0.779    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_RED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.794ns  (logic 0.456ns (57.444%)  route 0.338ns (42.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31                                      0.000     0.000 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_RED_reg[7]/C
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_RED_reg[7]/Q
                         net (fo=1, routed)           0.338     0.794    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_BG_RED[7]
    SLICE_X25Y32         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X25Y32         FDRE (Setup_fdre_C_D)       -0.047     0.953    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]_bret__3
  -------------------------------------------------------------------
                         required time                          0.953    
                         arrival time                          -0.794    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[5]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.618ns  (logic 0.419ns (67.821%)  route 0.199ns (32.179%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30                                      0.000     0.000 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[5]/C
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[5]/Q
                         net (fo=1, routed)           0.199     0.618    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_BG_BLUE[5]
    SLICE_X22Y30         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[5]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X22Y30         FDRE (Setup_fdre_C_D)       -0.220     0.780    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[5]_bret__3
  -------------------------------------------------------------------
                         required time                          0.780    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_RED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[0]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.618ns  (logic 0.419ns (67.821%)  route 0.199ns (32.179%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33                                      0.000     0.000 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_RED_reg[0]/C
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_RED_reg[0]/Q
                         net (fo=1, routed)           0.199     0.618    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_BG_RED[0]
    SLICE_X26Y33         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[0]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X26Y33         FDRE (Setup_fdre_C_D)       -0.220     0.780    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[0]_bret__3
  -------------------------------------------------------------------
                         required time                          0.780    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[6]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30                                      0.000     0.000 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[6]/C
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_BLUE_reg[6]/Q
                         net (fo=1, routed)           0.331     0.787    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_BG_BLUE[6]
    SLICE_X22Y30         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[6]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X22Y30         FDRE (Setup_fdre_C_D)       -0.043     0.957    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[6]_bret__3
  -------------------------------------------------------------------
                         required time                          0.957    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_GREEN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[2]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33                                      0.000     0.000 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_GREEN_reg[2]/C
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_GREEN_reg[2]/Q
                         net (fo=1, routed)           0.331     0.787    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_BG_GREEN[2]
    SLICE_X26Y33         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[2]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X26Y33         FDRE (Setup_fdre_C_D)       -0.043     0.957    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[2]_bret__3
  -------------------------------------------------------------------
                         required time                          0.957    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_GREEN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[6]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31                                      0.000     0.000 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_GREEN_reg[6]/C
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/o_BG_GREEN_reg[6]/Q
                         net (fo=1, routed)           0.331     0.787    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/i_BG_GREEN[6]
    SLICE_X22Y32         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[6]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X22Y32         FDRE (Setup_fdre_C_D)       -0.043     0.957    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_GREEN_reg[6]_bret__3
  -------------------------------------------------------------------
                         required time                          0.957    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  0.170    





