

================================================================
== Vitis HLS Report for 'mlp'
================================================================
* Date:           Fri Feb 19 23:06:26 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        CG4002
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.211 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1   |        ?|        ?|      1129|          -|          -|   inf|        no|
        | + VITIS_LOOP_47_2  |      561|      561|         1|          1|          1|   561|       yes|
        | + VITIS_LOOP_51_3  |      561|      561|         3|          1|          1|   560|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 8 6 
6 --> 7 
7 --> 5 
8 --> 9 
9 --> 10 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 11 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S_AXIS_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %S_AXIS_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %M_AXIS_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %M_AXIS_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.35ns)   --->   "%weights_0 = alloca i64 1" [main.cpp:43]   --->   Operation 17 'alloca' 'weights_0' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 561> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_0_addr = getelementptr i32 %weights_0, i64 0, i64 560"   --->   Operation 18 'getelementptr' 'weights_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln45 = br void" [main.cpp:45]   --->   Operation 19 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.48>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%loop_begin = specloopbegin i32 @_ssdm_op_SpecLoopBegin"   --->   Operation 20 'specloopbegin' 'loop_begin' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [main.cpp:47]   --->   Operation 21 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.48ns)   --->   "%br_ln47 = br void" [main.cpp:47]   --->   Operation 22 'br' 'br_ln47' <Predicate = true> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.21>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%j = phi i10 %add_ln47, void %.split, i10 0, void" [main.cpp:47]   --->   Operation 23 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.93ns)   --->   "%add_ln47 = add i10 %j, i10 1" [main.cpp:47]   --->   Operation 24 'add' 'add_ln47' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.85ns)   --->   "%icmp_ln47 = icmp_eq  i10 %j, i10 561" [main.cpp:47]   --->   Operation 26 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 561, i64 561, i64 561"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %.split, void %.preheader.preheader" [main.cpp:47]   --->   Operation 28 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%j_cast = zext i10 %j" [main.cpp:47]   --->   Operation 29 'zext' 'j_cast' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 30 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %S_AXIS_V" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'tmp' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i64 %tmp" [main.cpp:48]   --->   Operation 32 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%in_data = bitcast i32 %trunc_ln48" [main.cpp:48]   --->   Operation 33 'bitcast' 'in_data' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%weights_0_addr_1 = getelementptr i32 %weights_0, i64 0, i64 %j_cast" [main.cpp:49]   --->   Operation 34 'getelementptr' 'weights_0_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 %in_data, i10 %weights_0_addr_1" [main.cpp:49]   --->   Operation 35 'store' 'store_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 561> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.48>
ST_4 : Operation 37 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%j_1 = phi i10 %add_ln51, void %.split2, i10 0, void %.preheader.preheader" [main.cpp:51]   --->   Operation 38 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.93ns)   --->   "%add_ln51 = add i10 %j_1, i10 1" [main.cpp:51]   --->   Operation 39 'add' 'add_ln51' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln51 = icmp_eq  i10 %j_1, i10 560" [main.cpp:51]   --->   Operation 41 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 560, i64 560, i64 560"   --->   Operation 42 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %.split2, void" [main.cpp:51]   --->   Operation 43 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%j_1_cast = zext i10 %j_1" [main.cpp:51]   --->   Operation 44 'zext' 'j_1_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%weights_0_addr_2 = getelementptr i32 %weights_0, i64 0, i64 %j_1_cast" [main.cpp:52]   --->   Operation 45 'getelementptr' 'weights_0_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (1.35ns)   --->   "%out_data_1 = load i10 %weights_0_addr_2" [main.cpp:52]   --->   Operation 46 'load' 'out_data_1' <Predicate = (!icmp_ln51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 561> <RAM>

State 6 <SV = 5> <Delay = 1.35>
ST_6 : Operation 47 [1/2] (1.35ns)   --->   "%out_data_1 = load i10 %weights_0_addr_2" [main.cpp:52]   --->   Operation 47 'load' 'out_data_1' <Predicate = (!icmp_ln51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 561> <RAM>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln174_1 = bitcast i32 %out_data_1" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'bitcast' 'bitcast_ln174_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln174_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %bitcast_ln174_1" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'bitconcatenate' 'or_ln174_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i33 %or_ln174_1" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 50 'zext' 'zext_ln174_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 51 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %M_AXIS_V, i64 %zext_ln174_1" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 51 'write' 'write_ln174' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [main.cpp:51]   --->   Operation 52 'specloopname' 'specloopname_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_7 : Operation 53 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %M_AXIS_V, i64 %zext_ln174_1" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'write' 'write_ln174' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.35>
ST_8 : Operation 55 [2/2] (1.35ns)   --->   "%out_data = load i10 %weights_0_addr" [main.cpp:55]   --->   Operation 55 'load' 'out_data' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 561> <RAM>

State 9 <SV = 6> <Delay = 1.35>
ST_9 : Operation 56 [1/2] (1.35ns)   --->   "%out_data = load i10 %weights_0_addr" [main.cpp:55]   --->   Operation 56 'load' 'out_data' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 561> <RAM>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %out_data" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %bitcast_ln174" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i33 %or_ln" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %M_AXIS_V, i64 %zext_ln174" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 61 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %M_AXIS_V, i64 %zext_ln174" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln45 = br void" [main.cpp:45]   --->   Operation 62 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ S_AXIS_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 00000000000]
specinterface_ln0 (specinterface    ) [ 00000000000]
specinterface_ln0 (specinterface    ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
specinterface_ln0 (specinterface    ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
weights_0         (alloca           ) [ 00111111111]
weights_0_addr    (getelementptr    ) [ 00111111111]
br_ln45           (br               ) [ 00000000000]
loop_begin        (specloopbegin    ) [ 00000000000]
specloopname_ln47 (specloopname     ) [ 00000000000]
br_ln47           (br               ) [ 00111111111]
j                 (phi              ) [ 00010000000]
add_ln47          (add              ) [ 00111111111]
specpipeline_ln0  (specpipeline     ) [ 00000000000]
icmp_ln47         (icmp             ) [ 00111111111]
empty             (speclooptripcount) [ 00000000000]
br_ln47           (br               ) [ 00000000000]
j_cast            (zext             ) [ 00000000000]
specloopname_ln0  (specloopname     ) [ 00000000000]
tmp               (read             ) [ 00000000000]
trunc_ln48        (trunc            ) [ 00000000000]
in_data           (bitcast          ) [ 00000000000]
weights_0_addr_1  (getelementptr    ) [ 00000000000]
store_ln49        (store            ) [ 00000000000]
br_ln0            (br               ) [ 00111111111]
br_ln0            (br               ) [ 00111111111]
j_1               (phi              ) [ 00000100000]
add_ln51          (add              ) [ 00111111111]
specpipeline_ln0  (specpipeline     ) [ 00000000000]
icmp_ln51         (icmp             ) [ 00111111111]
empty_10          (speclooptripcount) [ 00000000000]
br_ln51           (br               ) [ 00000000000]
j_1_cast          (zext             ) [ 00000000000]
weights_0_addr_2  (getelementptr    ) [ 00000110000]
out_data_1        (load             ) [ 00000000000]
bitcast_ln174_1   (bitcast          ) [ 00000000000]
or_ln174_1        (bitconcatenate   ) [ 00000000000]
zext_ln174_1      (zext             ) [ 00000101000]
specloopname_ln51 (specloopname     ) [ 00000000000]
write_ln174       (write            ) [ 00000000000]
br_ln0            (br               ) [ 00111111111]
out_data          (load             ) [ 00000000000]
bitcast_ln174     (bitcast          ) [ 00000000000]
or_ln             (bitconcatenate   ) [ 00000000000]
zext_ln174        (zext             ) [ 00000000001]
write_ln174       (write            ) [ 00000000000]
br_ln45           (br               ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="S_AXIS_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="M_AXIS_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="weights_0_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="0" index="2" bw="33" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/6 write_ln174/9 "/>
</bind>
</comp>

<comp id="83" class="1004" name="weights_0_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="11" slack="0"/>
<pin id="87" dir="1" index="3" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="weights_0_addr_1_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="10" slack="0"/>
<pin id="95" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_addr_1/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="10" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln49/3 out_data_1/5 out_data/8 "/>
</bind>
</comp>

<comp id="103" class="1004" name="weights_0_addr_2_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="10" slack="0"/>
<pin id="107" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_addr_2/5 "/>
</bind>
</comp>

<comp id="110" class="1005" name="j_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="1"/>
<pin id="112" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="j_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="121" class="1005" name="j_1_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="1"/>
<pin id="123" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="j_1_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="0"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="1" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln47_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln47_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="0" index="1" bw="10" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="j_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="trunc_ln48_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="in_data_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_data/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln51_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln51_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="0" index="1" bw="10" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="j_1_cast_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="bitcast_ln174_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174_1/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="or_ln174_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="33" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="32" slack="0"/>
<pin id="183" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln174_1/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln174_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="33" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_1/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="bitcast_ln174_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174/9 "/>
</bind>
</comp>

<comp id="196" class="1004" name="or_ln_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="33" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/9 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln174_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="33" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/9 "/>
</bind>
</comp>

<comp id="209" class="1005" name="weights_0_addr_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="5"/>
<pin id="211" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="weights_0_addr "/>
</bind>
</comp>

<comp id="214" class="1005" name="add_ln47_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="0"/>
<pin id="216" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln47 "/>
</bind>
</comp>

<comp id="222" class="1005" name="add_ln51_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln51 "/>
</bind>
</comp>

<comp id="227" class="1005" name="icmp_ln51_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="231" class="1005" name="weights_0_addr_2_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="1"/>
<pin id="233" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_addr_2 "/>
</bind>
</comp>

<comp id="236" class="1005" name="zext_ln174_1_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="1"/>
<pin id="238" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln174_1 "/>
</bind>
</comp>

<comp id="241" class="1005" name="zext_ln174_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln174 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="54" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="62" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="66" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="91" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="109"><net_src comp="103" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="136"><net_src comp="114" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="114" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="114" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="152"><net_src comp="70" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="162"><net_src comp="125" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="125" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="56" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="125" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="178"><net_src comp="97" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="58" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="60" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="195"><net_src comp="97" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="58" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="60" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="212"><net_src comp="83" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="217"><net_src comp="132" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="225"><net_src comp="158" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="230"><net_src comp="164" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="103" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="239"><net_src comp="187" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="244"><net_src comp="204" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="76" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_AXIS_V | {7 10 }
 - Input state : 
	Port: mlp : S_AXIS_V | {3 }
  - Chain level:
	State 1
		weights_0_addr : 1
	State 2
	State 3
		add_ln47 : 1
		icmp_ln47 : 1
		br_ln47 : 2
		j_cast : 1
		in_data : 1
		weights_0_addr_1 : 2
		store_ln49 : 2
	State 4
	State 5
		add_ln51 : 1
		icmp_ln51 : 1
		br_ln51 : 2
		j_1_cast : 1
		weights_0_addr_2 : 2
		out_data_1 : 3
	State 6
		bitcast_ln174_1 : 1
		or_ln174_1 : 2
		zext_ln174_1 : 3
		write_ln174 : 4
	State 7
	State 8
	State 9
		bitcast_ln174 : 1
		or_ln : 2
		zext_ln174 : 3
		write_ln174 : 4
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |   add_ln47_fu_132   |    0    |    17   |
|          |   add_ln51_fu_158   |    0    |    17   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln47_fu_138  |    0    |    11   |
|          |   icmp_ln51_fu_164  |    0    |    11   |
|----------|---------------------|---------|---------|
|   read   |    tmp_read_fu_70   |    0    |    0    |
|----------|---------------------|---------|---------|
|   write  |   grp_write_fu_76   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    j_cast_fu_144    |    0    |    0    |
|   zext   |   j_1_cast_fu_170   |    0    |    0    |
|          | zext_ln174_1_fu_187 |    0    |    0    |
|          |  zext_ln174_fu_204  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln48_fu_149  |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|  or_ln174_1_fu_179  |    0    |    0    |
|          |     or_ln_fu_196    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    56   |
|----------|---------------------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|weights_0|    2   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln47_reg_214    |   10   |
|    add_ln51_reg_222    |   10   |
|    icmp_ln51_reg_227   |    1   |
|       j_1_reg_121      |   10   |
|        j_reg_110       |   10   |
|weights_0_addr_2_reg_231|   10   |
| weights_0_addr_reg_209 |   10   |
|  zext_ln174_1_reg_236  |   64   |
|   zext_ln174_reg_241   |   64   |
+------------------------+--------+
|          Total         |   189  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_76 |  p2  |   4  |  33  |   132  ||    20   |
| grp_access_fu_97 |  p0  |   4  |  10  |   40   ||    20   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   172  ||   1.21  ||    40   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   56   |
|   Memory  |    2   |    -   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   40   |
|  Register |    -   |    -   |   189  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   189  |   96   |
+-----------+--------+--------+--------+--------+
