/****************************************************************************
 *     Copyright (c) 1999-2016, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Feb  8 12:53:15 2016
 *                 Full Compile MD5 Checksum  7c463a9180016920b3e03273285ff33d
 *                     (minus title and desc)
 *                 MD5 Checksum               30fed0099690880293569d98807ed1d8
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     749
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_PM_H__
#define BCHP_PM_H__

/***************************************************************************
 *PM - Peripheral Module Configuration
 ***************************************************************************/
#define BCHP_PM_CONFIG                           0x0040a400 /* [RW] PERIPHERAL MODULE CONFIGURATION REGISTER */
#define BCHP_PM_CLK_CTRL                         0x0040a404 /* [RW] UPG Clock control register */
#define BCHP_PM_RST_CTRL                         0x0040a408 /* [RW] UPG reset control register */

/***************************************************************************
 *CONFIG - PERIPHERAL MODULE CONFIGURATION REGISTER
 ***************************************************************************/
/* PM :: CONFIG :: reserved0 [31:16] */
#define BCHP_PM_CONFIG_reserved0_MASK                              0xffff0000
#define BCHP_PM_CONFIG_reserved0_SHIFT                             16

/* PM :: CONFIG :: testport_sel [15:15] */
#define BCHP_PM_CONFIG_testport_sel_MASK                           0x00008000
#define BCHP_PM_CONFIG_testport_sel_SHIFT                          15
#define BCHP_PM_CONFIG_testport_sel_DEFAULT                        0x00000000

/* PM :: CONFIG :: uc_sir_in [14:14] */
#define BCHP_PM_CONFIG_uc_sir_in_MASK                              0x00004000
#define BCHP_PM_CONFIG_uc_sir_in_SHIFT                             14
#define BCHP_PM_CONFIG_uc_sir_in_DEFAULT                           0x00000000

/* PM :: CONFIG :: ub_sir_in [13:13] */
#define BCHP_PM_CONFIG_ub_sir_in_MASK                              0x00002000
#define BCHP_PM_CONFIG_ub_sir_in_SHIFT                             13
#define BCHP_PM_CONFIG_ub_sir_in_DEFAULT                           0x00000000

/* PM :: CONFIG :: ua_sir_in [12:12] */
#define BCHP_PM_CONFIG_ua_sir_in_MASK                              0x00001000
#define BCHP_PM_CONFIG_ua_sir_in_SHIFT                             12
#define BCHP_PM_CONFIG_ua_sir_in_DEFAULT                           0x00000000

/* PM :: CONFIG :: irb_out_sel [11:10] */
#define BCHP_PM_CONFIG_irb_out_sel_MASK                            0x00000c00
#define BCHP_PM_CONFIG_irb_out_sel_SHIFT                           10
#define BCHP_PM_CONFIG_irb_out_sel_DEFAULT                         0x00000000

/* PM :: CONFIG :: uart_dma_sw_init [09:09] */
#define BCHP_PM_CONFIG_uart_dma_sw_init_MASK                       0x00000200
#define BCHP_PM_CONFIG_uart_dma_sw_init_SHIFT                      9
#define BCHP_PM_CONFIG_uart_dma_sw_init_DEFAULT                    0x00000000

/* PM :: CONFIG :: uart_dma_sw_reset [08:08] */
#define BCHP_PM_CONFIG_uart_dma_sw_reset_MASK                      0x00000100
#define BCHP_PM_CONFIG_uart_dma_sw_reset_SHIFT                     8
#define BCHP_PM_CONFIG_uart_dma_sw_reset_DEFAULT                   0x00000000

/* PM :: CONFIG :: uart_enable_busy_detect [07:07] */
#define BCHP_PM_CONFIG_uart_enable_busy_detect_MASK                0x00000080
#define BCHP_PM_CONFIG_uart_enable_busy_detect_SHIFT               7
#define BCHP_PM_CONFIG_uart_enable_busy_detect_DEFAULT             0x00000000

/* PM :: CONFIG :: uart_disable_busy_wr [06:06] */
#define BCHP_PM_CONFIG_uart_disable_busy_wr_MASK                   0x00000040
#define BCHP_PM_CONFIG_uart_disable_busy_wr_SHIFT                  6
#define BCHP_PM_CONFIG_uart_disable_busy_wr_DEFAULT                0x00000000

/* PM :: CONFIG :: uart_sw_reset [05:05] */
#define BCHP_PM_CONFIG_uart_sw_reset_MASK                          0x00000020
#define BCHP_PM_CONFIG_uart_sw_reset_SHIFT                         5
#define BCHP_PM_CONFIG_uart_sw_reset_DEFAULT                       0x00000000

/* PM :: CONFIG :: uart_clk_sel [04:04] */
#define BCHP_PM_CONFIG_uart_clk_sel_MASK                           0x00000010
#define BCHP_PM_CONFIG_uart_clk_sel_SHIFT                          4
#define BCHP_PM_CONFIG_uart_clk_sel_DEFAULT                        0x00000000

/* PM :: CONFIG :: reserved_for_eco1 [03:02] */
#define BCHP_PM_CONFIG_reserved_for_eco1_MASK                      0x0000000c
#define BCHP_PM_CONFIG_reserved_for_eco1_SHIFT                     2
#define BCHP_PM_CONFIG_reserved_for_eco1_DEFAULT                   0x00000000

/* PM :: CONFIG :: sc_late_sw_reset [01:01] */
#define BCHP_PM_CONFIG_sc_late_sw_reset_MASK                       0x00000002
#define BCHP_PM_CONFIG_sc_late_sw_reset_SHIFT                      1
#define BCHP_PM_CONFIG_sc_late_sw_reset_DEFAULT                    0x00000000

/* PM :: CONFIG :: sc_sw_reset [00:00] */
#define BCHP_PM_CONFIG_sc_sw_reset_MASK                            0x00000001
#define BCHP_PM_CONFIG_sc_sw_reset_SHIFT                           0
#define BCHP_PM_CONFIG_sc_sw_reset_DEFAULT                         0x00000000

/***************************************************************************
 *CLK_CTRL - UPG Clock control register
 ***************************************************************************/
/* PM :: CLK_CTRL :: reserved0 [31:09] */
#define BCHP_PM_CLK_CTRL_reserved0_MASK                            0xfffffe00
#define BCHP_PM_CLK_CTRL_reserved0_SHIFT                           9

/* PM :: CLK_CTRL :: reserved_for_eco1 [08:08] */
#define BCHP_PM_CLK_CTRL_reserved_for_eco1_MASK                    0x00000100
#define BCHP_PM_CLK_CTRL_reserved_for_eco1_SHIFT                   8
#define BCHP_PM_CLK_CTRL_reserved_for_eco1_DEFAULT                 0x00000000

/* PM :: CLK_CTRL :: irb [07:07] */
#define BCHP_PM_CLK_CTRL_irb_MASK                                  0x00000080
#define BCHP_PM_CLK_CTRL_irb_SHIFT                                 7
#define BCHP_PM_CLK_CTRL_irb_DEFAULT                               0x00000001

/* PM :: CLK_CTRL :: gpio [06:06] */
#define BCHP_PM_CLK_CTRL_gpio_MASK                                 0x00000040
#define BCHP_PM_CLK_CTRL_gpio_SHIFT                                6
#define BCHP_PM_CLK_CTRL_gpio_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: timers [05:05] */
#define BCHP_PM_CLK_CTRL_timers_MASK                               0x00000020
#define BCHP_PM_CLK_CTRL_timers_SHIFT                              5
#define BCHP_PM_CLK_CTRL_timers_DEFAULT                            0x00000001

/* PM :: CLK_CTRL :: tmon [04:04] */
#define BCHP_PM_CLK_CTRL_tmon_MASK                                 0x00000010
#define BCHP_PM_CLK_CTRL_tmon_SHIFT                                4
#define BCHP_PM_CLK_CTRL_tmon_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: pwmb [03:03] */
#define BCHP_PM_CLK_CTRL_pwmb_MASK                                 0x00000008
#define BCHP_PM_CLK_CTRL_pwmb_SHIFT                                3
#define BCHP_PM_CLK_CTRL_pwmb_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: pwma [02:02] */
#define BCHP_PM_CLK_CTRL_pwma_MASK                                 0x00000004
#define BCHP_PM_CLK_CTRL_pwma_SHIFT                                2
#define BCHP_PM_CLK_CTRL_pwma_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: bscd [01:01] */
#define BCHP_PM_CLK_CTRL_bscd_MASK                                 0x00000002
#define BCHP_PM_CLK_CTRL_bscd_SHIFT                                1
#define BCHP_PM_CLK_CTRL_bscd_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: bsca [00:00] */
#define BCHP_PM_CLK_CTRL_bsca_MASK                                 0x00000001
#define BCHP_PM_CLK_CTRL_bsca_SHIFT                                0
#define BCHP_PM_CLK_CTRL_bsca_DEFAULT                              0x00000001

/***************************************************************************
 *RST_CTRL - UPG reset control register
 ***************************************************************************/
/* PM :: RST_CTRL :: reserved0 [31:08] */
#define BCHP_PM_RST_CTRL_reserved0_MASK                            0xffffff00
#define BCHP_PM_RST_CTRL_reserved0_SHIFT                           8

/* PM :: RST_CTRL :: irb [07:07] */
#define BCHP_PM_RST_CTRL_irb_MASK                                  0x00000080
#define BCHP_PM_RST_CTRL_irb_SHIFT                                 7
#define BCHP_PM_RST_CTRL_irb_DEFAULT                               0x00000000

/* PM :: RST_CTRL :: gpio [06:06] */
#define BCHP_PM_RST_CTRL_gpio_MASK                                 0x00000040
#define BCHP_PM_RST_CTRL_gpio_SHIFT                                6
#define BCHP_PM_RST_CTRL_gpio_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: timers [05:05] */
#define BCHP_PM_RST_CTRL_timers_MASK                               0x00000020
#define BCHP_PM_RST_CTRL_timers_SHIFT                              5
#define BCHP_PM_RST_CTRL_timers_DEFAULT                            0x00000000

/* PM :: RST_CTRL :: tmon [04:04] */
#define BCHP_PM_RST_CTRL_tmon_MASK                                 0x00000010
#define BCHP_PM_RST_CTRL_tmon_SHIFT                                4
#define BCHP_PM_RST_CTRL_tmon_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: pwmb [03:03] */
#define BCHP_PM_RST_CTRL_pwmb_MASK                                 0x00000008
#define BCHP_PM_RST_CTRL_pwmb_SHIFT                                3
#define BCHP_PM_RST_CTRL_pwmb_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: pwma [02:02] */
#define BCHP_PM_RST_CTRL_pwma_MASK                                 0x00000004
#define BCHP_PM_RST_CTRL_pwma_SHIFT                                2
#define BCHP_PM_RST_CTRL_pwma_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: bscd [01:01] */
#define BCHP_PM_RST_CTRL_bscd_MASK                                 0x00000002
#define BCHP_PM_RST_CTRL_bscd_SHIFT                                1
#define BCHP_PM_RST_CTRL_bscd_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: bsca [00:00] */
#define BCHP_PM_RST_CTRL_bsca_MASK                                 0x00000001
#define BCHP_PM_RST_CTRL_bsca_SHIFT                                0
#define BCHP_PM_RST_CTRL_bsca_DEFAULT                              0x00000000

#endif /* #ifndef BCHP_PM_H__ */

/* End of File */
