###############################################################
#  Generated by:      Cadence Innovus 21.10-p004_1
#  OS:                Linux x86_64(Host ID caen-vnc-mi07.engin.umich.edu)
#  Generated on:      Fri Mar 18 23:40:52 2022
#  Design:            mult_block
#  Command:           report_timing -max_paths 1000 > ${REPORT_PATH}/full_setup_timing.rpt
###############################################################
Path 1: MET Setup Check with Pin clk_r_REG35_S3/CK 
Endpoint:   clk_r_REG35_S3/D           (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG104_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.080
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.731
- Arrival Time                  0.684
= Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG104_S1 | CK ^        |           |       |   0.008 |    0.054 | 
     | mult_x_1_clk_r_REG104_S1 | CK ^ -> Q ^ | DFFHQX1TR | 0.204 |   0.212 |    0.258 | 
     | PLACEDFE_DBTC0_n348      | A ^ -> Y v  | INVX2TR   | 0.057 |   0.269 |    0.315 | 
     | U297                     | A0 v -> Y v | AO21X1TR  | 0.162 |   0.431 |    0.478 | 
     | U192                     | A v -> Y v  | XOR2X1TR  | 0.090 |   0.521 |    0.567 | 
     | U299                     | A v -> Y v  | AND2X2TR  | 0.090 |   0.611 |    0.657 | 
     | U273                     | A v -> Y v  | AND2X2TR  | 0.074 |   0.684 |    0.731 | 
     | clk_r_REG35_S3           | D v         | DFFQX1TR  | 0.000 |   0.684 |    0.731 | 
     +---------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin clk_r_REG26_S2/CK 
Endpoint:   clk_r_REG26_S2/D          (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG72_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.081
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.728
- Arrival Time                  0.681
= Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG72_S1 | CK ^        |           |       |   0.001 |    0.048 | 
     | mult_x_1_clk_r_REG72_S1 | CK ^ -> Q v | DFFHQX2TR | 0.187 |   0.188 |    0.235 | 
     | U331                    | A v -> Y ^  | NOR2X1TR  | 0.108 |   0.296 |    0.343 | 
     | U250                    | B ^ -> S ^  | ADDHX1TR  | 0.083 |   0.379 |    0.426 | 
     | U171                    | A ^ -> Y v  | INVX2TR   | 0.026 |   0.405 |    0.452 | 
     | U164                    | A v -> Y ^  | NAND2X1TR | 0.068 |   0.473 |    0.520 | 
     | U333                    | A ^ -> Y v  | NAND2X1TR | 0.049 |   0.522 |    0.569 | 
     | U288                    | A v -> Y v  | XNOR2X2TR | 0.075 |   0.597 |    0.644 | 
     | U335                    | A v -> Y v  | AND2X2TR  | 0.084 |   0.681 |    0.728 | 
     | clk_r_REG26_S2          | D v         | DFFQX1TR  | 0.000 |   0.681 |    0.728 | 
     +--------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin clk_r_REG48_S4/CK 
Endpoint:   clk_r_REG48_S4/D              (v) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_R_9_clk_r_REG89_S1/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.080
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.729
- Arrival Time                  0.677
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                             |              |             |       |  Time   |   Time   | 
     |-----------------------------+--------------+-------------+-------+---------+----------| 
     | mult_x_1_R_9_clk_r_REG89_S1 | CK ^         |             |       |   0.010 |    0.062 | 
     | mult_x_1_R_9_clk_r_REG89_S1 | CK ^ -> Q v  | DFFHQX1TR   | 0.149 |   0.159 |    0.211 | 
     | U185                        | B v -> Y ^   | NOR2X1TR    | 0.194 |   0.353 |    0.405 | 
     | U314                        | A ^ -> Y v   | NOR2X2TR    | 0.047 |   0.401 |    0.453 | 
     | U411                        | A v -> Y v   | AND2X2TR    | 0.088 |   0.488 |    0.540 | 
     | U222                        | A0N v -> Y v | OAI2BB1X1TR | 0.109 |   0.597 |    0.649 | 
     | U414                        | A v -> Y v   | AND2X2TR    | 0.080 |   0.677 |    0.729 | 
     | clk_r_REG48_S4              | D v          | DFFQX1TR    | 0.000 |   0.677 |    0.729 | 
     +---------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin mult_x_1_clk_r_REG123_S1/CK 
Endpoint:   mult_x_1_clk_r_REG123_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG81_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.062
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.745
- Arrival Time                  0.692
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +-----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                          |             |             |       |  Time   |   Time   | 
     |--------------------------+-------------+-------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG81_S1  | CK ^        |             |       |  -0.000 |    0.052 | 
     | mult_x_1_clk_r_REG81_S1  | CK ^ -> Q v | DFFHQX8TR   | 0.153 |   0.152 |    0.205 | 
     | U238                     | A v -> Y ^  | INVX2TR     | 0.078 |   0.231 |    0.283 | 
     | U128                     | B ^ -> Y ^  | CLKAND2X3TR | 0.128 |   0.359 |    0.411 | 
     | U378                     | B ^ -> CO ^ | ADDFHX2TR   | 0.143 |   0.501 |    0.554 | 
     | U325                     | A ^ -> CO ^ | ADDFHX2TR   | 0.191 |   0.692 |    0.744 | 
     | mult_x_1_clk_r_REG123_S1 | D ^         | DFFHQX2TR   | 0.000 |   0.692 |    0.745 | 
     +-----------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin mult_x_1_clk_r_REG105_S1/CK 
Endpoint:   mult_x_1_clk_r_REG105_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG96_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.100
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.709
- Arrival Time                  0.656
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG96_S1  | CK ^        |           |       |   0.008 |    0.061 | 
     | mult_x_1_clk_r_REG96_S1  | CK ^ -> Q v | DFFHQX1TR | 0.163 |   0.172 |    0.225 | 
     | U293                     | A1 v -> Y ^ | OAI21X1TR | 0.147 |   0.319 |    0.372 | 
     | U231                     | A0 ^ -> Y v | AOI21X1TR | 0.081 |   0.400 |    0.453 | 
     | U151                     | B v -> Y v  | OR2X2TR   | 0.125 |   0.525 |    0.578 | 
     | U143                     | A v -> Y ^  | NAND2X2TR | 0.057 |   0.582 |    0.635 | 
     | U184                     | A ^ -> Y v  | NAND2X1TR | 0.037 |   0.618 |    0.671 | 
     | U189                     | A v -> Y ^  | NAND2X1TR | 0.038 |   0.656 |    0.709 | 
     | mult_x_1_clk_r_REG105_S1 | D ^         | DFFQX1TR  | 0.000 |   0.656 |    0.709 | 
     +---------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin mult_x_1_R_7_clk_r_REG118_S1/CK 
Endpoint:   mult_x_1_R_7_clk_r_REG118_S1/D (v) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_clk_r_REG80_S1/Q      (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.093
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.716
- Arrival Time                  0.660
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG80_S1      | CK ^        |           |       |  -0.001 |    0.056 | 
     | mult_x_1_clk_r_REG80_S1      | CK ^ -> Q v | DFFHQX4TR | 0.156 |   0.155 |    0.211 | 
     | U146                         | B v -> Y ^  | NOR2X2TR  | 0.079 |   0.233 |    0.290 | 
     | U195                         | A ^ -> S ^  | ADDHXLTR  | 0.177 |   0.410 |    0.467 | 
     | U352                         | A ^ -> S v  | ADDFX2TR  | 0.250 |   0.660 |    0.716 | 
     | mult_x_1_R_7_clk_r_REG118_S1 | D v         | DFFHQX1TR | 0.000 |   0.660 |    0.716 | 
     +-------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin clk_r_REG46_S4/CK 
Endpoint:   clk_r_REG46_S4/D          (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG99_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.076
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.734
- Arrival Time                  0.676
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG99_S1 | CK ^        |           |       |   0.011 |    0.068 | 
     | mult_x_1_clk_r_REG99_S1 | CK ^ -> Q ^ | DFFHQX1TR | 0.187 |   0.197 |    0.255 | 
     | U312                    | B0 ^ -> Y v | OAI21X2TR | 0.059 |   0.256 |    0.314 | 
     | U313                    | A0 v -> Y ^ | AOI21X1TR | 0.107 |   0.364 |    0.421 | 
     | U223                    | A ^ -> Y v  | NAND2X2TR | 0.061 |   0.425 |    0.482 | 
     | U218                    | A0 v -> Y ^ | AOI21X1TR | 0.091 |   0.515 |    0.573 | 
     | U236                    | A ^ -> Y ^  | XOR2X1TR  | 0.075 |   0.591 |    0.649 | 
     | U235                    | A ^ -> Y ^  | AND2X2TR  | 0.085 |   0.676 |    0.734 | 
     | clk_r_REG46_S4          | D ^         | DFFHQX1TR | 0.000 |   0.676 |    0.734 | 
     +--------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin mult_x_1_clk_r_REG117_S1/CK 
Endpoint:   mult_x_1_clk_r_REG117_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG70_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.094
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.715
- Arrival Time                  0.657
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG70_S1  | CK ^        |           |       |  -0.000 |    0.058 | 
     | mult_x_1_clk_r_REG70_S1  | CK ^ -> Q v | DFFHQX4TR | 0.159 |   0.158 |    0.217 | 
     | U138                     | B v -> Y ^  | NOR2X1TR  | 0.100 |   0.258 |    0.317 | 
     | U195                     | B ^ -> CO ^ | ADDHXLTR  | 0.134 |   0.393 |    0.451 | 
     | U103                     | B ^ -> S v  | ADDFX1TR  | 0.264 |   0.656 |    0.715 | 
     | mult_x_1_clk_r_REG117_S1 | D v         | DFFHQX1TR | 0.000 |   0.657 |    0.715 | 
     +---------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin clk_r_REG45_S4/CK 
Endpoint:   clk_r_REG45_S4/D          (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG91_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.099
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.710
- Arrival Time                  0.648
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG91_S1 | CK ^        |           |       |   0.009 |    0.071 | 
     | mult_x_1_clk_r_REG91_S1 | CK ^ -> Q v | DFFHQX1TR | 0.180 |   0.189 |    0.251 | 
     | U310                    | B v -> Y ^  | NOR2X2TR  | 0.087 |   0.275 |    0.337 | 
     | U311                    | A ^ -> Y v  | NAND2X2TR | 0.033 |   0.308 |    0.370 | 
     | U237                    | A v -> Y ^  | INVX2TR   | 0.036 |   0.344 |    0.406 | 
     | U172                    | A ^ -> Y v  | NAND2X2TR | 0.031 |   0.375 |    0.437 | 
     | U223                    | B v -> Y ^  | NAND2X2TR | 0.073 |   0.448 |    0.510 | 
     | U221                    | A ^ -> Y v  | INVX2TR   | 0.024 |   0.472 |    0.534 | 
     | U220                    | B v -> Y ^  | XOR2X1TR  | 0.091 |   0.564 |    0.626 | 
     | U416                    | A ^ -> Y ^  | AND2X2TR  | 0.085 |   0.648 |    0.710 | 
     | clk_r_REG45_S4          | D ^         | DFFQX1TR  | 0.000 |   0.648 |    0.710 | 
     +--------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin clk_r_REG16_S15/CK 
Endpoint:   clk_r_REG16_S15/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG41_S2/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.126
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.684
- Arrival Time                  0.621
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                    |             |            |       |  Time   |   Time   | 
     |--------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG41_S2     | CK ^        |            |       |   0.008 |    0.071 | 
     | clk_r_REG41_S2     | CK ^ -> Q ^ | DFFHQX4TR  | 0.173 |   0.182 |    0.244 | 
     | PLACEDFE_OFC1_n421 | A ^ -> Y ^  | CLKBUFX2TR | 0.142 |   0.324 |    0.387 | 
     | U174               | A ^ -> Y v  | INVX2TR    | 0.023 |   0.347 |    0.409 | 
     | U252               | AN v -> Y v | NAND2BX1TR | 0.099 |   0.445 |    0.508 | 
     | U281               | B v -> Y ^  | NOR2BX1TR  | 0.080 |   0.525 |    0.588 | 
     | U405               | B ^ -> Y ^  | XOR2X1TR   | 0.097 |   0.621 |    0.684 | 
     | clk_r_REG16_S15    | D ^         | DFFSX1TR   | 0.000 |   0.621 |    0.684 | 
     +----------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin mult_x_1_R_1_clk_r_REG112_S1/CK 
Endpoint:   mult_x_1_R_1_clk_r_REG112_S1/D (^) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_clk_r_REG70_S1/Q      (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.068
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.741
- Arrival Time                  0.678
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG70_S1      | CK ^        |           |       |  -0.000 |    0.063 | 
     | mult_x_1_clk_r_REG70_S1      | CK ^ -> Q v | DFFHQX4TR | 0.159 |   0.158 |    0.221 | 
     | U138                         | B v -> Y ^  | NOR2X1TR  | 0.100 |   0.258 |    0.321 | 
     | U195                         | B ^ -> CO ^ | ADDHXLTR  | 0.134 |   0.393 |    0.456 | 
     | U103                         | B ^ -> CO ^ | ADDFX1TR  | 0.285 |   0.678 |    0.741 | 
     | mult_x_1_R_1_clk_r_REG112_S1 | D ^         | DFFHQX2TR | 0.000 |   0.678 |    0.741 | 
     +-------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin mult_x_1_clk_r_REG104_S1/CK 
Endpoint:   mult_x_1_clk_r_REG104_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG129_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.086
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.722
- Arrival Time                  0.659
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG129_S1 | CK ^        |           |       |   0.009 |    0.072 | 
     | mult_x_1_clk_r_REG129_S1 | CK ^ -> Q v | DFFHQX1TR | 0.156 |   0.165 |    0.228 | 
     | U260                     | A v -> S v  | ADDFHX1TR | 0.229 |   0.393 |    0.456 | 
     | U246                     | A v -> Y ^  | NOR2X1TR  | 0.118 |   0.511 |    0.574 | 
     | U360                     | B ^ -> Y v  | NOR2X1TR  | 0.052 |   0.564 |    0.627 | 
     | U282                     | A0 v -> Y ^ | AOI21X1TR | 0.095 |   0.658 |    0.721 | 
     | mult_x_1_clk_r_REG104_S1 | D ^         | DFFHQX1TR | 0.000 |   0.659 |    0.722 | 
     +---------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin mult_x_1_clk_r_REG92_S1/CK 
Endpoint:   mult_x_1_clk_r_REG92_S1/D      (^) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_R_2_clk_r_REG112_S1/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.066
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.742
- Arrival Time                  0.679
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_R_2_clk_r_REG112_S1 | CK ^        |           |       |   0.010 |    0.073 | 
     | mult_x_1_R_2_clk_r_REG112_S1 | CK ^ -> Q v | DFFQX1TR  | 0.293 |   0.302 |    0.366 | 
     | U370                         | CI v -> S ^ | ADDFHX2TR | 0.166 |   0.468 |    0.532 | 
     | U355                         | CI ^ -> S v | ADDFHX2TR | 0.143 |   0.611 |    0.674 | 
     | U241                         | A v -> Y ^  | NOR2X1TR  | 0.068 |   0.679 |    0.742 | 
     | mult_x_1_clk_r_REG92_S1      | D ^         | DFFHQX2TR | 0.000 |   0.679 |    0.742 | 
     +-------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin mult_x_1_clk_r_REG109_S1/CK 
Endpoint:   mult_x_1_clk_r_REG109_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG66_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.099
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.710
- Arrival Time                  0.647
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG66_S1  | CK ^        |           |       |   0.000 |    0.063 | 
     | mult_x_1_clk_r_REG66_S1  | CK ^ -> Q ^ | DFFHQX4TR | 0.155 |   0.155 |    0.218 | 
     | U168                     | A ^ -> Y v  | INVX4TR   | 0.047 |   0.203 |    0.266 | 
     | U131                     | A v -> Y ^  | NOR2X2TR  | 0.073 |   0.276 |    0.339 | 
     | U369                     | A ^ -> CO ^ | ADDFHX2TR | 0.233 |   0.508 |    0.572 | 
     | U268                     | B ^ -> CO ^ | ADDFHX2TR | 0.139 |   0.647 |    0.710 | 
     | mult_x_1_clk_r_REG109_S1 | D ^         | DFFQX1TR  | 0.000 |   0.647 |    0.710 | 
     +---------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin mult_x_1_clk_r_REG99_S1/CK 
Endpoint:   mult_x_1_clk_r_REG99_S1/D      (^) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_R_6_clk_r_REG118_S1/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.078
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.733
- Arrival Time                  0.669
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +---------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                              |             |             |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+---------+----------| 
     | mult_x_1_R_6_clk_r_REG118_S1 | CK ^        |             |       |   0.007 |    0.071 | 
     | mult_x_1_R_6_clk_r_REG118_S1 | CK ^ -> Q ^ | DFFHQX1TR   | 0.193 |   0.200 |    0.264 | 
     | U156                         | A1 ^ -> Y v | OAI21X1TR   | 0.051 |   0.251 |    0.315 | 
     | U132                         | B0 v -> Y ^ | OAI2BB1X1TR | 0.072 |   0.323 |    0.387 | 
     | U357                         | B ^ -> S v  | ADDFX2TR    | 0.283 |   0.605 |    0.669 | 
     | U199                         | B v -> Y ^  | NAND2X1TR   | 0.063 |   0.669 |    0.733 | 
     | mult_x_1_clk_r_REG99_S1      | D ^         | DFFHQX1TR   | 0.000 |   0.669 |    0.733 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin mult_x_1_clk_r_REG121_S1/CK 
Endpoint:   mult_x_1_clk_r_REG121_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG69_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.099
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.710
- Arrival Time                  0.646
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG69_S1  | CK ^        |           |       |   0.000 |    0.065 | 
     | mult_x_1_clk_r_REG69_S1  | CK ^ -> Q v | DFFHQX4TR | 0.158 |   0.158 |    0.222 | 
     | U130                     | B v -> Y ^  | NOR2X1TR  | 0.114 |   0.273 |    0.337 | 
     | U375                     | A ^ -> CO ^ | ADDFHX2TR | 0.233 |   0.505 |    0.569 | 
     | U269                     | B ^ -> S ^  | ADDFHX2TR | 0.141 |   0.646 |    0.710 | 
     | mult_x_1_clk_r_REG121_S1 | D ^         | DFFQX1TR  | 0.000 |   0.646 |    0.710 | 
     +---------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin mult_x_1_clk_r_REG122_S1/CK 
Endpoint:   mult_x_1_clk_r_REG122_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG80_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.079
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.730
- Arrival Time                  0.666
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG80_S1  | CK ^        |           |       |  -0.001 |    0.063 | 
     | mult_x_1_clk_r_REG80_S1  | CK ^ -> Q v | DFFHQX4TR | 0.156 |   0.155 |    0.219 | 
     | U146                     | B v -> Y ^  | NOR2X2TR  | 0.079 |   0.233 |    0.298 | 
     | U195                     | A ^ -> S ^  | ADDHXLTR  | 0.177 |   0.410 |    0.475 | 
     | U352                     | A ^ -> CO ^ | ADDFX2TR  | 0.255 |   0.666 |    0.730 | 
     | mult_x_1_clk_r_REG122_S1 | D ^         | DFFHQX1TR | 0.000 |   0.666 |    0.730 | 
     +---------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin mult_x_1_clk_r_REG120_S1/CK 
Endpoint:   mult_x_1_clk_r_REG120_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG69_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.100
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.709
- Arrival Time                  0.644
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG69_S1  | CK ^        |           |       |   0.000 |    0.065 | 
     | mult_x_1_clk_r_REG69_S1  | CK ^ -> Q v | DFFHQX4TR | 0.158 |   0.158 |    0.223 | 
     | U130                     | B v -> Y ^  | NOR2X1TR  | 0.114 |   0.273 |    0.337 | 
     | U375                     | A ^ -> CO ^ | ADDFHX2TR | 0.233 |   0.505 |    0.570 | 
     | U269                     | B ^ -> CO ^ | ADDFHX2TR | 0.139 |   0.644 |    0.709 | 
     | mult_x_1_clk_r_REG120_S1 | D ^         | DFFQX1TR  | 0.000 |   0.644 |    0.709 | 
     +---------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin R_10_clk_r_REG31_S1/CK 
Endpoint:   R_10_clk_r_REG31_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.111
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.699
- Arrival Time                  0.634
= Slack Time                    0.066
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.047
     = Beginpoint Arrival Time            0.147
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset ^    |            |       |   0.147 |    0.212 | 
     | PLACEDFE_OFC4_reset | A ^ -> Y v | CLKINVX4TR | 0.144 |   0.291 |    0.356 | 
     | PLACEDFE_OFC5_reset | A v -> Y v | BUFX4TR    | 0.160 |   0.451 |    0.516 | 
     | PLACEDFE_OFC6_reset | A v -> Y v | CLKBUFX2TR | 0.182 |   0.633 |    0.699 | 
     | R_10_clk_r_REG31_S1 | D v        | DFFQX4TR   | 0.001 |   0.634 |    0.699 | 
     +----------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin mult_x_1_clk_r_REG110_S1/CK 
Endpoint:   mult_x_1_clk_r_REG110_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG81_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.076
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.734
- Arrival Time                  0.668
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG81_S1  | CK ^        |           |       |  -0.000 |    0.066 | 
     | mult_x_1_clk_r_REG81_S1  | CK ^ -> Q v | DFFHQX8TR | 0.153 |   0.152 |    0.218 | 
     | U365                     | B v -> Y ^  | NOR2X1TR  | 0.110 |   0.263 |    0.329 | 
     | U368                     | A ^ -> S v  | ADDFX2TR  | 0.251 |   0.514 |    0.580 | 
     | U268                     | CI v -> S ^ | ADDFHX2TR | 0.154 |   0.668 |    0.734 | 
     | mult_x_1_clk_r_REG110_S1 | D ^         | DFFHQX1TR | 0.000 |   0.668 |    0.734 | 
     +---------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin mult_x_1_clk_r_REG124_S1/CK 
Endpoint:   mult_x_1_clk_r_REG124_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG81_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.050
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.757
- Arrival Time                  0.691
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +-----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                          |             |             |       |  Time   |   Time   | 
     |--------------------------+-------------+-------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG81_S1  | CK ^        |             |       |  -0.000 |    0.066 | 
     | mult_x_1_clk_r_REG81_S1  | CK ^ -> Q v | DFFHQX8TR   | 0.153 |   0.152 |    0.218 | 
     | U238                     | A v -> Y ^  | INVX2TR     | 0.078 |   0.231 |    0.297 | 
     | U128                     | B ^ -> Y ^  | CLKAND2X3TR | 0.128 |   0.359 |    0.425 | 
     | U378                     | B ^ -> CO ^ | ADDFHX2TR   | 0.143 |   0.501 |    0.568 | 
     | U325                     | A ^ -> S ^  | ADDFHX2TR   | 0.189 |   0.690 |    0.757 | 
     | mult_x_1_clk_r_REG124_S1 | D ^         | DFFHQX4TR   | 0.000 |   0.691 |    0.757 | 
     +-----------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin mult_x_1_clk_r_REG100_S1/CK 
Endpoint:   mult_x_1_clk_r_REG100_S1/D     (^) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_R_2_clk_r_REG112_S1/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.078
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.730
- Arrival Time                  0.664
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_R_2_clk_r_REG112_S1 | CK ^        |           |       |   0.010 |    0.076 | 
     | mult_x_1_R_2_clk_r_REG112_S1 | CK ^ -> Q v | DFFQX1TR  | 0.293 |   0.302 |    0.369 | 
     | U370                         | CI v -> S ^ | ADDFHX2TR | 0.166 |   0.468 |    0.535 | 
     | U355                         | CI ^ -> S v | ADDFHX2TR | 0.143 |   0.611 |    0.678 | 
     | U190                         | B v -> Y ^  | NAND2X1TR | 0.052 |   0.664 |    0.730 | 
     | mult_x_1_clk_r_REG100_S1     | D ^         | DFFHQX1TR | 0.000 |   0.664 |    0.730 | 
     +-------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin mult_x_1_clk_r_REG93_S1/CK 
Endpoint:   mult_x_1_clk_r_REG93_S1/D      (^) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_R_6_clk_r_REG118_S1/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.065
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.745
- Arrival Time                  0.675
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +---------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                              |             |             |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+---------+----------| 
     | mult_x_1_R_6_clk_r_REG118_S1 | CK ^        |             |       |   0.007 |    0.078 | 
     | mult_x_1_R_6_clk_r_REG118_S1 | CK ^ -> Q ^ | DFFHQX1TR   | 0.193 |   0.200 |    0.271 | 
     | U156                         | A1 ^ -> Y v | OAI21X1TR   | 0.051 |   0.251 |    0.322 | 
     | U132                         | B0 v -> Y ^ | OAI2BB1X1TR | 0.072 |   0.323 |    0.393 | 
     | U357                         | B ^ -> S v  | ADDFX2TR    | 0.283 |   0.605 |    0.676 | 
     | U96                          | A v -> Y ^  | NOR2X1TR    | 0.069 |   0.675 |    0.745 | 
     | mult_x_1_clk_r_REG93_S1      | D ^         | DFFHQX2TR   | 0.000 |   0.675 |    0.745 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin mult_x_1_clk_r_REG90_S1/CK 
Endpoint:   mult_x_1_clk_r_REG90_S1/D      (^) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_R_2_clk_r_REG112_S1/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.080
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.729
- Arrival Time                  0.658
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                              |              |            |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+---------+----------| 
     | mult_x_1_R_2_clk_r_REG112_S1 | CK ^         |            |       |   0.010 |    0.080 | 
     | mult_x_1_R_2_clk_r_REG112_S1 | CK ^ -> Q v  | DFFQX1TR   | 0.293 |   0.302 |    0.373 | 
     | U370                         | CI v -> CO v | ADDFHX2TR  | 0.117 |   0.419 |    0.490 | 
     | U256                         | C v -> CO v  | CMPR32X2TR | 0.170 |   0.589 |    0.659 | 
     | U354                         | A v -> Y ^   | NAND2X1TR  | 0.070 |   0.658 |    0.729 | 
     | mult_x_1_clk_r_REG90_S1      | D ^          | DFFHQX1TR  | 0.000 |   0.658 |    0.729 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin clk_r_REG47_S4/CK 
Endpoint:   clk_r_REG47_S4/D          (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG99_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.051
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.758
- Arrival Time                  0.686
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG99_S1 | CK ^        |           |       |   0.011 |    0.083 | 
     | mult_x_1_clk_r_REG99_S1 | CK ^ -> Q ^ | DFFHQX1TR | 0.187 |   0.197 |    0.269 | 
     | U312                    | B0 ^ -> Y v | OAI21X2TR | 0.059 |   0.256 |    0.328 | 
     | U313                    | A0 v -> Y ^ | AOI21X1TR | 0.107 |   0.364 |    0.436 | 
     | U223                    | A ^ -> Y v  | NAND2X2TR | 0.061 |   0.425 |    0.497 | 
     | U219                    | A0 v -> Y ^ | AOI21X1TR | 0.101 |   0.526 |    0.598 | 
     | U126                    | A ^ -> Y ^  | XOR2X2TR  | 0.077 |   0.603 |    0.675 | 
     | U92                     | A ^ -> Y ^  | AND2X2TR  | 0.083 |   0.686 |    0.758 | 
     | clk_r_REG47_S4          | D ^         | DFFHQX8TR | 0.000 |   0.686 |    0.758 | 
     +--------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin mult_x_1_clk_r_REG116_S1/CK 
Endpoint:   mult_x_1_clk_r_REG116_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG82_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.073
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.736
- Arrival Time                  0.662
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG82_S1  | CK ^        |           |       |   0.001 |    0.075 | 
     | mult_x_1_clk_r_REG82_S1  | CK ^ -> Q v | DFFHQX4TR | 0.161 |   0.162 |    0.236 | 
     | U371                     | A v -> Y ^  | NOR2X1TR  | 0.103 |   0.265 |    0.339 | 
     | U376                     | A ^ -> CO ^ | ADDFHX1TR | 0.270 |   0.534 |    0.608 | 
     | U214                     | B ^ -> Y ^  | XOR2X1TR  | 0.128 |   0.662 |    0.736 | 
     | mult_x_1_clk_r_REG116_S1 | D ^         | DFFHQX8TR | 0.000 |   0.662 |    0.736 | 
     +---------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin mult_x_1_clk_r_REG115_S1/CK 
Endpoint:   mult_x_1_clk_r_REG115_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG82_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.101
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.708
- Arrival Time                  0.634
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                          |              |             |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG82_S1  | CK ^         |             |       |   0.001 |    0.076 | 
     | mult_x_1_clk_r_REG82_S1  | CK ^ -> Q v  | DFFHQX4TR   | 0.161 |   0.162 |    0.237 | 
     | U371                     | A v -> Y ^   | NOR2X1TR    | 0.103 |   0.265 |    0.339 | 
     | U376                     | A ^ -> CO ^  | ADDFHX1TR   | 0.270 |   0.534 |    0.609 | 
     | U93                      | A1N ^ -> Y ^ | OAI2BB1X1TR | 0.099 |   0.634 |    0.708 | 
     | mult_x_1_clk_r_REG115_S1 | D ^          | DFFQX1TR    | 0.000 |   0.634 |    0.708 | 
     +------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin mult_x_1_clk_r_REG127_S1/CK 
Endpoint:   mult_x_1_clk_r_REG127_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG77_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.078
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.730
- Arrival Time                  0.655
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG77_S1  | CK ^        |           |       |  -0.000 |    0.074 | 
     | mult_x_1_clk_r_REG77_S1  | CK ^ -> Q v | DFFHQX4TR | 0.156 |   0.156 |    0.231 | 
     | U322                     | B v -> Y ^  | NOR2X2TR  | 0.089 |   0.245 |    0.320 | 
     | U179                     | A ^ -> S ^  | ADDHX1TR  | 0.098 |   0.343 |    0.418 | 
     | U378                     | CI ^ -> S v | ADDFHX2TR | 0.144 |   0.488 |    0.562 | 
     | U289                     | CI v -> S ^ | ADDFHX1TR | 0.167 |   0.655 |    0.730 | 
     | mult_x_1_clk_r_REG127_S1 | D ^         | DFFHQX1TR | 0.000 |   0.655 |    0.730 | 
     +---------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin mult_x_1_clk_r_REG84_S1/CK 
Endpoint:   mult_x_1_clk_r_REG84_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG81_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.102
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.708
- Arrival Time                  0.633
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG81_S1 | CK ^         |           |       |  -0.000 |    0.074 | 
     | mult_x_1_clk_r_REG81_S1 | CK ^ -> Q ^  | DFFHQX8TR | 0.148 |   0.148 |    0.223 | 
     | U238                    | A ^ -> Y v   | INVX2TR   | 0.047 |   0.195 |    0.269 | 
     | U233                    | AN v -> Y v  | NOR2BX1TR | 0.113 |   0.307 |    0.382 | 
     | U265                    | CI v -> CO v | ADDFHX1TR | 0.150 |   0.457 |    0.532 | 
     | U329                    | CI v -> CO v | ADDFHX2TR | 0.122 |   0.579 |    0.654 | 
     | U259                    | A v -> Y ^   | NOR2X1TR  | 0.054 |   0.633 |    0.708 | 
     | mult_x_1_clk_r_REG84_S1 | D ^          | DFFQX1TR  | 0.000 |   0.633 |    0.708 | 
     +---------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin clk_r_REG17_S15/CK 
Endpoint:   clk_r_REG17_S15/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG44_S4/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.126
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.683
- Arrival Time                  0.603
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG44_S4  | CK ^        |          |       |   0.011 |    0.091 | 
     | clk_r_REG44_S4  | CK ^ -> Q v | DFFQX1TR | 0.275 |   0.286 |    0.366 | 
     | U343            | A v -> Y v  | AND2X2TR | 0.080 |   0.366 |    0.446 | 
     | U344            | A v -> Y v  | AND2X2TR | 0.078 |   0.444 |    0.524 | 
     | U254            | A v -> Y v  | AND2X2TR | 0.079 |   0.523 |    0.603 | 
     | U345            | B v -> Y ^  | XOR2X1TR | 0.080 |   0.603 |    0.683 | 
     | clk_r_REG17_S15 | D ^         | DFFSX2TR | 0.000 |   0.603 |    0.683 | 
     +-----------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin clk_r_REG21_S19/CK 
Endpoint:   clk_r_REG21_S19/D     (^) checked with  leading edge of 'clk'
Beginpoint: R_11_clk_r_REG38_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.126
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.684
- Arrival Time                  0.602
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                     |             |             |       |  Time   |   Time   | 
     |---------------------+-------------+-------------+-------+---------+----------| 
     | R_11_clk_r_REG38_S3 | CK ^        |             |       |   0.008 |    0.091 | 
     | R_11_clk_r_REG38_S3 | CK ^ -> Q ^ | DFFHQX1TR   | 0.255 |   0.263 |    0.346 | 
     | U349                | B ^ -> Y ^  | AND2X2TR    | 0.090 |   0.353 |    0.436 | 
     | U262                | A ^ -> Y ^  | CLKAND2X2TR | 0.093 |   0.446 |    0.529 | 
     | U350                | A ^ -> Y ^  | AND2X2TR    | 0.072 |   0.518 |    0.601 | 
     | U351                | B ^ -> Y ^  | XOR2X1TR    | 0.084 |   0.602 |    0.684 | 
     | clk_r_REG21_S19     | D ^         | DFFSX2TR    | 0.000 |   0.602 |    0.684 | 
     +------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin clk_r_REG12_S11/CK 
Endpoint:   clk_r_REG12_S11/D    (^) checked with  leading edge of 'clk'
Beginpoint: R_3_clk_r_REG38_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.126
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.683
- Arrival Time                  0.599
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                    |             |          |       |  Time   |   Time   | 
     |--------------------+-------------+----------+-------+---------+----------| 
     | R_3_clk_r_REG38_S3 | CK ^        |          |       |   0.008 |    0.092 | 
     | R_3_clk_r_REG38_S3 | CK ^ -> Q v | DFFQX1TR | 0.273 |   0.281 |    0.365 | 
     | U209               | A v -> Y v  | AND2X2TR | 0.080 |   0.361 |    0.445 | 
     | U308               | A v -> Y v  | AND2X2TR | 0.079 |   0.441 |    0.524 | 
     | U309               | A v -> Y v  | AND2X2TR | 0.079 |   0.520 |    0.603 | 
     | U108               | B v -> Y ^  | XOR2X1TR | 0.079 |   0.599 |    0.683 | 
     | clk_r_REG12_S11    | D ^         | DFFSX2TR | 0.000 |   0.599 |    0.683 | 
     +--------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin clk_r_REG18_S16/CK 
Endpoint:   clk_r_REG18_S16/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG45_S4/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.126
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.683
- Arrival Time                  0.599
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG45_S4  | CK ^        |          |       |   0.010 |    0.094 | 
     | clk_r_REG45_S4  | CK ^ -> Q v | DFFQX1TR | 0.274 |   0.283 |    0.367 | 
     | U346            | A v -> Y v  | AND2X2TR | 0.081 |   0.364 |    0.448 | 
     | U347            | A v -> Y v  | AND2X2TR | 0.078 |   0.442 |    0.526 | 
     | U255            | A v -> Y v  | AND2X2TR | 0.078 |   0.520 |    0.604 | 
     | U348            | B v -> Y ^  | XOR2X1TR | 0.080 |   0.599 |    0.683 | 
     | clk_r_REG18_S16 | D ^         | DFFSX2TR | 0.000 |   0.599 |    0.683 | 
     +-----------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin clk_r_REG19_S17/CK 
Endpoint:   clk_r_REG19_S17/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG22_S20/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.126
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.684
- Arrival Time                  0.597
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG22_S20 | CK ^        |          |       |   0.010 |    0.096 | 
     | clk_r_REG22_S20 | CK ^ -> Q v | DFFRX1TR | 0.328 |   0.338 |    0.424 | 
     | U341            | A v -> Y ^  | XOR2X1TR | 0.158 |   0.496 |    0.582 | 
     | U342            | A ^ -> Y ^  | XOR2X1TR | 0.102 |   0.597 |    0.684 | 
     | clk_r_REG19_S17 | D ^         | DFFSX2TR | 0.000 |   0.597 |    0.684 | 
     +-----------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin mult_x_1_clk_r_REG114_S1/CK 
Endpoint:   mult_x_1_clk_r_REG114_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG69_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.102
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.708
- Arrival Time                  0.621
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG69_S1  | CK ^         |           |       |   0.000 |    0.088 | 
     | mult_x_1_clk_r_REG69_S1  | CK ^ -> Q v  | DFFHQX4TR | 0.158 |   0.158 |    0.245 | 
     | U158                     | B v -> Y ^   | NOR2X1TR  | 0.117 |   0.275 |    0.362 | 
     | U374                     | A ^ -> CO ^  | ADDFHX2TR | 0.214 |   0.489 |    0.576 | 
     | U101                     | CI ^ -> CO ^ | ADDFX2TR  | 0.131 |   0.620 |    0.708 | 
     | mult_x_1_clk_r_REG114_S1 | D ^          | DFFQX1TR  | 0.000 |   0.621 |    0.708 | 
     +----------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin mult_x_1_clk_r_REG91_S1/CK 
Endpoint:   mult_x_1_clk_r_REG91_S1/D  (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG120_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.079
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.729
- Arrival Time                  0.641
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG120_S1 | CK ^         |           |       |   0.009 |    0.097 | 
     | mult_x_1_clk_r_REG120_S1 | CK ^ -> Q v  | DFFQX1TR  | 0.283 |   0.292 |    0.380 | 
     | U356                     | CI v -> CO v | ADDFHX2TR | 0.137 |   0.429 |    0.517 | 
     | U355                     | B v -> CO v  | ADDFHX2TR | 0.157 |   0.586 |    0.674 | 
     | U248                     | A v -> Y ^   | NOR2X1TR  | 0.055 |   0.641 |    0.729 | 
     | mult_x_1_clk_r_REG91_S1  | D ^          | DFFHQX1TR | 0.000 |   0.641 |    0.729 | 
     +----------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin mult_x_1_clk_r_REG126_S1/CK 
Endpoint:   mult_x_1_clk_r_REG126_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG70_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.082
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.726
- Arrival Time                  0.638
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                          |             |            |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG70_S1  | CK ^        |            |       |  -0.000 |    0.088 | 
     | mult_x_1_clk_r_REG70_S1  | CK ^ -> Q ^ | DFFHQX4TR  | 0.180 |   0.180 |    0.268 | 
     | U160                     | A ^ -> Y v  | CLKINVX2TR | 0.041 |   0.220 |    0.308 | 
     | U183                     | A v -> Y v  | AND2X2TR   | 0.104 |   0.324 |    0.412 | 
     | U379                     | B v -> CO v | ADDFHX2TR  | 0.152 |   0.476 |    0.564 | 
     | U289                     | B v -> CO v | ADDFHX1TR  | 0.162 |   0.638 |    0.726 | 
     | mult_x_1_clk_r_REG126_S1 | D v         | DFFHQX1TR  | 0.000 |   0.638 |    0.726 | 
     +----------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin mult_x_1_clk_r_REG85_S1/CK 
Endpoint:   mult_x_1_clk_r_REG85_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG81_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.100
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.709
- Arrival Time                  0.620
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG81_S1 | CK ^         |           |       |  -0.000 |    0.089 | 
     | mult_x_1_clk_r_REG81_S1 | CK ^ -> Q ^  | DFFHQX8TR | 0.148 |   0.148 |    0.237 | 
     | U238                    | A ^ -> Y v   | INVX2TR   | 0.047 |   0.195 |    0.284 | 
     | U233                    | AN v -> Y v  | NOR2BX1TR | 0.113 |   0.307 |    0.396 | 
     | U265                    | CI v -> CO v | ADDFHX1TR | 0.150 |   0.457 |    0.546 | 
     | U329                    | CI v -> CO v | ADDFHX2TR | 0.122 |   0.579 |    0.668 | 
     | U266                    | A v -> Y ^   | NAND2X1TR | 0.041 |   0.620 |    0.709 | 
     | mult_x_1_clk_r_REG85_S1 | D ^          | DFFQX1TR  | 0.000 |   0.620 |    0.709 | 
     +---------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin mult_x_1_clk_r_REG132_S1/CK 
Endpoint:   mult_x_1_clk_r_REG132_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG82_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.102
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.707
- Arrival Time                  0.616
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                          |              |             |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG82_S1  | CK ^         |             |       |   0.001 |    0.092 | 
     | mult_x_1_clk_r_REG82_S1  | CK ^ -> Q v  | DFFHQX4TR   | 0.161 |   0.162 |    0.253 | 
     | U364                     | A v -> Y ^   | NOR2X1TR    | 0.101 |   0.262 |    0.353 | 
     | U380                     | B ^ -> S ^   | ADDHX1TR    | 0.100 |   0.363 |    0.454 | 
     | U382                     | B ^ -> CO ^  | ADDFHX2TR   | 0.162 |   0.525 |    0.616 | 
     | U94                      | A0N ^ -> Y ^ | OAI2BB1X1TR | 0.091 |   0.616 |    0.707 | 
     | mult_x_1_clk_r_REG132_S1 | D ^          | DFFQX1TR    | 0.000 |   0.616 |    0.707 | 
     +------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin mult_x_1_clk_r_REG133_S1/CK 
Endpoint:   mult_x_1_clk_r_REG133_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG82_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.091
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.717
- Arrival Time                  0.622
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG82_S1  | CK ^        |           |       |   0.001 |    0.096 | 
     | mult_x_1_clk_r_REG82_S1  | CK ^ -> Q v | DFFHQX4TR | 0.161 |   0.162 |    0.257 | 
     | U364                     | A v -> Y ^  | NOR2X1TR  | 0.101 |   0.262 |    0.358 | 
     | U380                     | B ^ -> S ^  | ADDHX1TR  | 0.100 |   0.363 |    0.458 | 
     | U382                     | B ^ -> CO ^ | ADDFHX2TR | 0.162 |   0.525 |    0.620 | 
     | U100                     | B ^ -> Y ^  | XOR2X1TR  | 0.097 |   0.621 |    0.717 | 
     | mult_x_1_clk_r_REG133_S1 | D ^         | DFFHQX1TR | 0.000 |   0.622 |    0.717 | 
     +---------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin mult_x_1_clk_r_REG102_S1/CK 
Endpoint:   mult_x_1_clk_r_REG102_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG120_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.078
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.731
- Arrival Time                  0.634
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG120_S1 | CK ^         |           |       |   0.009 |    0.106 | 
     | mult_x_1_clk_r_REG120_S1 | CK ^ -> Q v  | DFFQX1TR  | 0.283 |   0.292 |    0.389 | 
     | U356                     | CI v -> CO v | ADDFHX2TR | 0.137 |   0.429 |    0.526 | 
     | U355                     | B v -> CO v  | ADDFHX2TR | 0.157 |   0.586 |    0.683 | 
     | U193                     | A v -> Y ^   | NAND2X1TR | 0.048 |   0.634 |    0.731 | 
     | mult_x_1_clk_r_REG102_S1 | D ^          | DFFHQX1TR | 0.000 |   0.634 |    0.731 | 
     +----------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin clk_r_REG15_S14/CK 
Endpoint:   clk_r_REG15_S14/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG41_S2/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.126
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.684
- Arrival Time                  0.587
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                    |             |            |       |  Time   |   Time   | 
     |--------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG41_S2     | CK ^        |            |       |   0.008 |    0.105 | 
     | clk_r_REG41_S2     | CK ^ -> Q v | DFFHQX4TR  | 0.157 |   0.166 |    0.262 | 
     | PLACEDFE_OFC1_n421 | A v -> Y v  | CLKBUFX2TR | 0.143 |   0.309 |    0.406 | 
     | U304               | B v -> Y v  | AND2X2TR   | 0.114 |   0.423 |    0.520 | 
     | U305               | A v -> Y v  | AND2X2TR   | 0.079 |   0.501 |    0.598 | 
     | U109               | B v -> Y ^  | XOR2X1TR   | 0.086 |   0.587 |    0.684 | 
     | clk_r_REG15_S14    | D ^         | DFFSX2TR   | 0.000 |   0.587 |    0.684 | 
     +----------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin mult_x_1_clk_r_REG87_S1/CK 
Endpoint:   mult_x_1_clk_r_REG87_S1/D  (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG108_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.102
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.707
- Arrival Time                  0.609
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                          |             |            |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG108_S1 | CK ^        |            |       |   0.010 |    0.108 | 
     | mult_x_1_clk_r_REG108_S1 | CK ^ -> Q v | DFFQX1TR   | 0.286 |   0.296 |    0.394 | 
     | U353                     | B v -> CO v | CMPR32X2TR | 0.248 |   0.543 |    0.641 | 
     | U205                     | A v -> Y ^  | NOR2X1TR   | 0.066 |   0.609 |    0.707 | 
     | mult_x_1_clk_r_REG87_S1  | D ^         | DFFQX1TR   | 0.000 |   0.609 |    0.707 | 
     +----------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin mult_x_1_clk_r_REG95_S1/CK 
Endpoint:   mult_x_1_clk_r_REG95_S1/D  (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG129_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.102
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.707
- Arrival Time                  0.608
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                          |             |            |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG129_S1 | CK ^        |            |       |   0.009 |    0.108 | 
     | mult_x_1_clk_r_REG129_S1 | CK ^ -> Q v | DFFHQX1TR  | 0.156 |   0.165 |    0.264 | 
     | U260                     | A v -> S v  | ADDFHX1TR  | 0.229 |   0.393 |    0.492 | 
     | U246                     | A v -> Y ^  | NOR2X1TR   | 0.118 |   0.511 |    0.610 | 
     | U245                     | AN ^ -> Y ^ | NAND2BX1TR | 0.097 |   0.608 |    0.707 | 
     | mult_x_1_clk_r_REG95_S1  | D ^         | DFFQX1TR   | 0.000 |   0.608 |    0.707 | 
     +----------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin clk_r_REG20_S18/CK 
Endpoint:   clk_r_REG20_S18/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG41_S2/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.127
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.683
- Arrival Time                  0.584
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                    |             |            |       |  Time   |   Time   | 
     |--------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG41_S2     | CK ^        |            |       |   0.008 |    0.108 | 
     | clk_r_REG41_S2     | CK ^ -> Q v | DFFHQX4TR  | 0.157 |   0.166 |    0.265 | 
     | PLACEDFE_OFC1_n421 | A v -> Y v  | CLKBUFX2TR | 0.143 |   0.309 |    0.409 | 
     | U338               | B v -> Y v  | AND2X2TR   | 0.114 |   0.423 |    0.522 | 
     | U339               | A v -> Y v  | AND2X2TR   | 0.079 |   0.502 |    0.602 | 
     | U340               | B v -> Y ^  | XOR2X1TR   | 0.081 |   0.584 |    0.683 | 
     | clk_r_REG20_S18    | D ^         | DFFSX2TR   | 0.000 |   0.584 |    0.683 | 
     +----------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin mult_x_1_clk_r_REG107_S1/CK 
Endpoint:   mult_x_1_clk_r_REG107_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG81_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.083
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.727
- Arrival Time                  0.625
= Slack Time                    0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG81_S1  | CK ^         |           |       |  -0.000 |    0.101 | 
     | mult_x_1_clk_r_REG81_S1  | CK ^ -> Q v  | DFFHQX8TR | 0.153 |   0.152 |    0.254 | 
     | U238                     | A v -> Y ^   | INVX2TR   | 0.078 |   0.231 |    0.332 | 
     | U233                     | AN ^ -> Y ^  | NOR2BX1TR | 0.128 |   0.358 |    0.460 | 
     | U265                     | CI ^ -> CO ^ | ADDFHX1TR | 0.132 |   0.490 |    0.591 | 
     | U329                     | CI ^ -> S v  | ADDFHX2TR | 0.135 |   0.625 |    0.726 | 
     | mult_x_1_clk_r_REG107_S1 | D v          | DFFQX1TR  | 0.000 |   0.625 |    0.727 | 
     +----------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin mult_x_1_R_2_clk_r_REG112_S1/CK 
Endpoint:   mult_x_1_R_2_clk_r_REG112_S1/D (v) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_clk_r_REG69_S1/Q      (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.092
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.717
- Arrival Time                  0.611
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG69_S1      | CK ^        |           |       |   0.000 |    0.106 | 
     | mult_x_1_clk_r_REG69_S1      | CK ^ -> Q v | DFFHQX4TR | 0.158 |   0.158 |    0.264 | 
     | U158                         | B v -> Y ^  | NOR2X1TR  | 0.117 |   0.275 |    0.381 | 
     | U374                         | A ^ -> CO ^ | ADDFHX2TR | 0.214 |   0.489 |    0.595 | 
     | U101                         | CI ^ -> S v | ADDFX2TR  | 0.122 |   0.611 |    0.717 | 
     | mult_x_1_R_2_clk_r_REG112_S1 | D v         | DFFQX1TR  | 0.000 |   0.611 |    0.717 | 
     +-------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin mult_x_1_clk_r_REG88_S1/CK 
Endpoint:   mult_x_1_clk_r_REG88_S1/D  (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG108_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.101
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.708
- Arrival Time                  0.602
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                          |             |            |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG108_S1 | CK ^        |            |       |   0.010 |    0.116 | 
     | mult_x_1_clk_r_REG108_S1 | CK ^ -> Q v | DFFQX1TR   | 0.286 |   0.296 |    0.402 | 
     | U353                     | B v -> CO v | CMPR32X2TR | 0.248 |   0.543 |    0.650 | 
     | U95                      | A v -> Y ^  | NAND2X1TR  | 0.058 |   0.602 |    0.708 | 
     | mult_x_1_clk_r_REG88_S1  | D ^         | DFFQX1TR   | 0.000 |   0.602 |    0.708 | 
     +----------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin mult_x_1_clk_r_REG98_S1/CK 
Endpoint:   mult_x_1_clk_r_REG98_S1/D      (^) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_R_6_clk_r_REG118_S1/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.068
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.742
- Arrival Time                  0.635
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_R_6_clk_r_REG118_S1 | CK ^        |           |       |   0.007 |    0.115 | 
     | mult_x_1_R_6_clk_r_REG118_S1 | CK ^ -> Q v | DFFHQX1TR | 0.180 |   0.187 |    0.294 | 
     | U161                         | A v -> Y v  | XOR2X1TR  | 0.097 |   0.283 |    0.391 | 
     | U226                         | A v -> Y ^  | XOR2X1TR  | 0.103 |   0.386 |    0.494 | 
     | U385                         | CI ^ -> S v | ADDFX2TR  | 0.170 |   0.556 |    0.664 | 
     | U242                         | A v -> Y ^  | NOR2X1TR  | 0.079 |   0.635 |    0.742 | 
     | mult_x_1_clk_r_REG98_S1      | D ^         | DFFHQX2TR | 0.000 |   0.635 |    0.742 | 
     +-------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin clk_r_REG44_S4/CK 
Endpoint:   clk_r_REG44_S4/D          (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG93_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.080
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.731
- Arrival Time                  0.621
= Slack Time                    0.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG93_S1 | CK ^        |           |       |   0.011 |    0.120 | 
     | mult_x_1_clk_r_REG93_S1 | CK ^ -> Q v | DFFHQX2TR | 0.164 |   0.174 |    0.284 | 
     | U312                    | A0 v -> Y ^ | OAI21X2TR | 0.117 |   0.292 |    0.401 | 
     | U169                    | A ^ -> Y v  | INVX2TR   | 0.039 |   0.330 |    0.440 | 
     | U230                    | A0 v -> Y ^ | OAI21X1TR | 0.084 |   0.415 |    0.524 | 
     | U144                    | A ^ -> Y v  | NOR2X1TR  | 0.038 |   0.453 |    0.562 | 
     | U227                    | A v -> Y v  | XOR2X1TR  | 0.082 |   0.535 |    0.645 | 
     | U188                    | A v -> Y v  | AND2X2TR  | 0.086 |   0.621 |    0.731 | 
     | clk_r_REG44_S4          | D v         | DFFQX1TR  | 0.000 |   0.621 |    0.731 | 
     +--------------------------------------------------------------------------------+ 
Path 51: MET Setup Check with Pin clk_r_REG30_S4/CK 
Endpoint:   clk_r_REG30_S4/D      (v) checked with  leading edge of 'clk'
Beginpoint: R_10_clk_r_REG31_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.081
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.729
- Arrival Time                  0.617
= Slack Time                    0.112
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |             |          |       |  Time   |   Time   | 
     |---------------------+-------------+----------+-------+---------+----------| 
     | R_10_clk_r_REG31_S1 | CK ^        |          |       |   0.011 |    0.123 | 
     | R_10_clk_r_REG31_S1 | CK ^ -> Q v | DFFQX4TR | 0.328 |   0.339 |    0.451 | 
     | PLACEDFE_OFC7_n45   | A v -> Y v  | BUFX3TR  | 0.110 |   0.449 |    0.561 | 
     | U400                | B v -> Y v  | AND2X2TR | 0.092 |   0.541 |    0.653 | 
     | U401                | A v -> Y v  | AND2X2TR | 0.076 |   0.617 |    0.729 | 
     | clk_r_REG30_S4      | D v         | DFFQX1TR | 0.000 |   0.617 |    0.729 | 
     +---------------------------------------------------------------------------+ 
Path 52: MET Setup Check with Pin clk_r_REG25_S4/CK 
Endpoint:   clk_r_REG25_S4/D      (v) checked with  leading edge of 'clk'
Beginpoint: R_10_clk_r_REG31_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.080
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.729
- Arrival Time                  0.616
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |             |          |       |  Time   |   Time   | 
     |---------------------+-------------+----------+-------+---------+----------| 
     | R_10_clk_r_REG31_S1 | CK ^        |          |       |   0.011 |    0.124 | 
     | R_10_clk_r_REG31_S1 | CK ^ -> Q v | DFFQX4TR | 0.328 |   0.339 |    0.452 | 
     | PLACEDFE_OFC7_n45   | A v -> Y v  | BUFX3TR  | 0.110 |   0.449 |    0.562 | 
     | U394                | B v -> Y v  | AND2X2TR | 0.093 |   0.542 |    0.654 | 
     | U395                | A v -> Y v  | AND2X2TR | 0.075 |   0.616 |    0.729 | 
     | clk_r_REG25_S4      | D v         | DFFQX1TR | 0.000 |   0.616 |    0.729 | 
     +---------------------------------------------------------------------------+ 
Path 53: MET Setup Check with Pin clk_r_REG5_S4/CK 
Endpoint:   clk_r_REG5_S4/D       (v) checked with  leading edge of 'clk'
Beginpoint: R_10_clk_r_REG31_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.080
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.729
- Arrival Time                  0.616
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |             |          |       |  Time   |   Time   | 
     |---------------------+-------------+----------+-------+---------+----------| 
     | R_10_clk_r_REG31_S1 | CK ^        |          |       |   0.011 |    0.124 | 
     | R_10_clk_r_REG31_S1 | CK ^ -> Q v | DFFQX4TR | 0.328 |   0.339 |    0.452 | 
     | PLACEDFE_OFC7_n45   | A v -> Y v  | BUFX3TR  | 0.110 |   0.449 |    0.562 | 
     | U403                | B v -> Y v  | AND2X2TR | 0.093 |   0.541 |    0.654 | 
     | U404                | A v -> Y v  | AND2X2TR | 0.075 |   0.616 |    0.729 | 
     | clk_r_REG5_S4       | D v         | DFFQX1TR | 0.000 |   0.616 |    0.729 | 
     +---------------------------------------------------------------------------+ 
Path 54: MET Setup Check with Pin clk_r_REG28_S4/CK 
Endpoint:   clk_r_REG28_S4/D      (v) checked with  leading edge of 'clk'
Beginpoint: R_10_clk_r_REG31_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.080
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.729
- Arrival Time                  0.615
= Slack Time                    0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |             |          |       |  Time   |   Time   | 
     |---------------------+-------------+----------+-------+---------+----------| 
     | R_10_clk_r_REG31_S1 | CK ^        |          |       |   0.011 |    0.124 | 
     | R_10_clk_r_REG31_S1 | CK ^ -> Q v | DFFQX4TR | 0.328 |   0.339 |    0.452 | 
     | PLACEDFE_OFC7_n45   | A v -> Y v  | BUFX3TR  | 0.110 |   0.449 |    0.563 | 
     | U391                | B v -> Y v  | AND2X2TR | 0.092 |   0.541 |    0.655 | 
     | U392                | A v -> Y v  | AND2X2TR | 0.074 |   0.615 |    0.729 | 
     | clk_r_REG28_S4      | D v         | DFFQX1TR | 0.000 |   0.615 |    0.729 | 
     +---------------------------------------------------------------------------+ 
Path 55: MET Setup Check with Pin mult_x_1_clk_r_REG125_S1/CK 
Endpoint:   mult_x_1_clk_r_REG125_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG69_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.092
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.715
- Arrival Time                  0.601
= Slack Time                    0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                          |             |            |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG69_S1  | CK ^        |            |       |   0.000 |    0.115 | 
     | mult_x_1_clk_r_REG69_S1  | CK ^ -> Q v | DFFHQX4TR  | 0.158 |   0.158 |    0.273 | 
     | U130                     | B v -> Y ^  | NOR2X1TR   | 0.114 |   0.273 |    0.387 | 
     | U375                     | A ^ -> S ^  | ADDFHX2TR  | 0.204 |   0.476 |    0.591 | 
     | U181                     | C ^ -> S v  | CMPR32X2TR | 0.125 |   0.601 |    0.715 | 
     | mult_x_1_clk_r_REG125_S1 | D v         | DFFHQX1TR  | 0.000 |   0.601 |    0.715 | 
     +----------------------------------------------------------------------------------+ 
Path 56: MET Setup Check with Pin clk_r_REG40_S1/CK 
Endpoint:   clk_r_REG40_S1/D      (v) checked with  leading edge of 'clk'
Beginpoint: R_10_clk_r_REG31_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.080
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.729
- Arrival Time                  0.614
= Slack Time                    0.115
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |             |          |       |  Time   |   Time   | 
     |---------------------+-------------+----------+-------+---------+----------| 
     | R_10_clk_r_REG31_S1 | CK ^        |          |       |   0.011 |    0.125 | 
     | R_10_clk_r_REG31_S1 | CK ^ -> Q v | DFFQX4TR | 0.328 |   0.339 |    0.453 | 
     | PLACEDFE_OFC7_n45   | A v -> Y v  | BUFX3TR  | 0.110 |   0.449 |    0.564 | 
     | U397                | B v -> Y v  | AND2X2TR | 0.092 |   0.541 |    0.656 | 
     | U398                | A v -> Y v  | AND2X2TR | 0.073 |   0.614 |    0.729 | 
     | clk_r_REG40_S1      | D v         | DFFQX1TR | 0.000 |   0.614 |    0.729 | 
     +---------------------------------------------------------------------------+ 
Path 57: MET Setup Check with Pin clk_r_REG67_S1/CK 
Endpoint:   clk_r_REG67_S1/D           (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG131_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.110
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.699
- Arrival Time                  0.582
= Slack Time                    0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG131_S1 | CK ^        |           |       |   0.008 |    0.125 | 
     | mult_x_1_clk_r_REG131_S1 | CK ^ -> Q v | DFFHQX2TR | 0.148 |   0.156 |    0.273 | 
     | U295                     | A v -> S v  | ADDFHX2TR | 0.197 |   0.353 |    0.470 | 
     | U232                     | A v -> Y ^  | NOR2X2TR  | 0.067 |   0.421 |    0.537 | 
     | U194                     | A ^ -> Y v  | INVX2TR   | 0.024 |   0.445 |    0.561 | 
     | U292                     | A v -> Y ^  | NAND2X1TR | 0.047 |   0.492 |    0.608 | 
     | U247                     | B ^ -> Y ^  | XOR2X1TR  | 0.091 |   0.582 |    0.699 | 
     | clk_r_REG67_S1           | D ^         | DFFQX1TR  | 0.000 |   0.582 |    0.699 | 
     +---------------------------------------------------------------------------------+ 
Path 58: MET Setup Check with Pin mult_x_1_clk_r_REG135_S1/CK 
Endpoint:   mult_x_1_clk_r_REG135_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG70_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.091
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.717
- Arrival Time                  0.599
= Slack Time                    0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG70_S1  | CK ^        |           |       |  -0.000 |    0.118 | 
     | mult_x_1_clk_r_REG70_S1  | CK ^ -> Q v | DFFHQX4TR | 0.159 |   0.158 |    0.276 | 
     | U162                     | B v -> Y ^  | NOR2X1TR  | 0.090 |   0.248 |    0.366 | 
     | U383                     | A ^ -> S ^  | ADDHXLTR  | 0.242 |   0.490 |    0.608 | 
     | U102                     | A ^ -> Y ^  | XOR2X1TR  | 0.109 |   0.599 |    0.717 | 
     | mult_x_1_clk_r_REG135_S1 | D ^         | DFFHQX1TR | 0.000 |   0.599 |    0.717 | 
     +---------------------------------------------------------------------------------+ 
Path 59: MET Setup Check with Pin mult_x_1_clk_r_REG83_S1/CK 
Endpoint:   mult_x_1_clk_r_REG83_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG96_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.080
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.729
- Arrival Time                  0.606
= Slack Time                    0.123
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG96_S1 | CK ^        |           |       |   0.008 |    0.132 | 
     | mult_x_1_clk_r_REG96_S1 | CK ^ -> Q v | DFFHQX1TR | 0.163 |   0.172 |    0.295 | 
     | U293                    | A1 v -> Y ^ | OAI21X1TR | 0.147 |   0.319 |    0.442 | 
     | U231                    | A0 ^ -> Y v | AOI21X1TR | 0.081 |   0.400 |    0.523 | 
     | U151                    | B v -> Y v  | OR2X2TR   | 0.125 |   0.525 |    0.648 | 
     | U143                    | A v -> Y ^  | NAND2X2TR | 0.057 |   0.582 |    0.705 | 
     | U145                    | A ^ -> Y v  | INVX1TR   | 0.024 |   0.606 |    0.729 | 
     | mult_x_1_clk_r_REG83_S1 | D v         | DFFQX1TR  | 0.000 |   0.606 |    0.729 | 
     +--------------------------------------------------------------------------------+ 
Path 60: MET Setup Check with Pin mult_x_1_R_6_clk_r_REG118_S1/CK 
Endpoint:   mult_x_1_R_6_clk_r_REG118_S1/D (^) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_clk_r_REG69_S1/Q      (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.078
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.729
- Arrival Time                  0.602
= Slack Time                    0.127
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                              |             |            |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG69_S1      | CK ^        |            |       |   0.000 |    0.127 | 
     | mult_x_1_clk_r_REG69_S1      | CK ^ -> Q v | DFFHQX4TR  | 0.158 |   0.158 |    0.285 | 
     | U130                         | B v -> Y ^  | NOR2X1TR   | 0.114 |   0.273 |    0.399 | 
     | U375                         | A ^ -> S ^  | ADDFHX2TR  | 0.204 |   0.476 |    0.603 | 
     | U181                         | C ^ -> CO ^ | CMPR32X2TR | 0.126 |   0.602 |    0.729 | 
     | mult_x_1_R_6_clk_r_REG118_S1 | D ^         | DFFHQX1TR  | 0.000 |   0.602 |    0.729 | 
     +--------------------------------------------------------------------------------------+ 
Path 61: MET Setup Check with Pin mult_x_1_R_8_clk_r_REG89_S1/CK 
Endpoint:   mult_x_1_R_8_clk_r_REG89_S1/D  (v) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_R_2_clk_r_REG112_S1/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.093
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.717
- Arrival Time                  0.589
= Slack Time                    0.128
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                              |              |            |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+---------+----------| 
     | mult_x_1_R_2_clk_r_REG112_S1 | CK ^         |            |       |   0.010 |    0.138 | 
     | mult_x_1_R_2_clk_r_REG112_S1 | CK ^ -> Q v  | DFFQX1TR   | 0.293 |   0.302 |    0.431 | 
     | U370                         | CI v -> CO v | ADDFHX2TR  | 0.117 |   0.419 |    0.547 | 
     | U256                         | C v -> CO v  | CMPR32X2TR | 0.170 |   0.589 |    0.717 | 
     | mult_x_1_R_8_clk_r_REG89_S1  | D v          | DFFHQX1TR  | 0.000 |   0.589 |    0.717 | 
     +---------------------------------------------------------------------------------------+ 
Path 62: MET Setup Check with Pin mult_x_1_clk_r_REG94_S1/CK 
Endpoint:   mult_x_1_clk_r_REG94_S1/D  (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG129_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.100
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.709
- Arrival Time                  0.578
= Slack Time                    0.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG129_S1 | CK ^        |           |       |   0.009 |    0.139 | 
     | mult_x_1_clk_r_REG129_S1 | CK ^ -> Q v | DFFHQX1TR | 0.156 |   0.165 |    0.295 | 
     | U260                     | A v -> CO v | ADDFHX1TR | 0.247 |   0.412 |    0.542 | 
     | U137                     | B v -> Y ^  | NOR2X2TR  | 0.105 |   0.516 |    0.646 | 
     | U201                     | A ^ -> Y v  | INVX2TR   | 0.025 |   0.541 |    0.672 | 
     | U363                     | A v -> Y ^  | NAND2X1TR | 0.037 |   0.578 |    0.709 | 
     | mult_x_1_clk_r_REG94_S1  | D ^         | DFFQX1TR  | 0.000 |   0.578 |    0.709 | 
     +---------------------------------------------------------------------------------+ 
Path 63: MET Setup Check with Pin mult_x_1_clk_r_REG103_S1/CK 
Endpoint:   mult_x_1_clk_r_REG103_S1/D     (v) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_R_6_clk_r_REG118_S1/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.068
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.739
- Arrival Time                  0.602
= Slack Time                    0.138
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_R_6_clk_r_REG118_S1 | CK ^        |           |       |   0.007 |    0.145 | 
     | mult_x_1_R_6_clk_r_REG118_S1 | CK ^ -> Q v | DFFHQX1TR | 0.180 |   0.187 |    0.325 | 
     | U161                         | A v -> Y v  | XOR2X1TR  | 0.097 |   0.283 |    0.421 | 
     | U226                         | A v -> Y v  | XOR2X1TR  | 0.105 |   0.389 |    0.526 | 
     | U385                         | CI v -> S ^ | ADDFX2TR  | 0.179 |   0.568 |    0.706 | 
     | U91                          | A ^ -> Y v  | NAND2X1TR | 0.034 |   0.601 |    0.739 | 
     | mult_x_1_clk_r_REG103_S1     | D v         | DFFHQX4TR | 0.000 |   0.602 |    0.739 | 
     +-------------------------------------------------------------------------------------+ 
Path 64: MET Setup Check with Pin mult_x_1_clk_r_REG134_S1/CK 
Endpoint:   mult_x_1_clk_r_REG134_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG70_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.064
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.744
- Arrival Time                  0.605
= Slack Time                    0.140
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                          |              |             |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG70_S1  | CK ^         |             |       |  -0.000 |    0.139 | 
     | mult_x_1_clk_r_REG70_S1  | CK ^ -> Q v  | DFFHQX4TR   | 0.159 |   0.158 |    0.298 | 
     | U162                     | B v -> Y ^   | NOR2X1TR    | 0.090 |   0.248 |    0.388 | 
     | U383                     | A ^ -> S ^   | ADDHXLTR    | 0.242 |   0.490 |    0.630 | 
     | U97                      | A0N ^ -> Y ^ | OAI2BB1X1TR | 0.115 |   0.605 |    0.744 | 
     | mult_x_1_clk_r_REG134_S1 | D ^          | DFFHQX2TR   | 0.000 |   0.605 |    0.744 | 
     +------------------------------------------------------------------------------------+ 
Path 65: MET Setup Check with Pin mult_x_1_clk_r_REG130_S1/CK 
Endpoint:   mult_x_1_clk_r_REG130_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG66_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.093
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.715
- Arrival Time                  0.575
= Slack Time                    0.140
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG66_S1  | CK ^        |           |       |   0.000 |    0.140 | 
     | mult_x_1_clk_r_REG66_S1  | CK ^ -> Q ^ | DFFHQX4TR | 0.155 |   0.155 |    0.295 | 
     | U168                     | A ^ -> Y v  | INVX4TR   | 0.047 |   0.203 |    0.343 | 
     | U271                     | B v -> Y ^  | NOR2X1TR  | 0.102 |   0.305 |    0.445 | 
     | U104                     | B ^ -> S v  | ADDFX2TR  | 0.270 |   0.575 |    0.715 | 
     | mult_x_1_clk_r_REG130_S1 | D v         | DFFHQX1TR | 0.000 |   0.575 |    0.715 | 
     +---------------------------------------------------------------------------------+ 
Path 66: MET Setup Check with Pin mult_x_1_clk_r_REG129_S1/CK 
Endpoint:   mult_x_1_clk_r_REG129_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG66_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.079
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.729
- Arrival Time                  0.583
= Slack Time                    0.146
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG66_S1  | CK ^        |           |       |   0.000 |    0.146 | 
     | mult_x_1_clk_r_REG66_S1  | CK ^ -> Q ^ | DFFHQX4TR | 0.155 |   0.155 |    0.301 | 
     | U168                     | A ^ -> Y v  | INVX4TR   | 0.047 |   0.203 |    0.349 | 
     | U271                     | B v -> Y ^  | NOR2X1TR  | 0.102 |   0.305 |    0.451 | 
     | U104                     | B ^ -> CO ^ | ADDFX2TR  | 0.278 |   0.583 |    0.729 | 
     | mult_x_1_clk_r_REG129_S1 | D ^         | DFFHQX1TR | 0.000 |   0.583 |    0.729 | 
     +---------------------------------------------------------------------------------+ 
Path 67: MET Setup Check with Pin clk_r_REG34_S3/CK 
Endpoint:   clk_r_REG34_S3/D      (^) checked with  leading edge of 'clk'
Beginpoint: R_12_clk_r_REG32_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.098
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.712
- Arrival Time                  0.565
= Slack Time                    0.147
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |             |          |       |  Time   |   Time   | 
     |---------------------+-------------+----------+-------+---------+----------| 
     | R_12_clk_r_REG32_S2 | CK ^        |          |       |   0.008 |    0.155 | 
     | R_12_clk_r_REG32_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.390 |   0.398 |    0.545 | 
     | U203                | A ^ -> Y ^  | AND2X2TR | 0.101 |   0.500 |    0.646 | 
     | U182                | B ^ -> Y ^  | AND2X2TR | 0.066 |   0.565 |    0.712 | 
     | clk_r_REG34_S3      | D ^         | DFFQX1TR | 0.000 |   0.565 |    0.712 | 
     +---------------------------------------------------------------------------+ 
Path 68: MET Setup Check with Pin clk_r_REG9_S8/CK 
Endpoint:   clk_r_REG9_S8/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG8_S7/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.126
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.683
- Arrival Time                  0.531
= Slack Time                    0.152
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |               |             |          |       |  Time   |   Time   | 
     |---------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG8_S7 | CK ^        |          |       |   0.010 |    0.161 | 
     | clk_r_REG8_S7 | CK ^ -> Q v | DFFSX2TR | 0.349 |   0.359 |    0.511 | 
     | U319          | A v -> Y ^  | XOR2X1TR | 0.088 |   0.447 |    0.599 | 
     | U320          | A ^ -> Y ^  | XOR2X1TR | 0.084 |   0.531 |    0.683 | 
     | clk_r_REG9_S8 | D ^         | DFFSX2TR | 0.000 |   0.531 |    0.683 | 
     +---------------------------------------------------------------------+ 
Path 69: MET Setup Check with Pin clk_r_REG11_S10/CK 
Endpoint:   clk_r_REG11_S10/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG39_S3/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.127
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.682
- Arrival Time                  0.527
= Slack Time                    0.155
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG39_S3  | CK ^        |          |       |   0.009 |    0.165 | 
     | clk_r_REG39_S3  | CK ^ -> Q v | DFFQX1TR | 0.279 |   0.288 |    0.444 | 
     | U306            | A v -> Y v  | AND2X2TR | 0.080 |   0.369 |    0.524 | 
     | U307            | A v -> Y v  | AND2X2TR | 0.077 |   0.446 |    0.602 | 
     | U107            | B v -> Y ^  | XOR2X1TR | 0.081 |   0.527 |    0.682 | 
     | clk_r_REG11_S10 | D ^         | DFFSX2TR | 0.000 |   0.527 |    0.682 | 
     +-----------------------------------------------------------------------+ 
Path 70: MET Setup Check with Pin clk_r_REG39_S3/CK 
Endpoint:   clk_r_REG39_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG42_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.081
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.728
- Arrival Time                  0.573
= Slack Time                    0.156
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG42_S3 | CK ^        |          |       |   0.011 |    0.166 | 
     | clk_r_REG42_S3 | CK ^ -> Q v | DFFQX2TR | 0.370 |   0.381 |    0.537 | 
     | U425           | B v -> Y v  | AND2X2TR | 0.115 |   0.496 |    0.651 | 
     | U202           | A v -> Y v  | AND2X2TR | 0.077 |   0.573 |    0.728 | 
     | clk_r_REG39_S3 | D v         | DFFQX1TR | 0.000 |   0.573 |    0.728 | 
     +----------------------------------------------------------------------+ 
Path 71: MET Setup Check with Pin clk_r_REG36_S3/CK 
Endpoint:   clk_r_REG36_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG42_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.080
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.728
- Arrival Time                  0.570
= Slack Time                    0.158
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG42_S3 | CK ^        |          |       |   0.011 |    0.169 | 
     | clk_r_REG42_S3 | CK ^ -> Q v | DFFQX2TR | 0.370 |   0.381 |    0.539 | 
     | U428           | B v -> Y v  | AND2X2TR | 0.116 |   0.496 |    0.654 | 
     | U429           | A v -> Y v  | AND2X2TR | 0.074 |   0.570 |    0.728 | 
     | clk_r_REG36_S3 | D v         | DFFQX1TR | 0.000 |   0.570 |    0.728 | 
     +----------------------------------------------------------------------+ 
Path 72: MET Setup Check with Pin clk_r_REG14_S13/CK 
Endpoint:   clk_r_REG14_S13/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG36_S3/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.127
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.682
- Arrival Time                  0.523
= Slack Time                    0.158
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG36_S3  | CK ^        |          |       |   0.009 |    0.167 | 
     | clk_r_REG36_S3  | CK ^ -> Q v | DFFQX1TR | 0.276 |   0.285 |    0.443 | 
     | U302            | A v -> Y v  | AND2X2TR | 0.080 |   0.365 |    0.524 | 
     | U303            | A v -> Y v  | AND2X2TR | 0.078 |   0.444 |    0.602 | 
     | U106            | B v -> Y ^  | XOR2X1TR | 0.080 |   0.523 |    0.682 | 
     | clk_r_REG14_S13 | D ^         | DFFSX2TR | 0.000 |   0.523 |    0.682 | 
     +-----------------------------------------------------------------------+ 
Path 73: MET Setup Check with Pin clk_r_REG37_S3/CK 
Endpoint:   clk_r_REG37_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG42_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.080
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.729
- Arrival Time                  0.569
= Slack Time                    0.159
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG42_S3 | CK ^        |          |       |   0.011 |    0.170 | 
     | clk_r_REG42_S3 | CK ^ -> Q v | DFFQX2TR | 0.370 |   0.381 |    0.540 | 
     | U120           | B v -> Y v  | AND2X2TR | 0.114 |   0.495 |    0.654 | 
     | U272           | A v -> Y v  | AND2X2TR | 0.074 |   0.569 |    0.729 | 
     | clk_r_REG37_S3 | D v         | DFFQX1TR | 0.000 |   0.569 |    0.729 | 
     +----------------------------------------------------------------------+ 
Path 74: MET Setup Check with Pin mult_x_1_R_9_clk_r_REG89_S1/CK 
Endpoint:   mult_x_1_R_9_clk_r_REG89_S1/D (v) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_clk_r_REG108_S1/Q    (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.094
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.715
- Arrival Time                  0.556
= Slack Time                    0.160
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                             |             |            |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG108_S1    | CK ^        |            |       |   0.010 |    0.170 | 
     | mult_x_1_clk_r_REG108_S1    | CK ^ -> Q v | DFFQX1TR   | 0.286 |   0.296 |    0.456 | 
     | U353                        | B v -> S v  | CMPR32X2TR | 0.260 |   0.556 |    0.715 | 
     | mult_x_1_R_9_clk_r_REG89_S1 | D v         | DFFHQX1TR  | 0.000 |   0.556 |    0.715 | 
     +-------------------------------------------------------------------------------------+ 
Path 75: MET Setup Check with Pin clk_r_REG13_S12/CK 
Endpoint:   clk_r_REG13_S12/D     (^) checked with  leading edge of 'clk'
Beginpoint: R_10_clk_r_REG31_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.126
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.682
- Arrival Time                  0.520
= Slack Time                    0.162
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |             |          |       |  Time   |   Time   | 
     |---------------------+-------------+----------+-------+---------+----------| 
     | R_10_clk_r_REG31_S1 | CK ^        |          |       |   0.011 |    0.173 | 
     | R_10_clk_r_REG31_S1 | CK ^ -> Q v | DFFQX4TR | 0.328 |   0.339 |    0.501 | 
     | U301                | B v -> Y v  | AND2X2TR | 0.104 |   0.443 |    0.605 | 
     | U105                | B v -> Y ^  | XOR2X1TR | 0.077 |   0.520 |    0.682 | 
     | clk_r_REG13_S12     | D ^         | DFFSX2TR | 0.000 |   0.520 |    0.682 | 
     +---------------------------------------------------------------------------+ 
Path 76: MET Setup Check with Pin mult_x_1_clk_r_REG96_S1/CK 
Endpoint:   mult_x_1_clk_r_REG96_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG82_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.080
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.728
- Arrival Time                  0.566
= Slack Time                    0.162
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG82_S1 | CK ^        |           |       |   0.001 |    0.163 | 
     | mult_x_1_clk_r_REG82_S1 | CK ^ -> Q v | DFFHQX4TR | 0.161 |   0.162 |    0.324 | 
     | U364                    | A v -> Y ^  | NOR2X1TR  | 0.101 |   0.262 |    0.425 | 
     | U380                    | B ^ -> S ^  | ADDHX1TR  | 0.100 |   0.363 |    0.525 | 
     | U382                    | B ^ -> S v  | ADDFHX2TR | 0.147 |   0.510 |    0.672 | 
     | U99                     | A v -> Y ^  | NOR2X1TR  | 0.056 |   0.566 |    0.728 | 
     | mult_x_1_clk_r_REG96_S1 | D ^         | DFFHQX1TR | 0.000 |   0.566 |    0.728 | 
     +--------------------------------------------------------------------------------+ 
Path 77: MET Setup Check with Pin clk_r_REG7_S6/CK 
Endpoint:   clk_r_REG7_S6/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG6_S5/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.126
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.683
- Arrival Time                  0.519
= Slack Time                    0.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |               |             |          |       |  Time   |   Time   | 
     |---------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG6_S5 | CK ^        |          |       |   0.010 |    0.173 | 
     | clk_r_REG6_S5 | CK ^ -> Q v | DFFSX2TR | 0.351 |   0.361 |    0.524 | 
     | U317          | A v -> Y v  | XOR2X1TR | 0.096 |   0.457 |    0.621 | 
     | U318          | A v -> Y ^  | XOR2X1TR | 0.063 |   0.519 |    0.683 | 
     | clk_r_REG7_S6 | D ^         | DFFSX2TR | 0.000 |   0.519 |    0.683 | 
     +---------------------------------------------------------------------+ 
Path 78: MET Setup Check with Pin clk_r_REG3_S2/CK 
Endpoint:   clk_r_REG3_S2/D       (^) checked with  leading edge of 'clk'
Beginpoint: R_10_clk_r_REG31_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.100
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.709
- Arrival Time                  0.541
= Slack Time                    0.168
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |             |          |       |  Time   |   Time   | 
     |---------------------+-------------+----------+-------+---------+----------| 
     | R_10_clk_r_REG31_S1 | CK ^        |          |       |   0.011 |    0.179 | 
     | R_10_clk_r_REG31_S1 | CK ^ -> Q ^ | DFFQX4TR | 0.321 |   0.332 |    0.500 | 
     | PLACEDFE_OFC7_n45   | A ^ -> Y ^  | BUFX3TR  | 0.116 |   0.448 |    0.616 | 
     | U276                | B ^ -> Y ^  | AND2X1TR | 0.093 |   0.541 |    0.709 | 
     | clk_r_REG3_S2       | D ^         | DFFQX1TR | 0.000 |   0.541 |    0.709 | 
     +---------------------------------------------------------------------------+ 
Path 79: MET Setup Check with Pin mult_x_1_clk_r_REG97_S1/CK 
Endpoint:   mult_x_1_clk_r_REG97_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG82_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.076
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.732
- Arrival Time                  0.561
= Slack Time                    0.171
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG82_S1 | CK ^        |           |       |   0.001 |    0.172 | 
     | mult_x_1_clk_r_REG82_S1 | CK ^ -> Q v | DFFHQX4TR | 0.161 |   0.162 |    0.333 | 
     | U364                    | A v -> Y ^  | NOR2X1TR  | 0.101 |   0.262 |    0.434 | 
     | U380                    | B ^ -> S ^  | ADDHX1TR  | 0.100 |   0.363 |    0.534 | 
     | U382                    | B ^ -> S ^  | ADDFHX2TR | 0.169 |   0.531 |    0.703 | 
     | U90                     | A ^ -> Y v  | NAND2X1TR | 0.030 |   0.561 |    0.732 | 
     | mult_x_1_clk_r_REG97_S1 | D v         | DFFHQX1TR | 0.000 |   0.561 |    0.732 | 
     +--------------------------------------------------------------------------------+ 
Path 80: MET Setup Check with Pin mult_x_1_clk_r_REG106_S1/CK 
Endpoint:   mult_x_1_clk_r_REG106_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG72_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.081
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.728
- Arrival Time                  0.549
= Slack Time                    0.179
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                          |             |            |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG72_S1  | CK ^        |            |       |   0.001 |    0.180 | 
     | mult_x_1_clk_r_REG72_S1  | CK ^ -> Q ^ | DFFHQX2TR  | 0.213 |   0.214 |    0.393 | 
     | U331                     | A ^ -> Y v  | NOR2X1TR   | 0.060 |   0.275 |    0.454 | 
     | U250                     | B v -> S v  | ADDHX1TR   | 0.089 |   0.363 |    0.542 | 
     | U332                     | A v -> Y ^  | NAND2X1TR  | 0.079 |   0.443 |    0.622 | 
     | U267                     | A ^ -> Y v  | CLKINVX1TR | 0.046 |   0.488 |    0.667 | 
     | U258                     | B0 v -> Y ^ | AOI21X1TR  | 0.060 |   0.549 |    0.728 | 
     | mult_x_1_clk_r_REG106_S1 | D ^         | DFFHQX1TR  | 0.000 |   0.549 |    0.728 | 
     +----------------------------------------------------------------------------------+ 
Path 81: MET Setup Check with Pin clk_r_REG6_S5/CK 
Endpoint:   clk_r_REG6_S5/D   (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG21_S19/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.127
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.682
- Arrival Time                  0.499
= Slack Time                    0.183
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG21_S19 | CK ^        |          |       |   0.010 |    0.193 | 
     | clk_r_REG21_S19 | CK ^ -> Q v | DFFSX2TR | 0.399 |   0.409 |    0.592 | 
     | U409            | A v -> Y ^  | XOR2X1TR | 0.090 |   0.499 |    0.682 | 
     | clk_r_REG6_S5   | D ^         | DFFSX2TR | 0.000 |   0.499 |    0.682 | 
     +-----------------------------------------------------------------------+ 
Path 82: MET Setup Check with Pin mult_x_1_clk_r_REG108_S1/CK 
Endpoint:   mult_x_1_clk_r_REG108_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG81_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.086
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.724
- Arrival Time                  0.539
= Slack Time                    0.184
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG81_S1  | CK ^        |           |       |  -0.000 |    0.184 | 
     | mult_x_1_clk_r_REG81_S1  | CK ^ -> Q v | DFFHQX8TR | 0.153 |   0.152 |    0.337 | 
     | U238                     | A v -> Y ^  | INVX2TR   | 0.078 |   0.231 |    0.415 | 
     | U233                     | AN ^ -> Y ^ | NOR2BX1TR | 0.128 |   0.358 |    0.543 | 
     | U265                     | CI ^ -> S v | ADDFHX1TR | 0.181 |   0.539 |    0.724 | 
     | mult_x_1_clk_r_REG108_S1 | D v         | DFFQX1TR  | 0.000 |   0.539 |    0.724 | 
     +---------------------------------------------------------------------------------+ 
Path 83: MET Setup Check with Pin clk_r_REG57_S1/CK 
Endpoint:   clk_r_REG57_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG63_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.175
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.626
- Arrival Time                  0.441
= Slack Time                    0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG63_S1 | CK ^        |          |       |   0.001 |    0.186 | 
     | clk_r_REG63_S1 | CK ^ -> Q v | DFFSX2TR | 0.351 |   0.352 |    0.537 | 
     | U406           | A v -> Y ^  | XOR2X1TR | 0.089 |   0.441 |    0.626 | 
     | clk_r_REG57_S1 | D ^         | DFFRX1TR | 0.000 |   0.441 |    0.626 | 
     +----------------------------------------------------------------------+ 
Path 84: MET Setup Check with Pin clk_r_REG23_S2/CK 
Endpoint:   clk_r_REG23_S2/D      (^) checked with  leading edge of 'clk'
Beginpoint: R_10_clk_r_REG31_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.098
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.710
- Arrival Time                  0.525
= Slack Time                    0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |             |          |       |  Time   |   Time   | 
     |---------------------+-------------+----------+-------+---------+----------| 
     | R_10_clk_r_REG31_S1 | CK ^        |          |       |   0.011 |    0.196 | 
     | R_10_clk_r_REG31_S1 | CK ^ -> Q ^ | DFFQX4TR | 0.321 |   0.332 |    0.517 | 
     | PLACEDFE_OFC7_n45   | A ^ -> Y ^  | BUFX3TR  | 0.116 |   0.448 |    0.633 | 
     | U424                | B ^ -> Y ^  | AND2X2TR | 0.077 |   0.525 |    0.710 | 
     | clk_r_REG23_S2      | D ^         | DFFQX1TR | 0.000 |   0.525 |    0.710 | 
     +---------------------------------------------------------------------------+ 
Path 85: MET Setup Check with Pin mult_x_1_clk_r_REG111_S1/CK 
Endpoint:   mult_x_1_clk_r_REG111_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG81_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.102
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.708
- Arrival Time                  0.514
= Slack Time                    0.193
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG81_S1  | CK ^        |           |       |  -0.000 |    0.193 | 
     | mult_x_1_clk_r_REG81_S1  | CK ^ -> Q v | DFFHQX8TR | 0.153 |   0.152 |    0.346 | 
     | U365                     | B v -> Y ^  | NOR2X1TR  | 0.110 |   0.263 |    0.456 | 
     | U368                     | A ^ -> CO ^ | ADDFX2TR  | 0.251 |   0.514 |    0.707 | 
     | mult_x_1_clk_r_REG111_S1 | D ^         | DFFQX1TR  | 0.000 |   0.514 |    0.708 | 
     +---------------------------------------------------------------------------------+ 
Path 86: MET Recovery Check with Pin clk_r_REG57_S1/CK 
Endpoint:   clk_r_REG57_S1/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Recovery                      0.171
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.630
- Arrival Time                  0.436
= Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.315 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.456 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.626 | 
     | clk_r_REG57_S1      | RN ^       | DFFRX1TR   | 0.003 |   0.436 |    0.630 | 
     +----------------------------------------------------------------------------+ 
Path 87: MET Recovery Check with Pin clk_r_REG60_S1/CK 
Endpoint:   clk_r_REG60_S1/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Recovery                      0.171
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.629
- Arrival Time                  0.435
= Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.315 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.456 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.626 | 
     | clk_r_REG60_S1      | RN ^       | DFFRX1TR   | 0.003 |   0.435 |    0.629 | 
     +----------------------------------------------------------------------------+ 
Path 88: MET Setup Check with Pin clk_r_REG43_S3/CK 
Endpoint:   clk_r_REG43_S3/D          (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG96_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.099
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.710
- Arrival Time                  0.514
= Slack Time                    0.196
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG96_S1 | CK ^        |           |       |   0.008 |    0.205 | 
     | mult_x_1_clk_r_REG96_S1 | CK ^ -> Q v | DFFHQX1TR | 0.163 |   0.172 |    0.368 | 
     | U293                    | A1 v -> Y ^ | OAI21X1TR | 0.147 |   0.319 |    0.515 | 
     | U240                    | B ^ -> Y ^  | XNOR2X1TR | 0.110 |   0.429 |    0.625 | 
     | U275                    | A ^ -> Y ^  | AND2X2TR  | 0.085 |   0.514 |    0.710 | 
     | clk_r_REG43_S3          | D ^         | DFFQX1TR  | 0.000 |   0.514 |    0.710 | 
     +--------------------------------------------------------------------------------+ 
Path 89: MET Late External Delay Assertion 
Endpoint:   signature[12]     (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG22_S20/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.700
- Arrival Time                  0.496
= Slack Time                    0.204
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------+ 
     |    Instance     |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                 |                 |          |       |  Time   |   Time   | 
     |-----------------+-----------------+----------+-------+---------+----------| 
     | clk_r_REG22_S20 | CK ^            |          |       |   0.010 |    0.214 | 
     | clk_r_REG22_S20 | CK ^ -> Q v     | DFFRX1TR | 0.328 |   0.338 |    0.542 | 
     | U341            | A v -> Y ^      | XOR2X1TR | 0.158 |   0.496 |    0.700 | 
     |                 | signature[12] ^ |          | 0.000 |   0.496 |    0.700 | 
     +---------------------------------------------------------------------------+ 
Path 90: MET Setup Check with Pin mult_x_1_clk_r_REG128_S1/CK 
Endpoint:   mult_x_1_clk_r_REG128_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG81_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.077
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.731
- Arrival Time                  0.526
= Slack Time                    0.205
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG81_S1  | CK ^        |           |       |  -0.000 |    0.205 | 
     | mult_x_1_clk_r_REG81_S1  | CK ^ -> Q v | DFFHQX8TR | 0.153 |   0.152 |    0.357 | 
     | U154                     | B v -> Y ^  | NOR2X2TR  | 0.097 |   0.249 |    0.454 | 
     | U377                     | A ^ -> CO ^ | ADDHX2TR  | 0.094 |   0.342 |    0.547 | 
     | U324                     | A ^ -> S ^  | ADDFHX2TR | 0.183 |   0.526 |    0.731 | 
     | mult_x_1_clk_r_REG128_S1 | D ^         | DFFHQX1TR | 0.000 |   0.526 |    0.731 | 
     +---------------------------------------------------------------------------------+ 
Path 91: MET Setup Check with Pin clk_r_REG60_S1/CK 
Endpoint:   clk_r_REG60_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG63_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.171
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.630
- Arrival Time                  0.421
= Slack Time                    0.209
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG63_S1 | CK ^        |          |       |   0.001 |    0.209 | 
     | clk_r_REG63_S1 | CK ^ -> Q v | DFFSX2TR | 0.351 |   0.352 |    0.560 | 
     | U410           | A v -> Y ^  | XOR2X1TR | 0.069 |   0.421 |    0.630 | 
     | clk_r_REG60_S1 | D ^         | DFFRX1TR | 0.000 |   0.421 |    0.630 | 
     +----------------------------------------------------------------------+ 
Path 92: MET Setup Check with Pin clk_r_REG29_S3/CK 
Endpoint:   clk_r_REG29_S3/D      (^) checked with  leading edge of 'clk'
Beginpoint: R_12_clk_r_REG32_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.099
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.710
- Arrival Time                  0.493
= Slack Time                    0.217
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |             |          |       |  Time   |   Time   | 
     |---------------------+-------------+----------+-------+---------+----------| 
     | R_12_clk_r_REG32_S2 | CK ^        |          |       |   0.008 |    0.225 | 
     | R_12_clk_r_REG32_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.390 |   0.398 |    0.615 | 
     | U421                | B ^ -> Y ^  | AND2X2TR | 0.095 |   0.493 |    0.710 | 
     | clk_r_REG29_S3      | D ^         | DFFQX1TR | 0.000 |   0.493 |    0.710 | 
     +---------------------------------------------------------------------------+ 
Path 93: MET Setup Check with Pin R_3_clk_r_REG38_S3/CK 
Endpoint:   R_3_clk_r_REG38_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG42_S3/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.080
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.728
- Arrival Time                  0.493
= Slack Time                    0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                    |             |          |       |  Time   |   Time   | 
     |--------------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG42_S3     | CK ^        |          |       |   0.011 |    0.245 | 
     | clk_r_REG42_S3     | CK ^ -> Q v | DFFQX2TR | 0.370 |   0.381 |    0.616 | 
     | U426               | B v -> Y v  | AND2X2TR | 0.112 |   0.493 |    0.728 | 
     | R_3_clk_r_REG38_S3 | D v         | DFFQX1TR | 0.000 |   0.493 |    0.728 | 
     +--------------------------------------------------------------------------+ 
Path 94: MET Setup Check with Pin clk_r_REG49_S1/CK 
Endpoint:   clk_r_REG49_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG59_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.133
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.667
- Arrival Time                  0.430
= Slack Time                    0.237
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG59_S1 | CK ^        |          |       |   0.001 |    0.238 | 
     | clk_r_REG59_S1 | CK ^ -> Q v | DFFSX2TR | 0.322 |   0.323 |    0.560 | 
     | U279           | B v -> Y ^  | XOR2X1TR | 0.107 |   0.430 |    0.667 | 
     | clk_r_REG49_S1 | D ^         | DFFSX2TR | 0.000 |   0.430 |    0.667 | 
     +----------------------------------------------------------------------+ 
Path 95: MET Recovery Check with Pin clk_r_REG13_S12/CK 
Endpoint:   clk_r_REG13_S12/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Recovery                     -0.050
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.858
- Arrival Time                  0.617
= Slack Time                    0.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.362 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.503 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.673 | 
     | PLACEDFE_OFC6_reset | A ^ -> Y ^ | CLKBUFX2TR | 0.185 |   0.617 |    0.857 | 
     | clk_r_REG13_S12     | SN ^       | DFFSX2TR   | 0.001 |   0.617 |    0.858 | 
     +----------------------------------------------------------------------------+ 
Path 96: MET Recovery Check with Pin clk_r_REG14_S13/CK 
Endpoint:   clk_r_REG14_S13/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Recovery                     -0.050
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.858
- Arrival Time                  0.618
= Slack Time                    0.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.362 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.503 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.673 | 
     | PLACEDFE_OFC6_reset | A ^ -> Y ^ | CLKBUFX2TR | 0.185 |   0.617 |    0.857 | 
     | clk_r_REG14_S13     | SN ^       | DFFSX2TR   | 0.001 |   0.618 |    0.858 | 
     +----------------------------------------------------------------------------+ 
Path 97: MET Recovery Check with Pin clk_r_REG12_S11/CK 
Endpoint:   clk_r_REG12_S11/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Recovery                     -0.050
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.859
- Arrival Time                  0.617
= Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.362 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.504 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.674 | 
     | PLACEDFE_OFC6_reset | A ^ -> Y ^ | CLKBUFX2TR | 0.185 |   0.617 |    0.858 | 
     | clk_r_REG12_S11     | SN ^       | DFFSX2TR   | 0.001 |   0.617 |    0.859 | 
     +----------------------------------------------------------------------------+ 
Path 98: MET Recovery Check with Pin clk_r_REG11_S10/CK 
Endpoint:   clk_r_REG11_S10/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Recovery                     -0.050
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.859
- Arrival Time                  0.617
= Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.363 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.504 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.674 | 
     | PLACEDFE_OFC6_reset | A ^ -> Y ^ | CLKBUFX2TR | 0.185 |   0.617 |    0.859 | 
     | clk_r_REG11_S10     | SN ^       | DFFSX2TR   | 0.000 |   0.617 |    0.859 | 
     +----------------------------------------------------------------------------+ 
Path 99: MET Setup Check with Pin clk_r_REG8_S7/CK 
Endpoint:   clk_r_REG8_S7/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG7_S6/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.128
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.681
- Arrival Time                  0.440
= Slack Time                    0.242
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |               |             |          |       |  Time   |   Time   | 
     |---------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG7_S6 | CK ^        |          |       |   0.010 |    0.251 | 
     | clk_r_REG7_S6 | CK ^ -> Q v | DFFSX2TR | 0.353 |   0.362 |    0.604 | 
     | U407          | A v -> Y ^  | XOR2X1TR | 0.077 |   0.440 |    0.681 | 
     | clk_r_REG8_S7 | D ^         | DFFSX2TR | 0.000 |   0.440 |    0.681 | 
     +---------------------------------------------------------------------+ 
Path 100: MET Recovery Check with Pin clk_r_REG10_S9/CK 
Endpoint:   clk_r_REG10_S9/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Recovery                     -0.050
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.859
- Arrival Time                  0.617
= Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.363 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.504 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.674 | 
     | PLACEDFE_OFC6_reset | A ^ -> Y ^ | CLKBUFX2TR | 0.185 |   0.617 |    0.859 | 
     | clk_r_REG10_S9      | SN ^       | DFFSX2TR   | 0.000 |   0.617 |    0.859 | 
     +----------------------------------------------------------------------------+ 
Path 101: MET Recovery Check with Pin clk_r_REG18_S16/CK 
Endpoint:   clk_r_REG18_S16/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Recovery                     -0.050
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.860
- Arrival Time                  0.618
= Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.363 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.504 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.674 | 
     | PLACEDFE_OFC6_reset | A ^ -> Y ^ | CLKBUFX2TR | 0.185 |   0.617 |    0.859 | 
     | clk_r_REG18_S16     | SN ^       | DFFSX2TR   | 0.001 |   0.618 |    0.860 | 
     +----------------------------------------------------------------------------+ 
Path 102: MET Recovery Check with Pin clk_r_REG17_S15/CK 
Endpoint:   clk_r_REG17_S15/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Recovery                     -0.050
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.860
- Arrival Time                  0.618
= Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.363 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.504 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.674 | 
     | PLACEDFE_OFC6_reset | A ^ -> Y ^ | CLKBUFX2TR | 0.185 |   0.617 |    0.859 | 
     | clk_r_REG17_S15     | SN ^       | DFFSX2TR   | 0.001 |   0.618 |    0.860 | 
     +----------------------------------------------------------------------------+ 
Path 103: MET Recovery Check with Pin clk_r_REG15_S14/CK 
Endpoint:   clk_r_REG15_S14/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Recovery                     -0.050
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.860
- Arrival Time                  0.618
= Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.364 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.505 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.675 | 
     | PLACEDFE_OFC6_reset | A ^ -> Y ^ | CLKBUFX2TR | 0.185 |   0.617 |    0.860 | 
     | clk_r_REG15_S14     | SN ^       | DFFSX2TR   | 0.001 |   0.618 |    0.860 | 
     +----------------------------------------------------------------------------+ 
Path 104: MET Recovery Check with Pin clk_r_REG16_S15/CK 
Endpoint:   clk_r_REG16_S15/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Recovery                     -0.050
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.861
- Arrival Time                  0.618
= Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.364 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.505 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.675 | 
     | PLACEDFE_OFC6_reset | A ^ -> Y ^ | CLKBUFX2TR | 0.185 |   0.617 |    0.860 | 
     | clk_r_REG16_S15     | SN ^       | DFFSX1TR   | 0.001 |   0.618 |    0.861 | 
     +----------------------------------------------------------------------------+ 
Path 105: MET Setup Check with Pin clk_r_REG22_S20/CK 
Endpoint:   clk_r_REG22_S20/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG21_S19/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.156
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.654
- Arrival Time                  0.410
= Slack Time                    0.244
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG21_S19 | CK ^        |          |       |   0.010 |    0.254 | 
     | clk_r_REG21_S19 | CK ^ -> Q v | DFFSX2TR | 0.399 |   0.409 |    0.653 | 
     | clk_r_REG22_S20 | D v         | DFFRX1TR | 0.000 |   0.410 |    0.654 | 
     +-----------------------------------------------------------------------+ 
Path 106: MET Setup Check with Pin mult_x_1_R_0_clk_r_REG112_S1/CK 
Endpoint:   mult_x_1_R_0_clk_r_REG112_S1/D (v) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_clk_r_REG79_S1/Q      (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.079
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.730
- Arrival Time                  0.480
= Slack Time                    0.251
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG79_S1      | CK ^        |           |       |   0.000 |    0.251 | 
     | mult_x_1_clk_r_REG79_S1      | CK ^ -> Q v | DFFHQX2TR | 0.198 |   0.198 |    0.449 | 
     | U367                         | A v -> Y ^  | NOR2X1TR  | 0.131 |   0.329 |    0.579 | 
     | U369                         | CI ^ -> S v | ADDFHX2TR | 0.151 |   0.479 |    0.730 | 
     | mult_x_1_R_0_clk_r_REG112_S1 | D v         | DFFHQX1TR | 0.000 |   0.480 |    0.730 | 
     +-------------------------------------------------------------------------------------+ 
Path 107: MET Setup Check with Pin clk_r_REG10_S9/CK 
Endpoint:   clk_r_REG10_S9/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG9_S8/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.127
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.683
- Arrival Time                  0.429
= Slack Time                    0.254
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG9_S8  | CK ^        |          |       |   0.010 |    0.263 | 
     | clk_r_REG9_S8  | CK ^ -> Q v | DFFSX2TR | 0.350 |   0.359 |    0.613 | 
     | U408           | A v -> Y ^  | XOR2X1TR | 0.070 |   0.429 |    0.683 | 
     | clk_r_REG10_S9 | D ^         | DFFSX2TR | 0.000 |   0.429 |    0.683 | 
     +----------------------------------------------------------------------+ 
Path 108: MET Setup Check with Pin mult_x_1_clk_r_REG131_S1/CK 
Endpoint:   mult_x_1_clk_r_REG131_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG81_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.081
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.727
- Arrival Time                  0.471
= Slack Time                    0.256
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG81_S1  | CK ^        |           |       |  -0.000 |    0.256 | 
     | mult_x_1_clk_r_REG81_S1  | CK ^ -> Q v | DFFHQX8TR | 0.153 |   0.152 |    0.409 | 
     | U154                     | B v -> Y ^  | NOR2X2TR  | 0.097 |   0.249 |    0.505 | 
     | U377                     | A ^ -> S ^  | ADDHX2TR  | 0.086 |   0.335 |    0.591 | 
     | U379                     | CI ^ -> S v | ADDFHX2TR | 0.136 |   0.471 |    0.727 | 
     | mult_x_1_clk_r_REG131_S1 | D v         | DFFHQX2TR | 0.000 |   0.471 |    0.727 | 
     +---------------------------------------------------------------------------------+ 
Path 109: MET Setup Check with Pin mult_x_1_R_5_clk_r_REG118_S1/CK 
Endpoint:   mult_x_1_R_5_clk_r_REG118_S1/D (v) checked with  leading edge of 
'clk'
Beginpoint: mult_x_1_clk_r_REG82_S1/Q      (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.082
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.727
- Arrival Time                  0.456
= Slack Time                    0.271
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                              |             |            |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+---------+----------| 
     | mult_x_1_clk_r_REG82_S1      | CK ^        |            |       |   0.001 |    0.272 | 
     | mult_x_1_clk_r_REG82_S1      | CK ^ -> Q ^ | DFFHQX4TR  | 0.182 |   0.183 |    0.454 | 
     | U155                         | A ^ -> Y v  | NOR2X2TR   | 0.044 |   0.227 |    0.498 | 
     | U290                         | B v -> S v  | CMPR22X2TR | 0.074 |   0.300 |    0.571 | 
     | U336                         | B v -> CO v | ADDFHX2TR  | 0.155 |   0.456 |    0.727 | 
     | mult_x_1_R_5_clk_r_REG118_S1 | D v         | DFFHQX1TR  | 0.000 |   0.456 |    0.727 | 
     +--------------------------------------------------------------------------------------+ 
Path 110: MET Setup Check with Pin mult_x_1_clk_r_REG65_S1/CK 
Endpoint:   mult_x_1_clk_r_REG65_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG64_S1/Q          (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.096
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.705
- Arrival Time                  0.433
= Slack Time                    0.271
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG64_S1          | CK ^        |           |       |   0.001 |    0.273 | 
     | clk_r_REG64_S1          | CK ^ -> Q v | DFFSX2TR  | 0.333 |   0.334 |    0.606 | 
     | U279                    | A v -> Y v  | XOR2X1TR  | 0.099 |   0.433 |    0.704 | 
     | mult_x_1_clk_r_REG65_S1 | D v         | DFFHQX2TR | 0.000 |   0.433 |    0.705 | 
     +--------------------------------------------------------------------------------+ 
Path 111: MET Late External Delay Assertion 
Endpoint:   signature[15]     (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG21_S19/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.700
- Arrival Time                  0.410
= Slack Time                    0.290
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------+ 
     |    Instance     |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                 |                 |          |       |  Time   |   Time   | 
     |-----------------+-----------------+----------+-------+---------+----------| 
     | clk_r_REG21_S19 | CK ^            |          |       |   0.010 |    0.300 | 
     | clk_r_REG21_S19 | CK ^ -> Q v     | DFFSX2TR | 0.399 |   0.409 |    0.699 | 
     |                 | signature[15] v |          | 0.001 |   0.410 |    0.700 | 
     +---------------------------------------------------------------------------+ 
Path 112: MET Setup Check with Pin mult_x_1_clk_r_REG101_S1/CK 
Endpoint:   mult_x_1_clk_r_REG101_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG54_S1/QN          (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.002
- Setup                         0.076
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.722
- Arrival Time                  0.431
= Slack Time                    0.291
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                          |              |           |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG54_S1           | CK ^         |           |       |   0.000 |    0.291 | 
     | clk_r_REG54_S1           | CK ^ -> QN ^ | DFFSX2TR  | 0.405 |   0.405 |    0.696 | 
     | U389                     | A ^ -> Y v   | NOR2X1TR  | 0.027 |   0.431 |    0.722 | 
     | mult_x_1_clk_r_REG101_S1 | D v          | DFFHQX1TR | 0.000 |   0.431 |    0.722 | 
     +----------------------------------------------------------------------------------+ 
Path 113: MET Setup Check with Pin R_11_clk_r_REG38_S3/CK 
Endpoint:   R_11_clk_r_REG38_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: R_12_clk_r_REG32_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.105
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.702
- Arrival Time                  0.399
= Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | R_12_clk_r_REG32_S2 | CK ^        |           |       |   0.008 |    0.312 | 
     | R_12_clk_r_REG32_S2 | CK ^ -> Q ^ | DFFQX1TR  | 0.390 |   0.398 |    0.702 | 
     | R_11_clk_r_REG38_S3 | D ^         | DFFHQX1TR | 0.000 |   0.399 |    0.702 | 
     +----------------------------------------------------------------------------+ 
Path 114: MET Late External Delay Assertion 
Endpoint:   signature[10]     (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG16_S15/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.700
- Arrival Time                  0.373
= Slack Time                    0.327
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +---------------------------------------------------------------------------+ 
     |    Instance     |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                 |                 |          |       |  Time   |   Time   | 
     |-----------------+-----------------+----------+-------+---------+----------| 
     | clk_r_REG16_S15 | CK ^            |          |       |   0.011 |    0.338 | 
     | clk_r_REG16_S15 | CK ^ -> Q v     | DFFSX1TR | 0.362 |   0.373 |    0.700 | 
     |                 | signature[10] v |          | 0.000 |   0.373 |    0.700 | 
     +---------------------------------------------------------------------------+ 
Path 115: MET Late External Delay Assertion 
Endpoint:   signature[9]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG15_S14/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.700
- Arrival Time                  0.371
= Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +--------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |   Cell   | Delay | Arrival | Required | 
     |                 |                |          |       |  Time   |   Time   | 
     |-----------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG15_S14 | CK ^           |          |       |   0.011 |    0.339 | 
     | clk_r_REG15_S14 | CK ^ -> Q v    | DFFSX2TR | 0.360 |   0.371 |    0.700 | 
     |                 | signature[9] v |          | 0.000 |   0.371 |    0.700 | 
     +--------------------------------------------------------------------------+ 
Path 116: MET Late External Delay Assertion 
Endpoint:   signature[13]     (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG19_S17/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.700
- Arrival Time                  0.364
= Slack Time                    0.336
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------+ 
     |    Instance     |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                 |                 |          |       |  Time   |   Time   | 
     |-----------------+-----------------+----------+-------+---------+----------| 
     | clk_r_REG19_S17 | CK ^            |          |       |   0.010 |    0.346 | 
     | clk_r_REG19_S17 | CK ^ -> Q v     | DFFSX2TR | 0.353 |   0.363 |    0.700 | 
     |                 | signature[13] v |          | 0.000 |   0.364 |    0.700 | 
     +---------------------------------------------------------------------------+ 
Path 117: MET Late External Delay Assertion 
Endpoint:   signature[1]    (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG7_S6/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.700
- Arrival Time                  0.363
= Slack Time                    0.337
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +------------------------------------------------------------------------+ 
     |   Instance    |      Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                |          |       |  Time   |   Time   | 
     |---------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG7_S6 | CK ^           |          |       |   0.010 |    0.347 | 
     | clk_r_REG7_S6 | CK ^ -> Q v    | DFFSX2TR | 0.353 |   0.362 |    0.700 | 
     |               | signature[1] v |          | 0.000 |   0.363 |    0.700 | 
     +------------------------------------------------------------------------+ 
Path 118: MET Late External Delay Assertion 
Endpoint:   signature[11]     (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG17_S15/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.700
- Arrival Time                  0.362
= Slack Time                    0.338
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------+ 
     |    Instance     |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                 |                 |          |       |  Time   |   Time   | 
     |-----------------+-----------------+----------+-------+---------+----------| 
     | clk_r_REG17_S15 | CK ^            |          |       |   0.010 |    0.348 | 
     | clk_r_REG17_S15 | CK ^ -> Q v     | DFFSX2TR | 0.352 |   0.362 |    0.700 | 
     |                 | signature[11] v |          | 0.000 |   0.362 |    0.700 | 
     +---------------------------------------------------------------------------+ 
Path 119: MET Late External Delay Assertion 
Endpoint:   signature[14]     (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG20_S18/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.700
- Arrival Time                  0.362
= Slack Time                    0.338
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------+ 
     |    Instance     |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                 |                 |          |       |  Time   |   Time   | 
     |-----------------+-----------------+----------+-------+---------+----------| 
     | clk_r_REG20_S18 | CK ^            |          |       |   0.010 |    0.348 | 
     | clk_r_REG20_S18 | CK ^ -> Q v     | DFFSX2TR | 0.352 |   0.362 |    0.700 | 
     |                 | signature[14] v |          | 0.000 |   0.362 |    0.700 | 
     +---------------------------------------------------------------------------+ 
Path 120: MET Late External Delay Assertion 
Endpoint:   signature[6]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG12_S11/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.700
- Arrival Time                  0.362
= Slack Time                    0.338
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +--------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |   Cell   | Delay | Arrival | Required | 
     |                 |                |          |       |  Time   |   Time   | 
     |-----------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG12_S11 | CK ^           |          |       |   0.009 |    0.347 | 
     | clk_r_REG12_S11 | CK ^ -> Q v    | DFFSX2TR | 0.352 |   0.362 |    0.700 | 
     |                 | signature[6] v |          | 0.000 |   0.362 |    0.700 | 
     +--------------------------------------------------------------------------+ 
Path 121: MET Late External Delay Assertion 
Endpoint:   signature[0]    (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG6_S5/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.700
- Arrival Time                  0.361
= Slack Time                    0.339
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +------------------------------------------------------------------------+ 
     |   Instance    |      Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                |          |       |  Time   |   Time   | 
     |---------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG6_S5 | CK ^           |          |       |   0.010 |    0.349 | 
     | clk_r_REG6_S5 | CK ^ -> Q v    | DFFSX2TR | 0.351 |   0.361 |    0.700 | 
     |               | signature[0] v |          | 0.000 |   0.361 |    0.700 | 
     +------------------------------------------------------------------------+ 
Path 122: MET Late External Delay Assertion 
Endpoint:   signature[4]     (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG10_S9/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.700
- Arrival Time                  0.361
= Slack Time                    0.339
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-------------------------------------------------------------------------+ 
     |    Instance    |      Arc       |   Cell   | Delay | Arrival | Required | 
     |                |                |          |       |  Time   |   Time   | 
     |----------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG10_S9 | CK ^           |          |       |   0.010 |    0.349 | 
     | clk_r_REG10_S9 | CK ^ -> Q v    | DFFSX2TR | 0.351 |   0.360 |    0.700 | 
     |                | signature[4] v |          | 0.000 |   0.361 |    0.700 | 
     +-------------------------------------------------------------------------+ 
Path 123: MET Late External Delay Assertion 
Endpoint:   signature[3]    (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG9_S8/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.700
- Arrival Time                  0.360
= Slack Time                    0.340
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +------------------------------------------------------------------------+ 
     |   Instance    |      Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                |          |       |  Time   |   Time   | 
     |---------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG9_S8 | CK ^           |          |       |   0.010 |    0.350 | 
     | clk_r_REG9_S8 | CK ^ -> Q v    | DFFSX2TR | 0.350 |   0.359 |    0.700 | 
     |               | signature[3] v |          | 0.000 |   0.360 |    0.700 | 
     +------------------------------------------------------------------------+ 
Path 124: MET Late External Delay Assertion 
Endpoint:   signature[7]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG13_S12/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.700
- Arrival Time                  0.359
= Slack Time                    0.341
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +--------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |   Cell   | Delay | Arrival | Required | 
     |                 |                |          |       |  Time   |   Time   | 
     |-----------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG13_S12 | CK ^           |          |       |   0.008 |    0.349 | 
     | clk_r_REG13_S12 | CK ^ -> Q v    | DFFSX2TR | 0.351 |   0.359 |    0.700 | 
     |                 | signature[7] v |          | 0.000 |   0.359 |    0.700 | 
     +--------------------------------------------------------------------------+ 
Path 125: MET Setup Check with Pin mult_x_1_clk_r_REG79_S1/CK 
Endpoint:   mult_x_1_clk_r_REG79_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG64_S1/QN         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.063
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.738
- Arrival Time                  0.397
= Slack Time                    0.341
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG64_S1          | CK ^         |           |       |   0.001 |    0.342 | 
     | clk_r_REG64_S1          | CK ^ -> QN ^ | DFFSX2TR  | 0.396 |   0.397 |    0.738 | 
     | mult_x_1_clk_r_REG79_S1 | D ^          | DFFHQX2TR | 0.000 |   0.397 |    0.738 | 
     +---------------------------------------------------------------------------------+ 
Path 126: MET Late External Delay Assertion 
Endpoint:   signature[8]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG14_S13/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.700
- Arrival Time                  0.359
= Slack Time                    0.341
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +--------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |   Cell   | Delay | Arrival | Required | 
     |                 |                |          |       |  Time   |   Time   | 
     |-----------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG14_S13 | CK ^           |          |       |   0.009 |    0.349 | 
     | clk_r_REG14_S13 | CK ^ -> Q v    | DFFSX2TR | 0.350 |   0.359 |    0.700 | 
     |                 | signature[8] v |          | 0.000 |   0.359 |    0.700 | 
     +--------------------------------------------------------------------------+ 
Path 127: MET Late External Delay Assertion 
Endpoint:   signature[2]    (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG8_S7/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.700
- Arrival Time                  0.359
= Slack Time                    0.341
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +------------------------------------------------------------------------+ 
     |   Instance    |      Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                |          |       |  Time   |   Time   | 
     |---------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG8_S7 | CK ^           |          |       |   0.010 |    0.350 | 
     | clk_r_REG8_S7 | CK ^ -> Q v    | DFFSX2TR | 0.349 |   0.359 |    0.700 | 
     |               | signature[2] v |          | 0.000 |   0.359 |    0.700 | 
     +------------------------------------------------------------------------+ 
Path 128: MET Late External Delay Assertion 
Endpoint:   signature[5]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG11_S10/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.700
- Arrival Time                  0.359
= Slack Time                    0.341
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +--------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |   Cell   | Delay | Arrival | Required | 
     |                 |                |          |       |  Time   |   Time   | 
     |-----------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG11_S10 | CK ^           |          |       |   0.009 |    0.351 | 
     | clk_r_REG11_S10 | CK ^ -> Q v    | DFFSX2TR | 0.349 |   0.358 |    0.700 | 
     |                 | signature[5] v |          | 0.000 |   0.359 |    0.700 | 
     +--------------------------------------------------------------------------+ 
Path 129: MET Setup Check with Pin mult_x_1_clk_r_REG76_S1/CK 
Endpoint:   mult_x_1_clk_r_REG76_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG54_S1/QN         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.001
- Setup                         0.052
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.747
- Arrival Time                  0.405
= Slack Time                    0.342
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG54_S1          | CK ^         |           |       |   0.000 |    0.342 | 
     | clk_r_REG54_S1          | CK ^ -> QN ^ | DFFSX2TR  | 0.405 |   0.405 |    0.747 | 
     | mult_x_1_clk_r_REG76_S1 | D ^          | DFFHQX4TR | 0.000 |   0.405 |    0.747 | 
     +---------------------------------------------------------------------------------+ 
Path 130: MET Setup Check with Pin mult_x_1_clk_r_REG80_S1/CK 
Endpoint:   mult_x_1_clk_r_REG80_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG53_S1/QN         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.001
- Setup                         0.052
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.747
- Arrival Time                  0.401
= Slack Time                    0.347
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG53_S1          | CK ^         |           |       |  -0.001 |    0.346 | 
     | clk_r_REG53_S1          | CK ^ -> QN ^ | DFFSX2TR  | 0.401 |   0.400 |    0.747 | 
     | mult_x_1_clk_r_REG80_S1 | D ^          | DFFHQX4TR | 0.000 |   0.401 |    0.747 | 
     +---------------------------------------------------------------------------------+ 
Path 131: MET Setup Check with Pin clk_r_REG64_S1/CK 
Endpoint:   clk_r_REG64_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG63_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.102
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.699
- Arrival Time                  0.352
= Slack Time                    0.347
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG63_S1 | CK ^        |          |       |   0.001 |    0.348 | 
     | clk_r_REG63_S1 | CK ^ -> Q v | DFFSX2TR | 0.351 |   0.352 |    0.699 | 
     | clk_r_REG64_S1 | D v         | DFFSX2TR | 0.000 |   0.352 |    0.699 | 
     +----------------------------------------------------------------------+ 
Path 132: MET Setup Check with Pin mult_x_1_clk_r_REG74_S1/CK 
Endpoint:   mult_x_1_clk_r_REG74_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG63_S1/QN         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.001
- Setup                         0.051
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.748
- Arrival Time                  0.399
= Slack Time                    0.348
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG63_S1          | CK ^         |           |       |   0.001 |    0.349 | 
     | clk_r_REG63_S1          | CK ^ -> QN ^ | DFFSX2TR  | 0.399 |   0.399 |    0.748 | 
     | mult_x_1_clk_r_REG74_S1 | D ^          | DFFHQX4TR | 0.000 |   0.399 |    0.748 | 
     +---------------------------------------------------------------------------------+ 
Path 133: MET Setup Check with Pin mult_x_1_clk_r_REG77_S1/CK 
Endpoint:   mult_x_1_clk_r_REG77_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S1/QN         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.001
- Setup                         0.051
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.748
- Arrival Time                  0.399
= Slack Time                    0.349
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG52_S1          | CK ^         |           |       |  -0.000 |    0.349 | 
     | clk_r_REG52_S1          | CK ^ -> QN ^ | DFFSX2TR  | 0.399 |   0.399 |    0.748 | 
     | mult_x_1_clk_r_REG77_S1 | D ^          | DFFHQX4TR | 0.000 |   0.399 |    0.748 | 
     +---------------------------------------------------------------------------------+ 
Path 134: MET Setup Check with Pin mult_x_1_clk_r_REG81_S1/CK 
Endpoint:   mult_x_1_clk_r_REG81_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG51_S1/QN         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.001
- Setup                         0.053
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.746
- Arrival Time                  0.394
= Slack Time                    0.352
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG51_S1          | CK ^         |           |       |  -0.000 |    0.352 | 
     | clk_r_REG51_S1          | CK ^ -> QN ^ | DFFSX2TR  | 0.394 |   0.394 |    0.746 | 
     | mult_x_1_clk_r_REG81_S1 | D ^          | DFFHQX8TR | 0.000 |   0.394 |    0.746 | 
     +---------------------------------------------------------------------------------+ 
Path 135: MET Setup Check with Pin mult_x_1_clk_r_REG69_S1/CK 
Endpoint:   mult_x_1_clk_r_REG69_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG61_S1/QN         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.750
- Arrival Time                  0.397
= Slack Time                    0.352
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG61_S1          | CK ^         |           |       |   0.001 |    0.353 | 
     | clk_r_REG61_S1          | CK ^ -> QN ^ | DFFSX2TR  | 0.396 |   0.397 |    0.750 | 
     | mult_x_1_clk_r_REG69_S1 | D ^          | DFFHQX4TR | 0.000 |   0.397 |    0.750 | 
     +---------------------------------------------------------------------------------+ 
Path 136: MET Setup Check with Pin mult_x_1_clk_r_REG78_S1/CK 
Endpoint:   mult_x_1_clk_r_REG78_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG55_S1/QN         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.051
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.750
- Arrival Time                  0.397
= Slack Time                    0.353
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG55_S1          | CK ^         |           |       |   0.001 |    0.353 | 
     | clk_r_REG55_S1          | CK ^ -> QN ^ | DFFSX2TR  | 0.396 |   0.397 |    0.750 | 
     | mult_x_1_clk_r_REG78_S1 | D ^          | DFFHQX4TR | 0.000 |   0.397 |    0.750 | 
     +---------------------------------------------------------------------------------+ 
Path 137: MET Setup Check with Pin mult_x_1_clk_r_REG73_S1/CK 
Endpoint:   mult_x_1_clk_r_REG73_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG49_S1/QN         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.749
- Arrival Time                  0.395
= Slack Time                    0.354
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG49_S1          | CK ^         |           |       |   0.000 |    0.355 | 
     | clk_r_REG49_S1          | CK ^ -> QN ^ | DFFSX2TR  | 0.395 |   0.395 |    0.749 | 
     | mult_x_1_clk_r_REG73_S1 | D ^          | DFFHQX4TR | 0.000 |   0.395 |    0.749 | 
     +---------------------------------------------------------------------------------+ 
Path 138: MET Setup Check with Pin mult_x_1_clk_r_REG70_S1/CK 
Endpoint:   mult_x_1_clk_r_REG70_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG50_S1/QN         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.001
- Setup                         0.050
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.749
- Arrival Time                  0.392
= Slack Time                    0.357
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG50_S1          | CK ^         |           |       |  -0.000 |    0.357 | 
     | clk_r_REG50_S1          | CK ^ -> QN ^ | DFFSX2TR  | 0.392 |   0.392 |    0.749 | 
     | mult_x_1_clk_r_REG70_S1 | D ^          | DFFHQX4TR | 0.000 |   0.392 |    0.749 | 
     +---------------------------------------------------------------------------------+ 
Path 139: MET Setup Check with Pin mult_x_1_clk_r_REG75_S1/CK 
Endpoint:   mult_x_1_clk_r_REG75_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG58_S1/QN         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.050
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.751
- Arrival Time                  0.393
= Slack Time                    0.358
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG58_S1          | CK ^         |           |       |   0.001 |    0.359 | 
     | clk_r_REG58_S1          | CK ^ -> QN ^ | DFFSX2TR  | 0.392 |   0.393 |    0.751 | 
     | mult_x_1_clk_r_REG75_S1 | D ^          | DFFHQX4TR | 0.000 |   0.393 |    0.751 | 
     +---------------------------------------------------------------------------------+ 
Path 140: MET Setup Check with Pin mult_x_1_clk_r_REG82_S1/CK 
Endpoint:   mult_x_1_clk_r_REG82_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG56_S1/QN         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.050
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.751
- Arrival Time                  0.393
= Slack Time                    0.358
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG56_S1          | CK ^         |           |       |   0.001 |    0.359 | 
     | clk_r_REG56_S1          | CK ^ -> QN ^ | DFFSX2TR  | 0.392 |   0.393 |    0.751 | 
     | mult_x_1_clk_r_REG82_S1 | D ^          | DFFHQX4TR | 0.000 |   0.393 |    0.751 | 
     +---------------------------------------------------------------------------------+ 
Path 141: MET Setup Check with Pin mult_x_1_clk_r_REG72_S1/CK 
Endpoint:   mult_x_1_clk_r_REG72_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG57_S1/QN         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.063
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.738
- Arrival Time                  0.378
= Slack Time                    0.360
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG57_S1          | CK ^         |           |       |   0.001 |    0.361 | 
     | clk_r_REG57_S1          | CK ^ -> QN ^ | DFFRX1TR  | 0.377 |   0.378 |    0.738 | 
     | mult_x_1_clk_r_REG72_S1 | D ^          | DFFHQX2TR | 0.000 |   0.378 |    0.738 | 
     +---------------------------------------------------------------------------------+ 
Path 142: MET Setup Check with Pin clk_r_REG63_S1/CK 
Endpoint:   clk_r_REG63_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG62_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.100
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.701
- Arrival Time                  0.338
= Slack Time                    0.363
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG62_S1 | CK ^        |          |       |   0.000 |    0.363 | 
     | clk_r_REG62_S1 | CK ^ -> Q v | DFFSX1TR | 0.337 |   0.338 |    0.701 | 
     | clk_r_REG63_S1 | D v         | DFFSX2TR | 0.000 |   0.338 |    0.701 | 
     +----------------------------------------------------------------------+ 
Path 143: MET Setup Check with Pin R_12_clk_r_REG32_S2/CK 
Endpoint:   R_12_clk_r_REG32_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: R_10_clk_r_REG31_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.110
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.698
- Arrival Time                  0.332
= Slack Time                    0.366
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |             |          |       |  Time   |   Time   | 
     |---------------------+-------------+----------+-------+---------+----------| 
     | R_10_clk_r_REG31_S1 | CK ^        |          |       |   0.011 |    0.376 | 
     | R_10_clk_r_REG31_S1 | CK ^ -> Q ^ | DFFQX4TR | 0.321 |   0.332 |    0.697 | 
     | R_12_clk_r_REG32_S2 | D ^         | DFFQX1TR | 0.000 |   0.332 |    0.698 | 
     +---------------------------------------------------------------------------+ 
Path 144: MET Setup Check with Pin mult_x_1_clk_r_REG71_S1/CK 
Endpoint:   mult_x_1_clk_r_REG71_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG60_S1/QN         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.052
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.749
- Arrival Time                  0.382
= Slack Time                    0.367
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | clk_r_REG60_S1          | CK ^         |           |       |   0.001 |    0.368 | 
     | clk_r_REG60_S1          | CK ^ -> QN ^ | DFFRX1TR  | 0.381 |   0.382 |    0.749 | 
     | mult_x_1_clk_r_REG71_S1 | D ^          | DFFHQX4TR | 0.000 |   0.382 |    0.749 | 
     +---------------------------------------------------------------------------------+ 
Path 145: MET Recovery Check with Pin clk_r_REG22_S20/CK 
Endpoint:   clk_r_REG22_S20/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Recovery                      0.174
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.636
- Arrival Time                  0.264
= Slack Time                    0.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.493 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.634 | 
     | clk_r_REG22_S20     | RN ^       | DFFRX1TR   | 0.002 |   0.264 |    0.636 | 
     +----------------------------------------------------------------------------+ 
Path 146: MET Setup Check with Pin clk_r_REG55_S1/CK 
Endpoint:   clk_r_REG55_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG54_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.097
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.703
- Arrival Time                  0.328
= Slack Time                    0.376
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG54_S1 | CK ^        |          |       |   0.000 |    0.376 | 
     | clk_r_REG54_S1 | CK ^ -> Q v | DFFSX2TR | 0.327 |   0.327 |    0.703 | 
     | clk_r_REG55_S1 | D v         | DFFSX2TR | 0.000 |   0.328 |    0.703 | 
     +----------------------------------------------------------------------+ 
Path 147: MET Setup Check with Pin clk_r_REG42_S3/CK 
Endpoint:   clk_r_REG42_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG41_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.109
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.701
- Arrival Time                  0.325
= Slack Time                    0.376
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                    |             |            |       |  Time   |   Time   | 
     |--------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG41_S2     | CK ^        |            |       |   0.008 |    0.385 | 
     | clk_r_REG41_S2     | CK ^ -> Q ^ | DFFHQX4TR  | 0.173 |   0.182 |    0.558 | 
     | PLACEDFE_OFC1_n421 | A ^ -> Y ^  | CLKBUFX2TR | 0.142 |   0.324 |    0.700 | 
     | clk_r_REG42_S3     | D ^         | DFFQX2TR   | 0.001 |   0.325 |    0.701 | 
     +----------------------------------------------------------------------------+ 
Path 148: MET Setup Check with Pin clk_r_REG50_S1/CK 
Endpoint:   clk_r_REG50_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG49_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.001
- Setup                         0.096
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.703
- Arrival Time                  0.322
= Slack Time                    0.381
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG49_S1 | CK ^        |          |       |   0.000 |    0.381 | 
     | clk_r_REG49_S1 | CK ^ -> Q v | DFFSX2TR | 0.322 |   0.322 |    0.703 | 
     | clk_r_REG50_S1 | D v         | DFFSX2TR | 0.000 |   0.322 |    0.703 | 
     +----------------------------------------------------------------------+ 
Path 149: MET Setup Check with Pin clk_r_REG51_S1/CK 
Endpoint:   clk_r_REG51_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG50_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.001
- Setup                         0.096
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.703
- Arrival Time                  0.320
= Slack Time                    0.383
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG50_S1 | CK ^        |          |       |  -0.000 |    0.382 | 
     | clk_r_REG50_S1 | CK ^ -> Q v | DFFSX2TR | 0.321 |   0.320 |    0.703 | 
     | clk_r_REG51_S1 | D v         | DFFSX2TR | 0.000 |   0.320 |    0.703 | 
     +----------------------------------------------------------------------+ 
Path 150: MET Setup Check with Pin clk_r_REG62_S1/CK 
Endpoint:   clk_r_REG62_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG61_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.095
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.705
- Arrival Time                  0.321
= Slack Time                    0.384
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG61_S1 | CK ^        |          |       |   0.001 |    0.385 | 
     | clk_r_REG61_S1 | CK ^ -> Q v | DFFSX2TR | 0.320 |   0.321 |    0.705 | 
     | clk_r_REG62_S1 | D v         | DFFSX1TR | 0.000 |   0.321 |    0.705 | 
     +----------------------------------------------------------------------+ 
Path 151: MET Setup Check with Pin mult_x_1_clk_r_REG66_S1/CK 
Endpoint:   mult_x_1_clk_r_REG66_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG62_S1/Q          (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.000
- Setup                         0.078
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.722
- Arrival Time                  0.338
= Slack Time                    0.384
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                         |             |           |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG62_S1          | CK ^        |           |       |   0.000 |    0.385 | 
     | clk_r_REG62_S1          | CK ^ -> Q v | DFFSX1TR  | 0.337 |   0.338 |    0.722 | 
     | mult_x_1_clk_r_REG66_S1 | D v         | DFFHQX4TR | 0.000 |   0.338 |    0.722 | 
     +--------------------------------------------------------------------------------+ 
Path 152: MET Setup Check with Pin clk_r_REG58_S1/CK 
Endpoint:   clk_r_REG58_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG57_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.096
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.705
- Arrival Time                  0.320
= Slack Time                    0.385
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG57_S1 | CK ^        |          |       |   0.001 |    0.386 | 
     | clk_r_REG57_S1 | CK ^ -> Q v | DFFRX1TR | 0.319 |   0.320 |    0.705 | 
     | clk_r_REG58_S1 | D v         | DFFSX2TR | 0.000 |   0.320 |    0.705 | 
     +----------------------------------------------------------------------+ 
Path 153: MET Setup Check with Pin clk_r_REG59_S1/CK 
Endpoint:   clk_r_REG59_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG58_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.096
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.705
- Arrival Time                  0.320
= Slack Time                    0.385
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG58_S1 | CK ^        |          |       |   0.001 |    0.386 | 
     | clk_r_REG58_S1 | CK ^ -> Q v | DFFSX2TR | 0.319 |   0.320 |    0.705 | 
     | clk_r_REG59_S1 | D v         | DFFSX2TR | 0.000 |   0.320 |    0.705 | 
     +----------------------------------------------------------------------+ 
Path 154: MET Setup Check with Pin clk_r_REG41_S2/CK 
Endpoint:   clk_r_REG41_S2/D      (v) checked with  leading edge of 'clk'
Beginpoint: R_10_clk_r_REG31_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.082
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.726
- Arrival Time                  0.339
= Slack Time                    0.387
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     | R_10_clk_r_REG31_S1 | CK ^        |           |       |   0.011 |    0.397 | 
     | R_10_clk_r_REG31_S1 | CK ^ -> Q v | DFFQX4TR  | 0.328 |   0.339 |    0.725 | 
     | clk_r_REG41_S2      | D v         | DFFHQX4TR | 0.000 |   0.339 |    0.726 | 
     +----------------------------------------------------------------------------+ 
Path 155: MET Setup Check with Pin mult_x_1_clk_r_REG68_S1/CK 
Endpoint:   mult_x_1_clk_r_REG68_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG84_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.098
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.711
- Arrival Time                  0.324
= Slack Time                    0.387
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                         |             |          |       |  Time   |   Time   | 
     |-------------------------+-------------+----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG84_S1 | CK ^        |          |       |   0.010 |    0.397 | 
     | mult_x_1_clk_r_REG84_S1 | CK ^ -> Q v | DFFQX1TR | 0.284 |   0.293 |    0.680 | 
     | U186                    | A v -> Y ^  | INVX2TR  | 0.031 |   0.324 |    0.711 | 
     | mult_x_1_clk_r_REG68_S1 | D ^         | DFFQX1TR | 0.000 |   0.324 |    0.711 | 
     +-------------------------------------------------------------------------------+ 
Path 156: MET Setup Check with Pin clk_r_REG53_S1/CK 
Endpoint:   clk_r_REG53_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.001
- Setup                         0.095
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.704
- Arrival Time                  0.316
= Slack Time                    0.388
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG52_S1 | CK ^        |          |       |  -0.000 |    0.387 | 
     | clk_r_REG52_S1 | CK ^ -> Q v | DFFSX2TR | 0.317 |   0.316 |    0.704 | 
     | clk_r_REG53_S1 | D v         | DFFSX2TR | 0.000 |   0.316 |    0.704 | 
     +----------------------------------------------------------------------+ 
Path 157: MET Setup Check with Pin clk_r_REG54_S1/CK 
Endpoint:   clk_r_REG54_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG53_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.000
- Setup                         0.095
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.704
- Arrival Time                  0.316
= Slack Time                    0.388
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG53_S1 | CK ^        |          |       |  -0.001 |    0.387 | 
     | clk_r_REG53_S1 | CK ^ -> Q v | DFFSX2TR | 0.317 |   0.316 |    0.704 | 
     | clk_r_REG54_S1 | D v         | DFFSX2TR | 0.000 |   0.316 |    0.704 | 
     +----------------------------------------------------------------------+ 
Path 158: MET Setup Check with Pin clk_r_REG52_S1/CK 
Endpoint:   clk_r_REG52_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG51_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.001
- Setup                         0.095
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.705
- Arrival Time                  0.315
= Slack Time                    0.389
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG51_S1 | CK ^        |          |       |  -0.000 |    0.389 | 
     | clk_r_REG51_S1 | CK ^ -> Q v | DFFSX2TR | 0.316 |   0.315 |    0.705 | 
     | clk_r_REG52_S1 | D v         | DFFSX2TR | 0.000 |   0.315 |    0.705 | 
     +----------------------------------------------------------------------+ 
Path 159: MET Setup Check with Pin clk_r_REG61_S1/CK 
Endpoint:   clk_r_REG61_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG60_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.095
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.705
- Arrival Time                  0.316
= Slack Time                    0.389
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG60_S1 | CK ^        |          |       |   0.001 |    0.390 | 
     | clk_r_REG60_S1 | CK ^ -> Q v | DFFRX1TR | 0.315 |   0.316 |    0.705 | 
     | clk_r_REG61_S1 | D v         | DFFSX2TR | 0.000 |   0.316 |    0.705 | 
     +----------------------------------------------------------------------+ 
Path 160: MET Setup Check with Pin clk_r_REG56_S1/CK 
Endpoint:   clk_r_REG56_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG55_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.094
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.707
- Arrival Time                  0.312
= Slack Time                    0.395
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG55_S1 | CK ^        |          |       |   0.001 |    0.395 | 
     | clk_r_REG55_S1 | CK ^ -> Q v | DFFSX2TR | 0.311 |   0.312 |    0.707 | 
     | clk_r_REG56_S1 | D v         | DFFSX2TR | 0.000 |   0.312 |    0.707 | 
     +----------------------------------------------------------------------+ 
Path 161: MET Recovery Check with Pin clk_r_REG58_S1/CK 
Endpoint:   clk_r_REG58_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Recovery                     -0.048
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.849
- Arrival Time                  0.436
= Slack Time                    0.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.533 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.675 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.845 | 
     | clk_r_REG58_S1      | SN ^       | DFFSX2TR   | 0.004 |   0.436 |    0.849 | 
     +----------------------------------------------------------------------------+ 
Path 162: MET Recovery Check with Pin clk_r_REG56_S1/CK 
Endpoint:   clk_r_REG56_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Recovery                     -0.048
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.848
- Arrival Time                  0.435
= Slack Time                    0.413
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.534 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.675 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.845 | 
     | clk_r_REG56_S1      | SN ^       | DFFSX2TR   | 0.003 |   0.435 |    0.848 | 
     +----------------------------------------------------------------------------+ 
Path 163: MET Recovery Check with Pin clk_r_REG55_S1/CK 
Endpoint:   clk_r_REG55_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Recovery                     -0.048
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.848
- Arrival Time                  0.435
= Slack Time                    0.413
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.534 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.675 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.845 | 
     | clk_r_REG55_S1      | SN ^       | DFFSX2TR   | 0.003 |   0.435 |    0.848 | 
     +----------------------------------------------------------------------------+ 
Path 164: MET Recovery Check with Pin clk_r_REG59_S1/CK 
Endpoint:   clk_r_REG59_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Recovery                     -0.048
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.849
- Arrival Time                  0.435
= Slack Time                    0.414
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.535 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.676 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.846 | 
     | clk_r_REG59_S1      | SN ^       | DFFSX2TR   | 0.003 |   0.435 |    0.849 | 
     +----------------------------------------------------------------------------+ 
Path 165: MET Recovery Check with Pin clk_r_REG8_S7/CK 
Endpoint:   clk_r_REG8_S7/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Recovery                     -0.049
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.859
- Arrival Time                  0.438
= Slack Time                    0.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.541 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.682 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.853 | 
     | clk_r_REG8_S7       | SN ^       | DFFSX2TR   | 0.006 |   0.438 |    0.859 | 
     +----------------------------------------------------------------------------+ 
Path 166: MET Recovery Check with Pin clk_r_REG9_S8/CK 
Endpoint:   clk_r_REG9_S8/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Recovery                     -0.049
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.859
- Arrival Time                  0.438
= Slack Time                    0.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.541 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.682 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.853 | 
     | clk_r_REG9_S8       | SN ^       | DFFSX2TR   | 0.006 |   0.438 |    0.859 | 
     +----------------------------------------------------------------------------+ 
Path 167: MET Recovery Check with Pin clk_r_REG6_S5/CK 
Endpoint:   clk_r_REG6_S5/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Recovery                     -0.049
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.859
- Arrival Time                  0.438
= Slack Time                    0.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.541 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.683 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.853 | 
     | clk_r_REG6_S5       | SN ^       | DFFSX2TR   | 0.006 |   0.438 |    0.859 | 
     +----------------------------------------------------------------------------+ 
Path 168: MET Recovery Check with Pin clk_r_REG7_S6/CK 
Endpoint:   clk_r_REG7_S6/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Recovery                     -0.049
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.859
- Arrival Time                  0.438
= Slack Time                    0.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.541 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.683 | 
     | PLACEDFE_OFC5_reset | A ^ -> Y ^ | BUFX4TR    | 0.170 |   0.432 |    0.853 | 
     | clk_r_REG7_S6       | SN ^       | DFFSX2TR   | 0.006 |   0.438 |    0.859 | 
     +----------------------------------------------------------------------------+ 
Path 169: MET Setup Check with Pin clk_r_REG4_S3/CK 
Endpoint:   clk_r_REG4_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG3_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.084
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.725
- Arrival Time                  0.285
= Slack Time                    0.440
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |               |             |          |       |  Time   |   Time   | 
     |---------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG3_S2 | CK ^        |          |       |   0.009 |    0.449 | 
     | clk_r_REG3_S2 | CK ^ -> Q v | DFFQX1TR | 0.276 |   0.285 |    0.725 | 
     | clk_r_REG4_S3 | D v         | DFFQX1TR | 0.000 |   0.285 |    0.725 | 
     +---------------------------------------------------------------------+ 
Path 170: MET Setup Check with Pin mult_x_1_clk_r_REG86_S1/CK 
Endpoint:   mult_x_1_clk_r_REG86_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG85_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.083
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.727
- Arrival Time                  0.281
= Slack Time                    0.446
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                         |             |          |       |  Time   |   Time   | 
     |-------------------------+-------------+----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG85_S1 | CK ^        |          |       |   0.010 |    0.455 | 
     | mult_x_1_clk_r_REG85_S1 | CK ^ -> Q v | DFFQX1TR | 0.271 |   0.281 |    0.727 | 
     | mult_x_1_clk_r_REG86_S1 | D v         | DFFQX1TR | 0.000 |   0.281 |    0.727 | 
     +-------------------------------------------------------------------------------+ 
Path 171: MET Setup Check with Pin clk_r_REG24_S3/CK 
Endpoint:   clk_r_REG24_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG23_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.083
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.726
- Arrival Time                  0.279
= Slack Time                    0.447
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG23_S2 | CK ^        |          |       |   0.009 |    0.456 | 
     | clk_r_REG23_S2 | CK ^ -> Q v | DFFQX1TR | 0.270 |   0.279 |    0.726 | 
     | clk_r_REG24_S3 | D v         | DFFQX1TR | 0.000 |   0.279 |    0.726 | 
     +----------------------------------------------------------------------+ 
Path 172: MET Setup Check with Pin clk_r_REG27_S3/CK 
Endpoint:   clk_r_REG27_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG26_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.083
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.726
- Arrival Time                  0.279
= Slack Time                    0.447
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG26_S2 | CK ^        |          |       |   0.009 |    0.456 | 
     | clk_r_REG26_S2 | CK ^ -> Q v | DFFQX1TR | 0.270 |   0.279 |    0.726 | 
     | clk_r_REG27_S3 | D v         | DFFQX1TR | 0.000 |   0.279 |    0.726 | 
     +----------------------------------------------------------------------+ 
Path 173: MET Recovery Check with Pin clk_r_REG49_S1/CK 
Endpoint:   clk_r_REG49_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Recovery                     -0.043
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.843
- Arrival Time                  0.266
= Slack Time                    0.577
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.698 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.839 | 
     | clk_r_REG49_S1      | SN ^       | DFFSX2TR   | 0.003 |   0.266 |    0.843 | 
     +----------------------------------------------------------------------------+ 
Path 174: MET Recovery Check with Pin clk_r_REG62_S1/CK 
Endpoint:   clk_r_REG62_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Recovery                     -0.043
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.843
- Arrival Time                  0.266
= Slack Time                    0.577
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.698 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.840 | 
     | clk_r_REG62_S1      | SN ^       | DFFSX1TR   | 0.003 |   0.266 |    0.843 | 
     +----------------------------------------------------------------------------+ 
Path 175: MET Recovery Check with Pin clk_r_REG54_S1/CK 
Endpoint:   clk_r_REG54_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time         -0.000
- Recovery                     -0.043
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.842
- Arrival Time                  0.265
= Slack Time                    0.577
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.699 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.840 | 
     | clk_r_REG54_S1      | SN ^       | DFFSX2TR   | 0.003 |   0.265 |    0.842 | 
     +----------------------------------------------------------------------------+ 
Path 176: MET Recovery Check with Pin clk_r_REG63_S1/CK 
Endpoint:   clk_r_REG63_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Recovery                     -0.043
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.843
- Arrival Time                  0.266
= Slack Time                    0.578
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.699 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.840 | 
     | clk_r_REG63_S1      | SN ^       | DFFSX2TR   | 0.003 |   0.266 |    0.843 | 
     +----------------------------------------------------------------------------+ 
Path 177: MET Recovery Check with Pin clk_r_REG53_S1/CK 
Endpoint:   clk_r_REG53_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time         -0.001
- Recovery                     -0.043
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.842
- Arrival Time                  0.264
= Slack Time                    0.578
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.699 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.840 | 
     | clk_r_REG53_S1      | SN ^       | DFFSX2TR   | 0.002 |   0.264 |    0.842 | 
     +----------------------------------------------------------------------------+ 
Path 178: MET Recovery Check with Pin clk_r_REG61_S1/CK 
Endpoint:   clk_r_REG61_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Recovery                     -0.043
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.843
- Arrival Time                  0.266
= Slack Time                    0.578
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.699 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.840 | 
     | clk_r_REG61_S1      | SN ^       | DFFSX2TR   | 0.003 |   0.266 |    0.843 | 
     +----------------------------------------------------------------------------+ 
Path 179: MET Recovery Check with Pin clk_r_REG64_S1/CK 
Endpoint:   clk_r_REG64_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Recovery                     -0.043
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.844
- Arrival Time                  0.266
= Slack Time                    0.578
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.699 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.840 | 
     | clk_r_REG64_S1      | SN ^       | DFFSX2TR   | 0.003 |   0.266 |    0.844 | 
     +----------------------------------------------------------------------------+ 
Path 180: MET Recovery Check with Pin clk_r_REG51_S1/CK 
Endpoint:   clk_r_REG51_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time         -0.001
- Recovery                     -0.043
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.842
- Arrival Time                  0.263
= Slack Time                    0.578
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.699 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.841 | 
     | clk_r_REG51_S1      | SN ^       | DFFSX2TR   | 0.001 |   0.263 |    0.842 | 
     +----------------------------------------------------------------------------+ 
Path 181: MET Recovery Check with Pin clk_r_REG50_S1/CK 
Endpoint:   clk_r_REG50_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time         -0.001
- Recovery                     -0.043
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.842
- Arrival Time                  0.263
= Slack Time                    0.578
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.699 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.841 | 
     | clk_r_REG50_S1      | SN ^       | DFFSX2TR   | 0.001 |   0.263 |    0.842 | 
     +----------------------------------------------------------------------------+ 
Path 182: MET Recovery Check with Pin clk_r_REG52_S1/CK 
Endpoint:   clk_r_REG52_S1/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time         -0.001
- Recovery                     -0.043
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.842
- Arrival Time                  0.263
= Slack Time                    0.578
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.700 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.841 | 
     | clk_r_REG52_S1      | SN ^       | DFFSX2TR   | 0.001 |   0.263 |    0.842 | 
     +----------------------------------------------------------------------------+ 
Path 183: MET Recovery Check with Pin clk_r_REG19_S17/CK 
Endpoint:   clk_r_REG19_S17/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Recovery                     -0.045
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.855
- Arrival Time                  0.264
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.712 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.853 | 
     | clk_r_REG19_S17     | SN ^       | DFFSX2TR   | 0.002 |   0.264 |    0.855 | 
     +----------------------------------------------------------------------------+ 
Path 184: MET Recovery Check with Pin clk_r_REG21_S19/CK 
Endpoint:   clk_r_REG21_S19/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Recovery                     -0.045
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.855
- Arrival Time                  0.264
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.712 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.853 | 
     | clk_r_REG21_S19     | SN ^       | DFFSX2TR   | 0.002 |   0.264 |    0.855 | 
     +----------------------------------------------------------------------------+ 
Path 185: MET Recovery Check with Pin clk_r_REG20_S18/CK 
Endpoint:   clk_r_REG20_S18/SN (^) checked with  leading edge of 'clk'
Beginpoint: reset              (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Recovery                     -0.045
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.855
- Arrival Time                  0.264
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     +----------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                     |            |            |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+---------+----------| 
     |                     | reset v    |            |       |   0.121 |    0.712 | 
     | PLACEDFE_OFC4_reset | A v -> Y ^ | CLKINVX4TR | 0.141 |   0.262 |    0.853 | 
     | clk_r_REG20_S18     | SN ^       | DFFSX2TR   | 0.002 |   0.264 |    0.855 | 
     +----------------------------------------------------------------------------+ 

