INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sim_1/imports/verilog_tb/realfft_rtl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module realfft_rtl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_xfft2real_v1_0/hdl/vhdl/hls_xfft2real_mac_mulsub_16s_16s_31s_31_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hls_xfft2real_mac_mulsub_16s_16s_31s_31_3_DSP48_2
INFO: [VRFC 10-307] analyzing entity hls_xfft2real_mac_mulsub_16s_16s_31s_31_3
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_xfft2real_v1_0/hdl/vhdl/hls_xfft2real_Loop_realfft_be_buffer_proc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hls_xfft2real_Loop_realfft_be_buffer_proc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_xfft2real_v1_0/hdl/vhdl/hls_xfft2real.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hls_xfft2real
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_xfft2real_v1_0/hdl/vhdl/hls_xfft2real_descramble_buf_0_M_real_V.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hls_xfft2real_descramble_buf_0_M_real_V
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_xfft2real_v1_0/hdl/vhdl/hls_xfft2real_mac_muladd_16s_16s_31s_31_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hls_xfft2real_mac_muladd_16s_16s_31s_31_3_DSP48_1
INFO: [VRFC 10-307] analyzing entity hls_xfft2real_mac_muladd_16s_16s_31s_31_3
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_xfft2real_v1_0/hdl/vhdl/hls_xfft2real_Loop_realfft_be_descramble_pro_twid_rom_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hls_xfft2real_Loop_realfft_be_descramble_pro_twid_rom_0_rom
INFO: [VRFC 10-307] analyzing entity hls_xfft2real_Loop_realfft_be_descramble_pro_twid_rom_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_xfft2real_v1_0/hdl/vhdl/hls_xfft2real_Loop_realfft_be_descramble_pro_twid_rom_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hls_xfft2real_Loop_realfft_be_descramble_pro_twid_rom_1_rom
INFO: [VRFC 10-307] analyzing entity hls_xfft2real_Loop_realfft_be_descramble_pro_twid_rom_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_xfft2real_v1_0/hdl/vhdl/hls_xfft2real_Loop_realfft_be_descramble_pro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hls_xfft2real_Loop_realfft_be_descramble_pro
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_xfft2real_v1_0/hdl/vhdl/hls_xfft2real_descramble_buf_0_M_real_V_memcore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram
INFO: [VRFC 10-307] analyzing entity hls_xfft2real_descramble_buf_0_M_real_V_memcore
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_xfft2real_v1_0/hdl/vhdl/hls_xfft2real_mul_mul_16s_16s_31_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hls_xfft2real_mul_mul_16s_16s_31_3_DSP48_0
INFO: [VRFC 10-307] analyzing entity hls_xfft2real_mul_mul_16s_16s_31_3
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ip/RealFFT_hls_xfft2real_0_0/sim/RealFFT_hls_xfft2real_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RealFFT_hls_xfft2real_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_real2xfft_v1_0/hdl/vhdl/hls_real2xfft_Loop_real2xfft_output_proc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hls_real2xfft_Loop_real2xfft_output_proc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_real2xfft_v1_0/hdl/vhdl/FIFO_hls_real2xfft_windowed_0_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_hls_real2xfft_windowed_0_channel_shiftReg
INFO: [VRFC 10-307] analyzing entity FIFO_hls_real2xfft_windowed_0_channel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_real2xfft_v1_0/hdl/vhdl/hls_real2xfft_window_fn_coeff_tab1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hls_real2xfft_window_fn_coeff_tab1_0_rom
INFO: [VRFC 10-307] analyzing entity hls_real2xfft_window_fn_coeff_tab1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_real2xfft_v1_0/hdl/vhdl/hls_real2xfft_window_fn_coeff_tab1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hls_real2xfft_window_fn_coeff_tab1_1_rom
INFO: [VRFC 10-307] analyzing entity hls_real2xfft_window_fn_coeff_tab1_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_real2xfft_v1_0/hdl/vhdl/FIFO_hls_real2xfft_delayed_i_0_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_hls_real2xfft_delayed_i_0_channel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_real2xfft_v1_0/hdl/vhdl/FIFO_hls_real2xfft_nodelay_i_1_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_hls_real2xfft_nodelay_i_1_channel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_real2xfft_v1_0/hdl/vhdl/hls_real2xfft_window_fn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hls_real2xfft_window_fn
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_real2xfft_v1_0/hdl/vhdl/FIFO_hls_real2xfft_data2window_0_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_hls_real2xfft_data2window_0_channel_shiftReg
INFO: [VRFC 10-307] analyzing entity FIFO_hls_real2xfft_data2window_0_channel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_real2xfft_v1_0/hdl/vhdl/hls_real2xfft_Loop_sliding_win_delay_proc_delay_line_Array_V.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hls_real2xfft_Loop_sliding_win_delay_proc_delay_line_Array_V_core
INFO: [VRFC 10-307] analyzing entity hls_real2xfft_Loop_sliding_win_delay_proc_delay_line_Array_V
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_real2xfft_v1_0/hdl/vhdl/FIFO_hls_real2xfft_windowed_1_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_hls_real2xfft_windowed_1_channel_shiftReg
INFO: [VRFC 10-307] analyzing entity FIFO_hls_real2xfft_windowed_1_channel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_real2xfft_v1_0/hdl/vhdl/hls_real2xfft_Loop_sliding_win_output_proc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hls_real2xfft_Loop_sliding_win_output_proc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_real2xfft_v1_0/hdl/vhdl/FIFO_hls_real2xfft_data2window_1_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_hls_real2xfft_data2window_1_channel_shiftReg
INFO: [VRFC 10-307] analyzing entity FIFO_hls_real2xfft_data2window_1_channel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_real2xfft_v1_0/hdl/vhdl/hls_real2xfft_Loop_sliding_win_delay_proc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hls_real2xfft_Loop_sliding_win_delay_proc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_real2xfft_v1_0/hdl/vhdl/hls_real2xfft.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hls_real2xfft
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_real2xfft_v1_0/hdl/vhdl/FIFO_hls_real2xfft_nodelay_i_0_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_hls_real2xfft_nodelay_i_0_channel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_real2xfft_v1_0/hdl/vhdl/FIFO_hls_real2xfft_delayed_i_1_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_hls_real2xfft_delayed_i_1_channel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/hls_real2xfft_v1_0/hdl/vhdl/hls_real2xfft_mul_mul_16s_15ns_31_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hls_real2xfft_mul_mul_16s_15ns_31_3_DSP48_0
INFO: [VRFC 10-307] analyzing entity hls_real2xfft_mul_mul_16s_15ns_31_3
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ip/RealFFT_hls_real2xfft_0_0/sim/RealFFT_hls_real2xfft_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RealFFT_hls_real2xfft_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_0
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_7
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_7_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_7_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_7_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_7_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_7_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0_7
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_7
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/c_mux_bit_v12_0/hdl/c_mux_bit_v12_0_vh_rfs.vhd" into library c_mux_bit_v12_0_0
INFO: [VRFC 10-307] analyzing entity c_mux_bit_pipereg
INFO: [VRFC 10-307] analyzing entity c_mux_bit_4to1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_8to1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_16to1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_32to1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_v12_0_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/c_mux_bit_v12_0/hdl/c_mux_bit_v12_0.vhd" into library c_mux_bit_v12_0_0
INFO: [VRFC 10-307] analyzing entity c_mux_bit_v12_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd" into library c_shift_ram_v12_0_7
INFO: [VRFC 10-307] analyzing entity flop
INFO: [VRFC 10-307] analyzing entity sr
INFO: [VRFC 10-307] analyzing entity srl_clb
INFO: [VRFC 10-307] analyzing entity c_shift_ram_speedmux
INFO: [VRFC 10-307] analyzing entity c_shift_ram_v12_0_7_legacy
INFO: [VRFC 10-307] analyzing entity c_shift_ram_v12_0_7_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd" into library c_shift_ram_v12_0_7
INFO: [VRFC 10-307] analyzing entity c_shift_ram_v12_0_7
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_9
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_9_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0_9
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd" into library cmpy_v6_0_9
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity input_negation
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity cmpy_xfft_so_sync
INFO: [VRFC 10-307] analyzing entity cmpy_mux2to1
INFO: [VRFC 10-307] analyzing entity cmpy_3_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_4_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_9_synth
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_9_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0.vhd" into library cmpy_v6_0_9
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd" into library floating_point_v7_0_10
INFO: [VRFC 10-307] analyzing entity fdgS
INFO: [VRFC 10-307] analyzing entity fdgW
INFO: [VRFC 10-307] analyzing entity lutV
INFO: [VRFC 10-307] analyzing entity lutS
INFO: [VRFC 10-307] analyzing entity lutN
INFO: [VRFC 10-307] analyzing entity lutNMuxS
INFO: [VRFC 10-307] analyzing entity srl16eS
INFO: [VRFC 10-307] analyzing entity delayS
INFO: [VRFC 10-307] analyzing entity andW
INFO: [VRFC 10-307] analyzing entity orW
INFO: [VRFC 10-307] analyzing entity srl16ew
INFO: [VRFC 10-307] analyzing entity delayW
INFO: [VRFC 10-307] analyzing entity compW
INFO: [VRFC 10-307] analyzing entity addSubW
INFO: [VRFC 10-307] analyzing entity equalW
INFO: [VRFC 10-307] analyzing entity addW
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity cntrlgen
INFO: [VRFC 10-307] analyzing entity cntrlgen2
INFO: [VRFC 10-307] analyzing entity ppGenR8
INFO: [VRFC 10-307] analyzing entity ppGenR8Msb2
INFO: [VRFC 10-307] analyzing entity addSubShGW
INFO: [VRFC 10-307] analyzing entity addSubShFW
INFO: [VRFC 10-307] analyzing entity vmRoundW
INFO: [VRFC 10-307] analyzing entity vmsMultCore
INFO: [VRFC 10-307] analyzing entity wideEmbedMult4
INFO: [VRFC 10-307] analyzing entity wideEmbedMult16
INFO: [VRFC 10-307] analyzing entity wideEmbedMult
INFO: [VRFC 10-307] analyzing entity dsp48MultALine
INFO: [VRFC 10-307] analyzing entity dsp48Mult
INFO: [VRFC 10-307] analyzing entity xMult
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity delay_s
INFO: [VRFC 10-307] analyzing entity mux_bus2
INFO: [VRFC 10-307] analyzing entity twos_comp
INFO: [VRFC 10-307] analyzing entity carry_chain
INFO: [VRFC 10-307] analyzing entity mux4
INFO: [VRFC 10-307] analyzing entity compare_gt
INFO: [VRFC 10-307] analyzing entity compare_eq_im
INFO: [VRFC 10-307] analyzing entity compare_ne_im
INFO: [VRFC 10-307] analyzing entity compare_eq
INFO: [VRFC 10-307] analyzing entity compare
INFO: [VRFC 10-307] analyzing entity special_detect
INFO: [VRFC 10-307] analyzing entity norm_zero_det
INFO: [VRFC 10-307] analyzing entity zero_det_sel
INFO: [VRFC 10-307] analyzing entity shift_msb_first
INFO: [VRFC 10-307] analyzing entity flt_dec_op
INFO: [VRFC 10-307] analyzing entity flt_dec_op_lat
INFO: [VRFC 10-307] analyzing entity lead_zero_encode
INFO: [VRFC 10-307] analyzing entity lead_zero_encode_shift
INFO: [VRFC 10-307] analyzing entity dsp48e1_wrapper
INFO: [VRFC 10-307] analyzing entity dsp48e2_wrapper
INFO: [VRFC 10-307] analyzing entity addsub_logic
INFO: [VRFC 10-307] analyzing entity addsub_dsp
INFO: [VRFC 10-307] analyzing entity addsub
INFO: [VRFC 10-307] analyzing entity flt_round_bit
INFO: [VRFC 10-307] analyzing entity renorm_and_round_logic
INFO: [VRFC 10-307] analyzing entity norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity norm_and_round_logic
INFO: [VRFC 10-307] analyzing entity alignment
INFO: [VRFC 10-307] analyzing entity normalize
INFO: [VRFC 10-307] analyzing entity align_add_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity align_add
INFO: [VRFC 10-307] analyzing entity multadd
INFO: [VRFC 10-307] analyzing entity compare_ge
INFO: [VRFC 10-307] analyzing entity fix_to_flt_conv_exp
INFO: [VRFC 10-307] analyzing entity fix_to_flt_conv
INFO: [VRFC 10-307] analyzing entity flt_to_fix_conv
INFO: [VRFC 10-307] analyzing entity flt_to_flt_conv_exp
INFO: [VRFC 10-307] analyzing entity flt_to_flt_conv
INFO: [VRFC 10-307] analyzing entity fp_cmp
INFO: [VRFC 10-307] analyzing entity flt_sqrt_mant_addsub
INFO: [VRFC 10-307] analyzing entity flt_sqrt_mant
INFO: [VRFC 10-307] analyzing entity flt_sqrt_exp
INFO: [VRFC 10-307] analyzing entity flt_sqrt
INFO: [VRFC 10-307] analyzing entity flt_div_mant_addsub
INFO: [VRFC 10-307] analyzing entity flt_div_mant
INFO: [VRFC 10-307] analyzing entity flt_div_exp
INFO: [VRFC 10-307] analyzing entity flt_div
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_lat_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e2_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_qq
INFO: [VRFC 10-307] analyzing entity fix_mult_xx
INFO: [VRFC 10-307] analyzing entity fix_mult
INFO: [VRFC 10-307] analyzing entity flt_round_dsp_opt_full
INFO: [VRFC 10-307] analyzing entity flt_round_dsp_opt_part
INFO: [VRFC 10-307] analyzing entity flt_mult_round
INFO: [VRFC 10-307] analyzing entity flt_mult_exp
INFO: [VRFC 10-307] analyzing entity flt_mult
INFO: [VRFC 10-307] analyzing entity flt_add_exp
INFO: [VRFC 10-307] analyzing entity flt_add_logic
INFO: [VRFC 10-307] analyzing entity flt_add_dsp
INFO: [VRFC 10-307] analyzing entity flt_add_lat_align_add
INFO: [VRFC 10-307] analyzing entity flt_add_lat_norm
INFO: [VRFC 10-307] analyzing entity flt_add_lat_exp
INFO: [VRFC 10-307] analyzing entity flt_add_lat
INFO: [VRFC 10-307] analyzing entity flt_add
INFO: [VRFC 10-307] analyzing entity flt_recip_approx
INFO: [VRFC 10-307] analyzing entity flt_recip_nr
INFO: [VRFC 10-307] analyzing entity flt_recip_reduction_calc
INFO: [VRFC 10-307] analyzing entity flt_recip_eval
INFO: [VRFC 10-307] analyzing entity flt_recip_postprocess
INFO: [VRFC 10-307] analyzing entity flt_recip_specialcase
INFO: [VRFC 10-307] analyzing entity flt_recip_recomb
INFO: [VRFC 10-307] analyzing entity flt_recipsqrt_dp_m_calc
INFO: [VRFC 10-307] analyzing entity flt_recip
INFO: [VRFC 10-307] analyzing entity flt_log_addsub
INFO: [VRFC 10-307] analyzing entity flt_log_addsub_taylor_fabric
INFO: [VRFC 10-307] analyzing entity flt_log_addsub_taylor_combiner_fabric
INFO: [VRFC 10-307] analyzing entity flt_log_single_one_detect
INFO: [VRFC 10-307] analyzing entity flt_log_inproc
INFO: [VRFC 10-307] analyzing entity flt_log_exp
INFO: [VRFC 10-307] analyzing entity flt_log_L_block_memory
INFO: [VRFC 10-307] analyzing entity flt_pt_log_L_block
INFO: [VRFC 10-307] analyzing entity flt_log_rr_mul_iter
INFO: [VRFC 10-307] analyzing entity flt_log_rr_mul
INFO: [VRFC 10-307] analyzing entity flt_log_rr
INFO: [VRFC 10-307] analyzing entity flt_log_taylor
INFO: [VRFC 10-307] analyzing entity flt_log_shift_msb_first
INFO: [VRFC 10-307] analyzing entity flt_log_lead_zero_encode
INFO: [VRFC 10-307] analyzing entity flt_log_normalize
INFO: [VRFC 10-307] analyzing entity flt_log_norm
INFO: [VRFC 10-307] analyzing entity flt_log_rnd
INFO: [VRFC 10-307] analyzing entity flt_log_specialcase
INFO: [VRFC 10-307] analyzing entity flt_log_recomb
INFO: [VRFC 10-307] analyzing entity flt_log
INFO: [VRFC 10-307] analyzing entity flt_exp_specialcase
INFO: [VRFC 10-307] analyzing entity flt_exp_recomb
INFO: [VRFC 10-307] analyzing entity flt_exp_ccm
INFO: [VRFC 10-307] analyzing entity flt_exp_e2A
INFO: [VRFC 10-307] analyzing entity flt_exp_dp_poly
INFO: [VRFC 10-307] analyzing entity flt_exp_e2zmzm1
INFO: [VRFC 10-307] analyzing entity flt_exp
INFO: [VRFC 10-307] analyzing entity flt_fma_specialcase
INFO: [VRFC 10-307] analyzing entity flt_fma_round_bit
INFO: [VRFC 10-307] analyzing entity flt_fma_renorm_and_round_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_special_detect
INFO: [VRFC 10-307] analyzing entity flt_fma_add_exp
INFO: [VRFC 10-307] analyzing entity flt_fma_alignment
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub_dsp1
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub_dsp2
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub
INFO: [VRFC 10-307] analyzing entity flt_fma_align_add
INFO: [VRFC 10-307] analyzing entity flt_fma_norm_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_add_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_add
INFO: [VRFC 10-307] analyzing entity flt_fma_mul
INFO: [VRFC 10-307] analyzing entity flt_fma
INFO: [VRFC 10-307] analyzing entity flt_accum_flt_to_fix
INFO: [VRFC 10-307] analyzing entity flt_accum_bit_encode
INFO: [VRFC 10-307] analyzing entity flt_accum
INFO: [VRFC 10-307] analyzing entity floating_point_v7_0_10_viv
INFO: [VRFC 10-307] analyzing entity floating_point_v7_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd" into library xfft_v9_0_8
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-307] analyzing entity adder_bypass
INFO: [VRFC 10-307] analyzing entity logic_gate
INFO: [VRFC 10-307] analyzing entity equ_rtl
INFO: [VRFC 10-307] analyzing entity cnt_sat
INFO: [VRFC 10-307] analyzing entity cnt_tc_rtl
INFO: [VRFC 10-307] analyzing entity cnt_tc_rtl_a
INFO: [VRFC 10-307] analyzing entity shift_ram
INFO: [VRFC 10-307] analyzing entity mux_bus2
INFO: [VRFC 10-307] analyzing entity mux_bus4
INFO: [VRFC 10-307] analyzing entity mux_bus8
INFO: [VRFC 10-307] analyzing entity mux_bus16
INFO: [VRFC 10-307] analyzing entity mux_bus32
INFO: [VRFC 10-307] analyzing entity dist_mem
INFO: [VRFC 10-307] analyzing entity dpm
INFO: [VRFC 10-307] analyzing entity dpm_hybrid
INFO: [VRFC 10-307] analyzing entity reg_rs_rtl
INFO: [VRFC 10-307] analyzing entity sub_byp
INFO: [VRFC 10-307] analyzing entity sub_byp_j
INFO: [VRFC 10-307] analyzing entity subtracter
INFO: [VRFC 10-307] analyzing entity xor_bit_gate
INFO: [VRFC 10-307] analyzing entity arith_shift1
INFO: [VRFC 10-307] analyzing entity arith_shift3
INFO: [VRFC 10-307] analyzing entity butterfly_DSP48E
INFO: [VRFC 10-307] analyzing entity butterfly_dsp48e_hybrid
INFO: [VRFC 10-307] analyzing entity butterfly_DSP48E_bypass
INFO: [VRFC 10-307] analyzing entity butterfly_dsp48e_bypass_hybrid
INFO: [VRFC 10-307] analyzing entity butterfly_DSP48E_mul_j_bypass
INFO: [VRFC 10-307] analyzing entity butterfly_dsp48e_mul_j_bypass_hybrid
INFO: [VRFC 10-307] analyzing entity butterfly_DSP48E_SIMD
INFO: [VRFC 10-307] analyzing entity butterfly_DSP48E_SIMD_bypass
INFO: [VRFC 10-307] analyzing entity butterfly_DSP48E_SIMD_mul_j_bypass
INFO: [VRFC 10-307] analyzing entity bf_dsp
INFO: [VRFC 10-307] analyzing entity bf_dsp_bypass
INFO: [VRFC 10-307] analyzing entity bf_dsp_mul_j_bypass
INFO: [VRFC 10-307] analyzing entity bfly_byp
INFO: [VRFC 10-307] analyzing entity bfly_byp_j
INFO: [VRFC 10-307] analyzing entity butterfly
INFO: [VRFC 10-307] analyzing entity twos_comp
INFO: [VRFC 10-307] analyzing entity cmpy
INFO: [VRFC 10-307] analyzing entity dfly_byp
INFO: [VRFC 10-307] analyzing entity dragonfly_DSP48_bypass
INFO: [VRFC 10-307] analyzing entity so_xk_counter
INFO: [VRFC 10-307] analyzing entity flow_control_b
INFO: [VRFC 10-307] analyzing entity flow_control_c
INFO: [VRFC 10-307] analyzing entity max2_2
INFO: [VRFC 10-307] analyzing entity in_ranger
INFO: [VRFC 10-307] analyzing entity in_switch4
INFO: [VRFC 10-307] analyzing entity out_addr_gen_b
INFO: [VRFC 10-307] analyzing entity out_switch4
INFO: [VRFC 10-307] analyzing entity overflow_gen
INFO: [VRFC 10-307] analyzing entity unbiased_round
INFO: [VRFC 10-307] analyzing entity pe4
INFO: [VRFC 10-307] analyzing entity r2_in_addr
INFO: [VRFC 10-307] analyzing entity r2_ovflo_gen
INFO: [VRFC 10-307] analyzing entity r2_pe
INFO: [VRFC 10-307] analyzing entity range_r2
INFO: [VRFC 10-307] analyzing entity r2_ranger
INFO: [VRFC 10-307] analyzing entity r2_rw_addr
INFO: [VRFC 10-307] analyzing entity r2_tw_addr
INFO: [VRFC 10-307] analyzing entity twgen_distmem
INFO: [VRFC 10-307] analyzing entity twgen_distmem_so
INFO: [VRFC 10-307] analyzing entity twgen_half_sincos
INFO: [VRFC 10-307] analyzing entity twgen_quarter_sin
INFO: [VRFC 10-307] analyzing entity twiddle_gen
INFO: [VRFC 10-307] analyzing entity r2_control
INFO: [VRFC 10-307] analyzing entity scale_logic
INFO: [VRFC 10-307] analyzing entity r2_datapath
INFO: [VRFC 10-307] analyzing entity rw_addr_gen_b
INFO: [VRFC 10-307] analyzing entity tw_gen_p2
INFO: [VRFC 10-307] analyzing entity tw_gen_p4
INFO: [VRFC 10-307] analyzing entity tw_addr_gen
INFO: [VRFC 10-307] analyzing entity r4_control
INFO: [VRFC 10-307] analyzing entity range_r4
INFO: [VRFC 10-307] analyzing entity r4_ranger
INFO: [VRFC 10-307] analyzing entity r4_datapath
INFO: [VRFC 10-307] analyzing entity r22_twos_comp_mux
INFO: [VRFC 10-307] analyzing entity r22_delay_mux
INFO: [VRFC 10-307] analyzing entity r22_srl_memory
INFO: [VRFC 10-307] analyzing entity r22_memory
INFO: [VRFC 10-307] analyzing entity r22_bfly_byp
INFO: [VRFC 10-307] analyzing entity r22_bf
INFO: [VRFC 10-307] analyzing entity r22_bf_sp
INFO: [VRFC 10-307] analyzing entity r22_cnt_ctrl
INFO: [VRFC 10-307] analyzing entity r22_flow_ctrl
INFO: [VRFC 10-307] analyzing entity r22_ovflo
INFO: [VRFC 10-307] analyzing entity r22_busy
INFO: [VRFC 10-307] analyzing entity r22_tw_gen
INFO: [VRFC 10-307] analyzing entity r22_pe
INFO: [VRFC 10-307] analyzing entity r22_right_shift
INFO: [VRFC 10-307] analyzing entity so_n_counter
INFO: [VRFC 10-307] analyzing entity so_io_addr_gen
INFO: [VRFC 10-307] analyzing entity so_run_addr_gen_rotator
INFO: [VRFC 10-307] analyzing entity so_run_addr_gen_left_shift
INFO: [VRFC 10-307] analyzing entity so_run_addr_gen
INFO: [VRFC 10-307] analyzing entity so_addr_gen
INFO: [VRFC 10-307] analyzing entity so_control_fsm
INFO: [VRFC 10-307] analyzing entity so_control
INFO: [VRFC 10-307] analyzing entity so_memory
INFO: [VRFC 10-307] analyzing entity so_ranger
INFO: [VRFC 10-307] analyzing entity so_datapath
INFO: [VRFC 10-307] analyzing entity pipe_blank
INFO: [VRFC 10-307] analyzing entity fp_get_block_max_exp
INFO: [VRFC 10-307] analyzing entity fp_convert_to_block_fp
INFO: [VRFC 10-307] analyzing entity fp_convert_to_fp
INFO: [VRFC 10-307] analyzing entity fp_shift_ram_clr_op
INFO: [VRFC 10-307] analyzing entity axi_wrapper_input_fifo
INFO: [VRFC 10-307] analyzing entity axi_wrapper_output_fifo
INFO: [VRFC 10-307] analyzing entity axi_wrapper
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_8_b
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_8_c
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_8_d
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_8_e
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_8_fp
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_8_core
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_8_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0.vhd" into library xfft_v9_0_8
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ip/RealFFT_xfft_0_0/sim/RealFFT_xfft_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RealFFT_xfft_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xlconstant
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/ip/RealFFT_xlconstant_0_0/sim/RealFFT_xlconstant_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RealFFT_xlconstant_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/bd/RealFFT/hdl/RealFFT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RealFFT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/hdl/RealFFT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RealFFT_wrapper
