--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 875324349 paths analyzed, 1887 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.424ns.
--------------------------------------------------------------------------------
Slack:                  0.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.373ns (Levels of Logic = 13)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X5Y34.A4       net (fanout=10)       0.765   a[13]_a[15]_MUX_1651_o_0
    SLICE_X5Y34.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       n0177<8>11
    SLICE_X5Y34.D6       net (fanout=18)       1.360   n0177[8]
    SLICE_X5Y34.D        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1712_o111_SW1
    SLICE_X5Y34.C6       net (fanout=1)        0.143   M_score_scr1[15]_PWR_1_o_div_6/N359
    SLICE_X5Y34.C        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1712_o111
    SLICE_X9Y38.A2       net (fanout=10)       1.572   a[10]_a[15]_MUX_1702_o_0
    SLICE_X9Y38.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N350
                                                       n0177<5>15
    SLICE_X11Y38.C1      net (fanout=23)       0.797   n0177[5]
    SLICE_X11Y38.C       Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N692
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1760_o11511_SW4_SW0
    SLICE_X9Y38.D6       net (fanout=1)        0.347   M_score_scr1[15]_PWR_1_o_div_6/N692
    SLICE_X9Y38.D        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N350
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1760_o11511_SW4
    SLICE_X6Y40.D3       net (fanout=1)        0.901   M_score_scr1[15]_PWR_1_o_div_6/N350
    SLICE_X6Y40.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<11>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<11>
    SLICE_X7Y43.A5       net (fanout=7)        1.391   a[15]_GND_28_o_add_27_OUT[15:0]<11>_0
    SLICE_X7Y43.A        Tilo                  0.259   n0177<0>25
                                                       n0177<0>21111_SW1
    SLICE_X7Y43.B6       net (fanout=1)        0.143   N718
    SLICE_X7Y43.B        Tilo                  0.259   n0177<0>25
                                                       n0177<2>14_SW1_SW0
    SLICE_X6Y42.C5       net (fanout=2)        0.416   N668
    SLICE_X6Y42.DMUX     Topcd                 0.493   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n0763111
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.373ns (7.575ns logic, 11.798ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  0.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.360ns (Levels of Logic = 11)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X6Y34.A3       net (fanout=10)       1.290   a[13]_a[15]_MUX_1651_o_0
    SLICE_X6Y34.A        Tilo                  0.235   N126
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o121
    SLICE_X5Y35.A4       net (fanout=6)        1.521   a[11]_a[15]_MUX_1685_o_0
    SLICE_X5Y35.A        Tilo                  0.259   N446
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1411_SW1
    SLICE_X8Y38.A3       net (fanout=3)        1.249   N403
    SLICE_X8Y38.A        Tilo                  0.254   N142
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1411
    SLICE_X4Y37.D2       net (fanout=27)       1.277   Mmux_a[0]_a[15]_MUX_1728_o141_0
    SLICE_X4Y37.D        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N444
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_SW3
    SLICE_X6Y40.B3       net (fanout=3)        0.889   M_score_scr1[15]_PWR_1_o_div_6/N444
    SLICE_X6Y40.DMUX     Topbd                 0.644   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<9>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<11>
    SLICE_X7Y43.A5       net (fanout=7)        1.391   a[15]_GND_28_o_add_27_OUT[15:0]<11>_0
    SLICE_X7Y43.A        Tilo                  0.259   n0177<0>25
                                                       n0177<0>21111_SW1
    SLICE_X7Y43.B6       net (fanout=1)        0.143   N718
    SLICE_X7Y43.B        Tilo                  0.259   n0177<0>25
                                                       n0177<2>14_SW1_SW0
    SLICE_X6Y42.C5       net (fanout=2)        0.416   N668
    SLICE_X6Y42.DMUX     Topcd                 0.493   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n0763111
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.360ns (7.221ns logic, 12.139ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  0.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.359ns (Levels of Logic = 11)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X6Y34.A3       net (fanout=10)       1.290   a[13]_a[15]_MUX_1651_o_0
    SLICE_X6Y34.A        Tilo                  0.235   N126
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o121
    SLICE_X4Y36.C3       net (fanout=6)        1.404   a[11]_a[15]_MUX_1685_o_0
    SLICE_X4Y36.C        Tilo                  0.255   N157
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1411_SW0
    SLICE_X8Y38.A2       net (fanout=3)        1.369   N402
    SLICE_X8Y38.A        Tilo                  0.254   N142
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1411
    SLICE_X4Y37.D2       net (fanout=27)       1.277   Mmux_a[0]_a[15]_MUX_1728_o141_0
    SLICE_X4Y37.D        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N444
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_SW3
    SLICE_X6Y40.B3       net (fanout=3)        0.889   M_score_scr1[15]_PWR_1_o_div_6/N444
    SLICE_X6Y40.DMUX     Topbd                 0.644   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<9>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<11>
    SLICE_X7Y43.A5       net (fanout=7)        1.391   a[15]_GND_28_o_add_27_OUT[15:0]<11>_0
    SLICE_X7Y43.A        Tilo                  0.259   n0177<0>25
                                                       n0177<0>21111_SW1
    SLICE_X7Y43.B6       net (fanout=1)        0.143   N718
    SLICE_X7Y43.B        Tilo                  0.259   n0177<0>25
                                                       n0177<2>14_SW1_SW0
    SLICE_X6Y42.C5       net (fanout=2)        0.416   N668
    SLICE_X6Y42.DMUX     Topcd                 0.493   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n0763111
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.359ns (7.217ns logic, 12.142ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  0.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.353ns (Levels of Logic = 11)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X6Y34.A3       net (fanout=10)       1.290   a[13]_a[15]_MUX_1651_o_0
    SLICE_X6Y34.A        Tilo                  0.235   N126
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o121
    SLICE_X5Y35.A4       net (fanout=6)        1.521   a[11]_a[15]_MUX_1685_o_0
    SLICE_X5Y35.A        Tilo                  0.259   N446
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1411_SW1
    SLICE_X8Y38.A3       net (fanout=3)        1.249   N403
    SLICE_X8Y38.A        Tilo                  0.254   N142
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1411
    SLICE_X4Y37.D2       net (fanout=27)       1.277   Mmux_a[0]_a[15]_MUX_1728_o141_0
    SLICE_X4Y37.D        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N444
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_SW3
    SLICE_X6Y40.B3       net (fanout=3)        0.889   M_score_scr1[15]_PWR_1_o_div_6/N444
    SLICE_X6Y40.CMUX     Topbc                 0.613   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<9>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<11>
    SLICE_X7Y42.A3       net (fanout=7)        1.150   a[15]_GND_28_o_add_27_OUT[15:0]<10>_0
    SLICE_X7Y42.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N508
                                                       n0177<0>21111
    SLICE_X7Y42.B4       net (fanout=3)        0.568   n0177<0>2111
    SLICE_X7Y42.B        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N508
                                                       n0177<2>14
    SLICE_X6Y42.D4       net (fanout=10)       0.303   n0177<2>2
    SLICE_X6Y42.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.353ns (7.143ns logic, 12.210ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.352ns (Levels of Logic = 11)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X6Y34.A3       net (fanout=10)       1.290   a[13]_a[15]_MUX_1651_o_0
    SLICE_X6Y34.A        Tilo                  0.235   N126
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o121
    SLICE_X4Y36.C3       net (fanout=6)        1.404   a[11]_a[15]_MUX_1685_o_0
    SLICE_X4Y36.C        Tilo                  0.255   N157
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1411_SW0
    SLICE_X8Y38.A2       net (fanout=3)        1.369   N402
    SLICE_X8Y38.A        Tilo                  0.254   N142
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1411
    SLICE_X4Y37.D2       net (fanout=27)       1.277   Mmux_a[0]_a[15]_MUX_1728_o141_0
    SLICE_X4Y37.D        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N444
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_SW3
    SLICE_X6Y40.B3       net (fanout=3)        0.889   M_score_scr1[15]_PWR_1_o_div_6/N444
    SLICE_X6Y40.CMUX     Topbc                 0.613   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<9>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<11>
    SLICE_X7Y42.A3       net (fanout=7)        1.150   a[15]_GND_28_o_add_27_OUT[15:0]<10>_0
    SLICE_X7Y42.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N508
                                                       n0177<0>21111
    SLICE_X7Y42.B4       net (fanout=3)        0.568   n0177<0>2111
    SLICE_X7Y42.B        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N508
                                                       n0177<2>14
    SLICE_X6Y42.D4       net (fanout=10)       0.303   n0177<2>2
    SLICE_X6Y42.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.352ns (7.139ns logic, 12.213ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  0.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.351ns (Levels of Logic = 14)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X6Y34.A3       net (fanout=10)       1.290   a[13]_a[15]_MUX_1651_o_0
    SLICE_X6Y34.A        Tilo                  0.235   N126
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o121
    SLICE_X6Y32.D2       net (fanout=6)        0.906   a[11]_a[15]_MUX_1685_o_0
    SLICE_X6Y32.D        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1211
    SLICE_X6Y32.C6       net (fanout=17)       0.174   Mmux_a[0]_a[15]_MUX_1728_o121_0
    SLICE_X6Y32.C        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_23_OUT_Madd_cy<8>11_SW0
    SLICE_X4Y34.D1       net (fanout=1)        1.255   M_score_scr1[15]_PWR_1_o_div_6/N468
    SLICE_X4Y34.D        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N218
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_23_OUT_Madd_cy<11>1_SW0
    SLICE_X4Y36.A4       net (fanout=1)        0.524   M_score_scr1[15]_PWR_1_o_div_6/N218
    SLICE_X4Y36.A        Tilo                  0.254   N157
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1744_o131
    SLICE_X4Y39.B6       net (fanout=17)       0.588   a[12]_a[15]_MUX_1732_o_0
    SLICE_X4Y39.B        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N349
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11
    SLICE_X6Y39.D6       net (fanout=20)       0.404   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>_0
    SLICE_X6Y39.COUT     Topcyd                0.290   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[7]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<7>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[7]
    SLICE_X6Y40.AMUX     Tcina                 0.210   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<11>
    SLICE_X7Y42.A2       net (fanout=7)        1.799   a[15]_GND_28_o_add_27_OUT[15:0]<8>_0
    SLICE_X7Y42.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N508
                                                       n0177<0>21111
    SLICE_X7Y42.B4       net (fanout=3)        0.568   n0177<0>2111
    SLICE_X7Y42.B        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N508
                                                       n0177<2>14
    SLICE_X6Y42.D4       net (fanout=10)       0.303   n0177<2>2
    SLICE_X6Y42.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.351ns (7.495ns logic, 11.856ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  0.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.342ns (Levels of Logic = 13)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X5Y34.A4       net (fanout=10)       0.765   a[13]_a[15]_MUX_1651_o_0
    SLICE_X5Y34.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       n0177<8>11
    SLICE_X5Y34.D6       net (fanout=18)       1.360   n0177[8]
    SLICE_X5Y34.D        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1712_o111_SW1
    SLICE_X5Y34.C6       net (fanout=1)        0.143   M_score_scr1[15]_PWR_1_o_div_6/N359
    SLICE_X5Y34.C        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1712_o111
    SLICE_X6Y38.D4       net (fanout=10)       0.766   a[10]_a[15]_MUX_1702_o_0
    SLICE_X6Y38.D        Tilo                  0.235   n0177<5>12
                                                       n0177<5>12
    SLICE_X4Y38.B5       net (fanout=7)        0.655   n0177<5>12
    SLICE_X4Y38.B        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N320
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n0763311
    SLICE_X4Y40.C2       net (fanout=19)       1.712   Mmux_n076331_0
    SLICE_X4Y40.C        Tilo                  0.255   M_score_scr1[15]_PWR_1_o_div_6/N303
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1760_o122_SW0
    SLICE_X6Y40.D4       net (fanout=2)        0.486   M_score_scr1[15]_PWR_1_o_div_6/N233
    SLICE_X6Y40.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<11>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<11>
    SLICE_X7Y43.A5       net (fanout=7)        1.391   a[15]_GND_28_o_add_27_OUT[15:0]<11>_0
    SLICE_X7Y43.A        Tilo                  0.259   n0177<0>25
                                                       n0177<0>21111_SW1
    SLICE_X7Y43.B6       net (fanout=1)        0.143   N718
    SLICE_X7Y43.B        Tilo                  0.259   n0177<0>25
                                                       n0177<2>14_SW1_SW0
    SLICE_X6Y42.C5       net (fanout=2)        0.416   N668
    SLICE_X6Y42.DMUX     Topcd                 0.493   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n0763111
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.342ns (7.542ns logic, 11.800ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  0.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.324ns (Levels of Logic = 12)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X6Y34.A3       net (fanout=10)       1.290   a[13]_a[15]_MUX_1651_o_0
    SLICE_X6Y34.A        Tilo                  0.235   N126
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o121
    SLICE_X6Y32.D2       net (fanout=6)        0.906   a[11]_a[15]_MUX_1685_o_0
    SLICE_X6Y32.D        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1211
    SLICE_X6Y32.C6       net (fanout=17)       0.174   Mmux_a[0]_a[15]_MUX_1728_o121_0
    SLICE_X6Y32.C        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_23_OUT_Madd_cy<8>11_SW0
    SLICE_X4Y34.D1       net (fanout=1)        1.255   M_score_scr1[15]_PWR_1_o_div_6/N468
    SLICE_X4Y34.D        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N218
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_23_OUT_Madd_cy<11>1_SW0
    SLICE_X4Y36.A4       net (fanout=1)        0.524   M_score_scr1[15]_PWR_1_o_div_6/N218
    SLICE_X4Y36.A        Tilo                  0.254   N157
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1744_o131
    SLICE_X4Y39.B6       net (fanout=17)       0.588   a[12]_a[15]_MUX_1732_o_0
    SLICE_X4Y39.B        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N349
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11
    SLICE_X9Y41.A6       net (fanout=20)       0.713   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>_0
    SLICE_X9Y41.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N661
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1760_o161
    SLICE_X4Y41.B2       net (fanout=29)       1.517   a[15]_a[15]_MUX_1745_o_0
    SLICE_X4Y41.CMUX     Topbc                 0.650   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy[6]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_lut<4>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy<6>
    SLICE_X6Y42.D3       net (fanout=3)        1.008   a[15]_GND_28_o_add_29_OUT[15:0]<5>_0
    SLICE_X6Y42.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.324ns (7.386ns logic, 11.938ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  0.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.320ns (Levels of Logic = 14)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X5Y34.A4       net (fanout=10)       0.765   a[13]_a[15]_MUX_1651_o_0
    SLICE_X5Y34.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       n0177<8>11
    SLICE_X5Y34.D6       net (fanout=18)       1.360   n0177[8]
    SLICE_X5Y34.D        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1712_o111_SW1
    SLICE_X5Y34.C6       net (fanout=1)        0.143   M_score_scr1[15]_PWR_1_o_div_6/N359
    SLICE_X5Y34.C        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1712_o111
    SLICE_X6Y38.D4       net (fanout=10)       0.766   a[10]_a[15]_MUX_1702_o_0
    SLICE_X6Y38.D        Tilo                  0.235   n0177<5>12
                                                       n0177<5>12
    SLICE_X5Y36.D3       net (fanout=7)        0.852   n0177<5>12
    SLICE_X5Y36.D        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>11
    SLICE_X4Y39.B4       net (fanout=18)       0.762   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>_0
    SLICE_X4Y39.B        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N349
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11
    SLICE_X6Y39.D6       net (fanout=20)       0.404   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>_0
    SLICE_X6Y39.COUT     Topcyd                0.290   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[7]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<7>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[7]
    SLICE_X6Y40.AMUX     Tcina                 0.210   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<11>
    SLICE_X7Y42.A2       net (fanout=7)        1.799   a[15]_GND_28_o_add_27_OUT[15:0]<8>_0
    SLICE_X7Y42.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N508
                                                       n0177<0>21111
    SLICE_X7Y42.B4       net (fanout=3)        0.568   n0177<0>2111
    SLICE_X7Y42.B        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N508
                                                       n0177<2>14
    SLICE_X6Y42.D4       net (fanout=10)       0.303   n0177<2>2
    SLICE_X6Y42.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.320ns (7.553ns logic, 11.767ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  0.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.319ns (Levels of Logic = 13)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X7Y33.D2       net (fanout=10)       0.733   a[13]_a[15]_MUX_1651_o_0
    SLICE_X7Y33.D        Tilo                  0.259   n0177<7>11
                                                       n0177<7>12
    SLICE_X7Y34.B5       net (fanout=14)       0.452   n0177<7>11
    SLICE_X7Y34.B        Tilo                  0.259   N242
                                                       n0177<6>1_SW0_SW0
    SLICE_X7Y34.D2       net (fanout=14)       0.577   n0177[7]
    SLICE_X7Y34.D        Tilo                  0.259   N242
                                                       n0177<5>15_SW5_SW0
    SLICE_X7Y35.C2       net (fanout=1)        1.121   N242
    SLICE_X7Y35.C        Tilo                  0.259   N155
                                                       n0177<5>15_SW5
    SLICE_X4Y38.B4       net (fanout=1)        0.759   N161
    SLICE_X4Y38.B        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N320
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n0763311
    SLICE_X4Y40.C2       net (fanout=19)       1.712   Mmux_n076331_0
    SLICE_X4Y40.C        Tilo                  0.255   M_score_scr1[15]_PWR_1_o_div_6/N303
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1760_o122_SW0
    SLICE_X6Y40.D4       net (fanout=2)        0.486   M_score_scr1[15]_PWR_1_o_div_6/N233
    SLICE_X6Y40.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<11>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<11>
    SLICE_X7Y43.A5       net (fanout=7)        1.391   a[15]_GND_28_o_add_27_OUT[15:0]<11>_0
    SLICE_X7Y43.A        Tilo                  0.259   n0177<0>25
                                                       n0177<0>21111_SW1
    SLICE_X7Y43.B6       net (fanout=1)        0.143   N718
    SLICE_X7Y43.B        Tilo                  0.259   n0177<0>25
                                                       n0177<2>14_SW1_SW0
    SLICE_X6Y42.C5       net (fanout=2)        0.416   N668
    SLICE_X6Y42.DMUX     Topcd                 0.493   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n0763111
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.319ns (7.566ns logic, 11.753ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  0.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.312ns (Levels of Logic = 12)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X6Y34.A3       net (fanout=10)       1.290   a[13]_a[15]_MUX_1651_o_0
    SLICE_X6Y34.A        Tilo                  0.235   N126
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o121
    SLICE_X6Y32.D2       net (fanout=6)        0.906   a[11]_a[15]_MUX_1685_o_0
    SLICE_X6Y32.D        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1211
    SLICE_X6Y32.C6       net (fanout=17)       0.174   Mmux_a[0]_a[15]_MUX_1728_o121_0
    SLICE_X6Y32.C        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_23_OUT_Madd_cy<8>11_SW0
    SLICE_X4Y34.D1       net (fanout=1)        1.255   M_score_scr1[15]_PWR_1_o_div_6/N468
    SLICE_X4Y34.D        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N218
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_23_OUT_Madd_cy<11>1_SW0
    SLICE_X4Y36.A4       net (fanout=1)        0.524   M_score_scr1[15]_PWR_1_o_div_6/N218
    SLICE_X4Y36.A        Tilo                  0.254   N157
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1744_o131
    SLICE_X4Y39.B6       net (fanout=17)       0.588   a[12]_a[15]_MUX_1732_o_0
    SLICE_X4Y39.B        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N349
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11
    SLICE_X7Y39.A2       net (fanout=20)       0.803   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>_0
    SLICE_X7Y39.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N680
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n07591211_SW0_SW2
    SLICE_X4Y41.C1       net (fanout=1)        1.570   M_score_scr1[15]_PWR_1_o_div_6/N680
    SLICE_X4Y41.CMUX     Topcc                 0.495   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy[6]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n07591211
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy<6>
    SLICE_X6Y42.D3       net (fanout=3)        1.008   a[15]_GND_28_o_add_29_OUT[15:0]<5>_0
    SLICE_X6Y42.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.312ns (7.231ns logic, 12.081ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  0.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.307ns (Levels of Logic = 11)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X6Y34.A3       net (fanout=10)       1.290   a[13]_a[15]_MUX_1651_o_0
    SLICE_X6Y34.A        Tilo                  0.235   N126
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o121
    SLICE_X5Y35.A4       net (fanout=6)        1.521   a[11]_a[15]_MUX_1685_o_0
    SLICE_X5Y35.A        Tilo                  0.259   N446
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1411_SW1
    SLICE_X8Y38.A3       net (fanout=3)        1.249   N403
    SLICE_X8Y38.A        Tilo                  0.254   N142
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1411
    SLICE_X4Y37.B5       net (fanout=27)       1.010   Mmux_a[0]_a[15]_MUX_1728_o141_0
    SLICE_X4Y37.B        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N444
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_SW2
    SLICE_X6Y40.A6       net (fanout=2)        0.625   N328
    SLICE_X6Y40.AMUX     Topaa                 0.449   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<8>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<11>
    SLICE_X7Y42.A2       net (fanout=7)        1.799   a[15]_GND_28_o_add_27_OUT[15:0]<8>_0
    SLICE_X7Y42.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N508
                                                       n0177<0>21111
    SLICE_X7Y42.B4       net (fanout=3)        0.568   n0177<0>2111
    SLICE_X7Y42.B        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N508
                                                       n0177<2>14
    SLICE_X6Y42.D4       net (fanout=10)       0.303   n0177<2>2
    SLICE_X6Y42.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.307ns (6.979ns logic, 12.328ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  0.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.306ns (Levels of Logic = 11)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X6Y34.A3       net (fanout=10)       1.290   a[13]_a[15]_MUX_1651_o_0
    SLICE_X6Y34.A        Tilo                  0.235   N126
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o121
    SLICE_X4Y36.C3       net (fanout=6)        1.404   a[11]_a[15]_MUX_1685_o_0
    SLICE_X4Y36.C        Tilo                  0.255   N157
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1411_SW0
    SLICE_X8Y38.A2       net (fanout=3)        1.369   N402
    SLICE_X8Y38.A        Tilo                  0.254   N142
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1411
    SLICE_X4Y37.B5       net (fanout=27)       1.010   Mmux_a[0]_a[15]_MUX_1728_o141_0
    SLICE_X4Y37.B        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N444
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_SW2
    SLICE_X6Y40.A6       net (fanout=2)        0.625   N328
    SLICE_X6Y40.AMUX     Topaa                 0.449   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<8>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<11>
    SLICE_X7Y42.A2       net (fanout=7)        1.799   a[15]_GND_28_o_add_27_OUT[15:0]<8>_0
    SLICE_X7Y42.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N508
                                                       n0177<0>21111
    SLICE_X7Y42.B4       net (fanout=3)        0.568   n0177<0>2111
    SLICE_X7Y42.B        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N508
                                                       n0177<2>14
    SLICE_X6Y42.D4       net (fanout=10)       0.303   n0177<2>2
    SLICE_X6Y42.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.306ns (6.975ns logic, 12.331ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  0.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.297ns (Levels of Logic = 13)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X6Y34.A3       net (fanout=10)       1.290   a[13]_a[15]_MUX_1651_o_0
    SLICE_X6Y34.A        Tilo                  0.235   N126
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o121
    SLICE_X6Y32.D2       net (fanout=6)        0.906   a[11]_a[15]_MUX_1685_o_0
    SLICE_X6Y32.D        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1211
    SLICE_X8Y34.A4       net (fanout=17)       0.829   Mmux_a[0]_a[15]_MUX_1728_o121_0
    SLICE_X8Y34.A        Tilo                  0.254   N698
                                                       n0177<6>1
    SLICE_X5Y36.B3       net (fanout=14)       0.914   n0177[6]
    SLICE_X5Y36.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1744_o111
    SLICE_X4Y39.B2       net (fanout=17)       0.974   a[10]_a[15]_MUX_1734_o_0
    SLICE_X4Y39.B        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N349
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11
    SLICE_X6Y39.D6       net (fanout=20)       0.404   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>_0
    SLICE_X6Y39.COUT     Topcyd                0.290   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[7]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<7>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[7]
    SLICE_X6Y40.AMUX     Tcina                 0.210   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<11>
    SLICE_X7Y42.A2       net (fanout=7)        1.799   a[15]_GND_28_o_add_27_OUT[15:0]<8>_0
    SLICE_X7Y42.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N508
                                                       n0177<0>21111
    SLICE_X7Y42.B4       net (fanout=3)        0.568   n0177<0>2111
    SLICE_X7Y42.B        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N508
                                                       n0177<2>14
    SLICE_X6Y42.D4       net (fanout=10)       0.303   n0177<2>2
    SLICE_X6Y42.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.297ns (7.265ns logic, 12.032ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.293ns (Levels of Logic = 12)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X5Y34.A4       net (fanout=10)       0.765   a[13]_a[15]_MUX_1651_o_0
    SLICE_X5Y34.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       n0177<8>11
    SLICE_X5Y34.D6       net (fanout=18)       1.360   n0177[8]
    SLICE_X5Y34.D        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1712_o111_SW1
    SLICE_X5Y34.C6       net (fanout=1)        0.143   M_score_scr1[15]_PWR_1_o_div_6/N359
    SLICE_X5Y34.C        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1712_o111
    SLICE_X6Y38.D4       net (fanout=10)       0.766   a[10]_a[15]_MUX_1702_o_0
    SLICE_X6Y38.D        Tilo                  0.235   n0177<5>12
                                                       n0177<5>12
    SLICE_X5Y36.D3       net (fanout=7)        0.852   n0177<5>12
    SLICE_X5Y36.D        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>11
    SLICE_X4Y39.B4       net (fanout=18)       0.762   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>_0
    SLICE_X4Y39.B        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N349
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11
    SLICE_X9Y41.A6       net (fanout=20)       0.713   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>_0
    SLICE_X9Y41.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N661
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1760_o161
    SLICE_X4Y41.B2       net (fanout=29)       1.517   a[15]_a[15]_MUX_1745_o_0
    SLICE_X4Y41.CMUX     Topbc                 0.650   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy[6]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_lut<4>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy<6>
    SLICE_X6Y42.D3       net (fanout=3)        1.008   a[15]_GND_28_o_add_29_OUT[15:0]<5>_0
    SLICE_X6Y42.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.293ns (7.444ns logic, 11.849ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  0.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.285ns (Levels of Logic = 11)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X6Y34.A3       net (fanout=10)       1.290   a[13]_a[15]_MUX_1651_o_0
    SLICE_X6Y34.A        Tilo                  0.235   N126
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o121
    SLICE_X5Y35.A4       net (fanout=6)        1.521   a[11]_a[15]_MUX_1685_o_0
    SLICE_X5Y35.A        Tilo                  0.259   N446
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1411_SW1
    SLICE_X8Y38.A3       net (fanout=3)        1.249   N403
    SLICE_X8Y38.A        Tilo                  0.254   N142
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1411
    SLICE_X4Y37.D2       net (fanout=27)       1.277   Mmux_a[0]_a[15]_MUX_1728_o141_0
    SLICE_X4Y37.D        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N444
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_SW3
    SLICE_X6Y40.B3       net (fanout=3)        0.889   M_score_scr1[15]_PWR_1_o_div_6/N444
    SLICE_X6Y40.CMUX     Topbc                 0.613   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<9>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<11>
    SLICE_X7Y43.A4       net (fanout=7)        1.347   a[15]_GND_28_o_add_27_OUT[15:0]<10>_0
    SLICE_X7Y43.A        Tilo                  0.259   n0177<0>25
                                                       n0177<0>21111_SW1
    SLICE_X7Y43.B6       net (fanout=1)        0.143   N718
    SLICE_X7Y43.B        Tilo                  0.259   n0177<0>25
                                                       n0177<2>14_SW1_SW0
    SLICE_X6Y42.C5       net (fanout=2)        0.416   N668
    SLICE_X6Y42.DMUX     Topcd                 0.493   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n0763111
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.285ns (7.190ns logic, 12.095ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.284ns (Levels of Logic = 11)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X6Y34.A3       net (fanout=10)       1.290   a[13]_a[15]_MUX_1651_o_0
    SLICE_X6Y34.A        Tilo                  0.235   N126
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o121
    SLICE_X4Y36.C3       net (fanout=6)        1.404   a[11]_a[15]_MUX_1685_o_0
    SLICE_X4Y36.C        Tilo                  0.255   N157
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1411_SW0
    SLICE_X8Y38.A2       net (fanout=3)        1.369   N402
    SLICE_X8Y38.A        Tilo                  0.254   N142
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1411
    SLICE_X4Y37.D2       net (fanout=27)       1.277   Mmux_a[0]_a[15]_MUX_1728_o141_0
    SLICE_X4Y37.D        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N444
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_SW3
    SLICE_X6Y40.B3       net (fanout=3)        0.889   M_score_scr1[15]_PWR_1_o_div_6/N444
    SLICE_X6Y40.CMUX     Topbc                 0.613   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<9>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<11>
    SLICE_X7Y43.A4       net (fanout=7)        1.347   a[15]_GND_28_o_add_27_OUT[15:0]<10>_0
    SLICE_X7Y43.A        Tilo                  0.259   n0177<0>25
                                                       n0177<0>21111_SW1
    SLICE_X7Y43.B6       net (fanout=1)        0.143   N718
    SLICE_X7Y43.B        Tilo                  0.259   n0177<0>25
                                                       n0177<2>14_SW1_SW0
    SLICE_X6Y42.C5       net (fanout=2)        0.416   N668
    SLICE_X6Y42.DMUX     Topcd                 0.493   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n0763111
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.284ns (7.186ns logic, 12.098ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  0.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.281ns (Levels of Logic = 12)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X5Y34.A4       net (fanout=10)       0.765   a[13]_a[15]_MUX_1651_o_0
    SLICE_X5Y34.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       n0177<8>11
    SLICE_X5Y34.D6       net (fanout=18)       1.360   n0177[8]
    SLICE_X5Y34.D        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1712_o111_SW1
    SLICE_X5Y34.C6       net (fanout=1)        0.143   M_score_scr1[15]_PWR_1_o_div_6/N359
    SLICE_X5Y34.C        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1712_o111
    SLICE_X6Y38.D4       net (fanout=10)       0.766   a[10]_a[15]_MUX_1702_o_0
    SLICE_X6Y38.D        Tilo                  0.235   n0177<5>12
                                                       n0177<5>12
    SLICE_X5Y36.D3       net (fanout=7)        0.852   n0177<5>12
    SLICE_X5Y36.D        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>11
    SLICE_X4Y39.B4       net (fanout=18)       0.762   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>_0
    SLICE_X4Y39.B        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N349
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11
    SLICE_X7Y39.A2       net (fanout=20)       0.803   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>_0
    SLICE_X7Y39.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N680
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n07591211_SW0_SW2
    SLICE_X4Y41.C1       net (fanout=1)        1.570   M_score_scr1[15]_PWR_1_o_div_6/N680
    SLICE_X4Y41.CMUX     Topcc                 0.495   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy[6]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n07591211
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy<6>
    SLICE_X6Y42.D3       net (fanout=3)        1.008   a[15]_GND_28_o_add_29_OUT[15:0]<5>_0
    SLICE_X6Y42.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.281ns (7.289ns logic, 11.992ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  0.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.281ns (Levels of Logic = 13)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P11       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X5Y33.D1       net (fanout=16)       1.663   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[11]
    SLICE_X5Y33.D        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N258
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o111_SW2
    SLICE_X4Y35.B1       net (fanout=3)        1.252   M_score_scr1[15]_PWR_1_o_div_6/N258
    SLICE_X4Y35.B        Tilo                  0.254   Madd_a[15]_GND_28_o_add_19_OUT_Madd_lut<10>_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o111
    SLICE_X7Y35.B2       net (fanout=19)       0.815   Madd_a[15]_GND_28_o_add_19_OUT_Madd_lut<10>_0
    SLICE_X7Y35.B        Tilo                  0.259   N155
                                                       n0177<6>1_SW0
    SLICE_X6Y38.B4       net (fanout=16)       1.048   N48
    SLICE_X6Y38.B        Tilo                  0.235   n0177<5>12
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o143
    SLICE_X5Y36.D2       net (fanout=10)       0.974   Mmux_a[0]_a[15]_MUX_1728_o143_0
    SLICE_X5Y36.D        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>11
    SLICE_X4Y39.B4       net (fanout=18)       0.762   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>_0
    SLICE_X4Y39.B        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N349
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11
    SLICE_X6Y39.D6       net (fanout=20)       0.404   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>_0
    SLICE_X6Y39.COUT     Topcyd                0.290   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[7]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<7>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[7]
    SLICE_X6Y40.AMUX     Tcina                 0.210   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<11>
    SLICE_X7Y42.A2       net (fanout=7)        1.799   a[15]_GND_28_o_add_27_OUT[15:0]<8>_0
    SLICE_X7Y42.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N508
                                                       n0177<0>21111
    SLICE_X7Y42.B4       net (fanout=3)        0.568   n0177<0>2111
    SLICE_X7Y42.B        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N508
                                                       n0177<2>14
    SLICE_X6Y42.D4       net (fanout=10)       0.303   n0177<2>2
    SLICE_X6Y42.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.281ns (7.313ns logic, 11.968ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.275ns (Levels of Logic = 12)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P11       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X5Y33.D1       net (fanout=16)       1.663   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[11]
    SLICE_X5Y33.D        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N258
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o111_SW2
    SLICE_X4Y35.B1       net (fanout=3)        1.252   M_score_scr1[15]_PWR_1_o_div_6/N258
    SLICE_X4Y35.B        Tilo                  0.254   Madd_a[15]_GND_28_o_add_19_OUT_Madd_lut<10>_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o111
    SLICE_X7Y35.B2       net (fanout=19)       0.815   Madd_a[15]_GND_28_o_add_19_OUT_Madd_lut<10>_0
    SLICE_X7Y35.B        Tilo                  0.259   N155
                                                       n0177<6>1_SW0
    SLICE_X6Y38.B4       net (fanout=16)       1.048   N48
    SLICE_X6Y38.B        Tilo                  0.235   n0177<5>12
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o143
    SLICE_X4Y38.B2       net (fanout=10)       0.749   Mmux_a[0]_a[15]_MUX_1728_o143_0
    SLICE_X4Y38.B        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N320
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n0763311
    SLICE_X4Y40.C2       net (fanout=19)       1.712   Mmux_n076331_0
    SLICE_X4Y40.C        Tilo                  0.255   M_score_scr1[15]_PWR_1_o_div_6/N303
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1760_o122_SW0
    SLICE_X6Y40.D4       net (fanout=2)        0.486   M_score_scr1[15]_PWR_1_o_div_6/N233
    SLICE_X6Y40.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<11>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<11>
    SLICE_X7Y43.A5       net (fanout=7)        1.391   a[15]_GND_28_o_add_27_OUT[15:0]<11>_0
    SLICE_X7Y43.A        Tilo                  0.259   n0177<0>25
                                                       n0177<0>21111_SW1
    SLICE_X7Y43.B6       net (fanout=1)        0.143   N718
    SLICE_X7Y43.B        Tilo                  0.259   n0177<0>25
                                                       n0177<2>14_SW1_SW0
    SLICE_X6Y42.C5       net (fanout=2)        0.416   N668
    SLICE_X6Y42.DMUX     Topcd                 0.493   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n0763111
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.275ns (7.302ns logic, 11.973ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  0.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.270ns (Levels of Logic = 11)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X6Y34.A3       net (fanout=10)       1.290   a[13]_a[15]_MUX_1651_o_0
    SLICE_X6Y34.A        Tilo                  0.235   N126
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o121
    SLICE_X6Y32.D2       net (fanout=6)        0.906   a[11]_a[15]_MUX_1685_o_0
    SLICE_X6Y32.D        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1211
    SLICE_X8Y34.A4       net (fanout=17)       0.829   Mmux_a[0]_a[15]_MUX_1728_o121_0
    SLICE_X8Y34.A        Tilo                  0.254   N698
                                                       n0177<6>1
    SLICE_X5Y36.B3       net (fanout=14)       0.914   n0177[6]
    SLICE_X5Y36.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1744_o111
    SLICE_X4Y39.B2       net (fanout=17)       0.974   a[10]_a[15]_MUX_1734_o_0
    SLICE_X4Y39.B        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N349
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11
    SLICE_X9Y41.A6       net (fanout=20)       0.713   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>_0
    SLICE_X9Y41.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N661
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1760_o161
    SLICE_X4Y41.B2       net (fanout=29)       1.517   a[15]_a[15]_MUX_1745_o_0
    SLICE_X4Y41.CMUX     Topbc                 0.650   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy[6]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_lut<4>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy<6>
    SLICE_X6Y42.D3       net (fanout=3)        1.008   a[15]_GND_28_o_add_29_OUT[15:0]<5>_0
    SLICE_X6Y42.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.270ns (7.156ns logic, 12.114ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  0.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.262ns (Levels of Logic = 14)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X5Y34.A4       net (fanout=10)       0.765   a[13]_a[15]_MUX_1651_o_0
    SLICE_X5Y34.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       n0177<8>11
    SLICE_X5Y34.D6       net (fanout=18)       1.360   n0177[8]
    SLICE_X5Y34.D        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1712_o111_SW1
    SLICE_X5Y34.C6       net (fanout=1)        0.143   M_score_scr1[15]_PWR_1_o_div_6/N359
    SLICE_X5Y34.C        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1712_o111
    SLICE_X6Y38.D4       net (fanout=10)       0.766   a[10]_a[15]_MUX_1702_o_0
    SLICE_X6Y38.D        Tilo                  0.235   n0177<5>12
                                                       n0177<5>12
    SLICE_X6Y38.A4       net (fanout=7)        0.527   n0177<5>12
    SLICE_X6Y38.A        Tilo                  0.235   n0177<5>12
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1744_o1141
    SLICE_X4Y39.B1       net (fanout=19)       1.053   a[8]_a[15]_MUX_1736_o_0
    SLICE_X4Y39.B        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N349
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11
    SLICE_X6Y39.D6       net (fanout=20)       0.404   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>_0
    SLICE_X6Y39.COUT     Topcyd                0.290   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[7]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<7>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[7]
    SLICE_X6Y40.AMUX     Tcina                 0.210   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<11>
    SLICE_X7Y42.A2       net (fanout=7)        1.799   a[15]_GND_28_o_add_27_OUT[15:0]<8>_0
    SLICE_X7Y42.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N508
                                                       n0177<0>21111
    SLICE_X7Y42.B4       net (fanout=3)        0.568   n0177<0>2111
    SLICE_X7Y42.B        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N508
                                                       n0177<2>14
    SLICE_X6Y42.D4       net (fanout=10)       0.303   n0177<2>2
    SLICE_X6Y42.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.262ns (7.529ns logic, 11.733ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  0.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.258ns (Levels of Logic = 11)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X6Y34.A3       net (fanout=10)       1.290   a[13]_a[15]_MUX_1651_o_0
    SLICE_X6Y34.A        Tilo                  0.235   N126
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o121
    SLICE_X6Y32.D2       net (fanout=6)        0.906   a[11]_a[15]_MUX_1685_o_0
    SLICE_X6Y32.D        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1211
    SLICE_X8Y34.A4       net (fanout=17)       0.829   Mmux_a[0]_a[15]_MUX_1728_o121_0
    SLICE_X8Y34.A        Tilo                  0.254   N698
                                                       n0177<6>1
    SLICE_X5Y36.B3       net (fanout=14)       0.914   n0177[6]
    SLICE_X5Y36.B        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1744_o111
    SLICE_X4Y39.B2       net (fanout=17)       0.974   a[10]_a[15]_MUX_1734_o_0
    SLICE_X4Y39.B        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N349
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11
    SLICE_X7Y39.A2       net (fanout=20)       0.803   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>_0
    SLICE_X7Y39.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N680
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n07591211_SW0_SW2
    SLICE_X4Y41.C1       net (fanout=1)        1.570   M_score_scr1[15]_PWR_1_o_div_6/N680
    SLICE_X4Y41.CMUX     Topcc                 0.495   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy[6]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n07591211
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy<6>
    SLICE_X6Y42.D3       net (fanout=3)        1.008   a[15]_GND_28_o_add_29_OUT[15:0]<5>_0
    SLICE_X6Y42.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.258ns (7.001ns logic, 12.257ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  0.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.254ns (Levels of Logic = 11)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P11       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X5Y33.D1       net (fanout=16)       1.663   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[11]
    SLICE_X5Y33.D        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N258
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o111_SW2
    SLICE_X4Y35.B1       net (fanout=3)        1.252   M_score_scr1[15]_PWR_1_o_div_6/N258
    SLICE_X4Y35.B        Tilo                  0.254   Madd_a[15]_GND_28_o_add_19_OUT_Madd_lut<10>_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o111
    SLICE_X7Y35.B2       net (fanout=19)       0.815   Madd_a[15]_GND_28_o_add_19_OUT_Madd_lut<10>_0
    SLICE_X7Y35.B        Tilo                  0.259   N155
                                                       n0177<6>1_SW0
    SLICE_X6Y38.B4       net (fanout=16)       1.048   N48
    SLICE_X6Y38.B        Tilo                  0.235   n0177<5>12
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o143
    SLICE_X5Y36.D2       net (fanout=10)       0.974   Mmux_a[0]_a[15]_MUX_1728_o143_0
    SLICE_X5Y36.D        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>11
    SLICE_X4Y39.B4       net (fanout=18)       0.762   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>_0
    SLICE_X4Y39.B        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N349
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11
    SLICE_X9Y41.A6       net (fanout=20)       0.713   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>_0
    SLICE_X9Y41.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N661
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1760_o161
    SLICE_X4Y41.B2       net (fanout=29)       1.517   a[15]_a[15]_MUX_1745_o_0
    SLICE_X4Y41.CMUX     Topbc                 0.650   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy[6]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_lut<4>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy<6>
    SLICE_X6Y42.D3       net (fanout=3)        1.008   a[15]_GND_28_o_add_29_OUT[15:0]<5>_0
    SLICE_X6Y42.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.254ns (7.204ns logic, 12.050ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  0.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.250ns (Levels of Logic = 13)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X6Y34.A3       net (fanout=10)       1.290   a[13]_a[15]_MUX_1651_o_0
    SLICE_X6Y34.A        Tilo                  0.235   N126
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o121
    SLICE_X6Y32.D2       net (fanout=6)        0.906   a[11]_a[15]_MUX_1685_o_0
    SLICE_X6Y32.D        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1211
    SLICE_X5Y36.C5       net (fanout=17)       0.820   Mmux_a[0]_a[15]_MUX_1728_o121_0
    SLICE_X5Y36.C        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>_0
                                                       n0177<5>12_SW0
    SLICE_X9Y38.A5       net (fanout=2)        0.749   N584
    SLICE_X9Y38.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N350
                                                       n0177<5>15
    SLICE_X11Y38.C1      net (fanout=23)       0.797   n0177[5]
    SLICE_X11Y38.C       Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N692
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1760_o11511_SW4_SW0
    SLICE_X9Y38.D6       net (fanout=1)        0.347   M_score_scr1[15]_PWR_1_o_div_6/N692
    SLICE_X9Y38.D        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N350
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1760_o11511_SW4
    SLICE_X6Y40.D3       net (fanout=1)        0.901   M_score_scr1[15]_PWR_1_o_div_6/N350
    SLICE_X6Y40.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<11>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<11>
    SLICE_X7Y43.A5       net (fanout=7)        1.391   a[15]_GND_28_o_add_27_OUT[15:0]<11>_0
    SLICE_X7Y43.A        Tilo                  0.259   n0177<0>25
                                                       n0177<0>21111_SW1
    SLICE_X7Y43.B6       net (fanout=1)        0.143   N718
    SLICE_X7Y43.B        Tilo                  0.259   n0177<0>25
                                                       n0177<2>14_SW1_SW0
    SLICE_X6Y42.C5       net (fanout=2)        0.416   N668
    SLICE_X6Y42.DMUX     Topcd                 0.493   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n0763111
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.250ns (7.527ns logic, 11.723ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  0.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.244ns (Levels of Logic = 13)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P13       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X7Y33.B2       net (fanout=9)        1.604   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[13]
    SLICE_X7Y33.B        Tilo                  0.259   n0177<7>11
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o131
    SLICE_X5Y34.A5       net (fanout=9)        0.673   Madd_a[15]_GND_28_o_add_15_OUT_Madd_lut<12>_0
    SLICE_X5Y34.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       n0177<8>11
    SLICE_X5Y34.D6       net (fanout=18)       1.360   n0177[8]
    SLICE_X5Y34.D        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1712_o111_SW1
    SLICE_X5Y34.C6       net (fanout=1)        0.143   M_score_scr1[15]_PWR_1_o_div_6/N359
    SLICE_X5Y34.C        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1712_o111
    SLICE_X9Y38.A2       net (fanout=10)       1.572   a[10]_a[15]_MUX_1702_o_0
    SLICE_X9Y38.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N350
                                                       n0177<5>15
    SLICE_X11Y38.C1      net (fanout=23)       0.797   n0177[5]
    SLICE_X11Y38.C       Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N692
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1760_o11511_SW4_SW0
    SLICE_X9Y38.D6       net (fanout=1)        0.347   M_score_scr1[15]_PWR_1_o_div_6/N692
    SLICE_X9Y38.D        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N350
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1760_o11511_SW4
    SLICE_X6Y40.D3       net (fanout=1)        0.901   M_score_scr1[15]_PWR_1_o_div_6/N350
    SLICE_X6Y40.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<11>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<11>
    SLICE_X7Y43.A5       net (fanout=7)        1.391   a[15]_GND_28_o_add_27_OUT[15:0]<11>_0
    SLICE_X7Y43.A        Tilo                  0.259   n0177<0>25
                                                       n0177<0>21111_SW1
    SLICE_X7Y43.B6       net (fanout=1)        0.143   N718
    SLICE_X7Y43.B        Tilo                  0.259   n0177<0>25
                                                       n0177<2>14_SW1_SW0
    SLICE_X6Y42.C5       net (fanout=2)        0.416   N668
    SLICE_X6Y42.DMUX     Topcd                 0.493   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n0763111
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.244ns (7.599ns logic, 11.645ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  0.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.242ns (Levels of Logic = 11)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P11       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X5Y33.D1       net (fanout=16)       1.663   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[11]
    SLICE_X5Y33.D        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N258
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o111_SW2
    SLICE_X4Y35.B1       net (fanout=3)        1.252   M_score_scr1[15]_PWR_1_o_div_6/N258
    SLICE_X4Y35.B        Tilo                  0.254   Madd_a[15]_GND_28_o_add_19_OUT_Madd_lut<10>_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o111
    SLICE_X7Y35.B2       net (fanout=19)       0.815   Madd_a[15]_GND_28_o_add_19_OUT_Madd_lut<10>_0
    SLICE_X7Y35.B        Tilo                  0.259   N155
                                                       n0177<6>1_SW0
    SLICE_X6Y38.B4       net (fanout=16)       1.048   N48
    SLICE_X6Y38.B        Tilo                  0.235   n0177<5>12
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o143
    SLICE_X5Y36.D2       net (fanout=10)       0.974   Mmux_a[0]_a[15]_MUX_1728_o143_0
    SLICE_X5Y36.D        Tilo                  0.259   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>11
    SLICE_X4Y39.B4       net (fanout=18)       0.762   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<7>_0
    SLICE_X4Y39.B        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N349
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11
    SLICE_X7Y39.A2       net (fanout=20)       0.803   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>_0
    SLICE_X7Y39.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N680
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n07591211_SW0_SW2
    SLICE_X4Y41.C1       net (fanout=1)        1.570   M_score_scr1[15]_PWR_1_o_div_6/N680
    SLICE_X4Y41.CMUX     Topcc                 0.495   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy[6]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_n07591211
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy<6>
    SLICE_X6Y42.D3       net (fanout=3)        1.008   a[15]_GND_28_o_add_29_OUT[15:0]<5>_0
    SLICE_X6Y42.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.242ns (7.049ns logic, 12.193ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  0.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.235ns (Levels of Logic = 12)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X5Y34.A4       net (fanout=10)       0.765   a[13]_a[15]_MUX_1651_o_0
    SLICE_X5Y34.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       n0177<8>11
    SLICE_X5Y34.D6       net (fanout=18)       1.360   n0177[8]
    SLICE_X5Y34.D        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1712_o111_SW1
    SLICE_X5Y34.C6       net (fanout=1)        0.143   M_score_scr1[15]_PWR_1_o_div_6/N359
    SLICE_X5Y34.C        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N359
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1712_o111
    SLICE_X6Y38.D4       net (fanout=10)       0.766   a[10]_a[15]_MUX_1702_o_0
    SLICE_X6Y38.D        Tilo                  0.235   n0177<5>12
                                                       n0177<5>12
    SLICE_X6Y38.A4       net (fanout=7)        0.527   n0177<5>12
    SLICE_X6Y38.A        Tilo                  0.235   n0177<5>12
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1744_o1141
    SLICE_X4Y39.B1       net (fanout=19)       1.053   a[8]_a[15]_MUX_1736_o_0
    SLICE_X4Y39.B        Tilo                  0.254   M_score_scr1[15]_PWR_1_o_div_6/N349
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11
    SLICE_X9Y41.A6       net (fanout=20)       0.713   Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>_0
    SLICE_X9Y41.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N661
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1760_o161
    SLICE_X4Y41.B2       net (fanout=29)       1.517   a[15]_a[15]_MUX_1745_o_0
    SLICE_X4Y41.CMUX     Topbc                 0.650   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy[6]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_lut<4>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_29_OUT[15:0]_Madd_cy<6>
    SLICE_X6Y42.D3       net (fanout=3)        1.008   a[15]_GND_28_o_add_29_OUT[15:0]<5>_0
    SLICE_X6Y42.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.235ns (7.420ns logic, 11.815ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  0.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.228ns (Levels of Logic = 12)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X6Y34.A3       net (fanout=10)       1.290   a[13]_a[15]_MUX_1651_o_0
    SLICE_X6Y34.A        Tilo                  0.235   N126
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o121
    SLICE_X5Y35.A4       net (fanout=6)        1.521   a[11]_a[15]_MUX_1685_o_0
    SLICE_X5Y35.A        Tilo                  0.259   N446
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1411_SW1
    SLICE_X8Y38.A3       net (fanout=3)        1.249   N403
    SLICE_X8Y38.A        Tilo                  0.254   N142
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1411
    SLICE_X4Y38.C6       net (fanout=27)       0.726   Mmux_a[0]_a[15]_MUX_1728_o141_0
    SLICE_X4Y38.C        Tilo                  0.255   M_score_scr1[15]_PWR_1_o_div_6/N320
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_SW0
    SLICE_X6Y39.B4       net (fanout=1)        0.538   M_score_scr1[15]_PWR_1_o_div_6/N320
    SLICE_X6Y39.COUT     Topcyb                0.448   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[7]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[7]
    SLICE_X6Y40.AMUX     Tcina                 0.210   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<11>
    SLICE_X7Y42.A2       net (fanout=7)        1.799   a[15]_GND_28_o_add_27_OUT[15:0]<8>_0
    SLICE_X7Y42.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N508
                                                       n0177<0>21111
    SLICE_X7Y42.B4       net (fanout=3)        0.568   n0177<0>2111
    SLICE_X7Y42.B        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N508
                                                       n0177<2>14
    SLICE_X6Y42.D4       net (fanout=10)       0.303   n0177<2>2
    SLICE_X6Y42.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.228ns (7.189ns logic, 12.039ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0188 (DSP)
  Destination:          Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.227ns (Levels of Logic = 12)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0188 to Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P12       Tdspcko_P_CREG        3.639   Maddsub_n0188
                                                       Maddsub_n0188
    SLICE_X6Y32.B1       net (fanout=9)        1.665   M_score_scr1[15]_M_p1_hundreds_q[9]_sub_6_OUT[12]
    SLICE_X6Y32.B        Tilo                  0.235   Mmux_a[0]_a[15]_MUX_1728_o121_0
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1664_o141
    SLICE_X6Y34.A3       net (fanout=10)       1.290   a[13]_a[15]_MUX_1651_o_0
    SLICE_X6Y34.A        Tilo                  0.235   N126
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1696_o121
    SLICE_X4Y36.C3       net (fanout=6)        1.404   a[11]_a[15]_MUX_1685_o_0
    SLICE_X4Y36.C        Tilo                  0.255   N157
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1411_SW0
    SLICE_X8Y38.A2       net (fanout=3)        1.369   N402
    SLICE_X8Y38.A        Tilo                  0.254   N142
                                                       M_score_scr1[15]_PWR_1_o_div_6/Mmux_a[0]_a[15]_MUX_1728_o1411
    SLICE_X4Y38.C6       net (fanout=27)       0.726   Mmux_a[0]_a[15]_MUX_1728_o141_0
    SLICE_X4Y38.C        Tilo                  0.255   M_score_scr1[15]_PWR_1_o_div_6/N320
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_25_OUT_Madd_cy<12>11_SW0
    SLICE_X6Y39.B4       net (fanout=1)        0.538   M_score_scr1[15]_PWR_1_o_div_6/N320
    SLICE_X6Y39.COUT     Topcyb                0.448   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[7]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[7]
    SLICE_X6Y40.AMUX     Tcina                 0.210   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy[11]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_27_OUT[15:0]_Madd_cy<11>
    SLICE_X7Y42.A2       net (fanout=7)        1.799   a[15]_GND_28_o_add_27_OUT[15:0]<8>_0
    SLICE_X7Y42.A        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N508
                                                       n0177<0>21111
    SLICE_X7Y42.B4       net (fanout=3)        0.568   n0177<0>2111
    SLICE_X7Y42.B        Tilo                  0.259   M_score_scr1[15]_PWR_1_o_div_6/N508
                                                       n0177<2>14
    SLICE_X6Y42.D4       net (fanout=10)       0.303   n0177<2>2
    SLICE_X6Y42.DMUX     Topdd                 0.446   M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy[5]
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_lut<5>
                                                       M_score_scr1[15]_PWR_1_o_div_6/Madd_a[15]_GND_28_o_add_31_OUT[15:0]_Madd_cy<5>
    SLICE_X5Y43.A6       net (fanout=1)        1.162   a[15]_GND_28_o_add_31_OUT[15:0]<5>_0
    SLICE_X5Y43.A        Tilo                  0.259   M_p1_tens_q[2]
                                                       n0177<0>27
    SLICE_X5Y44.A2       net (fanout=1)        0.726   n0177<0>26
    SLICE_X5Y44.A        Tilo                  0.259   M_p1_tens_q[1]
                                                       n0177<0>28
    DSP48_X0Y11.B0       net (fanout=1)        0.410   n0177[0]
    DSP48_X0Y11.CLK      Tdspdck_B_B0REG       0.172   Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
                                                       Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.227ns (7.185ns logic, 12.042ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.782ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.218ns (191.644MHz) (Tdspper_BREG_PREG)
  Physical resource: Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT/CLK
  Logical resource: Maddsub_M_p2_tens_q[9]_PWR_1_o_MuLt_13_OUT/CLK
  Location pin: DSP48_X0Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 14.782ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.218ns (191.644MHz) (Tdspper_BREG_PREG)
  Physical resource: Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT/CLK
  Logical resource: Maddsub_M_p1_tens_q[9]_PWR_1_o_MuLt_7_OUT/CLK
  Location pin: DSP48_X0Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: by2_conditioner/M_sync_out/CLK
  Logical resource: bb1_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: by2_conditioner/M_sync_out/CLK
  Logical resource: bb2_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: by2_conditioner/M_sync_out/CLK
  Logical resource: by1_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: by2_conditioner/M_sync_out/CLK
  Logical resource: by2_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by2_conditioner/M_ctr_q[3]/CLK
  Logical resource: by2_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by2_conditioner/M_ctr_q[3]/CLK
  Logical resource: by2_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by2_conditioner/M_ctr_q[3]/CLK
  Logical resource: by2_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by2_conditioner/M_ctr_q[3]/CLK
  Logical resource: by2_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by2_conditioner/M_ctr_q[7]/CLK
  Logical resource: by2_conditioner/M_ctr_q_4/CK
  Location pin: SLICE_X20Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by2_conditioner/M_ctr_q[7]/CLK
  Logical resource: by2_conditioner/M_ctr_q_5/CK
  Location pin: SLICE_X20Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by2_conditioner/M_ctr_q[7]/CLK
  Logical resource: by2_conditioner/M_ctr_q_6/CK
  Location pin: SLICE_X20Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by2_conditioner/M_ctr_q[7]/CLK
  Logical resource: by2_conditioner/M_ctr_q_7/CK
  Location pin: SLICE_X20Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by2_conditioner/M_ctr_q[11]/CLK
  Logical resource: by2_conditioner/M_ctr_q_8/CK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by2_conditioner/M_ctr_q[11]/CLK
  Logical resource: by2_conditioner/M_ctr_q_9/CK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by2_conditioner/M_ctr_q[11]/CLK
  Logical resource: by2_conditioner/M_ctr_q_10/CK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by2_conditioner/M_ctr_q[11]/CLK
  Logical resource: by2_conditioner/M_ctr_q_11/CK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by2_conditioner/M_ctr_q[15]/CLK
  Logical resource: by2_conditioner/M_ctr_q_12/CK
  Location pin: SLICE_X20Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by2_conditioner/M_ctr_q[15]/CLK
  Logical resource: by2_conditioner/M_ctr_q_13/CK
  Location pin: SLICE_X20Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by2_conditioner/M_ctr_q[15]/CLK
  Logical resource: by2_conditioner/M_ctr_q_14/CK
  Location pin: SLICE_X20Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by2_conditioner/M_ctr_q[15]/CLK
  Logical resource: by2_conditioner/M_ctr_q_15/CK
  Location pin: SLICE_X20Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by2_conditioner/M_ctr_q[19]/CLK
  Logical resource: by2_conditioner/M_ctr_q_16/CK
  Location pin: SLICE_X20Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by2_conditioner/M_ctr_q[19]/CLK
  Logical resource: by2_conditioner/M_ctr_q_17/CK
  Location pin: SLICE_X20Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by2_conditioner/M_ctr_q[19]/CLK
  Logical resource: by2_conditioner/M_ctr_q_18/CK
  Location pin: SLICE_X20Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: by2_conditioner/M_ctr_q[19]/CLK
  Logical resource: by2_conditioner/M_ctr_q_19/CK
  Location pin: SLICE_X20Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: bb2_conditioner/M_ctr_q[3]/CLK
  Logical resource: bb2_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X20Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: bb2_conditioner/M_ctr_q[3]/CLK
  Logical resource: bb2_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X20Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: bb2_conditioner/M_ctr_q[3]/CLK
  Logical resource: bb2_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X20Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.424|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 875324349 paths, 0 nets, and 6132 connections

Design statistics:
   Minimum period:  19.424ns{1}   (Maximum frequency:  51.483MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 04 10:19:17 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



