<?xml version="1.0" encoding="UTF-8"?>
<efx:project name="Test_two_design" description="" last_change_date="Tue October 3 2023 18:39:46" location="D:/Efinity/project/test_two_project_write/Efinity" sw_version="2021.2.323" last_run_state="pass" last_run_tool="efx_pgm" last_run_flow="bitstream" config_result_in_sync="true" design_ood="sync" place_ood="sync" route_ood="sync" xmlns:efx="http://www.efinixinc.com/enf_proj" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.efinixinc.com/enf_proj enf_proj.xsd">
    <efx:device_info>
        <efx:family name="Trion"/>
        <efx:device name="T85F324"/>
        <efx:timing_model name="C3"/>
    </efx:device_info>
    <efx:design_info def_veri_version="verilog_2k" def_vhdl_version="vhdl_2008">
        <efx:top_module name="Test_two_design"/>
        <efx:design_file name="DdrControllerDebug.v" version="verilog_2k" library="default"/>
        <efx:design_file name="DdrData.v" version="verilog_2k" library="default"/>
        <efx:design_file name="Ram2Axi4.v" version="verilog_2k" library="default"/>
        <efx:design_file name="DdrTest.v" version="verilog_2k" library="default"/>
        <efx:design_file name="DdrTestStatic.v" version="verilog_2k" library="default"/>
        <efx:design_file name="debug_top.v" version="verilog_2k" library="default"/>
        <efx:design_file name="ddr_reset_sequencer.v" version="verilog_2k" library="default"/>
        <efx:design_file name="ParamDefine.v" version="default" library="default"/>
        <efx:design_file name="UART_Rx.v" version="default" library="default"/>
        <efx:design_file name="TOP_DESIGN.v" version="default" library="default"/>
        <efx:design_file name="UART_Rx_FSM.v" version="default" library="default"/>
        <efx:design_file name="UART_INTERNAL_FSM.v" version="default" library="default"/>
        <efx:design_file name="UART_FSM_REG.v" version="default" library="default"/>
        <efx:design_file name="ASYNCH_FIFO.v" version="default" library="default"/>
        <efx:design_file name="BRAM_1.v" version="default" library="default"/>
        <efx:design_file name="synch_rd_pointer_1.v" version="default" library="default"/>
        <efx:design_file name="synch_wr_pointer_1.v" version="default" library="default"/>
        <efx:design_file name="wr_pointer_full_1.v" version="default" library="default"/>
        <efx:design_file name="rd_wr_pointer_full_1.v" version="default" library="default"/>
        <efx:design_file name="Wr_FSM.v" version="default" library="default"/>
        <efx:design_file name="Mux_8x1.v" version="default" library="default"/>
        <efx:design_file name="Test_two_design.v" version="default" library="default"/>
        <efx:top_vhdl_arch name=""/>
    </efx:design_info>
    <efx:constraint_info>
        <efx:sdc_file name=""/>
        <efx:inter_file name=""/>
    </efx:constraint_info>
    <efx:sim_info/>
    <efx:misc_info/>
    <efx:ip_info/>
    <efx:synthesis tool_name="efx_map">
        <efx:param name="work_dir" value="work_syn" value_type="e_string"/>
        <efx:param name="write_efx_verilog" value="on" value_type="e_bool"/>
        <efx:param name="mode" value="speed" value_type="e_option"/>
        <efx:param name="max_ram" value="-1" value_type="e_integer"/>
        <efx:param name="max_mult" value="-1" value_type="e_integer"/>
        <efx:param name="infer-clk-enable" value="3" value_type="e_option"/>
        <efx:param name="infer-sync-set-reset" value="1" value_type="e_option"/>
        <efx:param name="fanout-limit" value="0" value_type="e_integer"/>
        <efx:param name="bram_output_regs_packing" value="1" value_type="e_option"/>
        <efx:param name="retiming" value="1" value_type="e_option"/>
        <efx:param name="seq_opt" value="1" value_type="e_option"/>
        <efx:param name="blast_const_operand_adders" value="1" value_type="e_option"/>
        <efx:param name="operator-sharing" value="0" value_type="e_option"/>
        <efx:param name="optimize-adder-tree" value="0" value_type="e_option"/>
        <efx:param name="mult_input_regs_packing" value="1" value_type="e_option"/>
        <efx:param name="mult_output_regs_packing" value="1" value_type="e_option"/>
    </efx:synthesis>
    <efx:place_and_route tool_name="efx_pnr">
        <efx:param name="work_dir" value="work_pnr" value_type="e_string"/>
        <efx:param name="verbose" value="off" value_type="e_bool"/>
        <efx:param name="load_delaym" value="on" value_type="e_bool"/>
        <efx:param name="optimization_level" value="NULL" value_type="e_option"/>
        <efx:param name="seed" value="1" value_type="e_integer"/>
    </efx:place_and_route>
    <efx:bitstream_generation tool_name="efx_pgm">
        <efx:param name="mode" value="active" value_type="e_option"/>
        <efx:param name="width" value="1" value_type="e_option"/>
        <efx:param name="cold_boot" value="off" value_type="e_bool"/>
        <efx:param name="cascade" value="off" value_type="e_option"/>
        <efx:param name="enable_roms" value="on" value_type="e_option"/>
        <efx:param name="spi_low_power_mode" value="on" value_type="e_bool"/>
        <efx:param name="io_weak_pullup" value="on" value_type="e_bool"/>
        <efx:param name="oscillator_clock_divider" value="DIV8" value_type="e_option"/>
        <efx:param name="enable_crc_check" value="on" value_type="e_bool"/>
        <efx:param name="bitstream_compression" value="off" value_type="e_bool"/>
        <efx:param name="active_capture_clk_edge" value="posedge" value_type="e_option"/>
        <efx:param name="release_tri_then_reset" value="on" value_type="e_bool"/>
        <efx:param name="jtag_usercode" value="0xFFFFFFFF" value_type="e_string"/>
        <efx:param name="enable_external_master_clock" value="off" value_type="e_bool"/>
    </efx:bitstream_generation>
    <efx:debugger>
        <efx:param name="work_dir" value="work_dbg" value_type="e_string"/>
        <efx:param name="profile" value="NONE" value_type="e_string"/>
        <efx:param name="auto_instantiation" value="off" value_type="e_bool"/>
    </efx:debugger>
</efx:project>
