{"vcs1":{"timestamp_begin":1700226114.685996800, "rt":9.45, "ut":8.64, "st":0.62}}
{"vcselab":{"timestamp_begin":1700226124.233215826, "rt":1.21, "ut":0.38, "st":0.22}}
{"link":{"timestamp_begin":1700226125.506681698, "rt":0.42, "ut":0.14, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700226113.946225369}
{"VCS_COMP_START_TIME": 1700226113.946225369}
{"VCS_COMP_END_TIME": 1700226135.281352343}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370232}}
{"stitch_vcselab": {"peak_mem": 240028}}
