
STU3_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dd68  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001270  0800df40  0800df40  0000ef40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f1b0  0800f1b0  0001125c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f1b0  0800f1b0  000101b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f1b8  0800f1b8  0001125c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f1b8  0800f1b8  000101b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f1bc  0800f1bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000025c  20000000  0800f1c0  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000018b4  20000260  0800f41c  00011260  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001b14  0800f41c  00011b14  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001125c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002744b  00000000  00000000  0001128c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047b8  00000000  00000000  000386d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001bb0  00000000  00000000  0003ce90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001581  00000000  00000000  0003ea40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000054e4  00000000  00000000  0003ffc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000261e4  00000000  00000000  000454a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011a59d  00000000  00000000  0006b689  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00185c26  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007bc0  00000000  00000000  00185c6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0018d82c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000260 	.word	0x20000260
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800df28 	.word	0x0800df28

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000264 	.word	0x20000264
 8000214:	0800df28 	.word	0x0800df28

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2f>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000acc:	bf24      	itt	cs
 8000ace:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ad6:	d90d      	bls.n	8000af4 <__aeabi_d2f+0x30>
 8000ad8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000adc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ae8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aec:	bf08      	it	eq
 8000aee:	f020 0001 	biceq.w	r0, r0, #1
 8000af2:	4770      	bx	lr
 8000af4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000af8:	d121      	bne.n	8000b3e <__aeabi_d2f+0x7a>
 8000afa:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000afe:	bfbc      	itt	lt
 8000b00:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b04:	4770      	bxlt	lr
 8000b06:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b0e:	f1c2 0218 	rsb	r2, r2, #24
 8000b12:	f1c2 0c20 	rsb	ip, r2, #32
 8000b16:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b1e:	bf18      	it	ne
 8000b20:	f040 0001 	orrne.w	r0, r0, #1
 8000b24:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b28:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b2c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b30:	ea40 000c 	orr.w	r0, r0, ip
 8000b34:	fa23 f302 	lsr.w	r3, r3, r2
 8000b38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b3c:	e7cc      	b.n	8000ad8 <__aeabi_d2f+0x14>
 8000b3e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b42:	d107      	bne.n	8000b54 <__aeabi_d2f+0x90>
 8000b44:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b48:	bf1e      	ittt	ne
 8000b4a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b4e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b52:	4770      	bxne	lr
 8000b54:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b58:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b5c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop

08000b64 <__aeabi_uldivmod>:
 8000b64:	b953      	cbnz	r3, 8000b7c <__aeabi_uldivmod+0x18>
 8000b66:	b94a      	cbnz	r2, 8000b7c <__aeabi_uldivmod+0x18>
 8000b68:	2900      	cmp	r1, #0
 8000b6a:	bf08      	it	eq
 8000b6c:	2800      	cmpeq	r0, #0
 8000b6e:	bf1c      	itt	ne
 8000b70:	f04f 31ff 	movne.w	r1, #4294967295
 8000b74:	f04f 30ff 	movne.w	r0, #4294967295
 8000b78:	f000 b988 	b.w	8000e8c <__aeabi_idiv0>
 8000b7c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b84:	f000 f806 	bl	8000b94 <__udivmoddi4>
 8000b88:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b90:	b004      	add	sp, #16
 8000b92:	4770      	bx	lr

08000b94 <__udivmoddi4>:
 8000b94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b98:	9d08      	ldr	r5, [sp, #32]
 8000b9a:	468e      	mov	lr, r1
 8000b9c:	4604      	mov	r4, r0
 8000b9e:	4688      	mov	r8, r1
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d14a      	bne.n	8000c3a <__udivmoddi4+0xa6>
 8000ba4:	428a      	cmp	r2, r1
 8000ba6:	4617      	mov	r7, r2
 8000ba8:	d962      	bls.n	8000c70 <__udivmoddi4+0xdc>
 8000baa:	fab2 f682 	clz	r6, r2
 8000bae:	b14e      	cbz	r6, 8000bc4 <__udivmoddi4+0x30>
 8000bb0:	f1c6 0320 	rsb	r3, r6, #32
 8000bb4:	fa01 f806 	lsl.w	r8, r1, r6
 8000bb8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bbc:	40b7      	lsls	r7, r6
 8000bbe:	ea43 0808 	orr.w	r8, r3, r8
 8000bc2:	40b4      	lsls	r4, r6
 8000bc4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bc8:	fa1f fc87 	uxth.w	ip, r7
 8000bcc:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bd0:	0c23      	lsrs	r3, r4, #16
 8000bd2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bd6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bda:	fb01 f20c 	mul.w	r2, r1, ip
 8000bde:	429a      	cmp	r2, r3
 8000be0:	d909      	bls.n	8000bf6 <__udivmoddi4+0x62>
 8000be2:	18fb      	adds	r3, r7, r3
 8000be4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000be8:	f080 80ea 	bcs.w	8000dc0 <__udivmoddi4+0x22c>
 8000bec:	429a      	cmp	r2, r3
 8000bee:	f240 80e7 	bls.w	8000dc0 <__udivmoddi4+0x22c>
 8000bf2:	3902      	subs	r1, #2
 8000bf4:	443b      	add	r3, r7
 8000bf6:	1a9a      	subs	r2, r3, r2
 8000bf8:	b2a3      	uxth	r3, r4
 8000bfa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bfe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c06:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c0a:	459c      	cmp	ip, r3
 8000c0c:	d909      	bls.n	8000c22 <__udivmoddi4+0x8e>
 8000c0e:	18fb      	adds	r3, r7, r3
 8000c10:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c14:	f080 80d6 	bcs.w	8000dc4 <__udivmoddi4+0x230>
 8000c18:	459c      	cmp	ip, r3
 8000c1a:	f240 80d3 	bls.w	8000dc4 <__udivmoddi4+0x230>
 8000c1e:	443b      	add	r3, r7
 8000c20:	3802      	subs	r0, #2
 8000c22:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c26:	eba3 030c 	sub.w	r3, r3, ip
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	b11d      	cbz	r5, 8000c36 <__udivmoddi4+0xa2>
 8000c2e:	40f3      	lsrs	r3, r6
 8000c30:	2200      	movs	r2, #0
 8000c32:	e9c5 3200 	strd	r3, r2, [r5]
 8000c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c3a:	428b      	cmp	r3, r1
 8000c3c:	d905      	bls.n	8000c4a <__udivmoddi4+0xb6>
 8000c3e:	b10d      	cbz	r5, 8000c44 <__udivmoddi4+0xb0>
 8000c40:	e9c5 0100 	strd	r0, r1, [r5]
 8000c44:	2100      	movs	r1, #0
 8000c46:	4608      	mov	r0, r1
 8000c48:	e7f5      	b.n	8000c36 <__udivmoddi4+0xa2>
 8000c4a:	fab3 f183 	clz	r1, r3
 8000c4e:	2900      	cmp	r1, #0
 8000c50:	d146      	bne.n	8000ce0 <__udivmoddi4+0x14c>
 8000c52:	4573      	cmp	r3, lr
 8000c54:	d302      	bcc.n	8000c5c <__udivmoddi4+0xc8>
 8000c56:	4282      	cmp	r2, r0
 8000c58:	f200 8105 	bhi.w	8000e66 <__udivmoddi4+0x2d2>
 8000c5c:	1a84      	subs	r4, r0, r2
 8000c5e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c62:	2001      	movs	r0, #1
 8000c64:	4690      	mov	r8, r2
 8000c66:	2d00      	cmp	r5, #0
 8000c68:	d0e5      	beq.n	8000c36 <__udivmoddi4+0xa2>
 8000c6a:	e9c5 4800 	strd	r4, r8, [r5]
 8000c6e:	e7e2      	b.n	8000c36 <__udivmoddi4+0xa2>
 8000c70:	2a00      	cmp	r2, #0
 8000c72:	f000 8090 	beq.w	8000d96 <__udivmoddi4+0x202>
 8000c76:	fab2 f682 	clz	r6, r2
 8000c7a:	2e00      	cmp	r6, #0
 8000c7c:	f040 80a4 	bne.w	8000dc8 <__udivmoddi4+0x234>
 8000c80:	1a8a      	subs	r2, r1, r2
 8000c82:	0c03      	lsrs	r3, r0, #16
 8000c84:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c88:	b280      	uxth	r0, r0
 8000c8a:	b2bc      	uxth	r4, r7
 8000c8c:	2101      	movs	r1, #1
 8000c8e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c92:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb04 f20c 	mul.w	r2, r4, ip
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	d907      	bls.n	8000cb2 <__udivmoddi4+0x11e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ca8:	d202      	bcs.n	8000cb0 <__udivmoddi4+0x11c>
 8000caa:	429a      	cmp	r2, r3
 8000cac:	f200 80e0 	bhi.w	8000e70 <__udivmoddi4+0x2dc>
 8000cb0:	46c4      	mov	ip, r8
 8000cb2:	1a9b      	subs	r3, r3, r2
 8000cb4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cb8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cbc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cc0:	fb02 f404 	mul.w	r4, r2, r4
 8000cc4:	429c      	cmp	r4, r3
 8000cc6:	d907      	bls.n	8000cd8 <__udivmoddi4+0x144>
 8000cc8:	18fb      	adds	r3, r7, r3
 8000cca:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cce:	d202      	bcs.n	8000cd6 <__udivmoddi4+0x142>
 8000cd0:	429c      	cmp	r4, r3
 8000cd2:	f200 80ca 	bhi.w	8000e6a <__udivmoddi4+0x2d6>
 8000cd6:	4602      	mov	r2, r0
 8000cd8:	1b1b      	subs	r3, r3, r4
 8000cda:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cde:	e7a5      	b.n	8000c2c <__udivmoddi4+0x98>
 8000ce0:	f1c1 0620 	rsb	r6, r1, #32
 8000ce4:	408b      	lsls	r3, r1
 8000ce6:	fa22 f706 	lsr.w	r7, r2, r6
 8000cea:	431f      	orrs	r7, r3
 8000cec:	fa0e f401 	lsl.w	r4, lr, r1
 8000cf0:	fa20 f306 	lsr.w	r3, r0, r6
 8000cf4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000cf8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cfc:	4323      	orrs	r3, r4
 8000cfe:	fa00 f801 	lsl.w	r8, r0, r1
 8000d02:	fa1f fc87 	uxth.w	ip, r7
 8000d06:	fbbe f0f9 	udiv	r0, lr, r9
 8000d0a:	0c1c      	lsrs	r4, r3, #16
 8000d0c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d10:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d14:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	fa02 f201 	lsl.w	r2, r2, r1
 8000d1e:	d909      	bls.n	8000d34 <__udivmoddi4+0x1a0>
 8000d20:	193c      	adds	r4, r7, r4
 8000d22:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d26:	f080 809c 	bcs.w	8000e62 <__udivmoddi4+0x2ce>
 8000d2a:	45a6      	cmp	lr, r4
 8000d2c:	f240 8099 	bls.w	8000e62 <__udivmoddi4+0x2ce>
 8000d30:	3802      	subs	r0, #2
 8000d32:	443c      	add	r4, r7
 8000d34:	eba4 040e 	sub.w	r4, r4, lr
 8000d38:	fa1f fe83 	uxth.w	lr, r3
 8000d3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d40:	fb09 4413 	mls	r4, r9, r3, r4
 8000d44:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d48:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d4c:	45a4      	cmp	ip, r4
 8000d4e:	d908      	bls.n	8000d62 <__udivmoddi4+0x1ce>
 8000d50:	193c      	adds	r4, r7, r4
 8000d52:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d56:	f080 8082 	bcs.w	8000e5e <__udivmoddi4+0x2ca>
 8000d5a:	45a4      	cmp	ip, r4
 8000d5c:	d97f      	bls.n	8000e5e <__udivmoddi4+0x2ca>
 8000d5e:	3b02      	subs	r3, #2
 8000d60:	443c      	add	r4, r7
 8000d62:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d66:	eba4 040c 	sub.w	r4, r4, ip
 8000d6a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d6e:	4564      	cmp	r4, ip
 8000d70:	4673      	mov	r3, lr
 8000d72:	46e1      	mov	r9, ip
 8000d74:	d362      	bcc.n	8000e3c <__udivmoddi4+0x2a8>
 8000d76:	d05f      	beq.n	8000e38 <__udivmoddi4+0x2a4>
 8000d78:	b15d      	cbz	r5, 8000d92 <__udivmoddi4+0x1fe>
 8000d7a:	ebb8 0203 	subs.w	r2, r8, r3
 8000d7e:	eb64 0409 	sbc.w	r4, r4, r9
 8000d82:	fa04 f606 	lsl.w	r6, r4, r6
 8000d86:	fa22 f301 	lsr.w	r3, r2, r1
 8000d8a:	431e      	orrs	r6, r3
 8000d8c:	40cc      	lsrs	r4, r1
 8000d8e:	e9c5 6400 	strd	r6, r4, [r5]
 8000d92:	2100      	movs	r1, #0
 8000d94:	e74f      	b.n	8000c36 <__udivmoddi4+0xa2>
 8000d96:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d9a:	0c01      	lsrs	r1, r0, #16
 8000d9c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000da0:	b280      	uxth	r0, r0
 8000da2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000da6:	463b      	mov	r3, r7
 8000da8:	4638      	mov	r0, r7
 8000daa:	463c      	mov	r4, r7
 8000dac:	46b8      	mov	r8, r7
 8000dae:	46be      	mov	lr, r7
 8000db0:	2620      	movs	r6, #32
 8000db2:	fbb1 f1f7 	udiv	r1, r1, r7
 8000db6:	eba2 0208 	sub.w	r2, r2, r8
 8000dba:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000dbe:	e766      	b.n	8000c8e <__udivmoddi4+0xfa>
 8000dc0:	4601      	mov	r1, r0
 8000dc2:	e718      	b.n	8000bf6 <__udivmoddi4+0x62>
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	e72c      	b.n	8000c22 <__udivmoddi4+0x8e>
 8000dc8:	f1c6 0220 	rsb	r2, r6, #32
 8000dcc:	fa2e f302 	lsr.w	r3, lr, r2
 8000dd0:	40b7      	lsls	r7, r6
 8000dd2:	40b1      	lsls	r1, r6
 8000dd4:	fa20 f202 	lsr.w	r2, r0, r2
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	430a      	orrs	r2, r1
 8000dde:	fbb3 f8fe 	udiv	r8, r3, lr
 8000de2:	b2bc      	uxth	r4, r7
 8000de4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000de8:	0c11      	lsrs	r1, r2, #16
 8000dea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dee:	fb08 f904 	mul.w	r9, r8, r4
 8000df2:	40b0      	lsls	r0, r6
 8000df4:	4589      	cmp	r9, r1
 8000df6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000dfa:	b280      	uxth	r0, r0
 8000dfc:	d93e      	bls.n	8000e7c <__udivmoddi4+0x2e8>
 8000dfe:	1879      	adds	r1, r7, r1
 8000e00:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e04:	d201      	bcs.n	8000e0a <__udivmoddi4+0x276>
 8000e06:	4589      	cmp	r9, r1
 8000e08:	d81f      	bhi.n	8000e4a <__udivmoddi4+0x2b6>
 8000e0a:	eba1 0109 	sub.w	r1, r1, r9
 8000e0e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e12:	fb09 f804 	mul.w	r8, r9, r4
 8000e16:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e1a:	b292      	uxth	r2, r2
 8000e1c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e20:	4542      	cmp	r2, r8
 8000e22:	d229      	bcs.n	8000e78 <__udivmoddi4+0x2e4>
 8000e24:	18ba      	adds	r2, r7, r2
 8000e26:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e2a:	d2c4      	bcs.n	8000db6 <__udivmoddi4+0x222>
 8000e2c:	4542      	cmp	r2, r8
 8000e2e:	d2c2      	bcs.n	8000db6 <__udivmoddi4+0x222>
 8000e30:	f1a9 0102 	sub.w	r1, r9, #2
 8000e34:	443a      	add	r2, r7
 8000e36:	e7be      	b.n	8000db6 <__udivmoddi4+0x222>
 8000e38:	45f0      	cmp	r8, lr
 8000e3a:	d29d      	bcs.n	8000d78 <__udivmoddi4+0x1e4>
 8000e3c:	ebbe 0302 	subs.w	r3, lr, r2
 8000e40:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e44:	3801      	subs	r0, #1
 8000e46:	46e1      	mov	r9, ip
 8000e48:	e796      	b.n	8000d78 <__udivmoddi4+0x1e4>
 8000e4a:	eba7 0909 	sub.w	r9, r7, r9
 8000e4e:	4449      	add	r1, r9
 8000e50:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e54:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e58:	fb09 f804 	mul.w	r8, r9, r4
 8000e5c:	e7db      	b.n	8000e16 <__udivmoddi4+0x282>
 8000e5e:	4673      	mov	r3, lr
 8000e60:	e77f      	b.n	8000d62 <__udivmoddi4+0x1ce>
 8000e62:	4650      	mov	r0, sl
 8000e64:	e766      	b.n	8000d34 <__udivmoddi4+0x1a0>
 8000e66:	4608      	mov	r0, r1
 8000e68:	e6fd      	b.n	8000c66 <__udivmoddi4+0xd2>
 8000e6a:	443b      	add	r3, r7
 8000e6c:	3a02      	subs	r2, #2
 8000e6e:	e733      	b.n	8000cd8 <__udivmoddi4+0x144>
 8000e70:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e74:	443b      	add	r3, r7
 8000e76:	e71c      	b.n	8000cb2 <__udivmoddi4+0x11e>
 8000e78:	4649      	mov	r1, r9
 8000e7a:	e79c      	b.n	8000db6 <__udivmoddi4+0x222>
 8000e7c:	eba1 0109 	sub.w	r1, r1, r9
 8000e80:	46c4      	mov	ip, r8
 8000e82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e86:	fb09 f804 	mul.w	r8, r9, r4
 8000e8a:	e7c4      	b.n	8000e16 <__udivmoddi4+0x282>

08000e8c <__aeabi_idiv0>:
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop

08000e90 <Encoder_Init>:
#define Count_PER_REV 12000.0f
#define TWO_PI 6.283185f
#define PI 3.14286f
#define Lead 11.0f

void Encoder_Init(Encoder *enc, TIM_HandleTypeDef *htim) {
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
 8000e98:	6039      	str	r1, [r7, #0]
    enc->htim = htim;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	683a      	ldr	r2, [r7, #0]
 8000e9e:	601a      	str	r2, [r3, #0]
    HAL_TIM_Encoder_Start(htim, TIM_CHANNEL_ALL);
 8000ea0:	213c      	movs	r1, #60	@ 0x3c
 8000ea2:	6838      	ldr	r0, [r7, #0]
 8000ea4:	f007 fc32 	bl	800870c <HAL_TIM_Encoder_Start>

    enc->lastRawPosition = __HAL_TIM_GET_COUNTER(htim);
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eae:	461a      	mov	r2, r3
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	605a      	str	r2, [r3, #4]
    enc->position = 0;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	f04f 0200 	mov.w	r2, #0
 8000eba:	609a      	str	r2, [r3, #8]
    enc->velocity = 0;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	f04f 0200 	mov.w	r2, #0
 8000ec2:	60da      	str	r2, [r3, #12]
    enc->acceleration = 0;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	f04f 0200 	mov.w	r2, #0
 8000eca:	611a      	str	r2, [r3, #16]
    enc->lastPosition = 0;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	f04f 0200 	mov.w	r2, #0
 8000ed2:	619a      	str	r2, [r3, #24]
    enc->lastVelocity = 0;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	f04f 0200 	mov.w	r2, #0
 8000eda:	61da      	str	r2, [r3, #28]
}
 8000edc:	bf00      	nop
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <Encoder_Update>:

void Encoder_Update(Encoder *enc, float dt) {
 8000ee4:	b480      	push	{r7}
 8000ee6:	b085      	sub	sp, #20
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	ed87 0a00 	vstr	s0, [r7]
    int32_t rawPosition = __HAL_TIM_GET_COUNTER(enc->htim);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ef8:	60bb      	str	r3, [r7, #8]
    int32_t deltaRaw = rawPosition - enc->lastRawPosition;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	68ba      	ldr	r2, [r7, #8]
 8000f00:	1ad3      	subs	r3, r2, r3
 8000f02:	60fb      	str	r3, [r7, #12]

    // Handle 16-bit counter wrap-around
    if (deltaRaw > 30000) {
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	f247 5230 	movw	r2, #30000	@ 0x7530
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	dd05      	ble.n	8000f1a <Encoder_Update+0x36>
        deltaRaw -= 60000;
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	f5a3 436a 	sub.w	r3, r3, #59904	@ 0xea00
 8000f14:	3b60      	subs	r3, #96	@ 0x60
 8000f16:	60fb      	str	r3, [r7, #12]
 8000f18:	e008      	b.n	8000f2c <Encoder_Update+0x48>
    } else if (deltaRaw < -30000) {
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	4a48      	ldr	r2, [pc, #288]	@ (8001040 <Encoder_Update+0x15c>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	da04      	bge.n	8000f2c <Encoder_Update+0x48>
        deltaRaw += 60000;
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	f503 436a 	add.w	r3, r3, #59904	@ 0xea00
 8000f28:	3360      	adds	r3, #96	@ 0x60
 8000f2a:	60fb      	str	r3, [r7, #12]
    }

    enc->position += ((float)deltaRaw * TWO_PI) / Count_PER_REV;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	ed93 7a02 	vldr	s14, [r3, #8]
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	ee07 3a90 	vmov	s15, r3
 8000f38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f3c:	eddf 6a41 	vldr	s13, [pc, #260]	@ 8001044 <Encoder_Update+0x160>
 8000f40:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8000f44:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8001048 <Encoder_Update+0x164>
 8000f48:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8000f4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	edc3 7a02 	vstr	s15, [r3, #8]
    enc->velocity = (enc->position - enc->lastPosition) / dt;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	ed93 7a02 	vldr	s14, [r3, #8]
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	edd3 7a06 	vldr	s15, [r3, #24]
 8000f62:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000f66:	ed97 7a00 	vldr	s14, [r7]
 8000f6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	edc3 7a03 	vstr	s15, [r3, #12]
    enc->acceleration = (enc->velocity - enc->lastVelocity) / dt;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	ed93 7a03 	vldr	s14, [r3, #12]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	edd3 7a07 	vldr	s15, [r3, #28]
 8000f80:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000f84:	ed97 7a00 	vldr	s14, [r7]
 8000f88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	edc3 7a04 	vstr	s15, [r3, #16]
    enc->position_degree = enc->position * (180.0f / PI);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	edd3 7a02 	vldr	s15, [r3, #8]
 8000f98:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 800104c <Encoder_Update+0x168>
 8000f9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	edc3 7a05 	vstr	s15, [r3, #20]

    enc->lastRawPosition = rawPosition;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	68ba      	ldr	r2, [r7, #8]
 8000faa:	605a      	str	r2, [r3, #4]
    enc->lastPosition = enc->position;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	689a      	ldr	r2, [r3, #8]
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	619a      	str	r2, [r3, #24]
    enc->lastVelocity = enc->velocity;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	68da      	ldr	r2, [r3, #12]
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	61da      	str	r2, [r3, #28]

    enc->position_mm += ((float)deltaRaw / Count_PER_REV) * Lead;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	ed93 7a08 	vldr	s14, [r3, #32]
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	ee07 3a90 	vmov	s15, r3
 8000fc8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000fcc:	ed9f 6a1e 	vldr	s12, [pc, #120]	@ 8001048 <Encoder_Update+0x164>
 8000fd0:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8000fd4:	eef2 6a06 	vmov.f32	s13, #38	@ 0x41300000  11.0
 8000fd8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000fdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	edc3 7a08 	vstr	s15, [r3, #32]
    enc->velocity_mm = (enc->position_mm - enc->lastPosition_mm) / dt;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	ed93 7a08 	vldr	s14, [r3, #32]
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8000ff2:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000ff6:	ed97 7a00 	vldr	s14, [r7]
 8000ffa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    enc->acceleration_mm = (enc->velocity_mm - enc->lastVelocity_mm) / dt;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001010:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001014:	ed97 7a00 	vldr	s14, [r7]
 8001018:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

    enc->lastPosition_mm = enc->position_mm;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6a1a      	ldr	r2, [r3, #32]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	62da      	str	r2, [r3, #44]	@ 0x2c
    enc->lastVelocity_mm = enc->velocity_mm;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001032:	bf00      	nop
 8001034:	3714      	adds	r7, #20
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	ffff8ad0 	.word	0xffff8ad0
 8001044:	40c90fda 	.word	0x40c90fda
 8001048:	463b8000 	.word	0x463b8000
 800104c:	42651738 	.word	0x42651738

08001050 <Encoder_GetPosition>:

void Encoder_setLimit(Encoder *enc, float limit) {
		enc->position = limit;
}

float Encoder_GetPosition(Encoder *enc) {
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
    return enc->position;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	689b      	ldr	r3, [r3, #8]
 800105c:	ee07 3a90 	vmov	s15, r3
}
 8001060:	eeb0 0a67 	vmov.f32	s0, s15
 8001064:	370c      	adds	r7, #12
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr

0800106e <Encoder_GetVelocity>:

float Encoder_GetVelocity(Encoder *enc) {
 800106e:	b480      	push	{r7}
 8001070:	b083      	sub	sp, #12
 8001072:	af00      	add	r7, sp, #0
 8001074:	6078      	str	r0, [r7, #4]
    return enc->velocity;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	68db      	ldr	r3, [r3, #12]
 800107a:	ee07 3a90 	vmov	s15, r3
}
 800107e:	eeb0 0a67 	vmov.f32	s0, s15
 8001082:	370c      	adds	r7, #12
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr

0800108c <Encoder_GetAcceleration>:

float Encoder_GetAcceleration(Encoder *enc) {
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
    return enc->acceleration;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	691b      	ldr	r3, [r3, #16]
 8001098:	ee07 3a90 	vmov	s15, r3
}
 800109c:	eeb0 0a67 	vmov.f32	s0, s15
 80010a0:	370c      	adds	r7, #12
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr

080010aa <Encoder_GetPosition_mm>:

float Encoder_GetDegree(Encoder *enc) {
	return enc->position_degree;
}

float Encoder_GetPosition_mm(Encoder *enc) {
 80010aa:	b480      	push	{r7}
 80010ac:	b083      	sub	sp, #12
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	6078      	str	r0, [r7, #4]
    return enc->position_mm;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6a1b      	ldr	r3, [r3, #32]
 80010b6:	ee07 3a90 	vmov	s15, r3
}
 80010ba:	eeb0 0a67 	vmov.f32	s0, s15
 80010be:	370c      	adds	r7, #12
 80010c0:	46bd      	mov	sp, r7
 80010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c6:	4770      	bx	lr

080010c8 <Encoder_GetVelocity_mm>:

float Encoder_GetVelocity_mm(Encoder *enc) {
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
    return enc->velocity_mm;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010d4:	ee07 3a90 	vmov	s15, r3
}
 80010d8:	eeb0 0a67 	vmov.f32	s0, s15
 80010dc:	370c      	adds	r7, #12
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr

080010e6 <Kalman_Init>:
#include "Kalman_Filter.h"

void Kalman_Init(KalmanFilter *kf) {
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b084      	sub	sp, #16
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	6078      	str	r0, [r7, #4]
    arm_mat_init_f32(&kf->A, KALMAN_STATE_DIM, KALMAN_STATE_DIM, kf->A_data);
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	3370      	adds	r3, #112	@ 0x70
 80010f4:	2204      	movs	r2, #4
 80010f6:	2104      	movs	r1, #4
 80010f8:	f00b fcc5 	bl	800ca86 <arm_mat_init_f32>
    arm_mat_init_f32(&kf->B, KALMAN_STATE_DIM, KALMAN_MEAS_DIM, kf->B_data);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	f103 0008 	add.w	r0, r3, #8
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	33b0      	adds	r3, #176	@ 0xb0
 8001106:	2204      	movs	r2, #4
 8001108:	2104      	movs	r1, #4
 800110a:	f00b fcbc 	bl	800ca86 <arm_mat_init_f32>
    arm_mat_init_f32(&kf->H, KALMAN_MEAS_DIM, KALMAN_STATE_DIM, kf->H_data);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	f103 0010 	add.w	r0, r3, #16
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	33f0      	adds	r3, #240	@ 0xf0
 8001118:	2204      	movs	r2, #4
 800111a:	2104      	movs	r1, #4
 800111c:	f00b fcb3 	bl	800ca86 <arm_mat_init_f32>
    arm_mat_init_f32(&kf->Q, KALMAN_STATE_DIM, KALMAN_STATE_DIM, kf->Q_data);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f103 0018 	add.w	r0, r3, #24
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 800112c:	2204      	movs	r2, #4
 800112e:	2104      	movs	r1, #4
 8001130:	f00b fca9 	bl	800ca86 <arm_mat_init_f32>
    arm_mat_init_f32(&kf->R, KALMAN_MEAS_DIM, KALMAN_MEAS_DIM, kf->R_data);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	f103 0020 	add.w	r0, r3, #32
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	f503 73b8 	add.w	r3, r3, #368	@ 0x170
 8001140:	2204      	movs	r2, #4
 8001142:	2104      	movs	r1, #4
 8001144:	f00b fc9f 	bl	800ca86 <arm_mat_init_f32>
    arm_mat_init_f32(&kf->P, KALMAN_STATE_DIM, KALMAN_STATE_DIM, kf->P_data);
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	f503 73d8 	add.w	r3, r3, #432	@ 0x1b0
 8001154:	2204      	movs	r2, #4
 8001156:	2104      	movs	r1, #4
 8001158:	f00b fc95 	bl	800ca86 <arm_mat_init_f32>
    arm_mat_init_f32(&kf->K, KALMAN_STATE_DIM, KALMAN_MEAS_DIM, kf->K_data);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 8001168:	2204      	movs	r2, #4
 800116a:	2104      	movs	r1, #4
 800116c:	f00b fc8b 	bl	800ca86 <arm_mat_init_f32>
    arm_mat_init_f32(&kf->Input, KALMAN_STATE_DIM, 1, kf->Input_data);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 800117c:	2201      	movs	r2, #1
 800117e:	2104      	movs	r1, #4
 8001180:	f00b fc81 	bl	800ca86 <arm_mat_init_f32>

    arm_mat_init_f32(&kf->x, KALMAN_STATE_DIM, 1, kf->x_data);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f103 0040 	add.w	r0, r3, #64	@ 0x40
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	f503 730d 	add.w	r3, r3, #564	@ 0x234
 8001190:	2201      	movs	r2, #1
 8001192:	2104      	movs	r1, #4
 8001194:	f00b fc77 	bl	800ca86 <arm_mat_init_f32>
    arm_mat_init_f32(&kf->u, KALMAN_MEAS_DIM, 1, kf->u_data);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	f503 7311 	add.w	r3, r3, #580	@ 0x244
 80011a4:	2201      	movs	r2, #1
 80011a6:	2104      	movs	r1, #4
 80011a8:	f00b fc6d 	bl	800ca86 <arm_mat_init_f32>
    arm_mat_init_f32(&kf->z, KALMAN_MEAS_DIM, 1, kf->z_data);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	f103 0050 	add.w	r0, r3, #80	@ 0x50
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80011b8:	2201      	movs	r2, #1
 80011ba:	2104      	movs	r1, #4
 80011bc:	f00b fc63 	bl	800ca86 <arm_mat_init_f32>

    arm_mat_init_f32(&kf->temp1, KALMAN_STATE_DIM, KALMAN_STATE_DIM, kf->temp1_data);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80011cc:	2204      	movs	r2, #4
 80011ce:	2104      	movs	r1, #4
 80011d0:	f00b fc59 	bl	800ca86 <arm_mat_init_f32>
    arm_mat_init_f32(&kf->temp2, KALMAN_STATE_DIM, KALMAN_MEAS_DIM, kf->temp2_data);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	f103 0060 	add.w	r0, r3, #96	@ 0x60
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	f503 7329 	add.w	r3, r3, #676	@ 0x2a4
 80011e0:	2204      	movs	r2, #4
 80011e2:	2104      	movs	r1, #4
 80011e4:	f00b fc4f 	bl	800ca86 <arm_mat_init_f32>
    arm_mat_init_f32(&kf->temp3, KALMAN_MEAS_DIM, KALMAN_MEAS_DIM, kf->temp3_data);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	f503 7339 	add.w	r3, r3, #740	@ 0x2e4
 80011f4:	2204      	movs	r2, #4
 80011f6:	2104      	movs	r1, #4
 80011f8:	f00b fc45 	bl	800ca86 <arm_mat_init_f32>

    // Clear state
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 80011fc:	2300      	movs	r3, #0
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	e00b      	b.n	800121a <Kalman_Init+0x134>
        kf->x_data[i] = 0.0f;
 8001202:	687a      	ldr	r2, [r7, #4]
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	338c      	adds	r3, #140	@ 0x8c
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	4413      	add	r3, r2
 800120c:	3304      	adds	r3, #4
 800120e:	f04f 0200 	mov.w	r2, #0
 8001212:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	3301      	adds	r3, #1
 8001218:	60fb      	str	r3, [r7, #12]
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	2b03      	cmp	r3, #3
 800121e:	ddf0      	ble.n	8001202 <Kalman_Init+0x11c>
    }
}
 8001220:	bf00      	nop
 8001222:	bf00      	nop
 8001224:	3710      	adds	r7, #16
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <Kalman_SetProcessNoise>:

void Kalman_SetProcessNoise(KalmanFilter *kf, float value) {
 800122a:	b480      	push	{r7}
 800122c:	b085      	sub	sp, #20
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
 8001232:	ed87 0a00 	vstr	s0, [r7]
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 8001236:	2300      	movs	r3, #0
 8001238:	60fb      	str	r3, [r7, #12]
 800123a:	e01c      	b.n	8001276 <Kalman_SetProcessNoise+0x4c>
        for (int j = 0; j < KALMAN_STATE_DIM; j++) {
 800123c:	2300      	movs	r3, #0
 800123e:	60bb      	str	r3, [r7, #8]
 8001240:	e013      	b.n	800126a <Kalman_SetProcessNoise+0x40>
            kf->Q_data[i * KALMAN_STATE_DIM + j] = (i == j) ? value : 0.0f;
 8001242:	68fa      	ldr	r2, [r7, #12]
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	429a      	cmp	r2, r3
 8001248:	d101      	bne.n	800124e <Kalman_SetProcessNoise+0x24>
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	e001      	b.n	8001252 <Kalman_SetProcessNoise+0x28>
 800124e:	f04f 0300 	mov.w	r3, #0
 8001252:	68fa      	ldr	r2, [r7, #12]
 8001254:	0091      	lsls	r1, r2, #2
 8001256:	68ba      	ldr	r2, [r7, #8]
 8001258:	440a      	add	r2, r1
 800125a:	6879      	ldr	r1, [r7, #4]
 800125c:	324c      	adds	r2, #76	@ 0x4c
 800125e:	0092      	lsls	r2, r2, #2
 8001260:	440a      	add	r2, r1
 8001262:	6013      	str	r3, [r2, #0]
        for (int j = 0; j < KALMAN_STATE_DIM; j++) {
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	3301      	adds	r3, #1
 8001268:	60bb      	str	r3, [r7, #8]
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	2b03      	cmp	r3, #3
 800126e:	dde8      	ble.n	8001242 <Kalman_SetProcessNoise+0x18>
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	3301      	adds	r3, #1
 8001274:	60fb      	str	r3, [r7, #12]
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	2b03      	cmp	r3, #3
 800127a:	dddf      	ble.n	800123c <Kalman_SetProcessNoise+0x12>
        }
    }
}
 800127c:	bf00      	nop
 800127e:	bf00      	nop
 8001280:	3714      	adds	r7, #20
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr

0800128a <Kalman_SetMeasurementNoise>:

void Kalman_SetMeasurementNoise(KalmanFilter *kf, float value) {
 800128a:	b480      	push	{r7}
 800128c:	b085      	sub	sp, #20
 800128e:	af00      	add	r7, sp, #0
 8001290:	6078      	str	r0, [r7, #4]
 8001292:	ed87 0a00 	vstr	s0, [r7]
    for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 8001296:	2300      	movs	r3, #0
 8001298:	60fb      	str	r3, [r7, #12]
 800129a:	e01c      	b.n	80012d6 <Kalman_SetMeasurementNoise+0x4c>
        for (int j = 0; j < KALMAN_MEAS_DIM; j++) {
 800129c:	2300      	movs	r3, #0
 800129e:	60bb      	str	r3, [r7, #8]
 80012a0:	e013      	b.n	80012ca <Kalman_SetMeasurementNoise+0x40>
            kf->R_data[i * KALMAN_MEAS_DIM + j] = (i == j) ? value : 0.0f;
 80012a2:	68fa      	ldr	r2, [r7, #12]
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	429a      	cmp	r2, r3
 80012a8:	d101      	bne.n	80012ae <Kalman_SetMeasurementNoise+0x24>
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	e001      	b.n	80012b2 <Kalman_SetMeasurementNoise+0x28>
 80012ae:	f04f 0300 	mov.w	r3, #0
 80012b2:	68fa      	ldr	r2, [r7, #12]
 80012b4:	0091      	lsls	r1, r2, #2
 80012b6:	68ba      	ldr	r2, [r7, #8]
 80012b8:	440a      	add	r2, r1
 80012ba:	6879      	ldr	r1, [r7, #4]
 80012bc:	325c      	adds	r2, #92	@ 0x5c
 80012be:	0092      	lsls	r2, r2, #2
 80012c0:	440a      	add	r2, r1
 80012c2:	6013      	str	r3, [r2, #0]
        for (int j = 0; j < KALMAN_MEAS_DIM; j++) {
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	3301      	adds	r3, #1
 80012c8:	60bb      	str	r3, [r7, #8]
 80012ca:	68bb      	ldr	r3, [r7, #8]
 80012cc:	2b03      	cmp	r3, #3
 80012ce:	dde8      	ble.n	80012a2 <Kalman_SetMeasurementNoise+0x18>
    for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	3301      	adds	r3, #1
 80012d4:	60fb      	str	r3, [r7, #12]
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	2b03      	cmp	r3, #3
 80012da:	dddf      	ble.n	800129c <Kalman_SetMeasurementNoise+0x12>
        }
    }
}
 80012dc:	bf00      	nop
 80012de:	bf00      	nop
 80012e0:	3714      	adds	r7, #20
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr

080012ea <Kalman_SetInput>:

void Kalman_SetInput(KalmanFilter *kf, float value)
{
 80012ea:	b480      	push	{r7}
 80012ec:	b083      	sub	sp, #12
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	6078      	str	r0, [r7, #4]
 80012f2:	ed87 0a00 	vstr	s0, [r7]
	kf->Input_data[0] = value;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	683a      	ldr	r2, [r7, #0]
 80012fa:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
}
 80012fe:	bf00      	nop
 8001300:	370c      	adds	r7, #12
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr

0800130a <Kalman_Predict>:
void Kalman_Predict(KalmanFilter *kf) {
 800130a:	b580      	push	{r7, lr}
 800130c:	b082      	sub	sp, #8
 800130e:	af00      	add	r7, sp, #0
 8001310:	6078      	str	r0, [r7, #4]
	// x = A * x + B * u
	arm_mat_mult_f32(&kf->A, &kf->x, &kf->temp1);   // temp1 = A * x
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	3358      	adds	r3, #88	@ 0x58
 800131e:	461a      	mov	r2, r3
 8001320:	f00b ff40 	bl	800d1a4 <arm_mat_mult_f32>
	arm_mat_mult_f32(&kf->B, &kf->Input, &kf->temp2);   // temp2 = B * u
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	f103 0008 	add.w	r0, r3, #8
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	3360      	adds	r3, #96	@ 0x60
 8001334:	461a      	mov	r2, r3
 8001336:	f00b ff35 	bl	800d1a4 <arm_mat_mult_f32>
	arm_mat_add_f32(&kf->temp1, &kf->temp2, &kf->x); // x = temp1 + temp2
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	3340      	adds	r3, #64	@ 0x40
 800134a:	461a      	mov	r2, r3
 800134c:	f00b fb60 	bl	800ca10 <arm_mat_add_f32>

    // P = A * P * A' + Q
    arm_mat_mult_f32(&kf->A, &kf->P, &kf->temp1);
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	3358      	adds	r3, #88	@ 0x58
 800135c:	461a      	mov	r2, r3
 800135e:	f00b ff21 	bl	800d1a4 <arm_mat_mult_f32>
    arm_mat_trans_f32(&kf->A, &kf->temp2);  // reuse temp2
 8001362:	687a      	ldr	r2, [r7, #4]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	3360      	adds	r3, #96	@ 0x60
 8001368:	4619      	mov	r1, r3
 800136a:	4610      	mov	r0, r2
 800136c:	f00b ffcf 	bl	800d30e <arm_mat_trans_f32>
    arm_mat_mult_f32(&kf->temp1, &kf->temp2, &kf->P);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	3328      	adds	r3, #40	@ 0x28
 8001380:	461a      	mov	r2, r3
 8001382:	f00b ff0f 	bl	800d1a4 <arm_mat_mult_f32>
    arm_mat_add_f32(&kf->P, &kf->Q, &kf->P);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	f103 0118 	add.w	r1, r3, #24
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	3328      	adds	r3, #40	@ 0x28
 8001396:	461a      	mov	r2, r3
 8001398:	f00b fb3a 	bl	800ca10 <arm_mat_add_f32>
}
 800139c:	bf00      	nop
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <Kalman_Update>:

void Kalman_Update(KalmanFilter *kf, float32_t *measurement) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b088      	sub	sp, #32
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 80013ae:	2300      	movs	r3, #0
 80013b0:	61fb      	str	r3, [r7, #28]
 80013b2:	e00e      	b.n	80013d2 <Kalman_Update+0x2e>
        kf->z_data[i] = measurement[i];
 80013b4:	69fb      	ldr	r3, [r7, #28]
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	683a      	ldr	r2, [r7, #0]
 80013ba:	4413      	add	r3, r2
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	6879      	ldr	r1, [r7, #4]
 80013c0:	69fb      	ldr	r3, [r7, #28]
 80013c2:	3394      	adds	r3, #148	@ 0x94
 80013c4:	009b      	lsls	r3, r3, #2
 80013c6:	440b      	add	r3, r1
 80013c8:	3304      	adds	r3, #4
 80013ca:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	3301      	adds	r3, #1
 80013d0:	61fb      	str	r3, [r7, #28]
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	2b03      	cmp	r3, #3
 80013d6:	dded      	ble.n	80013b4 <Kalman_Update+0x10>
    }

    // K = P * H' * (H * P * H' + R)^-1
    arm_mat_trans_f32(&kf->H, &kf->temp2);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	f103 0210 	add.w	r2, r3, #16
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	3360      	adds	r3, #96	@ 0x60
 80013e2:	4619      	mov	r1, r3
 80013e4:	4610      	mov	r0, r2
 80013e6:	f00b ff92 	bl	800d30e <arm_mat_trans_f32>
    arm_mat_mult_f32(&kf->P, &kf->temp2, &kf->temp1);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	3358      	adds	r3, #88	@ 0x58
 80013fa:	461a      	mov	r2, r3
 80013fc:	f00b fed2 	bl	800d1a4 <arm_mat_mult_f32>
    arm_mat_mult_f32(&kf->H, &kf->temp1, &kf->temp3);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	f103 0010 	add.w	r0, r3, #16
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	f103 0158 	add.w	r1, r3, #88	@ 0x58
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	3368      	adds	r3, #104	@ 0x68
 8001410:	461a      	mov	r2, r3
 8001412:	f00b fec7 	bl	800d1a4 <arm_mat_mult_f32>
    arm_mat_add_f32(&kf->temp3, &kf->R, &kf->temp3);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	f103 0120 	add.w	r1, r3, #32
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	3368      	adds	r3, #104	@ 0x68
 8001426:	461a      	mov	r2, r3
 8001428:	f00b faf2 	bl	800ca10 <arm_mat_add_f32>
    arm_mat_inverse_f32(&kf->temp3, &kf->temp3);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	3368      	adds	r3, #104	@ 0x68
 8001436:	4619      	mov	r1, r3
 8001438:	4610      	mov	r0, r2
 800143a:	f00b fb3c 	bl	800cab6 <arm_mat_inverse_f32>
    arm_mat_mult_f32(&kf->temp1, &kf->temp3, &kf->K);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	f103 0168 	add.w	r1, r3, #104	@ 0x68
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	3330      	adds	r3, #48	@ 0x30
 800144e:	461a      	mov	r2, r3
 8001450:	f00b fea8 	bl	800d1a4 <arm_mat_mult_f32>

    // x = x + K * (z - H * x)
    arm_mat_mult_f32(&kf->H, &kf->x, &kf->u);         // reuse u for Hx
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	f103 0010 	add.w	r0, r3, #16
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	3348      	adds	r3, #72	@ 0x48
 8001464:	461a      	mov	r2, r3
 8001466:	f00b fe9d 	bl	800d1a4 <arm_mat_mult_f32>
    for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 800146a:	2300      	movs	r3, #0
 800146c:	61bb      	str	r3, [r7, #24]
 800146e:	e01c      	b.n	80014aa <Kalman_Update+0x106>
        kf->u_data[i] = kf->z_data[i] - kf->u_data[i]; // z - Hx
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	69bb      	ldr	r3, [r7, #24]
 8001474:	3394      	adds	r3, #148	@ 0x94
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	4413      	add	r3, r2
 800147a:	3304      	adds	r3, #4
 800147c:	ed93 7a00 	vldr	s14, [r3]
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	69bb      	ldr	r3, [r7, #24]
 8001484:	3390      	adds	r3, #144	@ 0x90
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	4413      	add	r3, r2
 800148a:	3304      	adds	r3, #4
 800148c:	edd3 7a00 	vldr	s15, [r3]
 8001490:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001494:	687a      	ldr	r2, [r7, #4]
 8001496:	69bb      	ldr	r3, [r7, #24]
 8001498:	3390      	adds	r3, #144	@ 0x90
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	4413      	add	r3, r2
 800149e:	3304      	adds	r3, #4
 80014a0:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 80014a4:	69bb      	ldr	r3, [r7, #24]
 80014a6:	3301      	adds	r3, #1
 80014a8:	61bb      	str	r3, [r7, #24]
 80014aa:	69bb      	ldr	r3, [r7, #24]
 80014ac:	2b03      	cmp	r3, #3
 80014ae:	dddf      	ble.n	8001470 <Kalman_Update+0xcc>
    }
    arm_mat_mult_f32(&kf->K, &kf->u, &kf->u);         // reuse u for K*(z-Hx)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	f103 0148 	add.w	r1, r3, #72	@ 0x48
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	3348      	adds	r3, #72	@ 0x48
 80014c0:	461a      	mov	r2, r3
 80014c2:	f00b fe6f 	bl	800d1a4 <arm_mat_mult_f32>
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 80014c6:	2300      	movs	r3, #0
 80014c8:	617b      	str	r3, [r7, #20]
 80014ca:	e01c      	b.n	8001506 <Kalman_Update+0x162>
        kf->x_data[i] += kf->u_data[i];
 80014cc:	687a      	ldr	r2, [r7, #4]
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	338c      	adds	r3, #140	@ 0x8c
 80014d2:	009b      	lsls	r3, r3, #2
 80014d4:	4413      	add	r3, r2
 80014d6:	3304      	adds	r3, #4
 80014d8:	ed93 7a00 	vldr	s14, [r3]
 80014dc:	687a      	ldr	r2, [r7, #4]
 80014de:	697b      	ldr	r3, [r7, #20]
 80014e0:	3390      	adds	r3, #144	@ 0x90
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	4413      	add	r3, r2
 80014e6:	3304      	adds	r3, #4
 80014e8:	edd3 7a00 	vldr	s15, [r3]
 80014ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	338c      	adds	r3, #140	@ 0x8c
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	4413      	add	r3, r2
 80014fa:	3304      	adds	r3, #4
 80014fc:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	3301      	adds	r3, #1
 8001504:	617b      	str	r3, [r7, #20]
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	2b03      	cmp	r3, #3
 800150a:	dddf      	ble.n	80014cc <Kalman_Update+0x128>
    }

    // P = (I - K * H) * P
    for (int i = 0; i < KALMAN_STATE_DIM * KALMAN_STATE_DIM; i++) {
 800150c:	2300      	movs	r3, #0
 800150e:	613b      	str	r3, [r7, #16]
 8001510:	e00b      	b.n	800152a <Kalman_Update+0x186>
        kf->temp1_data[i] = 0.0f;
 8001512:	687a      	ldr	r2, [r7, #4]
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	3398      	adds	r3, #152	@ 0x98
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	4413      	add	r3, r2
 800151c:	3304      	adds	r3, #4
 800151e:	f04f 0200 	mov.w	r2, #0
 8001522:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < KALMAN_STATE_DIM * KALMAN_STATE_DIM; i++) {
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	3301      	adds	r3, #1
 8001528:	613b      	str	r3, [r7, #16]
 800152a:	693b      	ldr	r3, [r7, #16]
 800152c:	2b0f      	cmp	r3, #15
 800152e:	ddf0      	ble.n	8001512 <Kalman_Update+0x16e>
    }
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 8001530:	2300      	movs	r3, #0
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	e00e      	b.n	8001554 <Kalman_Update+0x1b0>
        kf->temp1_data[i * KALMAN_STATE_DIM + i] = 1.0f;
 8001536:	68fa      	ldr	r2, [r7, #12]
 8001538:	4613      	mov	r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	4413      	add	r3, r2
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	3398      	adds	r3, #152	@ 0x98
 8001542:	009b      	lsls	r3, r3, #2
 8001544:	4413      	add	r3, r2
 8001546:	3304      	adds	r3, #4
 8001548:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800154c:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	3301      	adds	r3, #1
 8001552:	60fb      	str	r3, [r7, #12]
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	2b03      	cmp	r3, #3
 8001558:	dded      	ble.n	8001536 <Kalman_Update+0x192>
    }
    arm_mat_mult_f32(&kf->K, &kf->H, &kf->temp2);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	f103 0110 	add.w	r1, r3, #16
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	3360      	adds	r3, #96	@ 0x60
 800156a:	461a      	mov	r2, r3
 800156c:	f00b fe1a 	bl	800d1a4 <arm_mat_mult_f32>
    arm_mat_sub_f32(&kf->temp1, &kf->temp2, &kf->temp1);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	3358      	adds	r3, #88	@ 0x58
 8001580:	461a      	mov	r2, r3
 8001582:	f00b fe89 	bl	800d298 <arm_mat_sub_f32>
    arm_mat_mult_f32(&kf->temp1, &kf->P, &kf->P);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	3328      	adds	r3, #40	@ 0x28
 8001596:	461a      	mov	r2, r3
 8001598:	f00b fe04 	bl	800d1a4 <arm_mat_mult_f32>
}
 800159c:	bf00      	nop
 800159e:	3720      	adds	r7, #32
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <modbus_1t5_Timeout>:
void Modbus_frame_response();


// function for interrupt
void modbus_1t5_Timeout(TIM_HandleTypeDef *htim)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 80015ac:	4b04      	ldr	r3, [pc, #16]	@ (80015c0 <modbus_1t5_Timeout+0x1c>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2201      	movs	r2, #1
 80015b2:	751a      	strb	r2, [r3, #20]
}
 80015b4:	bf00      	nop
 80015b6:	370c      	adds	r7, #12
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr
 80015c0:	2000027c 	.word	0x2000027c

080015c4 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b083      	sub	sp, #12
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 80015cc:	4b04      	ldr	r3, [pc, #16]	@ (80015e0 <modbus_3t5_Timeout+0x1c>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	2201      	movs	r2, #1
 80015d2:	755a      	strb	r2, [r3, #21]
}
 80015d4:	bf00      	nop
 80015d6:	370c      	adds	r7, #12
 80015d8:	46bd      	mov	sp, r7
 80015da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015de:	4770      	bx	lr
 80015e0:	2000027c 	.word	0x2000027c

080015e4 <modbus_UART_Recived>:
void modbus_UART_Recived(UART_HandleTypeDef *huart,uint32_t pos)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	6039      	str	r1, [r7, #0]

	//restart timer / start timer of counting time with modbus RTU
	hModbus->Flag_URev =1;
 80015ee:	4b15      	ldr	r3, [pc, #84]	@ (8001644 <modbus_UART_Recived+0x60>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	2201      	movs	r2, #1
 80015f4:	759a      	strb	r2, [r3, #22]
	if(hModbus->modbusUartStructure.RxTail++<MODBUS_MESSAGEBUFFER_SIZE)
 80015f6:	4b13      	ldr	r3, [pc, #76]	@ (8001644 <modbus_UART_Recived+0x60>)
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	f8b2 33a2 	ldrh.w	r3, [r2, #930]	@ 0x3a2
 80015fe:	1c59      	adds	r1, r3, #1
 8001600:	b289      	uxth	r1, r1
 8001602:	f8a2 13a2 	strh.w	r1, [r2, #930]	@ 0x3a2
 8001606:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800160a:	d210      	bcs.n	800162e <modbus_UART_Recived+0x4a>
	{


	    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 800160c:	4b0d      	ldr	r3, [pc, #52]	@ (8001644 <modbus_UART_Recived+0x60>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	68d8      	ldr	r0, [r3, #12]
 8001612:	4b0c      	ldr	r3, [pc, #48]	@ (8001644 <modbus_UART_Recived+0x60>)
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	4b0b      	ldr	r3, [pc, #44]	@ (8001644 <modbus_UART_Recived+0x60>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 800161e:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8001622:	4413      	add	r3, r2
 8001624:	3302      	adds	r3, #2
 8001626:	2201      	movs	r2, #1
 8001628:	4619      	mov	r1, r3
 800162a:	f008 fe7f 	bl	800a32c <HAL_UART_Receive_IT>
	}
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 800162e:	4b05      	ldr	r3, [pc, #20]	@ (8001644 <modbus_UART_Recived+0x60>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	691b      	ldr	r3, [r3, #16]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	2200      	movs	r2, #0
 8001638:	625a      	str	r2, [r3, #36]	@ 0x24

}
 800163a:	bf00      	nop
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	2000027c 	.word	0x2000027c

08001648 <Modbus_init>:


void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 8001652:	4a24      	ldr	r2, [pc, #144]	@ (80016e4 <Modbus_init+0x9c>)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8001658:	4b22      	ldr	r3, [pc, #136]	@ (80016e4 <Modbus_init+0x9c>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	683a      	ldr	r2, [r7, #0]
 800165e:	605a      	str	r2, [r3, #4]

	//config timer interrupt
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_OC_DELAY_ELAPSED_CB_ID,(void*)modbus_1t5_Timeout);
 8001660:	4b20      	ldr	r3, [pc, #128]	@ (80016e4 <Modbus_init+0x9c>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	691b      	ldr	r3, [r3, #16]
 8001666:	4a20      	ldr	r2, [pc, #128]	@ (80016e8 <Modbus_init+0xa0>)
 8001668:	2114      	movs	r1, #20
 800166a:	4618      	mov	r0, r3
 800166c:	f007 fd54 	bl	8009118 <HAL_TIM_RegisterCallback>
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8001670:	4b1c      	ldr	r3, [pc, #112]	@ (80016e4 <Modbus_init+0x9c>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	691b      	ldr	r3, [r3, #16]
 8001676:	4a1d      	ldr	r2, [pc, #116]	@ (80016ec <Modbus_init+0xa4>)
 8001678:	210e      	movs	r1, #14
 800167a:	4618      	mov	r0, r3
 800167c:	f007 fd4c 	bl	8009118 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_RegisterCallback(hModbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
 8001680:	4b18      	ldr	r3, [pc, #96]	@ (80016e4 <Modbus_init+0x9c>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	68db      	ldr	r3, [r3, #12]
 8001686:	4a1a      	ldr	r2, [pc, #104]	@ (80016f0 <Modbus_init+0xa8>)
 8001688:	2103      	movs	r1, #3
 800168a:	4618      	mov	r0, r3
 800168c:	f008 fd94 	bl	800a1b8 <HAL_UART_RegisterCallback>
	//start Receive
    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8001690:	4b14      	ldr	r3, [pc, #80]	@ (80016e4 <Modbus_init+0x9c>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	68d8      	ldr	r0, [r3, #12]
 8001696:	4b13      	ldr	r3, [pc, #76]	@ (80016e4 <Modbus_init+0x9c>)
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	4b12      	ldr	r3, [pc, #72]	@ (80016e4 <Modbus_init+0x9c>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80016a2:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 80016a6:	4413      	add	r3, r2
 80016a8:	3302      	adds	r3, #2
 80016aa:	2201      	movs	r2, #1
 80016ac:	4619      	mov	r1, r3
 80016ae:	f008 fe3d 	bl	800a32c <HAL_UART_Receive_IT>


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 80016b2:	4b0c      	ldr	r3, [pc, #48]	@ (80016e4 <Modbus_init+0x9c>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	691b      	ldr	r3, [r3, #16]
 80016b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d10c      	bne.n	80016dc <Modbus_init+0x94>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 80016c2:	4b08      	ldr	r3, [pc, #32]	@ (80016e4 <Modbus_init+0x9c>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	691b      	ldr	r3, [r3, #16]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f006 fc0f 	bl	8007eec <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 80016ce:	4b05      	ldr	r3, [pc, #20]	@ (80016e4 <Modbus_init+0x9c>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	691b      	ldr	r3, [r3, #16]
 80016d4:	2100      	movs	r1, #0
 80016d6:	4618      	mov	r0, r3
 80016d8:	f006 fed6 	bl	8008488 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 80016dc:	bf00      	nop
 80016de:	3708      	adds	r7, #8
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	2000027c 	.word	0x2000027c
 80016e8:	080015a5 	.word	0x080015a5
 80016ec:	080015c5 	.word	0x080015c5
 80016f0:	080015e5 	.word	0x080015e5

080016f4 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 80016f4:	b480      	push	{r7}
 80016f6:	b085      	sub	sp, #20
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	460b      	mov	r3, r1
 80016fe:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8001700:	23ff      	movs	r3, #255	@ 0xff
 8001702:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8001704:	23ff      	movs	r3, #255	@ 0xff
 8001706:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8001708:	e013      	b.n	8001732 <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	1c5a      	adds	r2, r3, #1
 800170e:	607a      	str	r2, [r7, #4]
 8001710:	781a      	ldrb	r2, [r3, #0]
 8001712:	7bbb      	ldrb	r3, [r7, #14]
 8001714:	4053      	eors	r3, r2
 8001716:	b2db      	uxtb	r3, r3
 8001718:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 800171a:	4a10      	ldr	r2, [pc, #64]	@ (800175c <CRC16+0x68>)
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	4413      	add	r3, r2
 8001720:	781a      	ldrb	r2, [r3, #0]
 8001722:	7bfb      	ldrb	r3, [r7, #15]
 8001724:	4053      	eors	r3, r2
 8001726:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8001728:	4a0d      	ldr	r2, [pc, #52]	@ (8001760 <CRC16+0x6c>)
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	4413      	add	r3, r2
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8001732:	883b      	ldrh	r3, [r7, #0]
 8001734:	1e5a      	subs	r2, r3, #1
 8001736:	803a      	strh	r2, [r7, #0]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d1e6      	bne.n	800170a <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 800173c:	7bfb      	ldrb	r3, [r7, #15]
 800173e:	b21b      	sxth	r3, r3
 8001740:	021b      	lsls	r3, r3, #8
 8001742:	b21a      	sxth	r2, r3
 8001744:	7bbb      	ldrb	r3, [r7, #14]
 8001746:	b21b      	sxth	r3, r3
 8001748:	4313      	orrs	r3, r2
 800174a:	b21b      	sxth	r3, r3
 800174c:	b29b      	uxth	r3, r3
}
 800174e:	4618      	mov	r0, r3
 8001750:	3714      	adds	r7, #20
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	20000100 	.word	0x20000100
 8001760:	20000000 	.word	0x20000000

08001764 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 800176a:	4b80      	ldr	r3, [pc, #512]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	7e1b      	ldrb	r3, [r3, #24]
 8001770:	3b01      	subs	r3, #1
 8001772:	2b03      	cmp	r3, #3
 8001774:	d80a      	bhi.n	800178c <Modbus_Protocal_Worker+0x28>
 8001776:	a201      	add	r2, pc, #4	@ (adr r2, 800177c <Modbus_Protocal_Worker+0x18>)
 8001778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800177c:	08001797 	.word	0x08001797
 8001780:	08001935 	.word	0x08001935
 8001784:	08001821 	.word	0x08001821
 8001788:	08001847 	.word	0x08001847
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 800178c:	4b77      	ldr	r3, [pc, #476]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2201      	movs	r2, #1
 8001792:	761a      	strb	r2, [r3, #24]
		break;
 8001794:	e0e6      	b.n	8001964 <Modbus_Protocal_Worker+0x200>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 8001796:	4b75      	ldr	r3, [pc, #468]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f893 3271 	ldrb.w	r3, [r3, #625]	@ 0x271
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d002      	beq.n	80017a8 <Modbus_Protocal_Worker+0x44>
		{
			Modbus_Emission();
 80017a2:	f000 f9d5 	bl	8001b50 <Modbus_Emission>
 80017a6:	e01c      	b.n	80017e2 <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->Flag_URev)
 80017a8:	4b70      	ldr	r3, [pc, #448]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	7d9b      	ldrb	r3, [r3, #22]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d017      	beq.n	80017e2 <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 80017b2:	4b6e      	ldr	r3, [pc, #440]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	2200      	movs	r2, #0
 80017b8:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 80017ba:	4b6c      	ldr	r3, [pc, #432]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	2200      	movs	r2, #0
 80017c0:	755a      	strb	r2, [r3, #21]
			__HAL_TIM_ENABLE(hModbus->htim);
 80017c2:	4b6a      	ldr	r3, [pc, #424]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	691b      	ldr	r3, [r3, #16]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	4b67      	ldr	r3, [pc, #412]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	691b      	ldr	r3, [r3, #16]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f042 0201 	orr.w	r2, r2, #1
 80017d8:	601a      	str	r2, [r3, #0]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 80017da:	4b64      	ldr	r3, [pc, #400]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	2203      	movs	r2, #3
 80017e0:	761a      	strb	r2, [r3, #24]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 80017e2:	4b62      	ldr	r3, [pc, #392]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	68db      	ldr	r3, [r3, #12]
 80017e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017ec:	2b20      	cmp	r3, #32
 80017ee:	f040 80b2 	bne.w	8001956 <Modbus_Protocal_Worker+0x1f2>
		{
			hModbus->modbusUartStructure.RxTail =0;
 80017f2:	4b5e      	ldr	r3, [pc, #376]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	2200      	movs	r2, #0
 80017f8:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2
			HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 80017fc:	4b5b      	ldr	r3, [pc, #364]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	68d8      	ldr	r0, [r3, #12]
 8001802:	4b5a      	ldr	r3, [pc, #360]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	4b59      	ldr	r3, [pc, #356]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 800180e:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8001812:	4413      	add	r3, r2
 8001814:	3302      	adds	r3, #2
 8001816:	2201      	movs	r2, #1
 8001818:	4619      	mov	r1, r3
 800181a:	f008 fd87 	bl	800a32c <HAL_UART_Receive_IT>
		}
		break;
 800181e:	e09a      	b.n	8001956 <Modbus_Protocal_Worker+0x1f2>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 8001820:	4b52      	ldr	r3, [pc, #328]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	7d1b      	ldrb	r3, [r3, #20]
 8001826:	2b00      	cmp	r3, #0
 8001828:	f000 8097 	beq.w	800195a <Modbus_Protocal_Worker+0x1f6>
		{
			/*reset recived flag*/
			hModbus->Flag_URev =0;
 800182c:	4b4f      	ldr	r3, [pc, #316]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	2200      	movs	r2, #0
 8001832:	759a      	strb	r2, [r3, #22]
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8001834:	4b4d      	ldr	r3, [pc, #308]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	22fe      	movs	r2, #254	@ 0xfe
 800183a:	75da      	strb	r2, [r3, #23]

			/*compute CRC and Slave address*/



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 800183c:	4b4b      	ldr	r3, [pc, #300]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2204      	movs	r2, #4
 8001842:	761a      	strb	r2, [r3, #24]
		}
		break;
 8001844:	e089      	b.n	800195a <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_ControlAndWaiting:
		/*Frame error , Not generate response , Clear buffer*/
		if(hModbus->Flag_URev)
 8001846:	4b49      	ldr	r3, [pc, #292]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	7d9b      	ldrb	r3, [r3, #22]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d009      	beq.n	8001864 <Modbus_Protocal_Worker+0x100>
		{

			if(!hModbus->RecvStatus)
 8001850:	4b46      	ldr	r3, [pc, #280]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f993 3017 	ldrsb.w	r3, [r3, #23]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d103      	bne.n	8001864 <Modbus_Protocal_Worker+0x100>
			{
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 800185c:	4b43      	ldr	r3, [pc, #268]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	22ff      	movs	r2, #255	@ 0xff
 8001862:	75da      	strb	r2, [r3, #23]
			}
		}

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 8001864:	4b41      	ldr	r3, [pc, #260]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f993 3017 	ldrsb.w	r3, [r3, #23]
 800186c:	f113 0f02 	cmn.w	r3, #2
 8001870:	d150      	bne.n	8001914 <Modbus_Protocal_Worker+0x1b0>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 8001872:	4b3e      	ldr	r3, [pc, #248]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2200      	movs	r2, #0
 8001878:	75da      	strb	r2, [r3, #23]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 800187a:	4b3c      	ldr	r3, [pc, #240]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f203 2272 	addw	r2, r3, #626	@ 0x272
 8001882:	4b3a      	ldr	r3, [pc, #232]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 800188a:	3b02      	subs	r3, #2
 800188c:	4619      	mov	r1, r3
 800188e:	4610      	mov	r0, r2
 8001890:	f7ff ff30 	bl	80016f4 <CRC16>
 8001894:	4603      	mov	r3, r0
 8001896:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001898:	793a      	ldrb	r2, [r7, #4]
 800189a:	4b34      	ldr	r3, [pc, #208]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 800189c:	6819      	ldr	r1, [r3, #0]
 800189e:	4b33      	ldr	r3, [pc, #204]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80018a6:	3b02      	subs	r3, #2
 80018a8:	440b      	add	r3, r1
 80018aa:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
 80018ae:	429a      	cmp	r2, r3
 80018b0:	d10c      	bne.n	80018cc <Modbus_Protocal_Worker+0x168>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 80018b2:	797a      	ldrb	r2, [r7, #5]
 80018b4:	4b2d      	ldr	r3, [pc, #180]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 80018b6:	6819      	ldr	r1, [r3, #0]
 80018b8:	4b2c      	ldr	r3, [pc, #176]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80018c0:	3b01      	subs	r3, #1
 80018c2:	440b      	add	r3, r1
 80018c4:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d004      	beq.n	80018d6 <Modbus_Protocal_Worker+0x172>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 80018cc:	4b27      	ldr	r3, [pc, #156]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	22ff      	movs	r2, #255	@ 0xff
 80018d2:	75da      	strb	r2, [r3, #23]
				break;
 80018d4:	e046      	b.n	8001964 <Modbus_Protocal_Worker+0x200>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 80018d6:	4b25      	ldr	r3, [pc, #148]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f893 2272 	ldrb.w	r2, [r3, #626]	@ 0x272
 80018de:	4b23      	ldr	r3, [pc, #140]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d113      	bne.n	8001910 <Modbus_Protocal_Worker+0x1ac>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 80018e8:	4b20      	ldr	r3, [pc, #128]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f103 0019 	add.w	r0, r3, #25
					hModbus->modbusUartStructure.MessageBufferRx+1,
 80018f0:	4b1e      	ldr	r3, [pc, #120]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f203 2372 	addw	r3, r3, #626	@ 0x272
			memcpy(hModbus->Rxframe,
 80018f8:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 80018fa:	4b1c      	ldr	r3, [pc, #112]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001902:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 8001904:	461a      	mov	r2, r3
 8001906:	f00b fd75 	bl	800d3f4 <memcpy>

			//execute command
			Modbus_frame_response();
 800190a:	f000 f909 	bl	8001b20 <Modbus_frame_response>
 800190e:	e001      	b.n	8001914 <Modbus_Protocal_Worker+0x1b0>
				break;
 8001910:	bf00      	nop
					}
		break;


	}
}
 8001912:	e027      	b.n	8001964 <Modbus_Protocal_Worker+0x200>
		if(hModbus->Flag_T35TimeOut)
 8001914:	4b15      	ldr	r3, [pc, #84]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	7d5b      	ldrb	r3, [r3, #21]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d01f      	beq.n	800195e <Modbus_Protocal_Worker+0x1fa>
			hModbus->Mstatus = Modbus_state_Idle;
 800191e:	4b13      	ldr	r3, [pc, #76]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	2201      	movs	r2, #1
 8001924:	761a      	strb	r2, [r3, #24]
			HAL_UART_AbortReceive(hModbus->huart);
 8001926:	4b11      	ldr	r3, [pc, #68]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	68db      	ldr	r3, [r3, #12]
 800192c:	4618      	mov	r0, r3
 800192e:	f008 fdc9 	bl	800a4c4 <HAL_UART_AbortReceive>
		break;
 8001932:	e014      	b.n	800195e <Modbus_Protocal_Worker+0x1fa>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001934:	4b0d      	ldr	r3, [pc, #52]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	68db      	ldr	r3, [r3, #12]
 800193a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800193e:	2b20      	cmp	r3, #32
 8001940:	d10f      	bne.n	8001962 <Modbus_Protocal_Worker+0x1fe>
			hModbus->TxCount=0;
 8001942:	4b0a      	ldr	r3, [pc, #40]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2200      	movs	r2, #0
 8001948:	f883 2271 	strb.w	r2, [r3, #625]	@ 0x271
			hModbus->Mstatus = Modbus_state_Idle;
 800194c:	4b07      	ldr	r3, [pc, #28]	@ (800196c <Modbus_Protocal_Worker+0x208>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	2201      	movs	r2, #1
 8001952:	761a      	strb	r2, [r3, #24]
		break;
 8001954:	e005      	b.n	8001962 <Modbus_Protocal_Worker+0x1fe>
		break;
 8001956:	bf00      	nop
 8001958:	e004      	b.n	8001964 <Modbus_Protocal_Worker+0x200>
		break;
 800195a:	bf00      	nop
 800195c:	e002      	b.n	8001964 <Modbus_Protocal_Worker+0x200>
		break;
 800195e:	bf00      	nop
 8001960:	e000      	b.n	8001964 <Modbus_Protocal_Worker+0x200>
		break;
 8001962:	bf00      	nop
}
 8001964:	bf00      	nop
 8001966:	3708      	adds	r7, #8
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	2000027c 	.word	0x2000027c

08001970 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 8001976:	4b1d      	ldr	r3, [pc, #116]	@ (80019ec <modbusWrite1Register+0x7c>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	7e9b      	ldrb	r3, [r3, #26]
 800197c:	021b      	lsls	r3, r3, #8
 800197e:	b29b      	uxth	r3, r3
 8001980:	4a1a      	ldr	r2, [pc, #104]	@ (80019ec <modbusWrite1Register+0x7c>)
 8001982:	6812      	ldr	r2, [r2, #0]
 8001984:	7ed2      	ldrb	r2, [r2, #27]
 8001986:	4413      	add	r3, r2
 8001988:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 800198a:	88fa      	ldrh	r2, [r7, #6]
 800198c:	4b17      	ldr	r3, [pc, #92]	@ (80019ec <modbusWrite1Register+0x7c>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	429a      	cmp	r2, r3
 8001994:	d903      	bls.n	800199e <modbusWrite1Register+0x2e>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001996:	2002      	movs	r0, #2
 8001998:	f000 f8a0 	bl	8001adc <ModbusErrorReply>
			 return;
 800199c:	e023      	b.n	80019e6 <modbusWrite1Register+0x76>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 800199e:	4b13      	ldr	r3, [pc, #76]	@ (80019ec <modbusWrite1Register+0x7c>)
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	4b12      	ldr	r3, [pc, #72]	@ (80019ec <modbusWrite1Register+0x7c>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	6859      	ldr	r1, [r3, #4]
 80019a8:	88fb      	ldrh	r3, [r7, #6]
 80019aa:	005b      	lsls	r3, r3, #1
 80019ac:	440b      	add	r3, r1
 80019ae:	7f12      	ldrb	r2, [r2, #28]
 80019b0:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 80019b2:	4b0e      	ldr	r3, [pc, #56]	@ (80019ec <modbusWrite1Register+0x7c>)
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	4b0d      	ldr	r3, [pc, #52]	@ (80019ec <modbusWrite1Register+0x7c>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	6859      	ldr	r1, [r3, #4]
 80019bc:	88fb      	ldrh	r3, [r7, #6]
 80019be:	005b      	lsls	r3, r3, #1
 80019c0:	440b      	add	r3, r1
 80019c2:	7f52      	ldrb	r2, [r2, #29]
 80019c4:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 80019c6:	4b09      	ldr	r3, [pc, #36]	@ (80019ec <modbusWrite1Register+0x7c>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f203 1045 	addw	r0, r3, #325	@ 0x145
			hModbus->Rxframe,
 80019ce:	4b07      	ldr	r3, [pc, #28]	@ (80019ec <modbusWrite1Register+0x7c>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	3319      	adds	r3, #25
	memcpy(hModbus->Txframe,
 80019d4:	2208      	movs	r2, #8
 80019d6:	4619      	mov	r1, r3
 80019d8:	f00b fd0c 	bl	800d3f4 <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 80019dc:	4b03      	ldr	r3, [pc, #12]	@ (80019ec <modbusWrite1Register+0x7c>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	2205      	movs	r2, #5
 80019e2:	f883 2271 	strb.w	r2, [r3, #625]	@ 0x271



}
 80019e6:	3708      	adds	r7, #8
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	2000027c 	.word	0x2000027c

080019f0 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 80019f0:	b590      	push	{r4, r7, lr}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 80019f6:	4b38      	ldr	r3, [pc, #224]	@ (8001ad8 <modbusRead1Register+0xe8>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	7f1b      	ldrb	r3, [r3, #28]
 80019fc:	021b      	lsls	r3, r3, #8
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	4a35      	ldr	r2, [pc, #212]	@ (8001ad8 <modbusRead1Register+0xe8>)
 8001a02:	6812      	ldr	r2, [r2, #0]
 8001a04:	7f52      	ldrb	r2, [r2, #29]
 8001a06:	4413      	add	r3, r2
 8001a08:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 8001a0a:	4b33      	ldr	r3, [pc, #204]	@ (8001ad8 <modbusRead1Register+0xe8>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	7e9b      	ldrb	r3, [r3, #26]
 8001a10:	021b      	lsls	r3, r3, #8
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	4a30      	ldr	r2, [pc, #192]	@ (8001ad8 <modbusRead1Register+0xe8>)
 8001a16:	6812      	ldr	r2, [r2, #0]
 8001a18:	7ed2      	ldrb	r2, [r2, #27]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 8001a1e:	88fb      	ldrh	r3, [r7, #6]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d002      	beq.n	8001a2a <modbusRead1Register+0x3a>
 8001a24:	88fb      	ldrh	r3, [r7, #6]
 8001a26:	2b7d      	cmp	r3, #125	@ 0x7d
 8001a28:	d903      	bls.n	8001a32 <modbusRead1Register+0x42>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 8001a2a:	2003      	movs	r0, #3
 8001a2c:	f000 f856 	bl	8001adc <ModbusErrorReply>
		 return;
 8001a30:	e04e      	b.n	8001ad0 <modbusRead1Register+0xe0>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 8001a32:	88ba      	ldrh	r2, [r7, #4]
 8001a34:	4b28      	ldr	r3, [pc, #160]	@ (8001ad8 <modbusRead1Register+0xe8>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	d808      	bhi.n	8001a50 <modbusRead1Register+0x60>
 8001a3e:	88ba      	ldrh	r2, [r7, #4]
 8001a40:	88fb      	ldrh	r3, [r7, #6]
 8001a42:	4413      	add	r3, r2
 8001a44:	461a      	mov	r2, r3
 8001a46:	4b24      	ldr	r3, [pc, #144]	@ (8001ad8 <modbusRead1Register+0xe8>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	d903      	bls.n	8001a58 <modbusRead1Register+0x68>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001a50:	2002      	movs	r0, #2
 8001a52:	f000 f843 	bl	8001adc <ModbusErrorReply>
		 return;
 8001a56:	e03b      	b.n	8001ad0 <modbusRead1Register+0xe0>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8001a58:	4b1f      	ldr	r3, [pc, #124]	@ (8001ad8 <modbusRead1Register+0xe8>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2203      	movs	r2, #3
 8001a5e:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 8001a62:	88fb      	ldrh	r3, [r7, #6]
 8001a64:	b2da      	uxtb	r2, r3
 8001a66:	4b1c      	ldr	r3, [pc, #112]	@ (8001ad8 <modbusRead1Register+0xe8>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	0052      	lsls	r2, r2, #1
 8001a6c:	b2d2      	uxtb	r2, r2
 8001a6e:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 8001a72:	2400      	movs	r4, #0
 8001a74:	e020      	b.n	8001ab8 <modbusRead1Register+0xc8>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 8001a76:	4b18      	ldr	r3, [pc, #96]	@ (8001ad8 <modbusRead1Register+0xe8>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	685a      	ldr	r2, [r3, #4]
 8001a7c:	88bb      	ldrh	r3, [r7, #4]
 8001a7e:	4423      	add	r3, r4
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	18d1      	adds	r1, r2, r3
 8001a84:	4b14      	ldr	r3, [pc, #80]	@ (8001ad8 <modbusRead1Register+0xe8>)
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	1c63      	adds	r3, r4, #1
 8001a8a:	005b      	lsls	r3, r3, #1
 8001a8c:	7849      	ldrb	r1, [r1, #1]
 8001a8e:	4413      	add	r3, r2
 8001a90:	460a      	mov	r2, r1
 8001a92:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 8001a96:	4b10      	ldr	r3, [pc, #64]	@ (8001ad8 <modbusRead1Register+0xe8>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	685a      	ldr	r2, [r3, #4]
 8001a9c:	88bb      	ldrh	r3, [r7, #4]
 8001a9e:	4423      	add	r3, r4
 8001aa0:	005b      	lsls	r3, r3, #1
 8001aa2:	18d1      	adds	r1, r2, r3
 8001aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ad8 <modbusRead1Register+0xe8>)
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	0063      	lsls	r3, r4, #1
 8001aaa:	3303      	adds	r3, #3
 8001aac:	7809      	ldrb	r1, [r1, #0]
 8001aae:	4413      	add	r3, r2
 8001ab0:	460a      	mov	r2, r1
 8001ab2:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	for(i=0; i<numberOfDataToRead;i++)
 8001ab6:	3401      	adds	r4, #1
 8001ab8:	88fb      	ldrh	r3, [r7, #6]
 8001aba:	429c      	cmp	r4, r3
 8001abc:	dbdb      	blt.n	8001a76 <modbusRead1Register+0x86>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 8001abe:	88fb      	ldrh	r3, [r7, #6]
 8001ac0:	3301      	adds	r3, #1
 8001ac2:	b2da      	uxtb	r2, r3
 8001ac4:	4b04      	ldr	r3, [pc, #16]	@ (8001ad8 <modbusRead1Register+0xe8>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	0052      	lsls	r2, r2, #1
 8001aca:	b2d2      	uxtb	r2, r2
 8001acc:	f883 2271 	strb.w	r2, [r3, #625]	@ 0x271

}
 8001ad0:	370c      	adds	r7, #12
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd90      	pop	{r4, r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	2000027c 	.word	0x2000027c

08001adc <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 8001ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8001b1c <ModbusErrorReply+0x40>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	7e5a      	ldrb	r2, [r3, #25]
 8001aec:	4b0b      	ldr	r3, [pc, #44]	@ (8001b1c <ModbusErrorReply+0x40>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001af4:	b2d2      	uxtb	r2, r2
 8001af6:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->Txframe[1] = Errorcode;
 8001afa:	4b08      	ldr	r3, [pc, #32]	@ (8001b1c <ModbusErrorReply+0x40>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	79fa      	ldrb	r2, [r7, #7]
 8001b00:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
	hModbus->TxCount = 2;
 8001b04:	4b05      	ldr	r3, [pc, #20]	@ (8001b1c <ModbusErrorReply+0x40>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	2202      	movs	r2, #2
 8001b0a:	f883 2271 	strb.w	r2, [r3, #625]	@ 0x271
}
 8001b0e:	bf00      	nop
 8001b10:	370c      	adds	r7, #12
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop
 8001b1c:	2000027c 	.word	0x2000027c

08001b20 <Modbus_frame_response>:

void Modbus_frame_response()
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8001b24:	4b09      	ldr	r3, [pc, #36]	@ (8001b4c <Modbus_frame_response+0x2c>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	7e5b      	ldrb	r3, [r3, #25]
 8001b2a:	2b03      	cmp	r3, #3
 8001b2c:	d004      	beq.n	8001b38 <Modbus_frame_response+0x18>
 8001b2e:	2b06      	cmp	r3, #6
 8001b30:	d105      	bne.n	8001b3e <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 8001b32:	f7ff ff1d 	bl	8001970 <modbusWrite1Register>
		break;
 8001b36:	e006      	b.n	8001b46 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8001b38:	f7ff ff5a 	bl	80019f0 <modbusRead1Register>
		break;
 8001b3c:	e003      	b.n	8001b46 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 8001b3e:	2001      	movs	r0, #1
 8001b40:	f7ff ffcc 	bl	8001adc <ModbusErrorReply>
		break;
 8001b44:	bf00      	nop

	}
}
 8001b46:	bf00      	nop
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	2000027c 	.word	0x2000027c

08001b50 <Modbus_Emission>:

void Modbus_Emission()
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001b56:	4b3c      	ldr	r3, [pc, #240]	@ (8001c48 <Modbus_Emission+0xf8>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b60:	2b20      	cmp	r3, #32
 8001b62:	d15d      	bne.n	8001c20 <Modbus_Emission+0xd0>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8001b64:	4b38      	ldr	r3, [pc, #224]	@ (8001c48 <Modbus_Emission+0xf8>)
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	4b37      	ldr	r3, [pc, #220]	@ (8001c48 <Modbus_Emission+0xf8>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	7812      	ldrb	r2, [r2, #0]
 8001b6e:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 8001b72:	4b35      	ldr	r3, [pc, #212]	@ (8001c48 <Modbus_Emission+0xf8>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f503 7369 	add.w	r3, r3, #932	@ 0x3a4
		memcpy
 8001b7a:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 8001b7c:	4b32      	ldr	r3, [pc, #200]	@ (8001c48 <Modbus_Emission+0xf8>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f203 1145 	addw	r1, r3, #325	@ 0x145
				hModbus->TxCount
 8001b84:	4b30      	ldr	r3, [pc, #192]	@ (8001c48 <Modbus_Emission+0xf8>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f893 3271 	ldrb.w	r3, [r3, #625]	@ 0x271
		memcpy
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	f00b fc31 	bl	800d3f4 <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 8001b92:	4b2d      	ldr	r3, [pc, #180]	@ (8001c48 <Modbus_Emission+0xf8>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f893 3271 	ldrb.w	r3, [r3, #625]	@ 0x271
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	4b2a      	ldr	r3, [pc, #168]	@ (8001c48 <Modbus_Emission+0xf8>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	3203      	adds	r2, #3
 8001ba2:	b292      	uxth	r2, r2
 8001ba4:	f8a3 24d4 	strh.w	r2, [r3, #1236]	@ 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001ba8:	4b27      	ldr	r3, [pc, #156]	@ (8001c48 <Modbus_Emission+0xf8>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 8001bb0:	4b25      	ldr	r3, [pc, #148]	@ (8001c48 <Modbus_Emission+0xf8>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001bb8:	3b02      	subs	r3, #2
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4610      	mov	r0, r2
 8001bbe:	f7ff fd99 	bl	80016f4 <CRC16>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 8001bc6:	4b20      	ldr	r3, [pc, #128]	@ (8001c48 <Modbus_Emission+0xf8>)
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	4b1f      	ldr	r3, [pc, #124]	@ (8001c48 <Modbus_Emission+0xf8>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001bd2:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 8001bd4:	7939      	ldrb	r1, [r7, #4]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	460a      	mov	r2, r1
 8001bda:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 8001bde:	4b1a      	ldr	r3, [pc, #104]	@ (8001c48 <Modbus_Emission+0xf8>)
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	4b19      	ldr	r3, [pc, #100]	@ (8001c48 <Modbus_Emission+0xf8>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001bea:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 8001bec:	7979      	ldrb	r1, [r7, #5]
 8001bee:	4413      	add	r3, r2
 8001bf0:	460a      	mov	r2, r1
 8001bf2:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001bf6:	4b14      	ldr	r3, [pc, #80]	@ (8001c48 <Modbus_Emission+0xf8>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	68db      	ldr	r3, [r3, #12]
 8001bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c00:	2b20      	cmp	r3, #32
 8001c02:	d10d      	bne.n	8001c20 <Modbus_Emission+0xd0>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8001c04:	4b10      	ldr	r3, [pc, #64]	@ (8001c48 <Modbus_Emission+0xf8>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 8001c0a:	4b0f      	ldr	r3, [pc, #60]	@ (8001c48 <Modbus_Emission+0xf8>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f503 7169 	add.w	r1, r3, #932	@ 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 8001c12:	4b0d      	ldr	r3, [pc, #52]	@ (8001c48 <Modbus_Emission+0xf8>)
 8001c14:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 8001c16:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	f008 fbd2 	bl	800a3c4 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8001c20:	4b09      	ldr	r3, [pc, #36]	@ (8001c48 <Modbus_Emission+0xf8>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2200      	movs	r2, #0
 8001c26:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8001c28:	4b07      	ldr	r3, [pc, #28]	@ (8001c48 <Modbus_Emission+0xf8>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	755a      	strb	r2, [r3, #21]
	hModbus->Flag_URev =0;
 8001c30:	4b05      	ldr	r3, [pc, #20]	@ (8001c48 <Modbus_Emission+0xf8>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2200      	movs	r2, #0
 8001c36:	759a      	strb	r2, [r3, #22]
	/*set state*/
	hModbus->Mstatus= Modbus_state_Emission;
 8001c38:	4b03      	ldr	r3, [pc, #12]	@ (8001c48 <Modbus_Emission+0xf8>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2202      	movs	r2, #2
 8001c3e:	761a      	strb	r2, [r3, #24]
}
 8001c40:	bf00      	nop
 8001c42:	3708      	adds	r7, #8
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	2000027c 	.word	0x2000027c

08001c4c <create_prismatic_motor>:

float v_pris_dis[2] = {0, 0};
float v_pris_ref[3] = {0, 0, 0};

PrismaticMotor create_prismatic_motor(double J, double B, double Eff, double Ke,
		double Kt, double R, double L) {
 8001c4c:	b4b0      	push	{r4, r5, r7}
 8001c4e:	b09f      	sub	sp, #124	@ 0x7c
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8001c54:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 8001c58:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 8001c5c:	ed87 2b08 	vstr	d2, [r7, #32]
 8001c60:	ed87 3b06 	vstr	d3, [r7, #24]
 8001c64:	ed87 4b04 	vstr	d4, [r7, #16]
 8001c68:	ed87 5b02 	vstr	d5, [r7, #8]
 8001c6c:	ed87 6b00 	vstr	d6, [r7]
	PrismaticMotor motor = { J, B, Eff, Ke, Kt, R, L };
 8001c70:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001c74:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 8001c78:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001c7c:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 8001c80:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001c84:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
 8001c88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c8c:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
 8001c90:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001c94:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
 8001c98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c9c:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
 8001ca0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001ca4:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
	return motor;
 8001ca8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001caa:	461d      	mov	r5, r3
 8001cac:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8001cb0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cb2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cb4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cb6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cb8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cbc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001cc0:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8001cc4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001cc6:	377c      	adds	r7, #124	@ 0x7c
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bcb0      	pop	{r4, r5, r7}
 8001ccc:	4770      	bx	lr

08001cce <create_motor>:
#include "revolute.h"

float v_rev_dis[2] = {0, 0};
float v_rev_ref[3] = {0, 0, 0};

RevoluteMotor create_motor(double J, double B, double Eff, double Ke, double Kt, double R, double L) {
 8001cce:	b4b0      	push	{r4, r5, r7}
 8001cd0:	b09f      	sub	sp, #124	@ 0x7c
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8001cd6:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 8001cda:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 8001cde:	ed87 2b08 	vstr	d2, [r7, #32]
 8001ce2:	ed87 3b06 	vstr	d3, [r7, #24]
 8001ce6:	ed87 4b04 	vstr	d4, [r7, #16]
 8001cea:	ed87 5b02 	vstr	d5, [r7, #8]
 8001cee:	ed87 6b00 	vstr	d6, [r7]
    RevoluteMotor motor = { J, B, Eff, Ke, Kt, R, L };
 8001cf2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001cf6:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 8001cfa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001cfe:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 8001d02:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d06:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
 8001d0a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d0e:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
 8001d12:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001d16:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
 8001d1a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001d1e:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
 8001d22:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001d26:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
    return motor;
 8001d2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d2c:	461d      	mov	r5, r3
 8001d2e:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8001d32:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d34:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d3a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d3c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d3e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001d42:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8001d46:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001d48:	377c      	adds	r7, #124	@ 0x7c
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bcb0      	pop	{r4, r5, r7}
 8001d4e:	4770      	bx	lr

08001d50 <InitTrajectorySegment>:
#include "Trajectory.h"
#include <math.h>

void InitTrajectorySegment(TrajectorySegment *seg, float start, float end, float v_max, float a_max, float t_start) {
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b08c      	sub	sp, #48	@ 0x30
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6178      	str	r0, [r7, #20]
 8001d58:	ed87 0a04 	vstr	s0, [r7, #16]
 8001d5c:	edc7 0a03 	vstr	s1, [r7, #12]
 8001d60:	ed87 1a02 	vstr	s2, [r7, #8]
 8001d64:	edc7 1a01 	vstr	s3, [r7, #4]
 8001d68:	ed87 2a00 	vstr	s4, [r7]
    float D = end - start;
 8001d6c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001d70:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d78:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float dir = (D >= 0) ? 1.0f : -1.0f;
 8001d7c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001d80:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d88:	db02      	blt.n	8001d90 <InitTrajectorySegment+0x40>
 8001d8a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001d8e:	e000      	b.n	8001d92 <InitTrajectorySegment+0x42>
 8001d90:	4b49      	ldr	r3, [pc, #292]	@ (8001eb8 <InitTrajectorySegment+0x168>)
 8001d92:	627b      	str	r3, [r7, #36]	@ 0x24
    D = fabsf(D);
 8001d94:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001d98:	eef0 7ae7 	vabs.f32	s15, s15
 8001d9c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    float t_accel = v_max / a_max;
 8001da0:	edd7 6a02 	vldr	s13, [r7, #8]
 8001da4:	ed97 7a01 	vldr	s14, [r7, #4]
 8001da8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001dac:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float d_accel = 0.5f * a_max * t_accel * t_accel;
 8001db0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001db4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001db8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001dbc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001dc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dc4:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001dc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dcc:	edc7 7a08 	vstr	s15, [r7, #32]

    if (2 * d_accel > D) {
 8001dd0:	edd7 7a08 	vldr	s15, [r7, #32]
 8001dd4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001dd8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001ddc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001de4:	d524      	bpl.n	8001e30 <InitTrajectorySegment+0xe0>
        // Triangular profile
        t_accel = sqrtf(D / a_max);
 8001de6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001dea:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dee:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001df2:	eeb0 0a66 	vmov.f32	s0, s13
 8001df6:	f00b fb0b 	bl	800d410 <sqrtf>
 8001dfa:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
        seg->t_const = 0;
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	f04f 0200 	mov.w	r2, #0
 8001e04:	615a      	str	r2, [r3, #20]
        seg->t_total = 2 * t_accel;
 8001e06:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001e0a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	edc3 7a07 	vstr	s15, [r3, #28]
        seg->v_max = a_max * t_accel * dir;
 8001e14:	ed97 7a01 	vldr	s14, [r7, #4]
 8001e18:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001e1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e20:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001e24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	edc3 7a02 	vstr	s15, [r3, #8]
 8001e2e:	e027      	b.n	8001e80 <InitTrajectorySegment+0x130>
    } else {
        // Trapezoidal profile
        float d_const = D - 2 * d_accel;
 8001e30:	edd7 7a08 	vldr	s15, [r7, #32]
 8001e34:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001e38:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001e3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e40:	edc7 7a07 	vstr	s15, [r7, #28]
        seg->t_const = d_const / v_max;
 8001e44:	edd7 6a07 	vldr	s13, [r7, #28]
 8001e48:	ed97 7a02 	vldr	s14, [r7, #8]
 8001e4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	edc3 7a05 	vstr	s15, [r3, #20]
        seg->t_total = 2 * t_accel + seg->t_const;
 8001e56:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001e5a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	edd3 7a05 	vldr	s15, [r3, #20]
 8001e64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	edc3 7a07 	vstr	s15, [r3, #28]
        seg->v_max = v_max * dir;
 8001e6e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001e72:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001e76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	edc3 7a02 	vstr	s15, [r3, #8]
    }

    seg->start_pos = start;
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	693a      	ldr	r2, [r7, #16]
 8001e84:	601a      	str	r2, [r3, #0]
    seg->end_pos = end;
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	68fa      	ldr	r2, [r7, #12]
 8001e8a:	605a      	str	r2, [r3, #4]
//    seg->v_max = v_max * dir;
    seg->a_max = a_max * dir;
 8001e8c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001e90:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001e94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	edc3 7a03 	vstr	s15, [r3, #12]
    seg->t_accel = t_accel;
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ea2:	611a      	str	r2, [r3, #16]
    seg->t_decel = t_accel;
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ea8:	619a      	str	r2, [r3, #24]
    seg->t_start = t_start;
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	683a      	ldr	r2, [r7, #0]
 8001eae:	621a      	str	r2, [r3, #32]
}
 8001eb0:	bf00      	nop
 8001eb2:	3730      	adds	r7, #48	@ 0x30
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	bf800000 	.word	0xbf800000

08001ebc <GetTrajectoryPosition>:

float GetTrajectoryPosition(const TrajectorySegment *seg, float t_global) {
 8001ebc:	b480      	push	{r7}
 8001ebe:	b08f      	sub	sp, #60	@ 0x3c
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	ed87 0a00 	vstr	s0, [r7]
    float t = t_global - seg->t_start;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	edd3 7a08 	vldr	s15, [r3, #32]
 8001ece:	ed97 7a00 	vldr	s14, [r7]
 8001ed2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ed6:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    if (t < 0) return seg->start_pos;
 8001eda:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001ede:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ee6:	d503      	bpl.n	8001ef0 <GetTrajectoryPosition+0x34>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	edd3 7a00 	vldr	s15, [r3]
 8001eee:	e0b4      	b.n	800205a <GetTrajectoryPosition+0x19e>
    if (t >= seg->t_total) return seg->end_pos;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	edd3 7a07 	vldr	s15, [r3, #28]
 8001ef6:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001efa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001efe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f02:	db03      	blt.n	8001f0c <GetTrajectoryPosition+0x50>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f0a:	e0a6      	b.n	800205a <GetTrajectoryPosition+0x19e>

    float a = seg->a_max;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	633b      	str	r3, [r7, #48]	@ 0x30
    float v = seg->v_max;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float p0 = seg->start_pos;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	62bb      	str	r3, [r7, #40]	@ 0x28

    if (t < seg->t_accel) {
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	edd3 7a04 	vldr	s15, [r3, #16]
 8001f24:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001f28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f30:	d512      	bpl.n	8001f58 <GetTrajectoryPosition+0x9c>
        return p0 + 0.5f * a * t * t;
 8001f32:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001f36:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001f3a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f3e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001f42:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f46:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001f4a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f4e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001f52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f56:	e080      	b.n	800205a <GetTrajectoryPosition+0x19e>
    } else if (t < seg->t_accel + seg->t_const) {
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	ed93 7a04 	vldr	s14, [r3, #16]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	edd3 7a05 	vldr	s15, [r3, #20]
 8001f64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f68:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001f6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f74:	d525      	bpl.n	8001fc2 <GetTrajectoryPosition+0x106>
        float t1 = seg->t_accel;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	691b      	ldr	r3, [r3, #16]
 8001f7a:	613b      	str	r3, [r7, #16]
        float p1 = p0 + 0.5f * a * t1 * t1;
 8001f7c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001f80:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001f84:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f88:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f90:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f98:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001f9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fa0:	edc7 7a03 	vstr	s15, [r7, #12]
        return p1 + v * (t - t1);
 8001fa4:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001fa8:	edd7 7a04 	vldr	s15, [r7, #16]
 8001fac:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001fb0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001fb4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fb8:	edd7 7a03 	vldr	s15, [r7, #12]
 8001fbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fc0:	e04b      	b.n	800205a <GetTrajectoryPosition+0x19e>
    } else {
        float t1 = seg->t_accel;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	691b      	ldr	r3, [r3, #16]
 8001fc6:	627b      	str	r3, [r7, #36]	@ 0x24
        float t2 = seg->t_const;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	695b      	ldr	r3, [r3, #20]
 8001fcc:	623b      	str	r3, [r7, #32]
        float p1 = p0 + 0.5f * a * t1 * t1;
 8001fce:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001fd2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001fd6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001fda:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001fde:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fe2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001fe6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fea:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001fee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ff2:	edc7 7a07 	vstr	s15, [r7, #28]
        float p2 = p1 + v * t2;
 8001ff6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001ffa:	edd7 7a08 	vldr	s15, [r7, #32]
 8001ffe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002002:	ed97 7a07 	vldr	s14, [r7, #28]
 8002006:	ee77 7a27 	vadd.f32	s15, s14, s15
 800200a:	edc7 7a06 	vstr	s15, [r7, #24]
        float td = t - t1 - t2;
 800200e:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8002012:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002016:	ee37 7a67 	vsub.f32	s14, s14, s15
 800201a:	edd7 7a08 	vldr	s15, [r7, #32]
 800201e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002022:	edc7 7a05 	vstr	s15, [r7, #20]
        return p2 + v * td - 0.5f * a * td * td;
 8002026:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800202a:	edd7 7a05 	vldr	s15, [r7, #20]
 800202e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002032:	edd7 7a06 	vldr	s15, [r7, #24]
 8002036:	ee37 7a27 	vadd.f32	s14, s14, s15
 800203a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800203e:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8002042:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002046:	edd7 7a05 	vldr	s15, [r7, #20]
 800204a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800204e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002052:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002056:	ee77 7a67 	vsub.f32	s15, s14, s15
    }
}
 800205a:	eeb0 0a67 	vmov.f32	s0, s15
 800205e:	373c      	adds	r7, #60	@ 0x3c
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr

08002068 <GetTrajectoryVelocity>:

float GetTrajectoryVelocity(const TrajectorySegment *seg, float t_global) {
 8002068:	b480      	push	{r7}
 800206a:	b087      	sub	sp, #28
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	ed87 0a00 	vstr	s0, [r7]
    float t = t_global - seg->t_start;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	edd3 7a08 	vldr	s15, [r3, #32]
 800207a:	ed97 7a00 	vldr	s14, [r7]
 800207e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002082:	edc7 7a05 	vstr	s15, [r7, #20]
    if (t < 0) return 0;
 8002086:	edd7 7a05 	vldr	s15, [r7, #20]
 800208a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800208e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002092:	d502      	bpl.n	800209a <GetTrajectoryVelocity+0x32>
 8002094:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 8002144 <GetTrajectoryVelocity+0xdc>
 8002098:	e04d      	b.n	8002136 <GetTrajectoryVelocity+0xce>
    if (t >= seg->t_total) return 0;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	edd3 7a07 	vldr	s15, [r3, #28]
 80020a0:	ed97 7a05 	vldr	s14, [r7, #20]
 80020a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020ac:	db02      	blt.n	80020b4 <GetTrajectoryVelocity+0x4c>
 80020ae:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8002144 <GetTrajectoryVelocity+0xdc>
 80020b2:	e040      	b.n	8002136 <GetTrajectoryVelocity+0xce>

    float a = seg->a_max;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	613b      	str	r3, [r7, #16]
    float v = seg->v_max;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	60fb      	str	r3, [r7, #12]

    if (t < seg->t_accel) {
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	edd3 7a04 	vldr	s15, [r3, #16]
 80020c6:	ed97 7a05 	vldr	s14, [r7, #20]
 80020ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d2:	d506      	bpl.n	80020e2 <GetTrajectoryVelocity+0x7a>
        return a * t;
 80020d4:	ed97 7a04 	vldr	s14, [r7, #16]
 80020d8:	edd7 7a05 	vldr	s15, [r7, #20]
 80020dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020e0:	e029      	b.n	8002136 <GetTrajectoryVelocity+0xce>
    } else if (t < seg->t_accel + seg->t_const) {
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	ed93 7a04 	vldr	s14, [r3, #16]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	edd3 7a05 	vldr	s15, [r3, #20]
 80020ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020f2:	ed97 7a05 	vldr	s14, [r7, #20]
 80020f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020fe:	d502      	bpl.n	8002106 <GetTrajectoryVelocity+0x9e>
        return v;
 8002100:	edd7 7a03 	vldr	s15, [r7, #12]
 8002104:	e017      	b.n	8002136 <GetTrajectoryVelocity+0xce>
    } else {
        float td = t - seg->t_accel - seg->t_const;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	edd3 7a04 	vldr	s15, [r3, #16]
 800210c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002110:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	edd3 7a05 	vldr	s15, [r3, #20]
 800211a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800211e:	edc7 7a02 	vstr	s15, [r7, #8]
        return v - a * td;
 8002122:	ed97 7a04 	vldr	s14, [r7, #16]
 8002126:	edd7 7a02 	vldr	s15, [r7, #8]
 800212a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800212e:	ed97 7a03 	vldr	s14, [r7, #12]
 8002132:	ee77 7a67 	vsub.f32	s15, s14, s15
    }
}
 8002136:	eeb0 0a67 	vmov.f32	s0, s15
 800213a:	371c      	adds	r7, #28
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr
 8002144:	00000000 	.word	0x00000000

08002148 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b08c      	sub	sp, #48	@ 0x30
 800214c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800214e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002152:	2200      	movs	r2, #0
 8002154:	601a      	str	r2, [r3, #0]
 8002156:	605a      	str	r2, [r3, #4]
 8002158:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800215a:	1d3b      	adds	r3, r7, #4
 800215c:	2220      	movs	r2, #32
 800215e:	2100      	movs	r1, #0
 8002160:	4618      	mov	r0, r3
 8002162:	f00b f915 	bl	800d390 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002166:	4b32      	ldr	r3, [pc, #200]	@ (8002230 <MX_ADC1_Init+0xe8>)
 8002168:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800216c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800216e:	4b30      	ldr	r3, [pc, #192]	@ (8002230 <MX_ADC1_Init+0xe8>)
 8002170:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002174:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002176:	4b2e      	ldr	r3, [pc, #184]	@ (8002230 <MX_ADC1_Init+0xe8>)
 8002178:	2200      	movs	r2, #0
 800217a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800217c:	4b2c      	ldr	r3, [pc, #176]	@ (8002230 <MX_ADC1_Init+0xe8>)
 800217e:	2200      	movs	r2, #0
 8002180:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8002182:	4b2b      	ldr	r3, [pc, #172]	@ (8002230 <MX_ADC1_Init+0xe8>)
 8002184:	2200      	movs	r2, #0
 8002186:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002188:	4b29      	ldr	r3, [pc, #164]	@ (8002230 <MX_ADC1_Init+0xe8>)
 800218a:	2200      	movs	r2, #0
 800218c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800218e:	4b28      	ldr	r3, [pc, #160]	@ (8002230 <MX_ADC1_Init+0xe8>)
 8002190:	2204      	movs	r2, #4
 8002192:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002194:	4b26      	ldr	r3, [pc, #152]	@ (8002230 <MX_ADC1_Init+0xe8>)
 8002196:	2200      	movs	r2, #0
 8002198:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800219a:	4b25      	ldr	r3, [pc, #148]	@ (8002230 <MX_ADC1_Init+0xe8>)
 800219c:	2200      	movs	r2, #0
 800219e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80021a0:	4b23      	ldr	r3, [pc, #140]	@ (8002230 <MX_ADC1_Init+0xe8>)
 80021a2:	2201      	movs	r2, #1
 80021a4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80021a6:	4b22      	ldr	r3, [pc, #136]	@ (8002230 <MX_ADC1_Init+0xe8>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80021ae:	4b20      	ldr	r3, [pc, #128]	@ (8002230 <MX_ADC1_Init+0xe8>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80021b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002230 <MX_ADC1_Init+0xe8>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80021ba:	4b1d      	ldr	r3, [pc, #116]	@ (8002230 <MX_ADC1_Init+0xe8>)
 80021bc:	2200      	movs	r2, #0
 80021be:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80021c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002230 <MX_ADC1_Init+0xe8>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80021c8:	4b19      	ldr	r3, [pc, #100]	@ (8002230 <MX_ADC1_Init+0xe8>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80021d0:	4817      	ldr	r0, [pc, #92]	@ (8002230 <MX_ADC1_Init+0xe8>)
 80021d2:	f002 fe29 	bl	8004e28 <HAL_ADC_Init>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d001      	beq.n	80021e0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80021dc:	f001 fc8e 	bl	8003afc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80021e0:	2300      	movs	r3, #0
 80021e2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80021e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021e8:	4619      	mov	r1, r3
 80021ea:	4811      	ldr	r0, [pc, #68]	@ (8002230 <MX_ADC1_Init+0xe8>)
 80021ec:	f003 fdc6 	bl	8005d7c <HAL_ADCEx_MultiModeConfigChannel>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d001      	beq.n	80021fa <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80021f6:	f001 fc81 	bl	8003afc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80021fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002234 <MX_ADC1_Init+0xec>)
 80021fc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80021fe:	2306      	movs	r3, #6
 8002200:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002202:	2300      	movs	r3, #0
 8002204:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002206:	237f      	movs	r3, #127	@ 0x7f
 8002208:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800220a:	2304      	movs	r3, #4
 800220c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800220e:	2300      	movs	r3, #0
 8002210:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002212:	1d3b      	adds	r3, r7, #4
 8002214:	4619      	mov	r1, r3
 8002216:	4806      	ldr	r0, [pc, #24]	@ (8002230 <MX_ADC1_Init+0xe8>)
 8002218:	f003 f8b4 	bl	8005384 <HAL_ADC_ConfigChannel>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d001      	beq.n	8002226 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8002222:	f001 fc6b 	bl	8003afc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002226:	bf00      	nop
 8002228:	3730      	adds	r7, #48	@ 0x30
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	20000280 	.word	0x20000280
 8002234:	04300002 	.word	0x04300002

08002238 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b088      	sub	sp, #32
 800223c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800223e:	463b      	mov	r3, r7
 8002240:	2220      	movs	r2, #32
 8002242:	2100      	movs	r1, #0
 8002244:	4618      	mov	r0, r3
 8002246:	f00b f8a3 	bl	800d390 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800224a:	4b2b      	ldr	r3, [pc, #172]	@ (80022f8 <MX_ADC2_Init+0xc0>)
 800224c:	4a2b      	ldr	r2, [pc, #172]	@ (80022fc <MX_ADC2_Init+0xc4>)
 800224e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002250:	4b29      	ldr	r3, [pc, #164]	@ (80022f8 <MX_ADC2_Init+0xc0>)
 8002252:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002256:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002258:	4b27      	ldr	r3, [pc, #156]	@ (80022f8 <MX_ADC2_Init+0xc0>)
 800225a:	2200      	movs	r2, #0
 800225c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800225e:	4b26      	ldr	r3, [pc, #152]	@ (80022f8 <MX_ADC2_Init+0xc0>)
 8002260:	2200      	movs	r2, #0
 8002262:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8002264:	4b24      	ldr	r3, [pc, #144]	@ (80022f8 <MX_ADC2_Init+0xc0>)
 8002266:	2200      	movs	r2, #0
 8002268:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800226a:	4b23      	ldr	r3, [pc, #140]	@ (80022f8 <MX_ADC2_Init+0xc0>)
 800226c:	2200      	movs	r2, #0
 800226e:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002270:	4b21      	ldr	r3, [pc, #132]	@ (80022f8 <MX_ADC2_Init+0xc0>)
 8002272:	2204      	movs	r2, #4
 8002274:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8002276:	4b20      	ldr	r3, [pc, #128]	@ (80022f8 <MX_ADC2_Init+0xc0>)
 8002278:	2200      	movs	r2, #0
 800227a:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800227c:	4b1e      	ldr	r3, [pc, #120]	@ (80022f8 <MX_ADC2_Init+0xc0>)
 800227e:	2200      	movs	r2, #0
 8002280:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8002282:	4b1d      	ldr	r3, [pc, #116]	@ (80022f8 <MX_ADC2_Init+0xc0>)
 8002284:	2201      	movs	r2, #1
 8002286:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002288:	4b1b      	ldr	r3, [pc, #108]	@ (80022f8 <MX_ADC2_Init+0xc0>)
 800228a:	2200      	movs	r2, #0
 800228c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002290:	4b19      	ldr	r3, [pc, #100]	@ (80022f8 <MX_ADC2_Init+0xc0>)
 8002292:	2200      	movs	r2, #0
 8002294:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002296:	4b18      	ldr	r3, [pc, #96]	@ (80022f8 <MX_ADC2_Init+0xc0>)
 8002298:	2200      	movs	r2, #0
 800229a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800229c:	4b16      	ldr	r3, [pc, #88]	@ (80022f8 <MX_ADC2_Init+0xc0>)
 800229e:	2200      	movs	r2, #0
 80022a0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80022a4:	4b14      	ldr	r3, [pc, #80]	@ (80022f8 <MX_ADC2_Init+0xc0>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80022aa:	4b13      	ldr	r3, [pc, #76]	@ (80022f8 <MX_ADC2_Init+0xc0>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80022b2:	4811      	ldr	r0, [pc, #68]	@ (80022f8 <MX_ADC2_Init+0xc0>)
 80022b4:	f002 fdb8 	bl	8004e28 <HAL_ADC_Init>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80022be:	f001 fc1d 	bl	8003afc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80022c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002300 <MX_ADC2_Init+0xc8>)
 80022c4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80022c6:	2306      	movs	r3, #6
 80022c8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80022ca:	2300      	movs	r3, #0
 80022cc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80022ce:	237f      	movs	r3, #127	@ 0x7f
 80022d0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80022d2:	2304      	movs	r3, #4
 80022d4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80022d6:	2300      	movs	r3, #0
 80022d8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80022da:	463b      	mov	r3, r7
 80022dc:	4619      	mov	r1, r3
 80022de:	4806      	ldr	r0, [pc, #24]	@ (80022f8 <MX_ADC2_Init+0xc0>)
 80022e0:	f003 f850 	bl	8005384 <HAL_ADC_ConfigChannel>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80022ea:	f001 fc07 	bl	8003afc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80022ee:	bf00      	nop
 80022f0:	3720      	adds	r7, #32
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	200002ec 	.word	0x200002ec
 80022fc:	50000100 	.word	0x50000100
 8002300:	08600004 	.word	0x08600004

08002304 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b0a0      	sub	sp, #128	@ 0x80
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800230c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002310:	2200      	movs	r2, #0
 8002312:	601a      	str	r2, [r3, #0]
 8002314:	605a      	str	r2, [r3, #4]
 8002316:	609a      	str	r2, [r3, #8]
 8002318:	60da      	str	r2, [r3, #12]
 800231a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800231c:	f107 0318 	add.w	r3, r7, #24
 8002320:	2254      	movs	r2, #84	@ 0x54
 8002322:	2100      	movs	r1, #0
 8002324:	4618      	mov	r0, r3
 8002326:	f00b f833 	bl	800d390 <memset>
  if(adcHandle->Instance==ADC1)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002332:	d13e      	bne.n	80023b2 <HAL_ADC_MspInit+0xae>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002334:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002338:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800233a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800233e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002340:	f107 0318 	add.w	r3, r7, #24
 8002344:	4618      	mov	r0, r3
 8002346:	f005 fa03 	bl	8007750 <HAL_RCCEx_PeriphCLKConfig>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d001      	beq.n	8002354 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002350:	f001 fbd4 	bl	8003afc <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002354:	4b3a      	ldr	r3, [pc, #232]	@ (8002440 <HAL_ADC_MspInit+0x13c>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	3301      	adds	r3, #1
 800235a:	4a39      	ldr	r2, [pc, #228]	@ (8002440 <HAL_ADC_MspInit+0x13c>)
 800235c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800235e:	4b38      	ldr	r3, [pc, #224]	@ (8002440 <HAL_ADC_MspInit+0x13c>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2b01      	cmp	r3, #1
 8002364:	d10b      	bne.n	800237e <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002366:	4b37      	ldr	r3, [pc, #220]	@ (8002444 <HAL_ADC_MspInit+0x140>)
 8002368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800236a:	4a36      	ldr	r2, [pc, #216]	@ (8002444 <HAL_ADC_MspInit+0x140>)
 800236c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002370:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002372:	4b34      	ldr	r3, [pc, #208]	@ (8002444 <HAL_ADC_MspInit+0x140>)
 8002374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002376:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800237a:	617b      	str	r3, [r7, #20]
 800237c:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800237e:	4b31      	ldr	r3, [pc, #196]	@ (8002444 <HAL_ADC_MspInit+0x140>)
 8002380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002382:	4a30      	ldr	r2, [pc, #192]	@ (8002444 <HAL_ADC_MspInit+0x140>)
 8002384:	f043 0301 	orr.w	r3, r3, #1
 8002388:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800238a:	4b2e      	ldr	r3, [pc, #184]	@ (8002444 <HAL_ADC_MspInit+0x140>)
 800238c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800238e:	f003 0301 	and.w	r3, r3, #1
 8002392:	613b      	str	r3, [r7, #16]
 8002394:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = Current_Sensor_Pin|Current_SensorA1_Pin;
 8002396:	2303      	movs	r3, #3
 8002398:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800239a:	2303      	movs	r3, #3
 800239c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239e:	2300      	movs	r3, #0
 80023a0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023a2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80023a6:	4619      	mov	r1, r3
 80023a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023ac:	f004 fa3c 	bl	8006828 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80023b0:	e042      	b.n	8002438 <HAL_ADC_MspInit+0x134>
  else if(adcHandle->Instance==ADC2)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a24      	ldr	r2, [pc, #144]	@ (8002448 <HAL_ADC_MspInit+0x144>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d13d      	bne.n	8002438 <HAL_ADC_MspInit+0x134>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80023bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80023c0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80023c2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80023c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023c8:	f107 0318 	add.w	r3, r7, #24
 80023cc:	4618      	mov	r0, r3
 80023ce:	f005 f9bf 	bl	8007750 <HAL_RCCEx_PeriphCLKConfig>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d001      	beq.n	80023dc <HAL_ADC_MspInit+0xd8>
      Error_Handler();
 80023d8:	f001 fb90 	bl	8003afc <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80023dc:	4b18      	ldr	r3, [pc, #96]	@ (8002440 <HAL_ADC_MspInit+0x13c>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	3301      	adds	r3, #1
 80023e2:	4a17      	ldr	r2, [pc, #92]	@ (8002440 <HAL_ADC_MspInit+0x13c>)
 80023e4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80023e6:	4b16      	ldr	r3, [pc, #88]	@ (8002440 <HAL_ADC_MspInit+0x13c>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d10b      	bne.n	8002406 <HAL_ADC_MspInit+0x102>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80023ee:	4b15      	ldr	r3, [pc, #84]	@ (8002444 <HAL_ADC_MspInit+0x140>)
 80023f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023f2:	4a14      	ldr	r2, [pc, #80]	@ (8002444 <HAL_ADC_MspInit+0x140>)
 80023f4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80023f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023fa:	4b12      	ldr	r3, [pc, #72]	@ (8002444 <HAL_ADC_MspInit+0x140>)
 80023fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002402:	60fb      	str	r3, [r7, #12]
 8002404:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002406:	4b0f      	ldr	r3, [pc, #60]	@ (8002444 <HAL_ADC_MspInit+0x140>)
 8002408:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800240a:	4a0e      	ldr	r2, [pc, #56]	@ (8002444 <HAL_ADC_MspInit+0x140>)
 800240c:	f043 0301 	orr.w	r3, r3, #1
 8002410:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002412:	4b0c      	ldr	r3, [pc, #48]	@ (8002444 <HAL_ADC_MspInit+0x140>)
 8002414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002416:	f003 0301 	and.w	r3, r3, #1
 800241a:	60bb      	str	r3, [r7, #8]
 800241c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Current_SensorA1_Pin;
 800241e:	2302      	movs	r3, #2
 8002420:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002422:	2303      	movs	r3, #3
 8002424:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002426:	2300      	movs	r3, #0
 8002428:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(Current_SensorA1_GPIO_Port, &GPIO_InitStruct);
 800242a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800242e:	4619      	mov	r1, r3
 8002430:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002434:	f004 f9f8 	bl	8006828 <HAL_GPIO_Init>
}
 8002438:	bf00      	nop
 800243a:	3780      	adds	r7, #128	@ 0x80
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}
 8002440:	20000358 	.word	0x20000358
 8002444:	40021000 	.word	0x40021000
 8002448:	50000100 	.word	0x50000100

0800244c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002452:	4b12      	ldr	r3, [pc, #72]	@ (800249c <MX_DMA_Init+0x50>)
 8002454:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002456:	4a11      	ldr	r2, [pc, #68]	@ (800249c <MX_DMA_Init+0x50>)
 8002458:	f043 0304 	orr.w	r3, r3, #4
 800245c:	6493      	str	r3, [r2, #72]	@ 0x48
 800245e:	4b0f      	ldr	r3, [pc, #60]	@ (800249c <MX_DMA_Init+0x50>)
 8002460:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002462:	f003 0304 	and.w	r3, r3, #4
 8002466:	607b      	str	r3, [r7, #4]
 8002468:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800246a:	4b0c      	ldr	r3, [pc, #48]	@ (800249c <MX_DMA_Init+0x50>)
 800246c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800246e:	4a0b      	ldr	r2, [pc, #44]	@ (800249c <MX_DMA_Init+0x50>)
 8002470:	f043 0301 	orr.w	r3, r3, #1
 8002474:	6493      	str	r3, [r2, #72]	@ 0x48
 8002476:	4b09      	ldr	r3, [pc, #36]	@ (800249c <MX_DMA_Init+0x50>)
 8002478:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	603b      	str	r3, [r7, #0]
 8002480:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002482:	2200      	movs	r2, #0
 8002484:	2100      	movs	r1, #0
 8002486:	200b      	movs	r0, #11
 8002488:	f003 fe5b 	bl	8006142 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800248c:	200b      	movs	r0, #11
 800248e:	f003 fe72 	bl	8006176 <HAL_NVIC_EnableIRQ>

}
 8002492:	bf00      	nop
 8002494:	3708      	adds	r7, #8
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	40021000 	.word	0x40021000

080024a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b08a      	sub	sp, #40	@ 0x28
 80024a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a6:	f107 0314 	add.w	r3, r7, #20
 80024aa:	2200      	movs	r2, #0
 80024ac:	601a      	str	r2, [r3, #0]
 80024ae:	605a      	str	r2, [r3, #4]
 80024b0:	609a      	str	r2, [r3, #8]
 80024b2:	60da      	str	r2, [r3, #12]
 80024b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024b6:	4b4d      	ldr	r3, [pc, #308]	@ (80025ec <MX_GPIO_Init+0x14c>)
 80024b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024ba:	4a4c      	ldr	r2, [pc, #304]	@ (80025ec <MX_GPIO_Init+0x14c>)
 80024bc:	f043 0304 	orr.w	r3, r3, #4
 80024c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024c2:	4b4a      	ldr	r3, [pc, #296]	@ (80025ec <MX_GPIO_Init+0x14c>)
 80024c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024c6:	f003 0304 	and.w	r3, r3, #4
 80024ca:	613b      	str	r3, [r7, #16]
 80024cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80024ce:	4b47      	ldr	r3, [pc, #284]	@ (80025ec <MX_GPIO_Init+0x14c>)
 80024d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024d2:	4a46      	ldr	r2, [pc, #280]	@ (80025ec <MX_GPIO_Init+0x14c>)
 80024d4:	f043 0320 	orr.w	r3, r3, #32
 80024d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024da:	4b44      	ldr	r3, [pc, #272]	@ (80025ec <MX_GPIO_Init+0x14c>)
 80024dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024de:	f003 0320 	and.w	r3, r3, #32
 80024e2:	60fb      	str	r3, [r7, #12]
 80024e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024e6:	4b41      	ldr	r3, [pc, #260]	@ (80025ec <MX_GPIO_Init+0x14c>)
 80024e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024ea:	4a40      	ldr	r2, [pc, #256]	@ (80025ec <MX_GPIO_Init+0x14c>)
 80024ec:	f043 0301 	orr.w	r3, r3, #1
 80024f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024f2:	4b3e      	ldr	r3, [pc, #248]	@ (80025ec <MX_GPIO_Init+0x14c>)
 80024f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024f6:	f003 0301 	and.w	r3, r3, #1
 80024fa:	60bb      	str	r3, [r7, #8]
 80024fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024fe:	4b3b      	ldr	r3, [pc, #236]	@ (80025ec <MX_GPIO_Init+0x14c>)
 8002500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002502:	4a3a      	ldr	r2, [pc, #232]	@ (80025ec <MX_GPIO_Init+0x14c>)
 8002504:	f043 0302 	orr.w	r3, r3, #2
 8002508:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800250a:	4b38      	ldr	r3, [pc, #224]	@ (80025ec <MX_GPIO_Init+0x14c>)
 800250c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	607b      	str	r3, [r7, #4]
 8002514:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_MD20A_24V_GPIO_Port, DIR_MD20A_24V_Pin, GPIO_PIN_RESET);
 8002516:	2200      	movs	r2, #0
 8002518:	2102      	movs	r1, #2
 800251a:	4835      	ldr	r0, [pc, #212]	@ (80025f0 <MX_GPIO_Init+0x150>)
 800251c:	f004 fb06 	bl	8006b2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_MD20A_18V_GPIO_Port, DIR_MD20A_18V_Pin, GPIO_PIN_RESET);
 8002520:	2200      	movs	r2, #0
 8002522:	2140      	movs	r1, #64	@ 0x40
 8002524:	4833      	ldr	r0, [pc, #204]	@ (80025f4 <MX_GPIO_Init+0x154>)
 8002526:	f004 fb01 	bl	8006b2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PS2_Attention_GPIO_Port, PS2_Attention_Pin, GPIO_PIN_SET);
 800252a:	2201      	movs	r2, #1
 800252c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002530:	4830      	ldr	r0, [pc, #192]	@ (80025f4 <MX_GPIO_Init+0x154>)
 8002532:	f004 fafb 	bl	8006b2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DIR_MD20A_24V_Pin */
  GPIO_InitStruct.Pin = DIR_MD20A_24V_Pin;
 8002536:	2302      	movs	r3, #2
 8002538:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800253a:	2301      	movs	r3, #1
 800253c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800253e:	2300      	movs	r3, #0
 8002540:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002542:	2300      	movs	r3, #0
 8002544:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DIR_MD20A_24V_GPIO_Port, &GPIO_InitStruct);
 8002546:	f107 0314 	add.w	r3, r7, #20
 800254a:	4619      	mov	r1, r3
 800254c:	4828      	ldr	r0, [pc, #160]	@ (80025f0 <MX_GPIO_Init+0x150>)
 800254e:	f004 f96b 	bl	8006828 <HAL_GPIO_Init>

  /*Configure GPIO pins : Limit_Switch_pen_2_Pin Limit_Switch_Prismatic1_Pin Limit_Switch_Prismatic2_Pin Limit_Switch_pen_1_Pin */
  GPIO_InitStruct.Pin = Limit_Switch_pen_2_Pin|Limit_Switch_Prismatic1_Pin|Limit_Switch_Prismatic2_Pin|Limit_Switch_pen_1_Pin;
 8002552:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8002556:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002558:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800255c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255e:	2300      	movs	r3, #0
 8002560:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002562:	f107 0314 	add.w	r3, r7, #20
 8002566:	4619      	mov	r1, r3
 8002568:	4821      	ldr	r0, [pc, #132]	@ (80025f0 <MX_GPIO_Init+0x150>)
 800256a:	f004 f95d 	bl	8006828 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_MD20A_18V_Pin PS2_Attention_Pin */
  GPIO_InitStruct.Pin = DIR_MD20A_18V_Pin|PS2_Attention_Pin;
 800256e:	f44f 6388 	mov.w	r3, #1088	@ 0x440
 8002572:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002574:	2301      	movs	r3, #1
 8002576:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002578:	2300      	movs	r3, #0
 800257a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800257c:	2300      	movs	r3, #0
 800257e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002580:	f107 0314 	add.w	r3, r7, #20
 8002584:	4619      	mov	r1, r3
 8002586:	481b      	ldr	r0, [pc, #108]	@ (80025f4 <MX_GPIO_Init+0x154>)
 8002588:	f004 f94e 	bl	8006828 <HAL_GPIO_Init>

  /*Configure GPIO pin : Emergency_Pin */
  GPIO_InitStruct.Pin = Emergency_Pin;
 800258c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002590:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002592:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002596:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002598:	2300      	movs	r3, #0
 800259a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Emergency_GPIO_Port, &GPIO_InitStruct);
 800259c:	f107 0314 	add.w	r3, r7, #20
 80025a0:	4619      	mov	r1, r3
 80025a2:	4814      	ldr	r0, [pc, #80]	@ (80025f4 <MX_GPIO_Init+0x154>)
 80025a4:	f004 f940 	bl	8006828 <HAL_GPIO_Init>

  /*Configure GPIO pin : Proximity_sensor_Pin */
  GPIO_InitStruct.Pin = Proximity_sensor_Pin;
 80025a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80025ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80025ae:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80025b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b4:	2300      	movs	r3, #0
 80025b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Proximity_sensor_GPIO_Port, &GPIO_InitStruct);
 80025b8:	f107 0314 	add.w	r3, r7, #20
 80025bc:	4619      	mov	r1, r3
 80025be:	480d      	ldr	r0, [pc, #52]	@ (80025f4 <MX_GPIO_Init+0x154>)
 80025c0:	f004 f932 	bl	8006828 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80025c4:	2200      	movs	r2, #0
 80025c6:	2100      	movs	r1, #0
 80025c8:	2017      	movs	r0, #23
 80025ca:	f003 fdba 	bl	8006142 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80025ce:	2017      	movs	r0, #23
 80025d0:	f003 fdd1 	bl	8006176 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80025d4:	2200      	movs	r2, #0
 80025d6:	2100      	movs	r1, #0
 80025d8:	2028      	movs	r0, #40	@ 0x28
 80025da:	f003 fdb2 	bl	8006142 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80025de:	2028      	movs	r0, #40	@ 0x28
 80025e0:	f003 fdc9 	bl	8006176 <HAL_NVIC_EnableIRQ>

}
 80025e4:	bf00      	nop
 80025e6:	3728      	adds	r7, #40	@ 0x28
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	40021000 	.word	0x40021000
 80025f0:	48000400 	.word	0x48000400
 80025f4:	48000800 	.word	0x48000800

080025f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025f8:	b5b0      	push	{r4, r5, r7, lr}
 80025fa:	b096      	sub	sp, #88	@ 0x58
 80025fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025fe:	f002 f996 	bl	800492e <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002602:	f000 fe1b 	bl	800323c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002606:	f7ff ff4b 	bl	80024a0 <MX_GPIO_Init>
  MX_DMA_Init();
 800260a:	f7ff ff1f 	bl	800244c <MX_DMA_Init>
  MX_TIM3_Init();
 800260e:	f001 fc77 	bl	8003f00 <MX_TIM3_Init>
  MX_ADC1_Init();
 8002612:	f7ff fd99 	bl	8002148 <MX_ADC1_Init>
  MX_TIM1_Init();
 8002616:	f001 fbd1 	bl	8003dbc <MX_TIM1_Init>
  MX_TIM2_Init();
 800261a:	f001 fc23 	bl	8003e64 <MX_TIM2_Init>
  MX_TIM4_Init();
 800261e:	f001 fcc5 	bl	8003fac <MX_TIM4_Init>
  MX_TIM20_Init();
 8002622:	f001 fe49 	bl	80042b8 <MX_TIM20_Init>
  MX_TIM8_Init();
 8002626:	f001 fd17 	bl	8004058 <MX_TIM8_Init>
  MX_TIM16_Init();
 800262a:	f001 fdc5 	bl	80041b8 <MX_TIM16_Init>
  MX_USART2_UART_Init();
 800262e:	f002 f87b 	bl	8004728 <MX_USART2_UART_Init>
  MX_ADC2_Init();
 8002632:	f7ff fe01 	bl	8002238 <MX_ADC2_Init>
  MX_SPI1_Init();
 8002636:	f001 fa67 	bl	8003b08 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim20);
 800263a:	48a0      	ldr	r0, [pc, #640]	@ (80028bc <main+0x2c4>)
 800263c:	f005 fbe6 	bl	8007e0c <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim8);
 8002640:	489f      	ldr	r0, [pc, #636]	@ (80028c0 <main+0x2c8>)
 8002642:	f005 fbe3 	bl	8007e0c <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8002646:	210c      	movs	r1, #12
 8002648:	489d      	ldr	r0, [pc, #628]	@ (80028c0 <main+0x2c8>)
 800264a:	f005 fda3 	bl	8008194 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim20, TIM_CHANNEL_1);
 800264e:	2100      	movs	r1, #0
 8002650:	489a      	ldr	r0, [pc, #616]	@ (80028bc <main+0x2c4>)
 8002652:	f005 fd9f 	bl	8008194 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim20, TIM_CHANNEL_3);
 8002656:	2108      	movs	r1, #8
 8002658:	4898      	ldr	r0, [pc, #608]	@ (80028bc <main+0x2c4>)
 800265a:	f005 fd9b 	bl	8008194 <HAL_TIM_PWM_Start>
	Encoder_Init(&encoder1, &htim4);
 800265e:	4999      	ldr	r1, [pc, #612]	@ (80028c4 <main+0x2cc>)
 8002660:	4899      	ldr	r0, [pc, #612]	@ (80028c8 <main+0x2d0>)
 8002662:	f7fe fc15 	bl	8000e90 <Encoder_Init>
	Encoder_Init(&encoder2, &htim3);
 8002666:	4999      	ldr	r1, [pc, #612]	@ (80028cc <main+0x2d4>)
 8002668:	4899      	ldr	r0, [pc, #612]	@ (80028d0 <main+0x2d8>)
 800266a:	f7fe fc11 	bl	8000e90 <Encoder_Init>
	HAL_ADC_Start(&hadc1);
 800266e:	4899      	ldr	r0, [pc, #612]	@ (80028d4 <main+0x2dc>)
 8002670:	f002 fd96 	bl	80051a0 <HAL_ADC_Start>
	HAL_TIM_Base_Start_IT(&htim2);
 8002674:	4898      	ldr	r0, [pc, #608]	@ (80028d8 <main+0x2e0>)
 8002676:	f005 fc39 	bl	8007eec <HAL_TIM_Base_Start_IT>

	int lastTick = 0;
 800267a:	2300      	movs	r3, #0
 800267c:	657b      	str	r3, [r7, #84]	@ 0x54

	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800267e:	213c      	movs	r1, #60	@ 0x3c
 8002680:	4892      	ldr	r0, [pc, #584]	@ (80028cc <main+0x2d4>)
 8002682:	f006 f843 	bl	800870c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8002686:	213c      	movs	r1, #60	@ 0x3c
 8002688:	488e      	ldr	r0, [pc, #568]	@ (80028c4 <main+0x2cc>)
 800268a:	f006 f83f 	bl	800870c <HAL_TIM_Encoder_Start>

	hmodbus.huart = &huart2;
 800268e:	4b93      	ldr	r3, [pc, #588]	@ (80028dc <main+0x2e4>)
 8002690:	4a93      	ldr	r2, [pc, #588]	@ (80028e0 <main+0x2e8>)
 8002692:	60da      	str	r2, [r3, #12]
	hmodbus.htim = &htim16;
 8002694:	4b91      	ldr	r3, [pc, #580]	@ (80028dc <main+0x2e4>)
 8002696:	4a93      	ldr	r2, [pc, #588]	@ (80028e4 <main+0x2ec>)
 8002698:	611a      	str	r2, [r3, #16]
	hmodbus.slaveAddress = 0x15;
 800269a:	4b90      	ldr	r3, [pc, #576]	@ (80028dc <main+0x2e4>)
 800269c:	2215      	movs	r2, #21
 800269e:	701a      	strb	r2, [r3, #0]
	hmodbus.RegisterSize = 200;
 80026a0:	4b8e      	ldr	r3, [pc, #568]	@ (80028dc <main+0x2e4>)
 80026a2:	22c8      	movs	r2, #200	@ 0xc8
 80026a4:	609a      	str	r2, [r3, #8]
	Modbus_init(&hmodbus, registerFrame);
 80026a6:	4990      	ldr	r1, [pc, #576]	@ (80028e8 <main+0x2f0>)
 80026a8:	488c      	ldr	r0, [pc, #560]	@ (80028dc <main+0x2e4>)
 80026aa:	f7fe ffcd 	bl	8001648 <Modbus_init>

	Kalman_Init(&kf_pris);
 80026ae:	488f      	ldr	r0, [pc, #572]	@ (80028ec <main+0x2f4>)
 80026b0:	f7fe fd19 	bl	80010e6 <Kalman_Init>

	kf_pris.A_data[0] = 1;
 80026b4:	4b8d      	ldr	r3, [pc, #564]	@ (80028ec <main+0x2f4>)
 80026b6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80026ba:	671a      	str	r2, [r3, #112]	@ 0x70
	kf_pris.A_data[1] = 0.0008395;
 80026bc:	4b8b      	ldr	r3, [pc, #556]	@ (80028ec <main+0x2f4>)
 80026be:	4a8c      	ldr	r2, [pc, #560]	@ (80028f0 <main+0x2f8>)
 80026c0:	675a      	str	r2, [r3, #116]	@ 0x74
	kf_pris.A_data[2] = -4.198e-07;
 80026c2:	4b8a      	ldr	r3, [pc, #552]	@ (80028ec <main+0x2f4>)
 80026c4:	4a8b      	ldr	r2, [pc, #556]	@ (80028f4 <main+0x2fc>)
 80026c6:	679a      	str	r2, [r3, #120]	@ 0x78
	kf_pris.A_data[3] = 1.282e-05;
 80026c8:	4b88      	ldr	r3, [pc, #544]	@ (80028ec <main+0x2f4>)
 80026ca:	4a8b      	ldr	r2, [pc, #556]	@ (80028f8 <main+0x300>)
 80026cc:	67da      	str	r2, [r3, #124]	@ 0x7c
	kf_pris.A_data[4] = 0;
 80026ce:	4b87      	ldr	r3, [pc, #540]	@ (80028ec <main+0x2f4>)
 80026d0:	f04f 0200 	mov.w	r2, #0
 80026d4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
	kf_pris.A_data[5] = 0.6791;
 80026d8:	4b84      	ldr	r3, [pc, #528]	@ (80028ec <main+0x2f4>)
 80026da:	4a88      	ldr	r2, [pc, #544]	@ (80028fc <main+0x304>)
 80026dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	kf_pris.A_data[6] = -0.0008395;
 80026e0:	4b82      	ldr	r3, [pc, #520]	@ (80028ec <main+0x2f4>)
 80026e2:	4a87      	ldr	r2, [pc, #540]	@ (8002900 <main+0x308>)
 80026e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
	kf_pris.A_data[7] = 0.02564;
 80026e8:	4b80      	ldr	r3, [pc, #512]	@ (80028ec <main+0x2f4>)
 80026ea:	4a86      	ldr	r2, [pc, #536]	@ (8002904 <main+0x30c>)
 80026ec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	kf_pris.A_data[8] = 0;
 80026f0:	4b7e      	ldr	r3, [pc, #504]	@ (80028ec <main+0x2f4>)
 80026f2:	f04f 0200 	mov.w	r2, #0
 80026f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	kf_pris.A_data[9] = 0;
 80026fa:	4b7c      	ldr	r3, [pc, #496]	@ (80028ec <main+0x2f4>)
 80026fc:	f04f 0200 	mov.w	r2, #0
 8002700:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	kf_pris.A_data[10] = 1;
 8002704:	4b79      	ldr	r3, [pc, #484]	@ (80028ec <main+0x2f4>)
 8002706:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800270a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	kf_pris.A_data[11] = 0;
 800270e:	4b77      	ldr	r3, [pc, #476]	@ (80028ec <main+0x2f4>)
 8002710:	f04f 0200 	mov.w	r2, #0
 8002714:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	kf_pris.A_data[12] = 0;
 8002718:	4b74      	ldr	r3, [pc, #464]	@ (80028ec <main+0x2f4>)
 800271a:	f04f 0200 	mov.w	r2, #0
 800271e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
	kf_pris.A_data[13] = -0.04203;
 8002722:	4b72      	ldr	r3, [pc, #456]	@ (80028ec <main+0x2f4>)
 8002724:	4a78      	ldr	r2, [pc, #480]	@ (8002908 <main+0x310>)
 8002726:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
	kf_pris.A_data[14] = 2.101e-05;
 800272a:	4b70      	ldr	r3, [pc, #448]	@ (80028ec <main+0x2f4>)
 800272c:	4a77      	ldr	r2, [pc, #476]	@ (800290c <main+0x314>)
 800272e:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	kf_pris.A_data[15] = -0.09565;
 8002732:	4b6e      	ldr	r3, [pc, #440]	@ (80028ec <main+0x2f4>)
 8002734:	4a76      	ldr	r2, [pc, #472]	@ (8002910 <main+0x318>)
 8002736:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

	kf_pris.B_data[0] = 4.006e-06;
 800273a:	4b6c      	ldr	r3, [pc, #432]	@ (80028ec <main+0x2f4>)
 800273c:	4a75      	ldr	r2, [pc, #468]	@ (8002914 <main+0x31c>)
 800273e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	kf_pris.B_data[1] = 0.008011;
 8002742:	4b6a      	ldr	r3, [pc, #424]	@ (80028ec <main+0x2f4>)
 8002744:	4a74      	ldr	r2, [pc, #464]	@ (8002918 <main+0x320>)
 8002746:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
	kf_pris.B_data[2] = 0;
 800274a:	4b68      	ldr	r3, [pc, #416]	@ (80028ec <main+0x2f4>)
 800274c:	f04f 0200 	mov.w	r2, #0
 8002750:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
	kf_pris.B_data[3] = 0.2826;
 8002754:	4b65      	ldr	r3, [pc, #404]	@ (80028ec <main+0x2f4>)
 8002756:	4a71      	ldr	r2, [pc, #452]	@ (800291c <main+0x324>)
 8002758:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

	// Identity H
	for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 800275c:	2300      	movs	r3, #0
 800275e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002760:	e01d      	b.n	800279e <main+0x1a6>
	    for (int j = 0; j < KALMAN_STATE_DIM; j++) {
 8002762:	2300      	movs	r3, #0
 8002764:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002766:	e014      	b.n	8002792 <main+0x19a>
	        kf_pris.H_data[i * KALMAN_STATE_DIM + j] = (i == j) ? 1.0f : 0.0f;
 8002768:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800276a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800276c:	429a      	cmp	r2, r3
 800276e:	d102      	bne.n	8002776 <main+0x17e>
 8002770:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002774:	e001      	b.n	800277a <main+0x182>
 8002776:	f04f 0200 	mov.w	r2, #0
 800277a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800277c:	0099      	lsls	r1, r3, #2
 800277e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002780:	440b      	add	r3, r1
 8002782:	495a      	ldr	r1, [pc, #360]	@ (80028ec <main+0x2f4>)
 8002784:	333c      	adds	r3, #60	@ 0x3c
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	440b      	add	r3, r1
 800278a:	601a      	str	r2, [r3, #0]
	    for (int j = 0; j < KALMAN_STATE_DIM; j++) {
 800278c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800278e:	3301      	adds	r3, #1
 8002790:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002792:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002794:	2b03      	cmp	r3, #3
 8002796:	dde7      	ble.n	8002768 <main+0x170>
	for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 8002798:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800279a:	3301      	adds	r3, #1
 800279c:	653b      	str	r3, [r7, #80]	@ 0x50
 800279e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80027a0:	2b03      	cmp	r3, #3
 80027a2:	ddde      	ble.n	8002762 <main+0x16a>
	    }
	}

	// Prismatic
	kf_pris.x_data[0] = 0;
 80027a4:	4b51      	ldr	r3, [pc, #324]	@ (80028ec <main+0x2f4>)
 80027a6:	f04f 0200 	mov.w	r2, #0
 80027aa:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
	kf_pris.x_data[1] = 0;
 80027ae:	4b4f      	ldr	r3, [pc, #316]	@ (80028ec <main+0x2f4>)
 80027b0:	f04f 0200 	mov.w	r2, #0
 80027b4:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
	kf_pris.x_data[2] = 0;
 80027b8:	4b4c      	ldr	r3, [pc, #304]	@ (80028ec <main+0x2f4>)
 80027ba:	f04f 0200 	mov.w	r2, #0
 80027be:	f8c3 223c 	str.w	r2, [r3, #572]	@ 0x23c
	kf_pris.x_data[3] = 0;
 80027c2:	4b4a      	ldr	r3, [pc, #296]	@ (80028ec <main+0x2f4>)
 80027c4:	f04f 0200 	mov.w	r2, #0
 80027c8:	f8c3 2240 	str.w	r2, [r3, #576]	@ 0x240

	Kalman_SetMeasurementNoise(&kf_pris, 0.01f);
 80027cc:	ed9f 0a54 	vldr	s0, [pc, #336]	@ 8002920 <main+0x328>
 80027d0:	4846      	ldr	r0, [pc, #280]	@ (80028ec <main+0x2f4>)
 80027d2:	f7fe fd5a 	bl	800128a <Kalman_SetMeasurementNoise>
	Kalman_SetProcessNoise(&kf_pris, 0.9f);
 80027d6:	ed9f 0a53 	vldr	s0, [pc, #332]	@ 8002924 <main+0x32c>
 80027da:	4844      	ldr	r0, [pc, #272]	@ (80028ec <main+0x2f4>)
 80027dc:	f7fe fd25 	bl	800122a <Kalman_SetProcessNoise>

	Kalman_Init(&kf_rev);
 80027e0:	4851      	ldr	r0, [pc, #324]	@ (8002928 <main+0x330>)
 80027e2:	f7fe fc80 	bl	80010e6 <Kalman_Init>

	kf_rev.A_data[0] = 1;
 80027e6:	4b50      	ldr	r3, [pc, #320]	@ (8002928 <main+0x330>)
 80027e8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80027ec:	671a      	str	r2, [r3, #112]	@ 0x70
	kf_rev.A_data[1] = 0.0009998;
 80027ee:	4b4e      	ldr	r3, [pc, #312]	@ (8002928 <main+0x330>)
 80027f0:	4a4e      	ldr	r2, [pc, #312]	@ (800292c <main+0x334>)
 80027f2:	675a      	str	r2, [r3, #116]	@ 0x74
	kf_rev.A_data[2] = -2.659e-06;
 80027f4:	4b4c      	ldr	r3, [pc, #304]	@ (8002928 <main+0x330>)
 80027f6:	4a4e      	ldr	r2, [pc, #312]	@ (8002930 <main+0x338>)
 80027f8:	679a      	str	r2, [r3, #120]	@ 0x78
	kf_rev.A_data[3] = 8.108e-08;
 80027fa:	4b4b      	ldr	r3, [pc, #300]	@ (8002928 <main+0x330>)
 80027fc:	4a4d      	ldr	r2, [pc, #308]	@ (8002934 <main+0x33c>)
 80027fe:	67da      	str	r2, [r3, #124]	@ 0x7c
	kf_rev.A_data[4] = 0;
 8002800:	4b49      	ldr	r3, [pc, #292]	@ (8002928 <main+0x330>)
 8002802:	f04f 0200 	mov.w	r2, #0
 8002806:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
	kf_rev.A_data[5] = 0.9996;
 800280a:	4b47      	ldr	r3, [pc, #284]	@ (8002928 <main+0x330>)
 800280c:	4a4a      	ldr	r2, [pc, #296]	@ (8002938 <main+0x340>)
 800280e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	kf_rev.A_data[6] = -0.005318;
 8002812:	4b45      	ldr	r3, [pc, #276]	@ (8002928 <main+0x330>)
 8002814:	4a49      	ldr	r2, [pc, #292]	@ (800293c <main+0x344>)
 8002816:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
	kf_rev.A_data[7] = 0.0001622;
 800281a:	4b43      	ldr	r3, [pc, #268]	@ (8002928 <main+0x330>)
 800281c:	4a48      	ldr	r2, [pc, #288]	@ (8002940 <main+0x348>)
 800281e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	kf_rev.A_data[8] = 0;
 8002822:	4b41      	ldr	r3, [pc, #260]	@ (8002928 <main+0x330>)
 8002824:	f04f 0200 	mov.w	r2, #0
 8002828:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	kf_rev.A_data[9] = 0;
 800282c:	4b3e      	ldr	r3, [pc, #248]	@ (8002928 <main+0x330>)
 800282e:	f04f 0200 	mov.w	r2, #0
 8002832:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	kf_rev.A_data[10] = 1;
 8002836:	4b3c      	ldr	r3, [pc, #240]	@ (8002928 <main+0x330>)
 8002838:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800283c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	kf_rev.A_data[11] = 0;
 8002840:	4b39      	ldr	r3, [pc, #228]	@ (8002928 <main+0x330>)
 8002842:	f04f 0200 	mov.w	r2, #0
 8002846:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	kf_rev.A_data[12] = 0;
 800284a:	4b37      	ldr	r3, [pc, #220]	@ (8002928 <main+0x330>)
 800284c:	f04f 0200 	mov.w	r2, #0
 8002850:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
	kf_rev.A_data[13] = -2.746;
 8002854:	4b34      	ldr	r3, [pc, #208]	@ (8002928 <main+0x330>)
 8002856:	4a3b      	ldr	r2, [pc, #236]	@ (8002944 <main+0x34c>)
 8002858:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
	kf_rev.A_data[14] = 0.007303;
 800285c:	4b32      	ldr	r3, [pc, #200]	@ (8002928 <main+0x330>)
 800285e:	4a3a      	ldr	r2, [pc, #232]	@ (8002948 <main+0x350>)
 8002860:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	kf_rev.A_data[15] = 0.1354;
 8002864:	4b30      	ldr	r3, [pc, #192]	@ (8002928 <main+0x330>)
 8002866:	4a39      	ldr	r2, [pc, #228]	@ (800294c <main+0x354>)
 8002868:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

	kf_rev.B_data[0] = 1.203e-07;
 800286c:	4b2e      	ldr	r3, [pc, #184]	@ (8002928 <main+0x330>)
 800286e:	4a38      	ldr	r2, [pc, #224]	@ (8002950 <main+0x358>)
 8002870:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	kf_rev.B_data[1] = 0.0002406;
 8002874:	4b2c      	ldr	r3, [pc, #176]	@ (8002928 <main+0x330>)
 8002876:	4a37      	ldr	r2, [pc, #220]	@ (8002954 <main+0x35c>)
 8002878:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
	kf_rev.B_data[2] = 0;
 800287c:	4b2a      	ldr	r3, [pc, #168]	@ (8002928 <main+0x330>)
 800287e:	f04f 0200 	mov.w	r2, #0
 8002882:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
	kf_rev.B_data[3] = 1.685;
 8002886:	4b28      	ldr	r3, [pc, #160]	@ (8002928 <main+0x330>)
 8002888:	4a33      	ldr	r2, [pc, #204]	@ (8002958 <main+0x360>)
 800288a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

	// Identity H
	for (int i = 0; i < 2; i++) {
 800288e:	2300      	movs	r3, #0
 8002890:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002892:	e077      	b.n	8002984 <main+0x38c>
	    for (int j = 0; j < 4; j++) {
 8002894:	2300      	movs	r3, #0
 8002896:	647b      	str	r3, [r7, #68]	@ 0x44
 8002898:	e06e      	b.n	8002978 <main+0x380>
	        if (i == j) {
 800289a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800289c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800289e:	429a      	cmp	r2, r3
 80028a0:	d15c      	bne.n	800295c <main+0x364>
	            kf_rev.H_data[i * 4 + j] = 1.0f;
 80028a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028a4:	009a      	lsls	r2, r3, #2
 80028a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028a8:	4413      	add	r3, r2
 80028aa:	4a1f      	ldr	r2, [pc, #124]	@ (8002928 <main+0x330>)
 80028ac:	333c      	adds	r3, #60	@ 0x3c
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	4413      	add	r3, r2
 80028b2:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80028b6:	601a      	str	r2, [r3, #0]
 80028b8:	e05b      	b.n	8002972 <main+0x37a>
 80028ba:	bf00      	nop
 80028bc:	200017e0 	.word	0x200017e0
 80028c0:	20001648 	.word	0x20001648
 80028c4:	2000157c 	.word	0x2000157c
 80028c8:	2000035c 	.word	0x2000035c
 80028cc:	200014b0 	.word	0x200014b0
 80028d0:	20000390 	.word	0x20000390
 80028d4:	20000280 	.word	0x20000280
 80028d8:	200013e4 	.word	0x200013e4
 80028dc:	20000450 	.word	0x20000450
 80028e0:	200018ac 	.word	0x200018ac
 80028e4:	20001714 	.word	0x20001714
 80028e8:	20000928 	.word	0x20000928
 80028ec:	20000bcc 	.word	0x20000bcc
 80028f0:	3a5c11e4 	.word	0x3a5c11e4
 80028f4:	b4e160df 	.word	0xb4e160df
 80028f8:	3757157b 	.word	0x3757157b
 80028fc:	3f2dd97f 	.word	0x3f2dd97f
 8002900:	ba5c11e4 	.word	0xba5c11e4
 8002904:	3cd20afa 	.word	0x3cd20afa
 8002908:	bd2c27a6 	.word	0xbd2c27a6
 800290c:	37b03ea2 	.word	0x37b03ea2
 8002910:	bdc3e426 	.word	0xbdc3e426
 8002914:	36866b47 	.word	0x36866b47
 8002918:	3c034092 	.word	0x3c034092
 800291c:	3e90b0f2 	.word	0x3e90b0f2
 8002920:	3c23d70a 	.word	0x3c23d70a
 8002924:	3f666666 	.word	0x3f666666
 8002928:	20000ef0 	.word	0x20000ef0
 800292c:	3a830bb9 	.word	0x3a830bb9
 8002930:	b6327146 	.word	0xb6327146
 8002934:	33ae1e34 	.word	0x33ae1e34
 8002938:	3f7fe5c9 	.word	0x3f7fe5c9
 800293c:	bbae429e 	.word	0xbbae429e
 8002940:	392a143b 	.word	0x392a143b
 8002944:	c02fbe77 	.word	0xc02fbe77
 8002948:	3bef4e01 	.word	0x3bef4e01
 800294c:	3e0aa64c 	.word	0x3e0aa64c
 8002950:	34012bd0 	.word	0x34012bd0
 8002954:	397c4992 	.word	0x397c4992
 8002958:	3fd7ae14 	.word	0x3fd7ae14
	        } else {
	            kf_rev.H_data[i * 4 + j] = 0.0f;
 800295c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800295e:	009a      	lsls	r2, r3, #2
 8002960:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002962:	4413      	add	r3, r2
 8002964:	4ac0      	ldr	r2, [pc, #768]	@ (8002c68 <main+0x670>)
 8002966:	333c      	adds	r3, #60	@ 0x3c
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	4413      	add	r3, r2
 800296c:	f04f 0200 	mov.w	r2, #0
 8002970:	601a      	str	r2, [r3, #0]
	    for (int j = 0; j < 4; j++) {
 8002972:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002974:	3301      	adds	r3, #1
 8002976:	647b      	str	r3, [r7, #68]	@ 0x44
 8002978:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800297a:	2b03      	cmp	r3, #3
 800297c:	dd8d      	ble.n	800289a <main+0x2a2>
	for (int i = 0; i < 2; i++) {
 800297e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002980:	3301      	adds	r3, #1
 8002982:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002984:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002986:	2b01      	cmp	r3, #1
 8002988:	dd84      	ble.n	8002894 <main+0x29c>
	        }
	    }
	}

	// Revolute
	kf_rev.x_data[0] = 0;
 800298a:	4bb7      	ldr	r3, [pc, #732]	@ (8002c68 <main+0x670>)
 800298c:	f04f 0200 	mov.w	r2, #0
 8002990:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
	kf_rev.x_data[1] = 0;
 8002994:	4bb4      	ldr	r3, [pc, #720]	@ (8002c68 <main+0x670>)
 8002996:	f04f 0200 	mov.w	r2, #0
 800299a:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
	kf_rev.x_data[2] = 0;
 800299e:	4bb2      	ldr	r3, [pc, #712]	@ (8002c68 <main+0x670>)
 80029a0:	f04f 0200 	mov.w	r2, #0
 80029a4:	f8c3 223c 	str.w	r2, [r3, #572]	@ 0x23c
	kf_rev.x_data[3] = 0;
 80029a8:	4baf      	ldr	r3, [pc, #700]	@ (8002c68 <main+0x670>)
 80029aa:	f04f 0200 	mov.w	r2, #0
 80029ae:	f8c3 2240 	str.w	r2, [r3, #576]	@ 0x240

	Kalman_SetMeasurementNoise(&kf_rev, 0.08f);
 80029b2:	ed9f 0aae 	vldr	s0, [pc, #696]	@ 8002c6c <main+0x674>
 80029b6:	48ac      	ldr	r0, [pc, #688]	@ (8002c68 <main+0x670>)
 80029b8:	f7fe fc67 	bl	800128a <Kalman_SetMeasurementNoise>
	Kalman_SetProcessNoise(&kf_rev, 0.12f);
 80029bc:	ed9f 0aac 	vldr	s0, [pc, #688]	@ 8002c70 <main+0x678>
 80029c0:	48a9      	ldr	r0, [pc, #676]	@ (8002c68 <main+0x670>)
 80029c2:	f7fe fc32 	bl	800122a <Kalman_SetProcessNoise>

	Pris_motor = create_prismatic_motor(2.29e-04, 4.82e-04, 8.75e-01, 1.77e-01, 1.77e-01, 3.8719, 0.0016);
 80029c6:	4cab      	ldr	r4, [pc, #684]	@ (8002c74 <main+0x67c>)
 80029c8:	463b      	mov	r3, r7
 80029ca:	ed9f 6b8d 	vldr	d6, [pc, #564]	@ 8002c00 <main+0x608>
 80029ce:	ed9f 5b8e 	vldr	d5, [pc, #568]	@ 8002c08 <main+0x610>
 80029d2:	ed9f 4b8f 	vldr	d4, [pc, #572]	@ 8002c10 <main+0x618>
 80029d6:	ed9f 3b8e 	vldr	d3, [pc, #568]	@ 8002c10 <main+0x618>
 80029da:	ed9f 2b8f 	vldr	d2, [pc, #572]	@ 8002c18 <main+0x620>
 80029de:	ed9f 1b90 	vldr	d1, [pc, #576]	@ 8002c20 <main+0x628>
 80029e2:	ed9f 0b91 	vldr	d0, [pc, #580]	@ 8002c28 <main+0x630>
 80029e6:	4618      	mov	r0, r3
 80029e8:	f7ff f930 	bl	8001c4c <create_prismatic_motor>
 80029ec:	4625      	mov	r5, r4
 80029ee:	463c      	mov	r4, r7
 80029f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029fc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002a00:	e885 0003 	stmia.w	r5, {r0, r1}
	Rev_motor = create_motor(1.88E-01, 6.91E-03, 7.36E-01, 1.63E+00, 1.63E+00 * 7.36E-01, 5.13E-01, 3.37E-04);
 8002a04:	4c9c      	ldr	r4, [pc, #624]	@ (8002c78 <main+0x680>)
 8002a06:	463b      	mov	r3, r7
 8002a08:	ed9f 6b89 	vldr	d6, [pc, #548]	@ 8002c30 <main+0x638>
 8002a0c:	ed9f 5b8a 	vldr	d5, [pc, #552]	@ 8002c38 <main+0x640>
 8002a10:	ed9f 4b8b 	vldr	d4, [pc, #556]	@ 8002c40 <main+0x648>
 8002a14:	ed9f 3b8c 	vldr	d3, [pc, #560]	@ 8002c48 <main+0x650>
 8002a18:	ed9f 2b8d 	vldr	d2, [pc, #564]	@ 8002c50 <main+0x658>
 8002a1c:	ed9f 1b8e 	vldr	d1, [pc, #568]	@ 8002c58 <main+0x660>
 8002a20:	ed9f 0b8f 	vldr	d0, [pc, #572]	@ 8002c60 <main+0x668>
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7ff f952 	bl	8001cce <create_motor>
 8002a2a:	4625      	mov	r5, r4
 8002a2c:	463c      	mov	r4, r7
 8002a2e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a30:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a32:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a34:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a3a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002a3e:	e885 0003 	stmia.w	r5, {r0, r1}

	// Prismatic Position
	Pris_posi_PID.Kp = 0.3;
 8002a42:	4b8e      	ldr	r3, [pc, #568]	@ (8002c7c <main+0x684>)
 8002a44:	4a8e      	ldr	r2, [pc, #568]	@ (8002c80 <main+0x688>)
 8002a46:	619a      	str	r2, [r3, #24]
	Pris_posi_PID.Ki = 0.01;
 8002a48:	4b8c      	ldr	r3, [pc, #560]	@ (8002c7c <main+0x684>)
 8002a4a:	4a8e      	ldr	r2, [pc, #568]	@ (8002c84 <main+0x68c>)
 8002a4c:	61da      	str	r2, [r3, #28]
	Pris_posi_PID.Kd = 0.3;
 8002a4e:	4b8b      	ldr	r3, [pc, #556]	@ (8002c7c <main+0x684>)
 8002a50:	4a8b      	ldr	r2, [pc, #556]	@ (8002c80 <main+0x688>)
 8002a52:	621a      	str	r2, [r3, #32]
	arm_pid_init_f32(&Pris_posi_PID, 0);
 8002a54:	2100      	movs	r1, #0
 8002a56:	4889      	ldr	r0, [pc, #548]	@ (8002c7c <main+0x684>)
 8002a58:	f009 ffa4 	bl	800c9a4 <arm_pid_init_f32>

	// Prismatic Velocity
	Pris_velo_PID.Kp = 0.08;
 8002a5c:	4b8a      	ldr	r3, [pc, #552]	@ (8002c88 <main+0x690>)
 8002a5e:	4a8b      	ldr	r2, [pc, #556]	@ (8002c8c <main+0x694>)
 8002a60:	619a      	str	r2, [r3, #24]
	Pris_velo_PID.Ki = 0.01;
 8002a62:	4b89      	ldr	r3, [pc, #548]	@ (8002c88 <main+0x690>)
 8002a64:	4a87      	ldr	r2, [pc, #540]	@ (8002c84 <main+0x68c>)
 8002a66:	61da      	str	r2, [r3, #28]
	Pris_velo_PID.Kd = 0;
 8002a68:	4b87      	ldr	r3, [pc, #540]	@ (8002c88 <main+0x690>)
 8002a6a:	f04f 0200 	mov.w	r2, #0
 8002a6e:	621a      	str	r2, [r3, #32]
	arm_pid_init_f32(&Pris_velo_PID, 0);
 8002a70:	2100      	movs	r1, #0
 8002a72:	4885      	ldr	r0, [pc, #532]	@ (8002c88 <main+0x690>)
 8002a74:	f009 ff96 	bl	800c9a4 <arm_pid_init_f32>

	// Revolute Position
	Rev_posi_PID.Kp = 2.5;
 8002a78:	4b85      	ldr	r3, [pc, #532]	@ (8002c90 <main+0x698>)
 8002a7a:	4a86      	ldr	r2, [pc, #536]	@ (8002c94 <main+0x69c>)
 8002a7c:	619a      	str	r2, [r3, #24]
	Rev_posi_PID.Ki = 0.2;
 8002a7e:	4b84      	ldr	r3, [pc, #528]	@ (8002c90 <main+0x698>)
 8002a80:	4a85      	ldr	r2, [pc, #532]	@ (8002c98 <main+0x6a0>)
 8002a82:	61da      	str	r2, [r3, #28]
	Rev_posi_PID.Kd = 1.0;
 8002a84:	4b82      	ldr	r3, [pc, #520]	@ (8002c90 <main+0x698>)
 8002a86:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002a8a:	621a      	str	r2, [r3, #32]
	arm_pid_init_f32(&Rev_posi_PID, 0);
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	4880      	ldr	r0, [pc, #512]	@ (8002c90 <main+0x698>)
 8002a90:	f009 ff88 	bl	800c9a4 <arm_pid_init_f32>

	// Revolute Velocity
	Rev_velo_PID.Kp = 2.0;
 8002a94:	4b81      	ldr	r3, [pc, #516]	@ (8002c9c <main+0x6a4>)
 8002a96:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002a9a:	619a      	str	r2, [r3, #24]
	Rev_velo_PID.Ki = 0.1;
 8002a9c:	4b7f      	ldr	r3, [pc, #508]	@ (8002c9c <main+0x6a4>)
 8002a9e:	4a80      	ldr	r2, [pc, #512]	@ (8002ca0 <main+0x6a8>)
 8002aa0:	61da      	str	r2, [r3, #28]
	Rev_velo_PID.Kd = 0;
 8002aa2:	4b7e      	ldr	r3, [pc, #504]	@ (8002c9c <main+0x6a4>)
 8002aa4:	f04f 0200 	mov.w	r2, #0
 8002aa8:	621a      	str	r2, [r3, #32]
	arm_pid_init_f32(&Rev_velo_PID, 0);
 8002aaa:	2100      	movs	r1, #0
 8002aac:	487b      	ldr	r0, [pc, #492]	@ (8002c9c <main+0x6a4>)
 8002aae:	f009 ff79 	bl	800c9a4 <arm_pid_init_f32>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		HAL_ADC_Start(&hadc1);
 8002ab2:	487c      	ldr	r0, [pc, #496]	@ (8002ca4 <main+0x6ac>)
 8002ab4:	f002 fb74 	bl	80051a0 <HAL_ADC_Start>
		HAL_ADC_Start(&hadc2);
 8002ab8:	487b      	ldr	r0, [pc, #492]	@ (8002ca8 <main+0x6b0>)
 8002aba:	f002 fb71 	bl	80051a0 <HAL_ADC_Start>
		adc_1 = HAL_ADC_GetValue(&hadc1);
 8002abe:	4879      	ldr	r0, [pc, #484]	@ (8002ca4 <main+0x6ac>)
 8002ac0:	f002 fc52 	bl	8005368 <HAL_ADC_GetValue>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	b29a      	uxth	r2, r3
 8002ac8:	4b78      	ldr	r3, [pc, #480]	@ (8002cac <main+0x6b4>)
 8002aca:	801a      	strh	r2, [r3, #0]
		adc_2 = HAL_ADC_GetValue(&hadc2);
 8002acc:	4876      	ldr	r0, [pc, #472]	@ (8002ca8 <main+0x6b0>)
 8002ace:	f002 fc4b 	bl	8005368 <HAL_ADC_GetValue>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	b29a      	uxth	r2, r3
 8002ad6:	4b76      	ldr	r3, [pc, #472]	@ (8002cb0 <main+0x6b8>)
 8002ad8:	801a      	strh	r2, [r3, #0]
		QEIReadRaw3 = __HAL_TIM_GET_COUNTER(&htim3);
 8002ada:	4b76      	ldr	r3, [pc, #472]	@ (8002cb4 <main+0x6bc>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae0:	4a75      	ldr	r2, [pc, #468]	@ (8002cb8 <main+0x6c0>)
 8002ae2:	6013      	str	r3, [r2, #0]
		QEIReadRaw4 = __HAL_TIM_GET_COUNTER(&htim4);
 8002ae4:	4b75      	ldr	r3, [pc, #468]	@ (8002cbc <main+0x6c4>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aea:	4a75      	ldr	r2, [pc, #468]	@ (8002cc0 <main+0x6c8>)
 8002aec:	6013      	str	r3, [r2, #0]

		Modbus_Protocal_Worker();
 8002aee:	f7fe fe39 	bl	8001764 <Modbus_Protocal_Worker>

		uint32_t currentTick = HAL_GetTick();
 8002af2:	f001 ff81 	bl	80049f8 <HAL_GetTick>
 8002af6:	6438      	str	r0, [r7, #64]	@ 0x40
		float dt = (currentTick - lastTick) / 1000.0f;
 8002af8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002afa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	ee07 3a90 	vmov	s15, r3
 8002b02:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002b06:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8002cc4 <main+0x6cc>
 8002b0a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b0e:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		if (dt >= 0.001f) {
 8002b12:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002b16:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8002cc8 <main+0x6d0>
 8002b1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b22:	f2c0 825a 	blt.w	8002fda <main+0x9e2>
			Encoder_Update(&encoder1, dt);
 8002b26:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8002b2a:	4868      	ldr	r0, [pc, #416]	@ (8002ccc <main+0x6d4>)
 8002b2c:	f7fe f9da 	bl	8000ee4 <Encoder_Update>
			Encoder_Update(&encoder2, dt);
 8002b30:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8002b34:	4866      	ldr	r0, [pc, #408]	@ (8002cd0 <main+0x6d8>)
 8002b36:	f7fe f9d5 	bl	8000ee4 <Encoder_Update>
			lastTick = currentTick;
 8002b3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b3c:	657b      	str	r3, [r7, #84]	@ 0x54

			p1 = Encoder_GetPosition_mm(&encoder1);
 8002b3e:	4863      	ldr	r0, [pc, #396]	@ (8002ccc <main+0x6d4>)
 8002b40:	f7fe fab3 	bl	80010aa <Encoder_GetPosition_mm>
 8002b44:	eef0 7a40 	vmov.f32	s15, s0
 8002b48:	4b62      	ldr	r3, [pc, #392]	@ (8002cd4 <main+0x6dc>)
 8002b4a:	edc3 7a00 	vstr	s15, [r3]
			v1 = Encoder_GetVelocity(&encoder1);
 8002b4e:	485f      	ldr	r0, [pc, #380]	@ (8002ccc <main+0x6d4>)
 8002b50:	f7fe fa8d 	bl	800106e <Encoder_GetVelocity>
 8002b54:	eef0 7a40 	vmov.f32	s15, s0
 8002b58:	4b5f      	ldr	r3, [pc, #380]	@ (8002cd8 <main+0x6e0>)
 8002b5a:	edc3 7a00 	vstr	s15, [r3]
			a1 = Encoder_GetAcceleration(&encoder1);
 8002b5e:	485b      	ldr	r0, [pc, #364]	@ (8002ccc <main+0x6d4>)
 8002b60:	f7fe fa94 	bl	800108c <Encoder_GetAcceleration>
 8002b64:	eef0 7a40 	vmov.f32	s15, s0
 8002b68:	4b5c      	ldr	r3, [pc, #368]	@ (8002cdc <main+0x6e4>)
 8002b6a:	edc3 7a00 	vstr	s15, [r3]

			p2 = Encoder_GetPosition(&encoder2);
 8002b6e:	4858      	ldr	r0, [pc, #352]	@ (8002cd0 <main+0x6d8>)
 8002b70:	f7fe fa6e 	bl	8001050 <Encoder_GetPosition>
 8002b74:	eef0 7a40 	vmov.f32	s15, s0
 8002b78:	4b59      	ldr	r3, [pc, #356]	@ (8002ce0 <main+0x6e8>)
 8002b7a:	edc3 7a00 	vstr	s15, [r3]
			v2 = Encoder_GetVelocity(&encoder2);
 8002b7e:	4854      	ldr	r0, [pc, #336]	@ (8002cd0 <main+0x6d8>)
 8002b80:	f7fe fa75 	bl	800106e <Encoder_GetVelocity>
 8002b84:	eef0 7a40 	vmov.f32	s15, s0
 8002b88:	4b56      	ldr	r3, [pc, #344]	@ (8002ce4 <main+0x6ec>)
 8002b8a:	edc3 7a00 	vstr	s15, [r3]
			a2 = Encoder_GetAcceleration(&encoder2);
 8002b8e:	4850      	ldr	r0, [pc, #320]	@ (8002cd0 <main+0x6d8>)
 8002b90:	f7fe fa7c 	bl	800108c <Encoder_GetAcceleration>
 8002b94:	eef0 7a40 	vmov.f32	s15, s0
 8002b98:	4b53      	ldr	r3, [pc, #332]	@ (8002ce8 <main+0x6f0>)
 8002b9a:	edc3 7a00 	vstr	s15, [r3]

			Measurement_Pris[0] = Encoder_GetPosition_mm(&encoder1);
 8002b9e:	484b      	ldr	r0, [pc, #300]	@ (8002ccc <main+0x6d4>)
 8002ba0:	f7fe fa83 	bl	80010aa <Encoder_GetPosition_mm>
 8002ba4:	eef0 7a40 	vmov.f32	s15, s0
 8002ba8:	4b50      	ldr	r3, [pc, #320]	@ (8002cec <main+0x6f4>)
 8002baa:	edc3 7a00 	vstr	s15, [r3]
			Measurement_Pris[1] = Encoder_GetVelocity_mm(&encoder1);
 8002bae:	4847      	ldr	r0, [pc, #284]	@ (8002ccc <main+0x6d4>)
 8002bb0:	f7fe fa8a 	bl	80010c8 <Encoder_GetVelocity_mm>
 8002bb4:	eef0 7a40 	vmov.f32	s15, s0
 8002bb8:	4b4c      	ldr	r3, [pc, #304]	@ (8002cec <main+0x6f4>)
 8002bba:	edc3 7a01 	vstr	s15, [r3, #4]
			Measurement_Pris[2] = 0;
 8002bbe:	4b4b      	ldr	r3, [pc, #300]	@ (8002cec <main+0x6f4>)
 8002bc0:	f04f 0200 	mov.w	r2, #0
 8002bc4:	609a      	str	r2, [r3, #8]
			Measurement_Pris[3] = 0;
 8002bc6:	4b49      	ldr	r3, [pc, #292]	@ (8002cec <main+0x6f4>)
 8002bc8:	f04f 0200 	mov.w	r2, #0
 8002bcc:	60da      	str	r2, [r3, #12]
			Kalman_SetInput(&kf_pris, V_pris_velo_PID);
 8002bce:	4b48      	ldr	r3, [pc, #288]	@ (8002cf0 <main+0x6f8>)
 8002bd0:	edd3 7a00 	vldr	s15, [r3]
 8002bd4:	eeb0 0a67 	vmov.f32	s0, s15
 8002bd8:	4846      	ldr	r0, [pc, #280]	@ (8002cf4 <main+0x6fc>)
 8002bda:	f7fe fb86 	bl	80012ea <Kalman_SetInput>
			Kalman_Predict(&kf_pris);
 8002bde:	4845      	ldr	r0, [pc, #276]	@ (8002cf4 <main+0x6fc>)
 8002be0:	f7fe fb93 	bl	800130a <Kalman_Predict>
			Kalman_Update(&kf_pris, Measurement_Pris);
 8002be4:	4941      	ldr	r1, [pc, #260]	@ (8002cec <main+0x6f4>)
 8002be6:	4843      	ldr	r0, [pc, #268]	@ (8002cf4 <main+0x6fc>)
 8002be8:	f7fe fbdc 	bl	80013a4 <Kalman_Update>

			Measurement_Rev[0] = Encoder_GetPosition(&encoder2) / (100/30);
 8002bec:	4838      	ldr	r0, [pc, #224]	@ (8002cd0 <main+0x6d8>)
 8002bee:	f7fe fa2f 	bl	8001050 <Encoder_GetPosition>
 8002bf2:	eeb0 7a40 	vmov.f32	s14, s0
 8002bf6:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8002bfa:	e07d      	b.n	8002cf8 <main+0x700>
 8002bfc:	f3af 8000 	nop.w
 8002c00:	eb1c432d 	.word	0xeb1c432d
 8002c04:	3f5a36e2 	.word	0x3f5a36e2
 8002c08:	b50b0f28 	.word	0xb50b0f28
 8002c0c:	400ef9a6 	.word	0x400ef9a6
 8002c10:	9db22d0e 	.word	0x9db22d0e
 8002c14:	3fc6a7ef 	.word	0x3fc6a7ef
 8002c18:	00000000 	.word	0x00000000
 8002c1c:	3fec0000 	.word	0x3fec0000
 8002c20:	3c968944 	.word	0x3c968944
 8002c24:	3f3f969e 	.word	0x3f3f969e
 8002c28:	05857aff 	.word	0x05857aff
 8002c2c:	3f2e03f7 	.word	0x3f2e03f7
 8002c30:	fa8f7db7 	.word	0xfa8f7db7
 8002c34:	3f3615eb 	.word	0x3f3615eb
 8002c38:	f9db22d1 	.word	0xf9db22d1
 8002c3c:	3fe06a7e 	.word	0x3fe06a7e
 8002c40:	a7daa4fc 	.word	0xa7daa4fc
 8002c44:	3ff331e3 	.word	0x3ff331e3
 8002c48:	e147ae14 	.word	0xe147ae14
 8002c4c:	3ffa147a 	.word	0x3ffa147a
 8002c50:	df3b645a 	.word	0xdf3b645a
 8002c54:	3fe78d4f 	.word	0x3fe78d4f
 8002c58:	003eea21 	.word	0x003eea21
 8002c5c:	3f7c4da9 	.word	0x3f7c4da9
 8002c60:	4dd2f1aa 	.word	0x4dd2f1aa
 8002c64:	3fc81062 	.word	0x3fc81062
 8002c68:	20000ef0 	.word	0x20000ef0
 8002c6c:	3da3d70a 	.word	0x3da3d70a
 8002c70:	3df5c28f 	.word	0x3df5c28f
 8002c74:	20001218 	.word	0x20001218
 8002c78:	20001250 	.word	0x20001250
 8002c7c:	20000ac8 	.word	0x20000ac8
 8002c80:	3e99999a 	.word	0x3e99999a
 8002c84:	3c23d70a 	.word	0x3c23d70a
 8002c88:	20000b08 	.word	0x20000b08
 8002c8c:	3da3d70a 	.word	0x3da3d70a
 8002c90:	20000b48 	.word	0x20000b48
 8002c94:	40200000 	.word	0x40200000
 8002c98:	3e4ccccd 	.word	0x3e4ccccd
 8002c9c:	20000b84 	.word	0x20000b84
 8002ca0:	3dcccccd 	.word	0x3dcccccd
 8002ca4:	20000280 	.word	0x20000280
 8002ca8:	200002ec 	.word	0x200002ec
 8002cac:	2000044c 	.word	0x2000044c
 8002cb0:	2000044e 	.word	0x2000044e
 8002cb4:	200014b0 	.word	0x200014b0
 8002cb8:	200003c4 	.word	0x200003c4
 8002cbc:	2000157c 	.word	0x2000157c
 8002cc0:	200003c8 	.word	0x200003c8
 8002cc4:	447a0000 	.word	0x447a0000
 8002cc8:	3a83126f 	.word	0x3a83126f
 8002ccc:	2000035c 	.word	0x2000035c
 8002cd0:	20000390 	.word	0x20000390
 8002cd4:	20000430 	.word	0x20000430
 8002cd8:	20000434 	.word	0x20000434
 8002cdc:	20000438 	.word	0x20000438
 8002ce0:	2000043c 	.word	0x2000043c
 8002ce4:	20000440 	.word	0x20000440
 8002ce8:	20000444 	.word	0x20000444
 8002cec:	20001288 	.word	0x20001288
 8002cf0:	20000b34 	.word	0x20000b34
 8002cf4:	20000bcc 	.word	0x20000bcc
 8002cf8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002cfc:	4b96      	ldr	r3, [pc, #600]	@ (8002f58 <main+0x960>)
 8002cfe:	edc3 7a00 	vstr	s15, [r3]
			Measurement_Rev[1] = Encoder_GetVelocity(&encoder2) / (100/30);
 8002d02:	4896      	ldr	r0, [pc, #600]	@ (8002f5c <main+0x964>)
 8002d04:	f7fe f9b3 	bl	800106e <Encoder_GetVelocity>
 8002d08:	eeb0 7a40 	vmov.f32	s14, s0
 8002d0c:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8002d10:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d14:	4b90      	ldr	r3, [pc, #576]	@ (8002f58 <main+0x960>)
 8002d16:	edc3 7a01 	vstr	s15, [r3, #4]
			Measurement_Rev[2] = 0;
 8002d1a:	4b8f      	ldr	r3, [pc, #572]	@ (8002f58 <main+0x960>)
 8002d1c:	f04f 0200 	mov.w	r2, #0
 8002d20:	609a      	str	r2, [r3, #8]
			Measurement_Rev[3] = 0;
 8002d22:	4b8d      	ldr	r3, [pc, #564]	@ (8002f58 <main+0x960>)
 8002d24:	f04f 0200 	mov.w	r2, #0
 8002d28:	60da      	str	r2, [r3, #12]
			Kalman_SetInput(&kf_rev, V_rev_velo_PID);
 8002d2a:	4b8d      	ldr	r3, [pc, #564]	@ (8002f60 <main+0x968>)
 8002d2c:	edd3 7a00 	vldr	s15, [r3]
 8002d30:	eeb0 0a67 	vmov.f32	s0, s15
 8002d34:	488b      	ldr	r0, [pc, #556]	@ (8002f64 <main+0x96c>)
 8002d36:	f7fe fad8 	bl	80012ea <Kalman_SetInput>
			Kalman_Predict(&kf_rev);
 8002d3a:	488a      	ldr	r0, [pc, #552]	@ (8002f64 <main+0x96c>)
 8002d3c:	f7fe fae5 	bl	800130a <Kalman_Predict>
			Kalman_Update(&kf_rev, Measurement_Rev);
 8002d40:	4985      	ldr	r1, [pc, #532]	@ (8002f58 <main+0x960>)
 8002d42:	4888      	ldr	r0, [pc, #544]	@ (8002f64 <main+0x96c>)
 8002d44:	f7fe fb2e 	bl	80013a4 <Kalman_Update>

			Revolute_dis();
 8002d48:	f000 fd6e 	bl	8003828 <Revolute_dis>
			count_Tim2 += 1;
 8002d4c:	4b86      	ldr	r3, [pc, #536]	@ (8002f68 <main+0x970>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	3301      	adds	r3, #1
 8002d52:	4a85      	ldr	r2, [pc, #532]	@ (8002f68 <main+0x970>)
 8002d54:	6013      	str	r3, [r2, #0]
			// Velocity Control Prismatic
			velocity_pris = Encoder_GetVelocity_mm(&encoder1);
 8002d56:	4885      	ldr	r0, [pc, #532]	@ (8002f6c <main+0x974>)
 8002d58:	f7fe f9b6 	bl	80010c8 <Encoder_GetVelocity_mm>
 8002d5c:	eef0 7a40 	vmov.f32	s15, s0
 8002d60:	4b83      	ldr	r3, [pc, #524]	@ (8002f70 <main+0x978>)
 8002d62:	edc3 7a00 	vstr	s15, [r3]
//			setvelocity_pris = GetTrajectoryVelocity(&Prismatic[current_segment], t_global) + V_pris_posi_PID;
			setvelocity_pris = vel_pris + V_pris_posi_PID;
 8002d66:	4b83      	ldr	r3, [pc, #524]	@ (8002f74 <main+0x97c>)
 8002d68:	ed93 7a00 	vldr	s14, [r3]
 8002d6c:	4b82      	ldr	r3, [pc, #520]	@ (8002f78 <main+0x980>)
 8002d6e:	edd3 7a00 	vldr	s15, [r3]
 8002d72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d76:	4b81      	ldr	r3, [pc, #516]	@ (8002f7c <main+0x984>)
 8002d78:	edc3 7a00 	vstr	s15, [r3]
			delta_velo_pris = setvelocity_pris - velocity_pris;
 8002d7c:	4b7f      	ldr	r3, [pc, #508]	@ (8002f7c <main+0x984>)
 8002d7e:	ed93 7a00 	vldr	s14, [r3]
 8002d82:	4b7b      	ldr	r3, [pc, #492]	@ (8002f70 <main+0x978>)
 8002d84:	edd3 7a00 	vldr	s15, [r3]
 8002d88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d8c:	4b7c      	ldr	r3, [pc, #496]	@ (8002f80 <main+0x988>)
 8002d8e:	edc3 7a00 	vstr	s15, [r3]
//			delta_velo_pris = setvelocity_pris - kf_pris.x_data[1];
			V_pris_velo_PID = Prismatic_velocity_control(delta_velo_pris);
 8002d92:	4b7b      	ldr	r3, [pc, #492]	@ (8002f80 <main+0x988>)
 8002d94:	edd3 7a00 	vldr	s15, [r3]
 8002d98:	eeb0 0a67 	vmov.f32	s0, s15
 8002d9c:	f000 fb60 	bl	8003460 <Prismatic_velocity_control>
 8002da0:	eef0 7a40 	vmov.f32	s15, s0
 8002da4:	4b77      	ldr	r3, [pc, #476]	@ (8002f84 <main+0x98c>)
 8002da6:	edc3 7a00 	vstr	s15, [r3]

			// Velocity Control revolute
			velocity_rev = Encoder_GetVelocity(&encoder2) / (100.0 / 30.0);
 8002daa:	486c      	ldr	r0, [pc, #432]	@ (8002f5c <main+0x964>)
 8002dac:	f7fe f95f 	bl	800106e <Encoder_GetVelocity>
 8002db0:	ee10 3a10 	vmov	r3, s0
 8002db4:	4618      	mov	r0, r3
 8002db6:	f7fd fb93 	bl	80004e0 <__aeabi_f2d>
 8002dba:	a361      	add	r3, pc, #388	@ (adr r3, 8002f40 <main+0x948>)
 8002dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dc0:	f7fd fd10 	bl	80007e4 <__aeabi_ddiv>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	460b      	mov	r3, r1
 8002dc8:	4610      	mov	r0, r2
 8002dca:	4619      	mov	r1, r3
 8002dcc:	f7fd fe7a 	bl	8000ac4 <__aeabi_d2f>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	4a6d      	ldr	r2, [pc, #436]	@ (8002f88 <main+0x990>)
 8002dd4:	6013      	str	r3, [r2, #0]
//			setvelocity_rev = GetTrajectoryVelocity(&Revolute[current_segment], t_global) + V_rev_posi_PID;
			setvelocity_rev = vel_rev + V_rev_posi_PID;
 8002dd6:	4b6d      	ldr	r3, [pc, #436]	@ (8002f8c <main+0x994>)
 8002dd8:	ed93 7a00 	vldr	s14, [r3]
 8002ddc:	4b6c      	ldr	r3, [pc, #432]	@ (8002f90 <main+0x998>)
 8002dde:	edd3 7a00 	vldr	s15, [r3]
 8002de2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002de6:	4b6b      	ldr	r3, [pc, #428]	@ (8002f94 <main+0x99c>)
 8002de8:	edc3 7a00 	vstr	s15, [r3]
//			delta_velo_rev = setvelocity_rev - velocity_rev;
			delta_velo_rev = setvelocity_rev - kf_rev.x_data[1];
 8002dec:	4b69      	ldr	r3, [pc, #420]	@ (8002f94 <main+0x99c>)
 8002dee:	ed93 7a00 	vldr	s14, [r3]
 8002df2:	4b5c      	ldr	r3, [pc, #368]	@ (8002f64 <main+0x96c>)
 8002df4:	edd3 7a8e 	vldr	s15, [r3, #568]	@ 0x238
 8002df8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dfc:	4b66      	ldr	r3, [pc, #408]	@ (8002f98 <main+0x9a0>)
 8002dfe:	edc3 7a00 	vstr	s15, [r3]
			V_rev_velo_PID = Revolute_velocity_control(delta_velo_rev);
 8002e02:	4b65      	ldr	r3, [pc, #404]	@ (8002f98 <main+0x9a0>)
 8002e04:	edd3 7a00 	vldr	s15, [r3]
 8002e08:	eeb0 0a67 	vmov.f32	s0, s15
 8002e0c:	f000 fc4e 	bl	80036ac <Revolute_velocity_control>
 8002e10:	eef0 7a40 	vmov.f32	s15, s0
 8002e14:	4b52      	ldr	r3, [pc, #328]	@ (8002f60 <main+0x968>)
 8002e16:	edc3 7a00 	vstr	s15, [r3]
			if (count_Tim2 >= 10) {
 8002e1a:	4b53      	ldr	r3, [pc, #332]	@ (8002f68 <main+0x970>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	2b09      	cmp	r3, #9
 8002e20:	f340 80db 	ble.w	8002fda <main+0x9e2>
				// Position Control Prismatic
				position_pris = Encoder_GetPosition_mm(&encoder1);
 8002e24:	4851      	ldr	r0, [pc, #324]	@ (8002f6c <main+0x974>)
 8002e26:	f7fe f940 	bl	80010aa <Encoder_GetPosition_mm>
 8002e2a:	eef0 7a40 	vmov.f32	s15, s0
 8002e2e:	4b5b      	ldr	r3, [pc, #364]	@ (8002f9c <main+0x9a4>)
 8002e30:	edc3 7a00 	vstr	s15, [r3]
//				setposition_pris = GetTrajectoryPosition(&Prismatic[current_segment], t_global);
				setposition_pris = pos_pris;
 8002e34:	4b5a      	ldr	r3, [pc, #360]	@ (8002fa0 <main+0x9a8>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a5a      	ldr	r2, [pc, #360]	@ (8002fa4 <main+0x9ac>)
 8002e3a:	6013      	str	r3, [r2, #0]
				delta_posi_pris = setposition_pris - position_pris;
 8002e3c:	4b59      	ldr	r3, [pc, #356]	@ (8002fa4 <main+0x9ac>)
 8002e3e:	ed93 7a00 	vldr	s14, [r3]
 8002e42:	4b56      	ldr	r3, [pc, #344]	@ (8002f9c <main+0x9a4>)
 8002e44:	edd3 7a00 	vldr	s15, [r3]
 8002e48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e4c:	4b56      	ldr	r3, [pc, #344]	@ (8002fa8 <main+0x9b0>)
 8002e4e:	edc3 7a00 	vstr	s15, [r3]
				if (delta_posi_pris <= 0.1 && delta_posi_pris >= -0.1) {
 8002e52:	4b55      	ldr	r3, [pc, #340]	@ (8002fa8 <main+0x9b0>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7fd fb42 	bl	80004e0 <__aeabi_f2d>
 8002e5c:	a33a      	add	r3, pc, #232	@ (adr r3, 8002f48 <main+0x950>)
 8002e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e62:	f7fd fe11 	bl	8000a88 <__aeabi_dcmple>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d015      	beq.n	8002e98 <main+0x8a0>
 8002e6c:	4b4e      	ldr	r3, [pc, #312]	@ (8002fa8 <main+0x9b0>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4618      	mov	r0, r3
 8002e72:	f7fd fb35 	bl	80004e0 <__aeabi_f2d>
 8002e76:	a336      	add	r3, pc, #216	@ (adr r3, 8002f50 <main+0x958>)
 8002e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e7c:	f7fd fe0e 	bl	8000a9c <__aeabi_dcmpge>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d008      	beq.n	8002e98 <main+0x8a0>
					V_pris_posi_PID = 0;
 8002e86:	4b3c      	ldr	r3, [pc, #240]	@ (8002f78 <main+0x980>)
 8002e88:	f04f 0200 	mov.w	r2, #0
 8002e8c:	601a      	str	r2, [r3, #0]
					V_pris_velo_PID = 0;
 8002e8e:	4b3d      	ldr	r3, [pc, #244]	@ (8002f84 <main+0x98c>)
 8002e90:	f04f 0200 	mov.w	r2, #0
 8002e94:	601a      	str	r2, [r3, #0]
 8002e96:	e00b      	b.n	8002eb0 <main+0x8b8>
				} else {
					V_pris_posi_PID = Prismatic_position_control(delta_posi_pris);
 8002e98:	4b43      	ldr	r3, [pc, #268]	@ (8002fa8 <main+0x9b0>)
 8002e9a:	edd3 7a00 	vldr	s15, [r3]
 8002e9e:	eeb0 0a67 	vmov.f32	s0, s15
 8002ea2:	f000 fa65 	bl	8003370 <Prismatic_position_control>
 8002ea6:	eef0 7a40 	vmov.f32	s15, s0
 8002eaa:	4b33      	ldr	r3, [pc, #204]	@ (8002f78 <main+0x980>)
 8002eac:	edc3 7a00 	vstr	s15, [r3]
				}
//				V_pris_posi_PID = Prismatic_position_control(delta_posi_pris);

				// Position Control Revolute
				position_rev = Encoder_GetPosition(&encoder2) / (100.0 / 30.0);
 8002eb0:	482a      	ldr	r0, [pc, #168]	@ (8002f5c <main+0x964>)
 8002eb2:	f7fe f8cd 	bl	8001050 <Encoder_GetPosition>
 8002eb6:	ee10 3a10 	vmov	r3, s0
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7fd fb10 	bl	80004e0 <__aeabi_f2d>
 8002ec0:	a31f      	add	r3, pc, #124	@ (adr r3, 8002f40 <main+0x948>)
 8002ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ec6:	f7fd fc8d 	bl	80007e4 <__aeabi_ddiv>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	460b      	mov	r3, r1
 8002ece:	4610      	mov	r0, r2
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	f7fd fdf7 	bl	8000ac4 <__aeabi_d2f>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	4a34      	ldr	r2, [pc, #208]	@ (8002fac <main+0x9b4>)
 8002eda:	6013      	str	r3, [r2, #0]
//				setposition_rev = GetTrajectoryPosition(&Revolute[current_segment], t_global) + Rev_backlash.backlash_offset;
				setposition_rev = pos_rev;
 8002edc:	4b34      	ldr	r3, [pc, #208]	@ (8002fb0 <main+0x9b8>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a34      	ldr	r2, [pc, #208]	@ (8002fb4 <main+0x9bc>)
 8002ee2:	6013      	str	r3, [r2, #0]
//				Backlash_Update(&Rev_backlash, pos_rev, p2, v2);
				delta_posi_rev = setposition_rev - position_rev;
 8002ee4:	4b33      	ldr	r3, [pc, #204]	@ (8002fb4 <main+0x9bc>)
 8002ee6:	ed93 7a00 	vldr	s14, [r3]
 8002eea:	4b30      	ldr	r3, [pc, #192]	@ (8002fac <main+0x9b4>)
 8002eec:	edd3 7a00 	vldr	s15, [r3]
 8002ef0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ef4:	4b30      	ldr	r3, [pc, #192]	@ (8002fb8 <main+0x9c0>)
 8002ef6:	edc3 7a00 	vstr	s15, [r3]
				if (delta_posi_rev <= 0.1 && delta_posi_rev >= -0.1) {
 8002efa:	4b2f      	ldr	r3, [pc, #188]	@ (8002fb8 <main+0x9c0>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4618      	mov	r0, r3
 8002f00:	f7fd faee 	bl	80004e0 <__aeabi_f2d>
 8002f04:	a310      	add	r3, pc, #64	@ (adr r3, 8002f48 <main+0x950>)
 8002f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f0a:	f7fd fdbd 	bl	8000a88 <__aeabi_dcmple>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d053      	beq.n	8002fbc <main+0x9c4>
 8002f14:	4b28      	ldr	r3, [pc, #160]	@ (8002fb8 <main+0x9c0>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7fd fae1 	bl	80004e0 <__aeabi_f2d>
 8002f1e:	a30c      	add	r3, pc, #48	@ (adr r3, 8002f50 <main+0x958>)
 8002f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f24:	f7fd fdba 	bl	8000a9c <__aeabi_dcmpge>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d046      	beq.n	8002fbc <main+0x9c4>
					V_rev_posi_PID = 0;
 8002f2e:	4b18      	ldr	r3, [pc, #96]	@ (8002f90 <main+0x998>)
 8002f30:	f04f 0200 	mov.w	r2, #0
 8002f34:	601a      	str	r2, [r3, #0]
					V_rev_velo_PID = 0;
 8002f36:	4b0a      	ldr	r3, [pc, #40]	@ (8002f60 <main+0x968>)
 8002f38:	f04f 0200 	mov.w	r2, #0
 8002f3c:	601a      	str	r2, [r3, #0]
 8002f3e:	e049      	b.n	8002fd4 <main+0x9dc>
 8002f40:	aaaaaaab 	.word	0xaaaaaaab
 8002f44:	400aaaaa 	.word	0x400aaaaa
 8002f48:	9999999a 	.word	0x9999999a
 8002f4c:	3fb99999 	.word	0x3fb99999
 8002f50:	9999999a 	.word	0x9999999a
 8002f54:	bfb99999 	.word	0xbfb99999
 8002f58:	20001298 	.word	0x20001298
 8002f5c:	20000390 	.word	0x20000390
 8002f60:	20000bb0 	.word	0x20000bb0
 8002f64:	20000ef0 	.word	0x20000ef0
 8002f68:	20000ac4 	.word	0x20000ac4
 8002f6c:	2000035c 	.word	0x2000035c
 8002f70:	20000b2c 	.word	0x20000b2c
 8002f74:	200003d0 	.word	0x200003d0
 8002f78:	20000af4 	.word	0x20000af4
 8002f7c:	20000b30 	.word	0x20000b30
 8002f80:	20000b44 	.word	0x20000b44
 8002f84:	20000b34 	.word	0x20000b34
 8002f88:	20000ba8 	.word	0x20000ba8
 8002f8c:	200003d8 	.word	0x200003d8
 8002f90:	20000b74 	.word	0x20000b74
 8002f94:	20000bac 	.word	0x20000bac
 8002f98:	20000bc0 	.word	0x20000bc0
 8002f9c:	20000aec 	.word	0x20000aec
 8002fa0:	200003cc 	.word	0x200003cc
 8002fa4:	20000af0 	.word	0x20000af0
 8002fa8:	20000b04 	.word	0x20000b04
 8002fac:	20000b6c 	.word	0x20000b6c
 8002fb0:	200003d4 	.word	0x200003d4
 8002fb4:	20000b70 	.word	0x20000b70
 8002fb8:	20000b80 	.word	0x20000b80
				} else {
					V_rev_posi_PID = Revolute_position_control(delta_posi_rev);
 8002fbc:	4b84      	ldr	r3, [pc, #528]	@ (80031d0 <main+0xbd8>)
 8002fbe:	edd3 7a00 	vldr	s15, [r3]
 8002fc2:	eeb0 0a67 	vmov.f32	s0, s15
 8002fc6:	f000 faf9 	bl	80035bc <Revolute_position_control>
 8002fca:	eef0 7a40 	vmov.f32	s15, s0
 8002fce:	4b81      	ldr	r3, [pc, #516]	@ (80031d4 <main+0xbdc>)
 8002fd0:	edc3 7a00 	vstr	s15, [r3]
				}

				count_Tim2 = 0;
 8002fd4:	4b80      	ldr	r3, [pc, #512]	@ (80031d8 <main+0xbe0>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	601a      	str	r2, [r3, #0]
			}
		}

		t_global = HAL_GetTick() / 1000.0f;
 8002fda:	f001 fd0d 	bl	80049f8 <HAL_GetTick>
 8002fde:	ee07 0a90 	vmov	s15, r0
 8002fe2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002fe6:	eddf 6a7d 	vldr	s13, [pc, #500]	@ 80031dc <main+0xbe4>
 8002fea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002fee:	4b7c      	ldr	r3, [pc, #496]	@ (80031e0 <main+0xbe8>)
 8002ff0:	edc3 7a00 	vstr	s15, [r3]
		updateTrajectoryIfNeeded(t_global);
 8002ff4:	4b7a      	ldr	r3, [pc, #488]	@ (80031e0 <main+0xbe8>)
 8002ff6:	edd3 7a00 	vldr	s15, [r3]
 8002ffa:	eeb0 0a67 	vmov.f32	s0, s15
 8002ffe:	f000 fcfd 	bl	80039fc <updateTrajectoryIfNeeded>

		pos_pris = GetTrajectoryPosition(&currentPrismatic, t_global);
 8003002:	4b77      	ldr	r3, [pc, #476]	@ (80031e0 <main+0xbe8>)
 8003004:	edd3 7a00 	vldr	s15, [r3]
 8003008:	eeb0 0a67 	vmov.f32	s0, s15
 800300c:	4875      	ldr	r0, [pc, #468]	@ (80031e4 <main+0xbec>)
 800300e:	f7fe ff55 	bl	8001ebc <GetTrajectoryPosition>
 8003012:	eef0 7a40 	vmov.f32	s15, s0
 8003016:	4b74      	ldr	r3, [pc, #464]	@ (80031e8 <main+0xbf0>)
 8003018:	edc3 7a00 	vstr	s15, [r3]
		vel_pris = GetTrajectoryVelocity(&currentPrismatic, t_global);
 800301c:	4b70      	ldr	r3, [pc, #448]	@ (80031e0 <main+0xbe8>)
 800301e:	edd3 7a00 	vldr	s15, [r3]
 8003022:	eeb0 0a67 	vmov.f32	s0, s15
 8003026:	486f      	ldr	r0, [pc, #444]	@ (80031e4 <main+0xbec>)
 8003028:	f7ff f81e 	bl	8002068 <GetTrajectoryVelocity>
 800302c:	eef0 7a40 	vmov.f32	s15, s0
 8003030:	4b6e      	ldr	r3, [pc, #440]	@ (80031ec <main+0xbf4>)
 8003032:	edc3 7a00 	vstr	s15, [r3]
		pos_rev = GetTrajectoryPosition(&currentRevolute, t_global);
 8003036:	4b6a      	ldr	r3, [pc, #424]	@ (80031e0 <main+0xbe8>)
 8003038:	edd3 7a00 	vldr	s15, [r3]
 800303c:	eeb0 0a67 	vmov.f32	s0, s15
 8003040:	486b      	ldr	r0, [pc, #428]	@ (80031f0 <main+0xbf8>)
 8003042:	f7fe ff3b 	bl	8001ebc <GetTrajectoryPosition>
 8003046:	eef0 7a40 	vmov.f32	s15, s0
 800304a:	4b6a      	ldr	r3, [pc, #424]	@ (80031f4 <main+0xbfc>)
 800304c:	edc3 7a00 	vstr	s15, [r3]
		vel_rev = GetTrajectoryVelocity(&currentRevolute, t_global);
 8003050:	4b63      	ldr	r3, [pc, #396]	@ (80031e0 <main+0xbe8>)
 8003052:	edd3 7a00 	vldr	s15, [r3]
 8003056:	eeb0 0a67 	vmov.f32	s0, s15
 800305a:	4865      	ldr	r0, [pc, #404]	@ (80031f0 <main+0xbf8>)
 800305c:	f7ff f804 	bl	8002068 <GetTrajectoryVelocity>
 8003060:	eef0 7a40 	vmov.f32	s15, s0
 8003064:	4b64      	ldr	r3, [pc, #400]	@ (80031f8 <main+0xc00>)
 8003066:	edc3 7a00 	vstr	s15, [r3]

		if (current_index >= 2064 - 1) {
 800306a:	4b64      	ldr	r3, [pc, #400]	@ (80031fc <main+0xc04>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f640 020e 	movw	r2, #2062	@ 0x80e
 8003072:	4293      	cmp	r3, r2
 8003074:	dd0f      	ble.n	8003096 <main+0xa9e>
		    pos_pris = currentPrismatic.end_pos;
 8003076:	4b5b      	ldr	r3, [pc, #364]	@ (80031e4 <main+0xbec>)
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	4a5b      	ldr	r2, [pc, #364]	@ (80031e8 <main+0xbf0>)
 800307c:	6013      	str	r3, [r2, #0]
		    vel_pris = 0;
 800307e:	4b5b      	ldr	r3, [pc, #364]	@ (80031ec <main+0xbf4>)
 8003080:	f04f 0200 	mov.w	r2, #0
 8003084:	601a      	str	r2, [r3, #0]
		    pos_rev = currentRevolute.end_pos;
 8003086:	4b5a      	ldr	r3, [pc, #360]	@ (80031f0 <main+0xbf8>)
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	4a5a      	ldr	r2, [pc, #360]	@ (80031f4 <main+0xbfc>)
 800308c:	6013      	str	r3, [r2, #0]
		    vel_rev = 0;
 800308e:	4b5a      	ldr	r3, [pc, #360]	@ (80031f8 <main+0xc00>)
 8003090:	f04f 0200 	mov.w	r2, #0
 8003094:	601a      	str	r2, [r3, #0]
		}

		if (V_pris_velo_PID < 0) {
 8003096:	4b5a      	ldr	r3, [pc, #360]	@ (8003200 <main+0xc08>)
 8003098:	edd3 7a00 	vldr	s15, [r3]
 800309c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80030a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030a4:	d50b      	bpl.n	80030be <main+0xac6>
			DIR_24V = 0;
 80030a6:	4b57      	ldr	r3, [pc, #348]	@ (8003204 <main+0xc0c>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	601a      	str	r2, [r3, #0]
			V_absoulte_pris = fabsf(V_pris_velo_PID);
 80030ac:	4b54      	ldr	r3, [pc, #336]	@ (8003200 <main+0xc08>)
 80030ae:	edd3 7a00 	vldr	s15, [r3]
 80030b2:	eef0 7ae7 	vabs.f32	s15, s15
 80030b6:	4b54      	ldr	r3, [pc, #336]	@ (8003208 <main+0xc10>)
 80030b8:	edc3 7a00 	vstr	s15, [r3]
 80030bc:	e00e      	b.n	80030dc <main+0xae4>
		} else if (V_pris_velo_PID > 0) {
 80030be:	4b50      	ldr	r3, [pc, #320]	@ (8003200 <main+0xc08>)
 80030c0:	edd3 7a00 	vldr	s15, [r3]
 80030c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80030c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030cc:	dd06      	ble.n	80030dc <main+0xae4>
			DIR_24V = 1;
 80030ce:	4b4d      	ldr	r3, [pc, #308]	@ (8003204 <main+0xc0c>)
 80030d0:	2201      	movs	r2, #1
 80030d2:	601a      	str	r2, [r3, #0]
			V_absoulte_pris = V_pris_velo_PID;
 80030d4:	4b4a      	ldr	r3, [pc, #296]	@ (8003200 <main+0xc08>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a4b      	ldr	r2, [pc, #300]	@ (8003208 <main+0xc10>)
 80030da:	6013      	str	r3, [r2, #0]
		}
		pwm_pris_velo = voltage_to_pwm(V_absoulte_pris);
 80030dc:	4b4a      	ldr	r3, [pc, #296]	@ (8003208 <main+0xc10>)
 80030de:	edd3 7a00 	vldr	s15, [r3]
 80030e2:	eeb0 0a67 	vmov.f32	s0, s15
 80030e6:	f000 fb7f 	bl	80037e8 <voltage_to_pwm>
 80030ea:	eef0 7a40 	vmov.f32	s15, s0
 80030ee:	4b47      	ldr	r3, [pc, #284]	@ (800320c <main+0xc14>)
 80030f0:	edc3 7a00 	vstr	s15, [r3]
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, DIR_24V);
 80030f4:	4b43      	ldr	r3, [pc, #268]	@ (8003204 <main+0xc0c>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	461a      	mov	r2, r3
 80030fc:	2102      	movs	r1, #2
 80030fe:	4844      	ldr	r0, [pc, #272]	@ (8003210 <main+0xc18>)
 8003100:	f003 fd14 	bl	8006b2c <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim20,TIM_CHANNEL_1,pwm_pris_velo);
 8003104:	4b41      	ldr	r3, [pc, #260]	@ (800320c <main+0xc14>)
 8003106:	edd3 7a00 	vldr	s15, [r3]
 800310a:	4b42      	ldr	r3, [pc, #264]	@ (8003214 <main+0xc1c>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003112:	ee17 2a90 	vmov	r2, s15
 8003116:	635a      	str	r2, [r3, #52]	@ 0x34

		if (V_rev_velo_PID < 0) {
 8003118:	4b3f      	ldr	r3, [pc, #252]	@ (8003218 <main+0xc20>)
 800311a:	edd3 7a00 	vldr	s15, [r3]
 800311e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003126:	d50b      	bpl.n	8003140 <main+0xb48>
			DIR_18V = 0;
 8003128:	4b3c      	ldr	r3, [pc, #240]	@ (800321c <main+0xc24>)
 800312a:	2200      	movs	r2, #0
 800312c:	601a      	str	r2, [r3, #0]
			V_absolute_rev = fabsf(V_rev_velo_PID);
 800312e:	4b3a      	ldr	r3, [pc, #232]	@ (8003218 <main+0xc20>)
 8003130:	edd3 7a00 	vldr	s15, [r3]
 8003134:	eef0 7ae7 	vabs.f32	s15, s15
 8003138:	4b39      	ldr	r3, [pc, #228]	@ (8003220 <main+0xc28>)
 800313a:	edc3 7a00 	vstr	s15, [r3]
 800313e:	e00e      	b.n	800315e <main+0xb66>
		} else if (V_rev_velo_PID > 0) {
 8003140:	4b35      	ldr	r3, [pc, #212]	@ (8003218 <main+0xc20>)
 8003142:	edd3 7a00 	vldr	s15, [r3]
 8003146:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800314a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800314e:	dd06      	ble.n	800315e <main+0xb66>
			DIR_18V = 1;
 8003150:	4b32      	ldr	r3, [pc, #200]	@ (800321c <main+0xc24>)
 8003152:	2201      	movs	r2, #1
 8003154:	601a      	str	r2, [r3, #0]
			V_absolute_rev = V_rev_velo_PID;
 8003156:	4b30      	ldr	r3, [pc, #192]	@ (8003218 <main+0xc20>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a31      	ldr	r2, [pc, #196]	@ (8003220 <main+0xc28>)
 800315c:	6013      	str	r3, [r2, #0]
		}
		V_plant = V_absolute_rev + voltage_dis_rev;
 800315e:	4b30      	ldr	r3, [pc, #192]	@ (8003220 <main+0xc28>)
 8003160:	ed93 7a00 	vldr	s14, [r3]
 8003164:	4b2f      	ldr	r3, [pc, #188]	@ (8003224 <main+0xc2c>)
 8003166:	edd3 7a00 	vldr	s15, [r3]
 800316a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800316e:	4b2e      	ldr	r3, [pc, #184]	@ (8003228 <main+0xc30>)
 8003170:	edc3 7a00 	vstr	s15, [r3]
		if (V_plant > 18) {
 8003174:	4b2c      	ldr	r3, [pc, #176]	@ (8003228 <main+0xc30>)
 8003176:	edd3 7a00 	vldr	s15, [r3]
 800317a:	eeb3 7a02 	vmov.f32	s14, #50	@ 0x41900000  18.0
 800317e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003186:	dd02      	ble.n	800318e <main+0xb96>
			V_plant = 18;
 8003188:	4b27      	ldr	r3, [pc, #156]	@ (8003228 <main+0xc30>)
 800318a:	4a28      	ldr	r2, [pc, #160]	@ (800322c <main+0xc34>)
 800318c:	601a      	str	r2, [r3, #0]
		}
		pwm_rev_velo = (V_plant / 18) * 65535;
 800318e:	4b26      	ldr	r3, [pc, #152]	@ (8003228 <main+0xc30>)
 8003190:	ed93 7a00 	vldr	s14, [r3]
 8003194:	eef3 6a02 	vmov.f32	s13, #50	@ 0x41900000  18.0
 8003198:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800319c:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8003230 <main+0xc38>
 80031a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031a4:	4b23      	ldr	r3, [pc, #140]	@ (8003234 <main+0xc3c>)
 80031a6:	edc3 7a00 	vstr	s15, [r3]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, DIR_18V);
 80031aa:	4b1c      	ldr	r3, [pc, #112]	@ (800321c <main+0xc24>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	461a      	mov	r2, r3
 80031b2:	2140      	movs	r1, #64	@ 0x40
 80031b4:	4820      	ldr	r0, [pc, #128]	@ (8003238 <main+0xc40>)
 80031b6:	f003 fcb9 	bl	8006b2c <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim20,TIM_CHANNEL_3,pwm_rev_velo);
 80031ba:	4b1e      	ldr	r3, [pc, #120]	@ (8003234 <main+0xc3c>)
 80031bc:	edd3 7a00 	vldr	s15, [r3]
 80031c0:	4b14      	ldr	r3, [pc, #80]	@ (8003214 <main+0xc1c>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031c8:	ee17 2a90 	vmov	r2, s15
 80031cc:	63da      	str	r2, [r3, #60]	@ 0x3c
	while (1) {
 80031ce:	e470      	b.n	8002ab2 <main+0x4ba>
 80031d0:	20000b80 	.word	0x20000b80
 80031d4:	20000b74 	.word	0x20000b74
 80031d8:	20000ac4 	.word	0x20000ac4
 80031dc:	447a0000 	.word	0x447a0000
 80031e0:	200003dc 	.word	0x200003dc
 80031e4:	200003e0 	.word	0x200003e0
 80031e8:	200003cc 	.word	0x200003cc
 80031ec:	200003d0 	.word	0x200003d0
 80031f0:	20000404 	.word	0x20000404
 80031f4:	200003d4 	.word	0x200003d4
 80031f8:	200003d8 	.word	0x200003d8
 80031fc:	20000428 	.word	0x20000428
 8003200:	20000b34 	.word	0x20000b34
 8003204:	20000abc 	.word	0x20000abc
 8003208:	20000af8 	.word	0x20000af8
 800320c:	20000b38 	.word	0x20000b38
 8003210:	48000400 	.word	0x48000400
 8003214:	200017e0 	.word	0x200017e0
 8003218:	20000bb0 	.word	0x20000bb0
 800321c:	20000ab8 	.word	0x20000ab8
 8003220:	20000bc4 	.word	0x20000bc4
 8003224:	20000ac0 	.word	0x20000ac0
 8003228:	20000bc8 	.word	0x20000bc8
 800322c:	41900000 	.word	0x41900000
 8003230:	477fff00 	.word	0x477fff00
 8003234:	20000bb4 	.word	0x20000bb4
 8003238:	48000800 	.word	0x48000800

0800323c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b094      	sub	sp, #80	@ 0x50
 8003240:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003242:	f107 0318 	add.w	r3, r7, #24
 8003246:	2238      	movs	r2, #56	@ 0x38
 8003248:	2100      	movs	r1, #0
 800324a:	4618      	mov	r0, r3
 800324c:	f00a f8a0 	bl	800d390 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003250:	1d3b      	adds	r3, r7, #4
 8003252:	2200      	movs	r2, #0
 8003254:	601a      	str	r2, [r3, #0]
 8003256:	605a      	str	r2, [r3, #4]
 8003258:	609a      	str	r2, [r3, #8]
 800325a:	60da      	str	r2, [r3, #12]
 800325c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800325e:	2000      	movs	r0, #0
 8003260:	f003 fc94 	bl	8006b8c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003264:	2302      	movs	r3, #2
 8003266:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003268:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800326c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800326e:	2340      	movs	r3, #64	@ 0x40
 8003270:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003272:	2302      	movs	r3, #2
 8003274:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003276:	2302      	movs	r3, #2
 8003278:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800327a:	2304      	movs	r3, #4
 800327c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800327e:	2355      	movs	r3, #85	@ 0x55
 8003280:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003282:	2302      	movs	r3, #2
 8003284:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003286:	2302      	movs	r3, #2
 8003288:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800328a:	2302      	movs	r3, #2
 800328c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800328e:	f107 0318 	add.w	r3, r7, #24
 8003292:	4618      	mov	r0, r3
 8003294:	f003 fd2e 	bl	8006cf4 <HAL_RCC_OscConfig>
 8003298:	4603      	mov	r3, r0
 800329a:	2b00      	cmp	r3, #0
 800329c:	d001      	beq.n	80032a2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800329e:	f000 fc2d 	bl	8003afc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80032a2:	230f      	movs	r3, #15
 80032a4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80032a6:	2303      	movs	r3, #3
 80032a8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80032aa:	2300      	movs	r3, #0
 80032ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80032ae:	2300      	movs	r3, #0
 80032b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80032b2:	2300      	movs	r3, #0
 80032b4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80032b6:	1d3b      	adds	r3, r7, #4
 80032b8:	2104      	movs	r1, #4
 80032ba:	4618      	mov	r0, r3
 80032bc:	f004 f82c 	bl	8007318 <HAL_RCC_ClockConfig>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d001      	beq.n	80032ca <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80032c6:	f000 fc19 	bl	8003afc <Error_Handler>
  }
}
 80032ca:	bf00      	nop
 80032cc:	3750      	adds	r7, #80	@ 0x50
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
	...

080032d4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	4603      	mov	r3, r0
 80032dc:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_9) {
 80032de:	88fb      	ldrh	r3, [r7, #6]
 80032e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032e4:	d103      	bne.n	80032ee <HAL_GPIO_EXTI_Callback+0x1a>
		State = 9;
 80032e6:	4b1c      	ldr	r3, [pc, #112]	@ (8003358 <HAL_GPIO_EXTI_Callback+0x84>)
 80032e8:	2209      	movs	r2, #9
 80032ea:	601a      	str	r2, [r3, #0]
	} else if (GPIO_Pin == GPIO_PIN_14) {
		State = 14;
	} else if (GPIO_Pin == GPIO_PIN_15) {
		State = 15;
	}
}
 80032ec:	e02e      	b.n	800334c <HAL_GPIO_EXTI_Callback+0x78>
	} else if (GPIO_Pin == GPIO_PIN_10) {
 80032ee:	88fb      	ldrh	r3, [r7, #6]
 80032f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032f4:	d103      	bne.n	80032fe <HAL_GPIO_EXTI_Callback+0x2a>
		State = 10;
 80032f6:	4b18      	ldr	r3, [pc, #96]	@ (8003358 <HAL_GPIO_EXTI_Callback+0x84>)
 80032f8:	220a      	movs	r2, #10
 80032fa:	601a      	str	r2, [r3, #0]
}
 80032fc:	e026      	b.n	800334c <HAL_GPIO_EXTI_Callback+0x78>
	} else if (GPIO_Pin == GPIO_PIN_11) {
 80032fe:	88fb      	ldrh	r3, [r7, #6]
 8003300:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003304:	d103      	bne.n	800330e <HAL_GPIO_EXTI_Callback+0x3a>
		State = 11;
 8003306:	4b14      	ldr	r3, [pc, #80]	@ (8003358 <HAL_GPIO_EXTI_Callback+0x84>)
 8003308:	220b      	movs	r2, #11
 800330a:	601a      	str	r2, [r3, #0]
}
 800330c:	e01e      	b.n	800334c <HAL_GPIO_EXTI_Callback+0x78>
	} else if (GPIO_Pin == GPIO_PIN_12) {
 800330e:	88fb      	ldrh	r3, [r7, #6]
 8003310:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003314:	d103      	bne.n	800331e <HAL_GPIO_EXTI_Callback+0x4a>
		State = 12;
 8003316:	4b10      	ldr	r3, [pc, #64]	@ (8003358 <HAL_GPIO_EXTI_Callback+0x84>)
 8003318:	220c      	movs	r2, #12
 800331a:	601a      	str	r2, [r3, #0]
}
 800331c:	e016      	b.n	800334c <HAL_GPIO_EXTI_Callback+0x78>
	} else if (GPIO_Pin == GPIO_PIN_13) {
 800331e:	88fb      	ldrh	r3, [r7, #6]
 8003320:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003324:	d103      	bne.n	800332e <HAL_GPIO_EXTI_Callback+0x5a>
		State = 13;
 8003326:	4b0c      	ldr	r3, [pc, #48]	@ (8003358 <HAL_GPIO_EXTI_Callback+0x84>)
 8003328:	220d      	movs	r2, #13
 800332a:	601a      	str	r2, [r3, #0]
}
 800332c:	e00e      	b.n	800334c <HAL_GPIO_EXTI_Callback+0x78>
	} else if (GPIO_Pin == GPIO_PIN_14) {
 800332e:	88fb      	ldrh	r3, [r7, #6]
 8003330:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003334:	d103      	bne.n	800333e <HAL_GPIO_EXTI_Callback+0x6a>
		State = 14;
 8003336:	4b08      	ldr	r3, [pc, #32]	@ (8003358 <HAL_GPIO_EXTI_Callback+0x84>)
 8003338:	220e      	movs	r2, #14
 800333a:	601a      	str	r2, [r3, #0]
}
 800333c:	e006      	b.n	800334c <HAL_GPIO_EXTI_Callback+0x78>
	} else if (GPIO_Pin == GPIO_PIN_15) {
 800333e:	88fb      	ldrh	r3, [r7, #6]
 8003340:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003344:	d102      	bne.n	800334c <HAL_GPIO_EXTI_Callback+0x78>
		State = 15;
 8003346:	4b04      	ldr	r3, [pc, #16]	@ (8003358 <HAL_GPIO_EXTI_Callback+0x84>)
 8003348:	220f      	movs	r2, #15
 800334a:	601a      	str	r2, [r3, #0]
}
 800334c:	bf00      	nop
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr
 8003358:	20000448 	.word	0x20000448

0800335c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
//	if (htim == &htim2) {
//		PS2_ReadData();
//	}
}
 8003364:	bf00      	nop
 8003366:	370c      	adds	r7, #12
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr

08003370 <Prismatic_position_control>:

float Prismatic_position_control(float delta_posi) {
 8003370:	b480      	push	{r7}
 8003372:	b087      	sub	sp, #28
 8003374:	af00      	add	r7, sp, #0
 8003376:	ed87 0a01 	vstr	s0, [r7, #4]
	int anti_windup;
	error_posi_pris[0] = delta_posi;
 800337a:	4a36      	ldr	r2, [pc, #216]	@ (8003454 <Prismatic_position_control+0xe4>)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6013      	str	r3, [r2, #0]
//	Pris_posi_PID.Kp = 1;
//	Pris_posi_PID.Kd = 1;

	if (error_posi_pris[0] < 0 && error_posi_pris[1] > 0) {
 8003380:	4b34      	ldr	r3, [pc, #208]	@ (8003454 <Prismatic_position_control+0xe4>)
 8003382:	edd3 7a00 	vldr	s15, [r3]
 8003386:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800338a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800338e:	d50a      	bpl.n	80033a6 <Prismatic_position_control+0x36>
 8003390:	4b30      	ldr	r3, [pc, #192]	@ (8003454 <Prismatic_position_control+0xe4>)
 8003392:	edd3 7a01 	vldr	s15, [r3, #4]
 8003396:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800339a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800339e:	dd02      	ble.n	80033a6 <Prismatic_position_control+0x36>
		anti_windup = 0;
 80033a0:	2300      	movs	r3, #0
 80033a2:	617b      	str	r3, [r7, #20]
 80033a4:	e014      	b.n	80033d0 <Prismatic_position_control+0x60>
	} else if (error_posi_pris[0] > 0 && error_posi_pris[1] < 0) {
 80033a6:	4b2b      	ldr	r3, [pc, #172]	@ (8003454 <Prismatic_position_control+0xe4>)
 80033a8:	edd3 7a00 	vldr	s15, [r3]
 80033ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80033b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033b4:	dd0a      	ble.n	80033cc <Prismatic_position_control+0x5c>
 80033b6:	4b27      	ldr	r3, [pc, #156]	@ (8003454 <Prismatic_position_control+0xe4>)
 80033b8:	edd3 7a01 	vldr	s15, [r3, #4]
 80033bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80033c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033c4:	d502      	bpl.n	80033cc <Prismatic_position_control+0x5c>
		anti_windup = 0;
 80033c6:	2300      	movs	r3, #0
 80033c8:	617b      	str	r3, [r7, #20]
 80033ca:	e001      	b.n	80033d0 <Prismatic_position_control+0x60>
	} else {
		anti_windup = 1;
 80033cc:	2301      	movs	r3, #1
 80033ce:	617b      	str	r3, [r7, #20]
 80033d0:	4b21      	ldr	r3, [pc, #132]	@ (8003458 <Prismatic_position_control+0xe8>)
 80033d2:	613b      	str	r3, [r7, #16]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	60fb      	str	r3, [r7, #12]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	ed93 7a00 	vldr	s14, [r3]
 80033de:	edd7 7a03 	vldr	s15, [r7, #12]
 80033e2:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	edd3 6a01 	vldr	s13, [r3, #4]
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	edd3 7a03 	vldr	s15, [r3, #12]
 80033f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 80033f6:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	edd3 6a02 	vldr	s13, [r3, #8]
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	edd3 7a04 	vldr	s15, [r3, #16]
 8003406:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800340a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8003414:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003418:	edc7 7a02 	vstr	s15, [r7, #8]

    /* Update state */
    S->state[1] = S->state[0];
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	68da      	ldr	r2, [r3, #12]
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	68fa      	ldr	r2, [r7, #12]
 8003428:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	68ba      	ldr	r2, [r7, #8]
 800342e:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8003430:	68bb      	ldr	r3, [r7, #8]
//		Pris_posi_PID.Ki = 0;
//	} else {
//		Pris_posi_PID.Ki = 1;
//	}

	V_pris_posi_PID = arm_pid_f32(&Pris_posi_PID, delta_posi);
 8003432:	4a0a      	ldr	r2, [pc, #40]	@ (800345c <Prismatic_position_control+0xec>)
 8003434:	6013      	str	r3, [r2, #0]

//	if (V_pris_posi_PID > 24) {
//		V_pris_posi_PID = 24;
//	}

	error_posi_pris[1] = error_posi_pris[0];
 8003436:	4b07      	ldr	r3, [pc, #28]	@ (8003454 <Prismatic_position_control+0xe4>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a06      	ldr	r2, [pc, #24]	@ (8003454 <Prismatic_position_control+0xe4>)
 800343c:	6053      	str	r3, [r2, #4]
	return V_pris_posi_PID;
 800343e:	4b07      	ldr	r3, [pc, #28]	@ (800345c <Prismatic_position_control+0xec>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	ee07 3a90 	vmov	s15, r3
}
 8003446:	eeb0 0a67 	vmov.f32	s0, s15
 800344a:	371c      	adds	r7, #28
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr
 8003454:	20000afc 	.word	0x20000afc
 8003458:	20000ac8 	.word	0x20000ac8
 800345c:	20000af4 	.word	0x20000af4

08003460 <Prismatic_velocity_control>:

float Prismatic_velocity_control(float delta_velo) {
 8003460:	b480      	push	{r7}
 8003462:	b087      	sub	sp, #28
 8003464:	af00      	add	r7, sp, #0
 8003466:	ed87 0a01 	vstr	s0, [r7, #4]
	int anti_windup;
	error_velo_pris[0] =  delta_velo;
 800346a:	4a4e      	ldr	r2, [pc, #312]	@ (80035a4 <Prismatic_velocity_control+0x144>)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6013      	str	r3, [r2, #0]
//	Pris_velo_PID.Kp = 0.01;

	if (error_velo_pris[0] < 0 && error_velo_pris[1] > 0) {
 8003470:	4b4c      	ldr	r3, [pc, #304]	@ (80035a4 <Prismatic_velocity_control+0x144>)
 8003472:	edd3 7a00 	vldr	s15, [r3]
 8003476:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800347a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800347e:	d50a      	bpl.n	8003496 <Prismatic_velocity_control+0x36>
 8003480:	4b48      	ldr	r3, [pc, #288]	@ (80035a4 <Prismatic_velocity_control+0x144>)
 8003482:	edd3 7a01 	vldr	s15, [r3, #4]
 8003486:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800348a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800348e:	dd02      	ble.n	8003496 <Prismatic_velocity_control+0x36>
		anti_windup = 0;
 8003490:	2300      	movs	r3, #0
 8003492:	617b      	str	r3, [r7, #20]
 8003494:	e014      	b.n	80034c0 <Prismatic_velocity_control+0x60>
	} else if (error_velo_pris[0] > 0 && error_velo_pris[1] < 0) {
 8003496:	4b43      	ldr	r3, [pc, #268]	@ (80035a4 <Prismatic_velocity_control+0x144>)
 8003498:	edd3 7a00 	vldr	s15, [r3]
 800349c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80034a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034a4:	dd0a      	ble.n	80034bc <Prismatic_velocity_control+0x5c>
 80034a6:	4b3f      	ldr	r3, [pc, #252]	@ (80035a4 <Prismatic_velocity_control+0x144>)
 80034a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80034ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80034b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034b4:	d502      	bpl.n	80034bc <Prismatic_velocity_control+0x5c>
		anti_windup = 0;
 80034b6:	2300      	movs	r3, #0
 80034b8:	617b      	str	r3, [r7, #20]
 80034ba:	e001      	b.n	80034c0 <Prismatic_velocity_control+0x60>
	} else {
		anti_windup = 1;
 80034bc:	2301      	movs	r3, #1
 80034be:	617b      	str	r3, [r7, #20]
	}

	if (V_pris_velo_PID >= 24 && anti_windup == 0) {
 80034c0:	4b39      	ldr	r3, [pc, #228]	@ (80035a8 <Prismatic_velocity_control+0x148>)
 80034c2:	edd3 7a00 	vldr	s15, [r3]
 80034c6:	eeb3 7a08 	vmov.f32	s14, #56	@ 0x41c00000  24.0
 80034ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034d2:	db07      	blt.n	80034e4 <Prismatic_velocity_control+0x84>
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d104      	bne.n	80034e4 <Prismatic_velocity_control+0x84>
		Pris_velo_PID.Ki = 0;
 80034da:	4b34      	ldr	r3, [pc, #208]	@ (80035ac <Prismatic_velocity_control+0x14c>)
 80034dc:	f04f 0200 	mov.w	r2, #0
 80034e0:	61da      	str	r2, [r3, #28]
 80034e2:	e002      	b.n	80034ea <Prismatic_velocity_control+0x8a>
	} else {
		Pris_velo_PID.Ki = 0.001;
 80034e4:	4b31      	ldr	r3, [pc, #196]	@ (80035ac <Prismatic_velocity_control+0x14c>)
 80034e6:	4a32      	ldr	r2, [pc, #200]	@ (80035b0 <Prismatic_velocity_control+0x150>)
 80034e8:	61da      	str	r2, [r3, #28]
 80034ea:	4b30      	ldr	r3, [pc, #192]	@ (80035ac <Prismatic_velocity_control+0x14c>)
 80034ec:	613b      	str	r3, [r7, #16]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	60fb      	str	r3, [r7, #12]
    out = (S->A0 * in) +
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	ed93 7a00 	vldr	s14, [r3]
 80034f8:	edd7 7a03 	vldr	s15, [r7, #12]
 80034fc:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	edd3 6a01 	vldr	s13, [r3, #4]
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	edd3 7a03 	vldr	s15, [r3, #12]
 800350c:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8003510:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	edd3 6a02 	vldr	s13, [r3, #8]
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	edd3 7a04 	vldr	s15, [r3, #16]
 8003520:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003524:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 800352e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003532:	edc7 7a02 	vstr	s15, [r7, #8]
    S->state[1] = S->state[0];
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	68da      	ldr	r2, [r3, #12]
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	68fa      	ldr	r2, [r7, #12]
 8003542:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	68ba      	ldr	r2, [r7, #8]
 8003548:	615a      	str	r2, [r3, #20]
    return (out);
 800354a:	68bb      	ldr	r3, [r7, #8]
	}

	V_pris_velo_PID = arm_pid_f32(&Pris_velo_PID, delta_velo);
 800354c:	4a16      	ldr	r2, [pc, #88]	@ (80035a8 <Prismatic_velocity_control+0x148>)
 800354e:	6013      	str	r3, [r2, #0]

	if (V_pris_velo_PID > 24) {
 8003550:	4b15      	ldr	r3, [pc, #84]	@ (80035a8 <Prismatic_velocity_control+0x148>)
 8003552:	edd3 7a00 	vldr	s15, [r3]
 8003556:	eeb3 7a08 	vmov.f32	s14, #56	@ 0x41c00000  24.0
 800355a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800355e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003562:	dd03      	ble.n	800356c <Prismatic_velocity_control+0x10c>
		V_pris_velo_PID = 24;
 8003564:	4b10      	ldr	r3, [pc, #64]	@ (80035a8 <Prismatic_velocity_control+0x148>)
 8003566:	4a13      	ldr	r2, [pc, #76]	@ (80035b4 <Prismatic_velocity_control+0x154>)
 8003568:	601a      	str	r2, [r3, #0]
 800356a:	e00c      	b.n	8003586 <Prismatic_velocity_control+0x126>
	} else if (V_pris_velo_PID < -24) {
 800356c:	4b0e      	ldr	r3, [pc, #56]	@ (80035a8 <Prismatic_velocity_control+0x148>)
 800356e:	edd3 7a00 	vldr	s15, [r3]
 8003572:	eebb 7a08 	vmov.f32	s14, #184	@ 0xc1c00000 -24.0
 8003576:	eef4 7ac7 	vcmpe.f32	s15, s14
 800357a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800357e:	d502      	bpl.n	8003586 <Prismatic_velocity_control+0x126>
		V_pris_velo_PID = -24;
 8003580:	4b09      	ldr	r3, [pc, #36]	@ (80035a8 <Prismatic_velocity_control+0x148>)
 8003582:	4a0d      	ldr	r2, [pc, #52]	@ (80035b8 <Prismatic_velocity_control+0x158>)
 8003584:	601a      	str	r2, [r3, #0]
	}

	error_velo_pris[1] = error_velo_pris[0];
 8003586:	4b07      	ldr	r3, [pc, #28]	@ (80035a4 <Prismatic_velocity_control+0x144>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a06      	ldr	r2, [pc, #24]	@ (80035a4 <Prismatic_velocity_control+0x144>)
 800358c:	6053      	str	r3, [r2, #4]
	return V_pris_velo_PID;
 800358e:	4b06      	ldr	r3, [pc, #24]	@ (80035a8 <Prismatic_velocity_control+0x148>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	ee07 3a90 	vmov	s15, r3
}
 8003596:	eeb0 0a67 	vmov.f32	s0, s15
 800359a:	371c      	adds	r7, #28
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr
 80035a4:	20000b3c 	.word	0x20000b3c
 80035a8:	20000b34 	.word	0x20000b34
 80035ac:	20000b08 	.word	0x20000b08
 80035b0:	3a83126f 	.word	0x3a83126f
 80035b4:	41c00000 	.word	0x41c00000
 80035b8:	c1c00000 	.word	0xc1c00000

080035bc <Revolute_position_control>:

float Revolute_position_control(float delta_posi) {
 80035bc:	b480      	push	{r7}
 80035be:	b087      	sub	sp, #28
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	ed87 0a01 	vstr	s0, [r7, #4]
	int anti_windup;
	error_posi_rev[0] = delta_posi;
 80035c6:	4a36      	ldr	r2, [pc, #216]	@ (80036a0 <Revolute_position_control+0xe4>)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6013      	str	r3, [r2, #0]
//	Rev_posi_PID.Kp = 1;
//	Rev_posi_PID.Kd = 1;

	if (error_posi_rev[0] < 0 && error_posi_rev[1] > 0) {
 80035cc:	4b34      	ldr	r3, [pc, #208]	@ (80036a0 <Revolute_position_control+0xe4>)
 80035ce:	edd3 7a00 	vldr	s15, [r3]
 80035d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80035d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035da:	d50a      	bpl.n	80035f2 <Revolute_position_control+0x36>
 80035dc:	4b30      	ldr	r3, [pc, #192]	@ (80036a0 <Revolute_position_control+0xe4>)
 80035de:	edd3 7a01 	vldr	s15, [r3, #4]
 80035e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80035e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035ea:	dd02      	ble.n	80035f2 <Revolute_position_control+0x36>
		anti_windup = 0;
 80035ec:	2300      	movs	r3, #0
 80035ee:	617b      	str	r3, [r7, #20]
 80035f0:	e014      	b.n	800361c <Revolute_position_control+0x60>
	} else if (error_posi_rev[0] > 0 && error_posi_rev[1] < 0) {
 80035f2:	4b2b      	ldr	r3, [pc, #172]	@ (80036a0 <Revolute_position_control+0xe4>)
 80035f4:	edd3 7a00 	vldr	s15, [r3]
 80035f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80035fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003600:	dd0a      	ble.n	8003618 <Revolute_position_control+0x5c>
 8003602:	4b27      	ldr	r3, [pc, #156]	@ (80036a0 <Revolute_position_control+0xe4>)
 8003604:	edd3 7a01 	vldr	s15, [r3, #4]
 8003608:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800360c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003610:	d502      	bpl.n	8003618 <Revolute_position_control+0x5c>
		anti_windup = 0;
 8003612:	2300      	movs	r3, #0
 8003614:	617b      	str	r3, [r7, #20]
 8003616:	e001      	b.n	800361c <Revolute_position_control+0x60>
	} else {
		anti_windup = 1;
 8003618:	2301      	movs	r3, #1
 800361a:	617b      	str	r3, [r7, #20]
 800361c:	4b21      	ldr	r3, [pc, #132]	@ (80036a4 <Revolute_position_control+0xe8>)
 800361e:	613b      	str	r3, [r7, #16]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	60fb      	str	r3, [r7, #12]
    out = (S->A0 * in) +
 8003624:	693b      	ldr	r3, [r7, #16]
 8003626:	ed93 7a00 	vldr	s14, [r3]
 800362a:	edd7 7a03 	vldr	s15, [r7, #12]
 800362e:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	edd3 6a01 	vldr	s13, [r3, #4]
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	edd3 7a03 	vldr	s15, [r3, #12]
 800363e:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8003642:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	edd3 6a02 	vldr	s13, [r3, #8]
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	edd3 7a04 	vldr	s15, [r3, #16]
 8003652:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003656:	ee37 7a27 	vadd.f32	s14, s14, s15
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8003660:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003664:	edc7 7a02 	vstr	s15, [r7, #8]
    S->state[1] = S->state[0];
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	68da      	ldr	r2, [r3, #12]
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	68fa      	ldr	r2, [r7, #12]
 8003674:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	68ba      	ldr	r2, [r7, #8]
 800367a:	615a      	str	r2, [r3, #20]
    return (out);
 800367c:	68bb      	ldr	r3, [r7, #8]
//		Rev_posi_PID.Ki = 0;
//	} else {
//		Rev_posi_PID.Ki = 1;
//	}

	V_rev_posi_PID = arm_pid_f32(&Rev_posi_PID, delta_posi);
 800367e:	4a0a      	ldr	r2, [pc, #40]	@ (80036a8 <Revolute_position_control+0xec>)
 8003680:	6013      	str	r3, [r2, #0]

//	if (V_rev_posi_PID > 24) {
//		V_rev_posi_PID = 24;
//	}

	error_posi_rev[1] = error_posi_rev[0];
 8003682:	4b07      	ldr	r3, [pc, #28]	@ (80036a0 <Revolute_position_control+0xe4>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a06      	ldr	r2, [pc, #24]	@ (80036a0 <Revolute_position_control+0xe4>)
 8003688:	6053      	str	r3, [r2, #4]
	return V_rev_posi_PID;
 800368a:	4b07      	ldr	r3, [pc, #28]	@ (80036a8 <Revolute_position_control+0xec>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	ee07 3a90 	vmov	s15, r3
}
 8003692:	eeb0 0a67 	vmov.f32	s0, s15
 8003696:	371c      	adds	r7, #28
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr
 80036a0:	20000b78 	.word	0x20000b78
 80036a4:	20000b48 	.word	0x20000b48
 80036a8:	20000b74 	.word	0x20000b74

080036ac <Revolute_velocity_control>:

float Revolute_velocity_control(float delta_velo) {
 80036ac:	b480      	push	{r7}
 80036ae:	b087      	sub	sp, #28
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	ed87 0a01 	vstr	s0, [r7, #4]
	int anti_windup;
	error_velo_rev[0] =  delta_velo;
 80036b6:	4a47      	ldr	r2, [pc, #284]	@ (80037d4 <Revolute_velocity_control+0x128>)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6013      	str	r3, [r2, #0]
//	Rev_velo_PID.Kp = 0.01;

	if (error_velo_rev[0] < 0 && error_velo_rev[1] > 0) {
 80036bc:	4b45      	ldr	r3, [pc, #276]	@ (80037d4 <Revolute_velocity_control+0x128>)
 80036be:	edd3 7a00 	vldr	s15, [r3]
 80036c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80036c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036ca:	d50a      	bpl.n	80036e2 <Revolute_velocity_control+0x36>
 80036cc:	4b41      	ldr	r3, [pc, #260]	@ (80037d4 <Revolute_velocity_control+0x128>)
 80036ce:	edd3 7a01 	vldr	s15, [r3, #4]
 80036d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80036d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036da:	dd02      	ble.n	80036e2 <Revolute_velocity_control+0x36>
		anti_windup = 0;
 80036dc:	2300      	movs	r3, #0
 80036de:	617b      	str	r3, [r7, #20]
 80036e0:	e014      	b.n	800370c <Revolute_velocity_control+0x60>
	} else if (error_velo_rev[0] > 0 && error_velo_rev[1] < 0) {
 80036e2:	4b3c      	ldr	r3, [pc, #240]	@ (80037d4 <Revolute_velocity_control+0x128>)
 80036e4:	edd3 7a00 	vldr	s15, [r3]
 80036e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80036ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036f0:	dd0a      	ble.n	8003708 <Revolute_velocity_control+0x5c>
 80036f2:	4b38      	ldr	r3, [pc, #224]	@ (80037d4 <Revolute_velocity_control+0x128>)
 80036f4:	edd3 7a01 	vldr	s15, [r3, #4]
 80036f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80036fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003700:	d502      	bpl.n	8003708 <Revolute_velocity_control+0x5c>
		anti_windup = 0;
 8003702:	2300      	movs	r3, #0
 8003704:	617b      	str	r3, [r7, #20]
 8003706:	e001      	b.n	800370c <Revolute_velocity_control+0x60>
	} else {
		anti_windup = 1;
 8003708:	2301      	movs	r3, #1
 800370a:	617b      	str	r3, [r7, #20]
	}

	if (V_rev_velo_PID >= 18 && anti_windup == 0) {
 800370c:	4b32      	ldr	r3, [pc, #200]	@ (80037d8 <Revolute_velocity_control+0x12c>)
 800370e:	edd3 7a00 	vldr	s15, [r3]
 8003712:	eeb3 7a02 	vmov.f32	s14, #50	@ 0x41900000  18.0
 8003716:	eef4 7ac7 	vcmpe.f32	s15, s14
 800371a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800371e:	db07      	blt.n	8003730 <Revolute_velocity_control+0x84>
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d104      	bne.n	8003730 <Revolute_velocity_control+0x84>
		Rev_velo_PID.Ki = 0;
 8003726:	4b2d      	ldr	r3, [pc, #180]	@ (80037dc <Revolute_velocity_control+0x130>)
 8003728:	f04f 0200 	mov.w	r2, #0
 800372c:	61da      	str	r2, [r3, #28]
 800372e:	e002      	b.n	8003736 <Revolute_velocity_control+0x8a>
	} else {
		Rev_velo_PID.Ki = 0.001;
 8003730:	4b2a      	ldr	r3, [pc, #168]	@ (80037dc <Revolute_velocity_control+0x130>)
 8003732:	4a2b      	ldr	r2, [pc, #172]	@ (80037e0 <Revolute_velocity_control+0x134>)
 8003734:	61da      	str	r2, [r3, #28]
	}

	if (V_rev_velo_PID > 18) {
 8003736:	4b28      	ldr	r3, [pc, #160]	@ (80037d8 <Revolute_velocity_control+0x12c>)
 8003738:	edd3 7a00 	vldr	s15, [r3]
 800373c:	eeb3 7a02 	vmov.f32	s14, #50	@ 0x41900000  18.0
 8003740:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003748:	dd02      	ble.n	8003750 <Revolute_velocity_control+0xa4>
		V_rev_velo_PID = 18;
 800374a:	4b23      	ldr	r3, [pc, #140]	@ (80037d8 <Revolute_velocity_control+0x12c>)
 800374c:	4a25      	ldr	r2, [pc, #148]	@ (80037e4 <Revolute_velocity_control+0x138>)
 800374e:	601a      	str	r2, [r3, #0]
 8003750:	4b22      	ldr	r3, [pc, #136]	@ (80037dc <Revolute_velocity_control+0x130>)
 8003752:	613b      	str	r3, [r7, #16]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	60fb      	str	r3, [r7, #12]
    out = (S->A0 * in) +
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	ed93 7a00 	vldr	s14, [r3]
 800375e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003762:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	edd3 6a01 	vldr	s13, [r3, #4]
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	edd3 7a03 	vldr	s15, [r3, #12]
 8003772:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8003776:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	edd3 6a02 	vldr	s13, [r3, #8]
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	edd3 7a04 	vldr	s15, [r3, #16]
 8003786:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800378a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8003794:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003798:	edc7 7a02 	vstr	s15, [r7, #8]
    S->state[1] = S->state[0];
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	68da      	ldr	r2, [r3, #12]
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	68fa      	ldr	r2, [r7, #12]
 80037a8:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	68ba      	ldr	r2, [r7, #8]
 80037ae:	615a      	str	r2, [r3, #20]
    return (out);
 80037b0:	68bb      	ldr	r3, [r7, #8]
	}

	V_rev_velo_PID = arm_pid_f32(&Rev_velo_PID, delta_velo);
 80037b2:	4a09      	ldr	r2, [pc, #36]	@ (80037d8 <Revolute_velocity_control+0x12c>)
 80037b4:	6013      	str	r3, [r2, #0]
	error_velo_rev[1] = error_velo_rev[0];
 80037b6:	4b07      	ldr	r3, [pc, #28]	@ (80037d4 <Revolute_velocity_control+0x128>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a06      	ldr	r2, [pc, #24]	@ (80037d4 <Revolute_velocity_control+0x128>)
 80037bc:	6053      	str	r3, [r2, #4]
	return V_rev_velo_PID;
 80037be:	4b06      	ldr	r3, [pc, #24]	@ (80037d8 <Revolute_velocity_control+0x12c>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	ee07 3a90 	vmov	s15, r3
}
 80037c6:	eeb0 0a67 	vmov.f32	s0, s15
 80037ca:	371c      	adds	r7, #28
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr
 80037d4:	20000bb8 	.word	0x20000bb8
 80037d8:	20000bb0 	.word	0x20000bb0
 80037dc:	20000b84 	.word	0x20000b84
 80037e0:	3a83126f 	.word	0x3a83126f
 80037e4:	41900000 	.word	0x41900000

080037e8 <voltage_to_pwm>:

float voltage_to_pwm(float voltage) {
 80037e8:	b480      	push	{r7}
 80037ea:	b085      	sub	sp, #20
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	ed87 0a01 	vstr	s0, [r7, #4]
	float pwm = (voltage * 65535) / 24;
 80037f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80037f6:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8003820 <voltage_to_pwm+0x38>
 80037fa:	ee27 7a87 	vmul.f32	s14, s15, s14
 80037fe:	eef3 6a08 	vmov.f32	s13, #56	@ 0x41c00000  24.0
 8003802:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003806:	edc7 7a03 	vstr	s15, [r7, #12]
	return pwm;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	ee07 3a90 	vmov	s15, r3
}
 8003810:	eeb0 0a67 	vmov.f32	s0, s15
 8003814:	3714      	adds	r7, #20
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	477fff00 	.word	0x477fff00
 8003824:	00000000 	.word	0x00000000

08003828 <Revolute_dis>:
//	float load = 0.01 / (2.0 * (22.0/7.0) * 4.0 * motor.Kt_Pri);
//	voltage_dis = (disturbance_feedforward_pri(&motor, load)) * (0.3*9.81) * gain_disturbance; // อย่าลืมคูณ sin(theta)
//	return voltage_dis;
//}

float Revolute_dis() {
 8003828:	b5b0      	push	{r4, r5, r7, lr}
 800382a:	af00      	add	r7, sp, #0
	load = (8.2 * 9.81 * 0.45 * sinf(Encoder_GetPosition(&encoder2) / (100.0/30.0))) +
 800382c:	486c      	ldr	r0, [pc, #432]	@ (80039e0 <Revolute_dis+0x1b8>)
 800382e:	f7fd fc0f 	bl	8001050 <Encoder_GetPosition>
 8003832:	ee10 3a10 	vmov	r3, s0
 8003836:	4618      	mov	r0, r3
 8003838:	f7fc fe52 	bl	80004e0 <__aeabi_f2d>
 800383c:	a35e      	add	r3, pc, #376	@ (adr r3, 80039b8 <Revolute_dis+0x190>)
 800383e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003842:	f7fc ffcf 	bl	80007e4 <__aeabi_ddiv>
 8003846:	4602      	mov	r2, r0
 8003848:	460b      	mov	r3, r1
 800384a:	4610      	mov	r0, r2
 800384c:	4619      	mov	r1, r3
 800384e:	f7fd f939 	bl	8000ac4 <__aeabi_d2f>
 8003852:	4603      	mov	r3, r0
 8003854:	ee00 3a10 	vmov	s0, r3
 8003858:	f009 fdf8 	bl	800d44c <sinf>
 800385c:	ee10 3a10 	vmov	r3, s0
 8003860:	4618      	mov	r0, r3
 8003862:	f7fc fe3d 	bl	80004e0 <__aeabi_f2d>
 8003866:	a356      	add	r3, pc, #344	@ (adr r3, 80039c0 <Revolute_dis+0x198>)
 8003868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800386c:	f7fc fe90 	bl	8000590 <__aeabi_dmul>
 8003870:	4602      	mov	r2, r0
 8003872:	460b      	mov	r3, r1
 8003874:	4614      	mov	r4, r2
 8003876:	461d      	mov	r5, r3
			(0.3 * 9.81 * sinf(Encoder_GetPosition(&encoder2) / (100.0/30.0)) * 0.4);
 8003878:	4859      	ldr	r0, [pc, #356]	@ (80039e0 <Revolute_dis+0x1b8>)
 800387a:	f7fd fbe9 	bl	8001050 <Encoder_GetPosition>
 800387e:	ee10 3a10 	vmov	r3, s0
 8003882:	4618      	mov	r0, r3
 8003884:	f7fc fe2c 	bl	80004e0 <__aeabi_f2d>
 8003888:	a34b      	add	r3, pc, #300	@ (adr r3, 80039b8 <Revolute_dis+0x190>)
 800388a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800388e:	f7fc ffa9 	bl	80007e4 <__aeabi_ddiv>
 8003892:	4602      	mov	r2, r0
 8003894:	460b      	mov	r3, r1
 8003896:	4610      	mov	r0, r2
 8003898:	4619      	mov	r1, r3
 800389a:	f7fd f913 	bl	8000ac4 <__aeabi_d2f>
 800389e:	4603      	mov	r3, r0
 80038a0:	ee00 3a10 	vmov	s0, r3
 80038a4:	f009 fdd2 	bl	800d44c <sinf>
 80038a8:	ee10 3a10 	vmov	r3, s0
 80038ac:	4618      	mov	r0, r3
 80038ae:	f7fc fe17 	bl	80004e0 <__aeabi_f2d>
 80038b2:	a345      	add	r3, pc, #276	@ (adr r3, 80039c8 <Revolute_dis+0x1a0>)
 80038b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b8:	f7fc fe6a 	bl	8000590 <__aeabi_dmul>
 80038bc:	4602      	mov	r2, r0
 80038be:	460b      	mov	r3, r1
 80038c0:	4610      	mov	r0, r2
 80038c2:	4619      	mov	r1, r3
 80038c4:	a342      	add	r3, pc, #264	@ (adr r3, 80039d0 <Revolute_dis+0x1a8>)
 80038c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ca:	f7fc fe61 	bl	8000590 <__aeabi_dmul>
 80038ce:	4602      	mov	r2, r0
 80038d0:	460b      	mov	r3, r1
	load = (8.2 * 9.81 * 0.45 * sinf(Encoder_GetPosition(&encoder2) / (100.0/30.0))) +
 80038d2:	4620      	mov	r0, r4
 80038d4:	4629      	mov	r1, r5
 80038d6:	f7fc fca5 	bl	8000224 <__adddf3>
 80038da:	4602      	mov	r2, r0
 80038dc:	460b      	mov	r3, r1
 80038de:	4610      	mov	r0, r2
 80038e0:	4619      	mov	r1, r3
 80038e2:	f7fd f8ef 	bl	8000ac4 <__aeabi_d2f>
 80038e6:	4603      	mov	r3, r0
 80038e8:	4a3e      	ldr	r2, [pc, #248]	@ (80039e4 <Revolute_dis+0x1bc>)
 80038ea:	6013      	str	r3, [r2, #0]
	sine = sinf(Encoder_GetPosition(&encoder2) / (100.0/30.0));
 80038ec:	483c      	ldr	r0, [pc, #240]	@ (80039e0 <Revolute_dis+0x1b8>)
 80038ee:	f7fd fbaf 	bl	8001050 <Encoder_GetPosition>
 80038f2:	ee10 3a10 	vmov	r3, s0
 80038f6:	4618      	mov	r0, r3
 80038f8:	f7fc fdf2 	bl	80004e0 <__aeabi_f2d>
 80038fc:	a32e      	add	r3, pc, #184	@ (adr r3, 80039b8 <Revolute_dis+0x190>)
 80038fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003902:	f7fc ff6f 	bl	80007e4 <__aeabi_ddiv>
 8003906:	4602      	mov	r2, r0
 8003908:	460b      	mov	r3, r1
 800390a:	4610      	mov	r0, r2
 800390c:	4619      	mov	r1, r3
 800390e:	f7fd f8d9 	bl	8000ac4 <__aeabi_d2f>
 8003912:	4603      	mov	r3, r0
 8003914:	ee00 3a10 	vmov	s0, r3
 8003918:	f009 fd98 	bl	800d44c <sinf>
 800391c:	eef0 7a40 	vmov.f32	s15, s0
 8003920:	4b31      	ldr	r3, [pc, #196]	@ (80039e8 <Revolute_dis+0x1c0>)
 8003922:	edc3 7a00 	vstr	s15, [r3]
	encoder = Encoder_GetPosition(&encoder2) / (100.0/30.0);
 8003926:	482e      	ldr	r0, [pc, #184]	@ (80039e0 <Revolute_dis+0x1b8>)
 8003928:	f7fd fb92 	bl	8001050 <Encoder_GetPosition>
 800392c:	ee10 3a10 	vmov	r3, s0
 8003930:	4618      	mov	r0, r3
 8003932:	f7fc fdd5 	bl	80004e0 <__aeabi_f2d>
 8003936:	a320      	add	r3, pc, #128	@ (adr r3, 80039b8 <Revolute_dis+0x190>)
 8003938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800393c:	f7fc ff52 	bl	80007e4 <__aeabi_ddiv>
 8003940:	4602      	mov	r2, r0
 8003942:	460b      	mov	r3, r1
 8003944:	4610      	mov	r0, r2
 8003946:	4619      	mov	r1, r3
 8003948:	f7fd f8bc 	bl	8000ac4 <__aeabi_d2f>
 800394c:	4603      	mov	r3, r0
 800394e:	4a27      	ldr	r2, [pc, #156]	@ (80039ec <Revolute_dis+0x1c4>)
 8003950:	6013      	str	r3, [r2, #0]
//	load = (8.2 * 9.81 * 0.45 * cosf(1.57)) + (0.3 * 9.81 * cosf(1.57) * 0.4);
//	voltage_dis_rev = (disturbance_feedforward(&Rev_motor, load)) * gain_disturbance_rev;
	voltage_dis_rev = (Rev_motor.R_Rev / Rev_motor.Ke_Rev) * kf_rev.x_data[2] * 1.0 / 3.3;
 8003952:	4b27      	ldr	r3, [pc, #156]	@ (80039f0 <Revolute_dis+0x1c8>)
 8003954:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8003958:	4b25      	ldr	r3, [pc, #148]	@ (80039f0 <Revolute_dis+0x1c8>)
 800395a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800395e:	f7fc ff41 	bl	80007e4 <__aeabi_ddiv>
 8003962:	4602      	mov	r2, r0
 8003964:	460b      	mov	r3, r1
 8003966:	4614      	mov	r4, r2
 8003968:	461d      	mov	r5, r3
 800396a:	4b22      	ldr	r3, [pc, #136]	@ (80039f4 <Revolute_dis+0x1cc>)
 800396c:	f8d3 323c 	ldr.w	r3, [r3, #572]	@ 0x23c
 8003970:	4618      	mov	r0, r3
 8003972:	f7fc fdb5 	bl	80004e0 <__aeabi_f2d>
 8003976:	4602      	mov	r2, r0
 8003978:	460b      	mov	r3, r1
 800397a:	4620      	mov	r0, r4
 800397c:	4629      	mov	r1, r5
 800397e:	f7fc fe07 	bl	8000590 <__aeabi_dmul>
 8003982:	4602      	mov	r2, r0
 8003984:	460b      	mov	r3, r1
 8003986:	4610      	mov	r0, r2
 8003988:	4619      	mov	r1, r3
 800398a:	a313      	add	r3, pc, #76	@ (adr r3, 80039d8 <Revolute_dis+0x1b0>)
 800398c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003990:	f7fc ff28 	bl	80007e4 <__aeabi_ddiv>
 8003994:	4602      	mov	r2, r0
 8003996:	460b      	mov	r3, r1
 8003998:	4610      	mov	r0, r2
 800399a:	4619      	mov	r1, r3
 800399c:	f7fd f892 	bl	8000ac4 <__aeabi_d2f>
 80039a0:	4603      	mov	r3, r0
 80039a2:	4a15      	ldr	r2, [pc, #84]	@ (80039f8 <Revolute_dis+0x1d0>)
 80039a4:	6013      	str	r3, [r2, #0]
	return voltage_dis_rev;
 80039a6:	4b14      	ldr	r3, [pc, #80]	@ (80039f8 <Revolute_dis+0x1d0>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	ee07 3a90 	vmov	s15, r3
}
 80039ae:	eeb0 0a67 	vmov.f32	s0, s15
 80039b2:	bdb0      	pop	{r4, r5, r7, pc}
 80039b4:	f3af 8000 	nop.w
 80039b8:	aaaaaaab 	.word	0xaaaaaaab
 80039bc:	400aaaaa 	.word	0x400aaaaa
 80039c0:	8e219652 	.word	0x8e219652
 80039c4:	40421975 	.word	0x40421975
 80039c8:	95810625 	.word	0x95810625
 80039cc:	40078b43 	.word	0x40078b43
 80039d0:	9999999a 	.word	0x9999999a
 80039d4:	3fd99999 	.word	0x3fd99999
 80039d8:	66666666 	.word	0x66666666
 80039dc:	400a6666 	.word	0x400a6666
 80039e0:	20000390 	.word	0x20000390
 80039e4:	200012a8 	.word	0x200012a8
 80039e8:	200012ac 	.word	0x200012ac
 80039ec:	200012b0 	.word	0x200012b0
 80039f0:	20001250 	.word	0x20001250
 80039f4:	20000ef0 	.word	0x20000ef0
 80039f8:	20000ac0 	.word	0x20000ac0

080039fc <updateTrajectoryIfNeeded>:

void updateTrajectoryIfNeeded(float t_global) {
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b086      	sub	sp, #24
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	ed87 0a01 	vstr	s0, [r7, #4]
    if (current_index >= 460 - 1) return;
 8003a06:	4b34      	ldr	r3, [pc, #208]	@ (8003ad8 <updateTrajectoryIfNeeded+0xdc>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f5b3 7fe5 	cmp.w	r3, #458	@ 0x1ca
 8003a0e:	dc5e      	bgt.n	8003ace <updateTrajectoryIfNeeded+0xd2>

    if (t_global >= next_start_time) {
 8003a10:	4b32      	ldr	r3, [pc, #200]	@ (8003adc <updateTrajectoryIfNeeded+0xe0>)
 8003a12:	edd3 7a00 	vldr	s15, [r3]
 8003a16:	ed97 7a01 	vldr	s14, [r7, #4]
 8003a1a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003a1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a22:	db55      	blt.n	8003ad0 <updateTrajectoryIfNeeded+0xd4>
        float start_pris = smooth_path_polar[current_index][1];
 8003a24:	4b2c      	ldr	r3, [pc, #176]	@ (8003ad8 <updateTrajectoryIfNeeded+0xdc>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a2d      	ldr	r2, [pc, #180]	@ (8003ae0 <updateTrajectoryIfNeeded+0xe4>)
 8003a2a:	00db      	lsls	r3, r3, #3
 8003a2c:	4413      	add	r3, r2
 8003a2e:	3304      	adds	r3, #4
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	617b      	str	r3, [r7, #20]
        float end_pris = smooth_path_polar[current_index + 1][1];
 8003a34:	4b28      	ldr	r3, [pc, #160]	@ (8003ad8 <updateTrajectoryIfNeeded+0xdc>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	3301      	adds	r3, #1
 8003a3a:	4a29      	ldr	r2, [pc, #164]	@ (8003ae0 <updateTrajectoryIfNeeded+0xe4>)
 8003a3c:	00db      	lsls	r3, r3, #3
 8003a3e:	4413      	add	r3, r2
 8003a40:	3304      	adds	r3, #4
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	613b      	str	r3, [r7, #16]

        float start_rev = smooth_path_polar[current_index][0];
 8003a46:	4b24      	ldr	r3, [pc, #144]	@ (8003ad8 <updateTrajectoryIfNeeded+0xdc>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a25      	ldr	r2, [pc, #148]	@ (8003ae0 <updateTrajectoryIfNeeded+0xe4>)
 8003a4c:	00db      	lsls	r3, r3, #3
 8003a4e:	4413      	add	r3, r2
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	60fb      	str	r3, [r7, #12]
        float end_rev = smooth_path_polar[current_index + 1][0];
 8003a54:	4b20      	ldr	r3, [pc, #128]	@ (8003ad8 <updateTrajectoryIfNeeded+0xdc>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	3301      	adds	r3, #1
 8003a5a:	4a21      	ldr	r2, [pc, #132]	@ (8003ae0 <updateTrajectoryIfNeeded+0xe4>)
 8003a5c:	00db      	lsls	r3, r3, #3
 8003a5e:	4413      	add	r3, r2
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	60bb      	str	r3, [r7, #8]

        InitTrajectorySegment(&currentPrismatic, start_pris, end_pris, v_max_pris, a_max_pris, t_global);
 8003a64:	ed97 2a01 	vldr	s4, [r7, #4]
 8003a68:	eddf 1a1e 	vldr	s3, [pc, #120]	@ 8003ae4 <updateTrajectoryIfNeeded+0xe8>
 8003a6c:	ed9f 1a1e 	vldr	s2, [pc, #120]	@ 8003ae8 <updateTrajectoryIfNeeded+0xec>
 8003a70:	edd7 0a04 	vldr	s1, [r7, #16]
 8003a74:	ed97 0a05 	vldr	s0, [r7, #20]
 8003a78:	481c      	ldr	r0, [pc, #112]	@ (8003aec <updateTrajectoryIfNeeded+0xf0>)
 8003a7a:	f7fe f969 	bl	8001d50 <InitTrajectorySegment>
        InitTrajectorySegment(&currentRevolute,  start_rev,  end_rev,  v_max_rev,  a_max_rev,  t_global);
 8003a7e:	ed97 2a01 	vldr	s4, [r7, #4]
 8003a82:	eddf 1a1b 	vldr	s3, [pc, #108]	@ 8003af0 <updateTrajectoryIfNeeded+0xf4>
 8003a86:	ed9f 1a1b 	vldr	s2, [pc, #108]	@ 8003af4 <updateTrajectoryIfNeeded+0xf8>
 8003a8a:	edd7 0a02 	vldr	s1, [r7, #8]
 8003a8e:	ed97 0a03 	vldr	s0, [r7, #12]
 8003a92:	4819      	ldr	r0, [pc, #100]	@ (8003af8 <updateTrajectoryIfNeeded+0xfc>)
 8003a94:	f7fe f95c 	bl	8001d50 <InitTrajectorySegment>
        next_start_time = t_global + fmaxf(currentPrismatic.t_total, currentRevolute.t_total);
 8003a98:	4b14      	ldr	r3, [pc, #80]	@ (8003aec <updateTrajectoryIfNeeded+0xf0>)
 8003a9a:	edd3 7a07 	vldr	s15, [r3, #28]
 8003a9e:	4b16      	ldr	r3, [pc, #88]	@ (8003af8 <updateTrajectoryIfNeeded+0xfc>)
 8003aa0:	ed93 7a07 	vldr	s14, [r3, #28]
 8003aa4:	eef0 0a47 	vmov.f32	s1, s14
 8003aa8:	eeb0 0a67 	vmov.f32	s0, s15
 8003aac:	f009 fd14 	bl	800d4d8 <fmaxf>
 8003ab0:	eeb0 7a40 	vmov.f32	s14, s0
 8003ab4:	edd7 7a01 	vldr	s15, [r7, #4]
 8003ab8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003abc:	4b07      	ldr	r3, [pc, #28]	@ (8003adc <updateTrajectoryIfNeeded+0xe0>)
 8003abe:	edc3 7a00 	vstr	s15, [r3]

        current_index++;
 8003ac2:	4b05      	ldr	r3, [pc, #20]	@ (8003ad8 <updateTrajectoryIfNeeded+0xdc>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	4a03      	ldr	r2, [pc, #12]	@ (8003ad8 <updateTrajectoryIfNeeded+0xdc>)
 8003aca:	6013      	str	r3, [r2, #0]
 8003acc:	e000      	b.n	8003ad0 <updateTrajectoryIfNeeded+0xd4>
    if (current_index >= 460 - 1) return;
 8003ace:	bf00      	nop
    }
}
 8003ad0:	3718      	adds	r7, #24
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	20000428 	.word	0x20000428
 8003adc:	2000042c 	.word	0x2000042c
 8003ae0:	0800df40 	.word	0x0800df40
 8003ae4:	437a0000 	.word	0x437a0000
 8003ae8:	43fa0000 	.word	0x43fa0000
 8003aec:	200003e0 	.word	0x200003e0
 8003af0:	3d4ccccd 	.word	0x3d4ccccd
 8003af4:	3e99999a 	.word	0x3e99999a
 8003af8:	20000404 	.word	0x20000404

08003afc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003afc:	b480      	push	{r7}
 8003afe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003b00:	b672      	cpsid	i
}
 8003b02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003b04:	bf00      	nop
 8003b06:	e7fd      	b.n	8003b04 <Error_Handler+0x8>

08003b08 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003b0c:	4b1b      	ldr	r3, [pc, #108]	@ (8003b7c <MX_SPI1_Init+0x74>)
 8003b0e:	4a1c      	ldr	r2, [pc, #112]	@ (8003b80 <MX_SPI1_Init+0x78>)
 8003b10:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003b12:	4b1a      	ldr	r3, [pc, #104]	@ (8003b7c <MX_SPI1_Init+0x74>)
 8003b14:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003b18:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003b1a:	4b18      	ldr	r3, [pc, #96]	@ (8003b7c <MX_SPI1_Init+0x74>)
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003b20:	4b16      	ldr	r3, [pc, #88]	@ (8003b7c <MX_SPI1_Init+0x74>)
 8003b22:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003b26:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8003b28:	4b14      	ldr	r3, [pc, #80]	@ (8003b7c <MX_SPI1_Init+0x74>)
 8003b2a:	2202      	movs	r2, #2
 8003b2c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003b2e:	4b13      	ldr	r3, [pc, #76]	@ (8003b7c <MX_SPI1_Init+0x74>)
 8003b30:	2201      	movs	r2, #1
 8003b32:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003b34:	4b11      	ldr	r3, [pc, #68]	@ (8003b7c <MX_SPI1_Init+0x74>)
 8003b36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b3a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8003b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8003b7c <MX_SPI1_Init+0x74>)
 8003b3e:	2238      	movs	r2, #56	@ 0x38
 8003b40:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 8003b42:	4b0e      	ldr	r3, [pc, #56]	@ (8003b7c <MX_SPI1_Init+0x74>)
 8003b44:	2280      	movs	r2, #128	@ 0x80
 8003b46:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003b48:	4b0c      	ldr	r3, [pc, #48]	@ (8003b7c <MX_SPI1_Init+0x74>)
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8003b7c <MX_SPI1_Init+0x74>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003b54:	4b09      	ldr	r3, [pc, #36]	@ (8003b7c <MX_SPI1_Init+0x74>)
 8003b56:	2207      	movs	r2, #7
 8003b58:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003b5a:	4b08      	ldr	r3, [pc, #32]	@ (8003b7c <MX_SPI1_Init+0x74>)
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003b60:	4b06      	ldr	r3, [pc, #24]	@ (8003b7c <MX_SPI1_Init+0x74>)
 8003b62:	2200      	movs	r2, #0
 8003b64:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003b66:	4805      	ldr	r0, [pc, #20]	@ (8003b7c <MX_SPI1_Init+0x74>)
 8003b68:	f004 f840 	bl	8007bec <HAL_SPI_Init>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d001      	beq.n	8003b76 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003b72:	f7ff ffc3 	bl	8003afc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003b76:	bf00      	nop
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	200012b4 	.word	0x200012b4
 8003b80:	40013000 	.word	0x40013000

08003b84 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b08a      	sub	sp, #40	@ 0x28
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b8c:	f107 0314 	add.w	r3, r7, #20
 8003b90:	2200      	movs	r2, #0
 8003b92:	601a      	str	r2, [r3, #0]
 8003b94:	605a      	str	r2, [r3, #4]
 8003b96:	609a      	str	r2, [r3, #8]
 8003b98:	60da      	str	r2, [r3, #12]
 8003b9a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a25      	ldr	r2, [pc, #148]	@ (8003c38 <HAL_SPI_MspInit+0xb4>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d144      	bne.n	8003c30 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003ba6:	4b25      	ldr	r3, [pc, #148]	@ (8003c3c <HAL_SPI_MspInit+0xb8>)
 8003ba8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003baa:	4a24      	ldr	r2, [pc, #144]	@ (8003c3c <HAL_SPI_MspInit+0xb8>)
 8003bac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003bb0:	6613      	str	r3, [r2, #96]	@ 0x60
 8003bb2:	4b22      	ldr	r3, [pc, #136]	@ (8003c3c <HAL_SPI_MspInit+0xb8>)
 8003bb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bb6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003bba:	613b      	str	r3, [r7, #16]
 8003bbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bbe:	4b1f      	ldr	r3, [pc, #124]	@ (8003c3c <HAL_SPI_MspInit+0xb8>)
 8003bc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bc2:	4a1e      	ldr	r2, [pc, #120]	@ (8003c3c <HAL_SPI_MspInit+0xb8>)
 8003bc4:	f043 0301 	orr.w	r3, r3, #1
 8003bc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bca:	4b1c      	ldr	r3, [pc, #112]	@ (8003c3c <HAL_SPI_MspInit+0xb8>)
 8003bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bce:	f003 0301 	and.w	r3, r3, #1
 8003bd2:	60fb      	str	r3, [r7, #12]
 8003bd4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bd6:	4b19      	ldr	r3, [pc, #100]	@ (8003c3c <HAL_SPI_MspInit+0xb8>)
 8003bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bda:	4a18      	ldr	r2, [pc, #96]	@ (8003c3c <HAL_SPI_MspInit+0xb8>)
 8003bdc:	f043 0302 	orr.w	r3, r3, #2
 8003be0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003be2:	4b16      	ldr	r3, [pc, #88]	@ (8003c3c <HAL_SPI_MspInit+0xb8>)
 8003be4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003be6:	f003 0302 	and.w	r3, r3, #2
 8003bea:	60bb      	str	r3, [r7, #8]
 8003bec:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003bee:	2320      	movs	r3, #32
 8003bf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bf2:	2302      	movs	r3, #2
 8003bf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003bfe:	2305      	movs	r3, #5
 8003c00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c02:	f107 0314 	add.w	r3, r7, #20
 8003c06:	4619      	mov	r1, r3
 8003c08:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003c0c:	f002 fe0c 	bl	8006828 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003c10:	2330      	movs	r3, #48	@ 0x30
 8003c12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c14:	2302      	movs	r3, #2
 8003c16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003c20:	2305      	movs	r3, #5
 8003c22:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c24:	f107 0314 	add.w	r3, r7, #20
 8003c28:	4619      	mov	r1, r3
 8003c2a:	4805      	ldr	r0, [pc, #20]	@ (8003c40 <HAL_SPI_MspInit+0xbc>)
 8003c2c:	f002 fdfc 	bl	8006828 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003c30:	bf00      	nop
 8003c32:	3728      	adds	r7, #40	@ 0x28
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	40013000 	.word	0x40013000
 8003c3c:	40021000 	.word	0x40021000
 8003c40:	48000400 	.word	0x48000400

08003c44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c4a:	4b0f      	ldr	r3, [pc, #60]	@ (8003c88 <HAL_MspInit+0x44>)
 8003c4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c4e:	4a0e      	ldr	r2, [pc, #56]	@ (8003c88 <HAL_MspInit+0x44>)
 8003c50:	f043 0301 	orr.w	r3, r3, #1
 8003c54:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c56:	4b0c      	ldr	r3, [pc, #48]	@ (8003c88 <HAL_MspInit+0x44>)
 8003c58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c5a:	f003 0301 	and.w	r3, r3, #1
 8003c5e:	607b      	str	r3, [r7, #4]
 8003c60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c62:	4b09      	ldr	r3, [pc, #36]	@ (8003c88 <HAL_MspInit+0x44>)
 8003c64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c66:	4a08      	ldr	r2, [pc, #32]	@ (8003c88 <HAL_MspInit+0x44>)
 8003c68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c6e:	4b06      	ldr	r3, [pc, #24]	@ (8003c88 <HAL_MspInit+0x44>)
 8003c70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c76:	603b      	str	r3, [r7, #0]
 8003c78:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003c7a:	f003 f82b 	bl	8006cd4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003c7e:	bf00      	nop
 8003c80:	3708      	adds	r7, #8
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop
 8003c88:	40021000 	.word	0x40021000

08003c8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003c90:	bf00      	nop
 8003c92:	e7fd      	b.n	8003c90 <NMI_Handler+0x4>

08003c94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c94:	b480      	push	{r7}
 8003c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003c98:	bf00      	nop
 8003c9a:	e7fd      	b.n	8003c98 <HardFault_Handler+0x4>

08003c9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ca0:	bf00      	nop
 8003ca2:	e7fd      	b.n	8003ca0 <MemManage_Handler+0x4>

08003ca4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ca8:	bf00      	nop
 8003caa:	e7fd      	b.n	8003ca8 <BusFault_Handler+0x4>

08003cac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003cac:	b480      	push	{r7}
 8003cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003cb0:	bf00      	nop
 8003cb2:	e7fd      	b.n	8003cb0 <UsageFault_Handler+0x4>

08003cb4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003cb8:	bf00      	nop
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr

08003cc2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003cc2:	b480      	push	{r7}
 8003cc4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003cc6:	bf00      	nop
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr

08003cd0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003cd4:	bf00      	nop
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr

08003cde <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003cde:	b580      	push	{r7, lr}
 8003ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ce2:	f000 fe77 	bl	80049d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ce6:	bf00      	nop
 8003ce8:	bd80      	pop	{r7, pc}
	...

08003cec <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003cf0:	4802      	ldr	r0, [pc, #8]	@ (8003cfc <DMA1_Channel1_IRQHandler+0x10>)
 8003cf2:	f002 fc3e 	bl	8006572 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003cf6:	bf00      	nop
 8003cf8:	bd80      	pop	{r7, pc}
 8003cfa:	bf00      	nop
 8003cfc:	20001978 	.word	0x20001978

08003d00 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Limit_Switch_pen_1_Pin);
 8003d04:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8003d08:	f002 ff28 	bl	8006b5c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003d0c:	bf00      	nop
 8003d0e:	bd80      	pop	{r7, pc}

08003d10 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003d14:	4802      	ldr	r0, [pc, #8]	@ (8003d20 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8003d16:	f004 fd87 	bl	8008828 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8003d1a:	bf00      	nop
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	20001318 	.word	0x20001318

08003d24 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003d28:	4803      	ldr	r0, [pc, #12]	@ (8003d38 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8003d2a:	f004 fd7d 	bl	8008828 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8003d2e:	4803      	ldr	r0, [pc, #12]	@ (8003d3c <TIM1_UP_TIM16_IRQHandler+0x18>)
 8003d30:	f004 fd7a 	bl	8008828 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8003d34:	bf00      	nop
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	20001318 	.word	0x20001318
 8003d3c:	20001714 	.word	0x20001714

08003d40 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003d44:	4802      	ldr	r0, [pc, #8]	@ (8003d50 <TIM2_IRQHandler+0x10>)
 8003d46:	f004 fd6f 	bl	8008828 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003d4a:	bf00      	nop
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	200013e4 	.word	0x200013e4

08003d54 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003d58:	4802      	ldr	r0, [pc, #8]	@ (8003d64 <USART2_IRQHandler+0x10>)
 8003d5a:	f006 fc69 	bl	800a630 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003d5e:	bf00      	nop
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	200018ac 	.word	0x200018ac

08003d68 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Limit_Switch_pen_2_Pin);
 8003d6c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8003d70:	f002 fef4 	bl	8006b5c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Emergency_Pin);
 8003d74:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003d78:	f002 fef0 	bl	8006b5c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Proximity_sensor_Pin);
 8003d7c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003d80:	f002 feec 	bl	8006b5c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Limit_Switch_Prismatic1_Pin);
 8003d84:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003d88:	f002 fee8 	bl	8006b5c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Limit_Switch_Prismatic2_Pin);
 8003d8c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003d90:	f002 fee4 	bl	8006b5c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003d94:	bf00      	nop
 8003d96:	bd80      	pop	{r7, pc}

08003d98 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003d9c:	4b06      	ldr	r3, [pc, #24]	@ (8003db8 <SystemInit+0x20>)
 8003d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003da2:	4a05      	ldr	r2, [pc, #20]	@ (8003db8 <SystemInit+0x20>)
 8003da4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003da8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003dac:	bf00      	nop
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr
 8003db6:	bf00      	nop
 8003db8:	e000ed00 	.word	0xe000ed00

08003dbc <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim20;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b088      	sub	sp, #32
 8003dc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003dc2:	f107 0310 	add.w	r3, r7, #16
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	601a      	str	r2, [r3, #0]
 8003dca:	605a      	str	r2, [r3, #4]
 8003dcc:	609a      	str	r2, [r3, #8]
 8003dce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003dd0:	1d3b      	adds	r3, r7, #4
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	601a      	str	r2, [r3, #0]
 8003dd6:	605a      	str	r2, [r3, #4]
 8003dd8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003dda:	4b20      	ldr	r3, [pc, #128]	@ (8003e5c <MX_TIM1_Init+0xa0>)
 8003ddc:	4a20      	ldr	r2, [pc, #128]	@ (8003e60 <MX_TIM1_Init+0xa4>)
 8003dde:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003de0:	4b1e      	ldr	r3, [pc, #120]	@ (8003e5c <MX_TIM1_Init+0xa0>)
 8003de2:	2200      	movs	r2, #0
 8003de4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003de6:	4b1d      	ldr	r3, [pc, #116]	@ (8003e5c <MX_TIM1_Init+0xa0>)
 8003de8:	2200      	movs	r2, #0
 8003dea:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 60000;
 8003dec:	4b1b      	ldr	r3, [pc, #108]	@ (8003e5c <MX_TIM1_Init+0xa0>)
 8003dee:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8003df2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003df4:	4b19      	ldr	r3, [pc, #100]	@ (8003e5c <MX_TIM1_Init+0xa0>)
 8003df6:	2200      	movs	r2, #0
 8003df8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003dfa:	4b18      	ldr	r3, [pc, #96]	@ (8003e5c <MX_TIM1_Init+0xa0>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e00:	4b16      	ldr	r3, [pc, #88]	@ (8003e5c <MX_TIM1_Init+0xa0>)
 8003e02:	2200      	movs	r2, #0
 8003e04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003e06:	4815      	ldr	r0, [pc, #84]	@ (8003e5c <MX_TIM1_Init+0xa0>)
 8003e08:	f003 ff9c 	bl	8007d44 <HAL_TIM_Base_Init>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d001      	beq.n	8003e16 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8003e12:	f7ff fe73 	bl	8003afc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003e16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003e1a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003e1c:	f107 0310 	add.w	r3, r7, #16
 8003e20:	4619      	mov	r1, r3
 8003e22:	480e      	ldr	r0, [pc, #56]	@ (8003e5c <MX_TIM1_Init+0xa0>)
 8003e24:	f005 f808 	bl	8008e38 <HAL_TIM_ConfigClockSource>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d001      	beq.n	8003e32 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8003e2e:	f7ff fe65 	bl	8003afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e32:	2300      	movs	r3, #0
 8003e34:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003e36:	2300      	movs	r3, #0
 8003e38:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003e3e:	1d3b      	adds	r3, r7, #4
 8003e40:	4619      	mov	r1, r3
 8003e42:	4806      	ldr	r0, [pc, #24]	@ (8003e5c <MX_TIM1_Init+0xa0>)
 8003e44:	f005 ffde 	bl	8009e04 <HAL_TIMEx_MasterConfigSynchronization>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d001      	beq.n	8003e52 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8003e4e:	f7ff fe55 	bl	8003afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003e52:	bf00      	nop
 8003e54:	3720      	adds	r7, #32
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	20001318 	.word	0x20001318
 8003e60:	40012c00 	.word	0x40012c00

08003e64 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b088      	sub	sp, #32
 8003e68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003e6a:	f107 0310 	add.w	r3, r7, #16
 8003e6e:	2200      	movs	r2, #0
 8003e70:	601a      	str	r2, [r3, #0]
 8003e72:	605a      	str	r2, [r3, #4]
 8003e74:	609a      	str	r2, [r3, #8]
 8003e76:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e78:	1d3b      	adds	r3, r7, #4
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	601a      	str	r2, [r3, #0]
 8003e7e:	605a      	str	r2, [r3, #4]
 8003e80:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003e82:	4b1e      	ldr	r3, [pc, #120]	@ (8003efc <MX_TIM2_Init+0x98>)
 8003e84:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003e88:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8003e8a:	4b1c      	ldr	r3, [pc, #112]	@ (8003efc <MX_TIM2_Init+0x98>)
 8003e8c:	22a9      	movs	r2, #169	@ 0xa9
 8003e8e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e90:	4b1a      	ldr	r3, [pc, #104]	@ (8003efc <MX_TIM2_Init+0x98>)
 8003e92:	2200      	movs	r2, #0
 8003e94:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8003e96:	4b19      	ldr	r3, [pc, #100]	@ (8003efc <MX_TIM2_Init+0x98>)
 8003e98:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003e9c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e9e:	4b17      	ldr	r3, [pc, #92]	@ (8003efc <MX_TIM2_Init+0x98>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ea4:	4b15      	ldr	r3, [pc, #84]	@ (8003efc <MX_TIM2_Init+0x98>)
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003eaa:	4814      	ldr	r0, [pc, #80]	@ (8003efc <MX_TIM2_Init+0x98>)
 8003eac:	f003 ff4a 	bl	8007d44 <HAL_TIM_Base_Init>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d001      	beq.n	8003eba <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8003eb6:	f7ff fe21 	bl	8003afc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003eba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003ebe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003ec0:	f107 0310 	add.w	r3, r7, #16
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	480d      	ldr	r0, [pc, #52]	@ (8003efc <MX_TIM2_Init+0x98>)
 8003ec8:	f004 ffb6 	bl	8008e38 <HAL_TIM_ConfigClockSource>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d001      	beq.n	8003ed6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8003ed2:	f7ff fe13 	bl	8003afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003eda:	2300      	movs	r3, #0
 8003edc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003ede:	1d3b      	adds	r3, r7, #4
 8003ee0:	4619      	mov	r1, r3
 8003ee2:	4806      	ldr	r0, [pc, #24]	@ (8003efc <MX_TIM2_Init+0x98>)
 8003ee4:	f005 ff8e 	bl	8009e04 <HAL_TIMEx_MasterConfigSynchronization>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d001      	beq.n	8003ef2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003eee:	f7ff fe05 	bl	8003afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003ef2:	bf00      	nop
 8003ef4:	3720      	adds	r7, #32
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	200013e4 	.word	0x200013e4

08003f00 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b08c      	sub	sp, #48	@ 0x30
 8003f04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003f06:	f107 030c 	add.w	r3, r7, #12
 8003f0a:	2224      	movs	r2, #36	@ 0x24
 8003f0c:	2100      	movs	r1, #0
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f009 fa3e 	bl	800d390 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f14:	463b      	mov	r3, r7
 8003f16:	2200      	movs	r2, #0
 8003f18:	601a      	str	r2, [r3, #0]
 8003f1a:	605a      	str	r2, [r3, #4]
 8003f1c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003f1e:	4b21      	ldr	r3, [pc, #132]	@ (8003fa4 <MX_TIM3_Init+0xa4>)
 8003f20:	4a21      	ldr	r2, [pc, #132]	@ (8003fa8 <MX_TIM3_Init+0xa8>)
 8003f22:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003f24:	4b1f      	ldr	r3, [pc, #124]	@ (8003fa4 <MX_TIM3_Init+0xa4>)
 8003f26:	2200      	movs	r2, #0
 8003f28:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f2a:	4b1e      	ldr	r3, [pc, #120]	@ (8003fa4 <MX_TIM3_Init+0xa4>)
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 59999;
 8003f30:	4b1c      	ldr	r3, [pc, #112]	@ (8003fa4 <MX_TIM3_Init+0xa4>)
 8003f32:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8003f36:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f38:	4b1a      	ldr	r3, [pc, #104]	@ (8003fa4 <MX_TIM3_Init+0xa4>)
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f3e:	4b19      	ldr	r3, [pc, #100]	@ (8003fa4 <MX_TIM3_Init+0xa4>)
 8003f40:	2200      	movs	r2, #0
 8003f42:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003f44:	2303      	movs	r3, #3
 8003f46:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003f50:	2300      	movs	r3, #0
 8003f52:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003f54:	2300      	movs	r3, #0
 8003f56:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003f60:	2300      	movs	r3, #0
 8003f62:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8003f64:	2300      	movs	r3, #0
 8003f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8003f68:	f107 030c 	add.w	r3, r7, #12
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	480d      	ldr	r0, [pc, #52]	@ (8003fa4 <MX_TIM3_Init+0xa4>)
 8003f70:	f004 fb18 	bl	80085a4 <HAL_TIM_Encoder_Init>
 8003f74:	4603      	mov	r3, r0
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d001      	beq.n	8003f7e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8003f7a:	f7ff fdbf 	bl	8003afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f82:	2300      	movs	r3, #0
 8003f84:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003f86:	463b      	mov	r3, r7
 8003f88:	4619      	mov	r1, r3
 8003f8a:	4806      	ldr	r0, [pc, #24]	@ (8003fa4 <MX_TIM3_Init+0xa4>)
 8003f8c:	f005 ff3a 	bl	8009e04 <HAL_TIMEx_MasterConfigSynchronization>
 8003f90:	4603      	mov	r3, r0
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d001      	beq.n	8003f9a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8003f96:	f7ff fdb1 	bl	8003afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003f9a:	bf00      	nop
 8003f9c:	3730      	adds	r7, #48	@ 0x30
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	200014b0 	.word	0x200014b0
 8003fa8:	40000400 	.word	0x40000400

08003fac <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b08c      	sub	sp, #48	@ 0x30
 8003fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003fb2:	f107 030c 	add.w	r3, r7, #12
 8003fb6:	2224      	movs	r2, #36	@ 0x24
 8003fb8:	2100      	movs	r1, #0
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f009 f9e8 	bl	800d390 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003fc0:	463b      	mov	r3, r7
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	601a      	str	r2, [r3, #0]
 8003fc6:	605a      	str	r2, [r3, #4]
 8003fc8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003fca:	4b21      	ldr	r3, [pc, #132]	@ (8004050 <MX_TIM4_Init+0xa4>)
 8003fcc:	4a21      	ldr	r2, [pc, #132]	@ (8004054 <MX_TIM4_Init+0xa8>)
 8003fce:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003fd0:	4b1f      	ldr	r3, [pc, #124]	@ (8004050 <MX_TIM4_Init+0xa4>)
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003fd6:	4b1e      	ldr	r3, [pc, #120]	@ (8004050 <MX_TIM4_Init+0xa4>)
 8003fd8:	2200      	movs	r2, #0
 8003fda:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 59999;
 8003fdc:	4b1c      	ldr	r3, [pc, #112]	@ (8004050 <MX_TIM4_Init+0xa4>)
 8003fde:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8003fe2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003fe4:	4b1a      	ldr	r3, [pc, #104]	@ (8004050 <MX_TIM4_Init+0xa4>)
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003fea:	4b19      	ldr	r3, [pc, #100]	@ (8004050 <MX_TIM4_Init+0xa4>)
 8003fec:	2200      	movs	r2, #0
 8003fee:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003ff0:	2303      	movs	r3, #3
 8003ff2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8004000:	2300      	movs	r3, #0
 8004002:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004004:	2300      	movs	r3, #0
 8004006:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004008:	2301      	movs	r3, #1
 800400a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800400c:	2300      	movs	r3, #0
 800400e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8004010:	2300      	movs	r3, #0
 8004012:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8004014:	f107 030c 	add.w	r3, r7, #12
 8004018:	4619      	mov	r1, r3
 800401a:	480d      	ldr	r0, [pc, #52]	@ (8004050 <MX_TIM4_Init+0xa4>)
 800401c:	f004 fac2 	bl	80085a4 <HAL_TIM_Encoder_Init>
 8004020:	4603      	mov	r3, r0
 8004022:	2b00      	cmp	r3, #0
 8004024:	d001      	beq.n	800402a <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8004026:	f7ff fd69 	bl	8003afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800402a:	2300      	movs	r3, #0
 800402c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800402e:	2300      	movs	r3, #0
 8004030:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004032:	463b      	mov	r3, r7
 8004034:	4619      	mov	r1, r3
 8004036:	4806      	ldr	r0, [pc, #24]	@ (8004050 <MX_TIM4_Init+0xa4>)
 8004038:	f005 fee4 	bl	8009e04 <HAL_TIMEx_MasterConfigSynchronization>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d001      	beq.n	8004046 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8004042:	f7ff fd5b 	bl	8003afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004046:	bf00      	nop
 8004048:	3730      	adds	r7, #48	@ 0x30
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
 800404e:	bf00      	nop
 8004050:	2000157c 	.word	0x2000157c
 8004054:	40000800 	.word	0x40000800

08004058 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b09c      	sub	sp, #112	@ 0x70
 800405c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800405e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8004062:	2200      	movs	r2, #0
 8004064:	601a      	str	r2, [r3, #0]
 8004066:	605a      	str	r2, [r3, #4]
 8004068:	609a      	str	r2, [r3, #8]
 800406a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800406c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004070:	2200      	movs	r2, #0
 8004072:	601a      	str	r2, [r3, #0]
 8004074:	605a      	str	r2, [r3, #4]
 8004076:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004078:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800407c:	2200      	movs	r2, #0
 800407e:	601a      	str	r2, [r3, #0]
 8004080:	605a      	str	r2, [r3, #4]
 8004082:	609a      	str	r2, [r3, #8]
 8004084:	60da      	str	r2, [r3, #12]
 8004086:	611a      	str	r2, [r3, #16]
 8004088:	615a      	str	r2, [r3, #20]
 800408a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800408c:	1d3b      	adds	r3, r7, #4
 800408e:	2234      	movs	r2, #52	@ 0x34
 8004090:	2100      	movs	r1, #0
 8004092:	4618      	mov	r0, r3
 8004094:	f009 f97c 	bl	800d390 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8004098:	4b45      	ldr	r3, [pc, #276]	@ (80041b0 <MX_TIM8_Init+0x158>)
 800409a:	4a46      	ldr	r2, [pc, #280]	@ (80041b4 <MX_TIM8_Init+0x15c>)
 800409c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 169;
 800409e:	4b44      	ldr	r3, [pc, #272]	@ (80041b0 <MX_TIM8_Init+0x158>)
 80040a0:	22a9      	movs	r2, #169	@ 0xa9
 80040a2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040a4:	4b42      	ldr	r3, [pc, #264]	@ (80041b0 <MX_TIM8_Init+0x158>)
 80040a6:	2200      	movs	r2, #0
 80040a8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 19999;
 80040aa:	4b41      	ldr	r3, [pc, #260]	@ (80041b0 <MX_TIM8_Init+0x158>)
 80040ac:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80040b0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80040b2:	4b3f      	ldr	r3, [pc, #252]	@ (80041b0 <MX_TIM8_Init+0x158>)
 80040b4:	2200      	movs	r2, #0
 80040b6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80040b8:	4b3d      	ldr	r3, [pc, #244]	@ (80041b0 <MX_TIM8_Init+0x158>)
 80040ba:	2200      	movs	r2, #0
 80040bc:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040be:	4b3c      	ldr	r3, [pc, #240]	@ (80041b0 <MX_TIM8_Init+0x158>)
 80040c0:	2200      	movs	r2, #0
 80040c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80040c4:	483a      	ldr	r0, [pc, #232]	@ (80041b0 <MX_TIM8_Init+0x158>)
 80040c6:	f003 fe3d 	bl	8007d44 <HAL_TIM_Base_Init>
 80040ca:	4603      	mov	r3, r0
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d001      	beq.n	80040d4 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 80040d0:	f7ff fd14 	bl	8003afc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80040d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80040d8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80040da:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80040de:	4619      	mov	r1, r3
 80040e0:	4833      	ldr	r0, [pc, #204]	@ (80041b0 <MX_TIM8_Init+0x158>)
 80040e2:	f004 fea9 	bl	8008e38 <HAL_TIM_ConfigClockSource>
 80040e6:	4603      	mov	r3, r0
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d001      	beq.n	80040f0 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 80040ec:	f7ff fd06 	bl	8003afc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80040f0:	482f      	ldr	r0, [pc, #188]	@ (80041b0 <MX_TIM8_Init+0x158>)
 80040f2:	f003 ffe1 	bl	80080b8 <HAL_TIM_PWM_Init>
 80040f6:	4603      	mov	r3, r0
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d001      	beq.n	8004100 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 80040fc:	f7ff fcfe 	bl	8003afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004100:	2300      	movs	r3, #0
 8004102:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004104:	2300      	movs	r3, #0
 8004106:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004108:	2300      	movs	r3, #0
 800410a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800410c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004110:	4619      	mov	r1, r3
 8004112:	4827      	ldr	r0, [pc, #156]	@ (80041b0 <MX_TIM8_Init+0x158>)
 8004114:	f005 fe76 	bl	8009e04 <HAL_TIMEx_MasterConfigSynchronization>
 8004118:	4603      	mov	r3, r0
 800411a:	2b00      	cmp	r3, #0
 800411c:	d001      	beq.n	8004122 <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 800411e:	f7ff fced 	bl	8003afc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004122:	2360      	movs	r3, #96	@ 0x60
 8004124:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8004126:	2300      	movs	r3, #0
 8004128:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800412a:	2300      	movs	r3, #0
 800412c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800412e:	2300      	movs	r3, #0
 8004130:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004132:	2300      	movs	r3, #0
 8004134:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004136:	2300      	movs	r3, #0
 8004138:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800413a:	2300      	movs	r3, #0
 800413c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800413e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004142:	220c      	movs	r2, #12
 8004144:	4619      	mov	r1, r3
 8004146:	481a      	ldr	r0, [pc, #104]	@ (80041b0 <MX_TIM8_Init+0x158>)
 8004148:	f004 fd62 	bl	8008c10 <HAL_TIM_PWM_ConfigChannel>
 800414c:	4603      	mov	r3, r0
 800414e:	2b00      	cmp	r3, #0
 8004150:	d001      	beq.n	8004156 <MX_TIM8_Init+0xfe>
  {
    Error_Handler();
 8004152:	f7ff fcd3 	bl	8003afc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004156:	2300      	movs	r3, #0
 8004158:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800415a:	2300      	movs	r3, #0
 800415c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800415e:	2300      	movs	r3, #0
 8004160:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004162:	2300      	movs	r3, #0
 8004164:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004166:	2300      	movs	r3, #0
 8004168:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800416a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800416e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8004170:	2300      	movs	r3, #0
 8004172:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8004174:	2300      	movs	r3, #0
 8004176:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8004178:	2300      	movs	r3, #0
 800417a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800417c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004180:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8004182:	2300      	movs	r3, #0
 8004184:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8004186:	2300      	movs	r3, #0
 8004188:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800418a:	2300      	movs	r3, #0
 800418c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800418e:	1d3b      	adds	r3, r7, #4
 8004190:	4619      	mov	r1, r3
 8004192:	4807      	ldr	r0, [pc, #28]	@ (80041b0 <MX_TIM8_Init+0x158>)
 8004194:	f005 fecc 	bl	8009f30 <HAL_TIMEx_ConfigBreakDeadTime>
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d001      	beq.n	80041a2 <MX_TIM8_Init+0x14a>
  {
    Error_Handler();
 800419e:	f7ff fcad 	bl	8003afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80041a2:	4803      	ldr	r0, [pc, #12]	@ (80041b0 <MX_TIM8_Init+0x158>)
 80041a4:	f000 fa44 	bl	8004630 <HAL_TIM_MspPostInit>

}
 80041a8:	bf00      	nop
 80041aa:	3770      	adds	r7, #112	@ 0x70
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}
 80041b0:	20001648 	.word	0x20001648
 80041b4:	40013400 	.word	0x40013400

080041b8 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b094      	sub	sp, #80	@ 0x50
 80041bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80041be:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80041c2:	2200      	movs	r2, #0
 80041c4:	601a      	str	r2, [r3, #0]
 80041c6:	605a      	str	r2, [r3, #4]
 80041c8:	609a      	str	r2, [r3, #8]
 80041ca:	60da      	str	r2, [r3, #12]
 80041cc:	611a      	str	r2, [r3, #16]
 80041ce:	615a      	str	r2, [r3, #20]
 80041d0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80041d2:	463b      	mov	r3, r7
 80041d4:	2234      	movs	r2, #52	@ 0x34
 80041d6:	2100      	movs	r1, #0
 80041d8:	4618      	mov	r0, r3
 80041da:	f009 f8d9 	bl	800d390 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80041de:	4b34      	ldr	r3, [pc, #208]	@ (80042b0 <MX_TIM16_Init+0xf8>)
 80041e0:	4a34      	ldr	r2, [pc, #208]	@ (80042b4 <MX_TIM16_Init+0xfc>)
 80041e2:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 80041e4:	4b32      	ldr	r3, [pc, #200]	@ (80042b0 <MX_TIM16_Init+0xf8>)
 80041e6:	22a9      	movs	r2, #169	@ 0xa9
 80041e8:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041ea:	4b31      	ldr	r3, [pc, #196]	@ (80042b0 <MX_TIM16_Init+0xf8>)
 80041ec:	2200      	movs	r2, #0
 80041ee:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 2005;
 80041f0:	4b2f      	ldr	r3, [pc, #188]	@ (80042b0 <MX_TIM16_Init+0xf8>)
 80041f2:	f240 72d5 	movw	r2, #2005	@ 0x7d5
 80041f6:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041f8:	4b2d      	ldr	r3, [pc, #180]	@ (80042b0 <MX_TIM16_Init+0xf8>)
 80041fa:	2200      	movs	r2, #0
 80041fc:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80041fe:	4b2c      	ldr	r3, [pc, #176]	@ (80042b0 <MX_TIM16_Init+0xf8>)
 8004200:	2200      	movs	r2, #0
 8004202:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004204:	4b2a      	ldr	r3, [pc, #168]	@ (80042b0 <MX_TIM16_Init+0xf8>)
 8004206:	2200      	movs	r2, #0
 8004208:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800420a:	4829      	ldr	r0, [pc, #164]	@ (80042b0 <MX_TIM16_Init+0xf8>)
 800420c:	f003 fd9a 	bl	8007d44 <HAL_TIM_Base_Init>
 8004210:	4603      	mov	r3, r0
 8004212:	2b00      	cmp	r3, #0
 8004214:	d001      	beq.n	800421a <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 8004216:	f7ff fc71 	bl	8003afc <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim16) != HAL_OK)
 800421a:	4825      	ldr	r0, [pc, #148]	@ (80042b0 <MX_TIM16_Init+0xf8>)
 800421c:	f003 fede 	bl	8007fdc <HAL_TIM_OC_Init>
 8004220:	4603      	mov	r3, r0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d001      	beq.n	800422a <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 8004226:	f7ff fc69 	bl	8003afc <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 800422a:	2108      	movs	r1, #8
 800422c:	4820      	ldr	r0, [pc, #128]	@ (80042b0 <MX_TIM16_Init+0xf8>)
 800422e:	f004 f8c3 	bl	80083b8 <HAL_TIM_OnePulse_Init>
 8004232:	4603      	mov	r3, r0
 8004234:	2b00      	cmp	r3, #0
 8004236:	d001      	beq.n	800423c <MX_TIM16_Init+0x84>
  {
    Error_Handler();
 8004238:	f7ff fc60 	bl	8003afc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 800423c:	2310      	movs	r3, #16
 800423e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 1433;
 8004240:	f240 5399 	movw	r3, #1433	@ 0x599
 8004244:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004246:	2300      	movs	r3, #0
 8004248:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800424a:	2300      	movs	r3, #0
 800424c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800424e:	2300      	movs	r3, #0
 8004250:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004252:	2300      	movs	r3, #0
 8004254:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004256:	2300      	movs	r3, #0
 8004258:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_OC_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800425a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800425e:	2200      	movs	r2, #0
 8004260:	4619      	mov	r1, r3
 8004262:	4813      	ldr	r0, [pc, #76]	@ (80042b0 <MX_TIM16_Init+0xf8>)
 8004264:	f004 fc5a 	bl	8008b1c <HAL_TIM_OC_ConfigChannel>
 8004268:	4603      	mov	r3, r0
 800426a:	2b00      	cmp	r3, #0
 800426c:	d001      	beq.n	8004272 <MX_TIM16_Init+0xba>
  {
    Error_Handler();
 800426e:	f7ff fc45 	bl	8003afc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004272:	2300      	movs	r3, #0
 8004274:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004276:	2300      	movs	r3, #0
 8004278:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800427a:	2300      	movs	r3, #0
 800427c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800427e:	2300      	movs	r3, #0
 8004280:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004282:	2300      	movs	r3, #0
 8004284:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004286:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800428a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800428c:	2300      	movs	r3, #0
 800428e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004290:	2300      	movs	r3, #0
 8004292:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8004294:	463b      	mov	r3, r7
 8004296:	4619      	mov	r1, r3
 8004298:	4805      	ldr	r0, [pc, #20]	@ (80042b0 <MX_TIM16_Init+0xf8>)
 800429a:	f005 fe49 	bl	8009f30 <HAL_TIMEx_ConfigBreakDeadTime>
 800429e:	4603      	mov	r3, r0
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d001      	beq.n	80042a8 <MX_TIM16_Init+0xf0>
  {
    Error_Handler();
 80042a4:	f7ff fc2a 	bl	8003afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80042a8:	bf00      	nop
 80042aa:	3750      	adds	r7, #80	@ 0x50
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	20001714 	.word	0x20001714
 80042b4:	40014400 	.word	0x40014400

080042b8 <MX_TIM20_Init>:
/* TIM20 init function */
void MX_TIM20_Init(void)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b09c      	sub	sp, #112	@ 0x70
 80042bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM20_Init 0 */

  /* USER CODE END TIM20_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80042be:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80042c2:	2200      	movs	r2, #0
 80042c4:	601a      	str	r2, [r3, #0]
 80042c6:	605a      	str	r2, [r3, #4]
 80042c8:	609a      	str	r2, [r3, #8]
 80042ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80042cc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80042d0:	2200      	movs	r2, #0
 80042d2:	601a      	str	r2, [r3, #0]
 80042d4:	605a      	str	r2, [r3, #4]
 80042d6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80042d8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80042dc:	2200      	movs	r2, #0
 80042de:	601a      	str	r2, [r3, #0]
 80042e0:	605a      	str	r2, [r3, #4]
 80042e2:	609a      	str	r2, [r3, #8]
 80042e4:	60da      	str	r2, [r3, #12]
 80042e6:	611a      	str	r2, [r3, #16]
 80042e8:	615a      	str	r2, [r3, #20]
 80042ea:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80042ec:	1d3b      	adds	r3, r7, #4
 80042ee:	2234      	movs	r2, #52	@ 0x34
 80042f0:	2100      	movs	r1, #0
 80042f2:	4618      	mov	r0, r3
 80042f4:	f009 f84c 	bl	800d390 <memset>

  /* USER CODE BEGIN TIM20_Init 1 */

  /* USER CODE END TIM20_Init 1 */
  htim20.Instance = TIM20;
 80042f8:	4b4b      	ldr	r3, [pc, #300]	@ (8004428 <MX_TIM20_Init+0x170>)
 80042fa:	4a4c      	ldr	r2, [pc, #304]	@ (800442c <MX_TIM20_Init+0x174>)
 80042fc:	601a      	str	r2, [r3, #0]
  htim20.Init.Prescaler = 0;
 80042fe:	4b4a      	ldr	r3, [pc, #296]	@ (8004428 <MX_TIM20_Init+0x170>)
 8004300:	2200      	movs	r2, #0
 8004302:	605a      	str	r2, [r3, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004304:	4b48      	ldr	r3, [pc, #288]	@ (8004428 <MX_TIM20_Init+0x170>)
 8004306:	2200      	movs	r2, #0
 8004308:	609a      	str	r2, [r3, #8]
  htim20.Init.Period = 65535;
 800430a:	4b47      	ldr	r3, [pc, #284]	@ (8004428 <MX_TIM20_Init+0x170>)
 800430c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004310:	60da      	str	r2, [r3, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004312:	4b45      	ldr	r3, [pc, #276]	@ (8004428 <MX_TIM20_Init+0x170>)
 8004314:	2200      	movs	r2, #0
 8004316:	611a      	str	r2, [r3, #16]
  htim20.Init.RepetitionCounter = 0;
 8004318:	4b43      	ldr	r3, [pc, #268]	@ (8004428 <MX_TIM20_Init+0x170>)
 800431a:	2200      	movs	r2, #0
 800431c:	615a      	str	r2, [r3, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800431e:	4b42      	ldr	r3, [pc, #264]	@ (8004428 <MX_TIM20_Init+0x170>)
 8004320:	2200      	movs	r2, #0
 8004322:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim20) != HAL_OK)
 8004324:	4840      	ldr	r0, [pc, #256]	@ (8004428 <MX_TIM20_Init+0x170>)
 8004326:	f003 fd0d 	bl	8007d44 <HAL_TIM_Base_Init>
 800432a:	4603      	mov	r3, r0
 800432c:	2b00      	cmp	r3, #0
 800432e:	d001      	beq.n	8004334 <MX_TIM20_Init+0x7c>
  {
    Error_Handler();
 8004330:	f7ff fbe4 	bl	8003afc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004334:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004338:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim20, &sClockSourceConfig) != HAL_OK)
 800433a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800433e:	4619      	mov	r1, r3
 8004340:	4839      	ldr	r0, [pc, #228]	@ (8004428 <MX_TIM20_Init+0x170>)
 8004342:	f004 fd79 	bl	8008e38 <HAL_TIM_ConfigClockSource>
 8004346:	4603      	mov	r3, r0
 8004348:	2b00      	cmp	r3, #0
 800434a:	d001      	beq.n	8004350 <MX_TIM20_Init+0x98>
  {
    Error_Handler();
 800434c:	f7ff fbd6 	bl	8003afc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim20) != HAL_OK)
 8004350:	4835      	ldr	r0, [pc, #212]	@ (8004428 <MX_TIM20_Init+0x170>)
 8004352:	f003 feb1 	bl	80080b8 <HAL_TIM_PWM_Init>
 8004356:	4603      	mov	r3, r0
 8004358:	2b00      	cmp	r3, #0
 800435a:	d001      	beq.n	8004360 <MX_TIM20_Init+0xa8>
  {
    Error_Handler();
 800435c:	f7ff fbce 	bl	8003afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004360:	2300      	movs	r3, #0
 8004362:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004364:	2300      	movs	r3, #0
 8004366:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004368:	2300      	movs	r3, #0
 800436a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 800436c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004370:	4619      	mov	r1, r3
 8004372:	482d      	ldr	r0, [pc, #180]	@ (8004428 <MX_TIM20_Init+0x170>)
 8004374:	f005 fd46 	bl	8009e04 <HAL_TIMEx_MasterConfigSynchronization>
 8004378:	4603      	mov	r3, r0
 800437a:	2b00      	cmp	r3, #0
 800437c:	d001      	beq.n	8004382 <MX_TIM20_Init+0xca>
  {
    Error_Handler();
 800437e:	f7ff fbbd 	bl	8003afc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004382:	2360      	movs	r3, #96	@ 0x60
 8004384:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8004386:	2300      	movs	r3, #0
 8004388:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800438a:	2300      	movs	r3, #0
 800438c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800438e:	2300      	movs	r3, #0
 8004390:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004392:	2300      	movs	r3, #0
 8004394:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004396:	2300      	movs	r3, #0
 8004398:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800439a:	2300      	movs	r3, #0
 800439c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800439e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80043a2:	2200      	movs	r2, #0
 80043a4:	4619      	mov	r1, r3
 80043a6:	4820      	ldr	r0, [pc, #128]	@ (8004428 <MX_TIM20_Init+0x170>)
 80043a8:	f004 fc32 	bl	8008c10 <HAL_TIM_PWM_ConfigChannel>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d001      	beq.n	80043b6 <MX_TIM20_Init+0xfe>
  {
    Error_Handler();
 80043b2:	f7ff fba3 	bl	8003afc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80043b6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80043ba:	2208      	movs	r2, #8
 80043bc:	4619      	mov	r1, r3
 80043be:	481a      	ldr	r0, [pc, #104]	@ (8004428 <MX_TIM20_Init+0x170>)
 80043c0:	f004 fc26 	bl	8008c10 <HAL_TIM_PWM_ConfigChannel>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d001      	beq.n	80043ce <MX_TIM20_Init+0x116>
  {
    Error_Handler();
 80043ca:	f7ff fb97 	bl	8003afc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80043ce:	2300      	movs	r3, #0
 80043d0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80043d2:	2300      	movs	r3, #0
 80043d4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80043d6:	2300      	movs	r3, #0
 80043d8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80043da:	2300      	movs	r3, #0
 80043dc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80043de:	2300      	movs	r3, #0
 80043e0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80043e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80043e6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80043e8:	2300      	movs	r3, #0
 80043ea:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80043ec:	2300      	movs	r3, #0
 80043ee:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80043f0:	2300      	movs	r3, #0
 80043f2:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80043f4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80043f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80043fa:	2300      	movs	r3, #0
 80043fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80043fe:	2300      	movs	r3, #0
 8004400:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004402:	2300      	movs	r3, #0
 8004404:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim20, &sBreakDeadTimeConfig) != HAL_OK)
 8004406:	1d3b      	adds	r3, r7, #4
 8004408:	4619      	mov	r1, r3
 800440a:	4807      	ldr	r0, [pc, #28]	@ (8004428 <MX_TIM20_Init+0x170>)
 800440c:	f005 fd90 	bl	8009f30 <HAL_TIMEx_ConfigBreakDeadTime>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d001      	beq.n	800441a <MX_TIM20_Init+0x162>
  {
    Error_Handler();
 8004416:	f7ff fb71 	bl	8003afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM20_Init 2 */

  /* USER CODE END TIM20_Init 2 */
  HAL_TIM_MspPostInit(&htim20);
 800441a:	4803      	ldr	r0, [pc, #12]	@ (8004428 <MX_TIM20_Init+0x170>)
 800441c:	f000 f908 	bl	8004630 <HAL_TIM_MspPostInit>

}
 8004420:	bf00      	nop
 8004422:	3770      	adds	r7, #112	@ 0x70
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}
 8004428:	200017e0 	.word	0x200017e0
 800442c:	40015000 	.word	0x40015000

08004430 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b088      	sub	sp, #32
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a3d      	ldr	r2, [pc, #244]	@ (8004534 <HAL_TIM_Base_MspInit+0x104>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d11c      	bne.n	800447c <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004442:	4b3d      	ldr	r3, [pc, #244]	@ (8004538 <HAL_TIM_Base_MspInit+0x108>)
 8004444:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004446:	4a3c      	ldr	r2, [pc, #240]	@ (8004538 <HAL_TIM_Base_MspInit+0x108>)
 8004448:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800444c:	6613      	str	r3, [r2, #96]	@ 0x60
 800444e:	4b3a      	ldr	r3, [pc, #232]	@ (8004538 <HAL_TIM_Base_MspInit+0x108>)
 8004450:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004452:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004456:	61fb      	str	r3, [r7, #28]
 8004458:	69fb      	ldr	r3, [r7, #28]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 800445a:	2200      	movs	r2, #0
 800445c:	2100      	movs	r1, #0
 800445e:	2018      	movs	r0, #24
 8004460:	f001 fe6f 	bl	8006142 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8004464:	2018      	movs	r0, #24
 8004466:	f001 fe86 	bl	8006176 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800446a:	2200      	movs	r2, #0
 800446c:	2100      	movs	r1, #0
 800446e:	2019      	movs	r0, #25
 8004470:	f001 fe67 	bl	8006142 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004474:	2019      	movs	r0, #25
 8004476:	f001 fe7e 	bl	8006176 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM20_CLK_ENABLE();
  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }
}
 800447a:	e056      	b.n	800452a <HAL_TIM_Base_MspInit+0xfa>
  else if(tim_baseHandle->Instance==TIM2)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004484:	d114      	bne.n	80044b0 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004486:	4b2c      	ldr	r3, [pc, #176]	@ (8004538 <HAL_TIM_Base_MspInit+0x108>)
 8004488:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800448a:	4a2b      	ldr	r2, [pc, #172]	@ (8004538 <HAL_TIM_Base_MspInit+0x108>)
 800448c:	f043 0301 	orr.w	r3, r3, #1
 8004490:	6593      	str	r3, [r2, #88]	@ 0x58
 8004492:	4b29      	ldr	r3, [pc, #164]	@ (8004538 <HAL_TIM_Base_MspInit+0x108>)
 8004494:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	61bb      	str	r3, [r7, #24]
 800449c:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800449e:	2200      	movs	r2, #0
 80044a0:	2100      	movs	r1, #0
 80044a2:	201c      	movs	r0, #28
 80044a4:	f001 fe4d 	bl	8006142 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80044a8:	201c      	movs	r0, #28
 80044aa:	f001 fe64 	bl	8006176 <HAL_NVIC_EnableIRQ>
}
 80044ae:	e03c      	b.n	800452a <HAL_TIM_Base_MspInit+0xfa>
  else if(tim_baseHandle->Instance==TIM8)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a21      	ldr	r2, [pc, #132]	@ (800453c <HAL_TIM_Base_MspInit+0x10c>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d10c      	bne.n	80044d4 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80044ba:	4b1f      	ldr	r3, [pc, #124]	@ (8004538 <HAL_TIM_Base_MspInit+0x108>)
 80044bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044be:	4a1e      	ldr	r2, [pc, #120]	@ (8004538 <HAL_TIM_Base_MspInit+0x108>)
 80044c0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80044c4:	6613      	str	r3, [r2, #96]	@ 0x60
 80044c6:	4b1c      	ldr	r3, [pc, #112]	@ (8004538 <HAL_TIM_Base_MspInit+0x108>)
 80044c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044ce:	617b      	str	r3, [r7, #20]
 80044d0:	697b      	ldr	r3, [r7, #20]
}
 80044d2:	e02a      	b.n	800452a <HAL_TIM_Base_MspInit+0xfa>
  else if(tim_baseHandle->Instance==TIM16)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a19      	ldr	r2, [pc, #100]	@ (8004540 <HAL_TIM_Base_MspInit+0x110>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d114      	bne.n	8004508 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80044de:	4b16      	ldr	r3, [pc, #88]	@ (8004538 <HAL_TIM_Base_MspInit+0x108>)
 80044e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044e2:	4a15      	ldr	r2, [pc, #84]	@ (8004538 <HAL_TIM_Base_MspInit+0x108>)
 80044e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80044ea:	4b13      	ldr	r3, [pc, #76]	@ (8004538 <HAL_TIM_Base_MspInit+0x108>)
 80044ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044f2:	613b      	str	r3, [r7, #16]
 80044f4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80044f6:	2200      	movs	r2, #0
 80044f8:	2100      	movs	r1, #0
 80044fa:	2019      	movs	r0, #25
 80044fc:	f001 fe21 	bl	8006142 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004500:	2019      	movs	r0, #25
 8004502:	f001 fe38 	bl	8006176 <HAL_NVIC_EnableIRQ>
}
 8004506:	e010      	b.n	800452a <HAL_TIM_Base_MspInit+0xfa>
  else if(tim_baseHandle->Instance==TIM20)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a0d      	ldr	r2, [pc, #52]	@ (8004544 <HAL_TIM_Base_MspInit+0x114>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d10b      	bne.n	800452a <HAL_TIM_Base_MspInit+0xfa>
    __HAL_RCC_TIM20_CLK_ENABLE();
 8004512:	4b09      	ldr	r3, [pc, #36]	@ (8004538 <HAL_TIM_Base_MspInit+0x108>)
 8004514:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004516:	4a08      	ldr	r2, [pc, #32]	@ (8004538 <HAL_TIM_Base_MspInit+0x108>)
 8004518:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800451c:	6613      	str	r3, [r2, #96]	@ 0x60
 800451e:	4b06      	ldr	r3, [pc, #24]	@ (8004538 <HAL_TIM_Base_MspInit+0x108>)
 8004520:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004522:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004526:	60fb      	str	r3, [r7, #12]
 8004528:	68fb      	ldr	r3, [r7, #12]
}
 800452a:	bf00      	nop
 800452c:	3720      	adds	r7, #32
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}
 8004532:	bf00      	nop
 8004534:	40012c00 	.word	0x40012c00
 8004538:	40021000 	.word	0x40021000
 800453c:	40013400 	.word	0x40013400
 8004540:	40014400 	.word	0x40014400
 8004544:	40015000 	.word	0x40015000

08004548 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b08c      	sub	sp, #48	@ 0x30
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004550:	f107 031c 	add.w	r3, r7, #28
 8004554:	2200      	movs	r2, #0
 8004556:	601a      	str	r2, [r3, #0]
 8004558:	605a      	str	r2, [r3, #4]
 800455a:	609a      	str	r2, [r3, #8]
 800455c:	60da      	str	r2, [r3, #12]
 800455e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a2f      	ldr	r2, [pc, #188]	@ (8004624 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d129      	bne.n	80045be <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800456a:	4b2f      	ldr	r3, [pc, #188]	@ (8004628 <HAL_TIM_Encoder_MspInit+0xe0>)
 800456c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800456e:	4a2e      	ldr	r2, [pc, #184]	@ (8004628 <HAL_TIM_Encoder_MspInit+0xe0>)
 8004570:	f043 0302 	orr.w	r3, r3, #2
 8004574:	6593      	str	r3, [r2, #88]	@ 0x58
 8004576:	4b2c      	ldr	r3, [pc, #176]	@ (8004628 <HAL_TIM_Encoder_MspInit+0xe0>)
 8004578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800457a:	f003 0302 	and.w	r3, r3, #2
 800457e:	61bb      	str	r3, [r7, #24]
 8004580:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004582:	4b29      	ldr	r3, [pc, #164]	@ (8004628 <HAL_TIM_Encoder_MspInit+0xe0>)
 8004584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004586:	4a28      	ldr	r2, [pc, #160]	@ (8004628 <HAL_TIM_Encoder_MspInit+0xe0>)
 8004588:	f043 0301 	orr.w	r3, r3, #1
 800458c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800458e:	4b26      	ldr	r3, [pc, #152]	@ (8004628 <HAL_TIM_Encoder_MspInit+0xe0>)
 8004590:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004592:	f003 0301 	and.w	r3, r3, #1
 8004596:	617b      	str	r3, [r7, #20]
 8004598:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = Encoder_1_Pin|Encoder_1A7_Pin;
 800459a:	23c0      	movs	r3, #192	@ 0xc0
 800459c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800459e:	2302      	movs	r3, #2
 80045a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045a2:	2300      	movs	r3, #0
 80045a4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045a6:	2300      	movs	r3, #0
 80045a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80045aa:	2302      	movs	r3, #2
 80045ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045ae:	f107 031c 	add.w	r3, r7, #28
 80045b2:	4619      	mov	r1, r3
 80045b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80045b8:	f002 f936 	bl	8006828 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80045bc:	e02e      	b.n	800461c <HAL_TIM_Encoder_MspInit+0xd4>
  else if(tim_encoderHandle->Instance==TIM4)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a1a      	ldr	r2, [pc, #104]	@ (800462c <HAL_TIM_Encoder_MspInit+0xe4>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d129      	bne.n	800461c <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80045c8:	4b17      	ldr	r3, [pc, #92]	@ (8004628 <HAL_TIM_Encoder_MspInit+0xe0>)
 80045ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045cc:	4a16      	ldr	r2, [pc, #88]	@ (8004628 <HAL_TIM_Encoder_MspInit+0xe0>)
 80045ce:	f043 0304 	orr.w	r3, r3, #4
 80045d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80045d4:	4b14      	ldr	r3, [pc, #80]	@ (8004628 <HAL_TIM_Encoder_MspInit+0xe0>)
 80045d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045d8:	f003 0304 	and.w	r3, r3, #4
 80045dc:	613b      	str	r3, [r7, #16]
 80045de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045e0:	4b11      	ldr	r3, [pc, #68]	@ (8004628 <HAL_TIM_Encoder_MspInit+0xe0>)
 80045e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045e4:	4a10      	ldr	r2, [pc, #64]	@ (8004628 <HAL_TIM_Encoder_MspInit+0xe0>)
 80045e6:	f043 0301 	orr.w	r3, r3, #1
 80045ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045ec:	4b0e      	ldr	r3, [pc, #56]	@ (8004628 <HAL_TIM_Encoder_MspInit+0xe0>)
 80045ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045f0:	f003 0301 	and.w	r3, r3, #1
 80045f4:	60fb      	str	r3, [r7, #12]
 80045f6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Encoder_2_Pin|Encoder_2A12_Pin;
 80045f8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80045fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045fe:	2302      	movs	r3, #2
 8004600:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004602:	2300      	movs	r3, #0
 8004604:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004606:	2300      	movs	r3, #0
 8004608:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 800460a:	230a      	movs	r3, #10
 800460c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800460e:	f107 031c 	add.w	r3, r7, #28
 8004612:	4619      	mov	r1, r3
 8004614:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004618:	f002 f906 	bl	8006828 <HAL_GPIO_Init>
}
 800461c:	bf00      	nop
 800461e:	3730      	adds	r7, #48	@ 0x30
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}
 8004624:	40000400 	.word	0x40000400
 8004628:	40021000 	.word	0x40021000
 800462c:	40000800 	.word	0x40000800

08004630 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b08a      	sub	sp, #40	@ 0x28
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004638:	f107 0314 	add.w	r3, r7, #20
 800463c:	2200      	movs	r2, #0
 800463e:	601a      	str	r2, [r3, #0]
 8004640:	605a      	str	r2, [r3, #4]
 8004642:	609a      	str	r2, [r3, #8]
 8004644:	60da      	str	r2, [r3, #12]
 8004646:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a31      	ldr	r2, [pc, #196]	@ (8004714 <HAL_TIM_MspPostInit+0xe4>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d11d      	bne.n	800468e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004652:	4b31      	ldr	r3, [pc, #196]	@ (8004718 <HAL_TIM_MspPostInit+0xe8>)
 8004654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004656:	4a30      	ldr	r2, [pc, #192]	@ (8004718 <HAL_TIM_MspPostInit+0xe8>)
 8004658:	f043 0304 	orr.w	r3, r3, #4
 800465c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800465e:	4b2e      	ldr	r3, [pc, #184]	@ (8004718 <HAL_TIM_MspPostInit+0xe8>)
 8004660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004662:	f003 0304 	and.w	r3, r3, #4
 8004666:	613b      	str	r3, [r7, #16]
 8004668:	693b      	ldr	r3, [r7, #16]
    /**TIM8 GPIO Configuration
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = PWM_Servo_Pin;
 800466a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800466e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004670:	2302      	movs	r3, #2
 8004672:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004674:	2300      	movs	r3, #0
 8004676:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004678:	2300      	movs	r3, #0
 800467a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800467c:	2304      	movs	r3, #4
 800467e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_Servo_GPIO_Port, &GPIO_InitStruct);
 8004680:	f107 0314 	add.w	r3, r7, #20
 8004684:	4619      	mov	r1, r3
 8004686:	4825      	ldr	r0, [pc, #148]	@ (800471c <HAL_TIM_MspPostInit+0xec>)
 8004688:	f002 f8ce 	bl	8006828 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM20_MspPostInit 1 */

  /* USER CODE END TIM20_MspPostInit 1 */
  }

}
 800468c:	e03d      	b.n	800470a <HAL_TIM_MspPostInit+0xda>
  else if(timHandle->Instance==TIM20)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a23      	ldr	r2, [pc, #140]	@ (8004720 <HAL_TIM_MspPostInit+0xf0>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d138      	bne.n	800470a <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004698:	4b1f      	ldr	r3, [pc, #124]	@ (8004718 <HAL_TIM_MspPostInit+0xe8>)
 800469a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800469c:	4a1e      	ldr	r2, [pc, #120]	@ (8004718 <HAL_TIM_MspPostInit+0xe8>)
 800469e:	f043 0302 	orr.w	r3, r3, #2
 80046a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80046a4:	4b1c      	ldr	r3, [pc, #112]	@ (8004718 <HAL_TIM_MspPostInit+0xe8>)
 80046a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046a8:	f003 0302 	and.w	r3, r3, #2
 80046ac:	60fb      	str	r3, [r7, #12]
 80046ae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80046b0:	4b19      	ldr	r3, [pc, #100]	@ (8004718 <HAL_TIM_MspPostInit+0xe8>)
 80046b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046b4:	4a18      	ldr	r2, [pc, #96]	@ (8004718 <HAL_TIM_MspPostInit+0xe8>)
 80046b6:	f043 0304 	orr.w	r3, r3, #4
 80046ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80046bc:	4b16      	ldr	r3, [pc, #88]	@ (8004718 <HAL_TIM_MspPostInit+0xe8>)
 80046be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046c0:	f003 0304 	and.w	r3, r3, #4
 80046c4:	60bb      	str	r3, [r7, #8]
 80046c6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM_MD20A_24V_Pin;
 80046c8:	2304      	movs	r3, #4
 80046ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046cc:	2302      	movs	r3, #2
 80046ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046d0:	2300      	movs	r3, #0
 80046d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046d4:	2300      	movs	r3, #0
 80046d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM20;
 80046d8:	2303      	movs	r3, #3
 80046da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_MD20A_24V_GPIO_Port, &GPIO_InitStruct);
 80046dc:	f107 0314 	add.w	r3, r7, #20
 80046e0:	4619      	mov	r1, r3
 80046e2:	4810      	ldr	r0, [pc, #64]	@ (8004724 <HAL_TIM_MspPostInit+0xf4>)
 80046e4:	f002 f8a0 	bl	8006828 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWM_MD20A_18V_Pin;
 80046e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80046ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046ee:	2302      	movs	r3, #2
 80046f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046f2:	2300      	movs	r3, #0
 80046f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046f6:	2300      	movs	r3, #0
 80046f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM20;
 80046fa:	2306      	movs	r3, #6
 80046fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_MD20A_18V_GPIO_Port, &GPIO_InitStruct);
 80046fe:	f107 0314 	add.w	r3, r7, #20
 8004702:	4619      	mov	r1, r3
 8004704:	4805      	ldr	r0, [pc, #20]	@ (800471c <HAL_TIM_MspPostInit+0xec>)
 8004706:	f002 f88f 	bl	8006828 <HAL_GPIO_Init>
}
 800470a:	bf00      	nop
 800470c:	3728      	adds	r7, #40	@ 0x28
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
 8004712:	bf00      	nop
 8004714:	40013400 	.word	0x40013400
 8004718:	40021000 	.word	0x40021000
 800471c:	48000800 	.word	0x48000800
 8004720:	40015000 	.word	0x40015000
 8004724:	48000400 	.word	0x48000400

08004728 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800472c:	4b23      	ldr	r3, [pc, #140]	@ (80047bc <MX_USART2_UART_Init+0x94>)
 800472e:	4a24      	ldr	r2, [pc, #144]	@ (80047c0 <MX_USART2_UART_Init+0x98>)
 8004730:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8004732:	4b22      	ldr	r3, [pc, #136]	@ (80047bc <MX_USART2_UART_Init+0x94>)
 8004734:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8004738:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 800473a:	4b20      	ldr	r3, [pc, #128]	@ (80047bc <MX_USART2_UART_Init+0x94>)
 800473c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004740:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004742:	4b1e      	ldr	r3, [pc, #120]	@ (80047bc <MX_USART2_UART_Init+0x94>)
 8004744:	2200      	movs	r2, #0
 8004746:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8004748:	4b1c      	ldr	r3, [pc, #112]	@ (80047bc <MX_USART2_UART_Init+0x94>)
 800474a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800474e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004750:	4b1a      	ldr	r3, [pc, #104]	@ (80047bc <MX_USART2_UART_Init+0x94>)
 8004752:	220c      	movs	r2, #12
 8004754:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004756:	4b19      	ldr	r3, [pc, #100]	@ (80047bc <MX_USART2_UART_Init+0x94>)
 8004758:	2200      	movs	r2, #0
 800475a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800475c:	4b17      	ldr	r3, [pc, #92]	@ (80047bc <MX_USART2_UART_Init+0x94>)
 800475e:	2200      	movs	r2, #0
 8004760:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004762:	4b16      	ldr	r3, [pc, #88]	@ (80047bc <MX_USART2_UART_Init+0x94>)
 8004764:	2200      	movs	r2, #0
 8004766:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004768:	4b14      	ldr	r3, [pc, #80]	@ (80047bc <MX_USART2_UART_Init+0x94>)
 800476a:	2200      	movs	r2, #0
 800476c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800476e:	4b13      	ldr	r3, [pc, #76]	@ (80047bc <MX_USART2_UART_Init+0x94>)
 8004770:	2200      	movs	r2, #0
 8004772:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004774:	4811      	ldr	r0, [pc, #68]	@ (80047bc <MX_USART2_UART_Init+0x94>)
 8004776:	f005 fcbf 	bl	800a0f8 <HAL_UART_Init>
 800477a:	4603      	mov	r3, r0
 800477c:	2b00      	cmp	r3, #0
 800477e:	d001      	beq.n	8004784 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8004780:	f7ff f9bc 	bl	8003afc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004784:	2100      	movs	r1, #0
 8004786:	480d      	ldr	r0, [pc, #52]	@ (80047bc <MX_USART2_UART_Init+0x94>)
 8004788:	f008 f841 	bl	800c80e <HAL_UARTEx_SetTxFifoThreshold>
 800478c:	4603      	mov	r3, r0
 800478e:	2b00      	cmp	r3, #0
 8004790:	d001      	beq.n	8004796 <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 8004792:	f7ff f9b3 	bl	8003afc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004796:	2100      	movs	r1, #0
 8004798:	4808      	ldr	r0, [pc, #32]	@ (80047bc <MX_USART2_UART_Init+0x94>)
 800479a:	f008 f876 	bl	800c88a <HAL_UARTEx_SetRxFifoThreshold>
 800479e:	4603      	mov	r3, r0
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d001      	beq.n	80047a8 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 80047a4:	f7ff f9aa 	bl	8003afc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80047a8:	4804      	ldr	r0, [pc, #16]	@ (80047bc <MX_USART2_UART_Init+0x94>)
 80047aa:	f007 fff7 	bl	800c79c <HAL_UARTEx_DisableFifoMode>
 80047ae:	4603      	mov	r3, r0
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d001      	beq.n	80047b8 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 80047b4:	f7ff f9a2 	bl	8003afc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80047b8:	bf00      	nop
 80047ba:	bd80      	pop	{r7, pc}
 80047bc:	200018ac 	.word	0x200018ac
 80047c0:	40004400 	.word	0x40004400

080047c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b09e      	sub	sp, #120	@ 0x78
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047cc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80047d0:	2200      	movs	r2, #0
 80047d2:	601a      	str	r2, [r3, #0]
 80047d4:	605a      	str	r2, [r3, #4]
 80047d6:	609a      	str	r2, [r3, #8]
 80047d8:	60da      	str	r2, [r3, #12]
 80047da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80047dc:	f107 0310 	add.w	r3, r7, #16
 80047e0:	2254      	movs	r2, #84	@ 0x54
 80047e2:	2100      	movs	r1, #0
 80047e4:	4618      	mov	r0, r3
 80047e6:	f008 fdd3 	bl	800d390 <memset>
  if(uartHandle->Instance==USART2)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a37      	ldr	r2, [pc, #220]	@ (80048cc <HAL_UART_MspInit+0x108>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d167      	bne.n	80048c4 <HAL_UART_MspInit+0x100>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80047f4:	2302      	movs	r3, #2
 80047f6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80047f8:	2300      	movs	r3, #0
 80047fa:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80047fc:	f107 0310 	add.w	r3, r7, #16
 8004800:	4618      	mov	r0, r3
 8004802:	f002 ffa5 	bl	8007750 <HAL_RCCEx_PeriphCLKConfig>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d001      	beq.n	8004810 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800480c:	f7ff f976 	bl	8003afc <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004810:	4b2f      	ldr	r3, [pc, #188]	@ (80048d0 <HAL_UART_MspInit+0x10c>)
 8004812:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004814:	4a2e      	ldr	r2, [pc, #184]	@ (80048d0 <HAL_UART_MspInit+0x10c>)
 8004816:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800481a:	6593      	str	r3, [r2, #88]	@ 0x58
 800481c:	4b2c      	ldr	r3, [pc, #176]	@ (80048d0 <HAL_UART_MspInit+0x10c>)
 800481e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004820:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004824:	60fb      	str	r3, [r7, #12]
 8004826:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004828:	4b29      	ldr	r3, [pc, #164]	@ (80048d0 <HAL_UART_MspInit+0x10c>)
 800482a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800482c:	4a28      	ldr	r2, [pc, #160]	@ (80048d0 <HAL_UART_MspInit+0x10c>)
 800482e:	f043 0301 	orr.w	r3, r3, #1
 8004832:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004834:	4b26      	ldr	r3, [pc, #152]	@ (80048d0 <HAL_UART_MspInit+0x10c>)
 8004836:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004838:	f003 0301 	and.w	r3, r3, #1
 800483c:	60bb      	str	r3, [r7, #8]
 800483e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004840:	230c      	movs	r3, #12
 8004842:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004844:	2302      	movs	r3, #2
 8004846:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004848:	2300      	movs	r3, #0
 800484a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800484c:	2300      	movs	r3, #0
 800484e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004850:	2307      	movs	r3, #7
 8004852:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004854:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004858:	4619      	mov	r1, r3
 800485a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800485e:	f001 ffe3 	bl	8006828 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel1;
 8004862:	4b1c      	ldr	r3, [pc, #112]	@ (80048d4 <HAL_UART_MspInit+0x110>)
 8004864:	4a1c      	ldr	r2, [pc, #112]	@ (80048d8 <HAL_UART_MspInit+0x114>)
 8004866:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004868:	4b1a      	ldr	r3, [pc, #104]	@ (80048d4 <HAL_UART_MspInit+0x110>)
 800486a:	221b      	movs	r2, #27
 800486c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800486e:	4b19      	ldr	r3, [pc, #100]	@ (80048d4 <HAL_UART_MspInit+0x110>)
 8004870:	2210      	movs	r2, #16
 8004872:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004874:	4b17      	ldr	r3, [pc, #92]	@ (80048d4 <HAL_UART_MspInit+0x110>)
 8004876:	2200      	movs	r2, #0
 8004878:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800487a:	4b16      	ldr	r3, [pc, #88]	@ (80048d4 <HAL_UART_MspInit+0x110>)
 800487c:	2280      	movs	r2, #128	@ 0x80
 800487e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004880:	4b14      	ldr	r3, [pc, #80]	@ (80048d4 <HAL_UART_MspInit+0x110>)
 8004882:	2200      	movs	r2, #0
 8004884:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004886:	4b13      	ldr	r3, [pc, #76]	@ (80048d4 <HAL_UART_MspInit+0x110>)
 8004888:	2200      	movs	r2, #0
 800488a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800488c:	4b11      	ldr	r3, [pc, #68]	@ (80048d4 <HAL_UART_MspInit+0x110>)
 800488e:	2200      	movs	r2, #0
 8004890:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004892:	4b10      	ldr	r3, [pc, #64]	@ (80048d4 <HAL_UART_MspInit+0x110>)
 8004894:	2200      	movs	r2, #0
 8004896:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004898:	480e      	ldr	r0, [pc, #56]	@ (80048d4 <HAL_UART_MspInit+0x110>)
 800489a:	f001 fc87 	bl	80061ac <HAL_DMA_Init>
 800489e:	4603      	mov	r3, r0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d001      	beq.n	80048a8 <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 80048a4:	f7ff f92a 	bl	8003afc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	4a0a      	ldr	r2, [pc, #40]	@ (80048d4 <HAL_UART_MspInit+0x110>)
 80048ac:	67da      	str	r2, [r3, #124]	@ 0x7c
 80048ae:	4a09      	ldr	r2, [pc, #36]	@ (80048d4 <HAL_UART_MspInit+0x110>)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80048b4:	2200      	movs	r2, #0
 80048b6:	2100      	movs	r1, #0
 80048b8:	2026      	movs	r0, #38	@ 0x26
 80048ba:	f001 fc42 	bl	8006142 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80048be:	2026      	movs	r0, #38	@ 0x26
 80048c0:	f001 fc59 	bl	8006176 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80048c4:	bf00      	nop
 80048c6:	3778      	adds	r7, #120	@ 0x78
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	40004400 	.word	0x40004400
 80048d0:	40021000 	.word	0x40021000
 80048d4:	20001978 	.word	0x20001978
 80048d8:	40020008 	.word	0x40020008

080048dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80048dc:	480d      	ldr	r0, [pc, #52]	@ (8004914 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80048de:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80048e0:	f7ff fa5a 	bl	8003d98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80048e4:	480c      	ldr	r0, [pc, #48]	@ (8004918 <LoopForever+0x6>)
  ldr r1, =_edata
 80048e6:	490d      	ldr	r1, [pc, #52]	@ (800491c <LoopForever+0xa>)
  ldr r2, =_sidata
 80048e8:	4a0d      	ldr	r2, [pc, #52]	@ (8004920 <LoopForever+0xe>)
  movs r3, #0
 80048ea:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80048ec:	e002      	b.n	80048f4 <LoopCopyDataInit>

080048ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80048ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80048f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80048f2:	3304      	adds	r3, #4

080048f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80048f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80048f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80048f8:	d3f9      	bcc.n	80048ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80048fa:	4a0a      	ldr	r2, [pc, #40]	@ (8004924 <LoopForever+0x12>)
  ldr r4, =_ebss
 80048fc:	4c0a      	ldr	r4, [pc, #40]	@ (8004928 <LoopForever+0x16>)
  movs r3, #0
 80048fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004900:	e001      	b.n	8004906 <LoopFillZerobss>

08004902 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004902:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004904:	3204      	adds	r2, #4

08004906 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004906:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004908:	d3fb      	bcc.n	8004902 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800490a:	f008 fd4f 	bl	800d3ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800490e:	f7fd fe73 	bl	80025f8 <main>

08004912 <LoopForever>:

LoopForever:
    b LoopForever
 8004912:	e7fe      	b.n	8004912 <LoopForever>
  ldr   r0, =_estack
 8004914:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004918:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800491c:	2000025c 	.word	0x2000025c
  ldr r2, =_sidata
 8004920:	0800f1c0 	.word	0x0800f1c0
  ldr r2, =_sbss
 8004924:	20000260 	.word	0x20000260
  ldr r4, =_ebss
 8004928:	20001b14 	.word	0x20001b14

0800492c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800492c:	e7fe      	b.n	800492c <ADC1_2_IRQHandler>

0800492e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800492e:	b580      	push	{r7, lr}
 8004930:	b082      	sub	sp, #8
 8004932:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004934:	2300      	movs	r3, #0
 8004936:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004938:	2003      	movs	r0, #3
 800493a:	f001 fbf7 	bl	800612c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800493e:	2000      	movs	r0, #0
 8004940:	f000 f80e 	bl	8004960 <HAL_InitTick>
 8004944:	4603      	mov	r3, r0
 8004946:	2b00      	cmp	r3, #0
 8004948:	d002      	beq.n	8004950 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	71fb      	strb	r3, [r7, #7]
 800494e:	e001      	b.n	8004954 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004950:	f7ff f978 	bl	8003c44 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004954:	79fb      	ldrb	r3, [r7, #7]

}
 8004956:	4618      	mov	r0, r3
 8004958:	3708      	adds	r7, #8
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}
	...

08004960 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b084      	sub	sp, #16
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004968:	2300      	movs	r3, #0
 800496a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800496c:	4b16      	ldr	r3, [pc, #88]	@ (80049c8 <HAL_InitTick+0x68>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d022      	beq.n	80049ba <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004974:	4b15      	ldr	r3, [pc, #84]	@ (80049cc <HAL_InitTick+0x6c>)
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	4b13      	ldr	r3, [pc, #76]	@ (80049c8 <HAL_InitTick+0x68>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004980:	fbb1 f3f3 	udiv	r3, r1, r3
 8004984:	fbb2 f3f3 	udiv	r3, r2, r3
 8004988:	4618      	mov	r0, r3
 800498a:	f001 fc02 	bl	8006192 <HAL_SYSTICK_Config>
 800498e:	4603      	mov	r3, r0
 8004990:	2b00      	cmp	r3, #0
 8004992:	d10f      	bne.n	80049b4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2b0f      	cmp	r3, #15
 8004998:	d809      	bhi.n	80049ae <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800499a:	2200      	movs	r2, #0
 800499c:	6879      	ldr	r1, [r7, #4]
 800499e:	f04f 30ff 	mov.w	r0, #4294967295
 80049a2:	f001 fbce 	bl	8006142 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80049a6:	4a0a      	ldr	r2, [pc, #40]	@ (80049d0 <HAL_InitTick+0x70>)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6013      	str	r3, [r2, #0]
 80049ac:	e007      	b.n	80049be <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	73fb      	strb	r3, [r7, #15]
 80049b2:	e004      	b.n	80049be <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	73fb      	strb	r3, [r7, #15]
 80049b8:	e001      	b.n	80049be <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80049be:	7bfb      	ldrb	r3, [r7, #15]
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	3710      	adds	r7, #16
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bd80      	pop	{r7, pc}
 80049c8:	20000208 	.word	0x20000208
 80049cc:	20000200 	.word	0x20000200
 80049d0:	20000204 	.word	0x20000204

080049d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80049d4:	b480      	push	{r7}
 80049d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80049d8:	4b05      	ldr	r3, [pc, #20]	@ (80049f0 <HAL_IncTick+0x1c>)
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	4b05      	ldr	r3, [pc, #20]	@ (80049f4 <HAL_IncTick+0x20>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4413      	add	r3, r2
 80049e2:	4a03      	ldr	r2, [pc, #12]	@ (80049f0 <HAL_IncTick+0x1c>)
 80049e4:	6013      	str	r3, [r2, #0]
}
 80049e6:	bf00      	nop
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr
 80049f0:	200019d8 	.word	0x200019d8
 80049f4:	20000208 	.word	0x20000208

080049f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80049f8:	b480      	push	{r7}
 80049fa:	af00      	add	r7, sp, #0
  return uwTick;
 80049fc:	4b03      	ldr	r3, [pc, #12]	@ (8004a0c <HAL_GetTick+0x14>)
 80049fe:	681b      	ldr	r3, [r3, #0]
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop
 8004a0c:	200019d8 	.word	0x200019d8

08004a10 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b083      	sub	sp, #12
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
 8004a18:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	431a      	orrs	r2, r3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	609a      	str	r2, [r3, #8]
}
 8004a2a:	bf00      	nop
 8004a2c:	370c      	adds	r7, #12
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a34:	4770      	bx	lr

08004a36 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004a36:	b480      	push	{r7}
 8004a38:	b083      	sub	sp, #12
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	6078      	str	r0, [r7, #4]
 8004a3e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	431a      	orrs	r2, r3
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	609a      	str	r2, [r3, #8]
}
 8004a50:	bf00      	nop
 8004a52:	370c      	adds	r7, #12
 8004a54:	46bd      	mov	sp, r7
 8004a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5a:	4770      	bx	lr

08004a5c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr

08004a78 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b087      	sub	sp, #28
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	607a      	str	r2, [r7, #4]
 8004a84:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	3360      	adds	r3, #96	@ 0x60
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	009b      	lsls	r3, r3, #2
 8004a90:	4413      	add	r3, r2
 8004a92:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	681a      	ldr	r2, [r3, #0]
 8004a98:	4b08      	ldr	r3, [pc, #32]	@ (8004abc <LL_ADC_SetOffset+0x44>)
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	687a      	ldr	r2, [r7, #4]
 8004a9e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8004aa2:	683a      	ldr	r2, [r7, #0]
 8004aa4:	430a      	orrs	r2, r1
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004ab0:	bf00      	nop
 8004ab2:	371c      	adds	r7, #28
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr
 8004abc:	03fff000 	.word	0x03fff000

08004ac0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b085      	sub	sp, #20
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	3360      	adds	r3, #96	@ 0x60
 8004ace:	461a      	mov	r2, r3
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	4413      	add	r3, r2
 8004ad6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	3714      	adds	r7, #20
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aea:	4770      	bx	lr

08004aec <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b087      	sub	sp, #28
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	60b9      	str	r1, [r7, #8]
 8004af6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	3360      	adds	r3, #96	@ 0x60
 8004afc:	461a      	mov	r2, r3
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	009b      	lsls	r3, r3, #2
 8004b02:	4413      	add	r3, r2
 8004b04:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	431a      	orrs	r2, r3
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004b16:	bf00      	nop
 8004b18:	371c      	adds	r7, #28
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr

08004b22 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8004b22:	b480      	push	{r7}
 8004b24:	b087      	sub	sp, #28
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	60f8      	str	r0, [r7, #12]
 8004b2a:	60b9      	str	r1, [r7, #8]
 8004b2c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	3360      	adds	r3, #96	@ 0x60
 8004b32:	461a      	mov	r2, r3
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	4413      	add	r3, r2
 8004b3a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	431a      	orrs	r2, r3
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8004b4c:	bf00      	nop
 8004b4e:	371c      	adds	r7, #28
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr

08004b58 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b087      	sub	sp, #28
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	60b9      	str	r1, [r7, #8]
 8004b62:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	3360      	adds	r3, #96	@ 0x60
 8004b68:	461a      	mov	r2, r3
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	4413      	add	r3, r2
 8004b70:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	431a      	orrs	r2, r3
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8004b82:	bf00      	nop
 8004b84:	371c      	adds	r7, #28
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr

08004b8e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8004b8e:	b480      	push	{r7}
 8004b90:	b083      	sub	sp, #12
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	6078      	str	r0, [r7, #4]
 8004b96:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	695b      	ldr	r3, [r3, #20]
 8004b9c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	431a      	orrs	r2, r3
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	615a      	str	r2, [r3, #20]
}
 8004ba8:	bf00      	nop
 8004baa:	370c      	adds	r7, #12
 8004bac:	46bd      	mov	sp, r7
 8004bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb2:	4770      	bx	lr

08004bb4 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b087      	sub	sp, #28
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	60f8      	str	r0, [r7, #12]
 8004bbc:	60b9      	str	r1, [r7, #8]
 8004bbe:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	3330      	adds	r3, #48	@ 0x30
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	0a1b      	lsrs	r3, r3, #8
 8004bca:	009b      	lsls	r3, r3, #2
 8004bcc:	f003 030c 	and.w	r3, r3, #12
 8004bd0:	4413      	add	r3, r2
 8004bd2:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	f003 031f 	and.w	r3, r3, #31
 8004bde:	211f      	movs	r1, #31
 8004be0:	fa01 f303 	lsl.w	r3, r1, r3
 8004be4:	43db      	mvns	r3, r3
 8004be6:	401a      	ands	r2, r3
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	0e9b      	lsrs	r3, r3, #26
 8004bec:	f003 011f 	and.w	r1, r3, #31
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	f003 031f 	and.w	r3, r3, #31
 8004bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8004bfa:	431a      	orrs	r2, r3
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004c00:	bf00      	nop
 8004c02:	371c      	adds	r7, #28
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr

08004c0c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b087      	sub	sp, #28
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	3314      	adds	r3, #20
 8004c1c:	461a      	mov	r2, r3
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	0e5b      	lsrs	r3, r3, #25
 8004c22:	009b      	lsls	r3, r3, #2
 8004c24:	f003 0304 	and.w	r3, r3, #4
 8004c28:	4413      	add	r3, r2
 8004c2a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	0d1b      	lsrs	r3, r3, #20
 8004c34:	f003 031f 	and.w	r3, r3, #31
 8004c38:	2107      	movs	r1, #7
 8004c3a:	fa01 f303 	lsl.w	r3, r1, r3
 8004c3e:	43db      	mvns	r3, r3
 8004c40:	401a      	ands	r2, r3
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	0d1b      	lsrs	r3, r3, #20
 8004c46:	f003 031f 	and.w	r3, r3, #31
 8004c4a:	6879      	ldr	r1, [r7, #4]
 8004c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8004c50:	431a      	orrs	r2, r3
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004c56:	bf00      	nop
 8004c58:	371c      	adds	r7, #28
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c60:	4770      	bx	lr
	...

08004c64 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b085      	sub	sp, #20
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	60f8      	str	r0, [r7, #12]
 8004c6c:	60b9      	str	r1, [r7, #8]
 8004c6e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c7c:	43db      	mvns	r3, r3
 8004c7e:	401a      	ands	r2, r3
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	f003 0318 	and.w	r3, r3, #24
 8004c86:	4908      	ldr	r1, [pc, #32]	@ (8004ca8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004c88:	40d9      	lsrs	r1, r3
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	400b      	ands	r3, r1
 8004c8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c92:	431a      	orrs	r2, r3
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004c9a:	bf00      	nop
 8004c9c:	3714      	adds	r7, #20
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr
 8004ca6:	bf00      	nop
 8004ca8:	0007ffff 	.word	0x0007ffff

08004cac <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	f003 031f 	and.w	r3, r3, #31
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	370c      	adds	r7, #12
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc6:	4770      	bx	lr

08004cc8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b083      	sub	sp, #12
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004cd8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004cdc:	687a      	ldr	r2, [r7, #4]
 8004cde:	6093      	str	r3, [r2, #8]
}
 8004ce0:	bf00      	nop
 8004ce2:	370c      	adds	r7, #12
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cea:	4770      	bx	lr

08004cec <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b083      	sub	sp, #12
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004cfc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d00:	d101      	bne.n	8004d06 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004d02:	2301      	movs	r3, #1
 8004d04:	e000      	b.n	8004d08 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004d06:	2300      	movs	r3, #0
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	370c      	adds	r7, #12
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d12:	4770      	bx	lr

08004d14 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004d14:	b480      	push	{r7}
 8004d16:	b083      	sub	sp, #12
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004d24:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004d28:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004d30:	bf00      	nop
 8004d32:	370c      	adds	r7, #12
 8004d34:	46bd      	mov	sp, r7
 8004d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3a:	4770      	bx	lr

08004d3c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b083      	sub	sp, #12
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d4c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d50:	d101      	bne.n	8004d56 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004d52:	2301      	movs	r3, #1
 8004d54:	e000      	b.n	8004d58 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004d56:	2300      	movs	r3, #0
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	370c      	adds	r7, #12
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr

08004d64 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b083      	sub	sp, #12
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004d74:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004d78:	f043 0201 	orr.w	r2, r3, #1
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004d80:	bf00      	nop
 8004d82:	370c      	adds	r7, #12
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr

08004d8c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b083      	sub	sp, #12
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	f003 0301 	and.w	r3, r3, #1
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d101      	bne.n	8004da4 <LL_ADC_IsEnabled+0x18>
 8004da0:	2301      	movs	r3, #1
 8004da2:	e000      	b.n	8004da6 <LL_ADC_IsEnabled+0x1a>
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	370c      	adds	r7, #12
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr

08004db2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004db2:	b480      	push	{r7}
 8004db4:	b083      	sub	sp, #12
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004dc2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004dc6:	f043 0204 	orr.w	r2, r3, #4
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004dce:	bf00      	nop
 8004dd0:	370c      	adds	r7, #12
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd8:	4770      	bx	lr

08004dda <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004dda:	b480      	push	{r7}
 8004ddc:	b083      	sub	sp, #12
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	f003 0304 	and.w	r3, r3, #4
 8004dea:	2b04      	cmp	r3, #4
 8004dec:	d101      	bne.n	8004df2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004dee:	2301      	movs	r3, #1
 8004df0:	e000      	b.n	8004df4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004df2:	2300      	movs	r3, #0
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	370c      	adds	r7, #12
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfe:	4770      	bx	lr

08004e00 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	f003 0308 	and.w	r3, r3, #8
 8004e10:	2b08      	cmp	r3, #8
 8004e12:	d101      	bne.n	8004e18 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004e14:	2301      	movs	r3, #1
 8004e16:	e000      	b.n	8004e1a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004e18:	2300      	movs	r3, #0
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	370c      	adds	r7, #12
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e24:	4770      	bx	lr
	...

08004e28 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004e28:	b590      	push	{r4, r7, lr}
 8004e2a:	b089      	sub	sp, #36	@ 0x24
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e30:	2300      	movs	r3, #0
 8004e32:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004e34:	2300      	movs	r3, #0
 8004e36:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d101      	bne.n	8004e42 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e1a9      	b.n	8005196 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	695b      	ldr	r3, [r3, #20]
 8004e46:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d109      	bne.n	8004e64 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f7fd fa57 	bl	8002304 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f7ff ff3f 	bl	8004cec <LL_ADC_IsDeepPowerDownEnabled>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d004      	beq.n	8004e7e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4618      	mov	r0, r3
 8004e7a:	f7ff ff25 	bl	8004cc8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4618      	mov	r0, r3
 8004e84:	f7ff ff5a 	bl	8004d3c <LL_ADC_IsInternalRegulatorEnabled>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d115      	bne.n	8004eba <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4618      	mov	r0, r3
 8004e94:	f7ff ff3e 	bl	8004d14 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004e98:	4b9c      	ldr	r3, [pc, #624]	@ (800510c <HAL_ADC_Init+0x2e4>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	099b      	lsrs	r3, r3, #6
 8004e9e:	4a9c      	ldr	r2, [pc, #624]	@ (8005110 <HAL_ADC_Init+0x2e8>)
 8004ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ea4:	099b      	lsrs	r3, r3, #6
 8004ea6:	3301      	adds	r3, #1
 8004ea8:	005b      	lsls	r3, r3, #1
 8004eaa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004eac:	e002      	b.n	8004eb4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	3b01      	subs	r3, #1
 8004eb2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1f9      	bne.n	8004eae <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f7ff ff3c 	bl	8004d3c <LL_ADC_IsInternalRegulatorEnabled>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d10d      	bne.n	8004ee6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ece:	f043 0210 	orr.w	r2, r3, #16
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004eda:	f043 0201 	orr.w	r2, r3, #1
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4618      	mov	r0, r3
 8004eec:	f7ff ff75 	bl	8004dda <LL_ADC_REG_IsConversionOngoing>
 8004ef0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ef6:	f003 0310 	and.w	r3, r3, #16
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	f040 8142 	bne.w	8005184 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	f040 813e 	bne.w	8005184 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f0c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004f10:	f043 0202 	orr.w	r2, r3, #2
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f7ff ff35 	bl	8004d8c <LL_ADC_IsEnabled>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d141      	bne.n	8004fac <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f30:	d004      	beq.n	8004f3c <HAL_ADC_Init+0x114>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a77      	ldr	r2, [pc, #476]	@ (8005114 <HAL_ADC_Init+0x2ec>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d10f      	bne.n	8004f5c <HAL_ADC_Init+0x134>
 8004f3c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004f40:	f7ff ff24 	bl	8004d8c <LL_ADC_IsEnabled>
 8004f44:	4604      	mov	r4, r0
 8004f46:	4873      	ldr	r0, [pc, #460]	@ (8005114 <HAL_ADC_Init+0x2ec>)
 8004f48:	f7ff ff20 	bl	8004d8c <LL_ADC_IsEnabled>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	4323      	orrs	r3, r4
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	bf0c      	ite	eq
 8004f54:	2301      	moveq	r3, #1
 8004f56:	2300      	movne	r3, #0
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	e012      	b.n	8004f82 <HAL_ADC_Init+0x15a>
 8004f5c:	486e      	ldr	r0, [pc, #440]	@ (8005118 <HAL_ADC_Init+0x2f0>)
 8004f5e:	f7ff ff15 	bl	8004d8c <LL_ADC_IsEnabled>
 8004f62:	4604      	mov	r4, r0
 8004f64:	486d      	ldr	r0, [pc, #436]	@ (800511c <HAL_ADC_Init+0x2f4>)
 8004f66:	f7ff ff11 	bl	8004d8c <LL_ADC_IsEnabled>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	431c      	orrs	r4, r3
 8004f6e:	486c      	ldr	r0, [pc, #432]	@ (8005120 <HAL_ADC_Init+0x2f8>)
 8004f70:	f7ff ff0c 	bl	8004d8c <LL_ADC_IsEnabled>
 8004f74:	4603      	mov	r3, r0
 8004f76:	4323      	orrs	r3, r4
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	bf0c      	ite	eq
 8004f7c:	2301      	moveq	r3, #1
 8004f7e:	2300      	movne	r3, #0
 8004f80:	b2db      	uxtb	r3, r3
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d012      	beq.n	8004fac <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f8e:	d004      	beq.n	8004f9a <HAL_ADC_Init+0x172>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a5f      	ldr	r2, [pc, #380]	@ (8005114 <HAL_ADC_Init+0x2ec>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d101      	bne.n	8004f9e <HAL_ADC_Init+0x176>
 8004f9a:	4a62      	ldr	r2, [pc, #392]	@ (8005124 <HAL_ADC_Init+0x2fc>)
 8004f9c:	e000      	b.n	8004fa0 <HAL_ADC_Init+0x178>
 8004f9e:	4a62      	ldr	r2, [pc, #392]	@ (8005128 <HAL_ADC_Init+0x300>)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	4619      	mov	r1, r3
 8004fa6:	4610      	mov	r0, r2
 8004fa8:	f7ff fd32 	bl	8004a10 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	7f5b      	ldrb	r3, [r3, #29]
 8004fb0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004fb6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004fbc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004fc2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004fca:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d106      	bne.n	8004fe8 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fde:	3b01      	subs	r3, #1
 8004fe0:	045b      	lsls	r3, r3, #17
 8004fe2:	69ba      	ldr	r2, [r7, #24]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d009      	beq.n	8005004 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ff4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ffc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004ffe:	69ba      	ldr	r2, [r7, #24]
 8005000:	4313      	orrs	r3, r2
 8005002:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	68da      	ldr	r2, [r3, #12]
 800500a:	4b48      	ldr	r3, [pc, #288]	@ (800512c <HAL_ADC_Init+0x304>)
 800500c:	4013      	ands	r3, r2
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	6812      	ldr	r2, [r2, #0]
 8005012:	69b9      	ldr	r1, [r7, #24]
 8005014:	430b      	orrs	r3, r1
 8005016:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	691b      	ldr	r3, [r3, #16]
 800501e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	430a      	orrs	r2, r1
 800502c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4618      	mov	r0, r3
 8005034:	f7ff fee4 	bl	8004e00 <LL_ADC_INJ_IsConversionOngoing>
 8005038:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d17f      	bne.n	8005140 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d17c      	bne.n	8005140 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800504a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005052:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005054:	4313      	orrs	r3, r2
 8005056:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	68db      	ldr	r3, [r3, #12]
 800505e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005062:	f023 0302 	bic.w	r3, r3, #2
 8005066:	687a      	ldr	r2, [r7, #4]
 8005068:	6812      	ldr	r2, [r2, #0]
 800506a:	69b9      	ldr	r1, [r7, #24]
 800506c:	430b      	orrs	r3, r1
 800506e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	691b      	ldr	r3, [r3, #16]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d017      	beq.n	80050a8 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	691a      	ldr	r2, [r3, #16]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005086:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005090:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005094:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005098:	687a      	ldr	r2, [r7, #4]
 800509a:	6911      	ldr	r1, [r2, #16]
 800509c:	687a      	ldr	r2, [r7, #4]
 800509e:	6812      	ldr	r2, [r2, #0]
 80050a0:	430b      	orrs	r3, r1
 80050a2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80050a6:	e013      	b.n	80050d0 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	691a      	ldr	r2, [r3, #16]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80050b6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80050c0:	687a      	ldr	r2, [r7, #4]
 80050c2:	6812      	ldr	r2, [r2, #0]
 80050c4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80050c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80050cc:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80050d6:	2b01      	cmp	r3, #1
 80050d8:	d12a      	bne.n	8005130 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	691b      	ldr	r3, [r3, #16]
 80050e0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80050e4:	f023 0304 	bic.w	r3, r3, #4
 80050e8:	687a      	ldr	r2, [r7, #4]
 80050ea:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80050ec:	687a      	ldr	r2, [r7, #4]
 80050ee:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80050f0:	4311      	orrs	r1, r2
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80050f6:	4311      	orrs	r1, r2
 80050f8:	687a      	ldr	r2, [r7, #4]
 80050fa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80050fc:	430a      	orrs	r2, r1
 80050fe:	431a      	orrs	r2, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f042 0201 	orr.w	r2, r2, #1
 8005108:	611a      	str	r2, [r3, #16]
 800510a:	e019      	b.n	8005140 <HAL_ADC_Init+0x318>
 800510c:	20000200 	.word	0x20000200
 8005110:	053e2d63 	.word	0x053e2d63
 8005114:	50000100 	.word	0x50000100
 8005118:	50000400 	.word	0x50000400
 800511c:	50000500 	.word	0x50000500
 8005120:	50000600 	.word	0x50000600
 8005124:	50000300 	.word	0x50000300
 8005128:	50000700 	.word	0x50000700
 800512c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	691a      	ldr	r2, [r3, #16]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f022 0201 	bic.w	r2, r2, #1
 800513e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	695b      	ldr	r3, [r3, #20]
 8005144:	2b01      	cmp	r3, #1
 8005146:	d10c      	bne.n	8005162 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800514e:	f023 010f 	bic.w	r1, r3, #15
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6a1b      	ldr	r3, [r3, #32]
 8005156:	1e5a      	subs	r2, r3, #1
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	430a      	orrs	r2, r1
 800515e:	631a      	str	r2, [r3, #48]	@ 0x30
 8005160:	e007      	b.n	8005172 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f022 020f 	bic.w	r2, r2, #15
 8005170:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005176:	f023 0303 	bic.w	r3, r3, #3
 800517a:	f043 0201 	orr.w	r2, r3, #1
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005182:	e007      	b.n	8005194 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005188:	f043 0210 	orr.w	r2, r3, #16
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005194:	7ffb      	ldrb	r3, [r7, #31]
}
 8005196:	4618      	mov	r0, r3
 8005198:	3724      	adds	r7, #36	@ 0x24
 800519a:	46bd      	mov	sp, r7
 800519c:	bd90      	pop	{r4, r7, pc}
 800519e:	bf00      	nop

080051a0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b086      	sub	sp, #24
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80051b0:	d004      	beq.n	80051bc <HAL_ADC_Start+0x1c>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a67      	ldr	r2, [pc, #412]	@ (8005354 <HAL_ADC_Start+0x1b4>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d101      	bne.n	80051c0 <HAL_ADC_Start+0x20>
 80051bc:	4b66      	ldr	r3, [pc, #408]	@ (8005358 <HAL_ADC_Start+0x1b8>)
 80051be:	e000      	b.n	80051c2 <HAL_ADC_Start+0x22>
 80051c0:	4b66      	ldr	r3, [pc, #408]	@ (800535c <HAL_ADC_Start+0x1bc>)
 80051c2:	4618      	mov	r0, r3
 80051c4:	f7ff fd72 	bl	8004cac <LL_ADC_GetMultimode>
 80051c8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4618      	mov	r0, r3
 80051d0:	f7ff fe03 	bl	8004dda <LL_ADC_REG_IsConversionOngoing>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	f040 80b4 	bne.w	8005344 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80051e2:	2b01      	cmp	r3, #1
 80051e4:	d101      	bne.n	80051ea <HAL_ADC_Start+0x4a>
 80051e6:	2302      	movs	r3, #2
 80051e8:	e0af      	b.n	800534a <HAL_ADC_Start+0x1aa>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2201      	movs	r2, #1
 80051ee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80051f2:	6878      	ldr	r0, [r7, #4]
 80051f4:	f000 fd06 	bl	8005c04 <ADC_Enable>
 80051f8:	4603      	mov	r3, r0
 80051fa:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80051fc:	7dfb      	ldrb	r3, [r7, #23]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	f040 809b 	bne.w	800533a <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005208:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800520c:	f023 0301 	bic.w	r3, r3, #1
 8005210:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a4d      	ldr	r2, [pc, #308]	@ (8005354 <HAL_ADC_Start+0x1b4>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d009      	beq.n	8005236 <HAL_ADC_Start+0x96>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4a4e      	ldr	r2, [pc, #312]	@ (8005360 <HAL_ADC_Start+0x1c0>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d002      	beq.n	8005232 <HAL_ADC_Start+0x92>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	e003      	b.n	800523a <HAL_ADC_Start+0x9a>
 8005232:	4b4c      	ldr	r3, [pc, #304]	@ (8005364 <HAL_ADC_Start+0x1c4>)
 8005234:	e001      	b.n	800523a <HAL_ADC_Start+0x9a>
 8005236:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800523a:	687a      	ldr	r2, [r7, #4]
 800523c:	6812      	ldr	r2, [r2, #0]
 800523e:	4293      	cmp	r3, r2
 8005240:	d002      	beq.n	8005248 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d105      	bne.n	8005254 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800524c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005258:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800525c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005260:	d106      	bne.n	8005270 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005266:	f023 0206 	bic.w	r2, r3, #6
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	661a      	str	r2, [r3, #96]	@ 0x60
 800526e:	e002      	b.n	8005276 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2200      	movs	r2, #0
 8005274:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	221c      	movs	r2, #28
 800527c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a32      	ldr	r2, [pc, #200]	@ (8005354 <HAL_ADC_Start+0x1b4>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d009      	beq.n	80052a4 <HAL_ADC_Start+0x104>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a32      	ldr	r2, [pc, #200]	@ (8005360 <HAL_ADC_Start+0x1c0>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d002      	beq.n	80052a0 <HAL_ADC_Start+0x100>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	e003      	b.n	80052a8 <HAL_ADC_Start+0x108>
 80052a0:	4b30      	ldr	r3, [pc, #192]	@ (8005364 <HAL_ADC_Start+0x1c4>)
 80052a2:	e001      	b.n	80052a8 <HAL_ADC_Start+0x108>
 80052a4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80052a8:	687a      	ldr	r2, [r7, #4]
 80052aa:	6812      	ldr	r2, [r2, #0]
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d008      	beq.n	80052c2 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d005      	beq.n	80052c2 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	2b05      	cmp	r3, #5
 80052ba:	d002      	beq.n	80052c2 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	2b09      	cmp	r3, #9
 80052c0:	d114      	bne.n	80052ec <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	68db      	ldr	r3, [r3, #12]
 80052c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d007      	beq.n	80052e0 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052d4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80052d8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4618      	mov	r0, r3
 80052e6:	f7ff fd64 	bl	8004db2 <LL_ADC_REG_StartConversion>
 80052ea:	e02d      	b.n	8005348 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052f0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4a15      	ldr	r2, [pc, #84]	@ (8005354 <HAL_ADC_Start+0x1b4>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d009      	beq.n	8005316 <HAL_ADC_Start+0x176>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a16      	ldr	r2, [pc, #88]	@ (8005360 <HAL_ADC_Start+0x1c0>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d002      	beq.n	8005312 <HAL_ADC_Start+0x172>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	e003      	b.n	800531a <HAL_ADC_Start+0x17a>
 8005312:	4b14      	ldr	r3, [pc, #80]	@ (8005364 <HAL_ADC_Start+0x1c4>)
 8005314:	e001      	b.n	800531a <HAL_ADC_Start+0x17a>
 8005316:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800531a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	68db      	ldr	r3, [r3, #12]
 8005320:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005324:	2b00      	cmp	r3, #0
 8005326:	d00f      	beq.n	8005348 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800532c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005330:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005338:	e006      	b.n	8005348 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2200      	movs	r2, #0
 800533e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8005342:	e001      	b.n	8005348 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005344:	2302      	movs	r3, #2
 8005346:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005348:	7dfb      	ldrb	r3, [r7, #23]
}
 800534a:	4618      	mov	r0, r3
 800534c:	3718      	adds	r7, #24
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	50000100 	.word	0x50000100
 8005358:	50000300 	.word	0x50000300
 800535c:	50000700 	.word	0x50000700
 8005360:	50000500 	.word	0x50000500
 8005364:	50000400 	.word	0x50000400

08005368 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8005368:	b480      	push	{r7}
 800536a:	b083      	sub	sp, #12
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8005376:	4618      	mov	r0, r3
 8005378:	370c      	adds	r7, #12
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr
	...

08005384 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b0b6      	sub	sp, #216	@ 0xd8
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
 800538c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800538e:	2300      	movs	r3, #0
 8005390:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005394:	2300      	movs	r3, #0
 8005396:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d102      	bne.n	80053a8 <HAL_ADC_ConfigChannel+0x24>
 80053a2:	2302      	movs	r3, #2
 80053a4:	f000 bc13 	b.w	8005bce <HAL_ADC_ConfigChannel+0x84a>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2201      	movs	r2, #1
 80053ac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4618      	mov	r0, r3
 80053b6:	f7ff fd10 	bl	8004dda <LL_ADC_REG_IsConversionOngoing>
 80053ba:	4603      	mov	r3, r0
 80053bc:	2b00      	cmp	r3, #0
 80053be:	f040 83f3 	bne.w	8005ba8 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6818      	ldr	r0, [r3, #0]
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	6859      	ldr	r1, [r3, #4]
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	461a      	mov	r2, r3
 80053d0:	f7ff fbf0 	bl	8004bb4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4618      	mov	r0, r3
 80053da:	f7ff fcfe 	bl	8004dda <LL_ADC_REG_IsConversionOngoing>
 80053de:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4618      	mov	r0, r3
 80053e8:	f7ff fd0a 	bl	8004e00 <LL_ADC_INJ_IsConversionOngoing>
 80053ec:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80053f0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	f040 81d9 	bne.w	80057ac <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80053fa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80053fe:	2b00      	cmp	r3, #0
 8005400:	f040 81d4 	bne.w	80057ac <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800540c:	d10f      	bne.n	800542e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6818      	ldr	r0, [r3, #0]
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	2200      	movs	r2, #0
 8005418:	4619      	mov	r1, r3
 800541a:	f7ff fbf7 	bl	8004c0c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8005426:	4618      	mov	r0, r3
 8005428:	f7ff fbb1 	bl	8004b8e <LL_ADC_SetSamplingTimeCommonConfig>
 800542c:	e00e      	b.n	800544c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6818      	ldr	r0, [r3, #0]
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	6819      	ldr	r1, [r3, #0]
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	461a      	mov	r2, r3
 800543c:	f7ff fbe6 	bl	8004c0c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	2100      	movs	r1, #0
 8005446:	4618      	mov	r0, r3
 8005448:	f7ff fba1 	bl	8004b8e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	695a      	ldr	r2, [r3, #20]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	68db      	ldr	r3, [r3, #12]
 8005456:	08db      	lsrs	r3, r3, #3
 8005458:	f003 0303 	and.w	r3, r3, #3
 800545c:	005b      	lsls	r3, r3, #1
 800545e:	fa02 f303 	lsl.w	r3, r2, r3
 8005462:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	691b      	ldr	r3, [r3, #16]
 800546a:	2b04      	cmp	r3, #4
 800546c:	d022      	beq.n	80054b4 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6818      	ldr	r0, [r3, #0]
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	6919      	ldr	r1, [r3, #16]
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	681a      	ldr	r2, [r3, #0]
 800547a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800547e:	f7ff fafb 	bl	8004a78 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6818      	ldr	r0, [r3, #0]
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	6919      	ldr	r1, [r3, #16]
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	699b      	ldr	r3, [r3, #24]
 800548e:	461a      	mov	r2, r3
 8005490:	f7ff fb47 	bl	8004b22 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6818      	ldr	r0, [r3, #0]
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d102      	bne.n	80054aa <HAL_ADC_ConfigChannel+0x126>
 80054a4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80054a8:	e000      	b.n	80054ac <HAL_ADC_ConfigChannel+0x128>
 80054aa:	2300      	movs	r3, #0
 80054ac:	461a      	mov	r2, r3
 80054ae:	f7ff fb53 	bl	8004b58 <LL_ADC_SetOffsetSaturation>
 80054b2:	e17b      	b.n	80057ac <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2100      	movs	r1, #0
 80054ba:	4618      	mov	r0, r3
 80054bc:	f7ff fb00 	bl	8004ac0 <LL_ADC_GetOffsetChannel>
 80054c0:	4603      	mov	r3, r0
 80054c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d10a      	bne.n	80054e0 <HAL_ADC_ConfigChannel+0x15c>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	2100      	movs	r1, #0
 80054d0:	4618      	mov	r0, r3
 80054d2:	f7ff faf5 	bl	8004ac0 <LL_ADC_GetOffsetChannel>
 80054d6:	4603      	mov	r3, r0
 80054d8:	0e9b      	lsrs	r3, r3, #26
 80054da:	f003 021f 	and.w	r2, r3, #31
 80054de:	e01e      	b.n	800551e <HAL_ADC_ConfigChannel+0x19a>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	2100      	movs	r1, #0
 80054e6:	4618      	mov	r0, r3
 80054e8:	f7ff faea 	bl	8004ac0 <LL_ADC_GetOffsetChannel>
 80054ec:	4603      	mov	r3, r0
 80054ee:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054f2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80054f6:	fa93 f3a3 	rbit	r3, r3
 80054fa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80054fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005502:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005506:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800550a:	2b00      	cmp	r3, #0
 800550c:	d101      	bne.n	8005512 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800550e:	2320      	movs	r3, #32
 8005510:	e004      	b.n	800551c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8005512:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005516:	fab3 f383 	clz	r3, r3
 800551a:	b2db      	uxtb	r3, r3
 800551c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005526:	2b00      	cmp	r3, #0
 8005528:	d105      	bne.n	8005536 <HAL_ADC_ConfigChannel+0x1b2>
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	0e9b      	lsrs	r3, r3, #26
 8005530:	f003 031f 	and.w	r3, r3, #31
 8005534:	e018      	b.n	8005568 <HAL_ADC_ConfigChannel+0x1e4>
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800553e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005542:	fa93 f3a3 	rbit	r3, r3
 8005546:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800554a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800554e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8005552:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005556:	2b00      	cmp	r3, #0
 8005558:	d101      	bne.n	800555e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800555a:	2320      	movs	r3, #32
 800555c:	e004      	b.n	8005568 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800555e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005562:	fab3 f383 	clz	r3, r3
 8005566:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005568:	429a      	cmp	r2, r3
 800556a:	d106      	bne.n	800557a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	2200      	movs	r2, #0
 8005572:	2100      	movs	r1, #0
 8005574:	4618      	mov	r0, r3
 8005576:	f7ff fab9 	bl	8004aec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	2101      	movs	r1, #1
 8005580:	4618      	mov	r0, r3
 8005582:	f7ff fa9d 	bl	8004ac0 <LL_ADC_GetOffsetChannel>
 8005586:	4603      	mov	r3, r0
 8005588:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800558c:	2b00      	cmp	r3, #0
 800558e:	d10a      	bne.n	80055a6 <HAL_ADC_ConfigChannel+0x222>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	2101      	movs	r1, #1
 8005596:	4618      	mov	r0, r3
 8005598:	f7ff fa92 	bl	8004ac0 <LL_ADC_GetOffsetChannel>
 800559c:	4603      	mov	r3, r0
 800559e:	0e9b      	lsrs	r3, r3, #26
 80055a0:	f003 021f 	and.w	r2, r3, #31
 80055a4:	e01e      	b.n	80055e4 <HAL_ADC_ConfigChannel+0x260>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	2101      	movs	r1, #1
 80055ac:	4618      	mov	r0, r3
 80055ae:	f7ff fa87 	bl	8004ac0 <LL_ADC_GetOffsetChannel>
 80055b2:	4603      	mov	r3, r0
 80055b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055b8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80055bc:	fa93 f3a3 	rbit	r3, r3
 80055c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80055c4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80055c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80055cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d101      	bne.n	80055d8 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80055d4:	2320      	movs	r3, #32
 80055d6:	e004      	b.n	80055e2 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80055d8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80055dc:	fab3 f383 	clz	r3, r3
 80055e0:	b2db      	uxtb	r3, r3
 80055e2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d105      	bne.n	80055fc <HAL_ADC_ConfigChannel+0x278>
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	0e9b      	lsrs	r3, r3, #26
 80055f6:	f003 031f 	and.w	r3, r3, #31
 80055fa:	e018      	b.n	800562e <HAL_ADC_ConfigChannel+0x2aa>
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005604:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005608:	fa93 f3a3 	rbit	r3, r3
 800560c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8005610:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005614:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8005618:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800561c:	2b00      	cmp	r3, #0
 800561e:	d101      	bne.n	8005624 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8005620:	2320      	movs	r3, #32
 8005622:	e004      	b.n	800562e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8005624:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005628:	fab3 f383 	clz	r3, r3
 800562c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800562e:	429a      	cmp	r2, r3
 8005630:	d106      	bne.n	8005640 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	2200      	movs	r2, #0
 8005638:	2101      	movs	r1, #1
 800563a:	4618      	mov	r0, r3
 800563c:	f7ff fa56 	bl	8004aec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	2102      	movs	r1, #2
 8005646:	4618      	mov	r0, r3
 8005648:	f7ff fa3a 	bl	8004ac0 <LL_ADC_GetOffsetChannel>
 800564c:	4603      	mov	r3, r0
 800564e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005652:	2b00      	cmp	r3, #0
 8005654:	d10a      	bne.n	800566c <HAL_ADC_ConfigChannel+0x2e8>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2102      	movs	r1, #2
 800565c:	4618      	mov	r0, r3
 800565e:	f7ff fa2f 	bl	8004ac0 <LL_ADC_GetOffsetChannel>
 8005662:	4603      	mov	r3, r0
 8005664:	0e9b      	lsrs	r3, r3, #26
 8005666:	f003 021f 	and.w	r2, r3, #31
 800566a:	e01e      	b.n	80056aa <HAL_ADC_ConfigChannel+0x326>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	2102      	movs	r1, #2
 8005672:	4618      	mov	r0, r3
 8005674:	f7ff fa24 	bl	8004ac0 <LL_ADC_GetOffsetChannel>
 8005678:	4603      	mov	r3, r0
 800567a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800567e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005682:	fa93 f3a3 	rbit	r3, r3
 8005686:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800568a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800568e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8005692:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005696:	2b00      	cmp	r3, #0
 8005698:	d101      	bne.n	800569e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800569a:	2320      	movs	r3, #32
 800569c:	e004      	b.n	80056a8 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800569e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80056a2:	fab3 f383 	clz	r3, r3
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d105      	bne.n	80056c2 <HAL_ADC_ConfigChannel+0x33e>
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	0e9b      	lsrs	r3, r3, #26
 80056bc:	f003 031f 	and.w	r3, r3, #31
 80056c0:	e016      	b.n	80056f0 <HAL_ADC_ConfigChannel+0x36c>
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80056ce:	fa93 f3a3 	rbit	r3, r3
 80056d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80056d4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80056d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80056da:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d101      	bne.n	80056e6 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80056e2:	2320      	movs	r3, #32
 80056e4:	e004      	b.n	80056f0 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80056e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80056ea:	fab3 f383 	clz	r3, r3
 80056ee:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80056f0:	429a      	cmp	r2, r3
 80056f2:	d106      	bne.n	8005702 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	2200      	movs	r2, #0
 80056fa:	2102      	movs	r1, #2
 80056fc:	4618      	mov	r0, r3
 80056fe:	f7ff f9f5 	bl	8004aec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	2103      	movs	r1, #3
 8005708:	4618      	mov	r0, r3
 800570a:	f7ff f9d9 	bl	8004ac0 <LL_ADC_GetOffsetChannel>
 800570e:	4603      	mov	r3, r0
 8005710:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005714:	2b00      	cmp	r3, #0
 8005716:	d10a      	bne.n	800572e <HAL_ADC_ConfigChannel+0x3aa>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	2103      	movs	r1, #3
 800571e:	4618      	mov	r0, r3
 8005720:	f7ff f9ce 	bl	8004ac0 <LL_ADC_GetOffsetChannel>
 8005724:	4603      	mov	r3, r0
 8005726:	0e9b      	lsrs	r3, r3, #26
 8005728:	f003 021f 	and.w	r2, r3, #31
 800572c:	e017      	b.n	800575e <HAL_ADC_ConfigChannel+0x3da>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	2103      	movs	r1, #3
 8005734:	4618      	mov	r0, r3
 8005736:	f7ff f9c3 	bl	8004ac0 <LL_ADC_GetOffsetChannel>
 800573a:	4603      	mov	r3, r0
 800573c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800573e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005740:	fa93 f3a3 	rbit	r3, r3
 8005744:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8005746:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005748:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800574a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800574c:	2b00      	cmp	r3, #0
 800574e:	d101      	bne.n	8005754 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8005750:	2320      	movs	r3, #32
 8005752:	e003      	b.n	800575c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8005754:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005756:	fab3 f383 	clz	r3, r3
 800575a:	b2db      	uxtb	r3, r3
 800575c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005766:	2b00      	cmp	r3, #0
 8005768:	d105      	bne.n	8005776 <HAL_ADC_ConfigChannel+0x3f2>
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	0e9b      	lsrs	r3, r3, #26
 8005770:	f003 031f 	and.w	r3, r3, #31
 8005774:	e011      	b.n	800579a <HAL_ADC_ConfigChannel+0x416>
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800577c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800577e:	fa93 f3a3 	rbit	r3, r3
 8005782:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8005784:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005786:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8005788:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800578a:	2b00      	cmp	r3, #0
 800578c:	d101      	bne.n	8005792 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800578e:	2320      	movs	r3, #32
 8005790:	e003      	b.n	800579a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8005792:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005794:	fab3 f383 	clz	r3, r3
 8005798:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800579a:	429a      	cmp	r2, r3
 800579c:	d106      	bne.n	80057ac <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	2200      	movs	r2, #0
 80057a4:	2103      	movs	r1, #3
 80057a6:	4618      	mov	r0, r3
 80057a8:	f7ff f9a0 	bl	8004aec <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4618      	mov	r0, r3
 80057b2:	f7ff faeb 	bl	8004d8c <LL_ADC_IsEnabled>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	f040 813d 	bne.w	8005a38 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6818      	ldr	r0, [r3, #0]
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	6819      	ldr	r1, [r3, #0]
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	68db      	ldr	r3, [r3, #12]
 80057ca:	461a      	mov	r2, r3
 80057cc:	f7ff fa4a 	bl	8004c64 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	68db      	ldr	r3, [r3, #12]
 80057d4:	4aa2      	ldr	r2, [pc, #648]	@ (8005a60 <HAL_ADC_ConfigChannel+0x6dc>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	f040 812e 	bne.w	8005a38 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d10b      	bne.n	8005804 <HAL_ADC_ConfigChannel+0x480>
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	0e9b      	lsrs	r3, r3, #26
 80057f2:	3301      	adds	r3, #1
 80057f4:	f003 031f 	and.w	r3, r3, #31
 80057f8:	2b09      	cmp	r3, #9
 80057fa:	bf94      	ite	ls
 80057fc:	2301      	movls	r3, #1
 80057fe:	2300      	movhi	r3, #0
 8005800:	b2db      	uxtb	r3, r3
 8005802:	e019      	b.n	8005838 <HAL_ADC_ConfigChannel+0x4b4>
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800580a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800580c:	fa93 f3a3 	rbit	r3, r3
 8005810:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8005812:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005814:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8005816:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005818:	2b00      	cmp	r3, #0
 800581a:	d101      	bne.n	8005820 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800581c:	2320      	movs	r3, #32
 800581e:	e003      	b.n	8005828 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8005820:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005822:	fab3 f383 	clz	r3, r3
 8005826:	b2db      	uxtb	r3, r3
 8005828:	3301      	adds	r3, #1
 800582a:	f003 031f 	and.w	r3, r3, #31
 800582e:	2b09      	cmp	r3, #9
 8005830:	bf94      	ite	ls
 8005832:	2301      	movls	r3, #1
 8005834:	2300      	movhi	r3, #0
 8005836:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005838:	2b00      	cmp	r3, #0
 800583a:	d079      	beq.n	8005930 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005844:	2b00      	cmp	r3, #0
 8005846:	d107      	bne.n	8005858 <HAL_ADC_ConfigChannel+0x4d4>
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	0e9b      	lsrs	r3, r3, #26
 800584e:	3301      	adds	r3, #1
 8005850:	069b      	lsls	r3, r3, #26
 8005852:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005856:	e015      	b.n	8005884 <HAL_ADC_ConfigChannel+0x500>
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800585e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005860:	fa93 f3a3 	rbit	r3, r3
 8005864:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8005866:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005868:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800586a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800586c:	2b00      	cmp	r3, #0
 800586e:	d101      	bne.n	8005874 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8005870:	2320      	movs	r3, #32
 8005872:	e003      	b.n	800587c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8005874:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005876:	fab3 f383 	clz	r3, r3
 800587a:	b2db      	uxtb	r3, r3
 800587c:	3301      	adds	r3, #1
 800587e:	069b      	lsls	r3, r3, #26
 8005880:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800588c:	2b00      	cmp	r3, #0
 800588e:	d109      	bne.n	80058a4 <HAL_ADC_ConfigChannel+0x520>
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	0e9b      	lsrs	r3, r3, #26
 8005896:	3301      	adds	r3, #1
 8005898:	f003 031f 	and.w	r3, r3, #31
 800589c:	2101      	movs	r1, #1
 800589e:	fa01 f303 	lsl.w	r3, r1, r3
 80058a2:	e017      	b.n	80058d4 <HAL_ADC_ConfigChannel+0x550>
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80058ac:	fa93 f3a3 	rbit	r3, r3
 80058b0:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80058b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80058b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d101      	bne.n	80058c0 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80058bc:	2320      	movs	r3, #32
 80058be:	e003      	b.n	80058c8 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80058c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80058c2:	fab3 f383 	clz	r3, r3
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	3301      	adds	r3, #1
 80058ca:	f003 031f 	and.w	r3, r3, #31
 80058ce:	2101      	movs	r1, #1
 80058d0:	fa01 f303 	lsl.w	r3, r1, r3
 80058d4:	ea42 0103 	orr.w	r1, r2, r3
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d10a      	bne.n	80058fa <HAL_ADC_ConfigChannel+0x576>
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	0e9b      	lsrs	r3, r3, #26
 80058ea:	3301      	adds	r3, #1
 80058ec:	f003 021f 	and.w	r2, r3, #31
 80058f0:	4613      	mov	r3, r2
 80058f2:	005b      	lsls	r3, r3, #1
 80058f4:	4413      	add	r3, r2
 80058f6:	051b      	lsls	r3, r3, #20
 80058f8:	e018      	b.n	800592c <HAL_ADC_ConfigChannel+0x5a8>
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005902:	fa93 f3a3 	rbit	r3, r3
 8005906:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800590a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800590c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800590e:	2b00      	cmp	r3, #0
 8005910:	d101      	bne.n	8005916 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8005912:	2320      	movs	r3, #32
 8005914:	e003      	b.n	800591e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8005916:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005918:	fab3 f383 	clz	r3, r3
 800591c:	b2db      	uxtb	r3, r3
 800591e:	3301      	adds	r3, #1
 8005920:	f003 021f 	and.w	r2, r3, #31
 8005924:	4613      	mov	r3, r2
 8005926:	005b      	lsls	r3, r3, #1
 8005928:	4413      	add	r3, r2
 800592a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800592c:	430b      	orrs	r3, r1
 800592e:	e07e      	b.n	8005a2e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005938:	2b00      	cmp	r3, #0
 800593a:	d107      	bne.n	800594c <HAL_ADC_ConfigChannel+0x5c8>
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	0e9b      	lsrs	r3, r3, #26
 8005942:	3301      	adds	r3, #1
 8005944:	069b      	lsls	r3, r3, #26
 8005946:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800594a:	e015      	b.n	8005978 <HAL_ADC_ConfigChannel+0x5f4>
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005954:	fa93 f3a3 	rbit	r3, r3
 8005958:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800595a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800595c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800595e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005960:	2b00      	cmp	r3, #0
 8005962:	d101      	bne.n	8005968 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8005964:	2320      	movs	r3, #32
 8005966:	e003      	b.n	8005970 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8005968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800596a:	fab3 f383 	clz	r3, r3
 800596e:	b2db      	uxtb	r3, r3
 8005970:	3301      	adds	r3, #1
 8005972:	069b      	lsls	r3, r3, #26
 8005974:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005980:	2b00      	cmp	r3, #0
 8005982:	d109      	bne.n	8005998 <HAL_ADC_ConfigChannel+0x614>
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	0e9b      	lsrs	r3, r3, #26
 800598a:	3301      	adds	r3, #1
 800598c:	f003 031f 	and.w	r3, r3, #31
 8005990:	2101      	movs	r1, #1
 8005992:	fa01 f303 	lsl.w	r3, r1, r3
 8005996:	e017      	b.n	80059c8 <HAL_ADC_ConfigChannel+0x644>
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800599e:	6a3b      	ldr	r3, [r7, #32]
 80059a0:	fa93 f3a3 	rbit	r3, r3
 80059a4:	61fb      	str	r3, [r7, #28]
  return result;
 80059a6:	69fb      	ldr	r3, [r7, #28]
 80059a8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80059aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d101      	bne.n	80059b4 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80059b0:	2320      	movs	r3, #32
 80059b2:	e003      	b.n	80059bc <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80059b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b6:	fab3 f383 	clz	r3, r3
 80059ba:	b2db      	uxtb	r3, r3
 80059bc:	3301      	adds	r3, #1
 80059be:	f003 031f 	and.w	r3, r3, #31
 80059c2:	2101      	movs	r1, #1
 80059c4:	fa01 f303 	lsl.w	r3, r1, r3
 80059c8:	ea42 0103 	orr.w	r1, r2, r3
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d10d      	bne.n	80059f4 <HAL_ADC_ConfigChannel+0x670>
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	0e9b      	lsrs	r3, r3, #26
 80059de:	3301      	adds	r3, #1
 80059e0:	f003 021f 	and.w	r2, r3, #31
 80059e4:	4613      	mov	r3, r2
 80059e6:	005b      	lsls	r3, r3, #1
 80059e8:	4413      	add	r3, r2
 80059ea:	3b1e      	subs	r3, #30
 80059ec:	051b      	lsls	r3, r3, #20
 80059ee:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80059f2:	e01b      	b.n	8005a2c <HAL_ADC_ConfigChannel+0x6a8>
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	fa93 f3a3 	rbit	r3, r3
 8005a00:	613b      	str	r3, [r7, #16]
  return result;
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005a06:	69bb      	ldr	r3, [r7, #24]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d101      	bne.n	8005a10 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8005a0c:	2320      	movs	r3, #32
 8005a0e:	e003      	b.n	8005a18 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8005a10:	69bb      	ldr	r3, [r7, #24]
 8005a12:	fab3 f383 	clz	r3, r3
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	3301      	adds	r3, #1
 8005a1a:	f003 021f 	and.w	r2, r3, #31
 8005a1e:	4613      	mov	r3, r2
 8005a20:	005b      	lsls	r3, r3, #1
 8005a22:	4413      	add	r3, r2
 8005a24:	3b1e      	subs	r3, #30
 8005a26:	051b      	lsls	r3, r3, #20
 8005a28:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005a2c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005a2e:	683a      	ldr	r2, [r7, #0]
 8005a30:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005a32:	4619      	mov	r1, r3
 8005a34:	f7ff f8ea 	bl	8004c0c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	681a      	ldr	r2, [r3, #0]
 8005a3c:	4b09      	ldr	r3, [pc, #36]	@ (8005a64 <HAL_ADC_ConfigChannel+0x6e0>)
 8005a3e:	4013      	ands	r3, r2
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	f000 80be 	beq.w	8005bc2 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005a4e:	d004      	beq.n	8005a5a <HAL_ADC_ConfigChannel+0x6d6>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a04      	ldr	r2, [pc, #16]	@ (8005a68 <HAL_ADC_ConfigChannel+0x6e4>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d10a      	bne.n	8005a70 <HAL_ADC_ConfigChannel+0x6ec>
 8005a5a:	4b04      	ldr	r3, [pc, #16]	@ (8005a6c <HAL_ADC_ConfigChannel+0x6e8>)
 8005a5c:	e009      	b.n	8005a72 <HAL_ADC_ConfigChannel+0x6ee>
 8005a5e:	bf00      	nop
 8005a60:	407f0000 	.word	0x407f0000
 8005a64:	80080000 	.word	0x80080000
 8005a68:	50000100 	.word	0x50000100
 8005a6c:	50000300 	.word	0x50000300
 8005a70:	4b59      	ldr	r3, [pc, #356]	@ (8005bd8 <HAL_ADC_ConfigChannel+0x854>)
 8005a72:	4618      	mov	r0, r3
 8005a74:	f7fe fff2 	bl	8004a5c <LL_ADC_GetCommonPathInternalCh>
 8005a78:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a56      	ldr	r2, [pc, #344]	@ (8005bdc <HAL_ADC_ConfigChannel+0x858>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d004      	beq.n	8005a90 <HAL_ADC_ConfigChannel+0x70c>
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a55      	ldr	r2, [pc, #340]	@ (8005be0 <HAL_ADC_ConfigChannel+0x85c>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d13a      	bne.n	8005b06 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005a90:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005a94:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d134      	bne.n	8005b06 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005aa4:	d005      	beq.n	8005ab2 <HAL_ADC_ConfigChannel+0x72e>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a4e      	ldr	r2, [pc, #312]	@ (8005be4 <HAL_ADC_ConfigChannel+0x860>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	f040 8085 	bne.w	8005bbc <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005aba:	d004      	beq.n	8005ac6 <HAL_ADC_ConfigChannel+0x742>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a49      	ldr	r2, [pc, #292]	@ (8005be8 <HAL_ADC_ConfigChannel+0x864>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d101      	bne.n	8005aca <HAL_ADC_ConfigChannel+0x746>
 8005ac6:	4a49      	ldr	r2, [pc, #292]	@ (8005bec <HAL_ADC_ConfigChannel+0x868>)
 8005ac8:	e000      	b.n	8005acc <HAL_ADC_ConfigChannel+0x748>
 8005aca:	4a43      	ldr	r2, [pc, #268]	@ (8005bd8 <HAL_ADC_ConfigChannel+0x854>)
 8005acc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005ad0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005ad4:	4619      	mov	r1, r3
 8005ad6:	4610      	mov	r0, r2
 8005ad8:	f7fe ffad 	bl	8004a36 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005adc:	4b44      	ldr	r3, [pc, #272]	@ (8005bf0 <HAL_ADC_ConfigChannel+0x86c>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	099b      	lsrs	r3, r3, #6
 8005ae2:	4a44      	ldr	r2, [pc, #272]	@ (8005bf4 <HAL_ADC_ConfigChannel+0x870>)
 8005ae4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ae8:	099b      	lsrs	r3, r3, #6
 8005aea:	1c5a      	adds	r2, r3, #1
 8005aec:	4613      	mov	r3, r2
 8005aee:	005b      	lsls	r3, r3, #1
 8005af0:	4413      	add	r3, r2
 8005af2:	009b      	lsls	r3, r3, #2
 8005af4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005af6:	e002      	b.n	8005afe <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	3b01      	subs	r3, #1
 8005afc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d1f9      	bne.n	8005af8 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005b04:	e05a      	b.n	8005bbc <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a3b      	ldr	r2, [pc, #236]	@ (8005bf8 <HAL_ADC_ConfigChannel+0x874>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d125      	bne.n	8005b5c <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005b10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b14:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d11f      	bne.n	8005b5c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a31      	ldr	r2, [pc, #196]	@ (8005be8 <HAL_ADC_ConfigChannel+0x864>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d104      	bne.n	8005b30 <HAL_ADC_ConfigChannel+0x7ac>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a34      	ldr	r2, [pc, #208]	@ (8005bfc <HAL_ADC_ConfigChannel+0x878>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d047      	beq.n	8005bc0 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005b38:	d004      	beq.n	8005b44 <HAL_ADC_ConfigChannel+0x7c0>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a2a      	ldr	r2, [pc, #168]	@ (8005be8 <HAL_ADC_ConfigChannel+0x864>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d101      	bne.n	8005b48 <HAL_ADC_ConfigChannel+0x7c4>
 8005b44:	4a29      	ldr	r2, [pc, #164]	@ (8005bec <HAL_ADC_ConfigChannel+0x868>)
 8005b46:	e000      	b.n	8005b4a <HAL_ADC_ConfigChannel+0x7c6>
 8005b48:	4a23      	ldr	r2, [pc, #140]	@ (8005bd8 <HAL_ADC_ConfigChannel+0x854>)
 8005b4a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005b52:	4619      	mov	r1, r3
 8005b54:	4610      	mov	r0, r2
 8005b56:	f7fe ff6e 	bl	8004a36 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005b5a:	e031      	b.n	8005bc0 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a27      	ldr	r2, [pc, #156]	@ (8005c00 <HAL_ADC_ConfigChannel+0x87c>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d12d      	bne.n	8005bc2 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005b66:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d127      	bne.n	8005bc2 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4a1c      	ldr	r2, [pc, #112]	@ (8005be8 <HAL_ADC_ConfigChannel+0x864>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d022      	beq.n	8005bc2 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005b84:	d004      	beq.n	8005b90 <HAL_ADC_ConfigChannel+0x80c>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a17      	ldr	r2, [pc, #92]	@ (8005be8 <HAL_ADC_ConfigChannel+0x864>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d101      	bne.n	8005b94 <HAL_ADC_ConfigChannel+0x810>
 8005b90:	4a16      	ldr	r2, [pc, #88]	@ (8005bec <HAL_ADC_ConfigChannel+0x868>)
 8005b92:	e000      	b.n	8005b96 <HAL_ADC_ConfigChannel+0x812>
 8005b94:	4a10      	ldr	r2, [pc, #64]	@ (8005bd8 <HAL_ADC_ConfigChannel+0x854>)
 8005b96:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b9a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005b9e:	4619      	mov	r1, r3
 8005ba0:	4610      	mov	r0, r2
 8005ba2:	f7fe ff48 	bl	8004a36 <LL_ADC_SetCommonPathInternalCh>
 8005ba6:	e00c      	b.n	8005bc2 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bac:	f043 0220 	orr.w	r2, r3, #32
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8005bba:	e002      	b.n	8005bc2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005bbc:	bf00      	nop
 8005bbe:	e000      	b.n	8005bc2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005bc0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005bca:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	37d8      	adds	r7, #216	@ 0xd8
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}
 8005bd6:	bf00      	nop
 8005bd8:	50000700 	.word	0x50000700
 8005bdc:	c3210000 	.word	0xc3210000
 8005be0:	90c00010 	.word	0x90c00010
 8005be4:	50000600 	.word	0x50000600
 8005be8:	50000100 	.word	0x50000100
 8005bec:	50000300 	.word	0x50000300
 8005bf0:	20000200 	.word	0x20000200
 8005bf4:	053e2d63 	.word	0x053e2d63
 8005bf8:	c7520000 	.word	0xc7520000
 8005bfc:	50000500 	.word	0x50000500
 8005c00:	cb840000 	.word	0xcb840000

08005c04 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b084      	sub	sp, #16
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4618      	mov	r0, r3
 8005c16:	f7ff f8b9 	bl	8004d8c <LL_ADC_IsEnabled>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d176      	bne.n	8005d0e <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	689a      	ldr	r2, [r3, #8]
 8005c26:	4b3c      	ldr	r3, [pc, #240]	@ (8005d18 <ADC_Enable+0x114>)
 8005c28:	4013      	ands	r3, r2
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d00d      	beq.n	8005c4a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c32:	f043 0210 	orr.w	r2, r3, #16
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c3e:	f043 0201 	orr.w	r2, r3, #1
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	e062      	b.n	8005d10 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4618      	mov	r0, r3
 8005c50:	f7ff f888 	bl	8004d64 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005c5c:	d004      	beq.n	8005c68 <ADC_Enable+0x64>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	4a2e      	ldr	r2, [pc, #184]	@ (8005d1c <ADC_Enable+0x118>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d101      	bne.n	8005c6c <ADC_Enable+0x68>
 8005c68:	4b2d      	ldr	r3, [pc, #180]	@ (8005d20 <ADC_Enable+0x11c>)
 8005c6a:	e000      	b.n	8005c6e <ADC_Enable+0x6a>
 8005c6c:	4b2d      	ldr	r3, [pc, #180]	@ (8005d24 <ADC_Enable+0x120>)
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f7fe fef4 	bl	8004a5c <LL_ADC_GetCommonPathInternalCh>
 8005c74:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005c76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d013      	beq.n	8005ca6 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005c7e:	4b2a      	ldr	r3, [pc, #168]	@ (8005d28 <ADC_Enable+0x124>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	099b      	lsrs	r3, r3, #6
 8005c84:	4a29      	ldr	r2, [pc, #164]	@ (8005d2c <ADC_Enable+0x128>)
 8005c86:	fba2 2303 	umull	r2, r3, r2, r3
 8005c8a:	099b      	lsrs	r3, r3, #6
 8005c8c:	1c5a      	adds	r2, r3, #1
 8005c8e:	4613      	mov	r3, r2
 8005c90:	005b      	lsls	r3, r3, #1
 8005c92:	4413      	add	r3, r2
 8005c94:	009b      	lsls	r3, r3, #2
 8005c96:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005c98:	e002      	b.n	8005ca0 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	3b01      	subs	r3, #1
 8005c9e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d1f9      	bne.n	8005c9a <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005ca6:	f7fe fea7 	bl	80049f8 <HAL_GetTick>
 8005caa:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005cac:	e028      	b.n	8005d00 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f7ff f86a 	bl	8004d8c <LL_ADC_IsEnabled>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d104      	bne.n	8005cc8 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	f7ff f84e 	bl	8004d64 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005cc8:	f7fe fe96 	bl	80049f8 <HAL_GetTick>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	2b02      	cmp	r3, #2
 8005cd4:	d914      	bls.n	8005d00 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f003 0301 	and.w	r3, r3, #1
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d00d      	beq.n	8005d00 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ce8:	f043 0210 	orr.w	r2, r3, #16
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cf4:	f043 0201 	orr.w	r2, r3, #1
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e007      	b.n	8005d10 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f003 0301 	and.w	r3, r3, #1
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d1cf      	bne.n	8005cae <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005d0e:	2300      	movs	r3, #0
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	3710      	adds	r7, #16
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}
 8005d18:	8000003f 	.word	0x8000003f
 8005d1c:	50000100 	.word	0x50000100
 8005d20:	50000300 	.word	0x50000300
 8005d24:	50000700 	.word	0x50000700
 8005d28:	20000200 	.word	0x20000200
 8005d2c:	053e2d63 	.word	0x053e2d63

08005d30 <LL_ADC_IsEnabled>:
{
 8005d30:	b480      	push	{r7}
 8005d32:	b083      	sub	sp, #12
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	f003 0301 	and.w	r3, r3, #1
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	d101      	bne.n	8005d48 <LL_ADC_IsEnabled+0x18>
 8005d44:	2301      	movs	r3, #1
 8005d46:	e000      	b.n	8005d4a <LL_ADC_IsEnabled+0x1a>
 8005d48:	2300      	movs	r3, #0
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	370c      	adds	r7, #12
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d54:	4770      	bx	lr

08005d56 <LL_ADC_REG_IsConversionOngoing>:
{
 8005d56:	b480      	push	{r7}
 8005d58:	b083      	sub	sp, #12
 8005d5a:	af00      	add	r7, sp, #0
 8005d5c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	f003 0304 	and.w	r3, r3, #4
 8005d66:	2b04      	cmp	r3, #4
 8005d68:	d101      	bne.n	8005d6e <LL_ADC_REG_IsConversionOngoing+0x18>
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e000      	b.n	8005d70 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005d6e:	2300      	movs	r3, #0
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	370c      	adds	r7, #12
 8005d74:	46bd      	mov	sp, r7
 8005d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7a:	4770      	bx	lr

08005d7c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005d7c:	b590      	push	{r4, r7, lr}
 8005d7e:	b0a1      	sub	sp, #132	@ 0x84
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
 8005d84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005d86:	2300      	movs	r3, #0
 8005d88:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	d101      	bne.n	8005d9a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005d96:	2302      	movs	r3, #2
 8005d98:	e0e7      	b.n	8005f6a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005da2:	2300      	movs	r3, #0
 8005da4:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005da6:	2300      	movs	r3, #0
 8005da8:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005db2:	d102      	bne.n	8005dba <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005db4:	4b6f      	ldr	r3, [pc, #444]	@ (8005f74 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005db6:	60bb      	str	r3, [r7, #8]
 8005db8:	e009      	b.n	8005dce <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a6e      	ldr	r2, [pc, #440]	@ (8005f78 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d102      	bne.n	8005dca <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8005dc4:	4b6d      	ldr	r3, [pc, #436]	@ (8005f7c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005dc6:	60bb      	str	r3, [r7, #8]
 8005dc8:	e001      	b.n	8005dce <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005dca:	2300      	movs	r3, #0
 8005dcc:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d10b      	bne.n	8005dec <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dd8:	f043 0220 	orr.w	r2, r3, #32
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2200      	movs	r2, #0
 8005de4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8005de8:	2301      	movs	r3, #1
 8005dea:	e0be      	b.n	8005f6a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	4618      	mov	r0, r3
 8005df0:	f7ff ffb1 	bl	8005d56 <LL_ADC_REG_IsConversionOngoing>
 8005df4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f7ff ffab 	bl	8005d56 <LL_ADC_REG_IsConversionOngoing>
 8005e00:	4603      	mov	r3, r0
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	f040 80a0 	bne.w	8005f48 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005e08:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	f040 809c 	bne.w	8005f48 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e18:	d004      	beq.n	8005e24 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a55      	ldr	r2, [pc, #340]	@ (8005f74 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d101      	bne.n	8005e28 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8005e24:	4b56      	ldr	r3, [pc, #344]	@ (8005f80 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8005e26:	e000      	b.n	8005e2a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8005e28:	4b56      	ldr	r3, [pc, #344]	@ (8005f84 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8005e2a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d04b      	beq.n	8005ecc <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005e34:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	6859      	ldr	r1, [r3, #4]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005e46:	035b      	lsls	r3, r3, #13
 8005e48:	430b      	orrs	r3, r1
 8005e4a:	431a      	orrs	r2, r3
 8005e4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e4e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e58:	d004      	beq.n	8005e64 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a45      	ldr	r2, [pc, #276]	@ (8005f74 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d10f      	bne.n	8005e84 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8005e64:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005e68:	f7ff ff62 	bl	8005d30 <LL_ADC_IsEnabled>
 8005e6c:	4604      	mov	r4, r0
 8005e6e:	4841      	ldr	r0, [pc, #260]	@ (8005f74 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005e70:	f7ff ff5e 	bl	8005d30 <LL_ADC_IsEnabled>
 8005e74:	4603      	mov	r3, r0
 8005e76:	4323      	orrs	r3, r4
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	bf0c      	ite	eq
 8005e7c:	2301      	moveq	r3, #1
 8005e7e:	2300      	movne	r3, #0
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	e012      	b.n	8005eaa <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8005e84:	483c      	ldr	r0, [pc, #240]	@ (8005f78 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005e86:	f7ff ff53 	bl	8005d30 <LL_ADC_IsEnabled>
 8005e8a:	4604      	mov	r4, r0
 8005e8c:	483b      	ldr	r0, [pc, #236]	@ (8005f7c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005e8e:	f7ff ff4f 	bl	8005d30 <LL_ADC_IsEnabled>
 8005e92:	4603      	mov	r3, r0
 8005e94:	431c      	orrs	r4, r3
 8005e96:	483c      	ldr	r0, [pc, #240]	@ (8005f88 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005e98:	f7ff ff4a 	bl	8005d30 <LL_ADC_IsEnabled>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	4323      	orrs	r3, r4
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	bf0c      	ite	eq
 8005ea4:	2301      	moveq	r3, #1
 8005ea6:	2300      	movne	r3, #0
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d056      	beq.n	8005f5c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005eae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005eb0:	689b      	ldr	r3, [r3, #8]
 8005eb2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005eb6:	f023 030f 	bic.w	r3, r3, #15
 8005eba:	683a      	ldr	r2, [r7, #0]
 8005ebc:	6811      	ldr	r1, [r2, #0]
 8005ebe:	683a      	ldr	r2, [r7, #0]
 8005ec0:	6892      	ldr	r2, [r2, #8]
 8005ec2:	430a      	orrs	r2, r1
 8005ec4:	431a      	orrs	r2, r3
 8005ec6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005ec8:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005eca:	e047      	b.n	8005f5c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005ecc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005ed4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005ed6:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005ee0:	d004      	beq.n	8005eec <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a23      	ldr	r2, [pc, #140]	@ (8005f74 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d10f      	bne.n	8005f0c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8005eec:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005ef0:	f7ff ff1e 	bl	8005d30 <LL_ADC_IsEnabled>
 8005ef4:	4604      	mov	r4, r0
 8005ef6:	481f      	ldr	r0, [pc, #124]	@ (8005f74 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005ef8:	f7ff ff1a 	bl	8005d30 <LL_ADC_IsEnabled>
 8005efc:	4603      	mov	r3, r0
 8005efe:	4323      	orrs	r3, r4
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	bf0c      	ite	eq
 8005f04:	2301      	moveq	r3, #1
 8005f06:	2300      	movne	r3, #0
 8005f08:	b2db      	uxtb	r3, r3
 8005f0a:	e012      	b.n	8005f32 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8005f0c:	481a      	ldr	r0, [pc, #104]	@ (8005f78 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005f0e:	f7ff ff0f 	bl	8005d30 <LL_ADC_IsEnabled>
 8005f12:	4604      	mov	r4, r0
 8005f14:	4819      	ldr	r0, [pc, #100]	@ (8005f7c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005f16:	f7ff ff0b 	bl	8005d30 <LL_ADC_IsEnabled>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	431c      	orrs	r4, r3
 8005f1e:	481a      	ldr	r0, [pc, #104]	@ (8005f88 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005f20:	f7ff ff06 	bl	8005d30 <LL_ADC_IsEnabled>
 8005f24:	4603      	mov	r3, r0
 8005f26:	4323      	orrs	r3, r4
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	bf0c      	ite	eq
 8005f2c:	2301      	moveq	r3, #1
 8005f2e:	2300      	movne	r3, #0
 8005f30:	b2db      	uxtb	r3, r3
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d012      	beq.n	8005f5c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005f36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005f3e:	f023 030f 	bic.w	r3, r3, #15
 8005f42:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005f44:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005f46:	e009      	b.n	8005f5c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f4c:	f043 0220 	orr.w	r2, r3, #32
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005f54:	2301      	movs	r3, #1
 8005f56:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8005f5a:	e000      	b.n	8005f5e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005f5c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2200      	movs	r2, #0
 8005f62:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005f66:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3784      	adds	r7, #132	@ 0x84
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd90      	pop	{r4, r7, pc}
 8005f72:	bf00      	nop
 8005f74:	50000100 	.word	0x50000100
 8005f78:	50000400 	.word	0x50000400
 8005f7c:	50000500 	.word	0x50000500
 8005f80:	50000300 	.word	0x50000300
 8005f84:	50000700 	.word	0x50000700
 8005f88:	50000600 	.word	0x50000600

08005f8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b085      	sub	sp, #20
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	f003 0307 	and.w	r3, r3, #7
 8005f9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8005fd0 <__NVIC_SetPriorityGrouping+0x44>)
 8005f9e:	68db      	ldr	r3, [r3, #12]
 8005fa0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005fa2:	68ba      	ldr	r2, [r7, #8]
 8005fa4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005fa8:	4013      	ands	r3, r2
 8005faa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005fb4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005fb8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005fbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005fbe:	4a04      	ldr	r2, [pc, #16]	@ (8005fd0 <__NVIC_SetPriorityGrouping+0x44>)
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	60d3      	str	r3, [r2, #12]
}
 8005fc4:	bf00      	nop
 8005fc6:	3714      	adds	r7, #20
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fce:	4770      	bx	lr
 8005fd0:	e000ed00 	.word	0xe000ed00

08005fd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005fd8:	4b04      	ldr	r3, [pc, #16]	@ (8005fec <__NVIC_GetPriorityGrouping+0x18>)
 8005fda:	68db      	ldr	r3, [r3, #12]
 8005fdc:	0a1b      	lsrs	r3, r3, #8
 8005fde:	f003 0307 	and.w	r3, r3, #7
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr
 8005fec:	e000ed00 	.word	0xe000ed00

08005ff0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ff0:	b480      	push	{r7}
 8005ff2:	b083      	sub	sp, #12
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	db0b      	blt.n	800601a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006002:	79fb      	ldrb	r3, [r7, #7]
 8006004:	f003 021f 	and.w	r2, r3, #31
 8006008:	4907      	ldr	r1, [pc, #28]	@ (8006028 <__NVIC_EnableIRQ+0x38>)
 800600a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800600e:	095b      	lsrs	r3, r3, #5
 8006010:	2001      	movs	r0, #1
 8006012:	fa00 f202 	lsl.w	r2, r0, r2
 8006016:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800601a:	bf00      	nop
 800601c:	370c      	adds	r7, #12
 800601e:	46bd      	mov	sp, r7
 8006020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006024:	4770      	bx	lr
 8006026:	bf00      	nop
 8006028:	e000e100 	.word	0xe000e100

0800602c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800602c:	b480      	push	{r7}
 800602e:	b083      	sub	sp, #12
 8006030:	af00      	add	r7, sp, #0
 8006032:	4603      	mov	r3, r0
 8006034:	6039      	str	r1, [r7, #0]
 8006036:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006038:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800603c:	2b00      	cmp	r3, #0
 800603e:	db0a      	blt.n	8006056 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	b2da      	uxtb	r2, r3
 8006044:	490c      	ldr	r1, [pc, #48]	@ (8006078 <__NVIC_SetPriority+0x4c>)
 8006046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800604a:	0112      	lsls	r2, r2, #4
 800604c:	b2d2      	uxtb	r2, r2
 800604e:	440b      	add	r3, r1
 8006050:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006054:	e00a      	b.n	800606c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	b2da      	uxtb	r2, r3
 800605a:	4908      	ldr	r1, [pc, #32]	@ (800607c <__NVIC_SetPriority+0x50>)
 800605c:	79fb      	ldrb	r3, [r7, #7]
 800605e:	f003 030f 	and.w	r3, r3, #15
 8006062:	3b04      	subs	r3, #4
 8006064:	0112      	lsls	r2, r2, #4
 8006066:	b2d2      	uxtb	r2, r2
 8006068:	440b      	add	r3, r1
 800606a:	761a      	strb	r2, [r3, #24]
}
 800606c:	bf00      	nop
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr
 8006078:	e000e100 	.word	0xe000e100
 800607c:	e000ed00 	.word	0xe000ed00

08006080 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006080:	b480      	push	{r7}
 8006082:	b089      	sub	sp, #36	@ 0x24
 8006084:	af00      	add	r7, sp, #0
 8006086:	60f8      	str	r0, [r7, #12]
 8006088:	60b9      	str	r1, [r7, #8]
 800608a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f003 0307 	and.w	r3, r3, #7
 8006092:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006094:	69fb      	ldr	r3, [r7, #28]
 8006096:	f1c3 0307 	rsb	r3, r3, #7
 800609a:	2b04      	cmp	r3, #4
 800609c:	bf28      	it	cs
 800609e:	2304      	movcs	r3, #4
 80060a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80060a2:	69fb      	ldr	r3, [r7, #28]
 80060a4:	3304      	adds	r3, #4
 80060a6:	2b06      	cmp	r3, #6
 80060a8:	d902      	bls.n	80060b0 <NVIC_EncodePriority+0x30>
 80060aa:	69fb      	ldr	r3, [r7, #28]
 80060ac:	3b03      	subs	r3, #3
 80060ae:	e000      	b.n	80060b2 <NVIC_EncodePriority+0x32>
 80060b0:	2300      	movs	r3, #0
 80060b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80060b4:	f04f 32ff 	mov.w	r2, #4294967295
 80060b8:	69bb      	ldr	r3, [r7, #24]
 80060ba:	fa02 f303 	lsl.w	r3, r2, r3
 80060be:	43da      	mvns	r2, r3
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	401a      	ands	r2, r3
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80060c8:	f04f 31ff 	mov.w	r1, #4294967295
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	fa01 f303 	lsl.w	r3, r1, r3
 80060d2:	43d9      	mvns	r1, r3
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80060d8:	4313      	orrs	r3, r2
         );
}
 80060da:	4618      	mov	r0, r3
 80060dc:	3724      	adds	r7, #36	@ 0x24
 80060de:	46bd      	mov	sp, r7
 80060e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e4:	4770      	bx	lr
	...

080060e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b082      	sub	sp, #8
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	3b01      	subs	r3, #1
 80060f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80060f8:	d301      	bcc.n	80060fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80060fa:	2301      	movs	r3, #1
 80060fc:	e00f      	b.n	800611e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80060fe:	4a0a      	ldr	r2, [pc, #40]	@ (8006128 <SysTick_Config+0x40>)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	3b01      	subs	r3, #1
 8006104:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006106:	210f      	movs	r1, #15
 8006108:	f04f 30ff 	mov.w	r0, #4294967295
 800610c:	f7ff ff8e 	bl	800602c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006110:	4b05      	ldr	r3, [pc, #20]	@ (8006128 <SysTick_Config+0x40>)
 8006112:	2200      	movs	r2, #0
 8006114:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006116:	4b04      	ldr	r3, [pc, #16]	@ (8006128 <SysTick_Config+0x40>)
 8006118:	2207      	movs	r2, #7
 800611a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800611c:	2300      	movs	r3, #0
}
 800611e:	4618      	mov	r0, r3
 8006120:	3708      	adds	r7, #8
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}
 8006126:	bf00      	nop
 8006128:	e000e010 	.word	0xe000e010

0800612c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b082      	sub	sp, #8
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f7ff ff29 	bl	8005f8c <__NVIC_SetPriorityGrouping>
}
 800613a:	bf00      	nop
 800613c:	3708      	adds	r7, #8
 800613e:	46bd      	mov	sp, r7
 8006140:	bd80      	pop	{r7, pc}

08006142 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006142:	b580      	push	{r7, lr}
 8006144:	b086      	sub	sp, #24
 8006146:	af00      	add	r7, sp, #0
 8006148:	4603      	mov	r3, r0
 800614a:	60b9      	str	r1, [r7, #8]
 800614c:	607a      	str	r2, [r7, #4]
 800614e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006150:	f7ff ff40 	bl	8005fd4 <__NVIC_GetPriorityGrouping>
 8006154:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006156:	687a      	ldr	r2, [r7, #4]
 8006158:	68b9      	ldr	r1, [r7, #8]
 800615a:	6978      	ldr	r0, [r7, #20]
 800615c:	f7ff ff90 	bl	8006080 <NVIC_EncodePriority>
 8006160:	4602      	mov	r2, r0
 8006162:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006166:	4611      	mov	r1, r2
 8006168:	4618      	mov	r0, r3
 800616a:	f7ff ff5f 	bl	800602c <__NVIC_SetPriority>
}
 800616e:	bf00      	nop
 8006170:	3718      	adds	r7, #24
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}

08006176 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006176:	b580      	push	{r7, lr}
 8006178:	b082      	sub	sp, #8
 800617a:	af00      	add	r7, sp, #0
 800617c:	4603      	mov	r3, r0
 800617e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006180:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006184:	4618      	mov	r0, r3
 8006186:	f7ff ff33 	bl	8005ff0 <__NVIC_EnableIRQ>
}
 800618a:	bf00      	nop
 800618c:	3708      	adds	r7, #8
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}

08006192 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006192:	b580      	push	{r7, lr}
 8006194:	b082      	sub	sp, #8
 8006196:	af00      	add	r7, sp, #0
 8006198:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f7ff ffa4 	bl	80060e8 <SysTick_Config>
 80061a0:	4603      	mov	r3, r0
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3708      	adds	r7, #8
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}
	...

080061ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b084      	sub	sp, #16
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d101      	bne.n	80061be <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	e08d      	b.n	80062da <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	461a      	mov	r2, r3
 80061c4:	4b47      	ldr	r3, [pc, #284]	@ (80062e4 <HAL_DMA_Init+0x138>)
 80061c6:	429a      	cmp	r2, r3
 80061c8:	d80f      	bhi.n	80061ea <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	461a      	mov	r2, r3
 80061d0:	4b45      	ldr	r3, [pc, #276]	@ (80062e8 <HAL_DMA_Init+0x13c>)
 80061d2:	4413      	add	r3, r2
 80061d4:	4a45      	ldr	r2, [pc, #276]	@ (80062ec <HAL_DMA_Init+0x140>)
 80061d6:	fba2 2303 	umull	r2, r3, r2, r3
 80061da:	091b      	lsrs	r3, r3, #4
 80061dc:	009a      	lsls	r2, r3, #2
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	4a42      	ldr	r2, [pc, #264]	@ (80062f0 <HAL_DMA_Init+0x144>)
 80061e6:	641a      	str	r2, [r3, #64]	@ 0x40
 80061e8:	e00e      	b.n	8006208 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	461a      	mov	r2, r3
 80061f0:	4b40      	ldr	r3, [pc, #256]	@ (80062f4 <HAL_DMA_Init+0x148>)
 80061f2:	4413      	add	r3, r2
 80061f4:	4a3d      	ldr	r2, [pc, #244]	@ (80062ec <HAL_DMA_Init+0x140>)
 80061f6:	fba2 2303 	umull	r2, r3, r2, r3
 80061fa:	091b      	lsrs	r3, r3, #4
 80061fc:	009a      	lsls	r2, r3, #2
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	4a3c      	ldr	r2, [pc, #240]	@ (80062f8 <HAL_DMA_Init+0x14c>)
 8006206:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2202      	movs	r2, #2
 800620c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800621e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006222:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800622c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	691b      	ldr	r3, [r3, #16]
 8006232:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006238:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	699b      	ldr	r3, [r3, #24]
 800623e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006244:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6a1b      	ldr	r3, [r3, #32]
 800624a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800624c:	68fa      	ldr	r2, [r7, #12]
 800624e:	4313      	orrs	r3, r2
 8006250:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	68fa      	ldr	r2, [r7, #12]
 8006258:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f000 fa82 	bl	8006764 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006268:	d102      	bne.n	8006270 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2200      	movs	r2, #0
 800626e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	685a      	ldr	r2, [r3, #4]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006278:	b2d2      	uxtb	r2, r2
 800627a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006284:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d010      	beq.n	80062b0 <HAL_DMA_Init+0x104>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	2b04      	cmp	r3, #4
 8006294:	d80c      	bhi.n	80062b0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	f000 faa2 	bl	80067e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062a0:	2200      	movs	r2, #0
 80062a2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062a8:	687a      	ldr	r2, [r7, #4]
 80062aa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80062ac:	605a      	str	r2, [r3, #4]
 80062ae:	e008      	b.n	80062c2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2200      	movs	r2, #0
 80062b4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2200      	movs	r2, #0
 80062c0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2200      	movs	r2, #0
 80062c6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2200      	movs	r2, #0
 80062d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80062d8:	2300      	movs	r3, #0
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3710      	adds	r7, #16
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}
 80062e2:	bf00      	nop
 80062e4:	40020407 	.word	0x40020407
 80062e8:	bffdfff8 	.word	0xbffdfff8
 80062ec:	cccccccd 	.word	0xcccccccd
 80062f0:	40020000 	.word	0x40020000
 80062f4:	bffdfbf8 	.word	0xbffdfbf8
 80062f8:	40020400 	.word	0x40020400

080062fc <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b086      	sub	sp, #24
 8006300:	af00      	add	r7, sp, #0
 8006302:	60f8      	str	r0, [r7, #12]
 8006304:	60b9      	str	r1, [r7, #8]
 8006306:	607a      	str	r2, [r7, #4]
 8006308:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800630a:	2300      	movs	r3, #0
 800630c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006314:	2b01      	cmp	r3, #1
 8006316:	d101      	bne.n	800631c <HAL_DMA_Start_IT+0x20>
 8006318:	2302      	movs	r3, #2
 800631a:	e066      	b.n	80063ea <HAL_DMA_Start_IT+0xee>
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2201      	movs	r2, #1
 8006320:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800632a:	b2db      	uxtb	r3, r3
 800632c:	2b01      	cmp	r3, #1
 800632e:	d155      	bne.n	80063dc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2202      	movs	r2, #2
 8006334:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	2200      	movs	r2, #0
 800633c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	681a      	ldr	r2, [r3, #0]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f022 0201 	bic.w	r2, r2, #1
 800634c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	687a      	ldr	r2, [r7, #4]
 8006352:	68b9      	ldr	r1, [r7, #8]
 8006354:	68f8      	ldr	r0, [r7, #12]
 8006356:	f000 f9c7 	bl	80066e8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800635e:	2b00      	cmp	r3, #0
 8006360:	d008      	beq.n	8006374 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681a      	ldr	r2, [r3, #0]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f042 020e 	orr.w	r2, r2, #14
 8006370:	601a      	str	r2, [r3, #0]
 8006372:	e00f      	b.n	8006394 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	681a      	ldr	r2, [r3, #0]
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f022 0204 	bic.w	r2, r2, #4
 8006382:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	681a      	ldr	r2, [r3, #0]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f042 020a 	orr.w	r2, r2, #10
 8006392:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d007      	beq.n	80063b2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80063b0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d007      	beq.n	80063ca <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80063c8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	681a      	ldr	r2, [r3, #0]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f042 0201 	orr.w	r2, r2, #1
 80063d8:	601a      	str	r2, [r3, #0]
 80063da:	e005      	b.n	80063e8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2200      	movs	r2, #0
 80063e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80063e4:	2302      	movs	r3, #2
 80063e6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80063e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3718      	adds	r7, #24
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}

080063f2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80063f2:	b480      	push	{r7}
 80063f4:	b085      	sub	sp, #20
 80063f6:	af00      	add	r7, sp, #0
 80063f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063fa:	2300      	movs	r3, #0
 80063fc:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006404:	b2db      	uxtb	r3, r3
 8006406:	2b02      	cmp	r3, #2
 8006408:	d005      	beq.n	8006416 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2204      	movs	r2, #4
 800640e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8006410:	2301      	movs	r3, #1
 8006412:	73fb      	strb	r3, [r7, #15]
 8006414:	e037      	b.n	8006486 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f022 020e 	bic.w	r2, r2, #14
 8006424:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800642a:	681a      	ldr	r2, [r3, #0]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006430:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006434:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	681a      	ldr	r2, [r3, #0]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f022 0201 	bic.w	r2, r2, #1
 8006444:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800644a:	f003 021f 	and.w	r2, r3, #31
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006452:	2101      	movs	r1, #1
 8006454:	fa01 f202 	lsl.w	r2, r1, r2
 8006458:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800645e:	687a      	ldr	r2, [r7, #4]
 8006460:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006462:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006468:	2b00      	cmp	r3, #0
 800646a:	d00c      	beq.n	8006486 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006470:	681a      	ldr	r2, [r3, #0]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006476:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800647a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006480:	687a      	ldr	r2, [r7, #4]
 8006482:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006484:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2201      	movs	r2, #1
 800648a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2200      	movs	r2, #0
 8006492:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8006496:	7bfb      	ldrb	r3, [r7, #15]
}
 8006498:	4618      	mov	r0, r3
 800649a:	3714      	adds	r7, #20
 800649c:	46bd      	mov	sp, r7
 800649e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a2:	4770      	bx	lr

080064a4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b084      	sub	sp, #16
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064ac:	2300      	movs	r3, #0
 80064ae:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80064b6:	b2db      	uxtb	r3, r3
 80064b8:	2b02      	cmp	r3, #2
 80064ba:	d00d      	beq.n	80064d8 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2204      	movs	r2, #4
 80064c0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2201      	movs	r2, #1
 80064c6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2200      	movs	r2, #0
 80064ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80064d2:	2301      	movs	r3, #1
 80064d4:	73fb      	strb	r3, [r7, #15]
 80064d6:	e047      	b.n	8006568 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	681a      	ldr	r2, [r3, #0]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f022 020e 	bic.w	r2, r2, #14
 80064e6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	681a      	ldr	r2, [r3, #0]
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f022 0201 	bic.w	r2, r2, #1
 80064f6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064fc:	681a      	ldr	r2, [r3, #0]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006502:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006506:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800650c:	f003 021f 	and.w	r2, r3, #31
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006514:	2101      	movs	r1, #1
 8006516:	fa01 f202 	lsl.w	r2, r1, r2
 800651a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006520:	687a      	ldr	r2, [r7, #4]
 8006522:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006524:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800652a:	2b00      	cmp	r3, #0
 800652c:	d00c      	beq.n	8006548 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006532:	681a      	ldr	r2, [r3, #0]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006538:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800653c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006542:	687a      	ldr	r2, [r7, #4]
 8006544:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006546:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2200      	movs	r2, #0
 8006554:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800655c:	2b00      	cmp	r3, #0
 800655e:	d003      	beq.n	8006568 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006564:	6878      	ldr	r0, [r7, #4]
 8006566:	4798      	blx	r3
    }
  }
  return status;
 8006568:	7bfb      	ldrb	r3, [r7, #15]
}
 800656a:	4618      	mov	r0, r3
 800656c:	3710      	adds	r7, #16
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}

08006572 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006572:	b580      	push	{r7, lr}
 8006574:	b084      	sub	sp, #16
 8006576:	af00      	add	r7, sp, #0
 8006578:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800658e:	f003 031f 	and.w	r3, r3, #31
 8006592:	2204      	movs	r2, #4
 8006594:	409a      	lsls	r2, r3
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	4013      	ands	r3, r2
 800659a:	2b00      	cmp	r3, #0
 800659c:	d026      	beq.n	80065ec <HAL_DMA_IRQHandler+0x7a>
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	f003 0304 	and.w	r3, r3, #4
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d021      	beq.n	80065ec <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f003 0320 	and.w	r3, r3, #32
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d107      	bne.n	80065c6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	681a      	ldr	r2, [r3, #0]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f022 0204 	bic.w	r2, r2, #4
 80065c4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065ca:	f003 021f 	and.w	r2, r3, #31
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065d2:	2104      	movs	r1, #4
 80065d4:	fa01 f202 	lsl.w	r2, r1, r2
 80065d8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d071      	beq.n	80066c6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80065ea:	e06c      	b.n	80066c6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065f0:	f003 031f 	and.w	r3, r3, #31
 80065f4:	2202      	movs	r2, #2
 80065f6:	409a      	lsls	r2, r3
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	4013      	ands	r3, r2
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d02e      	beq.n	800665e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	f003 0302 	and.w	r3, r3, #2
 8006606:	2b00      	cmp	r3, #0
 8006608:	d029      	beq.n	800665e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f003 0320 	and.w	r3, r3, #32
 8006614:	2b00      	cmp	r3, #0
 8006616:	d10b      	bne.n	8006630 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	681a      	ldr	r2, [r3, #0]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f022 020a 	bic.w	r2, r2, #10
 8006626:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2201      	movs	r2, #1
 800662c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006634:	f003 021f 	and.w	r2, r3, #31
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800663c:	2102      	movs	r1, #2
 800663e:	fa01 f202 	lsl.w	r2, r1, r2
 8006642:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2200      	movs	r2, #0
 8006648:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006650:	2b00      	cmp	r3, #0
 8006652:	d038      	beq.n	80066c6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800665c:	e033      	b.n	80066c6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006662:	f003 031f 	and.w	r3, r3, #31
 8006666:	2208      	movs	r2, #8
 8006668:	409a      	lsls	r2, r3
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	4013      	ands	r3, r2
 800666e:	2b00      	cmp	r3, #0
 8006670:	d02a      	beq.n	80066c8 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	f003 0308 	and.w	r3, r3, #8
 8006678:	2b00      	cmp	r3, #0
 800667a:	d025      	beq.n	80066c8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f022 020e 	bic.w	r2, r2, #14
 800668a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006690:	f003 021f 	and.w	r2, r3, #31
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006698:	2101      	movs	r1, #1
 800669a:	fa01 f202 	lsl.w	r2, r1, r2
 800669e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2201      	movs	r2, #1
 80066a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2201      	movs	r2, #1
 80066aa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d004      	beq.n	80066c8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066c2:	6878      	ldr	r0, [r7, #4]
 80066c4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80066c6:	bf00      	nop
 80066c8:	bf00      	nop
}
 80066ca:	3710      	adds	r7, #16
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bd80      	pop	{r7, pc}

080066d0 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80066d0:	b480      	push	{r7}
 80066d2:	b083      	sub	sp, #12
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 80066dc:	4618      	mov	r0, r3
 80066de:	370c      	adds	r7, #12
 80066e0:	46bd      	mov	sp, r7
 80066e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e6:	4770      	bx	lr

080066e8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b085      	sub	sp, #20
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	60f8      	str	r0, [r7, #12]
 80066f0:	60b9      	str	r1, [r7, #8]
 80066f2:	607a      	str	r2, [r7, #4]
 80066f4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066fa:	68fa      	ldr	r2, [r7, #12]
 80066fc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80066fe:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006704:	2b00      	cmp	r3, #0
 8006706:	d004      	beq.n	8006712 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800670c:	68fa      	ldr	r2, [r7, #12]
 800670e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006710:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006716:	f003 021f 	and.w	r2, r3, #31
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800671e:	2101      	movs	r1, #1
 8006720:	fa01 f202 	lsl.w	r2, r1, r2
 8006724:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	683a      	ldr	r2, [r7, #0]
 800672c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	689b      	ldr	r3, [r3, #8]
 8006732:	2b10      	cmp	r3, #16
 8006734:	d108      	bne.n	8006748 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	687a      	ldr	r2, [r7, #4]
 800673c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	68ba      	ldr	r2, [r7, #8]
 8006744:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006746:	e007      	b.n	8006758 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	68ba      	ldr	r2, [r7, #8]
 800674e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	687a      	ldr	r2, [r7, #4]
 8006756:	60da      	str	r2, [r3, #12]
}
 8006758:	bf00      	nop
 800675a:	3714      	adds	r7, #20
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr

08006764 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006764:	b480      	push	{r7}
 8006766:	b087      	sub	sp, #28
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	461a      	mov	r2, r3
 8006772:	4b16      	ldr	r3, [pc, #88]	@ (80067cc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006774:	429a      	cmp	r2, r3
 8006776:	d802      	bhi.n	800677e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8006778:	4b15      	ldr	r3, [pc, #84]	@ (80067d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800677a:	617b      	str	r3, [r7, #20]
 800677c:	e001      	b.n	8006782 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800677e:	4b15      	ldr	r3, [pc, #84]	@ (80067d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006780:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	b2db      	uxtb	r3, r3
 800678c:	3b08      	subs	r3, #8
 800678e:	4a12      	ldr	r2, [pc, #72]	@ (80067d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006790:	fba2 2303 	umull	r2, r3, r2, r3
 8006794:	091b      	lsrs	r3, r3, #4
 8006796:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800679c:	089b      	lsrs	r3, r3, #2
 800679e:	009a      	lsls	r2, r3, #2
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	4413      	add	r3, r2
 80067a4:	461a      	mov	r2, r3
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4a0b      	ldr	r2, [pc, #44]	@ (80067dc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80067ae:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	f003 031f 	and.w	r3, r3, #31
 80067b6:	2201      	movs	r2, #1
 80067b8:	409a      	lsls	r2, r3
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80067be:	bf00      	nop
 80067c0:	371c      	adds	r7, #28
 80067c2:	46bd      	mov	sp, r7
 80067c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c8:	4770      	bx	lr
 80067ca:	bf00      	nop
 80067cc:	40020407 	.word	0x40020407
 80067d0:	40020800 	.word	0x40020800
 80067d4:	40020820 	.word	0x40020820
 80067d8:	cccccccd 	.word	0xcccccccd
 80067dc:	40020880 	.word	0x40020880

080067e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b085      	sub	sp, #20
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	b2db      	uxtb	r3, r3
 80067ee:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80067f0:	68fa      	ldr	r2, [r7, #12]
 80067f2:	4b0b      	ldr	r3, [pc, #44]	@ (8006820 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80067f4:	4413      	add	r3, r2
 80067f6:	009b      	lsls	r3, r3, #2
 80067f8:	461a      	mov	r2, r3
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4a08      	ldr	r2, [pc, #32]	@ (8006824 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006802:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	3b01      	subs	r3, #1
 8006808:	f003 031f 	and.w	r3, r3, #31
 800680c:	2201      	movs	r2, #1
 800680e:	409a      	lsls	r2, r3
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8006814:	bf00      	nop
 8006816:	3714      	adds	r7, #20
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr
 8006820:	1000823f 	.word	0x1000823f
 8006824:	40020940 	.word	0x40020940

08006828 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006828:	b480      	push	{r7}
 800682a:	b087      	sub	sp, #28
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
 8006830:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006832:	2300      	movs	r3, #0
 8006834:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006836:	e15a      	b.n	8006aee <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	681a      	ldr	r2, [r3, #0]
 800683c:	2101      	movs	r1, #1
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	fa01 f303 	lsl.w	r3, r1, r3
 8006844:	4013      	ands	r3, r2
 8006846:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2b00      	cmp	r3, #0
 800684c:	f000 814c 	beq.w	8006ae8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	f003 0303 	and.w	r3, r3, #3
 8006858:	2b01      	cmp	r3, #1
 800685a:	d005      	beq.n	8006868 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006864:	2b02      	cmp	r3, #2
 8006866:	d130      	bne.n	80068ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	005b      	lsls	r3, r3, #1
 8006872:	2203      	movs	r2, #3
 8006874:	fa02 f303 	lsl.w	r3, r2, r3
 8006878:	43db      	mvns	r3, r3
 800687a:	693a      	ldr	r2, [r7, #16]
 800687c:	4013      	ands	r3, r2
 800687e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	68da      	ldr	r2, [r3, #12]
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	005b      	lsls	r3, r3, #1
 8006888:	fa02 f303 	lsl.w	r3, r2, r3
 800688c:	693a      	ldr	r2, [r7, #16]
 800688e:	4313      	orrs	r3, r2
 8006890:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	693a      	ldr	r2, [r7, #16]
 8006896:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800689e:	2201      	movs	r2, #1
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	fa02 f303 	lsl.w	r3, r2, r3
 80068a6:	43db      	mvns	r3, r3
 80068a8:	693a      	ldr	r2, [r7, #16]
 80068aa:	4013      	ands	r3, r2
 80068ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	091b      	lsrs	r3, r3, #4
 80068b4:	f003 0201 	and.w	r2, r3, #1
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	fa02 f303 	lsl.w	r3, r2, r3
 80068be:	693a      	ldr	r2, [r7, #16]
 80068c0:	4313      	orrs	r3, r2
 80068c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	693a      	ldr	r2, [r7, #16]
 80068c8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	685b      	ldr	r3, [r3, #4]
 80068ce:	f003 0303 	and.w	r3, r3, #3
 80068d2:	2b03      	cmp	r3, #3
 80068d4:	d017      	beq.n	8006906 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	68db      	ldr	r3, [r3, #12]
 80068da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	005b      	lsls	r3, r3, #1
 80068e0:	2203      	movs	r2, #3
 80068e2:	fa02 f303 	lsl.w	r3, r2, r3
 80068e6:	43db      	mvns	r3, r3
 80068e8:	693a      	ldr	r2, [r7, #16]
 80068ea:	4013      	ands	r3, r2
 80068ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	689a      	ldr	r2, [r3, #8]
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	005b      	lsls	r3, r3, #1
 80068f6:	fa02 f303 	lsl.w	r3, r2, r3
 80068fa:	693a      	ldr	r2, [r7, #16]
 80068fc:	4313      	orrs	r3, r2
 80068fe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	693a      	ldr	r2, [r7, #16]
 8006904:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	f003 0303 	and.w	r3, r3, #3
 800690e:	2b02      	cmp	r3, #2
 8006910:	d123      	bne.n	800695a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006912:	697b      	ldr	r3, [r7, #20]
 8006914:	08da      	lsrs	r2, r3, #3
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	3208      	adds	r2, #8
 800691a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800691e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	f003 0307 	and.w	r3, r3, #7
 8006926:	009b      	lsls	r3, r3, #2
 8006928:	220f      	movs	r2, #15
 800692a:	fa02 f303 	lsl.w	r3, r2, r3
 800692e:	43db      	mvns	r3, r3
 8006930:	693a      	ldr	r2, [r7, #16]
 8006932:	4013      	ands	r3, r2
 8006934:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	691a      	ldr	r2, [r3, #16]
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	f003 0307 	and.w	r3, r3, #7
 8006940:	009b      	lsls	r3, r3, #2
 8006942:	fa02 f303 	lsl.w	r3, r2, r3
 8006946:	693a      	ldr	r2, [r7, #16]
 8006948:	4313      	orrs	r3, r2
 800694a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	08da      	lsrs	r2, r3, #3
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	3208      	adds	r2, #8
 8006954:	6939      	ldr	r1, [r7, #16]
 8006956:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	005b      	lsls	r3, r3, #1
 8006964:	2203      	movs	r2, #3
 8006966:	fa02 f303 	lsl.w	r3, r2, r3
 800696a:	43db      	mvns	r3, r3
 800696c:	693a      	ldr	r2, [r7, #16]
 800696e:	4013      	ands	r3, r2
 8006970:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	685b      	ldr	r3, [r3, #4]
 8006976:	f003 0203 	and.w	r2, r3, #3
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	005b      	lsls	r3, r3, #1
 800697e:	fa02 f303 	lsl.w	r3, r2, r3
 8006982:	693a      	ldr	r2, [r7, #16]
 8006984:	4313      	orrs	r3, r2
 8006986:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	693a      	ldr	r2, [r7, #16]
 800698c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	685b      	ldr	r3, [r3, #4]
 8006992:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006996:	2b00      	cmp	r3, #0
 8006998:	f000 80a6 	beq.w	8006ae8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800699c:	4b5b      	ldr	r3, [pc, #364]	@ (8006b0c <HAL_GPIO_Init+0x2e4>)
 800699e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069a0:	4a5a      	ldr	r2, [pc, #360]	@ (8006b0c <HAL_GPIO_Init+0x2e4>)
 80069a2:	f043 0301 	orr.w	r3, r3, #1
 80069a6:	6613      	str	r3, [r2, #96]	@ 0x60
 80069a8:	4b58      	ldr	r3, [pc, #352]	@ (8006b0c <HAL_GPIO_Init+0x2e4>)
 80069aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069ac:	f003 0301 	and.w	r3, r3, #1
 80069b0:	60bb      	str	r3, [r7, #8]
 80069b2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80069b4:	4a56      	ldr	r2, [pc, #344]	@ (8006b10 <HAL_GPIO_Init+0x2e8>)
 80069b6:	697b      	ldr	r3, [r7, #20]
 80069b8:	089b      	lsrs	r3, r3, #2
 80069ba:	3302      	adds	r3, #2
 80069bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80069c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	f003 0303 	and.w	r3, r3, #3
 80069c8:	009b      	lsls	r3, r3, #2
 80069ca:	220f      	movs	r2, #15
 80069cc:	fa02 f303 	lsl.w	r3, r2, r3
 80069d0:	43db      	mvns	r3, r3
 80069d2:	693a      	ldr	r2, [r7, #16]
 80069d4:	4013      	ands	r3, r2
 80069d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80069de:	d01f      	beq.n	8006a20 <HAL_GPIO_Init+0x1f8>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	4a4c      	ldr	r2, [pc, #304]	@ (8006b14 <HAL_GPIO_Init+0x2ec>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d019      	beq.n	8006a1c <HAL_GPIO_Init+0x1f4>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	4a4b      	ldr	r2, [pc, #300]	@ (8006b18 <HAL_GPIO_Init+0x2f0>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d013      	beq.n	8006a18 <HAL_GPIO_Init+0x1f0>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	4a4a      	ldr	r2, [pc, #296]	@ (8006b1c <HAL_GPIO_Init+0x2f4>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d00d      	beq.n	8006a14 <HAL_GPIO_Init+0x1ec>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	4a49      	ldr	r2, [pc, #292]	@ (8006b20 <HAL_GPIO_Init+0x2f8>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d007      	beq.n	8006a10 <HAL_GPIO_Init+0x1e8>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	4a48      	ldr	r2, [pc, #288]	@ (8006b24 <HAL_GPIO_Init+0x2fc>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d101      	bne.n	8006a0c <HAL_GPIO_Init+0x1e4>
 8006a08:	2305      	movs	r3, #5
 8006a0a:	e00a      	b.n	8006a22 <HAL_GPIO_Init+0x1fa>
 8006a0c:	2306      	movs	r3, #6
 8006a0e:	e008      	b.n	8006a22 <HAL_GPIO_Init+0x1fa>
 8006a10:	2304      	movs	r3, #4
 8006a12:	e006      	b.n	8006a22 <HAL_GPIO_Init+0x1fa>
 8006a14:	2303      	movs	r3, #3
 8006a16:	e004      	b.n	8006a22 <HAL_GPIO_Init+0x1fa>
 8006a18:	2302      	movs	r3, #2
 8006a1a:	e002      	b.n	8006a22 <HAL_GPIO_Init+0x1fa>
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	e000      	b.n	8006a22 <HAL_GPIO_Init+0x1fa>
 8006a20:	2300      	movs	r3, #0
 8006a22:	697a      	ldr	r2, [r7, #20]
 8006a24:	f002 0203 	and.w	r2, r2, #3
 8006a28:	0092      	lsls	r2, r2, #2
 8006a2a:	4093      	lsls	r3, r2
 8006a2c:	693a      	ldr	r2, [r7, #16]
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006a32:	4937      	ldr	r1, [pc, #220]	@ (8006b10 <HAL_GPIO_Init+0x2e8>)
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	089b      	lsrs	r3, r3, #2
 8006a38:	3302      	adds	r3, #2
 8006a3a:	693a      	ldr	r2, [r7, #16]
 8006a3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006a40:	4b39      	ldr	r3, [pc, #228]	@ (8006b28 <HAL_GPIO_Init+0x300>)
 8006a42:	689b      	ldr	r3, [r3, #8]
 8006a44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	43db      	mvns	r3, r3
 8006a4a:	693a      	ldr	r2, [r7, #16]
 8006a4c:	4013      	ands	r3, r2
 8006a4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d003      	beq.n	8006a64 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006a5c:	693a      	ldr	r2, [r7, #16]
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	4313      	orrs	r3, r2
 8006a62:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006a64:	4a30      	ldr	r2, [pc, #192]	@ (8006b28 <HAL_GPIO_Init+0x300>)
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006a6a:	4b2f      	ldr	r3, [pc, #188]	@ (8006b28 <HAL_GPIO_Init+0x300>)
 8006a6c:	68db      	ldr	r3, [r3, #12]
 8006a6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	43db      	mvns	r3, r3
 8006a74:	693a      	ldr	r2, [r7, #16]
 8006a76:	4013      	ands	r3, r2
 8006a78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	685b      	ldr	r3, [r3, #4]
 8006a7e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d003      	beq.n	8006a8e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006a86:	693a      	ldr	r2, [r7, #16]
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006a8e:	4a26      	ldr	r2, [pc, #152]	@ (8006b28 <HAL_GPIO_Init+0x300>)
 8006a90:	693b      	ldr	r3, [r7, #16]
 8006a92:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006a94:	4b24      	ldr	r3, [pc, #144]	@ (8006b28 <HAL_GPIO_Init+0x300>)
 8006a96:	685b      	ldr	r3, [r3, #4]
 8006a98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	43db      	mvns	r3, r3
 8006a9e:	693a      	ldr	r2, [r7, #16]
 8006aa0:	4013      	ands	r3, r2
 8006aa2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	685b      	ldr	r3, [r3, #4]
 8006aa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d003      	beq.n	8006ab8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006ab0:	693a      	ldr	r2, [r7, #16]
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006ab8:	4a1b      	ldr	r2, [pc, #108]	@ (8006b28 <HAL_GPIO_Init+0x300>)
 8006aba:	693b      	ldr	r3, [r7, #16]
 8006abc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006abe:	4b1a      	ldr	r3, [pc, #104]	@ (8006b28 <HAL_GPIO_Init+0x300>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	43db      	mvns	r3, r3
 8006ac8:	693a      	ldr	r2, [r7, #16]
 8006aca:	4013      	ands	r3, r2
 8006acc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d003      	beq.n	8006ae2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006ada:	693a      	ldr	r2, [r7, #16]
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006ae2:	4a11      	ldr	r2, [pc, #68]	@ (8006b28 <HAL_GPIO_Init+0x300>)
 8006ae4:	693b      	ldr	r3, [r7, #16]
 8006ae6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	3301      	adds	r3, #1
 8006aec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	681a      	ldr	r2, [r3, #0]
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	fa22 f303 	lsr.w	r3, r2, r3
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	f47f ae9d 	bne.w	8006838 <HAL_GPIO_Init+0x10>
  }
}
 8006afe:	bf00      	nop
 8006b00:	bf00      	nop
 8006b02:	371c      	adds	r7, #28
 8006b04:	46bd      	mov	sp, r7
 8006b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0a:	4770      	bx	lr
 8006b0c:	40021000 	.word	0x40021000
 8006b10:	40010000 	.word	0x40010000
 8006b14:	48000400 	.word	0x48000400
 8006b18:	48000800 	.word	0x48000800
 8006b1c:	48000c00 	.word	0x48000c00
 8006b20:	48001000 	.word	0x48001000
 8006b24:	48001400 	.word	0x48001400
 8006b28:	40010400 	.word	0x40010400

08006b2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b083      	sub	sp, #12
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
 8006b34:	460b      	mov	r3, r1
 8006b36:	807b      	strh	r3, [r7, #2]
 8006b38:	4613      	mov	r3, r2
 8006b3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006b3c:	787b      	ldrb	r3, [r7, #1]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d003      	beq.n	8006b4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006b42:	887a      	ldrh	r2, [r7, #2]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006b48:	e002      	b.n	8006b50 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006b4a:	887a      	ldrh	r2, [r7, #2]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006b50:	bf00      	nop
 8006b52:	370c      	adds	r7, #12
 8006b54:	46bd      	mov	sp, r7
 8006b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5a:	4770      	bx	lr

08006b5c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b082      	sub	sp, #8
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	4603      	mov	r3, r0
 8006b64:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006b66:	4b08      	ldr	r3, [pc, #32]	@ (8006b88 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006b68:	695a      	ldr	r2, [r3, #20]
 8006b6a:	88fb      	ldrh	r3, [r7, #6]
 8006b6c:	4013      	ands	r3, r2
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d006      	beq.n	8006b80 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006b72:	4a05      	ldr	r2, [pc, #20]	@ (8006b88 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006b74:	88fb      	ldrh	r3, [r7, #6]
 8006b76:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006b78:	88fb      	ldrh	r3, [r7, #6]
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f7fc fbaa 	bl	80032d4 <HAL_GPIO_EXTI_Callback>
  }
}
 8006b80:	bf00      	nop
 8006b82:	3708      	adds	r7, #8
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bd80      	pop	{r7, pc}
 8006b88:	40010400 	.word	0x40010400

08006b8c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b085      	sub	sp, #20
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d141      	bne.n	8006c1e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006b9a:	4b4b      	ldr	r3, [pc, #300]	@ (8006cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006ba2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ba6:	d131      	bne.n	8006c0c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006ba8:	4b47      	ldr	r3, [pc, #284]	@ (8006cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006baa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006bae:	4a46      	ldr	r2, [pc, #280]	@ (8006cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006bb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006bb4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006bb8:	4b43      	ldr	r3, [pc, #268]	@ (8006cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006bc0:	4a41      	ldr	r2, [pc, #260]	@ (8006cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006bc2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006bc6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006bc8:	4b40      	ldr	r3, [pc, #256]	@ (8006ccc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	2232      	movs	r2, #50	@ 0x32
 8006bce:	fb02 f303 	mul.w	r3, r2, r3
 8006bd2:	4a3f      	ldr	r2, [pc, #252]	@ (8006cd0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006bd4:	fba2 2303 	umull	r2, r3, r2, r3
 8006bd8:	0c9b      	lsrs	r3, r3, #18
 8006bda:	3301      	adds	r3, #1
 8006bdc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006bde:	e002      	b.n	8006be6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	3b01      	subs	r3, #1
 8006be4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006be6:	4b38      	ldr	r3, [pc, #224]	@ (8006cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006be8:	695b      	ldr	r3, [r3, #20]
 8006bea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006bee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006bf2:	d102      	bne.n	8006bfa <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d1f2      	bne.n	8006be0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006bfa:	4b33      	ldr	r3, [pc, #204]	@ (8006cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006bfc:	695b      	ldr	r3, [r3, #20]
 8006bfe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c06:	d158      	bne.n	8006cba <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006c08:	2303      	movs	r3, #3
 8006c0a:	e057      	b.n	8006cbc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006c0c:	4b2e      	ldr	r3, [pc, #184]	@ (8006cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c12:	4a2d      	ldr	r2, [pc, #180]	@ (8006cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c18:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006c1c:	e04d      	b.n	8006cba <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c24:	d141      	bne.n	8006caa <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006c26:	4b28      	ldr	r3, [pc, #160]	@ (8006cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006c2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c32:	d131      	bne.n	8006c98 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006c34:	4b24      	ldr	r3, [pc, #144]	@ (8006cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c3a:	4a23      	ldr	r2, [pc, #140]	@ (8006cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c40:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006c44:	4b20      	ldr	r3, [pc, #128]	@ (8006cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006c4c:	4a1e      	ldr	r2, [pc, #120]	@ (8006cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006c52:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006c54:	4b1d      	ldr	r3, [pc, #116]	@ (8006ccc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	2232      	movs	r2, #50	@ 0x32
 8006c5a:	fb02 f303 	mul.w	r3, r2, r3
 8006c5e:	4a1c      	ldr	r2, [pc, #112]	@ (8006cd0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006c60:	fba2 2303 	umull	r2, r3, r2, r3
 8006c64:	0c9b      	lsrs	r3, r3, #18
 8006c66:	3301      	adds	r3, #1
 8006c68:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006c6a:	e002      	b.n	8006c72 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	3b01      	subs	r3, #1
 8006c70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006c72:	4b15      	ldr	r3, [pc, #84]	@ (8006cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c74:	695b      	ldr	r3, [r3, #20]
 8006c76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c7e:	d102      	bne.n	8006c86 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d1f2      	bne.n	8006c6c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006c86:	4b10      	ldr	r3, [pc, #64]	@ (8006cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c88:	695b      	ldr	r3, [r3, #20]
 8006c8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c92:	d112      	bne.n	8006cba <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006c94:	2303      	movs	r3, #3
 8006c96:	e011      	b.n	8006cbc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006c98:	4b0b      	ldr	r3, [pc, #44]	@ (8006cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c9e:	4a0a      	ldr	r2, [pc, #40]	@ (8006cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ca0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ca4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006ca8:	e007      	b.n	8006cba <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006caa:	4b07      	ldr	r3, [pc, #28]	@ (8006cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006cb2:	4a05      	ldr	r2, [pc, #20]	@ (8006cc8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cb4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006cb8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006cba:	2300      	movs	r3, #0
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	3714      	adds	r7, #20
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc6:	4770      	bx	lr
 8006cc8:	40007000 	.word	0x40007000
 8006ccc:	20000200 	.word	0x20000200
 8006cd0:	431bde83 	.word	0x431bde83

08006cd4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006cd8:	4b05      	ldr	r3, [pc, #20]	@ (8006cf0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006cda:	689b      	ldr	r3, [r3, #8]
 8006cdc:	4a04      	ldr	r2, [pc, #16]	@ (8006cf0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006cde:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006ce2:	6093      	str	r3, [r2, #8]
}
 8006ce4:	bf00      	nop
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cec:	4770      	bx	lr
 8006cee:	bf00      	nop
 8006cf0:	40007000 	.word	0x40007000

08006cf4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b088      	sub	sp, #32
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d101      	bne.n	8006d06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006d02:	2301      	movs	r3, #1
 8006d04:	e2fe      	b.n	8007304 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f003 0301 	and.w	r3, r3, #1
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d075      	beq.n	8006dfe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006d12:	4b97      	ldr	r3, [pc, #604]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006d14:	689b      	ldr	r3, [r3, #8]
 8006d16:	f003 030c 	and.w	r3, r3, #12
 8006d1a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006d1c:	4b94      	ldr	r3, [pc, #592]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006d1e:	68db      	ldr	r3, [r3, #12]
 8006d20:	f003 0303 	and.w	r3, r3, #3
 8006d24:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006d26:	69bb      	ldr	r3, [r7, #24]
 8006d28:	2b0c      	cmp	r3, #12
 8006d2a:	d102      	bne.n	8006d32 <HAL_RCC_OscConfig+0x3e>
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	2b03      	cmp	r3, #3
 8006d30:	d002      	beq.n	8006d38 <HAL_RCC_OscConfig+0x44>
 8006d32:	69bb      	ldr	r3, [r7, #24]
 8006d34:	2b08      	cmp	r3, #8
 8006d36:	d10b      	bne.n	8006d50 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d38:	4b8d      	ldr	r3, [pc, #564]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d05b      	beq.n	8006dfc <HAL_RCC_OscConfig+0x108>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d157      	bne.n	8006dfc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	e2d9      	b.n	8007304 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d58:	d106      	bne.n	8006d68 <HAL_RCC_OscConfig+0x74>
 8006d5a:	4b85      	ldr	r3, [pc, #532]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a84      	ldr	r2, [pc, #528]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006d60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d64:	6013      	str	r3, [r2, #0]
 8006d66:	e01d      	b.n	8006da4 <HAL_RCC_OscConfig+0xb0>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006d70:	d10c      	bne.n	8006d8c <HAL_RCC_OscConfig+0x98>
 8006d72:	4b7f      	ldr	r3, [pc, #508]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4a7e      	ldr	r2, [pc, #504]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006d78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006d7c:	6013      	str	r3, [r2, #0]
 8006d7e:	4b7c      	ldr	r3, [pc, #496]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4a7b      	ldr	r2, [pc, #492]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006d84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d88:	6013      	str	r3, [r2, #0]
 8006d8a:	e00b      	b.n	8006da4 <HAL_RCC_OscConfig+0xb0>
 8006d8c:	4b78      	ldr	r3, [pc, #480]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4a77      	ldr	r2, [pc, #476]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006d92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d96:	6013      	str	r3, [r2, #0]
 8006d98:	4b75      	ldr	r3, [pc, #468]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a74      	ldr	r2, [pc, #464]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006d9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006da2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	685b      	ldr	r3, [r3, #4]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d013      	beq.n	8006dd4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dac:	f7fd fe24 	bl	80049f8 <HAL_GetTick>
 8006db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006db2:	e008      	b.n	8006dc6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006db4:	f7fd fe20 	bl	80049f8 <HAL_GetTick>
 8006db8:	4602      	mov	r2, r0
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	1ad3      	subs	r3, r2, r3
 8006dbe:	2b64      	cmp	r3, #100	@ 0x64
 8006dc0:	d901      	bls.n	8006dc6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006dc2:	2303      	movs	r3, #3
 8006dc4:	e29e      	b.n	8007304 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006dc6:	4b6a      	ldr	r3, [pc, #424]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d0f0      	beq.n	8006db4 <HAL_RCC_OscConfig+0xc0>
 8006dd2:	e014      	b.n	8006dfe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dd4:	f7fd fe10 	bl	80049f8 <HAL_GetTick>
 8006dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006dda:	e008      	b.n	8006dee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ddc:	f7fd fe0c 	bl	80049f8 <HAL_GetTick>
 8006de0:	4602      	mov	r2, r0
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	1ad3      	subs	r3, r2, r3
 8006de6:	2b64      	cmp	r3, #100	@ 0x64
 8006de8:	d901      	bls.n	8006dee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006dea:	2303      	movs	r3, #3
 8006dec:	e28a      	b.n	8007304 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006dee:	4b60      	ldr	r3, [pc, #384]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d1f0      	bne.n	8006ddc <HAL_RCC_OscConfig+0xe8>
 8006dfa:	e000      	b.n	8006dfe <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006dfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f003 0302 	and.w	r3, r3, #2
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d075      	beq.n	8006ef6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006e0a:	4b59      	ldr	r3, [pc, #356]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006e0c:	689b      	ldr	r3, [r3, #8]
 8006e0e:	f003 030c 	and.w	r3, r3, #12
 8006e12:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006e14:	4b56      	ldr	r3, [pc, #344]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006e16:	68db      	ldr	r3, [r3, #12]
 8006e18:	f003 0303 	and.w	r3, r3, #3
 8006e1c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006e1e:	69bb      	ldr	r3, [r7, #24]
 8006e20:	2b0c      	cmp	r3, #12
 8006e22:	d102      	bne.n	8006e2a <HAL_RCC_OscConfig+0x136>
 8006e24:	697b      	ldr	r3, [r7, #20]
 8006e26:	2b02      	cmp	r3, #2
 8006e28:	d002      	beq.n	8006e30 <HAL_RCC_OscConfig+0x13c>
 8006e2a:	69bb      	ldr	r3, [r7, #24]
 8006e2c:	2b04      	cmp	r3, #4
 8006e2e:	d11f      	bne.n	8006e70 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006e30:	4b4f      	ldr	r3, [pc, #316]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d005      	beq.n	8006e48 <HAL_RCC_OscConfig+0x154>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d101      	bne.n	8006e48 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006e44:	2301      	movs	r3, #1
 8006e46:	e25d      	b.n	8007304 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e48:	4b49      	ldr	r3, [pc, #292]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	691b      	ldr	r3, [r3, #16]
 8006e54:	061b      	lsls	r3, r3, #24
 8006e56:	4946      	ldr	r1, [pc, #280]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006e5c:	4b45      	ldr	r3, [pc, #276]	@ (8006f74 <HAL_RCC_OscConfig+0x280>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4618      	mov	r0, r3
 8006e62:	f7fd fd7d 	bl	8004960 <HAL_InitTick>
 8006e66:	4603      	mov	r3, r0
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d043      	beq.n	8006ef4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	e249      	b.n	8007304 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	68db      	ldr	r3, [r3, #12]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d023      	beq.n	8006ec0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006e78:	4b3d      	ldr	r3, [pc, #244]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4a3c      	ldr	r2, [pc, #240]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006e7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e84:	f7fd fdb8 	bl	80049f8 <HAL_GetTick>
 8006e88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006e8a:	e008      	b.n	8006e9e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e8c:	f7fd fdb4 	bl	80049f8 <HAL_GetTick>
 8006e90:	4602      	mov	r2, r0
 8006e92:	693b      	ldr	r3, [r7, #16]
 8006e94:	1ad3      	subs	r3, r2, r3
 8006e96:	2b02      	cmp	r3, #2
 8006e98:	d901      	bls.n	8006e9e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006e9a:	2303      	movs	r3, #3
 8006e9c:	e232      	b.n	8007304 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006e9e:	4b34      	ldr	r3, [pc, #208]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d0f0      	beq.n	8006e8c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006eaa:	4b31      	ldr	r3, [pc, #196]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006eac:	685b      	ldr	r3, [r3, #4]
 8006eae:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	691b      	ldr	r3, [r3, #16]
 8006eb6:	061b      	lsls	r3, r3, #24
 8006eb8:	492d      	ldr	r1, [pc, #180]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	604b      	str	r3, [r1, #4]
 8006ebe:	e01a      	b.n	8006ef6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ec0:	4b2b      	ldr	r3, [pc, #172]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4a2a      	ldr	r2, [pc, #168]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006ec6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006eca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ecc:	f7fd fd94 	bl	80049f8 <HAL_GetTick>
 8006ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006ed2:	e008      	b.n	8006ee6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ed4:	f7fd fd90 	bl	80049f8 <HAL_GetTick>
 8006ed8:	4602      	mov	r2, r0
 8006eda:	693b      	ldr	r3, [r7, #16]
 8006edc:	1ad3      	subs	r3, r2, r3
 8006ede:	2b02      	cmp	r3, #2
 8006ee0:	d901      	bls.n	8006ee6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006ee2:	2303      	movs	r3, #3
 8006ee4:	e20e      	b.n	8007304 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006ee6:	4b22      	ldr	r3, [pc, #136]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d1f0      	bne.n	8006ed4 <HAL_RCC_OscConfig+0x1e0>
 8006ef2:	e000      	b.n	8006ef6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ef4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f003 0308 	and.w	r3, r3, #8
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d041      	beq.n	8006f86 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	695b      	ldr	r3, [r3, #20]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d01c      	beq.n	8006f44 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f0a:	4b19      	ldr	r3, [pc, #100]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006f0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f10:	4a17      	ldr	r2, [pc, #92]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006f12:	f043 0301 	orr.w	r3, r3, #1
 8006f16:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f1a:	f7fd fd6d 	bl	80049f8 <HAL_GetTick>
 8006f1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006f20:	e008      	b.n	8006f34 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f22:	f7fd fd69 	bl	80049f8 <HAL_GetTick>
 8006f26:	4602      	mov	r2, r0
 8006f28:	693b      	ldr	r3, [r7, #16]
 8006f2a:	1ad3      	subs	r3, r2, r3
 8006f2c:	2b02      	cmp	r3, #2
 8006f2e:	d901      	bls.n	8006f34 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006f30:	2303      	movs	r3, #3
 8006f32:	e1e7      	b.n	8007304 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006f34:	4b0e      	ldr	r3, [pc, #56]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006f36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f3a:	f003 0302 	and.w	r3, r3, #2
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d0ef      	beq.n	8006f22 <HAL_RCC_OscConfig+0x22e>
 8006f42:	e020      	b.n	8006f86 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f44:	4b0a      	ldr	r3, [pc, #40]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006f46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f4a:	4a09      	ldr	r2, [pc, #36]	@ (8006f70 <HAL_RCC_OscConfig+0x27c>)
 8006f4c:	f023 0301 	bic.w	r3, r3, #1
 8006f50:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f54:	f7fd fd50 	bl	80049f8 <HAL_GetTick>
 8006f58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006f5a:	e00d      	b.n	8006f78 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f5c:	f7fd fd4c 	bl	80049f8 <HAL_GetTick>
 8006f60:	4602      	mov	r2, r0
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	1ad3      	subs	r3, r2, r3
 8006f66:	2b02      	cmp	r3, #2
 8006f68:	d906      	bls.n	8006f78 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006f6a:	2303      	movs	r3, #3
 8006f6c:	e1ca      	b.n	8007304 <HAL_RCC_OscConfig+0x610>
 8006f6e:	bf00      	nop
 8006f70:	40021000 	.word	0x40021000
 8006f74:	20000204 	.word	0x20000204
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006f78:	4b8c      	ldr	r3, [pc, #560]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 8006f7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f7e:	f003 0302 	and.w	r3, r3, #2
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d1ea      	bne.n	8006f5c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f003 0304 	and.w	r3, r3, #4
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	f000 80a6 	beq.w	80070e0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f94:	2300      	movs	r3, #0
 8006f96:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006f98:	4b84      	ldr	r3, [pc, #528]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 8006f9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d101      	bne.n	8006fa8 <HAL_RCC_OscConfig+0x2b4>
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	e000      	b.n	8006faa <HAL_RCC_OscConfig+0x2b6>
 8006fa8:	2300      	movs	r3, #0
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d00d      	beq.n	8006fca <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006fae:	4b7f      	ldr	r3, [pc, #508]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 8006fb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fb2:	4a7e      	ldr	r2, [pc, #504]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 8006fb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006fb8:	6593      	str	r3, [r2, #88]	@ 0x58
 8006fba:	4b7c      	ldr	r3, [pc, #496]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 8006fbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006fc2:	60fb      	str	r3, [r7, #12]
 8006fc4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006fca:	4b79      	ldr	r3, [pc, #484]	@ (80071b0 <HAL_RCC_OscConfig+0x4bc>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d118      	bne.n	8007008 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006fd6:	4b76      	ldr	r3, [pc, #472]	@ (80071b0 <HAL_RCC_OscConfig+0x4bc>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a75      	ldr	r2, [pc, #468]	@ (80071b0 <HAL_RCC_OscConfig+0x4bc>)
 8006fdc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006fe0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006fe2:	f7fd fd09 	bl	80049f8 <HAL_GetTick>
 8006fe6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006fe8:	e008      	b.n	8006ffc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006fea:	f7fd fd05 	bl	80049f8 <HAL_GetTick>
 8006fee:	4602      	mov	r2, r0
 8006ff0:	693b      	ldr	r3, [r7, #16]
 8006ff2:	1ad3      	subs	r3, r2, r3
 8006ff4:	2b02      	cmp	r3, #2
 8006ff6:	d901      	bls.n	8006ffc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006ff8:	2303      	movs	r3, #3
 8006ffa:	e183      	b.n	8007304 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ffc:	4b6c      	ldr	r3, [pc, #432]	@ (80071b0 <HAL_RCC_OscConfig+0x4bc>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007004:	2b00      	cmp	r3, #0
 8007006:	d0f0      	beq.n	8006fea <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	689b      	ldr	r3, [r3, #8]
 800700c:	2b01      	cmp	r3, #1
 800700e:	d108      	bne.n	8007022 <HAL_RCC_OscConfig+0x32e>
 8007010:	4b66      	ldr	r3, [pc, #408]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 8007012:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007016:	4a65      	ldr	r2, [pc, #404]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 8007018:	f043 0301 	orr.w	r3, r3, #1
 800701c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007020:	e024      	b.n	800706c <HAL_RCC_OscConfig+0x378>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	689b      	ldr	r3, [r3, #8]
 8007026:	2b05      	cmp	r3, #5
 8007028:	d110      	bne.n	800704c <HAL_RCC_OscConfig+0x358>
 800702a:	4b60      	ldr	r3, [pc, #384]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 800702c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007030:	4a5e      	ldr	r2, [pc, #376]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 8007032:	f043 0304 	orr.w	r3, r3, #4
 8007036:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800703a:	4b5c      	ldr	r3, [pc, #368]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 800703c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007040:	4a5a      	ldr	r2, [pc, #360]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 8007042:	f043 0301 	orr.w	r3, r3, #1
 8007046:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800704a:	e00f      	b.n	800706c <HAL_RCC_OscConfig+0x378>
 800704c:	4b57      	ldr	r3, [pc, #348]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 800704e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007052:	4a56      	ldr	r2, [pc, #344]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 8007054:	f023 0301 	bic.w	r3, r3, #1
 8007058:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800705c:	4b53      	ldr	r3, [pc, #332]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 800705e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007062:	4a52      	ldr	r2, [pc, #328]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 8007064:	f023 0304 	bic.w	r3, r3, #4
 8007068:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	689b      	ldr	r3, [r3, #8]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d016      	beq.n	80070a2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007074:	f7fd fcc0 	bl	80049f8 <HAL_GetTick>
 8007078:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800707a:	e00a      	b.n	8007092 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800707c:	f7fd fcbc 	bl	80049f8 <HAL_GetTick>
 8007080:	4602      	mov	r2, r0
 8007082:	693b      	ldr	r3, [r7, #16]
 8007084:	1ad3      	subs	r3, r2, r3
 8007086:	f241 3288 	movw	r2, #5000	@ 0x1388
 800708a:	4293      	cmp	r3, r2
 800708c:	d901      	bls.n	8007092 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800708e:	2303      	movs	r3, #3
 8007090:	e138      	b.n	8007304 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007092:	4b46      	ldr	r3, [pc, #280]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 8007094:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007098:	f003 0302 	and.w	r3, r3, #2
 800709c:	2b00      	cmp	r3, #0
 800709e:	d0ed      	beq.n	800707c <HAL_RCC_OscConfig+0x388>
 80070a0:	e015      	b.n	80070ce <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070a2:	f7fd fca9 	bl	80049f8 <HAL_GetTick>
 80070a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80070a8:	e00a      	b.n	80070c0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070aa:	f7fd fca5 	bl	80049f8 <HAL_GetTick>
 80070ae:	4602      	mov	r2, r0
 80070b0:	693b      	ldr	r3, [r7, #16]
 80070b2:	1ad3      	subs	r3, r2, r3
 80070b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070b8:	4293      	cmp	r3, r2
 80070ba:	d901      	bls.n	80070c0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80070bc:	2303      	movs	r3, #3
 80070be:	e121      	b.n	8007304 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80070c0:	4b3a      	ldr	r3, [pc, #232]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 80070c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070c6:	f003 0302 	and.w	r3, r3, #2
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d1ed      	bne.n	80070aa <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80070ce:	7ffb      	ldrb	r3, [r7, #31]
 80070d0:	2b01      	cmp	r3, #1
 80070d2:	d105      	bne.n	80070e0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070d4:	4b35      	ldr	r3, [pc, #212]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 80070d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070d8:	4a34      	ldr	r2, [pc, #208]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 80070da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80070de:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f003 0320 	and.w	r3, r3, #32
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d03c      	beq.n	8007166 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	699b      	ldr	r3, [r3, #24]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d01c      	beq.n	800712e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80070f4:	4b2d      	ldr	r3, [pc, #180]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 80070f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80070fa:	4a2c      	ldr	r2, [pc, #176]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 80070fc:	f043 0301 	orr.w	r3, r3, #1
 8007100:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007104:	f7fd fc78 	bl	80049f8 <HAL_GetTick>
 8007108:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800710a:	e008      	b.n	800711e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800710c:	f7fd fc74 	bl	80049f8 <HAL_GetTick>
 8007110:	4602      	mov	r2, r0
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	1ad3      	subs	r3, r2, r3
 8007116:	2b02      	cmp	r3, #2
 8007118:	d901      	bls.n	800711e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800711a:	2303      	movs	r3, #3
 800711c:	e0f2      	b.n	8007304 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800711e:	4b23      	ldr	r3, [pc, #140]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 8007120:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007124:	f003 0302 	and.w	r3, r3, #2
 8007128:	2b00      	cmp	r3, #0
 800712a:	d0ef      	beq.n	800710c <HAL_RCC_OscConfig+0x418>
 800712c:	e01b      	b.n	8007166 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800712e:	4b1f      	ldr	r3, [pc, #124]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 8007130:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007134:	4a1d      	ldr	r2, [pc, #116]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 8007136:	f023 0301 	bic.w	r3, r3, #1
 800713a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800713e:	f7fd fc5b 	bl	80049f8 <HAL_GetTick>
 8007142:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007144:	e008      	b.n	8007158 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007146:	f7fd fc57 	bl	80049f8 <HAL_GetTick>
 800714a:	4602      	mov	r2, r0
 800714c:	693b      	ldr	r3, [r7, #16]
 800714e:	1ad3      	subs	r3, r2, r3
 8007150:	2b02      	cmp	r3, #2
 8007152:	d901      	bls.n	8007158 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8007154:	2303      	movs	r3, #3
 8007156:	e0d5      	b.n	8007304 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007158:	4b14      	ldr	r3, [pc, #80]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 800715a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800715e:	f003 0302 	and.w	r3, r3, #2
 8007162:	2b00      	cmp	r3, #0
 8007164:	d1ef      	bne.n	8007146 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	69db      	ldr	r3, [r3, #28]
 800716a:	2b00      	cmp	r3, #0
 800716c:	f000 80c9 	beq.w	8007302 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007170:	4b0e      	ldr	r3, [pc, #56]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 8007172:	689b      	ldr	r3, [r3, #8]
 8007174:	f003 030c 	and.w	r3, r3, #12
 8007178:	2b0c      	cmp	r3, #12
 800717a:	f000 8083 	beq.w	8007284 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	69db      	ldr	r3, [r3, #28]
 8007182:	2b02      	cmp	r3, #2
 8007184:	d15e      	bne.n	8007244 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007186:	4b09      	ldr	r3, [pc, #36]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a08      	ldr	r2, [pc, #32]	@ (80071ac <HAL_RCC_OscConfig+0x4b8>)
 800718c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007190:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007192:	f7fd fc31 	bl	80049f8 <HAL_GetTick>
 8007196:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007198:	e00c      	b.n	80071b4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800719a:	f7fd fc2d 	bl	80049f8 <HAL_GetTick>
 800719e:	4602      	mov	r2, r0
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	1ad3      	subs	r3, r2, r3
 80071a4:	2b02      	cmp	r3, #2
 80071a6:	d905      	bls.n	80071b4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80071a8:	2303      	movs	r3, #3
 80071aa:	e0ab      	b.n	8007304 <HAL_RCC_OscConfig+0x610>
 80071ac:	40021000 	.word	0x40021000
 80071b0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80071b4:	4b55      	ldr	r3, [pc, #340]	@ (800730c <HAL_RCC_OscConfig+0x618>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d1ec      	bne.n	800719a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80071c0:	4b52      	ldr	r3, [pc, #328]	@ (800730c <HAL_RCC_OscConfig+0x618>)
 80071c2:	68da      	ldr	r2, [r3, #12]
 80071c4:	4b52      	ldr	r3, [pc, #328]	@ (8007310 <HAL_RCC_OscConfig+0x61c>)
 80071c6:	4013      	ands	r3, r2
 80071c8:	687a      	ldr	r2, [r7, #4]
 80071ca:	6a11      	ldr	r1, [r2, #32]
 80071cc:	687a      	ldr	r2, [r7, #4]
 80071ce:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80071d0:	3a01      	subs	r2, #1
 80071d2:	0112      	lsls	r2, r2, #4
 80071d4:	4311      	orrs	r1, r2
 80071d6:	687a      	ldr	r2, [r7, #4]
 80071d8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80071da:	0212      	lsls	r2, r2, #8
 80071dc:	4311      	orrs	r1, r2
 80071de:	687a      	ldr	r2, [r7, #4]
 80071e0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80071e2:	0852      	lsrs	r2, r2, #1
 80071e4:	3a01      	subs	r2, #1
 80071e6:	0552      	lsls	r2, r2, #21
 80071e8:	4311      	orrs	r1, r2
 80071ea:	687a      	ldr	r2, [r7, #4]
 80071ec:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80071ee:	0852      	lsrs	r2, r2, #1
 80071f0:	3a01      	subs	r2, #1
 80071f2:	0652      	lsls	r2, r2, #25
 80071f4:	4311      	orrs	r1, r2
 80071f6:	687a      	ldr	r2, [r7, #4]
 80071f8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80071fa:	06d2      	lsls	r2, r2, #27
 80071fc:	430a      	orrs	r2, r1
 80071fe:	4943      	ldr	r1, [pc, #268]	@ (800730c <HAL_RCC_OscConfig+0x618>)
 8007200:	4313      	orrs	r3, r2
 8007202:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007204:	4b41      	ldr	r3, [pc, #260]	@ (800730c <HAL_RCC_OscConfig+0x618>)
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a40      	ldr	r2, [pc, #256]	@ (800730c <HAL_RCC_OscConfig+0x618>)
 800720a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800720e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007210:	4b3e      	ldr	r3, [pc, #248]	@ (800730c <HAL_RCC_OscConfig+0x618>)
 8007212:	68db      	ldr	r3, [r3, #12]
 8007214:	4a3d      	ldr	r2, [pc, #244]	@ (800730c <HAL_RCC_OscConfig+0x618>)
 8007216:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800721a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800721c:	f7fd fbec 	bl	80049f8 <HAL_GetTick>
 8007220:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007222:	e008      	b.n	8007236 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007224:	f7fd fbe8 	bl	80049f8 <HAL_GetTick>
 8007228:	4602      	mov	r2, r0
 800722a:	693b      	ldr	r3, [r7, #16]
 800722c:	1ad3      	subs	r3, r2, r3
 800722e:	2b02      	cmp	r3, #2
 8007230:	d901      	bls.n	8007236 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007232:	2303      	movs	r3, #3
 8007234:	e066      	b.n	8007304 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007236:	4b35      	ldr	r3, [pc, #212]	@ (800730c <HAL_RCC_OscConfig+0x618>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800723e:	2b00      	cmp	r3, #0
 8007240:	d0f0      	beq.n	8007224 <HAL_RCC_OscConfig+0x530>
 8007242:	e05e      	b.n	8007302 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007244:	4b31      	ldr	r3, [pc, #196]	@ (800730c <HAL_RCC_OscConfig+0x618>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	4a30      	ldr	r2, [pc, #192]	@ (800730c <HAL_RCC_OscConfig+0x618>)
 800724a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800724e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007250:	f7fd fbd2 	bl	80049f8 <HAL_GetTick>
 8007254:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007256:	e008      	b.n	800726a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007258:	f7fd fbce 	bl	80049f8 <HAL_GetTick>
 800725c:	4602      	mov	r2, r0
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	1ad3      	subs	r3, r2, r3
 8007262:	2b02      	cmp	r3, #2
 8007264:	d901      	bls.n	800726a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8007266:	2303      	movs	r3, #3
 8007268:	e04c      	b.n	8007304 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800726a:	4b28      	ldr	r3, [pc, #160]	@ (800730c <HAL_RCC_OscConfig+0x618>)
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007272:	2b00      	cmp	r3, #0
 8007274:	d1f0      	bne.n	8007258 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007276:	4b25      	ldr	r3, [pc, #148]	@ (800730c <HAL_RCC_OscConfig+0x618>)
 8007278:	68da      	ldr	r2, [r3, #12]
 800727a:	4924      	ldr	r1, [pc, #144]	@ (800730c <HAL_RCC_OscConfig+0x618>)
 800727c:	4b25      	ldr	r3, [pc, #148]	@ (8007314 <HAL_RCC_OscConfig+0x620>)
 800727e:	4013      	ands	r3, r2
 8007280:	60cb      	str	r3, [r1, #12]
 8007282:	e03e      	b.n	8007302 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	69db      	ldr	r3, [r3, #28]
 8007288:	2b01      	cmp	r3, #1
 800728a:	d101      	bne.n	8007290 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800728c:	2301      	movs	r3, #1
 800728e:	e039      	b.n	8007304 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007290:	4b1e      	ldr	r3, [pc, #120]	@ (800730c <HAL_RCC_OscConfig+0x618>)
 8007292:	68db      	ldr	r3, [r3, #12]
 8007294:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007296:	697b      	ldr	r3, [r7, #20]
 8007298:	f003 0203 	and.w	r2, r3, #3
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6a1b      	ldr	r3, [r3, #32]
 80072a0:	429a      	cmp	r2, r3
 80072a2:	d12c      	bne.n	80072fe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072ae:	3b01      	subs	r3, #1
 80072b0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80072b2:	429a      	cmp	r2, r3
 80072b4:	d123      	bne.n	80072fe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80072b6:	697b      	ldr	r3, [r7, #20]
 80072b8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072c0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80072c2:	429a      	cmp	r2, r3
 80072c4:	d11b      	bne.n	80072fe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072d0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80072d2:	429a      	cmp	r2, r3
 80072d4:	d113      	bne.n	80072fe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072e0:	085b      	lsrs	r3, r3, #1
 80072e2:	3b01      	subs	r3, #1
 80072e4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80072e6:	429a      	cmp	r2, r3
 80072e8:	d109      	bne.n	80072fe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072f4:	085b      	lsrs	r3, r3, #1
 80072f6:	3b01      	subs	r3, #1
 80072f8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80072fa:	429a      	cmp	r2, r3
 80072fc:	d001      	beq.n	8007302 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80072fe:	2301      	movs	r3, #1
 8007300:	e000      	b.n	8007304 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007302:	2300      	movs	r3, #0
}
 8007304:	4618      	mov	r0, r3
 8007306:	3720      	adds	r7, #32
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}
 800730c:	40021000 	.word	0x40021000
 8007310:	019f800c 	.word	0x019f800c
 8007314:	feeefffc 	.word	0xfeeefffc

08007318 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b086      	sub	sp, #24
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
 8007320:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007322:	2300      	movs	r3, #0
 8007324:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d101      	bne.n	8007330 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800732c:	2301      	movs	r3, #1
 800732e:	e11e      	b.n	800756e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007330:	4b91      	ldr	r3, [pc, #580]	@ (8007578 <HAL_RCC_ClockConfig+0x260>)
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f003 030f 	and.w	r3, r3, #15
 8007338:	683a      	ldr	r2, [r7, #0]
 800733a:	429a      	cmp	r2, r3
 800733c:	d910      	bls.n	8007360 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800733e:	4b8e      	ldr	r3, [pc, #568]	@ (8007578 <HAL_RCC_ClockConfig+0x260>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f023 020f 	bic.w	r2, r3, #15
 8007346:	498c      	ldr	r1, [pc, #560]	@ (8007578 <HAL_RCC_ClockConfig+0x260>)
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	4313      	orrs	r3, r2
 800734c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800734e:	4b8a      	ldr	r3, [pc, #552]	@ (8007578 <HAL_RCC_ClockConfig+0x260>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f003 030f 	and.w	r3, r3, #15
 8007356:	683a      	ldr	r2, [r7, #0]
 8007358:	429a      	cmp	r2, r3
 800735a:	d001      	beq.n	8007360 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800735c:	2301      	movs	r3, #1
 800735e:	e106      	b.n	800756e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f003 0301 	and.w	r3, r3, #1
 8007368:	2b00      	cmp	r3, #0
 800736a:	d073      	beq.n	8007454 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	685b      	ldr	r3, [r3, #4]
 8007370:	2b03      	cmp	r3, #3
 8007372:	d129      	bne.n	80073c8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007374:	4b81      	ldr	r3, [pc, #516]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800737c:	2b00      	cmp	r3, #0
 800737e:	d101      	bne.n	8007384 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007380:	2301      	movs	r3, #1
 8007382:	e0f4      	b.n	800756e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007384:	f000 f99e 	bl	80076c4 <RCC_GetSysClockFreqFromPLLSource>
 8007388:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800738a:	693b      	ldr	r3, [r7, #16]
 800738c:	4a7c      	ldr	r2, [pc, #496]	@ (8007580 <HAL_RCC_ClockConfig+0x268>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d93f      	bls.n	8007412 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007392:	4b7a      	ldr	r3, [pc, #488]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 8007394:	689b      	ldr	r3, [r3, #8]
 8007396:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800739a:	2b00      	cmp	r3, #0
 800739c:	d009      	beq.n	80073b2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d033      	beq.n	8007412 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d12f      	bne.n	8007412 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80073b2:	4b72      	ldr	r3, [pc, #456]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 80073b4:	689b      	ldr	r3, [r3, #8]
 80073b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80073ba:	4a70      	ldr	r2, [pc, #448]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 80073bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073c0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80073c2:	2380      	movs	r3, #128	@ 0x80
 80073c4:	617b      	str	r3, [r7, #20]
 80073c6:	e024      	b.n	8007412 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	685b      	ldr	r3, [r3, #4]
 80073cc:	2b02      	cmp	r3, #2
 80073ce:	d107      	bne.n	80073e0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80073d0:	4b6a      	ldr	r3, [pc, #424]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d109      	bne.n	80073f0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80073dc:	2301      	movs	r3, #1
 80073de:	e0c6      	b.n	800756e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80073e0:	4b66      	ldr	r3, [pc, #408]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d101      	bne.n	80073f0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80073ec:	2301      	movs	r3, #1
 80073ee:	e0be      	b.n	800756e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80073f0:	f000 f8ce 	bl	8007590 <HAL_RCC_GetSysClockFreq>
 80073f4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80073f6:	693b      	ldr	r3, [r7, #16]
 80073f8:	4a61      	ldr	r2, [pc, #388]	@ (8007580 <HAL_RCC_ClockConfig+0x268>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d909      	bls.n	8007412 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80073fe:	4b5f      	ldr	r3, [pc, #380]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 8007400:	689b      	ldr	r3, [r3, #8]
 8007402:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007406:	4a5d      	ldr	r2, [pc, #372]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 8007408:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800740c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800740e:	2380      	movs	r3, #128	@ 0x80
 8007410:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007412:	4b5a      	ldr	r3, [pc, #360]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 8007414:	689b      	ldr	r3, [r3, #8]
 8007416:	f023 0203 	bic.w	r2, r3, #3
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	4957      	ldr	r1, [pc, #348]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 8007420:	4313      	orrs	r3, r2
 8007422:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007424:	f7fd fae8 	bl	80049f8 <HAL_GetTick>
 8007428:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800742a:	e00a      	b.n	8007442 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800742c:	f7fd fae4 	bl	80049f8 <HAL_GetTick>
 8007430:	4602      	mov	r2, r0
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	1ad3      	subs	r3, r2, r3
 8007436:	f241 3288 	movw	r2, #5000	@ 0x1388
 800743a:	4293      	cmp	r3, r2
 800743c:	d901      	bls.n	8007442 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800743e:	2303      	movs	r3, #3
 8007440:	e095      	b.n	800756e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007442:	4b4e      	ldr	r3, [pc, #312]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 8007444:	689b      	ldr	r3, [r3, #8]
 8007446:	f003 020c 	and.w	r2, r3, #12
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	009b      	lsls	r3, r3, #2
 8007450:	429a      	cmp	r2, r3
 8007452:	d1eb      	bne.n	800742c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f003 0302 	and.w	r3, r3, #2
 800745c:	2b00      	cmp	r3, #0
 800745e:	d023      	beq.n	80074a8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f003 0304 	and.w	r3, r3, #4
 8007468:	2b00      	cmp	r3, #0
 800746a:	d005      	beq.n	8007478 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800746c:	4b43      	ldr	r3, [pc, #268]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 800746e:	689b      	ldr	r3, [r3, #8]
 8007470:	4a42      	ldr	r2, [pc, #264]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 8007472:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007476:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f003 0308 	and.w	r3, r3, #8
 8007480:	2b00      	cmp	r3, #0
 8007482:	d007      	beq.n	8007494 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007484:	4b3d      	ldr	r3, [pc, #244]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 8007486:	689b      	ldr	r3, [r3, #8]
 8007488:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800748c:	4a3b      	ldr	r2, [pc, #236]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 800748e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007492:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007494:	4b39      	ldr	r3, [pc, #228]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 8007496:	689b      	ldr	r3, [r3, #8]
 8007498:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	689b      	ldr	r3, [r3, #8]
 80074a0:	4936      	ldr	r1, [pc, #216]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 80074a2:	4313      	orrs	r3, r2
 80074a4:	608b      	str	r3, [r1, #8]
 80074a6:	e008      	b.n	80074ba <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	2b80      	cmp	r3, #128	@ 0x80
 80074ac:	d105      	bne.n	80074ba <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80074ae:	4b33      	ldr	r3, [pc, #204]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 80074b0:	689b      	ldr	r3, [r3, #8]
 80074b2:	4a32      	ldr	r2, [pc, #200]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 80074b4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80074b8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80074ba:	4b2f      	ldr	r3, [pc, #188]	@ (8007578 <HAL_RCC_ClockConfig+0x260>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f003 030f 	and.w	r3, r3, #15
 80074c2:	683a      	ldr	r2, [r7, #0]
 80074c4:	429a      	cmp	r2, r3
 80074c6:	d21d      	bcs.n	8007504 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80074c8:	4b2b      	ldr	r3, [pc, #172]	@ (8007578 <HAL_RCC_ClockConfig+0x260>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f023 020f 	bic.w	r2, r3, #15
 80074d0:	4929      	ldr	r1, [pc, #164]	@ (8007578 <HAL_RCC_ClockConfig+0x260>)
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	4313      	orrs	r3, r2
 80074d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80074d8:	f7fd fa8e 	bl	80049f8 <HAL_GetTick>
 80074dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80074de:	e00a      	b.n	80074f6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80074e0:	f7fd fa8a 	bl	80049f8 <HAL_GetTick>
 80074e4:	4602      	mov	r2, r0
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	1ad3      	subs	r3, r2, r3
 80074ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d901      	bls.n	80074f6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80074f2:	2303      	movs	r3, #3
 80074f4:	e03b      	b.n	800756e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80074f6:	4b20      	ldr	r3, [pc, #128]	@ (8007578 <HAL_RCC_ClockConfig+0x260>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f003 030f 	and.w	r3, r3, #15
 80074fe:	683a      	ldr	r2, [r7, #0]
 8007500:	429a      	cmp	r2, r3
 8007502:	d1ed      	bne.n	80074e0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f003 0304 	and.w	r3, r3, #4
 800750c:	2b00      	cmp	r3, #0
 800750e:	d008      	beq.n	8007522 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007510:	4b1a      	ldr	r3, [pc, #104]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	68db      	ldr	r3, [r3, #12]
 800751c:	4917      	ldr	r1, [pc, #92]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 800751e:	4313      	orrs	r3, r2
 8007520:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f003 0308 	and.w	r3, r3, #8
 800752a:	2b00      	cmp	r3, #0
 800752c:	d009      	beq.n	8007542 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800752e:	4b13      	ldr	r3, [pc, #76]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	691b      	ldr	r3, [r3, #16]
 800753a:	00db      	lsls	r3, r3, #3
 800753c:	490f      	ldr	r1, [pc, #60]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 800753e:	4313      	orrs	r3, r2
 8007540:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007542:	f000 f825 	bl	8007590 <HAL_RCC_GetSysClockFreq>
 8007546:	4602      	mov	r2, r0
 8007548:	4b0c      	ldr	r3, [pc, #48]	@ (800757c <HAL_RCC_ClockConfig+0x264>)
 800754a:	689b      	ldr	r3, [r3, #8]
 800754c:	091b      	lsrs	r3, r3, #4
 800754e:	f003 030f 	and.w	r3, r3, #15
 8007552:	490c      	ldr	r1, [pc, #48]	@ (8007584 <HAL_RCC_ClockConfig+0x26c>)
 8007554:	5ccb      	ldrb	r3, [r1, r3]
 8007556:	f003 031f 	and.w	r3, r3, #31
 800755a:	fa22 f303 	lsr.w	r3, r2, r3
 800755e:	4a0a      	ldr	r2, [pc, #40]	@ (8007588 <HAL_RCC_ClockConfig+0x270>)
 8007560:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007562:	4b0a      	ldr	r3, [pc, #40]	@ (800758c <HAL_RCC_ClockConfig+0x274>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4618      	mov	r0, r3
 8007568:	f7fd f9fa 	bl	8004960 <HAL_InitTick>
 800756c:	4603      	mov	r3, r0
}
 800756e:	4618      	mov	r0, r3
 8007570:	3718      	adds	r7, #24
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
 8007576:	bf00      	nop
 8007578:	40022000 	.word	0x40022000
 800757c:	40021000 	.word	0x40021000
 8007580:	04c4b400 	.word	0x04c4b400
 8007584:	0800eda0 	.word	0x0800eda0
 8007588:	20000200 	.word	0x20000200
 800758c:	20000204 	.word	0x20000204

08007590 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007590:	b480      	push	{r7}
 8007592:	b087      	sub	sp, #28
 8007594:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007596:	4b2c      	ldr	r3, [pc, #176]	@ (8007648 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007598:	689b      	ldr	r3, [r3, #8]
 800759a:	f003 030c 	and.w	r3, r3, #12
 800759e:	2b04      	cmp	r3, #4
 80075a0:	d102      	bne.n	80075a8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80075a2:	4b2a      	ldr	r3, [pc, #168]	@ (800764c <HAL_RCC_GetSysClockFreq+0xbc>)
 80075a4:	613b      	str	r3, [r7, #16]
 80075a6:	e047      	b.n	8007638 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80075a8:	4b27      	ldr	r3, [pc, #156]	@ (8007648 <HAL_RCC_GetSysClockFreq+0xb8>)
 80075aa:	689b      	ldr	r3, [r3, #8]
 80075ac:	f003 030c 	and.w	r3, r3, #12
 80075b0:	2b08      	cmp	r3, #8
 80075b2:	d102      	bne.n	80075ba <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80075b4:	4b26      	ldr	r3, [pc, #152]	@ (8007650 <HAL_RCC_GetSysClockFreq+0xc0>)
 80075b6:	613b      	str	r3, [r7, #16]
 80075b8:	e03e      	b.n	8007638 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80075ba:	4b23      	ldr	r3, [pc, #140]	@ (8007648 <HAL_RCC_GetSysClockFreq+0xb8>)
 80075bc:	689b      	ldr	r3, [r3, #8]
 80075be:	f003 030c 	and.w	r3, r3, #12
 80075c2:	2b0c      	cmp	r3, #12
 80075c4:	d136      	bne.n	8007634 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80075c6:	4b20      	ldr	r3, [pc, #128]	@ (8007648 <HAL_RCC_GetSysClockFreq+0xb8>)
 80075c8:	68db      	ldr	r3, [r3, #12]
 80075ca:	f003 0303 	and.w	r3, r3, #3
 80075ce:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80075d0:	4b1d      	ldr	r3, [pc, #116]	@ (8007648 <HAL_RCC_GetSysClockFreq+0xb8>)
 80075d2:	68db      	ldr	r3, [r3, #12]
 80075d4:	091b      	lsrs	r3, r3, #4
 80075d6:	f003 030f 	and.w	r3, r3, #15
 80075da:	3301      	adds	r3, #1
 80075dc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	2b03      	cmp	r3, #3
 80075e2:	d10c      	bne.n	80075fe <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80075e4:	4a1a      	ldr	r2, [pc, #104]	@ (8007650 <HAL_RCC_GetSysClockFreq+0xc0>)
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80075ec:	4a16      	ldr	r2, [pc, #88]	@ (8007648 <HAL_RCC_GetSysClockFreq+0xb8>)
 80075ee:	68d2      	ldr	r2, [r2, #12]
 80075f0:	0a12      	lsrs	r2, r2, #8
 80075f2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80075f6:	fb02 f303 	mul.w	r3, r2, r3
 80075fa:	617b      	str	r3, [r7, #20]
      break;
 80075fc:	e00c      	b.n	8007618 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80075fe:	4a13      	ldr	r2, [pc, #76]	@ (800764c <HAL_RCC_GetSysClockFreq+0xbc>)
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	fbb2 f3f3 	udiv	r3, r2, r3
 8007606:	4a10      	ldr	r2, [pc, #64]	@ (8007648 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007608:	68d2      	ldr	r2, [r2, #12]
 800760a:	0a12      	lsrs	r2, r2, #8
 800760c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007610:	fb02 f303 	mul.w	r3, r2, r3
 8007614:	617b      	str	r3, [r7, #20]
      break;
 8007616:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007618:	4b0b      	ldr	r3, [pc, #44]	@ (8007648 <HAL_RCC_GetSysClockFreq+0xb8>)
 800761a:	68db      	ldr	r3, [r3, #12]
 800761c:	0e5b      	lsrs	r3, r3, #25
 800761e:	f003 0303 	and.w	r3, r3, #3
 8007622:	3301      	adds	r3, #1
 8007624:	005b      	lsls	r3, r3, #1
 8007626:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007628:	697a      	ldr	r2, [r7, #20]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007630:	613b      	str	r3, [r7, #16]
 8007632:	e001      	b.n	8007638 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007634:	2300      	movs	r3, #0
 8007636:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007638:	693b      	ldr	r3, [r7, #16]
}
 800763a:	4618      	mov	r0, r3
 800763c:	371c      	adds	r7, #28
 800763e:	46bd      	mov	sp, r7
 8007640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007644:	4770      	bx	lr
 8007646:	bf00      	nop
 8007648:	40021000 	.word	0x40021000
 800764c:	00f42400 	.word	0x00f42400
 8007650:	016e3600 	.word	0x016e3600

08007654 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007654:	b480      	push	{r7}
 8007656:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007658:	4b03      	ldr	r3, [pc, #12]	@ (8007668 <HAL_RCC_GetHCLKFreq+0x14>)
 800765a:	681b      	ldr	r3, [r3, #0]
}
 800765c:	4618      	mov	r0, r3
 800765e:	46bd      	mov	sp, r7
 8007660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007664:	4770      	bx	lr
 8007666:	bf00      	nop
 8007668:	20000200 	.word	0x20000200

0800766c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007670:	f7ff fff0 	bl	8007654 <HAL_RCC_GetHCLKFreq>
 8007674:	4602      	mov	r2, r0
 8007676:	4b06      	ldr	r3, [pc, #24]	@ (8007690 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007678:	689b      	ldr	r3, [r3, #8]
 800767a:	0a1b      	lsrs	r3, r3, #8
 800767c:	f003 0307 	and.w	r3, r3, #7
 8007680:	4904      	ldr	r1, [pc, #16]	@ (8007694 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007682:	5ccb      	ldrb	r3, [r1, r3]
 8007684:	f003 031f 	and.w	r3, r3, #31
 8007688:	fa22 f303 	lsr.w	r3, r2, r3
}
 800768c:	4618      	mov	r0, r3
 800768e:	bd80      	pop	{r7, pc}
 8007690:	40021000 	.word	0x40021000
 8007694:	0800edb0 	.word	0x0800edb0

08007698 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800769c:	f7ff ffda 	bl	8007654 <HAL_RCC_GetHCLKFreq>
 80076a0:	4602      	mov	r2, r0
 80076a2:	4b06      	ldr	r3, [pc, #24]	@ (80076bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80076a4:	689b      	ldr	r3, [r3, #8]
 80076a6:	0adb      	lsrs	r3, r3, #11
 80076a8:	f003 0307 	and.w	r3, r3, #7
 80076ac:	4904      	ldr	r1, [pc, #16]	@ (80076c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80076ae:	5ccb      	ldrb	r3, [r1, r3]
 80076b0:	f003 031f 	and.w	r3, r3, #31
 80076b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	bd80      	pop	{r7, pc}
 80076bc:	40021000 	.word	0x40021000
 80076c0:	0800edb0 	.word	0x0800edb0

080076c4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b087      	sub	sp, #28
 80076c8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80076ca:	4b1e      	ldr	r3, [pc, #120]	@ (8007744 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80076cc:	68db      	ldr	r3, [r3, #12]
 80076ce:	f003 0303 	and.w	r3, r3, #3
 80076d2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80076d4:	4b1b      	ldr	r3, [pc, #108]	@ (8007744 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80076d6:	68db      	ldr	r3, [r3, #12]
 80076d8:	091b      	lsrs	r3, r3, #4
 80076da:	f003 030f 	and.w	r3, r3, #15
 80076de:	3301      	adds	r3, #1
 80076e0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80076e2:	693b      	ldr	r3, [r7, #16]
 80076e4:	2b03      	cmp	r3, #3
 80076e6:	d10c      	bne.n	8007702 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80076e8:	4a17      	ldr	r2, [pc, #92]	@ (8007748 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80076f0:	4a14      	ldr	r2, [pc, #80]	@ (8007744 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80076f2:	68d2      	ldr	r2, [r2, #12]
 80076f4:	0a12      	lsrs	r2, r2, #8
 80076f6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80076fa:	fb02 f303 	mul.w	r3, r2, r3
 80076fe:	617b      	str	r3, [r7, #20]
    break;
 8007700:	e00c      	b.n	800771c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007702:	4a12      	ldr	r2, [pc, #72]	@ (800774c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	fbb2 f3f3 	udiv	r3, r2, r3
 800770a:	4a0e      	ldr	r2, [pc, #56]	@ (8007744 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800770c:	68d2      	ldr	r2, [r2, #12]
 800770e:	0a12      	lsrs	r2, r2, #8
 8007710:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007714:	fb02 f303 	mul.w	r3, r2, r3
 8007718:	617b      	str	r3, [r7, #20]
    break;
 800771a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800771c:	4b09      	ldr	r3, [pc, #36]	@ (8007744 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800771e:	68db      	ldr	r3, [r3, #12]
 8007720:	0e5b      	lsrs	r3, r3, #25
 8007722:	f003 0303 	and.w	r3, r3, #3
 8007726:	3301      	adds	r3, #1
 8007728:	005b      	lsls	r3, r3, #1
 800772a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800772c:	697a      	ldr	r2, [r7, #20]
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	fbb2 f3f3 	udiv	r3, r2, r3
 8007734:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007736:	687b      	ldr	r3, [r7, #4]
}
 8007738:	4618      	mov	r0, r3
 800773a:	371c      	adds	r7, #28
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr
 8007744:	40021000 	.word	0x40021000
 8007748:	016e3600 	.word	0x016e3600
 800774c:	00f42400 	.word	0x00f42400

08007750 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b086      	sub	sp, #24
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007758:	2300      	movs	r3, #0
 800775a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800775c:	2300      	movs	r3, #0
 800775e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007768:	2b00      	cmp	r3, #0
 800776a:	f000 8098 	beq.w	800789e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800776e:	2300      	movs	r3, #0
 8007770:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007772:	4b43      	ldr	r3, [pc, #268]	@ (8007880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007774:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007776:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800777a:	2b00      	cmp	r3, #0
 800777c:	d10d      	bne.n	800779a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800777e:	4b40      	ldr	r3, [pc, #256]	@ (8007880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007780:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007782:	4a3f      	ldr	r2, [pc, #252]	@ (8007880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007784:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007788:	6593      	str	r3, [r2, #88]	@ 0x58
 800778a:	4b3d      	ldr	r3, [pc, #244]	@ (8007880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800778c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800778e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007792:	60bb      	str	r3, [r7, #8]
 8007794:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007796:	2301      	movs	r3, #1
 8007798:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800779a:	4b3a      	ldr	r3, [pc, #232]	@ (8007884 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4a39      	ldr	r2, [pc, #228]	@ (8007884 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80077a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077a4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80077a6:	f7fd f927 	bl	80049f8 <HAL_GetTick>
 80077aa:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80077ac:	e009      	b.n	80077c2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80077ae:	f7fd f923 	bl	80049f8 <HAL_GetTick>
 80077b2:	4602      	mov	r2, r0
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	1ad3      	subs	r3, r2, r3
 80077b8:	2b02      	cmp	r3, #2
 80077ba:	d902      	bls.n	80077c2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80077bc:	2303      	movs	r3, #3
 80077be:	74fb      	strb	r3, [r7, #19]
        break;
 80077c0:	e005      	b.n	80077ce <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80077c2:	4b30      	ldr	r3, [pc, #192]	@ (8007884 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d0ef      	beq.n	80077ae <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80077ce:	7cfb      	ldrb	r3, [r7, #19]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d159      	bne.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80077d4:	4b2a      	ldr	r3, [pc, #168]	@ (8007880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80077d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80077de:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d01e      	beq.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077ea:	697a      	ldr	r2, [r7, #20]
 80077ec:	429a      	cmp	r2, r3
 80077ee:	d019      	beq.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80077f0:	4b23      	ldr	r3, [pc, #140]	@ (8007880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80077f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077fa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80077fc:	4b20      	ldr	r3, [pc, #128]	@ (8007880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80077fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007802:	4a1f      	ldr	r2, [pc, #124]	@ (8007880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007804:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007808:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800780c:	4b1c      	ldr	r3, [pc, #112]	@ (8007880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800780e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007812:	4a1b      	ldr	r2, [pc, #108]	@ (8007880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007814:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007818:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800781c:	4a18      	ldr	r2, [pc, #96]	@ (8007880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	f003 0301 	and.w	r3, r3, #1
 800782a:	2b00      	cmp	r3, #0
 800782c:	d016      	beq.n	800785c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800782e:	f7fd f8e3 	bl	80049f8 <HAL_GetTick>
 8007832:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007834:	e00b      	b.n	800784e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007836:	f7fd f8df 	bl	80049f8 <HAL_GetTick>
 800783a:	4602      	mov	r2, r0
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	1ad3      	subs	r3, r2, r3
 8007840:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007844:	4293      	cmp	r3, r2
 8007846:	d902      	bls.n	800784e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007848:	2303      	movs	r3, #3
 800784a:	74fb      	strb	r3, [r7, #19]
            break;
 800784c:	e006      	b.n	800785c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800784e:	4b0c      	ldr	r3, [pc, #48]	@ (8007880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007850:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007854:	f003 0302 	and.w	r3, r3, #2
 8007858:	2b00      	cmp	r3, #0
 800785a:	d0ec      	beq.n	8007836 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800785c:	7cfb      	ldrb	r3, [r7, #19]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d10b      	bne.n	800787a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007862:	4b07      	ldr	r3, [pc, #28]	@ (8007880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007864:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007868:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007870:	4903      	ldr	r1, [pc, #12]	@ (8007880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007872:	4313      	orrs	r3, r2
 8007874:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007878:	e008      	b.n	800788c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800787a:	7cfb      	ldrb	r3, [r7, #19]
 800787c:	74bb      	strb	r3, [r7, #18]
 800787e:	e005      	b.n	800788c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007880:	40021000 	.word	0x40021000
 8007884:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007888:	7cfb      	ldrb	r3, [r7, #19]
 800788a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800788c:	7c7b      	ldrb	r3, [r7, #17]
 800788e:	2b01      	cmp	r3, #1
 8007890:	d105      	bne.n	800789e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007892:	4ba7      	ldr	r3, [pc, #668]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007896:	4aa6      	ldr	r2, [pc, #664]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007898:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800789c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f003 0301 	and.w	r3, r3, #1
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d00a      	beq.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80078aa:	4ba1      	ldr	r3, [pc, #644]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078b0:	f023 0203 	bic.w	r2, r3, #3
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	499d      	ldr	r1, [pc, #628]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078ba:	4313      	orrs	r3, r2
 80078bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f003 0302 	and.w	r3, r3, #2
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d00a      	beq.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80078cc:	4b98      	ldr	r3, [pc, #608]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078d2:	f023 020c 	bic.w	r2, r3, #12
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	689b      	ldr	r3, [r3, #8]
 80078da:	4995      	ldr	r1, [pc, #596]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078dc:	4313      	orrs	r3, r2
 80078de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f003 0304 	and.w	r3, r3, #4
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d00a      	beq.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80078ee:	4b90      	ldr	r3, [pc, #576]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078f4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	68db      	ldr	r3, [r3, #12]
 80078fc:	498c      	ldr	r1, [pc, #560]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078fe:	4313      	orrs	r3, r2
 8007900:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f003 0308 	and.w	r3, r3, #8
 800790c:	2b00      	cmp	r3, #0
 800790e:	d00a      	beq.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007910:	4b87      	ldr	r3, [pc, #540]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007912:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007916:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	691b      	ldr	r3, [r3, #16]
 800791e:	4984      	ldr	r1, [pc, #528]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007920:	4313      	orrs	r3, r2
 8007922:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f003 0310 	and.w	r3, r3, #16
 800792e:	2b00      	cmp	r3, #0
 8007930:	d00a      	beq.n	8007948 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007932:	4b7f      	ldr	r3, [pc, #508]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007934:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007938:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	695b      	ldr	r3, [r3, #20]
 8007940:	497b      	ldr	r1, [pc, #492]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007942:	4313      	orrs	r3, r2
 8007944:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f003 0320 	and.w	r3, r3, #32
 8007950:	2b00      	cmp	r3, #0
 8007952:	d00a      	beq.n	800796a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007954:	4b76      	ldr	r3, [pc, #472]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007956:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800795a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	699b      	ldr	r3, [r3, #24]
 8007962:	4973      	ldr	r1, [pc, #460]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007964:	4313      	orrs	r3, r2
 8007966:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007972:	2b00      	cmp	r3, #0
 8007974:	d00a      	beq.n	800798c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007976:	4b6e      	ldr	r3, [pc, #440]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007978:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800797c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	69db      	ldr	r3, [r3, #28]
 8007984:	496a      	ldr	r1, [pc, #424]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007986:	4313      	orrs	r3, r2
 8007988:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007994:	2b00      	cmp	r3, #0
 8007996:	d00a      	beq.n	80079ae <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007998:	4b65      	ldr	r3, [pc, #404]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800799a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800799e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6a1b      	ldr	r3, [r3, #32]
 80079a6:	4962      	ldr	r1, [pc, #392]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079a8:	4313      	orrs	r3, r2
 80079aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d00a      	beq.n	80079d0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80079ba:	4b5d      	ldr	r3, [pc, #372]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079c0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079c8:	4959      	ldr	r1, [pc, #356]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079ca:	4313      	orrs	r3, r2
 80079cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d00a      	beq.n	80079f2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80079dc:	4b54      	ldr	r3, [pc, #336]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80079e2:	f023 0203 	bic.w	r2, r3, #3
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079ea:	4951      	ldr	r1, [pc, #324]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079ec:	4313      	orrs	r3, r2
 80079ee:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d00a      	beq.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80079fe:	4b4c      	ldr	r3, [pc, #304]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a04:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a0c:	4948      	ldr	r1, [pc, #288]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d015      	beq.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007a20:	4b43      	ldr	r3, [pc, #268]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a26:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a2e:	4940      	ldr	r1, [pc, #256]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a30:	4313      	orrs	r3, r2
 8007a32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a3e:	d105      	bne.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007a40:	4b3b      	ldr	r3, [pc, #236]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a42:	68db      	ldr	r3, [r3, #12]
 8007a44:	4a3a      	ldr	r2, [pc, #232]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a4a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d015      	beq.n	8007a84 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007a58:	4b35      	ldr	r3, [pc, #212]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a5e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a66:	4932      	ldr	r1, [pc, #200]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a68:	4313      	orrs	r3, r2
 8007a6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a72:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007a76:	d105      	bne.n	8007a84 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007a78:	4b2d      	ldr	r3, [pc, #180]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a7a:	68db      	ldr	r3, [r3, #12]
 8007a7c:	4a2c      	ldr	r2, [pc, #176]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a82:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d015      	beq.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007a90:	4b27      	ldr	r3, [pc, #156]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a96:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a9e:	4924      	ldr	r1, [pc, #144]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007aa0:	4313      	orrs	r3, r2
 8007aa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aaa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007aae:	d105      	bne.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007ab0:	4b1f      	ldr	r3, [pc, #124]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ab2:	68db      	ldr	r3, [r3, #12]
 8007ab4:	4a1e      	ldr	r2, [pc, #120]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ab6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007aba:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d015      	beq.n	8007af4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007ac8:	4b19      	ldr	r3, [pc, #100]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ace:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ad6:	4916      	ldr	r1, [pc, #88]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ae2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ae6:	d105      	bne.n	8007af4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007ae8:	4b11      	ldr	r3, [pc, #68]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007aea:	68db      	ldr	r3, [r3, #12]
 8007aec:	4a10      	ldr	r2, [pc, #64]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007aee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007af2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d019      	beq.n	8007b34 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007b00:	4b0b      	ldr	r3, [pc, #44]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b06:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b0e:	4908      	ldr	r1, [pc, #32]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b10:	4313      	orrs	r3, r2
 8007b12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b1e:	d109      	bne.n	8007b34 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b20:	4b03      	ldr	r3, [pc, #12]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b22:	68db      	ldr	r3, [r3, #12]
 8007b24:	4a02      	ldr	r2, [pc, #8]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007b2a:	60d3      	str	r3, [r2, #12]
 8007b2c:	e002      	b.n	8007b34 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8007b2e:	bf00      	nop
 8007b30:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d015      	beq.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007b40:	4b29      	ldr	r3, [pc, #164]	@ (8007be8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b46:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b4e:	4926      	ldr	r1, [pc, #152]	@ (8007be8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007b50:	4313      	orrs	r3, r2
 8007b52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b5e:	d105      	bne.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007b60:	4b21      	ldr	r3, [pc, #132]	@ (8007be8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007b62:	68db      	ldr	r3, [r3, #12]
 8007b64:	4a20      	ldr	r2, [pc, #128]	@ (8007be8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007b66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b6a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d015      	beq.n	8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007b78:	4b1b      	ldr	r3, [pc, #108]	@ (8007be8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b7e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b86:	4918      	ldr	r1, [pc, #96]	@ (8007be8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b96:	d105      	bne.n	8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007b98:	4b13      	ldr	r3, [pc, #76]	@ (8007be8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007b9a:	68db      	ldr	r3, [r3, #12]
 8007b9c:	4a12      	ldr	r2, [pc, #72]	@ (8007be8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007b9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ba2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d015      	beq.n	8007bdc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007bb0:	4b0d      	ldr	r3, [pc, #52]	@ (8007be8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007bb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007bb6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bbe:	490a      	ldr	r1, [pc, #40]	@ (8007be8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007bce:	d105      	bne.n	8007bdc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007bd0:	4b05      	ldr	r3, [pc, #20]	@ (8007be8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007bd2:	68db      	ldr	r3, [r3, #12]
 8007bd4:	4a04      	ldr	r2, [pc, #16]	@ (8007be8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007bd6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007bda:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007bdc:	7cbb      	ldrb	r3, [r7, #18]
}
 8007bde:	4618      	mov	r0, r3
 8007be0:	3718      	adds	r7, #24
 8007be2:	46bd      	mov	sp, r7
 8007be4:	bd80      	pop	{r7, pc}
 8007be6:	bf00      	nop
 8007be8:	40021000 	.word	0x40021000

08007bec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b084      	sub	sp, #16
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d101      	bne.n	8007bfe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	e09d      	b.n	8007d3a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d108      	bne.n	8007c18 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	685b      	ldr	r3, [r3, #4]
 8007c0a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007c0e:	d009      	beq.n	8007c24 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2200      	movs	r2, #0
 8007c14:	61da      	str	r2, [r3, #28]
 8007c16:	e005      	b.n	8007c24 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2200      	movs	r2, #0
 8007c22:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2200      	movs	r2, #0
 8007c28:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007c30:	b2db      	uxtb	r3, r3
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d106      	bne.n	8007c44 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007c3e:	6878      	ldr	r0, [r7, #4]
 8007c40:	f7fb ffa0 	bl	8003b84 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2202      	movs	r2, #2
 8007c48:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	681a      	ldr	r2, [r3, #0]
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c5a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	68db      	ldr	r3, [r3, #12]
 8007c60:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007c64:	d902      	bls.n	8007c6c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007c66:	2300      	movs	r3, #0
 8007c68:	60fb      	str	r3, [r7, #12]
 8007c6a:	e002      	b.n	8007c72 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007c6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007c70:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	68db      	ldr	r3, [r3, #12]
 8007c76:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007c7a:	d007      	beq.n	8007c8c <HAL_SPI_Init+0xa0>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	68db      	ldr	r3, [r3, #12]
 8007c80:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007c84:	d002      	beq.n	8007c8c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2200      	movs	r2, #0
 8007c8a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	689b      	ldr	r3, [r3, #8]
 8007c98:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007c9c:	431a      	orrs	r2, r3
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	691b      	ldr	r3, [r3, #16]
 8007ca2:	f003 0302 	and.w	r3, r3, #2
 8007ca6:	431a      	orrs	r2, r3
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	695b      	ldr	r3, [r3, #20]
 8007cac:	f003 0301 	and.w	r3, r3, #1
 8007cb0:	431a      	orrs	r2, r3
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	699b      	ldr	r3, [r3, #24]
 8007cb6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007cba:	431a      	orrs	r2, r3
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	69db      	ldr	r3, [r3, #28]
 8007cc0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007cc4:	431a      	orrs	r2, r3
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6a1b      	ldr	r3, [r3, #32]
 8007cca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cce:	ea42 0103 	orr.w	r1, r2, r3
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cd6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	430a      	orrs	r2, r1
 8007ce0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	699b      	ldr	r3, [r3, #24]
 8007ce6:	0c1b      	lsrs	r3, r3, #16
 8007ce8:	f003 0204 	and.w	r2, r3, #4
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cf0:	f003 0310 	and.w	r3, r3, #16
 8007cf4:	431a      	orrs	r2, r3
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cfa:	f003 0308 	and.w	r3, r3, #8
 8007cfe:	431a      	orrs	r2, r3
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	68db      	ldr	r3, [r3, #12]
 8007d04:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007d08:	ea42 0103 	orr.w	r1, r2, r3
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	430a      	orrs	r2, r1
 8007d18:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	69da      	ldr	r2, [r3, #28]
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007d28:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2201      	movs	r2, #1
 8007d34:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007d38:	2300      	movs	r3, #0
}
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	3710      	adds	r7, #16
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	bd80      	pop	{r7, pc}
	...

08007d44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b082      	sub	sp, #8
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d101      	bne.n	8007d56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007d52:	2301      	movs	r3, #1
 8007d54:	e054      	b.n	8007e00 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d111      	bne.n	8007d86 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2200      	movs	r2, #0
 8007d66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007d6a:	6878      	ldr	r0, [r7, #4]
 8007d6c:	f001 ffd4 	bl	8009d18 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d102      	bne.n	8007d7e <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	4a23      	ldr	r2, [pc, #140]	@ (8007e08 <HAL_TIM_Base_Init+0xc4>)
 8007d7c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d82:	6878      	ldr	r0, [r7, #4]
 8007d84:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2202      	movs	r2, #2
 8007d8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681a      	ldr	r2, [r3, #0]
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	3304      	adds	r3, #4
 8007d96:	4619      	mov	r1, r3
 8007d98:	4610      	mov	r0, r2
 8007d9a:	f001 fb1d 	bl	80093d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2201      	movs	r2, #1
 8007da2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2201      	movs	r2, #1
 8007daa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2201      	movs	r2, #1
 8007db2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2201      	movs	r2, #1
 8007dba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2201      	movs	r2, #1
 8007dc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2201      	movs	r2, #1
 8007dca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2201      	movs	r2, #1
 8007dda:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2201      	movs	r2, #1
 8007de2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2201      	movs	r2, #1
 8007dea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2201      	movs	r2, #1
 8007df2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2201      	movs	r2, #1
 8007dfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007dfe:	2300      	movs	r3, #0
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	3708      	adds	r7, #8
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}
 8007e08:	08004431 	.word	0x08004431

08007e0c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b085      	sub	sp, #20
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e1a:	b2db      	uxtb	r3, r3
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	d001      	beq.n	8007e24 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007e20:	2301      	movs	r3, #1
 8007e22:	e04c      	b.n	8007ebe <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2202      	movs	r2, #2
 8007e28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	4a26      	ldr	r2, [pc, #152]	@ (8007ecc <HAL_TIM_Base_Start+0xc0>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d022      	beq.n	8007e7c <HAL_TIM_Base_Start+0x70>
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e3e:	d01d      	beq.n	8007e7c <HAL_TIM_Base_Start+0x70>
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	4a22      	ldr	r2, [pc, #136]	@ (8007ed0 <HAL_TIM_Base_Start+0xc4>)
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d018      	beq.n	8007e7c <HAL_TIM_Base_Start+0x70>
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	4a21      	ldr	r2, [pc, #132]	@ (8007ed4 <HAL_TIM_Base_Start+0xc8>)
 8007e50:	4293      	cmp	r3, r2
 8007e52:	d013      	beq.n	8007e7c <HAL_TIM_Base_Start+0x70>
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	4a1f      	ldr	r2, [pc, #124]	@ (8007ed8 <HAL_TIM_Base_Start+0xcc>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d00e      	beq.n	8007e7c <HAL_TIM_Base_Start+0x70>
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	4a1e      	ldr	r2, [pc, #120]	@ (8007edc <HAL_TIM_Base_Start+0xd0>)
 8007e64:	4293      	cmp	r3, r2
 8007e66:	d009      	beq.n	8007e7c <HAL_TIM_Base_Start+0x70>
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4a1c      	ldr	r2, [pc, #112]	@ (8007ee0 <HAL_TIM_Base_Start+0xd4>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d004      	beq.n	8007e7c <HAL_TIM_Base_Start+0x70>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a1b      	ldr	r2, [pc, #108]	@ (8007ee4 <HAL_TIM_Base_Start+0xd8>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d115      	bne.n	8007ea8 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	689a      	ldr	r2, [r3, #8]
 8007e82:	4b19      	ldr	r3, [pc, #100]	@ (8007ee8 <HAL_TIM_Base_Start+0xdc>)
 8007e84:	4013      	ands	r3, r2
 8007e86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2b06      	cmp	r3, #6
 8007e8c:	d015      	beq.n	8007eba <HAL_TIM_Base_Start+0xae>
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e94:	d011      	beq.n	8007eba <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	681a      	ldr	r2, [r3, #0]
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f042 0201 	orr.w	r2, r2, #1
 8007ea4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ea6:	e008      	b.n	8007eba <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	681a      	ldr	r2, [r3, #0]
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f042 0201 	orr.w	r2, r2, #1
 8007eb6:	601a      	str	r2, [r3, #0]
 8007eb8:	e000      	b.n	8007ebc <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007eba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007ebc:	2300      	movs	r3, #0
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	3714      	adds	r7, #20
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec8:	4770      	bx	lr
 8007eca:	bf00      	nop
 8007ecc:	40012c00 	.word	0x40012c00
 8007ed0:	40000400 	.word	0x40000400
 8007ed4:	40000800 	.word	0x40000800
 8007ed8:	40000c00 	.word	0x40000c00
 8007edc:	40013400 	.word	0x40013400
 8007ee0:	40014000 	.word	0x40014000
 8007ee4:	40015000 	.word	0x40015000
 8007ee8:	00010007 	.word	0x00010007

08007eec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007eec:	b480      	push	{r7}
 8007eee:	b085      	sub	sp, #20
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007efa:	b2db      	uxtb	r3, r3
 8007efc:	2b01      	cmp	r3, #1
 8007efe:	d001      	beq.n	8007f04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007f00:	2301      	movs	r3, #1
 8007f02:	e054      	b.n	8007fae <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2202      	movs	r2, #2
 8007f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	68da      	ldr	r2, [r3, #12]
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f042 0201 	orr.w	r2, r2, #1
 8007f1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	4a26      	ldr	r2, [pc, #152]	@ (8007fbc <HAL_TIM_Base_Start_IT+0xd0>)
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d022      	beq.n	8007f6c <HAL_TIM_Base_Start_IT+0x80>
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f2e:	d01d      	beq.n	8007f6c <HAL_TIM_Base_Start_IT+0x80>
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4a22      	ldr	r2, [pc, #136]	@ (8007fc0 <HAL_TIM_Base_Start_IT+0xd4>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d018      	beq.n	8007f6c <HAL_TIM_Base_Start_IT+0x80>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	4a21      	ldr	r2, [pc, #132]	@ (8007fc4 <HAL_TIM_Base_Start_IT+0xd8>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d013      	beq.n	8007f6c <HAL_TIM_Base_Start_IT+0x80>
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	4a1f      	ldr	r2, [pc, #124]	@ (8007fc8 <HAL_TIM_Base_Start_IT+0xdc>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d00e      	beq.n	8007f6c <HAL_TIM_Base_Start_IT+0x80>
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	4a1e      	ldr	r2, [pc, #120]	@ (8007fcc <HAL_TIM_Base_Start_IT+0xe0>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d009      	beq.n	8007f6c <HAL_TIM_Base_Start_IT+0x80>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4a1c      	ldr	r2, [pc, #112]	@ (8007fd0 <HAL_TIM_Base_Start_IT+0xe4>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d004      	beq.n	8007f6c <HAL_TIM_Base_Start_IT+0x80>
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	4a1b      	ldr	r2, [pc, #108]	@ (8007fd4 <HAL_TIM_Base_Start_IT+0xe8>)
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	d115      	bne.n	8007f98 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	689a      	ldr	r2, [r3, #8]
 8007f72:	4b19      	ldr	r3, [pc, #100]	@ (8007fd8 <HAL_TIM_Base_Start_IT+0xec>)
 8007f74:	4013      	ands	r3, r2
 8007f76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	2b06      	cmp	r3, #6
 8007f7c:	d015      	beq.n	8007faa <HAL_TIM_Base_Start_IT+0xbe>
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f84:	d011      	beq.n	8007faa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	681a      	ldr	r2, [r3, #0]
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f042 0201 	orr.w	r2, r2, #1
 8007f94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f96:	e008      	b.n	8007faa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	681a      	ldr	r2, [r3, #0]
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f042 0201 	orr.w	r2, r2, #1
 8007fa6:	601a      	str	r2, [r3, #0]
 8007fa8:	e000      	b.n	8007fac <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007faa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007fac:	2300      	movs	r3, #0
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3714      	adds	r7, #20
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb8:	4770      	bx	lr
 8007fba:	bf00      	nop
 8007fbc:	40012c00 	.word	0x40012c00
 8007fc0:	40000400 	.word	0x40000400
 8007fc4:	40000800 	.word	0x40000800
 8007fc8:	40000c00 	.word	0x40000c00
 8007fcc:	40013400 	.word	0x40013400
 8007fd0:	40014000 	.word	0x40014000
 8007fd4:	40015000 	.word	0x40015000
 8007fd8:	00010007 	.word	0x00010007

08007fdc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b082      	sub	sp, #8
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d101      	bne.n	8007fee <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8007fea:	2301      	movs	r3, #1
 8007fec:	e054      	b.n	8008098 <HAL_TIM_OC_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ff4:	b2db      	uxtb	r3, r3
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d111      	bne.n	800801e <HAL_TIM_OC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f001 fe88 	bl	8009d18 <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800800c:	2b00      	cmp	r3, #0
 800800e:	d102      	bne.n	8008016 <HAL_TIM_OC_Init+0x3a>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	4a23      	ldr	r2, [pc, #140]	@ (80080a0 <HAL_TIM_OC_Init+0xc4>)
 8008014:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800801a:	6878      	ldr	r0, [r7, #4]
 800801c:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2202      	movs	r2, #2
 8008022:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681a      	ldr	r2, [r3, #0]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	3304      	adds	r3, #4
 800802e:	4619      	mov	r1, r3
 8008030:	4610      	mov	r0, r2
 8008032:	f001 f9d1 	bl	80093d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2201      	movs	r2, #1
 800803a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2201      	movs	r2, #1
 8008042:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2201      	movs	r2, #1
 800804a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2201      	movs	r2, #1
 8008052:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2201      	movs	r2, #1
 800805a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2201      	movs	r2, #1
 8008062:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2201      	movs	r2, #1
 800806a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2201      	movs	r2, #1
 8008072:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2201      	movs	r2, #1
 800807a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2201      	movs	r2, #1
 8008082:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2201      	movs	r2, #1
 800808a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2201      	movs	r2, #1
 8008092:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008096:	2300      	movs	r3, #0
}
 8008098:	4618      	mov	r0, r3
 800809a:	3708      	adds	r7, #8
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}
 80080a0:	080080a5 	.word	0x080080a5

080080a4 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80080a4:	b480      	push	{r7}
 80080a6:	b083      	sub	sp, #12
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80080ac:	bf00      	nop
 80080ae:	370c      	adds	r7, #12
 80080b0:	46bd      	mov	sp, r7
 80080b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b6:	4770      	bx	lr

080080b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b082      	sub	sp, #8
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d101      	bne.n	80080ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80080c6:	2301      	movs	r3, #1
 80080c8:	e054      	b.n	8008174 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080d0:	b2db      	uxtb	r3, r3
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d111      	bne.n	80080fa <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2200      	movs	r2, #0
 80080da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f001 fe1a 	bl	8009d18 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d102      	bne.n	80080f2 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	4a23      	ldr	r2, [pc, #140]	@ (800817c <HAL_TIM_PWM_Init+0xc4>)
 80080f0:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2202      	movs	r2, #2
 80080fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681a      	ldr	r2, [r3, #0]
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	3304      	adds	r3, #4
 800810a:	4619      	mov	r1, r3
 800810c:	4610      	mov	r0, r2
 800810e:	f001 f963 	bl	80093d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2201      	movs	r2, #1
 8008116:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2201      	movs	r2, #1
 800811e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2201      	movs	r2, #1
 8008126:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2201      	movs	r2, #1
 800812e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	2201      	movs	r2, #1
 8008136:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2201      	movs	r2, #1
 800813e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2201      	movs	r2, #1
 8008146:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2201      	movs	r2, #1
 800814e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2201      	movs	r2, #1
 8008156:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2201      	movs	r2, #1
 800815e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2201      	movs	r2, #1
 8008166:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2201      	movs	r2, #1
 800816e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008172:	2300      	movs	r3, #0
}
 8008174:	4618      	mov	r0, r3
 8008176:	3708      	adds	r7, #8
 8008178:	46bd      	mov	sp, r7
 800817a:	bd80      	pop	{r7, pc}
 800817c:	08008181 	.word	0x08008181

08008180 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008180:	b480      	push	{r7}
 8008182:	b083      	sub	sp, #12
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008188:	bf00      	nop
 800818a:	370c      	adds	r7, #12
 800818c:	46bd      	mov	sp, r7
 800818e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008192:	4770      	bx	lr

08008194 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b084      	sub	sp, #16
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
 800819c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d109      	bne.n	80081b8 <HAL_TIM_PWM_Start+0x24>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80081aa:	b2db      	uxtb	r3, r3
 80081ac:	2b01      	cmp	r3, #1
 80081ae:	bf14      	ite	ne
 80081b0:	2301      	movne	r3, #1
 80081b2:	2300      	moveq	r3, #0
 80081b4:	b2db      	uxtb	r3, r3
 80081b6:	e03c      	b.n	8008232 <HAL_TIM_PWM_Start+0x9e>
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	2b04      	cmp	r3, #4
 80081bc:	d109      	bne.n	80081d2 <HAL_TIM_PWM_Start+0x3e>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80081c4:	b2db      	uxtb	r3, r3
 80081c6:	2b01      	cmp	r3, #1
 80081c8:	bf14      	ite	ne
 80081ca:	2301      	movne	r3, #1
 80081cc:	2300      	moveq	r3, #0
 80081ce:	b2db      	uxtb	r3, r3
 80081d0:	e02f      	b.n	8008232 <HAL_TIM_PWM_Start+0x9e>
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	2b08      	cmp	r3, #8
 80081d6:	d109      	bne.n	80081ec <HAL_TIM_PWM_Start+0x58>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80081de:	b2db      	uxtb	r3, r3
 80081e0:	2b01      	cmp	r3, #1
 80081e2:	bf14      	ite	ne
 80081e4:	2301      	movne	r3, #1
 80081e6:	2300      	moveq	r3, #0
 80081e8:	b2db      	uxtb	r3, r3
 80081ea:	e022      	b.n	8008232 <HAL_TIM_PWM_Start+0x9e>
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	2b0c      	cmp	r3, #12
 80081f0:	d109      	bne.n	8008206 <HAL_TIM_PWM_Start+0x72>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081f8:	b2db      	uxtb	r3, r3
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	bf14      	ite	ne
 80081fe:	2301      	movne	r3, #1
 8008200:	2300      	moveq	r3, #0
 8008202:	b2db      	uxtb	r3, r3
 8008204:	e015      	b.n	8008232 <HAL_TIM_PWM_Start+0x9e>
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	2b10      	cmp	r3, #16
 800820a:	d109      	bne.n	8008220 <HAL_TIM_PWM_Start+0x8c>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008212:	b2db      	uxtb	r3, r3
 8008214:	2b01      	cmp	r3, #1
 8008216:	bf14      	ite	ne
 8008218:	2301      	movne	r3, #1
 800821a:	2300      	moveq	r3, #0
 800821c:	b2db      	uxtb	r3, r3
 800821e:	e008      	b.n	8008232 <HAL_TIM_PWM_Start+0x9e>
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008226:	b2db      	uxtb	r3, r3
 8008228:	2b01      	cmp	r3, #1
 800822a:	bf14      	ite	ne
 800822c:	2301      	movne	r3, #1
 800822e:	2300      	moveq	r3, #0
 8008230:	b2db      	uxtb	r3, r3
 8008232:	2b00      	cmp	r3, #0
 8008234:	d001      	beq.n	800823a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008236:	2301      	movs	r3, #1
 8008238:	e0a6      	b.n	8008388 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d104      	bne.n	800824a <HAL_TIM_PWM_Start+0xb6>
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2202      	movs	r2, #2
 8008244:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008248:	e023      	b.n	8008292 <HAL_TIM_PWM_Start+0xfe>
 800824a:	683b      	ldr	r3, [r7, #0]
 800824c:	2b04      	cmp	r3, #4
 800824e:	d104      	bne.n	800825a <HAL_TIM_PWM_Start+0xc6>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2202      	movs	r2, #2
 8008254:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008258:	e01b      	b.n	8008292 <HAL_TIM_PWM_Start+0xfe>
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	2b08      	cmp	r3, #8
 800825e:	d104      	bne.n	800826a <HAL_TIM_PWM_Start+0xd6>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2202      	movs	r2, #2
 8008264:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008268:	e013      	b.n	8008292 <HAL_TIM_PWM_Start+0xfe>
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	2b0c      	cmp	r3, #12
 800826e:	d104      	bne.n	800827a <HAL_TIM_PWM_Start+0xe6>
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2202      	movs	r2, #2
 8008274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008278:	e00b      	b.n	8008292 <HAL_TIM_PWM_Start+0xfe>
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	2b10      	cmp	r3, #16
 800827e:	d104      	bne.n	800828a <HAL_TIM_PWM_Start+0xf6>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2202      	movs	r2, #2
 8008284:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008288:	e003      	b.n	8008292 <HAL_TIM_PWM_Start+0xfe>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2202      	movs	r2, #2
 800828e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	2201      	movs	r2, #1
 8008298:	6839      	ldr	r1, [r7, #0]
 800829a:	4618      	mov	r0, r3
 800829c:	f001 fd16 	bl	8009ccc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	4a3a      	ldr	r2, [pc, #232]	@ (8008390 <HAL_TIM_PWM_Start+0x1fc>)
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d018      	beq.n	80082dc <HAL_TIM_PWM_Start+0x148>
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	4a39      	ldr	r2, [pc, #228]	@ (8008394 <HAL_TIM_PWM_Start+0x200>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d013      	beq.n	80082dc <HAL_TIM_PWM_Start+0x148>
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	4a37      	ldr	r2, [pc, #220]	@ (8008398 <HAL_TIM_PWM_Start+0x204>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d00e      	beq.n	80082dc <HAL_TIM_PWM_Start+0x148>
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	4a36      	ldr	r2, [pc, #216]	@ (800839c <HAL_TIM_PWM_Start+0x208>)
 80082c4:	4293      	cmp	r3, r2
 80082c6:	d009      	beq.n	80082dc <HAL_TIM_PWM_Start+0x148>
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	4a34      	ldr	r2, [pc, #208]	@ (80083a0 <HAL_TIM_PWM_Start+0x20c>)
 80082ce:	4293      	cmp	r3, r2
 80082d0:	d004      	beq.n	80082dc <HAL_TIM_PWM_Start+0x148>
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	4a33      	ldr	r2, [pc, #204]	@ (80083a4 <HAL_TIM_PWM_Start+0x210>)
 80082d8:	4293      	cmp	r3, r2
 80082da:	d101      	bne.n	80082e0 <HAL_TIM_PWM_Start+0x14c>
 80082dc:	2301      	movs	r3, #1
 80082de:	e000      	b.n	80082e2 <HAL_TIM_PWM_Start+0x14e>
 80082e0:	2300      	movs	r3, #0
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d007      	beq.n	80082f6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80082f4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	4a25      	ldr	r2, [pc, #148]	@ (8008390 <HAL_TIM_PWM_Start+0x1fc>)
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d022      	beq.n	8008346 <HAL_TIM_PWM_Start+0x1b2>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008308:	d01d      	beq.n	8008346 <HAL_TIM_PWM_Start+0x1b2>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4a26      	ldr	r2, [pc, #152]	@ (80083a8 <HAL_TIM_PWM_Start+0x214>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d018      	beq.n	8008346 <HAL_TIM_PWM_Start+0x1b2>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a24      	ldr	r2, [pc, #144]	@ (80083ac <HAL_TIM_PWM_Start+0x218>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d013      	beq.n	8008346 <HAL_TIM_PWM_Start+0x1b2>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a23      	ldr	r2, [pc, #140]	@ (80083b0 <HAL_TIM_PWM_Start+0x21c>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d00e      	beq.n	8008346 <HAL_TIM_PWM_Start+0x1b2>
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a19      	ldr	r2, [pc, #100]	@ (8008394 <HAL_TIM_PWM_Start+0x200>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d009      	beq.n	8008346 <HAL_TIM_PWM_Start+0x1b2>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a18      	ldr	r2, [pc, #96]	@ (8008398 <HAL_TIM_PWM_Start+0x204>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d004      	beq.n	8008346 <HAL_TIM_PWM_Start+0x1b2>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a18      	ldr	r2, [pc, #96]	@ (80083a4 <HAL_TIM_PWM_Start+0x210>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d115      	bne.n	8008372 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	689a      	ldr	r2, [r3, #8]
 800834c:	4b19      	ldr	r3, [pc, #100]	@ (80083b4 <HAL_TIM_PWM_Start+0x220>)
 800834e:	4013      	ands	r3, r2
 8008350:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2b06      	cmp	r3, #6
 8008356:	d015      	beq.n	8008384 <HAL_TIM_PWM_Start+0x1f0>
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800835e:	d011      	beq.n	8008384 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	681a      	ldr	r2, [r3, #0]
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f042 0201 	orr.w	r2, r2, #1
 800836e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008370:	e008      	b.n	8008384 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	681a      	ldr	r2, [r3, #0]
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f042 0201 	orr.w	r2, r2, #1
 8008380:	601a      	str	r2, [r3, #0]
 8008382:	e000      	b.n	8008386 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008384:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008386:	2300      	movs	r3, #0
}
 8008388:	4618      	mov	r0, r3
 800838a:	3710      	adds	r7, #16
 800838c:	46bd      	mov	sp, r7
 800838e:	bd80      	pop	{r7, pc}
 8008390:	40012c00 	.word	0x40012c00
 8008394:	40013400 	.word	0x40013400
 8008398:	40014000 	.word	0x40014000
 800839c:	40014400 	.word	0x40014400
 80083a0:	40014800 	.word	0x40014800
 80083a4:	40015000 	.word	0x40015000
 80083a8:	40000400 	.word	0x40000400
 80083ac:	40000800 	.word	0x40000800
 80083b0:	40000c00 	.word	0x40000c00
 80083b4:	00010007 	.word	0x00010007

080083b8 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b082      	sub	sp, #8
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
 80083c0:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d101      	bne.n	80083cc <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80083c8:	2301      	movs	r3, #1
 80083ca:	e04c      	b.n	8008466 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80083d2:	b2db      	uxtb	r3, r3
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d111      	bne.n	80083fc <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2200      	movs	r2, #0
 80083dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80083e0:	6878      	ldr	r0, [r7, #4]
 80083e2:	f001 fc99 	bl	8009d18 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d102      	bne.n	80083f4 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	4a1f      	ldr	r2, [pc, #124]	@ (8008470 <HAL_TIM_OnePulse_Init+0xb8>)
 80083f2:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2202      	movs	r2, #2
 8008400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681a      	ldr	r2, [r3, #0]
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	3304      	adds	r3, #4
 800840c:	4619      	mov	r1, r3
 800840e:	4610      	mov	r0, r2
 8008410:	f000 ffe2 	bl	80093d8 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	681a      	ldr	r2, [r3, #0]
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f022 0208 	bic.w	r2, r2, #8
 8008422:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	6819      	ldr	r1, [r3, #0]
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	683a      	ldr	r2, [r7, #0]
 8008430:	430a      	orrs	r2, r1
 8008432:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2201      	movs	r2, #1
 8008438:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2201      	movs	r2, #1
 8008440:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2201      	movs	r2, #1
 8008448:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2201      	movs	r2, #1
 8008450:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2201      	movs	r2, #1
 8008458:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2201      	movs	r2, #1
 8008460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008464:	2300      	movs	r3, #0
}
 8008466:	4618      	mov	r0, r3
 8008468:	3708      	adds	r7, #8
 800846a:	46bd      	mov	sp, r7
 800846c:	bd80      	pop	{r7, pc}
 800846e:	bf00      	nop
 8008470:	08008475 	.word	0x08008475

08008474 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8008474:	b480      	push	{r7}
 8008476:	b083      	sub	sp, #12
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800847c:	bf00      	nop
 800847e:	370c      	adds	r7, #12
 8008480:	46bd      	mov	sp, r7
 8008482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008486:	4770      	bx	lr

08008488 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b084      	sub	sp, #16
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
 8008490:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008498:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80084a0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80084a8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80084b0:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80084b2:	7bfb      	ldrb	r3, [r7, #15]
 80084b4:	2b01      	cmp	r3, #1
 80084b6:	d108      	bne.n	80084ca <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80084b8:	7bbb      	ldrb	r3, [r7, #14]
 80084ba:	2b01      	cmp	r3, #1
 80084bc:	d105      	bne.n	80084ca <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80084be:	7b7b      	ldrb	r3, [r7, #13]
 80084c0:	2b01      	cmp	r3, #1
 80084c2:	d102      	bne.n	80084ca <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80084c4:	7b3b      	ldrb	r3, [r7, #12]
 80084c6:	2b01      	cmp	r3, #1
 80084c8:	d001      	beq.n	80084ce <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 80084ca:	2301      	movs	r3, #1
 80084cc:	e059      	b.n	8008582 <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2202      	movs	r2, #2
 80084d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2202      	movs	r2, #2
 80084da:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2202      	movs	r2, #2
 80084e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2202      	movs	r2, #2
 80084ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	68da      	ldr	r2, [r3, #12]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f042 0202 	orr.w	r2, r2, #2
 80084fc:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	68da      	ldr	r2, [r3, #12]
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f042 0204 	orr.w	r2, r2, #4
 800850c:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	2201      	movs	r2, #1
 8008514:	2100      	movs	r1, #0
 8008516:	4618      	mov	r0, r3
 8008518:	f001 fbd8 	bl	8009ccc <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	2201      	movs	r2, #1
 8008522:	2104      	movs	r1, #4
 8008524:	4618      	mov	r0, r3
 8008526:	f001 fbd1 	bl	8009ccc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	4a17      	ldr	r2, [pc, #92]	@ (800858c <HAL_TIM_OnePulse_Start_IT+0x104>)
 8008530:	4293      	cmp	r3, r2
 8008532:	d018      	beq.n	8008566 <HAL_TIM_OnePulse_Start_IT+0xde>
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	4a15      	ldr	r2, [pc, #84]	@ (8008590 <HAL_TIM_OnePulse_Start_IT+0x108>)
 800853a:	4293      	cmp	r3, r2
 800853c:	d013      	beq.n	8008566 <HAL_TIM_OnePulse_Start_IT+0xde>
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	4a14      	ldr	r2, [pc, #80]	@ (8008594 <HAL_TIM_OnePulse_Start_IT+0x10c>)
 8008544:	4293      	cmp	r3, r2
 8008546:	d00e      	beq.n	8008566 <HAL_TIM_OnePulse_Start_IT+0xde>
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	4a12      	ldr	r2, [pc, #72]	@ (8008598 <HAL_TIM_OnePulse_Start_IT+0x110>)
 800854e:	4293      	cmp	r3, r2
 8008550:	d009      	beq.n	8008566 <HAL_TIM_OnePulse_Start_IT+0xde>
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	4a11      	ldr	r2, [pc, #68]	@ (800859c <HAL_TIM_OnePulse_Start_IT+0x114>)
 8008558:	4293      	cmp	r3, r2
 800855a:	d004      	beq.n	8008566 <HAL_TIM_OnePulse_Start_IT+0xde>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	4a0f      	ldr	r2, [pc, #60]	@ (80085a0 <HAL_TIM_OnePulse_Start_IT+0x118>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d101      	bne.n	800856a <HAL_TIM_OnePulse_Start_IT+0xe2>
 8008566:	2301      	movs	r3, #1
 8008568:	e000      	b.n	800856c <HAL_TIM_OnePulse_Start_IT+0xe4>
 800856a:	2300      	movs	r3, #0
 800856c:	2b00      	cmp	r3, #0
 800856e:	d007      	beq.n	8008580 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800857e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8008580:	2300      	movs	r3, #0
}
 8008582:	4618      	mov	r0, r3
 8008584:	3710      	adds	r7, #16
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}
 800858a:	bf00      	nop
 800858c:	40012c00 	.word	0x40012c00
 8008590:	40013400 	.word	0x40013400
 8008594:	40014000 	.word	0x40014000
 8008598:	40014400 	.word	0x40014400
 800859c:	40014800 	.word	0x40014800
 80085a0:	40015000 	.word	0x40015000

080085a4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b086      	sub	sp, #24
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
 80085ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d101      	bne.n	80085b8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80085b4:	2301      	movs	r3, #1
 80085b6:	e0a2      	b.n	80086fe <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80085be:	b2db      	uxtb	r3, r3
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d111      	bne.n	80085e8 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	2200      	movs	r2, #0
 80085c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f001 fba3 	bl	8009d18 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d102      	bne.n	80085e0 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	4a4a      	ldr	r2, [pc, #296]	@ (8008708 <HAL_TIM_Encoder_Init+0x164>)
 80085de:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2202      	movs	r2, #2
 80085ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	689b      	ldr	r3, [r3, #8]
 80085f6:	687a      	ldr	r2, [r7, #4]
 80085f8:	6812      	ldr	r2, [r2, #0]
 80085fa:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80085fe:	f023 0307 	bic.w	r3, r3, #7
 8008602:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681a      	ldr	r2, [r3, #0]
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	3304      	adds	r3, #4
 800860c:	4619      	mov	r1, r3
 800860e:	4610      	mov	r0, r2
 8008610:	f000 fee2 	bl	80093d8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	689b      	ldr	r3, [r3, #8]
 800861a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	699b      	ldr	r3, [r3, #24]
 8008622:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	6a1b      	ldr	r3, [r3, #32]
 800862a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	697a      	ldr	r2, [r7, #20]
 8008632:	4313      	orrs	r3, r2
 8008634:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008636:	693b      	ldr	r3, [r7, #16]
 8008638:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800863c:	f023 0303 	bic.w	r3, r3, #3
 8008640:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	689a      	ldr	r2, [r3, #8]
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	699b      	ldr	r3, [r3, #24]
 800864a:	021b      	lsls	r3, r3, #8
 800864c:	4313      	orrs	r3, r2
 800864e:	693a      	ldr	r2, [r7, #16]
 8008650:	4313      	orrs	r3, r2
 8008652:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800865a:	f023 030c 	bic.w	r3, r3, #12
 800865e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008660:	693b      	ldr	r3, [r7, #16]
 8008662:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008666:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800866a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	68da      	ldr	r2, [r3, #12]
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	69db      	ldr	r3, [r3, #28]
 8008674:	021b      	lsls	r3, r3, #8
 8008676:	4313      	orrs	r3, r2
 8008678:	693a      	ldr	r2, [r7, #16]
 800867a:	4313      	orrs	r3, r2
 800867c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	691b      	ldr	r3, [r3, #16]
 8008682:	011a      	lsls	r2, r3, #4
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	6a1b      	ldr	r3, [r3, #32]
 8008688:	031b      	lsls	r3, r3, #12
 800868a:	4313      	orrs	r3, r2
 800868c:	693a      	ldr	r2, [r7, #16]
 800868e:	4313      	orrs	r3, r2
 8008690:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8008698:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80086a0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	685a      	ldr	r2, [r3, #4]
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	695b      	ldr	r3, [r3, #20]
 80086aa:	011b      	lsls	r3, r3, #4
 80086ac:	4313      	orrs	r3, r2
 80086ae:	68fa      	ldr	r2, [r7, #12]
 80086b0:	4313      	orrs	r3, r2
 80086b2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	697a      	ldr	r2, [r7, #20]
 80086ba:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	693a      	ldr	r2, [r7, #16]
 80086c2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	68fa      	ldr	r2, [r7, #12]
 80086ca:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2201      	movs	r2, #1
 80086d0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2201      	movs	r2, #1
 80086d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2201      	movs	r2, #1
 80086e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2201      	movs	r2, #1
 80086e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2201      	movs	r2, #1
 80086f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2201      	movs	r2, #1
 80086f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80086fc:	2300      	movs	r3, #0
}
 80086fe:	4618      	mov	r0, r3
 8008700:	3718      	adds	r7, #24
 8008702:	46bd      	mov	sp, r7
 8008704:	bd80      	pop	{r7, pc}
 8008706:	bf00      	nop
 8008708:	08004549 	.word	0x08004549

0800870c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b084      	sub	sp, #16
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800871c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008724:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800872c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008734:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d110      	bne.n	800875e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800873c:	7bfb      	ldrb	r3, [r7, #15]
 800873e:	2b01      	cmp	r3, #1
 8008740:	d102      	bne.n	8008748 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008742:	7b7b      	ldrb	r3, [r7, #13]
 8008744:	2b01      	cmp	r3, #1
 8008746:	d001      	beq.n	800874c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008748:	2301      	movs	r3, #1
 800874a:	e069      	b.n	8008820 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2202      	movs	r2, #2
 8008750:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2202      	movs	r2, #2
 8008758:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800875c:	e031      	b.n	80087c2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	2b04      	cmp	r3, #4
 8008762:	d110      	bne.n	8008786 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008764:	7bbb      	ldrb	r3, [r7, #14]
 8008766:	2b01      	cmp	r3, #1
 8008768:	d102      	bne.n	8008770 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800876a:	7b3b      	ldrb	r3, [r7, #12]
 800876c:	2b01      	cmp	r3, #1
 800876e:	d001      	beq.n	8008774 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008770:	2301      	movs	r3, #1
 8008772:	e055      	b.n	8008820 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2202      	movs	r2, #2
 8008778:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2202      	movs	r2, #2
 8008780:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008784:	e01d      	b.n	80087c2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008786:	7bfb      	ldrb	r3, [r7, #15]
 8008788:	2b01      	cmp	r3, #1
 800878a:	d108      	bne.n	800879e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800878c:	7bbb      	ldrb	r3, [r7, #14]
 800878e:	2b01      	cmp	r3, #1
 8008790:	d105      	bne.n	800879e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008792:	7b7b      	ldrb	r3, [r7, #13]
 8008794:	2b01      	cmp	r3, #1
 8008796:	d102      	bne.n	800879e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008798:	7b3b      	ldrb	r3, [r7, #12]
 800879a:	2b01      	cmp	r3, #1
 800879c:	d001      	beq.n	80087a2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800879e:	2301      	movs	r3, #1
 80087a0:	e03e      	b.n	8008820 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2202      	movs	r2, #2
 80087a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2202      	movs	r2, #2
 80087ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	2202      	movs	r2, #2
 80087b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2202      	movs	r2, #2
 80087be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d003      	beq.n	80087d0 <HAL_TIM_Encoder_Start+0xc4>
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	2b04      	cmp	r3, #4
 80087cc:	d008      	beq.n	80087e0 <HAL_TIM_Encoder_Start+0xd4>
 80087ce:	e00f      	b.n	80087f0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	2201      	movs	r2, #1
 80087d6:	2100      	movs	r1, #0
 80087d8:	4618      	mov	r0, r3
 80087da:	f001 fa77 	bl	8009ccc <TIM_CCxChannelCmd>
      break;
 80087de:	e016      	b.n	800880e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	2201      	movs	r2, #1
 80087e6:	2104      	movs	r1, #4
 80087e8:	4618      	mov	r0, r3
 80087ea:	f001 fa6f 	bl	8009ccc <TIM_CCxChannelCmd>
      break;
 80087ee:	e00e      	b.n	800880e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	2201      	movs	r2, #1
 80087f6:	2100      	movs	r1, #0
 80087f8:	4618      	mov	r0, r3
 80087fa:	f001 fa67 	bl	8009ccc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	2201      	movs	r2, #1
 8008804:	2104      	movs	r1, #4
 8008806:	4618      	mov	r0, r3
 8008808:	f001 fa60 	bl	8009ccc <TIM_CCxChannelCmd>
      break;
 800880c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	681a      	ldr	r2, [r3, #0]
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	f042 0201 	orr.w	r2, r2, #1
 800881c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800881e:	2300      	movs	r3, #0
}
 8008820:	4618      	mov	r0, r3
 8008822:	3710      	adds	r7, #16
 8008824:	46bd      	mov	sp, r7
 8008826:	bd80      	pop	{r7, pc}

08008828 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b084      	sub	sp, #16
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	68db      	ldr	r3, [r3, #12]
 8008836:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	691b      	ldr	r3, [r3, #16]
 800883e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	f003 0302 	and.w	r3, r3, #2
 8008846:	2b00      	cmp	r3, #0
 8008848:	d026      	beq.n	8008898 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	f003 0302 	and.w	r3, r3, #2
 8008850:	2b00      	cmp	r3, #0
 8008852:	d021      	beq.n	8008898 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f06f 0202 	mvn.w	r2, #2
 800885c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2201      	movs	r2, #1
 8008862:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	699b      	ldr	r3, [r3, #24]
 800886a:	f003 0303 	and.w	r3, r3, #3
 800886e:	2b00      	cmp	r3, #0
 8008870:	d005      	beq.n	800887e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008878:	6878      	ldr	r0, [r7, #4]
 800887a:	4798      	blx	r3
 800887c:	e009      	b.n	8008892 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800888e:	6878      	ldr	r0, [r7, #4]
 8008890:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2200      	movs	r2, #0
 8008896:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008898:	68bb      	ldr	r3, [r7, #8]
 800889a:	f003 0304 	and.w	r3, r3, #4
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d026      	beq.n	80088f0 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	f003 0304 	and.w	r3, r3, #4
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d021      	beq.n	80088f0 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f06f 0204 	mvn.w	r2, #4
 80088b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2202      	movs	r2, #2
 80088ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	699b      	ldr	r3, [r3, #24]
 80088c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d005      	beq.n	80088d6 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80088d0:	6878      	ldr	r0, [r7, #4]
 80088d2:	4798      	blx	r3
 80088d4:	e009      	b.n	80088ea <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2200      	movs	r2, #0
 80088ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	f003 0308 	and.w	r3, r3, #8
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d026      	beq.n	8008948 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	f003 0308 	and.w	r3, r3, #8
 8008900:	2b00      	cmp	r3, #0
 8008902:	d021      	beq.n	8008948 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f06f 0208 	mvn.w	r2, #8
 800890c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2204      	movs	r2, #4
 8008912:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	69db      	ldr	r3, [r3, #28]
 800891a:	f003 0303 	and.w	r3, r3, #3
 800891e:	2b00      	cmp	r3, #0
 8008920:	d005      	beq.n	800892e <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	4798      	blx	r3
 800892c:	e009      	b.n	8008942 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008934:	6878      	ldr	r0, [r7, #4]
 8008936:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2200      	movs	r2, #0
 8008946:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	f003 0310 	and.w	r3, r3, #16
 800894e:	2b00      	cmp	r3, #0
 8008950:	d026      	beq.n	80089a0 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	f003 0310 	and.w	r3, r3, #16
 8008958:	2b00      	cmp	r3, #0
 800895a:	d021      	beq.n	80089a0 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f06f 0210 	mvn.w	r2, #16
 8008964:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2208      	movs	r2, #8
 800896a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	69db      	ldr	r3, [r3, #28]
 8008972:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008976:	2b00      	cmp	r3, #0
 8008978:	d005      	beq.n	8008986 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008980:	6878      	ldr	r0, [r7, #4]
 8008982:	4798      	blx	r3
 8008984:	e009      	b.n	800899a <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800898c:	6878      	ldr	r0, [r7, #4]
 800898e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008996:	6878      	ldr	r0, [r7, #4]
 8008998:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2200      	movs	r2, #0
 800899e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	f003 0301 	and.w	r3, r3, #1
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d00e      	beq.n	80089c8 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	f003 0301 	and.w	r3, r3, #1
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d009      	beq.n	80089c8 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f06f 0201 	mvn.w	r2, #1
 80089bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80089c4:	6878      	ldr	r0, [r7, #4]
 80089c6:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d104      	bne.n	80089dc <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80089d2:	68bb      	ldr	r3, [r7, #8]
 80089d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d00e      	beq.n	80089fa <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d009      	beq.n	80089fa <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80089ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80089f6:	6878      	ldr	r0, [r7, #4]
 80089f8:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80089fa:	68bb      	ldr	r3, [r7, #8]
 80089fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d00e      	beq.n	8008a22 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d009      	beq.n	8008a22 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008a16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d00e      	beq.n	8008a4a <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d009      	beq.n	8008a4a <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008a3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008a4a:	68bb      	ldr	r3, [r7, #8]
 8008a4c:	f003 0320 	and.w	r3, r3, #32
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d00e      	beq.n	8008a72 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	f003 0320 	and.w	r3, r3, #32
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d009      	beq.n	8008a72 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f06f 0220 	mvn.w	r2, #32
 8008a66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d00e      	beq.n	8008a9a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d009      	beq.n	8008a9a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008a8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d00e      	beq.n	8008ac2 <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d009      	beq.n	8008ac2 <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8008ab6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008abe:	6878      	ldr	r0, [r7, #4]
 8008ac0:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008ac2:	68bb      	ldr	r3, [r7, #8]
 8008ac4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d00e      	beq.n	8008aea <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d009      	beq.n	8008aea <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8008ade:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d00e      	beq.n	8008b12 <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d009      	beq.n	8008b12 <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8008b06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008b12:	bf00      	nop
 8008b14:	3710      	adds	r7, #16
 8008b16:	46bd      	mov	sp, r7
 8008b18:	bd80      	pop	{r7, pc}
	...

08008b1c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b086      	sub	sp, #24
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	60f8      	str	r0, [r7, #12]
 8008b24:	60b9      	str	r1, [r7, #8]
 8008b26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008b32:	2b01      	cmp	r3, #1
 8008b34:	d101      	bne.n	8008b3a <HAL_TIM_OC_ConfigChannel+0x1e>
 8008b36:	2302      	movs	r3, #2
 8008b38:	e066      	b.n	8008c08 <HAL_TIM_OC_ConfigChannel+0xec>
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	2201      	movs	r2, #1
 8008b3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2b14      	cmp	r3, #20
 8008b46:	d857      	bhi.n	8008bf8 <HAL_TIM_OC_ConfigChannel+0xdc>
 8008b48:	a201      	add	r2, pc, #4	@ (adr r2, 8008b50 <HAL_TIM_OC_ConfigChannel+0x34>)
 8008b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b4e:	bf00      	nop
 8008b50:	08008ba5 	.word	0x08008ba5
 8008b54:	08008bf9 	.word	0x08008bf9
 8008b58:	08008bf9 	.word	0x08008bf9
 8008b5c:	08008bf9 	.word	0x08008bf9
 8008b60:	08008bb3 	.word	0x08008bb3
 8008b64:	08008bf9 	.word	0x08008bf9
 8008b68:	08008bf9 	.word	0x08008bf9
 8008b6c:	08008bf9 	.word	0x08008bf9
 8008b70:	08008bc1 	.word	0x08008bc1
 8008b74:	08008bf9 	.word	0x08008bf9
 8008b78:	08008bf9 	.word	0x08008bf9
 8008b7c:	08008bf9 	.word	0x08008bf9
 8008b80:	08008bcf 	.word	0x08008bcf
 8008b84:	08008bf9 	.word	0x08008bf9
 8008b88:	08008bf9 	.word	0x08008bf9
 8008b8c:	08008bf9 	.word	0x08008bf9
 8008b90:	08008bdd 	.word	0x08008bdd
 8008b94:	08008bf9 	.word	0x08008bf9
 8008b98:	08008bf9 	.word	0x08008bf9
 8008b9c:	08008bf9 	.word	0x08008bf9
 8008ba0:	08008beb 	.word	0x08008beb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	68b9      	ldr	r1, [r7, #8]
 8008baa:	4618      	mov	r0, r3
 8008bac:	f000 fcc8 	bl	8009540 <TIM_OC1_SetConfig>
      break;
 8008bb0:	e025      	b.n	8008bfe <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	68b9      	ldr	r1, [r7, #8]
 8008bb8:	4618      	mov	r0, r3
 8008bba:	f000 fd5b 	bl	8009674 <TIM_OC2_SetConfig>
      break;
 8008bbe:	e01e      	b.n	8008bfe <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	68b9      	ldr	r1, [r7, #8]
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	f000 fde8 	bl	800979c <TIM_OC3_SetConfig>
      break;
 8008bcc:	e017      	b.n	8008bfe <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	68b9      	ldr	r1, [r7, #8]
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	f000 fe73 	bl	80098c0 <TIM_OC4_SetConfig>
      break;
 8008bda:	e010      	b.n	8008bfe <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	68b9      	ldr	r1, [r7, #8]
 8008be2:	4618      	mov	r0, r3
 8008be4:	f000 ff00 	bl	80099e8 <TIM_OC5_SetConfig>
      break;
 8008be8:	e009      	b.n	8008bfe <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	68b9      	ldr	r1, [r7, #8]
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	f000 ff63 	bl	8009abc <TIM_OC6_SetConfig>
      break;
 8008bf6:	e002      	b.n	8008bfe <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	75fb      	strb	r3, [r7, #23]
      break;
 8008bfc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	2200      	movs	r2, #0
 8008c02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008c06:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c08:	4618      	mov	r0, r3
 8008c0a:	3718      	adds	r7, #24
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	bd80      	pop	{r7, pc}

08008c10 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b086      	sub	sp, #24
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	60f8      	str	r0, [r7, #12]
 8008c18:	60b9      	str	r1, [r7, #8]
 8008c1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c26:	2b01      	cmp	r3, #1
 8008c28:	d101      	bne.n	8008c2e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008c2a:	2302      	movs	r3, #2
 8008c2c:	e0ff      	b.n	8008e2e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	2201      	movs	r2, #1
 8008c32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2b14      	cmp	r3, #20
 8008c3a:	f200 80f0 	bhi.w	8008e1e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008c3e:	a201      	add	r2, pc, #4	@ (adr r2, 8008c44 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c44:	08008c99 	.word	0x08008c99
 8008c48:	08008e1f 	.word	0x08008e1f
 8008c4c:	08008e1f 	.word	0x08008e1f
 8008c50:	08008e1f 	.word	0x08008e1f
 8008c54:	08008cd9 	.word	0x08008cd9
 8008c58:	08008e1f 	.word	0x08008e1f
 8008c5c:	08008e1f 	.word	0x08008e1f
 8008c60:	08008e1f 	.word	0x08008e1f
 8008c64:	08008d1b 	.word	0x08008d1b
 8008c68:	08008e1f 	.word	0x08008e1f
 8008c6c:	08008e1f 	.word	0x08008e1f
 8008c70:	08008e1f 	.word	0x08008e1f
 8008c74:	08008d5b 	.word	0x08008d5b
 8008c78:	08008e1f 	.word	0x08008e1f
 8008c7c:	08008e1f 	.word	0x08008e1f
 8008c80:	08008e1f 	.word	0x08008e1f
 8008c84:	08008d9d 	.word	0x08008d9d
 8008c88:	08008e1f 	.word	0x08008e1f
 8008c8c:	08008e1f 	.word	0x08008e1f
 8008c90:	08008e1f 	.word	0x08008e1f
 8008c94:	08008ddd 	.word	0x08008ddd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	68b9      	ldr	r1, [r7, #8]
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	f000 fc4e 	bl	8009540 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	699a      	ldr	r2, [r3, #24]
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	f042 0208 	orr.w	r2, r2, #8
 8008cb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	699a      	ldr	r2, [r3, #24]
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f022 0204 	bic.w	r2, r2, #4
 8008cc2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	6999      	ldr	r1, [r3, #24]
 8008cca:	68bb      	ldr	r3, [r7, #8]
 8008ccc:	691a      	ldr	r2, [r3, #16]
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	430a      	orrs	r2, r1
 8008cd4:	619a      	str	r2, [r3, #24]
      break;
 8008cd6:	e0a5      	b.n	8008e24 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	68b9      	ldr	r1, [r7, #8]
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f000 fcc8 	bl	8009674 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	699a      	ldr	r2, [r3, #24]
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008cf2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	699a      	ldr	r2, [r3, #24]
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008d02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	6999      	ldr	r1, [r3, #24]
 8008d0a:	68bb      	ldr	r3, [r7, #8]
 8008d0c:	691b      	ldr	r3, [r3, #16]
 8008d0e:	021a      	lsls	r2, r3, #8
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	430a      	orrs	r2, r1
 8008d16:	619a      	str	r2, [r3, #24]
      break;
 8008d18:	e084      	b.n	8008e24 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	68b9      	ldr	r1, [r7, #8]
 8008d20:	4618      	mov	r0, r3
 8008d22:	f000 fd3b 	bl	800979c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	69da      	ldr	r2, [r3, #28]
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f042 0208 	orr.w	r2, r2, #8
 8008d34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	69da      	ldr	r2, [r3, #28]
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	f022 0204 	bic.w	r2, r2, #4
 8008d44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	69d9      	ldr	r1, [r3, #28]
 8008d4c:	68bb      	ldr	r3, [r7, #8]
 8008d4e:	691a      	ldr	r2, [r3, #16]
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	430a      	orrs	r2, r1
 8008d56:	61da      	str	r2, [r3, #28]
      break;
 8008d58:	e064      	b.n	8008e24 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	68b9      	ldr	r1, [r7, #8]
 8008d60:	4618      	mov	r0, r3
 8008d62:	f000 fdad 	bl	80098c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	69da      	ldr	r2, [r3, #28]
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008d74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	69da      	ldr	r2, [r3, #28]
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008d84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	69d9      	ldr	r1, [r3, #28]
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	691b      	ldr	r3, [r3, #16]
 8008d90:	021a      	lsls	r2, r3, #8
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	430a      	orrs	r2, r1
 8008d98:	61da      	str	r2, [r3, #28]
      break;
 8008d9a:	e043      	b.n	8008e24 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	68b9      	ldr	r1, [r7, #8]
 8008da2:	4618      	mov	r0, r3
 8008da4:	f000 fe20 	bl	80099e8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f042 0208 	orr.w	r2, r2, #8
 8008db6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	f022 0204 	bic.w	r2, r2, #4
 8008dc6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	691a      	ldr	r2, [r3, #16]
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	430a      	orrs	r2, r1
 8008dd8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008dda:	e023      	b.n	8008e24 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	68b9      	ldr	r1, [r7, #8]
 8008de2:	4618      	mov	r0, r3
 8008de4:	f000 fe6a 	bl	8009abc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008df6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008e06:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008e0e:	68bb      	ldr	r3, [r7, #8]
 8008e10:	691b      	ldr	r3, [r3, #16]
 8008e12:	021a      	lsls	r2, r3, #8
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	430a      	orrs	r2, r1
 8008e1a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008e1c:	e002      	b.n	8008e24 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008e1e:	2301      	movs	r3, #1
 8008e20:	75fb      	strb	r3, [r7, #23]
      break;
 8008e22:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	2200      	movs	r2, #0
 8008e28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008e2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	3718      	adds	r7, #24
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}
 8008e36:	bf00      	nop

08008e38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b084      	sub	sp, #16
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
 8008e40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008e42:	2300      	movs	r3, #0
 8008e44:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e4c:	2b01      	cmp	r3, #1
 8008e4e:	d101      	bne.n	8008e54 <HAL_TIM_ConfigClockSource+0x1c>
 8008e50:	2302      	movs	r3, #2
 8008e52:	e0f6      	b.n	8009042 <HAL_TIM_ConfigClockSource+0x20a>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2201      	movs	r2, #1
 8008e58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2202      	movs	r2, #2
 8008e60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	689b      	ldr	r3, [r3, #8]
 8008e6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008e6c:	68bb      	ldr	r3, [r7, #8]
 8008e6e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8008e72:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008e76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008e7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	68ba      	ldr	r2, [r7, #8]
 8008e86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	4a6f      	ldr	r2, [pc, #444]	@ (800904c <HAL_TIM_ConfigClockSource+0x214>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	f000 80c1 	beq.w	8009016 <HAL_TIM_ConfigClockSource+0x1de>
 8008e94:	4a6d      	ldr	r2, [pc, #436]	@ (800904c <HAL_TIM_ConfigClockSource+0x214>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	f200 80c6 	bhi.w	8009028 <HAL_TIM_ConfigClockSource+0x1f0>
 8008e9c:	4a6c      	ldr	r2, [pc, #432]	@ (8009050 <HAL_TIM_ConfigClockSource+0x218>)
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	f000 80b9 	beq.w	8009016 <HAL_TIM_ConfigClockSource+0x1de>
 8008ea4:	4a6a      	ldr	r2, [pc, #424]	@ (8009050 <HAL_TIM_ConfigClockSource+0x218>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	f200 80be 	bhi.w	8009028 <HAL_TIM_ConfigClockSource+0x1f0>
 8008eac:	4a69      	ldr	r2, [pc, #420]	@ (8009054 <HAL_TIM_ConfigClockSource+0x21c>)
 8008eae:	4293      	cmp	r3, r2
 8008eb0:	f000 80b1 	beq.w	8009016 <HAL_TIM_ConfigClockSource+0x1de>
 8008eb4:	4a67      	ldr	r2, [pc, #412]	@ (8009054 <HAL_TIM_ConfigClockSource+0x21c>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	f200 80b6 	bhi.w	8009028 <HAL_TIM_ConfigClockSource+0x1f0>
 8008ebc:	4a66      	ldr	r2, [pc, #408]	@ (8009058 <HAL_TIM_ConfigClockSource+0x220>)
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	f000 80a9 	beq.w	8009016 <HAL_TIM_ConfigClockSource+0x1de>
 8008ec4:	4a64      	ldr	r2, [pc, #400]	@ (8009058 <HAL_TIM_ConfigClockSource+0x220>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	f200 80ae 	bhi.w	8009028 <HAL_TIM_ConfigClockSource+0x1f0>
 8008ecc:	4a63      	ldr	r2, [pc, #396]	@ (800905c <HAL_TIM_ConfigClockSource+0x224>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	f000 80a1 	beq.w	8009016 <HAL_TIM_ConfigClockSource+0x1de>
 8008ed4:	4a61      	ldr	r2, [pc, #388]	@ (800905c <HAL_TIM_ConfigClockSource+0x224>)
 8008ed6:	4293      	cmp	r3, r2
 8008ed8:	f200 80a6 	bhi.w	8009028 <HAL_TIM_ConfigClockSource+0x1f0>
 8008edc:	4a60      	ldr	r2, [pc, #384]	@ (8009060 <HAL_TIM_ConfigClockSource+0x228>)
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	f000 8099 	beq.w	8009016 <HAL_TIM_ConfigClockSource+0x1de>
 8008ee4:	4a5e      	ldr	r2, [pc, #376]	@ (8009060 <HAL_TIM_ConfigClockSource+0x228>)
 8008ee6:	4293      	cmp	r3, r2
 8008ee8:	f200 809e 	bhi.w	8009028 <HAL_TIM_ConfigClockSource+0x1f0>
 8008eec:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008ef0:	f000 8091 	beq.w	8009016 <HAL_TIM_ConfigClockSource+0x1de>
 8008ef4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008ef8:	f200 8096 	bhi.w	8009028 <HAL_TIM_ConfigClockSource+0x1f0>
 8008efc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f00:	f000 8089 	beq.w	8009016 <HAL_TIM_ConfigClockSource+0x1de>
 8008f04:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f08:	f200 808e 	bhi.w	8009028 <HAL_TIM_ConfigClockSource+0x1f0>
 8008f0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f10:	d03e      	beq.n	8008f90 <HAL_TIM_ConfigClockSource+0x158>
 8008f12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f16:	f200 8087 	bhi.w	8009028 <HAL_TIM_ConfigClockSource+0x1f0>
 8008f1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f1e:	f000 8086 	beq.w	800902e <HAL_TIM_ConfigClockSource+0x1f6>
 8008f22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f26:	d87f      	bhi.n	8009028 <HAL_TIM_ConfigClockSource+0x1f0>
 8008f28:	2b70      	cmp	r3, #112	@ 0x70
 8008f2a:	d01a      	beq.n	8008f62 <HAL_TIM_ConfigClockSource+0x12a>
 8008f2c:	2b70      	cmp	r3, #112	@ 0x70
 8008f2e:	d87b      	bhi.n	8009028 <HAL_TIM_ConfigClockSource+0x1f0>
 8008f30:	2b60      	cmp	r3, #96	@ 0x60
 8008f32:	d050      	beq.n	8008fd6 <HAL_TIM_ConfigClockSource+0x19e>
 8008f34:	2b60      	cmp	r3, #96	@ 0x60
 8008f36:	d877      	bhi.n	8009028 <HAL_TIM_ConfigClockSource+0x1f0>
 8008f38:	2b50      	cmp	r3, #80	@ 0x50
 8008f3a:	d03c      	beq.n	8008fb6 <HAL_TIM_ConfigClockSource+0x17e>
 8008f3c:	2b50      	cmp	r3, #80	@ 0x50
 8008f3e:	d873      	bhi.n	8009028 <HAL_TIM_ConfigClockSource+0x1f0>
 8008f40:	2b40      	cmp	r3, #64	@ 0x40
 8008f42:	d058      	beq.n	8008ff6 <HAL_TIM_ConfigClockSource+0x1be>
 8008f44:	2b40      	cmp	r3, #64	@ 0x40
 8008f46:	d86f      	bhi.n	8009028 <HAL_TIM_ConfigClockSource+0x1f0>
 8008f48:	2b30      	cmp	r3, #48	@ 0x30
 8008f4a:	d064      	beq.n	8009016 <HAL_TIM_ConfigClockSource+0x1de>
 8008f4c:	2b30      	cmp	r3, #48	@ 0x30
 8008f4e:	d86b      	bhi.n	8009028 <HAL_TIM_ConfigClockSource+0x1f0>
 8008f50:	2b20      	cmp	r3, #32
 8008f52:	d060      	beq.n	8009016 <HAL_TIM_ConfigClockSource+0x1de>
 8008f54:	2b20      	cmp	r3, #32
 8008f56:	d867      	bhi.n	8009028 <HAL_TIM_ConfigClockSource+0x1f0>
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d05c      	beq.n	8009016 <HAL_TIM_ConfigClockSource+0x1de>
 8008f5c:	2b10      	cmp	r3, #16
 8008f5e:	d05a      	beq.n	8009016 <HAL_TIM_ConfigClockSource+0x1de>
 8008f60:	e062      	b.n	8009028 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008f66:	683b      	ldr	r3, [r7, #0]
 8008f68:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008f72:	f000 fe8b 	bl	8009c8c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	689b      	ldr	r3, [r3, #8]
 8008f7c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008f7e:	68bb      	ldr	r3, [r7, #8]
 8008f80:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008f84:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	68ba      	ldr	r2, [r7, #8]
 8008f8c:	609a      	str	r2, [r3, #8]
      break;
 8008f8e:	e04f      	b.n	8009030 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008f9c:	683b      	ldr	r3, [r7, #0]
 8008f9e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008fa0:	f000 fe74 	bl	8009c8c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	689a      	ldr	r2, [r3, #8]
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008fb2:	609a      	str	r2, [r3, #8]
      break;
 8008fb4:	e03c      	b.n	8009030 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008fc2:	461a      	mov	r2, r3
 8008fc4:	f000 fde6 	bl	8009b94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	2150      	movs	r1, #80	@ 0x50
 8008fce:	4618      	mov	r0, r3
 8008fd0:	f000 fe3f 	bl	8009c52 <TIM_ITRx_SetConfig>
      break;
 8008fd4:	e02c      	b.n	8009030 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008fe2:	461a      	mov	r2, r3
 8008fe4:	f000 fe05 	bl	8009bf2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	2160      	movs	r1, #96	@ 0x60
 8008fee:	4618      	mov	r0, r3
 8008ff0:	f000 fe2f 	bl	8009c52 <TIM_ITRx_SetConfig>
      break;
 8008ff4:	e01c      	b.n	8009030 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009002:	461a      	mov	r2, r3
 8009004:	f000 fdc6 	bl	8009b94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	2140      	movs	r1, #64	@ 0x40
 800900e:	4618      	mov	r0, r3
 8009010:	f000 fe1f 	bl	8009c52 <TIM_ITRx_SetConfig>
      break;
 8009014:	e00c      	b.n	8009030 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681a      	ldr	r2, [r3, #0]
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	4619      	mov	r1, r3
 8009020:	4610      	mov	r0, r2
 8009022:	f000 fe16 	bl	8009c52 <TIM_ITRx_SetConfig>
      break;
 8009026:	e003      	b.n	8009030 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8009028:	2301      	movs	r3, #1
 800902a:	73fb      	strb	r3, [r7, #15]
      break;
 800902c:	e000      	b.n	8009030 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800902e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2201      	movs	r2, #1
 8009034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2200      	movs	r2, #0
 800903c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009040:	7bfb      	ldrb	r3, [r7, #15]
}
 8009042:	4618      	mov	r0, r3
 8009044:	3710      	adds	r7, #16
 8009046:	46bd      	mov	sp, r7
 8009048:	bd80      	pop	{r7, pc}
 800904a:	bf00      	nop
 800904c:	00100070 	.word	0x00100070
 8009050:	00100060 	.word	0x00100060
 8009054:	00100050 	.word	0x00100050
 8009058:	00100040 	.word	0x00100040
 800905c:	00100030 	.word	0x00100030
 8009060:	00100020 	.word	0x00100020

08009064 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009064:	b480      	push	{r7}
 8009066:	b083      	sub	sp, #12
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800906c:	bf00      	nop
 800906e:	370c      	adds	r7, #12
 8009070:	46bd      	mov	sp, r7
 8009072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009076:	4770      	bx	lr

08009078 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009078:	b480      	push	{r7}
 800907a:	b083      	sub	sp, #12
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009080:	bf00      	nop
 8009082:	370c      	adds	r7, #12
 8009084:	46bd      	mov	sp, r7
 8009086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908a:	4770      	bx	lr

0800908c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800908c:	b480      	push	{r7}
 800908e:	b083      	sub	sp, #12
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009094:	bf00      	nop
 8009096:	370c      	adds	r7, #12
 8009098:	46bd      	mov	sp, r7
 800909a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909e:	4770      	bx	lr

080090a0 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80090a0:	b480      	push	{r7}
 80090a2:	b083      	sub	sp, #12
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80090a8:	bf00      	nop
 80090aa:	370c      	adds	r7, #12
 80090ac:	46bd      	mov	sp, r7
 80090ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b2:	4770      	bx	lr

080090b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80090b4:	b480      	push	{r7}
 80090b6:	b083      	sub	sp, #12
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80090bc:	bf00      	nop
 80090be:	370c      	adds	r7, #12
 80090c0:	46bd      	mov	sp, r7
 80090c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c6:	4770      	bx	lr

080090c8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b083      	sub	sp, #12
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80090d0:	bf00      	nop
 80090d2:	370c      	adds	r7, #12
 80090d4:	46bd      	mov	sp, r7
 80090d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090da:	4770      	bx	lr

080090dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80090dc:	b480      	push	{r7}
 80090de:	b083      	sub	sp, #12
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80090e4:	bf00      	nop
 80090e6:	370c      	adds	r7, #12
 80090e8:	46bd      	mov	sp, r7
 80090ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ee:	4770      	bx	lr

080090f0 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80090f0:	b480      	push	{r7}
 80090f2:	b083      	sub	sp, #12
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 80090f8:	bf00      	nop
 80090fa:	370c      	adds	r7, #12
 80090fc:	46bd      	mov	sp, r7
 80090fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009102:	4770      	bx	lr

08009104 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8009104:	b480      	push	{r7}
 8009106:	b083      	sub	sp, #12
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800910c:	bf00      	nop
 800910e:	370c      	adds	r7, #12
 8009110:	46bd      	mov	sp, r7
 8009112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009116:	4770      	bx	lr

08009118 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8009118:	b480      	push	{r7}
 800911a:	b087      	sub	sp, #28
 800911c:	af00      	add	r7, sp, #0
 800911e:	60f8      	str	r0, [r7, #12]
 8009120:	460b      	mov	r3, r1
 8009122:	607a      	str	r2, [r7, #4]
 8009124:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8009126:	2300      	movs	r3, #0
 8009128:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d101      	bne.n	8009134 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8009130:	2301      	movs	r3, #1
 8009132:	e14a      	b.n	80093ca <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800913a:	b2db      	uxtb	r3, r3
 800913c:	2b01      	cmp	r3, #1
 800913e:	f040 80dd 	bne.w	80092fc <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 8009142:	7afb      	ldrb	r3, [r7, #11]
 8009144:	2b1f      	cmp	r3, #31
 8009146:	f200 80d6 	bhi.w	80092f6 <HAL_TIM_RegisterCallback+0x1de>
 800914a:	a201      	add	r2, pc, #4	@ (adr r2, 8009150 <HAL_TIM_RegisterCallback+0x38>)
 800914c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009150:	080091d1 	.word	0x080091d1
 8009154:	080091d9 	.word	0x080091d9
 8009158:	080091e1 	.word	0x080091e1
 800915c:	080091e9 	.word	0x080091e9
 8009160:	080091f1 	.word	0x080091f1
 8009164:	080091f9 	.word	0x080091f9
 8009168:	08009201 	.word	0x08009201
 800916c:	08009209 	.word	0x08009209
 8009170:	08009211 	.word	0x08009211
 8009174:	08009219 	.word	0x08009219
 8009178:	08009221 	.word	0x08009221
 800917c:	08009229 	.word	0x08009229
 8009180:	08009231 	.word	0x08009231
 8009184:	08009239 	.word	0x08009239
 8009188:	08009243 	.word	0x08009243
 800918c:	0800924d 	.word	0x0800924d
 8009190:	08009257 	.word	0x08009257
 8009194:	08009261 	.word	0x08009261
 8009198:	0800926b 	.word	0x0800926b
 800919c:	08009275 	.word	0x08009275
 80091a0:	0800927f 	.word	0x0800927f
 80091a4:	08009289 	.word	0x08009289
 80091a8:	08009293 	.word	0x08009293
 80091ac:	0800929d 	.word	0x0800929d
 80091b0:	080092a7 	.word	0x080092a7
 80091b4:	080092b1 	.word	0x080092b1
 80091b8:	080092bb 	.word	0x080092bb
 80091bc:	080092c5 	.word	0x080092c5
 80091c0:	080092cf 	.word	0x080092cf
 80091c4:	080092d9 	.word	0x080092d9
 80091c8:	080092e3 	.word	0x080092e3
 80091cc:	080092ed 	.word	0x080092ed
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	687a      	ldr	r2, [r7, #4]
 80091d4:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 80091d6:	e0f7      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	687a      	ldr	r2, [r7, #4]
 80091dc:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 80091de:	e0f3      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	687a      	ldr	r2, [r7, #4]
 80091e4:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 80091e6:	e0ef      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	687a      	ldr	r2, [r7, #4]
 80091ec:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 80091ee:	e0eb      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	687a      	ldr	r2, [r7, #4]
 80091f4:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 80091f6:	e0e7      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	687a      	ldr	r2, [r7, #4]
 80091fc:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 80091fe:	e0e3      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	687a      	ldr	r2, [r7, #4]
 8009204:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8009206:	e0df      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	687a      	ldr	r2, [r7, #4]
 800920c:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800920e:	e0db      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	687a      	ldr	r2, [r7, #4]
 8009214:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8009216:	e0d7      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	687a      	ldr	r2, [r7, #4]
 800921c:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800921e:	e0d3      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	687a      	ldr	r2, [r7, #4]
 8009224:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8009226:	e0cf      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	687a      	ldr	r2, [r7, #4]
 800922c:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800922e:	e0cb      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	687a      	ldr	r2, [r7, #4]
 8009234:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8009236:	e0c7      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	687a      	ldr	r2, [r7, #4]
 800923c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8009240:	e0c2      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	687a      	ldr	r2, [r7, #4]
 8009246:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 800924a:	e0bd      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	687a      	ldr	r2, [r7, #4]
 8009250:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8009254:	e0b8      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	687a      	ldr	r2, [r7, #4]
 800925a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 800925e:	e0b3      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	687a      	ldr	r2, [r7, #4]
 8009264:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8009268:	e0ae      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	687a      	ldr	r2, [r7, #4]
 800926e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8009272:	e0a9      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	687a      	ldr	r2, [r7, #4]
 8009278:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800927c:	e0a4      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	687a      	ldr	r2, [r7, #4]
 8009282:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8009286:	e09f      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	687a      	ldr	r2, [r7, #4]
 800928c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8009290:	e09a      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	687a      	ldr	r2, [r7, #4]
 8009296:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800929a:	e095      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	687a      	ldr	r2, [r7, #4]
 80092a0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 80092a4:	e090      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	687a      	ldr	r2, [r7, #4]
 80092aa:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 80092ae:	e08b      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	687a      	ldr	r2, [r7, #4]
 80092b4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 80092b8:	e086      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	687a      	ldr	r2, [r7, #4]
 80092be:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 80092c2:	e081      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	687a      	ldr	r2, [r7, #4]
 80092c8:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 80092cc:	e07c      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	687a      	ldr	r2, [r7, #4]
 80092d2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 80092d6:	e077      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	687a      	ldr	r2, [r7, #4]
 80092dc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 80092e0:	e072      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	687a      	ldr	r2, [r7, #4]
 80092e6:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 80092ea:	e06d      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	687a      	ldr	r2, [r7, #4]
 80092f0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 80092f4:	e068      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 80092f6:	2301      	movs	r3, #1
 80092f8:	75fb      	strb	r3, [r7, #23]
        break;
 80092fa:	e065      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009302:	b2db      	uxtb	r3, r3
 8009304:	2b00      	cmp	r3, #0
 8009306:	d15d      	bne.n	80093c4 <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 8009308:	7afb      	ldrb	r3, [r7, #11]
 800930a:	2b0d      	cmp	r3, #13
 800930c:	d857      	bhi.n	80093be <HAL_TIM_RegisterCallback+0x2a6>
 800930e:	a201      	add	r2, pc, #4	@ (adr r2, 8009314 <HAL_TIM_RegisterCallback+0x1fc>)
 8009310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009314:	0800934d 	.word	0x0800934d
 8009318:	08009355 	.word	0x08009355
 800931c:	0800935d 	.word	0x0800935d
 8009320:	08009365 	.word	0x08009365
 8009324:	0800936d 	.word	0x0800936d
 8009328:	08009375 	.word	0x08009375
 800932c:	0800937d 	.word	0x0800937d
 8009330:	08009385 	.word	0x08009385
 8009334:	0800938d 	.word	0x0800938d
 8009338:	08009395 	.word	0x08009395
 800933c:	0800939d 	.word	0x0800939d
 8009340:	080093a5 	.word	0x080093a5
 8009344:	080093ad 	.word	0x080093ad
 8009348:	080093b5 	.word	0x080093b5
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	687a      	ldr	r2, [r7, #4]
 8009350:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8009352:	e039      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	687a      	ldr	r2, [r7, #4]
 8009358:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800935a:	e035      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	687a      	ldr	r2, [r7, #4]
 8009360:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8009362:	e031      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	687a      	ldr	r2, [r7, #4]
 8009368:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800936a:	e02d      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	687a      	ldr	r2, [r7, #4]
 8009370:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8009372:	e029      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	687a      	ldr	r2, [r7, #4]
 8009378:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800937a:	e025      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	687a      	ldr	r2, [r7, #4]
 8009380:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8009382:	e021      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	687a      	ldr	r2, [r7, #4]
 8009388:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800938a:	e01d      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	687a      	ldr	r2, [r7, #4]
 8009390:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8009392:	e019      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	687a      	ldr	r2, [r7, #4]
 8009398:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800939a:	e015      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	687a      	ldr	r2, [r7, #4]
 80093a0:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 80093a2:	e011      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	687a      	ldr	r2, [r7, #4]
 80093a8:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 80093aa:	e00d      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	687a      	ldr	r2, [r7, #4]
 80093b0:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 80093b2:	e009      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	687a      	ldr	r2, [r7, #4]
 80093b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 80093bc:	e004      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 80093be:	2301      	movs	r3, #1
 80093c0:	75fb      	strb	r3, [r7, #23]
        break;
 80093c2:	e001      	b.n	80093c8 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 80093c4:	2301      	movs	r3, #1
 80093c6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80093c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80093ca:	4618      	mov	r0, r3
 80093cc:	371c      	adds	r7, #28
 80093ce:	46bd      	mov	sp, r7
 80093d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d4:	4770      	bx	lr
 80093d6:	bf00      	nop

080093d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80093d8:	b480      	push	{r7}
 80093da:	b085      	sub	sp, #20
 80093dc:	af00      	add	r7, sp, #0
 80093de:	6078      	str	r0, [r7, #4]
 80093e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	4a4c      	ldr	r2, [pc, #304]	@ (800951c <TIM_Base_SetConfig+0x144>)
 80093ec:	4293      	cmp	r3, r2
 80093ee:	d017      	beq.n	8009420 <TIM_Base_SetConfig+0x48>
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80093f6:	d013      	beq.n	8009420 <TIM_Base_SetConfig+0x48>
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	4a49      	ldr	r2, [pc, #292]	@ (8009520 <TIM_Base_SetConfig+0x148>)
 80093fc:	4293      	cmp	r3, r2
 80093fe:	d00f      	beq.n	8009420 <TIM_Base_SetConfig+0x48>
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	4a48      	ldr	r2, [pc, #288]	@ (8009524 <TIM_Base_SetConfig+0x14c>)
 8009404:	4293      	cmp	r3, r2
 8009406:	d00b      	beq.n	8009420 <TIM_Base_SetConfig+0x48>
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	4a47      	ldr	r2, [pc, #284]	@ (8009528 <TIM_Base_SetConfig+0x150>)
 800940c:	4293      	cmp	r3, r2
 800940e:	d007      	beq.n	8009420 <TIM_Base_SetConfig+0x48>
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	4a46      	ldr	r2, [pc, #280]	@ (800952c <TIM_Base_SetConfig+0x154>)
 8009414:	4293      	cmp	r3, r2
 8009416:	d003      	beq.n	8009420 <TIM_Base_SetConfig+0x48>
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	4a45      	ldr	r2, [pc, #276]	@ (8009530 <TIM_Base_SetConfig+0x158>)
 800941c:	4293      	cmp	r3, r2
 800941e:	d108      	bne.n	8009432 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009426:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	685b      	ldr	r3, [r3, #4]
 800942c:	68fa      	ldr	r2, [r7, #12]
 800942e:	4313      	orrs	r3, r2
 8009430:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	4a39      	ldr	r2, [pc, #228]	@ (800951c <TIM_Base_SetConfig+0x144>)
 8009436:	4293      	cmp	r3, r2
 8009438:	d023      	beq.n	8009482 <TIM_Base_SetConfig+0xaa>
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009440:	d01f      	beq.n	8009482 <TIM_Base_SetConfig+0xaa>
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	4a36      	ldr	r2, [pc, #216]	@ (8009520 <TIM_Base_SetConfig+0x148>)
 8009446:	4293      	cmp	r3, r2
 8009448:	d01b      	beq.n	8009482 <TIM_Base_SetConfig+0xaa>
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	4a35      	ldr	r2, [pc, #212]	@ (8009524 <TIM_Base_SetConfig+0x14c>)
 800944e:	4293      	cmp	r3, r2
 8009450:	d017      	beq.n	8009482 <TIM_Base_SetConfig+0xaa>
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	4a34      	ldr	r2, [pc, #208]	@ (8009528 <TIM_Base_SetConfig+0x150>)
 8009456:	4293      	cmp	r3, r2
 8009458:	d013      	beq.n	8009482 <TIM_Base_SetConfig+0xaa>
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	4a33      	ldr	r2, [pc, #204]	@ (800952c <TIM_Base_SetConfig+0x154>)
 800945e:	4293      	cmp	r3, r2
 8009460:	d00f      	beq.n	8009482 <TIM_Base_SetConfig+0xaa>
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	4a33      	ldr	r2, [pc, #204]	@ (8009534 <TIM_Base_SetConfig+0x15c>)
 8009466:	4293      	cmp	r3, r2
 8009468:	d00b      	beq.n	8009482 <TIM_Base_SetConfig+0xaa>
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	4a32      	ldr	r2, [pc, #200]	@ (8009538 <TIM_Base_SetConfig+0x160>)
 800946e:	4293      	cmp	r3, r2
 8009470:	d007      	beq.n	8009482 <TIM_Base_SetConfig+0xaa>
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	4a31      	ldr	r2, [pc, #196]	@ (800953c <TIM_Base_SetConfig+0x164>)
 8009476:	4293      	cmp	r3, r2
 8009478:	d003      	beq.n	8009482 <TIM_Base_SetConfig+0xaa>
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	4a2c      	ldr	r2, [pc, #176]	@ (8009530 <TIM_Base_SetConfig+0x158>)
 800947e:	4293      	cmp	r3, r2
 8009480:	d108      	bne.n	8009494 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009488:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	68db      	ldr	r3, [r3, #12]
 800948e:	68fa      	ldr	r2, [r7, #12]
 8009490:	4313      	orrs	r3, r2
 8009492:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	695b      	ldr	r3, [r3, #20]
 800949e:	4313      	orrs	r3, r2
 80094a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	68fa      	ldr	r2, [r7, #12]
 80094a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	689a      	ldr	r2, [r3, #8]
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	681a      	ldr	r2, [r3, #0]
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	4a18      	ldr	r2, [pc, #96]	@ (800951c <TIM_Base_SetConfig+0x144>)
 80094bc:	4293      	cmp	r3, r2
 80094be:	d013      	beq.n	80094e8 <TIM_Base_SetConfig+0x110>
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	4a1a      	ldr	r2, [pc, #104]	@ (800952c <TIM_Base_SetConfig+0x154>)
 80094c4:	4293      	cmp	r3, r2
 80094c6:	d00f      	beq.n	80094e8 <TIM_Base_SetConfig+0x110>
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	4a1a      	ldr	r2, [pc, #104]	@ (8009534 <TIM_Base_SetConfig+0x15c>)
 80094cc:	4293      	cmp	r3, r2
 80094ce:	d00b      	beq.n	80094e8 <TIM_Base_SetConfig+0x110>
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	4a19      	ldr	r2, [pc, #100]	@ (8009538 <TIM_Base_SetConfig+0x160>)
 80094d4:	4293      	cmp	r3, r2
 80094d6:	d007      	beq.n	80094e8 <TIM_Base_SetConfig+0x110>
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	4a18      	ldr	r2, [pc, #96]	@ (800953c <TIM_Base_SetConfig+0x164>)
 80094dc:	4293      	cmp	r3, r2
 80094de:	d003      	beq.n	80094e8 <TIM_Base_SetConfig+0x110>
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	4a13      	ldr	r2, [pc, #76]	@ (8009530 <TIM_Base_SetConfig+0x158>)
 80094e4:	4293      	cmp	r3, r2
 80094e6:	d103      	bne.n	80094f0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	691a      	ldr	r2, [r3, #16]
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2201      	movs	r2, #1
 80094f4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	691b      	ldr	r3, [r3, #16]
 80094fa:	f003 0301 	and.w	r3, r3, #1
 80094fe:	2b01      	cmp	r3, #1
 8009500:	d105      	bne.n	800950e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	691b      	ldr	r3, [r3, #16]
 8009506:	f023 0201 	bic.w	r2, r3, #1
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	611a      	str	r2, [r3, #16]
  }
}
 800950e:	bf00      	nop
 8009510:	3714      	adds	r7, #20
 8009512:	46bd      	mov	sp, r7
 8009514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009518:	4770      	bx	lr
 800951a:	bf00      	nop
 800951c:	40012c00 	.word	0x40012c00
 8009520:	40000400 	.word	0x40000400
 8009524:	40000800 	.word	0x40000800
 8009528:	40000c00 	.word	0x40000c00
 800952c:	40013400 	.word	0x40013400
 8009530:	40015000 	.word	0x40015000
 8009534:	40014000 	.word	0x40014000
 8009538:	40014400 	.word	0x40014400
 800953c:	40014800 	.word	0x40014800

08009540 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009540:	b480      	push	{r7}
 8009542:	b087      	sub	sp, #28
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
 8009548:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6a1b      	ldr	r3, [r3, #32]
 800954e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	6a1b      	ldr	r3, [r3, #32]
 8009554:	f023 0201 	bic.w	r2, r3, #1
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	685b      	ldr	r3, [r3, #4]
 8009560:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	699b      	ldr	r3, [r3, #24]
 8009566:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800956e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009572:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	f023 0303 	bic.w	r3, r3, #3
 800957a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	68fa      	ldr	r2, [r7, #12]
 8009582:	4313      	orrs	r3, r2
 8009584:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009586:	697b      	ldr	r3, [r7, #20]
 8009588:	f023 0302 	bic.w	r3, r3, #2
 800958c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	689b      	ldr	r3, [r3, #8]
 8009592:	697a      	ldr	r2, [r7, #20]
 8009594:	4313      	orrs	r3, r2
 8009596:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	4a30      	ldr	r2, [pc, #192]	@ (800965c <TIM_OC1_SetConfig+0x11c>)
 800959c:	4293      	cmp	r3, r2
 800959e:	d013      	beq.n	80095c8 <TIM_OC1_SetConfig+0x88>
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	4a2f      	ldr	r2, [pc, #188]	@ (8009660 <TIM_OC1_SetConfig+0x120>)
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d00f      	beq.n	80095c8 <TIM_OC1_SetConfig+0x88>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	4a2e      	ldr	r2, [pc, #184]	@ (8009664 <TIM_OC1_SetConfig+0x124>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d00b      	beq.n	80095c8 <TIM_OC1_SetConfig+0x88>
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	4a2d      	ldr	r2, [pc, #180]	@ (8009668 <TIM_OC1_SetConfig+0x128>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d007      	beq.n	80095c8 <TIM_OC1_SetConfig+0x88>
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	4a2c      	ldr	r2, [pc, #176]	@ (800966c <TIM_OC1_SetConfig+0x12c>)
 80095bc:	4293      	cmp	r3, r2
 80095be:	d003      	beq.n	80095c8 <TIM_OC1_SetConfig+0x88>
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	4a2b      	ldr	r2, [pc, #172]	@ (8009670 <TIM_OC1_SetConfig+0x130>)
 80095c4:	4293      	cmp	r3, r2
 80095c6:	d10c      	bne.n	80095e2 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80095c8:	697b      	ldr	r3, [r7, #20]
 80095ca:	f023 0308 	bic.w	r3, r3, #8
 80095ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	68db      	ldr	r3, [r3, #12]
 80095d4:	697a      	ldr	r2, [r7, #20]
 80095d6:	4313      	orrs	r3, r2
 80095d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80095da:	697b      	ldr	r3, [r7, #20]
 80095dc:	f023 0304 	bic.w	r3, r3, #4
 80095e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	4a1d      	ldr	r2, [pc, #116]	@ (800965c <TIM_OC1_SetConfig+0x11c>)
 80095e6:	4293      	cmp	r3, r2
 80095e8:	d013      	beq.n	8009612 <TIM_OC1_SetConfig+0xd2>
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	4a1c      	ldr	r2, [pc, #112]	@ (8009660 <TIM_OC1_SetConfig+0x120>)
 80095ee:	4293      	cmp	r3, r2
 80095f0:	d00f      	beq.n	8009612 <TIM_OC1_SetConfig+0xd2>
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	4a1b      	ldr	r2, [pc, #108]	@ (8009664 <TIM_OC1_SetConfig+0x124>)
 80095f6:	4293      	cmp	r3, r2
 80095f8:	d00b      	beq.n	8009612 <TIM_OC1_SetConfig+0xd2>
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	4a1a      	ldr	r2, [pc, #104]	@ (8009668 <TIM_OC1_SetConfig+0x128>)
 80095fe:	4293      	cmp	r3, r2
 8009600:	d007      	beq.n	8009612 <TIM_OC1_SetConfig+0xd2>
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	4a19      	ldr	r2, [pc, #100]	@ (800966c <TIM_OC1_SetConfig+0x12c>)
 8009606:	4293      	cmp	r3, r2
 8009608:	d003      	beq.n	8009612 <TIM_OC1_SetConfig+0xd2>
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	4a18      	ldr	r2, [pc, #96]	@ (8009670 <TIM_OC1_SetConfig+0x130>)
 800960e:	4293      	cmp	r3, r2
 8009610:	d111      	bne.n	8009636 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009612:	693b      	ldr	r3, [r7, #16]
 8009614:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009618:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800961a:	693b      	ldr	r3, [r7, #16]
 800961c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009620:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	695b      	ldr	r3, [r3, #20]
 8009626:	693a      	ldr	r2, [r7, #16]
 8009628:	4313      	orrs	r3, r2
 800962a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	699b      	ldr	r3, [r3, #24]
 8009630:	693a      	ldr	r2, [r7, #16]
 8009632:	4313      	orrs	r3, r2
 8009634:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	693a      	ldr	r2, [r7, #16]
 800963a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	68fa      	ldr	r2, [r7, #12]
 8009640:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009642:	683b      	ldr	r3, [r7, #0]
 8009644:	685a      	ldr	r2, [r3, #4]
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	697a      	ldr	r2, [r7, #20]
 800964e:	621a      	str	r2, [r3, #32]
}
 8009650:	bf00      	nop
 8009652:	371c      	adds	r7, #28
 8009654:	46bd      	mov	sp, r7
 8009656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965a:	4770      	bx	lr
 800965c:	40012c00 	.word	0x40012c00
 8009660:	40013400 	.word	0x40013400
 8009664:	40014000 	.word	0x40014000
 8009668:	40014400 	.word	0x40014400
 800966c:	40014800 	.word	0x40014800
 8009670:	40015000 	.word	0x40015000

08009674 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009674:	b480      	push	{r7}
 8009676:	b087      	sub	sp, #28
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
 800967c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	6a1b      	ldr	r3, [r3, #32]
 8009682:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	6a1b      	ldr	r3, [r3, #32]
 8009688:	f023 0210 	bic.w	r2, r3, #16
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	685b      	ldr	r3, [r3, #4]
 8009694:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	699b      	ldr	r3, [r3, #24]
 800969a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80096a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80096a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80096ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	021b      	lsls	r3, r3, #8
 80096b6:	68fa      	ldr	r2, [r7, #12]
 80096b8:	4313      	orrs	r3, r2
 80096ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80096bc:	697b      	ldr	r3, [r7, #20]
 80096be:	f023 0320 	bic.w	r3, r3, #32
 80096c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80096c4:	683b      	ldr	r3, [r7, #0]
 80096c6:	689b      	ldr	r3, [r3, #8]
 80096c8:	011b      	lsls	r3, r3, #4
 80096ca:	697a      	ldr	r2, [r7, #20]
 80096cc:	4313      	orrs	r3, r2
 80096ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	4a2c      	ldr	r2, [pc, #176]	@ (8009784 <TIM_OC2_SetConfig+0x110>)
 80096d4:	4293      	cmp	r3, r2
 80096d6:	d007      	beq.n	80096e8 <TIM_OC2_SetConfig+0x74>
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	4a2b      	ldr	r2, [pc, #172]	@ (8009788 <TIM_OC2_SetConfig+0x114>)
 80096dc:	4293      	cmp	r3, r2
 80096de:	d003      	beq.n	80096e8 <TIM_OC2_SetConfig+0x74>
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	4a2a      	ldr	r2, [pc, #168]	@ (800978c <TIM_OC2_SetConfig+0x118>)
 80096e4:	4293      	cmp	r3, r2
 80096e6:	d10d      	bne.n	8009704 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80096e8:	697b      	ldr	r3, [r7, #20]
 80096ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80096ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80096f0:	683b      	ldr	r3, [r7, #0]
 80096f2:	68db      	ldr	r3, [r3, #12]
 80096f4:	011b      	lsls	r3, r3, #4
 80096f6:	697a      	ldr	r2, [r7, #20]
 80096f8:	4313      	orrs	r3, r2
 80096fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80096fc:	697b      	ldr	r3, [r7, #20]
 80096fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009702:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	4a1f      	ldr	r2, [pc, #124]	@ (8009784 <TIM_OC2_SetConfig+0x110>)
 8009708:	4293      	cmp	r3, r2
 800970a:	d013      	beq.n	8009734 <TIM_OC2_SetConfig+0xc0>
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	4a1e      	ldr	r2, [pc, #120]	@ (8009788 <TIM_OC2_SetConfig+0x114>)
 8009710:	4293      	cmp	r3, r2
 8009712:	d00f      	beq.n	8009734 <TIM_OC2_SetConfig+0xc0>
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	4a1e      	ldr	r2, [pc, #120]	@ (8009790 <TIM_OC2_SetConfig+0x11c>)
 8009718:	4293      	cmp	r3, r2
 800971a:	d00b      	beq.n	8009734 <TIM_OC2_SetConfig+0xc0>
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	4a1d      	ldr	r2, [pc, #116]	@ (8009794 <TIM_OC2_SetConfig+0x120>)
 8009720:	4293      	cmp	r3, r2
 8009722:	d007      	beq.n	8009734 <TIM_OC2_SetConfig+0xc0>
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	4a1c      	ldr	r2, [pc, #112]	@ (8009798 <TIM_OC2_SetConfig+0x124>)
 8009728:	4293      	cmp	r3, r2
 800972a:	d003      	beq.n	8009734 <TIM_OC2_SetConfig+0xc0>
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	4a17      	ldr	r2, [pc, #92]	@ (800978c <TIM_OC2_SetConfig+0x118>)
 8009730:	4293      	cmp	r3, r2
 8009732:	d113      	bne.n	800975c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009734:	693b      	ldr	r3, [r7, #16]
 8009736:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800973a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800973c:	693b      	ldr	r3, [r7, #16]
 800973e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009742:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	695b      	ldr	r3, [r3, #20]
 8009748:	009b      	lsls	r3, r3, #2
 800974a:	693a      	ldr	r2, [r7, #16]
 800974c:	4313      	orrs	r3, r2
 800974e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009750:	683b      	ldr	r3, [r7, #0]
 8009752:	699b      	ldr	r3, [r3, #24]
 8009754:	009b      	lsls	r3, r3, #2
 8009756:	693a      	ldr	r2, [r7, #16]
 8009758:	4313      	orrs	r3, r2
 800975a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	693a      	ldr	r2, [r7, #16]
 8009760:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	68fa      	ldr	r2, [r7, #12]
 8009766:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	685a      	ldr	r2, [r3, #4]
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	697a      	ldr	r2, [r7, #20]
 8009774:	621a      	str	r2, [r3, #32]
}
 8009776:	bf00      	nop
 8009778:	371c      	adds	r7, #28
 800977a:	46bd      	mov	sp, r7
 800977c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009780:	4770      	bx	lr
 8009782:	bf00      	nop
 8009784:	40012c00 	.word	0x40012c00
 8009788:	40013400 	.word	0x40013400
 800978c:	40015000 	.word	0x40015000
 8009790:	40014000 	.word	0x40014000
 8009794:	40014400 	.word	0x40014400
 8009798:	40014800 	.word	0x40014800

0800979c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800979c:	b480      	push	{r7}
 800979e:	b087      	sub	sp, #28
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
 80097a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	6a1b      	ldr	r3, [r3, #32]
 80097aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	6a1b      	ldr	r3, [r3, #32]
 80097b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	685b      	ldr	r3, [r3, #4]
 80097bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	69db      	ldr	r3, [r3, #28]
 80097c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80097ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	f023 0303 	bic.w	r3, r3, #3
 80097d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80097d8:	683b      	ldr	r3, [r7, #0]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	68fa      	ldr	r2, [r7, #12]
 80097de:	4313      	orrs	r3, r2
 80097e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80097e2:	697b      	ldr	r3, [r7, #20]
 80097e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80097e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	689b      	ldr	r3, [r3, #8]
 80097ee:	021b      	lsls	r3, r3, #8
 80097f0:	697a      	ldr	r2, [r7, #20]
 80097f2:	4313      	orrs	r3, r2
 80097f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	4a2b      	ldr	r2, [pc, #172]	@ (80098a8 <TIM_OC3_SetConfig+0x10c>)
 80097fa:	4293      	cmp	r3, r2
 80097fc:	d007      	beq.n	800980e <TIM_OC3_SetConfig+0x72>
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	4a2a      	ldr	r2, [pc, #168]	@ (80098ac <TIM_OC3_SetConfig+0x110>)
 8009802:	4293      	cmp	r3, r2
 8009804:	d003      	beq.n	800980e <TIM_OC3_SetConfig+0x72>
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	4a29      	ldr	r2, [pc, #164]	@ (80098b0 <TIM_OC3_SetConfig+0x114>)
 800980a:	4293      	cmp	r3, r2
 800980c:	d10d      	bne.n	800982a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800980e:	697b      	ldr	r3, [r7, #20]
 8009810:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009814:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	68db      	ldr	r3, [r3, #12]
 800981a:	021b      	lsls	r3, r3, #8
 800981c:	697a      	ldr	r2, [r7, #20]
 800981e:	4313      	orrs	r3, r2
 8009820:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009822:	697b      	ldr	r3, [r7, #20]
 8009824:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009828:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	4a1e      	ldr	r2, [pc, #120]	@ (80098a8 <TIM_OC3_SetConfig+0x10c>)
 800982e:	4293      	cmp	r3, r2
 8009830:	d013      	beq.n	800985a <TIM_OC3_SetConfig+0xbe>
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	4a1d      	ldr	r2, [pc, #116]	@ (80098ac <TIM_OC3_SetConfig+0x110>)
 8009836:	4293      	cmp	r3, r2
 8009838:	d00f      	beq.n	800985a <TIM_OC3_SetConfig+0xbe>
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	4a1d      	ldr	r2, [pc, #116]	@ (80098b4 <TIM_OC3_SetConfig+0x118>)
 800983e:	4293      	cmp	r3, r2
 8009840:	d00b      	beq.n	800985a <TIM_OC3_SetConfig+0xbe>
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	4a1c      	ldr	r2, [pc, #112]	@ (80098b8 <TIM_OC3_SetConfig+0x11c>)
 8009846:	4293      	cmp	r3, r2
 8009848:	d007      	beq.n	800985a <TIM_OC3_SetConfig+0xbe>
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	4a1b      	ldr	r2, [pc, #108]	@ (80098bc <TIM_OC3_SetConfig+0x120>)
 800984e:	4293      	cmp	r3, r2
 8009850:	d003      	beq.n	800985a <TIM_OC3_SetConfig+0xbe>
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	4a16      	ldr	r2, [pc, #88]	@ (80098b0 <TIM_OC3_SetConfig+0x114>)
 8009856:	4293      	cmp	r3, r2
 8009858:	d113      	bne.n	8009882 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800985a:	693b      	ldr	r3, [r7, #16]
 800985c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009860:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009862:	693b      	ldr	r3, [r7, #16]
 8009864:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009868:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	695b      	ldr	r3, [r3, #20]
 800986e:	011b      	lsls	r3, r3, #4
 8009870:	693a      	ldr	r2, [r7, #16]
 8009872:	4313      	orrs	r3, r2
 8009874:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	699b      	ldr	r3, [r3, #24]
 800987a:	011b      	lsls	r3, r3, #4
 800987c:	693a      	ldr	r2, [r7, #16]
 800987e:	4313      	orrs	r3, r2
 8009880:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	693a      	ldr	r2, [r7, #16]
 8009886:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	68fa      	ldr	r2, [r7, #12]
 800988c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800988e:	683b      	ldr	r3, [r7, #0]
 8009890:	685a      	ldr	r2, [r3, #4]
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	697a      	ldr	r2, [r7, #20]
 800989a:	621a      	str	r2, [r3, #32]
}
 800989c:	bf00      	nop
 800989e:	371c      	adds	r7, #28
 80098a0:	46bd      	mov	sp, r7
 80098a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a6:	4770      	bx	lr
 80098a8:	40012c00 	.word	0x40012c00
 80098ac:	40013400 	.word	0x40013400
 80098b0:	40015000 	.word	0x40015000
 80098b4:	40014000 	.word	0x40014000
 80098b8:	40014400 	.word	0x40014400
 80098bc:	40014800 	.word	0x40014800

080098c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80098c0:	b480      	push	{r7}
 80098c2:	b087      	sub	sp, #28
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
 80098c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	6a1b      	ldr	r3, [r3, #32]
 80098ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	6a1b      	ldr	r3, [r3, #32]
 80098d4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	685b      	ldr	r3, [r3, #4]
 80098e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	69db      	ldr	r3, [r3, #28]
 80098e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80098ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80098f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80098fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	021b      	lsls	r3, r3, #8
 8009902:	68fa      	ldr	r2, [r7, #12]
 8009904:	4313      	orrs	r3, r2
 8009906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009908:	697b      	ldr	r3, [r7, #20]
 800990a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800990e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	689b      	ldr	r3, [r3, #8]
 8009914:	031b      	lsls	r3, r3, #12
 8009916:	697a      	ldr	r2, [r7, #20]
 8009918:	4313      	orrs	r3, r2
 800991a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	4a2c      	ldr	r2, [pc, #176]	@ (80099d0 <TIM_OC4_SetConfig+0x110>)
 8009920:	4293      	cmp	r3, r2
 8009922:	d007      	beq.n	8009934 <TIM_OC4_SetConfig+0x74>
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	4a2b      	ldr	r2, [pc, #172]	@ (80099d4 <TIM_OC4_SetConfig+0x114>)
 8009928:	4293      	cmp	r3, r2
 800992a:	d003      	beq.n	8009934 <TIM_OC4_SetConfig+0x74>
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	4a2a      	ldr	r2, [pc, #168]	@ (80099d8 <TIM_OC4_SetConfig+0x118>)
 8009930:	4293      	cmp	r3, r2
 8009932:	d10d      	bne.n	8009950 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009934:	697b      	ldr	r3, [r7, #20]
 8009936:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800993a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800993c:	683b      	ldr	r3, [r7, #0]
 800993e:	68db      	ldr	r3, [r3, #12]
 8009940:	031b      	lsls	r3, r3, #12
 8009942:	697a      	ldr	r2, [r7, #20]
 8009944:	4313      	orrs	r3, r2
 8009946:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8009948:	697b      	ldr	r3, [r7, #20]
 800994a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800994e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	4a1f      	ldr	r2, [pc, #124]	@ (80099d0 <TIM_OC4_SetConfig+0x110>)
 8009954:	4293      	cmp	r3, r2
 8009956:	d013      	beq.n	8009980 <TIM_OC4_SetConfig+0xc0>
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	4a1e      	ldr	r2, [pc, #120]	@ (80099d4 <TIM_OC4_SetConfig+0x114>)
 800995c:	4293      	cmp	r3, r2
 800995e:	d00f      	beq.n	8009980 <TIM_OC4_SetConfig+0xc0>
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	4a1e      	ldr	r2, [pc, #120]	@ (80099dc <TIM_OC4_SetConfig+0x11c>)
 8009964:	4293      	cmp	r3, r2
 8009966:	d00b      	beq.n	8009980 <TIM_OC4_SetConfig+0xc0>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	4a1d      	ldr	r2, [pc, #116]	@ (80099e0 <TIM_OC4_SetConfig+0x120>)
 800996c:	4293      	cmp	r3, r2
 800996e:	d007      	beq.n	8009980 <TIM_OC4_SetConfig+0xc0>
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	4a1c      	ldr	r2, [pc, #112]	@ (80099e4 <TIM_OC4_SetConfig+0x124>)
 8009974:	4293      	cmp	r3, r2
 8009976:	d003      	beq.n	8009980 <TIM_OC4_SetConfig+0xc0>
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	4a17      	ldr	r2, [pc, #92]	@ (80099d8 <TIM_OC4_SetConfig+0x118>)
 800997c:	4293      	cmp	r3, r2
 800997e:	d113      	bne.n	80099a8 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009980:	693b      	ldr	r3, [r7, #16]
 8009982:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009986:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009988:	693b      	ldr	r3, [r7, #16]
 800998a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800998e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	695b      	ldr	r3, [r3, #20]
 8009994:	019b      	lsls	r3, r3, #6
 8009996:	693a      	ldr	r2, [r7, #16]
 8009998:	4313      	orrs	r3, r2
 800999a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	699b      	ldr	r3, [r3, #24]
 80099a0:	019b      	lsls	r3, r3, #6
 80099a2:	693a      	ldr	r2, [r7, #16]
 80099a4:	4313      	orrs	r3, r2
 80099a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	693a      	ldr	r2, [r7, #16]
 80099ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	68fa      	ldr	r2, [r7, #12]
 80099b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80099b4:	683b      	ldr	r3, [r7, #0]
 80099b6:	685a      	ldr	r2, [r3, #4]
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	697a      	ldr	r2, [r7, #20]
 80099c0:	621a      	str	r2, [r3, #32]
}
 80099c2:	bf00      	nop
 80099c4:	371c      	adds	r7, #28
 80099c6:	46bd      	mov	sp, r7
 80099c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099cc:	4770      	bx	lr
 80099ce:	bf00      	nop
 80099d0:	40012c00 	.word	0x40012c00
 80099d4:	40013400 	.word	0x40013400
 80099d8:	40015000 	.word	0x40015000
 80099dc:	40014000 	.word	0x40014000
 80099e0:	40014400 	.word	0x40014400
 80099e4:	40014800 	.word	0x40014800

080099e8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80099e8:	b480      	push	{r7}
 80099ea:	b087      	sub	sp, #28
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
 80099f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6a1b      	ldr	r3, [r3, #32]
 80099f6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6a1b      	ldr	r3, [r3, #32]
 80099fc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	685b      	ldr	r3, [r3, #4]
 8009a08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	68fa      	ldr	r2, [r7, #12]
 8009a22:	4313      	orrs	r3, r2
 8009a24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009a26:	693b      	ldr	r3, [r7, #16]
 8009a28:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009a2c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	689b      	ldr	r3, [r3, #8]
 8009a32:	041b      	lsls	r3, r3, #16
 8009a34:	693a      	ldr	r2, [r7, #16]
 8009a36:	4313      	orrs	r3, r2
 8009a38:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	4a19      	ldr	r2, [pc, #100]	@ (8009aa4 <TIM_OC5_SetConfig+0xbc>)
 8009a3e:	4293      	cmp	r3, r2
 8009a40:	d013      	beq.n	8009a6a <TIM_OC5_SetConfig+0x82>
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	4a18      	ldr	r2, [pc, #96]	@ (8009aa8 <TIM_OC5_SetConfig+0xc0>)
 8009a46:	4293      	cmp	r3, r2
 8009a48:	d00f      	beq.n	8009a6a <TIM_OC5_SetConfig+0x82>
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	4a17      	ldr	r2, [pc, #92]	@ (8009aac <TIM_OC5_SetConfig+0xc4>)
 8009a4e:	4293      	cmp	r3, r2
 8009a50:	d00b      	beq.n	8009a6a <TIM_OC5_SetConfig+0x82>
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	4a16      	ldr	r2, [pc, #88]	@ (8009ab0 <TIM_OC5_SetConfig+0xc8>)
 8009a56:	4293      	cmp	r3, r2
 8009a58:	d007      	beq.n	8009a6a <TIM_OC5_SetConfig+0x82>
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	4a15      	ldr	r2, [pc, #84]	@ (8009ab4 <TIM_OC5_SetConfig+0xcc>)
 8009a5e:	4293      	cmp	r3, r2
 8009a60:	d003      	beq.n	8009a6a <TIM_OC5_SetConfig+0x82>
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	4a14      	ldr	r2, [pc, #80]	@ (8009ab8 <TIM_OC5_SetConfig+0xd0>)
 8009a66:	4293      	cmp	r3, r2
 8009a68:	d109      	bne.n	8009a7e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009a6a:	697b      	ldr	r3, [r7, #20]
 8009a6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a70:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009a72:	683b      	ldr	r3, [r7, #0]
 8009a74:	695b      	ldr	r3, [r3, #20]
 8009a76:	021b      	lsls	r3, r3, #8
 8009a78:	697a      	ldr	r2, [r7, #20]
 8009a7a:	4313      	orrs	r3, r2
 8009a7c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	697a      	ldr	r2, [r7, #20]
 8009a82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	68fa      	ldr	r2, [r7, #12]
 8009a88:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009a8a:	683b      	ldr	r3, [r7, #0]
 8009a8c:	685a      	ldr	r2, [r3, #4]
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	693a      	ldr	r2, [r7, #16]
 8009a96:	621a      	str	r2, [r3, #32]
}
 8009a98:	bf00      	nop
 8009a9a:	371c      	adds	r7, #28
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa2:	4770      	bx	lr
 8009aa4:	40012c00 	.word	0x40012c00
 8009aa8:	40013400 	.word	0x40013400
 8009aac:	40014000 	.word	0x40014000
 8009ab0:	40014400 	.word	0x40014400
 8009ab4:	40014800 	.word	0x40014800
 8009ab8:	40015000 	.word	0x40015000

08009abc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009abc:	b480      	push	{r7}
 8009abe:	b087      	sub	sp, #28
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
 8009ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6a1b      	ldr	r3, [r3, #32]
 8009aca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	6a1b      	ldr	r3, [r3, #32]
 8009ad0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	685b      	ldr	r3, [r3, #4]
 8009adc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009aea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009aee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	021b      	lsls	r3, r3, #8
 8009af6:	68fa      	ldr	r2, [r7, #12]
 8009af8:	4313      	orrs	r3, r2
 8009afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009afc:	693b      	ldr	r3, [r7, #16]
 8009afe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009b02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009b04:	683b      	ldr	r3, [r7, #0]
 8009b06:	689b      	ldr	r3, [r3, #8]
 8009b08:	051b      	lsls	r3, r3, #20
 8009b0a:	693a      	ldr	r2, [r7, #16]
 8009b0c:	4313      	orrs	r3, r2
 8009b0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	4a1a      	ldr	r2, [pc, #104]	@ (8009b7c <TIM_OC6_SetConfig+0xc0>)
 8009b14:	4293      	cmp	r3, r2
 8009b16:	d013      	beq.n	8009b40 <TIM_OC6_SetConfig+0x84>
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	4a19      	ldr	r2, [pc, #100]	@ (8009b80 <TIM_OC6_SetConfig+0xc4>)
 8009b1c:	4293      	cmp	r3, r2
 8009b1e:	d00f      	beq.n	8009b40 <TIM_OC6_SetConfig+0x84>
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	4a18      	ldr	r2, [pc, #96]	@ (8009b84 <TIM_OC6_SetConfig+0xc8>)
 8009b24:	4293      	cmp	r3, r2
 8009b26:	d00b      	beq.n	8009b40 <TIM_OC6_SetConfig+0x84>
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	4a17      	ldr	r2, [pc, #92]	@ (8009b88 <TIM_OC6_SetConfig+0xcc>)
 8009b2c:	4293      	cmp	r3, r2
 8009b2e:	d007      	beq.n	8009b40 <TIM_OC6_SetConfig+0x84>
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	4a16      	ldr	r2, [pc, #88]	@ (8009b8c <TIM_OC6_SetConfig+0xd0>)
 8009b34:	4293      	cmp	r3, r2
 8009b36:	d003      	beq.n	8009b40 <TIM_OC6_SetConfig+0x84>
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	4a15      	ldr	r2, [pc, #84]	@ (8009b90 <TIM_OC6_SetConfig+0xd4>)
 8009b3c:	4293      	cmp	r3, r2
 8009b3e:	d109      	bne.n	8009b54 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009b40:	697b      	ldr	r3, [r7, #20]
 8009b42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009b46:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	695b      	ldr	r3, [r3, #20]
 8009b4c:	029b      	lsls	r3, r3, #10
 8009b4e:	697a      	ldr	r2, [r7, #20]
 8009b50:	4313      	orrs	r3, r2
 8009b52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	697a      	ldr	r2, [r7, #20]
 8009b58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	68fa      	ldr	r2, [r7, #12]
 8009b5e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	685a      	ldr	r2, [r3, #4]
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	693a      	ldr	r2, [r7, #16]
 8009b6c:	621a      	str	r2, [r3, #32]
}
 8009b6e:	bf00      	nop
 8009b70:	371c      	adds	r7, #28
 8009b72:	46bd      	mov	sp, r7
 8009b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b78:	4770      	bx	lr
 8009b7a:	bf00      	nop
 8009b7c:	40012c00 	.word	0x40012c00
 8009b80:	40013400 	.word	0x40013400
 8009b84:	40014000 	.word	0x40014000
 8009b88:	40014400 	.word	0x40014400
 8009b8c:	40014800 	.word	0x40014800
 8009b90:	40015000 	.word	0x40015000

08009b94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009b94:	b480      	push	{r7}
 8009b96:	b087      	sub	sp, #28
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	60f8      	str	r0, [r7, #12]
 8009b9c:	60b9      	str	r1, [r7, #8]
 8009b9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	6a1b      	ldr	r3, [r3, #32]
 8009ba4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	6a1b      	ldr	r3, [r3, #32]
 8009baa:	f023 0201 	bic.w	r2, r3, #1
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	699b      	ldr	r3, [r3, #24]
 8009bb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009bb8:	693b      	ldr	r3, [r7, #16]
 8009bba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009bbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	011b      	lsls	r3, r3, #4
 8009bc4:	693a      	ldr	r2, [r7, #16]
 8009bc6:	4313      	orrs	r3, r2
 8009bc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009bca:	697b      	ldr	r3, [r7, #20]
 8009bcc:	f023 030a 	bic.w	r3, r3, #10
 8009bd0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009bd2:	697a      	ldr	r2, [r7, #20]
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	4313      	orrs	r3, r2
 8009bd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	693a      	ldr	r2, [r7, #16]
 8009bde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	697a      	ldr	r2, [r7, #20]
 8009be4:	621a      	str	r2, [r3, #32]
}
 8009be6:	bf00      	nop
 8009be8:	371c      	adds	r7, #28
 8009bea:	46bd      	mov	sp, r7
 8009bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf0:	4770      	bx	lr

08009bf2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009bf2:	b480      	push	{r7}
 8009bf4:	b087      	sub	sp, #28
 8009bf6:	af00      	add	r7, sp, #0
 8009bf8:	60f8      	str	r0, [r7, #12]
 8009bfa:	60b9      	str	r1, [r7, #8]
 8009bfc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	6a1b      	ldr	r3, [r3, #32]
 8009c02:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	6a1b      	ldr	r3, [r3, #32]
 8009c08:	f023 0210 	bic.w	r2, r3, #16
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	699b      	ldr	r3, [r3, #24]
 8009c14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009c16:	693b      	ldr	r3, [r7, #16]
 8009c18:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009c1c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	031b      	lsls	r3, r3, #12
 8009c22:	693a      	ldr	r2, [r7, #16]
 8009c24:	4313      	orrs	r3, r2
 8009c26:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009c28:	697b      	ldr	r3, [r7, #20]
 8009c2a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009c2e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009c30:	68bb      	ldr	r3, [r7, #8]
 8009c32:	011b      	lsls	r3, r3, #4
 8009c34:	697a      	ldr	r2, [r7, #20]
 8009c36:	4313      	orrs	r3, r2
 8009c38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	693a      	ldr	r2, [r7, #16]
 8009c3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	697a      	ldr	r2, [r7, #20]
 8009c44:	621a      	str	r2, [r3, #32]
}
 8009c46:	bf00      	nop
 8009c48:	371c      	adds	r7, #28
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c50:	4770      	bx	lr

08009c52 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009c52:	b480      	push	{r7}
 8009c54:	b085      	sub	sp, #20
 8009c56:	af00      	add	r7, sp, #0
 8009c58:	6078      	str	r0, [r7, #4]
 8009c5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	689b      	ldr	r3, [r3, #8]
 8009c60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009c68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009c6e:	683a      	ldr	r2, [r7, #0]
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	4313      	orrs	r3, r2
 8009c74:	f043 0307 	orr.w	r3, r3, #7
 8009c78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	68fa      	ldr	r2, [r7, #12]
 8009c7e:	609a      	str	r2, [r3, #8]
}
 8009c80:	bf00      	nop
 8009c82:	3714      	adds	r7, #20
 8009c84:	46bd      	mov	sp, r7
 8009c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8a:	4770      	bx	lr

08009c8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009c8c:	b480      	push	{r7}
 8009c8e:	b087      	sub	sp, #28
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	60f8      	str	r0, [r7, #12]
 8009c94:	60b9      	str	r1, [r7, #8]
 8009c96:	607a      	str	r2, [r7, #4]
 8009c98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	689b      	ldr	r3, [r3, #8]
 8009c9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009ca0:	697b      	ldr	r3, [r7, #20]
 8009ca2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009ca6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	021a      	lsls	r2, r3, #8
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	431a      	orrs	r2, r3
 8009cb0:	68bb      	ldr	r3, [r7, #8]
 8009cb2:	4313      	orrs	r3, r2
 8009cb4:	697a      	ldr	r2, [r7, #20]
 8009cb6:	4313      	orrs	r3, r2
 8009cb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	697a      	ldr	r2, [r7, #20]
 8009cbe:	609a      	str	r2, [r3, #8]
}
 8009cc0:	bf00      	nop
 8009cc2:	371c      	adds	r7, #28
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cca:	4770      	bx	lr

08009ccc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009ccc:	b480      	push	{r7}
 8009cce:	b087      	sub	sp, #28
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	60f8      	str	r0, [r7, #12]
 8009cd4:	60b9      	str	r1, [r7, #8]
 8009cd6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009cd8:	68bb      	ldr	r3, [r7, #8]
 8009cda:	f003 031f 	and.w	r3, r3, #31
 8009cde:	2201      	movs	r2, #1
 8009ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8009ce4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	6a1a      	ldr	r2, [r3, #32]
 8009cea:	697b      	ldr	r3, [r7, #20]
 8009cec:	43db      	mvns	r3, r3
 8009cee:	401a      	ands	r2, r3
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	6a1a      	ldr	r2, [r3, #32]
 8009cf8:	68bb      	ldr	r3, [r7, #8]
 8009cfa:	f003 031f 	and.w	r3, r3, #31
 8009cfe:	6879      	ldr	r1, [r7, #4]
 8009d00:	fa01 f303 	lsl.w	r3, r1, r3
 8009d04:	431a      	orrs	r2, r3
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	621a      	str	r2, [r3, #32]
}
 8009d0a:	bf00      	nop
 8009d0c:	371c      	adds	r7, #28
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d14:	4770      	bx	lr
	...

08009d18 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8009d18:	b480      	push	{r7}
 8009d1a:	b083      	sub	sp, #12
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	4a26      	ldr	r2, [pc, #152]	@ (8009dbc <TIM_ResetCallback+0xa4>)
 8009d24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	4a25      	ldr	r2, [pc, #148]	@ (8009dc0 <TIM_ResetCallback+0xa8>)
 8009d2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	4a24      	ldr	r2, [pc, #144]	@ (8009dc4 <TIM_ResetCallback+0xac>)
 8009d34:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	4a23      	ldr	r2, [pc, #140]	@ (8009dc8 <TIM_ResetCallback+0xb0>)
 8009d3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	4a22      	ldr	r2, [pc, #136]	@ (8009dcc <TIM_ResetCallback+0xb4>)
 8009d44:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	4a21      	ldr	r2, [pc, #132]	@ (8009dd0 <TIM_ResetCallback+0xb8>)
 8009d4c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	4a20      	ldr	r2, [pc, #128]	@ (8009dd4 <TIM_ResetCallback+0xbc>)
 8009d54:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	4a1f      	ldr	r2, [pc, #124]	@ (8009dd8 <TIM_ResetCallback+0xc0>)
 8009d5c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	4a1e      	ldr	r2, [pc, #120]	@ (8009ddc <TIM_ResetCallback+0xc4>)
 8009d64:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	4a1d      	ldr	r2, [pc, #116]	@ (8009de0 <TIM_ResetCallback+0xc8>)
 8009d6c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	4a1c      	ldr	r2, [pc, #112]	@ (8009de4 <TIM_ResetCallback+0xcc>)
 8009d74:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	4a1b      	ldr	r2, [pc, #108]	@ (8009de8 <TIM_ResetCallback+0xd0>)
 8009d7c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	4a1a      	ldr	r2, [pc, #104]	@ (8009dec <TIM_ResetCallback+0xd4>)
 8009d84:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	4a19      	ldr	r2, [pc, #100]	@ (8009df0 <TIM_ResetCallback+0xd8>)
 8009d8c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	4a18      	ldr	r2, [pc, #96]	@ (8009df4 <TIM_ResetCallback+0xdc>)
 8009d94:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	4a17      	ldr	r2, [pc, #92]	@ (8009df8 <TIM_ResetCallback+0xe0>)
 8009d9c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	4a16      	ldr	r2, [pc, #88]	@ (8009dfc <TIM_ResetCallback+0xe4>)
 8009da4:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	4a15      	ldr	r2, [pc, #84]	@ (8009e00 <TIM_ResetCallback+0xe8>)
 8009dac:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8009db0:	bf00      	nop
 8009db2:	370c      	adds	r7, #12
 8009db4:	46bd      	mov	sp, r7
 8009db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dba:	4770      	bx	lr
 8009dbc:	0800335d 	.word	0x0800335d
 8009dc0:	08009065 	.word	0x08009065
 8009dc4:	080090dd 	.word	0x080090dd
 8009dc8:	080090f1 	.word	0x080090f1
 8009dcc:	0800908d 	.word	0x0800908d
 8009dd0:	080090a1 	.word	0x080090a1
 8009dd4:	08009079 	.word	0x08009079
 8009dd8:	080090b5 	.word	0x080090b5
 8009ddc:	080090c9 	.word	0x080090c9
 8009de0:	08009105 	.word	0x08009105
 8009de4:	0800a059 	.word	0x0800a059
 8009de8:	0800a06d 	.word	0x0800a06d
 8009dec:	0800a081 	.word	0x0800a081
 8009df0:	0800a095 	.word	0x0800a095
 8009df4:	0800a0a9 	.word	0x0800a0a9
 8009df8:	0800a0bd 	.word	0x0800a0bd
 8009dfc:	0800a0d1 	.word	0x0800a0d1
 8009e00:	0800a0e5 	.word	0x0800a0e5

08009e04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009e04:	b480      	push	{r7}
 8009e06:	b085      	sub	sp, #20
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	6078      	str	r0, [r7, #4]
 8009e0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009e14:	2b01      	cmp	r3, #1
 8009e16:	d101      	bne.n	8009e1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009e18:	2302      	movs	r3, #2
 8009e1a:	e074      	b.n	8009f06 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	2201      	movs	r2, #1
 8009e20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	2202      	movs	r2, #2
 8009e28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	685b      	ldr	r3, [r3, #4]
 8009e32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	689b      	ldr	r3, [r3, #8]
 8009e3a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	4a34      	ldr	r2, [pc, #208]	@ (8009f14 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009e42:	4293      	cmp	r3, r2
 8009e44:	d009      	beq.n	8009e5a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	4a33      	ldr	r2, [pc, #204]	@ (8009f18 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009e4c:	4293      	cmp	r3, r2
 8009e4e:	d004      	beq.n	8009e5a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	4a31      	ldr	r2, [pc, #196]	@ (8009f1c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009e56:	4293      	cmp	r3, r2
 8009e58:	d108      	bne.n	8009e6c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009e60:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009e62:	683b      	ldr	r3, [r7, #0]
 8009e64:	685b      	ldr	r3, [r3, #4]
 8009e66:	68fa      	ldr	r2, [r7, #12]
 8009e68:	4313      	orrs	r3, r2
 8009e6a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009e72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e76:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	68fa      	ldr	r2, [r7, #12]
 8009e7e:	4313      	orrs	r3, r2
 8009e80:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	68fa      	ldr	r2, [r7, #12]
 8009e88:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	4a21      	ldr	r2, [pc, #132]	@ (8009f14 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009e90:	4293      	cmp	r3, r2
 8009e92:	d022      	beq.n	8009eda <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e9c:	d01d      	beq.n	8009eda <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	4a1f      	ldr	r2, [pc, #124]	@ (8009f20 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8009ea4:	4293      	cmp	r3, r2
 8009ea6:	d018      	beq.n	8009eda <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	4a1d      	ldr	r2, [pc, #116]	@ (8009f24 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8009eae:	4293      	cmp	r3, r2
 8009eb0:	d013      	beq.n	8009eda <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	4a1c      	ldr	r2, [pc, #112]	@ (8009f28 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8009eb8:	4293      	cmp	r3, r2
 8009eba:	d00e      	beq.n	8009eda <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	4a15      	ldr	r2, [pc, #84]	@ (8009f18 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009ec2:	4293      	cmp	r3, r2
 8009ec4:	d009      	beq.n	8009eda <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	4a18      	ldr	r2, [pc, #96]	@ (8009f2c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8009ecc:	4293      	cmp	r3, r2
 8009ece:	d004      	beq.n	8009eda <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	4a11      	ldr	r2, [pc, #68]	@ (8009f1c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009ed6:	4293      	cmp	r3, r2
 8009ed8:	d10c      	bne.n	8009ef4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009eda:	68bb      	ldr	r3, [r7, #8]
 8009edc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009ee0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009ee2:	683b      	ldr	r3, [r7, #0]
 8009ee4:	689b      	ldr	r3, [r3, #8]
 8009ee6:	68ba      	ldr	r2, [r7, #8]
 8009ee8:	4313      	orrs	r3, r2
 8009eea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	68ba      	ldr	r2, [r7, #8]
 8009ef2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2201      	movs	r2, #1
 8009ef8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2200      	movs	r2, #0
 8009f00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009f04:	2300      	movs	r3, #0
}
 8009f06:	4618      	mov	r0, r3
 8009f08:	3714      	adds	r7, #20
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f10:	4770      	bx	lr
 8009f12:	bf00      	nop
 8009f14:	40012c00 	.word	0x40012c00
 8009f18:	40013400 	.word	0x40013400
 8009f1c:	40015000 	.word	0x40015000
 8009f20:	40000400 	.word	0x40000400
 8009f24:	40000800 	.word	0x40000800
 8009f28:	40000c00 	.word	0x40000c00
 8009f2c:	40014000 	.word	0x40014000

08009f30 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009f30:	b480      	push	{r7}
 8009f32:	b085      	sub	sp, #20
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	6078      	str	r0, [r7, #4]
 8009f38:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009f44:	2b01      	cmp	r3, #1
 8009f46:	d101      	bne.n	8009f4c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009f48:	2302      	movs	r3, #2
 8009f4a:	e078      	b.n	800a03e <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2201      	movs	r2, #1
 8009f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	68db      	ldr	r3, [r3, #12]
 8009f5e:	4313      	orrs	r3, r2
 8009f60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009f68:	683b      	ldr	r3, [r7, #0]
 8009f6a:	689b      	ldr	r3, [r3, #8]
 8009f6c:	4313      	orrs	r3, r2
 8009f6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009f76:	683b      	ldr	r3, [r7, #0]
 8009f78:	685b      	ldr	r3, [r3, #4]
 8009f7a:	4313      	orrs	r3, r2
 8009f7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	4313      	orrs	r3, r2
 8009f8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009f92:	683b      	ldr	r3, [r7, #0]
 8009f94:	691b      	ldr	r3, [r3, #16]
 8009f96:	4313      	orrs	r3, r2
 8009f98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009fa0:	683b      	ldr	r3, [r7, #0]
 8009fa2:	695b      	ldr	r3, [r3, #20]
 8009fa4:	4313      	orrs	r3, r2
 8009fa6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fb2:	4313      	orrs	r3, r2
 8009fb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8009fbc:	683b      	ldr	r3, [r7, #0]
 8009fbe:	699b      	ldr	r3, [r3, #24]
 8009fc0:	041b      	lsls	r3, r3, #16
 8009fc2:	4313      	orrs	r3, r2
 8009fc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	69db      	ldr	r3, [r3, #28]
 8009fd0:	4313      	orrs	r3, r2
 8009fd2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	4a1c      	ldr	r2, [pc, #112]	@ (800a04c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8009fda:	4293      	cmp	r3, r2
 8009fdc:	d009      	beq.n	8009ff2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	4a1b      	ldr	r2, [pc, #108]	@ (800a050 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8009fe4:	4293      	cmp	r3, r2
 8009fe6:	d004      	beq.n	8009ff2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	4a19      	ldr	r2, [pc, #100]	@ (800a054 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8009fee:	4293      	cmp	r3, r2
 8009ff0:	d11c      	bne.n	800a02c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ffc:	051b      	lsls	r3, r3, #20
 8009ffe:	4313      	orrs	r3, r2
 800a000:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800a008:	683b      	ldr	r3, [r7, #0]
 800a00a:	6a1b      	ldr	r3, [r3, #32]
 800a00c:	4313      	orrs	r3, r2
 800a00e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800a016:	683b      	ldr	r3, [r7, #0]
 800a018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a01a:	4313      	orrs	r3, r2
 800a01c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800a024:	683b      	ldr	r3, [r7, #0]
 800a026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a028:	4313      	orrs	r3, r2
 800a02a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	68fa      	ldr	r2, [r7, #12]
 800a032:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	2200      	movs	r2, #0
 800a038:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a03c:	2300      	movs	r3, #0
}
 800a03e:	4618      	mov	r0, r3
 800a040:	3714      	adds	r7, #20
 800a042:	46bd      	mov	sp, r7
 800a044:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a048:	4770      	bx	lr
 800a04a:	bf00      	nop
 800a04c:	40012c00 	.word	0x40012c00
 800a050:	40013400 	.word	0x40013400
 800a054:	40015000 	.word	0x40015000

0800a058 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a058:	b480      	push	{r7}
 800a05a:	b083      	sub	sp, #12
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a060:	bf00      	nop
 800a062:	370c      	adds	r7, #12
 800a064:	46bd      	mov	sp, r7
 800a066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06a:	4770      	bx	lr

0800a06c <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a06c:	b480      	push	{r7}
 800a06e:	b083      	sub	sp, #12
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800a074:	bf00      	nop
 800a076:	370c      	adds	r7, #12
 800a078:	46bd      	mov	sp, r7
 800a07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a07e:	4770      	bx	lr

0800a080 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a080:	b480      	push	{r7}
 800a082:	b083      	sub	sp, #12
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a088:	bf00      	nop
 800a08a:	370c      	adds	r7, #12
 800a08c:	46bd      	mov	sp, r7
 800a08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a092:	4770      	bx	lr

0800a094 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a094:	b480      	push	{r7}
 800a096:	b083      	sub	sp, #12
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a09c:	bf00      	nop
 800a09e:	370c      	adds	r7, #12
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a6:	4770      	bx	lr

0800a0a8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800a0a8:	b480      	push	{r7}
 800a0aa:	b083      	sub	sp, #12
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800a0b0:	bf00      	nop
 800a0b2:	370c      	adds	r7, #12
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ba:	4770      	bx	lr

0800a0bc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800a0bc:	b480      	push	{r7}
 800a0be:	b083      	sub	sp, #12
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800a0c4:	bf00      	nop
 800a0c6:	370c      	adds	r7, #12
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ce:	4770      	bx	lr

0800a0d0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800a0d0:	b480      	push	{r7}
 800a0d2:	b083      	sub	sp, #12
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800a0d8:	bf00      	nop
 800a0da:	370c      	adds	r7, #12
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e2:	4770      	bx	lr

0800a0e4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800a0e4:	b480      	push	{r7}
 800a0e6:	b083      	sub	sp, #12
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800a0ec:	bf00      	nop
 800a0ee:	370c      	adds	r7, #12
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f6:	4770      	bx	lr

0800a0f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b082      	sub	sp, #8
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d101      	bne.n	800a10a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a106:	2301      	movs	r3, #1
 800a108:	e050      	b.n	800a1ac <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a110:	2b00      	cmp	r3, #0
 800a112:	d114      	bne.n	800a13e <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2200      	movs	r2, #0
 800a118:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800a11c:	6878      	ldr	r0, [r7, #4]
 800a11e:	f000 fe37 	bl	800ad90 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d103      	bne.n	800a134 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	4a21      	ldr	r2, [pc, #132]	@ (800a1b4 <HAL_UART_Init+0xbc>)
 800a130:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800a13a:	6878      	ldr	r0, [r7, #4]
 800a13c:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	2224      	movs	r2, #36	@ 0x24
 800a142:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	681a      	ldr	r2, [r3, #0]
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	f022 0201 	bic.w	r2, r2, #1
 800a154:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d002      	beq.n	800a164 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800a15e:	6878      	ldr	r0, [r7, #4]
 800a160:	f001 f964 	bl	800b42c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	f000 fe65 	bl	800ae34 <UART_SetConfig>
 800a16a:	4603      	mov	r3, r0
 800a16c:	2b01      	cmp	r3, #1
 800a16e:	d101      	bne.n	800a174 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 800a170:	2301      	movs	r3, #1
 800a172:	e01b      	b.n	800a1ac <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	685a      	ldr	r2, [r3, #4]
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a182:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	689a      	ldr	r2, [r3, #8]
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a192:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	681a      	ldr	r2, [r3, #0]
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	f042 0201 	orr.w	r2, r2, #1
 800a1a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a1a4:	6878      	ldr	r0, [r7, #4]
 800a1a6:	f001 f9e3 	bl	800b570 <UART_CheckIdleState>
 800a1aa:	4603      	mov	r3, r0
}
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	3708      	adds	r7, #8
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	bd80      	pop	{r7, pc}
 800a1b4:	080047c5 	.word	0x080047c5

0800a1b8 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800a1b8:	b480      	push	{r7}
 800a1ba:	b087      	sub	sp, #28
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	60f8      	str	r0, [r7, #12]
 800a1c0:	460b      	mov	r3, r1
 800a1c2:	607a      	str	r2, [r7, #4]
 800a1c4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d109      	bne.n	800a1e4 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1d6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 800a1e0:	2301      	movs	r3, #1
 800a1e2:	e09c      	b.n	800a31e <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1ea:	2b20      	cmp	r3, #32
 800a1ec:	d16c      	bne.n	800a2c8 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 800a1ee:	7afb      	ldrb	r3, [r7, #11]
 800a1f0:	2b0c      	cmp	r3, #12
 800a1f2:	d85e      	bhi.n	800a2b2 <HAL_UART_RegisterCallback+0xfa>
 800a1f4:	a201      	add	r2, pc, #4	@ (adr r2, 800a1fc <HAL_UART_RegisterCallback+0x44>)
 800a1f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1fa:	bf00      	nop
 800a1fc:	0800a231 	.word	0x0800a231
 800a200:	0800a23b 	.word	0x0800a23b
 800a204:	0800a245 	.word	0x0800a245
 800a208:	0800a24f 	.word	0x0800a24f
 800a20c:	0800a259 	.word	0x0800a259
 800a210:	0800a263 	.word	0x0800a263
 800a214:	0800a26d 	.word	0x0800a26d
 800a218:	0800a277 	.word	0x0800a277
 800a21c:	0800a281 	.word	0x0800a281
 800a220:	0800a28b 	.word	0x0800a28b
 800a224:	0800a295 	.word	0x0800a295
 800a228:	0800a29f 	.word	0x0800a29f
 800a22c:	0800a2a9 	.word	0x0800a2a9
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	687a      	ldr	r2, [r7, #4]
 800a234:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800a238:	e070      	b.n	800a31c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	687a      	ldr	r2, [r7, #4]
 800a23e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800a242:	e06b      	b.n	800a31c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	687a      	ldr	r2, [r7, #4]
 800a248:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800a24c:	e066      	b.n	800a31c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	687a      	ldr	r2, [r7, #4]
 800a252:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800a256:	e061      	b.n	800a31c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	687a      	ldr	r2, [r7, #4]
 800a25c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800a260:	e05c      	b.n	800a31c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	687a      	ldr	r2, [r7, #4]
 800a266:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800a26a:	e057      	b.n	800a31c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	687a      	ldr	r2, [r7, #4]
 800a270:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800a274:	e052      	b.n	800a31c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	687a      	ldr	r2, [r7, #4]
 800a27a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800a27e:	e04d      	b.n	800a31c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	687a      	ldr	r2, [r7, #4]
 800a284:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800a288:	e048      	b.n	800a31c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	687a      	ldr	r2, [r7, #4]
 800a28e:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800a292:	e043      	b.n	800a31c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	687a      	ldr	r2, [r7, #4]
 800a298:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800a29c:	e03e      	b.n	800a31c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	687a      	ldr	r2, [r7, #4]
 800a2a2:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800a2a6:	e039      	b.n	800a31c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	687a      	ldr	r2, [r7, #4]
 800a2ac:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800a2b0:	e034      	b.n	800a31c <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2b8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	75fb      	strb	r3, [r7, #23]
        break;
 800a2c6:	e029      	b.n	800a31c <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d11a      	bne.n	800a308 <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 800a2d2:	7afb      	ldrb	r3, [r7, #11]
 800a2d4:	2b0b      	cmp	r3, #11
 800a2d6:	d002      	beq.n	800a2de <HAL_UART_RegisterCallback+0x126>
 800a2d8:	2b0c      	cmp	r3, #12
 800a2da:	d005      	beq.n	800a2e8 <HAL_UART_RegisterCallback+0x130>
 800a2dc:	e009      	b.n	800a2f2 <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	687a      	ldr	r2, [r7, #4]
 800a2e2:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800a2e6:	e019      	b.n	800a31c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	687a      	ldr	r2, [r7, #4]
 800a2ec:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800a2f0:	e014      	b.n	800a31c <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2f8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800a302:	2301      	movs	r3, #1
 800a304:	75fb      	strb	r3, [r7, #23]
        break;
 800a306:	e009      	b.n	800a31c <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a30e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 800a318:	2301      	movs	r3, #1
 800a31a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800a31c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a31e:	4618      	mov	r0, r3
 800a320:	371c      	adds	r7, #28
 800a322:	46bd      	mov	sp, r7
 800a324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a328:	4770      	bx	lr
 800a32a:	bf00      	nop

0800a32c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b08a      	sub	sp, #40	@ 0x28
 800a330:	af00      	add	r7, sp, #0
 800a332:	60f8      	str	r0, [r7, #12]
 800a334:	60b9      	str	r1, [r7, #8]
 800a336:	4613      	mov	r3, r2
 800a338:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a340:	2b20      	cmp	r3, #32
 800a342:	d137      	bne.n	800a3b4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800a344:	68bb      	ldr	r3, [r7, #8]
 800a346:	2b00      	cmp	r3, #0
 800a348:	d002      	beq.n	800a350 <HAL_UART_Receive_IT+0x24>
 800a34a:	88fb      	ldrh	r3, [r7, #6]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d101      	bne.n	800a354 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800a350:	2301      	movs	r3, #1
 800a352:	e030      	b.n	800a3b6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	2200      	movs	r2, #0
 800a358:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	4a18      	ldr	r2, [pc, #96]	@ (800a3c0 <HAL_UART_Receive_IT+0x94>)
 800a360:	4293      	cmp	r3, r2
 800a362:	d01f      	beq.n	800a3a4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	685b      	ldr	r3, [r3, #4]
 800a36a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d018      	beq.n	800a3a4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a378:	697b      	ldr	r3, [r7, #20]
 800a37a:	e853 3f00 	ldrex	r3, [r3]
 800a37e:	613b      	str	r3, [r7, #16]
   return(result);
 800a380:	693b      	ldr	r3, [r7, #16]
 800a382:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a386:	627b      	str	r3, [r7, #36]	@ 0x24
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	461a      	mov	r2, r3
 800a38e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a390:	623b      	str	r3, [r7, #32]
 800a392:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a394:	69f9      	ldr	r1, [r7, #28]
 800a396:	6a3a      	ldr	r2, [r7, #32]
 800a398:	e841 2300 	strex	r3, r2, [r1]
 800a39c:	61bb      	str	r3, [r7, #24]
   return(result);
 800a39e:	69bb      	ldr	r3, [r7, #24]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d1e6      	bne.n	800a372 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a3a4:	88fb      	ldrh	r3, [r7, #6]
 800a3a6:	461a      	mov	r2, r3
 800a3a8:	68b9      	ldr	r1, [r7, #8]
 800a3aa:	68f8      	ldr	r0, [r7, #12]
 800a3ac:	f001 f9f8 	bl	800b7a0 <UART_Start_Receive_IT>
 800a3b0:	4603      	mov	r3, r0
 800a3b2:	e000      	b.n	800a3b6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a3b4:	2302      	movs	r3, #2
  }
}
 800a3b6:	4618      	mov	r0, r3
 800a3b8:	3728      	adds	r7, #40	@ 0x28
 800a3ba:	46bd      	mov	sp, r7
 800a3bc:	bd80      	pop	{r7, pc}
 800a3be:	bf00      	nop
 800a3c0:	40008000 	.word	0x40008000

0800a3c4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	b08a      	sub	sp, #40	@ 0x28
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	60f8      	str	r0, [r7, #12]
 800a3cc:	60b9      	str	r1, [r7, #8]
 800a3ce:	4613      	mov	r3, r2
 800a3d0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3d8:	2b20      	cmp	r3, #32
 800a3da:	d167      	bne.n	800a4ac <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800a3dc:	68bb      	ldr	r3, [r7, #8]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d002      	beq.n	800a3e8 <HAL_UART_Transmit_DMA+0x24>
 800a3e2:	88fb      	ldrh	r3, [r7, #6]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d101      	bne.n	800a3ec <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800a3e8:	2301      	movs	r3, #1
 800a3ea:	e060      	b.n	800a4ae <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	68ba      	ldr	r2, [r7, #8]
 800a3f0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	88fa      	ldrh	r2, [r7, #6]
 800a3f6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	88fa      	ldrh	r2, [r7, #6]
 800a3fe:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	2200      	movs	r2, #0
 800a406:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	2221      	movs	r2, #33	@ 0x21
 800a40e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a416:	2b00      	cmp	r3, #0
 800a418:	d028      	beq.n	800a46c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a41e:	4a26      	ldr	r2, [pc, #152]	@ (800a4b8 <HAL_UART_Transmit_DMA+0xf4>)
 800a420:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a426:	4a25      	ldr	r2, [pc, #148]	@ (800a4bc <HAL_UART_Transmit_DMA+0xf8>)
 800a428:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a42e:	4a24      	ldr	r2, [pc, #144]	@ (800a4c0 <HAL_UART_Transmit_DMA+0xfc>)
 800a430:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a436:	2200      	movs	r2, #0
 800a438:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a442:	4619      	mov	r1, r3
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	3328      	adds	r3, #40	@ 0x28
 800a44a:	461a      	mov	r2, r3
 800a44c:	88fb      	ldrh	r3, [r7, #6]
 800a44e:	f7fb ff55 	bl	80062fc <HAL_DMA_Start_IT>
 800a452:	4603      	mov	r3, r0
 800a454:	2b00      	cmp	r3, #0
 800a456:	d009      	beq.n	800a46c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	2210      	movs	r2, #16
 800a45c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	2220      	movs	r2, #32
 800a464:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800a468:	2301      	movs	r3, #1
 800a46a:	e020      	b.n	800a4ae <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	2240      	movs	r2, #64	@ 0x40
 800a472:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	3308      	adds	r3, #8
 800a47a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a47c:	697b      	ldr	r3, [r7, #20]
 800a47e:	e853 3f00 	ldrex	r3, [r3]
 800a482:	613b      	str	r3, [r7, #16]
   return(result);
 800a484:	693b      	ldr	r3, [r7, #16]
 800a486:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a48a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	3308      	adds	r3, #8
 800a492:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a494:	623a      	str	r2, [r7, #32]
 800a496:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a498:	69f9      	ldr	r1, [r7, #28]
 800a49a:	6a3a      	ldr	r2, [r7, #32]
 800a49c:	e841 2300 	strex	r3, r2, [r1]
 800a4a0:	61bb      	str	r3, [r7, #24]
   return(result);
 800a4a2:	69bb      	ldr	r3, [r7, #24]
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d1e5      	bne.n	800a474 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	e000      	b.n	800a4ae <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800a4ac:	2302      	movs	r3, #2
  }
}
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	3728      	adds	r7, #40	@ 0x28
 800a4b2:	46bd      	mov	sp, r7
 800a4b4:	bd80      	pop	{r7, pc}
 800a4b6:	bf00      	nop
 800a4b8:	0800bb33 	.word	0x0800bb33
 800a4bc:	0800bbd1 	.word	0x0800bbd1
 800a4c0:	0800bbf1 	.word	0x0800bbf1

0800a4c4 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 800a4c4:	b580      	push	{r7, lr}
 800a4c6:	b09a      	sub	sp, #104	@ 0x68
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a4d4:	e853 3f00 	ldrex	r3, [r3]
 800a4d8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a4da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a4dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a4e0:	667b      	str	r3, [r7, #100]	@ 0x64
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	461a      	mov	r2, r3
 800a4e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a4ea:	657b      	str	r3, [r7, #84]	@ 0x54
 800a4ec:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4ee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a4f0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a4f2:	e841 2300 	strex	r3, r2, [r1]
 800a4f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a4f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d1e6      	bne.n	800a4cc <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	3308      	adds	r3, #8
 800a504:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a506:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a508:	e853 3f00 	ldrex	r3, [r3]
 800a50c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a50e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a510:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a514:	f023 0301 	bic.w	r3, r3, #1
 800a518:	663b      	str	r3, [r7, #96]	@ 0x60
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	3308      	adds	r3, #8
 800a520:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a522:	643a      	str	r2, [r7, #64]	@ 0x40
 800a524:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a526:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a528:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a52a:	e841 2300 	strex	r3, r2, [r1]
 800a52e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a532:	2b00      	cmp	r3, #0
 800a534:	d1e3      	bne.n	800a4fe <HAL_UART_AbortReceive+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a53a:	2b01      	cmp	r3, #1
 800a53c:	d118      	bne.n	800a570 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a544:	6a3b      	ldr	r3, [r7, #32]
 800a546:	e853 3f00 	ldrex	r3, [r3]
 800a54a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a54c:	69fb      	ldr	r3, [r7, #28]
 800a54e:	f023 0310 	bic.w	r3, r3, #16
 800a552:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	461a      	mov	r2, r3
 800a55a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a55c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a55e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a560:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a562:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a564:	e841 2300 	strex	r3, r2, [r1]
 800a568:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a56a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d1e6      	bne.n	800a53e <HAL_UART_AbortReceive+0x7a>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	689b      	ldr	r3, [r3, #8]
 800a576:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a57a:	2b40      	cmp	r3, #64	@ 0x40
 800a57c:	d13b      	bne.n	800a5f6 <HAL_UART_AbortReceive+0x132>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	3308      	adds	r3, #8
 800a584:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	e853 3f00 	ldrex	r3, [r3]
 800a58c:	60bb      	str	r3, [r7, #8]
   return(result);
 800a58e:	68bb      	ldr	r3, [r7, #8]
 800a590:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a594:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	3308      	adds	r3, #8
 800a59c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a59e:	61ba      	str	r2, [r7, #24]
 800a5a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5a2:	6979      	ldr	r1, [r7, #20]
 800a5a4:	69ba      	ldr	r2, [r7, #24]
 800a5a6:	e841 2300 	strex	r3, r2, [r1]
 800a5aa:	613b      	str	r3, [r7, #16]
   return(result);
 800a5ac:	693b      	ldr	r3, [r7, #16]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d1e5      	bne.n	800a57e <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d01c      	beq.n	800a5f6 <HAL_UART_AbortReceive+0x132>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	f7fb ff10 	bl	80063f2 <HAL_DMA_Abort>
 800a5d2:	4603      	mov	r3, r0
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d00e      	beq.n	800a5f6 <HAL_UART_AbortReceive+0x132>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a5de:	4618      	mov	r0, r3
 800a5e0:	f7fc f876 	bl	80066d0 <HAL_DMA_GetError>
 800a5e4:	4603      	mov	r3, r0
 800a5e6:	2b20      	cmp	r3, #32
 800a5e8:	d105      	bne.n	800a5f6 <HAL_UART_AbortReceive+0x132>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	2210      	movs	r2, #16
 800a5ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800a5f2:	2303      	movs	r3, #3
 800a5f4:	e017      	b.n	800a626 <HAL_UART_AbortReceive+0x162>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	220f      	movs	r2, #15
 800a604:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	699a      	ldr	r2, [r3, #24]
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	f042 0208 	orr.w	r2, r2, #8
 800a614:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	2220      	movs	r2, #32
 800a61a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	2200      	movs	r2, #0
 800a622:	66da      	str	r2, [r3, #108]	@ 0x6c

  return HAL_OK;
 800a624:	2300      	movs	r3, #0
}
 800a626:	4618      	mov	r0, r3
 800a628:	3768      	adds	r7, #104	@ 0x68
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}
	...

0800a630 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b0ba      	sub	sp, #232	@ 0xe8
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	69db      	ldr	r3, [r3, #28]
 800a63e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	689b      	ldr	r3, [r3, #8]
 800a652:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a656:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a65a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a65e:	4013      	ands	r3, r2
 800a660:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a664:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d11b      	bne.n	800a6a4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a66c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a670:	f003 0320 	and.w	r3, r3, #32
 800a674:	2b00      	cmp	r3, #0
 800a676:	d015      	beq.n	800a6a4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a678:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a67c:	f003 0320 	and.w	r3, r3, #32
 800a680:	2b00      	cmp	r3, #0
 800a682:	d105      	bne.n	800a690 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a684:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a688:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d009      	beq.n	800a6a4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a694:	2b00      	cmp	r3, #0
 800a696:	f000 8312 	beq.w	800acbe <HAL_UART_IRQHandler+0x68e>
      {
        huart->RxISR(huart);
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a69e:	6878      	ldr	r0, [r7, #4]
 800a6a0:	4798      	blx	r3
      }
      return;
 800a6a2:	e30c      	b.n	800acbe <HAL_UART_IRQHandler+0x68e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a6a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	f000 8129 	beq.w	800a900 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a6ae:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a6b2:	4b90      	ldr	r3, [pc, #576]	@ (800a8f4 <HAL_UART_IRQHandler+0x2c4>)
 800a6b4:	4013      	ands	r3, r2
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d106      	bne.n	800a6c8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a6ba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a6be:	4b8e      	ldr	r3, [pc, #568]	@ (800a8f8 <HAL_UART_IRQHandler+0x2c8>)
 800a6c0:	4013      	ands	r3, r2
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	f000 811c 	beq.w	800a900 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a6c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a6cc:	f003 0301 	and.w	r3, r3, #1
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d011      	beq.n	800a6f8 <HAL_UART_IRQHandler+0xc8>
 800a6d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a6d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d00b      	beq.n	800a6f8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	2201      	movs	r2, #1
 800a6e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a6ee:	f043 0201 	orr.w	r2, r3, #1
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a6f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a6fc:	f003 0302 	and.w	r3, r3, #2
 800a700:	2b00      	cmp	r3, #0
 800a702:	d011      	beq.n	800a728 <HAL_UART_IRQHandler+0xf8>
 800a704:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a708:	f003 0301 	and.w	r3, r3, #1
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d00b      	beq.n	800a728 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	2202      	movs	r2, #2
 800a716:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a71e:	f043 0204 	orr.w	r2, r3, #4
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a728:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a72c:	f003 0304 	and.w	r3, r3, #4
 800a730:	2b00      	cmp	r3, #0
 800a732:	d011      	beq.n	800a758 <HAL_UART_IRQHandler+0x128>
 800a734:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a738:	f003 0301 	and.w	r3, r3, #1
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d00b      	beq.n	800a758 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	2204      	movs	r2, #4
 800a746:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a74e:	f043 0202 	orr.w	r2, r3, #2
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a758:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a75c:	f003 0308 	and.w	r3, r3, #8
 800a760:	2b00      	cmp	r3, #0
 800a762:	d017      	beq.n	800a794 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a764:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a768:	f003 0320 	and.w	r3, r3, #32
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d105      	bne.n	800a77c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a770:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a774:	4b5f      	ldr	r3, [pc, #380]	@ (800a8f4 <HAL_UART_IRQHandler+0x2c4>)
 800a776:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d00b      	beq.n	800a794 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	2208      	movs	r2, #8
 800a782:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a78a:	f043 0208 	orr.w	r2, r3, #8
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a794:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a798:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d012      	beq.n	800a7c6 <HAL_UART_IRQHandler+0x196>
 800a7a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a7a4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d00c      	beq.n	800a7c6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a7b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7bc:	f043 0220 	orr.w	r2, r3, #32
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	f000 8278 	beq.w	800acc2 <HAL_UART_IRQHandler+0x692>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a7d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a7d6:	f003 0320 	and.w	r3, r3, #32
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d013      	beq.n	800a806 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a7de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a7e2:	f003 0320 	and.w	r3, r3, #32
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d105      	bne.n	800a7f6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a7ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a7ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d007      	beq.n	800a806 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d003      	beq.n	800a806 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a802:	6878      	ldr	r0, [r7, #4]
 800a804:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a80c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	689b      	ldr	r3, [r3, #8]
 800a816:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a81a:	2b40      	cmp	r3, #64	@ 0x40
 800a81c:	d005      	beq.n	800a82a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a81e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a822:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a826:	2b00      	cmp	r3, #0
 800a828:	d058      	beq.n	800a8dc <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a82a:	6878      	ldr	r0, [r7, #4]
 800a82c:	f001 f91b 	bl	800ba66 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	689b      	ldr	r3, [r3, #8]
 800a836:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a83a:	2b40      	cmp	r3, #64	@ 0x40
 800a83c:	d148      	bne.n	800a8d0 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	3308      	adds	r3, #8
 800a844:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a848:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a84c:	e853 3f00 	ldrex	r3, [r3]
 800a850:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a854:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a858:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a85c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	3308      	adds	r3, #8
 800a866:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a86a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a86e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a872:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a876:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a87a:	e841 2300 	strex	r3, r2, [r1]
 800a87e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a882:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a886:	2b00      	cmp	r3, #0
 800a888:	d1d9      	bne.n	800a83e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a890:	2b00      	cmp	r3, #0
 800a892:	d017      	beq.n	800a8c4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a89a:	4a18      	ldr	r2, [pc, #96]	@ (800a8fc <HAL_UART_IRQHandler+0x2cc>)
 800a89c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	f7fb fdfd 	bl	80064a4 <HAL_DMA_Abort_IT>
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d01f      	beq.n	800a8f0 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a8b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8b8:	687a      	ldr	r2, [r7, #4]
 800a8ba:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a8be:	4610      	mov	r0, r2
 800a8c0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8c2:	e015      	b.n	800a8f0 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a8ca:	6878      	ldr	r0, [r7, #4]
 800a8cc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8ce:	e00f      	b.n	800a8f0 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a8d6:	6878      	ldr	r0, [r7, #4]
 800a8d8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8da:	e009      	b.n	800a8f0 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a8e2:	6878      	ldr	r0, [r7, #4]
 800a8e4:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	2200      	movs	r2, #0
 800a8ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800a8ee:	e1e8      	b.n	800acc2 <HAL_UART_IRQHandler+0x692>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8f0:	bf00      	nop
    return;
 800a8f2:	e1e6      	b.n	800acc2 <HAL_UART_IRQHandler+0x692>
 800a8f4:	10000001 	.word	0x10000001
 800a8f8:	04000120 	.word	0x04000120
 800a8fc:	0800bc75 	.word	0x0800bc75

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a904:	2b01      	cmp	r3, #1
 800a906:	f040 8176 	bne.w	800abf6 <HAL_UART_IRQHandler+0x5c6>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a90a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a90e:	f003 0310 	and.w	r3, r3, #16
 800a912:	2b00      	cmp	r3, #0
 800a914:	f000 816f 	beq.w	800abf6 <HAL_UART_IRQHandler+0x5c6>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a918:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a91c:	f003 0310 	and.w	r3, r3, #16
 800a920:	2b00      	cmp	r3, #0
 800a922:	f000 8168 	beq.w	800abf6 <HAL_UART_IRQHandler+0x5c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	2210      	movs	r2, #16
 800a92c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	689b      	ldr	r3, [r3, #8]
 800a934:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a938:	2b40      	cmp	r3, #64	@ 0x40
 800a93a:	f040 80dc 	bne.w	800aaf6 <HAL_UART_IRQHandler+0x4c6>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	685b      	ldr	r3, [r3, #4]
 800a948:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a94c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a950:	2b00      	cmp	r3, #0
 800a952:	f000 80b1 	beq.w	800aab8 <HAL_UART_IRQHandler+0x488>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a95c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a960:	429a      	cmp	r2, r3
 800a962:	f080 80a9 	bcs.w	800aab8 <HAL_UART_IRQHandler+0x488>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a96c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	f003 0320 	and.w	r3, r3, #32
 800a97e:	2b00      	cmp	r3, #0
 800a980:	f040 8087 	bne.w	800aa92 <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a98c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a990:	e853 3f00 	ldrex	r3, [r3]
 800a994:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a998:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a99c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a9a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	461a      	mov	r2, r3
 800a9aa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a9ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a9b2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9b6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a9ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a9be:	e841 2300 	strex	r3, r2, [r1]
 800a9c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a9c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d1da      	bne.n	800a984 <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	3308      	adds	r3, #8
 800a9d4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a9d8:	e853 3f00 	ldrex	r3, [r3]
 800a9dc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a9de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a9e0:	f023 0301 	bic.w	r3, r3, #1
 800a9e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	3308      	adds	r3, #8
 800a9ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a9f2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a9f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9f8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a9fa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a9fe:	e841 2300 	strex	r3, r2, [r1]
 800aa02:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800aa04:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d1e1      	bne.n	800a9ce <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	3308      	adds	r3, #8
 800aa10:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa12:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aa14:	e853 3f00 	ldrex	r3, [r3]
 800aa18:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800aa1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aa1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aa20:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	3308      	adds	r3, #8
 800aa2a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800aa2e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800aa30:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa32:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800aa34:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800aa36:	e841 2300 	strex	r3, r2, [r1]
 800aa3a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800aa3c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d1e3      	bne.n	800aa0a <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	2220      	movs	r2, #32
 800aa46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa58:	e853 3f00 	ldrex	r3, [r3]
 800aa5c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800aa5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa60:	f023 0310 	bic.w	r3, r3, #16
 800aa64:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	461a      	mov	r2, r3
 800aa6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aa72:	65bb      	str	r3, [r7, #88]	@ 0x58
 800aa74:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa76:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800aa78:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800aa7a:	e841 2300 	strex	r3, r2, [r1]
 800aa7e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800aa80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d1e4      	bne.n	800aa50 <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	f7fb fcb0 	bl	80063f2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	2202      	movs	r2, #2
 800aa96:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800aa9e:	687a      	ldr	r2, [r7, #4]
 800aaa0:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 800aaa4:	687a      	ldr	r2, [r7, #4]
 800aaa6:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 800aaaa:	b292      	uxth	r2, r2
 800aaac:	1a8a      	subs	r2, r1, r2
 800aaae:	b292      	uxth	r2, r2
 800aab0:	4611      	mov	r1, r2
 800aab2:	6878      	ldr	r0, [r7, #4]
 800aab4:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800aab6:	e106      	b.n	800acc6 <HAL_UART_IRQHandler+0x696>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aabe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800aac2:	429a      	cmp	r2, r3
 800aac4:	f040 80ff 	bne.w	800acc6 <HAL_UART_IRQHandler+0x696>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	f003 0320 	and.w	r3, r3, #32
 800aad6:	2b20      	cmp	r3, #32
 800aad8:	f040 80f5 	bne.w	800acc6 <HAL_UART_IRQHandler+0x696>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	2202      	movs	r2, #2
 800aae0:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800aae8:	687a      	ldr	r2, [r7, #4]
 800aaea:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800aaee:	4611      	mov	r1, r2
 800aaf0:	6878      	ldr	r0, [r7, #4]
 800aaf2:	4798      	blx	r3
      return;
 800aaf4:	e0e7      	b.n	800acc6 <HAL_UART_IRQHandler+0x696>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ab02:	b29b      	uxth	r3, r3
 800ab04:	1ad3      	subs	r3, r2, r3
 800ab06:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ab10:	b29b      	uxth	r3, r3
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	f000 80d9 	beq.w	800acca <HAL_UART_IRQHandler+0x69a>
          && (nb_rx_data > 0U))
 800ab18:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	f000 80d4 	beq.w	800acca <HAL_UART_IRQHandler+0x69a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab2a:	e853 3f00 	ldrex	r3, [r3]
 800ab2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ab30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ab36:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	461a      	mov	r2, r3
 800ab40:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ab44:	647b      	str	r3, [r7, #68]	@ 0x44
 800ab46:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab48:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ab4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ab4c:	e841 2300 	strex	r3, r2, [r1]
 800ab50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ab52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d1e4      	bne.n	800ab22 <HAL_UART_IRQHandler+0x4f2>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	3308      	adds	r3, #8
 800ab5e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab62:	e853 3f00 	ldrex	r3, [r3]
 800ab66:	623b      	str	r3, [r7, #32]
   return(result);
 800ab68:	6a3b      	ldr	r3, [r7, #32]
 800ab6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ab6e:	f023 0301 	bic.w	r3, r3, #1
 800ab72:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	3308      	adds	r3, #8
 800ab7c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ab80:	633a      	str	r2, [r7, #48]	@ 0x30
 800ab82:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ab86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab88:	e841 2300 	strex	r3, r2, [r1]
 800ab8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ab8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d1e1      	bne.n	800ab58 <HAL_UART_IRQHandler+0x528>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	2220      	movs	r2, #32
 800ab98:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	2200      	movs	r2, #0
 800aba0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	2200      	movs	r2, #0
 800aba6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abae:	693b      	ldr	r3, [r7, #16]
 800abb0:	e853 3f00 	ldrex	r3, [r3]
 800abb4:	60fb      	str	r3, [r7, #12]
   return(result);
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	f023 0310 	bic.w	r3, r3, #16
 800abbc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	461a      	mov	r2, r3
 800abc6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800abca:	61fb      	str	r3, [r7, #28]
 800abcc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abce:	69b9      	ldr	r1, [r7, #24]
 800abd0:	69fa      	ldr	r2, [r7, #28]
 800abd2:	e841 2300 	strex	r3, r2, [r1]
 800abd6:	617b      	str	r3, [r7, #20]
   return(result);
 800abd8:	697b      	ldr	r3, [r7, #20]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d1e4      	bne.n	800aba8 <HAL_UART_IRQHandler+0x578>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	2202      	movs	r2, #2
 800abe2:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800abea:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 800abee:	4611      	mov	r1, r2
 800abf0:	6878      	ldr	r0, [r7, #4]
 800abf2:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800abf4:	e069      	b.n	800acca <HAL_UART_IRQHandler+0x69a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800abf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abfa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d010      	beq.n	800ac24 <HAL_UART_IRQHandler+0x5f4>
 800ac02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ac06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d00a      	beq.n	800ac24 <HAL_UART_IRQHandler+0x5f4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800ac16:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800ac1e:	6878      	ldr	r0, [r7, #4]
 800ac20:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ac22:	e055      	b.n	800acd0 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ac24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d014      	beq.n	800ac5a <HAL_UART_IRQHandler+0x62a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800ac30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d105      	bne.n	800ac48 <HAL_UART_IRQHandler+0x618>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ac3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ac40:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d008      	beq.n	800ac5a <HAL_UART_IRQHandler+0x62a>
  {
    if (huart->TxISR != NULL)
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d03e      	beq.n	800acce <HAL_UART_IRQHandler+0x69e>
    {
      huart->TxISR(huart);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ac54:	6878      	ldr	r0, [r7, #4]
 800ac56:	4798      	blx	r3
    }
    return;
 800ac58:	e039      	b.n	800acce <HAL_UART_IRQHandler+0x69e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ac5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d009      	beq.n	800ac7a <HAL_UART_IRQHandler+0x64a>
 800ac66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d003      	beq.n	800ac7a <HAL_UART_IRQHandler+0x64a>
  {
    UART_EndTransmit_IT(huart);
 800ac72:	6878      	ldr	r0, [r7, #4]
 800ac74:	f001 f812 	bl	800bc9c <UART_EndTransmit_IT>
    return;
 800ac78:	e02a      	b.n	800acd0 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800ac7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d00b      	beq.n	800ac9e <HAL_UART_IRQHandler+0x66e>
 800ac86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac8a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d005      	beq.n	800ac9e <HAL_UART_IRQHandler+0x66e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800ac98:	6878      	ldr	r0, [r7, #4]
 800ac9a:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ac9c:	e018      	b.n	800acd0 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ac9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aca2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d012      	beq.n	800acd0 <HAL_UART_IRQHandler+0x6a0>
 800acaa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800acae:	2b00      	cmp	r3, #0
 800acb0:	da0e      	bge.n	800acd0 <HAL_UART_IRQHandler+0x6a0>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800acb8:	6878      	ldr	r0, [r7, #4]
 800acba:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800acbc:	e008      	b.n	800acd0 <HAL_UART_IRQHandler+0x6a0>
      return;
 800acbe:	bf00      	nop
 800acc0:	e006      	b.n	800acd0 <HAL_UART_IRQHandler+0x6a0>
    return;
 800acc2:	bf00      	nop
 800acc4:	e004      	b.n	800acd0 <HAL_UART_IRQHandler+0x6a0>
      return;
 800acc6:	bf00      	nop
 800acc8:	e002      	b.n	800acd0 <HAL_UART_IRQHandler+0x6a0>
      return;
 800acca:	bf00      	nop
 800accc:	e000      	b.n	800acd0 <HAL_UART_IRQHandler+0x6a0>
    return;
 800acce:	bf00      	nop
  }
}
 800acd0:	37e8      	adds	r7, #232	@ 0xe8
 800acd2:	46bd      	mov	sp, r7
 800acd4:	bd80      	pop	{r7, pc}
 800acd6:	bf00      	nop

0800acd8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800acd8:	b480      	push	{r7}
 800acda:	b083      	sub	sp, #12
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ace0:	bf00      	nop
 800ace2:	370c      	adds	r7, #12
 800ace4:	46bd      	mov	sp, r7
 800ace6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acea:	4770      	bx	lr

0800acec <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800acec:	b480      	push	{r7}
 800acee:	b083      	sub	sp, #12
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800acf4:	bf00      	nop
 800acf6:	370c      	adds	r7, #12
 800acf8:	46bd      	mov	sp, r7
 800acfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acfe:	4770      	bx	lr

0800ad00 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ad00:	b480      	push	{r7}
 800ad02:	b083      	sub	sp, #12
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800ad08:	bf00      	nop
 800ad0a:	370c      	adds	r7, #12
 800ad0c:	46bd      	mov	sp, r7
 800ad0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad12:	4770      	bx	lr

0800ad14 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ad14:	b480      	push	{r7}
 800ad16:	b083      	sub	sp, #12
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800ad1c:	bf00      	nop
 800ad1e:	370c      	adds	r7, #12
 800ad20:	46bd      	mov	sp, r7
 800ad22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad26:	4770      	bx	lr

0800ad28 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ad28:	b480      	push	{r7}
 800ad2a:	b083      	sub	sp, #12
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ad30:	bf00      	nop
 800ad32:	370c      	adds	r7, #12
 800ad34:	46bd      	mov	sp, r7
 800ad36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3a:	4770      	bx	lr

0800ad3c <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800ad3c:	b480      	push	{r7}
 800ad3e:	b083      	sub	sp, #12
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800ad44:	bf00      	nop
 800ad46:	370c      	adds	r7, #12
 800ad48:	46bd      	mov	sp, r7
 800ad4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4e:	4770      	bx	lr

0800ad50 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800ad50:	b480      	push	{r7}
 800ad52:	b083      	sub	sp, #12
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800ad58:	bf00      	nop
 800ad5a:	370c      	adds	r7, #12
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad62:	4770      	bx	lr

0800ad64 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800ad64:	b480      	push	{r7}
 800ad66:	b083      	sub	sp, #12
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800ad6c:	bf00      	nop
 800ad6e:	370c      	adds	r7, #12
 800ad70:	46bd      	mov	sp, r7
 800ad72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad76:	4770      	bx	lr

0800ad78 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ad78:	b480      	push	{r7}
 800ad7a:	b083      	sub	sp, #12
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
 800ad80:	460b      	mov	r3, r1
 800ad82:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ad84:	bf00      	nop
 800ad86:	370c      	adds	r7, #12
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad8e:	4770      	bx	lr

0800ad90 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800ad90:	b480      	push	{r7}
 800ad92:	b083      	sub	sp, #12
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	4a1a      	ldr	r2, [pc, #104]	@ (800ae04 <UART_InitCallbacksToDefault+0x74>)
 800ad9c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	4a19      	ldr	r2, [pc, #100]	@ (800ae08 <UART_InitCallbacksToDefault+0x78>)
 800ada4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	4a18      	ldr	r2, [pc, #96]	@ (800ae0c <UART_InitCallbacksToDefault+0x7c>)
 800adac:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	4a17      	ldr	r2, [pc, #92]	@ (800ae10 <UART_InitCallbacksToDefault+0x80>)
 800adb4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	4a16      	ldr	r2, [pc, #88]	@ (800ae14 <UART_InitCallbacksToDefault+0x84>)
 800adbc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	4a15      	ldr	r2, [pc, #84]	@ (800ae18 <UART_InitCallbacksToDefault+0x88>)
 800adc4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	4a14      	ldr	r2, [pc, #80]	@ (800ae1c <UART_InitCallbacksToDefault+0x8c>)
 800adcc:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	4a13      	ldr	r2, [pc, #76]	@ (800ae20 <UART_InitCallbacksToDefault+0x90>)
 800add4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	4a12      	ldr	r2, [pc, #72]	@ (800ae24 <UART_InitCallbacksToDefault+0x94>)
 800addc:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	4a11      	ldr	r2, [pc, #68]	@ (800ae28 <UART_InitCallbacksToDefault+0x98>)
 800ade4:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	4a10      	ldr	r2, [pc, #64]	@ (800ae2c <UART_InitCallbacksToDefault+0x9c>)
 800adec:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	4a0f      	ldr	r2, [pc, #60]	@ (800ae30 <UART_InitCallbacksToDefault+0xa0>)
 800adf4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 800adf8:	bf00      	nop
 800adfa:	370c      	adds	r7, #12
 800adfc:	46bd      	mov	sp, r7
 800adfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae02:	4770      	bx	lr
 800ae04:	0800aced 	.word	0x0800aced
 800ae08:	0800acd9 	.word	0x0800acd9
 800ae0c:	0800ad15 	.word	0x0800ad15
 800ae10:	0800ad01 	.word	0x0800ad01
 800ae14:	0800ad29 	.word	0x0800ad29
 800ae18:	0800ad3d 	.word	0x0800ad3d
 800ae1c:	0800ad51 	.word	0x0800ad51
 800ae20:	0800ad65 	.word	0x0800ad65
 800ae24:	0800c761 	.word	0x0800c761
 800ae28:	0800c775 	.word	0x0800c775
 800ae2c:	0800c789 	.word	0x0800c789
 800ae30:	0800ad79 	.word	0x0800ad79

0800ae34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ae34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ae38:	b08c      	sub	sp, #48	@ 0x30
 800ae3a:	af00      	add	r7, sp, #0
 800ae3c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ae3e:	2300      	movs	r3, #0
 800ae40:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ae44:	697b      	ldr	r3, [r7, #20]
 800ae46:	689a      	ldr	r2, [r3, #8]
 800ae48:	697b      	ldr	r3, [r7, #20]
 800ae4a:	691b      	ldr	r3, [r3, #16]
 800ae4c:	431a      	orrs	r2, r3
 800ae4e:	697b      	ldr	r3, [r7, #20]
 800ae50:	695b      	ldr	r3, [r3, #20]
 800ae52:	431a      	orrs	r2, r3
 800ae54:	697b      	ldr	r3, [r7, #20]
 800ae56:	69db      	ldr	r3, [r3, #28]
 800ae58:	4313      	orrs	r3, r2
 800ae5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ae5c:	697b      	ldr	r3, [r7, #20]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	681a      	ldr	r2, [r3, #0]
 800ae62:	4baa      	ldr	r3, [pc, #680]	@ (800b10c <UART_SetConfig+0x2d8>)
 800ae64:	4013      	ands	r3, r2
 800ae66:	697a      	ldr	r2, [r7, #20]
 800ae68:	6812      	ldr	r2, [r2, #0]
 800ae6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ae6c:	430b      	orrs	r3, r1
 800ae6e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ae70:	697b      	ldr	r3, [r7, #20]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	685b      	ldr	r3, [r3, #4]
 800ae76:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ae7a:	697b      	ldr	r3, [r7, #20]
 800ae7c:	68da      	ldr	r2, [r3, #12]
 800ae7e:	697b      	ldr	r3, [r7, #20]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	430a      	orrs	r2, r1
 800ae84:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ae86:	697b      	ldr	r3, [r7, #20]
 800ae88:	699b      	ldr	r3, [r3, #24]
 800ae8a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ae8c:	697b      	ldr	r3, [r7, #20]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	4a9f      	ldr	r2, [pc, #636]	@ (800b110 <UART_SetConfig+0x2dc>)
 800ae92:	4293      	cmp	r3, r2
 800ae94:	d004      	beq.n	800aea0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ae96:	697b      	ldr	r3, [r7, #20]
 800ae98:	6a1b      	ldr	r3, [r3, #32]
 800ae9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ae9c:	4313      	orrs	r3, r2
 800ae9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800aea0:	697b      	ldr	r3, [r7, #20]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	689b      	ldr	r3, [r3, #8]
 800aea6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800aeaa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800aeae:	697a      	ldr	r2, [r7, #20]
 800aeb0:	6812      	ldr	r2, [r2, #0]
 800aeb2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aeb4:	430b      	orrs	r3, r1
 800aeb6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800aeb8:	697b      	ldr	r3, [r7, #20]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aebe:	f023 010f 	bic.w	r1, r3, #15
 800aec2:	697b      	ldr	r3, [r7, #20]
 800aec4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aec6:	697b      	ldr	r3, [r7, #20]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	430a      	orrs	r2, r1
 800aecc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aece:	697b      	ldr	r3, [r7, #20]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	4a90      	ldr	r2, [pc, #576]	@ (800b114 <UART_SetConfig+0x2e0>)
 800aed4:	4293      	cmp	r3, r2
 800aed6:	d125      	bne.n	800af24 <UART_SetConfig+0xf0>
 800aed8:	4b8f      	ldr	r3, [pc, #572]	@ (800b118 <UART_SetConfig+0x2e4>)
 800aeda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aede:	f003 0303 	and.w	r3, r3, #3
 800aee2:	2b03      	cmp	r3, #3
 800aee4:	d81a      	bhi.n	800af1c <UART_SetConfig+0xe8>
 800aee6:	a201      	add	r2, pc, #4	@ (adr r2, 800aeec <UART_SetConfig+0xb8>)
 800aee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aeec:	0800aefd 	.word	0x0800aefd
 800aef0:	0800af0d 	.word	0x0800af0d
 800aef4:	0800af05 	.word	0x0800af05
 800aef8:	0800af15 	.word	0x0800af15
 800aefc:	2301      	movs	r3, #1
 800aefe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af02:	e116      	b.n	800b132 <UART_SetConfig+0x2fe>
 800af04:	2302      	movs	r3, #2
 800af06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af0a:	e112      	b.n	800b132 <UART_SetConfig+0x2fe>
 800af0c:	2304      	movs	r3, #4
 800af0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af12:	e10e      	b.n	800b132 <UART_SetConfig+0x2fe>
 800af14:	2308      	movs	r3, #8
 800af16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af1a:	e10a      	b.n	800b132 <UART_SetConfig+0x2fe>
 800af1c:	2310      	movs	r3, #16
 800af1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af22:	e106      	b.n	800b132 <UART_SetConfig+0x2fe>
 800af24:	697b      	ldr	r3, [r7, #20]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	4a7c      	ldr	r2, [pc, #496]	@ (800b11c <UART_SetConfig+0x2e8>)
 800af2a:	4293      	cmp	r3, r2
 800af2c:	d138      	bne.n	800afa0 <UART_SetConfig+0x16c>
 800af2e:	4b7a      	ldr	r3, [pc, #488]	@ (800b118 <UART_SetConfig+0x2e4>)
 800af30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af34:	f003 030c 	and.w	r3, r3, #12
 800af38:	2b0c      	cmp	r3, #12
 800af3a:	d82d      	bhi.n	800af98 <UART_SetConfig+0x164>
 800af3c:	a201      	add	r2, pc, #4	@ (adr r2, 800af44 <UART_SetConfig+0x110>)
 800af3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af42:	bf00      	nop
 800af44:	0800af79 	.word	0x0800af79
 800af48:	0800af99 	.word	0x0800af99
 800af4c:	0800af99 	.word	0x0800af99
 800af50:	0800af99 	.word	0x0800af99
 800af54:	0800af89 	.word	0x0800af89
 800af58:	0800af99 	.word	0x0800af99
 800af5c:	0800af99 	.word	0x0800af99
 800af60:	0800af99 	.word	0x0800af99
 800af64:	0800af81 	.word	0x0800af81
 800af68:	0800af99 	.word	0x0800af99
 800af6c:	0800af99 	.word	0x0800af99
 800af70:	0800af99 	.word	0x0800af99
 800af74:	0800af91 	.word	0x0800af91
 800af78:	2300      	movs	r3, #0
 800af7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af7e:	e0d8      	b.n	800b132 <UART_SetConfig+0x2fe>
 800af80:	2302      	movs	r3, #2
 800af82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af86:	e0d4      	b.n	800b132 <UART_SetConfig+0x2fe>
 800af88:	2304      	movs	r3, #4
 800af8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af8e:	e0d0      	b.n	800b132 <UART_SetConfig+0x2fe>
 800af90:	2308      	movs	r3, #8
 800af92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af96:	e0cc      	b.n	800b132 <UART_SetConfig+0x2fe>
 800af98:	2310      	movs	r3, #16
 800af9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af9e:	e0c8      	b.n	800b132 <UART_SetConfig+0x2fe>
 800afa0:	697b      	ldr	r3, [r7, #20]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	4a5e      	ldr	r2, [pc, #376]	@ (800b120 <UART_SetConfig+0x2ec>)
 800afa6:	4293      	cmp	r3, r2
 800afa8:	d125      	bne.n	800aff6 <UART_SetConfig+0x1c2>
 800afaa:	4b5b      	ldr	r3, [pc, #364]	@ (800b118 <UART_SetConfig+0x2e4>)
 800afac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800afb0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800afb4:	2b30      	cmp	r3, #48	@ 0x30
 800afb6:	d016      	beq.n	800afe6 <UART_SetConfig+0x1b2>
 800afb8:	2b30      	cmp	r3, #48	@ 0x30
 800afba:	d818      	bhi.n	800afee <UART_SetConfig+0x1ba>
 800afbc:	2b20      	cmp	r3, #32
 800afbe:	d00a      	beq.n	800afd6 <UART_SetConfig+0x1a2>
 800afc0:	2b20      	cmp	r3, #32
 800afc2:	d814      	bhi.n	800afee <UART_SetConfig+0x1ba>
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d002      	beq.n	800afce <UART_SetConfig+0x19a>
 800afc8:	2b10      	cmp	r3, #16
 800afca:	d008      	beq.n	800afde <UART_SetConfig+0x1aa>
 800afcc:	e00f      	b.n	800afee <UART_SetConfig+0x1ba>
 800afce:	2300      	movs	r3, #0
 800afd0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800afd4:	e0ad      	b.n	800b132 <UART_SetConfig+0x2fe>
 800afd6:	2302      	movs	r3, #2
 800afd8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800afdc:	e0a9      	b.n	800b132 <UART_SetConfig+0x2fe>
 800afde:	2304      	movs	r3, #4
 800afe0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800afe4:	e0a5      	b.n	800b132 <UART_SetConfig+0x2fe>
 800afe6:	2308      	movs	r3, #8
 800afe8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800afec:	e0a1      	b.n	800b132 <UART_SetConfig+0x2fe>
 800afee:	2310      	movs	r3, #16
 800aff0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aff4:	e09d      	b.n	800b132 <UART_SetConfig+0x2fe>
 800aff6:	697b      	ldr	r3, [r7, #20]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	4a4a      	ldr	r2, [pc, #296]	@ (800b124 <UART_SetConfig+0x2f0>)
 800affc:	4293      	cmp	r3, r2
 800affe:	d125      	bne.n	800b04c <UART_SetConfig+0x218>
 800b000:	4b45      	ldr	r3, [pc, #276]	@ (800b118 <UART_SetConfig+0x2e4>)
 800b002:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b006:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b00a:	2bc0      	cmp	r3, #192	@ 0xc0
 800b00c:	d016      	beq.n	800b03c <UART_SetConfig+0x208>
 800b00e:	2bc0      	cmp	r3, #192	@ 0xc0
 800b010:	d818      	bhi.n	800b044 <UART_SetConfig+0x210>
 800b012:	2b80      	cmp	r3, #128	@ 0x80
 800b014:	d00a      	beq.n	800b02c <UART_SetConfig+0x1f8>
 800b016:	2b80      	cmp	r3, #128	@ 0x80
 800b018:	d814      	bhi.n	800b044 <UART_SetConfig+0x210>
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d002      	beq.n	800b024 <UART_SetConfig+0x1f0>
 800b01e:	2b40      	cmp	r3, #64	@ 0x40
 800b020:	d008      	beq.n	800b034 <UART_SetConfig+0x200>
 800b022:	e00f      	b.n	800b044 <UART_SetConfig+0x210>
 800b024:	2300      	movs	r3, #0
 800b026:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b02a:	e082      	b.n	800b132 <UART_SetConfig+0x2fe>
 800b02c:	2302      	movs	r3, #2
 800b02e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b032:	e07e      	b.n	800b132 <UART_SetConfig+0x2fe>
 800b034:	2304      	movs	r3, #4
 800b036:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b03a:	e07a      	b.n	800b132 <UART_SetConfig+0x2fe>
 800b03c:	2308      	movs	r3, #8
 800b03e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b042:	e076      	b.n	800b132 <UART_SetConfig+0x2fe>
 800b044:	2310      	movs	r3, #16
 800b046:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b04a:	e072      	b.n	800b132 <UART_SetConfig+0x2fe>
 800b04c:	697b      	ldr	r3, [r7, #20]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	4a35      	ldr	r2, [pc, #212]	@ (800b128 <UART_SetConfig+0x2f4>)
 800b052:	4293      	cmp	r3, r2
 800b054:	d12a      	bne.n	800b0ac <UART_SetConfig+0x278>
 800b056:	4b30      	ldr	r3, [pc, #192]	@ (800b118 <UART_SetConfig+0x2e4>)
 800b058:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b05c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b060:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b064:	d01a      	beq.n	800b09c <UART_SetConfig+0x268>
 800b066:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b06a:	d81b      	bhi.n	800b0a4 <UART_SetConfig+0x270>
 800b06c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b070:	d00c      	beq.n	800b08c <UART_SetConfig+0x258>
 800b072:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b076:	d815      	bhi.n	800b0a4 <UART_SetConfig+0x270>
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d003      	beq.n	800b084 <UART_SetConfig+0x250>
 800b07c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b080:	d008      	beq.n	800b094 <UART_SetConfig+0x260>
 800b082:	e00f      	b.n	800b0a4 <UART_SetConfig+0x270>
 800b084:	2300      	movs	r3, #0
 800b086:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b08a:	e052      	b.n	800b132 <UART_SetConfig+0x2fe>
 800b08c:	2302      	movs	r3, #2
 800b08e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b092:	e04e      	b.n	800b132 <UART_SetConfig+0x2fe>
 800b094:	2304      	movs	r3, #4
 800b096:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b09a:	e04a      	b.n	800b132 <UART_SetConfig+0x2fe>
 800b09c:	2308      	movs	r3, #8
 800b09e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0a2:	e046      	b.n	800b132 <UART_SetConfig+0x2fe>
 800b0a4:	2310      	movs	r3, #16
 800b0a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0aa:	e042      	b.n	800b132 <UART_SetConfig+0x2fe>
 800b0ac:	697b      	ldr	r3, [r7, #20]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	4a17      	ldr	r2, [pc, #92]	@ (800b110 <UART_SetConfig+0x2dc>)
 800b0b2:	4293      	cmp	r3, r2
 800b0b4:	d13a      	bne.n	800b12c <UART_SetConfig+0x2f8>
 800b0b6:	4b18      	ldr	r3, [pc, #96]	@ (800b118 <UART_SetConfig+0x2e4>)
 800b0b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0bc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b0c0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b0c4:	d01a      	beq.n	800b0fc <UART_SetConfig+0x2c8>
 800b0c6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b0ca:	d81b      	bhi.n	800b104 <UART_SetConfig+0x2d0>
 800b0cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b0d0:	d00c      	beq.n	800b0ec <UART_SetConfig+0x2b8>
 800b0d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b0d6:	d815      	bhi.n	800b104 <UART_SetConfig+0x2d0>
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d003      	beq.n	800b0e4 <UART_SetConfig+0x2b0>
 800b0dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b0e0:	d008      	beq.n	800b0f4 <UART_SetConfig+0x2c0>
 800b0e2:	e00f      	b.n	800b104 <UART_SetConfig+0x2d0>
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0ea:	e022      	b.n	800b132 <UART_SetConfig+0x2fe>
 800b0ec:	2302      	movs	r3, #2
 800b0ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0f2:	e01e      	b.n	800b132 <UART_SetConfig+0x2fe>
 800b0f4:	2304      	movs	r3, #4
 800b0f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0fa:	e01a      	b.n	800b132 <UART_SetConfig+0x2fe>
 800b0fc:	2308      	movs	r3, #8
 800b0fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b102:	e016      	b.n	800b132 <UART_SetConfig+0x2fe>
 800b104:	2310      	movs	r3, #16
 800b106:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b10a:	e012      	b.n	800b132 <UART_SetConfig+0x2fe>
 800b10c:	cfff69f3 	.word	0xcfff69f3
 800b110:	40008000 	.word	0x40008000
 800b114:	40013800 	.word	0x40013800
 800b118:	40021000 	.word	0x40021000
 800b11c:	40004400 	.word	0x40004400
 800b120:	40004800 	.word	0x40004800
 800b124:	40004c00 	.word	0x40004c00
 800b128:	40005000 	.word	0x40005000
 800b12c:	2310      	movs	r3, #16
 800b12e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b132:	697b      	ldr	r3, [r7, #20]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	4aae      	ldr	r2, [pc, #696]	@ (800b3f0 <UART_SetConfig+0x5bc>)
 800b138:	4293      	cmp	r3, r2
 800b13a:	f040 8097 	bne.w	800b26c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b13e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b142:	2b08      	cmp	r3, #8
 800b144:	d823      	bhi.n	800b18e <UART_SetConfig+0x35a>
 800b146:	a201      	add	r2, pc, #4	@ (adr r2, 800b14c <UART_SetConfig+0x318>)
 800b148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b14c:	0800b171 	.word	0x0800b171
 800b150:	0800b18f 	.word	0x0800b18f
 800b154:	0800b179 	.word	0x0800b179
 800b158:	0800b18f 	.word	0x0800b18f
 800b15c:	0800b17f 	.word	0x0800b17f
 800b160:	0800b18f 	.word	0x0800b18f
 800b164:	0800b18f 	.word	0x0800b18f
 800b168:	0800b18f 	.word	0x0800b18f
 800b16c:	0800b187 	.word	0x0800b187
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b170:	f7fc fa7c 	bl	800766c <HAL_RCC_GetPCLK1Freq>
 800b174:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b176:	e010      	b.n	800b19a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b178:	4b9e      	ldr	r3, [pc, #632]	@ (800b3f4 <UART_SetConfig+0x5c0>)
 800b17a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b17c:	e00d      	b.n	800b19a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b17e:	f7fc fa07 	bl	8007590 <HAL_RCC_GetSysClockFreq>
 800b182:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b184:	e009      	b.n	800b19a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b186:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b18a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b18c:	e005      	b.n	800b19a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800b18e:	2300      	movs	r3, #0
 800b190:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b192:	2301      	movs	r3, #1
 800b194:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b198:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b19a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	f000 8130 	beq.w	800b402 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b1a2:	697b      	ldr	r3, [r7, #20]
 800b1a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1a6:	4a94      	ldr	r2, [pc, #592]	@ (800b3f8 <UART_SetConfig+0x5c4>)
 800b1a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1ac:	461a      	mov	r2, r3
 800b1ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1b0:	fbb3 f3f2 	udiv	r3, r3, r2
 800b1b4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b1b6:	697b      	ldr	r3, [r7, #20]
 800b1b8:	685a      	ldr	r2, [r3, #4]
 800b1ba:	4613      	mov	r3, r2
 800b1bc:	005b      	lsls	r3, r3, #1
 800b1be:	4413      	add	r3, r2
 800b1c0:	69ba      	ldr	r2, [r7, #24]
 800b1c2:	429a      	cmp	r2, r3
 800b1c4:	d305      	bcc.n	800b1d2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b1c6:	697b      	ldr	r3, [r7, #20]
 800b1c8:	685b      	ldr	r3, [r3, #4]
 800b1ca:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b1cc:	69ba      	ldr	r2, [r7, #24]
 800b1ce:	429a      	cmp	r2, r3
 800b1d0:	d903      	bls.n	800b1da <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800b1d2:	2301      	movs	r3, #1
 800b1d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b1d8:	e113      	b.n	800b402 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b1da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1dc:	2200      	movs	r2, #0
 800b1de:	60bb      	str	r3, [r7, #8]
 800b1e0:	60fa      	str	r2, [r7, #12]
 800b1e2:	697b      	ldr	r3, [r7, #20]
 800b1e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1e6:	4a84      	ldr	r2, [pc, #528]	@ (800b3f8 <UART_SetConfig+0x5c4>)
 800b1e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1ec:	b29b      	uxth	r3, r3
 800b1ee:	2200      	movs	r2, #0
 800b1f0:	603b      	str	r3, [r7, #0]
 800b1f2:	607a      	str	r2, [r7, #4]
 800b1f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b1f8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b1fc:	f7f5 fcb2 	bl	8000b64 <__aeabi_uldivmod>
 800b200:	4602      	mov	r2, r0
 800b202:	460b      	mov	r3, r1
 800b204:	4610      	mov	r0, r2
 800b206:	4619      	mov	r1, r3
 800b208:	f04f 0200 	mov.w	r2, #0
 800b20c:	f04f 0300 	mov.w	r3, #0
 800b210:	020b      	lsls	r3, r1, #8
 800b212:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b216:	0202      	lsls	r2, r0, #8
 800b218:	6979      	ldr	r1, [r7, #20]
 800b21a:	6849      	ldr	r1, [r1, #4]
 800b21c:	0849      	lsrs	r1, r1, #1
 800b21e:	2000      	movs	r0, #0
 800b220:	460c      	mov	r4, r1
 800b222:	4605      	mov	r5, r0
 800b224:	eb12 0804 	adds.w	r8, r2, r4
 800b228:	eb43 0905 	adc.w	r9, r3, r5
 800b22c:	697b      	ldr	r3, [r7, #20]
 800b22e:	685b      	ldr	r3, [r3, #4]
 800b230:	2200      	movs	r2, #0
 800b232:	469a      	mov	sl, r3
 800b234:	4693      	mov	fp, r2
 800b236:	4652      	mov	r2, sl
 800b238:	465b      	mov	r3, fp
 800b23a:	4640      	mov	r0, r8
 800b23c:	4649      	mov	r1, r9
 800b23e:	f7f5 fc91 	bl	8000b64 <__aeabi_uldivmod>
 800b242:	4602      	mov	r2, r0
 800b244:	460b      	mov	r3, r1
 800b246:	4613      	mov	r3, r2
 800b248:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b24a:	6a3b      	ldr	r3, [r7, #32]
 800b24c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b250:	d308      	bcc.n	800b264 <UART_SetConfig+0x430>
 800b252:	6a3b      	ldr	r3, [r7, #32]
 800b254:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b258:	d204      	bcs.n	800b264 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800b25a:	697b      	ldr	r3, [r7, #20]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	6a3a      	ldr	r2, [r7, #32]
 800b260:	60da      	str	r2, [r3, #12]
 800b262:	e0ce      	b.n	800b402 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800b264:	2301      	movs	r3, #1
 800b266:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b26a:	e0ca      	b.n	800b402 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b26c:	697b      	ldr	r3, [r7, #20]
 800b26e:	69db      	ldr	r3, [r3, #28]
 800b270:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b274:	d166      	bne.n	800b344 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800b276:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b27a:	2b08      	cmp	r3, #8
 800b27c:	d827      	bhi.n	800b2ce <UART_SetConfig+0x49a>
 800b27e:	a201      	add	r2, pc, #4	@ (adr r2, 800b284 <UART_SetConfig+0x450>)
 800b280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b284:	0800b2a9 	.word	0x0800b2a9
 800b288:	0800b2b1 	.word	0x0800b2b1
 800b28c:	0800b2b9 	.word	0x0800b2b9
 800b290:	0800b2cf 	.word	0x0800b2cf
 800b294:	0800b2bf 	.word	0x0800b2bf
 800b298:	0800b2cf 	.word	0x0800b2cf
 800b29c:	0800b2cf 	.word	0x0800b2cf
 800b2a0:	0800b2cf 	.word	0x0800b2cf
 800b2a4:	0800b2c7 	.word	0x0800b2c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b2a8:	f7fc f9e0 	bl	800766c <HAL_RCC_GetPCLK1Freq>
 800b2ac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b2ae:	e014      	b.n	800b2da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b2b0:	f7fc f9f2 	bl	8007698 <HAL_RCC_GetPCLK2Freq>
 800b2b4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b2b6:	e010      	b.n	800b2da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b2b8:	4b4e      	ldr	r3, [pc, #312]	@ (800b3f4 <UART_SetConfig+0x5c0>)
 800b2ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b2bc:	e00d      	b.n	800b2da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b2be:	f7fc f967 	bl	8007590 <HAL_RCC_GetSysClockFreq>
 800b2c2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b2c4:	e009      	b.n	800b2da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b2c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b2ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b2cc:	e005      	b.n	800b2da <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b2d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b2da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	f000 8090 	beq.w	800b402 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b2e2:	697b      	ldr	r3, [r7, #20]
 800b2e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2e6:	4a44      	ldr	r2, [pc, #272]	@ (800b3f8 <UART_SetConfig+0x5c4>)
 800b2e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b2ec:	461a      	mov	r2, r3
 800b2ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2f0:	fbb3 f3f2 	udiv	r3, r3, r2
 800b2f4:	005a      	lsls	r2, r3, #1
 800b2f6:	697b      	ldr	r3, [r7, #20]
 800b2f8:	685b      	ldr	r3, [r3, #4]
 800b2fa:	085b      	lsrs	r3, r3, #1
 800b2fc:	441a      	add	r2, r3
 800b2fe:	697b      	ldr	r3, [r7, #20]
 800b300:	685b      	ldr	r3, [r3, #4]
 800b302:	fbb2 f3f3 	udiv	r3, r2, r3
 800b306:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b308:	6a3b      	ldr	r3, [r7, #32]
 800b30a:	2b0f      	cmp	r3, #15
 800b30c:	d916      	bls.n	800b33c <UART_SetConfig+0x508>
 800b30e:	6a3b      	ldr	r3, [r7, #32]
 800b310:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b314:	d212      	bcs.n	800b33c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b316:	6a3b      	ldr	r3, [r7, #32]
 800b318:	b29b      	uxth	r3, r3
 800b31a:	f023 030f 	bic.w	r3, r3, #15
 800b31e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b320:	6a3b      	ldr	r3, [r7, #32]
 800b322:	085b      	lsrs	r3, r3, #1
 800b324:	b29b      	uxth	r3, r3
 800b326:	f003 0307 	and.w	r3, r3, #7
 800b32a:	b29a      	uxth	r2, r3
 800b32c:	8bfb      	ldrh	r3, [r7, #30]
 800b32e:	4313      	orrs	r3, r2
 800b330:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800b332:	697b      	ldr	r3, [r7, #20]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	8bfa      	ldrh	r2, [r7, #30]
 800b338:	60da      	str	r2, [r3, #12]
 800b33a:	e062      	b.n	800b402 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800b33c:	2301      	movs	r3, #1
 800b33e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b342:	e05e      	b.n	800b402 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b344:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b348:	2b08      	cmp	r3, #8
 800b34a:	d828      	bhi.n	800b39e <UART_SetConfig+0x56a>
 800b34c:	a201      	add	r2, pc, #4	@ (adr r2, 800b354 <UART_SetConfig+0x520>)
 800b34e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b352:	bf00      	nop
 800b354:	0800b379 	.word	0x0800b379
 800b358:	0800b381 	.word	0x0800b381
 800b35c:	0800b389 	.word	0x0800b389
 800b360:	0800b39f 	.word	0x0800b39f
 800b364:	0800b38f 	.word	0x0800b38f
 800b368:	0800b39f 	.word	0x0800b39f
 800b36c:	0800b39f 	.word	0x0800b39f
 800b370:	0800b39f 	.word	0x0800b39f
 800b374:	0800b397 	.word	0x0800b397
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b378:	f7fc f978 	bl	800766c <HAL_RCC_GetPCLK1Freq>
 800b37c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b37e:	e014      	b.n	800b3aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b380:	f7fc f98a 	bl	8007698 <HAL_RCC_GetPCLK2Freq>
 800b384:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b386:	e010      	b.n	800b3aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b388:	4b1a      	ldr	r3, [pc, #104]	@ (800b3f4 <UART_SetConfig+0x5c0>)
 800b38a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b38c:	e00d      	b.n	800b3aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b38e:	f7fc f8ff 	bl	8007590 <HAL_RCC_GetSysClockFreq>
 800b392:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b394:	e009      	b.n	800b3aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b396:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b39a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b39c:	e005      	b.n	800b3aa <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800b39e:	2300      	movs	r3, #0
 800b3a0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b3a2:	2301      	movs	r3, #1
 800b3a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b3a8:	bf00      	nop
    }

    if (pclk != 0U)
 800b3aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d028      	beq.n	800b402 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b3b0:	697b      	ldr	r3, [r7, #20]
 800b3b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3b4:	4a10      	ldr	r2, [pc, #64]	@ (800b3f8 <UART_SetConfig+0x5c4>)
 800b3b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b3ba:	461a      	mov	r2, r3
 800b3bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3be:	fbb3 f2f2 	udiv	r2, r3, r2
 800b3c2:	697b      	ldr	r3, [r7, #20]
 800b3c4:	685b      	ldr	r3, [r3, #4]
 800b3c6:	085b      	lsrs	r3, r3, #1
 800b3c8:	441a      	add	r2, r3
 800b3ca:	697b      	ldr	r3, [r7, #20]
 800b3cc:	685b      	ldr	r3, [r3, #4]
 800b3ce:	fbb2 f3f3 	udiv	r3, r2, r3
 800b3d2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b3d4:	6a3b      	ldr	r3, [r7, #32]
 800b3d6:	2b0f      	cmp	r3, #15
 800b3d8:	d910      	bls.n	800b3fc <UART_SetConfig+0x5c8>
 800b3da:	6a3b      	ldr	r3, [r7, #32]
 800b3dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b3e0:	d20c      	bcs.n	800b3fc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b3e2:	6a3b      	ldr	r3, [r7, #32]
 800b3e4:	b29a      	uxth	r2, r3
 800b3e6:	697b      	ldr	r3, [r7, #20]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	60da      	str	r2, [r3, #12]
 800b3ec:	e009      	b.n	800b402 <UART_SetConfig+0x5ce>
 800b3ee:	bf00      	nop
 800b3f0:	40008000 	.word	0x40008000
 800b3f4:	00f42400 	.word	0x00f42400
 800b3f8:	0800edb8 	.word	0x0800edb8
      }
      else
      {
        ret = HAL_ERROR;
 800b3fc:	2301      	movs	r3, #1
 800b3fe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b402:	697b      	ldr	r3, [r7, #20]
 800b404:	2201      	movs	r2, #1
 800b406:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b40a:	697b      	ldr	r3, [r7, #20]
 800b40c:	2201      	movs	r2, #1
 800b40e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b412:	697b      	ldr	r3, [r7, #20]
 800b414:	2200      	movs	r2, #0
 800b416:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b418:	697b      	ldr	r3, [r7, #20]
 800b41a:	2200      	movs	r2, #0
 800b41c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b41e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800b422:	4618      	mov	r0, r3
 800b424:	3730      	adds	r7, #48	@ 0x30
 800b426:	46bd      	mov	sp, r7
 800b428:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800b42c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b42c:	b480      	push	{r7}
 800b42e:	b083      	sub	sp, #12
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b438:	f003 0308 	and.w	r3, r3, #8
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d00a      	beq.n	800b456 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	685b      	ldr	r3, [r3, #4]
 800b446:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	430a      	orrs	r2, r1
 800b454:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b45a:	f003 0301 	and.w	r3, r3, #1
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d00a      	beq.n	800b478 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	685b      	ldr	r3, [r3, #4]
 800b468:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	430a      	orrs	r2, r1
 800b476:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b47c:	f003 0302 	and.w	r3, r3, #2
 800b480:	2b00      	cmp	r3, #0
 800b482:	d00a      	beq.n	800b49a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	685b      	ldr	r3, [r3, #4]
 800b48a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	430a      	orrs	r2, r1
 800b498:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b49e:	f003 0304 	and.w	r3, r3, #4
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d00a      	beq.n	800b4bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	685b      	ldr	r3, [r3, #4]
 800b4ac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	430a      	orrs	r2, r1
 800b4ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4c0:	f003 0310 	and.w	r3, r3, #16
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d00a      	beq.n	800b4de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	689b      	ldr	r3, [r3, #8]
 800b4ce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	430a      	orrs	r2, r1
 800b4dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4e2:	f003 0320 	and.w	r3, r3, #32
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d00a      	beq.n	800b500 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	689b      	ldr	r3, [r3, #8]
 800b4f0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	430a      	orrs	r2, r1
 800b4fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b504:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d01a      	beq.n	800b542 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	685b      	ldr	r3, [r3, #4]
 800b512:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	430a      	orrs	r2, r1
 800b520:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b526:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b52a:	d10a      	bne.n	800b542 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	685b      	ldr	r3, [r3, #4]
 800b532:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	430a      	orrs	r2, r1
 800b540:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b546:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d00a      	beq.n	800b564 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	685b      	ldr	r3, [r3, #4]
 800b554:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	430a      	orrs	r2, r1
 800b562:	605a      	str	r2, [r3, #4]
  }
}
 800b564:	bf00      	nop
 800b566:	370c      	adds	r7, #12
 800b568:	46bd      	mov	sp, r7
 800b56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56e:	4770      	bx	lr

0800b570 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b098      	sub	sp, #96	@ 0x60
 800b574:	af02      	add	r7, sp, #8
 800b576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	2200      	movs	r2, #0
 800b57c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b580:	f7f9 fa3a 	bl	80049f8 <HAL_GetTick>
 800b584:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	f003 0308 	and.w	r3, r3, #8
 800b590:	2b08      	cmp	r3, #8
 800b592:	d12f      	bne.n	800b5f4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b594:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b598:	9300      	str	r3, [sp, #0]
 800b59a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b59c:	2200      	movs	r2, #0
 800b59e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b5a2:	6878      	ldr	r0, [r7, #4]
 800b5a4:	f000 f88e 	bl	800b6c4 <UART_WaitOnFlagUntilTimeout>
 800b5a8:	4603      	mov	r3, r0
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d022      	beq.n	800b5f4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5b6:	e853 3f00 	ldrex	r3, [r3]
 800b5ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b5bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b5c2:	653b      	str	r3, [r7, #80]	@ 0x50
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	461a      	mov	r2, r3
 800b5ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b5cc:	647b      	str	r3, [r7, #68]	@ 0x44
 800b5ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b5d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b5d4:	e841 2300 	strex	r3, r2, [r1]
 800b5d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b5da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d1e6      	bne.n	800b5ae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	2220      	movs	r2, #32
 800b5e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b5f0:	2303      	movs	r3, #3
 800b5f2:	e063      	b.n	800b6bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	f003 0304 	and.w	r3, r3, #4
 800b5fe:	2b04      	cmp	r3, #4
 800b600:	d149      	bne.n	800b696 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b602:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b606:	9300      	str	r3, [sp, #0]
 800b608:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b60a:	2200      	movs	r2, #0
 800b60c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b610:	6878      	ldr	r0, [r7, #4]
 800b612:	f000 f857 	bl	800b6c4 <UART_WaitOnFlagUntilTimeout>
 800b616:	4603      	mov	r3, r0
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d03c      	beq.n	800b696 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b624:	e853 3f00 	ldrex	r3, [r3]
 800b628:	623b      	str	r3, [r7, #32]
   return(result);
 800b62a:	6a3b      	ldr	r3, [r7, #32]
 800b62c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b630:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	461a      	mov	r2, r3
 800b638:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b63a:	633b      	str	r3, [r7, #48]	@ 0x30
 800b63c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b63e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b640:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b642:	e841 2300 	strex	r3, r2, [r1]
 800b646:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d1e6      	bne.n	800b61c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	3308      	adds	r3, #8
 800b654:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b656:	693b      	ldr	r3, [r7, #16]
 800b658:	e853 3f00 	ldrex	r3, [r3]
 800b65c:	60fb      	str	r3, [r7, #12]
   return(result);
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	f023 0301 	bic.w	r3, r3, #1
 800b664:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	3308      	adds	r3, #8
 800b66c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b66e:	61fa      	str	r2, [r7, #28]
 800b670:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b672:	69b9      	ldr	r1, [r7, #24]
 800b674:	69fa      	ldr	r2, [r7, #28]
 800b676:	e841 2300 	strex	r3, r2, [r1]
 800b67a:	617b      	str	r3, [r7, #20]
   return(result);
 800b67c:	697b      	ldr	r3, [r7, #20]
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d1e5      	bne.n	800b64e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	2220      	movs	r2, #32
 800b686:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	2200      	movs	r2, #0
 800b68e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b692:	2303      	movs	r3, #3
 800b694:	e012      	b.n	800b6bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	2220      	movs	r2, #32
 800b69a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	2220      	movs	r2, #32
 800b6a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	2200      	movs	r2, #0
 800b6b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b6ba:	2300      	movs	r3, #0
}
 800b6bc:	4618      	mov	r0, r3
 800b6be:	3758      	adds	r7, #88	@ 0x58
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	bd80      	pop	{r7, pc}

0800b6c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b6c4:	b580      	push	{r7, lr}
 800b6c6:	b084      	sub	sp, #16
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	60f8      	str	r0, [r7, #12]
 800b6cc:	60b9      	str	r1, [r7, #8]
 800b6ce:	603b      	str	r3, [r7, #0]
 800b6d0:	4613      	mov	r3, r2
 800b6d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b6d4:	e04f      	b.n	800b776 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b6d6:	69bb      	ldr	r3, [r7, #24]
 800b6d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6dc:	d04b      	beq.n	800b776 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b6de:	f7f9 f98b 	bl	80049f8 <HAL_GetTick>
 800b6e2:	4602      	mov	r2, r0
 800b6e4:	683b      	ldr	r3, [r7, #0]
 800b6e6:	1ad3      	subs	r3, r2, r3
 800b6e8:	69ba      	ldr	r2, [r7, #24]
 800b6ea:	429a      	cmp	r2, r3
 800b6ec:	d302      	bcc.n	800b6f4 <UART_WaitOnFlagUntilTimeout+0x30>
 800b6ee:	69bb      	ldr	r3, [r7, #24]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d101      	bne.n	800b6f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b6f4:	2303      	movs	r3, #3
 800b6f6:	e04e      	b.n	800b796 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	f003 0304 	and.w	r3, r3, #4
 800b702:	2b00      	cmp	r3, #0
 800b704:	d037      	beq.n	800b776 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b706:	68bb      	ldr	r3, [r7, #8]
 800b708:	2b80      	cmp	r3, #128	@ 0x80
 800b70a:	d034      	beq.n	800b776 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b70c:	68bb      	ldr	r3, [r7, #8]
 800b70e:	2b40      	cmp	r3, #64	@ 0x40
 800b710:	d031      	beq.n	800b776 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	69db      	ldr	r3, [r3, #28]
 800b718:	f003 0308 	and.w	r3, r3, #8
 800b71c:	2b08      	cmp	r3, #8
 800b71e:	d110      	bne.n	800b742 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	2208      	movs	r2, #8
 800b726:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b728:	68f8      	ldr	r0, [r7, #12]
 800b72a:	f000 f99c 	bl	800ba66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	2208      	movs	r2, #8
 800b732:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	2200      	movs	r2, #0
 800b73a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b73e:	2301      	movs	r3, #1
 800b740:	e029      	b.n	800b796 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	69db      	ldr	r3, [r3, #28]
 800b748:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b74c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b750:	d111      	bne.n	800b776 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b75a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b75c:	68f8      	ldr	r0, [r7, #12]
 800b75e:	f000 f982 	bl	800ba66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	2220      	movs	r2, #32
 800b766:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	2200      	movs	r2, #0
 800b76e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b772:	2303      	movs	r3, #3
 800b774:	e00f      	b.n	800b796 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	69da      	ldr	r2, [r3, #28]
 800b77c:	68bb      	ldr	r3, [r7, #8]
 800b77e:	4013      	ands	r3, r2
 800b780:	68ba      	ldr	r2, [r7, #8]
 800b782:	429a      	cmp	r2, r3
 800b784:	bf0c      	ite	eq
 800b786:	2301      	moveq	r3, #1
 800b788:	2300      	movne	r3, #0
 800b78a:	b2db      	uxtb	r3, r3
 800b78c:	461a      	mov	r2, r3
 800b78e:	79fb      	ldrb	r3, [r7, #7]
 800b790:	429a      	cmp	r2, r3
 800b792:	d0a0      	beq.n	800b6d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b794:	2300      	movs	r3, #0
}
 800b796:	4618      	mov	r0, r3
 800b798:	3710      	adds	r7, #16
 800b79a:	46bd      	mov	sp, r7
 800b79c:	bd80      	pop	{r7, pc}
	...

0800b7a0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b7a0:	b480      	push	{r7}
 800b7a2:	b0a3      	sub	sp, #140	@ 0x8c
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	60f8      	str	r0, [r7, #12]
 800b7a8:	60b9      	str	r1, [r7, #8]
 800b7aa:	4613      	mov	r3, r2
 800b7ac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	68ba      	ldr	r2, [r7, #8]
 800b7b2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	88fa      	ldrh	r2, [r7, #6]
 800b7b8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	88fa      	ldrh	r2, [r7, #6]
 800b7c0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	2200      	movs	r2, #0
 800b7c8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	689b      	ldr	r3, [r3, #8]
 800b7ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b7d2:	d10e      	bne.n	800b7f2 <UART_Start_Receive_IT+0x52>
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	691b      	ldr	r3, [r3, #16]
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d105      	bne.n	800b7e8 <UART_Start_Receive_IT+0x48>
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800b7e2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b7e6:	e02d      	b.n	800b844 <UART_Start_Receive_IT+0xa4>
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	22ff      	movs	r2, #255	@ 0xff
 800b7ec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b7f0:	e028      	b.n	800b844 <UART_Start_Receive_IT+0xa4>
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	689b      	ldr	r3, [r3, #8]
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d10d      	bne.n	800b816 <UART_Start_Receive_IT+0x76>
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	691b      	ldr	r3, [r3, #16]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d104      	bne.n	800b80c <UART_Start_Receive_IT+0x6c>
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	22ff      	movs	r2, #255	@ 0xff
 800b806:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b80a:	e01b      	b.n	800b844 <UART_Start_Receive_IT+0xa4>
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	227f      	movs	r2, #127	@ 0x7f
 800b810:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b814:	e016      	b.n	800b844 <UART_Start_Receive_IT+0xa4>
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	689b      	ldr	r3, [r3, #8]
 800b81a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b81e:	d10d      	bne.n	800b83c <UART_Start_Receive_IT+0x9c>
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	691b      	ldr	r3, [r3, #16]
 800b824:	2b00      	cmp	r3, #0
 800b826:	d104      	bne.n	800b832 <UART_Start_Receive_IT+0x92>
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	227f      	movs	r2, #127	@ 0x7f
 800b82c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b830:	e008      	b.n	800b844 <UART_Start_Receive_IT+0xa4>
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	223f      	movs	r2, #63	@ 0x3f
 800b836:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b83a:	e003      	b.n	800b844 <UART_Start_Receive_IT+0xa4>
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	2200      	movs	r2, #0
 800b840:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	2200      	movs	r2, #0
 800b848:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	2222      	movs	r2, #34	@ 0x22
 800b850:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	3308      	adds	r3, #8
 800b85a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b85c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b85e:	e853 3f00 	ldrex	r3, [r3]
 800b862:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800b864:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b866:	f043 0301 	orr.w	r3, r3, #1
 800b86a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	3308      	adds	r3, #8
 800b874:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b878:	673a      	str	r2, [r7, #112]	@ 0x70
 800b87a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b87c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800b87e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800b880:	e841 2300 	strex	r3, r2, [r1]
 800b884:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800b886:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d1e3      	bne.n	800b854 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b890:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b894:	d14f      	bne.n	800b936 <UART_Start_Receive_IT+0x196>
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b89c:	88fa      	ldrh	r2, [r7, #6]
 800b89e:	429a      	cmp	r2, r3
 800b8a0:	d349      	bcc.n	800b936 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	689b      	ldr	r3, [r3, #8]
 800b8a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b8aa:	d107      	bne.n	800b8bc <UART_Start_Receive_IT+0x11c>
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	691b      	ldr	r3, [r3, #16]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d103      	bne.n	800b8bc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	4a47      	ldr	r2, [pc, #284]	@ (800b9d4 <UART_Start_Receive_IT+0x234>)
 800b8b8:	675a      	str	r2, [r3, #116]	@ 0x74
 800b8ba:	e002      	b.n	800b8c2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	4a46      	ldr	r2, [pc, #280]	@ (800b9d8 <UART_Start_Receive_IT+0x238>)
 800b8c0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	691b      	ldr	r3, [r3, #16]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d01a      	beq.n	800b900 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b8d2:	e853 3f00 	ldrex	r3, [r3]
 800b8d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b8d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b8da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b8de:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	461a      	mov	r2, r3
 800b8e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b8ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b8ee:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8f0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800b8f2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b8f4:	e841 2300 	strex	r3, r2, [r1]
 800b8f8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800b8fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d1e4      	bne.n	800b8ca <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	3308      	adds	r3, #8
 800b906:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b908:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b90a:	e853 3f00 	ldrex	r3, [r3]
 800b90e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b912:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b916:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	3308      	adds	r3, #8
 800b91e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b920:	64ba      	str	r2, [r7, #72]	@ 0x48
 800b922:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b924:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b926:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b928:	e841 2300 	strex	r3, r2, [r1]
 800b92c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b92e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b930:	2b00      	cmp	r3, #0
 800b932:	d1e5      	bne.n	800b900 <UART_Start_Receive_IT+0x160>
 800b934:	e046      	b.n	800b9c4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	689b      	ldr	r3, [r3, #8]
 800b93a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b93e:	d107      	bne.n	800b950 <UART_Start_Receive_IT+0x1b0>
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	691b      	ldr	r3, [r3, #16]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d103      	bne.n	800b950 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	4a24      	ldr	r2, [pc, #144]	@ (800b9dc <UART_Start_Receive_IT+0x23c>)
 800b94c:	675a      	str	r2, [r3, #116]	@ 0x74
 800b94e:	e002      	b.n	800b956 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	4a23      	ldr	r2, [pc, #140]	@ (800b9e0 <UART_Start_Receive_IT+0x240>)
 800b954:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	691b      	ldr	r3, [r3, #16]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d019      	beq.n	800b992 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b966:	e853 3f00 	ldrex	r3, [r3]
 800b96a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b96c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b96e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800b972:	677b      	str	r3, [r7, #116]	@ 0x74
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	461a      	mov	r2, r3
 800b97a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b97c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b97e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b980:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b982:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b984:	e841 2300 	strex	r3, r2, [r1]
 800b988:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b98a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d1e6      	bne.n	800b95e <UART_Start_Receive_IT+0x1be>
 800b990:	e018      	b.n	800b9c4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b998:	697b      	ldr	r3, [r7, #20]
 800b99a:	e853 3f00 	ldrex	r3, [r3]
 800b99e:	613b      	str	r3, [r7, #16]
   return(result);
 800b9a0:	693b      	ldr	r3, [r7, #16]
 800b9a2:	f043 0320 	orr.w	r3, r3, #32
 800b9a6:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	461a      	mov	r2, r3
 800b9ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b9b0:	623b      	str	r3, [r7, #32]
 800b9b2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9b4:	69f9      	ldr	r1, [r7, #28]
 800b9b6:	6a3a      	ldr	r2, [r7, #32]
 800b9b8:	e841 2300 	strex	r3, r2, [r1]
 800b9bc:	61bb      	str	r3, [r7, #24]
   return(result);
 800b9be:	69bb      	ldr	r3, [r7, #24]
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d1e6      	bne.n	800b992 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800b9c4:	2300      	movs	r3, #0
}
 800b9c6:	4618      	mov	r0, r3
 800b9c8:	378c      	adds	r7, #140	@ 0x8c
 800b9ca:	46bd      	mov	sp, r7
 800b9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d0:	4770      	bx	lr
 800b9d2:	bf00      	nop
 800b9d4:	0800c3e9 	.word	0x0800c3e9
 800b9d8:	0800c079 	.word	0x0800c079
 800b9dc:	0800beb9 	.word	0x0800beb9
 800b9e0:	0800bcf9 	.word	0x0800bcf9

0800b9e4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b9e4:	b480      	push	{r7}
 800b9e6:	b08f      	sub	sp, #60	@ 0x3c
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9f2:	6a3b      	ldr	r3, [r7, #32]
 800b9f4:	e853 3f00 	ldrex	r3, [r3]
 800b9f8:	61fb      	str	r3, [r7, #28]
   return(result);
 800b9fa:	69fb      	ldr	r3, [r7, #28]
 800b9fc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800ba00:	637b      	str	r3, [r7, #52]	@ 0x34
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	461a      	mov	r2, r3
 800ba08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ba0c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba0e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ba10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ba12:	e841 2300 	strex	r3, r2, [r1]
 800ba16:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ba18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d1e6      	bne.n	800b9ec <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	3308      	adds	r3, #8
 800ba24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	e853 3f00 	ldrex	r3, [r3]
 800ba2c:	60bb      	str	r3, [r7, #8]
   return(result);
 800ba2e:	68bb      	ldr	r3, [r7, #8]
 800ba30:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800ba34:	633b      	str	r3, [r7, #48]	@ 0x30
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	3308      	adds	r3, #8
 800ba3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ba3e:	61ba      	str	r2, [r7, #24]
 800ba40:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba42:	6979      	ldr	r1, [r7, #20]
 800ba44:	69ba      	ldr	r2, [r7, #24]
 800ba46:	e841 2300 	strex	r3, r2, [r1]
 800ba4a:	613b      	str	r3, [r7, #16]
   return(result);
 800ba4c:	693b      	ldr	r3, [r7, #16]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d1e5      	bne.n	800ba1e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	2220      	movs	r2, #32
 800ba56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800ba5a:	bf00      	nop
 800ba5c:	373c      	adds	r7, #60	@ 0x3c
 800ba5e:	46bd      	mov	sp, r7
 800ba60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba64:	4770      	bx	lr

0800ba66 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ba66:	b480      	push	{r7}
 800ba68:	b095      	sub	sp, #84	@ 0x54
 800ba6a:	af00      	add	r7, sp, #0
 800ba6c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba76:	e853 3f00 	ldrex	r3, [r3]
 800ba7a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ba7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba7e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ba82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	461a      	mov	r2, r3
 800ba8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba8c:	643b      	str	r3, [r7, #64]	@ 0x40
 800ba8e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba90:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ba92:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ba94:	e841 2300 	strex	r3, r2, [r1]
 800ba98:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ba9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d1e6      	bne.n	800ba6e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	3308      	adds	r3, #8
 800baa6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800baa8:	6a3b      	ldr	r3, [r7, #32]
 800baaa:	e853 3f00 	ldrex	r3, [r3]
 800baae:	61fb      	str	r3, [r7, #28]
   return(result);
 800bab0:	69fb      	ldr	r3, [r7, #28]
 800bab2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bab6:	f023 0301 	bic.w	r3, r3, #1
 800baba:	64bb      	str	r3, [r7, #72]	@ 0x48
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	3308      	adds	r3, #8
 800bac2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bac4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bac6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bac8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800baca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bacc:	e841 2300 	strex	r3, r2, [r1]
 800bad0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d1e3      	bne.n	800baa0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800badc:	2b01      	cmp	r3, #1
 800bade:	d118      	bne.n	800bb12 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	e853 3f00 	ldrex	r3, [r3]
 800baec:	60bb      	str	r3, [r7, #8]
   return(result);
 800baee:	68bb      	ldr	r3, [r7, #8]
 800baf0:	f023 0310 	bic.w	r3, r3, #16
 800baf4:	647b      	str	r3, [r7, #68]	@ 0x44
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	461a      	mov	r2, r3
 800bafc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bafe:	61bb      	str	r3, [r7, #24]
 800bb00:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb02:	6979      	ldr	r1, [r7, #20]
 800bb04:	69ba      	ldr	r2, [r7, #24]
 800bb06:	e841 2300 	strex	r3, r2, [r1]
 800bb0a:	613b      	str	r3, [r7, #16]
   return(result);
 800bb0c:	693b      	ldr	r3, [r7, #16]
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d1e6      	bne.n	800bae0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	2220      	movs	r2, #32
 800bb16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	2200      	movs	r2, #0
 800bb1e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	2200      	movs	r2, #0
 800bb24:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800bb26:	bf00      	nop
 800bb28:	3754      	adds	r7, #84	@ 0x54
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb30:	4770      	bx	lr

0800bb32 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800bb32:	b580      	push	{r7, lr}
 800bb34:	b090      	sub	sp, #64	@ 0x40
 800bb36:	af00      	add	r7, sp, #0
 800bb38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb3e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	f003 0320 	and.w	r3, r3, #32
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d137      	bne.n	800bbbe <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800bb4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb50:	2200      	movs	r2, #0
 800bb52:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bb56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	3308      	adds	r3, #8
 800bb5c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb60:	e853 3f00 	ldrex	r3, [r3]
 800bb64:	623b      	str	r3, [r7, #32]
   return(result);
 800bb66:	6a3b      	ldr	r3, [r7, #32]
 800bb68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bb6c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bb6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	3308      	adds	r3, #8
 800bb74:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bb76:	633a      	str	r2, [r7, #48]	@ 0x30
 800bb78:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bb7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb7e:	e841 2300 	strex	r3, r2, [r1]
 800bb82:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bb84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d1e5      	bne.n	800bb56 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bb8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb90:	693b      	ldr	r3, [r7, #16]
 800bb92:	e853 3f00 	ldrex	r3, [r3]
 800bb96:	60fb      	str	r3, [r7, #12]
   return(result);
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb9e:	637b      	str	r3, [r7, #52]	@ 0x34
 800bba0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	461a      	mov	r2, r3
 800bba6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bba8:	61fb      	str	r3, [r7, #28]
 800bbaa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbac:	69b9      	ldr	r1, [r7, #24]
 800bbae:	69fa      	ldr	r2, [r7, #28]
 800bbb0:	e841 2300 	strex	r3, r2, [r1]
 800bbb4:	617b      	str	r3, [r7, #20]
   return(result);
 800bbb6:	697b      	ldr	r3, [r7, #20]
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d1e6      	bne.n	800bb8a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bbbc:	e004      	b.n	800bbc8 <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 800bbbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbc0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bbc4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800bbc6:	4798      	blx	r3
}
 800bbc8:	bf00      	nop
 800bbca:	3740      	adds	r7, #64	@ 0x40
 800bbcc:	46bd      	mov	sp, r7
 800bbce:	bd80      	pop	{r7, pc}

0800bbd0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800bbd0:	b580      	push	{r7, lr}
 800bbd2:	b084      	sub	sp, #16
 800bbd4:	af00      	add	r7, sp, #0
 800bbd6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbdc:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bbe4:	68f8      	ldr	r0, [r7, #12]
 800bbe6:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bbe8:	bf00      	nop
 800bbea:	3710      	adds	r7, #16
 800bbec:	46bd      	mov	sp, r7
 800bbee:	bd80      	pop	{r7, pc}

0800bbf0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b086      	sub	sp, #24
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbfc:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800bbfe:	697b      	ldr	r3, [r7, #20]
 800bc00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc04:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800bc06:	697b      	ldr	r3, [r7, #20]
 800bc08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bc0c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800bc0e:	697b      	ldr	r3, [r7, #20]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	689b      	ldr	r3, [r3, #8]
 800bc14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc18:	2b80      	cmp	r3, #128	@ 0x80
 800bc1a:	d109      	bne.n	800bc30 <UART_DMAError+0x40>
 800bc1c:	693b      	ldr	r3, [r7, #16]
 800bc1e:	2b21      	cmp	r3, #33	@ 0x21
 800bc20:	d106      	bne.n	800bc30 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800bc22:	697b      	ldr	r3, [r7, #20]
 800bc24:	2200      	movs	r2, #0
 800bc26:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800bc2a:	6978      	ldr	r0, [r7, #20]
 800bc2c:	f7ff feda 	bl	800b9e4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800bc30:	697b      	ldr	r3, [r7, #20]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	689b      	ldr	r3, [r3, #8]
 800bc36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc3a:	2b40      	cmp	r3, #64	@ 0x40
 800bc3c:	d109      	bne.n	800bc52 <UART_DMAError+0x62>
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	2b22      	cmp	r3, #34	@ 0x22
 800bc42:	d106      	bne.n	800bc52 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800bc44:	697b      	ldr	r3, [r7, #20]
 800bc46:	2200      	movs	r2, #0
 800bc48:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800bc4c:	6978      	ldr	r0, [r7, #20]
 800bc4e:	f7ff ff0a 	bl	800ba66 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800bc52:	697b      	ldr	r3, [r7, #20]
 800bc54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc58:	f043 0210 	orr.w	r2, r3, #16
 800bc5c:	697b      	ldr	r3, [r7, #20]
 800bc5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800bc62:	697b      	ldr	r3, [r7, #20]
 800bc64:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bc68:	6978      	ldr	r0, [r7, #20]
 800bc6a:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bc6c:	bf00      	nop
 800bc6e:	3718      	adds	r7, #24
 800bc70:	46bd      	mov	sp, r7
 800bc72:	bd80      	pop	{r7, pc}

0800bc74 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bc74:	b580      	push	{r7, lr}
 800bc76:	b084      	sub	sp, #16
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc80:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	2200      	movs	r2, #0
 800bc86:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bc90:	68f8      	ldr	r0, [r7, #12]
 800bc92:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bc94:	bf00      	nop
 800bc96:	3710      	adds	r7, #16
 800bc98:	46bd      	mov	sp, r7
 800bc9a:	bd80      	pop	{r7, pc}

0800bc9c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b088      	sub	sp, #32
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	e853 3f00 	ldrex	r3, [r3]
 800bcb0:	60bb      	str	r3, [r7, #8]
   return(result);
 800bcb2:	68bb      	ldr	r3, [r7, #8]
 800bcb4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bcb8:	61fb      	str	r3, [r7, #28]
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	461a      	mov	r2, r3
 800bcc0:	69fb      	ldr	r3, [r7, #28]
 800bcc2:	61bb      	str	r3, [r7, #24]
 800bcc4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcc6:	6979      	ldr	r1, [r7, #20]
 800bcc8:	69ba      	ldr	r2, [r7, #24]
 800bcca:	e841 2300 	strex	r3, r2, [r1]
 800bcce:	613b      	str	r3, [r7, #16]
   return(result);
 800bcd0:	693b      	ldr	r3, [r7, #16]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d1e6      	bne.n	800bca4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	2220      	movs	r2, #32
 800bcda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	2200      	movs	r2, #0
 800bce2:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bcea:	6878      	ldr	r0, [r7, #4]
 800bcec:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bcee:	bf00      	nop
 800bcf0:	3720      	adds	r7, #32
 800bcf2:	46bd      	mov	sp, r7
 800bcf4:	bd80      	pop	{r7, pc}
	...

0800bcf8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800bcf8:	b580      	push	{r7, lr}
 800bcfa:	b09c      	sub	sp, #112	@ 0x70
 800bcfc:	af00      	add	r7, sp, #0
 800bcfe:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bd06:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bd10:	2b22      	cmp	r3, #34	@ 0x22
 800bd12:	f040 80c2 	bne.w	800be9a <UART_RxISR_8BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd1c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800bd20:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800bd24:	b2d9      	uxtb	r1, r3
 800bd26:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800bd2a:	b2da      	uxtb	r2, r3
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd30:	400a      	ands	r2, r1
 800bd32:	b2d2      	uxtb	r2, r2
 800bd34:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd3a:	1c5a      	adds	r2, r3, #1
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bd46:	b29b      	uxth	r3, r3
 800bd48:	3b01      	subs	r3, #1
 800bd4a:	b29a      	uxth	r2, r3
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bd58:	b29b      	uxth	r3, r3
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	f040 80a5 	bne.w	800beaa <UART_RxISR_8BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd68:	e853 3f00 	ldrex	r3, [r3]
 800bd6c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bd6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bd74:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	461a      	mov	r2, r3
 800bd7c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bd7e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bd80:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd82:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bd84:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bd86:	e841 2300 	strex	r3, r2, [r1]
 800bd8a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bd8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d1e6      	bne.n	800bd60 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	3308      	adds	r3, #8
 800bd98:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd9c:	e853 3f00 	ldrex	r3, [r3]
 800bda0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bda2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bda4:	f023 0301 	bic.w	r3, r3, #1
 800bda8:	667b      	str	r3, [r7, #100]	@ 0x64
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	3308      	adds	r3, #8
 800bdb0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bdb2:	647a      	str	r2, [r7, #68]	@ 0x44
 800bdb4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdb6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bdb8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bdba:	e841 2300 	strex	r3, r2, [r1]
 800bdbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bdc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d1e5      	bne.n	800bd92 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	2220      	movs	r2, #32
 800bdca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	2200      	movs	r2, #0
 800bdd2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	2200      	movs	r2, #0
 800bdd8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	4a35      	ldr	r2, [pc, #212]	@ (800beb4 <UART_RxISR_8BIT+0x1bc>)
 800bde0:	4293      	cmp	r3, r2
 800bde2:	d01f      	beq.n	800be24 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	685b      	ldr	r3, [r3, #4]
 800bdea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d018      	beq.n	800be24 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdfa:	e853 3f00 	ldrex	r3, [r3]
 800bdfe:	623b      	str	r3, [r7, #32]
   return(result);
 800be00:	6a3b      	ldr	r3, [r7, #32]
 800be02:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800be06:	663b      	str	r3, [r7, #96]	@ 0x60
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	461a      	mov	r2, r3
 800be0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800be10:	633b      	str	r3, [r7, #48]	@ 0x30
 800be12:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be14:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800be16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800be18:	e841 2300 	strex	r3, r2, [r1]
 800be1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800be1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be20:	2b00      	cmp	r3, #0
 800be22:	d1e6      	bne.n	800bdf2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800be28:	2b01      	cmp	r3, #1
 800be2a:	d130      	bne.n	800be8e <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	2200      	movs	r2, #0
 800be30:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be38:	693b      	ldr	r3, [r7, #16]
 800be3a:	e853 3f00 	ldrex	r3, [r3]
 800be3e:	60fb      	str	r3, [r7, #12]
   return(result);
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	f023 0310 	bic.w	r3, r3, #16
 800be46:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	461a      	mov	r2, r3
 800be4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800be50:	61fb      	str	r3, [r7, #28]
 800be52:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be54:	69b9      	ldr	r1, [r7, #24]
 800be56:	69fa      	ldr	r2, [r7, #28]
 800be58:	e841 2300 	strex	r3, r2, [r1]
 800be5c:	617b      	str	r3, [r7, #20]
   return(result);
 800be5e:	697b      	ldr	r3, [r7, #20]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d1e6      	bne.n	800be32 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	69db      	ldr	r3, [r3, #28]
 800be6a:	f003 0310 	and.w	r3, r3, #16
 800be6e:	2b10      	cmp	r3, #16
 800be70:	d103      	bne.n	800be7a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	2210      	movs	r2, #16
 800be78:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800be80:	687a      	ldr	r2, [r7, #4]
 800be82:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800be86:	4611      	mov	r1, r2
 800be88:	6878      	ldr	r0, [r7, #4]
 800be8a:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800be8c:	e00d      	b.n	800beaa <UART_RxISR_8BIT+0x1b2>
        huart->RxCpltCallback(huart);
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800be94:	6878      	ldr	r0, [r7, #4]
 800be96:	4798      	blx	r3
}
 800be98:	e007      	b.n	800beaa <UART_RxISR_8BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	699a      	ldr	r2, [r3, #24]
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	f042 0208 	orr.w	r2, r2, #8
 800bea8:	619a      	str	r2, [r3, #24]
}
 800beaa:	bf00      	nop
 800beac:	3770      	adds	r7, #112	@ 0x70
 800beae:	46bd      	mov	sp, r7
 800beb0:	bd80      	pop	{r7, pc}
 800beb2:	bf00      	nop
 800beb4:	40008000 	.word	0x40008000

0800beb8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800beb8:	b580      	push	{r7, lr}
 800beba:	b09c      	sub	sp, #112	@ 0x70
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bec6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bed0:	2b22      	cmp	r3, #34	@ 0x22
 800bed2:	f040 80c2 	bne.w	800c05a <UART_RxISR_16BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bedc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bee4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800bee6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800beea:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800beee:	4013      	ands	r3, r2
 800bef0:	b29a      	uxth	r2, r3
 800bef2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bef4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800befa:	1c9a      	adds	r2, r3, #2
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bf06:	b29b      	uxth	r3, r3
 800bf08:	3b01      	subs	r3, #1
 800bf0a:	b29a      	uxth	r2, r3
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bf18:	b29b      	uxth	r3, r3
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	f040 80a5 	bne.w	800c06a <UART_RxISR_16BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bf28:	e853 3f00 	ldrex	r3, [r3]
 800bf2c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800bf2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bf30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bf34:	667b      	str	r3, [r7, #100]	@ 0x64
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	461a      	mov	r2, r3
 800bf3c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bf3e:	657b      	str	r3, [r7, #84]	@ 0x54
 800bf40:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf42:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bf44:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bf46:	e841 2300 	strex	r3, r2, [r1]
 800bf4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800bf4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d1e6      	bne.n	800bf20 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	3308      	adds	r3, #8
 800bf58:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf5c:	e853 3f00 	ldrex	r3, [r3]
 800bf60:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bf62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf64:	f023 0301 	bic.w	r3, r3, #1
 800bf68:	663b      	str	r3, [r7, #96]	@ 0x60
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	3308      	adds	r3, #8
 800bf70:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bf72:	643a      	str	r2, [r7, #64]	@ 0x40
 800bf74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf76:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bf78:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bf7a:	e841 2300 	strex	r3, r2, [r1]
 800bf7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bf80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d1e5      	bne.n	800bf52 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	2220      	movs	r2, #32
 800bf8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	2200      	movs	r2, #0
 800bf92:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	2200      	movs	r2, #0
 800bf98:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	4a35      	ldr	r2, [pc, #212]	@ (800c074 <UART_RxISR_16BIT+0x1bc>)
 800bfa0:	4293      	cmp	r3, r2
 800bfa2:	d01f      	beq.n	800bfe4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	685b      	ldr	r3, [r3, #4]
 800bfaa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d018      	beq.n	800bfe4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfb8:	6a3b      	ldr	r3, [r7, #32]
 800bfba:	e853 3f00 	ldrex	r3, [r3]
 800bfbe:	61fb      	str	r3, [r7, #28]
   return(result);
 800bfc0:	69fb      	ldr	r3, [r7, #28]
 800bfc2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bfc6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	461a      	mov	r2, r3
 800bfce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bfd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bfd2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfd4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bfd6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bfd8:	e841 2300 	strex	r3, r2, [r1]
 800bfdc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bfde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d1e6      	bne.n	800bfb2 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bfe8:	2b01      	cmp	r3, #1
 800bfea:	d130      	bne.n	800c04e <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	2200      	movs	r2, #0
 800bff0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	e853 3f00 	ldrex	r3, [r3]
 800bffe:	60bb      	str	r3, [r7, #8]
   return(result);
 800c000:	68bb      	ldr	r3, [r7, #8]
 800c002:	f023 0310 	bic.w	r3, r3, #16
 800c006:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	461a      	mov	r2, r3
 800c00e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c010:	61bb      	str	r3, [r7, #24]
 800c012:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c014:	6979      	ldr	r1, [r7, #20]
 800c016:	69ba      	ldr	r2, [r7, #24]
 800c018:	e841 2300 	strex	r3, r2, [r1]
 800c01c:	613b      	str	r3, [r7, #16]
   return(result);
 800c01e:	693b      	ldr	r3, [r7, #16]
 800c020:	2b00      	cmp	r3, #0
 800c022:	d1e6      	bne.n	800bff2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	69db      	ldr	r3, [r3, #28]
 800c02a:	f003 0310 	and.w	r3, r3, #16
 800c02e:	2b10      	cmp	r3, #16
 800c030:	d103      	bne.n	800c03a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	2210      	movs	r2, #16
 800c038:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800c040:	687a      	ldr	r2, [r7, #4]
 800c042:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800c046:	4611      	mov	r1, r2
 800c048:	6878      	ldr	r0, [r7, #4]
 800c04a:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c04c:	e00d      	b.n	800c06a <UART_RxISR_16BIT+0x1b2>
        huart->RxCpltCallback(huart);
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c054:	6878      	ldr	r0, [r7, #4]
 800c056:	4798      	blx	r3
}
 800c058:	e007      	b.n	800c06a <UART_RxISR_16BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	699a      	ldr	r2, [r3, #24]
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	f042 0208 	orr.w	r2, r2, #8
 800c068:	619a      	str	r2, [r3, #24]
}
 800c06a:	bf00      	nop
 800c06c:	3770      	adds	r7, #112	@ 0x70
 800c06e:	46bd      	mov	sp, r7
 800c070:	bd80      	pop	{r7, pc}
 800c072:	bf00      	nop
 800c074:	40008000 	.word	0x40008000

0800c078 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c078:	b580      	push	{r7, lr}
 800c07a:	b0ac      	sub	sp, #176	@ 0xb0
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c086:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	69db      	ldr	r3, [r3, #28]
 800c090:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	689b      	ldr	r3, [r3, #8]
 800c0a4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c0ae:	2b22      	cmp	r3, #34	@ 0x22
 800c0b0:	f040 8189 	bne.w	800c3c6 <UART_RxISR_8BIT_FIFOEN+0x34e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c0ba:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c0be:	e12c      	b.n	800c31a <UART_RxISR_8BIT_FIFOEN+0x2a2>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0c6:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c0ca:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800c0ce:	b2d9      	uxtb	r1, r3
 800c0d0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800c0d4:	b2da      	uxtb	r2, r3
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0da:	400a      	ands	r2, r1
 800c0dc:	b2d2      	uxtb	r2, r2
 800c0de:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0e4:	1c5a      	adds	r2, r3, #1
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c0f0:	b29b      	uxth	r3, r3
 800c0f2:	3b01      	subs	r3, #1
 800c0f4:	b29a      	uxth	r2, r3
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	69db      	ldr	r3, [r3, #28]
 800c102:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800c106:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c10a:	f003 0307 	and.w	r3, r3, #7
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d055      	beq.n	800c1be <UART_RxISR_8BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c112:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c116:	f003 0301 	and.w	r3, r3, #1
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d011      	beq.n	800c142 <UART_RxISR_8BIT_FIFOEN+0xca>
 800c11e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c122:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c126:	2b00      	cmp	r3, #0
 800c128:	d00b      	beq.n	800c142 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	2201      	movs	r2, #1
 800c130:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c138:	f043 0201 	orr.w	r2, r3, #1
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c142:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c146:	f003 0302 	and.w	r3, r3, #2
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d011      	beq.n	800c172 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800c14e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c152:	f003 0301 	and.w	r3, r3, #1
 800c156:	2b00      	cmp	r3, #0
 800c158:	d00b      	beq.n	800c172 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	2202      	movs	r2, #2
 800c160:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c168:	f043 0204 	orr.w	r2, r3, #4
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c172:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c176:	f003 0304 	and.w	r3, r3, #4
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d011      	beq.n	800c1a2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800c17e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c182:	f003 0301 	and.w	r3, r3, #1
 800c186:	2b00      	cmp	r3, #0
 800c188:	d00b      	beq.n	800c1a2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	2204      	movs	r2, #4
 800c190:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c198:	f043 0202 	orr.w	r2, r3, #2
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d008      	beq.n	800c1be <UART_RxISR_8BIT_FIFOEN+0x146>
        {
          /* Non Blocking error : transfer could go on.
          Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c1b2:	6878      	ldr	r0, [r7, #4]
 800c1b4:	4798      	blx	r3
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c1c4:	b29b      	uxth	r3, r3
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	f040 80a7 	bne.w	800c31a <UART_RxISR_8BIT_FIFOEN+0x2a2>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c1d4:	e853 3f00 	ldrex	r3, [r3]
 800c1d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800c1da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c1dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c1e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	461a      	mov	r2, r3
 800c1ea:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c1ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c1f0:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1f2:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800c1f4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c1f6:	e841 2300 	strex	r3, r2, [r1]
 800c1fa:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800c1fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d1e4      	bne.n	800c1cc <UART_RxISR_8BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	3308      	adds	r3, #8
 800c208:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c20a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c20c:	e853 3f00 	ldrex	r3, [r3]
 800c210:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800c212:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c214:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c218:	f023 0301 	bic.w	r3, r3, #1
 800c21c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	3308      	adds	r3, #8
 800c226:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c22a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800c22c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c22e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800c230:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c232:	e841 2300 	strex	r3, r2, [r1]
 800c236:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c238:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d1e1      	bne.n	800c202 <UART_RxISR_8BIT_FIFOEN+0x18a>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	2220      	movs	r2, #32
 800c242:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	2200      	movs	r2, #0
 800c24a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	2200      	movs	r2, #0
 800c250:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	4a62      	ldr	r2, [pc, #392]	@ (800c3e0 <UART_RxISR_8BIT_FIFOEN+0x368>)
 800c258:	4293      	cmp	r3, r2
 800c25a:	d021      	beq.n	800c2a0 <UART_RxISR_8BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	685b      	ldr	r3, [r3, #4]
 800c262:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c266:	2b00      	cmp	r3, #0
 800c268:	d01a      	beq.n	800c2a0 <UART_RxISR_8BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c270:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c272:	e853 3f00 	ldrex	r3, [r3]
 800c276:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c278:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c27a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c27e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	461a      	mov	r2, r3
 800c288:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c28c:	657b      	str	r3, [r7, #84]	@ 0x54
 800c28e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c290:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c292:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c294:	e841 2300 	strex	r3, r2, [r1]
 800c298:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c29a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d1e4      	bne.n	800c26a <UART_RxISR_8BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c2a4:	2b01      	cmp	r3, #1
 800c2a6:	d132      	bne.n	800c30e <UART_RxISR_8BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	2200      	movs	r2, #0
 800c2ac:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2b6:	e853 3f00 	ldrex	r3, [r3]
 800c2ba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c2bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2be:	f023 0310 	bic.w	r3, r3, #16
 800c2c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	461a      	mov	r2, r3
 800c2cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c2d0:	643b      	str	r3, [r7, #64]	@ 0x40
 800c2d2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c2d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c2d8:	e841 2300 	strex	r3, r2, [r1]
 800c2dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c2de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d1e4      	bne.n	800c2ae <UART_RxISR_8BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	69db      	ldr	r3, [r3, #28]
 800c2ea:	f003 0310 	and.w	r3, r3, #16
 800c2ee:	2b10      	cmp	r3, #16
 800c2f0:	d103      	bne.n	800c2fa <UART_RxISR_8BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	2210      	movs	r2, #16
 800c2f8:	621a      	str	r2, [r3, #32]
          }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800c300:	687a      	ldr	r2, [r7, #4]
 800c302:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800c306:	4611      	mov	r1, r2
 800c308:	6878      	ldr	r0, [r7, #4]
 800c30a:	4798      	blx	r3
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800c30c:	e010      	b.n	800c330 <UART_RxISR_8BIT_FIFOEN+0x2b8>
          huart->RxCpltCallback(huart);
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c314:	6878      	ldr	r0, [r7, #4]
 800c316:	4798      	blx	r3
        break;
 800c318:	e00a      	b.n	800c330 <UART_RxISR_8BIT_FIFOEN+0x2b8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c31a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d006      	beq.n	800c330 <UART_RxISR_8BIT_FIFOEN+0x2b8>
 800c322:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c326:	f003 0320 	and.w	r3, r3, #32
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	f47f aec8 	bne.w	800c0c0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c336:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c33a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d049      	beq.n	800c3d6 <UART_RxISR_8BIT_FIFOEN+0x35e>
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c348:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800c34c:	429a      	cmp	r2, r3
 800c34e:	d242      	bcs.n	800c3d6 <UART_RxISR_8BIT_FIFOEN+0x35e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	3308      	adds	r3, #8
 800c356:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c358:	6a3b      	ldr	r3, [r7, #32]
 800c35a:	e853 3f00 	ldrex	r3, [r3]
 800c35e:	61fb      	str	r3, [r7, #28]
   return(result);
 800c360:	69fb      	ldr	r3, [r7, #28]
 800c362:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c366:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	3308      	adds	r3, #8
 800c370:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c374:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c376:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c378:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c37a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c37c:	e841 2300 	strex	r3, r2, [r1]
 800c380:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c384:	2b00      	cmp	r3, #0
 800c386:	d1e3      	bne.n	800c350 <UART_RxISR_8BIT_FIFOEN+0x2d8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	4a16      	ldr	r2, [pc, #88]	@ (800c3e4 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 800c38c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	e853 3f00 	ldrex	r3, [r3]
 800c39a:	60bb      	str	r3, [r7, #8]
   return(result);
 800c39c:	68bb      	ldr	r3, [r7, #8]
 800c39e:	f043 0320 	orr.w	r3, r3, #32
 800c3a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	461a      	mov	r2, r3
 800c3ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c3b0:	61bb      	str	r3, [r7, #24]
 800c3b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3b4:	6979      	ldr	r1, [r7, #20]
 800c3b6:	69ba      	ldr	r2, [r7, #24]
 800c3b8:	e841 2300 	strex	r3, r2, [r1]
 800c3bc:	613b      	str	r3, [r7, #16]
   return(result);
 800c3be:	693b      	ldr	r3, [r7, #16]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d1e4      	bne.n	800c38e <UART_RxISR_8BIT_FIFOEN+0x316>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c3c4:	e007      	b.n	800c3d6 <UART_RxISR_8BIT_FIFOEN+0x35e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	699a      	ldr	r2, [r3, #24]
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	f042 0208 	orr.w	r2, r2, #8
 800c3d4:	619a      	str	r2, [r3, #24]
}
 800c3d6:	bf00      	nop
 800c3d8:	37b0      	adds	r7, #176	@ 0xb0
 800c3da:	46bd      	mov	sp, r7
 800c3dc:	bd80      	pop	{r7, pc}
 800c3de:	bf00      	nop
 800c3e0:	40008000 	.word	0x40008000
 800c3e4:	0800bcf9 	.word	0x0800bcf9

0800c3e8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c3e8:	b580      	push	{r7, lr}
 800c3ea:	b0ae      	sub	sp, #184	@ 0xb8
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c3f6:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	69db      	ldr	r3, [r3, #28]
 800c400:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	689b      	ldr	r3, [r3, #8]
 800c414:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c41e:	2b22      	cmp	r3, #34	@ 0x22
 800c420:	f040 818d 	bne.w	800c73e <UART_RxISR_16BIT_FIFOEN+0x356>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c42a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c42e:	e130      	b.n	800c692 <UART_RxISR_16BIT_FIFOEN+0x2aa>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c436:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c43e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800c442:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800c446:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800c44a:	4013      	ands	r3, r2
 800c44c:	b29a      	uxth	r2, r3
 800c44e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c452:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c458:	1c9a      	adds	r2, r3, #2
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c464:	b29b      	uxth	r3, r3
 800c466:	3b01      	subs	r3, #1
 800c468:	b29a      	uxth	r2, r3
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	69db      	ldr	r3, [r3, #28]
 800c476:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800c47a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c47e:	f003 0307 	and.w	r3, r3, #7
 800c482:	2b00      	cmp	r3, #0
 800c484:	d055      	beq.n	800c532 <UART_RxISR_16BIT_FIFOEN+0x14a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c486:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c48a:	f003 0301 	and.w	r3, r3, #1
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d011      	beq.n	800c4b6 <UART_RxISR_16BIT_FIFOEN+0xce>
 800c492:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c496:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d00b      	beq.n	800c4b6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	2201      	movs	r2, #1
 800c4a4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c4ac:	f043 0201 	orr.w	r2, r3, #1
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c4b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c4ba:	f003 0302 	and.w	r3, r3, #2
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d011      	beq.n	800c4e6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800c4c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c4c6:	f003 0301 	and.w	r3, r3, #1
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d00b      	beq.n	800c4e6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	2202      	movs	r2, #2
 800c4d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c4dc:	f043 0204 	orr.w	r2, r3, #4
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c4e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c4ea:	f003 0304 	and.w	r3, r3, #4
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d011      	beq.n	800c516 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800c4f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c4f6:	f003 0301 	and.w	r3, r3, #1
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d00b      	beq.n	800c516 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	2204      	movs	r2, #4
 800c504:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c50c:	f043 0202 	orr.w	r2, r3, #2
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d008      	beq.n	800c532 <UART_RxISR_16BIT_FIFOEN+0x14a>
        {
          /* Non Blocking error : transfer could go on.
          Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c526:	6878      	ldr	r0, [r7, #4]
 800c528:	4798      	blx	r3
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	2200      	movs	r2, #0
 800c52e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c538:	b29b      	uxth	r3, r3
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	f040 80a9 	bne.w	800c692 <UART_RxISR_16BIT_FIFOEN+0x2aa>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c546:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c548:	e853 3f00 	ldrex	r3, [r3]
 800c54c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c54e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c550:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c554:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	461a      	mov	r2, r3
 800c55e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c562:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c566:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c568:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c56a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c56e:	e841 2300 	strex	r3, r2, [r1]
 800c572:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c574:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c576:	2b00      	cmp	r3, #0
 800c578:	d1e2      	bne.n	800c540 <UART_RxISR_16BIT_FIFOEN+0x158>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	3308      	adds	r3, #8
 800c580:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c582:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c584:	e853 3f00 	ldrex	r3, [r3]
 800c588:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c58a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c58c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c590:	f023 0301 	bic.w	r3, r3, #1
 800c594:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	3308      	adds	r3, #8
 800c59e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800c5a2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c5a4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5a6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c5a8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c5aa:	e841 2300 	strex	r3, r2, [r1]
 800c5ae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c5b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d1e1      	bne.n	800c57a <UART_RxISR_16BIT_FIFOEN+0x192>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	2220      	movs	r2, #32
 800c5ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	2200      	movs	r2, #0
 800c5c2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	2200      	movs	r2, #0
 800c5c8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	4a62      	ldr	r2, [pc, #392]	@ (800c758 <UART_RxISR_16BIT_FIFOEN+0x370>)
 800c5d0:	4293      	cmp	r3, r2
 800c5d2:	d021      	beq.n	800c618 <UART_RxISR_16BIT_FIFOEN+0x230>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	685b      	ldr	r3, [r3, #4]
 800c5da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d01a      	beq.n	800c618 <UART_RxISR_16BIT_FIFOEN+0x230>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c5ea:	e853 3f00 	ldrex	r3, [r3]
 800c5ee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c5f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c5f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c5f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	461a      	mov	r2, r3
 800c600:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c604:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c606:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c608:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c60a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c60c:	e841 2300 	strex	r3, r2, [r1]
 800c610:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c612:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c614:	2b00      	cmp	r3, #0
 800c616:	d1e4      	bne.n	800c5e2 <UART_RxISR_16BIT_FIFOEN+0x1fa>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c61c:	2b01      	cmp	r3, #1
 800c61e:	d132      	bne.n	800c686 <UART_RxISR_16BIT_FIFOEN+0x29e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	2200      	movs	r2, #0
 800c624:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c62c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c62e:	e853 3f00 	ldrex	r3, [r3]
 800c632:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c634:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c636:	f023 0310 	bic.w	r3, r3, #16
 800c63a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	461a      	mov	r2, r3
 800c644:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c648:	647b      	str	r3, [r7, #68]	@ 0x44
 800c64a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c64c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c64e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c650:	e841 2300 	strex	r3, r2, [r1]
 800c654:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c656:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d1e4      	bne.n	800c626 <UART_RxISR_16BIT_FIFOEN+0x23e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	69db      	ldr	r3, [r3, #28]
 800c662:	f003 0310 	and.w	r3, r3, #16
 800c666:	2b10      	cmp	r3, #16
 800c668:	d103      	bne.n	800c672 <UART_RxISR_16BIT_FIFOEN+0x28a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	2210      	movs	r2, #16
 800c670:	621a      	str	r2, [r3, #32]
          }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800c678:	687a      	ldr	r2, [r7, #4]
 800c67a:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800c67e:	4611      	mov	r1, r2
 800c680:	6878      	ldr	r0, [r7, #4]
 800c682:	4798      	blx	r3
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800c684:	e010      	b.n	800c6a8 <UART_RxISR_16BIT_FIFOEN+0x2c0>
          huart->RxCpltCallback(huart);
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c68c:	6878      	ldr	r0, [r7, #4]
 800c68e:	4798      	blx	r3
        break;
 800c690:	e00a      	b.n	800c6a8 <UART_RxISR_16BIT_FIFOEN+0x2c0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c692:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800c696:	2b00      	cmp	r3, #0
 800c698:	d006      	beq.n	800c6a8 <UART_RxISR_16BIT_FIFOEN+0x2c0>
 800c69a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c69e:	f003 0320 	and.w	r3, r3, #32
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	f47f aec4 	bne.w	800c430 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c6ae:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c6b2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d049      	beq.n	800c74e <UART_RxISR_16BIT_FIFOEN+0x366>
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c6c0:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800c6c4:	429a      	cmp	r2, r3
 800c6c6:	d242      	bcs.n	800c74e <UART_RxISR_16BIT_FIFOEN+0x366>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	3308      	adds	r3, #8
 800c6ce:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6d2:	e853 3f00 	ldrex	r3, [r3]
 800c6d6:	623b      	str	r3, [r7, #32]
   return(result);
 800c6d8:	6a3b      	ldr	r3, [r7, #32]
 800c6da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c6de:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	3308      	adds	r3, #8
 800c6e8:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c6ec:	633a      	str	r2, [r7, #48]	@ 0x30
 800c6ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c6f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c6f4:	e841 2300 	strex	r3, r2, [r1]
 800c6f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c6fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d1e3      	bne.n	800c6c8 <UART_RxISR_16BIT_FIFOEN+0x2e0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	4a16      	ldr	r2, [pc, #88]	@ (800c75c <UART_RxISR_16BIT_FIFOEN+0x374>)
 800c704:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c70c:	693b      	ldr	r3, [r7, #16]
 800c70e:	e853 3f00 	ldrex	r3, [r3]
 800c712:	60fb      	str	r3, [r7, #12]
   return(result);
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	f043 0320 	orr.w	r3, r3, #32
 800c71a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	461a      	mov	r2, r3
 800c724:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c728:	61fb      	str	r3, [r7, #28]
 800c72a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c72c:	69b9      	ldr	r1, [r7, #24]
 800c72e:	69fa      	ldr	r2, [r7, #28]
 800c730:	e841 2300 	strex	r3, r2, [r1]
 800c734:	617b      	str	r3, [r7, #20]
   return(result);
 800c736:	697b      	ldr	r3, [r7, #20]
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d1e4      	bne.n	800c706 <UART_RxISR_16BIT_FIFOEN+0x31e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c73c:	e007      	b.n	800c74e <UART_RxISR_16BIT_FIFOEN+0x366>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	699a      	ldr	r2, [r3, #24]
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	f042 0208 	orr.w	r2, r2, #8
 800c74c:	619a      	str	r2, [r3, #24]
}
 800c74e:	bf00      	nop
 800c750:	37b8      	adds	r7, #184	@ 0xb8
 800c752:	46bd      	mov	sp, r7
 800c754:	bd80      	pop	{r7, pc}
 800c756:	bf00      	nop
 800c758:	40008000 	.word	0x40008000
 800c75c:	0800beb9 	.word	0x0800beb9

0800c760 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c760:	b480      	push	{r7}
 800c762:	b083      	sub	sp, #12
 800c764:	af00      	add	r7, sp, #0
 800c766:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c768:	bf00      	nop
 800c76a:	370c      	adds	r7, #12
 800c76c:	46bd      	mov	sp, r7
 800c76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c772:	4770      	bx	lr

0800c774 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c774:	b480      	push	{r7}
 800c776:	b083      	sub	sp, #12
 800c778:	af00      	add	r7, sp, #0
 800c77a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c77c:	bf00      	nop
 800c77e:	370c      	adds	r7, #12
 800c780:	46bd      	mov	sp, r7
 800c782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c786:	4770      	bx	lr

0800c788 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c788:	b480      	push	{r7}
 800c78a:	b083      	sub	sp, #12
 800c78c:	af00      	add	r7, sp, #0
 800c78e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c790:	bf00      	nop
 800c792:	370c      	adds	r7, #12
 800c794:	46bd      	mov	sp, r7
 800c796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c79a:	4770      	bx	lr

0800c79c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c79c:	b480      	push	{r7}
 800c79e:	b085      	sub	sp, #20
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c7aa:	2b01      	cmp	r3, #1
 800c7ac:	d101      	bne.n	800c7b2 <HAL_UARTEx_DisableFifoMode+0x16>
 800c7ae:	2302      	movs	r3, #2
 800c7b0:	e027      	b.n	800c802 <HAL_UARTEx_DisableFifoMode+0x66>
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	2201      	movs	r2, #1
 800c7b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	2224      	movs	r2, #36	@ 0x24
 800c7be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	681a      	ldr	r2, [r3, #0]
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	f022 0201 	bic.w	r2, r2, #1
 800c7d8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c7e0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	2200      	movs	r2, #0
 800c7e6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	68fa      	ldr	r2, [r7, #12]
 800c7ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	2220      	movs	r2, #32
 800c7f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	2200      	movs	r2, #0
 800c7fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c800:	2300      	movs	r3, #0
}
 800c802:	4618      	mov	r0, r3
 800c804:	3714      	adds	r7, #20
 800c806:	46bd      	mov	sp, r7
 800c808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80c:	4770      	bx	lr

0800c80e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c80e:	b580      	push	{r7, lr}
 800c810:	b084      	sub	sp, #16
 800c812:	af00      	add	r7, sp, #0
 800c814:	6078      	str	r0, [r7, #4]
 800c816:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c81e:	2b01      	cmp	r3, #1
 800c820:	d101      	bne.n	800c826 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c822:	2302      	movs	r3, #2
 800c824:	e02d      	b.n	800c882 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	2201      	movs	r2, #1
 800c82a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	2224      	movs	r2, #36	@ 0x24
 800c832:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	681a      	ldr	r2, [r3, #0]
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	f022 0201 	bic.w	r2, r2, #1
 800c84c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	689b      	ldr	r3, [r3, #8]
 800c854:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	683a      	ldr	r2, [r7, #0]
 800c85e:	430a      	orrs	r2, r1
 800c860:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c862:	6878      	ldr	r0, [r7, #4]
 800c864:	f000 f850 	bl	800c908 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	68fa      	ldr	r2, [r7, #12]
 800c86e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	2220      	movs	r2, #32
 800c874:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	2200      	movs	r2, #0
 800c87c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c880:	2300      	movs	r3, #0
}
 800c882:	4618      	mov	r0, r3
 800c884:	3710      	adds	r7, #16
 800c886:	46bd      	mov	sp, r7
 800c888:	bd80      	pop	{r7, pc}

0800c88a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c88a:	b580      	push	{r7, lr}
 800c88c:	b084      	sub	sp, #16
 800c88e:	af00      	add	r7, sp, #0
 800c890:	6078      	str	r0, [r7, #4]
 800c892:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c89a:	2b01      	cmp	r3, #1
 800c89c:	d101      	bne.n	800c8a2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c89e:	2302      	movs	r3, #2
 800c8a0:	e02d      	b.n	800c8fe <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	2201      	movs	r2, #1
 800c8a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	2224      	movs	r2, #36	@ 0x24
 800c8ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	681a      	ldr	r2, [r3, #0]
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	f022 0201 	bic.w	r2, r2, #1
 800c8c8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	689b      	ldr	r3, [r3, #8]
 800c8d0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	683a      	ldr	r2, [r7, #0]
 800c8da:	430a      	orrs	r2, r1
 800c8dc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c8de:	6878      	ldr	r0, [r7, #4]
 800c8e0:	f000 f812 	bl	800c908 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	68fa      	ldr	r2, [r7, #12]
 800c8ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	2220      	movs	r2, #32
 800c8f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	2200      	movs	r2, #0
 800c8f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c8fc:	2300      	movs	r3, #0
}
 800c8fe:	4618      	mov	r0, r3
 800c900:	3710      	adds	r7, #16
 800c902:	46bd      	mov	sp, r7
 800c904:	bd80      	pop	{r7, pc}
	...

0800c908 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c908:	b480      	push	{r7}
 800c90a:	b085      	sub	sp, #20
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c914:	2b00      	cmp	r3, #0
 800c916:	d108      	bne.n	800c92a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	2201      	movs	r2, #1
 800c91c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	2201      	movs	r2, #1
 800c924:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c928:	e031      	b.n	800c98e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c92a:	2308      	movs	r3, #8
 800c92c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c92e:	2308      	movs	r3, #8
 800c930:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	689b      	ldr	r3, [r3, #8]
 800c938:	0e5b      	lsrs	r3, r3, #25
 800c93a:	b2db      	uxtb	r3, r3
 800c93c:	f003 0307 	and.w	r3, r3, #7
 800c940:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	689b      	ldr	r3, [r3, #8]
 800c948:	0f5b      	lsrs	r3, r3, #29
 800c94a:	b2db      	uxtb	r3, r3
 800c94c:	f003 0307 	and.w	r3, r3, #7
 800c950:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c952:	7bbb      	ldrb	r3, [r7, #14]
 800c954:	7b3a      	ldrb	r2, [r7, #12]
 800c956:	4911      	ldr	r1, [pc, #68]	@ (800c99c <UARTEx_SetNbDataToProcess+0x94>)
 800c958:	5c8a      	ldrb	r2, [r1, r2]
 800c95a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c95e:	7b3a      	ldrb	r2, [r7, #12]
 800c960:	490f      	ldr	r1, [pc, #60]	@ (800c9a0 <UARTEx_SetNbDataToProcess+0x98>)
 800c962:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c964:	fb93 f3f2 	sdiv	r3, r3, r2
 800c968:	b29a      	uxth	r2, r3
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c970:	7bfb      	ldrb	r3, [r7, #15]
 800c972:	7b7a      	ldrb	r2, [r7, #13]
 800c974:	4909      	ldr	r1, [pc, #36]	@ (800c99c <UARTEx_SetNbDataToProcess+0x94>)
 800c976:	5c8a      	ldrb	r2, [r1, r2]
 800c978:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c97c:	7b7a      	ldrb	r2, [r7, #13]
 800c97e:	4908      	ldr	r1, [pc, #32]	@ (800c9a0 <UARTEx_SetNbDataToProcess+0x98>)
 800c980:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c982:	fb93 f3f2 	sdiv	r3, r3, r2
 800c986:	b29a      	uxth	r2, r3
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c98e:	bf00      	nop
 800c990:	3714      	adds	r7, #20
 800c992:	46bd      	mov	sp, r7
 800c994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c998:	4770      	bx	lr
 800c99a:	bf00      	nop
 800c99c:	0800edd0 	.word	0x0800edd0
 800c9a0:	0800edd8 	.word	0x0800edd8

0800c9a4 <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 800c9a4:	b580      	push	{r7, lr}
 800c9a6:	b082      	sub	sp, #8
 800c9a8:	af00      	add	r7, sp, #0
 800c9aa:	6078      	str	r0, [r7, #4]
 800c9ac:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	ed93 7a06 	vldr	s14, [r3, #24]
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	edd3 7a07 	vldr	s15, [r3, #28]
 800c9ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	edd3 7a08 	vldr	s15, [r3, #32]
 800c9c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	edd3 7a06 	vldr	s15, [r3, #24]
 800c9d4:	eeb1 7a67 	vneg.f32	s14, s15
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	edd3 7a08 	vldr	s15, [r3, #32]
 800c9de:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800c9e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	6a1a      	ldr	r2, [r3, #32]
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 800c9f4:	683b      	ldr	r3, [r7, #0]
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d006      	beq.n	800ca08 <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	330c      	adds	r3, #12
 800c9fe:	220c      	movs	r2, #12
 800ca00:	2100      	movs	r1, #0
 800ca02:	4618      	mov	r0, r3
 800ca04:	f000 fcc4 	bl	800d390 <memset>
  }

}
 800ca08:	bf00      	nop
 800ca0a:	3708      	adds	r7, #8
 800ca0c:	46bd      	mov	sp, r7
 800ca0e:	bd80      	pop	{r7, pc}

0800ca10 <arm_mat_add_f32>:
#else
arm_status arm_mat_add_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800ca10:	b480      	push	{r7}
 800ca12:	b08b      	sub	sp, #44	@ 0x2c
 800ca14:	af00      	add	r7, sp, #0
 800ca16:	60f8      	str	r0, [r7, #12]
 800ca18:	60b9      	str	r1, [r7, #8]
 800ca1a:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	685b      	ldr	r3, [r3, #4]
 800ca20:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 800ca22:	68bb      	ldr	r3, [r7, #8]
 800ca24:	685b      	ldr	r3, [r3, #4]
 800ca26:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	685b      	ldr	r3, [r3, #4]
 800ca2c:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	881b      	ldrh	r3, [r3, #0]
 800ca32:	461a      	mov	r2, r3
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	885b      	ldrh	r3, [r3, #2]
 800ca38:	fb02 f303 	mul.w	r3, r2, r3
 800ca3c:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800ca3e:	697b      	ldr	r3, [r7, #20]
 800ca40:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800ca42:	e013      	b.n	800ca6c <arm_mat_add_f32+0x5c>
    {
      /* C(m,n) = A(m,n) + B(m,n) */

      /* Add and store result in destination buffer. */
      *pOut++ = *pInA++ + *pInB++;
 800ca44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca46:	1d1a      	adds	r2, r3, #4
 800ca48:	627a      	str	r2, [r7, #36]	@ 0x24
 800ca4a:	ed93 7a00 	vldr	s14, [r3]
 800ca4e:	6a3b      	ldr	r3, [r7, #32]
 800ca50:	1d1a      	adds	r2, r3, #4
 800ca52:	623a      	str	r2, [r7, #32]
 800ca54:	edd3 7a00 	vldr	s15, [r3]
 800ca58:	69fb      	ldr	r3, [r7, #28]
 800ca5a:	1d1a      	adds	r2, r3, #4
 800ca5c:	61fa      	str	r2, [r7, #28]
 800ca5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ca62:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800ca66:	69bb      	ldr	r3, [r7, #24]
 800ca68:	3b01      	subs	r3, #1
 800ca6a:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 800ca6c:	69bb      	ldr	r3, [r7, #24]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d1e8      	bne.n	800ca44 <arm_mat_add_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800ca72:	2300      	movs	r3, #0
 800ca74:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 800ca76:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800ca7a:	4618      	mov	r0, r3
 800ca7c:	372c      	adds	r7, #44	@ 0x2c
 800ca7e:	46bd      	mov	sp, r7
 800ca80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca84:	4770      	bx	lr

0800ca86 <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 800ca86:	b480      	push	{r7}
 800ca88:	b085      	sub	sp, #20
 800ca8a:	af00      	add	r7, sp, #0
 800ca8c:	60f8      	str	r0, [r7, #12]
 800ca8e:	607b      	str	r3, [r7, #4]
 800ca90:	460b      	mov	r3, r1
 800ca92:	817b      	strh	r3, [r7, #10]
 800ca94:	4613      	mov	r3, r2
 800ca96:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	897a      	ldrh	r2, [r7, #10]
 800ca9c:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	893a      	ldrh	r2, [r7, #8]
 800caa2:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	687a      	ldr	r2, [r7, #4]
 800caa8:	605a      	str	r2, [r3, #4]
}
 800caaa:	bf00      	nop
 800caac:	3714      	adds	r7, #20
 800caae:	46bd      	mov	sp, r7
 800cab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab4:	4770      	bx	lr

0800cab6 <arm_mat_inverse_f32>:
                   - \ref ARM_MATH_SINGULAR      : Input matrix is found to be singular (non-invertible)
 */
arm_status arm_mat_inverse_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 800cab6:	b480      	push	{r7}
 800cab8:	b0bb      	sub	sp, #236	@ 0xec
 800caba:	af00      	add	r7, sp, #0
 800cabc:	6078      	str	r0, [r7, #4]
 800cabe:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	685b      	ldr	r3, [r3, #4]
 800cac4:	667b      	str	r3, [r7, #100]	@ 0x64
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800cac6:	683b      	ldr	r3, [r7, #0]
 800cac8:	685b      	ldr	r3, [r3, #4]
 800caca:	663b      	str	r3, [r7, #96]	@ 0x60
  
  float32_t *pTmp;
  uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	881b      	ldrh	r3, [r3, #0]
 800cad0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	885b      	ldrh	r3, [r3, #2]
 800cad6:	65bb      	str	r3, [r7, #88]	@ 0x58


  float32_t pivot = 0.0f, newPivot=0.0f;                /* Temporary input values  */
 800cad8:	f04f 0300 	mov.w	r3, #0
 800cadc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800cae0:	f04f 0300 	mov.w	r3, #0
 800cae4:	657b      	str	r3, [r7, #84]	@ 0x54
  uint32_t selectedRow,pivotRow,i, rowNb, rowCnt, flag = 0U, j,column;      /* loop counters */
 800cae6:	2300      	movs	r3, #0
 800cae8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
     *      8. Now an identical matrix is formed to the left of the bar(input matrix, pSrc).
     *         Therefore, the matrix to the right of the bar is our solution(pDst matrix, pDst).
     *----------------------------------------------------------------------------------------------------------------*/

    /* Working pointer for destination matrix */
    pTmp = pOut;
 800caec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800caee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

    /* Loop over the number of rows */
    rowCnt = numRows;
 800caf2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800caf4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Making the destination matrix as identity matrix */
    while (rowCnt > 0U)
 800caf8:	e03b      	b.n	800cb72 <arm_mat_inverse_f32+0xbc>
    {
      /* Writing all zeroes in lower triangle of the destination matrix */
      j = numRows - rowCnt;
 800cafa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800cafc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800cb00:	1ad3      	subs	r3, r2, r3
 800cb02:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800cb06:	e00c      	b.n	800cb22 <arm_mat_inverse_f32+0x6c>
      {
        *pTmp++ = 0.0f;
 800cb08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb0c:	1d1a      	adds	r2, r3, #4
 800cb0e:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800cb12:	f04f 0200 	mov.w	r2, #0
 800cb16:	601a      	str	r2, [r3, #0]
        j--;
 800cb18:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800cb1c:	3b01      	subs	r3, #1
 800cb1e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800cb22:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d1ee      	bne.n	800cb08 <arm_mat_inverse_f32+0x52>
      }

      /* Writing all ones in the diagonal of the destination matrix */
      *pTmp++ = 1.0f;
 800cb2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb2e:	1d1a      	adds	r2, r3, #4
 800cb30:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800cb34:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800cb38:	601a      	str	r2, [r3, #0]

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1U;
 800cb3a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800cb3e:	3b01      	subs	r3, #1
 800cb40:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800cb44:	e00c      	b.n	800cb60 <arm_mat_inverse_f32+0xaa>
      {
        *pTmp++ = 0.0f;
 800cb46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb4a:	1d1a      	adds	r2, r3, #4
 800cb4c:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800cb50:	f04f 0200 	mov.w	r2, #0
 800cb54:	601a      	str	r2, [r3, #0]
        j--;
 800cb56:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800cb5a:	3b01      	subs	r3, #1
 800cb5c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800cb60:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d1ee      	bne.n	800cb46 <arm_mat_inverse_f32+0x90>
      }

      /* Decrement loop counter */
      rowCnt--;
 800cb68:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800cb6c:	3b01      	subs	r3, #1
 800cb6e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    while (rowCnt > 0U)
 800cb72:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d1bf      	bne.n	800cafa <arm_mat_inverse_f32+0x44>

    /* Loop over the number of columns of the input matrix.
       All the elements in each column are processed by the row operations */

    /* Index modifier to navigate through the columns */
    for(column = 0U; column < numCols; column++)
 800cb7a:	2300      	movs	r3, #0
 800cb7c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800cb80:	e2c7      	b.n	800d112 <arm_mat_inverse_f32+0x65c>
      /* Check if the pivot element is zero..
       * If it is zero then interchange the row with non zero row below.
       * If there is no non zero element to replace in the rows below,
       * then the matrix is Singular. */

      pivotRow = column;
 800cb82:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800cb86:	653b      	str	r3, [r7, #80]	@ 0x50

      /* Temporary variable to hold the pivot value */
      pTmp = ELEM(pSrc,column,column) ;
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	685a      	ldr	r2, [r3, #4]
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	885b      	ldrh	r3, [r3, #2]
 800cb90:	3301      	adds	r3, #1
 800cb92:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 800cb96:	fb01 f303 	mul.w	r3, r1, r3
 800cb9a:	009b      	lsls	r3, r3, #2
 800cb9c:	4413      	add	r3, r2
 800cb9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
      pivot = *pTmp;
 800cba2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      selectedRow = column;
 800cbac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800cbb0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      /* Find maximum pivot in column */
      
        /* Loop over the number rows present below */

      for (rowNb = column+1; rowNb < numRows; rowNb++)
 800cbb4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800cbb8:	3301      	adds	r3, #1
 800cbba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800cbbe:	e02c      	b.n	800cc1a <arm_mat_inverse_f32+0x164>
      {
          /* Update the input and destination pointers */
          pTmp = ELEM(pSrc,rowNb,column);
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	685a      	ldr	r2, [r3, #4]
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	885b      	ldrh	r3, [r3, #2]
 800cbc8:	4619      	mov	r1, r3
 800cbca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800cbce:	fb03 f101 	mul.w	r1, r3, r1
 800cbd2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800cbd6:	440b      	add	r3, r1
 800cbd8:	009b      	lsls	r3, r3, #2
 800cbda:	4413      	add	r3, r2
 800cbdc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
          newPivot = *pTmp;
 800cbe0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	657b      	str	r3, [r7, #84]	@ 0x54
          if (fabsf(newPivot) > fabsf(pivot))
 800cbe8:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800cbec:	eeb0 7ae7 	vabs.f32	s14, s15
 800cbf0:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800cbf4:	eef0 7ae7 	vabs.f32	s15, s15
 800cbf8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800cbfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc00:	dd06      	ble.n	800cc10 <arm_mat_inverse_f32+0x15a>
          {
            selectedRow = rowNb; 
 800cc02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800cc06:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
            pivot = newPivot;
 800cc0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      for (rowNb = column+1; rowNb < numRows; rowNb++)
 800cc10:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800cc14:	3301      	adds	r3, #1
 800cc16:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800cc1a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800cc1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cc20:	429a      	cmp	r2, r3
 800cc22:	d3cd      	bcc.n	800cbc0 <arm_mat_inverse_f32+0x10a>
          }
      }
        
      /* Check if there is a non zero pivot element to
       * replace in the rows below */
      if ((pivot != 0.0f) && (selectedRow != column))
 800cc24:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800cc28:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cc2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc30:	f000 809b 	beq.w	800cd6a <arm_mat_inverse_f32+0x2b4>
 800cc34:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800cc38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800cc3c:	429a      	cmp	r2, r3
 800cc3e:	f000 8094 	beq.w	800cd6a <arm_mat_inverse_f32+0x2b4>
      {
            
            SWAP_ROWS_F32(pSrc,column, pivotRow,selectedRow);
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	685b      	ldr	r3, [r3, #4]
 800cc46:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	685b      	ldr	r3, [r3, #4]
 800cc4e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	885b      	ldrh	r3, [r3, #2]
 800cc56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cc58:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cc5a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800cc5e:	1ad3      	subs	r3, r2, r3
 800cc60:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cc62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc64:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cc66:	fb03 f202 	mul.w	r2, r3, r2
 800cc6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800cc6e:	4413      	add	r3, r2
 800cc70:	009b      	lsls	r3, r3, #2
 800cc72:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800cc76:	4413      	add	r3, r2
 800cc78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800cc7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc7e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800cc82:	fb03 f202 	mul.w	r2, r3, r2
 800cc86:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800cc8a:	4413      	add	r3, r2
 800cc8c:	009b      	lsls	r3, r3, #2
 800cc8e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800cc92:	4413      	add	r3, r2
 800cc94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800cc98:	2300      	movs	r3, #0
 800cc9a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800cc9e:	e018      	b.n	800ccd2 <arm_mat_inverse_f32+0x21c>
 800cca0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cca8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ccac:	1d1a      	adds	r2, r3, #4
 800ccae:	f8c7 20b8 	str.w	r2, [r7, #184]	@ 0xb8
 800ccb2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ccb6:	6812      	ldr	r2, [r2, #0]
 800ccb8:	601a      	str	r2, [r3, #0]
 800ccba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ccbe:	1d1a      	adds	r2, r3, #4
 800ccc0:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800ccc4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ccc6:	601a      	str	r2, [r3, #0]
 800ccc8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800cccc:	3301      	adds	r3, #1
 800ccce:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800ccd2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800ccd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ccd8:	429a      	cmp	r2, r3
 800ccda:	dbe1      	blt.n	800cca0 <arm_mat_inverse_f32+0x1ea>
            SWAP_ROWS_F32(pDst,0, pivotRow,selectedRow);
 800ccdc:	683b      	ldr	r3, [r7, #0]
 800ccde:	685b      	ldr	r3, [r3, #4]
 800cce0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cce4:	683b      	ldr	r3, [r7, #0]
 800cce6:	685b      	ldr	r3, [r3, #4]
 800cce8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ccec:	683b      	ldr	r3, [r7, #0]
 800ccee:	885b      	ldrh	r3, [r3, #2]
 800ccf0:	647b      	str	r3, [r7, #68]	@ 0x44
 800ccf2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ccf4:	643b      	str	r3, [r7, #64]	@ 0x40
 800ccf6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ccf8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ccfa:	fb02 f303 	mul.w	r3, r2, r3
 800ccfe:	009b      	lsls	r3, r3, #2
 800cd00:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800cd04:	4413      	add	r3, r2
 800cd06:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cd0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd0c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800cd10:	fb02 f303 	mul.w	r3, r2, r3
 800cd14:	009b      	lsls	r3, r3, #2
 800cd16:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800cd1a:	4413      	add	r3, r2
 800cd1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800cd20:	2300      	movs	r3, #0
 800cd22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800cd26:	e018      	b.n	800cd5a <arm_mat_inverse_f32+0x2a4>
 800cd28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cd30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd34:	1d1a      	adds	r2, r3, #4
 800cd36:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800cd3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800cd3e:	6812      	ldr	r2, [r2, #0]
 800cd40:	601a      	str	r2, [r3, #0]
 800cd42:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800cd46:	1d1a      	adds	r2, r3, #4
 800cd48:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800cd4c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800cd4e:	601a      	str	r2, [r3, #0]
 800cd50:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800cd54:	3301      	adds	r3, #1
 800cd56:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800cd5a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800cd5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd60:	429a      	cmp	r2, r3
 800cd62:	dbe1      	blt.n	800cd28 <arm_mat_inverse_f32+0x272>

    
            /* Flag to indicate whether exchange is done or not */
            flag = 1U;
 800cd64:	2301      	movs	r3, #1
 800cd66:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc

      
      

      /* Update the status if the matrix is singular */
      if ((flag != 1U) && (pivot == 0.0f))
 800cd6a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800cd6e:	2b01      	cmp	r3, #1
 800cd70:	d009      	beq.n	800cd86 <arm_mat_inverse_f32+0x2d0>
 800cd72:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800cd76:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cd7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd7e:	d102      	bne.n	800cd86 <arm_mat_inverse_f32+0x2d0>
      {
        return ARM_MATH_SINGULAR;
 800cd80:	f06f 0304 	mvn.w	r3, #4
 800cd84:	e208      	b.n	800d198 <arm_mat_inverse_f32+0x6e2>
      }

     
      /* Pivot element of the row */
      pivot = 1.0f / pivot;
 800cd86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cd8a:	ed97 7a38 	vldr	s14, [r7, #224]	@ 0xe0
 800cd8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cd92:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0

      SCALE_ROW_F32(pSrc,column,pivot,pivotRow);
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	685b      	ldr	r3, [r3, #4]
 800cd9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	885b      	ldrh	r3, [r3, #2]
 800cda2:	637b      	str	r3, [r7, #52]	@ 0x34
 800cda4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cda6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800cdaa:	1ad3      	subs	r3, r2, r3
 800cdac:	633b      	str	r3, [r7, #48]	@ 0x30
 800cdae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cdb0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cdb2:	fb03 f202 	mul.w	r2, r3, r2
 800cdb6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800cdba:	4413      	add	r3, r2
 800cdbc:	009b      	lsls	r3, r3, #2
 800cdbe:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800cdc2:	4413      	add	r3, r2
 800cdc4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800cdc8:	2300      	movs	r3, #0
 800cdca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800cdce:	e011      	b.n	800cdf4 <arm_mat_inverse_f32+0x33e>
 800cdd0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cdd4:	1d1a      	adds	r2, r3, #4
 800cdd6:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 800cdda:	ed93 7a00 	vldr	s14, [r3]
 800cdde:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800cde2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cde6:	edc3 7a00 	vstr	s15, [r3]
 800cdea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cdee:	3301      	adds	r3, #1
 800cdf0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800cdf4:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800cdf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdfa:	429a      	cmp	r2, r3
 800cdfc:	dbe8      	blt.n	800cdd0 <arm_mat_inverse_f32+0x31a>
      SCALE_ROW_F32(pDst,0,pivot,pivotRow);
 800cdfe:	683b      	ldr	r3, [r7, #0]
 800ce00:	685b      	ldr	r3, [r3, #4]
 800ce02:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ce06:	683b      	ldr	r3, [r7, #0]
 800ce08:	885b      	ldrh	r3, [r3, #2]
 800ce0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ce0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce0e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ce10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce12:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ce14:	fb02 f303 	mul.w	r3, r2, r3
 800ce18:	009b      	lsls	r3, r3, #2
 800ce1a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800ce1e:	4413      	add	r3, r2
 800ce20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ce24:	2300      	movs	r3, #0
 800ce26:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ce2a:	e011      	b.n	800ce50 <arm_mat_inverse_f32+0x39a>
 800ce2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ce30:	1d1a      	adds	r2, r3, #4
 800ce32:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 800ce36:	ed93 7a00 	vldr	s14, [r3]
 800ce3a:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800ce3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ce42:	edc3 7a00 	vstr	s15, [r3]
 800ce46:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ce4a:	3301      	adds	r3, #1
 800ce4c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ce50:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800ce54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce56:	429a      	cmp	r2, r3
 800ce58:	dbe8      	blt.n	800ce2c <arm_mat_inverse_f32+0x376>

      
      /* Replace the rows with the sum of that row and a multiple of row i
       * so that each new element in column i above row i is zero.*/

      rowNb = 0;
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      for (;rowNb < pivotRow; rowNb++)
 800ce60:	e0ae      	b.n	800cfc0 <arm_mat_inverse_f32+0x50a>
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	685a      	ldr	r2, [r3, #4]
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	885b      	ldrh	r3, [r3, #2]
 800ce6a:	4619      	mov	r1, r3
 800ce6c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ce70:	fb03 f101 	mul.w	r1, r3, r1
 800ce74:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ce78:	440b      	add	r3, r1
 800ce7a:	009b      	lsls	r3, r3, #2
 800ce7c:	4413      	add	r3, r2
 800ce7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
           pivot = *pTmp;
 800ce82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

           MAS_ROW_F32(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	685b      	ldr	r3, [r3, #4]
 800ce90:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	685b      	ldr	r3, [r3, #4]
 800ce98:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	885b      	ldrh	r3, [r3, #2]
 800cea0:	617b      	str	r3, [r7, #20]
 800cea2:	697a      	ldr	r2, [r7, #20]
 800cea4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800cea8:	1ad3      	subs	r3, r2, r3
 800ceaa:	613b      	str	r3, [r7, #16]
 800ceac:	697b      	ldr	r3, [r7, #20]
 800ceae:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800ceb2:	fb03 f202 	mul.w	r2, r3, r2
 800ceb6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ceba:	4413      	add	r3, r2
 800cebc:	009b      	lsls	r3, r3, #2
 800cebe:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800cec2:	4413      	add	r3, r2
 800cec4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cec8:	697b      	ldr	r3, [r7, #20]
 800ceca:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cecc:	fb03 f202 	mul.w	r2, r3, r2
 800ced0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ced4:	4413      	add	r3, r2
 800ced6:	009b      	lsls	r3, r3, #2
 800ced8:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800cedc:	4413      	add	r3, r2
 800cede:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cee2:	2300      	movs	r3, #0
 800cee4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cee8:	e01a      	b.n	800cf20 <arm_mat_inverse_f32+0x46a>
 800ceea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ceee:	1d1a      	adds	r2, r3, #4
 800cef0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800cef4:	ed93 7a00 	vldr	s14, [r3]
 800cef8:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800cefc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf00:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cf04:	1d1a      	adds	r2, r3, #4
 800cf06:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800cf0a:	ed93 7a00 	vldr	s14, [r3]
 800cf0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cf12:	edc3 7a00 	vstr	s15, [r3]
 800cf16:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800cf1a:	3301      	adds	r3, #1
 800cf1c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cf20:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800cf24:	693b      	ldr	r3, [r7, #16]
 800cf26:	429a      	cmp	r2, r3
 800cf28:	dbdf      	blt.n	800ceea <arm_mat_inverse_f32+0x434>
           MAS_ROW_F32(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 800cf2a:	683b      	ldr	r3, [r7, #0]
 800cf2c:	685b      	ldr	r3, [r3, #4]
 800cf2e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cf32:	683b      	ldr	r3, [r7, #0]
 800cf34:	685b      	ldr	r3, [r3, #4]
 800cf36:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cf3a:	683b      	ldr	r3, [r7, #0]
 800cf3c:	885b      	ldrh	r3, [r3, #2]
 800cf3e:	60fb      	str	r3, [r7, #12]
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	60bb      	str	r3, [r7, #8]
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800cf4a:	fb02 f303 	mul.w	r3, r2, r3
 800cf4e:	009b      	lsls	r3, r3, #2
 800cf50:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800cf54:	4413      	add	r3, r2
 800cf56:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cf5e:	fb02 f303 	mul.w	r3, r2, r3
 800cf62:	009b      	lsls	r3, r3, #2
 800cf64:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800cf68:	4413      	add	r3, r2
 800cf6a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cf6e:	2300      	movs	r3, #0
 800cf70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cf74:	e01a      	b.n	800cfac <arm_mat_inverse_f32+0x4f6>
 800cf76:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800cf7a:	1d1a      	adds	r2, r3, #4
 800cf7c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800cf80:	ed93 7a00 	vldr	s14, [r3]
 800cf84:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800cf88:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf8c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cf90:	1d1a      	adds	r2, r3, #4
 800cf92:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800cf96:	ed93 7a00 	vldr	s14, [r3]
 800cf9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cf9e:	edc3 7a00 	vstr	s15, [r3]
 800cfa2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cfa6:	3301      	adds	r3, #1
 800cfa8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cfac:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800cfb0:	68bb      	ldr	r3, [r7, #8]
 800cfb2:	429a      	cmp	r2, r3
 800cfb4:	dbdf      	blt.n	800cf76 <arm_mat_inverse_f32+0x4c0>
      for (;rowNb < pivotRow; rowNb++)
 800cfb6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800cfba:	3301      	adds	r3, #1
 800cfbc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800cfc0:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800cfc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cfc6:	429a      	cmp	r2, r3
 800cfc8:	f4ff af4b 	bcc.w	800ce62 <arm_mat_inverse_f32+0x3ac>


      }

      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 800cfcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cfce:	3301      	adds	r3, #1
 800cfd0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800cfd4:	e092      	b.n	800d0fc <arm_mat_inverse_f32+0x646>
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	685a      	ldr	r2, [r3, #4]
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	885b      	ldrh	r3, [r3, #2]
 800cfde:	4619      	mov	r1, r3
 800cfe0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800cfe4:	fb03 f101 	mul.w	r1, r3, r1
 800cfe8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800cfec:	440b      	add	r3, r1
 800cfee:	009b      	lsls	r3, r3, #2
 800cff0:	4413      	add	r3, r2
 800cff2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
           pivot = *pTmp;
 800cff6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

           MAS_ROW_F32(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	685b      	ldr	r3, [r3, #4]
 800d004:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	685b      	ldr	r3, [r3, #4]
 800d00a:	677b      	str	r3, [r7, #116]	@ 0x74
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	885b      	ldrh	r3, [r3, #2]
 800d010:	627b      	str	r3, [r7, #36]	@ 0x24
 800d012:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d014:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800d018:	1ad3      	subs	r3, r2, r3
 800d01a:	623b      	str	r3, [r7, #32]
 800d01c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d01e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800d022:	fb03 f202 	mul.w	r2, r3, r2
 800d026:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800d02a:	4413      	add	r3, r2
 800d02c:	009b      	lsls	r3, r3, #2
 800d02e:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800d030:	4413      	add	r3, r2
 800d032:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d036:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d038:	fb03 f202 	mul.w	r2, r3, r2
 800d03c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800d040:	4413      	add	r3, r2
 800d042:	009b      	lsls	r3, r3, #2
 800d044:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800d046:	4413      	add	r3, r2
 800d048:	677b      	str	r3, [r7, #116]	@ 0x74
 800d04a:	2300      	movs	r3, #0
 800d04c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d04e:	e014      	b.n	800d07a <arm_mat_inverse_f32+0x5c4>
 800d050:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d052:	1d1a      	adds	r2, r3, #4
 800d054:	677a      	str	r2, [r7, #116]	@ 0x74
 800d056:	ed93 7a00 	vldr	s14, [r3]
 800d05a:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800d05e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d062:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d064:	1d1a      	adds	r2, r3, #4
 800d066:	67ba      	str	r2, [r7, #120]	@ 0x78
 800d068:	ed93 7a00 	vldr	s14, [r3]
 800d06c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d070:	edc3 7a00 	vstr	s15, [r3]
 800d074:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d076:	3301      	adds	r3, #1
 800d078:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d07a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800d07c:	6a3b      	ldr	r3, [r7, #32]
 800d07e:	429a      	cmp	r2, r3
 800d080:	dbe6      	blt.n	800d050 <arm_mat_inverse_f32+0x59a>
           MAS_ROW_F32(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 800d082:	683b      	ldr	r3, [r7, #0]
 800d084:	685b      	ldr	r3, [r3, #4]
 800d086:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d088:	683b      	ldr	r3, [r7, #0]
 800d08a:	685b      	ldr	r3, [r3, #4]
 800d08c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d08e:	683b      	ldr	r3, [r7, #0]
 800d090:	885b      	ldrh	r3, [r3, #2]
 800d092:	61fb      	str	r3, [r7, #28]
 800d094:	69fb      	ldr	r3, [r7, #28]
 800d096:	61bb      	str	r3, [r7, #24]
 800d098:	69fb      	ldr	r3, [r7, #28]
 800d09a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800d09e:	fb02 f303 	mul.w	r3, r2, r3
 800d0a2:	009b      	lsls	r3, r3, #2
 800d0a4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d0a6:	4413      	add	r3, r2
 800d0a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d0aa:	69fb      	ldr	r3, [r7, #28]
 800d0ac:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d0ae:	fb02 f303 	mul.w	r3, r2, r3
 800d0b2:	009b      	lsls	r3, r3, #2
 800d0b4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d0b6:	4413      	add	r3, r2
 800d0b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d0ba:	2300      	movs	r3, #0
 800d0bc:	673b      	str	r3, [r7, #112]	@ 0x70
 800d0be:	e014      	b.n	800d0ea <arm_mat_inverse_f32+0x634>
 800d0c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d0c2:	1d1a      	adds	r2, r3, #4
 800d0c4:	66ba      	str	r2, [r7, #104]	@ 0x68
 800d0c6:	ed93 7a00 	vldr	s14, [r3]
 800d0ca:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800d0ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d0d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d0d4:	1d1a      	adds	r2, r3, #4
 800d0d6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d0d8:	ed93 7a00 	vldr	s14, [r3]
 800d0dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d0e0:	edc3 7a00 	vstr	s15, [r3]
 800d0e4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d0e6:	3301      	adds	r3, #1
 800d0e8:	673b      	str	r3, [r7, #112]	@ 0x70
 800d0ea:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d0ec:	69bb      	ldr	r3, [r7, #24]
 800d0ee:	429a      	cmp	r2, r3
 800d0f0:	dbe6      	blt.n	800d0c0 <arm_mat_inverse_f32+0x60a>
      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 800d0f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800d0f6:	3301      	adds	r3, #1
 800d0f8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800d0fc:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800d100:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d102:	429a      	cmp	r2, r3
 800d104:	f4ff af67 	bcc.w	800cfd6 <arm_mat_inverse_f32+0x520>
    for(column = 0U; column < numCols; column++)
 800d108:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800d10c:	3301      	adds	r3, #1
 800d10e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d112:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800d116:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d118:	429a      	cmp	r2, r3
 800d11a:	f4ff ad32 	bcc.w	800cb82 <arm_mat_inverse_f32+0xcc>
      }

    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800d11e:	2300      	movs	r3, #0
 800d120:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

    if ((flag != 1U) && (pivot == 0.0f))
 800d124:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800d128:	2b01      	cmp	r3, #1
 800d12a:	d033      	beq.n	800d194 <arm_mat_inverse_f32+0x6de>
 800d12c:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800d130:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d138:	d12c      	bne.n	800d194 <arm_mat_inverse_f32+0x6de>
    {
      pIn = pSrc->pData;
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	685b      	ldr	r3, [r3, #4]
 800d13e:	667b      	str	r3, [r7, #100]	@ 0x64
      for (i = 0; i < numRows * numCols; i++)
 800d140:	2300      	movs	r3, #0
 800d142:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800d146:	e010      	b.n	800d16a <arm_mat_inverse_f32+0x6b4>
      {
        if (pIn[i] != 0.0f)
 800d148:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d14c:	009b      	lsls	r3, r3, #2
 800d14e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d150:	4413      	add	r3, r2
 800d152:	edd3 7a00 	vldr	s15, [r3]
 800d156:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d15a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d15e:	d10d      	bne.n	800d17c <arm_mat_inverse_f32+0x6c6>
      for (i = 0; i < numRows * numCols; i++)
 800d160:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d164:	3301      	adds	r3, #1
 800d166:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800d16a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d16c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d16e:	fb02 f303 	mul.w	r3, r2, r3
 800d172:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 800d176:	429a      	cmp	r2, r3
 800d178:	d3e6      	bcc.n	800d148 <arm_mat_inverse_f32+0x692>
 800d17a:	e000      	b.n	800d17e <arm_mat_inverse_f32+0x6c8>
            break;
 800d17c:	bf00      	nop
      }

      if (i == numRows * numCols)
 800d17e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d180:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d182:	fb02 f303 	mul.w	r3, r2, r3
 800d186:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 800d18a:	429a      	cmp	r2, r3
 800d18c:	d102      	bne.n	800d194 <arm_mat_inverse_f32+0x6de>
        status = ARM_MATH_SINGULAR;
 800d18e:	23fb      	movs	r3, #251	@ 0xfb
 800d190:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
    }
  }

  /* Return to application */
  return (status);
 800d194:	f997 30c3 	ldrsb.w	r3, [r7, #195]	@ 0xc3
}
 800d198:	4618      	mov	r0, r3
 800d19a:	37ec      	adds	r7, #236	@ 0xec
 800d19c:	46bd      	mov	sp, r7
 800d19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a2:	4770      	bx	lr

0800d1a4 <arm_mat_mult_f32>:
 */
arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800d1a4:	b480      	push	{r7}
 800d1a6:	b093      	sub	sp, #76	@ 0x4c
 800d1a8:	af00      	add	r7, sp, #0
 800d1aa:	60f8      	str	r0, [r7, #12]
 800d1ac:	60b9      	str	r1, [r7, #8]
 800d1ae:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	685b      	ldr	r3, [r3, #4]
 800d1b4:	647b      	str	r3, [r7, #68]	@ 0x44
  float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
 800d1b6:	68bb      	ldr	r3, [r7, #8]
 800d1b8:	685b      	ldr	r3, [r3, #4]
 800d1ba:	643b      	str	r3, [r7, #64]	@ 0x40
  float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	685b      	ldr	r3, [r3, #4]
 800d1c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  float32_t *pInB = pSrcB->pData;                /* Input data matrix pointer B */
 800d1c2:	68bb      	ldr	r3, [r7, #8]
 800d1c4:	685b      	ldr	r3, [r3, #4]
 800d1c6:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	685b      	ldr	r3, [r3, #4]
 800d1cc:	61fb      	str	r3, [r7, #28]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	881b      	ldrh	r3, [r3, #0]
 800d1d2:	837b      	strh	r3, [r7, #26]
  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 800d1d4:	68bb      	ldr	r3, [r7, #8]
 800d1d6:	885b      	ldrh	r3, [r3, #2]
 800d1d8:	833b      	strh	r3, [r7, #24]
  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	885b      	ldrh	r3, [r3, #2]
 800d1de:	82fb      	strh	r3, [r7, #22]
  uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d1e4:	8b7b      	ldrh	r3, [r7, #26]
 800d1e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of row being processed */
      px = pOut + i;
 800d1e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1ea:	009b      	lsls	r3, r3, #2
 800d1ec:	69fa      	ldr	r2, [r7, #28]
 800d1ee:	4413      	add	r3, r2
 800d1f0:	63bb      	str	r3, [r7, #56]	@ 0x38

      /* For every row wise process, column loop counter is to be initiated */
      col = numColsB;
 800d1f2:	8b3b      	ldrh	r3, [r7, #24]
 800d1f4:	633b      	str	r3, [r7, #48]	@ 0x30

      /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
      pIn2 = pSrcB->pData;
 800d1f6:	68bb      	ldr	r3, [r7, #8]
 800d1f8:	685b      	ldr	r3, [r3, #4]
 800d1fa:	643b      	str	r3, [r7, #64]	@ 0x40

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 800d1fc:	f04f 0300 	mov.w	r3, #0
 800d200:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Initialize pointer pIn1 to point to starting address of column being processed */
        pIn1 = pInA;
 800d202:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d204:	647b      	str	r3, [r7, #68]	@ 0x44
        colCnt = numColsA % 0x4U;

#else

        /* Initialize cntCnt with number of columns */
        colCnt = numColsA;
 800d206:	8afb      	ldrh	r3, [r7, #22]
 800d208:	627b      	str	r3, [r7, #36]	@ 0x24

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

        while (colCnt > 0U)
 800d20a:	e017      	b.n	800d23c <arm_mat_mult_f32+0x98>
        {
          /* c(m,p) = a(m,1) * b(1,p) + a(m,2) * b(2,p) + .... + a(m,n) * b(n,p) */

          /* Perform the multiply-accumulates */
          sum += *pIn1++ * *pIn2;
 800d20c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d20e:	1d1a      	adds	r2, r3, #4
 800d210:	647a      	str	r2, [r7, #68]	@ 0x44
 800d212:	ed93 7a00 	vldr	s14, [r3]
 800d216:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d218:	edd3 7a00 	vldr	s15, [r3]
 800d21c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d220:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800d224:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d228:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
          pIn2 += numColsB;
 800d22c:	8b3b      	ldrh	r3, [r7, #24]
 800d22e:	009b      	lsls	r3, r3, #2
 800d230:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d232:	4413      	add	r3, r2
 800d234:	643b      	str	r3, [r7, #64]	@ 0x40

          /* Decrement loop counter */
          colCnt--;
 800d236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d238:	3b01      	subs	r3, #1
 800d23a:	627b      	str	r3, [r7, #36]	@ 0x24
        while (colCnt > 0U)
 800d23c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d1e4      	bne.n	800d20c <arm_mat_mult_f32+0x68>
        }

        /* Store result in destination buffer */
        *px++ = sum;
 800d242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d244:	1d1a      	adds	r2, r3, #4
 800d246:	63ba      	str	r2, [r7, #56]	@ 0x38
 800d248:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d24a:	601a      	str	r2, [r3, #0]

        /* Decrement column loop counter */
        col--;
 800d24c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d24e:	3b01      	subs	r3, #1
 800d250:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Update pointer pIn2 to point to starting address of next column */
        pIn2 = pInB + (numColsB - col);
 800d252:	8b3a      	ldrh	r2, [r7, #24]
 800d254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d256:	1ad3      	subs	r3, r2, r3
 800d258:	009b      	lsls	r3, r3, #2
 800d25a:	6a3a      	ldr	r2, [r7, #32]
 800d25c:	4413      	add	r3, r2
 800d25e:	643b      	str	r3, [r7, #64]	@ 0x40

      } while (col > 0U);
 800d260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d262:	2b00      	cmp	r3, #0
 800d264:	d1ca      	bne.n	800d1fc <arm_mat_mult_f32+0x58>

      /* Update pointer pInA to point to starting address of next row */
      i = i + numColsB;
 800d266:	8b3b      	ldrh	r3, [r7, #24]
 800d268:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d26a:	4413      	add	r3, r2
 800d26c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pInA = pInA + numColsA;
 800d26e:	8afb      	ldrh	r3, [r7, #22]
 800d270:	009b      	lsls	r3, r3, #2
 800d272:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d274:	4413      	add	r3, r2
 800d276:	63fb      	str	r3, [r7, #60]	@ 0x3c

      /* Decrement row loop counter */
      row--;
 800d278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d27a:	3b01      	subs	r3, #1
 800d27c:	62bb      	str	r3, [r7, #40]	@ 0x28

    } while (row > 0U);
 800d27e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d280:	2b00      	cmp	r3, #0
 800d282:	d1b1      	bne.n	800d1e8 <arm_mat_mult_f32+0x44>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800d284:	2300      	movs	r3, #0
 800d286:	757b      	strb	r3, [r7, #21]
  }

  /* Return to application */
  return (status);
 800d288:	f997 3015 	ldrsb.w	r3, [r7, #21]
}
 800d28c:	4618      	mov	r0, r3
 800d28e:	374c      	adds	r7, #76	@ 0x4c
 800d290:	46bd      	mov	sp, r7
 800d292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d296:	4770      	bx	lr

0800d298 <arm_mat_sub_f32>:
#else
arm_status arm_mat_sub_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800d298:	b480      	push	{r7}
 800d29a:	b08b      	sub	sp, #44	@ 0x2c
 800d29c:	af00      	add	r7, sp, #0
 800d29e:	60f8      	str	r0, [r7, #12]
 800d2a0:	60b9      	str	r1, [r7, #8]
 800d2a2:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	685b      	ldr	r3, [r3, #4]
 800d2a8:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 800d2aa:	68bb      	ldr	r3, [r7, #8]
 800d2ac:	685b      	ldr	r3, [r3, #4]
 800d2ae:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	685b      	ldr	r3, [r3, #4]
 800d2b4:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	881b      	ldrh	r3, [r3, #0]
 800d2ba:	461a      	mov	r2, r3
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	885b      	ldrh	r3, [r3, #2]
 800d2c0:	fb02 f303 	mul.w	r3, r2, r3
 800d2c4:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800d2c6:	697b      	ldr	r3, [r7, #20]
 800d2c8:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800d2ca:	e013      	b.n	800d2f4 <arm_mat_sub_f32+0x5c>
    {
      /* C(m,n) = A(m,n) - B(m,n) */

      /* Subtract and store result in destination buffer. */
      *pOut++ = (*pInA++) - (*pInB++);
 800d2cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2ce:	1d1a      	adds	r2, r3, #4
 800d2d0:	627a      	str	r2, [r7, #36]	@ 0x24
 800d2d2:	ed93 7a00 	vldr	s14, [r3]
 800d2d6:	6a3b      	ldr	r3, [r7, #32]
 800d2d8:	1d1a      	adds	r2, r3, #4
 800d2da:	623a      	str	r2, [r7, #32]
 800d2dc:	edd3 7a00 	vldr	s15, [r3]
 800d2e0:	69fb      	ldr	r3, [r7, #28]
 800d2e2:	1d1a      	adds	r2, r3, #4
 800d2e4:	61fa      	str	r2, [r7, #28]
 800d2e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d2ea:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800d2ee:	69bb      	ldr	r3, [r7, #24]
 800d2f0:	3b01      	subs	r3, #1
 800d2f2:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 800d2f4:	69bb      	ldr	r3, [r7, #24]
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d1e8      	bne.n	800d2cc <arm_mat_sub_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800d2fa:	2300      	movs	r3, #0
 800d2fc:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 800d2fe:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800d302:	4618      	mov	r0, r3
 800d304:	372c      	adds	r7, #44	@ 0x2c
 800d306:	46bd      	mov	sp, r7
 800d308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d30c:	4770      	bx	lr

0800d30e <arm_mat_trans_f32>:
}
#else
arm_status arm_mat_trans_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 800d30e:	b480      	push	{r7}
 800d310:	b08b      	sub	sp, #44	@ 0x2c
 800d312:	af00      	add	r7, sp, #0
 800d314:	6078      	str	r0, [r7, #4]
 800d316:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	685b      	ldr	r3, [r3, #4]
 800d31c:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800d31e:	683b      	ldr	r3, [r7, #0]
 800d320:	685b      	ldr	r3, [r3, #4]
 800d322:	613b      	str	r3, [r7, #16]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  uint16_t nRows = pSrc->numRows;                /* number of rows */
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	881b      	ldrh	r3, [r3, #0]
 800d328:	81fb      	strh	r3, [r7, #14]
  uint16_t nCols = pSrc->numCols;                /* number of columns */
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	885b      	ldrh	r3, [r3, #2]
 800d32e:	81bb      	strh	r3, [r7, #12]
  uint32_t col, row = nRows, i = 0U;             /* Loop counters */
 800d330:	89fb      	ldrh	r3, [r7, #14]
 800d332:	61bb      	str	r3, [r7, #24]
 800d334:	2300      	movs	r3, #0
 800d336:	617b      	str	r3, [r7, #20]
    /* Matrix transpose by exchanging the rows with columns */
    /* row loop */
    do
    {
      /* Pointer px is set to starting address of column being processed */
      px = pOut + i;
 800d338:	697b      	ldr	r3, [r7, #20]
 800d33a:	009b      	lsls	r3, r3, #2
 800d33c:	693a      	ldr	r2, [r7, #16]
 800d33e:	4413      	add	r3, r2
 800d340:	623b      	str	r3, [r7, #32]
      col = nCols % 0x4U;

#else

      /* Initialize col with number of samples */
      col = nCols;
 800d342:	89bb      	ldrh	r3, [r7, #12]
 800d344:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

      while (col > 0U)
 800d346:	e00d      	b.n	800d364 <arm_mat_trans_f32+0x56>
      {
        /* Read and store input element in destination */
        *px = *pIn++;
 800d348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d34a:	1d1a      	adds	r2, r3, #4
 800d34c:	627a      	str	r2, [r7, #36]	@ 0x24
 800d34e:	681a      	ldr	r2, [r3, #0]
 800d350:	6a3b      	ldr	r3, [r7, #32]
 800d352:	601a      	str	r2, [r3, #0]

        /* Update pointer px to point to next row of transposed matrix */
        px += nRows;
 800d354:	89fb      	ldrh	r3, [r7, #14]
 800d356:	009b      	lsls	r3, r3, #2
 800d358:	6a3a      	ldr	r2, [r7, #32]
 800d35a:	4413      	add	r3, r2
 800d35c:	623b      	str	r3, [r7, #32]

        /* Decrement column loop counter */
        col--;
 800d35e:	69fb      	ldr	r3, [r7, #28]
 800d360:	3b01      	subs	r3, #1
 800d362:	61fb      	str	r3, [r7, #28]
      while (col > 0U)
 800d364:	69fb      	ldr	r3, [r7, #28]
 800d366:	2b00      	cmp	r3, #0
 800d368:	d1ee      	bne.n	800d348 <arm_mat_trans_f32+0x3a>
      }

      i++;
 800d36a:	697b      	ldr	r3, [r7, #20]
 800d36c:	3301      	adds	r3, #1
 800d36e:	617b      	str	r3, [r7, #20]

      /* Decrement row loop counter */
      row--;
 800d370:	69bb      	ldr	r3, [r7, #24]
 800d372:	3b01      	subs	r3, #1
 800d374:	61bb      	str	r3, [r7, #24]

    } while (row > 0U);          /* row loop end */
 800d376:	69bb      	ldr	r3, [r7, #24]
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d1dd      	bne.n	800d338 <arm_mat_trans_f32+0x2a>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800d37c:	2300      	movs	r3, #0
 800d37e:	72fb      	strb	r3, [r7, #11]
  }

  /* Return to application */
  return (status);
 800d380:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800d384:	4618      	mov	r0, r3
 800d386:	372c      	adds	r7, #44	@ 0x2c
 800d388:	46bd      	mov	sp, r7
 800d38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d38e:	4770      	bx	lr

0800d390 <memset>:
 800d390:	4402      	add	r2, r0
 800d392:	4603      	mov	r3, r0
 800d394:	4293      	cmp	r3, r2
 800d396:	d100      	bne.n	800d39a <memset+0xa>
 800d398:	4770      	bx	lr
 800d39a:	f803 1b01 	strb.w	r1, [r3], #1
 800d39e:	e7f9      	b.n	800d394 <memset+0x4>

0800d3a0 <__errno>:
 800d3a0:	4b01      	ldr	r3, [pc, #4]	@ (800d3a8 <__errno+0x8>)
 800d3a2:	6818      	ldr	r0, [r3, #0]
 800d3a4:	4770      	bx	lr
 800d3a6:	bf00      	nop
 800d3a8:	2000020c 	.word	0x2000020c

0800d3ac <__libc_init_array>:
 800d3ac:	b570      	push	{r4, r5, r6, lr}
 800d3ae:	4d0d      	ldr	r5, [pc, #52]	@ (800d3e4 <__libc_init_array+0x38>)
 800d3b0:	4c0d      	ldr	r4, [pc, #52]	@ (800d3e8 <__libc_init_array+0x3c>)
 800d3b2:	1b64      	subs	r4, r4, r5
 800d3b4:	10a4      	asrs	r4, r4, #2
 800d3b6:	2600      	movs	r6, #0
 800d3b8:	42a6      	cmp	r6, r4
 800d3ba:	d109      	bne.n	800d3d0 <__libc_init_array+0x24>
 800d3bc:	4d0b      	ldr	r5, [pc, #44]	@ (800d3ec <__libc_init_array+0x40>)
 800d3be:	4c0c      	ldr	r4, [pc, #48]	@ (800d3f0 <__libc_init_array+0x44>)
 800d3c0:	f000 fdb2 	bl	800df28 <_init>
 800d3c4:	1b64      	subs	r4, r4, r5
 800d3c6:	10a4      	asrs	r4, r4, #2
 800d3c8:	2600      	movs	r6, #0
 800d3ca:	42a6      	cmp	r6, r4
 800d3cc:	d105      	bne.n	800d3da <__libc_init_array+0x2e>
 800d3ce:	bd70      	pop	{r4, r5, r6, pc}
 800d3d0:	f855 3b04 	ldr.w	r3, [r5], #4
 800d3d4:	4798      	blx	r3
 800d3d6:	3601      	adds	r6, #1
 800d3d8:	e7ee      	b.n	800d3b8 <__libc_init_array+0xc>
 800d3da:	f855 3b04 	ldr.w	r3, [r5], #4
 800d3de:	4798      	blx	r3
 800d3e0:	3601      	adds	r6, #1
 800d3e2:	e7f2      	b.n	800d3ca <__libc_init_array+0x1e>
 800d3e4:	0800f1b8 	.word	0x0800f1b8
 800d3e8:	0800f1b8 	.word	0x0800f1b8
 800d3ec:	0800f1b8 	.word	0x0800f1b8
 800d3f0:	0800f1bc 	.word	0x0800f1bc

0800d3f4 <memcpy>:
 800d3f4:	440a      	add	r2, r1
 800d3f6:	4291      	cmp	r1, r2
 800d3f8:	f100 33ff 	add.w	r3, r0, #4294967295
 800d3fc:	d100      	bne.n	800d400 <memcpy+0xc>
 800d3fe:	4770      	bx	lr
 800d400:	b510      	push	{r4, lr}
 800d402:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d406:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d40a:	4291      	cmp	r1, r2
 800d40c:	d1f9      	bne.n	800d402 <memcpy+0xe>
 800d40e:	bd10      	pop	{r4, pc}

0800d410 <sqrtf>:
 800d410:	b508      	push	{r3, lr}
 800d412:	ed2d 8b02 	vpush	{d8}
 800d416:	eeb0 8a40 	vmov.f32	s16, s0
 800d41a:	f000 f897 	bl	800d54c <__ieee754_sqrtf>
 800d41e:	eeb4 8a48 	vcmp.f32	s16, s16
 800d422:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d426:	d60c      	bvs.n	800d442 <sqrtf+0x32>
 800d428:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800d448 <sqrtf+0x38>
 800d42c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800d430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d434:	d505      	bpl.n	800d442 <sqrtf+0x32>
 800d436:	f7ff ffb3 	bl	800d3a0 <__errno>
 800d43a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800d43e:	2321      	movs	r3, #33	@ 0x21
 800d440:	6003      	str	r3, [r0, #0]
 800d442:	ecbd 8b02 	vpop	{d8}
 800d446:	bd08      	pop	{r3, pc}
 800d448:	00000000 	.word	0x00000000

0800d44c <sinf>:
 800d44c:	ee10 3a10 	vmov	r3, s0
 800d450:	b507      	push	{r0, r1, r2, lr}
 800d452:	4a1f      	ldr	r2, [pc, #124]	@ (800d4d0 <sinf+0x84>)
 800d454:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d458:	4293      	cmp	r3, r2
 800d45a:	d807      	bhi.n	800d46c <sinf+0x20>
 800d45c:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800d4d4 <sinf+0x88>
 800d460:	2000      	movs	r0, #0
 800d462:	b003      	add	sp, #12
 800d464:	f85d eb04 	ldr.w	lr, [sp], #4
 800d468:	f000 b8cc 	b.w	800d604 <__kernel_sinf>
 800d46c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800d470:	d304      	bcc.n	800d47c <sinf+0x30>
 800d472:	ee30 0a40 	vsub.f32	s0, s0, s0
 800d476:	b003      	add	sp, #12
 800d478:	f85d fb04 	ldr.w	pc, [sp], #4
 800d47c:	4668      	mov	r0, sp
 800d47e:	f000 f909 	bl	800d694 <__ieee754_rem_pio2f>
 800d482:	f000 0003 	and.w	r0, r0, #3
 800d486:	2801      	cmp	r0, #1
 800d488:	d00a      	beq.n	800d4a0 <sinf+0x54>
 800d48a:	2802      	cmp	r0, #2
 800d48c:	d00f      	beq.n	800d4ae <sinf+0x62>
 800d48e:	b9c0      	cbnz	r0, 800d4c2 <sinf+0x76>
 800d490:	eddd 0a01 	vldr	s1, [sp, #4]
 800d494:	ed9d 0a00 	vldr	s0, [sp]
 800d498:	2001      	movs	r0, #1
 800d49a:	f000 f8b3 	bl	800d604 <__kernel_sinf>
 800d49e:	e7ea      	b.n	800d476 <sinf+0x2a>
 800d4a0:	eddd 0a01 	vldr	s1, [sp, #4]
 800d4a4:	ed9d 0a00 	vldr	s0, [sp]
 800d4a8:	f000 f854 	bl	800d554 <__kernel_cosf>
 800d4ac:	e7e3      	b.n	800d476 <sinf+0x2a>
 800d4ae:	eddd 0a01 	vldr	s1, [sp, #4]
 800d4b2:	ed9d 0a00 	vldr	s0, [sp]
 800d4b6:	2001      	movs	r0, #1
 800d4b8:	f000 f8a4 	bl	800d604 <__kernel_sinf>
 800d4bc:	eeb1 0a40 	vneg.f32	s0, s0
 800d4c0:	e7d9      	b.n	800d476 <sinf+0x2a>
 800d4c2:	eddd 0a01 	vldr	s1, [sp, #4]
 800d4c6:	ed9d 0a00 	vldr	s0, [sp]
 800d4ca:	f000 f843 	bl	800d554 <__kernel_cosf>
 800d4ce:	e7f5      	b.n	800d4bc <sinf+0x70>
 800d4d0:	3f490fd8 	.word	0x3f490fd8
 800d4d4:	00000000 	.word	0x00000000

0800d4d8 <fmaxf>:
 800d4d8:	b508      	push	{r3, lr}
 800d4da:	ed2d 8b02 	vpush	{d8}
 800d4de:	eeb0 8a40 	vmov.f32	s16, s0
 800d4e2:	eef0 8a60 	vmov.f32	s17, s1
 800d4e6:	f000 f815 	bl	800d514 <__fpclassifyf>
 800d4ea:	b930      	cbnz	r0, 800d4fa <fmaxf+0x22>
 800d4ec:	eeb0 8a68 	vmov.f32	s16, s17
 800d4f0:	eeb0 0a48 	vmov.f32	s0, s16
 800d4f4:	ecbd 8b02 	vpop	{d8}
 800d4f8:	bd08      	pop	{r3, pc}
 800d4fa:	eeb0 0a68 	vmov.f32	s0, s17
 800d4fe:	f000 f809 	bl	800d514 <__fpclassifyf>
 800d502:	2800      	cmp	r0, #0
 800d504:	d0f4      	beq.n	800d4f0 <fmaxf+0x18>
 800d506:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800d50a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d50e:	dded      	ble.n	800d4ec <fmaxf+0x14>
 800d510:	e7ee      	b.n	800d4f0 <fmaxf+0x18>
	...

0800d514 <__fpclassifyf>:
 800d514:	ee10 3a10 	vmov	r3, s0
 800d518:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800d51c:	d00d      	beq.n	800d53a <__fpclassifyf+0x26>
 800d51e:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800d522:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800d526:	d30a      	bcc.n	800d53e <__fpclassifyf+0x2a>
 800d528:	4b07      	ldr	r3, [pc, #28]	@ (800d548 <__fpclassifyf+0x34>)
 800d52a:	1e42      	subs	r2, r0, #1
 800d52c:	429a      	cmp	r2, r3
 800d52e:	d908      	bls.n	800d542 <__fpclassifyf+0x2e>
 800d530:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800d534:	4258      	negs	r0, r3
 800d536:	4158      	adcs	r0, r3
 800d538:	4770      	bx	lr
 800d53a:	2002      	movs	r0, #2
 800d53c:	4770      	bx	lr
 800d53e:	2004      	movs	r0, #4
 800d540:	4770      	bx	lr
 800d542:	2003      	movs	r0, #3
 800d544:	4770      	bx	lr
 800d546:	bf00      	nop
 800d548:	007ffffe 	.word	0x007ffffe

0800d54c <__ieee754_sqrtf>:
 800d54c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800d550:	4770      	bx	lr
	...

0800d554 <__kernel_cosf>:
 800d554:	ee10 3a10 	vmov	r3, s0
 800d558:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d55c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800d560:	eef0 6a40 	vmov.f32	s13, s0
 800d564:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800d568:	d204      	bcs.n	800d574 <__kernel_cosf+0x20>
 800d56a:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800d56e:	ee17 2a90 	vmov	r2, s15
 800d572:	b342      	cbz	r2, 800d5c6 <__kernel_cosf+0x72>
 800d574:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800d578:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800d5e4 <__kernel_cosf+0x90>
 800d57c:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800d5e8 <__kernel_cosf+0x94>
 800d580:	4a1a      	ldr	r2, [pc, #104]	@ (800d5ec <__kernel_cosf+0x98>)
 800d582:	eea7 6a27 	vfma.f32	s12, s14, s15
 800d586:	4293      	cmp	r3, r2
 800d588:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800d5f0 <__kernel_cosf+0x9c>
 800d58c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d590:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800d5f4 <__kernel_cosf+0xa0>
 800d594:	eea7 6a87 	vfma.f32	s12, s15, s14
 800d598:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800d5f8 <__kernel_cosf+0xa4>
 800d59c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d5a0:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800d5fc <__kernel_cosf+0xa8>
 800d5a4:	eea7 6a87 	vfma.f32	s12, s15, s14
 800d5a8:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800d5ac:	ee26 6a07 	vmul.f32	s12, s12, s14
 800d5b0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d5b4:	eee7 0a06 	vfma.f32	s1, s14, s12
 800d5b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d5bc:	d804      	bhi.n	800d5c8 <__kernel_cosf+0x74>
 800d5be:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800d5c2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d5c6:	4770      	bx	lr
 800d5c8:	4a0d      	ldr	r2, [pc, #52]	@ (800d600 <__kernel_cosf+0xac>)
 800d5ca:	4293      	cmp	r3, r2
 800d5cc:	bf9a      	itte	ls
 800d5ce:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800d5d2:	ee07 3a10 	vmovls	s14, r3
 800d5d6:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800d5da:	ee30 0a47 	vsub.f32	s0, s0, s14
 800d5de:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d5e2:	e7ec      	b.n	800d5be <__kernel_cosf+0x6a>
 800d5e4:	ad47d74e 	.word	0xad47d74e
 800d5e8:	310f74f6 	.word	0x310f74f6
 800d5ec:	3e999999 	.word	0x3e999999
 800d5f0:	b493f27c 	.word	0xb493f27c
 800d5f4:	37d00d01 	.word	0x37d00d01
 800d5f8:	bab60b61 	.word	0xbab60b61
 800d5fc:	3d2aaaab 	.word	0x3d2aaaab
 800d600:	3f480000 	.word	0x3f480000

0800d604 <__kernel_sinf>:
 800d604:	ee10 3a10 	vmov	r3, s0
 800d608:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d60c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800d610:	d204      	bcs.n	800d61c <__kernel_sinf+0x18>
 800d612:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800d616:	ee17 3a90 	vmov	r3, s15
 800d61a:	b35b      	cbz	r3, 800d674 <__kernel_sinf+0x70>
 800d61c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800d620:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800d678 <__kernel_sinf+0x74>
 800d624:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800d67c <__kernel_sinf+0x78>
 800d628:	eea7 6a27 	vfma.f32	s12, s14, s15
 800d62c:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800d680 <__kernel_sinf+0x7c>
 800d630:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d634:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800d684 <__kernel_sinf+0x80>
 800d638:	eea7 6a87 	vfma.f32	s12, s15, s14
 800d63c:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800d688 <__kernel_sinf+0x84>
 800d640:	ee60 6a07 	vmul.f32	s13, s0, s14
 800d644:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d648:	b930      	cbnz	r0, 800d658 <__kernel_sinf+0x54>
 800d64a:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800d68c <__kernel_sinf+0x88>
 800d64e:	eea7 6a27 	vfma.f32	s12, s14, s15
 800d652:	eea6 0a26 	vfma.f32	s0, s12, s13
 800d656:	4770      	bx	lr
 800d658:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800d65c:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800d660:	eee0 7a86 	vfma.f32	s15, s1, s12
 800d664:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800d668:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800d690 <__kernel_sinf+0x8c>
 800d66c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800d670:	ee30 0a60 	vsub.f32	s0, s0, s1
 800d674:	4770      	bx	lr
 800d676:	bf00      	nop
 800d678:	2f2ec9d3 	.word	0x2f2ec9d3
 800d67c:	b2d72f34 	.word	0xb2d72f34
 800d680:	3638ef1b 	.word	0x3638ef1b
 800d684:	b9500d01 	.word	0xb9500d01
 800d688:	3c088889 	.word	0x3c088889
 800d68c:	be2aaaab 	.word	0xbe2aaaab
 800d690:	3e2aaaab 	.word	0x3e2aaaab

0800d694 <__ieee754_rem_pio2f>:
 800d694:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d696:	ee10 6a10 	vmov	r6, s0
 800d69a:	4b88      	ldr	r3, [pc, #544]	@ (800d8bc <__ieee754_rem_pio2f+0x228>)
 800d69c:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800d6a0:	429d      	cmp	r5, r3
 800d6a2:	b087      	sub	sp, #28
 800d6a4:	4604      	mov	r4, r0
 800d6a6:	d805      	bhi.n	800d6b4 <__ieee754_rem_pio2f+0x20>
 800d6a8:	2300      	movs	r3, #0
 800d6aa:	ed80 0a00 	vstr	s0, [r0]
 800d6ae:	6043      	str	r3, [r0, #4]
 800d6b0:	2000      	movs	r0, #0
 800d6b2:	e022      	b.n	800d6fa <__ieee754_rem_pio2f+0x66>
 800d6b4:	4b82      	ldr	r3, [pc, #520]	@ (800d8c0 <__ieee754_rem_pio2f+0x22c>)
 800d6b6:	429d      	cmp	r5, r3
 800d6b8:	d83a      	bhi.n	800d730 <__ieee754_rem_pio2f+0x9c>
 800d6ba:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800d6be:	2e00      	cmp	r6, #0
 800d6c0:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800d8c4 <__ieee754_rem_pio2f+0x230>
 800d6c4:	4a80      	ldr	r2, [pc, #512]	@ (800d8c8 <__ieee754_rem_pio2f+0x234>)
 800d6c6:	f023 030f 	bic.w	r3, r3, #15
 800d6ca:	dd18      	ble.n	800d6fe <__ieee754_rem_pio2f+0x6a>
 800d6cc:	4293      	cmp	r3, r2
 800d6ce:	ee70 7a47 	vsub.f32	s15, s0, s14
 800d6d2:	bf09      	itett	eq
 800d6d4:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800d8cc <__ieee754_rem_pio2f+0x238>
 800d6d8:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800d8d0 <__ieee754_rem_pio2f+0x23c>
 800d6dc:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800d8d4 <__ieee754_rem_pio2f+0x240>
 800d6e0:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800d6e4:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800d6e8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d6ec:	ed80 7a00 	vstr	s14, [r0]
 800d6f0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d6f4:	edc0 7a01 	vstr	s15, [r0, #4]
 800d6f8:	2001      	movs	r0, #1
 800d6fa:	b007      	add	sp, #28
 800d6fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d6fe:	4293      	cmp	r3, r2
 800d700:	ee70 7a07 	vadd.f32	s15, s0, s14
 800d704:	bf09      	itett	eq
 800d706:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800d8cc <__ieee754_rem_pio2f+0x238>
 800d70a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800d8d0 <__ieee754_rem_pio2f+0x23c>
 800d70e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800d8d4 <__ieee754_rem_pio2f+0x240>
 800d712:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800d716:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d71a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d71e:	ed80 7a00 	vstr	s14, [r0]
 800d722:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d726:	edc0 7a01 	vstr	s15, [r0, #4]
 800d72a:	f04f 30ff 	mov.w	r0, #4294967295
 800d72e:	e7e4      	b.n	800d6fa <__ieee754_rem_pio2f+0x66>
 800d730:	4b69      	ldr	r3, [pc, #420]	@ (800d8d8 <__ieee754_rem_pio2f+0x244>)
 800d732:	429d      	cmp	r5, r3
 800d734:	d873      	bhi.n	800d81e <__ieee754_rem_pio2f+0x18a>
 800d736:	f000 f8dd 	bl	800d8f4 <fabsf>
 800d73a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800d8dc <__ieee754_rem_pio2f+0x248>
 800d73e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d742:	eee0 7a07 	vfma.f32	s15, s0, s14
 800d746:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d74a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d74e:	ee17 0a90 	vmov	r0, s15
 800d752:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800d8c4 <__ieee754_rem_pio2f+0x230>
 800d756:	eea7 0a67 	vfms.f32	s0, s14, s15
 800d75a:	281f      	cmp	r0, #31
 800d75c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800d8d0 <__ieee754_rem_pio2f+0x23c>
 800d760:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d764:	eeb1 6a47 	vneg.f32	s12, s14
 800d768:	ee70 6a67 	vsub.f32	s13, s0, s15
 800d76c:	ee16 1a90 	vmov	r1, s13
 800d770:	dc09      	bgt.n	800d786 <__ieee754_rem_pio2f+0xf2>
 800d772:	4a5b      	ldr	r2, [pc, #364]	@ (800d8e0 <__ieee754_rem_pio2f+0x24c>)
 800d774:	1e47      	subs	r7, r0, #1
 800d776:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800d77a:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800d77e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800d782:	4293      	cmp	r3, r2
 800d784:	d107      	bne.n	800d796 <__ieee754_rem_pio2f+0x102>
 800d786:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800d78a:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800d78e:	2a08      	cmp	r2, #8
 800d790:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800d794:	dc14      	bgt.n	800d7c0 <__ieee754_rem_pio2f+0x12c>
 800d796:	6021      	str	r1, [r4, #0]
 800d798:	ed94 7a00 	vldr	s14, [r4]
 800d79c:	ee30 0a47 	vsub.f32	s0, s0, s14
 800d7a0:	2e00      	cmp	r6, #0
 800d7a2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d7a6:	ed84 0a01 	vstr	s0, [r4, #4]
 800d7aa:	daa6      	bge.n	800d6fa <__ieee754_rem_pio2f+0x66>
 800d7ac:	eeb1 7a47 	vneg.f32	s14, s14
 800d7b0:	eeb1 0a40 	vneg.f32	s0, s0
 800d7b4:	ed84 7a00 	vstr	s14, [r4]
 800d7b8:	ed84 0a01 	vstr	s0, [r4, #4]
 800d7bc:	4240      	negs	r0, r0
 800d7be:	e79c      	b.n	800d6fa <__ieee754_rem_pio2f+0x66>
 800d7c0:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800d8cc <__ieee754_rem_pio2f+0x238>
 800d7c4:	eef0 6a40 	vmov.f32	s13, s0
 800d7c8:	eee6 6a25 	vfma.f32	s13, s12, s11
 800d7cc:	ee70 7a66 	vsub.f32	s15, s0, s13
 800d7d0:	eee6 7a25 	vfma.f32	s15, s12, s11
 800d7d4:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800d8d4 <__ieee754_rem_pio2f+0x240>
 800d7d8:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800d7dc:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800d7e0:	ee15 2a90 	vmov	r2, s11
 800d7e4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800d7e8:	1a5b      	subs	r3, r3, r1
 800d7ea:	2b19      	cmp	r3, #25
 800d7ec:	dc04      	bgt.n	800d7f8 <__ieee754_rem_pio2f+0x164>
 800d7ee:	edc4 5a00 	vstr	s11, [r4]
 800d7f2:	eeb0 0a66 	vmov.f32	s0, s13
 800d7f6:	e7cf      	b.n	800d798 <__ieee754_rem_pio2f+0x104>
 800d7f8:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800d8e4 <__ieee754_rem_pio2f+0x250>
 800d7fc:	eeb0 0a66 	vmov.f32	s0, s13
 800d800:	eea6 0a25 	vfma.f32	s0, s12, s11
 800d804:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800d808:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800d8e8 <__ieee754_rem_pio2f+0x254>
 800d80c:	eee6 7a25 	vfma.f32	s15, s12, s11
 800d810:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800d814:	ee30 7a67 	vsub.f32	s14, s0, s15
 800d818:	ed84 7a00 	vstr	s14, [r4]
 800d81c:	e7bc      	b.n	800d798 <__ieee754_rem_pio2f+0x104>
 800d81e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800d822:	d306      	bcc.n	800d832 <__ieee754_rem_pio2f+0x19e>
 800d824:	ee70 7a40 	vsub.f32	s15, s0, s0
 800d828:	edc0 7a01 	vstr	s15, [r0, #4]
 800d82c:	edc0 7a00 	vstr	s15, [r0]
 800d830:	e73e      	b.n	800d6b0 <__ieee754_rem_pio2f+0x1c>
 800d832:	15ea      	asrs	r2, r5, #23
 800d834:	3a86      	subs	r2, #134	@ 0x86
 800d836:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800d83a:	ee07 3a90 	vmov	s15, r3
 800d83e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d842:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800d8ec <__ieee754_rem_pio2f+0x258>
 800d846:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d84a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d84e:	ed8d 7a03 	vstr	s14, [sp, #12]
 800d852:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d856:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d85a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d85e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d862:	ed8d 7a04 	vstr	s14, [sp, #16]
 800d866:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d86a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d86e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d872:	edcd 7a05 	vstr	s15, [sp, #20]
 800d876:	d11e      	bne.n	800d8b6 <__ieee754_rem_pio2f+0x222>
 800d878:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d87c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d880:	bf0c      	ite	eq
 800d882:	2301      	moveq	r3, #1
 800d884:	2302      	movne	r3, #2
 800d886:	491a      	ldr	r1, [pc, #104]	@ (800d8f0 <__ieee754_rem_pio2f+0x25c>)
 800d888:	9101      	str	r1, [sp, #4]
 800d88a:	2102      	movs	r1, #2
 800d88c:	9100      	str	r1, [sp, #0]
 800d88e:	a803      	add	r0, sp, #12
 800d890:	4621      	mov	r1, r4
 800d892:	f000 f89d 	bl	800d9d0 <__kernel_rem_pio2f>
 800d896:	2e00      	cmp	r6, #0
 800d898:	f6bf af2f 	bge.w	800d6fa <__ieee754_rem_pio2f+0x66>
 800d89c:	edd4 7a00 	vldr	s15, [r4]
 800d8a0:	eef1 7a67 	vneg.f32	s15, s15
 800d8a4:	edc4 7a00 	vstr	s15, [r4]
 800d8a8:	edd4 7a01 	vldr	s15, [r4, #4]
 800d8ac:	eef1 7a67 	vneg.f32	s15, s15
 800d8b0:	edc4 7a01 	vstr	s15, [r4, #4]
 800d8b4:	e782      	b.n	800d7bc <__ieee754_rem_pio2f+0x128>
 800d8b6:	2303      	movs	r3, #3
 800d8b8:	e7e5      	b.n	800d886 <__ieee754_rem_pio2f+0x1f2>
 800d8ba:	bf00      	nop
 800d8bc:	3f490fd8 	.word	0x3f490fd8
 800d8c0:	4016cbe3 	.word	0x4016cbe3
 800d8c4:	3fc90f80 	.word	0x3fc90f80
 800d8c8:	3fc90fd0 	.word	0x3fc90fd0
 800d8cc:	37354400 	.word	0x37354400
 800d8d0:	37354443 	.word	0x37354443
 800d8d4:	2e85a308 	.word	0x2e85a308
 800d8d8:	43490f80 	.word	0x43490f80
 800d8dc:	3f22f984 	.word	0x3f22f984
 800d8e0:	0800ede0 	.word	0x0800ede0
 800d8e4:	2e85a300 	.word	0x2e85a300
 800d8e8:	248d3132 	.word	0x248d3132
 800d8ec:	43800000 	.word	0x43800000
 800d8f0:	0800ee60 	.word	0x0800ee60

0800d8f4 <fabsf>:
 800d8f4:	ee10 3a10 	vmov	r3, s0
 800d8f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d8fc:	ee00 3a10 	vmov	s0, r3
 800d900:	4770      	bx	lr
	...

0800d904 <scalbnf>:
 800d904:	ee10 3a10 	vmov	r3, s0
 800d908:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800d90c:	d02b      	beq.n	800d966 <scalbnf+0x62>
 800d90e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800d912:	d302      	bcc.n	800d91a <scalbnf+0x16>
 800d914:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d918:	4770      	bx	lr
 800d91a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800d91e:	d123      	bne.n	800d968 <scalbnf+0x64>
 800d920:	4b24      	ldr	r3, [pc, #144]	@ (800d9b4 <scalbnf+0xb0>)
 800d922:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800d9b8 <scalbnf+0xb4>
 800d926:	4298      	cmp	r0, r3
 800d928:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d92c:	db17      	blt.n	800d95e <scalbnf+0x5a>
 800d92e:	ee10 3a10 	vmov	r3, s0
 800d932:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d936:	3a19      	subs	r2, #25
 800d938:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800d93c:	4288      	cmp	r0, r1
 800d93e:	dd15      	ble.n	800d96c <scalbnf+0x68>
 800d940:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800d9bc <scalbnf+0xb8>
 800d944:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800d9c0 <scalbnf+0xbc>
 800d948:	ee10 3a10 	vmov	r3, s0
 800d94c:	eeb0 7a67 	vmov.f32	s14, s15
 800d950:	2b00      	cmp	r3, #0
 800d952:	bfb8      	it	lt
 800d954:	eef0 7a66 	vmovlt.f32	s15, s13
 800d958:	ee27 0a87 	vmul.f32	s0, s15, s14
 800d95c:	4770      	bx	lr
 800d95e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800d9c4 <scalbnf+0xc0>
 800d962:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d966:	4770      	bx	lr
 800d968:	0dd2      	lsrs	r2, r2, #23
 800d96a:	e7e5      	b.n	800d938 <scalbnf+0x34>
 800d96c:	4410      	add	r0, r2
 800d96e:	28fe      	cmp	r0, #254	@ 0xfe
 800d970:	dce6      	bgt.n	800d940 <scalbnf+0x3c>
 800d972:	2800      	cmp	r0, #0
 800d974:	dd06      	ble.n	800d984 <scalbnf+0x80>
 800d976:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d97a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d97e:	ee00 3a10 	vmov	s0, r3
 800d982:	4770      	bx	lr
 800d984:	f110 0f16 	cmn.w	r0, #22
 800d988:	da09      	bge.n	800d99e <scalbnf+0x9a>
 800d98a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800d9c4 <scalbnf+0xc0>
 800d98e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800d9c8 <scalbnf+0xc4>
 800d992:	ee10 3a10 	vmov	r3, s0
 800d996:	eeb0 7a67 	vmov.f32	s14, s15
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	e7d9      	b.n	800d952 <scalbnf+0x4e>
 800d99e:	3019      	adds	r0, #25
 800d9a0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d9a4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d9a8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800d9cc <scalbnf+0xc8>
 800d9ac:	ee07 3a90 	vmov	s15, r3
 800d9b0:	e7d7      	b.n	800d962 <scalbnf+0x5e>
 800d9b2:	bf00      	nop
 800d9b4:	ffff3cb0 	.word	0xffff3cb0
 800d9b8:	4c000000 	.word	0x4c000000
 800d9bc:	7149f2ca 	.word	0x7149f2ca
 800d9c0:	f149f2ca 	.word	0xf149f2ca
 800d9c4:	0da24260 	.word	0x0da24260
 800d9c8:	8da24260 	.word	0x8da24260
 800d9cc:	33000000 	.word	0x33000000

0800d9d0 <__kernel_rem_pio2f>:
 800d9d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9d4:	ed2d 8b04 	vpush	{d8-d9}
 800d9d8:	b0d9      	sub	sp, #356	@ 0x164
 800d9da:	4690      	mov	r8, r2
 800d9dc:	9001      	str	r0, [sp, #4]
 800d9de:	4ab6      	ldr	r2, [pc, #728]	@ (800dcb8 <__kernel_rem_pio2f+0x2e8>)
 800d9e0:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800d9e2:	f118 0f04 	cmn.w	r8, #4
 800d9e6:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800d9ea:	460f      	mov	r7, r1
 800d9ec:	f103 3bff 	add.w	fp, r3, #4294967295
 800d9f0:	db26      	blt.n	800da40 <__kernel_rem_pio2f+0x70>
 800d9f2:	f1b8 0203 	subs.w	r2, r8, #3
 800d9f6:	bf48      	it	mi
 800d9f8:	f108 0204 	addmi.w	r2, r8, #4
 800d9fc:	10d2      	asrs	r2, r2, #3
 800d9fe:	1c55      	adds	r5, r2, #1
 800da00:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800da02:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800dcc8 <__kernel_rem_pio2f+0x2f8>
 800da06:	00e8      	lsls	r0, r5, #3
 800da08:	eba2 060b 	sub.w	r6, r2, fp
 800da0c:	9002      	str	r0, [sp, #8]
 800da0e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800da12:	eb0a 0c0b 	add.w	ip, sl, fp
 800da16:	ac1c      	add	r4, sp, #112	@ 0x70
 800da18:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800da1c:	2000      	movs	r0, #0
 800da1e:	4560      	cmp	r0, ip
 800da20:	dd10      	ble.n	800da44 <__kernel_rem_pio2f+0x74>
 800da22:	a91c      	add	r1, sp, #112	@ 0x70
 800da24:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800da28:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800da2c:	2600      	movs	r6, #0
 800da2e:	4556      	cmp	r6, sl
 800da30:	dc24      	bgt.n	800da7c <__kernel_rem_pio2f+0xac>
 800da32:	f8dd e004 	ldr.w	lr, [sp, #4]
 800da36:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800dcc8 <__kernel_rem_pio2f+0x2f8>
 800da3a:	4684      	mov	ip, r0
 800da3c:	2400      	movs	r4, #0
 800da3e:	e016      	b.n	800da6e <__kernel_rem_pio2f+0x9e>
 800da40:	2200      	movs	r2, #0
 800da42:	e7dc      	b.n	800d9fe <__kernel_rem_pio2f+0x2e>
 800da44:	42c6      	cmn	r6, r0
 800da46:	bf5d      	ittte	pl
 800da48:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800da4c:	ee07 1a90 	vmovpl	s15, r1
 800da50:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800da54:	eef0 7a47 	vmovmi.f32	s15, s14
 800da58:	ece4 7a01 	vstmia	r4!, {s15}
 800da5c:	3001      	adds	r0, #1
 800da5e:	e7de      	b.n	800da1e <__kernel_rem_pio2f+0x4e>
 800da60:	ecfe 6a01 	vldmia	lr!, {s13}
 800da64:	ed3c 7a01 	vldmdb	ip!, {s14}
 800da68:	eee6 7a87 	vfma.f32	s15, s13, s14
 800da6c:	3401      	adds	r4, #1
 800da6e:	455c      	cmp	r4, fp
 800da70:	ddf6      	ble.n	800da60 <__kernel_rem_pio2f+0x90>
 800da72:	ece9 7a01 	vstmia	r9!, {s15}
 800da76:	3601      	adds	r6, #1
 800da78:	3004      	adds	r0, #4
 800da7a:	e7d8      	b.n	800da2e <__kernel_rem_pio2f+0x5e>
 800da7c:	a908      	add	r1, sp, #32
 800da7e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800da82:	9104      	str	r1, [sp, #16]
 800da84:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800da86:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800dcc4 <__kernel_rem_pio2f+0x2f4>
 800da8a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800dcc0 <__kernel_rem_pio2f+0x2f0>
 800da8e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800da92:	9203      	str	r2, [sp, #12]
 800da94:	4654      	mov	r4, sl
 800da96:	00a2      	lsls	r2, r4, #2
 800da98:	9205      	str	r2, [sp, #20]
 800da9a:	aa58      	add	r2, sp, #352	@ 0x160
 800da9c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800daa0:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800daa4:	a944      	add	r1, sp, #272	@ 0x110
 800daa6:	aa08      	add	r2, sp, #32
 800daa8:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800daac:	4694      	mov	ip, r2
 800daae:	4626      	mov	r6, r4
 800dab0:	2e00      	cmp	r6, #0
 800dab2:	dc4c      	bgt.n	800db4e <__kernel_rem_pio2f+0x17e>
 800dab4:	4628      	mov	r0, r5
 800dab6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800daba:	f7ff ff23 	bl	800d904 <scalbnf>
 800dabe:	eeb0 8a40 	vmov.f32	s16, s0
 800dac2:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800dac6:	ee28 0a00 	vmul.f32	s0, s16, s0
 800daca:	f000 f9e9 	bl	800dea0 <floorf>
 800dace:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800dad2:	eea0 8a67 	vfms.f32	s16, s0, s15
 800dad6:	2d00      	cmp	r5, #0
 800dad8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dadc:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800dae0:	ee17 9a90 	vmov	r9, s15
 800dae4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dae8:	ee38 8a67 	vsub.f32	s16, s16, s15
 800daec:	dd41      	ble.n	800db72 <__kernel_rem_pio2f+0x1a2>
 800daee:	f104 3cff 	add.w	ip, r4, #4294967295
 800daf2:	a908      	add	r1, sp, #32
 800daf4:	f1c5 0e08 	rsb	lr, r5, #8
 800daf8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800dafc:	fa46 f00e 	asr.w	r0, r6, lr
 800db00:	4481      	add	r9, r0
 800db02:	fa00 f00e 	lsl.w	r0, r0, lr
 800db06:	1a36      	subs	r6, r6, r0
 800db08:	f1c5 0007 	rsb	r0, r5, #7
 800db0c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800db10:	4106      	asrs	r6, r0
 800db12:	2e00      	cmp	r6, #0
 800db14:	dd3c      	ble.n	800db90 <__kernel_rem_pio2f+0x1c0>
 800db16:	f04f 0e00 	mov.w	lr, #0
 800db1a:	f109 0901 	add.w	r9, r9, #1
 800db1e:	4670      	mov	r0, lr
 800db20:	4574      	cmp	r4, lr
 800db22:	dc68      	bgt.n	800dbf6 <__kernel_rem_pio2f+0x226>
 800db24:	2d00      	cmp	r5, #0
 800db26:	dd03      	ble.n	800db30 <__kernel_rem_pio2f+0x160>
 800db28:	2d01      	cmp	r5, #1
 800db2a:	d074      	beq.n	800dc16 <__kernel_rem_pio2f+0x246>
 800db2c:	2d02      	cmp	r5, #2
 800db2e:	d07d      	beq.n	800dc2c <__kernel_rem_pio2f+0x25c>
 800db30:	2e02      	cmp	r6, #2
 800db32:	d12d      	bne.n	800db90 <__kernel_rem_pio2f+0x1c0>
 800db34:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800db38:	ee30 8a48 	vsub.f32	s16, s0, s16
 800db3c:	b340      	cbz	r0, 800db90 <__kernel_rem_pio2f+0x1c0>
 800db3e:	4628      	mov	r0, r5
 800db40:	9306      	str	r3, [sp, #24]
 800db42:	f7ff fedf 	bl	800d904 <scalbnf>
 800db46:	9b06      	ldr	r3, [sp, #24]
 800db48:	ee38 8a40 	vsub.f32	s16, s16, s0
 800db4c:	e020      	b.n	800db90 <__kernel_rem_pio2f+0x1c0>
 800db4e:	ee60 7a28 	vmul.f32	s15, s0, s17
 800db52:	3e01      	subs	r6, #1
 800db54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800db58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800db5c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800db60:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800db64:	ecac 0a01 	vstmia	ip!, {s0}
 800db68:	ed30 0a01 	vldmdb	r0!, {s0}
 800db6c:	ee37 0a80 	vadd.f32	s0, s15, s0
 800db70:	e79e      	b.n	800dab0 <__kernel_rem_pio2f+0xe0>
 800db72:	d105      	bne.n	800db80 <__kernel_rem_pio2f+0x1b0>
 800db74:	1e60      	subs	r0, r4, #1
 800db76:	a908      	add	r1, sp, #32
 800db78:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800db7c:	11f6      	asrs	r6, r6, #7
 800db7e:	e7c8      	b.n	800db12 <__kernel_rem_pio2f+0x142>
 800db80:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800db84:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800db88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db8c:	da31      	bge.n	800dbf2 <__kernel_rem_pio2f+0x222>
 800db8e:	2600      	movs	r6, #0
 800db90:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800db94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db98:	f040 8098 	bne.w	800dccc <__kernel_rem_pio2f+0x2fc>
 800db9c:	1e60      	subs	r0, r4, #1
 800db9e:	2200      	movs	r2, #0
 800dba0:	4550      	cmp	r0, sl
 800dba2:	da4b      	bge.n	800dc3c <__kernel_rem_pio2f+0x26c>
 800dba4:	2a00      	cmp	r2, #0
 800dba6:	d065      	beq.n	800dc74 <__kernel_rem_pio2f+0x2a4>
 800dba8:	3c01      	subs	r4, #1
 800dbaa:	ab08      	add	r3, sp, #32
 800dbac:	3d08      	subs	r5, #8
 800dbae:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d0f8      	beq.n	800dba8 <__kernel_rem_pio2f+0x1d8>
 800dbb6:	4628      	mov	r0, r5
 800dbb8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800dbbc:	f7ff fea2 	bl	800d904 <scalbnf>
 800dbc0:	1c63      	adds	r3, r4, #1
 800dbc2:	aa44      	add	r2, sp, #272	@ 0x110
 800dbc4:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800dcc4 <__kernel_rem_pio2f+0x2f4>
 800dbc8:	0099      	lsls	r1, r3, #2
 800dbca:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800dbce:	4623      	mov	r3, r4
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	f280 80a9 	bge.w	800dd28 <__kernel_rem_pio2f+0x358>
 800dbd6:	4623      	mov	r3, r4
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	f2c0 80c7 	blt.w	800dd6c <__kernel_rem_pio2f+0x39c>
 800dbde:	aa44      	add	r2, sp, #272	@ 0x110
 800dbe0:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800dbe4:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800dcbc <__kernel_rem_pio2f+0x2ec>
 800dbe8:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800dcc8 <__kernel_rem_pio2f+0x2f8>
 800dbec:	2000      	movs	r0, #0
 800dbee:	1ae2      	subs	r2, r4, r3
 800dbf0:	e0b1      	b.n	800dd56 <__kernel_rem_pio2f+0x386>
 800dbf2:	2602      	movs	r6, #2
 800dbf4:	e78f      	b.n	800db16 <__kernel_rem_pio2f+0x146>
 800dbf6:	f852 1b04 	ldr.w	r1, [r2], #4
 800dbfa:	b948      	cbnz	r0, 800dc10 <__kernel_rem_pio2f+0x240>
 800dbfc:	b121      	cbz	r1, 800dc08 <__kernel_rem_pio2f+0x238>
 800dbfe:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800dc02:	f842 1c04 	str.w	r1, [r2, #-4]
 800dc06:	2101      	movs	r1, #1
 800dc08:	f10e 0e01 	add.w	lr, lr, #1
 800dc0c:	4608      	mov	r0, r1
 800dc0e:	e787      	b.n	800db20 <__kernel_rem_pio2f+0x150>
 800dc10:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800dc14:	e7f5      	b.n	800dc02 <__kernel_rem_pio2f+0x232>
 800dc16:	f104 3cff 	add.w	ip, r4, #4294967295
 800dc1a:	aa08      	add	r2, sp, #32
 800dc1c:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800dc20:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800dc24:	a908      	add	r1, sp, #32
 800dc26:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800dc2a:	e781      	b.n	800db30 <__kernel_rem_pio2f+0x160>
 800dc2c:	f104 3cff 	add.w	ip, r4, #4294967295
 800dc30:	aa08      	add	r2, sp, #32
 800dc32:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800dc36:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800dc3a:	e7f3      	b.n	800dc24 <__kernel_rem_pio2f+0x254>
 800dc3c:	a908      	add	r1, sp, #32
 800dc3e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800dc42:	3801      	subs	r0, #1
 800dc44:	430a      	orrs	r2, r1
 800dc46:	e7ab      	b.n	800dba0 <__kernel_rem_pio2f+0x1d0>
 800dc48:	3201      	adds	r2, #1
 800dc4a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800dc4e:	2e00      	cmp	r6, #0
 800dc50:	d0fa      	beq.n	800dc48 <__kernel_rem_pio2f+0x278>
 800dc52:	9905      	ldr	r1, [sp, #20]
 800dc54:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800dc58:	eb0d 0001 	add.w	r0, sp, r1
 800dc5c:	18e6      	adds	r6, r4, r3
 800dc5e:	a91c      	add	r1, sp, #112	@ 0x70
 800dc60:	f104 0c01 	add.w	ip, r4, #1
 800dc64:	384c      	subs	r0, #76	@ 0x4c
 800dc66:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800dc6a:	4422      	add	r2, r4
 800dc6c:	4562      	cmp	r2, ip
 800dc6e:	da04      	bge.n	800dc7a <__kernel_rem_pio2f+0x2aa>
 800dc70:	4614      	mov	r4, r2
 800dc72:	e710      	b.n	800da96 <__kernel_rem_pio2f+0xc6>
 800dc74:	9804      	ldr	r0, [sp, #16]
 800dc76:	2201      	movs	r2, #1
 800dc78:	e7e7      	b.n	800dc4a <__kernel_rem_pio2f+0x27a>
 800dc7a:	9903      	ldr	r1, [sp, #12]
 800dc7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 800dc80:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800dc84:	9105      	str	r1, [sp, #20]
 800dc86:	ee07 1a90 	vmov	s15, r1
 800dc8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dc8e:	2400      	movs	r4, #0
 800dc90:	ece6 7a01 	vstmia	r6!, {s15}
 800dc94:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800dcc8 <__kernel_rem_pio2f+0x2f8>
 800dc98:	46b1      	mov	r9, r6
 800dc9a:	455c      	cmp	r4, fp
 800dc9c:	dd04      	ble.n	800dca8 <__kernel_rem_pio2f+0x2d8>
 800dc9e:	ece0 7a01 	vstmia	r0!, {s15}
 800dca2:	f10c 0c01 	add.w	ip, ip, #1
 800dca6:	e7e1      	b.n	800dc6c <__kernel_rem_pio2f+0x29c>
 800dca8:	ecfe 6a01 	vldmia	lr!, {s13}
 800dcac:	ed39 7a01 	vldmdb	r9!, {s14}
 800dcb0:	3401      	adds	r4, #1
 800dcb2:	eee6 7a87 	vfma.f32	s15, s13, s14
 800dcb6:	e7f0      	b.n	800dc9a <__kernel_rem_pio2f+0x2ca>
 800dcb8:	0800f1a4 	.word	0x0800f1a4
 800dcbc:	0800f178 	.word	0x0800f178
 800dcc0:	43800000 	.word	0x43800000
 800dcc4:	3b800000 	.word	0x3b800000
 800dcc8:	00000000 	.word	0x00000000
 800dccc:	9b02      	ldr	r3, [sp, #8]
 800dcce:	eeb0 0a48 	vmov.f32	s0, s16
 800dcd2:	eba3 0008 	sub.w	r0, r3, r8
 800dcd6:	f7ff fe15 	bl	800d904 <scalbnf>
 800dcda:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800dcc0 <__kernel_rem_pio2f+0x2f0>
 800dcde:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800dce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dce6:	db19      	blt.n	800dd1c <__kernel_rem_pio2f+0x34c>
 800dce8:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800dcc4 <__kernel_rem_pio2f+0x2f4>
 800dcec:	ee60 7a27 	vmul.f32	s15, s0, s15
 800dcf0:	aa08      	add	r2, sp, #32
 800dcf2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800dcf6:	3508      	adds	r5, #8
 800dcf8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dcfc:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800dd00:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800dd04:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800dd08:	ee10 3a10 	vmov	r3, s0
 800dd0c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800dd10:	ee17 3a90 	vmov	r3, s15
 800dd14:	3401      	adds	r4, #1
 800dd16:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800dd1a:	e74c      	b.n	800dbb6 <__kernel_rem_pio2f+0x1e6>
 800dd1c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800dd20:	aa08      	add	r2, sp, #32
 800dd22:	ee10 3a10 	vmov	r3, s0
 800dd26:	e7f6      	b.n	800dd16 <__kernel_rem_pio2f+0x346>
 800dd28:	a808      	add	r0, sp, #32
 800dd2a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800dd2e:	9001      	str	r0, [sp, #4]
 800dd30:	ee07 0a90 	vmov	s15, r0
 800dd34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dd38:	3b01      	subs	r3, #1
 800dd3a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800dd3e:	ee20 0a07 	vmul.f32	s0, s0, s14
 800dd42:	ed62 7a01 	vstmdb	r2!, {s15}
 800dd46:	e743      	b.n	800dbd0 <__kernel_rem_pio2f+0x200>
 800dd48:	ecfc 6a01 	vldmia	ip!, {s13}
 800dd4c:	ecb5 7a01 	vldmia	r5!, {s14}
 800dd50:	eee6 7a87 	vfma.f32	s15, s13, s14
 800dd54:	3001      	adds	r0, #1
 800dd56:	4550      	cmp	r0, sl
 800dd58:	dc01      	bgt.n	800dd5e <__kernel_rem_pio2f+0x38e>
 800dd5a:	4290      	cmp	r0, r2
 800dd5c:	ddf4      	ble.n	800dd48 <__kernel_rem_pio2f+0x378>
 800dd5e:	a858      	add	r0, sp, #352	@ 0x160
 800dd60:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800dd64:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800dd68:	3b01      	subs	r3, #1
 800dd6a:	e735      	b.n	800dbd8 <__kernel_rem_pio2f+0x208>
 800dd6c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800dd6e:	2b02      	cmp	r3, #2
 800dd70:	dc09      	bgt.n	800dd86 <__kernel_rem_pio2f+0x3b6>
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	dc27      	bgt.n	800ddc6 <__kernel_rem_pio2f+0x3f6>
 800dd76:	d040      	beq.n	800ddfa <__kernel_rem_pio2f+0x42a>
 800dd78:	f009 0007 	and.w	r0, r9, #7
 800dd7c:	b059      	add	sp, #356	@ 0x164
 800dd7e:	ecbd 8b04 	vpop	{d8-d9}
 800dd82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd86:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800dd88:	2b03      	cmp	r3, #3
 800dd8a:	d1f5      	bne.n	800dd78 <__kernel_rem_pio2f+0x3a8>
 800dd8c:	aa30      	add	r2, sp, #192	@ 0xc0
 800dd8e:	1f0b      	subs	r3, r1, #4
 800dd90:	4413      	add	r3, r2
 800dd92:	461a      	mov	r2, r3
 800dd94:	4620      	mov	r0, r4
 800dd96:	2800      	cmp	r0, #0
 800dd98:	dc50      	bgt.n	800de3c <__kernel_rem_pio2f+0x46c>
 800dd9a:	4622      	mov	r2, r4
 800dd9c:	2a01      	cmp	r2, #1
 800dd9e:	dc5d      	bgt.n	800de5c <__kernel_rem_pio2f+0x48c>
 800dda0:	ab30      	add	r3, sp, #192	@ 0xc0
 800dda2:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800dcc8 <__kernel_rem_pio2f+0x2f8>
 800dda6:	440b      	add	r3, r1
 800dda8:	2c01      	cmp	r4, #1
 800ddaa:	dc67      	bgt.n	800de7c <__kernel_rem_pio2f+0x4ac>
 800ddac:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800ddb0:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800ddb4:	2e00      	cmp	r6, #0
 800ddb6:	d167      	bne.n	800de88 <__kernel_rem_pio2f+0x4b8>
 800ddb8:	edc7 6a00 	vstr	s13, [r7]
 800ddbc:	ed87 7a01 	vstr	s14, [r7, #4]
 800ddc0:	edc7 7a02 	vstr	s15, [r7, #8]
 800ddc4:	e7d8      	b.n	800dd78 <__kernel_rem_pio2f+0x3a8>
 800ddc6:	ab30      	add	r3, sp, #192	@ 0xc0
 800ddc8:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800dcc8 <__kernel_rem_pio2f+0x2f8>
 800ddcc:	440b      	add	r3, r1
 800ddce:	4622      	mov	r2, r4
 800ddd0:	2a00      	cmp	r2, #0
 800ddd2:	da24      	bge.n	800de1e <__kernel_rem_pio2f+0x44e>
 800ddd4:	b34e      	cbz	r6, 800de2a <__kernel_rem_pio2f+0x45a>
 800ddd6:	eef1 7a47 	vneg.f32	s15, s14
 800ddda:	edc7 7a00 	vstr	s15, [r7]
 800ddde:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800dde2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dde6:	aa31      	add	r2, sp, #196	@ 0xc4
 800dde8:	2301      	movs	r3, #1
 800ddea:	429c      	cmp	r4, r3
 800ddec:	da20      	bge.n	800de30 <__kernel_rem_pio2f+0x460>
 800ddee:	b10e      	cbz	r6, 800ddf4 <__kernel_rem_pio2f+0x424>
 800ddf0:	eef1 7a67 	vneg.f32	s15, s15
 800ddf4:	edc7 7a01 	vstr	s15, [r7, #4]
 800ddf8:	e7be      	b.n	800dd78 <__kernel_rem_pio2f+0x3a8>
 800ddfa:	ab30      	add	r3, sp, #192	@ 0xc0
 800ddfc:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800dcc8 <__kernel_rem_pio2f+0x2f8>
 800de00:	440b      	add	r3, r1
 800de02:	2c00      	cmp	r4, #0
 800de04:	da05      	bge.n	800de12 <__kernel_rem_pio2f+0x442>
 800de06:	b10e      	cbz	r6, 800de0c <__kernel_rem_pio2f+0x43c>
 800de08:	eef1 7a67 	vneg.f32	s15, s15
 800de0c:	edc7 7a00 	vstr	s15, [r7]
 800de10:	e7b2      	b.n	800dd78 <__kernel_rem_pio2f+0x3a8>
 800de12:	ed33 7a01 	vldmdb	r3!, {s14}
 800de16:	3c01      	subs	r4, #1
 800de18:	ee77 7a87 	vadd.f32	s15, s15, s14
 800de1c:	e7f1      	b.n	800de02 <__kernel_rem_pio2f+0x432>
 800de1e:	ed73 7a01 	vldmdb	r3!, {s15}
 800de22:	3a01      	subs	r2, #1
 800de24:	ee37 7a27 	vadd.f32	s14, s14, s15
 800de28:	e7d2      	b.n	800ddd0 <__kernel_rem_pio2f+0x400>
 800de2a:	eef0 7a47 	vmov.f32	s15, s14
 800de2e:	e7d4      	b.n	800ddda <__kernel_rem_pio2f+0x40a>
 800de30:	ecb2 7a01 	vldmia	r2!, {s14}
 800de34:	3301      	adds	r3, #1
 800de36:	ee77 7a87 	vadd.f32	s15, s15, s14
 800de3a:	e7d6      	b.n	800ddea <__kernel_rem_pio2f+0x41a>
 800de3c:	ed72 7a01 	vldmdb	r2!, {s15}
 800de40:	edd2 6a01 	vldr	s13, [r2, #4]
 800de44:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800de48:	3801      	subs	r0, #1
 800de4a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800de4e:	ed82 7a00 	vstr	s14, [r2]
 800de52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800de56:	edc2 7a01 	vstr	s15, [r2, #4]
 800de5a:	e79c      	b.n	800dd96 <__kernel_rem_pio2f+0x3c6>
 800de5c:	ed73 7a01 	vldmdb	r3!, {s15}
 800de60:	edd3 6a01 	vldr	s13, [r3, #4]
 800de64:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800de68:	3a01      	subs	r2, #1
 800de6a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800de6e:	ed83 7a00 	vstr	s14, [r3]
 800de72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800de76:	edc3 7a01 	vstr	s15, [r3, #4]
 800de7a:	e78f      	b.n	800dd9c <__kernel_rem_pio2f+0x3cc>
 800de7c:	ed33 7a01 	vldmdb	r3!, {s14}
 800de80:	3c01      	subs	r4, #1
 800de82:	ee77 7a87 	vadd.f32	s15, s15, s14
 800de86:	e78f      	b.n	800dda8 <__kernel_rem_pio2f+0x3d8>
 800de88:	eef1 6a66 	vneg.f32	s13, s13
 800de8c:	eeb1 7a47 	vneg.f32	s14, s14
 800de90:	edc7 6a00 	vstr	s13, [r7]
 800de94:	ed87 7a01 	vstr	s14, [r7, #4]
 800de98:	eef1 7a67 	vneg.f32	s15, s15
 800de9c:	e790      	b.n	800ddc0 <__kernel_rem_pio2f+0x3f0>
 800de9e:	bf00      	nop

0800dea0 <floorf>:
 800dea0:	ee10 3a10 	vmov	r3, s0
 800dea4:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800dea8:	3a7f      	subs	r2, #127	@ 0x7f
 800deaa:	2a16      	cmp	r2, #22
 800deac:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800deb0:	dc2b      	bgt.n	800df0a <floorf+0x6a>
 800deb2:	2a00      	cmp	r2, #0
 800deb4:	da12      	bge.n	800dedc <floorf+0x3c>
 800deb6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800df1c <floorf+0x7c>
 800deba:	ee30 0a27 	vadd.f32	s0, s0, s15
 800debe:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800dec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dec6:	dd06      	ble.n	800ded6 <floorf+0x36>
 800dec8:	2b00      	cmp	r3, #0
 800deca:	da24      	bge.n	800df16 <floorf+0x76>
 800decc:	2900      	cmp	r1, #0
 800dece:	4b14      	ldr	r3, [pc, #80]	@ (800df20 <floorf+0x80>)
 800ded0:	bf08      	it	eq
 800ded2:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800ded6:	ee00 3a10 	vmov	s0, r3
 800deda:	4770      	bx	lr
 800dedc:	4911      	ldr	r1, [pc, #68]	@ (800df24 <floorf+0x84>)
 800dede:	4111      	asrs	r1, r2
 800dee0:	420b      	tst	r3, r1
 800dee2:	d0fa      	beq.n	800deda <floorf+0x3a>
 800dee4:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800df1c <floorf+0x7c>
 800dee8:	ee30 0a27 	vadd.f32	s0, s0, s15
 800deec:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800def0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800def4:	ddef      	ble.n	800ded6 <floorf+0x36>
 800def6:	2b00      	cmp	r3, #0
 800def8:	bfbe      	ittt	lt
 800defa:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800defe:	fa40 f202 	asrlt.w	r2, r0, r2
 800df02:	189b      	addlt	r3, r3, r2
 800df04:	ea23 0301 	bic.w	r3, r3, r1
 800df08:	e7e5      	b.n	800ded6 <floorf+0x36>
 800df0a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800df0e:	d3e4      	bcc.n	800deda <floorf+0x3a>
 800df10:	ee30 0a00 	vadd.f32	s0, s0, s0
 800df14:	4770      	bx	lr
 800df16:	2300      	movs	r3, #0
 800df18:	e7dd      	b.n	800ded6 <floorf+0x36>
 800df1a:	bf00      	nop
 800df1c:	7149f2ca 	.word	0x7149f2ca
 800df20:	bf800000 	.word	0xbf800000
 800df24:	007fffff 	.word	0x007fffff

0800df28 <_init>:
 800df28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df2a:	bf00      	nop
 800df2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df2e:	bc08      	pop	{r3}
 800df30:	469e      	mov	lr, r3
 800df32:	4770      	bx	lr

0800df34 <_fini>:
 800df34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df36:	bf00      	nop
 800df38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df3a:	bc08      	pop	{r3}
 800df3c:	469e      	mov	lr, r3
 800df3e:	4770      	bx	lr
