Classic Timing Analyzer report for 5_Detect
Sat Jul 22 20:11:43 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                               ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                  ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+--------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.214 ns                                       ; bit_in                ; FSM_Moore:U1|current_state.D1  ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 22.759 ns                                      ; counter:U2|counter[4] ; SEG2[1]                        ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.206 ns                                       ; bit_in                ; FSM_Moore:U1|current_state.D10 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[0] ; counter:U2|counter[7]          ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                       ;                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+--------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                            ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[0]           ; counter:U2|counter[7]           ; clk        ; clk      ; None                        ; None                      ; 1.748 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[0]           ; counter:U2|counter[6]           ; clk        ; clk      ; None                        ; None                      ; 1.677 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[0]           ; counter:U2|counter[5]           ; clk        ; clk      ; None                        ; None                      ; 1.606 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[1]           ; counter:U2|counter[7]           ; clk        ; clk      ; None                        ; None                      ; 1.554 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[0]           ; counter:U2|counter[4]           ; clk        ; clk      ; None                        ; None                      ; 1.535 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[4]           ; counter:U2|counter[7]           ; clk        ; clk      ; None                        ; None                      ; 1.518 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[1]           ; counter:U2|counter[6]           ; clk        ; clk      ; None                        ; None                      ; 1.483 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[2]           ; counter:U2|counter[7]           ; clk        ; clk      ; None                        ; None                      ; 1.478 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[0]           ; counter:U2|counter[3]           ; clk        ; clk      ; None                        ; None                      ; 1.464 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[4]           ; counter:U2|counter[6]           ; clk        ; clk      ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[3]           ; counter:U2|counter[7]           ; clk        ; clk      ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[1]           ; counter:U2|counter[5]           ; clk        ; clk      ; None                        ; None                      ; 1.412 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[2]           ; counter:U2|counter[6]           ; clk        ; clk      ; None                        ; None                      ; 1.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[0]           ; counter:U2|counter[2]           ; clk        ; clk      ; None                        ; None                      ; 1.393 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[4]           ; counter:U2|counter[5]           ; clk        ; clk      ; None                        ; None                      ; 1.376 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[3]           ; counter:U2|counter[6]           ; clk        ; clk      ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[1]           ; counter:U2|counter[4]           ; clk        ; clk      ; None                        ; None                      ; 1.341 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[2]           ; counter:U2|counter[5]           ; clk        ; clk      ; None                        ; None                      ; 1.336 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[5]           ; counter:U2|counter[7]           ; clk        ; clk      ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[3]           ; counter:U2|counter[5]           ; clk        ; clk      ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[1]           ; counter:U2|counter[3]           ; clk        ; clk      ; None                        ; None                      ; 1.270 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[2]           ; counter:U2|counter[4]           ; clk        ; clk      ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[6]           ; counter:U2|counter[7]           ; clk        ; clk      ; None                        ; None                      ; 1.247 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[5]           ; counter:U2|counter[6]           ; clk        ; clk      ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[3]           ; counter:U2|counter[4]           ; clk        ; clk      ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[1]           ; counter:U2|counter[2]           ; clk        ; clk      ; None                        ; None                      ; 1.199 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[2]           ; counter:U2|counter[3]           ; clk        ; clk      ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[0]           ; counter:U2|counter[1]           ; clk        ; clk      ; None                        ; None                      ; 1.006 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[4]           ; counter:U2|counter[4]           ; clk        ; clk      ; None                        ; None                      ; 0.993 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FSM_Moore:U1|current_state.D101 ; counter:U2|counter[7]           ; clk        ; clk      ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FSM_Moore:U1|current_state.D101 ; counter:U2|counter[6]           ; clk        ; clk      ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FSM_Moore:U1|current_state.D101 ; counter:U2|counter[5]           ; clk        ; clk      ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FSM_Moore:U1|current_state.D101 ; counter:U2|counter[4]           ; clk        ; clk      ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FSM_Moore:U1|current_state.D101 ; counter:U2|counter[3]           ; clk        ; clk      ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FSM_Moore:U1|current_state.D101 ; counter:U2|counter[2]           ; clk        ; clk      ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FSM_Moore:U1|current_state.D101 ; counter:U2|counter[1]           ; clk        ; clk      ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FSM_Moore:U1|current_state.D10  ; FSM_Moore:U1|current_state.D1   ; clk        ; clk      ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[6]           ; counter:U2|counter[6]           ; clk        ; clk      ; None                        ; None                      ; 0.861 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FSM_Moore:U1|current_state.D101 ; counter:U2|counter[0]           ; clk        ; clk      ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[5]           ; counter:U2|counter[5]           ; clk        ; clk      ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[3]           ; counter:U2|counter[3]           ; clk        ; clk      ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[1]           ; counter:U2|counter[1]           ; clk        ; clk      ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[2]           ; counter:U2|counter[2]           ; clk        ; clk      ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FSM_Moore:U1|current_state.D10  ; FSM_Moore:U1|current_state.D101 ; clk        ; clk      ; None                        ; None                      ; 0.722 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FSM_Moore:U1|current_state.D101 ; FSM_Moore:U1|current_state.D1   ; clk        ; clk      ; None                        ; None                      ; 0.682 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FSM_Moore:U1|current_state.D1   ; FSM_Moore:U1|current_state.D10  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[7]           ; counter:U2|counter[7]           ; clk        ; clk      ; None                        ; None                      ; 0.554 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter:U2|counter[0]           ; counter:U2|counter[0]           ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------+
; tsu                                                                                     ;
+-------+--------------+------------+--------+---------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                              ; To Clock ;
+-------+--------------+------------+--------+---------------------------------+----------+
; N/A   ; None         ; 0.214 ns   ; bit_in ; FSM_Moore:U1|current_state.D1   ; clk      ;
; N/A   ; None         ; 0.191 ns   ; bit_in ; FSM_Moore:U1|current_state.D101 ; clk      ;
; N/A   ; None         ; 0.024 ns   ; bit_in ; FSM_Moore:U1|current_state.D10  ; clk      ;
+-------+--------------+------------+--------+---------------------------------+----------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+-----------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To      ; From Clock ;
+-------+--------------+------------+-----------------------+---------+------------+
; N/A   ; None         ; 22.759 ns  ; counter:U2|counter[4] ; SEG2[1] ; clk        ;
; N/A   ; None         ; 22.742 ns  ; counter:U2|counter[4] ; SEG2[4] ; clk        ;
; N/A   ; None         ; 22.607 ns  ; counter:U2|counter[3] ; SEG2[1] ; clk        ;
; N/A   ; None         ; 22.590 ns  ; counter:U2|counter[3] ; SEG2[4] ; clk        ;
; N/A   ; None         ; 22.587 ns  ; counter:U2|counter[4] ; SEG2[5] ; clk        ;
; N/A   ; None         ; 22.581 ns  ; counter:U2|counter[4] ; SEG2[6] ; clk        ;
; N/A   ; None         ; 22.564 ns  ; counter:U2|counter[4] ; SEG2[2] ; clk        ;
; N/A   ; None         ; 22.535 ns  ; counter:U2|counter[4] ; SEG2[0] ; clk        ;
; N/A   ; None         ; 22.483 ns  ; counter:U2|counter[4] ; SEG2[3] ; clk        ;
; N/A   ; None         ; 22.453 ns  ; counter:U2|counter[5] ; SEG2[1] ; clk        ;
; N/A   ; None         ; 22.436 ns  ; counter:U2|counter[5] ; SEG2[4] ; clk        ;
; N/A   ; None         ; 22.435 ns  ; counter:U2|counter[3] ; SEG2[5] ; clk        ;
; N/A   ; None         ; 22.429 ns  ; counter:U2|counter[3] ; SEG2[6] ; clk        ;
; N/A   ; None         ; 22.412 ns  ; counter:U2|counter[3] ; SEG2[2] ; clk        ;
; N/A   ; None         ; 22.383 ns  ; counter:U2|counter[3] ; SEG2[0] ; clk        ;
; N/A   ; None         ; 22.331 ns  ; counter:U2|counter[3] ; SEG2[3] ; clk        ;
; N/A   ; None         ; 22.281 ns  ; counter:U2|counter[5] ; SEG2[5] ; clk        ;
; N/A   ; None         ; 22.275 ns  ; counter:U2|counter[5] ; SEG2[6] ; clk        ;
; N/A   ; None         ; 22.258 ns  ; counter:U2|counter[5] ; SEG2[2] ; clk        ;
; N/A   ; None         ; 22.229 ns  ; counter:U2|counter[5] ; SEG2[0] ; clk        ;
; N/A   ; None         ; 22.210 ns  ; counter:U2|counter[6] ; SEG2[1] ; clk        ;
; N/A   ; None         ; 22.193 ns  ; counter:U2|counter[6] ; SEG2[4] ; clk        ;
; N/A   ; None         ; 22.177 ns  ; counter:U2|counter[5] ; SEG2[3] ; clk        ;
; N/A   ; None         ; 22.138 ns  ; counter:U2|counter[7] ; SEG2[1] ; clk        ;
; N/A   ; None         ; 22.121 ns  ; counter:U2|counter[7] ; SEG2[4] ; clk        ;
; N/A   ; None         ; 22.038 ns  ; counter:U2|counter[6] ; SEG2[5] ; clk        ;
; N/A   ; None         ; 22.032 ns  ; counter:U2|counter[6] ; SEG2[6] ; clk        ;
; N/A   ; None         ; 22.015 ns  ; counter:U2|counter[6] ; SEG2[2] ; clk        ;
; N/A   ; None         ; 21.986 ns  ; counter:U2|counter[6] ; SEG2[0] ; clk        ;
; N/A   ; None         ; 21.966 ns  ; counter:U2|counter[7] ; SEG2[5] ; clk        ;
; N/A   ; None         ; 21.960 ns  ; counter:U2|counter[7] ; SEG2[6] ; clk        ;
; N/A   ; None         ; 21.943 ns  ; counter:U2|counter[7] ; SEG2[2] ; clk        ;
; N/A   ; None         ; 21.934 ns  ; counter:U2|counter[6] ; SEG2[3] ; clk        ;
; N/A   ; None         ; 21.914 ns  ; counter:U2|counter[7] ; SEG2[0] ; clk        ;
; N/A   ; None         ; 21.862 ns  ; counter:U2|counter[7] ; SEG2[3] ; clk        ;
; N/A   ; None         ; 21.558 ns  ; counter:U2|counter[5] ; SEG3[5] ; clk        ;
; N/A   ; None         ; 21.551 ns  ; counter:U2|counter[5] ; SEG3[3] ; clk        ;
; N/A   ; None         ; 21.544 ns  ; counter:U2|counter[5] ; SEG3[6] ; clk        ;
; N/A   ; None         ; 21.479 ns  ; counter:U2|counter[6] ; SEG3[5] ; clk        ;
; N/A   ; None         ; 21.472 ns  ; counter:U2|counter[6] ; SEG3[3] ; clk        ;
; N/A   ; None         ; 21.465 ns  ; counter:U2|counter[6] ; SEG3[6] ; clk        ;
; N/A   ; None         ; 21.450 ns  ; counter:U2|counter[7] ; SEG3[5] ; clk        ;
; N/A   ; None         ; 21.443 ns  ; counter:U2|counter[7] ; SEG3[3] ; clk        ;
; N/A   ; None         ; 21.436 ns  ; counter:U2|counter[7] ; SEG3[6] ; clk        ;
; N/A   ; None         ; 21.325 ns  ; counter:U2|counter[5] ; SEG3[4] ; clk        ;
; N/A   ; None         ; 21.311 ns  ; counter:U2|counter[5] ; SEG3[0] ; clk        ;
; N/A   ; None         ; 21.260 ns  ; counter:U2|counter[2] ; SEG2[1] ; clk        ;
; N/A   ; None         ; 21.246 ns  ; counter:U2|counter[6] ; SEG3[4] ; clk        ;
; N/A   ; None         ; 21.243 ns  ; counter:U2|counter[2] ; SEG2[4] ; clk        ;
; N/A   ; None         ; 21.232 ns  ; counter:U2|counter[6] ; SEG3[0] ; clk        ;
; N/A   ; None         ; 21.217 ns  ; counter:U2|counter[7] ; SEG3[4] ; clk        ;
; N/A   ; None         ; 21.203 ns  ; counter:U2|counter[7] ; SEG3[0] ; clk        ;
; N/A   ; None         ; 21.108 ns  ; counter:U2|counter[5] ; SEG3[1] ; clk        ;
; N/A   ; None         ; 21.107 ns  ; counter:U2|counter[5] ; SEG3[2] ; clk        ;
; N/A   ; None         ; 21.088 ns  ; counter:U2|counter[2] ; SEG2[5] ; clk        ;
; N/A   ; None         ; 21.082 ns  ; counter:U2|counter[2] ; SEG2[6] ; clk        ;
; N/A   ; None         ; 21.065 ns  ; counter:U2|counter[2] ; SEG2[2] ; clk        ;
; N/A   ; None         ; 21.036 ns  ; counter:U2|counter[2] ; SEG2[0] ; clk        ;
; N/A   ; None         ; 21.029 ns  ; counter:U2|counter[6] ; SEG3[1] ; clk        ;
; N/A   ; None         ; 21.028 ns  ; counter:U2|counter[6] ; SEG3[2] ; clk        ;
; N/A   ; None         ; 21.000 ns  ; counter:U2|counter[7] ; SEG3[1] ; clk        ;
; N/A   ; None         ; 20.999 ns  ; counter:U2|counter[7] ; SEG3[2] ; clk        ;
; N/A   ; None         ; 20.984 ns  ; counter:U2|counter[2] ; SEG2[3] ; clk        ;
; N/A   ; None         ; 20.635 ns  ; counter:U2|counter[4] ; SEG3[5] ; clk        ;
; N/A   ; None         ; 20.628 ns  ; counter:U2|counter[4] ; SEG3[3] ; clk        ;
; N/A   ; None         ; 20.621 ns  ; counter:U2|counter[4] ; SEG3[6] ; clk        ;
; N/A   ; None         ; 20.402 ns  ; counter:U2|counter[4] ; SEG3[4] ; clk        ;
; N/A   ; None         ; 20.388 ns  ; counter:U2|counter[4] ; SEG3[0] ; clk        ;
; N/A   ; None         ; 20.185 ns  ; counter:U2|counter[4] ; SEG3[1] ; clk        ;
; N/A   ; None         ; 20.184 ns  ; counter:U2|counter[4] ; SEG3[2] ; clk        ;
; N/A   ; None         ; 17.154 ns  ; counter:U2|counter[3] ; SEG3[5] ; clk        ;
; N/A   ; None         ; 17.147 ns  ; counter:U2|counter[3] ; SEG3[3] ; clk        ;
; N/A   ; None         ; 17.140 ns  ; counter:U2|counter[3] ; SEG3[6] ; clk        ;
; N/A   ; None         ; 16.921 ns  ; counter:U2|counter[3] ; SEG3[4] ; clk        ;
; N/A   ; None         ; 16.907 ns  ; counter:U2|counter[3] ; SEG3[0] ; clk        ;
; N/A   ; None         ; 16.704 ns  ; counter:U2|counter[3] ; SEG3[1] ; clk        ;
; N/A   ; None         ; 16.703 ns  ; counter:U2|counter[3] ; SEG3[2] ; clk        ;
; N/A   ; None         ; 14.222 ns  ; counter:U2|counter[2] ; SEG3[5] ; clk        ;
; N/A   ; None         ; 14.215 ns  ; counter:U2|counter[2] ; SEG3[3] ; clk        ;
; N/A   ; None         ; 14.208 ns  ; counter:U2|counter[2] ; SEG3[6] ; clk        ;
; N/A   ; None         ; 13.989 ns  ; counter:U2|counter[2] ; SEG3[4] ; clk        ;
; N/A   ; None         ; 13.975 ns  ; counter:U2|counter[2] ; SEG3[0] ; clk        ;
; N/A   ; None         ; 13.772 ns  ; counter:U2|counter[2] ; SEG3[1] ; clk        ;
; N/A   ; None         ; 13.771 ns  ; counter:U2|counter[2] ; SEG3[2] ; clk        ;
; N/A   ; None         ; 12.665 ns  ; counter:U2|counter[1] ; SEG2[1] ; clk        ;
; N/A   ; None         ; 12.648 ns  ; counter:U2|counter[1] ; SEG2[4] ; clk        ;
; N/A   ; None         ; 12.493 ns  ; counter:U2|counter[1] ; SEG2[5] ; clk        ;
; N/A   ; None         ; 12.487 ns  ; counter:U2|counter[1] ; SEG2[6] ; clk        ;
; N/A   ; None         ; 12.470 ns  ; counter:U2|counter[1] ; SEG2[2] ; clk        ;
; N/A   ; None         ; 12.441 ns  ; counter:U2|counter[1] ; SEG2[0] ; clk        ;
; N/A   ; None         ; 12.389 ns  ; counter:U2|counter[1] ; SEG2[3] ; clk        ;
; N/A   ; None         ; 12.072 ns  ; counter:U2|counter[1] ; SEG3[5] ; clk        ;
; N/A   ; None         ; 12.065 ns  ; counter:U2|counter[1] ; SEG3[3] ; clk        ;
; N/A   ; None         ; 12.058 ns  ; counter:U2|counter[1] ; SEG3[6] ; clk        ;
; N/A   ; None         ; 11.839 ns  ; counter:U2|counter[1] ; SEG3[4] ; clk        ;
; N/A   ; None         ; 11.825 ns  ; counter:U2|counter[1] ; SEG3[0] ; clk        ;
; N/A   ; None         ; 11.793 ns  ; counter:U2|counter[3] ; SEG1[4] ; clk        ;
; N/A   ; None         ; 11.766 ns  ; counter:U2|counter[3] ; SEG1[1] ; clk        ;
; N/A   ; None         ; 11.715 ns  ; counter:U2|counter[4] ; SEG1[4] ; clk        ;
; N/A   ; None         ; 11.688 ns  ; counter:U2|counter[4] ; SEG1[1] ; clk        ;
; N/A   ; None         ; 11.658 ns  ; counter:U2|counter[5] ; SEG1[4] ; clk        ;
; N/A   ; None         ; 11.631 ns  ; counter:U2|counter[5] ; SEG1[1] ; clk        ;
; N/A   ; None         ; 11.622 ns  ; counter:U2|counter[1] ; SEG3[1] ; clk        ;
; N/A   ; None         ; 11.621 ns  ; counter:U2|counter[1] ; SEG3[2] ; clk        ;
; N/A   ; None         ; 11.569 ns  ; counter:U2|counter[6] ; SEG1[4] ; clk        ;
; N/A   ; None         ; 11.542 ns  ; counter:U2|counter[6] ; SEG1[1] ; clk        ;
; N/A   ; None         ; 11.510 ns  ; counter:U2|counter[7] ; SEG1[4] ; clk        ;
; N/A   ; None         ; 11.483 ns  ; counter:U2|counter[7] ; SEG1[1] ; clk        ;
; N/A   ; None         ; 11.112 ns  ; counter:U2|counter[3] ; SEG1[6] ; clk        ;
; N/A   ; None         ; 11.112 ns  ; counter:U2|counter[3] ; SEG1[3] ; clk        ;
; N/A   ; None         ; 11.112 ns  ; counter:U2|counter[3] ; SEG1[2] ; clk        ;
; N/A   ; None         ; 11.034 ns  ; counter:U2|counter[4] ; SEG1[6] ; clk        ;
; N/A   ; None         ; 11.034 ns  ; counter:U2|counter[4] ; SEG1[3] ; clk        ;
; N/A   ; None         ; 11.034 ns  ; counter:U2|counter[4] ; SEG1[2] ; clk        ;
; N/A   ; None         ; 10.977 ns  ; counter:U2|counter[5] ; SEG1[6] ; clk        ;
; N/A   ; None         ; 10.977 ns  ; counter:U2|counter[5] ; SEG1[3] ; clk        ;
; N/A   ; None         ; 10.977 ns  ; counter:U2|counter[5] ; SEG1[2] ; clk        ;
; N/A   ; None         ; 10.888 ns  ; counter:U2|counter[6] ; SEG1[6] ; clk        ;
; N/A   ; None         ; 10.888 ns  ; counter:U2|counter[6] ; SEG1[3] ; clk        ;
; N/A   ; None         ; 10.888 ns  ; counter:U2|counter[6] ; SEG1[2] ; clk        ;
; N/A   ; None         ; 10.829 ns  ; counter:U2|counter[7] ; SEG1[6] ; clk        ;
; N/A   ; None         ; 10.829 ns  ; counter:U2|counter[7] ; SEG1[3] ; clk        ;
; N/A   ; None         ; 10.829 ns  ; counter:U2|counter[7] ; SEG1[2] ; clk        ;
; N/A   ; None         ; 10.574 ns  ; counter:U2|counter[2] ; SEG1[4] ; clk        ;
; N/A   ; None         ; 10.547 ns  ; counter:U2|counter[2] ; SEG1[1] ; clk        ;
; N/A   ; None         ; 9.893 ns   ; counter:U2|counter[2] ; SEG1[6] ; clk        ;
; N/A   ; None         ; 9.893 ns   ; counter:U2|counter[2] ; SEG1[3] ; clk        ;
; N/A   ; None         ; 9.893 ns   ; counter:U2|counter[2] ; SEG1[2] ; clk        ;
; N/A   ; None         ; 8.754 ns   ; counter:U2|counter[0] ; SEG3[3] ; clk        ;
; N/A   ; None         ; 8.745 ns   ; counter:U2|counter[0] ; SEG3[5] ; clk        ;
; N/A   ; None         ; 8.733 ns   ; counter:U2|counter[0] ; SEG3[6] ; clk        ;
; N/A   ; None         ; 8.647 ns   ; counter:U2|counter[3] ; SEG1[0] ; clk        ;
; N/A   ; None         ; 8.569 ns   ; counter:U2|counter[4] ; SEG1[0] ; clk        ;
; N/A   ; None         ; 8.513 ns   ; counter:U2|counter[0] ; SEG3[0] ; clk        ;
; N/A   ; None         ; 8.512 ns   ; counter:U2|counter[5] ; SEG1[0] ; clk        ;
; N/A   ; None         ; 8.469 ns   ; counter:U2|counter[0] ; SEG3[4] ; clk        ;
; N/A   ; None         ; 8.423 ns   ; counter:U2|counter[6] ; SEG1[0] ; clk        ;
; N/A   ; None         ; 8.364 ns   ; counter:U2|counter[7] ; SEG1[0] ; clk        ;
; N/A   ; None         ; 8.308 ns   ; counter:U2|counter[0] ; SEG3[2] ; clk        ;
; N/A   ; None         ; 8.300 ns   ; counter:U2|counter[0] ; SEG3[1] ; clk        ;
+-------+--------------+------------+-----------------------+---------+------------+


+-----------------------------------------------------------------------------------------------+
; th                                                                                            ;
+---------------+-------------+-----------+--------+---------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                              ; To Clock ;
+---------------+-------------+-----------+--------+---------------------------------+----------+
; N/A           ; None        ; 0.206 ns  ; bit_in ; FSM_Moore:U1|current_state.D10  ; clk      ;
; N/A           ; None        ; 0.039 ns  ; bit_in ; FSM_Moore:U1|current_state.D101 ; clk      ;
; N/A           ; None        ; 0.016 ns  ; bit_in ; FSM_Moore:U1|current_state.D1   ; clk      ;
+---------------+-------------+-----------+--------+---------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Jul 22 20:11:42 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 5_Detect -c 5_Detect --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "counter:U2|counter[0]" and destination register "counter:U2|counter[7]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.748 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y50_N15; Fanout = 10; REG Node = 'counter:U2|counter[0]'
            Info: 2: + IC(0.485 ns) + CELL(0.414 ns) = 0.899 ns; Loc. = LCCOMB_X58_Y50_N0; Fanout = 2; COMB Node = 'counter:U2|counter[1]~8'
            Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.970 ns; Loc. = LCCOMB_X58_Y50_N2; Fanout = 2; COMB Node = 'counter:U2|counter[2]~10'
            Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.041 ns; Loc. = LCCOMB_X58_Y50_N4; Fanout = 2; COMB Node = 'counter:U2|counter[3]~12'
            Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.112 ns; Loc. = LCCOMB_X58_Y50_N6; Fanout = 2; COMB Node = 'counter:U2|counter[4]~14'
            Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.183 ns; Loc. = LCCOMB_X58_Y50_N8; Fanout = 2; COMB Node = 'counter:U2|counter[5]~16'
            Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.254 ns; Loc. = LCCOMB_X58_Y50_N10; Fanout = 1; COMB Node = 'counter:U2|counter[6]~18'
            Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 1.664 ns; Loc. = LCCOMB_X58_Y50_N12; Fanout = 1; COMB Node = 'counter:U2|counter[7]~19'
            Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 1.748 ns; Loc. = LCFF_X58_Y50_N13; Fanout = 10; REG Node = 'counter:U2|counter[7]'
            Info: Total cell delay = 1.263 ns ( 72.25 % )
            Info: Total interconnect delay = 0.485 ns ( 27.75 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.899 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.259 ns) + CELL(0.537 ns) = 2.899 ns; Loc. = LCFF_X58_Y50_N13; Fanout = 10; REG Node = 'counter:U2|counter[7]'
                Info: Total cell delay = 1.526 ns ( 52.64 % )
                Info: Total interconnect delay = 1.373 ns ( 47.36 % )
            Info: - Longest clock path from clock "clk" to source register is 2.899 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.259 ns) + CELL(0.537 ns) = 2.899 ns; Loc. = LCFF_X58_Y50_N15; Fanout = 10; REG Node = 'counter:U2|counter[0]'
                Info: Total cell delay = 1.526 ns ( 52.64 % )
                Info: Total interconnect delay = 1.373 ns ( 47.36 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "FSM_Moore:U1|current_state.D1" (data pin = "bit_in", clock pin = "clk") is 0.214 ns
    Info: + Longest pin to register delay is 3.149 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 3; PIN Node = 'bit_in'
        Info: 2: + IC(1.668 ns) + CELL(0.438 ns) = 3.065 ns; Loc. = LCCOMB_X58_Y50_N30; Fanout = 1; COMB Node = 'FSM_Moore:U1|Selector1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.149 ns; Loc. = LCFF_X58_Y50_N31; Fanout = 1; REG Node = 'FSM_Moore:U1|current_state.D1'
        Info: Total cell delay = 1.481 ns ( 47.03 % )
        Info: Total interconnect delay = 1.668 ns ( 52.97 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.899 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.259 ns) + CELL(0.537 ns) = 2.899 ns; Loc. = LCFF_X58_Y50_N31; Fanout = 1; REG Node = 'FSM_Moore:U1|current_state.D1'
        Info: Total cell delay = 1.526 ns ( 52.64 % )
        Info: Total interconnect delay = 1.373 ns ( 47.36 % )
Info: tco from clock "clk" to destination pin "SEG2[1]" through register "counter:U2|counter[4]" is 22.759 ns
    Info: + Longest clock path from clock "clk" to source register is 2.899 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.259 ns) + CELL(0.537 ns) = 2.899 ns; Loc. = LCFF_X58_Y50_N7; Fanout = 13; REG Node = 'counter:U2|counter[4]'
        Info: Total cell delay = 1.526 ns ( 52.64 % )
        Info: Total interconnect delay = 1.373 ns ( 47.36 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 19.610 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y50_N7; Fanout = 13; REG Node = 'counter:U2|counter[4]'
        Info: 2: + IC(0.770 ns) + CELL(0.393 ns) = 1.163 ns; Loc. = LCCOMB_X58_Y50_N20; Fanout = 2; COMB Node = 'Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[3]~3'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.234 ns; Loc. = LCCOMB_X58_Y50_N22; Fanout = 2; COMB Node = 'Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[4]~5'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.305 ns; Loc. = LCCOMB_X58_Y50_N24; Fanout = 2; COMB Node = 'Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[5]~7'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.376 ns; Loc. = LCCOMB_X58_Y50_N26; Fanout = 1; COMB Node = 'Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[6]~9'
        Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.786 ns; Loc. = LCCOMB_X58_Y50_N28; Fanout = 18; COMB Node = 'Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[7]~10'
        Info: 7: + IC(0.794 ns) + CELL(0.150 ns) = 2.730 ns; Loc. = LCCOMB_X58_Y49_N30; Fanout = 2; COMB Node = 'Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[49]~43'
        Info: 8: + IC(0.760 ns) + CELL(0.504 ns) = 3.994 ns; Loc. = LCCOMB_X57_Y49_N14; Fanout = 2; COMB Node = 'Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[2]~1'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.065 ns; Loc. = LCCOMB_X57_Y49_N16; Fanout = 2; COMB Node = 'Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[3]~3'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.136 ns; Loc. = LCCOMB_X57_Y49_N18; Fanout = 2; COMB Node = 'Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[4]~5'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.207 ns; Loc. = LCCOMB_X57_Y49_N20; Fanout = 2; COMB Node = 'Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[5]~7'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.278 ns; Loc. = LCCOMB_X57_Y49_N22; Fanout = 1; COMB Node = 'Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[6]~9'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.349 ns; Loc. = LCCOMB_X57_Y49_N24; Fanout = 1; COMB Node = 'Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[7]~11'
        Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 4.759 ns; Loc. = LCCOMB_X57_Y49_N26; Fanout = 16; COMB Node = 'Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[8]~12'
        Info: 15: + IC(0.527 ns) + CELL(0.415 ns) = 5.701 ns; Loc. = LCCOMB_X58_Y49_N10; Fanout = 3; COMB Node = 'Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[60]~51'
        Info: 16: + IC(0.268 ns) + CELL(0.414 ns) = 6.383 ns; Loc. = LCCOMB_X58_Y49_N22; Fanout = 2; COMB Node = 'Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~1'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 6.454 ns; Loc. = LCCOMB_X58_Y49_N24; Fanout = 2; COMB Node = 'Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 6.525 ns; Loc. = LCCOMB_X58_Y49_N26; Fanout = 1; COMB Node = 'Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5'
        Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 6.935 ns; Loc. = LCCOMB_X58_Y49_N28; Fanout = 17; COMB Node = 'Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6'
        Info: 20: + IC(0.728 ns) + CELL(0.438 ns) = 8.101 ns; Loc. = LCCOMB_X57_Y49_N2; Fanout = 3; COMB Node = 'Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~64'
        Info: 21: + IC(0.682 ns) + CELL(0.414 ns) = 9.197 ns; Loc. = LCCOMB_X60_Y49_N20; Fanout = 2; COMB Node = 'Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 9.268 ns; Loc. = LCCOMB_X60_Y49_N22; Fanout = 2; COMB Node = 'Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 9.339 ns; Loc. = LCCOMB_X60_Y49_N24; Fanout = 1; COMB Node = 'Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 9.410 ns; Loc. = LCCOMB_X60_Y49_N26; Fanout = 1; COMB Node = 'Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7'
        Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 9.820 ns; Loc. = LCCOMB_X60_Y49_N28; Fanout = 17; COMB Node = 'Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8'
        Info: 26: + IC(0.712 ns) + CELL(0.398 ns) = 10.930 ns; Loc. = LCCOMB_X61_Y49_N16; Fanout = 2; COMB Node = 'Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[21]~56'
        Info: 27: + IC(0.674 ns) + CELL(0.414 ns) = 12.018 ns; Loc. = LCCOMB_X59_Y49_N6; Fanout = 2; COMB Node = 'Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3'
        Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 12.428 ns; Loc. = LCCOMB_X59_Y49_N8; Fanout = 1; COMB Node = 'Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~4'
        Info: 29: + IC(0.711 ns) + CELL(0.420 ns) = 13.559 ns; Loc. = LCCOMB_X59_Y48_N0; Fanout = 1; COMB Node = 'Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[28]~57'
        Info: 30: + IC(0.722 ns) + CELL(0.414 ns) = 14.695 ns; Loc. = LCCOMB_X59_Y49_N26; Fanout = 1; COMB Node = 'Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7'
        Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 15.105 ns; Loc. = LCCOMB_X59_Y49_N28; Fanout = 7; COMB Node = 'Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8'
        Info: 32: + IC(0.503 ns) + CELL(0.389 ns) = 15.997 ns; Loc. = LCCOMB_X60_Y49_N30; Fanout = 1; COMB Node = 'LED7SEG:U6|WideOr4~0'
        Info: 33: + IC(0.825 ns) + CELL(2.788 ns) = 19.610 ns; Loc. = PIN_C18; Fanout = 0; PIN Node = 'SEG2[1]'
        Info: Total cell delay = 10.934 ns ( 55.76 % )
        Info: Total interconnect delay = 8.676 ns ( 44.24 % )
Info: th for register "FSM_Moore:U1|current_state.D10" (data pin = "bit_in", clock pin = "clk") is 0.206 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.898 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.258 ns) + CELL(0.537 ns) = 2.898 ns; Loc. = LCFF_X57_Y50_N17; Fanout = 2; REG Node = 'FSM_Moore:U1|current_state.D10'
        Info: Total cell delay = 1.526 ns ( 52.66 % )
        Info: Total interconnect delay = 1.372 ns ( 47.34 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.958 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 3; PIN Node = 'bit_in'
        Info: 2: + IC(1.640 ns) + CELL(0.275 ns) = 2.874 ns; Loc. = LCCOMB_X57_Y50_N16; Fanout = 1; COMB Node = 'FSM_Moore:U1|next_state.D10~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.958 ns; Loc. = LCFF_X57_Y50_N17; Fanout = 2; REG Node = 'FSM_Moore:U1|current_state.D10'
        Info: Total cell delay = 1.318 ns ( 44.56 % )
        Info: Total interconnect delay = 1.640 ns ( 55.44 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 203 megabytes
    Info: Processing ended: Sat Jul 22 20:11:43 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


