<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="1">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="reset"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="vio/probe_out1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq10&apos;hXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="FFT_addr[9]"/>
        <net name="FFT_addr[8]"/>
        <net name="FFT_addr[7]"/>
        <net name="FFT_addr[6]"/>
        <net name="FFT_addr[5]"/>
        <net name="FFT_addr[4]"/>
        <net name="FFT_addr[3]"/>
        <net name="FFT_addr[2]"/>
        <net name="FFT_addr[1]"/>
        <net name="FFT_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="FFT_data[31]"/>
        <net name="FFT_data[30]"/>
        <net name="FFT_data[29]"/>
        <net name="FFT_data[28]"/>
        <net name="FFT_data[27]"/>
        <net name="FFT_data[26]"/>
        <net name="FFT_data[25]"/>
        <net name="FFT_data[24]"/>
        <net name="FFT_data[23]"/>
        <net name="FFT_data[22]"/>
        <net name="FFT_data[21]"/>
        <net name="FFT_data[20]"/>
        <net name="FFT_data[19]"/>
        <net name="FFT_data[18]"/>
        <net name="FFT_data[17]"/>
        <net name="FFT_data[16]"/>
        <net name="FFT_data[15]"/>
        <net name="FFT_data[14]"/>
        <net name="FFT_data[13]"/>
        <net name="FFT_data[12]"/>
        <net name="FFT_data[11]"/>
        <net name="FFT_data[10]"/>
        <net name="FFT_data[9]"/>
        <net name="FFT_data[8]"/>
        <net name="FFT_data[7]"/>
        <net name="FFT_data[6]"/>
        <net name="FFT_data[5]"/>
        <net name="FFT_data[4]"/>
        <net name="FFT_data[3]"/>
        <net name="FFT_data[2]"/>
        <net name="FFT_data[1]"/>
        <net name="FFT_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/average[15]"/>
        <net name="disp_draw_inst/average[14]"/>
        <net name="disp_draw_inst/average[13]"/>
        <net name="disp_draw_inst/average[12]"/>
        <net name="disp_draw_inst/average[11]"/>
        <net name="disp_draw_inst/average[10]"/>
        <net name="disp_draw_inst/average[9]"/>
        <net name="disp_draw_inst/average[8]"/>
        <net name="disp_draw_inst/average[7]"/>
        <net name="disp_draw_inst/average[6]"/>
        <net name="disp_draw_inst/average[5]"/>
        <net name="disp_draw_inst/average[4]"/>
        <net name="disp_draw_inst/average[3]"/>
        <net name="disp_draw_inst/average[2]"/>
        <net name="disp_draw_inst/average[1]"/>
        <net name="disp_draw_inst/average[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avgIn[0][15]"/>
        <net name="disp_draw_inst/avgIn[0][14]"/>
        <net name="disp_draw_inst/avgIn[0][13]"/>
        <net name="disp_draw_inst/avgIn[0][12]"/>
        <net name="disp_draw_inst/avgIn[0][11]"/>
        <net name="disp_draw_inst/avgIn[0][10]"/>
        <net name="disp_draw_inst/avgIn[0][9]"/>
        <net name="disp_draw_inst/avgIn[0][8]"/>
        <net name="disp_draw_inst/avgIn[0][7]"/>
        <net name="disp_draw_inst/avgIn[0][6]"/>
        <net name="disp_draw_inst/avgIn[0][5]"/>
        <net name="disp_draw_inst/avgIn[0][4]"/>
        <net name="disp_draw_inst/avgIn[0][3]"/>
        <net name="disp_draw_inst/avgIn[0][2]"/>
        <net name="disp_draw_inst/avgIn[0][1]"/>
        <net name="disp_draw_inst/avgIn[0][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avgIn[10][15]"/>
        <net name="disp_draw_inst/avgIn[10][14]"/>
        <net name="disp_draw_inst/avgIn[10][13]"/>
        <net name="disp_draw_inst/avgIn[10][12]"/>
        <net name="disp_draw_inst/avgIn[10][11]"/>
        <net name="disp_draw_inst/avgIn[10][10]"/>
        <net name="disp_draw_inst/avgIn[10][9]"/>
        <net name="disp_draw_inst/avgIn[10][8]"/>
        <net name="disp_draw_inst/avgIn[10][7]"/>
        <net name="disp_draw_inst/avgIn[10][6]"/>
        <net name="disp_draw_inst/avgIn[10][5]"/>
        <net name="disp_draw_inst/avgIn[10][4]"/>
        <net name="disp_draw_inst/avgIn[10][3]"/>
        <net name="disp_draw_inst/avgIn[10][2]"/>
        <net name="disp_draw_inst/avgIn[10][1]"/>
        <net name="disp_draw_inst/avgIn[10][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avgIn[11][15]"/>
        <net name="disp_draw_inst/avgIn[11][14]"/>
        <net name="disp_draw_inst/avgIn[11][13]"/>
        <net name="disp_draw_inst/avgIn[11][12]"/>
        <net name="disp_draw_inst/avgIn[11][11]"/>
        <net name="disp_draw_inst/avgIn[11][10]"/>
        <net name="disp_draw_inst/avgIn[11][9]"/>
        <net name="disp_draw_inst/avgIn[11][8]"/>
        <net name="disp_draw_inst/avgIn[11][7]"/>
        <net name="disp_draw_inst/avgIn[11][6]"/>
        <net name="disp_draw_inst/avgIn[11][5]"/>
        <net name="disp_draw_inst/avgIn[11][4]"/>
        <net name="disp_draw_inst/avgIn[11][3]"/>
        <net name="disp_draw_inst/avgIn[11][2]"/>
        <net name="disp_draw_inst/avgIn[11][1]"/>
        <net name="disp_draw_inst/avgIn[11][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avgIn[12][15]"/>
        <net name="disp_draw_inst/avgIn[12][14]"/>
        <net name="disp_draw_inst/avgIn[12][13]"/>
        <net name="disp_draw_inst/avgIn[12][12]"/>
        <net name="disp_draw_inst/avgIn[12][11]"/>
        <net name="disp_draw_inst/avgIn[12][10]"/>
        <net name="disp_draw_inst/avgIn[12][9]"/>
        <net name="disp_draw_inst/avgIn[12][8]"/>
        <net name="disp_draw_inst/avgIn[12][7]"/>
        <net name="disp_draw_inst/avgIn[12][6]"/>
        <net name="disp_draw_inst/avgIn[12][5]"/>
        <net name="disp_draw_inst/avgIn[12][4]"/>
        <net name="disp_draw_inst/avgIn[12][3]"/>
        <net name="disp_draw_inst/avgIn[12][2]"/>
        <net name="disp_draw_inst/avgIn[12][1]"/>
        <net name="disp_draw_inst/avgIn[12][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avgIn[13][15]"/>
        <net name="disp_draw_inst/avgIn[13][14]"/>
        <net name="disp_draw_inst/avgIn[13][13]"/>
        <net name="disp_draw_inst/avgIn[13][12]"/>
        <net name="disp_draw_inst/avgIn[13][11]"/>
        <net name="disp_draw_inst/avgIn[13][10]"/>
        <net name="disp_draw_inst/avgIn[13][9]"/>
        <net name="disp_draw_inst/avgIn[13][8]"/>
        <net name="disp_draw_inst/avgIn[13][7]"/>
        <net name="disp_draw_inst/avgIn[13][6]"/>
        <net name="disp_draw_inst/avgIn[13][5]"/>
        <net name="disp_draw_inst/avgIn[13][4]"/>
        <net name="disp_draw_inst/avgIn[13][3]"/>
        <net name="disp_draw_inst/avgIn[13][2]"/>
        <net name="disp_draw_inst/avgIn[13][1]"/>
        <net name="disp_draw_inst/avgIn[13][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avgIn[14][15]"/>
        <net name="disp_draw_inst/avgIn[14][14]"/>
        <net name="disp_draw_inst/avgIn[14][13]"/>
        <net name="disp_draw_inst/avgIn[14][12]"/>
        <net name="disp_draw_inst/avgIn[14][11]"/>
        <net name="disp_draw_inst/avgIn[14][10]"/>
        <net name="disp_draw_inst/avgIn[14][9]"/>
        <net name="disp_draw_inst/avgIn[14][8]"/>
        <net name="disp_draw_inst/avgIn[14][7]"/>
        <net name="disp_draw_inst/avgIn[14][6]"/>
        <net name="disp_draw_inst/avgIn[14][5]"/>
        <net name="disp_draw_inst/avgIn[14][4]"/>
        <net name="disp_draw_inst/avgIn[14][3]"/>
        <net name="disp_draw_inst/avgIn[14][2]"/>
        <net name="disp_draw_inst/avgIn[14][1]"/>
        <net name="disp_draw_inst/avgIn[14][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avgIn[15][15]"/>
        <net name="disp_draw_inst/avgIn[15][14]"/>
        <net name="disp_draw_inst/avgIn[15][13]"/>
        <net name="disp_draw_inst/avgIn[15][12]"/>
        <net name="disp_draw_inst/avgIn[15][11]"/>
        <net name="disp_draw_inst/avgIn[15][10]"/>
        <net name="disp_draw_inst/avgIn[15][9]"/>
        <net name="disp_draw_inst/avgIn[15][8]"/>
        <net name="disp_draw_inst/avgIn[15][7]"/>
        <net name="disp_draw_inst/avgIn[15][6]"/>
        <net name="disp_draw_inst/avgIn[15][5]"/>
        <net name="disp_draw_inst/avgIn[15][4]"/>
        <net name="disp_draw_inst/avgIn[15][3]"/>
        <net name="disp_draw_inst/avgIn[15][2]"/>
        <net name="disp_draw_inst/avgIn[15][1]"/>
        <net name="disp_draw_inst/avgIn[15][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avgIn[16][15]"/>
        <net name="disp_draw_inst/avgIn[16][14]"/>
        <net name="disp_draw_inst/avgIn[16][13]"/>
        <net name="disp_draw_inst/avgIn[16][12]"/>
        <net name="disp_draw_inst/avgIn[16][11]"/>
        <net name="disp_draw_inst/avgIn[16][10]"/>
        <net name="disp_draw_inst/avgIn[16][9]"/>
        <net name="disp_draw_inst/avgIn[16][8]"/>
        <net name="disp_draw_inst/avgIn[16][7]"/>
        <net name="disp_draw_inst/avgIn[16][6]"/>
        <net name="disp_draw_inst/avgIn[16][5]"/>
        <net name="disp_draw_inst/avgIn[16][4]"/>
        <net name="disp_draw_inst/avgIn[16][3]"/>
        <net name="disp_draw_inst/avgIn[16][2]"/>
        <net name="disp_draw_inst/avgIn[16][1]"/>
        <net name="disp_draw_inst/avgIn[16][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avgIn[1][15]"/>
        <net name="disp_draw_inst/avgIn[1][14]"/>
        <net name="disp_draw_inst/avgIn[1][13]"/>
        <net name="disp_draw_inst/avgIn[1][12]"/>
        <net name="disp_draw_inst/avgIn[1][11]"/>
        <net name="disp_draw_inst/avgIn[1][10]"/>
        <net name="disp_draw_inst/avgIn[1][9]"/>
        <net name="disp_draw_inst/avgIn[1][8]"/>
        <net name="disp_draw_inst/avgIn[1][7]"/>
        <net name="disp_draw_inst/avgIn[1][6]"/>
        <net name="disp_draw_inst/avgIn[1][5]"/>
        <net name="disp_draw_inst/avgIn[1][4]"/>
        <net name="disp_draw_inst/avgIn[1][3]"/>
        <net name="disp_draw_inst/avgIn[1][2]"/>
        <net name="disp_draw_inst/avgIn[1][1]"/>
        <net name="disp_draw_inst/avgIn[1][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avgIn[2][15]"/>
        <net name="disp_draw_inst/avgIn[2][14]"/>
        <net name="disp_draw_inst/avgIn[2][13]"/>
        <net name="disp_draw_inst/avgIn[2][12]"/>
        <net name="disp_draw_inst/avgIn[2][11]"/>
        <net name="disp_draw_inst/avgIn[2][10]"/>
        <net name="disp_draw_inst/avgIn[2][9]"/>
        <net name="disp_draw_inst/avgIn[2][8]"/>
        <net name="disp_draw_inst/avgIn[2][7]"/>
        <net name="disp_draw_inst/avgIn[2][6]"/>
        <net name="disp_draw_inst/avgIn[2][5]"/>
        <net name="disp_draw_inst/avgIn[2][4]"/>
        <net name="disp_draw_inst/avgIn[2][3]"/>
        <net name="disp_draw_inst/avgIn[2][2]"/>
        <net name="disp_draw_inst/avgIn[2][1]"/>
        <net name="disp_draw_inst/avgIn[2][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avgIn[3][15]"/>
        <net name="disp_draw_inst/avgIn[3][14]"/>
        <net name="disp_draw_inst/avgIn[3][13]"/>
        <net name="disp_draw_inst/avgIn[3][12]"/>
        <net name="disp_draw_inst/avgIn[3][11]"/>
        <net name="disp_draw_inst/avgIn[3][10]"/>
        <net name="disp_draw_inst/avgIn[3][9]"/>
        <net name="disp_draw_inst/avgIn[3][8]"/>
        <net name="disp_draw_inst/avgIn[3][7]"/>
        <net name="disp_draw_inst/avgIn[3][6]"/>
        <net name="disp_draw_inst/avgIn[3][5]"/>
        <net name="disp_draw_inst/avgIn[3][4]"/>
        <net name="disp_draw_inst/avgIn[3][3]"/>
        <net name="disp_draw_inst/avgIn[3][2]"/>
        <net name="disp_draw_inst/avgIn[3][1]"/>
        <net name="disp_draw_inst/avgIn[3][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avgIn[4][15]"/>
        <net name="disp_draw_inst/avgIn[4][14]"/>
        <net name="disp_draw_inst/avgIn[4][13]"/>
        <net name="disp_draw_inst/avgIn[4][12]"/>
        <net name="disp_draw_inst/avgIn[4][11]"/>
        <net name="disp_draw_inst/avgIn[4][10]"/>
        <net name="disp_draw_inst/avgIn[4][9]"/>
        <net name="disp_draw_inst/avgIn[4][8]"/>
        <net name="disp_draw_inst/avgIn[4][7]"/>
        <net name="disp_draw_inst/avgIn[4][6]"/>
        <net name="disp_draw_inst/avgIn[4][5]"/>
        <net name="disp_draw_inst/avgIn[4][4]"/>
        <net name="disp_draw_inst/avgIn[4][3]"/>
        <net name="disp_draw_inst/avgIn[4][2]"/>
        <net name="disp_draw_inst/avgIn[4][1]"/>
        <net name="disp_draw_inst/avgIn[4][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avgIn[5][15]"/>
        <net name="disp_draw_inst/avgIn[5][14]"/>
        <net name="disp_draw_inst/avgIn[5][13]"/>
        <net name="disp_draw_inst/avgIn[5][12]"/>
        <net name="disp_draw_inst/avgIn[5][11]"/>
        <net name="disp_draw_inst/avgIn[5][10]"/>
        <net name="disp_draw_inst/avgIn[5][9]"/>
        <net name="disp_draw_inst/avgIn[5][8]"/>
        <net name="disp_draw_inst/avgIn[5][7]"/>
        <net name="disp_draw_inst/avgIn[5][6]"/>
        <net name="disp_draw_inst/avgIn[5][5]"/>
        <net name="disp_draw_inst/avgIn[5][4]"/>
        <net name="disp_draw_inst/avgIn[5][3]"/>
        <net name="disp_draw_inst/avgIn[5][2]"/>
        <net name="disp_draw_inst/avgIn[5][1]"/>
        <net name="disp_draw_inst/avgIn[5][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avgIn[6][15]"/>
        <net name="disp_draw_inst/avgIn[6][14]"/>
        <net name="disp_draw_inst/avgIn[6][13]"/>
        <net name="disp_draw_inst/avgIn[6][12]"/>
        <net name="disp_draw_inst/avgIn[6][11]"/>
        <net name="disp_draw_inst/avgIn[6][10]"/>
        <net name="disp_draw_inst/avgIn[6][9]"/>
        <net name="disp_draw_inst/avgIn[6][8]"/>
        <net name="disp_draw_inst/avgIn[6][7]"/>
        <net name="disp_draw_inst/avgIn[6][6]"/>
        <net name="disp_draw_inst/avgIn[6][5]"/>
        <net name="disp_draw_inst/avgIn[6][4]"/>
        <net name="disp_draw_inst/avgIn[6][3]"/>
        <net name="disp_draw_inst/avgIn[6][2]"/>
        <net name="disp_draw_inst/avgIn[6][1]"/>
        <net name="disp_draw_inst/avgIn[6][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avgIn[7][15]"/>
        <net name="disp_draw_inst/avgIn[7][14]"/>
        <net name="disp_draw_inst/avgIn[7][13]"/>
        <net name="disp_draw_inst/avgIn[7][12]"/>
        <net name="disp_draw_inst/avgIn[7][11]"/>
        <net name="disp_draw_inst/avgIn[7][10]"/>
        <net name="disp_draw_inst/avgIn[7][9]"/>
        <net name="disp_draw_inst/avgIn[7][8]"/>
        <net name="disp_draw_inst/avgIn[7][7]"/>
        <net name="disp_draw_inst/avgIn[7][6]"/>
        <net name="disp_draw_inst/avgIn[7][5]"/>
        <net name="disp_draw_inst/avgIn[7][4]"/>
        <net name="disp_draw_inst/avgIn[7][3]"/>
        <net name="disp_draw_inst/avgIn[7][2]"/>
        <net name="disp_draw_inst/avgIn[7][1]"/>
        <net name="disp_draw_inst/avgIn[7][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avgIn[8][15]"/>
        <net name="disp_draw_inst/avgIn[8][14]"/>
        <net name="disp_draw_inst/avgIn[8][13]"/>
        <net name="disp_draw_inst/avgIn[8][12]"/>
        <net name="disp_draw_inst/avgIn[8][11]"/>
        <net name="disp_draw_inst/avgIn[8][10]"/>
        <net name="disp_draw_inst/avgIn[8][9]"/>
        <net name="disp_draw_inst/avgIn[8][8]"/>
        <net name="disp_draw_inst/avgIn[8][7]"/>
        <net name="disp_draw_inst/avgIn[8][6]"/>
        <net name="disp_draw_inst/avgIn[8][5]"/>
        <net name="disp_draw_inst/avgIn[8][4]"/>
        <net name="disp_draw_inst/avgIn[8][3]"/>
        <net name="disp_draw_inst/avgIn[8][2]"/>
        <net name="disp_draw_inst/avgIn[8][1]"/>
        <net name="disp_draw_inst/avgIn[8][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="19"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avgIn[9][15]"/>
        <net name="disp_draw_inst/avgIn[9][14]"/>
        <net name="disp_draw_inst/avgIn[9][13]"/>
        <net name="disp_draw_inst/avgIn[9][12]"/>
        <net name="disp_draw_inst/avgIn[9][11]"/>
        <net name="disp_draw_inst/avgIn[9][10]"/>
        <net name="disp_draw_inst/avgIn[9][9]"/>
        <net name="disp_draw_inst/avgIn[9][8]"/>
        <net name="disp_draw_inst/avgIn[9][7]"/>
        <net name="disp_draw_inst/avgIn[9][6]"/>
        <net name="disp_draw_inst/avgIn[9][5]"/>
        <net name="disp_draw_inst/avgIn[9][4]"/>
        <net name="disp_draw_inst/avgIn[9][3]"/>
        <net name="disp_draw_inst/avgIn[9][2]"/>
        <net name="disp_draw_inst/avgIn[9][1]"/>
        <net name="disp_draw_inst/avgIn[9][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="20"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="reset_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="21"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="VGA_trig"/>
      </nets>
    </probe>
  </probeset>
</probeData>
