

================================================================
== Vitis HLS Report for 'p_sum_2'
================================================================
* Date:           Tue Feb  8 11:02:08 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.864 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285   |p_sum_2_Pipeline_VITIS_LOOP_84_1   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295   |p_sum_2_Pipeline_VITIS_LOOP_92_2   |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
        |grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309  |p_sum_2_Pipeline_VITIS_LOOP_104_3  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 6 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 11 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 22 
17 --> 18 
18 --> 19 20 
19 --> 20 
20 --> 21 22 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%diff_p_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %diff_p"   --->   Operation 23 'read' 'diff_p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%b_num_offset_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %b_num_offset"   --->   Operation 24 'read' 'b_num_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read313 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 25 'read' 'p_read313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read25"   --->   Operation 26 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read411 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 27 'read' 'p_read411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read13"   --->   Operation 28 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%agg_result_num2_3_loc = alloca i64 1"   --->   Operation 29 'alloca' 'agg_result_num2_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%agg_result_num16_3_loc = alloca i64 1"   --->   Operation 30 'alloca' 'agg_result_num16_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%agg_result_num_4_loc = alloca i64 1"   --->   Operation 31 'alloca' 'agg_result_num_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%agg_result_num2_0_loc = alloca i64 1"   --->   Operation 32 'alloca' 'agg_result_num2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%agg_result_num16_0_loc = alloca i64 1"   --->   Operation 33 'alloca' 'agg_result_num16_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%agg_result_num_1_loc = alloca i64 1"   --->   Operation 34 'alloca' 'agg_result_num_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 35 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i12 %b_num_offset_read" [../src/ban.cpp:117]   --->   Operation 36 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i12 %b_num_offset_read" [../src/ban.cpp:117]   --->   Operation 37 'trunc' 'trunc_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_318_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln117, i2 0" [../src/ban.cpp:117]   --->   Operation 38 'bitconcatenate' 'tmp_318_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.82ns)   --->   "%sub_ln117_1 = sub i13 %tmp_318_cast, i13 %zext_ln117" [../src/ban.cpp:117]   --->   Operation 39 'sub' 'sub_ln117_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln117_4 = zext i13 %sub_ln117_1" [../src/ban.cpp:117]   --->   Operation 40 'zext' 'zext_ln117_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%b_num_addr = getelementptr i32 %b_num, i64 0, i64 %zext_ln117_4" [../src/ban.cpp:117]   --->   Operation 41 'getelementptr' 'b_num_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = trunc i2 %diff_p_read"   --->   Operation 42 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.44ns)   --->   "%icmp_ln77 = icmp_eq  i2 %diff_p_read, i2 0" [../src/ban.cpp:77]   --->   Operation 43 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%br_ln116 = br i1 %icmp_ln77, void %._crit_edge, void" [../src/ban.cpp:116]   --->   Operation 44 'br' 'br_ln116' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%b_num_load = load i13 %b_num_addr" [../src/ban.cpp:117]   --->   Operation 45 'load' 'b_num_load' <Predicate = (icmp_ln77)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 46 [1/2] (1.23ns)   --->   "%b_num_load = load i13 %b_num_addr" [../src/ban.cpp:117]   --->   Operation 46 'load' 'b_num_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 47 [4/4] (6.43ns)   --->   "%tmp_222 = fadd i32 %b_num_load, i32 %p_read411" [../src/ban.cpp:117]   --->   Operation 47 'fadd' 'tmp_222' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 48 [3/4] (6.43ns)   --->   "%tmp_222 = fadd i32 %b_num_load, i32 %p_read411" [../src/ban.cpp:117]   --->   Operation 48 'fadd' 'tmp_222' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 49 [2/4] (6.43ns)   --->   "%tmp_222 = fadd i32 %b_num_load, i32 %p_read411" [../src/ban.cpp:117]   --->   Operation 49 'fadd' 'tmp_222' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.86>
ST_6 : Operation 50 [1/4] (6.43ns)   --->   "%tmp_222 = fadd i32 %b_num_load, i32 %p_read411" [../src/ban.cpp:117]   --->   Operation 50 'fadd' 'tmp_222' <Predicate = (icmp_ln77)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.42ns)   --->   "%br_ln119 = br void %._crit_edge" [../src/ban.cpp:119]   --->   Operation 51 'br' 'br_ln119' <Predicate = (icmp_ln77)> <Delay = 0.42>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%agg_result_num_0 = phi i32 %tmp_222, void, i32 %p_read411, void"   --->   Operation 52 'phi' 'agg_result_num_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %diff_p_read, i32 1" [../src/ban.cpp:116]   --->   Operation 53 'bitselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.42ns)   --->   "%br_ln116 = br i1 %tmp_237, void, void %._crit_edge1" [../src/ban.cpp:116]   --->   Operation 54 'br' 'br_ln116' <Predicate = true> <Delay = 0.42>
ST_6 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln117)   --->   "%xor_ln117 = xor i1 %empty, i1 1" [../src/ban.cpp:117]   --->   Operation 55 'xor' 'xor_ln117' <Predicate = (!tmp_237)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln117)   --->   "%zext_ln117_5 = zext i1 %xor_ln117" [../src/ban.cpp:117]   --->   Operation 56 'zext' 'zext_ln117_5' <Predicate = (!tmp_237)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.82ns) (out node of the LUT)   --->   "%add_ln117 = add i13 %sub_ln117_1, i13 %zext_ln117_5" [../src/ban.cpp:117]   --->   Operation 57 'add' 'add_ln117' <Predicate = (!tmp_237)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln117_6 = zext i13 %add_ln117" [../src/ban.cpp:117]   --->   Operation 58 'zext' 'zext_ln117_6' <Predicate = (!tmp_237)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%b_num_addr_3 = getelementptr i32 %b_num, i64 0, i64 %zext_ln117_6" [../src/ban.cpp:117]   --->   Operation 59 'getelementptr' 'b_num_addr_3' <Predicate = (!tmp_237)> <Delay = 0.00>
ST_6 : Operation 60 [2/2] (1.23ns)   --->   "%b_num_load_10 = load i13 %b_num_addr_3" [../src/ban.cpp:117]   --->   Operation 60 'load' 'b_num_load_10' <Predicate = (!tmp_237)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 61 [1/2] (1.23ns)   --->   "%b_num_load_10 = load i13 %b_num_addr_3" [../src/ban.cpp:117]   --->   Operation 61 'load' 'b_num_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 62 [4/4] (6.43ns)   --->   "%tmp_223 = fadd i32 %b_num_load_10, i32 %p_read" [../src/ban.cpp:117]   --->   Operation 62 'fadd' 'tmp_223' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 63 [3/4] (6.43ns)   --->   "%tmp_223 = fadd i32 %b_num_load_10, i32 %p_read" [../src/ban.cpp:117]   --->   Operation 63 'fadd' 'tmp_223' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 64 [2/4] (6.43ns)   --->   "%tmp_223 = fadd i32 %b_num_load_10, i32 %p_read" [../src/ban.cpp:117]   --->   Operation 64 'fadd' 'tmp_223' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 65 [1/4] (6.43ns)   --->   "%tmp_223 = fadd i32 %b_num_load_10, i32 %p_read" [../src/ban.cpp:117]   --->   Operation 65 'fadd' 'tmp_223' <Predicate = (!tmp_237)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [1/1] (0.42ns)   --->   "%br_ln119 = br void %._crit_edge1" [../src/ban.cpp:119]   --->   Operation 66 'br' 'br_ln119' <Predicate = (!tmp_237)> <Delay = 0.42>
ST_11 : Operation 67 [1/1] (0.54ns)   --->   "%sub_ln117 = sub i2 2, i2 %diff_p_read" [../src/ban.cpp:117]   --->   Operation 67 'sub' 'sub_ln117' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln117_7 = zext i2 %sub_ln117" [../src/ban.cpp:117]   --->   Operation 68 'zext' 'zext_ln117_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.82ns)   --->   "%add_ln117_3 = add i13 %sub_ln117_1, i13 %zext_ln117_7" [../src/ban.cpp:117]   --->   Operation 69 'add' 'add_ln117_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln117_8 = zext i13 %add_ln117_3" [../src/ban.cpp:117]   --->   Operation 70 'zext' 'zext_ln117_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%b_num_addr_4 = getelementptr i32 %b_num, i64 0, i64 %zext_ln117_8" [../src/ban.cpp:117]   --->   Operation 71 'getelementptr' 'b_num_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [2/2] (1.23ns)   --->   "%b_num_load_11 = load i13 %b_num_addr_4" [../src/ban.cpp:117]   --->   Operation 72 'load' 'b_num_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_11 : Operation 73 [2/2] (2.78ns)   --->   "%tmp_225 = fcmp_oeq  i32 %agg_result_num_0, i32 0" [../src/ban.cpp:77]   --->   Operation 73 'fcmp' 'tmp_225' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.06>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%agg_result_num16_6 = phi i32 %tmp_223, void, i32 %p_read, void %._crit_edge"   --->   Operation 74 'phi' 'agg_result_num16_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/2] (1.23ns)   --->   "%b_num_load_11 = load i13 %b_num_addr_4" [../src/ban.cpp:117]   --->   Operation 75 'load' 'b_num_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %agg_result_num_0" [../src/ban.cpp:77]   --->   Operation 76 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 77 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 78 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.84ns)   --->   "%icmp_ln77_26 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:77]   --->   Operation 79 'icmp' 'icmp_ln77_26' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (1.05ns)   --->   "%icmp_ln77_27 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 80 'icmp' 'icmp_ln77_27' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_12)   --->   "%or_ln77 = or i1 %icmp_ln77_27, i1 %icmp_ln77_26" [../src/ban.cpp:77]   --->   Operation 81 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [1/2] (2.78ns)   --->   "%tmp_225 = fcmp_oeq  i32 %agg_result_num_0, i32 0" [../src/ban.cpp:77]   --->   Operation 82 'fcmp' 'tmp_225' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_12)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_225" [../src/ban.cpp:77]   --->   Operation 83 'and' 'and_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77_12 = and i1 %and_ln77, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 84 'and' 'and_ln77_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 85 [4/4] (6.43ns)   --->   "%tmp_224 = fadd i32 %b_num_load_11, i32 %p_read313" [../src/ban.cpp:117]   --->   Operation 85 'fadd' 'tmp_224' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 86 [3/4] (6.43ns)   --->   "%tmp_224 = fadd i32 %b_num_load_11, i32 %p_read313" [../src/ban.cpp:117]   --->   Operation 86 'fadd' 'tmp_224' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 87 [2/4] (6.43ns)   --->   "%tmp_224 = fadd i32 %b_num_load_11, i32 %p_read313" [../src/ban.cpp:117]   --->   Operation 87 'fadd' 'tmp_224' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 88 [1/4] (6.43ns)   --->   "%tmp_224 = fadd i32 %b_num_load_11, i32 %p_read313" [../src/ban.cpp:117]   --->   Operation 88 'fadd' 'tmp_224' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 89 [1/1] (0.47ns)   --->   "%br_ln122 = br i1 %and_ln77_12, void %.thread6, void %.preheader.preheader" [../src/ban.cpp:122]   --->   Operation 89 'br' 'br_ln122' <Predicate = true> <Delay = 0.47>
ST_16 : Operation 90 [2/2] (0.00ns)   --->   "%call_ln117 = call void @_sum.2_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_224, i32 %idx_tmp_loc" [../src/ban.cpp:117]   --->   Operation 90 'call' 'call_ln117' <Predicate = (and_ln77_12)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.44>
ST_17 : Operation 91 [1/2] (0.44ns)   --->   "%call_ln117 = call void @_sum.2_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_224, i32 %idx_tmp_loc" [../src/ban.cpp:117]   --->   Operation 91 'call' 'call_ln117' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.41>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 92 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 93 [1/1] (0.00ns)   --->   "%empty_95 = trunc i32 %idx_tmp_loc_load"   --->   Operation 93 'trunc' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 94 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 94 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 95 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i" [../src/ban.cpp:92]   --->   Operation 95 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_18 : Operation 96 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty_95, i2 3" [../src/ban.cpp:92]   --->   Operation 96 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 97 [2/2] (0.42ns)   --->   "%call_ln117 = call void @_sum.2_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_224, i2 %empty_95, i2 %xor_ln92, i32 %agg_result_num_1_loc, i32 %agg_result_num16_0_loc, i32 %agg_result_num2_0_loc" [../src/ban.cpp:117]   --->   Operation 97 'call' 'call_ln117' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.44>
ST_19 : Operation 98 [1/2] (0.44ns)   --->   "%call_ln117 = call void @_sum.2_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_224, i2 %empty_95, i2 %xor_ln92, i32 %agg_result_num_1_loc, i32 %agg_result_num16_0_loc, i32 %agg_result_num2_0_loc" [../src/ban.cpp:117]   --->   Operation 98 'call' 'call_ln117' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 3.20>
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "%agg_result_num_1_loc_load = load i32 %agg_result_num_1_loc"   --->   Operation 99 'load' 'agg_result_num_1_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 100 [1/1] (0.00ns)   --->   "%agg_result_num16_0_loc_load = load i32 %agg_result_num16_0_loc"   --->   Operation 100 'load' 'agg_result_num16_0_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 101 [1/1] (0.00ns)   --->   "%agg_result_num2_0_loc_load = load i32 %agg_result_num2_0_loc"   --->   Operation 101 'load' 'agg_result_num2_0_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 102 [1/1] (0.54ns)   --->   "%sub_ln92 = sub i2 2, i2 %empty_95" [../src/ban.cpp:92]   --->   Operation 102 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 103 [1/1] (0.54ns)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 103 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln100 = xor i2 %sub_ln92, i2 2" [../src/ban.cpp:100]   --->   Operation 104 'xor' 'xor_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%sext_ln100 = sext i2 %xor_ln100" [../src/ban.cpp:100]   --->   Operation 105 'sext' 'sext_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp = add i32 %sext_ln100, i32 %p_read_19" [../src/ban.cpp:100]   --->   Operation 106 'add' 'tmp' <Predicate = (icmp_ln92)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 107 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 107 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 108 [1/1] (0.47ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %.thread6" [../src/ban.cpp:104]   --->   Operation 108 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.47>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "%agg_result_num_3 = phi i32 %agg_result_num_0, void %.preheader.preheader, i32 %agg_result_num_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:117]   --->   Operation 109 'phi' 'agg_result_num_3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "%agg_result_num16_2 = phi i32 %agg_result_num16_6, void %.preheader.preheader, i32 %agg_result_num16_0_loc_load, void %.lr.ph7.i" [../src/ban.cpp:117]   --->   Operation 110 'phi' 'agg_result_num16_2' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "%agg_result_num2_2 = phi i32 %tmp_224, void %.preheader.preheader, i32 %agg_result_num2_0_loc_load, void %.lr.ph7.i"   --->   Operation 111 'phi' 'agg_result_num2_2' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "%base_0_lcssa_i25 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i"   --->   Operation 112 'phi' 'base_0_lcssa_i25' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i25" [../src/ban.cpp:104]   --->   Operation 113 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 114 [1/1] (0.44ns)   --->   "%icmp_ln104_29 = icmp_ne  i2 %base_0_lcssa_i25, i2 3" [../src/ban.cpp:104]   --->   Operation 114 'icmp' 'icmp_ln104_29' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 115 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 115 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 116 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_29, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 116 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 117 [2/2] (0.42ns)   --->   "%call_ln117 = call void @_sum.2_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_3, i32 %agg_result_num16_2, i32 %agg_result_num2_2, i2 %base_0_lcssa_i25, i3 %select_ln104, i32 %agg_result_num_4_loc, i32 %agg_result_num16_3_loc, i32 %agg_result_num2_3_loc" [../src/ban.cpp:117]   --->   Operation 117 'call' 'call_ln117' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.13>
ST_21 : Operation 118 [1/2] (1.13ns)   --->   "%call_ln117 = call void @_sum.2_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_3, i32 %agg_result_num16_2, i32 %agg_result_num2_2, i2 %base_0_lcssa_i25, i3 %select_ln104, i32 %agg_result_num_4_loc, i32 %agg_result_num16_3_loc, i32 %agg_result_num2_3_loc" [../src/ban.cpp:117]   --->   Operation 118 'call' 'call_ln117' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.47>
ST_22 : Operation 119 [1/1] (0.00ns)   --->   "%agg_result_p_0 = phi i32 0, void %.preheader.preheader, i32 %tmp, void %.lr.ph7.i"   --->   Operation 119 'phi' 'agg_result_p_0' <Predicate = (and_ln77_12 & !icmp_ln104) | (and_ln77_12 & !icmp_ln92)> <Delay = 0.00>
ST_22 : Operation 120 [1/1] (0.00ns)   --->   "%agg_result_num_4_loc_load = load i32 %agg_result_num_4_loc"   --->   Operation 120 'load' 'agg_result_num_4_loc_load' <Predicate = (and_ln77_12 & !icmp_ln104) | (and_ln77_12 & !icmp_ln92)> <Delay = 0.00>
ST_22 : Operation 121 [1/1] (0.00ns)   --->   "%agg_result_num16_3_loc_load = load i32 %agg_result_num16_3_loc"   --->   Operation 121 'load' 'agg_result_num16_3_loc_load' <Predicate = (and_ln77_12 & !icmp_ln104) | (and_ln77_12 & !icmp_ln92)> <Delay = 0.00>
ST_22 : Operation 122 [1/1] (0.00ns)   --->   "%agg_result_num2_3_loc_load = load i32 %agg_result_num2_3_loc"   --->   Operation 122 'load' 'agg_result_num2_3_loc_load' <Predicate = (and_ln77_12 & !icmp_ln104) | (and_ln77_12 & !icmp_ln92)> <Delay = 0.00>
ST_22 : Operation 123 [1/1] (0.47ns)   --->   "%br_ln0 = br void %.thread6"   --->   Operation 123 'br' 'br_ln0' <Predicate = (and_ln77_12 & !icmp_ln104) | (and_ln77_12 & !icmp_ln92)> <Delay = 0.47>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%agg_result_num_6 = phi i32 %agg_result_num_4_loc_load, void %.lr.ph.i, i32 %agg_result_num_1_loc_load, void %.lr.ph7.i, i32 %agg_result_num_0, void %._crit_edge1" [../src/ban.cpp:117]   --->   Operation 124 'phi' 'agg_result_num_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%agg_result_num16_5 = phi i32 %agg_result_num16_3_loc_load, void %.lr.ph.i, i32 %agg_result_num16_0_loc_load, void %.lr.ph7.i, i32 %agg_result_num16_6, void %._crit_edge1" [../src/ban.cpp:117]   --->   Operation 125 'phi' 'agg_result_num16_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "%agg_result_num2_5 = phi i32 %agg_result_num2_3_loc_load, void %.lr.ph.i, i32 %agg_result_num2_0_loc_load, void %.lr.ph7.i, i32 %tmp_224, void %._crit_edge1"   --->   Operation 126 'phi' 'agg_result_num2_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%agg_result_p_3 = phi i32 %agg_result_p_0, void %.lr.ph.i, i32 %tmp, void %.lr.ph7.i, i32 %p_read_19, void %._crit_edge1"   --->   Operation 127 'phi' 'agg_result_p_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %agg_result_p_3" [../src/ban.cpp:125]   --->   Operation 128 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_num_6" [../src/ban.cpp:125]   --->   Operation 129 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_num16_5" [../src/ban.cpp:125]   --->   Operation 130 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_num2_5" [../src/ban.cpp:125]   --->   Operation 131 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln125 = ret i128 %mrv_3" [../src/ban.cpp:125]   --->   Operation 132 'ret' 'ret_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_num]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_num_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ diff_p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
diff_p_read                 (read          ) [ 00111111111100000000000]
b_num_offset_read           (read          ) [ 00000000000000000000000]
p_read313                   (read          ) [ 00111111111111111000000]
p_read                      (read          ) [ 00111111111110000000000]
p_read411                   (read          ) [ 01111110000000000000000]
p_read_19                   (read          ) [ 00111111111111111111111]
agg_result_num2_3_loc       (alloca        ) [ 00111111111111111111111]
agg_result_num16_3_loc      (alloca        ) [ 00111111111111111111111]
agg_result_num_4_loc        (alloca        ) [ 00111111111111111111111]
agg_result_num2_0_loc       (alloca        ) [ 00111111111111111111100]
agg_result_num16_0_loc      (alloca        ) [ 00111111111111111111100]
agg_result_num_1_loc        (alloca        ) [ 00111111111111111111100]
idx_tmp_loc                 (alloca        ) [ 00111111111111111110000]
zext_ln117                  (zext          ) [ 00000000000000000000000]
trunc_ln117                 (trunc         ) [ 00000000000000000000000]
tmp_318_cast                (bitconcatenate) [ 00000000000000000000000]
sub_ln117_1                 (sub           ) [ 00111111111100000000000]
zext_ln117_4                (zext          ) [ 00000000000000000000000]
b_num_addr                  (getelementptr ) [ 00100000000000000000000]
empty                       (trunc         ) [ 00111110000000000000000]
icmp_ln77                   (icmp          ) [ 01111111111110000000000]
br_ln116                    (br            ) [ 01111110000000000000000]
b_num_load                  (load          ) [ 00011110000000000000000]
tmp_222                     (fadd          ) [ 00000000000000000000000]
br_ln119                    (br            ) [ 00000000000000000000000]
agg_result_num_0            (phi           ) [ 00111111111111111111111]
tmp_237                     (bitselect     ) [ 00000011111100000000000]
br_ln116                    (br            ) [ 00000011111110000000000]
xor_ln117                   (xor           ) [ 00000000000000000000000]
zext_ln117_5                (zext          ) [ 00000000000000000000000]
add_ln117                   (add           ) [ 00000000000000000000000]
zext_ln117_6                (zext          ) [ 00000000000000000000000]
b_num_addr_3                (getelementptr ) [ 00000001000000000000000]
b_num_load_10               (load          ) [ 00000000111100000000000]
tmp_223                     (fadd          ) [ 00000010000110000000000]
br_ln119                    (br            ) [ 00000010000110000000000]
sub_ln117                   (sub           ) [ 00000000000000000000000]
zext_ln117_7                (zext          ) [ 00000000000000000000000]
add_ln117_3                 (add           ) [ 00000000000000000000000]
zext_ln117_8                (zext          ) [ 00000000000000000000000]
b_num_addr_4                (getelementptr ) [ 00000000000010000000000]
agg_result_num16_6          (phi           ) [ 00000000000011111111111]
b_num_load_11               (load          ) [ 00000000000001111000000]
bitcast_ln77                (bitcast       ) [ 00000000000000000000000]
tmp_s                       (partselect    ) [ 00000000000000000000000]
trunc_ln77                  (trunc         ) [ 00000000000000000000000]
icmp_ln77_26                (icmp          ) [ 00000000000000000000000]
icmp_ln77_27                (icmp          ) [ 00000000000000000000000]
or_ln77                     (or            ) [ 00000000000000000000000]
tmp_225                     (fcmp          ) [ 00000000000000000000000]
and_ln77                    (and           ) [ 00000000000000000000000]
and_ln77_12                 (and           ) [ 00000000000001111111111]
tmp_224                     (fadd          ) [ 00000000000000001111111]
br_ln122                    (br            ) [ 00000000000000001111111]
call_ln117                  (call          ) [ 00000000000000000000000]
idx_tmp_loc_load            (load          ) [ 00000000000000000000000]
empty_95                    (trunc         ) [ 00000000000000000001100]
icmp_ln92                   (icmp          ) [ 00000000000000000011111]
br_ln92                     (br            ) [ 00000000000000000011111]
xor_ln92                    (xor           ) [ 00000000000000000001000]
call_ln117                  (call          ) [ 00000000000000000000000]
agg_result_num_1_loc_load   (load          ) [ 00000000000000001000111]
agg_result_num16_0_loc_load (load          ) [ 00000000000000001000111]
agg_result_num2_0_loc_load  (load          ) [ 00000000000000001000111]
sub_ln92                    (sub           ) [ 00000000000000000000000]
base                        (add           ) [ 00000000000000000000000]
xor_ln100                   (xor           ) [ 00000000000000000000000]
sext_ln100                  (sext          ) [ 00000000000000000000000]
tmp                         (add           ) [ 00000000000000001010111]
icmp_ln104                  (icmp          ) [ 00000000000000000000111]
br_ln104                    (br            ) [ 00000000000000001010111]
agg_result_num_3            (phi           ) [ 00000000000000000001110]
agg_result_num16_2          (phi           ) [ 00000000000000000001110]
agg_result_num2_2           (phi           ) [ 00000000000000000001110]
base_0_lcssa_i25            (phi           ) [ 00000000000000000001110]
zext_ln104                  (zext          ) [ 00000000000000000000000]
icmp_ln104_29               (icmp          ) [ 00000000000000000000000]
add_ln104                   (add           ) [ 00000000000000000000000]
select_ln104                (select        ) [ 00000000000000000000010]
call_ln117                  (call          ) [ 00000000000000000000000]
agg_result_p_0              (phi           ) [ 00000000000000000000001]
agg_result_num_4_loc_load   (load          ) [ 00000000000000000000000]
agg_result_num16_3_loc_load (load          ) [ 00000000000000000000000]
agg_result_num2_3_loc_load  (load          ) [ 00000000000000000000000]
br_ln0                      (br            ) [ 00000000000000000000000]
agg_result_num_6            (phi           ) [ 00000000000000000000001]
agg_result_num16_5          (phi           ) [ 00000000000000000000001]
agg_result_num2_5           (phi           ) [ 00000000000000000000001]
agg_result_p_3              (phi           ) [ 00000000000000000000001]
mrv                         (insertvalue   ) [ 00000000000000000000000]
mrv_1                       (insertvalue   ) [ 00000000000000000000000]
mrv_2                       (insertvalue   ) [ 00000000000000000000000]
mrv_3                       (insertvalue   ) [ 00000000000000000000000]
ret_ln125                   (ret           ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read13">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read25">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read25"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_num">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_num"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_num_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_num_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="diff_p">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="diff_p"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_sum.2_Pipeline_VITIS_LOOP_84_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_sum.2_Pipeline_VITIS_LOOP_92_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_sum.2_Pipeline_VITIS_LOOP_104_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="agg_result_num2_3_loc_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_3_loc/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="agg_result_num16_3_loc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num16_3_loc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="agg_result_num_4_loc_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_4_loc/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="agg_result_num2_0_loc_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_0_loc/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="agg_result_num16_0_loc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num16_0_loc/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="agg_result_num_1_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_1_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="idx_tmp_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_tmp_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="diff_p_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="2" slack="0"/>
<pin id="100" dir="0" index="1" bw="2" slack="0"/>
<pin id="101" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="diff_p_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="b_num_offset_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="12" slack="0"/>
<pin id="107" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_num_offset_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_read313_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read313/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read411_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read411/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read_19_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_19/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="b_num_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="13" slack="0"/>
<pin id="138" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_num_addr/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="13" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_num_load/1 b_num_load_10/6 b_num_load_11/11 "/>
</bind>
</comp>

<comp id="147" class="1004" name="b_num_addr_3_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="13" slack="0"/>
<pin id="151" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_num_addr_3/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="b_num_addr_4_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="13" slack="0"/>
<pin id="159" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_num_addr_4/11 "/>
</bind>
</comp>

<comp id="163" class="1005" name="agg_result_num_0_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="5"/>
<pin id="165" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="agg_result_num_0 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="agg_result_num_0_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="32" slack="5"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num_0/6 "/>
</bind>
</comp>

<comp id="173" class="1005" name="agg_result_num16_6_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="4"/>
<pin id="175" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_num16_6 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="agg_result_num16_6_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="32" slack="11"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num16_6/12 "/>
</bind>
</comp>

<comp id="183" class="1005" name="agg_result_num_3_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num_3 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="agg_result_num_3_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="14"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num_3/20 "/>
</bind>
</comp>

<comp id="194" class="1005" name="agg_result_num16_2_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num16_2 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="agg_result_num16_2_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="8"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="32" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num16_2/20 "/>
</bind>
</comp>

<comp id="205" class="1005" name="agg_result_num2_2_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num2_2 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="agg_result_num2_2_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="4"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="32" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num2_2/20 "/>
</bind>
</comp>

<comp id="215" class="1005" name="base_0_lcssa_i25_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="1"/>
<pin id="217" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="base_0_lcssa_i25 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="base_0_lcssa_i25_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="2"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="2" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_0_lcssa_i25/20 "/>
</bind>
</comp>

<comp id="227" class="1005" name="agg_result_p_0_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="4"/>
<pin id="229" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_p_0 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="agg_result_p_0_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="4"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="32" slack="2"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_p_0/22 "/>
</bind>
</comp>

<comp id="238" class="1005" name="agg_result_num_6_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="240" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num_6 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="agg_result_num_6_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="4" bw="32" slack="16"/>
<pin id="247" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num_6/22 "/>
</bind>
</comp>

<comp id="250" class="1005" name="agg_result_num16_5_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="252" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num16_5 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="agg_result_num16_5_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="4" bw="32" slack="10"/>
<pin id="259" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num16_5/22 "/>
</bind>
</comp>

<comp id="262" class="1005" name="agg_result_num2_5_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="264" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num2_5 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="agg_result_num2_5_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="4" bw="32" slack="6"/>
<pin id="271" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num2_5/22 "/>
</bind>
</comp>

<comp id="273" class="1005" name="agg_result_p_3_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="275" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_p_3 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="agg_result_p_3_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="32" slack="2"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="4" bw="32" slack="21"/>
<pin id="282" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_p_3/22 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="0" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="10"/>
<pin id="288" dir="0" index="2" bw="32" slack="4"/>
<pin id="289" dir="0" index="3" bw="32" slack="0"/>
<pin id="290" dir="0" index="4" bw="32" slack="15"/>
<pin id="291" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/16 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="0" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="12"/>
<pin id="298" dir="0" index="2" bw="32" slack="6"/>
<pin id="299" dir="0" index="3" bw="32" slack="2"/>
<pin id="300" dir="0" index="4" bw="2" slack="0"/>
<pin id="301" dir="0" index="5" bw="2" slack="0"/>
<pin id="302" dir="0" index="6" bw="32" slack="17"/>
<pin id="303" dir="0" index="7" bw="32" slack="17"/>
<pin id="304" dir="0" index="8" bw="32" slack="17"/>
<pin id="305" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/18 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="0" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="32" slack="0"/>
<pin id="313" dir="0" index="3" bw="32" slack="0"/>
<pin id="314" dir="0" index="4" bw="2" slack="0"/>
<pin id="315" dir="0" index="5" bw="3" slack="0"/>
<pin id="316" dir="0" index="6" bw="32" slack="19"/>
<pin id="317" dir="0" index="7" bw="32" slack="19"/>
<pin id="318" dir="0" index="8" bw="32" slack="19"/>
<pin id="319" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/20 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="0" index="1" bw="32" slack="2"/>
<pin id="328" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_222/3 tmp_223/8 tmp_224/13 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="5"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_225/11 "/>
</bind>
</comp>

<comp id="337" class="1005" name="reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_num_load b_num_load_10 b_num_load_11 "/>
</bind>
</comp>

<comp id="342" class="1005" name="reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_223 tmp_224 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln117_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="12" slack="0"/>
<pin id="353" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln117_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="12" slack="0"/>
<pin id="357" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_318_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="13" slack="0"/>
<pin id="361" dir="0" index="1" bw="11" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_318_cast/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sub_ln117_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="13" slack="0"/>
<pin id="369" dir="0" index="1" bw="12" slack="0"/>
<pin id="370" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln117_1/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln117_4_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="13" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_4/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="empty_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="2" slack="0"/>
<pin id="380" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln77_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_237_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="2" slack="5"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_237/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="xor_ln117_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="5"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln117/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln117_5_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_5/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln117_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="13" slack="5"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln117_6_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="13" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_6/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sub_ln117_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="2" slack="0"/>
<pin id="416" dir="0" index="1" bw="2" slack="10"/>
<pin id="417" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln117/11 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln117_7_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="0"/>
<pin id="421" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_7/11 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln117_3_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="13" slack="10"/>
<pin id="425" dir="0" index="1" bw="2" slack="0"/>
<pin id="426" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_3/11 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln117_8_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="13" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_8/11 "/>
</bind>
</comp>

<comp id="433" class="1004" name="bitcast_ln77_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="6"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77/12 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_s_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="0" index="2" bw="6" slack="0"/>
<pin id="441" dir="0" index="3" bw="6" slack="0"/>
<pin id="442" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="447" class="1004" name="trunc_ln77_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/12 "/>
</bind>
</comp>

<comp id="451" class="1004" name="icmp_ln77_26_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_26/12 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln77_27_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="23" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_27/12 "/>
</bind>
</comp>

<comp id="463" class="1004" name="or_ln77_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/12 "/>
</bind>
</comp>

<comp id="469" class="1004" name="and_ln77_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/12 "/>
</bind>
</comp>

<comp id="475" class="1004" name="and_ln77_12_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="11"/>
<pin id="478" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_12/12 "/>
</bind>
</comp>

<comp id="480" class="1004" name="idx_tmp_loc_load_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="17"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_tmp_loc_load/18 "/>
</bind>
</comp>

<comp id="483" class="1004" name="empty_95_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_95/18 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln92_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="3" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/18 "/>
</bind>
</comp>

<comp id="494" class="1004" name="xor_ln92_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="2" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92/18 "/>
</bind>
</comp>

<comp id="501" class="1004" name="agg_result_num_1_loc_load_load_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="19"/>
<pin id="503" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_1_loc_load/20 "/>
</bind>
</comp>

<comp id="505" class="1004" name="agg_result_num16_0_loc_load_load_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="19"/>
<pin id="507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num16_0_loc_load/20 "/>
</bind>
</comp>

<comp id="509" class="1004" name="agg_result_num2_0_loc_load_load_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="19"/>
<pin id="511" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_0_loc_load/20 "/>
</bind>
</comp>

<comp id="513" class="1004" name="sub_ln92_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="2" slack="0"/>
<pin id="515" dir="0" index="1" bw="2" slack="2"/>
<pin id="516" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln92/20 "/>
</bind>
</comp>

<comp id="518" class="1004" name="base_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base/20 "/>
</bind>
</comp>

<comp id="525" class="1004" name="xor_ln100_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="2" slack="0"/>
<pin id="527" dir="0" index="1" bw="2" slack="0"/>
<pin id="528" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100/20 "/>
</bind>
</comp>

<comp id="531" class="1004" name="sext_ln100_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="2" slack="0"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/20 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="2" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="19"/>
<pin id="538" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/20 "/>
</bind>
</comp>

<comp id="540" class="1004" name="icmp_ln104_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="2" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/20 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln104_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="2" slack="0"/>
<pin id="548" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/20 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln104_29_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104_29/20 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln104_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="2" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/20 "/>
</bind>
</comp>

<comp id="562" class="1004" name="select_ln104_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="3" slack="0"/>
<pin id="565" dir="0" index="2" bw="3" slack="0"/>
<pin id="566" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/20 "/>
</bind>
</comp>

<comp id="571" class="1004" name="agg_result_num_4_loc_load_load_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="21"/>
<pin id="573" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_4_loc_load/22 "/>
</bind>
</comp>

<comp id="575" class="1004" name="agg_result_num16_3_loc_load_load_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="21"/>
<pin id="577" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num16_3_loc_load/22 "/>
</bind>
</comp>

<comp id="579" class="1004" name="agg_result_num2_3_loc_load_load_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="21"/>
<pin id="581" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_3_loc_load/22 "/>
</bind>
</comp>

<comp id="583" class="1004" name="mrv_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="128" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/22 "/>
</bind>
</comp>

<comp id="589" class="1004" name="mrv_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="128" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="0"/>
<pin id="592" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/22 "/>
</bind>
</comp>

<comp id="595" class="1004" name="mrv_2_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="128" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/22 "/>
</bind>
</comp>

<comp id="601" class="1004" name="mrv_3_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="128" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/22 "/>
</bind>
</comp>

<comp id="607" class="1005" name="diff_p_read_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="2" slack="5"/>
<pin id="609" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="diff_p_read "/>
</bind>
</comp>

<comp id="613" class="1005" name="p_read313_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="12"/>
<pin id="615" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="p_read313 "/>
</bind>
</comp>

<comp id="618" class="1005" name="p_read_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="7"/>
<pin id="620" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="624" class="1005" name="p_read411_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="2"/>
<pin id="626" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_read411 "/>
</bind>
</comp>

<comp id="630" class="1005" name="p_read_19_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="19"/>
<pin id="632" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="p_read_19 "/>
</bind>
</comp>

<comp id="636" class="1005" name="agg_result_num2_3_loc_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="19"/>
<pin id="638" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="agg_result_num2_3_loc "/>
</bind>
</comp>

<comp id="642" class="1005" name="agg_result_num16_3_loc_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="19"/>
<pin id="644" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="agg_result_num16_3_loc "/>
</bind>
</comp>

<comp id="648" class="1005" name="agg_result_num_4_loc_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="19"/>
<pin id="650" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="agg_result_num_4_loc "/>
</bind>
</comp>

<comp id="654" class="1005" name="agg_result_num2_0_loc_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="17"/>
<pin id="656" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="agg_result_num2_0_loc "/>
</bind>
</comp>

<comp id="660" class="1005" name="agg_result_num16_0_loc_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="17"/>
<pin id="662" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="agg_result_num16_0_loc "/>
</bind>
</comp>

<comp id="666" class="1005" name="agg_result_num_1_loc_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="17"/>
<pin id="668" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="agg_result_num_1_loc "/>
</bind>
</comp>

<comp id="672" class="1005" name="idx_tmp_loc_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="15"/>
<pin id="674" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="idx_tmp_loc "/>
</bind>
</comp>

<comp id="678" class="1005" name="sub_ln117_1_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="13" slack="5"/>
<pin id="680" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="sub_ln117_1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="b_num_addr_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="13" slack="1"/>
<pin id="686" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="b_num_addr "/>
</bind>
</comp>

<comp id="689" class="1005" name="empty_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="5"/>
<pin id="691" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="694" class="1005" name="icmp_ln77_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="5"/>
<pin id="696" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln77 "/>
</bind>
</comp>

<comp id="699" class="1005" name="tmp_237_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="5"/>
<pin id="701" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_237 "/>
</bind>
</comp>

<comp id="703" class="1005" name="b_num_addr_3_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="13" slack="1"/>
<pin id="705" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="b_num_addr_3 "/>
</bind>
</comp>

<comp id="708" class="1005" name="b_num_addr_4_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="13" slack="1"/>
<pin id="710" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="b_num_addr_4 "/>
</bind>
</comp>

<comp id="713" class="1005" name="and_ln77_12_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="4"/>
<pin id="715" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln77_12 "/>
</bind>
</comp>

<comp id="717" class="1005" name="empty_95_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="2" slack="1"/>
<pin id="719" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_95 "/>
</bind>
</comp>

<comp id="723" class="1005" name="icmp_ln92_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="2"/>
<pin id="725" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="727" class="1005" name="xor_ln92_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="2" slack="1"/>
<pin id="729" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln92 "/>
</bind>
</comp>

<comp id="741" class="1005" name="tmp_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="2"/>
<pin id="743" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="747" class="1005" name="icmp_ln104_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="2"/>
<pin id="749" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="751" class="1005" name="select_ln104_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="3" slack="1"/>
<pin id="753" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln104 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="155" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="172"><net_src comp="166" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="182"><net_src comp="176" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="192"><net_src comp="163" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="203"><net_src comp="173" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="197" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="214"><net_src comp="208" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="230"><net_src comp="66" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="249"><net_src comp="163" pin="1"/><net_sink comp="241" pin=4"/></net>

<net id="261"><net_src comp="173" pin="1"/><net_sink comp="253" pin=4"/></net>

<net id="284"><net_src comp="231" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="292"><net_src comp="50" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="163" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="173" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="306"><net_src comp="56" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="307"><net_src comp="163" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="308"><net_src comp="173" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="320"><net_src comp="64" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="321"><net_src comp="186" pin="4"/><net_sink comp="309" pin=1"/></net>

<net id="322"><net_src comp="197" pin="4"/><net_sink comp="309" pin=2"/></net>

<net id="323"><net_src comp="208" pin="4"/><net_sink comp="309" pin=3"/></net>

<net id="324"><net_src comp="219" pin="4"/><net_sink comp="309" pin=4"/></net>

<net id="329"><net_src comp="325" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="330"><net_src comp="325" pin="2"/><net_sink comp="285" pin=3"/></net>

<net id="335"><net_src comp="163" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="38" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="141" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="345"><net_src comp="325" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="285" pin=3"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="295" pin=3"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="265" pin=4"/></net>

<net id="354"><net_src comp="104" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="104" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="24" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="26" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="351" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="381"><net_src comp="98" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="98" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="26" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="30" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="32" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="34" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="395" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="404" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="418"><net_src comp="36" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="423" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="436"><net_src comp="163" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="40" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="433" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="42" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="44" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="450"><net_src comp="433" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="437" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="46" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="447" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="48" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="451" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="331" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="486"><net_src comp="480" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="295" pin=4"/></net>

<net id="492"><net_src comp="480" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="52" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="483" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="54" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="500"><net_src comp="494" pin="2"/><net_sink comp="295" pin=5"/></net>

<net id="504"><net_src comp="501" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="508"><net_src comp="505" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="512"><net_src comp="509" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="517"><net_src comp="36" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="513" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="58" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="524"><net_src comp="518" pin="2"/><net_sink comp="219" pin=2"/></net>

<net id="529"><net_src comp="513" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="36" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="531" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="518" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="54" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="549"><net_src comp="219" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="219" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="54" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="546" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="60" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="550" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="62" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="556" pin="2"/><net_sink comp="562" pin=2"/></net>

<net id="570"><net_src comp="562" pin="3"/><net_sink comp="309" pin=5"/></net>

<net id="574"><net_src comp="571" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="578"><net_src comp="575" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="582"><net_src comp="579" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="587"><net_src comp="68" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="276" pin="6"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="241" pin="6"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="589" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="253" pin="6"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="595" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="265" pin="6"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="98" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="616"><net_src comp="110" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="621"><net_src comp="116" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="627"><net_src comp="122" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="633"><net_src comp="128" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="276" pin=4"/></net>

<net id="639"><net_src comp="70" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="309" pin=8"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="645"><net_src comp="74" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="309" pin=7"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="651"><net_src comp="78" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="309" pin=6"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="657"><net_src comp="82" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="295" pin=8"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="663"><net_src comp="86" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="295" pin=7"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="669"><net_src comp="90" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="295" pin=6"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="675"><net_src comp="94" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="285" pin=4"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="681"><net_src comp="367" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="687"><net_src comp="134" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="692"><net_src comp="378" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="697"><net_src comp="382" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="702"><net_src comp="388" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="147" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="711"><net_src comp="155" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="716"><net_src comp="475" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="483" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="295" pin=4"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="726"><net_src comp="488" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="494" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="295" pin=5"/></net>

<net id="744"><net_src comp="535" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="750"><net_src comp="540" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="562" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="309" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: _sum.2 : p_read13 | {1 }
	Port: _sum.2 : p_read4 | {1 }
	Port: _sum.2 : p_read25 | {1 }
	Port: _sum.2 : p_read3 | {1 }
	Port: _sum.2 : b_num | {1 2 6 7 11 12 }
	Port: _sum.2 : b_num_offset | {1 }
	Port: _sum.2 : diff_p | {1 }
  - Chain level:
	State 1
		tmp_318_cast : 1
		sub_ln117_1 : 2
		zext_ln117_4 : 3
		b_num_addr : 4
		br_ln116 : 1
		b_num_load : 5
	State 2
	State 3
	State 4
	State 5
	State 6
		agg_result_num_0 : 1
		br_ln116 : 1
		add_ln117 : 1
		zext_ln117_6 : 2
		b_num_addr_3 : 3
		b_num_load_10 : 4
	State 7
	State 8
	State 9
	State 10
	State 11
		zext_ln117_7 : 1
		add_ln117_3 : 2
		zext_ln117_8 : 3
		b_num_addr_4 : 4
		b_num_load_11 : 5
	State 12
		tmp_s : 1
		trunc_ln77 : 1
		icmp_ln77_26 : 2
		icmp_ln77_27 : 2
		or_ln77 : 3
		and_ln77 : 3
		and_ln77_12 : 3
	State 13
	State 14
	State 15
	State 16
		call_ln117 : 1
	State 17
	State 18
		empty_95 : 1
		icmp_ln92 : 1
		br_ln92 : 2
		xor_ln92 : 2
		call_ln117 : 2
	State 19
	State 20
		base : 1
		xor_ln100 : 1
		sext_ln100 : 1
		tmp : 2
		icmp_ln104 : 2
		br_ln104 : 3
		agg_result_num_3 : 4
		agg_result_num16_2 : 4
		agg_result_num2_2 : 4
		base_0_lcssa_i25 : 4
		zext_ln104 : 5
		icmp_ln104_29 : 5
		add_ln104 : 6
		select_ln104 : 7
		call_ln117 : 8
	State 21
	State 22
		agg_result_num_6 : 1
		agg_result_num16_5 : 1
		agg_result_num2_5 : 1
		agg_result_p_3 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		ret_ln125 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |  grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285 |    0    |  0.427  |   199   |   131   |
|   call   |  grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295 |    0    |    0    |   199   |    41   |
|          | grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309 |    0    |    0    |   224   |   100   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   fadd   |                  grp_fu_325                  |    2    |    0    |   227   |   214   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               add_ln117_fu_404               |    0    |    0    |    0    |    20   |
|          |              add_ln117_3_fu_423              |    0    |    0    |    0    |    20   |
|    add   |                  base_fu_518                 |    0    |    0    |    0    |    9    |
|          |                  tmp_fu_535                  |    0    |    0    |    0    |    39   |
|          |               add_ln104_fu_556               |    0    |    0    |    0    |    9    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln77_fu_382               |    0    |    0    |    0    |    8    |
|          |              icmp_ln77_26_fu_451             |    0    |    0    |    0    |    11   |
|   icmp   |              icmp_ln77_27_fu_457             |    0    |    0    |    0    |    16   |
|          |               icmp_ln92_fu_488               |    0    |    0    |    0    |    20   |
|          |               icmp_ln104_fu_540              |    0    |    0    |    0    |    8    |
|          |             icmp_ln104_29_fu_550             |    0    |    0    |    0    |    8    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |              sub_ln117_1_fu_367              |    0    |    0    |    0    |    20   |
|    sub   |               sub_ln117_fu_414               |    0    |    0    |    0    |    9    |
|          |                sub_ln92_fu_513               |    0    |    0    |    0    |    9    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               xor_ln117_fu_395               |    0    |    0    |    0    |    2    |
|    xor   |                xor_ln92_fu_494               |    0    |    0    |    0    |    2    |
|          |               xor_ln100_fu_525               |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    and   |                and_ln77_fu_469               |    0    |    0    |    0    |    2    |
|          |              and_ln77_12_fu_475              |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|  select  |              select_ln104_fu_562             |    0    |    0    |    0    |    3    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    or    |                or_ln77_fu_463                |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |            diff_p_read_read_fu_98            |    0    |    0    |    0    |    0    |
|          |         b_num_offset_read_read_fu_104        |    0    |    0    |    0    |    0    |
|   read   |             p_read313_read_fu_110            |    0    |    0    |    0    |    0    |
|          |              p_read_read_fu_116              |    0    |    0    |    0    |    0    |
|          |             p_read411_read_fu_122            |    0    |    0    |    0    |    0    |
|          |             p_read_19_read_fu_128            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                  grp_fu_331                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               zext_ln117_fu_351              |    0    |    0    |    0    |    0    |
|          |              zext_ln117_4_fu_373             |    0    |    0    |    0    |    0    |
|          |              zext_ln117_5_fu_400             |    0    |    0    |    0    |    0    |
|   zext   |              zext_ln117_6_fu_409             |    0    |    0    |    0    |    0    |
|          |              zext_ln117_7_fu_419             |    0    |    0    |    0    |    0    |
|          |              zext_ln117_8_fu_428             |    0    |    0    |    0    |    0    |
|          |               zext_ln104_fu_546              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln117_fu_355              |    0    |    0    |    0    |    0    |
|   trunc  |                 empty_fu_378                 |    0    |    0    |    0    |    0    |
|          |               trunc_ln77_fu_447              |    0    |    0    |    0    |    0    |
|          |                empty_95_fu_483               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|              tmp_318_cast_fu_359             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
| bitselect|                tmp_237_fu_388                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|partselect|                 tmp_s_fu_437                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   sext   |               sext_ln100_fu_531              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                  mrv_fu_583                  |    0    |    0    |    0    |    0    |
|insertvalue|                 mrv_1_fu_589                 |    0    |    0    |    0    |    0    |
|          |                 mrv_2_fu_595                 |    0    |    0    |    0    |    0    |
|          |                 mrv_3_fu_601                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    2    |  0.427  |   849   |   707   |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|agg_result_num16_0_loc_reg_660|   32   |
|  agg_result_num16_2_reg_194  |   32   |
|agg_result_num16_3_loc_reg_642|   32   |
|  agg_result_num16_5_reg_250  |   32   |
|  agg_result_num16_6_reg_173  |   32   |
| agg_result_num2_0_loc_reg_654|   32   |
|   agg_result_num2_2_reg_205  |   32   |
| agg_result_num2_3_loc_reg_636|   32   |
|   agg_result_num2_5_reg_262  |   32   |
|   agg_result_num_0_reg_163   |   32   |
| agg_result_num_1_loc_reg_666 |   32   |
|   agg_result_num_3_reg_183   |   32   |
| agg_result_num_4_loc_reg_648 |   32   |
|   agg_result_num_6_reg_238   |   32   |
|    agg_result_p_0_reg_227    |   32   |
|    agg_result_p_3_reg_273    |   32   |
|      and_ln77_12_reg_713     |    1   |
|     b_num_addr_3_reg_703     |   13   |
|     b_num_addr_4_reg_708     |   13   |
|      b_num_addr_reg_684      |   13   |
|   base_0_lcssa_i25_reg_215   |    2   |
|      diff_p_read_reg_607     |    2   |
|       empty_95_reg_717       |    2   |
|         empty_reg_689        |    1   |
|      icmp_ln104_reg_747      |    1   |
|       icmp_ln77_reg_694      |    1   |
|       icmp_ln92_reg_723      |    1   |
|      idx_tmp_loc_reg_672     |   32   |
|       p_read313_reg_613      |   32   |
|       p_read411_reg_624      |   32   |
|       p_read_19_reg_630      |   32   |
|        p_read_reg_618        |   32   |
|            reg_337           |   32   |
|            reg_342           |   32   |
|     select_ln104_reg_751     |    3   |
|      sub_ln117_1_reg_678     |   13   |
|        tmp_237_reg_699       |    1   |
|          tmp_reg_741         |   32   |
|       xor_ln92_reg_727       |    2   |
+------------------------------+--------+
|             Total            |   837  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_141              |  p0  |   6  |  13  |   78   ||    31   |
|           base_0_lcssa_i25_reg_215           |  p0  |   2  |   2  |    4   ||    9    |
|  grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285 |  p3  |   2  |  32  |   64   ||    9    |
|  grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295 |  p4  |   2  |   2  |    4   ||    9    |
|  grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295 |  p5  |   2  |   2  |    4   ||    9    |
| grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309 |  p5  |   2  |   3  |    6   ||    9    |
|                  grp_fu_325                  |  p1  |   3  |  32  |   96   ||    14   |
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                    |      |      |      |   256  ||  3.234  ||    90   |
|----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    0   |   849  |   707  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   90   |
|  Register |    -   |    -   |   837  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |  1686  |   797  |
+-----------+--------+--------+--------+--------+
