/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [21:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [12:0] celloutsig_0_24z;
  wire [37:0] celloutsig_0_25z;
  wire [10:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [7:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [14:0] celloutsig_0_6z;
  reg [2:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [24:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = ~(celloutsig_0_10z[7] & celloutsig_0_12z);
  assign celloutsig_1_14z = !(celloutsig_1_4z ? celloutsig_1_1z[9] : celloutsig_1_6z[0]);
  assign celloutsig_0_3z = ~(celloutsig_0_2z | celloutsig_0_1z[4]);
  assign celloutsig_1_5z = ~(in_data[98] | celloutsig_1_4z);
  assign celloutsig_0_20z = ~celloutsig_0_15z[8];
  assign celloutsig_0_29z = ~celloutsig_0_1z[13];
  assign celloutsig_0_35z = ~(celloutsig_0_8z[2] ^ celloutsig_0_29z);
  assign celloutsig_0_40z = ~(celloutsig_0_20z ^ celloutsig_0_3z);
  assign celloutsig_1_0z = in_data[157:155] / { 1'h1, in_data[189:188] };
  assign celloutsig_1_16z = { celloutsig_1_14z, celloutsig_1_10z } / { 1'h1, celloutsig_1_9z[9:6] };
  assign celloutsig_1_2z = in_data[104:100] === { celloutsig_1_1z[3:2], celloutsig_1_0z };
  assign celloutsig_0_2z = celloutsig_0_1z[15:9] === celloutsig_0_1z[7:1];
  assign celloutsig_1_3z = { celloutsig_1_1z[6:2], celloutsig_1_0z } <= celloutsig_1_1z[9:2];
  assign celloutsig_1_8z = { celloutsig_1_6z[13:11], celloutsig_1_5z } <= celloutsig_1_1z[5:2];
  assign celloutsig_1_17z = { celloutsig_1_7z[5:3], celloutsig_1_14z, celloutsig_1_16z } <= { celloutsig_1_13z[4:1], celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_16z = celloutsig_0_2z & ~(celloutsig_0_10z[1]);
  assign celloutsig_0_30z = celloutsig_0_27z[5] & ~(celloutsig_0_25z[28]);
  assign celloutsig_0_46z = { celloutsig_0_35z, celloutsig_0_5z, celloutsig_0_40z } % { 1'h1, celloutsig_0_11z[14:11] };
  assign celloutsig_0_27z = celloutsig_0_11z[19:9] % { 1'h1, in_data[23:22], celloutsig_0_4z };
  assign celloutsig_1_7z = { celloutsig_1_1z[9:1], celloutsig_1_3z } * celloutsig_1_6z[15:6];
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_2z } * celloutsig_1_1z[9:6];
  assign celloutsig_0_9z = celloutsig_0_6z[14:11] * { celloutsig_0_8z[1], celloutsig_0_5z };
  assign celloutsig_0_10z = { in_data[39:34], celloutsig_0_2z, celloutsig_0_7z } * celloutsig_0_6z[9:0];
  assign celloutsig_0_24z = { celloutsig_0_4z[7:3], celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_9z } * in_data[86:74];
  assign celloutsig_0_47z = celloutsig_0_27z[6:0] != { celloutsig_0_24z[12:8], celloutsig_0_29z, celloutsig_0_30z };
  assign celloutsig_1_4z = { in_data[146:145], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z } != { in_data[111:107], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_0z[8:4], celloutsig_0_12z } != celloutsig_0_4z[5:0];
  assign celloutsig_1_6z = - { celloutsig_1_1z[9:3], celloutsig_1_1z };
  assign celloutsig_0_11z = - { celloutsig_0_1z[8], celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_1_13z = ~ celloutsig_1_6z[12:2];
  assign celloutsig_1_9z = celloutsig_1_6z[16:4] >> { celloutsig_1_0z[0], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_7z[1:0], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z } >> { celloutsig_1_1z[8:1], celloutsig_1_6z };
  assign celloutsig_0_6z = in_data[64:50] >> { celloutsig_0_4z[3:0], celloutsig_0_0z };
  assign celloutsig_0_15z = celloutsig_0_1z[12:4] >> { celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_1z = { in_data[43:38], celloutsig_0_0z } >> in_data[59:43];
  assign celloutsig_0_25z = { celloutsig_0_4z[7:2], celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_7z } >> { celloutsig_0_11z[7:4], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_4z = celloutsig_0_0z[7:0] <<< in_data[51:44];
  assign celloutsig_0_5z = { in_data[72:71], celloutsig_0_2z } <<< { celloutsig_0_1z[15:14], celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_16z } <<< { celloutsig_1_11z[4:0], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_8z = celloutsig_0_1z[16:12] <<< { celloutsig_0_6z[2], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_8z[4:1], celloutsig_0_5z } <<< celloutsig_0_10z[6:0];
  assign celloutsig_1_1z = in_data[151:142] >>> { in_data[174:168], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_10z[0], celloutsig_1_4z, celloutsig_1_0z } >>> celloutsig_1_13z[5:1];
  assign celloutsig_0_12z = ~((celloutsig_0_2z & celloutsig_0_5z[0]) | in_data[9]);
  assign celloutsig_0_14z = ~((celloutsig_0_12z & celloutsig_0_0z[2]) | celloutsig_0_8z[2]);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_0z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[58:48];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_7z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_7z = celloutsig_0_4z[2:0];
  assign { out_data[138:128], out_data[100:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
