/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Dec  1 06:45:48 2016
 *                 Full Compile MD5 Checksum  20bceb797972bbbfe6886f688dd76df1
 *                     (minus title and desc)
 *                 MD5 Checksum               60da5b9432d9a6239bf2f04b2e62b119
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_HIF_CPU_INTR1_H__
#define BCHP_HIF_CPU_INTR1_H__

/***************************************************************************
 *HIF_CPU_INTR1 - HIF CPU0 Thread Processor 0 (TP0) Level 1 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS        0x004a1500 /* [RO][32] Interrupt Status Register */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS        0x004a1504 /* [RO][32] Interrupt Status Register */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS        0x004a1508 /* [RO][32] Interrupt Status Register */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS        0x004a150c /* [RO][32] Interrupt Status Register */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS   0x004a1510 /* [RO][32] Interrupt Mask Status Register */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS   0x004a1514 /* [RO][32] Interrupt Mask Status Register */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS   0x004a1518 /* [RO][32] Interrupt Mask Status Register */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS   0x004a151c /* [RO][32] Interrupt Mask Status Register */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET      0x004a1520 /* [WO][32] Interrupt Mask Set Register */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET      0x004a1524 /* [WO][32] Interrupt Mask Set Register */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET      0x004a1528 /* [WO][32] Interrupt Mask Set Register */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET      0x004a152c /* [WO][32] Interrupt Mask Set Register */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR    0x004a1530 /* [WO][32] Interrupt Mask Clear Register */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR    0x004a1534 /* [WO][32] Interrupt Mask Clear Register */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR    0x004a1538 /* [WO][32] Interrupt Mask Clear Register */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR    0x004a153c /* [WO][32] Interrupt Mask Clear Register */

/***************************************************************************
 *INTR_W0_STATUS - Interrupt Status Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: HDMI_RX_0_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_HDMI_RX_0_CPU_INTR_MASK  0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_HDMI_RX_0_CPU_INTR_SHIFT 31
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_HDMI_RX_0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: HDMI_TX_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_HDMI_TX_CPU_INTR_MASK    0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_HDMI_TX_CPU_INTR_SHIFT   30
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_HDMI_TX_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: DVP_HR_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_DVP_HR_CPU_INTR_MASK     0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_DVP_HR_CPU_INTR_SHIFT    29
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_DVP_HR_CPU_INTR_DEFAULT  0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: AVS_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_AVS_CPU_INTR_MASK        0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_AVS_CPU_INTR_SHIFT       28
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_AVS_CPU_INTR_DEFAULT     0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: CLKGEN_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CLKGEN_CPU_INTR_MASK     0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CLKGEN_CPU_INTR_SHIFT    27
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CLKGEN_CPU_INTR_DEFAULT  0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: BVNM_1_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNM_1_CPU_INTR_MASK     0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNM_1_CPU_INTR_SHIFT    26
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNM_1_CPU_INTR_DEFAULT  0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: BVNM_0_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNM_0_CPU_INTR_MASK     0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNM_0_CPU_INTR_SHIFT    25
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNM_0_CPU_INTR_DEFAULT  0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: BVNF_16_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNF_16_CPU_INTR_MASK    0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNF_16_CPU_INTR_SHIFT   24
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNF_16_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: BVNF_9_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNF_9_CPU_INTR_MASK     0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNF_9_CPU_INTR_SHIFT    23
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNF_9_CPU_INTR_DEFAULT  0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: BVNF_5_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNF_5_CPU_INTR_MASK     0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNF_5_CPU_INTR_SHIFT    22
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNF_5_CPU_INTR_DEFAULT  0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: BVNF_1_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNF_1_CPU_INTR_MASK     0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNF_1_CPU_INTR_SHIFT    21
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNF_1_CPU_INTR_DEFAULT  0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: BVNF_0_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNF_0_CPU_INTR_MASK     0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNF_0_CPU_INTR_SHIFT    20
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNF_0_CPU_INTR_DEFAULT  0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: BVNB_1_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNB_1_CPU_INTR_MASK     0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNB_1_CPU_INTR_SHIFT    19
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNB_1_CPU_INTR_DEFAULT  0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: BVNB_0_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNB_0_CPU_INTR_MASK     0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNB_0_CPU_INTR_SHIFT    18
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BVNB_0_CPU_INTR_DEFAULT  0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: VEC_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_VEC_CPU_INTR_MASK        0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_VEC_CPU_INTR_SHIFT       17
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_VEC_CPU_INTR_DEFAULT     0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: MM_M2MC0_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_MM_M2MC0_CPU_INTR_MASK   0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_MM_M2MC0_CPU_INTR_SHIFT  16
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_MM_M2MC0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: M2MC1_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_M2MC1_CPU_INTR_MASK      0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_M2MC1_CPU_INTR_SHIFT     15
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_M2MC1_CPU_INTR_DEFAULT   0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: GFX_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_GFX_CPU_INTR_MASK        0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_GFX_CPU_INTR_SHIFT       14
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_GFX_CPU_INTR_DEFAULT     0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: AIO_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_AIO_CPU_INTR_MASK        0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_AIO_CPU_INTR_SHIFT       13
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_AIO_CPU_INTR_DEFAULT     0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: NMI_PIN_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_NMI_PIN_CPU_INTR_MASK    0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_NMI_PIN_CPU_INTR_SHIFT   12
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_NMI_PIN_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: CPU_THERM_LO_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_THERM_LO_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_THERM_LO_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_THERM_LO_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: CPU_THERM_HI_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_THERM_HI_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_THERM_HI_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_THERM_HI_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: CPU_AXIERRIRQ_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_AXIERRIRQ_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_AXIERRIRQ_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_AXIERRIRQ_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: CPU_INTERRIRQ_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_INTERRIRQ_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_INTERRIRQ_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_INTERRIRQ_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: CPU_PMUIRQ_3_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_PMUIRQ_3_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_PMUIRQ_3_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_PMUIRQ_3_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: CPU_PMUIRQ_2_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_PMUIRQ_2_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_PMUIRQ_2_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_PMUIRQ_2_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: CPU_PMUIRQ_1_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_PMUIRQ_1_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_PMUIRQ_1_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_PMUIRQ_1_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: CPU_PMUIRQ_0_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_PMUIRQ_0_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_PMUIRQ_0_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_PMUIRQ_0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: CPU_ACCESS_VIOL1_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_ACCESS_VIOL1_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_ACCESS_VIOL1_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_ACCESS_VIOL1_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: CPU_ACCESS_VIOL0_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_ACCESS_VIOL0_CPU_INTR_MASK 0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_ACCESS_VIOL0_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_ACCESS_VIOL0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: SCPU_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SCPU_CPU_INTR_MASK       0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SCPU_CPU_INTR_SHIFT      1
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SCPU_CPU_INTR_DEFAULT    0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: BSP_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BSP_CPU_INTR_MASK        0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BSP_CPU_INTR_SHIFT       0
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_BSP_CPU_INTR_DEFAULT     0x00000000

/***************************************************************************
 *INTR_W1_STATUS - Interrupt Status Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: SATA_GRB_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SATA_GRB_CPU_INTR_MASK   0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SATA_GRB_CPU_INTR_SHIFT  31
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SATA_GRB_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: SATA_AHCI_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SATA_AHCI_CPU_INTR_MASK  0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SATA_AHCI_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SATA_AHCI_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: SYSTEMPORTLITE_1_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SYSTEMPORTLITE_1_CPU_INTR_MASK 0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SYSTEMPORTLITE_1_CPU_INTR_SHIFT 29
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SYSTEMPORTLITE_1_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: SYSTEMPORTLITE_0_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SYSTEMPORTLITE_0_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SYSTEMPORTLITE_0_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SYSTEMPORTLITE_0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: SWITCH_1_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SWITCH_1_CPU_INTR_MASK   0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SWITCH_1_CPU_INTR_SHIFT  27
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SWITCH_1_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: SWITCH_0_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SWITCH_0_CPU_INTR_MASK   0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SWITCH_0_CPU_INTR_SHIFT  26
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SWITCH_0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: RAAGA_FW_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_RAAGA_FW_CPU_INTR_MASK   0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_RAAGA_FW_CPU_INTR_SHIFT  25
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_RAAGA_FW_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: RAAGA_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_RAAGA_CPU_INTR_MASK      0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_RAAGA_CPU_INTR_SHIFT     24
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_RAAGA_CPU_INTR_DEFAULT   0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: MEMC1_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_MEMC1_CPU_INTR_MASK      0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_MEMC1_CPU_INTR_SHIFT     23
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_MEMC1_CPU_INTR_DEFAULT   0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: MEMC0_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_MEMC0_CPU_INTR_MASK      0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_MEMC0_CPU_INTR_SHIFT     22
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_MEMC0_CPU_INTR_DEFAULT   0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: ASP_1_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_ASP_1_CPU_INTR_MASK      0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_ASP_1_CPU_INTR_SHIFT     21
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_ASP_1_CPU_INTR_DEFAULT   0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: ASP_0_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_ASP_0_CPU_INTR_MASK      0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_ASP_0_CPU_INTR_SHIFT     20
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_ASP_0_CPU_INTR_DEFAULT   0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: HVD1_0_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_HVD1_0_CPU_INTR_MASK     0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_HVD1_0_CPU_INTR_SHIFT    19
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_HVD1_0_CPU_INTR_DEFAULT  0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: HVD0_0_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_HVD0_0_CPU_INTR_MASK     0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_HVD0_0_CPU_INTR_SHIFT    18
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_HVD0_0_CPU_INTR_DEFAULT  0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: EXT_IRQ_05_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_EXT_IRQ_05_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_EXT_IRQ_05_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_EXT_IRQ_05_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: EXT_IRQ_04_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_EXT_IRQ_04_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_EXT_IRQ_04_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_EXT_IRQ_04_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: EXT_IRQ_03_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_EXT_IRQ_03_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_EXT_IRQ_03_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_EXT_IRQ_03_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: EXT_IRQ_02_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_EXT_IRQ_02_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_EXT_IRQ_02_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_EXT_IRQ_02_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: EXT_IRQ_01_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_EXT_IRQ_01_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_EXT_IRQ_01_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_EXT_IRQ_01_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: EXT_IRQ_00_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_EXT_IRQ_00_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_EXT_IRQ_00_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_EXT_IRQ_00_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: WEBHIF_TIMER_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_TIMER_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_TIMER_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_TIMER_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: WEBHIF_STB_IPI0_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_STB_IPI0_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_STB_IPI0_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_STB_IPI0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: WEBHIF_IPI0_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_IPI0_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_IPI0_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_IPI0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: WEBHIF_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_CPU_INTR_MASK     0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_CPU_INTR_SHIFT    8
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_CPU_INTR_DEFAULT  0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: SDIO1_0_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SDIO1_0_CPU_INTR_MASK    0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SDIO1_0_CPU_INTR_SHIFT   7
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SDIO1_0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: SDIO0_0_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SDIO0_0_CPU_INTR_MASK    0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SDIO0_0_CPU_INTR_SHIFT   6
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SDIO0_0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: IPI1_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_IPI1_CPU_INTR_MASK       0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_IPI1_CPU_INTR_SHIFT      5
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_IPI1_CPU_INTR_DEFAULT    0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: IPI0_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_IPI0_CPU_INTR_MASK       0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_IPI0_CPU_INTR_SHIFT      4
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_IPI0_CPU_INTR_DEFAULT    0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: HIF_SPI_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_HIF_SPI_CPU_INTR_MASK    0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_HIF_SPI_CPU_INTR_SHIFT   3
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_HIF_SPI_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: HIF_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_HIF_CPU_INTR_MASK        0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_HIF_CPU_INTR_SHIFT       2
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_HIF_CPU_INTR_DEFAULT     0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: XPT_SEC_1_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_XPT_SEC_1_CPU_INTR_MASK  0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_XPT_SEC_1_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_XPT_SEC_1_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: XPT_SEC_0_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_XPT_SEC_0_CPU_INTR_MASK  0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_XPT_SEC_0_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_XPT_SEC_0_CPU_INTR_DEFAULT 0x00000000

/***************************************************************************
 *INTR_W2_STATUS - Interrupt Status Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: UPG_TMR_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_TMR_CPU_INTR_MASK    0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_TMR_CPU_INTR_SHIFT   31
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_TMR_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: UPG_SPI_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_SPI_CPU_INTR_MASK    0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_SPI_CPU_INTR_SHIFT   30
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_SPI_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: UPG_SC_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_SC_CPU_INTR_MASK     0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_SC_CPU_INTR_SHIFT    29
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_SC_CPU_INTR_DEFAULT  0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: UPG_MC_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_MC_CPU_INTR_MASK     0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_MC_CPU_INTR_SHIFT    28
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_MC_CPU_INTR_DEFAULT  0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: UPG_MAIN_AON_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_MAIN_AON_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_MAIN_AON_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_MAIN_AON_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: UPG_MAIN_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_MAIN_CPU_INTR_MASK   0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_MAIN_CPU_INTR_SHIFT  26
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_MAIN_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: UPG_BSC_AON_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_BSC_AON_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_BSC_AON_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_BSC_AON_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: UPG_BSC_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_BSC_CPU_INTR_MASK    0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_BSC_CPU_INTR_SHIFT   24
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_BSC_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: UPG_AUX_AON_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_AUX_AON_CPU_INTR_MASK 0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_AUX_AON_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_AUX_AON_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: UPG_AUX_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_AUX_CPU_INTR_MASK    0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_AUX_CPU_INTR_SHIFT   22
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_AUX_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: SYS_PM_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_SYS_PM_CPU_INTR_MASK     0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_SYS_PM_CPU_INTR_SHIFT    21
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_SYS_PM_CPU_INTR_DEFAULT  0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: SYS_AON_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_SYS_AON_CPU_INTR_MASK    0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_SYS_AON_CPU_INTR_SHIFT   20
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_SYS_AON_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: SYS_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_SYS_CPU_INTR_MASK        0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_SYS_CPU_INTR_SHIFT       19
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_SYS_CPU_INTR_DEFAULT     0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: VICE2_0_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_VICE2_0_CPU_INTR_MASK    0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_VICE2_0_CPU_INTR_SHIFT   18
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_VICE2_0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE_1_PME_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_PME_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_PME_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_PME_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE_1_NMI_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_NMI_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_NMI_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_NMI_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE_1_MSI_INTR_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_MSI_INTR_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_MSI_INTR_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_MSI_INTR_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE_1_INTR_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_INTR_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_INTR_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_INTR_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE_1_INTD_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_INTD_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_INTD_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_INTD_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE_1_INTC_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_INTC_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_INTC_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_INTC_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE_1_INTB_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_INTB_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_INTB_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_INTB_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE_1_INTA_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_INTA_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_INTA_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_INTA_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE_1_ERR_ATTN_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_ERR_ATTN_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_ERR_ATTN_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_1_ERR_ATTN_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE_0_PME_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_PME_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_PME_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_PME_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE_0_NMI_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_NMI_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_NMI_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_NMI_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE_0_MSI_INTR_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_MSI_INTR_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_MSI_INTR_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_MSI_INTR_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE_0_INTR_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_INTR_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_INTR_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_INTR_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE_0_INTD_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_INTD_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_INTD_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_INTD_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE_0_INTC_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_INTC_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_INTC_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_INTC_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE_0_INTB_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_INTB_CPU_INTR_MASK 0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_INTB_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_INTB_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE_0_INTA_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_INTA_CPU_INTR_MASK 0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_INTA_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_INTA_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE_0_ERR_ATTN_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_ERR_ATTN_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_ERR_ATTN_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE_0_ERR_ATTN_CPU_INTR_DEFAULT 0x00000000

/***************************************************************************
 *INTR_W3_STATUS - Interrupt Status Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: reserved0 [31:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_reserved0_MASK           0xff800000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_reserved0_SHIFT          23

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: XPT_SEC_CHECKER_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_SEC_CHECKER_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_SEC_CHECKER_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_SEC_CHECKER_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: UPG_UART_DMA2_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UPG_UART_DMA2_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UPG_UART_DMA2_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UPG_UART_DMA2_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: UPG_UART_DMA1_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UPG_UART_DMA1_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UPG_UART_DMA1_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UPG_UART_DMA1_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: UPG_UART_DMA0_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UPG_UART_DMA0_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UPG_UART_DMA0_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UPG_UART_DMA0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: USB0_USBD_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_USB0_USBD_CPU_INTR_MASK  0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_USB0_USBD_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_USB0_USBD_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: USB0_XHCI_0_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_USB0_XHCI_0_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_USB0_XHCI_0_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_USB0_XHCI_0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: USB0_BRIDGE_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_USB0_BRIDGE_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_USB0_BRIDGE_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_USB0_BRIDGE_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: XPT_EXTCARD_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_EXTCARD_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_EXTCARD_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_EXTCARD_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: XPT_WMDMA_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_WMDMA_CPU_INTR_MASK  0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_WMDMA_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_WMDMA_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: XPT_MDMA_MCPB_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_MDMA_MCPB_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_MDMA_MCPB_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_MDMA_MCPB_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: XPT_MCPB_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_MCPB_CPU_INTR_MASK   0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_MCPB_CPU_INTR_SHIFT  12
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_MCPB_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: XPT_STATUS_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_STATUS_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_STATUS_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_STATUS_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: XPT_RAV_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_RAV_CPU_INTR_MASK    0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_RAV_CPU_INTR_SHIFT   10
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_RAV_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: XPT_PCR_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_PCR_CPU_INTR_MASK    0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_PCR_CPU_INTR_SHIFT   9
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_PCR_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: XPT_MSG_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_MSG_CPU_INTR_MASK    0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_MSG_CPU_INTR_SHIFT   8
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_MSG_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: XPT_MSG_STAT_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_MSG_STAT_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_MSG_STAT_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_MSG_STAT_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: XPT_OVFL_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_OVFL_CPU_INTR_MASK   0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_OVFL_CPU_INTR_SHIFT  6
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_OVFL_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: XPT_FE_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_FE_CPU_INTR_MASK     0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_FE_CPU_INTR_SHIFT    5
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_XPT_FE_CPU_INTR_DEFAULT  0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: V3D_HUB_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_V3D_HUB_CPU_INTR_MASK    0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_V3D_HUB_CPU_INTR_SHIFT   4
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_V3D_HUB_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: V3D_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_V3D_CPU_INTR_MASK        0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_V3D_CPU_INTR_SHIFT       3
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_V3D_CPU_INTR_DEFAULT     0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: UPG_UART2_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UPG_UART2_CPU_INTR_MASK  0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UPG_UART2_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UPG_UART2_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: UPG_UART1_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UPG_UART1_CPU_INTR_MASK  0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UPG_UART1_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UPG_UART1_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: UPG_UART0_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UPG_UART0_CPU_INTR_MASK  0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UPG_UART0_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UPG_UART0_CPU_INTR_DEFAULT 0x00000000

/***************************************************************************
 *INTR_W0_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: HDMI_RX_0_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_HDMI_RX_0_CPU_INTR_MASK 0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_HDMI_RX_0_CPU_INTR_SHIFT 31
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_HDMI_RX_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: HDMI_TX_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_HDMI_TX_CPU_INTR_MASK 0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_HDMI_TX_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_HDMI_TX_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: DVP_HR_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_DVP_HR_CPU_INTR_MASK 0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_DVP_HR_CPU_INTR_SHIFT 29
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_DVP_HR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: AVS_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_AVS_CPU_INTR_MASK   0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_AVS_CPU_INTR_SHIFT  28
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_AVS_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: CLKGEN_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CLKGEN_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CLKGEN_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CLKGEN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: BVNM_1_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNM_1_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNM_1_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNM_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: BVNM_0_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNM_0_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNM_0_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNM_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: BVNF_16_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNF_16_CPU_INTR_MASK 0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNF_16_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNF_16_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: BVNF_9_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNF_9_CPU_INTR_MASK 0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNF_9_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNF_9_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: BVNF_5_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNF_5_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNF_5_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNF_5_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: BVNF_1_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNF_1_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNF_1_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNF_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: BVNF_0_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNF_0_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNF_0_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNF_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: BVNB_1_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNB_1_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNB_1_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNB_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: BVNB_0_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNB_0_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNB_0_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BVNB_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: VEC_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_VEC_CPU_INTR_MASK   0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_VEC_CPU_INTR_SHIFT  17
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_VEC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: MM_M2MC0_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_MM_M2MC0_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_MM_M2MC0_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_MM_M2MC0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: M2MC1_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_M2MC1_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_M2MC1_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_M2MC1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: GFX_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_GFX_CPU_INTR_MASK   0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_GFX_CPU_INTR_SHIFT  14
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_GFX_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: AIO_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_AIO_CPU_INTR_MASK   0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_AIO_CPU_INTR_SHIFT  13
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_AIO_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: NMI_PIN_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_NMI_PIN_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_NMI_PIN_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_NMI_PIN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: CPU_THERM_LO_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_THERM_LO_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_THERM_LO_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_THERM_LO_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: CPU_THERM_HI_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_THERM_HI_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_THERM_HI_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_THERM_HI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: CPU_AXIERRIRQ_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_AXIERRIRQ_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_AXIERRIRQ_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_AXIERRIRQ_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: CPU_INTERRIRQ_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_INTERRIRQ_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_INTERRIRQ_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_INTERRIRQ_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: CPU_PMUIRQ_3_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_PMUIRQ_3_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_PMUIRQ_3_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_PMUIRQ_3_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: CPU_PMUIRQ_2_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_PMUIRQ_2_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_PMUIRQ_2_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_PMUIRQ_2_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: CPU_PMUIRQ_1_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_PMUIRQ_1_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_PMUIRQ_1_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_PMUIRQ_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: CPU_PMUIRQ_0_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_PMUIRQ_0_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_PMUIRQ_0_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_PMUIRQ_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: CPU_ACCESS_VIOL1_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_ACCESS_VIOL1_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_ACCESS_VIOL1_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_ACCESS_VIOL1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: CPU_ACCESS_VIOL0_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_ACCESS_VIOL0_CPU_INTR_MASK 0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_ACCESS_VIOL0_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_ACCESS_VIOL0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: SCPU_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SCPU_CPU_INTR_MASK  0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SCPU_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SCPU_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: BSP_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BSP_CPU_INTR_MASK   0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BSP_CPU_INTR_SHIFT  0
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_BSP_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W1_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: SATA_GRB_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SATA_GRB_CPU_INTR_MASK 0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SATA_GRB_CPU_INTR_SHIFT 31
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SATA_GRB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: SATA_AHCI_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SATA_AHCI_CPU_INTR_MASK 0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SATA_AHCI_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SATA_AHCI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: SYSTEMPORTLITE_1_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SYSTEMPORTLITE_1_CPU_INTR_MASK 0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SYSTEMPORTLITE_1_CPU_INTR_SHIFT 29
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SYSTEMPORTLITE_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: SYSTEMPORTLITE_0_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SYSTEMPORTLITE_0_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SYSTEMPORTLITE_0_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SYSTEMPORTLITE_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: SWITCH_1_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SWITCH_1_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SWITCH_1_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SWITCH_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: SWITCH_0_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SWITCH_0_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SWITCH_0_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SWITCH_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: RAAGA_FW_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_RAAGA_FW_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_RAAGA_FW_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_RAAGA_FW_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: RAAGA_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_RAAGA_CPU_INTR_MASK 0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_RAAGA_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_RAAGA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: MEMC1_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_MEMC1_CPU_INTR_MASK 0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_MEMC1_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_MEMC1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: MEMC0_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_MEMC0_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_MEMC0_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_MEMC0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: ASP_1_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_ASP_1_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_ASP_1_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_ASP_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: ASP_0_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_ASP_0_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_ASP_0_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_ASP_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: HVD1_0_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_HVD1_0_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_HVD1_0_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_HVD1_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: HVD0_0_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_HVD0_0_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_HVD0_0_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_HVD0_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: EXT_IRQ_05_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_05_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_05_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_05_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: EXT_IRQ_04_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_04_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_04_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_04_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: EXT_IRQ_03_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_03_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_03_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_03_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: EXT_IRQ_02_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_02_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_02_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_02_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: EXT_IRQ_01_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_01_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_01_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_01_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: EXT_IRQ_00_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_00_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_00_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_EXT_IRQ_00_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: WEBHIF_TIMER_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_TIMER_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_TIMER_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_TIMER_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: WEBHIF_STB_IPI0_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_STB_IPI0_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_STB_IPI0_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_STB_IPI0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: WEBHIF_IPI0_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_IPI0_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_IPI0_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_IPI0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: WEBHIF_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: SDIO1_0_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SDIO1_0_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SDIO1_0_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SDIO1_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: SDIO0_0_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SDIO0_0_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SDIO0_0_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SDIO0_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: IPI1_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_IPI1_CPU_INTR_MASK  0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_IPI1_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_IPI1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: IPI0_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_IPI0_CPU_INTR_MASK  0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_IPI0_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_IPI0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: HIF_SPI_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_HIF_SPI_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_HIF_SPI_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_HIF_SPI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: HIF_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_HIF_CPU_INTR_MASK   0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_HIF_CPU_INTR_SHIFT  2
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_HIF_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: XPT_SEC_1_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_XPT_SEC_1_CPU_INTR_MASK 0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_XPT_SEC_1_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_XPT_SEC_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: XPT_SEC_0_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_XPT_SEC_0_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_XPT_SEC_0_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_XPT_SEC_0_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W2_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: UPG_TMR_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_TMR_CPU_INTR_MASK 0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_TMR_CPU_INTR_SHIFT 31
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_TMR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: UPG_SPI_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_SPI_CPU_INTR_MASK 0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_SPI_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_SPI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: UPG_SC_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_SC_CPU_INTR_MASK 0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_SC_CPU_INTR_SHIFT 29
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_SC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: UPG_MC_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_MC_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_MC_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_MC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: UPG_MAIN_AON_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_MAIN_AON_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_MAIN_AON_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_MAIN_AON_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: UPG_MAIN_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_MAIN_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_MAIN_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_MAIN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: UPG_BSC_AON_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_BSC_AON_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_BSC_AON_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_BSC_AON_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: UPG_BSC_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_BSC_CPU_INTR_MASK 0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_BSC_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_BSC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: UPG_AUX_AON_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_AUX_AON_CPU_INTR_MASK 0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_AUX_AON_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_AUX_AON_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: UPG_AUX_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_AUX_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_AUX_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_AUX_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: SYS_PM_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_SYS_PM_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_SYS_PM_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_SYS_PM_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: SYS_AON_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_SYS_AON_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_SYS_AON_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_SYS_AON_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: SYS_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_SYS_CPU_INTR_MASK   0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_SYS_CPU_INTR_SHIFT  19
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_SYS_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: VICE2_0_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_VICE2_0_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_VICE2_0_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_VICE2_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE_1_PME_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_PME_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_PME_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_PME_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE_1_NMI_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_NMI_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_NMI_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_NMI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE_1_MSI_INTR_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_MSI_INTR_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_MSI_INTR_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_MSI_INTR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE_1_INTR_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_INTR_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_INTR_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_INTR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE_1_INTD_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_INTD_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_INTD_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_INTD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE_1_INTC_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_INTC_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_INTC_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_INTC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE_1_INTB_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_INTB_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_INTB_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_INTB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE_1_INTA_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_INTA_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_INTA_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_INTA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE_1_ERR_ATTN_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_ERR_ATTN_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_ERR_ATTN_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_1_ERR_ATTN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE_0_PME_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_PME_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_PME_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_PME_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE_0_NMI_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_NMI_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_NMI_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_NMI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE_0_MSI_INTR_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_MSI_INTR_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_MSI_INTR_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_MSI_INTR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE_0_INTR_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_INTR_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_INTR_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_INTR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE_0_INTD_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_INTD_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_INTD_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_INTD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE_0_INTC_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_INTC_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_INTC_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_INTC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE_0_INTB_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_INTB_CPU_INTR_MASK 0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_INTB_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_INTB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE_0_INTA_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_INTA_CPU_INTR_MASK 0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_INTA_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_INTA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE_0_ERR_ATTN_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_ERR_ATTN_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_ERR_ATTN_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE_0_ERR_ATTN_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W3_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: reserved0 [31:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_reserved0_MASK      0xff800000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_reserved0_SHIFT     23

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: XPT_SEC_CHECKER_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_SEC_CHECKER_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_SEC_CHECKER_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_SEC_CHECKER_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: UPG_UART_DMA2_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UPG_UART_DMA2_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UPG_UART_DMA2_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UPG_UART_DMA2_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: UPG_UART_DMA1_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UPG_UART_DMA1_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UPG_UART_DMA1_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UPG_UART_DMA1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: UPG_UART_DMA0_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UPG_UART_DMA0_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UPG_UART_DMA0_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UPG_UART_DMA0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: USB0_USBD_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_USB0_USBD_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_USB0_USBD_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_USB0_USBD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: USB0_XHCI_0_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_USB0_XHCI_0_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_USB0_XHCI_0_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_USB0_XHCI_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: USB0_BRIDGE_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_USB0_BRIDGE_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_USB0_BRIDGE_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_USB0_BRIDGE_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: XPT_EXTCARD_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_EXTCARD_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_EXTCARD_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_EXTCARD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: XPT_WMDMA_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_WMDMA_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_WMDMA_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_WMDMA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: XPT_MDMA_MCPB_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_MDMA_MCPB_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_MDMA_MCPB_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_MDMA_MCPB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: XPT_MCPB_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_MCPB_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_MCPB_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_MCPB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: XPT_STATUS_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_STATUS_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_STATUS_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_STATUS_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: XPT_RAV_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_RAV_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_RAV_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_RAV_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: XPT_PCR_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_PCR_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_PCR_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_PCR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: XPT_MSG_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_MSG_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_MSG_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_MSG_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: XPT_MSG_STAT_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_MSG_STAT_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_MSG_STAT_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_MSG_STAT_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: XPT_OVFL_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_OVFL_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_OVFL_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_OVFL_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: XPT_FE_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_FE_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_FE_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_XPT_FE_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: V3D_HUB_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_V3D_HUB_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_V3D_HUB_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_V3D_HUB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: V3D_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_V3D_CPU_INTR_MASK   0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_V3D_CPU_INTR_SHIFT  3
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_V3D_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: UPG_UART2_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UPG_UART2_CPU_INTR_MASK 0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UPG_UART2_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UPG_UART2_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: UPG_UART1_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UPG_UART1_CPU_INTR_MASK 0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UPG_UART1_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UPG_UART1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: UPG_UART0_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UPG_UART0_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UPG_UART0_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UPG_UART0_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W0_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: HDMI_RX_0_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_HDMI_RX_0_CPU_INTR_MASK 0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_HDMI_RX_0_CPU_INTR_SHIFT 31
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_HDMI_RX_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: HDMI_TX_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_HDMI_TX_CPU_INTR_MASK  0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_HDMI_TX_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_HDMI_TX_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: DVP_HR_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_DVP_HR_CPU_INTR_MASK   0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_DVP_HR_CPU_INTR_SHIFT  29
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_DVP_HR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: AVS_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_AVS_CPU_INTR_MASK      0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_AVS_CPU_INTR_SHIFT     28
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_AVS_CPU_INTR_DEFAULT   0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: CLKGEN_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CLKGEN_CPU_INTR_MASK   0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CLKGEN_CPU_INTR_SHIFT  27
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CLKGEN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: BVNM_1_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNM_1_CPU_INTR_MASK   0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNM_1_CPU_INTR_SHIFT  26
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNM_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: BVNM_0_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNM_0_CPU_INTR_MASK   0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNM_0_CPU_INTR_SHIFT  25
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNM_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: BVNF_16_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNF_16_CPU_INTR_MASK  0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNF_16_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNF_16_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: BVNF_9_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNF_9_CPU_INTR_MASK   0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNF_9_CPU_INTR_SHIFT  23
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNF_9_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: BVNF_5_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNF_5_CPU_INTR_MASK   0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNF_5_CPU_INTR_SHIFT  22
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNF_5_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: BVNF_1_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNF_1_CPU_INTR_MASK   0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNF_1_CPU_INTR_SHIFT  21
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNF_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: BVNF_0_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNF_0_CPU_INTR_MASK   0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNF_0_CPU_INTR_SHIFT  20
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNF_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: BVNB_1_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNB_1_CPU_INTR_MASK   0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNB_1_CPU_INTR_SHIFT  19
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNB_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: BVNB_0_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNB_0_CPU_INTR_MASK   0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNB_0_CPU_INTR_SHIFT  18
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BVNB_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: VEC_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_VEC_CPU_INTR_MASK      0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_VEC_CPU_INTR_SHIFT     17
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_VEC_CPU_INTR_DEFAULT   0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: MM_M2MC0_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_MM_M2MC0_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_MM_M2MC0_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_MM_M2MC0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: M2MC1_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_M2MC1_CPU_INTR_MASK    0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_M2MC1_CPU_INTR_SHIFT   15
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_M2MC1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: GFX_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_GFX_CPU_INTR_MASK      0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_GFX_CPU_INTR_SHIFT     14
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_GFX_CPU_INTR_DEFAULT   0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: AIO_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_AIO_CPU_INTR_MASK      0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_AIO_CPU_INTR_SHIFT     13
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_AIO_CPU_INTR_DEFAULT   0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: NMI_PIN_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_NMI_PIN_CPU_INTR_MASK  0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_NMI_PIN_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_NMI_PIN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: CPU_THERM_LO_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_THERM_LO_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_THERM_LO_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_THERM_LO_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: CPU_THERM_HI_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_THERM_HI_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_THERM_HI_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_THERM_HI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: CPU_AXIERRIRQ_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_AXIERRIRQ_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_AXIERRIRQ_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_AXIERRIRQ_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: CPU_INTERRIRQ_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_INTERRIRQ_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_INTERRIRQ_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_INTERRIRQ_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: CPU_PMUIRQ_3_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_PMUIRQ_3_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_PMUIRQ_3_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_PMUIRQ_3_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: CPU_PMUIRQ_2_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_PMUIRQ_2_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_PMUIRQ_2_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_PMUIRQ_2_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: CPU_PMUIRQ_1_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_PMUIRQ_1_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_PMUIRQ_1_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_PMUIRQ_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: CPU_PMUIRQ_0_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_PMUIRQ_0_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_PMUIRQ_0_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_PMUIRQ_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: CPU_ACCESS_VIOL1_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_ACCESS_VIOL1_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_ACCESS_VIOL1_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_ACCESS_VIOL1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: CPU_ACCESS_VIOL0_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_ACCESS_VIOL0_CPU_INTR_MASK 0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_ACCESS_VIOL0_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_ACCESS_VIOL0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: SCPU_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SCPU_CPU_INTR_MASK     0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SCPU_CPU_INTR_SHIFT    1
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SCPU_CPU_INTR_DEFAULT  0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: BSP_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BSP_CPU_INTR_MASK      0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BSP_CPU_INTR_SHIFT     0
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_BSP_CPU_INTR_DEFAULT   0x00000001

/***************************************************************************
 *INTR_W1_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: SATA_GRB_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SATA_GRB_CPU_INTR_MASK 0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SATA_GRB_CPU_INTR_SHIFT 31
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SATA_GRB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: SATA_AHCI_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SATA_AHCI_CPU_INTR_MASK 0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SATA_AHCI_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SATA_AHCI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: SYSTEMPORTLITE_1_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SYSTEMPORTLITE_1_CPU_INTR_MASK 0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SYSTEMPORTLITE_1_CPU_INTR_SHIFT 29
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SYSTEMPORTLITE_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: SYSTEMPORTLITE_0_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SYSTEMPORTLITE_0_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SYSTEMPORTLITE_0_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SYSTEMPORTLITE_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: SWITCH_1_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SWITCH_1_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SWITCH_1_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SWITCH_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: SWITCH_0_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SWITCH_0_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SWITCH_0_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SWITCH_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: RAAGA_FW_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_RAAGA_FW_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_RAAGA_FW_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_RAAGA_FW_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: RAAGA_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_RAAGA_CPU_INTR_MASK    0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_RAAGA_CPU_INTR_SHIFT   24
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_RAAGA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: MEMC1_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_MEMC1_CPU_INTR_MASK    0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_MEMC1_CPU_INTR_SHIFT   23
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_MEMC1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: MEMC0_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_MEMC0_CPU_INTR_MASK    0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_MEMC0_CPU_INTR_SHIFT   22
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_MEMC0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: ASP_1_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_ASP_1_CPU_INTR_MASK    0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_ASP_1_CPU_INTR_SHIFT   21
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_ASP_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: ASP_0_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_ASP_0_CPU_INTR_MASK    0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_ASP_0_CPU_INTR_SHIFT   20
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_ASP_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: HVD1_0_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_HVD1_0_CPU_INTR_MASK   0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_HVD1_0_CPU_INTR_SHIFT  19
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_HVD1_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: HVD0_0_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_HVD0_0_CPU_INTR_MASK   0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_HVD0_0_CPU_INTR_SHIFT  18
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_HVD0_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: EXT_IRQ_05_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_EXT_IRQ_05_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_EXT_IRQ_05_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_EXT_IRQ_05_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: EXT_IRQ_04_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_EXT_IRQ_04_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_EXT_IRQ_04_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_EXT_IRQ_04_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: EXT_IRQ_03_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_EXT_IRQ_03_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_EXT_IRQ_03_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_EXT_IRQ_03_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: EXT_IRQ_02_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_EXT_IRQ_02_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_EXT_IRQ_02_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_EXT_IRQ_02_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: EXT_IRQ_01_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_EXT_IRQ_01_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_EXT_IRQ_01_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_EXT_IRQ_01_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: EXT_IRQ_00_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_EXT_IRQ_00_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_EXT_IRQ_00_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_EXT_IRQ_00_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: WEBHIF_TIMER_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_TIMER_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_TIMER_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_TIMER_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: WEBHIF_STB_IPI0_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_STB_IPI0_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_STB_IPI0_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_STB_IPI0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: WEBHIF_IPI0_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_IPI0_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_IPI0_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_IPI0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: WEBHIF_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_CPU_INTR_MASK   0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_CPU_INTR_SHIFT  8
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: SDIO1_0_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SDIO1_0_CPU_INTR_MASK  0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SDIO1_0_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SDIO1_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: SDIO0_0_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SDIO0_0_CPU_INTR_MASK  0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SDIO0_0_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SDIO0_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: IPI1_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_IPI1_CPU_INTR_MASK     0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_IPI1_CPU_INTR_SHIFT    5
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_IPI1_CPU_INTR_DEFAULT  0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: IPI0_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_IPI0_CPU_INTR_MASK     0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_IPI0_CPU_INTR_SHIFT    4
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_IPI0_CPU_INTR_DEFAULT  0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: HIF_SPI_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_HIF_SPI_CPU_INTR_MASK  0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_HIF_SPI_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_HIF_SPI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: HIF_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_HIF_CPU_INTR_MASK      0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_HIF_CPU_INTR_SHIFT     2
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_HIF_CPU_INTR_DEFAULT   0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: XPT_SEC_1_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_XPT_SEC_1_CPU_INTR_MASK 0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_XPT_SEC_1_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_XPT_SEC_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: XPT_SEC_0_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_XPT_SEC_0_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_XPT_SEC_0_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_XPT_SEC_0_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W2_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: UPG_TMR_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_TMR_CPU_INTR_MASK  0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_TMR_CPU_INTR_SHIFT 31
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_TMR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: UPG_SPI_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_SPI_CPU_INTR_MASK  0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_SPI_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_SPI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: UPG_SC_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_SC_CPU_INTR_MASK   0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_SC_CPU_INTR_SHIFT  29
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_SC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: UPG_MC_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_MC_CPU_INTR_MASK   0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_MC_CPU_INTR_SHIFT  28
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_MC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: UPG_MAIN_AON_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_MAIN_AON_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_MAIN_AON_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_MAIN_AON_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: UPG_MAIN_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_MAIN_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_MAIN_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_MAIN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: UPG_BSC_AON_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_BSC_AON_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_BSC_AON_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_BSC_AON_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: UPG_BSC_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_BSC_CPU_INTR_MASK  0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_BSC_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_BSC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: UPG_AUX_AON_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_AUX_AON_CPU_INTR_MASK 0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_AUX_AON_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_AUX_AON_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: UPG_AUX_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_AUX_CPU_INTR_MASK  0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_AUX_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_AUX_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: SYS_PM_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_SYS_PM_CPU_INTR_MASK   0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_SYS_PM_CPU_INTR_SHIFT  21
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_SYS_PM_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: SYS_AON_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_SYS_AON_CPU_INTR_MASK  0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_SYS_AON_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_SYS_AON_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: SYS_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_SYS_CPU_INTR_MASK      0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_SYS_CPU_INTR_SHIFT     19
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_SYS_CPU_INTR_DEFAULT   0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: VICE2_0_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_VICE2_0_CPU_INTR_MASK  0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_VICE2_0_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_VICE2_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE_1_PME_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_PME_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_PME_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_PME_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE_1_NMI_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_NMI_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_NMI_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_NMI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE_1_MSI_INTR_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_MSI_INTR_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_MSI_INTR_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_MSI_INTR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE_1_INTR_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_INTR_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_INTR_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_INTR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE_1_INTD_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_INTD_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_INTD_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_INTD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE_1_INTC_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_INTC_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_INTC_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_INTC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE_1_INTB_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_INTB_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_INTB_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_INTB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE_1_INTA_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_INTA_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_INTA_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_INTA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE_1_ERR_ATTN_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_ERR_ATTN_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_ERR_ATTN_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_1_ERR_ATTN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE_0_PME_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_PME_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_PME_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_PME_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE_0_NMI_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_NMI_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_NMI_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_NMI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE_0_MSI_INTR_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_MSI_INTR_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_MSI_INTR_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_MSI_INTR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE_0_INTR_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_INTR_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_INTR_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_INTR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE_0_INTD_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_INTD_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_INTD_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_INTD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE_0_INTC_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_INTC_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_INTC_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_INTC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE_0_INTB_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_INTB_CPU_INTR_MASK 0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_INTB_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_INTB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE_0_INTA_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_INTA_CPU_INTR_MASK 0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_INTA_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_INTA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE_0_ERR_ATTN_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_ERR_ATTN_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_ERR_ATTN_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE_0_ERR_ATTN_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W3_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: reserved0 [31:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_reserved0_MASK         0xff800000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_reserved0_SHIFT        23

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: XPT_SEC_CHECKER_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_SEC_CHECKER_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_SEC_CHECKER_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_SEC_CHECKER_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: UPG_UART_DMA2_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UPG_UART_DMA2_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UPG_UART_DMA2_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UPG_UART_DMA2_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: UPG_UART_DMA1_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UPG_UART_DMA1_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UPG_UART_DMA1_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UPG_UART_DMA1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: UPG_UART_DMA0_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UPG_UART_DMA0_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UPG_UART_DMA0_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UPG_UART_DMA0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: USB0_USBD_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_USB0_USBD_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_USB0_USBD_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_USB0_USBD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: USB0_XHCI_0_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_USB0_XHCI_0_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_USB0_XHCI_0_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_USB0_XHCI_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: USB0_BRIDGE_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_USB0_BRIDGE_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_USB0_BRIDGE_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_USB0_BRIDGE_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: XPT_EXTCARD_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_EXTCARD_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_EXTCARD_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_EXTCARD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: XPT_WMDMA_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_WMDMA_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_WMDMA_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_WMDMA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: XPT_MDMA_MCPB_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_MDMA_MCPB_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_MDMA_MCPB_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_MDMA_MCPB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: XPT_MCPB_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_MCPB_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_MCPB_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_MCPB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: XPT_STATUS_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_STATUS_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_STATUS_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_STATUS_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: XPT_RAV_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_RAV_CPU_INTR_MASK  0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_RAV_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_RAV_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: XPT_PCR_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_PCR_CPU_INTR_MASK  0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_PCR_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_PCR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: XPT_MSG_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_MSG_CPU_INTR_MASK  0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_MSG_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_MSG_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: XPT_MSG_STAT_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_MSG_STAT_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_MSG_STAT_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_MSG_STAT_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: XPT_OVFL_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_OVFL_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_OVFL_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_OVFL_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: XPT_FE_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_FE_CPU_INTR_MASK   0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_FE_CPU_INTR_SHIFT  5
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_XPT_FE_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: V3D_HUB_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_V3D_HUB_CPU_INTR_MASK  0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_V3D_HUB_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_V3D_HUB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: V3D_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_V3D_CPU_INTR_MASK      0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_V3D_CPU_INTR_SHIFT     3
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_V3D_CPU_INTR_DEFAULT   0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: UPG_UART2_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UPG_UART2_CPU_INTR_MASK 0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UPG_UART2_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UPG_UART2_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: UPG_UART1_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UPG_UART1_CPU_INTR_MASK 0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UPG_UART1_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UPG_UART1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: UPG_UART0_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UPG_UART0_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UPG_UART0_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UPG_UART0_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W0_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: HDMI_RX_0_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_HDMI_RX_0_CPU_INTR_MASK 0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_HDMI_RX_0_CPU_INTR_SHIFT 31
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_HDMI_RX_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: HDMI_TX_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_HDMI_TX_CPU_INTR_MASK 0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_HDMI_TX_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_HDMI_TX_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: DVP_HR_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_DVP_HR_CPU_INTR_MASK 0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_DVP_HR_CPU_INTR_SHIFT 29
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_DVP_HR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: AVS_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_AVS_CPU_INTR_MASK    0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_AVS_CPU_INTR_SHIFT   28
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_AVS_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: CLKGEN_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CLKGEN_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CLKGEN_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CLKGEN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: BVNM_1_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNM_1_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNM_1_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNM_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: BVNM_0_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNM_0_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNM_0_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNM_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: BVNF_16_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNF_16_CPU_INTR_MASK 0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNF_16_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNF_16_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: BVNF_9_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNF_9_CPU_INTR_MASK 0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNF_9_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNF_9_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: BVNF_5_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNF_5_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNF_5_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNF_5_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: BVNF_1_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNF_1_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNF_1_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNF_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: BVNF_0_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNF_0_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNF_0_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNF_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: BVNB_1_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNB_1_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNB_1_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNB_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: BVNB_0_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNB_0_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNB_0_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BVNB_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: VEC_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_VEC_CPU_INTR_MASK    0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_VEC_CPU_INTR_SHIFT   17
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_VEC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: MM_M2MC0_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_MM_M2MC0_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_MM_M2MC0_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_MM_M2MC0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: M2MC1_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_M2MC1_CPU_INTR_MASK  0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_M2MC1_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_M2MC1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: GFX_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_GFX_CPU_INTR_MASK    0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_GFX_CPU_INTR_SHIFT   14
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_GFX_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: AIO_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_AIO_CPU_INTR_MASK    0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_AIO_CPU_INTR_SHIFT   13
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_AIO_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: NMI_PIN_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_NMI_PIN_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_NMI_PIN_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_NMI_PIN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: CPU_THERM_LO_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_THERM_LO_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_THERM_LO_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_THERM_LO_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: CPU_THERM_HI_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_THERM_HI_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_THERM_HI_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_THERM_HI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: CPU_AXIERRIRQ_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_AXIERRIRQ_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_AXIERRIRQ_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_AXIERRIRQ_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: CPU_INTERRIRQ_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_INTERRIRQ_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_INTERRIRQ_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_INTERRIRQ_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: CPU_PMUIRQ_3_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_PMUIRQ_3_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_PMUIRQ_3_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_PMUIRQ_3_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: CPU_PMUIRQ_2_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_PMUIRQ_2_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_PMUIRQ_2_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_PMUIRQ_2_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: CPU_PMUIRQ_1_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_PMUIRQ_1_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_PMUIRQ_1_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_PMUIRQ_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: CPU_PMUIRQ_0_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_PMUIRQ_0_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_PMUIRQ_0_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_PMUIRQ_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: CPU_ACCESS_VIOL1_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_ACCESS_VIOL1_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_ACCESS_VIOL1_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_ACCESS_VIOL1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: CPU_ACCESS_VIOL0_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_ACCESS_VIOL0_CPU_INTR_MASK 0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_ACCESS_VIOL0_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_ACCESS_VIOL0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: SCPU_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SCPU_CPU_INTR_MASK   0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SCPU_CPU_INTR_SHIFT  1
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SCPU_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: BSP_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BSP_CPU_INTR_MASK    0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BSP_CPU_INTR_SHIFT   0
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_BSP_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W1_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: SATA_GRB_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SATA_GRB_CPU_INTR_MASK 0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SATA_GRB_CPU_INTR_SHIFT 31
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SATA_GRB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: SATA_AHCI_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SATA_AHCI_CPU_INTR_MASK 0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SATA_AHCI_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SATA_AHCI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: SYSTEMPORTLITE_1_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SYSTEMPORTLITE_1_CPU_INTR_MASK 0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SYSTEMPORTLITE_1_CPU_INTR_SHIFT 29
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SYSTEMPORTLITE_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: SYSTEMPORTLITE_0_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SYSTEMPORTLITE_0_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SYSTEMPORTLITE_0_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SYSTEMPORTLITE_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: SWITCH_1_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SWITCH_1_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SWITCH_1_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SWITCH_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: SWITCH_0_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SWITCH_0_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SWITCH_0_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SWITCH_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: RAAGA_FW_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_RAAGA_FW_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_RAAGA_FW_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_RAAGA_FW_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: RAAGA_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_RAAGA_CPU_INTR_MASK  0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_RAAGA_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_RAAGA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: MEMC1_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_MEMC1_CPU_INTR_MASK  0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_MEMC1_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_MEMC1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: MEMC0_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_MEMC0_CPU_INTR_MASK  0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_MEMC0_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_MEMC0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: ASP_1_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_ASP_1_CPU_INTR_MASK  0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_ASP_1_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_ASP_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: ASP_0_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_ASP_0_CPU_INTR_MASK  0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_ASP_0_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_ASP_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: HVD1_0_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_HVD1_0_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_HVD1_0_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_HVD1_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: HVD0_0_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_HVD0_0_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_HVD0_0_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_HVD0_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: EXT_IRQ_05_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_05_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_05_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_05_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: EXT_IRQ_04_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_04_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_04_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_04_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: EXT_IRQ_03_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_03_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_03_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_03_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: EXT_IRQ_02_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_02_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_02_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_02_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: EXT_IRQ_01_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_01_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_01_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_01_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: EXT_IRQ_00_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_00_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_00_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_EXT_IRQ_00_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: WEBHIF_TIMER_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_TIMER_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_TIMER_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_TIMER_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: WEBHIF_STB_IPI0_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_STB_IPI0_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_STB_IPI0_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_STB_IPI0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: WEBHIF_IPI0_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_IPI0_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_IPI0_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_IPI0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: WEBHIF_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: SDIO1_0_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SDIO1_0_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SDIO1_0_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SDIO1_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: SDIO0_0_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SDIO0_0_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SDIO0_0_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SDIO0_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: IPI1_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_IPI1_CPU_INTR_MASK   0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_IPI1_CPU_INTR_SHIFT  5
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_IPI1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: IPI0_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_IPI0_CPU_INTR_MASK   0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_IPI0_CPU_INTR_SHIFT  4
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_IPI0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: HIF_SPI_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_HIF_SPI_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_HIF_SPI_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_HIF_SPI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: HIF_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_HIF_CPU_INTR_MASK    0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_HIF_CPU_INTR_SHIFT   2
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_HIF_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: XPT_SEC_1_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_XPT_SEC_1_CPU_INTR_MASK 0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_XPT_SEC_1_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_XPT_SEC_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: XPT_SEC_0_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_XPT_SEC_0_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_XPT_SEC_0_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_XPT_SEC_0_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W2_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_TMR_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_TMR_CPU_INTR_MASK 0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_TMR_CPU_INTR_SHIFT 31
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_TMR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_SPI_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_SPI_CPU_INTR_MASK 0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_SPI_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_SPI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_SC_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_SC_CPU_INTR_MASK 0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_SC_CPU_INTR_SHIFT 29
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_SC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_MC_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_MC_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_MC_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_MC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_MAIN_AON_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_MAIN_AON_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_MAIN_AON_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_MAIN_AON_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_MAIN_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_MAIN_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_MAIN_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_MAIN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_BSC_AON_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_BSC_AON_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_BSC_AON_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_BSC_AON_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_BSC_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_BSC_CPU_INTR_MASK 0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_BSC_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_BSC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_AUX_AON_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_AUX_AON_CPU_INTR_MASK 0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_AUX_AON_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_AUX_AON_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_AUX_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_AUX_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_AUX_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_AUX_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: SYS_PM_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_SYS_PM_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_SYS_PM_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_SYS_PM_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: SYS_AON_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_SYS_AON_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_SYS_AON_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_SYS_AON_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: SYS_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_SYS_CPU_INTR_MASK    0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_SYS_CPU_INTR_SHIFT   19
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_SYS_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: VICE2_0_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_VICE2_0_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_VICE2_0_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_VICE2_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE_1_PME_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_PME_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_PME_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_PME_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE_1_NMI_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_NMI_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_NMI_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_NMI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE_1_MSI_INTR_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_MSI_INTR_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_MSI_INTR_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_MSI_INTR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE_1_INTR_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_INTR_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_INTR_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_INTR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE_1_INTD_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_INTD_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_INTD_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_INTD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE_1_INTC_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_INTC_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_INTC_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_INTC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE_1_INTB_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_INTB_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_INTB_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_INTB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE_1_INTA_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_INTA_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_INTA_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_INTA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE_1_ERR_ATTN_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_ERR_ATTN_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_ERR_ATTN_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_1_ERR_ATTN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE_0_PME_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_PME_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_PME_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_PME_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE_0_NMI_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_NMI_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_NMI_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_NMI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE_0_MSI_INTR_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_MSI_INTR_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_MSI_INTR_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_MSI_INTR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE_0_INTR_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_INTR_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_INTR_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_INTR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE_0_INTD_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_INTD_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_INTD_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_INTD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE_0_INTC_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_INTC_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_INTC_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_INTC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE_0_INTB_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_INTB_CPU_INTR_MASK 0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_INTB_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_INTB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE_0_INTA_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_INTA_CPU_INTR_MASK 0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_INTA_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_INTA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE_0_ERR_ATTN_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_ERR_ATTN_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_ERR_ATTN_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE_0_ERR_ATTN_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W3_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: reserved0 [31:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_reserved0_MASK       0xff800000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_reserved0_SHIFT      23

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: XPT_SEC_CHECKER_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_SEC_CHECKER_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_SEC_CHECKER_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_SEC_CHECKER_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: UPG_UART_DMA2_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UPG_UART_DMA2_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UPG_UART_DMA2_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UPG_UART_DMA2_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: UPG_UART_DMA1_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UPG_UART_DMA1_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UPG_UART_DMA1_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UPG_UART_DMA1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: UPG_UART_DMA0_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UPG_UART_DMA0_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UPG_UART_DMA0_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UPG_UART_DMA0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: USB0_USBD_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_USB0_USBD_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_USB0_USBD_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_USB0_USBD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: USB0_XHCI_0_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_USB0_XHCI_0_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_USB0_XHCI_0_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_USB0_XHCI_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: USB0_BRIDGE_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_USB0_BRIDGE_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_USB0_BRIDGE_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_USB0_BRIDGE_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: XPT_EXTCARD_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_EXTCARD_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_EXTCARD_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_EXTCARD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: XPT_WMDMA_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_WMDMA_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_WMDMA_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_WMDMA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: XPT_MDMA_MCPB_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_MDMA_MCPB_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_MDMA_MCPB_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_MDMA_MCPB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: XPT_MCPB_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_MCPB_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_MCPB_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_MCPB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: XPT_STATUS_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_STATUS_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_STATUS_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_STATUS_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: XPT_RAV_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_RAV_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_RAV_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_RAV_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: XPT_PCR_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_PCR_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_PCR_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_PCR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: XPT_MSG_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_MSG_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_MSG_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_MSG_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: XPT_MSG_STAT_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_MSG_STAT_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_MSG_STAT_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_MSG_STAT_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: XPT_OVFL_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_OVFL_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_OVFL_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_OVFL_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: XPT_FE_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_FE_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_FE_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_XPT_FE_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: V3D_HUB_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_V3D_HUB_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_V3D_HUB_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_V3D_HUB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: V3D_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_V3D_CPU_INTR_MASK    0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_V3D_CPU_INTR_SHIFT   3
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_V3D_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: UPG_UART2_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UPG_UART2_CPU_INTR_MASK 0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UPG_UART2_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UPG_UART2_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: UPG_UART1_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UPG_UART1_CPU_INTR_MASK 0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UPG_UART1_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UPG_UART1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: UPG_UART0_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UPG_UART0_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UPG_UART0_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UPG_UART0_CPU_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_HIF_CPU_INTR1_H__ */

/* End of File */
