module # (parameter N = 10, parameter WIDTH = 4) (input clk, input rstn, output reg[WIDTH-1:0] out );

  always @ (posedge clk) begin
    if(!rstn)
      out <= 0;
    else begin
      if(out == N-1)
        out <= out+1;
      else
        out <= 0;
    end
  end
endmodule

  
