// Seed: 4014750499
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  assign module_1.id_9 = 0;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_16;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    output wand id_2,
    input tri0 id_3,
    output supply0 id_4,
    input tri id_5,
    input supply1 id_6,
    input tri0 id_7,
    input wire id_8,
    input tri0 id_9
    , id_37,
    output tri1 id_10,
    input tri id_11,
    input supply1 id_12,
    output tri id_13,
    input wor id_14,
    output supply1 id_15,
    input wand id_16,
    input wor id_17,
    input tri1 id_18,
    input tri1 id_19,
    input supply1 id_20,
    output supply0 id_21,
    input wand id_22,
    input tri1 id_23,
    output logic id_24,
    output supply1 id_25,
    output wand id_26,
    output uwire id_27,
    input supply0 id_28,
    input uwire id_29,
    output tri1 id_30,
    input wire id_31
    , id_38,
    output tri0 id_32,
    input uwire id_33,
    input tri0 id_34,
    input supply0 id_35
);
  initial begin : LABEL_0
    id_24 = id_9;
  end
  module_0 modCall_1 (
      id_38,
      id_38,
      id_38,
      id_37,
      id_37,
      id_37,
      id_38,
      id_38,
      id_38,
      id_37,
      id_38,
      id_37,
      id_37,
      id_38,
      id_38
  );
endmodule
