// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MPSQ_getSolveNextColumnWhileConditional (
        ap_ready,
        c_corner,
        nPatchesInColumn,
        projectionOfCornerToBeam,
        ap_return
);


output   ap_ready;
input  [31:0] c_corner;
input  [31:0] nPatchesInColumn;
input  [31:0] projectionOfCornerToBeam;
output  [0:0] ap_return;

wire   [0:0] icmp_ln730_fu_38_p2;
wire   [0:0] icmp_ln730_1_fu_44_p2;
wire   [0:0] and_ln730_fu_50_p2;
wire   [0:0] icmp_ln886_fu_32_p2;

assign and_ln730_fu_50_p2 = (icmp_ln730_fu_38_p2 & icmp_ln730_1_fu_44_p2);

assign ap_ready = 1'b1;

assign ap_return = (icmp_ln886_fu_32_p2 & and_ln730_fu_50_p2);

assign icmp_ln730_1_fu_44_p2 = (($signed(projectionOfCornerToBeam) < $signed(32'd15000000)) ? 1'b1 : 1'b0);

assign icmp_ln730_fu_38_p2 = (($signed(nPatchesInColumn) < $signed(32'd100000000)) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_32_p2 = (($signed(c_corner) > $signed(32'd4244967196)) ? 1'b1 : 1'b0);

endmodule //MPSQ_getSolveNextColumnWhileConditional
