

================================================================
== Vitis HLS Report for 'operator_1_Pipeline_VITIS_LOOP_791_1'
================================================================
* Date:           Tue Feb  8 11:02:40 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_791_1  |       11|       11|        11|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     220|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     345|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     345|     320|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln791_fu_150_p2     |         +|   0|  0|   9|           2|           1|
    |icmp_ln791_fu_120_p2    |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln792_fu_126_p2    |      icmp|   0|  0|   8|           2|           1|
    |b_norm_2_10_fu_189_p3   |    select|   0|  0|  32|           1|          32|
    |b_norm_2_11_fu_195_p3   |    select|   0|  0|  32|           1|          32|
    |b_norm_2_8_fu_177_p3    |    select|   0|  0|  32|           1|          32|
    |b_norm_2_9_fu_183_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln792_fu_132_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln792_fu_144_p2     |       xor|   0|  0|  33|          32|          33|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 220|          44|         199|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    2|          4|
    |i_5_fu_42                |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    6|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |b_norm_1_reg_299                  |  32|   0|   32|          0|
    |b_norm_2_03_fu_58                 |  32|   0|   32|          0|
    |b_norm_2_5_fu_50                  |  32|   0|   32|          0|
    |b_norm_2_6_fu_54                  |  32|   0|   32|          0|
    |b_norm_2_fu_46                    |  32|   0|   32|          0|
    |i_5_fu_42                         |   2|   0|    2|          0|
    |icmp_ln791_reg_277                |   1|   0|    1|          0|
    |icmp_ln792_reg_281                |   1|   0|    1|          0|
    |xor_ln792_reg_289                 |  32|   0|   32|          0|
    |icmp_ln791_reg_277                |  64|  32|    1|          0|
    |icmp_ln792_reg_281                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 345|  64|  219|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_791_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_791_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_791_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_791_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_791_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_791_1|  return value|
|grp_fu_423_p_din0         |  out|   32|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_791_1|  return value|
|grp_fu_423_p_din1         |  out|   32|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_791_1|  return value|
|grp_fu_423_p_dout0        |   in|   32|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_791_1|  return value|
|grp_fu_423_p_ce           |  out|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_791_1|  return value|
|p_read4                   |   in|   32|     ap_none|                                p_read4|        scalar|
|p_read5                   |   in|   32|     ap_none|                                p_read5|        scalar|
|p_read                    |   in|   32|     ap_none|                                 p_read|        scalar|
|b_norm_2_03_out           |  out|   32|      ap_vld|                        b_norm_2_03_out|       pointer|
|b_norm_2_03_out_ap_vld    |  out|    1|      ap_vld|                        b_norm_2_03_out|       pointer|
|b_norm_1_02_out           |  out|   32|      ap_vld|                        b_norm_1_02_out|       pointer|
|b_norm_1_02_out_ap_vld    |  out|    1|      ap_vld|                        b_norm_1_02_out|       pointer|
|b_norm_load_1_out         |  out|   32|      ap_vld|                      b_norm_load_1_out|       pointer|
|b_norm_load_1_out_ap_vld  |  out|    1|      ap_vld|                      b_norm_load_1_out|       pointer|
|b_norm_load_out           |  out|   32|      ap_vld|                        b_norm_load_out|       pointer|
|b_norm_load_out_ap_vld    |  out|    1|      ap_vld|                        b_norm_load_out|       pointer|
+--------------------------+-----+-----+------------+---------------------------------------+--------------+

