#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: D:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: DESKTOP-JSU4CD1
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Wed Sep 17 14:02:33 2025
License checkout: fabric_ads from E:\PDS_2022.2-SP6.4-win64\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/3pa1030_test} E:/3pa1030_test/source/top.v
I: Verilog-0001: Analyzing file E:/3pa1030_test/source/top.v
I: Verilog-0002: [E:/3pa1030_test/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/3pa1030_test} E:/3pa1030_test/source/top.v successfully.
Executing : .rtl_analyze -include_path {E:/3pa1030_test} E:/3pa1030_test/ipcore/ad_clock/ad_clock.v
I: Verilog-0001: Analyzing file E:/3pa1030_test/ipcore/ad_clock/ad_clock.v
I: Verilog-0002: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 18)] Analyzing module ad_clock (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/3pa1030_test} E:/3pa1030_test/ipcore/ad_clock/ad_clock.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.502s wall, 0.000s user + 0.031s system = 0.031s CPU (2.1%)

Start rtl-elaborate.
I: Verilog-0003: [E:/3pa1030_test/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [E:/3pa1030_test/source/top.v(line number: 28)] Elaborating instance u_pll
I: Verilog-0003: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 18)] Elaborating module ad_clock
I: Verilog-0004: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 228)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 115)] Net clkfb in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 118)] Net pfden in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 119)] Net clkout0_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 120)] Net clkout0_2pad_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 121)] Net clkout1_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 122)] Net clkout2_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 123)] Net clkout3_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 124)] Net clkout4_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 125)] Net clkout5_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 126)] Net dyn_idiv in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 127)] Net dyn_odiv0 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 128)] Net dyn_odiv1 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 129)] Net dyn_odiv2 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 130)] Net dyn_odiv3 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 131)] Net dyn_odiv4 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 132)] Net dyn_fdiv in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 133)] Net dyn_duty0 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 134)] Net dyn_duty1 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 135)] Net dyn_duty2 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 136)] Net dyn_duty3 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 137)] Net dyn_duty4 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.016s user + 0.000s system = 0.016s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Sep 17 14:02:35 2025
Action compile: Peak memory pool usage is 138 MB
