Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.lfdr.de (Postfix) with ESMTP id 96E10100028
	for <lists+linux-kernel@lfdr.de>; Mon, 18 Nov 2019 09:14:09 +0100 (CET)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727059AbfKRIOF (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Mon, 18 Nov 2019 03:14:05 -0500
Received: from smtpq4.tb.mail.iss.as9143.net ([212.54.42.167]:54640 "EHLO
        smtpq4.tb.mail.iss.as9143.net" rhost-flags-OK-OK-OK-OK)
        by vger.kernel.org with ESMTP id S1726371AbfKRIOC (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 18 Nov 2019 03:14:02 -0500
Received: from [212.54.42.110] (helo=smtp7.tb.mail.iss.as9143.net)
        by smtpq4.tb.mail.iss.as9143.net with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
        (Exim 4.90_1)
        (envelope-from <jongk@linux-m68k.org>)
        id 1iWcAZ-00085d-L9; Mon, 18 Nov 2019 09:13:59 +0100
Received: from mail-wr1-f46.google.com ([209.85.221.46])
        by smtp7.tb.mail.iss.as9143.net with esmtpsa (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
        (Exim 4.90_1)
        (envelope-from <jongk@linux-m68k.org>)
        id 1iWcAZ-0008Os-Gs; Mon, 18 Nov 2019 09:13:59 +0100
Received: by mail-wr1-f46.google.com with SMTP id n1so18214837wra.10;
        Mon, 18 Nov 2019 00:13:59 -0800 (PST)
X-Gm-Message-State: APjAAAUwqy3xyyqbBJUwV/zmb7/N3P1npBZCBdL3d6JXwbRhPnQNb3FK
        0JiChtNN2GBzNADReMpaiwc+KYbXJ+uUlqI8VP4=
X-Google-Smtp-Source: APXvYqyHzepmzJY732ApfGrYrNcgIGmUoqPjDqy2IHIRqQaQR4MpaP7AdP619Pp4KLY0UCwr5+tjcUU2+SfIna4bz40=
X-Received: by 2002:a5d:44d2:: with SMTP id z18mr14893431wrr.209.1574064839214;
 Mon, 18 Nov 2019 00:13:59 -0800 (PST)
MIME-Version: 1.0
References: <2bbb6359d542f5882be67c415ecc25ad2d9eeb5e.1573875417.git.fthain@telegraphics.com.au>
 <CACz-3rjHAyi6kMQ6j9YALLm1ApYrsqKiTnGNPUhxqqEuRJ9TjQ@mail.gmail.com> <alpine.LNX.2.21.1.1911180947020.8@nippy.intranet>
In-Reply-To: <alpine.LNX.2.21.1.1911180947020.8@nippy.intranet>
From:   Kars de Jong <jongk@linux-m68k.org>
Date:   Mon, 18 Nov 2019 09:13:48 +0100
X-Gmail-Original-Message-ID: <CACz-3rhr_R+_mJpg+Rvgoj=1GC5AO3YKxYxS_0ShAfQ-NiFDtg@mail.gmail.com>
Message-ID: <CACz-3rhr_R+_mJpg+Rvgoj=1GC5AO3YKxYxS_0ShAfQ-NiFDtg@mail.gmail.com>
Subject: Re: [PATCH] esp_scsi: Clear Transfer Count registers before PIO transfers
To:     Finn Thain <fthain@telegraphics.com.au>
Cc:     "James E.J. Bottomley" <jejb@linux.ibm.com>,
        "Martin K. Petersen" <martin.petersen@oracle.com>,
        Michael Schmitz <schmitzmic@gmail.com>,
        linux-scsi@vger.kernel.org, linux-kernel@vger.kernel.org
Content-Type: text/plain; charset="UTF-8"
X-SourceIP: 209.85.221.46
X-Authenticated-Sender: karsdejong@home.nl (via SMTP)
X-Ziggo-spambar: /
X-Ziggo-spamscore: 0.0
X-Ziggo-spamreport: CMAE Analysis: v=2.3 cv=cPSeTWWN c=1 sm=1 tr=0 a=9+rZDBEiDlHhcck0kWbJtElFXBc=:19 a=jpOVt7BSZ2e4Z31A5e1TngXxSK0=:19 a=IkcTkHD0fZMA:10 a=MeAgGD-zjQ4A:10 a=8981fWPbAAAA:8 a=h3q2Lg3ev9rKNzWcqB0A:9 a=vWPzEgfgdu585x4v:21 a=GpYMov4b8Wgavp1j:21 a=QEXdDO2ut3YA:10 a=o72u2rHnfW5qNJ_4I8LD:22
X-Ziggo-Spam-Status: No
X-Spam-Status: No
X-Spam-Flag: No
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi Finn,

Op ma 18 nov. 2019 om 00:13 schreef Finn Thain <fthain@telegraphics.com.au>:
>
> On Sun, 17 Nov 2019, Kars de Jong wrote:
> > Are you sure this is really needed?
> >
>
> No. I think it improves robustness and correctness.
>
> I would be interested to know whether there is any measurable performance
> impact on zorro_esp.
>
> > The only [time when] the driver reads these registers is after a data
> > transfer. These are done using DMA on all Zorro boards, so I don't think
> > there's a risk of stale values from a PIO transfer there.
> >
>
> I'm not entirely sure that the chip is unaffected by stale counter values.
>
> (Stale transfer counter values are distinct from stale transfer count
> register values. Both are addressed by the patch.)

I still don't see the need to address that in the PIO transfer code.
The ESP (when in initiator mode)
doesn't use the transfer counter (registers) in PIO mode.

> If there are DMA controllers out there that can't do very short transfers
> then this objection would seem to be invalid, because the "DMA length is
> zero!" issue could be tackled using PIO.

That's the issue you fixed by limiting the transfer size to 65535
bytes, correct?
The SYM53CF92-X in my Blizzard didn't show this error for the 1 byte
transfers. It just hung up:

 sdb: RDSK (512) sdb1 (DOS^C)(res 2 spb 1) sdb2 (SWP^@)(res 0 spb 8)
sdb3 (LNX^@)(res 2 spb 1) sdb4 (LNX^@)(res 2 spb 1)
sd 1:0:0:0: [sdb] Attached SCSI disk
EXT4-fs (sdb3): mounting ext3 file system using the ext4 subsystem
scsi host1: Aborting command [(ptrval):28]
scsi host1: Current command [(ptrval):28]
scsi host1:  Active command [(ptrval):28]
scsi host1: Dumping command log
scsi host1: ent[6] CMD val[12] sreg[97] seqreg[9c] sreg2[00] ireg[08]
ss[00] event[0c]
scsi host1: ent[7] EVENT val[0d] sreg[91] seqreg[9c] sreg2[00]
ireg[08] ss[00] event[0c]
scsi host1: ent[8] EVENT val[03] sreg[91] seqreg[c4] sreg2[00]
ireg[10] ss[00] event[0d]
scsi host1: ent[9] CMD val[80] sreg[91] seqreg[c4] sreg2[00] ireg[10]
ss[00] event[03]
scsi host1: ent[10] CMD val[90] sreg[91] seqreg[c4] sreg2[00] ireg[10]
ss[00] event[03]
scsi host1: ent[11] EVENT val[05] sreg[91] seqreg[c4] sreg2[00]
ireg[10] ss[00] event[03]
scsi host1: ent[12] EVENT val[0d] sreg[93] seqreg[cc] sreg2[00]
ireg[10] ss[00] event[05]
scsi host1: ent[13] CMD val[01] sreg[93] seqreg[cc] sreg2[00] ireg[10]
ss[00] event[0d]
scsi host1: ent[14] CMD val[11] sreg[93] seqreg[cc] sreg2[00] ireg[10]
ss[00] event[0d]
scsi host1: ent[15] EVENT val[0b] sreg[93] seqreg[cc] sreg2[00]
ireg[10] ss[00] event[0d]
scsi host1: ent[16] CMD val[12] sreg[97] seqreg[cc] sreg2[00] ireg[08]
ss[00] event[0b]
scsi host1: ent[17] EVENT val[0c] sreg[97] seqreg[cc] sreg2[00]
ireg[08] ss[00] event[0b]
scsi host1: ent[18] CMD val[44] sreg[90] seqreg[cc] sreg2[00] ireg[20]
ss[00] event[0c]
scsi host1: ent[19] CMD val[01] sreg[90] seqreg[cc] sreg2[00] ireg[20]
ss[01] event[0c]
scsi host1: ent[20] CMD val[46] sreg[90] seqreg[cc] sreg2[00] ireg[20]
ss[01] event[0c]
scsi host1: ent[21] EVENT val[0d] sreg[97] seqreg[04] sreg2[00]
ireg[18] ss[00] event[0c]
scsi host1: ent[22] EVENT val[06] sreg[97] seqreg[04] sreg2[00]
ireg[18] ss[00] event[0d]
scsi host1: ent[23] CMD val[01] sreg[97] seqreg[04] sreg2[00] ireg[18]
ss[00] event[06]
scsi host1: ent[24] CMD val[10] sreg[97] seqreg[04] sreg2[00] ireg[18]
ss[00] event[06]
scsi host1: ent[25] EVENT val[0c] sreg[97] seqreg[8c] sreg2[00]
ireg[08] ss[00] event[06]
scsi host1: ent[26] CMD val[12] sreg[97] seqreg[8c] sreg2[00] ireg[08]
ss[00] event[0c]
scsi host1: ent[27] CMD val[44] sreg[90] seqreg[cc] sreg2[00] ireg[20]
ss[00] event[0c]
scsi host1: ent[28] CMD val[01] sreg[97] seqreg[9c] sreg2[00] ireg[0c]
ss[00] event[0c]
scsi host1: ent[29] CMD val[00] sreg[97] seqreg[9c] sreg2[00] ireg[0c]
ss[00] event[0c]
scsi host1: ent[30] CMD val[12] sreg[97] seqreg[9c] sreg2[00] ireg[0c]
ss[00] event[0c]
scsi host1: ent[31] CMD val[10] sreg[97] seqreg[9c] sreg2[00] ireg[10]
ss[00] event[0c]
scsi host1: ent[0] CMD val[12] sreg[97] seqreg[9c] sreg2[00] ireg[08]
ss[00] event[0c]
scsi host1: ent[1] EVENT val[0d] sreg[91] seqreg[9c] sreg2[00]
ireg[08] ss[00] event[0c]
scsi host1: ent[2] EVENT val[03] sreg[91] seqreg[c4] sreg2[00]
ireg[10] ss[00] event[0d]
scsi host1: ent[3] CMD val[80] sreg[91] seqreg[c4] sreg2[00] ireg[10]
ss[00] event[03]
scsi host1: ent[4] CMD val[90] sreg[91] seqreg[c4] sreg2[00] ireg[10]
ss[00] event[03]
scsi host1: ent[5] EVENT val[05] sreg[91] seqreg[c4] sreg2[00]
ireg[10] ss[00] event[03]

> > The only place the controller reads these registers is when a DMA
> > command is issued. The only place where that is done is in the zorro_esp
> > send_dma_command() functions.
>
> Aren't you overlooking all of the ESP_CMD_DMA flags in the core driver?

No, all those occurences are only used when calling
send_dma_command(), except the NULL/NOP DMA commands
directly after a chip reset.

Kind regards,

Kars.
