verilog xil_defaultlib --include "F:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../VideoDMA_Project.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VideoDMA_Project.gen/sources_1/bd/design_1/ipshared/3007/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ipshared/4624/uiFDMA.v" \
"../../../bd/design_1/ip/design_1_uiFDMA_0_0/sim/design_1_uiFDMA_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
