library IEEE;
use IEEE.std_logic_1164.all;

package my_components is 


component reg32
   PORT
   (
      clk, reset_n, en: IN STD_LOGIC;
		d : OUT STD_LOGIC_VECTOR(31 downto 0);
      q : OUT STD_LOGIC_VECTOR;
   );
END component;


component reg64
   PORT
   (
      clk, reset_n, en: IN STD_LOGIC;
		d : OUT STD_LOGIC_VECTOR(63 downto 0);
      q : OUT STD_LOGIC_VECTOR;
   );
END component;


component encoder_32to5
   PORT
   (
      x_in : in std_logic_vector(31 downto 0);
		y_out: out std_logic_vector(4 downto 0)
   );
END component;


component mux32
   PORT
   (
      r0, r1, r2, r3, r4, r5, r6, r7, r8, r9,
		r10, r11, r12, r13, r14, r15, hi, lo, zhi, zlo,
		pc, mdr: in std_logic_vector(31 downto 0);
		sel: in std_logic_vector(4 downto 0);
		muxout: out std_logic_vector(31 downto 0);
   );
END component;


end package;