// Seed: 1160740625
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = 1;
  always @(*) begin
    $display;
  end
endmodule
module module_1 (
    input wire id_0,
    input wand id_1
);
  tri id_3;
  uwire id_4;
  logic [7:0] id_5;
  assign id_4 = 1'b0;
  module_0(
      id_4, id_4, id_3, id_4, id_4, id_4
  ); id_6(
      .id_0((1 - 1)), .id_1(!id_1), .id_2(1), .id_3(!id_5[1] - id_0)
  ); id_7(
      .id_0(1'b0 > !id_5[1]),
      .id_1(id_0),
      .id_2(id_1),
      .id_3(1'd0),
      .id_4($display(1 == id_3, id_1, 1, 1)),
      .id_5(),
      .id_6(id_4),
      .id_7(1)
  );
endmodule
