// Seed: 4071446069
module module_0 (
    output logic id_0,
    output id_1,
    output reg id_2,
    output id_3,
    output id_4
);
  reg id_6;
  reg id_7 = id_6;
  always @(1) begin
    id_2 <= id_6;
  end
  logic id_8;
endmodule
