
  Linking design 'riscv'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (12 designs)              /users/ugrad/2017/summer/yukih1/112L/project/EECS112L_Lab3/Lab_Files/syn/riscv.db, etc
  saed32lvt_tt1p05vn40c (library) /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db
  saed32sram_tt1p05vn40c (library) /users/ugrad2/2012/spring/pooriam/libraries/saed32sram_tt1p05vn40c.db
  dw_foundation.sldb (library) /ecelib/linware/synopsys15/dc/libraries/syn/dw_foundation.sldb

Error: Width mismatch on port 'ra' of reference to 'instructionmemory' in 'Datapath'. (LINK-3)
Error: Width mismatch on port 'rd' of reference to 'instructionmemory' in 'Datapath'. (LINK-3)
Warning: Unable to resolve reference 'instructionmemory' in 'Datapath'. (LINK-5)
Information: Building the design 'branch_flag'. (HDL-193)
Warning: Cannot find the design 'branch_flag' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'branch_flag' in 'Datapath'. (LINK-5)
0
