# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1212 \
    name data_154_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_154_val \
    op interface \
    ports { data_154_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1213 \
    name data_155_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_155_val \
    op interface \
    ports { data_155_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1214 \
    name data_156_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_156_val \
    op interface \
    ports { data_156_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1215 \
    name data_157_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_157_val \
    op interface \
    ports { data_157_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1216 \
    name data_158_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_158_val \
    op interface \
    ports { data_158_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1217 \
    name data_159_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_159_val \
    op interface \
    ports { data_159_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1218 \
    name data_160_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_160_val \
    op interface \
    ports { data_160_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1219 \
    name data_161_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_161_val \
    op interface \
    ports { data_161_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1220 \
    name data_162_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_162_val \
    op interface \
    ports { data_162_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1221 \
    name data_163_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_163_val \
    op interface \
    ports { data_163_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1222 \
    name data_164_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_164_val \
    op interface \
    ports { data_164_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1223 \
    name data_165_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_165_val \
    op interface \
    ports { data_165_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1224 \
    name data_166_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_166_val \
    op interface \
    ports { data_166_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1225 \
    name data_167_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_167_val \
    op interface \
    ports { data_167_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1226 \
    name weights_154_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_154_val \
    op interface \
    ports { weights_154_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1227 \
    name weights_155_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_155_val \
    op interface \
    ports { weights_155_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1228 \
    name weights_156_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_156_val \
    op interface \
    ports { weights_156_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1229 \
    name weights_157_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_157_val \
    op interface \
    ports { weights_157_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1230 \
    name weights_158_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_158_val \
    op interface \
    ports { weights_158_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1231 \
    name weights_159_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_159_val \
    op interface \
    ports { weights_159_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1232 \
    name weights_160_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_160_val \
    op interface \
    ports { weights_160_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1233 \
    name weights_161_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_161_val \
    op interface \
    ports { weights_161_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1234 \
    name weights_162_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_162_val \
    op interface \
    ports { weights_162_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1235 \
    name weights_163_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_163_val \
    op interface \
    ports { weights_163_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1236 \
    name weights_164_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_164_val \
    op interface \
    ports { weights_164_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1237 \
    name weights_165_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_165_val \
    op interface \
    ports { weights_165_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1238 \
    name weights_166_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_166_val \
    op interface \
    ports { weights_166_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1239 \
    name weights_167_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_167_val \
    op interface \
    ports { weights_167_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1240 \
    name idx \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_idx \
    op interface \
    ports { idx { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


