// Seed: 4080192608
module module_0 (
    input  wor   id_0,
    input  wand  id_1,
    output tri0  id_2,
    input  tri0  id_3,
    input  uwire id_4
);
  logic id_6;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd29,
    parameter id_4 = 32'd37
) (
    input tri1 id_0,
    output tri0 id_1,
    output tri1 id_2,
    input wand _id_3,
    input supply1 _id_4
);
  wire [1 : 1 'b0] id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
  logic [1 : -1  &&  id_3  *  -1  *  1  *  id_4  -  id_4] id_7, id_8, id_9, id_10;
  assign id_1 = !id_9;
  logic id_11, id_12;
endmodule
