	component SISTEMA is
		port (
			clk_clk                                 : in  std_logic                     := 'X';             -- clk
			data_counter_external_connection_export : in  std_logic_vector(12 downto 0) := (others => 'X'); -- export
			i2c_slave_export                        : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			reset_reset_n                           : in  std_logic                     := 'X';             -- reset_n
			selector_export                         : out std_logic_vector(2 downto 0)                      -- export
		);
	end component SISTEMA;

