Running: xsim.dir/SR_latch_gate_tb_behav/xsimk.exe -simmode gui -wdb SR_latch_gate_tb_behav.wdb -simrunnum 0 -socket 2942
Design successfully loaded
Design Loading Memory Usage: 18648 KB (Peak: 18648 KB)
Design Loading CPU Usage: 77 ms
Simulation completed
Simulation Memory Usage: 19072 KB (Peak: 19072 KB)
Simulation CPU Usage: 77 ms
