Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3_AR71948_AR71898 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Sep 11 10:25:12 2024
| Host         : Telops330 running 64-bit major release  (build 9200)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/isc0804A_2k/fir_00251_proc_325_isc0804A_2k_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 8
| Design       : fir_00251_proc_isc0804A_2k
| Device       : 7k325tfbg676-1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                             Instance                             |                                            Module                                            | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
| fir_00251_proc_isc0804A_2k                                       |                                                                                        (top) |     120166 |     108374 |    3780 | 8012 | 190091 |    236 |     86 |          418 |
|   (fir_00251_proc_isc0804A_2k)                                   |                                                                                        (top) |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   ACQ                                                            |                                                                           fir_00251_proc_acq |      96220 |      85818 |    3780 | 6622 | 149513 |    217 |     47 |          166 |
|     (ACQ)                                                        |                                                                           fir_00251_proc_acq |         52 |         52 |       0 |    0 |      0 |      0 |      0 |            0 |
|     BD                                                           |                                                                                   bd_wrapper |      39952 |      34591 |    3720 | 1641 |  40471 |     67 |      9 |            5 |
|       MIG_4DDR.core_wrapper_i                                    |                                                                            core_4DDR_wrapper |      39952 |      34591 |    3720 | 1641 |  40471 |     67 |      9 |            5 |
|         (MIG_4DDR.core_wrapper_i)                                |                                                                            core_4DDR_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         core_4DDR_i                                              |                                                                                    core_4DDR |      39952 |      34591 |    3720 | 1641 |  40471 |     67 |      9 |            5 |
|           (core_4DDR_i)                                          |                                                                                    core_4DDR |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           FlashReset_0                                           |                                                                     core_4DDR_FlashReset_0_0 |         93 |         93 |       0 |    0 |    104 |      0 |      0 |            0 |
|             U0                                                   |                                                         core_4DDR_FlashReset_0_0__FlashReset |         93 |         93 |       0 |    0 |    104 |      0 |      0 |            0 |
|               (U0)                                               |                                                         core_4DDR_FlashReset_0_0__FlashReset |          5 |          5 |       0 |    0 |     12 |      0 |      0 |            0 |
|               U1                                                 |                                                        core_4DDR_FlashReset_0_0__double_sync |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U2                                                 |                                                   core_4DDR_FlashReset_0_0__FlashReset_Slave |         26 |         26 |       0 |    0 |     34 |      0 |      0 |            0 |
|               U3                                                 |                                                  core_4DDR_FlashReset_0_0__FlashReset_Master |         16 |         16 |       0 |    0 |     26 |      0 |      0 |            0 |
|               U5                                                 |                                                           core_4DDR_FlashReset_0_0__QSPI_FSM |         46 |         46 |       0 |    0 |     30 |      0 |      0 |            0 |
|           GND                                                    |                                                                              core_4DDR_GND_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           MCU                                                    |                                                                              MCU_imp_1JT4G7E |       3002 |       2698 |     128 |  176 |   2820 |     26 |      0 |            5 |
|             mdm_1                                                |                                                                            core_4DDR_mdm_1_0 |        160 |        137 |       0 |   23 |    173 |      0 |      0 |            0 |
|               U0                                                 |                                                                       core_4DDR_mdm_1_0__MDM |        160 |        137 |       0 |   23 |    173 |      0 |      0 |            0 |
|                 MDM_Core_I1                                      |                                                                  core_4DDR_mdm_1_0__MDM_Core |        130 |        107 |       0 |   23 |    149 |      0 |      0 |            0 |
|                 No_Dbg_Reg_Access.BUFG_DRCK                      |                                                                   core_4DDR_mdm_1_0__MB_BUFG |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 Use_AXI_IPIF.AXI_LITE_IPIF_I                     |                                                             core_4DDR_mdm_1_0__axi_lite_ipif |         26 |         26 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 Use_E2.BSCAN_I                                   |                                                                core_4DDR_mdm_1_0__MB_BSCANE2 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|             microblaze_1                                         |                                                                     core_4DDR_microblaze_1_0 |       2516 |       2267 |      96 |  153 |   2335 |     10 |      0 |            5 |
|               (microblaze_1)                                     |                                                                     core_4DDR_microblaze_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U0                                                 |                                                         core_4DDR_microblaze_1_0__MicroBlaze |       2516 |       2267 |      96 |  153 |   2335 |     10 |      0 |            5 |
|                 (U0)                                             |                                                         core_4DDR_microblaze_1_0__MicroBlaze |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 MicroBlaze_Core_I                                |                                                    core_4DDR_microblaze_1_0__MicroBlaze_Core |       2514 |       2265 |      96 |  153 |   2335 |     10 |      0 |            5 |
|             microblaze_1_axi_intc                                |                                                            core_4DDR_microblaze_1_axi_intc_0 |        320 |        288 |      32 |    0 |    308 |      0 |      0 |            0 |
|               U0                                                 |                                                  core_4DDR_microblaze_1_axi_intc_0__axi_intc |        320 |        288 |      32 |    0 |    308 |      0 |      0 |            0 |
|                 (U0)                                             |                                                  core_4DDR_microblaze_1_axi_intc_0__axi_intc |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|                 AXI_LITE_IPIF_I                                  |                                             core_4DDR_microblaze_1_axi_intc_0__axi_lite_ipif |        144 |        144 |       0 |    0 |     76 |      0 |      0 |            0 |
|                 INTC_CORE_I                                      |                                                 core_4DDR_microblaze_1_axi_intc_0__intc_core |        176 |        144 |      32 |    0 |    228 |      0 |      0 |            0 |
|             microblaze_1_local_memory                            |                                                        microblaze_1_local_memory_imp_1RNM7OF |          6 |          6 |       0 |    0 |      4 |     16 |      0 |            0 |
|               (microblaze_1_local_memory)                        |                                                        microblaze_1_local_memory_imp_1RNM7OF |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               dlmb_bram_if_cntlr                                 |                                                               core_4DDR_dlmb_bram_if_cntlr_0 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U0                                               |                                            core_4DDR_dlmb_bram_if_cntlr_0__lmb_bram_if_cntlr |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|               dlmb_v10                                           |                                                                         core_4DDR_dlmb_v10_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U0                                               |                                                                core_4DDR_dlmb_v10_0__lmb_v10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               ilmb_bram_if_cntlr                                 |                                                               core_4DDR_ilmb_bram_if_cntlr_0 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U0                                               |                                            core_4DDR_ilmb_bram_if_cntlr_0__lmb_bram_if_cntlr |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|               ilmb_v10                                           |                                                                         core_4DDR_ilmb_v10_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U0                                               |                                                                core_4DDR_ilmb_v10_0__lmb_v10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               lmb_bram                                           |                                                                         core_4DDR_lmb_bram_0 |          0 |          0 |       0 |    0 |      0 |     16 |      0 |            0 |
|                 U0                                               |                                                      core_4DDR_lmb_bram_0_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |     16 |      0 |            0 |
|           MIG_Calibration                                        |                                                                  MIG_Calibration_imp_10UKS8S |      23438 |      19229 |    3060 | 1149 |  25651 |     41 |      8 |            0 |
|             CAL_DDR_MIG                                          |                                                                      core_4DDR_CAL_DDR_MIG_0 |      10227 |       7993 |    1700 |  534 |   7960 |      0 |      0 |            0 |
|               u_core_4DDR_CAL_DDR_MIG_0_mig                      |                                          core_4DDR_CAL_DDR_MIG_0_core_4DDR_CAL_DDR_MIG_0_mig |      10227 |       7993 |    1700 |  534 |   7960 |      0 |      0 |            0 |
|                 temp_mon_enabled.u_tempmon                       |                                             core_4DDR_CAL_DDR_MIG_0_mig_7series_v4_2_tempmon |         24 |         24 |       0 |    0 |     77 |      0 |      0 |            0 |
|                 u_ddr3_clk_ibuf                                  |                                            core_4DDR_CAL_DDR_MIG_0_mig_7series_v4_2_clk_ibuf |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 u_ddr3_infrastructure                            |                                      core_4DDR_CAL_DDR_MIG_0_mig_7series_v4_2_infrastructure |          7 |          7 |       0 |    0 |     39 |      0 |      0 |            0 |
|                 u_iodelay_ctrl                                   |                                        core_4DDR_CAL_DDR_MIG_0_mig_7series_v4_2_iodelay_ctrl |          1 |          1 |       0 |    0 |     15 |      0 |      0 |            0 |
|                 u_memc_ui_top_axi                                |                                     core_4DDR_CAL_DDR_MIG_0_mig_7series_v4_2_memc_ui_top_axi |      10196 |       7962 |    1700 |  534 |   7829 |      0 |      0 |            0 |
|             axi_datamover_ddrcal                                 |                                                             core_4DDR_axi_datamover_ddrcal_0 |       1071 |        955 |       0 |  116 |   1148 |      8 |      1 |            0 |
|               U0                                                 |                                               core_4DDR_axi_datamover_ddrcal_0_axi_datamover |       1071 |        955 |       0 |  116 |   1148 |      8 |      1 |            0 |
|                 GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                |                                core_4DDR_axi_datamover_ddrcal_0_axi_datamover_mm2s_full_wrap |       1071 |        955 |       0 |  116 |   1148 |      8 |      1 |            0 |
|             axi_dm_buffer                                        |                                                                    core_4DDR_axi_dm_buffer_0 |       3143 |       2928 |       0 |  215 |   3892 |     17 |      4 |            0 |
|               U0                                                 |                                                      core_4DDR_axi_dm_buffer_0_axi_datamover |       3143 |       2928 |       0 |  215 |   3892 |     17 |      4 |            0 |
|                 GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                |                                       core_4DDR_axi_dm_buffer_0_axi_datamover_mm2s_full_wrap |       1052 |        961 |       0 |   91 |    955 |      9 |      2 |            0 |
|                 GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                |                                       core_4DDR_axi_dm_buffer_0_axi_datamover_s2mm_full_wrap |       2091 |       1967 |       0 |  124 |   2937 |      8 |      2 |            0 |
|             axi_dm_frame_buffer                                  |                                                              core_4DDR_axi_dm_frame_buffer_0 |       3323 |       3070 |       8 |  245 |   4026 |     16 |      3 |            0 |
|               U0                                                 |                                                core_4DDR_axi_dm_frame_buffer_0_axi_datamover |       3323 |       3070 |       8 |  245 |   4026 |     16 |      3 |            0 |
|                 (U0)                                             |                                                core_4DDR_axi_dm_frame_buffer_0_axi_datamover |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                |                                 core_4DDR_axi_dm_frame_buffer_0_axi_datamover_mm2s_full_wrap |       1092 |       1000 |       0 |   92 |    977 |      9 |      2 |            0 |
|                 GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                |                                 core_4DDR_axi_dm_frame_buffer_0_axi_datamover_s2mm_full_wrap |       2231 |       2070 |       8 |  153 |   3049 |      7 |      1 |            0 |
|             axi_interconnect_ddrcal                              |                                                          core_4DDR_axi_interconnect_ddrcal_0 |       4572 |       3713 |     820 |   39 |   5919 |      0 |      0 |            0 |
|               s00_couplers                                       |                                                                     s00_couplers_imp_17FX1CX |       2227 |       1375 |     820 |   32 |   4588 |      0 |      0 |            0 |
|                 auto_cc                                          |                                                                          core_4DDR_auto_cc_0 |       1015 |        195 |     820 |    0 |   2830 |      0 |      0 |            0 |
|                 auto_pc                                          |                                                                          core_4DDR_auto_pc_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 auto_us                                          |                                                                          core_4DDR_auto_us_0 |       1212 |       1180 |       0 |   32 |   1758 |      0 |      0 |            0 |
|               xbar                                               |                                                                             core_4DDR_xbar_0 |       2345 |       2338 |       0 |    7 |   1331 |      0 |      0 |            0 |
|                 inst                                             |                                           core_4DDR_xbar_0_axi_crossbar_v2_1_19_axi_crossbar |       2345 |       2338 |       0 |    7 |   1331 |      0 |      0 |            0 |
|             axis_clock_converter_0                               |                                                           core_4DDR_axis_clock_converter_0_0 |        243 |         55 |     188 |    0 |    638 |      0 |      0 |            0 |
|               inst                                               |         core_4DDR_axis_clock_converter_0_0_axis_clock_converter_v1_1_19_axis_clock_converter |        243 |         55 |     188 |    0 |    638 |      0 |      0 |            0 |
|                 gen_async_conv.axisc_async_clock_converter_0     |  core_4DDR_axis_clock_converter_0_0_axis_clock_converter_v1_1_19_axisc_async_clock_converter |        243 |         55 |     188 |    0 |    638 |      0 |      0 |            0 |
|             axis_clock_converter_1                               |                                                           core_4DDR_axis_clock_converter_1_0 |        103 |         55 |      48 |    0 |    222 |      0 |      0 |            0 |
|               inst                                               |         core_4DDR_axis_clock_converter_1_0_axis_clock_converter_v1_1_19_axis_clock_converter |        103 |         55 |      48 |    0 |    222 |      0 |      0 |            0 |
|                 gen_async_conv.axisc_async_clock_converter_0     |  core_4DDR_axis_clock_converter_1_0_axis_clock_converter_v1_1_19_axisc_async_clock_converter |        103 |         55 |      48 |    0 |    222 |      0 |      0 |            0 |
|             axis_clock_converter_2                               |                                                           core_4DDR_axis_clock_converter_2_0 |        107 |         55 |      52 |    0 |    238 |      0 |      0 |            0 |
|               inst                                               |        core_4DDR_axis_clock_converter_2_0__axis_clock_converter_v1_1_19_axis_clock_converter |        107 |         55 |      52 |    0 |    238 |      0 |      0 |            0 |
|                 gen_async_conv.axisc_async_clock_converter_0     | core_4DDR_axis_clock_converter_2_0__axis_clock_converter_v1_1_19_axisc_async_clock_converter |        107 |         55 |      52 |    0 |    238 |      0 |      0 |            0 |
|             axis_clock_converter_3                               |                                                           core_4DDR_axis_clock_converter_3_0 |        107 |         55 |      52 |    0 |    238 |      0 |      0 |            0 |
|               inst                                               |         core_4DDR_axis_clock_converter_3_0_axis_clock_converter_v1_1_19_axis_clock_converter |        107 |         55 |      52 |    0 |    238 |      0 |      0 |            0 |
|                 gen_async_conv.axisc_async_clock_converter_0     |  core_4DDR_axis_clock_converter_3_0_axis_clock_converter_v1_1_19_axisc_async_clock_converter |        107 |         55 |      52 |    0 |    238 |      0 |      0 |            0 |
|             axis_clock_converter_4                               |                                                           core_4DDR_axis_clock_converter_4_0 |        155 |         55 |     100 |    0 |    382 |      0 |      0 |            0 |
|               inst                                               |         core_4DDR_axis_clock_converter_4_0_axis_clock_converter_v1_1_19_axis_clock_converter |        155 |         55 |     100 |    0 |    382 |      0 |      0 |            0 |
|                 gen_async_conv.axisc_async_clock_converter_0     |  core_4DDR_axis_clock_converter_4_0_axis_clock_converter_v1_1_19_axisc_async_clock_converter |        155 |         55 |     100 |    0 |    382 |      0 |      0 |            0 |
|             axis_clock_converter_5                               |                                                           core_4DDR_axis_clock_converter_5_0 |         96 |         56 |      40 |    0 |    192 |      0 |      0 |            0 |
|               inst                                               |         core_4DDR_axis_clock_converter_5_0_axis_clock_converter_v1_1_19_axis_clock_converter |         96 |         56 |      40 |    0 |    192 |      0 |      0 |            0 |
|                 gen_async_conv.axisc_async_clock_converter_0     |  core_4DDR_axis_clock_converter_5_0_axis_clock_converter_v1_1_19_axisc_async_clock_converter |         96 |         56 |      40 |    0 |    192 |      0 |      0 |            0 |
|             axis_clock_converter_6                               |                                                           core_4DDR_axis_clock_converter_6_0 |         52 |         52 |       0 |    0 |     88 |      0 |      0 |            0 |
|               inst                                               |         core_4DDR_axis_clock_converter_6_0_axis_clock_converter_v1_1_19_axis_clock_converter |         52 |         52 |       0 |    0 |     88 |      0 |      0 |            0 |
|                 gen_async_conv.axisc_async_clock_converter_0     |  core_4DDR_axis_clock_converter_6_0_axis_clock_converter_v1_1_19_axisc_async_clock_converter |         52 |         52 |       0 |    0 |     88 |      0 |      0 |            0 |
|             axis_clock_converter_7                               |                                                           core_4DDR_axis_clock_converter_7_0 |         99 |         55 |      44 |    0 |    214 |      0 |      0 |            0 |
|               inst                                               |         core_4DDR_axis_clock_converter_7_0_axis_clock_converter_v1_1_19_axis_clock_converter |         99 |         55 |      44 |    0 |    214 |      0 |      0 |            0 |
|                 gen_async_conv.axisc_async_clock_converter_0     |  core_4DDR_axis_clock_converter_7_0_axis_clock_converter_v1_1_19_axisc_async_clock_converter |         99 |         55 |      44 |    0 |    214 |      0 |      0 |            0 |
|             axis_clock_converter_8                               |                                                           core_4DDR_axis_clock_converter_8_0 |         63 |         55 |       8 |    0 |    102 |      0 |      0 |            0 |
|               inst                                               |         core_4DDR_axis_clock_converter_8_0_axis_clock_converter_v1_1_19_axis_clock_converter |         63 |         55 |       8 |    0 |    102 |      0 |      0 |            0 |
|                 gen_async_conv.axisc_async_clock_converter_0     |  core_4DDR_axis_clock_converter_8_0_axis_clock_converter_v1_1_19_axisc_async_clock_converter |         63 |         55 |       8 |    0 |    102 |      0 |      0 |            0 |
|             axis_dwidth_converter_0                              |                                                          core_4DDR_axis_dwidth_converter_0_0 |         78 |         78 |       0 |    0 |    392 |      0 |      0 |            0 |
|               (axis_dwidth_converter_0)                          |                                                          core_4DDR_axis_dwidth_converter_0_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               inst                                               |      core_4DDR_axis_dwidth_converter_0_0_axis_dwidth_converter_v1_1_17_axis_dwidth_converter |         78 |         78 |       0 |    0 |    392 |      0 |      0 |            0 |
|                 (inst)                                           |      core_4DDR_axis_dwidth_converter_0_0_axis_dwidth_converter_v1_1_17_axis_dwidth_converter |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 gen_downsizer_conversion.axisc_downsizer_0       |            core_4DDR_axis_dwidth_converter_0_0_axis_dwidth_converter_v1_1_17_axisc_downsizer |         77 |         77 |       0 |    0 |    391 |      0 |      0 |            0 |
|           MIG_Code                                               |                                                                          MIG_Code_imp_DV7LDP |       6698 |       5977 |     516 |  205 |   5988 |      0 |      0 |            0 |
|             axi_interconnect_0                                   |                                                               core_4DDR_axi_interconnect_0_0 |       1129 |       1071 |       0 |   58 |   1345 |      0 |      0 |            0 |
|               s00_couplers                                       |                                                                     s00_couplers_imp_1RUQZ03 |        455 |        420 |       0 |   35 |    565 |      0 |      0 |            0 |
|                 auto_us                                          |                                                                          core_4DDR_auto_us_1 |        455 |        420 |       0 |   35 |    565 |      0 |      0 |            0 |
|               s01_couplers                                       |                                                                      s01_couplers_imp_DSZ3SB |        217 |        195 |       0 |   22 |    353 |      0 |      0 |            0 |
|                 auto_us                                          |                                                                          core_4DDR_auto_us_2 |        217 |        195 |       0 |   22 |    353 |      0 |      0 |            0 |
|               xbar                                               |                                                                             core_4DDR_xbar_1 |        457 |        456 |       0 |    1 |    427 |      0 |      0 |            0 |
|                 inst                                             |                                           core_4DDR_xbar_1_axi_crossbar_v2_1_19_axi_crossbar |        457 |        456 |       0 |    1 |    427 |      0 |      0 |            0 |
|             mig_7series_0                                        |                                                                    core_4DDR_mig_7series_0_0 |       5569 |       4906 |     516 |  147 |   4643 |      0 |      0 |            0 |
|               (mig_7series_0)                                    |                                                                    core_4DDR_mig_7series_0_0 |        264 |          0 |     264 |    0 |      0 |      0 |      0 |            0 |
|               u_core_4DDR_mig_7series_0_0_mig                    |                                      core_4DDR_mig_7series_0_0_core_4DDR_mig_7series_0_0_mig |       5305 |       4906 |     252 |  147 |   4643 |      0 |      0 |            0 |
|                 temp_mon_enabled.u_tempmon                       |                                           core_4DDR_mig_7series_0_0_mig_7series_v4_2_tempmon |         24 |         24 |       0 |    0 |     77 |      0 |      0 |            0 |
|                 u_ddr3_clk_ibuf                                  |                                          core_4DDR_mig_7series_0_0_mig_7series_v4_2_clk_ibuf |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 u_ddr3_infrastructure                            |                                    core_4DDR_mig_7series_0_0_mig_7series_v4_2_infrastructure |          7 |          7 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 u_iodelay_ctrl                                   |                                      core_4DDR_mig_7series_0_0_mig_7series_v4_2_iodelay_ctrl |          1 |          1 |       0 |    0 |     15 |      0 |      0 |            0 |
|                 u_memc_ui_top_axi                                |                                   core_4DDR_mig_7series_0_0_mig_7series_v4_2_memc_ui_top_axi |       5273 |       4874 |     252 |  147 |   4516 |      0 |      0 |            0 |
|           axi_gpio_0                                             |                                                                       core_4DDR_axi_gpio_0_0 |         53 |         53 |       0 |    0 |    116 |      0 |      0 |            0 |
|             U0                                                   |                                                              core_4DDR_axi_gpio_0_0_axi_gpio |         53 |         53 |       0 |    0 |    116 |      0 |      0 |            0 |
|               (U0)                                               |                                                              core_4DDR_axi_gpio_0_0_axi_gpio |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                         core_4DDR_axi_gpio_0_0_axi_lite_ipif |         43 |         43 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                      core_4DDR_axi_gpio_0_0_slave_attachment |         43 |         43 |       0 |    0 |     35 |      0 |      0 |            0 |
|               gpio_core_1                                        |                                                             core_4DDR_axi_gpio_0_0_GPIO_Core |         10 |         10 |       0 |    0 |     70 |      0 |      0 |            0 |
|                 (gpio_core_1)                                    |                                                             core_4DDR_axi_gpio_0_0_GPIO_Core |         10 |         10 |       0 |    0 |     38 |      0 |      0 |            0 |
|                 Dual.INPUT_DOUBLE_REGS5                          |                                              core_4DDR_axi_gpio_0_0_cdc_sync__parameterized0 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           axi_gps_uart                                           |                                                                     core_4DDR_axi_gps_uart_0 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                       core_4DDR_axi_gps_uart_0_axi_uart16550 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                       core_4DDR_axi_gps_uart_0_axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                       core_4DDR_axi_gps_uart_0_axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                    core_4DDR_axi_gps_uart_0_slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                               core_4DDR_axi_gps_uart_0_xuart |        344 |        332 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                             core_4DDR_axi_gps_uart_0_ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                           core_4DDR_axi_gps_uart_0_uart16550 |        341 |        329 |       0 |   12 |    272 |      0 |      0 |            0 |
|           axi_interconnect_0                                     |                                                               core_4DDR_axi_interconnect_0_1 |        198 |        198 |       0 |    0 |    169 |      0 |      0 |            0 |
|             s00_couplers                                         |                                                                     s00_couplers_imp_1Y9XI4D |         56 |         56 |       0 |    0 |     51 |      0 |      0 |            0 |
|               auto_ds                                            |                                                                          core_4DDR_auto_ds_0 |         56 |         56 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 inst                                             |                                         core_4DDR_auto_ds_0_axi_dwidth_converter_v2_1_18_top |         56 |         56 |       0 |    0 |     51 |      0 |      0 |            0 |
|             xbar                                                 |                                                                             core_4DDR_xbar_2 |        142 |        142 |       0 |    0 |    118 |      0 |      0 |            0 |
|               inst                                               |                                          core_4DDR_xbar_2__axi_crossbar_v2_1_19_axi_crossbar |        142 |        142 |       0 |    0 |    118 |      0 |      0 |            0 |
|                 gen_sasd.crossbar_sasd_0                         |                                         core_4DDR_xbar_2__axi_crossbar_v2_1_19_crossbar_sasd |        142 |        142 |       0 |    0 |    118 |      0 |      0 |            0 |
|           axi_lens_uart                                          |                                                                    core_4DDR_axi_lens_uart_0 |        356 |        344 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                     core_4DDR_axi_lens_uart_0__axi_uart16550 |        356 |        344 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                     core_4DDR_axi_lens_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                     core_4DDR_axi_lens_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                  core_4DDR_axi_lens_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                             core_4DDR_axi_lens_uart_0__xuart |        343 |        331 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                           core_4DDR_axi_lens_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                         core_4DDR_axi_lens_uart_0__uart16550 |        340 |        328 |       0 |   12 |    272 |      0 |      0 |            0 |
|           axi_ndf_uart                                           |                                                                     core_4DDR_axi_ndf_uart_0 |        356 |        344 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                      core_4DDR_axi_ndf_uart_0__axi_uart16550 |        356 |        344 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                      core_4DDR_axi_ndf_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                      core_4DDR_axi_ndf_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                   core_4DDR_axi_ndf_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                              core_4DDR_axi_ndf_uart_0__xuart |        343 |        331 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                            core_4DDR_axi_ndf_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                          core_4DDR_axi_ndf_uart_0__uart16550 |        340 |        328 |       0 |   12 |    272 |      0 |      0 |            0 |
|           axi_peripheral                                         |                                                                   axi_peripheral_imp_1XOFCJ6 |       2198 |       2198 |       0 |    0 |   1493 |      0 |      0 |            0 |
|             axi_interconnect_0                                   |                                                               core_4DDR_axi_interconnect_0_2 |        609 |        609 |       0 |    0 |    738 |      0 |      0 |            0 |
|               m05_couplers                                       |                                                                      m05_couplers_imp_YUR1OW |         37 |         37 |       0 |    0 |    272 |      0 |      0 |            0 |
|                 auto_cc                                          |                                                                          core_4DDR_auto_cc_1 |         37 |         37 |       0 |    0 |    272 |      0 |      0 |            0 |
|               m11_couplers                                       |                                                                     m11_couplers_imp_1V10DMC |         37 |         37 |       0 |    0 |    276 |      0 |      0 |            0 |
|                 auto_cc                                          |                                                                          core_4DDR_auto_cc_2 |         37 |         37 |       0 |    0 |    276 |      0 |      0 |            0 |
|               s00_couplers                                       |                                                                     s00_couplers_imp_1OTVZXY |         60 |         60 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                          core_4DDR_auto_ds_1 |         60 |         60 |       0 |    0 |     51 |      0 |      0 |            0 |
|               xbar                                               |                                                                             core_4DDR_xbar_3 |        475 |        475 |       0 |    0 |    139 |      0 |      0 |            0 |
|                 inst                                             |                                           core_4DDR_xbar_3_axi_crossbar_v2_1_19_axi_crossbar |        475 |        475 |       0 |    0 |    139 |      0 |      0 |            0 |
|             axi_interconnect_1                                   |                                                               core_4DDR_axi_interconnect_1_0 |       1267 |       1267 |       0 |    0 |    626 |      0 |      0 |            0 |
|               m01_couplers                                       |                                                                      m01_couplers_imp_4B24X2 |         60 |         60 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                          core_4DDR_auto_ds_2 |         60 |         60 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 auto_pc                                          |                                                                          core_4DDR_auto_pc_1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               m02_couplers                                       |                                                                     m02_couplers_imp_1BY72KV |         58 |         58 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                          core_4DDR_auto_ds_3 |         58 |         58 |       0 |    0 |     35 |      0 |      0 |            0 |
|               m03_couplers                                       |                                                                      m03_couplers_imp_Y6KBRR |         56 |         56 |       0 |    0 |     38 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                          core_4DDR_auto_ds_4 |         56 |         56 |       0 |    0 |     38 |      0 |      0 |            0 |
|               m05_couplers                                       |                                                                     m05_couplers_imp_1S2OZUS |         43 |         43 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                          core_4DDR_auto_ds_5 |         43 |         43 |       0 |    0 |     27 |      0 |      0 |            0 |
|               m06_couplers                                       |                                                                      m06_couplers_imp_JCF7E5 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                          core_4DDR_auto_ds_6 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|               m07_couplers                                       |                                                                     m07_couplers_imp_14LV791 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                          core_4DDR_auto_ds_7 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|               m08_couplers                                       |                                                                     m08_couplers_imp_1M7CQ0R |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                          core_4DDR_auto_ds_8 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|               m09_couplers                                       |                                                                      m09_couplers_imp_1PGICJ |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                          core_4DDR_auto_ds_9 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|               m10_couplers                                       |                                                                     m10_couplers_imp_1GG0I2G |         60 |         60 |       0 |    0 |     39 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                         core_4DDR_auto_ds_10 |         60 |         60 |       0 |    0 |     39 |      0 |      0 |            0 |
|               m12_couplers                                       |                                                                     m12_couplers_imp_1JYWHAH |         60 |         60 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                         core_4DDR_auto_ds_11 |         60 |         60 |       0 |    0 |     51 |      0 |      0 |            0 |
|               m13_couplers                                       |                                                                      m13_couplers_imp_8EZJYP |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                         core_4DDR_auto_ds_12 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|               m14_couplers                                       |                                                                      m14_couplers_imp_NF96ZE |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 auto_ds                                          |                                                                         core_4DDR_auto_ds_13 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|               s00_couplers                                       |                                                                      s00_couplers_imp_HUDUN6 |         35 |         35 |       0 |    0 |     13 |      0 |      0 |            0 |
|                 auto_us                                          |                                                                          core_4DDR_auto_us_3 |         35 |         35 |       0 |    0 |     13 |      0 |      0 |            0 |
|               xbar                                               |                                                                             core_4DDR_xbar_4 |        626 |        626 |       0 |    0 |    210 |      0 |      0 |            0 |
|                 inst                                             |                                           core_4DDR_xbar_4_axi_crossbar_v2_1_19_axi_crossbar |        626 |        626 |       0 |    0 |    210 |      0 |      0 |            0 |
|             axi_interconnect_2                                   |                                                               core_4DDR_axi_interconnect_2_0 |        322 |        322 |       0 |    0 |    129 |      0 |      0 |            0 |
|               m05_couplers                                       |                                                                     m05_couplers_imp_13YT9RT |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 auto_pc                                          |                                                                          core_4DDR_auto_pc_2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               xbar                                               |                                                                             core_4DDR_xbar_5 |        322 |        322 |       0 |    0 |    129 |      0 |      0 |            0 |
|                 inst                                             |                                           core_4DDR_xbar_5_axi_crossbar_v2_1_19_axi_crossbar |        322 |        322 |       0 |    0 |    129 |      0 |      0 |            0 |
|           axi_quad_spi_0                                         |                                                                   core_4DDR_axi_quad_spi_0_0 |        425 |        407 |      16 |    2 |    605 |      0 |      1 |            0 |
|             U0                                                   |                                                      core_4DDR_axi_quad_spi_0_0_axi_quad_spi |        425 |        407 |      16 |    2 |    605 |      0 |      1 |            0 |
|               NO_DUAL_QUAD_MODE.QSPI_NORMAL                      |                                                  core_4DDR_axi_quad_spi_0_0_axi_quad_spi_top |        425 |        407 |      16 |    2 |    605 |      0 |      1 |            0 |
|                 (NO_DUAL_QUAD_MODE.QSPI_NORMAL)                  |                                                  core_4DDR_axi_quad_spi_0_0_axi_quad_spi_top |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I               |                                                     core_4DDR_axi_quad_spi_0_0_axi_lite_ipif |         99 |         99 |       0 |    0 |     73 |      0 |      0 |            0 |
|                 QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I         |                                               core_4DDR_axi_quad_spi_0_0_qspi_core_interface |        327 |        309 |      16 |    2 |    532 |      0 |      1 |            0 |
|           axi_timer_0                                            |                                                                      core_4DDR_axi_timer_0_0 |        293 |        293 |       0 |    0 |    241 |      0 |      0 |            0 |
|             U0                                                   |                                                            core_4DDR_axi_timer_0_0_axi_timer |        293 |        293 |       0 |    0 |    241 |      0 |      0 |            0 |
|               AXI4_LITE_I                                        |                                                        core_4DDR_axi_timer_0_0_axi_lite_ipif |        120 |        120 |       0 |    0 |     62 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                     core_4DDR_axi_timer_0_0_slave_attachment |        120 |        120 |       0 |    0 |     62 |      0 |      0 |            0 |
|               TC_CORE_I                                          |                                                              core_4DDR_axi_timer_0_0_tc_core |        173 |        173 |       0 |    0 |    179 |      0 |      0 |            0 |
|                 COUNTER_0_I                                      |                                                         core_4DDR_axi_timer_0_0_count_module |         50 |         50 |       0 |    0 |     65 |      0 |      0 |            0 |
|                 GEN_SECOND_TIMER.COUNTER_1_I                     |                                                       core_4DDR_axi_timer_0_0_count_module_0 |         83 |         83 |       0 |    0 |     65 |      0 |      0 |            0 |
|                 READ_MUX_I                                       |                                                         core_4DDR_axi_timer_0_0_mux_onehot_f |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 TIMER_CONTROL_I                                  |                                                        core_4DDR_axi_timer_0_0_timer_control |         42 |         42 |       0 |    0 |     49 |      0 |      0 |            0 |
|           axi_usb_uart                                           |                                                                     core_4DDR_axi_usb_uart_0 |        359 |        347 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                      core_4DDR_axi_usb_uart_0__axi_uart16550 |        359 |        347 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                      core_4DDR_axi_usb_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                      core_4DDR_axi_usb_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                   core_4DDR_axi_usb_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                              core_4DDR_axi_usb_uart_0__xuart |        346 |        334 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                            core_4DDR_axi_usb_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                          core_4DDR_axi_usb_uart_0__uart16550 |        343 |        331 |       0 |   12 |    272 |      0 |      0 |            0 |
|           clink_uart                                             |                                                                       core_4DDR_clink_uart_0 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                        core_4DDR_clink_uart_0__axi_uart16550 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                        core_4DDR_clink_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                        core_4DDR_clink_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                     core_4DDR_clink_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                                core_4DDR_clink_uart_0__xuart |        344 |        332 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                              core_4DDR_clink_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                            core_4DDR_clink_uart_0__uart16550 |        341 |        329 |       0 |   12 |    272 |      0 |      0 |            0 |
|           clk_wiz_1                                              |                                                                        core_4DDR_clk_wiz_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             inst                                                 |                                          core_4DDR_clk_wiz_1_0_core_4DDR_clk_wiz_1_0_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           fpga_output_uart                                       |                                                                 core_4DDR_fpga_output_uart_0 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                  core_4DDR_fpga_output_uart_0__axi_uart16550 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                  core_4DDR_fpga_output_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                  core_4DDR_fpga_output_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                               core_4DDR_fpga_output_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                          core_4DDR_fpga_output_uart_0__xuart |        344 |        332 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                        core_4DDR_fpga_output_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                      core_4DDR_fpga_output_uart_0__uart16550 |        341 |        329 |       0 |   12 |    272 |      0 |      0 |            0 |
|           fw_uart                                                |                                                                          core_4DDR_fw_uart_0 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                           core_4DDR_fw_uart_0__axi_uart16550 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                           core_4DDR_fw_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                           core_4DDR_fw_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                        core_4DDR_fw_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                                   core_4DDR_fw_uart_0__xuart |        345 |        333 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                                 core_4DDR_fw_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                               core_4DDR_fw_uart_0__uart16550 |        342 |        330 |       0 |   12 |    272 |      0 |      0 |            0 |
|           intr_concact                                           |                                                                     core_4DDR_intr_concact_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           oem_uart                                               |                                                                         core_4DDR_oem_uart_0 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                          core_4DDR_oem_uart_0__axi_uart16550 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                          core_4DDR_oem_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                          core_4DDR_oem_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                       core_4DDR_oem_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                                  core_4DDR_oem_uart_0__xuart |        344 |        332 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                                core_4DDR_oem_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                              core_4DDR_oem_uart_0__uart16550 |        341 |        329 |       0 |   12 |    272 |      0 |      0 |            0 |
|           pleora_uart                                            |                                                                      core_4DDR_pleora_uart_0 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|             U0                                                   |                                                       core_4DDR_pleora_uart_0__axi_uart16550 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|               (U0)                                               |                                                       core_4DDR_pleora_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                       core_4DDR_pleora_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                                    core_4DDR_pleora_uart_0__slave_attachment |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|               XUART_I_1                                          |                                                               core_4DDR_pleora_uart_0__xuart |        344 |        332 |       0 |   12 |    283 |      0 |      0 |            0 |
|                 IPIC_IF_I_1                                      |                                                             core_4DDR_pleora_uart_0__ipic_if |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 UART16550_I_1                                    |                                                           core_4DDR_pleora_uart_0__uart16550 |        341 |        329 |       0 |   12 |    272 |      0 |      0 |            0 |
|           power_management                                       |                                                                 core_4DDR_power_management_0 |         66 |         66 |       0 |    0 |    135 |      0 |      0 |            0 |
|             U0                                                   |                                                       core_4DDR_power_management_0__axi_gpio |         66 |         66 |       0 |    0 |    135 |      0 |      0 |            0 |
|               (U0)                                               |                                                       core_4DDR_power_management_0__axi_gpio |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                                  core_4DDR_power_management_0__axi_lite_ipif |         46 |         46 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                                               core_4DDR_power_management_0__slave_attachment |         46 |         46 |       0 |    0 |     35 |      0 |      0 |            0 |
|               gpio_core_1                                        |                                                      core_4DDR_power_management_0__GPIO_Core |         20 |         20 |       0 |    0 |     89 |      0 |      0 |            0 |
|                 (gpio_core_1)                                    |                                                      core_4DDR_power_management_0__GPIO_Core |         20 |         20 |       0 |    0 |     57 |      0 |      0 |            0 |
|                 Dual.INPUT_DOUBLE_REGS4                          |                                                       core_4DDR_power_management_0__cdc_sync |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           proc_sys_reset_1                                       |                                                                 core_4DDR_proc_sys_reset_1_0 |         16 |         15 |       0 |    1 |     36 |      0 |      0 |            0 |
|             U0                                                   |                                                  core_4DDR_proc_sys_reset_1_0_proc_sys_reset |         16 |         15 |       0 |    1 |     36 |      0 |      0 |            0 |
|               (U0)                                               |                                                  core_4DDR_proc_sys_reset_1_0_proc_sys_reset |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|               EXT_LPF                                            |                                                             core_4DDR_proc_sys_reset_1_0_lpf |          3 |          2 |       0 |    1 |     14 |      0 |      0 |            0 |
|                 (EXT_LPF)                                        |                                                             core_4DDR_proc_sys_reset_1_0_lpf |          2 |          1 |       0 |    1 |      6 |      0 |      0 |            0 |
|                 ACTIVE_HIGH_AUX.ACT_HI_AUX                       |                                                        core_4DDR_proc_sys_reset_1_0_cdc_sync |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|                 ACTIVE_LOW_EXT.ACT_LO_EXT                        |                                                      core_4DDR_proc_sys_reset_1_0_cdc_sync_0 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|               SEQ                                                |                                                    core_4DDR_proc_sys_reset_1_0_sequence_psr |         13 |         13 |       0 |    0 |     18 |      0 |      0 |            0 |
|                 (SEQ)                                            |                                                    core_4DDR_proc_sys_reset_1_0_sequence_psr |          8 |          8 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 SEQ_COUNTER                                      |                                                         core_4DDR_proc_sys_reset_1_0_upcnt_n |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|           xadc_wiz_1                                             |                                                                       core_4DDR_xadc_wiz_1_0 |        260 |        260 |       0 |    0 |    368 |      0 |      0 |            0 |
|             U0                                                   |                                       core_4DDR_xadc_wiz_1_0_core_4DDR_xadc_wiz_1_0_axi_xadc |        260 |        260 |       0 |    0 |    368 |      0 |      0 |            0 |
|               (U0)                                               |                                       core_4DDR_xadc_wiz_1_0_core_4DDR_xadc_wiz_1_0_axi_xadc |          0 |          0 |       0 |    0 |     31 |      0 |      0 |            0 |
|               AXI_LITE_IPIF_I                                    |                                  core_4DDR_xadc_wiz_1_0_core_4DDR_xadc_wiz_1_0_axi_lite_ipif |        105 |        105 |       0 |    0 |     59 |      0 |      0 |            0 |
|                 I_SLAVE_ATTACHMENT                               |                               core_4DDR_xadc_wiz_1_0_core_4DDR_xadc_wiz_1_0_slave_attachment |        105 |        105 |       0 |    0 |     59 |      0 |      0 |            0 |
|               AXI_XADC_CORE_I                                    |                                  core_4DDR_xadc_wiz_1_0_core_4DDR_xadc_wiz_1_0_xadc_core_drp |        120 |        120 |       0 |    0 |    190 |      0 |      0 |            0 |
|                 (AXI_XADC_CORE_I)                                |                                  core_4DDR_xadc_wiz_1_0_core_4DDR_xadc_wiz_1_0_xadc_core_drp |         11 |         11 |       0 |    0 |     72 |      0 |      0 |            0 |
|                 Inst_drp_arbiter                                 |                                                           core_4DDR_xadc_wiz_1_0_drp_arbiter |         78 |         78 |       0 |    0 |     84 |      0 |      0 |            0 |
|                 temperature_update_inst                          |                                                    core_4DDR_xadc_wiz_1_0_temperature_update |         31 |         31 |       0 |    0 |     34 |      0 |      0 |            0 |
|               INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I               |                              core_4DDR_xadc_wiz_1_0_core_4DDR_xadc_wiz_1_0_interrupt_control |         26 |         26 |       0 |    0 |     69 |      0 |      0 |            0 |
|               SOFT_RESET_I                                       |                                     core_4DDR_xadc_wiz_1_0_core_4DDR_xadc_wiz_1_0_soft_reset |          9 |          9 |       0 |    0 |     19 |      0 |      0 |            0 |
|     BULK_USART                                                   |                                                                                        USART |        482 |        476 |       0 |    6 |    638 |      2 |      0 |            0 |
|       (BULK_USART)                                               |                                                                                        USART |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                                     USART_TX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U10                                                        |                                                                                   RX_COUNTER |         52 |         52 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U10)                                                    |                                                                                   RX_COUNTER |         51 |         51 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1A                                                      |                                                                               double_sync__9 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                                                               sync_resetn__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                                        |                                                                                   usart_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                                     |                                                                usart_mmcm_usart_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                         |                                                                               usart_mmcm_rst |         10 |         10 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                               usart_mmcm_rst |         10 |         10 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U1                                                       |                                                                               sync_reset__29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                                USART_TO_AXIS |         54 |         54 |       0 |    0 |     58 |      0 |      0 |            0 |
|         (U3)                                                     |                                                                                USART_TO_AXIS |         53 |         53 |       0 |    0 |     56 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                                                               sync_resetn__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                              t_axi4_stream32_fifo__xdcDup__1 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|         agen_d512.t_axi4_stream32_afifo_d512_inst                |                                                               t_axi4_stream32_afifo_d512_HD2 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|           U0                                                     |                                        t_axi4_stream32_afifo_d512_fifo_generator_v13_2_3_HD3 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                                  t_axi4_stream32_afifo_d512_fifo_generator_v13_2_3_synth_HD4 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|               gaxis_fifo.gaxisf.axisf                            |                                            t_axi4_stream32_afifo_d512_fifo_generator_top_HD5 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|                 grf.rf                                           |                                        t_axi4_stream32_afifo_d512_fifo_generator_ramfifo_HD6 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|       U6                                                         |                                                                                AXIS_TO_USART |        110 |        110 |       0 |    0 |     68 |      0 |      0 |            0 |
|         (U6)                                                     |                                                                                AXIS_TO_USART |        109 |        109 |       0 |    0 |     66 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                                                               sync_resetn__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                                                         t_axi4_stream32_fifo |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|         (U7)                                                     |                                                                         t_axi4_stream32_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d512.t_axi4_stream32_afifo_d512_inst                |                                                                   t_axi4_stream32_afifo_d512 |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|           U0                                                     |                                            t_axi4_stream32_afifo_d512_fifo_generator_v13_2_3 |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                                      t_axi4_stream32_afifo_d512_fifo_generator_v13_2_3_synth |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|               gaxis_fifo.gaxisf.axisf                            |                                                t_axi4_stream32_afifo_d512_fifo_generator_top |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|                 grf.rf                                           |                                            t_axi4_stream32_afifo_d512_fifo_generator_ramfifo |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|       U8                                                         |                                                                                     USART_RX |         23 |         23 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U8)                                                     |                                                                                     USART_RX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                                                               sync_resetn__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                                                   Usart_Ctrl |         45 |         45 |       0 |    0 |     99 |      0 |      0 |            0 |
|         (U9)                                                     |                                                                                   Usart_Ctrl |         28 |         28 |       0 |    0 |     63 |      0 |      0 |            0 |
|         U0A                                                      |                                                                               sync_resetn__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                                      |                                                                               double_sync__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                                               double_sync__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                                                               double_sync__7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                      |                                                                                gh_stretch__1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U2B                                                      |                                                                               double_sync__8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3C                                                      |                                                                        double_sync_vector__1 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U4A                                                      |                                                                                gh_stretch__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4B                                                      |                                                                                gh_stretch__3 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4C                                                      |                                                                                gh_stretch__4 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|     CALIB                                                        |                                                                                  calibration |      42928 |      38363 |       0 | 4565 |  86120 |    101 |     18 |          146 |
|       (CALIB)                                                    |                                                                                  calibration |         69 |         69 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                                axis64_sw_2_1 |         40 |         40 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                                axis64_sw_2_1 |         40 |         40 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__107 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                        |                                                                        axis64_auto_sw_2_1__1 |         44 |         44 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U10)                                                    |                                                                        axis64_auto_sw_2_1__1 |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__106 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                                        |                                                      t_axi4_stream_wr64_rd64_fifo__xdcDup__1 |         50 |         50 |       0 |    0 |     48 |      1 |      0 |            0 |
|         (U11)                                                    |                                                      t_axi4_stream_wr64_rd64_fifo__xdcDup__1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_wr64_rd64_d512.fwft_sfifo_wr66_rd66_d512_inst       |                                                               fwft_sfifo_wr66_rd66_d512_HD36 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                     |                                        fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_2_3_HD37 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                                  fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_2_3_synth_HD38 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|               gconvfifo.rf                                       |                                            fwft_sfifo_wr66_rd66_d512_fifo_generator_top_HD39 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|                 grf.rf                                           |                                        fwft_sfifo_wr66_rd66_d512_fifo_generator_ramfifo_HD40 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U12                                                        |                                                                           axis64_auto_sw_2_1 |         44 |         44 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U12)                                                    |                                                                           axis64_auto_sw_2_1 |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                       |                                                                               sync_reset__62 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U14                                                        |                                                      t_axi4_stream_wr64_rd64_fifo__xdcDup__2 |         51 |         51 |       0 |    0 |     49 |      1 |      0 |            0 |
|         (U14)                                                    |                                                      t_axi4_stream_wr64_rd64_fifo__xdcDup__2 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr64_rd64_d512.fwft_sfifo_wr66_rd66_d512_inst       |                                                               fwft_sfifo_wr66_rd66_d512_HD59 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                     |                                        fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_2_3_HD60 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                                  fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_2_3_synth_HD61 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|               gconvfifo.rf                                       |                                            fwft_sfifo_wr66_rd66_d512_fifo_generator_top_HD62 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|                 grf.rf                                           |                                        fwft_sfifo_wr66_rd66_d512_fifo_generator_ramfifo_HD63 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U15                                                        |                                                                 t_axi4_stream_wr64_rd64_fifo |         51 |         51 |       0 |    0 |     49 |      1 |      0 |            0 |
|         (U15)                                                    |                                                                 t_axi4_stream_wr64_rd64_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr64_rd64_d512.fwft_sfifo_wr66_rd66_d512_inst       |                                                                    fwft_sfifo_wr66_rd66_d512 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                     |                                             fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_2_3 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                                       fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_2_3_synth |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|               gconvfifo.rf                                       |                                                 fwft_sfifo_wr66_rd66_d512_fifo_generator_top |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|                 grf.rf                                           |                                             fwft_sfifo_wr66_rd66_d512_fifo_generator_ramfifo |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U17                                                        |                                                                           calibration_common |       1665 |       1665 |       0 |    0 |   7739 |      0 |      1 |            2 |
|         (U17)                                                    |                                                                           calibration_common |         52 |         52 |       0 |    0 |      0 |      0 |      0 |            0 |
|         CONFIG                                                   |                                                                                 calib_config |        195 |        195 |       0 |    0 |   4098 |      0 |      0 |            0 |
|           (CONFIG)                                               |                                                                                 calib_config |        189 |        189 |       0 |    0 |   4074 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__164 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fpipe_stretch                                          |                                                                   gh_stretch__parameterized2 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|           sync_done_clkCal                                       |                                                                              double_sync__19 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_done_clkMB                                        |                                                                              double_sync__18 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_dval                                              |                                                                              double_sync__17 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_expDval_clkCal                                    |                                                                              double_sync__20 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_mb_cfg_clkCal                                     |                                                                              double_sync__21 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_mb_cfg_clkData                                    |                                                                              double_sync__24 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_nlc_lut_switch_clkCal                             |                                                                              double_sync__22 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_rqc_lut_switch_clkCal                             |                                                                              double_sync__23 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         RAM                                                      |                                                                              calib_param_ram |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                                     |                                                           calib_param_ram_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|             inst_blk_mem_gen                                     |                                                     calib_param_ram_blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|               gnbram.gnativebmg.native_blk_mem_gen               |                                                              calib_param_ram_blk_mem_gen_top |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|                 valid.cstr                                       |                                                     calib_param_ram_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         SEL                                                      |                                                                              calib_block_sel |        906 |        906 |       0 |    0 |   2144 |      0 |      0 |            0 |
|           (SEL)                                                  |                                                                              calib_block_sel |        905 |        905 |       0 |    0 |   2142 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_resetn__12 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         SEQ                                                      |                                                                        calib_param_sequencer |        102 |        102 |       0 |    0 |    837 |      0 |      0 |            0 |
|           (SEQ)                                                  |                                                                        calib_param_sequencer |        101 |        101 |       0 |    0 |    833 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_resetn__11 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_extracted_info_valid                              |                                                                              double_sync__16 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                          calib_fast_hder_gen |        120 |        120 |       0 |    0 |    273 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                          calib_fast_hder_gen |        120 |        120 |       0 |    0 |    271 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__163 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                              ddr_aoi_add_gen |        125 |        125 |       0 |    0 |    220 |      0 |      0 |            2 |
|           (U2)                                                   |                                                                              ddr_aoi_add_gen |        125 |        125 |       0 |    0 |    218 |      0 |      0 |            2 |
|           U1                                                     |                                                                              sync_reset__162 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U36                                                      |                                                                             calib_status_gen |        162 |        162 |       0 |    0 |    161 |      0 |      0 |            0 |
|           (U36)                                                  |                                                                             calib_status_gen |        162 |        162 |       0 |    0 |    159 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__161 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U47                                                      |                                                                          axil32_to_native__3 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|           (U47)                                                  |                                                                          axil32_to_native__3 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                                                              sync_reset__160 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U19                                                        |                                                                                          AEC |        537 |        537 |       0 |    0 |    911 |      4 |      0 |            0 |
|         (U19)                                                    |                                                                                          AEC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                       |                                                                                     AEC_Ctrl |        116 |        116 |       0 |    0 |    115 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                                     AEC_Ctrl |        112 |        112 |       0 |    0 |    108 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_resetn__10 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1A                                                    |                                                                              double_sync__13 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                    |                                                                gh_stretch__parameterized6__1 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U3                                                       |                                                                                   AEC_CUMSUM |        133 |        133 |       0 |    0 |    298 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                                   AEC_CUMSUM |        133 |        133 |       0 |    0 |    292 |      0 |      0 |            0 |
|           U0                                                     |                                                                              double_sync__11 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                                              double_sync__12 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sreset_data_gen                                        |                                                                               sync_reset__61 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                    histogram_axis_tmi_4pix_0 |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|           U0                                                     |                                            histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|             histogram_axis_tmi_4pix_struct                       |                                     histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_struct |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|               axis16_histogram_4pix                              |                      histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_axis16_histogram_4pix |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|                 bin_adder                                        |        histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xladdsub__parameterized0__xdcDup__1 |         21 |         21 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 bin_adder1                                       |        histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xladdsub__parameterized0__xdcDup__2 |         21 |         21 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 bin_adder2                                       |                   histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xladdsub__parameterized0 |         21 |         21 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 d1                                               |                                    histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 d10                                              |                                  histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay_0 |          0 |          0 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 d11                                              |                    histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay__parameterized0 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 d12                                              |                  histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay__parameterized0_1 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 d14                                              |                    histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay__parameterized2 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|                 d15                                              |                  histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay__parameterized2_2 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 d2                                               |                                  histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay_3 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 d4                                               |                                  histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay_4 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 d5                                               |                  histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay__parameterized0_5 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 d6                                               |                  histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay__parameterized0_6 |         28 |         28 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 d7                                               |                                  histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay_7 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 d8                                               |                  histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay__parameterized0_8 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 d9                                               |                  histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_xldelay__parameterized0_9 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 data_to_addr                                     |                               histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_data_to_addr |         28 |         28 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 hist_ram_pix1                                    |                              histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_hist_ram_pix1 |         25 |         25 |       0 |    0 |     37 |      1 |      0 |            0 |
|                 hist_ram_pix2                                    |                              histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_hist_ram_pix2 |         25 |         25 |       0 |    0 |     37 |      1 |      0 |            0 |
|                 hist_ram_pix3                                    |                              histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_hist_ram_pix3 |         25 |         25 |       0 |    0 |     37 |      1 |      0 |            0 |
|                 hist_ram_pix4                                    |                              histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_hist_ram_pix4 |         25 |         25 |       0 |    0 |     37 |      1 |      0 |            0 |
|                 histogramstate                                   |                             histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_histogramstate |         40 |         40 |       0 |    0 |    116 |      0 |      0 |            0 |
|                 tmi                                              |                                        histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_tmi |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U5                                                       |                                                                        aec_decimator_wrapper |         22 |         22 |       0 |    0 |    152 |      0 |      0 |            0 |
|           (U5)                                                   |                                                                        aec_decimator_wrapper |          1 |          1 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1                                                     |                                                                                    decimator |         21 |         21 |       0 |    0 |    110 |      0 |      0 |            0 |
|             g0.U4                                                |                                                                                row_decimator |         21 |         21 |       0 |    0 |    110 |      0 |      0 |            0 |
|               (g0.U4)                                            |                                                                                row_decimator |         21 |         21 |       0 |    0 |    106 |      0 |      0 |            0 |
|               U1                                                 |                                                                  double_sync__parameterized1 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U2                                                 |                                                                               sync_reset__60 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U22                                                        |                                                                    axis64_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                       ip_axis64_fanout2_HD83 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                   |                                                 ip_axis64_fanout2_top_ip_axis64_fanout2_HD84 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             broadcaster_core                                     |                                         ip_axis64_fanout2_axis_broadcaster_v1_1_17_core_HD85 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                                        |                                                                       badpixel_replacer64__1 |        126 |        126 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U25)                                                    |                                                                       badpixel_replacer64__1 |        125 |        125 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                                       |                                                                               sync_resetn__9 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U26                                                        |                                                                          badpixel_replacer64 |        126 |        126 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U26)                                                    |                                                                          badpixel_replacer64 |        125 |        125 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                                       |                                                                               sync_resetn__7 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                                        |                                                                        axis64_hder_extractor |         33 |         33 |       0 |    0 |    109 |      0 |      0 |            0 |
|         (U27)                                                    |                                                                        axis64_hder_extractor |         33 |         33 |       0 |    0 |    107 |      0 |      0 |            0 |
|         r0                                                       |                                                                               sync_reset__59 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                                        |                                                                                axis64_sw_1_2 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U29)                                                    |                                                                                axis64_sw_1_2 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                               sync_reset__58 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U30                                                        |                                                                        axis_lut_core_a32_d32 |        279 |        277 |       0 |    2 |    353 |     16 |      3 |            0 |
|         (U30)                                                    |                                                                        axis_lut_core_a32_d32 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                                                          axil32_to_native__2 |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                          axil32_to_native__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                                                               sync_reset__53 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                      |                                                                         native_to_axis32__10 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U11)                                                  |                                                                         native_to_axis32__10 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__101 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U12                                                      |                                              t_axi4_stream32_fifo__parameterized2__xdcDup__1 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|           (U12)                                                  |                                              t_axi4_stream32_fifo__parameterized2__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                                                                    t_axi4_stream32_sfifo_d16 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             U0                                                   |                                             t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               inst_fifo_gen                                      |                                       t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_synth |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                                 t_axi4_stream32_sfifo_d16_fifo_generator_top |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|         U13                                                      |                                                                axis32_tuser_merge__xdcDup__1 |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U13)                                                  |                                                                axis32_tuser_merge__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                     |                                                                               sync_reset__57 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                   |                                                                            fwft_sfifo_w8_d16 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|             U0                                                   |                                                     fwft_sfifo_w8_d16_fifo_generator_v13_2_3 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                               fwft_sfifo_w8_d16_fifo_generator_v13_2_3_synth |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                                         fwft_sfifo_w8_d16_fifo_generator_top |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U15                                                      |                                                                axis32_tuser_merge__xdcDup__2 |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U15)                                                  |                                                                axis32_tuser_merge__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                     |                                                                               sync_reset__56 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                   |                                                                      fwft_sfifo_w8_d16_HD527 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|             U0                                                   |                                               fwft_sfifo_w8_d16_fifo_generator_v13_2_3_HD528 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                         fwft_sfifo_w8_d16_fifo_generator_v13_2_3_synth_HD529 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                                   fwft_sfifo_w8_d16_fifo_generator_top_HD530 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U2                                                       |                                                                          axis32_to_native__3 |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                          axis32_to_native__3 |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__104 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                         native_to_axis32__11 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                         native_to_axis32__11 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                     |                                                                               sync_reset__47 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                                  tdp_ram_w32 |        103 |        103 |       0 |    0 |     88 |     14 |      1 |            0 |
|           (U4)                                                   |                                                                                  tdp_ram_w32 |         11 |         11 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1A                                                    |                                                                               sync_reset__54 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                                               sync_reset__55 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           gen_a14.U3                                             |                                                                           tdp_ram_w32_d16384 |         92 |         92 |       0 |    0 |     11 |     14 |      1 |            0 |
|             U0                                                   |                                                        tdp_ram_w32_d16384_blk_mem_gen_v8_4_2 |         92 |         92 |       0 |    0 |     11 |     14 |      1 |            0 |
|               inst_blk_mem_gen                                   |                                                  tdp_ram_w32_d16384_blk_mem_gen_v8_4_2_synth |         92 |         92 |       0 |    0 |     11 |     14 |      1 |            0 |
|                 gnbram.gnativebmg.native_blk_mem_gen             |                                                           tdp_ram_w32_d16384_blk_mem_gen_top |         92 |         92 |       0 |    0 |     11 |     14 |      1 |            0 |
|         U6                                                       |                                              t_axi4_stream32_fifo__parameterized2__xdcDup__2 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|           (U6)                                                   |                                              t_axi4_stream32_fifo__parameterized2__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                                                              t_axi4_stream32_sfifo_d16_HD105 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             U0                                                   |                                       t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_HD106 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               inst_fifo_gen                                      |                                 t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_synth_HD107 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                           t_axi4_stream32_sfifo_d16_fifo_generator_top_HD108 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|         U8                                                       |                                                                            LUT_native_switch |         42 |         42 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                       |                                                                             axis32_to_native |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U9)                                                   |                                                                             axis32_to_native |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                                                               sync_reset__48 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U31                                                        |                                                        axis_lut_core_a32_d32__parameterized1 |        370 |        368 |       0 |    2 |    361 |     31 |      2 |            0 |
|         (U31)                                                    |                                                        axis_lut_core_a32_d32__parameterized1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                                                          axil32_to_native__1 |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                          axil32_to_native__1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                                                              sync_reset__105 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                      |                                                                          native_to_axis32__8 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U11)                                                  |                                                                          native_to_axis32__8 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                     |                                                                               sync_reset__99 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U12                                                      |                                              t_axi4_stream32_fifo__parameterized2__xdcDup__3 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|           (U12)                                                  |                                              t_axi4_stream32_fifo__parameterized2__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                                                              t_axi4_stream32_sfifo_d16_HD127 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             U0                                                   |                                       t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_HD128 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               inst_fifo_gen                                      |                                 t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_synth_HD129 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                           t_axi4_stream32_sfifo_d16_fifo_generator_top_HD130 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|         U13                                                      |                                                                axis32_tuser_merge__xdcDup__3 |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U13)                                                  |                                                                axis32_tuser_merge__xdcDup__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                     |                                                                               sync_reset__52 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                   |                                                                      fwft_sfifo_w8_d16_HD567 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|             U0                                                   |                                               fwft_sfifo_w8_d16_fifo_generator_v13_2_3_HD568 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                         fwft_sfifo_w8_d16_fifo_generator_v13_2_3_synth_HD569 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                                   fwft_sfifo_w8_d16_fifo_generator_top_HD570 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U15                                                      |                                                                           axis32_tuser_merge |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U15)                                                  |                                                                           axis32_tuser_merge |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                     |                                                                               sync_reset__51 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                   |                                                                      fwft_sfifo_w8_d16_HD547 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|             U0                                                   |                                               fwft_sfifo_w8_d16_fifo_generator_v13_2_3_HD548 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                         fwft_sfifo_w8_d16_fifo_generator_v13_2_3_synth_HD549 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                                   fwft_sfifo_w8_d16_fifo_generator_top_HD550 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U2                                                       |                                                                          axis32_to_native__1 |          3 |          3 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                          axis32_to_native__1 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__102 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                          native_to_axis32__9 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                          native_to_axis32__9 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__100 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                  tdp_ram_w32__parameterized1 |        194 |        194 |       0 |    0 |     94 |     29 |      0 |            0 |
|           (U4)                                                   |                                                                  tdp_ram_w32__parameterized1 |         12 |         12 |       0 |    0 |     75 |      0 |      0 |            0 |
|           U1A                                                    |                                                                               sync_reset__49 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                                               sync_reset__50 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           gen_a15.U5                                             |                                                                           tdp_ram_w32_d32768 |        182 |        182 |       0 |    0 |     15 |     29 |      0 |            0 |
|             U0                                                   |                                                        tdp_ram_w32_d32768_blk_mem_gen_v8_4_2 |        182 |        182 |       0 |    0 |     15 |     29 |      0 |            0 |
|               inst_blk_mem_gen                                   |                                                  tdp_ram_w32_d32768_blk_mem_gen_v8_4_2_synth |        182 |        182 |       0 |    0 |     15 |     29 |      0 |            0 |
|                 gnbram.gnativebmg.native_blk_mem_gen             |                                                           tdp_ram_w32_d32768_blk_mem_gen_top |        182 |        182 |       0 |    0 |     15 |     29 |      0 |            0 |
|         U6                                                       |                                              t_axi4_stream32_fifo__parameterized2__xdcDup__4 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|           (U6)                                                   |                                              t_axi4_stream32_fifo__parameterized2__xdcDup__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                                                              t_axi4_stream32_sfifo_d16_HD149 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             U0                                                   |                                       t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_HD150 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               inst_fifo_gen                                      |                                 t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_synth_HD151 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                           t_axi4_stream32_sfifo_d16_fifo_generator_top_HD152 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|         U8                                                       |                                                                         LUT_native_switch__1 |         42 |         42 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                       |                                                                          axis32_to_native__2 |          3 |          3 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U9)                                                   |                                                                          axis32_to_native__2 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__103 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                                                           axis64_auto_sw_1_2 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U7)                                                     |                                                                           axis64_auto_sw_1_2 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                                               sync_resetn__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.CORE_0                                         |                                                                  calibration_core__xdcDup__1 |      19717 |      17393 |       0 | 2324 |  38053 |     22 |      6 |           72 |
|         (gen_cal_2ch.CORE_0)                                     |                                                                  calibration_core__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                                                               FCC__xdcDup__1 |        806 |        686 |       0 |  120 |   1749 |      0 |      0 |            6 |
|           (U1)                                                   |                                                                               FCC__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                                    fp32_axis_mult__xdcDup__1 |        171 |        133 |       0 |   38 |    389 |      0 |      0 |            2 |
|             (U1)                                                 |                                                                    fp32_axis_mult__xdcDup__1 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD2147 |        171 |        133 |       0 |   38 |    386 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD2148 |        171 |        133 |       0 |   38 |    386 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2149 |        171 |        133 |       0 |   38 |    386 |      0 |      0 |            2 |
|           U14                                                    |                                                                     param_sync_to_axis32__56 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U14)                                                |                                                                     param_sync_to_axis32__56 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                              sync_reset__149 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                                    fp32_axis_mult__xdcDup__2 |        170 |        133 |       0 |   37 |    389 |      0 |      0 |            2 |
|             (U2)                                                 |                                                                    fp32_axis_mult__xdcDup__2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD2226 |        170 |        133 |       0 |   37 |    386 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD2227 |        170 |        133 |       0 |   37 |    386 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2228 |        170 |        133 |       0 |   37 |    386 |      0 |      0 |            2 |
|           U3                                                     |                                                                  native_fp32_mult__xdcDup__1 |        151 |        124 |       0 |   27 |    346 |      0 |      0 |            2 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD2305 |        151 |        124 |       0 |   27 |    346 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD2306 |        151 |        124 |       0 |   27 |    346 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2307 |        151 |        124 |       0 |   27 |    346 |      0 |      0 |            2 |
|           U7                                                     |                                                                 native_fi32tofp32__xdcDup__1 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis_fi32tofp32_HD4867 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|               U0                                                 |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD4868 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|                 i_synth                                          |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD4869 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|           U8                                                     |                                                                     param_sync_to_axis32__57 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U8)                                                 |                                                                     param_sync_to_axis32__57 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                              sync_reset__150 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U9                                                     |                                                                   axis32_reg_wrap__xdcDup__1 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|             U1                                                   |                                                                         ip_axis32_reg_HD6101 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|               inst                                               |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6102 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|                 (inst)                                           |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6102 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                           |                        ip_axis32_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD6103 |         25 |         25 |       0 |    0 |     80 |      0 |      0 |            0 |
|         U10                                                      |                                                                               axis32_hole__5 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U11                                                      |                                                                               axis32_hole__6 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U13                                                      |                                                                             ddr_data_decoder |         19 |         19 |       0 |    0 |     91 |      0 |      0 |            0 |
|           (U13)                                                  |                                                                             ddr_data_decoder |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                                        ddr_data_decoder_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2                                                     |                                                                         native_to_axis32__12 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|             (U2)                                                 |                                                                         native_to_axis32__12 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__154 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                                         native_to_axis32__13 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|             (U3)                                                 |                                                                         native_to_axis32__13 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__155 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                                         native_to_axis32__14 |          2 |          2 |       0 |    0 |      9 |      0 |      0 |            0 |
|             (U4)                                                 |                                                                         native_to_axis32__14 |          2 |          2 |       0 |    0 |      7 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__156 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U5                                                     |                                                                         native_to_axis32__15 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|             (U5)                                                 |                                                                         native_to_axis32__15 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__157 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                                                         native_to_axis32__16 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|             (U6)                                                 |                                                                         native_to_axis32__16 |          2 |          2 |       0 |    0 |     13 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__158 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                     |                                                                             native_to_axis32 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|             (U7)                                                 |                                                                             native_to_axis32 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__159 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U8                                                     |                                                                              native_to_axis8 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             (U8)                                                 |                                                                              native_to_axis8 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__123 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                                      |                                                                 native_fi32tofp32__xdcDup__2 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|           U1                                                     |                                                                    ip_axis_fi32tofp32_HD5972 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|             U0                                                   |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD5973 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|               i_synth                                            |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD5974 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|                 (i_synth)                                        |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD5974 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 FIX_TO_FLT_OP.SPD.OP                             |                                                    ip_axis_fi32tofp32_fix_to_flt_conv_HD5975 |        150 |        148 |       0 |    2 |    224 |      0 |      0 |            0 |
|                 HAS_OUTPUT_FIFO.i_output_fifo                    |                                                     ip_axis_fi32tofp32_glb_ifx_master_HD6031 |         22 |          6 |       0 |   16 |     38 |      0 |      0 |            0 |
|                 i_nd_to_rdy                                      |                               ip_axis_fi32tofp32_xbip_pipe_v3_0_5_viv__parameterized0_HD6033 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 need_combiner.use_2to1.skid_buffer_combiner      |                                                     ip_axis_fi32tofp32_axi_slave_2to1_HD6034 |         30 |         30 |       0 |    0 |     71 |      0 |      0 |            0 |
|         U15                                                      |                                                                   axis16_reg_wrap__xdcDup__1 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |            0 |
|           U1                                                     |                                                                         ip_axis16_reg_HD6148 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |            0 |
|             inst                                                 |                         ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6149 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |            0 |
|               (inst)                                             |                         ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6149 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               axisc_register_slice_0                             |                        ip_axis16_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD6150 |         15 |         15 |       0 |    0 |     40 |      0 |      0 |            0 |
|         U16                                                      |                                                                     param_sync_to_axis32__58 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|           (U16)                                                  |                                                                     param_sync_to_axis32__58 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__151 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U17                                                      |                                                                   axis16_reg_wrap__xdcDup__2 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                     |                                                                         ip_axis16_reg_HD6151 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|             inst                                                 |                         ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6152 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|               (inst)                                             |                         ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6152 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               axisc_register_slice_0                             |                        ip_axis16_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD6153 |         14 |         14 |       0 |    0 |     38 |      0 |      0 |            0 |
|         U18                                                      |                                                                   axis16_reg_wrap__xdcDup__3 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                     |                                                                         ip_axis16_reg_HD6154 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|             inst                                                 |                         ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6155 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|               (inst)                                             |                         ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6155 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               axisc_register_slice_0                             |                        ip_axis16_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD6156 |         14 |         14 |       0 |    0 |     38 |      0 |      0 |            0 |
|         U19                                                      |                                                               t_axi4_stream8_fifo__xdcDup__1 |         62 |         61 |       0 |    1 |     73 |      0 |      1 |            0 |
|           (U19)                                                  |                                                               t_axi4_stream8_fifo__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d2048.t_axi4_stream8_sfifo_d2048_inst             |                                                            t_axi4_stream8_sfifo_d2048_HD6158 |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|             U0                                                   |                                     t_axi4_stream8_sfifo_d2048_fifo_generator_v13_2_3_HD6159 |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                               t_axi4_stream8_sfifo_d2048_fifo_generator_v13_2_3_synth_HD6160 |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                         t_axi4_stream8_sfifo_d2048_fifo_generator_top_HD6161 |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|         U2                                                       |                                                                               FSU__xdcDup__1 |       3349 |       2930 |       0 |  419 |   6450 |      3 |      2 |           14 |
|           (U2)                                                   |                                                                               FSU__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                                fp32_axis_subtract__xdcDup__1 |        293 |        247 |       0 |   46 |    576 |      0 |      0 |            2 |
|             (U1)                                                 |                                                                fp32_axis_subtract__xdcDup__1 |          8 |          8 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                                 ip_fp32_axis_subtract_HD7227 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|               U0                                                 |                                           ip_fp32_axis_subtract_floating_point_v7_1_7_HD7228 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|                 i_synth                                          |                                       ip_fp32_axis_subtract_floating_point_v7_1_7_viv_HD7229 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|           U11                                                    |                                                                     param_sync_to_axis32__52 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U11)                                                |                                                                     param_sync_to_axis32__52 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                              sync_reset__145 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U12                                                    |                                                                     param_sync_to_axis32__53 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U12)                                                |                                                                     param_sync_to_axis32__53 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                              sync_reset__146 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U14                                                    |                                                                     fp32_axis_add__xdcDup__1 |        291 |        246 |       0 |   45 |    576 |      0 |      0 |            2 |
|             (U14)                                                |                                                                     fp32_axis_add__xdcDup__1 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                                      ip_fp32_axis_add_HD8836 |        285 |        240 |       0 |   45 |    572 |      0 |      0 |            2 |
|               U0                                                 |                                                ip_fp32_axis_add_floating_point_v7_1_7_HD8837 |        285 |        240 |       0 |   45 |    572 |      0 |      0 |            2 |
|                 i_synth                                          |                                            ip_fp32_axis_add_floating_point_v7_1_7_viv_HD8838 |        285 |        240 |       0 |   45 |    572 |      0 |      0 |            2 |
|           U15                                                    |                                                                   axis_fi32tofp32__xdcDup__1 |        167 |        148 |       0 |   19 |    286 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis_fi32tofp32_HD5062 |        167 |        148 |       0 |   19 |    286 |      0 |      0 |            0 |
|               U0                                                 |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD5063 |        167 |        148 |       0 |   19 |    286 |      0 |      0 |            0 |
|                 i_synth                                          |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD5064 |        167 |        148 |       0 |   19 |    286 |      0 |      0 |            0 |
|           U16                                                    |                                                   axis_fi32tofp32__parameterized1__xdcDup__1 |        207 |        187 |       0 |   20 |    344 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis_fi32tofp32_HD4932 |        207 |        187 |       0 |   20 |    344 |      0 |      0 |            0 |
|               U0                                                 |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD4933 |        207 |        187 |       0 |   20 |    344 |      0 |      0 |            0 |
|                 i_synth                                          |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD4934 |        207 |        187 |       0 |   20 |    344 |      0 |      0 |            0 |
|           U17                                                    |                                                         param_sync_to_axis32__parameterized2 |         88 |         88 |       0 |    0 |    167 |      0 |      0 |            0 |
|             (U17)                                                |                                                         param_sync_to_axis32__parameterized2 |         88 |         88 |       0 |    0 |    165 |      0 |      0 |            0 |
|             U0                                                   |                                                                              sync_reset__111 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U18                                                    |                                                                     fp32_axis_add__xdcDup__2 |        261 |        232 |       0 |   29 |    511 |      0 |      0 |            2 |
|             (U18)                                                |                                                                     fp32_axis_add__xdcDup__2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U1                                                   |                                                                      ip_fp32_axis_add_HD8950 |        261 |        232 |       0 |   29 |    508 |      0 |      0 |            2 |
|               U0                                                 |                                                ip_fp32_axis_add_floating_point_v7_1_7_HD8951 |        261 |        232 |       0 |   29 |    508 |      0 |      0 |            2 |
|                 i_synth                                          |                                            ip_fp32_axis_add_floating_point_v7_1_7_viv_HD8952 |        261 |        232 |       0 |   29 |    508 |      0 |      0 |            2 |
|           U19                                                    |                                                                    fp32_axis_mult__xdcDup__3 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD2384 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD2385 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2386 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|           U2                                                     |                                              t_axi4_stream32_fifo__parameterized4__xdcDup__1 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             (U2)                                                 |                                              t_axi4_stream32_fifo__parameterized4__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                           t_axi4_stream32_sfifo_d1024_HD9785 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                                    t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD9786 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                              t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth_HD9787 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           U22                                                    |                                                                    fp32_axis_mult__xdcDup__4 |        155 |        126 |       0 |   29 |    350 |      0 |      0 |            2 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD2463 |        155 |        126 |       0 |   29 |    350 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD2464 |        155 |        126 |       0 |   29 |    350 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2465 |        155 |        126 |       0 |   29 |    350 |      0 |      0 |            2 |
|           U24                                                    |                                                                    fp32_axis_mult__xdcDup__5 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD2542 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD2543 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2544 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|           U25                                                    |                                                   axis_fi32tofp32__parameterized3__xdcDup__1 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis_fi32tofp32_HD4997 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|               U0                                                 |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD4998 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|                 i_synth                                          |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD4999 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|           U3                                                     |                                                                  fp32_axis_divide__xdcDup__1 |        913 |        802 |       0 |  111 |   1645 |      0 |      0 |            0 |
|             (U3)                                                 |                                                                  fp32_axis_divide__xdcDup__1 |          8 |          8 |       0 |    0 |      5 |      0 |      0 |            0 |
|             U1                                                   |                                                                  ip_fp32_axis_divide_HD10892 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|               U0                                                 |                                            ip_fp32_axis_divide_floating_point_v7_1_7_HD10893 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|                 i_synth                                          |                                        ip_fp32_axis_divide_floating_point_v7_1_7_viv_HD10894 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|           U4                                                     |                                                                    fp32_axis_mult__xdcDup__6 |        175 |        135 |       0 |   40 |    402 |      0 |      0 |            2 |
|             (U4)                                                 |                                                                    fp32_axis_mult__xdcDup__6 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD2621 |        174 |        134 |       0 |   40 |    398 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD2622 |        174 |        134 |       0 |   40 |    398 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2623 |        174 |        134 |       0 |   40 |    398 |      0 |      0 |            2 |
|           U5                                                     |                                              t_axi4_stream32_fifo__parameterized4__xdcDup__2 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             (U5)                                                 |                                              t_axi4_stream32_fifo__parameterized4__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                           t_axi4_stream32_sfifo_d1024_HD9813 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                                    t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD9814 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                              t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth_HD9815 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           U7                                                     |                                                                     param_sync_to_axis32__54 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U7)                                                 |                                                                     param_sync_to_axis32__54 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                              sync_reset__147 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U8                                                     |                                                                     param_sync_to_axis32__55 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U8)                                                 |                                                                     param_sync_to_axis32__55 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                              sync_reset__148 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U9                                                     |                                              t_axi4_stream32_fifo__parameterized6__xdcDup__1 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             (U9)                                                 |                                              t_axi4_stream32_fifo__parameterized6__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                           t_axi4_stream32_sfifo_d256_HD11664 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U0                                                 |                                    t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD11665 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                              t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_synth_HD11666 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|         U20                                                      |                                                                               pixel_bpr_flag |          6 |          6 |       0 |    0 |     22 |      0 |      0 |            0 |
|           (U20)                                                  |                                                                               pixel_bpr_flag |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__122 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                                               axis_sync_flow |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U22                                                      |                                                                   axis_fp32tofi32__xdcDup__1 |        199 |        193 |       0 |    6 |    313 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                                                              axis_fp32tofi32round__xdcDup__1 |        199 |        193 |       0 |    6 |    313 |      0 |      0 |            0 |
|             U1                                                   |                                                                   ip_axis_fp32tofi32_HD12405 |        199 |        193 |       0 |    6 |    313 |      0 |      0 |            0 |
|               U0                                                 |                                             ip_axis_fp32tofi32_floating_point_v7_1_7_HD12406 |        199 |        193 |       0 |    6 |    313 |      0 |      0 |            0 |
|                 i_synth                                          |                                         ip_axis_fp32tofi32_floating_point_v7_1_7_viv_HD12407 |        199 |        193 |       0 |    6 |    313 |      0 |      0 |            0 |
|         U23                                                      |                                                                               axis_fi32tou16 |         29 |         29 |       0 |    0 |     40 |      0 |      0 |            0 |
|           (U23)                                                  |                                                                               axis_fi32tou16 |         29 |         29 |       0 |    0 |     38 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__121 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U24                                                      |                                                                            pixel_bad_repl__4 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U24)                                                  |                                                                            pixel_bad_repl__4 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__153 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U26                                                      |                                                                                  axis32_hole |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U27                                                      |                                                                    axis32_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                                    ip_axis32_fanout2_HD12688 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             inst                                                 |                                              ip_axis32_fanout2_top_ip_axis32_fanout2_HD12689 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               broadcaster_core                                   |                                      ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD12690 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                                      |                                                                                axis32_sw_3_1 |         47 |         47 |       0 |    0 |     43 |      0 |      0 |            0 |
|           (U28)                                                  |                                                                                axis32_sw_3_1 |         47 |         47 |       0 |    0 |     41 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__120 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                                      |                                                                   axis_fp32tofi32__xdcDup__2 |        202 |        194 |       0 |    8 |    322 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                                                              axis_fp32tofi32round__xdcDup__2 |        202 |        194 |       0 |    8 |    322 |      0 |      0 |            0 |
|             U1                                                   |                                                                   ip_axis_fp32tofi32_HD12469 |        202 |        194 |       0 |    8 |    322 |      0 |      0 |            0 |
|               U0                                                 |                                             ip_axis_fp32tofi32_floating_point_v7_1_7_HD12470 |        202 |        194 |       0 |    8 |    322 |      0 |      0 |            0 |
|                 i_synth                                          |                                         ip_axis_fp32tofi32_floating_point_v7_1_7_viv_HD12471 |        202 |        194 |       0 |    8 |    322 |      0 |      0 |            0 |
|         U3                                                       |                                                                               NLC__xdcDup__1 |       6942 |       6102 |       0 |  840 |  13524 |     11 |      3 |           28 |
|           (U3)                                                   |                                                                               NLC__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                                fp32_axis_subtract__xdcDup__2 |        281 |        240 |       0 |   41 |    549 |      0 |      0 |            2 |
|             (U1)                                                 |                                                                fp32_axis_subtract__xdcDup__2 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                                 ip_fp32_axis_subtract_HD7569 |        278 |        237 |       0 |   41 |    545 |      0 |      0 |            2 |
|               U0                                                 |                                           ip_fp32_axis_subtract_floating_point_v7_1_7_HD7570 |        278 |        237 |       0 |   41 |    545 |      0 |      0 |            2 |
|                 i_synth                                          |                                       ip_fp32_axis_subtract_floating_point_v7_1_7_viv_HD7571 |        278 |        237 |       0 |   41 |    545 |      0 |      0 |            2 |
|           U10                                                    |                                                                    fp32_axis_mult__xdcDup__7 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD3174 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD3175 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD3176 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|           U11                                                    |                                              t_axi4_stream32_fifo__parameterized6__xdcDup__2 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             (U11)                                                |                                              t_axi4_stream32_fifo__parameterized6__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                           t_axi4_stream32_sfifo_d256_HD11686 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U0                                                 |                                    t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD11687 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                              t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_synth_HD11688 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U12                                                    |                                              t_axi4_stream32_fifo__parameterized4__xdcDup__3 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             (U12)                                                |                                              t_axi4_stream32_fifo__parameterized4__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                           t_axi4_stream32_sfifo_d1024_HD9841 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                                    t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD9842 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                              t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth_HD9843 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           U13                                                    |                                              t_axi4_stream32_fifo__parameterized6__xdcDup__3 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             (U13)                                                |                                              t_axi4_stream32_fifo__parameterized6__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                           t_axi4_stream32_sfifo_d256_HD11708 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U0                                                 |                                    t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD11709 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                              t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_synth_HD11710 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U14                                                    |                                                                     param_sync_to_axis32__47 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U14)                                                |                                                                     param_sync_to_axis32__47 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                              sync_reset__140 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U15                                                    |                                                                 axis_lut_X_to_ADD__xdcDup__1 |       2823 |       2529 |       0 |  294 |   5463 |      5 |      0 |           10 |
|             (U15)                                                |                                                                 axis_lut_X_to_ADD__xdcDup__1 |          1 |          1 |       0 |    0 |     24 |      0 |      0 |            0 |
|             U1                                                   |                                                                fp32_axis_subtract__xdcDup__3 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|               U1                                                 |                                                                 ip_fp32_axis_subtract_HD7455 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|                 U0                                               |                                           ip_fp32_axis_subtract_floating_point_v7_1_7_HD7456 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|             U10                                                  |                                                                                fi32_axis_min |         24 |         24 |       0 |    0 |     20 |      0 |      0 |            0 |
|               (U10)                                              |                                                                                fi32_axis_min |         24 |         24 |       0 |    0 |     18 |      0 |      0 |            0 |
|               U0                                                 |                                                                              sync_reset__119 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U11                                                  |                                                                     param_sync_to_axis32__41 |         17 |         17 |       0 |    0 |     30 |      0 |      0 |            0 |
|               (U11)                                              |                                                                     param_sync_to_axis32__41 |         17 |         17 |       0 |    0 |     28 |      0 |      0 |            0 |
|               U0                                                 |                                                                              sync_reset__134 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U12                                                  |                                                                   axis32_reg_wrap__xdcDup__2 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                         ip_axis32_reg_HD6107 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6108 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U13                                                  |                                                                     param_sync_to_axis32__42 |         25 |         25 |       0 |    0 |     54 |      0 |      0 |            0 |
|               (U13)                                              |                                                                     param_sync_to_axis32__42 |         25 |         25 |       0 |    0 |     52 |      0 |      0 |            0 |
|               U0                                                 |                                                                              sync_reset__135 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U14                                                  |                                                                   axis32_reg_wrap__xdcDup__3 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                         ip_axis32_reg_HD6110 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6111 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U15                                                  |                                                                     param_sync_to_axis32__43 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U15)                                              |                                                                     param_sync_to_axis32__43 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                              sync_reset__136 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U16                                                  |                                                                     param_sync_to_axis32__44 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U16)                                              |                                                                     param_sync_to_axis32__44 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                              sync_reset__137 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U17                                                  |                                                                                fi32_axis_max |         37 |         37 |       0 |    0 |     43 |      0 |      0 |            0 |
|               (U17)                                              |                                                                                fi32_axis_max |         37 |         37 |       0 |    0 |     41 |      0 |      0 |            0 |
|               U0                                                 |                                                                              sync_reset__118 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U18                                                  |                                                                     param_sync_to_axis32__45 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U18)                                              |                                                                     param_sync_to_axis32__45 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                              sync_reset__138 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U19                                                  |                                                                     param_sync_to_axis32__46 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U19)                                              |                                                                     param_sync_to_axis32__46 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                              sync_reset__139 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U2                                                   |                                                                   axis32_reg_wrap__xdcDup__4 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|               U1                                                 |                                                                         ip_axis32_reg_HD6113 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|                 inst                                             |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6114 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|             U20                                                  |                                                                   axis32_reg_wrap__xdcDup__5 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                         ip_axis32_reg_HD6116 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6117 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U3                                                   |                                                   axis_fp32tofi32__parameterized2__xdcDup__1 |       1361 |       1237 |       0 |  124 |   2340 |      5 |      0 |            2 |
|               floor_case_gen.U2                                  |                                                              axis_fp32tofi32floor__xdcDup__1 |       1361 |       1237 |       0 |  124 |   2340 |      5 |      0 |            2 |
|                 U1                                               |                                                                    axis32_fanout2__xdcDup__2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U10                                              |                                                   axis_fi32tofp32__parameterized5__xdcDup__1 |        218 |        190 |       0 |   28 |    376 |      0 |      0 |            0 |
|                 U11                                              |                                                              axis_fp32tofi32round__xdcDup__3 |        202 |        194 |       0 |    8 |    331 |      0 |      0 |            0 |
|                 U12                                              |                                                   axis_fi32tofp32__parameterized7__xdcDup__1 |        163 |        138 |       0 |   25 |    274 |      0 |      0 |            0 |
|                 U13                                              |                                              t_axi4_stream32_fifo__parameterized2__xdcDup__5 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U2                                               |                                              t_axi4_stream32_fifo__parameterized8__xdcDup__1 |         37 |         36 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 U3                                               |                                                              axis_fp32tofi32round__xdcDup__4 |        201 |        194 |       0 |    7 |    331 |      0 |      0 |            0 |
|                 U4                                               |                                                                fp32_axis_subtract__xdcDup__4 |        280 |        238 |       0 |   42 |    558 |      0 |      0 |            2 |
|                 U5                                               |                                              t_axi4_stream32_fifo__parameterized2__xdcDup__6 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U6                                               |                                                             fp32_axis_greaterThan__xdcDup__1 |        121 |        112 |       0 |    9 |    233 |      0 |      0 |            0 |
|                 U7                                               |                                                                    axis32_fanout2__xdcDup__3 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U8                                               |                                              t_axi4_stream32_fifo__parameterized2__xdcDup__7 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U9                                               |                                              t_axi4_stream32_fifo__parameterized2__xdcDup__8 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             U4                                                   |                                                                            axis_sync_flow__7 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U5                                                   |                                                                    axis32_fanout2__xdcDup__4 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U1                                                 |                                                                    ip_axis32_fanout2_HD12664 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 inst                                             |                                              ip_axis32_fanout2_top_ip_axis32_fanout2_HD12665 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U6                                                   |                                                                     fp32_axis_add__xdcDup__3 |        262 |        228 |       0 |   34 |    528 |      0 |      0 |            2 |
|               U1                                                 |                                                                      ip_fp32_axis_add_HD9064 |        262 |        228 |       0 |   34 |    528 |      0 |      0 |            2 |
|                 U0                                               |                                                ip_fp32_axis_add_floating_point_v7_1_7_HD9065 |        262 |        228 |       0 |   34 |    528 |      0 |      0 |            2 |
|             U7                                                   |                                                                    fp32_axis_mult__xdcDup__8 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|               U1                                                 |                                                                     ip_fp32_axis_mult_HD2700 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|                 U0                                               |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD2701 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|             U8                                                   |                                                                    fp32_axis_mult__xdcDup__9 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|               U1                                                 |                                                                     ip_fp32_axis_mult_HD2779 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|                 U0                                               |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD2780 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|             U9                                                   |                                                   axis_fi32tofp32__parameterized5__xdcDup__2 |        218 |        190 |       0 |   28 |    376 |      0 |      0 |            0 |
|               U1                                                 |                                                                    ip_axis_fi32tofp32_HD5387 |        218 |        190 |       0 |   28 |    376 |      0 |      0 |            0 |
|                 U0                                               |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD5388 |        218 |        190 |       0 |   28 |    376 |      0 |      0 |            0 |
|           U16                                                    |                                                                    axis32_fanout2__xdcDup__5 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis32_fanout2_HD12658 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                               |                                              ip_axis32_fanout2_top_ip_axis32_fanout2_HD12659 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                 |                                      ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD12660 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                    |                                                   axis_fi32tofp32__parameterized7__xdcDup__2 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis_fi32tofp32_HD5257 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U0                                                 |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD5258 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 i_synth                                          |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD5259 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U18                                                    |                                                   axis_fi32tofp32__parameterized7__xdcDup__3 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis_fi32tofp32_HD5322 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U0                                                 |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD5323 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 i_synth                                          |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD5324 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U2                                                     |                                                                     fp32_axis_add__xdcDup__4 |        251 |        225 |       0 |   26 |    496 |      0 |      0 |            2 |
|             U1                                                   |                                                                      ip_fp32_axis_add_HD9178 |        251 |        225 |       0 |   26 |    496 |      0 |      0 |            2 |
|               U0                                                 |                                                ip_fp32_axis_add_floating_point_v7_1_7_HD9179 |        251 |        225 |       0 |   26 |    496 |      0 |      0 |            2 |
|                 i_synth                                          |                                            ip_fp32_axis_add_floating_point_v7_1_7_viv_HD9180 |        251 |        225 |       0 |   26 |    496 |      0 |      0 |            2 |
|           U22                                                    |                                                                          pixel_negative_flag |          4 |          4 |       0 |    0 |     86 |      0 |      0 |            0 |
|             (U22)                                                |                                                                          pixel_negative_flag |          4 |          4 |       0 |    0 |     84 |      0 |      0 |            0 |
|             U0                                                   |                                                                              sync_reset__117 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U23                                                    |                                                                   fp32_axis_mult__xdcDup__10 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD2858 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD2859 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2860 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|           U24                                                    |                                                                     param_sync_to_axis32__48 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U24)                                                |                                                                     param_sync_to_axis32__48 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                              sync_reset__141 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U25                                                    |                                                                     param_sync_to_axis32__49 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U25)                                                |                                                                     param_sync_to_axis32__49 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                              sync_reset__142 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U26                                                    |                                                                   fp32_axis_mult__xdcDup__11 |        165 |        129 |       0 |   36 |    380 |      0 |      0 |            2 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD2937 |        165 |        129 |       0 |   36 |    380 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD2938 |        165 |        129 |       0 |   36 |    380 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2939 |        165 |        129 |       0 |   36 |    380 |      0 |      0 |            2 |
|           U27                                                    |                                                                   fp32_axis_mult__xdcDup__12 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD3016 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD3017 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD3018 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|           U28                                                    |                                                                     param_sync_to_axis32__50 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U28)                                                |                                                                     param_sync_to_axis32__50 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                              sync_reset__143 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U29                                                    |                                                                     param_sync_to_axis32__51 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U29)                                                |                                                                     param_sync_to_axis32__51 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                              sync_reset__144 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                                  fp32_axis_divide__xdcDup__2 |        913 |        802 |       0 |  111 |   1645 |      0 |      0 |            0 |
|             (U3)                                                 |                                                                  fp32_axis_divide__xdcDup__2 |          8 |          8 |       0 |    0 |      5 |      0 |      0 |            0 |
|             U1                                                   |                                                                  ip_fp32_axis_divide_HD11125 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|               U0                                                 |                                            ip_fp32_axis_divide_floating_point_v7_1_7_HD11126 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|                 i_synth                                          |                                        ip_fp32_axis_divide_floating_point_v7_1_7_viv_HD11127 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|           U30                                                    |                                                                   axis32_reg_wrap__xdcDup__6 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U1                                                   |                                                                         ip_axis32_reg_HD6104 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|               inst                                               |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6105 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 (inst)                                           |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6105 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                           |                        ip_axis32_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD6106 |         27 |         27 |       0 |    0 |     86 |      0 |      0 |            0 |
|           U4                                                     |                                              t_axi4_stream32_fifo__parameterized4__xdcDup__4 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             (U4)                                                 |                                              t_axi4_stream32_fifo__parameterized4__xdcDup__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                           t_axi4_stream32_sfifo_d1024_HD9869 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                                    t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD9870 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                              t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth_HD9871 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           U5                                                     |                                                                    axis32_fanout2__xdcDup__6 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             (U5)                                                 |                                                                    axis32_fanout2__xdcDup__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis32_fanout2_HD12661 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                               |                                              ip_axis32_fanout2_top_ip_axis32_fanout2_HD12662 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                 |                                      ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD12663 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                                                fp32_axis_subtract__xdcDup__5 |        292 |        247 |       0 |   45 |    576 |      0 |      0 |            2 |
|             (U6)                                                 |                                                                fp32_axis_subtract__xdcDup__5 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                                 ip_fp32_axis_subtract_HD7683 |        285 |        240 |       0 |   45 |    572 |      0 |      0 |            2 |
|               U0                                                 |                                           ip_fp32_axis_subtract_floating_point_v7_1_7_HD7684 |        285 |        240 |       0 |   45 |    572 |      0 |      0 |            2 |
|                 i_synth                                          |                                       ip_fp32_axis_subtract_floating_point_v7_1_7_viv_HD7685 |        285 |        240 |       0 |   45 |    572 |      0 |      0 |            2 |
|           U7                                                     |                                                                     fp32_axis_add__xdcDup__5 |        291 |        245 |       0 |   46 |    576 |      0 |      0 |            2 |
|             (U7)                                                 |                                                                     fp32_axis_add__xdcDup__5 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                                      ip_fp32_axis_add_HD9292 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|               U0                                                 |                                                ip_fp32_axis_add_floating_point_v7_1_7_HD9293 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|                 i_synth                                          |                                            ip_fp32_axis_add_floating_point_v7_1_7_viv_HD9294 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|           U8                                                     |                                                                   fp32_axis_mult__xdcDup__13 |        193 |        144 |       0 |   49 |    434 |      0 |      0 |            2 |
|             (U8)                                                 |                                                                   fp32_axis_mult__xdcDup__13 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD3095 |        187 |        138 |       0 |   49 |    430 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD3096 |        187 |        138 |       0 |   49 |    430 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD3097 |        187 |        138 |       0 |   49 |    430 |      0 |      0 |            2 |
|           U9                                                     |                                              t_axi4_stream32_fifo__parameterized4__xdcDup__5 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|             (U9)                                                 |                                              t_axi4_stream32_fifo__parameterized4__xdcDup__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                           t_axi4_stream32_sfifo_d1024_HD9897 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|               U0                                                 |                                    t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD9898 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                              t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth_HD9899 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|           data_fifo                                              |                                              t_axi4_stream32_fifo__parameterized4__xdcDup__6 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                           t_axi4_stream32_sfifo_d1024_HD9925 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                                    t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD9926 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                              t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth_HD9927 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           offset_fixtofp32                                       |                                                   axis_fi32tofp32__parameterized3__xdcDup__2 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis_fi32tofp32_HD5127 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|               U0                                                 |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD5128 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|                 i_synth                                          |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD5129 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|           range_fixtofp32                                        |                                                   axis_fi32tofp32__parameterized3__xdcDup__3 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis_fi32tofp32_HD5192 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|               U0                                                 |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD5193 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|                 i_synth                                          |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD5194 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|         U30                                                      |                                                               axis_fi32tou16__parameterized1 |         30 |         30 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (U30)                                                  |                                                               axis_fi32tou16__parameterized1 |         30 |         30 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__116 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U31                                                      |                                                                               pixel_bad_repl |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U31)                                                  |                                                                               pixel_bad_repl |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__115 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U32                                                      |                                                                               gh_edge_det__3 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U33                                                      |                                                                         param_sync_to_axis32 |         25 |         25 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U33)                                                  |                                                                         param_sync_to_axis32 |         25 |         25 |       0 |    0 |     52 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__109 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U34                                                      |                                                                  native_fp32_mult__xdcDup__2 |        159 |        128 |       0 |   31 |    366 |      0 |      0 |            2 |
|           (U34)                                                  |                                                                  native_fp32_mult__xdcDup__2 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                                     |                                                                     ip_fp32_axis_mult_HD3648 |        158 |        127 |       0 |   31 |    362 |      0 |      0 |            2 |
|             U0                                                   |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD3649 |        158 |        127 |       0 |   31 |    362 |      0 |      0 |            2 |
|               i_synth                                            |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD3650 |        158 |        127 |       0 |   31 |    362 |      0 |      0 |            2 |
|                 (i_synth)                                        |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD3650 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 HAS_OUTPUT_FIFO.i_output_fifo                    |                                                      ip_fp32_axis_mult_glb_ifx_master_HD3651 |         25 |          6 |       0 |   19 |     41 |      0 |      0 |            0 |
|                 MULT.OP                                          |                                                            ip_fp32_axis_mult_flt_mult_HD3653 |         74 |         62 |       0 |   12 |    177 |      0 |      0 |            2 |
|                 i_nd_to_rdy                                      |                                ip_fp32_axis_mult_xbip_pipe_v3_0_5_viv__parameterized0_HD3723 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 need_combiner.use_2to1.skid_buffer_combiner      |                                                      ip_fp32_axis_mult_axi_slave_2to1_HD3724 |         58 |         58 |       0 |    0 |    135 |      0 |      0 |            0 |
|         U36                                                      |                                                                   axis32_reg_wrap__xdcDup__7 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|           U1                                                     |                                                                         ip_axis32_reg_HD6134 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|             inst                                                 |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6135 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|               (inst)                                             |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6135 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               axisc_register_slice_0                             |                        ip_axis32_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD6136 |         27 |         27 |       0 |    0 |     86 |      0 |      0 |            0 |
|         U37                                                      |                                                                              double_sync__15 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U39                                                      |                                                                        pixel_saturation_flag |         11 |         11 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U39)                                                  |                                                                        pixel_saturation_flag |         11 |         11 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__114 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                               RQC__xdcDup__1 |       5108 |       4468 |       0 |  640 |   9824 |      8 |      0 |           20 |
|           (U4)                                                   |                                                                               RQC__xdcDup__1 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                                     param_sync_to_axis32__39 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                     param_sync_to_axis32__39 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                              sync_reset__132 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U10                                                    |                                                                     param_sync_to_axis32__40 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U10)                                                |                                                                     param_sync_to_axis32__40 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                              sync_reset__133 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U11                                                    |                                              t_axi4_stream32_fifo__parameterized8__xdcDup__2 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|             (U11)                                                |                                              t_axi4_stream32_fifo__parameterized8__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d64.t_axi4_stream32_sfifo_d64_inst              |                                                            t_axi4_stream32_sfifo_d64_HD12838 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U0                                                 |                                     t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD12839 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                               t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_synth_HD12840 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|           U13                                                    |                                              t_axi4_stream32_fifo__parameterized8__xdcDup__3 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|             (U13)                                                |                                              t_axi4_stream32_fifo__parameterized8__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d64.t_axi4_stream32_sfifo_d64_inst              |                                                            t_axi4_stream32_sfifo_d64_HD12860 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U0                                                 |                                     t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD12861 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                               t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_synth_HD12862 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|           U14                                                    |                                                                   axis32_reg_wrap__xdcDup__8 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|             U1                                                   |                                                                         ip_axis32_reg_HD6119 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|               inst                                               |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6120 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|                 (inst)                                           |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6120 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                           |                        ip_axis32_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD6121 |         25 |         25 |       0 |    0 |     80 |      0 |      0 |            0 |
|           U15                                                    |                                                 axis_lut_X_to_ADD__parameterized1__xdcDup__1 |       2814 |       2520 |       0 |  294 |   5426 |      5 |      0 |           10 |
|             (U15)                                                |                                                 axis_lut_X_to_ADD__parameterized1__xdcDup__1 |          1 |          1 |       0 |    0 |     25 |      0 |      0 |            0 |
|             U1                                                   |                                                                fp32_axis_subtract__xdcDup__6 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|               U1                                                 |                                                                 ip_fp32_axis_subtract_HD7911 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|                 U0                                               |                                           ip_fp32_axis_subtract_floating_point_v7_1_7_HD7912 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|             U10                                                  |                                                                fi32_axis_min__parameterized1 |         28 |         28 |       0 |    0 |     24 |      0 |      0 |            0 |
|               (U10)                                              |                                                                fi32_axis_min__parameterized1 |         28 |         28 |       0 |    0 |     22 |      0 |      0 |            0 |
|               U0                                                 |                                                                              sync_reset__113 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U11                                                  |                                                                     param_sync_to_axis32__33 |         17 |         17 |       0 |    0 |     30 |      0 |      0 |            0 |
|               (U11)                                              |                                                                     param_sync_to_axis32__33 |         17 |         17 |       0 |    0 |     28 |      0 |      0 |            0 |
|               U0                                                 |                                                                              sync_reset__126 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U12                                                  |                                                                   axis32_reg_wrap__xdcDup__9 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                         ip_axis32_reg_HD6131 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6132 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U13                                                  |                                                                     param_sync_to_axis32__34 |         25 |         25 |       0 |    0 |     54 |      0 |      0 |            0 |
|               (U13)                                              |                                                                     param_sync_to_axis32__34 |         25 |         25 |       0 |    0 |     52 |      0 |      0 |            0 |
|               U0                                                 |                                                                              sync_reset__127 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U14                                                  |                                                                  axis32_reg_wrap__xdcDup__10 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                         ip_axis32_reg_HD6122 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6123 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U15                                                  |                                                                     param_sync_to_axis32__35 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U15)                                              |                                                                     param_sync_to_axis32__35 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                              sync_reset__128 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U16                                                  |                                                                     param_sync_to_axis32__36 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U16)                                              |                                                                     param_sync_to_axis32__36 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                              sync_reset__129 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U17                                                  |                                                                fi32_axis_max__parameterized1 |         37 |         37 |       0 |    0 |     43 |      0 |      0 |            0 |
|               (U17)                                              |                                                                fi32_axis_max__parameterized1 |         37 |         37 |       0 |    0 |     41 |      0 |      0 |            0 |
|               U0                                                 |                                                                              sync_reset__112 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U18                                                  |                                                                     param_sync_to_axis32__37 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U18)                                              |                                                                     param_sync_to_axis32__37 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                              sync_reset__130 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U19                                                  |                                                                     param_sync_to_axis32__38 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|               (U19)                                              |                                                                     param_sync_to_axis32__38 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|               U0                                                 |                                                                              sync_reset__131 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U2                                                   |                                                                  axis32_reg_wrap__xdcDup__11 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|               U1                                                 |                                                                         ip_axis32_reg_HD6125 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|                 inst                                             |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6126 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|             U20                                                  |                                                                  axis32_reg_wrap__xdcDup__12 |         25 |         25 |       0 |    0 |     81 |      0 |      0 |            0 |
|               U1                                                 |                                                                         ip_axis32_reg_HD6128 |         25 |         25 |       0 |    0 |     81 |      0 |      0 |            0 |
|                 inst                                             |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6129 |         25 |         25 |       0 |    0 |     81 |      0 |      0 |            0 |
|             U3                                                   |                                                   axis_fp32tofi32__parameterized2__xdcDup__2 |       1353 |       1229 |       0 |  124 |   2340 |      5 |      0 |            2 |
|               floor_case_gen.U2                                  |                                                              axis_fp32tofi32floor__xdcDup__2 |       1353 |       1229 |       0 |  124 |   2340 |      5 |      0 |            2 |
|                 U1                                               |                                                                    axis32_fanout2__xdcDup__7 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U10                                              |                                                   axis_fi32tofp32__parameterized5__xdcDup__3 |        217 |        189 |       0 |   28 |    376 |      0 |      0 |            0 |
|                 U11                                              |                                                              axis_fp32tofi32round__xdcDup__5 |        201 |        194 |       0 |    7 |    331 |      0 |      0 |            0 |
|                 U12                                              |                                                   axis_fi32tofp32__parameterized7__xdcDup__4 |        162 |        137 |       0 |   25 |    274 |      0 |      0 |            0 |
|                 U13                                              |                                              t_axi4_stream32_fifo__parameterized2__xdcDup__9 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U2                                               |                                              t_axi4_stream32_fifo__parameterized8__xdcDup__4 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 U3                                               |                                                              axis_fp32tofi32round__xdcDup__6 |        203 |        194 |       0 |    9 |    331 |      0 |      0 |            0 |
|                 U4                                               |                                                                fp32_axis_subtract__xdcDup__7 |        277 |        236 |       0 |   41 |    558 |      0 |      0 |            2 |
|                 U5                                               |                                             t_axi4_stream32_fifo__parameterized2__xdcDup__10 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U6                                               |                                                             fp32_axis_greaterThan__xdcDup__2 |        118 |        109 |       0 |    9 |    233 |      0 |      0 |            0 |
|                 U7                                               |                                                                    axis32_fanout2__xdcDup__8 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U8                                               |                                             t_axi4_stream32_fifo__parameterized2__xdcDup__11 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U9                                               |                                             t_axi4_stream32_fifo__parameterized2__xdcDup__12 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             U4                                                   |                                                                            axis_sync_flow__6 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U5                                                   |                                                                    axis32_fanout2__xdcDup__9 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U1                                                 |                                                                    ip_axis32_fanout2_HD12679 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 inst                                             |                                              ip_axis32_fanout2_top_ip_axis32_fanout2_HD12680 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U6                                                   |                                                                     fp32_axis_add__xdcDup__6 |        261 |        227 |       0 |   34 |    516 |      0 |      0 |            2 |
|               U1                                                 |                                                                      ip_fp32_axis_add_HD9406 |        261 |        227 |       0 |   34 |    516 |      0 |      0 |            2 |
|                 U0                                               |                                                ip_fp32_axis_add_floating_point_v7_1_7_HD9407 |        261 |        227 |       0 |   34 |    516 |      0 |      0 |            2 |
|             U7                                                   |                                                                   fp32_axis_mult__xdcDup__14 |        165 |        128 |       0 |   37 |    370 |      0 |      0 |            2 |
|               U1                                                 |                                                                     ip_fp32_axis_mult_HD3253 |        165 |        128 |       0 |   37 |    370 |      0 |      0 |            2 |
|                 U0                                               |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD3254 |        165 |        128 |       0 |   37 |    370 |      0 |      0 |            2 |
|             U8                                                   |                                                                   fp32_axis_mult__xdcDup__15 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|               U1                                                 |                                                                     ip_fp32_axis_mult_HD3332 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|                 U0                                               |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD3333 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|             U9                                                   |                                                   axis_fi32tofp32__parameterized5__xdcDup__4 |        217 |        189 |       0 |   28 |    364 |      0 |      0 |            0 |
|               U1                                                 |                                                                    ip_axis_fi32tofp32_HD5712 |        217 |        189 |       0 |   28 |    364 |      0 |      0 |            0 |
|                 U0                                               |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD5713 |        217 |        189 |       0 |   28 |    364 |      0 |      0 |            0 |
|           U16                                                    |                                                                   axis32_fanout2__xdcDup__10 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis32_fanout2_HD12673 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                               |                                              ip_axis32_fanout2_top_ip_axis32_fanout2_HD12674 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                 |                                      ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD12675 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                    |                                                   axis_fi32tofp32__parameterized7__xdcDup__5 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis_fi32tofp32_HD5582 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U0                                                 |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD5583 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 i_synth                                          |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD5584 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U18                                                    |                                                   axis_fi32tofp32__parameterized7__xdcDup__6 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis_fi32tofp32_HD5647 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U0                                                 |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD5648 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 i_synth                                          |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD5649 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U2                                                     |                                                                  fp32_axis_sqroot__xdcDup__1 |        537 |        453 |       0 |   84 |    962 |      0 |      0 |            0 |
|             U1                                                   |                                                                  ip_fp32_axis_sqroot_HD12998 |        537 |        453 |       0 |   84 |    962 |      0 |      0 |            0 |
|               U0                                                 |                                            ip_fp32_axis_sqroot_floating_point_v7_1_7_HD12999 |        537 |        453 |       0 |   84 |    962 |      0 |      0 |            0 |
|                 i_synth                                          |                                        ip_fp32_axis_sqroot_floating_point_v7_1_7_viv_HD13000 |        537 |        453 |       0 |   84 |    962 |      0 |      0 |            0 |
|           U25                                                    |                                                      param_sync_to_axis32__parameterized2__4 |         59 |         59 |       0 |    0 |     42 |      0 |      0 |            0 |
|             (U25)                                                |                                                      param_sync_to_axis32__parameterized2__4 |         59 |         59 |       0 |    0 |     40 |      0 |      0 |            0 |
|             U0                                                   |                                                                              sync_reset__152 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                                   fp32_axis_mult__xdcDup__16 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD3411 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD3412 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD3413 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|           U4                                                     |                                              t_axi4_stream32_fifo__parameterized6__xdcDup__4 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                           t_axi4_stream32_sfifo_d256_HD11730 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U0                                                 |                                    t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD11731 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                              t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_synth_HD11732 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U5                                                     |                                                                   axis32_fanout2__xdcDup__11 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             (U5)                                                 |                                                                   axis32_fanout2__xdcDup__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis32_fanout2_HD12676 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                               |                                              ip_axis32_fanout2_top_ip_axis32_fanout2_HD12677 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                 |                                      ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD12678 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                                                fp32_axis_subtract__xdcDup__8 |        285 |        242 |       0 |   43 |    552 |      0 |      0 |            2 |
|             (U6)                                                 |                                                                fp32_axis_subtract__xdcDup__8 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                                 ip_fp32_axis_subtract_HD8025 |        281 |        238 |       0 |   43 |    548 |      0 |      0 |            2 |
|               U0                                                 |                                           ip_fp32_axis_subtract_floating_point_v7_1_7_HD8026 |        281 |        238 |       0 |   43 |    548 |      0 |      0 |            2 |
|                 i_synth                                          |                                       ip_fp32_axis_subtract_floating_point_v7_1_7_viv_HD8027 |        281 |        238 |       0 |   43 |    548 |      0 |      0 |            2 |
|           U7                                                     |                                                                   fp32_axis_mult__xdcDup__17 |        186 |        140 |       0 |   46 |    410 |      0 |      0 |            2 |
|             (U7)                                                 |                                                                   fp32_axis_mult__xdcDup__17 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD3490 |        182 |        136 |       0 |   46 |    406 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD3491 |        182 |        136 |       0 |   46 |    406 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD3492 |        182 |        136 |       0 |   46 |    406 |      0 |      0 |            2 |
|           U8                                                     |                                                                     fp32_axis_add__xdcDup__7 |        285 |        242 |       0 |   43 |    552 |      0 |      0 |            2 |
|             (U8)                                                 |                                                                     fp32_axis_add__xdcDup__7 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                                      ip_fp32_axis_add_HD9520 |        281 |        238 |       0 |   43 |    548 |      0 |      0 |            2 |
|               U0                                                 |                                                ip_fp32_axis_add_floating_point_v7_1_7_HD9521 |        281 |        238 |       0 |   43 |    548 |      0 |      0 |            2 |
|                 i_synth                                          |                                            ip_fp32_axis_add_floating_point_v7_1_7_viv_HD9522 |        281 |        238 |       0 |   43 |    548 |      0 |      0 |            2 |
|           U9                                                     |                                                                   fp32_axis_mult__xdcDup__18 |        165 |        129 |       0 |   36 |    380 |      0 |      0 |            2 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD3569 |        165 |        129 |       0 |   36 |    380 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD3570 |        165 |        129 |       0 |   36 |    380 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD3571 |        165 |        129 |       0 |   36 |    380 |      0 |      0 |            2 |
|         U40                                                      |                                                                        pixel_saturation_repl |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U40)                                                  |                                                                        pixel_saturation_repl |         12 |         12 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__110 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U45                                                      |                                                                   axis_fp32tofi32__xdcDup__3 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                                                              axis_fp32tofi32round__xdcDup__7 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|             U1                                                   |                                                                   ip_axis_fp32tofi32_HD12533 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|               U0                                                 |                                             ip_axis_fp32tofi32_floating_point_v7_1_7_HD12534 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 i_synth                                          |                                         ip_axis_fp32tofi32_floating_point_v7_1_7_viv_HD12535 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U49                                                      |                                              t_axi4_stream32_fifo__parameterized8__xdcDup__5 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                |                                                            t_axi4_stream32_sfifo_d64_HD12882 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|             U0                                                   |                                     t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD12883 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|               inst_fifo_gen                                      |                               t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_synth_HD12884 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                         t_axi4_stream32_sfifo_d64_fifo_generator_top_HD12885 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|         U5                                                       |                                                                               CFF__xdcDup__1 |       1261 |       1137 |       0 |  124 |   2416 |      0 |      0 |            2 |
|           (U5)                                                   |                                                                               CFF__xdcDup__1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U3                                                     |                                                                     param_sync_to_axis32__31 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U3)                                                 |                                                                     param_sync_to_axis32__31 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                              sync_reset__124 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                                  axis32_reg_wrap__xdcDup__13 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|             U1                                                   |                                                                         ip_axis32_reg_HD6098 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|               inst                                               |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6099 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|                 (inst)                                           |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6099 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                           |                        ip_axis32_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD6100 |         25 |         25 |       0 |    0 |     80 |      0 |      0 |            0 |
|           U5                                                     |                                                                     param_sync_to_axis32__32 |         42 |         42 |       0 |    0 |    102 |      0 |      0 |            0 |
|             (U5)                                                 |                                                                     param_sync_to_axis32__32 |         42 |         42 |       0 |    0 |    100 |      0 |      0 |            0 |
|             U0                                                   |                                                                              sync_reset__125 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                                                fp32_axis_subtract__xdcDup__9 |        270 |        235 |       0 |   35 |    531 |      0 |      0 |            2 |
|             (U6)                                                 |                                                                fp32_axis_subtract__xdcDup__9 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U1                                                   |                                                                 ip_fp32_axis_subtract_HD7113 |        270 |        235 |       0 |   35 |    528 |      0 |      0 |            2 |
|               U0                                                 |                                           ip_fp32_axis_subtract_floating_point_v7_1_7_HD7114 |        270 |        235 |       0 |   35 |    528 |      0 |      0 |            2 |
|                 i_synth                                          |                                       ip_fp32_axis_subtract_floating_point_v7_1_7_viv_HD7115 |        270 |        235 |       0 |   35 |    528 |      0 |      0 |            2 |
|           U9                                                     |                                                                  fp32_axis_divide__xdcDup__3 |        878 |        789 |       0 |   89 |   1600 |      0 |      0 |            0 |
|             (U9)                                                 |                                                                  fp32_axis_divide__xdcDup__3 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|             U1                                                   |                                                                  ip_fp32_axis_divide_HD10659 |        878 |        789 |       0 |   89 |   1596 |      0 |      0 |            0 |
|               U0                                                 |                                            ip_fp32_axis_divide_floating_point_v7_1_7_HD10660 |        878 |        789 |       0 |   89 |   1596 |      0 |      0 |            0 |
|                 i_synth                                          |                                        ip_fp32_axis_divide_floating_point_v7_1_7_viv_HD10661 |        878 |        789 |       0 |   89 |   1596 |      0 |      0 |            0 |
|         U7                                                       |                                                                   axis32_fanout2__xdcDup__12 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                                    ip_axis32_fanout2_HD12691 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             inst                                                 |                                              ip_axis32_fanout2_top_ip_axis32_fanout2_HD12692 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               broadcaster_core                                   |                                      ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD12693 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                                                   axis32_fanout2__xdcDup__13 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                                    ip_axis32_fanout2_HD12694 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             inst                                                 |                                              ip_axis32_fanout2_top_ip_axis32_fanout2_HD12695 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               broadcaster_core                                   |                                      ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD12696 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                                                  fp32_axis_divide__xdcDup__4 |        885 |        790 |       0 |   95 |   1612 |      0 |      0 |            0 |
|           (U9)                                                   |                                                                  fp32_axis_divide__xdcDup__4 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                                     |                                                                  ip_fp32_axis_divide_HD11358 |        885 |        790 |       0 |   95 |   1608 |      0 |      0 |            0 |
|             U0                                                   |                                            ip_fp32_axis_divide_floating_point_v7_1_7_HD11359 |        885 |        790 |       0 |   95 |   1608 |      0 |      0 |            0 |
|               i_synth                                            |                                        ip_fp32_axis_divide_floating_point_v7_1_7_viv_HD11360 |        885 |        790 |       0 |   95 |   1608 |      0 |      0 |            0 |
|                 (i_synth)                                        |                                        ip_fp32_axis_divide_floating_point_v7_1_7_viv_HD11360 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 DIV_OP.SPD.OP                                    |                                                          ip_fp32_axis_divide_flt_div_HD11361 |        725 |        684 |       0 |   41 |   1365 |      0 |      0 |            0 |
|                 HAS_OUTPUT_FIFO.i_output_fifo                    |                                                   ip_fp32_axis_divide_glb_ifx_master_HD11585 |         53 |          8 |       0 |   45 |     52 |      0 |      0 |            0 |
|                 i_nd_to_rdy                                      |                             ip_fp32_axis_divide_xbip_pipe_v3_0_5_viv__parameterized0_HD11587 |          0 |          0 |       0 |    0 |     28 |      0 |      0 |            0 |
|                 need_combiner.use_2to1.skid_buffer_combiner      |                                                   ip_fp32_axis_divide_axi_slave_2to1_HD11588 |         97 |         97 |       0 |    0 |    153 |      0 |      0 |            0 |
|                 need_user_delay.user_pipe                        |                                                            ip_fp32_axis_divide_delay_HD11589 |          9 |          0 |       0 |    9 |      9 |      0 |      0 |            0 |
|         g0.U12                                                   |                                                   axis_fi32tofp32__parameterized7__xdcDup__7 |        174 |        152 |       0 |   22 |    308 |      0 |      0 |            0 |
|           U1                                                     |                                                                    ip_axis_fi32tofp32_HD5907 |        174 |        152 |       0 |   22 |    308 |      0 |      0 |            0 |
|             U0                                                   |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD5908 |        174 |        152 |       0 |   22 |    308 |      0 |      0 |            0 |
|               i_synth                                            |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD5909 |        174 |        152 |       0 |   22 |    308 |      0 |      0 |            0 |
|                 (i_synth)                                        |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD5909 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 FIX_TO_FLT_OP.SPD.OP                             |                                                    ip_axis_fi32tofp32_fix_to_flt_conv_HD5910 |        118 |        117 |       0 |    1 |    213 |      0 |      0 |            0 |
|                 HAS_OUTPUT_FIFO.i_output_fifo                    |                                                     ip_axis_fi32tofp32_glb_ifx_master_HD5966 |         25 |          7 |       0 |   18 |     40 |      0 |      0 |            0 |
|                 i_nd_to_rdy                                      |                               ip_axis_fi32tofp32_xbip_pipe_v3_0_5_viv__parameterized0_HD5968 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 need_combiner.use_2to1.skid_buffer_combiner      |                                                     ip_axis_fi32tofp32_axi_slave_2to1_HD5969 |         27 |         27 |       0 |    0 |     45 |      0 |      0 |            0 |
|                 need_user_delay.user_pipe                        |                                                              ip_axis_fi32tofp32_delay_HD5970 |          3 |          0 |       0 |    3 |      3 |      0 |      0 |            0 |
|       gen_cal_2ch.CORE_1                                         |                                                                             calibration_core |      19488 |      17259 |       0 | 2229 |  37643 |     22 |      6 |           72 |
|         (gen_cal_2ch.CORE_1)                                     |                                                                             calibration_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                                                                          FCC |        796 |        678 |       0 |  118 |   1709 |      0 |      0 |            6 |
|           (U1)                                                   |                                                                                          FCC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                                   fp32_axis_mult__xdcDup__19 |        166 |        129 |       0 |   37 |    370 |      0 |      0 |            2 |
|             U1                                                   |                                                                            ip_fp32_axis_mult |        166 |        129 |       0 |   37 |    370 |      0 |      0 |            2 |
|               U0                                                 |                                                      ip_fp32_axis_mult_floating_point_v7_1_7 |        166 |        129 |       0 |   37 |    370 |      0 |      0 |            2 |
|                 i_synth                                          |                                                  ip_fp32_axis_mult_floating_point_v7_1_7_viv |        166 |        129 |       0 |   37 |    370 |      0 |      0 |            2 |
|           U14                                                    |                                                                     param_sync_to_axis32__27 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U14)                                                |                                                                     param_sync_to_axis32__27 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                               sync_reset__88 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                                   fp32_axis_mult__xdcDup__20 |        166 |        129 |       0 |   37 |    370 |      0 |      0 |            2 |
|             U1                                                   |                                                                      ip_fp32_axis_mult_HD646 |        166 |        129 |       0 |   37 |    370 |      0 |      0 |            2 |
|               U0                                                 |                                                ip_fp32_axis_mult_floating_point_v7_1_7_HD647 |        166 |        129 |       0 |   37 |    370 |      0 |      0 |            2 |
|                 i_synth                                          |                                            ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD648 |        166 |        129 |       0 |   37 |    370 |      0 |      0 |            2 |
|           U3                                                     |                                                                  native_fp32_mult__xdcDup__3 |        150 |        124 |       0 |   26 |    346 |      0 |      0 |            2 |
|             U1                                                   |                                                                      ip_fp32_axis_mult_HD725 |        150 |        124 |       0 |   26 |    346 |      0 |      0 |            2 |
|               U0                                                 |                                                ip_fp32_axis_mult_floating_point_v7_1_7_HD726 |        150 |        124 |       0 |   26 |    346 |      0 |      0 |            2 |
|                 i_synth                                          |                                            ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD727 |        150 |        124 |       0 |   26 |    346 |      0 |      0 |            2 |
|           U7                                                     |                                                                 native_fi32tofp32__xdcDup__3 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|             U1                                                   |                                                                           ip_axis_fi32tofp32 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|               U0                                                 |                                                     ip_axis_fi32tofp32_floating_point_v7_1_7 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|                 i_synth                                          |                                                 ip_axis_fi32tofp32_floating_point_v7_1_7_viv |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|           U8                                                     |                                                                     param_sync_to_axis32__28 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U8)                                                 |                                                                     param_sync_to_axis32__28 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                               sync_reset__89 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U9                                                     |                                                                  axis32_reg_wrap__xdcDup__14 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|             U1                                                   |                                                                         ip_axis32_reg_HD6062 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|               inst                                               |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6063 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|                 (inst)                                           |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6063 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                           |                        ip_axis32_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD6064 |         25 |         25 |       0 |    0 |     80 |      0 |      0 |            0 |
|         U10                                                      |                                                                               axis32_hole__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U11                                                      |                                                                               axis32_hole__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U13                                                      |                                                                          ddr_data_decoder__2 |         19 |         19 |       0 |    0 |     91 |      0 |      0 |            0 |
|           (U13)                                                  |                                                                          ddr_data_decoder__2 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                                     ddr_data_decoder_core__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2                                                     |                                                                          native_to_axis32__2 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|             (U2)                                                 |                                                                          native_to_axis32__2 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|             U1                                                   |                                                                               sync_reset__93 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                                          native_to_axis32__3 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|             (U3)                                                 |                                                                          native_to_axis32__3 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|             U1                                                   |                                                                               sync_reset__94 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                                          native_to_axis32__4 |          2 |          2 |       0 |    0 |      9 |      0 |      0 |            0 |
|             (U4)                                                 |                                                                          native_to_axis32__4 |          2 |          2 |       0 |    0 |      7 |      0 |      0 |            0 |
|             U1                                                   |                                                                               sync_reset__95 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U5                                                     |                                                                          native_to_axis32__5 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|             (U5)                                                 |                                                                          native_to_axis32__5 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|             U1                                                   |                                                                               sync_reset__96 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                                                          native_to_axis32__6 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|             (U6)                                                 |                                                                          native_to_axis32__6 |          2 |          2 |       0 |    0 |     13 |      0 |      0 |            0 |
|             U1                                                   |                                                                               sync_reset__97 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                     |                                                                          native_to_axis32__7 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|             (U7)                                                 |                                                                          native_to_axis32__7 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|             U1                                                   |                                                                               sync_reset__98 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U8                                                     |                                                                           native_to_axis8__2 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             (U8)                                                 |                                                                           native_to_axis8__2 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U1                                                   |                                                                               sync_reset__46 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                                      |                                                                            native_fi32tofp32 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|           U1                                                     |                                                                    ip_axis_fi32tofp32_HD4802 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|             U0                                                   |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD4803 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|               i_synth                                            |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD4804 |        203 |        185 |       0 |   18 |    340 |      0 |      0 |            0 |
|                 (i_synth)                                        |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD4804 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 FIX_TO_FLT_OP.SPD.OP                             |                                                    ip_axis_fi32tofp32_fix_to_flt_conv_HD4805 |        150 |        148 |       0 |    2 |    224 |      0 |      0 |            0 |
|                 HAS_OUTPUT_FIFO.i_output_fifo                    |                                                     ip_axis_fi32tofp32_glb_ifx_master_HD4861 |         22 |          6 |       0 |   16 |     38 |      0 |      0 |            0 |
|                 i_nd_to_rdy                                      |                               ip_axis_fi32tofp32_xbip_pipe_v3_0_5_viv__parameterized0_HD4863 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 need_combiner.use_2to1.skid_buffer_combiner      |                                                     ip_axis_fi32tofp32_axi_slave_2to1_HD4864 |         30 |         30 |       0 |    0 |     71 |      0 |      0 |            0 |
|         U15                                                      |                                                                   axis16_reg_wrap__xdcDup__4 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |            0 |
|           U1                                                     |                                                                         ip_axis16_reg_HD6142 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |            0 |
|             inst                                                 |                         ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6143 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |            0 |
|               (inst)                                             |                         ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6143 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               axisc_register_slice_0                             |                        ip_axis16_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD6144 |         15 |         15 |       0 |    0 |     40 |      0 |      0 |            0 |
|         U16                                                      |                                                                     param_sync_to_axis32__29 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|           (U16)                                                  |                                                                     param_sync_to_axis32__29 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|           U0                                                     |                                                                               sync_reset__90 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U17                                                      |                                                                   axis16_reg_wrap__xdcDup__5 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                     |                                                                         ip_axis16_reg_HD6145 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|             inst                                                 |                         ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6146 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|               (inst)                                             |                         ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6146 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               axisc_register_slice_0                             |                        ip_axis16_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD6147 |         14 |         14 |       0 |    0 |     38 |      0 |      0 |            0 |
|         U18                                                      |                                                                              axis16_reg_wrap |         14 |         14 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U1                                                     |                                                                                ip_axis16_reg |         14 |         14 |       0 |    0 |     37 |      0 |      0 |            0 |
|             inst                                                 |                                ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice |         14 |         14 |       0 |    0 |     37 |      0 |      0 |            0 |
|               (inst)                                             |                                ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               axisc_register_slice_0                             |                               ip_axis16_reg_axis_register_slice_v1_1_18_axisc_register_slice |         13 |         13 |       0 |    0 |     36 |      0 |      0 |            0 |
|         U19                                                      |                                                                          t_axi4_stream8_fifo |         62 |         61 |       0 |    1 |     73 |      0 |      1 |            0 |
|           (U19)                                                  |                                                                          t_axi4_stream8_fifo |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d2048.t_axi4_stream8_sfifo_d2048_inst             |                                                                   t_axi4_stream8_sfifo_d2048 |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|             U0                                                   |                                            t_axi4_stream8_sfifo_d2048_fifo_generator_v13_2_3 |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                      t_axi4_stream8_sfifo_d2048_fifo_generator_v13_2_3_synth |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                                t_axi4_stream8_sfifo_d2048_fifo_generator_top |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|         U2                                                       |                                                                                          FSU |       3286 |       2894 |       0 |  392 |   6349 |      3 |      2 |           14 |
|           (U2)                                                   |                                                                                          FSU |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                               fp32_axis_subtract__xdcDup__10 |        282 |        240 |       0 |   42 |    560 |      0 |      0 |            2 |
|             (U1)                                                 |                                                               fp32_axis_subtract__xdcDup__10 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                                 ip_fp32_axis_subtract_HD6201 |        275 |        233 |       0 |   42 |    560 |      0 |      0 |            2 |
|               U0                                                 |                                           ip_fp32_axis_subtract_floating_point_v7_1_7_HD6202 |        275 |        233 |       0 |   42 |    560 |      0 |      0 |            2 |
|                 i_synth                                          |                                       ip_fp32_axis_subtract_floating_point_v7_1_7_viv_HD6203 |        275 |        233 |       0 |   42 |    560 |      0 |      0 |            2 |
|           U11                                                    |                                                                     param_sync_to_axis32__23 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U11)                                                |                                                                     param_sync_to_axis32__23 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                               sync_reset__84 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U12                                                    |                                                                     param_sync_to_axis32__24 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U12)                                                |                                                                     param_sync_to_axis32__24 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                               sync_reset__85 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U14                                                    |                                                                     fp32_axis_add__xdcDup__8 |        278 |        237 |       0 |   41 |    560 |      0 |      0 |            2 |
|             (U14)                                                |                                                                     fp32_axis_add__xdcDup__8 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                                             ip_fp32_axis_add |        274 |        233 |       0 |   41 |    560 |      0 |      0 |            2 |
|               U0                                                 |                                                       ip_fp32_axis_add_floating_point_v7_1_7 |        274 |        233 |       0 |   41 |    560 |      0 |      0 |            2 |
|                 i_synth                                          |                                                   ip_fp32_axis_add_floating_point_v7_1_7_viv |        274 |        233 |       0 |   41 |    560 |      0 |      0 |            2 |
|           U15                                                    |                                                                              axis_fi32tofp32 |        166 |        147 |       0 |   19 |    286 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis_fi32tofp32_HD3762 |        166 |        147 |       0 |   19 |    286 |      0 |      0 |            0 |
|               U0                                                 |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD3763 |        166 |        147 |       0 |   19 |    286 |      0 |      0 |            0 |
|                 i_synth                                          |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD3764 |        166 |        147 |       0 |   19 |    286 |      0 |      0 |            0 |
|           U16                                                    |                                                              axis_fi32tofp32__parameterized1 |        208 |        188 |       0 |   20 |    344 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis_fi32tofp32_HD3827 |        208 |        188 |       0 |   20 |    344 |      0 |      0 |            0 |
|               U0                                                 |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD3828 |        208 |        188 |       0 |   20 |    344 |      0 |      0 |            0 |
|                 i_synth                                          |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD3829 |        208 |        188 |       0 |   20 |    344 |      0 |      0 |            0 |
|           U17                                                    |                                                      param_sync_to_axis32__parameterized2__3 |         86 |         86 |       0 |    0 |    165 |      0 |      0 |            0 |
|             (U17)                                                |                                                      param_sync_to_axis32__parameterized2__3 |         86 |         86 |       0 |    0 |    163 |      0 |      0 |            0 |
|             U0                                                   |                                                                               sync_reset__34 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U18                                                    |                                                                     fp32_axis_add__xdcDup__9 |        251 |        225 |       0 |   26 |    496 |      0 |      0 |            2 |
|             U1                                                   |                                                                      ip_fp32_axis_add_HD8152 |        251 |        225 |       0 |   26 |    496 |      0 |      0 |            2 |
|               U0                                                 |                                                ip_fp32_axis_add_floating_point_v7_1_7_HD8153 |        251 |        225 |       0 |   26 |    496 |      0 |      0 |            2 |
|                 i_synth                                          |                                            ip_fp32_axis_add_floating_point_v7_1_7_viv_HD8154 |        251 |        225 |       0 |   26 |    496 |      0 |      0 |            2 |
|           U19                                                    |                                                                   fp32_axis_mult__xdcDup__21 |        151 |        124 |       0 |   27 |    344 |      0 |      0 |            2 |
|             U1                                                   |                                                                      ip_fp32_axis_mult_HD804 |        151 |        124 |       0 |   27 |    344 |      0 |      0 |            2 |
|               U0                                                 |                                                ip_fp32_axis_mult_floating_point_v7_1_7_HD805 |        151 |        124 |       0 |   27 |    344 |      0 |      0 |            2 |
|                 i_synth                                          |                                            ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD806 |        151 |        124 |       0 |   27 |    344 |      0 |      0 |            2 |
|           U2                                                     |                                              t_axi4_stream32_fifo__parameterized4__xdcDup__7 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             (U2)                                                 |                                              t_axi4_stream32_fifo__parameterized4__xdcDup__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                                  t_axi4_stream32_sfifo_d1024 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                                           t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                                     t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           U22                                                    |                                                                   fp32_axis_mult__xdcDup__22 |        155 |        126 |       0 |   29 |    350 |      0 |      0 |            2 |
|             U1                                                   |                                                                      ip_fp32_axis_mult_HD883 |        155 |        126 |       0 |   29 |    350 |      0 |      0 |            2 |
|               U0                                                 |                                                ip_fp32_axis_mult_floating_point_v7_1_7_HD884 |        155 |        126 |       0 |   29 |    350 |      0 |      0 |            2 |
|                 i_synth                                          |                                            ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD885 |        155 |        126 |       0 |   29 |    350 |      0 |      0 |            2 |
|           U24                                                    |                                                                   fp32_axis_mult__xdcDup__23 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|             U1                                                   |                                                                      ip_fp32_axis_mult_HD962 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|               U0                                                 |                                                ip_fp32_axis_mult_floating_point_v7_1_7_HD963 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|                 i_synth                                          |                                            ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD964 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|           U25                                                    |                                                   axis_fi32tofp32__parameterized3__xdcDup__4 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis_fi32tofp32_HD3892 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|               U0                                                 |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD3893 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|                 i_synth                                          |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD3894 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|           U3                                                     |                                                                  fp32_axis_divide__xdcDup__5 |        896 |        795 |       0 |  101 |   1621 |      0 |      0 |            0 |
|             (U3)                                                 |                                                                  fp32_axis_divide__xdcDup__5 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                                   ip_fp32_axis_divide_HD9960 |        889 |        788 |       0 |  101 |   1621 |      0 |      0 |            0 |
|               U0                                                 |                                             ip_fp32_axis_divide_floating_point_v7_1_7_HD9961 |        889 |        788 |       0 |  101 |   1621 |      0 |      0 |            0 |
|                 i_synth                                          |                                         ip_fp32_axis_divide_floating_point_v7_1_7_viv_HD9962 |        889 |        788 |       0 |  101 |   1621 |      0 |      0 |            0 |
|           U4                                                     |                                                                   fp32_axis_mult__xdcDup__24 |        167 |        130 |       0 |   37 |    382 |      0 |      0 |            2 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD1041 |        167 |        130 |       0 |   37 |    382 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD1042 |        167 |        130 |       0 |   37 |    382 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD1043 |        167 |        130 |       0 |   37 |    382 |      0 |      0 |            2 |
|           U5                                                     |                                              t_axi4_stream32_fifo__parameterized4__xdcDup__8 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             (U5)                                                 |                                              t_axi4_stream32_fifo__parameterized4__xdcDup__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                           t_axi4_stream32_sfifo_d1024_HD9645 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                                    t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD9646 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                              t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth_HD9647 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           U7                                                     |                                                                     param_sync_to_axis32__25 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U7)                                                 |                                                                     param_sync_to_axis32__25 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                               sync_reset__86 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U8                                                     |                                                                     param_sync_to_axis32__26 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U8)                                                 |                                                                     param_sync_to_axis32__26 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                               sync_reset__87 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U9                                                     |                                              t_axi4_stream32_fifo__parameterized6__xdcDup__5 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             (U9)                                                 |                                              t_axi4_stream32_fifo__parameterized6__xdcDup__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                                   t_axi4_stream32_sfifo_d256 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U0                                                 |                                            t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                                      t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_synth |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|         U20                                                      |                                                                            pixel_bpr_flag__2 |          6 |          6 |       0 |    0 |     22 |      0 |      0 |            0 |
|           (U20)                                                  |                                                                            pixel_bpr_flag__2 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U0                                                     |                                                                               sync_reset__45 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                                            axis_sync_flow__5 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U22                                                      |                                                                   axis_fp32tofi32__xdcDup__4 |        197 |        193 |       0 |    4 |    310 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                                                              axis_fp32tofi32round__xdcDup__8 |        197 |        193 |       0 |    4 |    310 |      0 |      0 |            0 |
|             U1                                                   |                                                                   ip_axis_fp32tofi32_HD12021 |        197 |        193 |       0 |    4 |    310 |      0 |      0 |            0 |
|               U0                                                 |                                             ip_axis_fp32tofi32_floating_point_v7_1_7_HD12022 |        197 |        193 |       0 |    4 |    310 |      0 |      0 |            0 |
|                 i_synth                                          |                                         ip_axis_fp32tofi32_floating_point_v7_1_7_viv_HD12023 |        197 |        193 |       0 |    4 |    310 |      0 |      0 |            0 |
|         U23                                                      |                                                                            axis_fi32tou16__2 |         28 |         28 |       0 |    0 |     38 |      0 |      0 |            0 |
|           (U23)                                                  |                                                                            axis_fi32tou16__2 |         28 |         28 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U0                                                     |                                                                               sync_reset__44 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U24                                                      |                                                                            pixel_bad_repl__2 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U24)                                                  |                                                                            pixel_bad_repl__2 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U0                                                     |                                                                               sync_reset__92 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U26                                                      |                                                                               axis32_hole__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U27                                                      |                                                                   axis32_fanout2__xdcDup__14 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                                    ip_axis32_fanout2_HD12652 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             inst                                                 |                                              ip_axis32_fanout2_top_ip_axis32_fanout2_HD12653 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               broadcaster_core                                   |                                      ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD12654 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                                      |                                                                             axis32_sw_3_1__2 |         47 |         47 |       0 |    0 |     43 |      0 |      0 |            0 |
|           (U28)                                                  |                                                                             axis32_sw_3_1__2 |         47 |         47 |       0 |    0 |     41 |      0 |      0 |            0 |
|           U1                                                     |                                                                               sync_reset__43 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                                      |                                                                   axis_fp32tofi32__xdcDup__5 |        201 |        194 |       0 |    7 |    322 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                                                              axis_fp32tofi32round__xdcDup__9 |        201 |        194 |       0 |    7 |    322 |      0 |      0 |            0 |
|             U1                                                   |                                                                   ip_axis_fp32tofi32_HD12085 |        201 |        194 |       0 |    7 |    322 |      0 |      0 |            0 |
|               U0                                                 |                                             ip_axis_fp32tofi32_floating_point_v7_1_7_HD12086 |        201 |        194 |       0 |    7 |    322 |      0 |      0 |            0 |
|                 i_synth                                          |                                         ip_axis_fp32tofi32_floating_point_v7_1_7_viv_HD12087 |        201 |        194 |       0 |    7 |    322 |      0 |      0 |            0 |
|         U3                                                       |                                                                                          NLC |       6868 |       6058 |       0 |  810 |  13417 |     11 |      3 |           28 |
|           (U3)                                                   |                                                                                          NLC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                               fp32_axis_subtract__xdcDup__11 |        270 |        232 |       0 |   38 |    533 |      0 |      0 |            2 |
|             (U1)                                                 |                                                               fp32_axis_subtract__xdcDup__11 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                                 ip_fp32_axis_subtract_HD6543 |        268 |        230 |       0 |   38 |    533 |      0 |      0 |            2 |
|               U0                                                 |                                           ip_fp32_axis_subtract_floating_point_v7_1_7_HD6544 |        268 |        230 |       0 |   38 |    533 |      0 |      0 |            2 |
|                 i_synth                                          |                                       ip_fp32_axis_subtract_floating_point_v7_1_7_viv_HD6545 |        268 |        230 |       0 |   38 |    533 |      0 |      0 |            2 |
|           U10                                                    |                                                                   fp32_axis_mult__xdcDup__25 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD1278 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD1279 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD1280 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|           U11                                                    |                                              t_axi4_stream32_fifo__parameterized6__xdcDup__6 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             (U11)                                                |                                              t_axi4_stream32_fifo__parameterized6__xdcDup__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                           t_axi4_stream32_sfifo_d256_HD11598 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U0                                                 |                                    t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD11599 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                              t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_synth_HD11600 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U12                                                    |                                              t_axi4_stream32_fifo__parameterized4__xdcDup__9 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             (U12)                                                |                                              t_axi4_stream32_fifo__parameterized4__xdcDup__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                           t_axi4_stream32_sfifo_d1024_HD9757 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                                    t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD9758 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                              t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth_HD9759 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           U13                                                    |                                              t_axi4_stream32_fifo__parameterized6__xdcDup__7 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             (U13)                                                |                                              t_axi4_stream32_fifo__parameterized6__xdcDup__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                           t_axi4_stream32_sfifo_d256_HD11620 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U0                                                 |                                    t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD11621 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                              t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_synth_HD11622 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U14                                                    |                                                                     param_sync_to_axis32__18 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U14)                                                |                                                                     param_sync_to_axis32__18 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                               sync_reset__79 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U15                                                    |                                                                            axis_lut_X_to_ADD |       2810 |       2521 |       0 |  289 |   5453 |      5 |      0 |           10 |
|             (U15)                                                |                                                                            axis_lut_X_to_ADD |          0 |          0 |       0 |    0 |     24 |      0 |      0 |            0 |
|             U1                                                   |                                                               fp32_axis_subtract__xdcDup__12 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|               U1                                                 |                                                                 ip_fp32_axis_subtract_HD6429 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|                 U0                                               |                                           ip_fp32_axis_subtract_floating_point_v7_1_7_HD6430 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|             U10                                                  |                                                                             fi32_axis_min__2 |         24 |         24 |       0 |    0 |     20 |      0 |      0 |            0 |
|               (U10)                                              |                                                                             fi32_axis_min__2 |         24 |         24 |       0 |    0 |     18 |      0 |      0 |            0 |
|               U0                                                 |                                                                               sync_reset__42 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U11                                                  |                                                                     param_sync_to_axis32__12 |         17 |         17 |       0 |    0 |     29 |      0 |      0 |            0 |
|               (U11)                                              |                                                                     param_sync_to_axis32__12 |         17 |         17 |       0 |    0 |     27 |      0 |      0 |            0 |
|               U0                                                 |                                                                               sync_reset__73 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U12                                                  |                                                                  axis32_reg_wrap__xdcDup__15 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                         ip_axis32_reg_HD6068 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6069 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U13                                                  |                                                                     param_sync_to_axis32__13 |         25 |         25 |       0 |    0 |     53 |      0 |      0 |            0 |
|               (U13)                                              |                                                                     param_sync_to_axis32__13 |         25 |         25 |       0 |    0 |     51 |      0 |      0 |            0 |
|               U0                                                 |                                                                               sync_reset__74 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U14                                                  |                                                                  axis32_reg_wrap__xdcDup__16 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                         ip_axis32_reg_HD6071 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6072 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U15                                                  |                                                                     param_sync_to_axis32__14 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|               (U15)                                              |                                                                     param_sync_to_axis32__14 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|               U0                                                 |                                                                               sync_reset__75 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U16                                                  |                                                                     param_sync_to_axis32__15 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|               (U16)                                              |                                                                     param_sync_to_axis32__15 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|               U0                                                 |                                                                               sync_reset__76 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U17                                                  |                                                                             fi32_axis_max__2 |         37 |         37 |       0 |    0 |     43 |      0 |      0 |            0 |
|               (U17)                                              |                                                                             fi32_axis_max__2 |         37 |         37 |       0 |    0 |     41 |      0 |      0 |            0 |
|               U0                                                 |                                                                               sync_reset__41 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U18                                                  |                                                                     param_sync_to_axis32__16 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|               (U18)                                              |                                                                     param_sync_to_axis32__16 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|               U0                                                 |                                                                               sync_reset__77 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U19                                                  |                                                                     param_sync_to_axis32__17 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|               (U19)                                              |                                                                     param_sync_to_axis32__17 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|               U0                                                 |                                                                               sync_reset__78 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U2                                                   |                                                                  axis32_reg_wrap__xdcDup__17 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|               U1                                                 |                                                                         ip_axis32_reg_HD6074 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|                 inst                                             |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6075 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|             U20                                                  |                                                                  axis32_reg_wrap__xdcDup__18 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                         ip_axis32_reg_HD6077 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6078 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U3                                                   |                                                   axis_fp32tofi32__parameterized2__xdcDup__3 |       1353 |       1230 |       0 |  123 |   2340 |      5 |      0 |            2 |
|               floor_case_gen.U2                                  |                                                              axis_fp32tofi32floor__xdcDup__3 |       1353 |       1230 |       0 |  123 |   2340 |      5 |      0 |            2 |
|                 U1                                               |                                                                   axis32_fanout2__xdcDup__15 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U10                                              |                                                   axis_fi32tofp32__parameterized5__xdcDup__5 |        218 |        190 |       0 |   28 |    376 |      0 |      0 |            0 |
|                 U11                                              |                                                             axis_fp32tofi32round__xdcDup__10 |        201 |        194 |       0 |    7 |    331 |      0 |      0 |            0 |
|                 U12                                              |                                                   axis_fi32tofp32__parameterized7__xdcDup__8 |        162 |        137 |       0 |   25 |    274 |      0 |      0 |            0 |
|                 U13                                              |                                             t_axi4_stream32_fifo__parameterized2__xdcDup__13 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U2                                               |                                              t_axi4_stream32_fifo__parameterized8__xdcDup__6 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 U3                                               |                                                             axis_fp32tofi32round__xdcDup__11 |        201 |        194 |       0 |    7 |    331 |      0 |      0 |            0 |
|                 U4                                               |                                                               fp32_axis_subtract__xdcDup__13 |        278 |        236 |       0 |   42 |    558 |      0 |      0 |            2 |
|                 U5                                               |                                             t_axi4_stream32_fifo__parameterized2__xdcDup__14 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U6                                               |                                                             fp32_axis_greaterThan__xdcDup__3 |        118 |        109 |       0 |    9 |    233 |      0 |      0 |            0 |
|                 U7                                               |                                                                   axis32_fanout2__xdcDup__16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U8                                               |                                             t_axi4_stream32_fifo__parameterized2__xdcDup__15 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U9                                               |                                             t_axi4_stream32_fifo__parameterized2__xdcDup__16 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             U4                                                   |                                                                            axis_sync_flow__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U5                                                   |                                                                   axis32_fanout2__xdcDup__17 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U1                                                 |                                                                    ip_axis32_fanout2_HD12625 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 inst                                             |                                              ip_axis32_fanout2_top_ip_axis32_fanout2_HD12626 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U6                                                   |                                                                    fp32_axis_add__xdcDup__10 |        260 |        228 |       0 |   32 |    524 |      0 |      0 |            2 |
|               U1                                                 |                                                                      ip_fp32_axis_add_HD8266 |        260 |        228 |       0 |   32 |    524 |      0 |      0 |            2 |
|                 U0                                               |                                                ip_fp32_axis_add_floating_point_v7_1_7_HD8267 |        260 |        228 |       0 |   32 |    524 |      0 |      0 |            2 |
|             U7                                                   |                                                                   fp32_axis_mult__xdcDup__26 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|               U1                                                 |                                                                     ip_fp32_axis_mult_HD1120 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|                 U0                                               |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD1121 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|             U8                                                   |                                                                   fp32_axis_mult__xdcDup__27 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|               U1                                                 |                                                                     ip_fp32_axis_mult_HD1199 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|                 U0                                               |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD1200 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|             U9                                                   |                                                   axis_fi32tofp32__parameterized5__xdcDup__6 |        217 |        190 |       0 |   27 |    376 |      0 |      0 |            0 |
|               U1                                                 |                                                                    ip_axis_fi32tofp32_HD4217 |        217 |        190 |       0 |   27 |    376 |      0 |      0 |            0 |
|                 U0                                               |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD4218 |        217 |        190 |       0 |   27 |    376 |      0 |      0 |            0 |
|           U16                                                    |                                                                   axis32_fanout2__xdcDup__18 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1                                                   |                                                                            ip_axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                               |                                                      ip_axis32_fanout2_top_ip_axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                 |                                              ip_axis32_fanout2_axis_broadcaster_v1_1_17_core |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                    |                                                   axis_fi32tofp32__parameterized7__xdcDup__9 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis_fi32tofp32_HD4152 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U0                                                 |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD4153 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 i_synth                                          |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD4154 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U18                                                    |                                                  axis_fi32tofp32__parameterized7__xdcDup__10 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis_fi32tofp32_HD4087 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U0                                                 |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD4088 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 i_synth                                          |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD4089 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U2                                                     |                                                                    fp32_axis_add__xdcDup__11 |        250 |        225 |       0 |   25 |    496 |      0 |      0 |            2 |
|             U1                                                   |                                                                      ip_fp32_axis_add_HD8380 |        250 |        225 |       0 |   25 |    496 |      0 |      0 |            2 |
|               U0                                                 |                                                ip_fp32_axis_add_floating_point_v7_1_7_HD8381 |        250 |        225 |       0 |   25 |    496 |      0 |      0 |            2 |
|                 i_synth                                          |                                            ip_fp32_axis_add_floating_point_v7_1_7_viv_HD8382 |        250 |        225 |       0 |   25 |    496 |      0 |      0 |            2 |
|           U22                                                    |                                                                       pixel_negative_flag__2 |          4 |          4 |       0 |    0 |     86 |      0 |      0 |            0 |
|             (U22)                                                |                                                                       pixel_negative_flag__2 |          4 |          4 |       0 |    0 |     84 |      0 |      0 |            0 |
|             U0                                                   |                                                                               sync_reset__40 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U23                                                    |                                                                   fp32_axis_mult__xdcDup__28 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD1357 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD1358 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD1359 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|           U24                                                    |                                                                     param_sync_to_axis32__19 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U24)                                                |                                                                     param_sync_to_axis32__19 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                               sync_reset__80 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U25                                                    |                                                                     param_sync_to_axis32__20 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U25)                                                |                                                                     param_sync_to_axis32__20 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                               sync_reset__81 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U26                                                    |                                                                   fp32_axis_mult__xdcDup__29 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD1436 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD1437 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD1438 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|           U27                                                    |                                                                   fp32_axis_mult__xdcDup__30 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD1515 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD1516 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD1517 |        153 |        124 |       0 |   29 |    348 |      0 |      0 |            2 |
|           U28                                                    |                                                                     param_sync_to_axis32__21 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U28)                                                |                                                                     param_sync_to_axis32__21 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                               sync_reset__82 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U29                                                    |                                                                     param_sync_to_axis32__22 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U29)                                                |                                                                     param_sync_to_axis32__22 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                               sync_reset__83 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                                  fp32_axis_divide__xdcDup__6 |        896 |        795 |       0 |  101 |   1621 |      0 |      0 |            0 |
|             (U3)                                                 |                                                                  fp32_axis_divide__xdcDup__6 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                                  ip_fp32_axis_divide_HD10193 |        889 |        788 |       0 |  101 |   1621 |      0 |      0 |            0 |
|               U0                                                 |                                            ip_fp32_axis_divide_floating_point_v7_1_7_HD10194 |        889 |        788 |       0 |  101 |   1621 |      0 |      0 |            0 |
|                 i_synth                                          |                                        ip_fp32_axis_divide_floating_point_v7_1_7_viv_HD10195 |        889 |        788 |       0 |  101 |   1621 |      0 |      0 |            0 |
|           U30                                                    |                                                                  axis32_reg_wrap__xdcDup__19 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U1                                                   |                                                                         ip_axis32_reg_HD6065 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|               inst                                               |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6066 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 (inst)                                           |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6066 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                           |                        ip_axis32_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD6067 |         27 |         27 |       0 |    0 |     86 |      0 |      0 |            0 |
|           U4                                                     |                                             t_axi4_stream32_fifo__parameterized4__xdcDup__10 |         54 |         53 |       0 |    1 |     69 |      1 |      1 |            0 |
|             (U4)                                                 |                                             t_axi4_stream32_fifo__parameterized4__xdcDup__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                           t_axi4_stream32_sfifo_d1024_HD9701 |         54 |         53 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                                    t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD9702 |         54 |         53 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                              t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth_HD9703 |         54 |         53 |       0 |    1 |     69 |      1 |      1 |            0 |
|           U5                                                     |                                                                   axis32_fanout2__xdcDup__19 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             (U5)                                                 |                                                                   axis32_fanout2__xdcDup__19 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis32_fanout2_HD12622 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                               |                                              ip_axis32_fanout2_top_ip_axis32_fanout2_HD12623 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                 |                                      ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD12624 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                                               fp32_axis_subtract__xdcDup__14 |        278 |        237 |       0 |   41 |    560 |      0 |      0 |            2 |
|             (U6)                                                 |                                                               fp32_axis_subtract__xdcDup__14 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                                 ip_fp32_axis_subtract_HD6657 |        274 |        233 |       0 |   41 |    560 |      0 |      0 |            2 |
|               U0                                                 |                                           ip_fp32_axis_subtract_floating_point_v7_1_7_HD6658 |        274 |        233 |       0 |   41 |    560 |      0 |      0 |            2 |
|                 i_synth                                          |                                       ip_fp32_axis_subtract_floating_point_v7_1_7_viv_HD6659 |        274 |        233 |       0 |   41 |    560 |      0 |      0 |            2 |
|           U7                                                     |                                                                    fp32_axis_add__xdcDup__12 |        281 |        240 |       0 |   41 |    560 |      0 |      0 |            2 |
|             (U7)                                                 |                                                                    fp32_axis_add__xdcDup__12 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                                      ip_fp32_axis_add_HD8494 |        274 |        233 |       0 |   41 |    560 |      0 |      0 |            2 |
|               U0                                                 |                                                ip_fp32_axis_add_floating_point_v7_1_7_HD8495 |        274 |        233 |       0 |   41 |    560 |      0 |      0 |            2 |
|                 i_synth                                          |                                            ip_fp32_axis_add_floating_point_v7_1_7_viv_HD8496 |        274 |        233 |       0 |   41 |    560 |      0 |      0 |            2 |
|           U8                                                     |                                                                   fp32_axis_mult__xdcDup__31 |        184 |        139 |       0 |   45 |    414 |      0 |      0 |            2 |
|             (U8)                                                 |                                                                   fp32_axis_mult__xdcDup__31 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD1594 |        179 |        134 |       0 |   45 |    414 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD1595 |        179 |        134 |       0 |   45 |    414 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD1596 |        179 |        134 |       0 |   45 |    414 |      0 |      0 |            2 |
|           U9                                                     |                                             t_axi4_stream32_fifo__parameterized4__xdcDup__11 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|             (U9)                                                 |                                             t_axi4_stream32_fifo__parameterized4__xdcDup__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                           t_axi4_stream32_sfifo_d1024_HD9729 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|               U0                                                 |                                    t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD9730 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                              t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth_HD9731 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|           data_fifo                                              |                                                         t_axi4_stream32_fifo__parameterized4 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                           t_axi4_stream32_sfifo_d1024_HD9673 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U0                                                 |                                    t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD9674 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 inst_fifo_gen                                    |                              t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_synth_HD9675 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           offset_fixtofp32                                       |                                                   axis_fi32tofp32__parameterized3__xdcDup__5 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis_fi32tofp32_HD4022 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|               U0                                                 |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD4023 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|                 i_synth                                          |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD4024 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|           range_fixtofp32                                        |                                                              axis_fi32tofp32__parameterized3 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis_fi32tofp32_HD3957 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|               U0                                                 |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD3958 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|                 i_synth                                          |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD3959 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|         U30                                                      |                                                            axis_fi32tou16__parameterized1__2 |         30 |         30 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (U30)                                                  |                                                            axis_fi32tou16__parameterized1__2 |         30 |         30 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U0                                                     |                                                                               sync_reset__39 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U31                                                      |                                                                            pixel_bad_repl__3 |          4 |          4 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U31)                                                  |                                                                            pixel_bad_repl__3 |          4 |          4 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U0                                                     |                                                                               sync_reset__38 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U32                                                      |                                                                               gh_edge_det__2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U33                                                      |                                                                     param_sync_to_axis32__30 |         25 |         25 |       0 |    0 |     53 |      0 |      0 |            0 |
|           (U33)                                                  |                                                                     param_sync_to_axis32__30 |         25 |         25 |       0 |    0 |     51 |      0 |      0 |            0 |
|           U0                                                     |                                                                               sync_reset__32 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U34                                                      |                                                                             native_fp32_mult |        151 |        124 |       0 |   27 |    346 |      0 |      0 |            2 |
|           U1                                                     |                                                                     ip_fp32_axis_mult_HD2068 |        151 |        124 |       0 |   27 |    346 |      0 |      0 |            2 |
|             U0                                                   |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD2069 |        151 |        124 |       0 |   27 |    346 |      0 |      0 |            2 |
|               i_synth                                            |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2070 |        151 |        124 |       0 |   27 |    346 |      0 |      0 |            2 |
|                 (i_synth)                                        |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2070 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 HAS_OUTPUT_FIFO.i_output_fifo                    |                                                      ip_fp32_axis_mult_glb_ifx_master_HD2071 |         22 |          6 |       0 |   16 |     38 |      0 |      0 |            0 |
|                 MULT.OP                                          |                                                            ip_fp32_axis_mult_flt_mult_HD2073 |         69 |         58 |       0 |   11 |    164 |      0 |      0 |            2 |
|                 i_nd_to_rdy                                      |                                ip_fp32_axis_mult_xbip_pipe_v3_0_5_viv__parameterized0_HD2143 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 need_combiner.use_2to1.skid_buffer_combiner      |                                                      ip_fp32_axis_mult_axi_slave_2to1_HD2144 |         59 |         59 |       0 |    0 |    135 |      0 |      0 |            0 |
|         U36                                                      |                                                                  axis32_reg_wrap__xdcDup__20 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|           U1                                                     |                                                                         ip_axis32_reg_HD6095 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|             inst                                                 |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6096 |         28 |         28 |       0 |    0 |     87 |      0 |      0 |            0 |
|               (inst)                                             |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6096 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               axisc_register_slice_0                             |                        ip_axis32_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD6097 |         27 |         27 |       0 |    0 |     86 |      0 |      0 |            0 |
|         U37                                                      |                                                                              double_sync__10 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U39                                                      |                                                                     pixel_saturation_flag__2 |         11 |         11 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U39)                                                  |                                                                     pixel_saturation_flag__2 |         11 |         11 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U0                                                     |                                                                               sync_reset__37 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                                          RQC |       5077 |       4446 |       0 |  631 |   9755 |      8 |      0 |           20 |
|           (U4)                                                   |                                                                                          RQC |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                                     param_sync_to_axis32__10 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                     param_sync_to_axis32__10 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                               sync_reset__71 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U10                                                    |                                                                     param_sync_to_axis32__11 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U10)                                                |                                                                     param_sync_to_axis32__11 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                               sync_reset__72 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U11                                                    |                                              t_axi4_stream32_fifo__parameterized8__xdcDup__7 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|             (U11)                                                |                                              t_axi4_stream32_fifo__parameterized8__xdcDup__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d64.t_axi4_stream32_sfifo_d64_inst              |                                                            t_axi4_stream32_sfifo_d64_HD12728 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U0                                                 |                                     t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD12729 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                               t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_synth_HD12730 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|           U13                                                    |                                              t_axi4_stream32_fifo__parameterized8__xdcDup__8 |         40 |         39 |       0 |    1 |     53 |      1 |      0 |            0 |
|             (U13)                                                |                                              t_axi4_stream32_fifo__parameterized8__xdcDup__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d64.t_axi4_stream32_sfifo_d64_inst              |                                                            t_axi4_stream32_sfifo_d64_HD12750 |         40 |         39 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U0                                                 |                                     t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD12751 |         40 |         39 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                               t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_synth_HD12752 |         40 |         39 |       0 |    1 |     53 |      1 |      0 |            0 |
|           U14                                                    |                                                                  axis32_reg_wrap__xdcDup__21 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|             U1                                                   |                                                                         ip_axis32_reg_HD6080 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|               inst                                               |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6081 |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|                 (inst)                                           |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6081 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                           |                        ip_axis32_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD6082 |         25 |         25 |       0 |    0 |     80 |      0 |      0 |            0 |
|           U15                                                    |                                                            axis_lut_X_to_ADD__parameterized1 |       2810 |       2521 |       0 |  289 |   5416 |      5 |      0 |           10 |
|             (U15)                                                |                                                            axis_lut_X_to_ADD__parameterized1 |          0 |          0 |       0 |    0 |     25 |      0 |      0 |            0 |
|             U1                                                   |                                                               fp32_axis_subtract__xdcDup__15 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|               U1                                                 |                                                                 ip_fp32_axis_subtract_HD6885 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|                 U0                                               |                                           ip_fp32_axis_subtract_floating_point_v7_1_7_HD6886 |        263 |        229 |       0 |   34 |    528 |      0 |      0 |            2 |
|             U10                                                  |                                                             fi32_axis_min__parameterized1__2 |         28 |         28 |       0 |    0 |     24 |      0 |      0 |            0 |
|               (U10)                                              |                                                             fi32_axis_min__parameterized1__2 |         28 |         28 |       0 |    0 |     22 |      0 |      0 |            0 |
|               U0                                                 |                                                                               sync_reset__36 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U11                                                  |                                                                      param_sync_to_axis32__4 |         17 |         17 |       0 |    0 |     29 |      0 |      0 |            0 |
|               (U11)                                              |                                                                      param_sync_to_axis32__4 |         17 |         17 |       0 |    0 |     27 |      0 |      0 |            0 |
|               U0                                                 |                                                                               sync_reset__65 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U12                                                  |                                                                  axis32_reg_wrap__xdcDup__22 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                         ip_axis32_reg_HD6083 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6084 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U13                                                  |                                                                      param_sync_to_axis32__5 |         25 |         25 |       0 |    0 |     53 |      0 |      0 |            0 |
|               (U13)                                              |                                                                      param_sync_to_axis32__5 |         25 |         25 |       0 |    0 |     51 |      0 |      0 |            0 |
|               U0                                                 |                                                                               sync_reset__66 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U14                                                  |                                                                  axis32_reg_wrap__xdcDup__23 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|               U1                                                 |                                                                         ip_axis32_reg_HD6086 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|                 inst                                             |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6087 |         27 |         27 |       0 |    0 |     87 |      0 |      0 |            0 |
|             U15                                                  |                                                                      param_sync_to_axis32__6 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|               (U15)                                              |                                                                      param_sync_to_axis32__6 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|               U0                                                 |                                                                               sync_reset__67 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U16                                                  |                                                                      param_sync_to_axis32__7 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|               (U16)                                              |                                                                      param_sync_to_axis32__7 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|               U0                                                 |                                                                               sync_reset__68 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U17                                                  |                                                             fi32_axis_max__parameterized1__2 |         37 |         37 |       0 |    0 |     43 |      0 |      0 |            0 |
|               (U17)                                              |                                                             fi32_axis_max__parameterized1__2 |         37 |         37 |       0 |    0 |     41 |      0 |      0 |            0 |
|               U0                                                 |                                                                               sync_reset__35 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U18                                                  |                                                                      param_sync_to_axis32__8 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|               (U18)                                              |                                                                      param_sync_to_axis32__8 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|               U0                                                 |                                                                               sync_reset__69 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U19                                                  |                                                                      param_sync_to_axis32__9 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|               (U19)                                              |                                                                      param_sync_to_axis32__9 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|               U0                                                 |                                                                               sync_reset__70 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U2                                                   |                                                                  axis32_reg_wrap__xdcDup__24 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|               U1                                                 |                                                                         ip_axis32_reg_HD6089 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|                 inst                                             |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6090 |         27 |         27 |       0 |    0 |     85 |      0 |      0 |            0 |
|             U20                                                  |                                                                  axis32_reg_wrap__xdcDup__25 |         25 |         25 |       0 |    0 |     81 |      0 |      0 |            0 |
|               U1                                                 |                                                                         ip_axis32_reg_HD6092 |         25 |         25 |       0 |    0 |     81 |      0 |      0 |            0 |
|                 inst                                             |                         ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice_HD6093 |         25 |         25 |       0 |    0 |     81 |      0 |      0 |            0 |
|             U3                                                   |                                                              axis_fp32tofi32__parameterized2 |       1355 |       1232 |       0 |  123 |   2340 |      5 |      0 |            2 |
|               floor_case_gen.U2                                  |                                                                         axis_fp32tofi32floor |       1355 |       1232 |       0 |  123 |   2340 |      5 |      0 |            2 |
|                 U1                                               |                                                                   axis32_fanout2__xdcDup__20 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U10                                              |                                                   axis_fi32tofp32__parameterized5__xdcDup__7 |        217 |        189 |       0 |   28 |    376 |      0 |      0 |            0 |
|                 U11                                              |                                                             axis_fp32tofi32round__xdcDup__12 |        201 |        194 |       0 |    7 |    331 |      0 |      0 |            0 |
|                 U12                                              |                                                  axis_fi32tofp32__parameterized7__xdcDup__11 |        163 |        138 |       0 |   25 |    274 |      0 |      0 |            0 |
|                 U13                                              |                                             t_axi4_stream32_fifo__parameterized2__xdcDup__17 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U2                                               |                                              t_axi4_stream32_fifo__parameterized8__xdcDup__9 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 U3                                               |                                                             axis_fp32tofi32round__xdcDup__13 |        201 |        194 |       0 |    7 |    331 |      0 |      0 |            0 |
|                 U4                                               |                                                               fp32_axis_subtract__xdcDup__16 |        278 |        236 |       0 |   42 |    558 |      0 |      0 |            2 |
|                 U5                                               |                                             t_axi4_stream32_fifo__parameterized2__xdcDup__18 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U6                                               |                                                                        fp32_axis_greaterThan |        119 |        110 |       0 |    9 |    233 |      0 |      0 |            0 |
|                 U7                                               |                                                                   axis32_fanout2__xdcDup__21 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U8                                               |                                             t_axi4_stream32_fifo__parameterized2__xdcDup__19 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U9                                               |                                                         t_axi4_stream32_fifo__parameterized2 |         31 |         30 |       0 |    1 |     45 |      1 |      0 |            0 |
|             U4                                                   |                                                                            axis_sync_flow__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U5                                                   |                                                                   axis32_fanout2__xdcDup__22 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U1                                                 |                                                                    ip_axis32_fanout2_HD12640 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 inst                                             |                                              ip_axis32_fanout2_top_ip_axis32_fanout2_HD12641 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U6                                                   |                                                                    fp32_axis_add__xdcDup__13 |        258 |        227 |       0 |   31 |    512 |      0 |      0 |            2 |
|               U1                                                 |                                                                      ip_fp32_axis_add_HD8608 |        258 |        227 |       0 |   31 |    512 |      0 |      0 |            2 |
|                 U0                                               |                                                ip_fp32_axis_add_floating_point_v7_1_7_HD8609 |        258 |        227 |       0 |   31 |    512 |      0 |      0 |            2 |
|             U7                                                   |                                                                   fp32_axis_mult__xdcDup__32 |        164 |        128 |       0 |   36 |    370 |      0 |      0 |            2 |
|               U1                                                 |                                                                     ip_fp32_axis_mult_HD1673 |        164 |        128 |       0 |   36 |    370 |      0 |      0 |            2 |
|                 U0                                               |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD1674 |        164 |        128 |       0 |   36 |    370 |      0 |      0 |            2 |
|             U8                                                   |                                                                   fp32_axis_mult__xdcDup__33 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|               U1                                                 |                                                                     ip_fp32_axis_mult_HD1752 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|                 U0                                               |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD1753 |        166 |        129 |       0 |   37 |    382 |      0 |      0 |            2 |
|             U9                                                   |                                                              axis_fi32tofp32__parameterized5 |        216 |        188 |       0 |   28 |    364 |      0 |      0 |            0 |
|               U1                                                 |                                                                    ip_axis_fi32tofp32_HD4542 |        216 |        188 |       0 |   28 |    364 |      0 |      0 |            0 |
|                 U0                                               |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD4543 |        216 |        188 |       0 |   28 |    364 |      0 |      0 |            0 |
|           U16                                                    |                                                                   axis32_fanout2__xdcDup__23 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis32_fanout2_HD12634 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                               |                                              ip_axis32_fanout2_top_ip_axis32_fanout2_HD12635 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                 |                                      ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD12636 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                    |                                                  axis_fi32tofp32__parameterized7__xdcDup__12 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis_fi32tofp32_HD4412 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U0                                                 |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD4413 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 i_synth                                          |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD4414 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U18                                                    |                                                  axis_fi32tofp32__parameterized7__xdcDup__13 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis_fi32tofp32_HD4477 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U0                                                 |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD4478 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 i_synth                                          |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD4479 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U2                                                     |                                                                             fp32_axis_sqroot |        534 |        452 |       0 |   82 |    959 |      0 |      0 |            0 |
|             U1                                                   |                                                                          ip_fp32_axis_sqroot |        534 |        452 |       0 |   82 |    959 |      0 |      0 |            0 |
|               U0                                                 |                                                    ip_fp32_axis_sqroot_floating_point_v7_1_7 |        534 |        452 |       0 |   82 |    959 |      0 |      0 |            0 |
|                 i_synth                                          |                                                ip_fp32_axis_sqroot_floating_point_v7_1_7_viv |        534 |        452 |       0 |   82 |    959 |      0 |      0 |            0 |
|           U25                                                    |                                                      param_sync_to_axis32__parameterized2__2 |         53 |         53 |       0 |    0 |     40 |      0 |      0 |            0 |
|             (U25)                                                |                                                      param_sync_to_axis32__parameterized2__2 |         53 |         53 |       0 |    0 |     38 |      0 |      0 |            0 |
|             U0                                                   |                                                                               sync_reset__91 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                                   fp32_axis_mult__xdcDup__34 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD1910 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD1911 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD1912 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|           U4                                                     |                                                         t_axi4_stream32_fifo__parameterized6 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                           t_axi4_stream32_sfifo_d256_HD11642 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U0                                                 |                                    t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD11643 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 inst_fifo_gen                                    |                              t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_synth_HD11644 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U5                                                     |                                                                   axis32_fanout2__xdcDup__24 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             (U5)                                                 |                                                                   axis32_fanout2__xdcDup__24 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                                    ip_axis32_fanout2_HD12637 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                               |                                              ip_axis32_fanout2_top_ip_axis32_fanout2_HD12638 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                 |                                      ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD12639 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                                               fp32_axis_subtract__xdcDup__17 |        276 |        234 |       0 |   42 |    536 |      0 |      0 |            2 |
|             (U6)                                                 |                                                               fp32_axis_subtract__xdcDup__17 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                                 ip_fp32_axis_subtract_HD6999 |        273 |        231 |       0 |   42 |    536 |      0 |      0 |            2 |
|               U0                                                 |                                           ip_fp32_axis_subtract_floating_point_v7_1_7_HD7000 |        273 |        231 |       0 |   42 |    536 |      0 |      0 |            2 |
|                 i_synth                                          |                                       ip_fp32_axis_subtract_floating_point_v7_1_7_viv_HD7001 |        273 |        231 |       0 |   42 |    536 |      0 |      0 |            2 |
|           U7                                                     |                                                                   fp32_axis_mult__xdcDup__35 |        181 |        136 |       0 |   45 |    390 |      0 |      0 |            2 |
|             (U7)                                                 |                                                                   fp32_axis_mult__xdcDup__35 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD1989 |        177 |        132 |       0 |   45 |    390 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD1990 |        177 |        132 |       0 |   45 |    390 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD1991 |        177 |        132 |       0 |   45 |    390 |      0 |      0 |            2 |
|           U8                                                     |                                                                                fp32_axis_add |        278 |        236 |       0 |   42 |    536 |      0 |      0 |            2 |
|             (U8)                                                 |                                                                                fp32_axis_add |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                   |                                                                      ip_fp32_axis_add_HD8722 |        273 |        231 |       0 |   42 |    536 |      0 |      0 |            2 |
|               U0                                                 |                                                ip_fp32_axis_add_floating_point_v7_1_7_HD8723 |        273 |        231 |       0 |   42 |    536 |      0 |      0 |            2 |
|                 i_synth                                          |                                            ip_fp32_axis_add_floating_point_v7_1_7_viv_HD8724 |        273 |        231 |       0 |   42 |    536 |      0 |      0 |            2 |
|           U9                                                     |                                                                               fp32_axis_mult |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|             U1                                                   |                                                                     ip_fp32_axis_mult_HD1831 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|               U0                                                 |                                               ip_fp32_axis_mult_floating_point_v7_1_7_HD1832 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|                 i_synth                                          |                                           ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD1833 |        166 |        129 |       0 |   37 |    380 |      0 |      0 |            2 |
|         U40                                                      |                                                                     pixel_saturation_repl__2 |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U40)                                                  |                                                                     pixel_saturation_repl__2 |         12 |         12 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U0                                                     |                                                                               sync_reset__33 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U45                                                      |                                                                              axis_fp32tofi32 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                                                                         axis_fp32tofi32round |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|             U1                                                   |                                                                   ip_axis_fp32tofi32_HD11957 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|               U0                                                 |                                             ip_axis_fp32tofi32_floating_point_v7_1_7_HD11958 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 i_synth                                          |                                         ip_axis_fp32tofi32_floating_point_v7_1_7_viv_HD11959 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U49                                                      |                                                         t_axi4_stream32_fifo__parameterized8 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                |                                                            t_axi4_stream32_sfifo_d64_HD12772 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|             U0                                                   |                                     t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD12773 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|               inst_fifo_gen                                      |                               t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_synth_HD12774 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                         t_axi4_stream32_sfifo_d64_fifo_generator_top_HD12775 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|         U5                                                       |                                                                                          CFF |       1237 |       1124 |       0 |  113 |   2376 |      0 |      0 |            2 |
|           (U5)                                                   |                                                                                          CFF |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U3                                                     |                                                                      param_sync_to_axis32__2 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U3)                                                 |                                                                      param_sync_to_axis32__2 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                               sync_reset__63 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                                              axis32_reg_wrap |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|             U1                                                   |                                                                                ip_axis32_reg |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|               inst                                               |                                ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice |         26 |         26 |       0 |    0 |     81 |      0 |      0 |            0 |
|                 (inst)                                           |                                ip_axis32_reg_axis_register_slice_v1_1_18_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                           |                               ip_axis32_reg_axis_register_slice_v1_1_18_axisc_register_slice |         25 |         25 |       0 |    0 |     80 |      0 |      0 |            0 |
|           U5                                                     |                                                                      param_sync_to_axis32__3 |         42 |         42 |       0 |    0 |    101 |      0 |      0 |            0 |
|             (U5)                                                 |                                                                      param_sync_to_axis32__3 |         42 |         42 |       0 |    0 |     99 |      0 |      0 |            0 |
|             U0                                                   |                                                                               sync_reset__64 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                                                                           fp32_axis_subtract |        262 |        228 |       0 |   34 |    516 |      0 |      0 |            2 |
|             U1                                                   |                                                                        ip_fp32_axis_subtract |        262 |        228 |       0 |   34 |    516 |      0 |      0 |            2 |
|               U0                                                 |                                                  ip_fp32_axis_subtract_floating_point_v7_1_7 |        262 |        228 |       0 |   34 |    516 |      0 |      0 |            2 |
|                 i_synth                                          |                                              ip_fp32_axis_subtract_floating_point_v7_1_7_viv |        262 |        228 |       0 |   34 |    516 |      0 |      0 |            2 |
|           U9                                                     |                                                                  fp32_axis_divide__xdcDup__7 |        862 |        783 |       0 |   79 |   1577 |      0 |      0 |            0 |
|             U1                                                   |                                                                          ip_fp32_axis_divide |        862 |        783 |       0 |   79 |   1577 |      0 |      0 |            0 |
|               U0                                                 |                                                    ip_fp32_axis_divide_floating_point_v7_1_7 |        862 |        783 |       0 |   79 |   1577 |      0 |      0 |            0 |
|                 i_synth                                          |                                                ip_fp32_axis_divide_floating_point_v7_1_7_viv |        862 |        783 |       0 |   79 |   1577 |      0 |      0 |            0 |
|         U7                                                       |                                                                   axis32_fanout2__xdcDup__25 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                                    ip_axis32_fanout2_HD12655 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             inst                                                 |                                              ip_axis32_fanout2_top_ip_axis32_fanout2_HD12656 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               broadcaster_core                                   |                                      ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD12657 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                                                               axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                                    ip_axis32_fanout2_HD12649 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             inst                                                 |                                              ip_axis32_fanout2_top_ip_axis32_fanout2_HD12650 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               broadcaster_core                                   |                                      ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD12651 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                                                             fp32_axis_divide |        869 |        784 |       0 |   85 |   1589 |      0 |      0 |            0 |
|           U1                                                     |                                                                  ip_fp32_axis_divide_HD10426 |        869 |        784 |       0 |   85 |   1589 |      0 |      0 |            0 |
|             U0                                                   |                                            ip_fp32_axis_divide_floating_point_v7_1_7_HD10427 |        869 |        784 |       0 |   85 |   1589 |      0 |      0 |            0 |
|               i_synth                                            |                                        ip_fp32_axis_divide_floating_point_v7_1_7_viv_HD10428 |        869 |        784 |       0 |   85 |   1589 |      0 |      0 |            0 |
|                 (i_synth)                                        |                                        ip_fp32_axis_divide_floating_point_v7_1_7_viv_HD10428 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 DIV_OP.SPD.OP                                    |                                                          ip_fp32_axis_divide_flt_div_HD10429 |        713 |        678 |       0 |   35 |   1350 |      0 |      0 |            0 |
|                 HAS_OUTPUT_FIFO.i_output_fifo                    |                                                   ip_fp32_axis_divide_glb_ifx_master_HD10653 |         49 |          8 |       0 |   41 |     48 |      0 |      0 |            0 |
|                 i_nd_to_rdy                                      |                             ip_fp32_axis_divide_xbip_pipe_v3_0_5_viv__parameterized0_HD10655 |          0 |          0 |       0 |    0 |     28 |      0 |      0 |            0 |
|                 need_combiner.use_2to1.skid_buffer_combiner      |                                                   ip_fp32_axis_divide_axi_slave_2to1_HD10656 |         97 |         97 |       0 |    0 |    153 |      0 |      0 |            0 |
|                 need_user_delay.user_pipe                        |                                                            ip_fp32_axis_divide_delay_HD10657 |          9 |          0 |       0 |    9 |      9 |      0 |      0 |            0 |
|         g0.U12                                                   |                                                              axis_fi32tofp32__parameterized7 |        173 |        151 |       0 |   22 |    308 |      0 |      0 |            0 |
|           U1                                                     |                                                                    ip_axis_fi32tofp32_HD4737 |        173 |        151 |       0 |   22 |    308 |      0 |      0 |            0 |
|             U0                                                   |                                              ip_axis_fi32tofp32_floating_point_v7_1_7_HD4738 |        173 |        151 |       0 |   22 |    308 |      0 |      0 |            0 |
|               i_synth                                            |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD4739 |        173 |        151 |       0 |   22 |    308 |      0 |      0 |            0 |
|                 (i_synth)                                        |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD4739 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 FIX_TO_FLT_OP.SPD.OP                             |                                                    ip_axis_fi32tofp32_fix_to_flt_conv_HD4740 |        118 |        117 |       0 |    1 |    213 |      0 |      0 |            0 |
|                 HAS_OUTPUT_FIFO.i_output_fifo                    |                                                     ip_axis_fi32tofp32_glb_ifx_master_HD4796 |         25 |          7 |       0 |   18 |     40 |      0 |      0 |            0 |
|                 i_nd_to_rdy                                      |                               ip_axis_fi32tofp32_xbip_pipe_v3_0_5_viv__parameterized0_HD4798 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 need_combiner.use_2to1.skid_buffer_combiner      |                                                     ip_axis_fi32tofp32_axi_slave_2to1_HD4799 |         26 |         26 |       0 |    0 |     45 |      0 |      0 |            0 |
|                 need_user_delay.user_pipe                        |                                                              ip_axis_fi32tofp32_delay_HD4800 |          3 |          0 |       0 |    3 |      3 |      0 |      0 |            0 |
|       gen_cal_2ch.U16                                            |                                                                         axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                      ip_axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                   |                                          ip_axis128_split_axis64_top_ip_axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             broadcaster_core                                     |                                        ip_axis128_split_axis64_axis_broadcaster_v1_1_17_core |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.U20                                            |                                                      t_axi4_stream_wr32_rd64_fifo__xdcDup__1 |         85 |         82 |       0 |    3 |    209 |      1 |      0 |            0 |
|         (gen_cal_2ch.U20)                                        |                                                      t_axi4_stream_wr32_rd64_fifo__xdcDup__1 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_wr32_rd64_d1024.fwft_afifo_wr34_rd68_d1024_inst     |                                                           fwft_afifo_wr34_rd68_d1024_HD13216 |         81 |         78 |       0 |    3 |    208 |      1 |      0 |            0 |
|           U0                                                     |                                    fwft_afifo_wr34_rd68_d1024_fifo_generator_v13_2_3_HD13217 |         81 |         78 |       0 |    3 |    208 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                              fwft_afifo_wr34_rd68_d1024_fifo_generator_v13_2_3_synth_HD13218 |         81 |         78 |       0 |    3 |    208 |      1 |      0 |            0 |
|               gconvfifo.rf                                       |                                        fwft_afifo_wr34_rd68_d1024_fifo_generator_top_HD13219 |         81 |         78 |       0 |    3 |    208 |      1 |      0 |            0 |
|                 grf.rf                                           |                                    fwft_afifo_wr34_rd68_d1024_fifo_generator_ramfifo_HD13220 |         81 |         78 |       0 |    3 |    208 |      1 |      0 |            0 |
|       gen_cal_2ch.U23                                            |                                                             axis16_combine_axis32__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                             ip_axis16_combine_axis32_HD13248 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           inst                                                   |                                   ip_axis16_combine_axis32_axis_combiner_v1_1_16_top_HD13249 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|       gen_cal_2ch.U4                                             |                                                                 t_axi4_stream_wr32_rd64_fifo |         84 |         81 |       0 |    3 |    209 |      1 |      0 |            0 |
|         (gen_cal_2ch.U4)                                         |                                                                 t_axi4_stream_wr32_rd64_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_wr32_rd64_d1024.fwft_afifo_wr34_rd68_d1024_inst     |                                                                   fwft_afifo_wr34_rd68_d1024 |         80 |         77 |       0 |    3 |    208 |      1 |      0 |            0 |
|           U0                                                     |                                            fwft_afifo_wr34_rd68_d1024_fifo_generator_v13_2_3 |         80 |         77 |       0 |    3 |    208 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                                      fwft_afifo_wr34_rd68_d1024_fifo_generator_v13_2_3_synth |         80 |         77 |       0 |    3 |    208 |      1 |      0 |            0 |
|               gconvfifo.rf                                       |                                                fwft_afifo_wr34_rd68_d1024_fifo_generator_top |         80 |         77 |       0 |    3 |    208 |      1 |      0 |            0 |
|                 grf.rf                                           |                                            fwft_afifo_wr34_rd68_d1024_fifo_generator_ramfifo |         80 |         77 |       0 |    3 |    208 |      1 |      0 |            0 |
|       gen_cal_2ch.U5                                             |                                                                          axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                       ip_axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                   |                                            ip_axis32_split_axis16_top_ip_axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             broadcaster_core                                     |                                         ip_axis32_split_axis16_axis_broadcaster_v1_1_17_core |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.U6                                             |                                                                        axis16_combine_axis32 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                                     ip_axis16_combine_axis32 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           inst                                                   |                                           ip_axis16_combine_axis32_axis_combiner_v1_1_16_top |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|       gen_cal_2ch.U9                                             |                                                                 t_axi4_stream_wr64_rd32_fifo |         49 |         46 |       0 |    3 |    123 |      1 |      0 |            0 |
|         (gen_cal_2ch.U9)                                         |                                                                 t_axi4_stream_wr64_rd32_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_wr64_rd32_d16.fwft_afifo_wr68_rd34_d16_inst         |                                                                     fwft_afifo_wr68_rd34_d16 |         45 |         42 |       0 |    3 |    122 |      1 |      0 |            0 |
|           U0                                                     |                                              fwft_afifo_wr68_rd34_d16_fifo_generator_v13_2_3 |         45 |         42 |       0 |    3 |    122 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                                        fwft_afifo_wr68_rd34_d16_fifo_generator_v13_2_3_synth |         45 |         42 |       0 |    3 |    122 |      1 |      0 |            0 |
|               gconvfifo.rf                                       |                                                  fwft_afifo_wr68_rd34_d16_fifo_generator_top |         45 |         42 |       0 |    3 |    122 |      1 |      0 |            0 |
|                 grf.rf                                           |                                              fwft_afifo_wr68_rd34_d16_fifo_generator_ramfifo |         45 |         42 |       0 |    3 |    122 |      1 |      0 |            0 |
|     EHDRI                                                        |                                                                               EHDRI_toplevel |        161 |        161 |       0 |    0 |    265 |      0 |      1 |            0 |
|       (EHDRI)                                                    |                                                                               EHDRI_toplevel |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                              ehdri_index_mem |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                                       |                                                           ehdri_index_mem_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                       |                                                     ehdri_index_mem_blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|             gnbram.gnativebmg.native_blk_mem_gen                 |                                                              ehdri_index_mem_blk_mem_gen_top |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|               valid.cstr                                         |                                                     ehdri_index_mem_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|                 ramloop[0].ram.r                                 |                                                       ehdri_index_mem_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U2                                                         |                                                                          axil32_to_native__4 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                          axil32_to_native__4 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         sync_reset_inst                                          |                                                                              sync_reset__188 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                                   ehdri_ctrl |         98 |         98 |       0 |    0 |    184 |      0 |      0 |            0 |
|         (U3)                                                     |                                                                                   ehdri_ctrl |         98 |         98 |       0 |    0 |    182 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__187 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                                     ehdri_SM |         60 |         60 |       0 |    0 |     76 |      0 |      0 |            0 |
|         (U4)                                                     |                                                                                     ehdri_SM |         60 |         60 |       0 |    0 |     72 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__186 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                              double_sync__38 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     EXP_CTRL                                                     |                                                                           exposure_time_ctrl |        180 |        180 |       0 |    0 |    338 |      0 |      0 |            0 |
|       (EXP_CTRL)                                                 |                                                                           exposure_time_ctrl |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                             exp_time_mb_intf |         57 |         57 |       0 |    0 |    234 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                             exp_time_mb_intf |         57 |         57 |       0 |    0 |    232 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__228 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                             exp_time_manager |        122 |        122 |       0 |    0 |    104 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                             exp_time_manager |        122 |        122 |       0 |    0 |    100 |      0 |      0 |            0 |
|         U1A                                                      |                                                                              sync_reset__227 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                                              double_sync__64 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FAN                                                          |                                                                                    PWM_GEN_1 |         25 |         25 |       0 |    0 |     49 |      0 |      0 |            0 |
|       pwm0                                                       |                                                                                       gh_PWM |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm_ctrl_inst                                              |                                                                                     PWM_CTRL |          9 |          9 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (pwm_ctrl_inst)                                          |                                                                                     PWM_CTRL |          9 |          9 |       0 |    0 |     22 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                                                              sync_resetn__29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLAGGING                                                     |                                                                                 flagging_top |        244 |        244 |       0 |    0 |    258 |      0 |      0 |            0 |
|       (FLAGGING)                                                 |                                                                                 flagging_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                         flagging_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                         flagging_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                                       |                                                                              sync_reset__214 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                                  flagging_SM |        189 |        189 |       0 |    0 |    126 |      0 |      0 |            0 |
|         (U3)                                                     |                                                                                  flagging_SM |        188 |        188 |       0 |    0 |    120 |      0 |      0 |            0 |
|         E1                                                       |                                                                              gh_edge_det__14 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S1                                                       |                                                                              double_sync__60 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__213 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                                              double_sync__61 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLASH                                                        |                                                                                   Flash_intf |        403 |        403 |       0 |    0 |    398 |      8 |      0 |            0 |
|       U1                                                         |                                                                                   flash_ctrl |         59 |         59 |       0 |    0 |     69 |      0 |      0 |            0 |
|       U2                                                         |                                                                        axi_bram_ctrl_wrapper |        172 |        172 |       0 |    0 |    181 |      0 |      0 |            0 |
|         inst_ip_axi_bram_ctrl                                    |                                                                             ip_axi_bram_ctrl |        172 |        172 |       0 |    0 |    181 |      0 |      0 |            0 |
|           U0                                                     |                                                               ip_axi_bram_ctrl_axi_bram_ctrl |        172 |        172 |       0 |    0 |    181 |      0 |      0 |            0 |
|             (U0)                                                 |                                                               ip_axi_bram_ctrl_axi_bram_ctrl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             gext_inst.abcv4_0_ext_inst                           |                                                           ip_axi_bram_ctrl_axi_bram_ctrl_top |        172 |        172 |       0 |    0 |    181 |      0 |      0 |            0 |
|               GEN_AXI4.I_FULL_AXI                                |                                                                    ip_axi_bram_ctrl_full_axi |        172 |        172 |       0 |    0 |    181 |      0 |      0 |            0 |
|                 (GEN_AXI4.I_FULL_AXI)                            |                                                                    ip_axi_bram_ctrl_full_axi |          5 |          5 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 GEN_ARB.I_SNG_PORT                               |                                                                ip_axi_bram_ctrl_sng_port_arb |         19 |         19 |       0 |    0 |      7 |      0 |      0 |            0 |
|                 I_RD_CHNL                                        |                                                                     ip_axi_bram_ctrl_rd_chnl |        117 |        117 |       0 |    0 |    106 |      0 |      0 |            0 |
|                 I_WR_CHNL                                        |                                                                     ip_axi_bram_ctrl_wr_chnl |         31 |         31 |       0 |    0 |     57 |      0 |      0 |            0 |
|       U4                                                         |                                                                blk_mem_gen_w32_d8192_wrapper |         36 |         36 |       0 |    0 |      2 |      8 |      0 |            0 |
|         (U4)                                                     |                                                                blk_mem_gen_w32_d8192_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_blk_mem_gen_w32_d8192                               |                                                                     ip_blk_mem_gen_w32_d8192 |         36 |         36 |       0 |    0 |      2 |      8 |      0 |            0 |
|           U0                                                     |                                                  ip_blk_mem_gen_w32_d8192_blk_mem_gen_v8_4_2 |         36 |         36 |       0 |    0 |      2 |      8 |      0 |            0 |
|             inst_blk_mem_gen                                     |                                            ip_blk_mem_gen_w32_d8192_blk_mem_gen_v8_4_2_synth |         36 |         36 |       0 |    0 |      2 |      8 |      0 |            0 |
|               gnbram.gnativebmg.native_blk_mem_gen               |                                                     ip_blk_mem_gen_w32_d8192_blk_mem_gen_top |         36 |         36 |       0 |    0 |      2 |      8 |      0 |            0 |
|                 valid.cstr                                       |                                            ip_blk_mem_gen_w32_d8192_blk_mem_gen_generic_cstr |         36 |         36 |       0 |    0 |      2 |      8 |      0 |            0 |
|       U5                                                         |                                                                                 flash_output |         10 |         10 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U6                                                         |                                                                                flash_process |        128 |        128 |       0 |    0 |    146 |      0 |      0 |            0 |
|     GATING                                                       |                                                                                   gating_top |        245 |        245 |       0 |    0 |    258 |      0 |      0 |            0 |
|       (GATING)                                                   |                                                                                   gating_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                         |                                                                           gating_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                           gating_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                                       |                                                                              sync_reset__217 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                                    gating_SM |        190 |        190 |       0 |    0 |    126 |      0 |      0 |            0 |
|         (U4)                                                     |                                                                                    gating_SM |        189 |        189 |       0 |    0 |    120 |      0 |      0 |            0 |
|         E1                                                       |                                                                              gh_edge_det__15 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S1                                                       |                                                                              double_sync__62 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__216 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                                              double_sync__63 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     HEADER                                                       |                                                                                hder_inserter |       1726 |       1707 |       0 |   19 |   4051 |     12 |     16 |            0 |
|       (HEADER)                                                   |                                                                                hder_inserter |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U1                                                         |                                                                          hder_insert_mb_intf |        125 |        125 |       0 |    0 |    312 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                          hder_insert_mb_intf |         81 |         81 |       0 |    0 |    222 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__185 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         Ue1                                                      |                                                                                  err_sync__1 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                                gh_stretch__parameterized6__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                           gh_edge_det_XCD__1 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue10                                                     |                                                                                 err_sync__10 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                               gh_stretch__parameterized6__11 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                          gh_edge_det_XCD__10 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue11                                                     |                                                                                     err_sync |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                                   gh_stretch__parameterized6 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                              gh_edge_det_XCD |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue2                                                      |                                                                                  err_sync__2 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                                gh_stretch__parameterized6__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                           gh_edge_det_XCD__2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue3                                                      |                                                                                  err_sync__3 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                                gh_stretch__parameterized6__4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                           gh_edge_det_XCD__3 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue4                                                      |                                                                                  err_sync__4 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                                gh_stretch__parameterized6__5 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                           gh_edge_det_XCD__4 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue5                                                      |                                                                                  err_sync__5 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                                gh_stretch__parameterized6__6 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                           gh_edge_det_XCD__5 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue6                                                      |                                                                                  err_sync__6 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                                gh_stretch__parameterized6__7 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                           gh_edge_det_XCD__6 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue7                                                      |                                                                                  err_sync__7 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                                gh_stretch__parameterized6__8 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                           gh_edge_det_XCD__7 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue8                                                      |                                                                                  err_sync__8 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                                gh_stretch__parameterized6__9 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                           gh_edge_det_XCD__8 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue9                                                      |                                                                                  err_sync__9 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                                                               gh_stretch__parameterized6__10 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                                                           gh_edge_det_XCD__9 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U19                                                        |                                                                          axis128_auto_sw_2_1 |         75 |         75 |       0 |    0 |    135 |      0 |      0 |            0 |
|         (U19)                                                    |                                                                          axis128_auto_sw_2_1 |         75 |         75 |       0 |    0 |    133 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__177 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                                   gh_stretch__parameterized4 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U2                                                         |                                                                        t_axi4_stream128_fifo |         85 |         83 |       0 |    2 |    183 |      5 |      1 |            0 |
|         (U2)                                                     |                                                                        t_axi4_stream128_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d1024.t_axi4_stream128_afifo_d1024_inst             |                                                                 t_axi4_stream128_afifo_d1024 |         83 |         81 |       0 |    2 |    182 |      5 |      1 |            0 |
|           U0                                                     |                                          t_axi4_stream128_afifo_d1024_fifo_generator_v13_2_3 |         83 |         81 |       0 |    2 |    182 |      5 |      1 |            0 |
|             inst_fifo_gen                                        |                                    t_axi4_stream128_afifo_d1024_fifo_generator_v13_2_3_synth |         83 |         81 |       0 |    2 |    182 |      5 |      1 |            0 |
|               gaxis_fifo.gaxisf.axisf                            |                                              t_axi4_stream128_afifo_d1024_fifo_generator_top |         83 |         81 |       0 |    2 |    182 |      5 |      1 |            0 |
|                 grf.rf                                           |                                          t_axi4_stream128_afifo_d1024_fifo_generator_ramfifo |         83 |         81 |       0 |    2 |    182 |      5 |      1 |            0 |
|       U20                                                        |                                                              t_axi4_lite32_w_fifo__xdcDup__1 |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U20)                                                    |                                                              t_axi4_lite32_w_fifo__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                            t_axi4_lite32_w_afifo_d16_HD13256 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |                                     t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD13257 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|             inst_fifo_gen                                        |                               t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_synth_HD13258 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                         t_axi4_lite32_w_afifo_d16_fifo_generator_top_HD13259 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 grf.rf                                           |                                     t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo_HD13260 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                         t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized0_HD13285 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 grf.rf                                           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized0_HD13286 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                         t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized1_HD13311 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|                 grf.rf                                           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized1_HD13312 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|       U22                                                        |                                                              t_axi4_lite32_w_fifo__xdcDup__2 |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U22)                                                    |                                                              t_axi4_lite32_w_fifo__xdcDup__2 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                            t_axi4_lite32_w_afifo_d16_HD13336 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |                                     t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD13337 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|             inst_fifo_gen                                        |                               t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_synth_HD13338 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                         t_axi4_lite32_w_afifo_d16_fifo_generator_top_HD13339 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 grf.rf                                           |                                     t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo_HD13340 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                         t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized0_HD13365 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 grf.rf                                           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized0_HD13366 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                         t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized1_HD13391 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|                 grf.rf                                           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized1_HD13392 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|       U24                                                        |                                                              t_axi4_lite32_w_fifo__xdcDup__3 |        135 |        133 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U24)                                                    |                                                              t_axi4_lite32_w_fifo__xdcDup__3 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                            t_axi4_lite32_w_afifo_d16_HD13416 |        133 |        131 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |                                     t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD13417 |        133 |        131 |       0 |    2 |    367 |      0 |      2 |            0 |
|             inst_fifo_gen                                        |                               t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_synth_HD13418 |        133 |        131 |       0 |    2 |    367 |      0 |      2 |            0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                         t_axi4_lite32_w_afifo_d16_fifo_generator_top_HD13419 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 grf.rf                                           |                                     t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo_HD13420 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                         t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized0_HD13445 |         42 |         42 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 grf.rf                                           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized0_HD13446 |         42 |         42 |       0 |    0 |    133 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                         t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized1_HD13471 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|                 grf.rf                                           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized1_HD13472 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|       U26                                                        |                                                              t_axi4_lite32_w_fifo__xdcDup__4 |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U26)                                                    |                                                              t_axi4_lite32_w_fifo__xdcDup__4 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                            t_axi4_lite32_w_afifo_d16_HD13496 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |                                     t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD13497 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|             inst_fifo_gen                                        |                               t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_synth_HD13498 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                         t_axi4_lite32_w_afifo_d16_fifo_generator_top_HD13499 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 grf.rf                                           |                                     t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo_HD13500 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                         t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized0_HD13525 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 grf.rf                                           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized0_HD13526 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                         t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized1_HD13551 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|                 grf.rf                                           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized1_HD13552 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|       U28                                                        |                                                        t_axi4_stream128_fifo__parameterized1 |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|         agen_d512.t_axi4_stream128_afifo_d512_inst               |                                                                  t_axi4_stream128_afifo_d512 |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|           U0                                                     |                                           t_axi4_stream128_afifo_d512_fifo_generator_v13_2_3 |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|             inst_fifo_gen                                        |                                     t_axi4_stream128_afifo_d512_fifo_generator_v13_2_3_synth |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|               gaxis_fifo.gaxisf.axisf                            |                                               t_axi4_stream128_afifo_d512_fifo_generator_top |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|                 grf.rf                                           |                                           t_axi4_stream128_afifo_d512_fifo_generator_ramfifo |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|       U3                                                         |                                                              t_axi4_lite32_w_fifo__xdcDup__5 |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U3)                                                     |                                                              t_axi4_lite32_w_fifo__xdcDup__5 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                            t_axi4_lite32_w_afifo_d16_HD13576 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |                                     t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD13577 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|             inst_fifo_gen                                        |                               t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_synth_HD13578 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                         t_axi4_lite32_w_afifo_d16_fifo_generator_top_HD13579 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 grf.rf                                           |                                     t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo_HD13580 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                         t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized0_HD13605 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 grf.rf                                           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized0_HD13606 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                         t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized1_HD13631 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|                 grf.rf                                           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized1_HD13632 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|       U4                                                         |                                                                        hder_insert_sequencer |        326 |        326 |       0 |    0 |    368 |      0 |      1 |            0 |
|         (U4)                                                     |                                                                        hder_insert_sequencer |        301 |        301 |       0 |    0 |    334 |      0 |      0 |            0 |
|         U1A                                                      |                                                                              sync_reset__176 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                                              double_sync__36 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                                                              double_sync__37 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                      fwft_sfifo_w8_d16_HD587 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|           U0                                                     |                                               fwft_sfifo_w8_d16_fifo_generator_v13_2_3_HD588 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|             inst_fifo_gen                                        |                                         fwft_sfifo_w8_d16_fifo_generator_v13_2_3_synth_HD589 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|               gconvfifo.rf                                       |                                                   fwft_sfifo_w8_d16_fifo_generator_top_HD590 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|                 grf.rf                                           |                                               fwft_sfifo_w8_d16_fifo_generator_ramfifo_HD591 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|       U5                                                         |                                                                                 hder_reorder |         82 |         82 |       0 |    0 |    303 |      4 |      0 |            0 |
|         (U5)                                                     |                                                                                 hder_reorder |         82 |         82 |       0 |    0 |    301 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__175 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                          dp_ram_byte_w32_d64 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|           U0                                                     |                                                       dp_ram_byte_w32_d64_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|             inst_blk_mem_gen                                     |                                                 dp_ram_byte_w32_d64_blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|               gnbram.gnativebmg.native_blk_mem_gen               |                                                          dp_ram_byte_w32_d64_blk_mem_gen_top |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                 valid.cstr                                       |                                                 dp_ram_byte_w32_d64_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|       U6                                                         |                                                              t_axi4_lite32_w_fifo__xdcDup__6 |        135 |        133 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U6)                                                     |                                                              t_axi4_lite32_w_fifo__xdcDup__6 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                            t_axi4_lite32_w_afifo_d16_HD13656 |        133 |        131 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |                                     t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD13657 |        133 |        131 |       0 |    2 |    367 |      0 |      2 |            0 |
|             inst_fifo_gen                                        |                               t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_synth_HD13658 |        133 |        131 |       0 |    2 |    367 |      0 |      2 |            0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                         t_axi4_lite32_w_afifo_d16_fifo_generator_top_HD13659 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 grf.rf                                           |                                     t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo_HD13660 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                         t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized0_HD13685 |         42 |         42 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 grf.rf                                           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized0_HD13686 |         42 |         42 |       0 |    0 |    133 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                         t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized1_HD13711 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|                 grf.rf                                           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized1_HD13712 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|       U7                                                         |                                                                         t_axi4_lite32_w_fifo |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U7)                                                     |                                                                         t_axi4_lite32_w_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                                    t_axi4_lite32_w_afifo_d16 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |                                             t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|             inst_fifo_gen                                        |                                       t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_synth |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                                 t_axi4_lite32_w_afifo_d16_fifo_generator_top |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 grf.rf                                           |                                             t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                                 t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized0 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 grf.rf                                           |                             t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized0 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                                 t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized1 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|                 grf.rf                                           |                             t_axi4_lite32_w_afifo_d16_fifo_generator_ramfifo__parameterized1 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|     ICU                                                          |                                                                                 ICU_toplevel |        156 |        156 |       0 |    0 |    409 |      0 |      0 |            0 |
|       U1                                                         |                                                                                     ICU_Ctrl |         23 |         23 |       0 |    0 |    128 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                                     ICU_Ctrl |         22 |         22 |       0 |    0 |    126 |      0 |      0 |            0 |
|         U0A                                                      |                                                                              sync_resetn__31 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                                       ICU_SM |        133 |        133 |       0 |    0 |    281 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                                       ICU_SM |        132 |        132 |       0 |    0 |    279 |      0 |      0 |            0 |
|         U0A                                                      |                                                                              sync_resetn__30 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     IRIG                                                         |                                                                                 expb_irig_v2 |        481 |        480 |       0 |    1 |    664 |      0 |      0 |            0 |
|       (IRIG)                                                     |                                                                                 expb_irig_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                   irig_signal_conditioner_v2 |         69 |         69 |       0 |    0 |    129 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                   irig_signal_conditioner_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                                                                ad747x_driver |         18 |         18 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                                ad747x_driver |         18 |         18 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__244 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                                      |                                                                        adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U14)                                                  |                                                                        adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__243 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U15                                                      |                                                                            adc_sample_sel_v2 |          4 |          4 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U15)                                                  |                                                                            adc_sample_sel_v2 |          4 |          4 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__242 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                             adc_sample_en_v2 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                             adc_sample_en_v2 |          9 |          9 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__241 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                      adc_sample_averaging_v2 |         22 |         22 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                      adc_sample_averaging_v2 |         22 |         22 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__240 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                                                        channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      9 |      0 |      0 |            0 |
|           (U7)                                                   |                                                                        channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__239 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                        |                                                                                 irig_mb_intf |         75 |         74 |       0 |    1 |    152 |      0 |      0 |            0 |
|         (U10)                                                    |                                                                                 irig_mb_intf |         74 |         73 |       0 |    1 |    140 |      0 |      0 |            0 |
|         E1                                                       |                                                                              gh_edge_det__16 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S1                                                       |                                                                              double_sync__67 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S2                                                       |                                                                              double_sync__68 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S3                                                       |                                                                              double_sync__69 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S4                                                       |                                                                              double_sync__70 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__238 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                       irig_clock_detector_v2 |         36 |         36 |       0 |    0 |     68 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                       irig_clock_detector_v2 |         26 |         26 |       0 |    0 |     52 |      0 |      0 |            0 |
|         D1                                                       |                                                                                  gh_debounce |         10 |         10 |       0 |    0 |     12 |      0 |      0 |            0 |
|         S1                                                       |                                                                              double_sync__66 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__237 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                       irig_alphab_decoder_v2 |        119 |        119 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                       |                                                                        irig_threshold_gen_v2 |         70 |         70 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                        irig_threshold_gen_v2 |         70 |         70 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__236 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                           irig_comparator_v2 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                           irig_comparator_v2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__235 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                      irig_alphab_detector_v2 |         31 |         31 |       0 |    0 |     30 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                      irig_alphab_detector_v2 |         31 |         31 |       0 |    0 |     28 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__234 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                                                  irig_alphab_decoder_ctrl_v2 |         13 |         13 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                                   |                                                                  irig_alphab_decoder_ctrl_v2 |         13 |         13 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__233 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                        irig_frame_decoder_v2 |        139 |        139 |       0 |    0 |    150 |      0 |      0 |            0 |
|         (U4)                                                     |                                                                        irig_frame_decoder_v2 |        139 |        139 |       0 |    0 |    148 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__232 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                         |                                                                           irig_controller_v2 |         18 |         18 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U5)                                                     |                                                                           irig_controller_v2 |         18 |         18 |       0 |    0 |     20 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__231 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                              double_sync__65 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                         |                                                                     irig_refclk_generator_v2 |         12 |         12 |       0 |    0 |     39 |      0 |      0 |            0 |
|         (U6)                                                     |                                                                     irig_refclk_generator_v2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__230 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                            clk_divider_pulse |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3                                                       |                                                            clk_divider_pulse__parameterized1 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|       U7                                                         |                                                                                irig_reset_v2 |         12 |         12 |       0 |    0 |     33 |      0 |      0 |            0 |
|         (U7)                                                     |                                                                                irig_reset_v2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__229 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                            clk_divider_pulse__parameterized3 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |            0 |
|     MGT                                                          |                                                                                  mgt_wrapper |       2934 |       2568 |       0 |  366 |   6383 |     11 |      0 |            0 |
|       (MGT)                                                      |                                                                                  mgt_wrapper |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       MGTS                                                       |                                                                                    mgt_block |       2620 |       2266 |       0 |  354 |   5644 |      4 |      0 |            0 |
|         (MGTS)                                                   |                                                                                    mgt_block |         10 |         10 |       0 |    0 |      1 |      0 |      0 |            0 |
|         CTRL                                                     |                                                                                     MGT_CTRL |         92 |         92 |       0 |    0 |    297 |      0 |      0 |            0 |
|           (CTRL)                                                 |                                                                                     MGT_CTRL |         91 |         91 |       0 |    0 |    143 |      0 |      0 |            0 |
|           core_sync                                              |                                                        double_sync_vector__parameterized1__1 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           data_loopback_sync                                     |                                                                           double_sync_vector |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           data_pwrdown_sync                                      |                                                                              double_sync__42 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           exp_loopback_sync                                      |                                                           double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           exp_pwrdown_sync                                       |                                                                              double_sync__44 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           pll_sync                                               |                                                           double_sync_vector__parameterized1 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           sync_resetn_inst                                       |                                                                              sync_resetn__22 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           video_loopback_sync                                    |                                                           double_sync_vector__parameterized4 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           video_pwrdown_sync                                     |                                                                              double_sync__43 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         DATA                                                     |                                                                                     data_mgt |        629 |        575 |       0 |   54 |   1350 |      1 |      0 |            0 |
|           inst                                                   |                                                                       data_mgt_data_mgt_core |        629 |        575 |       0 |   54 |   1350 |      1 |      0 |            0 |
|             (inst)                                               |                                                                       data_mgt_data_mgt_core |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|             aurora_lane_0_i                                      |                                                                data_mgt_data_mgt_AURORA_LANE |         51 |         50 |       0 |    1 |    121 |      0 |      0 |            0 |
|               err_detect_i                                       |                                                                 data_mgt_data_mgt_ERR_DETECT |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               lane_init_sm_i                                     |                                                               data_mgt_data_mgt_LANE_INIT_SM |         17 |         16 |       0 |    1 |     17 |      0 |      0 |            0 |
|                 (lane_init_sm_i)                                 |                                                               data_mgt_data_mgt_LANE_INIT_SM |         12 |         11 |       0 |    1 |     15 |      0 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                                                data_mgt_data_mgt_cdc_sync_35 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               sym_dec_i                                          |                                                                    data_mgt_data_mgt_SYM_DEC |         24 |         24 |       0 |    0 |     31 |      0 |      0 |            0 |
|               sym_gen_i                                          |                                                                    data_mgt_data_mgt_SYM_GEN |          9 |          9 |       0 |    0 |     71 |      0 |      0 |            0 |
|                 (sym_gen_i)                                      |                                                                    data_mgt_data_mgt_SYM_GEN |          6 |          6 |       0 |    0 |     66 |      0 |      0 |            0 |
|                 u_pma_init_data_sync                             |                                                                data_mgt_data_mgt_rst_sync_34 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             axi_to_ll_data_i                                     |                                                                  data_mgt_data_mgt_AXI_TO_LL |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|             core_reset_logic_i                                   |                                                                data_mgt_data_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|               (core_reset_logic_i)                               |                                                                data_mgt_data_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|               u_link_rst_sync                                    |                                                                data_mgt_data_mgt_rst_sync_31 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_pd_sync                                          |                                                                data_mgt_data_mgt_rst_sync_32 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_done_sync                                    |                                                                data_mgt_data_mgt_rst_sync_33 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             data_mgt_wrapper_i                                   |                                                                    data_mgt_data_mgt_WRAPPER |        492 |        439 |       0 |   53 |   1035 |      1 |      0 |            0 |
|               (data_mgt_wrapper_i)                               |                                                                    data_mgt_data_mgt_WRAPPER |         50 |         32 |       0 |   18 |    118 |      0 |      0 |            0 |
|               block_sync_sm_gtx0_i                               |                                                              data_mgt_data_mgt_BLOCK_SYNC_SM |         33 |         33 |       0 |    0 |     52 |      0 |      0 |            0 |
|               cbcc_gtx0_i                                        |                                           data_mgt_data_mgt_CLOCK_CORRECTION_CHANNEL_BONDING |         78 |         55 |       0 |   23 |    275 |      1 |      0 |            0 |
|                 (cbcc_gtx0_i)                                    |                                           data_mgt_data_mgt_CLOCK_CORRECTION_CHANNEL_BONDING |         76 |         54 |       0 |   22 |    262 |      1 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                                data_mgt_data_mgt_cdc_sync__parameterized1_28 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_cdc_wr_err_rd_clk                              |                                                data_mgt_data_mgt_cdc_sync__parameterized3_29 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_btf_sync                              |                                                data_mgt_data_mgt_rst_sync__parameterized0_30 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|               common_logic_cbcc_i                                |                                                          data_mgt_data_mgt_common_logic_cbcc |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               common_reset_cbcc_i                                |                                                          data_mgt_data_mgt_common_reset_cbcc |         12 |          7 |       0 |    5 |     57 |      0 |      0 |            0 |
|                 (common_reset_cbcc_i)                            |                                                          data_mgt_data_mgt_common_reset_cbcc |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 u_cdc_chan_bond_reset                            |                                                data_mgt_data_mgt_cdc_sync__parameterized1_20 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_cbcc_fifo_reset_rd_clk                |                                                data_mgt_data_mgt_rst_sync__parameterized0_21 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_cbcc_only_reset_rd_clk                |                                                data_mgt_data_mgt_rst_sync__parameterized0_22 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_fifo_reset_user_clk                   |                                                   data_mgt_data_mgt_rst_sync__parameterized2 |          1 |          0 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_r_sync3                               |                                                data_mgt_data_mgt_rst_sync__parameterized0_23 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_reset_rd_clk                          |                                                data_mgt_data_mgt_rst_sync__parameterized0_24 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|                 u_rst_sync_reset_to_fifo_rd_clk                  |                                                   data_mgt_data_mgt_rst_sync__parameterized3 |          2 |          1 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_reset_to_fifo_wr_clk                  |                                                data_mgt_data_mgt_rst_sync__parameterized3_25 |          2 |          1 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_reset_wr_clk                          |                                                data_mgt_data_mgt_rst_sync__parameterized0_26 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|                 u_rst_sync_rst_cbcc_rd_clk                       |                                                data_mgt_data_mgt_rst_sync__parameterized0_27 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               data_mgt_multi_gt_i                                |                                                                   data_mgt_data_mgt_MULTI_GT |         10 |          3 |       0 |    7 |     17 |      0 |      0 |            0 |
|                 data_mgt_gtx_inst                                |                                                                        data_mgt_data_mgt_GTX |         10 |          3 |       0 |    7 |     17 |      0 |      0 |            0 |
|               descrambler_64b66b_gtx0_i                          |                                                         data_mgt_data_mgt_DESCRAMBLER_64B66B |         27 |         27 |       0 |    0 |     90 |      0 |      0 |            0 |
|               rxresetfsm_i                                       |                                                             data_mgt_data_mgt_RX_STARTUP_FSM |        116 |        116 |       0 |    0 |    133 |      0 |      0 |            0 |
|                 (rxresetfsm_i)                                   |                                                             data_mgt_data_mgt_RX_STARTUP_FSM |         93 |         93 |       0 |    0 |     93 |      0 |      0 |            0 |
|                 u_rst_sync_mmcm_lock                             |                                                data_mgt_data_mgt_rst_sync__parameterized1_12 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_plllock                               |                                                data_mgt_data_mgt_rst_sync__parameterized1_13 |          8 |          8 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_run_phase_align                       |                                                data_mgt_data_mgt_rst_sync__parameterized1_14 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rx_fsm_reset_done                     |                                                data_mgt_data_mgt_rst_sync__parameterized1_15 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rx_reset                              |                                                                data_mgt_data_mgt_rst_sync_16 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rxresetdone                           |                                                data_mgt_data_mgt_rst_sync__parameterized1_17 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_system_reset                          |                                                                data_mgt_data_mgt_rst_sync_18 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_time_out_wait_bypass                  |                                                data_mgt_data_mgt_rst_sync__parameterized1_19 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               scrambler_64b66b_gtx0_i                            |                                                           data_mgt_data_mgt_SCRAMBLER_64B66B |         40 |         40 |       0 |    0 |    122 |      0 |      0 |            0 |
|               txresetfsm_i                                       |                                                             data_mgt_data_mgt_TX_STARTUP_FSM |        116 |        116 |       0 |    0 |    115 |      0 |      0 |            0 |
|                 (txresetfsm_i)                                   |                                                             data_mgt_data_mgt_TX_STARTUP_FSM |         88 |         88 |       0 |    0 |     85 |      0 |      0 |            0 |
|                 u_rst_sync_plllock                               |                                                   data_mgt_data_mgt_rst_sync__parameterized1 |         11 |         11 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_run_phase_align                       |                                                 data_mgt_data_mgt_rst_sync__parameterized1_7 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_time_out_wait_bypass                  |                                                 data_mgt_data_mgt_rst_sync__parameterized1_8 |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_tx_fsm_rst_done                       |                                                 data_mgt_data_mgt_rst_sync__parameterized1_9 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_tx_seq_scram_rst                      |                                                data_mgt_data_mgt_rst_sync__parameterized1_10 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_txresetdone                           |                                                data_mgt_data_mgt_rst_sync__parameterized1_11 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc__check_polarity                              |                                                                   data_mgt_data_mgt_cdc_sync |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               u_cdc_gt_cplllock_i                                |                                                   data_mgt_data_mgt_cdc_sync__parameterized1 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc_hard_err_init                                |                                                 data_mgt_data_mgt_cdc_sync__parameterized1_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc_rx_elastic_buferr                            |                                                   data_mgt_data_mgt_cdc_sync__parameterized0 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|               u_cdc_rxpolarity_                                  |                                                   data_mgt_data_mgt_cdc_sync__parameterized2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|               u_rst_sync_blocksyncall_initclk_sync               |                                                   data_mgt_data_mgt_rst_sync__parameterized0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_blocksyncprop_inrxclk_sync              |                                                 data_mgt_data_mgt_rst_sync__parameterized0_2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_fsm_resetdone                           |                                                 data_mgt_data_mgt_rst_sync__parameterized0_3 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_gtx_reset_comb                          |                                                 data_mgt_data_mgt_rst_sync__parameterized0_4 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_reset_initclk                           |                                                 data_mgt_data_mgt_rst_sync__parameterized0_5 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_txusrclk_gtx_reset_comb                 |                                                 data_mgt_data_mgt_rst_sync__parameterized0_6 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             global_logic_i                                       |                                                               data_mgt_data_mgt_GLOBAL_LOGIC |         22 |         22 |       0 |    0 |     21 |      0 |      0 |            0 |
|               channel_bond_gen_i                                 |                                                           data_mgt_data_mgt_CHANNEL_BOND_GEN |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|               channel_err_detect_i                               |                                                         data_mgt_data_mgt_CHANNEL_ERR_DETECT |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|               channel_init_sm_i                                  |                                                            data_mgt_data_mgt_CHANNEL_INIT_SM |         16 |         16 |       0 |    0 |     14 |      0 |      0 |            0 |
|             gt_reset_sync                                        |                                                                   data_mgt_data_mgt_rst_sync |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             reset_pb_sync                                        |                                                                 data_mgt_data_mgt_rst_sync_0 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             standard_cc_module_i                                 |                                                         data_mgt_data_mgt_STANDARD_CC_MODULE |         19 |         19 |       0 |    0 |     61 |      0 |      0 |            0 |
|             tx_ll_i                                              |                                                                      data_mgt_data_mgt_TX_LL |         41 |         41 |       0 |    0 |     84 |      0 |      0 |            0 |
|               tx_ll_control_sm_i                                 |                                                           data_mgt_data_mgt_TX_LL_CONTROL_SM |         38 |         38 |       0 |    0 |     18 |      0 |      0 |            0 |
|               tx_ll_datapath_i                                   |                                                             data_mgt_data_mgt_TX_LL_DATAPATH |          3 |          3 |       0 |    0 |     66 |      0 |      0 |            0 |
|         DATA_CLOCK                                               |                                                                        data_mgt_clock_module |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                                   data_mgt_CLOCK_MODULE_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_COMMON                                              |                                                                   data_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                              data_mgt_gt_common_wrapper_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_RESET_LOGIC                                         |                                                                 data_mgt_SUPPORT_RESET_LOGIC |          3 |          2 |       0 |    1 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                                            data_mgt_SUPPORT_RESET_LOGIC_impl |          3 |          2 |       0 |    1 |     16 |      0 |      0 |            0 |
|             (U1)                                                 |                                                            data_mgt_SUPPORT_RESET_LOGIC_impl |          3 |          2 |       0 |    1 |     11 |      0 |      0 |            0 |
|             u_rst_sync_gt                                        |                                                                     data_mgt_rst_sync_shared |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|         EXP                                                      |                                                                                      exp_mgt |       1259 |       1014 |       0 |  245 |   2630 |      2 |      0 |            0 |
|           inst                                                   |                                                                         exp_mgt_exp_mgt_core |       1259 |       1014 |       0 |  245 |   2630 |      2 |      0 |            0 |
|             (inst)                                               |                                                                         exp_mgt_exp_mgt_core |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|             aurora_lane_0_i                                      |                                                                  exp_mgt_exp_mgt_AURORA_LANE |         77 |         76 |       0 |    1 |    242 |      0 |      0 |            0 |
|               err_detect_i                                       |                                                                exp_mgt_exp_mgt_ERR_DETECT_48 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|               lane_init_sm_i                                     |                                                              exp_mgt_exp_mgt_LANE_INIT_SM_49 |         19 |         18 |       0 |    1 |     17 |      0 |      0 |            0 |
|                 (lane_init_sm_i)                                 |                                                              exp_mgt_exp_mgt_LANE_INIT_SM_49 |         15 |         14 |       0 |    1 |     15 |      0 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                                                  exp_mgt_exp_mgt_cdc_sync_53 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|               sym_dec_i                                          |                                                                   exp_mgt_exp_mgt_SYM_DEC_50 |         47 |         47 |       0 |    0 |    152 |      0 |      0 |            0 |
|               sym_gen_i                                          |                                                                   exp_mgt_exp_mgt_SYM_GEN_51 |          9 |          9 |       0 |    0 |     71 |      0 |      0 |            0 |
|                 (sym_gen_i)                                      |                                                                   exp_mgt_exp_mgt_SYM_GEN_51 |          6 |          6 |       0 |    0 |     66 |      0 |      0 |            0 |
|                 u_pma_init_data_sync                             |                                                                  exp_mgt_exp_mgt_rst_sync_52 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             aurora_lane_1_i                                      |                                                                exp_mgt_exp_mgt_AURORA_LANE_0 |         83 |         82 |       0 |    1 |    239 |      0 |      0 |            0 |
|               err_detect_i                                       |                                                                   exp_mgt_exp_mgt_ERR_DETECT |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               lane_init_sm_i                                     |                                                                 exp_mgt_exp_mgt_LANE_INIT_SM |         17 |         16 |       0 |    1 |     17 |      0 |      0 |            0 |
|                 (lane_init_sm_i)                                 |                                                                 exp_mgt_exp_mgt_LANE_INIT_SM |         12 |         11 |       0 |    1 |     15 |      0 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                                                  exp_mgt_exp_mgt_cdc_sync_47 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               sym_dec_i                                          |                                                                      exp_mgt_exp_mgt_SYM_DEC |         56 |         56 |       0 |    0 |    149 |      0 |      0 |            0 |
|               sym_gen_i                                          |                                                                      exp_mgt_exp_mgt_SYM_GEN |          9 |          9 |       0 |    0 |     71 |      0 |      0 |            0 |
|                 (sym_gen_i)                                      |                                                                      exp_mgt_exp_mgt_SYM_GEN |          6 |          6 |       0 |    0 |     66 |      0 |      0 |            0 |
|                 u_pma_init_data_sync                             |                                                                  exp_mgt_exp_mgt_rst_sync_46 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             axi_to_ll_data_i                                     |                                                                    exp_mgt_exp_mgt_AXI_TO_LL |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|             core_reset_logic_i                                   |                                                                  exp_mgt_exp_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|               (core_reset_logic_i)                               |                                                                  exp_mgt_exp_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|               u_link_rst_sync                                    |                                                                  exp_mgt_exp_mgt_rst_sync_43 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_pd_sync                                          |                                                                  exp_mgt_exp_mgt_rst_sync_44 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_done_sync                                    |                                                                  exp_mgt_exp_mgt_rst_sync_45 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             exp_mgt_wrapper_i                                    |                                                                      exp_mgt_exp_mgt_WRAPPER |        742 |        639 |       0 |  103 |   1727 |      2 |      0 |            0 |
|               (exp_mgt_wrapper_i)                                |                                                                      exp_mgt_exp_mgt_WRAPPER |         67 |         31 |       0 |   36 |    201 |      0 |      0 |            0 |
|               block_sync_sm_gtx0_i                               |                                                                exp_mgt_exp_mgt_BLOCK_SYNC_SM |         30 |         30 |       0 |    0 |     52 |      0 |      0 |            0 |
|               block_sync_sm_gtx0_lane1_i                         |                                                              exp_mgt_exp_mgt_BLOCK_SYNC_SM_2 |         30 |         30 |       0 |    0 |     50 |      0 |      0 |            0 |
|               cbcc_gtx0_i                                        |                                             exp_mgt_exp_mgt_CLOCK_CORRECTION_CHANNEL_BONDING |         98 |         74 |       0 |   24 |    289 |      1 |      0 |            0 |
|                 (cbcc_gtx0_i)                                    |                                             exp_mgt_exp_mgt_CLOCK_CORRECTION_CHANNEL_BONDING |         82 |         59 |       0 |   23 |    265 |      1 |      0 |            0 |
|                 slave.slave                                      |                                                                exp_mgt_exp_mgt_CH_BOND_SLAVE |         14 |         14 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                                  exp_mgt_exp_mgt_cdc_sync__parameterized1_40 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_cdc_wr_err_rd_clk                              |                                                  exp_mgt_exp_mgt_cdc_sync__parameterized3_41 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_btf_sync                              |                                                  exp_mgt_exp_mgt_rst_sync__parameterized0_42 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|               cbcc_gtx0_lane1_i                                  |                             exp_mgt_exp_mgt_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0 |         99 |         75 |       0 |   24 |    301 |      1 |      0 |            0 |
|                 (cbcc_gtx0_lane1_i)                              |                             exp_mgt_exp_mgt_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0 |         80 |         57 |       0 |   23 |    274 |      1 |      0 |            0 |
|                 master.master                                    |                                                               exp_mgt_exp_mgt_CH_BOND_MASTER |         16 |         16 |       0 |    0 |      9 |      0 |      0 |            0 |
|                 u_cdc_overflow_flag_c                            |                                                     exp_mgt_exp_mgt_cdc_sync__parameterized3 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                                  exp_mgt_exp_mgt_cdc_sync__parameterized1_36 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_cdc_wr_err_rd_clk                              |                                                  exp_mgt_exp_mgt_cdc_sync__parameterized3_37 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_btf_sync                              |                                                  exp_mgt_exp_mgt_rst_sync__parameterized0_38 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|               common_logic_cbcc_i                                |                                                            exp_mgt_exp_mgt_common_logic_cbcc |          6 |          6 |       0 |    0 |     10 |      0 |      0 |            0 |
|               common_reset_cbcc_i                                |                                                            exp_mgt_exp_mgt_common_reset_cbcc |         14 |          9 |       0 |    5 |     57 |      0 |      0 |            0 |
|                 (common_reset_cbcc_i)                            |                                                            exp_mgt_exp_mgt_common_reset_cbcc |          4 |          4 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 u_cdc_chan_bond_reset                            |                                                  exp_mgt_exp_mgt_cdc_sync__parameterized1_28 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_cbcc_fifo_reset_rd_clk                |                                                  exp_mgt_exp_mgt_rst_sync__parameterized0_29 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_cbcc_only_reset_rd_clk                |                                                  exp_mgt_exp_mgt_rst_sync__parameterized0_30 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_fifo_reset_user_clk                   |                                                     exp_mgt_exp_mgt_rst_sync__parameterized2 |          1 |          0 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_r_sync3                               |                                                  exp_mgt_exp_mgt_rst_sync__parameterized0_31 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_reset_rd_clk                          |                                                  exp_mgt_exp_mgt_rst_sync__parameterized0_32 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|                 u_rst_sync_reset_to_fifo_rd_clk                  |                                                     exp_mgt_exp_mgt_rst_sync__parameterized3 |          2 |          1 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_reset_to_fifo_wr_clk                  |                                                  exp_mgt_exp_mgt_rst_sync__parameterized3_33 |          2 |          1 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_reset_wr_clk                          |                                                  exp_mgt_exp_mgt_rst_sync__parameterized0_34 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|                 u_rst_sync_rst_cbcc_rd_clk                       |                                                  exp_mgt_exp_mgt_rst_sync__parameterized0_35 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               descrambler_64b66b_gtx0_i                          |                                                           exp_mgt_exp_mgt_DESCRAMBLER_64B66B |         26 |         26 |       0 |    0 |     90 |      0 |      0 |            0 |
|               descrambler_64b66b_gtx0_lane1_i                    |                                                         exp_mgt_exp_mgt_DESCRAMBLER_64B66B_3 |         26 |         26 |       0 |    0 |     90 |      0 |      0 |            0 |
|               exp_mgt_multi_gt_i                                 |                                                                     exp_mgt_exp_mgt_MULTI_GT |         24 |         10 |       0 |   14 |     34 |      0 |      0 |            0 |
|                 exp_mgt_gtx_inst                                 |                                                                          exp_mgt_exp_mgt_GTX |         14 |          7 |       0 |    7 |     17 |      0 |      0 |            0 |
|                 exp_mgt_gtx_inst_lane1                           |                                                                       exp_mgt_exp_mgt_GTX_27 |         10 |          3 |       0 |    7 |     17 |      0 |      0 |            0 |
|               rxresetfsm_i                                       |                                                               exp_mgt_exp_mgt_RX_STARTUP_FSM |        117 |        117 |       0 |    0 |    133 |      0 |      0 |            0 |
|                 (rxresetfsm_i)                                   |                                                               exp_mgt_exp_mgt_RX_STARTUP_FSM |         94 |         94 |       0 |    0 |     93 |      0 |      0 |            0 |
|                 u_rst_sync_mmcm_lock                             |                                                  exp_mgt_exp_mgt_rst_sync__parameterized1_19 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_plllock                               |                                                  exp_mgt_exp_mgt_rst_sync__parameterized1_20 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_run_phase_align                       |                                                  exp_mgt_exp_mgt_rst_sync__parameterized1_21 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rx_fsm_reset_done                     |                                                  exp_mgt_exp_mgt_rst_sync__parameterized1_22 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rx_reset                              |                                                                  exp_mgt_exp_mgt_rst_sync_23 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rxresetdone                           |                                                  exp_mgt_exp_mgt_rst_sync__parameterized1_24 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_system_reset                          |                                                                  exp_mgt_exp_mgt_rst_sync_25 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_time_out_wait_bypass                  |                                                  exp_mgt_exp_mgt_rst_sync__parameterized1_26 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               scrambler_64b66b_gtx0_i                            |                                                             exp_mgt_exp_mgt_SCRAMBLER_64B66B |         38 |         38 |       0 |    0 |    122 |      0 |      0 |            0 |
|               scrambler_64b66b_gtx0_lane1_i                      |                                                           exp_mgt_exp_mgt_SCRAMBLER_64B66B_4 |         40 |         40 |       0 |    0 |    122 |      0 |      0 |            0 |
|               txresetfsm_i                                       |                                                               exp_mgt_exp_mgt_TX_STARTUP_FSM |        115 |        115 |       0 |    0 |    115 |      0 |      0 |            0 |
|                 (txresetfsm_i)                                   |                                                               exp_mgt_exp_mgt_TX_STARTUP_FSM |         88 |         88 |       0 |    0 |     85 |      0 |      0 |            0 |
|                 u_rst_sync_plllock                               |                                                     exp_mgt_exp_mgt_rst_sync__parameterized1 |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_run_phase_align                       |                                                  exp_mgt_exp_mgt_rst_sync__parameterized1_14 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_time_out_wait_bypass                  |                                                  exp_mgt_exp_mgt_rst_sync__parameterized1_15 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_tx_fsm_rst_done                       |                                                  exp_mgt_exp_mgt_rst_sync__parameterized1_16 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_tx_seq_scram_rst                      |                                                  exp_mgt_exp_mgt_rst_sync__parameterized1_17 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_txresetdone                           |                                                  exp_mgt_exp_mgt_rst_sync__parameterized1_18 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc__check_polarity                              |                                                                     exp_mgt_exp_mgt_cdc_sync |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               u_cdc__lane1_check_polarity                        |                                                                   exp_mgt_exp_mgt_cdc_sync_5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               u_cdc_gt_cplllock_i                                |                                                     exp_mgt_exp_mgt_cdc_sync__parameterized1 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc_gt_cplllock_lane1_i                          |                                                   exp_mgt_exp_mgt_cdc_sync__parameterized1_6 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc_hard_err_init                                |                                                   exp_mgt_exp_mgt_cdc_sync__parameterized1_7 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc_rx_elastic_buferr                            |                                                     exp_mgt_exp_mgt_cdc_sync__parameterized0 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|               u_cdc_rxpolarity_                                  |                                                     exp_mgt_exp_mgt_cdc_sync__parameterized2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|               u_cdc_rxpolarity__LANE1                            |                                                   exp_mgt_exp_mgt_cdc_sync__parameterized2_8 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|               u_rst_sync_blocksyncall_initclk_sync               |                                                     exp_mgt_exp_mgt_rst_sync__parameterized0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_blocksyncprop_inrxclk_sync              |                                                   exp_mgt_exp_mgt_rst_sync__parameterized0_9 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_fsm_resetdone                           |                                                  exp_mgt_exp_mgt_rst_sync__parameterized0_10 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_gtx_reset_comb                          |                                                  exp_mgt_exp_mgt_rst_sync__parameterized0_11 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_reset_initclk                           |                                                  exp_mgt_exp_mgt_rst_sync__parameterized0_12 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_txusrclk_gtx_reset_comb                 |                                                  exp_mgt_exp_mgt_rst_sync__parameterized0_13 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             global_logic_i                                       |                                                                 exp_mgt_exp_mgt_GLOBAL_LOGIC |         48 |         48 |       0 |    0 |     40 |      0 |      0 |            0 |
|               channel_bond_gen_i                                 |                                                             exp_mgt_exp_mgt_CHANNEL_BOND_GEN |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|               channel_err_detect_i                               |                                                           exp_mgt_exp_mgt_CHANNEL_ERR_DETECT |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|               channel_init_sm_i                                  |                                                              exp_mgt_exp_mgt_CHANNEL_INIT_SM |         42 |         42 |       0 |    0 |     33 |      0 |      0 |            0 |
|             gt_reset_sync                                        |                                                                     exp_mgt_exp_mgt_rst_sync |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             reset_pb_sync                                        |                                                                   exp_mgt_exp_mgt_rst_sync_1 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             rx_ll_i                                              |                                                                        exp_mgt_exp_mgt_RX_LL |        220 |         80 |       0 |  140 |    138 |      0 |      0 |            0 |
|               rx_ll_datapath_i                                   |                                                               exp_mgt_exp_mgt_RX_LL_DATAPATH |        220 |         80 |       0 |  140 |    138 |      0 |      0 |            0 |
|             standard_cc_module_i                                 |                                                           exp_mgt_exp_mgt_STANDARD_CC_MODULE |         19 |         19 |       0 |    0 |     61 |      0 |      0 |            0 |
|             tx_ll_i                                              |                                                                        exp_mgt_exp_mgt_TX_LL |         67 |         67 |       0 |    0 |    155 |      0 |      0 |            0 |
|               tx_ll_control_sm_i                                 |                                                             exp_mgt_exp_mgt_TX_LL_CONTROL_SM |         64 |         64 |       0 |    0 |     24 |      0 |      0 |            0 |
|               tx_ll_datapath_i                                   |                                                               exp_mgt_exp_mgt_TX_LL_DATAPATH |          3 |          3 |       0 |    0 |    131 |      0 |      0 |            0 |
|         EXP_COMMON                                               |                                                                    exp_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                                               exp_mgt_gt_common_wrapper_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         gen_mgt_2ch.VIDEO                                        |                                                                                    video_mgt |        627 |        573 |       0 |   54 |   1350 |      1 |      0 |            0 |
|           inst                                                   |                                                                     video_mgt_video_mgt_core |        627 |        573 |       0 |   54 |   1350 |      1 |      0 |            0 |
|             (inst)                                               |                                                                     video_mgt_video_mgt_core |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|             aurora_lane_0_i                                      |                                                              video_mgt_video_mgt_AURORA_LANE |         51 |         50 |       0 |    1 |    121 |      0 |      0 |            0 |
|               err_detect_i                                       |                                                               video_mgt_video_mgt_ERR_DETECT |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               lane_init_sm_i                                     |                                                             video_mgt_video_mgt_LANE_INIT_SM |         17 |         16 |       0 |    1 |     17 |      0 |      0 |            0 |
|                 (lane_init_sm_i)                                 |                                                             video_mgt_video_mgt_LANE_INIT_SM |         12 |         11 |       0 |    1 |     15 |      0 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                                              video_mgt_video_mgt_cdc_sync_35 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               sym_dec_i                                          |                                                                  video_mgt_video_mgt_SYM_DEC |         24 |         24 |       0 |    0 |     31 |      0 |      0 |            0 |
|               sym_gen_i                                          |                                                                  video_mgt_video_mgt_SYM_GEN |          9 |          9 |       0 |    0 |     71 |      0 |      0 |            0 |
|                 (sym_gen_i)                                      |                                                                  video_mgt_video_mgt_SYM_GEN |          6 |          6 |       0 |    0 |     66 |      0 |      0 |            0 |
|                 u_pma_init_data_sync                             |                                                              video_mgt_video_mgt_rst_sync_34 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|             axi_to_ll_data_i                                     |                                                                video_mgt_video_mgt_AXI_TO_LL |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|             core_reset_logic_i                                   |                                                              video_mgt_video_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|               (core_reset_logic_i)                               |                                                              video_mgt_video_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|               u_link_rst_sync                                    |                                                              video_mgt_video_mgt_rst_sync_31 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_pd_sync                                          |                                                              video_mgt_video_mgt_rst_sync_32 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_done_sync                                    |                                                              video_mgt_video_mgt_rst_sync_33 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             global_logic_i                                       |                                                             video_mgt_video_mgt_GLOBAL_LOGIC |         22 |         22 |       0 |    0 |     21 |      0 |      0 |            0 |
|               channel_bond_gen_i                                 |                                                         video_mgt_video_mgt_CHANNEL_BOND_GEN |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|               channel_err_detect_i                               |                                                       video_mgt_video_mgt_CHANNEL_ERR_DETECT |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|               channel_init_sm_i                                  |                                                          video_mgt_video_mgt_CHANNEL_INIT_SM |         16 |         16 |       0 |    0 |     14 |      0 |      0 |            0 |
|             gt_reset_sync                                        |                                                                 video_mgt_video_mgt_rst_sync |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             reset_pb_sync                                        |                                                               video_mgt_video_mgt_rst_sync_0 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|             standard_cc_module_i                                 |                                                       video_mgt_video_mgt_STANDARD_CC_MODULE |         19 |         19 |       0 |    0 |     61 |      0 |      0 |            0 |
|             tx_ll_i                                              |                                                                    video_mgt_video_mgt_TX_LL |         41 |         41 |       0 |    0 |     84 |      0 |      0 |            0 |
|               tx_ll_control_sm_i                                 |                                                         video_mgt_video_mgt_TX_LL_CONTROL_SM |         38 |         38 |       0 |    0 |     18 |      0 |      0 |            0 |
|               tx_ll_datapath_i                                   |                                                           video_mgt_video_mgt_TX_LL_DATAPATH |          3 |          3 |       0 |    0 |     66 |      0 |      0 |            0 |
|             video_mgt_wrapper_i                                  |                                                                  video_mgt_video_mgt_WRAPPER |        491 |        438 |       0 |   53 |   1035 |      1 |      0 |            0 |
|               (video_mgt_wrapper_i)                              |                                                                  video_mgt_video_mgt_WRAPPER |         50 |         32 |       0 |   18 |    118 |      0 |      0 |            0 |
|               block_sync_sm_gtx0_i                               |                                                            video_mgt_video_mgt_BLOCK_SYNC_SM |         33 |         33 |       0 |    0 |     52 |      0 |      0 |            0 |
|               cbcc_gtx0_i                                        |                                         video_mgt_video_mgt_CLOCK_CORRECTION_CHANNEL_BONDING |         78 |         55 |       0 |   23 |    275 |      1 |      0 |            0 |
|                 (cbcc_gtx0_i)                                    |                                         video_mgt_video_mgt_CLOCK_CORRECTION_CHANNEL_BONDING |         76 |         54 |       0 |   22 |    262 |      1 |      0 |            0 |
|                 u_cdc_rxlossofsync_in                            |                                              video_mgt_video_mgt_cdc_sync__parameterized1_28 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_cdc_wr_err_rd_clk                              |                                              video_mgt_video_mgt_cdc_sync__parameterized3_29 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_btf_sync                              |                                              video_mgt_video_mgt_rst_sync__parameterized0_30 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|               common_logic_cbcc_i                                |                                                        video_mgt_video_mgt_common_logic_cbcc |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               common_reset_cbcc_i                                |                                                        video_mgt_video_mgt_common_reset_cbcc |         12 |          7 |       0 |    5 |     57 |      0 |      0 |            0 |
|                 (common_reset_cbcc_i)                            |                                                        video_mgt_video_mgt_common_reset_cbcc |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|                 u_cdc_chan_bond_reset                            |                                              video_mgt_video_mgt_cdc_sync__parameterized1_20 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_cbcc_fifo_reset_rd_clk                |                                              video_mgt_video_mgt_rst_sync__parameterized0_21 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_cbcc_only_reset_rd_clk                |                                              video_mgt_video_mgt_rst_sync__parameterized0_22 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_fifo_reset_user_clk                   |                                                 video_mgt_video_mgt_rst_sync__parameterized2 |          1 |          0 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_r_sync3                               |                                              video_mgt_video_mgt_rst_sync__parameterized0_23 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_reset_rd_clk                          |                                              video_mgt_video_mgt_rst_sync__parameterized0_24 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|                 u_rst_sync_reset_to_fifo_rd_clk                  |                                                 video_mgt_video_mgt_rst_sync__parameterized3 |          2 |          1 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_reset_to_fifo_wr_clk                  |                                              video_mgt_video_mgt_rst_sync__parameterized3_25 |          2 |          1 |       0 |    1 |      4 |      0 |      0 |            0 |
|                 u_rst_sync_reset_wr_clk                          |                                              video_mgt_video_mgt_rst_sync__parameterized0_26 |          1 |          0 |       0 |    1 |      3 |      0 |      0 |            0 |
|                 u_rst_sync_rst_cbcc_rd_clk                       |                                              video_mgt_video_mgt_rst_sync__parameterized0_27 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               descrambler_64b66b_gtx0_i                          |                                                       video_mgt_video_mgt_DESCRAMBLER_64B66B |         27 |         27 |       0 |    0 |     90 |      0 |      0 |            0 |
|               rxresetfsm_i                                       |                                                           video_mgt_video_mgt_RX_STARTUP_FSM |        116 |        116 |       0 |    0 |    133 |      0 |      0 |            0 |
|                 (rxresetfsm_i)                                   |                                                           video_mgt_video_mgt_RX_STARTUP_FSM |         93 |         93 |       0 |    0 |     93 |      0 |      0 |            0 |
|                 u_rst_sync_mmcm_lock                             |                                              video_mgt_video_mgt_rst_sync__parameterized1_12 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_plllock                               |                                              video_mgt_video_mgt_rst_sync__parameterized1_13 |          8 |          8 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_run_phase_align                       |                                              video_mgt_video_mgt_rst_sync__parameterized1_14 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rx_fsm_reset_done                     |                                              video_mgt_video_mgt_rst_sync__parameterized1_15 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rx_reset                              |                                                              video_mgt_video_mgt_rst_sync_16 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_rxresetdone                           |                                              video_mgt_video_mgt_rst_sync__parameterized1_17 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_system_reset                          |                                                              video_mgt_video_mgt_rst_sync_18 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_time_out_wait_bypass                  |                                              video_mgt_video_mgt_rst_sync__parameterized1_19 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               scrambler_64b66b_gtx0_i                            |                                                         video_mgt_video_mgt_SCRAMBLER_64B66B |         40 |         40 |       0 |    0 |    122 |      0 |      0 |            0 |
|               txresetfsm_i                                       |                                                           video_mgt_video_mgt_TX_STARTUP_FSM |        115 |        115 |       0 |    0 |    115 |      0 |      0 |            0 |
|                 (txresetfsm_i)                                   |                                                           video_mgt_video_mgt_TX_STARTUP_FSM |         87 |         87 |       0 |    0 |     85 |      0 |      0 |            0 |
|                 u_rst_sync_plllock                               |                                                 video_mgt_video_mgt_rst_sync__parameterized1 |         11 |         11 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_run_phase_align                       |                                               video_mgt_video_mgt_rst_sync__parameterized1_7 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_time_out_wait_bypass                  |                                               video_mgt_video_mgt_rst_sync__parameterized1_8 |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_tx_fsm_rst_done                       |                                               video_mgt_video_mgt_rst_sync__parameterized1_9 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_tx_seq_scram_rst                      |                                              video_mgt_video_mgt_rst_sync__parameterized1_10 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_txresetdone                           |                                              video_mgt_video_mgt_rst_sync__parameterized1_11 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc__check_polarity                              |                                                                 video_mgt_video_mgt_cdc_sync |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|               u_cdc_gt_cplllock_i                                |                                                 video_mgt_video_mgt_cdc_sync__parameterized1 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc_hard_err_init                                |                                               video_mgt_video_mgt_cdc_sync__parameterized1_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_cdc_rx_elastic_buferr                            |                                                 video_mgt_video_mgt_cdc_sync__parameterized0 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|               u_cdc_rxpolarity_                                  |                                                 video_mgt_video_mgt_cdc_sync__parameterized2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|               u_rst_sync_blocksyncall_initclk_sync               |                                                 video_mgt_video_mgt_rst_sync__parameterized0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_blocksyncprop_inrxclk_sync              |                                               video_mgt_video_mgt_rst_sync__parameterized0_2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_fsm_resetdone                           |                                               video_mgt_video_mgt_rst_sync__parameterized0_3 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_gtx_reset_comb                          |                                               video_mgt_video_mgt_rst_sync__parameterized0_4 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_reset_initclk                           |                                               video_mgt_video_mgt_rst_sync__parameterized0_5 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|               u_rst_sync_txusrclk_gtx_reset_comb                 |                                               video_mgt_video_mgt_rst_sync__parameterized0_6 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               video_mgt_multi_gt_i                               |                                                                 video_mgt_video_mgt_MULTI_GT |         10 |          3 |       0 |    7 |     17 |      0 |      0 |            0 |
|                 video_mgt_gtx_inst                               |                                                                      video_mgt_video_mgt_GTX |         10 |          3 |       0 |    7 |     17 |      0 |      0 |            0 |
|       U1                                                         |                                                                                     mgt_init |         18 |         18 |       0 |    0 |     20 |      0 |      0 |            0 |
|       U3                                                         |                                                                            mgt_stream_merger |        245 |        236 |       0 |    9 |    615 |      4 |      0 |            0 |
|         (U3)                                                     |                                                                            mgt_stream_merger |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         EXP_FIFO                                                 |                                                               t_axi4_stream_wr128_rd128_fifo |         82 |         79 |       0 |    3 |    205 |      2 |      0 |            0 |
|           (EXP_FIFO)                                             |                                                               t_axi4_stream_wr128_rd128_fifo |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           agen_wr128_rd128_d512.fwft_afifo_wr130_rd130_d512_inst |                                                                  fwft_afifo_wr130_rd130_d512 |         80 |         77 |       0 |    3 |    205 |      2 |      0 |            0 |
|             U0                                                   |                                           fwft_afifo_wr130_rd130_d512_fifo_generator_v13_2_3 |         80 |         77 |       0 |    3 |    205 |      2 |      0 |            0 |
|               inst_fifo_gen                                      |                                     fwft_afifo_wr130_rd130_d512_fifo_generator_v13_2_3_synth |         80 |         77 |       0 |    3 |    205 |      2 |      0 |            0 |
|                 gconvfifo.rf                                     |                                               fwft_afifo_wr130_rd130_d512_fifo_generator_top |         80 |         77 |       0 |    3 |    205 |      2 |      0 |            0 |
|         dont_merge_streams.DATA_FIFO                             |                                      t_axi4_stream_wr64_rd64_fifo__parameterized2__xdcDup__1 |         81 |         78 |       0 |    3 |    205 |      1 |      0 |            0 |
|           (dont_merge_streams.DATA_FIFO)                         |                                      t_axi4_stream_wr64_rd64_fifo__parameterized2__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           agen_wr64_rd64_d512.fwft_afifo_wr66_rd66_d512_inst     |                                                            fwft_afifo_wr66_rd66_d512_HD13737 |         79 |         76 |       0 |    3 |    205 |      1 |      0 |            0 |
|             U0                                                   |                                     fwft_afifo_wr66_rd66_d512_fifo_generator_v13_2_3_HD13738 |         79 |         76 |       0 |    3 |    205 |      1 |      0 |            0 |
|               inst_fifo_gen                                      |                               fwft_afifo_wr66_rd66_d512_fifo_generator_v13_2_3_synth_HD13739 |         79 |         76 |       0 |    3 |    205 |      1 |      0 |            0 |
|                 gconvfifo.rf                                     |                                         fwft_afifo_wr66_rd66_d512_fifo_generator_top_HD13740 |         79 |         76 |       0 |    3 |    205 |      1 |      0 |            0 |
|         dont_merge_streams.VIDEO_FIFO                            |                                                 t_axi4_stream_wr64_rd64_fifo__parameterized2 |         80 |         77 |       0 |    3 |    205 |      1 |      0 |            0 |
|           (dont_merge_streams.VIDEO_FIFO)                        |                                                 t_axi4_stream_wr64_rd64_fifo__parameterized2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           agen_wr64_rd64_d512.fwft_afifo_wr66_rd66_d512_inst     |                                                                    fwft_afifo_wr66_rd66_d512 |         79 |         76 |       0 |    3 |    205 |      1 |      0 |            0 |
|             U0                                                   |                                             fwft_afifo_wr66_rd66_d512_fifo_generator_v13_2_3 |         79 |         76 |       0 |    3 |    205 |      1 |      0 |            0 |
|               inst_fifo_gen                                      |                                       fwft_afifo_wr66_rd66_d512_fifo_generator_v13_2_3_synth |         79 |         76 |       0 |    3 |    205 |      1 |      0 |            0 |
|                 gconvfifo.rf                                     |                                                 fwft_afifo_wr66_rd66_d512_fifo_generator_top |         79 |         76 |       0 |    3 |    205 |      1 |      0 |            0 |
|       U4                                                         |                                                        t_axi4_stream128_fifo__parameterized3 |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|         agen_d16.t_axi4_stream128_afifo_d16_inst                 |                                                                   t_axi4_stream128_afifo_d16 |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|           U0                                                     |                                            t_axi4_stream128_afifo_d16_fifo_generator_v13_2_3 |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|             inst_fifo_gen                                        |                                      t_axi4_stream128_afifo_d16_fifo_generator_v13_2_3_synth |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|               gaxis_fifo.gaxisf.axisf                            |                                                t_axi4_stream128_afifo_d16_fifo_generator_top |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|                 grf.rf                                           |                                            t_axi4_stream128_afifo_d16_fifo_generator_ramfifo |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|     SFW_INTF                                                     |                                                                                          SFW |        541 |        541 |       0 |    0 |    654 |      0 |      1 |            0 |
|       (SFW_INTF)                                                 |                                                                                          SFW |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                               SFW_Processing |        273 |        273 |       0 |    0 |     59 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                               SFW_Processing |        272 |        272 |       0 |    0 |     55 |      0 |      0 |            0 |
|         doube_sync_gen                                           |                                                                              double_sync__72 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                          |                                                                              sync_resetn__35 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                        |                                                                               trig_pulse_cdc |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U2                                                         |                                                                                   fw_decoder |        117 |        117 |       0 |    0 |    103 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                                   fw_decoder |        116 |        116 |       0 |    0 |    101 |      0 |      0 |            0 |
|         reset_synchronize                                        |                                                                              sync_resetn__34 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                                     SFW_Ctrl |         52 |         52 |       0 |    0 |    373 |      0 |      0 |            0 |
|         (U3)                                                     |                                                                                     SFW_Ctrl |         52 |         52 |       0 |    0 |    371 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                          |                                                                              sync_resetn__33 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                           axil32_addr_demux4 |         52 |         52 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                         |                                                                             axil32_to_native |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         (U5)                                                     |                                                                             axil32_to_native |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|         sync_reset_inst                                          |                                                                              sync_reset__245 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                                                             sdp_ram_w32_d128 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                                       |                                                          sdp_ram_w32_d128_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                       |                                                    sdp_ram_w32_d128_blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|             gnbram.gnativebmg.native_blk_mem_gen                 |                                                             sdp_ram_w32_d128_blk_mem_gen_top |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|               valid.cstr                                         |                                                    sdp_ram_w32_d128_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|                 ramloop[0].ram.r                                 |                                                      sdp_ram_w32_d128_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U8                                                         |                                                                           SFW_ACQUISITION_SM |         43 |         43 |       0 |    0 |    110 |      0 |      0 |            0 |
|         (U8)                                                     |                                                                           SFW_ACQUISITION_SM |         42 |         42 |       0 |    0 |    106 |      0 |      0 |            0 |
|         double_sync_gen                                          |                                                                              double_sync__71 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                          |                                                                              sync_resetn__32 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     STARTUP_HARDWARE                                             |                                                                              Startup_HW_Test |         18 |         18 |       0 |    0 |     26 |      0 |      0 |            0 |
|       (STARTUP_HARDWARE)                                         |                                                                              Startup_HW_Test |         17 |         17 |       0 |    0 |     24 |      0 |      0 |            0 |
|       U0                                                         |                                                                                  sync_resetn |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     TRIG                                                         |                                                                                     trig_gen |       1740 |       1740 |       0 |    0 |   1739 |      0 |      0 |            0 |
|       (TRIG)                                                     |                                                                                     trig_gen |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                         trig_gen_mblaze_intf |        380 |        380 |       0 |    0 |    444 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                         trig_gen_mblaze_intf |        380 |        380 |       0 |    0 |    442 |      0 |      0 |            0 |
|         U2                                                       |                                                                              sync_reset__211 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                               trig_gen_ctler |        371 |        371 |       0 |    0 |    364 |      0 |      0 |            0 |
|         U1                                                       |                                                                                trig_delay__1 |        108 |        108 |       0 |    0 |    141 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                                trig_delay__1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                                         delay_measurement__1 |         10 |         10 |       0 |    0 |     71 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                         delay_measurement__1 |          8 |          8 |       0 |    0 |     67 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__207 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U2                                                   |                                                                              gh_edge_det__12 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|             U3                                                   |                                                                              gh_edge_det__13 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U3                                                     |                                                                              sync_reset__208 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                                              min_max_ctrl__9 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|             (U4)                                                 |                                                                              min_max_ctrl__9 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|             U1A                                                  |                                                                              sync_reset__200 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                          trig_gen_ctler_core |        186 |        186 |       0 |    0 |    150 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                          trig_gen_ctler_core |        186 |        186 |       0 |    0 |    148 |      0 |      0 |            0 |
|           comp_sync_reset                                        |                                                                              sync_reset__206 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                              double_sync__57 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                                progr_clk_div |         77 |         77 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                                progr_clk_div |         77 |         77 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__205 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                                                              double_sync__58 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                                 trig_stamper |        147 |        147 |       0 |    0 |    239 |      0 |      0 |            0 |
|         U2                                                       |                                                                              sync_reset__204 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                           trig_stamper_ctler |        147 |        147 |       0 |    0 |    237 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                           trig_stamper_ctler |        142 |        142 |       0 |    0 |    225 |      0 |      0 |            0 |
|           E2                                                     |                                                                               gh_edge_det__7 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E3                                                     |                                                                               gh_edge_det__8 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E4                                                     |                                                                               gh_edge_det__9 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E5                                                     |                                                                              gh_edge_det__10 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E6                                                     |                                                                              gh_edge_det__11 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S1                                                     |                                                                              double_sync__56 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                         |                                                                             trig_conditioner |         53 |         53 |       0 |    0 |     86 |      0 |      0 |            0 |
|         (U6)                                                     |                                                                             trig_conditioner |         53 |         53 |       0 |    0 |     84 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__203 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                                              double_sync__59 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       g0.U11                                                     |                                                                              trig_period_8ch |        782 |        782 |       0 |    0 |    604 |      0 |      0 |            0 |
|         (g0.U11)                                                 |                                                                              trig_period_8ch |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                                       |                                                                           period_duration__1 |          5 |          5 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                           period_duration__1 |          5 |          5 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__201 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                      |                                                                              min_max_ctrl__1 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U10)                                                  |                                                                              min_max_ctrl__1 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                              sync_reset__218 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                      |                                                                              min_max_ctrl__2 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U11)                                                  |                                                                              min_max_ctrl__2 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                              sync_reset__219 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                              sync_reset__202 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                              min_max_ctrl__3 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                              min_max_ctrl__3 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                              sync_reset__220 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                                                              min_max_ctrl__4 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U5)                                                   |                                                                              min_max_ctrl__4 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                              sync_reset__221 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                       |                                                                              min_max_ctrl__5 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U6)                                                   |                                                                              min_max_ctrl__5 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                              sync_reset__222 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                                                              min_max_ctrl__6 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U7)                                                   |                                                                              min_max_ctrl__6 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                              sync_reset__223 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                                                              min_max_ctrl__7 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U8)                                                   |                                                                              min_max_ctrl__7 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                              sync_reset__224 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                                                              min_max_ctrl__8 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U9)                                                   |                                                                              min_max_ctrl__8 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                              sync_reset__225 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U11                                                          |                                                                        axil32_addr_demux4__1 |         89 |         89 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U2                                                           |                                                                            Buffering_wrapper |       2241 |       2190 |      48 |    3 |   3350 |     10 |      0 |           14 |
|       (U2)                                                       |                                                                            Buffering_wrapper |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U1                                                         |                                                                               axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                            ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                   |                                                      ip_axis64_fanout2_top_ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             broadcaster_core                                     |                                              ip_axis64_fanout2_axis_broadcaster_v1_1_17_core |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                             axis64_sw_2_1__parameterized1__1 |        189 |        189 |       0 |    0 |    422 |      0 |      0 |            0 |
|         (U2)                                                     |                                                             axis64_sw_2_1__parameterized1__1 |         72 |         72 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__184 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                            |                                                                     axis64_img_boundaries__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                        |                                                                     axis64_img_boundaries__3 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_resetn__20 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                            |                                                                     axis64_img_boundaries__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)                        |                                                                     axis64_img_boundaries__2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_resetn__19 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                               |                                                                                axis64_reg__6 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S0)                                           |                                                                                axis64_reg__6 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__183 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                               |                                                                                axis64_reg__5 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S1)                                           |                                                                                axis64_reg__5 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__182 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                            |                                                                                axis64_reg__4 |         37 |         37 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S_out)                                        |                                                                                axis64_reg__4 |         37 |         37 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__181 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U20                                                        |                                                                               axis64_tid_gen |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U20)                                                    |                                                                               axis64_tid_gen |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_resetn__21 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                axis64_sw_2_1__parameterized1 |        189 |        189 |       0 |    0 |    422 |      0 |      0 |            0 |
|         (U3)                                                     |                                                                axis64_sw_2_1__parameterized1 |         72 |         72 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__174 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                            |                                                                     axis64_img_boundaries__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                        |                                                                     axis64_img_boundaries__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_resetn__18 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                            |                                                                        axis64_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)                        |                                                                        axis64_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_resetn__17 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                               |                                                                                axis64_reg__2 |         37 |         37 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S0)                                           |                                                                                axis64_reg__2 |         37 |         37 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__179 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                               |                                                                                axis64_reg__3 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S1)                                           |                                                                                axis64_reg__3 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__180 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                            |                                                                                   axis64_reg |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S_out)                                        |                                                                                   axis64_reg |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__165 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                                    Buffering |       1725 |       1674 |      48 |    3 |   2263 |      6 |      0 |           14 |
|         (U4)                                                     |                                                                                    Buffering |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         BUF_CTRL                                                 |                                                                               Buffering_Ctrl |         82 |         82 |       0 |    0 |    472 |      0 |      0 |            0 |
|           (BUF_CTRL)                                             |                                                                               Buffering_Ctrl |         70 |         70 |       0 |    0 |    443 |      0 |      0 |            0 |
|           U0A                                                    |                                                                              sync_resetn__16 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                                              double_sync__30 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                    |                                                                              double_sync__31 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                    |                                                                                    Pulse_gen |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1E                                                    |                                                                              double_sync__32 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3B                                                    |                                                                              double_sync__33 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3C                                                    |                                                                              double_sync__34 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3D                                                    |                                                                              double_sync__35 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3E                                                    |                                                                                   sync_pulse |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U3F                                                    |                                                                                gh_stretch__5 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|         FSM                                                      |                                                                                BUFFERING_FSM |       1243 |       1243 |       0 |    0 |    912 |      0 |      0 |           14 |
|           (FSM)                                                  |                                                                                BUFFERING_FSM |       1243 |       1243 |       0 |    0 |    908 |      0 |      0 |           14 |
|           WL_sync                                                |                                                                              double_sync__29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst_sync_reset                                        |                                                                              sync_reset__173 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                      |                                                                           axil32_to_native96 |         39 |         39 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U11)                                                  |                                                                           axil32_to_native96 |         39 |         39 |       0 |    0 |     52 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                                                              sync_reset__172 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U13                                                      |                                                                         t_axi4_stream64_fifo |         88 |         40 |      48 |    0 |    218 |      0 |      0 |            0 |
|           agen_d16.t_axi4_stream64_afifo_d16_inst                |                                                                    t_axi4_stream64_afifo_d16 |         88 |         40 |      48 |    0 |    218 |      0 |      0 |            0 |
|             U0                                                   |                                             t_axi4_stream64_afifo_d16_fifo_generator_v13_2_3 |         88 |         40 |      48 |    0 |    218 |      0 |      0 |            0 |
|               inst_fifo_gen                                      |                                       t_axi4_stream64_afifo_d16_fifo_generator_v13_2_3_synth |         88 |         40 |      48 |    0 |    218 |      0 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                                 t_axi4_stream64_afifo_d16_fifo_generator_top |         88 |         40 |      48 |    0 |    218 |      0 |      0 |            0 |
|         U2                                                       |                                                                         axis128_hole_sync__1 |         91 |         91 |       0 |    0 |    336 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                         axis128_hole_sync__1 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__171 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                                               axis128_reg__1 |         86 |         86 |       0 |    0 |    330 |      0 |      0 |            0 |
|             (U2)                                                 |                                                                               axis128_reg__1 |         86 |         86 |       0 |    0 |    328 |      0 |      0 |            0 |
|             U0                                                   |                                                                              sync_reset__170 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done0                          |                                                                    axis128_img_boundaries__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|             (detect_eof.detect_frame_done0)                      |                                                                    axis128_img_boundaries__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_resetn__14 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                             buffer_table_ram |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|           U0                                                     |                                                          buffer_table_ram_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|             inst_blk_mem_gen                                     |                                                    buffer_table_ram_blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|               gnbram.gnativebmg.native_blk_mem_gen               |                                                             buffer_table_ram_blk_mem_gen_top |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|                 valid.cstr                                       |                                                    buffer_table_ram_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|         U5                                                       |                                                                              flow_controller |         79 |         79 |       0 |    0 |     94 |      0 |      0 |            0 |
|           (U5)                                                   |                                                                              flow_controller |         78 |         78 |       0 |    0 |     88 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_resetn__13 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                                              double_sync__27 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                    |                                                                              double_sync__28 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                                                            shift_registers_x |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                                                       axis128_hder_extractor |         30 |         30 |       0 |    0 |     31 |      0 |      0 |            0 |
|           (U8)                                                   |                                                                       axis128_hder_extractor |         30 |         30 |       0 |    0 |     29 |      0 |      0 |            0 |
|           r0                                                     |                                                                              sync_reset__169 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                                        t_axi4_stream128_fifo__parameterized5 |         70 |         67 |       0 |    3 |    144 |      3 |      0 |            0 |
|           (U9)                                                   |                                                        t_axi4_stream128_fifo__parameterized5 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_d128.t_axi4_stream128_afifo_d128_inst             |                                                                  t_axi4_stream128_afifo_d128 |         68 |         65 |       0 |    3 |    143 |      3 |      0 |            0 |
|             U0                                                   |                                           t_axi4_stream128_afifo_d128_fifo_generator_v13_2_3 |         68 |         65 |       0 |    3 |    143 |      3 |      0 |            0 |
|               inst_fifo_gen                                      |                                     t_axi4_stream128_afifo_d128_fifo_generator_v13_2_3_synth |         68 |         65 |       0 |    3 |    143 |      3 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                               t_axi4_stream128_afifo_d128_fifo_generator_top |         68 |         65 |       0 |    3 |    143 |      3 |      0 |            0 |
|       U5                                                         |                                                                t_axi4_stream_wr64_rd128_fifo |         30 |         30 |       0 |    0 |     30 |      2 |      0 |            0 |
|         (U5)                                                     |                                                                t_axi4_stream_wr64_rd128_fifo |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_wr64_rd128_d32.fwft_sfifo_wr66_rd132_d32_inst       |                                                                    fwft_sfifo_wr66_rd132_d32 |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|           U0                                                     |                                             fwft_sfifo_wr66_rd132_d32_fifo_generator_v13_2_3 |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|             inst_fifo_gen                                        |                                       fwft_sfifo_wr66_rd132_d32_fifo_generator_v13_2_3_synth |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|               gconvfifo.rf                                       |                                                 fwft_sfifo_wr66_rd132_d32_fifo_generator_top |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|                 grf.rf                                           |                                             fwft_sfifo_wr66_rd132_d32_fifo_generator_ramfifo |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|       U6                                                         |                                                                t_axi4_stream_wr128_rd64_fifo |         31 |         31 |       0 |    0 |     34 |      2 |      0 |            0 |
|         (U6)                                                     |                                                                t_axi4_stream_wr128_rd64_fifo |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_wr128_rd64_d32.fwft_sfifo_wr132_rd66_d32_inst       |                                                                    fwft_sfifo_wr132_rd66_d32 |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|           U0                                                     |                                             fwft_sfifo_wr132_rd66_d32_fifo_generator_v13_2_3 |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|             inst_fifo_gen                                        |                                       fwft_sfifo_wr132_rd66_d32_fifo_generator_v13_2_3_synth |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|               gconvfifo.rf                                       |                                                 fwft_sfifo_wr132_rd66_d32_fifo_generator_top |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|                 grf.rf                                           |                                             fwft_sfifo_wr132_rd66_d32_fifo_generator_ramfifo |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|       U7                                                         |                                                                                  moi_handler |         26 |         26 |       0 |    0 |     31 |      0 |      0 |            0 |
|         U10                                                      |                                                                          moi_source_selector |          4 |          4 |       0 |    0 |     10 |      0 |      0 |            0 |
|           (U10)                                                  |                                                                          moi_source_selector |          4 |          4 |       0 |    0 |      6 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__168 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                                              double_sync__26 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                       |                                                                                 moi_flag_gen |         22 |         22 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U6)                                                   |                                                                                 moi_flag_gen |         20 |         20 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__167 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                                              double_sync__25 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                                               gh_edge_det__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                                               gh_edge_det__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                                             axis64_hole_sync |         41 |         41 |       0 |    0 |    140 |      0 |      0 |            0 |
|         (U9)                                                     |                                                                             axis64_hole_sync |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__166 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                                axis64_reg__1 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                                axis64_reg__1 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__178 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U3                                                           |                                                                                  axil32_mux2 |         11 |         11 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U4                                                           |                                                                                  FrameBuffer |       1221 |       1216 |       0 |    5 |   2759 |      6 |      2 |            0 |
|       (U4)                                                       |                                                                                  FrameBuffer |         37 |         37 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                                 fb_ctrl_intf |        165 |        165 |       0 |    0 |    313 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                                 fb_ctrl_intf |        165 |        165 |       0 |    0 |    311 |      0 |      0 |            0 |
|         U2                                                       |                                                                              sync_reset__199 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                                                              ext_buff_switch |        279 |        279 |       0 |    0 |    543 |      0 |      0 |            0 |
|         (U7)                                                     |                                                                              ext_buff_switch |        136 |        136 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U2                                                       |                                                                              sync_resetn__28 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                              double_sync__55 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.U7                                            |                                                                       axis128_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.U7)                                        |                                                                       axis128_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_resetn__26 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen_t.U5                                             |                                                                               axis128_reg__3 |         70 |         70 |       0 |    0 |    265 |      0 |      0 |            0 |
|           (reg_gen_t.U5)                                         |                                                                               axis128_reg__3 |         70 |         70 |       0 |    0 |    263 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__198 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen_t.U6                                             |                                                                                  axis128_reg |         70 |         70 |       0 |    0 |    265 |      0 |      0 |            0 |
|           (reg_gen_t.U6)                                         |                                                                                  axis128_reg |         70 |         70 |       0 |    0 |    263 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__195 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                                         |                                                                            axis128_hole_sync |         75 |         75 |       0 |    0 |    271 |      0 |      0 |            0 |
|         (U8)                                                     |                                                                            axis128_hole_sync |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__196 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                               axis128_reg__2 |         70 |         70 |       0 |    0 |    265 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                               axis128_reg__2 |         70 |         70 |       0 |    0 |    263 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__197 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                            |                                                                    axis128_img_boundaries__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                        |                                                                    axis128_img_boundaries__2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_resetn__27 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                                              axis128_tid_gen |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U9)                                                     |                                                                              axis128_tid_gen |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_resetn__25 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       g0.READ_FR                                                 |                                                                            axis64_frame_rate |         68 |         68 |       0 |    0 |    155 |      0 |      0 |            0 |
|         (g0.READ_FR)                                             |                                                                            axis64_frame_rate |         67 |         67 |       0 |    0 |    153 |      0 |      0 |            0 |
|         reset                                                    |                                                                              sync_resetn__24 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       g0.U10                                                     |                                                t_axi4_stream_wr128_rd64_fifo__parameterized1 |         48 |         45 |       0 |    3 |    122 |      2 |      0 |            0 |
|         (g0.U10)                                                 |                                                t_axi4_stream_wr128_rd64_fifo__parameterized1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_wr128_rd64_d16.fwft_afifo_wr132_rd66_d16_inst       |                                                                    fwft_afifo_wr132_rd66_d16 |         45 |         42 |       0 |    3 |    122 |      2 |      0 |            0 |
|           U0                                                     |                                             fwft_afifo_wr132_rd66_d16_fifo_generator_v13_2_3 |         45 |         42 |       0 |    3 |    122 |      2 |      0 |            0 |
|             inst_fifo_gen                                        |                                       fwft_afifo_wr132_rd66_d16_fifo_generator_v13_2_3_synth |         45 |         42 |       0 |    3 |    122 |      2 |      0 |            0 |
|               gconvfifo.rf                                       |                                                 fwft_afifo_wr132_rd66_d16_fifo_generator_top |         45 |         42 |       0 |    3 |    122 |      2 |      0 |            0 |
|                 grf.rf                                           |                                             fwft_afifo_wr132_rd66_d16_fifo_generator_ramfifo |         45 |         42 |       0 |    3 |    122 |      2 |      0 |            0 |
|       g0.U2                                                      |                                                                           axis128_frame_rate |         67 |         67 |       0 |    0 |    154 |      0 |      0 |            0 |
|         (g0.U2)                                                  |                                                                           axis128_frame_rate |         66 |         66 |       0 |    0 |    152 |      0 |      0 |            0 |
|         reset                                                    |                                                                              sync_resetn__23 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       g0.U4                                                      |                                               t_axi4_stream_wr128_rd128_fifo__parameterized1 |         39 |         39 |       0 |    0 |     41 |      2 |      0 |            0 |
|         (g0.U4)                                                  |                                               t_axi4_stream_wr128_rd128_fifo__parameterized1 |          5 |          5 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr128_rd128_d128.fwft_sfifo_wr130_rd130_d128_inst   |                                                                  fwft_sfifo_wr130_rd130_d128 |         34 |         34 |       0 |    0 |     40 |      2 |      0 |            0 |
|           U0                                                     |                                           fwft_sfifo_wr130_rd130_d128_fifo_generator_v13_2_3 |         34 |         34 |       0 |    0 |     40 |      2 |      0 |            0 |
|             inst_fifo_gen                                        |                                     fwft_sfifo_wr130_rd130_d128_fifo_generator_v13_2_3_synth |         34 |         34 |       0 |    0 |     40 |      2 |      0 |            0 |
|               gconvfifo.rf                                       |                                               fwft_sfifo_wr130_rd130_d128_fifo_generator_top |         34 |         34 |       0 |    0 |     40 |      2 |      0 |            0 |
|                 grf.rf                                           |                                           fwft_sfifo_wr130_rd130_d128_fifo_generator_ramfifo |         34 |         34 |       0 |    0 |     40 |      2 |      0 |            0 |
|       g0.U5                                                      |                                                                                   reader_fsm |        304 |        302 |       0 |    2 |    454 |      2 |      2 |            0 |
|         (g0.U5)                                                  |                                                                                   reader_fsm |        236 |        236 |       0 |    0 |    354 |      0 |      0 |            0 |
|         U0                                                       |                                                                              sync_reset__194 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                                      |                                                                              double_sync__51 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                                              double_sync__52 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                                                              double_sync__53 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                                      |                                                                              double_sync__54 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                       |                                              t_axi4_stream64_fifo__parameterized1__xdcDup__1 |         35 |         34 |       0 |    1 |     45 |      1 |      1 |            0 |
|           sgen_d16.t_axi4_stream64_sfifo_d16_inst                |                                                            t_axi4_stream64_sfifo_d16_HD13769 |         35 |         34 |       0 |    1 |     45 |      1 |      1 |            0 |
|             U0                                                   |                                     t_axi4_stream64_sfifo_d16_fifo_generator_v13_2_3_HD13770 |         35 |         34 |       0 |    1 |     45 |      1 |      1 |            0 |
|               inst_fifo_gen                                      |                               t_axi4_stream64_sfifo_d16_fifo_generator_v13_2_3_synth_HD13771 |         35 |         34 |       0 |    1 |     45 |      1 |      1 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                         t_axi4_stream64_sfifo_d16_fifo_generator_top_HD13772 |         35 |         34 |       0 |    1 |     45 |      1 |      1 |            0 |
|         U8                                                       |                                                         t_axi4_stream64_fifo__parameterized1 |         33 |         32 |       0 |    1 |     45 |      1 |      1 |            0 |
|           sgen_d16.t_axi4_stream64_sfifo_d16_inst                |                                                                    t_axi4_stream64_sfifo_d16 |         33 |         32 |       0 |    1 |     45 |      1 |      1 |            0 |
|             U0                                                   |                                             t_axi4_stream64_sfifo_d16_fifo_generator_v13_2_3 |         33 |         32 |       0 |    1 |     45 |      1 |      1 |            0 |
|               inst_fifo_gen                                      |                                       t_axi4_stream64_sfifo_d16_fifo_generator_v13_2_3_synth |         33 |         32 |       0 |    1 |     45 |      1 |      1 |            0 |
|                 gaxis_fifo.gaxisf.axisf                          |                                                 t_axi4_stream64_sfifo_d16_fifo_generator_top |         33 |         32 |       0 |    1 |     45 |      1 |      1 |            0 |
|       g0.U6                                                      |                                                                                   writer_fsm |        137 |        137 |       0 |    0 |    703 |      0 |      0 |            0 |
|         (g0.U6)                                                  |                                                                                   writer_fsm |        127 |        127 |       0 |    0 |    685 |      0 |      0 |            0 |
|         U0                                                       |                                                                              sync_reset__193 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                                      |                                                                              double_sync__48 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                                              double_sync__49 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                                                              double_sync__50 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3A                                                      |                                                                                gh_stretch__6 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U3B                                                      |                                                                                gh_stretch__7 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|     U6                                                           |                                                                                   adc_switch |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U7                                                           |                                                                              adc_readout_top |        412 |        384 |      12 |   16 |    683 |      0 |      0 |            1 |
|       (U7)                                                       |                                                                              adc_readout_top |         16 |         16 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                          adc_readout_mb_intf |         20 |         20 |       0 |    0 |    177 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                          adc_readout_mb_intf |         20 |         20 |       0 |    0 |    173 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__192 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_cfg_valid                                           |                                                                              double_sync__41 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                                  adc_readout |        341 |        313 |      12 |   16 |    399 |      0 |      0 |            1 |
|         (U2)                                                     |                                                                                  adc_readout |        315 |        299 |       0 |   16 |    369 |      0 |      0 |            1 |
|         U1                                                       |                                                                              sync_reset__191 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         conversion_trigger                                       |                                                                               gh_edge_det__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_INT                                                 |                                                                              double_sync__40 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_data_out                                            |                                                                                data_cdc_sync |         25 |         13 |      12 |    0 |     24 |      0 |      0 |            0 |
|           fifo                                                   |                                                                             gh_fifo_async_sr |         25 |         13 |      12 |    0 |     22 |      0 |      0 |            0 |
|           sync_rst                                               |                                                                              double_sync__39 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     51 |      0 |      0 |            0 |
|         (U3)                                                     |                                                                ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     49 |      0 |      0 |            0 |
|         U0                                                       |                                                                              sync_reset__190 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                                ad798x_driver |         19 |         19 |       0 |    0 |     56 |      0 |      0 |            0 |
|         (U4)                                                     |                                                                                ad798x_driver |         19 |         19 |       0 |    0 |     54 |      0 |      0 |            0 |
|         U0                                                       |                                                                              sync_reset__189 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     USB                                                          |                                                                                     USB_CTRL |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   U1                                                             |                                                              afpa_data_deserializer_16chn_v2 |       1862 |       1850 |       0 |   12 |   2580 |      4 |      0 |            0 |
|     (U1)                                                         |                                                              afpa_data_deserializer_16chn_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH0                                                          |                                                                       quad_data_deserializer |        413 |        413 |       0 |    0 |    512 |      0 |      0 |            0 |
|       (CH0)                                                      |                                                                       quad_data_deserializer |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                   adc_iserdes_wrapper_rtl__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                        |                                                                         clink_calibration__1 |        237 |        237 |       0 |    0 |    210 |      0 |      0 |            0 |
|         (U12)                                                    |                                                                         clink_calibration__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                          clink_delay_ctrl__1 |        220 |        220 |       0 |    0 |    189 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                          clink_delay_ctrl__1 |        220 |        220 |       0 |    0 |    187 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__258 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                        clink_bitslip_ctrl__1 |         16 |         16 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                        clink_bitslip_ctrl__1 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__250 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U15                                                        |                                                                            idelay_wrapper__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U18                                                        |                                                                            idelay_wrapper__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                         |                                                                   adc_iserdes_wrapper_rtl__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                                        |                                                                            idelay_wrapper__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U24                                                        |                                                                            idelay_wrapper__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U26                                                        |                                                                           rst_conditioner__1 |         16 |         16 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U26)                                                    |                                                                           rst_conditioner__1 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__249 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                   adc_iserdes_wrapper_rtl__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                         |                                                                    quad_pattern_validator__1 |         83 |         83 |       0 |    0 |    139 |      0 |      0 |            0 |
|         U1                                                       |                                                                     adc_pattern_validator__5 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                     adc_pattern_validator__5 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__255 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                     adc_pattern_validator__6 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                     adc_pattern_validator__6 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__256 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                     adc_pattern_validator__7 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                     adc_pattern_validator__7 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__257 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                     adc_pattern_validator__8 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                     adc_pattern_validator__8 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__247 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                                              adc_pattern_validator_ctrler__1 |         51 |         51 |       0 |    0 |     63 |      0 |      0 |            0 |
|           (U5)                                                   |                                                              adc_pattern_validator_ctrler__1 |         46 |         46 |       0 |    0 |     55 |      0 |      0 |            0 |
|           U1A                                                    |                                                                              sync_reset__248 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                         clk_divider_pulse__parameterized5__2 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U6                                                         |                                                    quad_pattern_validator__parameterized1__1 |         66 |         66 |       0 |    0 |    117 |      0 |      0 |            0 |
|         U1                                                       |                                                                     adc_pattern_validator__1 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                     adc_pattern_validator__1 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__251 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                     adc_pattern_validator__2 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                     adc_pattern_validator__2 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__252 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                     adc_pattern_validator__3 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                     adc_pattern_validator__3 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__253 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                     adc_pattern_validator__4 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                     adc_pattern_validator__4 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__254 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                              adc_pattern_validator_ctrler__parameterized1__1 |         34 |         34 |       0 |    0 |     41 |      0 |      0 |            0 |
|           (U5)                                                   |                                              adc_pattern_validator_ctrler__parameterized1__1 |         29 |         29 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1A                                                    |                                                                              sync_reset__246 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                         clk_divider_pulse__parameterized5__1 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U8                                                         |                                                                   adc_iserdes_wrapper_rtl__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                                         |                                                                                 dcm_reset__1 |         10 |         10 |       0 |    0 |     27 |      0 |      0 |            0 |
|       master_gen.U14                                             |                                                            adc_serdes_clk_wrapper__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         Gen_35_0M.Ux                                             |                                                                   serdes_clkin_35_0_MHz_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                                   |                                serdes_clkin_35_0_MHz_mmcm_serdes_clkin_35_0_MHz_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH1                                                          |                                                    quad_data_deserializer__parameterized1__1 |        412 |        412 |       0 |    0 |    512 |      0 |      0 |            0 |
|       (CH1)                                                      |                                                    quad_data_deserializer__parameterized1__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                  adc_iserdes_wrapper_rtl__15 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                        |                                                                         clink_calibration__3 |        237 |        237 |       0 |    0 |    210 |      0 |      0 |            0 |
|         (U12)                                                    |                                                                         clink_calibration__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                          clink_delay_ctrl__3 |        220 |        220 |       0 |    0 |    189 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                          clink_delay_ctrl__3 |        220 |        220 |       0 |    0 |    187 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__459 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                        clink_bitslip_ctrl__3 |         16 |         16 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                        clink_bitslip_ctrl__3 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__458 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U15                                                        |                                                                           idelay_wrapper__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U18                                                        |                                                                           idelay_wrapper__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                         |                                                                  adc_iserdes_wrapper_rtl__14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                                        |                                                                            idelay_wrapper__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U24                                                        |                                                                            idelay_wrapper__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U26                                                        |                                                                           rst_conditioner__4 |         16 |         16 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U26)                                                    |                                                                           rst_conditioner__4 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__457 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                  adc_iserdes_wrapper_rtl__13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                         |                                                                    quad_pattern_validator__3 |         83 |         83 |       0 |    0 |    139 |      0 |      0 |            0 |
|         U1                                                       |                                                                    adc_pattern_validator__31 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                    adc_pattern_validator__31 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__456 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                    adc_pattern_validator__30 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                    adc_pattern_validator__30 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__455 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                    adc_pattern_validator__29 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                    adc_pattern_validator__29 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__454 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                    adc_pattern_validator__28 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                    adc_pattern_validator__28 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__453 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                                              adc_pattern_validator_ctrler__3 |         51 |         51 |       0 |    0 |     63 |      0 |      0 |            0 |
|           (U5)                                                   |                                                              adc_pattern_validator_ctrler__3 |         46 |         46 |       0 |    0 |     55 |      0 |      0 |            0 |
|           U1A                                                    |                                                                              sync_reset__452 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                         clk_divider_pulse__parameterized5__7 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U6                                                         |                                                    quad_pattern_validator__parameterized1__3 |         65 |         65 |       0 |    0 |    117 |      0 |      0 |            0 |
|         U1                                                       |                                                                    adc_pattern_validator__27 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                    adc_pattern_validator__27 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__451 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                    adc_pattern_validator__26 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                    adc_pattern_validator__26 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__450 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                    adc_pattern_validator__25 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                    adc_pattern_validator__25 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__449 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                    adc_pattern_validator__24 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                    adc_pattern_validator__24 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__448 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                              adc_pattern_validator_ctrler__parameterized1__3 |         34 |         34 |       0 |    0 |     41 |      0 |      0 |            0 |
|           (U5)                                                   |                                              adc_pattern_validator_ctrler__parameterized1__3 |         29 |         29 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1A                                                    |                                                                              sync_reset__447 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                         clk_divider_pulse__parameterized5__6 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U8                                                         |                                                                  adc_iserdes_wrapper_rtl__12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                                         |                                                                                 dcm_reset__3 |         10 |         10 |       0 |    0 |     27 |      0 |      0 |            0 |
|     CH2                                                          |                                                       quad_data_deserializer__parameterized1 |        414 |        414 |       0 |    0 |    512 |      0 |      0 |            0 |
|       (CH2)                                                      |                                                       quad_data_deserializer__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                   adc_iserdes_wrapper_rtl__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                        |                                                                         clink_calibration__2 |        237 |        237 |       0 |    0 |    210 |      0 |      0 |            0 |
|         (U12)                                                    |                                                                         clink_calibration__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                          clink_delay_ctrl__2 |        220 |        220 |       0 |    0 |    189 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                          clink_delay_ctrl__2 |        220 |        220 |       0 |    0 |    187 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__271 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                        clink_bitslip_ctrl__2 |         16 |         16 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                        clink_bitslip_ctrl__2 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__263 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U15                                                        |                                                                            idelay_wrapper__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U18                                                        |                                                                            idelay_wrapper__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                         |                                                                   adc_iserdes_wrapper_rtl__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                                        |                                                                            idelay_wrapper__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U24                                                        |                                                                               idelay_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U26                                                        |                                                                           rst_conditioner__2 |         17 |         17 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U26)                                                    |                                                                           rst_conditioner__2 |         17 |         17 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__262 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                   adc_iserdes_wrapper_rtl__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                         |                                                                    quad_pattern_validator__2 |         83 |         83 |       0 |    0 |    139 |      0 |      0 |            0 |
|         U1                                                       |                                                                    adc_pattern_validator__13 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                    adc_pattern_validator__13 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__268 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                    adc_pattern_validator__14 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                    adc_pattern_validator__14 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__269 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                    adc_pattern_validator__15 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                    adc_pattern_validator__15 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__270 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                    adc_pattern_validator__16 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                    adc_pattern_validator__16 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__260 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                                              adc_pattern_validator_ctrler__2 |         51 |         51 |       0 |    0 |     63 |      0 |      0 |            0 |
|           (U5)                                                   |                                                              adc_pattern_validator_ctrler__2 |         46 |         46 |       0 |    0 |     55 |      0 |      0 |            0 |
|           U1A                                                    |                                                                              sync_reset__261 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                         clk_divider_pulse__parameterized5__4 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U6                                                         |                                                    quad_pattern_validator__parameterized1__2 |         66 |         66 |       0 |    0 |    117 |      0 |      0 |            0 |
|         U1                                                       |                                                                     adc_pattern_validator__9 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                     adc_pattern_validator__9 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__264 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                    adc_pattern_validator__10 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                    adc_pattern_validator__10 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__265 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                    adc_pattern_validator__11 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                    adc_pattern_validator__11 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__266 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                    adc_pattern_validator__12 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                    adc_pattern_validator__12 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__267 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                              adc_pattern_validator_ctrler__parameterized1__2 |         34 |         34 |       0 |    0 |     41 |      0 |      0 |            0 |
|           (U5)                                                   |                                              adc_pattern_validator_ctrler__parameterized1__2 |         29 |         29 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1A                                                    |                                                                              sync_reset__259 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                         clk_divider_pulse__parameterized5__3 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U8                                                         |                                                                   adc_iserdes_wrapper_rtl__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                                         |                                                                                 dcm_reset__2 |         10 |         10 |       0 |    0 |     27 |      0 |      0 |            0 |
|     CH3                                                          |                                                       quad_data_deserializer__parameterized3 |        412 |        412 |       0 |    0 |    512 |      0 |      0 |            0 |
|       (CH3)                                                      |                                                       quad_data_deserializer__parameterized3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                   adc_iserdes_wrapper_rtl__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                        |                                                                            clink_calibration |        237 |        237 |       0 |    0 |    210 |      0 |      0 |            0 |
|         (U12)                                                    |                                                                            clink_calibration |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                             clink_delay_ctrl |        220 |        220 |       0 |    0 |    189 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                             clink_delay_ctrl |        220 |        220 |       0 |    0 |    187 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__284 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                           clink_bitslip_ctrl |         16 |         16 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                           clink_bitslip_ctrl |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__276 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U15                                                        |                                                            idelay_wrapper__parameterized2__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U18                                                        |                                                            idelay_wrapper__parameterized2__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                         |                                                                  adc_iserdes_wrapper_rtl__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                                        |                                                            idelay_wrapper__parameterized2__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U24                                                        |                                                               idelay_wrapper__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U26                                                        |                                                                           rst_conditioner__3 |         16 |         16 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U26)                                                    |                                                                           rst_conditioner__3 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__275 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                  adc_iserdes_wrapper_rtl__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                         |                                                                       quad_pattern_validator |         82 |         82 |       0 |    0 |    139 |      0 |      0 |            0 |
|         U1                                                       |                                                                    adc_pattern_validator__21 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                    adc_pattern_validator__21 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__281 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                    adc_pattern_validator__22 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                    adc_pattern_validator__22 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__282 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                    adc_pattern_validator__23 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                    adc_pattern_validator__23 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__283 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                        adc_pattern_validator |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                        adc_pattern_validator |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__273 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                                                 adc_pattern_validator_ctrler |         51 |         51 |       0 |    0 |     63 |      0 |      0 |            0 |
|           (U5)                                                   |                                                                 adc_pattern_validator_ctrler |         46 |         46 |       0 |    0 |     55 |      0 |      0 |            0 |
|           U1A                                                    |                                                                              sync_reset__274 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                            clk_divider_pulse__parameterized5 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U6                                                         |                                                       quad_pattern_validator__parameterized1 |         66 |         66 |       0 |    0 |    117 |      0 |      0 |            0 |
|         U1                                                       |                                                                    adc_pattern_validator__17 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                    adc_pattern_validator__17 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__277 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                    adc_pattern_validator__18 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                    adc_pattern_validator__18 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__278 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                    adc_pattern_validator__19 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                    adc_pattern_validator__19 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__279 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                    adc_pattern_validator__20 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                    adc_pattern_validator__20 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__280 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                                 adc_pattern_validator_ctrler__parameterized1 |         34 |         34 |       0 |    0 |     41 |      0 |      0 |            0 |
|           (U5)                                                   |                                                 adc_pattern_validator_ctrler__parameterized1 |         29 |         29 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1A                                                    |                                                                              sync_reset__272 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                         clk_divider_pulse__parameterized5__5 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U8                                                         |                                                                      adc_iserdes_wrapper_rtl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                                         |                                                                                    dcm_reset |         10 |         10 |       0 |    0 |     27 |      0 |      0 |            0 |
|       master_gen.U14                                             |                                                                       adc_serdes_clk_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         Gen_35_0M.Ux                                             |                                                           serdes_clkin_35_0_MHz_mmcm_HD13793 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                                   |                        serdes_clkin_35_0_MHz_mmcm_serdes_clkin_35_0_MHz_mmcm_clk_wiz_HD13794 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U11                                                          |                                                                 quad_data_sync_v2__xdcDup__1 |         52 |         49 |       0 |    3 |    133 |      1 |      0 |            0 |
|       (U11)                                                      |                                                                 quad_data_sync_v2__xdcDup__1 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U1A                                                        |                                                                              sync_reset__291 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                                              sync_reset__292 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                   fwft_afifo_w72_d16_HD13798 |         48 |         45 |       0 |    3 |    125 |      1 |      0 |            0 |
|         U0                                                       |                                            fwft_afifo_w72_d16_fifo_generator_v13_2_3_HD13799 |         48 |         45 |       0 |    3 |    125 |      1 |      0 |            0 |
|           inst_fifo_gen                                          |                                      fwft_afifo_w72_d16_fifo_generator_v13_2_3_synth_HD13800 |         48 |         45 |       0 |    3 |    125 |      1 |      0 |            0 |
|             gconvfifo.rf                                         |                                                fwft_afifo_w72_d16_fifo_generator_top_HD13801 |         48 |         45 |       0 |    3 |    125 |      1 |      0 |            0 |
|               grf.rf                                             |                                            fwft_afifo_w72_d16_fifo_generator_ramfifo_HD13802 |         48 |         45 |       0 |    3 |    125 |      1 |      0 |            0 |
|                 gntv_or_sync_fifo.gcx.clkx                       |                                                       fwft_afifo_w72_d16_clk_x_pntrs_HD13803 |         11 |         11 |       0 |    0 |     48 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.gl0.rd                         |                                                          fwft_afifo_w72_d16_rd_logic_HD13806 |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.gl0.wr                         |                                                          fwft_afifo_w72_d16_wr_logic_HD13810 |         12 |         12 |       0 |    0 |     19 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.mem                            |                                                            fwft_afifo_w72_d16_memory_HD13814 |          7 |          4 |       0 |    3 |      8 |      1 |      0 |            0 |
|                 rstblk                                           |                                                 fwft_afifo_w72_d16_reset_blk_ramfifo_HD13821 |          4 |          4 |       0 |    0 |     32 |      0 |      0 |            0 |
|     U12                                                          |                                                                 quad_data_sync_v2__xdcDup__2 |         53 |         50 |       0 |    3 |    133 |      1 |      0 |            0 |
|       (U12)                                                      |                                                                 quad_data_sync_v2__xdcDup__2 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U1A                                                        |                                                                              sync_reset__289 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                                              sync_reset__290 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                   fwft_afifo_w72_d16_HD13826 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|         U0                                                       |                                            fwft_afifo_w72_d16_fifo_generator_v13_2_3_HD13827 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|           inst_fifo_gen                                          |                                      fwft_afifo_w72_d16_fifo_generator_v13_2_3_synth_HD13828 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|             gconvfifo.rf                                         |                                                fwft_afifo_w72_d16_fifo_generator_top_HD13829 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|               grf.rf                                             |                                            fwft_afifo_w72_d16_fifo_generator_ramfifo_HD13830 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|                 gntv_or_sync_fifo.gcx.clkx                       |                                                       fwft_afifo_w72_d16_clk_x_pntrs_HD13831 |         11 |         11 |       0 |    0 |     48 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.gl0.rd                         |                                                          fwft_afifo_w72_d16_rd_logic_HD13834 |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.gl0.wr                         |                                                          fwft_afifo_w72_d16_wr_logic_HD13838 |         12 |         12 |       0 |    0 |     19 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.mem                            |                                                            fwft_afifo_w72_d16_memory_HD13842 |          7 |          4 |       0 |    3 |      8 |      1 |      0 |            0 |
|                 rstblk                                           |                                                 fwft_afifo_w72_d16_reset_blk_ramfifo_HD13849 |          4 |          4 |       0 |    0 |     32 |      0 |      0 |            0 |
|     U4                                                           |                                                                 quad_data_sync_v2__xdcDup__3 |         53 |         50 |       0 |    3 |    133 |      1 |      0 |            0 |
|       (U4)                                                       |                                                                 quad_data_sync_v2__xdcDup__3 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U1A                                                        |                                                                              sync_reset__287 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                                              sync_reset__288 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                   fwft_afifo_w72_d16_HD13854 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|         U0                                                       |                                            fwft_afifo_w72_d16_fifo_generator_v13_2_3_HD13855 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|           inst_fifo_gen                                          |                                      fwft_afifo_w72_d16_fifo_generator_v13_2_3_synth_HD13856 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|             gconvfifo.rf                                         |                                                fwft_afifo_w72_d16_fifo_generator_top_HD13857 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|               grf.rf                                             |                                            fwft_afifo_w72_d16_fifo_generator_ramfifo_HD13858 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|                 gntv_or_sync_fifo.gcx.clkx                       |                                                       fwft_afifo_w72_d16_clk_x_pntrs_HD13859 |         11 |         11 |       0 |    0 |     48 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.gl0.rd                         |                                                          fwft_afifo_w72_d16_rd_logic_HD13862 |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.gl0.wr                         |                                                          fwft_afifo_w72_d16_wr_logic_HD13866 |         12 |         12 |       0 |    0 |     19 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.mem                            |                                                            fwft_afifo_w72_d16_memory_HD13870 |          7 |          4 |       0 |    3 |      8 |      1 |      0 |            0 |
|                 rstblk                                           |                                                 fwft_afifo_w72_d16_reset_blk_ramfifo_HD13877 |          4 |          4 |       0 |    0 |     32 |      0 |      0 |            0 |
|     U9                                                           |                                                                            quad_data_sync_v2 |         53 |         50 |       0 |    3 |    133 |      1 |      0 |            0 |
|       (U9)                                                       |                                                                            quad_data_sync_v2 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U1A                                                        |                                                                              sync_reset__285 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                                              sync_reset__286 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                           fwft_afifo_w72_d16 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|         U0                                                       |                                                    fwft_afifo_w72_d16_fifo_generator_v13_2_3 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|           inst_fifo_gen                                          |                                              fwft_afifo_w72_d16_fifo_generator_v13_2_3_synth |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|             gconvfifo.rf                                         |                                                        fwft_afifo_w72_d16_fifo_generator_top |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|               grf.rf                                             |                                                    fwft_afifo_w72_d16_fifo_generator_ramfifo |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|                 gntv_or_sync_fifo.gcx.clkx                       |                                                               fwft_afifo_w72_d16_clk_x_pntrs |         11 |         11 |       0 |    0 |     48 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.gl0.rd                         |                                                                  fwft_afifo_w72_d16_rd_logic |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.gl0.wr                         |                                                                  fwft_afifo_w72_d16_wr_logic |         12 |         12 |       0 |    0 |     19 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.mem                            |                                                                    fwft_afifo_w72_d16_memory |          7 |          4 |       0 |    3 |      8 |      1 |      0 |            0 |
|                 rstblk                                           |                                                         fwft_afifo_w72_d16_reset_blk_ramfifo |          4 |          4 |       0 |    0 |     32 |      0 |      0 |            0 |
|   U3                                                             |                                                                             isc0804A_2k_intf |      22095 |      20717 |       0 | 1378 |  37998 |     15 |     39 |          252 |
|     (U3)                                                         |                                                                             isc0804A_2k_intf |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|     U1                                                           |                                                                          fpa_trig_controller |        155 |        155 |       0 |    0 |    104 |      0 |      0 |            0 |
|       (U1)                                                       |                                                                          fpa_trig_controller |        155 |        155 |       0 |    0 |     94 |      0 |      0 |            0 |
|       U1A                                                        |                                                                              sync_reset__436 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                                             double_sync__115 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                        |                                                                             double_sync__116 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1D                                                        |                                                                             double_sync__117 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1F                                                        |                                                                             double_sync__118 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U19                                                          |                                                                        isc0804A_2k_digio_map |         75 |         75 |       0 |    0 |     94 |      0 |      0 |            0 |
|       (U19)                                                      |                                                                        isc0804A_2k_digio_map |         75 |         75 |       0 |    0 |     90 |      0 |      0 |            0 |
|       U0A                                                        |                                                                              sync_reset__427 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U0B                                                        |                                                                             double_sync__114 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U2                                                           |                                                                           fpa_intf_sequencer |         28 |         28 |       0 |    0 |     35 |      0 |      0 |            0 |
|       (U2)                                                       |                                                                           fpa_intf_sequencer |         28 |         28 |       0 |    0 |     27 |      0 |      0 |            0 |
|       U1A                                                        |                                                                              sync_reset__426 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                                             double_sync__111 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                        |                                                                             double_sync__112 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1D                                                        |                                                                             double_sync__113 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U21                                                          |                                                                                afpa_services |       1299 |       1292 |       0 |    7 |   1767 |      0 |      1 |            2 |
|       U1                                                         |                                                                                spi_mux_ctler |         28 |         28 |       0 |    0 |     28 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                                spi_mux_ctler |         28 |         28 |       0 |    0 |     26 |      0 |      0 |            0 |
|         U1                                                       |                                                                                   sync_reset |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                                quad_adc_ctrl |         56 |         56 |       0 |    0 |    572 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                                quad_adc_ctrl |         30 |         30 |       0 |    0 |     10 |      0 |      0 |            0 |
|         reset_sync                                               |                                                                              sync_reset__445 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         spi_in                                                   |                                                                                       spi_rx |          1 |          1 |       0 |    0 |     20 |      0 |      0 |            0 |
|         spi_out                                                  |                                                                                       spi_tx |         25 |         25 |       0 |    0 |    538 |      0 |      0 |            0 |
|         sync_ptren                                               |                                                                                  double_sync |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                          adc_brd_switch_ctrl |         94 |         94 |       0 |    0 |    121 |      0 |      1 |            0 |
|         (U3)                                                     |                                                                          adc_brd_switch_ctrl |         19 |         19 |       0 |    0 |     36 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__444 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                                  Clk_Divider |         14 |         14 |       0 |    0 |     12 |      0 |      0 |            0 |
|         U3                                                       |                                                                            LL8_ext_to_spi_tx |         61 |         61 |       0 |    0 |     71 |      0 |      1 |            0 |
|           (U3)                                                   |                                                                            LL8_ext_to_spi_tx |         35 |         35 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__443 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                                    fwft_sfifo_w3_d16_HD13948 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U0                                                   |                                             fwft_sfifo_w3_d16_fifo_generator_v13_2_3_HD13949 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                       fwft_sfifo_w3_d16_fifo_generator_v13_2_3_synth_HD13950 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                                 fwft_sfifo_w3_d16_fifo_generator_top_HD13951 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|       U4                                                         |                                                                          monitoring_adc_ctrl |        416 |        413 |       0 |    3 |    245 |      0 |      0 |            2 |
|         (U4)                                                     |                                                                          monitoring_adc_ctrl |        251 |        251 |       0 |    0 |     99 |      0 |      0 |            2 |
|         U1                                                       |                                                                              sync_reset__442 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                      |                                                                                signal_filter |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|         U2                                                       |                                                                               ads1118_driver |        112 |        111 |       0 |    1 |     99 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                               ads1118_driver |        112 |        111 |       0 |    1 |     97 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__441 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         UcA                                                      |                                                                               Clk_Divider__1 |         14 |         14 |       0 |    0 |     12 |      0 |      0 |            0 |
|         UcB                                                      |                                                                  Clk_Divider__parameterized2 |         26 |         26 |       0 |    0 |     21 |      0 |      0 |            0 |
|       U5                                                         |                                                                            adc_brd_id_reader |        227 |        225 |       0 |    2 |    189 |      0 |      0 |            0 |
|         (U5)                                                     |                                                                            adc_brd_id_reader |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__440 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                      |                                                                             signal_filter__2 |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|         U2                                                       |                                                                                brd_id_reader |        210 |        210 |       0 |    0 |    168 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                                brd_id_reader |        182 |        182 |       0 |    0 |    137 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__438 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                                  Clk_Divider__parameterized4 |         28 |         28 |       0 |    0 |     29 |      0 |      0 |            0 |
|       U6                                                         |                                                                           flex_brd_id_reader |        344 |        342 |       0 |    2 |    426 |      0 |      0 |            0 |
|         (U6)                                                     |                                                                           flex_brd_id_reader |          3 |          3 |       0 |    0 |     41 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__439 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                      |                                                                             signal_filter__1 |         13 |         11 |       0 |    2 |     11 |      0 |      0 |            0 |
|         U2                                                       |                                                                             brd_id_reader__1 |        328 |        328 |       0 |    0 |    372 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                             brd_id_reader__1 |        300 |        300 |       0 |    0 |    341 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__446 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                                               Clk_Divider__parameterized4__1 |         28 |         28 |       0 |    0 |     29 |      0 |      0 |            0 |
|       U7                                                         |                                                                              reset_extension |         11 |         11 |       0 |    0 |     32 |      0 |      0 |            0 |
|       U8                                                         |                                                                           afpa_services_ctrl |        123 |        123 |       0 |    0 |    154 |      0 |      0 |            0 |
|         (U8)                                                     |                                                                           afpa_services_ctrl |        123 |        123 |       0 |    0 |    152 |      0 |      0 |            0 |
|         U0                                                       |                                                                              sync_reset__437 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U22                                                          |                                                                             double_sync__123 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U24                                                          |                                                                       fpa_trig_precontroller |         33 |         33 |       0 |    0 |     54 |      0 |      0 |            0 |
|       (U24)                                                      |                                                                       fpa_trig_precontroller |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|       U0A                                                        |                                                                gh_stretch__parameterized8__1 |          9 |          9 |       0 |    0 |     13 |      0 |      0 |            0 |
|       U0B                                                        |                                                                   gh_stretch__parameterized8 |          9 |          9 |       0 |    0 |     13 |      0 |      0 |            0 |
|       U1A                                                        |                                                                              sync_reset__425 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                                             double_sync__108 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                        |                                                                             double_sync__109 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1D                                                        |                                                                             double_sync__110 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1E                                                        |                                                                  double_sync__parameterized4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U26                                                          |                                                                         isc0804A_2k_clks_gen |        522 |        510 |       0 |   12 |   1257 |      0 |      4 |            0 |
|       (U26)                                                      |                                                                         isc0804A_2k_clks_gen |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                    isc0804A_2k_clks_gen_core |        383 |        371 |       0 |   12 |   1000 |      0 |      4 |            0 |
|         (U1)                                                     |                                                                    isc0804A_2k_clks_gen_core |         53 |         53 |       0 |    0 |    142 |      0 |      0 |            0 |
|         U1A                                                      |                                                                              sync_reset__420 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                                              sync_reset__421 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                                                              sync_reset__422 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                                      |                                                                              sync_reset__423 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1E                                                      |                                                                              sync_reset__424 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                      |                                                                  Clk_Divider__parameterized6 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2B                                                      |                                                                  Clk_Divider__parameterized8 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U2C                                                      |                                                                 Clk_Divider__parameterized10 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U7A                                                      |                                                        double_sync_vector__parameterized8__3 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|         U7B                                                      |                                                        double_sync_vector__parameterized8__4 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|         U7C                                                      |                                                        double_sync_vector__parameterized8__5 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|         U7D                                                      |                                                           double_sync_vector__parameterized8 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|         adcclk_sync1                                             |                                                                           fwft_afifo_w8_d256 |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|           U0                                                     |                                                    fwft_afifo_w8_d256_fifo_generator_v13_2_3 |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|             inst_fifo_gen                                        |                                              fwft_afifo_w8_d256_fifo_generator_v13_2_3_synth |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|               gconvfifo.rf                                       |                                                        fwft_afifo_w8_d256_fifo_generator_top |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|                 grf.rf                                           |                                                    fwft_afifo_w8_d256_fifo_generator_ramfifo |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|         adcclk_sync2                                             |                                                                   fwft_afifo_w8_d256_HD14011 |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|           U0                                                     |                                            fwft_afifo_w8_d256_fifo_generator_v13_2_3_HD14012 |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|             inst_fifo_gen                                        |                                      fwft_afifo_w8_d256_fifo_generator_v13_2_3_synth_HD14013 |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|               gconvfifo.rf                                       |                                                fwft_afifo_w8_d256_fifo_generator_top_HD14014 |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|                 grf.rf                                           |                                            fwft_afifo_w8_d256_fifo_generator_ramfifo_HD14015 |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|         adcclk_sync3                                             |                                                                   fwft_afifo_w8_d256_HD14039 |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|           U0                                                     |                                            fwft_afifo_w8_d256_fifo_generator_v13_2_3_HD14040 |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|             inst_fifo_gen                                        |                                      fwft_afifo_w8_d256_fifo_generator_v13_2_3_synth_HD14041 |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|               gconvfifo.rf                                       |                                                fwft_afifo_w8_d256_fifo_generator_top_HD14042 |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|                 grf.rf                                           |                                            fwft_afifo_w8_d256_fifo_generator_ramfifo_HD14043 |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|         adcclk_sync4                                             |                                                                   fwft_afifo_w8_d256_HD14067 |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|           U0                                                     |                                            fwft_afifo_w8_d256_fifo_generator_v13_2_3_HD14068 |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|             inst_fifo_gen                                        |                                      fwft_afifo_w8_d256_fifo_generator_v13_2_3_synth_HD14069 |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|               gconvfifo.rf                                       |                                                fwft_afifo_w8_d256_fifo_generator_top_HD14070 |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|                 grf.rf                                           |                                            fwft_afifo_w8_d256_fifo_generator_ramfifo_HD14071 |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|       U2                                                         |                                                                        isc0804A_2k_clks_mmcm |        118 |        118 |       0 |    0 |    238 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                        isc0804A_2k_clks_mmcm |         34 |         34 |       0 |    0 |    102 |      0 |      0 |            0 |
|         U0A                                                      |                                                                              sync_reset__419 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                                      |                                                        double_sync_vector__parameterized8__2 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U1B                                                      |                                                                               gh_gray2binary |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                       |                                                                               pll_drp_ctrler |         80 |         80 |       0 |    0 |    118 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                               pll_drp_ctrler |         80 |         80 |       0 |    0 |    114 |      0 |      0 |            0 |
|           U0                                                     |                                                                             double_sync__106 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                                                             double_sync__107 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                    isc0804A_17_5_MHz_mmcm_v3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                                   |                                  isc0804A_17_5_MHz_mmcm_v3_isc0804A_17_5_MHz_mmcm_v3_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U26                                                        |                                                                              rst_conditioner |         19 |         19 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U26)                                                    |                                                                              rst_conditioner |         19 |         19 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__418 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U33                                                          |                                                t_axi4_stream_wr64_rd128_fifo__parameterized1 |         55 |         52 |       0 |    3 |    124 |      2 |      0 |            0 |
|       (U33)                                                      |                                                t_axi4_stream_wr64_rd128_fifo__parameterized1 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|       agen_wr64_rd128_d32.fwft_afifo_wr66_rd132_d32_inst         |                                                                    fwft_afifo_wr66_rd132_d32 |         51 |         48 |       0 |    3 |    123 |      2 |      0 |            0 |
|         U0                                                       |                                             fwft_afifo_wr66_rd132_d32_fifo_generator_v13_2_3 |         51 |         48 |       0 |    3 |    123 |      2 |      0 |            0 |
|           inst_fifo_gen                                          |                                       fwft_afifo_wr66_rd132_d32_fifo_generator_v13_2_3_synth |         51 |         48 |       0 |    3 |    123 |      2 |      0 |            0 |
|             gconvfifo.rf                                         |                                                 fwft_afifo_wr66_rd132_d32_fifo_generator_top |         51 |         48 |       0 |    3 |    123 |      2 |      0 |            0 |
|               grf.rf                                             |                                             fwft_afifo_wr66_rd132_d32_fifo_generator_ramfifo |         51 |         48 |       0 |    3 |    123 |      2 |      0 |            0 |
|                 gntv_or_sync_fifo.gcx.clkx                       |                                                        fwft_afifo_wr66_rd132_d32_clk_x_pntrs |         12 |         12 |       0 |    0 |     48 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.gl0.rd                         |                                                           fwft_afifo_wr66_rd132_d32_rd_logic |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.gl0.wr                         |                                                           fwft_afifo_wr66_rd132_d32_wr_logic |         10 |         10 |       0 |    0 |     17 |      0 |      0 |            0 |
|                 gntv_or_sync_fifo.mem                            |                                                             fwft_afifo_wr66_rd132_d32_memory |          9 |          6 |       0 |    3 |      8 |      2 |      0 |            0 |
|                 rstblk                                           |                                                  fwft_afifo_wr66_rd132_d32_reset_blk_ramfifo |          5 |          5 |       0 |    0 |     32 |      0 |      0 |            0 |
|     U4                                                           |                                                                      isc0804A_2k_mblaze_intf |        230 |        224 |       0 |    6 |   2398 |      0 |      0 |            2 |
|       (U4)                                                       |                                                                      isc0804A_2k_mblaze_intf |        226 |        220 |       0 |    6 |   2396 |      0 |      0 |            2 |
|       U1                                                         |                                                                              sync_reset__409 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3A                                                        |                                                                               gh_binary2gray |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U5                                                           |                                                                        isc0804A_2k_hw_driver |       1947 |       1771 |       0 |  176 |   4981 |      2 |      2 |            0 |
|       (U5)                                                       |                                                                        isc0804A_2k_hw_driver |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                          afpa_int_signal_gen |        100 |        100 |       0 |    0 |    117 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                          afpa_int_signal_gen |        100 |        100 |       0 |    0 |    109 |      0 |      0 |            0 |
|         U1A                                                      |                                                                              sync_reset__408 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                                             double_sync__100 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                                                             double_sync__101 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                                      |                                                                             double_sync__102 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                      isc0804A_2k_prog_ctrler |        173 |        173 |       0 |    0 |    456 |      0 |      1 |            0 |
|         U1                                                       |                                                                    isc0804A_2k_bitstream_gen |         74 |         74 |       0 |    0 |    305 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                    isc0804A_2k_bitstream_gen |         67 |         67 |       0 |    0 |    287 |      0 |      0 |            0 |
|           U1A                                                    |                                                                              sync_reset__407 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                                        double_sync_vector__parameterized8__1 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1C                                                    |                                                                            gh_gray2binary__1 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U3                                                       |                                                                       isc0804A_2k_spi_feeder |         30 |         30 |       0 |    0 |     73 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                       isc0804A_2k_spi_feeder |         30 |         30 |       0 |    0 |     71 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__406 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                       |                                                 LL8_ext_to_spi_tx__parameterized1__xdcDup__1 |         69 |         69 |       0 |    0 |     78 |      0 |      1 |            0 |
|           (U6)                                                   |                                                 LL8_ext_to_spi_tx__parameterized1__xdcDup__1 |         43 |         43 |       0 |    0 |     43 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__405 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                                    fwft_sfifo_w3_d16_HD13988 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U0                                                   |                                             fwft_sfifo_w3_d16_fifo_generator_v13_2_3_HD13989 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                       fwft_sfifo_w3_d16_fifo_generator_v13_2_3_synth_HD13990 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                                 fwft_sfifo_w3_d16_fifo_generator_top_HD13991 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|       U21                                                        |                                                                 isc0804A_2k_elcorr_refs_ctrl |        308 |        308 |       0 |    0 |   1175 |      0 |      0 |            0 |
|         (U21)                                                    |                                                                 isc0804A_2k_elcorr_refs_ctrl |        269 |        269 |       0 |    0 |   1137 |      0 |      0 |            0 |
|         U1A                                                      |                                                                              sync_reset__404 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                          double_sync_vector__parameterized10 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1C                                                      |                                                                              double_sync__99 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                      |                                                                 Clk_Divider__parameterized14 |         39 |         39 |       0 |    0 |     30 |      0 |      0 |            0 |
|       U3                                                         |                                                                             fleG_prog_ctrler |        301 |        301 |       0 |    0 |    336 |      0 |      1 |            0 |
|         (U3)                                                     |                                                                             fleG_prog_ctrler |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|         U1                                                       |                                                                                ad5648_driver |         30 |         30 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                                ad5648_driver |         30 |         30 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__403 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                       fleg_prog_ctler_kernel |        168 |        168 |       0 |    0 |    176 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                       fleg_prog_ctler_kernel |        168 |        168 |       0 |    0 |    174 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__402 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                          fleG_dac_spi_feeder |         23 |         23 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U3)                                                   |                                                                          fleG_dac_spi_feeder |         23 |         23 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__401 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                            LL8_ext_to_spi_tx__parameterized1 |         69 |         69 |       0 |    0 |     77 |      0 |      1 |            0 |
|           (U4)                                                   |                                                            LL8_ext_to_spi_tx__parameterized1 |         43 |         43 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__400 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                                    fwft_sfifo_w3_d16_HD13968 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U0                                                   |                                             fwft_sfifo_w3_d16_fifo_generator_v13_2_3_HD13969 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                       fwft_sfifo_w3_d16_fifo_generator_v13_2_3_synth_HD13970 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                                 fwft_sfifo_w3_d16_fifo_generator_top_HD13971 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|       U4                                                         |                                                                        afpa_hw_driver_ctrler |        181 |        181 |       0 |    0 |   1205 |      0 |      0 |            0 |
|         (U4)                                                     |                                                                        afpa_hw_driver_ctrler |        181 |        181 |       0 |    0 |   1195 |      0 |      0 |            0 |
|         U1A                                                      |                                                                              sync_reset__399 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                                                              double_sync__95 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                                                              double_sync__96 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                                      |                                                                              double_sync__97 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1E                                                      |                                                                              double_sync__98 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                         |                                                                   isc0804A_2k_readout_ctrler |        881 |        705 |       0 |  176 |   1692 |      2 |      0 |            0 |
|         (U5)                                                     |                                                                   isc0804A_2k_readout_ctrler |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                                                      fastrd2_clk_area_gen__1 |        100 |         66 |       0 |   34 |    156 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                      fastrd2_clk_area_gen__1 |        100 |         66 |       0 |   34 |    154 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__428 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                      |                                                                      fastrd2_clk_area_gen__2 |        100 |         66 |       0 |   34 |    156 |      0 |      0 |            0 |
|           (U10)                                                  |                                                                      fastrd2_clk_area_gen__2 |        100 |         66 |       0 |   34 |    154 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__429 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                                                        fastrd2_user_area_gen |         84 |         58 |       0 |   26 |    136 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                        fastrd2_user_area_gen |         84 |         58 |       0 |   26 |    134 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__398 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                         fastrd2_raw_area_gen |        114 |        106 |       0 |    8 |    207 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                         fastrd2_raw_area_gen |        114 |        106 |       0 |    8 |    205 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__397 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                                                   isc0804A_2k_readout_kernel |         78 |         77 |       0 |    1 |    127 |      0 |      0 |            0 |
|           (U5)                                                   |                                                                   isc0804A_2k_readout_kernel |         78 |         77 |       0 |    1 |    125 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__396 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                       |                                                                        fastrd2_area_info_mem |        304 |        265 |       0 |   39 |    754 |      2 |      0 |            0 |
|           (U6)                                                   |                                                                        fastrd2_area_info_mem |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                                                        fastrd2_area_flow_gen |        162 |        123 |       0 |   39 |    415 |      0 |      0 |            0 |
|             (U1)                                                 |                                                                        fastrd2_area_flow_gen |        127 |         88 |       0 |   39 |    269 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__394 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             Ug0                                                  |                                                                fastrd2_area_flow_gen_core__1 |         17 |         17 |       0 |    0 |     72 |      0 |      0 |            0 |
|               (Ug0)                                              |                                                                fastrd2_area_flow_gen_core__1 |         17 |         17 |       0 |    0 |     70 |      0 |      0 |            0 |
|               U1                                                 |                                                                              sync_reset__430 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             Ug1                                                  |                                                                   fastrd2_area_flow_gen_core |         18 |         18 |       0 |    0 |     72 |      0 |      0 |            0 |
|               (Ug1)                                              |                                                                   fastrd2_area_flow_gen_core |         18 |         18 |       0 |    0 |     70 |      0 |      0 |            0 |
|               U1                                                 |                                                                              sync_reset__393 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                                          fwft_sfifo_w72_d512 |         64 |         64 |       0 |    0 |     69 |      1 |      0 |            0 |
|             U0                                                   |                                                   fwft_sfifo_w72_d512_fifo_generator_v13_2_3 |         64 |         64 |       0 |    0 |     69 |      1 |      0 |            0 |
|               inst_fifo_gen                                      |                                             fwft_sfifo_w72_d512_fifo_generator_v13_2_3_synth |         64 |         64 |       0 |    0 |     69 |      1 |      0 |            0 |
|                 gconvfifo.rf                                     |                                                       fwft_sfifo_w72_d512_fifo_generator_top |         64 |         64 |       0 |    0 |     69 |      1 |      0 |            0 |
|           U3                                                     |                                                                  fwft_sfifo_w72_d512_HD14096 |         64 |         64 |       0 |    0 |     69 |      1 |      0 |            0 |
|             U0                                                   |                                           fwft_sfifo_w72_d512_fifo_generator_v13_2_3_HD14097 |         64 |         64 |       0 |    0 |     69 |      1 |      0 |            0 |
|               inst_fifo_gen                                      |                                     fwft_sfifo_w72_d512_fifo_generator_v13_2_3_synth_HD14098 |         64 |         64 |       0 |    0 |     69 |      1 |      0 |            0 |
|                 gconvfifo.rf                                     |                                               fwft_sfifo_w72_d512_fifo_generator_top_HD14099 |         64 |         64 |       0 |    0 |     69 |      1 |      0 |            0 |
|           U4                                                     |                                                                              sync_reset__395 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                     |                                                                       fastrd2_misc_flags_gen |          3 |          3 |       0 |    0 |     65 |      0 |      0 |            0 |
|           U8                                                     |                                                                       fastrd2_area_mem_ctler |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|             (U8)                                                 |                                                                       fastrd2_area_mem_ctler |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__391 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U9                                                     |                                                                       fastrd2_imm_flags_tool |          6 |          6 |       0 |    0 |    130 |      0 |      0 |            0 |
|             (U9)                                                 |                                                                       fastrd2_imm_flags_tool |          6 |          6 |       0 |    0 |    128 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__390 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                                                         fastrd2_clk_area_gen |        100 |         66 |       0 |   34 |    156 |      0 |      0 |            0 |
|           (U7)                                                   |                                                                         fastrd2_clk_area_gen |        100 |         66 |       0 |   34 |    154 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__389 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U6                                                           |                                                                               fpa_status_gen |        322 |        322 |       0 |    0 |     92 |      0 |      0 |            0 |
|       (U6)                                                       |                                                                               fpa_status_gen |        322 |        322 |       0 |    0 |     86 |      0 |      0 |            0 |
|       U1A                                                        |                                                                              sync_reset__387 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                                                              sync_reset__388 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                        |                                                                              double_sync__94 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U7                                                           |                                                                          frm_in_progress_gen |         13 |         13 |       0 |    0 |     16 |      0 |      0 |            0 |
|       (U7)                                                       |                                                                          frm_in_progress_gen |         13 |         13 |       0 |    0 |     12 |      0 |      0 |            0 |
|       U1                                                         |                                                                              sync_reset__386 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                              double_sync__93 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U8                                                           |                                                                          fpa_watchdog_module |        275 |        275 |       0 |    0 |    526 |      0 |      0 |            0 |
|       (U8)                                                       |                                                                          fpa_watchdog_module |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                                              edge_counter__1 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U1)                                                     |                                                                              edge_counter__1 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                                                              sync_reset__432 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                             double_sync__119 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                        |                                                                              edge_counter__2 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U10)                                                    |                                                                              edge_counter__2 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                                                              sync_reset__433 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                             double_sync__120 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                                              edge_counter__3 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U2)                                                     |                                                                              edge_counter__3 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                                                              sync_reset__434 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                             double_sync__121 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                                        |                                                                             double_sync__104 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                                        |                                                                             double_sync__105 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                                              edge_counter__4 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U3)                                                     |                                                                              edge_counter__4 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                                                              sync_reset__435 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                             double_sync__122 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                                         fpa_data_cnt_min_max |         44 |         44 |       0 |    0 |    137 |      0 |      0 |            0 |
|         U1                                                       |                                                                                 fpa_data_cnt |          4 |          4 |       0 |    0 |     41 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                                 fpa_data_cnt |          4 |          4 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__417 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                             fpa_min_max_ctrl |         40 |         40 |       0 |    0 |     96 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                             fpa_min_max_ctrl |         40 |         40 |       0 |    0 |     94 |      0 |      0 |            0 |
|           U1A                                                    |                                                                              sync_reset__416 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                         |                                                                                 edge_counter |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U5)                                                     |                                                                                 edge_counter |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                                                              sync_reset__415 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                             double_sync__103 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                                                                   trig_delay |        109 |        109 |       0 |    0 |    141 |      0 |      0 |            0 |
|         (U7)                                                     |                                                                                   trig_delay |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                            delay_measurement |         10 |         10 |       0 |    0 |     71 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                            delay_measurement |          8 |          8 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__413 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                                              gh_edge_det__17 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U3                                                     |                                                                                  gh_edge_det |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U3                                                       |                                                                              sync_reset__414 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                                 min_max_ctrl |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                                 min_max_ctrl |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                              sync_reset__410 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                                         |                                                                                  trig_period |        105 |        105 |       0 |    0 |    139 |      0 |      0 |            0 |
|         (U8)                                                     |                                                                                  trig_period |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                              period_duration |          6 |          6 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U1)                                                   |                                                                              period_duration |          6 |          6 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__411 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                              sync_reset__412 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                             min_max_ctrl__10 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                                   |                                                                             min_max_ctrl__10 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                                                              sync_reset__431 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U9                                                           |                                                                      afpa_data_ctrl_16chn_v2 |      17142 |      15968 |       0 | 1174 |  26547 |     11 |     32 |          248 |
|       ID_A                                                       |                                                                             afpa_dval_gen_v2 |        526 |        526 |       0 |    0 |    485 |      0 |      1 |            0 |
|         U2                                                       |                                                                             afpa_flow_mux__3 |        102 |        102 |       0 |    0 |    107 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                             afpa_flow_mux__3 |        102 |        102 |       0 |    0 |    101 |      0 |      0 |            0 |
|           U0A                                                    |                                                                              sync_reset__309 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                                                              double_sync__77 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                    |                                                                              double_sync__78 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                                           afpa_diag_data_gen |        424 |        424 |       0 |    0 |    378 |      0 |      1 |            0 |
|           (U4)                                                   |                                                                           afpa_diag_data_gen |        107 |        107 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__326 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0A                                                    |                                                                              double_sync__82 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                                                              double_sync__87 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                                     |                                                                         fpa_diag_line_gen__9 |         63 |         63 |       0 |    0 |     46 |      0 |      0 |            0 |
|             (U1[0].diag_line_ii)                                 |                                                                         fpa_diag_line_gen__9 |         63 |         63 |       0 |    0 |     44 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__321 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                                     |                                                                        fpa_diag_line_gen__10 |         60 |         60 |       0 |    0 |     42 |      0 |      0 |            0 |
|             (U1[1].diag_line_ii)                                 |                                                                        fpa_diag_line_gen__10 |         60 |         60 |       0 |    0 |     40 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__322 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                                     |                                                                        fpa_diag_line_gen__11 |         60 |         60 |       0 |    0 |     41 |      0 |      0 |            0 |
|             (U1[2].diag_line_ii)                                 |                                                                        fpa_diag_line_gen__11 |         60 |         60 |       0 |    0 |     39 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__323 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                                     |                                                                        fpa_diag_line_gen__12 |         63 |         63 |       0 |    0 |     42 |      0 |      0 |            0 |
|             (U1[3].diag_line_ii)                                 |                                                                        fpa_diag_line_gen__12 |         63 |         63 |       0 |    0 |     40 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__307 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                              Clk_Divider__parameterized16__3 |         42 |         42 |       0 |    0 |     30 |      0 |      0 |            0 |
|           Ue                                                     |                                                                            fwft_sfifo_w3_d16 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U0                                                   |                                                     fwft_sfifo_w3_d16_fifo_generator_v13_2_3 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                               fwft_sfifo_w3_d16_fifo_generator_v13_2_3_synth |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                                         fwft_sfifo_w3_d16_fifo_generator_top |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|           UgenB.UCa                                              |                                                               Clk_Divider__parameterized8__3 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|       ID_B                                                       |                                                             afpa_dval_gen_v2__parameterized1 |        528 |        528 |       0 |    0 |    484 |      0 |      1 |            0 |
|         U2                                                       |                                                                                afpa_flow_mux |        102 |        102 |       0 |    0 |    107 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                                afpa_flow_mux |        102 |        102 |       0 |    0 |    101 |      0 |      0 |            0 |
|           U0A                                                    |                                                                              sync_reset__342 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                                                              double_sync__90 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                    |                                                                              double_sync__91 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                           afpa_diag_data_gen__parameterized1 |        426 |        426 |       0 |    0 |    377 |      0 |      1 |            0 |
|           (U4)                                                   |                                                           afpa_diag_data_gen__parameterized1 |        106 |        106 |       0 |    0 |    134 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__341 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0A                                                    |                                                                              double_sync__88 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                                                              double_sync__89 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                                     |                                                                        fpa_diag_line_gen__13 |         64 |         64 |       0 |    0 |     46 |      0 |      0 |            0 |
|             (U1[0].diag_line_ii)                                 |                                                                        fpa_diag_line_gen__13 |         64 |         64 |       0 |    0 |     44 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__356 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                                     |                                                                        fpa_diag_line_gen__14 |         62 |         62 |       0 |    0 |     42 |      0 |      0 |            0 |
|             (U1[1].diag_line_ii)                                 |                                                                        fpa_diag_line_gen__14 |         62 |         62 |       0 |    0 |     40 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__357 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                                     |                                                                        fpa_diag_line_gen__15 |         61 |         61 |       0 |    0 |     41 |      0 |      0 |            0 |
|             (U1[2].diag_line_ii)                                 |                                                                        fpa_diag_line_gen__15 |         61 |         61 |       0 |    0 |     39 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__358 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                                     |                                                                            fpa_diag_line_gen |         61 |         61 |       0 |    0 |     42 |      0 |      0 |            0 |
|             (U1[3].diag_line_ii)                                 |                                                                            fpa_diag_line_gen |         61 |         61 |       0 |    0 |     40 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__340 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                                 Clk_Divider__parameterized16 |         42 |         42 |       0 |    0 |     30 |      0 |      0 |            0 |
|           Ue                                                     |                                                                    fwft_sfifo_w3_d16_HD13888 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U0                                                   |                                             fwft_sfifo_w3_d16_fifo_generator_v13_2_3_HD13889 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                       fwft_sfifo_w3_d16_fifo_generator_v13_2_3_synth_HD13890 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                                 fwft_sfifo_w3_d16_fifo_generator_top_HD13891 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|           UgenB.UCa                                              |                                                               Clk_Divider__parameterized8__4 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|       ID_C                                                       |                                                             afpa_dval_gen_v2__parameterized3 |        532 |        532 |       0 |    0 |    484 |      0 |      1 |            0 |
|         U2                                                       |                                                                             afpa_flow_mux__2 |        102 |        102 |       0 |    0 |    107 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                             afpa_flow_mux__2 |        102 |        102 |       0 |    0 |    101 |      0 |      0 |            0 |
|           U0A                                                    |                                                                              sync_reset__325 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                                                              double_sync__86 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                    |                                                                              double_sync__85 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                           afpa_diag_data_gen__parameterized3 |        430 |        430 |       0 |    0 |    377 |      0 |      1 |            0 |
|           (U4)                                                   |                                                           afpa_diag_data_gen__parameterized3 |        106 |        106 |       0 |    0 |    134 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__310 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0A                                                    |                                                                              double_sync__79 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                                                              double_sync__80 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                                     |                                                                         fpa_diag_line_gen__5 |         65 |         65 |       0 |    0 |     46 |      0 |      0 |            0 |
|             (U1[0].diag_line_ii)                                 |                                                                         fpa_diag_line_gen__5 |         65 |         65 |       0 |    0 |     44 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__317 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                                     |                                                                         fpa_diag_line_gen__6 |         63 |         63 |       0 |    0 |     42 |      0 |      0 |            0 |
|             (U1[1].diag_line_ii)                                 |                                                                         fpa_diag_line_gen__6 |         63 |         63 |       0 |    0 |     40 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__318 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                                     |                                                                         fpa_diag_line_gen__7 |         60 |         60 |       0 |    0 |     41 |      0 |      0 |            0 |
|             (U1[2].diag_line_ii)                                 |                                                                         fpa_diag_line_gen__7 |         60 |         60 |       0 |    0 |     39 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__319 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                                     |                                                                         fpa_diag_line_gen__8 |         64 |         64 |       0 |    0 |     42 |      0 |      0 |            0 |
|             (U1[3].diag_line_ii)                                 |                                                                         fpa_diag_line_gen__8 |         64 |         64 |       0 |    0 |     40 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__320 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                              Clk_Divider__parameterized16__2 |         42 |         42 |       0 |    0 |     30 |      0 |      0 |            0 |
|           Ue                                                     |                                                                    fwft_sfifo_w3_d16_HD13908 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U0                                                   |                                             fwft_sfifo_w3_d16_fifo_generator_v13_2_3_HD13909 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                       fwft_sfifo_w3_d16_fifo_generator_v13_2_3_synth_HD13910 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                                 fwft_sfifo_w3_d16_fifo_generator_top_HD13911 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|           UgenB.UCa                                              |                                                               Clk_Divider__parameterized8__2 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|       ID_D                                                       |                                                             afpa_dval_gen_v2__parameterized5 |        532 |        532 |       0 |    0 |    484 |      0 |      1 |            0 |
|         U2                                                       |                                                                             afpa_flow_mux__1 |        102 |        102 |       0 |    0 |    107 |      0 |      0 |            0 |
|           (U2)                                                   |                                                                             afpa_flow_mux__1 |        102 |        102 |       0 |    0 |    101 |      0 |      0 |            0 |
|           U0A                                                    |                                                                              sync_reset__324 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                                                              double_sync__84 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                    |                                                                              double_sync__83 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                           afpa_diag_data_gen__parameterized5 |        430 |        430 |       0 |    0 |    377 |      0 |      1 |            0 |
|           (U4)                                                   |                                                           afpa_diag_data_gen__parameterized5 |        106 |        106 |       0 |    0 |    134 |      0 |      0 |            0 |
|           U0                                                     |                                                                              sync_reset__308 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0A                                                    |                                                                              double_sync__75 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                                                              double_sync__76 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                                     |                                                                         fpa_diag_line_gen__1 |         66 |         66 |       0 |    0 |     46 |      0 |      0 |            0 |
|             (U1[0].diag_line_ii)                                 |                                                                         fpa_diag_line_gen__1 |         66 |         66 |       0 |    0 |     44 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__313 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                                     |                                                                         fpa_diag_line_gen__2 |         61 |         61 |       0 |    0 |     42 |      0 |      0 |            0 |
|             (U1[1].diag_line_ii)                                 |                                                                         fpa_diag_line_gen__2 |         61 |         61 |       0 |    0 |     40 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__314 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                                     |                                                                         fpa_diag_line_gen__3 |         62 |         62 |       0 |    0 |     41 |      0 |      0 |            0 |
|             (U1[2].diag_line_ii)                                 |                                                                         fpa_diag_line_gen__3 |         62 |         62 |       0 |    0 |     39 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__315 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                                     |                                                                         fpa_diag_line_gen__4 |         64 |         64 |       0 |    0 |     42 |      0 |      0 |            0 |
|             (U1[3].diag_line_ii)                                 |                                                                         fpa_diag_line_gen__4 |         64 |         64 |       0 |    0 |     40 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__316 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                                              Clk_Divider__parameterized16__1 |         42 |         42 |       0 |    0 |     30 |      0 |      0 |            0 |
|           Ue                                                     |                                                                    fwft_sfifo_w3_d16_HD13928 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U0                                                   |                                             fwft_sfifo_w3_d16_fifo_generator_v13_2_3_HD13929 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|               inst_fifo_gen                                      |                                       fwft_sfifo_w3_d16_fifo_generator_v13_2_3_synth_HD13930 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 gconvfifo.rf                                     |                                                 fwft_sfifo_w3_d16_fifo_generator_top_HD13931 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|           UgenB.UCa                                              |                                                               Clk_Divider__parameterized8__1 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U1                                                         |                                                            afpa_analog_chain_corr__xdcDup__1 |       3373 |       3085 |       0 |  288 |   5477 |      0 |      4 |           60 |
|         g0.U1                                                    |                                                                        afpa_elec_ref_proc__4 |        350 |        350 |       0 |    0 |    258 |      0 |      0 |            8 |
|           U1                                                     |                                                                        afpa_elec_ref_calc__4 |        318 |        318 |       0 |    0 |    179 |      0 |      0 |            8 |
|             (U1)                                                 |                                                                        afpa_elec_ref_calc__4 |        318 |        318 |       0 |    0 |    177 |      0 |      0 |            8 |
|             sync_reset_map                                       |                                                                              sync_reset__306 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                     |                                                                      afpa_elec_ref_ctrler__4 |         32 |         32 |       0 |    0 |     79 |      0 |      0 |            0 |
|             (U7)                                                 |                                                                      afpa_elec_ref_ctrler__4 |         32 |         32 |       0 |    0 |     77 |      0 |      0 |            0 |
|             sync_reset_map                                       |                                                                              sync_reset__305 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U2                                                    |                                                        afpa_elec_ref_proc__parameterized1__4 |        348 |        348 |       0 |    0 |    257 |      0 |      0 |            8 |
|           U1                                                     |                                                        afpa_elec_ref_calc__parameterized1__4 |        316 |        316 |       0 |    0 |    178 |      0 |      0 |            8 |
|             (U1)                                                 |                                                        afpa_elec_ref_calc__parameterized1__4 |        316 |        316 |       0 |    0 |    176 |      0 |      0 |            8 |
|             sync_reset_map                                       |                                                                              sync_reset__304 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                     |                                                      afpa_elec_ref_ctrler__parameterized1__4 |         32 |         32 |       0 |    0 |     79 |      0 |      0 |            0 |
|             (U7)                                                 |                                                      afpa_elec_ref_ctrler__parameterized1__4 |         32 |         32 |       0 |    0 |     77 |      0 |      0 |            0 |
|             sync_reset_map                                       |                                                                              sync_reset__303 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U3                                                    |                                                                        afpa_quad_subtract__4 |        147 |        147 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U3)                                                |                                                                        afpa_quad_subtract__4 |        147 |        147 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__312 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U4                                                    |                                                                     afpa_quad_div__xdcDup__1 |       2086 |       1798 |       0 |  288 |   4578 |      0 |      4 |           40 |
|           (g0.U4)                                                |                                                                     afpa_quad_div__xdcDup__1 |         78 |         78 |       0 |    0 |     77 |      0 |      0 |            0 |
|           g0.U0                                                  |                                                        afpa_single_div_ip_wrapper__xdcDup__1 |        504 |        430 |       0 |   74 |   1130 |      0 |      1 |           10 |
|             UB                                                   |                                                                   afpa_single_div_ip_HD14570 |        504 |        430 |       0 |   74 |   1130 |      0 |      1 |           10 |
|               U0                                                 |                                                   afpa_single_div_ip_div_gen_v5_1_14_HD14571 |        504 |        430 |       0 |   74 |   1130 |      0 |      1 |           10 |
|                 i_synth                                          |                                               afpa_single_div_ip_div_gen_v5_1_14_viv_HD14572 |        504 |        430 |       0 |   74 |   1130 |      0 |      1 |           10 |
|           g0.U1                                                  |                                                        afpa_single_div_ip_wrapper__xdcDup__2 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|             UB                                                   |                                                                   afpa_single_div_ip_HD14714 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|               U0                                                 |                                                   afpa_single_div_ip_div_gen_v5_1_14_HD14715 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|                 i_synth                                          |                                               afpa_single_div_ip_div_gen_v5_1_14_viv_HD14716 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|           g0.U2                                                  |                                                        afpa_single_div_ip_wrapper__xdcDup__3 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|             UB                                                   |                                                                   afpa_single_div_ip_HD14858 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|               U0                                                 |                                                   afpa_single_div_ip_div_gen_v5_1_14_HD14859 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|                 i_synth                                          |                                               afpa_single_div_ip_div_gen_v5_1_14_viv_HD14860 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|           g0.U3                                                  |                                                        afpa_single_div_ip_wrapper__xdcDup__4 |        506 |        432 |       0 |   74 |   1131 |      0 |      1 |           10 |
|             UB                                                   |                                                                   afpa_single_div_ip_HD15002 |        506 |        432 |       0 |   74 |   1131 |      0 |      1 |           10 |
|               U0                                                 |                                                   afpa_single_div_ip_div_gen_v5_1_14_HD15003 |        506 |        432 |       0 |   74 |   1131 |      0 |      1 |           10 |
|                 i_synth                                          |                                               afpa_single_div_ip_div_gen_v5_1_14_viv_HD15004 |        506 |        432 |       0 |   74 |   1131 |      0 |      1 |           10 |
|         g0.U5                                                    |                                                                        afpa_quad_subtract__5 |        146 |        146 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (g0.U5)                                                |                                                                        afpa_quad_subtract__5 |        146 |        146 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__298 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U6                                                    |                                                                            afpa_quad_mult__4 |        147 |        147 |       0 |    0 |    151 |      0 |      0 |            4 |
|           (g0.U6)                                                |                                                                            afpa_quad_mult__4 |        147 |        147 |       0 |    0 |    149 |      0 |      0 |            4 |
|           U1                                                     |                                                                              sync_reset__297 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U7                                                    |                                                                             afpa_quad_add__4 |        147 |        147 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U7)                                                |                                                                             afpa_quad_add__4 |        147 |        147 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__296 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U8                                                    |                                                                         afpa_sample_demux__4 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U11                                                        |                                                            afpa_analog_chain_corr__xdcDup__2 |       3369 |       3080 |       0 |  289 |   5460 |      0 |      4 |           60 |
|         g0.U1                                                    |                                                                        afpa_elec_ref_proc__5 |        346 |        345 |       0 |    1 |    250 |      0 |      0 |            8 |
|           U1                                                     |                                                                        afpa_elec_ref_calc__5 |        314 |        313 |       0 |    1 |    171 |      0 |      0 |            8 |
|             (U1)                                                 |                                                                        afpa_elec_ref_calc__5 |        314 |        313 |       0 |    1 |    169 |      0 |      0 |            8 |
|             sync_reset_map                                       |                                                                              sync_reset__339 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                     |                                                                      afpa_elec_ref_ctrler__5 |         32 |         32 |       0 |    0 |     79 |      0 |      0 |            0 |
|             (U7)                                                 |                                                                      afpa_elec_ref_ctrler__5 |         32 |         32 |       0 |    0 |     77 |      0 |      0 |            0 |
|             sync_reset_map                                       |                                                                              sync_reset__337 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U2                                                    |                                                        afpa_elec_ref_proc__parameterized1__5 |        349 |        349 |       0 |    0 |    248 |      0 |      0 |            8 |
|           U1                                                     |                                                        afpa_elec_ref_calc__parameterized1__5 |        317 |        317 |       0 |    0 |    169 |      0 |      0 |            8 |
|             (U1)                                                 |                                                        afpa_elec_ref_calc__parameterized1__5 |        317 |        317 |       0 |    0 |    167 |      0 |      0 |            8 |
|             sync_reset_map                                       |                                                                              sync_reset__336 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                     |                                                      afpa_elec_ref_ctrler__parameterized1__5 |         32 |         32 |       0 |    0 |     79 |      0 |      0 |            0 |
|             (U7)                                                 |                                                      afpa_elec_ref_ctrler__parameterized1__5 |         32 |         32 |       0 |    0 |     77 |      0 |      0 |            0 |
|             sync_reset_map                                       |                                                                              sync_reset__335 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U3                                                    |                                                                        afpa_quad_subtract__6 |        147 |        147 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U3)                                                |                                                                        afpa_quad_subtract__6 |        147 |        147 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__338 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U4                                                    |                                                                     afpa_quad_div__xdcDup__2 |       2086 |       1798 |       0 |  288 |   4578 |      0 |      4 |           40 |
|           (g0.U4)                                                |                                                                     afpa_quad_div__xdcDup__2 |         78 |         78 |       0 |    0 |     77 |      0 |      0 |            0 |
|           g0.U0                                                  |                                                        afpa_single_div_ip_wrapper__xdcDup__5 |        504 |        430 |       0 |   74 |   1130 |      0 |      1 |           10 |
|             UB                                                   |                                                                   afpa_single_div_ip_HD15146 |        504 |        430 |       0 |   74 |   1130 |      0 |      1 |           10 |
|               U0                                                 |                                                   afpa_single_div_ip_div_gen_v5_1_14_HD15147 |        504 |        430 |       0 |   74 |   1130 |      0 |      1 |           10 |
|                 i_synth                                          |                                               afpa_single_div_ip_div_gen_v5_1_14_viv_HD15148 |        504 |        430 |       0 |   74 |   1130 |      0 |      1 |           10 |
|           g0.U1                                                  |                                                        afpa_single_div_ip_wrapper__xdcDup__6 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|             UB                                                   |                                                                   afpa_single_div_ip_HD15290 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|               U0                                                 |                                                   afpa_single_div_ip_div_gen_v5_1_14_HD15291 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|                 i_synth                                          |                                               afpa_single_div_ip_div_gen_v5_1_14_viv_HD15292 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|           g0.U2                                                  |                                                        afpa_single_div_ip_wrapper__xdcDup__7 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|             UB                                                   |                                                                   afpa_single_div_ip_HD15434 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|               U0                                                 |                                                   afpa_single_div_ip_div_gen_v5_1_14_HD15435 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|                 i_synth                                          |                                               afpa_single_div_ip_div_gen_v5_1_14_viv_HD15436 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|           g0.U3                                                  |                                                        afpa_single_div_ip_wrapper__xdcDup__8 |        506 |        432 |       0 |   74 |   1131 |      0 |      1 |           10 |
|             UB                                                   |                                                                   afpa_single_div_ip_HD15578 |        506 |        432 |       0 |   74 |   1131 |      0 |      1 |           10 |
|               U0                                                 |                                                   afpa_single_div_ip_div_gen_v5_1_14_HD15579 |        506 |        432 |       0 |   74 |   1131 |      0 |      1 |           10 |
|                 i_synth                                          |                                               afpa_single_div_ip_div_gen_v5_1_14_viv_HD15580 |        506 |        432 |       0 |   74 |   1131 |      0 |      1 |           10 |
|         g0.U5                                                    |                                                                        afpa_quad_subtract__7 |        146 |        146 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (g0.U5)                                                |                                                                        afpa_quad_subtract__7 |        146 |        146 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__330 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U6                                                    |                                                                            afpa_quad_mult__5 |        147 |        147 |       0 |    0 |    151 |      0 |      0 |            4 |
|           (g0.U6)                                                |                                                                            afpa_quad_mult__5 |        147 |        147 |       0 |    0 |    149 |      0 |      0 |            4 |
|           U1                                                     |                                                                              sync_reset__329 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U7                                                    |                                                                             afpa_quad_add__5 |        147 |        147 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U7)                                                |                                                                             afpa_quad_add__5 |        147 |        147 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__328 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U8                                                    |                                                                         afpa_sample_demux__5 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                        |                                                            afpa_analog_chain_corr__xdcDup__3 |       3373 |       3086 |       0 |  287 |   5460 |      0 |      4 |           60 |
|         g0.U1                                                    |                                                                           afpa_elec_ref_proc |        351 |        350 |       0 |    1 |    250 |      0 |      0 |            8 |
|           U1                                                     |                                                                           afpa_elec_ref_calc |        319 |        318 |       0 |    1 |    171 |      0 |      0 |            8 |
|             (U1)                                                 |                                                                           afpa_elec_ref_calc |        319 |        318 |       0 |    1 |    169 |      0 |      0 |            8 |
|             sync_reset_map                                       |                                                                              sync_reset__380 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                     |                                                                         afpa_elec_ref_ctrler |         32 |         32 |       0 |    0 |     79 |      0 |      0 |            0 |
|             (U7)                                                 |                                                                         afpa_elec_ref_ctrler |         32 |         32 |       0 |    0 |     77 |      0 |      0 |            0 |
|             sync_reset_map                                       |                                                                              sync_reset__379 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U2                                                    |                                                           afpa_elec_ref_proc__parameterized1 |        349 |        349 |       0 |    0 |    248 |      0 |      0 |            8 |
|           U1                                                     |                                                           afpa_elec_ref_calc__parameterized1 |        317 |        317 |       0 |    0 |    169 |      0 |      0 |            8 |
|             (U1)                                                 |                                                           afpa_elec_ref_calc__parameterized1 |        317 |        317 |       0 |    0 |    167 |      0 |      0 |            8 |
|             sync_reset_map                                       |                                                                              sync_reset__378 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                     |                                                         afpa_elec_ref_ctrler__parameterized1 |         32 |         32 |       0 |    0 |     79 |      0 |      0 |            0 |
|             (U7)                                                 |                                                         afpa_elec_ref_ctrler__parameterized1 |         32 |         32 |       0 |    0 |     77 |      0 |      0 |            0 |
|             sync_reset_map                                       |                                                                              sync_reset__377 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U3                                                    |                                                                       afpa_quad_subtract__11 |        147 |        147 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U3)                                                |                                                                       afpa_quad_subtract__11 |        147 |        147 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__383 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U4                                                    |                                                                     afpa_quad_div__xdcDup__3 |       2084 |       1798 |       0 |  286 |   4578 |      0 |      4 |           40 |
|           (g0.U4)                                                |                                                                     afpa_quad_div__xdcDup__3 |         78 |         78 |       0 |    0 |     77 |      0 |      0 |            0 |
|           g0.U0                                                  |                                                        afpa_single_div_ip_wrapper__xdcDup__9 |        504 |        430 |       0 |   74 |   1130 |      0 |      1 |           10 |
|             UB                                                   |                                                                   afpa_single_div_ip_HD16154 |        504 |        430 |       0 |   74 |   1130 |      0 |      1 |           10 |
|               U0                                                 |                                                   afpa_single_div_ip_div_gen_v5_1_14_HD16155 |        504 |        430 |       0 |   74 |   1130 |      0 |      1 |           10 |
|                 i_synth                                          |                                               afpa_single_div_ip_div_gen_v5_1_14_viv_HD16156 |        504 |        430 |       0 |   74 |   1130 |      0 |      1 |           10 |
|           g0.U1                                                  |                                                       afpa_single_div_ip_wrapper__xdcDup__10 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|             UB                                                   |                                                                   afpa_single_div_ip_HD15722 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|               U0                                                 |                                                   afpa_single_div_ip_div_gen_v5_1_14_HD15723 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|                 i_synth                                          |                                               afpa_single_div_ip_div_gen_v5_1_14_viv_HD15724 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|           g0.U2                                                  |                                                       afpa_single_div_ip_wrapper__xdcDup__11 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|             UB                                                   |                                                                   afpa_single_div_ip_HD15866 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|               U0                                                 |                                                   afpa_single_div_ip_div_gen_v5_1_14_HD15867 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|                 i_synth                                          |                                               afpa_single_div_ip_div_gen_v5_1_14_viv_HD15868 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|           g0.U3                                                  |                                                       afpa_single_div_ip_wrapper__xdcDup__12 |        504 |        432 |       0 |   72 |   1131 |      0 |      1 |           10 |
|             UB                                                   |                                                                   afpa_single_div_ip_HD16010 |        504 |        432 |       0 |   72 |   1131 |      0 |      1 |           10 |
|               U0                                                 |                                                   afpa_single_div_ip_div_gen_v5_1_14_HD16011 |        504 |        432 |       0 |   72 |   1131 |      0 |      1 |           10 |
|                 i_synth                                          |                                               afpa_single_div_ip_div_gen_v5_1_14_viv_HD16012 |        504 |        432 |       0 |   72 |   1131 |      0 |      1 |           10 |
|         g0.U5                                                    |                                                                           afpa_quad_subtract |        146 |        146 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (g0.U5)                                                |                                                                           afpa_quad_subtract |        146 |        146 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__363 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U6                                                    |                                                                               afpa_quad_mult |        147 |        147 |       0 |    0 |    151 |      0 |      0 |            4 |
|           (g0.U6)                                                |                                                                               afpa_quad_mult |        147 |        147 |       0 |    0 |    149 |      0 |      0 |            4 |
|           U1                                                     |                                                                              sync_reset__372 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U7                                                    |                                                                                afpa_quad_add |        147 |        147 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U7)                                                |                                                                                afpa_quad_add |        147 |        147 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__366 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U8                                                    |                                                                            afpa_sample_demux |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U13                                                        |                                                              afpa_data_dispatcher__xdcDup__1 |        100 |         95 |       0 |    5 |    275 |      1 |      1 |            0 |
|         (U13)                                                    |                                                              afpa_data_dispatcher__xdcDup__1 |          9 |          7 |       0 |    2 |     72 |      0 |      0 |            0 |
|         U0B                                                      |                                                                              sync_reset__293 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0C                                                      |                                                                              double_sync__73 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                  fwft_afifo_w96_d128_HD16301 |         66 |         63 |       0 |    3 |    171 |      1 |      1 |            0 |
|           U0                                                     |                                           fwft_afifo_w96_d128_fifo_generator_v13_2_3_HD16302 |         66 |         63 |       0 |    3 |    171 |      1 |      1 |            0 |
|             inst_fifo_gen                                        |                                     fwft_afifo_w96_d128_fifo_generator_v13_2_3_synth_HD16303 |         66 |         63 |       0 |    3 |    171 |      1 |      1 |            0 |
|               gconvfifo.rf                                       |                                               fwft_afifo_w96_d128_fifo_generator_top_HD16304 |         66 |         63 |       0 |    3 |    171 |      1 |      1 |            0 |
|                 grf.rf                                           |                                           fwft_afifo_w96_d128_fifo_generator_ramfifo_HD16305 |         66 |         63 |       0 |    3 |    171 |      1 |      1 |            0 |
|         U2                                                       |                                                                   fwft_sfifo_w72_d16_HD16394 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|           U0                                                     |                                            fwft_sfifo_w72_d16_fifo_generator_v13_2_3_HD16395 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|             inst_fifo_gen                                        |                                      fwft_sfifo_w72_d16_fifo_generator_v13_2_3_synth_HD16396 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|               gconvfifo.rf                                       |                                                fwft_sfifo_w72_d16_fifo_generator_top_HD16397 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|                 grf.rf                                           |                                            fwft_sfifo_w72_d16_fifo_generator_ramfifo_HD16398 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|       U14                                                        |                                                              afpa_data_dispatcher__xdcDup__2 |        100 |         95 |       0 |    5 |    275 |      1 |      1 |            0 |
|         (U14)                                                    |                                                              afpa_data_dispatcher__xdcDup__2 |          9 |          7 |       0 |    2 |     72 |      0 |      0 |            0 |
|         U0B                                                      |                                                                              sync_reset__294 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0C                                                      |                                                                              double_sync__74 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                  fwft_afifo_w96_d128_HD16331 |         66 |         63 |       0 |    3 |    171 |      1 |      1 |            0 |
|           U0                                                     |                                           fwft_afifo_w96_d128_fifo_generator_v13_2_3_HD16332 |         66 |         63 |       0 |    3 |    171 |      1 |      1 |            0 |
|             inst_fifo_gen                                        |                                     fwft_afifo_w96_d128_fifo_generator_v13_2_3_synth_HD16333 |         66 |         63 |       0 |    3 |    171 |      1 |      1 |            0 |
|               gconvfifo.rf                                       |                                               fwft_afifo_w96_d128_fifo_generator_top_HD16334 |         66 |         63 |       0 |    3 |    171 |      1 |      1 |            0 |
|                 grf.rf                                           |                                           fwft_afifo_w96_d128_fifo_generator_ramfifo_HD16335 |         66 |         63 |       0 |    3 |    171 |      1 |      1 |            0 |
|         U2                                                       |                                                                   fwft_sfifo_w72_d16_HD16414 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|           U0                                                     |                                            fwft_sfifo_w72_d16_fifo_generator_v13_2_3_HD16415 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|             inst_fifo_gen                                        |                                      fwft_sfifo_w72_d16_fifo_generator_v13_2_3_synth_HD16416 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|               gconvfifo.rf                                       |                                                fwft_sfifo_w72_d16_fifo_generator_top_HD16417 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|                 grf.rf                                           |                                            fwft_sfifo_w72_d16_fifo_generator_ramfifo_HD16418 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|       U15                                                        |                                                                     afpa_readout_flags_delay |        143 |        143 |       0 |    0 |    202 |      0 |      2 |            0 |
|         (U15)                                                    |                                                                     afpa_readout_flags_delay |         55 |         55 |       0 |    0 |     94 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__343 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                                                          fwft_sfifo_w32_d256 |         44 |         44 |       0 |    0 |     53 |      0 |      1 |            0 |
|           U0                                                     |                                                   fwft_sfifo_w32_d256_fifo_generator_v13_2_3 |         44 |         44 |       0 |    0 |     53 |      0 |      1 |            0 |
|             inst_fifo_gen                                        |                                             fwft_sfifo_w32_d256_fifo_generator_v13_2_3_synth |         44 |         44 |       0 |    0 |     53 |      0 |      1 |            0 |
|               gconvfifo.rf                                       |                                                       fwft_sfifo_w32_d256_fifo_generator_top |         44 |         44 |       0 |    0 |     53 |      0 |      1 |            0 |
|                 grf.rf                                           |                                                   fwft_sfifo_w32_d256_fifo_generator_ramfifo |         44 |         44 |       0 |    0 |     53 |      0 |      1 |            0 |
|         g1.U5                                                    |                                                                  fwft_sfifo_w32_d256_HD16455 |         44 |         44 |       0 |    0 |     53 |      0 |      1 |            0 |
|           U0                                                     |                                           fwft_sfifo_w32_d256_fifo_generator_v13_2_3_HD16456 |         44 |         44 |       0 |    0 |     53 |      0 |      1 |            0 |
|             inst_fifo_gen                                        |                                     fwft_sfifo_w32_d256_fifo_generator_v13_2_3_synth_HD16457 |         44 |         44 |       0 |    0 |     53 |      0 |      1 |            0 |
|               gconvfifo.rf                                       |                                               fwft_sfifo_w32_d256_fifo_generator_top_HD16458 |         44 |         44 |       0 |    0 |     53 |      0 |      1 |            0 |
|                 grf.rf                                           |                                           fwft_sfifo_w32_d256_fifo_generator_ramfifo_HD16459 |         44 |         44 |       0 |    0 |     53 |      0 |      1 |            0 |
|       U17                                                        |                                                         afpa_chn_diversity_ctrler__xdcDup__1 |        160 |        160 |       0 |    0 |    170 |      2 |      2 |            0 |
|         (U17)                                                    |                                                         afpa_chn_diversity_ctrler__xdcDup__1 |         81 |         81 |       0 |    0 |     80 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__385 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                      |                                                                  fwft_sfifo_w76_d256_HD16502 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U0                                                     |                                           fwft_sfifo_w76_d256_fifo_generator_v13_2_3_HD16503 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|             inst_fifo_gen                                        |                                     fwft_sfifo_w76_d256_fifo_generator_v13_2_3_synth_HD16504 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|               gconvfifo.rf                                       |                                               fwft_sfifo_w76_d256_fifo_generator_top_HD16505 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|                 grf.rf                                           |                                           fwft_sfifo_w76_d256_fifo_generator_ramfifo_HD16506 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|         U2B                                                      |                                                                  fwft_sfifo_w76_d256_HD16524 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U0                                                     |                                           fwft_sfifo_w76_d256_fifo_generator_v13_2_3_HD16525 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|             inst_fifo_gen                                        |                                     fwft_sfifo_w76_d256_fifo_generator_v13_2_3_synth_HD16526 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|               gconvfifo.rf                                       |                                               fwft_sfifo_w76_d256_fifo_generator_top_HD16527 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|                 grf.rf                                           |                                           fwft_sfifo_w76_d256_fifo_generator_ramfifo_HD16528 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|       U18                                                        |                                                              afpa_data_dispatcher__xdcDup__3 |        213 |        207 |       0 |    6 |    676 |      2 |      1 |            4 |
|         (U18)                                                    |                                                              afpa_data_dispatcher__xdcDup__3 |        122 |        119 |       0 |    3 |    471 |      0 |      0 |            4 |
|         U0B                                                      |                                                                              sync_reset__311 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0C                                                      |                                                                              double_sync__81 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                  fwft_afifo_w96_d128_HD16361 |         66 |         63 |       0 |    3 |    172 |      1 |      1 |            0 |
|           U0                                                     |                                           fwft_afifo_w96_d128_fifo_generator_v13_2_3_HD16362 |         66 |         63 |       0 |    3 |    172 |      1 |      1 |            0 |
|             inst_fifo_gen                                        |                                     fwft_afifo_w96_d128_fifo_generator_v13_2_3_synth_HD16363 |         66 |         63 |       0 |    3 |    172 |      1 |      1 |            0 |
|               gconvfifo.rf                                       |                                               fwft_afifo_w96_d128_fifo_generator_top_HD16364 |         66 |         63 |       0 |    3 |    172 |      1 |      1 |            0 |
|                 grf.rf                                           |                                           fwft_afifo_w96_d128_fifo_generator_ramfifo_HD16365 |         66 |         63 |       0 |    3 |    172 |      1 |      1 |            0 |
|         U2                                                       |                                                                   fwft_sfifo_w72_d16_HD16434 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|           U0                                                     |                                            fwft_sfifo_w72_d16_fifo_generator_v13_2_3_HD16435 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|             inst_fifo_gen                                        |                                      fwft_sfifo_w72_d16_fifo_generator_v13_2_3_synth_HD16436 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|               gconvfifo.rf                                       |                                                fwft_sfifo_w72_d16_fifo_generator_top_HD16437 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|                 grf.rf                                           |                                            fwft_sfifo_w72_d16_fifo_generator_ramfifo_HD16438 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|       U19                                                        |                                                         afpa_chn_diversity_ctrler__xdcDup__2 |        159 |        159 |       0 |    0 |    169 |      2 |      2 |            0 |
|         (U19)                                                    |                                                         afpa_chn_diversity_ctrler__xdcDup__2 |         80 |         80 |       0 |    0 |     79 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__381 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                      |                                                                  fwft_sfifo_w76_d256_HD16546 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U0                                                     |                                           fwft_sfifo_w76_d256_fifo_generator_v13_2_3_HD16547 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|             inst_fifo_gen                                        |                                     fwft_sfifo_w76_d256_fifo_generator_v13_2_3_synth_HD16548 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|               gconvfifo.rf                                       |                                               fwft_sfifo_w76_d256_fifo_generator_top_HD16549 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|                 grf.rf                                           |                                           fwft_sfifo_w76_d256_fifo_generator_ramfifo_HD16550 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|         U2B                                                      |                                                                  fwft_sfifo_w76_d256_HD16568 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U0                                                     |                                           fwft_sfifo_w76_d256_fifo_generator_v13_2_3_HD16569 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|             inst_fifo_gen                                        |                                     fwft_sfifo_w76_d256_fifo_generator_v13_2_3_synth_HD16570 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|               gconvfifo.rf                                       |                                               fwft_sfifo_w76_d256_fifo_generator_top_HD16571 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|                 grf.rf                                           |                                           fwft_sfifo_w76_d256_fifo_generator_ramfifo_HD16572 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|       U2                                                         |                                                                       afpa_analog_chain_corr |       3375 |       3086 |       0 |  289 |   5460 |      0 |      4 |           60 |
|         g0.U1                                                    |                                                                        afpa_elec_ref_proc__6 |        351 |        350 |       0 |    1 |    250 |      0 |      0 |            8 |
|           U1                                                     |                                                                        afpa_elec_ref_calc__6 |        319 |        318 |       0 |    1 |    171 |      0 |      0 |            8 |
|             (U1)                                                 |                                                                        afpa_elec_ref_calc__6 |        319 |        318 |       0 |    1 |    169 |      0 |      0 |            8 |
|             sync_reset_map                                       |                                                                              sync_reset__360 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                     |                                                                      afpa_elec_ref_ctrler__6 |         32 |         32 |       0 |    0 |     79 |      0 |      0 |            0 |
|             (U7)                                                 |                                                                      afpa_elec_ref_ctrler__6 |         32 |         32 |       0 |    0 |     77 |      0 |      0 |            0 |
|             sync_reset_map                                       |                                                                              sync_reset__355 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U2                                                    |                                                        afpa_elec_ref_proc__parameterized1__6 |        350 |        350 |       0 |    0 |    248 |      0 |      0 |            8 |
|           U1                                                     |                                                        afpa_elec_ref_calc__parameterized1__6 |        318 |        318 |       0 |    0 |    169 |      0 |      0 |            8 |
|             (U1)                                                 |                                                        afpa_elec_ref_calc__parameterized1__6 |        318 |        318 |       0 |    0 |    167 |      0 |      0 |            8 |
|             sync_reset_map                                       |                                                                              sync_reset__354 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                     |                                                      afpa_elec_ref_ctrler__parameterized1__6 |         32 |         32 |       0 |    0 |     79 |      0 |      0 |            0 |
|             (U7)                                                 |                                                      afpa_elec_ref_ctrler__parameterized1__6 |         32 |         32 |       0 |    0 |     77 |      0 |      0 |            0 |
|             sync_reset_map                                       |                                                                              sync_reset__353 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U3                                                    |                                                                        afpa_quad_subtract__8 |        147 |        147 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U3)                                                |                                                                        afpa_quad_subtract__8 |        147 |        147 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__359 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U4                                                    |                                                                                afpa_quad_div |       2086 |       1798 |       0 |  288 |   4578 |      0 |      4 |           40 |
|           (g0.U4)                                                |                                                                                afpa_quad_div |         78 |         78 |       0 |    0 |     77 |      0 |      0 |            0 |
|           g0.U0                                                  |                                                       afpa_single_div_ip_wrapper__xdcDup__13 |        504 |        430 |       0 |   74 |   1130 |      0 |      1 |           10 |
|             UB                                                   |                                                                   afpa_single_div_ip_HD14138 |        504 |        430 |       0 |   74 |   1130 |      0 |      1 |           10 |
|               U0                                                 |                                                   afpa_single_div_ip_div_gen_v5_1_14_HD14139 |        504 |        430 |       0 |   74 |   1130 |      0 |      1 |           10 |
|                 i_synth                                          |                                               afpa_single_div_ip_div_gen_v5_1_14_viv_HD14140 |        504 |        430 |       0 |   74 |   1130 |      0 |      1 |           10 |
|           g0.U1                                                  |                                                       afpa_single_div_ip_wrapper__xdcDup__14 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|             UB                                                   |                                                                   afpa_single_div_ip_HD14282 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|               U0                                                 |                                                   afpa_single_div_ip_div_gen_v5_1_14_HD14283 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|                 i_synth                                          |                                               afpa_single_div_ip_div_gen_v5_1_14_viv_HD14284 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|           g0.U2                                                  |                                                       afpa_single_div_ip_wrapper__xdcDup__15 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|             UB                                                   |                                                                   afpa_single_div_ip_HD14426 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|               U0                                                 |                                                   afpa_single_div_ip_div_gen_v5_1_14_HD14427 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|                 i_synth                                          |                                               afpa_single_div_ip_div_gen_v5_1_14_viv_HD14428 |        499 |        429 |       0 |   70 |   1120 |      0 |      1 |           10 |
|           g0.U3                                                  |                                                                   afpa_single_div_ip_wrapper |        506 |        432 |       0 |   74 |   1131 |      0 |      1 |           10 |
|             UB                                                   |                                                                           afpa_single_div_ip |        506 |        432 |       0 |   74 |   1131 |      0 |      1 |           10 |
|               U0                                                 |                                                           afpa_single_div_ip_div_gen_v5_1_14 |        506 |        432 |       0 |   74 |   1131 |      0 |      1 |           10 |
|                 i_synth                                          |                                                       afpa_single_div_ip_div_gen_v5_1_14_viv |        506 |        432 |       0 |   74 |   1131 |      0 |      1 |           10 |
|         g0.U5                                                    |                                                                        afpa_quad_subtract__9 |        146 |        146 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (g0.U5)                                                |                                                                        afpa_quad_subtract__9 |        146 |        146 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__348 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U6                                                    |                                                                            afpa_quad_mult__6 |        147 |        147 |       0 |    0 |    151 |      0 |      0 |            4 |
|           (g0.U6)                                                |                                                                            afpa_quad_mult__6 |        147 |        147 |       0 |    0 |    149 |      0 |      0 |            4 |
|           U1                                                     |                                                                              sync_reset__347 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U7                                                    |                                                                             afpa_quad_add__6 |        147 |        147 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U7)                                                |                                                                             afpa_quad_add__6 |        147 |        147 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__346 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U8                                                    |                                                                         afpa_sample_demux__6 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U20                                                        |                                                                         afpa_saturation_ctrl |         14 |         14 |       0 |    0 |    136 |      0 |      0 |            0 |
|         U15                                                      |                                                                          afpa_low_saturation |          7 |          7 |       0 |    0 |     68 |      0 |      0 |            0 |
|           (U15)                                                  |                                                                          afpa_low_saturation |          7 |          7 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__370 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U16                                                      |                                                                         afpa_high_saturation |          7 |          7 |       0 |    0 |     68 |      0 |      0 |            0 |
|           (U16)                                                  |                                                                         afpa_high_saturation |          7 |          7 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__369 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U21                                                        |                                                                          afpa_dyn_range_ctrl |        244 |        244 |       0 |    0 |    172 |      0 |      0 |            4 |
|         g1.U1                                                    |                                                                            afpa_data_clipper |        110 |        110 |       0 |    0 |     92 |      0 |      0 |            0 |
|           (g1.U1)                                                |                                                                            afpa_data_clipper |        110 |        110 |       0 |    0 |     90 |      0 |      0 |            0 |
|           sync_reset_map                                         |                                                                              sync_reset__368 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g1.U2                                                    |                                                                             afpa_data_scaler |          3 |          3 |       0 |    0 |     10 |      0 |      0 |            4 |
|           (g1.U2)                                                |                                                                             afpa_data_scaler |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            4 |
|           sync_reset_map                                         |                                                                              sync_reset__367 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g1.U3                                                    |                                                                             afpa_quad_add__7 |        131 |        131 |       0 |    0 |     70 |      0 |      0 |            0 |
|           (g1.U3)                                                |                                                                             afpa_quad_add__7 |        131 |        131 |       0 |    0 |     68 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__384 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U22                                                        |                                                                             afpa_offset_corr |        150 |        150 |       0 |    0 |    233 |      0 |      0 |            0 |
|         g1.U1                                                    |                                                                                afpa_line_pos |          5 |          5 |       0 |    0 |     82 |      0 |      0 |            0 |
|           (g1.U1)                                                |                                                                                afpa_line_pos |          5 |          5 |       0 |    0 |     80 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__365 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g1.U2                                                    |                                                                        afpa_offset_corr_core |        145 |        145 |       0 |    0 |    151 |      0 |      0 |            0 |
|           (g1.U2)                                                |                                                                        afpa_offset_corr_core |         15 |         15 |       0 |    0 |     81 |      0 |      0 |            0 |
|           U1                                                     |                                                                              sync_reset__364 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                                                       afpa_quad_subtract__10 |        130 |        130 |       0 |    0 |     68 |      0 |      0 |            0 |
|             (U2)                                                 |                                                                       afpa_quad_subtract__10 |        130 |        130 |       0 |    0 |     66 |      0 |      0 |            0 |
|             U1                                                   |                                                                              sync_reset__382 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                                        |                                                                         afpa_data_dispatcher |         99 |         94 |       0 |    5 |    275 |      1 |      1 |            0 |
|         (U25)                                                    |                                                                         afpa_data_dispatcher |          8 |          6 |       0 |    2 |     72 |      0 |      0 |            0 |
|         U0B                                                      |                                                                              sync_reset__344 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0C                                                      |                                                                              double_sync__92 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                                                          fwft_afifo_w96_d128 |         66 |         63 |       0 |    3 |    171 |      1 |      1 |            0 |
|           U0                                                     |                                                   fwft_afifo_w96_d128_fifo_generator_v13_2_3 |         66 |         63 |       0 |    3 |    171 |      1 |      1 |            0 |
|             inst_fifo_gen                                        |                                             fwft_afifo_w96_d128_fifo_generator_v13_2_3_synth |         66 |         63 |       0 |    3 |    171 |      1 |      1 |            0 |
|               gconvfifo.rf                                       |                                                       fwft_afifo_w96_d128_fifo_generator_top |         66 |         63 |       0 |    3 |    171 |      1 |      1 |            0 |
|                 grf.rf                                           |                                                   fwft_afifo_w96_d128_fifo_generator_ramfifo |         66 |         63 |       0 |    3 |    171 |      1 |      1 |            0 |
|         U2                                                       |                                                                           fwft_sfifo_w72_d16 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|           U0                                                     |                                                    fwft_sfifo_w72_d16_fifo_generator_v13_2_3 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|             inst_fifo_gen                                        |                                              fwft_sfifo_w72_d16_fifo_generator_v13_2_3_synth |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|               gconvfifo.rf                                       |                                                        fwft_sfifo_w72_d16_fifo_generator_top |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|                 grf.rf                                           |                                                    fwft_sfifo_w72_d16_fifo_generator_ramfifo |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|       U6                                                         |                                                                    afpa_chn_diversity_ctrler |        160 |        160 |       0 |    0 |    170 |      2 |      2 |            0 |
|         (U6)                                                     |                                                                    afpa_chn_diversity_ctrler |         81 |         81 |       0 |    0 |     80 |      0 |      0 |            0 |
|         U1                                                       |                                                                              sync_reset__361 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                      |                                                                          fwft_sfifo_w76_d256 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U0                                                     |                                                   fwft_sfifo_w76_d256_fifo_generator_v13_2_3 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|             inst_fifo_gen                                        |                                             fwft_sfifo_w76_d256_fifo_generator_v13_2_3_synth |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|               gconvfifo.rf                                       |                                                       fwft_sfifo_w76_d256_fifo_generator_top |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|                 grf.rf                                           |                                                   fwft_sfifo_w76_d256_fifo_generator_ramfifo |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|         U2B                                                      |                                                                  fwft_sfifo_w76_d256_HD16480 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U0                                                     |                                           fwft_sfifo_w76_d256_fifo_generator_v13_2_3_HD16481 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|             inst_fifo_gen                                        |                                     fwft_sfifo_w76_d256_fifo_generator_v13_2_3_synth_HD16482 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|               gconvfifo.rf                                       |                                               fwft_sfifo_w76_d256_fifo_generator_top_HD16483 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|                 grf.rf                                           |                                           fwft_sfifo_w76_d256_fifo_generator_ramfifo_HD16484 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
+------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


