digraph logic1CB19D101CB17D30 {
graph [label="logic1CB19D101CB17D30", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1CB19D101CB17D30_GEN_CMD_QUEUE.cmd_queuedivUSE_RTL_ADDR.addr_q_reg [label="GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1CB19D101CB17D30_buffer_Empty [label="buffer_Empty", shape=house, color="#e4f1b2"];
}
N_191DFDB0 [label="N_191DFDB0\n==:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_Empty\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_Empty ]\n\n#0:1\n", color="#bbebff"];
N_191DFDB0_B [label="5b00000", color="#f1f1b2", shape=plaintext];
N_191DFDB0_B -> N_191DFDB0 [label="5", headlabel=<B>];
logic1CB19D101CB17D30_GEN_CMD_QUEUE.cmd_queuedivUSE_RTL_ADDR.addr_q_reg -> N_191DFDB0 [label="5", taillabel=<GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg>, headlabel=<A>, headlabel=<#0:31>];
N_191DFDB0 -> logic1CB19D101CB17D30_buffer_Empty [label="1", taillabel=<out[buffer_Empty]>, headlabel=<buffer_Empty>, headlabel=<#0:1>];
}
