command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4264489	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_rlwimi_0.c								
ANR	4264490	Function	gen_rlwimi	1:0:0:1150							
ANR	4264491	FunctionDef	gen_rlwimi (DisasContext * ctx)		4264490	0					
ANR	4264492	CompoundStatement		3:0:43:1150	4264490	0					
ANR	4264493	IdentifierDeclStatement	"uint32_t mb , me , sh ;"	5:4:50:69	4264490	0	True				
ANR	4264494	IdentifierDecl	mb		4264490	0					
ANR	4264495	IdentifierDeclType	uint32_t		4264490	0					
ANR	4264496	Identifier	mb		4264490	1					
ANR	4264497	IdentifierDecl	me		4264490	1					
ANR	4264498	IdentifierDeclType	uint32_t		4264490	0					
ANR	4264499	Identifier	me		4264490	1					
ANR	4264500	IdentifierDecl	sh		4264490	2					
ANR	4264501	IdentifierDeclType	uint32_t		4264490	0					
ANR	4264502	Identifier	sh		4264490	1					
ANR	4264503	ExpressionStatement	mb = MB ( ctx -> opcode )	9:4:78:98	4264490	1	True				
ANR	4264504	AssignmentExpression	mb = MB ( ctx -> opcode )		4264490	0		=			
ANR	4264505	Identifier	mb		4264490	0					
ANR	4264506	CallExpression	MB ( ctx -> opcode )		4264490	1					
ANR	4264507	Callee	MB		4264490	0					
ANR	4264508	Identifier	MB		4264490	0					
ANR	4264509	ArgumentList	ctx -> opcode		4264490	1					
ANR	4264510	Argument	ctx -> opcode		4264490	0					
ANR	4264511	PtrMemberAccess	ctx -> opcode		4264490	0					
ANR	4264512	Identifier	ctx		4264490	0					
ANR	4264513	Identifier	opcode		4264490	1					
ANR	4264514	ExpressionStatement	me = ME ( ctx -> opcode )	11:4:105:125	4264490	2	True				
ANR	4264515	AssignmentExpression	me = ME ( ctx -> opcode )		4264490	0		=			
ANR	4264516	Identifier	me		4264490	0					
ANR	4264517	CallExpression	ME ( ctx -> opcode )		4264490	1					
ANR	4264518	Callee	ME		4264490	0					
ANR	4264519	Identifier	ME		4264490	0					
ANR	4264520	ArgumentList	ctx -> opcode		4264490	1					
ANR	4264521	Argument	ctx -> opcode		4264490	0					
ANR	4264522	PtrMemberAccess	ctx -> opcode		4264490	0					
ANR	4264523	Identifier	ctx		4264490	0					
ANR	4264524	Identifier	opcode		4264490	1					
ANR	4264525	ExpressionStatement	sh = SH ( ctx -> opcode )	13:4:132:152	4264490	3	True				
ANR	4264526	AssignmentExpression	sh = SH ( ctx -> opcode )		4264490	0		=			
ANR	4264527	Identifier	sh		4264490	0					
ANR	4264528	CallExpression	SH ( ctx -> opcode )		4264490	1					
ANR	4264529	Callee	SH		4264490	0					
ANR	4264530	Identifier	SH		4264490	0					
ANR	4264531	ArgumentList	ctx -> opcode		4264490	1					
ANR	4264532	Argument	ctx -> opcode		4264490	0					
ANR	4264533	PtrMemberAccess	ctx -> opcode		4264490	0					
ANR	4264534	Identifier	ctx		4264490	0					
ANR	4264535	Identifier	opcode		4264490	1					
ANR	4264536	IfStatement	if ( likely ( sh == ( 31 - me ) && mb <= me ) )		4264490	4					
ANR	4264537	Condition	likely ( sh == ( 31 - me ) && mb <= me )	15:8:163:195	4264490	0	True				
ANR	4264538	CallExpression	likely ( sh == ( 31 - me ) && mb <= me )		4264490	0					
ANR	4264539	Callee	likely		4264490	0					
ANR	4264540	Identifier	likely		4264490	0					
ANR	4264541	ArgumentList	sh == ( 31 - me ) && mb <= me		4264490	1					
ANR	4264542	Argument	sh == ( 31 - me ) && mb <= me		4264490	0					
ANR	4264543	AndExpression	sh == ( 31 - me ) && mb <= me		4264490	0		&&			
ANR	4264544	EqualityExpression	sh == ( 31 - me )		4264490	0		==			
ANR	4264545	Identifier	sh		4264490	0					
ANR	4264546	AdditiveExpression	31 - me		4264490	1		-			
ANR	4264547	PrimaryExpression	31		4264490	0					
ANR	4264548	Identifier	me		4264490	1					
ANR	4264549	RelationalExpression	mb <= me		4264490	1		<=			
ANR	4264550	Identifier	mb		4264490	0					
ANR	4264551	Identifier	me		4264490	1					
ANR	4264552	CompoundStatement		13:43:154:154	4264490	1					
ANR	4264553	ExpressionStatement	"tcg_gen_deposit_tl ( cpu_gpr [ rA ( ctx -> opcode ) ] , cpu_gpr [ rA ( ctx -> opcode ) ] , cpu_gpr [ rS ( ctx -> opcode ) ] , sh , me - mb + 1 )"	17:8:209:350	4264490	0	True				
ANR	4264554	CallExpression	"tcg_gen_deposit_tl ( cpu_gpr [ rA ( ctx -> opcode ) ] , cpu_gpr [ rA ( ctx -> opcode ) ] , cpu_gpr [ rS ( ctx -> opcode ) ] , sh , me - mb + 1 )"		4264490	0					
ANR	4264555	Callee	tcg_gen_deposit_tl		4264490	0					
ANR	4264556	Identifier	tcg_gen_deposit_tl		4264490	0					
ANR	4264557	ArgumentList	cpu_gpr [ rA ( ctx -> opcode ) ]		4264490	1					
ANR	4264558	Argument	cpu_gpr [ rA ( ctx -> opcode ) ]		4264490	0					
ANR	4264559	ArrayIndexing	cpu_gpr [ rA ( ctx -> opcode ) ]		4264490	0					
ANR	4264560	Identifier	cpu_gpr		4264490	0					
ANR	4264561	CallExpression	rA ( ctx -> opcode )		4264490	1					
ANR	4264562	Callee	rA		4264490	0					
ANR	4264563	Identifier	rA		4264490	0					
ANR	4264564	ArgumentList	ctx -> opcode		4264490	1					
ANR	4264565	Argument	ctx -> opcode		4264490	0					
ANR	4264566	PtrMemberAccess	ctx -> opcode		4264490	0					
ANR	4264567	Identifier	ctx		4264490	0					
ANR	4264568	Identifier	opcode		4264490	1					
ANR	4264569	Argument	cpu_gpr [ rA ( ctx -> opcode ) ]		4264490	1					
ANR	4264570	ArrayIndexing	cpu_gpr [ rA ( ctx -> opcode ) ]		4264490	0					
ANR	4264571	Identifier	cpu_gpr		4264490	0					
ANR	4264572	CallExpression	rA ( ctx -> opcode )		4264490	1					
ANR	4264573	Callee	rA		4264490	0					
ANR	4264574	Identifier	rA		4264490	0					
ANR	4264575	ArgumentList	ctx -> opcode		4264490	1					
ANR	4264576	Argument	ctx -> opcode		4264490	0					
ANR	4264577	PtrMemberAccess	ctx -> opcode		4264490	0					
ANR	4264578	Identifier	ctx		4264490	0					
ANR	4264579	Identifier	opcode		4264490	1					
ANR	4264580	Argument	cpu_gpr [ rS ( ctx -> opcode ) ]		4264490	2					
ANR	4264581	ArrayIndexing	cpu_gpr [ rS ( ctx -> opcode ) ]		4264490	0					
ANR	4264582	Identifier	cpu_gpr		4264490	0					
ANR	4264583	CallExpression	rS ( ctx -> opcode )		4264490	1					
ANR	4264584	Callee	rS		4264490	0					
ANR	4264585	Identifier	rS		4264490	0					
ANR	4264586	ArgumentList	ctx -> opcode		4264490	1					
ANR	4264587	Argument	ctx -> opcode		4264490	0					
ANR	4264588	PtrMemberAccess	ctx -> opcode		4264490	0					
ANR	4264589	Identifier	ctx		4264490	0					
ANR	4264590	Identifier	opcode		4264490	1					
ANR	4264591	Argument	sh		4264490	3					
ANR	4264592	Identifier	sh		4264490	0					
ANR	4264593	Argument	me - mb + 1		4264490	4					
ANR	4264594	AdditiveExpression	me - mb + 1		4264490	0		-			
ANR	4264595	Identifier	me		4264490	0					
ANR	4264596	AdditiveExpression	mb + 1		4264490	1		+			
ANR	4264597	Identifier	mb		4264490	0					
ANR	4264598	PrimaryExpression	1		4264490	1					
ANR	4264599	ElseStatement	else		4264490	0					
ANR	4264600	CompoundStatement		25:8:377:401	4264490	0					
ANR	4264601	IdentifierDeclStatement	target_ulong mask ;	23:8:375:392	4264490	0	True				
ANR	4264602	IdentifierDecl	mask		4264490	0					
ANR	4264603	IdentifierDeclType	target_ulong		4264490	0					
ANR	4264604	Identifier	mask		4264490	1					
ANR	4264605	IdentifierDeclStatement	TCGv t1 ;	25:8:403:410	4264490	1	True				
ANR	4264606	IdentifierDecl	t1		4264490	0					
ANR	4264607	IdentifierDeclType	TCGv		4264490	0					
ANR	4264608	Identifier	t1		4264490	1					
ANR	4264609	IdentifierDeclStatement	TCGv t0 = tcg_temp_new ( ) ;	27:8:421:445	4264490	2	True				
ANR	4264610	IdentifierDecl	t0 = tcg_temp_new ( )		4264490	0					
ANR	4264611	IdentifierDeclType	TCGv		4264490	0					
ANR	4264612	Identifier	t0		4264490	1					
ANR	4264613	AssignmentExpression	t0 = tcg_temp_new ( )		4264490	2		=			
ANR	4264614	Identifier	t0		4264490	0					
ANR	4264615	CallExpression	tcg_temp_new ( )		4264490	1					
ANR	4264616	Callee	tcg_temp_new		4264490	0					
ANR	4264617	Identifier	tcg_temp_new		4264490	0					
ANR	4264618	ArgumentList			4264490	1					
ANR	4264619	ExpressionStatement	"tcg_gen_deposit_i64 ( t0 , cpu_gpr [ rS ( ctx -> opcode ) ] , cpu_gpr [ rS ( ctx -> opcode ) ] , 32 , 32 )"	31:8:483:579	4264490	3	True				
ANR	4264620	CallExpression	"tcg_gen_deposit_i64 ( t0 , cpu_gpr [ rS ( ctx -> opcode ) ] , cpu_gpr [ rS ( ctx -> opcode ) ] , 32 , 32 )"		4264490	0					
ANR	4264621	Callee	tcg_gen_deposit_i64		4264490	0					
ANR	4264622	Identifier	tcg_gen_deposit_i64		4264490	0					
ANR	4264623	ArgumentList	t0		4264490	1					
ANR	4264624	Argument	t0		4264490	0					
ANR	4264625	Identifier	t0		4264490	0					
ANR	4264626	Argument	cpu_gpr [ rS ( ctx -> opcode ) ]		4264490	1					
ANR	4264627	ArrayIndexing	cpu_gpr [ rS ( ctx -> opcode ) ]		4264490	0					
ANR	4264628	Identifier	cpu_gpr		4264490	0					
ANR	4264629	CallExpression	rS ( ctx -> opcode )		4264490	1					
ANR	4264630	Callee	rS		4264490	0					
ANR	4264631	Identifier	rS		4264490	0					
ANR	4264632	ArgumentList	ctx -> opcode		4264490	1					
ANR	4264633	Argument	ctx -> opcode		4264490	0					
ANR	4264634	PtrMemberAccess	ctx -> opcode		4264490	0					
ANR	4264635	Identifier	ctx		4264490	0					
ANR	4264636	Identifier	opcode		4264490	1					
ANR	4264637	Argument	cpu_gpr [ rS ( ctx -> opcode ) ]		4264490	2					
ANR	4264638	ArrayIndexing	cpu_gpr [ rS ( ctx -> opcode ) ]		4264490	0					
ANR	4264639	Identifier	cpu_gpr		4264490	0					
ANR	4264640	CallExpression	rS ( ctx -> opcode )		4264490	1					
ANR	4264641	Callee	rS		4264490	0					
ANR	4264642	Identifier	rS		4264490	0					
ANR	4264643	ArgumentList	ctx -> opcode		4264490	1					
ANR	4264644	Argument	ctx -> opcode		4264490	0					
ANR	4264645	PtrMemberAccess	ctx -> opcode		4264490	0					
ANR	4264646	Identifier	ctx		4264490	0					
ANR	4264647	Identifier	opcode		4264490	1					
ANR	4264648	Argument	32		4264490	3					
ANR	4264649	PrimaryExpression	32		4264490	0					
ANR	4264650	Argument	32		4264490	4					
ANR	4264651	PrimaryExpression	32		4264490	0					
ANR	4264652	ExpressionStatement	"tcg_gen_rotli_i64 ( t0 , t0 , sh )"	35:8:590:619	4264490	4	True				
ANR	4264653	CallExpression	"tcg_gen_rotli_i64 ( t0 , t0 , sh )"		4264490	0					
ANR	4264654	Callee	tcg_gen_rotli_i64		4264490	0					
ANR	4264655	Identifier	tcg_gen_rotli_i64		4264490	0					
ANR	4264656	ArgumentList	t0		4264490	1					
ANR	4264657	Argument	t0		4264490	0					
ANR	4264658	Identifier	t0		4264490	0					
ANR	4264659	Argument	t0		4264490	1					
ANR	4264660	Identifier	t0		4264490	0					
ANR	4264661	Argument	sh		4264490	2					
ANR	4264662	Identifier	sh		4264490	0					
ANR	4264663	ExpressionStatement	mb += 32	45:8:734:742	4264490	5	True				
ANR	4264664	AssignmentExpression	mb += 32		4264490	0		+=			
ANR	4264665	Identifier	mb		4264490	0					
ANR	4264666	PrimaryExpression	32		4264490	1					
ANR	4264667	ExpressionStatement	me += 32	47:8:753:761	4264490	6	True				
ANR	4264668	AssignmentExpression	me += 32		4264490	0		+=			
ANR	4264669	Identifier	me		4264490	0					
ANR	4264670	PrimaryExpression	32		4264490	1					
ANR	4264671	ExpressionStatement	"mask = MASK ( mb , me )"	51:8:780:799	4264490	7	True				
ANR	4264672	AssignmentExpression	"mask = MASK ( mb , me )"		4264490	0		=			
ANR	4264673	Identifier	mask		4264490	0					
ANR	4264674	CallExpression	"MASK ( mb , me )"		4264490	1					
ANR	4264675	Callee	MASK		4264490	0					
ANR	4264676	Identifier	MASK		4264490	0					
ANR	4264677	ArgumentList	mb		4264490	1					
ANR	4264678	Argument	mb		4264490	0					
ANR	4264679	Identifier	mb		4264490	0					
ANR	4264680	Argument	me		4264490	1					
ANR	4264681	Identifier	me		4264490	0					
ANR	4264682	ExpressionStatement	t1 = tcg_temp_new ( )	53:8:810:829	4264490	8	True				
ANR	4264683	AssignmentExpression	t1 = tcg_temp_new ( )		4264490	0		=			
ANR	4264684	Identifier	t1		4264490	0					
ANR	4264685	CallExpression	tcg_temp_new ( )		4264490	1					
ANR	4264686	Callee	tcg_temp_new		4264490	0					
ANR	4264687	Identifier	tcg_temp_new		4264490	0					
ANR	4264688	ArgumentList			4264490	1					
ANR	4264689	ExpressionStatement	"tcg_gen_andi_tl ( t0 , t0 , mask )"	55:8:840:869	4264490	9	True				
ANR	4264690	CallExpression	"tcg_gen_andi_tl ( t0 , t0 , mask )"		4264490	0					
ANR	4264691	Callee	tcg_gen_andi_tl		4264490	0					
ANR	4264692	Identifier	tcg_gen_andi_tl		4264490	0					
ANR	4264693	ArgumentList	t0		4264490	1					
ANR	4264694	Argument	t0		4264490	0					
ANR	4264695	Identifier	t0		4264490	0					
ANR	4264696	Argument	t0		4264490	1					
ANR	4264697	Identifier	t0		4264490	0					
ANR	4264698	Argument	mask		4264490	2					
ANR	4264699	Identifier	mask		4264490	0					
ANR	4264700	ExpressionStatement	"tcg_gen_andi_tl ( t1 , cpu_gpr [ rA ( ctx -> opcode ) ] , ~mask )"	57:8:880:932	4264490	10	True				
ANR	4264701	CallExpression	"tcg_gen_andi_tl ( t1 , cpu_gpr [ rA ( ctx -> opcode ) ] , ~mask )"		4264490	0					
ANR	4264702	Callee	tcg_gen_andi_tl		4264490	0					
ANR	4264703	Identifier	tcg_gen_andi_tl		4264490	0					
ANR	4264704	ArgumentList	t1		4264490	1					
ANR	4264705	Argument	t1		4264490	0					
ANR	4264706	Identifier	t1		4264490	0					
ANR	4264707	Argument	cpu_gpr [ rA ( ctx -> opcode ) ]		4264490	1					
ANR	4264708	ArrayIndexing	cpu_gpr [ rA ( ctx -> opcode ) ]		4264490	0					
ANR	4264709	Identifier	cpu_gpr		4264490	0					
ANR	4264710	CallExpression	rA ( ctx -> opcode )		4264490	1					
ANR	4264711	Callee	rA		4264490	0					
ANR	4264712	Identifier	rA		4264490	0					
ANR	4264713	ArgumentList	ctx -> opcode		4264490	1					
ANR	4264714	Argument	ctx -> opcode		4264490	0					
ANR	4264715	PtrMemberAccess	ctx -> opcode		4264490	0					
ANR	4264716	Identifier	ctx		4264490	0					
ANR	4264717	Identifier	opcode		4264490	1					
ANR	4264718	Argument	~mask		4264490	2					
ANR	4264719	Identifier	~mask		4264490	0					
ANR	4264720	ExpressionStatement	"tcg_gen_or_tl ( cpu_gpr [ rA ( ctx -> opcode ) ] , t0 , t1 )"	59:8:943:990	4264490	11	True				
ANR	4264721	CallExpression	"tcg_gen_or_tl ( cpu_gpr [ rA ( ctx -> opcode ) ] , t0 , t1 )"		4264490	0					
ANR	4264722	Callee	tcg_gen_or_tl		4264490	0					
ANR	4264723	Identifier	tcg_gen_or_tl		4264490	0					
ANR	4264724	ArgumentList	cpu_gpr [ rA ( ctx -> opcode ) ]		4264490	1					
ANR	4264725	Argument	cpu_gpr [ rA ( ctx -> opcode ) ]		4264490	0					
ANR	4264726	ArrayIndexing	cpu_gpr [ rA ( ctx -> opcode ) ]		4264490	0					
ANR	4264727	Identifier	cpu_gpr		4264490	0					
ANR	4264728	CallExpression	rA ( ctx -> opcode )		4264490	1					
ANR	4264729	Callee	rA		4264490	0					
ANR	4264730	Identifier	rA		4264490	0					
ANR	4264731	ArgumentList	ctx -> opcode		4264490	1					
ANR	4264732	Argument	ctx -> opcode		4264490	0					
ANR	4264733	PtrMemberAccess	ctx -> opcode		4264490	0					
ANR	4264734	Identifier	ctx		4264490	0					
ANR	4264735	Identifier	opcode		4264490	1					
ANR	4264736	Argument	t0		4264490	1					
ANR	4264737	Identifier	t0		4264490	0					
ANR	4264738	Argument	t1		4264490	2					
ANR	4264739	Identifier	t1		4264490	0					
ANR	4264740	ExpressionStatement	tcg_temp_free ( t0 )	61:8:1001:1018	4264490	12	True				
ANR	4264741	CallExpression	tcg_temp_free ( t0 )		4264490	0					
ANR	4264742	Callee	tcg_temp_free		4264490	0					
ANR	4264743	Identifier	tcg_temp_free		4264490	0					
ANR	4264744	ArgumentList	t0		4264490	1					
ANR	4264745	Argument	t0		4264490	0					
ANR	4264746	Identifier	t0		4264490	0					
ANR	4264747	ExpressionStatement	tcg_temp_free ( t1 )	63:8:1029:1046	4264490	13	True				
ANR	4264748	CallExpression	tcg_temp_free ( t1 )		4264490	0					
ANR	4264749	Callee	tcg_temp_free		4264490	0					
ANR	4264750	Identifier	tcg_temp_free		4264490	0					
ANR	4264751	ArgumentList	t1		4264490	1					
ANR	4264752	Argument	t1		4264490	0					
ANR	4264753	Identifier	t1		4264490	0					
ANR	4264754	IfStatement	if ( unlikely ( Rc ( ctx -> opcode ) != 0 ) )		4264490	5					
ANR	4264755	Condition	unlikely ( Rc ( ctx -> opcode ) != 0 )	67:8:1064:1093	4264490	0	True				
ANR	4264756	CallExpression	unlikely ( Rc ( ctx -> opcode ) != 0 )		4264490	0					
ANR	4264757	Callee	unlikely		4264490	0					
ANR	4264758	Identifier	unlikely		4264490	0					
ANR	4264759	ArgumentList	Rc ( ctx -> opcode ) != 0		4264490	1					
ANR	4264760	Argument	Rc ( ctx -> opcode ) != 0		4264490	0					
ANR	4264761	EqualityExpression	Rc ( ctx -> opcode ) != 0		4264490	0		!=			
ANR	4264762	CallExpression	Rc ( ctx -> opcode )		4264490	0					
ANR	4264763	Callee	Rc		4264490	0					
ANR	4264764	Identifier	Rc		4264490	0					
ANR	4264765	ArgumentList	ctx -> opcode		4264490	1					
ANR	4264766	Argument	ctx -> opcode		4264490	0					
ANR	4264767	PtrMemberAccess	ctx -> opcode		4264490	0					
ANR	4264768	Identifier	ctx		4264490	0					
ANR	4264769	Identifier	opcode		4264490	1					
ANR	4264770	PrimaryExpression	0		4264490	1					
ANR	4264771	ExpressionStatement	"gen_set_Rc0 ( ctx , cpu_gpr [ rA ( ctx -> opcode ) ] )"	69:8:1105:1147	4264490	1	True				
ANR	4264772	CallExpression	"gen_set_Rc0 ( ctx , cpu_gpr [ rA ( ctx -> opcode ) ] )"		4264490	0					
ANR	4264773	Callee	gen_set_Rc0		4264490	0					
ANR	4264774	Identifier	gen_set_Rc0		4264490	0					
ANR	4264775	ArgumentList	ctx		4264490	1					
ANR	4264776	Argument	ctx		4264490	0					
ANR	4264777	Identifier	ctx		4264490	0					
ANR	4264778	Argument	cpu_gpr [ rA ( ctx -> opcode ) ]		4264490	1					
ANR	4264779	ArrayIndexing	cpu_gpr [ rA ( ctx -> opcode ) ]		4264490	0					
ANR	4264780	Identifier	cpu_gpr		4264490	0					
ANR	4264781	CallExpression	rA ( ctx -> opcode )		4264490	1					
ANR	4264782	Callee	rA		4264490	0					
ANR	4264783	Identifier	rA		4264490	0					
ANR	4264784	ArgumentList	ctx -> opcode		4264490	1					
ANR	4264785	Argument	ctx -> opcode		4264490	0					
ANR	4264786	PtrMemberAccess	ctx -> opcode		4264490	0					
ANR	4264787	Identifier	ctx		4264490	0					
ANR	4264788	Identifier	opcode		4264490	1					
ANR	4264789	ReturnType	static void		4264490	1					
ANR	4264790	Identifier	gen_rlwimi		4264490	2					
ANR	4264791	ParameterList	DisasContext * ctx		4264490	3					
ANR	4264792	Parameter	DisasContext * ctx	1:23:23:39	4264490	0	True				
ANR	4264793	ParameterType	DisasContext *		4264490	0					
ANR	4264794	Identifier	ctx		4264490	1					
ANR	4264795	CFGEntryNode	ENTRY		4264490		True				
ANR	4264796	CFGExitNode	EXIT		4264490		True				
ANR	4264797	Symbol	likely		4264490						
ANR	4264798	Symbol	rS		4264490						
ANR	4264799	Symbol	unlikely		4264490						
ANR	4264800	Symbol	ctx -> opcode		4264490						
ANR	4264801	Symbol	* rS		4264490						
ANR	4264802	Symbol	ctx		4264490						
ANR	4264803	Symbol	~mask		4264490						
ANR	4264804	Symbol	tcg_temp_new		4264490						
ANR	4264805	Symbol	* ctx		4264490						
ANR	4264806	Symbol	rA		4264490						
ANR	4264807	Symbol	MASK		4264490						
ANR	4264808	Symbol	Rc		4264490						
ANR	4264809	Symbol	sh		4264490						
ANR	4264810	Symbol	mb		4264490						
ANR	4264811	Symbol	MB		4264490						
ANR	4264812	Symbol	SH		4264490						
ANR	4264813	Symbol	* rA		4264490						
ANR	4264814	Symbol	cpu_gpr		4264490						
ANR	4264815	Symbol	me		4264490						
ANR	4264816	Symbol	ME		4264490						
ANR	4264817	Symbol	* cpu_gpr		4264490						
ANR	4264818	Symbol	t0		4264490						
ANR	4264819	Symbol	t1		4264490						
ANR	4264820	Symbol	mask		4264490						
