lw $t4, 36($zero)
addiu $t5, $zero, 6,
div $t4, $t5,
mflo $v0,
jr $zero,

comment: different registers
