--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\xilinxise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
2L -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.514ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_5 (SLICE_X49Y50.A4), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.406ns (Levels of Logic = 6)
  Clock Path Skew:      -0.316ns (0.993 - 1.309)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO31  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y48.A6      net (fanout=1)        0.605   ram_data_out<31>
    SLICE_X47Y48.A       Tilo                  0.043   U1/MEMWB/MemData_o<31>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X50Y47.C5      net (fanout=1)        0.389   Data_in<31>
    SLICE_X50Y47.CMUX    Tilo                  0.239   U2/N14
                                                       U5/MUX1_DispData/Mmux_o_324
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X48Y49.A5      net (fanout=13)       0.380   Disp_num<31>
    SLICE_X48Y49.A       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS0/MSEG/XLXI_20
    SLICE_X48Y49.C6      net (fanout=2)        0.303   U6/SM1/HTS0/MSEG/XLXN_74
    SLICE_X48Y49.C       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS0/MSEG/XLXI_49
    SLICE_X49Y50.B6      net (fanout=1)        0.277   U6/XLXN_390<5>
    SLICE_X49Y50.B       Tilo                  0.043   U6/M2/buffer<2>
                                                       U6/M2/mux11911
    SLICE_X49Y50.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<5>
    SLICE_X49Y50.CLK     Tas                   0.009   U6/M2/buffer<2>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.406ns (2.220ns logic, 2.186ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.264ns (Levels of Logic = 5)
  Clock Path Skew:      -0.316ns (0.993 - 1.309)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO31  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y48.A6      net (fanout=1)        0.605   ram_data_out<31>
    SLICE_X47Y48.A       Tilo                  0.043   U1/MEMWB/MemData_o<31>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X50Y47.C5      net (fanout=1)        0.389   Data_in<31>
    SLICE_X50Y47.CMUX    Tilo                  0.239   U2/N14
                                                       U5/MUX1_DispData/Mmux_o_324
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X48Y49.C1      net (fanout=13)       0.584   Disp_num<31>
    SLICE_X48Y49.C       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS0/MSEG/XLXI_49
    SLICE_X49Y50.B6      net (fanout=1)        0.277   U6/XLXN_390<5>
    SLICE_X49Y50.B       Tilo                  0.043   U6/M2/buffer<2>
                                                       U6/M2/mux11911
    SLICE_X49Y50.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<5>
    SLICE_X49Y50.CLK     Tas                   0.009   U6/M2/buffer<2>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.264ns (2.177ns logic, 2.087ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.221ns (Levels of Logic = 6)
  Clock Path Skew:      -0.316ns (0.993 - 1.309)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO28  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X49Y47.B6      net (fanout=1)        0.601   ram_data_out<28>
    SLICE_X49Y47.B       Tilo                  0.043   U1/MEMWB/MemData_o<28>
                                                       U4/Mmux_Cpu_data4bus211
    SLICE_X49Y47.C6      net (fanout=1)        0.098   Data_in<28>
    SLICE_X49Y47.CMUX    Tilo                  0.244   U1/MEMWB/MemData_o<28>
                                                       U5/MUX1_DispData/Mmux_o_320
                                                       U5/MUX1_DispData/Mmux_o_2_f7_19
    SLICE_X48Y49.A3      net (fanout=13)       0.485   Disp_num<28>
    SLICE_X48Y49.A       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS0/MSEG/XLXI_20
    SLICE_X48Y49.C6      net (fanout=2)        0.303   U6/SM1/HTS0/MSEG/XLXN_74
    SLICE_X48Y49.C       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS0/MSEG/XLXI_49
    SLICE_X49Y50.B6      net (fanout=1)        0.277   U6/XLXN_390<5>
    SLICE_X49Y50.B       Tilo                  0.043   U6/M2/buffer<2>
                                                       U6/M2/mux11911
    SLICE_X49Y50.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<5>
    SLICE_X49Y50.CLK     Tas                   0.009   U6/M2/buffer<2>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.221ns (2.225ns logic, 1.996ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_2 (SLICE_X49Y50.C5), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.310ns (Levels of Logic = 6)
  Clock Path Skew:      -0.316ns (0.993 - 1.309)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO31  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y48.A6      net (fanout=1)        0.605   ram_data_out<31>
    SLICE_X47Y48.A       Tilo                  0.043   U1/MEMWB/MemData_o<31>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X50Y47.C5      net (fanout=1)        0.389   Data_in<31>
    SLICE_X50Y47.CMUX    Tilo                  0.239   U2/N14
                                                       U5/MUX1_DispData/Mmux_o_324
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X49Y49.A5      net (fanout=13)       0.483   Disp_num<31>
    SLICE_X49Y49.A       Tilo                  0.043   U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int119113
                                                       U6/SM1/HTS0/MSEG/XLXI_7
    SLICE_X49Y49.B5      net (fanout=2)        0.156   U6/SM1/HTS0/MSEG/XLXN_27
    SLICE_X49Y49.B       Tilo                  0.043   U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int119113
                                                       U6/SM1/HTS0/MSEG/XLXI_52
    SLICE_X49Y50.D6      net (fanout=1)        0.307   U6/XLXN_390<2>
    SLICE_X49Y50.D       Tilo                  0.043   U6/M2/buffer<2>
                                                       U6/M2/mux8611
    SLICE_X49Y50.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<2>
    SLICE_X49Y50.CLK     Tas                   0.009   U6/M2/buffer<2>
                                                       U6/M2/buffer_2_rstpot
                                                       U6/M2/buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      4.310ns (2.220ns logic, 2.090ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.257ns (Levels of Logic = 6)
  Clock Path Skew:      -0.316ns (0.993 - 1.309)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO29  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X49Y48.B6      net (fanout=1)        0.552   ram_data_out<29>
    SLICE_X49Y48.B       Tilo                  0.043   U1/MEMWB/MemData_o<29>
                                                       U4/Mmux_Cpu_data4bus221
    SLICE_X49Y48.C6      net (fanout=1)        0.098   Data_in<29>
    SLICE_X49Y48.CMUX    Tilo                  0.244   U1/MEMWB/MemData_o<29>
                                                       U5/MUX1_DispData/Mmux_o_321
                                                       U5/MUX1_DispData/Mmux_o_2_f7_20
    SLICE_X49Y49.A3      net (fanout=12)       0.769   Disp_num<29>
    SLICE_X49Y49.A       Tilo                  0.043   U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int119113
                                                       U6/SM1/HTS0/MSEG/XLXI_7
    SLICE_X49Y49.B5      net (fanout=2)        0.156   U6/SM1/HTS0/MSEG/XLXN_27
    SLICE_X49Y49.B       Tilo                  0.043   U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int119113
                                                       U6/SM1/HTS0/MSEG/XLXI_52
    SLICE_X49Y50.D6      net (fanout=1)        0.307   U6/XLXN_390<2>
    SLICE_X49Y50.D       Tilo                  0.043   U6/M2/buffer<2>
                                                       U6/M2/mux8611
    SLICE_X49Y50.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<2>
    SLICE_X49Y50.CLK     Tas                   0.009   U6/M2/buffer<2>
                                                       U6/M2/buffer_2_rstpot
                                                       U6/M2/buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      4.257ns (2.225ns logic, 2.032ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.145ns (Levels of Logic = 5)
  Clock Path Skew:      -0.316ns (0.993 - 1.309)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO31  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y48.A6      net (fanout=1)        0.605   ram_data_out<31>
    SLICE_X47Y48.A       Tilo                  0.043   U1/MEMWB/MemData_o<31>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X50Y47.C5      net (fanout=1)        0.389   Data_in<31>
    SLICE_X50Y47.CMUX    Tilo                  0.239   U2/N14
                                                       U5/MUX1_DispData/Mmux_o_324
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X49Y49.B6      net (fanout=13)       0.517   Disp_num<31>
    SLICE_X49Y49.B       Tilo                  0.043   U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int119113
                                                       U6/SM1/HTS0/MSEG/XLXI_52
    SLICE_X49Y50.D6      net (fanout=1)        0.307   U6/XLXN_390<2>
    SLICE_X49Y50.D       Tilo                  0.043   U6/M2/buffer<2>
                                                       U6/M2/mux8611
    SLICE_X49Y50.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<2>
    SLICE_X49Y50.CLK     Tas                   0.009   U6/M2/buffer<2>
                                                       U6/M2/buffer_2_rstpot
                                                       U6/M2/buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      4.145ns (2.177ns logic, 1.968ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_7 (SLICE_X50Y48.A4), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.486ns (Levels of Logic = 6)
  Clock Path Skew:      -0.073ns (0.552 - 0.625)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO31  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y48.A6      net (fanout=1)        0.605   ram_data_out<31>
    SLICE_X47Y48.A       Tilo                  0.043   U1/MEMWB/MemData_o<31>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X50Y47.C5      net (fanout=1)        0.389   Data_in<31>
    SLICE_X50Y47.CMUX    Tilo                  0.239   U2/N14
                                                       U5/MUX1_DispData/Mmux_o_324
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X49Y49.A5      net (fanout=13)       0.483   Disp_num<31>
    SLICE_X49Y49.A       Tilo                  0.043   U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int119113
                                                       U6/SM1/HTS0/MSEG/XLXI_7
    SLICE_X48Y48.B4      net (fanout=2)        0.326   U6/SM1/HTS0/MSEG/XLXN_27
    SLICE_X48Y48.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X50Y48.B5      net (fanout=1)        0.249   U6/XLXN_390<7>
    SLICE_X50Y48.B       Tilo                  0.043   U6/M2/buffer<7>
                                                       U6/M2/mux12511
    SLICE_X50Y48.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X50Y48.CLK     Tas                  -0.021   U6/M2/buffer<7>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.486ns (2.190ns logic, 2.296ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.433ns (Levels of Logic = 6)
  Clock Path Skew:      -0.073ns (0.552 - 0.625)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO29  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X49Y48.B6      net (fanout=1)        0.552   ram_data_out<29>
    SLICE_X49Y48.B       Tilo                  0.043   U1/MEMWB/MemData_o<29>
                                                       U4/Mmux_Cpu_data4bus221
    SLICE_X49Y48.C6      net (fanout=1)        0.098   Data_in<29>
    SLICE_X49Y48.CMUX    Tilo                  0.244   U1/MEMWB/MemData_o<29>
                                                       U5/MUX1_DispData/Mmux_o_321
                                                       U5/MUX1_DispData/Mmux_o_2_f7_20
    SLICE_X49Y49.A3      net (fanout=12)       0.769   Disp_num<29>
    SLICE_X49Y49.A       Tilo                  0.043   U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int119113
                                                       U6/SM1/HTS0/MSEG/XLXI_7
    SLICE_X48Y48.B4      net (fanout=2)        0.326   U6/SM1/HTS0/MSEG/XLXN_27
    SLICE_X48Y48.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X50Y48.B5      net (fanout=1)        0.249   U6/XLXN_390<7>
    SLICE_X50Y48.B       Tilo                  0.043   U6/M2/buffer<7>
                                                       U6/M2/mux12511
    SLICE_X50Y48.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X50Y48.CLK     Tas                  -0.021   U6/M2/buffer<7>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.433ns (2.195ns logic, 2.238ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.425ns (Levels of Logic = 6)
  Clock Path Skew:      -0.073ns (0.552 - 0.625)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO31  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y48.A6      net (fanout=1)        0.605   ram_data_out<31>
    SLICE_X47Y48.A       Tilo                  0.043   U1/MEMWB/MemData_o<31>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X50Y47.C5      net (fanout=1)        0.389   Data_in<31>
    SLICE_X50Y47.CMUX    Tilo                  0.239   U2/N14
                                                       U5/MUX1_DispData/Mmux_o_324
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X51Y47.A6      net (fanout=13)       0.207   Disp_num<31>
    SLICE_X51Y47.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_26
                                                       U6/SM1/HTS0/MSEG/XLXI_6
    SLICE_X48Y48.B3      net (fanout=2)        0.541   U6/SM1/HTS0/MSEG/XLXN_26
    SLICE_X48Y48.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X50Y48.B5      net (fanout=1)        0.249   U6/XLXN_390<7>
    SLICE_X50Y48.B       Tilo                  0.043   U6/M2/buffer<7>
                                                       U6/M2/mux12511
    SLICE_X50Y48.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X50Y48.CLK     Tas                  -0.021   U6/M2/buffer<7>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.425ns (2.190ns logic, 2.235ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_0 (SLICE_X31Y56.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/shift_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/shift_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y56.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X31Y56.A6      net (fanout=74)       0.097   U6/M2/state_FSM_FFd2
    SLICE_X31Y56.CLK     Tah         (-Th)     0.032   U6/M2/shift_count<1>
                                                       U6/M2/shift_count_0_rstpot
                                                       U6/M2/shift_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.165ns (0.068ns logic, 0.097ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_3 (SLICE_X51Y48.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_3 (FF)
  Destination:          U6/M2/buffer_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_3 to U6/M2/buffer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y48.AQ      Tcko                  0.100   U6/M2/buffer<4>
                                                       U6/M2/buffer_3
    SLICE_X51Y48.A6      net (fanout=2)        0.098   U6/M2/buffer<3>
    SLICE_X51Y48.CLK     Tah         (-Th)     0.032   U6/M2/buffer<4>
                                                       U6/M2/buffer_3_rstpot
                                                       U6/M2/buffer_3
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_27 (SLICE_X47Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_27 (FF)
  Destination:          U6/M2/buffer_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_27 to U6/M2/buffer_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y38.AQ      Tcko                  0.100   U6/M2/buffer<28>
                                                       U6/M2/buffer_27
    SLICE_X47Y38.A6      net (fanout=2)        0.101   U6/M2/buffer<27>
    SLICE_X47Y38.CLK     Tah         (-Th)     0.032   U6/M2/buffer<28>
                                                       U6/M2/buffer_27_rstpot
                                                       U6/M2/buffer_27
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.068ns logic, 0.101ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y7.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y7.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y7.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.166|    4.757|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2180 connections

Design statistics:
   Minimum period:   9.514ns{1}   (Maximum frequency: 105.108MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 10 16:12:11 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5119 MB



