
F411_Verita_Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c848  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00009034  0800c9e8  0800c9e8  0001c9e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015a1c  08015a1c  000301f8  2**0
                  CONTENTS
  4 .ARM          00000008  08015a1c  08015a1c  00025a1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015a24  08015a24  000301f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015a24  08015a24  00025a24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015a28  08015a28  00025a28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  08015a2c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c4  200001f8  08015c24  000301f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005bc  08015c24  000305bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017b8f  00000000  00000000  00030228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000316d  00000000  00000000  00047db7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f8  00000000  00000000  0004af28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013a8  00000000  00000000  0004c420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019dbf  00000000  00000000  0004d7c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000189ab  00000000  00000000  00067587  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098e5b  00000000  00000000  0007ff32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00118d8d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a78  00000000  00000000  00118de0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f8 	.word	0x200001f8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c9d0 	.word	0x0800c9d0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001fc 	.word	0x200001fc
 80001dc:	0800c9d0 	.word	0x0800c9d0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b974 	b.w	8000f98 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468e      	mov	lr, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14d      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4694      	mov	ip, r2
 8000cda:	d969      	bls.n	8000db0 <__udivmoddi4+0xe8>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b152      	cbz	r2, 8000cf8 <__udivmoddi4+0x30>
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	f1c2 0120 	rsb	r1, r2, #32
 8000cea:	fa20 f101 	lsr.w	r1, r0, r1
 8000cee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cf6:	4094      	lsls	r4, r2
 8000cf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cfc:	0c21      	lsrs	r1, r4, #16
 8000cfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000d02:	fa1f f78c 	uxth.w	r7, ip
 8000d06:	fb08 e316 	mls	r3, r8, r6, lr
 8000d0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d0e:	fb06 f107 	mul.w	r1, r6, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1e:	f080 811f 	bcs.w	8000f60 <__udivmoddi4+0x298>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 811c 	bls.w	8000f60 <__udivmoddi4+0x298>
 8000d28:	3e02      	subs	r6, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a5b      	subs	r3, r3, r1
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d34:	fb08 3310 	mls	r3, r8, r0, r3
 8000d38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d3c:	fb00 f707 	mul.w	r7, r0, r7
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x92>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4c:	f080 810a 	bcs.w	8000f64 <__udivmoddi4+0x29c>
 8000d50:	42a7      	cmp	r7, r4
 8000d52:	f240 8107 	bls.w	8000f64 <__udivmoddi4+0x29c>
 8000d56:	4464      	add	r4, ip
 8000d58:	3802      	subs	r0, #2
 8000d5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5e:	1be4      	subs	r4, r4, r7
 8000d60:	2600      	movs	r6, #0
 8000d62:	b11d      	cbz	r5, 8000d6c <__udivmoddi4+0xa4>
 8000d64:	40d4      	lsrs	r4, r2
 8000d66:	2300      	movs	r3, #0
 8000d68:	e9c5 4300 	strd	r4, r3, [r5]
 8000d6c:	4631      	mov	r1, r6
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d909      	bls.n	8000d8a <__udivmoddi4+0xc2>
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	f000 80ef 	beq.w	8000f5a <__udivmoddi4+0x292>
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d82:	4630      	mov	r0, r6
 8000d84:	4631      	mov	r1, r6
 8000d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8a:	fab3 f683 	clz	r6, r3
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d14a      	bne.n	8000e28 <__udivmoddi4+0x160>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xd4>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80f9 	bhi.w	8000f8e <__udivmoddi4+0x2c6>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	469e      	mov	lr, r3
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0e0      	beq.n	8000d6c <__udivmoddi4+0xa4>
 8000daa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dae:	e7dd      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000db0:	b902      	cbnz	r2, 8000db4 <__udivmoddi4+0xec>
 8000db2:	deff      	udf	#255	; 0xff
 8000db4:	fab2 f282 	clz	r2, r2
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	f040 8092 	bne.w	8000ee2 <__udivmoddi4+0x21a>
 8000dbe:	eba1 010c 	sub.w	r1, r1, ip
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f fe8c 	uxth.w	lr, ip
 8000dca:	2601      	movs	r6, #1
 8000dcc:	0c20      	lsrs	r0, r4, #16
 8000dce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dda:	fb0e f003 	mul.w	r0, lr, r3
 8000dde:	4288      	cmp	r0, r1
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x12c>
 8000de2:	eb1c 0101 	adds.w	r1, ip, r1
 8000de6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x12a>
 8000dec:	4288      	cmp	r0, r1
 8000dee:	f200 80cb 	bhi.w	8000f88 <__udivmoddi4+0x2c0>
 8000df2:	4643      	mov	r3, r8
 8000df4:	1a09      	subs	r1, r1, r0
 8000df6:	b2a4      	uxth	r4, r4
 8000df8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000e00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e04:	fb0e fe00 	mul.w	lr, lr, r0
 8000e08:	45a6      	cmp	lr, r4
 8000e0a:	d908      	bls.n	8000e1e <__udivmoddi4+0x156>
 8000e0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e14:	d202      	bcs.n	8000e1c <__udivmoddi4+0x154>
 8000e16:	45a6      	cmp	lr, r4
 8000e18:	f200 80bb 	bhi.w	8000f92 <__udivmoddi4+0x2ca>
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	eba4 040e 	sub.w	r4, r4, lr
 8000e22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e26:	e79c      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000e28:	f1c6 0720 	rsb	r7, r6, #32
 8000e2c:	40b3      	lsls	r3, r6
 8000e2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e36:	fa20 f407 	lsr.w	r4, r0, r7
 8000e3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	40f9      	lsrs	r1, r7
 8000e42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e46:	fa00 f306 	lsl.w	r3, r0, r6
 8000e4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4e:	0c20      	lsrs	r0, r4, #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fb09 1118 	mls	r1, r9, r8, r1
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e60:	4288      	cmp	r0, r1
 8000e62:	fa02 f206 	lsl.w	r2, r2, r6
 8000e66:	d90b      	bls.n	8000e80 <__udivmoddi4+0x1b8>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e70:	f080 8088 	bcs.w	8000f84 <__udivmoddi4+0x2bc>
 8000e74:	4288      	cmp	r0, r1
 8000e76:	f240 8085 	bls.w	8000f84 <__udivmoddi4+0x2bc>
 8000e7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e88:	fb09 1110 	mls	r1, r9, r0, r1
 8000e8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e94:	458e      	cmp	lr, r1
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x1e2>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea0:	d26c      	bcs.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea2:	458e      	cmp	lr, r1
 8000ea4:	d96a      	bls.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	4461      	add	r1, ip
 8000eaa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eae:	fba0 9402 	umull	r9, r4, r0, r2
 8000eb2:	eba1 010e 	sub.w	r1, r1, lr
 8000eb6:	42a1      	cmp	r1, r4
 8000eb8:	46c8      	mov	r8, r9
 8000eba:	46a6      	mov	lr, r4
 8000ebc:	d356      	bcc.n	8000f6c <__udivmoddi4+0x2a4>
 8000ebe:	d053      	beq.n	8000f68 <__udivmoddi4+0x2a0>
 8000ec0:	b15d      	cbz	r5, 8000eda <__udivmoddi4+0x212>
 8000ec2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ec6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eca:	fa01 f707 	lsl.w	r7, r1, r7
 8000ece:	fa22 f306 	lsr.w	r3, r2, r6
 8000ed2:	40f1      	lsrs	r1, r6
 8000ed4:	431f      	orrs	r7, r3
 8000ed6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eda:	2600      	movs	r6, #0
 8000edc:	4631      	mov	r1, r6
 8000ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee2:	f1c2 0320 	rsb	r3, r2, #32
 8000ee6:	40d8      	lsrs	r0, r3
 8000ee8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eec:	fa21 f303 	lsr.w	r3, r1, r3
 8000ef0:	4091      	lsls	r1, r2
 8000ef2:	4301      	orrs	r1, r0
 8000ef4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef8:	fa1f fe8c 	uxth.w	lr, ip
 8000efc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f00:	fb07 3610 	mls	r6, r7, r0, r3
 8000f04:	0c0b      	lsrs	r3, r1, #16
 8000f06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f0e:	429e      	cmp	r6, r3
 8000f10:	fa04 f402 	lsl.w	r4, r4, r2
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x260>
 8000f16:	eb1c 0303 	adds.w	r3, ip, r3
 8000f1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f1e:	d22f      	bcs.n	8000f80 <__udivmoddi4+0x2b8>
 8000f20:	429e      	cmp	r6, r3
 8000f22:	d92d      	bls.n	8000f80 <__udivmoddi4+0x2b8>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4463      	add	r3, ip
 8000f28:	1b9b      	subs	r3, r3, r6
 8000f2a:	b289      	uxth	r1, r1
 8000f2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f30:	fb07 3316 	mls	r3, r7, r6, r3
 8000f34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f38:	fb06 f30e 	mul.w	r3, r6, lr
 8000f3c:	428b      	cmp	r3, r1
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x28a>
 8000f40:	eb1c 0101 	adds.w	r1, ip, r1
 8000f44:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f48:	d216      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	d914      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4e:	3e02      	subs	r6, #2
 8000f50:	4461      	add	r1, ip
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f58:	e738      	b.n	8000dcc <__udivmoddi4+0x104>
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e705      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e3      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6f8      	b.n	8000d5a <__udivmoddi4+0x92>
 8000f68:	454b      	cmp	r3, r9
 8000f6a:	d2a9      	bcs.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7a3      	b.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f78:	4646      	mov	r6, r8
 8000f7a:	e7ea      	b.n	8000f52 <__udivmoddi4+0x28a>
 8000f7c:	4620      	mov	r0, r4
 8000f7e:	e794      	b.n	8000eaa <__udivmoddi4+0x1e2>
 8000f80:	4640      	mov	r0, r8
 8000f82:	e7d1      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f84:	46d0      	mov	r8, sl
 8000f86:	e77b      	b.n	8000e80 <__udivmoddi4+0x1b8>
 8000f88:	3b02      	subs	r3, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	e732      	b.n	8000df4 <__udivmoddi4+0x12c>
 8000f8e:	4630      	mov	r0, r6
 8000f90:	e709      	b.n	8000da6 <__udivmoddi4+0xde>
 8000f92:	4464      	add	r4, ip
 8000f94:	3802      	subs	r0, #2
 8000f96:	e742      	b.n	8000e1e <__udivmoddi4+0x156>

08000f98 <__aeabi_idiv0>:
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <INA219Read_cx>:
 *  D16[1] :  00 CD  // D8[ 3 2 ]
 *  D16[1] | D16[0] = ABCD
 * */


uint16_t INA219Read_cx(I2C_HandleTypeDef *hi2c,uint8_t dv_addr, uint8_t ina_rg){
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af04      	add	r7, sp, #16
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	70fb      	strb	r3, [r7, #3]
 8000fa8:	4613      	mov	r3, r2
 8000faa:	70bb      	strb	r3, [r7, #2]
	 * @param : ina_rg - register address need to access
	 * @Retval: raw bit value
	 * @ex. answer = INA219Read_cx(&hi2c1, INA219_ADDR_1, INA219_RG_Current);
	 * */

	INACBffr.D32 = 0; //// buffer clear
 8000fac:	4b0d      	ldr	r3, [pc, #52]	; (8000fe4 <INA219Read_cx+0x48>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	601a      	str	r2, [r3, #0]
	HAL_I2C_Mem_Read(hi2c, dv_addr, ina_rg, I2C_MEMADD_SIZE_8BIT, &INACBffr.D8[1], 2, 10);
 8000fb2:	78fb      	ldrb	r3, [r7, #3]
 8000fb4:	b299      	uxth	r1, r3
 8000fb6:	78bb      	ldrb	r3, [r7, #2]
 8000fb8:	b29a      	uxth	r2, r3
 8000fba:	230a      	movs	r3, #10
 8000fbc:	9302      	str	r3, [sp, #8]
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	9301      	str	r3, [sp, #4]
 8000fc2:	4b09      	ldr	r3, [pc, #36]	; (8000fe8 <INA219Read_cx+0x4c>)
 8000fc4:	9300      	str	r3, [sp, #0]
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	6878      	ldr	r0, [r7, #4]
 8000fca:	f003 fe43 	bl	8004c54 <HAL_I2C_Mem_Read>
	return INACBffr.D16[1] | INACBffr.D16[0];
 8000fce:	4b05      	ldr	r3, [pc, #20]	; (8000fe4 <INA219Read_cx+0x48>)
 8000fd0:	885a      	ldrh	r2, [r3, #2]
 8000fd2:	4b04      	ldr	r3, [pc, #16]	; (8000fe4 <INA219Read_cx+0x48>)
 8000fd4:	881b      	ldrh	r3, [r3, #0]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	b29b      	uxth	r3, r3
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	20000214 	.word	0x20000214
 8000fe8:	20000215 	.word	0x20000215
 8000fec:	00000000 	.word	0x00000000

08000ff0 <INA219_INIT_Calibrate>:
	HAL_I2C_Mem_Write(hi2c, dv_addr, INA219_RG_Config, I2C_MEMADD_SIZE_8BIT, &resetx, 2, 10);

}

INA219_Conf_Strc configura;
void INA219_INIT_Calibrate(I2C_HandleTypeDef *hi2c,uint8_t dv_addr){
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b08a      	sub	sp, #40	; 0x28
 8000ff4:	af04      	add	r7, sp, #16
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	70fb      	strb	r3, [r7, #3]
	 * @param : hi2c - HAL_I2C used to read
	 * @param : dv_addr - address of INA219 device in the busline
	 * */

	////// -------------------- Configuration -------------------------------------
	configura.INA219CF.reset = 0;
 8000ffc:	4a52      	ldr	r2, [pc, #328]	; (8001148 <INA219_INIT_Calibrate+0x158>)
 8000ffe:	7853      	ldrb	r3, [r2, #1]
 8001000:	f36f 13c7 	bfc	r3, #7, #1
 8001004:	7053      	strb	r3, [r2, #1]
	configura.INA219CF.BRNG = BRNG_FSR_32V;
 8001006:	4a50      	ldr	r2, [pc, #320]	; (8001148 <INA219_INIT_Calibrate+0x158>)
 8001008:	7853      	ldrb	r3, [r2, #1]
 800100a:	f043 0320 	orr.w	r3, r3, #32
 800100e:	7053      	strb	r3, [r2, #1]
	configura.INA219CF.PGA = PGA_GainD4_160mv;
 8001010:	4a4d      	ldr	r2, [pc, #308]	; (8001148 <INA219_INIT_Calibrate+0x158>)
 8001012:	7853      	ldrb	r3, [r2, #1]
 8001014:	2102      	movs	r1, #2
 8001016:	f361 03c4 	bfi	r3, r1, #3, #2
 800101a:	7053      	strb	r3, [r2, #1]
	configura.INA219CF.BADC = ADCI_12bit_532uS;
 800101c:	4a4a      	ldr	r2, [pc, #296]	; (8001148 <INA219_INIT_Calibrate+0x158>)
 800101e:	8813      	ldrh	r3, [r2, #0]
 8001020:	2103      	movs	r1, #3
 8001022:	f361 13ca 	bfi	r3, r1, #7, #4
 8001026:	8013      	strh	r3, [r2, #0]
	configura.INA219CF.SADC = ADCI_12bit_532uS;
 8001028:	4a47      	ldr	r2, [pc, #284]	; (8001148 <INA219_INIT_Calibrate+0x158>)
 800102a:	7813      	ldrb	r3, [r2, #0]
 800102c:	2103      	movs	r1, #3
 800102e:	f361 03c6 	bfi	r3, r1, #3, #4
 8001032:	7013      	strb	r3, [r2, #0]
	configura.INA219CF.Mode = INAM_ShuntBusV_Continuous;
 8001034:	4a44      	ldr	r2, [pc, #272]	; (8001148 <INA219_INIT_Calibrate+0x158>)
 8001036:	7813      	ldrb	r3, [r2, #0]
 8001038:	f043 0307 	orr.w	r3, r3, #7
 800103c:	7013      	strb	r3, [r2, #0]

	uint8_t confictor_si2c[2] = {configura.D8[1], configura.D8[0]};
 800103e:	4b42      	ldr	r3, [pc, #264]	; (8001148 <INA219_INIT_Calibrate+0x158>)
 8001040:	785b      	ldrb	r3, [r3, #1]
 8001042:	753b      	strb	r3, [r7, #20]
 8001044:	4b40      	ldr	r3, [pc, #256]	; (8001148 <INA219_INIT_Calibrate+0x158>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	757b      	strb	r3, [r7, #21]
	HAL_I2C_Mem_Write(hi2c, dv_addr, INA219_RG_Config, I2C_MEMADD_SIZE_8BIT, &confictor_si2c[0], 2, 10);
 800104a:	78fb      	ldrb	r3, [r7, #3]
 800104c:	b299      	uxth	r1, r3
 800104e:	230a      	movs	r3, #10
 8001050:	9302      	str	r3, [sp, #8]
 8001052:	2302      	movs	r3, #2
 8001054:	9301      	str	r3, [sp, #4]
 8001056:	f107 0314 	add.w	r3, r7, #20
 800105a:	9300      	str	r3, [sp, #0]
 800105c:	2301      	movs	r3, #1
 800105e:	2200      	movs	r2, #0
 8001060:	6878      	ldr	r0, [r7, #4]
 8001062:	f003 fcfd 	bl	8004a60 <HAL_I2C_Mem_Write>
		uint16_t U16;
	}calibrator;

	// float current_LSB = INA219_MAX_Expect_Current / 32768.0; // 2^15
	//calibrator.U16 = (int16_t)(trunc( 0.04096 / (current_LSB * INA219_R_SHUNT_Val))) << 1;
	calibrator.U16 = trunc( 0.04096 / (current_LSB * INA219_R_SHUNT_Val));
 8001066:	4b39      	ldr	r3, [pc, #228]	; (800114c <INA219_INIT_Calibrate+0x15c>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4618      	mov	r0, r3
 800106c:	f7ff fa74 	bl	8000558 <__aeabi_f2d>
 8001070:	a32d      	add	r3, pc, #180	; (adr r3, 8001128 <INA219_INIT_Calibrate+0x138>)
 8001072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001076:	f7ff fac7 	bl	8000608 <__aeabi_dmul>
 800107a:	4602      	mov	r2, r0
 800107c:	460b      	mov	r3, r1
 800107e:	a12c      	add	r1, pc, #176	; (adr r1, 8001130 <INA219_INIT_Calibrate+0x140>)
 8001080:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001084:	f7ff fbea 	bl	800085c <__aeabi_ddiv>
 8001088:	4602      	mov	r2, r0
 800108a:	460b      	mov	r3, r1
 800108c:	ec43 2b17 	vmov	d7, r2, r3
 8001090:	eeb0 0a47 	vmov.f32	s0, s14
 8001094:	eef0 0a67 	vmov.f32	s1, s15
 8001098:	f00b fc26 	bl	800c8e8 <trunc>
 800109c:	ec53 2b10 	vmov	r2, r3, d0
 80010a0:	4610      	mov	r0, r2
 80010a2:	4619      	mov	r1, r3
 80010a4:	f7ff fd88 	bl	8000bb8 <__aeabi_d2uiz>
 80010a8:	4603      	mov	r3, r0
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	823b      	strh	r3, [r7, #16]
#ifdef calibrate_EQ6
	calibrator.U16 = trunc((calibrator.U16 * MeaShuntCurrent_ExtMeter) / INA219_Current_Raw);
 80010ae:	8a3b      	ldrh	r3, [r7, #16]
 80010b0:	4618      	mov	r0, r3
 80010b2:	f7ff fa3f 	bl	8000534 <__aeabi_i2d>
 80010b6:	a320      	add	r3, pc, #128	; (adr r3, 8001138 <INA219_INIT_Calibrate+0x148>)
 80010b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010bc:	f7ff faa4 	bl	8000608 <__aeabi_dmul>
 80010c0:	4602      	mov	r2, r0
 80010c2:	460b      	mov	r3, r1
 80010c4:	4610      	mov	r0, r2
 80010c6:	4619      	mov	r1, r3
 80010c8:	a31d      	add	r3, pc, #116	; (adr r3, 8001140 <INA219_INIT_Calibrate+0x150>)
 80010ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ce:	f7ff fbc5 	bl	800085c <__aeabi_ddiv>
 80010d2:	4602      	mov	r2, r0
 80010d4:	460b      	mov	r3, r1
 80010d6:	ec43 2b17 	vmov	d7, r2, r3
 80010da:	eeb0 0a47 	vmov.f32	s0, s14
 80010de:	eef0 0a67 	vmov.f32	s1, s15
 80010e2:	f00b fc01 	bl	800c8e8 <trunc>
 80010e6:	ec53 2b10 	vmov	r2, r3, d0
 80010ea:	4610      	mov	r0, r2
 80010ec:	4619      	mov	r1, r3
 80010ee:	f7ff fd63 	bl	8000bb8 <__aeabi_d2uiz>
 80010f2:	4603      	mov	r3, r0
 80010f4:	b29b      	uxth	r3, r3
 80010f6:	823b      	strh	r3, [r7, #16]
#endif
	uint8_t calibrator_si2c[2] = {calibrator.U8[1], calibrator.U8[0]}; //// switch byte to send high order first in I2C
 80010f8:	7c7b      	ldrb	r3, [r7, #17]
 80010fa:	733b      	strb	r3, [r7, #12]
 80010fc:	7c3b      	ldrb	r3, [r7, #16]
 80010fe:	737b      	strb	r3, [r7, #13]
	////  ex calibrator(I = 3A, 0.1Rshunt) = 4473 = 0x1179

	HAL_I2C_Mem_Write(hi2c, dv_addr, INA219_RG_Calibra, I2C_MEMADD_SIZE_8BIT, &calibrator_si2c[0], 2, 10);
 8001100:	78fb      	ldrb	r3, [r7, #3]
 8001102:	b299      	uxth	r1, r3
 8001104:	230a      	movs	r3, #10
 8001106:	9302      	str	r3, [sp, #8]
 8001108:	2302      	movs	r3, #2
 800110a:	9301      	str	r3, [sp, #4]
 800110c:	f107 030c 	add.w	r3, r7, #12
 8001110:	9300      	str	r3, [sp, #0]
 8001112:	2301      	movs	r3, #1
 8001114:	2205      	movs	r2, #5
 8001116:	6878      	ldr	r0, [r7, #4]
 8001118:	f003 fca2 	bl	8004a60 <HAL_I2C_Mem_Write>

}
 800111c:	bf00      	nop
 800111e:	3718      	adds	r7, #24
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	f3af 8000 	nop.w
 8001128:	9999999a 	.word	0x9999999a
 800112c:	3fb99999 	.word	0x3fb99999
 8001130:	88e368f1 	.word	0x88e368f1
 8001134:	3fa4f8b5 	.word	0x3fa4f8b5
 8001138:	9999999a 	.word	0x9999999a
 800113c:	3fe99999 	.word	0x3fe99999
 8001140:	9999999a 	.word	0x9999999a
 8001144:	40059999 	.word	0x40059999
 8001148:	20000218 	.word	0x20000218
 800114c:	20000000 	.word	0x20000000

08001150 <INA219Read_BusV>:
	uint8_t calibrator_si2c[2] = {calibrator.U8[1], calibrator.U8[0]}; //// switch byte to send high order first in I2C
	HAL_I2C_Mem_Write(hi2c, dv_addr, INA219_RG_Calibra, I2C_MEMADD_SIZE_8BIT, &calibrator_si2c[0], 2, 10);

}

uint16_t INA219Read_BusV(I2C_HandleTypeDef *hi2c,uint8_t dv_addr){
 8001150:	b580      	push	{r7, lr}
 8001152:	b086      	sub	sp, #24
 8001154:	af04      	add	r7, sp, #16
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	460b      	mov	r3, r1
 800115a:	70fb      	strb	r3, [r7, #3]
	//	if(INACBffr[2] & 0x01){ // still unsure how to deal with CNVR / OVF
//
//	}


	INACBffr.D32 = 0; //// buffer clear
 800115c:	4b0e      	ldr	r3, [pc, #56]	; (8001198 <INA219Read_BusV+0x48>)
 800115e:	2200      	movs	r2, #0
 8001160:	601a      	str	r2, [r3, #0]
	HAL_I2C_Mem_Read(hi2c, dv_addr, INA219_RG_BusV, I2C_MEMADD_SIZE_8BIT, &INACBffr.D8[1], 2, 10);
 8001162:	78fb      	ldrb	r3, [r7, #3]
 8001164:	b299      	uxth	r1, r3
 8001166:	230a      	movs	r3, #10
 8001168:	9302      	str	r3, [sp, #8]
 800116a:	2302      	movs	r3, #2
 800116c:	9301      	str	r3, [sp, #4]
 800116e:	4b0b      	ldr	r3, [pc, #44]	; (800119c <INA219Read_BusV+0x4c>)
 8001170:	9300      	str	r3, [sp, #0]
 8001172:	2301      	movs	r3, #1
 8001174:	2202      	movs	r2, #2
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f003 fd6c 	bl	8004c54 <HAL_I2C_Mem_Read>

	return ((INACBffr.D16[1] | INACBffr.D16[0]) >> 3) * 4;
 800117c:	4b06      	ldr	r3, [pc, #24]	; (8001198 <INA219Read_BusV+0x48>)
 800117e:	885a      	ldrh	r2, [r3, #2]
 8001180:	4b05      	ldr	r3, [pc, #20]	; (8001198 <INA219Read_BusV+0x48>)
 8001182:	881b      	ldrh	r3, [r3, #0]
 8001184:	4313      	orrs	r3, r2
 8001186:	b29b      	uxth	r3, r3
 8001188:	08db      	lsrs	r3, r3, #3
 800118a:	b29b      	uxth	r3, r3
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	b29b      	uxth	r3, r3
}
 8001190:	4618      	mov	r0, r3
 8001192:	3708      	adds	r7, #8
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	20000214 	.word	0x20000214
 800119c:	20000215 	.word	0x20000215

080011a0 <INA219Read_Current>:

uint16_t INA219Read_Current(I2C_HandleTypeDef *hi2c,uint8_t dv_addr){
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b086      	sub	sp, #24
 80011a4:	af04      	add	r7, sp, #16
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	460b      	mov	r3, r1
 80011aa:	70fb      	strb	r3, [r7, #3]
	 * @param : hi2c - HAL_I2C used to read
	 * @param : dv_addr - address of INA219 device in the busline
	 * @Retval: current in mA
	 * @ex.
	 * */
	INACBffr.D32 = 0; //// buffer clear
 80011ac:	4b0c      	ldr	r3, [pc, #48]	; (80011e0 <INA219Read_Current+0x40>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	601a      	str	r2, [r3, #0]
	HAL_I2C_Mem_Read(hi2c, dv_addr, INA219_RG_Current, I2C_MEMADD_SIZE_8BIT, &INACBffr.D8[1], 2, 10);
 80011b2:	78fb      	ldrb	r3, [r7, #3]
 80011b4:	b299      	uxth	r1, r3
 80011b6:	230a      	movs	r3, #10
 80011b8:	9302      	str	r3, [sp, #8]
 80011ba:	2302      	movs	r3, #2
 80011bc:	9301      	str	r3, [sp, #4]
 80011be:	4b09      	ldr	r3, [pc, #36]	; (80011e4 <INA219Read_Current+0x44>)
 80011c0:	9300      	str	r3, [sp, #0]
 80011c2:	2301      	movs	r3, #1
 80011c4:	2204      	movs	r2, #4
 80011c6:	6878      	ldr	r0, [r7, #4]
 80011c8:	f003 fd44 	bl	8004c54 <HAL_I2C_Mem_Read>

	return INACBffr.D16[1] | INACBffr.D16[0];
 80011cc:	4b04      	ldr	r3, [pc, #16]	; (80011e0 <INA219Read_Current+0x40>)
 80011ce:	885a      	ldrh	r2, [r3, #2]
 80011d0:	4b03      	ldr	r3, [pc, #12]	; (80011e0 <INA219Read_Current+0x40>)
 80011d2:	881b      	ldrh	r3, [r3, #0]
 80011d4:	4313      	orrs	r3, r2
 80011d6:	b29b      	uxth	r3, r3
}
 80011d8:	4618      	mov	r0, r3
 80011da:	3708      	adds	r7, #8
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	20000214 	.word	0x20000214
 80011e4:	20000215 	.word	0x20000215

080011e8 <INA219Read_ShuntV>:

float INA219Read_ShuntV(I2C_HandleTypeDef *hi2c,uint8_t dv_addr){
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b088      	sub	sp, #32
 80011ec:	af04      	add	r7, sp, #16
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	460b      	mov	r3, r1
 80011f2:	70fb      	strb	r3, [r7, #3]
	 * @param : hi2c - HAL_I2C used to read
	 * @param : dv_addr - address of INA219 device in the busline
	 * @Retval: shunt voltage in mV (.2f)
	 * @ex.
	 * */
	INACBffr.D32 = 0; //// buffer clear
 80011f4:	4b17      	ldr	r3, [pc, #92]	; (8001254 <INA219Read_ShuntV+0x6c>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	601a      	str	r2, [r3, #0]
	HAL_I2C_Mem_Read(hi2c, dv_addr, INA219_RG_ShuntV, I2C_MEMADD_SIZE_8BIT, &INACBffr.D8[1], 2, 10);
 80011fa:	78fb      	ldrb	r3, [r7, #3]
 80011fc:	b299      	uxth	r1, r3
 80011fe:	230a      	movs	r3, #10
 8001200:	9302      	str	r3, [sp, #8]
 8001202:	2302      	movs	r3, #2
 8001204:	9301      	str	r3, [sp, #4]
 8001206:	4b14      	ldr	r3, [pc, #80]	; (8001258 <INA219Read_ShuntV+0x70>)
 8001208:	9300      	str	r3, [sp, #0]
 800120a:	2301      	movs	r3, #1
 800120c:	2201      	movs	r2, #1
 800120e:	6878      	ldr	r0, [r7, #4]
 8001210:	f003 fd20 	bl	8004c54 <HAL_I2C_Mem_Read>

	//// Convert rawdata To V shunt from Table 7.Shunt Voltage Register Format

    int16_t rawshunt = INACBffr.D16[1] | INACBffr.D16[0];
 8001214:	4b0f      	ldr	r3, [pc, #60]	; (8001254 <INA219Read_ShuntV+0x6c>)
 8001216:	885a      	ldrh	r2, [r3, #2]
 8001218:	4b0e      	ldr	r3, [pc, #56]	; (8001254 <INA219Read_ShuntV+0x6c>)
 800121a:	881b      	ldrh	r3, [r3, #0]
 800121c:	4313      	orrs	r3, r2
 800121e:	b29b      	uxth	r3, r3
 8001220:	81fb      	strh	r3, [r7, #14]
    return rawshunt / 100.0;
 8001222:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff f984 	bl	8000534 <__aeabi_i2d>
 800122c:	f04f 0200 	mov.w	r2, #0
 8001230:	4b0a      	ldr	r3, [pc, #40]	; (800125c <INA219Read_ShuntV+0x74>)
 8001232:	f7ff fb13 	bl	800085c <__aeabi_ddiv>
 8001236:	4602      	mov	r2, r0
 8001238:	460b      	mov	r3, r1
 800123a:	4610      	mov	r0, r2
 800123c:	4619      	mov	r1, r3
 800123e:	f7ff fcdb 	bl	8000bf8 <__aeabi_d2f>
 8001242:	4603      	mov	r3, r0
 8001244:	ee07 3a90 	vmov	s15, r3
//    	return rawshunt / 100.0;
//    }else{
//    	// if 2's complements
//    	return (~rawshunt + 1) / 100.0;
//    }
}
 8001248:	eeb0 0a67 	vmov.f32	s0, s15
 800124c:	3710      	adds	r7, #16
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	20000214 	.word	0x20000214
 8001258:	20000215 	.word	0x20000215
 800125c:	40590000 	.word	0x40590000

08001260 <INA219Read_Power>:

float INA219Read_Power(I2C_HandleTypeDef *hi2c,uint8_t dv_addr){
 8001260:	b5b0      	push	{r4, r5, r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af04      	add	r7, sp, #16
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	460b      	mov	r3, r1
 800126a:	70fb      	strb	r3, [r7, #3]
	 * @param : hi2c - HAL_I2C used to read
	 * @param : dv_addr - address of INA219 device in the busline
	 * @Retval: Power in mW
	 * @ex.
	 * */
	INACBffr.D32 = 0; //// buffer clear
 800126c:	4b1e      	ldr	r3, [pc, #120]	; (80012e8 <INA219Read_Power+0x88>)
 800126e:	2200      	movs	r2, #0
 8001270:	601a      	str	r2, [r3, #0]
	HAL_I2C_Mem_Read(hi2c, dv_addr, INA219_RG_PoWer, I2C_MEMADD_SIZE_8BIT, &INACBffr.D8[1], 2, 10);
 8001272:	78fb      	ldrb	r3, [r7, #3]
 8001274:	b299      	uxth	r1, r3
 8001276:	230a      	movs	r3, #10
 8001278:	9302      	str	r3, [sp, #8]
 800127a:	2302      	movs	r3, #2
 800127c:	9301      	str	r3, [sp, #4]
 800127e:	4b1b      	ldr	r3, [pc, #108]	; (80012ec <INA219Read_Power+0x8c>)
 8001280:	9300      	str	r3, [sp, #0]
 8001282:	2301      	movs	r3, #1
 8001284:	2203      	movs	r2, #3
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	f003 fce4 	bl	8004c54 <HAL_I2C_Mem_Read>
	////  * 20, power_LSB = 20 x current_LSB & x 1000 make unit in mW
	return ((INACBffr.D16[1] | INACBffr.D16[0]) * (20000.0 * current_LSB));
 800128c:	4b16      	ldr	r3, [pc, #88]	; (80012e8 <INA219Read_Power+0x88>)
 800128e:	885a      	ldrh	r2, [r3, #2]
 8001290:	4b15      	ldr	r3, [pc, #84]	; (80012e8 <INA219Read_Power+0x88>)
 8001292:	881b      	ldrh	r3, [r3, #0]
 8001294:	4313      	orrs	r3, r2
 8001296:	b29b      	uxth	r3, r3
 8001298:	4618      	mov	r0, r3
 800129a:	f7ff f94b 	bl	8000534 <__aeabi_i2d>
 800129e:	4604      	mov	r4, r0
 80012a0:	460d      	mov	r5, r1
 80012a2:	4b13      	ldr	r3, [pc, #76]	; (80012f0 <INA219Read_Power+0x90>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff f956 	bl	8000558 <__aeabi_f2d>
 80012ac:	a30c      	add	r3, pc, #48	; (adr r3, 80012e0 <INA219Read_Power+0x80>)
 80012ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b2:	f7ff f9a9 	bl	8000608 <__aeabi_dmul>
 80012b6:	4602      	mov	r2, r0
 80012b8:	460b      	mov	r3, r1
 80012ba:	4620      	mov	r0, r4
 80012bc:	4629      	mov	r1, r5
 80012be:	f7ff f9a3 	bl	8000608 <__aeabi_dmul>
 80012c2:	4602      	mov	r2, r0
 80012c4:	460b      	mov	r3, r1
 80012c6:	4610      	mov	r0, r2
 80012c8:	4619      	mov	r1, r3
 80012ca:	f7ff fc95 	bl	8000bf8 <__aeabi_d2f>
 80012ce:	4603      	mov	r3, r0
 80012d0:	ee07 3a90 	vmov	s15, r3
}
 80012d4:	eeb0 0a67 	vmov.f32	s0, s15
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bdb0      	pop	{r4, r5, r7, pc}
 80012de:	bf00      	nop
 80012e0:	00000000 	.word	0x00000000
 80012e4:	40d38800 	.word	0x40d38800
 80012e8:	20000214 	.word	0x20000214
 80012ec:	20000215 	.word	0x20000215
 80012f0:	20000000 	.word	0x20000000

080012f4 <MCP3208_READ_8_DataSPI>:
/* Read using SPI 8 Bit Data size MSB first
 * Ex.
 * AA_bitread = MCP3208_READ_8_DataSPI(&hspi3, M8_CH0);
	VADC_cv =  MCP3208_ADCbit_to_Volt(AA_bitread); // 5 / 4096 * 0.00122
 * */
uint16_t MCP3208_READ_8_DataSPI(SPI_HandleTypeDef *hspi, MCP3208CHSelect M8_channel){
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b086      	sub	sp, #24
 80012f8:	af02      	add	r7, sp, #8
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	460b      	mov	r3, r1
 80012fe:	70fb      	strb	r3, [r7, #3]

	//// Shitty bitshift to the correct position Fig 6-1, MCP3208, MICROCHIP
	uint8_t D8_MOSI[3];
	uint8_t D8_MISO[3];
	D8_MOSI[0] = M8_channel >> 2;
 8001300:	78fb      	ldrb	r3, [r7, #3]
 8001302:	089b      	lsrs	r3, r3, #2
 8001304:	b2db      	uxtb	r3, r3
 8001306:	733b      	strb	r3, [r7, #12]
	D8_MOSI[1] = M8_channel << 6;
 8001308:	78fb      	ldrb	r3, [r7, #3]
 800130a:	019b      	lsls	r3, r3, #6
 800130c:	b2db      	uxtb	r3, r3
 800130e:	737b      	strb	r3, [r7, #13]


	HAL_GPIO_WritePin(MCP3208_SPI_CS_Port,MCP3208_SPI_CS_Pin , GPIO_PIN_RESET);
 8001310:	2200      	movs	r2, #0
 8001312:	2104      	movs	r1, #4
 8001314:	4810      	ldr	r0, [pc, #64]	; (8001358 <MCP3208_READ_8_DataSPI+0x64>)
 8001316:	f003 fa13 	bl	8004740 <HAL_GPIO_WritePin>

	HAL_SPI_TransmitReceive(hspi, &D8_MOSI[0], &D8_MISO[0], 3, 100);
 800131a:	f107 0208 	add.w	r2, r7, #8
 800131e:	f107 010c 	add.w	r1, r7, #12
 8001322:	2364      	movs	r3, #100	; 0x64
 8001324:	9300      	str	r3, [sp, #0]
 8001326:	2303      	movs	r3, #3
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f006 fc10 	bl	8007b4e <HAL_SPI_TransmitReceive>

	//HAL_SPI_Abort(hspi);
	HAL_GPIO_WritePin(MCP3208_SPI_CS_Port,MCP3208_SPI_CS_Pin , GPIO_PIN_SET);
 800132e:	2201      	movs	r2, #1
 8001330:	2104      	movs	r1, #4
 8001332:	4809      	ldr	r0, [pc, #36]	; (8001358 <MCP3208_READ_8_DataSPI+0x64>)
 8001334:	f003 fa04 	bl	8004740 <HAL_GPIO_WritePin>

	return ((D8_MISO[1] << 8) + D8_MISO[2]) & 0x0FFF;
 8001338:	7a7b      	ldrb	r3, [r7, #9]
 800133a:	b29b      	uxth	r3, r3
 800133c:	021b      	lsls	r3, r3, #8
 800133e:	b29a      	uxth	r2, r3
 8001340:	7abb      	ldrb	r3, [r7, #10]
 8001342:	b29b      	uxth	r3, r3
 8001344:	4413      	add	r3, r2
 8001346:	b29b      	uxth	r3, r3
 8001348:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800134c:	b29b      	uxth	r3, r3
}
 800134e:	4618      	mov	r0, r3
 8001350:	3710      	adds	r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	40020c00 	.word	0x40020c00
 800135c:	00000000 	.word	0x00000000

08001360 <MCP320x_ADCbit_to_Volt>:


float MCP320x_ADCbit_to_Volt(uint16_t adcbit){
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	80fb      	strh	r3, [r7, #6]
	return adcbit * 0.00122; // 5/4096
 800136a:	88fb      	ldrh	r3, [r7, #6]
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff f8e1 	bl	8000534 <__aeabi_i2d>
 8001372:	a309      	add	r3, pc, #36	; (adr r3, 8001398 <MCP320x_ADCbit_to_Volt+0x38>)
 8001374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001378:	f7ff f946 	bl	8000608 <__aeabi_dmul>
 800137c:	4602      	mov	r2, r0
 800137e:	460b      	mov	r3, r1
 8001380:	4610      	mov	r0, r2
 8001382:	4619      	mov	r1, r3
 8001384:	f7ff fc38 	bl	8000bf8 <__aeabi_d2f>
 8001388:	4603      	mov	r3, r0
 800138a:	ee07 3a90 	vmov	s15, r3
}
 800138e:	eeb0 0a67 	vmov.f32	s0, s15
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	0678c005 	.word	0x0678c005
 800139c:	3f53fd0d 	.word	0x3f53fd0d

080013a0 <Rx_Verita_engine>:
  */


static enum {init, unpack, decode}verita_engine;

VRTPTC_StatusTypedef Rx_Verita_engine(uint8_t *Rxbffr, uint32_t *regisk){
 80013a0:	b490      	push	{r4, r7}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	6039      	str	r1, [r7, #0]
	 * @param Rxbffr - input uart buffer
	 * @param regisk - register need the result be stored
	 */
	static uint8_t logger[12] = {0}; /// log Rxbffr without head packet
	static uint8_t index = 0; // use in case the start of verita is not at Rxbffr[0]
	uint8_t chksum[2]  = {0};
 80013aa:	2300      	movs	r3, #0
 80013ac:	81bb      	strh	r3, [r7, #12]
		uint8_t  U8[4];
		uint32_t U32;
	}logu;


	switch (verita_engine){
 80013ae:	4b6f      	ldr	r3, [pc, #444]	; (800156c <Rx_Verita_engine+0x1cc>)
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d023      	beq.n	80013fe <Rx_Verita_engine+0x5e>
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	f000 8082 	beq.w	80014c0 <Rx_Verita_engine+0x120>
	default:
	case init:

		if(Rxbffr[0 + index] == 0x56){ //flag_vrt_en ||
 80013bc:	4b6c      	ldr	r3, [pc, #432]	; (8001570 <Rx_Verita_engine+0x1d0>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	461a      	mov	r2, r3
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4413      	add	r3, r2
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2b56      	cmp	r3, #86	; 0x56
 80013ca:	d103      	bne.n	80013d4 <Rx_Verita_engine+0x34>
			verita_engine = unpack;
 80013cc:	4b67      	ldr	r3, [pc, #412]	; (800156c <Rx_Verita_engine+0x1cc>)
 80013ce:	2201      	movs	r2, #1
 80013d0:	701a      	strb	r2, [r3, #0]
		}else{
		//// go to next index if head not found
		index+=9;
		index %= RxbufferSize_VRT; // overflow
		}
		break; //// init
 80013d2:	e0c4      	b.n	800155e <Rx_Verita_engine+0x1be>
		index+=9;
 80013d4:	4b66      	ldr	r3, [pc, #408]	; (8001570 <Rx_Verita_engine+0x1d0>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	3309      	adds	r3, #9
 80013da:	b2da      	uxtb	r2, r3
 80013dc:	4b64      	ldr	r3, [pc, #400]	; (8001570 <Rx_Verita_engine+0x1d0>)
 80013de:	701a      	strb	r2, [r3, #0]
		index %= RxbufferSize_VRT; // overflow
 80013e0:	4b63      	ldr	r3, [pc, #396]	; (8001570 <Rx_Verita_engine+0x1d0>)
 80013e2:	781a      	ldrb	r2, [r3, #0]
 80013e4:	4b63      	ldr	r3, [pc, #396]	; (8001574 <Rx_Verita_engine+0x1d4>)
 80013e6:	fba3 1302 	umull	r1, r3, r3, r2
 80013ea:	08d9      	lsrs	r1, r3, #3
 80013ec:	460b      	mov	r3, r1
 80013ee:	00db      	lsls	r3, r3, #3
 80013f0:	440b      	add	r3, r1
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	b2da      	uxtb	r2, r3
 80013f8:	4b5d      	ldr	r3, [pc, #372]	; (8001570 <Rx_Verita_engine+0x1d0>)
 80013fa:	701a      	strb	r2, [r3, #0]
		break; //// init
 80013fc:	e0af      	b.n	800155e <Rx_Verita_engine+0x1be>


	case unpack:

		//// [] Header Check ------------------------------------------------------------------
		if(Rxbffr[index + 0] == 0x56 && Rxbffr[index + 1] == 0x52 && Rxbffr[index + 2] == 0x54){
 80013fe:	4b5c      	ldr	r3, [pc, #368]	; (8001570 <Rx_Verita_engine+0x1d0>)
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	461a      	mov	r2, r3
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	4413      	add	r3, r2
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	2b56      	cmp	r3, #86	; 0x56
 800140c:	d13f      	bne.n	800148e <Rx_Verita_engine+0xee>
 800140e:	4b58      	ldr	r3, [pc, #352]	; (8001570 <Rx_Verita_engine+0x1d0>)
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	3301      	adds	r3, #1
 8001414:	687a      	ldr	r2, [r7, #4]
 8001416:	4413      	add	r3, r2
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	2b52      	cmp	r3, #82	; 0x52
 800141c:	d137      	bne.n	800148e <Rx_Verita_engine+0xee>
 800141e:	4b54      	ldr	r3, [pc, #336]	; (8001570 <Rx_Verita_engine+0x1d0>)
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	3302      	adds	r3, #2
 8001424:	687a      	ldr	r2, [r7, #4]
 8001426:	4413      	add	r3, r2
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	2b54      	cmp	r3, #84	; 0x54
 800142c:	d12f      	bne.n	800148e <Rx_Verita_engine+0xee>

			//// log data first / prevent overwrite
			for(register int k = 0; k < 7; k++){
 800142e:	2400      	movs	r4, #0
 8001430:	e009      	b.n	8001446 <Rx_Verita_engine+0xa6>
				logger[k] = Rxbffr[index + k + 3];
 8001432:	4b4f      	ldr	r3, [pc, #316]	; (8001570 <Rx_Verita_engine+0x1d0>)
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	4423      	add	r3, r4
 8001438:	3303      	adds	r3, #3
 800143a:	687a      	ldr	r2, [r7, #4]
 800143c:	4413      	add	r3, r2
 800143e:	781a      	ldrb	r2, [r3, #0]
 8001440:	4b4d      	ldr	r3, [pc, #308]	; (8001578 <Rx_Verita_engine+0x1d8>)
 8001442:	551a      	strb	r2, [r3, r4]
			for(register int k = 0; k < 7; k++){
 8001444:	3401      	adds	r4, #1
 8001446:	2c06      	cmp	r4, #6
 8001448:	ddf3      	ble.n	8001432 <Rx_Verita_engine+0x92>
			}

			//// checksum here
			for(register int i = 0;i < 5; i++){
 800144a:	2400      	movs	r4, #0
 800144c:	e006      	b.n	800145c <Rx_Verita_engine+0xbc>
				chksum[0] += logger[i];
 800144e:	7b3a      	ldrb	r2, [r7, #12]
 8001450:	4b49      	ldr	r3, [pc, #292]	; (8001578 <Rx_Verita_engine+0x1d8>)
 8001452:	5d1b      	ldrb	r3, [r3, r4]
 8001454:	4413      	add	r3, r2
 8001456:	b2db      	uxtb	r3, r3
 8001458:	733b      	strb	r3, [r7, #12]
			for(register int i = 0;i < 5; i++){
 800145a:	3401      	adds	r4, #1
 800145c:	2c04      	cmp	r4, #4
 800145e:	ddf6      	ble.n	800144e <Rx_Verita_engine+0xae>
			}
			chksum[1] = ~chksum[0];
 8001460:	7b3b      	ldrb	r3, [r7, #12]
 8001462:	43db      	mvns	r3, r3
 8001464:	b2db      	uxtb	r3, r3
 8001466:	737b      	strb	r3, [r7, #13]
			if( chksum[1] == logger[5]){
 8001468:	7b7a      	ldrb	r2, [r7, #13]
 800146a:	4b43      	ldr	r3, [pc, #268]	; (8001578 <Rx_Verita_engine+0x1d8>)
 800146c:	795b      	ldrb	r3, [r3, #5]
 800146e:	429a      	cmp	r2, r3
 8001470:	d10b      	bne.n	800148a <Rx_Verita_engine+0xea>
				// pass
				//// mark that this data is already read
				Rxbffr[0 + index] = 0xFF;
 8001472:	4b3f      	ldr	r3, [pc, #252]	; (8001570 <Rx_Verita_engine+0x1d0>)
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	461a      	mov	r2, r3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	4413      	add	r3, r2
 800147c:	22ff      	movs	r2, #255	; 0xff
 800147e:	701a      	strb	r2, [r3, #0]
				verita_engine = decode;
 8001480:	4b3a      	ldr	r3, [pc, #232]	; (800156c <Rx_Verita_engine+0x1cc>)
 8001482:	2202      	movs	r2, #2
 8001484:	701a      	strb	r2, [r3, #0]
			if( chksum[1] == logger[5]){
 8001486:	bf00      	nop
//				Rxbffr[i] = 0x00;
//			}
			return VRT_UnEnc;

		}
		break; //// unpack
 8001488:	e069      	b.n	800155e <Rx_Verita_engine+0x1be>
				return VRT_DataLoss;}
 800148a:	2395      	movs	r3, #149	; 0x95
 800148c:	e068      	b.n	8001560 <Rx_Verita_engine+0x1c0>
			verita_engine = init;
 800148e:	4b37      	ldr	r3, [pc, #220]	; (800156c <Rx_Verita_engine+0x1cc>)
 8001490:	2200      	movs	r2, #0
 8001492:	701a      	strb	r2, [r3, #0]
			index+=9;
 8001494:	4b36      	ldr	r3, [pc, #216]	; (8001570 <Rx_Verita_engine+0x1d0>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	3309      	adds	r3, #9
 800149a:	b2da      	uxtb	r2, r3
 800149c:	4b34      	ldr	r3, [pc, #208]	; (8001570 <Rx_Verita_engine+0x1d0>)
 800149e:	701a      	strb	r2, [r3, #0]
			index %= RxbufferSize_VRT; // overflow
 80014a0:	4b33      	ldr	r3, [pc, #204]	; (8001570 <Rx_Verita_engine+0x1d0>)
 80014a2:	781a      	ldrb	r2, [r3, #0]
 80014a4:	4b33      	ldr	r3, [pc, #204]	; (8001574 <Rx_Verita_engine+0x1d4>)
 80014a6:	fba3 1302 	umull	r1, r3, r3, r2
 80014aa:	08d9      	lsrs	r1, r3, #3
 80014ac:	460b      	mov	r3, r1
 80014ae:	00db      	lsls	r3, r3, #3
 80014b0:	440b      	add	r3, r1
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	b2da      	uxtb	r2, r3
 80014b8:	4b2d      	ldr	r3, [pc, #180]	; (8001570 <Rx_Verita_engine+0x1d0>)
 80014ba:	701a      	strb	r2, [r3, #0]
			return VRT_UnEnc;
 80014bc:	2396      	movs	r3, #150	; 0x96
 80014be:	e04f      	b.n	8001560 <Rx_Verita_engine+0x1c0>

	case decode:
		verita_engine = init;
 80014c0:	4b2a      	ldr	r3, [pc, #168]	; (800156c <Rx_Verita_engine+0x1cc>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	701a      	strb	r2, [r3, #0]
		index += Framesize_VRT;
 80014c6:	4b2a      	ldr	r3, [pc, #168]	; (8001570 <Rx_Verita_engine+0x1d0>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	3309      	adds	r3, #9
 80014cc:	b2da      	uxtb	r2, r3
 80014ce:	4b28      	ldr	r3, [pc, #160]	; (8001570 <Rx_Verita_engine+0x1d0>)
 80014d0:	701a      	strb	r2, [r3, #0]
		index %= RxbufferSize_VRT; // overflow
 80014d2:	4b27      	ldr	r3, [pc, #156]	; (8001570 <Rx_Verita_engine+0x1d0>)
 80014d4:	781a      	ldrb	r2, [r3, #0]
 80014d6:	4b27      	ldr	r3, [pc, #156]	; (8001574 <Rx_Verita_engine+0x1d4>)
 80014d8:	fba3 1302 	umull	r1, r3, r3, r2
 80014dc:	08d9      	lsrs	r1, r3, #3
 80014de:	460b      	mov	r3, r1
 80014e0:	00db      	lsls	r3, r3, #3
 80014e2:	440b      	add	r3, r1
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	1ad3      	subs	r3, r2, r3
 80014e8:	b2da      	uxtb	r2, r3
 80014ea:	4b21      	ldr	r3, [pc, #132]	; (8001570 <Rx_Verita_engine+0x1d0>)
 80014ec:	701a      	strb	r2, [r3, #0]

		//// DATA phase, insert 32bit data into register box =================================
		if(logger[0] <= 0x20){
 80014ee:	4b22      	ldr	r3, [pc, #136]	; (8001578 <Rx_Verita_engine+0x1d8>)
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	2b20      	cmp	r3, #32
 80014f4:	d814      	bhi.n	8001520 <Rx_Verita_engine+0x180>
			logu.U8[2] = logger[2];
			logu.U8[1] = logger[3];
			logu.U8[0] = logger[4];
#else
			//// Little endian
			logu.U8[0] = logger[1];
 80014f6:	4b20      	ldr	r3, [pc, #128]	; (8001578 <Rx_Verita_engine+0x1d8>)
 80014f8:	785b      	ldrb	r3, [r3, #1]
 80014fa:	723b      	strb	r3, [r7, #8]
			logu.U8[1] = logger[2];
 80014fc:	4b1e      	ldr	r3, [pc, #120]	; (8001578 <Rx_Verita_engine+0x1d8>)
 80014fe:	789b      	ldrb	r3, [r3, #2]
 8001500:	727b      	strb	r3, [r7, #9]
			logu.U8[2] = logger[3];
 8001502:	4b1d      	ldr	r3, [pc, #116]	; (8001578 <Rx_Verita_engine+0x1d8>)
 8001504:	78db      	ldrb	r3, [r3, #3]
 8001506:	72bb      	strb	r3, [r7, #10]
			logu.U8[3] = logger[4];
 8001508:	4b1b      	ldr	r3, [pc, #108]	; (8001578 <Rx_Verita_engine+0x1d8>)
 800150a:	791b      	ldrb	r3, [r3, #4]
 800150c:	72fb      	strb	r3, [r7, #11]
#endif
			// place data into the request register
			regisk[logger[0]] = logu.U32;
 800150e:	4b1a      	ldr	r3, [pc, #104]	; (8001578 <Rx_Verita_engine+0x1d8>)
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	683a      	ldr	r2, [r7, #0]
 8001516:	4413      	add	r3, r2
 8001518:	68ba      	ldr	r2, [r7, #8]
 800151a:	601a      	str	r2, [r3, #0]


			return VRT_OK;
 800151c:	2391      	movs	r3, #145	; 0x91
 800151e:	e01f      	b.n	8001560 <Rx_Verita_engine+0x1c0>
		} //// -------------------------------------------------------------------------------

		//// CMD phase, return recieved Command =========================================
		if(logger[0] >= 0x90){
 8001520:	4b15      	ldr	r3, [pc, #84]	; (8001578 <Rx_Verita_engine+0x1d8>)
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	2b8f      	cmp	r3, #143	; 0x8f
 8001526:	d919      	bls.n	800155c <Rx_Verita_engine+0x1bc>
			switch(logger[0]){
 8001528:	4b13      	ldr	r3, [pc, #76]	; (8001578 <Rx_Verita_engine+0x1d8>)
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	3b91      	subs	r3, #145	; 0x91
 800152e:	2b03      	cmp	r3, #3
 8001530:	d80a      	bhi.n	8001548 <Rx_Verita_engine+0x1a8>
 8001532:	a201      	add	r2, pc, #4	; (adr r2, 8001538 <Rx_Verita_engine+0x198>)
 8001534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001538:	0800154d 	.word	0x0800154d
 800153c:	08001551 	.word	0x08001551
 8001540:	08001555 	.word	0x08001555
 8001544:	08001559 	.word	0x08001559
				default:
				case 0x90:
					return VRT_ERROR;
 8001548:	2390      	movs	r3, #144	; 0x90
 800154a:	e009      	b.n	8001560 <Rx_Verita_engine+0x1c0>
				case 0x91:
					return VRT_OK;
 800154c:	2391      	movs	r3, #145	; 0x91
 800154e:	e007      	b.n	8001560 <Rx_Verita_engine+0x1c0>
				case 0x92:
					return VRT_Busy;
 8001550:	2392      	movs	r3, #146	; 0x92
 8001552:	e005      	b.n	8001560 <Rx_Verita_engine+0x1c0>
				case 0x93:
					return VRT_Regain;
 8001554:	2393      	movs	r3, #147	; 0x93
 8001556:	e003      	b.n	8001560 <Rx_Verita_engine+0x1c0>
				case 0x94:
					return VRT_Next;
 8001558:	2394      	movs	r3, #148	; 0x94
 800155a:	e001      	b.n	8001560 <Rx_Verita_engine+0x1c0>
			}
		}

		//// -------------------------------------------------------------------------------

		break; // decode
 800155c:	bf00      	nop
	} // end switch
	return VRT_ERROR;
 800155e:	2390      	movs	r3, #144	; 0x90
}
 8001560:	4618      	mov	r0, r3
 8001562:	3710      	adds	r7, #16
 8001564:	46bd      	mov	sp, r7
 8001566:	bc90      	pop	{r4, r7}
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	2000021a 	.word	0x2000021a
 8001570:	2000021b 	.word	0x2000021b
 8001574:	38e38e39 	.word	0x38e38e39
 8001578:	2000021c 	.word	0x2000021c

0800157c <BL_UART_Start>:
 *
 * step x - Erase (old?) memory (?)
 * step x - Write Memory CMD with code
 * */

void BL_UART_Start(UART_HandleTypeDef *huart){
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]

	uint8_t UARTBL_Start = 0x7F;
 8001584:	237f      	movs	r3, #127	; 0x7f
 8001586:	73fb      	strb	r3, [r7, #15]
	//// step 1: Push BOOT0 -> HIGH
	HAL_GPIO_WritePin(BOOT0_Trigger_GPIO_PORT, BOOT0_Trigger_GPIO_PIN, GPIO_PIN_SET);
 8001588:	2201      	movs	r2, #1
 800158a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800158e:	4811      	ldr	r0, [pc, #68]	; (80015d4 <BL_UART_Start+0x58>)
 8001590:	f003 f8d6 	bl	8004740 <HAL_GPIO_WritePin>

	//// step 2: Reset Client, push SET NMOS
	HAL_GPIO_WritePin(Client_NRST_Trg_GPIO_PORT, Client_NRST_Trg_GPIO_PIN, GPIO_PIN_SET);
 8001594:	2201      	movs	r2, #1
 8001596:	2140      	movs	r1, #64	; 0x40
 8001598:	480f      	ldr	r0, [pc, #60]	; (80015d8 <BL_UART_Start+0x5c>)
 800159a:	f003 f8d1 	bl	8004740 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 800159e:	2014      	movs	r0, #20
 80015a0:	f002 fa04 	bl	80039ac <HAL_Delay>
	HAL_GPIO_WritePin(Client_NRST_Trg_GPIO_PORT, Client_NRST_Trg_GPIO_PIN, GPIO_PIN_RESET);
 80015a4:	2200      	movs	r2, #0
 80015a6:	2140      	movs	r1, #64	; 0x40
 80015a8:	480b      	ldr	r0, [pc, #44]	; (80015d8 <BL_UART_Start+0x5c>)
 80015aa:	f003 f8c9 	bl	8004740 <HAL_GPIO_WritePin>
	//// step 3: wait bootloader startup for 74.5ms ++
	HAL_Delay(85); // 80 is not enough
 80015ae:	2055      	movs	r0, #85	; 0x55
 80015b0:	f002 f9fc 	bl	80039ac <HAL_Delay>

	//// send 0x7F
	HAL_UART_Transmit(huart, &UARTBL_Start, 1, 10);
 80015b4:	f107 010f 	add.w	r1, r7, #15
 80015b8:	230a      	movs	r3, #10
 80015ba:	2201      	movs	r2, #1
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f007 f826 	bl	800860e <HAL_UART_Transmit>
	BL_UART_wait_ACK(huart, 20);
 80015c2:	2114      	movs	r1, #20
 80015c4:	6878      	ldr	r0, [r7, #4]
 80015c6:	f000 f9fb 	bl	80019c0 <BL_UART_wait_ACK>

}
 80015ca:	bf00      	nop
 80015cc:	3710      	adds	r7, #16
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	40020000 	.word	0x40020000
 80015d8:	40020800 	.word	0x40020800

080015dc <BL_UART_Finish>:

void BL_UART_Finish(){
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0

	//// reserve, pending for any operation that might be unfinished
	HAL_Delay(100);
 80015e0:	2064      	movs	r0, #100	; 0x64
 80015e2:	f002 f9e3 	bl	80039ac <HAL_Delay>
	//// pull BOOT0 back
	HAL_GPIO_WritePin(BOOT0_Trigger_GPIO_PORT, BOOT0_Trigger_GPIO_PIN, GPIO_PIN_RESET);
 80015e6:	2200      	movs	r2, #0
 80015e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015ec:	4808      	ldr	r0, [pc, #32]	; (8001610 <BL_UART_Finish+0x34>)
 80015ee:	f003 f8a7 	bl	8004740 <HAL_GPIO_WritePin>

	//// step 2: Reset Client, push SET NMOS
	HAL_GPIO_WritePin(Client_NRST_Trg_GPIO_PORT, Client_NRST_Trg_GPIO_PIN, GPIO_PIN_SET);
 80015f2:	2201      	movs	r2, #1
 80015f4:	2140      	movs	r1, #64	; 0x40
 80015f6:	4807      	ldr	r0, [pc, #28]	; (8001614 <BL_UART_Finish+0x38>)
 80015f8:	f003 f8a2 	bl	8004740 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80015fc:	2014      	movs	r0, #20
 80015fe:	f002 f9d5 	bl	80039ac <HAL_Delay>
	HAL_GPIO_WritePin(Client_NRST_Trg_GPIO_PORT, Client_NRST_Trg_GPIO_PIN, GPIO_PIN_RESET);
 8001602:	2200      	movs	r2, #0
 8001604:	2140      	movs	r1, #64	; 0x40
 8001606:	4803      	ldr	r0, [pc, #12]	; (8001614 <BL_UART_Finish+0x38>)
 8001608:	f003 f89a 	bl	8004740 <HAL_GPIO_WritePin>
}
 800160c:	bf00      	nop
 800160e:	bd80      	pop	{r7, pc}
 8001610:	40020000 	.word	0x40020000
 8001614:	40020800 	.word	0x40020800

08001618 <BL_UART_GETID>:
	}else{}

	return UB_NACK;
}

UARTBootloader_state BL_UART_GETID(UART_HandleTypeDef *huart, uint8_t *bufferd){
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	6039      	str	r1, [r7, #0]
	/* code 0x02 Get the version of the chip ID (identification)
	 * */
	uint8_t Start_GV[2] = {0x02, 0xFD};
 8001622:	f64f 5302 	movw	r3, #64770	; 0xfd02
 8001626:	81bb      	strh	r3, [r7, #12]
	uint8_t response = 0;
 8001628:	2300      	movs	r3, #0
 800162a:	73fb      	strb	r3, [r7, #15]


	HAL_UART_Transmit(huart, &Start_GV[0], 2, 10);
 800162c:	f107 010c 	add.w	r1, r7, #12
 8001630:	230a      	movs	r3, #10
 8001632:	2202      	movs	r2, #2
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f006 ffea 	bl	800860e <HAL_UART_Transmit>

	response = BL_UART_wait_ACK(huart, 10);
 800163a:	210a      	movs	r1, #10
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	f000 f9bf 	bl	80019c0 <BL_UART_wait_ACK>
 8001642:	4603      	mov	r3, r0
 8001644:	73fb      	strb	r3, [r7, #15]

	if(response == UB_ACK){
 8001646:	7bfb      	ldrb	r3, [r7, #15]
 8001648:	2b79      	cmp	r3, #121	; 0x79
 800164a:	d10d      	bne.n	8001668 <BL_UART_GETID+0x50>
		HAL_UART_Receive(huart, bufferd, 3, 10);
 800164c:	230a      	movs	r3, #10
 800164e:	2203      	movs	r2, #3
 8001650:	6839      	ldr	r1, [r7, #0]
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	f007 f86d 	bl	8008732 <HAL_UART_Receive>
		response = BL_UART_wait_ACK(huart, 10);
 8001658:	210a      	movs	r1, #10
 800165a:	6878      	ldr	r0, [r7, #4]
 800165c:	f000 f9b0 	bl	80019c0 <BL_UART_wait_ACK>
 8001660:	4603      	mov	r3, r0
 8001662:	73fb      	strb	r3, [r7, #15]
		return UB_ACK;
 8001664:	2379      	movs	r3, #121	; 0x79
 8001666:	e000      	b.n	800166a <BL_UART_GETID+0x52>
	}else{
		return UB_NACK;
 8001668:	231f      	movs	r3, #31
	}

	return UB_NACK;
}
 800166a:	4618      	mov	r0, r3
 800166c:	3710      	adds	r7, #16
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
	...

08001674 <BL_UART_WriteMem>:

	return UB_NACK;
}


UARTBootloader_state BL_UART_WriteMem(UART_HandleTypeDef *huart,uint32_t addr32, uint8_t numbyte,const uint8_t *wdatum){
 8001674:	b590      	push	{r4, r7, lr}
 8001676:	b0cb      	sub	sp, #300	; 0x12c
 8001678:	af00      	add	r7, sp, #0
 800167a:	f507 7494 	add.w	r4, r7, #296	; 0x128
 800167e:	f5a4 748e 	sub.w	r4, r4, #284	; 0x11c
 8001682:	6020      	str	r0, [r4, #0]
 8001684:	f507 7094 	add.w	r0, r7, #296	; 0x128
 8001688:	f5a0 7090 	sub.w	r0, r0, #288	; 0x120
 800168c:	6001      	str	r1, [r0, #0]
 800168e:	4611      	mov	r1, r2
 8001690:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8001694:	f5a2 7294 	sub.w	r2, r2, #296	; 0x128
 8001698:	6013      	str	r3, [r2, #0]
 800169a:	f507 7394 	add.w	r3, r7, #296	; 0x128
 800169e:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 80016a2:	460a      	mov	r2, r1
 80016a4:	701a      	strb	r2, [r3, #0]
	 * - receives the user data ((N + 1) bytes) and the checksum (XOR of N and of all data bytes)
	 * - programs the user data to memory starting from the received address
	 * - at the end of the command, if the write operation was successful, the bootloader
	 * 		transmits the ACK byte; otherwise it transmits an NACK byte to the application and aborts the command.
	 * */
	uint8_t Start_WM[2] = {0x31, 0xCE};
 80016a6:	f64c 6331 	movw	r3, #52785	; 0xce31
 80016aa:	f8a7 3124 	strh.w	r3, [r7, #292]	; 0x124
	uint8_t response = 0;
 80016ae:	2300      	movs	r3, #0
 80016b0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
	uint8_t numbytx[2] = {0};
 80016b4:	2300      	movs	r3, #0
 80016b6:	f8a7 3120 	strh.w	r3, [r7, #288]	; 0x120
	uint8_t addr8[5] = {0};
 80016ba:	2300      	movs	r3, #0
 80016bc:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80016c0:	2300      	movs	r3, #0
 80016c2:	f887 311c 	strb.w	r3, [r7, #284]	; 0x11c

	uint8_t bffr[260] = {0};
 80016c6:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80016ca:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80016ce:	2200      	movs	r2, #0
 80016d0:	601a      	str	r2, [r3, #0]
 80016d2:	3304      	adds	r3, #4
 80016d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016d8:	2100      	movs	r1, #0
 80016da:	4618      	mov	r0, r3
 80016dc:	f008 fa18 	bl	8009b10 <memset>
		uint8_t  U8[4];
		uint32_t U32;
	}loga;

	//// block from do sth in danger zone (option bytes, system memory)
	if(addr32 >= 0x1FFF0000 && addr32 <= 0x1FFFFFFF){
 80016e0:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80016e4:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a77      	ldr	r2, [pc, #476]	; (80018c8 <BL_UART_WriteMem+0x254>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d909      	bls.n	8001704 <BL_UART_WriteMem+0x90>
 80016f0:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80016f4:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80016fe:	d201      	bcs.n	8001704 <BL_UART_WriteMem+0x90>
		return UB_ParamERR;
 8001700:	23bc      	movs	r3, #188	; 0xbc
 8001702:	e0dc      	b.n	80018be <BL_UART_WriteMem+0x24a>
	}

	loga.U32 = addr32;
 8001704:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001708:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800170c:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8001710:	f5a2 7290 	sub.w	r2, r2, #288	; 0x120
 8001714:	6812      	ldr	r2, [r2, #0]
 8001716:	601a      	str	r2, [r3, #0]
	//// prepare address byte 3: MSB, byte 6: LSB
	addr8[0] = loga.U8[3];
 8001718:	f507 7394 	add.w	r3, r7, #296	; 0x128
 800171c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001720:	78db      	ldrb	r3, [r3, #3]
 8001722:	f887 3118 	strb.w	r3, [r7, #280]	; 0x118
	addr8[1] = loga.U8[2];
 8001726:	f507 7394 	add.w	r3, r7, #296	; 0x128
 800172a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800172e:	789b      	ldrb	r3, [r3, #2]
 8001730:	f887 3119 	strb.w	r3, [r7, #281]	; 0x119
	addr8[2] = loga.U8[1];
 8001734:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001738:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800173c:	785b      	ldrb	r3, [r3, #1]
 800173e:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
	addr8[3] = loga.U8[0];
 8001742:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001746:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b

	//// XOR Chksum addr
	addr8[4] = addr8[0]^addr8[1]^addr8[2]^addr8[3];
 8001750:	f897 2118 	ldrb.w	r2, [r7, #280]	; 0x118
 8001754:	f897 3119 	ldrb.w	r3, [r7, #281]	; 0x119
 8001758:	4053      	eors	r3, r2
 800175a:	b2da      	uxtb	r2, r3
 800175c:	f897 311a 	ldrb.w	r3, [r7, #282]	; 0x11a
 8001760:	4053      	eors	r3, r2
 8001762:	b2da      	uxtb	r2, r3
 8001764:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 8001768:	4053      	eors	r3, r2
 800176a:	b2db      	uxtb	r3, r3
 800176c:	f887 311c 	strb.w	r3, [r7, #284]	; 0x11c

	//// XOR Chksum  (XOR of N and of all data bytes)
	numbytx[0] = numbyte;
 8001770:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001774:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	f887 3120 	strb.w	r3, [r7, #288]	; 0x120
	bffr[0] = numbyte;
 800177e:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001782:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001786:	f507 7294 	add.w	r2, r7, #296	; 0x128
 800178a:	f2a2 1221 	subw	r2, r2, #289	; 0x121
 800178e:	7812      	ldrb	r2, [r2, #0]
 8001790:	701a      	strb	r2, [r3, #0]
	numbytx[1] = numbyte;
 8001792:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001796:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	f887 3121 	strb.w	r3, [r7, #289]	; 0x121
	for(register int i = 0;i <= numbyte;i++){
 80017a0:	2400      	movs	r4, #0
 80017a2:	e01c      	b.n	80017de <BL_UART_WriteMem+0x16a>
		numbytx[1] = numbytx[1]^wdatum[i];
 80017a4:	f897 2121 	ldrb.w	r2, [r7, #289]	; 0x121
 80017a8:	4621      	mov	r1, r4
 80017aa:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80017ae:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	440b      	add	r3, r1
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	4053      	eors	r3, r2
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	f887 3121 	strb.w	r3, [r7, #289]	; 0x121
		//// try
		bffr[i+1] = wdatum[i]; // bffr[i] = wdatum[i];
 80017c0:	4622      	mov	r2, r4
 80017c2:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80017c6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	441a      	add	r2, r3
 80017ce:	1c63      	adds	r3, r4, #1
 80017d0:	7811      	ldrb	r1, [r2, #0]
 80017d2:	f507 7294 	add.w	r2, r7, #296	; 0x128
 80017d6:	f5a2 728a 	sub.w	r2, r2, #276	; 0x114
 80017da:	54d1      	strb	r1, [r2, r3]
	for(register int i = 0;i <= numbyte;i++){
 80017dc:	3401      	adds	r4, #1
 80017de:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80017e2:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	429c      	cmp	r4, r3
 80017ea:	dddb      	ble.n	80017a4 <BL_UART_WriteMem+0x130>
	}
	// add last data which miss in for loop
	//bffr[numbyte] = wdatum[numbyte];
	// add chksum to the last buffer,
	bffr[numbyte+2] = numbytx[1];
 80017ec:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80017f0:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	3302      	adds	r3, #2
 80017f8:	f897 1121 	ldrb.w	r1, [r7, #289]	; 0x121
 80017fc:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8001800:	f5a2 728a 	sub.w	r2, r2, #276	; 0x114
 8001804:	54d1      	strb	r1, [r2, r3]

	//// Bytes 1-2
	HAL_UART_Transmit(huart, &Start_WM[0], 2, 10);
 8001806:	f507 7192 	add.w	r1, r7, #292	; 0x124
 800180a:	f507 7394 	add.w	r3, r7, #296	; 0x128
 800180e:	f5a3 708e 	sub.w	r0, r3, #284	; 0x11c
 8001812:	230a      	movs	r3, #10
 8001814:	2202      	movs	r2, #2
 8001816:	6800      	ldr	r0, [r0, #0]
 8001818:	f006 fef9 	bl	800860e <HAL_UART_Transmit>

	response = BL_UART_wait_ACK(huart, 10);
 800181c:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001820:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001824:	210a      	movs	r1, #10
 8001826:	6818      	ldr	r0, [r3, #0]
 8001828:	f000 f8ca 	bl	80019c0 <BL_UART_wait_ACK>
 800182c:	4603      	mov	r3, r0
 800182e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
	if(response == UB_ACK){
 8001832:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8001836:	2b79      	cmp	r3, #121	; 0x79
 8001838:	d140      	bne.n	80018bc <BL_UART_WriteMem+0x248>

		//// Bytes 3-6 Send ADDR Bytes +
		//// Byte  7 chksum
		HAL_UART_Transmit(huart, &addr8[0], 5, 15);
 800183a:	f507 718c 	add.w	r1, r7, #280	; 0x118
 800183e:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001842:	f5a3 708e 	sub.w	r0, r3, #284	; 0x11c
 8001846:	230f      	movs	r3, #15
 8001848:	2205      	movs	r2, #5
 800184a:	6800      	ldr	r0, [r0, #0]
 800184c:	f006 fedf 	bl	800860e <HAL_UART_Transmit>

		response = BL_UART_wait_ACK(huart, 10);
 8001850:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001854:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001858:	210a      	movs	r1, #10
 800185a:	6818      	ldr	r0, [r3, #0]
 800185c:	f000 f8b0 	bl	80019c0 <BL_UART_wait_ACK>
 8001860:	4603      	mov	r3, r0
 8001862:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
		if(response == UB_ACK){
 8001866:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800186a:	2b79      	cmp	r3, #121	; 0x79
 800186c:	d124      	bne.n	80018b8 <BL_UART_WriteMem+0x244>
//			HAL_UART_Transmit(huart, wdatum, numbyte+1, 100);
//			HAL_UART_Transmit(huart, &numbytx[1], 1, 5); //// chksum

			//// byte 8-n numbyte+ Writedata +chksum
			//HAL_UART_Transmit(huart, &numbytx[0], 1, 5);
			HAL_UART_Transmit(huart, bffr, numbyte+3, 100);
 800186e:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001872:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	b29b      	uxth	r3, r3
 800187a:	3303      	adds	r3, #3
 800187c:	b29a      	uxth	r2, r3
 800187e:	f107 0114 	add.w	r1, r7, #20
 8001882:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001886:	f5a3 708e 	sub.w	r0, r3, #284	; 0x11c
 800188a:	2364      	movs	r3, #100	; 0x64
 800188c:	6800      	ldr	r0, [r0, #0]
 800188e:	f006 febe 	bl	800860e <HAL_UART_Transmit>

			response = BL_UART_wait_ACK(huart, 10);
 8001892:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001896:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800189a:	210a      	movs	r1, #10
 800189c:	6818      	ldr	r0, [r3, #0]
 800189e:	f000 f88f 	bl	80019c0 <BL_UART_wait_ACK>
 80018a2:	4603      	mov	r3, r0
 80018a4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
			if(response == UB_ACK){
 80018a8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80018ac:	2b79      	cmp	r3, #121	; 0x79
 80018ae:	d101      	bne.n	80018b4 <BL_UART_WriteMem+0x240>
				return UB_ACK;
 80018b0:	2379      	movs	r3, #121	; 0x79
 80018b2:	e004      	b.n	80018be <BL_UART_WriteMem+0x24a>
			}else{return UB_NACK;}
 80018b4:	231f      	movs	r3, #31
 80018b6:	e002      	b.n	80018be <BL_UART_WriteMem+0x24a>


		}else{return UB_NACK;}
 80018b8:	231f      	movs	r3, #31
 80018ba:	e000      	b.n	80018be <BL_UART_WriteMem+0x24a>

	}else{return UB_NACK;}
 80018bc:	231f      	movs	r3, #31

	return UB_NACK;
}
 80018be:	4618      	mov	r0, r3
 80018c0:	f507 7796 	add.w	r7, r7, #300	; 0x12c
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd90      	pop	{r4, r7, pc}
 80018c8:	1ffeffff 	.word	0x1ffeffff

080018cc <BL_UART_WriteMem_d>:

UARTBootloader_state BL_UART_WriteMem_d(UART_HandleTypeDef *huart,uint32_t addr32, uint8_t numbyte,const uint8_t *wdatum){
 80018cc:	b590      	push	{r4, r7, lr}
 80018ce:	b08b      	sub	sp, #44	; 0x2c
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	60f8      	str	r0, [r7, #12]
 80018d4:	60b9      	str	r1, [r7, #8]
 80018d6:	603b      	str	r3, [r7, #0]
 80018d8:	4613      	mov	r3, r2
 80018da:	71fb      	strb	r3, [r7, #7]
	/* 	0x31 dummy
	 * */
	uint8_t Start_WM[2] = {0x31, 0xCE};
 80018dc:	f64c 6331 	movw	r3, #52785	; 0xce31
 80018e0:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint8_t numbytx[2] = {0};
 80018e2:	2300      	movs	r3, #0
 80018e4:	843b      	strh	r3, [r7, #32]
	uint8_t addr8[5] = {0};
 80018e6:	2300      	movs	r3, #0
 80018e8:	61bb      	str	r3, [r7, #24]
 80018ea:	2300      	movs	r3, #0
 80018ec:	773b      	strb	r3, [r7, #28]
		uint8_t  U8[4];
		uint32_t U32;
	}loga;

	//// block from do sth in danger zone (option bytes, system memory)
	if(addr32 >= 0x1FFF0000 && addr32 <= 0x1FFFFFFF){
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	4a32      	ldr	r2, [pc, #200]	; (80019bc <BL_UART_WriteMem_d+0xf0>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d905      	bls.n	8001902 <BL_UART_WriteMem_d+0x36>
 80018f6:	68bb      	ldr	r3, [r7, #8]
 80018f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80018fc:	d201      	bcs.n	8001902 <BL_UART_WriteMem_d+0x36>
		return UB_ParamERR;
 80018fe:	23bc      	movs	r3, #188	; 0xbc
 8001900:	e057      	b.n	80019b2 <BL_UART_WriteMem_d+0xe6>
	}

	loga.U32 = addr32;
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	617b      	str	r3, [r7, #20]
	//// prepare address byte 3: MSB, byte 6: LSB
	addr8[0] = loga.U8[3];
 8001906:	7dfb      	ldrb	r3, [r7, #23]
 8001908:	763b      	strb	r3, [r7, #24]
	addr8[1] = loga.U8[2];
 800190a:	7dbb      	ldrb	r3, [r7, #22]
 800190c:	767b      	strb	r3, [r7, #25]
	addr8[2] = loga.U8[1];
 800190e:	7d7b      	ldrb	r3, [r7, #21]
 8001910:	76bb      	strb	r3, [r7, #26]
	addr8[3] = loga.U8[0];
 8001912:	7d3b      	ldrb	r3, [r7, #20]
 8001914:	76fb      	strb	r3, [r7, #27]

	//// XOR Chksum addr
	addr8[4] = addr8[0]^addr8[1]^addr8[2]^addr8[3];
 8001916:	7e3a      	ldrb	r2, [r7, #24]
 8001918:	7e7b      	ldrb	r3, [r7, #25]
 800191a:	4053      	eors	r3, r2
 800191c:	b2da      	uxtb	r2, r3
 800191e:	7ebb      	ldrb	r3, [r7, #26]
 8001920:	4053      	eors	r3, r2
 8001922:	b2da      	uxtb	r2, r3
 8001924:	7efb      	ldrb	r3, [r7, #27]
 8001926:	4053      	eors	r3, r2
 8001928:	b2db      	uxtb	r3, r3
 800192a:	773b      	strb	r3, [r7, #28]

	//// XOR Chksum  (XOR of N and of all data bytes)
	numbytx[0] = numbyte;
 800192c:	79fb      	ldrb	r3, [r7, #7]
 800192e:	f887 3020 	strb.w	r3, [r7, #32]
	//numbytx[1] = (uint8_t)(0 - numbyte)- 1; //// complements
	numbytx[1] = numbyte;
 8001932:	79fb      	ldrb	r3, [r7, #7]
 8001934:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	for(register int i = 0;i < numbyte;i++){
 8001938:	2400      	movs	r4, #0
 800193a:	e00a      	b.n	8001952 <BL_UART_WriteMem_d+0x86>
		numbytx[1] = numbytx[1]^wdatum[i];
 800193c:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8001940:	4621      	mov	r1, r4
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	440b      	add	r3, r1
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	4053      	eors	r3, r2
 800194a:	b2db      	uxtb	r3, r3
 800194c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	for(register int i = 0;i < numbyte;i++){
 8001950:	3401      	adds	r4, #1
 8001952:	79fb      	ldrb	r3, [r7, #7]
 8001954:	429c      	cmp	r4, r3
 8001956:	dbf1      	blt.n	800193c <BL_UART_WriteMem_d+0x70>
	}

	//// Bytes 1-2
	HAL_UART_Transmit(huart, &Start_WM[0], 2, 10);
 8001958:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800195c:	230a      	movs	r3, #10
 800195e:	2202      	movs	r2, #2
 8001960:	68f8      	ldr	r0, [r7, #12]
 8001962:	f006 fe54 	bl	800860e <HAL_UART_Transmit>
	HAL_Delay(1);
 8001966:	2001      	movs	r0, #1
 8001968:	f002 f820 	bl	80039ac <HAL_Delay>

		//// Bytes 3-6 Send ADDR Bytes +
		//// Byte  7 chksum
		HAL_UART_Transmit(huart, &addr8[0], 5, 15);
 800196c:	f107 0118 	add.w	r1, r7, #24
 8001970:	230f      	movs	r3, #15
 8001972:	2205      	movs	r2, #5
 8001974:	68f8      	ldr	r0, [r7, #12]
 8001976:	f006 fe4a 	bl	800860e <HAL_UART_Transmit>
		HAL_Delay(1);
 800197a:	2001      	movs	r0, #1
 800197c:	f002 f816 	bl	80039ac <HAL_Delay>
			//// byte 8-n numbyte+ Writedata +chksum
			HAL_UART_Transmit(huart, &numbytx[0], 1, 5);
 8001980:	f107 0120 	add.w	r1, r7, #32
 8001984:	2305      	movs	r3, #5
 8001986:	2201      	movs	r2, #1
 8001988:	68f8      	ldr	r0, [r7, #12]
 800198a:	f006 fe40 	bl	800860e <HAL_UART_Transmit>
			HAL_UART_Transmit(huart, wdatum, numbyte+1, 50);
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	b29b      	uxth	r3, r3
 8001992:	3301      	adds	r3, #1
 8001994:	b29a      	uxth	r2, r3
 8001996:	2332      	movs	r3, #50	; 0x32
 8001998:	6839      	ldr	r1, [r7, #0]
 800199a:	68f8      	ldr	r0, [r7, #12]
 800199c:	f006 fe37 	bl	800860e <HAL_UART_Transmit>
			HAL_UART_Transmit(huart, &numbytx[1], 1, 5); //// chksum
 80019a0:	f107 0320 	add.w	r3, r7, #32
 80019a4:	1c59      	adds	r1, r3, #1
 80019a6:	2305      	movs	r3, #5
 80019a8:	2201      	movs	r2, #1
 80019aa:	68f8      	ldr	r0, [r7, #12]
 80019ac:	f006 fe2f 	bl	800860e <HAL_UART_Transmit>


	return UB_ACK;
 80019b0:	2379      	movs	r3, #121	; 0x79
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	372c      	adds	r7, #44	; 0x2c
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd90      	pop	{r4, r7, pc}
 80019ba:	bf00      	nop
 80019bc:	1ffeffff 	.word	0x1ffeffff

080019c0 <BL_UART_wait_ACK>:
	return BL_UART_wait_ACK(huart, 500);

}


UARTBootloader_state BL_UART_wait_ACK(UART_HandleTypeDef *huart, uint16_t timeout){
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b086      	sub	sp, #24
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	460b      	mov	r3, r1
 80019ca:	807b      	strh	r3, [r7, #2]
	uint8_t tick = 1;
 80019cc:	2301      	movs	r3, #1
 80019ce:	75fb      	strb	r3, [r7, #23]
	uint8_t response = 0;
 80019d0:	2300      	movs	r3, #0
 80019d2:	73fb      	strb	r3, [r7, #15]
	uint32_t timestick;

	timestick = HAL_GetTick() + timeout;
 80019d4:	f001 ffde 	bl	8003994 <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	887b      	ldrh	r3, [r7, #2]
 80019dc:	4413      	add	r3, r2
 80019de:	613b      	str	r3, [r7, #16]

	while(tick){
 80019e0:	e018      	b.n	8001a14 <BL_UART_wait_ACK+0x54>
		HAL_UART_Receive(huart, &response, 1, 2);
 80019e2:	f107 010f 	add.w	r1, r7, #15
 80019e6:	2302      	movs	r3, #2
 80019e8:	2201      	movs	r2, #1
 80019ea:	6878      	ldr	r0, [r7, #4]
 80019ec:	f006 fea1 	bl	8008732 <HAL_UART_Receive>

		if(response == 0x79){
 80019f0:	7bfb      	ldrb	r3, [r7, #15]
 80019f2:	2b79      	cmp	r3, #121	; 0x79
 80019f4:	d101      	bne.n	80019fa <BL_UART_wait_ACK+0x3a>
			return UB_ACK;
 80019f6:	2379      	movs	r3, #121	; 0x79
 80019f8:	e010      	b.n	8001a1c <BL_UART_wait_ACK+0x5c>
		}else if(response == 0x1F){
 80019fa:	7bfb      	ldrb	r3, [r7, #15]
 80019fc:	2b1f      	cmp	r3, #31
 80019fe:	d101      	bne.n	8001a04 <BL_UART_wait_ACK+0x44>
			return UB_NACK;
 8001a00:	231f      	movs	r3, #31
 8001a02:	e00b      	b.n	8001a1c <BL_UART_wait_ACK+0x5c>
		}else{}

		if(HAL_GetTick()>= timestick){
 8001a04:	f001 ffc6 	bl	8003994 <HAL_GetTick>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d801      	bhi.n	8001a14 <BL_UART_wait_ACK+0x54>
			return UB_Timeout;
 8001a10:	23ab      	movs	r3, #171	; 0xab
 8001a12:	e003      	b.n	8001a1c <BL_UART_wait_ACK+0x5c>
	while(tick){
 8001a14:	7dfb      	ldrb	r3, [r7, #23]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d1e3      	bne.n	80019e2 <BL_UART_wait_ACK+0x22>
		}
	}
	return UB_NACK;
 8001a1a:	231f      	movs	r3, #31
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3718      	adds	r7, #24
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a24:	b5b0      	push	{r4, r5, r7, lr}
 8001a26:	b092      	sub	sp, #72	; 0x48
 8001a28:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a2a:	f001 ff4d 	bl	80038c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a2e:	f000 f88f 	bl	8001b50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a32:	f000 fa1d 	bl	8001e70 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a36:	f000 f9fb 	bl	8001e30 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001a3a:	f000 f9a5 	bl	8001d88 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001a3e:	f000 f8ef 	bl	8001c20 <MX_I2C1_Init>
  MX_USART6_UART_Init();
 8001a42:	f000 f9cb 	bl	8001ddc <MX_USART6_UART_Init>
  MX_SPI3_Init();
 8001a46:	f000 f919 	bl	8001c7c <MX_SPI3_Init>
  MX_TIM10_Init();
 8001a4a:	f000 f94d 	bl	8001ce8 <MX_TIM10_Init>
  MX_USART1_UART_Init();
 8001a4e:	f000 f96f 	bl	8001d30 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim10); // buzzer timer
 8001a52:	4835      	ldr	r0, [pc, #212]	; (8001b28 <main+0x104>)
 8001a54:	f006 fb38 	bl	80080c8 <HAL_TIM_Base_Start_IT>

  ili9341_Init();
 8001a58:	f001 f91c 	bl	8002c94 <ili9341_Init>
  ili9341_DisplayOn();
 8001a5c:	f001 f8fe 	bl	8002c5c <ili9341_DisplayOn>

  ili9341_FillRect(50, 20, 50, 20, cl_RED);
 8001a60:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001a64:	9300      	str	r3, [sp, #0]
 8001a66:	2314      	movs	r3, #20
 8001a68:	2232      	movs	r2, #50	; 0x32
 8001a6a:	2114      	movs	r1, #20
 8001a6c:	2032      	movs	r0, #50	; 0x32
 8001a6e:	f001 fa29 	bl	8002ec4 <ili9341_FillRect>
  ili9341_FillRect(100, 20, 50, 20, cl_GREEN);
 8001a72:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001a76:	9300      	str	r3, [sp, #0]
 8001a78:	2314      	movs	r3, #20
 8001a7a:	2232      	movs	r2, #50	; 0x32
 8001a7c:	2114      	movs	r1, #20
 8001a7e:	2064      	movs	r0, #100	; 0x64
 8001a80:	f001 fa20 	bl	8002ec4 <ili9341_FillRect>
  ili9341_FillRect(150, 20, 50, 20, cl_BLUE);
 8001a84:	231f      	movs	r3, #31
 8001a86:	9300      	str	r3, [sp, #0]
 8001a88:	2314      	movs	r3, #20
 8001a8a:	2232      	movs	r2, #50	; 0x32
 8001a8c:	2114      	movs	r1, #20
 8001a8e:	2096      	movs	r0, #150	; 0x96
 8001a90:	f001 fa18 	bl	8002ec4 <ili9341_FillRect>

#ifdef INA219_Wrk
  INA219_INIT_Calibrate(&hi2c1, INA219_ADDR_1);
 8001a94:	2180      	movs	r1, #128	; 0x80
 8001a96:	4825      	ldr	r0, [pc, #148]	; (8001b2c <main+0x108>)
 8001a98:	f7ff faaa 	bl	8000ff0 <INA219_INIT_Calibrate>
//
//  INA219_INIT(&hi2c1, INA219_ADDR_1, cofgra);
//  INA219_Calibrate(&hi2c1, INA219_ADDR_1);
#endif

  char temp[]="----------------- F411_Verita_Master --------------------\r\n";
 8001a9c:	4b24      	ldr	r3, [pc, #144]	; (8001b30 <main+0x10c>)
 8001a9e:	1d3c      	adds	r4, r7, #4
 8001aa0:	461d      	mov	r5, r3
 8001aa2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001aa4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001aa6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001aa8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001aaa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001aac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001aae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001ab2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp),10);
 8001ab6:	1d3b      	adds	r3, r7, #4
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7fe fb91 	bl	80001e0 <strlen>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	b29a      	uxth	r2, r3
 8001ac2:	1d39      	adds	r1, r7, #4
 8001ac4:	230a      	movs	r3, #10
 8001ac6:	481b      	ldr	r0, [pc, #108]	; (8001b34 <main+0x110>)
 8001ac8:	f006 fda1 	bl	800860e <HAL_UART_Transmit>


////  ------------- UART Recieve --------------------------
  HAL_UART_Receive_DMA(&huart6, &RxBufferMtCl[0], RxbufferSize_VRT);
 8001acc:	2224      	movs	r2, #36	; 0x24
 8001ace:	491a      	ldr	r1, [pc, #104]	; (8001b38 <main+0x114>)
 8001ad0:	481a      	ldr	r0, [pc, #104]	; (8001b3c <main+0x118>)
 8001ad2:	f006 fed0 	bl	8008876 <HAL_UART_Receive_DMA>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  //// -------- buzzer & Button -----------------
	  Button_machine();
 8001ad6:	f000 fbf5 	bl	80022c4 <Button_machine>
	  ////  ------------- Verita UART Recieve --------------------------
	  //HAL_UART_Receive_DMA(&huart6, &RxBufferMtCl[0], 9); // Normal DMA
	  //engst = Rx_Verita_engine(RxBufferMtCl, verita_regis);
	  Rx_Verita_engine(RxBufferMtCl, VRB.U32);
 8001ada:	4919      	ldr	r1, [pc, #100]	; (8001b40 <main+0x11c>)
 8001adc:	4816      	ldr	r0, [pc, #88]	; (8001b38 <main+0x114>)
 8001ade:	f7ff fc5f 	bl	80013a0 <Rx_Verita_engine>
	  //// ----------------------------------------------------


	  if (HAL_GetTick() >= timestamp_buzbtn){
 8001ae2:	f001 ff57 	bl	8003994 <HAL_GetTick>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	4b16      	ldr	r3, [pc, #88]	; (8001b44 <main+0x120>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d306      	bcc.n	8001afe <main+0xda>
		timestamp_buzbtn += 10;
 8001af0:	4b14      	ldr	r3, [pc, #80]	; (8001b44 <main+0x120>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	330a      	adds	r3, #10
 8001af6:	4a13      	ldr	r2, [pc, #76]	; (8001b44 <main+0x120>)
 8001af8:	6013      	str	r3, [r2, #0]

		running_box();
 8001afa:	f000 faa5 	bl	8002048 <running_box>
		//buzzer_scream_cnt();
	  }// timestamp_dis


	  if (HAL_GetTick() >= timestamp_one){
 8001afe:	f001 ff49 	bl	8003994 <HAL_GetTick>
 8001b02:	4602      	mov	r2, r0
 8001b04:	4b10      	ldr	r3, [pc, #64]	; (8001b48 <main+0x124>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d3e4      	bcc.n	8001ad6 <main+0xb2>
		  timestamp_one += 1000;
 8001b0c:	4b0e      	ldr	r3, [pc, #56]	; (8001b48 <main+0x124>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8001b14:	4a0c      	ldr	r2, [pc, #48]	; (8001b48 <main+0x124>)
 8001b16:	6013      	str	r3, [r2, #0]
		  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001b18:	2120      	movs	r1, #32
 8001b1a:	480c      	ldr	r0, [pc, #48]	; (8001b4c <main+0x128>)
 8001b1c:	f002 fe29 	bl	8004772 <HAL_GPIO_TogglePin>

		  GrandState_Verita();
 8001b20:	f000 fc82 	bl	8002428 <GrandState_Verita>
	  Button_machine();
 8001b24:	e7d7      	b.n	8001ad6 <main+0xb2>
 8001b26:	bf00      	nop
 8001b28:	200002d4 	.word	0x200002d4
 8001b2c:	20000228 	.word	0x20000228
 8001b30:	0800c9e8 	.word	0x0800c9e8
 8001b34:	20000360 	.word	0x20000360
 8001b38:	200004ac 	.word	0x200004ac
 8001b3c:	200003a4 	.word	0x200003a4
 8001b40:	200004e8 	.word	0x200004e8
 8001b44:	20000584 	.word	0x20000584
 8001b48:	20000580 	.word	0x20000580
 8001b4c:	40020000 	.word	0x40020000

08001b50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b094      	sub	sp, #80	; 0x50
 8001b54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b56:	f107 0320 	add.w	r3, r7, #32
 8001b5a:	2230      	movs	r2, #48	; 0x30
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f007 ffd6 	bl	8009b10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b64:	f107 030c 	add.w	r3, r7, #12
 8001b68:	2200      	movs	r2, #0
 8001b6a:	601a      	str	r2, [r3, #0]
 8001b6c:	605a      	str	r2, [r3, #4]
 8001b6e:	609a      	str	r2, [r3, #8]
 8001b70:	60da      	str	r2, [r3, #12]
 8001b72:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b74:	2300      	movs	r3, #0
 8001b76:	60bb      	str	r3, [r7, #8]
 8001b78:	4b27      	ldr	r3, [pc, #156]	; (8001c18 <SystemClock_Config+0xc8>)
 8001b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7c:	4a26      	ldr	r2, [pc, #152]	; (8001c18 <SystemClock_Config+0xc8>)
 8001b7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b82:	6413      	str	r3, [r2, #64]	; 0x40
 8001b84:	4b24      	ldr	r3, [pc, #144]	; (8001c18 <SystemClock_Config+0xc8>)
 8001b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b8c:	60bb      	str	r3, [r7, #8]
 8001b8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b90:	2300      	movs	r3, #0
 8001b92:	607b      	str	r3, [r7, #4]
 8001b94:	4b21      	ldr	r3, [pc, #132]	; (8001c1c <SystemClock_Config+0xcc>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a20      	ldr	r2, [pc, #128]	; (8001c1c <SystemClock_Config+0xcc>)
 8001b9a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001b9e:	6013      	str	r3, [r2, #0]
 8001ba0:	4b1e      	ldr	r3, [pc, #120]	; (8001c1c <SystemClock_Config+0xcc>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001ba8:	607b      	str	r3, [r7, #4]
 8001baa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bac:	2302      	movs	r3, #2
 8001bae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bb4:	2310      	movs	r3, #16
 8001bb6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bb8:	2302      	movs	r3, #2
 8001bba:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001bc0:	2308      	movs	r3, #8
 8001bc2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001bc4:	2364      	movs	r3, #100	; 0x64
 8001bc6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001bcc:	2304      	movs	r3, #4
 8001bce:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bd0:	f107 0320 	add.w	r3, r7, #32
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f005 fa99 	bl	800710c <HAL_RCC_OscConfig>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d001      	beq.n	8001be4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001be0:	f000 fd0c 	bl	80025fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001be4:	230f      	movs	r3, #15
 8001be6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001be8:	2302      	movs	r3, #2
 8001bea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bec:	2300      	movs	r3, #0
 8001bee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001bf0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bf4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001bfa:	f107 030c 	add.w	r3, r7, #12
 8001bfe:	2103      	movs	r1, #3
 8001c00:	4618      	mov	r0, r3
 8001c02:	f005 fcfb 	bl	80075fc <HAL_RCC_ClockConfig>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001c0c:	f000 fcf6 	bl	80025fc <Error_Handler>
  }
}
 8001c10:	bf00      	nop
 8001c12:	3750      	adds	r7, #80	; 0x50
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	40023800 	.word	0x40023800
 8001c1c:	40007000 	.word	0x40007000

08001c20 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c24:	4b12      	ldr	r3, [pc, #72]	; (8001c70 <MX_I2C1_Init+0x50>)
 8001c26:	4a13      	ldr	r2, [pc, #76]	; (8001c74 <MX_I2C1_Init+0x54>)
 8001c28:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001c2a:	4b11      	ldr	r3, [pc, #68]	; (8001c70 <MX_I2C1_Init+0x50>)
 8001c2c:	4a12      	ldr	r2, [pc, #72]	; (8001c78 <MX_I2C1_Init+0x58>)
 8001c2e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c30:	4b0f      	ldr	r3, [pc, #60]	; (8001c70 <MX_I2C1_Init+0x50>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001c36:	4b0e      	ldr	r3, [pc, #56]	; (8001c70 <MX_I2C1_Init+0x50>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c3c:	4b0c      	ldr	r3, [pc, #48]	; (8001c70 <MX_I2C1_Init+0x50>)
 8001c3e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c42:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c44:	4b0a      	ldr	r3, [pc, #40]	; (8001c70 <MX_I2C1_Init+0x50>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001c4a:	4b09      	ldr	r3, [pc, #36]	; (8001c70 <MX_I2C1_Init+0x50>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c50:	4b07      	ldr	r3, [pc, #28]	; (8001c70 <MX_I2C1_Init+0x50>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c56:	4b06      	ldr	r3, [pc, #24]	; (8001c70 <MX_I2C1_Init+0x50>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c5c:	4804      	ldr	r0, [pc, #16]	; (8001c70 <MX_I2C1_Init+0x50>)
 8001c5e:	f002 fdbb 	bl	80047d8 <HAL_I2C_Init>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001c68:	f000 fcc8 	bl	80025fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c6c:	bf00      	nop
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	20000228 	.word	0x20000228
 8001c74:	40005400 	.word	0x40005400
 8001c78:	00061a80 	.word	0x00061a80

08001c7c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001c80:	4b17      	ldr	r3, [pc, #92]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001c82:	4a18      	ldr	r2, [pc, #96]	; (8001ce4 <MX_SPI3_Init+0x68>)
 8001c84:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001c86:	4b16      	ldr	r3, [pc, #88]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001c88:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c8c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001c8e:	4b14      	ldr	r3, [pc, #80]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c94:	4b12      	ldr	r3, [pc, #72]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c9a:	4b11      	ldr	r3, [pc, #68]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ca0:	4b0f      	ldr	r3, [pc, #60]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001ca6:	4b0e      	ldr	r3, [pc, #56]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001ca8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cac:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001cae:	4b0c      	ldr	r3, [pc, #48]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001cb0:	2220      	movs	r2, #32
 8001cb2:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cb4:	4b0a      	ldr	r3, [pc, #40]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cba:	4b09      	ldr	r3, [pc, #36]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cc0:	4b07      	ldr	r3, [pc, #28]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001cc6:	4b06      	ldr	r3, [pc, #24]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001cc8:	220a      	movs	r2, #10
 8001cca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001ccc:	4804      	ldr	r0, [pc, #16]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001cce:	f005 feb5 	bl	8007a3c <HAL_SPI_Init>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001cd8:	f000 fc90 	bl	80025fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001cdc:	bf00      	nop
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	2000027c 	.word	0x2000027c
 8001ce4:	40003c00 	.word	0x40003c00

08001ce8 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001cec:	4b0e      	ldr	r3, [pc, #56]	; (8001d28 <MX_TIM10_Init+0x40>)
 8001cee:	4a0f      	ldr	r2, [pc, #60]	; (8001d2c <MX_TIM10_Init+0x44>)
 8001cf0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 999;
 8001cf2:	4b0d      	ldr	r3, [pc, #52]	; (8001d28 <MX_TIM10_Init+0x40>)
 8001cf4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001cf8:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cfa:	4b0b      	ldr	r3, [pc, #44]	; (8001d28 <MX_TIM10_Init+0x40>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 4999;
 8001d00:	4b09      	ldr	r3, [pc, #36]	; (8001d28 <MX_TIM10_Init+0x40>)
 8001d02:	f241 3287 	movw	r2, #4999	; 0x1387
 8001d06:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d08:	4b07      	ldr	r3, [pc, #28]	; (8001d28 <MX_TIM10_Init+0x40>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d0e:	4b06      	ldr	r3, [pc, #24]	; (8001d28 <MX_TIM10_Init+0x40>)
 8001d10:	2280      	movs	r2, #128	; 0x80
 8001d12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001d14:	4804      	ldr	r0, [pc, #16]	; (8001d28 <MX_TIM10_Init+0x40>)
 8001d16:	f006 f987 	bl	8008028 <HAL_TIM_Base_Init>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 8001d20:	f000 fc6c 	bl	80025fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001d24:	bf00      	nop
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	200002d4 	.word	0x200002d4
 8001d2c:	40014400 	.word	0x40014400

08001d30 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d34:	4b12      	ldr	r3, [pc, #72]	; (8001d80 <MX_USART1_UART_Init+0x50>)
 8001d36:	4a13      	ldr	r2, [pc, #76]	; (8001d84 <MX_USART1_UART_Init+0x54>)
 8001d38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d3a:	4b11      	ldr	r3, [pc, #68]	; (8001d80 <MX_USART1_UART_Init+0x50>)
 8001d3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8001d42:	4b0f      	ldr	r3, [pc, #60]	; (8001d80 <MX_USART1_UART_Init+0x50>)
 8001d44:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001d48:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d4a:	4b0d      	ldr	r3, [pc, #52]	; (8001d80 <MX_USART1_UART_Init+0x50>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8001d50:	4b0b      	ldr	r3, [pc, #44]	; (8001d80 <MX_USART1_UART_Init+0x50>)
 8001d52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d56:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d58:	4b09      	ldr	r3, [pc, #36]	; (8001d80 <MX_USART1_UART_Init+0x50>)
 8001d5a:	220c      	movs	r2, #12
 8001d5c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d5e:	4b08      	ldr	r3, [pc, #32]	; (8001d80 <MX_USART1_UART_Init+0x50>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d64:	4b06      	ldr	r3, [pc, #24]	; (8001d80 <MX_USART1_UART_Init+0x50>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d6a:	4805      	ldr	r0, [pc, #20]	; (8001d80 <MX_USART1_UART_Init+0x50>)
 8001d6c:	f006 fc02 	bl	8008574 <HAL_UART_Init>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <MX_USART1_UART_Init+0x4a>
  {
    Error_Handler();
 8001d76:	f000 fc41 	bl	80025fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d7a:	bf00      	nop
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	2000031c 	.word	0x2000031c
 8001d84:	40011000 	.word	0x40011000

08001d88 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d8c:	4b11      	ldr	r3, [pc, #68]	; (8001dd4 <MX_USART2_UART_Init+0x4c>)
 8001d8e:	4a12      	ldr	r2, [pc, #72]	; (8001dd8 <MX_USART2_UART_Init+0x50>)
 8001d90:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d92:	4b10      	ldr	r3, [pc, #64]	; (8001dd4 <MX_USART2_UART_Init+0x4c>)
 8001d94:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d98:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d9a:	4b0e      	ldr	r3, [pc, #56]	; (8001dd4 <MX_USART2_UART_Init+0x4c>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001da0:	4b0c      	ldr	r3, [pc, #48]	; (8001dd4 <MX_USART2_UART_Init+0x4c>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001da6:	4b0b      	ldr	r3, [pc, #44]	; (8001dd4 <MX_USART2_UART_Init+0x4c>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001dac:	4b09      	ldr	r3, [pc, #36]	; (8001dd4 <MX_USART2_UART_Init+0x4c>)
 8001dae:	220c      	movs	r2, #12
 8001db0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001db2:	4b08      	ldr	r3, [pc, #32]	; (8001dd4 <MX_USART2_UART_Init+0x4c>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001db8:	4b06      	ldr	r3, [pc, #24]	; (8001dd4 <MX_USART2_UART_Init+0x4c>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001dbe:	4805      	ldr	r0, [pc, #20]	; (8001dd4 <MX_USART2_UART_Init+0x4c>)
 8001dc0:	f006 fbd8 	bl	8008574 <HAL_UART_Init>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d001      	beq.n	8001dce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001dca:	f000 fc17 	bl	80025fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001dce:	bf00      	nop
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	20000360 	.word	0x20000360
 8001dd8:	40004400 	.word	0x40004400

08001ddc <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001de0:	4b11      	ldr	r3, [pc, #68]	; (8001e28 <MX_USART6_UART_Init+0x4c>)
 8001de2:	4a12      	ldr	r2, [pc, #72]	; (8001e2c <MX_USART6_UART_Init+0x50>)
 8001de4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001de6:	4b10      	ldr	r3, [pc, #64]	; (8001e28 <MX_USART6_UART_Init+0x4c>)
 8001de8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001dec:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001dee:	4b0e      	ldr	r3, [pc, #56]	; (8001e28 <MX_USART6_UART_Init+0x4c>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001df4:	4b0c      	ldr	r3, [pc, #48]	; (8001e28 <MX_USART6_UART_Init+0x4c>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001dfa:	4b0b      	ldr	r3, [pc, #44]	; (8001e28 <MX_USART6_UART_Init+0x4c>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001e00:	4b09      	ldr	r3, [pc, #36]	; (8001e28 <MX_USART6_UART_Init+0x4c>)
 8001e02:	220c      	movs	r2, #12
 8001e04:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e06:	4b08      	ldr	r3, [pc, #32]	; (8001e28 <MX_USART6_UART_Init+0x4c>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e0c:	4b06      	ldr	r3, [pc, #24]	; (8001e28 <MX_USART6_UART_Init+0x4c>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001e12:	4805      	ldr	r0, [pc, #20]	; (8001e28 <MX_USART6_UART_Init+0x4c>)
 8001e14:	f006 fbae 	bl	8008574 <HAL_UART_Init>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001e1e:	f000 fbed 	bl	80025fc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001e22:	bf00      	nop
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	200003a4 	.word	0x200003a4
 8001e2c:	40011400 	.word	0x40011400

08001e30 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001e36:	2300      	movs	r3, #0
 8001e38:	607b      	str	r3, [r7, #4]
 8001e3a:	4b0c      	ldr	r3, [pc, #48]	; (8001e6c <MX_DMA_Init+0x3c>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3e:	4a0b      	ldr	r2, [pc, #44]	; (8001e6c <MX_DMA_Init+0x3c>)
 8001e40:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e44:	6313      	str	r3, [r2, #48]	; 0x30
 8001e46:	4b09      	ldr	r3, [pc, #36]	; (8001e6c <MX_DMA_Init+0x3c>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e4e:	607b      	str	r3, [r7, #4]
 8001e50:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001e52:	2200      	movs	r2, #0
 8001e54:	2100      	movs	r1, #0
 8001e56:	2039      	movs	r0, #57	; 0x39
 8001e58:	f001 fea7 	bl	8003baa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001e5c:	2039      	movs	r0, #57	; 0x39
 8001e5e:	f001 fec0 	bl	8003be2 <HAL_NVIC_EnableIRQ>

}
 8001e62:	bf00      	nop
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	40023800 	.word	0x40023800

08001e70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b08a      	sub	sp, #40	; 0x28
 8001e74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e76:	f107 0314 	add.w	r3, r7, #20
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	601a      	str	r2, [r3, #0]
 8001e7e:	605a      	str	r2, [r3, #4]
 8001e80:	609a      	str	r2, [r3, #8]
 8001e82:	60da      	str	r2, [r3, #12]
 8001e84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e86:	2300      	movs	r3, #0
 8001e88:	613b      	str	r3, [r7, #16]
 8001e8a:	4b6a      	ldr	r3, [pc, #424]	; (8002034 <MX_GPIO_Init+0x1c4>)
 8001e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8e:	4a69      	ldr	r2, [pc, #420]	; (8002034 <MX_GPIO_Init+0x1c4>)
 8001e90:	f043 0304 	orr.w	r3, r3, #4
 8001e94:	6313      	str	r3, [r2, #48]	; 0x30
 8001e96:	4b67      	ldr	r3, [pc, #412]	; (8002034 <MX_GPIO_Init+0x1c4>)
 8001e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9a:	f003 0304 	and.w	r3, r3, #4
 8001e9e:	613b      	str	r3, [r7, #16]
 8001ea0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	60fb      	str	r3, [r7, #12]
 8001ea6:	4b63      	ldr	r3, [pc, #396]	; (8002034 <MX_GPIO_Init+0x1c4>)
 8001ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eaa:	4a62      	ldr	r2, [pc, #392]	; (8002034 <MX_GPIO_Init+0x1c4>)
 8001eac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001eb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001eb2:	4b60      	ldr	r3, [pc, #384]	; (8002034 <MX_GPIO_Init+0x1c4>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eba:	60fb      	str	r3, [r7, #12]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60bb      	str	r3, [r7, #8]
 8001ec2:	4b5c      	ldr	r3, [pc, #368]	; (8002034 <MX_GPIO_Init+0x1c4>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec6:	4a5b      	ldr	r2, [pc, #364]	; (8002034 <MX_GPIO_Init+0x1c4>)
 8001ec8:	f043 0301 	orr.w	r3, r3, #1
 8001ecc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ece:	4b59      	ldr	r3, [pc, #356]	; (8002034 <MX_GPIO_Init+0x1c4>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	60bb      	str	r3, [r7, #8]
 8001ed8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eda:	2300      	movs	r3, #0
 8001edc:	607b      	str	r3, [r7, #4]
 8001ede:	4b55      	ldr	r3, [pc, #340]	; (8002034 <MX_GPIO_Init+0x1c4>)
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee2:	4a54      	ldr	r2, [pc, #336]	; (8002034 <MX_GPIO_Init+0x1c4>)
 8001ee4:	f043 0302 	orr.w	r3, r3, #2
 8001ee8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eea:	4b52      	ldr	r3, [pc, #328]	; (8002034 <MX_GPIO_Init+0x1c4>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eee:	f003 0302 	and.w	r3, r3, #2
 8001ef2:	607b      	str	r3, [r7, #4]
 8001ef4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	603b      	str	r3, [r7, #0]
 8001efa:	4b4e      	ldr	r3, [pc, #312]	; (8002034 <MX_GPIO_Init+0x1c4>)
 8001efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efe:	4a4d      	ldr	r2, [pc, #308]	; (8002034 <MX_GPIO_Init+0x1c4>)
 8001f00:	f043 0308 	orr.w	r3, r3, #8
 8001f04:	6313      	str	r3, [r2, #48]	; 0x30
 8001f06:	4b4b      	ldr	r3, [pc, #300]	; (8002034 <MX_GPIO_Init+0x1c4>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0a:	f003 0308 	and.w	r3, r3, #8
 8001f0e:	603b      	str	r3, [r7, #0]
 8001f10:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCD_RS_Pin|LCD_CS_Pin|LCD_MOSI_Pin|client_NRST_Pin
 8001f12:	2200      	movs	r2, #0
 8001f14:	f240 214b 	movw	r1, #587	; 0x24b
 8001f18:	4847      	ldr	r0, [pc, #284]	; (8002038 <MX_GPIO_Init+0x1c8>)
 8001f1a:	f002 fc11 	bl	8004740 <HAL_GPIO_WritePin>
                          |Buzzer_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_RST_Pin|LD2_Pin|boot0_trigger_Pin, GPIO_PIN_RESET);
 8001f1e:	2200      	movs	r2, #0
 8001f20:	f44f 7198 	mov.w	r1, #304	; 0x130
 8001f24:	4845      	ldr	r0, [pc, #276]	; (800203c <MX_GPIO_Init+0x1cc>)
 8001f26:	f002 fc0b 	bl	8004740 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_SCK_GPIO_Port, LCD_SCK_Pin, GPIO_PIN_RESET);
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	2101      	movs	r1, #1
 8001f2e:	4844      	ldr	r0, [pc, #272]	; (8002040 <MX_GPIO_Init+0x1d0>)
 8001f30:	f002 fc06 	bl	8004740 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8001f34:	2200      	movs	r2, #0
 8001f36:	2104      	movs	r1, #4
 8001f38:	4842      	ldr	r0, [pc, #264]	; (8002044 <MX_GPIO_Init+0x1d4>)
 8001f3a:	f002 fc01 	bl	8004740 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001f3e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001f44:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001f48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001f4e:	f107 0314 	add.w	r3, r7, #20
 8001f52:	4619      	mov	r1, r3
 8001f54:	4838      	ldr	r0, [pc, #224]	; (8002038 <MX_GPIO_Init+0x1c8>)
 8001f56:	f002 fa6f 	bl	8004438 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RS_Pin LCD_CS_Pin client_NRST_Pin Buzzer_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_CS_Pin|client_NRST_Pin|Buzzer_Pin;
 8001f5a:	f240 2343 	movw	r3, #579	; 0x243
 8001f5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f60:	2301      	movs	r3, #1
 8001f62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f64:	2300      	movs	r3, #0
 8001f66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f6c:	f107 0314 	add.w	r3, r7, #20
 8001f70:	4619      	mov	r1, r3
 8001f72:	4831      	ldr	r0, [pc, #196]	; (8002038 <MX_GPIO_Init+0x1c8>)
 8001f74:	f002 fa60 	bl	8004438 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_MISO_Pin */
  GPIO_InitStruct.Pin = LCD_MISO_Pin;
 8001f78:	2304      	movs	r3, #4
 8001f7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f80:	2300      	movs	r3, #0
 8001f82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LCD_MISO_GPIO_Port, &GPIO_InitStruct);
 8001f84:	f107 0314 	add.w	r3, r7, #20
 8001f88:	4619      	mov	r1, r3
 8001f8a:	482b      	ldr	r0, [pc, #172]	; (8002038 <MX_GPIO_Init+0x1c8>)
 8001f8c:	f002 fa54 	bl	8004438 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_MOSI_Pin */
  GPIO_InitStruct.Pin = LCD_MOSI_Pin;
 8001f90:	2308      	movs	r3, #8
 8001f92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f94:	2301      	movs	r3, #1
 8001f96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f9c:	2302      	movs	r3, #2
 8001f9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_MOSI_GPIO_Port, &GPIO_InitStruct);
 8001fa0:	f107 0314 	add.w	r3, r7, #20
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	4824      	ldr	r0, [pc, #144]	; (8002038 <MX_GPIO_Init+0x1c8>)
 8001fa8:	f002 fa46 	bl	8004438 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RST_Pin LD2_Pin boot0_trigger_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LD2_Pin|boot0_trigger_Pin;
 8001fac:	f44f 7398 	mov.w	r3, #304	; 0x130
 8001fb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fbe:	f107 0314 	add.w	r3, r7, #20
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	481d      	ldr	r0, [pc, #116]	; (800203c <MX_GPIO_Init+0x1cc>)
 8001fc6:	f002 fa37 	bl	8004438 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_SCK_Pin */
  GPIO_InitStruct.Pin = LCD_SCK_Pin;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_SCK_GPIO_Port, &GPIO_InitStruct);
 8001fda:	f107 0314 	add.w	r3, r7, #20
 8001fde:	4619      	mov	r1, r3
 8001fe0:	4817      	ldr	r0, [pc, #92]	; (8002040 <MX_GPIO_Init+0x1d0>)
 8001fe2:	f002 fa29 	bl	8004438 <HAL_GPIO_Init>

  /*Configure GPIO pins : Btn_1_Pin Btn_2_Pin Btn_3_Pin Btn_4_Pin */
  GPIO_InitStruct.Pin = Btn_1_Pin|Btn_2_Pin|Btn_3_Pin|Btn_4_Pin;
 8001fe6:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001fea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fec:	2300      	movs	r3, #0
 8001fee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ff4:	f107 0314 	add.w	r3, r7, #20
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	4811      	ldr	r0, [pc, #68]	; (8002040 <MX_GPIO_Init+0x1d0>)
 8001ffc:	f002 fa1c 	bl	8004438 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CS_Pin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8002000:	2304      	movs	r3, #4
 8002002:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002004:	2301      	movs	r3, #1
 8002006:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002008:	2300      	movs	r3, #0
 800200a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800200c:	2300      	movs	r3, #0
 800200e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8002010:	f107 0314 	add.w	r3, r7, #20
 8002014:	4619      	mov	r1, r3
 8002016:	480b      	ldr	r0, [pc, #44]	; (8002044 <MX_GPIO_Init+0x1d4>)
 8002018:	f002 fa0e 	bl	8004438 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800201c:	2200      	movs	r2, #0
 800201e:	2100      	movs	r1, #0
 8002020:	2028      	movs	r0, #40	; 0x28
 8002022:	f001 fdc2 	bl	8003baa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002026:	2028      	movs	r0, #40	; 0x28
 8002028:	f001 fddb 	bl	8003be2 <HAL_NVIC_EnableIRQ>

}
 800202c:	bf00      	nop
 800202e:	3728      	adds	r7, #40	; 0x28
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	40023800 	.word	0x40023800
 8002038:	40020800 	.word	0x40020800
 800203c:	40020000 	.word	0x40020000
 8002040:	40020400 	.word	0x40020400
 8002044:	40020c00 	.word	0x40020c00

08002048 <running_box>:

/* USER CODE BEGIN 4 */

void running_box(){
 8002048:	b590      	push	{r4, r7, lr}
 800204a:	b087      	sub	sp, #28
 800204c:	af02      	add	r7, sp, #8
   //// Running box ------
  int ratte = 1;
 800204e:	2301      	movs	r3, #1
 8002050:	60fb      	str	r3, [r7, #12]
  int sizo = 30;
 8002052:	231e      	movs	r3, #30
 8002054:	60bb      	str	r3, [r7, #8]
  int offs = 190;
 8002056:	23be      	movs	r3, #190	; 0xbe
 8002058:	607b      	str	r3, [r7, #4]
  static uint16_t xsh = 0;
  ili9341_FillRect(xsh, offs, ratte ,sizo, cl_MAROON);
 800205a:	4b1d      	ldr	r3, [pc, #116]	; (80020d0 <running_box+0x88>)
 800205c:	8818      	ldrh	r0, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	b299      	uxth	r1, r3
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	b29a      	uxth	r2, r3
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	b29b      	uxth	r3, r3
 800206a:	f44f 44f0 	mov.w	r4, #30720	; 0x7800
 800206e:	9400      	str	r4, [sp, #0]
 8002070:	f000 ff28 	bl	8002ec4 <ili9341_FillRect>
  xsh += ratte;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	b29a      	uxth	r2, r3
 8002078:	4b15      	ldr	r3, [pc, #84]	; (80020d0 <running_box+0x88>)
 800207a:	881b      	ldrh	r3, [r3, #0]
 800207c:	4413      	add	r3, r2
 800207e:	b29a      	uxth	r2, r3
 8002080:	4b13      	ldr	r3, [pc, #76]	; (80020d0 <running_box+0x88>)
 8002082:	801a      	strh	r2, [r3, #0]
  ili9341_FillRect(xsh, offs, sizo, sizo, cl_CYAN); //// box
 8002084:	4b12      	ldr	r3, [pc, #72]	; (80020d0 <running_box+0x88>)
 8002086:	8818      	ldrh	r0, [r3, #0]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	b299      	uxth	r1, r3
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	b29a      	uxth	r2, r3
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	b29b      	uxth	r3, r3
 8002094:	f240 74ff 	movw	r4, #2047	; 0x7ff
 8002098:	9400      	str	r4, [sp, #0]
 800209a:	f000 ff13 	bl	8002ec4 <ili9341_FillRect>
  if(xsh >= 400){ // clear
 800209e:	4b0c      	ldr	r3, [pc, #48]	; (80020d0 <running_box+0x88>)
 80020a0:	881b      	ldrh	r3, [r3, #0]
 80020a2:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80020a6:	d30f      	bcc.n	80020c8 <running_box+0x80>
	  ili9341_FillRect(xsh, offs, sizo, sizo, cl_MAROON);
 80020a8:	4b09      	ldr	r3, [pc, #36]	; (80020d0 <running_box+0x88>)
 80020aa:	8818      	ldrh	r0, [r3, #0]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	b299      	uxth	r1, r3
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	b29a      	uxth	r2, r3
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	b29b      	uxth	r3, r3
 80020b8:	f44f 44f0 	mov.w	r4, #30720	; 0x7800
 80020bc:	9400      	str	r4, [sp, #0]
 80020be:	f000 ff01 	bl	8002ec4 <ili9341_FillRect>
	  xsh = 0;
 80020c2:	4b03      	ldr	r3, [pc, #12]	; (80020d0 <running_box+0x88>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	801a      	strh	r2, [r3, #0]
		  }

}
 80020c8:	bf00      	nop
 80020ca:	3714      	adds	r7, #20
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd90      	pop	{r4, r7, pc}
 80020d0:	2000059c 	.word	0x2000059c

080020d4 <simple_scr>:

void simple_scr(){
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b084      	sub	sp, #16
 80020d8:	af04      	add	r7, sp, #16
#ifdef INA219_Wrk

	  //INATT.U16[1] = INA219Read_cx(&hi2c1, INA219_ADDR_1, INA219_RG_Config);
	  //INATT.U16[2] = INA219Read_cx(&hi2c1, INA219_ADDR_1, INA219_RG_Current);

	  inata.Bus_V   = INA219Read_BusV(&hi2c1, INA219_ADDR_1);
 80020da:	2180      	movs	r1, #128	; 0x80
 80020dc:	486a      	ldr	r0, [pc, #424]	; (8002288 <simple_scr+0x1b4>)
 80020de:	f7ff f837 	bl	8001150 <INA219Read_BusV>
 80020e2:	4603      	mov	r3, r0
 80020e4:	461a      	mov	r2, r3
 80020e6:	4b69      	ldr	r3, [pc, #420]	; (800228c <simple_scr+0x1b8>)
 80020e8:	821a      	strh	r2, [r3, #16]
	  inata.CURRENT = INA219Read_Current(&hi2c1, INA219_ADDR_1);
 80020ea:	2180      	movs	r1, #128	; 0x80
 80020ec:	4866      	ldr	r0, [pc, #408]	; (8002288 <simple_scr+0x1b4>)
 80020ee:	f7ff f857 	bl	80011a0 <INA219Read_Current>
 80020f2:	4603      	mov	r3, r0
 80020f4:	b21a      	sxth	r2, r3
 80020f6:	4b65      	ldr	r3, [pc, #404]	; (800228c <simple_scr+0x1b8>)
 80020f8:	811a      	strh	r2, [r3, #8]
	  inata.POWER   = INA219Read_Power(&hi2c1, INA219_ADDR_1);
 80020fa:	2180      	movs	r1, #128	; 0x80
 80020fc:	4862      	ldr	r0, [pc, #392]	; (8002288 <simple_scr+0x1b4>)
 80020fe:	f7ff f8af 	bl	8001260 <INA219Read_Power>
 8002102:	eef0 7a40 	vmov.f32	s15, s0
 8002106:	4b61      	ldr	r3, [pc, #388]	; (800228c <simple_scr+0x1b8>)
 8002108:	edc3 7a03 	vstr	s15, [r3, #12]
	  inata.SHUNT_V = INA219Read_ShuntV(&hi2c1, INA219_ADDR_1);
 800210c:	2180      	movs	r1, #128	; 0x80
 800210e:	485e      	ldr	r0, [pc, #376]	; (8002288 <simple_scr+0x1b4>)
 8002110:	f7ff f86a 	bl	80011e8 <INA219Read_ShuntV>
 8002114:	eef0 7a40 	vmov.f32	s15, s0
 8002118:	4b5c      	ldr	r3, [pc, #368]	; (800228c <simple_scr+0x1b8>)
 800211a:	edc3 7a01 	vstr	s15, [r3, #4]

	  inata.Calibra =  INA219Read_cx(&hi2c1, INA219_ADDR_1, INA219_RG_Calibra);
 800211e:	2205      	movs	r2, #5
 8002120:	2180      	movs	r1, #128	; 0x80
 8002122:	4859      	ldr	r0, [pc, #356]	; (8002288 <simple_scr+0x1b4>)
 8002124:	f7fe ff3a 	bl	8000f9c <INA219Read_cx>
 8002128:	4603      	mov	r3, r0
 800212a:	461a      	mov	r2, r3
 800212c:	4b57      	ldr	r3, [pc, #348]	; (800228c <simple_scr+0x1b8>)
 800212e:	825a      	strh	r2, [r3, #18]
	  inata.Config = INA219Read_cx(&hi2c1, INA219_ADDR_1, INA219_RG_Config);
 8002130:	2200      	movs	r2, #0
 8002132:	2180      	movs	r1, #128	; 0x80
 8002134:	4854      	ldr	r0, [pc, #336]	; (8002288 <simple_scr+0x1b4>)
 8002136:	f7fe ff31 	bl	8000f9c <INA219Read_cx>
 800213a:	4603      	mov	r3, r0
 800213c:	461a      	mov	r2, r3
 800213e:	4b53      	ldr	r3, [pc, #332]	; (800228c <simple_scr+0x1b8>)
 8002140:	801a      	strh	r2, [r3, #0]

	  sprintf(TextDispBuffer,"calibrator:%4X", inata.Calibra);
 8002142:	4b52      	ldr	r3, [pc, #328]	; (800228c <simple_scr+0x1b8>)
 8002144:	8a5b      	ldrh	r3, [r3, #18]
 8002146:	461a      	mov	r2, r3
 8002148:	4951      	ldr	r1, [pc, #324]	; (8002290 <simple_scr+0x1bc>)
 800214a:	4852      	ldr	r0, [pc, #328]	; (8002294 <simple_scr+0x1c0>)
 800214c:	f008 f952 	bl	800a3f4 <siprintf>
	  ili9341_WriteString(20, 50, TextDispBuffer, Font12, cl_GREENYELLOW, cl_BLACK);
 8002150:	4b51      	ldr	r3, [pc, #324]	; (8002298 <simple_scr+0x1c4>)
 8002152:	2200      	movs	r2, #0
 8002154:	9202      	str	r2, [sp, #8]
 8002156:	f64a 72e5 	movw	r2, #45029	; 0xafe5
 800215a:	9201      	str	r2, [sp, #4]
 800215c:	685a      	ldr	r2, [r3, #4]
 800215e:	9200      	str	r2, [sp, #0]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a4c      	ldr	r2, [pc, #304]	; (8002294 <simple_scr+0x1c0>)
 8002164:	2132      	movs	r1, #50	; 0x32
 8002166:	2014      	movs	r0, #20
 8002168:	f000 ffa9 	bl	80030be <ili9341_WriteString>

	  sprintf(TextDispBuffer,"V mV: %d    ", inata.Bus_V);
 800216c:	4b47      	ldr	r3, [pc, #284]	; (800228c <simple_scr+0x1b8>)
 800216e:	8a1b      	ldrh	r3, [r3, #16]
 8002170:	461a      	mov	r2, r3
 8002172:	494a      	ldr	r1, [pc, #296]	; (800229c <simple_scr+0x1c8>)
 8002174:	4847      	ldr	r0, [pc, #284]	; (8002294 <simple_scr+0x1c0>)
 8002176:	f008 f93d 	bl	800a3f4 <siprintf>
	  ili9341_WriteString(20, 70, TextDispBuffer, Font16, cl_CYAN, cl_BLACK);
 800217a:	4b49      	ldr	r3, [pc, #292]	; (80022a0 <simple_scr+0x1cc>)
 800217c:	2200      	movs	r2, #0
 800217e:	9202      	str	r2, [sp, #8]
 8002180:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002184:	9201      	str	r2, [sp, #4]
 8002186:	685a      	ldr	r2, [r3, #4]
 8002188:	9200      	str	r2, [sp, #0]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a41      	ldr	r2, [pc, #260]	; (8002294 <simple_scr+0x1c0>)
 800218e:	2146      	movs	r1, #70	; 0x46
 8002190:	2014      	movs	r0, #20
 8002192:	f000 ff94 	bl	80030be <ili9341_WriteString>

	  sprintf(TextDispBuffer,"I mA: %d    ", inata.CURRENT);
 8002196:	4b3d      	ldr	r3, [pc, #244]	; (800228c <simple_scr+0x1b8>)
 8002198:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800219c:	461a      	mov	r2, r3
 800219e:	4941      	ldr	r1, [pc, #260]	; (80022a4 <simple_scr+0x1d0>)
 80021a0:	483c      	ldr	r0, [pc, #240]	; (8002294 <simple_scr+0x1c0>)
 80021a2:	f008 f927 	bl	800a3f4 <siprintf>
	  ili9341_WriteString(20, 95, TextDispBuffer, Font16, cl_CYAN, cl_BLACK);
 80021a6:	4b3e      	ldr	r3, [pc, #248]	; (80022a0 <simple_scr+0x1cc>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	9202      	str	r2, [sp, #8]
 80021ac:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80021b0:	9201      	str	r2, [sp, #4]
 80021b2:	685a      	ldr	r2, [r3, #4]
 80021b4:	9200      	str	r2, [sp, #0]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a36      	ldr	r2, [pc, #216]	; (8002294 <simple_scr+0x1c0>)
 80021ba:	215f      	movs	r1, #95	; 0x5f
 80021bc:	2014      	movs	r0, #20
 80021be:	f000 ff7e 	bl	80030be <ili9341_WriteString>

	  sprintf(TextDispBuffer,"P mW: %.2f  ", inata.POWER);
 80021c2:	4b32      	ldr	r3, [pc, #200]	; (800228c <simple_scr+0x1b8>)
 80021c4:	68db      	ldr	r3, [r3, #12]
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7fe f9c6 	bl	8000558 <__aeabi_f2d>
 80021cc:	4602      	mov	r2, r0
 80021ce:	460b      	mov	r3, r1
 80021d0:	4935      	ldr	r1, [pc, #212]	; (80022a8 <simple_scr+0x1d4>)
 80021d2:	4830      	ldr	r0, [pc, #192]	; (8002294 <simple_scr+0x1c0>)
 80021d4:	f008 f90e 	bl	800a3f4 <siprintf>
	  ili9341_WriteString(20, 120, TextDispBuffer, Font16, cl_CYAN, cl_BLACK);
 80021d8:	4b31      	ldr	r3, [pc, #196]	; (80022a0 <simple_scr+0x1cc>)
 80021da:	2200      	movs	r2, #0
 80021dc:	9202      	str	r2, [sp, #8]
 80021de:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80021e2:	9201      	str	r2, [sp, #4]
 80021e4:	685a      	ldr	r2, [r3, #4]
 80021e6:	9200      	str	r2, [sp, #0]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a2a      	ldr	r2, [pc, #168]	; (8002294 <simple_scr+0x1c0>)
 80021ec:	2178      	movs	r1, #120	; 0x78
 80021ee:	2014      	movs	r0, #20
 80021f0:	f000 ff65 	bl	80030be <ili9341_WriteString>
#endif

	  mcp_read.raw[0] = MCP3208_READ_8_DataSPI(&hspi3, M8_CH0);
 80021f4:	2118      	movs	r1, #24
 80021f6:	482d      	ldr	r0, [pc, #180]	; (80022ac <simple_scr+0x1d8>)
 80021f8:	f7ff f87c 	bl	80012f4 <MCP3208_READ_8_DataSPI>
 80021fc:	4603      	mov	r3, r0
 80021fe:	461a      	mov	r2, r3
 8002200:	4b2b      	ldr	r3, [pc, #172]	; (80022b0 <simple_scr+0x1dc>)
 8002202:	801a      	strh	r2, [r3, #0]
	  mcp_read.cv[0] = MCP320x_ADCbit_to_Volt(mcp_read.raw[0]);
 8002204:	4b2a      	ldr	r3, [pc, #168]	; (80022b0 <simple_scr+0x1dc>)
 8002206:	881b      	ldrh	r3, [r3, #0]
 8002208:	4618      	mov	r0, r3
 800220a:	f7ff f8a9 	bl	8001360 <MCP320x_ADCbit_to_Volt>
 800220e:	eef0 7a40 	vmov.f32	s15, s0
 8002212:	4b27      	ldr	r3, [pc, #156]	; (80022b0 <simple_scr+0x1dc>)
 8002214:	edc3 7a02 	vstr	s15, [r3, #8]
	  sprintf(TextDispBuffer,"MCP : %.2f  ", mcp_read.cv[0]);
 8002218:	4b25      	ldr	r3, [pc, #148]	; (80022b0 <simple_scr+0x1dc>)
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	4618      	mov	r0, r3
 800221e:	f7fe f99b 	bl	8000558 <__aeabi_f2d>
 8002222:	4602      	mov	r2, r0
 8002224:	460b      	mov	r3, r1
 8002226:	4923      	ldr	r1, [pc, #140]	; (80022b4 <simple_scr+0x1e0>)
 8002228:	481a      	ldr	r0, [pc, #104]	; (8002294 <simple_scr+0x1c0>)
 800222a:	f008 f8e3 	bl	800a3f4 <siprintf>
	  ili9341_WriteString(20, 145, TextDispBuffer, Font16, cl_CYAN, cl_BLACK);
 800222e:	4b1c      	ldr	r3, [pc, #112]	; (80022a0 <simple_scr+0x1cc>)
 8002230:	2200      	movs	r2, #0
 8002232:	9202      	str	r2, [sp, #8]
 8002234:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002238:	9201      	str	r2, [sp, #4]
 800223a:	685a      	ldr	r2, [r3, #4]
 800223c:	9200      	str	r2, [sp, #0]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a14      	ldr	r2, [pc, #80]	; (8002294 <simple_scr+0x1c0>)
 8002242:	2191      	movs	r1, #145	; 0x91
 8002244:	2014      	movs	r0, #20
 8002246:	f000 ff3a 	bl	80030be <ili9341_WriteString>

	  sprintf(TextDispBuffer,"btn %X %X %d",btn_read[1], btn_read[2], btn_cnt);
 800224a:	4b1b      	ldr	r3, [pc, #108]	; (80022b8 <simple_scr+0x1e4>)
 800224c:	785b      	ldrb	r3, [r3, #1]
 800224e:	461a      	mov	r2, r3
 8002250:	4b19      	ldr	r3, [pc, #100]	; (80022b8 <simple_scr+0x1e4>)
 8002252:	789b      	ldrb	r3, [r3, #2]
 8002254:	4619      	mov	r1, r3
 8002256:	4b19      	ldr	r3, [pc, #100]	; (80022bc <simple_scr+0x1e8>)
 8002258:	881b      	ldrh	r3, [r3, #0]
 800225a:	9300      	str	r3, [sp, #0]
 800225c:	460b      	mov	r3, r1
 800225e:	4918      	ldr	r1, [pc, #96]	; (80022c0 <simple_scr+0x1ec>)
 8002260:	480c      	ldr	r0, [pc, #48]	; (8002294 <simple_scr+0x1c0>)
 8002262:	f008 f8c7 	bl	800a3f4 <siprintf>
	  ili9341_WriteString(170, 50, TextDispBuffer, Font16, cl_YELLOW, cl_BLACK);
 8002266:	4b0e      	ldr	r3, [pc, #56]	; (80022a0 <simple_scr+0x1cc>)
 8002268:	2200      	movs	r2, #0
 800226a:	9202      	str	r2, [sp, #8]
 800226c:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8002270:	9201      	str	r2, [sp, #4]
 8002272:	685a      	ldr	r2, [r3, #4]
 8002274:	9200      	str	r2, [sp, #0]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a06      	ldr	r2, [pc, #24]	; (8002294 <simple_scr+0x1c0>)
 800227a:	2132      	movs	r1, #50	; 0x32
 800227c:	20aa      	movs	r0, #170	; 0xaa
 800227e:	f000 ff1e 	bl	80030be <ili9341_WriteString>

}
 8002282:	bf00      	nop
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	20000228 	.word	0x20000228
 800228c:	20000550 	.word	0x20000550
 8002290:	0800ca24 	.word	0x0800ca24
 8002294:	20000448 	.word	0x20000448
 8002298:	20000010 	.word	0x20000010
 800229c:	0800ca34 	.word	0x0800ca34
 80022a0:	20000018 	.word	0x20000018
 80022a4:	0800ca44 	.word	0x0800ca44
 80022a8:	0800ca54 	.word	0x0800ca54
 80022ac:	2000027c 	.word	0x2000027c
 80022b0:	20000568 	.word	0x20000568
 80022b4:	0800ca64 	.word	0x0800ca64
 80022b8:	20000594 	.word	0x20000594
 80022bc:	20000598 	.word	0x20000598
 80022c0:	0800ca74 	.word	0x0800ca74

080022c4 <Button_machine>:


void Button_machine(){
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
	 * raw read,
	 * read from 1 as rising detect,
	 * read latest (bdebug),
	 * read latest & erased when fin}
	 */
		btn_read[1] = btn_read[0];
 80022c8:	4b16      	ldr	r3, [pc, #88]	; (8002324 <Button_machine+0x60>)
 80022ca:	781a      	ldrb	r2, [r3, #0]
 80022cc:	4b15      	ldr	r3, [pc, #84]	; (8002324 <Button_machine+0x60>)
 80022ce:	705a      	strb	r2, [r3, #1]
		btn_read[0] = (0x0F & ~(GPIOB->IDR >> 12)); //// available for PB 12 13 14 15 or which the same bank only
 80022d0:	4b15      	ldr	r3, [pc, #84]	; (8002328 <Button_machine+0x64>)
 80022d2:	691b      	ldr	r3, [r3, #16]
 80022d4:	0b1b      	lsrs	r3, r3, #12
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	43db      	mvns	r3, r3
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	f003 030f 	and.w	r3, r3, #15
 80022e0:	b2da      	uxtb	r2, r3
 80022e2:	4b10      	ldr	r3, [pc, #64]	; (8002324 <Button_machine+0x60>)
 80022e4:	701a      	strb	r2, [r3, #0]

		//// rising edge counter
		if(btn_read[0] && btn_read[1] == 0){
 80022e6:	4b0f      	ldr	r3, [pc, #60]	; (8002324 <Button_machine+0x60>)
 80022e8:	781b      	ldrb	r3, [r3, #0]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d014      	beq.n	8002318 <Button_machine+0x54>
 80022ee:	4b0d      	ldr	r3, [pc, #52]	; (8002324 <Button_machine+0x60>)
 80022f0:	785b      	ldrb	r3, [r3, #1]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d110      	bne.n	8002318 <Button_machine+0x54>
			btn_cnt += btn_read[0]; //// plus at each hex pos
 80022f6:	4b0b      	ldr	r3, [pc, #44]	; (8002324 <Button_machine+0x60>)
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	b29a      	uxth	r2, r3
 80022fc:	4b0b      	ldr	r3, [pc, #44]	; (800232c <Button_machine+0x68>)
 80022fe:	881b      	ldrh	r3, [r3, #0]
 8002300:	4413      	add	r3, r2
 8002302:	b29a      	uxth	r2, r3
 8002304:	4b09      	ldr	r3, [pc, #36]	; (800232c <Button_machine+0x68>)
 8002306:	801a      	strh	r2, [r3, #0]
			btn_read[2] = btn_read[0]; //// read latest, debug
 8002308:	4b06      	ldr	r3, [pc, #24]	; (8002324 <Button_machine+0x60>)
 800230a:	781a      	ldrb	r2, [r3, #0]
 800230c:	4b05      	ldr	r3, [pc, #20]	; (8002324 <Button_machine+0x60>)
 800230e:	709a      	strb	r2, [r3, #2]
			btn_read[3] = btn_read[0]; //// read latest, clearable
 8002310:	4b04      	ldr	r3, [pc, #16]	; (8002324 <Button_machine+0x60>)
 8002312:	781a      	ldrb	r2, [r3, #0]
 8002314:	4b03      	ldr	r3, [pc, #12]	; (8002324 <Button_machine+0x60>)
 8002316:	70da      	strb	r2, [r3, #3]
		}


}
 8002318:	bf00      	nop
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	20000594 	.word	0x20000594
 8002328:	40020400 	.word	0x40020400
 800232c:	20000598 	.word	0x20000598

08002330 <buzzer_scream_cnt>:

void buzzer_scream_cnt(){
 8002330:	b598      	push	{r3, r4, r7, lr}
 8002332:	af00      	add	r7, sp, #0
	static enum {bz_init, bz_silent, bz_scream} bz_st = bz_init;
	//uint16_t tup = 100, tdn = 50;

		switch(bz_st){
 8002334:	4b35      	ldr	r3, [pc, #212]	; (800240c <buzzer_scream_cnt+0xdc>)
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	2b01      	cmp	r3, #1
 800233a:	d039      	beq.n	80023b0 <buzzer_scream_cnt+0x80>
 800233c:	2b02      	cmp	r3, #2
 800233e:	d01d      	beq.n	800237c <buzzer_scream_cnt+0x4c>
		default:
		case bz_init:
			//HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);

			if(flagc_bz){
 8002340:	4b33      	ldr	r3, [pc, #204]	; (8002410 <buzzer_scream_cnt+0xe0>)
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d015      	beq.n	8002374 <buzzer_scream_cnt+0x44>

				HAL_TIM_Base_Start_IT(&htim10);
 8002348:	4832      	ldr	r0, [pc, #200]	; (8002414 <buzzer_scream_cnt+0xe4>)
 800234a:	f005 febd 	bl	80080c8 <HAL_TIM_Base_Start_IT>
				timestamp_bz = bzz_t_priod_up + HAL_GetTick(); //
 800234e:	4b32      	ldr	r3, [pc, #200]	; (8002418 <buzzer_scream_cnt+0xe8>)
 8002350:	881b      	ldrh	r3, [r3, #0]
 8002352:	461c      	mov	r4, r3
 8002354:	f001 fb1e 	bl	8003994 <HAL_GetTick>
 8002358:	4603      	mov	r3, r0
 800235a:	4423      	add	r3, r4
 800235c:	4a2f      	ldr	r2, [pc, #188]	; (800241c <buzzer_scream_cnt+0xec>)
 800235e:	6013      	str	r3, [r2, #0]

				bz_st = bz_scream;
 8002360:	4b2a      	ldr	r3, [pc, #168]	; (800240c <buzzer_scream_cnt+0xdc>)
 8002362:	2202      	movs	r2, #2
 8002364:	701a      	strb	r2, [r3, #0]
				/// down flag_counter every 1 scream
				flagc_bz--;
 8002366:	4b2a      	ldr	r3, [pc, #168]	; (8002410 <buzzer_scream_cnt+0xe0>)
 8002368:	781b      	ldrb	r3, [r3, #0]
 800236a:	3b01      	subs	r3, #1
 800236c:	b2da      	uxtb	r2, r3
 800236e:	4b28      	ldr	r3, [pc, #160]	; (8002410 <buzzer_scream_cnt+0xe0>)
 8002370:	701a      	strb	r2, [r3, #0]
			}else{
				HAL_TIM_Base_Stop_IT(&htim10);
			}

			break;
 8002372:	e048      	b.n	8002406 <buzzer_scream_cnt+0xd6>
				HAL_TIM_Base_Stop_IT(&htim10);
 8002374:	4827      	ldr	r0, [pc, #156]	; (8002414 <buzzer_scream_cnt+0xe4>)
 8002376:	f005 ff09 	bl	800818c <HAL_TIM_Base_Stop_IT>
			break;
 800237a:	e044      	b.n	8002406 <buzzer_scream_cnt+0xd6>

		case bz_scream:
			HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_SET);
 800237c:	2201      	movs	r2, #1
 800237e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002382:	4827      	ldr	r0, [pc, #156]	; (8002420 <buzzer_scream_cnt+0xf0>)
 8002384:	f002 f9dc 	bl	8004740 <HAL_GPIO_WritePin>

			if(HAL_GetTick() >= timestamp_bz){
 8002388:	f001 fb04 	bl	8003994 <HAL_GetTick>
 800238c:	4602      	mov	r2, r0
 800238e:	4b23      	ldr	r3, [pc, #140]	; (800241c <buzzer_scream_cnt+0xec>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	429a      	cmp	r2, r3
 8002394:	d334      	bcc.n	8002400 <buzzer_scream_cnt+0xd0>
				timestamp_bz = bzz_t_priod_dn + HAL_GetTick();
 8002396:	4b23      	ldr	r3, [pc, #140]	; (8002424 <buzzer_scream_cnt+0xf4>)
 8002398:	881b      	ldrh	r3, [r3, #0]
 800239a:	461c      	mov	r4, r3
 800239c:	f001 fafa 	bl	8003994 <HAL_GetTick>
 80023a0:	4603      	mov	r3, r0
 80023a2:	4423      	add	r3, r4
 80023a4:	4a1d      	ldr	r2, [pc, #116]	; (800241c <buzzer_scream_cnt+0xec>)
 80023a6:	6013      	str	r3, [r2, #0]

				bz_st = bz_silent;
 80023a8:	4b18      	ldr	r3, [pc, #96]	; (800240c <buzzer_scream_cnt+0xdc>)
 80023aa:	2201      	movs	r2, #1
 80023ac:	701a      	strb	r2, [r3, #0]
			}
			break;
 80023ae:	e027      	b.n	8002400 <buzzer_scream_cnt+0xd0>


		case bz_silent:
			HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 80023b0:	2200      	movs	r2, #0
 80023b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023b6:	481a      	ldr	r0, [pc, #104]	; (8002420 <buzzer_scream_cnt+0xf0>)
 80023b8:	f002 f9c2 	bl	8004740 <HAL_GPIO_WritePin>

			if(HAL_GetTick() >= timestamp_bz){
 80023bc:	f001 faea 	bl	8003994 <HAL_GetTick>
 80023c0:	4602      	mov	r2, r0
 80023c2:	4b16      	ldr	r3, [pc, #88]	; (800241c <buzzer_scream_cnt+0xec>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	429a      	cmp	r2, r3
 80023c8:	d31c      	bcc.n	8002404 <buzzer_scream_cnt+0xd4>

				if(flagc_bz){
 80023ca:	4b11      	ldr	r3, [pc, #68]	; (8002410 <buzzer_scream_cnt+0xe0>)
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d012      	beq.n	80023f8 <buzzer_scream_cnt+0xc8>
					timestamp_bz = bzz_t_priod_up + HAL_GetTick(); //
 80023d2:	4b11      	ldr	r3, [pc, #68]	; (8002418 <buzzer_scream_cnt+0xe8>)
 80023d4:	881b      	ldrh	r3, [r3, #0]
 80023d6:	461c      	mov	r4, r3
 80023d8:	f001 fadc 	bl	8003994 <HAL_GetTick>
 80023dc:	4603      	mov	r3, r0
 80023de:	4423      	add	r3, r4
 80023e0:	4a0e      	ldr	r2, [pc, #56]	; (800241c <buzzer_scream_cnt+0xec>)
 80023e2:	6013      	str	r3, [r2, #0]

					flagc_bz--;
 80023e4:	4b0a      	ldr	r3, [pc, #40]	; (8002410 <buzzer_scream_cnt+0xe0>)
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	3b01      	subs	r3, #1
 80023ea:	b2da      	uxtb	r2, r3
 80023ec:	4b08      	ldr	r3, [pc, #32]	; (8002410 <buzzer_scream_cnt+0xe0>)
 80023ee:	701a      	strb	r2, [r3, #0]
					bz_st = bz_scream;
 80023f0:	4b06      	ldr	r3, [pc, #24]	; (800240c <buzzer_scream_cnt+0xdc>)
 80023f2:	2202      	movs	r2, #2
 80023f4:	701a      	strb	r2, [r3, #0]
				}else{
				bz_st = bz_init;
				}
			}

			break;
 80023f6:	e005      	b.n	8002404 <buzzer_scream_cnt+0xd4>
				bz_st = bz_init;
 80023f8:	4b04      	ldr	r3, [pc, #16]	; (800240c <buzzer_scream_cnt+0xdc>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	701a      	strb	r2, [r3, #0]
			break;
 80023fe:	e001      	b.n	8002404 <buzzer_scream_cnt+0xd4>
			break;
 8002400:	bf00      	nop
 8002402:	e000      	b.n	8002406 <buzzer_scream_cnt+0xd6>
			break;
 8002404:	bf00      	nop
		}

}
 8002406:	bf00      	nop
 8002408:	bd98      	pop	{r3, r4, r7, pc}
 800240a:	bf00      	nop
 800240c:	2000059e 	.word	0x2000059e
 8002410:	20000590 	.word	0x20000590
 8002414:	200002d4 	.word	0x200002d4
 8002418:	20000008 	.word	0x20000008
 800241c:	20000588 	.word	0x20000588
 8002420:	40020800 	.word	0x40020800
 8002424:	2000000a 	.word	0x2000000a

08002428 <GrandState_Verita>:

void State_Script_1(){

}

void GrandState_Verita(){
 8002428:	b598      	push	{r3, r4, r7, lr}
 800242a:	af00      	add	r7, sp, #0


	switch(GrandState){
 800242c:	4b4a      	ldr	r3, [pc, #296]	; (8002558 <GrandState_Verita+0x130>)
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d004      	beq.n	800243e <GrandState_Verita+0x16>
 8002434:	2b02      	cmp	r3, #2
 8002436:	d043      	beq.n	80024c0 <GrandState_Verita+0x98>
	default:
	case lobby:
		simple_scr();
 8002438:	f7ff fe4c 	bl	80020d4 <simple_scr>
		break; // lobby
 800243c:	e08a      	b.n	8002554 <GrandState_Verita+0x12c>

	case init:

		//// test write bootloader
		// find n times must be loop to upload all code
		bootloop_n = (boot_size / 256) + ((boot_size % 256)>0 ? 1:0);
 800243e:	4b47      	ldr	r3, [pc, #284]	; (800255c <GrandState_Verita+0x134>)
 8002440:	881b      	ldrh	r3, [r3, #0]
 8002442:	0a1b      	lsrs	r3, r3, #8
 8002444:	b29b      	uxth	r3, r3
 8002446:	b2db      	uxtb	r3, r3
 8002448:	4a44      	ldr	r2, [pc, #272]	; (800255c <GrandState_Verita+0x134>)
 800244a:	8812      	ldrh	r2, [r2, #0]
 800244c:	b2d2      	uxtb	r2, r2
 800244e:	b292      	uxth	r2, r2
 8002450:	2a00      	cmp	r2, #0
 8002452:	bf14      	ite	ne
 8002454:	2201      	movne	r2, #1
 8002456:	2200      	moveq	r2, #0
 8002458:	b2d2      	uxtb	r2, r2
 800245a:	4413      	add	r3, r2
 800245c:	b2da      	uxtb	r2, r3
 800245e:	4b40      	ldr	r3, [pc, #256]	; (8002560 <GrandState_Verita+0x138>)
 8002460:	701a      	strb	r2, [r3, #0]
		//bootloop_n = (uint8_t)ceil(boot_size / 256.0);

		// case 31452 -> b must be loop 123 times
		for(register int b = 0;b < bootloop_n - 1;b++){
 8002462:	2400      	movs	r4, #0
 8002464:	e00b      	b.n	800247e <GrandState_Verita+0x56>
			BL_UART_WriteMem_d(&huart1, 0x08000000 + (b*0x100), 255, &F411_Verita_Client[0x100*b]);
 8002466:	f504 2300 	add.w	r3, r4, #524288	; 0x80000
 800246a:	021b      	lsls	r3, r3, #8
 800246c:	4619      	mov	r1, r3
 800246e:	0223      	lsls	r3, r4, #8
 8002470:	4a3c      	ldr	r2, [pc, #240]	; (8002564 <GrandState_Verita+0x13c>)
 8002472:	4413      	add	r3, r2
 8002474:	22ff      	movs	r2, #255	; 0xff
 8002476:	483c      	ldr	r0, [pc, #240]	; (8002568 <GrandState_Verita+0x140>)
 8002478:	f7ff fa28 	bl	80018cc <BL_UART_WriteMem_d>
		for(register int b = 0;b < bootloop_n - 1;b++){
 800247c:	3401      	adds	r4, #1
 800247e:	4b38      	ldr	r3, [pc, #224]	; (8002560 <GrandState_Verita+0x138>)
 8002480:	781b      	ldrb	r3, [r3, #0]
 8002482:	3b01      	subs	r3, #1
 8002484:	429c      	cmp	r4, r3
 8002486:	dbee      	blt.n	8002466 <GrandState_Verita+0x3e>
		}
		//// last round: send only left bit (less 255)
		HAL_Delay(2);
 8002488:	2002      	movs	r0, #2
 800248a:	f001 fa8f 	bl	80039ac <HAL_Delay>
		BL_UART_WriteMem_d(&huart1, 0x08000000 + ((bootloop_n-1)*0x100), boot_size % 256, &F411_Verita_Client[0x100*(bootloop_n-1)]);
 800248e:	4b34      	ldr	r3, [pc, #208]	; (8002560 <GrandState_Verita+0x138>)
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	f503 23ff 	add.w	r3, r3, #522240	; 0x7f800
 8002496:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800249a:	021b      	lsls	r3, r3, #8
 800249c:	4618      	mov	r0, r3
 800249e:	4b2f      	ldr	r3, [pc, #188]	; (800255c <GrandState_Verita+0x134>)
 80024a0:	881b      	ldrh	r3, [r3, #0]
 80024a2:	b2da      	uxtb	r2, r3
 80024a4:	4b2e      	ldr	r3, [pc, #184]	; (8002560 <GrandState_Verita+0x138>)
 80024a6:	781b      	ldrb	r3, [r3, #0]
 80024a8:	3b01      	subs	r3, #1
 80024aa:	021b      	lsls	r3, r3, #8
 80024ac:	492d      	ldr	r1, [pc, #180]	; (8002564 <GrandState_Verita+0x13c>)
 80024ae:	440b      	add	r3, r1
 80024b0:	4601      	mov	r1, r0
 80024b2:	482d      	ldr	r0, [pc, #180]	; (8002568 <GrandState_Verita+0x140>)
 80024b4:	f7ff fa0a 	bl	80018cc <BL_UART_WriteMem_d>

		GrandState = lobby;
 80024b8:	4b27      	ldr	r3, [pc, #156]	; (8002558 <GrandState_Verita+0x130>)
 80024ba:	2201      	movs	r2, #1
 80024bc:	701a      	strb	r2, [r3, #0]
		break;
 80024be:	e049      	b.n	8002554 <GrandState_Verita+0x12c>

	case s_bootloader:

		// find n times must be loop to upload all code
		bootloop_n = (boot_size / 256) + ((boot_size % 256)>0 ? 1:0);
 80024c0:	4b26      	ldr	r3, [pc, #152]	; (800255c <GrandState_Verita+0x134>)
 80024c2:	881b      	ldrh	r3, [r3, #0]
 80024c4:	0a1b      	lsrs	r3, r3, #8
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	4a24      	ldr	r2, [pc, #144]	; (800255c <GrandState_Verita+0x134>)
 80024cc:	8812      	ldrh	r2, [r2, #0]
 80024ce:	b2d2      	uxtb	r2, r2
 80024d0:	b292      	uxth	r2, r2
 80024d2:	2a00      	cmp	r2, #0
 80024d4:	bf14      	ite	ne
 80024d6:	2201      	movne	r2, #1
 80024d8:	2200      	moveq	r2, #0
 80024da:	b2d2      	uxtb	r2, r2
 80024dc:	4413      	add	r3, r2
 80024de:	b2da      	uxtb	r2, r3
 80024e0:	4b1f      	ldr	r3, [pc, #124]	; (8002560 <GrandState_Verita+0x138>)
 80024e2:	701a      	strb	r2, [r3, #0]
		//bootloop_n = (uint8_t)ceil(boot_size / 256.0);

		bl_n_cr = 0;
 80024e4:	4b21      	ldr	r3, [pc, #132]	; (800256c <GrandState_Verita+0x144>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	701a      	strb	r2, [r3, #0]

		BL_UART_Start(&huart1);
 80024ea:	481f      	ldr	r0, [pc, #124]	; (8002568 <GrandState_Verita+0x140>)
 80024ec:	f7ff f846 	bl	800157c <BL_UART_Start>

		//BL_UART_GET_CMD(&huart1, BL_UARTBuffer);
		//BL_UART_GETVersion(&huart1, BL_UARTBuffer);
		BL_UART_GETID(&huart1, BL_UARTBuffer);
 80024f0:	491f      	ldr	r1, [pc, #124]	; (8002570 <GrandState_Verita+0x148>)
 80024f2:	481d      	ldr	r0, [pc, #116]	; (8002568 <GrandState_Verita+0x140>)
 80024f4:	f7ff f890 	bl	8001618 <BL_UART_GETID>

		//BL_UART_ReadMem(&huart1, 0x08000000U, 255, BL_MemBuffer);
		//BL_UART_Go(&huart1, 0x08007910U);

		//// case 31452 -> b must be loop 123 times  ----------------------------------
		for(register int b = 0;b < bootloop_n - 1;b++){
 80024f8:	2400      	movs	r4, #0
 80024fa:	e00b      	b.n	8002514 <GrandState_Verita+0xec>
			BL_UART_WriteMem(&huart1, 0x08000000 + (b*0x100), 255, &F411_Verita_Client[0x100*b]);
 80024fc:	f504 2300 	add.w	r3, r4, #524288	; 0x80000
 8002500:	021b      	lsls	r3, r3, #8
 8002502:	4619      	mov	r1, r3
 8002504:	0223      	lsls	r3, r4, #8
 8002506:	4a17      	ldr	r2, [pc, #92]	; (8002564 <GrandState_Verita+0x13c>)
 8002508:	4413      	add	r3, r2
 800250a:	22ff      	movs	r2, #255	; 0xff
 800250c:	4816      	ldr	r0, [pc, #88]	; (8002568 <GrandState_Verita+0x140>)
 800250e:	f7ff f8b1 	bl	8001674 <BL_UART_WriteMem>
		for(register int b = 0;b < bootloop_n - 1;b++){
 8002512:	3401      	adds	r4, #1
 8002514:	4b12      	ldr	r3, [pc, #72]	; (8002560 <GrandState_Verita+0x138>)
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	3b01      	subs	r3, #1
 800251a:	429c      	cmp	r4, r3
 800251c:	dbee      	blt.n	80024fc <GrandState_Verita+0xd4>
//			respo = BL_UART_WriteMem(&huart1, 0x08000000 + (bl_n_cr*0x100), 255, &F411_Verita_Client[0x100*bl_n_cr]);
//			if(respo == UB_ACK){bl_n_cr++;}
//		}

		//// last round: send only left bit (less 255)-------------------------------------
		BL_UART_WriteMem(&huart1, 0x08000000 + ((bootloop_n-1)*0x100), boot_size % 256, &F411_Verita_Client[0x100*(bootloop_n-1)]);
 800251e:	4b10      	ldr	r3, [pc, #64]	; (8002560 <GrandState_Verita+0x138>)
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	f503 23ff 	add.w	r3, r3, #522240	; 0x7f800
 8002526:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800252a:	021b      	lsls	r3, r3, #8
 800252c:	4618      	mov	r0, r3
 800252e:	4b0b      	ldr	r3, [pc, #44]	; (800255c <GrandState_Verita+0x134>)
 8002530:	881b      	ldrh	r3, [r3, #0]
 8002532:	b2da      	uxtb	r2, r3
 8002534:	4b0a      	ldr	r3, [pc, #40]	; (8002560 <GrandState_Verita+0x138>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	3b01      	subs	r3, #1
 800253a:	021b      	lsls	r3, r3, #8
 800253c:	4909      	ldr	r1, [pc, #36]	; (8002564 <GrandState_Verita+0x13c>)
 800253e:	440b      	add	r3, r1
 8002540:	4601      	mov	r1, r0
 8002542:	4809      	ldr	r0, [pc, #36]	; (8002568 <GrandState_Verita+0x140>)
 8002544:	f7ff f896 	bl	8001674 <BL_UART_WriteMem>


		BL_UART_Finish();
 8002548:	f7ff f848 	bl	80015dc <BL_UART_Finish>

		GrandState = lobby;
 800254c:	4b02      	ldr	r3, [pc, #8]	; (8002558 <GrandState_Verita+0x130>)
 800254e:	2201      	movs	r2, #1
 8002550:	701a      	strb	r2, [r3, #0]

		break;
 8002552:	bf00      	nop
	}
}
 8002554:	bf00      	nop
 8002556:	bd98      	pop	{r3, r4, r7, pc}
 8002558:	20000006 	.word	0x20000006
 800255c:	20000004 	.word	0x20000004
 8002560:	200004d0 	.word	0x200004d0
 8002564:	0800caf0 	.word	0x0800caf0
 8002568:	2000031c 	.word	0x2000031c
 800256c:	200004d1 	.word	0x200004d1
 8002570:	200004d4 	.word	0x200004d4

08002574 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	4603      	mov	r3, r0
 800257c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13){
 800257e:	88fb      	ldrh	r3, [r7, #6]
 8002580:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002584:	d107      	bne.n	8002596 <HAL_GPIO_EXTI_Callback+0x22>
		//INA219_BitReset(&hi2c1, INA219_ADDR_1);
		flagc_bz = 12;
 8002586:	4b06      	ldr	r3, [pc, #24]	; (80025a0 <HAL_GPIO_EXTI_Callback+0x2c>)
 8002588:	220c      	movs	r2, #12
 800258a:	701a      	strb	r2, [r3, #0]
		buzzer_scream_cnt();
 800258c:	f7ff fed0 	bl	8002330 <buzzer_scream_cnt>

		//// bootloader test
		GrandState = s_bootloader;
 8002590:	4b04      	ldr	r3, [pc, #16]	; (80025a4 <HAL_GPIO_EXTI_Callback+0x30>)
 8002592:	2202      	movs	r2, #2
 8002594:	701a      	strb	r2, [r3, #0]
		//GrandState = init;
		}
}
 8002596:	bf00      	nop
 8002598:	3708      	adds	r7, #8
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	20000590 	.word	0x20000590
 80025a4:	20000006 	.word	0x20000006

080025a8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
	if(htim == &htim10){
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4a07      	ldr	r2, [pc, #28]	; (80025d0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d106      	bne.n	80025c6 <HAL_TIM_PeriodElapsedCallback+0x1e>
		_millis++;
 80025b8:	4b06      	ldr	r3, [pc, #24]	; (80025d4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	3301      	adds	r3, #1
 80025be:	4a05      	ldr	r2, [pc, #20]	; (80025d4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80025c0:	6013      	str	r3, [r2, #0]
		buzzer_scream_cnt();
 80025c2:	f7ff feb5 	bl	8002330 <buzzer_scream_cnt>
	}
}
 80025c6:	bf00      	nop
 80025c8:	3708      	adds	r7, #8
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	200002d4 	.word	0x200002d4
 80025d4:	2000058c 	.word	0x2000058c

080025d8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
	counter++;
 80025e0:	4b05      	ldr	r3, [pc, #20]	; (80025f8 <HAL_UART_RxCpltCallback+0x20>)
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	3301      	adds	r3, #1
 80025e6:	b2da      	uxtb	r2, r3
 80025e8:	4b03      	ldr	r3, [pc, #12]	; (80025f8 <HAL_UART_RxCpltCallback+0x20>)
 80025ea:	701a      	strb	r2, [r3, #0]
}
 80025ec:	bf00      	nop
 80025ee:	370c      	adds	r7, #12
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr
 80025f8:	2000059a 	.word	0x2000059a

080025fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002600:	b672      	cpsid	i
}
 8002602:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002604:	e7fe      	b.n	8002604 <Error_Handler+0x8>
	...

08002608 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800260e:	2300      	movs	r3, #0
 8002610:	607b      	str	r3, [r7, #4]
 8002612:	4b10      	ldr	r3, [pc, #64]	; (8002654 <HAL_MspInit+0x4c>)
 8002614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002616:	4a0f      	ldr	r2, [pc, #60]	; (8002654 <HAL_MspInit+0x4c>)
 8002618:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800261c:	6453      	str	r3, [r2, #68]	; 0x44
 800261e:	4b0d      	ldr	r3, [pc, #52]	; (8002654 <HAL_MspInit+0x4c>)
 8002620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002622:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002626:	607b      	str	r3, [r7, #4]
 8002628:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800262a:	2300      	movs	r3, #0
 800262c:	603b      	str	r3, [r7, #0]
 800262e:	4b09      	ldr	r3, [pc, #36]	; (8002654 <HAL_MspInit+0x4c>)
 8002630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002632:	4a08      	ldr	r2, [pc, #32]	; (8002654 <HAL_MspInit+0x4c>)
 8002634:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002638:	6413      	str	r3, [r2, #64]	; 0x40
 800263a:	4b06      	ldr	r3, [pc, #24]	; (8002654 <HAL_MspInit+0x4c>)
 800263c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002642:	603b      	str	r3, [r7, #0]
 8002644:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002646:	2007      	movs	r0, #7
 8002648:	f001 faa4 	bl	8003b94 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800264c:	bf00      	nop
 800264e:	3708      	adds	r7, #8
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	40023800 	.word	0x40023800

08002658 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b08a      	sub	sp, #40	; 0x28
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002660:	f107 0314 	add.w	r3, r7, #20
 8002664:	2200      	movs	r2, #0
 8002666:	601a      	str	r2, [r3, #0]
 8002668:	605a      	str	r2, [r3, #4]
 800266a:	609a      	str	r2, [r3, #8]
 800266c:	60da      	str	r2, [r3, #12]
 800266e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a21      	ldr	r2, [pc, #132]	; (80026fc <HAL_I2C_MspInit+0xa4>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d13c      	bne.n	80026f4 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800267a:	2300      	movs	r3, #0
 800267c:	613b      	str	r3, [r7, #16]
 800267e:	4b20      	ldr	r3, [pc, #128]	; (8002700 <HAL_I2C_MspInit+0xa8>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002682:	4a1f      	ldr	r2, [pc, #124]	; (8002700 <HAL_I2C_MspInit+0xa8>)
 8002684:	f043 0302 	orr.w	r3, r3, #2
 8002688:	6313      	str	r3, [r2, #48]	; 0x30
 800268a:	4b1d      	ldr	r3, [pc, #116]	; (8002700 <HAL_I2C_MspInit+0xa8>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268e:	f003 0302 	and.w	r3, r3, #2
 8002692:	613b      	str	r3, [r7, #16]
 8002694:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002696:	f44f 7340 	mov.w	r3, #768	; 0x300
 800269a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800269c:	2312      	movs	r3, #18
 800269e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a0:	2300      	movs	r3, #0
 80026a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026a4:	2303      	movs	r3, #3
 80026a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80026a8:	2304      	movs	r3, #4
 80026aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026ac:	f107 0314 	add.w	r3, r7, #20
 80026b0:	4619      	mov	r1, r3
 80026b2:	4814      	ldr	r0, [pc, #80]	; (8002704 <HAL_I2C_MspInit+0xac>)
 80026b4:	f001 fec0 	bl	8004438 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80026b8:	2300      	movs	r3, #0
 80026ba:	60fb      	str	r3, [r7, #12]
 80026bc:	4b10      	ldr	r3, [pc, #64]	; (8002700 <HAL_I2C_MspInit+0xa8>)
 80026be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c0:	4a0f      	ldr	r2, [pc, #60]	; (8002700 <HAL_I2C_MspInit+0xa8>)
 80026c2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80026c6:	6413      	str	r3, [r2, #64]	; 0x40
 80026c8:	4b0d      	ldr	r3, [pc, #52]	; (8002700 <HAL_I2C_MspInit+0xa8>)
 80026ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026d0:	60fb      	str	r3, [r7, #12]
 80026d2:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80026d4:	2200      	movs	r2, #0
 80026d6:	2100      	movs	r1, #0
 80026d8:	201f      	movs	r0, #31
 80026da:	f001 fa66 	bl	8003baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80026de:	201f      	movs	r0, #31
 80026e0:	f001 fa7f 	bl	8003be2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80026e4:	2200      	movs	r2, #0
 80026e6:	2100      	movs	r1, #0
 80026e8:	2020      	movs	r0, #32
 80026ea:	f001 fa5e 	bl	8003baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80026ee:	2020      	movs	r0, #32
 80026f0:	f001 fa77 	bl	8003be2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80026f4:	bf00      	nop
 80026f6:	3728      	adds	r7, #40	; 0x28
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	40005400 	.word	0x40005400
 8002700:	40023800 	.word	0x40023800
 8002704:	40020400 	.word	0x40020400

08002708 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b08a      	sub	sp, #40	; 0x28
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002710:	f107 0314 	add.w	r3, r7, #20
 8002714:	2200      	movs	r2, #0
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	605a      	str	r2, [r3, #4]
 800271a:	609a      	str	r2, [r3, #8]
 800271c:	60da      	str	r2, [r3, #12]
 800271e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a19      	ldr	r2, [pc, #100]	; (800278c <HAL_SPI_MspInit+0x84>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d12c      	bne.n	8002784 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800272a:	2300      	movs	r3, #0
 800272c:	613b      	str	r3, [r7, #16]
 800272e:	4b18      	ldr	r3, [pc, #96]	; (8002790 <HAL_SPI_MspInit+0x88>)
 8002730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002732:	4a17      	ldr	r2, [pc, #92]	; (8002790 <HAL_SPI_MspInit+0x88>)
 8002734:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002738:	6413      	str	r3, [r2, #64]	; 0x40
 800273a:	4b15      	ldr	r3, [pc, #84]	; (8002790 <HAL_SPI_MspInit+0x88>)
 800273c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002742:	613b      	str	r3, [r7, #16]
 8002744:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002746:	2300      	movs	r3, #0
 8002748:	60fb      	str	r3, [r7, #12]
 800274a:	4b11      	ldr	r3, [pc, #68]	; (8002790 <HAL_SPI_MspInit+0x88>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274e:	4a10      	ldr	r2, [pc, #64]	; (8002790 <HAL_SPI_MspInit+0x88>)
 8002750:	f043 0304 	orr.w	r3, r3, #4
 8002754:	6313      	str	r3, [r2, #48]	; 0x30
 8002756:	4b0e      	ldr	r3, [pc, #56]	; (8002790 <HAL_SPI_MspInit+0x88>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275a:	f003 0304 	and.w	r3, r3, #4
 800275e:	60fb      	str	r3, [r7, #12]
 8002760:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002762:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002766:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002768:	2302      	movs	r3, #2
 800276a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276c:	2300      	movs	r3, #0
 800276e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002770:	2303      	movs	r3, #3
 8002772:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002774:	2306      	movs	r3, #6
 8002776:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002778:	f107 0314 	add.w	r3, r7, #20
 800277c:	4619      	mov	r1, r3
 800277e:	4805      	ldr	r0, [pc, #20]	; (8002794 <HAL_SPI_MspInit+0x8c>)
 8002780:	f001 fe5a 	bl	8004438 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002784:	bf00      	nop
 8002786:	3728      	adds	r7, #40	; 0x28
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	40003c00 	.word	0x40003c00
 8002790:	40023800 	.word	0x40023800
 8002794:	40020800 	.word	0x40020800

08002798 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b084      	sub	sp, #16
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a0e      	ldr	r2, [pc, #56]	; (80027e0 <HAL_TIM_Base_MspInit+0x48>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d115      	bne.n	80027d6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 80027aa:	2300      	movs	r3, #0
 80027ac:	60fb      	str	r3, [r7, #12]
 80027ae:	4b0d      	ldr	r3, [pc, #52]	; (80027e4 <HAL_TIM_Base_MspInit+0x4c>)
 80027b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027b2:	4a0c      	ldr	r2, [pc, #48]	; (80027e4 <HAL_TIM_Base_MspInit+0x4c>)
 80027b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027b8:	6453      	str	r3, [r2, #68]	; 0x44
 80027ba:	4b0a      	ldr	r3, [pc, #40]	; (80027e4 <HAL_TIM_Base_MspInit+0x4c>)
 80027bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027c2:	60fb      	str	r3, [r7, #12]
 80027c4:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80027c6:	2200      	movs	r2, #0
 80027c8:	2100      	movs	r1, #0
 80027ca:	2019      	movs	r0, #25
 80027cc:	f001 f9ed 	bl	8003baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80027d0:	2019      	movs	r0, #25
 80027d2:	f001 fa06 	bl	8003be2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 80027d6:	bf00      	nop
 80027d8:	3710      	adds	r7, #16
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	40014400 	.word	0x40014400
 80027e4:	40023800 	.word	0x40023800

080027e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b08e      	sub	sp, #56	; 0x38
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027f4:	2200      	movs	r2, #0
 80027f6:	601a      	str	r2, [r3, #0]
 80027f8:	605a      	str	r2, [r3, #4]
 80027fa:	609a      	str	r2, [r3, #8]
 80027fc:	60da      	str	r2, [r3, #12]
 80027fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a6b      	ldr	r2, [pc, #428]	; (80029b4 <HAL_UART_MspInit+0x1cc>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d135      	bne.n	8002876 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800280a:	2300      	movs	r3, #0
 800280c:	623b      	str	r3, [r7, #32]
 800280e:	4b6a      	ldr	r3, [pc, #424]	; (80029b8 <HAL_UART_MspInit+0x1d0>)
 8002810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002812:	4a69      	ldr	r2, [pc, #420]	; (80029b8 <HAL_UART_MspInit+0x1d0>)
 8002814:	f043 0310 	orr.w	r3, r3, #16
 8002818:	6453      	str	r3, [r2, #68]	; 0x44
 800281a:	4b67      	ldr	r3, [pc, #412]	; (80029b8 <HAL_UART_MspInit+0x1d0>)
 800281c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281e:	f003 0310 	and.w	r3, r3, #16
 8002822:	623b      	str	r3, [r7, #32]
 8002824:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002826:	2300      	movs	r3, #0
 8002828:	61fb      	str	r3, [r7, #28]
 800282a:	4b63      	ldr	r3, [pc, #396]	; (80029b8 <HAL_UART_MspInit+0x1d0>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282e:	4a62      	ldr	r2, [pc, #392]	; (80029b8 <HAL_UART_MspInit+0x1d0>)
 8002830:	f043 0301 	orr.w	r3, r3, #1
 8002834:	6313      	str	r3, [r2, #48]	; 0x30
 8002836:	4b60      	ldr	r3, [pc, #384]	; (80029b8 <HAL_UART_MspInit+0x1d0>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283a:	f003 0301 	and.w	r3, r3, #1
 800283e:	61fb      	str	r3, [r7, #28]
 8002840:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002842:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002846:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002848:	2302      	movs	r3, #2
 800284a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800284c:	2300      	movs	r3, #0
 800284e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002850:	2303      	movs	r3, #3
 8002852:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002854:	2307      	movs	r3, #7
 8002856:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002858:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800285c:	4619      	mov	r1, r3
 800285e:	4857      	ldr	r0, [pc, #348]	; (80029bc <HAL_UART_MspInit+0x1d4>)
 8002860:	f001 fdea 	bl	8004438 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002864:	2200      	movs	r2, #0
 8002866:	2100      	movs	r1, #0
 8002868:	2025      	movs	r0, #37	; 0x25
 800286a:	f001 f99e 	bl	8003baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800286e:	2025      	movs	r0, #37	; 0x25
 8002870:	f001 f9b7 	bl	8003be2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002874:	e09a      	b.n	80029ac <HAL_UART_MspInit+0x1c4>
  else if(huart->Instance==USART2)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a51      	ldr	r2, [pc, #324]	; (80029c0 <HAL_UART_MspInit+0x1d8>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d12c      	bne.n	80028da <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002880:	2300      	movs	r3, #0
 8002882:	61bb      	str	r3, [r7, #24]
 8002884:	4b4c      	ldr	r3, [pc, #304]	; (80029b8 <HAL_UART_MspInit+0x1d0>)
 8002886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002888:	4a4b      	ldr	r2, [pc, #300]	; (80029b8 <HAL_UART_MspInit+0x1d0>)
 800288a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800288e:	6413      	str	r3, [r2, #64]	; 0x40
 8002890:	4b49      	ldr	r3, [pc, #292]	; (80029b8 <HAL_UART_MspInit+0x1d0>)
 8002892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002894:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002898:	61bb      	str	r3, [r7, #24]
 800289a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800289c:	2300      	movs	r3, #0
 800289e:	617b      	str	r3, [r7, #20]
 80028a0:	4b45      	ldr	r3, [pc, #276]	; (80029b8 <HAL_UART_MspInit+0x1d0>)
 80028a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a4:	4a44      	ldr	r2, [pc, #272]	; (80029b8 <HAL_UART_MspInit+0x1d0>)
 80028a6:	f043 0301 	orr.w	r3, r3, #1
 80028aa:	6313      	str	r3, [r2, #48]	; 0x30
 80028ac:	4b42      	ldr	r3, [pc, #264]	; (80029b8 <HAL_UART_MspInit+0x1d0>)
 80028ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b0:	f003 0301 	and.w	r3, r3, #1
 80028b4:	617b      	str	r3, [r7, #20]
 80028b6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80028b8:	230c      	movs	r3, #12
 80028ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028bc:	2302      	movs	r3, #2
 80028be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c0:	2300      	movs	r3, #0
 80028c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028c4:	2303      	movs	r3, #3
 80028c6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028c8:	2307      	movs	r3, #7
 80028ca:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028d0:	4619      	mov	r1, r3
 80028d2:	483a      	ldr	r0, [pc, #232]	; (80029bc <HAL_UART_MspInit+0x1d4>)
 80028d4:	f001 fdb0 	bl	8004438 <HAL_GPIO_Init>
}
 80028d8:	e068      	b.n	80029ac <HAL_UART_MspInit+0x1c4>
  else if(huart->Instance==USART6)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a39      	ldr	r2, [pc, #228]	; (80029c4 <HAL_UART_MspInit+0x1dc>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d163      	bne.n	80029ac <HAL_UART_MspInit+0x1c4>
    __HAL_RCC_USART6_CLK_ENABLE();
 80028e4:	2300      	movs	r3, #0
 80028e6:	613b      	str	r3, [r7, #16]
 80028e8:	4b33      	ldr	r3, [pc, #204]	; (80029b8 <HAL_UART_MspInit+0x1d0>)
 80028ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ec:	4a32      	ldr	r2, [pc, #200]	; (80029b8 <HAL_UART_MspInit+0x1d0>)
 80028ee:	f043 0320 	orr.w	r3, r3, #32
 80028f2:	6453      	str	r3, [r2, #68]	; 0x44
 80028f4:	4b30      	ldr	r3, [pc, #192]	; (80029b8 <HAL_UART_MspInit+0x1d0>)
 80028f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028f8:	f003 0320 	and.w	r3, r3, #32
 80028fc:	613b      	str	r3, [r7, #16]
 80028fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002900:	2300      	movs	r3, #0
 8002902:	60fb      	str	r3, [r7, #12]
 8002904:	4b2c      	ldr	r3, [pc, #176]	; (80029b8 <HAL_UART_MspInit+0x1d0>)
 8002906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002908:	4a2b      	ldr	r2, [pc, #172]	; (80029b8 <HAL_UART_MspInit+0x1d0>)
 800290a:	f043 0301 	orr.w	r3, r3, #1
 800290e:	6313      	str	r3, [r2, #48]	; 0x30
 8002910:	4b29      	ldr	r3, [pc, #164]	; (80029b8 <HAL_UART_MspInit+0x1d0>)
 8002912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002914:	f003 0301 	and.w	r3, r3, #1
 8002918:	60fb      	str	r3, [r7, #12]
 800291a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800291c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002920:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002922:	2302      	movs	r3, #2
 8002924:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002926:	2300      	movs	r3, #0
 8002928:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800292a:	2303      	movs	r3, #3
 800292c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800292e:	2308      	movs	r3, #8
 8002930:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002932:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002936:	4619      	mov	r1, r3
 8002938:	4820      	ldr	r0, [pc, #128]	; (80029bc <HAL_UART_MspInit+0x1d4>)
 800293a:	f001 fd7d 	bl	8004438 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 800293e:	4b22      	ldr	r3, [pc, #136]	; (80029c8 <HAL_UART_MspInit+0x1e0>)
 8002940:	4a22      	ldr	r2, [pc, #136]	; (80029cc <HAL_UART_MspInit+0x1e4>)
 8002942:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8002944:	4b20      	ldr	r3, [pc, #128]	; (80029c8 <HAL_UART_MspInit+0x1e0>)
 8002946:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800294a:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800294c:	4b1e      	ldr	r3, [pc, #120]	; (80029c8 <HAL_UART_MspInit+0x1e0>)
 800294e:	2200      	movs	r2, #0
 8002950:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002952:	4b1d      	ldr	r3, [pc, #116]	; (80029c8 <HAL_UART_MspInit+0x1e0>)
 8002954:	2200      	movs	r2, #0
 8002956:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002958:	4b1b      	ldr	r3, [pc, #108]	; (80029c8 <HAL_UART_MspInit+0x1e0>)
 800295a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800295e:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002960:	4b19      	ldr	r3, [pc, #100]	; (80029c8 <HAL_UART_MspInit+0x1e0>)
 8002962:	2200      	movs	r2, #0
 8002964:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002966:	4b18      	ldr	r3, [pc, #96]	; (80029c8 <HAL_UART_MspInit+0x1e0>)
 8002968:	2200      	movs	r2, #0
 800296a:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 800296c:	4b16      	ldr	r3, [pc, #88]	; (80029c8 <HAL_UART_MspInit+0x1e0>)
 800296e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002972:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002974:	4b14      	ldr	r3, [pc, #80]	; (80029c8 <HAL_UART_MspInit+0x1e0>)
 8002976:	2200      	movs	r2, #0
 8002978:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800297a:	4b13      	ldr	r3, [pc, #76]	; (80029c8 <HAL_UART_MspInit+0x1e0>)
 800297c:	2200      	movs	r2, #0
 800297e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002980:	4811      	ldr	r0, [pc, #68]	; (80029c8 <HAL_UART_MspInit+0x1e0>)
 8002982:	f001 f949 	bl	8003c18 <HAL_DMA_Init>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d001      	beq.n	8002990 <HAL_UART_MspInit+0x1a8>
      Error_Handler();
 800298c:	f7ff fe36 	bl	80025fc <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	4a0d      	ldr	r2, [pc, #52]	; (80029c8 <HAL_UART_MspInit+0x1e0>)
 8002994:	639a      	str	r2, [r3, #56]	; 0x38
 8002996:	4a0c      	ldr	r2, [pc, #48]	; (80029c8 <HAL_UART_MspInit+0x1e0>)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800299c:	2200      	movs	r2, #0
 800299e:	2100      	movs	r1, #0
 80029a0:	2047      	movs	r0, #71	; 0x47
 80029a2:	f001 f902 	bl	8003baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80029a6:	2047      	movs	r0, #71	; 0x47
 80029a8:	f001 f91b 	bl	8003be2 <HAL_NVIC_EnableIRQ>
}
 80029ac:	bf00      	nop
 80029ae:	3738      	adds	r7, #56	; 0x38
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	40011000 	.word	0x40011000
 80029b8:	40023800 	.word	0x40023800
 80029bc:	40020000 	.word	0x40020000
 80029c0:	40004400 	.word	0x40004400
 80029c4:	40011400 	.word	0x40011400
 80029c8:	200003e8 	.word	0x200003e8
 80029cc:	40026428 	.word	0x40026428

080029d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029d4:	e7fe      	b.n	80029d4 <NMI_Handler+0x4>

080029d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029d6:	b480      	push	{r7}
 80029d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029da:	e7fe      	b.n	80029da <HardFault_Handler+0x4>

080029dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029e0:	e7fe      	b.n	80029e0 <MemManage_Handler+0x4>

080029e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029e2:	b480      	push	{r7}
 80029e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029e6:	e7fe      	b.n	80029e6 <BusFault_Handler+0x4>

080029e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029ec:	e7fe      	b.n	80029ec <UsageFault_Handler+0x4>

080029ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029ee:	b480      	push	{r7}
 80029f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029f2:	bf00      	nop
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr

080029fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029fc:	b480      	push	{r7}
 80029fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a00:	bf00      	nop
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr

08002a0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a0a:	b480      	push	{r7}
 8002a0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a0e:	bf00      	nop
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a1c:	f000 ffa6 	bl	800396c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a20:	bf00      	nop
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002a28:	4802      	ldr	r0, [pc, #8]	; (8002a34 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002a2a:	f005 fbde 	bl	80081ea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002a2e:	bf00      	nop
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	200002d4 	.word	0x200002d4

08002a38 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002a3c:	4802      	ldr	r0, [pc, #8]	; (8002a48 <I2C1_EV_IRQHandler+0x10>)
 8002a3e:	f002 fb2f 	bl	80050a0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002a42:	bf00      	nop
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	20000228 	.word	0x20000228

08002a4c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002a50:	4802      	ldr	r0, [pc, #8]	; (8002a5c <I2C1_ER_IRQHandler+0x10>)
 8002a52:	f002 fc96 	bl	8005382 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002a56:	bf00      	nop
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	20000228 	.word	0x20000228

08002a60 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002a64:	4802      	ldr	r0, [pc, #8]	; (8002a70 <USART1_IRQHandler+0x10>)
 8002a66:	f005 ff37 	bl	80088d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002a6a:	bf00      	nop
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	2000031c 	.word	0x2000031c

08002a74 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002a78:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002a7c:	f001 fe94 	bl	80047a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002a80:	bf00      	nop
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002a88:	4802      	ldr	r0, [pc, #8]	; (8002a94 <DMA2_Stream1_IRQHandler+0x10>)
 8002a8a:	f001 fa5d 	bl	8003f48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002a8e:	bf00      	nop
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	200003e8 	.word	0x200003e8

08002a98 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002a9c:	4802      	ldr	r0, [pc, #8]	; (8002aa8 <USART6_IRQHandler+0x10>)
 8002a9e:	f005 ff1b 	bl	80088d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002aa2:	bf00      	nop
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	200003a4 	.word	0x200003a4

08002aac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002aac:	b480      	push	{r7}
 8002aae:	af00      	add	r7, sp, #0
	return 1;
 8002ab0:	2301      	movs	r3, #1
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <_kill>:

int _kill(int pid, int sig)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b082      	sub	sp, #8
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002ac6:	f006 fff9 	bl	8009abc <__errno>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2216      	movs	r2, #22
 8002ace:	601a      	str	r2, [r3, #0]
	return -1;
 8002ad0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3708      	adds	r7, #8
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}

08002adc <_exit>:

void _exit (int status)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002ae4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f7ff ffe7 	bl	8002abc <_kill>
	while (1) {}		/* Make sure we hang here */
 8002aee:	e7fe      	b.n	8002aee <_exit+0x12>

08002af0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b086      	sub	sp, #24
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	60b9      	str	r1, [r7, #8]
 8002afa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002afc:	2300      	movs	r3, #0
 8002afe:	617b      	str	r3, [r7, #20]
 8002b00:	e00a      	b.n	8002b18 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002b02:	f3af 8000 	nop.w
 8002b06:	4601      	mov	r1, r0
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	1c5a      	adds	r2, r3, #1
 8002b0c:	60ba      	str	r2, [r7, #8]
 8002b0e:	b2ca      	uxtb	r2, r1
 8002b10:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	3301      	adds	r3, #1
 8002b16:	617b      	str	r3, [r7, #20]
 8002b18:	697a      	ldr	r2, [r7, #20]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	dbf0      	blt.n	8002b02 <_read+0x12>
	}

return len;
 8002b20:	687b      	ldr	r3, [r7, #4]
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3718      	adds	r7, #24
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}

08002b2a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b2a:	b580      	push	{r7, lr}
 8002b2c:	b086      	sub	sp, #24
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	60f8      	str	r0, [r7, #12]
 8002b32:	60b9      	str	r1, [r7, #8]
 8002b34:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b36:	2300      	movs	r3, #0
 8002b38:	617b      	str	r3, [r7, #20]
 8002b3a:	e009      	b.n	8002b50 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	1c5a      	adds	r2, r3, #1
 8002b40:	60ba      	str	r2, [r7, #8]
 8002b42:	781b      	ldrb	r3, [r3, #0]
 8002b44:	4618      	mov	r0, r3
 8002b46:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	3301      	adds	r3, #1
 8002b4e:	617b      	str	r3, [r7, #20]
 8002b50:	697a      	ldr	r2, [r7, #20]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	429a      	cmp	r2, r3
 8002b56:	dbf1      	blt.n	8002b3c <_write+0x12>
	}
	return len;
 8002b58:	687b      	ldr	r3, [r7, #4]
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3718      	adds	r7, #24
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}

08002b62 <_close>:

int _close(int file)
{
 8002b62:	b480      	push	{r7}
 8002b64:	b083      	sub	sp, #12
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
	return -1;
 8002b6a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	370c      	adds	r7, #12
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr

08002b7a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b7a:	b480      	push	{r7}
 8002b7c:	b083      	sub	sp, #12
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	6078      	str	r0, [r7, #4]
 8002b82:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b8a:	605a      	str	r2, [r3, #4]
	return 0;
 8002b8c:	2300      	movs	r3, #0
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr

08002b9a <_isatty>:

int _isatty(int file)
{
 8002b9a:	b480      	push	{r7}
 8002b9c:	b083      	sub	sp, #12
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	6078      	str	r0, [r7, #4]
	return 1;
 8002ba2:	2301      	movs	r3, #1
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	370c      	adds	r7, #12
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr

08002bb0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b085      	sub	sp, #20
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	607a      	str	r2, [r7, #4]
	return 0;
 8002bbc:	2300      	movs	r3, #0
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3714      	adds	r7, #20
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
	...

08002bcc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b086      	sub	sp, #24
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bd4:	4a14      	ldr	r2, [pc, #80]	; (8002c28 <_sbrk+0x5c>)
 8002bd6:	4b15      	ldr	r3, [pc, #84]	; (8002c2c <_sbrk+0x60>)
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002be0:	4b13      	ldr	r3, [pc, #76]	; (8002c30 <_sbrk+0x64>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d102      	bne.n	8002bee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002be8:	4b11      	ldr	r3, [pc, #68]	; (8002c30 <_sbrk+0x64>)
 8002bea:	4a12      	ldr	r2, [pc, #72]	; (8002c34 <_sbrk+0x68>)
 8002bec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002bee:	4b10      	ldr	r3, [pc, #64]	; (8002c30 <_sbrk+0x64>)
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d207      	bcs.n	8002c0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002bfc:	f006 ff5e 	bl	8009abc <__errno>
 8002c00:	4603      	mov	r3, r0
 8002c02:	220c      	movs	r2, #12
 8002c04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c06:	f04f 33ff 	mov.w	r3, #4294967295
 8002c0a:	e009      	b.n	8002c20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c0c:	4b08      	ldr	r3, [pc, #32]	; (8002c30 <_sbrk+0x64>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c12:	4b07      	ldr	r3, [pc, #28]	; (8002c30 <_sbrk+0x64>)
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4413      	add	r3, r2
 8002c1a:	4a05      	ldr	r2, [pc, #20]	; (8002c30 <_sbrk+0x64>)
 8002c1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3718      	adds	r7, #24
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	20020000 	.word	0x20020000
 8002c2c:	00000400 	.word	0x00000400
 8002c30:	200005a0 	.word	0x200005a0
 8002c34:	200005c0 	.word	0x200005c0

08002c38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c3c:	4b06      	ldr	r3, [pc, #24]	; (8002c58 <SystemInit+0x20>)
 8002c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c42:	4a05      	ldr	r2, [pc, #20]	; (8002c58 <SystemInit+0x20>)
 8002c44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c4c:	bf00      	nop
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	e000ed00 	.word	0xe000ed00

08002c5c <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0
  LCD_IO_Bl_OnOff(1);
 8002c60:	2001      	movs	r0, #1
 8002c62:	f000 fcf0 	bl	8003646 <LCD_IO_Bl_OnOff>
  ILI9341_LCDMUTEX_PUSH();
  LCD_IO_WriteCmd8(ILI9341_SLPOUT);    // Exit Sleep
 8002c66:	2011      	movs	r0, #17
 8002c68:	f000 fd74 	bl	8003754 <LCD_IO_WriteCmd8>
  ILI9341_LCDMUTEX_POP();
}
 8002c6c:	bf00      	nop
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <ili9341_GetLcdPixelWidth>:
  * @brief  Get the LCD pixel Width.
  * @param  None
  * @retval The Lcd Pixel Width
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0
  return ILI9341_SIZE_X;
 8002c74:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr

08002c82 <ili9341_GetLcdPixelHeight>:
  * @brief  Get the LCD pixel Height.
  * @param  None
  * @retval The Lcd Pixel Height
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8002c82:	b480      	push	{r7}
 8002c84:	af00      	add	r7, sp, #0
  return ILI9341_SIZE_Y;
 8002c86:	23f0      	movs	r3, #240	; 0xf0
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr
	...

08002c94 <ili9341_Init>:
/* SPI or paralell mode */
#if ILI9341_INTERFACE_MODE == 1

//-----------------------------------------------------------------------------
void ili9341_Init(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b082      	sub	sp, #8
 8002c98:	af02      	add	r7, sp, #8
  if((Is_ili9341_Initialized & ILI9341_LCD_INITIALIZED) == 0)
 8002c9a:	4b52      	ldr	r3, [pc, #328]	; (8002de4 <ili9341_Init+0x150>)
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	f003 0301 	and.w	r3, r3, #1
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d115      	bne.n	8002cd2 <ili9341_Init+0x3e>
  {
    Is_ili9341_Initialized |= ILI9341_LCD_INITIALIZED;
 8002ca6:	4b4f      	ldr	r3, [pc, #316]	; (8002de4 <ili9341_Init+0x150>)
 8002ca8:	781b      	ldrb	r3, [r3, #0]
 8002caa:	f043 0301 	orr.w	r3, r3, #1
 8002cae:	b2da      	uxtb	r2, r3
 8002cb0:	4b4c      	ldr	r3, [pc, #304]	; (8002de4 <ili9341_Init+0x150>)
 8002cb2:	701a      	strb	r2, [r3, #0]
    if((Is_ili9341_Initialized & ILI9341_IO_INITIALIZED) == 0)
 8002cb4:	4b4b      	ldr	r3, [pc, #300]	; (8002de4 <ili9341_Init+0x150>)
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	f003 0302 	and.w	r3, r3, #2
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d101      	bne.n	8002cc4 <ili9341_Init+0x30>
      LCD_IO_Init();
 8002cc0:	f000 fccc 	bl	800365c <LCD_IO_Init>
    Is_ili9341_Initialized |= ILI9341_IO_INITIALIZED;
 8002cc4:	4b47      	ldr	r3, [pc, #284]	; (8002de4 <ili9341_Init+0x150>)
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	f043 0302 	orr.w	r3, r3, #2
 8002ccc:	b2da      	uxtb	r2, r3
 8002cce:	4b45      	ldr	r3, [pc, #276]	; (8002de4 <ili9341_Init+0x150>)
 8002cd0:	701a      	strb	r2, [r3, #0]
  }

  LCD_Delay(10);
 8002cd2:	200a      	movs	r0, #10
 8002cd4:	f000 fcac 	bl	8003630 <LCD_Delay>
  LCD_IO_WriteCmd8(ILI9341_SWRESET);
 8002cd8:	2001      	movs	r0, #1
 8002cda:	f000 fd3b 	bl	8003754 <LCD_IO_WriteCmd8>
  LCD_Delay(10);
 8002cde:	200a      	movs	r0, #10
 8002ce0:	f000 fca6 	bl	8003630 <LCD_Delay>

  LCD_IO_WriteCmd8MultipleData8(0xEF, (uint8_t *)"\x03\x80\x02", 3);
 8002ce4:	2203      	movs	r2, #3
 8002ce6:	4940      	ldr	r1, [pc, #256]	; (8002de8 <ili9341_Init+0x154>)
 8002ce8:	20ef      	movs	r0, #239	; 0xef
 8002cea:	f000 fda1 	bl	8003830 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8MultipleData8(0xCF, (uint8_t *)"\x00\xC1\x30", 3);
 8002cee:	2203      	movs	r2, #3
 8002cf0:	493e      	ldr	r1, [pc, #248]	; (8002dec <ili9341_Init+0x158>)
 8002cf2:	20cf      	movs	r0, #207	; 0xcf
 8002cf4:	f000 fd9c 	bl	8003830 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8MultipleData8(0xED, (uint8_t *)"\x64\x03\x12\x81", 4);
 8002cf8:	2204      	movs	r2, #4
 8002cfa:	493d      	ldr	r1, [pc, #244]	; (8002df0 <ili9341_Init+0x15c>)
 8002cfc:	20ed      	movs	r0, #237	; 0xed
 8002cfe:	f000 fd97 	bl	8003830 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8MultipleData8(0xE8, (uint8_t *)"\x85\x00\x78", 3);
 8002d02:	2203      	movs	r2, #3
 8002d04:	493b      	ldr	r1, [pc, #236]	; (8002df4 <ili9341_Init+0x160>)
 8002d06:	20e8      	movs	r0, #232	; 0xe8
 8002d08:	f000 fd92 	bl	8003830 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8MultipleData8(0xCB, (uint8_t *)"\x39\x2C\x00\x34\x02", 5);
 8002d0c:	2205      	movs	r2, #5
 8002d0e:	493a      	ldr	r1, [pc, #232]	; (8002df8 <ili9341_Init+0x164>)
 8002d10:	20cb      	movs	r0, #203	; 0xcb
 8002d12:	f000 fd8d 	bl	8003830 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8MultipleData8(0xF7, (uint8_t *)"\x20", 1);
 8002d16:	2201      	movs	r2, #1
 8002d18:	4938      	ldr	r1, [pc, #224]	; (8002dfc <ili9341_Init+0x168>)
 8002d1a:	20f7      	movs	r0, #247	; 0xf7
 8002d1c:	f000 fd88 	bl	8003830 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8MultipleData8(0xEA, (uint8_t *)"\x00\x00", 2);
 8002d20:	2202      	movs	r2, #2
 8002d22:	4937      	ldr	r1, [pc, #220]	; (8002e00 <ili9341_Init+0x16c>)
 8002d24:	20ea      	movs	r0, #234	; 0xea
 8002d26:	f000 fd83 	bl	8003830 <LCD_IO_WriteCmd8MultipleData8>

  // Power Control 1 (Vreg1out, Verg2out)
  LCD_IO_WriteCmd8MultipleData8(ILI9341_PWCTR1, (uint8_t *)"\x23", 1);
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	4935      	ldr	r1, [pc, #212]	; (8002e04 <ili9341_Init+0x170>)
 8002d2e:	20c0      	movs	r0, #192	; 0xc0
 8002d30:	f000 fd7e 	bl	8003830 <LCD_IO_WriteCmd8MultipleData8>

  // Power Control 2 (VGH,VGL)
  LCD_IO_WriteCmd8MultipleData8(ILI9341_PWCTR2, (uint8_t *)"\x10", 1);
 8002d34:	2201      	movs	r2, #1
 8002d36:	4934      	ldr	r1, [pc, #208]	; (8002e08 <ili9341_Init+0x174>)
 8002d38:	20c1      	movs	r0, #193	; 0xc1
 8002d3a:	f000 fd79 	bl	8003830 <LCD_IO_WriteCmd8MultipleData8>

  // Power Control 3 (Vcom)
  LCD_IO_WriteCmd8MultipleData8(ILI9341_VMCTR1, (uint8_t *)"\x3E\x28", 2);
 8002d3e:	2202      	movs	r2, #2
 8002d40:	4932      	ldr	r1, [pc, #200]	; (8002e0c <ili9341_Init+0x178>)
 8002d42:	20c5      	movs	r0, #197	; 0xc5
 8002d44:	f000 fd74 	bl	8003830 <LCD_IO_WriteCmd8MultipleData8>

  // Power Control 3 (Vcom)
  LCD_IO_WriteCmd8MultipleData8(ILI9341_VMCTR2, (uint8_t *)"\x86", 1);
 8002d48:	2201      	movs	r2, #1
 8002d4a:	4931      	ldr	r1, [pc, #196]	; (8002e10 <ili9341_Init+0x17c>)
 8002d4c:	20c7      	movs	r0, #199	; 0xc7
 8002d4e:	f000 fd6f 	bl	8003830 <LCD_IO_WriteCmd8MultipleData8>

  // Vertical scroll zero
  LCD_IO_WriteCmd8MultipleData8(ILI9341_VSCRSADD, (uint8_t *)"\x00", 1);
 8002d52:	2201      	movs	r2, #1
 8002d54:	492f      	ldr	r1, [pc, #188]	; (8002e14 <ili9341_Init+0x180>)
 8002d56:	2037      	movs	r0, #55	; 0x37
 8002d58:	f000 fd6a 	bl	8003830 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8MultipleData8(ILI9341_PIXFMT, (uint8_t *)"\x55", 1);
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	492e      	ldr	r1, [pc, #184]	; (8002e18 <ili9341_Init+0x184>)
 8002d60:	203a      	movs	r0, #58	; 0x3a
 8002d62:	f000 fd65 	bl	8003830 <LCD_IO_WriteCmd8MultipleData8>

  // LCD_IO_WriteCmd8MultipleData8(0xF6, (uint8_t *)"\x01\x00\x06", 3);

  LCD_IO_WriteCmd8MultipleData8(ILI9341_FRMCTR1, (uint8_t *)"\x00\x18", 2);
 8002d66:	2202      	movs	r2, #2
 8002d68:	492c      	ldr	r1, [pc, #176]	; (8002e1c <ili9341_Init+0x188>)
 8002d6a:	20b1      	movs	r0, #177	; 0xb1
 8002d6c:	f000 fd60 	bl	8003830 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8MultipleData8(ILI9341_DFUNCTR, (uint8_t *)"\x08\x82\x27", 3);  // Display Function Control
 8002d70:	2203      	movs	r2, #3
 8002d72:	492b      	ldr	r1, [pc, #172]	; (8002e20 <ili9341_Init+0x18c>)
 8002d74:	20b6      	movs	r0, #182	; 0xb6
 8002d76:	f000 fd5b 	bl	8003830 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8MultipleData8(0xF2, (uint8_t *)"\x00", 1);            // 3Gamma Function Disable
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	4925      	ldr	r1, [pc, #148]	; (8002e14 <ili9341_Init+0x180>)
 8002d7e:	20f2      	movs	r0, #242	; 0xf2
 8002d80:	f000 fd56 	bl	8003830 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8MultipleData8(ILI9341_GAMMASET, (uint8_t *)"\x01", 1);// Gamma curve selected
 8002d84:	2201      	movs	r2, #1
 8002d86:	4927      	ldr	r1, [pc, #156]	; (8002e24 <ili9341_Init+0x190>)
 8002d88:	2026      	movs	r0, #38	; 0x26
 8002d8a:	f000 fd51 	bl	8003830 <LCD_IO_WriteCmd8MultipleData8>

  // positive gamma control
  LCD_IO_WriteCmd8MultipleData8(ILI9341_GMCTRP1, (uint8_t *)"\x0F\x31\x2B\x0C\x0E\x08\x4E\xF1\x37\x07\x10\x03\x0E\x09\x00", 15);
 8002d8e:	220f      	movs	r2, #15
 8002d90:	4925      	ldr	r1, [pc, #148]	; (8002e28 <ili9341_Init+0x194>)
 8002d92:	20e0      	movs	r0, #224	; 0xe0
 8002d94:	f000 fd4c 	bl	8003830 <LCD_IO_WriteCmd8MultipleData8>

  // negative gamma control
  LCD_IO_WriteCmd8MultipleData8(ILI9341_GMCTRN1, (uint8_t *)"\x00\x0E\x14\x03\x11\x07\x31\xC1\x48\x08\x0F\x0C\x31\x36\x0F", 15);
 8002d98:	220f      	movs	r2, #15
 8002d9a:	4924      	ldr	r1, [pc, #144]	; (8002e2c <ili9341_Init+0x198>)
 8002d9c:	20e1      	movs	r0, #225	; 0xe1
 8002d9e:	f000 fd47 	bl	8003830 <LCD_IO_WriteCmd8MultipleData8>

  LCD_IO_WriteCmd8(ILI9341_MADCTL); LCD_IO_WriteData8(ILI9341_MAD_DATA_RIGHT_THEN_DOWN);
 8002da2:	2036      	movs	r0, #54	; 0x36
 8002da4:	f000 fcd6 	bl	8003754 <LCD_IO_WriteCmd8>
 8002da8:	20e8      	movs	r0, #232	; 0xe8
 8002daa:	f000 fcf1 	bl	8003790 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9341_SLPOUT);    // Exit Sleep
 8002dae:	2011      	movs	r0, #17
 8002db0:	f000 fcd0 	bl	8003754 <LCD_IO_WriteCmd8>
  LCD_Delay(10);
 8002db4:	200a      	movs	r0, #10
 8002db6:	f000 fc3b 	bl	8003630 <LCD_Delay>

  #if ILI9341_INITCLEAR == 1
  ili9341_FillRect(0, 0, ILI9341_SIZE_X, ILI9341_SIZE_Y, 0x0000);
 8002dba:	2300      	movs	r3, #0
 8002dbc:	9300      	str	r3, [sp, #0]
 8002dbe:	23f0      	movs	r3, #240	; 0xf0
 8002dc0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002dc4:	2100      	movs	r1, #0
 8002dc6:	2000      	movs	r0, #0
 8002dc8:	f000 f87c 	bl	8002ec4 <ili9341_FillRect>
  LCD_Delay(10);
 8002dcc:	200a      	movs	r0, #10
 8002dce:	f000 fc2f 	bl	8003630 <LCD_Delay>
  #endif
  
  LCD_IO_WriteCmd8(ILI9341_DISPON);    // Display on
 8002dd2:	2029      	movs	r0, #41	; 0x29
 8002dd4:	f000 fcbe 	bl	8003754 <LCD_IO_WriteCmd8>
  LCD_Delay(10);
 8002dd8:	200a      	movs	r0, #10
 8002dda:	f000 fc29 	bl	8003630 <LCD_Delay>
}
 8002dde:	bf00      	nop
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	200005a4 	.word	0x200005a4
 8002de8:	0800ca84 	.word	0x0800ca84
 8002dec:	0800ca88 	.word	0x0800ca88
 8002df0:	0800ca8c 	.word	0x0800ca8c
 8002df4:	0800ca94 	.word	0x0800ca94
 8002df8:	0800ca98 	.word	0x0800ca98
 8002dfc:	0800caa0 	.word	0x0800caa0
 8002e00:	0800caa4 	.word	0x0800caa4
 8002e04:	0800caa8 	.word	0x0800caa8
 8002e08:	0800caac 	.word	0x0800caac
 8002e0c:	0800cab0 	.word	0x0800cab0
 8002e10:	0800cab4 	.word	0x0800cab4
 8002e14:	0800cab8 	.word	0x0800cab8
 8002e18:	0800cabc 	.word	0x0800cabc
 8002e1c:	0800cac0 	.word	0x0800cac0
 8002e20:	0800cac4 	.word	0x0800cac4
 8002e24:	0800cac8 	.word	0x0800cac8
 8002e28:	0800cacc 	.word	0x0800cacc
 8002e2c:	0800cadc 	.word	0x0800cadc

08002e30 <ili9341_WritePixel>:
  * @param  Ypos: specifies the Y position.
  * @param  RGBCode: the RGB pixel color
  * @retval None
  */
void ili9341_WritePixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGBCode)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b082      	sub	sp, #8
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	4603      	mov	r3, r0
 8002e38:	80fb      	strh	r3, [r7, #6]
 8002e3a:	460b      	mov	r3, r1
 8002e3c:	80bb      	strh	r3, [r7, #4]
 8002e3e:	4613      	mov	r3, r2
 8002e40:	807b      	strh	r3, [r7, #2]
  ILI9341_LCDMUTEX_PUSH();
  ILI9341_SETCURSOR(Xpos, Ypos);
 8002e42:	202a      	movs	r0, #42	; 0x2a
 8002e44:	f000 fc86 	bl	8003754 <LCD_IO_WriteCmd8>
 8002e48:	88fb      	ldrh	r3, [r7, #6]
 8002e4a:	0a1b      	lsrs	r3, r3, #8
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	4618      	mov	r0, r3
 8002e52:	f000 fc9d 	bl	8003790 <LCD_IO_WriteData8>
 8002e56:	88fb      	ldrh	r3, [r7, #6]
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f000 fc98 	bl	8003790 <LCD_IO_WriteData8>
 8002e60:	88fb      	ldrh	r3, [r7, #6]
 8002e62:	0a1b      	lsrs	r3, r3, #8
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	b2db      	uxtb	r3, r3
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f000 fc91 	bl	8003790 <LCD_IO_WriteData8>
 8002e6e:	88fb      	ldrh	r3, [r7, #6]
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	4618      	mov	r0, r3
 8002e74:	f000 fc8c 	bl	8003790 <LCD_IO_WriteData8>
 8002e78:	202b      	movs	r0, #43	; 0x2b
 8002e7a:	f000 fc6b 	bl	8003754 <LCD_IO_WriteCmd8>
 8002e7e:	88bb      	ldrh	r3, [r7, #4]
 8002e80:	0a1b      	lsrs	r3, r3, #8
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	4618      	mov	r0, r3
 8002e88:	f000 fc82 	bl	8003790 <LCD_IO_WriteData8>
 8002e8c:	88bb      	ldrh	r3, [r7, #4]
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	4618      	mov	r0, r3
 8002e92:	f000 fc7d 	bl	8003790 <LCD_IO_WriteData8>
 8002e96:	88bb      	ldrh	r3, [r7, #4]
 8002e98:	0a1b      	lsrs	r3, r3, #8
 8002e9a:	b29b      	uxth	r3, r3
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f000 fc76 	bl	8003790 <LCD_IO_WriteData8>
 8002ea4:	88bb      	ldrh	r3, [r7, #4]
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f000 fc71 	bl	8003790 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9341_RAMWR); LCD_IO_WriteData16(RGBCode);
 8002eae:	202c      	movs	r0, #44	; 0x2c
 8002eb0:	f000 fc50 	bl	8003754 <LCD_IO_WriteCmd8>
 8002eb4:	887b      	ldrh	r3, [r7, #2]
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f000 fc80 	bl	80037bc <LCD_IO_WriteData16>
  ILI9341_LCDMUTEX_POP();
}
 8002ebc:	bf00      	nop
 8002ebe:	3708      	adds	r7, #8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <ili9341_FillRect>:
  * @param  Ysize:    specifies the Y size
  * @param  RGBCode:  specifies the RGB color
  * @retval None
  */
void ili9341_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t RGBCode)
{
 8002ec4:	b590      	push	{r4, r7, lr}
 8002ec6:	b083      	sub	sp, #12
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	4604      	mov	r4, r0
 8002ecc:	4608      	mov	r0, r1
 8002ece:	4611      	mov	r1, r2
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	4623      	mov	r3, r4
 8002ed4:	80fb      	strh	r3, [r7, #6]
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	80bb      	strh	r3, [r7, #4]
 8002eda:	460b      	mov	r3, r1
 8002edc:	807b      	strh	r3, [r7, #2]
 8002ede:	4613      	mov	r3, r2
 8002ee0:	803b      	strh	r3, [r7, #0]
  ILI9341_LCDMUTEX_PUSH();
  LCD_IO_WriteCmd8(ILI9341_CASET); LCD_IO_WriteData16_to_2x8(Xpos); LCD_IO_WriteData16_to_2x8(Xpos + Xsize - 1);
 8002ee2:	202a      	movs	r0, #42	; 0x2a
 8002ee4:	f000 fc36 	bl	8003754 <LCD_IO_WriteCmd8>
 8002ee8:	88fb      	ldrh	r3, [r7, #6]
 8002eea:	0a1b      	lsrs	r3, r3, #8
 8002eec:	b29b      	uxth	r3, r3
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f000 fc4d 	bl	8003790 <LCD_IO_WriteData8>
 8002ef6:	88fb      	ldrh	r3, [r7, #6]
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	4618      	mov	r0, r3
 8002efc:	f000 fc48 	bl	8003790 <LCD_IO_WriteData8>
 8002f00:	88fa      	ldrh	r2, [r7, #6]
 8002f02:	887b      	ldrh	r3, [r7, #2]
 8002f04:	4413      	add	r3, r2
 8002f06:	3b01      	subs	r3, #1
 8002f08:	121b      	asrs	r3, r3, #8
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f000 fc3f 	bl	8003790 <LCD_IO_WriteData8>
 8002f12:	88fb      	ldrh	r3, [r7, #6]
 8002f14:	b2da      	uxtb	r2, r3
 8002f16:	887b      	ldrh	r3, [r7, #2]
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	4413      	add	r3, r2
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	3b01      	subs	r3, #1
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	4618      	mov	r0, r3
 8002f24:	f000 fc34 	bl	8003790 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9341_PASET); LCD_IO_WriteData16_to_2x8(Ypos); LCD_IO_WriteData16_to_2x8(Ypos + Ysize - 1);
 8002f28:	202b      	movs	r0, #43	; 0x2b
 8002f2a:	f000 fc13 	bl	8003754 <LCD_IO_WriteCmd8>
 8002f2e:	88bb      	ldrh	r3, [r7, #4]
 8002f30:	0a1b      	lsrs	r3, r3, #8
 8002f32:	b29b      	uxth	r3, r3
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	4618      	mov	r0, r3
 8002f38:	f000 fc2a 	bl	8003790 <LCD_IO_WriteData8>
 8002f3c:	88bb      	ldrh	r3, [r7, #4]
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	4618      	mov	r0, r3
 8002f42:	f000 fc25 	bl	8003790 <LCD_IO_WriteData8>
 8002f46:	88ba      	ldrh	r2, [r7, #4]
 8002f48:	883b      	ldrh	r3, [r7, #0]
 8002f4a:	4413      	add	r3, r2
 8002f4c:	3b01      	subs	r3, #1
 8002f4e:	121b      	asrs	r3, r3, #8
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	4618      	mov	r0, r3
 8002f54:	f000 fc1c 	bl	8003790 <LCD_IO_WriteData8>
 8002f58:	88bb      	ldrh	r3, [r7, #4]
 8002f5a:	b2da      	uxtb	r2, r3
 8002f5c:	883b      	ldrh	r3, [r7, #0]
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	4413      	add	r3, r2
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	3b01      	subs	r3, #1
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f000 fc11 	bl	8003790 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8DataFill16(ILI9341_RAMWR, RGBCode, Xsize * Ysize);
 8002f6e:	887b      	ldrh	r3, [r7, #2]
 8002f70:	883a      	ldrh	r2, [r7, #0]
 8002f72:	fb02 f303 	mul.w	r3, r2, r3
 8002f76:	461a      	mov	r2, r3
 8002f78:	8b3b      	ldrh	r3, [r7, #24]
 8002f7a:	4619      	mov	r1, r3
 8002f7c:	202c      	movs	r0, #44	; 0x2c
 8002f7e:	f000 fc33 	bl	80037e8 <LCD_IO_WriteCmd8DataFill16>
  ILI9341_LCDMUTEX_POP();
}
 8002f82:	bf00      	nop
 8002f84:	370c      	adds	r7, #12
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd90      	pop	{r4, r7, pc}

08002f8a <ili9341_WriteChar>:
  * @param  fonto: font select (from font.h)
  * @param  RGB_Coder: Text Color
  * @param  RGB_bg: Char background Color
  * @retval None
  */
void ili9341_WriteChar(uint16_t Xpo, uint16_t Ypo, const char *chr,sFONT fonto, uint16_t RGB_Coder, uint16_t RGB_bg){
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b08a      	sub	sp, #40	; 0x28
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	603a      	str	r2, [r7, #0]
 8002f94:	637b      	str	r3, [r7, #52]	; 0x34
 8002f96:	4603      	mov	r3, r0
 8002f98:	80fb      	strh	r3, [r7, #6]
 8002f9a:	460b      	mov	r3, r1
 8002f9c:	80bb      	strh	r3, [r7, #4]
	/*ex
	 * ili9341_WriteChar(140, 50, "E", Font24, cl_ORANGE, cl_BLACK);
	 * */
	//// stored font data
	uint32_t hop32 = 0;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t b8[4] = {0};
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	60fb      	str	r3, [r7, #12]
	 * c = i * rowbox -> jump to next column in next i rowloop
	 * k => jump to next row in that column
	 * */

	//// find num of bit rows per jump in fonts.c
	int rowbox = ceilf((float)(fonto.Width) / 8);
 8002fa6:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8002fa8:	ee07 3a90 	vmov	s15, r3
 8002fac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fb0:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8002fb4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002fb8:	eeb0 0a47 	vmov.f32	s0, s14
 8002fbc:	f009 fcc6 	bl	800c94c <ceilf>
 8002fc0:	eef0 7a40 	vmov.f32	s15, s0
 8002fc4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002fc8:	ee17 3a90 	vmov	r3, s15
 8002fcc:	617b      	str	r3, [r7, #20]

	//// choose MSB check pos for each font size
	//// 0x80 , 0x8000 , 0x 800000
	uint32_t clif_msb = 0x80 << (8 * (rowbox - 1));
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	3b01      	subs	r3, #1
 8002fd2:	00db      	lsls	r3, r3, #3
 8002fd4:	2280      	movs	r2, #128	; 0x80
 8002fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fda:	613b      	str	r3, [r7, #16]

	//// -32 to offset sync ASCII Table start " " at 32
	//// double for loop as one char table
	for(int i = 0; i < fonto.Height; i++){
 8002fdc:	2300      	movs	r3, #0
 8002fde:	623b      	str	r3, [r7, #32]
 8002fe0:	e060      	b.n	80030a4 <ili9341_WriteChar+0x11a>
		hop32 = 0;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	627b      	str	r3, [r7, #36]	; 0x24
		for(int k = 0;k < rowbox;k++){
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	61fb      	str	r3, [r7, #28]
 8002fea:	e024      	b.n	8003036 <ili9341_WriteChar+0xac>
			b8[k] = fonto.table[((int)(*chr - 32) * fonto.Height * rowbox) + (i * rowbox) + k];
 8002fec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fee:	683a      	ldr	r2, [r7, #0]
 8002ff0:	7812      	ldrb	r2, [r2, #0]
 8002ff2:	3a20      	subs	r2, #32
 8002ff4:	8f79      	ldrh	r1, [r7, #58]	; 0x3a
 8002ff6:	fb01 f202 	mul.w	r2, r1, r2
 8002ffa:	6979      	ldr	r1, [r7, #20]
 8002ffc:	fb02 f101 	mul.w	r1, r2, r1
 8003000:	6a3a      	ldr	r2, [r7, #32]
 8003002:	6978      	ldr	r0, [r7, #20]
 8003004:	fb00 f202 	mul.w	r2, r0, r2
 8003008:	4411      	add	r1, r2
 800300a:	69fa      	ldr	r2, [r7, #28]
 800300c:	440a      	add	r2, r1
 800300e:	4413      	add	r3, r2
 8003010:	7819      	ldrb	r1, [r3, #0]
 8003012:	f107 020c 	add.w	r2, r7, #12
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	4413      	add	r3, r2
 800301a:	460a      	mov	r2, r1
 800301c:	701a      	strb	r2, [r3, #0]
			hop32 = (hop32 << 8) + b8[k];
 800301e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003020:	021b      	lsls	r3, r3, #8
 8003022:	f107 010c 	add.w	r1, r7, #12
 8003026:	69fa      	ldr	r2, [r7, #28]
 8003028:	440a      	add	r2, r1
 800302a:	7812      	ldrb	r2, [r2, #0]
 800302c:	4413      	add	r3, r2
 800302e:	627b      	str	r3, [r7, #36]	; 0x24
		for(int k = 0;k < rowbox;k++){
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	3301      	adds	r3, #1
 8003034:	61fb      	str	r3, [r7, #28]
 8003036:	69fa      	ldr	r2, [r7, #28]
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	429a      	cmp	r2, r3
 800303c:	dbd6      	blt.n	8002fec <ili9341_WriteChar+0x62>
		}

		for(int j = 0; j < fonto.Width; j++){
 800303e:	2300      	movs	r3, #0
 8003040:	61bb      	str	r3, [r7, #24]
 8003042:	e027      	b.n	8003094 <ili9341_WriteChar+0x10a>
			//// if valuein fonttable is 1
			if((hop32 << j) & clif_msb){ // buu32.b32
 8003044:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003046:	69bb      	ldr	r3, [r7, #24]
 8003048:	409a      	lsls	r2, r3
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	4013      	ands	r3, r2
 800304e:	2b00      	cmp	r3, #0
 8003050:	d00e      	beq.n	8003070 <ili9341_WriteChar+0xe6>
				ili9341_WritePixel(Xpo + j, Ypo + i, RGB_Coder);
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	b29a      	uxth	r2, r3
 8003056:	88fb      	ldrh	r3, [r7, #6]
 8003058:	4413      	add	r3, r2
 800305a:	b298      	uxth	r0, r3
 800305c:	6a3b      	ldr	r3, [r7, #32]
 800305e:	b29a      	uxth	r2, r3
 8003060:	88bb      	ldrh	r3, [r7, #4]
 8003062:	4413      	add	r3, r2
 8003064:	b29b      	uxth	r3, r3
 8003066:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8003068:	4619      	mov	r1, r3
 800306a:	f7ff fee1 	bl	8002e30 <ili9341_WritePixel>
 800306e:	e00e      	b.n	800308e <ili9341_WriteChar+0x104>
			}
			//// for background write
			else{
				ili9341_WritePixel(Xpo + j, Ypo + i, RGB_bg);
 8003070:	69bb      	ldr	r3, [r7, #24]
 8003072:	b29a      	uxth	r2, r3
 8003074:	88fb      	ldrh	r3, [r7, #6]
 8003076:	4413      	add	r3, r2
 8003078:	b298      	uxth	r0, r3
 800307a:	6a3b      	ldr	r3, [r7, #32]
 800307c:	b29a      	uxth	r2, r3
 800307e:	88bb      	ldrh	r3, [r7, #4]
 8003080:	4413      	add	r3, r2
 8003082:	b29b      	uxth	r3, r3
 8003084:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8003088:	4619      	mov	r1, r3
 800308a:	f7ff fed1 	bl	8002e30 <ili9341_WritePixel>
		for(int j = 0; j < fonto.Width; j++){
 800308e:	69bb      	ldr	r3, [r7, #24]
 8003090:	3301      	adds	r3, #1
 8003092:	61bb      	str	r3, [r7, #24]
 8003094:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003096:	461a      	mov	r2, r3
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	4293      	cmp	r3, r2
 800309c:	dbd2      	blt.n	8003044 <ili9341_WriteChar+0xba>
	for(int i = 0; i < fonto.Height; i++){
 800309e:	6a3b      	ldr	r3, [r7, #32]
 80030a0:	3301      	adds	r3, #1
 80030a2:	623b      	str	r3, [r7, #32]
 80030a4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80030a6:	461a      	mov	r2, r3
 80030a8:	6a3b      	ldr	r3, [r7, #32]
 80030aa:	4293      	cmp	r3, r2
 80030ac:	db99      	blt.n	8002fe2 <ili9341_WriteChar+0x58>
			}

		}
	}
}
 80030ae:	bf00      	nop
 80030b0:	bf00      	nop
 80030b2:	3728      	adds	r7, #40	; 0x28
 80030b4:	46bd      	mov	sp, r7
 80030b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80030ba:	b002      	add	sp, #8
 80030bc:	4770      	bx	lr

080030be <ili9341_WriteString>:
  * @param  fonto: font select (from font.h)
  * @param  RGB_Coder: Text Color
  * @param  RGB_bg: Text background Color
  * @retval None
  */
void ili9341_WriteString(uint16_t Xpo, uint16_t Ypo,const char* strr,sFONT fonto, uint16_t RGB_Coder, uint16_t RGB_bg){
 80030be:	b082      	sub	sp, #8
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b088      	sub	sp, #32
 80030c4:	af04      	add	r7, sp, #16
 80030c6:	603a      	str	r2, [r7, #0]
 80030c8:	61fb      	str	r3, [r7, #28]
 80030ca:	4603      	mov	r3, r0
 80030cc:	80fb      	strh	r3, [r7, #6]
 80030ce:	460b      	mov	r3, r1
 80030d0:	80bb      	strh	r3, [r7, #4]
	/*ex
	 * ili9341_WriteString(20, 300, "Helios xTerra", Font20, cl_WHITE, cl_BLACK);
	 * */
	uint16_t ili_heigh = ili9341_GetLcdPixelHeight();
 80030d2:	f7ff fdd6 	bl	8002c82 <ili9341_GetLcdPixelHeight>
 80030d6:	4603      	mov	r3, r0
 80030d8:	81fb      	strh	r3, [r7, #14]
	uint16_t ili_width = ili9341_GetLcdPixelWidth();
 80030da:	f7ff fdc9 	bl	8002c70 <ili9341_GetLcdPixelWidth>
 80030de:	4603      	mov	r3, r0
 80030e0:	81bb      	strh	r3, [r7, #12]
	while(*strr){
 80030e2:	e02c      	b.n	800313e <ili9341_WriteString+0x80>
	//// Check screen overflow / new line
		if(Xpo + fonto.Width >= ili_width){
 80030e4:	88fb      	ldrh	r3, [r7, #6]
 80030e6:	8c3a      	ldrh	r2, [r7, #32]
 80030e8:	441a      	add	r2, r3
 80030ea:	89bb      	ldrh	r3, [r7, #12]
 80030ec:	429a      	cmp	r2, r3
 80030ee:	db13      	blt.n	8003118 <ili9341_WriteString+0x5a>
			Xpo = 0;
 80030f0:	2300      	movs	r3, #0
 80030f2:	80fb      	strh	r3, [r7, #6]
			Ypo += fonto.Height;
 80030f4:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80030f6:	88bb      	ldrh	r3, [r7, #4]
 80030f8:	4413      	add	r3, r2
 80030fa:	80bb      	strh	r3, [r7, #4]

			if(Ypo + fonto.Height >= ili_heigh){
 80030fc:	88bb      	ldrh	r3, [r7, #4]
 80030fe:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8003100:	441a      	add	r2, r3
 8003102:	89fb      	ldrh	r3, [r7, #14]
 8003104:	429a      	cmp	r2, r3
 8003106:	da1f      	bge.n	8003148 <ili9341_WriteString+0x8a>
				break;
			}

			if(*strr == ' ') {
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	2b20      	cmp	r3, #32
 800310e:	d103      	bne.n	8003118 <ili9341_WriteString+0x5a>
				// skip spaces in the beginning of the new line
				strr++;
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	3301      	adds	r3, #1
 8003114:	603b      	str	r3, [r7, #0]
				continue;
 8003116:	e012      	b.n	800313e <ili9341_WriteString+0x80>
			}
		}
		//ST7735_WriteChar(x, y, *str, font, color, bgcolor);
		ili9341_WriteChar(Xpo, Ypo, strr, fonto, RGB_Coder, RGB_bg);
 8003118:	88b9      	ldrh	r1, [r7, #4]
 800311a:	88f8      	ldrh	r0, [r7, #6]
 800311c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800311e:	9302      	str	r3, [sp, #8]
 8003120:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003122:	9301      	str	r3, [sp, #4]
 8003124:	6a3b      	ldr	r3, [r7, #32]
 8003126:	9300      	str	r3, [sp, #0]
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	683a      	ldr	r2, [r7, #0]
 800312c:	f7ff ff2d 	bl	8002f8a <ili9341_WriteChar>
		Xpo += fonto.Width;
 8003130:	8c3a      	ldrh	r2, [r7, #32]
 8003132:	88fb      	ldrh	r3, [r7, #6]
 8003134:	4413      	add	r3, r2
 8003136:	80fb      	strh	r3, [r7, #6]
		strr++;
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	3301      	adds	r3, #1
 800313c:	603b      	str	r3, [r7, #0]
	while(*strr){
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	781b      	ldrb	r3, [r3, #0]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d1ce      	bne.n	80030e4 <ili9341_WriteString+0x26>
	}
}
 8003146:	e000      	b.n	800314a <ili9341_WriteString+0x8c>
				break;
 8003148:	bf00      	nop
}
 800314a:	bf00      	nop
 800314c:	3710      	adds	r7, #16
 800314e:	46bd      	mov	sp, r7
 8003150:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003154:	b002      	add	sp, #8
 8003156:	4770      	bx	lr

08003158 <LcdWrite8>:

#define LCD_WRITE_CLK         GPIOX_ODR(LCD_SCK) = 0; LCD_WRITE_DELAY; GPIOX_ODR(LCD_SCK) = 1;
#define LCD_READ_CLK          GPIOX_ODR(LCD_SCK) = 1; GPIOX_ODR(LCD_SCK) = 0; LCD_READ_DELAY;

void LcdWrite8(uint8_t d8)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	4603      	mov	r3, r0
 8003160:	71fb      	strb	r3, [r7, #7]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d8, 7);
 8003162:	1dfb      	adds	r3, r7, #7
 8003164:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8003168:	1dfb      	adds	r3, r7, #7
 800316a:	015b      	lsls	r3, r3, #5
 800316c:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8003170:	f023 031f 	bic.w	r3, r3, #31
 8003174:	4313      	orrs	r3, r2
 8003176:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 800317a:	331c      	adds	r3, #28
 800317c:	4a53      	ldr	r2, [pc, #332]	; (80032cc <LcdWrite8+0x174>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 8003182:	4b53      	ldr	r3, [pc, #332]	; (80032d0 <LcdWrite8+0x178>)
 8003184:	2200      	movs	r2, #0
 8003186:	601a      	str	r2, [r3, #0]
 8003188:	4b51      	ldr	r3, [pc, #324]	; (80032d0 <LcdWrite8+0x178>)
 800318a:	2201      	movs	r2, #1
 800318c:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d8, 6);
 800318e:	1dfb      	adds	r3, r7, #7
 8003190:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8003194:	1dfb      	adds	r3, r7, #7
 8003196:	015b      	lsls	r3, r3, #5
 8003198:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 800319c:	f023 031f 	bic.w	r3, r3, #31
 80031a0:	4313      	orrs	r3, r2
 80031a2:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80031a6:	3318      	adds	r3, #24
 80031a8:	4a48      	ldr	r2, [pc, #288]	; (80032cc <LcdWrite8+0x174>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 80031ae:	4b48      	ldr	r3, [pc, #288]	; (80032d0 <LcdWrite8+0x178>)
 80031b0:	2200      	movs	r2, #0
 80031b2:	601a      	str	r2, [r3, #0]
 80031b4:	4b46      	ldr	r3, [pc, #280]	; (80032d0 <LcdWrite8+0x178>)
 80031b6:	2201      	movs	r2, #1
 80031b8:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d8, 5);
 80031ba:	1dfb      	adds	r3, r7, #7
 80031bc:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 80031c0:	1dfb      	adds	r3, r7, #7
 80031c2:	015b      	lsls	r3, r3, #5
 80031c4:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 80031c8:	f023 031f 	bic.w	r3, r3, #31
 80031cc:	4313      	orrs	r3, r2
 80031ce:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80031d2:	3314      	adds	r3, #20
 80031d4:	4a3d      	ldr	r2, [pc, #244]	; (80032cc <LcdWrite8+0x174>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 80031da:	4b3d      	ldr	r3, [pc, #244]	; (80032d0 <LcdWrite8+0x178>)
 80031dc:	2200      	movs	r2, #0
 80031de:	601a      	str	r2, [r3, #0]
 80031e0:	4b3b      	ldr	r3, [pc, #236]	; (80032d0 <LcdWrite8+0x178>)
 80031e2:	2201      	movs	r2, #1
 80031e4:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d8, 4);
 80031e6:	1dfb      	adds	r3, r7, #7
 80031e8:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 80031ec:	1dfb      	adds	r3, r7, #7
 80031ee:	015b      	lsls	r3, r3, #5
 80031f0:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 80031f4:	f023 031f 	bic.w	r3, r3, #31
 80031f8:	4313      	orrs	r3, r2
 80031fa:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80031fe:	3310      	adds	r3, #16
 8003200:	4a32      	ldr	r2, [pc, #200]	; (80032cc <LcdWrite8+0x174>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 8003206:	4b32      	ldr	r3, [pc, #200]	; (80032d0 <LcdWrite8+0x178>)
 8003208:	2200      	movs	r2, #0
 800320a:	601a      	str	r2, [r3, #0]
 800320c:	4b30      	ldr	r3, [pc, #192]	; (80032d0 <LcdWrite8+0x178>)
 800320e:	2201      	movs	r2, #1
 8003210:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d8, 3);
 8003212:	1dfb      	adds	r3, r7, #7
 8003214:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8003218:	1dfb      	adds	r3, r7, #7
 800321a:	015b      	lsls	r3, r3, #5
 800321c:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8003220:	f023 031f 	bic.w	r3, r3, #31
 8003224:	4313      	orrs	r3, r2
 8003226:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 800322a:	330c      	adds	r3, #12
 800322c:	4a27      	ldr	r2, [pc, #156]	; (80032cc <LcdWrite8+0x174>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 8003232:	4b27      	ldr	r3, [pc, #156]	; (80032d0 <LcdWrite8+0x178>)
 8003234:	2200      	movs	r2, #0
 8003236:	601a      	str	r2, [r3, #0]
 8003238:	4b25      	ldr	r3, [pc, #148]	; (80032d0 <LcdWrite8+0x178>)
 800323a:	2201      	movs	r2, #1
 800323c:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d8, 2);
 800323e:	1dfb      	adds	r3, r7, #7
 8003240:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8003244:	1dfb      	adds	r3, r7, #7
 8003246:	015b      	lsls	r3, r3, #5
 8003248:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 800324c:	f023 031f 	bic.w	r3, r3, #31
 8003250:	4313      	orrs	r3, r2
 8003252:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8003256:	3308      	adds	r3, #8
 8003258:	4a1c      	ldr	r2, [pc, #112]	; (80032cc <LcdWrite8+0x174>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 800325e:	4b1c      	ldr	r3, [pc, #112]	; (80032d0 <LcdWrite8+0x178>)
 8003260:	2200      	movs	r2, #0
 8003262:	601a      	str	r2, [r3, #0]
 8003264:	4b1a      	ldr	r3, [pc, #104]	; (80032d0 <LcdWrite8+0x178>)
 8003266:	2201      	movs	r2, #1
 8003268:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d8, 1);
 800326a:	1dfb      	adds	r3, r7, #7
 800326c:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8003270:	1dfb      	adds	r3, r7, #7
 8003272:	015b      	lsls	r3, r3, #5
 8003274:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8003278:	f023 031f 	bic.w	r3, r3, #31
 800327c:	4313      	orrs	r3, r2
 800327e:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8003282:	3304      	adds	r3, #4
 8003284:	4a11      	ldr	r2, [pc, #68]	; (80032cc <LcdWrite8+0x174>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 800328a:	4b11      	ldr	r3, [pc, #68]	; (80032d0 <LcdWrite8+0x178>)
 800328c:	2200      	movs	r2, #0
 800328e:	601a      	str	r2, [r3, #0]
 8003290:	4b0f      	ldr	r3, [pc, #60]	; (80032d0 <LcdWrite8+0x178>)
 8003292:	2201      	movs	r2, #1
 8003294:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d8, 0);
 8003296:	1dfb      	adds	r3, r7, #7
 8003298:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800329c:	1dfb      	adds	r3, r7, #7
 800329e:	015b      	lsls	r3, r3, #5
 80032a0:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 80032a4:	f023 031f 	bic.w	r3, r3, #31
 80032a8:	4313      	orrs	r3, r2
 80032aa:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80032ae:	4a07      	ldr	r2, [pc, #28]	; (80032cc <LcdWrite8+0x174>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 80032b4:	4b06      	ldr	r3, [pc, #24]	; (80032d0 <LcdWrite8+0x178>)
 80032b6:	2200      	movs	r2, #0
 80032b8:	601a      	str	r2, [r3, #0]
 80032ba:	4b05      	ldr	r3, [pc, #20]	; (80032d0 <LcdWrite8+0x178>)
 80032bc:	2201      	movs	r2, #1
 80032be:	601a      	str	r2, [r3, #0]
}
 80032c0:	bf00      	nop
 80032c2:	370c      	adds	r7, #12
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr
 80032cc:	4241028c 	.word	0x4241028c
 80032d0:	42408280 	.word	0x42408280

080032d4 <LcdWrite16>:

void LcdWrite16(uint16_t d16)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	4603      	mov	r3, r0
 80032dc:	80fb      	strh	r3, [r7, #6]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d16, 15);
 80032de:	1dbb      	adds	r3, r7, #6
 80032e0:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 80032e4:	1dbb      	adds	r3, r7, #6
 80032e6:	015b      	lsls	r3, r3, #5
 80032e8:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 80032ec:	f023 031f 	bic.w	r3, r3, #31
 80032f0:	4313      	orrs	r3, r2
 80032f2:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80032f6:	333c      	adds	r3, #60	; 0x3c
 80032f8:	4aab      	ldr	r2, [pc, #684]	; (80035a8 <LcdWrite16+0x2d4>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 80032fe:	4bab      	ldr	r3, [pc, #684]	; (80035ac <LcdWrite16+0x2d8>)
 8003300:	2200      	movs	r2, #0
 8003302:	601a      	str	r2, [r3, #0]
 8003304:	4ba9      	ldr	r3, [pc, #676]	; (80035ac <LcdWrite16+0x2d8>)
 8003306:	2201      	movs	r2, #1
 8003308:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d16, 14);
 800330a:	1dbb      	adds	r3, r7, #6
 800330c:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8003310:	1dbb      	adds	r3, r7, #6
 8003312:	015b      	lsls	r3, r3, #5
 8003314:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8003318:	f023 031f 	bic.w	r3, r3, #31
 800331c:	4313      	orrs	r3, r2
 800331e:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8003322:	3338      	adds	r3, #56	; 0x38
 8003324:	4aa0      	ldr	r2, [pc, #640]	; (80035a8 <LcdWrite16+0x2d4>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 800332a:	4ba0      	ldr	r3, [pc, #640]	; (80035ac <LcdWrite16+0x2d8>)
 800332c:	2200      	movs	r2, #0
 800332e:	601a      	str	r2, [r3, #0]
 8003330:	4b9e      	ldr	r3, [pc, #632]	; (80035ac <LcdWrite16+0x2d8>)
 8003332:	2201      	movs	r2, #1
 8003334:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d16, 13);
 8003336:	1dbb      	adds	r3, r7, #6
 8003338:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800333c:	1dbb      	adds	r3, r7, #6
 800333e:	015b      	lsls	r3, r3, #5
 8003340:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8003344:	f023 031f 	bic.w	r3, r3, #31
 8003348:	4313      	orrs	r3, r2
 800334a:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 800334e:	3334      	adds	r3, #52	; 0x34
 8003350:	4a95      	ldr	r2, [pc, #596]	; (80035a8 <LcdWrite16+0x2d4>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 8003356:	4b95      	ldr	r3, [pc, #596]	; (80035ac <LcdWrite16+0x2d8>)
 8003358:	2200      	movs	r2, #0
 800335a:	601a      	str	r2, [r3, #0]
 800335c:	4b93      	ldr	r3, [pc, #588]	; (80035ac <LcdWrite16+0x2d8>)
 800335e:	2201      	movs	r2, #1
 8003360:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d16, 12);
 8003362:	1dbb      	adds	r3, r7, #6
 8003364:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8003368:	1dbb      	adds	r3, r7, #6
 800336a:	015b      	lsls	r3, r3, #5
 800336c:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8003370:	f023 031f 	bic.w	r3, r3, #31
 8003374:	4313      	orrs	r3, r2
 8003376:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 800337a:	3330      	adds	r3, #48	; 0x30
 800337c:	4a8a      	ldr	r2, [pc, #552]	; (80035a8 <LcdWrite16+0x2d4>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 8003382:	4b8a      	ldr	r3, [pc, #552]	; (80035ac <LcdWrite16+0x2d8>)
 8003384:	2200      	movs	r2, #0
 8003386:	601a      	str	r2, [r3, #0]
 8003388:	4b88      	ldr	r3, [pc, #544]	; (80035ac <LcdWrite16+0x2d8>)
 800338a:	2201      	movs	r2, #1
 800338c:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d16, 11);
 800338e:	1dbb      	adds	r3, r7, #6
 8003390:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8003394:	1dbb      	adds	r3, r7, #6
 8003396:	015b      	lsls	r3, r3, #5
 8003398:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 800339c:	f023 031f 	bic.w	r3, r3, #31
 80033a0:	4313      	orrs	r3, r2
 80033a2:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80033a6:	332c      	adds	r3, #44	; 0x2c
 80033a8:	4a7f      	ldr	r2, [pc, #508]	; (80035a8 <LcdWrite16+0x2d4>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 80033ae:	4b7f      	ldr	r3, [pc, #508]	; (80035ac <LcdWrite16+0x2d8>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	601a      	str	r2, [r3, #0]
 80033b4:	4b7d      	ldr	r3, [pc, #500]	; (80035ac <LcdWrite16+0x2d8>)
 80033b6:	2201      	movs	r2, #1
 80033b8:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d16, 10);
 80033ba:	1dbb      	adds	r3, r7, #6
 80033bc:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 80033c0:	1dbb      	adds	r3, r7, #6
 80033c2:	015b      	lsls	r3, r3, #5
 80033c4:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 80033c8:	f023 031f 	bic.w	r3, r3, #31
 80033cc:	4313      	orrs	r3, r2
 80033ce:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80033d2:	3328      	adds	r3, #40	; 0x28
 80033d4:	4a74      	ldr	r2, [pc, #464]	; (80035a8 <LcdWrite16+0x2d4>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 80033da:	4b74      	ldr	r3, [pc, #464]	; (80035ac <LcdWrite16+0x2d8>)
 80033dc:	2200      	movs	r2, #0
 80033de:	601a      	str	r2, [r3, #0]
 80033e0:	4b72      	ldr	r3, [pc, #456]	; (80035ac <LcdWrite16+0x2d8>)
 80033e2:	2201      	movs	r2, #1
 80033e4:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d16, 9);
 80033e6:	1dbb      	adds	r3, r7, #6
 80033e8:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 80033ec:	1dbb      	adds	r3, r7, #6
 80033ee:	015b      	lsls	r3, r3, #5
 80033f0:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 80033f4:	f023 031f 	bic.w	r3, r3, #31
 80033f8:	4313      	orrs	r3, r2
 80033fa:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80033fe:	3324      	adds	r3, #36	; 0x24
 8003400:	4a69      	ldr	r2, [pc, #420]	; (80035a8 <LcdWrite16+0x2d4>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 8003406:	4b69      	ldr	r3, [pc, #420]	; (80035ac <LcdWrite16+0x2d8>)
 8003408:	2200      	movs	r2, #0
 800340a:	601a      	str	r2, [r3, #0]
 800340c:	4b67      	ldr	r3, [pc, #412]	; (80035ac <LcdWrite16+0x2d8>)
 800340e:	2201      	movs	r2, #1
 8003410:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d16, 8);
 8003412:	1dbb      	adds	r3, r7, #6
 8003414:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8003418:	1dbb      	adds	r3, r7, #6
 800341a:	015b      	lsls	r3, r3, #5
 800341c:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8003420:	f023 031f 	bic.w	r3, r3, #31
 8003424:	4313      	orrs	r3, r2
 8003426:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 800342a:	3320      	adds	r3, #32
 800342c:	4a5e      	ldr	r2, [pc, #376]	; (80035a8 <LcdWrite16+0x2d4>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 8003432:	4b5e      	ldr	r3, [pc, #376]	; (80035ac <LcdWrite16+0x2d8>)
 8003434:	2200      	movs	r2, #0
 8003436:	601a      	str	r2, [r3, #0]
 8003438:	4b5c      	ldr	r3, [pc, #368]	; (80035ac <LcdWrite16+0x2d8>)
 800343a:	2201      	movs	r2, #1
 800343c:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d16, 7);
 800343e:	1dbb      	adds	r3, r7, #6
 8003440:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8003444:	1dbb      	adds	r3, r7, #6
 8003446:	015b      	lsls	r3, r3, #5
 8003448:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 800344c:	f023 031f 	bic.w	r3, r3, #31
 8003450:	4313      	orrs	r3, r2
 8003452:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8003456:	331c      	adds	r3, #28
 8003458:	4a53      	ldr	r2, [pc, #332]	; (80035a8 <LcdWrite16+0x2d4>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 800345e:	4b53      	ldr	r3, [pc, #332]	; (80035ac <LcdWrite16+0x2d8>)
 8003460:	2200      	movs	r2, #0
 8003462:	601a      	str	r2, [r3, #0]
 8003464:	4b51      	ldr	r3, [pc, #324]	; (80035ac <LcdWrite16+0x2d8>)
 8003466:	2201      	movs	r2, #1
 8003468:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d16, 6);
 800346a:	1dbb      	adds	r3, r7, #6
 800346c:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8003470:	1dbb      	adds	r3, r7, #6
 8003472:	015b      	lsls	r3, r3, #5
 8003474:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8003478:	f023 031f 	bic.w	r3, r3, #31
 800347c:	4313      	orrs	r3, r2
 800347e:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8003482:	3318      	adds	r3, #24
 8003484:	4a48      	ldr	r2, [pc, #288]	; (80035a8 <LcdWrite16+0x2d4>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 800348a:	4b48      	ldr	r3, [pc, #288]	; (80035ac <LcdWrite16+0x2d8>)
 800348c:	2200      	movs	r2, #0
 800348e:	601a      	str	r2, [r3, #0]
 8003490:	4b46      	ldr	r3, [pc, #280]	; (80035ac <LcdWrite16+0x2d8>)
 8003492:	2201      	movs	r2, #1
 8003494:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d16, 5);
 8003496:	1dbb      	adds	r3, r7, #6
 8003498:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800349c:	1dbb      	adds	r3, r7, #6
 800349e:	015b      	lsls	r3, r3, #5
 80034a0:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 80034a4:	f023 031f 	bic.w	r3, r3, #31
 80034a8:	4313      	orrs	r3, r2
 80034aa:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80034ae:	3314      	adds	r3, #20
 80034b0:	4a3d      	ldr	r2, [pc, #244]	; (80035a8 <LcdWrite16+0x2d4>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 80034b6:	4b3d      	ldr	r3, [pc, #244]	; (80035ac <LcdWrite16+0x2d8>)
 80034b8:	2200      	movs	r2, #0
 80034ba:	601a      	str	r2, [r3, #0]
 80034bc:	4b3b      	ldr	r3, [pc, #236]	; (80035ac <LcdWrite16+0x2d8>)
 80034be:	2201      	movs	r2, #1
 80034c0:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d16, 4);
 80034c2:	1dbb      	adds	r3, r7, #6
 80034c4:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 80034c8:	1dbb      	adds	r3, r7, #6
 80034ca:	015b      	lsls	r3, r3, #5
 80034cc:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 80034d0:	f023 031f 	bic.w	r3, r3, #31
 80034d4:	4313      	orrs	r3, r2
 80034d6:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80034da:	3310      	adds	r3, #16
 80034dc:	4a32      	ldr	r2, [pc, #200]	; (80035a8 <LcdWrite16+0x2d4>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 80034e2:	4b32      	ldr	r3, [pc, #200]	; (80035ac <LcdWrite16+0x2d8>)
 80034e4:	2200      	movs	r2, #0
 80034e6:	601a      	str	r2, [r3, #0]
 80034e8:	4b30      	ldr	r3, [pc, #192]	; (80035ac <LcdWrite16+0x2d8>)
 80034ea:	2201      	movs	r2, #1
 80034ec:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d16, 3);
 80034ee:	1dbb      	adds	r3, r7, #6
 80034f0:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 80034f4:	1dbb      	adds	r3, r7, #6
 80034f6:	015b      	lsls	r3, r3, #5
 80034f8:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 80034fc:	f023 031f 	bic.w	r3, r3, #31
 8003500:	4313      	orrs	r3, r2
 8003502:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8003506:	330c      	adds	r3, #12
 8003508:	4a27      	ldr	r2, [pc, #156]	; (80035a8 <LcdWrite16+0x2d4>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 800350e:	4b27      	ldr	r3, [pc, #156]	; (80035ac <LcdWrite16+0x2d8>)
 8003510:	2200      	movs	r2, #0
 8003512:	601a      	str	r2, [r3, #0]
 8003514:	4b25      	ldr	r3, [pc, #148]	; (80035ac <LcdWrite16+0x2d8>)
 8003516:	2201      	movs	r2, #1
 8003518:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d16, 2);
 800351a:	1dbb      	adds	r3, r7, #6
 800351c:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8003520:	1dbb      	adds	r3, r7, #6
 8003522:	015b      	lsls	r3, r3, #5
 8003524:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8003528:	f023 031f 	bic.w	r3, r3, #31
 800352c:	4313      	orrs	r3, r2
 800352e:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8003532:	3308      	adds	r3, #8
 8003534:	4a1c      	ldr	r2, [pc, #112]	; (80035a8 <LcdWrite16+0x2d4>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 800353a:	4b1c      	ldr	r3, [pc, #112]	; (80035ac <LcdWrite16+0x2d8>)
 800353c:	2200      	movs	r2, #0
 800353e:	601a      	str	r2, [r3, #0]
 8003540:	4b1a      	ldr	r3, [pc, #104]	; (80035ac <LcdWrite16+0x2d8>)
 8003542:	2201      	movs	r2, #1
 8003544:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d16, 1);
 8003546:	1dbb      	adds	r3, r7, #6
 8003548:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800354c:	1dbb      	adds	r3, r7, #6
 800354e:	015b      	lsls	r3, r3, #5
 8003550:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8003554:	f023 031f 	bic.w	r3, r3, #31
 8003558:	4313      	orrs	r3, r2
 800355a:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 800355e:	3304      	adds	r3, #4
 8003560:	4a11      	ldr	r2, [pc, #68]	; (80035a8 <LcdWrite16+0x2d4>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 8003566:	4b11      	ldr	r3, [pc, #68]	; (80035ac <LcdWrite16+0x2d8>)
 8003568:	2200      	movs	r2, #0
 800356a:	601a      	str	r2, [r3, #0]
 800356c:	4b0f      	ldr	r3, [pc, #60]	; (80035ac <LcdWrite16+0x2d8>)
 800356e:	2201      	movs	r2, #1
 8003570:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_MOSI) = BITBAND_ACCESS(d16, 0);
 8003572:	1dbb      	adds	r3, r7, #6
 8003574:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8003578:	1dbb      	adds	r3, r7, #6
 800357a:	015b      	lsls	r3, r3, #5
 800357c:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8003580:	f023 031f 	bic.w	r3, r3, #31
 8003584:	4313      	orrs	r3, r2
 8003586:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 800358a:	4a07      	ldr	r2, [pc, #28]	; (80035a8 <LcdWrite16+0x2d4>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	6013      	str	r3, [r2, #0]
  LCD_WRITE_CLK;
 8003590:	4b06      	ldr	r3, [pc, #24]	; (80035ac <LcdWrite16+0x2d8>)
 8003592:	2200      	movs	r2, #0
 8003594:	601a      	str	r2, [r3, #0]
 8003596:	4b05      	ldr	r3, [pc, #20]	; (80035ac <LcdWrite16+0x2d8>)
 8003598:	2201      	movs	r2, #1
 800359a:	601a      	str	r2, [r3, #0]
}
 800359c:	bf00      	nop
 800359e:	370c      	adds	r7, #12
 80035a0:	46bd      	mov	sp, r7
 80035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a6:	4770      	bx	lr
 80035a8:	4241028c 	.word	0x4241028c
 80035ac:	42408280 	.word	0x42408280

080035b0 <LCD_IO_WriteMultiData8>:
#if DMANUM(LCD_DMA_TX) == 0 || LCD_SPI == 0

/* SPI TX no DMA */

void LCD_IO_WriteMultiData8(uint8_t * pData, uint32_t Size, uint32_t dinc)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	607a      	str	r2, [r7, #4]
  while(Size--)
 80035bc:	e00a      	b.n	80035d4 <LCD_IO_WriteMultiData8+0x24>
  {
    LcdWrite8(*pData);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	781b      	ldrb	r3, [r3, #0]
 80035c2:	4618      	mov	r0, r3
 80035c4:	f7ff fdc8 	bl	8003158 <LcdWrite8>
    if(dinc)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d002      	beq.n	80035d4 <LCD_IO_WriteMultiData8+0x24>
      pData++;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	3301      	adds	r3, #1
 80035d2:	60fb      	str	r3, [r7, #12]
  while(Size--)
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	1e5a      	subs	r2, r3, #1
 80035d8:	60ba      	str	r2, [r7, #8]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d1ef      	bne.n	80035be <LCD_IO_WriteMultiData8+0xe>
  }
  LCD_CS_OFF;
 80035de:	4b03      	ldr	r3, [pc, #12]	; (80035ec <LCD_IO_WriteMultiData8+0x3c>)
 80035e0:	2201      	movs	r2, #1
 80035e2:	601a      	str	r2, [r3, #0]
}
 80035e4:	bf00      	nop
 80035e6:	3710      	adds	r7, #16
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	42410284 	.word	0x42410284

080035f0 <LCD_IO_WriteMultiData16>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteMultiData16(uint16_t * pData, uint32_t Size, uint32_t dinc)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	60f8      	str	r0, [r7, #12]
 80035f8:	60b9      	str	r1, [r7, #8]
 80035fa:	607a      	str	r2, [r7, #4]
  while(Size--)
 80035fc:	e00a      	b.n	8003614 <LCD_IO_WriteMultiData16+0x24>
  {
    LcdWrite16(*pData);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	881b      	ldrh	r3, [r3, #0]
 8003602:	4618      	mov	r0, r3
 8003604:	f7ff fe66 	bl	80032d4 <LcdWrite16>
    if(dinc)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d002      	beq.n	8003614 <LCD_IO_WriteMultiData16+0x24>
      pData++;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	3302      	adds	r3, #2
 8003612:	60fb      	str	r3, [r7, #12]
  while(Size--)
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	1e5a      	subs	r2, r3, #1
 8003618:	60ba      	str	r2, [r7, #8]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d1ef      	bne.n	80035fe <LCD_IO_WriteMultiData16+0xe>
  }
  LCD_CS_OFF;
 800361e:	4b03      	ldr	r3, [pc, #12]	; (800362c <LCD_IO_WriteMultiData16+0x3c>)
 8003620:	2201      	movs	r2, #1
 8003622:	601a      	str	r2, [r3, #0]
}
 8003624:	bf00      	nop
 8003626:	3710      	adds	r7, #16
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}
 800362c:	42410284 	.word	0x42410284

08003630 <LCD_Delay>:

//=============================================================================
/* Public functions */

void LCD_Delay(uint32_t Delay)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b082      	sub	sp, #8
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8003638:	6878      	ldr	r0, [r7, #4]
 800363a:	f000 f9b7 	bl	80039ac <HAL_Delay>
}
 800363e:	bf00      	nop
 8003640:	3708      	adds	r7, #8
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}

08003646 <LCD_IO_Bl_OnOff>:

//-----------------------------------------------------------------------------
void LCD_IO_Bl_OnOff(uint8_t Bl)
{
 8003646:	b480      	push	{r7}
 8003648:	b083      	sub	sp, #12
 800364a:	af00      	add	r7, sp, #0
 800364c:	4603      	mov	r3, r0
 800364e:	71fb      	strb	r3, [r7, #7]
  if(Bl)
    GPIOX_ODR(LCD_BL) = LCD_BLON;
  else
    GPIOX_ODR(LCD_BL) = 1 - LCD_BLON;
  #endif
}
 8003650:	bf00      	nop
 8003652:	370c      	adds	r7, #12
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr

0800365c <LCD_IO_Init>:

//-----------------------------------------------------------------------------
void LCD_IO_Init(void)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	af00      	add	r7, sp, #0
  #define DMA1_CLOCK_RX         0
  #endif
  #endif  // #else LCD_SPI == 0

  /* GPIO, DMA Clocks */
  RCC->AHB1ENR |= GPIOX_CLOCK(LCD_RS) | GPIOX_CLOCK(LCD_CS) | GPIOX_CLOCK(LCD_SCK) | GPIOX_CLOCK(LCD_MOSI) |
 8003660:	4b34      	ldr	r3, [pc, #208]	; (8003734 <LCD_IO_Init+0xd8>)
 8003662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003664:	4a33      	ldr	r2, [pc, #204]	; (8003734 <LCD_IO_Init+0xd8>)
 8003666:	f043 0307 	orr.w	r3, r3, #7
 800366a:	6313      	str	r3, [r2, #48]	; 0x30
  LCD_IO_Bl_OnOff(1);
  #endif

  /* Reset pin = output, reset off */
  #if GPIOX_PORTNUM(LCD_RST) >= GPIOX_PORTNUM_A
  GPIOX_MODER(MODE_OUT, LCD_RST);
 800366c:	4b32      	ldr	r3, [pc, #200]	; (8003738 <LCD_IO_Init+0xdc>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003674:	4a30      	ldr	r2, [pc, #192]	; (8003738 <LCD_IO_Init+0xdc>)
 8003676:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800367a:	6013      	str	r3, [r2, #0]
  GPIOX_OSPEEDR(MODE_SPD_LOW, LCD_RST);
 800367c:	4b2e      	ldr	r3, [pc, #184]	; (8003738 <LCD_IO_Init+0xdc>)
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	4a2d      	ldr	r2, [pc, #180]	; (8003738 <LCD_IO_Init+0xdc>)
 8003682:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003686:	6093      	str	r3, [r2, #8]
  LCD_RST_OFF;
 8003688:	4b2c      	ldr	r3, [pc, #176]	; (800373c <LCD_IO_Init+0xe0>)
 800368a:	2201      	movs	r2, #1
 800368c:	601a      	str	r2, [r3, #0]
  #endif

  LCD_RS_DATA;
 800368e:	4b2c      	ldr	r3, [pc, #176]	; (8003740 <LCD_IO_Init+0xe4>)
 8003690:	2201      	movs	r2, #1
 8003692:	601a      	str	r2, [r3, #0]
  LCD_CS_OFF;
 8003694:	4b2b      	ldr	r3, [pc, #172]	; (8003744 <LCD_IO_Init+0xe8>)
 8003696:	2201      	movs	r2, #1
 8003698:	601a      	str	r2, [r3, #0]
  GPIOX_MODER(MODE_OUT, LCD_RS);
 800369a:	4b2b      	ldr	r3, [pc, #172]	; (8003748 <LCD_IO_Init+0xec>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f023 0303 	bic.w	r3, r3, #3
 80036a2:	4a29      	ldr	r2, [pc, #164]	; (8003748 <LCD_IO_Init+0xec>)
 80036a4:	f043 0301 	orr.w	r3, r3, #1
 80036a8:	6013      	str	r3, [r2, #0]
  GPIOX_MODER(MODE_OUT, LCD_CS);
 80036aa:	4b27      	ldr	r3, [pc, #156]	; (8003748 <LCD_IO_Init+0xec>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f023 030c 	bic.w	r3, r3, #12
 80036b2:	4a25      	ldr	r2, [pc, #148]	; (8003748 <LCD_IO_Init+0xec>)
 80036b4:	f043 0304 	orr.w	r3, r3, #4
 80036b8:	6013      	str	r3, [r2, #0]

  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_RS);
 80036ba:	4b23      	ldr	r3, [pc, #140]	; (8003748 <LCD_IO_Init+0xec>)
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	4a22      	ldr	r2, [pc, #136]	; (8003748 <LCD_IO_Init+0xec>)
 80036c0:	f043 0303 	orr.w	r3, r3, #3
 80036c4:	6093      	str	r3, [r2, #8]
  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_CS);
 80036c6:	4b20      	ldr	r3, [pc, #128]	; (8003748 <LCD_IO_Init+0xec>)
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	4a1f      	ldr	r2, [pc, #124]	; (8003748 <LCD_IO_Init+0xec>)
 80036cc:	f043 030c 	orr.w	r3, r3, #12
 80036d0:	6093      	str	r3, [r2, #8]
  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_SCK);
 80036d2:	4b1e      	ldr	r3, [pc, #120]	; (800374c <LCD_IO_Init+0xf0>)
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	4a1d      	ldr	r2, [pc, #116]	; (800374c <LCD_IO_Init+0xf0>)
 80036d8:	f043 0303 	orr.w	r3, r3, #3
 80036dc:	6093      	str	r3, [r2, #8]
  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_MOSI);
 80036de:	4b1a      	ldr	r3, [pc, #104]	; (8003748 <LCD_IO_Init+0xec>)
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	4a19      	ldr	r2, [pc, #100]	; (8003748 <LCD_IO_Init+0xec>)
 80036e4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80036e8:	6093      	str	r3, [r2, #8]
  GPIOX_ODR(LCD_SCK) = 1;               // SCK = 1
 80036ea:	4b19      	ldr	r3, [pc, #100]	; (8003750 <LCD_IO_Init+0xf4>)
 80036ec:	2201      	movs	r2, #1
 80036ee:	601a      	str	r2, [r3, #0]

  #if LCD_SPI == 0
  /* Software SPI */
  GPIOX_MODER(MODE_OUT, LCD_SCK);
 80036f0:	4b16      	ldr	r3, [pc, #88]	; (800374c <LCD_IO_Init+0xf0>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f023 0303 	bic.w	r3, r3, #3
 80036f8:	4a14      	ldr	r2, [pc, #80]	; (800374c <LCD_IO_Init+0xf0>)
 80036fa:	f043 0301 	orr.w	r3, r3, #1
 80036fe:	6013      	str	r3, [r2, #0]
  GPIOX_MODER(MODE_OUT, LCD_MOSI);
 8003700:	4b11      	ldr	r3, [pc, #68]	; (8003748 <LCD_IO_Init+0xec>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003708:	4a0f      	ldr	r2, [pc, #60]	; (8003748 <LCD_IO_Init+0xec>)
 800370a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800370e:	6013      	str	r3, [r2, #0]

  #endif // #else LCD_SPI == 0

  /* Set or Reset the control line */
  #if GPIOX_PORTNUM(LCD_RST) >= GPIOX_PORTNUM_A // reset
  LCD_Delay(10);
 8003710:	200a      	movs	r0, #10
 8003712:	f7ff ff8d 	bl	8003630 <LCD_Delay>
  LCD_RST_ON;
 8003716:	4b09      	ldr	r3, [pc, #36]	; (800373c <LCD_IO_Init+0xe0>)
 8003718:	2200      	movs	r2, #0
 800371a:	601a      	str	r2, [r3, #0]
  LCD_Delay(10);
 800371c:	200a      	movs	r0, #10
 800371e:	f7ff ff87 	bl	8003630 <LCD_Delay>
  LCD_RST_OFF;
 8003722:	4b06      	ldr	r3, [pc, #24]	; (800373c <LCD_IO_Init+0xe0>)
 8003724:	2201      	movs	r2, #1
 8003726:	601a      	str	r2, [r3, #0]
  #endif
  LCD_Delay(10);
 8003728:	200a      	movs	r0, #10
 800372a:	f7ff ff81 	bl	8003630 <LCD_Delay>
  osSemaphoreDef(spiDmaBinSem);
  spiDmaBinSemHandle = osSemaphoreCreate(osSemaphore(spiDmaBinSem), 1);
  osSemaphoreWait(spiDmaBinSemHandle, 1);
  #endif
  #endif  // #if DMANUM(LCD_DMA_RX) > 0
} // void LCD_IO_Init(void)
 800372e:	bf00      	nop
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	40023800 	.word	0x40023800
 8003738:	40020000 	.word	0x40020000
 800373c:	42400290 	.word	0x42400290
 8003740:	42410280 	.word	0x42410280
 8003744:	42410284 	.word	0x42410284
 8003748:	40020800 	.word	0x40020800
 800374c:	40020400 	.word	0x40020400
 8003750:	42408280 	.word	0x42408280

08003754 <LCD_IO_WriteCmd8>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteCmd8(uint8_t Cmd)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
 800375a:	4603      	mov	r3, r0
 800375c:	71fb      	strb	r3, [r7, #7]
  WaitForDmaEnd();
  LcdSpiMode8();
  LCD_CS_ON;
 800375e:	4b0a      	ldr	r3, [pc, #40]	; (8003788 <LCD_IO_WriteCmd8+0x34>)
 8003760:	2200      	movs	r2, #0
 8003762:	601a      	str	r2, [r3, #0]
  LcdCmdWrite8(Cmd);
 8003764:	4b09      	ldr	r3, [pc, #36]	; (800378c <LCD_IO_WriteCmd8+0x38>)
 8003766:	2200      	movs	r2, #0
 8003768:	601a      	str	r2, [r3, #0]
 800376a:	79fb      	ldrb	r3, [r7, #7]
 800376c:	4618      	mov	r0, r3
 800376e:	f7ff fcf3 	bl	8003158 <LcdWrite8>
 8003772:	4b06      	ldr	r3, [pc, #24]	; (800378c <LCD_IO_WriteCmd8+0x38>)
 8003774:	2201      	movs	r2, #1
 8003776:	601a      	str	r2, [r3, #0]
  LCD_CS_OFF;
 8003778:	4b03      	ldr	r3, [pc, #12]	; (8003788 <LCD_IO_WriteCmd8+0x34>)
 800377a:	2201      	movs	r2, #1
 800377c:	601a      	str	r2, [r3, #0]
}
 800377e:	bf00      	nop
 8003780:	3708      	adds	r7, #8
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	42410284 	.word	0x42410284
 800378c:	42410280 	.word	0x42410280

08003790 <LCD_IO_WriteData8>:
  LCD_CS_OFF;
}

//-----------------------------------------------------------------------------
void LCD_IO_WriteData8(uint8_t Data)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b082      	sub	sp, #8
 8003794:	af00      	add	r7, sp, #0
 8003796:	4603      	mov	r3, r0
 8003798:	71fb      	strb	r3, [r7, #7]
  WaitForDmaEnd();
  LcdSpiMode8();
  LCD_CS_ON;
 800379a:	4b07      	ldr	r3, [pc, #28]	; (80037b8 <LCD_IO_WriteData8+0x28>)
 800379c:	2200      	movs	r2, #0
 800379e:	601a      	str	r2, [r3, #0]
  LcdWrite8(Data);
 80037a0:	79fb      	ldrb	r3, [r7, #7]
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7ff fcd8 	bl	8003158 <LcdWrite8>
  LCD_CS_OFF;
 80037a8:	4b03      	ldr	r3, [pc, #12]	; (80037b8 <LCD_IO_WriteData8+0x28>)
 80037aa:	2201      	movs	r2, #1
 80037ac:	601a      	str	r2, [r3, #0]
}
 80037ae:	bf00      	nop
 80037b0:	3708      	adds	r7, #8
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	42410284 	.word	0x42410284

080037bc <LCD_IO_WriteData16>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteData16(uint16_t Data)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b082      	sub	sp, #8
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	4603      	mov	r3, r0
 80037c4:	80fb      	strh	r3, [r7, #6]
  WaitForDmaEnd();
  LcdSpiMode16();
  LCD_CS_ON;
 80037c6:	4b07      	ldr	r3, [pc, #28]	; (80037e4 <LCD_IO_WriteData16+0x28>)
 80037c8:	2200      	movs	r2, #0
 80037ca:	601a      	str	r2, [r3, #0]
  LcdWrite16(Data);
 80037cc:	88fb      	ldrh	r3, [r7, #6]
 80037ce:	4618      	mov	r0, r3
 80037d0:	f7ff fd80 	bl	80032d4 <LcdWrite16>
  LCD_CS_OFF;
 80037d4:	4b03      	ldr	r3, [pc, #12]	; (80037e4 <LCD_IO_WriteData16+0x28>)
 80037d6:	2201      	movs	r2, #1
 80037d8:	601a      	str	r2, [r3, #0]
}
 80037da:	bf00      	nop
 80037dc:	3708      	adds	r7, #8
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	42410284 	.word	0x42410284

080037e8 <LCD_IO_WriteCmd8DataFill16>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteCmd8DataFill16(uint8_t Cmd, uint16_t Data, uint32_t Size)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b082      	sub	sp, #8
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	4603      	mov	r3, r0
 80037f0:	603a      	str	r2, [r7, #0]
 80037f2:	71fb      	strb	r3, [r7, #7]
 80037f4:	460b      	mov	r3, r1
 80037f6:	80bb      	strh	r3, [r7, #4]
  WaitForDmaEnd();
  LcdSpiMode8();
  LCD_CS_ON;
 80037f8:	4b0b      	ldr	r3, [pc, #44]	; (8003828 <LCD_IO_WriteCmd8DataFill16+0x40>)
 80037fa:	2200      	movs	r2, #0
 80037fc:	601a      	str	r2, [r3, #0]
  LcdCmdWrite8(Cmd);
 80037fe:	4b0b      	ldr	r3, [pc, #44]	; (800382c <LCD_IO_WriteCmd8DataFill16+0x44>)
 8003800:	2200      	movs	r2, #0
 8003802:	601a      	str	r2, [r3, #0]
 8003804:	79fb      	ldrb	r3, [r7, #7]
 8003806:	4618      	mov	r0, r3
 8003808:	f7ff fca6 	bl	8003158 <LcdWrite8>
 800380c:	4b07      	ldr	r3, [pc, #28]	; (800382c <LCD_IO_WriteCmd8DataFill16+0x44>)
 800380e:	2201      	movs	r2, #1
 8003810:	601a      	str	r2, [r3, #0]
  LcdSpiMode16();
  LCD_IO_WriteMultiData16(&Data, Size, 0);
 8003812:	1d3b      	adds	r3, r7, #4
 8003814:	2200      	movs	r2, #0
 8003816:	6839      	ldr	r1, [r7, #0]
 8003818:	4618      	mov	r0, r3
 800381a:	f7ff fee9 	bl	80035f0 <LCD_IO_WriteMultiData16>
}
 800381e:	bf00      	nop
 8003820:	3708      	adds	r7, #8
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	42410284 	.word	0x42410284
 800382c:	42410280 	.word	0x42410280

08003830 <LCD_IO_WriteCmd8MultipleData8>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteCmd8MultipleData8(uint8_t Cmd, uint8_t *pData, uint32_t Size)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	4603      	mov	r3, r0
 8003838:	60b9      	str	r1, [r7, #8]
 800383a:	607a      	str	r2, [r7, #4]
 800383c:	73fb      	strb	r3, [r7, #15]
  WaitForDmaEnd();
  LcdSpiMode8();
  LCD_CS_ON;
 800383e:	4b0b      	ldr	r3, [pc, #44]	; (800386c <LCD_IO_WriteCmd8MultipleData8+0x3c>)
 8003840:	2200      	movs	r2, #0
 8003842:	601a      	str	r2, [r3, #0]
  LcdCmdWrite8(Cmd);
 8003844:	4b0a      	ldr	r3, [pc, #40]	; (8003870 <LCD_IO_WriteCmd8MultipleData8+0x40>)
 8003846:	2200      	movs	r2, #0
 8003848:	601a      	str	r2, [r3, #0]
 800384a:	7bfb      	ldrb	r3, [r7, #15]
 800384c:	4618      	mov	r0, r3
 800384e:	f7ff fc83 	bl	8003158 <LcdWrite8>
 8003852:	4b07      	ldr	r3, [pc, #28]	; (8003870 <LCD_IO_WriteCmd8MultipleData8+0x40>)
 8003854:	2201      	movs	r2, #1
 8003856:	601a      	str	r2, [r3, #0]
  LCD_IO_WriteMultiData8(pData, Size, 1);
 8003858:	2201      	movs	r2, #1
 800385a:	6879      	ldr	r1, [r7, #4]
 800385c:	68b8      	ldr	r0, [r7, #8]
 800385e:	f7ff fea7 	bl	80035b0 <LCD_IO_WriteMultiData8>
}
 8003862:	bf00      	nop
 8003864:	3710      	adds	r7, #16
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	42410284 	.word	0x42410284
 8003870:	42410280 	.word	0x42410280

08003874 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003874:	f8df d034 	ldr.w	sp, [pc, #52]	; 80038ac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003878:	480d      	ldr	r0, [pc, #52]	; (80038b0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800387a:	490e      	ldr	r1, [pc, #56]	; (80038b4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800387c:	4a0e      	ldr	r2, [pc, #56]	; (80038b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800387e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003880:	e002      	b.n	8003888 <LoopCopyDataInit>

08003882 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003882:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003884:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003886:	3304      	adds	r3, #4

08003888 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003888:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800388a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800388c:	d3f9      	bcc.n	8003882 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800388e:	4a0b      	ldr	r2, [pc, #44]	; (80038bc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003890:	4c0b      	ldr	r4, [pc, #44]	; (80038c0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003892:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003894:	e001      	b.n	800389a <LoopFillZerobss>

08003896 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003896:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003898:	3204      	adds	r2, #4

0800389a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800389a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800389c:	d3fb      	bcc.n	8003896 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800389e:	f7ff f9cb 	bl	8002c38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80038a2:	f006 f911 	bl	8009ac8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038a6:	f7fe f8bd 	bl	8001a24 <main>
  bx  lr    
 80038aa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80038ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80038b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038b4:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 80038b8:	08015a2c 	.word	0x08015a2c
  ldr r2, =_sbss
 80038bc:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 80038c0:	200005bc 	.word	0x200005bc

080038c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80038c4:	e7fe      	b.n	80038c4 <ADC_IRQHandler>
	...

080038c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80038cc:	4b0e      	ldr	r3, [pc, #56]	; (8003908 <HAL_Init+0x40>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a0d      	ldr	r2, [pc, #52]	; (8003908 <HAL_Init+0x40>)
 80038d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80038d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80038d8:	4b0b      	ldr	r3, [pc, #44]	; (8003908 <HAL_Init+0x40>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a0a      	ldr	r2, [pc, #40]	; (8003908 <HAL_Init+0x40>)
 80038de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80038e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80038e4:	4b08      	ldr	r3, [pc, #32]	; (8003908 <HAL_Init+0x40>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a07      	ldr	r2, [pc, #28]	; (8003908 <HAL_Init+0x40>)
 80038ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038f0:	2003      	movs	r0, #3
 80038f2:	f000 f94f 	bl	8003b94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80038f6:	2000      	movs	r0, #0
 80038f8:	f000 f808 	bl	800390c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80038fc:	f7fe fe84 	bl	8002608 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003900:	2300      	movs	r3, #0
}
 8003902:	4618      	mov	r0, r3
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	40023c00 	.word	0x40023c00

0800390c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b082      	sub	sp, #8
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003914:	4b12      	ldr	r3, [pc, #72]	; (8003960 <HAL_InitTick+0x54>)
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	4b12      	ldr	r3, [pc, #72]	; (8003964 <HAL_InitTick+0x58>)
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	4619      	mov	r1, r3
 800391e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003922:	fbb3 f3f1 	udiv	r3, r3, r1
 8003926:	fbb2 f3f3 	udiv	r3, r2, r3
 800392a:	4618      	mov	r0, r3
 800392c:	f000 f967 	bl	8003bfe <HAL_SYSTICK_Config>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d001      	beq.n	800393a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e00e      	b.n	8003958 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2b0f      	cmp	r3, #15
 800393e:	d80a      	bhi.n	8003956 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003940:	2200      	movs	r2, #0
 8003942:	6879      	ldr	r1, [r7, #4]
 8003944:	f04f 30ff 	mov.w	r0, #4294967295
 8003948:	f000 f92f 	bl	8003baa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800394c:	4a06      	ldr	r2, [pc, #24]	; (8003968 <HAL_InitTick+0x5c>)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003952:	2300      	movs	r3, #0
 8003954:	e000      	b.n	8003958 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
}
 8003958:	4618      	mov	r0, r3
 800395a:	3708      	adds	r7, #8
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}
 8003960:	2000000c 	.word	0x2000000c
 8003964:	20000024 	.word	0x20000024
 8003968:	20000020 	.word	0x20000020

0800396c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800396c:	b480      	push	{r7}
 800396e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003970:	4b06      	ldr	r3, [pc, #24]	; (800398c <HAL_IncTick+0x20>)
 8003972:	781b      	ldrb	r3, [r3, #0]
 8003974:	461a      	mov	r2, r3
 8003976:	4b06      	ldr	r3, [pc, #24]	; (8003990 <HAL_IncTick+0x24>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4413      	add	r3, r2
 800397c:	4a04      	ldr	r2, [pc, #16]	; (8003990 <HAL_IncTick+0x24>)
 800397e:	6013      	str	r3, [r2, #0]
}
 8003980:	bf00      	nop
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
 800398a:	bf00      	nop
 800398c:	20000024 	.word	0x20000024
 8003990:	200005a8 	.word	0x200005a8

08003994 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003994:	b480      	push	{r7}
 8003996:	af00      	add	r7, sp, #0
  return uwTick;
 8003998:	4b03      	ldr	r3, [pc, #12]	; (80039a8 <HAL_GetTick+0x14>)
 800399a:	681b      	ldr	r3, [r3, #0]
}
 800399c:	4618      	mov	r0, r3
 800399e:	46bd      	mov	sp, r7
 80039a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a4:	4770      	bx	lr
 80039a6:	bf00      	nop
 80039a8:	200005a8 	.word	0x200005a8

080039ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b084      	sub	sp, #16
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039b4:	f7ff ffee 	bl	8003994 <HAL_GetTick>
 80039b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039c4:	d005      	beq.n	80039d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80039c6:	4b0a      	ldr	r3, [pc, #40]	; (80039f0 <HAL_Delay+0x44>)
 80039c8:	781b      	ldrb	r3, [r3, #0]
 80039ca:	461a      	mov	r2, r3
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	4413      	add	r3, r2
 80039d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80039d2:	bf00      	nop
 80039d4:	f7ff ffde 	bl	8003994 <HAL_GetTick>
 80039d8:	4602      	mov	r2, r0
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	68fa      	ldr	r2, [r7, #12]
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d8f7      	bhi.n	80039d4 <HAL_Delay+0x28>
  {
  }
}
 80039e4:	bf00      	nop
 80039e6:	bf00      	nop
 80039e8:	3710      	adds	r7, #16
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	20000024 	.word	0x20000024

080039f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b085      	sub	sp, #20
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	f003 0307 	and.w	r3, r3, #7
 8003a02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a04:	4b0c      	ldr	r3, [pc, #48]	; (8003a38 <__NVIC_SetPriorityGrouping+0x44>)
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a0a:	68ba      	ldr	r2, [r7, #8]
 8003a0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a10:	4013      	ands	r3, r2
 8003a12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003a20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a26:	4a04      	ldr	r2, [pc, #16]	; (8003a38 <__NVIC_SetPriorityGrouping+0x44>)
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	60d3      	str	r3, [r2, #12]
}
 8003a2c:	bf00      	nop
 8003a2e:	3714      	adds	r7, #20
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr
 8003a38:	e000ed00 	.word	0xe000ed00

08003a3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a40:	4b04      	ldr	r3, [pc, #16]	; (8003a54 <__NVIC_GetPriorityGrouping+0x18>)
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	0a1b      	lsrs	r3, r3, #8
 8003a46:	f003 0307 	and.w	r3, r3, #7
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr
 8003a54:	e000ed00 	.word	0xe000ed00

08003a58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	4603      	mov	r3, r0
 8003a60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	db0b      	blt.n	8003a82 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a6a:	79fb      	ldrb	r3, [r7, #7]
 8003a6c:	f003 021f 	and.w	r2, r3, #31
 8003a70:	4907      	ldr	r1, [pc, #28]	; (8003a90 <__NVIC_EnableIRQ+0x38>)
 8003a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a76:	095b      	lsrs	r3, r3, #5
 8003a78:	2001      	movs	r0, #1
 8003a7a:	fa00 f202 	lsl.w	r2, r0, r2
 8003a7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a82:	bf00      	nop
 8003a84:	370c      	adds	r7, #12
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr
 8003a8e:	bf00      	nop
 8003a90:	e000e100 	.word	0xe000e100

08003a94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	6039      	str	r1, [r7, #0]
 8003a9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	db0a      	blt.n	8003abe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	b2da      	uxtb	r2, r3
 8003aac:	490c      	ldr	r1, [pc, #48]	; (8003ae0 <__NVIC_SetPriority+0x4c>)
 8003aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ab2:	0112      	lsls	r2, r2, #4
 8003ab4:	b2d2      	uxtb	r2, r2
 8003ab6:	440b      	add	r3, r1
 8003ab8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003abc:	e00a      	b.n	8003ad4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	b2da      	uxtb	r2, r3
 8003ac2:	4908      	ldr	r1, [pc, #32]	; (8003ae4 <__NVIC_SetPriority+0x50>)
 8003ac4:	79fb      	ldrb	r3, [r7, #7]
 8003ac6:	f003 030f 	and.w	r3, r3, #15
 8003aca:	3b04      	subs	r3, #4
 8003acc:	0112      	lsls	r2, r2, #4
 8003ace:	b2d2      	uxtb	r2, r2
 8003ad0:	440b      	add	r3, r1
 8003ad2:	761a      	strb	r2, [r3, #24]
}
 8003ad4:	bf00      	nop
 8003ad6:	370c      	adds	r7, #12
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr
 8003ae0:	e000e100 	.word	0xe000e100
 8003ae4:	e000ed00 	.word	0xe000ed00

08003ae8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b089      	sub	sp, #36	; 0x24
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f003 0307 	and.w	r3, r3, #7
 8003afa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	f1c3 0307 	rsb	r3, r3, #7
 8003b02:	2b04      	cmp	r3, #4
 8003b04:	bf28      	it	cs
 8003b06:	2304      	movcs	r3, #4
 8003b08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b0a:	69fb      	ldr	r3, [r7, #28]
 8003b0c:	3304      	adds	r3, #4
 8003b0e:	2b06      	cmp	r3, #6
 8003b10:	d902      	bls.n	8003b18 <NVIC_EncodePriority+0x30>
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	3b03      	subs	r3, #3
 8003b16:	e000      	b.n	8003b1a <NVIC_EncodePriority+0x32>
 8003b18:	2300      	movs	r3, #0
 8003b1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8003b20:	69bb      	ldr	r3, [r7, #24]
 8003b22:	fa02 f303 	lsl.w	r3, r2, r3
 8003b26:	43da      	mvns	r2, r3
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	401a      	ands	r2, r3
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b30:	f04f 31ff 	mov.w	r1, #4294967295
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	fa01 f303 	lsl.w	r3, r1, r3
 8003b3a:	43d9      	mvns	r1, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b40:	4313      	orrs	r3, r2
         );
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3724      	adds	r7, #36	; 0x24
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
	...

08003b50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b082      	sub	sp, #8
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	3b01      	subs	r3, #1
 8003b5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b60:	d301      	bcc.n	8003b66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b62:	2301      	movs	r3, #1
 8003b64:	e00f      	b.n	8003b86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b66:	4a0a      	ldr	r2, [pc, #40]	; (8003b90 <SysTick_Config+0x40>)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b6e:	210f      	movs	r1, #15
 8003b70:	f04f 30ff 	mov.w	r0, #4294967295
 8003b74:	f7ff ff8e 	bl	8003a94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b78:	4b05      	ldr	r3, [pc, #20]	; (8003b90 <SysTick_Config+0x40>)
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b7e:	4b04      	ldr	r3, [pc, #16]	; (8003b90 <SysTick_Config+0x40>)
 8003b80:	2207      	movs	r2, #7
 8003b82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b84:	2300      	movs	r3, #0
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	3708      	adds	r7, #8
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	e000e010 	.word	0xe000e010

08003b94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b082      	sub	sp, #8
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f7ff ff29 	bl	80039f4 <__NVIC_SetPriorityGrouping>
}
 8003ba2:	bf00      	nop
 8003ba4:	3708      	adds	r7, #8
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}

08003baa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003baa:	b580      	push	{r7, lr}
 8003bac:	b086      	sub	sp, #24
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	60b9      	str	r1, [r7, #8]
 8003bb4:	607a      	str	r2, [r7, #4]
 8003bb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003bbc:	f7ff ff3e 	bl	8003a3c <__NVIC_GetPriorityGrouping>
 8003bc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	68b9      	ldr	r1, [r7, #8]
 8003bc6:	6978      	ldr	r0, [r7, #20]
 8003bc8:	f7ff ff8e 	bl	8003ae8 <NVIC_EncodePriority>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bd2:	4611      	mov	r1, r2
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f7ff ff5d 	bl	8003a94 <__NVIC_SetPriority>
}
 8003bda:	bf00      	nop
 8003bdc:	3718      	adds	r7, #24
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003be2:	b580      	push	{r7, lr}
 8003be4:	b082      	sub	sp, #8
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	4603      	mov	r3, r0
 8003bea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f7ff ff31 	bl	8003a58 <__NVIC_EnableIRQ>
}
 8003bf6:	bf00      	nop
 8003bf8:	3708      	adds	r7, #8
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}

08003bfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bfe:	b580      	push	{r7, lr}
 8003c00:	b082      	sub	sp, #8
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f7ff ffa2 	bl	8003b50 <SysTick_Config>
 8003c0c:	4603      	mov	r3, r0
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3708      	adds	r7, #8
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
	...

08003c18 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b086      	sub	sp, #24
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003c20:	2300      	movs	r3, #0
 8003c22:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003c24:	f7ff feb6 	bl	8003994 <HAL_GetTick>
 8003c28:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d101      	bne.n	8003c34 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e099      	b.n	8003d68 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2202      	movs	r2, #2
 8003c38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f022 0201 	bic.w	r2, r2, #1
 8003c52:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c54:	e00f      	b.n	8003c76 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c56:	f7ff fe9d 	bl	8003994 <HAL_GetTick>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	2b05      	cmp	r3, #5
 8003c62:	d908      	bls.n	8003c76 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2220      	movs	r2, #32
 8003c68:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2203      	movs	r2, #3
 8003c6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e078      	b.n	8003d68 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 0301 	and.w	r3, r3, #1
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d1e8      	bne.n	8003c56 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c8c:	697a      	ldr	r2, [r7, #20]
 8003c8e:	4b38      	ldr	r3, [pc, #224]	; (8003d70 <HAL_DMA_Init+0x158>)
 8003c90:	4013      	ands	r3, r2
 8003c92:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	685a      	ldr	r2, [r3, #4]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ca2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	691b      	ldr	r3, [r3, #16]
 8003ca8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	699b      	ldr	r3, [r3, #24]
 8003cb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6a1b      	ldr	r3, [r3, #32]
 8003cc0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cc2:	697a      	ldr	r2, [r7, #20]
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ccc:	2b04      	cmp	r3, #4
 8003cce:	d107      	bne.n	8003ce0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	697a      	ldr	r2, [r7, #20]
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	697a      	ldr	r2, [r7, #20]
 8003ce6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	695b      	ldr	r3, [r3, #20]
 8003cee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	f023 0307 	bic.w	r3, r3, #7
 8003cf6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cfc:	697a      	ldr	r2, [r7, #20]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d06:	2b04      	cmp	r3, #4
 8003d08:	d117      	bne.n	8003d3a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d0e:	697a      	ldr	r2, [r7, #20]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d00e      	beq.n	8003d3a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003d1c:	6878      	ldr	r0, [r7, #4]
 8003d1e:	f000 fb0f 	bl	8004340 <DMA_CheckFifoParam>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d008      	beq.n	8003d3a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2240      	movs	r2, #64	; 0x40
 8003d2c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003d36:	2301      	movs	r3, #1
 8003d38:	e016      	b.n	8003d68 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	697a      	ldr	r2, [r7, #20]
 8003d40:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f000 fac6 	bl	80042d4 <DMA_CalcBaseAndBitshift>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d50:	223f      	movs	r2, #63	; 0x3f
 8003d52:	409a      	lsls	r2, r3
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2201      	movs	r2, #1
 8003d62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003d66:	2300      	movs	r3, #0
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3718      	adds	r7, #24
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	f010803f 	.word	0xf010803f

08003d74 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b086      	sub	sp, #24
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	607a      	str	r2, [r7, #4]
 8003d80:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d82:	2300      	movs	r3, #0
 8003d84:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d8a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d101      	bne.n	8003d9a <HAL_DMA_Start_IT+0x26>
 8003d96:	2302      	movs	r3, #2
 8003d98:	e040      	b.n	8003e1c <HAL_DMA_Start_IT+0xa8>
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d12f      	bne.n	8003e0e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2202      	movs	r2, #2
 8003db2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2200      	movs	r2, #0
 8003dba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	687a      	ldr	r2, [r7, #4]
 8003dc0:	68b9      	ldr	r1, [r7, #8]
 8003dc2:	68f8      	ldr	r0, [r7, #12]
 8003dc4:	f000 fa58 	bl	8004278 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dcc:	223f      	movs	r2, #63	; 0x3f
 8003dce:	409a      	lsls	r2, r3
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f042 0216 	orr.w	r2, r2, #22
 8003de2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d007      	beq.n	8003dfc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f042 0208 	orr.w	r2, r2, #8
 8003dfa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f042 0201 	orr.w	r2, r2, #1
 8003e0a:	601a      	str	r2, [r3, #0]
 8003e0c:	e005      	b.n	8003e1a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2200      	movs	r2, #0
 8003e12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003e16:	2302      	movs	r3, #2
 8003e18:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003e1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3718      	adds	r7, #24
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}

08003e24 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e30:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003e32:	f7ff fdaf 	bl	8003994 <HAL_GetTick>
 8003e36:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d008      	beq.n	8003e56 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2280      	movs	r2, #128	; 0x80
 8003e48:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e052      	b.n	8003efc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f022 0216 	bic.w	r2, r2, #22
 8003e64:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	695a      	ldr	r2, [r3, #20]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e74:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d103      	bne.n	8003e86 <HAL_DMA_Abort+0x62>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d007      	beq.n	8003e96 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f022 0208 	bic.w	r2, r2, #8
 8003e94:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f022 0201 	bic.w	r2, r2, #1
 8003ea4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ea6:	e013      	b.n	8003ed0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ea8:	f7ff fd74 	bl	8003994 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	2b05      	cmp	r3, #5
 8003eb4:	d90c      	bls.n	8003ed0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2220      	movs	r2, #32
 8003eba:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2203      	movs	r2, #3
 8003ec0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e015      	b.n	8003efc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 0301 	and.w	r3, r3, #1
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d1e4      	bne.n	8003ea8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ee2:	223f      	movs	r2, #63	; 0x3f
 8003ee4:	409a      	lsls	r2, r3
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2201      	movs	r2, #1
 8003eee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003efa:	2300      	movs	r3, #0
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3710      	adds	r7, #16
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}

08003f04 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	2b02      	cmp	r3, #2
 8003f16:	d004      	beq.n	8003f22 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2280      	movs	r2, #128	; 0x80
 8003f1c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e00c      	b.n	8003f3c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2205      	movs	r2, #5
 8003f26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f022 0201 	bic.w	r2, r2, #1
 8003f38:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003f3a:	2300      	movs	r3, #0
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	370c      	adds	r7, #12
 8003f40:	46bd      	mov	sp, r7
 8003f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f46:	4770      	bx	lr

08003f48 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b086      	sub	sp, #24
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003f50:	2300      	movs	r3, #0
 8003f52:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003f54:	4b8e      	ldr	r3, [pc, #568]	; (8004190 <HAL_DMA_IRQHandler+0x248>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a8e      	ldr	r2, [pc, #568]	; (8004194 <HAL_DMA_IRQHandler+0x24c>)
 8003f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f5e:	0a9b      	lsrs	r3, r3, #10
 8003f60:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f66:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f72:	2208      	movs	r2, #8
 8003f74:	409a      	lsls	r2, r3
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	4013      	ands	r3, r2
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d01a      	beq.n	8003fb4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0304 	and.w	r3, r3, #4
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d013      	beq.n	8003fb4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f022 0204 	bic.w	r2, r2, #4
 8003f9a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fa0:	2208      	movs	r2, #8
 8003fa2:	409a      	lsls	r2, r3
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fac:	f043 0201 	orr.w	r2, r3, #1
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fb8:	2201      	movs	r2, #1
 8003fba:	409a      	lsls	r2, r3
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d012      	beq.n	8003fea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	695b      	ldr	r3, [r3, #20]
 8003fca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d00b      	beq.n	8003fea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	409a      	lsls	r2, r3
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fe2:	f043 0202 	orr.w	r2, r3, #2
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fee:	2204      	movs	r2, #4
 8003ff0:	409a      	lsls	r2, r3
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d012      	beq.n	8004020 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 0302 	and.w	r3, r3, #2
 8004004:	2b00      	cmp	r3, #0
 8004006:	d00b      	beq.n	8004020 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800400c:	2204      	movs	r2, #4
 800400e:	409a      	lsls	r2, r3
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004018:	f043 0204 	orr.w	r2, r3, #4
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004024:	2210      	movs	r2, #16
 8004026:	409a      	lsls	r2, r3
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	4013      	ands	r3, r2
 800402c:	2b00      	cmp	r3, #0
 800402e:	d043      	beq.n	80040b8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0308 	and.w	r3, r3, #8
 800403a:	2b00      	cmp	r3, #0
 800403c:	d03c      	beq.n	80040b8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004042:	2210      	movs	r2, #16
 8004044:	409a      	lsls	r2, r3
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004054:	2b00      	cmp	r3, #0
 8004056:	d018      	beq.n	800408a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004062:	2b00      	cmp	r3, #0
 8004064:	d108      	bne.n	8004078 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406a:	2b00      	cmp	r3, #0
 800406c:	d024      	beq.n	80040b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	4798      	blx	r3
 8004076:	e01f      	b.n	80040b8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800407c:	2b00      	cmp	r3, #0
 800407e:	d01b      	beq.n	80040b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	4798      	blx	r3
 8004088:	e016      	b.n	80040b8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004094:	2b00      	cmp	r3, #0
 8004096:	d107      	bne.n	80040a8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f022 0208 	bic.w	r2, r2, #8
 80040a6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d003      	beq.n	80040b8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040bc:	2220      	movs	r2, #32
 80040be:	409a      	lsls	r2, r3
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	4013      	ands	r3, r2
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	f000 808f 	beq.w	80041e8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0310 	and.w	r3, r3, #16
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	f000 8087 	beq.w	80041e8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040de:	2220      	movs	r2, #32
 80040e0:	409a      	lsls	r2, r3
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	2b05      	cmp	r3, #5
 80040f0:	d136      	bne.n	8004160 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f022 0216 	bic.w	r2, r2, #22
 8004100:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	695a      	ldr	r2, [r3, #20]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004110:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004116:	2b00      	cmp	r3, #0
 8004118:	d103      	bne.n	8004122 <HAL_DMA_IRQHandler+0x1da>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800411e:	2b00      	cmp	r3, #0
 8004120:	d007      	beq.n	8004132 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f022 0208 	bic.w	r2, r2, #8
 8004130:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004136:	223f      	movs	r2, #63	; 0x3f
 8004138:	409a      	lsls	r2, r3
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2201      	movs	r2, #1
 8004142:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2200      	movs	r2, #0
 800414a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004152:	2b00      	cmp	r3, #0
 8004154:	d07e      	beq.n	8004254 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	4798      	blx	r3
        }
        return;
 800415e:	e079      	b.n	8004254 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d01d      	beq.n	80041aa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004178:	2b00      	cmp	r3, #0
 800417a:	d10d      	bne.n	8004198 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004180:	2b00      	cmp	r3, #0
 8004182:	d031      	beq.n	80041e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004188:	6878      	ldr	r0, [r7, #4]
 800418a:	4798      	blx	r3
 800418c:	e02c      	b.n	80041e8 <HAL_DMA_IRQHandler+0x2a0>
 800418e:	bf00      	nop
 8004190:	2000000c 	.word	0x2000000c
 8004194:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800419c:	2b00      	cmp	r3, #0
 800419e:	d023      	beq.n	80041e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	4798      	blx	r3
 80041a8:	e01e      	b.n	80041e8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d10f      	bne.n	80041d8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f022 0210 	bic.w	r2, r2, #16
 80041c6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2200      	movs	r2, #0
 80041d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d003      	beq.n	80041e8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041e4:	6878      	ldr	r0, [r7, #4]
 80041e6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d032      	beq.n	8004256 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041f4:	f003 0301 	and.w	r3, r3, #1
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d022      	beq.n	8004242 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2205      	movs	r2, #5
 8004200:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f022 0201 	bic.w	r2, r2, #1
 8004212:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	3301      	adds	r3, #1
 8004218:	60bb      	str	r3, [r7, #8]
 800421a:	697a      	ldr	r2, [r7, #20]
 800421c:	429a      	cmp	r2, r3
 800421e:	d307      	bcc.n	8004230 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f003 0301 	and.w	r3, r3, #1
 800422a:	2b00      	cmp	r3, #0
 800422c:	d1f2      	bne.n	8004214 <HAL_DMA_IRQHandler+0x2cc>
 800422e:	e000      	b.n	8004232 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004230:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2201      	movs	r2, #1
 8004236:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2200      	movs	r2, #0
 800423e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004246:	2b00      	cmp	r3, #0
 8004248:	d005      	beq.n	8004256 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	4798      	blx	r3
 8004252:	e000      	b.n	8004256 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004254:	bf00      	nop
    }
  }
}
 8004256:	3718      	adds	r7, #24
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}

0800425c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800426a:	b2db      	uxtb	r3, r3
}
 800426c:	4618      	mov	r0, r3
 800426e:	370c      	adds	r7, #12
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr

08004278 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004278:	b480      	push	{r7}
 800427a:	b085      	sub	sp, #20
 800427c:	af00      	add	r7, sp, #0
 800427e:	60f8      	str	r0, [r7, #12]
 8004280:	60b9      	str	r1, [r7, #8]
 8004282:	607a      	str	r2, [r7, #4]
 8004284:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004294:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	683a      	ldr	r2, [r7, #0]
 800429c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	2b40      	cmp	r3, #64	; 0x40
 80042a4:	d108      	bne.n	80042b8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	687a      	ldr	r2, [r7, #4]
 80042ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	68ba      	ldr	r2, [r7, #8]
 80042b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80042b6:	e007      	b.n	80042c8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	68ba      	ldr	r2, [r7, #8]
 80042be:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	687a      	ldr	r2, [r7, #4]
 80042c6:	60da      	str	r2, [r3, #12]
}
 80042c8:	bf00      	nop
 80042ca:	3714      	adds	r7, #20
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr

080042d4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b085      	sub	sp, #20
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	3b10      	subs	r3, #16
 80042e4:	4a14      	ldr	r2, [pc, #80]	; (8004338 <DMA_CalcBaseAndBitshift+0x64>)
 80042e6:	fba2 2303 	umull	r2, r3, r2, r3
 80042ea:	091b      	lsrs	r3, r3, #4
 80042ec:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80042ee:	4a13      	ldr	r2, [pc, #76]	; (800433c <DMA_CalcBaseAndBitshift+0x68>)
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	4413      	add	r3, r2
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	461a      	mov	r2, r3
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2b03      	cmp	r3, #3
 8004300:	d909      	bls.n	8004316 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800430a:	f023 0303 	bic.w	r3, r3, #3
 800430e:	1d1a      	adds	r2, r3, #4
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	659a      	str	r2, [r3, #88]	; 0x58
 8004314:	e007      	b.n	8004326 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800431e:	f023 0303 	bic.w	r3, r3, #3
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800432a:	4618      	mov	r0, r3
 800432c:	3714      	adds	r7, #20
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr
 8004336:	bf00      	nop
 8004338:	aaaaaaab 	.word	0xaaaaaaab
 800433c:	08015638 	.word	0x08015638

08004340 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004340:	b480      	push	{r7}
 8004342:	b085      	sub	sp, #20
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004348:	2300      	movs	r3, #0
 800434a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004350:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	699b      	ldr	r3, [r3, #24]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d11f      	bne.n	800439a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	2b03      	cmp	r3, #3
 800435e:	d856      	bhi.n	800440e <DMA_CheckFifoParam+0xce>
 8004360:	a201      	add	r2, pc, #4	; (adr r2, 8004368 <DMA_CheckFifoParam+0x28>)
 8004362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004366:	bf00      	nop
 8004368:	08004379 	.word	0x08004379
 800436c:	0800438b 	.word	0x0800438b
 8004370:	08004379 	.word	0x08004379
 8004374:	0800440f 	.word	0x0800440f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800437c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004380:	2b00      	cmp	r3, #0
 8004382:	d046      	beq.n	8004412 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004388:	e043      	b.n	8004412 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800438e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004392:	d140      	bne.n	8004416 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004398:	e03d      	b.n	8004416 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	699b      	ldr	r3, [r3, #24]
 800439e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043a2:	d121      	bne.n	80043e8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	2b03      	cmp	r3, #3
 80043a8:	d837      	bhi.n	800441a <DMA_CheckFifoParam+0xda>
 80043aa:	a201      	add	r2, pc, #4	; (adr r2, 80043b0 <DMA_CheckFifoParam+0x70>)
 80043ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043b0:	080043c1 	.word	0x080043c1
 80043b4:	080043c7 	.word	0x080043c7
 80043b8:	080043c1 	.word	0x080043c1
 80043bc:	080043d9 	.word	0x080043d9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	73fb      	strb	r3, [r7, #15]
      break;
 80043c4:	e030      	b.n	8004428 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d025      	beq.n	800441e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043d6:	e022      	b.n	800441e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043dc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80043e0:	d11f      	bne.n	8004422 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80043e6:	e01c      	b.n	8004422 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	2b02      	cmp	r3, #2
 80043ec:	d903      	bls.n	80043f6 <DMA_CheckFifoParam+0xb6>
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	2b03      	cmp	r3, #3
 80043f2:	d003      	beq.n	80043fc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80043f4:	e018      	b.n	8004428 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	73fb      	strb	r3, [r7, #15]
      break;
 80043fa:	e015      	b.n	8004428 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004400:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004404:	2b00      	cmp	r3, #0
 8004406:	d00e      	beq.n	8004426 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	73fb      	strb	r3, [r7, #15]
      break;
 800440c:	e00b      	b.n	8004426 <DMA_CheckFifoParam+0xe6>
      break;
 800440e:	bf00      	nop
 8004410:	e00a      	b.n	8004428 <DMA_CheckFifoParam+0xe8>
      break;
 8004412:	bf00      	nop
 8004414:	e008      	b.n	8004428 <DMA_CheckFifoParam+0xe8>
      break;
 8004416:	bf00      	nop
 8004418:	e006      	b.n	8004428 <DMA_CheckFifoParam+0xe8>
      break;
 800441a:	bf00      	nop
 800441c:	e004      	b.n	8004428 <DMA_CheckFifoParam+0xe8>
      break;
 800441e:	bf00      	nop
 8004420:	e002      	b.n	8004428 <DMA_CheckFifoParam+0xe8>
      break;   
 8004422:	bf00      	nop
 8004424:	e000      	b.n	8004428 <DMA_CheckFifoParam+0xe8>
      break;
 8004426:	bf00      	nop
    }
  } 
  
  return status; 
 8004428:	7bfb      	ldrb	r3, [r7, #15]
}
 800442a:	4618      	mov	r0, r3
 800442c:	3714      	adds	r7, #20
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr
 8004436:	bf00      	nop

08004438 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004438:	b480      	push	{r7}
 800443a:	b089      	sub	sp, #36	; 0x24
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004442:	2300      	movs	r3, #0
 8004444:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004446:	2300      	movs	r3, #0
 8004448:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800444a:	2300      	movs	r3, #0
 800444c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800444e:	2300      	movs	r3, #0
 8004450:	61fb      	str	r3, [r7, #28]
 8004452:	e159      	b.n	8004708 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004454:	2201      	movs	r2, #1
 8004456:	69fb      	ldr	r3, [r7, #28]
 8004458:	fa02 f303 	lsl.w	r3, r2, r3
 800445c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	697a      	ldr	r2, [r7, #20]
 8004464:	4013      	ands	r3, r2
 8004466:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004468:	693a      	ldr	r2, [r7, #16]
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	429a      	cmp	r2, r3
 800446e:	f040 8148 	bne.w	8004702 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	f003 0303 	and.w	r3, r3, #3
 800447a:	2b01      	cmp	r3, #1
 800447c:	d005      	beq.n	800448a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004486:	2b02      	cmp	r3, #2
 8004488:	d130      	bne.n	80044ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004490:	69fb      	ldr	r3, [r7, #28]
 8004492:	005b      	lsls	r3, r3, #1
 8004494:	2203      	movs	r2, #3
 8004496:	fa02 f303 	lsl.w	r3, r2, r3
 800449a:	43db      	mvns	r3, r3
 800449c:	69ba      	ldr	r2, [r7, #24]
 800449e:	4013      	ands	r3, r2
 80044a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	68da      	ldr	r2, [r3, #12]
 80044a6:	69fb      	ldr	r3, [r7, #28]
 80044a8:	005b      	lsls	r3, r3, #1
 80044aa:	fa02 f303 	lsl.w	r3, r2, r3
 80044ae:	69ba      	ldr	r2, [r7, #24]
 80044b0:	4313      	orrs	r3, r2
 80044b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	69ba      	ldr	r2, [r7, #24]
 80044b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80044c0:	2201      	movs	r2, #1
 80044c2:	69fb      	ldr	r3, [r7, #28]
 80044c4:	fa02 f303 	lsl.w	r3, r2, r3
 80044c8:	43db      	mvns	r3, r3
 80044ca:	69ba      	ldr	r2, [r7, #24]
 80044cc:	4013      	ands	r3, r2
 80044ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	091b      	lsrs	r3, r3, #4
 80044d6:	f003 0201 	and.w	r2, r3, #1
 80044da:	69fb      	ldr	r3, [r7, #28]
 80044dc:	fa02 f303 	lsl.w	r3, r2, r3
 80044e0:	69ba      	ldr	r2, [r7, #24]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	69ba      	ldr	r2, [r7, #24]
 80044ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	f003 0303 	and.w	r3, r3, #3
 80044f4:	2b03      	cmp	r3, #3
 80044f6:	d017      	beq.n	8004528 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	68db      	ldr	r3, [r3, #12]
 80044fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80044fe:	69fb      	ldr	r3, [r7, #28]
 8004500:	005b      	lsls	r3, r3, #1
 8004502:	2203      	movs	r2, #3
 8004504:	fa02 f303 	lsl.w	r3, r2, r3
 8004508:	43db      	mvns	r3, r3
 800450a:	69ba      	ldr	r2, [r7, #24]
 800450c:	4013      	ands	r3, r2
 800450e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	689a      	ldr	r2, [r3, #8]
 8004514:	69fb      	ldr	r3, [r7, #28]
 8004516:	005b      	lsls	r3, r3, #1
 8004518:	fa02 f303 	lsl.w	r3, r2, r3
 800451c:	69ba      	ldr	r2, [r7, #24]
 800451e:	4313      	orrs	r3, r2
 8004520:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	69ba      	ldr	r2, [r7, #24]
 8004526:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	f003 0303 	and.w	r3, r3, #3
 8004530:	2b02      	cmp	r3, #2
 8004532:	d123      	bne.n	800457c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	08da      	lsrs	r2, r3, #3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	3208      	adds	r2, #8
 800453c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004540:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	f003 0307 	and.w	r3, r3, #7
 8004548:	009b      	lsls	r3, r3, #2
 800454a:	220f      	movs	r2, #15
 800454c:	fa02 f303 	lsl.w	r3, r2, r3
 8004550:	43db      	mvns	r3, r3
 8004552:	69ba      	ldr	r2, [r7, #24]
 8004554:	4013      	ands	r3, r2
 8004556:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	691a      	ldr	r2, [r3, #16]
 800455c:	69fb      	ldr	r3, [r7, #28]
 800455e:	f003 0307 	and.w	r3, r3, #7
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	fa02 f303 	lsl.w	r3, r2, r3
 8004568:	69ba      	ldr	r2, [r7, #24]
 800456a:	4313      	orrs	r3, r2
 800456c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800456e:	69fb      	ldr	r3, [r7, #28]
 8004570:	08da      	lsrs	r2, r3, #3
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	3208      	adds	r2, #8
 8004576:	69b9      	ldr	r1, [r7, #24]
 8004578:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004582:	69fb      	ldr	r3, [r7, #28]
 8004584:	005b      	lsls	r3, r3, #1
 8004586:	2203      	movs	r2, #3
 8004588:	fa02 f303 	lsl.w	r3, r2, r3
 800458c:	43db      	mvns	r3, r3
 800458e:	69ba      	ldr	r2, [r7, #24]
 8004590:	4013      	ands	r3, r2
 8004592:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	f003 0203 	and.w	r2, r3, #3
 800459c:	69fb      	ldr	r3, [r7, #28]
 800459e:	005b      	lsls	r3, r3, #1
 80045a0:	fa02 f303 	lsl.w	r3, r2, r3
 80045a4:	69ba      	ldr	r2, [r7, #24]
 80045a6:	4313      	orrs	r3, r2
 80045a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	69ba      	ldr	r2, [r7, #24]
 80045ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	f000 80a2 	beq.w	8004702 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045be:	2300      	movs	r3, #0
 80045c0:	60fb      	str	r3, [r7, #12]
 80045c2:	4b57      	ldr	r3, [pc, #348]	; (8004720 <HAL_GPIO_Init+0x2e8>)
 80045c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045c6:	4a56      	ldr	r2, [pc, #344]	; (8004720 <HAL_GPIO_Init+0x2e8>)
 80045c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80045cc:	6453      	str	r3, [r2, #68]	; 0x44
 80045ce:	4b54      	ldr	r3, [pc, #336]	; (8004720 <HAL_GPIO_Init+0x2e8>)
 80045d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045d6:	60fb      	str	r3, [r7, #12]
 80045d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80045da:	4a52      	ldr	r2, [pc, #328]	; (8004724 <HAL_GPIO_Init+0x2ec>)
 80045dc:	69fb      	ldr	r3, [r7, #28]
 80045de:	089b      	lsrs	r3, r3, #2
 80045e0:	3302      	adds	r3, #2
 80045e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80045e8:	69fb      	ldr	r3, [r7, #28]
 80045ea:	f003 0303 	and.w	r3, r3, #3
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	220f      	movs	r2, #15
 80045f2:	fa02 f303 	lsl.w	r3, r2, r3
 80045f6:	43db      	mvns	r3, r3
 80045f8:	69ba      	ldr	r2, [r7, #24]
 80045fa:	4013      	ands	r3, r2
 80045fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4a49      	ldr	r2, [pc, #292]	; (8004728 <HAL_GPIO_Init+0x2f0>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d019      	beq.n	800463a <HAL_GPIO_Init+0x202>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	4a48      	ldr	r2, [pc, #288]	; (800472c <HAL_GPIO_Init+0x2f4>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d013      	beq.n	8004636 <HAL_GPIO_Init+0x1fe>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a47      	ldr	r2, [pc, #284]	; (8004730 <HAL_GPIO_Init+0x2f8>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d00d      	beq.n	8004632 <HAL_GPIO_Init+0x1fa>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	4a46      	ldr	r2, [pc, #280]	; (8004734 <HAL_GPIO_Init+0x2fc>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d007      	beq.n	800462e <HAL_GPIO_Init+0x1f6>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4a45      	ldr	r2, [pc, #276]	; (8004738 <HAL_GPIO_Init+0x300>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d101      	bne.n	800462a <HAL_GPIO_Init+0x1f2>
 8004626:	2304      	movs	r3, #4
 8004628:	e008      	b.n	800463c <HAL_GPIO_Init+0x204>
 800462a:	2307      	movs	r3, #7
 800462c:	e006      	b.n	800463c <HAL_GPIO_Init+0x204>
 800462e:	2303      	movs	r3, #3
 8004630:	e004      	b.n	800463c <HAL_GPIO_Init+0x204>
 8004632:	2302      	movs	r3, #2
 8004634:	e002      	b.n	800463c <HAL_GPIO_Init+0x204>
 8004636:	2301      	movs	r3, #1
 8004638:	e000      	b.n	800463c <HAL_GPIO_Init+0x204>
 800463a:	2300      	movs	r3, #0
 800463c:	69fa      	ldr	r2, [r7, #28]
 800463e:	f002 0203 	and.w	r2, r2, #3
 8004642:	0092      	lsls	r2, r2, #2
 8004644:	4093      	lsls	r3, r2
 8004646:	69ba      	ldr	r2, [r7, #24]
 8004648:	4313      	orrs	r3, r2
 800464a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800464c:	4935      	ldr	r1, [pc, #212]	; (8004724 <HAL_GPIO_Init+0x2ec>)
 800464e:	69fb      	ldr	r3, [r7, #28]
 8004650:	089b      	lsrs	r3, r3, #2
 8004652:	3302      	adds	r3, #2
 8004654:	69ba      	ldr	r2, [r7, #24]
 8004656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800465a:	4b38      	ldr	r3, [pc, #224]	; (800473c <HAL_GPIO_Init+0x304>)
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	43db      	mvns	r3, r3
 8004664:	69ba      	ldr	r2, [r7, #24]
 8004666:	4013      	ands	r3, r2
 8004668:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004672:	2b00      	cmp	r3, #0
 8004674:	d003      	beq.n	800467e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004676:	69ba      	ldr	r2, [r7, #24]
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	4313      	orrs	r3, r2
 800467c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800467e:	4a2f      	ldr	r2, [pc, #188]	; (800473c <HAL_GPIO_Init+0x304>)
 8004680:	69bb      	ldr	r3, [r7, #24]
 8004682:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004684:	4b2d      	ldr	r3, [pc, #180]	; (800473c <HAL_GPIO_Init+0x304>)
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	43db      	mvns	r3, r3
 800468e:	69ba      	ldr	r2, [r7, #24]
 8004690:	4013      	ands	r3, r2
 8004692:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800469c:	2b00      	cmp	r3, #0
 800469e:	d003      	beq.n	80046a8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80046a0:	69ba      	ldr	r2, [r7, #24]
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	4313      	orrs	r3, r2
 80046a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80046a8:	4a24      	ldr	r2, [pc, #144]	; (800473c <HAL_GPIO_Init+0x304>)
 80046aa:	69bb      	ldr	r3, [r7, #24]
 80046ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80046ae:	4b23      	ldr	r3, [pc, #140]	; (800473c <HAL_GPIO_Init+0x304>)
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046b4:	693b      	ldr	r3, [r7, #16]
 80046b6:	43db      	mvns	r3, r3
 80046b8:	69ba      	ldr	r2, [r7, #24]
 80046ba:	4013      	ands	r3, r2
 80046bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d003      	beq.n	80046d2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80046ca:	69ba      	ldr	r2, [r7, #24]
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	4313      	orrs	r3, r2
 80046d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80046d2:	4a1a      	ldr	r2, [pc, #104]	; (800473c <HAL_GPIO_Init+0x304>)
 80046d4:	69bb      	ldr	r3, [r7, #24]
 80046d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80046d8:	4b18      	ldr	r3, [pc, #96]	; (800473c <HAL_GPIO_Init+0x304>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	43db      	mvns	r3, r3
 80046e2:	69ba      	ldr	r2, [r7, #24]
 80046e4:	4013      	ands	r3, r2
 80046e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d003      	beq.n	80046fc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80046f4:	69ba      	ldr	r2, [r7, #24]
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	4313      	orrs	r3, r2
 80046fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80046fc:	4a0f      	ldr	r2, [pc, #60]	; (800473c <HAL_GPIO_Init+0x304>)
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004702:	69fb      	ldr	r3, [r7, #28]
 8004704:	3301      	adds	r3, #1
 8004706:	61fb      	str	r3, [r7, #28]
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	2b0f      	cmp	r3, #15
 800470c:	f67f aea2 	bls.w	8004454 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004710:	bf00      	nop
 8004712:	bf00      	nop
 8004714:	3724      	adds	r7, #36	; 0x24
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr
 800471e:	bf00      	nop
 8004720:	40023800 	.word	0x40023800
 8004724:	40013800 	.word	0x40013800
 8004728:	40020000 	.word	0x40020000
 800472c:	40020400 	.word	0x40020400
 8004730:	40020800 	.word	0x40020800
 8004734:	40020c00 	.word	0x40020c00
 8004738:	40021000 	.word	0x40021000
 800473c:	40013c00 	.word	0x40013c00

08004740 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004740:	b480      	push	{r7}
 8004742:	b083      	sub	sp, #12
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	460b      	mov	r3, r1
 800474a:	807b      	strh	r3, [r7, #2]
 800474c:	4613      	mov	r3, r2
 800474e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004750:	787b      	ldrb	r3, [r7, #1]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d003      	beq.n	800475e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004756:	887a      	ldrh	r2, [r7, #2]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800475c:	e003      	b.n	8004766 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800475e:	887b      	ldrh	r3, [r7, #2]
 8004760:	041a      	lsls	r2, r3, #16
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	619a      	str	r2, [r3, #24]
}
 8004766:	bf00      	nop
 8004768:	370c      	adds	r7, #12
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr

08004772 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004772:	b480      	push	{r7}
 8004774:	b085      	sub	sp, #20
 8004776:	af00      	add	r7, sp, #0
 8004778:	6078      	str	r0, [r7, #4]
 800477a:	460b      	mov	r3, r1
 800477c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	695b      	ldr	r3, [r3, #20]
 8004782:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004784:	887a      	ldrh	r2, [r7, #2]
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	4013      	ands	r3, r2
 800478a:	041a      	lsls	r2, r3, #16
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	43d9      	mvns	r1, r3
 8004790:	887b      	ldrh	r3, [r7, #2]
 8004792:	400b      	ands	r3, r1
 8004794:	431a      	orrs	r2, r3
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	619a      	str	r2, [r3, #24]
}
 800479a:	bf00      	nop
 800479c:	3714      	adds	r7, #20
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr
	...

080047a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b082      	sub	sp, #8
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	4603      	mov	r3, r0
 80047b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80047b2:	4b08      	ldr	r3, [pc, #32]	; (80047d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80047b4:	695a      	ldr	r2, [r3, #20]
 80047b6:	88fb      	ldrh	r3, [r7, #6]
 80047b8:	4013      	ands	r3, r2
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d006      	beq.n	80047cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80047be:	4a05      	ldr	r2, [pc, #20]	; (80047d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80047c0:	88fb      	ldrh	r3, [r7, #6]
 80047c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80047c4:	88fb      	ldrh	r3, [r7, #6]
 80047c6:	4618      	mov	r0, r3
 80047c8:	f7fd fed4 	bl	8002574 <HAL_GPIO_EXTI_Callback>
  }
}
 80047cc:	bf00      	nop
 80047ce:	3708      	adds	r7, #8
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}
 80047d4:	40013c00 	.word	0x40013c00

080047d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b084      	sub	sp, #16
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d101      	bne.n	80047ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	e12b      	b.n	8004a42 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d106      	bne.n	8004804 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2200      	movs	r2, #0
 80047fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f7fd ff2a 	bl	8002658 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2224      	movs	r2, #36	; 0x24
 8004808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f022 0201 	bic.w	r2, r2, #1
 800481a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800482a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800483a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800483c:	f003 f8d6 	bl	80079ec <HAL_RCC_GetPCLK1Freq>
 8004840:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	4a81      	ldr	r2, [pc, #516]	; (8004a4c <HAL_I2C_Init+0x274>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d807      	bhi.n	800485c <HAL_I2C_Init+0x84>
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	4a80      	ldr	r2, [pc, #512]	; (8004a50 <HAL_I2C_Init+0x278>)
 8004850:	4293      	cmp	r3, r2
 8004852:	bf94      	ite	ls
 8004854:	2301      	movls	r3, #1
 8004856:	2300      	movhi	r3, #0
 8004858:	b2db      	uxtb	r3, r3
 800485a:	e006      	b.n	800486a <HAL_I2C_Init+0x92>
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	4a7d      	ldr	r2, [pc, #500]	; (8004a54 <HAL_I2C_Init+0x27c>)
 8004860:	4293      	cmp	r3, r2
 8004862:	bf94      	ite	ls
 8004864:	2301      	movls	r3, #1
 8004866:	2300      	movhi	r3, #0
 8004868:	b2db      	uxtb	r3, r3
 800486a:	2b00      	cmp	r3, #0
 800486c:	d001      	beq.n	8004872 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e0e7      	b.n	8004a42 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	4a78      	ldr	r2, [pc, #480]	; (8004a58 <HAL_I2C_Init+0x280>)
 8004876:	fba2 2303 	umull	r2, r3, r2, r3
 800487a:	0c9b      	lsrs	r3, r3, #18
 800487c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68ba      	ldr	r2, [r7, #8]
 800488e:	430a      	orrs	r2, r1
 8004890:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	6a1b      	ldr	r3, [r3, #32]
 8004898:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	4a6a      	ldr	r2, [pc, #424]	; (8004a4c <HAL_I2C_Init+0x274>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d802      	bhi.n	80048ac <HAL_I2C_Init+0xd4>
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	3301      	adds	r3, #1
 80048aa:	e009      	b.n	80048c0 <HAL_I2C_Init+0xe8>
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80048b2:	fb02 f303 	mul.w	r3, r2, r3
 80048b6:	4a69      	ldr	r2, [pc, #420]	; (8004a5c <HAL_I2C_Init+0x284>)
 80048b8:	fba2 2303 	umull	r2, r3, r2, r3
 80048bc:	099b      	lsrs	r3, r3, #6
 80048be:	3301      	adds	r3, #1
 80048c0:	687a      	ldr	r2, [r7, #4]
 80048c2:	6812      	ldr	r2, [r2, #0]
 80048c4:	430b      	orrs	r3, r1
 80048c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	69db      	ldr	r3, [r3, #28]
 80048ce:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80048d2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	495c      	ldr	r1, [pc, #368]	; (8004a4c <HAL_I2C_Init+0x274>)
 80048dc:	428b      	cmp	r3, r1
 80048de:	d819      	bhi.n	8004914 <HAL_I2C_Init+0x13c>
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	1e59      	subs	r1, r3, #1
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	005b      	lsls	r3, r3, #1
 80048ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80048ee:	1c59      	adds	r1, r3, #1
 80048f0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80048f4:	400b      	ands	r3, r1
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d00a      	beq.n	8004910 <HAL_I2C_Init+0x138>
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	1e59      	subs	r1, r3, #1
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	005b      	lsls	r3, r3, #1
 8004904:	fbb1 f3f3 	udiv	r3, r1, r3
 8004908:	3301      	adds	r3, #1
 800490a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800490e:	e051      	b.n	80049b4 <HAL_I2C_Init+0x1dc>
 8004910:	2304      	movs	r3, #4
 8004912:	e04f      	b.n	80049b4 <HAL_I2C_Init+0x1dc>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d111      	bne.n	8004940 <HAL_I2C_Init+0x168>
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	1e58      	subs	r0, r3, #1
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6859      	ldr	r1, [r3, #4]
 8004924:	460b      	mov	r3, r1
 8004926:	005b      	lsls	r3, r3, #1
 8004928:	440b      	add	r3, r1
 800492a:	fbb0 f3f3 	udiv	r3, r0, r3
 800492e:	3301      	adds	r3, #1
 8004930:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004934:	2b00      	cmp	r3, #0
 8004936:	bf0c      	ite	eq
 8004938:	2301      	moveq	r3, #1
 800493a:	2300      	movne	r3, #0
 800493c:	b2db      	uxtb	r3, r3
 800493e:	e012      	b.n	8004966 <HAL_I2C_Init+0x18e>
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	1e58      	subs	r0, r3, #1
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6859      	ldr	r1, [r3, #4]
 8004948:	460b      	mov	r3, r1
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	440b      	add	r3, r1
 800494e:	0099      	lsls	r1, r3, #2
 8004950:	440b      	add	r3, r1
 8004952:	fbb0 f3f3 	udiv	r3, r0, r3
 8004956:	3301      	adds	r3, #1
 8004958:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800495c:	2b00      	cmp	r3, #0
 800495e:	bf0c      	ite	eq
 8004960:	2301      	moveq	r3, #1
 8004962:	2300      	movne	r3, #0
 8004964:	b2db      	uxtb	r3, r3
 8004966:	2b00      	cmp	r3, #0
 8004968:	d001      	beq.n	800496e <HAL_I2C_Init+0x196>
 800496a:	2301      	movs	r3, #1
 800496c:	e022      	b.n	80049b4 <HAL_I2C_Init+0x1dc>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d10e      	bne.n	8004994 <HAL_I2C_Init+0x1bc>
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	1e58      	subs	r0, r3, #1
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6859      	ldr	r1, [r3, #4]
 800497e:	460b      	mov	r3, r1
 8004980:	005b      	lsls	r3, r3, #1
 8004982:	440b      	add	r3, r1
 8004984:	fbb0 f3f3 	udiv	r3, r0, r3
 8004988:	3301      	adds	r3, #1
 800498a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800498e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004992:	e00f      	b.n	80049b4 <HAL_I2C_Init+0x1dc>
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	1e58      	subs	r0, r3, #1
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6859      	ldr	r1, [r3, #4]
 800499c:	460b      	mov	r3, r1
 800499e:	009b      	lsls	r3, r3, #2
 80049a0:	440b      	add	r3, r1
 80049a2:	0099      	lsls	r1, r3, #2
 80049a4:	440b      	add	r3, r1
 80049a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80049aa:	3301      	adds	r3, #1
 80049ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80049b4:	6879      	ldr	r1, [r7, #4]
 80049b6:	6809      	ldr	r1, [r1, #0]
 80049b8:	4313      	orrs	r3, r2
 80049ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	69da      	ldr	r2, [r3, #28]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a1b      	ldr	r3, [r3, #32]
 80049ce:	431a      	orrs	r2, r3
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	430a      	orrs	r2, r1
 80049d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80049e2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80049e6:	687a      	ldr	r2, [r7, #4]
 80049e8:	6911      	ldr	r1, [r2, #16]
 80049ea:	687a      	ldr	r2, [r7, #4]
 80049ec:	68d2      	ldr	r2, [r2, #12]
 80049ee:	4311      	orrs	r1, r2
 80049f0:	687a      	ldr	r2, [r7, #4]
 80049f2:	6812      	ldr	r2, [r2, #0]
 80049f4:	430b      	orrs	r3, r1
 80049f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	68db      	ldr	r3, [r3, #12]
 80049fe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	695a      	ldr	r2, [r3, #20]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	699b      	ldr	r3, [r3, #24]
 8004a0a:	431a      	orrs	r2, r3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	430a      	orrs	r2, r1
 8004a12:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f042 0201 	orr.w	r2, r2, #1
 8004a22:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2220      	movs	r2, #32
 8004a2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2200      	movs	r2, #0
 8004a36:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004a40:	2300      	movs	r3, #0
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	3710      	adds	r7, #16
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}
 8004a4a:	bf00      	nop
 8004a4c:	000186a0 	.word	0x000186a0
 8004a50:	001e847f 	.word	0x001e847f
 8004a54:	003d08ff 	.word	0x003d08ff
 8004a58:	431bde83 	.word	0x431bde83
 8004a5c:	10624dd3 	.word	0x10624dd3

08004a60 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b088      	sub	sp, #32
 8004a64:	af02      	add	r7, sp, #8
 8004a66:	60f8      	str	r0, [r7, #12]
 8004a68:	4608      	mov	r0, r1
 8004a6a:	4611      	mov	r1, r2
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	4603      	mov	r3, r0
 8004a70:	817b      	strh	r3, [r7, #10]
 8004a72:	460b      	mov	r3, r1
 8004a74:	813b      	strh	r3, [r7, #8]
 8004a76:	4613      	mov	r3, r2
 8004a78:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004a7a:	f7fe ff8b 	bl	8003994 <HAL_GetTick>
 8004a7e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	2b20      	cmp	r3, #32
 8004a8a:	f040 80d9 	bne.w	8004c40 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	9300      	str	r3, [sp, #0]
 8004a92:	2319      	movs	r3, #25
 8004a94:	2201      	movs	r2, #1
 8004a96:	496d      	ldr	r1, [pc, #436]	; (8004c4c <HAL_I2C_Mem_Write+0x1ec>)
 8004a98:	68f8      	ldr	r0, [r7, #12]
 8004a9a:	f002 f90d 	bl	8006cb8 <I2C_WaitOnFlagUntilTimeout>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d001      	beq.n	8004aa8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004aa4:	2302      	movs	r3, #2
 8004aa6:	e0cc      	b.n	8004c42 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004aae:	2b01      	cmp	r3, #1
 8004ab0:	d101      	bne.n	8004ab6 <HAL_I2C_Mem_Write+0x56>
 8004ab2:	2302      	movs	r3, #2
 8004ab4:	e0c5      	b.n	8004c42 <HAL_I2C_Mem_Write+0x1e2>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2201      	movs	r2, #1
 8004aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f003 0301 	and.w	r3, r3, #1
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	d007      	beq.n	8004adc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f042 0201 	orr.w	r2, r2, #1
 8004ada:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004aea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2221      	movs	r2, #33	; 0x21
 8004af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2240      	movs	r2, #64	; 0x40
 8004af8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2200      	movs	r2, #0
 8004b00:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6a3a      	ldr	r2, [r7, #32]
 8004b06:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004b0c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b12:	b29a      	uxth	r2, r3
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	4a4d      	ldr	r2, [pc, #308]	; (8004c50 <HAL_I2C_Mem_Write+0x1f0>)
 8004b1c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004b1e:	88f8      	ldrh	r0, [r7, #6]
 8004b20:	893a      	ldrh	r2, [r7, #8]
 8004b22:	8979      	ldrh	r1, [r7, #10]
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	9301      	str	r3, [sp, #4]
 8004b28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b2a:	9300      	str	r3, [sp, #0]
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	68f8      	ldr	r0, [r7, #12]
 8004b30:	f001 fe9c 	bl	800686c <I2C_RequestMemoryWrite>
 8004b34:	4603      	mov	r3, r0
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d052      	beq.n	8004be0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e081      	b.n	8004c42 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b3e:	697a      	ldr	r2, [r7, #20]
 8004b40:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b42:	68f8      	ldr	r0, [r7, #12]
 8004b44:	f002 f98e 	bl	8006e64 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d00d      	beq.n	8004b6a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b52:	2b04      	cmp	r3, #4
 8004b54:	d107      	bne.n	8004b66 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b64:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	e06b      	b.n	8004c42 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b6e:	781a      	ldrb	r2, [r3, #0]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7a:	1c5a      	adds	r2, r3, #1
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b84:	3b01      	subs	r3, #1
 8004b86:	b29a      	uxth	r2, r3
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b90:	b29b      	uxth	r3, r3
 8004b92:	3b01      	subs	r3, #1
 8004b94:	b29a      	uxth	r2, r3
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	695b      	ldr	r3, [r3, #20]
 8004ba0:	f003 0304 	and.w	r3, r3, #4
 8004ba4:	2b04      	cmp	r3, #4
 8004ba6:	d11b      	bne.n	8004be0 <HAL_I2C_Mem_Write+0x180>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d017      	beq.n	8004be0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb4:	781a      	ldrb	r2, [r3, #0]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc0:	1c5a      	adds	r2, r3, #1
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bca:	3b01      	subs	r3, #1
 8004bcc:	b29a      	uxth	r2, r3
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	3b01      	subs	r3, #1
 8004bda:	b29a      	uxth	r2, r3
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d1aa      	bne.n	8004b3e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004be8:	697a      	ldr	r2, [r7, #20]
 8004bea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004bec:	68f8      	ldr	r0, [r7, #12]
 8004bee:	f002 f97a 	bl	8006ee6 <I2C_WaitOnBTFFlagUntilTimeout>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d00d      	beq.n	8004c14 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfc:	2b04      	cmp	r3, #4
 8004bfe:	d107      	bne.n	8004c10 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c0e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004c10:	2301      	movs	r3, #1
 8004c12:	e016      	b.n	8004c42 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c22:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2220      	movs	r2, #32
 8004c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2200      	movs	r2, #0
 8004c38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	e000      	b.n	8004c42 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004c40:	2302      	movs	r3, #2
  }
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3718      	adds	r7, #24
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}
 8004c4a:	bf00      	nop
 8004c4c:	00100002 	.word	0x00100002
 8004c50:	ffff0000 	.word	0xffff0000

08004c54 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b08c      	sub	sp, #48	; 0x30
 8004c58:	af02      	add	r7, sp, #8
 8004c5a:	60f8      	str	r0, [r7, #12]
 8004c5c:	4608      	mov	r0, r1
 8004c5e:	4611      	mov	r1, r2
 8004c60:	461a      	mov	r2, r3
 8004c62:	4603      	mov	r3, r0
 8004c64:	817b      	strh	r3, [r7, #10]
 8004c66:	460b      	mov	r3, r1
 8004c68:	813b      	strh	r3, [r7, #8]
 8004c6a:	4613      	mov	r3, r2
 8004c6c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c6e:	f7fe fe91 	bl	8003994 <HAL_GetTick>
 8004c72:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	2b20      	cmp	r3, #32
 8004c7e:	f040 8208 	bne.w	8005092 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c84:	9300      	str	r3, [sp, #0]
 8004c86:	2319      	movs	r3, #25
 8004c88:	2201      	movs	r2, #1
 8004c8a:	497b      	ldr	r1, [pc, #492]	; (8004e78 <HAL_I2C_Mem_Read+0x224>)
 8004c8c:	68f8      	ldr	r0, [r7, #12]
 8004c8e:	f002 f813 	bl	8006cb8 <I2C_WaitOnFlagUntilTimeout>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d001      	beq.n	8004c9c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004c98:	2302      	movs	r3, #2
 8004c9a:	e1fb      	b.n	8005094 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ca2:	2b01      	cmp	r3, #1
 8004ca4:	d101      	bne.n	8004caa <HAL_I2C_Mem_Read+0x56>
 8004ca6:	2302      	movs	r3, #2
 8004ca8:	e1f4      	b.n	8005094 <HAL_I2C_Mem_Read+0x440>
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2201      	movs	r2, #1
 8004cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 0301 	and.w	r3, r3, #1
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d007      	beq.n	8004cd0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f042 0201 	orr.w	r2, r2, #1
 8004cce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	681a      	ldr	r2, [r3, #0]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004cde:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2222      	movs	r2, #34	; 0x22
 8004ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2240      	movs	r2, #64	; 0x40
 8004cec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004cfa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004d00:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d06:	b29a      	uxth	r2, r3
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	4a5b      	ldr	r2, [pc, #364]	; (8004e7c <HAL_I2C_Mem_Read+0x228>)
 8004d10:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004d12:	88f8      	ldrh	r0, [r7, #6]
 8004d14:	893a      	ldrh	r2, [r7, #8]
 8004d16:	8979      	ldrh	r1, [r7, #10]
 8004d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d1a:	9301      	str	r3, [sp, #4]
 8004d1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d1e:	9300      	str	r3, [sp, #0]
 8004d20:	4603      	mov	r3, r0
 8004d22:	68f8      	ldr	r0, [r7, #12]
 8004d24:	f001 fe38 	bl	8006998 <I2C_RequestMemoryRead>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d001      	beq.n	8004d32 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e1b0      	b.n	8005094 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d113      	bne.n	8004d62 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	623b      	str	r3, [r7, #32]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	695b      	ldr	r3, [r3, #20]
 8004d44:	623b      	str	r3, [r7, #32]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	699b      	ldr	r3, [r3, #24]
 8004d4c:	623b      	str	r3, [r7, #32]
 8004d4e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d5e:	601a      	str	r2, [r3, #0]
 8004d60:	e184      	b.n	800506c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d11b      	bne.n	8004da2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d78:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	61fb      	str	r3, [r7, #28]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	695b      	ldr	r3, [r3, #20]
 8004d84:	61fb      	str	r3, [r7, #28]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	699b      	ldr	r3, [r3, #24]
 8004d8c:	61fb      	str	r3, [r7, #28]
 8004d8e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d9e:	601a      	str	r2, [r3, #0]
 8004da0:	e164      	b.n	800506c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004da6:	2b02      	cmp	r3, #2
 8004da8:	d11b      	bne.n	8004de2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004db8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004dc8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dca:	2300      	movs	r3, #0
 8004dcc:	61bb      	str	r3, [r7, #24]
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	695b      	ldr	r3, [r3, #20]
 8004dd4:	61bb      	str	r3, [r7, #24]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	699b      	ldr	r3, [r3, #24]
 8004ddc:	61bb      	str	r3, [r7, #24]
 8004dde:	69bb      	ldr	r3, [r7, #24]
 8004de0:	e144      	b.n	800506c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004de2:	2300      	movs	r3, #0
 8004de4:	617b      	str	r3, [r7, #20]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	695b      	ldr	r3, [r3, #20]
 8004dec:	617b      	str	r3, [r7, #20]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	699b      	ldr	r3, [r3, #24]
 8004df4:	617b      	str	r3, [r7, #20]
 8004df6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004df8:	e138      	b.n	800506c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dfe:	2b03      	cmp	r3, #3
 8004e00:	f200 80f1 	bhi.w	8004fe6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d123      	bne.n	8004e54 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e0e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004e10:	68f8      	ldr	r0, [r7, #12]
 8004e12:	f002 f8db 	bl	8006fcc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e16:	4603      	mov	r3, r0
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d001      	beq.n	8004e20 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e139      	b.n	8005094 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	691a      	ldr	r2, [r3, #16]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e2a:	b2d2      	uxtb	r2, r2
 8004e2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e32:	1c5a      	adds	r2, r3, #1
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e3c:	3b01      	subs	r3, #1
 8004e3e:	b29a      	uxth	r2, r3
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e48:	b29b      	uxth	r3, r3
 8004e4a:	3b01      	subs	r3, #1
 8004e4c:	b29a      	uxth	r2, r3
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004e52:	e10b      	b.n	800506c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e58:	2b02      	cmp	r3, #2
 8004e5a:	d14e      	bne.n	8004efa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e5e:	9300      	str	r3, [sp, #0]
 8004e60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e62:	2200      	movs	r2, #0
 8004e64:	4906      	ldr	r1, [pc, #24]	; (8004e80 <HAL_I2C_Mem_Read+0x22c>)
 8004e66:	68f8      	ldr	r0, [r7, #12]
 8004e68:	f001 ff26 	bl	8006cb8 <I2C_WaitOnFlagUntilTimeout>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d008      	beq.n	8004e84 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	e10e      	b.n	8005094 <HAL_I2C_Mem_Read+0x440>
 8004e76:	bf00      	nop
 8004e78:	00100002 	.word	0x00100002
 8004e7c:	ffff0000 	.word	0xffff0000
 8004e80:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	691a      	ldr	r2, [r3, #16]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e9e:	b2d2      	uxtb	r2, r2
 8004ea0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea6:	1c5a      	adds	r2, r3, #1
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eb0:	3b01      	subs	r3, #1
 8004eb2:	b29a      	uxth	r2, r3
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	b29a      	uxth	r2, r3
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	691a      	ldr	r2, [r3, #16]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed0:	b2d2      	uxtb	r2, r2
 8004ed2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed8:	1c5a      	adds	r2, r3, #1
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ee2:	3b01      	subs	r3, #1
 8004ee4:	b29a      	uxth	r2, r3
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	3b01      	subs	r3, #1
 8004ef2:	b29a      	uxth	r2, r3
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004ef8:	e0b8      	b.n	800506c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004efc:	9300      	str	r3, [sp, #0]
 8004efe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f00:	2200      	movs	r2, #0
 8004f02:	4966      	ldr	r1, [pc, #408]	; (800509c <HAL_I2C_Mem_Read+0x448>)
 8004f04:	68f8      	ldr	r0, [r7, #12]
 8004f06:	f001 fed7 	bl	8006cb8 <I2C_WaitOnFlagUntilTimeout>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d001      	beq.n	8004f14 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	e0bf      	b.n	8005094 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f22:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	691a      	ldr	r2, [r3, #16]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f2e:	b2d2      	uxtb	r2, r2
 8004f30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f36:	1c5a      	adds	r2, r3, #1
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f40:	3b01      	subs	r3, #1
 8004f42:	b29a      	uxth	r2, r3
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f4c:	b29b      	uxth	r3, r3
 8004f4e:	3b01      	subs	r3, #1
 8004f50:	b29a      	uxth	r2, r3
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f58:	9300      	str	r3, [sp, #0]
 8004f5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	494f      	ldr	r1, [pc, #316]	; (800509c <HAL_I2C_Mem_Read+0x448>)
 8004f60:	68f8      	ldr	r0, [r7, #12]
 8004f62:	f001 fea9 	bl	8006cb8 <I2C_WaitOnFlagUntilTimeout>
 8004f66:	4603      	mov	r3, r0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d001      	beq.n	8004f70 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e091      	b.n	8005094 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f7e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	691a      	ldr	r2, [r3, #16]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8a:	b2d2      	uxtb	r2, r2
 8004f8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f92:	1c5a      	adds	r2, r3, #1
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f9c:	3b01      	subs	r3, #1
 8004f9e:	b29a      	uxth	r2, r3
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fa8:	b29b      	uxth	r3, r3
 8004faa:	3b01      	subs	r3, #1
 8004fac:	b29a      	uxth	r2, r3
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	691a      	ldr	r2, [r3, #16]
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fbc:	b2d2      	uxtb	r2, r2
 8004fbe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc4:	1c5a      	adds	r2, r3, #1
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fce:	3b01      	subs	r3, #1
 8004fd0:	b29a      	uxth	r2, r3
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	3b01      	subs	r3, #1
 8004fde:	b29a      	uxth	r2, r3
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004fe4:	e042      	b.n	800506c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fe6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fe8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004fea:	68f8      	ldr	r0, [r7, #12]
 8004fec:	f001 ffee 	bl	8006fcc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d001      	beq.n	8004ffa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e04c      	b.n	8005094 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	691a      	ldr	r2, [r3, #16]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005004:	b2d2      	uxtb	r2, r2
 8005006:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800500c:	1c5a      	adds	r2, r3, #1
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005016:	3b01      	subs	r3, #1
 8005018:	b29a      	uxth	r2, r3
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005022:	b29b      	uxth	r3, r3
 8005024:	3b01      	subs	r3, #1
 8005026:	b29a      	uxth	r2, r3
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	695b      	ldr	r3, [r3, #20]
 8005032:	f003 0304 	and.w	r3, r3, #4
 8005036:	2b04      	cmp	r3, #4
 8005038:	d118      	bne.n	800506c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	691a      	ldr	r2, [r3, #16]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005044:	b2d2      	uxtb	r2, r2
 8005046:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800504c:	1c5a      	adds	r2, r3, #1
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005056:	3b01      	subs	r3, #1
 8005058:	b29a      	uxth	r2, r3
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005062:	b29b      	uxth	r3, r3
 8005064:	3b01      	subs	r3, #1
 8005066:	b29a      	uxth	r2, r3
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005070:	2b00      	cmp	r3, #0
 8005072:	f47f aec2 	bne.w	8004dfa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2220      	movs	r2, #32
 800507a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2200      	movs	r2, #0
 8005082:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2200      	movs	r2, #0
 800508a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800508e:	2300      	movs	r3, #0
 8005090:	e000      	b.n	8005094 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005092:	2302      	movs	r3, #2
  }
}
 8005094:	4618      	mov	r0, r3
 8005096:	3728      	adds	r7, #40	; 0x28
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}
 800509c:	00010004 	.word	0x00010004

080050a0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b088      	sub	sp, #32
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80050a8:	2300      	movs	r3, #0
 80050aa:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050b8:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050c0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050c8:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80050ca:	7bfb      	ldrb	r3, [r7, #15]
 80050cc:	2b10      	cmp	r3, #16
 80050ce:	d003      	beq.n	80050d8 <HAL_I2C_EV_IRQHandler+0x38>
 80050d0:	7bfb      	ldrb	r3, [r7, #15]
 80050d2:	2b40      	cmp	r3, #64	; 0x40
 80050d4:	f040 80c1 	bne.w	800525a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	699b      	ldr	r3, [r3, #24]
 80050de:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	695b      	ldr	r3, [r3, #20]
 80050e6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80050e8:	69fb      	ldr	r3, [r7, #28]
 80050ea:	f003 0301 	and.w	r3, r3, #1
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d10d      	bne.n	800510e <HAL_I2C_EV_IRQHandler+0x6e>
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80050f8:	d003      	beq.n	8005102 <HAL_I2C_EV_IRQHandler+0x62>
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005100:	d101      	bne.n	8005106 <HAL_I2C_EV_IRQHandler+0x66>
 8005102:	2301      	movs	r3, #1
 8005104:	e000      	b.n	8005108 <HAL_I2C_EV_IRQHandler+0x68>
 8005106:	2300      	movs	r3, #0
 8005108:	2b01      	cmp	r3, #1
 800510a:	f000 8132 	beq.w	8005372 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800510e:	69fb      	ldr	r3, [r7, #28]
 8005110:	f003 0301 	and.w	r3, r3, #1
 8005114:	2b00      	cmp	r3, #0
 8005116:	d00c      	beq.n	8005132 <HAL_I2C_EV_IRQHandler+0x92>
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	0a5b      	lsrs	r3, r3, #9
 800511c:	f003 0301 	and.w	r3, r3, #1
 8005120:	2b00      	cmp	r3, #0
 8005122:	d006      	beq.n	8005132 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f001 ffd6 	bl	80070d6 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	f000 fd83 	bl	8005c36 <I2C_Master_SB>
 8005130:	e092      	b.n	8005258 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005132:	69fb      	ldr	r3, [r7, #28]
 8005134:	08db      	lsrs	r3, r3, #3
 8005136:	f003 0301 	and.w	r3, r3, #1
 800513a:	2b00      	cmp	r3, #0
 800513c:	d009      	beq.n	8005152 <HAL_I2C_EV_IRQHandler+0xb2>
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	0a5b      	lsrs	r3, r3, #9
 8005142:	f003 0301 	and.w	r3, r3, #1
 8005146:	2b00      	cmp	r3, #0
 8005148:	d003      	beq.n	8005152 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f000 fdf9 	bl	8005d42 <I2C_Master_ADD10>
 8005150:	e082      	b.n	8005258 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	085b      	lsrs	r3, r3, #1
 8005156:	f003 0301 	and.w	r3, r3, #1
 800515a:	2b00      	cmp	r3, #0
 800515c:	d009      	beq.n	8005172 <HAL_I2C_EV_IRQHandler+0xd2>
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	0a5b      	lsrs	r3, r3, #9
 8005162:	f003 0301 	and.w	r3, r3, #1
 8005166:	2b00      	cmp	r3, #0
 8005168:	d003      	beq.n	8005172 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f000 fe13 	bl	8005d96 <I2C_Master_ADDR>
 8005170:	e072      	b.n	8005258 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	089b      	lsrs	r3, r3, #2
 8005176:	f003 0301 	and.w	r3, r3, #1
 800517a:	2b00      	cmp	r3, #0
 800517c:	d03b      	beq.n	80051f6 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005188:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800518c:	f000 80f3 	beq.w	8005376 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005190:	69fb      	ldr	r3, [r7, #28]
 8005192:	09db      	lsrs	r3, r3, #7
 8005194:	f003 0301 	and.w	r3, r3, #1
 8005198:	2b00      	cmp	r3, #0
 800519a:	d00f      	beq.n	80051bc <HAL_I2C_EV_IRQHandler+0x11c>
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	0a9b      	lsrs	r3, r3, #10
 80051a0:	f003 0301 	and.w	r3, r3, #1
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d009      	beq.n	80051bc <HAL_I2C_EV_IRQHandler+0x11c>
 80051a8:	69fb      	ldr	r3, [r7, #28]
 80051aa:	089b      	lsrs	r3, r3, #2
 80051ac:	f003 0301 	and.w	r3, r3, #1
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d103      	bne.n	80051bc <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80051b4:	6878      	ldr	r0, [r7, #4]
 80051b6:	f000 f9f3 	bl	80055a0 <I2C_MasterTransmit_TXE>
 80051ba:	e04d      	b.n	8005258 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80051bc:	69fb      	ldr	r3, [r7, #28]
 80051be:	089b      	lsrs	r3, r3, #2
 80051c0:	f003 0301 	and.w	r3, r3, #1
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	f000 80d6 	beq.w	8005376 <HAL_I2C_EV_IRQHandler+0x2d6>
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	0a5b      	lsrs	r3, r3, #9
 80051ce:	f003 0301 	and.w	r3, r3, #1
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	f000 80cf 	beq.w	8005376 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80051d8:	7bbb      	ldrb	r3, [r7, #14]
 80051da:	2b21      	cmp	r3, #33	; 0x21
 80051dc:	d103      	bne.n	80051e6 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f000 fa7a 	bl	80056d8 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80051e4:	e0c7      	b.n	8005376 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80051e6:	7bfb      	ldrb	r3, [r7, #15]
 80051e8:	2b40      	cmp	r3, #64	; 0x40
 80051ea:	f040 80c4 	bne.w	8005376 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f000 fae8 	bl	80057c4 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80051f4:	e0bf      	b.n	8005376 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005200:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005204:	f000 80b7 	beq.w	8005376 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005208:	69fb      	ldr	r3, [r7, #28]
 800520a:	099b      	lsrs	r3, r3, #6
 800520c:	f003 0301 	and.w	r3, r3, #1
 8005210:	2b00      	cmp	r3, #0
 8005212:	d00f      	beq.n	8005234 <HAL_I2C_EV_IRQHandler+0x194>
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	0a9b      	lsrs	r3, r3, #10
 8005218:	f003 0301 	and.w	r3, r3, #1
 800521c:	2b00      	cmp	r3, #0
 800521e:	d009      	beq.n	8005234 <HAL_I2C_EV_IRQHandler+0x194>
 8005220:	69fb      	ldr	r3, [r7, #28]
 8005222:	089b      	lsrs	r3, r3, #2
 8005224:	f003 0301 	and.w	r3, r3, #1
 8005228:	2b00      	cmp	r3, #0
 800522a:	d103      	bne.n	8005234 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800522c:	6878      	ldr	r0, [r7, #4]
 800522e:	f000 fb5d 	bl	80058ec <I2C_MasterReceive_RXNE>
 8005232:	e011      	b.n	8005258 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005234:	69fb      	ldr	r3, [r7, #28]
 8005236:	089b      	lsrs	r3, r3, #2
 8005238:	f003 0301 	and.w	r3, r3, #1
 800523c:	2b00      	cmp	r3, #0
 800523e:	f000 809a 	beq.w	8005376 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	0a5b      	lsrs	r3, r3, #9
 8005246:	f003 0301 	and.w	r3, r3, #1
 800524a:	2b00      	cmp	r3, #0
 800524c:	f000 8093 	beq.w	8005376 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f000 fc06 	bl	8005a62 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005256:	e08e      	b.n	8005376 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005258:	e08d      	b.n	8005376 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800525e:	2b00      	cmp	r3, #0
 8005260:	d004      	beq.n	800526c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	695b      	ldr	r3, [r3, #20]
 8005268:	61fb      	str	r3, [r7, #28]
 800526a:	e007      	b.n	800527c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	699b      	ldr	r3, [r3, #24]
 8005272:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	695b      	ldr	r3, [r3, #20]
 800527a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800527c:	69fb      	ldr	r3, [r7, #28]
 800527e:	085b      	lsrs	r3, r3, #1
 8005280:	f003 0301 	and.w	r3, r3, #1
 8005284:	2b00      	cmp	r3, #0
 8005286:	d012      	beq.n	80052ae <HAL_I2C_EV_IRQHandler+0x20e>
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	0a5b      	lsrs	r3, r3, #9
 800528c:	f003 0301 	and.w	r3, r3, #1
 8005290:	2b00      	cmp	r3, #0
 8005292:	d00c      	beq.n	80052ae <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005298:	2b00      	cmp	r3, #0
 800529a:	d003      	beq.n	80052a4 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	699b      	ldr	r3, [r3, #24]
 80052a2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80052a4:	69b9      	ldr	r1, [r7, #24]
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f000 ffc4 	bl	8006234 <I2C_Slave_ADDR>
 80052ac:	e066      	b.n	800537c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80052ae:	69fb      	ldr	r3, [r7, #28]
 80052b0:	091b      	lsrs	r3, r3, #4
 80052b2:	f003 0301 	and.w	r3, r3, #1
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d009      	beq.n	80052ce <HAL_I2C_EV_IRQHandler+0x22e>
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	0a5b      	lsrs	r3, r3, #9
 80052be:	f003 0301 	and.w	r3, r3, #1
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d003      	beq.n	80052ce <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f000 fffe 	bl	80062c8 <I2C_Slave_STOPF>
 80052cc:	e056      	b.n	800537c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80052ce:	7bbb      	ldrb	r3, [r7, #14]
 80052d0:	2b21      	cmp	r3, #33	; 0x21
 80052d2:	d002      	beq.n	80052da <HAL_I2C_EV_IRQHandler+0x23a>
 80052d4:	7bbb      	ldrb	r3, [r7, #14]
 80052d6:	2b29      	cmp	r3, #41	; 0x29
 80052d8:	d125      	bne.n	8005326 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	09db      	lsrs	r3, r3, #7
 80052de:	f003 0301 	and.w	r3, r3, #1
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d00f      	beq.n	8005306 <HAL_I2C_EV_IRQHandler+0x266>
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	0a9b      	lsrs	r3, r3, #10
 80052ea:	f003 0301 	and.w	r3, r3, #1
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d009      	beq.n	8005306 <HAL_I2C_EV_IRQHandler+0x266>
 80052f2:	69fb      	ldr	r3, [r7, #28]
 80052f4:	089b      	lsrs	r3, r3, #2
 80052f6:	f003 0301 	and.w	r3, r3, #1
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d103      	bne.n	8005306 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f000 feda 	bl	80060b8 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005304:	e039      	b.n	800537a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005306:	69fb      	ldr	r3, [r7, #28]
 8005308:	089b      	lsrs	r3, r3, #2
 800530a:	f003 0301 	and.w	r3, r3, #1
 800530e:	2b00      	cmp	r3, #0
 8005310:	d033      	beq.n	800537a <HAL_I2C_EV_IRQHandler+0x2da>
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	0a5b      	lsrs	r3, r3, #9
 8005316:	f003 0301 	and.w	r3, r3, #1
 800531a:	2b00      	cmp	r3, #0
 800531c:	d02d      	beq.n	800537a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f000 ff07 	bl	8006132 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005324:	e029      	b.n	800537a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	099b      	lsrs	r3, r3, #6
 800532a:	f003 0301 	and.w	r3, r3, #1
 800532e:	2b00      	cmp	r3, #0
 8005330:	d00f      	beq.n	8005352 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	0a9b      	lsrs	r3, r3, #10
 8005336:	f003 0301 	and.w	r3, r3, #1
 800533a:	2b00      	cmp	r3, #0
 800533c:	d009      	beq.n	8005352 <HAL_I2C_EV_IRQHandler+0x2b2>
 800533e:	69fb      	ldr	r3, [r7, #28]
 8005340:	089b      	lsrs	r3, r3, #2
 8005342:	f003 0301 	and.w	r3, r3, #1
 8005346:	2b00      	cmp	r3, #0
 8005348:	d103      	bne.n	8005352 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f000 ff12 	bl	8006174 <I2C_SlaveReceive_RXNE>
 8005350:	e014      	b.n	800537c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005352:	69fb      	ldr	r3, [r7, #28]
 8005354:	089b      	lsrs	r3, r3, #2
 8005356:	f003 0301 	and.w	r3, r3, #1
 800535a:	2b00      	cmp	r3, #0
 800535c:	d00e      	beq.n	800537c <HAL_I2C_EV_IRQHandler+0x2dc>
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	0a5b      	lsrs	r3, r3, #9
 8005362:	f003 0301 	and.w	r3, r3, #1
 8005366:	2b00      	cmp	r3, #0
 8005368:	d008      	beq.n	800537c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f000 ff40 	bl	80061f0 <I2C_SlaveReceive_BTF>
 8005370:	e004      	b.n	800537c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8005372:	bf00      	nop
 8005374:	e002      	b.n	800537c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005376:	bf00      	nop
 8005378:	e000      	b.n	800537c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800537a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800537c:	3720      	adds	r7, #32
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}

08005382 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005382:	b580      	push	{r7, lr}
 8005384:	b08a      	sub	sp, #40	; 0x28
 8005386:	af00      	add	r7, sp, #0
 8005388:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	695b      	ldr	r3, [r3, #20]
 8005390:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800539a:	2300      	movs	r3, #0
 800539c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053a4:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80053a6:	6a3b      	ldr	r3, [r7, #32]
 80053a8:	0a1b      	lsrs	r3, r3, #8
 80053aa:	f003 0301 	and.w	r3, r3, #1
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d00e      	beq.n	80053d0 <HAL_I2C_ER_IRQHandler+0x4e>
 80053b2:	69fb      	ldr	r3, [r7, #28]
 80053b4:	0a1b      	lsrs	r3, r3, #8
 80053b6:	f003 0301 	and.w	r3, r3, #1
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d008      	beq.n	80053d0 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80053be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c0:	f043 0301 	orr.w	r3, r3, #1
 80053c4:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80053ce:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80053d0:	6a3b      	ldr	r3, [r7, #32]
 80053d2:	0a5b      	lsrs	r3, r3, #9
 80053d4:	f003 0301 	and.w	r3, r3, #1
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d00e      	beq.n	80053fa <HAL_I2C_ER_IRQHandler+0x78>
 80053dc:	69fb      	ldr	r3, [r7, #28]
 80053de:	0a1b      	lsrs	r3, r3, #8
 80053e0:	f003 0301 	and.w	r3, r3, #1
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d008      	beq.n	80053fa <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80053e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ea:	f043 0302 	orr.w	r3, r3, #2
 80053ee:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f46f 7200 	mvn.w	r2, #512	; 0x200
 80053f8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80053fa:	6a3b      	ldr	r3, [r7, #32]
 80053fc:	0a9b      	lsrs	r3, r3, #10
 80053fe:	f003 0301 	and.w	r3, r3, #1
 8005402:	2b00      	cmp	r3, #0
 8005404:	d03f      	beq.n	8005486 <HAL_I2C_ER_IRQHandler+0x104>
 8005406:	69fb      	ldr	r3, [r7, #28]
 8005408:	0a1b      	lsrs	r3, r3, #8
 800540a:	f003 0301 	and.w	r3, r3, #1
 800540e:	2b00      	cmp	r3, #0
 8005410:	d039      	beq.n	8005486 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8005412:	7efb      	ldrb	r3, [r7, #27]
 8005414:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800541a:	b29b      	uxth	r3, r3
 800541c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005424:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800542a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800542c:	7ebb      	ldrb	r3, [r7, #26]
 800542e:	2b20      	cmp	r3, #32
 8005430:	d112      	bne.n	8005458 <HAL_I2C_ER_IRQHandler+0xd6>
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d10f      	bne.n	8005458 <HAL_I2C_ER_IRQHandler+0xd6>
 8005438:	7cfb      	ldrb	r3, [r7, #19]
 800543a:	2b21      	cmp	r3, #33	; 0x21
 800543c:	d008      	beq.n	8005450 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800543e:	7cfb      	ldrb	r3, [r7, #19]
 8005440:	2b29      	cmp	r3, #41	; 0x29
 8005442:	d005      	beq.n	8005450 <HAL_I2C_ER_IRQHandler+0xce>
 8005444:	7cfb      	ldrb	r3, [r7, #19]
 8005446:	2b28      	cmp	r3, #40	; 0x28
 8005448:	d106      	bne.n	8005458 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2b21      	cmp	r3, #33	; 0x21
 800544e:	d103      	bne.n	8005458 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	f001 f869 	bl	8006528 <I2C_Slave_AF>
 8005456:	e016      	b.n	8005486 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005460:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8005462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005464:	f043 0304 	orr.w	r3, r3, #4
 8005468:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800546a:	7efb      	ldrb	r3, [r7, #27]
 800546c:	2b10      	cmp	r3, #16
 800546e:	d002      	beq.n	8005476 <HAL_I2C_ER_IRQHandler+0xf4>
 8005470:	7efb      	ldrb	r3, [r7, #27]
 8005472:	2b40      	cmp	r3, #64	; 0x40
 8005474:	d107      	bne.n	8005486 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	681a      	ldr	r2, [r3, #0]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005484:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005486:	6a3b      	ldr	r3, [r7, #32]
 8005488:	0adb      	lsrs	r3, r3, #11
 800548a:	f003 0301 	and.w	r3, r3, #1
 800548e:	2b00      	cmp	r3, #0
 8005490:	d00e      	beq.n	80054b0 <HAL_I2C_ER_IRQHandler+0x12e>
 8005492:	69fb      	ldr	r3, [r7, #28]
 8005494:	0a1b      	lsrs	r3, r3, #8
 8005496:	f003 0301 	and.w	r3, r3, #1
 800549a:	2b00      	cmp	r3, #0
 800549c:	d008      	beq.n	80054b0 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800549e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a0:	f043 0308 	orr.w	r3, r3, #8
 80054a4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80054ae:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80054b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d008      	beq.n	80054c8 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054bc:	431a      	orrs	r2, r3
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f001 f8a0 	bl	8006608 <I2C_ITError>
  }
}
 80054c8:	bf00      	nop
 80054ca:	3728      	adds	r7, #40	; 0x28
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}

080054d0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b083      	sub	sp, #12
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80054d8:	bf00      	nop
 80054da:	370c      	adds	r7, #12
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr

080054e4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b083      	sub	sp, #12
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80054ec:	bf00      	nop
 80054ee:	370c      	adds	r7, #12
 80054f0:	46bd      	mov	sp, r7
 80054f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f6:	4770      	bx	lr

080054f8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b083      	sub	sp, #12
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005500:	bf00      	nop
 8005502:	370c      	adds	r7, #12
 8005504:	46bd      	mov	sp, r7
 8005506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550a:	4770      	bx	lr

0800550c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800550c:	b480      	push	{r7}
 800550e:	b083      	sub	sp, #12
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005514:	bf00      	nop
 8005516:	370c      	adds	r7, #12
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr

08005520 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005520:	b480      	push	{r7}
 8005522:	b083      	sub	sp, #12
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
 8005528:	460b      	mov	r3, r1
 800552a:	70fb      	strb	r3, [r7, #3]
 800552c:	4613      	mov	r3, r2
 800552e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005530:	bf00      	nop
 8005532:	370c      	adds	r7, #12
 8005534:	46bd      	mov	sp, r7
 8005536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553a:	4770      	bx	lr

0800553c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800553c:	b480      	push	{r7}
 800553e:	b083      	sub	sp, #12
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005544:	bf00      	nop
 8005546:	370c      	adds	r7, #12
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr

08005550 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005550:	b480      	push	{r7}
 8005552:	b083      	sub	sp, #12
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005558:	bf00      	nop
 800555a:	370c      	adds	r7, #12
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr

08005564 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005564:	b480      	push	{r7}
 8005566:	b083      	sub	sp, #12
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800556c:	bf00      	nop
 800556e:	370c      	adds	r7, #12
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005578:	b480      	push	{r7}
 800557a:	b083      	sub	sp, #12
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005580:	bf00      	nop
 8005582:	370c      	adds	r7, #12
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr

0800558c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800558c:	b480      	push	{r7}
 800558e:	b083      	sub	sp, #12
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005594:	bf00      	nop
 8005596:	370c      	adds	r7, #12
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr

080055a0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b084      	sub	sp, #16
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055ae:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055b6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055bc:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d150      	bne.n	8005668 <I2C_MasterTransmit_TXE+0xc8>
 80055c6:	7bfb      	ldrb	r3, [r7, #15]
 80055c8:	2b21      	cmp	r3, #33	; 0x21
 80055ca:	d14d      	bne.n	8005668 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	2b08      	cmp	r3, #8
 80055d0:	d01d      	beq.n	800560e <I2C_MasterTransmit_TXE+0x6e>
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	2b20      	cmp	r3, #32
 80055d6:	d01a      	beq.n	800560e <I2C_MasterTransmit_TXE+0x6e>
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80055de:	d016      	beq.n	800560e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	685a      	ldr	r2, [r3, #4]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80055ee:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2211      	movs	r2, #17
 80055f4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2200      	movs	r2, #0
 80055fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2220      	movs	r2, #32
 8005602:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f7ff ff62 	bl	80054d0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800560c:	e060      	b.n	80056d0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	685a      	ldr	r2, [r3, #4]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800561c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	681a      	ldr	r2, [r3, #0]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800562c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2220      	movs	r2, #32
 8005638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005642:	b2db      	uxtb	r3, r3
 8005644:	2b40      	cmp	r3, #64	; 0x40
 8005646:	d107      	bne.n	8005658 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2200      	movs	r2, #0
 800564c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f7ff ff7d 	bl	8005550 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005656:	e03b      	b.n	80056d0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f7ff ff35 	bl	80054d0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005666:	e033      	b.n	80056d0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005668:	7bfb      	ldrb	r3, [r7, #15]
 800566a:	2b21      	cmp	r3, #33	; 0x21
 800566c:	d005      	beq.n	800567a <I2C_MasterTransmit_TXE+0xda>
 800566e:	7bbb      	ldrb	r3, [r7, #14]
 8005670:	2b40      	cmp	r3, #64	; 0x40
 8005672:	d12d      	bne.n	80056d0 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005674:	7bfb      	ldrb	r3, [r7, #15]
 8005676:	2b22      	cmp	r3, #34	; 0x22
 8005678:	d12a      	bne.n	80056d0 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800567e:	b29b      	uxth	r3, r3
 8005680:	2b00      	cmp	r3, #0
 8005682:	d108      	bne.n	8005696 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	685a      	ldr	r2, [r3, #4]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005692:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005694:	e01c      	b.n	80056d0 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800569c:	b2db      	uxtb	r3, r3
 800569e:	2b40      	cmp	r3, #64	; 0x40
 80056a0:	d103      	bne.n	80056aa <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 f88e 	bl	80057c4 <I2C_MemoryTransmit_TXE_BTF>
}
 80056a8:	e012      	b.n	80056d0 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ae:	781a      	ldrb	r2, [r3, #0]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ba:	1c5a      	adds	r2, r3, #1
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056c4:	b29b      	uxth	r3, r3
 80056c6:	3b01      	subs	r3, #1
 80056c8:	b29a      	uxth	r2, r3
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80056ce:	e7ff      	b.n	80056d0 <I2C_MasterTransmit_TXE+0x130>
 80056d0:	bf00      	nop
 80056d2:	3710      	adds	r7, #16
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}

080056d8 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b084      	sub	sp, #16
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056e4:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056ec:	b2db      	uxtb	r3, r3
 80056ee:	2b21      	cmp	r3, #33	; 0x21
 80056f0:	d164      	bne.n	80057bc <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056f6:	b29b      	uxth	r3, r3
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d012      	beq.n	8005722 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005700:	781a      	ldrb	r2, [r3, #0]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800570c:	1c5a      	adds	r2, r3, #1
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005716:	b29b      	uxth	r3, r3
 8005718:	3b01      	subs	r3, #1
 800571a:	b29a      	uxth	r2, r3
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005720:	e04c      	b.n	80057bc <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2b08      	cmp	r3, #8
 8005726:	d01d      	beq.n	8005764 <I2C_MasterTransmit_BTF+0x8c>
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2b20      	cmp	r3, #32
 800572c:	d01a      	beq.n	8005764 <I2C_MasterTransmit_BTF+0x8c>
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005734:	d016      	beq.n	8005764 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	685a      	ldr	r2, [r3, #4]
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005744:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2211      	movs	r2, #17
 800574a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2200      	movs	r2, #0
 8005750:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2220      	movs	r2, #32
 8005758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f7ff feb7 	bl	80054d0 <HAL_I2C_MasterTxCpltCallback>
}
 8005762:	e02b      	b.n	80057bc <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	685a      	ldr	r2, [r3, #4]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005772:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005782:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2200      	movs	r2, #0
 8005788:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2220      	movs	r2, #32
 800578e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005798:	b2db      	uxtb	r3, r3
 800579a:	2b40      	cmp	r3, #64	; 0x40
 800579c:	d107      	bne.n	80057ae <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f7ff fed2 	bl	8005550 <HAL_I2C_MemTxCpltCallback>
}
 80057ac:	e006      	b.n	80057bc <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f7ff fe8a 	bl	80054d0 <HAL_I2C_MasterTxCpltCallback>
}
 80057bc:	bf00      	nop
 80057be:	3710      	adds	r7, #16
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}

080057c4 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b084      	sub	sp, #16
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057d2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d11d      	bne.n	8005818 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d10b      	bne.n	80057fc <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057e8:	b2da      	uxtb	r2, r3
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057f4:	1c9a      	adds	r2, r3, #2
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80057fa:	e073      	b.n	80058e4 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005800:	b29b      	uxth	r3, r3
 8005802:	121b      	asrs	r3, r3, #8
 8005804:	b2da      	uxtb	r2, r3
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005810:	1c5a      	adds	r2, r3, #1
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005816:	e065      	b.n	80058e4 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800581c:	2b01      	cmp	r3, #1
 800581e:	d10b      	bne.n	8005838 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005824:	b2da      	uxtb	r2, r3
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005830:	1c5a      	adds	r2, r3, #1
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005836:	e055      	b.n	80058e4 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800583c:	2b02      	cmp	r3, #2
 800583e:	d151      	bne.n	80058e4 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005840:	7bfb      	ldrb	r3, [r7, #15]
 8005842:	2b22      	cmp	r3, #34	; 0x22
 8005844:	d10d      	bne.n	8005862 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005854:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800585a:	1c5a      	adds	r2, r3, #1
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005860:	e040      	b.n	80058e4 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005866:	b29b      	uxth	r3, r3
 8005868:	2b00      	cmp	r3, #0
 800586a:	d015      	beq.n	8005898 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800586c:	7bfb      	ldrb	r3, [r7, #15]
 800586e:	2b21      	cmp	r3, #33	; 0x21
 8005870:	d112      	bne.n	8005898 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005876:	781a      	ldrb	r2, [r3, #0]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005882:	1c5a      	adds	r2, r3, #1
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800588c:	b29b      	uxth	r3, r3
 800588e:	3b01      	subs	r3, #1
 8005890:	b29a      	uxth	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005896:	e025      	b.n	80058e4 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800589c:	b29b      	uxth	r3, r3
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d120      	bne.n	80058e4 <I2C_MemoryTransmit_TXE_BTF+0x120>
 80058a2:	7bfb      	ldrb	r3, [r7, #15]
 80058a4:	2b21      	cmp	r3, #33	; 0x21
 80058a6:	d11d      	bne.n	80058e4 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	685a      	ldr	r2, [r3, #4]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80058b6:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058c6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2200      	movs	r2, #0
 80058cc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2220      	movs	r2, #32
 80058d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f7ff fe36 	bl	8005550 <HAL_I2C_MemTxCpltCallback>
}
 80058e4:	bf00      	nop
 80058e6:	3710      	adds	r7, #16
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}

080058ec <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058fa:	b2db      	uxtb	r3, r3
 80058fc:	2b22      	cmp	r3, #34	; 0x22
 80058fe:	f040 80ac 	bne.w	8005a5a <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005906:	b29b      	uxth	r3, r3
 8005908:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2b03      	cmp	r3, #3
 800590e:	d921      	bls.n	8005954 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	691a      	ldr	r2, [r3, #16]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800591a:	b2d2      	uxtb	r2, r2
 800591c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005922:	1c5a      	adds	r2, r3, #1
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800592c:	b29b      	uxth	r3, r3
 800592e:	3b01      	subs	r3, #1
 8005930:	b29a      	uxth	r2, r3
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800593a:	b29b      	uxth	r3, r3
 800593c:	2b03      	cmp	r3, #3
 800593e:	f040 808c 	bne.w	8005a5a <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	685a      	ldr	r2, [r3, #4]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005950:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005952:	e082      	b.n	8005a5a <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005958:	2b02      	cmp	r3, #2
 800595a:	d075      	beq.n	8005a48 <I2C_MasterReceive_RXNE+0x15c>
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2b01      	cmp	r3, #1
 8005960:	d002      	beq.n	8005968 <I2C_MasterReceive_RXNE+0x7c>
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d16f      	bne.n	8005a48 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	f001 fafd 	bl	8006f68 <I2C_WaitOnSTOPRequestThroughIT>
 800596e:	4603      	mov	r3, r0
 8005970:	2b00      	cmp	r3, #0
 8005972:	d142      	bne.n	80059fa <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	681a      	ldr	r2, [r3, #0]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005982:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	685a      	ldr	r2, [r3, #4]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005992:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	691a      	ldr	r2, [r3, #16]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800599e:	b2d2      	uxtb	r2, r2
 80059a0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059a6:	1c5a      	adds	r2, r3, #1
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	3b01      	subs	r3, #1
 80059b4:	b29a      	uxth	r2, r3
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2220      	movs	r2, #32
 80059be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80059c8:	b2db      	uxtb	r3, r3
 80059ca:	2b40      	cmp	r3, #64	; 0x40
 80059cc:	d10a      	bne.n	80059e4 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2200      	movs	r2, #0
 80059da:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f7ff fdc1 	bl	8005564 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80059e2:	e03a      	b.n	8005a5a <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2212      	movs	r2, #18
 80059f0:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f7ff fd76 	bl	80054e4 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80059f8:	e02f      	b.n	8005a5a <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	685a      	ldr	r2, [r3, #4]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005a08:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	691a      	ldr	r2, [r3, #16]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a14:	b2d2      	uxtb	r2, r2
 8005a16:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a1c:	1c5a      	adds	r2, r3, #1
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	3b01      	subs	r3, #1
 8005a2a:	b29a      	uxth	r2, r3
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2220      	movs	r2, #32
 8005a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f7ff fd99 	bl	8005578 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005a46:	e008      	b.n	8005a5a <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	685a      	ldr	r2, [r3, #4]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a56:	605a      	str	r2, [r3, #4]
}
 8005a58:	e7ff      	b.n	8005a5a <I2C_MasterReceive_RXNE+0x16e>
 8005a5a:	bf00      	nop
 8005a5c:	3710      	adds	r7, #16
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}

08005a62 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005a62:	b580      	push	{r7, lr}
 8005a64:	b084      	sub	sp, #16
 8005a66:	af00      	add	r7, sp, #0
 8005a68:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a6e:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	2b04      	cmp	r3, #4
 8005a78:	d11b      	bne.n	8005ab2 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	685a      	ldr	r2, [r3, #4]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a88:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	691a      	ldr	r2, [r3, #16]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a94:	b2d2      	uxtb	r2, r2
 8005a96:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a9c:	1c5a      	adds	r2, r3, #1
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005aa6:	b29b      	uxth	r3, r3
 8005aa8:	3b01      	subs	r3, #1
 8005aaa:	b29a      	uxth	r2, r3
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005ab0:	e0bd      	b.n	8005c2e <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	2b03      	cmp	r3, #3
 8005aba:	d129      	bne.n	8005b10 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	685a      	ldr	r2, [r3, #4]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005aca:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2b04      	cmp	r3, #4
 8005ad0:	d00a      	beq.n	8005ae8 <I2C_MasterReceive_BTF+0x86>
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2b02      	cmp	r3, #2
 8005ad6:	d007      	beq.n	8005ae8 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ae6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	691a      	ldr	r2, [r3, #16]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af2:	b2d2      	uxtb	r2, r2
 8005af4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005afa:	1c5a      	adds	r2, r3, #1
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b04:	b29b      	uxth	r3, r3
 8005b06:	3b01      	subs	r3, #1
 8005b08:	b29a      	uxth	r2, r3
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005b0e:	e08e      	b.n	8005c2e <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b14:	b29b      	uxth	r3, r3
 8005b16:	2b02      	cmp	r3, #2
 8005b18:	d176      	bne.n	8005c08 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d002      	beq.n	8005b26 <I2C_MasterReceive_BTF+0xc4>
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2b10      	cmp	r3, #16
 8005b24:	d108      	bne.n	8005b38 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b34:	601a      	str	r2, [r3, #0]
 8005b36:	e019      	b.n	8005b6c <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2b04      	cmp	r3, #4
 8005b3c:	d002      	beq.n	8005b44 <I2C_MasterReceive_BTF+0xe2>
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2b02      	cmp	r3, #2
 8005b42:	d108      	bne.n	8005b56 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005b52:	601a      	str	r2, [r3, #0]
 8005b54:	e00a      	b.n	8005b6c <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2b10      	cmp	r3, #16
 8005b5a:	d007      	beq.n	8005b6c <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b6a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	691a      	ldr	r2, [r3, #16]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b76:	b2d2      	uxtb	r2, r2
 8005b78:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b7e:	1c5a      	adds	r2, r3, #1
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b88:	b29b      	uxth	r3, r3
 8005b8a:	3b01      	subs	r3, #1
 8005b8c:	b29a      	uxth	r2, r3
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	691a      	ldr	r2, [r3, #16]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9c:	b2d2      	uxtb	r2, r2
 8005b9e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ba4:	1c5a      	adds	r2, r3, #1
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	3b01      	subs	r3, #1
 8005bb2:	b29a      	uxth	r2, r3
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	685a      	ldr	r2, [r3, #4]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005bc6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2220      	movs	r2, #32
 8005bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005bd6:	b2db      	uxtb	r3, r3
 8005bd8:	2b40      	cmp	r3, #64	; 0x40
 8005bda:	d10a      	bne.n	8005bf2 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2200      	movs	r2, #0
 8005be8:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f7ff fcba 	bl	8005564 <HAL_I2C_MemRxCpltCallback>
}
 8005bf0:	e01d      	b.n	8005c2e <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2212      	movs	r2, #18
 8005bfe:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	f7ff fc6f 	bl	80054e4 <HAL_I2C_MasterRxCpltCallback>
}
 8005c06:	e012      	b.n	8005c2e <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	691a      	ldr	r2, [r3, #16]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c12:	b2d2      	uxtb	r2, r2
 8005c14:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c1a:	1c5a      	adds	r2, r3, #1
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	3b01      	subs	r3, #1
 8005c28:	b29a      	uxth	r2, r3
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005c2e:	bf00      	nop
 8005c30:	3710      	adds	r7, #16
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}

08005c36 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005c36:	b480      	push	{r7}
 8005c38:	b083      	sub	sp, #12
 8005c3a:	af00      	add	r7, sp, #0
 8005c3c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c44:	b2db      	uxtb	r3, r3
 8005c46:	2b40      	cmp	r3, #64	; 0x40
 8005c48:	d117      	bne.n	8005c7a <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d109      	bne.n	8005c66 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c56:	b2db      	uxtb	r3, r3
 8005c58:	461a      	mov	r2, r3
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005c62:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005c64:	e067      	b.n	8005d36 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c6a:	b2db      	uxtb	r3, r3
 8005c6c:	f043 0301 	orr.w	r3, r3, #1
 8005c70:	b2da      	uxtb	r2, r3
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	611a      	str	r2, [r3, #16]
}
 8005c78:	e05d      	b.n	8005d36 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	691b      	ldr	r3, [r3, #16]
 8005c7e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005c82:	d133      	bne.n	8005cec <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c8a:	b2db      	uxtb	r3, r3
 8005c8c:	2b21      	cmp	r3, #33	; 0x21
 8005c8e:	d109      	bne.n	8005ca4 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c94:	b2db      	uxtb	r3, r3
 8005c96:	461a      	mov	r2, r3
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005ca0:	611a      	str	r2, [r3, #16]
 8005ca2:	e008      	b.n	8005cb6 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ca8:	b2db      	uxtb	r3, r3
 8005caa:	f043 0301 	orr.w	r3, r3, #1
 8005cae:	b2da      	uxtb	r2, r3
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d004      	beq.n	8005cc8 <I2C_Master_SB+0x92>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d108      	bne.n	8005cda <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d032      	beq.n	8005d36 <I2C_Master_SB+0x100>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d02d      	beq.n	8005d36 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	685a      	ldr	r2, [r3, #4]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ce8:	605a      	str	r2, [r3, #4]
}
 8005cea:	e024      	b.n	8005d36 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d10e      	bne.n	8005d12 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	11db      	asrs	r3, r3, #7
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	f003 0306 	and.w	r3, r3, #6
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	f063 030f 	orn	r3, r3, #15
 8005d08:	b2da      	uxtb	r2, r3
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	611a      	str	r2, [r3, #16]
}
 8005d10:	e011      	b.n	8005d36 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d10d      	bne.n	8005d36 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	11db      	asrs	r3, r3, #7
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	f003 0306 	and.w	r3, r3, #6
 8005d28:	b2db      	uxtb	r3, r3
 8005d2a:	f063 030e 	orn	r3, r3, #14
 8005d2e:	b2da      	uxtb	r2, r3
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	611a      	str	r2, [r3, #16]
}
 8005d36:	bf00      	nop
 8005d38:	370c      	adds	r7, #12
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d40:	4770      	bx	lr

08005d42 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005d42:	b480      	push	{r7}
 8005d44:	b083      	sub	sp, #12
 8005d46:	af00      	add	r7, sp, #0
 8005d48:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d4e:	b2da      	uxtb	r2, r3
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d004      	beq.n	8005d68 <I2C_Master_ADD10+0x26>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d108      	bne.n	8005d7a <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d00c      	beq.n	8005d8a <I2C_Master_ADD10+0x48>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d007      	beq.n	8005d8a <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	685a      	ldr	r2, [r3, #4]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005d88:	605a      	str	r2, [r3, #4]
  }
}
 8005d8a:	bf00      	nop
 8005d8c:	370c      	adds	r7, #12
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d94:	4770      	bx	lr

08005d96 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005d96:	b480      	push	{r7}
 8005d98:	b091      	sub	sp, #68	; 0x44
 8005d9a:	af00      	add	r7, sp, #0
 8005d9c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005da4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dac:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005db2:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dba:	b2db      	uxtb	r3, r3
 8005dbc:	2b22      	cmp	r3, #34	; 0x22
 8005dbe:	f040 8169 	bne.w	8006094 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d10f      	bne.n	8005dea <I2C_Master_ADDR+0x54>
 8005dca:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005dce:	2b40      	cmp	r3, #64	; 0x40
 8005dd0:	d10b      	bne.n	8005dea <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	633b      	str	r3, [r7, #48]	; 0x30
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	695b      	ldr	r3, [r3, #20]
 8005ddc:	633b      	str	r3, [r7, #48]	; 0x30
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	699b      	ldr	r3, [r3, #24]
 8005de4:	633b      	str	r3, [r7, #48]	; 0x30
 8005de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005de8:	e160      	b.n	80060ac <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d11d      	bne.n	8005e2e <I2C_Master_ADDR+0x98>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	691b      	ldr	r3, [r3, #16]
 8005df6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005dfa:	d118      	bne.n	8005e2e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	695b      	ldr	r3, [r3, #20]
 8005e06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	699b      	ldr	r3, [r3, #24]
 8005e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005e10:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	681a      	ldr	r2, [r3, #0]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e20:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e26:	1c5a      	adds	r2, r3, #1
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	651a      	str	r2, [r3, #80]	; 0x50
 8005e2c:	e13e      	b.n	80060ac <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d113      	bne.n	8005e60 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e38:	2300      	movs	r3, #0
 8005e3a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	695b      	ldr	r3, [r3, #20]
 8005e42:	62bb      	str	r3, [r7, #40]	; 0x28
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	699b      	ldr	r3, [r3, #24]
 8005e4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	681a      	ldr	r2, [r3, #0]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e5c:	601a      	str	r2, [r3, #0]
 8005e5e:	e115      	b.n	800608c <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e64:	b29b      	uxth	r3, r3
 8005e66:	2b01      	cmp	r3, #1
 8005e68:	f040 808a 	bne.w	8005f80 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005e6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e6e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005e72:	d137      	bne.n	8005ee4 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e82:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e92:	d113      	bne.n	8005ebc <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ea2:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	627b      	str	r3, [r7, #36]	; 0x24
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	695b      	ldr	r3, [r3, #20]
 8005eae:	627b      	str	r3, [r7, #36]	; 0x24
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	699b      	ldr	r3, [r3, #24]
 8005eb6:	627b      	str	r3, [r7, #36]	; 0x24
 8005eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eba:	e0e7      	b.n	800608c <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	623b      	str	r3, [r7, #32]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	695b      	ldr	r3, [r3, #20]
 8005ec6:	623b      	str	r3, [r7, #32]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	699b      	ldr	r3, [r3, #24]
 8005ece:	623b      	str	r3, [r7, #32]
 8005ed0:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ee0:	601a      	str	r2, [r3, #0]
 8005ee2:	e0d3      	b.n	800608c <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005ee4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ee6:	2b08      	cmp	r3, #8
 8005ee8:	d02e      	beq.n	8005f48 <I2C_Master_ADDR+0x1b2>
 8005eea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eec:	2b20      	cmp	r3, #32
 8005eee:	d02b      	beq.n	8005f48 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005ef0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ef2:	2b12      	cmp	r3, #18
 8005ef4:	d102      	bne.n	8005efc <I2C_Master_ADDR+0x166>
 8005ef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d125      	bne.n	8005f48 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005efc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005efe:	2b04      	cmp	r3, #4
 8005f00:	d00e      	beq.n	8005f20 <I2C_Master_ADDR+0x18a>
 8005f02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f04:	2b02      	cmp	r3, #2
 8005f06:	d00b      	beq.n	8005f20 <I2C_Master_ADDR+0x18a>
 8005f08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f0a:	2b10      	cmp	r3, #16
 8005f0c:	d008      	beq.n	8005f20 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f1c:	601a      	str	r2, [r3, #0]
 8005f1e:	e007      	b.n	8005f30 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005f2e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f30:	2300      	movs	r3, #0
 8005f32:	61fb      	str	r3, [r7, #28]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	695b      	ldr	r3, [r3, #20]
 8005f3a:	61fb      	str	r3, [r7, #28]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	699b      	ldr	r3, [r3, #24]
 8005f42:	61fb      	str	r3, [r7, #28]
 8005f44:	69fb      	ldr	r3, [r7, #28]
 8005f46:	e0a1      	b.n	800608c <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	681a      	ldr	r2, [r3, #0]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f56:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f58:	2300      	movs	r3, #0
 8005f5a:	61bb      	str	r3, [r7, #24]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	695b      	ldr	r3, [r3, #20]
 8005f62:	61bb      	str	r3, [r7, #24]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	699b      	ldr	r3, [r3, #24]
 8005f6a:	61bb      	str	r3, [r7, #24]
 8005f6c:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f7c:	601a      	str	r2, [r3, #0]
 8005f7e:	e085      	b.n	800608c <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f84:	b29b      	uxth	r3, r3
 8005f86:	2b02      	cmp	r3, #2
 8005f88:	d14d      	bne.n	8006026 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005f8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f8c:	2b04      	cmp	r3, #4
 8005f8e:	d016      	beq.n	8005fbe <I2C_Master_ADDR+0x228>
 8005f90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f92:	2b02      	cmp	r3, #2
 8005f94:	d013      	beq.n	8005fbe <I2C_Master_ADDR+0x228>
 8005f96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f98:	2b10      	cmp	r3, #16
 8005f9a:	d010      	beq.n	8005fbe <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	681a      	ldr	r2, [r3, #0]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005faa:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	681a      	ldr	r2, [r3, #0]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005fba:	601a      	str	r2, [r3, #0]
 8005fbc:	e007      	b.n	8005fce <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005fcc:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fd8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fdc:	d117      	bne.n	800600e <I2C_Master_ADDR+0x278>
 8005fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fe0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005fe4:	d00b      	beq.n	8005ffe <I2C_Master_ADDR+0x268>
 8005fe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	d008      	beq.n	8005ffe <I2C_Master_ADDR+0x268>
 8005fec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fee:	2b08      	cmp	r3, #8
 8005ff0:	d005      	beq.n	8005ffe <I2C_Master_ADDR+0x268>
 8005ff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ff4:	2b10      	cmp	r3, #16
 8005ff6:	d002      	beq.n	8005ffe <I2C_Master_ADDR+0x268>
 8005ff8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ffa:	2b20      	cmp	r3, #32
 8005ffc:	d107      	bne.n	800600e <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	685a      	ldr	r2, [r3, #4]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800600c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800600e:	2300      	movs	r3, #0
 8006010:	617b      	str	r3, [r7, #20]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	695b      	ldr	r3, [r3, #20]
 8006018:	617b      	str	r3, [r7, #20]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	699b      	ldr	r3, [r3, #24]
 8006020:	617b      	str	r3, [r7, #20]
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	e032      	b.n	800608c <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006034:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006040:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006044:	d117      	bne.n	8006076 <I2C_Master_ADDR+0x2e0>
 8006046:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006048:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800604c:	d00b      	beq.n	8006066 <I2C_Master_ADDR+0x2d0>
 800604e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006050:	2b01      	cmp	r3, #1
 8006052:	d008      	beq.n	8006066 <I2C_Master_ADDR+0x2d0>
 8006054:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006056:	2b08      	cmp	r3, #8
 8006058:	d005      	beq.n	8006066 <I2C_Master_ADDR+0x2d0>
 800605a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800605c:	2b10      	cmp	r3, #16
 800605e:	d002      	beq.n	8006066 <I2C_Master_ADDR+0x2d0>
 8006060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006062:	2b20      	cmp	r3, #32
 8006064:	d107      	bne.n	8006076 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	685a      	ldr	r2, [r3, #4]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006074:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006076:	2300      	movs	r3, #0
 8006078:	613b      	str	r3, [r7, #16]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	695b      	ldr	r3, [r3, #20]
 8006080:	613b      	str	r3, [r7, #16]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	699b      	ldr	r3, [r3, #24]
 8006088:	613b      	str	r3, [r7, #16]
 800608a:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2200      	movs	r2, #0
 8006090:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006092:	e00b      	b.n	80060ac <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006094:	2300      	movs	r3, #0
 8006096:	60fb      	str	r3, [r7, #12]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	695b      	ldr	r3, [r3, #20]
 800609e:	60fb      	str	r3, [r7, #12]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	699b      	ldr	r3, [r3, #24]
 80060a6:	60fb      	str	r3, [r7, #12]
 80060a8:	68fb      	ldr	r3, [r7, #12]
}
 80060aa:	e7ff      	b.n	80060ac <I2C_Master_ADDR+0x316>
 80060ac:	bf00      	nop
 80060ae:	3744      	adds	r7, #68	; 0x44
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr

080060b8 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b084      	sub	sp, #16
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060c6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060cc:	b29b      	uxth	r3, r3
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d02b      	beq.n	800612a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d6:	781a      	ldrb	r2, [r3, #0]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e2:	1c5a      	adds	r2, r3, #1
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060ec:	b29b      	uxth	r3, r3
 80060ee:	3b01      	subs	r3, #1
 80060f0:	b29a      	uxth	r2, r3
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060fa:	b29b      	uxth	r3, r3
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d114      	bne.n	800612a <I2C_SlaveTransmit_TXE+0x72>
 8006100:	7bfb      	ldrb	r3, [r7, #15]
 8006102:	2b29      	cmp	r3, #41	; 0x29
 8006104:	d111      	bne.n	800612a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	685a      	ldr	r2, [r3, #4]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006114:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2221      	movs	r2, #33	; 0x21
 800611a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2228      	movs	r2, #40	; 0x28
 8006120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	f7ff f9e7 	bl	80054f8 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800612a:	bf00      	nop
 800612c:	3710      	adds	r7, #16
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}

08006132 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006132:	b480      	push	{r7}
 8006134:	b083      	sub	sp, #12
 8006136:	af00      	add	r7, sp, #0
 8006138:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800613e:	b29b      	uxth	r3, r3
 8006140:	2b00      	cmp	r3, #0
 8006142:	d011      	beq.n	8006168 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006148:	781a      	ldrb	r2, [r3, #0]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006154:	1c5a      	adds	r2, r3, #1
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800615e:	b29b      	uxth	r3, r3
 8006160:	3b01      	subs	r3, #1
 8006162:	b29a      	uxth	r2, r3
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006168:	bf00      	nop
 800616a:	370c      	adds	r7, #12
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr

08006174 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b084      	sub	sp, #16
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006182:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006188:	b29b      	uxth	r3, r3
 800618a:	2b00      	cmp	r3, #0
 800618c:	d02c      	beq.n	80061e8 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	691a      	ldr	r2, [r3, #16]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006198:	b2d2      	uxtb	r2, r2
 800619a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a0:	1c5a      	adds	r2, r3, #1
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061aa:	b29b      	uxth	r3, r3
 80061ac:	3b01      	subs	r3, #1
 80061ae:	b29a      	uxth	r2, r3
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061b8:	b29b      	uxth	r3, r3
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d114      	bne.n	80061e8 <I2C_SlaveReceive_RXNE+0x74>
 80061be:	7bfb      	ldrb	r3, [r7, #15]
 80061c0:	2b2a      	cmp	r3, #42	; 0x2a
 80061c2:	d111      	bne.n	80061e8 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	685a      	ldr	r2, [r3, #4]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061d2:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2222      	movs	r2, #34	; 0x22
 80061d8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2228      	movs	r2, #40	; 0x28
 80061de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f7ff f992 	bl	800550c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80061e8:	bf00      	nop
 80061ea:	3710      	adds	r7, #16
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}

080061f0 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b083      	sub	sp, #12
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061fc:	b29b      	uxth	r3, r3
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d012      	beq.n	8006228 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	691a      	ldr	r2, [r3, #16]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800620c:	b2d2      	uxtb	r2, r2
 800620e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006214:	1c5a      	adds	r2, r3, #1
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800621e:	b29b      	uxth	r3, r3
 8006220:	3b01      	subs	r3, #1
 8006222:	b29a      	uxth	r2, r3
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006228:	bf00      	nop
 800622a:	370c      	adds	r7, #12
 800622c:	46bd      	mov	sp, r7
 800622e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006232:	4770      	bx	lr

08006234 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b084      	sub	sp, #16
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
 800623c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800623e:	2300      	movs	r3, #0
 8006240:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006248:	b2db      	uxtb	r3, r3
 800624a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800624e:	2b28      	cmp	r3, #40	; 0x28
 8006250:	d127      	bne.n	80062a2 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	685a      	ldr	r2, [r3, #4]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006260:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	089b      	lsrs	r3, r3, #2
 8006266:	f003 0301 	and.w	r3, r3, #1
 800626a:	2b00      	cmp	r3, #0
 800626c:	d101      	bne.n	8006272 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800626e:	2301      	movs	r3, #1
 8006270:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	09db      	lsrs	r3, r3, #7
 8006276:	f003 0301 	and.w	r3, r3, #1
 800627a:	2b00      	cmp	r3, #0
 800627c:	d103      	bne.n	8006286 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	68db      	ldr	r3, [r3, #12]
 8006282:	81bb      	strh	r3, [r7, #12]
 8006284:	e002      	b.n	800628c <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	699b      	ldr	r3, [r3, #24]
 800628a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2200      	movs	r2, #0
 8006290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006294:	89ba      	ldrh	r2, [r7, #12]
 8006296:	7bfb      	ldrb	r3, [r7, #15]
 8006298:	4619      	mov	r1, r3
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f7ff f940 	bl	8005520 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80062a0:	e00e      	b.n	80062c0 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062a2:	2300      	movs	r3, #0
 80062a4:	60bb      	str	r3, [r7, #8]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	695b      	ldr	r3, [r3, #20]
 80062ac:	60bb      	str	r3, [r7, #8]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	699b      	ldr	r3, [r3, #24]
 80062b4:	60bb      	str	r3, [r7, #8]
 80062b6:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2200      	movs	r2, #0
 80062bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80062c0:	bf00      	nop
 80062c2:	3710      	adds	r7, #16
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}

080062c8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b084      	sub	sp, #16
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062d6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	685a      	ldr	r2, [r3, #4]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80062e6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80062e8:	2300      	movs	r3, #0
 80062ea:	60bb      	str	r3, [r7, #8]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	695b      	ldr	r3, [r3, #20]
 80062f2:	60bb      	str	r3, [r7, #8]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	681a      	ldr	r2, [r3, #0]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f042 0201 	orr.w	r2, r2, #1
 8006302:	601a      	str	r2, [r3, #0]
 8006304:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	681a      	ldr	r2, [r3, #0]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006314:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006320:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006324:	d172      	bne.n	800640c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006326:	7bfb      	ldrb	r3, [r7, #15]
 8006328:	2b22      	cmp	r3, #34	; 0x22
 800632a:	d002      	beq.n	8006332 <I2C_Slave_STOPF+0x6a>
 800632c:	7bfb      	ldrb	r3, [r7, #15]
 800632e:	2b2a      	cmp	r3, #42	; 0x2a
 8006330:	d135      	bne.n	800639e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	b29a      	uxth	r2, r3
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006344:	b29b      	uxth	r3, r3
 8006346:	2b00      	cmp	r3, #0
 8006348:	d005      	beq.n	8006356 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800634e:	f043 0204 	orr.w	r2, r3, #4
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	685a      	ldr	r2, [r3, #4]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006364:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800636a:	4618      	mov	r0, r3
 800636c:	f7fd ff76 	bl	800425c <HAL_DMA_GetState>
 8006370:	4603      	mov	r3, r0
 8006372:	2b01      	cmp	r3, #1
 8006374:	d049      	beq.n	800640a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800637a:	4a69      	ldr	r2, [pc, #420]	; (8006520 <I2C_Slave_STOPF+0x258>)
 800637c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006382:	4618      	mov	r0, r3
 8006384:	f7fd fdbe 	bl	8003f04 <HAL_DMA_Abort_IT>
 8006388:	4603      	mov	r3, r0
 800638a:	2b00      	cmp	r3, #0
 800638c:	d03d      	beq.n	800640a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006392:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006394:	687a      	ldr	r2, [r7, #4]
 8006396:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006398:	4610      	mov	r0, r2
 800639a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800639c:	e035      	b.n	800640a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	b29a      	uxth	r2, r3
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063b0:	b29b      	uxth	r3, r3
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d005      	beq.n	80063c2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ba:	f043 0204 	orr.w	r2, r3, #4
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	685a      	ldr	r2, [r3, #4]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80063d0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063d6:	4618      	mov	r0, r3
 80063d8:	f7fd ff40 	bl	800425c <HAL_DMA_GetState>
 80063dc:	4603      	mov	r3, r0
 80063de:	2b01      	cmp	r3, #1
 80063e0:	d014      	beq.n	800640c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063e6:	4a4e      	ldr	r2, [pc, #312]	; (8006520 <I2C_Slave_STOPF+0x258>)
 80063e8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063ee:	4618      	mov	r0, r3
 80063f0:	f7fd fd88 	bl	8003f04 <HAL_DMA_Abort_IT>
 80063f4:	4603      	mov	r3, r0
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d008      	beq.n	800640c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006400:	687a      	ldr	r2, [r7, #4]
 8006402:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006404:	4610      	mov	r0, r2
 8006406:	4798      	blx	r3
 8006408:	e000      	b.n	800640c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800640a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006410:	b29b      	uxth	r3, r3
 8006412:	2b00      	cmp	r3, #0
 8006414:	d03e      	beq.n	8006494 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	695b      	ldr	r3, [r3, #20]
 800641c:	f003 0304 	and.w	r3, r3, #4
 8006420:	2b04      	cmp	r3, #4
 8006422:	d112      	bne.n	800644a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	691a      	ldr	r2, [r3, #16]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800642e:	b2d2      	uxtb	r2, r2
 8006430:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006436:	1c5a      	adds	r2, r3, #1
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006440:	b29b      	uxth	r3, r3
 8006442:	3b01      	subs	r3, #1
 8006444:	b29a      	uxth	r2, r3
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	695b      	ldr	r3, [r3, #20]
 8006450:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006454:	2b40      	cmp	r3, #64	; 0x40
 8006456:	d112      	bne.n	800647e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	691a      	ldr	r2, [r3, #16]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006462:	b2d2      	uxtb	r2, r2
 8006464:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800646a:	1c5a      	adds	r2, r3, #1
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006474:	b29b      	uxth	r3, r3
 8006476:	3b01      	subs	r3, #1
 8006478:	b29a      	uxth	r2, r3
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006482:	b29b      	uxth	r3, r3
 8006484:	2b00      	cmp	r3, #0
 8006486:	d005      	beq.n	8006494 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800648c:	f043 0204 	orr.w	r2, r3, #4
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006498:	2b00      	cmp	r3, #0
 800649a:	d003      	beq.n	80064a4 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	f000 f8b3 	bl	8006608 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80064a2:	e039      	b.n	8006518 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80064a4:	7bfb      	ldrb	r3, [r7, #15]
 80064a6:	2b2a      	cmp	r3, #42	; 0x2a
 80064a8:	d109      	bne.n	80064be <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2200      	movs	r2, #0
 80064ae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2228      	movs	r2, #40	; 0x28
 80064b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80064b8:	6878      	ldr	r0, [r7, #4]
 80064ba:	f7ff f827 	bl	800550c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064c4:	b2db      	uxtb	r3, r3
 80064c6:	2b28      	cmp	r3, #40	; 0x28
 80064c8:	d111      	bne.n	80064ee <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	4a15      	ldr	r2, [pc, #84]	; (8006524 <I2C_Slave_STOPF+0x25c>)
 80064ce:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2200      	movs	r2, #0
 80064d4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2220      	movs	r2, #32
 80064da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f7ff f828 	bl	800553c <HAL_I2C_ListenCpltCallback>
}
 80064ec:	e014      	b.n	8006518 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064f2:	2b22      	cmp	r3, #34	; 0x22
 80064f4:	d002      	beq.n	80064fc <I2C_Slave_STOPF+0x234>
 80064f6:	7bfb      	ldrb	r3, [r7, #15]
 80064f8:	2b22      	cmp	r3, #34	; 0x22
 80064fa:	d10d      	bne.n	8006518 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2200      	movs	r2, #0
 8006500:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2220      	movs	r2, #32
 8006506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2200      	movs	r2, #0
 800650e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f7fe fffa 	bl	800550c <HAL_I2C_SlaveRxCpltCallback>
}
 8006518:	bf00      	nop
 800651a:	3710      	adds	r7, #16
 800651c:	46bd      	mov	sp, r7
 800651e:	bd80      	pop	{r7, pc}
 8006520:	08006b69 	.word	0x08006b69
 8006524:	ffff0000 	.word	0xffff0000

08006528 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b084      	sub	sp, #16
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006536:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800653c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	2b08      	cmp	r3, #8
 8006542:	d002      	beq.n	800654a <I2C_Slave_AF+0x22>
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	2b20      	cmp	r3, #32
 8006548:	d129      	bne.n	800659e <I2C_Slave_AF+0x76>
 800654a:	7bfb      	ldrb	r3, [r7, #15]
 800654c:	2b28      	cmp	r3, #40	; 0x28
 800654e:	d126      	bne.n	800659e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	4a2c      	ldr	r2, [pc, #176]	; (8006604 <I2C_Slave_AF+0xdc>)
 8006554:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	685a      	ldr	r2, [r3, #4]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006564:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800656e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	681a      	ldr	r2, [r3, #0]
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800657e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2200      	movs	r2, #0
 8006584:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2220      	movs	r2, #32
 800658a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2200      	movs	r2, #0
 8006592:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f7fe ffd0 	bl	800553c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800659c:	e02e      	b.n	80065fc <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800659e:	7bfb      	ldrb	r3, [r7, #15]
 80065a0:	2b21      	cmp	r3, #33	; 0x21
 80065a2:	d126      	bne.n	80065f2 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	4a17      	ldr	r2, [pc, #92]	; (8006604 <I2C_Slave_AF+0xdc>)
 80065a8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2221      	movs	r2, #33	; 0x21
 80065ae:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2220      	movs	r2, #32
 80065b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2200      	movs	r2, #0
 80065bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	685a      	ldr	r2, [r3, #4]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80065ce:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80065d8:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065e8:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f7fe ff84 	bl	80054f8 <HAL_I2C_SlaveTxCpltCallback>
}
 80065f0:	e004      	b.n	80065fc <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80065fa:	615a      	str	r2, [r3, #20]
}
 80065fc:	bf00      	nop
 80065fe:	3710      	adds	r7, #16
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}
 8006604:	ffff0000 	.word	0xffff0000

08006608 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006616:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800661e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006620:	7bbb      	ldrb	r3, [r7, #14]
 8006622:	2b10      	cmp	r3, #16
 8006624:	d002      	beq.n	800662c <I2C_ITError+0x24>
 8006626:	7bbb      	ldrb	r3, [r7, #14]
 8006628:	2b40      	cmp	r3, #64	; 0x40
 800662a:	d10a      	bne.n	8006642 <I2C_ITError+0x3a>
 800662c:	7bfb      	ldrb	r3, [r7, #15]
 800662e:	2b22      	cmp	r3, #34	; 0x22
 8006630:	d107      	bne.n	8006642 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006640:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006642:	7bfb      	ldrb	r3, [r7, #15]
 8006644:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006648:	2b28      	cmp	r3, #40	; 0x28
 800664a:	d107      	bne.n	800665c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2200      	movs	r2, #0
 8006650:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2228      	movs	r2, #40	; 0x28
 8006656:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800665a:	e015      	b.n	8006688 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006666:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800666a:	d00a      	beq.n	8006682 <I2C_ITError+0x7a>
 800666c:	7bfb      	ldrb	r3, [r7, #15]
 800666e:	2b60      	cmp	r3, #96	; 0x60
 8006670:	d007      	beq.n	8006682 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2220      	movs	r2, #32
 8006676:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2200      	movs	r2, #0
 800667e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2200      	movs	r2, #0
 8006686:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006692:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006696:	d162      	bne.n	800675e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	685a      	ldr	r2, [r3, #4]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80066a6:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80066b0:	b2db      	uxtb	r3, r3
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	d020      	beq.n	80066f8 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066ba:	4a6a      	ldr	r2, [pc, #424]	; (8006864 <I2C_ITError+0x25c>)
 80066bc:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066c2:	4618      	mov	r0, r3
 80066c4:	f7fd fc1e 	bl	8003f04 <HAL_DMA_Abort_IT>
 80066c8:	4603      	mov	r3, r0
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	f000 8089 	beq.w	80067e2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	681a      	ldr	r2, [r3, #0]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f022 0201 	bic.w	r2, r2, #1
 80066de:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2220      	movs	r2, #32
 80066e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066ee:	687a      	ldr	r2, [r7, #4]
 80066f0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80066f2:	4610      	mov	r0, r2
 80066f4:	4798      	blx	r3
 80066f6:	e074      	b.n	80067e2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066fc:	4a59      	ldr	r2, [pc, #356]	; (8006864 <I2C_ITError+0x25c>)
 80066fe:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006704:	4618      	mov	r0, r3
 8006706:	f7fd fbfd 	bl	8003f04 <HAL_DMA_Abort_IT>
 800670a:	4603      	mov	r3, r0
 800670c:	2b00      	cmp	r3, #0
 800670e:	d068      	beq.n	80067e2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	695b      	ldr	r3, [r3, #20]
 8006716:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800671a:	2b40      	cmp	r3, #64	; 0x40
 800671c:	d10b      	bne.n	8006736 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	691a      	ldr	r2, [r3, #16]
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006728:	b2d2      	uxtb	r2, r2
 800672a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006730:	1c5a      	adds	r2, r3, #1
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f022 0201 	bic.w	r2, r2, #1
 8006744:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2220      	movs	r2, #32
 800674a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006752:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006754:	687a      	ldr	r2, [r7, #4]
 8006756:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006758:	4610      	mov	r0, r2
 800675a:	4798      	blx	r3
 800675c:	e041      	b.n	80067e2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006764:	b2db      	uxtb	r3, r3
 8006766:	2b60      	cmp	r3, #96	; 0x60
 8006768:	d125      	bne.n	80067b6 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2220      	movs	r2, #32
 800676e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2200      	movs	r2, #0
 8006776:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	695b      	ldr	r3, [r3, #20]
 800677e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006782:	2b40      	cmp	r3, #64	; 0x40
 8006784:	d10b      	bne.n	800679e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	691a      	ldr	r2, [r3, #16]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006790:	b2d2      	uxtb	r2, r2
 8006792:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006798:	1c5a      	adds	r2, r3, #1
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f022 0201 	bic.w	r2, r2, #1
 80067ac:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f7fe feec 	bl	800558c <HAL_I2C_AbortCpltCallback>
 80067b4:	e015      	b.n	80067e2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	695b      	ldr	r3, [r3, #20]
 80067bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067c0:	2b40      	cmp	r3, #64	; 0x40
 80067c2:	d10b      	bne.n	80067dc <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	691a      	ldr	r2, [r3, #16]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ce:	b2d2      	uxtb	r2, r2
 80067d0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067d6:	1c5a      	adds	r2, r3, #1
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80067dc:	6878      	ldr	r0, [r7, #4]
 80067de:	f7fe fecb 	bl	8005578 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067e6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	f003 0301 	and.w	r3, r3, #1
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d10e      	bne.n	8006810 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d109      	bne.n	8006810 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006802:	2b00      	cmp	r3, #0
 8006804:	d104      	bne.n	8006810 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800680c:	2b00      	cmp	r3, #0
 800680e:	d007      	beq.n	8006820 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	685a      	ldr	r2, [r3, #4]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800681e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006826:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800682c:	f003 0304 	and.w	r3, r3, #4
 8006830:	2b04      	cmp	r3, #4
 8006832:	d113      	bne.n	800685c <I2C_ITError+0x254>
 8006834:	7bfb      	ldrb	r3, [r7, #15]
 8006836:	2b28      	cmp	r3, #40	; 0x28
 8006838:	d110      	bne.n	800685c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4a0a      	ldr	r2, [pc, #40]	; (8006868 <I2C_ITError+0x260>)
 800683e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2200      	movs	r2, #0
 8006844:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2220      	movs	r2, #32
 800684a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2200      	movs	r2, #0
 8006852:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f7fe fe70 	bl	800553c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800685c:	bf00      	nop
 800685e:	3710      	adds	r7, #16
 8006860:	46bd      	mov	sp, r7
 8006862:	bd80      	pop	{r7, pc}
 8006864:	08006b69 	.word	0x08006b69
 8006868:	ffff0000 	.word	0xffff0000

0800686c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b088      	sub	sp, #32
 8006870:	af02      	add	r7, sp, #8
 8006872:	60f8      	str	r0, [r7, #12]
 8006874:	4608      	mov	r0, r1
 8006876:	4611      	mov	r1, r2
 8006878:	461a      	mov	r2, r3
 800687a:	4603      	mov	r3, r0
 800687c:	817b      	strh	r3, [r7, #10]
 800687e:	460b      	mov	r3, r1
 8006880:	813b      	strh	r3, [r7, #8]
 8006882:	4613      	mov	r3, r2
 8006884:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	681a      	ldr	r2, [r3, #0]
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006894:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006898:	9300      	str	r3, [sp, #0]
 800689a:	6a3b      	ldr	r3, [r7, #32]
 800689c:	2200      	movs	r2, #0
 800689e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80068a2:	68f8      	ldr	r0, [r7, #12]
 80068a4:	f000 fa08 	bl	8006cb8 <I2C_WaitOnFlagUntilTimeout>
 80068a8:	4603      	mov	r3, r0
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d00d      	beq.n	80068ca <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068bc:	d103      	bne.n	80068c6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80068c4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80068c6:	2303      	movs	r3, #3
 80068c8:	e05f      	b.n	800698a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80068ca:	897b      	ldrh	r3, [r7, #10]
 80068cc:	b2db      	uxtb	r3, r3
 80068ce:	461a      	mov	r2, r3
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80068d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80068da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068dc:	6a3a      	ldr	r2, [r7, #32]
 80068de:	492d      	ldr	r1, [pc, #180]	; (8006994 <I2C_RequestMemoryWrite+0x128>)
 80068e0:	68f8      	ldr	r0, [r7, #12]
 80068e2:	f000 fa40 	bl	8006d66 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80068e6:	4603      	mov	r3, r0
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d001      	beq.n	80068f0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80068ec:	2301      	movs	r3, #1
 80068ee:	e04c      	b.n	800698a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068f0:	2300      	movs	r3, #0
 80068f2:	617b      	str	r3, [r7, #20]
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	695b      	ldr	r3, [r3, #20]
 80068fa:	617b      	str	r3, [r7, #20]
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	699b      	ldr	r3, [r3, #24]
 8006902:	617b      	str	r3, [r7, #20]
 8006904:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006906:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006908:	6a39      	ldr	r1, [r7, #32]
 800690a:	68f8      	ldr	r0, [r7, #12]
 800690c:	f000 faaa 	bl	8006e64 <I2C_WaitOnTXEFlagUntilTimeout>
 8006910:	4603      	mov	r3, r0
 8006912:	2b00      	cmp	r3, #0
 8006914:	d00d      	beq.n	8006932 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800691a:	2b04      	cmp	r3, #4
 800691c:	d107      	bne.n	800692e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800692c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	e02b      	b.n	800698a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006932:	88fb      	ldrh	r3, [r7, #6]
 8006934:	2b01      	cmp	r3, #1
 8006936:	d105      	bne.n	8006944 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006938:	893b      	ldrh	r3, [r7, #8]
 800693a:	b2da      	uxtb	r2, r3
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	611a      	str	r2, [r3, #16]
 8006942:	e021      	b.n	8006988 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006944:	893b      	ldrh	r3, [r7, #8]
 8006946:	0a1b      	lsrs	r3, r3, #8
 8006948:	b29b      	uxth	r3, r3
 800694a:	b2da      	uxtb	r2, r3
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006952:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006954:	6a39      	ldr	r1, [r7, #32]
 8006956:	68f8      	ldr	r0, [r7, #12]
 8006958:	f000 fa84 	bl	8006e64 <I2C_WaitOnTXEFlagUntilTimeout>
 800695c:	4603      	mov	r3, r0
 800695e:	2b00      	cmp	r3, #0
 8006960:	d00d      	beq.n	800697e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006966:	2b04      	cmp	r3, #4
 8006968:	d107      	bne.n	800697a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	681a      	ldr	r2, [r3, #0]
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006978:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800697a:	2301      	movs	r3, #1
 800697c:	e005      	b.n	800698a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800697e:	893b      	ldrh	r3, [r7, #8]
 8006980:	b2da      	uxtb	r2, r3
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006988:	2300      	movs	r3, #0
}
 800698a:	4618      	mov	r0, r3
 800698c:	3718      	adds	r7, #24
 800698e:	46bd      	mov	sp, r7
 8006990:	bd80      	pop	{r7, pc}
 8006992:	bf00      	nop
 8006994:	00010002 	.word	0x00010002

08006998 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b088      	sub	sp, #32
 800699c:	af02      	add	r7, sp, #8
 800699e:	60f8      	str	r0, [r7, #12]
 80069a0:	4608      	mov	r0, r1
 80069a2:	4611      	mov	r1, r2
 80069a4:	461a      	mov	r2, r3
 80069a6:	4603      	mov	r3, r0
 80069a8:	817b      	strh	r3, [r7, #10]
 80069aa:	460b      	mov	r3, r1
 80069ac:	813b      	strh	r3, [r7, #8]
 80069ae:	4613      	mov	r3, r2
 80069b0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	681a      	ldr	r2, [r3, #0]
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80069c0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	681a      	ldr	r2, [r3, #0]
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80069d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80069d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069d4:	9300      	str	r3, [sp, #0]
 80069d6:	6a3b      	ldr	r3, [r7, #32]
 80069d8:	2200      	movs	r2, #0
 80069da:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80069de:	68f8      	ldr	r0, [r7, #12]
 80069e0:	f000 f96a 	bl	8006cb8 <I2C_WaitOnFlagUntilTimeout>
 80069e4:	4603      	mov	r3, r0
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d00d      	beq.n	8006a06 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069f8:	d103      	bne.n	8006a02 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006a00:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006a02:	2303      	movs	r3, #3
 8006a04:	e0aa      	b.n	8006b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006a06:	897b      	ldrh	r3, [r7, #10]
 8006a08:	b2db      	uxtb	r3, r3
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006a14:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a18:	6a3a      	ldr	r2, [r7, #32]
 8006a1a:	4952      	ldr	r1, [pc, #328]	; (8006b64 <I2C_RequestMemoryRead+0x1cc>)
 8006a1c:	68f8      	ldr	r0, [r7, #12]
 8006a1e:	f000 f9a2 	bl	8006d66 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006a22:	4603      	mov	r3, r0
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d001      	beq.n	8006a2c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006a28:	2301      	movs	r3, #1
 8006a2a:	e097      	b.n	8006b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	617b      	str	r3, [r7, #20]
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	695b      	ldr	r3, [r3, #20]
 8006a36:	617b      	str	r3, [r7, #20]
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	699b      	ldr	r3, [r3, #24]
 8006a3e:	617b      	str	r3, [r7, #20]
 8006a40:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a44:	6a39      	ldr	r1, [r7, #32]
 8006a46:	68f8      	ldr	r0, [r7, #12]
 8006a48:	f000 fa0c 	bl	8006e64 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d00d      	beq.n	8006a6e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a56:	2b04      	cmp	r3, #4
 8006a58:	d107      	bne.n	8006a6a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	681a      	ldr	r2, [r3, #0]
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a68:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	e076      	b.n	8006b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006a6e:	88fb      	ldrh	r3, [r7, #6]
 8006a70:	2b01      	cmp	r3, #1
 8006a72:	d105      	bne.n	8006a80 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006a74:	893b      	ldrh	r3, [r7, #8]
 8006a76:	b2da      	uxtb	r2, r3
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	611a      	str	r2, [r3, #16]
 8006a7e:	e021      	b.n	8006ac4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006a80:	893b      	ldrh	r3, [r7, #8]
 8006a82:	0a1b      	lsrs	r3, r3, #8
 8006a84:	b29b      	uxth	r3, r3
 8006a86:	b2da      	uxtb	r2, r3
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a90:	6a39      	ldr	r1, [r7, #32]
 8006a92:	68f8      	ldr	r0, [r7, #12]
 8006a94:	f000 f9e6 	bl	8006e64 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d00d      	beq.n	8006aba <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aa2:	2b04      	cmp	r3, #4
 8006aa4:	d107      	bne.n	8006ab6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	681a      	ldr	r2, [r3, #0]
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ab4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	e050      	b.n	8006b5c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006aba:	893b      	ldrh	r3, [r7, #8]
 8006abc:	b2da      	uxtb	r2, r3
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ac4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ac6:	6a39      	ldr	r1, [r7, #32]
 8006ac8:	68f8      	ldr	r0, [r7, #12]
 8006aca:	f000 f9cb 	bl	8006e64 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d00d      	beq.n	8006af0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ad8:	2b04      	cmp	r3, #4
 8006ada:	d107      	bne.n	8006aec <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	681a      	ldr	r2, [r3, #0]
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006aea:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	e035      	b.n	8006b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	681a      	ldr	r2, [r3, #0]
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006afe:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b02:	9300      	str	r3, [sp, #0]
 8006b04:	6a3b      	ldr	r3, [r7, #32]
 8006b06:	2200      	movs	r2, #0
 8006b08:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006b0c:	68f8      	ldr	r0, [r7, #12]
 8006b0e:	f000 f8d3 	bl	8006cb8 <I2C_WaitOnFlagUntilTimeout>
 8006b12:	4603      	mov	r3, r0
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d00d      	beq.n	8006b34 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b26:	d103      	bne.n	8006b30 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b2e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006b30:	2303      	movs	r3, #3
 8006b32:	e013      	b.n	8006b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006b34:	897b      	ldrh	r3, [r7, #10]
 8006b36:	b2db      	uxtb	r3, r3
 8006b38:	f043 0301 	orr.w	r3, r3, #1
 8006b3c:	b2da      	uxtb	r2, r3
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b46:	6a3a      	ldr	r2, [r7, #32]
 8006b48:	4906      	ldr	r1, [pc, #24]	; (8006b64 <I2C_RequestMemoryRead+0x1cc>)
 8006b4a:	68f8      	ldr	r0, [r7, #12]
 8006b4c:	f000 f90b 	bl	8006d66 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006b50:	4603      	mov	r3, r0
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d001      	beq.n	8006b5a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	e000      	b.n	8006b5c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006b5a:	2300      	movs	r3, #0
}
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	3718      	adds	r7, #24
 8006b60:	46bd      	mov	sp, r7
 8006b62:	bd80      	pop	{r7, pc}
 8006b64:	00010002 	.word	0x00010002

08006b68 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b086      	sub	sp, #24
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006b70:	2300      	movs	r3, #0
 8006b72:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b78:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b80:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006b82:	4b4b      	ldr	r3, [pc, #300]	; (8006cb0 <I2C_DMAAbort+0x148>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	08db      	lsrs	r3, r3, #3
 8006b88:	4a4a      	ldr	r2, [pc, #296]	; (8006cb4 <I2C_DMAAbort+0x14c>)
 8006b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8006b8e:	0a1a      	lsrs	r2, r3, #8
 8006b90:	4613      	mov	r3, r2
 8006b92:	009b      	lsls	r3, r3, #2
 8006b94:	4413      	add	r3, r2
 8006b96:	00da      	lsls	r2, r3, #3
 8006b98:	1ad3      	subs	r3, r2, r3
 8006b9a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d106      	bne.n	8006bb0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006ba2:	697b      	ldr	r3, [r7, #20]
 8006ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ba6:	f043 0220 	orr.w	r2, r3, #32
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8006bae:	e00a      	b.n	8006bc6 <I2C_DMAAbort+0x5e>
    }
    count--;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	3b01      	subs	r3, #1
 8006bb4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006bc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bc4:	d0ea      	beq.n	8006b9c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d003      	beq.n	8006bd6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006bd6:	697b      	ldr	r3, [r7, #20]
 8006bd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d003      	beq.n	8006be6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006bde:	697b      	ldr	r3, [r7, #20]
 8006be0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006be2:	2200      	movs	r2, #0
 8006be4:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006be6:	697b      	ldr	r3, [r7, #20]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	697b      	ldr	r3, [r7, #20]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006bf4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d003      	beq.n	8006c0c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c08:	2200      	movs	r2, #0
 8006c0a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d003      	beq.n	8006c1c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006c14:	697b      	ldr	r3, [r7, #20]
 8006c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c18:	2200      	movs	r2, #0
 8006c1a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f022 0201 	bic.w	r2, r2, #1
 8006c2a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c32:	b2db      	uxtb	r3, r3
 8006c34:	2b60      	cmp	r3, #96	; 0x60
 8006c36:	d10e      	bne.n	8006c56 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	2220      	movs	r2, #32
 8006c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	2200      	movs	r2, #0
 8006c44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006c4e:	6978      	ldr	r0, [r7, #20]
 8006c50:	f7fe fc9c 	bl	800558c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006c54:	e027      	b.n	8006ca6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006c56:	7cfb      	ldrb	r3, [r7, #19]
 8006c58:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006c5c:	2b28      	cmp	r3, #40	; 0x28
 8006c5e:	d117      	bne.n	8006c90 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	681a      	ldr	r2, [r3, #0]
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f042 0201 	orr.w	r2, r2, #1
 8006c6e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	697b      	ldr	r3, [r7, #20]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006c7e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006c80:	697b      	ldr	r3, [r7, #20]
 8006c82:	2200      	movs	r2, #0
 8006c84:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	2228      	movs	r2, #40	; 0x28
 8006c8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006c8e:	e007      	b.n	8006ca0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006c90:	697b      	ldr	r3, [r7, #20]
 8006c92:	2220      	movs	r2, #32
 8006c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c98:	697b      	ldr	r3, [r7, #20]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006ca0:	6978      	ldr	r0, [r7, #20]
 8006ca2:	f7fe fc69 	bl	8005578 <HAL_I2C_ErrorCallback>
}
 8006ca6:	bf00      	nop
 8006ca8:	3718      	adds	r7, #24
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}
 8006cae:	bf00      	nop
 8006cb0:	2000000c 	.word	0x2000000c
 8006cb4:	14f8b589 	.word	0x14f8b589

08006cb8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b084      	sub	sp, #16
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	60f8      	str	r0, [r7, #12]
 8006cc0:	60b9      	str	r1, [r7, #8]
 8006cc2:	603b      	str	r3, [r7, #0]
 8006cc4:	4613      	mov	r3, r2
 8006cc6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006cc8:	e025      	b.n	8006d16 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cd0:	d021      	beq.n	8006d16 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cd2:	f7fc fe5f 	bl	8003994 <HAL_GetTick>
 8006cd6:	4602      	mov	r2, r0
 8006cd8:	69bb      	ldr	r3, [r7, #24]
 8006cda:	1ad3      	subs	r3, r2, r3
 8006cdc:	683a      	ldr	r2, [r7, #0]
 8006cde:	429a      	cmp	r2, r3
 8006ce0:	d302      	bcc.n	8006ce8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d116      	bne.n	8006d16 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	2200      	movs	r2, #0
 8006cec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2220      	movs	r2, #32
 8006cf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d02:	f043 0220 	orr.w	r2, r3, #32
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006d12:	2301      	movs	r3, #1
 8006d14:	e023      	b.n	8006d5e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	0c1b      	lsrs	r3, r3, #16
 8006d1a:	b2db      	uxtb	r3, r3
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d10d      	bne.n	8006d3c <I2C_WaitOnFlagUntilTimeout+0x84>
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	695b      	ldr	r3, [r3, #20]
 8006d26:	43da      	mvns	r2, r3
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	4013      	ands	r3, r2
 8006d2c:	b29b      	uxth	r3, r3
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	bf0c      	ite	eq
 8006d32:	2301      	moveq	r3, #1
 8006d34:	2300      	movne	r3, #0
 8006d36:	b2db      	uxtb	r3, r3
 8006d38:	461a      	mov	r2, r3
 8006d3a:	e00c      	b.n	8006d56 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	699b      	ldr	r3, [r3, #24]
 8006d42:	43da      	mvns	r2, r3
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	4013      	ands	r3, r2
 8006d48:	b29b      	uxth	r3, r3
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	bf0c      	ite	eq
 8006d4e:	2301      	moveq	r3, #1
 8006d50:	2300      	movne	r3, #0
 8006d52:	b2db      	uxtb	r3, r3
 8006d54:	461a      	mov	r2, r3
 8006d56:	79fb      	ldrb	r3, [r7, #7]
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	d0b6      	beq.n	8006cca <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006d5c:	2300      	movs	r3, #0
}
 8006d5e:	4618      	mov	r0, r3
 8006d60:	3710      	adds	r7, #16
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bd80      	pop	{r7, pc}

08006d66 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006d66:	b580      	push	{r7, lr}
 8006d68:	b084      	sub	sp, #16
 8006d6a:	af00      	add	r7, sp, #0
 8006d6c:	60f8      	str	r0, [r7, #12]
 8006d6e:	60b9      	str	r1, [r7, #8]
 8006d70:	607a      	str	r2, [r7, #4]
 8006d72:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006d74:	e051      	b.n	8006e1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	695b      	ldr	r3, [r3, #20]
 8006d7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d84:	d123      	bne.n	8006dce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681a      	ldr	r2, [r3, #0]
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d94:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006d9e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	2200      	movs	r2, #0
 8006da4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2220      	movs	r2, #32
 8006daa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2200      	movs	r2, #0
 8006db2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dba:	f043 0204 	orr.w	r2, r3, #4
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	e046      	b.n	8006e5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dd4:	d021      	beq.n	8006e1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006dd6:	f7fc fddd 	bl	8003994 <HAL_GetTick>
 8006dda:	4602      	mov	r2, r0
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	1ad3      	subs	r3, r2, r3
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	429a      	cmp	r2, r3
 8006de4:	d302      	bcc.n	8006dec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d116      	bne.n	8006e1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	2200      	movs	r2, #0
 8006df0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	2220      	movs	r2, #32
 8006df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e06:	f043 0220 	orr.w	r2, r3, #32
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	2200      	movs	r2, #0
 8006e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006e16:	2301      	movs	r3, #1
 8006e18:	e020      	b.n	8006e5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	0c1b      	lsrs	r3, r3, #16
 8006e1e:	b2db      	uxtb	r3, r3
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	d10c      	bne.n	8006e3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	695b      	ldr	r3, [r3, #20]
 8006e2a:	43da      	mvns	r2, r3
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	4013      	ands	r3, r2
 8006e30:	b29b      	uxth	r3, r3
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	bf14      	ite	ne
 8006e36:	2301      	movne	r3, #1
 8006e38:	2300      	moveq	r3, #0
 8006e3a:	b2db      	uxtb	r3, r3
 8006e3c:	e00b      	b.n	8006e56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	699b      	ldr	r3, [r3, #24]
 8006e44:	43da      	mvns	r2, r3
 8006e46:	68bb      	ldr	r3, [r7, #8]
 8006e48:	4013      	ands	r3, r2
 8006e4a:	b29b      	uxth	r3, r3
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	bf14      	ite	ne
 8006e50:	2301      	movne	r3, #1
 8006e52:	2300      	moveq	r3, #0
 8006e54:	b2db      	uxtb	r3, r3
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d18d      	bne.n	8006d76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006e5a:	2300      	movs	r3, #0
}
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	3710      	adds	r7, #16
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bd80      	pop	{r7, pc}

08006e64 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b084      	sub	sp, #16
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	60f8      	str	r0, [r7, #12]
 8006e6c:	60b9      	str	r1, [r7, #8]
 8006e6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006e70:	e02d      	b.n	8006ece <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006e72:	68f8      	ldr	r0, [r7, #12]
 8006e74:	f000 f900 	bl	8007078 <I2C_IsAcknowledgeFailed>
 8006e78:	4603      	mov	r3, r0
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d001      	beq.n	8006e82 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e02d      	b.n	8006ede <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e88:	d021      	beq.n	8006ece <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e8a:	f7fc fd83 	bl	8003994 <HAL_GetTick>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	1ad3      	subs	r3, r2, r3
 8006e94:	68ba      	ldr	r2, [r7, #8]
 8006e96:	429a      	cmp	r2, r3
 8006e98:	d302      	bcc.n	8006ea0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d116      	bne.n	8006ece <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2220      	movs	r2, #32
 8006eaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eba:	f043 0220 	orr.w	r2, r3, #32
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006eca:	2301      	movs	r3, #1
 8006ecc:	e007      	b.n	8006ede <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	695b      	ldr	r3, [r3, #20]
 8006ed4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ed8:	2b80      	cmp	r3, #128	; 0x80
 8006eda:	d1ca      	bne.n	8006e72 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006edc:	2300      	movs	r3, #0
}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	3710      	adds	r7, #16
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}

08006ee6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006ee6:	b580      	push	{r7, lr}
 8006ee8:	b084      	sub	sp, #16
 8006eea:	af00      	add	r7, sp, #0
 8006eec:	60f8      	str	r0, [r7, #12]
 8006eee:	60b9      	str	r1, [r7, #8]
 8006ef0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006ef2:	e02d      	b.n	8006f50 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006ef4:	68f8      	ldr	r0, [r7, #12]
 8006ef6:	f000 f8bf 	bl	8007078 <I2C_IsAcknowledgeFailed>
 8006efa:	4603      	mov	r3, r0
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d001      	beq.n	8006f04 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006f00:	2301      	movs	r3, #1
 8006f02:	e02d      	b.n	8006f60 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f0a:	d021      	beq.n	8006f50 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f0c:	f7fc fd42 	bl	8003994 <HAL_GetTick>
 8006f10:	4602      	mov	r2, r0
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	1ad3      	subs	r3, r2, r3
 8006f16:	68ba      	ldr	r2, [r7, #8]
 8006f18:	429a      	cmp	r2, r3
 8006f1a:	d302      	bcc.n	8006f22 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d116      	bne.n	8006f50 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	2200      	movs	r2, #0
 8006f26:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2220      	movs	r2, #32
 8006f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2200      	movs	r2, #0
 8006f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f3c:	f043 0220 	orr.w	r2, r3, #32
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	2200      	movs	r2, #0
 8006f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	e007      	b.n	8006f60 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	695b      	ldr	r3, [r3, #20]
 8006f56:	f003 0304 	and.w	r3, r3, #4
 8006f5a:	2b04      	cmp	r3, #4
 8006f5c:	d1ca      	bne.n	8006ef4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006f5e:	2300      	movs	r3, #0
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	3710      	adds	r7, #16
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bd80      	pop	{r7, pc}

08006f68 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b085      	sub	sp, #20
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006f70:	2300      	movs	r3, #0
 8006f72:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006f74:	4b13      	ldr	r3, [pc, #76]	; (8006fc4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	08db      	lsrs	r3, r3, #3
 8006f7a:	4a13      	ldr	r2, [pc, #76]	; (8006fc8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006f7c:	fba2 2303 	umull	r2, r3, r2, r3
 8006f80:	0a1a      	lsrs	r2, r3, #8
 8006f82:	4613      	mov	r3, r2
 8006f84:	009b      	lsls	r3, r3, #2
 8006f86:	4413      	add	r3, r2
 8006f88:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	3b01      	subs	r3, #1
 8006f8e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d107      	bne.n	8006fa6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f9a:	f043 0220 	orr.w	r2, r3, #32
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	e008      	b.n	8006fb8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006fb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006fb4:	d0e9      	beq.n	8006f8a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006fb6:	2300      	movs	r3, #0
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	3714      	adds	r7, #20
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr
 8006fc4:	2000000c 	.word	0x2000000c
 8006fc8:	14f8b589 	.word	0x14f8b589

08006fcc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b084      	sub	sp, #16
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	60f8      	str	r0, [r7, #12]
 8006fd4:	60b9      	str	r1, [r7, #8]
 8006fd6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006fd8:	e042      	b.n	8007060 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	695b      	ldr	r3, [r3, #20]
 8006fe0:	f003 0310 	and.w	r3, r3, #16
 8006fe4:	2b10      	cmp	r3, #16
 8006fe6:	d119      	bne.n	800701c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f06f 0210 	mvn.w	r2, #16
 8006ff0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2220      	movs	r2, #32
 8006ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2200      	movs	r2, #0
 8007004:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	2200      	movs	r2, #0
 8007014:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007018:	2301      	movs	r3, #1
 800701a:	e029      	b.n	8007070 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800701c:	f7fc fcba 	bl	8003994 <HAL_GetTick>
 8007020:	4602      	mov	r2, r0
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	1ad3      	subs	r3, r2, r3
 8007026:	68ba      	ldr	r2, [r7, #8]
 8007028:	429a      	cmp	r2, r3
 800702a:	d302      	bcc.n	8007032 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d116      	bne.n	8007060 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2200      	movs	r2, #0
 8007036:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	2220      	movs	r2, #32
 800703c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	2200      	movs	r2, #0
 8007044:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800704c:	f043 0220 	orr.w	r2, r3, #32
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	2200      	movs	r2, #0
 8007058:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800705c:	2301      	movs	r3, #1
 800705e:	e007      	b.n	8007070 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	695b      	ldr	r3, [r3, #20]
 8007066:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800706a:	2b40      	cmp	r3, #64	; 0x40
 800706c:	d1b5      	bne.n	8006fda <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800706e:	2300      	movs	r3, #0
}
 8007070:	4618      	mov	r0, r3
 8007072:	3710      	adds	r7, #16
 8007074:	46bd      	mov	sp, r7
 8007076:	bd80      	pop	{r7, pc}

08007078 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007078:	b480      	push	{r7}
 800707a:	b083      	sub	sp, #12
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	695b      	ldr	r3, [r3, #20]
 8007086:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800708a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800708e:	d11b      	bne.n	80070c8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007098:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2200      	movs	r2, #0
 800709e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2220      	movs	r2, #32
 80070a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2200      	movs	r2, #0
 80070ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070b4:	f043 0204 	orr.w	r2, r3, #4
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2200      	movs	r2, #0
 80070c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80070c4:	2301      	movs	r3, #1
 80070c6:	e000      	b.n	80070ca <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80070c8:	2300      	movs	r3, #0
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	370c      	adds	r7, #12
 80070ce:	46bd      	mov	sp, r7
 80070d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d4:	4770      	bx	lr

080070d6 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80070d6:	b480      	push	{r7}
 80070d8:	b083      	sub	sp, #12
 80070da:	af00      	add	r7, sp, #0
 80070dc:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070e2:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80070e6:	d103      	bne.n	80070f0 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2201      	movs	r2, #1
 80070ec:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80070ee:	e007      	b.n	8007100 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070f4:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80070f8:	d102      	bne.n	8007100 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2208      	movs	r2, #8
 80070fe:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8007100:	bf00      	nop
 8007102:	370c      	adds	r7, #12
 8007104:	46bd      	mov	sp, r7
 8007106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710a:	4770      	bx	lr

0800710c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b086      	sub	sp, #24
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d101      	bne.n	800711e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800711a:	2301      	movs	r3, #1
 800711c:	e267      	b.n	80075ee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f003 0301 	and.w	r3, r3, #1
 8007126:	2b00      	cmp	r3, #0
 8007128:	d075      	beq.n	8007216 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800712a:	4b88      	ldr	r3, [pc, #544]	; (800734c <HAL_RCC_OscConfig+0x240>)
 800712c:	689b      	ldr	r3, [r3, #8]
 800712e:	f003 030c 	and.w	r3, r3, #12
 8007132:	2b04      	cmp	r3, #4
 8007134:	d00c      	beq.n	8007150 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007136:	4b85      	ldr	r3, [pc, #532]	; (800734c <HAL_RCC_OscConfig+0x240>)
 8007138:	689b      	ldr	r3, [r3, #8]
 800713a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800713e:	2b08      	cmp	r3, #8
 8007140:	d112      	bne.n	8007168 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007142:	4b82      	ldr	r3, [pc, #520]	; (800734c <HAL_RCC_OscConfig+0x240>)
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800714a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800714e:	d10b      	bne.n	8007168 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007150:	4b7e      	ldr	r3, [pc, #504]	; (800734c <HAL_RCC_OscConfig+0x240>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007158:	2b00      	cmp	r3, #0
 800715a:	d05b      	beq.n	8007214 <HAL_RCC_OscConfig+0x108>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	685b      	ldr	r3, [r3, #4]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d157      	bne.n	8007214 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007164:	2301      	movs	r3, #1
 8007166:	e242      	b.n	80075ee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007170:	d106      	bne.n	8007180 <HAL_RCC_OscConfig+0x74>
 8007172:	4b76      	ldr	r3, [pc, #472]	; (800734c <HAL_RCC_OscConfig+0x240>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4a75      	ldr	r2, [pc, #468]	; (800734c <HAL_RCC_OscConfig+0x240>)
 8007178:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800717c:	6013      	str	r3, [r2, #0]
 800717e:	e01d      	b.n	80071bc <HAL_RCC_OscConfig+0xb0>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007188:	d10c      	bne.n	80071a4 <HAL_RCC_OscConfig+0x98>
 800718a:	4b70      	ldr	r3, [pc, #448]	; (800734c <HAL_RCC_OscConfig+0x240>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4a6f      	ldr	r2, [pc, #444]	; (800734c <HAL_RCC_OscConfig+0x240>)
 8007190:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007194:	6013      	str	r3, [r2, #0]
 8007196:	4b6d      	ldr	r3, [pc, #436]	; (800734c <HAL_RCC_OscConfig+0x240>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4a6c      	ldr	r2, [pc, #432]	; (800734c <HAL_RCC_OscConfig+0x240>)
 800719c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80071a0:	6013      	str	r3, [r2, #0]
 80071a2:	e00b      	b.n	80071bc <HAL_RCC_OscConfig+0xb0>
 80071a4:	4b69      	ldr	r3, [pc, #420]	; (800734c <HAL_RCC_OscConfig+0x240>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4a68      	ldr	r2, [pc, #416]	; (800734c <HAL_RCC_OscConfig+0x240>)
 80071aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80071ae:	6013      	str	r3, [r2, #0]
 80071b0:	4b66      	ldr	r3, [pc, #408]	; (800734c <HAL_RCC_OscConfig+0x240>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a65      	ldr	r2, [pc, #404]	; (800734c <HAL_RCC_OscConfig+0x240>)
 80071b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80071ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	685b      	ldr	r3, [r3, #4]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d013      	beq.n	80071ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071c4:	f7fc fbe6 	bl	8003994 <HAL_GetTick>
 80071c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071ca:	e008      	b.n	80071de <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80071cc:	f7fc fbe2 	bl	8003994 <HAL_GetTick>
 80071d0:	4602      	mov	r2, r0
 80071d2:	693b      	ldr	r3, [r7, #16]
 80071d4:	1ad3      	subs	r3, r2, r3
 80071d6:	2b64      	cmp	r3, #100	; 0x64
 80071d8:	d901      	bls.n	80071de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80071da:	2303      	movs	r3, #3
 80071dc:	e207      	b.n	80075ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071de:	4b5b      	ldr	r3, [pc, #364]	; (800734c <HAL_RCC_OscConfig+0x240>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d0f0      	beq.n	80071cc <HAL_RCC_OscConfig+0xc0>
 80071ea:	e014      	b.n	8007216 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071ec:	f7fc fbd2 	bl	8003994 <HAL_GetTick>
 80071f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80071f2:	e008      	b.n	8007206 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80071f4:	f7fc fbce 	bl	8003994 <HAL_GetTick>
 80071f8:	4602      	mov	r2, r0
 80071fa:	693b      	ldr	r3, [r7, #16]
 80071fc:	1ad3      	subs	r3, r2, r3
 80071fe:	2b64      	cmp	r3, #100	; 0x64
 8007200:	d901      	bls.n	8007206 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007202:	2303      	movs	r3, #3
 8007204:	e1f3      	b.n	80075ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007206:	4b51      	ldr	r3, [pc, #324]	; (800734c <HAL_RCC_OscConfig+0x240>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800720e:	2b00      	cmp	r3, #0
 8007210:	d1f0      	bne.n	80071f4 <HAL_RCC_OscConfig+0xe8>
 8007212:	e000      	b.n	8007216 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007214:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f003 0302 	and.w	r3, r3, #2
 800721e:	2b00      	cmp	r3, #0
 8007220:	d063      	beq.n	80072ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007222:	4b4a      	ldr	r3, [pc, #296]	; (800734c <HAL_RCC_OscConfig+0x240>)
 8007224:	689b      	ldr	r3, [r3, #8]
 8007226:	f003 030c 	and.w	r3, r3, #12
 800722a:	2b00      	cmp	r3, #0
 800722c:	d00b      	beq.n	8007246 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800722e:	4b47      	ldr	r3, [pc, #284]	; (800734c <HAL_RCC_OscConfig+0x240>)
 8007230:	689b      	ldr	r3, [r3, #8]
 8007232:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007236:	2b08      	cmp	r3, #8
 8007238:	d11c      	bne.n	8007274 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800723a:	4b44      	ldr	r3, [pc, #272]	; (800734c <HAL_RCC_OscConfig+0x240>)
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007242:	2b00      	cmp	r3, #0
 8007244:	d116      	bne.n	8007274 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007246:	4b41      	ldr	r3, [pc, #260]	; (800734c <HAL_RCC_OscConfig+0x240>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f003 0302 	and.w	r3, r3, #2
 800724e:	2b00      	cmp	r3, #0
 8007250:	d005      	beq.n	800725e <HAL_RCC_OscConfig+0x152>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	68db      	ldr	r3, [r3, #12]
 8007256:	2b01      	cmp	r3, #1
 8007258:	d001      	beq.n	800725e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	e1c7      	b.n	80075ee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800725e:	4b3b      	ldr	r3, [pc, #236]	; (800734c <HAL_RCC_OscConfig+0x240>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	691b      	ldr	r3, [r3, #16]
 800726a:	00db      	lsls	r3, r3, #3
 800726c:	4937      	ldr	r1, [pc, #220]	; (800734c <HAL_RCC_OscConfig+0x240>)
 800726e:	4313      	orrs	r3, r2
 8007270:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007272:	e03a      	b.n	80072ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	68db      	ldr	r3, [r3, #12]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d020      	beq.n	80072be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800727c:	4b34      	ldr	r3, [pc, #208]	; (8007350 <HAL_RCC_OscConfig+0x244>)
 800727e:	2201      	movs	r2, #1
 8007280:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007282:	f7fc fb87 	bl	8003994 <HAL_GetTick>
 8007286:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007288:	e008      	b.n	800729c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800728a:	f7fc fb83 	bl	8003994 <HAL_GetTick>
 800728e:	4602      	mov	r2, r0
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	1ad3      	subs	r3, r2, r3
 8007294:	2b02      	cmp	r3, #2
 8007296:	d901      	bls.n	800729c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007298:	2303      	movs	r3, #3
 800729a:	e1a8      	b.n	80075ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800729c:	4b2b      	ldr	r3, [pc, #172]	; (800734c <HAL_RCC_OscConfig+0x240>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f003 0302 	and.w	r3, r3, #2
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d0f0      	beq.n	800728a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072a8:	4b28      	ldr	r3, [pc, #160]	; (800734c <HAL_RCC_OscConfig+0x240>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	691b      	ldr	r3, [r3, #16]
 80072b4:	00db      	lsls	r3, r3, #3
 80072b6:	4925      	ldr	r1, [pc, #148]	; (800734c <HAL_RCC_OscConfig+0x240>)
 80072b8:	4313      	orrs	r3, r2
 80072ba:	600b      	str	r3, [r1, #0]
 80072bc:	e015      	b.n	80072ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80072be:	4b24      	ldr	r3, [pc, #144]	; (8007350 <HAL_RCC_OscConfig+0x244>)
 80072c0:	2200      	movs	r2, #0
 80072c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072c4:	f7fc fb66 	bl	8003994 <HAL_GetTick>
 80072c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80072ca:	e008      	b.n	80072de <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80072cc:	f7fc fb62 	bl	8003994 <HAL_GetTick>
 80072d0:	4602      	mov	r2, r0
 80072d2:	693b      	ldr	r3, [r7, #16]
 80072d4:	1ad3      	subs	r3, r2, r3
 80072d6:	2b02      	cmp	r3, #2
 80072d8:	d901      	bls.n	80072de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80072da:	2303      	movs	r3, #3
 80072dc:	e187      	b.n	80075ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80072de:	4b1b      	ldr	r3, [pc, #108]	; (800734c <HAL_RCC_OscConfig+0x240>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f003 0302 	and.w	r3, r3, #2
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d1f0      	bne.n	80072cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f003 0308 	and.w	r3, r3, #8
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d036      	beq.n	8007364 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	695b      	ldr	r3, [r3, #20]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d016      	beq.n	800732c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80072fe:	4b15      	ldr	r3, [pc, #84]	; (8007354 <HAL_RCC_OscConfig+0x248>)
 8007300:	2201      	movs	r2, #1
 8007302:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007304:	f7fc fb46 	bl	8003994 <HAL_GetTick>
 8007308:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800730a:	e008      	b.n	800731e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800730c:	f7fc fb42 	bl	8003994 <HAL_GetTick>
 8007310:	4602      	mov	r2, r0
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	1ad3      	subs	r3, r2, r3
 8007316:	2b02      	cmp	r3, #2
 8007318:	d901      	bls.n	800731e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800731a:	2303      	movs	r3, #3
 800731c:	e167      	b.n	80075ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800731e:	4b0b      	ldr	r3, [pc, #44]	; (800734c <HAL_RCC_OscConfig+0x240>)
 8007320:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007322:	f003 0302 	and.w	r3, r3, #2
 8007326:	2b00      	cmp	r3, #0
 8007328:	d0f0      	beq.n	800730c <HAL_RCC_OscConfig+0x200>
 800732a:	e01b      	b.n	8007364 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800732c:	4b09      	ldr	r3, [pc, #36]	; (8007354 <HAL_RCC_OscConfig+0x248>)
 800732e:	2200      	movs	r2, #0
 8007330:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007332:	f7fc fb2f 	bl	8003994 <HAL_GetTick>
 8007336:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007338:	e00e      	b.n	8007358 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800733a:	f7fc fb2b 	bl	8003994 <HAL_GetTick>
 800733e:	4602      	mov	r2, r0
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	1ad3      	subs	r3, r2, r3
 8007344:	2b02      	cmp	r3, #2
 8007346:	d907      	bls.n	8007358 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007348:	2303      	movs	r3, #3
 800734a:	e150      	b.n	80075ee <HAL_RCC_OscConfig+0x4e2>
 800734c:	40023800 	.word	0x40023800
 8007350:	42470000 	.word	0x42470000
 8007354:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007358:	4b88      	ldr	r3, [pc, #544]	; (800757c <HAL_RCC_OscConfig+0x470>)
 800735a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800735c:	f003 0302 	and.w	r3, r3, #2
 8007360:	2b00      	cmp	r3, #0
 8007362:	d1ea      	bne.n	800733a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f003 0304 	and.w	r3, r3, #4
 800736c:	2b00      	cmp	r3, #0
 800736e:	f000 8097 	beq.w	80074a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007372:	2300      	movs	r3, #0
 8007374:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007376:	4b81      	ldr	r3, [pc, #516]	; (800757c <HAL_RCC_OscConfig+0x470>)
 8007378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800737a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800737e:	2b00      	cmp	r3, #0
 8007380:	d10f      	bne.n	80073a2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007382:	2300      	movs	r3, #0
 8007384:	60bb      	str	r3, [r7, #8]
 8007386:	4b7d      	ldr	r3, [pc, #500]	; (800757c <HAL_RCC_OscConfig+0x470>)
 8007388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800738a:	4a7c      	ldr	r2, [pc, #496]	; (800757c <HAL_RCC_OscConfig+0x470>)
 800738c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007390:	6413      	str	r3, [r2, #64]	; 0x40
 8007392:	4b7a      	ldr	r3, [pc, #488]	; (800757c <HAL_RCC_OscConfig+0x470>)
 8007394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007396:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800739a:	60bb      	str	r3, [r7, #8]
 800739c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800739e:	2301      	movs	r3, #1
 80073a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073a2:	4b77      	ldr	r3, [pc, #476]	; (8007580 <HAL_RCC_OscConfig+0x474>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d118      	bne.n	80073e0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80073ae:	4b74      	ldr	r3, [pc, #464]	; (8007580 <HAL_RCC_OscConfig+0x474>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a73      	ldr	r2, [pc, #460]	; (8007580 <HAL_RCC_OscConfig+0x474>)
 80073b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80073b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80073ba:	f7fc faeb 	bl	8003994 <HAL_GetTick>
 80073be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073c0:	e008      	b.n	80073d4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80073c2:	f7fc fae7 	bl	8003994 <HAL_GetTick>
 80073c6:	4602      	mov	r2, r0
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	1ad3      	subs	r3, r2, r3
 80073cc:	2b02      	cmp	r3, #2
 80073ce:	d901      	bls.n	80073d4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80073d0:	2303      	movs	r3, #3
 80073d2:	e10c      	b.n	80075ee <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073d4:	4b6a      	ldr	r3, [pc, #424]	; (8007580 <HAL_RCC_OscConfig+0x474>)
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d0f0      	beq.n	80073c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d106      	bne.n	80073f6 <HAL_RCC_OscConfig+0x2ea>
 80073e8:	4b64      	ldr	r3, [pc, #400]	; (800757c <HAL_RCC_OscConfig+0x470>)
 80073ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073ec:	4a63      	ldr	r2, [pc, #396]	; (800757c <HAL_RCC_OscConfig+0x470>)
 80073ee:	f043 0301 	orr.w	r3, r3, #1
 80073f2:	6713      	str	r3, [r2, #112]	; 0x70
 80073f4:	e01c      	b.n	8007430 <HAL_RCC_OscConfig+0x324>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	689b      	ldr	r3, [r3, #8]
 80073fa:	2b05      	cmp	r3, #5
 80073fc:	d10c      	bne.n	8007418 <HAL_RCC_OscConfig+0x30c>
 80073fe:	4b5f      	ldr	r3, [pc, #380]	; (800757c <HAL_RCC_OscConfig+0x470>)
 8007400:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007402:	4a5e      	ldr	r2, [pc, #376]	; (800757c <HAL_RCC_OscConfig+0x470>)
 8007404:	f043 0304 	orr.w	r3, r3, #4
 8007408:	6713      	str	r3, [r2, #112]	; 0x70
 800740a:	4b5c      	ldr	r3, [pc, #368]	; (800757c <HAL_RCC_OscConfig+0x470>)
 800740c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800740e:	4a5b      	ldr	r2, [pc, #364]	; (800757c <HAL_RCC_OscConfig+0x470>)
 8007410:	f043 0301 	orr.w	r3, r3, #1
 8007414:	6713      	str	r3, [r2, #112]	; 0x70
 8007416:	e00b      	b.n	8007430 <HAL_RCC_OscConfig+0x324>
 8007418:	4b58      	ldr	r3, [pc, #352]	; (800757c <HAL_RCC_OscConfig+0x470>)
 800741a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800741c:	4a57      	ldr	r2, [pc, #348]	; (800757c <HAL_RCC_OscConfig+0x470>)
 800741e:	f023 0301 	bic.w	r3, r3, #1
 8007422:	6713      	str	r3, [r2, #112]	; 0x70
 8007424:	4b55      	ldr	r3, [pc, #340]	; (800757c <HAL_RCC_OscConfig+0x470>)
 8007426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007428:	4a54      	ldr	r2, [pc, #336]	; (800757c <HAL_RCC_OscConfig+0x470>)
 800742a:	f023 0304 	bic.w	r3, r3, #4
 800742e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	689b      	ldr	r3, [r3, #8]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d015      	beq.n	8007464 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007438:	f7fc faac 	bl	8003994 <HAL_GetTick>
 800743c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800743e:	e00a      	b.n	8007456 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007440:	f7fc faa8 	bl	8003994 <HAL_GetTick>
 8007444:	4602      	mov	r2, r0
 8007446:	693b      	ldr	r3, [r7, #16]
 8007448:	1ad3      	subs	r3, r2, r3
 800744a:	f241 3288 	movw	r2, #5000	; 0x1388
 800744e:	4293      	cmp	r3, r2
 8007450:	d901      	bls.n	8007456 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007452:	2303      	movs	r3, #3
 8007454:	e0cb      	b.n	80075ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007456:	4b49      	ldr	r3, [pc, #292]	; (800757c <HAL_RCC_OscConfig+0x470>)
 8007458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800745a:	f003 0302 	and.w	r3, r3, #2
 800745e:	2b00      	cmp	r3, #0
 8007460:	d0ee      	beq.n	8007440 <HAL_RCC_OscConfig+0x334>
 8007462:	e014      	b.n	800748e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007464:	f7fc fa96 	bl	8003994 <HAL_GetTick>
 8007468:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800746a:	e00a      	b.n	8007482 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800746c:	f7fc fa92 	bl	8003994 <HAL_GetTick>
 8007470:	4602      	mov	r2, r0
 8007472:	693b      	ldr	r3, [r7, #16]
 8007474:	1ad3      	subs	r3, r2, r3
 8007476:	f241 3288 	movw	r2, #5000	; 0x1388
 800747a:	4293      	cmp	r3, r2
 800747c:	d901      	bls.n	8007482 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800747e:	2303      	movs	r3, #3
 8007480:	e0b5      	b.n	80075ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007482:	4b3e      	ldr	r3, [pc, #248]	; (800757c <HAL_RCC_OscConfig+0x470>)
 8007484:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007486:	f003 0302 	and.w	r3, r3, #2
 800748a:	2b00      	cmp	r3, #0
 800748c:	d1ee      	bne.n	800746c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800748e:	7dfb      	ldrb	r3, [r7, #23]
 8007490:	2b01      	cmp	r3, #1
 8007492:	d105      	bne.n	80074a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007494:	4b39      	ldr	r3, [pc, #228]	; (800757c <HAL_RCC_OscConfig+0x470>)
 8007496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007498:	4a38      	ldr	r2, [pc, #224]	; (800757c <HAL_RCC_OscConfig+0x470>)
 800749a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800749e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	699b      	ldr	r3, [r3, #24]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	f000 80a1 	beq.w	80075ec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80074aa:	4b34      	ldr	r3, [pc, #208]	; (800757c <HAL_RCC_OscConfig+0x470>)
 80074ac:	689b      	ldr	r3, [r3, #8]
 80074ae:	f003 030c 	and.w	r3, r3, #12
 80074b2:	2b08      	cmp	r3, #8
 80074b4:	d05c      	beq.n	8007570 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	699b      	ldr	r3, [r3, #24]
 80074ba:	2b02      	cmp	r3, #2
 80074bc:	d141      	bne.n	8007542 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80074be:	4b31      	ldr	r3, [pc, #196]	; (8007584 <HAL_RCC_OscConfig+0x478>)
 80074c0:	2200      	movs	r2, #0
 80074c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074c4:	f7fc fa66 	bl	8003994 <HAL_GetTick>
 80074c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80074ca:	e008      	b.n	80074de <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80074cc:	f7fc fa62 	bl	8003994 <HAL_GetTick>
 80074d0:	4602      	mov	r2, r0
 80074d2:	693b      	ldr	r3, [r7, #16]
 80074d4:	1ad3      	subs	r3, r2, r3
 80074d6:	2b02      	cmp	r3, #2
 80074d8:	d901      	bls.n	80074de <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80074da:	2303      	movs	r3, #3
 80074dc:	e087      	b.n	80075ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80074de:	4b27      	ldr	r3, [pc, #156]	; (800757c <HAL_RCC_OscConfig+0x470>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d1f0      	bne.n	80074cc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	69da      	ldr	r2, [r3, #28]
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6a1b      	ldr	r3, [r3, #32]
 80074f2:	431a      	orrs	r2, r3
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f8:	019b      	lsls	r3, r3, #6
 80074fa:	431a      	orrs	r2, r3
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007500:	085b      	lsrs	r3, r3, #1
 8007502:	3b01      	subs	r3, #1
 8007504:	041b      	lsls	r3, r3, #16
 8007506:	431a      	orrs	r2, r3
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800750c:	061b      	lsls	r3, r3, #24
 800750e:	491b      	ldr	r1, [pc, #108]	; (800757c <HAL_RCC_OscConfig+0x470>)
 8007510:	4313      	orrs	r3, r2
 8007512:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007514:	4b1b      	ldr	r3, [pc, #108]	; (8007584 <HAL_RCC_OscConfig+0x478>)
 8007516:	2201      	movs	r2, #1
 8007518:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800751a:	f7fc fa3b 	bl	8003994 <HAL_GetTick>
 800751e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007520:	e008      	b.n	8007534 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007522:	f7fc fa37 	bl	8003994 <HAL_GetTick>
 8007526:	4602      	mov	r2, r0
 8007528:	693b      	ldr	r3, [r7, #16]
 800752a:	1ad3      	subs	r3, r2, r3
 800752c:	2b02      	cmp	r3, #2
 800752e:	d901      	bls.n	8007534 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007530:	2303      	movs	r3, #3
 8007532:	e05c      	b.n	80075ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007534:	4b11      	ldr	r3, [pc, #68]	; (800757c <HAL_RCC_OscConfig+0x470>)
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800753c:	2b00      	cmp	r3, #0
 800753e:	d0f0      	beq.n	8007522 <HAL_RCC_OscConfig+0x416>
 8007540:	e054      	b.n	80075ec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007542:	4b10      	ldr	r3, [pc, #64]	; (8007584 <HAL_RCC_OscConfig+0x478>)
 8007544:	2200      	movs	r2, #0
 8007546:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007548:	f7fc fa24 	bl	8003994 <HAL_GetTick>
 800754c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800754e:	e008      	b.n	8007562 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007550:	f7fc fa20 	bl	8003994 <HAL_GetTick>
 8007554:	4602      	mov	r2, r0
 8007556:	693b      	ldr	r3, [r7, #16]
 8007558:	1ad3      	subs	r3, r2, r3
 800755a:	2b02      	cmp	r3, #2
 800755c:	d901      	bls.n	8007562 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800755e:	2303      	movs	r3, #3
 8007560:	e045      	b.n	80075ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007562:	4b06      	ldr	r3, [pc, #24]	; (800757c <HAL_RCC_OscConfig+0x470>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800756a:	2b00      	cmp	r3, #0
 800756c:	d1f0      	bne.n	8007550 <HAL_RCC_OscConfig+0x444>
 800756e:	e03d      	b.n	80075ec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	699b      	ldr	r3, [r3, #24]
 8007574:	2b01      	cmp	r3, #1
 8007576:	d107      	bne.n	8007588 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007578:	2301      	movs	r3, #1
 800757a:	e038      	b.n	80075ee <HAL_RCC_OscConfig+0x4e2>
 800757c:	40023800 	.word	0x40023800
 8007580:	40007000 	.word	0x40007000
 8007584:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007588:	4b1b      	ldr	r3, [pc, #108]	; (80075f8 <HAL_RCC_OscConfig+0x4ec>)
 800758a:	685b      	ldr	r3, [r3, #4]
 800758c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	699b      	ldr	r3, [r3, #24]
 8007592:	2b01      	cmp	r3, #1
 8007594:	d028      	beq.n	80075e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80075a0:	429a      	cmp	r2, r3
 80075a2:	d121      	bne.n	80075e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80075ae:	429a      	cmp	r2, r3
 80075b0:	d11a      	bne.n	80075e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80075b2:	68fa      	ldr	r2, [r7, #12]
 80075b4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80075b8:	4013      	ands	r3, r2
 80075ba:	687a      	ldr	r2, [r7, #4]
 80075bc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80075be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d111      	bne.n	80075e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075ce:	085b      	lsrs	r3, r3, #1
 80075d0:	3b01      	subs	r3, #1
 80075d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80075d4:	429a      	cmp	r2, r3
 80075d6:	d107      	bne.n	80075e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80075e4:	429a      	cmp	r2, r3
 80075e6:	d001      	beq.n	80075ec <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80075e8:	2301      	movs	r3, #1
 80075ea:	e000      	b.n	80075ee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80075ec:	2300      	movs	r3, #0
}
 80075ee:	4618      	mov	r0, r3
 80075f0:	3718      	adds	r7, #24
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bd80      	pop	{r7, pc}
 80075f6:	bf00      	nop
 80075f8:	40023800 	.word	0x40023800

080075fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b084      	sub	sp, #16
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d101      	bne.n	8007610 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800760c:	2301      	movs	r3, #1
 800760e:	e0cc      	b.n	80077aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007610:	4b68      	ldr	r3, [pc, #416]	; (80077b4 <HAL_RCC_ClockConfig+0x1b8>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f003 0307 	and.w	r3, r3, #7
 8007618:	683a      	ldr	r2, [r7, #0]
 800761a:	429a      	cmp	r2, r3
 800761c:	d90c      	bls.n	8007638 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800761e:	4b65      	ldr	r3, [pc, #404]	; (80077b4 <HAL_RCC_ClockConfig+0x1b8>)
 8007620:	683a      	ldr	r2, [r7, #0]
 8007622:	b2d2      	uxtb	r2, r2
 8007624:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007626:	4b63      	ldr	r3, [pc, #396]	; (80077b4 <HAL_RCC_ClockConfig+0x1b8>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f003 0307 	and.w	r3, r3, #7
 800762e:	683a      	ldr	r2, [r7, #0]
 8007630:	429a      	cmp	r2, r3
 8007632:	d001      	beq.n	8007638 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007634:	2301      	movs	r3, #1
 8007636:	e0b8      	b.n	80077aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f003 0302 	and.w	r3, r3, #2
 8007640:	2b00      	cmp	r3, #0
 8007642:	d020      	beq.n	8007686 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f003 0304 	and.w	r3, r3, #4
 800764c:	2b00      	cmp	r3, #0
 800764e:	d005      	beq.n	800765c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007650:	4b59      	ldr	r3, [pc, #356]	; (80077b8 <HAL_RCC_ClockConfig+0x1bc>)
 8007652:	689b      	ldr	r3, [r3, #8]
 8007654:	4a58      	ldr	r2, [pc, #352]	; (80077b8 <HAL_RCC_ClockConfig+0x1bc>)
 8007656:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800765a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f003 0308 	and.w	r3, r3, #8
 8007664:	2b00      	cmp	r3, #0
 8007666:	d005      	beq.n	8007674 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007668:	4b53      	ldr	r3, [pc, #332]	; (80077b8 <HAL_RCC_ClockConfig+0x1bc>)
 800766a:	689b      	ldr	r3, [r3, #8]
 800766c:	4a52      	ldr	r2, [pc, #328]	; (80077b8 <HAL_RCC_ClockConfig+0x1bc>)
 800766e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007672:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007674:	4b50      	ldr	r3, [pc, #320]	; (80077b8 <HAL_RCC_ClockConfig+0x1bc>)
 8007676:	689b      	ldr	r3, [r3, #8]
 8007678:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	689b      	ldr	r3, [r3, #8]
 8007680:	494d      	ldr	r1, [pc, #308]	; (80077b8 <HAL_RCC_ClockConfig+0x1bc>)
 8007682:	4313      	orrs	r3, r2
 8007684:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f003 0301 	and.w	r3, r3, #1
 800768e:	2b00      	cmp	r3, #0
 8007690:	d044      	beq.n	800771c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	2b01      	cmp	r3, #1
 8007698:	d107      	bne.n	80076aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800769a:	4b47      	ldr	r3, [pc, #284]	; (80077b8 <HAL_RCC_ClockConfig+0x1bc>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d119      	bne.n	80076da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80076a6:	2301      	movs	r3, #1
 80076a8:	e07f      	b.n	80077aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	2b02      	cmp	r3, #2
 80076b0:	d003      	beq.n	80076ba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80076b6:	2b03      	cmp	r3, #3
 80076b8:	d107      	bne.n	80076ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80076ba:	4b3f      	ldr	r3, [pc, #252]	; (80077b8 <HAL_RCC_ClockConfig+0x1bc>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d109      	bne.n	80076da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80076c6:	2301      	movs	r3, #1
 80076c8:	e06f      	b.n	80077aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80076ca:	4b3b      	ldr	r3, [pc, #236]	; (80077b8 <HAL_RCC_ClockConfig+0x1bc>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f003 0302 	and.w	r3, r3, #2
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d101      	bne.n	80076da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80076d6:	2301      	movs	r3, #1
 80076d8:	e067      	b.n	80077aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80076da:	4b37      	ldr	r3, [pc, #220]	; (80077b8 <HAL_RCC_ClockConfig+0x1bc>)
 80076dc:	689b      	ldr	r3, [r3, #8]
 80076de:	f023 0203 	bic.w	r2, r3, #3
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	685b      	ldr	r3, [r3, #4]
 80076e6:	4934      	ldr	r1, [pc, #208]	; (80077b8 <HAL_RCC_ClockConfig+0x1bc>)
 80076e8:	4313      	orrs	r3, r2
 80076ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80076ec:	f7fc f952 	bl	8003994 <HAL_GetTick>
 80076f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80076f2:	e00a      	b.n	800770a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80076f4:	f7fc f94e 	bl	8003994 <HAL_GetTick>
 80076f8:	4602      	mov	r2, r0
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	1ad3      	subs	r3, r2, r3
 80076fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8007702:	4293      	cmp	r3, r2
 8007704:	d901      	bls.n	800770a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007706:	2303      	movs	r3, #3
 8007708:	e04f      	b.n	80077aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800770a:	4b2b      	ldr	r3, [pc, #172]	; (80077b8 <HAL_RCC_ClockConfig+0x1bc>)
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	f003 020c 	and.w	r2, r3, #12
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	009b      	lsls	r3, r3, #2
 8007718:	429a      	cmp	r2, r3
 800771a:	d1eb      	bne.n	80076f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800771c:	4b25      	ldr	r3, [pc, #148]	; (80077b4 <HAL_RCC_ClockConfig+0x1b8>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f003 0307 	and.w	r3, r3, #7
 8007724:	683a      	ldr	r2, [r7, #0]
 8007726:	429a      	cmp	r2, r3
 8007728:	d20c      	bcs.n	8007744 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800772a:	4b22      	ldr	r3, [pc, #136]	; (80077b4 <HAL_RCC_ClockConfig+0x1b8>)
 800772c:	683a      	ldr	r2, [r7, #0]
 800772e:	b2d2      	uxtb	r2, r2
 8007730:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007732:	4b20      	ldr	r3, [pc, #128]	; (80077b4 <HAL_RCC_ClockConfig+0x1b8>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f003 0307 	and.w	r3, r3, #7
 800773a:	683a      	ldr	r2, [r7, #0]
 800773c:	429a      	cmp	r2, r3
 800773e:	d001      	beq.n	8007744 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007740:	2301      	movs	r3, #1
 8007742:	e032      	b.n	80077aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f003 0304 	and.w	r3, r3, #4
 800774c:	2b00      	cmp	r3, #0
 800774e:	d008      	beq.n	8007762 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007750:	4b19      	ldr	r3, [pc, #100]	; (80077b8 <HAL_RCC_ClockConfig+0x1bc>)
 8007752:	689b      	ldr	r3, [r3, #8]
 8007754:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	68db      	ldr	r3, [r3, #12]
 800775c:	4916      	ldr	r1, [pc, #88]	; (80077b8 <HAL_RCC_ClockConfig+0x1bc>)
 800775e:	4313      	orrs	r3, r2
 8007760:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f003 0308 	and.w	r3, r3, #8
 800776a:	2b00      	cmp	r3, #0
 800776c:	d009      	beq.n	8007782 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800776e:	4b12      	ldr	r3, [pc, #72]	; (80077b8 <HAL_RCC_ClockConfig+0x1bc>)
 8007770:	689b      	ldr	r3, [r3, #8]
 8007772:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	691b      	ldr	r3, [r3, #16]
 800777a:	00db      	lsls	r3, r3, #3
 800777c:	490e      	ldr	r1, [pc, #56]	; (80077b8 <HAL_RCC_ClockConfig+0x1bc>)
 800777e:	4313      	orrs	r3, r2
 8007780:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007782:	f000 f821 	bl	80077c8 <HAL_RCC_GetSysClockFreq>
 8007786:	4602      	mov	r2, r0
 8007788:	4b0b      	ldr	r3, [pc, #44]	; (80077b8 <HAL_RCC_ClockConfig+0x1bc>)
 800778a:	689b      	ldr	r3, [r3, #8]
 800778c:	091b      	lsrs	r3, r3, #4
 800778e:	f003 030f 	and.w	r3, r3, #15
 8007792:	490a      	ldr	r1, [pc, #40]	; (80077bc <HAL_RCC_ClockConfig+0x1c0>)
 8007794:	5ccb      	ldrb	r3, [r1, r3]
 8007796:	fa22 f303 	lsr.w	r3, r2, r3
 800779a:	4a09      	ldr	r2, [pc, #36]	; (80077c0 <HAL_RCC_ClockConfig+0x1c4>)
 800779c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800779e:	4b09      	ldr	r3, [pc, #36]	; (80077c4 <HAL_RCC_ClockConfig+0x1c8>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4618      	mov	r0, r3
 80077a4:	f7fc f8b2 	bl	800390c <HAL_InitTick>

  return HAL_OK;
 80077a8:	2300      	movs	r3, #0
}
 80077aa:	4618      	mov	r0, r3
 80077ac:	3710      	adds	r7, #16
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}
 80077b2:	bf00      	nop
 80077b4:	40023c00 	.word	0x40023c00
 80077b8:	40023800 	.word	0x40023800
 80077bc:	080145cc 	.word	0x080145cc
 80077c0:	2000000c 	.word	0x2000000c
 80077c4:	20000020 	.word	0x20000020

080077c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80077c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80077cc:	b094      	sub	sp, #80	; 0x50
 80077ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80077d0:	2300      	movs	r3, #0
 80077d2:	647b      	str	r3, [r7, #68]	; 0x44
 80077d4:	2300      	movs	r3, #0
 80077d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80077d8:	2300      	movs	r3, #0
 80077da:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80077dc:	2300      	movs	r3, #0
 80077de:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80077e0:	4b79      	ldr	r3, [pc, #484]	; (80079c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80077e2:	689b      	ldr	r3, [r3, #8]
 80077e4:	f003 030c 	and.w	r3, r3, #12
 80077e8:	2b08      	cmp	r3, #8
 80077ea:	d00d      	beq.n	8007808 <HAL_RCC_GetSysClockFreq+0x40>
 80077ec:	2b08      	cmp	r3, #8
 80077ee:	f200 80e1 	bhi.w	80079b4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d002      	beq.n	80077fc <HAL_RCC_GetSysClockFreq+0x34>
 80077f6:	2b04      	cmp	r3, #4
 80077f8:	d003      	beq.n	8007802 <HAL_RCC_GetSysClockFreq+0x3a>
 80077fa:	e0db      	b.n	80079b4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80077fc:	4b73      	ldr	r3, [pc, #460]	; (80079cc <HAL_RCC_GetSysClockFreq+0x204>)
 80077fe:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8007800:	e0db      	b.n	80079ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007802:	4b73      	ldr	r3, [pc, #460]	; (80079d0 <HAL_RCC_GetSysClockFreq+0x208>)
 8007804:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007806:	e0d8      	b.n	80079ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007808:	4b6f      	ldr	r3, [pc, #444]	; (80079c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800780a:	685b      	ldr	r3, [r3, #4]
 800780c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007810:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007812:	4b6d      	ldr	r3, [pc, #436]	; (80079c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800781a:	2b00      	cmp	r3, #0
 800781c:	d063      	beq.n	80078e6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800781e:	4b6a      	ldr	r3, [pc, #424]	; (80079c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	099b      	lsrs	r3, r3, #6
 8007824:	2200      	movs	r2, #0
 8007826:	63bb      	str	r3, [r7, #56]	; 0x38
 8007828:	63fa      	str	r2, [r7, #60]	; 0x3c
 800782a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800782c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007830:	633b      	str	r3, [r7, #48]	; 0x30
 8007832:	2300      	movs	r3, #0
 8007834:	637b      	str	r3, [r7, #52]	; 0x34
 8007836:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800783a:	4622      	mov	r2, r4
 800783c:	462b      	mov	r3, r5
 800783e:	f04f 0000 	mov.w	r0, #0
 8007842:	f04f 0100 	mov.w	r1, #0
 8007846:	0159      	lsls	r1, r3, #5
 8007848:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800784c:	0150      	lsls	r0, r2, #5
 800784e:	4602      	mov	r2, r0
 8007850:	460b      	mov	r3, r1
 8007852:	4621      	mov	r1, r4
 8007854:	1a51      	subs	r1, r2, r1
 8007856:	6139      	str	r1, [r7, #16]
 8007858:	4629      	mov	r1, r5
 800785a:	eb63 0301 	sbc.w	r3, r3, r1
 800785e:	617b      	str	r3, [r7, #20]
 8007860:	f04f 0200 	mov.w	r2, #0
 8007864:	f04f 0300 	mov.w	r3, #0
 8007868:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800786c:	4659      	mov	r1, fp
 800786e:	018b      	lsls	r3, r1, #6
 8007870:	4651      	mov	r1, sl
 8007872:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007876:	4651      	mov	r1, sl
 8007878:	018a      	lsls	r2, r1, #6
 800787a:	4651      	mov	r1, sl
 800787c:	ebb2 0801 	subs.w	r8, r2, r1
 8007880:	4659      	mov	r1, fp
 8007882:	eb63 0901 	sbc.w	r9, r3, r1
 8007886:	f04f 0200 	mov.w	r2, #0
 800788a:	f04f 0300 	mov.w	r3, #0
 800788e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007892:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007896:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800789a:	4690      	mov	r8, r2
 800789c:	4699      	mov	r9, r3
 800789e:	4623      	mov	r3, r4
 80078a0:	eb18 0303 	adds.w	r3, r8, r3
 80078a4:	60bb      	str	r3, [r7, #8]
 80078a6:	462b      	mov	r3, r5
 80078a8:	eb49 0303 	adc.w	r3, r9, r3
 80078ac:	60fb      	str	r3, [r7, #12]
 80078ae:	f04f 0200 	mov.w	r2, #0
 80078b2:	f04f 0300 	mov.w	r3, #0
 80078b6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80078ba:	4629      	mov	r1, r5
 80078bc:	024b      	lsls	r3, r1, #9
 80078be:	4621      	mov	r1, r4
 80078c0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80078c4:	4621      	mov	r1, r4
 80078c6:	024a      	lsls	r2, r1, #9
 80078c8:	4610      	mov	r0, r2
 80078ca:	4619      	mov	r1, r3
 80078cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80078ce:	2200      	movs	r2, #0
 80078d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80078d2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80078d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80078d8:	f7f9 f9de 	bl	8000c98 <__aeabi_uldivmod>
 80078dc:	4602      	mov	r2, r0
 80078de:	460b      	mov	r3, r1
 80078e0:	4613      	mov	r3, r2
 80078e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80078e4:	e058      	b.n	8007998 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80078e6:	4b38      	ldr	r3, [pc, #224]	; (80079c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80078e8:	685b      	ldr	r3, [r3, #4]
 80078ea:	099b      	lsrs	r3, r3, #6
 80078ec:	2200      	movs	r2, #0
 80078ee:	4618      	mov	r0, r3
 80078f0:	4611      	mov	r1, r2
 80078f2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80078f6:	623b      	str	r3, [r7, #32]
 80078f8:	2300      	movs	r3, #0
 80078fa:	627b      	str	r3, [r7, #36]	; 0x24
 80078fc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007900:	4642      	mov	r2, r8
 8007902:	464b      	mov	r3, r9
 8007904:	f04f 0000 	mov.w	r0, #0
 8007908:	f04f 0100 	mov.w	r1, #0
 800790c:	0159      	lsls	r1, r3, #5
 800790e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007912:	0150      	lsls	r0, r2, #5
 8007914:	4602      	mov	r2, r0
 8007916:	460b      	mov	r3, r1
 8007918:	4641      	mov	r1, r8
 800791a:	ebb2 0a01 	subs.w	sl, r2, r1
 800791e:	4649      	mov	r1, r9
 8007920:	eb63 0b01 	sbc.w	fp, r3, r1
 8007924:	f04f 0200 	mov.w	r2, #0
 8007928:	f04f 0300 	mov.w	r3, #0
 800792c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007930:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007934:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007938:	ebb2 040a 	subs.w	r4, r2, sl
 800793c:	eb63 050b 	sbc.w	r5, r3, fp
 8007940:	f04f 0200 	mov.w	r2, #0
 8007944:	f04f 0300 	mov.w	r3, #0
 8007948:	00eb      	lsls	r3, r5, #3
 800794a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800794e:	00e2      	lsls	r2, r4, #3
 8007950:	4614      	mov	r4, r2
 8007952:	461d      	mov	r5, r3
 8007954:	4643      	mov	r3, r8
 8007956:	18e3      	adds	r3, r4, r3
 8007958:	603b      	str	r3, [r7, #0]
 800795a:	464b      	mov	r3, r9
 800795c:	eb45 0303 	adc.w	r3, r5, r3
 8007960:	607b      	str	r3, [r7, #4]
 8007962:	f04f 0200 	mov.w	r2, #0
 8007966:	f04f 0300 	mov.w	r3, #0
 800796a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800796e:	4629      	mov	r1, r5
 8007970:	028b      	lsls	r3, r1, #10
 8007972:	4621      	mov	r1, r4
 8007974:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007978:	4621      	mov	r1, r4
 800797a:	028a      	lsls	r2, r1, #10
 800797c:	4610      	mov	r0, r2
 800797e:	4619      	mov	r1, r3
 8007980:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007982:	2200      	movs	r2, #0
 8007984:	61bb      	str	r3, [r7, #24]
 8007986:	61fa      	str	r2, [r7, #28]
 8007988:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800798c:	f7f9 f984 	bl	8000c98 <__aeabi_uldivmod>
 8007990:	4602      	mov	r2, r0
 8007992:	460b      	mov	r3, r1
 8007994:	4613      	mov	r3, r2
 8007996:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007998:	4b0b      	ldr	r3, [pc, #44]	; (80079c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800799a:	685b      	ldr	r3, [r3, #4]
 800799c:	0c1b      	lsrs	r3, r3, #16
 800799e:	f003 0303 	and.w	r3, r3, #3
 80079a2:	3301      	adds	r3, #1
 80079a4:	005b      	lsls	r3, r3, #1
 80079a6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80079a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80079aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80079ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80079b0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80079b2:	e002      	b.n	80079ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80079b4:	4b05      	ldr	r3, [pc, #20]	; (80079cc <HAL_RCC_GetSysClockFreq+0x204>)
 80079b6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80079b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80079ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80079bc:	4618      	mov	r0, r3
 80079be:	3750      	adds	r7, #80	; 0x50
 80079c0:	46bd      	mov	sp, r7
 80079c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80079c6:	bf00      	nop
 80079c8:	40023800 	.word	0x40023800
 80079cc:	00f42400 	.word	0x00f42400
 80079d0:	007a1200 	.word	0x007a1200

080079d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80079d4:	b480      	push	{r7}
 80079d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80079d8:	4b03      	ldr	r3, [pc, #12]	; (80079e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80079da:	681b      	ldr	r3, [r3, #0]
}
 80079dc:	4618      	mov	r0, r3
 80079de:	46bd      	mov	sp, r7
 80079e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e4:	4770      	bx	lr
 80079e6:	bf00      	nop
 80079e8:	2000000c 	.word	0x2000000c

080079ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80079f0:	f7ff fff0 	bl	80079d4 <HAL_RCC_GetHCLKFreq>
 80079f4:	4602      	mov	r2, r0
 80079f6:	4b05      	ldr	r3, [pc, #20]	; (8007a0c <HAL_RCC_GetPCLK1Freq+0x20>)
 80079f8:	689b      	ldr	r3, [r3, #8]
 80079fa:	0a9b      	lsrs	r3, r3, #10
 80079fc:	f003 0307 	and.w	r3, r3, #7
 8007a00:	4903      	ldr	r1, [pc, #12]	; (8007a10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007a02:	5ccb      	ldrb	r3, [r1, r3]
 8007a04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007a08:	4618      	mov	r0, r3
 8007a0a:	bd80      	pop	{r7, pc}
 8007a0c:	40023800 	.word	0x40023800
 8007a10:	080145dc 	.word	0x080145dc

08007a14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007a18:	f7ff ffdc 	bl	80079d4 <HAL_RCC_GetHCLKFreq>
 8007a1c:	4602      	mov	r2, r0
 8007a1e:	4b05      	ldr	r3, [pc, #20]	; (8007a34 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007a20:	689b      	ldr	r3, [r3, #8]
 8007a22:	0b5b      	lsrs	r3, r3, #13
 8007a24:	f003 0307 	and.w	r3, r3, #7
 8007a28:	4903      	ldr	r1, [pc, #12]	; (8007a38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007a2a:	5ccb      	ldrb	r3, [r1, r3]
 8007a2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	bd80      	pop	{r7, pc}
 8007a34:	40023800 	.word	0x40023800
 8007a38:	080145dc 	.word	0x080145dc

08007a3c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b082      	sub	sp, #8
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d101      	bne.n	8007a4e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	e07b      	b.n	8007b46 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d108      	bne.n	8007a68 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007a5e:	d009      	beq.n	8007a74 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2200      	movs	r2, #0
 8007a64:	61da      	str	r2, [r3, #28]
 8007a66:	e005      	b.n	8007a74 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2200      	movs	r2, #0
 8007a72:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2200      	movs	r2, #0
 8007a78:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a80:	b2db      	uxtb	r3, r3
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d106      	bne.n	8007a94 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	f7fa fe3a 	bl	8002708 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2202      	movs	r2, #2
 8007a98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	681a      	ldr	r2, [r3, #0]
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007aaa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	689b      	ldr	r3, [r3, #8]
 8007ab8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007abc:	431a      	orrs	r2, r3
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	68db      	ldr	r3, [r3, #12]
 8007ac2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ac6:	431a      	orrs	r2, r3
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	691b      	ldr	r3, [r3, #16]
 8007acc:	f003 0302 	and.w	r3, r3, #2
 8007ad0:	431a      	orrs	r2, r3
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	695b      	ldr	r3, [r3, #20]
 8007ad6:	f003 0301 	and.w	r3, r3, #1
 8007ada:	431a      	orrs	r2, r3
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	699b      	ldr	r3, [r3, #24]
 8007ae0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007ae4:	431a      	orrs	r2, r3
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	69db      	ldr	r3, [r3, #28]
 8007aea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007aee:	431a      	orrs	r2, r3
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6a1b      	ldr	r3, [r3, #32]
 8007af4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007af8:	ea42 0103 	orr.w	r1, r2, r3
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b00:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	430a      	orrs	r2, r1
 8007b0a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	699b      	ldr	r3, [r3, #24]
 8007b10:	0c1b      	lsrs	r3, r3, #16
 8007b12:	f003 0104 	and.w	r1, r3, #4
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b1a:	f003 0210 	and.w	r2, r3, #16
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	430a      	orrs	r2, r1
 8007b24:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	69da      	ldr	r2, [r3, #28]
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007b34:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2201      	movs	r2, #1
 8007b40:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007b44:	2300      	movs	r3, #0
}
 8007b46:	4618      	mov	r0, r3
 8007b48:	3708      	adds	r7, #8
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	bd80      	pop	{r7, pc}

08007b4e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007b4e:	b580      	push	{r7, lr}
 8007b50:	b08c      	sub	sp, #48	; 0x30
 8007b52:	af00      	add	r7, sp, #0
 8007b54:	60f8      	str	r0, [r7, #12]
 8007b56:	60b9      	str	r1, [r7, #8]
 8007b58:	607a      	str	r2, [r7, #4]
 8007b5a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007b60:	2300      	movs	r3, #0
 8007b62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007b6c:	2b01      	cmp	r3, #1
 8007b6e:	d101      	bne.n	8007b74 <HAL_SPI_TransmitReceive+0x26>
 8007b70:	2302      	movs	r3, #2
 8007b72:	e18a      	b.n	8007e8a <HAL_SPI_TransmitReceive+0x33c>
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	2201      	movs	r2, #1
 8007b78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007b7c:	f7fb ff0a 	bl	8003994 <HAL_GetTick>
 8007b80:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007b88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	685b      	ldr	r3, [r3, #4]
 8007b90:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007b92:	887b      	ldrh	r3, [r7, #2]
 8007b94:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007b96:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007b9a:	2b01      	cmp	r3, #1
 8007b9c:	d00f      	beq.n	8007bbe <HAL_SPI_TransmitReceive+0x70>
 8007b9e:	69fb      	ldr	r3, [r7, #28]
 8007ba0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007ba4:	d107      	bne.n	8007bb6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	689b      	ldr	r3, [r3, #8]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d103      	bne.n	8007bb6 <HAL_SPI_TransmitReceive+0x68>
 8007bae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007bb2:	2b04      	cmp	r3, #4
 8007bb4:	d003      	beq.n	8007bbe <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007bb6:	2302      	movs	r3, #2
 8007bb8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007bbc:	e15b      	b.n	8007e76 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007bbe:	68bb      	ldr	r3, [r7, #8]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d005      	beq.n	8007bd0 <HAL_SPI_TransmitReceive+0x82>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d002      	beq.n	8007bd0 <HAL_SPI_TransmitReceive+0x82>
 8007bca:	887b      	ldrh	r3, [r7, #2]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d103      	bne.n	8007bd8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007bd6:	e14e      	b.n	8007e76 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007bde:	b2db      	uxtb	r3, r3
 8007be0:	2b04      	cmp	r3, #4
 8007be2:	d003      	beq.n	8007bec <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	2205      	movs	r2, #5
 8007be8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	687a      	ldr	r2, [r7, #4]
 8007bf6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	887a      	ldrh	r2, [r7, #2]
 8007bfc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	887a      	ldrh	r2, [r7, #2]
 8007c02:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	68ba      	ldr	r2, [r7, #8]
 8007c08:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	887a      	ldrh	r2, [r7, #2]
 8007c0e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	887a      	ldrh	r2, [r7, #2]
 8007c14:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	2200      	movs	r2, #0
 8007c1a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c2c:	2b40      	cmp	r3, #64	; 0x40
 8007c2e:	d007      	beq.n	8007c40 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	681a      	ldr	r2, [r3, #0]
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007c3e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	68db      	ldr	r3, [r3, #12]
 8007c44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c48:	d178      	bne.n	8007d3c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	685b      	ldr	r3, [r3, #4]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d002      	beq.n	8007c58 <HAL_SPI_TransmitReceive+0x10a>
 8007c52:	8b7b      	ldrh	r3, [r7, #26]
 8007c54:	2b01      	cmp	r3, #1
 8007c56:	d166      	bne.n	8007d26 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c5c:	881a      	ldrh	r2, [r3, #0]
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c68:	1c9a      	adds	r2, r3, #2
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c72:	b29b      	uxth	r3, r3
 8007c74:	3b01      	subs	r3, #1
 8007c76:	b29a      	uxth	r2, r3
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c7c:	e053      	b.n	8007d26 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	689b      	ldr	r3, [r3, #8]
 8007c84:	f003 0302 	and.w	r3, r3, #2
 8007c88:	2b02      	cmp	r3, #2
 8007c8a:	d11b      	bne.n	8007cc4 <HAL_SPI_TransmitReceive+0x176>
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c90:	b29b      	uxth	r3, r3
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d016      	beq.n	8007cc4 <HAL_SPI_TransmitReceive+0x176>
 8007c96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c98:	2b01      	cmp	r3, #1
 8007c9a:	d113      	bne.n	8007cc4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ca0:	881a      	ldrh	r2, [r3, #0]
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cac:	1c9a      	adds	r2, r3, #2
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007cb6:	b29b      	uxth	r3, r3
 8007cb8:	3b01      	subs	r3, #1
 8007cba:	b29a      	uxth	r2, r3
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	689b      	ldr	r3, [r3, #8]
 8007cca:	f003 0301 	and.w	r3, r3, #1
 8007cce:	2b01      	cmp	r3, #1
 8007cd0:	d119      	bne.n	8007d06 <HAL_SPI_TransmitReceive+0x1b8>
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007cd6:	b29b      	uxth	r3, r3
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d014      	beq.n	8007d06 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	68da      	ldr	r2, [r3, #12]
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ce6:	b292      	uxth	r2, r2
 8007ce8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cee:	1c9a      	adds	r2, r3, #2
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007cf8:	b29b      	uxth	r3, r3
 8007cfa:	3b01      	subs	r3, #1
 8007cfc:	b29a      	uxth	r2, r3
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007d02:	2301      	movs	r3, #1
 8007d04:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007d06:	f7fb fe45 	bl	8003994 <HAL_GetTick>
 8007d0a:	4602      	mov	r2, r0
 8007d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d0e:	1ad3      	subs	r3, r2, r3
 8007d10:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007d12:	429a      	cmp	r2, r3
 8007d14:	d807      	bhi.n	8007d26 <HAL_SPI_TransmitReceive+0x1d8>
 8007d16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d1c:	d003      	beq.n	8007d26 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007d1e:	2303      	movs	r3, #3
 8007d20:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007d24:	e0a7      	b.n	8007e76 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d2a:	b29b      	uxth	r3, r3
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d1a6      	bne.n	8007c7e <HAL_SPI_TransmitReceive+0x130>
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d34:	b29b      	uxth	r3, r3
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d1a1      	bne.n	8007c7e <HAL_SPI_TransmitReceive+0x130>
 8007d3a:	e07c      	b.n	8007e36 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	685b      	ldr	r3, [r3, #4]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d002      	beq.n	8007d4a <HAL_SPI_TransmitReceive+0x1fc>
 8007d44:	8b7b      	ldrh	r3, [r7, #26]
 8007d46:	2b01      	cmp	r3, #1
 8007d48:	d16b      	bne.n	8007e22 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	330c      	adds	r3, #12
 8007d54:	7812      	ldrb	r2, [r2, #0]
 8007d56:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d5c:	1c5a      	adds	r2, r3, #1
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d66:	b29b      	uxth	r3, r3
 8007d68:	3b01      	subs	r3, #1
 8007d6a:	b29a      	uxth	r2, r3
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d70:	e057      	b.n	8007e22 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	689b      	ldr	r3, [r3, #8]
 8007d78:	f003 0302 	and.w	r3, r3, #2
 8007d7c:	2b02      	cmp	r3, #2
 8007d7e:	d11c      	bne.n	8007dba <HAL_SPI_TransmitReceive+0x26c>
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d84:	b29b      	uxth	r3, r3
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d017      	beq.n	8007dba <HAL_SPI_TransmitReceive+0x26c>
 8007d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d8c:	2b01      	cmp	r3, #1
 8007d8e:	d114      	bne.n	8007dba <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	330c      	adds	r3, #12
 8007d9a:	7812      	ldrb	r2, [r2, #0]
 8007d9c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007da2:	1c5a      	adds	r2, r3, #1
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007dac:	b29b      	uxth	r3, r3
 8007dae:	3b01      	subs	r3, #1
 8007db0:	b29a      	uxth	r2, r3
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007db6:	2300      	movs	r3, #0
 8007db8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	689b      	ldr	r3, [r3, #8]
 8007dc0:	f003 0301 	and.w	r3, r3, #1
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	d119      	bne.n	8007dfc <HAL_SPI_TransmitReceive+0x2ae>
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007dcc:	b29b      	uxth	r3, r3
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d014      	beq.n	8007dfc <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	68da      	ldr	r2, [r3, #12]
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ddc:	b2d2      	uxtb	r2, r2
 8007dde:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007de4:	1c5a      	adds	r2, r3, #1
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007dee:	b29b      	uxth	r3, r3
 8007df0:	3b01      	subs	r3, #1
 8007df2:	b29a      	uxth	r2, r3
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007df8:	2301      	movs	r3, #1
 8007dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007dfc:	f7fb fdca 	bl	8003994 <HAL_GetTick>
 8007e00:	4602      	mov	r2, r0
 8007e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e04:	1ad3      	subs	r3, r2, r3
 8007e06:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007e08:	429a      	cmp	r2, r3
 8007e0a:	d803      	bhi.n	8007e14 <HAL_SPI_TransmitReceive+0x2c6>
 8007e0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e12:	d102      	bne.n	8007e1a <HAL_SPI_TransmitReceive+0x2cc>
 8007e14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d103      	bne.n	8007e22 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007e1a:	2303      	movs	r3, #3
 8007e1c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007e20:	e029      	b.n	8007e76 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e26:	b29b      	uxth	r3, r3
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d1a2      	bne.n	8007d72 <HAL_SPI_TransmitReceive+0x224>
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e30:	b29b      	uxth	r3, r3
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d19d      	bne.n	8007d72 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007e36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e38:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007e3a:	68f8      	ldr	r0, [r7, #12]
 8007e3c:	f000 f8b2 	bl	8007fa4 <SPI_EndRxTxTransaction>
 8007e40:	4603      	mov	r3, r0
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d006      	beq.n	8007e54 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007e46:	2301      	movs	r3, #1
 8007e48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	2220      	movs	r2, #32
 8007e50:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007e52:	e010      	b.n	8007e76 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	689b      	ldr	r3, [r3, #8]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d10b      	bne.n	8007e74 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	617b      	str	r3, [r7, #20]
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	68db      	ldr	r3, [r3, #12]
 8007e66:	617b      	str	r3, [r7, #20]
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	689b      	ldr	r3, [r3, #8]
 8007e6e:	617b      	str	r3, [r7, #20]
 8007e70:	697b      	ldr	r3, [r7, #20]
 8007e72:	e000      	b.n	8007e76 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007e74:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	2201      	movs	r2, #1
 8007e7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	2200      	movs	r2, #0
 8007e82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007e86:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	3730      	adds	r7, #48	; 0x30
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}
	...

08007e94 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b088      	sub	sp, #32
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	60f8      	str	r0, [r7, #12]
 8007e9c:	60b9      	str	r1, [r7, #8]
 8007e9e:	603b      	str	r3, [r7, #0]
 8007ea0:	4613      	mov	r3, r2
 8007ea2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007ea4:	f7fb fd76 	bl	8003994 <HAL_GetTick>
 8007ea8:	4602      	mov	r2, r0
 8007eaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eac:	1a9b      	subs	r3, r3, r2
 8007eae:	683a      	ldr	r2, [r7, #0]
 8007eb0:	4413      	add	r3, r2
 8007eb2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007eb4:	f7fb fd6e 	bl	8003994 <HAL_GetTick>
 8007eb8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007eba:	4b39      	ldr	r3, [pc, #228]	; (8007fa0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	015b      	lsls	r3, r3, #5
 8007ec0:	0d1b      	lsrs	r3, r3, #20
 8007ec2:	69fa      	ldr	r2, [r7, #28]
 8007ec4:	fb02 f303 	mul.w	r3, r2, r3
 8007ec8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007eca:	e054      	b.n	8007f76 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ed2:	d050      	beq.n	8007f76 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007ed4:	f7fb fd5e 	bl	8003994 <HAL_GetTick>
 8007ed8:	4602      	mov	r2, r0
 8007eda:	69bb      	ldr	r3, [r7, #24]
 8007edc:	1ad3      	subs	r3, r2, r3
 8007ede:	69fa      	ldr	r2, [r7, #28]
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d902      	bls.n	8007eea <SPI_WaitFlagStateUntilTimeout+0x56>
 8007ee4:	69fb      	ldr	r3, [r7, #28]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d13d      	bne.n	8007f66 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	685a      	ldr	r2, [r3, #4]
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007ef8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	685b      	ldr	r3, [r3, #4]
 8007efe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007f02:	d111      	bne.n	8007f28 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	689b      	ldr	r3, [r3, #8]
 8007f08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f0c:	d004      	beq.n	8007f18 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	689b      	ldr	r3, [r3, #8]
 8007f12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f16:	d107      	bne.n	8007f28 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	681a      	ldr	r2, [r3, #0]
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f26:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f30:	d10f      	bne.n	8007f52 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	681a      	ldr	r2, [r3, #0]
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007f40:	601a      	str	r2, [r3, #0]
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	681a      	ldr	r2, [r3, #0]
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007f50:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	2201      	movs	r2, #1
 8007f56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007f62:	2303      	movs	r3, #3
 8007f64:	e017      	b.n	8007f96 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007f66:	697b      	ldr	r3, [r7, #20]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d101      	bne.n	8007f70 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007f70:	697b      	ldr	r3, [r7, #20]
 8007f72:	3b01      	subs	r3, #1
 8007f74:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	689a      	ldr	r2, [r3, #8]
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	4013      	ands	r3, r2
 8007f80:	68ba      	ldr	r2, [r7, #8]
 8007f82:	429a      	cmp	r2, r3
 8007f84:	bf0c      	ite	eq
 8007f86:	2301      	moveq	r3, #1
 8007f88:	2300      	movne	r3, #0
 8007f8a:	b2db      	uxtb	r3, r3
 8007f8c:	461a      	mov	r2, r3
 8007f8e:	79fb      	ldrb	r3, [r7, #7]
 8007f90:	429a      	cmp	r2, r3
 8007f92:	d19b      	bne.n	8007ecc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007f94:	2300      	movs	r3, #0
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	3720      	adds	r7, #32
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	bd80      	pop	{r7, pc}
 8007f9e:	bf00      	nop
 8007fa0:	2000000c 	.word	0x2000000c

08007fa4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b088      	sub	sp, #32
 8007fa8:	af02      	add	r7, sp, #8
 8007faa:	60f8      	str	r0, [r7, #12]
 8007fac:	60b9      	str	r1, [r7, #8]
 8007fae:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007fb0:	4b1b      	ldr	r3, [pc, #108]	; (8008020 <SPI_EndRxTxTransaction+0x7c>)
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	4a1b      	ldr	r2, [pc, #108]	; (8008024 <SPI_EndRxTxTransaction+0x80>)
 8007fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8007fba:	0d5b      	lsrs	r3, r3, #21
 8007fbc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007fc0:	fb02 f303 	mul.w	r3, r2, r3
 8007fc4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	685b      	ldr	r3, [r3, #4]
 8007fca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007fce:	d112      	bne.n	8007ff6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	9300      	str	r3, [sp, #0]
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	2180      	movs	r1, #128	; 0x80
 8007fda:	68f8      	ldr	r0, [r7, #12]
 8007fdc:	f7ff ff5a 	bl	8007e94 <SPI_WaitFlagStateUntilTimeout>
 8007fe0:	4603      	mov	r3, r0
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d016      	beq.n	8008014 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fea:	f043 0220 	orr.w	r2, r3, #32
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007ff2:	2303      	movs	r3, #3
 8007ff4:	e00f      	b.n	8008016 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d00a      	beq.n	8008012 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007ffc:	697b      	ldr	r3, [r7, #20]
 8007ffe:	3b01      	subs	r3, #1
 8008000:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	689b      	ldr	r3, [r3, #8]
 8008008:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800800c:	2b80      	cmp	r3, #128	; 0x80
 800800e:	d0f2      	beq.n	8007ff6 <SPI_EndRxTxTransaction+0x52>
 8008010:	e000      	b.n	8008014 <SPI_EndRxTxTransaction+0x70>
        break;
 8008012:	bf00      	nop
  }

  return HAL_OK;
 8008014:	2300      	movs	r3, #0
}
 8008016:	4618      	mov	r0, r3
 8008018:	3718      	adds	r7, #24
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}
 800801e:	bf00      	nop
 8008020:	2000000c 	.word	0x2000000c
 8008024:	165e9f81 	.word	0x165e9f81

08008028 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008028:	b580      	push	{r7, lr}
 800802a:	b082      	sub	sp, #8
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d101      	bne.n	800803a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008036:	2301      	movs	r3, #1
 8008038:	e041      	b.n	80080be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008040:	b2db      	uxtb	r3, r3
 8008042:	2b00      	cmp	r3, #0
 8008044:	d106      	bne.n	8008054 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2200      	movs	r2, #0
 800804a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800804e:	6878      	ldr	r0, [r7, #4]
 8008050:	f7fa fba2 	bl	8002798 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2202      	movs	r2, #2
 8008058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681a      	ldr	r2, [r3, #0]
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	3304      	adds	r3, #4
 8008064:	4619      	mov	r1, r3
 8008066:	4610      	mov	r0, r2
 8008068:	f000 f9f0 	bl	800844c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2201      	movs	r2, #1
 8008070:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2201      	movs	r2, #1
 8008078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2201      	movs	r2, #1
 8008080:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2201      	movs	r2, #1
 8008088:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2201      	movs	r2, #1
 8008090:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2201      	movs	r2, #1
 8008098:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2201      	movs	r2, #1
 80080a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2201      	movs	r2, #1
 80080a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2201      	movs	r2, #1
 80080b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2201      	movs	r2, #1
 80080b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80080bc:	2300      	movs	r3, #0
}
 80080be:	4618      	mov	r0, r3
 80080c0:	3708      	adds	r7, #8
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bd80      	pop	{r7, pc}
	...

080080c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b085      	sub	sp, #20
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80080d6:	b2db      	uxtb	r3, r3
 80080d8:	2b01      	cmp	r3, #1
 80080da:	d001      	beq.n	80080e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80080dc:	2301      	movs	r3, #1
 80080de:	e044      	b.n	800816a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2202      	movs	r2, #2
 80080e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	68da      	ldr	r2, [r3, #12]
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f042 0201 	orr.w	r2, r2, #1
 80080f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4a1e      	ldr	r2, [pc, #120]	; (8008178 <HAL_TIM_Base_Start_IT+0xb0>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d018      	beq.n	8008134 <HAL_TIM_Base_Start_IT+0x6c>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800810a:	d013      	beq.n	8008134 <HAL_TIM_Base_Start_IT+0x6c>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4a1a      	ldr	r2, [pc, #104]	; (800817c <HAL_TIM_Base_Start_IT+0xb4>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d00e      	beq.n	8008134 <HAL_TIM_Base_Start_IT+0x6c>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a19      	ldr	r2, [pc, #100]	; (8008180 <HAL_TIM_Base_Start_IT+0xb8>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d009      	beq.n	8008134 <HAL_TIM_Base_Start_IT+0x6c>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a17      	ldr	r2, [pc, #92]	; (8008184 <HAL_TIM_Base_Start_IT+0xbc>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d004      	beq.n	8008134 <HAL_TIM_Base_Start_IT+0x6c>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a16      	ldr	r2, [pc, #88]	; (8008188 <HAL_TIM_Base_Start_IT+0xc0>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d111      	bne.n	8008158 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	689b      	ldr	r3, [r3, #8]
 800813a:	f003 0307 	and.w	r3, r3, #7
 800813e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	2b06      	cmp	r3, #6
 8008144:	d010      	beq.n	8008168 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	681a      	ldr	r2, [r3, #0]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f042 0201 	orr.w	r2, r2, #1
 8008154:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008156:	e007      	b.n	8008168 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	681a      	ldr	r2, [r3, #0]
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f042 0201 	orr.w	r2, r2, #1
 8008166:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008168:	2300      	movs	r3, #0
}
 800816a:	4618      	mov	r0, r3
 800816c:	3714      	adds	r7, #20
 800816e:	46bd      	mov	sp, r7
 8008170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008174:	4770      	bx	lr
 8008176:	bf00      	nop
 8008178:	40010000 	.word	0x40010000
 800817c:	40000400 	.word	0x40000400
 8008180:	40000800 	.word	0x40000800
 8008184:	40000c00 	.word	0x40000c00
 8008188:	40014000 	.word	0x40014000

0800818c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800818c:	b480      	push	{r7}
 800818e:	b083      	sub	sp, #12
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	68da      	ldr	r2, [r3, #12]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f022 0201 	bic.w	r2, r2, #1
 80081a2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	6a1a      	ldr	r2, [r3, #32]
 80081aa:	f241 1311 	movw	r3, #4369	; 0x1111
 80081ae:	4013      	ands	r3, r2
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d10f      	bne.n	80081d4 <HAL_TIM_Base_Stop_IT+0x48>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	6a1a      	ldr	r2, [r3, #32]
 80081ba:	f240 4344 	movw	r3, #1092	; 0x444
 80081be:	4013      	ands	r3, r2
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d107      	bne.n	80081d4 <HAL_TIM_Base_Stop_IT+0x48>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	681a      	ldr	r2, [r3, #0]
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f022 0201 	bic.w	r2, r2, #1
 80081d2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2201      	movs	r2, #1
 80081d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80081dc:	2300      	movs	r3, #0
}
 80081de:	4618      	mov	r0, r3
 80081e0:	370c      	adds	r7, #12
 80081e2:	46bd      	mov	sp, r7
 80081e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e8:	4770      	bx	lr

080081ea <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80081ea:	b580      	push	{r7, lr}
 80081ec:	b082      	sub	sp, #8
 80081ee:	af00      	add	r7, sp, #0
 80081f0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	691b      	ldr	r3, [r3, #16]
 80081f8:	f003 0302 	and.w	r3, r3, #2
 80081fc:	2b02      	cmp	r3, #2
 80081fe:	d122      	bne.n	8008246 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	68db      	ldr	r3, [r3, #12]
 8008206:	f003 0302 	and.w	r3, r3, #2
 800820a:	2b02      	cmp	r3, #2
 800820c:	d11b      	bne.n	8008246 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f06f 0202 	mvn.w	r2, #2
 8008216:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2201      	movs	r2, #1
 800821c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	699b      	ldr	r3, [r3, #24]
 8008224:	f003 0303 	and.w	r3, r3, #3
 8008228:	2b00      	cmp	r3, #0
 800822a:	d003      	beq.n	8008234 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800822c:	6878      	ldr	r0, [r7, #4]
 800822e:	f000 f8ee 	bl	800840e <HAL_TIM_IC_CaptureCallback>
 8008232:	e005      	b.n	8008240 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008234:	6878      	ldr	r0, [r7, #4]
 8008236:	f000 f8e0 	bl	80083fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f000 f8f1 	bl	8008422 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2200      	movs	r2, #0
 8008244:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	691b      	ldr	r3, [r3, #16]
 800824c:	f003 0304 	and.w	r3, r3, #4
 8008250:	2b04      	cmp	r3, #4
 8008252:	d122      	bne.n	800829a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	68db      	ldr	r3, [r3, #12]
 800825a:	f003 0304 	and.w	r3, r3, #4
 800825e:	2b04      	cmp	r3, #4
 8008260:	d11b      	bne.n	800829a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f06f 0204 	mvn.w	r2, #4
 800826a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2202      	movs	r2, #2
 8008270:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	699b      	ldr	r3, [r3, #24]
 8008278:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800827c:	2b00      	cmp	r3, #0
 800827e:	d003      	beq.n	8008288 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f000 f8c4 	bl	800840e <HAL_TIM_IC_CaptureCallback>
 8008286:	e005      	b.n	8008294 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008288:	6878      	ldr	r0, [r7, #4]
 800828a:	f000 f8b6 	bl	80083fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 f8c7 	bl	8008422 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2200      	movs	r2, #0
 8008298:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	691b      	ldr	r3, [r3, #16]
 80082a0:	f003 0308 	and.w	r3, r3, #8
 80082a4:	2b08      	cmp	r3, #8
 80082a6:	d122      	bne.n	80082ee <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	68db      	ldr	r3, [r3, #12]
 80082ae:	f003 0308 	and.w	r3, r3, #8
 80082b2:	2b08      	cmp	r3, #8
 80082b4:	d11b      	bne.n	80082ee <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f06f 0208 	mvn.w	r2, #8
 80082be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2204      	movs	r2, #4
 80082c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	69db      	ldr	r3, [r3, #28]
 80082cc:	f003 0303 	and.w	r3, r3, #3
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d003      	beq.n	80082dc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f000 f89a 	bl	800840e <HAL_TIM_IC_CaptureCallback>
 80082da:	e005      	b.n	80082e8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082dc:	6878      	ldr	r0, [r7, #4]
 80082de:	f000 f88c 	bl	80083fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f000 f89d 	bl	8008422 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2200      	movs	r2, #0
 80082ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	691b      	ldr	r3, [r3, #16]
 80082f4:	f003 0310 	and.w	r3, r3, #16
 80082f8:	2b10      	cmp	r3, #16
 80082fa:	d122      	bne.n	8008342 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	68db      	ldr	r3, [r3, #12]
 8008302:	f003 0310 	and.w	r3, r3, #16
 8008306:	2b10      	cmp	r3, #16
 8008308:	d11b      	bne.n	8008342 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f06f 0210 	mvn.w	r2, #16
 8008312:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2208      	movs	r2, #8
 8008318:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	69db      	ldr	r3, [r3, #28]
 8008320:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008324:	2b00      	cmp	r3, #0
 8008326:	d003      	beq.n	8008330 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	f000 f870 	bl	800840e <HAL_TIM_IC_CaptureCallback>
 800832e:	e005      	b.n	800833c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008330:	6878      	ldr	r0, [r7, #4]
 8008332:	f000 f862 	bl	80083fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f000 f873 	bl	8008422 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	2200      	movs	r2, #0
 8008340:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	691b      	ldr	r3, [r3, #16]
 8008348:	f003 0301 	and.w	r3, r3, #1
 800834c:	2b01      	cmp	r3, #1
 800834e:	d10e      	bne.n	800836e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	68db      	ldr	r3, [r3, #12]
 8008356:	f003 0301 	and.w	r3, r3, #1
 800835a:	2b01      	cmp	r3, #1
 800835c:	d107      	bne.n	800836e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f06f 0201 	mvn.w	r2, #1
 8008366:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f7fa f91d 	bl	80025a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	691b      	ldr	r3, [r3, #16]
 8008374:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008378:	2b80      	cmp	r3, #128	; 0x80
 800837a:	d10e      	bne.n	800839a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	68db      	ldr	r3, [r3, #12]
 8008382:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008386:	2b80      	cmp	r3, #128	; 0x80
 8008388:	d107      	bne.n	800839a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008392:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008394:	6878      	ldr	r0, [r7, #4]
 8008396:	f000 f8e3 	bl	8008560 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	691b      	ldr	r3, [r3, #16]
 80083a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083a4:	2b40      	cmp	r3, #64	; 0x40
 80083a6:	d10e      	bne.n	80083c6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	68db      	ldr	r3, [r3, #12]
 80083ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083b2:	2b40      	cmp	r3, #64	; 0x40
 80083b4:	d107      	bne.n	80083c6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80083be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	f000 f838 	bl	8008436 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	691b      	ldr	r3, [r3, #16]
 80083cc:	f003 0320 	and.w	r3, r3, #32
 80083d0:	2b20      	cmp	r3, #32
 80083d2:	d10e      	bne.n	80083f2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	68db      	ldr	r3, [r3, #12]
 80083da:	f003 0320 	and.w	r3, r3, #32
 80083de:	2b20      	cmp	r3, #32
 80083e0:	d107      	bne.n	80083f2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f06f 0220 	mvn.w	r2, #32
 80083ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80083ec:	6878      	ldr	r0, [r7, #4]
 80083ee:	f000 f8ad 	bl	800854c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80083f2:	bf00      	nop
 80083f4:	3708      	adds	r7, #8
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bd80      	pop	{r7, pc}

080083fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80083fa:	b480      	push	{r7}
 80083fc:	b083      	sub	sp, #12
 80083fe:	af00      	add	r7, sp, #0
 8008400:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008402:	bf00      	nop
 8008404:	370c      	adds	r7, #12
 8008406:	46bd      	mov	sp, r7
 8008408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840c:	4770      	bx	lr

0800840e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800840e:	b480      	push	{r7}
 8008410:	b083      	sub	sp, #12
 8008412:	af00      	add	r7, sp, #0
 8008414:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008416:	bf00      	nop
 8008418:	370c      	adds	r7, #12
 800841a:	46bd      	mov	sp, r7
 800841c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008420:	4770      	bx	lr

08008422 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008422:	b480      	push	{r7}
 8008424:	b083      	sub	sp, #12
 8008426:	af00      	add	r7, sp, #0
 8008428:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800842a:	bf00      	nop
 800842c:	370c      	adds	r7, #12
 800842e:	46bd      	mov	sp, r7
 8008430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008434:	4770      	bx	lr

08008436 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008436:	b480      	push	{r7}
 8008438:	b083      	sub	sp, #12
 800843a:	af00      	add	r7, sp, #0
 800843c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800843e:	bf00      	nop
 8008440:	370c      	adds	r7, #12
 8008442:	46bd      	mov	sp, r7
 8008444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008448:	4770      	bx	lr
	...

0800844c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800844c:	b480      	push	{r7}
 800844e:	b085      	sub	sp, #20
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
 8008454:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	4a34      	ldr	r2, [pc, #208]	; (8008530 <TIM_Base_SetConfig+0xe4>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d00f      	beq.n	8008484 <TIM_Base_SetConfig+0x38>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800846a:	d00b      	beq.n	8008484 <TIM_Base_SetConfig+0x38>
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	4a31      	ldr	r2, [pc, #196]	; (8008534 <TIM_Base_SetConfig+0xe8>)
 8008470:	4293      	cmp	r3, r2
 8008472:	d007      	beq.n	8008484 <TIM_Base_SetConfig+0x38>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	4a30      	ldr	r2, [pc, #192]	; (8008538 <TIM_Base_SetConfig+0xec>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d003      	beq.n	8008484 <TIM_Base_SetConfig+0x38>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	4a2f      	ldr	r2, [pc, #188]	; (800853c <TIM_Base_SetConfig+0xf0>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d108      	bne.n	8008496 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800848a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	685b      	ldr	r3, [r3, #4]
 8008490:	68fa      	ldr	r2, [r7, #12]
 8008492:	4313      	orrs	r3, r2
 8008494:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	4a25      	ldr	r2, [pc, #148]	; (8008530 <TIM_Base_SetConfig+0xe4>)
 800849a:	4293      	cmp	r3, r2
 800849c:	d01b      	beq.n	80084d6 <TIM_Base_SetConfig+0x8a>
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084a4:	d017      	beq.n	80084d6 <TIM_Base_SetConfig+0x8a>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	4a22      	ldr	r2, [pc, #136]	; (8008534 <TIM_Base_SetConfig+0xe8>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d013      	beq.n	80084d6 <TIM_Base_SetConfig+0x8a>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	4a21      	ldr	r2, [pc, #132]	; (8008538 <TIM_Base_SetConfig+0xec>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d00f      	beq.n	80084d6 <TIM_Base_SetConfig+0x8a>
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	4a20      	ldr	r2, [pc, #128]	; (800853c <TIM_Base_SetConfig+0xf0>)
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d00b      	beq.n	80084d6 <TIM_Base_SetConfig+0x8a>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	4a1f      	ldr	r2, [pc, #124]	; (8008540 <TIM_Base_SetConfig+0xf4>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d007      	beq.n	80084d6 <TIM_Base_SetConfig+0x8a>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	4a1e      	ldr	r2, [pc, #120]	; (8008544 <TIM_Base_SetConfig+0xf8>)
 80084ca:	4293      	cmp	r3, r2
 80084cc:	d003      	beq.n	80084d6 <TIM_Base_SetConfig+0x8a>
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	4a1d      	ldr	r2, [pc, #116]	; (8008548 <TIM_Base_SetConfig+0xfc>)
 80084d2:	4293      	cmp	r3, r2
 80084d4:	d108      	bne.n	80084e8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	68db      	ldr	r3, [r3, #12]
 80084e2:	68fa      	ldr	r2, [r7, #12]
 80084e4:	4313      	orrs	r3, r2
 80084e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	695b      	ldr	r3, [r3, #20]
 80084f2:	4313      	orrs	r3, r2
 80084f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	68fa      	ldr	r2, [r7, #12]
 80084fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	689a      	ldr	r2, [r3, #8]
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	681a      	ldr	r2, [r3, #0]
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	4a08      	ldr	r2, [pc, #32]	; (8008530 <TIM_Base_SetConfig+0xe4>)
 8008510:	4293      	cmp	r3, r2
 8008512:	d103      	bne.n	800851c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	691a      	ldr	r2, [r3, #16]
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2201      	movs	r2, #1
 8008520:	615a      	str	r2, [r3, #20]
}
 8008522:	bf00      	nop
 8008524:	3714      	adds	r7, #20
 8008526:	46bd      	mov	sp, r7
 8008528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852c:	4770      	bx	lr
 800852e:	bf00      	nop
 8008530:	40010000 	.word	0x40010000
 8008534:	40000400 	.word	0x40000400
 8008538:	40000800 	.word	0x40000800
 800853c:	40000c00 	.word	0x40000c00
 8008540:	40014000 	.word	0x40014000
 8008544:	40014400 	.word	0x40014400
 8008548:	40014800 	.word	0x40014800

0800854c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800854c:	b480      	push	{r7}
 800854e:	b083      	sub	sp, #12
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008554:	bf00      	nop
 8008556:	370c      	adds	r7, #12
 8008558:	46bd      	mov	sp, r7
 800855a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855e:	4770      	bx	lr

08008560 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008560:	b480      	push	{r7}
 8008562:	b083      	sub	sp, #12
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008568:	bf00      	nop
 800856a:	370c      	adds	r7, #12
 800856c:	46bd      	mov	sp, r7
 800856e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008572:	4770      	bx	lr

08008574 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008574:	b580      	push	{r7, lr}
 8008576:	b082      	sub	sp, #8
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d101      	bne.n	8008586 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008582:	2301      	movs	r3, #1
 8008584:	e03f      	b.n	8008606 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800858c:	b2db      	uxtb	r3, r3
 800858e:	2b00      	cmp	r3, #0
 8008590:	d106      	bne.n	80085a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	2200      	movs	r2, #0
 8008596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f7fa f924 	bl	80027e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2224      	movs	r2, #36	; 0x24
 80085a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	68da      	ldr	r2, [r3, #12]
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80085b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f001 f80b 	bl	80095d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	691a      	ldr	r2, [r3, #16]
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80085cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	695a      	ldr	r2, [r3, #20]
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80085dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	68da      	ldr	r2, [r3, #12]
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80085ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2200      	movs	r2, #0
 80085f2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2220      	movs	r2, #32
 80085f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2220      	movs	r2, #32
 8008600:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008604:	2300      	movs	r3, #0
}
 8008606:	4618      	mov	r0, r3
 8008608:	3708      	adds	r7, #8
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}

0800860e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800860e:	b580      	push	{r7, lr}
 8008610:	b08a      	sub	sp, #40	; 0x28
 8008612:	af02      	add	r7, sp, #8
 8008614:	60f8      	str	r0, [r7, #12]
 8008616:	60b9      	str	r1, [r7, #8]
 8008618:	603b      	str	r3, [r7, #0]
 800861a:	4613      	mov	r3, r2
 800861c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800861e:	2300      	movs	r3, #0
 8008620:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008628:	b2db      	uxtb	r3, r3
 800862a:	2b20      	cmp	r3, #32
 800862c:	d17c      	bne.n	8008728 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d002      	beq.n	800863a <HAL_UART_Transmit+0x2c>
 8008634:	88fb      	ldrh	r3, [r7, #6]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d101      	bne.n	800863e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800863a:	2301      	movs	r3, #1
 800863c:	e075      	b.n	800872a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008644:	2b01      	cmp	r3, #1
 8008646:	d101      	bne.n	800864c <HAL_UART_Transmit+0x3e>
 8008648:	2302      	movs	r3, #2
 800864a:	e06e      	b.n	800872a <HAL_UART_Transmit+0x11c>
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	2201      	movs	r2, #1
 8008650:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	2200      	movs	r2, #0
 8008658:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	2221      	movs	r2, #33	; 0x21
 800865e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008662:	f7fb f997 	bl	8003994 <HAL_GetTick>
 8008666:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	88fa      	ldrh	r2, [r7, #6]
 800866c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	88fa      	ldrh	r2, [r7, #6]
 8008672:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	689b      	ldr	r3, [r3, #8]
 8008678:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800867c:	d108      	bne.n	8008690 <HAL_UART_Transmit+0x82>
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	691b      	ldr	r3, [r3, #16]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d104      	bne.n	8008690 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008686:	2300      	movs	r3, #0
 8008688:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	61bb      	str	r3, [r7, #24]
 800868e:	e003      	b.n	8008698 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008694:	2300      	movs	r3, #0
 8008696:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	2200      	movs	r2, #0
 800869c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80086a0:	e02a      	b.n	80086f8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	9300      	str	r3, [sp, #0]
 80086a6:	697b      	ldr	r3, [r7, #20]
 80086a8:	2200      	movs	r2, #0
 80086aa:	2180      	movs	r1, #128	; 0x80
 80086ac:	68f8      	ldr	r0, [r7, #12]
 80086ae:	f000 fcc3 	bl	8009038 <UART_WaitOnFlagUntilTimeout>
 80086b2:	4603      	mov	r3, r0
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d001      	beq.n	80086bc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80086b8:	2303      	movs	r3, #3
 80086ba:	e036      	b.n	800872a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80086bc:	69fb      	ldr	r3, [r7, #28]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d10b      	bne.n	80086da <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80086c2:	69bb      	ldr	r3, [r7, #24]
 80086c4:	881b      	ldrh	r3, [r3, #0]
 80086c6:	461a      	mov	r2, r3
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80086d0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80086d2:	69bb      	ldr	r3, [r7, #24]
 80086d4:	3302      	adds	r3, #2
 80086d6:	61bb      	str	r3, [r7, #24]
 80086d8:	e007      	b.n	80086ea <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80086da:	69fb      	ldr	r3, [r7, #28]
 80086dc:	781a      	ldrb	r2, [r3, #0]
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80086e4:	69fb      	ldr	r3, [r7, #28]
 80086e6:	3301      	adds	r3, #1
 80086e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80086ee:	b29b      	uxth	r3, r3
 80086f0:	3b01      	subs	r3, #1
 80086f2:	b29a      	uxth	r2, r3
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80086fc:	b29b      	uxth	r3, r3
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d1cf      	bne.n	80086a2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	9300      	str	r3, [sp, #0]
 8008706:	697b      	ldr	r3, [r7, #20]
 8008708:	2200      	movs	r2, #0
 800870a:	2140      	movs	r1, #64	; 0x40
 800870c:	68f8      	ldr	r0, [r7, #12]
 800870e:	f000 fc93 	bl	8009038 <UART_WaitOnFlagUntilTimeout>
 8008712:	4603      	mov	r3, r0
 8008714:	2b00      	cmp	r3, #0
 8008716:	d001      	beq.n	800871c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008718:	2303      	movs	r3, #3
 800871a:	e006      	b.n	800872a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	2220      	movs	r2, #32
 8008720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008724:	2300      	movs	r3, #0
 8008726:	e000      	b.n	800872a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008728:	2302      	movs	r3, #2
  }
}
 800872a:	4618      	mov	r0, r3
 800872c:	3720      	adds	r7, #32
 800872e:	46bd      	mov	sp, r7
 8008730:	bd80      	pop	{r7, pc}

08008732 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008732:	b580      	push	{r7, lr}
 8008734:	b08a      	sub	sp, #40	; 0x28
 8008736:	af02      	add	r7, sp, #8
 8008738:	60f8      	str	r0, [r7, #12]
 800873a:	60b9      	str	r1, [r7, #8]
 800873c:	603b      	str	r3, [r7, #0]
 800873e:	4613      	mov	r3, r2
 8008740:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008742:	2300      	movs	r3, #0
 8008744:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800874c:	b2db      	uxtb	r3, r3
 800874e:	2b20      	cmp	r3, #32
 8008750:	f040 808c 	bne.w	800886c <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008754:	68bb      	ldr	r3, [r7, #8]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d002      	beq.n	8008760 <HAL_UART_Receive+0x2e>
 800875a:	88fb      	ldrh	r3, [r7, #6]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d101      	bne.n	8008764 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8008760:	2301      	movs	r3, #1
 8008762:	e084      	b.n	800886e <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800876a:	2b01      	cmp	r3, #1
 800876c:	d101      	bne.n	8008772 <HAL_UART_Receive+0x40>
 800876e:	2302      	movs	r3, #2
 8008770:	e07d      	b.n	800886e <HAL_UART_Receive+0x13c>
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	2201      	movs	r2, #1
 8008776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	2200      	movs	r2, #0
 800877e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	2222      	movs	r2, #34	; 0x22
 8008784:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	2200      	movs	r2, #0
 800878c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800878e:	f7fb f901 	bl	8003994 <HAL_GetTick>
 8008792:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	88fa      	ldrh	r2, [r7, #6]
 8008798:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	88fa      	ldrh	r2, [r7, #6]
 800879e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	689b      	ldr	r3, [r3, #8]
 80087a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80087a8:	d108      	bne.n	80087bc <HAL_UART_Receive+0x8a>
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	691b      	ldr	r3, [r3, #16]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d104      	bne.n	80087bc <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80087b2:	2300      	movs	r3, #0
 80087b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80087b6:	68bb      	ldr	r3, [r7, #8]
 80087b8:	61bb      	str	r3, [r7, #24]
 80087ba:	e003      	b.n	80087c4 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80087c0:	2300      	movs	r3, #0
 80087c2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2200      	movs	r2, #0
 80087c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80087cc:	e043      	b.n	8008856 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	9300      	str	r3, [sp, #0]
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	2200      	movs	r2, #0
 80087d6:	2120      	movs	r1, #32
 80087d8:	68f8      	ldr	r0, [r7, #12]
 80087da:	f000 fc2d 	bl	8009038 <UART_WaitOnFlagUntilTimeout>
 80087de:	4603      	mov	r3, r0
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d001      	beq.n	80087e8 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80087e4:	2303      	movs	r3, #3
 80087e6:	e042      	b.n	800886e <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80087e8:	69fb      	ldr	r3, [r7, #28]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d10c      	bne.n	8008808 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	b29b      	uxth	r3, r3
 80087f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087fa:	b29a      	uxth	r2, r3
 80087fc:	69bb      	ldr	r3, [r7, #24]
 80087fe:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008800:	69bb      	ldr	r3, [r7, #24]
 8008802:	3302      	adds	r3, #2
 8008804:	61bb      	str	r3, [r7, #24]
 8008806:	e01f      	b.n	8008848 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	689b      	ldr	r3, [r3, #8]
 800880c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008810:	d007      	beq.n	8008822 <HAL_UART_Receive+0xf0>
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	689b      	ldr	r3, [r3, #8]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d10a      	bne.n	8008830 <HAL_UART_Receive+0xfe>
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	691b      	ldr	r3, [r3, #16]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d106      	bne.n	8008830 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	685b      	ldr	r3, [r3, #4]
 8008828:	b2da      	uxtb	r2, r3
 800882a:	69fb      	ldr	r3, [r7, #28]
 800882c:	701a      	strb	r2, [r3, #0]
 800882e:	e008      	b.n	8008842 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	b2db      	uxtb	r3, r3
 8008838:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800883c:	b2da      	uxtb	r2, r3
 800883e:	69fb      	ldr	r3, [r7, #28]
 8008840:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8008842:	69fb      	ldr	r3, [r7, #28]
 8008844:	3301      	adds	r3, #1
 8008846:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800884c:	b29b      	uxth	r3, r3
 800884e:	3b01      	subs	r3, #1
 8008850:	b29a      	uxth	r2, r3
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800885a:	b29b      	uxth	r3, r3
 800885c:	2b00      	cmp	r3, #0
 800885e:	d1b6      	bne.n	80087ce <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	2220      	movs	r2, #32
 8008864:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8008868:	2300      	movs	r3, #0
 800886a:	e000      	b.n	800886e <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800886c:	2302      	movs	r3, #2
  }
}
 800886e:	4618      	mov	r0, r3
 8008870:	3720      	adds	r7, #32
 8008872:	46bd      	mov	sp, r7
 8008874:	bd80      	pop	{r7, pc}

08008876 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008876:	b580      	push	{r7, lr}
 8008878:	b084      	sub	sp, #16
 800887a:	af00      	add	r7, sp, #0
 800887c:	60f8      	str	r0, [r7, #12]
 800887e:	60b9      	str	r1, [r7, #8]
 8008880:	4613      	mov	r3, r2
 8008882:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800888a:	b2db      	uxtb	r3, r3
 800888c:	2b20      	cmp	r3, #32
 800888e:	d11d      	bne.n	80088cc <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008890:	68bb      	ldr	r3, [r7, #8]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d002      	beq.n	800889c <HAL_UART_Receive_DMA+0x26>
 8008896:	88fb      	ldrh	r3, [r7, #6]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d101      	bne.n	80088a0 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800889c:	2301      	movs	r3, #1
 800889e:	e016      	b.n	80088ce <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80088a6:	2b01      	cmp	r3, #1
 80088a8:	d101      	bne.n	80088ae <HAL_UART_Receive_DMA+0x38>
 80088aa:	2302      	movs	r3, #2
 80088ac:	e00f      	b.n	80088ce <HAL_UART_Receive_DMA+0x58>
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	2201      	movs	r2, #1
 80088b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	2200      	movs	r2, #0
 80088ba:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80088bc:	88fb      	ldrh	r3, [r7, #6]
 80088be:	461a      	mov	r2, r3
 80088c0:	68b9      	ldr	r1, [r7, #8]
 80088c2:	68f8      	ldr	r0, [r7, #12]
 80088c4:	f000 fc26 	bl	8009114 <UART_Start_Receive_DMA>
 80088c8:	4603      	mov	r3, r0
 80088ca:	e000      	b.n	80088ce <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80088cc:	2302      	movs	r3, #2
  }
}
 80088ce:	4618      	mov	r0, r3
 80088d0:	3710      	adds	r7, #16
 80088d2:	46bd      	mov	sp, r7
 80088d4:	bd80      	pop	{r7, pc}
	...

080088d8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b0ba      	sub	sp, #232	; 0xe8
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	68db      	ldr	r3, [r3, #12]
 80088f0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	695b      	ldr	r3, [r3, #20]
 80088fa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80088fe:	2300      	movs	r3, #0
 8008900:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008904:	2300      	movs	r3, #0
 8008906:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800890a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800890e:	f003 030f 	and.w	r3, r3, #15
 8008912:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008916:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800891a:	2b00      	cmp	r3, #0
 800891c:	d10f      	bne.n	800893e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800891e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008922:	f003 0320 	and.w	r3, r3, #32
 8008926:	2b00      	cmp	r3, #0
 8008928:	d009      	beq.n	800893e <HAL_UART_IRQHandler+0x66>
 800892a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800892e:	f003 0320 	and.w	r3, r3, #32
 8008932:	2b00      	cmp	r3, #0
 8008934:	d003      	beq.n	800893e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008936:	6878      	ldr	r0, [r7, #4]
 8008938:	f000 fd91 	bl	800945e <UART_Receive_IT>
      return;
 800893c:	e256      	b.n	8008dec <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800893e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008942:	2b00      	cmp	r3, #0
 8008944:	f000 80de 	beq.w	8008b04 <HAL_UART_IRQHandler+0x22c>
 8008948:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800894c:	f003 0301 	and.w	r3, r3, #1
 8008950:	2b00      	cmp	r3, #0
 8008952:	d106      	bne.n	8008962 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008954:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008958:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800895c:	2b00      	cmp	r3, #0
 800895e:	f000 80d1 	beq.w	8008b04 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008962:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008966:	f003 0301 	and.w	r3, r3, #1
 800896a:	2b00      	cmp	r3, #0
 800896c:	d00b      	beq.n	8008986 <HAL_UART_IRQHandler+0xae>
 800896e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008972:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008976:	2b00      	cmp	r3, #0
 8008978:	d005      	beq.n	8008986 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800897e:	f043 0201 	orr.w	r2, r3, #1
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008986:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800898a:	f003 0304 	and.w	r3, r3, #4
 800898e:	2b00      	cmp	r3, #0
 8008990:	d00b      	beq.n	80089aa <HAL_UART_IRQHandler+0xd2>
 8008992:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008996:	f003 0301 	and.w	r3, r3, #1
 800899a:	2b00      	cmp	r3, #0
 800899c:	d005      	beq.n	80089aa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089a2:	f043 0202 	orr.w	r2, r3, #2
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80089aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80089ae:	f003 0302 	and.w	r3, r3, #2
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d00b      	beq.n	80089ce <HAL_UART_IRQHandler+0xf6>
 80089b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80089ba:	f003 0301 	and.w	r3, r3, #1
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d005      	beq.n	80089ce <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089c6:	f043 0204 	orr.w	r2, r3, #4
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80089ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80089d2:	f003 0308 	and.w	r3, r3, #8
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d011      	beq.n	80089fe <HAL_UART_IRQHandler+0x126>
 80089da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80089de:	f003 0320 	and.w	r3, r3, #32
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d105      	bne.n	80089f2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80089e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80089ea:	f003 0301 	and.w	r3, r3, #1
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d005      	beq.n	80089fe <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089f6:	f043 0208 	orr.w	r2, r3, #8
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	f000 81ed 	beq.w	8008de2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008a08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a0c:	f003 0320 	and.w	r3, r3, #32
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d008      	beq.n	8008a26 <HAL_UART_IRQHandler+0x14e>
 8008a14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008a18:	f003 0320 	and.w	r3, r3, #32
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d002      	beq.n	8008a26 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008a20:	6878      	ldr	r0, [r7, #4]
 8008a22:	f000 fd1c 	bl	800945e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	695b      	ldr	r3, [r3, #20]
 8008a2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a30:	2b40      	cmp	r3, #64	; 0x40
 8008a32:	bf0c      	ite	eq
 8008a34:	2301      	moveq	r3, #1
 8008a36:	2300      	movne	r3, #0
 8008a38:	b2db      	uxtb	r3, r3
 8008a3a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a42:	f003 0308 	and.w	r3, r3, #8
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d103      	bne.n	8008a52 <HAL_UART_IRQHandler+0x17a>
 8008a4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d04f      	beq.n	8008af2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f000 fc24 	bl	80092a0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	695b      	ldr	r3, [r3, #20]
 8008a5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a62:	2b40      	cmp	r3, #64	; 0x40
 8008a64:	d141      	bne.n	8008aea <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	3314      	adds	r3, #20
 8008a6c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a70:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008a74:	e853 3f00 	ldrex	r3, [r3]
 8008a78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008a7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008a80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a84:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	3314      	adds	r3, #20
 8008a8e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008a92:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008a96:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a9a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008a9e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008aa2:	e841 2300 	strex	r3, r2, [r1]
 8008aa6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008aaa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d1d9      	bne.n	8008a66 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d013      	beq.n	8008ae2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008abe:	4a7d      	ldr	r2, [pc, #500]	; (8008cb4 <HAL_UART_IRQHandler+0x3dc>)
 8008ac0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	f7fb fa1c 	bl	8003f04 <HAL_DMA_Abort_IT>
 8008acc:	4603      	mov	r3, r0
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d016      	beq.n	8008b00 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ad6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ad8:	687a      	ldr	r2, [r7, #4]
 8008ada:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008adc:	4610      	mov	r0, r2
 8008ade:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ae0:	e00e      	b.n	8008b00 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f000 f99a 	bl	8008e1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ae8:	e00a      	b.n	8008b00 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008aea:	6878      	ldr	r0, [r7, #4]
 8008aec:	f000 f996 	bl	8008e1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008af0:	e006      	b.n	8008b00 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f000 f992 	bl	8008e1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2200      	movs	r2, #0
 8008afc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008afe:	e170      	b.n	8008de2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b00:	bf00      	nop
    return;
 8008b02:	e16e      	b.n	8008de2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b08:	2b01      	cmp	r3, #1
 8008b0a:	f040 814a 	bne.w	8008da2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008b0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b12:	f003 0310 	and.w	r3, r3, #16
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	f000 8143 	beq.w	8008da2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008b1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b20:	f003 0310 	and.w	r3, r3, #16
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	f000 813c 	beq.w	8008da2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	60bb      	str	r3, [r7, #8]
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	60bb      	str	r3, [r7, #8]
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	685b      	ldr	r3, [r3, #4]
 8008b3c:	60bb      	str	r3, [r7, #8]
 8008b3e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	695b      	ldr	r3, [r3, #20]
 8008b46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b4a:	2b40      	cmp	r3, #64	; 0x40
 8008b4c:	f040 80b4 	bne.w	8008cb8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	685b      	ldr	r3, [r3, #4]
 8008b58:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008b5c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	f000 8140 	beq.w	8008de6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008b6a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008b6e:	429a      	cmp	r2, r3
 8008b70:	f080 8139 	bcs.w	8008de6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008b7a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b80:	69db      	ldr	r3, [r3, #28]
 8008b82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b86:	f000 8088 	beq.w	8008c9a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	330c      	adds	r3, #12
 8008b90:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b94:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008b98:	e853 3f00 	ldrex	r3, [r3]
 8008b9c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008ba0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008ba4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008ba8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	330c      	adds	r3, #12
 8008bb2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008bb6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008bba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bbe:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008bc2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008bc6:	e841 2300 	strex	r3, r2, [r1]
 8008bca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008bce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d1d9      	bne.n	8008b8a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	3314      	adds	r3, #20
 8008bdc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bde:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008be0:	e853 3f00 	ldrex	r3, [r3]
 8008be4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008be6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008be8:	f023 0301 	bic.w	r3, r3, #1
 8008bec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	3314      	adds	r3, #20
 8008bf6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008bfa:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008bfe:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c00:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008c02:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008c06:	e841 2300 	strex	r3, r2, [r1]
 8008c0a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008c0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d1e1      	bne.n	8008bd6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	3314      	adds	r3, #20
 8008c18:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c1a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008c1c:	e853 3f00 	ldrex	r3, [r3]
 8008c20:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008c22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008c24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c28:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	3314      	adds	r3, #20
 8008c32:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008c36:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008c38:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c3a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008c3c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008c3e:	e841 2300 	strex	r3, r2, [r1]
 8008c42:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008c44:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d1e3      	bne.n	8008c12 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2220      	movs	r2, #32
 8008c4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	2200      	movs	r2, #0
 8008c56:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	330c      	adds	r3, #12
 8008c5e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c62:	e853 3f00 	ldrex	r3, [r3]
 8008c66:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008c68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c6a:	f023 0310 	bic.w	r3, r3, #16
 8008c6e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	330c      	adds	r3, #12
 8008c78:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008c7c:	65ba      	str	r2, [r7, #88]	; 0x58
 8008c7e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c80:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008c82:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008c84:	e841 2300 	strex	r3, r2, [r1]
 8008c88:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008c8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d1e3      	bne.n	8008c58 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c94:	4618      	mov	r0, r3
 8008c96:	f7fb f8c5 	bl	8003e24 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008ca2:	b29b      	uxth	r3, r3
 8008ca4:	1ad3      	subs	r3, r2, r3
 8008ca6:	b29b      	uxth	r3, r3
 8008ca8:	4619      	mov	r1, r3
 8008caa:	6878      	ldr	r0, [r7, #4]
 8008cac:	f000 f8c0 	bl	8008e30 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008cb0:	e099      	b.n	8008de6 <HAL_UART_IRQHandler+0x50e>
 8008cb2:	bf00      	nop
 8008cb4:	08009367 	.word	0x08009367
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008cc0:	b29b      	uxth	r3, r3
 8008cc2:	1ad3      	subs	r3, r2, r3
 8008cc4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008ccc:	b29b      	uxth	r3, r3
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	f000 808b 	beq.w	8008dea <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008cd4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	f000 8086 	beq.w	8008dea <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	330c      	adds	r3, #12
 8008ce4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ce6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ce8:	e853 3f00 	ldrex	r3, [r3]
 8008cec:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008cee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cf0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008cf4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	330c      	adds	r3, #12
 8008cfe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008d02:	647a      	str	r2, [r7, #68]	; 0x44
 8008d04:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d06:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008d08:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008d0a:	e841 2300 	strex	r3, r2, [r1]
 8008d0e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008d10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d1e3      	bne.n	8008cde <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	3314      	adds	r3, #20
 8008d1c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d20:	e853 3f00 	ldrex	r3, [r3]
 8008d24:	623b      	str	r3, [r7, #32]
   return(result);
 8008d26:	6a3b      	ldr	r3, [r7, #32]
 8008d28:	f023 0301 	bic.w	r3, r3, #1
 8008d2c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	3314      	adds	r3, #20
 8008d36:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008d3a:	633a      	str	r2, [r7, #48]	; 0x30
 8008d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d3e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008d40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d42:	e841 2300 	strex	r3, r2, [r1]
 8008d46:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d1e3      	bne.n	8008d16 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2220      	movs	r2, #32
 8008d52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2200      	movs	r2, #0
 8008d5a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	330c      	adds	r3, #12
 8008d62:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	e853 3f00 	ldrex	r3, [r3]
 8008d6a:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	f023 0310 	bic.w	r3, r3, #16
 8008d72:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	330c      	adds	r3, #12
 8008d7c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008d80:	61fa      	str	r2, [r7, #28]
 8008d82:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d84:	69b9      	ldr	r1, [r7, #24]
 8008d86:	69fa      	ldr	r2, [r7, #28]
 8008d88:	e841 2300 	strex	r3, r2, [r1]
 8008d8c:	617b      	str	r3, [r7, #20]
   return(result);
 8008d8e:	697b      	ldr	r3, [r7, #20]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d1e3      	bne.n	8008d5c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008d94:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008d98:	4619      	mov	r1, r3
 8008d9a:	6878      	ldr	r0, [r7, #4]
 8008d9c:	f000 f848 	bl	8008e30 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008da0:	e023      	b.n	8008dea <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008da6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d009      	beq.n	8008dc2 <HAL_UART_IRQHandler+0x4ea>
 8008dae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008db2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d003      	beq.n	8008dc2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008dba:	6878      	ldr	r0, [r7, #4]
 8008dbc:	f000 fae7 	bl	800938e <UART_Transmit_IT>
    return;
 8008dc0:	e014      	b.n	8008dec <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008dc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008dc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d00e      	beq.n	8008dec <HAL_UART_IRQHandler+0x514>
 8008dce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008dd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d008      	beq.n	8008dec <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f000 fb27 	bl	800942e <UART_EndTransmit_IT>
    return;
 8008de0:	e004      	b.n	8008dec <HAL_UART_IRQHandler+0x514>
    return;
 8008de2:	bf00      	nop
 8008de4:	e002      	b.n	8008dec <HAL_UART_IRQHandler+0x514>
      return;
 8008de6:	bf00      	nop
 8008de8:	e000      	b.n	8008dec <HAL_UART_IRQHandler+0x514>
      return;
 8008dea:	bf00      	nop
  }
}
 8008dec:	37e8      	adds	r7, #232	; 0xe8
 8008dee:	46bd      	mov	sp, r7
 8008df0:	bd80      	pop	{r7, pc}
 8008df2:	bf00      	nop

08008df4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008df4:	b480      	push	{r7}
 8008df6:	b083      	sub	sp, #12
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008dfc:	bf00      	nop
 8008dfe:	370c      	adds	r7, #12
 8008e00:	46bd      	mov	sp, r7
 8008e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e06:	4770      	bx	lr

08008e08 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008e08:	b480      	push	{r7}
 8008e0a:	b083      	sub	sp, #12
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008e10:	bf00      	nop
 8008e12:	370c      	adds	r7, #12
 8008e14:	46bd      	mov	sp, r7
 8008e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1a:	4770      	bx	lr

08008e1c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b083      	sub	sp, #12
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008e24:	bf00      	nop
 8008e26:	370c      	adds	r7, #12
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2e:	4770      	bx	lr

08008e30 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008e30:	b480      	push	{r7}
 8008e32:	b083      	sub	sp, #12
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
 8008e38:	460b      	mov	r3, r1
 8008e3a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008e3c:	bf00      	nop
 8008e3e:	370c      	adds	r7, #12
 8008e40:	46bd      	mov	sp, r7
 8008e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e46:	4770      	bx	lr

08008e48 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b09c      	sub	sp, #112	; 0x70
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e54:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d172      	bne.n	8008f4a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008e64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e66:	2200      	movs	r2, #0
 8008e68:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008e6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	330c      	adds	r3, #12
 8008e70:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e74:	e853 3f00 	ldrex	r3, [r3]
 8008e78:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008e7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008e7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008e80:	66bb      	str	r3, [r7, #104]	; 0x68
 8008e82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	330c      	adds	r3, #12
 8008e88:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008e8a:	65ba      	str	r2, [r7, #88]	; 0x58
 8008e8c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e8e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008e90:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008e92:	e841 2300 	strex	r3, r2, [r1]
 8008e96:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008e98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d1e5      	bne.n	8008e6a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	3314      	adds	r3, #20
 8008ea4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ea8:	e853 3f00 	ldrex	r3, [r3]
 8008eac:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008eae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008eb0:	f023 0301 	bic.w	r3, r3, #1
 8008eb4:	667b      	str	r3, [r7, #100]	; 0x64
 8008eb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	3314      	adds	r3, #20
 8008ebc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008ebe:	647a      	str	r2, [r7, #68]	; 0x44
 8008ec0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ec2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008ec4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008ec6:	e841 2300 	strex	r3, r2, [r1]
 8008eca:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008ecc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d1e5      	bne.n	8008e9e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ed2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	3314      	adds	r3, #20
 8008ed8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008edc:	e853 3f00 	ldrex	r3, [r3]
 8008ee0:	623b      	str	r3, [r7, #32]
   return(result);
 8008ee2:	6a3b      	ldr	r3, [r7, #32]
 8008ee4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ee8:	663b      	str	r3, [r7, #96]	; 0x60
 8008eea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	3314      	adds	r3, #20
 8008ef0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008ef2:	633a      	str	r2, [r7, #48]	; 0x30
 8008ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ef6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008ef8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008efa:	e841 2300 	strex	r3, r2, [r1]
 8008efe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008f00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d1e5      	bne.n	8008ed2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008f06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f08:	2220      	movs	r2, #32
 8008f0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f12:	2b01      	cmp	r3, #1
 8008f14:	d119      	bne.n	8008f4a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	330c      	adds	r3, #12
 8008f1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f1e:	693b      	ldr	r3, [r7, #16]
 8008f20:	e853 3f00 	ldrex	r3, [r3]
 8008f24:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	f023 0310 	bic.w	r3, r3, #16
 8008f2c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008f2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	330c      	adds	r3, #12
 8008f34:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008f36:	61fa      	str	r2, [r7, #28]
 8008f38:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f3a:	69b9      	ldr	r1, [r7, #24]
 8008f3c:	69fa      	ldr	r2, [r7, #28]
 8008f3e:	e841 2300 	strex	r3, r2, [r1]
 8008f42:	617b      	str	r3, [r7, #20]
   return(result);
 8008f44:	697b      	ldr	r3, [r7, #20]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d1e5      	bne.n	8008f16 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f4e:	2b01      	cmp	r3, #1
 8008f50:	d106      	bne.n	8008f60 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f54:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008f56:	4619      	mov	r1, r3
 8008f58:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008f5a:	f7ff ff69 	bl	8008e30 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008f5e:	e002      	b.n	8008f66 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8008f60:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008f62:	f7f9 fb39 	bl	80025d8 <HAL_UART_RxCpltCallback>
}
 8008f66:	bf00      	nop
 8008f68:	3770      	adds	r7, #112	; 0x70
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	bd80      	pop	{r7, pc}

08008f6e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008f6e:	b580      	push	{r7, lr}
 8008f70:	b084      	sub	sp, #16
 8008f72:	af00      	add	r7, sp, #0
 8008f74:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f7a:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f80:	2b01      	cmp	r3, #1
 8008f82:	d108      	bne.n	8008f96 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008f88:	085b      	lsrs	r3, r3, #1
 8008f8a:	b29b      	uxth	r3, r3
 8008f8c:	4619      	mov	r1, r3
 8008f8e:	68f8      	ldr	r0, [r7, #12]
 8008f90:	f7ff ff4e 	bl	8008e30 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008f94:	e002      	b.n	8008f9c <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8008f96:	68f8      	ldr	r0, [r7, #12]
 8008f98:	f7ff ff36 	bl	8008e08 <HAL_UART_RxHalfCpltCallback>
}
 8008f9c:	bf00      	nop
 8008f9e:	3710      	adds	r7, #16
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	bd80      	pop	{r7, pc}

08008fa4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b084      	sub	sp, #16
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008fac:	2300      	movs	r3, #0
 8008fae:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fb4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008fb6:	68bb      	ldr	r3, [r7, #8]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	695b      	ldr	r3, [r3, #20]
 8008fbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008fc0:	2b80      	cmp	r3, #128	; 0x80
 8008fc2:	bf0c      	ite	eq
 8008fc4:	2301      	moveq	r3, #1
 8008fc6:	2300      	movne	r3, #0
 8008fc8:	b2db      	uxtb	r3, r3
 8008fca:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008fcc:	68bb      	ldr	r3, [r7, #8]
 8008fce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008fd2:	b2db      	uxtb	r3, r3
 8008fd4:	2b21      	cmp	r3, #33	; 0x21
 8008fd6:	d108      	bne.n	8008fea <UART_DMAError+0x46>
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d005      	beq.n	8008fea <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008fde:	68bb      	ldr	r3, [r7, #8]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008fe4:	68b8      	ldr	r0, [r7, #8]
 8008fe6:	f000 f933 	bl	8009250 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008fea:	68bb      	ldr	r3, [r7, #8]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	695b      	ldr	r3, [r3, #20]
 8008ff0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ff4:	2b40      	cmp	r3, #64	; 0x40
 8008ff6:	bf0c      	ite	eq
 8008ff8:	2301      	moveq	r3, #1
 8008ffa:	2300      	movne	r3, #0
 8008ffc:	b2db      	uxtb	r3, r3
 8008ffe:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009006:	b2db      	uxtb	r3, r3
 8009008:	2b22      	cmp	r3, #34	; 0x22
 800900a:	d108      	bne.n	800901e <UART_DMAError+0x7a>
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d005      	beq.n	800901e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009012:	68bb      	ldr	r3, [r7, #8]
 8009014:	2200      	movs	r2, #0
 8009016:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009018:	68b8      	ldr	r0, [r7, #8]
 800901a:	f000 f941 	bl	80092a0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009022:	f043 0210 	orr.w	r2, r3, #16
 8009026:	68bb      	ldr	r3, [r7, #8]
 8009028:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800902a:	68b8      	ldr	r0, [r7, #8]
 800902c:	f7ff fef6 	bl	8008e1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009030:	bf00      	nop
 8009032:	3710      	adds	r7, #16
 8009034:	46bd      	mov	sp, r7
 8009036:	bd80      	pop	{r7, pc}

08009038 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b090      	sub	sp, #64	; 0x40
 800903c:	af00      	add	r7, sp, #0
 800903e:	60f8      	str	r0, [r7, #12]
 8009040:	60b9      	str	r1, [r7, #8]
 8009042:	603b      	str	r3, [r7, #0]
 8009044:	4613      	mov	r3, r2
 8009046:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009048:	e050      	b.n	80090ec <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800904a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800904c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009050:	d04c      	beq.n	80090ec <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009052:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009054:	2b00      	cmp	r3, #0
 8009056:	d007      	beq.n	8009068 <UART_WaitOnFlagUntilTimeout+0x30>
 8009058:	f7fa fc9c 	bl	8003994 <HAL_GetTick>
 800905c:	4602      	mov	r2, r0
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	1ad3      	subs	r3, r2, r3
 8009062:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009064:	429a      	cmp	r2, r3
 8009066:	d241      	bcs.n	80090ec <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	330c      	adds	r3, #12
 800906e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009072:	e853 3f00 	ldrex	r3, [r3]
 8009076:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800907a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800907e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	330c      	adds	r3, #12
 8009086:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009088:	637a      	str	r2, [r7, #52]	; 0x34
 800908a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800908c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800908e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009090:	e841 2300 	strex	r3, r2, [r1]
 8009094:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009096:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009098:	2b00      	cmp	r3, #0
 800909a:	d1e5      	bne.n	8009068 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	3314      	adds	r3, #20
 80090a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090a4:	697b      	ldr	r3, [r7, #20]
 80090a6:	e853 3f00 	ldrex	r3, [r3]
 80090aa:	613b      	str	r3, [r7, #16]
   return(result);
 80090ac:	693b      	ldr	r3, [r7, #16]
 80090ae:	f023 0301 	bic.w	r3, r3, #1
 80090b2:	63bb      	str	r3, [r7, #56]	; 0x38
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	3314      	adds	r3, #20
 80090ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80090bc:	623a      	str	r2, [r7, #32]
 80090be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090c0:	69f9      	ldr	r1, [r7, #28]
 80090c2:	6a3a      	ldr	r2, [r7, #32]
 80090c4:	e841 2300 	strex	r3, r2, [r1]
 80090c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80090ca:	69bb      	ldr	r3, [r7, #24]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d1e5      	bne.n	800909c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	2220      	movs	r2, #32
 80090d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	2220      	movs	r2, #32
 80090dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	2200      	movs	r2, #0
 80090e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80090e8:	2303      	movs	r3, #3
 80090ea:	e00f      	b.n	800910c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	681a      	ldr	r2, [r3, #0]
 80090f2:	68bb      	ldr	r3, [r7, #8]
 80090f4:	4013      	ands	r3, r2
 80090f6:	68ba      	ldr	r2, [r7, #8]
 80090f8:	429a      	cmp	r2, r3
 80090fa:	bf0c      	ite	eq
 80090fc:	2301      	moveq	r3, #1
 80090fe:	2300      	movne	r3, #0
 8009100:	b2db      	uxtb	r3, r3
 8009102:	461a      	mov	r2, r3
 8009104:	79fb      	ldrb	r3, [r7, #7]
 8009106:	429a      	cmp	r2, r3
 8009108:	d09f      	beq.n	800904a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800910a:	2300      	movs	r3, #0
}
 800910c:	4618      	mov	r0, r3
 800910e:	3740      	adds	r7, #64	; 0x40
 8009110:	46bd      	mov	sp, r7
 8009112:	bd80      	pop	{r7, pc}

08009114 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b098      	sub	sp, #96	; 0x60
 8009118:	af00      	add	r7, sp, #0
 800911a:	60f8      	str	r0, [r7, #12]
 800911c:	60b9      	str	r1, [r7, #8]
 800911e:	4613      	mov	r3, r2
 8009120:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009122:	68ba      	ldr	r2, [r7, #8]
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	88fa      	ldrh	r2, [r7, #6]
 800912c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	2200      	movs	r2, #0
 8009132:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	2222      	movs	r2, #34	; 0x22
 8009138:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009140:	4a40      	ldr	r2, [pc, #256]	; (8009244 <UART_Start_Receive_DMA+0x130>)
 8009142:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009148:	4a3f      	ldr	r2, [pc, #252]	; (8009248 <UART_Start_Receive_DMA+0x134>)
 800914a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009150:	4a3e      	ldr	r2, [pc, #248]	; (800924c <UART_Start_Receive_DMA+0x138>)
 8009152:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009158:	2200      	movs	r2, #0
 800915a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800915c:	f107 0308 	add.w	r3, r7, #8
 8009160:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	3304      	adds	r3, #4
 800916c:	4619      	mov	r1, r3
 800916e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009170:	681a      	ldr	r2, [r3, #0]
 8009172:	88fb      	ldrh	r3, [r7, #6]
 8009174:	f7fa fdfe 	bl	8003d74 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009178:	2300      	movs	r3, #0
 800917a:	613b      	str	r3, [r7, #16]
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	613b      	str	r3, [r7, #16]
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	685b      	ldr	r3, [r3, #4]
 800918a:	613b      	str	r3, [r7, #16]
 800918c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2200      	movs	r2, #0
 8009192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	691b      	ldr	r3, [r3, #16]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d019      	beq.n	80091d2 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	330c      	adds	r3, #12
 80091a4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091a8:	e853 3f00 	ldrex	r3, [r3]
 80091ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80091ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80091b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80091b4:	65bb      	str	r3, [r7, #88]	; 0x58
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	330c      	adds	r3, #12
 80091bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80091be:	64fa      	str	r2, [r7, #76]	; 0x4c
 80091c0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091c2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80091c4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80091c6:	e841 2300 	strex	r3, r2, [r1]
 80091ca:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80091cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d1e5      	bne.n	800919e <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	3314      	adds	r3, #20
 80091d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091dc:	e853 3f00 	ldrex	r3, [r3]
 80091e0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80091e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091e4:	f043 0301 	orr.w	r3, r3, #1
 80091e8:	657b      	str	r3, [r7, #84]	; 0x54
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	3314      	adds	r3, #20
 80091f0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80091f2:	63ba      	str	r2, [r7, #56]	; 0x38
 80091f4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091f6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80091f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80091fa:	e841 2300 	strex	r3, r2, [r1]
 80091fe:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009200:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009202:	2b00      	cmp	r3, #0
 8009204:	d1e5      	bne.n	80091d2 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	3314      	adds	r3, #20
 800920c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800920e:	69bb      	ldr	r3, [r7, #24]
 8009210:	e853 3f00 	ldrex	r3, [r3]
 8009214:	617b      	str	r3, [r7, #20]
   return(result);
 8009216:	697b      	ldr	r3, [r7, #20]
 8009218:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800921c:	653b      	str	r3, [r7, #80]	; 0x50
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	3314      	adds	r3, #20
 8009224:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009226:	627a      	str	r2, [r7, #36]	; 0x24
 8009228:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800922a:	6a39      	ldr	r1, [r7, #32]
 800922c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800922e:	e841 2300 	strex	r3, r2, [r1]
 8009232:	61fb      	str	r3, [r7, #28]
   return(result);
 8009234:	69fb      	ldr	r3, [r7, #28]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d1e5      	bne.n	8009206 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800923a:	2300      	movs	r3, #0
}
 800923c:	4618      	mov	r0, r3
 800923e:	3760      	adds	r7, #96	; 0x60
 8009240:	46bd      	mov	sp, r7
 8009242:	bd80      	pop	{r7, pc}
 8009244:	08008e49 	.word	0x08008e49
 8009248:	08008f6f 	.word	0x08008f6f
 800924c:	08008fa5 	.word	0x08008fa5

08009250 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009250:	b480      	push	{r7}
 8009252:	b089      	sub	sp, #36	; 0x24
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	330c      	adds	r3, #12
 800925e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	e853 3f00 	ldrex	r3, [r3]
 8009266:	60bb      	str	r3, [r7, #8]
   return(result);
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800926e:	61fb      	str	r3, [r7, #28]
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	330c      	adds	r3, #12
 8009276:	69fa      	ldr	r2, [r7, #28]
 8009278:	61ba      	str	r2, [r7, #24]
 800927a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800927c:	6979      	ldr	r1, [r7, #20]
 800927e:	69ba      	ldr	r2, [r7, #24]
 8009280:	e841 2300 	strex	r3, r2, [r1]
 8009284:	613b      	str	r3, [r7, #16]
   return(result);
 8009286:	693b      	ldr	r3, [r7, #16]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d1e5      	bne.n	8009258 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2220      	movs	r2, #32
 8009290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8009294:	bf00      	nop
 8009296:	3724      	adds	r7, #36	; 0x24
 8009298:	46bd      	mov	sp, r7
 800929a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929e:	4770      	bx	lr

080092a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80092a0:	b480      	push	{r7}
 80092a2:	b095      	sub	sp, #84	; 0x54
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	330c      	adds	r3, #12
 80092ae:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092b2:	e853 3f00 	ldrex	r3, [r3]
 80092b6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80092b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092ba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80092be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	330c      	adds	r3, #12
 80092c6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80092c8:	643a      	str	r2, [r7, #64]	; 0x40
 80092ca:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092cc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80092ce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80092d0:	e841 2300 	strex	r3, r2, [r1]
 80092d4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80092d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d1e5      	bne.n	80092a8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	3314      	adds	r3, #20
 80092e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092e4:	6a3b      	ldr	r3, [r7, #32]
 80092e6:	e853 3f00 	ldrex	r3, [r3]
 80092ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80092ec:	69fb      	ldr	r3, [r7, #28]
 80092ee:	f023 0301 	bic.w	r3, r3, #1
 80092f2:	64bb      	str	r3, [r7, #72]	; 0x48
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	3314      	adds	r3, #20
 80092fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80092fc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80092fe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009300:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009302:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009304:	e841 2300 	strex	r3, r2, [r1]
 8009308:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800930a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800930c:	2b00      	cmp	r3, #0
 800930e:	d1e5      	bne.n	80092dc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009314:	2b01      	cmp	r3, #1
 8009316:	d119      	bne.n	800934c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	330c      	adds	r3, #12
 800931e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	e853 3f00 	ldrex	r3, [r3]
 8009326:	60bb      	str	r3, [r7, #8]
   return(result);
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	f023 0310 	bic.w	r3, r3, #16
 800932e:	647b      	str	r3, [r7, #68]	; 0x44
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	330c      	adds	r3, #12
 8009336:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009338:	61ba      	str	r2, [r7, #24]
 800933a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800933c:	6979      	ldr	r1, [r7, #20]
 800933e:	69ba      	ldr	r2, [r7, #24]
 8009340:	e841 2300 	strex	r3, r2, [r1]
 8009344:	613b      	str	r3, [r7, #16]
   return(result);
 8009346:	693b      	ldr	r3, [r7, #16]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d1e5      	bne.n	8009318 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2220      	movs	r2, #32
 8009350:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2200      	movs	r2, #0
 8009358:	631a      	str	r2, [r3, #48]	; 0x30
}
 800935a:	bf00      	nop
 800935c:	3754      	adds	r7, #84	; 0x54
 800935e:	46bd      	mov	sp, r7
 8009360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009364:	4770      	bx	lr

08009366 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009366:	b580      	push	{r7, lr}
 8009368:	b084      	sub	sp, #16
 800936a:	af00      	add	r7, sp, #0
 800936c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009372:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	2200      	movs	r2, #0
 8009378:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	2200      	movs	r2, #0
 800937e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009380:	68f8      	ldr	r0, [r7, #12]
 8009382:	f7ff fd4b 	bl	8008e1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009386:	bf00      	nop
 8009388:	3710      	adds	r7, #16
 800938a:	46bd      	mov	sp, r7
 800938c:	bd80      	pop	{r7, pc}

0800938e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800938e:	b480      	push	{r7}
 8009390:	b085      	sub	sp, #20
 8009392:	af00      	add	r7, sp, #0
 8009394:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800939c:	b2db      	uxtb	r3, r3
 800939e:	2b21      	cmp	r3, #33	; 0x21
 80093a0:	d13e      	bne.n	8009420 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	689b      	ldr	r3, [r3, #8]
 80093a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80093aa:	d114      	bne.n	80093d6 <UART_Transmit_IT+0x48>
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	691b      	ldr	r3, [r3, #16]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d110      	bne.n	80093d6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	6a1b      	ldr	r3, [r3, #32]
 80093b8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	881b      	ldrh	r3, [r3, #0]
 80093be:	461a      	mov	r2, r3
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80093c8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	6a1b      	ldr	r3, [r3, #32]
 80093ce:	1c9a      	adds	r2, r3, #2
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	621a      	str	r2, [r3, #32]
 80093d4:	e008      	b.n	80093e8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6a1b      	ldr	r3, [r3, #32]
 80093da:	1c59      	adds	r1, r3, #1
 80093dc:	687a      	ldr	r2, [r7, #4]
 80093de:	6211      	str	r1, [r2, #32]
 80093e0:	781a      	ldrb	r2, [r3, #0]
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80093ec:	b29b      	uxth	r3, r3
 80093ee:	3b01      	subs	r3, #1
 80093f0:	b29b      	uxth	r3, r3
 80093f2:	687a      	ldr	r2, [r7, #4]
 80093f4:	4619      	mov	r1, r3
 80093f6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d10f      	bne.n	800941c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	68da      	ldr	r2, [r3, #12]
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800940a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	68da      	ldr	r2, [r3, #12]
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800941a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800941c:	2300      	movs	r3, #0
 800941e:	e000      	b.n	8009422 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009420:	2302      	movs	r3, #2
  }
}
 8009422:	4618      	mov	r0, r3
 8009424:	3714      	adds	r7, #20
 8009426:	46bd      	mov	sp, r7
 8009428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942c:	4770      	bx	lr

0800942e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800942e:	b580      	push	{r7, lr}
 8009430:	b082      	sub	sp, #8
 8009432:	af00      	add	r7, sp, #0
 8009434:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	68da      	ldr	r2, [r3, #12]
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009444:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	2220      	movs	r2, #32
 800944a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800944e:	6878      	ldr	r0, [r7, #4]
 8009450:	f7ff fcd0 	bl	8008df4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009454:	2300      	movs	r3, #0
}
 8009456:	4618      	mov	r0, r3
 8009458:	3708      	adds	r7, #8
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}

0800945e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800945e:	b580      	push	{r7, lr}
 8009460:	b08c      	sub	sp, #48	; 0x30
 8009462:	af00      	add	r7, sp, #0
 8009464:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800946c:	b2db      	uxtb	r3, r3
 800946e:	2b22      	cmp	r3, #34	; 0x22
 8009470:	f040 80ab 	bne.w	80095ca <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	689b      	ldr	r3, [r3, #8]
 8009478:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800947c:	d117      	bne.n	80094ae <UART_Receive_IT+0x50>
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	691b      	ldr	r3, [r3, #16]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d113      	bne.n	80094ae <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009486:	2300      	movs	r3, #0
 8009488:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800948e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	685b      	ldr	r3, [r3, #4]
 8009496:	b29b      	uxth	r3, r3
 8009498:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800949c:	b29a      	uxth	r2, r3
 800949e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094a0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094a6:	1c9a      	adds	r2, r3, #2
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	629a      	str	r2, [r3, #40]	; 0x28
 80094ac:	e026      	b.n	80094fc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094b2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80094b4:	2300      	movs	r3, #0
 80094b6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	689b      	ldr	r3, [r3, #8]
 80094bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80094c0:	d007      	beq.n	80094d2 <UART_Receive_IT+0x74>
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	689b      	ldr	r3, [r3, #8]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d10a      	bne.n	80094e0 <UART_Receive_IT+0x82>
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	691b      	ldr	r3, [r3, #16]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d106      	bne.n	80094e0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	685b      	ldr	r3, [r3, #4]
 80094d8:	b2da      	uxtb	r2, r3
 80094da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094dc:	701a      	strb	r2, [r3, #0]
 80094de:	e008      	b.n	80094f2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	685b      	ldr	r3, [r3, #4]
 80094e6:	b2db      	uxtb	r3, r3
 80094e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80094ec:	b2da      	uxtb	r2, r3
 80094ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094f0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094f6:	1c5a      	adds	r2, r3, #1
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009500:	b29b      	uxth	r3, r3
 8009502:	3b01      	subs	r3, #1
 8009504:	b29b      	uxth	r3, r3
 8009506:	687a      	ldr	r2, [r7, #4]
 8009508:	4619      	mov	r1, r3
 800950a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800950c:	2b00      	cmp	r3, #0
 800950e:	d15a      	bne.n	80095c6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	68da      	ldr	r2, [r3, #12]
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f022 0220 	bic.w	r2, r2, #32
 800951e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	68da      	ldr	r2, [r3, #12]
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800952e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	695a      	ldr	r2, [r3, #20]
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	f022 0201 	bic.w	r2, r2, #1
 800953e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2220      	movs	r2, #32
 8009544:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800954c:	2b01      	cmp	r3, #1
 800954e:	d135      	bne.n	80095bc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2200      	movs	r2, #0
 8009554:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	330c      	adds	r3, #12
 800955c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800955e:	697b      	ldr	r3, [r7, #20]
 8009560:	e853 3f00 	ldrex	r3, [r3]
 8009564:	613b      	str	r3, [r7, #16]
   return(result);
 8009566:	693b      	ldr	r3, [r7, #16]
 8009568:	f023 0310 	bic.w	r3, r3, #16
 800956c:	627b      	str	r3, [r7, #36]	; 0x24
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	330c      	adds	r3, #12
 8009574:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009576:	623a      	str	r2, [r7, #32]
 8009578:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800957a:	69f9      	ldr	r1, [r7, #28]
 800957c:	6a3a      	ldr	r2, [r7, #32]
 800957e:	e841 2300 	strex	r3, r2, [r1]
 8009582:	61bb      	str	r3, [r7, #24]
   return(result);
 8009584:	69bb      	ldr	r3, [r7, #24]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d1e5      	bne.n	8009556 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	f003 0310 	and.w	r3, r3, #16
 8009594:	2b10      	cmp	r3, #16
 8009596:	d10a      	bne.n	80095ae <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009598:	2300      	movs	r3, #0
 800959a:	60fb      	str	r3, [r7, #12]
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	60fb      	str	r3, [r7, #12]
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	685b      	ldr	r3, [r3, #4]
 80095aa:	60fb      	str	r3, [r7, #12]
 80095ac:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80095b2:	4619      	mov	r1, r3
 80095b4:	6878      	ldr	r0, [r7, #4]
 80095b6:	f7ff fc3b 	bl	8008e30 <HAL_UARTEx_RxEventCallback>
 80095ba:	e002      	b.n	80095c2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80095bc:	6878      	ldr	r0, [r7, #4]
 80095be:	f7f9 f80b 	bl	80025d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80095c2:	2300      	movs	r3, #0
 80095c4:	e002      	b.n	80095cc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80095c6:	2300      	movs	r3, #0
 80095c8:	e000      	b.n	80095cc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80095ca:	2302      	movs	r3, #2
  }
}
 80095cc:	4618      	mov	r0, r3
 80095ce:	3730      	adds	r7, #48	; 0x30
 80095d0:	46bd      	mov	sp, r7
 80095d2:	bd80      	pop	{r7, pc}

080095d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80095d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80095d8:	b0c0      	sub	sp, #256	; 0x100
 80095da:	af00      	add	r7, sp, #0
 80095dc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80095e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	691b      	ldr	r3, [r3, #16]
 80095e8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80095ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095f0:	68d9      	ldr	r1, [r3, #12]
 80095f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095f6:	681a      	ldr	r2, [r3, #0]
 80095f8:	ea40 0301 	orr.w	r3, r0, r1
 80095fc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80095fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009602:	689a      	ldr	r2, [r3, #8]
 8009604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009608:	691b      	ldr	r3, [r3, #16]
 800960a:	431a      	orrs	r2, r3
 800960c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009610:	695b      	ldr	r3, [r3, #20]
 8009612:	431a      	orrs	r2, r3
 8009614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009618:	69db      	ldr	r3, [r3, #28]
 800961a:	4313      	orrs	r3, r2
 800961c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	68db      	ldr	r3, [r3, #12]
 8009628:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800962c:	f021 010c 	bic.w	r1, r1, #12
 8009630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009634:	681a      	ldr	r2, [r3, #0]
 8009636:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800963a:	430b      	orrs	r3, r1
 800963c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800963e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	695b      	ldr	r3, [r3, #20]
 8009646:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800964a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800964e:	6999      	ldr	r1, [r3, #24]
 8009650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009654:	681a      	ldr	r2, [r3, #0]
 8009656:	ea40 0301 	orr.w	r3, r0, r1
 800965a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800965c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009660:	681a      	ldr	r2, [r3, #0]
 8009662:	4b8f      	ldr	r3, [pc, #572]	; (80098a0 <UART_SetConfig+0x2cc>)
 8009664:	429a      	cmp	r2, r3
 8009666:	d005      	beq.n	8009674 <UART_SetConfig+0xa0>
 8009668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800966c:	681a      	ldr	r2, [r3, #0]
 800966e:	4b8d      	ldr	r3, [pc, #564]	; (80098a4 <UART_SetConfig+0x2d0>)
 8009670:	429a      	cmp	r2, r3
 8009672:	d104      	bne.n	800967e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009674:	f7fe f9ce 	bl	8007a14 <HAL_RCC_GetPCLK2Freq>
 8009678:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800967c:	e003      	b.n	8009686 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800967e:	f7fe f9b5 	bl	80079ec <HAL_RCC_GetPCLK1Freq>
 8009682:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009686:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800968a:	69db      	ldr	r3, [r3, #28]
 800968c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009690:	f040 810c 	bne.w	80098ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009694:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009698:	2200      	movs	r2, #0
 800969a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800969e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80096a2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80096a6:	4622      	mov	r2, r4
 80096a8:	462b      	mov	r3, r5
 80096aa:	1891      	adds	r1, r2, r2
 80096ac:	65b9      	str	r1, [r7, #88]	; 0x58
 80096ae:	415b      	adcs	r3, r3
 80096b0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80096b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80096b6:	4621      	mov	r1, r4
 80096b8:	eb12 0801 	adds.w	r8, r2, r1
 80096bc:	4629      	mov	r1, r5
 80096be:	eb43 0901 	adc.w	r9, r3, r1
 80096c2:	f04f 0200 	mov.w	r2, #0
 80096c6:	f04f 0300 	mov.w	r3, #0
 80096ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80096ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80096d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80096d6:	4690      	mov	r8, r2
 80096d8:	4699      	mov	r9, r3
 80096da:	4623      	mov	r3, r4
 80096dc:	eb18 0303 	adds.w	r3, r8, r3
 80096e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80096e4:	462b      	mov	r3, r5
 80096e6:	eb49 0303 	adc.w	r3, r9, r3
 80096ea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80096ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80096f2:	685b      	ldr	r3, [r3, #4]
 80096f4:	2200      	movs	r2, #0
 80096f6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80096fa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80096fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009702:	460b      	mov	r3, r1
 8009704:	18db      	adds	r3, r3, r3
 8009706:	653b      	str	r3, [r7, #80]	; 0x50
 8009708:	4613      	mov	r3, r2
 800970a:	eb42 0303 	adc.w	r3, r2, r3
 800970e:	657b      	str	r3, [r7, #84]	; 0x54
 8009710:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009714:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009718:	f7f7 fabe 	bl	8000c98 <__aeabi_uldivmod>
 800971c:	4602      	mov	r2, r0
 800971e:	460b      	mov	r3, r1
 8009720:	4b61      	ldr	r3, [pc, #388]	; (80098a8 <UART_SetConfig+0x2d4>)
 8009722:	fba3 2302 	umull	r2, r3, r3, r2
 8009726:	095b      	lsrs	r3, r3, #5
 8009728:	011c      	lsls	r4, r3, #4
 800972a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800972e:	2200      	movs	r2, #0
 8009730:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009734:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009738:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800973c:	4642      	mov	r2, r8
 800973e:	464b      	mov	r3, r9
 8009740:	1891      	adds	r1, r2, r2
 8009742:	64b9      	str	r1, [r7, #72]	; 0x48
 8009744:	415b      	adcs	r3, r3
 8009746:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009748:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800974c:	4641      	mov	r1, r8
 800974e:	eb12 0a01 	adds.w	sl, r2, r1
 8009752:	4649      	mov	r1, r9
 8009754:	eb43 0b01 	adc.w	fp, r3, r1
 8009758:	f04f 0200 	mov.w	r2, #0
 800975c:	f04f 0300 	mov.w	r3, #0
 8009760:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009764:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009768:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800976c:	4692      	mov	sl, r2
 800976e:	469b      	mov	fp, r3
 8009770:	4643      	mov	r3, r8
 8009772:	eb1a 0303 	adds.w	r3, sl, r3
 8009776:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800977a:	464b      	mov	r3, r9
 800977c:	eb4b 0303 	adc.w	r3, fp, r3
 8009780:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009788:	685b      	ldr	r3, [r3, #4]
 800978a:	2200      	movs	r2, #0
 800978c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009790:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009794:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009798:	460b      	mov	r3, r1
 800979a:	18db      	adds	r3, r3, r3
 800979c:	643b      	str	r3, [r7, #64]	; 0x40
 800979e:	4613      	mov	r3, r2
 80097a0:	eb42 0303 	adc.w	r3, r2, r3
 80097a4:	647b      	str	r3, [r7, #68]	; 0x44
 80097a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80097aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80097ae:	f7f7 fa73 	bl	8000c98 <__aeabi_uldivmod>
 80097b2:	4602      	mov	r2, r0
 80097b4:	460b      	mov	r3, r1
 80097b6:	4611      	mov	r1, r2
 80097b8:	4b3b      	ldr	r3, [pc, #236]	; (80098a8 <UART_SetConfig+0x2d4>)
 80097ba:	fba3 2301 	umull	r2, r3, r3, r1
 80097be:	095b      	lsrs	r3, r3, #5
 80097c0:	2264      	movs	r2, #100	; 0x64
 80097c2:	fb02 f303 	mul.w	r3, r2, r3
 80097c6:	1acb      	subs	r3, r1, r3
 80097c8:	00db      	lsls	r3, r3, #3
 80097ca:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80097ce:	4b36      	ldr	r3, [pc, #216]	; (80098a8 <UART_SetConfig+0x2d4>)
 80097d0:	fba3 2302 	umull	r2, r3, r3, r2
 80097d4:	095b      	lsrs	r3, r3, #5
 80097d6:	005b      	lsls	r3, r3, #1
 80097d8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80097dc:	441c      	add	r4, r3
 80097de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80097e2:	2200      	movs	r2, #0
 80097e4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80097e8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80097ec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80097f0:	4642      	mov	r2, r8
 80097f2:	464b      	mov	r3, r9
 80097f4:	1891      	adds	r1, r2, r2
 80097f6:	63b9      	str	r1, [r7, #56]	; 0x38
 80097f8:	415b      	adcs	r3, r3
 80097fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80097fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009800:	4641      	mov	r1, r8
 8009802:	1851      	adds	r1, r2, r1
 8009804:	6339      	str	r1, [r7, #48]	; 0x30
 8009806:	4649      	mov	r1, r9
 8009808:	414b      	adcs	r3, r1
 800980a:	637b      	str	r3, [r7, #52]	; 0x34
 800980c:	f04f 0200 	mov.w	r2, #0
 8009810:	f04f 0300 	mov.w	r3, #0
 8009814:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009818:	4659      	mov	r1, fp
 800981a:	00cb      	lsls	r3, r1, #3
 800981c:	4651      	mov	r1, sl
 800981e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009822:	4651      	mov	r1, sl
 8009824:	00ca      	lsls	r2, r1, #3
 8009826:	4610      	mov	r0, r2
 8009828:	4619      	mov	r1, r3
 800982a:	4603      	mov	r3, r0
 800982c:	4642      	mov	r2, r8
 800982e:	189b      	adds	r3, r3, r2
 8009830:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009834:	464b      	mov	r3, r9
 8009836:	460a      	mov	r2, r1
 8009838:	eb42 0303 	adc.w	r3, r2, r3
 800983c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009844:	685b      	ldr	r3, [r3, #4]
 8009846:	2200      	movs	r2, #0
 8009848:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800984c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009850:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009854:	460b      	mov	r3, r1
 8009856:	18db      	adds	r3, r3, r3
 8009858:	62bb      	str	r3, [r7, #40]	; 0x28
 800985a:	4613      	mov	r3, r2
 800985c:	eb42 0303 	adc.w	r3, r2, r3
 8009860:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009862:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009866:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800986a:	f7f7 fa15 	bl	8000c98 <__aeabi_uldivmod>
 800986e:	4602      	mov	r2, r0
 8009870:	460b      	mov	r3, r1
 8009872:	4b0d      	ldr	r3, [pc, #52]	; (80098a8 <UART_SetConfig+0x2d4>)
 8009874:	fba3 1302 	umull	r1, r3, r3, r2
 8009878:	095b      	lsrs	r3, r3, #5
 800987a:	2164      	movs	r1, #100	; 0x64
 800987c:	fb01 f303 	mul.w	r3, r1, r3
 8009880:	1ad3      	subs	r3, r2, r3
 8009882:	00db      	lsls	r3, r3, #3
 8009884:	3332      	adds	r3, #50	; 0x32
 8009886:	4a08      	ldr	r2, [pc, #32]	; (80098a8 <UART_SetConfig+0x2d4>)
 8009888:	fba2 2303 	umull	r2, r3, r2, r3
 800988c:	095b      	lsrs	r3, r3, #5
 800988e:	f003 0207 	and.w	r2, r3, #7
 8009892:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	4422      	add	r2, r4
 800989a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800989c:	e105      	b.n	8009aaa <UART_SetConfig+0x4d6>
 800989e:	bf00      	nop
 80098a0:	40011000 	.word	0x40011000
 80098a4:	40011400 	.word	0x40011400
 80098a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80098ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80098b0:	2200      	movs	r2, #0
 80098b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80098b6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80098ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80098be:	4642      	mov	r2, r8
 80098c0:	464b      	mov	r3, r9
 80098c2:	1891      	adds	r1, r2, r2
 80098c4:	6239      	str	r1, [r7, #32]
 80098c6:	415b      	adcs	r3, r3
 80098c8:	627b      	str	r3, [r7, #36]	; 0x24
 80098ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80098ce:	4641      	mov	r1, r8
 80098d0:	1854      	adds	r4, r2, r1
 80098d2:	4649      	mov	r1, r9
 80098d4:	eb43 0501 	adc.w	r5, r3, r1
 80098d8:	f04f 0200 	mov.w	r2, #0
 80098dc:	f04f 0300 	mov.w	r3, #0
 80098e0:	00eb      	lsls	r3, r5, #3
 80098e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80098e6:	00e2      	lsls	r2, r4, #3
 80098e8:	4614      	mov	r4, r2
 80098ea:	461d      	mov	r5, r3
 80098ec:	4643      	mov	r3, r8
 80098ee:	18e3      	adds	r3, r4, r3
 80098f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80098f4:	464b      	mov	r3, r9
 80098f6:	eb45 0303 	adc.w	r3, r5, r3
 80098fa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80098fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	2200      	movs	r2, #0
 8009906:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800990a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800990e:	f04f 0200 	mov.w	r2, #0
 8009912:	f04f 0300 	mov.w	r3, #0
 8009916:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800991a:	4629      	mov	r1, r5
 800991c:	008b      	lsls	r3, r1, #2
 800991e:	4621      	mov	r1, r4
 8009920:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009924:	4621      	mov	r1, r4
 8009926:	008a      	lsls	r2, r1, #2
 8009928:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800992c:	f7f7 f9b4 	bl	8000c98 <__aeabi_uldivmod>
 8009930:	4602      	mov	r2, r0
 8009932:	460b      	mov	r3, r1
 8009934:	4b60      	ldr	r3, [pc, #384]	; (8009ab8 <UART_SetConfig+0x4e4>)
 8009936:	fba3 2302 	umull	r2, r3, r3, r2
 800993a:	095b      	lsrs	r3, r3, #5
 800993c:	011c      	lsls	r4, r3, #4
 800993e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009942:	2200      	movs	r2, #0
 8009944:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009948:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800994c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009950:	4642      	mov	r2, r8
 8009952:	464b      	mov	r3, r9
 8009954:	1891      	adds	r1, r2, r2
 8009956:	61b9      	str	r1, [r7, #24]
 8009958:	415b      	adcs	r3, r3
 800995a:	61fb      	str	r3, [r7, #28]
 800995c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009960:	4641      	mov	r1, r8
 8009962:	1851      	adds	r1, r2, r1
 8009964:	6139      	str	r1, [r7, #16]
 8009966:	4649      	mov	r1, r9
 8009968:	414b      	adcs	r3, r1
 800996a:	617b      	str	r3, [r7, #20]
 800996c:	f04f 0200 	mov.w	r2, #0
 8009970:	f04f 0300 	mov.w	r3, #0
 8009974:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009978:	4659      	mov	r1, fp
 800997a:	00cb      	lsls	r3, r1, #3
 800997c:	4651      	mov	r1, sl
 800997e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009982:	4651      	mov	r1, sl
 8009984:	00ca      	lsls	r2, r1, #3
 8009986:	4610      	mov	r0, r2
 8009988:	4619      	mov	r1, r3
 800998a:	4603      	mov	r3, r0
 800998c:	4642      	mov	r2, r8
 800998e:	189b      	adds	r3, r3, r2
 8009990:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009994:	464b      	mov	r3, r9
 8009996:	460a      	mov	r2, r1
 8009998:	eb42 0303 	adc.w	r3, r2, r3
 800999c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80099a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80099a4:	685b      	ldr	r3, [r3, #4]
 80099a6:	2200      	movs	r2, #0
 80099a8:	67bb      	str	r3, [r7, #120]	; 0x78
 80099aa:	67fa      	str	r2, [r7, #124]	; 0x7c
 80099ac:	f04f 0200 	mov.w	r2, #0
 80099b0:	f04f 0300 	mov.w	r3, #0
 80099b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80099b8:	4649      	mov	r1, r9
 80099ba:	008b      	lsls	r3, r1, #2
 80099bc:	4641      	mov	r1, r8
 80099be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80099c2:	4641      	mov	r1, r8
 80099c4:	008a      	lsls	r2, r1, #2
 80099c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80099ca:	f7f7 f965 	bl	8000c98 <__aeabi_uldivmod>
 80099ce:	4602      	mov	r2, r0
 80099d0:	460b      	mov	r3, r1
 80099d2:	4b39      	ldr	r3, [pc, #228]	; (8009ab8 <UART_SetConfig+0x4e4>)
 80099d4:	fba3 1302 	umull	r1, r3, r3, r2
 80099d8:	095b      	lsrs	r3, r3, #5
 80099da:	2164      	movs	r1, #100	; 0x64
 80099dc:	fb01 f303 	mul.w	r3, r1, r3
 80099e0:	1ad3      	subs	r3, r2, r3
 80099e2:	011b      	lsls	r3, r3, #4
 80099e4:	3332      	adds	r3, #50	; 0x32
 80099e6:	4a34      	ldr	r2, [pc, #208]	; (8009ab8 <UART_SetConfig+0x4e4>)
 80099e8:	fba2 2303 	umull	r2, r3, r2, r3
 80099ec:	095b      	lsrs	r3, r3, #5
 80099ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80099f2:	441c      	add	r4, r3
 80099f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80099f8:	2200      	movs	r2, #0
 80099fa:	673b      	str	r3, [r7, #112]	; 0x70
 80099fc:	677a      	str	r2, [r7, #116]	; 0x74
 80099fe:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009a02:	4642      	mov	r2, r8
 8009a04:	464b      	mov	r3, r9
 8009a06:	1891      	adds	r1, r2, r2
 8009a08:	60b9      	str	r1, [r7, #8]
 8009a0a:	415b      	adcs	r3, r3
 8009a0c:	60fb      	str	r3, [r7, #12]
 8009a0e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009a12:	4641      	mov	r1, r8
 8009a14:	1851      	adds	r1, r2, r1
 8009a16:	6039      	str	r1, [r7, #0]
 8009a18:	4649      	mov	r1, r9
 8009a1a:	414b      	adcs	r3, r1
 8009a1c:	607b      	str	r3, [r7, #4]
 8009a1e:	f04f 0200 	mov.w	r2, #0
 8009a22:	f04f 0300 	mov.w	r3, #0
 8009a26:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009a2a:	4659      	mov	r1, fp
 8009a2c:	00cb      	lsls	r3, r1, #3
 8009a2e:	4651      	mov	r1, sl
 8009a30:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009a34:	4651      	mov	r1, sl
 8009a36:	00ca      	lsls	r2, r1, #3
 8009a38:	4610      	mov	r0, r2
 8009a3a:	4619      	mov	r1, r3
 8009a3c:	4603      	mov	r3, r0
 8009a3e:	4642      	mov	r2, r8
 8009a40:	189b      	adds	r3, r3, r2
 8009a42:	66bb      	str	r3, [r7, #104]	; 0x68
 8009a44:	464b      	mov	r3, r9
 8009a46:	460a      	mov	r2, r1
 8009a48:	eb42 0303 	adc.w	r3, r2, r3
 8009a4c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009a4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009a52:	685b      	ldr	r3, [r3, #4]
 8009a54:	2200      	movs	r2, #0
 8009a56:	663b      	str	r3, [r7, #96]	; 0x60
 8009a58:	667a      	str	r2, [r7, #100]	; 0x64
 8009a5a:	f04f 0200 	mov.w	r2, #0
 8009a5e:	f04f 0300 	mov.w	r3, #0
 8009a62:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009a66:	4649      	mov	r1, r9
 8009a68:	008b      	lsls	r3, r1, #2
 8009a6a:	4641      	mov	r1, r8
 8009a6c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009a70:	4641      	mov	r1, r8
 8009a72:	008a      	lsls	r2, r1, #2
 8009a74:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009a78:	f7f7 f90e 	bl	8000c98 <__aeabi_uldivmod>
 8009a7c:	4602      	mov	r2, r0
 8009a7e:	460b      	mov	r3, r1
 8009a80:	4b0d      	ldr	r3, [pc, #52]	; (8009ab8 <UART_SetConfig+0x4e4>)
 8009a82:	fba3 1302 	umull	r1, r3, r3, r2
 8009a86:	095b      	lsrs	r3, r3, #5
 8009a88:	2164      	movs	r1, #100	; 0x64
 8009a8a:	fb01 f303 	mul.w	r3, r1, r3
 8009a8e:	1ad3      	subs	r3, r2, r3
 8009a90:	011b      	lsls	r3, r3, #4
 8009a92:	3332      	adds	r3, #50	; 0x32
 8009a94:	4a08      	ldr	r2, [pc, #32]	; (8009ab8 <UART_SetConfig+0x4e4>)
 8009a96:	fba2 2303 	umull	r2, r3, r2, r3
 8009a9a:	095b      	lsrs	r3, r3, #5
 8009a9c:	f003 020f 	and.w	r2, r3, #15
 8009aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	4422      	add	r2, r4
 8009aa8:	609a      	str	r2, [r3, #8]
}
 8009aaa:	bf00      	nop
 8009aac:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009ab6:	bf00      	nop
 8009ab8:	51eb851f 	.word	0x51eb851f

08009abc <__errno>:
 8009abc:	4b01      	ldr	r3, [pc, #4]	; (8009ac4 <__errno+0x8>)
 8009abe:	6818      	ldr	r0, [r3, #0]
 8009ac0:	4770      	bx	lr
 8009ac2:	bf00      	nop
 8009ac4:	20000028 	.word	0x20000028

08009ac8 <__libc_init_array>:
 8009ac8:	b570      	push	{r4, r5, r6, lr}
 8009aca:	4d0d      	ldr	r5, [pc, #52]	; (8009b00 <__libc_init_array+0x38>)
 8009acc:	4c0d      	ldr	r4, [pc, #52]	; (8009b04 <__libc_init_array+0x3c>)
 8009ace:	1b64      	subs	r4, r4, r5
 8009ad0:	10a4      	asrs	r4, r4, #2
 8009ad2:	2600      	movs	r6, #0
 8009ad4:	42a6      	cmp	r6, r4
 8009ad6:	d109      	bne.n	8009aec <__libc_init_array+0x24>
 8009ad8:	4d0b      	ldr	r5, [pc, #44]	; (8009b08 <__libc_init_array+0x40>)
 8009ada:	4c0c      	ldr	r4, [pc, #48]	; (8009b0c <__libc_init_array+0x44>)
 8009adc:	f002 ff78 	bl	800c9d0 <_init>
 8009ae0:	1b64      	subs	r4, r4, r5
 8009ae2:	10a4      	asrs	r4, r4, #2
 8009ae4:	2600      	movs	r6, #0
 8009ae6:	42a6      	cmp	r6, r4
 8009ae8:	d105      	bne.n	8009af6 <__libc_init_array+0x2e>
 8009aea:	bd70      	pop	{r4, r5, r6, pc}
 8009aec:	f855 3b04 	ldr.w	r3, [r5], #4
 8009af0:	4798      	blx	r3
 8009af2:	3601      	adds	r6, #1
 8009af4:	e7ee      	b.n	8009ad4 <__libc_init_array+0xc>
 8009af6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009afa:	4798      	blx	r3
 8009afc:	3601      	adds	r6, #1
 8009afe:	e7f2      	b.n	8009ae6 <__libc_init_array+0x1e>
 8009b00:	08015a24 	.word	0x08015a24
 8009b04:	08015a24 	.word	0x08015a24
 8009b08:	08015a24 	.word	0x08015a24
 8009b0c:	08015a28 	.word	0x08015a28

08009b10 <memset>:
 8009b10:	4402      	add	r2, r0
 8009b12:	4603      	mov	r3, r0
 8009b14:	4293      	cmp	r3, r2
 8009b16:	d100      	bne.n	8009b1a <memset+0xa>
 8009b18:	4770      	bx	lr
 8009b1a:	f803 1b01 	strb.w	r1, [r3], #1
 8009b1e:	e7f9      	b.n	8009b14 <memset+0x4>

08009b20 <__cvt>:
 8009b20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b24:	ec55 4b10 	vmov	r4, r5, d0
 8009b28:	2d00      	cmp	r5, #0
 8009b2a:	460e      	mov	r6, r1
 8009b2c:	4619      	mov	r1, r3
 8009b2e:	462b      	mov	r3, r5
 8009b30:	bfbb      	ittet	lt
 8009b32:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009b36:	461d      	movlt	r5, r3
 8009b38:	2300      	movge	r3, #0
 8009b3a:	232d      	movlt	r3, #45	; 0x2d
 8009b3c:	700b      	strb	r3, [r1, #0]
 8009b3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b40:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009b44:	4691      	mov	r9, r2
 8009b46:	f023 0820 	bic.w	r8, r3, #32
 8009b4a:	bfbc      	itt	lt
 8009b4c:	4622      	movlt	r2, r4
 8009b4e:	4614      	movlt	r4, r2
 8009b50:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009b54:	d005      	beq.n	8009b62 <__cvt+0x42>
 8009b56:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009b5a:	d100      	bne.n	8009b5e <__cvt+0x3e>
 8009b5c:	3601      	adds	r6, #1
 8009b5e:	2102      	movs	r1, #2
 8009b60:	e000      	b.n	8009b64 <__cvt+0x44>
 8009b62:	2103      	movs	r1, #3
 8009b64:	ab03      	add	r3, sp, #12
 8009b66:	9301      	str	r3, [sp, #4]
 8009b68:	ab02      	add	r3, sp, #8
 8009b6a:	9300      	str	r3, [sp, #0]
 8009b6c:	ec45 4b10 	vmov	d0, r4, r5
 8009b70:	4653      	mov	r3, sl
 8009b72:	4632      	mov	r2, r6
 8009b74:	f000 fcec 	bl	800a550 <_dtoa_r>
 8009b78:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009b7c:	4607      	mov	r7, r0
 8009b7e:	d102      	bne.n	8009b86 <__cvt+0x66>
 8009b80:	f019 0f01 	tst.w	r9, #1
 8009b84:	d022      	beq.n	8009bcc <__cvt+0xac>
 8009b86:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009b8a:	eb07 0906 	add.w	r9, r7, r6
 8009b8e:	d110      	bne.n	8009bb2 <__cvt+0x92>
 8009b90:	783b      	ldrb	r3, [r7, #0]
 8009b92:	2b30      	cmp	r3, #48	; 0x30
 8009b94:	d10a      	bne.n	8009bac <__cvt+0x8c>
 8009b96:	2200      	movs	r2, #0
 8009b98:	2300      	movs	r3, #0
 8009b9a:	4620      	mov	r0, r4
 8009b9c:	4629      	mov	r1, r5
 8009b9e:	f7f6 ff9b 	bl	8000ad8 <__aeabi_dcmpeq>
 8009ba2:	b918      	cbnz	r0, 8009bac <__cvt+0x8c>
 8009ba4:	f1c6 0601 	rsb	r6, r6, #1
 8009ba8:	f8ca 6000 	str.w	r6, [sl]
 8009bac:	f8da 3000 	ldr.w	r3, [sl]
 8009bb0:	4499      	add	r9, r3
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	4620      	mov	r0, r4
 8009bb8:	4629      	mov	r1, r5
 8009bba:	f7f6 ff8d 	bl	8000ad8 <__aeabi_dcmpeq>
 8009bbe:	b108      	cbz	r0, 8009bc4 <__cvt+0xa4>
 8009bc0:	f8cd 900c 	str.w	r9, [sp, #12]
 8009bc4:	2230      	movs	r2, #48	; 0x30
 8009bc6:	9b03      	ldr	r3, [sp, #12]
 8009bc8:	454b      	cmp	r3, r9
 8009bca:	d307      	bcc.n	8009bdc <__cvt+0xbc>
 8009bcc:	9b03      	ldr	r3, [sp, #12]
 8009bce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009bd0:	1bdb      	subs	r3, r3, r7
 8009bd2:	4638      	mov	r0, r7
 8009bd4:	6013      	str	r3, [r2, #0]
 8009bd6:	b004      	add	sp, #16
 8009bd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bdc:	1c59      	adds	r1, r3, #1
 8009bde:	9103      	str	r1, [sp, #12]
 8009be0:	701a      	strb	r2, [r3, #0]
 8009be2:	e7f0      	b.n	8009bc6 <__cvt+0xa6>

08009be4 <__exponent>:
 8009be4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009be6:	4603      	mov	r3, r0
 8009be8:	2900      	cmp	r1, #0
 8009bea:	bfb8      	it	lt
 8009bec:	4249      	neglt	r1, r1
 8009bee:	f803 2b02 	strb.w	r2, [r3], #2
 8009bf2:	bfb4      	ite	lt
 8009bf4:	222d      	movlt	r2, #45	; 0x2d
 8009bf6:	222b      	movge	r2, #43	; 0x2b
 8009bf8:	2909      	cmp	r1, #9
 8009bfa:	7042      	strb	r2, [r0, #1]
 8009bfc:	dd2a      	ble.n	8009c54 <__exponent+0x70>
 8009bfe:	f10d 0407 	add.w	r4, sp, #7
 8009c02:	46a4      	mov	ip, r4
 8009c04:	270a      	movs	r7, #10
 8009c06:	46a6      	mov	lr, r4
 8009c08:	460a      	mov	r2, r1
 8009c0a:	fb91 f6f7 	sdiv	r6, r1, r7
 8009c0e:	fb07 1516 	mls	r5, r7, r6, r1
 8009c12:	3530      	adds	r5, #48	; 0x30
 8009c14:	2a63      	cmp	r2, #99	; 0x63
 8009c16:	f104 34ff 	add.w	r4, r4, #4294967295
 8009c1a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009c1e:	4631      	mov	r1, r6
 8009c20:	dcf1      	bgt.n	8009c06 <__exponent+0x22>
 8009c22:	3130      	adds	r1, #48	; 0x30
 8009c24:	f1ae 0502 	sub.w	r5, lr, #2
 8009c28:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009c2c:	1c44      	adds	r4, r0, #1
 8009c2e:	4629      	mov	r1, r5
 8009c30:	4561      	cmp	r1, ip
 8009c32:	d30a      	bcc.n	8009c4a <__exponent+0x66>
 8009c34:	f10d 0209 	add.w	r2, sp, #9
 8009c38:	eba2 020e 	sub.w	r2, r2, lr
 8009c3c:	4565      	cmp	r5, ip
 8009c3e:	bf88      	it	hi
 8009c40:	2200      	movhi	r2, #0
 8009c42:	4413      	add	r3, r2
 8009c44:	1a18      	subs	r0, r3, r0
 8009c46:	b003      	add	sp, #12
 8009c48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009c4e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009c52:	e7ed      	b.n	8009c30 <__exponent+0x4c>
 8009c54:	2330      	movs	r3, #48	; 0x30
 8009c56:	3130      	adds	r1, #48	; 0x30
 8009c58:	7083      	strb	r3, [r0, #2]
 8009c5a:	70c1      	strb	r1, [r0, #3]
 8009c5c:	1d03      	adds	r3, r0, #4
 8009c5e:	e7f1      	b.n	8009c44 <__exponent+0x60>

08009c60 <_printf_float>:
 8009c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c64:	ed2d 8b02 	vpush	{d8}
 8009c68:	b08d      	sub	sp, #52	; 0x34
 8009c6a:	460c      	mov	r4, r1
 8009c6c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009c70:	4616      	mov	r6, r2
 8009c72:	461f      	mov	r7, r3
 8009c74:	4605      	mov	r5, r0
 8009c76:	f001 fa59 	bl	800b12c <_localeconv_r>
 8009c7a:	f8d0 a000 	ldr.w	sl, [r0]
 8009c7e:	4650      	mov	r0, sl
 8009c80:	f7f6 faae 	bl	80001e0 <strlen>
 8009c84:	2300      	movs	r3, #0
 8009c86:	930a      	str	r3, [sp, #40]	; 0x28
 8009c88:	6823      	ldr	r3, [r4, #0]
 8009c8a:	9305      	str	r3, [sp, #20]
 8009c8c:	f8d8 3000 	ldr.w	r3, [r8]
 8009c90:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009c94:	3307      	adds	r3, #7
 8009c96:	f023 0307 	bic.w	r3, r3, #7
 8009c9a:	f103 0208 	add.w	r2, r3, #8
 8009c9e:	f8c8 2000 	str.w	r2, [r8]
 8009ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ca6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009caa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009cae:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009cb2:	9307      	str	r3, [sp, #28]
 8009cb4:	f8cd 8018 	str.w	r8, [sp, #24]
 8009cb8:	ee08 0a10 	vmov	s16, r0
 8009cbc:	4b9f      	ldr	r3, [pc, #636]	; (8009f3c <_printf_float+0x2dc>)
 8009cbe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009cc2:	f04f 32ff 	mov.w	r2, #4294967295
 8009cc6:	f7f6 ff39 	bl	8000b3c <__aeabi_dcmpun>
 8009cca:	bb88      	cbnz	r0, 8009d30 <_printf_float+0xd0>
 8009ccc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009cd0:	4b9a      	ldr	r3, [pc, #616]	; (8009f3c <_printf_float+0x2dc>)
 8009cd2:	f04f 32ff 	mov.w	r2, #4294967295
 8009cd6:	f7f6 ff13 	bl	8000b00 <__aeabi_dcmple>
 8009cda:	bb48      	cbnz	r0, 8009d30 <_printf_float+0xd0>
 8009cdc:	2200      	movs	r2, #0
 8009cde:	2300      	movs	r3, #0
 8009ce0:	4640      	mov	r0, r8
 8009ce2:	4649      	mov	r1, r9
 8009ce4:	f7f6 ff02 	bl	8000aec <__aeabi_dcmplt>
 8009ce8:	b110      	cbz	r0, 8009cf0 <_printf_float+0x90>
 8009cea:	232d      	movs	r3, #45	; 0x2d
 8009cec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009cf0:	4b93      	ldr	r3, [pc, #588]	; (8009f40 <_printf_float+0x2e0>)
 8009cf2:	4894      	ldr	r0, [pc, #592]	; (8009f44 <_printf_float+0x2e4>)
 8009cf4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009cf8:	bf94      	ite	ls
 8009cfa:	4698      	movls	r8, r3
 8009cfc:	4680      	movhi	r8, r0
 8009cfe:	2303      	movs	r3, #3
 8009d00:	6123      	str	r3, [r4, #16]
 8009d02:	9b05      	ldr	r3, [sp, #20]
 8009d04:	f023 0204 	bic.w	r2, r3, #4
 8009d08:	6022      	str	r2, [r4, #0]
 8009d0a:	f04f 0900 	mov.w	r9, #0
 8009d0e:	9700      	str	r7, [sp, #0]
 8009d10:	4633      	mov	r3, r6
 8009d12:	aa0b      	add	r2, sp, #44	; 0x2c
 8009d14:	4621      	mov	r1, r4
 8009d16:	4628      	mov	r0, r5
 8009d18:	f000 f9d8 	bl	800a0cc <_printf_common>
 8009d1c:	3001      	adds	r0, #1
 8009d1e:	f040 8090 	bne.w	8009e42 <_printf_float+0x1e2>
 8009d22:	f04f 30ff 	mov.w	r0, #4294967295
 8009d26:	b00d      	add	sp, #52	; 0x34
 8009d28:	ecbd 8b02 	vpop	{d8}
 8009d2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d30:	4642      	mov	r2, r8
 8009d32:	464b      	mov	r3, r9
 8009d34:	4640      	mov	r0, r8
 8009d36:	4649      	mov	r1, r9
 8009d38:	f7f6 ff00 	bl	8000b3c <__aeabi_dcmpun>
 8009d3c:	b140      	cbz	r0, 8009d50 <_printf_float+0xf0>
 8009d3e:	464b      	mov	r3, r9
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	bfbc      	itt	lt
 8009d44:	232d      	movlt	r3, #45	; 0x2d
 8009d46:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009d4a:	487f      	ldr	r0, [pc, #508]	; (8009f48 <_printf_float+0x2e8>)
 8009d4c:	4b7f      	ldr	r3, [pc, #508]	; (8009f4c <_printf_float+0x2ec>)
 8009d4e:	e7d1      	b.n	8009cf4 <_printf_float+0x94>
 8009d50:	6863      	ldr	r3, [r4, #4]
 8009d52:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009d56:	9206      	str	r2, [sp, #24]
 8009d58:	1c5a      	adds	r2, r3, #1
 8009d5a:	d13f      	bne.n	8009ddc <_printf_float+0x17c>
 8009d5c:	2306      	movs	r3, #6
 8009d5e:	6063      	str	r3, [r4, #4]
 8009d60:	9b05      	ldr	r3, [sp, #20]
 8009d62:	6861      	ldr	r1, [r4, #4]
 8009d64:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009d68:	2300      	movs	r3, #0
 8009d6a:	9303      	str	r3, [sp, #12]
 8009d6c:	ab0a      	add	r3, sp, #40	; 0x28
 8009d6e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009d72:	ab09      	add	r3, sp, #36	; 0x24
 8009d74:	ec49 8b10 	vmov	d0, r8, r9
 8009d78:	9300      	str	r3, [sp, #0]
 8009d7a:	6022      	str	r2, [r4, #0]
 8009d7c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009d80:	4628      	mov	r0, r5
 8009d82:	f7ff fecd 	bl	8009b20 <__cvt>
 8009d86:	9b06      	ldr	r3, [sp, #24]
 8009d88:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009d8a:	2b47      	cmp	r3, #71	; 0x47
 8009d8c:	4680      	mov	r8, r0
 8009d8e:	d108      	bne.n	8009da2 <_printf_float+0x142>
 8009d90:	1cc8      	adds	r0, r1, #3
 8009d92:	db02      	blt.n	8009d9a <_printf_float+0x13a>
 8009d94:	6863      	ldr	r3, [r4, #4]
 8009d96:	4299      	cmp	r1, r3
 8009d98:	dd41      	ble.n	8009e1e <_printf_float+0x1be>
 8009d9a:	f1ab 0b02 	sub.w	fp, fp, #2
 8009d9e:	fa5f fb8b 	uxtb.w	fp, fp
 8009da2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009da6:	d820      	bhi.n	8009dea <_printf_float+0x18a>
 8009da8:	3901      	subs	r1, #1
 8009daa:	465a      	mov	r2, fp
 8009dac:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009db0:	9109      	str	r1, [sp, #36]	; 0x24
 8009db2:	f7ff ff17 	bl	8009be4 <__exponent>
 8009db6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009db8:	1813      	adds	r3, r2, r0
 8009dba:	2a01      	cmp	r2, #1
 8009dbc:	4681      	mov	r9, r0
 8009dbe:	6123      	str	r3, [r4, #16]
 8009dc0:	dc02      	bgt.n	8009dc8 <_printf_float+0x168>
 8009dc2:	6822      	ldr	r2, [r4, #0]
 8009dc4:	07d2      	lsls	r2, r2, #31
 8009dc6:	d501      	bpl.n	8009dcc <_printf_float+0x16c>
 8009dc8:	3301      	adds	r3, #1
 8009dca:	6123      	str	r3, [r4, #16]
 8009dcc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d09c      	beq.n	8009d0e <_printf_float+0xae>
 8009dd4:	232d      	movs	r3, #45	; 0x2d
 8009dd6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009dda:	e798      	b.n	8009d0e <_printf_float+0xae>
 8009ddc:	9a06      	ldr	r2, [sp, #24]
 8009dde:	2a47      	cmp	r2, #71	; 0x47
 8009de0:	d1be      	bne.n	8009d60 <_printf_float+0x100>
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d1bc      	bne.n	8009d60 <_printf_float+0x100>
 8009de6:	2301      	movs	r3, #1
 8009de8:	e7b9      	b.n	8009d5e <_printf_float+0xfe>
 8009dea:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009dee:	d118      	bne.n	8009e22 <_printf_float+0x1c2>
 8009df0:	2900      	cmp	r1, #0
 8009df2:	6863      	ldr	r3, [r4, #4]
 8009df4:	dd0b      	ble.n	8009e0e <_printf_float+0x1ae>
 8009df6:	6121      	str	r1, [r4, #16]
 8009df8:	b913      	cbnz	r3, 8009e00 <_printf_float+0x1a0>
 8009dfa:	6822      	ldr	r2, [r4, #0]
 8009dfc:	07d0      	lsls	r0, r2, #31
 8009dfe:	d502      	bpl.n	8009e06 <_printf_float+0x1a6>
 8009e00:	3301      	adds	r3, #1
 8009e02:	440b      	add	r3, r1
 8009e04:	6123      	str	r3, [r4, #16]
 8009e06:	65a1      	str	r1, [r4, #88]	; 0x58
 8009e08:	f04f 0900 	mov.w	r9, #0
 8009e0c:	e7de      	b.n	8009dcc <_printf_float+0x16c>
 8009e0e:	b913      	cbnz	r3, 8009e16 <_printf_float+0x1b6>
 8009e10:	6822      	ldr	r2, [r4, #0]
 8009e12:	07d2      	lsls	r2, r2, #31
 8009e14:	d501      	bpl.n	8009e1a <_printf_float+0x1ba>
 8009e16:	3302      	adds	r3, #2
 8009e18:	e7f4      	b.n	8009e04 <_printf_float+0x1a4>
 8009e1a:	2301      	movs	r3, #1
 8009e1c:	e7f2      	b.n	8009e04 <_printf_float+0x1a4>
 8009e1e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009e22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e24:	4299      	cmp	r1, r3
 8009e26:	db05      	blt.n	8009e34 <_printf_float+0x1d4>
 8009e28:	6823      	ldr	r3, [r4, #0]
 8009e2a:	6121      	str	r1, [r4, #16]
 8009e2c:	07d8      	lsls	r0, r3, #31
 8009e2e:	d5ea      	bpl.n	8009e06 <_printf_float+0x1a6>
 8009e30:	1c4b      	adds	r3, r1, #1
 8009e32:	e7e7      	b.n	8009e04 <_printf_float+0x1a4>
 8009e34:	2900      	cmp	r1, #0
 8009e36:	bfd4      	ite	le
 8009e38:	f1c1 0202 	rsble	r2, r1, #2
 8009e3c:	2201      	movgt	r2, #1
 8009e3e:	4413      	add	r3, r2
 8009e40:	e7e0      	b.n	8009e04 <_printf_float+0x1a4>
 8009e42:	6823      	ldr	r3, [r4, #0]
 8009e44:	055a      	lsls	r2, r3, #21
 8009e46:	d407      	bmi.n	8009e58 <_printf_float+0x1f8>
 8009e48:	6923      	ldr	r3, [r4, #16]
 8009e4a:	4642      	mov	r2, r8
 8009e4c:	4631      	mov	r1, r6
 8009e4e:	4628      	mov	r0, r5
 8009e50:	47b8      	blx	r7
 8009e52:	3001      	adds	r0, #1
 8009e54:	d12c      	bne.n	8009eb0 <_printf_float+0x250>
 8009e56:	e764      	b.n	8009d22 <_printf_float+0xc2>
 8009e58:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009e5c:	f240 80e0 	bls.w	800a020 <_printf_float+0x3c0>
 8009e60:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009e64:	2200      	movs	r2, #0
 8009e66:	2300      	movs	r3, #0
 8009e68:	f7f6 fe36 	bl	8000ad8 <__aeabi_dcmpeq>
 8009e6c:	2800      	cmp	r0, #0
 8009e6e:	d034      	beq.n	8009eda <_printf_float+0x27a>
 8009e70:	4a37      	ldr	r2, [pc, #220]	; (8009f50 <_printf_float+0x2f0>)
 8009e72:	2301      	movs	r3, #1
 8009e74:	4631      	mov	r1, r6
 8009e76:	4628      	mov	r0, r5
 8009e78:	47b8      	blx	r7
 8009e7a:	3001      	adds	r0, #1
 8009e7c:	f43f af51 	beq.w	8009d22 <_printf_float+0xc2>
 8009e80:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009e84:	429a      	cmp	r2, r3
 8009e86:	db02      	blt.n	8009e8e <_printf_float+0x22e>
 8009e88:	6823      	ldr	r3, [r4, #0]
 8009e8a:	07d8      	lsls	r0, r3, #31
 8009e8c:	d510      	bpl.n	8009eb0 <_printf_float+0x250>
 8009e8e:	ee18 3a10 	vmov	r3, s16
 8009e92:	4652      	mov	r2, sl
 8009e94:	4631      	mov	r1, r6
 8009e96:	4628      	mov	r0, r5
 8009e98:	47b8      	blx	r7
 8009e9a:	3001      	adds	r0, #1
 8009e9c:	f43f af41 	beq.w	8009d22 <_printf_float+0xc2>
 8009ea0:	f04f 0800 	mov.w	r8, #0
 8009ea4:	f104 091a 	add.w	r9, r4, #26
 8009ea8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009eaa:	3b01      	subs	r3, #1
 8009eac:	4543      	cmp	r3, r8
 8009eae:	dc09      	bgt.n	8009ec4 <_printf_float+0x264>
 8009eb0:	6823      	ldr	r3, [r4, #0]
 8009eb2:	079b      	lsls	r3, r3, #30
 8009eb4:	f100 8105 	bmi.w	800a0c2 <_printf_float+0x462>
 8009eb8:	68e0      	ldr	r0, [r4, #12]
 8009eba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ebc:	4298      	cmp	r0, r3
 8009ebe:	bfb8      	it	lt
 8009ec0:	4618      	movlt	r0, r3
 8009ec2:	e730      	b.n	8009d26 <_printf_float+0xc6>
 8009ec4:	2301      	movs	r3, #1
 8009ec6:	464a      	mov	r2, r9
 8009ec8:	4631      	mov	r1, r6
 8009eca:	4628      	mov	r0, r5
 8009ecc:	47b8      	blx	r7
 8009ece:	3001      	adds	r0, #1
 8009ed0:	f43f af27 	beq.w	8009d22 <_printf_float+0xc2>
 8009ed4:	f108 0801 	add.w	r8, r8, #1
 8009ed8:	e7e6      	b.n	8009ea8 <_printf_float+0x248>
 8009eda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	dc39      	bgt.n	8009f54 <_printf_float+0x2f4>
 8009ee0:	4a1b      	ldr	r2, [pc, #108]	; (8009f50 <_printf_float+0x2f0>)
 8009ee2:	2301      	movs	r3, #1
 8009ee4:	4631      	mov	r1, r6
 8009ee6:	4628      	mov	r0, r5
 8009ee8:	47b8      	blx	r7
 8009eea:	3001      	adds	r0, #1
 8009eec:	f43f af19 	beq.w	8009d22 <_printf_float+0xc2>
 8009ef0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009ef4:	4313      	orrs	r3, r2
 8009ef6:	d102      	bne.n	8009efe <_printf_float+0x29e>
 8009ef8:	6823      	ldr	r3, [r4, #0]
 8009efa:	07d9      	lsls	r1, r3, #31
 8009efc:	d5d8      	bpl.n	8009eb0 <_printf_float+0x250>
 8009efe:	ee18 3a10 	vmov	r3, s16
 8009f02:	4652      	mov	r2, sl
 8009f04:	4631      	mov	r1, r6
 8009f06:	4628      	mov	r0, r5
 8009f08:	47b8      	blx	r7
 8009f0a:	3001      	adds	r0, #1
 8009f0c:	f43f af09 	beq.w	8009d22 <_printf_float+0xc2>
 8009f10:	f04f 0900 	mov.w	r9, #0
 8009f14:	f104 0a1a 	add.w	sl, r4, #26
 8009f18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f1a:	425b      	negs	r3, r3
 8009f1c:	454b      	cmp	r3, r9
 8009f1e:	dc01      	bgt.n	8009f24 <_printf_float+0x2c4>
 8009f20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f22:	e792      	b.n	8009e4a <_printf_float+0x1ea>
 8009f24:	2301      	movs	r3, #1
 8009f26:	4652      	mov	r2, sl
 8009f28:	4631      	mov	r1, r6
 8009f2a:	4628      	mov	r0, r5
 8009f2c:	47b8      	blx	r7
 8009f2e:	3001      	adds	r0, #1
 8009f30:	f43f aef7 	beq.w	8009d22 <_printf_float+0xc2>
 8009f34:	f109 0901 	add.w	r9, r9, #1
 8009f38:	e7ee      	b.n	8009f18 <_printf_float+0x2b8>
 8009f3a:	bf00      	nop
 8009f3c:	7fefffff 	.word	0x7fefffff
 8009f40:	08015644 	.word	0x08015644
 8009f44:	08015648 	.word	0x08015648
 8009f48:	08015650 	.word	0x08015650
 8009f4c:	0801564c 	.word	0x0801564c
 8009f50:	08015654 	.word	0x08015654
 8009f54:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f56:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009f58:	429a      	cmp	r2, r3
 8009f5a:	bfa8      	it	ge
 8009f5c:	461a      	movge	r2, r3
 8009f5e:	2a00      	cmp	r2, #0
 8009f60:	4691      	mov	r9, r2
 8009f62:	dc37      	bgt.n	8009fd4 <_printf_float+0x374>
 8009f64:	f04f 0b00 	mov.w	fp, #0
 8009f68:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009f6c:	f104 021a 	add.w	r2, r4, #26
 8009f70:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009f72:	9305      	str	r3, [sp, #20]
 8009f74:	eba3 0309 	sub.w	r3, r3, r9
 8009f78:	455b      	cmp	r3, fp
 8009f7a:	dc33      	bgt.n	8009fe4 <_printf_float+0x384>
 8009f7c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009f80:	429a      	cmp	r2, r3
 8009f82:	db3b      	blt.n	8009ffc <_printf_float+0x39c>
 8009f84:	6823      	ldr	r3, [r4, #0]
 8009f86:	07da      	lsls	r2, r3, #31
 8009f88:	d438      	bmi.n	8009ffc <_printf_float+0x39c>
 8009f8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f8c:	9a05      	ldr	r2, [sp, #20]
 8009f8e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009f90:	1a9a      	subs	r2, r3, r2
 8009f92:	eba3 0901 	sub.w	r9, r3, r1
 8009f96:	4591      	cmp	r9, r2
 8009f98:	bfa8      	it	ge
 8009f9a:	4691      	movge	r9, r2
 8009f9c:	f1b9 0f00 	cmp.w	r9, #0
 8009fa0:	dc35      	bgt.n	800a00e <_printf_float+0x3ae>
 8009fa2:	f04f 0800 	mov.w	r8, #0
 8009fa6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009faa:	f104 0a1a 	add.w	sl, r4, #26
 8009fae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009fb2:	1a9b      	subs	r3, r3, r2
 8009fb4:	eba3 0309 	sub.w	r3, r3, r9
 8009fb8:	4543      	cmp	r3, r8
 8009fba:	f77f af79 	ble.w	8009eb0 <_printf_float+0x250>
 8009fbe:	2301      	movs	r3, #1
 8009fc0:	4652      	mov	r2, sl
 8009fc2:	4631      	mov	r1, r6
 8009fc4:	4628      	mov	r0, r5
 8009fc6:	47b8      	blx	r7
 8009fc8:	3001      	adds	r0, #1
 8009fca:	f43f aeaa 	beq.w	8009d22 <_printf_float+0xc2>
 8009fce:	f108 0801 	add.w	r8, r8, #1
 8009fd2:	e7ec      	b.n	8009fae <_printf_float+0x34e>
 8009fd4:	4613      	mov	r3, r2
 8009fd6:	4631      	mov	r1, r6
 8009fd8:	4642      	mov	r2, r8
 8009fda:	4628      	mov	r0, r5
 8009fdc:	47b8      	blx	r7
 8009fde:	3001      	adds	r0, #1
 8009fe0:	d1c0      	bne.n	8009f64 <_printf_float+0x304>
 8009fe2:	e69e      	b.n	8009d22 <_printf_float+0xc2>
 8009fe4:	2301      	movs	r3, #1
 8009fe6:	4631      	mov	r1, r6
 8009fe8:	4628      	mov	r0, r5
 8009fea:	9205      	str	r2, [sp, #20]
 8009fec:	47b8      	blx	r7
 8009fee:	3001      	adds	r0, #1
 8009ff0:	f43f ae97 	beq.w	8009d22 <_printf_float+0xc2>
 8009ff4:	9a05      	ldr	r2, [sp, #20]
 8009ff6:	f10b 0b01 	add.w	fp, fp, #1
 8009ffa:	e7b9      	b.n	8009f70 <_printf_float+0x310>
 8009ffc:	ee18 3a10 	vmov	r3, s16
 800a000:	4652      	mov	r2, sl
 800a002:	4631      	mov	r1, r6
 800a004:	4628      	mov	r0, r5
 800a006:	47b8      	blx	r7
 800a008:	3001      	adds	r0, #1
 800a00a:	d1be      	bne.n	8009f8a <_printf_float+0x32a>
 800a00c:	e689      	b.n	8009d22 <_printf_float+0xc2>
 800a00e:	9a05      	ldr	r2, [sp, #20]
 800a010:	464b      	mov	r3, r9
 800a012:	4442      	add	r2, r8
 800a014:	4631      	mov	r1, r6
 800a016:	4628      	mov	r0, r5
 800a018:	47b8      	blx	r7
 800a01a:	3001      	adds	r0, #1
 800a01c:	d1c1      	bne.n	8009fa2 <_printf_float+0x342>
 800a01e:	e680      	b.n	8009d22 <_printf_float+0xc2>
 800a020:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a022:	2a01      	cmp	r2, #1
 800a024:	dc01      	bgt.n	800a02a <_printf_float+0x3ca>
 800a026:	07db      	lsls	r3, r3, #31
 800a028:	d538      	bpl.n	800a09c <_printf_float+0x43c>
 800a02a:	2301      	movs	r3, #1
 800a02c:	4642      	mov	r2, r8
 800a02e:	4631      	mov	r1, r6
 800a030:	4628      	mov	r0, r5
 800a032:	47b8      	blx	r7
 800a034:	3001      	adds	r0, #1
 800a036:	f43f ae74 	beq.w	8009d22 <_printf_float+0xc2>
 800a03a:	ee18 3a10 	vmov	r3, s16
 800a03e:	4652      	mov	r2, sl
 800a040:	4631      	mov	r1, r6
 800a042:	4628      	mov	r0, r5
 800a044:	47b8      	blx	r7
 800a046:	3001      	adds	r0, #1
 800a048:	f43f ae6b 	beq.w	8009d22 <_printf_float+0xc2>
 800a04c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a050:	2200      	movs	r2, #0
 800a052:	2300      	movs	r3, #0
 800a054:	f7f6 fd40 	bl	8000ad8 <__aeabi_dcmpeq>
 800a058:	b9d8      	cbnz	r0, 800a092 <_printf_float+0x432>
 800a05a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a05c:	f108 0201 	add.w	r2, r8, #1
 800a060:	3b01      	subs	r3, #1
 800a062:	4631      	mov	r1, r6
 800a064:	4628      	mov	r0, r5
 800a066:	47b8      	blx	r7
 800a068:	3001      	adds	r0, #1
 800a06a:	d10e      	bne.n	800a08a <_printf_float+0x42a>
 800a06c:	e659      	b.n	8009d22 <_printf_float+0xc2>
 800a06e:	2301      	movs	r3, #1
 800a070:	4652      	mov	r2, sl
 800a072:	4631      	mov	r1, r6
 800a074:	4628      	mov	r0, r5
 800a076:	47b8      	blx	r7
 800a078:	3001      	adds	r0, #1
 800a07a:	f43f ae52 	beq.w	8009d22 <_printf_float+0xc2>
 800a07e:	f108 0801 	add.w	r8, r8, #1
 800a082:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a084:	3b01      	subs	r3, #1
 800a086:	4543      	cmp	r3, r8
 800a088:	dcf1      	bgt.n	800a06e <_printf_float+0x40e>
 800a08a:	464b      	mov	r3, r9
 800a08c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a090:	e6dc      	b.n	8009e4c <_printf_float+0x1ec>
 800a092:	f04f 0800 	mov.w	r8, #0
 800a096:	f104 0a1a 	add.w	sl, r4, #26
 800a09a:	e7f2      	b.n	800a082 <_printf_float+0x422>
 800a09c:	2301      	movs	r3, #1
 800a09e:	4642      	mov	r2, r8
 800a0a0:	e7df      	b.n	800a062 <_printf_float+0x402>
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	464a      	mov	r2, r9
 800a0a6:	4631      	mov	r1, r6
 800a0a8:	4628      	mov	r0, r5
 800a0aa:	47b8      	blx	r7
 800a0ac:	3001      	adds	r0, #1
 800a0ae:	f43f ae38 	beq.w	8009d22 <_printf_float+0xc2>
 800a0b2:	f108 0801 	add.w	r8, r8, #1
 800a0b6:	68e3      	ldr	r3, [r4, #12]
 800a0b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a0ba:	1a5b      	subs	r3, r3, r1
 800a0bc:	4543      	cmp	r3, r8
 800a0be:	dcf0      	bgt.n	800a0a2 <_printf_float+0x442>
 800a0c0:	e6fa      	b.n	8009eb8 <_printf_float+0x258>
 800a0c2:	f04f 0800 	mov.w	r8, #0
 800a0c6:	f104 0919 	add.w	r9, r4, #25
 800a0ca:	e7f4      	b.n	800a0b6 <_printf_float+0x456>

0800a0cc <_printf_common>:
 800a0cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0d0:	4616      	mov	r6, r2
 800a0d2:	4699      	mov	r9, r3
 800a0d4:	688a      	ldr	r2, [r1, #8]
 800a0d6:	690b      	ldr	r3, [r1, #16]
 800a0d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a0dc:	4293      	cmp	r3, r2
 800a0de:	bfb8      	it	lt
 800a0e0:	4613      	movlt	r3, r2
 800a0e2:	6033      	str	r3, [r6, #0]
 800a0e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a0e8:	4607      	mov	r7, r0
 800a0ea:	460c      	mov	r4, r1
 800a0ec:	b10a      	cbz	r2, 800a0f2 <_printf_common+0x26>
 800a0ee:	3301      	adds	r3, #1
 800a0f0:	6033      	str	r3, [r6, #0]
 800a0f2:	6823      	ldr	r3, [r4, #0]
 800a0f4:	0699      	lsls	r1, r3, #26
 800a0f6:	bf42      	ittt	mi
 800a0f8:	6833      	ldrmi	r3, [r6, #0]
 800a0fa:	3302      	addmi	r3, #2
 800a0fc:	6033      	strmi	r3, [r6, #0]
 800a0fe:	6825      	ldr	r5, [r4, #0]
 800a100:	f015 0506 	ands.w	r5, r5, #6
 800a104:	d106      	bne.n	800a114 <_printf_common+0x48>
 800a106:	f104 0a19 	add.w	sl, r4, #25
 800a10a:	68e3      	ldr	r3, [r4, #12]
 800a10c:	6832      	ldr	r2, [r6, #0]
 800a10e:	1a9b      	subs	r3, r3, r2
 800a110:	42ab      	cmp	r3, r5
 800a112:	dc26      	bgt.n	800a162 <_printf_common+0x96>
 800a114:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a118:	1e13      	subs	r3, r2, #0
 800a11a:	6822      	ldr	r2, [r4, #0]
 800a11c:	bf18      	it	ne
 800a11e:	2301      	movne	r3, #1
 800a120:	0692      	lsls	r2, r2, #26
 800a122:	d42b      	bmi.n	800a17c <_printf_common+0xb0>
 800a124:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a128:	4649      	mov	r1, r9
 800a12a:	4638      	mov	r0, r7
 800a12c:	47c0      	blx	r8
 800a12e:	3001      	adds	r0, #1
 800a130:	d01e      	beq.n	800a170 <_printf_common+0xa4>
 800a132:	6823      	ldr	r3, [r4, #0]
 800a134:	68e5      	ldr	r5, [r4, #12]
 800a136:	6832      	ldr	r2, [r6, #0]
 800a138:	f003 0306 	and.w	r3, r3, #6
 800a13c:	2b04      	cmp	r3, #4
 800a13e:	bf08      	it	eq
 800a140:	1aad      	subeq	r5, r5, r2
 800a142:	68a3      	ldr	r3, [r4, #8]
 800a144:	6922      	ldr	r2, [r4, #16]
 800a146:	bf0c      	ite	eq
 800a148:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a14c:	2500      	movne	r5, #0
 800a14e:	4293      	cmp	r3, r2
 800a150:	bfc4      	itt	gt
 800a152:	1a9b      	subgt	r3, r3, r2
 800a154:	18ed      	addgt	r5, r5, r3
 800a156:	2600      	movs	r6, #0
 800a158:	341a      	adds	r4, #26
 800a15a:	42b5      	cmp	r5, r6
 800a15c:	d11a      	bne.n	800a194 <_printf_common+0xc8>
 800a15e:	2000      	movs	r0, #0
 800a160:	e008      	b.n	800a174 <_printf_common+0xa8>
 800a162:	2301      	movs	r3, #1
 800a164:	4652      	mov	r2, sl
 800a166:	4649      	mov	r1, r9
 800a168:	4638      	mov	r0, r7
 800a16a:	47c0      	blx	r8
 800a16c:	3001      	adds	r0, #1
 800a16e:	d103      	bne.n	800a178 <_printf_common+0xac>
 800a170:	f04f 30ff 	mov.w	r0, #4294967295
 800a174:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a178:	3501      	adds	r5, #1
 800a17a:	e7c6      	b.n	800a10a <_printf_common+0x3e>
 800a17c:	18e1      	adds	r1, r4, r3
 800a17e:	1c5a      	adds	r2, r3, #1
 800a180:	2030      	movs	r0, #48	; 0x30
 800a182:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a186:	4422      	add	r2, r4
 800a188:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a18c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a190:	3302      	adds	r3, #2
 800a192:	e7c7      	b.n	800a124 <_printf_common+0x58>
 800a194:	2301      	movs	r3, #1
 800a196:	4622      	mov	r2, r4
 800a198:	4649      	mov	r1, r9
 800a19a:	4638      	mov	r0, r7
 800a19c:	47c0      	blx	r8
 800a19e:	3001      	adds	r0, #1
 800a1a0:	d0e6      	beq.n	800a170 <_printf_common+0xa4>
 800a1a2:	3601      	adds	r6, #1
 800a1a4:	e7d9      	b.n	800a15a <_printf_common+0x8e>
	...

0800a1a8 <_printf_i>:
 800a1a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a1ac:	7e0f      	ldrb	r7, [r1, #24]
 800a1ae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a1b0:	2f78      	cmp	r7, #120	; 0x78
 800a1b2:	4691      	mov	r9, r2
 800a1b4:	4680      	mov	r8, r0
 800a1b6:	460c      	mov	r4, r1
 800a1b8:	469a      	mov	sl, r3
 800a1ba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a1be:	d807      	bhi.n	800a1d0 <_printf_i+0x28>
 800a1c0:	2f62      	cmp	r7, #98	; 0x62
 800a1c2:	d80a      	bhi.n	800a1da <_printf_i+0x32>
 800a1c4:	2f00      	cmp	r7, #0
 800a1c6:	f000 80d8 	beq.w	800a37a <_printf_i+0x1d2>
 800a1ca:	2f58      	cmp	r7, #88	; 0x58
 800a1cc:	f000 80a3 	beq.w	800a316 <_printf_i+0x16e>
 800a1d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a1d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a1d8:	e03a      	b.n	800a250 <_printf_i+0xa8>
 800a1da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a1de:	2b15      	cmp	r3, #21
 800a1e0:	d8f6      	bhi.n	800a1d0 <_printf_i+0x28>
 800a1e2:	a101      	add	r1, pc, #4	; (adr r1, 800a1e8 <_printf_i+0x40>)
 800a1e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a1e8:	0800a241 	.word	0x0800a241
 800a1ec:	0800a255 	.word	0x0800a255
 800a1f0:	0800a1d1 	.word	0x0800a1d1
 800a1f4:	0800a1d1 	.word	0x0800a1d1
 800a1f8:	0800a1d1 	.word	0x0800a1d1
 800a1fc:	0800a1d1 	.word	0x0800a1d1
 800a200:	0800a255 	.word	0x0800a255
 800a204:	0800a1d1 	.word	0x0800a1d1
 800a208:	0800a1d1 	.word	0x0800a1d1
 800a20c:	0800a1d1 	.word	0x0800a1d1
 800a210:	0800a1d1 	.word	0x0800a1d1
 800a214:	0800a361 	.word	0x0800a361
 800a218:	0800a285 	.word	0x0800a285
 800a21c:	0800a343 	.word	0x0800a343
 800a220:	0800a1d1 	.word	0x0800a1d1
 800a224:	0800a1d1 	.word	0x0800a1d1
 800a228:	0800a383 	.word	0x0800a383
 800a22c:	0800a1d1 	.word	0x0800a1d1
 800a230:	0800a285 	.word	0x0800a285
 800a234:	0800a1d1 	.word	0x0800a1d1
 800a238:	0800a1d1 	.word	0x0800a1d1
 800a23c:	0800a34b 	.word	0x0800a34b
 800a240:	682b      	ldr	r3, [r5, #0]
 800a242:	1d1a      	adds	r2, r3, #4
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	602a      	str	r2, [r5, #0]
 800a248:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a24c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a250:	2301      	movs	r3, #1
 800a252:	e0a3      	b.n	800a39c <_printf_i+0x1f4>
 800a254:	6820      	ldr	r0, [r4, #0]
 800a256:	6829      	ldr	r1, [r5, #0]
 800a258:	0606      	lsls	r6, r0, #24
 800a25a:	f101 0304 	add.w	r3, r1, #4
 800a25e:	d50a      	bpl.n	800a276 <_printf_i+0xce>
 800a260:	680e      	ldr	r6, [r1, #0]
 800a262:	602b      	str	r3, [r5, #0]
 800a264:	2e00      	cmp	r6, #0
 800a266:	da03      	bge.n	800a270 <_printf_i+0xc8>
 800a268:	232d      	movs	r3, #45	; 0x2d
 800a26a:	4276      	negs	r6, r6
 800a26c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a270:	485e      	ldr	r0, [pc, #376]	; (800a3ec <_printf_i+0x244>)
 800a272:	230a      	movs	r3, #10
 800a274:	e019      	b.n	800a2aa <_printf_i+0x102>
 800a276:	680e      	ldr	r6, [r1, #0]
 800a278:	602b      	str	r3, [r5, #0]
 800a27a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a27e:	bf18      	it	ne
 800a280:	b236      	sxthne	r6, r6
 800a282:	e7ef      	b.n	800a264 <_printf_i+0xbc>
 800a284:	682b      	ldr	r3, [r5, #0]
 800a286:	6820      	ldr	r0, [r4, #0]
 800a288:	1d19      	adds	r1, r3, #4
 800a28a:	6029      	str	r1, [r5, #0]
 800a28c:	0601      	lsls	r1, r0, #24
 800a28e:	d501      	bpl.n	800a294 <_printf_i+0xec>
 800a290:	681e      	ldr	r6, [r3, #0]
 800a292:	e002      	b.n	800a29a <_printf_i+0xf2>
 800a294:	0646      	lsls	r6, r0, #25
 800a296:	d5fb      	bpl.n	800a290 <_printf_i+0xe8>
 800a298:	881e      	ldrh	r6, [r3, #0]
 800a29a:	4854      	ldr	r0, [pc, #336]	; (800a3ec <_printf_i+0x244>)
 800a29c:	2f6f      	cmp	r7, #111	; 0x6f
 800a29e:	bf0c      	ite	eq
 800a2a0:	2308      	moveq	r3, #8
 800a2a2:	230a      	movne	r3, #10
 800a2a4:	2100      	movs	r1, #0
 800a2a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a2aa:	6865      	ldr	r5, [r4, #4]
 800a2ac:	60a5      	str	r5, [r4, #8]
 800a2ae:	2d00      	cmp	r5, #0
 800a2b0:	bfa2      	ittt	ge
 800a2b2:	6821      	ldrge	r1, [r4, #0]
 800a2b4:	f021 0104 	bicge.w	r1, r1, #4
 800a2b8:	6021      	strge	r1, [r4, #0]
 800a2ba:	b90e      	cbnz	r6, 800a2c0 <_printf_i+0x118>
 800a2bc:	2d00      	cmp	r5, #0
 800a2be:	d04d      	beq.n	800a35c <_printf_i+0x1b4>
 800a2c0:	4615      	mov	r5, r2
 800a2c2:	fbb6 f1f3 	udiv	r1, r6, r3
 800a2c6:	fb03 6711 	mls	r7, r3, r1, r6
 800a2ca:	5dc7      	ldrb	r7, [r0, r7]
 800a2cc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a2d0:	4637      	mov	r7, r6
 800a2d2:	42bb      	cmp	r3, r7
 800a2d4:	460e      	mov	r6, r1
 800a2d6:	d9f4      	bls.n	800a2c2 <_printf_i+0x11a>
 800a2d8:	2b08      	cmp	r3, #8
 800a2da:	d10b      	bne.n	800a2f4 <_printf_i+0x14c>
 800a2dc:	6823      	ldr	r3, [r4, #0]
 800a2de:	07de      	lsls	r6, r3, #31
 800a2e0:	d508      	bpl.n	800a2f4 <_printf_i+0x14c>
 800a2e2:	6923      	ldr	r3, [r4, #16]
 800a2e4:	6861      	ldr	r1, [r4, #4]
 800a2e6:	4299      	cmp	r1, r3
 800a2e8:	bfde      	ittt	le
 800a2ea:	2330      	movle	r3, #48	; 0x30
 800a2ec:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a2f0:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a2f4:	1b52      	subs	r2, r2, r5
 800a2f6:	6122      	str	r2, [r4, #16]
 800a2f8:	f8cd a000 	str.w	sl, [sp]
 800a2fc:	464b      	mov	r3, r9
 800a2fe:	aa03      	add	r2, sp, #12
 800a300:	4621      	mov	r1, r4
 800a302:	4640      	mov	r0, r8
 800a304:	f7ff fee2 	bl	800a0cc <_printf_common>
 800a308:	3001      	adds	r0, #1
 800a30a:	d14c      	bne.n	800a3a6 <_printf_i+0x1fe>
 800a30c:	f04f 30ff 	mov.w	r0, #4294967295
 800a310:	b004      	add	sp, #16
 800a312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a316:	4835      	ldr	r0, [pc, #212]	; (800a3ec <_printf_i+0x244>)
 800a318:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a31c:	6829      	ldr	r1, [r5, #0]
 800a31e:	6823      	ldr	r3, [r4, #0]
 800a320:	f851 6b04 	ldr.w	r6, [r1], #4
 800a324:	6029      	str	r1, [r5, #0]
 800a326:	061d      	lsls	r5, r3, #24
 800a328:	d514      	bpl.n	800a354 <_printf_i+0x1ac>
 800a32a:	07df      	lsls	r7, r3, #31
 800a32c:	bf44      	itt	mi
 800a32e:	f043 0320 	orrmi.w	r3, r3, #32
 800a332:	6023      	strmi	r3, [r4, #0]
 800a334:	b91e      	cbnz	r6, 800a33e <_printf_i+0x196>
 800a336:	6823      	ldr	r3, [r4, #0]
 800a338:	f023 0320 	bic.w	r3, r3, #32
 800a33c:	6023      	str	r3, [r4, #0]
 800a33e:	2310      	movs	r3, #16
 800a340:	e7b0      	b.n	800a2a4 <_printf_i+0xfc>
 800a342:	6823      	ldr	r3, [r4, #0]
 800a344:	f043 0320 	orr.w	r3, r3, #32
 800a348:	6023      	str	r3, [r4, #0]
 800a34a:	2378      	movs	r3, #120	; 0x78
 800a34c:	4828      	ldr	r0, [pc, #160]	; (800a3f0 <_printf_i+0x248>)
 800a34e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a352:	e7e3      	b.n	800a31c <_printf_i+0x174>
 800a354:	0659      	lsls	r1, r3, #25
 800a356:	bf48      	it	mi
 800a358:	b2b6      	uxthmi	r6, r6
 800a35a:	e7e6      	b.n	800a32a <_printf_i+0x182>
 800a35c:	4615      	mov	r5, r2
 800a35e:	e7bb      	b.n	800a2d8 <_printf_i+0x130>
 800a360:	682b      	ldr	r3, [r5, #0]
 800a362:	6826      	ldr	r6, [r4, #0]
 800a364:	6961      	ldr	r1, [r4, #20]
 800a366:	1d18      	adds	r0, r3, #4
 800a368:	6028      	str	r0, [r5, #0]
 800a36a:	0635      	lsls	r5, r6, #24
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	d501      	bpl.n	800a374 <_printf_i+0x1cc>
 800a370:	6019      	str	r1, [r3, #0]
 800a372:	e002      	b.n	800a37a <_printf_i+0x1d2>
 800a374:	0670      	lsls	r0, r6, #25
 800a376:	d5fb      	bpl.n	800a370 <_printf_i+0x1c8>
 800a378:	8019      	strh	r1, [r3, #0]
 800a37a:	2300      	movs	r3, #0
 800a37c:	6123      	str	r3, [r4, #16]
 800a37e:	4615      	mov	r5, r2
 800a380:	e7ba      	b.n	800a2f8 <_printf_i+0x150>
 800a382:	682b      	ldr	r3, [r5, #0]
 800a384:	1d1a      	adds	r2, r3, #4
 800a386:	602a      	str	r2, [r5, #0]
 800a388:	681d      	ldr	r5, [r3, #0]
 800a38a:	6862      	ldr	r2, [r4, #4]
 800a38c:	2100      	movs	r1, #0
 800a38e:	4628      	mov	r0, r5
 800a390:	f7f5 ff2e 	bl	80001f0 <memchr>
 800a394:	b108      	cbz	r0, 800a39a <_printf_i+0x1f2>
 800a396:	1b40      	subs	r0, r0, r5
 800a398:	6060      	str	r0, [r4, #4]
 800a39a:	6863      	ldr	r3, [r4, #4]
 800a39c:	6123      	str	r3, [r4, #16]
 800a39e:	2300      	movs	r3, #0
 800a3a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a3a4:	e7a8      	b.n	800a2f8 <_printf_i+0x150>
 800a3a6:	6923      	ldr	r3, [r4, #16]
 800a3a8:	462a      	mov	r2, r5
 800a3aa:	4649      	mov	r1, r9
 800a3ac:	4640      	mov	r0, r8
 800a3ae:	47d0      	blx	sl
 800a3b0:	3001      	adds	r0, #1
 800a3b2:	d0ab      	beq.n	800a30c <_printf_i+0x164>
 800a3b4:	6823      	ldr	r3, [r4, #0]
 800a3b6:	079b      	lsls	r3, r3, #30
 800a3b8:	d413      	bmi.n	800a3e2 <_printf_i+0x23a>
 800a3ba:	68e0      	ldr	r0, [r4, #12]
 800a3bc:	9b03      	ldr	r3, [sp, #12]
 800a3be:	4298      	cmp	r0, r3
 800a3c0:	bfb8      	it	lt
 800a3c2:	4618      	movlt	r0, r3
 800a3c4:	e7a4      	b.n	800a310 <_printf_i+0x168>
 800a3c6:	2301      	movs	r3, #1
 800a3c8:	4632      	mov	r2, r6
 800a3ca:	4649      	mov	r1, r9
 800a3cc:	4640      	mov	r0, r8
 800a3ce:	47d0      	blx	sl
 800a3d0:	3001      	adds	r0, #1
 800a3d2:	d09b      	beq.n	800a30c <_printf_i+0x164>
 800a3d4:	3501      	adds	r5, #1
 800a3d6:	68e3      	ldr	r3, [r4, #12]
 800a3d8:	9903      	ldr	r1, [sp, #12]
 800a3da:	1a5b      	subs	r3, r3, r1
 800a3dc:	42ab      	cmp	r3, r5
 800a3de:	dcf2      	bgt.n	800a3c6 <_printf_i+0x21e>
 800a3e0:	e7eb      	b.n	800a3ba <_printf_i+0x212>
 800a3e2:	2500      	movs	r5, #0
 800a3e4:	f104 0619 	add.w	r6, r4, #25
 800a3e8:	e7f5      	b.n	800a3d6 <_printf_i+0x22e>
 800a3ea:	bf00      	nop
 800a3ec:	08015656 	.word	0x08015656
 800a3f0:	08015667 	.word	0x08015667

0800a3f4 <siprintf>:
 800a3f4:	b40e      	push	{r1, r2, r3}
 800a3f6:	b500      	push	{lr}
 800a3f8:	b09c      	sub	sp, #112	; 0x70
 800a3fa:	ab1d      	add	r3, sp, #116	; 0x74
 800a3fc:	9002      	str	r0, [sp, #8]
 800a3fe:	9006      	str	r0, [sp, #24]
 800a400:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a404:	4809      	ldr	r0, [pc, #36]	; (800a42c <siprintf+0x38>)
 800a406:	9107      	str	r1, [sp, #28]
 800a408:	9104      	str	r1, [sp, #16]
 800a40a:	4909      	ldr	r1, [pc, #36]	; (800a430 <siprintf+0x3c>)
 800a40c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a410:	9105      	str	r1, [sp, #20]
 800a412:	6800      	ldr	r0, [r0, #0]
 800a414:	9301      	str	r3, [sp, #4]
 800a416:	a902      	add	r1, sp, #8
 800a418:	f001 fb78 	bl	800bb0c <_svfiprintf_r>
 800a41c:	9b02      	ldr	r3, [sp, #8]
 800a41e:	2200      	movs	r2, #0
 800a420:	701a      	strb	r2, [r3, #0]
 800a422:	b01c      	add	sp, #112	; 0x70
 800a424:	f85d eb04 	ldr.w	lr, [sp], #4
 800a428:	b003      	add	sp, #12
 800a42a:	4770      	bx	lr
 800a42c:	20000028 	.word	0x20000028
 800a430:	ffff0208 	.word	0xffff0208

0800a434 <quorem>:
 800a434:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a438:	6903      	ldr	r3, [r0, #16]
 800a43a:	690c      	ldr	r4, [r1, #16]
 800a43c:	42a3      	cmp	r3, r4
 800a43e:	4607      	mov	r7, r0
 800a440:	f2c0 8081 	blt.w	800a546 <quorem+0x112>
 800a444:	3c01      	subs	r4, #1
 800a446:	f101 0814 	add.w	r8, r1, #20
 800a44a:	f100 0514 	add.w	r5, r0, #20
 800a44e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a452:	9301      	str	r3, [sp, #4]
 800a454:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a458:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a45c:	3301      	adds	r3, #1
 800a45e:	429a      	cmp	r2, r3
 800a460:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a464:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a468:	fbb2 f6f3 	udiv	r6, r2, r3
 800a46c:	d331      	bcc.n	800a4d2 <quorem+0x9e>
 800a46e:	f04f 0e00 	mov.w	lr, #0
 800a472:	4640      	mov	r0, r8
 800a474:	46ac      	mov	ip, r5
 800a476:	46f2      	mov	sl, lr
 800a478:	f850 2b04 	ldr.w	r2, [r0], #4
 800a47c:	b293      	uxth	r3, r2
 800a47e:	fb06 e303 	mla	r3, r6, r3, lr
 800a482:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a486:	b29b      	uxth	r3, r3
 800a488:	ebaa 0303 	sub.w	r3, sl, r3
 800a48c:	f8dc a000 	ldr.w	sl, [ip]
 800a490:	0c12      	lsrs	r2, r2, #16
 800a492:	fa13 f38a 	uxtah	r3, r3, sl
 800a496:	fb06 e202 	mla	r2, r6, r2, lr
 800a49a:	9300      	str	r3, [sp, #0]
 800a49c:	9b00      	ldr	r3, [sp, #0]
 800a49e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a4a2:	b292      	uxth	r2, r2
 800a4a4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a4a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a4ac:	f8bd 3000 	ldrh.w	r3, [sp]
 800a4b0:	4581      	cmp	r9, r0
 800a4b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a4b6:	f84c 3b04 	str.w	r3, [ip], #4
 800a4ba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a4be:	d2db      	bcs.n	800a478 <quorem+0x44>
 800a4c0:	f855 300b 	ldr.w	r3, [r5, fp]
 800a4c4:	b92b      	cbnz	r3, 800a4d2 <quorem+0x9e>
 800a4c6:	9b01      	ldr	r3, [sp, #4]
 800a4c8:	3b04      	subs	r3, #4
 800a4ca:	429d      	cmp	r5, r3
 800a4cc:	461a      	mov	r2, r3
 800a4ce:	d32e      	bcc.n	800a52e <quorem+0xfa>
 800a4d0:	613c      	str	r4, [r7, #16]
 800a4d2:	4638      	mov	r0, r7
 800a4d4:	f001 f8c6 	bl	800b664 <__mcmp>
 800a4d8:	2800      	cmp	r0, #0
 800a4da:	db24      	blt.n	800a526 <quorem+0xf2>
 800a4dc:	3601      	adds	r6, #1
 800a4de:	4628      	mov	r0, r5
 800a4e0:	f04f 0c00 	mov.w	ip, #0
 800a4e4:	f858 2b04 	ldr.w	r2, [r8], #4
 800a4e8:	f8d0 e000 	ldr.w	lr, [r0]
 800a4ec:	b293      	uxth	r3, r2
 800a4ee:	ebac 0303 	sub.w	r3, ip, r3
 800a4f2:	0c12      	lsrs	r2, r2, #16
 800a4f4:	fa13 f38e 	uxtah	r3, r3, lr
 800a4f8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a4fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a500:	b29b      	uxth	r3, r3
 800a502:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a506:	45c1      	cmp	r9, r8
 800a508:	f840 3b04 	str.w	r3, [r0], #4
 800a50c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a510:	d2e8      	bcs.n	800a4e4 <quorem+0xb0>
 800a512:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a516:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a51a:	b922      	cbnz	r2, 800a526 <quorem+0xf2>
 800a51c:	3b04      	subs	r3, #4
 800a51e:	429d      	cmp	r5, r3
 800a520:	461a      	mov	r2, r3
 800a522:	d30a      	bcc.n	800a53a <quorem+0x106>
 800a524:	613c      	str	r4, [r7, #16]
 800a526:	4630      	mov	r0, r6
 800a528:	b003      	add	sp, #12
 800a52a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a52e:	6812      	ldr	r2, [r2, #0]
 800a530:	3b04      	subs	r3, #4
 800a532:	2a00      	cmp	r2, #0
 800a534:	d1cc      	bne.n	800a4d0 <quorem+0x9c>
 800a536:	3c01      	subs	r4, #1
 800a538:	e7c7      	b.n	800a4ca <quorem+0x96>
 800a53a:	6812      	ldr	r2, [r2, #0]
 800a53c:	3b04      	subs	r3, #4
 800a53e:	2a00      	cmp	r2, #0
 800a540:	d1f0      	bne.n	800a524 <quorem+0xf0>
 800a542:	3c01      	subs	r4, #1
 800a544:	e7eb      	b.n	800a51e <quorem+0xea>
 800a546:	2000      	movs	r0, #0
 800a548:	e7ee      	b.n	800a528 <quorem+0xf4>
 800a54a:	0000      	movs	r0, r0
 800a54c:	0000      	movs	r0, r0
	...

0800a550 <_dtoa_r>:
 800a550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a554:	ed2d 8b04 	vpush	{d8-d9}
 800a558:	ec57 6b10 	vmov	r6, r7, d0
 800a55c:	b093      	sub	sp, #76	; 0x4c
 800a55e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a560:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a564:	9106      	str	r1, [sp, #24]
 800a566:	ee10 aa10 	vmov	sl, s0
 800a56a:	4604      	mov	r4, r0
 800a56c:	9209      	str	r2, [sp, #36]	; 0x24
 800a56e:	930c      	str	r3, [sp, #48]	; 0x30
 800a570:	46bb      	mov	fp, r7
 800a572:	b975      	cbnz	r5, 800a592 <_dtoa_r+0x42>
 800a574:	2010      	movs	r0, #16
 800a576:	f000 fddd 	bl	800b134 <malloc>
 800a57a:	4602      	mov	r2, r0
 800a57c:	6260      	str	r0, [r4, #36]	; 0x24
 800a57e:	b920      	cbnz	r0, 800a58a <_dtoa_r+0x3a>
 800a580:	4ba7      	ldr	r3, [pc, #668]	; (800a820 <_dtoa_r+0x2d0>)
 800a582:	21ea      	movs	r1, #234	; 0xea
 800a584:	48a7      	ldr	r0, [pc, #668]	; (800a824 <_dtoa_r+0x2d4>)
 800a586:	f001 fbd1 	bl	800bd2c <__assert_func>
 800a58a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a58e:	6005      	str	r5, [r0, #0]
 800a590:	60c5      	str	r5, [r0, #12]
 800a592:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a594:	6819      	ldr	r1, [r3, #0]
 800a596:	b151      	cbz	r1, 800a5ae <_dtoa_r+0x5e>
 800a598:	685a      	ldr	r2, [r3, #4]
 800a59a:	604a      	str	r2, [r1, #4]
 800a59c:	2301      	movs	r3, #1
 800a59e:	4093      	lsls	r3, r2
 800a5a0:	608b      	str	r3, [r1, #8]
 800a5a2:	4620      	mov	r0, r4
 800a5a4:	f000 fe1c 	bl	800b1e0 <_Bfree>
 800a5a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	601a      	str	r2, [r3, #0]
 800a5ae:	1e3b      	subs	r3, r7, #0
 800a5b0:	bfaa      	itet	ge
 800a5b2:	2300      	movge	r3, #0
 800a5b4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a5b8:	f8c8 3000 	strge.w	r3, [r8]
 800a5bc:	4b9a      	ldr	r3, [pc, #616]	; (800a828 <_dtoa_r+0x2d8>)
 800a5be:	bfbc      	itt	lt
 800a5c0:	2201      	movlt	r2, #1
 800a5c2:	f8c8 2000 	strlt.w	r2, [r8]
 800a5c6:	ea33 030b 	bics.w	r3, r3, fp
 800a5ca:	d11b      	bne.n	800a604 <_dtoa_r+0xb4>
 800a5cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a5ce:	f242 730f 	movw	r3, #9999	; 0x270f
 800a5d2:	6013      	str	r3, [r2, #0]
 800a5d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a5d8:	4333      	orrs	r3, r6
 800a5da:	f000 8592 	beq.w	800b102 <_dtoa_r+0xbb2>
 800a5de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a5e0:	b963      	cbnz	r3, 800a5fc <_dtoa_r+0xac>
 800a5e2:	4b92      	ldr	r3, [pc, #584]	; (800a82c <_dtoa_r+0x2dc>)
 800a5e4:	e022      	b.n	800a62c <_dtoa_r+0xdc>
 800a5e6:	4b92      	ldr	r3, [pc, #584]	; (800a830 <_dtoa_r+0x2e0>)
 800a5e8:	9301      	str	r3, [sp, #4]
 800a5ea:	3308      	adds	r3, #8
 800a5ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a5ee:	6013      	str	r3, [r2, #0]
 800a5f0:	9801      	ldr	r0, [sp, #4]
 800a5f2:	b013      	add	sp, #76	; 0x4c
 800a5f4:	ecbd 8b04 	vpop	{d8-d9}
 800a5f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5fc:	4b8b      	ldr	r3, [pc, #556]	; (800a82c <_dtoa_r+0x2dc>)
 800a5fe:	9301      	str	r3, [sp, #4]
 800a600:	3303      	adds	r3, #3
 800a602:	e7f3      	b.n	800a5ec <_dtoa_r+0x9c>
 800a604:	2200      	movs	r2, #0
 800a606:	2300      	movs	r3, #0
 800a608:	4650      	mov	r0, sl
 800a60a:	4659      	mov	r1, fp
 800a60c:	f7f6 fa64 	bl	8000ad8 <__aeabi_dcmpeq>
 800a610:	ec4b ab19 	vmov	d9, sl, fp
 800a614:	4680      	mov	r8, r0
 800a616:	b158      	cbz	r0, 800a630 <_dtoa_r+0xe0>
 800a618:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a61a:	2301      	movs	r3, #1
 800a61c:	6013      	str	r3, [r2, #0]
 800a61e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a620:	2b00      	cmp	r3, #0
 800a622:	f000 856b 	beq.w	800b0fc <_dtoa_r+0xbac>
 800a626:	4883      	ldr	r0, [pc, #524]	; (800a834 <_dtoa_r+0x2e4>)
 800a628:	6018      	str	r0, [r3, #0]
 800a62a:	1e43      	subs	r3, r0, #1
 800a62c:	9301      	str	r3, [sp, #4]
 800a62e:	e7df      	b.n	800a5f0 <_dtoa_r+0xa0>
 800a630:	ec4b ab10 	vmov	d0, sl, fp
 800a634:	aa10      	add	r2, sp, #64	; 0x40
 800a636:	a911      	add	r1, sp, #68	; 0x44
 800a638:	4620      	mov	r0, r4
 800a63a:	f001 f8b9 	bl	800b7b0 <__d2b>
 800a63e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a642:	ee08 0a10 	vmov	s16, r0
 800a646:	2d00      	cmp	r5, #0
 800a648:	f000 8084 	beq.w	800a754 <_dtoa_r+0x204>
 800a64c:	ee19 3a90 	vmov	r3, s19
 800a650:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a654:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a658:	4656      	mov	r6, sl
 800a65a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a65e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a662:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a666:	4b74      	ldr	r3, [pc, #464]	; (800a838 <_dtoa_r+0x2e8>)
 800a668:	2200      	movs	r2, #0
 800a66a:	4630      	mov	r0, r6
 800a66c:	4639      	mov	r1, r7
 800a66e:	f7f5 fe13 	bl	8000298 <__aeabi_dsub>
 800a672:	a365      	add	r3, pc, #404	; (adr r3, 800a808 <_dtoa_r+0x2b8>)
 800a674:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a678:	f7f5 ffc6 	bl	8000608 <__aeabi_dmul>
 800a67c:	a364      	add	r3, pc, #400	; (adr r3, 800a810 <_dtoa_r+0x2c0>)
 800a67e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a682:	f7f5 fe0b 	bl	800029c <__adddf3>
 800a686:	4606      	mov	r6, r0
 800a688:	4628      	mov	r0, r5
 800a68a:	460f      	mov	r7, r1
 800a68c:	f7f5 ff52 	bl	8000534 <__aeabi_i2d>
 800a690:	a361      	add	r3, pc, #388	; (adr r3, 800a818 <_dtoa_r+0x2c8>)
 800a692:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a696:	f7f5 ffb7 	bl	8000608 <__aeabi_dmul>
 800a69a:	4602      	mov	r2, r0
 800a69c:	460b      	mov	r3, r1
 800a69e:	4630      	mov	r0, r6
 800a6a0:	4639      	mov	r1, r7
 800a6a2:	f7f5 fdfb 	bl	800029c <__adddf3>
 800a6a6:	4606      	mov	r6, r0
 800a6a8:	460f      	mov	r7, r1
 800a6aa:	f7f6 fa5d 	bl	8000b68 <__aeabi_d2iz>
 800a6ae:	2200      	movs	r2, #0
 800a6b0:	9000      	str	r0, [sp, #0]
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	4630      	mov	r0, r6
 800a6b6:	4639      	mov	r1, r7
 800a6b8:	f7f6 fa18 	bl	8000aec <__aeabi_dcmplt>
 800a6bc:	b150      	cbz	r0, 800a6d4 <_dtoa_r+0x184>
 800a6be:	9800      	ldr	r0, [sp, #0]
 800a6c0:	f7f5 ff38 	bl	8000534 <__aeabi_i2d>
 800a6c4:	4632      	mov	r2, r6
 800a6c6:	463b      	mov	r3, r7
 800a6c8:	f7f6 fa06 	bl	8000ad8 <__aeabi_dcmpeq>
 800a6cc:	b910      	cbnz	r0, 800a6d4 <_dtoa_r+0x184>
 800a6ce:	9b00      	ldr	r3, [sp, #0]
 800a6d0:	3b01      	subs	r3, #1
 800a6d2:	9300      	str	r3, [sp, #0]
 800a6d4:	9b00      	ldr	r3, [sp, #0]
 800a6d6:	2b16      	cmp	r3, #22
 800a6d8:	d85a      	bhi.n	800a790 <_dtoa_r+0x240>
 800a6da:	9a00      	ldr	r2, [sp, #0]
 800a6dc:	4b57      	ldr	r3, [pc, #348]	; (800a83c <_dtoa_r+0x2ec>)
 800a6de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a6e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6e6:	ec51 0b19 	vmov	r0, r1, d9
 800a6ea:	f7f6 f9ff 	bl	8000aec <__aeabi_dcmplt>
 800a6ee:	2800      	cmp	r0, #0
 800a6f0:	d050      	beq.n	800a794 <_dtoa_r+0x244>
 800a6f2:	9b00      	ldr	r3, [sp, #0]
 800a6f4:	3b01      	subs	r3, #1
 800a6f6:	9300      	str	r3, [sp, #0]
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	930b      	str	r3, [sp, #44]	; 0x2c
 800a6fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a6fe:	1b5d      	subs	r5, r3, r5
 800a700:	1e6b      	subs	r3, r5, #1
 800a702:	9305      	str	r3, [sp, #20]
 800a704:	bf45      	ittet	mi
 800a706:	f1c5 0301 	rsbmi	r3, r5, #1
 800a70a:	9304      	strmi	r3, [sp, #16]
 800a70c:	2300      	movpl	r3, #0
 800a70e:	2300      	movmi	r3, #0
 800a710:	bf4c      	ite	mi
 800a712:	9305      	strmi	r3, [sp, #20]
 800a714:	9304      	strpl	r3, [sp, #16]
 800a716:	9b00      	ldr	r3, [sp, #0]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	db3d      	blt.n	800a798 <_dtoa_r+0x248>
 800a71c:	9b05      	ldr	r3, [sp, #20]
 800a71e:	9a00      	ldr	r2, [sp, #0]
 800a720:	920a      	str	r2, [sp, #40]	; 0x28
 800a722:	4413      	add	r3, r2
 800a724:	9305      	str	r3, [sp, #20]
 800a726:	2300      	movs	r3, #0
 800a728:	9307      	str	r3, [sp, #28]
 800a72a:	9b06      	ldr	r3, [sp, #24]
 800a72c:	2b09      	cmp	r3, #9
 800a72e:	f200 8089 	bhi.w	800a844 <_dtoa_r+0x2f4>
 800a732:	2b05      	cmp	r3, #5
 800a734:	bfc4      	itt	gt
 800a736:	3b04      	subgt	r3, #4
 800a738:	9306      	strgt	r3, [sp, #24]
 800a73a:	9b06      	ldr	r3, [sp, #24]
 800a73c:	f1a3 0302 	sub.w	r3, r3, #2
 800a740:	bfcc      	ite	gt
 800a742:	2500      	movgt	r5, #0
 800a744:	2501      	movle	r5, #1
 800a746:	2b03      	cmp	r3, #3
 800a748:	f200 8087 	bhi.w	800a85a <_dtoa_r+0x30a>
 800a74c:	e8df f003 	tbb	[pc, r3]
 800a750:	59383a2d 	.word	0x59383a2d
 800a754:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a758:	441d      	add	r5, r3
 800a75a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a75e:	2b20      	cmp	r3, #32
 800a760:	bfc1      	itttt	gt
 800a762:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a766:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a76a:	fa0b f303 	lslgt.w	r3, fp, r3
 800a76e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a772:	bfda      	itte	le
 800a774:	f1c3 0320 	rsble	r3, r3, #32
 800a778:	fa06 f003 	lslle.w	r0, r6, r3
 800a77c:	4318      	orrgt	r0, r3
 800a77e:	f7f5 fec9 	bl	8000514 <__aeabi_ui2d>
 800a782:	2301      	movs	r3, #1
 800a784:	4606      	mov	r6, r0
 800a786:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a78a:	3d01      	subs	r5, #1
 800a78c:	930e      	str	r3, [sp, #56]	; 0x38
 800a78e:	e76a      	b.n	800a666 <_dtoa_r+0x116>
 800a790:	2301      	movs	r3, #1
 800a792:	e7b2      	b.n	800a6fa <_dtoa_r+0x1aa>
 800a794:	900b      	str	r0, [sp, #44]	; 0x2c
 800a796:	e7b1      	b.n	800a6fc <_dtoa_r+0x1ac>
 800a798:	9b04      	ldr	r3, [sp, #16]
 800a79a:	9a00      	ldr	r2, [sp, #0]
 800a79c:	1a9b      	subs	r3, r3, r2
 800a79e:	9304      	str	r3, [sp, #16]
 800a7a0:	4253      	negs	r3, r2
 800a7a2:	9307      	str	r3, [sp, #28]
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	930a      	str	r3, [sp, #40]	; 0x28
 800a7a8:	e7bf      	b.n	800a72a <_dtoa_r+0x1da>
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	9308      	str	r3, [sp, #32]
 800a7ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	dc55      	bgt.n	800a860 <_dtoa_r+0x310>
 800a7b4:	2301      	movs	r3, #1
 800a7b6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a7ba:	461a      	mov	r2, r3
 800a7bc:	9209      	str	r2, [sp, #36]	; 0x24
 800a7be:	e00c      	b.n	800a7da <_dtoa_r+0x28a>
 800a7c0:	2301      	movs	r3, #1
 800a7c2:	e7f3      	b.n	800a7ac <_dtoa_r+0x25c>
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a7c8:	9308      	str	r3, [sp, #32]
 800a7ca:	9b00      	ldr	r3, [sp, #0]
 800a7cc:	4413      	add	r3, r2
 800a7ce:	9302      	str	r3, [sp, #8]
 800a7d0:	3301      	adds	r3, #1
 800a7d2:	2b01      	cmp	r3, #1
 800a7d4:	9303      	str	r3, [sp, #12]
 800a7d6:	bfb8      	it	lt
 800a7d8:	2301      	movlt	r3, #1
 800a7da:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a7dc:	2200      	movs	r2, #0
 800a7de:	6042      	str	r2, [r0, #4]
 800a7e0:	2204      	movs	r2, #4
 800a7e2:	f102 0614 	add.w	r6, r2, #20
 800a7e6:	429e      	cmp	r6, r3
 800a7e8:	6841      	ldr	r1, [r0, #4]
 800a7ea:	d93d      	bls.n	800a868 <_dtoa_r+0x318>
 800a7ec:	4620      	mov	r0, r4
 800a7ee:	f000 fcb7 	bl	800b160 <_Balloc>
 800a7f2:	9001      	str	r0, [sp, #4]
 800a7f4:	2800      	cmp	r0, #0
 800a7f6:	d13b      	bne.n	800a870 <_dtoa_r+0x320>
 800a7f8:	4b11      	ldr	r3, [pc, #68]	; (800a840 <_dtoa_r+0x2f0>)
 800a7fa:	4602      	mov	r2, r0
 800a7fc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a800:	e6c0      	b.n	800a584 <_dtoa_r+0x34>
 800a802:	2301      	movs	r3, #1
 800a804:	e7df      	b.n	800a7c6 <_dtoa_r+0x276>
 800a806:	bf00      	nop
 800a808:	636f4361 	.word	0x636f4361
 800a80c:	3fd287a7 	.word	0x3fd287a7
 800a810:	8b60c8b3 	.word	0x8b60c8b3
 800a814:	3fc68a28 	.word	0x3fc68a28
 800a818:	509f79fb 	.word	0x509f79fb
 800a81c:	3fd34413 	.word	0x3fd34413
 800a820:	08015685 	.word	0x08015685
 800a824:	0801569c 	.word	0x0801569c
 800a828:	7ff00000 	.word	0x7ff00000
 800a82c:	08015681 	.word	0x08015681
 800a830:	08015678 	.word	0x08015678
 800a834:	08015655 	.word	0x08015655
 800a838:	3ff80000 	.word	0x3ff80000
 800a83c:	08015790 	.word	0x08015790
 800a840:	080156f7 	.word	0x080156f7
 800a844:	2501      	movs	r5, #1
 800a846:	2300      	movs	r3, #0
 800a848:	9306      	str	r3, [sp, #24]
 800a84a:	9508      	str	r5, [sp, #32]
 800a84c:	f04f 33ff 	mov.w	r3, #4294967295
 800a850:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a854:	2200      	movs	r2, #0
 800a856:	2312      	movs	r3, #18
 800a858:	e7b0      	b.n	800a7bc <_dtoa_r+0x26c>
 800a85a:	2301      	movs	r3, #1
 800a85c:	9308      	str	r3, [sp, #32]
 800a85e:	e7f5      	b.n	800a84c <_dtoa_r+0x2fc>
 800a860:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a862:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a866:	e7b8      	b.n	800a7da <_dtoa_r+0x28a>
 800a868:	3101      	adds	r1, #1
 800a86a:	6041      	str	r1, [r0, #4]
 800a86c:	0052      	lsls	r2, r2, #1
 800a86e:	e7b8      	b.n	800a7e2 <_dtoa_r+0x292>
 800a870:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a872:	9a01      	ldr	r2, [sp, #4]
 800a874:	601a      	str	r2, [r3, #0]
 800a876:	9b03      	ldr	r3, [sp, #12]
 800a878:	2b0e      	cmp	r3, #14
 800a87a:	f200 809d 	bhi.w	800a9b8 <_dtoa_r+0x468>
 800a87e:	2d00      	cmp	r5, #0
 800a880:	f000 809a 	beq.w	800a9b8 <_dtoa_r+0x468>
 800a884:	9b00      	ldr	r3, [sp, #0]
 800a886:	2b00      	cmp	r3, #0
 800a888:	dd32      	ble.n	800a8f0 <_dtoa_r+0x3a0>
 800a88a:	4ab7      	ldr	r2, [pc, #732]	; (800ab68 <_dtoa_r+0x618>)
 800a88c:	f003 030f 	and.w	r3, r3, #15
 800a890:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a894:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a898:	9b00      	ldr	r3, [sp, #0]
 800a89a:	05d8      	lsls	r0, r3, #23
 800a89c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a8a0:	d516      	bpl.n	800a8d0 <_dtoa_r+0x380>
 800a8a2:	4bb2      	ldr	r3, [pc, #712]	; (800ab6c <_dtoa_r+0x61c>)
 800a8a4:	ec51 0b19 	vmov	r0, r1, d9
 800a8a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a8ac:	f7f5 ffd6 	bl	800085c <__aeabi_ddiv>
 800a8b0:	f007 070f 	and.w	r7, r7, #15
 800a8b4:	4682      	mov	sl, r0
 800a8b6:	468b      	mov	fp, r1
 800a8b8:	2503      	movs	r5, #3
 800a8ba:	4eac      	ldr	r6, [pc, #688]	; (800ab6c <_dtoa_r+0x61c>)
 800a8bc:	b957      	cbnz	r7, 800a8d4 <_dtoa_r+0x384>
 800a8be:	4642      	mov	r2, r8
 800a8c0:	464b      	mov	r3, r9
 800a8c2:	4650      	mov	r0, sl
 800a8c4:	4659      	mov	r1, fp
 800a8c6:	f7f5 ffc9 	bl	800085c <__aeabi_ddiv>
 800a8ca:	4682      	mov	sl, r0
 800a8cc:	468b      	mov	fp, r1
 800a8ce:	e028      	b.n	800a922 <_dtoa_r+0x3d2>
 800a8d0:	2502      	movs	r5, #2
 800a8d2:	e7f2      	b.n	800a8ba <_dtoa_r+0x36a>
 800a8d4:	07f9      	lsls	r1, r7, #31
 800a8d6:	d508      	bpl.n	800a8ea <_dtoa_r+0x39a>
 800a8d8:	4640      	mov	r0, r8
 800a8da:	4649      	mov	r1, r9
 800a8dc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a8e0:	f7f5 fe92 	bl	8000608 <__aeabi_dmul>
 800a8e4:	3501      	adds	r5, #1
 800a8e6:	4680      	mov	r8, r0
 800a8e8:	4689      	mov	r9, r1
 800a8ea:	107f      	asrs	r7, r7, #1
 800a8ec:	3608      	adds	r6, #8
 800a8ee:	e7e5      	b.n	800a8bc <_dtoa_r+0x36c>
 800a8f0:	f000 809b 	beq.w	800aa2a <_dtoa_r+0x4da>
 800a8f4:	9b00      	ldr	r3, [sp, #0]
 800a8f6:	4f9d      	ldr	r7, [pc, #628]	; (800ab6c <_dtoa_r+0x61c>)
 800a8f8:	425e      	negs	r6, r3
 800a8fa:	4b9b      	ldr	r3, [pc, #620]	; (800ab68 <_dtoa_r+0x618>)
 800a8fc:	f006 020f 	and.w	r2, r6, #15
 800a900:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a904:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a908:	ec51 0b19 	vmov	r0, r1, d9
 800a90c:	f7f5 fe7c 	bl	8000608 <__aeabi_dmul>
 800a910:	1136      	asrs	r6, r6, #4
 800a912:	4682      	mov	sl, r0
 800a914:	468b      	mov	fp, r1
 800a916:	2300      	movs	r3, #0
 800a918:	2502      	movs	r5, #2
 800a91a:	2e00      	cmp	r6, #0
 800a91c:	d17a      	bne.n	800aa14 <_dtoa_r+0x4c4>
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d1d3      	bne.n	800a8ca <_dtoa_r+0x37a>
 800a922:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a924:	2b00      	cmp	r3, #0
 800a926:	f000 8082 	beq.w	800aa2e <_dtoa_r+0x4de>
 800a92a:	4b91      	ldr	r3, [pc, #580]	; (800ab70 <_dtoa_r+0x620>)
 800a92c:	2200      	movs	r2, #0
 800a92e:	4650      	mov	r0, sl
 800a930:	4659      	mov	r1, fp
 800a932:	f7f6 f8db 	bl	8000aec <__aeabi_dcmplt>
 800a936:	2800      	cmp	r0, #0
 800a938:	d079      	beq.n	800aa2e <_dtoa_r+0x4de>
 800a93a:	9b03      	ldr	r3, [sp, #12]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d076      	beq.n	800aa2e <_dtoa_r+0x4de>
 800a940:	9b02      	ldr	r3, [sp, #8]
 800a942:	2b00      	cmp	r3, #0
 800a944:	dd36      	ble.n	800a9b4 <_dtoa_r+0x464>
 800a946:	9b00      	ldr	r3, [sp, #0]
 800a948:	4650      	mov	r0, sl
 800a94a:	4659      	mov	r1, fp
 800a94c:	1e5f      	subs	r7, r3, #1
 800a94e:	2200      	movs	r2, #0
 800a950:	4b88      	ldr	r3, [pc, #544]	; (800ab74 <_dtoa_r+0x624>)
 800a952:	f7f5 fe59 	bl	8000608 <__aeabi_dmul>
 800a956:	9e02      	ldr	r6, [sp, #8]
 800a958:	4682      	mov	sl, r0
 800a95a:	468b      	mov	fp, r1
 800a95c:	3501      	adds	r5, #1
 800a95e:	4628      	mov	r0, r5
 800a960:	f7f5 fde8 	bl	8000534 <__aeabi_i2d>
 800a964:	4652      	mov	r2, sl
 800a966:	465b      	mov	r3, fp
 800a968:	f7f5 fe4e 	bl	8000608 <__aeabi_dmul>
 800a96c:	4b82      	ldr	r3, [pc, #520]	; (800ab78 <_dtoa_r+0x628>)
 800a96e:	2200      	movs	r2, #0
 800a970:	f7f5 fc94 	bl	800029c <__adddf3>
 800a974:	46d0      	mov	r8, sl
 800a976:	46d9      	mov	r9, fp
 800a978:	4682      	mov	sl, r0
 800a97a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a97e:	2e00      	cmp	r6, #0
 800a980:	d158      	bne.n	800aa34 <_dtoa_r+0x4e4>
 800a982:	4b7e      	ldr	r3, [pc, #504]	; (800ab7c <_dtoa_r+0x62c>)
 800a984:	2200      	movs	r2, #0
 800a986:	4640      	mov	r0, r8
 800a988:	4649      	mov	r1, r9
 800a98a:	f7f5 fc85 	bl	8000298 <__aeabi_dsub>
 800a98e:	4652      	mov	r2, sl
 800a990:	465b      	mov	r3, fp
 800a992:	4680      	mov	r8, r0
 800a994:	4689      	mov	r9, r1
 800a996:	f7f6 f8c7 	bl	8000b28 <__aeabi_dcmpgt>
 800a99a:	2800      	cmp	r0, #0
 800a99c:	f040 8295 	bne.w	800aeca <_dtoa_r+0x97a>
 800a9a0:	4652      	mov	r2, sl
 800a9a2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a9a6:	4640      	mov	r0, r8
 800a9a8:	4649      	mov	r1, r9
 800a9aa:	f7f6 f89f 	bl	8000aec <__aeabi_dcmplt>
 800a9ae:	2800      	cmp	r0, #0
 800a9b0:	f040 8289 	bne.w	800aec6 <_dtoa_r+0x976>
 800a9b4:	ec5b ab19 	vmov	sl, fp, d9
 800a9b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	f2c0 8148 	blt.w	800ac50 <_dtoa_r+0x700>
 800a9c0:	9a00      	ldr	r2, [sp, #0]
 800a9c2:	2a0e      	cmp	r2, #14
 800a9c4:	f300 8144 	bgt.w	800ac50 <_dtoa_r+0x700>
 800a9c8:	4b67      	ldr	r3, [pc, #412]	; (800ab68 <_dtoa_r+0x618>)
 800a9ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a9ce:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a9d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	f280 80d5 	bge.w	800ab84 <_dtoa_r+0x634>
 800a9da:	9b03      	ldr	r3, [sp, #12]
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	f300 80d1 	bgt.w	800ab84 <_dtoa_r+0x634>
 800a9e2:	f040 826f 	bne.w	800aec4 <_dtoa_r+0x974>
 800a9e6:	4b65      	ldr	r3, [pc, #404]	; (800ab7c <_dtoa_r+0x62c>)
 800a9e8:	2200      	movs	r2, #0
 800a9ea:	4640      	mov	r0, r8
 800a9ec:	4649      	mov	r1, r9
 800a9ee:	f7f5 fe0b 	bl	8000608 <__aeabi_dmul>
 800a9f2:	4652      	mov	r2, sl
 800a9f4:	465b      	mov	r3, fp
 800a9f6:	f7f6 f88d 	bl	8000b14 <__aeabi_dcmpge>
 800a9fa:	9e03      	ldr	r6, [sp, #12]
 800a9fc:	4637      	mov	r7, r6
 800a9fe:	2800      	cmp	r0, #0
 800aa00:	f040 8245 	bne.w	800ae8e <_dtoa_r+0x93e>
 800aa04:	9d01      	ldr	r5, [sp, #4]
 800aa06:	2331      	movs	r3, #49	; 0x31
 800aa08:	f805 3b01 	strb.w	r3, [r5], #1
 800aa0c:	9b00      	ldr	r3, [sp, #0]
 800aa0e:	3301      	adds	r3, #1
 800aa10:	9300      	str	r3, [sp, #0]
 800aa12:	e240      	b.n	800ae96 <_dtoa_r+0x946>
 800aa14:	07f2      	lsls	r2, r6, #31
 800aa16:	d505      	bpl.n	800aa24 <_dtoa_r+0x4d4>
 800aa18:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aa1c:	f7f5 fdf4 	bl	8000608 <__aeabi_dmul>
 800aa20:	3501      	adds	r5, #1
 800aa22:	2301      	movs	r3, #1
 800aa24:	1076      	asrs	r6, r6, #1
 800aa26:	3708      	adds	r7, #8
 800aa28:	e777      	b.n	800a91a <_dtoa_r+0x3ca>
 800aa2a:	2502      	movs	r5, #2
 800aa2c:	e779      	b.n	800a922 <_dtoa_r+0x3d2>
 800aa2e:	9f00      	ldr	r7, [sp, #0]
 800aa30:	9e03      	ldr	r6, [sp, #12]
 800aa32:	e794      	b.n	800a95e <_dtoa_r+0x40e>
 800aa34:	9901      	ldr	r1, [sp, #4]
 800aa36:	4b4c      	ldr	r3, [pc, #304]	; (800ab68 <_dtoa_r+0x618>)
 800aa38:	4431      	add	r1, r6
 800aa3a:	910d      	str	r1, [sp, #52]	; 0x34
 800aa3c:	9908      	ldr	r1, [sp, #32]
 800aa3e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800aa42:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800aa46:	2900      	cmp	r1, #0
 800aa48:	d043      	beq.n	800aad2 <_dtoa_r+0x582>
 800aa4a:	494d      	ldr	r1, [pc, #308]	; (800ab80 <_dtoa_r+0x630>)
 800aa4c:	2000      	movs	r0, #0
 800aa4e:	f7f5 ff05 	bl	800085c <__aeabi_ddiv>
 800aa52:	4652      	mov	r2, sl
 800aa54:	465b      	mov	r3, fp
 800aa56:	f7f5 fc1f 	bl	8000298 <__aeabi_dsub>
 800aa5a:	9d01      	ldr	r5, [sp, #4]
 800aa5c:	4682      	mov	sl, r0
 800aa5e:	468b      	mov	fp, r1
 800aa60:	4649      	mov	r1, r9
 800aa62:	4640      	mov	r0, r8
 800aa64:	f7f6 f880 	bl	8000b68 <__aeabi_d2iz>
 800aa68:	4606      	mov	r6, r0
 800aa6a:	f7f5 fd63 	bl	8000534 <__aeabi_i2d>
 800aa6e:	4602      	mov	r2, r0
 800aa70:	460b      	mov	r3, r1
 800aa72:	4640      	mov	r0, r8
 800aa74:	4649      	mov	r1, r9
 800aa76:	f7f5 fc0f 	bl	8000298 <__aeabi_dsub>
 800aa7a:	3630      	adds	r6, #48	; 0x30
 800aa7c:	f805 6b01 	strb.w	r6, [r5], #1
 800aa80:	4652      	mov	r2, sl
 800aa82:	465b      	mov	r3, fp
 800aa84:	4680      	mov	r8, r0
 800aa86:	4689      	mov	r9, r1
 800aa88:	f7f6 f830 	bl	8000aec <__aeabi_dcmplt>
 800aa8c:	2800      	cmp	r0, #0
 800aa8e:	d163      	bne.n	800ab58 <_dtoa_r+0x608>
 800aa90:	4642      	mov	r2, r8
 800aa92:	464b      	mov	r3, r9
 800aa94:	4936      	ldr	r1, [pc, #216]	; (800ab70 <_dtoa_r+0x620>)
 800aa96:	2000      	movs	r0, #0
 800aa98:	f7f5 fbfe 	bl	8000298 <__aeabi_dsub>
 800aa9c:	4652      	mov	r2, sl
 800aa9e:	465b      	mov	r3, fp
 800aaa0:	f7f6 f824 	bl	8000aec <__aeabi_dcmplt>
 800aaa4:	2800      	cmp	r0, #0
 800aaa6:	f040 80b5 	bne.w	800ac14 <_dtoa_r+0x6c4>
 800aaaa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aaac:	429d      	cmp	r5, r3
 800aaae:	d081      	beq.n	800a9b4 <_dtoa_r+0x464>
 800aab0:	4b30      	ldr	r3, [pc, #192]	; (800ab74 <_dtoa_r+0x624>)
 800aab2:	2200      	movs	r2, #0
 800aab4:	4650      	mov	r0, sl
 800aab6:	4659      	mov	r1, fp
 800aab8:	f7f5 fda6 	bl	8000608 <__aeabi_dmul>
 800aabc:	4b2d      	ldr	r3, [pc, #180]	; (800ab74 <_dtoa_r+0x624>)
 800aabe:	4682      	mov	sl, r0
 800aac0:	468b      	mov	fp, r1
 800aac2:	4640      	mov	r0, r8
 800aac4:	4649      	mov	r1, r9
 800aac6:	2200      	movs	r2, #0
 800aac8:	f7f5 fd9e 	bl	8000608 <__aeabi_dmul>
 800aacc:	4680      	mov	r8, r0
 800aace:	4689      	mov	r9, r1
 800aad0:	e7c6      	b.n	800aa60 <_dtoa_r+0x510>
 800aad2:	4650      	mov	r0, sl
 800aad4:	4659      	mov	r1, fp
 800aad6:	f7f5 fd97 	bl	8000608 <__aeabi_dmul>
 800aada:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aadc:	9d01      	ldr	r5, [sp, #4]
 800aade:	930f      	str	r3, [sp, #60]	; 0x3c
 800aae0:	4682      	mov	sl, r0
 800aae2:	468b      	mov	fp, r1
 800aae4:	4649      	mov	r1, r9
 800aae6:	4640      	mov	r0, r8
 800aae8:	f7f6 f83e 	bl	8000b68 <__aeabi_d2iz>
 800aaec:	4606      	mov	r6, r0
 800aaee:	f7f5 fd21 	bl	8000534 <__aeabi_i2d>
 800aaf2:	3630      	adds	r6, #48	; 0x30
 800aaf4:	4602      	mov	r2, r0
 800aaf6:	460b      	mov	r3, r1
 800aaf8:	4640      	mov	r0, r8
 800aafa:	4649      	mov	r1, r9
 800aafc:	f7f5 fbcc 	bl	8000298 <__aeabi_dsub>
 800ab00:	f805 6b01 	strb.w	r6, [r5], #1
 800ab04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ab06:	429d      	cmp	r5, r3
 800ab08:	4680      	mov	r8, r0
 800ab0a:	4689      	mov	r9, r1
 800ab0c:	f04f 0200 	mov.w	r2, #0
 800ab10:	d124      	bne.n	800ab5c <_dtoa_r+0x60c>
 800ab12:	4b1b      	ldr	r3, [pc, #108]	; (800ab80 <_dtoa_r+0x630>)
 800ab14:	4650      	mov	r0, sl
 800ab16:	4659      	mov	r1, fp
 800ab18:	f7f5 fbc0 	bl	800029c <__adddf3>
 800ab1c:	4602      	mov	r2, r0
 800ab1e:	460b      	mov	r3, r1
 800ab20:	4640      	mov	r0, r8
 800ab22:	4649      	mov	r1, r9
 800ab24:	f7f6 f800 	bl	8000b28 <__aeabi_dcmpgt>
 800ab28:	2800      	cmp	r0, #0
 800ab2a:	d173      	bne.n	800ac14 <_dtoa_r+0x6c4>
 800ab2c:	4652      	mov	r2, sl
 800ab2e:	465b      	mov	r3, fp
 800ab30:	4913      	ldr	r1, [pc, #76]	; (800ab80 <_dtoa_r+0x630>)
 800ab32:	2000      	movs	r0, #0
 800ab34:	f7f5 fbb0 	bl	8000298 <__aeabi_dsub>
 800ab38:	4602      	mov	r2, r0
 800ab3a:	460b      	mov	r3, r1
 800ab3c:	4640      	mov	r0, r8
 800ab3e:	4649      	mov	r1, r9
 800ab40:	f7f5 ffd4 	bl	8000aec <__aeabi_dcmplt>
 800ab44:	2800      	cmp	r0, #0
 800ab46:	f43f af35 	beq.w	800a9b4 <_dtoa_r+0x464>
 800ab4a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ab4c:	1e6b      	subs	r3, r5, #1
 800ab4e:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab50:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ab54:	2b30      	cmp	r3, #48	; 0x30
 800ab56:	d0f8      	beq.n	800ab4a <_dtoa_r+0x5fa>
 800ab58:	9700      	str	r7, [sp, #0]
 800ab5a:	e049      	b.n	800abf0 <_dtoa_r+0x6a0>
 800ab5c:	4b05      	ldr	r3, [pc, #20]	; (800ab74 <_dtoa_r+0x624>)
 800ab5e:	f7f5 fd53 	bl	8000608 <__aeabi_dmul>
 800ab62:	4680      	mov	r8, r0
 800ab64:	4689      	mov	r9, r1
 800ab66:	e7bd      	b.n	800aae4 <_dtoa_r+0x594>
 800ab68:	08015790 	.word	0x08015790
 800ab6c:	08015768 	.word	0x08015768
 800ab70:	3ff00000 	.word	0x3ff00000
 800ab74:	40240000 	.word	0x40240000
 800ab78:	401c0000 	.word	0x401c0000
 800ab7c:	40140000 	.word	0x40140000
 800ab80:	3fe00000 	.word	0x3fe00000
 800ab84:	9d01      	ldr	r5, [sp, #4]
 800ab86:	4656      	mov	r6, sl
 800ab88:	465f      	mov	r7, fp
 800ab8a:	4642      	mov	r2, r8
 800ab8c:	464b      	mov	r3, r9
 800ab8e:	4630      	mov	r0, r6
 800ab90:	4639      	mov	r1, r7
 800ab92:	f7f5 fe63 	bl	800085c <__aeabi_ddiv>
 800ab96:	f7f5 ffe7 	bl	8000b68 <__aeabi_d2iz>
 800ab9a:	4682      	mov	sl, r0
 800ab9c:	f7f5 fcca 	bl	8000534 <__aeabi_i2d>
 800aba0:	4642      	mov	r2, r8
 800aba2:	464b      	mov	r3, r9
 800aba4:	f7f5 fd30 	bl	8000608 <__aeabi_dmul>
 800aba8:	4602      	mov	r2, r0
 800abaa:	460b      	mov	r3, r1
 800abac:	4630      	mov	r0, r6
 800abae:	4639      	mov	r1, r7
 800abb0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800abb4:	f7f5 fb70 	bl	8000298 <__aeabi_dsub>
 800abb8:	f805 6b01 	strb.w	r6, [r5], #1
 800abbc:	9e01      	ldr	r6, [sp, #4]
 800abbe:	9f03      	ldr	r7, [sp, #12]
 800abc0:	1bae      	subs	r6, r5, r6
 800abc2:	42b7      	cmp	r7, r6
 800abc4:	4602      	mov	r2, r0
 800abc6:	460b      	mov	r3, r1
 800abc8:	d135      	bne.n	800ac36 <_dtoa_r+0x6e6>
 800abca:	f7f5 fb67 	bl	800029c <__adddf3>
 800abce:	4642      	mov	r2, r8
 800abd0:	464b      	mov	r3, r9
 800abd2:	4606      	mov	r6, r0
 800abd4:	460f      	mov	r7, r1
 800abd6:	f7f5 ffa7 	bl	8000b28 <__aeabi_dcmpgt>
 800abda:	b9d0      	cbnz	r0, 800ac12 <_dtoa_r+0x6c2>
 800abdc:	4642      	mov	r2, r8
 800abde:	464b      	mov	r3, r9
 800abe0:	4630      	mov	r0, r6
 800abe2:	4639      	mov	r1, r7
 800abe4:	f7f5 ff78 	bl	8000ad8 <__aeabi_dcmpeq>
 800abe8:	b110      	cbz	r0, 800abf0 <_dtoa_r+0x6a0>
 800abea:	f01a 0f01 	tst.w	sl, #1
 800abee:	d110      	bne.n	800ac12 <_dtoa_r+0x6c2>
 800abf0:	4620      	mov	r0, r4
 800abf2:	ee18 1a10 	vmov	r1, s16
 800abf6:	f000 faf3 	bl	800b1e0 <_Bfree>
 800abfa:	2300      	movs	r3, #0
 800abfc:	9800      	ldr	r0, [sp, #0]
 800abfe:	702b      	strb	r3, [r5, #0]
 800ac00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ac02:	3001      	adds	r0, #1
 800ac04:	6018      	str	r0, [r3, #0]
 800ac06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	f43f acf1 	beq.w	800a5f0 <_dtoa_r+0xa0>
 800ac0e:	601d      	str	r5, [r3, #0]
 800ac10:	e4ee      	b.n	800a5f0 <_dtoa_r+0xa0>
 800ac12:	9f00      	ldr	r7, [sp, #0]
 800ac14:	462b      	mov	r3, r5
 800ac16:	461d      	mov	r5, r3
 800ac18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ac1c:	2a39      	cmp	r2, #57	; 0x39
 800ac1e:	d106      	bne.n	800ac2e <_dtoa_r+0x6de>
 800ac20:	9a01      	ldr	r2, [sp, #4]
 800ac22:	429a      	cmp	r2, r3
 800ac24:	d1f7      	bne.n	800ac16 <_dtoa_r+0x6c6>
 800ac26:	9901      	ldr	r1, [sp, #4]
 800ac28:	2230      	movs	r2, #48	; 0x30
 800ac2a:	3701      	adds	r7, #1
 800ac2c:	700a      	strb	r2, [r1, #0]
 800ac2e:	781a      	ldrb	r2, [r3, #0]
 800ac30:	3201      	adds	r2, #1
 800ac32:	701a      	strb	r2, [r3, #0]
 800ac34:	e790      	b.n	800ab58 <_dtoa_r+0x608>
 800ac36:	4ba6      	ldr	r3, [pc, #664]	; (800aed0 <_dtoa_r+0x980>)
 800ac38:	2200      	movs	r2, #0
 800ac3a:	f7f5 fce5 	bl	8000608 <__aeabi_dmul>
 800ac3e:	2200      	movs	r2, #0
 800ac40:	2300      	movs	r3, #0
 800ac42:	4606      	mov	r6, r0
 800ac44:	460f      	mov	r7, r1
 800ac46:	f7f5 ff47 	bl	8000ad8 <__aeabi_dcmpeq>
 800ac4a:	2800      	cmp	r0, #0
 800ac4c:	d09d      	beq.n	800ab8a <_dtoa_r+0x63a>
 800ac4e:	e7cf      	b.n	800abf0 <_dtoa_r+0x6a0>
 800ac50:	9a08      	ldr	r2, [sp, #32]
 800ac52:	2a00      	cmp	r2, #0
 800ac54:	f000 80d7 	beq.w	800ae06 <_dtoa_r+0x8b6>
 800ac58:	9a06      	ldr	r2, [sp, #24]
 800ac5a:	2a01      	cmp	r2, #1
 800ac5c:	f300 80ba 	bgt.w	800add4 <_dtoa_r+0x884>
 800ac60:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac62:	2a00      	cmp	r2, #0
 800ac64:	f000 80b2 	beq.w	800adcc <_dtoa_r+0x87c>
 800ac68:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ac6c:	9e07      	ldr	r6, [sp, #28]
 800ac6e:	9d04      	ldr	r5, [sp, #16]
 800ac70:	9a04      	ldr	r2, [sp, #16]
 800ac72:	441a      	add	r2, r3
 800ac74:	9204      	str	r2, [sp, #16]
 800ac76:	9a05      	ldr	r2, [sp, #20]
 800ac78:	2101      	movs	r1, #1
 800ac7a:	441a      	add	r2, r3
 800ac7c:	4620      	mov	r0, r4
 800ac7e:	9205      	str	r2, [sp, #20]
 800ac80:	f000 fb66 	bl	800b350 <__i2b>
 800ac84:	4607      	mov	r7, r0
 800ac86:	2d00      	cmp	r5, #0
 800ac88:	dd0c      	ble.n	800aca4 <_dtoa_r+0x754>
 800ac8a:	9b05      	ldr	r3, [sp, #20]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	dd09      	ble.n	800aca4 <_dtoa_r+0x754>
 800ac90:	42ab      	cmp	r3, r5
 800ac92:	9a04      	ldr	r2, [sp, #16]
 800ac94:	bfa8      	it	ge
 800ac96:	462b      	movge	r3, r5
 800ac98:	1ad2      	subs	r2, r2, r3
 800ac9a:	9204      	str	r2, [sp, #16]
 800ac9c:	9a05      	ldr	r2, [sp, #20]
 800ac9e:	1aed      	subs	r5, r5, r3
 800aca0:	1ad3      	subs	r3, r2, r3
 800aca2:	9305      	str	r3, [sp, #20]
 800aca4:	9b07      	ldr	r3, [sp, #28]
 800aca6:	b31b      	cbz	r3, 800acf0 <_dtoa_r+0x7a0>
 800aca8:	9b08      	ldr	r3, [sp, #32]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	f000 80af 	beq.w	800ae0e <_dtoa_r+0x8be>
 800acb0:	2e00      	cmp	r6, #0
 800acb2:	dd13      	ble.n	800acdc <_dtoa_r+0x78c>
 800acb4:	4639      	mov	r1, r7
 800acb6:	4632      	mov	r2, r6
 800acb8:	4620      	mov	r0, r4
 800acba:	f000 fc09 	bl	800b4d0 <__pow5mult>
 800acbe:	ee18 2a10 	vmov	r2, s16
 800acc2:	4601      	mov	r1, r0
 800acc4:	4607      	mov	r7, r0
 800acc6:	4620      	mov	r0, r4
 800acc8:	f000 fb58 	bl	800b37c <__multiply>
 800accc:	ee18 1a10 	vmov	r1, s16
 800acd0:	4680      	mov	r8, r0
 800acd2:	4620      	mov	r0, r4
 800acd4:	f000 fa84 	bl	800b1e0 <_Bfree>
 800acd8:	ee08 8a10 	vmov	s16, r8
 800acdc:	9b07      	ldr	r3, [sp, #28]
 800acde:	1b9a      	subs	r2, r3, r6
 800ace0:	d006      	beq.n	800acf0 <_dtoa_r+0x7a0>
 800ace2:	ee18 1a10 	vmov	r1, s16
 800ace6:	4620      	mov	r0, r4
 800ace8:	f000 fbf2 	bl	800b4d0 <__pow5mult>
 800acec:	ee08 0a10 	vmov	s16, r0
 800acf0:	2101      	movs	r1, #1
 800acf2:	4620      	mov	r0, r4
 800acf4:	f000 fb2c 	bl	800b350 <__i2b>
 800acf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	4606      	mov	r6, r0
 800acfe:	f340 8088 	ble.w	800ae12 <_dtoa_r+0x8c2>
 800ad02:	461a      	mov	r2, r3
 800ad04:	4601      	mov	r1, r0
 800ad06:	4620      	mov	r0, r4
 800ad08:	f000 fbe2 	bl	800b4d0 <__pow5mult>
 800ad0c:	9b06      	ldr	r3, [sp, #24]
 800ad0e:	2b01      	cmp	r3, #1
 800ad10:	4606      	mov	r6, r0
 800ad12:	f340 8081 	ble.w	800ae18 <_dtoa_r+0x8c8>
 800ad16:	f04f 0800 	mov.w	r8, #0
 800ad1a:	6933      	ldr	r3, [r6, #16]
 800ad1c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ad20:	6918      	ldr	r0, [r3, #16]
 800ad22:	f000 fac5 	bl	800b2b0 <__hi0bits>
 800ad26:	f1c0 0020 	rsb	r0, r0, #32
 800ad2a:	9b05      	ldr	r3, [sp, #20]
 800ad2c:	4418      	add	r0, r3
 800ad2e:	f010 001f 	ands.w	r0, r0, #31
 800ad32:	f000 8092 	beq.w	800ae5a <_dtoa_r+0x90a>
 800ad36:	f1c0 0320 	rsb	r3, r0, #32
 800ad3a:	2b04      	cmp	r3, #4
 800ad3c:	f340 808a 	ble.w	800ae54 <_dtoa_r+0x904>
 800ad40:	f1c0 001c 	rsb	r0, r0, #28
 800ad44:	9b04      	ldr	r3, [sp, #16]
 800ad46:	4403      	add	r3, r0
 800ad48:	9304      	str	r3, [sp, #16]
 800ad4a:	9b05      	ldr	r3, [sp, #20]
 800ad4c:	4403      	add	r3, r0
 800ad4e:	4405      	add	r5, r0
 800ad50:	9305      	str	r3, [sp, #20]
 800ad52:	9b04      	ldr	r3, [sp, #16]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	dd07      	ble.n	800ad68 <_dtoa_r+0x818>
 800ad58:	ee18 1a10 	vmov	r1, s16
 800ad5c:	461a      	mov	r2, r3
 800ad5e:	4620      	mov	r0, r4
 800ad60:	f000 fc10 	bl	800b584 <__lshift>
 800ad64:	ee08 0a10 	vmov	s16, r0
 800ad68:	9b05      	ldr	r3, [sp, #20]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	dd05      	ble.n	800ad7a <_dtoa_r+0x82a>
 800ad6e:	4631      	mov	r1, r6
 800ad70:	461a      	mov	r2, r3
 800ad72:	4620      	mov	r0, r4
 800ad74:	f000 fc06 	bl	800b584 <__lshift>
 800ad78:	4606      	mov	r6, r0
 800ad7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d06e      	beq.n	800ae5e <_dtoa_r+0x90e>
 800ad80:	ee18 0a10 	vmov	r0, s16
 800ad84:	4631      	mov	r1, r6
 800ad86:	f000 fc6d 	bl	800b664 <__mcmp>
 800ad8a:	2800      	cmp	r0, #0
 800ad8c:	da67      	bge.n	800ae5e <_dtoa_r+0x90e>
 800ad8e:	9b00      	ldr	r3, [sp, #0]
 800ad90:	3b01      	subs	r3, #1
 800ad92:	ee18 1a10 	vmov	r1, s16
 800ad96:	9300      	str	r3, [sp, #0]
 800ad98:	220a      	movs	r2, #10
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	4620      	mov	r0, r4
 800ad9e:	f000 fa41 	bl	800b224 <__multadd>
 800ada2:	9b08      	ldr	r3, [sp, #32]
 800ada4:	ee08 0a10 	vmov	s16, r0
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	f000 81b1 	beq.w	800b110 <_dtoa_r+0xbc0>
 800adae:	2300      	movs	r3, #0
 800adb0:	4639      	mov	r1, r7
 800adb2:	220a      	movs	r2, #10
 800adb4:	4620      	mov	r0, r4
 800adb6:	f000 fa35 	bl	800b224 <__multadd>
 800adba:	9b02      	ldr	r3, [sp, #8]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	4607      	mov	r7, r0
 800adc0:	f300 808e 	bgt.w	800aee0 <_dtoa_r+0x990>
 800adc4:	9b06      	ldr	r3, [sp, #24]
 800adc6:	2b02      	cmp	r3, #2
 800adc8:	dc51      	bgt.n	800ae6e <_dtoa_r+0x91e>
 800adca:	e089      	b.n	800aee0 <_dtoa_r+0x990>
 800adcc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800adce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800add2:	e74b      	b.n	800ac6c <_dtoa_r+0x71c>
 800add4:	9b03      	ldr	r3, [sp, #12]
 800add6:	1e5e      	subs	r6, r3, #1
 800add8:	9b07      	ldr	r3, [sp, #28]
 800adda:	42b3      	cmp	r3, r6
 800addc:	bfbf      	itttt	lt
 800adde:	9b07      	ldrlt	r3, [sp, #28]
 800ade0:	9607      	strlt	r6, [sp, #28]
 800ade2:	1af2      	sublt	r2, r6, r3
 800ade4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800ade6:	bfb6      	itet	lt
 800ade8:	189b      	addlt	r3, r3, r2
 800adea:	1b9e      	subge	r6, r3, r6
 800adec:	930a      	strlt	r3, [sp, #40]	; 0x28
 800adee:	9b03      	ldr	r3, [sp, #12]
 800adf0:	bfb8      	it	lt
 800adf2:	2600      	movlt	r6, #0
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	bfb7      	itett	lt
 800adf8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800adfc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800ae00:	1a9d      	sublt	r5, r3, r2
 800ae02:	2300      	movlt	r3, #0
 800ae04:	e734      	b.n	800ac70 <_dtoa_r+0x720>
 800ae06:	9e07      	ldr	r6, [sp, #28]
 800ae08:	9d04      	ldr	r5, [sp, #16]
 800ae0a:	9f08      	ldr	r7, [sp, #32]
 800ae0c:	e73b      	b.n	800ac86 <_dtoa_r+0x736>
 800ae0e:	9a07      	ldr	r2, [sp, #28]
 800ae10:	e767      	b.n	800ace2 <_dtoa_r+0x792>
 800ae12:	9b06      	ldr	r3, [sp, #24]
 800ae14:	2b01      	cmp	r3, #1
 800ae16:	dc18      	bgt.n	800ae4a <_dtoa_r+0x8fa>
 800ae18:	f1ba 0f00 	cmp.w	sl, #0
 800ae1c:	d115      	bne.n	800ae4a <_dtoa_r+0x8fa>
 800ae1e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ae22:	b993      	cbnz	r3, 800ae4a <_dtoa_r+0x8fa>
 800ae24:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ae28:	0d1b      	lsrs	r3, r3, #20
 800ae2a:	051b      	lsls	r3, r3, #20
 800ae2c:	b183      	cbz	r3, 800ae50 <_dtoa_r+0x900>
 800ae2e:	9b04      	ldr	r3, [sp, #16]
 800ae30:	3301      	adds	r3, #1
 800ae32:	9304      	str	r3, [sp, #16]
 800ae34:	9b05      	ldr	r3, [sp, #20]
 800ae36:	3301      	adds	r3, #1
 800ae38:	9305      	str	r3, [sp, #20]
 800ae3a:	f04f 0801 	mov.w	r8, #1
 800ae3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	f47f af6a 	bne.w	800ad1a <_dtoa_r+0x7ca>
 800ae46:	2001      	movs	r0, #1
 800ae48:	e76f      	b.n	800ad2a <_dtoa_r+0x7da>
 800ae4a:	f04f 0800 	mov.w	r8, #0
 800ae4e:	e7f6      	b.n	800ae3e <_dtoa_r+0x8ee>
 800ae50:	4698      	mov	r8, r3
 800ae52:	e7f4      	b.n	800ae3e <_dtoa_r+0x8ee>
 800ae54:	f43f af7d 	beq.w	800ad52 <_dtoa_r+0x802>
 800ae58:	4618      	mov	r0, r3
 800ae5a:	301c      	adds	r0, #28
 800ae5c:	e772      	b.n	800ad44 <_dtoa_r+0x7f4>
 800ae5e:	9b03      	ldr	r3, [sp, #12]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	dc37      	bgt.n	800aed4 <_dtoa_r+0x984>
 800ae64:	9b06      	ldr	r3, [sp, #24]
 800ae66:	2b02      	cmp	r3, #2
 800ae68:	dd34      	ble.n	800aed4 <_dtoa_r+0x984>
 800ae6a:	9b03      	ldr	r3, [sp, #12]
 800ae6c:	9302      	str	r3, [sp, #8]
 800ae6e:	9b02      	ldr	r3, [sp, #8]
 800ae70:	b96b      	cbnz	r3, 800ae8e <_dtoa_r+0x93e>
 800ae72:	4631      	mov	r1, r6
 800ae74:	2205      	movs	r2, #5
 800ae76:	4620      	mov	r0, r4
 800ae78:	f000 f9d4 	bl	800b224 <__multadd>
 800ae7c:	4601      	mov	r1, r0
 800ae7e:	4606      	mov	r6, r0
 800ae80:	ee18 0a10 	vmov	r0, s16
 800ae84:	f000 fbee 	bl	800b664 <__mcmp>
 800ae88:	2800      	cmp	r0, #0
 800ae8a:	f73f adbb 	bgt.w	800aa04 <_dtoa_r+0x4b4>
 800ae8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae90:	9d01      	ldr	r5, [sp, #4]
 800ae92:	43db      	mvns	r3, r3
 800ae94:	9300      	str	r3, [sp, #0]
 800ae96:	f04f 0800 	mov.w	r8, #0
 800ae9a:	4631      	mov	r1, r6
 800ae9c:	4620      	mov	r0, r4
 800ae9e:	f000 f99f 	bl	800b1e0 <_Bfree>
 800aea2:	2f00      	cmp	r7, #0
 800aea4:	f43f aea4 	beq.w	800abf0 <_dtoa_r+0x6a0>
 800aea8:	f1b8 0f00 	cmp.w	r8, #0
 800aeac:	d005      	beq.n	800aeba <_dtoa_r+0x96a>
 800aeae:	45b8      	cmp	r8, r7
 800aeb0:	d003      	beq.n	800aeba <_dtoa_r+0x96a>
 800aeb2:	4641      	mov	r1, r8
 800aeb4:	4620      	mov	r0, r4
 800aeb6:	f000 f993 	bl	800b1e0 <_Bfree>
 800aeba:	4639      	mov	r1, r7
 800aebc:	4620      	mov	r0, r4
 800aebe:	f000 f98f 	bl	800b1e0 <_Bfree>
 800aec2:	e695      	b.n	800abf0 <_dtoa_r+0x6a0>
 800aec4:	2600      	movs	r6, #0
 800aec6:	4637      	mov	r7, r6
 800aec8:	e7e1      	b.n	800ae8e <_dtoa_r+0x93e>
 800aeca:	9700      	str	r7, [sp, #0]
 800aecc:	4637      	mov	r7, r6
 800aece:	e599      	b.n	800aa04 <_dtoa_r+0x4b4>
 800aed0:	40240000 	.word	0x40240000
 800aed4:	9b08      	ldr	r3, [sp, #32]
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	f000 80ca 	beq.w	800b070 <_dtoa_r+0xb20>
 800aedc:	9b03      	ldr	r3, [sp, #12]
 800aede:	9302      	str	r3, [sp, #8]
 800aee0:	2d00      	cmp	r5, #0
 800aee2:	dd05      	ble.n	800aef0 <_dtoa_r+0x9a0>
 800aee4:	4639      	mov	r1, r7
 800aee6:	462a      	mov	r2, r5
 800aee8:	4620      	mov	r0, r4
 800aeea:	f000 fb4b 	bl	800b584 <__lshift>
 800aeee:	4607      	mov	r7, r0
 800aef0:	f1b8 0f00 	cmp.w	r8, #0
 800aef4:	d05b      	beq.n	800afae <_dtoa_r+0xa5e>
 800aef6:	6879      	ldr	r1, [r7, #4]
 800aef8:	4620      	mov	r0, r4
 800aefa:	f000 f931 	bl	800b160 <_Balloc>
 800aefe:	4605      	mov	r5, r0
 800af00:	b928      	cbnz	r0, 800af0e <_dtoa_r+0x9be>
 800af02:	4b87      	ldr	r3, [pc, #540]	; (800b120 <_dtoa_r+0xbd0>)
 800af04:	4602      	mov	r2, r0
 800af06:	f240 21ea 	movw	r1, #746	; 0x2ea
 800af0a:	f7ff bb3b 	b.w	800a584 <_dtoa_r+0x34>
 800af0e:	693a      	ldr	r2, [r7, #16]
 800af10:	3202      	adds	r2, #2
 800af12:	0092      	lsls	r2, r2, #2
 800af14:	f107 010c 	add.w	r1, r7, #12
 800af18:	300c      	adds	r0, #12
 800af1a:	f000 f913 	bl	800b144 <memcpy>
 800af1e:	2201      	movs	r2, #1
 800af20:	4629      	mov	r1, r5
 800af22:	4620      	mov	r0, r4
 800af24:	f000 fb2e 	bl	800b584 <__lshift>
 800af28:	9b01      	ldr	r3, [sp, #4]
 800af2a:	f103 0901 	add.w	r9, r3, #1
 800af2e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800af32:	4413      	add	r3, r2
 800af34:	9305      	str	r3, [sp, #20]
 800af36:	f00a 0301 	and.w	r3, sl, #1
 800af3a:	46b8      	mov	r8, r7
 800af3c:	9304      	str	r3, [sp, #16]
 800af3e:	4607      	mov	r7, r0
 800af40:	4631      	mov	r1, r6
 800af42:	ee18 0a10 	vmov	r0, s16
 800af46:	f7ff fa75 	bl	800a434 <quorem>
 800af4a:	4641      	mov	r1, r8
 800af4c:	9002      	str	r0, [sp, #8]
 800af4e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800af52:	ee18 0a10 	vmov	r0, s16
 800af56:	f000 fb85 	bl	800b664 <__mcmp>
 800af5a:	463a      	mov	r2, r7
 800af5c:	9003      	str	r0, [sp, #12]
 800af5e:	4631      	mov	r1, r6
 800af60:	4620      	mov	r0, r4
 800af62:	f000 fb9b 	bl	800b69c <__mdiff>
 800af66:	68c2      	ldr	r2, [r0, #12]
 800af68:	f109 3bff 	add.w	fp, r9, #4294967295
 800af6c:	4605      	mov	r5, r0
 800af6e:	bb02      	cbnz	r2, 800afb2 <_dtoa_r+0xa62>
 800af70:	4601      	mov	r1, r0
 800af72:	ee18 0a10 	vmov	r0, s16
 800af76:	f000 fb75 	bl	800b664 <__mcmp>
 800af7a:	4602      	mov	r2, r0
 800af7c:	4629      	mov	r1, r5
 800af7e:	4620      	mov	r0, r4
 800af80:	9207      	str	r2, [sp, #28]
 800af82:	f000 f92d 	bl	800b1e0 <_Bfree>
 800af86:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800af8a:	ea43 0102 	orr.w	r1, r3, r2
 800af8e:	9b04      	ldr	r3, [sp, #16]
 800af90:	430b      	orrs	r3, r1
 800af92:	464d      	mov	r5, r9
 800af94:	d10f      	bne.n	800afb6 <_dtoa_r+0xa66>
 800af96:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800af9a:	d02a      	beq.n	800aff2 <_dtoa_r+0xaa2>
 800af9c:	9b03      	ldr	r3, [sp, #12]
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	dd02      	ble.n	800afa8 <_dtoa_r+0xa58>
 800afa2:	9b02      	ldr	r3, [sp, #8]
 800afa4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800afa8:	f88b a000 	strb.w	sl, [fp]
 800afac:	e775      	b.n	800ae9a <_dtoa_r+0x94a>
 800afae:	4638      	mov	r0, r7
 800afb0:	e7ba      	b.n	800af28 <_dtoa_r+0x9d8>
 800afb2:	2201      	movs	r2, #1
 800afb4:	e7e2      	b.n	800af7c <_dtoa_r+0xa2c>
 800afb6:	9b03      	ldr	r3, [sp, #12]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	db04      	blt.n	800afc6 <_dtoa_r+0xa76>
 800afbc:	9906      	ldr	r1, [sp, #24]
 800afbe:	430b      	orrs	r3, r1
 800afc0:	9904      	ldr	r1, [sp, #16]
 800afc2:	430b      	orrs	r3, r1
 800afc4:	d122      	bne.n	800b00c <_dtoa_r+0xabc>
 800afc6:	2a00      	cmp	r2, #0
 800afc8:	ddee      	ble.n	800afa8 <_dtoa_r+0xa58>
 800afca:	ee18 1a10 	vmov	r1, s16
 800afce:	2201      	movs	r2, #1
 800afd0:	4620      	mov	r0, r4
 800afd2:	f000 fad7 	bl	800b584 <__lshift>
 800afd6:	4631      	mov	r1, r6
 800afd8:	ee08 0a10 	vmov	s16, r0
 800afdc:	f000 fb42 	bl	800b664 <__mcmp>
 800afe0:	2800      	cmp	r0, #0
 800afe2:	dc03      	bgt.n	800afec <_dtoa_r+0xa9c>
 800afe4:	d1e0      	bne.n	800afa8 <_dtoa_r+0xa58>
 800afe6:	f01a 0f01 	tst.w	sl, #1
 800afea:	d0dd      	beq.n	800afa8 <_dtoa_r+0xa58>
 800afec:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800aff0:	d1d7      	bne.n	800afa2 <_dtoa_r+0xa52>
 800aff2:	2339      	movs	r3, #57	; 0x39
 800aff4:	f88b 3000 	strb.w	r3, [fp]
 800aff8:	462b      	mov	r3, r5
 800affa:	461d      	mov	r5, r3
 800affc:	3b01      	subs	r3, #1
 800affe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b002:	2a39      	cmp	r2, #57	; 0x39
 800b004:	d071      	beq.n	800b0ea <_dtoa_r+0xb9a>
 800b006:	3201      	adds	r2, #1
 800b008:	701a      	strb	r2, [r3, #0]
 800b00a:	e746      	b.n	800ae9a <_dtoa_r+0x94a>
 800b00c:	2a00      	cmp	r2, #0
 800b00e:	dd07      	ble.n	800b020 <_dtoa_r+0xad0>
 800b010:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b014:	d0ed      	beq.n	800aff2 <_dtoa_r+0xaa2>
 800b016:	f10a 0301 	add.w	r3, sl, #1
 800b01a:	f88b 3000 	strb.w	r3, [fp]
 800b01e:	e73c      	b.n	800ae9a <_dtoa_r+0x94a>
 800b020:	9b05      	ldr	r3, [sp, #20]
 800b022:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b026:	4599      	cmp	r9, r3
 800b028:	d047      	beq.n	800b0ba <_dtoa_r+0xb6a>
 800b02a:	ee18 1a10 	vmov	r1, s16
 800b02e:	2300      	movs	r3, #0
 800b030:	220a      	movs	r2, #10
 800b032:	4620      	mov	r0, r4
 800b034:	f000 f8f6 	bl	800b224 <__multadd>
 800b038:	45b8      	cmp	r8, r7
 800b03a:	ee08 0a10 	vmov	s16, r0
 800b03e:	f04f 0300 	mov.w	r3, #0
 800b042:	f04f 020a 	mov.w	r2, #10
 800b046:	4641      	mov	r1, r8
 800b048:	4620      	mov	r0, r4
 800b04a:	d106      	bne.n	800b05a <_dtoa_r+0xb0a>
 800b04c:	f000 f8ea 	bl	800b224 <__multadd>
 800b050:	4680      	mov	r8, r0
 800b052:	4607      	mov	r7, r0
 800b054:	f109 0901 	add.w	r9, r9, #1
 800b058:	e772      	b.n	800af40 <_dtoa_r+0x9f0>
 800b05a:	f000 f8e3 	bl	800b224 <__multadd>
 800b05e:	4639      	mov	r1, r7
 800b060:	4680      	mov	r8, r0
 800b062:	2300      	movs	r3, #0
 800b064:	220a      	movs	r2, #10
 800b066:	4620      	mov	r0, r4
 800b068:	f000 f8dc 	bl	800b224 <__multadd>
 800b06c:	4607      	mov	r7, r0
 800b06e:	e7f1      	b.n	800b054 <_dtoa_r+0xb04>
 800b070:	9b03      	ldr	r3, [sp, #12]
 800b072:	9302      	str	r3, [sp, #8]
 800b074:	9d01      	ldr	r5, [sp, #4]
 800b076:	ee18 0a10 	vmov	r0, s16
 800b07a:	4631      	mov	r1, r6
 800b07c:	f7ff f9da 	bl	800a434 <quorem>
 800b080:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b084:	9b01      	ldr	r3, [sp, #4]
 800b086:	f805 ab01 	strb.w	sl, [r5], #1
 800b08a:	1aea      	subs	r2, r5, r3
 800b08c:	9b02      	ldr	r3, [sp, #8]
 800b08e:	4293      	cmp	r3, r2
 800b090:	dd09      	ble.n	800b0a6 <_dtoa_r+0xb56>
 800b092:	ee18 1a10 	vmov	r1, s16
 800b096:	2300      	movs	r3, #0
 800b098:	220a      	movs	r2, #10
 800b09a:	4620      	mov	r0, r4
 800b09c:	f000 f8c2 	bl	800b224 <__multadd>
 800b0a0:	ee08 0a10 	vmov	s16, r0
 800b0a4:	e7e7      	b.n	800b076 <_dtoa_r+0xb26>
 800b0a6:	9b02      	ldr	r3, [sp, #8]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	bfc8      	it	gt
 800b0ac:	461d      	movgt	r5, r3
 800b0ae:	9b01      	ldr	r3, [sp, #4]
 800b0b0:	bfd8      	it	le
 800b0b2:	2501      	movle	r5, #1
 800b0b4:	441d      	add	r5, r3
 800b0b6:	f04f 0800 	mov.w	r8, #0
 800b0ba:	ee18 1a10 	vmov	r1, s16
 800b0be:	2201      	movs	r2, #1
 800b0c0:	4620      	mov	r0, r4
 800b0c2:	f000 fa5f 	bl	800b584 <__lshift>
 800b0c6:	4631      	mov	r1, r6
 800b0c8:	ee08 0a10 	vmov	s16, r0
 800b0cc:	f000 faca 	bl	800b664 <__mcmp>
 800b0d0:	2800      	cmp	r0, #0
 800b0d2:	dc91      	bgt.n	800aff8 <_dtoa_r+0xaa8>
 800b0d4:	d102      	bne.n	800b0dc <_dtoa_r+0xb8c>
 800b0d6:	f01a 0f01 	tst.w	sl, #1
 800b0da:	d18d      	bne.n	800aff8 <_dtoa_r+0xaa8>
 800b0dc:	462b      	mov	r3, r5
 800b0de:	461d      	mov	r5, r3
 800b0e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b0e4:	2a30      	cmp	r2, #48	; 0x30
 800b0e6:	d0fa      	beq.n	800b0de <_dtoa_r+0xb8e>
 800b0e8:	e6d7      	b.n	800ae9a <_dtoa_r+0x94a>
 800b0ea:	9a01      	ldr	r2, [sp, #4]
 800b0ec:	429a      	cmp	r2, r3
 800b0ee:	d184      	bne.n	800affa <_dtoa_r+0xaaa>
 800b0f0:	9b00      	ldr	r3, [sp, #0]
 800b0f2:	3301      	adds	r3, #1
 800b0f4:	9300      	str	r3, [sp, #0]
 800b0f6:	2331      	movs	r3, #49	; 0x31
 800b0f8:	7013      	strb	r3, [r2, #0]
 800b0fa:	e6ce      	b.n	800ae9a <_dtoa_r+0x94a>
 800b0fc:	4b09      	ldr	r3, [pc, #36]	; (800b124 <_dtoa_r+0xbd4>)
 800b0fe:	f7ff ba95 	b.w	800a62c <_dtoa_r+0xdc>
 800b102:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b104:	2b00      	cmp	r3, #0
 800b106:	f47f aa6e 	bne.w	800a5e6 <_dtoa_r+0x96>
 800b10a:	4b07      	ldr	r3, [pc, #28]	; (800b128 <_dtoa_r+0xbd8>)
 800b10c:	f7ff ba8e 	b.w	800a62c <_dtoa_r+0xdc>
 800b110:	9b02      	ldr	r3, [sp, #8]
 800b112:	2b00      	cmp	r3, #0
 800b114:	dcae      	bgt.n	800b074 <_dtoa_r+0xb24>
 800b116:	9b06      	ldr	r3, [sp, #24]
 800b118:	2b02      	cmp	r3, #2
 800b11a:	f73f aea8 	bgt.w	800ae6e <_dtoa_r+0x91e>
 800b11e:	e7a9      	b.n	800b074 <_dtoa_r+0xb24>
 800b120:	080156f7 	.word	0x080156f7
 800b124:	08015654 	.word	0x08015654
 800b128:	08015678 	.word	0x08015678

0800b12c <_localeconv_r>:
 800b12c:	4800      	ldr	r0, [pc, #0]	; (800b130 <_localeconv_r+0x4>)
 800b12e:	4770      	bx	lr
 800b130:	2000017c 	.word	0x2000017c

0800b134 <malloc>:
 800b134:	4b02      	ldr	r3, [pc, #8]	; (800b140 <malloc+0xc>)
 800b136:	4601      	mov	r1, r0
 800b138:	6818      	ldr	r0, [r3, #0]
 800b13a:	f000 bc17 	b.w	800b96c <_malloc_r>
 800b13e:	bf00      	nop
 800b140:	20000028 	.word	0x20000028

0800b144 <memcpy>:
 800b144:	440a      	add	r2, r1
 800b146:	4291      	cmp	r1, r2
 800b148:	f100 33ff 	add.w	r3, r0, #4294967295
 800b14c:	d100      	bne.n	800b150 <memcpy+0xc>
 800b14e:	4770      	bx	lr
 800b150:	b510      	push	{r4, lr}
 800b152:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b156:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b15a:	4291      	cmp	r1, r2
 800b15c:	d1f9      	bne.n	800b152 <memcpy+0xe>
 800b15e:	bd10      	pop	{r4, pc}

0800b160 <_Balloc>:
 800b160:	b570      	push	{r4, r5, r6, lr}
 800b162:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b164:	4604      	mov	r4, r0
 800b166:	460d      	mov	r5, r1
 800b168:	b976      	cbnz	r6, 800b188 <_Balloc+0x28>
 800b16a:	2010      	movs	r0, #16
 800b16c:	f7ff ffe2 	bl	800b134 <malloc>
 800b170:	4602      	mov	r2, r0
 800b172:	6260      	str	r0, [r4, #36]	; 0x24
 800b174:	b920      	cbnz	r0, 800b180 <_Balloc+0x20>
 800b176:	4b18      	ldr	r3, [pc, #96]	; (800b1d8 <_Balloc+0x78>)
 800b178:	4818      	ldr	r0, [pc, #96]	; (800b1dc <_Balloc+0x7c>)
 800b17a:	2166      	movs	r1, #102	; 0x66
 800b17c:	f000 fdd6 	bl	800bd2c <__assert_func>
 800b180:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b184:	6006      	str	r6, [r0, #0]
 800b186:	60c6      	str	r6, [r0, #12]
 800b188:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b18a:	68f3      	ldr	r3, [r6, #12]
 800b18c:	b183      	cbz	r3, 800b1b0 <_Balloc+0x50>
 800b18e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b190:	68db      	ldr	r3, [r3, #12]
 800b192:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b196:	b9b8      	cbnz	r0, 800b1c8 <_Balloc+0x68>
 800b198:	2101      	movs	r1, #1
 800b19a:	fa01 f605 	lsl.w	r6, r1, r5
 800b19e:	1d72      	adds	r2, r6, #5
 800b1a0:	0092      	lsls	r2, r2, #2
 800b1a2:	4620      	mov	r0, r4
 800b1a4:	f000 fb60 	bl	800b868 <_calloc_r>
 800b1a8:	b160      	cbz	r0, 800b1c4 <_Balloc+0x64>
 800b1aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b1ae:	e00e      	b.n	800b1ce <_Balloc+0x6e>
 800b1b0:	2221      	movs	r2, #33	; 0x21
 800b1b2:	2104      	movs	r1, #4
 800b1b4:	4620      	mov	r0, r4
 800b1b6:	f000 fb57 	bl	800b868 <_calloc_r>
 800b1ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b1bc:	60f0      	str	r0, [r6, #12]
 800b1be:	68db      	ldr	r3, [r3, #12]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d1e4      	bne.n	800b18e <_Balloc+0x2e>
 800b1c4:	2000      	movs	r0, #0
 800b1c6:	bd70      	pop	{r4, r5, r6, pc}
 800b1c8:	6802      	ldr	r2, [r0, #0]
 800b1ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b1d4:	e7f7      	b.n	800b1c6 <_Balloc+0x66>
 800b1d6:	bf00      	nop
 800b1d8:	08015685 	.word	0x08015685
 800b1dc:	08015708 	.word	0x08015708

0800b1e0 <_Bfree>:
 800b1e0:	b570      	push	{r4, r5, r6, lr}
 800b1e2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b1e4:	4605      	mov	r5, r0
 800b1e6:	460c      	mov	r4, r1
 800b1e8:	b976      	cbnz	r6, 800b208 <_Bfree+0x28>
 800b1ea:	2010      	movs	r0, #16
 800b1ec:	f7ff ffa2 	bl	800b134 <malloc>
 800b1f0:	4602      	mov	r2, r0
 800b1f2:	6268      	str	r0, [r5, #36]	; 0x24
 800b1f4:	b920      	cbnz	r0, 800b200 <_Bfree+0x20>
 800b1f6:	4b09      	ldr	r3, [pc, #36]	; (800b21c <_Bfree+0x3c>)
 800b1f8:	4809      	ldr	r0, [pc, #36]	; (800b220 <_Bfree+0x40>)
 800b1fa:	218a      	movs	r1, #138	; 0x8a
 800b1fc:	f000 fd96 	bl	800bd2c <__assert_func>
 800b200:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b204:	6006      	str	r6, [r0, #0]
 800b206:	60c6      	str	r6, [r0, #12]
 800b208:	b13c      	cbz	r4, 800b21a <_Bfree+0x3a>
 800b20a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b20c:	6862      	ldr	r2, [r4, #4]
 800b20e:	68db      	ldr	r3, [r3, #12]
 800b210:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b214:	6021      	str	r1, [r4, #0]
 800b216:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b21a:	bd70      	pop	{r4, r5, r6, pc}
 800b21c:	08015685 	.word	0x08015685
 800b220:	08015708 	.word	0x08015708

0800b224 <__multadd>:
 800b224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b228:	690d      	ldr	r5, [r1, #16]
 800b22a:	4607      	mov	r7, r0
 800b22c:	460c      	mov	r4, r1
 800b22e:	461e      	mov	r6, r3
 800b230:	f101 0c14 	add.w	ip, r1, #20
 800b234:	2000      	movs	r0, #0
 800b236:	f8dc 3000 	ldr.w	r3, [ip]
 800b23a:	b299      	uxth	r1, r3
 800b23c:	fb02 6101 	mla	r1, r2, r1, r6
 800b240:	0c1e      	lsrs	r6, r3, #16
 800b242:	0c0b      	lsrs	r3, r1, #16
 800b244:	fb02 3306 	mla	r3, r2, r6, r3
 800b248:	b289      	uxth	r1, r1
 800b24a:	3001      	adds	r0, #1
 800b24c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b250:	4285      	cmp	r5, r0
 800b252:	f84c 1b04 	str.w	r1, [ip], #4
 800b256:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b25a:	dcec      	bgt.n	800b236 <__multadd+0x12>
 800b25c:	b30e      	cbz	r6, 800b2a2 <__multadd+0x7e>
 800b25e:	68a3      	ldr	r3, [r4, #8]
 800b260:	42ab      	cmp	r3, r5
 800b262:	dc19      	bgt.n	800b298 <__multadd+0x74>
 800b264:	6861      	ldr	r1, [r4, #4]
 800b266:	4638      	mov	r0, r7
 800b268:	3101      	adds	r1, #1
 800b26a:	f7ff ff79 	bl	800b160 <_Balloc>
 800b26e:	4680      	mov	r8, r0
 800b270:	b928      	cbnz	r0, 800b27e <__multadd+0x5a>
 800b272:	4602      	mov	r2, r0
 800b274:	4b0c      	ldr	r3, [pc, #48]	; (800b2a8 <__multadd+0x84>)
 800b276:	480d      	ldr	r0, [pc, #52]	; (800b2ac <__multadd+0x88>)
 800b278:	21b5      	movs	r1, #181	; 0xb5
 800b27a:	f000 fd57 	bl	800bd2c <__assert_func>
 800b27e:	6922      	ldr	r2, [r4, #16]
 800b280:	3202      	adds	r2, #2
 800b282:	f104 010c 	add.w	r1, r4, #12
 800b286:	0092      	lsls	r2, r2, #2
 800b288:	300c      	adds	r0, #12
 800b28a:	f7ff ff5b 	bl	800b144 <memcpy>
 800b28e:	4621      	mov	r1, r4
 800b290:	4638      	mov	r0, r7
 800b292:	f7ff ffa5 	bl	800b1e0 <_Bfree>
 800b296:	4644      	mov	r4, r8
 800b298:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b29c:	3501      	adds	r5, #1
 800b29e:	615e      	str	r6, [r3, #20]
 800b2a0:	6125      	str	r5, [r4, #16]
 800b2a2:	4620      	mov	r0, r4
 800b2a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2a8:	080156f7 	.word	0x080156f7
 800b2ac:	08015708 	.word	0x08015708

0800b2b0 <__hi0bits>:
 800b2b0:	0c03      	lsrs	r3, r0, #16
 800b2b2:	041b      	lsls	r3, r3, #16
 800b2b4:	b9d3      	cbnz	r3, 800b2ec <__hi0bits+0x3c>
 800b2b6:	0400      	lsls	r0, r0, #16
 800b2b8:	2310      	movs	r3, #16
 800b2ba:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b2be:	bf04      	itt	eq
 800b2c0:	0200      	lsleq	r0, r0, #8
 800b2c2:	3308      	addeq	r3, #8
 800b2c4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b2c8:	bf04      	itt	eq
 800b2ca:	0100      	lsleq	r0, r0, #4
 800b2cc:	3304      	addeq	r3, #4
 800b2ce:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b2d2:	bf04      	itt	eq
 800b2d4:	0080      	lsleq	r0, r0, #2
 800b2d6:	3302      	addeq	r3, #2
 800b2d8:	2800      	cmp	r0, #0
 800b2da:	db05      	blt.n	800b2e8 <__hi0bits+0x38>
 800b2dc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b2e0:	f103 0301 	add.w	r3, r3, #1
 800b2e4:	bf08      	it	eq
 800b2e6:	2320      	moveq	r3, #32
 800b2e8:	4618      	mov	r0, r3
 800b2ea:	4770      	bx	lr
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	e7e4      	b.n	800b2ba <__hi0bits+0xa>

0800b2f0 <__lo0bits>:
 800b2f0:	6803      	ldr	r3, [r0, #0]
 800b2f2:	f013 0207 	ands.w	r2, r3, #7
 800b2f6:	4601      	mov	r1, r0
 800b2f8:	d00b      	beq.n	800b312 <__lo0bits+0x22>
 800b2fa:	07da      	lsls	r2, r3, #31
 800b2fc:	d423      	bmi.n	800b346 <__lo0bits+0x56>
 800b2fe:	0798      	lsls	r0, r3, #30
 800b300:	bf49      	itett	mi
 800b302:	085b      	lsrmi	r3, r3, #1
 800b304:	089b      	lsrpl	r3, r3, #2
 800b306:	2001      	movmi	r0, #1
 800b308:	600b      	strmi	r3, [r1, #0]
 800b30a:	bf5c      	itt	pl
 800b30c:	600b      	strpl	r3, [r1, #0]
 800b30e:	2002      	movpl	r0, #2
 800b310:	4770      	bx	lr
 800b312:	b298      	uxth	r0, r3
 800b314:	b9a8      	cbnz	r0, 800b342 <__lo0bits+0x52>
 800b316:	0c1b      	lsrs	r3, r3, #16
 800b318:	2010      	movs	r0, #16
 800b31a:	b2da      	uxtb	r2, r3
 800b31c:	b90a      	cbnz	r2, 800b322 <__lo0bits+0x32>
 800b31e:	3008      	adds	r0, #8
 800b320:	0a1b      	lsrs	r3, r3, #8
 800b322:	071a      	lsls	r2, r3, #28
 800b324:	bf04      	itt	eq
 800b326:	091b      	lsreq	r3, r3, #4
 800b328:	3004      	addeq	r0, #4
 800b32a:	079a      	lsls	r2, r3, #30
 800b32c:	bf04      	itt	eq
 800b32e:	089b      	lsreq	r3, r3, #2
 800b330:	3002      	addeq	r0, #2
 800b332:	07da      	lsls	r2, r3, #31
 800b334:	d403      	bmi.n	800b33e <__lo0bits+0x4e>
 800b336:	085b      	lsrs	r3, r3, #1
 800b338:	f100 0001 	add.w	r0, r0, #1
 800b33c:	d005      	beq.n	800b34a <__lo0bits+0x5a>
 800b33e:	600b      	str	r3, [r1, #0]
 800b340:	4770      	bx	lr
 800b342:	4610      	mov	r0, r2
 800b344:	e7e9      	b.n	800b31a <__lo0bits+0x2a>
 800b346:	2000      	movs	r0, #0
 800b348:	4770      	bx	lr
 800b34a:	2020      	movs	r0, #32
 800b34c:	4770      	bx	lr
	...

0800b350 <__i2b>:
 800b350:	b510      	push	{r4, lr}
 800b352:	460c      	mov	r4, r1
 800b354:	2101      	movs	r1, #1
 800b356:	f7ff ff03 	bl	800b160 <_Balloc>
 800b35a:	4602      	mov	r2, r0
 800b35c:	b928      	cbnz	r0, 800b36a <__i2b+0x1a>
 800b35e:	4b05      	ldr	r3, [pc, #20]	; (800b374 <__i2b+0x24>)
 800b360:	4805      	ldr	r0, [pc, #20]	; (800b378 <__i2b+0x28>)
 800b362:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b366:	f000 fce1 	bl	800bd2c <__assert_func>
 800b36a:	2301      	movs	r3, #1
 800b36c:	6144      	str	r4, [r0, #20]
 800b36e:	6103      	str	r3, [r0, #16]
 800b370:	bd10      	pop	{r4, pc}
 800b372:	bf00      	nop
 800b374:	080156f7 	.word	0x080156f7
 800b378:	08015708 	.word	0x08015708

0800b37c <__multiply>:
 800b37c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b380:	4691      	mov	r9, r2
 800b382:	690a      	ldr	r2, [r1, #16]
 800b384:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b388:	429a      	cmp	r2, r3
 800b38a:	bfb8      	it	lt
 800b38c:	460b      	movlt	r3, r1
 800b38e:	460c      	mov	r4, r1
 800b390:	bfbc      	itt	lt
 800b392:	464c      	movlt	r4, r9
 800b394:	4699      	movlt	r9, r3
 800b396:	6927      	ldr	r7, [r4, #16]
 800b398:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b39c:	68a3      	ldr	r3, [r4, #8]
 800b39e:	6861      	ldr	r1, [r4, #4]
 800b3a0:	eb07 060a 	add.w	r6, r7, sl
 800b3a4:	42b3      	cmp	r3, r6
 800b3a6:	b085      	sub	sp, #20
 800b3a8:	bfb8      	it	lt
 800b3aa:	3101      	addlt	r1, #1
 800b3ac:	f7ff fed8 	bl	800b160 <_Balloc>
 800b3b0:	b930      	cbnz	r0, 800b3c0 <__multiply+0x44>
 800b3b2:	4602      	mov	r2, r0
 800b3b4:	4b44      	ldr	r3, [pc, #272]	; (800b4c8 <__multiply+0x14c>)
 800b3b6:	4845      	ldr	r0, [pc, #276]	; (800b4cc <__multiply+0x150>)
 800b3b8:	f240 115d 	movw	r1, #349	; 0x15d
 800b3bc:	f000 fcb6 	bl	800bd2c <__assert_func>
 800b3c0:	f100 0514 	add.w	r5, r0, #20
 800b3c4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b3c8:	462b      	mov	r3, r5
 800b3ca:	2200      	movs	r2, #0
 800b3cc:	4543      	cmp	r3, r8
 800b3ce:	d321      	bcc.n	800b414 <__multiply+0x98>
 800b3d0:	f104 0314 	add.w	r3, r4, #20
 800b3d4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b3d8:	f109 0314 	add.w	r3, r9, #20
 800b3dc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b3e0:	9202      	str	r2, [sp, #8]
 800b3e2:	1b3a      	subs	r2, r7, r4
 800b3e4:	3a15      	subs	r2, #21
 800b3e6:	f022 0203 	bic.w	r2, r2, #3
 800b3ea:	3204      	adds	r2, #4
 800b3ec:	f104 0115 	add.w	r1, r4, #21
 800b3f0:	428f      	cmp	r7, r1
 800b3f2:	bf38      	it	cc
 800b3f4:	2204      	movcc	r2, #4
 800b3f6:	9201      	str	r2, [sp, #4]
 800b3f8:	9a02      	ldr	r2, [sp, #8]
 800b3fa:	9303      	str	r3, [sp, #12]
 800b3fc:	429a      	cmp	r2, r3
 800b3fe:	d80c      	bhi.n	800b41a <__multiply+0x9e>
 800b400:	2e00      	cmp	r6, #0
 800b402:	dd03      	ble.n	800b40c <__multiply+0x90>
 800b404:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d05a      	beq.n	800b4c2 <__multiply+0x146>
 800b40c:	6106      	str	r6, [r0, #16]
 800b40e:	b005      	add	sp, #20
 800b410:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b414:	f843 2b04 	str.w	r2, [r3], #4
 800b418:	e7d8      	b.n	800b3cc <__multiply+0x50>
 800b41a:	f8b3 a000 	ldrh.w	sl, [r3]
 800b41e:	f1ba 0f00 	cmp.w	sl, #0
 800b422:	d024      	beq.n	800b46e <__multiply+0xf2>
 800b424:	f104 0e14 	add.w	lr, r4, #20
 800b428:	46a9      	mov	r9, r5
 800b42a:	f04f 0c00 	mov.w	ip, #0
 800b42e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b432:	f8d9 1000 	ldr.w	r1, [r9]
 800b436:	fa1f fb82 	uxth.w	fp, r2
 800b43a:	b289      	uxth	r1, r1
 800b43c:	fb0a 110b 	mla	r1, sl, fp, r1
 800b440:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b444:	f8d9 2000 	ldr.w	r2, [r9]
 800b448:	4461      	add	r1, ip
 800b44a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b44e:	fb0a c20b 	mla	r2, sl, fp, ip
 800b452:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b456:	b289      	uxth	r1, r1
 800b458:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b45c:	4577      	cmp	r7, lr
 800b45e:	f849 1b04 	str.w	r1, [r9], #4
 800b462:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b466:	d8e2      	bhi.n	800b42e <__multiply+0xb2>
 800b468:	9a01      	ldr	r2, [sp, #4]
 800b46a:	f845 c002 	str.w	ip, [r5, r2]
 800b46e:	9a03      	ldr	r2, [sp, #12]
 800b470:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b474:	3304      	adds	r3, #4
 800b476:	f1b9 0f00 	cmp.w	r9, #0
 800b47a:	d020      	beq.n	800b4be <__multiply+0x142>
 800b47c:	6829      	ldr	r1, [r5, #0]
 800b47e:	f104 0c14 	add.w	ip, r4, #20
 800b482:	46ae      	mov	lr, r5
 800b484:	f04f 0a00 	mov.w	sl, #0
 800b488:	f8bc b000 	ldrh.w	fp, [ip]
 800b48c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b490:	fb09 220b 	mla	r2, r9, fp, r2
 800b494:	4492      	add	sl, r2
 800b496:	b289      	uxth	r1, r1
 800b498:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b49c:	f84e 1b04 	str.w	r1, [lr], #4
 800b4a0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b4a4:	f8be 1000 	ldrh.w	r1, [lr]
 800b4a8:	0c12      	lsrs	r2, r2, #16
 800b4aa:	fb09 1102 	mla	r1, r9, r2, r1
 800b4ae:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b4b2:	4567      	cmp	r7, ip
 800b4b4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b4b8:	d8e6      	bhi.n	800b488 <__multiply+0x10c>
 800b4ba:	9a01      	ldr	r2, [sp, #4]
 800b4bc:	50a9      	str	r1, [r5, r2]
 800b4be:	3504      	adds	r5, #4
 800b4c0:	e79a      	b.n	800b3f8 <__multiply+0x7c>
 800b4c2:	3e01      	subs	r6, #1
 800b4c4:	e79c      	b.n	800b400 <__multiply+0x84>
 800b4c6:	bf00      	nop
 800b4c8:	080156f7 	.word	0x080156f7
 800b4cc:	08015708 	.word	0x08015708

0800b4d0 <__pow5mult>:
 800b4d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b4d4:	4615      	mov	r5, r2
 800b4d6:	f012 0203 	ands.w	r2, r2, #3
 800b4da:	4606      	mov	r6, r0
 800b4dc:	460f      	mov	r7, r1
 800b4de:	d007      	beq.n	800b4f0 <__pow5mult+0x20>
 800b4e0:	4c25      	ldr	r4, [pc, #148]	; (800b578 <__pow5mult+0xa8>)
 800b4e2:	3a01      	subs	r2, #1
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b4ea:	f7ff fe9b 	bl	800b224 <__multadd>
 800b4ee:	4607      	mov	r7, r0
 800b4f0:	10ad      	asrs	r5, r5, #2
 800b4f2:	d03d      	beq.n	800b570 <__pow5mult+0xa0>
 800b4f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b4f6:	b97c      	cbnz	r4, 800b518 <__pow5mult+0x48>
 800b4f8:	2010      	movs	r0, #16
 800b4fa:	f7ff fe1b 	bl	800b134 <malloc>
 800b4fe:	4602      	mov	r2, r0
 800b500:	6270      	str	r0, [r6, #36]	; 0x24
 800b502:	b928      	cbnz	r0, 800b510 <__pow5mult+0x40>
 800b504:	4b1d      	ldr	r3, [pc, #116]	; (800b57c <__pow5mult+0xac>)
 800b506:	481e      	ldr	r0, [pc, #120]	; (800b580 <__pow5mult+0xb0>)
 800b508:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b50c:	f000 fc0e 	bl	800bd2c <__assert_func>
 800b510:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b514:	6004      	str	r4, [r0, #0]
 800b516:	60c4      	str	r4, [r0, #12]
 800b518:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b51c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b520:	b94c      	cbnz	r4, 800b536 <__pow5mult+0x66>
 800b522:	f240 2171 	movw	r1, #625	; 0x271
 800b526:	4630      	mov	r0, r6
 800b528:	f7ff ff12 	bl	800b350 <__i2b>
 800b52c:	2300      	movs	r3, #0
 800b52e:	f8c8 0008 	str.w	r0, [r8, #8]
 800b532:	4604      	mov	r4, r0
 800b534:	6003      	str	r3, [r0, #0]
 800b536:	f04f 0900 	mov.w	r9, #0
 800b53a:	07eb      	lsls	r3, r5, #31
 800b53c:	d50a      	bpl.n	800b554 <__pow5mult+0x84>
 800b53e:	4639      	mov	r1, r7
 800b540:	4622      	mov	r2, r4
 800b542:	4630      	mov	r0, r6
 800b544:	f7ff ff1a 	bl	800b37c <__multiply>
 800b548:	4639      	mov	r1, r7
 800b54a:	4680      	mov	r8, r0
 800b54c:	4630      	mov	r0, r6
 800b54e:	f7ff fe47 	bl	800b1e0 <_Bfree>
 800b552:	4647      	mov	r7, r8
 800b554:	106d      	asrs	r5, r5, #1
 800b556:	d00b      	beq.n	800b570 <__pow5mult+0xa0>
 800b558:	6820      	ldr	r0, [r4, #0]
 800b55a:	b938      	cbnz	r0, 800b56c <__pow5mult+0x9c>
 800b55c:	4622      	mov	r2, r4
 800b55e:	4621      	mov	r1, r4
 800b560:	4630      	mov	r0, r6
 800b562:	f7ff ff0b 	bl	800b37c <__multiply>
 800b566:	6020      	str	r0, [r4, #0]
 800b568:	f8c0 9000 	str.w	r9, [r0]
 800b56c:	4604      	mov	r4, r0
 800b56e:	e7e4      	b.n	800b53a <__pow5mult+0x6a>
 800b570:	4638      	mov	r0, r7
 800b572:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b576:	bf00      	nop
 800b578:	08015858 	.word	0x08015858
 800b57c:	08015685 	.word	0x08015685
 800b580:	08015708 	.word	0x08015708

0800b584 <__lshift>:
 800b584:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b588:	460c      	mov	r4, r1
 800b58a:	6849      	ldr	r1, [r1, #4]
 800b58c:	6923      	ldr	r3, [r4, #16]
 800b58e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b592:	68a3      	ldr	r3, [r4, #8]
 800b594:	4607      	mov	r7, r0
 800b596:	4691      	mov	r9, r2
 800b598:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b59c:	f108 0601 	add.w	r6, r8, #1
 800b5a0:	42b3      	cmp	r3, r6
 800b5a2:	db0b      	blt.n	800b5bc <__lshift+0x38>
 800b5a4:	4638      	mov	r0, r7
 800b5a6:	f7ff fddb 	bl	800b160 <_Balloc>
 800b5aa:	4605      	mov	r5, r0
 800b5ac:	b948      	cbnz	r0, 800b5c2 <__lshift+0x3e>
 800b5ae:	4602      	mov	r2, r0
 800b5b0:	4b2a      	ldr	r3, [pc, #168]	; (800b65c <__lshift+0xd8>)
 800b5b2:	482b      	ldr	r0, [pc, #172]	; (800b660 <__lshift+0xdc>)
 800b5b4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b5b8:	f000 fbb8 	bl	800bd2c <__assert_func>
 800b5bc:	3101      	adds	r1, #1
 800b5be:	005b      	lsls	r3, r3, #1
 800b5c0:	e7ee      	b.n	800b5a0 <__lshift+0x1c>
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	f100 0114 	add.w	r1, r0, #20
 800b5c8:	f100 0210 	add.w	r2, r0, #16
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	4553      	cmp	r3, sl
 800b5d0:	db37      	blt.n	800b642 <__lshift+0xbe>
 800b5d2:	6920      	ldr	r0, [r4, #16]
 800b5d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b5d8:	f104 0314 	add.w	r3, r4, #20
 800b5dc:	f019 091f 	ands.w	r9, r9, #31
 800b5e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b5e4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b5e8:	d02f      	beq.n	800b64a <__lshift+0xc6>
 800b5ea:	f1c9 0e20 	rsb	lr, r9, #32
 800b5ee:	468a      	mov	sl, r1
 800b5f0:	f04f 0c00 	mov.w	ip, #0
 800b5f4:	681a      	ldr	r2, [r3, #0]
 800b5f6:	fa02 f209 	lsl.w	r2, r2, r9
 800b5fa:	ea42 020c 	orr.w	r2, r2, ip
 800b5fe:	f84a 2b04 	str.w	r2, [sl], #4
 800b602:	f853 2b04 	ldr.w	r2, [r3], #4
 800b606:	4298      	cmp	r0, r3
 800b608:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b60c:	d8f2      	bhi.n	800b5f4 <__lshift+0x70>
 800b60e:	1b03      	subs	r3, r0, r4
 800b610:	3b15      	subs	r3, #21
 800b612:	f023 0303 	bic.w	r3, r3, #3
 800b616:	3304      	adds	r3, #4
 800b618:	f104 0215 	add.w	r2, r4, #21
 800b61c:	4290      	cmp	r0, r2
 800b61e:	bf38      	it	cc
 800b620:	2304      	movcc	r3, #4
 800b622:	f841 c003 	str.w	ip, [r1, r3]
 800b626:	f1bc 0f00 	cmp.w	ip, #0
 800b62a:	d001      	beq.n	800b630 <__lshift+0xac>
 800b62c:	f108 0602 	add.w	r6, r8, #2
 800b630:	3e01      	subs	r6, #1
 800b632:	4638      	mov	r0, r7
 800b634:	612e      	str	r6, [r5, #16]
 800b636:	4621      	mov	r1, r4
 800b638:	f7ff fdd2 	bl	800b1e0 <_Bfree>
 800b63c:	4628      	mov	r0, r5
 800b63e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b642:	f842 0f04 	str.w	r0, [r2, #4]!
 800b646:	3301      	adds	r3, #1
 800b648:	e7c1      	b.n	800b5ce <__lshift+0x4a>
 800b64a:	3904      	subs	r1, #4
 800b64c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b650:	f841 2f04 	str.w	r2, [r1, #4]!
 800b654:	4298      	cmp	r0, r3
 800b656:	d8f9      	bhi.n	800b64c <__lshift+0xc8>
 800b658:	e7ea      	b.n	800b630 <__lshift+0xac>
 800b65a:	bf00      	nop
 800b65c:	080156f7 	.word	0x080156f7
 800b660:	08015708 	.word	0x08015708

0800b664 <__mcmp>:
 800b664:	b530      	push	{r4, r5, lr}
 800b666:	6902      	ldr	r2, [r0, #16]
 800b668:	690c      	ldr	r4, [r1, #16]
 800b66a:	1b12      	subs	r2, r2, r4
 800b66c:	d10e      	bne.n	800b68c <__mcmp+0x28>
 800b66e:	f100 0314 	add.w	r3, r0, #20
 800b672:	3114      	adds	r1, #20
 800b674:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b678:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b67c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b680:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b684:	42a5      	cmp	r5, r4
 800b686:	d003      	beq.n	800b690 <__mcmp+0x2c>
 800b688:	d305      	bcc.n	800b696 <__mcmp+0x32>
 800b68a:	2201      	movs	r2, #1
 800b68c:	4610      	mov	r0, r2
 800b68e:	bd30      	pop	{r4, r5, pc}
 800b690:	4283      	cmp	r3, r0
 800b692:	d3f3      	bcc.n	800b67c <__mcmp+0x18>
 800b694:	e7fa      	b.n	800b68c <__mcmp+0x28>
 800b696:	f04f 32ff 	mov.w	r2, #4294967295
 800b69a:	e7f7      	b.n	800b68c <__mcmp+0x28>

0800b69c <__mdiff>:
 800b69c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6a0:	460c      	mov	r4, r1
 800b6a2:	4606      	mov	r6, r0
 800b6a4:	4611      	mov	r1, r2
 800b6a6:	4620      	mov	r0, r4
 800b6a8:	4690      	mov	r8, r2
 800b6aa:	f7ff ffdb 	bl	800b664 <__mcmp>
 800b6ae:	1e05      	subs	r5, r0, #0
 800b6b0:	d110      	bne.n	800b6d4 <__mdiff+0x38>
 800b6b2:	4629      	mov	r1, r5
 800b6b4:	4630      	mov	r0, r6
 800b6b6:	f7ff fd53 	bl	800b160 <_Balloc>
 800b6ba:	b930      	cbnz	r0, 800b6ca <__mdiff+0x2e>
 800b6bc:	4b3a      	ldr	r3, [pc, #232]	; (800b7a8 <__mdiff+0x10c>)
 800b6be:	4602      	mov	r2, r0
 800b6c0:	f240 2132 	movw	r1, #562	; 0x232
 800b6c4:	4839      	ldr	r0, [pc, #228]	; (800b7ac <__mdiff+0x110>)
 800b6c6:	f000 fb31 	bl	800bd2c <__assert_func>
 800b6ca:	2301      	movs	r3, #1
 800b6cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b6d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6d4:	bfa4      	itt	ge
 800b6d6:	4643      	movge	r3, r8
 800b6d8:	46a0      	movge	r8, r4
 800b6da:	4630      	mov	r0, r6
 800b6dc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b6e0:	bfa6      	itte	ge
 800b6e2:	461c      	movge	r4, r3
 800b6e4:	2500      	movge	r5, #0
 800b6e6:	2501      	movlt	r5, #1
 800b6e8:	f7ff fd3a 	bl	800b160 <_Balloc>
 800b6ec:	b920      	cbnz	r0, 800b6f8 <__mdiff+0x5c>
 800b6ee:	4b2e      	ldr	r3, [pc, #184]	; (800b7a8 <__mdiff+0x10c>)
 800b6f0:	4602      	mov	r2, r0
 800b6f2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b6f6:	e7e5      	b.n	800b6c4 <__mdiff+0x28>
 800b6f8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b6fc:	6926      	ldr	r6, [r4, #16]
 800b6fe:	60c5      	str	r5, [r0, #12]
 800b700:	f104 0914 	add.w	r9, r4, #20
 800b704:	f108 0514 	add.w	r5, r8, #20
 800b708:	f100 0e14 	add.w	lr, r0, #20
 800b70c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b710:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b714:	f108 0210 	add.w	r2, r8, #16
 800b718:	46f2      	mov	sl, lr
 800b71a:	2100      	movs	r1, #0
 800b71c:	f859 3b04 	ldr.w	r3, [r9], #4
 800b720:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b724:	fa1f f883 	uxth.w	r8, r3
 800b728:	fa11 f18b 	uxtah	r1, r1, fp
 800b72c:	0c1b      	lsrs	r3, r3, #16
 800b72e:	eba1 0808 	sub.w	r8, r1, r8
 800b732:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b736:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b73a:	fa1f f888 	uxth.w	r8, r8
 800b73e:	1419      	asrs	r1, r3, #16
 800b740:	454e      	cmp	r6, r9
 800b742:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b746:	f84a 3b04 	str.w	r3, [sl], #4
 800b74a:	d8e7      	bhi.n	800b71c <__mdiff+0x80>
 800b74c:	1b33      	subs	r3, r6, r4
 800b74e:	3b15      	subs	r3, #21
 800b750:	f023 0303 	bic.w	r3, r3, #3
 800b754:	3304      	adds	r3, #4
 800b756:	3415      	adds	r4, #21
 800b758:	42a6      	cmp	r6, r4
 800b75a:	bf38      	it	cc
 800b75c:	2304      	movcc	r3, #4
 800b75e:	441d      	add	r5, r3
 800b760:	4473      	add	r3, lr
 800b762:	469e      	mov	lr, r3
 800b764:	462e      	mov	r6, r5
 800b766:	4566      	cmp	r6, ip
 800b768:	d30e      	bcc.n	800b788 <__mdiff+0xec>
 800b76a:	f10c 0203 	add.w	r2, ip, #3
 800b76e:	1b52      	subs	r2, r2, r5
 800b770:	f022 0203 	bic.w	r2, r2, #3
 800b774:	3d03      	subs	r5, #3
 800b776:	45ac      	cmp	ip, r5
 800b778:	bf38      	it	cc
 800b77a:	2200      	movcc	r2, #0
 800b77c:	441a      	add	r2, r3
 800b77e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b782:	b17b      	cbz	r3, 800b7a4 <__mdiff+0x108>
 800b784:	6107      	str	r7, [r0, #16]
 800b786:	e7a3      	b.n	800b6d0 <__mdiff+0x34>
 800b788:	f856 8b04 	ldr.w	r8, [r6], #4
 800b78c:	fa11 f288 	uxtah	r2, r1, r8
 800b790:	1414      	asrs	r4, r2, #16
 800b792:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b796:	b292      	uxth	r2, r2
 800b798:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b79c:	f84e 2b04 	str.w	r2, [lr], #4
 800b7a0:	1421      	asrs	r1, r4, #16
 800b7a2:	e7e0      	b.n	800b766 <__mdiff+0xca>
 800b7a4:	3f01      	subs	r7, #1
 800b7a6:	e7ea      	b.n	800b77e <__mdiff+0xe2>
 800b7a8:	080156f7 	.word	0x080156f7
 800b7ac:	08015708 	.word	0x08015708

0800b7b0 <__d2b>:
 800b7b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b7b4:	4689      	mov	r9, r1
 800b7b6:	2101      	movs	r1, #1
 800b7b8:	ec57 6b10 	vmov	r6, r7, d0
 800b7bc:	4690      	mov	r8, r2
 800b7be:	f7ff fccf 	bl	800b160 <_Balloc>
 800b7c2:	4604      	mov	r4, r0
 800b7c4:	b930      	cbnz	r0, 800b7d4 <__d2b+0x24>
 800b7c6:	4602      	mov	r2, r0
 800b7c8:	4b25      	ldr	r3, [pc, #148]	; (800b860 <__d2b+0xb0>)
 800b7ca:	4826      	ldr	r0, [pc, #152]	; (800b864 <__d2b+0xb4>)
 800b7cc:	f240 310a 	movw	r1, #778	; 0x30a
 800b7d0:	f000 faac 	bl	800bd2c <__assert_func>
 800b7d4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b7d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b7dc:	bb35      	cbnz	r5, 800b82c <__d2b+0x7c>
 800b7de:	2e00      	cmp	r6, #0
 800b7e0:	9301      	str	r3, [sp, #4]
 800b7e2:	d028      	beq.n	800b836 <__d2b+0x86>
 800b7e4:	4668      	mov	r0, sp
 800b7e6:	9600      	str	r6, [sp, #0]
 800b7e8:	f7ff fd82 	bl	800b2f0 <__lo0bits>
 800b7ec:	9900      	ldr	r1, [sp, #0]
 800b7ee:	b300      	cbz	r0, 800b832 <__d2b+0x82>
 800b7f0:	9a01      	ldr	r2, [sp, #4]
 800b7f2:	f1c0 0320 	rsb	r3, r0, #32
 800b7f6:	fa02 f303 	lsl.w	r3, r2, r3
 800b7fa:	430b      	orrs	r3, r1
 800b7fc:	40c2      	lsrs	r2, r0
 800b7fe:	6163      	str	r3, [r4, #20]
 800b800:	9201      	str	r2, [sp, #4]
 800b802:	9b01      	ldr	r3, [sp, #4]
 800b804:	61a3      	str	r3, [r4, #24]
 800b806:	2b00      	cmp	r3, #0
 800b808:	bf14      	ite	ne
 800b80a:	2202      	movne	r2, #2
 800b80c:	2201      	moveq	r2, #1
 800b80e:	6122      	str	r2, [r4, #16]
 800b810:	b1d5      	cbz	r5, 800b848 <__d2b+0x98>
 800b812:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b816:	4405      	add	r5, r0
 800b818:	f8c9 5000 	str.w	r5, [r9]
 800b81c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b820:	f8c8 0000 	str.w	r0, [r8]
 800b824:	4620      	mov	r0, r4
 800b826:	b003      	add	sp, #12
 800b828:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b82c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b830:	e7d5      	b.n	800b7de <__d2b+0x2e>
 800b832:	6161      	str	r1, [r4, #20]
 800b834:	e7e5      	b.n	800b802 <__d2b+0x52>
 800b836:	a801      	add	r0, sp, #4
 800b838:	f7ff fd5a 	bl	800b2f0 <__lo0bits>
 800b83c:	9b01      	ldr	r3, [sp, #4]
 800b83e:	6163      	str	r3, [r4, #20]
 800b840:	2201      	movs	r2, #1
 800b842:	6122      	str	r2, [r4, #16]
 800b844:	3020      	adds	r0, #32
 800b846:	e7e3      	b.n	800b810 <__d2b+0x60>
 800b848:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b84c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b850:	f8c9 0000 	str.w	r0, [r9]
 800b854:	6918      	ldr	r0, [r3, #16]
 800b856:	f7ff fd2b 	bl	800b2b0 <__hi0bits>
 800b85a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b85e:	e7df      	b.n	800b820 <__d2b+0x70>
 800b860:	080156f7 	.word	0x080156f7
 800b864:	08015708 	.word	0x08015708

0800b868 <_calloc_r>:
 800b868:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b86a:	fba1 2402 	umull	r2, r4, r1, r2
 800b86e:	b94c      	cbnz	r4, 800b884 <_calloc_r+0x1c>
 800b870:	4611      	mov	r1, r2
 800b872:	9201      	str	r2, [sp, #4]
 800b874:	f000 f87a 	bl	800b96c <_malloc_r>
 800b878:	9a01      	ldr	r2, [sp, #4]
 800b87a:	4605      	mov	r5, r0
 800b87c:	b930      	cbnz	r0, 800b88c <_calloc_r+0x24>
 800b87e:	4628      	mov	r0, r5
 800b880:	b003      	add	sp, #12
 800b882:	bd30      	pop	{r4, r5, pc}
 800b884:	220c      	movs	r2, #12
 800b886:	6002      	str	r2, [r0, #0]
 800b888:	2500      	movs	r5, #0
 800b88a:	e7f8      	b.n	800b87e <_calloc_r+0x16>
 800b88c:	4621      	mov	r1, r4
 800b88e:	f7fe f93f 	bl	8009b10 <memset>
 800b892:	e7f4      	b.n	800b87e <_calloc_r+0x16>

0800b894 <_free_r>:
 800b894:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b896:	2900      	cmp	r1, #0
 800b898:	d044      	beq.n	800b924 <_free_r+0x90>
 800b89a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b89e:	9001      	str	r0, [sp, #4]
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	f1a1 0404 	sub.w	r4, r1, #4
 800b8a6:	bfb8      	it	lt
 800b8a8:	18e4      	addlt	r4, r4, r3
 800b8aa:	f000 fa9b 	bl	800bde4 <__malloc_lock>
 800b8ae:	4a1e      	ldr	r2, [pc, #120]	; (800b928 <_free_r+0x94>)
 800b8b0:	9801      	ldr	r0, [sp, #4]
 800b8b2:	6813      	ldr	r3, [r2, #0]
 800b8b4:	b933      	cbnz	r3, 800b8c4 <_free_r+0x30>
 800b8b6:	6063      	str	r3, [r4, #4]
 800b8b8:	6014      	str	r4, [r2, #0]
 800b8ba:	b003      	add	sp, #12
 800b8bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b8c0:	f000 ba96 	b.w	800bdf0 <__malloc_unlock>
 800b8c4:	42a3      	cmp	r3, r4
 800b8c6:	d908      	bls.n	800b8da <_free_r+0x46>
 800b8c8:	6825      	ldr	r5, [r4, #0]
 800b8ca:	1961      	adds	r1, r4, r5
 800b8cc:	428b      	cmp	r3, r1
 800b8ce:	bf01      	itttt	eq
 800b8d0:	6819      	ldreq	r1, [r3, #0]
 800b8d2:	685b      	ldreq	r3, [r3, #4]
 800b8d4:	1949      	addeq	r1, r1, r5
 800b8d6:	6021      	streq	r1, [r4, #0]
 800b8d8:	e7ed      	b.n	800b8b6 <_free_r+0x22>
 800b8da:	461a      	mov	r2, r3
 800b8dc:	685b      	ldr	r3, [r3, #4]
 800b8de:	b10b      	cbz	r3, 800b8e4 <_free_r+0x50>
 800b8e0:	42a3      	cmp	r3, r4
 800b8e2:	d9fa      	bls.n	800b8da <_free_r+0x46>
 800b8e4:	6811      	ldr	r1, [r2, #0]
 800b8e6:	1855      	adds	r5, r2, r1
 800b8e8:	42a5      	cmp	r5, r4
 800b8ea:	d10b      	bne.n	800b904 <_free_r+0x70>
 800b8ec:	6824      	ldr	r4, [r4, #0]
 800b8ee:	4421      	add	r1, r4
 800b8f0:	1854      	adds	r4, r2, r1
 800b8f2:	42a3      	cmp	r3, r4
 800b8f4:	6011      	str	r1, [r2, #0]
 800b8f6:	d1e0      	bne.n	800b8ba <_free_r+0x26>
 800b8f8:	681c      	ldr	r4, [r3, #0]
 800b8fa:	685b      	ldr	r3, [r3, #4]
 800b8fc:	6053      	str	r3, [r2, #4]
 800b8fe:	4421      	add	r1, r4
 800b900:	6011      	str	r1, [r2, #0]
 800b902:	e7da      	b.n	800b8ba <_free_r+0x26>
 800b904:	d902      	bls.n	800b90c <_free_r+0x78>
 800b906:	230c      	movs	r3, #12
 800b908:	6003      	str	r3, [r0, #0]
 800b90a:	e7d6      	b.n	800b8ba <_free_r+0x26>
 800b90c:	6825      	ldr	r5, [r4, #0]
 800b90e:	1961      	adds	r1, r4, r5
 800b910:	428b      	cmp	r3, r1
 800b912:	bf04      	itt	eq
 800b914:	6819      	ldreq	r1, [r3, #0]
 800b916:	685b      	ldreq	r3, [r3, #4]
 800b918:	6063      	str	r3, [r4, #4]
 800b91a:	bf04      	itt	eq
 800b91c:	1949      	addeq	r1, r1, r5
 800b91e:	6021      	streq	r1, [r4, #0]
 800b920:	6054      	str	r4, [r2, #4]
 800b922:	e7ca      	b.n	800b8ba <_free_r+0x26>
 800b924:	b003      	add	sp, #12
 800b926:	bd30      	pop	{r4, r5, pc}
 800b928:	200005ac 	.word	0x200005ac

0800b92c <sbrk_aligned>:
 800b92c:	b570      	push	{r4, r5, r6, lr}
 800b92e:	4e0e      	ldr	r6, [pc, #56]	; (800b968 <sbrk_aligned+0x3c>)
 800b930:	460c      	mov	r4, r1
 800b932:	6831      	ldr	r1, [r6, #0]
 800b934:	4605      	mov	r5, r0
 800b936:	b911      	cbnz	r1, 800b93e <sbrk_aligned+0x12>
 800b938:	f000 f9e8 	bl	800bd0c <_sbrk_r>
 800b93c:	6030      	str	r0, [r6, #0]
 800b93e:	4621      	mov	r1, r4
 800b940:	4628      	mov	r0, r5
 800b942:	f000 f9e3 	bl	800bd0c <_sbrk_r>
 800b946:	1c43      	adds	r3, r0, #1
 800b948:	d00a      	beq.n	800b960 <sbrk_aligned+0x34>
 800b94a:	1cc4      	adds	r4, r0, #3
 800b94c:	f024 0403 	bic.w	r4, r4, #3
 800b950:	42a0      	cmp	r0, r4
 800b952:	d007      	beq.n	800b964 <sbrk_aligned+0x38>
 800b954:	1a21      	subs	r1, r4, r0
 800b956:	4628      	mov	r0, r5
 800b958:	f000 f9d8 	bl	800bd0c <_sbrk_r>
 800b95c:	3001      	adds	r0, #1
 800b95e:	d101      	bne.n	800b964 <sbrk_aligned+0x38>
 800b960:	f04f 34ff 	mov.w	r4, #4294967295
 800b964:	4620      	mov	r0, r4
 800b966:	bd70      	pop	{r4, r5, r6, pc}
 800b968:	200005b0 	.word	0x200005b0

0800b96c <_malloc_r>:
 800b96c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b970:	1ccd      	adds	r5, r1, #3
 800b972:	f025 0503 	bic.w	r5, r5, #3
 800b976:	3508      	adds	r5, #8
 800b978:	2d0c      	cmp	r5, #12
 800b97a:	bf38      	it	cc
 800b97c:	250c      	movcc	r5, #12
 800b97e:	2d00      	cmp	r5, #0
 800b980:	4607      	mov	r7, r0
 800b982:	db01      	blt.n	800b988 <_malloc_r+0x1c>
 800b984:	42a9      	cmp	r1, r5
 800b986:	d905      	bls.n	800b994 <_malloc_r+0x28>
 800b988:	230c      	movs	r3, #12
 800b98a:	603b      	str	r3, [r7, #0]
 800b98c:	2600      	movs	r6, #0
 800b98e:	4630      	mov	r0, r6
 800b990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b994:	4e2e      	ldr	r6, [pc, #184]	; (800ba50 <_malloc_r+0xe4>)
 800b996:	f000 fa25 	bl	800bde4 <__malloc_lock>
 800b99a:	6833      	ldr	r3, [r6, #0]
 800b99c:	461c      	mov	r4, r3
 800b99e:	bb34      	cbnz	r4, 800b9ee <_malloc_r+0x82>
 800b9a0:	4629      	mov	r1, r5
 800b9a2:	4638      	mov	r0, r7
 800b9a4:	f7ff ffc2 	bl	800b92c <sbrk_aligned>
 800b9a8:	1c43      	adds	r3, r0, #1
 800b9aa:	4604      	mov	r4, r0
 800b9ac:	d14d      	bne.n	800ba4a <_malloc_r+0xde>
 800b9ae:	6834      	ldr	r4, [r6, #0]
 800b9b0:	4626      	mov	r6, r4
 800b9b2:	2e00      	cmp	r6, #0
 800b9b4:	d140      	bne.n	800ba38 <_malloc_r+0xcc>
 800b9b6:	6823      	ldr	r3, [r4, #0]
 800b9b8:	4631      	mov	r1, r6
 800b9ba:	4638      	mov	r0, r7
 800b9bc:	eb04 0803 	add.w	r8, r4, r3
 800b9c0:	f000 f9a4 	bl	800bd0c <_sbrk_r>
 800b9c4:	4580      	cmp	r8, r0
 800b9c6:	d13a      	bne.n	800ba3e <_malloc_r+0xd2>
 800b9c8:	6821      	ldr	r1, [r4, #0]
 800b9ca:	3503      	adds	r5, #3
 800b9cc:	1a6d      	subs	r5, r5, r1
 800b9ce:	f025 0503 	bic.w	r5, r5, #3
 800b9d2:	3508      	adds	r5, #8
 800b9d4:	2d0c      	cmp	r5, #12
 800b9d6:	bf38      	it	cc
 800b9d8:	250c      	movcc	r5, #12
 800b9da:	4629      	mov	r1, r5
 800b9dc:	4638      	mov	r0, r7
 800b9de:	f7ff ffa5 	bl	800b92c <sbrk_aligned>
 800b9e2:	3001      	adds	r0, #1
 800b9e4:	d02b      	beq.n	800ba3e <_malloc_r+0xd2>
 800b9e6:	6823      	ldr	r3, [r4, #0]
 800b9e8:	442b      	add	r3, r5
 800b9ea:	6023      	str	r3, [r4, #0]
 800b9ec:	e00e      	b.n	800ba0c <_malloc_r+0xa0>
 800b9ee:	6822      	ldr	r2, [r4, #0]
 800b9f0:	1b52      	subs	r2, r2, r5
 800b9f2:	d41e      	bmi.n	800ba32 <_malloc_r+0xc6>
 800b9f4:	2a0b      	cmp	r2, #11
 800b9f6:	d916      	bls.n	800ba26 <_malloc_r+0xba>
 800b9f8:	1961      	adds	r1, r4, r5
 800b9fa:	42a3      	cmp	r3, r4
 800b9fc:	6025      	str	r5, [r4, #0]
 800b9fe:	bf18      	it	ne
 800ba00:	6059      	strne	r1, [r3, #4]
 800ba02:	6863      	ldr	r3, [r4, #4]
 800ba04:	bf08      	it	eq
 800ba06:	6031      	streq	r1, [r6, #0]
 800ba08:	5162      	str	r2, [r4, r5]
 800ba0a:	604b      	str	r3, [r1, #4]
 800ba0c:	4638      	mov	r0, r7
 800ba0e:	f104 060b 	add.w	r6, r4, #11
 800ba12:	f000 f9ed 	bl	800bdf0 <__malloc_unlock>
 800ba16:	f026 0607 	bic.w	r6, r6, #7
 800ba1a:	1d23      	adds	r3, r4, #4
 800ba1c:	1af2      	subs	r2, r6, r3
 800ba1e:	d0b6      	beq.n	800b98e <_malloc_r+0x22>
 800ba20:	1b9b      	subs	r3, r3, r6
 800ba22:	50a3      	str	r3, [r4, r2]
 800ba24:	e7b3      	b.n	800b98e <_malloc_r+0x22>
 800ba26:	6862      	ldr	r2, [r4, #4]
 800ba28:	42a3      	cmp	r3, r4
 800ba2a:	bf0c      	ite	eq
 800ba2c:	6032      	streq	r2, [r6, #0]
 800ba2e:	605a      	strne	r2, [r3, #4]
 800ba30:	e7ec      	b.n	800ba0c <_malloc_r+0xa0>
 800ba32:	4623      	mov	r3, r4
 800ba34:	6864      	ldr	r4, [r4, #4]
 800ba36:	e7b2      	b.n	800b99e <_malloc_r+0x32>
 800ba38:	4634      	mov	r4, r6
 800ba3a:	6876      	ldr	r6, [r6, #4]
 800ba3c:	e7b9      	b.n	800b9b2 <_malloc_r+0x46>
 800ba3e:	230c      	movs	r3, #12
 800ba40:	603b      	str	r3, [r7, #0]
 800ba42:	4638      	mov	r0, r7
 800ba44:	f000 f9d4 	bl	800bdf0 <__malloc_unlock>
 800ba48:	e7a1      	b.n	800b98e <_malloc_r+0x22>
 800ba4a:	6025      	str	r5, [r4, #0]
 800ba4c:	e7de      	b.n	800ba0c <_malloc_r+0xa0>
 800ba4e:	bf00      	nop
 800ba50:	200005ac 	.word	0x200005ac

0800ba54 <__ssputs_r>:
 800ba54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba58:	688e      	ldr	r6, [r1, #8]
 800ba5a:	429e      	cmp	r6, r3
 800ba5c:	4682      	mov	sl, r0
 800ba5e:	460c      	mov	r4, r1
 800ba60:	4690      	mov	r8, r2
 800ba62:	461f      	mov	r7, r3
 800ba64:	d838      	bhi.n	800bad8 <__ssputs_r+0x84>
 800ba66:	898a      	ldrh	r2, [r1, #12]
 800ba68:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ba6c:	d032      	beq.n	800bad4 <__ssputs_r+0x80>
 800ba6e:	6825      	ldr	r5, [r4, #0]
 800ba70:	6909      	ldr	r1, [r1, #16]
 800ba72:	eba5 0901 	sub.w	r9, r5, r1
 800ba76:	6965      	ldr	r5, [r4, #20]
 800ba78:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ba7c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ba80:	3301      	adds	r3, #1
 800ba82:	444b      	add	r3, r9
 800ba84:	106d      	asrs	r5, r5, #1
 800ba86:	429d      	cmp	r5, r3
 800ba88:	bf38      	it	cc
 800ba8a:	461d      	movcc	r5, r3
 800ba8c:	0553      	lsls	r3, r2, #21
 800ba8e:	d531      	bpl.n	800baf4 <__ssputs_r+0xa0>
 800ba90:	4629      	mov	r1, r5
 800ba92:	f7ff ff6b 	bl	800b96c <_malloc_r>
 800ba96:	4606      	mov	r6, r0
 800ba98:	b950      	cbnz	r0, 800bab0 <__ssputs_r+0x5c>
 800ba9a:	230c      	movs	r3, #12
 800ba9c:	f8ca 3000 	str.w	r3, [sl]
 800baa0:	89a3      	ldrh	r3, [r4, #12]
 800baa2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800baa6:	81a3      	strh	r3, [r4, #12]
 800baa8:	f04f 30ff 	mov.w	r0, #4294967295
 800baac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bab0:	6921      	ldr	r1, [r4, #16]
 800bab2:	464a      	mov	r2, r9
 800bab4:	f7ff fb46 	bl	800b144 <memcpy>
 800bab8:	89a3      	ldrh	r3, [r4, #12]
 800baba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800babe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bac2:	81a3      	strh	r3, [r4, #12]
 800bac4:	6126      	str	r6, [r4, #16]
 800bac6:	6165      	str	r5, [r4, #20]
 800bac8:	444e      	add	r6, r9
 800baca:	eba5 0509 	sub.w	r5, r5, r9
 800bace:	6026      	str	r6, [r4, #0]
 800bad0:	60a5      	str	r5, [r4, #8]
 800bad2:	463e      	mov	r6, r7
 800bad4:	42be      	cmp	r6, r7
 800bad6:	d900      	bls.n	800bada <__ssputs_r+0x86>
 800bad8:	463e      	mov	r6, r7
 800bada:	6820      	ldr	r0, [r4, #0]
 800badc:	4632      	mov	r2, r6
 800bade:	4641      	mov	r1, r8
 800bae0:	f000 f966 	bl	800bdb0 <memmove>
 800bae4:	68a3      	ldr	r3, [r4, #8]
 800bae6:	1b9b      	subs	r3, r3, r6
 800bae8:	60a3      	str	r3, [r4, #8]
 800baea:	6823      	ldr	r3, [r4, #0]
 800baec:	4433      	add	r3, r6
 800baee:	6023      	str	r3, [r4, #0]
 800baf0:	2000      	movs	r0, #0
 800baf2:	e7db      	b.n	800baac <__ssputs_r+0x58>
 800baf4:	462a      	mov	r2, r5
 800baf6:	f000 f981 	bl	800bdfc <_realloc_r>
 800bafa:	4606      	mov	r6, r0
 800bafc:	2800      	cmp	r0, #0
 800bafe:	d1e1      	bne.n	800bac4 <__ssputs_r+0x70>
 800bb00:	6921      	ldr	r1, [r4, #16]
 800bb02:	4650      	mov	r0, sl
 800bb04:	f7ff fec6 	bl	800b894 <_free_r>
 800bb08:	e7c7      	b.n	800ba9a <__ssputs_r+0x46>
	...

0800bb0c <_svfiprintf_r>:
 800bb0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb10:	4698      	mov	r8, r3
 800bb12:	898b      	ldrh	r3, [r1, #12]
 800bb14:	061b      	lsls	r3, r3, #24
 800bb16:	b09d      	sub	sp, #116	; 0x74
 800bb18:	4607      	mov	r7, r0
 800bb1a:	460d      	mov	r5, r1
 800bb1c:	4614      	mov	r4, r2
 800bb1e:	d50e      	bpl.n	800bb3e <_svfiprintf_r+0x32>
 800bb20:	690b      	ldr	r3, [r1, #16]
 800bb22:	b963      	cbnz	r3, 800bb3e <_svfiprintf_r+0x32>
 800bb24:	2140      	movs	r1, #64	; 0x40
 800bb26:	f7ff ff21 	bl	800b96c <_malloc_r>
 800bb2a:	6028      	str	r0, [r5, #0]
 800bb2c:	6128      	str	r0, [r5, #16]
 800bb2e:	b920      	cbnz	r0, 800bb3a <_svfiprintf_r+0x2e>
 800bb30:	230c      	movs	r3, #12
 800bb32:	603b      	str	r3, [r7, #0]
 800bb34:	f04f 30ff 	mov.w	r0, #4294967295
 800bb38:	e0d1      	b.n	800bcde <_svfiprintf_r+0x1d2>
 800bb3a:	2340      	movs	r3, #64	; 0x40
 800bb3c:	616b      	str	r3, [r5, #20]
 800bb3e:	2300      	movs	r3, #0
 800bb40:	9309      	str	r3, [sp, #36]	; 0x24
 800bb42:	2320      	movs	r3, #32
 800bb44:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bb48:	f8cd 800c 	str.w	r8, [sp, #12]
 800bb4c:	2330      	movs	r3, #48	; 0x30
 800bb4e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bcf8 <_svfiprintf_r+0x1ec>
 800bb52:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bb56:	f04f 0901 	mov.w	r9, #1
 800bb5a:	4623      	mov	r3, r4
 800bb5c:	469a      	mov	sl, r3
 800bb5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb62:	b10a      	cbz	r2, 800bb68 <_svfiprintf_r+0x5c>
 800bb64:	2a25      	cmp	r2, #37	; 0x25
 800bb66:	d1f9      	bne.n	800bb5c <_svfiprintf_r+0x50>
 800bb68:	ebba 0b04 	subs.w	fp, sl, r4
 800bb6c:	d00b      	beq.n	800bb86 <_svfiprintf_r+0x7a>
 800bb6e:	465b      	mov	r3, fp
 800bb70:	4622      	mov	r2, r4
 800bb72:	4629      	mov	r1, r5
 800bb74:	4638      	mov	r0, r7
 800bb76:	f7ff ff6d 	bl	800ba54 <__ssputs_r>
 800bb7a:	3001      	adds	r0, #1
 800bb7c:	f000 80aa 	beq.w	800bcd4 <_svfiprintf_r+0x1c8>
 800bb80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bb82:	445a      	add	r2, fp
 800bb84:	9209      	str	r2, [sp, #36]	; 0x24
 800bb86:	f89a 3000 	ldrb.w	r3, [sl]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	f000 80a2 	beq.w	800bcd4 <_svfiprintf_r+0x1c8>
 800bb90:	2300      	movs	r3, #0
 800bb92:	f04f 32ff 	mov.w	r2, #4294967295
 800bb96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb9a:	f10a 0a01 	add.w	sl, sl, #1
 800bb9e:	9304      	str	r3, [sp, #16]
 800bba0:	9307      	str	r3, [sp, #28]
 800bba2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bba6:	931a      	str	r3, [sp, #104]	; 0x68
 800bba8:	4654      	mov	r4, sl
 800bbaa:	2205      	movs	r2, #5
 800bbac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbb0:	4851      	ldr	r0, [pc, #324]	; (800bcf8 <_svfiprintf_r+0x1ec>)
 800bbb2:	f7f4 fb1d 	bl	80001f0 <memchr>
 800bbb6:	9a04      	ldr	r2, [sp, #16]
 800bbb8:	b9d8      	cbnz	r0, 800bbf2 <_svfiprintf_r+0xe6>
 800bbba:	06d0      	lsls	r0, r2, #27
 800bbbc:	bf44      	itt	mi
 800bbbe:	2320      	movmi	r3, #32
 800bbc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bbc4:	0711      	lsls	r1, r2, #28
 800bbc6:	bf44      	itt	mi
 800bbc8:	232b      	movmi	r3, #43	; 0x2b
 800bbca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bbce:	f89a 3000 	ldrb.w	r3, [sl]
 800bbd2:	2b2a      	cmp	r3, #42	; 0x2a
 800bbd4:	d015      	beq.n	800bc02 <_svfiprintf_r+0xf6>
 800bbd6:	9a07      	ldr	r2, [sp, #28]
 800bbd8:	4654      	mov	r4, sl
 800bbda:	2000      	movs	r0, #0
 800bbdc:	f04f 0c0a 	mov.w	ip, #10
 800bbe0:	4621      	mov	r1, r4
 800bbe2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bbe6:	3b30      	subs	r3, #48	; 0x30
 800bbe8:	2b09      	cmp	r3, #9
 800bbea:	d94e      	bls.n	800bc8a <_svfiprintf_r+0x17e>
 800bbec:	b1b0      	cbz	r0, 800bc1c <_svfiprintf_r+0x110>
 800bbee:	9207      	str	r2, [sp, #28]
 800bbf0:	e014      	b.n	800bc1c <_svfiprintf_r+0x110>
 800bbf2:	eba0 0308 	sub.w	r3, r0, r8
 800bbf6:	fa09 f303 	lsl.w	r3, r9, r3
 800bbfa:	4313      	orrs	r3, r2
 800bbfc:	9304      	str	r3, [sp, #16]
 800bbfe:	46a2      	mov	sl, r4
 800bc00:	e7d2      	b.n	800bba8 <_svfiprintf_r+0x9c>
 800bc02:	9b03      	ldr	r3, [sp, #12]
 800bc04:	1d19      	adds	r1, r3, #4
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	9103      	str	r1, [sp, #12]
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	bfbb      	ittet	lt
 800bc0e:	425b      	neglt	r3, r3
 800bc10:	f042 0202 	orrlt.w	r2, r2, #2
 800bc14:	9307      	strge	r3, [sp, #28]
 800bc16:	9307      	strlt	r3, [sp, #28]
 800bc18:	bfb8      	it	lt
 800bc1a:	9204      	strlt	r2, [sp, #16]
 800bc1c:	7823      	ldrb	r3, [r4, #0]
 800bc1e:	2b2e      	cmp	r3, #46	; 0x2e
 800bc20:	d10c      	bne.n	800bc3c <_svfiprintf_r+0x130>
 800bc22:	7863      	ldrb	r3, [r4, #1]
 800bc24:	2b2a      	cmp	r3, #42	; 0x2a
 800bc26:	d135      	bne.n	800bc94 <_svfiprintf_r+0x188>
 800bc28:	9b03      	ldr	r3, [sp, #12]
 800bc2a:	1d1a      	adds	r2, r3, #4
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	9203      	str	r2, [sp, #12]
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	bfb8      	it	lt
 800bc34:	f04f 33ff 	movlt.w	r3, #4294967295
 800bc38:	3402      	adds	r4, #2
 800bc3a:	9305      	str	r3, [sp, #20]
 800bc3c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bd08 <_svfiprintf_r+0x1fc>
 800bc40:	7821      	ldrb	r1, [r4, #0]
 800bc42:	2203      	movs	r2, #3
 800bc44:	4650      	mov	r0, sl
 800bc46:	f7f4 fad3 	bl	80001f0 <memchr>
 800bc4a:	b140      	cbz	r0, 800bc5e <_svfiprintf_r+0x152>
 800bc4c:	2340      	movs	r3, #64	; 0x40
 800bc4e:	eba0 000a 	sub.w	r0, r0, sl
 800bc52:	fa03 f000 	lsl.w	r0, r3, r0
 800bc56:	9b04      	ldr	r3, [sp, #16]
 800bc58:	4303      	orrs	r3, r0
 800bc5a:	3401      	adds	r4, #1
 800bc5c:	9304      	str	r3, [sp, #16]
 800bc5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc62:	4826      	ldr	r0, [pc, #152]	; (800bcfc <_svfiprintf_r+0x1f0>)
 800bc64:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bc68:	2206      	movs	r2, #6
 800bc6a:	f7f4 fac1 	bl	80001f0 <memchr>
 800bc6e:	2800      	cmp	r0, #0
 800bc70:	d038      	beq.n	800bce4 <_svfiprintf_r+0x1d8>
 800bc72:	4b23      	ldr	r3, [pc, #140]	; (800bd00 <_svfiprintf_r+0x1f4>)
 800bc74:	bb1b      	cbnz	r3, 800bcbe <_svfiprintf_r+0x1b2>
 800bc76:	9b03      	ldr	r3, [sp, #12]
 800bc78:	3307      	adds	r3, #7
 800bc7a:	f023 0307 	bic.w	r3, r3, #7
 800bc7e:	3308      	adds	r3, #8
 800bc80:	9303      	str	r3, [sp, #12]
 800bc82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc84:	4433      	add	r3, r6
 800bc86:	9309      	str	r3, [sp, #36]	; 0x24
 800bc88:	e767      	b.n	800bb5a <_svfiprintf_r+0x4e>
 800bc8a:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc8e:	460c      	mov	r4, r1
 800bc90:	2001      	movs	r0, #1
 800bc92:	e7a5      	b.n	800bbe0 <_svfiprintf_r+0xd4>
 800bc94:	2300      	movs	r3, #0
 800bc96:	3401      	adds	r4, #1
 800bc98:	9305      	str	r3, [sp, #20]
 800bc9a:	4619      	mov	r1, r3
 800bc9c:	f04f 0c0a 	mov.w	ip, #10
 800bca0:	4620      	mov	r0, r4
 800bca2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bca6:	3a30      	subs	r2, #48	; 0x30
 800bca8:	2a09      	cmp	r2, #9
 800bcaa:	d903      	bls.n	800bcb4 <_svfiprintf_r+0x1a8>
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d0c5      	beq.n	800bc3c <_svfiprintf_r+0x130>
 800bcb0:	9105      	str	r1, [sp, #20]
 800bcb2:	e7c3      	b.n	800bc3c <_svfiprintf_r+0x130>
 800bcb4:	fb0c 2101 	mla	r1, ip, r1, r2
 800bcb8:	4604      	mov	r4, r0
 800bcba:	2301      	movs	r3, #1
 800bcbc:	e7f0      	b.n	800bca0 <_svfiprintf_r+0x194>
 800bcbe:	ab03      	add	r3, sp, #12
 800bcc0:	9300      	str	r3, [sp, #0]
 800bcc2:	462a      	mov	r2, r5
 800bcc4:	4b0f      	ldr	r3, [pc, #60]	; (800bd04 <_svfiprintf_r+0x1f8>)
 800bcc6:	a904      	add	r1, sp, #16
 800bcc8:	4638      	mov	r0, r7
 800bcca:	f7fd ffc9 	bl	8009c60 <_printf_float>
 800bcce:	1c42      	adds	r2, r0, #1
 800bcd0:	4606      	mov	r6, r0
 800bcd2:	d1d6      	bne.n	800bc82 <_svfiprintf_r+0x176>
 800bcd4:	89ab      	ldrh	r3, [r5, #12]
 800bcd6:	065b      	lsls	r3, r3, #25
 800bcd8:	f53f af2c 	bmi.w	800bb34 <_svfiprintf_r+0x28>
 800bcdc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bcde:	b01d      	add	sp, #116	; 0x74
 800bce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bce4:	ab03      	add	r3, sp, #12
 800bce6:	9300      	str	r3, [sp, #0]
 800bce8:	462a      	mov	r2, r5
 800bcea:	4b06      	ldr	r3, [pc, #24]	; (800bd04 <_svfiprintf_r+0x1f8>)
 800bcec:	a904      	add	r1, sp, #16
 800bcee:	4638      	mov	r0, r7
 800bcf0:	f7fe fa5a 	bl	800a1a8 <_printf_i>
 800bcf4:	e7eb      	b.n	800bcce <_svfiprintf_r+0x1c2>
 800bcf6:	bf00      	nop
 800bcf8:	08015864 	.word	0x08015864
 800bcfc:	0801586e 	.word	0x0801586e
 800bd00:	08009c61 	.word	0x08009c61
 800bd04:	0800ba55 	.word	0x0800ba55
 800bd08:	0801586a 	.word	0x0801586a

0800bd0c <_sbrk_r>:
 800bd0c:	b538      	push	{r3, r4, r5, lr}
 800bd0e:	4d06      	ldr	r5, [pc, #24]	; (800bd28 <_sbrk_r+0x1c>)
 800bd10:	2300      	movs	r3, #0
 800bd12:	4604      	mov	r4, r0
 800bd14:	4608      	mov	r0, r1
 800bd16:	602b      	str	r3, [r5, #0]
 800bd18:	f7f6 ff58 	bl	8002bcc <_sbrk>
 800bd1c:	1c43      	adds	r3, r0, #1
 800bd1e:	d102      	bne.n	800bd26 <_sbrk_r+0x1a>
 800bd20:	682b      	ldr	r3, [r5, #0]
 800bd22:	b103      	cbz	r3, 800bd26 <_sbrk_r+0x1a>
 800bd24:	6023      	str	r3, [r4, #0]
 800bd26:	bd38      	pop	{r3, r4, r5, pc}
 800bd28:	200005b4 	.word	0x200005b4

0800bd2c <__assert_func>:
 800bd2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bd2e:	4614      	mov	r4, r2
 800bd30:	461a      	mov	r2, r3
 800bd32:	4b09      	ldr	r3, [pc, #36]	; (800bd58 <__assert_func+0x2c>)
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	4605      	mov	r5, r0
 800bd38:	68d8      	ldr	r0, [r3, #12]
 800bd3a:	b14c      	cbz	r4, 800bd50 <__assert_func+0x24>
 800bd3c:	4b07      	ldr	r3, [pc, #28]	; (800bd5c <__assert_func+0x30>)
 800bd3e:	9100      	str	r1, [sp, #0]
 800bd40:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bd44:	4906      	ldr	r1, [pc, #24]	; (800bd60 <__assert_func+0x34>)
 800bd46:	462b      	mov	r3, r5
 800bd48:	f000 f80e 	bl	800bd68 <fiprintf>
 800bd4c:	f000 faac 	bl	800c2a8 <abort>
 800bd50:	4b04      	ldr	r3, [pc, #16]	; (800bd64 <__assert_func+0x38>)
 800bd52:	461c      	mov	r4, r3
 800bd54:	e7f3      	b.n	800bd3e <__assert_func+0x12>
 800bd56:	bf00      	nop
 800bd58:	20000028 	.word	0x20000028
 800bd5c:	08015875 	.word	0x08015875
 800bd60:	08015882 	.word	0x08015882
 800bd64:	080158b0 	.word	0x080158b0

0800bd68 <fiprintf>:
 800bd68:	b40e      	push	{r1, r2, r3}
 800bd6a:	b503      	push	{r0, r1, lr}
 800bd6c:	4601      	mov	r1, r0
 800bd6e:	ab03      	add	r3, sp, #12
 800bd70:	4805      	ldr	r0, [pc, #20]	; (800bd88 <fiprintf+0x20>)
 800bd72:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd76:	6800      	ldr	r0, [r0, #0]
 800bd78:	9301      	str	r3, [sp, #4]
 800bd7a:	f000 f897 	bl	800beac <_vfiprintf_r>
 800bd7e:	b002      	add	sp, #8
 800bd80:	f85d eb04 	ldr.w	lr, [sp], #4
 800bd84:	b003      	add	sp, #12
 800bd86:	4770      	bx	lr
 800bd88:	20000028 	.word	0x20000028

0800bd8c <__ascii_mbtowc>:
 800bd8c:	b082      	sub	sp, #8
 800bd8e:	b901      	cbnz	r1, 800bd92 <__ascii_mbtowc+0x6>
 800bd90:	a901      	add	r1, sp, #4
 800bd92:	b142      	cbz	r2, 800bda6 <__ascii_mbtowc+0x1a>
 800bd94:	b14b      	cbz	r3, 800bdaa <__ascii_mbtowc+0x1e>
 800bd96:	7813      	ldrb	r3, [r2, #0]
 800bd98:	600b      	str	r3, [r1, #0]
 800bd9a:	7812      	ldrb	r2, [r2, #0]
 800bd9c:	1e10      	subs	r0, r2, #0
 800bd9e:	bf18      	it	ne
 800bda0:	2001      	movne	r0, #1
 800bda2:	b002      	add	sp, #8
 800bda4:	4770      	bx	lr
 800bda6:	4610      	mov	r0, r2
 800bda8:	e7fb      	b.n	800bda2 <__ascii_mbtowc+0x16>
 800bdaa:	f06f 0001 	mvn.w	r0, #1
 800bdae:	e7f8      	b.n	800bda2 <__ascii_mbtowc+0x16>

0800bdb0 <memmove>:
 800bdb0:	4288      	cmp	r0, r1
 800bdb2:	b510      	push	{r4, lr}
 800bdb4:	eb01 0402 	add.w	r4, r1, r2
 800bdb8:	d902      	bls.n	800bdc0 <memmove+0x10>
 800bdba:	4284      	cmp	r4, r0
 800bdbc:	4623      	mov	r3, r4
 800bdbe:	d807      	bhi.n	800bdd0 <memmove+0x20>
 800bdc0:	1e43      	subs	r3, r0, #1
 800bdc2:	42a1      	cmp	r1, r4
 800bdc4:	d008      	beq.n	800bdd8 <memmove+0x28>
 800bdc6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bdca:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bdce:	e7f8      	b.n	800bdc2 <memmove+0x12>
 800bdd0:	4402      	add	r2, r0
 800bdd2:	4601      	mov	r1, r0
 800bdd4:	428a      	cmp	r2, r1
 800bdd6:	d100      	bne.n	800bdda <memmove+0x2a>
 800bdd8:	bd10      	pop	{r4, pc}
 800bdda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bdde:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bde2:	e7f7      	b.n	800bdd4 <memmove+0x24>

0800bde4 <__malloc_lock>:
 800bde4:	4801      	ldr	r0, [pc, #4]	; (800bdec <__malloc_lock+0x8>)
 800bde6:	f000 bc1f 	b.w	800c628 <__retarget_lock_acquire_recursive>
 800bdea:	bf00      	nop
 800bdec:	200005b8 	.word	0x200005b8

0800bdf0 <__malloc_unlock>:
 800bdf0:	4801      	ldr	r0, [pc, #4]	; (800bdf8 <__malloc_unlock+0x8>)
 800bdf2:	f000 bc1a 	b.w	800c62a <__retarget_lock_release_recursive>
 800bdf6:	bf00      	nop
 800bdf8:	200005b8 	.word	0x200005b8

0800bdfc <_realloc_r>:
 800bdfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be00:	4680      	mov	r8, r0
 800be02:	4614      	mov	r4, r2
 800be04:	460e      	mov	r6, r1
 800be06:	b921      	cbnz	r1, 800be12 <_realloc_r+0x16>
 800be08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be0c:	4611      	mov	r1, r2
 800be0e:	f7ff bdad 	b.w	800b96c <_malloc_r>
 800be12:	b92a      	cbnz	r2, 800be20 <_realloc_r+0x24>
 800be14:	f7ff fd3e 	bl	800b894 <_free_r>
 800be18:	4625      	mov	r5, r4
 800be1a:	4628      	mov	r0, r5
 800be1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be20:	f000 fc6a 	bl	800c6f8 <_malloc_usable_size_r>
 800be24:	4284      	cmp	r4, r0
 800be26:	4607      	mov	r7, r0
 800be28:	d802      	bhi.n	800be30 <_realloc_r+0x34>
 800be2a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800be2e:	d812      	bhi.n	800be56 <_realloc_r+0x5a>
 800be30:	4621      	mov	r1, r4
 800be32:	4640      	mov	r0, r8
 800be34:	f7ff fd9a 	bl	800b96c <_malloc_r>
 800be38:	4605      	mov	r5, r0
 800be3a:	2800      	cmp	r0, #0
 800be3c:	d0ed      	beq.n	800be1a <_realloc_r+0x1e>
 800be3e:	42bc      	cmp	r4, r7
 800be40:	4622      	mov	r2, r4
 800be42:	4631      	mov	r1, r6
 800be44:	bf28      	it	cs
 800be46:	463a      	movcs	r2, r7
 800be48:	f7ff f97c 	bl	800b144 <memcpy>
 800be4c:	4631      	mov	r1, r6
 800be4e:	4640      	mov	r0, r8
 800be50:	f7ff fd20 	bl	800b894 <_free_r>
 800be54:	e7e1      	b.n	800be1a <_realloc_r+0x1e>
 800be56:	4635      	mov	r5, r6
 800be58:	e7df      	b.n	800be1a <_realloc_r+0x1e>

0800be5a <__sfputc_r>:
 800be5a:	6893      	ldr	r3, [r2, #8]
 800be5c:	3b01      	subs	r3, #1
 800be5e:	2b00      	cmp	r3, #0
 800be60:	b410      	push	{r4}
 800be62:	6093      	str	r3, [r2, #8]
 800be64:	da08      	bge.n	800be78 <__sfputc_r+0x1e>
 800be66:	6994      	ldr	r4, [r2, #24]
 800be68:	42a3      	cmp	r3, r4
 800be6a:	db01      	blt.n	800be70 <__sfputc_r+0x16>
 800be6c:	290a      	cmp	r1, #10
 800be6e:	d103      	bne.n	800be78 <__sfputc_r+0x1e>
 800be70:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be74:	f000 b94a 	b.w	800c10c <__swbuf_r>
 800be78:	6813      	ldr	r3, [r2, #0]
 800be7a:	1c58      	adds	r0, r3, #1
 800be7c:	6010      	str	r0, [r2, #0]
 800be7e:	7019      	strb	r1, [r3, #0]
 800be80:	4608      	mov	r0, r1
 800be82:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be86:	4770      	bx	lr

0800be88 <__sfputs_r>:
 800be88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be8a:	4606      	mov	r6, r0
 800be8c:	460f      	mov	r7, r1
 800be8e:	4614      	mov	r4, r2
 800be90:	18d5      	adds	r5, r2, r3
 800be92:	42ac      	cmp	r4, r5
 800be94:	d101      	bne.n	800be9a <__sfputs_r+0x12>
 800be96:	2000      	movs	r0, #0
 800be98:	e007      	b.n	800beaa <__sfputs_r+0x22>
 800be9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be9e:	463a      	mov	r2, r7
 800bea0:	4630      	mov	r0, r6
 800bea2:	f7ff ffda 	bl	800be5a <__sfputc_r>
 800bea6:	1c43      	adds	r3, r0, #1
 800bea8:	d1f3      	bne.n	800be92 <__sfputs_r+0xa>
 800beaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800beac <_vfiprintf_r>:
 800beac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800beb0:	460d      	mov	r5, r1
 800beb2:	b09d      	sub	sp, #116	; 0x74
 800beb4:	4614      	mov	r4, r2
 800beb6:	4698      	mov	r8, r3
 800beb8:	4606      	mov	r6, r0
 800beba:	b118      	cbz	r0, 800bec4 <_vfiprintf_r+0x18>
 800bebc:	6983      	ldr	r3, [r0, #24]
 800bebe:	b90b      	cbnz	r3, 800bec4 <_vfiprintf_r+0x18>
 800bec0:	f000 fb14 	bl	800c4ec <__sinit>
 800bec4:	4b89      	ldr	r3, [pc, #548]	; (800c0ec <_vfiprintf_r+0x240>)
 800bec6:	429d      	cmp	r5, r3
 800bec8:	d11b      	bne.n	800bf02 <_vfiprintf_r+0x56>
 800beca:	6875      	ldr	r5, [r6, #4]
 800becc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bece:	07d9      	lsls	r1, r3, #31
 800bed0:	d405      	bmi.n	800bede <_vfiprintf_r+0x32>
 800bed2:	89ab      	ldrh	r3, [r5, #12]
 800bed4:	059a      	lsls	r2, r3, #22
 800bed6:	d402      	bmi.n	800bede <_vfiprintf_r+0x32>
 800bed8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800beda:	f000 fba5 	bl	800c628 <__retarget_lock_acquire_recursive>
 800bede:	89ab      	ldrh	r3, [r5, #12]
 800bee0:	071b      	lsls	r3, r3, #28
 800bee2:	d501      	bpl.n	800bee8 <_vfiprintf_r+0x3c>
 800bee4:	692b      	ldr	r3, [r5, #16]
 800bee6:	b9eb      	cbnz	r3, 800bf24 <_vfiprintf_r+0x78>
 800bee8:	4629      	mov	r1, r5
 800beea:	4630      	mov	r0, r6
 800beec:	f000 f96e 	bl	800c1cc <__swsetup_r>
 800bef0:	b1c0      	cbz	r0, 800bf24 <_vfiprintf_r+0x78>
 800bef2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bef4:	07dc      	lsls	r4, r3, #31
 800bef6:	d50e      	bpl.n	800bf16 <_vfiprintf_r+0x6a>
 800bef8:	f04f 30ff 	mov.w	r0, #4294967295
 800befc:	b01d      	add	sp, #116	; 0x74
 800befe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf02:	4b7b      	ldr	r3, [pc, #492]	; (800c0f0 <_vfiprintf_r+0x244>)
 800bf04:	429d      	cmp	r5, r3
 800bf06:	d101      	bne.n	800bf0c <_vfiprintf_r+0x60>
 800bf08:	68b5      	ldr	r5, [r6, #8]
 800bf0a:	e7df      	b.n	800becc <_vfiprintf_r+0x20>
 800bf0c:	4b79      	ldr	r3, [pc, #484]	; (800c0f4 <_vfiprintf_r+0x248>)
 800bf0e:	429d      	cmp	r5, r3
 800bf10:	bf08      	it	eq
 800bf12:	68f5      	ldreq	r5, [r6, #12]
 800bf14:	e7da      	b.n	800becc <_vfiprintf_r+0x20>
 800bf16:	89ab      	ldrh	r3, [r5, #12]
 800bf18:	0598      	lsls	r0, r3, #22
 800bf1a:	d4ed      	bmi.n	800bef8 <_vfiprintf_r+0x4c>
 800bf1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bf1e:	f000 fb84 	bl	800c62a <__retarget_lock_release_recursive>
 800bf22:	e7e9      	b.n	800bef8 <_vfiprintf_r+0x4c>
 800bf24:	2300      	movs	r3, #0
 800bf26:	9309      	str	r3, [sp, #36]	; 0x24
 800bf28:	2320      	movs	r3, #32
 800bf2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bf2e:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf32:	2330      	movs	r3, #48	; 0x30
 800bf34:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c0f8 <_vfiprintf_r+0x24c>
 800bf38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bf3c:	f04f 0901 	mov.w	r9, #1
 800bf40:	4623      	mov	r3, r4
 800bf42:	469a      	mov	sl, r3
 800bf44:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf48:	b10a      	cbz	r2, 800bf4e <_vfiprintf_r+0xa2>
 800bf4a:	2a25      	cmp	r2, #37	; 0x25
 800bf4c:	d1f9      	bne.n	800bf42 <_vfiprintf_r+0x96>
 800bf4e:	ebba 0b04 	subs.w	fp, sl, r4
 800bf52:	d00b      	beq.n	800bf6c <_vfiprintf_r+0xc0>
 800bf54:	465b      	mov	r3, fp
 800bf56:	4622      	mov	r2, r4
 800bf58:	4629      	mov	r1, r5
 800bf5a:	4630      	mov	r0, r6
 800bf5c:	f7ff ff94 	bl	800be88 <__sfputs_r>
 800bf60:	3001      	adds	r0, #1
 800bf62:	f000 80aa 	beq.w	800c0ba <_vfiprintf_r+0x20e>
 800bf66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bf68:	445a      	add	r2, fp
 800bf6a:	9209      	str	r2, [sp, #36]	; 0x24
 800bf6c:	f89a 3000 	ldrb.w	r3, [sl]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	f000 80a2 	beq.w	800c0ba <_vfiprintf_r+0x20e>
 800bf76:	2300      	movs	r3, #0
 800bf78:	f04f 32ff 	mov.w	r2, #4294967295
 800bf7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf80:	f10a 0a01 	add.w	sl, sl, #1
 800bf84:	9304      	str	r3, [sp, #16]
 800bf86:	9307      	str	r3, [sp, #28]
 800bf88:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bf8c:	931a      	str	r3, [sp, #104]	; 0x68
 800bf8e:	4654      	mov	r4, sl
 800bf90:	2205      	movs	r2, #5
 800bf92:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf96:	4858      	ldr	r0, [pc, #352]	; (800c0f8 <_vfiprintf_r+0x24c>)
 800bf98:	f7f4 f92a 	bl	80001f0 <memchr>
 800bf9c:	9a04      	ldr	r2, [sp, #16]
 800bf9e:	b9d8      	cbnz	r0, 800bfd8 <_vfiprintf_r+0x12c>
 800bfa0:	06d1      	lsls	r1, r2, #27
 800bfa2:	bf44      	itt	mi
 800bfa4:	2320      	movmi	r3, #32
 800bfa6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bfaa:	0713      	lsls	r3, r2, #28
 800bfac:	bf44      	itt	mi
 800bfae:	232b      	movmi	r3, #43	; 0x2b
 800bfb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bfb4:	f89a 3000 	ldrb.w	r3, [sl]
 800bfb8:	2b2a      	cmp	r3, #42	; 0x2a
 800bfba:	d015      	beq.n	800bfe8 <_vfiprintf_r+0x13c>
 800bfbc:	9a07      	ldr	r2, [sp, #28]
 800bfbe:	4654      	mov	r4, sl
 800bfc0:	2000      	movs	r0, #0
 800bfc2:	f04f 0c0a 	mov.w	ip, #10
 800bfc6:	4621      	mov	r1, r4
 800bfc8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bfcc:	3b30      	subs	r3, #48	; 0x30
 800bfce:	2b09      	cmp	r3, #9
 800bfd0:	d94e      	bls.n	800c070 <_vfiprintf_r+0x1c4>
 800bfd2:	b1b0      	cbz	r0, 800c002 <_vfiprintf_r+0x156>
 800bfd4:	9207      	str	r2, [sp, #28]
 800bfd6:	e014      	b.n	800c002 <_vfiprintf_r+0x156>
 800bfd8:	eba0 0308 	sub.w	r3, r0, r8
 800bfdc:	fa09 f303 	lsl.w	r3, r9, r3
 800bfe0:	4313      	orrs	r3, r2
 800bfe2:	9304      	str	r3, [sp, #16]
 800bfe4:	46a2      	mov	sl, r4
 800bfe6:	e7d2      	b.n	800bf8e <_vfiprintf_r+0xe2>
 800bfe8:	9b03      	ldr	r3, [sp, #12]
 800bfea:	1d19      	adds	r1, r3, #4
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	9103      	str	r1, [sp, #12]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	bfbb      	ittet	lt
 800bff4:	425b      	neglt	r3, r3
 800bff6:	f042 0202 	orrlt.w	r2, r2, #2
 800bffa:	9307      	strge	r3, [sp, #28]
 800bffc:	9307      	strlt	r3, [sp, #28]
 800bffe:	bfb8      	it	lt
 800c000:	9204      	strlt	r2, [sp, #16]
 800c002:	7823      	ldrb	r3, [r4, #0]
 800c004:	2b2e      	cmp	r3, #46	; 0x2e
 800c006:	d10c      	bne.n	800c022 <_vfiprintf_r+0x176>
 800c008:	7863      	ldrb	r3, [r4, #1]
 800c00a:	2b2a      	cmp	r3, #42	; 0x2a
 800c00c:	d135      	bne.n	800c07a <_vfiprintf_r+0x1ce>
 800c00e:	9b03      	ldr	r3, [sp, #12]
 800c010:	1d1a      	adds	r2, r3, #4
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	9203      	str	r2, [sp, #12]
 800c016:	2b00      	cmp	r3, #0
 800c018:	bfb8      	it	lt
 800c01a:	f04f 33ff 	movlt.w	r3, #4294967295
 800c01e:	3402      	adds	r4, #2
 800c020:	9305      	str	r3, [sp, #20]
 800c022:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c108 <_vfiprintf_r+0x25c>
 800c026:	7821      	ldrb	r1, [r4, #0]
 800c028:	2203      	movs	r2, #3
 800c02a:	4650      	mov	r0, sl
 800c02c:	f7f4 f8e0 	bl	80001f0 <memchr>
 800c030:	b140      	cbz	r0, 800c044 <_vfiprintf_r+0x198>
 800c032:	2340      	movs	r3, #64	; 0x40
 800c034:	eba0 000a 	sub.w	r0, r0, sl
 800c038:	fa03 f000 	lsl.w	r0, r3, r0
 800c03c:	9b04      	ldr	r3, [sp, #16]
 800c03e:	4303      	orrs	r3, r0
 800c040:	3401      	adds	r4, #1
 800c042:	9304      	str	r3, [sp, #16]
 800c044:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c048:	482c      	ldr	r0, [pc, #176]	; (800c0fc <_vfiprintf_r+0x250>)
 800c04a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c04e:	2206      	movs	r2, #6
 800c050:	f7f4 f8ce 	bl	80001f0 <memchr>
 800c054:	2800      	cmp	r0, #0
 800c056:	d03f      	beq.n	800c0d8 <_vfiprintf_r+0x22c>
 800c058:	4b29      	ldr	r3, [pc, #164]	; (800c100 <_vfiprintf_r+0x254>)
 800c05a:	bb1b      	cbnz	r3, 800c0a4 <_vfiprintf_r+0x1f8>
 800c05c:	9b03      	ldr	r3, [sp, #12]
 800c05e:	3307      	adds	r3, #7
 800c060:	f023 0307 	bic.w	r3, r3, #7
 800c064:	3308      	adds	r3, #8
 800c066:	9303      	str	r3, [sp, #12]
 800c068:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c06a:	443b      	add	r3, r7
 800c06c:	9309      	str	r3, [sp, #36]	; 0x24
 800c06e:	e767      	b.n	800bf40 <_vfiprintf_r+0x94>
 800c070:	fb0c 3202 	mla	r2, ip, r2, r3
 800c074:	460c      	mov	r4, r1
 800c076:	2001      	movs	r0, #1
 800c078:	e7a5      	b.n	800bfc6 <_vfiprintf_r+0x11a>
 800c07a:	2300      	movs	r3, #0
 800c07c:	3401      	adds	r4, #1
 800c07e:	9305      	str	r3, [sp, #20]
 800c080:	4619      	mov	r1, r3
 800c082:	f04f 0c0a 	mov.w	ip, #10
 800c086:	4620      	mov	r0, r4
 800c088:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c08c:	3a30      	subs	r2, #48	; 0x30
 800c08e:	2a09      	cmp	r2, #9
 800c090:	d903      	bls.n	800c09a <_vfiprintf_r+0x1ee>
 800c092:	2b00      	cmp	r3, #0
 800c094:	d0c5      	beq.n	800c022 <_vfiprintf_r+0x176>
 800c096:	9105      	str	r1, [sp, #20]
 800c098:	e7c3      	b.n	800c022 <_vfiprintf_r+0x176>
 800c09a:	fb0c 2101 	mla	r1, ip, r1, r2
 800c09e:	4604      	mov	r4, r0
 800c0a0:	2301      	movs	r3, #1
 800c0a2:	e7f0      	b.n	800c086 <_vfiprintf_r+0x1da>
 800c0a4:	ab03      	add	r3, sp, #12
 800c0a6:	9300      	str	r3, [sp, #0]
 800c0a8:	462a      	mov	r2, r5
 800c0aa:	4b16      	ldr	r3, [pc, #88]	; (800c104 <_vfiprintf_r+0x258>)
 800c0ac:	a904      	add	r1, sp, #16
 800c0ae:	4630      	mov	r0, r6
 800c0b0:	f7fd fdd6 	bl	8009c60 <_printf_float>
 800c0b4:	4607      	mov	r7, r0
 800c0b6:	1c78      	adds	r0, r7, #1
 800c0b8:	d1d6      	bne.n	800c068 <_vfiprintf_r+0x1bc>
 800c0ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c0bc:	07d9      	lsls	r1, r3, #31
 800c0be:	d405      	bmi.n	800c0cc <_vfiprintf_r+0x220>
 800c0c0:	89ab      	ldrh	r3, [r5, #12]
 800c0c2:	059a      	lsls	r2, r3, #22
 800c0c4:	d402      	bmi.n	800c0cc <_vfiprintf_r+0x220>
 800c0c6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c0c8:	f000 faaf 	bl	800c62a <__retarget_lock_release_recursive>
 800c0cc:	89ab      	ldrh	r3, [r5, #12]
 800c0ce:	065b      	lsls	r3, r3, #25
 800c0d0:	f53f af12 	bmi.w	800bef8 <_vfiprintf_r+0x4c>
 800c0d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c0d6:	e711      	b.n	800befc <_vfiprintf_r+0x50>
 800c0d8:	ab03      	add	r3, sp, #12
 800c0da:	9300      	str	r3, [sp, #0]
 800c0dc:	462a      	mov	r2, r5
 800c0de:	4b09      	ldr	r3, [pc, #36]	; (800c104 <_vfiprintf_r+0x258>)
 800c0e0:	a904      	add	r1, sp, #16
 800c0e2:	4630      	mov	r0, r6
 800c0e4:	f7fe f860 	bl	800a1a8 <_printf_i>
 800c0e8:	e7e4      	b.n	800c0b4 <_vfiprintf_r+0x208>
 800c0ea:	bf00      	nop
 800c0ec:	080159dc 	.word	0x080159dc
 800c0f0:	080159fc 	.word	0x080159fc
 800c0f4:	080159bc 	.word	0x080159bc
 800c0f8:	08015864 	.word	0x08015864
 800c0fc:	0801586e 	.word	0x0801586e
 800c100:	08009c61 	.word	0x08009c61
 800c104:	0800be89 	.word	0x0800be89
 800c108:	0801586a 	.word	0x0801586a

0800c10c <__swbuf_r>:
 800c10c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c10e:	460e      	mov	r6, r1
 800c110:	4614      	mov	r4, r2
 800c112:	4605      	mov	r5, r0
 800c114:	b118      	cbz	r0, 800c11e <__swbuf_r+0x12>
 800c116:	6983      	ldr	r3, [r0, #24]
 800c118:	b90b      	cbnz	r3, 800c11e <__swbuf_r+0x12>
 800c11a:	f000 f9e7 	bl	800c4ec <__sinit>
 800c11e:	4b21      	ldr	r3, [pc, #132]	; (800c1a4 <__swbuf_r+0x98>)
 800c120:	429c      	cmp	r4, r3
 800c122:	d12b      	bne.n	800c17c <__swbuf_r+0x70>
 800c124:	686c      	ldr	r4, [r5, #4]
 800c126:	69a3      	ldr	r3, [r4, #24]
 800c128:	60a3      	str	r3, [r4, #8]
 800c12a:	89a3      	ldrh	r3, [r4, #12]
 800c12c:	071a      	lsls	r2, r3, #28
 800c12e:	d52f      	bpl.n	800c190 <__swbuf_r+0x84>
 800c130:	6923      	ldr	r3, [r4, #16]
 800c132:	b36b      	cbz	r3, 800c190 <__swbuf_r+0x84>
 800c134:	6923      	ldr	r3, [r4, #16]
 800c136:	6820      	ldr	r0, [r4, #0]
 800c138:	1ac0      	subs	r0, r0, r3
 800c13a:	6963      	ldr	r3, [r4, #20]
 800c13c:	b2f6      	uxtb	r6, r6
 800c13e:	4283      	cmp	r3, r0
 800c140:	4637      	mov	r7, r6
 800c142:	dc04      	bgt.n	800c14e <__swbuf_r+0x42>
 800c144:	4621      	mov	r1, r4
 800c146:	4628      	mov	r0, r5
 800c148:	f000 f93c 	bl	800c3c4 <_fflush_r>
 800c14c:	bb30      	cbnz	r0, 800c19c <__swbuf_r+0x90>
 800c14e:	68a3      	ldr	r3, [r4, #8]
 800c150:	3b01      	subs	r3, #1
 800c152:	60a3      	str	r3, [r4, #8]
 800c154:	6823      	ldr	r3, [r4, #0]
 800c156:	1c5a      	adds	r2, r3, #1
 800c158:	6022      	str	r2, [r4, #0]
 800c15a:	701e      	strb	r6, [r3, #0]
 800c15c:	6963      	ldr	r3, [r4, #20]
 800c15e:	3001      	adds	r0, #1
 800c160:	4283      	cmp	r3, r0
 800c162:	d004      	beq.n	800c16e <__swbuf_r+0x62>
 800c164:	89a3      	ldrh	r3, [r4, #12]
 800c166:	07db      	lsls	r3, r3, #31
 800c168:	d506      	bpl.n	800c178 <__swbuf_r+0x6c>
 800c16a:	2e0a      	cmp	r6, #10
 800c16c:	d104      	bne.n	800c178 <__swbuf_r+0x6c>
 800c16e:	4621      	mov	r1, r4
 800c170:	4628      	mov	r0, r5
 800c172:	f000 f927 	bl	800c3c4 <_fflush_r>
 800c176:	b988      	cbnz	r0, 800c19c <__swbuf_r+0x90>
 800c178:	4638      	mov	r0, r7
 800c17a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c17c:	4b0a      	ldr	r3, [pc, #40]	; (800c1a8 <__swbuf_r+0x9c>)
 800c17e:	429c      	cmp	r4, r3
 800c180:	d101      	bne.n	800c186 <__swbuf_r+0x7a>
 800c182:	68ac      	ldr	r4, [r5, #8]
 800c184:	e7cf      	b.n	800c126 <__swbuf_r+0x1a>
 800c186:	4b09      	ldr	r3, [pc, #36]	; (800c1ac <__swbuf_r+0xa0>)
 800c188:	429c      	cmp	r4, r3
 800c18a:	bf08      	it	eq
 800c18c:	68ec      	ldreq	r4, [r5, #12]
 800c18e:	e7ca      	b.n	800c126 <__swbuf_r+0x1a>
 800c190:	4621      	mov	r1, r4
 800c192:	4628      	mov	r0, r5
 800c194:	f000 f81a 	bl	800c1cc <__swsetup_r>
 800c198:	2800      	cmp	r0, #0
 800c19a:	d0cb      	beq.n	800c134 <__swbuf_r+0x28>
 800c19c:	f04f 37ff 	mov.w	r7, #4294967295
 800c1a0:	e7ea      	b.n	800c178 <__swbuf_r+0x6c>
 800c1a2:	bf00      	nop
 800c1a4:	080159dc 	.word	0x080159dc
 800c1a8:	080159fc 	.word	0x080159fc
 800c1ac:	080159bc 	.word	0x080159bc

0800c1b0 <__ascii_wctomb>:
 800c1b0:	b149      	cbz	r1, 800c1c6 <__ascii_wctomb+0x16>
 800c1b2:	2aff      	cmp	r2, #255	; 0xff
 800c1b4:	bf85      	ittet	hi
 800c1b6:	238a      	movhi	r3, #138	; 0x8a
 800c1b8:	6003      	strhi	r3, [r0, #0]
 800c1ba:	700a      	strbls	r2, [r1, #0]
 800c1bc:	f04f 30ff 	movhi.w	r0, #4294967295
 800c1c0:	bf98      	it	ls
 800c1c2:	2001      	movls	r0, #1
 800c1c4:	4770      	bx	lr
 800c1c6:	4608      	mov	r0, r1
 800c1c8:	4770      	bx	lr
	...

0800c1cc <__swsetup_r>:
 800c1cc:	4b32      	ldr	r3, [pc, #200]	; (800c298 <__swsetup_r+0xcc>)
 800c1ce:	b570      	push	{r4, r5, r6, lr}
 800c1d0:	681d      	ldr	r5, [r3, #0]
 800c1d2:	4606      	mov	r6, r0
 800c1d4:	460c      	mov	r4, r1
 800c1d6:	b125      	cbz	r5, 800c1e2 <__swsetup_r+0x16>
 800c1d8:	69ab      	ldr	r3, [r5, #24]
 800c1da:	b913      	cbnz	r3, 800c1e2 <__swsetup_r+0x16>
 800c1dc:	4628      	mov	r0, r5
 800c1de:	f000 f985 	bl	800c4ec <__sinit>
 800c1e2:	4b2e      	ldr	r3, [pc, #184]	; (800c29c <__swsetup_r+0xd0>)
 800c1e4:	429c      	cmp	r4, r3
 800c1e6:	d10f      	bne.n	800c208 <__swsetup_r+0x3c>
 800c1e8:	686c      	ldr	r4, [r5, #4]
 800c1ea:	89a3      	ldrh	r3, [r4, #12]
 800c1ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c1f0:	0719      	lsls	r1, r3, #28
 800c1f2:	d42c      	bmi.n	800c24e <__swsetup_r+0x82>
 800c1f4:	06dd      	lsls	r5, r3, #27
 800c1f6:	d411      	bmi.n	800c21c <__swsetup_r+0x50>
 800c1f8:	2309      	movs	r3, #9
 800c1fa:	6033      	str	r3, [r6, #0]
 800c1fc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c200:	81a3      	strh	r3, [r4, #12]
 800c202:	f04f 30ff 	mov.w	r0, #4294967295
 800c206:	e03e      	b.n	800c286 <__swsetup_r+0xba>
 800c208:	4b25      	ldr	r3, [pc, #148]	; (800c2a0 <__swsetup_r+0xd4>)
 800c20a:	429c      	cmp	r4, r3
 800c20c:	d101      	bne.n	800c212 <__swsetup_r+0x46>
 800c20e:	68ac      	ldr	r4, [r5, #8]
 800c210:	e7eb      	b.n	800c1ea <__swsetup_r+0x1e>
 800c212:	4b24      	ldr	r3, [pc, #144]	; (800c2a4 <__swsetup_r+0xd8>)
 800c214:	429c      	cmp	r4, r3
 800c216:	bf08      	it	eq
 800c218:	68ec      	ldreq	r4, [r5, #12]
 800c21a:	e7e6      	b.n	800c1ea <__swsetup_r+0x1e>
 800c21c:	0758      	lsls	r0, r3, #29
 800c21e:	d512      	bpl.n	800c246 <__swsetup_r+0x7a>
 800c220:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c222:	b141      	cbz	r1, 800c236 <__swsetup_r+0x6a>
 800c224:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c228:	4299      	cmp	r1, r3
 800c22a:	d002      	beq.n	800c232 <__swsetup_r+0x66>
 800c22c:	4630      	mov	r0, r6
 800c22e:	f7ff fb31 	bl	800b894 <_free_r>
 800c232:	2300      	movs	r3, #0
 800c234:	6363      	str	r3, [r4, #52]	; 0x34
 800c236:	89a3      	ldrh	r3, [r4, #12]
 800c238:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c23c:	81a3      	strh	r3, [r4, #12]
 800c23e:	2300      	movs	r3, #0
 800c240:	6063      	str	r3, [r4, #4]
 800c242:	6923      	ldr	r3, [r4, #16]
 800c244:	6023      	str	r3, [r4, #0]
 800c246:	89a3      	ldrh	r3, [r4, #12]
 800c248:	f043 0308 	orr.w	r3, r3, #8
 800c24c:	81a3      	strh	r3, [r4, #12]
 800c24e:	6923      	ldr	r3, [r4, #16]
 800c250:	b94b      	cbnz	r3, 800c266 <__swsetup_r+0x9a>
 800c252:	89a3      	ldrh	r3, [r4, #12]
 800c254:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c258:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c25c:	d003      	beq.n	800c266 <__swsetup_r+0x9a>
 800c25e:	4621      	mov	r1, r4
 800c260:	4630      	mov	r0, r6
 800c262:	f000 fa09 	bl	800c678 <__smakebuf_r>
 800c266:	89a0      	ldrh	r0, [r4, #12]
 800c268:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c26c:	f010 0301 	ands.w	r3, r0, #1
 800c270:	d00a      	beq.n	800c288 <__swsetup_r+0xbc>
 800c272:	2300      	movs	r3, #0
 800c274:	60a3      	str	r3, [r4, #8]
 800c276:	6963      	ldr	r3, [r4, #20]
 800c278:	425b      	negs	r3, r3
 800c27a:	61a3      	str	r3, [r4, #24]
 800c27c:	6923      	ldr	r3, [r4, #16]
 800c27e:	b943      	cbnz	r3, 800c292 <__swsetup_r+0xc6>
 800c280:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c284:	d1ba      	bne.n	800c1fc <__swsetup_r+0x30>
 800c286:	bd70      	pop	{r4, r5, r6, pc}
 800c288:	0781      	lsls	r1, r0, #30
 800c28a:	bf58      	it	pl
 800c28c:	6963      	ldrpl	r3, [r4, #20]
 800c28e:	60a3      	str	r3, [r4, #8]
 800c290:	e7f4      	b.n	800c27c <__swsetup_r+0xb0>
 800c292:	2000      	movs	r0, #0
 800c294:	e7f7      	b.n	800c286 <__swsetup_r+0xba>
 800c296:	bf00      	nop
 800c298:	20000028 	.word	0x20000028
 800c29c:	080159dc 	.word	0x080159dc
 800c2a0:	080159fc 	.word	0x080159fc
 800c2a4:	080159bc 	.word	0x080159bc

0800c2a8 <abort>:
 800c2a8:	b508      	push	{r3, lr}
 800c2aa:	2006      	movs	r0, #6
 800c2ac:	f000 fa54 	bl	800c758 <raise>
 800c2b0:	2001      	movs	r0, #1
 800c2b2:	f7f6 fc13 	bl	8002adc <_exit>
	...

0800c2b8 <__sflush_r>:
 800c2b8:	898a      	ldrh	r2, [r1, #12]
 800c2ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2be:	4605      	mov	r5, r0
 800c2c0:	0710      	lsls	r0, r2, #28
 800c2c2:	460c      	mov	r4, r1
 800c2c4:	d458      	bmi.n	800c378 <__sflush_r+0xc0>
 800c2c6:	684b      	ldr	r3, [r1, #4]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	dc05      	bgt.n	800c2d8 <__sflush_r+0x20>
 800c2cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	dc02      	bgt.n	800c2d8 <__sflush_r+0x20>
 800c2d2:	2000      	movs	r0, #0
 800c2d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c2da:	2e00      	cmp	r6, #0
 800c2dc:	d0f9      	beq.n	800c2d2 <__sflush_r+0x1a>
 800c2de:	2300      	movs	r3, #0
 800c2e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c2e4:	682f      	ldr	r7, [r5, #0]
 800c2e6:	602b      	str	r3, [r5, #0]
 800c2e8:	d032      	beq.n	800c350 <__sflush_r+0x98>
 800c2ea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c2ec:	89a3      	ldrh	r3, [r4, #12]
 800c2ee:	075a      	lsls	r2, r3, #29
 800c2f0:	d505      	bpl.n	800c2fe <__sflush_r+0x46>
 800c2f2:	6863      	ldr	r3, [r4, #4]
 800c2f4:	1ac0      	subs	r0, r0, r3
 800c2f6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c2f8:	b10b      	cbz	r3, 800c2fe <__sflush_r+0x46>
 800c2fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c2fc:	1ac0      	subs	r0, r0, r3
 800c2fe:	2300      	movs	r3, #0
 800c300:	4602      	mov	r2, r0
 800c302:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c304:	6a21      	ldr	r1, [r4, #32]
 800c306:	4628      	mov	r0, r5
 800c308:	47b0      	blx	r6
 800c30a:	1c43      	adds	r3, r0, #1
 800c30c:	89a3      	ldrh	r3, [r4, #12]
 800c30e:	d106      	bne.n	800c31e <__sflush_r+0x66>
 800c310:	6829      	ldr	r1, [r5, #0]
 800c312:	291d      	cmp	r1, #29
 800c314:	d82c      	bhi.n	800c370 <__sflush_r+0xb8>
 800c316:	4a2a      	ldr	r2, [pc, #168]	; (800c3c0 <__sflush_r+0x108>)
 800c318:	40ca      	lsrs	r2, r1
 800c31a:	07d6      	lsls	r6, r2, #31
 800c31c:	d528      	bpl.n	800c370 <__sflush_r+0xb8>
 800c31e:	2200      	movs	r2, #0
 800c320:	6062      	str	r2, [r4, #4]
 800c322:	04d9      	lsls	r1, r3, #19
 800c324:	6922      	ldr	r2, [r4, #16]
 800c326:	6022      	str	r2, [r4, #0]
 800c328:	d504      	bpl.n	800c334 <__sflush_r+0x7c>
 800c32a:	1c42      	adds	r2, r0, #1
 800c32c:	d101      	bne.n	800c332 <__sflush_r+0x7a>
 800c32e:	682b      	ldr	r3, [r5, #0]
 800c330:	b903      	cbnz	r3, 800c334 <__sflush_r+0x7c>
 800c332:	6560      	str	r0, [r4, #84]	; 0x54
 800c334:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c336:	602f      	str	r7, [r5, #0]
 800c338:	2900      	cmp	r1, #0
 800c33a:	d0ca      	beq.n	800c2d2 <__sflush_r+0x1a>
 800c33c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c340:	4299      	cmp	r1, r3
 800c342:	d002      	beq.n	800c34a <__sflush_r+0x92>
 800c344:	4628      	mov	r0, r5
 800c346:	f7ff faa5 	bl	800b894 <_free_r>
 800c34a:	2000      	movs	r0, #0
 800c34c:	6360      	str	r0, [r4, #52]	; 0x34
 800c34e:	e7c1      	b.n	800c2d4 <__sflush_r+0x1c>
 800c350:	6a21      	ldr	r1, [r4, #32]
 800c352:	2301      	movs	r3, #1
 800c354:	4628      	mov	r0, r5
 800c356:	47b0      	blx	r6
 800c358:	1c41      	adds	r1, r0, #1
 800c35a:	d1c7      	bne.n	800c2ec <__sflush_r+0x34>
 800c35c:	682b      	ldr	r3, [r5, #0]
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d0c4      	beq.n	800c2ec <__sflush_r+0x34>
 800c362:	2b1d      	cmp	r3, #29
 800c364:	d001      	beq.n	800c36a <__sflush_r+0xb2>
 800c366:	2b16      	cmp	r3, #22
 800c368:	d101      	bne.n	800c36e <__sflush_r+0xb6>
 800c36a:	602f      	str	r7, [r5, #0]
 800c36c:	e7b1      	b.n	800c2d2 <__sflush_r+0x1a>
 800c36e:	89a3      	ldrh	r3, [r4, #12]
 800c370:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c374:	81a3      	strh	r3, [r4, #12]
 800c376:	e7ad      	b.n	800c2d4 <__sflush_r+0x1c>
 800c378:	690f      	ldr	r7, [r1, #16]
 800c37a:	2f00      	cmp	r7, #0
 800c37c:	d0a9      	beq.n	800c2d2 <__sflush_r+0x1a>
 800c37e:	0793      	lsls	r3, r2, #30
 800c380:	680e      	ldr	r6, [r1, #0]
 800c382:	bf08      	it	eq
 800c384:	694b      	ldreq	r3, [r1, #20]
 800c386:	600f      	str	r7, [r1, #0]
 800c388:	bf18      	it	ne
 800c38a:	2300      	movne	r3, #0
 800c38c:	eba6 0807 	sub.w	r8, r6, r7
 800c390:	608b      	str	r3, [r1, #8]
 800c392:	f1b8 0f00 	cmp.w	r8, #0
 800c396:	dd9c      	ble.n	800c2d2 <__sflush_r+0x1a>
 800c398:	6a21      	ldr	r1, [r4, #32]
 800c39a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c39c:	4643      	mov	r3, r8
 800c39e:	463a      	mov	r2, r7
 800c3a0:	4628      	mov	r0, r5
 800c3a2:	47b0      	blx	r6
 800c3a4:	2800      	cmp	r0, #0
 800c3a6:	dc06      	bgt.n	800c3b6 <__sflush_r+0xfe>
 800c3a8:	89a3      	ldrh	r3, [r4, #12]
 800c3aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c3ae:	81a3      	strh	r3, [r4, #12]
 800c3b0:	f04f 30ff 	mov.w	r0, #4294967295
 800c3b4:	e78e      	b.n	800c2d4 <__sflush_r+0x1c>
 800c3b6:	4407      	add	r7, r0
 800c3b8:	eba8 0800 	sub.w	r8, r8, r0
 800c3bc:	e7e9      	b.n	800c392 <__sflush_r+0xda>
 800c3be:	bf00      	nop
 800c3c0:	20400001 	.word	0x20400001

0800c3c4 <_fflush_r>:
 800c3c4:	b538      	push	{r3, r4, r5, lr}
 800c3c6:	690b      	ldr	r3, [r1, #16]
 800c3c8:	4605      	mov	r5, r0
 800c3ca:	460c      	mov	r4, r1
 800c3cc:	b913      	cbnz	r3, 800c3d4 <_fflush_r+0x10>
 800c3ce:	2500      	movs	r5, #0
 800c3d0:	4628      	mov	r0, r5
 800c3d2:	bd38      	pop	{r3, r4, r5, pc}
 800c3d4:	b118      	cbz	r0, 800c3de <_fflush_r+0x1a>
 800c3d6:	6983      	ldr	r3, [r0, #24]
 800c3d8:	b90b      	cbnz	r3, 800c3de <_fflush_r+0x1a>
 800c3da:	f000 f887 	bl	800c4ec <__sinit>
 800c3de:	4b14      	ldr	r3, [pc, #80]	; (800c430 <_fflush_r+0x6c>)
 800c3e0:	429c      	cmp	r4, r3
 800c3e2:	d11b      	bne.n	800c41c <_fflush_r+0x58>
 800c3e4:	686c      	ldr	r4, [r5, #4]
 800c3e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d0ef      	beq.n	800c3ce <_fflush_r+0xa>
 800c3ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c3f0:	07d0      	lsls	r0, r2, #31
 800c3f2:	d404      	bmi.n	800c3fe <_fflush_r+0x3a>
 800c3f4:	0599      	lsls	r1, r3, #22
 800c3f6:	d402      	bmi.n	800c3fe <_fflush_r+0x3a>
 800c3f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c3fa:	f000 f915 	bl	800c628 <__retarget_lock_acquire_recursive>
 800c3fe:	4628      	mov	r0, r5
 800c400:	4621      	mov	r1, r4
 800c402:	f7ff ff59 	bl	800c2b8 <__sflush_r>
 800c406:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c408:	07da      	lsls	r2, r3, #31
 800c40a:	4605      	mov	r5, r0
 800c40c:	d4e0      	bmi.n	800c3d0 <_fflush_r+0xc>
 800c40e:	89a3      	ldrh	r3, [r4, #12]
 800c410:	059b      	lsls	r3, r3, #22
 800c412:	d4dd      	bmi.n	800c3d0 <_fflush_r+0xc>
 800c414:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c416:	f000 f908 	bl	800c62a <__retarget_lock_release_recursive>
 800c41a:	e7d9      	b.n	800c3d0 <_fflush_r+0xc>
 800c41c:	4b05      	ldr	r3, [pc, #20]	; (800c434 <_fflush_r+0x70>)
 800c41e:	429c      	cmp	r4, r3
 800c420:	d101      	bne.n	800c426 <_fflush_r+0x62>
 800c422:	68ac      	ldr	r4, [r5, #8]
 800c424:	e7df      	b.n	800c3e6 <_fflush_r+0x22>
 800c426:	4b04      	ldr	r3, [pc, #16]	; (800c438 <_fflush_r+0x74>)
 800c428:	429c      	cmp	r4, r3
 800c42a:	bf08      	it	eq
 800c42c:	68ec      	ldreq	r4, [r5, #12]
 800c42e:	e7da      	b.n	800c3e6 <_fflush_r+0x22>
 800c430:	080159dc 	.word	0x080159dc
 800c434:	080159fc 	.word	0x080159fc
 800c438:	080159bc 	.word	0x080159bc

0800c43c <std>:
 800c43c:	2300      	movs	r3, #0
 800c43e:	b510      	push	{r4, lr}
 800c440:	4604      	mov	r4, r0
 800c442:	e9c0 3300 	strd	r3, r3, [r0]
 800c446:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c44a:	6083      	str	r3, [r0, #8]
 800c44c:	8181      	strh	r1, [r0, #12]
 800c44e:	6643      	str	r3, [r0, #100]	; 0x64
 800c450:	81c2      	strh	r2, [r0, #14]
 800c452:	6183      	str	r3, [r0, #24]
 800c454:	4619      	mov	r1, r3
 800c456:	2208      	movs	r2, #8
 800c458:	305c      	adds	r0, #92	; 0x5c
 800c45a:	f7fd fb59 	bl	8009b10 <memset>
 800c45e:	4b05      	ldr	r3, [pc, #20]	; (800c474 <std+0x38>)
 800c460:	6263      	str	r3, [r4, #36]	; 0x24
 800c462:	4b05      	ldr	r3, [pc, #20]	; (800c478 <std+0x3c>)
 800c464:	62a3      	str	r3, [r4, #40]	; 0x28
 800c466:	4b05      	ldr	r3, [pc, #20]	; (800c47c <std+0x40>)
 800c468:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c46a:	4b05      	ldr	r3, [pc, #20]	; (800c480 <std+0x44>)
 800c46c:	6224      	str	r4, [r4, #32]
 800c46e:	6323      	str	r3, [r4, #48]	; 0x30
 800c470:	bd10      	pop	{r4, pc}
 800c472:	bf00      	nop
 800c474:	0800c791 	.word	0x0800c791
 800c478:	0800c7b3 	.word	0x0800c7b3
 800c47c:	0800c7eb 	.word	0x0800c7eb
 800c480:	0800c80f 	.word	0x0800c80f

0800c484 <_cleanup_r>:
 800c484:	4901      	ldr	r1, [pc, #4]	; (800c48c <_cleanup_r+0x8>)
 800c486:	f000 b8af 	b.w	800c5e8 <_fwalk_reent>
 800c48a:	bf00      	nop
 800c48c:	0800c3c5 	.word	0x0800c3c5

0800c490 <__sfmoreglue>:
 800c490:	b570      	push	{r4, r5, r6, lr}
 800c492:	2268      	movs	r2, #104	; 0x68
 800c494:	1e4d      	subs	r5, r1, #1
 800c496:	4355      	muls	r5, r2
 800c498:	460e      	mov	r6, r1
 800c49a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c49e:	f7ff fa65 	bl	800b96c <_malloc_r>
 800c4a2:	4604      	mov	r4, r0
 800c4a4:	b140      	cbz	r0, 800c4b8 <__sfmoreglue+0x28>
 800c4a6:	2100      	movs	r1, #0
 800c4a8:	e9c0 1600 	strd	r1, r6, [r0]
 800c4ac:	300c      	adds	r0, #12
 800c4ae:	60a0      	str	r0, [r4, #8]
 800c4b0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c4b4:	f7fd fb2c 	bl	8009b10 <memset>
 800c4b8:	4620      	mov	r0, r4
 800c4ba:	bd70      	pop	{r4, r5, r6, pc}

0800c4bc <__sfp_lock_acquire>:
 800c4bc:	4801      	ldr	r0, [pc, #4]	; (800c4c4 <__sfp_lock_acquire+0x8>)
 800c4be:	f000 b8b3 	b.w	800c628 <__retarget_lock_acquire_recursive>
 800c4c2:	bf00      	nop
 800c4c4:	200005b9 	.word	0x200005b9

0800c4c8 <__sfp_lock_release>:
 800c4c8:	4801      	ldr	r0, [pc, #4]	; (800c4d0 <__sfp_lock_release+0x8>)
 800c4ca:	f000 b8ae 	b.w	800c62a <__retarget_lock_release_recursive>
 800c4ce:	bf00      	nop
 800c4d0:	200005b9 	.word	0x200005b9

0800c4d4 <__sinit_lock_acquire>:
 800c4d4:	4801      	ldr	r0, [pc, #4]	; (800c4dc <__sinit_lock_acquire+0x8>)
 800c4d6:	f000 b8a7 	b.w	800c628 <__retarget_lock_acquire_recursive>
 800c4da:	bf00      	nop
 800c4dc:	200005ba 	.word	0x200005ba

0800c4e0 <__sinit_lock_release>:
 800c4e0:	4801      	ldr	r0, [pc, #4]	; (800c4e8 <__sinit_lock_release+0x8>)
 800c4e2:	f000 b8a2 	b.w	800c62a <__retarget_lock_release_recursive>
 800c4e6:	bf00      	nop
 800c4e8:	200005ba 	.word	0x200005ba

0800c4ec <__sinit>:
 800c4ec:	b510      	push	{r4, lr}
 800c4ee:	4604      	mov	r4, r0
 800c4f0:	f7ff fff0 	bl	800c4d4 <__sinit_lock_acquire>
 800c4f4:	69a3      	ldr	r3, [r4, #24]
 800c4f6:	b11b      	cbz	r3, 800c500 <__sinit+0x14>
 800c4f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c4fc:	f7ff bff0 	b.w	800c4e0 <__sinit_lock_release>
 800c500:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c504:	6523      	str	r3, [r4, #80]	; 0x50
 800c506:	4b13      	ldr	r3, [pc, #76]	; (800c554 <__sinit+0x68>)
 800c508:	4a13      	ldr	r2, [pc, #76]	; (800c558 <__sinit+0x6c>)
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	62a2      	str	r2, [r4, #40]	; 0x28
 800c50e:	42a3      	cmp	r3, r4
 800c510:	bf04      	itt	eq
 800c512:	2301      	moveq	r3, #1
 800c514:	61a3      	streq	r3, [r4, #24]
 800c516:	4620      	mov	r0, r4
 800c518:	f000 f820 	bl	800c55c <__sfp>
 800c51c:	6060      	str	r0, [r4, #4]
 800c51e:	4620      	mov	r0, r4
 800c520:	f000 f81c 	bl	800c55c <__sfp>
 800c524:	60a0      	str	r0, [r4, #8]
 800c526:	4620      	mov	r0, r4
 800c528:	f000 f818 	bl	800c55c <__sfp>
 800c52c:	2200      	movs	r2, #0
 800c52e:	60e0      	str	r0, [r4, #12]
 800c530:	2104      	movs	r1, #4
 800c532:	6860      	ldr	r0, [r4, #4]
 800c534:	f7ff ff82 	bl	800c43c <std>
 800c538:	68a0      	ldr	r0, [r4, #8]
 800c53a:	2201      	movs	r2, #1
 800c53c:	2109      	movs	r1, #9
 800c53e:	f7ff ff7d 	bl	800c43c <std>
 800c542:	68e0      	ldr	r0, [r4, #12]
 800c544:	2202      	movs	r2, #2
 800c546:	2112      	movs	r1, #18
 800c548:	f7ff ff78 	bl	800c43c <std>
 800c54c:	2301      	movs	r3, #1
 800c54e:	61a3      	str	r3, [r4, #24]
 800c550:	e7d2      	b.n	800c4f8 <__sinit+0xc>
 800c552:	bf00      	nop
 800c554:	08015640 	.word	0x08015640
 800c558:	0800c485 	.word	0x0800c485

0800c55c <__sfp>:
 800c55c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c55e:	4607      	mov	r7, r0
 800c560:	f7ff ffac 	bl	800c4bc <__sfp_lock_acquire>
 800c564:	4b1e      	ldr	r3, [pc, #120]	; (800c5e0 <__sfp+0x84>)
 800c566:	681e      	ldr	r6, [r3, #0]
 800c568:	69b3      	ldr	r3, [r6, #24]
 800c56a:	b913      	cbnz	r3, 800c572 <__sfp+0x16>
 800c56c:	4630      	mov	r0, r6
 800c56e:	f7ff ffbd 	bl	800c4ec <__sinit>
 800c572:	3648      	adds	r6, #72	; 0x48
 800c574:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c578:	3b01      	subs	r3, #1
 800c57a:	d503      	bpl.n	800c584 <__sfp+0x28>
 800c57c:	6833      	ldr	r3, [r6, #0]
 800c57e:	b30b      	cbz	r3, 800c5c4 <__sfp+0x68>
 800c580:	6836      	ldr	r6, [r6, #0]
 800c582:	e7f7      	b.n	800c574 <__sfp+0x18>
 800c584:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c588:	b9d5      	cbnz	r5, 800c5c0 <__sfp+0x64>
 800c58a:	4b16      	ldr	r3, [pc, #88]	; (800c5e4 <__sfp+0x88>)
 800c58c:	60e3      	str	r3, [r4, #12]
 800c58e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c592:	6665      	str	r5, [r4, #100]	; 0x64
 800c594:	f000 f847 	bl	800c626 <__retarget_lock_init_recursive>
 800c598:	f7ff ff96 	bl	800c4c8 <__sfp_lock_release>
 800c59c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c5a0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c5a4:	6025      	str	r5, [r4, #0]
 800c5a6:	61a5      	str	r5, [r4, #24]
 800c5a8:	2208      	movs	r2, #8
 800c5aa:	4629      	mov	r1, r5
 800c5ac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c5b0:	f7fd faae 	bl	8009b10 <memset>
 800c5b4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c5b8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c5bc:	4620      	mov	r0, r4
 800c5be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c5c0:	3468      	adds	r4, #104	; 0x68
 800c5c2:	e7d9      	b.n	800c578 <__sfp+0x1c>
 800c5c4:	2104      	movs	r1, #4
 800c5c6:	4638      	mov	r0, r7
 800c5c8:	f7ff ff62 	bl	800c490 <__sfmoreglue>
 800c5cc:	4604      	mov	r4, r0
 800c5ce:	6030      	str	r0, [r6, #0]
 800c5d0:	2800      	cmp	r0, #0
 800c5d2:	d1d5      	bne.n	800c580 <__sfp+0x24>
 800c5d4:	f7ff ff78 	bl	800c4c8 <__sfp_lock_release>
 800c5d8:	230c      	movs	r3, #12
 800c5da:	603b      	str	r3, [r7, #0]
 800c5dc:	e7ee      	b.n	800c5bc <__sfp+0x60>
 800c5de:	bf00      	nop
 800c5e0:	08015640 	.word	0x08015640
 800c5e4:	ffff0001 	.word	0xffff0001

0800c5e8 <_fwalk_reent>:
 800c5e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c5ec:	4606      	mov	r6, r0
 800c5ee:	4688      	mov	r8, r1
 800c5f0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c5f4:	2700      	movs	r7, #0
 800c5f6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c5fa:	f1b9 0901 	subs.w	r9, r9, #1
 800c5fe:	d505      	bpl.n	800c60c <_fwalk_reent+0x24>
 800c600:	6824      	ldr	r4, [r4, #0]
 800c602:	2c00      	cmp	r4, #0
 800c604:	d1f7      	bne.n	800c5f6 <_fwalk_reent+0xe>
 800c606:	4638      	mov	r0, r7
 800c608:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c60c:	89ab      	ldrh	r3, [r5, #12]
 800c60e:	2b01      	cmp	r3, #1
 800c610:	d907      	bls.n	800c622 <_fwalk_reent+0x3a>
 800c612:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c616:	3301      	adds	r3, #1
 800c618:	d003      	beq.n	800c622 <_fwalk_reent+0x3a>
 800c61a:	4629      	mov	r1, r5
 800c61c:	4630      	mov	r0, r6
 800c61e:	47c0      	blx	r8
 800c620:	4307      	orrs	r7, r0
 800c622:	3568      	adds	r5, #104	; 0x68
 800c624:	e7e9      	b.n	800c5fa <_fwalk_reent+0x12>

0800c626 <__retarget_lock_init_recursive>:
 800c626:	4770      	bx	lr

0800c628 <__retarget_lock_acquire_recursive>:
 800c628:	4770      	bx	lr

0800c62a <__retarget_lock_release_recursive>:
 800c62a:	4770      	bx	lr

0800c62c <__swhatbuf_r>:
 800c62c:	b570      	push	{r4, r5, r6, lr}
 800c62e:	460e      	mov	r6, r1
 800c630:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c634:	2900      	cmp	r1, #0
 800c636:	b096      	sub	sp, #88	; 0x58
 800c638:	4614      	mov	r4, r2
 800c63a:	461d      	mov	r5, r3
 800c63c:	da08      	bge.n	800c650 <__swhatbuf_r+0x24>
 800c63e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c642:	2200      	movs	r2, #0
 800c644:	602a      	str	r2, [r5, #0]
 800c646:	061a      	lsls	r2, r3, #24
 800c648:	d410      	bmi.n	800c66c <__swhatbuf_r+0x40>
 800c64a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c64e:	e00e      	b.n	800c66e <__swhatbuf_r+0x42>
 800c650:	466a      	mov	r2, sp
 800c652:	f000 f903 	bl	800c85c <_fstat_r>
 800c656:	2800      	cmp	r0, #0
 800c658:	dbf1      	blt.n	800c63e <__swhatbuf_r+0x12>
 800c65a:	9a01      	ldr	r2, [sp, #4]
 800c65c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c660:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c664:	425a      	negs	r2, r3
 800c666:	415a      	adcs	r2, r3
 800c668:	602a      	str	r2, [r5, #0]
 800c66a:	e7ee      	b.n	800c64a <__swhatbuf_r+0x1e>
 800c66c:	2340      	movs	r3, #64	; 0x40
 800c66e:	2000      	movs	r0, #0
 800c670:	6023      	str	r3, [r4, #0]
 800c672:	b016      	add	sp, #88	; 0x58
 800c674:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c678 <__smakebuf_r>:
 800c678:	898b      	ldrh	r3, [r1, #12]
 800c67a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c67c:	079d      	lsls	r5, r3, #30
 800c67e:	4606      	mov	r6, r0
 800c680:	460c      	mov	r4, r1
 800c682:	d507      	bpl.n	800c694 <__smakebuf_r+0x1c>
 800c684:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c688:	6023      	str	r3, [r4, #0]
 800c68a:	6123      	str	r3, [r4, #16]
 800c68c:	2301      	movs	r3, #1
 800c68e:	6163      	str	r3, [r4, #20]
 800c690:	b002      	add	sp, #8
 800c692:	bd70      	pop	{r4, r5, r6, pc}
 800c694:	ab01      	add	r3, sp, #4
 800c696:	466a      	mov	r2, sp
 800c698:	f7ff ffc8 	bl	800c62c <__swhatbuf_r>
 800c69c:	9900      	ldr	r1, [sp, #0]
 800c69e:	4605      	mov	r5, r0
 800c6a0:	4630      	mov	r0, r6
 800c6a2:	f7ff f963 	bl	800b96c <_malloc_r>
 800c6a6:	b948      	cbnz	r0, 800c6bc <__smakebuf_r+0x44>
 800c6a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6ac:	059a      	lsls	r2, r3, #22
 800c6ae:	d4ef      	bmi.n	800c690 <__smakebuf_r+0x18>
 800c6b0:	f023 0303 	bic.w	r3, r3, #3
 800c6b4:	f043 0302 	orr.w	r3, r3, #2
 800c6b8:	81a3      	strh	r3, [r4, #12]
 800c6ba:	e7e3      	b.n	800c684 <__smakebuf_r+0xc>
 800c6bc:	4b0d      	ldr	r3, [pc, #52]	; (800c6f4 <__smakebuf_r+0x7c>)
 800c6be:	62b3      	str	r3, [r6, #40]	; 0x28
 800c6c0:	89a3      	ldrh	r3, [r4, #12]
 800c6c2:	6020      	str	r0, [r4, #0]
 800c6c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c6c8:	81a3      	strh	r3, [r4, #12]
 800c6ca:	9b00      	ldr	r3, [sp, #0]
 800c6cc:	6163      	str	r3, [r4, #20]
 800c6ce:	9b01      	ldr	r3, [sp, #4]
 800c6d0:	6120      	str	r0, [r4, #16]
 800c6d2:	b15b      	cbz	r3, 800c6ec <__smakebuf_r+0x74>
 800c6d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c6d8:	4630      	mov	r0, r6
 800c6da:	f000 f8d1 	bl	800c880 <_isatty_r>
 800c6de:	b128      	cbz	r0, 800c6ec <__smakebuf_r+0x74>
 800c6e0:	89a3      	ldrh	r3, [r4, #12]
 800c6e2:	f023 0303 	bic.w	r3, r3, #3
 800c6e6:	f043 0301 	orr.w	r3, r3, #1
 800c6ea:	81a3      	strh	r3, [r4, #12]
 800c6ec:	89a0      	ldrh	r0, [r4, #12]
 800c6ee:	4305      	orrs	r5, r0
 800c6f0:	81a5      	strh	r5, [r4, #12]
 800c6f2:	e7cd      	b.n	800c690 <__smakebuf_r+0x18>
 800c6f4:	0800c485 	.word	0x0800c485

0800c6f8 <_malloc_usable_size_r>:
 800c6f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c6fc:	1f18      	subs	r0, r3, #4
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	bfbc      	itt	lt
 800c702:	580b      	ldrlt	r3, [r1, r0]
 800c704:	18c0      	addlt	r0, r0, r3
 800c706:	4770      	bx	lr

0800c708 <_raise_r>:
 800c708:	291f      	cmp	r1, #31
 800c70a:	b538      	push	{r3, r4, r5, lr}
 800c70c:	4604      	mov	r4, r0
 800c70e:	460d      	mov	r5, r1
 800c710:	d904      	bls.n	800c71c <_raise_r+0x14>
 800c712:	2316      	movs	r3, #22
 800c714:	6003      	str	r3, [r0, #0]
 800c716:	f04f 30ff 	mov.w	r0, #4294967295
 800c71a:	bd38      	pop	{r3, r4, r5, pc}
 800c71c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c71e:	b112      	cbz	r2, 800c726 <_raise_r+0x1e>
 800c720:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c724:	b94b      	cbnz	r3, 800c73a <_raise_r+0x32>
 800c726:	4620      	mov	r0, r4
 800c728:	f000 f830 	bl	800c78c <_getpid_r>
 800c72c:	462a      	mov	r2, r5
 800c72e:	4601      	mov	r1, r0
 800c730:	4620      	mov	r0, r4
 800c732:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c736:	f000 b817 	b.w	800c768 <_kill_r>
 800c73a:	2b01      	cmp	r3, #1
 800c73c:	d00a      	beq.n	800c754 <_raise_r+0x4c>
 800c73e:	1c59      	adds	r1, r3, #1
 800c740:	d103      	bne.n	800c74a <_raise_r+0x42>
 800c742:	2316      	movs	r3, #22
 800c744:	6003      	str	r3, [r0, #0]
 800c746:	2001      	movs	r0, #1
 800c748:	e7e7      	b.n	800c71a <_raise_r+0x12>
 800c74a:	2400      	movs	r4, #0
 800c74c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c750:	4628      	mov	r0, r5
 800c752:	4798      	blx	r3
 800c754:	2000      	movs	r0, #0
 800c756:	e7e0      	b.n	800c71a <_raise_r+0x12>

0800c758 <raise>:
 800c758:	4b02      	ldr	r3, [pc, #8]	; (800c764 <raise+0xc>)
 800c75a:	4601      	mov	r1, r0
 800c75c:	6818      	ldr	r0, [r3, #0]
 800c75e:	f7ff bfd3 	b.w	800c708 <_raise_r>
 800c762:	bf00      	nop
 800c764:	20000028 	.word	0x20000028

0800c768 <_kill_r>:
 800c768:	b538      	push	{r3, r4, r5, lr}
 800c76a:	4d07      	ldr	r5, [pc, #28]	; (800c788 <_kill_r+0x20>)
 800c76c:	2300      	movs	r3, #0
 800c76e:	4604      	mov	r4, r0
 800c770:	4608      	mov	r0, r1
 800c772:	4611      	mov	r1, r2
 800c774:	602b      	str	r3, [r5, #0]
 800c776:	f7f6 f9a1 	bl	8002abc <_kill>
 800c77a:	1c43      	adds	r3, r0, #1
 800c77c:	d102      	bne.n	800c784 <_kill_r+0x1c>
 800c77e:	682b      	ldr	r3, [r5, #0]
 800c780:	b103      	cbz	r3, 800c784 <_kill_r+0x1c>
 800c782:	6023      	str	r3, [r4, #0]
 800c784:	bd38      	pop	{r3, r4, r5, pc}
 800c786:	bf00      	nop
 800c788:	200005b4 	.word	0x200005b4

0800c78c <_getpid_r>:
 800c78c:	f7f6 b98e 	b.w	8002aac <_getpid>

0800c790 <__sread>:
 800c790:	b510      	push	{r4, lr}
 800c792:	460c      	mov	r4, r1
 800c794:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c798:	f000 f894 	bl	800c8c4 <_read_r>
 800c79c:	2800      	cmp	r0, #0
 800c79e:	bfab      	itete	ge
 800c7a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c7a2:	89a3      	ldrhlt	r3, [r4, #12]
 800c7a4:	181b      	addge	r3, r3, r0
 800c7a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c7aa:	bfac      	ite	ge
 800c7ac:	6563      	strge	r3, [r4, #84]	; 0x54
 800c7ae:	81a3      	strhlt	r3, [r4, #12]
 800c7b0:	bd10      	pop	{r4, pc}

0800c7b2 <__swrite>:
 800c7b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7b6:	461f      	mov	r7, r3
 800c7b8:	898b      	ldrh	r3, [r1, #12]
 800c7ba:	05db      	lsls	r3, r3, #23
 800c7bc:	4605      	mov	r5, r0
 800c7be:	460c      	mov	r4, r1
 800c7c0:	4616      	mov	r6, r2
 800c7c2:	d505      	bpl.n	800c7d0 <__swrite+0x1e>
 800c7c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7c8:	2302      	movs	r3, #2
 800c7ca:	2200      	movs	r2, #0
 800c7cc:	f000 f868 	bl	800c8a0 <_lseek_r>
 800c7d0:	89a3      	ldrh	r3, [r4, #12]
 800c7d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c7d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c7da:	81a3      	strh	r3, [r4, #12]
 800c7dc:	4632      	mov	r2, r6
 800c7de:	463b      	mov	r3, r7
 800c7e0:	4628      	mov	r0, r5
 800c7e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c7e6:	f000 b817 	b.w	800c818 <_write_r>

0800c7ea <__sseek>:
 800c7ea:	b510      	push	{r4, lr}
 800c7ec:	460c      	mov	r4, r1
 800c7ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7f2:	f000 f855 	bl	800c8a0 <_lseek_r>
 800c7f6:	1c43      	adds	r3, r0, #1
 800c7f8:	89a3      	ldrh	r3, [r4, #12]
 800c7fa:	bf15      	itete	ne
 800c7fc:	6560      	strne	r0, [r4, #84]	; 0x54
 800c7fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c802:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c806:	81a3      	strheq	r3, [r4, #12]
 800c808:	bf18      	it	ne
 800c80a:	81a3      	strhne	r3, [r4, #12]
 800c80c:	bd10      	pop	{r4, pc}

0800c80e <__sclose>:
 800c80e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c812:	f000 b813 	b.w	800c83c <_close_r>
	...

0800c818 <_write_r>:
 800c818:	b538      	push	{r3, r4, r5, lr}
 800c81a:	4d07      	ldr	r5, [pc, #28]	; (800c838 <_write_r+0x20>)
 800c81c:	4604      	mov	r4, r0
 800c81e:	4608      	mov	r0, r1
 800c820:	4611      	mov	r1, r2
 800c822:	2200      	movs	r2, #0
 800c824:	602a      	str	r2, [r5, #0]
 800c826:	461a      	mov	r2, r3
 800c828:	f7f6 f97f 	bl	8002b2a <_write>
 800c82c:	1c43      	adds	r3, r0, #1
 800c82e:	d102      	bne.n	800c836 <_write_r+0x1e>
 800c830:	682b      	ldr	r3, [r5, #0]
 800c832:	b103      	cbz	r3, 800c836 <_write_r+0x1e>
 800c834:	6023      	str	r3, [r4, #0]
 800c836:	bd38      	pop	{r3, r4, r5, pc}
 800c838:	200005b4 	.word	0x200005b4

0800c83c <_close_r>:
 800c83c:	b538      	push	{r3, r4, r5, lr}
 800c83e:	4d06      	ldr	r5, [pc, #24]	; (800c858 <_close_r+0x1c>)
 800c840:	2300      	movs	r3, #0
 800c842:	4604      	mov	r4, r0
 800c844:	4608      	mov	r0, r1
 800c846:	602b      	str	r3, [r5, #0]
 800c848:	f7f6 f98b 	bl	8002b62 <_close>
 800c84c:	1c43      	adds	r3, r0, #1
 800c84e:	d102      	bne.n	800c856 <_close_r+0x1a>
 800c850:	682b      	ldr	r3, [r5, #0]
 800c852:	b103      	cbz	r3, 800c856 <_close_r+0x1a>
 800c854:	6023      	str	r3, [r4, #0]
 800c856:	bd38      	pop	{r3, r4, r5, pc}
 800c858:	200005b4 	.word	0x200005b4

0800c85c <_fstat_r>:
 800c85c:	b538      	push	{r3, r4, r5, lr}
 800c85e:	4d07      	ldr	r5, [pc, #28]	; (800c87c <_fstat_r+0x20>)
 800c860:	2300      	movs	r3, #0
 800c862:	4604      	mov	r4, r0
 800c864:	4608      	mov	r0, r1
 800c866:	4611      	mov	r1, r2
 800c868:	602b      	str	r3, [r5, #0]
 800c86a:	f7f6 f986 	bl	8002b7a <_fstat>
 800c86e:	1c43      	adds	r3, r0, #1
 800c870:	d102      	bne.n	800c878 <_fstat_r+0x1c>
 800c872:	682b      	ldr	r3, [r5, #0]
 800c874:	b103      	cbz	r3, 800c878 <_fstat_r+0x1c>
 800c876:	6023      	str	r3, [r4, #0]
 800c878:	bd38      	pop	{r3, r4, r5, pc}
 800c87a:	bf00      	nop
 800c87c:	200005b4 	.word	0x200005b4

0800c880 <_isatty_r>:
 800c880:	b538      	push	{r3, r4, r5, lr}
 800c882:	4d06      	ldr	r5, [pc, #24]	; (800c89c <_isatty_r+0x1c>)
 800c884:	2300      	movs	r3, #0
 800c886:	4604      	mov	r4, r0
 800c888:	4608      	mov	r0, r1
 800c88a:	602b      	str	r3, [r5, #0]
 800c88c:	f7f6 f985 	bl	8002b9a <_isatty>
 800c890:	1c43      	adds	r3, r0, #1
 800c892:	d102      	bne.n	800c89a <_isatty_r+0x1a>
 800c894:	682b      	ldr	r3, [r5, #0]
 800c896:	b103      	cbz	r3, 800c89a <_isatty_r+0x1a>
 800c898:	6023      	str	r3, [r4, #0]
 800c89a:	bd38      	pop	{r3, r4, r5, pc}
 800c89c:	200005b4 	.word	0x200005b4

0800c8a0 <_lseek_r>:
 800c8a0:	b538      	push	{r3, r4, r5, lr}
 800c8a2:	4d07      	ldr	r5, [pc, #28]	; (800c8c0 <_lseek_r+0x20>)
 800c8a4:	4604      	mov	r4, r0
 800c8a6:	4608      	mov	r0, r1
 800c8a8:	4611      	mov	r1, r2
 800c8aa:	2200      	movs	r2, #0
 800c8ac:	602a      	str	r2, [r5, #0]
 800c8ae:	461a      	mov	r2, r3
 800c8b0:	f7f6 f97e 	bl	8002bb0 <_lseek>
 800c8b4:	1c43      	adds	r3, r0, #1
 800c8b6:	d102      	bne.n	800c8be <_lseek_r+0x1e>
 800c8b8:	682b      	ldr	r3, [r5, #0]
 800c8ba:	b103      	cbz	r3, 800c8be <_lseek_r+0x1e>
 800c8bc:	6023      	str	r3, [r4, #0]
 800c8be:	bd38      	pop	{r3, r4, r5, pc}
 800c8c0:	200005b4 	.word	0x200005b4

0800c8c4 <_read_r>:
 800c8c4:	b538      	push	{r3, r4, r5, lr}
 800c8c6:	4d07      	ldr	r5, [pc, #28]	; (800c8e4 <_read_r+0x20>)
 800c8c8:	4604      	mov	r4, r0
 800c8ca:	4608      	mov	r0, r1
 800c8cc:	4611      	mov	r1, r2
 800c8ce:	2200      	movs	r2, #0
 800c8d0:	602a      	str	r2, [r5, #0]
 800c8d2:	461a      	mov	r2, r3
 800c8d4:	f7f6 f90c 	bl	8002af0 <_read>
 800c8d8:	1c43      	adds	r3, r0, #1
 800c8da:	d102      	bne.n	800c8e2 <_read_r+0x1e>
 800c8dc:	682b      	ldr	r3, [r5, #0]
 800c8de:	b103      	cbz	r3, 800c8e2 <_read_r+0x1e>
 800c8e0:	6023      	str	r3, [r4, #0]
 800c8e2:	bd38      	pop	{r3, r4, r5, pc}
 800c8e4:	200005b4 	.word	0x200005b4

0800c8e8 <trunc>:
 800c8e8:	ec51 0b10 	vmov	r0, r1, d0
 800c8ec:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c8f0:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 800c8f4:	2b13      	cmp	r3, #19
 800c8f6:	b5d0      	push	{r4, r6, r7, lr}
 800c8f8:	460c      	mov	r4, r1
 800c8fa:	dc10      	bgt.n	800c91e <trunc+0x36>
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	bfa5      	ittet	ge
 800c900:	4a11      	ldrge	r2, [pc, #68]	; (800c948 <trunc+0x60>)
 800c902:	fa42 f303 	asrge.w	r3, r2, r3
 800c906:	2100      	movlt	r1, #0
 800c908:	2100      	movge	r1, #0
 800c90a:	bfb9      	ittee	lt
 800c90c:	2000      	movlt	r0, #0
 800c90e:	f004 4100 	andlt.w	r1, r4, #2147483648	; 0x80000000
 800c912:	2000      	movge	r0, #0
 800c914:	ea24 0103 	bicge.w	r1, r4, r3
 800c918:	ec41 0b10 	vmov	d0, r0, r1
 800c91c:	bdd0      	pop	{r4, r6, r7, pc}
 800c91e:	2b33      	cmp	r3, #51	; 0x33
 800c920:	dd08      	ble.n	800c934 <trunc+0x4c>
 800c922:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c926:	d1f7      	bne.n	800c918 <trunc+0x30>
 800c928:	ee10 2a10 	vmov	r2, s0
 800c92c:	460b      	mov	r3, r1
 800c92e:	f7f3 fcb5 	bl	800029c <__adddf3>
 800c932:	e7f1      	b.n	800c918 <trunc+0x30>
 800c934:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800c938:	f04f 33ff 	mov.w	r3, #4294967295
 800c93c:	fa23 f202 	lsr.w	r2, r3, r2
 800c940:	ea20 0602 	bic.w	r6, r0, r2
 800c944:	4630      	mov	r0, r6
 800c946:	e7e7      	b.n	800c918 <trunc+0x30>
 800c948:	000fffff 	.word	0x000fffff

0800c94c <ceilf>:
 800c94c:	ee10 3a10 	vmov	r3, s0
 800c950:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c954:	3a7f      	subs	r2, #127	; 0x7f
 800c956:	2a16      	cmp	r2, #22
 800c958:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c95c:	dc2a      	bgt.n	800c9b4 <ceilf+0x68>
 800c95e:	2a00      	cmp	r2, #0
 800c960:	da11      	bge.n	800c986 <ceilf+0x3a>
 800c962:	eddf 7a19 	vldr	s15, [pc, #100]	; 800c9c8 <ceilf+0x7c>
 800c966:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c96a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800c96e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c972:	dd05      	ble.n	800c980 <ceilf+0x34>
 800c974:	2b00      	cmp	r3, #0
 800c976:	db23      	blt.n	800c9c0 <ceilf+0x74>
 800c978:	2900      	cmp	r1, #0
 800c97a:	bf18      	it	ne
 800c97c:	f04f 537e 	movne.w	r3, #1065353216	; 0x3f800000
 800c980:	ee00 3a10 	vmov	s0, r3
 800c984:	4770      	bx	lr
 800c986:	4911      	ldr	r1, [pc, #68]	; (800c9cc <ceilf+0x80>)
 800c988:	4111      	asrs	r1, r2
 800c98a:	420b      	tst	r3, r1
 800c98c:	d0fa      	beq.n	800c984 <ceilf+0x38>
 800c98e:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800c9c8 <ceilf+0x7c>
 800c992:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c996:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800c99a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c99e:	ddef      	ble.n	800c980 <ceilf+0x34>
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	bfc2      	ittt	gt
 800c9a4:	f44f 0000 	movgt.w	r0, #8388608	; 0x800000
 800c9a8:	fa40 f202 	asrgt.w	r2, r0, r2
 800c9ac:	189b      	addgt	r3, r3, r2
 800c9ae:	ea23 0301 	bic.w	r3, r3, r1
 800c9b2:	e7e5      	b.n	800c980 <ceilf+0x34>
 800c9b4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800c9b8:	d3e4      	bcc.n	800c984 <ceilf+0x38>
 800c9ba:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c9be:	4770      	bx	lr
 800c9c0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c9c4:	e7dc      	b.n	800c980 <ceilf+0x34>
 800c9c6:	bf00      	nop
 800c9c8:	7149f2ca 	.word	0x7149f2ca
 800c9cc:	007fffff 	.word	0x007fffff

0800c9d0 <_init>:
 800c9d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9d2:	bf00      	nop
 800c9d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9d6:	bc08      	pop	{r3}
 800c9d8:	469e      	mov	lr, r3
 800c9da:	4770      	bx	lr

0800c9dc <_fini>:
 800c9dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9de:	bf00      	nop
 800c9e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9e2:	bc08      	pop	{r3}
 800c9e4:	469e      	mov	lr, r3
 800c9e6:	4770      	bx	lr
