INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anand/Documents/PROG_FILES/Basic_gates/Basic_gates.srcs/sources_1/new/basic_gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_gate
INFO: [VRFC 10-311] analyzing module AND_gate
INFO: [VRFC 10-311] analyzing module OR_gate
INFO: [VRFC 10-311] analyzing module NAND_gate
INFO: [VRFC 10-311] analyzing module NOR_gate
INFO: [VRFC 10-311] analyzing module XOR_gate
INFO: [VRFC 10-311] analyzing module XNOR_gate
