// Seed: 3753753472
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_22(
      1, id_16, id_7
  );
  wire id_23;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    output supply0 id_2
    , id_18,
    input supply1 id_3,
    output supply1 id_4,
    output wand id_5,
    input supply0 id_6,
    input supply0 id_7,
    output wand id_8,
    output uwire id_9,
    input tri0 id_10,
    output supply1 id_11,
    input wand id_12,
    output wor id_13,
    input supply0 id_14,
    input tri id_15,
    input wire id_16
);
  assign id_8 = 1 ==? id_15;
  module_0(
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
endmodule
