set_output_delay 10 -rise -max -min -clock clk2 -reference_pin [get_ports {clk0}] -source_latency_included *
