#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 15 17:12:21 2019
# Process ID: 72952
# Current directory: /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls
# Command line: vivado
# Log file: /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/vivado.log
# Journal file: /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.runs/impl_1/design_1.sysdef /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.sdk/design_1.hdf

launch_sdk -workspace /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.sdk -hwspec /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.sdk/design_1.hdf
open_bd_design {/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_FPD] [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM1_FPD] [get_bd_intf_nets smartconnect_0_M00_AXI] [get_bd_nets zynq_ultra_ps_e_0_pl_resetn0] [get_bd_cells zynq_ultra_ps_e_0]
delete_bd_objs [get_bd_cells rst_ps8_0_99M]
delete_bd_objs [get_bd_intf_nets batch_align2D_0_m_axi_gmem] [get_bd_cells smartconnect_0]
delete_bd_objs [get_bd_intf_nets ps8_0_axi_periph_M00_AXI] [get_bd_intf_nets ps8_0_axi_periph_M01_AXI] [get_bd_nets zynq_ultra_ps_e_0_pl_clk0] [get_bd_nets rst_ps8_0_99M_peripheral_aresetn] [get_bd_cells ps8_0_axi_periph]
delete_bd_objs [get_bd_cells batch_align2D_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.2 zynq_ultra_ps_e_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:batch_align2D:1.0 batch_align2D_0
endgroup
save_bd_design
