0.7
2020.2
Nov  8 2024
22:36:57
R:/fpga/fpga-power-test-accel/common/rtl/hello_top.sv,1758734697,systemVerilog,,R:/fpga/fpga-power-test-accel/common/tb/hello_tb.sv,,hello_top,,,,,,,,
R:/fpga/fpga-power-test-accel/common/tb/hello_tb.sv,1758734409,systemVerilog,,,,hello_tb,,,,,,,,
