{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524713505823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524713505838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 25 22:31:45 2018 " "Processing started: Wed Apr 25 22:31:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524713505838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524713505838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524713505838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1524713506276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.sv 4 4 " "Found 4 design units, including 4 entities, in source file muxes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "Muxes.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/Muxes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524713517971 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "Muxes.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/Muxes.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524713517971 ""} { "Info" "ISGN_ENTITY_NAME" "3 REG " "Found entity 3: REG" {  } { { "Muxes.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/Muxes.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524713517971 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux16 " "Found entity 4: mux16" {  } { { "Muxes.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/Muxes.sv" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524713517971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524713517971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameROM " "Found entity 1: frameROM" {  } { { "ram.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/ram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524713517971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524713517971 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.sv(41) " "Verilog HDL information at keyboard.sv(41): always construct contains both blocking and non-blocking assignments" {  } { { "Ps2/keyboard.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/Ps2/keyboard.sv" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1524713517971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "press Press keyboard.sv(11) " "Verilog HDL Declaration information at keyboard.sv(11): object \"press\" differs only in case from object \"Press\" in the same scope" {  } { { "Ps2/keyboard.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/Ps2/keyboard.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1524713517971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2/keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "Ps2/keyboard.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/Ps2/keyboard.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524713517971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524713517971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/dreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2/dreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dreg " "Found entity 1: Dreg" {  } { { "Ps2/Dreg.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/Ps2/Dreg.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524713517971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524713517971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/11_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2/11_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_11 " "Found entity 1: reg_11" {  } { { "Ps2/11_reg.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/Ps2/11_reg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524713517971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524713517971 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(43) " "Verilog HDL warning at hpi_io_intf.sv(43): extended using \"x\" or \"z\"" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/hpi_io_intf.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1524713517971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524713517971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524713517971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524713517971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524713517971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "lab8.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/lab8.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524713517971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524713517971 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1524713517971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524713517971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524713517971 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting \")\" Color_Mapper.sv(20) " "Verilog HDL syntax error at Color_Mapper.sv(20) near text \"input\";  expecting \")\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/Color_Mapper.sv" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524713517987 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "color_mapper Color_Mapper.sv(17) " "Ignored design unit \"color_mapper\" at Color_Mapper.sv(17) due to previous errors" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/Color_Mapper.sv" 17 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1524713517987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file color_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524713517987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/ball.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524713517987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524713517987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524713517987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524713517987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file frame_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Frame_control " "Found entity 1: Frame_control" {  } { { "Frame_control.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/Frame_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524713517987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524713517987 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Sprite_Table.sv " "Can't analyze file -- file Sprite_Table.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1524713517987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player1.sv 1 1 " "Found 1 design units, including 1 entities, in source file player1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player1 " "Found entity 1: player1" {  } { { "player1.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/player1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524713517987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524713517987 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "player1 player2.sv(1) " "Verilog HDL error at player2.sv(1): module \"player1\" cannot be declared more than once" {  } { { "player2.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/player2.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1524713517987 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "player1 player1.sv(1) " "HDL info at player1.sv(1): see declaration for object \"player1\"" {  } { { "player1.sv" "" { Text "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/player1.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524713517987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player2.sv 0 0 " "Found 0 design units, including 0 entities, in source file player2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524713517987 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/lab8.map.smsg " "Generated suppressed messages file C:/Users/Omar/Documents/ECE385/Final Project/ECE385-Final-Project/lab8/lab8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1524713518018 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "713 " "Peak virtual memory: 713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524713518143 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 25 22:31:58 2018 " "Processing ended: Wed Apr 25 22:31:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524713518143 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524713518143 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524713518143 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524713518143 ""}
