`timescale 1ns/10ps
module datamemory_TB;
	
	reg clk;
	reg [31:0] addr;
	wire [31:0] dataOut;
	reg [31:0] dataIn;
	reg cs;
	reg we;
	integer i;

datamemory DUT (
.clk(clk),
.addr(addr),
.dataOut(dataOut),
.dataIn(dataIn),
.cs(cs),
.we(we)
);

initial begin
	clk = 0;
	cs = 1;
	we=0;
	addr = 0;
	dataIn = 0;
	end
	
	always @ (posedge clk)begin
		cs = 0
		#10
		cs = 1;
		we = 1;
		#10
		dataIn = 32'd999;
		addr = 4;
		#10
		dataIn = 32'd100;
		addr = 5;
		
		we = 0;
		for(i=0; i<5; i=i+1) begin
			#10
			$display("Memoria [%d] = %d", i, dataOut);	
		end
	end
	
	always #10 clk = ~clk;
		
	initial #900 $stop;
	
endmodule 