

================================================================
== Vitis HLS Report for 'dec_MIMD_Pipeline_VITIS_LOOP_106_4'
================================================================
* Date:           Sun Apr 21 13:47:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        dec_MIMD
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_106_4  |       16|       16|         8|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    103|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     115|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     115|    166|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln106_fu_119_p2        |         +|   0|  0|  13|           4|           1|
    |add_ln108_fu_142_p2        |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln106_fu_113_p2       |      icmp|   0|  0|  13|           4|           4|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 103|          75|          73|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |gmem2_blk_n_AW           |   9|          2|    1|          2|
    |gmem2_blk_n_B            |   9|          2|    1|          2|
    |gmem2_blk_n_W            |   9|          2|    1|          2|
    |i_3_fu_66                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   13|         26|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |data_result_load_reg_195          |  32|   0|   32|          0|
    |gmem2_addr_reg_189                |  64|   0|   64|          0|
    |i_3_fu_66                         |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 115|   0|  115|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_106_4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_106_4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_106_4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_106_4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_106_4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_106_4|  return value|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|    9|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|                               gmem2|       pointer|
|data_result_address0  |  out|    4|   ap_memory|                         data_result|         array|
|data_result_ce0       |  out|    1|   ap_memory|                         data_result|         array|
|data_result_q0        |   in|   32|   ap_memory|                         data_result|         array|
|c                     |   in|   64|     ap_none|                                   c|        scalar|
+----------------------+-----+-----+------------+------------------------------------+--------------+

