// Seed: 2507235930
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output logic id_5,
    input logic id_6,
    input id_7,
    input id_8,
    input id_9,
    input logic id_10,
    input id_11,
    input logic id_12
    , id_21,
    input id_13,
    output id_14,
    input logic id_15,
    output logic id_16,
    input id_17,
    input logic id_18,
    output logic id_19,
    input id_20
    , id_22
);
  tri1  id_23;
  logic id_24;
  logic id_25;
  assign id_23[1'b0] = id_3 ? id_8 : 1;
endmodule
