{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561546888000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561546888000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 13:01:27 2019 " "Processing started: Wed Jun 26 13:01:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561546888000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561546888000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Demo -c VGA_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Demo -c VGA_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561546888001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561546888421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561546888421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd 20 8 " "Found 20 design units, including 8 entities, in source file /home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_enum " "Found design unit 1: pkg_enum" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899679 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg_enum-body " "Found design unit 2: pkg_enum-body" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899679 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pkg_scala2hdl " "Found design unit 3: pkg_scala2hdl" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 180 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899679 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 pkg_scala2hdl-body " "Found design unit 4: pkg_scala2hdl-body" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 235 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899679 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 VGAControl-arch " "Found design unit 5: VGAControl-arch" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 571 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899679 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Buffer_1-arch " "Found design unit 6: Buffer_1-arch" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 691 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899679 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 BufferControl-arch " "Found design unit 7: BufferControl-arch" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 753 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899679 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 BreshamLine-arch " "Found design unit 8: BreshamLine-arch" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 858 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899679 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 BreshamCircle-arch " "Found design unit 9: BreshamCircle-arch" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 1000 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899679 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 FillRetancle-arch " "Found design unit 10: FillRetancle-arch" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 1132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899679 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 RotaryEncoder-arch " "Found design unit 11: RotaryEncoder-arch" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 1226 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899679 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 VGABoiler-arch " "Found design unit 12: VGABoiler-arch" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 1324 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899679 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGAControl " "Found entity 1: VGAControl" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899679 ""} { "Info" "ISGN_ENTITY_NAME" "2 Buffer_1 " "Found entity 2: Buffer_1" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899679 ""} { "Info" "ISGN_ENTITY_NAME" "3 BufferControl " "Found entity 3: BufferControl" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 734 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899679 ""} { "Info" "ISGN_ENTITY_NAME" "4 BreshamLine " "Found entity 4: BreshamLine" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 842 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899679 ""} { "Info" "ISGN_ENTITY_NAME" "5 BreshamCircle " "Found entity 5: BreshamCircle" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 985 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899679 ""} { "Info" "ISGN_ENTITY_NAME" "6 FillRetancle " "Found entity 6: FillRetancle" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 1117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899679 ""} { "Info" "ISGN_ENTITY_NAME" "7 RotaryEncoder " "Found entity 7: RotaryEncoder" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 1215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899679 ""} { "Info" "ISGN_ENTITY_NAME" "8 VGABoiler " "Found entity 8: VGABoiler" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 1308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561546899679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VGA_Demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Demo-Structual " "Found design unit 1: VGA_Demo-Structual" {  } { { "VGA_Demo.vhd" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/VGA_Demo.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899680 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Demo " "Found entity 1: VGA_Demo" {  } { { "VGA_Demo.vhd" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/VGA_Demo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561546899680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-rtl " "Found design unit 1: clock-rtl" {  } { { "clock.vhd" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/clock.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899681 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561546899681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/clock_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock/clock_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_0002 " "Found entity 1: clock_0002" {  } { { "clock/clock_0002.v" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/clock/clock_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546899682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561546899682 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Demo " "Elaborating entity \"VGA_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561546899746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGABoiler VGABoiler:vga_c " "Elaborating entity \"VGABoiler\" for hierarchy \"VGABoiler:vga_c\"" {  } { { "VGA_Demo.vhd" "vga_c" { Text "/home/ingo/FPGA/AEGIS/Quartus/VGA_Demo.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561546899752 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkArea_demo_wantExit VGABoiler.vhd(1378) " "Verilog HDL or VHDL warning at VGABoiler.vhd(1378): object \"clkArea_demo_wantExit\" assigned a value but never read" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 1378 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561546899754 "|VGA_Demo|VGABoiler:vga_c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferControl VGABoiler:vga_c\|BufferControl:clkArea_vga " "Elaborating entity \"BufferControl\" for hierarchy \"VGABoiler:vga_c\|BufferControl:clkArea_vga\"" {  } { { "../SpinalHDL/VGABoiler.vhd" "clkArea_vga" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561546899791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAControl VGABoiler:vga_c\|BufferControl:clkArea_vga\|VGAControl:vga " "Elaborating entity \"VGAControl\" for hierarchy \"VGABoiler:vga_c\|BufferControl:clkArea_vga\|VGAControl:vga\"" {  } { { "../SpinalHDL/VGABoiler.vhd" "vga" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561546899796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buffer_1 VGABoiler:vga_c\|BufferControl:clkArea_vga\|Buffer_1:buffer_2 " "Elaborating entity \"Buffer_1\" for hierarchy \"VGABoiler:vga_c\|BufferControl:clkArea_vga\|Buffer_1:buffer_2\"" {  } { { "../SpinalHDL/VGABoiler.vhd" "buffer_2" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561546899805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BreshamLine VGABoiler:vga_c\|BreshamLine:clkArea_bresham " "Elaborating entity \"BreshamLine\" for hierarchy \"VGABoiler:vga_c\|BreshamLine:clkArea_bresham\"" {  } { { "../SpinalHDL/VGABoiler.vhd" "clkArea_bresham" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 1401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561546900522 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "errTemp VGABoiler.vhd(868) " "Verilog HDL or VHDL warning at VGABoiler.vhd(868): object \"errTemp\" assigned a value but never read" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 868 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561546900522 "|VGA_Demo|VGABoiler:vga_c|BreshamLine:clkArea_bresham"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "breshamSM_wantExit VGABoiler.vhd(873) " "Verilog HDL or VHDL warning at VGABoiler.vhd(873): object \"breshamSM_wantExit\" assigned a value but never read" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 873 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561546900522 "|VGA_Demo|VGABoiler:vga_c|BreshamLine:clkArea_bresham"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BreshamCircle VGABoiler:vga_c\|BreshamCircle:clkArea_breshamCircle " "Elaborating entity \"BreshamCircle\" for hierarchy \"VGABoiler:vga_c\|BreshamCircle:clkArea_breshamCircle\"" {  } { { "../SpinalHDL/VGABoiler.vhd" "clkArea_breshamCircle" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 1415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561546900539 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BreshamCircSM_wantExit VGABoiler.vhd(1008) " "Verilog HDL or VHDL warning at VGABoiler.vhd(1008): object \"BreshamCircSM_wantExit\" assigned a value but never read" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 1008 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561546900539 "|VGA_Demo|VGABoiler:vga_c|BreshamCircle:clkArea_breshamCircle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FillRetancle VGABoiler:vga_c\|FillRetancle:clkArea_fill " "Elaborating entity \"FillRetancle\" for hierarchy \"VGABoiler:vga_c\|FillRetancle:clkArea_fill\"" {  } { { "../SpinalHDL/VGABoiler.vhd" "clkArea_fill" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 1428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561546900558 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fill_wantExit VGABoiler.vhd(1140) " "Verilog HDL or VHDL warning at VGABoiler.vhd(1140): object \"fill_wantExit\" assigned a value but never read" {  } { { "../SpinalHDL/VGABoiler.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 1140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561546900558 "|VGA_Demo|VGABoiler:vga_c|FillRetancle:clkArea_fill"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RotaryEncoder VGABoiler:vga_c\|RotaryEncoder:clkArea_playerOne " "Elaborating entity \"RotaryEncoder\" for hierarchy \"VGABoiler:vga_c\|RotaryEncoder:clkArea_playerOne\"" {  } { { "../SpinalHDL/VGABoiler.vhd" "clkArea_playerOne" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/VGABoiler.vhd" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561546900566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clock_c " "Elaborating entity \"clock\" for hierarchy \"clock:clock_c\"" {  } { { "VGA_Demo.vhd" "clock_c" { Text "/home/ingo/FPGA/AEGIS/Quartus/VGA_Demo.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561546900572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_0002 clock:clock_c\|clock_0002:clock_inst " "Elaborating entity \"clock_0002\" for hierarchy \"clock:clock_c\|clock_0002:clock_inst\"" {  } { { "clock.vhd" "clock_inst" { Text "/home/ingo/FPGA/AEGIS/Quartus/clock.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561546900573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clock:clock_c\|clock_0002:clock_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clock:clock_c\|clock_0002:clock_inst\|altera_pll:altera_pll_i\"" {  } { { "clock/clock_0002.v" "altera_pll_i" { Text "/home/ingo/FPGA/AEGIS/Quartus/clock/clock_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561546900590 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1561546900591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock:clock_c\|clock_0002:clock_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clock:clock_c\|clock_0002:clock_inst\|altera_pll:altera_pll_i\"" {  } { { "clock/clock_0002.v" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/clock/clock_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561546900592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock:clock_c\|clock_0002:clock_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clock:clock_c\|clock_0002:clock_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546900592 ""}  } { { "clock/clock_0002.v" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/clock/clock_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561546900592 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGABoiler:vga_c\|BufferControl:clkArea_vga\|Buffer_1:buffer_2\|buffer_2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGABoiler:vga_c\|BufferControl:clkArea_vga\|Buffer_1:buffer_2\|buffer_2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561546901157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561546901157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 20 " "Parameter WIDTHAD_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561546901157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1048576 " "Parameter NUMWORDS_A set to 1048576" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561546901157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561546901157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 20 " "Parameter WIDTHAD_B set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561546901157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1048576 " "Parameter NUMWORDS_B set to 1048576" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561546901157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561546901157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561546901157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561546901157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561546901157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561546901157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561546901157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561546901157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561546901157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561546901157 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1561546901157 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1561546901157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGABoiler:vga_c\|BufferControl:clkArea_vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0 " "Elaborated megafunction instantiation \"VGABoiler:vga_c\|BufferControl:clkArea_vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561546901214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGABoiler:vga_c\|BufferControl:clkArea_vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0 " "Instantiated megafunction \"VGABoiler:vga_c\|BufferControl:clkArea_vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546901214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546901214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 20 " "Parameter \"WIDTHAD_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546901214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1048576 " "Parameter \"NUMWORDS_A\" = \"1048576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546901214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546901214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 20 " "Parameter \"WIDTHAD_B\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546901214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1048576 " "Parameter \"NUMWORDS_B\" = \"1048576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546901214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546901214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546901214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546901214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546901214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546901214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546901214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546901214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546901214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561546901214 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561546901214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4gq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4gq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4gq1 " "Found entity 1: altsyncram_4gq1" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546901327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561546901327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_koa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_koa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_koa " "Found entity 1: decode_koa" {  } { { "db/decode_koa.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/decode_koa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546901374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561546901374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vib " "Found entity 1: mux_vib" {  } { { "db/mux_vib.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/mux_vib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561546901417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561546901417 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561546902912 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "39 " "39 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561546903647 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561546904313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561546904313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1307 " "Implemented 1307 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561546904524 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561546904524 ""} { "Info" "ICUT_CUT_TM_LCELLS" "891 " "Implemented 891 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561546904524 ""} { "Info" "ICUT_CUT_TM_RAMS" "384 " "Implemented 384 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1561546904524 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1561546904524 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561546904524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1121 " "Peak virtual memory: 1121 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561546904541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 13:01:44 2019 " "Processing ended: Wed Jun 26 13:01:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561546904541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561546904541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561546904541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561546904541 ""}
