{
  "module_name": "gve_desc_dqo.h",
  "hash_id": "f1fb375ea65b85025a6efc80b9696214b65f947035b984122a927324cc7684c8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/google/gve/gve_desc_dqo.h",
  "human_readable_source": " \n\n \n\n#ifndef _GVE_DESC_DQO_H_\n#define _GVE_DESC_DQO_H_\n\n#include <linux/build_bug.h>\n\n#define GVE_TX_MAX_HDR_SIZE_DQO 255\n#define GVE_TX_MIN_TSO_MSS_DQO 88\n\n#ifndef __LITTLE_ENDIAN_BITFIELD\n#error \"Only little endian supported\"\n#endif\n\n \nstruct gve_tx_pkt_desc_dqo {\n\t__le64 buf_addr;\n\n\t \n\tu8 dtype: 5;\n\n\t \n\tu8 end_of_packet: 1;\n\tu8 checksum_offload_enable: 1;\n\n\t \n\tu8 report_event: 1;\n\tu8 reserved0;\n\t__le16 reserved1;\n\n\t \n\t__le16 compl_tag;\n\tu16 buf_size: 14;\n\tu16 reserved2: 2;\n} __packed;\nstatic_assert(sizeof(struct gve_tx_pkt_desc_dqo) == 16);\n\n#define GVE_TX_PKT_DESC_DTYPE_DQO 0xc\n#define GVE_TX_MAX_BUF_SIZE_DQO ((16 * 1024) - 1)\n\n \n#define GVE_TX_MAX_DATA_DESCS 10\n\n \n#define GVE_TX_MIN_DESC_PREVENT_CACHE_OVERLAP 4\n\n \n#define GVE_TX_MIN_RE_INTERVAL 32\n\nstruct gve_tx_context_cmd_dtype {\n\tu8 dtype: 5;\n\tu8 tso: 1;\n\tu8 reserved1: 2;\n\n\tu8 reserved2;\n};\n\nstatic_assert(sizeof(struct gve_tx_context_cmd_dtype) == 2);\n\n \nstruct gve_tx_tso_context_desc_dqo {\n\t \n\tu32 tso_total_len: 24;\n\tu32 flex10: 8;\n\n\t \n\tu16 mss: 14;\n\tu16 reserved: 2;\n\n\tu8 header_len;  \n\tu8 flex11;\n\tstruct gve_tx_context_cmd_dtype cmd_dtype;\n\tu8 flex0;\n\tu8 flex5;\n\tu8 flex6;\n\tu8 flex7;\n\tu8 flex8;\n\tu8 flex9;\n} __packed;\nstatic_assert(sizeof(struct gve_tx_tso_context_desc_dqo) == 16);\n\n#define GVE_TX_TSO_CTX_DESC_DTYPE_DQO 0x5\n\n \nstruct gve_tx_general_context_desc_dqo {\n\tu8 flex4;\n\tu8 flex5;\n\tu8 flex6;\n\tu8 flex7;\n\tu8 flex8;\n\tu8 flex9;\n\tu8 flex10;\n\tu8 flex11;\n\tstruct gve_tx_context_cmd_dtype cmd_dtype;\n\tu16 reserved;\n\tu8 flex0;\n\tu8 flex1;\n\tu8 flex2;\n\tu8 flex3;\n} __packed;\nstatic_assert(sizeof(struct gve_tx_general_context_desc_dqo) == 16);\n\n#define GVE_TX_GENERAL_CTX_DESC_DTYPE_DQO 0x4\n\n \nstruct gve_tx_metadata_dqo {\n\tunion {\n\t\tstruct {\n\t\t\tu8 version;\n\n\t\t\t \n\t\t\tu16 path_hash: 15;\n\n\t\t\t \n\t\t\tu16 rehash_event: 1;\n\t\t}  __packed;\n\t\tu8 bytes[12];\n\t};\n}  __packed;\nstatic_assert(sizeof(struct gve_tx_metadata_dqo) == 12);\n\n#define GVE_TX_METADATA_VERSION_DQO 0\n\n \nstruct gve_tx_compl_desc {\n\t \n\tu16 id: 11;\n\n\t \n\tu16 type: 3;\n\tu16 reserved0: 1;\n\n\t \n\tu16 generation: 1;\n\tunion {\n\t\t \n\t\t__le16 tx_head;\n\n\t\t \n\t\t__le16 completion_tag;\n\t};\n\t__le32 reserved1;\n} __packed;\nstatic_assert(sizeof(struct gve_tx_compl_desc) == 8);\n\n#define GVE_COMPL_TYPE_DQO_PKT 0x2  \n#define GVE_COMPL_TYPE_DQO_DESC 0x4  \n#define GVE_COMPL_TYPE_DQO_MISS 0x1  \n#define GVE_COMPL_TYPE_DQO_REINJECTION 0x3  \n\n \n#define GVE_ALT_MISS_COMPL_BIT BIT(15)\n\n \nstruct gve_rx_desc_dqo {\n\t__le16 buf_id;  \n\t__le16 reserved0;\n\t__le32 reserved1;\n\t__le64 buf_addr;  \n\t__le64 header_buf_addr;\n\t__le64 reserved2;\n} __packed;\nstatic_assert(sizeof(struct gve_rx_desc_dqo) == 32);\n\n \nstruct gve_rx_compl_desc_dqo {\n\t \n\tu8 rxdid: 4;\n\tu8 reserved0: 4;\n\n\t \n\tu8 loopback: 1;\n\t \n\tu8 ipv6_ex_add: 1;\n\t \n\tu8 rx_error: 1;\n\tu8 reserved1: 5;\n\n\tu16 packet_type: 10;\n\tu16 ip_hdr_err: 1;\n\tu16 udp_len_err: 1;\n\tu16 raw_cs_invalid: 1;\n\tu16 reserved2: 3;\n\n\tu16 packet_len: 14;\n\t \n\tu16 generation: 1;\n\t \n\tu16 buffer_queue_id: 1;\n\n\tu16 header_len: 10;\n\tu16 rsc: 1;\n\tu16 split_header: 1;\n\tu16 reserved3: 4;\n\n\tu8 descriptor_done: 1;\n\tu8 end_of_packet: 1;\n\tu8 header_buffer_overflow: 1;\n\tu8 l3_l4_processed: 1;\n\tu8 csum_ip_err: 1;\n\tu8 csum_l4_err: 1;\n\tu8 csum_external_ip_err: 1;\n\tu8 csum_external_udp_err: 1;\n\n\tu8 status_error1;\n\n\t__le16 reserved5;\n\t__le16 buf_id;  \n\n\tunion {\n\t\t \n\t\t__le16 raw_cs;\n\t\t \n\t\t__le16 rsc_seg_len;\n\t};\n\t__le32 hash;\n\t__le32 reserved6;\n\t__le64 reserved7;\n} __packed;\n\nstatic_assert(sizeof(struct gve_rx_compl_desc_dqo) == 32);\n\n \n#define GVE_RX_BUF_THRESH_DQO 32\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}