\doxysection{APB1 Peripheral Clock Enable Disable Status}
\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status}\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}


Get the enable or disable status of the APB1 peripheral clock.  


Collaboration diagram for APB1 Peripheral Clock Enable Disable Status\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=346pt]{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN})) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN})) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN})) == \textbf{ RESET})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Get the enable or disable status of the APB1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga8868ab331b4bb14a1d5cc55c9133e4de}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN})) == \textbf{ RESET})}



Definition at line 562 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga7570e5654fd61b44dabe0546e524c906}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN})) != \textbf{ RESET})}



Definition at line 554 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gae051ecb26de5c5b44f1827923c9837a5}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN})) == \textbf{ RESET})}



Definition at line 563 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga2ae540056d72f4230da38c082b6c34c1}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN})) != \textbf{ RESET})}



Definition at line 555 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga1019fdeb30eb4bcb23a0bea2278a94a2}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN})) == \textbf{ RESET})}



Definition at line 564 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga850f4fd113303ed7322577ad023cf748}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN})) != \textbf{ RESET})}



Definition at line 556 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gaab213cf8807d6e7e8b3867ffb404d763}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN})) == \textbf{ RESET})}



Definition at line 560 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga282522dda9557cf715be3ee13c031a5b}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN})) != \textbf{ RESET})}



Definition at line 552 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gacbe7ae446991adf3d9d6102549a3faac}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN})) == \textbf{ RESET})}



Definition at line 558 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga76f0a16fed0812fbab8bf15621939c8b}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN})) != \textbf{ RESET})}



Definition at line 550 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga61e4b1f3e82831cdc7508d4c38312eab}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN})) == \textbf{ RESET})}



Definition at line 561 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gad3bbe0639658ed2cc56f8328b26373ea}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN})) != \textbf{ RESET})}



Definition at line 553 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga21d4e081c859ddccd4492343743bb245}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN})) == \textbf{ RESET})}



Definition at line 559 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga9b26aff2638d1e0613b0ce0530f0cd48}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\textbf{ RCC}-\/$>$APB1\+ENR \& (\textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN})) != \textbf{ RESET})}



Definition at line 551 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

