--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LCDtest.twx LCDtest.ncd -o LCDtest.twr LCDtest.pcf -ucf
LCDtest.ucf

Design file:              LCDtest.ncd
Physical constraint file: LCDtest.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4261 paths analyzed, 255 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.951ns.
--------------------------------------------------------------------------------

Paths for end point lcd/chars_hold_3 (SLICE_X65Y16.CE), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/count_17 (FF)
  Destination:          lcd/chars_hold_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.951ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/count_17 to lcd/chars_hold_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y60.XQ      Tcko                  0.592   lcd/count<17>
                                                       lcd/count_17
    SLICE_X47Y55.G2      net (fanout=3)        1.428   lcd/count<17>
    SLICE_X47Y55.Y       Tilo                  0.704   lcd/N19
                                                       lcd/chars_hold_and0000112
    SLICE_X47Y55.F1      net (fanout=1)        0.476   lcd/chars_hold_and0000112/O
    SLICE_X47Y55.X       Tilo                  0.704   lcd/N19
                                                       lcd/chars_hold_and0000176
    SLICE_X50Y49.G1      net (fanout=3)        0.687   lcd/N19
    SLICE_X50Y49.Y       Tilo                  0.759   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and0000_SW1
    SLICE_X50Y49.F3      net (fanout=1)        0.023   lcd/chars_hold_and0000_SW1/O
    SLICE_X50Y49.X       Tilo                  0.759   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and0000
    SLICE_X65Y16.CE      net (fanout=2)        3.264   lcd/chars_hold_and0000
    SLICE_X65Y16.CLK     Tceck                 0.555   lcd/chars_hold<3>
                                                       lcd/chars_hold_3
    -------------------------------------------------  ---------------------------
    Total                                      9.951ns (4.073ns logic, 5.878ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/count_9 (FF)
  Destination:          lcd/chars_hold_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.516ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/count_9 to lcd/chars_hold_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y57.XQ      Tcko                  0.592   lcd/count<9>
                                                       lcd/count_9
    SLICE_X47Y50.G1      net (fanout=3)        1.118   lcd/count<9>
    SLICE_X47Y50.Y       Tilo                  0.704   lcd/chars_hold_and0000149
                                                       lcd/chars_hold_and0000149
    SLICE_X47Y55.F2      net (fanout=1)        0.351   lcd/chars_hold_and0000149
    SLICE_X47Y55.X       Tilo                  0.704   lcd/N19
                                                       lcd/chars_hold_and0000176
    SLICE_X50Y49.G1      net (fanout=3)        0.687   lcd/N19
    SLICE_X50Y49.Y       Tilo                  0.759   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and0000_SW1
    SLICE_X50Y49.F3      net (fanout=1)        0.023   lcd/chars_hold_and0000_SW1/O
    SLICE_X50Y49.X       Tilo                  0.759   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and0000
    SLICE_X65Y16.CE      net (fanout=2)        3.264   lcd/chars_hold_and0000
    SLICE_X65Y16.CLK     Tceck                 0.555   lcd/chars_hold<3>
                                                       lcd/chars_hold_3
    -------------------------------------------------  ---------------------------
    Total                                      9.516ns (4.073ns logic, 5.443ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/count_11 (FF)
  Destination:          lcd/chars_hold_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.442ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/count_11 to lcd/chars_hold_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y59.XQ      Tcko                  0.592   lcd/count<11>
                                                       lcd/count_11
    SLICE_X47Y50.G3      net (fanout=3)        1.044   lcd/count<11>
    SLICE_X47Y50.Y       Tilo                  0.704   lcd/chars_hold_and0000149
                                                       lcd/chars_hold_and0000149
    SLICE_X47Y55.F2      net (fanout=1)        0.351   lcd/chars_hold_and0000149
    SLICE_X47Y55.X       Tilo                  0.704   lcd/N19
                                                       lcd/chars_hold_and0000176
    SLICE_X50Y49.G1      net (fanout=3)        0.687   lcd/N19
    SLICE_X50Y49.Y       Tilo                  0.759   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and0000_SW1
    SLICE_X50Y49.F3      net (fanout=1)        0.023   lcd/chars_hold_and0000_SW1/O
    SLICE_X50Y49.X       Tilo                  0.759   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and0000
    SLICE_X65Y16.CE      net (fanout=2)        3.264   lcd/chars_hold_and0000
    SLICE_X65Y16.CLK     Tceck                 0.555   lcd/chars_hold<3>
                                                       lcd/chars_hold_3
    -------------------------------------------------  ---------------------------
    Total                                      9.442ns (4.073ns logic, 5.369ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point lcd/chars_hold_2 (SLICE_X65Y16.CE), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/count_17 (FF)
  Destination:          lcd/chars_hold_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.951ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/count_17 to lcd/chars_hold_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y60.XQ      Tcko                  0.592   lcd/count<17>
                                                       lcd/count_17
    SLICE_X47Y55.G2      net (fanout=3)        1.428   lcd/count<17>
    SLICE_X47Y55.Y       Tilo                  0.704   lcd/N19
                                                       lcd/chars_hold_and0000112
    SLICE_X47Y55.F1      net (fanout=1)        0.476   lcd/chars_hold_and0000112/O
    SLICE_X47Y55.X       Tilo                  0.704   lcd/N19
                                                       lcd/chars_hold_and0000176
    SLICE_X50Y49.G1      net (fanout=3)        0.687   lcd/N19
    SLICE_X50Y49.Y       Tilo                  0.759   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and0000_SW1
    SLICE_X50Y49.F3      net (fanout=1)        0.023   lcd/chars_hold_and0000_SW1/O
    SLICE_X50Y49.X       Tilo                  0.759   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and0000
    SLICE_X65Y16.CE      net (fanout=2)        3.264   lcd/chars_hold_and0000
    SLICE_X65Y16.CLK     Tceck                 0.555   lcd/chars_hold<3>
                                                       lcd/chars_hold_2
    -------------------------------------------------  ---------------------------
    Total                                      9.951ns (4.073ns logic, 5.878ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/count_9 (FF)
  Destination:          lcd/chars_hold_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.516ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/count_9 to lcd/chars_hold_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y57.XQ      Tcko                  0.592   lcd/count<9>
                                                       lcd/count_9
    SLICE_X47Y50.G1      net (fanout=3)        1.118   lcd/count<9>
    SLICE_X47Y50.Y       Tilo                  0.704   lcd/chars_hold_and0000149
                                                       lcd/chars_hold_and0000149
    SLICE_X47Y55.F2      net (fanout=1)        0.351   lcd/chars_hold_and0000149
    SLICE_X47Y55.X       Tilo                  0.704   lcd/N19
                                                       lcd/chars_hold_and0000176
    SLICE_X50Y49.G1      net (fanout=3)        0.687   lcd/N19
    SLICE_X50Y49.Y       Tilo                  0.759   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and0000_SW1
    SLICE_X50Y49.F3      net (fanout=1)        0.023   lcd/chars_hold_and0000_SW1/O
    SLICE_X50Y49.X       Tilo                  0.759   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and0000
    SLICE_X65Y16.CE      net (fanout=2)        3.264   lcd/chars_hold_and0000
    SLICE_X65Y16.CLK     Tceck                 0.555   lcd/chars_hold<3>
                                                       lcd/chars_hold_2
    -------------------------------------------------  ---------------------------
    Total                                      9.516ns (4.073ns logic, 5.443ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/count_11 (FF)
  Destination:          lcd/chars_hold_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.442ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/count_11 to lcd/chars_hold_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y59.XQ      Tcko                  0.592   lcd/count<11>
                                                       lcd/count_11
    SLICE_X47Y50.G3      net (fanout=3)        1.044   lcd/count<11>
    SLICE_X47Y50.Y       Tilo                  0.704   lcd/chars_hold_and0000149
                                                       lcd/chars_hold_and0000149
    SLICE_X47Y55.F2      net (fanout=1)        0.351   lcd/chars_hold_and0000149
    SLICE_X47Y55.X       Tilo                  0.704   lcd/N19
                                                       lcd/chars_hold_and0000176
    SLICE_X50Y49.G1      net (fanout=3)        0.687   lcd/N19
    SLICE_X50Y49.Y       Tilo                  0.759   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and0000_SW1
    SLICE_X50Y49.F3      net (fanout=1)        0.023   lcd/chars_hold_and0000_SW1/O
    SLICE_X50Y49.X       Tilo                  0.759   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and0000
    SLICE_X65Y16.CE      net (fanout=2)        3.264   lcd/chars_hold_and0000
    SLICE_X65Y16.CLK     Tceck                 0.555   lcd/chars_hold<3>
                                                       lcd/chars_hold_2
    -------------------------------------------------  ---------------------------
    Total                                      9.442ns (4.073ns logic, 5.369ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point lcd/Cs_2_3 (SLICE_X52Y29.CE), 66 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/count_17 (FF)
  Destination:          lcd/Cs_2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.448ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.082 - 0.088)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/count_17 to lcd/Cs_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y60.XQ      Tcko                  0.592   lcd/count<17>
                                                       lcd/count_17
    SLICE_X47Y55.G2      net (fanout=3)        1.428   lcd/count<17>
    SLICE_X47Y55.Y       Tilo                  0.704   lcd/N19
                                                       lcd/chars_hold_and0000112
    SLICE_X47Y55.F1      net (fanout=1)        0.476   lcd/chars_hold_and0000112/O
    SLICE_X47Y55.X       Tilo                  0.704   lcd/N19
                                                       lcd/chars_hold_and0000176
    SLICE_X46Y53.G1      net (fanout=3)        0.507   lcd/N19
    SLICE_X46Y53.Y       Tilo                  0.759   lcd/count_mux0000<0>147
                                                       lcd/delay_state_cmp_eq00011
    SLICE_X52Y49.G3      net (fanout=4)        1.191   lcd/delay_state_cmp_eq0001
    SLICE_X52Y49.Y       Tilo                  0.759   lcd/Cs_not0001
                                                       lcd/Cs_not0001
    SLICE_X52Y29.CE      net (fanout=14)       1.773   lcd/Cs_not0001
    SLICE_X52Y29.CLK     Tceck                 0.555   lcd/Cs_2_3
                                                       lcd/Cs_2_3
    -------------------------------------------------  ---------------------------
    Total                                      9.448ns (4.073ns logic, 5.375ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/count_9 (FF)
  Destination:          lcd/Cs_2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.013ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.082 - 0.094)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/count_9 to lcd/Cs_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y57.XQ      Tcko                  0.592   lcd/count<9>
                                                       lcd/count_9
    SLICE_X47Y50.G1      net (fanout=3)        1.118   lcd/count<9>
    SLICE_X47Y50.Y       Tilo                  0.704   lcd/chars_hold_and0000149
                                                       lcd/chars_hold_and0000149
    SLICE_X47Y55.F2      net (fanout=1)        0.351   lcd/chars_hold_and0000149
    SLICE_X47Y55.X       Tilo                  0.704   lcd/N19
                                                       lcd/chars_hold_and0000176
    SLICE_X46Y53.G1      net (fanout=3)        0.507   lcd/N19
    SLICE_X46Y53.Y       Tilo                  0.759   lcd/count_mux0000<0>147
                                                       lcd/delay_state_cmp_eq00011
    SLICE_X52Y49.G3      net (fanout=4)        1.191   lcd/delay_state_cmp_eq0001
    SLICE_X52Y49.Y       Tilo                  0.759   lcd/Cs_not0001
                                                       lcd/Cs_not0001
    SLICE_X52Y29.CE      net (fanout=14)       1.773   lcd/Cs_not0001
    SLICE_X52Y29.CLK     Tceck                 0.555   lcd/Cs_2_3
                                                       lcd/Cs_2_3
    -------------------------------------------------  ---------------------------
    Total                                      9.013ns (4.073ns logic, 4.940ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/count_11 (FF)
  Destination:          lcd/Cs_2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.939ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.082 - 0.090)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/count_11 to lcd/Cs_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y59.XQ      Tcko                  0.592   lcd/count<11>
                                                       lcd/count_11
    SLICE_X47Y50.G3      net (fanout=3)        1.044   lcd/count<11>
    SLICE_X47Y50.Y       Tilo                  0.704   lcd/chars_hold_and0000149
                                                       lcd/chars_hold_and0000149
    SLICE_X47Y55.F2      net (fanout=1)        0.351   lcd/chars_hold_and0000149
    SLICE_X47Y55.X       Tilo                  0.704   lcd/N19
                                                       lcd/chars_hold_and0000176
    SLICE_X46Y53.G1      net (fanout=3)        0.507   lcd/N19
    SLICE_X46Y53.Y       Tilo                  0.759   lcd/count_mux0000<0>147
                                                       lcd/delay_state_cmp_eq00011
    SLICE_X52Y49.G3      net (fanout=4)        1.191   lcd/delay_state_cmp_eq0001
    SLICE_X52Y49.Y       Tilo                  0.759   lcd/Cs_not0001
                                                       lcd/Cs_not0001
    SLICE_X52Y29.CE      net (fanout=14)       1.773   lcd/Cs_not0001
    SLICE_X52Y29.CLK     Tceck                 0.555   lcd/Cs_2_3
                                                       lcd/Cs_2_3
    -------------------------------------------------  ---------------------------
    Total                                      8.939ns (4.073ns logic, 4.866ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point lcd/lcd_7 (SLICE_X66Y15.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd/lcd_code_3 (FF)
  Destination:          lcd/lcd_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.985ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.057 - 0.059)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lcd/lcd_code_3 to lcd/lcd_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y12.XQ      Tcko                  0.474   lcd/lcd_code<3>
                                                       lcd/lcd_code_3
    SLICE_X66Y15.BX      net (fanout=1)        0.377   lcd/lcd_code<3>
    SLICE_X66Y15.CLK     Tckdi       (-Th)    -0.134   lcd/lcd_7
                                                       lcd/lcd_7
    -------------------------------------------------  ---------------------------
    Total                                      0.985ns (0.608ns logic, 0.377ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point lcd/Cs_5 (SLICE_X55Y34.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd/Cs_5 (FF)
  Destination:          lcd/Cs_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lcd/Cs_5 to lcd/Cs_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y34.YQ      Tcko                  0.470   lcd/Cs<4>
                                                       lcd/Cs_5
    SLICE_X55Y34.G3      net (fanout=22)       0.413   lcd/Cs<5>
    SLICE_X55Y34.CLK     Tckg        (-Th)    -0.516   lcd/Cs<4>
                                                       lcd/Mcount_Cs_xor<5>11
                                                       lcd/Cs_5
    -------------------------------------------------  ---------------------------
    Total                                      1.399ns (0.986ns logic, 0.413ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------

Paths for end point lcd/lcd_4 (SLICE_X66Y10.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd/lcd_code_0 (FF)
  Destination:          lcd/lcd_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.461ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.062 - 0.021)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lcd/lcd_code_0 to lcd/lcd_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y14.XQ      Tcko                  0.473   lcd/lcd_code<0>
                                                       lcd/lcd_code_0
    SLICE_X66Y10.BY      net (fanout=1)        0.836   lcd/lcd_code<0>
    SLICE_X66Y10.CLK     Tckdi       (-Th)    -0.152   lcd/lcd_5
                                                       lcd/lcd_4
    -------------------------------------------------  ---------------------------
    Total                                      1.461ns (0.625ns logic, 0.836ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: lcd/lcd_code<3>/CLK
  Logical resource: lcd/lcd_code_3/CK
  Location pin: SLICE_X66Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: lcd/lcd_code<3>/CLK
  Logical resource: lcd/lcd_code_3/CK
  Location pin: SLICE_X66Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: lcd/lcd_code<3>/CLK
  Logical resource: lcd/lcd_code_3/CK
  Location pin: SLICE_X66Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.951|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4261 paths, 0 nets, and 747 connections

Design statistics:
   Minimum period:   9.951ns{1}   (Maximum frequency: 100.492MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Oct 07 10:00:24 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4510 MB



