<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MEMORIA_PROGRAMA.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MEMORIA_PROGRAMA.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MEMORIA_PROGRAMA.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MEMORIA_PROGRAMA.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MEMORIA_PROGRAMA.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEMORIA_PROGRAMA.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MEMORIA_PROGRAMA.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MEMORIA_PROGRAMA.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MEMORIA_PROGRAMA.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MEMORIA_PROGRAMA_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MEMORIA_PROGRAMA_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MEMORIA_PROGRAMA_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MEMORIA_PROGRAMA_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_MEMORIA_PROGRAMA_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_MEMORIA_PROGRAMA_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_MEMORIA_PROGRAMA_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_MEMORIA_PROGRAMA_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="memProg.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="memProg.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memProg.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="memProg.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="memProg.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="memProg_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="memProg_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memProg_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1523916915" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1523916915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523917022" xil_pn:in_ck="1023033982755592217" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1523917022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MEMORIA_PROGRAMA.vhd"/>
      <outfile xil_pn:name="TB_MEMORIA_PROGRAMA.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1523916915" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7540092473484201907" xil_pn:start_ts="1523916915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523916915" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5458513242312776107" xil_pn:start_ts="1523916915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523916915" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-9197010545961900053" xil_pn:start_ts="1523916915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523917022" xil_pn:in_ck="1023033982755592217" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1523917022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MEMORIA_PROGRAMA.vhd"/>
      <outfile xil_pn:name="TB_MEMORIA_PROGRAMA.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1523917029" xil_pn:in_ck="1023033982755592217" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3412892999242370666" xil_pn:start_ts="1523917022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TB_MEMORIA_PROGRAMA_beh.prj"/>
      <outfile xil_pn:name="TB_MEMORIA_PROGRAMA_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1523917029" xil_pn:in_ck="8382572155881543223" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7747602302126766647" xil_pn:start_ts="1523917029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TB_MEMORIA_PROGRAMA_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1523855993" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1523855993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523855993" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="614422536378614851" xil_pn:start_ts="1523855993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523855993" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-9197010545961900053" xil_pn:start_ts="1523855993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523855993" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1523855993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523855993" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7654041503515633637" xil_pn:start_ts="1523855993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523855993" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1523855993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523855993" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4668357410116586997" xil_pn:start_ts="1523855993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523914905" xil_pn:in_ck="-6270763287886379822" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="2992767752651704754" xil_pn:start_ts="1523914858">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="MEMORIA_PROGRAMA.lso"/>
      <outfile xil_pn:name="MEMORIA_PROGRAMA.ngc"/>
      <outfile xil_pn:name="MEMORIA_PROGRAMA.ngr"/>
      <outfile xil_pn:name="MEMORIA_PROGRAMA.prj"/>
      <outfile xil_pn:name="MEMORIA_PROGRAMA.stx"/>
      <outfile xil_pn:name="MEMORIA_PROGRAMA.syr"/>
      <outfile xil_pn:name="MEMORIA_PROGRAMA.xst"/>
      <outfile xil_pn:name="MEMORIA_PROGRAMA_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
