
5. Printing statistics.

=== shift_register_group_18_16_18 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     shift_register_unit_18_18      16

=== shift_register_unit_18_18 ===

   Number of wires:                 23
   Number of wire bits:            363
   Number of public wires:          23
   Number of public wire bits:     363
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $sdffe_18                      18

=== design hierarchy ===

   shift_register_group_18_16_18      1
     shift_register_unit_18_18      16

   Number of wires:                403
   Number of wire bits:           6387
   Number of public wires:         403
   Number of public wire bits:    6387
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                288
     $sdffe_18                     288

