var searchIndex = JSON.parse('{\
"imxrt_dma":{"doc":"Direct Memory Access (DMA) driver for i.MX RT processors.","t":[4,18,3,8,3,6,13,13,3,11,11,11,11,11,11,11,11,0,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,0,11,11,11,11,11,11,11,11,11,11,11,11,11,11,13,3,4,13,13,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,5,5,11,5,11,11,11,11,11,11,5,5,11,5,11,11,11,11,11,11,11,11,11,12,12,3,11,11,11,11,11,5,11,11,11,11,8,8,3,3,8,3,11,11,11,11,11,11,10,10,10,10,11,11,11,10,10,11,11,11,5,11,11,11,11,11,11,11,11,11,5,10,10,11,11,11,11,11,11,11,11,11,5],"n":["BandwidthControl","DATA_TRANSFER_ID","Dma","Element","Error","Result","Stall4Cycles","Stall8Cycles","Transfer","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","channel","channel","channel_number","clone","clone","drop","eq","fmt","fmt","fmt","from","from","from","from","into","into","into","into","into_future","is_cancelled","is_channel_priority","is_destination_address","is_destination_bus","is_destination_offset","is_group_priority","is_loop_configuration","is_scatter_gather","is_source_address","is_source_bus","is_source_offset","is_valid","memcpy","new","new","on_interrupt","peripheral","poll","raw","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","AlwaysOn","Channel","Configuration","Enable","Off","beginning_transfer_iterations","borrow","borrow","borrow_mut","borrow_mut","channel","clear_complete","clear_error","clear_interrupt","clone","disable","enable","enable","eq","error_status","fmt","from","from","into","into","is_active","is_complete","is_enabled","is_error","is_hardware_signaling","is_interrupt","reset","set_bandwidth_control","set_channel_configuration","set_destination_address","set_destination_attributes","set_destination_circular_buffer","set_destination_hardware","set_destination_last_address_adjustment","set_destination_linear_buffer","set_destination_offset","set_disable_on_completion","set_interrupt_on_completion","set_minor_loop_bytes","set_source_address","set_source_attributes","set_source_circular_buffer","set_source_hardware","set_source_last_address_adjustment","set_source_linear_buffer","set_source_offset","set_transfer_iterations","start","try_from","try_from","try_into","try_into","type_id","type_id","periodic","source","Memcpy","borrow","borrow_mut","from","into","into_future","memcpy","poll","try_from","try_into","type_id","Bidirectional","Destination","FullDuplex","Read","Source","Write","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","destination_address","destination_signal","disable_destination","disable_source","drop","drop","drop","enable_destination","enable_source","from","from","from","full_duplex","into","into","into","into_future","into_future","into_future","poll","poll","poll","read","source_address","source_signal","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","write"],"q":["imxrt_dma","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","imxrt_dma::channel","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","imxrt_dma::channel::Configuration","","imxrt_dma::memcpy","","","","","","","","","","","imxrt_dma::peripheral","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","",""],"d":["Throttles the amount of bus bandwidth consumed by the eDMA","An identifier describing the data transfer size","A DMA driver.","Describes a transferrable DMA element; basically, an …","A wrapper around a DMA error status value","A DMA result","DMA engine stalls for 4 cycles after each R/W.","DMA engine stalls for 8 cycles after each R/W.","The core DMA transfer future","","","","","","","","","DMA channels","Creates the DMA channel described by <code>index</code>.","Indicates the channel number","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","Indicates if the transfer was cancelled","Indicates a channel priority error","Indicates a destination address error","Indicates a destination bus error","Indicates a destination offset error","Indicates a group priority error","Indicates a minor / major loop configuration error","Indicates a scatter / gather configuration error","Indicates a source address error","Indicates a source bus error","Indicates a source offset error","Logical OR of all DMA channel error status bits","DMA-powered memcpy","Create a new <code>Transfer</code> that performs the DMA transfer …","Create the DMA driver.","Handle a DMA interrupt","DMA support for hardware peripherals.","","Returns the raw error status value","","","","","","","","","","","","","The DMAMUX is always on, and there’s no need for software","A DMA channel","DMAMUX channel configuration","The DMAMUX is enabled, permitting hardware triggering. See …","The DMAMUX channel is disabled","Returns the beginning transfer iterations setting for the …","","","","","Returns the DMA channel number","Clears completion indication","Clears the error flag","Clear the interrupt flag from this DMA channel","","Disable the DMA channel, preventing any DMA transfers","Enable the DMA channel for transfers","Enable the channel without triggering","","Returns the value from the <strong>global</strong> error status register","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Indicates if this DMA channel is actively transferring data","Indicates if the DMA transfer has completed","Indicates if this DMA channel is enabled","Indicates if the DMA channel is in an error state","Returns <code>true</code> if the DMA channel is receiving a service …","Returns <code>true</code> if this DMA channel generated an interrupt","Reset the transfer control descriptor owned by the DMA …","Set the channel’s bandwidth control","Set the DMAMUX channel configuration","Set the destination address for a DMA transfer","Set the transfer attributes for the destination","Set a circular buffer as the destination for a DMA transfer","Set a hardware peripheral as the destination for a DMA …","Set the destination last addrss adjustment <em>in bytes</em>","Set a linear buffer as the destination for a DMA transfer","Set the destination offset <em>in bytes</em>","Enable or disable ‘disable on completion’","Enable or disable interrupt generation when the transfer …","Set the number of <em>bytes</em> to transfer per minor loop","Set the source address for a DMA transfer","Set the transfer attributes for the source","Set a circular buffer as the source for a DMA transfer","Set a hardware peripheral as the source for a DMA transfer","Set the source last address adjustment <em>in bytes</em>","Set a linear buffer as the source for a DMA transfer","Set the source offset <em>in bytes</em>","Tells the DMA channel how many transfer iterations to …","Start a DMA transfer","","","","","","","Set the periodic triggering flag to schedule DMA transfers …","The DMA channel source (slot number)","A memcpy operation","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","Perform a DMA-powered <code>memcpy</code> between the <code>source</code> and …","","","","","Indicates that a peripheral can read and write from a …","A peripheral that can be the destination for DMA data","A full-duplex DMA transfer from a single buffer","A DMA transfer that receives data from hardware","A peripheral that can be the source of DMA data","A DMA transfer that sends data to hardware","","","","","","","Returns a pointer to the register into which the DMA …","Peripheral destination request signal","Perform any actions necessary to disable or cancel DMA …","Perform any actions necessary to disable or cancel DMA …","","","","Perform any actions necessary to enable DMA transfers","Perform any actions necessary to enable DMA transfers","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Perform a full-duplex DMA transfer using two DMA channels …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","Use a DMA channel to receive a <code>buffer</code> of elements from the …","Returns a pointer to the register from which the DMA …","Peripheral source request signal","","","","","","","","","","Use a DMA channel to send a <code>buffer</code> of data to the …"],"i":[0,22,0,0,0,0,6,6,0,7,1,4,6,7,1,4,6,0,1,4,4,6,7,6,4,4,6,7,1,4,6,7,1,4,6,7,4,4,4,4,4,4,4,4,4,4,4,4,0,7,1,1,0,7,4,7,1,4,6,7,1,4,6,7,1,4,6,17,0,0,17,17,3,3,17,3,17,3,3,3,3,17,3,3,17,17,3,17,3,17,3,17,3,3,3,3,3,3,3,3,3,3,3,0,0,3,0,3,3,3,3,3,3,0,0,3,0,3,3,3,3,17,3,17,3,17,27,27,0,23,23,23,23,23,0,23,23,23,23,0,0,0,0,0,0,24,25,26,24,25,26,28,28,28,29,24,25,26,28,29,24,25,26,0,24,25,26,24,25,26,24,25,26,0,29,29,24,25,26,24,25,26,24,25,26,0],"f":[0,0,0,0,0,0,0,0,0,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],0,[[1,2],3],[4,5],[4,4],[6,6],[7],[[6,6],8],[[4,9],10],[[4,9],10],[[6,9],10],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[4,8],[4,8],[4,8],[4,8],[4,8],[4,8],[4,8],[4,8],[4,8],[4,8],[4,8],[4,8],0,[3,7],[[],1],[[1,2]],0,[[[11,[7]],12],13],[4,5],[[],14],[[],14],[[],14],[[],14],[[],14],[[],14],[[],14],[[],14],[[],15],[[],15],[[],15],[[],15],0,0,0,0,0,[3,16],[[]],[[]],[[]],[[]],[3,2],[3],[3],[3],[17,17],[3],[3],[5,17],[[17,17],8],[3,4],[[17,9],10],[[]],[[]],[[]],[[]],[3,8],[3,8],[3,8],[3,8],[3,8],[3,8],[3],[[3,[18,[6]]]],[[3,17]],[3],[[3,19]],[3],[3],[[3,20]],[3],[[3,21]],[[3,8]],[[3,8]],[[3,5]],[3],[[3,19]],[3],[3],[[3,20]],[3],[[3,21]],[[3,16]],[3],[[],14],[[],14],[[],14],[[],14],[[],15],[[],15],0,0,0,[[]],[[]],[[]],[[]],[[]],[3,[[23,[22]]]],[[[11,[23]],12],13],[[],14],[[],14],[[],15],0,0,0,0,0,0,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],5],[[]],[[]],[24],[25],[26],[[]],[[]],[[]],[[]],[[]],[[3,3],26],[[]],[[]],[[]],[[]],[[]],[[]],[[[11,[24]],12],13],[[[11,[25]],12],13],[[[11,[26]],12],13],[3,24],[[]],[[],5],[[],14],[[],14],[[],14],[[],14],[[],14],[[],14],[[],15],[[],15],[[],15],[3,25]],"p":[[3,"Dma"],[15,"usize"],[3,"Channel"],[3,"Error"],[15,"u32"],[4,"BandwidthControl"],[3,"Transfer"],[15,"bool"],[3,"Formatter"],[6,"Result"],[3,"Pin"],[3,"Context"],[4,"Poll"],[4,"Result"],[3,"TypeId"],[15,"u16"],[4,"Configuration"],[4,"Option"],[15,"u8"],[15,"i32"],[15,"i16"],[8,"Element"],[3,"Memcpy"],[3,"Read"],[3,"Write"],[3,"FullDuplex"],[13,"Enable"],[8,"Destination"],[8,"Source"]]}\
}');
if (typeof window !== 'undefined' && window.initSearch) {window.initSearch(searchIndex)};
if (typeof exports !== 'undefined') {exports.searchIndex = searchIndex};
