
reading lef ...
Warning: unknown macroClass PAD INOUT, skipped macroClass property
Warning: unknown macroClass ENDCAP TOPRIGHT, skipped macroClass property

units:       1000
#layers:     13
#macros:     722
#vias:       25
#viarulegen: 25

reading def ...

design:      chip_io
die area:    ( 0 0 ) ( 3100000 5200000 )
trackPts:    12
defvias:     0
#components: 779
#terminals:  0
#snets:      0
#nets:       65

reading guide ...

#guides:     1142
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 206

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 131
mcon shape region query size = 0
met1 shape region query size = 244
via shape region query size = 0
met2 shape region query size = 1872
via2 shape region query size = 0
met3 shape region query size = 513
via3 shape region query size = 0
met4 shape region query size = 22198
via4 shape region query size = 0
met5 shape region query size = 19354


start pin access
  complete 20 pins
  complete 0 unique inst patterns
  complete 0 groups
Expt1 runtime (pin-level access point gen): 0.0563662
Expt2 runtime (design-level access pattern gen): 6.7969e-05
#scanned instances     = 779
#unique  instances     = 206
#stdCellGenAp          = 0
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 0
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 0
#instTermValidViaApCnt = 0
#macroGenAp            = 359
#macroValidPlanarAp    = 358
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 44.70 (MB), peak = 44.82 (MB)

post process guides ...
GCELLGRID X -1 DO 628 STEP 8280 ;
GCELLGRID Y -1 DO 374 STEP 8280 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 0
mcon guide region query size = 0
met1 guide region query size = 159
via guide region query size = 0
met2 guide region query size = 348
via2 guide region query size = 0
met3 guide region query size = 94
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 348 vertical wires in 8 frboxes and 253 horizontal wires in 13 frboxes.
Done with 63 vertical wires in 8 frboxes and 50 horizontal wires in 13 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 158.23 (MB), peak = 165.64 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 158.24 (MB), peak = 165.64 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:03, memory = 230.23 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:05, memory = 289.96 (MB)
    completing 30% with 194 violations
    elapsed time = 00:00:09, memory = 217.81 (MB)
    completing 40% with 194 violations
    elapsed time = 00:00:11, memory = 262.27 (MB)
    completing 50% with 491 violations
    elapsed time = 00:00:14, memory = 213.33 (MB)
    completing 60% with 511 violations
    elapsed time = 00:00:17, memory = 237.84 (MB)
    completing 70% with 511 violations
    elapsed time = 00:00:19, memory = 296.35 (MB)
    completing 80% with 928 violations
    elapsed time = 00:00:22, memory = 218.84 (MB)
    completing 90% with 928 violations
    elapsed time = 00:00:25, memory = 264.27 (MB)
    completing 100% with 547 violations
    elapsed time = 00:00:28, memory = 189.75 (MB)
  number of violations = 611
cpu time = 00:01:24, elapsed time = 00:00:28, memory = 466.24 (MB), peak = 504.02 (MB)
total wire length = 101469 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43264 um
total wire length on LAYER met2 = 56982 um
total wire length on LAYER met3 = 1221 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 469
up-via summary (total 469):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    355
           met2    114
           met3      0
           met4      0
----------------------
                   469


start 1st optimization iteration ...
    completing 10% with 611 violations
    elapsed time = 00:00:02, memory = 513.77 (MB)
    completing 20% with 611 violations
    elapsed time = 00:00:05, memory = 555.55 (MB)
    completing 30% with 643 violations
    elapsed time = 00:00:08, memory = 496.00 (MB)
    completing 40% with 643 violations
    elapsed time = 00:00:10, memory = 534.43 (MB)
    completing 50% with 616 violations
    elapsed time = 00:00:13, memory = 488.44 (MB)
    completing 60% with 677 violations
    elapsed time = 00:00:16, memory = 515.34 (MB)
    completing 70% with 677 violations
    elapsed time = 00:00:18, memory = 557.87 (MB)
    completing 80% with 609 violations
    elapsed time = 00:00:21, memory = 495.46 (MB)
    completing 90% with 609 violations
    elapsed time = 00:00:24, memory = 535.94 (MB)
    completing 100% with 534 violations
    elapsed time = 00:00:26, memory = 466.31 (MB)
  number of violations = 535
cpu time = 00:01:20, elapsed time = 00:00:27, memory = 504.46 (MB), peak = 563.89 (MB)
total wire length = 101896 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43428 um
total wire length on LAYER met2 = 56999 um
total wire length on LAYER met3 = 1412 um
total wire length on LAYER met4 = 56 um
total wire length on LAYER met5 = 0 um
total number of vias = 722
up-via summary (total 722):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    578
           met2    140
           met3      4
           met4      0
----------------------
                   722


start 2nd optimization iteration ...
    completing 10% with 535 violations
    elapsed time = 00:00:00, memory = 515.08 (MB)
    completing 20% with 535 violations
    elapsed time = 00:00:00, memory = 520.01 (MB)
    completing 30% with 575 violations
    elapsed time = 00:00:01, memory = 515.62 (MB)
    completing 40% with 575 violations
    elapsed time = 00:00:01, memory = 514.34 (MB)
    completing 50% with 555 violations
    elapsed time = 00:00:02, memory = 516.58 (MB)
    completing 60% with 506 violations
    elapsed time = 00:00:02, memory = 515.09 (MB)
    completing 70% with 506 violations
    elapsed time = 00:00:02, memory = 515.83 (MB)
    completing 80% with 532 violations
    elapsed time = 00:00:02, memory = 508.59 (MB)
    completing 90% with 532 violations
    elapsed time = 00:00:02, memory = 508.87 (MB)
    completing 100% with 520 violations
    elapsed time = 00:00:02, memory = 504.75 (MB)
  number of violations = 520
cpu time = 00:00:07, elapsed time = 00:00:02, memory = 504.75 (MB), peak = 563.89 (MB)
total wire length = 101694 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43358 um
total wire length on LAYER met2 = 56970 um
total wire length on LAYER met3 = 1364 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 710
up-via summary (total 710):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    576
           met2    132
           met3      2
           met4      0
----------------------
                   710


start 3rd optimization iteration ...
    completing 10% with 520 violations
    elapsed time = 00:00:00, memory = 509.57 (MB)
    completing 20% with 520 violations
    elapsed time = 00:00:00, memory = 514.45 (MB)
    completing 30% with 514 violations
    elapsed time = 00:00:00, memory = 514.59 (MB)
    completing 40% with 514 violations
    elapsed time = 00:00:01, memory = 517.94 (MB)
    completing 50% with 491 violations
    elapsed time = 00:00:02, memory = 513.39 (MB)
    completing 60% with 490 violations
    elapsed time = 00:00:04, memory = 513.65 (MB)
    completing 70% with 490 violations
    elapsed time = 00:00:04, memory = 513.65 (MB)
    completing 80% with 415 violations
    elapsed time = 00:00:07, memory = 516.19 (MB)
    completing 90% with 415 violations
    elapsed time = 00:00:08, memory = 518.25 (MB)
    completing 100% with 260 violations
    elapsed time = 00:00:10, memory = 470.77 (MB)
  number of violations = 260
cpu time = 00:00:30, elapsed time = 00:00:10, memory = 470.77 (MB), peak = 563.89 (MB)
total wire length = 101675 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43416 um
total wire length on LAYER met2 = 56825 um
total wire length on LAYER met3 = 1354 um
total wire length on LAYER met4 = 78 um
total wire length on LAYER met5 = 0 um
total number of vias = 913
up-via summary (total 913):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    750
           met2    157
           met3      6
           met4      0
----------------------
                   913


start 4th optimization iteration ...
    completing 10% with 260 violations
    elapsed time = 00:00:00, memory = 476.45 (MB)
    completing 20% with 260 violations
    elapsed time = 00:00:00, memory = 478.52 (MB)
    completing 30% with 258 violations
    elapsed time = 00:00:00, memory = 470.63 (MB)
    completing 40% with 258 violations
    elapsed time = 00:00:00, memory = 479.16 (MB)
    completing 50% with 249 violations
    elapsed time = 00:00:01, memory = 470.80 (MB)
    completing 60% with 241 violations
    elapsed time = 00:00:02, memory = 479.17 (MB)
    completing 70% with 241 violations
    elapsed time = 00:00:02, memory = 477.78 (MB)
    completing 80% with 215 violations
    elapsed time = 00:00:03, memory = 470.57 (MB)
    completing 90% with 215 violations
    elapsed time = 00:00:04, memory = 476.87 (MB)
    completing 100% with 194 violations
    elapsed time = 00:00:05, memory = 473.74 (MB)
  number of violations = 194
cpu time = 00:00:16, elapsed time = 00:00:06, memory = 473.74 (MB), peak = 563.89 (MB)
total wire length = 101688 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43315 um
total wire length on LAYER met2 = 56812 um
total wire length on LAYER met3 = 1470 um
total wire length on LAYER met4 = 88 um
total wire length on LAYER met5 = 0 um
total number of vias = 943
up-via summary (total 943):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    771
           met2    164
           met3      8
           met4      0
----------------------
                   943


start 5th optimization iteration ...
    completing 10% with 194 violations
    elapsed time = 00:00:00, memory = 470.59 (MB)
    completing 20% with 194 violations
    elapsed time = 00:00:00, memory = 474.70 (MB)
    completing 30% with 188 violations
    elapsed time = 00:00:00, memory = 470.82 (MB)
    completing 40% with 188 violations
    elapsed time = 00:00:00, memory = 477.13 (MB)
    completing 50% with 184 violations
    elapsed time = 00:00:01, memory = 475.28 (MB)
    completing 60% with 180 violations
    elapsed time = 00:00:01, memory = 470.68 (MB)
    completing 70% with 180 violations
    elapsed time = 00:00:01, memory = 475.40 (MB)
    completing 80% with 178 violations
    elapsed time = 00:00:01, memory = 470.74 (MB)
    completing 90% with 178 violations
    elapsed time = 00:00:02, memory = 477.27 (MB)
    completing 100% with 177 violations
    elapsed time = 00:00:03, memory = 470.91 (MB)
  number of violations = 177
cpu time = 00:00:09, elapsed time = 00:00:03, memory = 470.91 (MB), peak = 563.89 (MB)
total wire length = 101690 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43283 um
total wire length on LAYER met2 = 56812 um
total wire length on LAYER met3 = 1506 um
total wire length on LAYER met4 = 87 um
total wire length on LAYER met5 = 0 um
total number of vias = 960
up-via summary (total 960):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    788
           met2    164
           met3      8
           met4      0
----------------------
                   960


start 6th optimization iteration ...
    completing 10% with 177 violations
    elapsed time = 00:00:00, memory = 466.45 (MB)
    completing 20% with 177 violations
    elapsed time = 00:00:00, memory = 470.82 (MB)
    completing 30% with 169 violations
    elapsed time = 00:00:00, memory = 475.51 (MB)
    completing 40% with 169 violations
    elapsed time = 00:00:00, memory = 476.97 (MB)
    completing 50% with 169 violations
    elapsed time = 00:00:01, memory = 475.56 (MB)
    completing 60% with 169 violations
    elapsed time = 00:00:01, memory = 470.59 (MB)
    completing 70% with 169 violations
    elapsed time = 00:00:01, memory = 471.07 (MB)
    completing 80% with 169 violations
    elapsed time = 00:00:01, memory = 470.67 (MB)
    completing 90% with 169 violations
    elapsed time = 00:00:02, memory = 476.12 (MB)
    completing 100% with 167 violations
    elapsed time = 00:00:03, memory = 466.56 (MB)
  number of violations = 167
cpu time = 00:00:08, elapsed time = 00:00:03, memory = 466.56 (MB), peak = 563.89 (MB)
total wire length = 101687 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43315 um
total wire length on LAYER met2 = 56808 um
total wire length on LAYER met3 = 1476 um
total wire length on LAYER met4 = 87 um
total wire length on LAYER met5 = 0 um
total number of vias = 965
up-via summary (total 965):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    792
           met2    165
           met3      8
           met4      0
----------------------
                   965


start 7th optimization iteration ...
    completing 10% with 167 violations
    elapsed time = 00:00:00, memory = 476.72 (MB)
    completing 20% with 167 violations
    elapsed time = 00:00:01, memory = 478.43 (MB)
    completing 30% with 164 violations
    elapsed time = 00:00:01, memory = 475.27 (MB)
    completing 40% with 164 violations
    elapsed time = 00:00:01, memory = 477.85 (MB)
    completing 50% with 158 violations
    elapsed time = 00:00:03, memory = 475.49 (MB)
    completing 60% with 158 violations
    elapsed time = 00:00:03, memory = 470.85 (MB)
    completing 70% with 158 violations
    elapsed time = 00:00:04, memory = 480.30 (MB)
    completing 80% with 152 violations
    elapsed time = 00:00:04, memory = 466.46 (MB)
    completing 90% with 152 violations
    elapsed time = 00:00:04, memory = 466.45 (MB)
    completing 100% with 152 violations
    elapsed time = 00:00:04, memory = 466.47 (MB)
  number of violations = 152
cpu time = 00:00:12, elapsed time = 00:00:05, memory = 466.47 (MB), peak = 563.89 (MB)
total wire length = 101675 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43246 um
total wire length on LAYER met2 = 56812 um
total wire length on LAYER met3 = 1530 um
total wire length on LAYER met4 = 86 um
total wire length on LAYER met5 = 0 um
total number of vias = 971
up-via summary (total 971):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    794
           met2    167
           met3     10
           met4      0
----------------------
                   971


start 8th optimization iteration ...
    completing 10% with 152 violations
    elapsed time = 00:00:00, memory = 470.81 (MB)
    completing 20% with 152 violations
    elapsed time = 00:00:01, memory = 480.02 (MB)
    completing 30% with 152 violations
    elapsed time = 00:00:02, memory = 475.12 (MB)
    completing 40% with 152 violations
    elapsed time = 00:00:02, memory = 476.67 (MB)
    completing 50% with 151 violations
    elapsed time = 00:00:03, memory = 476.51 (MB)
    completing 60% with 151 violations
    elapsed time = 00:00:03, memory = 475.31 (MB)
    completing 70% with 151 violations
    elapsed time = 00:00:04, memory = 479.76 (MB)
    completing 80% with 151 violations
    elapsed time = 00:00:04, memory = 466.54 (MB)
    completing 90% with 151 violations
    elapsed time = 00:00:04, memory = 466.54 (MB)
    completing 100% with 151 violations
    elapsed time = 00:00:04, memory = 466.54 (MB)
  number of violations = 151
cpu time = 00:00:11, elapsed time = 00:00:04, memory = 466.54 (MB), peak = 563.89 (MB)
total wire length = 101687 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43193 um
total wire length on LAYER met2 = 56821 um
total wire length on LAYER met3 = 1586 um
total wire length on LAYER met4 = 85 um
total wire length on LAYER met5 = 0 um
total number of vias = 974
up-via summary (total 974):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    797
           met2    169
           met3      8
           met4      0
----------------------
                   974


start 9th optimization iteration ...
    completing 10% with 151 violations
    elapsed time = 00:00:00, memory = 470.92 (MB)
    completing 20% with 151 violations
    elapsed time = 00:00:01, memory = 480.62 (MB)
    completing 30% with 151 violations
    elapsed time = 00:00:02, memory = 473.87 (MB)
    completing 40% with 151 violations
    elapsed time = 00:00:02, memory = 474.64 (MB)
    completing 50% with 151 violations
    elapsed time = 00:00:03, memory = 478.32 (MB)
    completing 60% with 151 violations
    elapsed time = 00:00:03, memory = 466.44 (MB)
    completing 70% with 151 violations
    elapsed time = 00:00:04, memory = 478.61 (MB)
    completing 80% with 148 violations
    elapsed time = 00:00:04, memory = 466.46 (MB)
    completing 90% with 148 violations
    elapsed time = 00:00:04, memory = 466.45 (MB)
    completing 100% with 148 violations
    elapsed time = 00:00:04, memory = 466.46 (MB)
  number of violations = 148
cpu time = 00:00:12, elapsed time = 00:00:04, memory = 466.46 (MB), peak = 563.89 (MB)
total wire length = 101691 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43192 um
total wire length on LAYER met2 = 56823 um
total wire length on LAYER met3 = 1589 um
total wire length on LAYER met4 = 85 um
total wire length on LAYER met5 = 0 um
total number of vias = 974
up-via summary (total 974):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    797
           met2    169
           met3      8
           met4      0
----------------------
                   974


start 10th optimization iteration ...
    completing 10% with 148 violations
    elapsed time = 00:00:00, memory = 466.46 (MB)
    completing 20% with 148 violations
    elapsed time = 00:00:00, memory = 466.48 (MB)
    completing 30% with 148 violations
    elapsed time = 00:00:00, memory = 466.45 (MB)
    completing 40% with 148 violations
    elapsed time = 00:00:00, memory = 478.59 (MB)
    completing 50% with 148 violations
    elapsed time = 00:00:01, memory = 466.48 (MB)
    completing 60% with 148 violations
    elapsed time = 00:00:01, memory = 476.55 (MB)
    completing 70% with 148 violations
    elapsed time = 00:00:01, memory = 475.52 (MB)
    completing 80% with 148 violations
    elapsed time = 00:00:03, memory = 470.69 (MB)
    completing 90% with 148 violations
    elapsed time = 00:00:04, memory = 478.19 (MB)
    completing 100% with 148 violations
    elapsed time = 00:00:05, memory = 471.09 (MB)
  number of violations = 148
cpu time = 00:00:14, elapsed time = 00:00:05, memory = 471.09 (MB), peak = 563.89 (MB)
total wire length = 101696 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43187 um
total wire length on LAYER met2 = 56823 um
total wire length on LAYER met3 = 1599 um
total wire length on LAYER met4 = 85 um
total wire length on LAYER met5 = 0 um
total number of vias = 975
up-via summary (total 975):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    797
           met2    170
           met3      8
           met4      0
----------------------
                   975


start 11th optimization iteration ...
    completing 10% with 148 violations
    elapsed time = 00:00:00, memory = 466.49 (MB)
    completing 20% with 148 violations
    elapsed time = 00:00:00, memory = 466.52 (MB)
    completing 30% with 148 violations
    elapsed time = 00:00:00, memory = 466.50 (MB)
    completing 40% with 148 violations
    elapsed time = 00:00:00, memory = 480.45 (MB)
    completing 50% with 148 violations
    elapsed time = 00:00:01, memory = 466.46 (MB)
    completing 60% with 148 violations
    elapsed time = 00:00:01, memory = 476.04 (MB)
    completing 70% with 148 violations
    elapsed time = 00:00:01, memory = 476.04 (MB)
    completing 80% with 148 violations
    elapsed time = 00:00:02, memory = 470.95 (MB)
    completing 90% with 148 violations
    elapsed time = 00:00:03, memory = 477.86 (MB)
    completing 100% with 148 violations
    elapsed time = 00:00:05, memory = 471.03 (MB)
  number of violations = 148
cpu time = 00:00:13, elapsed time = 00:00:05, memory = 471.03 (MB), peak = 563.89 (MB)
total wire length = 101666 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43184 um
total wire length on LAYER met2 = 56793 um
total wire length on LAYER met3 = 1602 um
total wire length on LAYER met4 = 85 um
total wire length on LAYER met5 = 0 um
total number of vias = 972
up-via summary (total 972):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    794
           met2    170
           met3      8
           met4      0
----------------------
                   972


start 12th optimization iteration ...
    completing 10% with 148 violations
    elapsed time = 00:00:00, memory = 466.44 (MB)
    completing 20% with 148 violations
    elapsed time = 00:00:00, memory = 466.44 (MB)
    completing 30% with 148 violations
    elapsed time = 00:00:00, memory = 471.07 (MB)
    completing 40% with 148 violations
    elapsed time = 00:00:00, memory = 476.98 (MB)
    completing 50% with 148 violations
    elapsed time = 00:00:01, memory = 475.65 (MB)
    completing 60% with 148 violations
    elapsed time = 00:00:01, memory = 475.11 (MB)
    completing 70% with 148 violations
    elapsed time = 00:00:01, memory = 475.88 (MB)
    completing 80% with 148 violations
    elapsed time = 00:00:01, memory = 471.02 (MB)
    completing 90% with 148 violations
    elapsed time = 00:00:02, memory = 477.28 (MB)
    completing 100% with 148 violations
    elapsed time = 00:00:03, memory = 471.04 (MB)
  number of violations = 148
cpu time = 00:00:07, elapsed time = 00:00:03, memory = 471.04 (MB), peak = 563.89 (MB)
total wire length = 101669 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43165 um
total wire length on LAYER met2 = 56794 um
total wire length on LAYER met3 = 1624 um
total wire length on LAYER met4 = 85 um
total wire length on LAYER met5 = 0 um
total number of vias = 971
up-via summary (total 971):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    791
           met2    172
           met3      8
           met4      0
----------------------
                   971


start 13th optimization iteration ...
    completing 10% with 148 violations
    elapsed time = 00:00:00, memory = 466.57 (MB)
    completing 20% with 148 violations
    elapsed time = 00:00:00, memory = 466.50 (MB)
    completing 30% with 148 violations
    elapsed time = 00:00:00, memory = 466.45 (MB)
    completing 40% with 148 violations
    elapsed time = 00:00:00, memory = 476.59 (MB)
    completing 50% with 147 violations
    elapsed time = 00:00:01, memory = 475.75 (MB)
    completing 60% with 147 violations
    elapsed time = 00:00:01, memory = 475.18 (MB)
    completing 70% with 147 violations
    elapsed time = 00:00:01, memory = 475.69 (MB)
    completing 80% with 147 violations
    elapsed time = 00:00:01, memory = 475.24 (MB)
    completing 90% with 147 violations
    elapsed time = 00:00:02, memory = 476.80 (MB)
    completing 100% with 147 violations
    elapsed time = 00:00:02, memory = 470.89 (MB)
  number of violations = 147
cpu time = 00:00:06, elapsed time = 00:00:02, memory = 470.89 (MB), peak = 563.89 (MB)
total wire length = 101667 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43187 um
total wire length on LAYER met2 = 56793 um
total wire length on LAYER met3 = 1600 um
total wire length on LAYER met4 = 85 um
total wire length on LAYER met5 = 0 um
total number of vias = 975
up-via summary (total 975):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    794
           met2    173
           met3      8
           met4      0
----------------------
                   975


start 14th optimization iteration ...
    completing 10% with 147 violations
    elapsed time = 00:00:00, memory = 476.68 (MB)
    completing 20% with 147 violations
    elapsed time = 00:00:01, memory = 478.46 (MB)
    completing 30% with 147 violations
    elapsed time = 00:00:01, memory = 475.35 (MB)
    completing 40% with 147 violations
    elapsed time = 00:00:01, memory = 476.63 (MB)
    completing 50% with 147 violations
    elapsed time = 00:00:02, memory = 475.50 (MB)
    completing 60% with 147 violations
    elapsed time = 00:00:02, memory = 470.87 (MB)
    completing 70% with 147 violations
    elapsed time = 00:00:03, memory = 477.98 (MB)
    completing 80% with 147 violations
    elapsed time = 00:00:03, memory = 475.68 (MB)
    completing 90% with 147 violations
    elapsed time = 00:00:03, memory = 475.68 (MB)
    completing 100% with 147 violations
    elapsed time = 00:00:03, memory = 475.68 (MB)
  number of violations = 147
cpu time = 00:00:10, elapsed time = 00:00:04, memory = 475.68 (MB), peak = 563.89 (MB)
total wire length = 101672 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43214 um
total wire length on LAYER met2 = 56780 um
total wire length on LAYER met3 = 1588 um
total wire length on LAYER met4 = 87 um
total wire length on LAYER met5 = 0 um
total number of vias = 979
up-via summary (total 979):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    799
           met2    170
           met3     10
           met4      0
----------------------
                   979


start 15th optimization iteration ...
    completing 10% with 147 violations
    elapsed time = 00:00:00, memory = 475.68 (MB)
    completing 20% with 147 violations
    elapsed time = 00:00:01, memory = 477.21 (MB)
    completing 30% with 146 violations
    elapsed time = 00:00:02, memory = 475.55 (MB)
    completing 40% with 146 violations
    elapsed time = 00:00:02, memory = 476.89 (MB)
    completing 50% with 146 violations
    elapsed time = 00:00:03, memory = 476.66 (MB)
    completing 60% with 146 violations
    elapsed time = 00:00:03, memory = 466.45 (MB)
    completing 70% with 146 violations
    elapsed time = 00:00:04, memory = 477.28 (MB)
    completing 80% with 146 violations
    elapsed time = 00:00:04, memory = 471.20 (MB)
    completing 90% with 146 violations
    elapsed time = 00:00:04, memory = 471.20 (MB)
    completing 100% with 146 violations
    elapsed time = 00:00:04, memory = 471.18 (MB)
  number of violations = 146
cpu time = 00:00:11, elapsed time = 00:00:04, memory = 471.18 (MB), peak = 563.89 (MB)
total wire length = 101668 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43244 um
total wire length on LAYER met2 = 56777 um
total wire length on LAYER met3 = 1560 um
total wire length on LAYER met4 = 85 um
total wire length on LAYER met5 = 0 um
total number of vias = 972
up-via summary (total 972):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    793
           met2    171
           met3      8
           met4      0
----------------------
                   972


start 16th optimization iteration ...
    completing 10% with 146 violations
    elapsed time = 00:00:00, memory = 470.82 (MB)
    completing 20% with 146 violations
    elapsed time = 00:00:01, memory = 478.64 (MB)
    completing 30% with 146 violations
    elapsed time = 00:00:01, memory = 470.56 (MB)
    completing 40% with 146 violations
    elapsed time = 00:00:01, memory = 473.40 (MB)
    completing 50% with 146 violations
    elapsed time = 00:00:03, memory = 477.64 (MB)
    completing 60% with 146 violations
    elapsed time = 00:00:03, memory = 475.34 (MB)
    completing 70% with 146 violations
    elapsed time = 00:00:04, memory = 481.70 (MB)
    completing 80% with 146 violations
    elapsed time = 00:00:04, memory = 466.46 (MB)
    completing 90% with 146 violations
    elapsed time = 00:00:04, memory = 466.48 (MB)
    completing 100% with 146 violations
    elapsed time = 00:00:04, memory = 466.46 (MB)
  number of violations = 146
cpu time = 00:00:12, elapsed time = 00:00:04, memory = 466.46 (MB), peak = 563.89 (MB)
total wire length = 101661 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43188 um
total wire length on LAYER met2 = 56770 um
total wire length on LAYER met3 = 1610 um
total wire length on LAYER met4 = 93 um
total wire length on LAYER met5 = 0 um
total number of vias = 975
up-via summary (total 975):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    792
           met2    173
           met3     10
           met4      0
----------------------
                   975


start 17th optimization iteration ...
    completing 10% with 146 violations
    elapsed time = 00:00:00, memory = 466.46 (MB)
    completing 20% with 146 violations
    elapsed time = 00:00:00, memory = 466.46 (MB)
    completing 30% with 146 violations
    elapsed time = 00:00:00, memory = 470.86 (MB)
    completing 40% with 146 violations
    elapsed time = 00:00:00, memory = 476.88 (MB)
    completing 50% with 148 violations
    elapsed time = 00:00:01, memory = 475.57 (MB)
    completing 60% with 168 violations
    elapsed time = 00:00:01, memory = 470.55 (MB)
    completing 70% with 168 violations
    elapsed time = 00:00:01, memory = 470.82 (MB)
    completing 80% with 170 violations
    elapsed time = 00:00:01, memory = 466.54 (MB)
    completing 90% with 170 violations
    elapsed time = 00:00:02, memory = 476.21 (MB)
    completing 100% with 187 violations
    elapsed time = 00:00:02, memory = 466.55 (MB)
  number of violations = 187
cpu time = 00:00:06, elapsed time = 00:00:02, memory = 466.55 (MB), peak = 563.89 (MB)
total wire length = 101656 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43253 um
total wire length on LAYER met2 = 56776 um
total wire length on LAYER met3 = 1543 um
total wire length on LAYER met4 = 83 um
total wire length on LAYER met5 = 0 um
total number of vias = 979
up-via summary (total 979):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    787
           met2    180
           met3     12
           met4      0
----------------------
                   979


start 18th optimization iteration ...
    completing 10% with 187 violations
    elapsed time = 00:00:00, memory = 466.45 (MB)
    completing 20% with 187 violations
    elapsed time = 00:00:00, memory = 466.50 (MB)
    completing 30% with 187 violations
    elapsed time = 00:00:00, memory = 466.43 (MB)
    completing 40% with 187 violations
    elapsed time = 00:00:00, memory = 479.85 (MB)
    completing 50% with 187 violations
    elapsed time = 00:00:01, memory = 471.26 (MB)
    completing 60% with 187 violations
    elapsed time = 00:00:01, memory = 480.91 (MB)
    completing 70% with 187 violations
    elapsed time = 00:00:01, memory = 480.91 (MB)
    completing 80% with 181 violations
    elapsed time = 00:00:03, memory = 466.45 (MB)
    completing 90% with 181 violations
    elapsed time = 00:00:04, memory = 479.78 (MB)
    completing 100% with 172 violations
    elapsed time = 00:00:05, memory = 475.54 (MB)
  number of violations = 172
cpu time = 00:00:14, elapsed time = 00:00:05, memory = 475.54 (MB), peak = 563.89 (MB)
total wire length = 101660 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43278 um
total wire length on LAYER met2 = 56765 um
total wire length on LAYER met3 = 1533 um
total wire length on LAYER met4 = 82 um
total wire length on LAYER met5 = 0 um
total number of vias = 974
up-via summary (total 974):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    792
           met2    172
           met3     10
           met4      0
----------------------
                   974


start 19th optimization iteration ...
    completing 10% with 172 violations
    elapsed time = 00:00:00, memory = 470.89 (MB)
    completing 20% with 172 violations
    elapsed time = 00:00:00, memory = 470.89 (MB)
    completing 30% with 172 violations
    elapsed time = 00:00:00, memory = 470.89 (MB)
    completing 40% with 172 violations
    elapsed time = 00:00:00, memory = 478.28 (MB)
    completing 50% with 166 violations
    elapsed time = 00:00:01, memory = 471.32 (MB)
    completing 60% with 166 violations
    elapsed time = 00:00:01, memory = 477.65 (MB)
    completing 70% with 166 violations
    elapsed time = 00:00:01, memory = 477.65 (MB)
    completing 80% with 166 violations
    elapsed time = 00:00:02, memory = 470.86 (MB)
    completing 90% with 166 violations
    elapsed time = 00:00:03, memory = 477.17 (MB)
    completing 100% with 163 violations
    elapsed time = 00:00:04, memory = 471.02 (MB)
  number of violations = 163
cpu time = 00:00:12, elapsed time = 00:00:04, memory = 471.02 (MB), peak = 563.89 (MB)
total wire length = 101642 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43280 um
total wire length on LAYER met2 = 56749 um
total wire length on LAYER met3 = 1529 um
total wire length on LAYER met4 = 82 um
total wire length on LAYER met5 = 0 um
total number of vias = 973
up-via summary (total 973):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    791
           met2    172
           met3     10
           met4      0
----------------------
                   973


start 20th optimization iteration ...
    completing 10% with 163 violations
    elapsed time = 00:00:00, memory = 466.44 (MB)
    completing 20% with 163 violations
    elapsed time = 00:00:00, memory = 470.59 (MB)
    completing 30% with 162 violations
    elapsed time = 00:00:00, memory = 466.45 (MB)
    completing 40% with 162 violations
    elapsed time = 00:00:00, memory = 477.04 (MB)
    completing 50% with 159 violations
    elapsed time = 00:00:01, memory = 475.43 (MB)
    completing 60% with 159 violations
    elapsed time = 00:00:01, memory = 470.93 (MB)
    completing 70% with 159 violations
    elapsed time = 00:00:01, memory = 471.18 (MB)
    completing 80% with 159 violations
    elapsed time = 00:00:01, memory = 466.49 (MB)
    completing 90% with 159 violations
    elapsed time = 00:00:02, memory = 476.31 (MB)
    completing 100% with 156 violations
    elapsed time = 00:00:02, memory = 471.20 (MB)
  number of violations = 156
cpu time = 00:00:07, elapsed time = 00:00:02, memory = 471.20 (MB), peak = 563.89 (MB)
total wire length = 101645 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43332 um
total wire length on LAYER met2 = 56753 um
total wire length on LAYER met3 = 1475 um
total wire length on LAYER met4 = 84 um
total wire length on LAYER met5 = 0 um
total number of vias = 978
up-via summary (total 978):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    797
           met2    169
           met3     12
           met4      0
----------------------
                   978


start 21st optimization iteration ...
    completing 10% with 156 violations
    elapsed time = 00:00:00, memory = 471.20 (MB)
    completing 20% with 156 violations
    elapsed time = 00:00:00, memory = 471.20 (MB)
    completing 30% with 156 violations
    elapsed time = 00:00:00, memory = 470.88 (MB)
    completing 40% with 156 violations
    elapsed time = 00:00:00, memory = 476.93 (MB)
    completing 50% with 156 violations
    elapsed time = 00:00:01, memory = 475.75 (MB)
    completing 60% with 156 violations
    elapsed time = 00:00:01, memory = 470.87 (MB)
    completing 70% with 156 violations
    elapsed time = 00:00:01, memory = 471.09 (MB)
    completing 80% with 156 violations
    elapsed time = 00:00:01, memory = 470.57 (MB)
    completing 90% with 156 violations
    elapsed time = 00:00:02, memory = 476.95 (MB)
    completing 100% with 155 violations
    elapsed time = 00:00:02, memory = 470.93 (MB)
  number of violations = 155
cpu time = 00:00:07, elapsed time = 00:00:02, memory = 470.93 (MB), peak = 563.89 (MB)
total wire length = 101639 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43286 um
total wire length on LAYER met2 = 56751 um
total wire length on LAYER met3 = 1517 um
total wire length on LAYER met4 = 84 um
total wire length on LAYER met5 = 0 um
total number of vias = 973
up-via summary (total 973):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    790
           met2    171
           met3     12
           met4      0
----------------------
                   973


start 22nd optimization iteration ...
    completing 10% with 155 violations
    elapsed time = 00:00:00, memory = 476.20 (MB)
    completing 20% with 155 violations
    elapsed time = 00:00:01, memory = 478.39 (MB)
    completing 30% with 155 violations
    elapsed time = 00:00:01, memory = 475.16 (MB)
    completing 40% with 155 violations
    elapsed time = 00:00:01, memory = 475.16 (MB)
    completing 50% with 155 violations
    elapsed time = 00:00:02, memory = 475.50 (MB)
    completing 60% with 154 violations
    elapsed time = 00:00:02, memory = 469.34 (MB)
    completing 70% with 154 violations
    elapsed time = 00:00:04, memory = 477.67 (MB)
    completing 80% with 152 violations
    elapsed time = 00:00:04, memory = 466.58 (MB)
    completing 90% with 152 violations
    elapsed time = 00:00:04, memory = 466.58 (MB)
    completing 100% with 152 violations
    elapsed time = 00:00:04, memory = 466.46 (MB)
  number of violations = 152
cpu time = 00:00:11, elapsed time = 00:00:04, memory = 466.46 (MB), peak = 563.89 (MB)
total wire length = 101641 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43259 um
total wire length on LAYER met2 = 56755 um
total wire length on LAYER met3 = 1542 um
total wire length on LAYER met4 = 84 um
total wire length on LAYER met5 = 0 um
total number of vias = 973
up-via summary (total 973):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    789
           met2    172
           met3     12
           met4      0
----------------------
                   973


start 23rd optimization iteration ...
    completing 10% with 152 violations
    elapsed time = 00:00:00, memory = 470.33 (MB)
    completing 20% with 152 violations
    elapsed time = 00:00:01, memory = 480.84 (MB)
    completing 30% with 152 violations
    elapsed time = 00:00:02, memory = 470.56 (MB)
    completing 40% with 152 violations
    elapsed time = 00:00:02, memory = 472.36 (MB)
    completing 50% with 152 violations
    elapsed time = 00:00:03, memory = 477.44 (MB)
    completing 60% with 152 violations
    elapsed time = 00:00:03, memory = 466.57 (MB)
    completing 70% with 152 violations
    elapsed time = 00:00:04, memory = 475.96 (MB)
    completing 80% with 152 violations
    elapsed time = 00:00:04, memory = 475.74 (MB)
    completing 90% with 152 violations
    elapsed time = 00:00:04, memory = 475.74 (MB)
    completing 100% with 152 violations
    elapsed time = 00:00:04, memory = 475.74 (MB)
  number of violations = 152
cpu time = 00:00:11, elapsed time = 00:00:04, memory = 475.74 (MB), peak = 563.89 (MB)
total wire length = 101624 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43285 um
total wire length on LAYER met2 = 56753 um
total wire length on LAYER met3 = 1501 um
total wire length on LAYER met4 = 84 um
total wire length on LAYER met5 = 0 um
total number of vias = 972
up-via summary (total 972):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    790
           met2    170
           met3     12
           met4      0
----------------------
                   972


start 24th optimization iteration ...
    completing 10% with 152 violations
    elapsed time = 00:00:00, memory = 475.74 (MB)
    completing 20% with 152 violations
    elapsed time = 00:00:01, memory = 480.39 (MB)
    completing 30% with 151 violations
    elapsed time = 00:00:01, memory = 470.81 (MB)
    completing 40% with 151 violations
    elapsed time = 00:00:01, memory = 471.59 (MB)
    completing 50% with 151 violations
    elapsed time = 00:00:03, memory = 477.57 (MB)
    completing 60% with 151 violations
    elapsed time = 00:00:03, memory = 470.78 (MB)
    completing 70% with 151 violations
    elapsed time = 00:00:04, memory = 480.97 (MB)
    completing 80% with 148 violations
    elapsed time = 00:00:04, memory = 471.13 (MB)
    completing 90% with 148 violations
    elapsed time = 00:00:04, memory = 471.14 (MB)
    completing 100% with 148 violations
    elapsed time = 00:00:04, memory = 471.20 (MB)
  number of violations = 148
cpu time = 00:00:11, elapsed time = 00:00:04, memory = 471.20 (MB), peak = 563.89 (MB)
total wire length = 101629 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43285 um
total wire length on LAYER met2 = 56754 um
total wire length on LAYER met3 = 1506 um
total wire length on LAYER met4 = 82 um
total wire length on LAYER met5 = 0 um
total number of vias = 971
up-via summary (total 971):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    792
           met2    169
           met3     10
           met4      0
----------------------
                   971


start 25th optimization iteration ...
    completing 10% with 148 violations
    elapsed time = 00:00:00, memory = 471.13 (MB)
    completing 20% with 148 violations
    elapsed time = 00:00:00, memory = 471.13 (MB)
    completing 30% with 152 violations
    elapsed time = 00:00:00, memory = 468.93 (MB)
    completing 40% with 150 violations
    elapsed time = 00:00:00, memory = 468.77 (MB)
    completing 50% with 163 violations
    elapsed time = 00:00:01, memory = 471.96 (MB)
    completing 60% with 165 violations
    elapsed time = 00:00:01, memory = 471.55 (MB)
    completing 70% with 166 violations
    elapsed time = 00:00:01, memory = 468.71 (MB)
    completing 80% with 166 violations
    elapsed time = 00:00:01, memory = 473.09 (MB)
    completing 90% with 170 violations
    elapsed time = 00:00:02, memory = 472.77 (MB)
    completing 100% with 166 violations
    elapsed time = 00:00:03, memory = 470.87 (MB)
  number of violations = 166
cpu time = 00:00:08, elapsed time = 00:00:03, memory = 470.87 (MB), peak = 563.89 (MB)
total wire length = 101625 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43293 um
total wire length on LAYER met2 = 56753 um
total wire length on LAYER met3 = 1496 um
total wire length on LAYER met4 = 81 um
total wire length on LAYER met5 = 0 um
total number of vias = 975
up-via summary (total 975):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    795
           met2    170
           met3     10
           met4      0
----------------------
                   975


start 26th optimization iteration ...
    completing 10% with 166 violations
    elapsed time = 00:00:00, memory = 470.87 (MB)
    completing 20% with 166 violations
    elapsed time = 00:00:00, memory = 470.87 (MB)
    completing 30% with 166 violations
    elapsed time = 00:00:00, memory = 470.87 (MB)
    completing 40% with 166 violations
    elapsed time = 00:00:01, memory = 478.63 (MB)
    completing 50% with 166 violations
    elapsed time = 00:00:02, memory = 471.08 (MB)
    completing 60% with 166 violations
    elapsed time = 00:00:02, memory = 479.52 (MB)
    completing 70% with 166 violations
    elapsed time = 00:00:02, memory = 479.52 (MB)
    completing 80% with 163 violations
    elapsed time = 00:00:05, memory = 466.44 (MB)
    completing 90% with 163 violations
    elapsed time = 00:00:07, memory = 479.02 (MB)
    completing 100% with 159 violations
    elapsed time = 00:00:09, memory = 475.70 (MB)
  number of violations = 159
cpu time = 00:00:24, elapsed time = 00:00:09, memory = 475.70 (MB), peak = 563.89 (MB)
total wire length = 101625 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43288 um
total wire length on LAYER met2 = 56754 um
total wire length on LAYER met3 = 1500 um
total wire length on LAYER met4 = 82 um
total wire length on LAYER met5 = 0 um
total number of vias = 970
up-via summary (total 970):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    787
           met2    171
           met3     12
           met4      0
----------------------
                   970


start 27th optimization iteration ...
    completing 10% with 159 violations
    elapsed time = 00:00:00, memory = 466.45 (MB)
    completing 20% with 159 violations
    elapsed time = 00:00:00, memory = 466.46 (MB)
    completing 30% with 159 violations
    elapsed time = 00:00:00, memory = 466.45 (MB)
    completing 40% with 159 violations
    elapsed time = 00:00:01, memory = 478.85 (MB)
    completing 50% with 159 violations
    elapsed time = 00:00:02, memory = 466.45 (MB)
    completing 60% with 159 violations
    elapsed time = 00:00:02, memory = 476.57 (MB)
    completing 70% with 159 violations
    elapsed time = 00:00:02, memory = 476.57 (MB)
    completing 80% with 157 violations
    elapsed time = 00:00:04, memory = 466.46 (MB)
    completing 90% with 157 violations
    elapsed time = 00:00:05, memory = 479.21 (MB)
    completing 100% with 150 violations
    elapsed time = 00:00:07, memory = 475.56 (MB)
  number of violations = 150
cpu time = 00:00:20, elapsed time = 00:00:07, memory = 475.56 (MB), peak = 563.89 (MB)
total wire length = 101624 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43255 um
total wire length on LAYER met2 = 56749 um
total wire length on LAYER met3 = 1534 um
total wire length on LAYER met4 = 84 um
total wire length on LAYER met5 = 0 um
total number of vias = 967
up-via summary (total 967):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    781
           met2    170
           met3     16
           met4      0
----------------------
                   967


start 28th optimization iteration ...
    completing 10% with 150 violations
    elapsed time = 00:00:00, memory = 466.50 (MB)
    completing 20% with 150 violations
    elapsed time = 00:00:00, memory = 466.49 (MB)
    completing 30% with 150 violations
    elapsed time = 00:00:00, memory = 470.99 (MB)
    completing 40% with 150 violations
    elapsed time = 00:00:01, memory = 476.53 (MB)
    completing 50% with 150 violations
    elapsed time = 00:00:02, memory = 475.65 (MB)
    completing 60% with 149 violations
    elapsed time = 00:00:02, memory = 475.72 (MB)
    completing 70% with 149 violations
    elapsed time = 00:00:02, memory = 476.50 (MB)
    completing 80% with 149 violations
    elapsed time = 00:00:03, memory = 470.70 (MB)
    completing 90% with 149 violations
    elapsed time = 00:00:05, memory = 478.63 (MB)
    completing 100% with 147 violations
    elapsed time = 00:00:05, memory = 475.31 (MB)
  number of violations = 147
cpu time = 00:00:14, elapsed time = 00:00:05, memory = 475.31 (MB), peak = 563.89 (MB)
total wire length = 101621 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43234 um
total wire length on LAYER met2 = 56746 um
total wire length on LAYER met3 = 1555 um
total wire length on LAYER met4 = 84 um
total wire length on LAYER met5 = 0 um
total number of vias = 962
up-via summary (total 962):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    778
           met2    172
           met3     12
           met4      0
----------------------
                   962


start 29th optimization iteration ...
    completing 10% with 147 violations
    elapsed time = 00:00:00, memory = 475.31 (MB)
    completing 20% with 147 violations
    elapsed time = 00:00:00, memory = 475.99 (MB)
    completing 30% with 147 violations
    elapsed time = 00:00:01, memory = 466.46 (MB)
    completing 40% with 147 violations
    elapsed time = 00:00:01, memory = 477.43 (MB)
    completing 50% with 147 violations
    elapsed time = 00:00:02, memory = 475.59 (MB)
    completing 60% with 147 violations
    elapsed time = 00:00:03, memory = 475.84 (MB)
    completing 70% with 147 violations
    elapsed time = 00:00:03, memory = 475.84 (MB)
    completing 80% with 144 violations
    elapsed time = 00:00:03, memory = 466.51 (MB)
    completing 90% with 144 violations
    elapsed time = 00:00:04, memory = 476.39 (MB)
    completing 100% with 144 violations
    elapsed time = 00:00:04, memory = 466.53 (MB)
  number of violations = 144
cpu time = 00:00:11, elapsed time = 00:00:04, memory = 466.53 (MB), peak = 563.89 (MB)
total wire length = 101635 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43244 um
total wire length on LAYER met2 = 56752 um
total wire length on LAYER met3 = 1552 um
total wire length on LAYER met4 = 84 um
total wire length on LAYER met5 = 0 um
total number of vias = 969
up-via summary (total 969):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    784
           met2    173
           met3     12
           met4      0
----------------------
                   969


start 30th optimization iteration ...
    completing 10% with 144 violations
    elapsed time = 00:00:00, memory = 476.19 (MB)
    completing 20% with 144 violations
    elapsed time = 00:00:02, memory = 478.90 (MB)
    completing 30% with 144 violations
    elapsed time = 00:00:03, memory = 475.31 (MB)
    completing 40% with 144 violations
    elapsed time = 00:00:03, memory = 476.86 (MB)
    completing 50% with 144 violations
    elapsed time = 00:00:05, memory = 475.55 (MB)
    completing 60% with 144 violations
    elapsed time = 00:00:05, memory = 470.86 (MB)
    completing 70% with 144 violations
    elapsed time = 00:00:07, memory = 479.81 (MB)
    completing 80% with 144 violations
    elapsed time = 00:00:07, memory = 466.60 (MB)
    completing 90% with 144 violations
    elapsed time = 00:00:07, memory = 466.60 (MB)
    completing 100% with 144 violations
    elapsed time = 00:00:07, memory = 466.59 (MB)
  number of violations = 144
cpu time = 00:00:19, elapsed time = 00:00:07, memory = 466.59 (MB), peak = 563.89 (MB)
total wire length = 101638 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43255 um
total wire length on LAYER met2 = 56759 um
total wire length on LAYER met3 = 1541 um
total wire length on LAYER met4 = 82 um
total wire length on LAYER met5 = 0 um
total number of vias = 970
up-via summary (total 970):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    785
           met2    173
           met3     12
           met4      0
----------------------
                   970


start 31st optimization iteration ...
    completing 10% with 144 violations
    elapsed time = 00:00:00, memory = 475.09 (MB)
    completing 20% with 144 violations
    elapsed time = 00:00:02, memory = 479.17 (MB)
    completing 30% with 144 violations
    elapsed time = 00:00:03, memory = 475.44 (MB)
    completing 40% with 144 violations
    elapsed time = 00:00:03, memory = 476.21 (MB)
    completing 50% with 144 violations
    elapsed time = 00:00:05, memory = 476.57 (MB)
    completing 60% with 144 violations
    elapsed time = 00:00:05, memory = 466.45 (MB)
    completing 70% with 144 violations
    elapsed time = 00:00:07, memory = 476.85 (MB)
    completing 80% with 143 violations
    elapsed time = 00:00:08, memory = 466.46 (MB)
    completing 90% with 143 violations
    elapsed time = 00:00:08, memory = 466.45 (MB)
    completing 100% with 143 violations
    elapsed time = 00:00:08, memory = 466.44 (MB)
  number of violations = 143
cpu time = 00:00:20, elapsed time = 00:00:08, memory = 466.44 (MB), peak = 563.89 (MB)
total wire length = 101662 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43270 um
total wire length on LAYER met2 = 56762 um
total wire length on LAYER met3 = 1548 um
total wire length on LAYER met4 = 81 um
total wire length on LAYER met5 = 0 um
total number of vias = 971
up-via summary (total 971):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    788
           met2    173
           met3     10
           met4      0
----------------------
                   971


start 32nd optimization iteration ...
    completing 10% with 143 violations
    elapsed time = 00:00:00, memory = 470.85 (MB)
    completing 20% with 143 violations
    elapsed time = 00:00:03, memory = 479.09 (MB)
    completing 30% with 143 violations
    elapsed time = 00:00:04, memory = 475.72 (MB)
    completing 40% with 143 violations
    elapsed time = 00:00:04, memory = 478.56 (MB)
    completing 50% with 143 violations
    elapsed time = 00:00:06, memory = 476.81 (MB)
    completing 60% with 143 violations
    elapsed time = 00:00:07, memory = 475.23 (MB)
    completing 70% with 143 violations
    elapsed time = 00:00:08, memory = 477.32 (MB)
    completing 80% with 139 violations
    elapsed time = 00:00:09, memory = 471.00 (MB)
    completing 90% with 139 violations
    elapsed time = 00:00:09, memory = 471.00 (MB)
    completing 100% with 139 violations
    elapsed time = 00:00:09, memory = 471.00 (MB)
  number of violations = 139
cpu time = 00:00:22, elapsed time = 00:00:09, memory = 471.00 (MB), peak = 563.89 (MB)
total wire length = 101632 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43254 um
total wire length on LAYER met2 = 56731 um
total wire length on LAYER met3 = 1566 um
total wire length on LAYER met4 = 80 um
total wire length on LAYER met5 = 0 um
total number of vias = 969
up-via summary (total 969):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    788
           met2    173
           met3      8
           met4      0
----------------------
                   969


start 33rd optimization iteration ...
    completing 10% with 138 violations
    elapsed time = 00:00:00, memory = 467.62 (MB)
    completing 20% with 140 violations
    elapsed time = 00:00:00, memory = 467.64 (MB)
    completing 30% with 140 violations
    elapsed time = 00:00:00, memory = 466.43 (MB)
    completing 40% with 140 violations
    elapsed time = 00:00:00, memory = 466.43 (MB)
    completing 50% with 140 violations
    elapsed time = 00:00:00, memory = 467.72 (MB)
    completing 60% with 143 violations
    elapsed time = 00:00:01, memory = 468.86 (MB)
    completing 70% with 141 violations
    elapsed time = 00:00:01, memory = 468.92 (MB)
    completing 80% with 141 violations
    elapsed time = 00:00:01, memory = 467.55 (MB)
    completing 90% with 141 violations
    elapsed time = 00:00:01, memory = 467.61 (MB)
    completing 100% with 154 violations
    elapsed time = 00:00:02, memory = 468.64 (MB)
  number of violations = 154
cpu time = 00:00:04, elapsed time = 00:00:02, memory = 468.64 (MB), peak = 563.89 (MB)
total wire length = 101638 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43274 um
total wire length on LAYER met2 = 56730 um
total wire length on LAYER met3 = 1555 um
total wire length on LAYER met4 = 78 um
total wire length on LAYER met5 = 0 um
total number of vias = 967
up-via summary (total 967):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    786
           met2    175
           met3      6
           met4      0
----------------------
                   967


start 34th optimization iteration ...
    completing 10% with 154 violations
    elapsed time = 00:00:00, memory = 467.53 (MB)
    completing 20% with 154 violations
    elapsed time = 00:00:00, memory = 467.53 (MB)
    completing 30% with 154 violations
    elapsed time = 00:00:00, memory = 467.51 (MB)
    completing 40% with 154 violations
    elapsed time = 00:00:02, memory = 477.04 (MB)
    completing 50% with 154 violations
    elapsed time = 00:00:04, memory = 470.49 (MB)
    completing 60% with 154 violations
    elapsed time = 00:00:05, memory = 478.12 (MB)
    completing 70% with 154 violations
    elapsed time = 00:00:05, memory = 478.12 (MB)
    completing 80% with 154 violations
    elapsed time = 00:00:08, memory = 471.04 (MB)
    completing 90% with 154 violations
    elapsed time = 00:00:12, memory = 479.00 (MB)
    completing 100% with 141 violations
    elapsed time = 00:00:16, memory = 471.04 (MB)
  number of violations = 141
cpu time = 00:00:41, elapsed time = 00:00:16, memory = 471.04 (MB), peak = 563.89 (MB)
total wire length = 101643 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43287 um
total wire length on LAYER met2 = 56733 um
total wire length on LAYER met3 = 1544 um
total wire length on LAYER met4 = 77 um
total wire length on LAYER met5 = 0 um
total number of vias = 967
up-via summary (total 967):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    792
           met2    169
           met3      6
           met4      0
----------------------
                   967


start 35th optimization iteration ...
    completing 10% with 141 violations
    elapsed time = 00:00:00, memory = 466.45 (MB)
    completing 20% with 141 violations
    elapsed time = 00:00:00, memory = 466.49 (MB)
    completing 30% with 141 violations
    elapsed time = 00:00:00, memory = 466.52 (MB)
    completing 40% with 141 violations
    elapsed time = 00:00:02, memory = 479.10 (MB)
    completing 50% with 139 violations
    elapsed time = 00:00:05, memory = 472.57 (MB)
    completing 60% with 139 violations
    elapsed time = 00:00:05, memory = 478.17 (MB)
    completing 70% with 139 violations
    elapsed time = 00:00:05, memory = 478.17 (MB)
    completing 80% with 139 violations
    elapsed time = 00:00:08, memory = 470.83 (MB)
    completing 90% with 139 violations
    elapsed time = 00:00:11, memory = 477.71 (MB)
    completing 100% with 139 violations
    elapsed time = 00:00:14, memory = 475.63 (MB)
  number of violations = 139
cpu time = 00:00:35, elapsed time = 00:00:14, memory = 475.63 (MB), peak = 563.89 (MB)
total wire length = 101648 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43291 um
total wire length on LAYER met2 = 56729 um
total wire length on LAYER met3 = 1551 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 0 um
total number of vias = 966
up-via summary (total 966):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    792
           met2    170
           met3      4
           met4      0
----------------------
                   966


start 36th optimization iteration ...
    completing 10% with 139 violations
    elapsed time = 00:00:00, memory = 470.59 (MB)
    completing 20% with 139 violations
    elapsed time = 00:00:00, memory = 471.11 (MB)
    completing 30% with 139 violations
    elapsed time = 00:00:01, memory = 470.87 (MB)
    completing 40% with 139 violations
    elapsed time = 00:00:02, memory = 477.02 (MB)
    completing 50% with 139 violations
    elapsed time = 00:00:05, memory = 475.50 (MB)
    completing 60% with 138 violations
    elapsed time = 00:00:05, memory = 475.20 (MB)
    completing 70% with 138 violations
    elapsed time = 00:00:05, memory = 475.65 (MB)
    completing 80% with 138 violations
    elapsed time = 00:00:05, memory = 470.75 (MB)
    completing 90% with 138 violations
    elapsed time = 00:00:08, memory = 477.30 (MB)
    completing 100% with 138 violations
    elapsed time = 00:00:10, memory = 470.90 (MB)
  number of violations = 138
cpu time = 00:00:24, elapsed time = 00:00:10, memory = 470.90 (MB), peak = 563.89 (MB)
total wire length = 101654 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43291 um
total wire length on LAYER met2 = 56735 um
total wire length on LAYER met3 = 1551 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 0 um
total number of vias = 968
up-via summary (total 968):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    792
           met2    172
           met3      4
           met4      0
----------------------
                   968


start 37th optimization iteration ...
    completing 10% with 138 violations
    elapsed time = 00:00:00, memory = 470.82 (MB)
    completing 20% with 138 violations
    elapsed time = 00:00:00, memory = 470.81 (MB)
    completing 30% with 138 violations
    elapsed time = 00:00:01, memory = 470.95 (MB)
    completing 40% with 138 violations
    elapsed time = 00:00:02, memory = 477.46 (MB)
    completing 50% with 138 violations
    elapsed time = 00:00:04, memory = 475.42 (MB)
    completing 60% with 138 violations
    elapsed time = 00:00:04, memory = 475.46 (MB)
    completing 70% with 138 violations
    elapsed time = 00:00:04, memory = 475.50 (MB)
    completing 80% with 135 violations
    elapsed time = 00:00:04, memory = 466.45 (MB)
    completing 90% with 135 violations
    elapsed time = 00:00:06, memory = 476.49 (MB)
    completing 100% with 135 violations
    elapsed time = 00:00:07, memory = 466.55 (MB)
  number of violations = 135
cpu time = 00:00:16, elapsed time = 00:00:07, memory = 466.55 (MB), peak = 563.89 (MB)
total wire length = 101653 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43279 um
total wire length on LAYER met2 = 56734 um
total wire length on LAYER met3 = 1562 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 0 um
total number of vias = 966
up-via summary (total 966):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    790
           met2    172
           met3      4
           met4      0
----------------------
                   966


start 38th optimization iteration ...
    completing 10% with 135 violations
    elapsed time = 00:00:00, memory = 476.68 (MB)
    completing 20% with 135 violations
    elapsed time = 00:00:06, memory = 481.10 (MB)
    completing 30% with 135 violations
    elapsed time = 00:00:08, memory = 475.35 (MB)
    completing 40% with 135 violations
    elapsed time = 00:00:08, memory = 476.89 (MB)
    completing 50% with 135 violations
    elapsed time = 00:00:10, memory = 475.39 (MB)
    completing 60% with 135 violations
    elapsed time = 00:00:10, memory = 470.82 (MB)
    completing 70% with 135 violations
    elapsed time = 00:00:15, memory = 478.28 (MB)
    completing 80% with 134 violations
    elapsed time = 00:00:16, memory = 466.54 (MB)
    completing 90% with 134 violations
    elapsed time = 00:00:16, memory = 466.52 (MB)
    completing 100% with 134 violations
    elapsed time = 00:00:16, memory = 466.56 (MB)
  number of violations = 134
cpu time = 00:00:41, elapsed time = 00:00:16, memory = 466.56 (MB), peak = 563.89 (MB)
total wire length = 101654 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43279 um
total wire length on LAYER met2 = 56735 um
total wire length on LAYER met3 = 1562 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 0 um
total number of vias = 966
up-via summary (total 966):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    790
           met2    172
           met3      4
           met4      0
----------------------
                   966


start 39th optimization iteration ...
    completing 10% with 134 violations
    elapsed time = 00:00:00, memory = 475.21 (MB)
    completing 20% with 134 violations
    elapsed time = 00:00:05, memory = 480.57 (MB)
    completing 30% with 134 violations
    elapsed time = 00:00:08, memory = 470.78 (MB)
    completing 40% with 134 violations
    elapsed time = 00:00:08, memory = 472.34 (MB)
    completing 50% with 134 violations
    elapsed time = 00:00:10, memory = 478.23 (MB)
    completing 60% with 134 violations
    elapsed time = 00:00:11, memory = 470.92 (MB)
    completing 70% with 134 violations
    elapsed time = 00:00:15, memory = 478.81 (MB)
    completing 80% with 134 violations
    elapsed time = 00:00:16, memory = 466.49 (MB)
    completing 90% with 134 violations
    elapsed time = 00:00:16, memory = 466.52 (MB)
    completing 100% with 134 violations
    elapsed time = 00:00:16, memory = 466.46 (MB)
  number of violations = 134
cpu time = 00:00:41, elapsed time = 00:00:16, memory = 466.46 (MB), peak = 563.89 (MB)
total wire length = 101642 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43267 um
total wire length on LAYER met2 = 56734 um
total wire length on LAYER met3 = 1563 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 0 um
total number of vias = 962
up-via summary (total 962):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    786
           met2    172
           met3      4
           met4      0
----------------------
                   962


start 40th optimization iteration ...
    completing 10% with 134 violations
    elapsed time = 00:00:00, memory = 470.83 (MB)
    completing 20% with 134 violations
    elapsed time = 00:00:07, memory = 480.25 (MB)
    completing 30% with 133 violations
    elapsed time = 00:00:08, memory = 474.97 (MB)
    completing 40% with 133 violations
    elapsed time = 00:00:08, memory = 478.58 (MB)
    completing 50% with 133 violations
    elapsed time = 00:00:11, memory = 476.64 (MB)
    completing 60% with 133 violations
    elapsed time = 00:00:11, memory = 471.07 (MB)
    completing 70% with 133 violations
    elapsed time = 00:00:14, memory = 478.83 (MB)
    completing 80% with 133 violations
    elapsed time = 00:00:15, memory = 466.46 (MB)
    completing 90% with 133 violations
    elapsed time = 00:00:15, memory = 466.45 (MB)
    completing 100% with 133 violations
    elapsed time = 00:00:15, memory = 466.45 (MB)
  number of violations = 133
cpu time = 00:00:41, elapsed time = 00:00:15, memory = 466.45 (MB), peak = 563.89 (MB)
total wire length = 101641 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43268 um
total wire length on LAYER met2 = 56734 um
total wire length on LAYER met3 = 1561 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 0 um
total number of vias = 964
up-via summary (total 964):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    788
           met2    172
           met3      4
           met4      0
----------------------
                   964


start 41st optimization iteration ...
    completing 10% with 134 violations
    elapsed time = 00:00:00, memory = 466.47 (MB)
    completing 20% with 136 violations
    elapsed time = 00:00:00, memory = 468.73 (MB)
    completing 30% with 136 violations
    elapsed time = 00:00:00, memory = 466.44 (MB)
    completing 40% with 136 violations
    elapsed time = 00:00:00, memory = 466.44 (MB)
    completing 50% with 136 violations
    elapsed time = 00:00:00, memory = 466.44 (MB)
    completing 60% with 136 violations
    elapsed time = 00:00:01, memory = 467.55 (MB)
    completing 70% with 147 violations
    elapsed time = 00:00:01, memory = 467.55 (MB)
    completing 80% with 147 violations
    elapsed time = 00:00:01, memory = 467.48 (MB)
    completing 90% with 147 violations
    elapsed time = 00:00:01, memory = 467.48 (MB)
    completing 100% with 163 violations
    elapsed time = 00:00:01, memory = 468.18 (MB)
  number of violations = 163
cpu time = 00:00:04, elapsed time = 00:00:02, memory = 468.18 (MB), peak = 563.89 (MB)
total wire length = 101639 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43267 um
total wire length on LAYER met2 = 56738 um
total wire length on LAYER met3 = 1556 um
total wire length on LAYER met4 = 78 um
total wire length on LAYER met5 = 0 um
total number of vias = 979
up-via summary (total 979):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    795
           met2    178
           met3      6
           met4      0
----------------------
                   979


start 42nd optimization iteration ...
    completing 10% with 163 violations
    elapsed time = 00:00:00, memory = 467.51 (MB)
    completing 20% with 163 violations
    elapsed time = 00:00:00, memory = 467.51 (MB)
    completing 30% with 163 violations
    elapsed time = 00:00:00, memory = 467.50 (MB)
    completing 40% with 163 violations
    elapsed time = 00:00:04, memory = 477.05 (MB)
    completing 50% with 153 violations
    elapsed time = 00:00:09, memory = 471.19 (MB)
    completing 60% with 153 violations
    elapsed time = 00:00:11, memory = 476.76 (MB)
    completing 70% with 153 violations
    elapsed time = 00:00:11, memory = 476.76 (MB)
    completing 80% with 151 violations
    elapsed time = 00:00:18, memory = 466.43 (MB)
    completing 90% with 151 violations
    elapsed time = 00:00:28, memory = 477.46 (MB)
    completing 100% with 130 violations
    elapsed time = 00:00:38, memory = 471.11 (MB)
  number of violations = 130
cpu time = 00:01:32, elapsed time = 00:00:38, memory = 471.11 (MB), peak = 563.89 (MB)
total wire length = 101638 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43295 um
total wire length on LAYER met2 = 56736 um
total wire length on LAYER met3 = 1528 um
total wire length on LAYER met4 = 78 um
total wire length on LAYER met5 = 0 um
total number of vias = 976
up-via summary (total 976):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    800
           met2    170
           met3      6
           met4      0
----------------------
                   976


start 43rd optimization iteration ...
    completing 10% with 130 violations
    elapsed time = 00:00:00, memory = 466.46 (MB)
    completing 20% with 130 violations
    elapsed time = 00:00:00, memory = 466.46 (MB)
    completing 30% with 130 violations
    elapsed time = 00:00:00, memory = 466.46 (MB)
    completing 40% with 130 violations
    elapsed time = 00:00:04, memory = 477.57 (MB)
    completing 50% with 130 violations
    elapsed time = 00:00:10, memory = 474.35 (MB)
    completing 60% with 130 violations
    elapsed time = 00:00:11, memory = 476.96 (MB)
    completing 70% with 130 violations
    elapsed time = 00:00:11, memory = 476.96 (MB)
    completing 80% with 130 violations
    elapsed time = 00:00:18, memory = 471.00 (MB)
    completing 90% with 130 violations
    elapsed time = 00:00:25, memory = 478.69 (MB)
    completing 100% with 124 violations
    elapsed time = 00:00:31, memory = 471.11 (MB)
  number of violations = 124
cpu time = 00:01:17, elapsed time = 00:00:31, memory = 471.11 (MB), peak = 563.89 (MB)
total wire length = 101592 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43284 um
total wire length on LAYER met2 = 56696 um
total wire length on LAYER met3 = 1534 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 0 um
total number of vias = 978
up-via summary (total 978):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    803
           met2    171
           met3      4
           met4      0
----------------------
                   978


start 44th optimization iteration ...
    completing 10% with 124 violations
    elapsed time = 00:00:00, memory = 471.11 (MB)
    completing 20% with 124 violations
    elapsed time = 00:00:00, memory = 471.11 (MB)
    completing 30% with 124 violations
    elapsed time = 00:00:01, memory = 470.98 (MB)
    completing 40% with 124 violations
    elapsed time = 00:00:04, memory = 478.82 (MB)
    completing 50% with 124 violations
    elapsed time = 00:00:09, memory = 471.10 (MB)
    completing 60% with 124 violations
    elapsed time = 00:00:09, memory = 475.18 (MB)
    completing 70% with 124 violations
    elapsed time = 00:00:09, memory = 475.69 (MB)
    completing 80% with 124 violations
    elapsed time = 00:00:10, memory = 471.04 (MB)
    completing 90% with 124 violations
    elapsed time = 00:00:15, memory = 477.48 (MB)
    completing 100% with 124 violations
    elapsed time = 00:00:19, memory = 466.45 (MB)
  number of violations = 124
cpu time = 00:00:49, elapsed time = 00:00:19, memory = 466.45 (MB), peak = 563.89 (MB)
total wire length = 101575 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43262 um
total wire length on LAYER met2 = 56695 um
total wire length on LAYER met3 = 1540 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 0 um
total number of vias = 974
up-via summary (total 974):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    801
           met2    169
           met3      4
           met4      0
----------------------
                   974


start 45th optimization iteration ...
    completing 10% with 124 violations
    elapsed time = 00:00:00, memory = 470.57 (MB)
    completing 20% with 124 violations
    elapsed time = 00:00:00, memory = 471.10 (MB)
    completing 30% with 124 violations
    elapsed time = 00:00:03, memory = 470.99 (MB)
    completing 40% with 124 violations
    elapsed time = 00:00:06, memory = 476.20 (MB)
    completing 50% with 124 violations
    elapsed time = 00:00:08, memory = 475.39 (MB)
    completing 60% with 124 violations
    elapsed time = 00:00:08, memory = 474.96 (MB)
    completing 70% with 124 violations
    elapsed time = 00:00:08, memory = 475.73 (MB)
    completing 80% with 124 violations
    elapsed time = 00:00:09, memory = 470.69 (MB)
    completing 90% with 124 violations
    elapsed time = 00:00:12, memory = 477.48 (MB)
    completing 100% with 124 violations
    elapsed time = 00:00:15, memory = 470.90 (MB)
  number of violations = 124
cpu time = 00:00:36, elapsed time = 00:00:15, memory = 470.90 (MB), peak = 563.89 (MB)
total wire length = 101583 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43234 um
total wire length on LAYER met2 = 56702 um
total wire length on LAYER met3 = 1569 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 0 um
total number of vias = 973
up-via summary (total 973):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    798
           met2    171
           met3      4
           met4      0
----------------------
                   973


start 46th optimization iteration ...
    completing 10% with 124 violations
    elapsed time = 00:00:00, memory = 476.95 (MB)
    completing 20% with 124 violations
    elapsed time = 00:00:11, memory = 480.49 (MB)
    completing 30% with 124 violations
    elapsed time = 00:00:15, memory = 470.58 (MB)
    completing 40% with 124 violations
    elapsed time = 00:00:15, memory = 472.15 (MB)
    completing 50% with 124 violations
    elapsed time = 00:00:20, memory = 475.53 (MB)
    completing 60% with 124 violations
    elapsed time = 00:00:20, memory = 470.82 (MB)
    completing 70% with 124 violations
    elapsed time = 00:00:31, memory = 479.04 (MB)
    completing 80% with 124 violations
    elapsed time = 00:00:32, memory = 471.06 (MB)
    completing 90% with 124 violations
    elapsed time = 00:00:32, memory = 471.14 (MB)
    completing 100% with 124 violations
    elapsed time = 00:00:32, memory = 471.12 (MB)
  number of violations = 124
cpu time = 00:01:22, elapsed time = 00:00:32, memory = 471.12 (MB), peak = 563.89 (MB)
total wire length = 101579 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43234 um
total wire length on LAYER met2 = 56698 um
total wire length on LAYER met3 = 1569 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 0 um
total number of vias = 973
up-via summary (total 973):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    798
           met2    171
           met3      4
           met4      0
----------------------
                   973


start 47th optimization iteration ...
    completing 10% with 124 violations
    elapsed time = 00:00:00, memory = 475.44 (MB)
    completing 20% with 124 violations
    elapsed time = 00:00:12, memory = 481.10 (MB)
    completing 30% with 124 violations
    elapsed time = 00:00:18, memory = 474.89 (MB)
    completing 40% with 124 violations
    elapsed time = 00:00:18, memory = 477.47 (MB)
    completing 50% with 124 violations
    elapsed time = 00:00:23, memory = 476.69 (MB)
    completing 60% with 124 violations
    elapsed time = 00:00:23, memory = 470.86 (MB)
    completing 70% with 124 violations
    elapsed time = 00:00:34, memory = 479.21 (MB)
    completing 80% with 124 violations
    elapsed time = 00:00:35, memory = 471.11 (MB)
    completing 90% with 124 violations
    elapsed time = 00:00:35, memory = 471.13 (MB)
    completing 100% with 124 violations
    elapsed time = 00:00:35, memory = 471.21 (MB)
  number of violations = 124
cpu time = 00:01:30, elapsed time = 00:00:35, memory = 471.21 (MB), peak = 563.89 (MB)
total wire length = 101576 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43217 um
total wire length on LAYER met2 = 56697 um
total wire length on LAYER met3 = 1583 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 0 um
total number of vias = 970
up-via summary (total 970):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    794
           met2    172
           met3      4
           met4      0
----------------------
                   970


start 48th optimization iteration ...
    completing 10% with 124 violations
    elapsed time = 00:00:00, memory = 475.50 (MB)
    completing 20% with 124 violations
    elapsed time = 00:00:14, memory = 479.39 (MB)
    completing 30% with 124 violations
    elapsed time = 00:00:17, memory = 473.69 (MB)
    completing 40% with 124 violations
    elapsed time = 00:00:17, memory = 476.52 (MB)
    completing 50% with 124 violations
    elapsed time = 00:00:22, memory = 478.17 (MB)
    completing 60% with 124 violations
    elapsed time = 00:00:23, memory = 470.56 (MB)
    completing 70% with 124 violations
    elapsed time = 00:00:30, memory = 477.59 (MB)
    completing 80% with 123 violations
    elapsed time = 00:00:32, memory = 471.07 (MB)
    completing 90% with 123 violations
    elapsed time = 00:00:32, memory = 471.09 (MB)
    completing 100% with 123 violations
    elapsed time = 00:00:32, memory = 471.07 (MB)
  number of violations = 123
cpu time = 00:01:24, elapsed time = 00:00:32, memory = 471.07 (MB), peak = 563.89 (MB)
total wire length = 101552 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43216 um
total wire length on LAYER met2 = 56675 um
total wire length on LAYER met3 = 1583 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 0 um
total number of vias = 969
up-via summary (total 969):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    793
           met2    172
           met3      4
           met4      0
----------------------
                   969


start 49th optimization iteration ...
    completing 10% with 131 violations
    elapsed time = 00:00:00, memory = 471.06 (MB)
    completing 20% with 145 violations
    elapsed time = 00:00:00, memory = 468.86 (MB)
    completing 30% with 157 violations
    elapsed time = 00:00:01, memory = 467.54 (MB)
    completing 40% with 157 violations
    elapsed time = 00:00:01, memory = 466.32 (MB)
    completing 50% with 157 violations
    elapsed time = 00:00:01, memory = 467.72 (MB)
    completing 60% with 157 violations
    elapsed time = 00:00:01, memory = 467.59 (MB)
    completing 70% with 172 violations
    elapsed time = 00:00:02, memory = 467.70 (MB)
    completing 80% with 172 violations
    elapsed time = 00:00:02, memory = 467.68 (MB)
    completing 90% with 172 violations
    elapsed time = 00:00:02, memory = 467.68 (MB)
    completing 100% with 172 violations
    elapsed time = 00:00:02, memory = 467.68 (MB)
  number of violations = 172
cpu time = 00:00:05, elapsed time = 00:00:02, memory = 467.68 (MB), peak = 563.89 (MB)
total wire length = 101540 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43254 um
total wire length on LAYER met2 = 56670 um
total wire length on LAYER met3 = 1530 um
total wire length on LAYER met4 = 84 um
total wire length on LAYER met5 = 0 um
total number of vias = 976
up-via summary (total 976):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    797
           met2    170
           met3      9
           met4      0
----------------------
                   976


start 50th optimization iteration ...
    completing 10% with 172 violations
    elapsed time = 00:00:00, memory = 467.68 (MB)
    completing 20% with 172 violations
    elapsed time = 00:00:00, memory = 467.68 (MB)
    completing 30% with 172 violations
    elapsed time = 00:00:00, memory = 467.68 (MB)
    completing 40% with 172 violations
    elapsed time = 00:00:18, memory = 477.99 (MB)
    completing 50% with 172 violations
    elapsed time = 00:00:30, memory = 471.16 (MB)
    completing 60% with 172 violations
    elapsed time = 00:00:32, memory = 478.14 (MB)
    completing 70% with 172 violations
    elapsed time = 00:00:32, memory = 478.14 (MB)
    completing 80% with 170 violations
    elapsed time = 00:00:46, memory = 466.43 (MB)
    completing 90% with 170 violations
    elapsed time = 00:01:13, memory = 478.78 (MB)
    completing 100% with 169 violations
    elapsed time = 00:01:31, memory = 466.43 (MB)
  number of violations = 169
cpu time = 00:03:46, elapsed time = 00:01:31, memory = 466.43 (MB), peak = 563.89 (MB)
total wire length = 101550 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43243 um
total wire length on LAYER met2 = 56675 um
total wire length on LAYER met3 = 1543 um
total wire length on LAYER met4 = 87 um
total wire length on LAYER met5 = 0 um
total number of vias = 984
up-via summary (total 984):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    805
           met2    170
           met3      9
           met4      0
----------------------
                   984


start 51st optimization iteration ...
    completing 10% with 169 violations
    elapsed time = 00:00:00, memory = 466.52 (MB)
    completing 20% with 169 violations
    elapsed time = 00:00:00, memory = 466.51 (MB)
    completing 30% with 169 violations
    elapsed time = 00:00:00, memory = 466.44 (MB)
    completing 40% with 169 violations
    elapsed time = 00:00:12, memory = 479.25 (MB)
    completing 50% with 168 violations
    elapsed time = 00:00:31, memory = 466.45 (MB)
    completing 60% with 168 violations
    elapsed time = 00:00:33, memory = 477.88 (MB)
    completing 70% with 168 violations
    elapsed time = 00:00:33, memory = 477.88 (MB)
    completing 80% with 168 violations
    elapsed time = 00:00:48, memory = 466.49 (MB)
    completing 90% with 168 violations
    elapsed time = 00:01:08, memory = 476.25 (MB)
    completing 100% with 167 violations
    elapsed time = 00:01:26, memory = 471.03 (MB)
  number of violations = 167
cpu time = 00:03:29, elapsed time = 00:01:26, memory = 471.03 (MB), peak = 563.89 (MB)
total wire length = 101558 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43269 um
total wire length on LAYER met2 = 56679 um
total wire length on LAYER met3 = 1518 um
total wire length on LAYER met4 = 91 um
total wire length on LAYER met5 = 0 um
total number of vias = 990
up-via summary (total 990):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    809
           met2    168
           met3     13
           met4      0
----------------------
                   990


start 52nd optimization iteration ...
    completing 10% with 167 violations
    elapsed time = 00:00:00, memory = 466.45 (MB)
    completing 20% with 167 violations
    elapsed time = 00:00:00, memory = 466.45 (MB)
    completing 30% with 167 violations
    elapsed time = 00:00:04, memory = 466.48 (MB)
    completing 40% with 167 violations
    elapsed time = 00:00:16, memory = 477.56 (MB)
    completing 50% with 167 violations
    elapsed time = 00:00:30, memory = 471.07 (MB)
    completing 60% with 165 violations
    elapsed time = 00:00:30, memory = 470.57 (MB)
    completing 70% with 165 violations
    elapsed time = 00:00:30, memory = 471.09 (MB)
    completing 80% with 165 violations
    elapsed time = 00:00:33, memory = 471.03 (MB)
    completing 90% with 165 violations
    elapsed time = 00:00:48, memory = 477.57 (MB)
    completing 100% with 162 violations
    elapsed time = 00:00:58, memory = 471.27 (MB)
  number of violations = 162
cpu time = 00:02:34, elapsed time = 00:00:58, memory = 471.27 (MB), peak = 563.89 (MB)
total wire length = 101549 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43272 um
total wire length on LAYER met2 = 56669 um
total wire length on LAYER met3 = 1522 um
total wire length on LAYER met4 = 84 um
total wire length on LAYER met5 = 0 um
total number of vias = 989
up-via summary (total 989):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    809
           met2    170
           met3     10
           met4      0
----------------------
                   989


start 53rd optimization iteration ...
    completing 10% with 162 violations
    elapsed time = 00:00:00, memory = 471.27 (MB)
    completing 20% with 162 violations
    elapsed time = 00:00:00, memory = 471.27 (MB)
    completing 30% with 162 violations
    elapsed time = 00:00:05, memory = 466.44 (MB)
    completing 40% with 162 violations
    elapsed time = 00:00:17, memory = 476.71 (MB)
    completing 50% with 161 violations
    elapsed time = 00:00:24, memory = 475.62 (MB)
    completing 60% with 161 violations
    elapsed time = 00:00:24, memory = 474.71 (MB)
    completing 70% with 161 violations
    elapsed time = 00:00:24, memory = 476.26 (MB)
    completing 80% with 158 violations
    elapsed time = 00:00:26, memory = 470.57 (MB)
    completing 90% with 158 violations
    elapsed time = 00:00:36, memory = 477.59 (MB)
    completing 100% with 157 violations
    elapsed time = 00:00:43, memory = 470.93 (MB)
  number of violations = 157
cpu time = 00:01:49, elapsed time = 00:00:44, memory = 470.93 (MB), peak = 563.89 (MB)
total wire length = 101549 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43270 um
total wire length on LAYER met2 = 56668 um
total wire length on LAYER met3 = 1524 um
total wire length on LAYER met4 = 85 um
total wire length on LAYER met5 = 0 um
total number of vias = 993
up-via summary (total 993):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    811
           met2    172
           met3     10
           met4      0
----------------------
                   993


start 54th optimization iteration ...
    completing 10% with 157 violations
    elapsed time = 00:00:02, memory = 476.96 (MB)
    completing 20% with 157 violations
    elapsed time = 00:00:39, memory = 479.90 (MB)
    completing 30% with 156 violations
    elapsed time = 00:00:57, memory = 475.25 (MB)
    completing 40% with 156 violations
    elapsed time = 00:00:57, memory = 476.54 (MB)
    completing 50% with 156 violations
    elapsed time = 00:01:06, memory = 475.54 (MB)
    completing 60% with 156 violations
    elapsed time = 00:01:06, memory = 470.91 (MB)
    completing 70% with 156 violations
    elapsed time = 00:01:44, memory = 476.96 (MB)
    completing 80% with 156 violations
    elapsed time = 00:01:48, memory = 471.21 (MB)
    completing 90% with 156 violations
    elapsed time = 00:01:48, memory = 471.21 (MB)
    completing 100% with 156 violations
    elapsed time = 00:01:48, memory = 471.21 (MB)
  number of violations = 156
cpu time = 00:04:35, elapsed time = 00:01:48, memory = 471.21 (MB), peak = 563.89 (MB)
total wire length = 101511 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43215 um
total wire length on LAYER met2 = 56636 um
total wire length on LAYER met3 = 1576 um
total wire length on LAYER met4 = 82 um
total wire length on LAYER met5 = 0 um
total number of vias = 983
up-via summary (total 983):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    802
           met2    173
           met3      8
           met4      0
----------------------
                   983


start 55th optimization iteration ...
    completing 10% with 156 violations
    elapsed time = 00:00:00, memory = 475.54 (MB)
    completing 20% with 156 violations
    elapsed time = 00:00:39, memory = 479.22 (MB)
    completing 30% with 156 violations
    elapsed time = 00:01:08, memory = 475.08 (MB)
    completing 40% with 156 violations
    elapsed time = 00:01:08, memory = 477.66 (MB)
    completing 50% with 156 violations
    elapsed time = 00:01:20, memory = 476.70 (MB)
    completing 60% with 156 violations
    elapsed time = 00:01:21, memory = 475.43 (MB)
    completing 70% with 156 violations
    elapsed time = 00:01:53, memory = 478.97 (MB)
    completing 80% with 156 violations
    elapsed time = 00:01:56, memory = 476.95 (MB)
    completing 90% with 156 violations
    elapsed time = 00:01:56, memory = 476.95 (MB)
    completing 100% with 156 violations
    elapsed time = 00:01:56, memory = 476.95 (MB)
  number of violations = 156
cpu time = 00:04:54, elapsed time = 00:01:57, memory = 476.95 (MB), peak = 563.89 (MB)
total wire length = 101511 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43215 um
total wire length on LAYER met2 = 56636 um
total wire length on LAYER met3 = 1576 um
total wire length on LAYER met4 = 82 um
total wire length on LAYER met5 = 0 um
total number of vias = 983
up-via summary (total 983):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    802
           met2    173
           met3      8
           met4      0
----------------------
                   983


start 56th optimization iteration ...
    completing 10% with 156 violations
    elapsed time = 00:00:00, memory = 476.95 (MB)
    completing 20% with 156 violations
    elapsed time = 00:00:49, memory = 480.86 (MB)
    completing 30% with 155 violations
    elapsed time = 00:01:01, memory = 471.59 (MB)
    completing 40% with 155 violations
    elapsed time = 00:01:01, memory = 472.36 (MB)
    completing 50% with 155 violations
    elapsed time = 00:01:16, memory = 478.20 (MB)
    completing 60% with 155 violations
    elapsed time = 00:01:18, memory = 475.18 (MB)
    completing 70% with 155 violations
    elapsed time = 00:01:41, memory = 477.20 (MB)
    completing 80% with 150 violations
    elapsed time = 00:01:51, memory = 471.07 (MB)
    completing 90% with 150 violations
    elapsed time = 00:01:51, memory = 471.07 (MB)
    completing 100% with 150 violations
    elapsed time = 00:01:51, memory = 471.05 (MB)
  number of violations = 150
cpu time = 00:04:38, elapsed time = 00:01:51, memory = 471.05 (MB), peak = 563.89 (MB)
total wire length = 101512 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43156 um
total wire length on LAYER met2 = 56638 um
total wire length on LAYER met3 = 1633 um
total wire length on LAYER met4 = 85 um
total wire length on LAYER met5 = 0 um
total number of vias = 992
up-via summary (total 992):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    805
           met2    175
           met3     12
           met4      0
----------------------
                   992


start 57th optimization iteration ...
    completing 10% with 146 violations
    elapsed time = 00:00:00, memory = 467.59 (MB)
    completing 20% with 158 violations
    elapsed time = 00:00:00, memory = 467.70 (MB)
    completing 30% with 158 violations
    elapsed time = 00:00:00, memory = 466.43 (MB)
    completing 40% with 158 violations
    elapsed time = 00:00:01, memory = 466.43 (MB)
    completing 50% with 158 violations
    elapsed time = 00:00:01, memory = 466.43 (MB)
    completing 60% with 161 violations
    elapsed time = 00:00:01, memory = 467.64 (MB)
    completing 70% with 168 violations
    elapsed time = 00:00:01, memory = 467.51 (MB)
    completing 80% with 168 violations
    elapsed time = 00:00:01, memory = 468.56 (MB)
    completing 90% with 180 violations
    elapsed time = 00:00:02, memory = 467.41 (MB)
    completing 100% with 190 violations
    elapsed time = 00:00:02, memory = 468.72 (MB)
  number of violations = 190
cpu time = 00:00:05, elapsed time = 00:00:02, memory = 468.72 (MB), peak = 563.89 (MB)
total wire length = 101528 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43168 um
total wire length on LAYER met2 = 56654 um
total wire length on LAYER met3 = 1624 um
total wire length on LAYER met4 = 79 um
total wire length on LAYER met5 = 0 um
total number of vias = 1013
up-via summary (total 1013):

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1     820
           met2     185
           met3       8
           met4       0
-----------------------
                   1013


start 58th optimization iteration ...
    completing 10% with 190 violations
    elapsed time = 00:00:00, memory = 467.52 (MB)
    completing 20% with 190 violations
    elapsed time = 00:00:00, memory = 467.52 (MB)
    completing 30% with 190 violations
    elapsed time = 00:00:00, memory = 467.52 (MB)
    completing 40% with 190 violations
    elapsed time = 00:00:37, memory = 477.12 (MB)
    completing 50% with 186 violations
    elapsed time = 00:01:08, memory = 466.43 (MB)
    completing 60% with 186 violations
    elapsed time = 00:01:16, memory = 479.68 (MB)
    completing 70% with 186 violations
    elapsed time = 00:01:16, memory = 479.68 (MB)
    completing 80% with 174 violations
    elapsed time = 00:01:44, memory = 470.85 (MB)
    completing 90% with 174 violations
    elapsed time = 00:02:57, memory = 478.82 (MB)
    completing 100% with 157 violations
    elapsed time = 00:03:38, memory = 466.44 (MB)
  number of violations = 157
cpu time = 00:08:55, elapsed time = 00:03:38, memory = 466.44 (MB), peak = 563.89 (MB)
total wire length = 101519 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43169 um
total wire length on LAYER met2 = 56643 um
total wire length on LAYER met3 = 1618 um
total wire length on LAYER met4 = 87 um
total wire length on LAYER met5 = 0 um
total number of vias = 1004
up-via summary (total 1004):

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1     813
           met2     177
           met3      14
           met4       0
-----------------------
                   1004


start 59th optimization iteration ...
    completing 10% with 157 violations
    elapsed time = 00:00:00, memory = 466.45 (MB)
    completing 20% with 157 violations
    elapsed time = 00:00:00, memory = 466.53 (MB)
    completing 30% with 157 violations
    elapsed time = 00:00:00, memory = 466.45 (MB)
    completing 40% with 157 violations
    elapsed time = 00:00:27, memory = 477.61 (MB)
    completing 50% with 157 violations
    elapsed time = 00:01:05, memory = 472.62 (MB)
    completing 60% with 157 violations
    elapsed time = 00:01:09, memory = 478.43 (MB)
    completing 70% with 157 violations
    elapsed time = 00:01:09, memory = 478.43 (MB)
    completing 80% with 153 violations
    elapsed time = 00:01:37, memory = 470.80 (MB)
    completing 90% with 153 violations
    elapsed time = 00:02:27, memory = 477.66 (MB)
    completing 100% with 153 violations
    elapsed time = 00:02:51, memory = 466.49 (MB)
  number of violations = 153
cpu time = 00:07:09, elapsed time = 00:02:51, memory = 466.49 (MB), peak = 563.89 (MB)
total wire length = 101523 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43162 um
total wire length on LAYER met2 = 56639 um
total wire length on LAYER met3 = 1636 um
total wire length on LAYER met4 = 85 um
total wire length on LAYER met5 = 0 um
total number of vias = 1004
up-via summary (total 1004):

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1     813
           met2     177
           met3      14
           met4       0
-----------------------
                   1004


start 60th optimization iteration ...
    completing 10% with 153 violations
    elapsed time = 00:00:00, memory = 470.62 (MB)
    completing 20% with 153 violations
    elapsed time = 00:00:00, memory = 470.88 (MB)
    completing 30% with 153 violations
    elapsed time = 00:00:21, memory = 466.45 (MB)
    completing 40% with 153 violations
    elapsed time = 00:00:46, memory = 477.36 (MB)
    completing 50% with 153 violations
    elapsed time = 00:01:15, memory = 475.54 (MB)
    completing 60% with 153 violations
    elapsed time = 00:01:15, memory = 470.83 (MB)
    completing 70% with 153 violations
    elapsed time = 00:01:15, memory = 471.34 (MB)
    completing 80% with 153 violations
    elapsed time = 00:01:34, memory = 466.50 (MB)
    completing 90% with 153 violations
    elapsed time = 00:02:10, memory = 477.57 (MB)
    completing 100% with 153 violations
    elapsed time = 00:02:30, memory = 471.30 (MB)
  number of violations = 153
cpu time = 00:05:57, elapsed time = 00:02:30, memory = 471.30 (MB), peak = 563.89 (MB)
total wire length = 101534 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43181 um
total wire length on LAYER met2 = 56644 um
total wire length on LAYER met3 = 1620 um
total wire length on LAYER met4 = 87 um
total wire length on LAYER met5 = 0 um
total number of vias = 1008
up-via summary (total 1008):

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1     815
           met2     177
           met3      16
           met4       0
-----------------------
                   1008


start 61st optimization iteration ...
    completing 10% with 153 violations
    elapsed time = 00:00:00, memory = 466.45 (MB)
    completing 20% with 153 violations
    elapsed time = 00:00:00, memory = 466.45 (MB)
    completing 30% with 153 violations
    elapsed time = 00:00:19, memory = 470.96 (MB)
    completing 40% with 153 violations
    elapsed time = 00:00:43, memory = 478.77 (MB)
    completing 50% with 144 violations
    elapsed time = 00:01:02, memory = 475.62 (MB)
    completing 60% with 144 violations
    elapsed time = 00:01:02, memory = 470.60 (MB)
    completing 70% with 144 violations
    elapsed time = 00:01:02, memory = 471.12 (MB)
    completing 80% with 144 violations
    elapsed time = 00:01:07, memory = 470.55 (MB)
    completing 90% with 144 violations
    elapsed time = 00:01:22, memory = 477.54 (MB)
    completing 100% with 144 violations
    elapsed time = 00:01:39, memory = 470.97 (MB)
  number of violations = 144
cpu time = 00:03:50, elapsed time = 00:01:39, memory = 470.97 (MB), peak = 563.89 (MB)
total wire length = 101536 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43169 um
total wire length on LAYER met2 = 56640 um
total wire length on LAYER met3 = 1637 um
total wire length on LAYER met4 = 89 um
total wire length on LAYER met5 = 0 um
total number of vias = 1014
up-via summary (total 1014):

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1     818
           met2     178
           met3      18
           met4       0
-----------------------
                   1014


start 62nd optimization iteration ...
    completing 10% with 144 violations
    elapsed time = 00:00:09, memory = 476.28 (MB)
    completing 20% with 144 violations
    elapsed time = 00:01:38, memory = 481.58 (MB)
    completing 30% with 144 violations
    elapsed time = 00:02:14, memory = 474.97 (MB)
    completing 40% with 144 violations
    elapsed time = 00:02:14, memory = 475.74 (MB)
    completing 50% with 144 violations
    elapsed time = 00:02:37, memory = 475.36 (MB)
    completing 60% with 144 violations
    elapsed time = 00:02:37, memory = 470.94 (MB)
    completing 70% with 144 violations
    elapsed time = 00:04:08, memory = 477.38 (MB)
    completing 80% with 144 violations
    elapsed time = 00:04:17, memory = 475.85 (MB)
    completing 90% with 144 violations
    elapsed time = 00:04:17, memory = 475.85 (MB)
    completing 100% with 144 violations
    elapsed time = 00:04:17, memory = 475.85 (MB)
  number of violations = 144
cpu time = 00:11:03, elapsed time = 00:04:17, memory = 475.85 (MB), peak = 563.89 (MB)
total wire length = 101531 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43169 um
total wire length on LAYER met2 = 56640 um
total wire length on LAYER met3 = 1637 um
total wire length on LAYER met4 = 85 um
total wire length on LAYER met5 = 0 um
total number of vias = 1010
up-via summary (total 1010):

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1     818
           met2     178
           met3      14
           met4       0
-----------------------
                   1010


start 63rd optimization iteration ...
    completing 10% with 144 violations
    elapsed time = 00:00:00, memory = 475.85 (MB)
    completing 20% with 144 violations
    elapsed time = 00:01:54, memory = 478.88 (MB)
    completing 30% with 144 violations
    elapsed time = 00:02:42, memory = 475.98 (MB)
    completing 40% with 144 violations
    elapsed time = 00:02:42, memory = 477.27 (MB)
    completing 50% with 144 violations
    elapsed time = 00:03:09, memory = 476.69 (MB)
    completing 60% with 144 violations
    elapsed time = 00:03:10, memory = 470.85 (MB)
    completing 70% with 144 violations
    elapsed time = 00:04:09, memory = 479.46 (MB)
    completing 80% with 144 violations
    elapsed time = 00:04:21, memory = 471.16 (MB)
    completing 90% with 144 violations
    elapsed time = 00:04:21, memory = 471.20 (MB)
    completing 100% with 144 violations
    elapsed time = 00:04:21, memory = 471.14 (MB)
  number of violations = 144
cpu time = 00:10:51, elapsed time = 00:04:21, memory = 471.14 (MB), peak = 563.89 (MB)
total wire length = 101533 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43103 um
total wire length on LAYER met2 = 56640 um
total wire length on LAYER met3 = 1703 um
total wire length on LAYER met4 = 86 um
total wire length on LAYER met5 = 0 um
total number of vias = 1014
up-via summary (total 1014):

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1     818
           met2     180
           met3      16
           met4       0
-----------------------
                   1014


start 64th optimization iteration ...
    completing 10% with 144 violations
    elapsed time = 00:00:00, memory = 475.26 (MB)
    completing 20% with 144 violations
    elapsed time = 00:01:42, memory = 479.52 (MB)
    completing 30% with 144 violations
    elapsed time = 00:02:12, memory = 471.02 (MB)
    completing 40% with 144 violations
    elapsed time = 00:02:12, memory = 473.59 (MB)
    completing 50% with 144 violations
    elapsed time = 00:02:42, memory = 478.20 (MB)
    completing 60% with 144 violations
    elapsed time = 00:02:47, memory = 470.81 (MB)
    completing 70% with 144 violations
    elapsed time = 00:03:30, memory = 478.79 (MB)
    completing 80% with 140 violations
    elapsed time = 00:03:48, memory = 466.46 (MB)
    completing 90% with 140 violations
    elapsed time = 00:03:48, memory = 466.49 (MB)
    completing 100% with 140 violations
    elapsed time = 00:03:49, memory = 466.53 (MB)
  number of violations = 140
cpu time = 00:09:32, elapsed time = 00:03:49, memory = 466.53 (MB), peak = 563.89 (MB)
total wire length = 101504 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43066 um
total wire length on LAYER met2 = 56604 um
total wire length on LAYER met3 = 1746 um
total wire length on LAYER met4 = 86 um
total wire length on LAYER met5 = 0 um
total number of vias = 1012
up-via summary (total 1012):

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1     814
           met2     182
           met3      16
           met4       0
-----------------------
                   1012


complete detail routing
total wire length = 101504 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 43066 um
total wire length on LAYER met2 = 56604 um
total wire length on LAYER met3 = 1746 um
total wire length on LAYER met4 = 86 um
total wire length on LAYER met5 = 0 um
total number of vias = 1012
up-via summary (total 1012):

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1     814
           met2     182
           met3      16
           met4       0
-----------------------
                   1012

cpu time = 01:45:39, elapsed time = 00:42:14, memory = 466.53 (MB), peak = 563.89 (MB)

post processing ...

Runtime taken (hrt): 2536.51
