Loading plugins phase: Elapsed time ==> 0s.207ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p E:\final project\Workspace01\Jazzy_Dude.cydsn\Jazzy_Dude.cyprj -d CY8C5868AXI-LP035 -s E:\final project\Workspace01\Jazzy_Dude.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0028: warning: Clock Warning: (Clock_1's accuracy range '30.303  Hz -50% +100%, (15.152  Hz - 60.606  Hz)' is not within the specified tolerance range '30  Hz +/- 5%, (28.5  Hz - 31.5  Hz)'.).
 * E:\final project\Workspace01\Jazzy_Dude.cydsn\Jazzy_Dude.cydwr (Clock_1)
 * E:\final project\Workspace01\Jazzy_Dude.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 0s.823ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.047ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Jazzy_Dude.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\final project\Workspace01\Jazzy_Dude.cydsn\Jazzy_Dude.cyprj -dcpsoc3 Jazzy_Dude.v -verilog
======================================================================

======================================================================
Compiling:  Jazzy_Dude.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\final project\Workspace01\Jazzy_Dude.cydsn\Jazzy_Dude.cyprj -dcpsoc3 Jazzy_Dude.v -verilog
======================================================================

======================================================================
Compiling:  Jazzy_Dude.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\final project\Workspace01\Jazzy_Dude.cydsn\Jazzy_Dude.cyprj -dcpsoc3 -verilog Jazzy_Dude.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon May 12 23:08:55 2025


======================================================================
Compiling:  Jazzy_Dude.v
Program  :   vpp
Options  :    -yv2 -q10 Jazzy_Dude.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon May 12 23:08:55 2025

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Jazzy_Dude.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Jazzy_Dude.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\final project\Workspace01\Jazzy_Dude.cydsn\Jazzy_Dude.cyprj -dcpsoc3 -verilog Jazzy_Dude.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon May 12 23:08:55 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\final project\Workspace01\Jazzy_Dude.cydsn\codegentemp\Jazzy_Dude.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'E:\final project\Workspace01\Jazzy_Dude.cydsn\codegentemp\Jazzy_Dude.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  Jazzy_Dude.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\final project\Workspace01\Jazzy_Dude.cydsn\Jazzy_Dude.cyprj -dcpsoc3 -verilog Jazzy_Dude.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon May 12 23:08:55 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\final project\Workspace01\Jazzy_Dude.cydsn\codegentemp\Jazzy_Dude.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'E:\final project\Workspace01\Jazzy_Dude.cydsn\codegentemp\Jazzy_Dude.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\BPM_ADC:Net_268\
	\BPM_ADC:Net_270\


Deleted 2 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SaxDac:Net_81\ to \SaxDac:Net_83\
Aliasing \SaxDac:Net_82\ to \SaxDac:Net_83\
Aliasing zero to \SaxDac:Net_83\
Aliasing one to tmpOE__Audio_Out1_net_0
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_6\ to tmpOE__Audio_Out1_net_0
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_5\ to tmpOE__Audio_Out1_net_0
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_4\ to tmpOE__Audio_Out1_net_0
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_3\ to tmpOE__Audio_Out1_net_0
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_2\ to tmpOE__Audio_Out1_net_0
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_1\ to tmpOE__Audio_Out1_net_0
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_0\ to tmpOE__Audio_Out1_net_0
Aliasing tmpOE__led_net_0 to tmpOE__Audio_Out1_net_0
Aliasing tmpOE__led1_net_0 to tmpOE__Audio_Out1_net_0
Aliasing tmpOE__testy_net_0 to tmpOE__Audio_Out1_net_0
Aliasing \PianoDac:Net_83\ to \SaxDac:Net_83\
Aliasing \PianoDac:Net_81\ to \SaxDac:Net_83\
Aliasing \PianoDac:Net_82\ to \SaxDac:Net_83\
Aliasing tmpOE__Pot_1_net_0 to tmpOE__Audio_Out1_net_0
Aliasing \BPM_ADC:Net_482\ to \SaxDac:Net_83\
Aliasing \BPM_ADC:Net_252\ to \SaxDac:Net_83\
Aliasing \BPM_ADC:soc\ to tmpOE__Audio_Out1_net_0
Aliasing \PITCH_ADC:vp_ctl_0\ to \SaxDac:Net_83\
Aliasing \PITCH_ADC:vp_ctl_2\ to \SaxDac:Net_83\
Aliasing \PITCH_ADC:vn_ctl_1\ to \SaxDac:Net_83\
Aliasing \PITCH_ADC:vn_ctl_3\ to \SaxDac:Net_83\
Aliasing \PITCH_ADC:vp_ctl_1\ to \SaxDac:Net_83\
Aliasing \PITCH_ADC:vp_ctl_3\ to \SaxDac:Net_83\
Aliasing \PITCH_ADC:vn_ctl_0\ to \SaxDac:Net_83\
Aliasing \PITCH_ADC:vn_ctl_2\ to \SaxDac:Net_83\
Aliasing \PITCH_ADC:soc\ to \SaxDac:Net_83\
Aliasing \PITCH_ADC:tmpOE__Bypass_net_0\ to tmpOE__Audio_Out1_net_0
Aliasing \PITCH_ADC:Net_381\ to \SaxDac:Net_83\
Aliasing tmpOE__POT_2_net_0 to tmpOE__Audio_Out1_net_0
Aliasing tmpOE__Audio_Out2_net_0 to tmpOE__Audio_Out1_net_0
Aliasing tmpOE__Out_1_net_0 to tmpOE__Audio_Out1_net_0
Aliasing tmpOE__Btn_1_net_0 to tmpOE__Audio_Out1_net_0
Aliasing tmpOE__Mode_Switch_net_0 to tmpOE__Audio_Out1_net_0
Aliasing tmpOE__Btn_2_net_0 to tmpOE__Audio_Out1_net_0
Aliasing tmpOE__Inst_Switch_net_0 to tmpOE__Audio_Out1_net_0
Removing Lhs of wire \SaxDac:Net_81\[2] = \SaxDac:Net_83\[1]
Removing Lhs of wire \SaxDac:Net_82\[3] = \SaxDac:Net_83\[1]
Removing Rhs of wire zero[4] = \SaxDac:Net_83\[1]
Removing Lhs of wire one[15] = tmpOE__Audio_Out1_net_0[11]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_6\[19] = tmpOE__Audio_Out1_net_0[11]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_5\[20] = tmpOE__Audio_Out1_net_0[11]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_4\[21] = tmpOE__Audio_Out1_net_0[11]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_3\[22] = tmpOE__Audio_Out1_net_0[11]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_2\[23] = tmpOE__Audio_Out1_net_0[11]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_1\[24] = tmpOE__Audio_Out1_net_0[11]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_0\[25] = tmpOE__Audio_Out1_net_0[11]
Removing Lhs of wire tmpOE__led_net_0[46] = tmpOE__Audio_Out1_net_0[11]
Removing Lhs of wire tmpOE__led1_net_0[52] = tmpOE__Audio_Out1_net_0[11]
Removing Lhs of wire tmpOE__testy_net_0[58] = tmpOE__Audio_Out1_net_0[11]
Removing Lhs of wire \PianoDac:Net_83\[64] = zero[4]
Removing Lhs of wire \PianoDac:Net_81\[65] = zero[4]
Removing Lhs of wire \PianoDac:Net_82\[66] = zero[4]
Removing Lhs of wire tmpOE__Pot_1_net_0[74] = tmpOE__Audio_Out1_net_0[11]
Removing Rhs of wire \BPM_ADC:Net_488\[92] = \BPM_ADC:Net_250\[127]
Removing Lhs of wire \BPM_ADC:Net_481\[94] = zero[4]
Removing Lhs of wire \BPM_ADC:Net_482\[95] = zero[4]
Removing Lhs of wire \BPM_ADC:Net_252\[129] = zero[4]
Removing Lhs of wire \BPM_ADC:soc\[131] = tmpOE__Audio_Out1_net_0[11]
Removing Lhs of wire \PITCH_ADC:vp_ctl_0\[139] = zero[4]
Removing Lhs of wire \PITCH_ADC:vp_ctl_2\[140] = zero[4]
Removing Lhs of wire \PITCH_ADC:vn_ctl_1\[141] = zero[4]
Removing Lhs of wire \PITCH_ADC:vn_ctl_3\[142] = zero[4]
Removing Lhs of wire \PITCH_ADC:vp_ctl_1\[143] = zero[4]
Removing Lhs of wire \PITCH_ADC:vp_ctl_3\[144] = zero[4]
Removing Lhs of wire \PITCH_ADC:vn_ctl_0\[145] = zero[4]
Removing Lhs of wire \PITCH_ADC:vn_ctl_2\[146] = zero[4]
Removing Rhs of wire \PITCH_ADC:Net_188\[149] = \PITCH_ADC:Net_221\[150]
Removing Lhs of wire \PITCH_ADC:soc\[156] = zero[4]
Removing Lhs of wire \PITCH_ADC:tmpOE__Bypass_net_0\[174] = tmpOE__Audio_Out1_net_0[11]
Removing Lhs of wire \PITCH_ADC:Net_381\[189] = zero[4]
Removing Lhs of wire tmpOE__POT_2_net_0[191] = tmpOE__Audio_Out1_net_0[11]
Removing Lhs of wire tmpOE__Audio_Out2_net_0[197] = tmpOE__Audio_Out1_net_0[11]
Removing Lhs of wire tmpOE__Out_1_net_0[203] = tmpOE__Audio_Out1_net_0[11]
Removing Lhs of wire tmpOE__Btn_1_net_0[209] = tmpOE__Audio_Out1_net_0[11]
Removing Lhs of wire tmpOE__Mode_Switch_net_0[215] = tmpOE__Audio_Out1_net_0[11]
Removing Lhs of wire tmpOE__Btn_2_net_0[221] = tmpOE__Audio_Out1_net_0[11]
Removing Lhs of wire tmpOE__Inst_Switch_net_0[227] = tmpOE__Audio_Out1_net_0[11]

------------------------------------------------------
Aliased 0 equations, 42 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 1 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Removing Lhs of wire \PITCH_ADC:Net_188\[149] = \PITCH_ADC:Net_376\[148]

------------------------------------------------------
Aliased 0 equations, 1 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=E:\final project\Workspace01\Jazzy_Dude.cydsn\Jazzy_Dude.cyprj" -dcpsoc3 Jazzy_Dude.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.647ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Monday, 12 May 2025 23:08:56
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\final project\Workspace01\Jazzy_Dude.cydsn\Jazzy_Dude.cyprj -d CY8C5868AXI-LP035 Jazzy_Dude.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'BPM_ADC_Ext_CP_Clk'. Fanout=1, Signal=\BPM_ADC:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'PITCH_ADC_theACLK'. Fanout=1, Signal=\PITCH_ADC:Net_376\
    Analog  Clock 0: Automatic-assigning  clock 'BPM_ADC_theACLK'. Fanout=1, Signal=\BPM_ADC:Net_488\
    Digital Clock 2: Automatic-assigning  clock 'sax_clk'. Fanout=1, Signal=Net_1017
    Digital Clock 3: Automatic-assigning  clock 'piano_clk'. Fanout=1, Signal=Net_821
    Digital Clock 4: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_790
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: \PITCH_ADC:Bypass(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Audio_Out1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Audio_Out1(0)__PA ,
            analog_term => Net_711 ,
            pad => Audio_Out1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(0)\__PA ,
            pad => \LCD_Char_1:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(1)\__PA ,
            pad => \LCD_Char_1:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(2)\__PA ,
            pad => \LCD_Char_1:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(3)\__PA ,
            pad => \LCD_Char_1:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(4)\__PA ,
            pad => \LCD_Char_1:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(5)\__PA ,
            pad => \LCD_Char_1:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(6)\__PA ,
            pad => \LCD_Char_1:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = led(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led(0)__PA ,
            pad => led(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led1(0)__PA ,
            pad => led1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = testy(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => testy(0)__PA ,
            pad => testy(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pot_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pot_1(0)__PA ,
            analog_term => Net_927 ,
            pad => Pot_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \PITCH_ADC:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \PITCH_ADC:Bypass(0)\__PA ,
            analog_term => \PITCH_ADC:Net_210\ ,
            pad => \PITCH_ADC:Bypass(0)_PAD\ );

    Pin : Name = POT_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => POT_2(0)__PA ,
            analog_term => Net_990 ,
            pad => POT_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Audio_Out2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Audio_Out2(0)__PA ,
            analog_term => Net_1009 ,
            pad => Audio_Out2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_1(0)__PA ,
            pad => Out_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Btn_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Btn_1(0)__PA ,
            pad => Btn_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Mode_Switch(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mode_Switch(0)__PA ,
            pad => Mode_Switch(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Btn_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Btn_2(0)__PA ,
            pad => Btn_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Inst_Switch(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Inst_Switch(0)__PA ,
            pad => Inst_Switch(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =sax_isr
        PORT MAP (
            interrupt => Net_1017_local );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =lcd_isr
        PORT MAP (
            interrupt => Net_790_local );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =piano_isr
        PORT MAP (
            interrupt => Net_821_local );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\BPM_ADC:IRQ\
        PORT MAP (
            interrupt => Net_951 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\PITCH_ADC:IRQ\
        PORT MAP (
            interrupt => Net_1005 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   23 :   49 :   72 : 31.94 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    1 :  191 :  192 :  0.52 %
  Unique P-terms              :    0 :  384 :  384 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    0 :   24 :   24 :  0.00 %
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    2 :    2 :    4 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.000ms
Tech mapping phase: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\BPM_ADC:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_7@[IOP=(3)][IoId=(7)] : Audio_Out1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Audio_Out2(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : Btn_1(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Btn_2(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Inst_Switch(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Mode_Switch(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Out_1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : POT_2(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Pot_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD_Char_1:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD_Char_1:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD_Char_1:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD_Char_1:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD_Char_1:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD_Char_1:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD_Char_1:LCDPort(6)\ (fixed)
IO_3@[IOP=(6)][IoId=(3)] : led(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : led1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : testy(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \BPM_ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \BPM_ADC:vRef_2\
SAR[1]@[FFB(SAR,1)] : \PITCH_ADC:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \PITCH_ADC:Bypass(0)\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \PITCH_ADC:vRef_Vdda_1\
VIDAC[2]@[FFB(VIDAC,2)] : \PianoDac:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)] : \SaxDac:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 44% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 59% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 82% done. (App=cydsfit)
Analog Placement Results:
IO_7@[IOP=(3)][IoId=(7)] : Audio_Out1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Audio_Out2(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : Btn_1(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Btn_2(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Inst_Switch(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Mode_Switch(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Out_1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : POT_2(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Pot_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD_Char_1:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD_Char_1:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD_Char_1:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD_Char_1:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD_Char_1:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD_Char_1:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD_Char_1:LCDPort(6)\ (fixed)
IO_3@[IOP=(6)][IoId=(3)] : led(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : led1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : testy(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \BPM_ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \BPM_ADC:vRef_2\
SAR[1]@[FFB(SAR,1)] : \PITCH_ADC:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \PITCH_ADC:Bypass(0)\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \PITCH_ADC:vRef_Vdda_1\
VIDAC[3]@[FFB(VIDAC,3)] : \PianoDac:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \SaxDac:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.486ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_711" overuses wire "SAR vplus wire R"
Net "Net_990" overuses wire "SAR vplus wire R"
Net "Net_990" overuses wire "AGR[6]"
Net "Net_927" overuses wire "Vssa Wire"
Net "Net_927" overuses wire "SAR vminus wire R"
Net "Net_927" overuses wire "AGR[6]"
Net "\PITCH_ADC:Net_126\" overuses wire "SAR vminus wire R"
Net "AmuxNose::\BPM_ADC:AMux\" overuses wire "Vssa Wire"
Net "Net_711" overuses wire "amuxbusR"
Net "Net_1009" overuses wire "amuxbusR"
Net "Net_990" overuses wire "AGR[6]"
Net "Net_990" overuses wire "AGL2AGR[6] Sw__0b"
Net "Net_990" overuses wire "AGL[6]"
Net "Net_927" overuses wire "AGL[6]"
Net "Net_927" overuses wire "AGL2AGR[6] Sw__0b"
Net "Net_927" overuses wire "AGR[6]"
Net "Net_711" overuses wire "SAR vplus wire R"
Net "Net_990" overuses wire "SAR vplus wire R"
Net "Net_711" overuses wire "amuxbusR"
Net "Net_1009" overuses wire "amuxbusR"
Analog Routing phase: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \BPM_ADC:Net_20\ {
    dsm_0_vminus
  }
  Net: \BPM_ADC:Net_244\ {
    common_vssa
  }
  Net: \BPM_ADC:Net_35\ {
  }
  Net: Net_711 {
    vidac_1_vout
    agr1_x_vidac_1_vout
    agr1
    agr1_x_sc_1_vin
    sc_1_vin
    agr7_x_sc_1_vin
    agr7
    agr7_x_p3_7
    p3_7
  }
  Net: Net_1009 {
    vidac_3_vout
    amuxbusr_x_vidac_3_vout
    amuxbusr
    amuxbusr_x_p3_6
    p3_6
  }
  Net: Net_990 {
    sar_1_vplus
    agr0_x_sar_1_vplus
    agr0
    agl0_x_agr0
    agl0
    agl0_x_vidac_0_iout
    vidac_0_iout
    p0_6_x_vidac_0_iout
    p0_6
  }
  Net: Net_927 {
    dsm_0_vplus
    agl6_x_dsm_0_vplus
    agl6
    agl6_x_agr6
    agr6
    agr6_x_p3_2
    p3_2
  }
  Net: \BPM_ADC:Net_249\ {
  }
  Net: \BPM_ADC:Net_257\ {
  }
  Net: \BPM_ADC:Net_109\ {
  }
  Net: \BPM_ADC:Net_34\ {
  }
  Net: \PITCH_ADC:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \PITCH_ADC:Net_210\ {
    p0_2
    p0_2_exvref
  }
  Net: \PITCH_ADC:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
  Net: \PianoDac:Net_77\ {
  }
  Net: \SaxDac:Net_77\ {
  }
  Net: AmuxNet::\BPM_ADC:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  vidac_1_vout                                     -> Net_711
  agr1_x_vidac_1_vout                              -> Net_711
  agr1                                             -> Net_711
  agr1_x_sc_1_vin                                  -> Net_711
  sc_1_vin                                         -> Net_711
  agr7_x_sc_1_vin                                  -> Net_711
  agr7                                             -> Net_711
  agr7_x_p3_7                                      -> Net_711
  p3_7                                             -> Net_711
  vidac_3_vout                                     -> Net_1009
  amuxbusr_x_vidac_3_vout                          -> Net_1009
  amuxbusr                                         -> Net_1009
  amuxbusr_x_p3_6                                  -> Net_1009
  p3_6                                             -> Net_1009
  sar_1_vplus                                      -> Net_990
  agr0_x_sar_1_vplus                               -> Net_990
  agr0                                             -> Net_990
  agl0_x_agr0                                      -> Net_990
  agl0                                             -> Net_990
  agl0_x_vidac_0_iout                              -> Net_990
  vidac_0_iout                                     -> Net_990
  p0_6_x_vidac_0_iout                              -> Net_990
  p0_6                                             -> Net_990
  dsm_0_vplus                                      -> Net_927
  agl6_x_dsm_0_vplus                               -> Net_927
  agl6                                             -> Net_927
  agl6_x_agr6                                      -> Net_927
  agr6                                             -> Net_927
  agr6_x_p3_2                                      -> Net_927
  p3_2                                             -> Net_927
  sar_1_vrefhi                                     -> \PITCH_ADC:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \PITCH_ADC:Net_126\
  sar_1_vminus                                     -> \PITCH_ADC:Net_126\
  p0_2                                             -> \PITCH_ADC:Net_210\
  p0_2_exvref                                      -> \PITCH_ADC:Net_210\
  common_sar_vref_vdda/2                           -> \PITCH_ADC:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \PITCH_ADC:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \PITCH_ADC:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \PITCH_ADC:Net_235\
  sar_1_vref                                       -> \PITCH_ADC:Net_235\
  dsm_0_vminus                                     -> \BPM_ADC:Net_20\
  common_vssa                                      -> \BPM_ADC:Net_244\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\BPM_ADC:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\BPM_ADC:AMux\
}
Mux Info {
  Mux: \BPM_ADC:AMux\ {
     Mouth: \BPM_ADC:Net_20\
     Guts:  AmuxNet::\BPM_ADC:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \BPM_ADC:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \BPM_ADC:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.176ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :   47 :   48 :   2.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            0.00
                   Pterms :            0.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 78, final cost is 78 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       0.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\PITCH_ADC:IRQ\
        PORT MAP (
            interrupt => Net_1005 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =lcd_isr
        PORT MAP (
            interrupt => Net_790_local );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =piano_isr
        PORT MAP (
            interrupt => Net_821_local );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =sax_isr
        PORT MAP (
            interrupt => Net_1017_local );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\BPM_ADC:IRQ\
        PORT MAP (
            interrupt => Net_951 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = \PITCH_ADC:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \PITCH_ADC:Bypass(0)\__PA ,
        analog_term => \PITCH_ADC:Net_210\ ,
        pad => \PITCH_ADC:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = POT_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => POT_2(0)__PA ,
        analog_term => Net_990 ,
        pad => POT_2(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_Char_1:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(0)\__PA ,
        pad => \LCD_Char_1:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD_Char_1:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(1)\__PA ,
        pad => \LCD_Char_1:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD_Char_1:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(2)\__PA ,
        pad => \LCD_Char_1:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD_Char_1:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(3)\__PA ,
        pad => \LCD_Char_1:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_Char_1:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(4)\__PA ,
        pad => \LCD_Char_1:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD_Char_1:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(5)\__PA ,
        pad => \LCD_Char_1:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD_Char_1:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(6)\__PA ,
        pad => \LCD_Char_1:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pot_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pot_1(0)__PA ,
        analog_term => Net_927 ,
        pad => Pot_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Inst_Switch(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Inst_Switch(0)__PA ,
        pad => Inst_Switch(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Audio_Out2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Audio_Out2(0)__PA ,
        analog_term => Net_1009 ,
        pad => Audio_Out2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Audio_Out1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Audio_Out1(0)__PA ,
        analog_term => Net_711 ,
        pad => Audio_Out1(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 contains the following IO cells:
[IoId=2]: 
Pin : Name = testy(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => testy(0)__PA ,
        pad => testy(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=1]: 
Pin : Name = Btn_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Btn_1(0)__PA ,
        pad => Btn_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = led1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led1(0)__PA ,
        pad => led1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = led(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led(0)__PA ,
        pad => led(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Mode_Switch(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mode_Switch(0)__PA ,
        pad => Mode_Switch(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Out_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_1(0)__PA ,
        pad => Out_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=5]: 
Pin : Name = Btn_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Btn_2(0)__PA ,
        pad => Btn_2(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \BPM_ADC:Net_93\ ,
            dclk_0 => \BPM_ADC:Net_93_local\ ,
            dclk_glb_1 => \PITCH_ADC:Net_376\ ,
            dclk_1 => \PITCH_ADC:Net_376_local\ ,
            aclk_glb_0 => \BPM_ADC:Net_488\ ,
            aclk_0 => \BPM_ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \BPM_ADC:Net_488_adig\ ,
            clk_a_dig_0 => \BPM_ADC:Net_488_adig_local\ ,
            dclk_glb_2 => Net_1017 ,
            dclk_2 => Net_1017_local ,
            dclk_glb_3 => Net_821 ,
            dclk_3 => Net_821_local ,
            dclk_glb_4 => Net_790 ,
            dclk_4 => Net_790_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\BPM_ADC:DSM\
        PORT MAP (
            aclock => \BPM_ADC:Net_488\ ,
            vplus => Net_927 ,
            vminus => \BPM_ADC:Net_20\ ,
            reset_dec => \BPM_ADC:mod_reset\ ,
            extclk_cp_udb => \BPM_ADC:Net_93_local\ ,
            ext_pin_1 => \BPM_ADC:Net_249\ ,
            ext_pin_2 => \BPM_ADC:Net_257\ ,
            ext_vssa => \BPM_ADC:Net_109\ ,
            qtz_ref => \BPM_ADC:Net_34\ ,
            dec_clock => \BPM_ADC:aclock\ ,
            mod_dat_3 => \BPM_ADC:mod_dat_3\ ,
            mod_dat_2 => \BPM_ADC:mod_dat_2\ ,
            mod_dat_1 => \BPM_ADC:mod_dat_1\ ,
            mod_dat_0 => \BPM_ADC:mod_dat_0\ ,
            dout_udb_7 => \BPM_ADC:Net_245_7\ ,
            dout_udb_6 => \BPM_ADC:Net_245_6\ ,
            dout_udb_5 => \BPM_ADC:Net_245_5\ ,
            dout_udb_4 => \BPM_ADC:Net_245_4\ ,
            dout_udb_3 => \BPM_ADC:Net_245_3\ ,
            dout_udb_2 => \BPM_ADC:Net_245_2\ ,
            dout_udb_1 => \BPM_ADC:Net_245_1\ ,
            dout_udb_0 => \BPM_ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 12
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\BPM_ADC:DEC\
        PORT MAP (
            aclock => \BPM_ADC:aclock\ ,
            mod_dat_3 => \BPM_ADC:mod_dat_3\ ,
            mod_dat_2 => \BPM_ADC:mod_dat_2\ ,
            mod_dat_1 => \BPM_ADC:mod_dat_1\ ,
            mod_dat_0 => \BPM_ADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \BPM_ADC:mod_reset\ ,
            interrupt => Net_951 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\SaxDac:viDAC8\
        PORT MAP (
            vout => Net_711 ,
            iout => \SaxDac:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\PianoDac:viDAC8\
        PORT MAP (
            vout => Net_1009 ,
            iout => \PianoDac:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\BPM_ADC:vRef_2\
        PORT MAP (
            vout => \BPM_ADC:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\PITCH_ADC:vRef_Vdda_1\
        PORT MAP (
            vout => \PITCH_ADC:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\PITCH_ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_990 ,
            vminus => \PITCH_ADC:Net_126\ ,
            ext_pin => \PITCH_ADC:Net_210\ ,
            vrefhi_out => \PITCH_ADC:Net_126\ ,
            vref => \PITCH_ADC:Net_235\ ,
            clk_udb => \PITCH_ADC:Net_376_local\ ,
            irq => \PITCH_ADC:Net_252\ ,
            next => Net_1008 ,
            data_out_udb_11 => \PITCH_ADC:Net_207_11\ ,
            data_out_udb_10 => \PITCH_ADC:Net_207_10\ ,
            data_out_udb_9 => \PITCH_ADC:Net_207_9\ ,
            data_out_udb_8 => \PITCH_ADC:Net_207_8\ ,
            data_out_udb_7 => \PITCH_ADC:Net_207_7\ ,
            data_out_udb_6 => \PITCH_ADC:Net_207_6\ ,
            data_out_udb_5 => \PITCH_ADC:Net_207_5\ ,
            data_out_udb_4 => \PITCH_ADC:Net_207_4\ ,
            data_out_udb_3 => \PITCH_ADC:Net_207_3\ ,
            data_out_udb_2 => \PITCH_ADC:Net_207_2\ ,
            data_out_udb_1 => \PITCH_ADC:Net_207_1\ ,
            data_out_udb_0 => \PITCH_ADC:Net_207_0\ ,
            eof_udb => Net_1005 );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\BPM_ADC:AMux\
        PORT MAP (
            muxin_1 => \BPM_ADC:Net_35\ ,
            muxin_0 => \BPM_ADC:Net_244\ ,
            vout => \BPM_ADC:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+----------------------------
   0 |   2 |       |      NONE |      HI_Z_ANALOG |   \PITCH_ADC:Bypass(0)\ | Analog(\PITCH_ADC:Net_210\)
     |   6 |     * |      NONE |      HI_Z_ANALOG |                POT_2(0) | Analog(Net_990)
-----+-----+-------+-----------+------------------+-------------------------+----------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-------------------------+----------------------------
   3 |   2 |     * |      NONE |      HI_Z_ANALOG |                Pot_1(0) | Analog(Net_927)
     |   5 |     * |      NONE |    RES_PULL_DOWN |          Inst_Switch(0) | 
     |   6 |     * |      NONE |      HI_Z_ANALOG |           Audio_Out2(0) | Analog(Net_1009)
     |   7 |     * |      NONE |      HI_Z_ANALOG |           Audio_Out1(0) | Analog(Net_711)
-----+-----+-------+-----------+------------------+-------------------------+----------------------------
   5 |   2 |     * |      NONE |         CMOS_OUT |                testy(0) | 
-----+-----+-------+-----------+------------------+-------------------------+----------------------------
   6 |   1 |     * |      NONE |    RES_PULL_DOWN |                Btn_1(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |                 led1(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |                  led(0) | 
     |   6 |     * |      NONE |    RES_PULL_DOWN |          Mode_Switch(0) | 
-----+-----+-------+-----------+------------------+-------------------------+----------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |                Out_1(0) | 
-----+-----+-------+-----------+------------------+-------------------------+----------------------------
  15 |   5 |     * |      NONE |    RES_PULL_DOWN |                Btn_2(0) | 
---------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 0s.452ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.656ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.295ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Jazzy_Dude_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.201ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.079ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.430ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.467ms
API generation phase: Elapsed time ==> 1s.440ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
