<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pll_pix2byte_RGB888_1lane" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2015 04 02 10:03:16.525" version="5.6" type="Module" synthesis="synplify" source_format="Verilog">
  <Package>
		<File name="pll_pix2byte_RGB888_1lane.lpc" type="lpc" modified="2015 04 02 10:03:15.481"/>
		<File name="pll_pix2byte_RGB888_1lane.v" type="top_level_verilog" modified="2015 04 02 10:03:15.622"/>
		<File name="pll_pix2byte_RGB888_1lane_tmpl.v" type="template_verilog" modified="2015 04 02 10:03:15.622"/>
  </Package>
</DiamondModule>
