m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
voutputGain
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1586725514
!i10b 1
!s100 @FL6Z2TLEE47Z2c`@d:[b2
Il>?i9FklDk:kZ3a;bSm_d1
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 outputGain_sv_unit
S1
Z3 dC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/outputGain
w1586725008
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/outputGain/outputGain.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/outputGain/outputGain.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1586725514.000000
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/outputGain/outputGain.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/outputGain/outputGain.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
noutput@gain
voutputGain_tb
R0
R1
!i10b 1
!s100 31GUT8n]B5CUW@A;@cBF@2
I7EK`27;7b9gZ`GTHj>Ogk2
R2
!s105 outputGain_tb_sv_unit
S1
R3
w1586725463
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/outputGain/outputGain_tb.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/outputGain/outputGain_tb.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/outputGain/outputGain_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/outputGain/outputGain_tb.sv|
!i113 1
R6
R7
noutput@gain_tb
