/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:59 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_SATA_PORT0_AHCI_S2_H__
#define BCHP_SATA_PORT0_AHCI_S2_H__

/***************************************************************************
 *SATA_PORT0_AHCI_S2 - AHCI Port Section 2 Registers
 ***************************************************************************/
#define BCHP_SATA_PORT0_AHCI_S2_PxTFD            0x0046a120 /* [RO] Portx Task File Data Register */
#define BCHP_SATA_PORT0_AHCI_S2_PxSIG            0x0046a124 /* [RO] Portx Signature Register */
#define BCHP_SATA_PORT0_AHCI_S2_PxSSTS           0x0046a128 /* [RO] Portx Serial ATA Status Register */
#define BCHP_SATA_PORT0_AHCI_S2_PxSCTL           0x0046a12c /* [RW] Portx Serial ATA Control Register */
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR           0x0046a130 /* [RW] Portx Serial ATA Error Register */
#define BCHP_SATA_PORT0_AHCI_S2_PxSACT           0x0046a134 /* [RW] Portx Serial ATA Active Register */

/***************************************************************************
 *PxTFD - Portx Task File Data Register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S2 :: PxTFD :: reserved0 [31:16] */
#define BCHP_SATA_PORT0_AHCI_S2_PxTFD_reserved0_MASK               0xffff0000
#define BCHP_SATA_PORT0_AHCI_S2_PxTFD_reserved0_SHIFT              16

/* SATA_PORT0_AHCI_S2 :: PxTFD :: Error [15:08] */
#define BCHP_SATA_PORT0_AHCI_S2_PxTFD_Error_MASK                   0x0000ff00
#define BCHP_SATA_PORT0_AHCI_S2_PxTFD_Error_SHIFT                  8
#define BCHP_SATA_PORT0_AHCI_S2_PxTFD_Error_DEFAULT                0x00000000

/* SATA_PORT0_AHCI_S2 :: PxTFD :: BSY [07:07] */
#define BCHP_SATA_PORT0_AHCI_S2_PxTFD_BSY_MASK                     0x00000080
#define BCHP_SATA_PORT0_AHCI_S2_PxTFD_BSY_SHIFT                    7
#define BCHP_SATA_PORT0_AHCI_S2_PxTFD_BSY_DEFAULT                  0x00000000

/* SATA_PORT0_AHCI_S2 :: PxTFD :: command_specific1 [06:04] */
#define BCHP_SATA_PORT0_AHCI_S2_PxTFD_command_specific1_MASK       0x00000070
#define BCHP_SATA_PORT0_AHCI_S2_PxTFD_command_specific1_SHIFT      4
#define BCHP_SATA_PORT0_AHCI_S2_PxTFD_command_specific1_DEFAULT    0x00000007

/* SATA_PORT0_AHCI_S2 :: PxTFD :: DRQ [03:03] */
#define BCHP_SATA_PORT0_AHCI_S2_PxTFD_DRQ_MASK                     0x00000008
#define BCHP_SATA_PORT0_AHCI_S2_PxTFD_DRQ_SHIFT                    3
#define BCHP_SATA_PORT0_AHCI_S2_PxTFD_DRQ_DEFAULT                  0x00000001

/* SATA_PORT0_AHCI_S2 :: PxTFD :: command_specific2 [02:01] */
#define BCHP_SATA_PORT0_AHCI_S2_PxTFD_command_specific2_MASK       0x00000006
#define BCHP_SATA_PORT0_AHCI_S2_PxTFD_command_specific2_SHIFT      1
#define BCHP_SATA_PORT0_AHCI_S2_PxTFD_command_specific2_DEFAULT    0x00000003

/* SATA_PORT0_AHCI_S2 :: PxTFD :: ERR [00:00] */
#define BCHP_SATA_PORT0_AHCI_S2_PxTFD_ERR_MASK                     0x00000001
#define BCHP_SATA_PORT0_AHCI_S2_PxTFD_ERR_SHIFT                    0
#define BCHP_SATA_PORT0_AHCI_S2_PxTFD_ERR_DEFAULT                  0x00000001

/***************************************************************************
 *PxSIG - Portx Signature Register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S2 :: PxSIG :: Signature [31:00] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSIG_Signature_MASK               0xffffffff
#define BCHP_SATA_PORT0_AHCI_S2_PxSIG_Signature_SHIFT              0
#define BCHP_SATA_PORT0_AHCI_S2_PxSIG_Signature_DEFAULT            0xffffffff

/***************************************************************************
 *PxSSTS - Portx Serial ATA Status Register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S2 :: PxSSTS :: reserved0 [31:12] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSSTS_reserved0_MASK              0xfffff000
#define BCHP_SATA_PORT0_AHCI_S2_PxSSTS_reserved0_SHIFT             12

/* SATA_PORT0_AHCI_S2 :: PxSSTS :: Interface_Power_Management [11:08] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSSTS_Interface_Power_Management_MASK 0x00000f00
#define BCHP_SATA_PORT0_AHCI_S2_PxSSTS_Interface_Power_Management_SHIFT 8
#define BCHP_SATA_PORT0_AHCI_S2_PxSSTS_Interface_Power_Management_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S2 :: PxSSTS :: Current_Interface_Speed [07:04] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSSTS_Current_Interface_Speed_MASK 0x000000f0
#define BCHP_SATA_PORT0_AHCI_S2_PxSSTS_Current_Interface_Speed_SHIFT 4
#define BCHP_SATA_PORT0_AHCI_S2_PxSSTS_Current_Interface_Speed_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S2 :: PxSSTS :: Device_Detection [03:00] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSSTS_Device_Detection_MASK       0x0000000f
#define BCHP_SATA_PORT0_AHCI_S2_PxSSTS_Device_Detection_SHIFT      0
#define BCHP_SATA_PORT0_AHCI_S2_PxSSTS_Device_Detection_DEFAULT    0x00000000

/***************************************************************************
 *PxSCTL - Portx Serial ATA Control Register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S2 :: PxSCTL :: reserved0 [31:12] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSCTL_reserved0_MASK              0xfffff000
#define BCHP_SATA_PORT0_AHCI_S2_PxSCTL_reserved0_SHIFT             12

/* SATA_PORT0_AHCI_S2 :: PxSCTL :: Interface_Power_Management_Transitions_Allowed [11:08] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSCTL_Interface_Power_Management_Transitions_Allowed_MASK 0x00000f00
#define BCHP_SATA_PORT0_AHCI_S2_PxSCTL_Interface_Power_Management_Transitions_Allowed_SHIFT 8
#define BCHP_SATA_PORT0_AHCI_S2_PxSCTL_Interface_Power_Management_Transitions_Allowed_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S2 :: PxSCTL :: Speed_Allowed [07:04] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSCTL_Speed_Allowed_MASK          0x000000f0
#define BCHP_SATA_PORT0_AHCI_S2_PxSCTL_Speed_Allowed_SHIFT         4
#define BCHP_SATA_PORT0_AHCI_S2_PxSCTL_Speed_Allowed_DEFAULT       0x00000000

/* SATA_PORT0_AHCI_S2 :: PxSCTL :: Device_Detection_Initialization [03:00] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSCTL_Device_Detection_Initialization_MASK 0x0000000f
#define BCHP_SATA_PORT0_AHCI_S2_PxSCTL_Device_Detection_Initialization_SHIFT 0
#define BCHP_SATA_PORT0_AHCI_S2_PxSCTL_Device_Detection_Initialization_DEFAULT 0x00000000

/***************************************************************************
 *PxSERR - Portx Serial ATA Error Register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S2 :: PxSERR :: reserved0 [31:27] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_reserved0_MASK              0xf8000000
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_reserved0_SHIFT             27

/* SATA_PORT0_AHCI_S2 :: PxSERR :: Exchanged [26:26] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_Exchanged_MASK              0x04000000
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_Exchanged_SHIFT             26
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_Exchanged_DEFAULT           0x00000000

/* SATA_PORT0_AHCI_S2 :: PxSERR :: Unknown_FIS_Type [25:25] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_Unknown_FIS_Type_MASK       0x02000000
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_Unknown_FIS_Type_SHIFT      25
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_Unknown_FIS_Type_DEFAULT    0x00000000

/* SATA_PORT0_AHCI_S2 :: PxSERR :: Transport_ST_Error [24:24] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_Transport_ST_Error_MASK     0x01000000
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_Transport_ST_Error_SHIFT    24
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_Transport_ST_Error_DEFAULT  0x00000000

/* SATA_PORT0_AHCI_S2 :: PxSERR :: Link_Sequence_Error [23:23] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_Link_Sequence_Error_MASK    0x00800000
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_Link_Sequence_Error_SHIFT   23
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_Link_Sequence_Error_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S2 :: PxSERR :: Handshake_Error [22:22] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_Handshake_Error_MASK        0x00400000
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_Handshake_Error_SHIFT       22
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_Handshake_Error_DEFAULT     0x00000000

/* SATA_PORT0_AHCI_S2 :: PxSERR :: CRC_Error [21:21] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_CRC_Error_MASK              0x00200000
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_CRC_Error_SHIFT             21
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_CRC_Error_DEFAULT           0x00000000

/* SATA_PORT0_AHCI_S2 :: PxSERR :: reserved1 [20:20] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_reserved1_MASK              0x00100000
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_reserved1_SHIFT             20

/* SATA_PORT0_AHCI_S2 :: PxSERR :: 10B_8B_Decode_Error [19:19] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_10B_8B_Decode_Error_MASK    0x00080000
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_10B_8B_Decode_Error_SHIFT   19
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_10B_8B_Decode_Error_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S2 :: PxSERR :: Comm_Wake [18:18] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_Comm_Wake_MASK              0x00040000
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_Comm_Wake_SHIFT             18
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_Comm_Wake_DEFAULT           0x00000000

/* SATA_PORT0_AHCI_S2 :: PxSERR :: Phy_Internal_Error [17:17] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_Phy_Internal_Error_MASK     0x00020000
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_Phy_Internal_Error_SHIFT    17
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_Phy_Internal_Error_DEFAULT  0x00000000

/* SATA_PORT0_AHCI_S2 :: PxSERR :: PhyRdy_Change [16:16] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_PhyRdy_Change_MASK          0x00010000
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_PhyRdy_Change_SHIFT         16
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_PhyRdy_Change_DEFAULT       0x00000000

/* SATA_PORT0_AHCI_S2 :: PxSERR :: reserved2 [15:00] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_reserved2_MASK              0x0000ffff
#define BCHP_SATA_PORT0_AHCI_S2_PxSERR_reserved2_SHIFT             0

/***************************************************************************
 *PxSACT - Portx Serial ATA Active Register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S2 :: PxSACT :: Device_Status [31:00] */
#define BCHP_SATA_PORT0_AHCI_S2_PxSACT_Device_Status_MASK          0xffffffff
#define BCHP_SATA_PORT0_AHCI_S2_PxSACT_Device_Status_SHIFT         0
#define BCHP_SATA_PORT0_AHCI_S2_PxSACT_Device_Status_DEFAULT       0x00000000

#endif /* #ifndef BCHP_SATA_PORT0_AHCI_S2_H__ */

/* End of File */
