// Seed: 246366049
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    output supply1 id_3,
    output wor id_4,
    input wor id_5,
    input uwire id_6,
    input uwire id_7
);
  reg [1 : "" !==  -1 'b0] id_9, id_10;
  assign id_9 = -1;
  logic id_11;
  ;
  always @(posedge id_10 or 1) begin : LABEL_0
    id_10 = 1;
  end
  wire id_12;
endmodule
module module_1 #(
    parameter id_1 = 32'd4,
    parameter id_5 = 32'd33
) (
    input wand id_0,
    output tri0 _id_1
    , id_12,
    output tri1 id_2,
    output supply1 id_3,
    input uwire id_4,
    input wand _id_5,
    output wor id_6
    , id_13,
    input supply0 id_7,
    output uwire id_8,
    input tri0 id_9,
    output wand id_10
);
  assign id_2 = 1;
  logic [-1 : id_1  +  -1] id_14 = id_12;
  assign id_10 = id_14;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_9,
      id_8,
      id_6,
      id_4,
      id_4,
      id_7
  );
  assign modCall_1.id_0 = 0;
  wire [-1 : id_5] id_15;
endmodule
