/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  reg [10:0] _01_;
  reg [12:0] _02_;
  reg [3:0] _03_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [14:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire [11:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [5:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [12:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [15:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [8:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~((in_data[157] | in_data[184]) & celloutsig_1_0z[3]);
  assign celloutsig_1_18z = ~((celloutsig_1_5z[15] | celloutsig_1_3z) & celloutsig_1_17z[0]);
  assign celloutsig_0_33z = celloutsig_0_30z ^ celloutsig_0_22z;
  assign celloutsig_0_48z = in_data[80] ^ celloutsig_0_19z;
  assign celloutsig_1_3z = ~(celloutsig_1_1z ^ in_data[103]);
  assign celloutsig_1_6z = ~(celloutsig_1_4z ^ celloutsig_1_1z);
  assign celloutsig_0_6z = ~(celloutsig_0_4z[0] ^ celloutsig_0_4z[5]);
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 11'h000;
    else _01_ <= in_data[165:155];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _02_ <= 13'h0000;
    else _02_ <= { celloutsig_0_4z[5:3], celloutsig_0_10z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _03_ <= 4'h0;
    else _03_ <= { celloutsig_0_5z[3:1], celloutsig_0_3z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _00_ <= 12'h000;
    else _00_ <= in_data[94:83];
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z } & { _00_[11:8], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_7z[7:3], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_12z } == celloutsig_0_5z[9:1];
  assign celloutsig_0_29z = { celloutsig_0_26z[7:5], celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_3z } === { in_data[65:32], _03_ };
  assign celloutsig_0_30z = { celloutsig_0_7z[8:7], celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_14z } === { celloutsig_0_16z[3:1], celloutsig_0_22z, celloutsig_0_1z };
  assign celloutsig_0_3z = { _00_[6:2], celloutsig_0_0z } >= in_data[78:73];
  assign celloutsig_1_16z = celloutsig_1_0z >= in_data[141:135];
  assign celloutsig_0_8z = { _00_[2:1], celloutsig_0_1z } > _00_[5:3];
  assign celloutsig_1_7z = { in_data[168:145], celloutsig_1_4z } <= { celloutsig_1_5z[12:3], celloutsig_1_6z, _01_, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_14z = { celloutsig_1_5z[3:0], celloutsig_1_0z, celloutsig_1_3z } <= { celloutsig_1_13z[11:1], celloutsig_1_1z };
  assign celloutsig_0_0z = ! in_data[20:15];
  assign celloutsig_1_8z = ! { celloutsig_1_5z[10:6], celloutsig_1_1z };
  assign celloutsig_1_4z = _01_[6:2] || { _01_[10:8], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_19z = _02_[12:4] < { celloutsig_0_4z[5:2], _03_, celloutsig_0_6z };
  assign celloutsig_0_49z = celloutsig_0_33z & ~(celloutsig_0_29z);
  assign celloutsig_1_9z = { in_data[155:147], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z } % { 1'h1, celloutsig_1_0z[3:2], _01_, celloutsig_1_7z };
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_8z } % { 1'h1, celloutsig_1_9z[3:1] };
  assign celloutsig_0_5z = in_data[82:72] * { _00_[9:0], celloutsig_0_0z };
  assign celloutsig_1_19z = in_data[106:103] * celloutsig_1_15z[5:2];
  assign celloutsig_0_7z = { in_data[82:81], celloutsig_0_1z, celloutsig_0_4z } * { _00_[10:9], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_4z[3:1], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_12z, _03_ } * { celloutsig_0_5z[10:8], celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_1z = { in_data[74:71], celloutsig_0_0z } != in_data[14:10];
  assign celloutsig_0_17z = { in_data[30:13], celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_8z } != { celloutsig_0_5z[9:3], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_25z = celloutsig_0_16z !== celloutsig_0_20z[6:3];
  assign celloutsig_1_13z = ~ { celloutsig_1_9z[14:6], celloutsig_1_11z };
  assign celloutsig_1_15z = ~ { celloutsig_1_13z[12:2], celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_0_10z = ~ { in_data[81:79], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_15z = ~ in_data[93:91];
  assign celloutsig_0_22z = celloutsig_0_8z & celloutsig_0_12z;
  assign celloutsig_0_12z = | { celloutsig_0_10z[9:5], celloutsig_0_8z };
  assign celloutsig_1_12z = ^ { celloutsig_1_9z[14:6], celloutsig_1_8z };
  assign celloutsig_1_0z = in_data[111:105] ~^ in_data[188:182];
  assign celloutsig_1_5z = { in_data[191:189], _01_, celloutsig_1_1z, celloutsig_1_1z } ~^ { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_17z = { in_data[170:163], celloutsig_1_12z } ~^ { celloutsig_1_15z[6:2], celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_3z };
  assign celloutsig_0_16z = _00_[4:1] ~^ { celloutsig_0_10z[2], celloutsig_0_15z };
  assign celloutsig_0_18z = { celloutsig_0_4z[4:3], celloutsig_0_14z, celloutsig_0_7z } ~^ { _02_[8], celloutsig_0_5z };
  assign celloutsig_0_26z = _02_[11:0] ~^ { _02_[3:1], celloutsig_0_7z };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
