### 授权使用声明
授权仅限于：清华大学。下载时间：2022年8月7日12:33:25 UTC，来源：IEEE Xplore。本文件受使用限制。

---

### 优化后的文本

在设计高效的OneChaffhd方案时，需要确保∆值较小（因为KO的大小为n∆）。然而，为了最大化功能恢复安全保证，IP作者应选择尽可能大的∆值。这一标准非常直观，因为较大的∆意味着更多的秘密区分输入（这些输入编码在KO中），而攻击者对这些输入上的函数F值是未知的。即使∆不是特别大，比如∆=2^10，安全性的概率也至少为(1 - 1/2^20)，这几乎等于1。当隐藏函数的域和汉明重量较大时，即h, 2n ≫ 0，则定理3中的第一项(∆^2/(2n(h - q))(∆/4)将变得非常小。请注意，我们提供的是具体的安全边界，而非渐近边界，正是因为它允许这种类型的分析——可以评估在任何参数设置下可能实现的安全性。

先前的工作在讨论DH方案的安全性时并未考虑这些因素。例如，在SAT攻击[17]的评估中，四个基准电路（c17, ex5, apex4, ex1010）具有非常小的域：在c17中，n=5；在ex5中，n=8；在apex4和ex1010中，n=10。需要注意的是，作者使用每个基准电路创建了21个不透明电路。这意味着在SAT攻击测试语料库中大约19%的基准电路无法通过任何DH方案进行保护。此外，值得注意的是，SAT攻击的开源测试语料库也被其他攻击算法所使用[22][23]。

### 结论

本文对从对抗性晶圆厂隐藏电路设计知识产权的问题进行了可证明的安全处理。我们形式化了一个新的原语，称为设计隐藏方案，它抽象地涵盖了所有先前的所谓逻辑锁定方案（这是该领域大部分先前工作的主要内容），并且我们的安全概念捕捉了逻辑锁定方案的目标。在此正式基础之上，我们描述了一个名为OneChaffhd的DH方案，并证明其在诚实但好奇的晶圆厂环境中满足我们的功能恢复安全概念。（鉴于硬件特洛伊木马检测技术的现状，如何在完全恶意的晶圆厂环境中实现安全性尚不清楚。）我们的工作揭示了一些在先前工作中未提及的重要问题，例如“简单”电路的问题。我们认为这项工作是最终目标的重要第一步，即为高价值电路IP提供高效且可证明安全的DH方案，以防止不受信任的晶圆厂进行逆向工程。

### 致谢

我们感谢审稿人的辛勤工作及其宝贵的反馈。我们也感谢国家科学基金会的支持，资助项目编号NSF-1564444。

### 参考文献

[1] The-Intercept, “Everybody does computer suppy chains.” https://theintercept.com/2019/01/24/the-messy-truth-about-computer-supply-chain-attacks/, 技术报告, 2019.

[2] TrendForce, “Trendforce reports top 10 ranking of global semiconductor foundries of 2018.” https://press.trendforce.com/press/20180524-3106.html, 技术报告, 2018.

[3] “Top 5 most counterfeited parts represent a $169 billion potential challenge for global semiconductor market.” https://technology.informa.com/405654/, 2012, 访问日期: 2020-08-25.

[4] U. Guin, K. Huang, D. DiMase, J. M. Carulli, M. Tehranipoor, and Y. Makris, “Counterfeit integrated circuits: A rising threat in the global semiconductor supply chain,” Proceedings of the IEEE, vol. 102, no. 8, pp. 1207–1228, 2014.

[5] K. Shamsi, D. Z. Pan, and Y. Jin, “On the impossibility of approximation-resilient circuit locking,” in 2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST). IEEE, 2019, pp. 161–170.

[6] J. A. Roy, F. Koushanfar, and I. L. Markov, “Epic: Ending piracy of integrated circuits,” in Proceedings of the conference on Design, automation and test in Europe. ACM, 2008, pp. 1069–1074.

[7] K. Zamiri Azar, H. Mardani Kamali, H. Homayoun, and A. Sasan, “Threats on logic locking: A decade later,” in Proceedings of the 2019 on Great Lakes Symposium on VLSI, ser. GLSVLSI ’19. New York, NY, USA: ACM, 2019, pp. 471–476.

[Online]. Available: http://doi.acm.org/10.1145/3299874.3319495

[8] K. Shamsi, M. Li, K. Plaks, S. Fazzari, D. Z. Pan, and Y. Jin, “IP protection and supply chain security through logic obfuscation: A systematic overview,” ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 24, no. 6, pp. 1–36, 2019.

[9] J. Rajendran, M. Sam, O. Sinanoglu, and R. Karri, “Security analysis of integrated circuit camouflaging,” in Proceedings of the 2013 ACM SIGSAC Conference on Computer & Communications Security, ser. CCS ’13. New York, NY, USA: ACM, 2013, pp. 709–720. [Online]. Available: http://doi.acm.org/10.1145/2508859.2516656

[10] A. Vijayakumar, V. C. Patil, D. E. Holcomb, C. Paar, and S. Kundu, “Physical design obfuscation of hardware: A comprehensive investigation of device and logic-level techniques,” IEEE Transactions on Information Forensics and Security, vol. 12, no. 1, pp. 64–77, 2016.

[11] J. Rajendran, O. Sinanoglu, and R. Karri, “Is split manufacturing secure?” in 2013 Design, Automation Test in Europe Conference Exhibition (DATE), March 2013, pp. 1259–1264.

[12] B. Shakya, N. Asadizanjani, D. Forte, and M. Tehranipoor, “Chip editor: leveraging circuit edit for logic obfuscation and trusted fabrication,” in Proceedings of the 35th International Conference on Computer-Aided Design, 2016, pp. 1–8.

[13] S. Dziembowski, S. Faust, and F.-X. Standaert, “Private circuits III: Hardware trojan-resilience via testing amplification,” in Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security, ser. CCS ’16. New York, NY, USA: ACM, 2016, pp. 142–153. [Online]. Available: http://doi.acm.org/10.1145/2976749.2978419

[14] L. W. Chow, J. P. Baukus, B. J. Wang, and R. P. Cocchi, “Camouflaging a standard cell based integrated circuit,” Apr. 3 2012, US Patent 8,151,235.

[15] M. Yasin, A. Sengupta, M. T. Nabeel, M. Ashraf, J. J. Rajendran, and O. Sinanoglu, “Provably-secure logic locking: From theory to practice,” in Proceedings of the 2017 ACM SIGSAC Conference on Computer and Communications Security, ser. CCS ’17. New York, NY, USA: ACM, 2017, pp. 1601–1618. [Online]. Available: http://doi.acm.org/10.1145/3133956.3133985

[16] D. Sirone and P. Subramanyan, “Functional analysis attacks on logic locking,” in 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 2019, pp. 936–939.

[17] P. Subramanyan, S. Ray, and S. Malik, “Evaluating the security of logic encryption algorithms,” in 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), May 2015, pp. 137–143.

[18] X. Xu, B. Shakya, M. M. Tehranipoor, and D. Forte, “Novel bypass attack and BDD-based tradeoff analysis against all known logic locking attacks,” in International Conference on Cryptographic Hardware and Embedded Systems. Springer, 2017, pp. 189–210.

[19] Y. Shen and H. Zhou, “Double dip: Re-evaluating security of the logic encryption algorithms,” in Proceedings of the 2017 on Great Lakes Symposium on VLSI, ser. GLSVLSI ’17. New York, NY, USA: ACM, 2017, pp. 179–184. [Online]. Available: http://doi.acm.org/10.1145/3060403.3060469

[20] Y. Shen, A. Rezaei, and H. Zhou, “SAT-based bit-flipping attack on logic encryptions,” in 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 2018, pp. 629–632.

[21] M. Yasin, B. Mazumdar, O. Sinanoglu, and J. Rajendran, “Removal attacks on logic locking and camouflaging techniques,” IEEE Transactions on Emerging Topics in Computing, 2017.

[22] K. Shamsi, M. Li, T. Meade, Z. Zhao, D. Z. Pan, and Y. Jin, “AppSAT: Approximately deobfuscating integrated circuits,” in 2017 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), May 2017, pp. 95–100.

[23] Y. Shen, Y. Li, A. Rezaei, S. Kong, D. Dlott, and H. Zhou, “BeSAT: Behavioral SAT-based attack on cyclic logic encryption,” in Proceedings of the 24th Asia and South Pacific Design Automation Conference. ACM, 2019, pp. 657–662.

[24] H. Zhou, R. Jiang, and S. Kong, “CycSAT: SAT-based attack on cyclic logic encryptions,” in Proceedings of the 36th International Conference on Computer-Aided Design. IEEE Press, 2017, pp. 49–56.

[25] Y.-C. Chen, “Enhancements to SAT attack: Speedup and breaking cyclic logic encryption,” ACM Trans. Des. Autom. Electron. Syst., vol. 23, no. 4, pp. 52:1–52:25, May 2018. [Online]. Available: http://doi.acm.org/10.1145/3190853

[26] F. Yang, M. Tang, and O. Sinanoglu, “Stripped functionality logic locking with Hamming distance based restore unit (SFLL-HD)–unlocked,” IEEE Transactions on Information Forensics and Security, 2019.

[27] Y. Xie and A. Srivastava, “Mitigating SAT attack on logic locking,” in International Conference on Cryptographic Hardware and Embedded Systems. Springer, 2016, pp. 127–146.

[28] M. Yasin, B. Mazumdar, J. J. Rajendran, and O. Sinanoglu, “SARLock: SAT attack resistant logic locking,” in 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST). IEEE, 2016, pp. 236–241.

[29] M. Yasin, A. Sengupta, B. C. Schafer, Y. Makris, O. Sinanoglu, and J. J. Rajendran, “What to lock?: Functional and parametric locking,” in Proceedings of the 2017 on Great Lakes Symposium on VLSI, ser. GLSVLSI ’17. New York, NY, USA: ACM, 2017, pp. 351–356. [Online]. Available: http://doi.acm.org/10.1145/3060403.3060492

[30] K. Shamsi, M. Li, T. Meade, Z. Zhao, D. Z. Pan, and Y. Jin, “Cyclic obfuscation for creating SAT-unresolvable circuits,” in Proceedings of the 2017 on Great Lakes Symposium on VLSI, ser. GLSVLSI ’17. New York, NY, USA: ACM, 2017, pp. 173–178. [Online]. Available: http://doi.acm.org/10.1145/3060403.3060458

[31] S. Roshanisefat, H. Mardani Kamali, and A. Sasan, “SRClock: SAT-resistant cyclic logic locking for protecting the hardware,” in Proceedings of the 2018 on Great Lakes Symposium on VLSI. ACM, 2018, pp. 153–158.

[32] H. M. Kamali, K. Z. Azar, H. Homayoun, and A. Sasan, “Full-Lock: Hard distributions of SAT instances for obfuscating circuits using fully configurable logic and routing blocks,” in Proceedings of the 56th Annual Design Automation Conference 2019, ser. DAC ’19. New York, NY, USA: ACM, 2019, pp. 89:1–89:6.

---

### 授权使用声明
授权仅限于：清华大学。下载时间：2022年8月7日12:33:25 UTC，来源：IEEE Xplore。本文件受使用限制。