$date
	Sun Oct 23 07:23:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#602576
b11010 !
1"
#602578
b11010 &
b11010 %
1$
#602579
0"
#602582
b1101 &
b1101 %
#602586
b101000 &
b101000 %
#602590
b10100 &
b10100 %
#602594
b1010 &
b1010 %
#602598
b101 &
b101 %
#602602
b10000 &
b10000 %
#602606
b1000 &
b1000 %
#602610
b100 &
b100 %
#602614
b10 &
b10 %
#602618
b1 &
b1 %
1#
#602622
b0 &
0#
b0 %
0$
#1616191
b11000 !
1"
#1616194
b11000 &
b11000 %
1$
#1616195
0"
#1616198
b1100 &
b1100 %
#1616202
b110 &
b110 %
#1616206
b11 &
b11 %
#1616210
b1010 &
b1010 %
#1616214
b101 &
b101 %
#1616218
b10000 &
b10000 %
#1616222
b1000 &
b1000 %
#1616226
b100 &
b100 %
#1616230
b10 &
b10 %
#1616234
b1 &
b1 %
1#
#1616238
b0 &
0#
b0 %
0$
#2580663
b1100 !
1"
#2580666
b1100 &
b1100 %
1$
#2580667
0"
#2580670
b110 &
b110 %
#2580674
b11 &
b11 %
#2580678
b1010 &
b1010 %
#2580682
b101 &
b101 %
#2580686
b10000 &
b10000 %
#2580690
b1000 &
b1000 %
#2580694
b100 &
b100 %
#2580698
b10 &
b10 %
#2580702
b1 &
1#
b1 %
#2580706
b0 &
b0 %
0#
0$
#4500012
