sim_seconds                                  0.075575                       # Number of seconds simulated
sim_ticks                                 75575157000                       # Number of ticks simulated
final_tick                               4123193814500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6097760                       # Simulator instruction rate (inst/s)
host_op_rate                                  6804143                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              458218840                       # Simulator tick rate (ticks/s)
host_mem_usage                                2814856                       # Number of bytes of host memory used
host_seconds                                   164.93                       # Real time elapsed on the host
sim_insts                                  1005718333                       # Number of instructions simulated
sim_ops                                    1122223983                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           13                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           13                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           13                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           13                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       163328                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       163584                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       168704                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       176128                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       166400                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       157440                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          1017344                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        20480                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       481280                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        481280                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data          638                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data          639                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data          659                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data          688                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data          650                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data          615                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total              3974                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks         1880                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             1880                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst        67747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data      2161133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        33874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data      2164521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        13549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data      2232268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        47423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data      2330501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data      2201782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        81297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data      2083224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        20324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data        16937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            13461355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst        67747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        33874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        13549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        47423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst         6775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        81297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        20324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         270989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       6368230                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            6368230                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       6368230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst        67747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data      2161133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        33874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data      2164521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        13549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data      2232268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        47423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data      2330501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data      2201782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        81297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data      2083224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        20324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data        16937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           19829585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                      3974                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                     1880                       # Number of write requests accepted
system.mem_ctrls05.readBursts                   31792                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                  15040                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              1016832                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                481536                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               1017344                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             481280                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs          116                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            3824                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            3960                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            3960                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            3992                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            4024                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            4040                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            4040                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            3936                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0            1856                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1            1904                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2            1856                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3            1905                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4            1855                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5            1880                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6            1912                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7            1880                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 77071093000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5               31792                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5              15040                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                  3964                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                  3964                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                  3964                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                  3965                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                  3966                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                  3966                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                  3967                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                  3968                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     8                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     8                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    8                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    7                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    6                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    6                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    4                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  624                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  624                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  624                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  624                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  624                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  624                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  625                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  625                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  626                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  626                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  627                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  627                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  627                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  627                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  627                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  630                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  630                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  630                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  629                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  629                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  629                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  629                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  628                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  625                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples         6565                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   228.235796                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   202.889268                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    68.095610                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          632      9.63%      9.63% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           51      0.78%     10.40% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           28      0.43%     10.83% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159            2      0.03%     10.86% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           36      0.55%     11.41% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           48      0.73%     12.14% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          614      9.35%     21.49% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287         5154     78.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total         6565                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          625                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    50.828800                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean    44.278845                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev    26.757897                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8-11            5      0.80%      0.80% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16-19           33      5.28%      6.08% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::24-27          103     16.48%     22.56% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32-35           81     12.96%     35.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::40-43           71     11.36%     46.88% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::48-51           66     10.56%     57.44% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::56-59           71     11.36%     68.80% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-67           60      9.60%     78.40% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::72-75           40      6.40%     84.80% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::80-83           21      3.36%     88.16% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::88-91           21      3.36%     91.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::96-99           18      2.88%     94.40% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::104-107           12      1.92%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::112-115            5      0.80%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::120-123            6      0.96%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-131            5      0.80%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::136-139            1      0.16%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::144-147            5      0.80%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::152-155            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          625                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          625                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.076800                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.066374                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     0.780690                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            619     99.04%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32              6      0.96%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          625                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                  890661144                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            1429264344                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                101683200                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   28029.37                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              44979.37                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      13.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       6.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   13.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    6.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    30.91                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                  27764                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                 12495                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.08                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                 13165543.73                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  85.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  68281996152                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    6640592400                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT     652455070                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0               4968432                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1               5028912                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          5149267.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          5106931.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0               3351720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               3392520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               3473712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               3445152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         18602188.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         18857779.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         19237171.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         19010534.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        8775475.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        8726123.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        8851783.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        8858419.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      5764508222.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      5766718472.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      5769474664.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      5769184210.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       63428595600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      63426656784.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       63424239072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       63424493856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        88892630812.799988                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        88893209765.760010                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        88894254844.800003                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        88893928277.759995                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.879006                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.879513                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.880428                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.880142                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       166912                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       169216                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       164864                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       158976                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       166656                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       172800                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          1017856                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       488448                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        488448                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data          652                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data          661                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data          644                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data          621                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data          651                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data          675                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total              3976                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks         1908                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             1908                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.dtb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.inst        44036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data      2208556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.dtb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        44036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data      2239043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.dtb.walker         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        16937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data      2181458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.dtb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        16937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data      2103548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.dtb.walker         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        13549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data      2205169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.dtb.walker        10162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst        44036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data      2286466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        23711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            13468129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst        44036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        44036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        16937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        16937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        13549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst        44036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        23711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         203241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       6463076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            6463076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       6463076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.dtb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst        44036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data      2208556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.dtb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        44036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data      2239043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.dtb.walker         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        16937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data      2181458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.dtb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        16937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data      2103548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.dtb.walker         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        13549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data      2205169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.dtb.walker        10162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst        44036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data      2286466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        23711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           19931206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                      3976                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                     1908                       # Number of write requests accepted
system.mem_ctrls14.readBursts                   31808                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                  15264                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              1017600                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                487936                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               1017856                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             488448                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs          193                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            3880                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            3936                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            4104                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            4056                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            3952                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            3984                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            3896                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            3992                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0            1817                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1            1904                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2            2096                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3            1880                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4            1888                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5            1879                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6            1928                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7            1856                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 75575517000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5               31808                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5              15264                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                  3952                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                  3954                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                  3954                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                  3955                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                  3955                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                  3955                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                  3956                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                  3956                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                    13                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                    11                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                   11                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  630                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  630                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  630                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  630                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  630                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  631                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  631                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  631                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  633                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  634                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  634                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  634                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  634                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  633                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  635                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  642                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  641                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  640                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  640                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  640                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  640                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  640                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  638                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  631                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    4                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    4                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    4                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    4                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    4                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    4                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples         6549                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   229.887922                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   205.121576                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    66.780508                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          625      9.54%      9.54% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           25      0.38%      9.93% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           14      0.21%     10.14% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            8      0.12%     10.26% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           18      0.27%     10.54% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           25      0.38%     10.92% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          613      9.36%     20.28% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287         5221     79.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total         6549                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          631                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    50.269414                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev    26.887130                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-3             2      0.32%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8-11            9      1.43%      1.74% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16-19           40      6.34%      8.08% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24-27           83     13.15%     21.24% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32-35           83     13.15%     34.39% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40-43           96     15.21%     49.60% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::48-51           71     11.25%     60.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::56-59           56      8.87%     69.73% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-67           46      7.29%     77.02% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::72-75           37      5.86%     82.88% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::80-83           38      6.02%     88.91% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::88-91           20      3.17%     92.08% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::96-99           13      2.06%     94.14% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::104-107           19      3.01%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::112-115            3      0.48%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::120-123            6      0.95%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-131            2      0.32%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::136-139            3      0.48%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::144-147            1      0.16%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::152-155            1      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::160-163            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::168-171            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          631                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          631                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    24.164818                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    24.133656                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.303755                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              2      0.32%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            614     97.31%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32             15      2.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          631                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                  913111748                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            1452121748                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                101760000                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   28714.21                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              45664.21                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      13.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       6.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   13.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    6.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.08                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                  27793                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                 12706                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.24                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                 12844241.50                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  86.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  68301045818                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    6640592400                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT     633405404                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          4967222.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1               4980528                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          5140195.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          5076086.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               3350904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               3359880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               3467592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               3424344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0             18929664                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         18785894.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         19130342.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         18825830.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        8772572.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        8772157.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        8961269.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        8785428.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      5763801841.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      5764607758.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      5768633289.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      5769486100.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       63429215232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       63428508288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       63424977120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       63424229040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        88892866610.880005                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        88892843680.320007                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        88894138983.360001                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        88893656004.479996                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.879212                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.879192                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.880327                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.879904                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       163072                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       165632                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       173056                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       168192                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       169472                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.itb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       169728                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          1031168                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        19456                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       482048                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        482048                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data          637                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data          647                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data          676                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data          657                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data          662                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data          663                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total              4028                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks         1883                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             1883                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst        54198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data      2157746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        40648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data      2191620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        16937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data      2289853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        37261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data      2225493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        13549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data      2242430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.itb.walker         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst        71134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data      2245817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        23711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data        20324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            13644272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        54198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        40648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        16937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        37261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        13549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst        71134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        23711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         257439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       6378392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            6378392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       6378392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        54198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data      2157746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        40648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data      2191620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        16937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data      2289853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        37261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data      2225493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        13549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data      2242430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.itb.walker         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst        71134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data      2245817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        23711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data        20324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           20022664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                      4028                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                     1883                       # Number of write requests accepted
system.mem_ctrls00.readBursts                   32224                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                  15064                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              1030912                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                482304                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               1031168                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             482048                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs          552                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            4120                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            3968                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            4016                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            3960                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            4088                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            3944                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            4064                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            4056                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0            1872                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1            1889                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2            1888                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3            1872                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            1895                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5            1856                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            1936                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7            1864                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 77064206000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5               32224                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5              15064                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                  4017                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                  4018                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                  4018                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                  4018                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                  4019                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                  4019                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                  4021                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                  4021                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                    10                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                     9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  621                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  622                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  623                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  625                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  626                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  627                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  628                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  628                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  630                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  629                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  629                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  629                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  629                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  629                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  629                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  633                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  632                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  632                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  631                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  629                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  628                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  627                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  626                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  622                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples         6596                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   229.414190                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   204.659688                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    67.009375                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          626      9.49%      9.49% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           25      0.38%      9.87% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           26      0.39%     10.26% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           18      0.27%     10.54% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           25      0.38%     10.92% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           32      0.49%     11.40% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          607      9.20%     20.60% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287         5237     79.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total         6596                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          624                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    51.615385                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean    44.302230                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev    29.081269                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8-11            8      1.28%      1.28% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16-19           26      4.17%      5.45% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24-27          111     17.79%     23.24% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-35           86     13.78%     37.02% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40-43           77     12.34%     49.36% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::48-51           62      9.94%     59.29% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::56-59           59      9.46%     68.75% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-67           46      7.37%     76.12% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::72-75           36      5.77%     81.89% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::80-83           29      4.65%     86.54% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::88-91           27      4.33%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::96-99           11      1.76%     92.63% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::104-107            9      1.44%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::112-115            9      1.44%     95.51% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::120-123            8      1.28%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-131            7      1.12%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::136-139            4      0.64%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::144-147            7      1.12%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::152-155            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::160-163            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          624                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          624                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    24.153846                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    24.126707                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.238255                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              1      0.16%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              1      0.16%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              1      0.16%      0.64% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            606     97.12%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32             14      2.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          624                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                  917352696                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            1463413896                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                103091200                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   28475.07                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              45425.07                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      13.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       6.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   13.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    6.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.31                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                  28148                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                 12544                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                 13037422.77                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  86.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  68297054185                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    6640592400                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT     637397037                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          5179507.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          5145033.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          5235148.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          5359132.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               3494112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1          3470856.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               3531648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               3615288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         19691942.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1             19366464                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         19437849.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3             20005440                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        9087759.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        9004400.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        9077391.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        9256550.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      5766215212.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      5767501461.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      5770255901.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      5770153465.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       63427098240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       63425969952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       63423553776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       63423643632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        88894595948.160004                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        88894287341.759995                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        88894920889.919983                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        88895862683.519989                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.880727                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.880457                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.881012                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.881837                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       172288                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       167936                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       163328                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       166912                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       163072                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       160000                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          1015040                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        20992                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       477696                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        477696                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data          673                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data          656                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data          638                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data          652                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data          637                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data          625                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total              3965                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks         1866                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             1866                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst        74522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data      2279691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst        27099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data      2222106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        20324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data      2161133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst        60972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data      2208556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst        13549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data      2157746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst        71134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data      2117098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        10162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            13430869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst        74522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst        27099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        20324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst        60972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst        13549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst        71134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        10162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         277763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       6320807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            6320807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       6320807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst        74522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data      2279691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst        27099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data      2222106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        20324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data      2161133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst        60972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data      2208556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst        13549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data      2157746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst        71134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data      2117098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        10162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           19751676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                      3965                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                     1866                       # Number of write requests accepted
system.mem_ctrls04.readBursts                   31720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                  14928                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              1014336                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                   704                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                477952                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               1015040                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             477696                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                   22                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs          627                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            3856                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            3912                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            3945                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            4008                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            4000                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            4024                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            4057                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            3896                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0            1864                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1            1888                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2            1857                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3            1824                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4            1863                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5            1912                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6            1864                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7            1864                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 77066819000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5               31720                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5              14928                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                  3956                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                  3955                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                  3955                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                  3955                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                  3956                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                  3956                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                  3956                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                  3956                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                     8                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                     7                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    7                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    7                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    6                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    6                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    6                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    6                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  619                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  619                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  619                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  619                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  619                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  619                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  620                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  620                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  621                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  621                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  622                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  623                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  623                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  623                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  623                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  624                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  624                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  624                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  623                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  622                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  622                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  622                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  621                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  620                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples         6532                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   228.458053                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   203.291224                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    67.840344                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          626      9.58%      9.58% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           40      0.61%     10.20% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           30      0.46%     10.66% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           16      0.24%     10.90% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           36      0.55%     11.45% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           35      0.54%     11.99% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          608      9.31%     21.30% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287         5141     78.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total         6532                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          620                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    51.138710                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean    44.678915                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev    26.813726                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8-11            3      0.48%      0.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16-19           24      3.87%      4.35% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24-27          115     18.55%     22.90% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32-35           82     13.23%     36.13% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40-43           76     12.26%     48.39% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::48-51           59      9.52%     57.90% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::56-59           62     10.00%     67.90% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-67           59      9.52%     77.42% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::72-75           33      5.32%     82.74% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::80-83           30      4.84%     87.58% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::88-91           17      2.74%     90.32% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::96-99           22      3.55%     93.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::104-107           13      2.10%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::112-115           13      2.10%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::120-123            3      0.48%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-131            2      0.32%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::136-139            5      0.81%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::144-147            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::160-163            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          620                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          620                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    24.090323                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.078079                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     0.845918                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            613     98.87%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32              7      1.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          620                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                  885493392                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            1422774492                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                101433600                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   27935.31                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              44885.31                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      13.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       6.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   13.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    6.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.21                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                  27689                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                 12413                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.35                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.15                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                 13216741.38                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  86.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  68290507942                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    6640592400                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT     643943280                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          4947868.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          4990204.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          5162572.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3               5146848                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               3337848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               3366408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               3482688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               3472080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         18504345.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         18750950.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2             19221696                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         19042483.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        8768839.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        8726123.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        8921456.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        8848465.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      5765425603.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      5766802030.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      5769230667.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      5770047418.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       63427790880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       63426583488                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      63424453104.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       63423736656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        88892604559.679993                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        88893048379.199997                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        88894301359.680008                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        88894123126.079987                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.878983                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.879371                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.880469                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.880313                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       167680                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       166912                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       176384                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       165120                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       163840                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       162304                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          1020928                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        17920                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       483840                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        483840                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data          655                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data          652                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data          689                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data          645                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data          640                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data          634                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total              3988                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks         1890                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             1890                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst        71134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data      2218719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        40648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data      2208556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        10162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data      2333889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        37261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data      2184845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data      2167908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        54198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data      2147584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        23711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data        10162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            13508778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst        71134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        40648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        10162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        37261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        54198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        23711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         237115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       6402104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            6402104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       6402104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst        71134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data      2218719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        40648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data      2208556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        10162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data      2333889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        37261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data      2184845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data      2167908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        54198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data      2147584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        23711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data        10162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           19910882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                      3988                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                     1890                       # Number of write requests accepted
system.mem_ctrls03.readBursts                   31904                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                  15120                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              1020160                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                   768                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                483840                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               1020928                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             483840                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                   24                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs          105                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            4008                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            3864                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            4088                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            4000                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            4088                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            3960                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            3992                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            3880                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0            1920                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1            1896                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2            1929                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3            1856                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4            1856                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5            1871                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6            1928                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7            1864                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 77076902000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5               31904                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5              15120                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                  3965                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                  3966                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                  3966                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                  3966                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                  3967                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                  3967                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                  3967                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                  3969                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                    16                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                    15                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                   16                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                   16                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                   15                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                   16                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                   16                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                   14                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  628                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  628                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  628                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  628                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  628                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  628                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  628                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  628                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  629                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  629                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  629                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  629                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  629                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  629                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  631                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  633                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  633                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  633                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  633                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  633                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  633                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  633                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  631                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  629                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples         6571                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   228.884492                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   203.555223                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    67.747687                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          640      9.74%      9.74% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           38      0.58%     10.32% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           16      0.24%     10.56% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            4      0.06%     10.62% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           22      0.33%     10.96% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           39      0.59%     11.55% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          620      9.44%     20.99% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287         5192     79.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total         6571                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          629                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    50.670906                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean    44.438662                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev    26.278060                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8-11            4      0.64%      0.64% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16-19           28      4.45%      5.09% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24-27          106     16.85%     21.94% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32-35           77     12.24%     34.18% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40-43           84     13.35%     47.54% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::48-51           76     12.08%     59.62% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::56-59           62      9.86%     69.48% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-67           51      8.11%     77.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::72-75           39      6.20%     83.78% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::80-83           29      4.61%     88.39% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::88-91           27      4.29%     92.69% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::96-99           13      2.07%     94.75% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::104-107           15      2.38%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::112-115            5      0.79%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::120-123            7      1.11%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-131            2      0.32%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::160-163            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::168-171            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::184-187            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          629                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          629                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    24.038156                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    24.028453                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     0.712808                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            624     99.21%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32              4      0.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          629                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                  928395856                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            1468761856                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                102016000                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29121.58                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46071.58                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      13.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       6.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   13.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    6.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    30.95                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                  27846                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                 12583                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.35                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                 13112776.79                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  86.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  68295202481                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    6640592400                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT     639248741                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          4958755.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          5041612.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          5178297.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          5150476.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               3345192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               3401088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2          3493296.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               3474528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0             18794880                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         18951129.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         19425369.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         18903206.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        8772157.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        8779207.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        8835194.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        8961269.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      5763995331.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      5765979314.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      5768496489.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      5769578030.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0      63429045504.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       63427305168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       63425097120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       63424148400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        88892740994.880005                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        88893286695.360001                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        88894354942.080002                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        88894045085.759995                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.879102                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.879580                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.880516                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.880245                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       162304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       162560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       168448                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       166656                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       161280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       172288                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          1016576                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        18432                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       479744                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        479744                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data          634                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data          635                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data          658                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data          651                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data          630                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data          673                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total              3971                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks         1874                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             1874                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst        30486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data      2147584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker        13549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        50810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data      2150971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        16937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data      2228881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        33874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data      2205169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst        13549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data      2134035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker        10162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst        71134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data      2279691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        27099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data        16937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            13451193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst        30486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        50810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        16937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        33874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst        13549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst        71134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        27099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         243890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       6347906                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            6347906                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       6347906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst        30486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data      2147584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker        13549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        50810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data      2150971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        16937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data      2228881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        33874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data      2205169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst        13549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data      2134035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker        10162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst        71134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data      2279691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        27099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data        16937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           19799099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                      3971                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                     1874                       # Number of write requests accepted
system.mem_ctrls15.readBursts                   31768                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                  14992                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              1016352                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                   224                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                479488                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               1016576                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             479744                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs          405                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            3848                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            3968                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            3912                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            4096                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            3944                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            3968                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            3913                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            4112                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0            1848                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1            1871                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2            1888                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3            1888                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4            1832                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5            1889                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6            1880                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7            1888                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 75575630000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5               31768                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5              14992                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                  3965                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                  3964                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                  3965                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                  3965                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                  3965                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                  3966                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                  3967                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                  3967                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     6                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     6                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  619                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  619                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  619                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  619                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  619                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  620                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  620                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  621                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  624                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  624                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  624                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  624                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  624                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  623                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  628                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  631                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  630                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  630                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  630                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  631                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  631                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  631                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  626                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  622                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples         6516                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   229.564150                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   204.683888                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    67.039410                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          625      9.59%      9.59% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           22      0.34%      9.93% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           21      0.32%     10.25% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159           13      0.20%     10.45% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           21      0.32%     10.77% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           23      0.35%     11.13% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          610      9.36%     20.49% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287         5181     79.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total         6516                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          621                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    51.132045                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean    44.035238                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev    27.957259                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8-11           11      1.77%      1.77% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16-19           31      4.99%      6.76% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24-27           92     14.81%     21.58% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32-35           96     15.46%     37.04% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40-43           65     10.47%     47.50% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::48-51           69     11.11%     58.62% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::56-59           57      9.18%     67.79% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-67           49      7.89%     75.68% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::72-75           46      7.41%     83.09% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::80-83           34      5.48%     88.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::88-91           20      3.22%     91.79% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::96-99           15      2.42%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::104-107           11      1.77%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::112-115            6      0.97%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::120-123            6      0.97%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-131            5      0.81%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::136-139            2      0.32%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::144-147            1      0.16%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::152-155            1      0.16%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::160-163            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::176-179            2      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          621                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          621                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    24.128824                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.102295                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.195215                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              2      0.32%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            607     97.75%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32             12      1.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          621                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                  869371486                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            1407720436                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                101635200                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   27372.30                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              44322.30                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      13.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       6.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   13.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    6.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.08                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                  27759                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                 12470                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.18                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                 12929962.36                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  86.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  68295708111                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    6640592400                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT     638849546                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          4993833.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          4970246.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          5131123.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          5097859.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0          3368856.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               3352944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               3461472                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               3439032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         18992563.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         18810355.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         19165286.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         18986572.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        8782110.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        8639447.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        8998179.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        8795381.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      5765014601.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      5766010395.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      5767195521.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      5767644772.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       63428151408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      63427277904.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       63426238320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       63425844240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        88893132547.199997                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        88892890466.880005                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        88894019077.440002                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        88893637032.959991                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.879445                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.879233                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.880222                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.879887                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       165632                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       167680                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       166656                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       163840                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       166912                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       167168                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          1018368                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        20224                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       477696                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        477696                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data          647                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data          655                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data          651                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data          640                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data          652                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data          653                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total              3978                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks         1866                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             1866                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst        40648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data      2191620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        57585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data      2218719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst        20324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data      2205169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst        37261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data      2167908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst        10162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data      2208556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        84684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data      2211944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        16937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            13474904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst        40648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        57585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst        20324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst        37261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst        10162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        84684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        16937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         267601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       6320807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            6320807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       6320807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst        40648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data      2191620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        57585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data      2218719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst        20324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data      2205169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst        37261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data      2167908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst        10162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data      2208556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        84684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data      2211944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        16937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           19795711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                      3978                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                     1866                       # Number of write requests accepted
system.mem_ctrls06.readBursts                   31824                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                  14928                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              1017376                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                   992                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                477952                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               1018368                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             477696                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                   31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs          201                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            4000                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            3872                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            3952                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            3912                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            4072                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            3960                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            4009                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            4016                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0            1856                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1            1864                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2            1872                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3            1872                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4            1840                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5            1839                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6            1944                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7            1849                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 77056860000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5               31824                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5              14928                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                  3969                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                  3968                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                  3969                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                  3969                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                  3969                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                  3969                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                  3970                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                  3971                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  618                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  618                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  618                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  618                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  618                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  618                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  619                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  620                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  619                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  619                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  619                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  621                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  621                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  621                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  622                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  626                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  627                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  627                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  627                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  625                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  625                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  625                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  623                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  618                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples         6513                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   229.591279                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   204.954801                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    66.870704                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          609      9.35%      9.35% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           40      0.61%      9.96% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           22      0.34%     10.30% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            5      0.08%     10.38% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           25      0.38%     10.76% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           35      0.54%     11.30% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          597      9.17%     20.47% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287         5180     79.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total         6513                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          618                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    51.354369                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev    28.971103                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-3             2      0.32%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8-11            7      1.13%      1.46% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16-19           27      4.37%      5.83% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24-27          107     17.31%     23.14% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32-35           93     15.05%     38.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40-43           63     10.19%     48.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::48-51           62     10.03%     58.41% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::56-59           52      8.41%     66.83% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-67           52      8.41%     75.24% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::72-75           51      8.25%     83.50% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::80-83           25      4.05%     87.54% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::88-91           24      3.88%     91.42% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::96-99           16      2.59%     94.01% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::104-107            8      1.29%     95.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::112-115           10      1.62%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::120-123            5      0.81%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-131            3      0.49%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::136-139            4      0.65%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::144-147            2      0.32%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::152-155            2      0.32%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::176-179            1      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-195            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::208-211            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          618                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          618                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    24.168285                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    24.143156                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.235941                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            606     98.06%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32             11      1.78%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::40              1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          618                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                  898378834                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            1437270184                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                101737600                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   28257.13                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              45207.13                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      13.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       6.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   13.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    6.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.08                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                  27795                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                 12421                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.42                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.21                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                 13185636.55                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  86.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  68298270003                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    6640592400                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT     636181219                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          4987785.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          4959964.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          5117817.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3               5240592                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0          3364776.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               3346008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2          3452496.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               3535320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         19010534.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         18486374.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         19138329.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3             19386432                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        8782110.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1             8626176                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        8851783.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        8981591.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      5764040147.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      5765142153.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      5767010622.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      5771160149.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       63429006192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       63428039520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       63426400512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       63422760576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        88893020720.639999                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        88892429371.200012                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2         88893800736                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        88894893835.199997                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.879347                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.878829                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.880030                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.880988                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       164864                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       168704                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       170496                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       158720                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       168192                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       159488                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          1013760                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        20224                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       480000                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        480000                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data          644                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data          659                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data          666                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data          620                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data          657                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data          623                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total              3960                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks         1875                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total             1875                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst        64360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data      2181458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        27099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data      2232268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        20324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data      2255979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        44036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data      2100161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.dtb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst        10162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data      2225493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.dtb.walker        10162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.itb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst        94846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data      2110323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.dtb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            13413932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst        64360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        27099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        20324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        44036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst        10162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst        94846                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst         6775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         267601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       6351293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            6351293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       6351293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst        64360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data      2181458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        27099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data      2232268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        20324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data      2255979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        44036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data      2100161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.dtb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst        10162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data      2225493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.dtb.walker        10162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.itb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst        94846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data      2110323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.dtb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           19765225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                      3960                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                     1875                       # Number of write requests accepted
system.mem_ctrls09.readBursts                   31680                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                  15000                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              1013504                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                479488                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               1013760                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             480000                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs          266                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            3832                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            3936                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            3952                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            3984                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            4032                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            3952                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            3984                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            4000                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0            1840                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1            1888                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2            1880                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3            1840                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4            1856                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5            1857                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6            1968                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7            1855                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 77076095000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5               31680                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5              15000                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                  3950                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                  3950                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                  3950                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                  3950                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                  3950                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                  3951                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                  3951                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                  3951                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                     9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                     9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  620                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  620                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  620                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  621                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  621                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  624                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  624                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  624                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  625                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  625                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  625                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  625                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  625                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  625                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  626                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  631                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  630                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  630                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  630                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  629                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  629                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  626                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  625                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  620                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples         6509                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   229.373483                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   204.403762                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    67.206066                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          625      9.60%      9.60% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           29      0.45%     10.05% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           18      0.28%     10.32% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           10      0.15%     10.48% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           23      0.35%     10.83% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           29      0.45%     11.28% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          610      9.37%     20.65% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287         5165     79.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total         6509                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          623                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    50.735152                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev    28.056308                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-3             2      0.32%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8-11            6      0.96%      1.28% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16-19           32      5.14%      6.42% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24-27          104     16.69%     23.11% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32-35           86     13.80%     36.92% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40-43           76     12.20%     49.12% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48-51           65     10.43%     59.55% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::56-59           59      9.47%     69.02% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-67           46      7.38%     76.40% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::72-75           39      6.26%     82.66% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::80-83           39      6.26%     88.92% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::88-91           22      3.53%     92.46% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::96-99            9      1.44%     93.90% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::104-107            8      1.28%     95.18% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::112-115           11      1.77%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::120-123            6      0.96%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-131            4      0.64%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::136-139            4      0.64%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::152-155            1      0.16%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::160-163            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::168-171            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::184-187            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          623                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          623                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    24.051364                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    24.028139                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.137180                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19              3      0.48%      0.64% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21              3      0.48%      1.12% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            609     97.75%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32              6      0.96%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::40              1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          623                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                  894569672                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            1431410072                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                101350400                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   28244.81                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              45194.81                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      13.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       6.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   13.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    6.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.19                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                  27682                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                 12465                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.10                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                 13209270.78                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  86.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  68306255385                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    6640592400                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT     628195837                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          4928515.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          4973270.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          5052499.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          5160758.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               3324792                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               3354984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               3408432                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               3481464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         18534297.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         18710515.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         18873753.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         19150809.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        8675942.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        8659353.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        8772572.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3             8957952                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      5764003813.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      5764772027.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2        5766931224                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      5768558596.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      63429038064.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       63428364192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       63426470160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       63425042640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        88892334599.040009                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        88892663517.119995                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        88893337815.360001                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        88894181395.199997                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.878746                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.879034                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.879625                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.880364                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       168192                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       167168                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       176896                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       161792                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       165888                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       159744                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          1018880                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        18688                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       482048                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        482048                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data          657                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data          653                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data          691                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data          632                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data          648                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data          624                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total              3980                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks         1883                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             1883                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst        50810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data      2225493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst        33874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data      2211944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data      2340663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        37261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data      2140809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.dtb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst        10162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data      2195007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        77909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data      2113710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        30486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            13481679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst        50810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst        33874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst         6775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        37261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst        10162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        77909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        30486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         247277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       6378392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            6378392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       6378392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst        50810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data      2225493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst        33874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data      2211944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data      2340663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        37261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data      2140809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.dtb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst        10162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data      2195007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        77909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data      2113710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        30486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           19860071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                      3980                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                     1883                       # Number of write requests accepted
system.mem_ctrls02.readBursts                   31840                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                  15064                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              1018624                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                482048                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               1018880                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             482048                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs           55                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            3872                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            3872                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            4008                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            4104                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            3992                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            3976                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            4088                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            3920                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0            1912                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1            1856                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2            1864                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3            1833                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4            1880                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5            1871                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            1984                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7            1864                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 77076042000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5               31840                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5              15064                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                  3969                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                  3969                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                  3970                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                  3970                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                  3970                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                  3970                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                  3970                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                  3971                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  623                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  623                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  623                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  623                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  623                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  625                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  625                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  626                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  627                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  627                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  627                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  628                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  628                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  627                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  632                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  633                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  633                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  633                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  633                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  632                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  632                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  631                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  626                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  624                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples         6536                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   229.600979                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   204.835217                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    66.927113                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          624      9.55%      9.55% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           17      0.26%      9.81% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           25      0.38%     10.19% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           20      0.31%     10.50% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           24      0.37%     10.86% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           20      0.31%     11.17% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          605      9.26%     20.43% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287         5201     79.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total         6536                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          625                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    50.828800                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev    28.158625                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8-11            4      0.64%      0.80% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16-19           25      4.00%      4.80% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24-27          110     17.60%     22.40% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32-35           83     13.28%     35.68% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40-43           82     13.12%     48.80% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::48-51           76     12.16%     60.96% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::56-59           58      9.28%     70.24% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-67           51      8.16%     78.40% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::72-75           42      6.72%     85.12% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::80-83           19      3.04%     88.16% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::88-91           20      3.20%     91.36% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::96-99           17      2.72%     94.08% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::104-107            8      1.28%     95.36% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::112-115           10      1.60%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::120-123            2      0.32%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-131            6      0.96%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::136-139            4      0.64%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::152-155            2      0.32%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::160-163            2      0.32%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::168-171            1      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::176-179            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-195            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          625                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          625                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    24.102400                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    24.077671                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.184466                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17              1      0.16%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23              1      0.16%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            613     98.08%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32              8      1.28%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::40              1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          625                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                  924185056                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            1463737456                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                101862400                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29033.21                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              45983.21                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      13.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       6.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   13.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    6.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                  27824                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                 12536                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                 13146178.07                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  86.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  68302297794                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    6640592400                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT     632153428                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0               4950288                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          5122051.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2               5137776                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          5262364.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               3339480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               3455352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               3465960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               3550008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0             18842304                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         19505740.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2             19301568                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         19385433.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        8758886.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        8795796.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        8954634.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        9100615.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      5763003258.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      5766371000.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      5765315123.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      5769782409.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      63429915744.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      63426961584.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       63427887792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       63423969120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        88892639135.040009                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        88894040699.520020                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        88893892028.160004                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        88894879126.080002                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.879013                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.880241                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.880110                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.880975                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       165120                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       164096                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       169216                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       167936                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       162048                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       170240                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          1019648                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        17920                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       481536                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        481536                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data          645                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data          641                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data          661                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data          656                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data          633                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data          665                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total              3983                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks         1881                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             1881                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst        64360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data      2184845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.dtb.walker         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        50810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data      2171296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.dtb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst        16937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data      2239043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.dtb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst        20324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data      2222106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.dtb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst        10162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data      2144197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.dtb.walker        10162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst        44036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data      2252592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        30486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data        13549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            13491841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst        64360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        50810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst        16937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst        20324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst        10162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst        44036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        30486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         237115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       6371618                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            6371618                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       6371618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst        64360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data      2184845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.dtb.walker         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        50810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data      2171296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.dtb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst        16937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data      2239043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.dtb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst        20324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data      2222106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.dtb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst        10162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data      2144197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.dtb.walker        10162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst        44036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data      2252592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        30486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data        13549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           19863459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                      3983                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                     1881                       # Number of write requests accepted
system.mem_ctrls13.readBursts                   31864                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                  15048                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              1019136                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                481536                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               1019648                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             481536                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs          217                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            3824                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            3968                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            3960                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            3992                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            3952                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            4072                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            3960                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            4120                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0            1856                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1            1856                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2            1848                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3            1888                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4            1880                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5            1920                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6            1864                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            1936                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 77073597000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5               31864                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5              15048                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                  3973                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                  3974                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                  3975                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                  3975                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                  3975                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                  3975                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                  3975                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                  3976                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                     8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                     7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  622                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  622                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  622                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  622                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  622                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  622                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  624                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  625                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  626                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  626                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  627                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  627                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  628                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  628                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  627                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  632                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  632                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  632                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  631                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  631                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  630                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  630                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  629                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  623                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples         6528                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   229.882353                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   204.959736                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    66.904419                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          631      9.67%      9.67% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           19      0.29%      9.96% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           13      0.20%     10.16% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            7      0.11%     10.26% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           15      0.23%     10.49% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           23      0.35%     10.85% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          613      9.39%     20.24% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287         5207     79.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total         6528                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          622                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    51.202572                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean    44.414712                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev    27.314488                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8-11            7      1.13%      1.13% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16-19           37      5.95%      7.07% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24-27           80     12.86%     19.94% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-35           95     15.27%     35.21% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40-43           78     12.54%     47.75% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48-51           72     11.58%     59.32% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::56-59           60      9.65%     68.97% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-67           46      7.40%     76.37% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::72-75           47      7.56%     83.92% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::80-83           24      3.86%     87.78% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::88-91           17      2.73%     90.51% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::96-99           17      2.73%     93.25% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::104-107           17      2.73%     95.98% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::112-115            8      1.29%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::120-123            5      0.80%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-131            4      0.64%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::136-139            2      0.32%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::144-147            4      0.64%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::152-155            2      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          622                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          622                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.192926                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.164576                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.309478                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            608     97.75%     97.75% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32             13      2.09%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::40              1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          622                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                  884870848                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            1424694448                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                101913600                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   27784.19                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              44734.19                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      13.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       6.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   13.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    6.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    30.98                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                  27837                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                 12531                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                 13143519.27                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  86.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  68302404520                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    6640592400                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT     632046702                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          4958755.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          4979318.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          5138380.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          5164387.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               3345192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               3359064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               3466368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               3483912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         18790387.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         18901708.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         19137331.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3             19186752                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        8765521.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        8689213.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        8984494.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        8974955.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      5765106640.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      5765286778.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      5769019120.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      5769301530.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       63428070672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       63427912656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       63424638672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      63424390944.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        88892866343.040009                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        88892957913.599991                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        88894213540.800003                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        88894331655.360001                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.879212                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.879292                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.880392                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.880496                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       165888                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       162048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       165888                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       165120                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       171264                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       163328                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          1012736                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        16128                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       480768                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        480768                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data          648                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data          633                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data          648                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data          645                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data          669                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data          638                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total              3956                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks         1878                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             1878                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.inst        37261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data      2195007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        30486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data      2144197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker        10162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        20324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data      2195007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        13549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data      2184845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        10162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data      2266142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.itb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        71134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data      2161133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        30486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            13400382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        37261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        30486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        20324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        13549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        10162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        71134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        30486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         213403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       6361456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            6361456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       6361456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        37261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data      2195007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        30486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data      2144197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker        10162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        20324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data      2195007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        13549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data      2184845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        10162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data      2266142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.itb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        71134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data      2161133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        30486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           19761838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                      3956                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                     1878                       # Number of write requests accepted
system.mem_ctrls08.readBursts                   31648                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                  15024                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              1012480                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                480768                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               1012736                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             480768                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs       245671                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            3864                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            3872                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            4032                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            3960                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            3992                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            4032                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            3984                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            3904                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0            1840                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1            1872                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2            1904                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3            1840                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4            1872                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5            1912                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6            1921                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7            1863                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 75575382000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5               31648                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5              15024                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                  3946                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                  3946                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                  3946                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                  3946                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                  3947                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                  3947                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                  3948                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                  3948                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                     9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                     9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  620                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  620                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  620                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  620                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  620                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  621                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  621                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  622                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  625                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  626                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  627                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  627                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  627                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  626                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  629                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  631                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  629                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  628                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  628                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  628                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  628                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  628                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  625                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  622                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples         6523                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   228.920435                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   203.781303                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    67.569022                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          627      9.61%      9.61% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           41      0.63%     10.24% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           19      0.29%     10.53% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            6      0.09%     10.62% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           21      0.32%     10.95% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           44      0.67%     11.62% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          615      9.43%     21.05% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287         5150     78.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total         6523                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          622                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    50.881029                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean    44.207918                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev    27.314510                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8-11            7      1.13%      1.13% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16-19           25      4.02%      5.14% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24-27          108     17.36%     22.51% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32-35           82     13.18%     35.69% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40-43           73     11.74%     47.43% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::48-51           81     13.02%     60.45% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::56-59           67     10.77%     71.22% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-67           37      5.95%     77.17% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::72-75           32      5.14%     82.32% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::80-83           32      5.14%     87.46% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::88-91           23      3.70%     91.16% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::96-99           16      2.57%     93.73% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::104-107           13      2.09%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::112-115           11      1.77%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::120-123            3      0.48%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-131            5      0.80%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::136-139            3      0.48%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::152-155            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::160-163            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::168-171            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          622                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          622                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    24.154341                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    24.125136                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.265918                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17              1      0.16%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              1      0.16%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            605     97.27%     97.75% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32             14      2.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          622                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                  883469796                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            1419767796                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                101248000                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   27922.56                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              44872.56                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      13.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       6.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   13.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    6.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    30.97                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                  27645                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                 12496                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                 12954299.28                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  86.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  68296157260                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    6640592400                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT     638311997                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          4933958.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          5047660.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          5085158.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          5163177.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               3328464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               3405168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               3430464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3          3483096.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0             18702528                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         19169779.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         18926668.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         18982579.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        8748933.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        8722391.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        8818606.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        8948413.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      5763413384.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      5766357648.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      5767059487.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      5769111980.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       63429557088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       63426974400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       63426358752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       63424558320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        88892513530.559998                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        88893506222.400009                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        88893508311.359985                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        88894076740.800003                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.878902                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.879771                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.879773                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.880271                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       165632                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       158976                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       174080                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       166400                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       163072                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       162304                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          1007104                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       476928                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        476928                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data          647                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data          621                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data          680                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data          650                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data          637                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data          634                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total              3934                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks         1863                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             1863                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst        44036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data      2191620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        30486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data      2103548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        20324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data      2303402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.dtb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        16937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data      2201782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.dtb.walker        10162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst        13549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data      2157746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.itb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst        54198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data      2147584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data        10162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            13325861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst        44036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        30486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        20324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        16937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst        13549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst        54198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst         3387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         182917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       6310645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            6310645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       6310645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst        44036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data      2191620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        30486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data      2103548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        20324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data      2303402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.dtb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        16937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data      2201782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.dtb.walker        10162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst        13549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data      2157746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.itb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst        54198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data      2147584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data        10162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           19636506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                      3934                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                     1863                       # Number of write requests accepted
system.mem_ctrls10.readBursts                   31472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                  14904                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              1006880                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                   224                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                476672                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               1007104                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             476928                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs          232                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            3928                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            3960                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            3872                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            3936                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            3968                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            3904                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            3881                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            4016                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0            1888                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1            1848                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2            1864                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3            1840                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4            1872                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5            1839                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6            1906                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            1839                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 77050940000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5               31472                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5              14904                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                  3928                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                  3928                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                  3928                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                  3928                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                  3928                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                  3928                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                  3929                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                  3930                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                     6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                     5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  617                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  617                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  617                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  617                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  617                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  617                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  619                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  620                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  621                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  622                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  622                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  623                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  623                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  624                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  624                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  625                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  624                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  623                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  623                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  622                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  622                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  621                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  619                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  617                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples         6462                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   229.580935                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   204.660055                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    67.050586                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          622      9.63%      9.63% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           22      0.34%      9.97% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           16      0.25%     10.21% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           15      0.23%     10.45% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           17      0.26%     10.71% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           25      0.39%     11.10% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          608      9.41%     20.50% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287         5137     79.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total         6462                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          617                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    50.880065                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev    26.555111                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-3             2      0.32%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8-11            6      0.97%      1.30% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16-19           29      4.70%      6.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24-27           87     14.10%     20.10% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32-35           89     14.42%     34.52% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40-43           78     12.64%     47.16% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::48-51           73     11.83%     59.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::56-59           60      9.72%     68.72% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-67           55      8.91%     77.63% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::72-75           42      6.81%     84.44% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::80-83           25      4.05%     88.49% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::88-91           22      3.57%     92.06% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::96-99           13      2.11%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::104-107           14      2.27%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::112-115            9      1.46%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::120-123            4      0.65%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-131            2      0.32%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::136-139            3      0.49%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::144-147            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::160-163            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::176-179            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          617                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          617                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    24.142626                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    24.120886                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.153375                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            607     98.38%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32              9      1.46%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::40              1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          617                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                  876875646                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            1410207396                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                100688000                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   27868.29                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              44818.29                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      13.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       6.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   13.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    6.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.05                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                  27500                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                 12399                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.19                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                 13291519.75                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  86.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  68298708506                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    6640592400                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT     635742716                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          4964803.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1               4929120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          5020444.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          5167411.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               3349272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               3325200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               3386808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               3485952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0             18909696                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         18490867.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         18634137.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         19066444.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        8755568.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        8599633.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        8738565.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        8952145.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      5762850534.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      5764613558.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      5766777132.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      5769198437.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       63430049712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       63428503200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       63426605328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       63424481376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        88892708760.959991                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        88892290753.919983                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        88892991590.399994                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        88894180942.079987                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.879074                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.878708                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.879322                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.880364                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       159232                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       167936                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       167424                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       163072                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       175360                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       165120                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          1017856                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        16128                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       482560                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        482560                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data          622                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data          656                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data          654                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data          637                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data          685                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data          645                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total              3976                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks         1885                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total             1885                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst        50810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data      2106936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker        10162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        23711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data      2222106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        13549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data      2215331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        13549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data      2157746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst        16937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data      2320339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst        74522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data      2184845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        20324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data        13549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            13468129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst        50810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        23711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        13549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        13549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst        16937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst        74522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        20324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         213403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       6385167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            6385167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       6385167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst        50810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data      2106936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker        10162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        23711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data      2222106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        13549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data      2215331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        13549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data      2157746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst        16937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data      2320339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst        74522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data      2184845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        20324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data        13549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           19853297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                      3976                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                     1885                       # Number of write requests accepted
system.mem_ctrls12.readBursts                   31808                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                  15080                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              1017856                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                482304                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               1017856                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             482560                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs          408                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            3864                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            3936                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            3912                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            3984                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            3960                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            3984                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            3992                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            4176                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0            1880                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1            1840                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2            1856                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3            1879                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4            1840                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5            1865                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6            1896                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7            2016                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 75570675000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5               31808                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5              15080                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                  3970                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                  3970                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                  3971                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                  3971                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                  3971                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                  3971                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                  3972                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                  3972                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     6                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     6                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  623                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  623                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  623                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  623                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  623                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  624                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  624                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  624                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  627                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  627                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  628                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  628                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  628                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  628                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  629                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  633                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  633                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  633                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  632                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  632                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  632                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  631                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  630                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  626                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples         6537                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   229.487533                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   204.488088                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    67.142862                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          633      9.68%      9.68% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           19      0.29%      9.97% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           19      0.29%     10.26% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159           12      0.18%     10.45% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           20      0.31%     10.75% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           23      0.35%     11.11% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          622      9.52%     20.62% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287         5189     79.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total         6537                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          625                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    50.867200                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev    27.653012                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8-11            2      0.32%      0.48% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16-19           33      5.28%      5.76% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24-27           89     14.24%     20.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32-35          110     17.60%     37.60% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40-43           72     11.52%     49.12% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::48-51           72     11.52%     60.64% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::56-59           61      9.76%     70.40% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-67           50      8.00%     78.40% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::72-75           26      4.16%     82.56% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::80-83           34      5.44%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::88-91           19      3.04%     91.04% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::96-99           20      3.20%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::104-107            9      1.44%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::112-115            3      0.48%     96.16% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::120-123            9      1.44%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-131            4      0.64%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::136-139            2      0.32%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::144-147            6      0.96%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::152-155            3      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          625                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          625                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    24.115200                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    24.088060                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.234977                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              2      0.32%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            613     98.08%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32              9      1.44%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::40              1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          625                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                  883032780                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            1422178380                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                101785600                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   27761.34                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              44711.34                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      13.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       6.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   13.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    6.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.81                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                  27796                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                 12547                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.20                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                 12893819.31                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  86.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  68280504195                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    6640592400                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT     653871527                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          4956940.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          4961779.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          5118422.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          5226681.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               3343968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               3347232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               3452904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3          3525936.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         18762931.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         18843302.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         19081420.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         19454323.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        8755568.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        8579727.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        8978273.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        9090662.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      5765132632.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      5765261552.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      5768974195.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      5770501047.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       63428047872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      63427934784.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       63424678080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       63423338736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        88892829087.360001                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        88892757552.000015                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        88894112470.079987                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        88894966560.959991                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.879179                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.879117                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.880304                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.881052                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       174848                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       160000                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       157952                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       168704                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       167168                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       164608                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          1013760                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        19456                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       475136                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        475136                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data          683                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data          625                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data          617                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data          659                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data          653                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data          643                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total              3960                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks         1856                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total             1856                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst        50810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data      2313564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        47423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data      2117098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst        13549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data      2089999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        27099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data      2232268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst        20324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data      2211944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst        88071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data      2178070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        10162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data        13549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            13413932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst        50810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        47423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst        13549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        27099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst        20324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst        88071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        10162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         257439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       6286934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            6286934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       6286934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst        50810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data      2313564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        47423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data      2117098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst        13549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data      2089999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        27099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data      2232268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst        20324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data      2211944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst        88071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data      2178070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        10162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data        13549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           19700865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                      3960                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                     1856                       # Number of write requests accepted
system.mem_ctrls07.readBursts                   31680                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                  14848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              1012768                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                   992                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                475392                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               1013760                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             475136                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                   31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs          329                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            3920                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            3912                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            3976                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            3928                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            4000                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            4024                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            3913                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            3976                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0            1864                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1            1840                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2            1864                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3            1872                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4            1856                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5            1864                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6            1912                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7            1784                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 77051448000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5               31680                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5              14848                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                  3953                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                  3952                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                  3952                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                  3952                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                  3952                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                  3952                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                  3952                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                  3954                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                     4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                     4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  614                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  614                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  614                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  614                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  615                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  615                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  615                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  615                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  617                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  617                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  617                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  617                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  617                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  617                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  620                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  625                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  625                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  625                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  625                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  625                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  624                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  624                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  621                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  616                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples         6478                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   229.725224                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   205.005664                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    66.829696                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          614      9.48%      9.48% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           29      0.45%      9.93% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           17      0.26%     10.19% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159           11      0.17%     10.36% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           18      0.28%     10.64% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           30      0.46%     11.10% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          604      9.32%     20.42% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287         5155     79.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total         6478                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          617                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    51.294976                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean    44.242911                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev    28.212733                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8-11            8      1.30%      1.30% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16-19           32      5.19%      6.48% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24-27           97     15.72%     22.20% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32-35           84     13.61%     35.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40-43           73     11.83%     47.65% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48-51           71     11.51%     59.16% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::56-59           59      9.56%     68.72% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-67           50      8.10%     76.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::72-75           37      6.00%     82.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::80-83           28      4.54%     87.36% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::88-91           24      3.89%     91.25% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::96-99           12      1.94%     93.19% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::104-107           14      2.27%     95.46% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::112-115            8      1.30%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::120-123            6      0.97%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-131            6      0.97%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::136-139            3      0.49%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::144-147            2      0.32%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::152-155            1      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::160-163            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::208-211            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          617                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          617                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    24.077796                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    24.059640                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     0.990430                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20              2      0.32%      0.49% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            606     98.22%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32              8      1.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          617                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                  897556722                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            1434007272                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                101276800                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   28359.72                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              45309.72                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      13.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       6.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   13.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    6.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.25                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                  27651                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                 12376                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.35                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                 13248185.69                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  86.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  68309326204                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    6640592400                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT     625125018                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          5084553.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          5008953.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          5047660.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          5212771.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0          3430056.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1          3379056.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               3405168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               3516552                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         19346995.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         18909196.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2             18869760                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         19298572.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        8871690.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        8673039.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        8828559.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        9017671.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      5765375041.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      5766006072.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      5766127770.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      5769513132.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       63427835232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       63427281696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      63427174944.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       63424205328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        88893772743.360001                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        88893087189.119995                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        88893283036.800003                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        88894593202.559998                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.880006                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.879405                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.879577                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.880725                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       170240                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       171776                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       164352                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       155136                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       173568                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       160256                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          1014528                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        18688                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       475904                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        475904                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data          665                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data          671                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data          642                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data          606                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data          678                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data          626                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total              3963                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks         1859                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             1859                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst        71134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data      2252592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst        33874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data      2272916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        13549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data      2174683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        44036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data      2052738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data      2296628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        60972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data      2120485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        23711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            13424094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst        71134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst        33874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        13549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        44036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        60972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        23711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         247277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       6297096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            6297096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       6297096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst        71134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data      2252592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst        33874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data      2272916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        13549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data      2174683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        44036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data      2052738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data      2296628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        60972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data      2120485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        23711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           19721190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                      3963                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                     1859                       # Number of write requests accepted
system.mem_ctrls01.readBursts                   31704                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                  14872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              1014528                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                475904                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               1014528                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             475904                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs           16                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            3864                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            3912                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            3952                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            4000                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            3984                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            4008                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            4048                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            3936                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0            1840                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1            1848                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2            1840                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3            1824                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4            1895                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5            1864                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6            1897                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7            1864                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 77069501000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5               31704                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5              14872                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                  3960                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                  3962                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                  3962                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                  3962                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                  3962                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                  3963                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                  3963                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                  3963                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  617                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  617                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  617                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  617                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  617                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  617                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  618                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  619                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  620                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  620                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  620                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  620                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  620                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  620                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  621                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  622                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  622                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  622                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  622                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  622                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  622                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  622                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  620                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  618                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples         6485                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   229.827602                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   205.250164                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    66.647196                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          612      9.44%      9.44% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           21      0.32%      9.76% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           25      0.39%     10.15% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159           10      0.15%     10.30% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           26      0.40%     10.70% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           25      0.39%     11.09% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          601      9.27%     20.35% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287         5165     79.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total         6485                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          618                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean    51.262136                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean    44.651742                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev    27.711396                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::8-11            6      0.97%      0.97% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::16-19           20      3.24%      4.21% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::24-27          106     17.15%     21.36% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32-35           91     14.72%     36.08% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::40-43           72     11.65%     47.73% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::48-51           75     12.14%     59.87% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::56-59           56      9.06%     68.93% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-67           48      7.77%     76.70% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::72-75           43      6.96%     83.66% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::80-83           30      4.85%     88.51% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::88-91           22      3.56%     92.07% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::96-99            9      1.46%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::104-107           12      1.94%     95.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::112-115            9      1.46%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::120-123            6      0.97%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-131            3      0.49%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::136-139            4      0.65%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::144-147            2      0.32%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::160-163            1      0.16%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::168-171            2      0.32%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::184-187            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          618                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          618                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    24.064725                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    24.051341                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     0.849646                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            611     98.87%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32              6      0.97%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          618                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                  920710112                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            1458092912                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                101452800                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29040.82                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              45990.82                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      13.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       6.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   13.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    6.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    30.87                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                  27712                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                 12379                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.24                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                 13237633.29                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  86.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  68300483194                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    6640592400                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT     633968028                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0               4959360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          5055523.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          5114793.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          5226681.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               3345600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               3410472                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2          3450456.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3          3525936.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         18866265.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         19157299.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         19137830.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         19414387.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        8732344.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        8745615.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        8898232.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        9041310.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      5762851136.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      5765017993.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      5767022442.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      5769520519.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      63430049184.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       63428148432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      63426390144.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       63424198848                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        88892633064.960007                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        88893364510.079987                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        88893843072.960007                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        88894756857.599991                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.879007                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.879648                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.880068                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.880868                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       168704                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       163584                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       168960                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       160768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       167680                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       165888                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data         1536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          1012992                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       476160                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        476160                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data          659                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data          639                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data          660                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data          628                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data          655                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data          648                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total              3957                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks         1860                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             1860                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst        44036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data      2232268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        27099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data      2164521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst        10162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data      2235655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker         3387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst        16937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data      2127260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst         6775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data      2218719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst        67747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data      2195007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        10162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data        20324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            13403770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst        44036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        27099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst        10162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst        16937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst         6775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst        67747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        10162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         182917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       6300483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            6300483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       6300483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst        44036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data      2232268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        27099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data      2164521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst        10162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data      2235655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker         3387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst        16937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data      2127260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst         6775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data      2218719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst        67747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data      2195007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        10162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data        20324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           19704253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                      3957                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                     1860                       # Number of write requests accepted
system.mem_ctrls11.readBursts                   31656                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                  14880                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              1012736                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                475904                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               1012992                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             476160                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs          444                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            3872                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            3960                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            3896                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            3952                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            3960                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            3992                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            3936                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            4080                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0            1848                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1            1832                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2            1824                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3            1848                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4            1872                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5            1896                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6            1888                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7            1864                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 77054939000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5               31656                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5              14880                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                  3948                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                  3948                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                  3949                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                  3950                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                  3950                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                  3950                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                  3951                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                  3952                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  618                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  618                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  618                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  618                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  618                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  618                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  621                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  621                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  620                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  621                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  621                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  621                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  621                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  621                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  620                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  622                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  622                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  621                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  621                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  621                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  621                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  621                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  619                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  617                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples         6471                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   230.047906                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   205.420426                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    66.581455                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          613      9.47%      9.47% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           24      0.37%      9.84% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           18      0.28%     10.12% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            3      0.05%     10.17% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           18      0.28%     10.45% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           24      0.37%     10.82% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          609      9.41%     20.23% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287         5162     79.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total         6471                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          617                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    51.176661                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean    44.044146                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev    28.043963                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8-11            8      1.30%      1.30% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16-19           36      5.83%      7.13% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24-27           96     15.56%     22.69% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32-35           82     13.29%     35.98% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40-43           82     13.29%     49.27% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::48-51           61      9.89%     59.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::56-59           51      8.27%     67.42% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-67           49      7.94%     75.36% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::72-75           41      6.65%     82.01% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::80-83           36      5.83%     87.84% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::88-91           18      2.92%     90.76% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::96-99           18      2.92%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::104-107           13      2.11%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::112-115            9      1.46%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::120-123            4      0.65%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-131            7      1.13%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::136-139            1      0.16%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::144-147            2      0.32%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::160-163            2      0.32%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::184-187            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          617                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          617                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    24.103728                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    24.089689                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.905755                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            609     98.70%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              8      1.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          617                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                  888539728                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            1424973328                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                101273600                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   28075.70                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              45025.70                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      13.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       6.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   13.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    6.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.11                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                  27660                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                 12389                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.26                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                 13246508.34                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  86.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  68301512834                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    6640592400                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT     632938388                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          5026492.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          4952102.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          5042217.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          5190393.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               3390888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               3340704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2          3401496.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3          3501456.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         19153305.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         18786393.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2             18802368                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         19275110.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        8782110.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        8692531.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        8812385.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        8954634.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      19663829174.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      5765326724.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      5764636540.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      5767943434.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      5770800803.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       63427877616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       63428483040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       63425582256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       63423075792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        88893386311.679993                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        88892720486.399994                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        88893413331.839996                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        88894627364.160004                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.879667                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.879084                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.879691                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.880755                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq               39136                       # Transaction distribution
system.membus.trans_dist::ReadResp              39136                       # Transaction distribution
system.membus.trans_dist::WriteReq                565                       # Transaction distribution
system.membus.trans_dist::WriteResp               565                       # Transaction distribution
system.membus.trans_dist::Writeback             30007                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           378209                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq        1181553                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          249837                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq         1293                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25170                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25037                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         2376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1968132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1970508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1970508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         4752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     23950337                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23955089                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23955089                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq     19568000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp    636072000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq       565499                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp       282999                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    495115500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq    189209289                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq    594175079                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp    124918500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq       977744                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     12585000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    413110500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          242                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp          328                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           19                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            3                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          533                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq           48                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq          894                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         1889                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq          148                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp          283                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq      1106996                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp      2778998                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        38500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback      1583958                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq        43498                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq      6305500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     14740000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq      1021999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp      2192000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          1886                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                         2503                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            10061951                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime           19749498                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                          1311351                       # Total snoops (count)
system.membus.snoop_fanout::samples           1654744                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1654744    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1654744                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              876499                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                1188                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           651809500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              343394                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         1174383999                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.6                       # Layer utilization (%)
system.membus.respLayer3.succeeded             314575                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq              38512                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp             38512                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            30007                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq            4324                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq        245513                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         249837                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq            25037                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp           25037                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         2710                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         2425                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         2498                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         2463                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         2787                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         2424                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         2577                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         2477                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port       125664                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port         2542                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port         2634                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         2699                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         2646                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         2598                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         2483                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         2627                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       164255                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         2777                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         2548                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         2444                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         2543                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         2712                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         2602                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         2476                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         2625                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port       125178                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port         2623                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port         2461                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         2622                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         2694                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         2642                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         2577                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         2695                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       164219                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         2781                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         2385                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         2501                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         2491                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         2734                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         2627                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         2563                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         2668                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port       125186                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port         2627                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port         2464                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         2727                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         2643                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         2472                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         2612                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         2633                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       164115                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         2775                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         2459                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         2510                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         2579                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         2817                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         2407                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         2608                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         2664                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port       125104                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port         2535                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port         2636                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         2614                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         2670                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         2569                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         2574                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         2671                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       164192                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                656781                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port       376320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port       364032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port       378624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port       370688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port       376576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port       363520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port       377856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port       358912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port       367616                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port       369408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port       379392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port       375296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port       371200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port       377600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port       362496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port       369920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total      5939456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port       374528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port       387584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port       368896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port       377600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port       366336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port       381440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port       363520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port       371456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port       380416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port       378112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port       365056                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port       364544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port       380416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port       381184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port       379648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port       383488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total      6004224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port       382976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port       368128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port       378624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port       372480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port       365312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port       395008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port       371968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port       373248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port       374272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port       374784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port       359936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port       383744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port       375040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port       364544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port       384512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port       364544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total      5989121                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port       379392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port       370688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port       374784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port       384000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port       384512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port       358656                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port       382720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port       385280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port       371200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port       371456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port       379648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port       365568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port       373760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port       377856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port       379648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port       378368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total      6017536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               23950337                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq     53903200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp    379660862                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    282062600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq      6048800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq    343708600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    349543563                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq     35045800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp    247411099                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq           34                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            8                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq           12                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq           24                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           15                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq        41600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp         6662                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         3200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq         8800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq        41600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        24000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                           93                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           1                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             119200                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime              6662                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           24111800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded               6463                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           23045200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded               5838                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           23348000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded               5918                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           23491400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded               5983                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           23968800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded               6458                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           23397200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded               5970                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           23390600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded               6045                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           23451000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded               6145                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy          367112600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.5                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded             251505                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           23541400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded               6101                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          23344200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded              6029                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          23643000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded              6261                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          23856200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded              6269                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          23560600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded              6081                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          23765400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded              6077                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          23741600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded              6250                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         243126557                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded             78407                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         244924236                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded             78370                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         243424947                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded             78266                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         245141284                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded             78344                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq        38512                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp        38512                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        30007                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq         4324                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq       245513                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       249837                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq        25037                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp        25037                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       164255                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       164219                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       164115                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       164192                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total       656781                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave      5939456                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave      6004224                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave      5989121                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave      6017536                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     23950337                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq     30809600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp    154048000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback    120028000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq      3459200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq    196410400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    199869600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq     20029600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp    100148000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp          127                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp          487                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp          189                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp       387100                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp       912100                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp       327500                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                   803                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime      1626700                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy     92492800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded        85848                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy     92612000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded        85849                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy     92941700                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded        85849                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy     92691200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded        85848                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy    454066400                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          0.6                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       313387                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            4371047                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4369410                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         1637                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               565                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              565                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            65044                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          377909                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq       1181772                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1559681                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        72380                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        72380                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40673                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40673                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        38896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1074999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        11526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        38412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1075065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side        11541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        35272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1091929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        11565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        36230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1070049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side        11570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        38646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      1076411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side        11615                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        35860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      1075482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side        11600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         1414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6758951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      4978688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     13557600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        17404                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4916736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     13320252                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        17468                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4514816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     15340228                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        17456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4637440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     13151200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side        17700                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      4946688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     13519960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side           68                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side        17632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      4590080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     14221524                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side           68                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side        17576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       180992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        80165                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              112061765                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   2211545348                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  10878767690                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq       569990                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp       286991                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   2114725084                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq    189087732                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq    596993734                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp    125202318                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq     37457604                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     20477716                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp   1256284866                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       187092                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp        18256                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           56                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         3088                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq        55443                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq        71470                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           46                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq         9447                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         1970                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp         1550                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq   1867514028                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp    213345730                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      2699485                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     54415453                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq    193058491                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq    715510160                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       620499                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq    302050833                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     28495487                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp     23757495                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       343997                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                       19852                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           1                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                24500                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         3163743937                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime         237723724                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                         5394785                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          6108201                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               6108201    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6108201                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5178280708                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.9                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            6109390                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy         632213958                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded             19448                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy       23576211564                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            31.2                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            979869                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy           7224894                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded              7175                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy         624348459                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded             19206                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy       23624312576                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            31.3                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            981213                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy           7229881                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded              7174                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy        573376767                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded            17636                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy      24007226191                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           31.8                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           990888                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy          7269856                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded             7201                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy        588896961                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded            18115                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy      23477402070                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           31.1                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           976703                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy          7207860                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded             7145                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy        628170402                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded            19323                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy      23650104609                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           31.3                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           981647                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy            17499                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded               17                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy          7271859                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded             7207                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy        582882921                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded            17930                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy      23529716131                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           31.1                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           978068                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy            17499                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded               17                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy          7269860                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded             7206                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         22980992                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              707                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy         11779496                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              445                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         7556                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         7556    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         7556                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         7556                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         7556    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         7556                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         7556                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         7556    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         7556                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         7556                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         7556    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         7556                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         7556                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             7556    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         7556                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         7556                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            7556    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         7556                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                     63837                       # number of replacements
system.l2.tags.tagsinuse                  8034.801545                       # Cycle average of tags in use
system.l2.tags.total_refs                      170177                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     63837                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.665805                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3456.601706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     2.368643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst   114.911084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   693.631933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     4.484945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    53.116497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   678.100896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     3.013586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    58.701911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   717.106863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     2.182114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    47.117990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   695.153176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     2.386338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst     9.131361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   671.137709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     2.842743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.itb.walker     0.219297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst    27.719419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data   696.660254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     1.245703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    66.469985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    30.497392                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.421948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.014027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.084672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.006484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.082776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.007166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.087537                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.005752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.084858                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.001115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.081926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.itb.walker     0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.003384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.085042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.008114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.003723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980811                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8011                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1067                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          653                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002686                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.977905                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5811966                       # Number of tag accesses
system.l2.tags.data_accesses                  5811966                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker         4339                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst        19054                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        27003                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker         4348                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst        18872                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        26647                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker         4349                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst        17306                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        31035                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker         4415                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst        17810                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        26417                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker         4389                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker           17                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst        19118                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        27152                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker         4374                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker           12                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst        17440                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        29703                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            5                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          615                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data          141                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  304561                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            65044                       # number of Writeback hits
system.l2.Writeback_hits::total                 65044                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data          174                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           90                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data          107                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data           80                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data          117                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           94                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  665                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           43                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                219                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data         2287                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data         2147                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data         2252                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data         1988                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data         1977                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data         1986                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12651                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker         4339                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst         19054                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         29290                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker         4348                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst         18872                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         28794                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker         4349                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst         17306                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         33287                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker         4415                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst         17810                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         28405                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker         4389                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker           17                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst         19118                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         29129                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker         4374                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker           12                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst         17440                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         31689                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            5                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           615                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           155                       # number of demand (read+write) hits
system.l2.demand_hits::total                   317212                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker         4339                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst        19054                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        29290                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker         4348                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst        18872                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        28794                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker         4349                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst        17306                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        33287                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker         4415                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst        17810                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        28405                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker         4389                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker           17                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst        19118                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        29129                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker         4374                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker           12                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst        17440                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        31689                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            5                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          615                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          155                       # number of overall hits
system.l2.overall_hits::total                  317212                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           12                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          394                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data         8828                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           19                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          334                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data         8816                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           15                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          330                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data         8919                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           10                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          305                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data         8774                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           19                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          205                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data         8941                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           20                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.itb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          490                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data         8831                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst           92                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           42                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 55402                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data          633                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data          566                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data          567                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data          528                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data          552                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data          498                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3359                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data        41108                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data        40930                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data        40239                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data        41149                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data        41030                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data        41055                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           245513                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data         4358                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data         4347                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data         4316                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data         4308                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data         4329                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data         4334                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data           10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26002                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           12                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          394                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        13186                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           19                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          334                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        13163                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           15                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          330                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        13235                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           10                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          305                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        13082                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           19                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          205                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        13270                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           20                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.itb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          490                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        13165                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst           92                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           52                       # number of demand (read+write) misses
system.l2.demand_misses::total                  81404                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           12                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          394                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        13186                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           19                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          334                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        13163                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           15                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          330                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        13235                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           10                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          305                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        13082                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           19                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          205                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        13270                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           20                       # number of overall misses
system.l2.overall_misses::system.cpu5.itb.walker            5                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          490                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        13165                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst           92                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           52                       # number of overall misses
system.l2.overall_misses::total                 81404                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      1454000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     48862000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data    921867781                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      2222500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     40689000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data    914166775                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      1703000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     37713500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data    941370273                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      1293000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     37196500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data    915710316                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      2048500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     23387500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data    925483241                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      2212000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.itb.walker       623500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     60456000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data    917680746                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       124500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     11933000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      5598000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5813795632                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data     13910998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data     13872000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data     11032000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data     12031500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data      9877499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data     10456000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data       195500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     71375497                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data      2355000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      2415000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data      2088500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      2020500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data      1957500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data      2825000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     13726500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data    546483497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data    544008496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data    542063993                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data    538857996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data    539932491                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data    541357494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data      1184500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3253888467                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      1454000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     48862000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   1468351278                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      2222500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     40689000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   1458175271                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      1703000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     37713500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   1483434266                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      1293000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     37196500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   1454568312                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      2048500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     23387500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   1465415732                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      2212000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.itb.walker       623500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     60456000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   1459038240                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       124500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     11933000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      6782500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9067684099                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      1454000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     48862000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   1468351278                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      2222500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     40689000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   1458175271                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      1703000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     37713500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   1483434266                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      1293000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     37196500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   1454568312                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      2048500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     23387500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   1465415732                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      2212000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.itb.walker       623500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     60456000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   1459038240                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       124500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     11933000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      6782500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9067684099                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker         4351                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst        19448                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data        35831                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker         4367                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst        19206                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data        35463                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker         4364                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst        17636                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data        39954                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker         4425                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst        18115                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data        35191                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker         4408                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst        19323                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data        36093                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker         4394                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst        17930                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data        38534                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          707                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          183                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              359963                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        65044                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             65044                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data          807                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data          656                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data          674                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data          608                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data          669                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data          592                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4024                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data        41151                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data        40960                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data        40270                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data        41185                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data        41072                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data        41091                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         245732                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data         6645                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data         6494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data         6568                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data         6296                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data         6306                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data         6320                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38653                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker         4351                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst        19448                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data        42476                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker         4367                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst        19206                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data        41957                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker         4364                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst        17636                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data        46522                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker         4425                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst        18115                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data        41487                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker         4408                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst        19323                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data        42399                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker         4394                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst        17930                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data        44854                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          707                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          207                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               398616                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker         4351                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst        19448                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data        42476                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker         4367                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst        19206                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data        41957                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker         4364                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst        17636                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data        46522                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker         4425                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst        18115                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data        41487                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker         4408                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst        19323                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data        42399                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker         4394                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst        17930                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data        44854                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          707                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          207                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              398616                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.002758                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.020259                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.246379                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.004351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.017390                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.248597                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.003437                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.018712                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.223232                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.002260                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.016837                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.249325                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.004310                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.010609                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.247721                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.004552                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.itb.walker     0.294118                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.027328                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.229174                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.130127                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.229508                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.153910                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.784387                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.862805                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.841246                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.868421                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.825112                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.841216                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.834742                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.998955                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.999268                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.999230                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.999126                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.998977                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.999124                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999109                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.655831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.669387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.657125                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.684244                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.686489                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.685759                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.416667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.672703                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.002758                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.020259                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.310434                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.004351                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.017390                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.313726                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.003437                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.018712                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.284489                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.002260                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.016837                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.315328                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.004310                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.010609                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.312979                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.004552                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.itb.walker     0.294118                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.027328                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.293508                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.130127                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.251208                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.204217                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.002758                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.020259                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.310434                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.004351                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.017390                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.313726                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.003437                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.018712                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.284489                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.002260                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.016837                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.315328                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.004310                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.010609                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.312979                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.004552                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.itb.walker     0.294118                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.027328                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.293508                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.130127                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.251208                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.204217                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 121166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 124015.228426                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 104425.439624                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 116973.684211                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 121823.353293                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 103694.053426                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 113533.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 114283.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 105546.616549                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker       129300                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 121955.737705                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 104366.345566                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 107815.789474                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 114085.365854                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 103510.037020                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker       110600                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.itb.walker       124700                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 123379.591837                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 103915.835806                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 129706.521739                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 133285.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 104938.371034                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data 21976.300158                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data 24508.833922                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data 19456.790123                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data 22786.931818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data 17894.019928                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data 20995.983936                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data 13033.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 21249.031557                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data    57.288119                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data    59.003176                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data    51.902383                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data    49.102044                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data    47.708993                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data    68.810133                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data        32500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total    55.909463                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 125397.773520                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 125145.731769                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 125594.066960                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 125083.100279                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 124724.530146                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 124909.435625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data       118450                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125139.930275                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 121166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 124015.228426                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 111356.838920                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 116973.684211                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 121823.353293                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 110778.338601                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 113533.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 114283.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 112084.190858                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker       129300                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 121955.737705                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 111188.527137                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 107815.789474                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 114085.365854                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 110430.725848                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker       110600                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.itb.walker       124700                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 123379.591837                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 110827.059628                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 129706.521739                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 130432.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111391.136787                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 121166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 124015.228426                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 111356.838920                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 116973.684211                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 121823.353293                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 110778.338601                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 113533.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 114283.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 112084.190858                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker       129300                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 121955.737705                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 111188.527137                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 107815.789474                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 114085.365854                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 110430.725848                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker       110600                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.itb.walker       124700                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 123379.591837                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 110827.059628                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 129706.521739                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 130432.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111391.136787                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                30007                       # number of writebacks
system.l2.writebacks::total                     30007                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          140                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data         2624                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          157                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data         2647                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          256                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data         2565                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          156                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data         2638                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          155                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data         2660                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          162                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data         2712                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              16890                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          140                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data         2624                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          157                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data         2647                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          256                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data         2565                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          156                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data         2638                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          155                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data         2660                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          162                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data         2712                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               16890                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          140                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data         2624                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          157                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data         2647                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          256                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data         2565                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          156                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data         2638                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          155                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data         2660                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          162                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data         2712                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              16890                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          254                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data         6204                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          177                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data         6169                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst           74                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data         6354                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          149                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data         6136                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst           50                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data         6281                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.itb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          328                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data         6119                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst           92                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            38512                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data          633                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data          566                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data          567                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data          528                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data          552                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data          498                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3359                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data        41108                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data        40930                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data        40239                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data        41149                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data        41030                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data        41055                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       245513                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data         4358                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data         4347                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data         4316                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data         4308                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data         4329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data         4334                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data           10                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26002                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        10562                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          177                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        10516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst           74                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        10670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        10444                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst           50                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        10610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.itb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          328                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        10453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             64514                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        10562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          177                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        10516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        10670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        10444                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst           50                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        10610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.itb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          328                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        10453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            64514                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      1246000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     30362500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data    737551806                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      1753000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     21671500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data    729169292                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      1480000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst      8806500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data    753727286                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      1116500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     17837000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data    730254333                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      1827500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst      5831500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data    739605261                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker      1851000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.itb.walker       568500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     38536500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data    726021270                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       113500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     10921000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      5136000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4565387748                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data     34387488                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data     30773497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data     30799495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data     28710497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data     30029490                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data     27072995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       813999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    182587461                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data   2237413052                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data   2228217523                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data   2190576050                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data   2239973054                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data   2233509031                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data   2235036458                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       108000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total  13364833168                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data    498545497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data    496191496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data    494587993                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data    491469996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data    492313491                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data    493683494                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data      1074500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2967866467                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      1246000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     30362500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   1236097303                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      1753000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     21671500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   1225360788                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      1480000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst      8806500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   1248315279                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      1116500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     17837000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   1221724329                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      1827500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst      5831500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data   1231918752                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker      1851000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.itb.walker       568500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     38536500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   1219704764                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       113500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     10921000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      6210500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7533254215                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      1246000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     30362500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   1236097303                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      1753000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     21671500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   1225360788                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      1480000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst      8806500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   1248315279                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      1116500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     17837000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   1221724329                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      1827500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst      5831500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data   1231918752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker      1851000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.itb.walker       568500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     38536500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   1219704764                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       113500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     10921000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      6210500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7533254215                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data      2385500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data      2233998                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data      1756500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data      2009499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data      2261998                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data      1814000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       120000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     12581495                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data      1994497                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data      1920499                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data      1815499                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data      1680999                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data      2031498                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data      1820499                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        94500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     11357991                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data      4379997                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data      4154497                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data      3571999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data      3690498                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data      4293496                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data      3634499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       214500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     23939486                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.002298                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.013060                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.173146                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.003206                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.009216                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.173956                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.002979                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.004196                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.159033                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.001808                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.008225                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.174363                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.003630                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.002588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.174023                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.003641                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.itb.walker     0.294118                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.018293                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.158795                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.166667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.130127                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.229508                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.106989                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.784387                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.862805                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.841246                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.868421                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.825112                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.841216                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.834742                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.998955                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.999268                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.999230                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.999126                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.998977                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.999124                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999109                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.655831                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.669387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.657125                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.684244                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.686489                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.685759                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.416667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.672703                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.002298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.013060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.248658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.003206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.009216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.250638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.002979                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.004196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.229354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.001808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.008225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.251742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.003630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.002588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.250242                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.003641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.itb.walker     0.294118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.018293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.233045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.166667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.130127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.251208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.161845                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.002298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.013060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.248658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.003206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.009216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.250638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.002979                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.004196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.229354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.001808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.008225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.251742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.003630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.002588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.250242                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.003641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.itb.walker     0.294118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.018293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.233045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.166667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.130127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.251208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.161845                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker       124600                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 119537.401575                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 118883.269826                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 125214.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 122437.853107                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 118198.945048                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 113846.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 119006.756757                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 118622.487567                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 139562.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 119711.409396                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 119011.462353                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker 114218.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst       116630                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 117752.787932                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 115687.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.itb.walker       113700                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 117489.329268                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 118650.313777                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 118706.521739                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 122285.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 118544.550997                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54324.625592                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54370.136042                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54320.097002                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54375.941288                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54401.250000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54363.443775                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54266.600000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54357.684132                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54427.679576                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54439.714708                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54439.127463                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54435.661960                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54435.998806                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54440.054999                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54436.356397                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 114397.773520                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 114145.731769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 114594.066960                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 114083.100279                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 113724.530146                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 113909.435625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data       107450                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114139.930275                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker       124600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 119537.401575                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 117032.503598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 125214.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 122437.853107                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 116523.467859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 113846.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 119006.756757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 116992.997095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 139562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 119711.409396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 116978.583780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker 114218.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst       116630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 116109.213195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 115687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.itb.walker       113700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 117489.329268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 116684.661246                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 118706.521739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 119432.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 116769.293719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker       124600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 119537.401575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 117032.503598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 125214.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 122437.853107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 116523.467859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 113846.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 119006.756757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 116992.997095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 139562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 119711.409396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 116978.583780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker 114218.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst       116630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 116109.213195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 115687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.itb.walker       113700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 117489.329268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 116684.661246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 118706.521739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 119432.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 116769.293719                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       1886                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        15759                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        15759    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         15759                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         7442                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         7442    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         7442                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          7556                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     53320910.534674                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    50691007.712317                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-3.35544e+07         3747     49.59%     49.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+07-6.71089e+07         1666     22.05%     71.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.00663e+08          742      9.82%     81.46% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+08-1.34218e+08          830     10.98%     92.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-1.67772e+08          283      3.75%     96.19% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.67772e+08-2.01327e+08          148      1.96%     98.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.34881e+08           99      1.31%     99.46% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.34881e+08-2.68435e+08           12      0.16%     99.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.0199e+08           14      0.19%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.0199e+08-3.35544e+08            7      0.09%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-3.69099e+08            5      0.07%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.69099e+08-4.02653e+08            1      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.03316e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            7556                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        53381351.228949      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                   4034304                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         7556                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    25135839.068290                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   33966983.180201                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07         5830     77.16%     77.16% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07          931     12.32%     89.48% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08          402      5.32%     94.80% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08          298      3.94%     98.74% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08           53      0.70%     99.44% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08           26      0.34%     99.79% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08           10      0.13%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.01%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.01%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            1      0.01%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.01%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           7556                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       25208707.141687      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                1905152                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           15759                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       99051.075576                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      97928.977994                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      18673.055497                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535            7      0.04%      0.04% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303        14528     92.19%     92.23% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071          437      2.77%     95.01% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839          393      2.49%     97.50% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607          243      1.54%     99.04% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375          146      0.93%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143            3      0.02%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911            0      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679            1      0.01%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            0      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            0      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            0      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            0      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            1      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             15759                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon0.ittReadRead::samples               15759                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           4795348.943461                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          5538011.510063                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               1      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               1      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               1      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             15754     99.97%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          53518000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 15759                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              7442                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         10155207.874227                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        12839905.543562                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             1      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            1      0.01%      0.04% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            7439     99.96%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           52000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       121952000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                7442                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 23201                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             3257405.154950                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            3824165.764343                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 2      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 2      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                3      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               23185     99.93%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            33936000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   23201                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         7556                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.021969                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.146593                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             7390     97.80%     97.80% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              166      2.20%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         7556                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         7556                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            7556    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         7556                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              7556                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             2.082848                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            1.981454                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0                    1289     17.06%     17.06% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::1                    2450     32.42%     49.48% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2                    1677     22.19%     71.68% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::3                     742      9.82%     81.50% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4                     465      6.15%     87.65% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::5                     371      4.91%     92.56% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6                     270      3.57%     96.14% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::7                     146      1.93%     98.07% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8                      74      0.98%     99.05% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::9                      31      0.41%     99.46% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10                     12      0.16%     99.62% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::11                     13      0.17%     99.79% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12                      6      0.08%     99.87% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::13                      3      0.04%     99.91% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14                      4      0.05%     99.96% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::15                      1      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16                      1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::17                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::19                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                7556                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             7556                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.981869                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.326835                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   3453     45.70%     45.70% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   2377     31.46%     77.16% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    931     12.32%     89.48% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                    402      5.32%     94.80% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                    182      2.41%     97.21% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                    116      1.54%     98.74% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     53      0.70%     99.44% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                     26      0.34%     99.79% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      5      0.07%     99.85% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      5      0.07%     99.92% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     1      0.01%     99.93% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     1      0.01%     99.95% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     1      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%     99.96% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     1      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               7556                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        15975                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        15975    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         15975                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         7479                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         7479    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         7479                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          7556                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     54035786.130228                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    51613658.127334                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-3.35544e+07         3703     49.01%     49.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+07-6.71089e+07         1663     22.01%     71.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.00663e+08          767     10.15%     81.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+08-1.34218e+08          826     10.93%     92.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-1.67772e+08          262      3.47%     95.57% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+08-2.01327e+08          192      2.54%     98.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.34881e+08           97      1.28%     99.39% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.34881e+08-2.68435e+08           15      0.20%     99.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.0199e+08           12      0.16%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.0199e+08-3.35544e+08           14      0.19%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.69099e+08-4.02653e+08            2      0.03%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.36208e+08            2      0.03%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-5.70425e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            7556                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        54113020.234943      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                   4089600                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         7556                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    25274748.544203                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   33885501.023581                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07         5820     77.02%     77.02% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07          948     12.55%     89.57% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08          404      5.35%     94.92% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08          287      3.80%     98.72% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08           42      0.56%     99.27% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08           32      0.42%     99.70% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08           16      0.21%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            3      0.04%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.01%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            1      0.01%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           7556                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       25334039.332528      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                1914624                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           15975                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       99076.344288                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      97954.811080                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      18558.394689                       # Read request-response latency
system.Lmon1.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-49151            4      0.03%      0.03% # Read request-response latency
system.Lmon1.readLatencyHist::49152-65535            0      0.00%      0.03% # Read request-response latency
system.Lmon1.readLatencyHist::65536-81919            0      0.00%      0.03% # Read request-response latency
system.Lmon1.readLatencyHist::81920-98303        14737     92.25%     92.28% # Read request-response latency
system.Lmon1.readLatencyHist::98304-114687          223      1.40%     93.67% # Read request-response latency
system.Lmon1.readLatencyHist::114688-131071          211      1.32%     94.99% # Read request-response latency
system.Lmon1.readLatencyHist::131072-147455          217      1.36%     96.35% # Read request-response latency
system.Lmon1.readLatencyHist::147456-163839          191      1.20%     97.55% # Read request-response latency
system.Lmon1.readLatencyHist::163840-180223          224      1.40%     98.95% # Read request-response latency
system.Lmon1.readLatencyHist::180224-196607            3      0.02%     98.97% # Read request-response latency
system.Lmon1.readLatencyHist::196608-212991            0      0.00%     98.97% # Read request-response latency
system.Lmon1.readLatencyHist::212992-229375          159      1.00%     99.96% # Read request-response latency
system.Lmon1.readLatencyHist::229376-245759            1      0.01%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::245760-262143            4      0.03%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::262144-278527            0      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::278528-294911            0      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::294912-311295            1      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             15975                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               15975                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           4730861.784038                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          5610789.400012                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               2      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               1      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             15970     99.97%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value             19000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          56667000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 15975                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              7479                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         10105011.632571                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        12907829.920704                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            7478     99.99%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           80000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       130916000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                7479                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 23454                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             3222281.146073                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            3852481.281777                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 2      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 3      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 2      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               23442     99.95%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value               19000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            41464000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   23454                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         7556                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.022499                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.148308                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             7386     97.75%     97.75% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              170      2.25%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         7556                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         7556                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            7556    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         7556                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              7556                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             2.110773                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            2.015042                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                  3690     48.84%     48.84% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                  2442     32.32%     81.15% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                   827     10.94%     92.10% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                   453      6.00%     98.09% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                   101      1.34%     99.43% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                  26      0.34%     99.78% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                  12      0.16%     99.93% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                   1      0.01%     99.95% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                   3      0.04%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                7556                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             7556                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.987295                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           1.323652                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   3415     45.20%     45.20% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   2405     31.83%     77.02% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    948     12.55%     89.57% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                    404      5.35%     94.92% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                    181      2.40%     97.31% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                    106      1.40%     98.72% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     42      0.56%     99.27% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                     32      0.42%     99.70% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                     10      0.13%     99.83% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      6      0.08%     99.91% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     3      0.04%     99.95% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     1      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     1      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               7556                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        15813                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        15813    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         15813                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         7583                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean    255.966372                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   255.812865                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev     2.928328                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         7582     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         7583                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          7556                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     53514028.586554                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    50572043.182806                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-3.35544e+07         3713     49.14%     49.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+07-6.71089e+07         1667     22.06%     71.20% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.00663e+08          782     10.35%     81.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+08-1.34218e+08          833     11.02%     92.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-1.67772e+08          277      3.67%     96.24% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.67772e+08-2.01327e+08          146      1.93%     98.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.34881e+08           94      1.24%     99.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.34881e+08-2.68435e+08           18      0.24%     99.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.0199e+08            8      0.11%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.0199e+08-3.35544e+08           12      0.16%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-3.69099e+08            3      0.04%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.69099e+08-4.02653e+08            2      0.03%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            7556                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        53564268.480448      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                   4048128                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         7556                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean        25600000                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   34106497.282040                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07         5797     76.72%     76.72% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          949     12.56%     89.28% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08          409      5.41%     94.69% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08          296      3.92%     98.61% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08           55      0.73%     99.34% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08           34      0.45%     99.79% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08            9      0.12%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            3      0.04%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            2      0.03%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           7556                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       25682950.284840      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                1940993                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           15813                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       98736.172769                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      97725.487478                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      17601.878452                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535            4      0.03%      0.03% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        14641     92.59%     92.61% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071          406      2.57%     95.18% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839          421      2.66%     97.84% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607          218      1.38%     99.22% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375          120      0.76%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143            0      0.00%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911            1      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            1      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            1      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             15813                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               15813                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           4779294.567761                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          5621495.163375                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             15811     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value             47000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          68362000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 15813                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              7583                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         10163735.329025                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        21409776.542438                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             2      0.03%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             2      0.03%      0.07% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             3      0.04%      0.11% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            1      0.01%      0.12% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            7574     99.88%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           50000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value      1496761000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                7583                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 23396                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             3230268.892118                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            3803095.137682                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 2      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 3      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 3      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 3      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                2      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               23383     99.94%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value               47000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            34066000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   23396                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         7556                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.021175                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.143978                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             7396     97.88%     97.88% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              160      2.12%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         7556                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         7556                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            7556    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         7556                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              7556                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             2.090392                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            1.975537                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0                    1289     17.06%     17.06% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::1                    2431     32.17%     49.23% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2                    1654     21.89%     71.12% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::3                     780     10.32%     81.45% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4                     453      6.00%     87.44% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::5                     395      5.23%     92.67% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6                     268      3.55%     96.21% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::7                     151      2.00%     98.21% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8                      56      0.74%     98.95% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::9                      38      0.50%     99.46% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10                     15      0.20%     99.66% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::11                      9      0.12%     99.78% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12                      8      0.11%     99.88% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::13                      3      0.04%     99.92% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14                      2      0.03%     99.95% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::15                      3      0.04%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::17                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::19                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                7556                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             7556                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean                   1                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           1.332285                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0-1                 5797     76.72%     76.72% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2-3                 1358     17.97%     94.69% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4-5                  296      3.92%     98.61% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6-7                   89      1.18%     99.79% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8-9                    9      0.12%     99.91% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10-11                  5      0.07%     99.97% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12-13                  0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14-15                  1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16-17                  0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18-19                  0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::20-21                  1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::22-23                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               7556                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        16002                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        16002    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         16002                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         7504                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         7504    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         7504                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          7556                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     54144203.282160                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    51912601.801725                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-3.35544e+07         3680     48.70%     48.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+07-6.71089e+07         1731     22.91%     71.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.00663e+08          725      9.60%     81.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+08-1.34218e+08          802     10.61%     91.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-1.67772e+08          294      3.89%     95.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.67772e+08-2.01327e+08          155      2.05%     97.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.34881e+08          124      1.64%     99.40% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.34881e+08-2.68435e+08           17      0.22%     99.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.0199e+08            7      0.09%     99.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.0199e+08-3.35544e+08           15      0.20%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-3.69099e+08            3      0.04%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.69099e+08-4.02653e+08            3      0.04%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            7556                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        54204478.860692      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                   4096512                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         7556                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    25342509.264161                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   33072506.483670                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07         5788     76.60%     76.60% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          971     12.85%     89.45% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08          409      5.41%     94.87% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08          312      4.13%     98.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08           38      0.50%     99.50% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08           19      0.25%     99.75% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08           15      0.20%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.01%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            2      0.03%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           7556                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       25418723.245259      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                1921024                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           16002                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       98749.406324                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      97726.480394                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      17679.325674                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535            5      0.03%      0.03% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303        14810     92.55%     92.58% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071          447      2.79%     95.38% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839          383      2.39%     97.77% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607          219      1.37%     99.14% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375          133      0.83%     99.97% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143            3      0.02%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911            0      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679            1      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            0      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            0      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            1      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             16002                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               16002                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           4722879.452568                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          5611181.035507                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               1      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             15999     99.98%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          60550000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 16002                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              7504                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         10071122.201493                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        12691980.844410                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             1      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             2      0.03%      0.05% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            2      0.03%      0.08% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            7498     99.92%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           51000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       178952000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                7504                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 23506                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             3215134.901727                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            3788464.006291                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 2      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 2      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 5      0.02%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                2      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               23489     99.93%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            42051000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   23506                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         7556                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.022234                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.147453                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             7388     97.78%     97.78% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              168      2.22%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         7556                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         7556                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            7556    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         7556                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              7556                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             2.114876                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            2.029507                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0                    1299     17.19%     17.19% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::1                    2391     31.64%     48.84% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2                    1731     22.91%     71.74% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::3                     718      9.50%     81.25% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4                     434      5.74%     86.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::5                     359      4.75%     91.74% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6                     303      4.01%     95.75% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::7                     147      1.95%     97.70% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8                      85      1.12%     98.82% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::9                      44      0.58%     99.40% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10                     17      0.22%     99.63% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::11                      8      0.11%     99.74% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12                      9      0.12%     99.85% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::13                      5      0.07%     99.92% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14                      3      0.04%     99.96% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::15                      2      0.03%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::17                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::19                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                7556                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             7556                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.989942                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           1.291895                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   3376     44.68%     44.68% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   2412     31.92%     76.60% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    971     12.85%     89.45% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                    409      5.41%     94.87% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                    197      2.61%     97.47% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                    115      1.52%     98.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     38      0.50%     99.50% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                     19      0.25%     99.75% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                     10      0.13%     99.88% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      5      0.07%     99.95% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     1      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     2      0.03%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               7556                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples        64975                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271        64975    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total          64975                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        30008                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.991502                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.952698                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      1.472047                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        30007    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         30008                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           7556                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      215014928.533616                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     173554678.135132                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-1.34218e+08         3720     49.23%     49.23% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-2.68435e+08         2122     28.08%     77.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-4.02653e+08          367      4.86%     82.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+08-5.36871e+08          671      8.88%     91.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-6.71089e+08          572      7.57%     98.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+08-8.05306e+08           26      0.34%     98.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-9.39524e+08           47      0.62%     99.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.39524e+08-1.07374e+09           18      0.24%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.20796e+09            3      0.04%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.20796e+09-1.34218e+09            5      0.07%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.4764e+09            3      0.04%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.4764e+09-1.61061e+09            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.74483e+09-1.87905e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             7556                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         215263118.805033      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   16268544                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          7556                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     101353096.876654                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    108580594.079511                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.34218e+08         6076     80.41%     80.41% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.68435e+08          885     11.71%     92.13% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-4.02653e+08          365      4.83%     96.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-5.36871e+08          165      2.18%     99.14% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.71089e+08           47      0.62%     99.76% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-8.05306e+08           10      0.13%     99.89% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-9.39524e+08            4      0.05%     99.95% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.07374e+09            3      0.04%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.20796e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.34218e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+09-1.4764e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.74483e+09-1.87905e+09            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            7556                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        101644420.004314      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 7681793                       # Number of bytes written
system.Hmon.readLatencyHist::samples            63549                       # Read request-response latency
system.Hmon.readLatencyHist::mean        107651.418590                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       106631.630938                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       18236.846306                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535           20      0.03%      0.03% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303            6      0.01%      0.04% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071        59993     94.40%     94.45% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         1599      2.52%     96.96% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         1343      2.11%     99.07% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375           14      0.02%     99.10% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143          565      0.89%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911            2      0.00%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679            1      0.00%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447            2      0.00%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total              63549                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples                64975                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            1163142.093113                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           1502318.617749                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                   239      0.37%      0.37% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000               128      0.20%      0.56% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000              140      0.22%      0.78% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000              242      0.37%      1.15% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000              195      0.30%      1.45% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000              156      0.24%      1.69% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000              153      0.24%      1.93% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000              163      0.25%      2.18% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000              167      0.26%      2.44% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000              189      0.29%      2.73% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000              205      0.32%      3.04% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000              136      0.21%      3.25% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000              181      0.28%      3.53% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000              124      0.19%      3.72% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000              574      0.88%      4.60% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000              165      0.25%      4.86% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000              175      0.27%      5.13% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000              230      0.35%      5.48% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000              187      0.29%      5.77% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000             121      0.19%      5.96% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows              61105     94.04%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           17170000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                  64975                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              30008                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          2518500.316582                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         3517692.049172                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            527      1.76%      1.76% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             51      0.17%      1.93% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             62      0.21%      2.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             61      0.20%      2.34% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             51      0.17%      2.51% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000            100      0.33%      2.84% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             89      0.30%      3.14% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             46      0.15%      3.29% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             36      0.12%      3.41% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             45      0.15%      3.56% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             51      0.17%      3.73% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000            115      0.38%      4.11% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             75      0.25%      4.36% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             61      0.20%      4.57% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             54      0.18%      4.75% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             50      0.17%      4.91% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            40      0.13%      5.05% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            28494     94.95%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         57768000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                30008                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                  94983                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              795670.356801                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             1300581.200894                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                     334      0.35%      0.35% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                 191      0.20%      0.55% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000                225      0.24%      0.79% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               1138      1.20%      1.99% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000                429      0.45%      2.44% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000                402      0.42%      2.86% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000                729      0.77%      3.63% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000                464      0.49%      4.12% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000                588      0.62%      4.74% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000                493      0.52%      5.26% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000                421      0.44%      5.70% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000                358      0.38%      6.08% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000                407      0.43%      6.51% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000                359      0.38%      6.88% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000                819      0.86%      7.75% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000                409      0.43%      8.18% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                372      0.39%      8.57% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                438      0.46%      9.03% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                461      0.49%      9.51% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000               371      0.39%      9.90% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows                85575     90.10%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             17170000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                    94983                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         7556                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.096347                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.306095                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              6851     90.67%     90.67% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               684      9.05%     99.72% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                19      0.25%     99.97% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 2      0.03%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          7556                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         7556                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             7556    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         7556                       # Outstanding write transactions
system.Hmon.readTransHist::samples               7556                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean              8.587612                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean                    0                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             6.802859                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-3                    648      8.58%      8.58% # Histogram of read transactions per sample period
system.Hmon.readTransHist::4-7                   4659     61.66%     70.24% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-11                   611      8.09%     78.32% # Histogram of read transactions per sample period
system.Hmon.readTransHist::12-15                  270      3.57%     81.90% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-19                  394      5.21%     87.11% # Histogram of read transactions per sample period
system.Hmon.readTransHist::20-23                  815     10.79%     97.90% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-27                   59      0.78%     98.68% # Histogram of read transactions per sample period
system.Hmon.readTransHist::28-31                   21      0.28%     98.95% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-35                   29      0.38%     99.34% # Histogram of read transactions per sample period
system.Hmon.readTransHist::36-39                   33      0.44%     99.78% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-43                    4      0.05%     99.83% # Histogram of read transactions per sample period
system.Hmon.readTransHist::44-47                    4      0.05%     99.88% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-51                    4      0.05%     99.93% # Histogram of read transactions per sample period
system.Hmon.readTransHist::52-55                    2      0.03%     99.96% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-59                    2      0.03%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::60-63                    0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-67                    0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::68-71                    1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-75                    0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::76-79                    0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 7556                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              7556                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             3.959105                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            4.241429                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                  4832     63.95%     63.95% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                  1737     22.99%     86.94% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                  483      6.39%     93.33% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                 274      3.63%     96.96% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                 138      1.83%     98.78% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                  66      0.87%     99.66% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                  11      0.15%     99.80% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                   7      0.09%     99.89% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   4      0.05%     99.95% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   3      0.04%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                7556                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     8847029                       # DTB read hits
system.cpu0.dtb.read_misses                      3065                       # DTB read misses
system.cpu0.dtb.write_hits                    5407467                       # DTB write hits
system.cpu0.dtb.write_misses                      579                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                158                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                      25                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 8850094                       # DTB read accesses
system.cpu0.dtb.write_accesses                5408046                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         14254496                       # DTB hits
system.cpu0.dtb.misses                           3644                       # DTB misses
system.cpu0.dtb.accesses                     14258140                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    34301383                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                158                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                34301383                       # ITB inst accesses
system.cpu0.itb.hits                         34301383                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     34301383                       # DTB accesses
system.cpu0.numCycles                       150430575                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   31098431                       # Number of instructions committed
system.cpu0.committedOps                     34020922                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             28558546                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                     706108                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      3651937                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    28558546                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads           53183051                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          19044066                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           129684196                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           18176664                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     14396361                       # number of memory refs
system.cpu0.num_load_insts                    8851981                       # Number of load instructions
system.cpu0.num_store_insts                   5544380                       # Number of store instructions
system.cpu0.num_idle_cycles              812554.412263                       # Number of idle cycles
system.cpu0.num_busy_cycles              149618020.587737                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.994598                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.005402                       # Percentage of idle cycles
system.cpu0.Branches                          4951626                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    2      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 19768796     57.86%     57.86% # Class of executed instruction
system.cpu0.op_class::IntMult                    2067      0.01%     57.86% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     57.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc               208      0.00%     57.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     57.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     57.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     57.87% # Class of executed instruction
system.cpu0.op_class::MemRead                 8851981     25.91%     83.77% # Class of executed instruction
system.cpu0.op_class::MemWrite                5544380     16.23%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  34167434                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     100                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            19448                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           35698810                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            19448                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1835.603147                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         68622214                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        68622214                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     34281935                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       34281935                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     34281935                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        34281935                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     34281935                       # number of overall hits
system.cpu0.icache.overall_hits::total       34281935                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst        19448                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        19448                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst        19448                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         19448                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst        19448                       # number of overall misses
system.cpu0.icache.overall_misses::total        19448                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    335446958                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    335446958                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    335446958                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    335446958                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    335446958                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    335446958                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     34301383                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34301383                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     34301383                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34301383                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     34301383                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34301383                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000567                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000567                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000567                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000567                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000567                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000567                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 17248.403846                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17248.403846                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 17248.403846                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17248.403846                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 17248.403846                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17248.403846                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst        19448                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        19448                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst        19448                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        19448                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst        19448                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        19448                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    296243042                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    296243042                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    296243042                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    296243042                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    296243042                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    296243042                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000567                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000567                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000567                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000567                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000567                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000567                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 15232.571061                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15232.571061                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 15232.571061                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15232.571061                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 15232.571061                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15232.571061                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry              1440                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements            49597                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          220.142828                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           13522415                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            49597                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           272.645825                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   220.142828                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.859933                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.859933                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          197                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          181                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29137135                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29137135                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      7792586                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        7792586                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      4927903                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4927903                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data         3140                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         3140                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data       349973                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       349973                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data       135094                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       135094                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     12720489                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        12720489                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     12723629                       # number of overall hits
system.cpu0.dcache.overall_hits::total       12723629                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       538091                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       538091                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        70317                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        70317                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data         1036                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1036                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data       162086                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       162086                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data       228752                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       228752                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       608408                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        608408                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       609444                       # number of overall misses
system.cpu0.dcache.overall_misses::total       609444                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data  10794013939                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10794013939                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   1037430132                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1037430132                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data   3566669278                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   3566669278                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data   4999850579                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   4999850579                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data    270041573                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total    270041573                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data  11831444071                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11831444071                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data  11831444071                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11831444071                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      8330677                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8330677                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      4998220                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4998220                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data         4176                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         4176                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data       512059                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       512059                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data       363846                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       363846                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     13328897                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13328897                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     13333073                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13333073                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.064592                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064592                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.014068                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.014068                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.248084                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.248084                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.316538                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.316538                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.628706                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.628706                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.045646                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.045646                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.045709                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.045709                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 20059.829915                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20059.829915                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 14753.617646                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 14753.617646                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 22004.795467                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 22004.795467                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 21857.079191                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21857.079191                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 19446.562292                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19446.562292                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 19413.504885                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19413.504885                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10480                       # number of writebacks
system.cpu0.dcache.writebacks::total            10480                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data         1008                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1008                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       538091                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       538091                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        70317                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        70317                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data         1036                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1036                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data       161078                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total       161078                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data       209131                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total       209131                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       608408                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       608408                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       609444                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       609444                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data   9619858921                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9619858921                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data    896011866                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    896011866                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data     11450021                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     11450021                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data   3189823201                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   3189823201                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data   4603755421                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   4603755421                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data    245631427                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total    245631427                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data  10515870787                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10515870787                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data  10527320808                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10527320808                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data      3956503                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      3956503                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data      3727002                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      3727002                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      7683505                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      7683505                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.064592                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.064592                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.014068                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.014068                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.248084                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.248084                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.314569                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.314569                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.574779                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.574779                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.045646                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045646                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.045709                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045709                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 17877.754731                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17877.754731                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 12742.464354                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 12742.464354                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 11052.143822                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 11052.143822                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 19802.972479                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19802.972479                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 22013.739814                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 22013.739814                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 17284.241474                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17284.241474                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 17273.647469                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17273.647469                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry             55346                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     8849836                       # DTB read hits
system.cpu1.dtb.read_misses                      3061                       # DTB read misses
system.cpu1.dtb.write_hits                    5401980                       # DTB write hits
system.cpu1.dtb.write_misses                      582                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                158                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                      22                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 8852897                       # DTB read accesses
system.cpu1.dtb.write_accesses                5402562                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         14251816                       # DTB hits
system.cpu1.dtb.misses                           3643                       # DTB misses
system.cpu1.dtb.accesses                     14255459                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    34283750                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                158                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                34283750                       # ITB inst accesses
system.cpu1.itb.hits                         34283750                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     34283750                       # DTB accesses
system.cpu1.numCycles                       150505430                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   31081074                       # Number of instructions committed
system.cpu1.committedOps                     33994686                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             28529574                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                     703808                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      3650385                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    28529574                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads           53136836                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          19021990                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           129607628                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           18164526                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     14392223                       # number of memory refs
system.cpu1.num_load_insts                    8854080                       # Number of load instructions
system.cpu1.num_store_insts                   5538143                       # Number of store instructions
system.cpu1.num_idle_cycles              831106.008168                       # Number of idle cycles
system.cpu1.num_busy_cycles              149674323.991832                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.994478                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.005522                       # Percentage of idle cycles
system.cpu1.Branches                          4948908                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 19745651     57.84%     57.84% # Class of executed instruction
system.cpu1.op_class::IntMult                    1327      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc               196      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     57.84% # Class of executed instruction
system.cpu1.op_class::MemRead                 8854080     25.94%     83.78% # Class of executed instruction
system.cpu1.op_class::MemWrite                5538143     16.22%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  34139398                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     131                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            19206                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35680168                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19206                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1857.761533                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         68586706                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        68586706                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     34264544                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       34264544                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     34264544                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        34264544                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     34264544                       # number of overall hits
system.cpu1.icache.overall_hits::total       34264544                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst        19206                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        19206                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst        19206                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         19206                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst        19206                       # number of overall misses
system.cpu1.icache.overall_misses::total        19206                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    321219959                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    321219959                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    321219959                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    321219959                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    321219959                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    321219959                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     34283750                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     34283750                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     34283750                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     34283750                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     34283750                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     34283750                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000560                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000560                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000560                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000560                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000560                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000560                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 16724.979642                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16724.979642                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 16724.979642                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16724.979642                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 16724.979642                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16724.979642                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst        19206                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19206                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst        19206                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19206                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst        19206                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19206                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    282501041                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    282501041                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    282501041                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    282501041                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    282501041                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    282501041                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000560                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000560                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000560                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000560                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000560                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000560                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 14708.999323                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14708.999323                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 14708.999323                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14708.999323                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 14708.999323                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14708.999323                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry              1366                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements            48737                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          219.119719                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10364503                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            48737                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           212.661900                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   219.119719                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.855936                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.855936                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          193                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          181                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29133668                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29133668                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      7793984                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7793984                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      4923078                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4923078                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data         3229                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         3229                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data       350024                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       350024                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data       134957                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       134957                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     12717062                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12717062                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     12720291                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12720291                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       539313                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       539313                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        69936                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        69936                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          889                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          889                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data       162286                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       162286                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data       228814                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       228814                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       609249                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        609249                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       610138                       # number of overall misses
system.cpu1.dcache.overall_misses::total       610138                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data  10849823783                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10849823783                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   1023393682                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1023393682                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data   3549412592                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   3549412592                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data   4989539414                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   4989539414                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data    277874519                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total    277874519                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  11873217465                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11873217465                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  11873217465                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11873217465                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      8333297                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8333297                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      4993014                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4993014                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data         4118                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         4118                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data       512310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       512310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data       363771                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       363771                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     13326311                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13326311                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     13330429                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13330429                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.064718                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.064718                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.014007                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.014007                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.215881                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.215881                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.316773                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.316773                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.629006                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.629006                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.045718                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.045718                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.045770                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.045770                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 20117.860654                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20117.860654                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 14633.288750                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 14633.288750                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 21871.341903                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21871.341903                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 21806.093220                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 21806.093220                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 19488.283879                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19488.283879                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 19459.888525                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19459.888525                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10072                       # number of writebacks
system.cpu1.dcache.writebacks::total            10072                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data          857                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          857                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       539313                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       539313                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        69936                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        69936                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          889                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          889                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data       161429                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       161429                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data       209439                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       209439                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       609249                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       609249                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       610138                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       610138                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data   9672591051                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9672591051                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data    882775312                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    882775312                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      9092519                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      9092519                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data   3174004389                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   3174004389                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data   4593040586                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   4593040586                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data    253067481                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total    253067481                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  10555366363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10555366363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  10564458882                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10564458882                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data      3732500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      3732500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data      3592500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      3592500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      7325000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      7325000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.064718                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064718                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.014007                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.014007                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.215881                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.215881                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.315100                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.315100                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.575744                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.575744                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.045718                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045718                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.045770                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045770                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 17935.022985                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17935.022985                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 12622.616564                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12622.616564                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 10227.805399                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 10227.805399                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 19661.921891                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19661.921891                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 21930.206819                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 21930.206819                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 17325.209172                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17325.209172                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 17314.867918                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17314.867918                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry             55814                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     8884164                       # DTB read hits
system.cpu2.dtb.read_misses                      3082                       # DTB read misses
system.cpu2.dtb.write_hits                    5399444                       # DTB write hits
system.cpu2.dtb.write_misses                      580                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                158                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                      22                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 8887246                       # DTB read accesses
system.cpu2.dtb.write_accesses                5400024                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         14283608                       # DTB hits
system.cpu2.dtb.misses                           3662                       # DTB misses
system.cpu2.dtb.accesses                     14287270                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    34332849                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                158                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                34332849                       # ITB inst accesses
system.cpu2.itb.hits                         34332849                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                     34332849                       # DTB accesses
system.cpu2.numCycles                       151118172                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   31125694                       # Number of instructions committed
system.cpu2.committedOps                     34024520                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             28542584                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                     699605                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      3656489                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    28542584                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads           53193373                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          19027666                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           129797124                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           18183457                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     14423351                       # number of memory refs
system.cpu2.num_load_insts                    8887680                       # Number of load instructions
system.cpu2.num_store_insts                   5535671                       # Number of store instructions
system.cpu2.num_idle_cycles              194581.679550                       # Number of idle cycles
system.cpu2.num_busy_cycles              150923590.320450                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.998712                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.001288                       # Percentage of idle cycles
system.cpu2.Branches                          4954868                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 19743757     57.78%     57.78% # Class of executed instruction
system.cpu2.op_class::IntMult                     959      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc               144      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::MemRead                 8887680     26.01%     83.80% # Class of executed instruction
system.cpu2.op_class::MemWrite                5535671     16.20%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  34168212                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      76                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements            17636                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           35696926                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            17636                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2024.094239                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         68683334                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        68683334                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     34315213                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       34315213                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     34315213                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        34315213                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     34315213                       # number of overall hits
system.cpu2.icache.overall_hits::total       34315213                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst        17636                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        17636                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst        17636                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         17636                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst        17636                       # number of overall misses
system.cpu2.icache.overall_misses::total        17636                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    299462767                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    299462767                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    299462767                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    299462767                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    299462767                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    299462767                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     34332849                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     34332849                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     34332849                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     34332849                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     34332849                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     34332849                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000514                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000514                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000514                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000514                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000514                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000514                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 16980.197721                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16980.197721                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 16980.197721                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16980.197721                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 16980.197721                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16980.197721                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst        17636                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        17636                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst        17636                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        17636                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst        17636                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        17636                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    263777233                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    263777233                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    263777233                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    263777233                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    263777233                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    263777233                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000514                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000514                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000514                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000514                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000514                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000514                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 14956.749433                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14956.749433                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 14956.749433                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14956.749433                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 14956.749433                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14956.749433                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry              1430                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements            53780                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          219.813547                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3923266                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            53780                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            72.950279                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   219.813547                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.858647                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.858647                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          229                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         29210018                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        29210018                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      7817987                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7817987                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      4921083                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4921083                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data         2889                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         2889                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data       348567                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       348567                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data       136144                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       136144                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     12739070                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        12739070                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     12741959                       # number of overall hits
system.cpu2.dcache.overall_hits::total       12741959                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       547603                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       547603                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        69336                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        69336                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data         1048                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total         1048                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data       165983                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       165983                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data       228146                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       228146                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       616939                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        616939                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       617987                       # number of overall misses
system.cpu2.dcache.overall_misses::total       617987                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  11079493512                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  11079493512                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data   1024998198                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1024998198                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data   3577400420                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   3577400420                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data   4936140913                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   4936140913                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data    266121063                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total    266121063                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  12104491710                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12104491710                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  12104491710                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12104491710                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      8365590                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8365590                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      4990419                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4990419                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data         3937                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         3937                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data       514550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       514550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data       364290                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       364290                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     13356009                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     13356009                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     13359946                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     13359946                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.065459                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.065459                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.013894                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.013894                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.266193                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.266193                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.322579                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.322579                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.626276                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.626276                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.046192                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.046192                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.046257                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.046257                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 20232.711494                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 20232.711494                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 14783.059277                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 14783.059277                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 21552.812155                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21552.812155                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 21635.886288                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 21635.886288                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 19620.240753                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 19620.240753                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 19586.968189                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 19586.968189                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        13399                       # number of writebacks
system.cpu2.dcache.writebacks::total            13399                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data         1030                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         1030                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       547603                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       547603                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        69336                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        69336                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data         1048                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total         1048                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data       164953                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       164953                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data       207771                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       207771                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       616939                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       616939                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       617987                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       617987                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data   9884432312                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9884432312                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data    885588802                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    885588802                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data     12851519                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total     12851519                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data   3191029061                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   3191029061                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data   4542475087                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   4542475087                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data    241831937                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total    241831937                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  10770021114                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  10770021114                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  10782872633                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  10782872633                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data      2989000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      2989000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data      3540503                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      3540503                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      6529503                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      6529503                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.065459                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.065459                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.013894                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.013894                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.266193                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.266193                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.320577                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.320577                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.570345                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.570345                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.046192                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.046192                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.046257                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.046257                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 18050.361872                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18050.361872                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 12772.424166                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 12772.424166                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 12262.899809                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 12262.899809                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 19345.080484                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19345.080484                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 21862.892738                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 21862.892738                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 17457.189631                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17457.189631                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 17448.381006                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17448.381006                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry             55536                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     8821990                       # DTB read hits
system.cpu3.dtb.read_misses                      3051                       # DTB read misses
system.cpu3.dtb.write_hits                    5385520                       # DTB write hits
system.cpu3.dtb.write_misses                      575                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                158                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                      22                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 8825041                       # DTB read accesses
system.cpu3.dtb.write_accesses                5386095                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         14207510                       # DTB hits
system.cpu3.dtb.misses                           3626                       # DTB misses
system.cpu3.dtb.accesses                     14211136                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    34204858                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                158                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                34204858                       # ITB inst accesses
system.cpu3.itb.hits                         34204858                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                     34204858                       # DTB accesses
system.cpu3.numCycles                       149908975                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   31005837                       # Number of instructions committed
system.cpu3.committedOps                     33908704                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             28453363                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu3.num_func_calls                     701019                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      3644909                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    28453363                       # number of integer instructions
system.cpu3.num_fp_insts                           64                       # number of float instructions
system.cpu3.num_int_register_reads           52979415                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          18968494                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           129260308                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           18142345                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     14346802                       # number of memory refs
system.cpu3.num_load_insts                    8825795                       # Number of load instructions
system.cpu3.num_store_insts                   5521007                       # Number of store instructions
system.cpu3.num_idle_cycles              1395457.850186                       # Number of idle cycles
system.cpu3.num_busy_cycles              148513517.149814                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.990691                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.009309                       # Percentage of idle cycles
system.cpu3.Branches                          4938469                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 19703946     57.86%     57.86% # Class of executed instruction
system.cpu3.op_class::IntMult                    1190      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc               172      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     57.87% # Class of executed instruction
system.cpu3.op_class::MemRead                 8825795     25.92%     83.79% # Class of executed instruction
system.cpu3.op_class::MemWrite                5521007     16.21%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  34052110                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     111                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            18115                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           35548895                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            18115                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1962.401049                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         68427831                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        68427831                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     34186743                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       34186743                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     34186743                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        34186743                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     34186743                       # number of overall hits
system.cpu3.icache.overall_hits::total       34186743                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst        18115                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18115                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst        18115                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18115                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst        18115                       # number of overall misses
system.cpu3.icache.overall_misses::total        18115                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    304057461                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    304057461                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    304057461                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    304057461                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    304057461                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    304057461                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     34204858                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     34204858                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     34204858                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     34204858                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     34204858                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     34204858                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000530                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000530                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000530                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000530                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000530                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000530                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 16784.844659                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16784.844659                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 16784.844659                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16784.844659                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 16784.844659                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16784.844659                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst        18115                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        18115                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst        18115                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        18115                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst        18115                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        18115                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    267508539                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    267508539                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    267508539                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    267508539                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    267508539                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    267508539                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000530                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000530                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000530                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000530                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000530                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000530                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 14767.239249                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14767.239249                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 14767.239249                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14767.239249                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 14767.239249                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14767.239249                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry              1330                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements            48281                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          218.720660                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           23714200                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            48281                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           491.170440                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   218.720660                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.854378                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.854378                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         29040791                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        29040791                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      7771155                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7771155                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      4907481                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4907481                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data         3085                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         3085                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data       349355                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       349355                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data       134752                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       134752                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     12678636                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        12678636                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     12681721                       # number of overall hits
system.cpu3.dcache.overall_hits::total       12681721                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       535956                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       535956                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        69684                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        69684                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          884                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          884                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data       161455                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       161455                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data       228524                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       228524                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       605640                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        605640                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       606524                       # number of overall misses
system.cpu3.dcache.overall_misses::total       606524                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  10764701957                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  10764701957                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   1015779138                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1015779138                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data   3548852762                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   3548852762                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data   5009225010                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   5009225010                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data    275417604                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total    275417604                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  11780481095                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  11780481095                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  11780481095                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  11780481095                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      8307111                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8307111                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      4977165                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4977165                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data         3969                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         3969                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data       510810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       510810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data       363276                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       363276                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     13284276                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     13284276                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     13288245                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     13288245                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.064518                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.064518                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.014001                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.014001                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.222726                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.222726                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.316076                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.316076                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.629064                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.629064                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.045591                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.045591                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.045644                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.045644                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 20085.047946                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 20085.047946                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 14576.934992                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 14576.934992                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 21980.445090                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21980.445090                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 21919.907800                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 21919.907800                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 19451.293004                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 19451.293004                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 19422.943025                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 19422.943025                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9883                       # number of writebacks
system.cpu3.dcache.writebacks::total             9883                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data          857                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          857                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       535956                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       535956                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        69684                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        69684                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          884                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          884                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data       160598                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       160598                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data       209397                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total       209397                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       605640                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       605640                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       606524                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       606524                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data   9594161843                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9594161843                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data    875658862                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    875658862                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      8948022                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      8948022                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data   3174941216                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   3174941216                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data   4612718990                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   4612718990                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data    250873396                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total    250873396                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  10469820705                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  10469820705                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  10478768727                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10478768727                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data      3338000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      3338000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data      3138501                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      3138501                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      6476501                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      6476501                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.064518                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.064518                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.014001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.014001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.222726                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.222726                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.314399                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.314399                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.576413                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.576413                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.045591                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.045591                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.045644                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.045644                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 17901.025164                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17901.025164                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 12566.139458                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 12566.139458                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 10122.196833                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 10122.196833                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 19769.494116                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19769.494116                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 22028.582024                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 22028.582024                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 17287.201481                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17287.201481                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 17276.758590                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17276.758590                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry             55566                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     8847487                       # DTB read hits
system.cpu4.dtb.read_misses                      3080                       # DTB read misses
system.cpu4.dtb.write_hits                    5398203                       # DTB write hits
system.cpu4.dtb.write_misses                      580                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                158                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                      23                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 8850567                       # DTB read accesses
system.cpu4.dtb.write_accesses                5398783                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         14245690                       # DTB hits
system.cpu4.dtb.misses                           3660                       # DTB misses
system.cpu4.dtb.accesses                     14249350                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    34277860                       # ITB inst hits
system.cpu4.itb.inst_misses                         9                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                158                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                34277869                       # ITB inst accesses
system.cpu4.itb.hits                         34277860                       # DTB hits
system.cpu4.itb.misses                              9                       # DTB misses
system.cpu4.itb.accesses                     34277869                       # DTB accesses
system.cpu4.numCycles                       150566845                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   31074346                       # Number of instructions committed
system.cpu4.committedOps                     33983573                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             28519147                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                     703336                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      3650182                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    28519147                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads           53114414                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          19014588                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           129568724                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           18162822                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     14386391                       # number of memory refs
system.cpu4.num_load_insts                    8851579                       # Number of load instructions
system.cpu4.num_store_insts                   5534812                       # Number of store instructions
system.cpu4.num_idle_cycles              791312.627436                       # Number of idle cycles
system.cpu4.num_busy_cycles              149775532.372564                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.994744                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.005256                       # Percentage of idle cycles
system.cpu4.Branches                          4947850                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 19740707     57.84%     57.84% # Class of executed instruction
system.cpu4.op_class::IntMult                    1230      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc               200      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     57.85% # Class of executed instruction
system.cpu4.op_class::MemRead                 8851579     25.94%     83.78% # Class of executed instruction
system.cpu4.op_class::MemWrite                5534812     16.22%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  34128528                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      92                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements            19323                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           35557702                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            19323                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          1840.175025                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         68575043                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        68575043                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     34258537                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       34258537                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     34258537                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        34258537                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     34258537                       # number of overall hits
system.cpu4.icache.overall_hits::total       34258537                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst        19323                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        19323                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst        19323                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         19323                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst        19323                       # number of overall misses
system.cpu4.icache.overall_misses::total        19323                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst    310483401                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    310483401                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst    310483401                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    310483401                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst    310483401                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    310483401                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     34277860                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     34277860                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     34277860                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     34277860                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     34277860                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     34277860                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000564                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000564                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000564                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000564                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000564                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000564                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 16068.074367                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 16068.074367                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 16068.074367                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 16068.074367                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 16068.074367                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 16068.074367                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst        19323                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        19323                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst        19323                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        19323                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst        19323                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        19323                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst    271491597                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    271491597                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst    271491597                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    271491597                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst    271491597                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    271491597                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000564                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000564                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000564                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000564                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000564                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000564                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 14050.178388                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 14050.178388                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 14050.178388                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 14050.178388                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 14050.178388                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 14050.178388                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry              1485                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements            49718                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          220.446709                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            3924831                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            49718                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            78.941852                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   220.446709                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.861120                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.861120                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          199                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          181                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         29122177                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        29122177                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data      7790958                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        7790958                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      4919328                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       4919328                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data         3085                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total         3085                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data       349799                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       349799                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data       135060                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       135060                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data     12710286                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        12710286                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data     12713371                       # number of overall hits
system.cpu4.dcache.overall_hits::total       12713371                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       539588                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       539588                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data        69616                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        69616                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data         1012                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total         1012                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data       162932                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       162932                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data       228988                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       228988                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       609204                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        609204                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       610216                       # number of overall misses
system.cpu4.dcache.overall_misses::total       610216                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data  10860588099                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  10860588099                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data   1018959715                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   1018959715                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data   3564352178                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   3564352178                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data   4997394983                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   4997394983                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data    280112536                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total    280112536                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data  11879547814                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  11879547814                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data  11879547814                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  11879547814                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data      8330546                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8330546                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      4988944                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      4988944                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data         4097                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total         4097                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data       512731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       512731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data       364048                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       364048                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data     13319490                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     13319490                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data     13323587                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     13323587                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.064772                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.064772                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.013954                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.013954                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.247010                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.247010                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.317773                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.317773                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.629005                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.629005                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.045738                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.045738                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.045800                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.045800                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 20127.556764                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 20127.556764                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 14636.860995                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 14636.860995                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 21876.317593                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 21876.317593                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 21823.829122                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 21823.829122                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 19500.114599                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 19500.114599                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 19467.775040                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 19467.775040                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        10411                       # number of writebacks
system.cpu4.dcache.writebacks::total            10411                       # number of writebacks
system.cpu4.dcache.WriteReq_mshr_hits::system.cpu4.data            1                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data          986                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          986                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::system.cpu4.data            1                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::system.cpu4.data            1                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       539588                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       539588                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data        69615                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        69615                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data         1012                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total         1012                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data       161946                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       161946                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data       209272                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total       209272                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       609203                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       609203                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       610215                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       610215                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data   9682718701                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9682718701                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data    878960285                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    878960285                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data     11497525                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total     11497525                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data   3185212797                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   3185212797                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data   4601412017                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total   4601412017                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data    255204464                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total    255204464                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data  10561678986                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  10561678986                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data  10573176511                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  10573176511                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data      3809000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      3809000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data      3857502                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total      3857502                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data      7666502                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      7666502                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.064772                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.064772                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.013954                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.013954                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.247010                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.247010                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.315850                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.315850                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.574847                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.574847                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.045738                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.045738                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.045800                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.045800                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 17944.651662                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 17944.651662                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 12626.018602                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 12626.018602                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 11361.190711                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 11361.190711                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 19668.363510                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19668.363510                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 21987.709856                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 21987.709856                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 17336.879474                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 17336.879474                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 17326.969201                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 17326.969201                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry             55333                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     8802420                       # DTB read hits
system.cpu5.dtb.read_misses                      3082                       # DTB read misses
system.cpu5.dtb.write_hits                    5383365                       # DTB write hits
system.cpu5.dtb.write_misses                      594                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                158                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                      22                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 8805502                       # DTB read accesses
system.cpu5.dtb.write_accesses                5383959                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         14185785                       # DTB hits
system.cpu5.dtb.misses                           3676                       # DTB misses
system.cpu5.dtb.accesses                     14189461                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    34162148                       # ITB inst hits
system.cpu5.itb.inst_misses                         9                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                158                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                34162157                       # ITB inst accesses
system.cpu5.itb.hits                         34162148                       # DTB hits
system.cpu5.itb.misses                              9                       # DTB misses
system.cpu5.itb.accesses                     34162157                       # DTB accesses
system.cpu5.numCycles                       149721780                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   30964750                       # Number of instructions committed
system.cpu5.committedOps                     33868250                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             28424773                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu5.num_func_calls                     701072                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      3637613                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    28424773                       # number of integer instructions
system.cpu5.num_fp_insts                           64                       # number of float instructions
system.cpu5.num_int_register_reads           52915557                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          18948395                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           129081976                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           18117871                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     14325854                       # number of memory refs
system.cpu5.num_load_insts                    8806247                       # Number of load instructions
system.cpu5.num_store_insts                   5519607                       # Number of store instructions
system.cpu5.num_idle_cycles              1528654.827220                       # Number of idle cycles
system.cpu5.num_busy_cycles              148193125.172780                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.989790                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.010210                       # Percentage of idle cycles
system.cpu5.Branches                          4929833                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 19685174     57.88%     57.88% # Class of executed instruction
system.cpu5.op_class::IntMult                    1240      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc               156      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     57.88% # Class of executed instruction
system.cpu5.op_class::MemRead                 8806247     25.89%     83.77% # Class of executed instruction
system.cpu5.op_class::MemWrite                5519607     16.23%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  34012425                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     117                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements            17930                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           35396244                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            17930                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          1974.135192                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         68342226                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        68342226                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     34144218                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       34144218                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     34144218                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        34144218                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     34144218                       # number of overall hits
system.cpu5.icache.overall_hits::total       34144218                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst        17930                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        17930                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst        17930                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         17930                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst        17930                       # number of overall misses
system.cpu5.icache.overall_misses::total        17930                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst    320236420                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    320236420                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst    320236420                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    320236420                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst    320236420                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    320236420                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     34162148                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     34162148                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     34162148                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     34162148                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     34162148                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     34162148                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000525                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000525                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000525                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000525                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000525                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000525                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 17860.369214                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 17860.369214                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 17860.369214                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 17860.369214                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 17860.369214                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 17860.369214                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst        17930                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        17930                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst        17930                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        17930                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst        17930                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        17930                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst    284060578                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    284060578                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst    284060578                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    284060578                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst    284060578                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    284060578                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000525                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000525                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000525                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000525                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000525                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000525                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 15842.753932                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 15842.753932                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 15842.753932                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 15842.753932                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 15842.753932                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 15842.753932                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry              1228                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements            51890                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          218.357928                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           11031913                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            51890                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           212.601908                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   218.357928                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.852961                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.852961                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          192                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         28998607                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        28998607                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data      7750824                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        7750824                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      4905488                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       4905488                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data         2921                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total         2921                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data       348452                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       348452                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data       134713                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       134713                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data     12656312                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        12656312                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data     12659233                       # number of overall hits
system.cpu5.dcache.overall_hits::total       12659233                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       537563                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       537563                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data        69619                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        69619                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          998                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          998                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data       161572                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       161572                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data       228276                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total       228276                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       607182                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        607182                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       608180                       # number of overall misses
system.cpu5.dcache.overall_misses::total       608180                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data  10749807177                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  10749807177                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data   1016859142                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   1016859142                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data   3575775115                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   3575775115                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data   5006213020                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total   5006213020                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data    270932093                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total    270932093                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data  11766666319                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  11766666319                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data  11766666319                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  11766666319                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data      8288387                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8288387                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      4975107                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      4975107                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data         3919                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total         3919                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data       510024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       510024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data       362989                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       362989                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data     13263494                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     13263494                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data     13267413                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     13267413                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.064857                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.064857                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.013993                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.013993                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.254657                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.254657                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.316793                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.316793                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.628879                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.628879                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.045778                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.045778                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.045840                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.045840                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 19997.297390                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 19997.297390                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 14606.057858                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 14606.057858                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 22131.155862                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 22131.155862                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 21930.527169                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 21930.527169                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 19379.142200                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 19379.142200                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 19347.341772                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 19347.341772                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        10696                       # number of writebacks
system.cpu5.dcache.writebacks::total            10696                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data          980                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          980                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       537563                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       537563                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data        69619                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        69619                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          998                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          998                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data       160592                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total       160592                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data       209115                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total       209115                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       607182                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       607182                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       608180                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       608180                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data   9577508657                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   9577508657                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data    876853856                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    876853856                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data     10519013                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total     10519013                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data   3199499372                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total   3199499372                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data   4610041980                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total   4610041980                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data    246612907                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total    246612907                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data  10454362513                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  10454362513                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data  10464881526                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  10464881526                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data      3022000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      3022000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data      3552500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      3552500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      6574500                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      6574500                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.064857                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.064857                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.013993                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.013993                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.254657                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.254657                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.314871                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.314871                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.576092                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.576092                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.045778                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.045778                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.045840                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.045840                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 17816.532494                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 17816.532494                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 12595.036642                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 12595.036642                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 10540.093186                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 10540.093186                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 19923.155400                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19923.155400                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 22045.486837                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 22045.486837                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 17217.839977                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 17217.839977                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 17206.882051                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 17206.882051                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry             55545                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                158                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                158                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          183.002854                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   183.002854                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.714855                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.714855                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          183                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        8265                       # DTB read hits
system.cpu7.dtb.read_misses                         3                       # DTB read misses
system.cpu7.dtb.write_hits                       6460                       # DTB write hits
system.cpu7.dtb.write_misses                        1                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                158                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    8268                       # DTB read accesses
system.cpu7.dtb.write_accesses                   6461                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                            14725                       # DTB hits
system.cpu7.dtb.misses                              4                       # DTB misses
system.cpu7.dtb.accesses                        14729                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       38157                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                158                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   38157                       # ITB inst accesses
system.cpu7.itb.hits                            38157                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        38157                       # DTB accesses
system.cpu7.numCycles                       151150763                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      37471                       # Number of instructions committed
system.cpu7.committedOps                        44505                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                40354                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       2298                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         4863                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       40354                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              70163                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             27660                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads              162435                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              17152                       # number of times the CC registers were written
system.cpu7.num_mem_refs                        15865                       # number of memory refs
system.cpu7.num_load_insts                       8551                       # Number of load instructions
system.cpu7.num_store_insts                      7314                       # Number of store instructions
system.cpu7.num_idle_cycles              150933123.351495                       # Number of idle cycles
system.cpu7.num_busy_cycles              217639.648505                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.001440                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.998560                       # Percentage of idle cycles
system.cpu7.Branches                             7299                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    29785     65.08%     65.08% # Class of executed instruction
system.cpu7.op_class::IntMult                     104      0.23%     65.31% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                14      0.03%     65.34% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     65.34% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     65.34% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     65.34% # Class of executed instruction
system.cpu7.op_class::MemRead                    8551     18.68%     84.02% # Class of executed instruction
system.cpu7.op_class::MemWrite                   7314     15.98%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     45769                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              707                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            1231864                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              707                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          1742.381895                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            77021                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           77021                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        37450                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          37450                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        37450                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           37450                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        37450                       # number of overall hits
system.cpu7.icache.overall_hits::total          37450                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          707                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          707                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          707                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           707                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          707                       # number of overall misses
system.cpu7.icache.overall_misses::total          707                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     22010992                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     22010992                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     22010992                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     22010992                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     22010992                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     22010992                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        38157                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        38157                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        38157                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        38157                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        38157                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        38157                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.018529                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.018529                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.018529                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.018529                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.018529                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.018529                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 31132.944837                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 31132.944837                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 31132.944837                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 31132.944837                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 31132.944837                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 31132.944837                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          707                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          707                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          707                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          707                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          707                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          707                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     20590008                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     20590008                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     20590008                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     20590008                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     20590008                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     20590008                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.018529                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.018529                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.018529                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.018529                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.018529                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.018529                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 29123.066478                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 29123.066478                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 29123.066478                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 29123.066478                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 29123.066478                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 29123.066478                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                67                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements              241                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          205.372623                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              12881                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              241                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            53.448133                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   205.372623                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.802237                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.802237                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          230                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          119                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            29791                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           29791                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         7679                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           7679                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         6211                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          6211                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           81                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           81                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data          146                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          146                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data          143                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          143                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data        13890                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           13890                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data        13971                       # number of overall hits
system.cpu7.dcache.overall_hits::total          13971                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          305                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          305                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           75                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           21                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           21                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           27                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           27                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          380                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           380                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          401                       # number of overall misses
system.cpu7.dcache.overall_misses::total          401                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      8745996                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      8745996                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      2930000                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2930000                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       801000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       801000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       617000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       617000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data     11675996                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     11675996                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data     11675996                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     11675996                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         7984                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         7984                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         6286                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         6286                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          102                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          102                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data        14270                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        14270                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data        14372                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        14372                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.038201                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038201                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.011931                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.011931                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.205882                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.205882                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.156069                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.156069                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.158824                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.158824                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.026629                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.026629                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.027901                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.027901                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 28675.396721                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 28675.396721                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 39066.666667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 39066.666667                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 29666.666667                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 29666.666667                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 22851.851852                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 22851.851852                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 30726.305263                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 30726.305263                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 29117.197007                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 29117.197007                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          106                       # number of writebacks
system.cpu7.dcache.writebacks::total              106                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           20                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           20                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          305                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          305                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           75                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           21                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           21                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            7                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           27                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           27                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          380                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          380                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          401                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      8132004                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      8132004                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      2780000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      2780000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       578500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       578500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data       210500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total       210500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       563000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       563000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data     10912004                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     10912004                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data     11490504                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     11490504                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       192000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       192000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       140500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       140500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       332500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       332500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.038201                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.038201                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.011931                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.011931                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.205882                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.205882                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.040462                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.040462                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.158824                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.158824                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.026629                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.026629                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.027901                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.027901                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 26662.308197                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 26662.308197                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 37066.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 37066.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 27547.619048                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 27547.619048                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 30071.428571                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30071.428571                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 20851.851852                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 20851.851852                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 28715.800000                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 28715.800000                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 28654.623441                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 28654.623441                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                54                       # Number of times sendTimingReq failed
sim_ticks.pim 75575157000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -261614102.400000
system.mem_ctrls.total_actEnergy                       324737683.200000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -176485704.000000
system.mem_ctrls.total_preEnergy                       219069072.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -964125926.400000
system.mem_ctrls.total_readEnergy                       1217814374.400000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -466281308.160000
system.mem_ctrls.total_writeEnergy                       565827379.200000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -1175158951403.521240
system.mem_ctrls.total_refreshEnergy                       1258485067161.600098
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -344188901998.080017
system.mem_ctrls.total_actBackEnergy                       369080158582.079956
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -3790923377280.000000
system.mem_ctrls.total_preBackEnergy                       4059297111984.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.075575
system.cpu.totalNumCycles                       1053402540.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       156486790.756318
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       171068341.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       448.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       29678853.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       53085913.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       33200934.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       186387603.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       318592809.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       114052859.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       448.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       4217246.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       171068341.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       448.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       205601023.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       18.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       205601005.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       112365.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       49963592.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       29929155.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       85465545.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       21915.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       3238419.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       418583.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       7142053
system.mem_ctrls.total_reads                       63549.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       30007.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       104371.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       444101.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       199750.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       38512.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
