---
layout: page
title: Design of SAP-1 Computer using FPGA
subtitle: Digital Electronics Club Project
---
##### (Active - Work in progress)
# Malvino's SAP (Simple-As-Possible) Computer
## Architecture
## Clock 
### Slow Clock
### Single Step Clock
## Display
### 7 Segment LED Display
## Program Counter
## Memory (RAM)
## Registers
### Memory Address Register (MAR)
### Instruction Register (IR)
### Accumulator - A Register
### B Register
### Output Register
## Arithmetic and Logic Unit (ALU)
## Bus
## Control Sequencer

