# Compile of processor.v failed with 3 errors.
# Compile of EX_MEM.v was successful.
# Compile of ID_EX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of EX.v failed with 1 errors.
# Compile of ID.v failed with 2 errors.
# Compile of IF.v was successful.
# Compile of MEM.v was successful.
# Compile of WB.v was successful.
# Compile of ALU.v was successful.
# Compile of CU.v was successful.
# Compile of EDU.v was successful.
# Compile of FU1.v was successful.
# Compile of FU2.v was successful.
# Compile of HDU.v was successful.
# Compile of regFile.v was successful.
# Compile of mem.v was successful.
# Compile of reg.v was successful.
# 19 compiles, 3 failed with 6 errors.
# Compile of processor.v failed with 1 errors.
# Compile of EX_MEM.v was successful.
# Compile of ID_EX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of EX.v failed with 1 errors.
# Compile of ID.v was successful.
# Compile of IF.v was successful.
# Compile of MEM.v was successful.
# Compile of WB.v was successful.
# Compile of ALU.v was successful.
# Compile of CU.v was successful.
# Compile of EDU.v was successful.
# Compile of FU1.v was successful.
# Compile of FU2.v was successful.
# Compile of HDU.v was successful.
# Compile of regFile.v was successful.
# Compile of mem.v was successful.
# Compile of reg.v was successful.
# 19 compiles, 2 failed with 2 errors.
# Compile of processor.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of ID_EX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of EX.v was successful.
# Compile of ID.v was successful.
# Compile of IF.v was successful.
# Compile of MEM.v was successful.
# Compile of WB.v was successful.
# Compile of ALU.v was successful.
# Compile of CU.v was successful.
# Compile of EDU.v was successful.
# Compile of FU1.v was successful.
# Compile of FU2.v was successful.
# Compile of HDU.v was successful.
# Compile of regFile.v was successful.
# Compile of mem.v was successful.
# Compile of reg.v was successful.
# 19 compiles, 0 failed with no errors.
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:54:42 on Dec 28,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 21:54:43 on Dec 28,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 21:54:43 on Dec 28,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'instr_fetch'.  Expected 15, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_fetch File: ../verilog files/processor.v Line: 319
# ** Warning: (vsim-3722) ../verilog files/processor.v(319): [TFMPC] - Missing connection for port 'PC_IF_ID_in'.
# ** Error: (vsim-3063) Port 'INT_out' not found in the connected module (35th connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_decode File: ../verilog files/processor.v Line: 328
# ** Error: (vsim-3063) Port 'INT_in' not found in the connected module (41st connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_decode File: ../verilog files/processor.v Line: 328
# ** Error: (vsim-3063) Port 'set_OVF_out' not found in the connected module (22nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/decode_execute_buff File: ../verilog files/processor.v Line: 339
# ** Error: (vsim-3063) Port 'clr_OVF_out' not found in the connected module (26th connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/decode_execute_buff File: ../verilog files/processor.v Line: 339
# ** Error: (vsim-3063) Port 'set_OVF_in' not found in the connected module (59th connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/decode_execute_buff File: ../verilog files/processor.v Line: 339
# ** Error: (vsim-3063) Port 'clr_OVF_in' not found in the connected module (63rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/decode_execute_buff File: ../verilog files/processor.v Line: 339
# ** Error: (vsim-3063) Port 'set_INT_in' not found in the connected module (48th connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_execute File: ../verilog files/processor.v Line: 354
# ** Error: (vsim-3063) Port 'clr_INT_in' not found in the connected module (52nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_execute File: ../verilog files/processor.v Line: 354
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'POP_flags_val_in'. The port definition is at: ../verilog files/stages/EX.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_execute File: ../verilog files/processor.v Line: 354
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../verilog files/simulation files/sim.do PAUSED at line 3
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:16:17 on Dec 28,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# ** Error: (vlog-13069) ../verilog files/processor.v(321): near ".": syntax error, unexpected '.', expecting ')'.
# End time: 22:16:17 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./../verilog files/simulation files/sim.do line 1
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ../verilog\ files/processor.v"
# Compile of processor.v failed with 1 errors.
# Compile of EX_MEM.v was successful.
# Compile of ID_EX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of EX.v was successful.
# Compile of ID.v was successful.
# Compile of IF.v was successful.
# Compile of MEM.v was successful.
# Compile of WB.v was successful.
# Compile of ALU.v was successful.
# Compile of CU.v was successful.
# Compile of EDU.v was successful.
# Compile of FU1.v was successful.
# Compile of FU2.v was successful.
# Compile of HDU.v was successful.
# Compile of regFile.v was successful.
# Compile of mem.v was successful.
# Compile of reg.v was successful.
# 19 compiles, 1 failed with 1 error.
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:16:47 on Dec 28,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:16:47 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 21:54:43 on Dec 28,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
# ** Error: (vsim-3063) Port 'INT_out' not found in the connected module (35th connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_decode File: ../verilog files/processor.v Line: 329
# ** Error: (vsim-3063) Port 'INT_in' not found in the connected module (41st connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_decode File: ../verilog files/processor.v Line: 329
# ** Error: (vsim-3063) Port 'set_OVF_out' not found in the connected module (22nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/decode_execute_buff File: ../verilog files/processor.v Line: 340
# ** Error: (vsim-3063) Port 'clr_OVF_out' not found in the connected module (26th connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/decode_execute_buff File: ../verilog files/processor.v Line: 340
# ** Error: (vsim-3063) Port 'set_OVF_in' not found in the connected module (59th connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/decode_execute_buff File: ../verilog files/processor.v Line: 340
# ** Error: (vsim-3063) Port 'clr_OVF_in' not found in the connected module (63rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/decode_execute_buff File: ../verilog files/processor.v Line: 340
# ** Error: (vsim-3063) Port 'set_INT_in' not found in the connected module (48th connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_execute File: ../verilog files/processor.v Line: 355
# ** Error: (vsim-3063) Port 'clr_INT_in' not found in the connected module (52nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_execute File: ../verilog files/processor.v Line: 355
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'POP_flags_val_in'. The port definition is at: ../verilog files/stages/EX.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_execute File: ../verilog files/processor.v Line: 355
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../verilog files/simulation files/sim.do PAUSED at line 3
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:19:26 on Dec 28,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:19:26 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 21:54:43 on Dec 28,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
# ** Error: (vsim-3063) Port 'set_OVF_out' not found in the connected module (22nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/decode_execute_buff File: ../verilog files/processor.v Line: 340
# ** Error: (vsim-3063) Port 'clr_OVF_out' not found in the connected module (26th connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/decode_execute_buff File: ../verilog files/processor.v Line: 340
# ** Error: (vsim-3063) Port 'set_OVF_in' not found in the connected module (59th connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/decode_execute_buff File: ../verilog files/processor.v Line: 340
# ** Error: (vsim-3063) Port 'clr_OVF_in' not found in the connected module (63rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/decode_execute_buff File: ../verilog files/processor.v Line: 340
# ** Error: (vsim-3063) Port 'set_INT_in' not found in the connected module (48th connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_execute File: ../verilog files/processor.v Line: 355
# ** Error: (vsim-3063) Port 'clr_INT_in' not found in the connected module (52nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_execute File: ../verilog files/processor.v Line: 355
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'POP_flags_val_in'. The port definition is at: ../verilog files/stages/EX.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_execute File: ../verilog files/processor.v Line: 355
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../verilog files/simulation files/sim.do PAUSED at line 3
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:21:42 on Dec 28,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:21:42 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 21:54:43 on Dec 28,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
# ** Error: (vsim-3063) Port 'clr_OVF_out' not found in the connected module (26th connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/decode_execute_buff File: ../verilog files/processor.v Line: 340
# ** Error: (vsim-3063) Port 'clr_OVF_in' not found in the connected module (63rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/decode_execute_buff File: ../verilog files/processor.v Line: 340
# ** Error: (vsim-3063) Port 'set_INT_in' not found in the connected module (48th connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_execute File: ../verilog files/processor.v Line: 355
# ** Error: (vsim-3063) Port 'clr_INT_in' not found in the connected module (52nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_execute File: ../verilog files/processor.v Line: 355
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'POP_flags_val_in'. The port definition is at: ../verilog files/stages/EX.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_execute File: ../verilog files/processor.v Line: 355
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../verilog files/simulation files/sim.do PAUSED at line 3
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:23:38 on Dec 28,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:23:38 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 21:54:43 on Dec 28,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
# ** Error: (vsim-3063) Port 'set_INT_in' not found in the connected module (48th connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_execute File: ../verilog files/processor.v Line: 355
# ** Error: (vsim-3063) Port 'clr_INT_in' not found in the connected module (52nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_execute File: ../verilog files/processor.v Line: 355
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'POP_flags_val_in'. The port definition is at: ../verilog files/stages/EX.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_execute File: ../verilog files/processor.v Line: 355
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../verilog files/simulation files/sim.do PAUSED at line 3
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:24:59 on Dec 28,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:24:59 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 21:54:43 on Dec 28,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
# ** Error: (vsim-3063) Port 'clr_INT_in' not found in the connected module (52nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_execute File: ../verilog files/processor.v Line: 355
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'POP_flags_val_in'. The port definition is at: ../verilog files/stages/EX.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_execute File: ../verilog files/processor.v Line: 355
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../verilog files/simulation files/sim.do PAUSED at line 3
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:46 on Dec 28,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:25:46 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 21:54:43 on Dec 28,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
# ** Error: (vsim-3063) Port 'clr_INT_in' not found in the connected module (52nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_execute File: ../verilog files/processor.v Line: 355
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (4) for port 'POP_flags_val_out'. The port definition is at: ../verilog files/stages/MEM.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_memory File: ../verilog files/processor.v Line: 386
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../verilog files/simulation files/sim.do PAUSED at line 3
DO SIM.DO
# invalid command name "DO"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:26:37 on Dec 28,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:26:37 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 21:54:43 on Dec 28,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
# ** Error: (vsim-3063) Port 'clr_INT_in' not found in the connected module (52nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /processor/instr_execute File: ../verilog files/processor.v Line: 355
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../verilog files/simulation files/sim.do PAUSED at line 3
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:27:27 on Dec 28,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:27:27 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 21:54:43 on Dec 28,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
# ** UI-Msg: (vish-4014) No objects found matching 'instr_execute/INT_flag/register'.
# Error in macro ./../verilog files/simulation files/sim.do line 56
# ** UI-Msg: (vish-4014) No objects found matching 'instr_execute/INT_flag/register'.
#     while executing
# "add wave -color #00FFFB -label INT_flag instr_execute/INT_flag/register "
quit -sim
# End time: 22:29:17 on Dec 28,2022, Elapsed time: 0:34:34
# Errors: 32, Warnings: 14
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:29:19 on Dec 28,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:29:19 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 22:29:19 on Dec 28,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
quit -sim
# End time: 22:29:44 on Dec 28,2022, Elapsed time: 0:00:25
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:29:47 on Dec 28,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:29:47 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 22:29:47 on Dec 28,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 22:30:22 on Dec 28,2022, Elapsed time: 0:00:35
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:31:02 on Dec 28,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:31:02 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 22:31:02 on Dec 28,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
quit -sim
# End time: 22:31:28 on Dec 28,2022, Elapsed time: 0:00:26
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:31:30 on Dec 28,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:31:30 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 22:31:30 on Dec 28,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 22:39:38 on Dec 28,2022, Elapsed time: 0:08:08
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:46 on Dec 28,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:39:46 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 22:39:46 on Dec 28,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
# ** UI-Msg: (vish-4014) No objects found matching 'set_INT_ID'.
# ** UI-Msg: (vish-4014) No objects found matching 'set_INT_ID'.
# Error in macro ./../verilog files/simulation files/sim.do line 64
# ** UI-Msg: (vish-4014) No objects found matching 'set_INT_ID'.
# ** UI-Msg: (vish-4014) No objects found matching 'set_INT_ID'.
#     while executing
# "add wave -color #B27600 stall_HDU stall_MEM set_INT_ID exception_EDU set_INT_ID"
quit -sim
# End time: 22:41:36 on Dec 28,2022, Elapsed time: 0:01:50
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:44:27 on Dec 28,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# ** Error: (vlog-13069) ../verilog files/processor.v(337): near ".": syntax error, unexpected '.', expecting ')'.
# End time: 22:44:27 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./../verilog files/simulation files/sim.do line 1
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ../verilog\ files/processor.v"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:18 on Dec 28,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:48:18 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 22:48:18 on Dec 28,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
# ** UI-Msg: (vish-4014) No objects found matching 'set_INT_ID'.
# ** UI-Msg: (vish-4014) No objects found matching 'set_INT_ID'.
# Error in macro ./../verilog files/simulation files/sim.do line 64
# ** UI-Msg: (vish-4014) No objects found matching 'set_INT_ID'.
# ** UI-Msg: (vish-4014) No objects found matching 'set_INT_ID'.
#     while executing
# "add wave -color #B27600 stall_HDU stall_MEM set_INT_ID exception_EDU set_INT_ID"
# A time value could not be extracted from the current line
quit -sim
# End time: 22:50:15 on Dec 28,2022, Elapsed time: 0:01:57
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:50:39 on Dec 28,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:50:39 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 22:50:39 on Dec 28,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 22:51:13 on Dec 28,2022, Elapsed time: 0:00:34
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:57 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 00:31:57 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 00:31:57 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 00:33:25 on Dec 29,2022, Elapsed time: 0:01:28
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:33:27 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 00:33:28 on Dec 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 00:33:28 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
quit -sim
# End time: 00:34:12 on Dec 29,2022, Elapsed time: 0:00:44
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:34:54 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 00:34:54 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 00:34:54 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 00:38:38 on Dec 29,2022, Elapsed time: 0:03:44
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:38:40 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 00:38:40 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 00:38:40 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 00:41:47 on Dec 29,2022, Elapsed time: 0:03:07
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:41:48 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 00:41:49 on Dec 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 00:41:49 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 00:48:32 on Dec 29,2022, Elapsed time: 0:06:43
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:35 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 00:48:36 on Dec 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 00:48:36 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 00:52:24 on Dec 29,2022, Elapsed time: 0:03:48
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:56:40 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 00:56:41 on Dec 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 00:56:41 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 01:19:53 on Dec 29,2022, Elapsed time: 0:23:12
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:56 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 01:19:56 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 01:19:56 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
quit -sim
# End time: 01:21:01 on Dec 29,2022, Elapsed time: 0:01:05
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:04 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 01:21:04 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 01:21:04 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 01:21:35 on Dec 29,2022, Elapsed time: 0:00:31
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:37 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 01:21:37 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 01:21:37 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 01:32:13 on Dec 29,2022, Elapsed time: 0:10:36
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:13 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 01:33:13 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 01:33:13 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 01:39:00 on Dec 29,2022, Elapsed time: 0:05:47
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:44:57 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 01:44:57 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 01:44:57 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 01:45:47 on Dec 29,2022, Elapsed time: 0:00:50
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:46:05 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 01:46:05 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 01:46:05 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 01:57:22 on Dec 29,2022, Elapsed time: 0:11:17
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:54 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 13:50:54 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 13:50:54 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 14:01:24 on Dec 29,2022, Elapsed time: 0:10:30
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:01:26 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 14:01:26 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 14:01:26 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 14:19:36 on Dec 29,2022, Elapsed time: 0:18:10
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:38 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 14:19:39 on Dec 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 14:19:39 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 14:24:03 on Dec 29,2022, Elapsed time: 0:04:24
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:55 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 14:24:55 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 14:24:55 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 14:27:13 on Dec 29,2022, Elapsed time: 0:02:18
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:15 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 14:27:15 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 14:27:15 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 14:35:32 on Dec 29,2022, Elapsed time: 0:08:17
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:35:59 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 14:35:59 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 14:35:59 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 14:36:13 on Dec 29,2022, Elapsed time: 0:00:14
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:40 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 14:36:40 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 14:36:40 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 14:40:18 on Dec 29,2022, Elapsed time: 0:03:38
# Errors: 0, Warnings: 1
do sim.dp
# Cannot open macro file: sim.dp
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:22 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 14:40:22 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 14:40:22 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 14:42:02 on Dec 29,2022, Elapsed time: 0:01:40
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:05 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 14:42:05 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 14:42:05 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 14:45:24 on Dec 29,2022, Elapsed time: 0:03:19
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:45:43 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 14:45:43 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 14:45:43 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 14:46:29 on Dec 29,2022, Elapsed time: 0:00:46
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:49:08 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 14:49:09 on Dec 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 14:49:09 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
force -freeze sim:/processor/interrupt St1 0
run
force -freeze sim:/processor/interrupt St0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
qit -sim
# invalid command name "qit"
quit -sim
# End time: 15:59:25 on Dec 29,2022, Elapsed time: 1:10:16
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:05 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 16:13:05 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 16:13:05 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 16:13:19 on Dec 29,2022, Elapsed time: 0:00:14
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:21 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 16:13:21 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 16:13:21 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/processor/interrupt St1 0
run
force -freeze sim:/processor/interrupt St0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 16:14:31 on Dec 29,2022, Elapsed time: 0:01:10
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:15:55 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 16:15:56 on Dec 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 16:15:56 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 16:28:36 on Dec 29,2022, Elapsed time: 0:12:40
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:40 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 16:29:41 on Dec 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 16:29:41 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 16:30:07 on Dec 29,2022, Elapsed time: 0:00:26
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:30:08 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 16:30:09 on Dec 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 16:30:09 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
force -freeze sim:/processor/interrupt St1 0
run
force -freeze sim:/processor/interrupt St0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 16:30:57 on Dec 29,2022, Elapsed time: 0:00:48
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:31:00 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 16:31:00 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 16:31:00 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
force -freeze sim:/processor/interrupt St1 0
run
force -freeze sim:/processor/interrupt St0 0
run
run
run
run
run
run
run
quit -sim
# End time: 16:35:48 on Dec 29,2022, Elapsed time: 0:04:48
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:50 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 16:35:50 on Dec 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 16:35:50 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 16:36:09 on Dec 29,2022, Elapsed time: 0:00:19
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:12 on Dec 29,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 16:36:13 on Dec 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 16:36:13 on Dec 29,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
force -freeze sim:/processor/interrupt St1 0
run
force -freeze sim:/processor/interrupt St0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 16:37:13 on Dec 29,2022, Elapsed time: 0:01:00
# Errors: 0, Warnings: 1
