{
  "module_name": "intel_lrc_reg.h",
  "hash_id": "76d61f61fe78d6c25113fbab000fa62ea24e70b96fcaba2eec36984bb264bcc6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/gt/intel_lrc_reg.h",
  "human_readable_source": " \n \n\n#ifndef _INTEL_LRC_REG_H_\n#define _INTEL_LRC_REG_H_\n\n#include <linux/types.h>\n\n#define CTX_DESC_FORCE_RESTORE BIT_ULL(2)\n\n \n#define CTX_CONTEXT_CONTROL\t\t(0x02 + 1)\n#define CTX_RING_HEAD\t\t\t(0x04 + 1)\n#define CTX_RING_TAIL\t\t\t(0x06 + 1)\n#define CTX_RING_START\t\t\t(0x08 + 1)\n#define CTX_RING_CTL\t\t\t(0x0a + 1)\n#define CTX_BB_STATE\t\t\t(0x10 + 1)\n#define CTX_TIMESTAMP\t\t\t(0x22 + 1)\n#define CTX_PDP3_UDW\t\t\t(0x24 + 1)\n#define CTX_PDP3_LDW\t\t\t(0x26 + 1)\n#define CTX_PDP2_UDW\t\t\t(0x28 + 1)\n#define CTX_PDP2_LDW\t\t\t(0x2a + 1)\n#define CTX_PDP1_UDW\t\t\t(0x2c + 1)\n#define CTX_PDP1_LDW\t\t\t(0x2e + 1)\n#define CTX_PDP0_UDW\t\t\t(0x30 + 1)\n#define CTX_PDP0_LDW\t\t\t(0x32 + 1)\n#define CTX_R_PWR_CLK_STATE\t\t(0x42 + 1)\n\n#define GEN9_CTX_RING_MI_MODE\t\t0x54\n\n#define ASSIGN_CTX_PDP(ppgtt, reg_state, n) do { \\\n\tu32 *reg_state__ = (reg_state); \\\n\tconst u64 addr__ = i915_page_dir_dma_addr((ppgtt), (n)); \\\n\t(reg_state__)[CTX_PDP ## n ## _UDW] = upper_32_bits(addr__); \\\n\t(reg_state__)[CTX_PDP ## n ## _LDW] = lower_32_bits(addr__); \\\n} while (0)\n\n#define ASSIGN_CTX_PML4(ppgtt, reg_state) do { \\\n\tu32 *reg_state__ = (reg_state); \\\n\tconst u64 addr__ = px_dma((ppgtt)->pd); \\\n\t(reg_state__)[CTX_PDP0_UDW] = upper_32_bits(addr__); \\\n\t(reg_state__)[CTX_PDP0_LDW] = lower_32_bits(addr__); \\\n} while (0)\n\n#define GEN8_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT\t0x17\n#define GEN9_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT\t0x26\n#define GEN10_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT\t0x19\n#define GEN11_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT\t0x1A\n#define GEN12_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT\t0xD\n\n#define GEN8_EXECLISTS_STATUS_BUF 0x370\n#define GEN11_EXECLISTS_STATUS_BUF2 0x3c0\n\n \n#define GEN8_CSB_ENTRIES 6\n#define GEN8_CSB_PTR_MASK 0x7\n#define GEN8_CSB_READ_PTR_MASK\t(GEN8_CSB_PTR_MASK << 8)\n#define GEN8_CSB_WRITE_PTR_MASK\t(GEN8_CSB_PTR_MASK << 0)\n\n#define GEN11_CSB_ENTRIES 12\n#define GEN11_CSB_PTR_MASK 0xf\n#define GEN11_CSB_READ_PTR_MASK\t\t(GEN11_CSB_PTR_MASK << 8)\n#define GEN11_CSB_WRITE_PTR_MASK\t(GEN11_CSB_PTR_MASK << 0)\n\n#define MAX_CONTEXT_HW_ID\t(1 << 21)  \n#define GEN11_MAX_CONTEXT_HW_ID\t(1 << 11)  \n \n#define GEN12_MAX_CONTEXT_HW_ID\t(GEN11_MAX_CONTEXT_HW_ID - 1)\n \n#define XEHP_MAX_CONTEXT_HW_ID\t0xFFFF\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}