// Copyright 2021 The Fuchsia Authors. All rights reserved.
// Use of this source code is governed by a BSD-style license that can be
// found in the LICENSE file.

library fuchsia.amlogic.platform.meson;

// Values taken from <soc/aml-meson/g12a-clk.h>
uint G12A_CLK_ID {
  // Meson Gate clocks
  CLK_SYS_PLL_DIV16 = 65536,
  CLK_DOS = 65539,
  CLK_DOS_GCLK_VDEC = 65602,
  CLK_SYS_CPU_CLK_DIV16 = 65537,

  // PLLs.
  CLK_GP0_PLL = 0x20000,

  // CPU clocks
  CLK_SYS_CPU_CLK = 1048576,
};

// Values taken from:
//
// For SYS CPU clocks: g12b_clk_gates (0x1'0000 + array index)
// at src/devices/lib/amlogic/include/soc/aml-meson/g12b-clk.h
//
// For PLLs: hhi_plls_t (0x2'0000 + enum index)
// src/devices/lib/amlogic/include/soc/aml-s905d2/s905d2-hiu.h
//
// For CPU clocks: g12b_cpu_clks (0x10'0000 + array index)
// src/devices/clock/drivers/amlogic-clk/aml-g12b-blocks.h
//
uint G12B_CLK_ID {
  // SYS CPU Clocks
  CLK_SYS_PLL_DIV16 = 0x10000,
  CLK_SYS_CPU_CLK_DIV16 = 0x10001,

  // GPIO 24MHz
  CLK_CAM_INCK_24M = 0x10002,

  // SYS CPUB Clocks
  CLK_SYS_PLLB_DIV16 = 0x10003,
  CLK_SYS_CPUB_CLK_DIV16 = 0x10004,

  CLK_DOS_GCLK_VDEC = 0x10005,
  CLK_DOS_GCLK_HCODEC = 0x10006,
  CLK_DOS = 0x10007,

  CLK_AUDIO = 0x1000b,

  CLK_EMMC_C = 0x1000c,

  // PLLs.
  CLK_GP0_PLL = 0x20000,
  CLK_HIFI_PLL = 0x20002,

  // CPU Clocks
  CLK_SYS_CPU_BIG_CLK = 0x100000,
  CLK_SYS_CPU_LITTLE_CLK = 0x100001,
};

// Values taken from <soc/aml-meson/sm1-clk.h>
uint SM1_CLK_ID {
  CLK_SYS_PLL_DIV16 = 0x10000,
  CLK_SYS_CPU_CLK_DIV16 = 0x10001,
  CLK_DOS_GCLK_VDEC = 0x10049,
  CLK_DOS = 0x10003,
  CLK_GP0_PLL = 0x20000,
};

// Values taken from <soc/aml-meson/axg-clk.h>
uint AXG_CLK_ID {
  CLK_DOS_GCLK_VDEC = 0x1002e,
  CLK_AXG_DOS = 0x1002f,
};

// Values taken from <soc/aml-meson/a5-clk.h>
uint A5_CLK_ID {
  CLK_NAND_SEL = 0x4000b,
  CLK_PWM_G = 0x1001f,
  CLK_SYS_CPU_CLK = 0x100000,
  CLK_DSPA_PRE_A_SEL = 0x40008,
  CLK_DSPA_PRE_A = 0x1000d,
  CLK_HIFIPLL_CLK = 0x20001,
  CLK_MPLL0_CLK = 0x20002,
  CLK_MPLL1_CLK = 0x20003,
  CLK_MPLL2_CLK = 0x20004,
  CLK_MPLL3_CLK = 0x20005,
};

// Values taken from <soc/aml-meson/a1-clk.h>
uint A1_CLK_ID {
  CLK_HIFIPLL_CLK = 0x20001,
  CLK_SYS_CPU_CLK = 0x100000,
  CLK_SD_EMMC = 0x1001e,
  CLK_DSPA_PRE_A_SEL = 0x40005,
  CLK_DSPA_PRE_A = 0x1000d,
};
