{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730913215422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730913215423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 14:13:35 2024 " "Processing started: Wed Nov  6 14:13:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730913215423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730913215423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730913215423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730913215807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730913215807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Behavioral " "Found design unit 1: CPU-Behavioral" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730913223813 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730913223813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730913223813 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ULAvhd.vhd " "Can't analyze file -- file ULAvhd.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730913223817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730913223818 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730913223818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730913223818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-Behavioral " "Found design unit 1: UnidadeControle-Behavioral" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730913223820 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730913223820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730913223820 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "registrador.vhd " "Can't analyze file -- file registrador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730913223824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Input_Unit-Behavioral " "Found design unit 1: Input_Unit-Behavioral" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730913223825 ""} { "Info" "ISGN_ENTITY_NAME" "1 Input_Unit " "Found entity 1: Input_Unit" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730913223825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730913223825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_Unit-Behavioral " "Found design unit 1: Output_Unit-Behavioral" {  } { { "Output_Unit.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/Output_Unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730913223827 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_Unit " "Found entity 1: Output_Unit" {  } { { "Output_Unit.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/Output_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730913223827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730913223827 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Decodificador.vhd " "Can't analyze file -- file Decodificador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730913223830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_bus-Behavioral " "Found design unit 1: address_bus-Behavioral" {  } { { "address_bus.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/address_bus.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730913223832 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_bus " "Found entity 1: address_bus" {  } { { "address_bus.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/address_bus.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730913223832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730913223832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_bus-Behavioral " "Found design unit 1: data_bus-Behavioral" {  } { { "data_bus.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/data_bus.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730913223833 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_bus " "Found entity 1: data_bus" {  } { { "data_bus.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/data_bus.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730913223833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730913223833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_bus-Behavioral " "Found design unit 1: control_bus-Behavioral" {  } { { "control_bus.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/control_bus.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730913223835 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_bus " "Found entity 1: control_bus" {  } { { "control_bus.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/control_bus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730913223835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730913223835 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register.vhd " "Can't analyze file -- file register.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730913223839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-Behavioral " "Found design unit 1: program_counter-Behavioral" {  } { { "program_counter.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/program_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730913223841 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/program_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730913223841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730913223841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8-Behavioral " "Found design unit 1: register8-Behavioral" {  } { { "register8.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/register8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730913223843 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8 " "Found entity 1: register8" {  } { { "register8.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/register8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730913223843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730913223843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_unidade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_unidade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_unidade-behavior " "Found design unit 1: memoria_unidade-behavior" {  } { { "memoria_unidade.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/memoria_unidade.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730913223845 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_unidade " "Found entity 1: memoria_unidade" {  } { { "memoria_unidade.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/memoria_unidade.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730913223845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730913223845 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730913223875 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "5 8 CPU.vhd(117) " "VHDL expression error at CPU.vhd(117): expression has 5 elements, but must have 8 elements" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 117 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1730913223880 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730913223880 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730913223985 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov  6 14:13:43 2024 " "Processing ended: Wed Nov  6 14:13:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730913223985 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730913223985 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730913223985 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730913223985 ""}
