$date
  Tue Nov 04 12:12:38 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_substractor $end
$var reg 1 ! x $end
$var reg 1 " y $end
$var reg 1 # z $end
$var reg 1 $ d $end
$var reg 1 % b $end
$scope module uut $end
$var reg 1 & x $end
$var reg 1 ' y $end
$var reg 1 ( z $end
$var reg 1 ) d $end
$var reg 1 * b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
#10000000
1#
1$
1%
1(
1)
1*
#20000000
1"
0#
1'
0(
#30000000
1#
0$
1(
0)
#40000000
1!
0"
0#
1$
0%
1&
0'
0(
1)
0*
#50000000
1#
0$
1(
0)
#60000000
1"
0#
1'
0(
#70000000
1#
1$
1%
1(
1)
1*
#80000000
