****************************************
Report : qor
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Fri Mar 13 12:53:50 2020
****************************************

Report timing status: Processing group FEEDTHROUGH (total endpoints 1)...100% done.
Report timing status: Processing group REGIN (total endpoints 1)...100% done.
Report timing status: Processing group REGOUT (total endpoints 1)...100% done.
Report timing status: Processing group core_clk (total endpoints 1)...100% done.
  Timing Path Group 'FEEDTHROUGH' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           21
  Critical Path Length:                   3.013
  Critical Path Slack:                    3.887
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'REGIN' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           28
  Critical Path Length:                   3.799
  Critical Path Slack:                    3.471
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'REGOUT' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           46
  Critical Path Length:                   6.181
  Critical Path Slack:                    0.719
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'core_clk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           58
  Critical Path Length:                   9.065
  Critical Path Slack:                   -1.877
  Total Negative Slack:                -966.479
  No. of Violating Paths:                   717
  ---------------------------------------------

Report timing status: Processing group FEEDTHROUGH (total endpoints 1)...100% done.
Report timing status: Processing group REGIN (total endpoints 1)...100% done.
Report timing status: Processing group REGOUT (total endpoints 1)...100% done.
Report timing status: Processing group core_clk (total endpoints 1)...100% done.
  Timing Path Group 'FEEDTHROUGH' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.187
  Critical Path Slack:                    0.287
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'REGIN' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.257
  Critical Path Slack:                   -0.144
  Total Negative Slack:                  -3.894
  No. of Violating Paths:                    70
  ---------------------------------------------

  Timing Path Group 'REGOUT' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   0.548
  Critical Path Slack:                    0.648
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'core_clk' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.477
  Critical Path Slack:                    0.088
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                  537
  Hierarchical Port Count:                85177
  Leaf Cell Count:                        69546
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:             150333.141
  Total cell area:                  2437523.000
  Design Area:                      2587856.250
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           230197
  max_capacitance Count:                     13
  min_capacitance Count:                    688
  max_transition Count:                      58
  max_capacitance Cost:                 -61.080
  min_capacitance Cost:                 -68.796
  max_transition Cost:                   -1.131
  Total DRC Cost:                      -131.006
  ---------------------------------------------

1
