

================================================================
== Vitis HLS Report for 'forward_fcc'
================================================================
* Date:           Thu Dec 16 22:23:24 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        forward_fcc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  14.512 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_11_1   |        ?|        ?|    16 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_14_2  |       18|        ?|        19|          4|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    640|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    5|    1282|   2011|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    290|    -|
|Register         |        -|    -|    1368|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    5|    2650|   2973|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    2|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |CTRL_s_axi_U                       |CTRL_s_axi                      |        0|   0|  112|  168|    0|
    |control_s_axi_U                    |control_s_axi                   |        0|   0|  310|  552|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |gmem_m_axi_U                       |gmem_m_axi                      |        2|   0|  512|  580|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        2|   5| 1282| 2011|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln11_1_fu_325_p2               |         +|   0|  0|  69|          62|          62|
    |add_ln11_fu_319_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln12_1_fu_352_p2               |         +|   0|  0|  70|          63|          63|
    |add_ln12_2_fu_379_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln12_3_fu_384_p2               |         +|   0|  0|  70|          63|          63|
    |add_ln12_fu_347_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln14_fu_458_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln15_1_fu_443_p2               |         +|   0|  0|  70|          63|          63|
    |add_ln15_fu_428_p2                 |         +|   0|  0|  70|          63|          63|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state25_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state26_pp0_stage1_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state42                   |       and|   0|  0|   2|           1|           1|
    |cmp31_fu_267_p2                    |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln11_fu_330_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln14_fu_419_p2                |      icmp|   0|  0|  18|          32|          32|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 640|         610|         519|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |add119_reg_248                   |    9|          2|   32|         64|
    |ap_NS_fsm                        |  125|         28|    1|         28|
    |ap_enable_reg_pp0_iter3          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4          |    9|          2|    1|          2|
    |ap_phi_mux_add119_phi_fu_251_p4  |    9|          2|   32|         64|
    |ap_phi_mux_j_phi_fu_240_p4       |    9|          2|   31|         62|
    |gmem_ARADDR                      |   20|          4|   64|        256|
    |gmem_AWADDR                      |   14|          3|   64|        192|
    |gmem_WDATA                       |   14|          3|   32|         96|
    |gmem_blk_n_AR                    |    9|          2|    1|          2|
    |gmem_blk_n_AW                    |    9|          2|    1|          2|
    |gmem_blk_n_B                     |    9|          2|    1|          2|
    |gmem_blk_n_R                     |    9|          2|    1|          2|
    |gmem_blk_n_W                     |    9|          2|    1|          2|
    |i_reg_214                        |    9|          2|   32|         64|
    |j_reg_236                        |    9|          2|   31|         62|
    |phi_mul_reg_225                  |    9|          2|   62|        124|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  290|         64|  388|       1026|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add119_reg_248            |  32|   0|   32|          0|
    |add_ln11_1_reg_546        |  62|   0|   62|          0|
    |add_ln11_reg_541          |  32|   0|   32|          0|
    |add_ln12_2_reg_565        |  64|   0|   64|          0|
    |add_ln12_reg_554          |  64|   0|   64|          0|
    |add_ln14_reg_608          |  31|   0|   31|          0|
    |ap_CS_fsm                 |  27|   0|   27|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |cmp31_reg_517             |   1|   0|    1|          0|
    |gmem_addr_1_reg_570       |  64|   0|   64|          0|
    |gmem_addr_3_read_reg_613  |  32|   0|   32|          0|
    |gmem_addr_3_reg_596       |  64|   0|   64|          0|
    |gmem_addr_4_read_reg_618  |  32|   0|   32|          0|
    |gmem_addr_4_reg_602       |  64|   0|   64|          0|
    |gmem_addr_read_reg_576    |  32|   0|   32|          0|
    |gmem_addr_reg_559         |  64|   0|   64|          0|
    |i_reg_214                 |  32|   0|   32|          0|
    |icmp_ln14_reg_592         |   1|   0|    1|          0|
    |j_reg_236                 |  31|   0|   31|          0|
    |mul8_reg_633              |  32|   0|   32|          0|
    |phi_mul_reg_225           |  62|   0|   62|          0|
    |sext_ln11_reg_521         |  63|   0|   63|          0|
    |sext_ln12_reg_531         |  63|   0|   63|          0|
    |sext_ln14_1_reg_587       |  63|   0|   63|          0|
    |sext_ln14_reg_526         |  63|   0|   63|          0|
    |w_read_reg_512            |  64|   0|   64|          0|
    |xdim_read_reg_502         |  32|   0|   32|          0|
    |y_read_reg_507            |  64|   0|   64|          0|
    |ydim_read_reg_497         |  32|   0|   32|          0|
    |zext_ln12_reg_536         |  32|   0|   62|         30|
    |icmp_ln14_reg_592         |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |1368|  32| 1335|         30|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID     |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWREADY     |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWADDR      |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WVALID      |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WREADY      |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WDATA       |   in|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WSTRB       |   in|    4|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARVALID     |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARREADY     |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARADDR      |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RVALID      |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RREADY      |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RDATA       |  out|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RRESP       |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BVALID      |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BREADY      |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BRESP       |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|   forward_fcc|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|   forward_fcc|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|   forward_fcc|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

