// SPDX-License-Identifier: GPL-2.0-only
/*
 * DMA mapping implementation inspired from arm/mm/dma-mapping.c
 *
 * Copyright (c) 2021 Western Digital Corporation or its affiliates.
 */

#include <linux/dma-direct.h>
#include <linux/dma-map-ops.h>
#include <linux/init.h>
#include <linux/io.h>
#include <linux/mm.h>
#include <linux/of.h>
#include <asm/cpu_ops.h>
#include <asm/sbi.h>
#include <asm/smp.h>
#include <asm/soc.h>

//TODO Do it through SBI
#include <soc/sifive/sifive_l2_cache.h>

extern struct soc_cache riscv_soc_cache;

void arch_sync_dma_for_device(phys_addr_t paddr, size_t size, enum dma_data_direction dir)
{
	if (riscv_soc_cache.is_dma_coherent)
		return;

	if (riscv_soc_cache.uncached_offset)
		sifive_l2_flush64_range(paddr, size);
	else {
		switch (dir) {
			case DMA_TO_DEVICE:
			case DMA_FROM_DEVICE:
			case DMA_BIDIRECTIONAL:
				sbi_dma_sync(paddr, size, dir);
				break;
			default:
				BUG();
		}
	}
}

void arch_sync_dma_for_cpu(phys_addr_t paddr, size_t size, enum dma_data_direction dir)
{
	if (riscv_soc_cache.is_dma_coherent)
		return;

	if (riscv_soc_cache.uncached_offset)
		sifive_l2_flush64_range(paddr, size);
	else {
		switch (dir) {
			case DMA_TO_DEVICE:
				return;
			case DMA_FROM_DEVICE:
			case DMA_BIDIRECTIONAL:
				sbi_dma_sync(paddr, size, dir);
				break;
			default:
				BUG();
		}
	}
}

void arch_setup_dma_ops(struct device *dev, u64 dma_base, u64 size,
		const struct iommu_ops *iommu, bool coherent)
{
	dev_info(dev, "coherent device %d dev->dma_coherent %d\n", coherent, dev->dma_coherent);
	dev->dma_coherent = coherent;
}

//TODO: We are supposed to invalidate the cache here
void arch_dma_prep_coherent(struct page *page, size_t size)
{
	if (riscv_soc_cache.is_dma_coherent)
		return;

	if (riscv_soc_cache.uncached_offset) {
		void *flush_addr = page_address(page);

		memset(flush_addr, 0, size);
		sifive_l2_flush64_range(__pa(flush_addr), size);
	} else {
		void *ptr = page_address(page);

		memset(ptr, 0, size);
		sbi_dma_sync(page_to_phys(page), size, SBI_DMA_BIDIRECTIONAL);
	}
}

void arch_dma_clear_uncached(void *addr, size_t size)
{
	if (riscv_soc_cache.is_dma_coherent)
		return;

	if (riscv_soc_cache.uncached_offset)
		memunmap(addr);
}

void *arch_dma_set_uncached(void *addr, size_t size)
{
	if (riscv_soc_cache.is_dma_coherent)
		return addr;

	if (riscv_soc_cache.uncached_offset) {
		phys_addr_t phys_addr = __pa(addr) + riscv_soc_cache.uncached_offset;
		void *mem_base = NULL;

		mem_base = memremap(phys_addr, size, MEMREMAP_WT);
		if (!mem_base) {
			pr_err("%s memremap failed for addr %px\n", __func__, addr);
			return ERR_PTR(-EINVAL);
		}

		return mem_base;
	}

	return addr;
}
