LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY task3 IS
PORT (SW : IN STD_LOGIC_VECTOR(17 DOWNTO 0);
HEX0 : OUT STD_LOGIC_VECTOR(0 TO 6));
END task3;
ARCHITECTURE Behavior OF task3 IS
COMPONENT mux_3bit5to1
PORT ( S, U, V, W, X, Y : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
M : OUT STD_LOGIC_VECTOR(2 DOWNTO 0));
END COMPONENT;
COMPONENT char_7seg
PORT ( C : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
Display : OUT STD_LOGIC_VECTOR(0 TO 6));
END COMPONENT;
SIGNAL M : STD_LOGIC_VECTOR(2 DOWNTO 0);
BEGIN
M0: mux_3bit_5to1 PORT MAP (SW(17 DOWNTO 15), SW(14 DOWNTO 12), SW(11 DOWNTO 9),
SW(8 DOWNTO 6), SW(5 DOWNTO 3), SW(2 DOWNTO 0), M);
H0: char_7seg PORT MAP (M, HEX0);
END Behavior