package:
  name: common_verification
  authors:
    - "Andreas Kurth <akurth@iis.ee.ethz.ch>"

sources:
  # Files in this package are meant for simulation only.
  # Verilator does not support features commonly used in simulation (eg: rand conditioning)
  - target: any(simulation, verilator)
    files:
    - clk_rst_gen.sv
