{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683688340889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683688340889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 11:12:20 2023 " "Processing started: Wed May 10 11:12:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683688340889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1683688340889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1683688340889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1683688341271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1683688341271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/edge_detector_pos.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/edge_detector_pos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector_pos " "Found entity 1: edge_detector_pos" {  } { { "design/edge_detector_pos.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/edge_detector_pos.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688348277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683688348277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/edge_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/edge_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "design/edge_detector.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/edge_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688348278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683688348278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/spi_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/spi_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_tx " "Found entity 1: SPI_tx" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688348279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683688348279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/spi_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/spi_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_rx " "Found entity 1: SPI_rx" {  } { { "design/SPI_rx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688348280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683688348280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Found entity 1: SPI" {  } { { "design/SPI.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688348281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683688348281 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "design/Low_Pass_Filter.sv " "Can't analyze file -- file design/Low_Pass_Filter.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1683688348283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/de0_cv.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/de0_cv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/DE0_CV.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688348284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683688348284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688348285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683688348285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683688348285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683688348285 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst SPI.sv(107) " "Verilog HDL Implicit Net warning at SPI.sv(107): created implicit net for \"rst\"" {  } { { "design/SPI.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI.sv" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688348286 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV " "Elaborating entity \"DE0_CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1683688348308 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 DE0_CV.sv(71) " "Verilog HDL assignment warning at DE0_CV.sv(71): truncated value with size 16 to match size of target (10)" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/DE0_CV.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1683688348465 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE0_CV.sv(15) " "Output port \"HEX0\" at DE0_CV.sv(15) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/DE0_CV.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1683688348466 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE0_CV.sv(16) " "Output port \"HEX1\" at DE0_CV.sv(16) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/DE0_CV.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1683688348466 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE0_CV.sv(17) " "Output port \"HEX2\" at DE0_CV.sv(17) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/DE0_CV.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1683688348466 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE0_CV.sv(18) " "Output port \"HEX3\" at DE0_CV.sv(18) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/DE0_CV.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1683688348466 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE0_CV.sv(19) " "Output port \"HEX4\" at DE0_CV.sv(19) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/DE0_CV.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1683688348466 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE0_CV.sv(20) " "Output port \"HEX5\" at DE0_CV.sv(20) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/DE0_CV.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1683688348466 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_CV.sv(31) " "Output port \"SD_CLK\" at DE0_CV.sv(31) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/DE0_CV.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1683688348466 "|DE0_CV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI SPI:SPI " "Elaborating entity \"SPI\" for hierarchy \"SPI:SPI\"" {  } { { "design/DE0_CV.sv" "SPI" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/DE0_CV.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688348467 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dontcare SPI.sv(61) " "Verilog HDL or VHDL warning at SPI.sv(61): object \"dontcare\" assigned a value but never read" {  } { { "design/SPI.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI.sv" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683688348468 "|DE0_CV|SPI:SPI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI.sv(53) " "Verilog HDL assignment warning at SPI.sv(53): truncated value with size 32 to match size of target (6)" {  } { { "design/SPI.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1683688348469 "|DE0_CV|SPI:SPI"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "SPI.sv(122) " "SystemVerilog warning at SPI.sv(122): unique or priority keyword makes case statement complete" {  } { { "design/SPI.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI.sv" 122 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1683688348469 "|DE0_CV|SPI:SPI"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_debug SPI.sv(7) " "Output port \"data_debug\" at SPI.sv(7) has no driver" {  } { { "design/SPI.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1683688348469 "|DE0_CV|SPI:SPI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector_pos SPI:SPI\|edge_detector_pos:edge_detector_pos " "Elaborating entity \"edge_detector_pos\" for hierarchy \"SPI:SPI\|edge_detector_pos:edge_detector_pos\"" {  } { { "design/SPI.sv" "edge_detector_pos" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688348469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector SPI:SPI\|edge_detector:edge_detector_neg2 " "Elaborating entity \"edge_detector\" for hierarchy \"SPI:SPI\|edge_detector:edge_detector_neg2\"" {  } { { "design/SPI.sv" "edge_detector_neg2" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688348470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_tx SPI:SPI\|SPI_tx:SPI_tx_test " "Elaborating entity \"SPI_tx\" for hierarchy \"SPI:SPI\|SPI_tx:SPI_tx_test\"" {  } { { "design/SPI.sv" "SPI_tx_test" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683688348470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_tx.sv(20) " "Verilog HDL assignment warning at SPI_tx.sv(20): truncated value with size 32 to match size of target (6)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1683688348471 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "SPI_tx.sv(57) " "SystemVerilog warning at SPI_tx.sv(57): unique or priority keyword makes case statement complete" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 57 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1683688348472 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ns SPI_tx.sv(50) " "Verilog HDL Always Construct warning at SPI_tx.sv(50): inferring latch(es) for variable \"ns\", which holds its previous value in one or more paths through the always construct" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1683688348472 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "SPI_tx.sv(50) " "SystemVerilog RTL Coding error at SPI_tx.sv(50): always_comb construct does not infer purely combinational logic." {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Design Software" 0 -1 1683688348472 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[0\] SPI_tx.sv(50) " "Inferred latch for \"ns\[0\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348473 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[1\] SPI_tx.sv(50) " "Inferred latch for \"ns\[1\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348473 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[2\] SPI_tx.sv(50) " "Inferred latch for \"ns\[2\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348473 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[3\] SPI_tx.sv(50) " "Inferred latch for \"ns\[3\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348473 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[4\] SPI_tx.sv(50) " "Inferred latch for \"ns\[4\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348474 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[5\] SPI_tx.sv(50) " "Inferred latch for \"ns\[5\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348474 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[6\] SPI_tx.sv(50) " "Inferred latch for \"ns\[6\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348474 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[7\] SPI_tx.sv(50) " "Inferred latch for \"ns\[7\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348474 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[8\] SPI_tx.sv(50) " "Inferred latch for \"ns\[8\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348474 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[9\] SPI_tx.sv(50) " "Inferred latch for \"ns\[9\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348474 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[10\] SPI_tx.sv(50) " "Inferred latch for \"ns\[10\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348474 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[11\] SPI_tx.sv(50) " "Inferred latch for \"ns\[11\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348474 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[12\] SPI_tx.sv(50) " "Inferred latch for \"ns\[12\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348474 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[13\] SPI_tx.sv(50) " "Inferred latch for \"ns\[13\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348474 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[14\] SPI_tx.sv(50) " "Inferred latch for \"ns\[14\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348474 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[15\] SPI_tx.sv(50) " "Inferred latch for \"ns\[15\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348474 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[16\] SPI_tx.sv(50) " "Inferred latch for \"ns\[16\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348474 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[17\] SPI_tx.sv(50) " "Inferred latch for \"ns\[17\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348474 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[18\] SPI_tx.sv(50) " "Inferred latch for \"ns\[18\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348474 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[19\] SPI_tx.sv(50) " "Inferred latch for \"ns\[19\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348474 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[20\] SPI_tx.sv(50) " "Inferred latch for \"ns\[20\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348474 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[21\] SPI_tx.sv(50) " "Inferred latch for \"ns\[21\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348475 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[22\] SPI_tx.sv(50) " "Inferred latch for \"ns\[22\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348475 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[23\] SPI_tx.sv(50) " "Inferred latch for \"ns\[23\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348475 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[24\] SPI_tx.sv(50) " "Inferred latch for \"ns\[24\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348475 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[25\] SPI_tx.sv(50) " "Inferred latch for \"ns\[25\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348475 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[26\] SPI_tx.sv(50) " "Inferred latch for \"ns\[26\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348475 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[27\] SPI_tx.sv(50) " "Inferred latch for \"ns\[27\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348475 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[28\] SPI_tx.sv(50) " "Inferred latch for \"ns\[28\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348475 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[29\] SPI_tx.sv(50) " "Inferred latch for \"ns\[29\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348475 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[30\] SPI_tx.sv(50) " "Inferred latch for \"ns\[30\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348475 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[31\] SPI_tx.sv(50) " "Inferred latch for \"ns\[31\]\" at SPI_tx.sv(50)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI_tx.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683688348475 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "SPI:SPI\|SPI_tx:SPI_tx_test " "Can't elaborate user hierarchy \"SPI:SPI\|SPI_tx:SPI_tx_test\"" {  } { { "design/SPI.sv" "SPI_tx_test" { Text "D:/code/sv_project/LAB9/DE0_CV_SPI/design/SPI.sv" 109 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1683688348477 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 18 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683688348500 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 10 11:12:28 2023 " "Processing ended: Wed May 10 11:12:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683688348500 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683688348500 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683688348500 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1683688348500 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 18 s " "Quartus Prime Flow was unsuccessful. 4 errors, 18 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1683688349090 ""}
