# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../UART_TX.srcs/sources_1/new/UART_tx_ctrl.vhd" \
"../../../../UART_TX.srcs/sources_1/new/UART_tx_top.vhd" \
"../../../../UART_TX.srcs/sources_1/new/debounce.vhd" \
"../../../../UART_TX.srcs/sim_1/new/UART_TOP_tb.vhd" \

# Do not sort compile order
nosort
