.ALIASES
X_TX2           TX2(1=N16552 2=0 3=N16558 4=N14445 6=N14449 ) CN
+@ACDC_TEST.SCHEMATIC1(sch_1):INS14378@BREAKOUT.XFRM_NONLIN/CT-PRI.Normal(chips)
V_V1            V1(+=N14445 -=N14449 ) CN @ACDC_TEST.SCHEMATIC1(sch_1):INS14417@SOURCE.VSIN.Normal(chips)
R_R1            R1(1=0 2=N14449 ) CN @ACDC_TEST.SCHEMATIC1(sch_1):INS14508@ANALOG.R.Normal(chips)
R_R2            R2(1=N14445 2=0 ) CN @ACDC_TEST.SCHEMATIC1(sch_1):INS14661@ANALOG.R.Normal(chips)
R_R5            R5(1=0 2=N16814 ) CN @ACDC_TEST.SCHEMATIC1(sch_1):INS14768@ANALOG.R.Normal(chips)
C_C1            C1(1=0 2=N16814 ) CN @ACDC_TEST.SCHEMATIC1(sch_1):INS15289@ANALOG.C.Normal(chips)
D_D1            D1(1=N16552 2=N16814 ) CN @ACDC_TEST.SCHEMATIC1(sch_1):INS16205@EDIODE.1N4149.Normal(chips)
D_D3            D3(1=N16558 2=N16814 ) CN @ACDC_TEST.SCHEMATIC1(sch_1):INS16367@EDIODE.1N4149.Normal(chips)
D_D4            D4(1=0 2=N16558 ) CN @ACDC_TEST.SCHEMATIC1(sch_1):INS16393@EDIODE.1N4149.Normal(chips)
D_D5            D5(1=0 2=N16552 ) CN @ACDC_TEST.SCHEMATIC1(sch_1):INS16681@EDIODE.1N4149.Normal(chips)
.ENDALIASES
