

================================================================
== Vitis HLS Report for 'train_step_Pipeline_VITIS_LOOP_28_11'
================================================================
* Date:           Tue May 20 21:00:26 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        train_step
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2057|     2057|  20.570 us|  20.570 us|  2056|  2056|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_1  |     2055|     2055|        72|         64|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 64, depth = 72


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 72
* Pipeline : 1
  Pipeline-0 : II = 64, D = 72, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [../src/forward_fw.cpp:28->../src/forward_fw.cpp:132]   --->   Operation 75 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln28_2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln28_2"   --->   Operation 76 'read' 'sext_ln28_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%input_1_load_62_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_62_cast"   --->   Operation 77 'read' 'input_1_load_62_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%input_1_load_61_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_61_cast"   --->   Operation 78 'read' 'input_1_load_61_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%input_1_load_60_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_60_cast"   --->   Operation 79 'read' 'input_1_load_60_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%input_1_load_59_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_59_cast"   --->   Operation 80 'read' 'input_1_load_59_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%input_1_load_58_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_58_cast"   --->   Operation 81 'read' 'input_1_load_58_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%input_1_load_57_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_57_cast"   --->   Operation 82 'read' 'input_1_load_57_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%input_1_load_56_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_56_cast"   --->   Operation 83 'read' 'input_1_load_56_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%input_1_load_55_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_55_cast"   --->   Operation 84 'read' 'input_1_load_55_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%input_1_load_54_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_54_cast"   --->   Operation 85 'read' 'input_1_load_54_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%input_1_load_53_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_53_cast"   --->   Operation 86 'read' 'input_1_load_53_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%input_1_load_52_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_52_cast"   --->   Operation 87 'read' 'input_1_load_52_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%input_1_load_51_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_51_cast"   --->   Operation 88 'read' 'input_1_load_51_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%input_1_load_50_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_50_cast"   --->   Operation 89 'read' 'input_1_load_50_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%input_1_load_49_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_49_cast"   --->   Operation 90 'read' 'input_1_load_49_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%input_1_load_48_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_48_cast"   --->   Operation 91 'read' 'input_1_load_48_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%input_1_load_47_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_47_cast"   --->   Operation 92 'read' 'input_1_load_47_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%input_1_load_46_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_46_cast"   --->   Operation 93 'read' 'input_1_load_46_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%input_1_load_45_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_45_cast"   --->   Operation 94 'read' 'input_1_load_45_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%input_1_load_44_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_44_cast"   --->   Operation 95 'read' 'input_1_load_44_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%input_1_load_43_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_43_cast"   --->   Operation 96 'read' 'input_1_load_43_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%input_1_load_42_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_42_cast"   --->   Operation 97 'read' 'input_1_load_42_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%input_1_load_41_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_41_cast"   --->   Operation 98 'read' 'input_1_load_41_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%input_1_load_40_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_40_cast"   --->   Operation 99 'read' 'input_1_load_40_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%input_1_load_39_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_39_cast"   --->   Operation 100 'read' 'input_1_load_39_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%input_1_load_38_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_38_cast"   --->   Operation 101 'read' 'input_1_load_38_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%input_1_load_37_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_37_cast"   --->   Operation 102 'read' 'input_1_load_37_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%input_1_load_36_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_36_cast"   --->   Operation 103 'read' 'input_1_load_36_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%input_1_load_35_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_35_cast"   --->   Operation 104 'read' 'input_1_load_35_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%input_1_load_34_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_34_cast"   --->   Operation 105 'read' 'input_1_load_34_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%input_1_load_33_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_33_cast"   --->   Operation 106 'read' 'input_1_load_33_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%input_1_load_32_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_32_cast"   --->   Operation 107 'read' 'input_1_load_32_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%input_1_load_31_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_31_cast"   --->   Operation 108 'read' 'input_1_load_31_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%input_1_load_30_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_30_cast"   --->   Operation 109 'read' 'input_1_load_30_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%input_1_load_29_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_29_cast"   --->   Operation 110 'read' 'input_1_load_29_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%input_1_load_28_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_28_cast"   --->   Operation 111 'read' 'input_1_load_28_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%input_1_load_27_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_27_cast"   --->   Operation 112 'read' 'input_1_load_27_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%input_1_load_26_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_26_cast"   --->   Operation 113 'read' 'input_1_load_26_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%input_1_load_25_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_25_cast"   --->   Operation 114 'read' 'input_1_load_25_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%input_1_load_24_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_24_cast"   --->   Operation 115 'read' 'input_1_load_24_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%input_1_load_23_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_23_cast"   --->   Operation 116 'read' 'input_1_load_23_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%input_1_load_22_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_22_cast"   --->   Operation 117 'read' 'input_1_load_22_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%input_1_load_21_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_21_cast"   --->   Operation 118 'read' 'input_1_load_21_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%input_1_load_20_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_20_cast"   --->   Operation 119 'read' 'input_1_load_20_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%input_1_load_19_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_19_cast"   --->   Operation 120 'read' 'input_1_load_19_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%input_1_load_18_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_18_cast"   --->   Operation 121 'read' 'input_1_load_18_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%input_1_load_17_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_17_cast"   --->   Operation 122 'read' 'input_1_load_17_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%input_1_load_16_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_16_cast"   --->   Operation 123 'read' 'input_1_load_16_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%input_1_load_15_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_15_cast"   --->   Operation 124 'read' 'input_1_load_15_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%input_1_load_14_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_14_cast"   --->   Operation 125 'read' 'input_1_load_14_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%input_1_load_13_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_13_cast"   --->   Operation 126 'read' 'input_1_load_13_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%input_1_load_12_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_12_cast"   --->   Operation 127 'read' 'input_1_load_12_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%input_1_load_11_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_11_cast"   --->   Operation 128 'read' 'input_1_load_11_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%input_1_load_10_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_10_cast"   --->   Operation 129 'read' 'input_1_load_10_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%input_1_load_9_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_9_cast"   --->   Operation 130 'read' 'input_1_load_9_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%input_1_load_8_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_8_cast"   --->   Operation 131 'read' 'input_1_load_8_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%input_1_load_7_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_7_cast"   --->   Operation 132 'read' 'input_1_load_7_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%input_1_load_6_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_6_cast"   --->   Operation 133 'read' 'input_1_load_6_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%input_1_load_5_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_5_cast"   --->   Operation 134 'read' 'input_1_load_5_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%input_1_load_4_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_4_cast"   --->   Operation 135 'read' 'input_1_load_4_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%input_1_load_3_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_3_cast"   --->   Operation 136 'read' 'input_1_load_3_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%input_1_load_2_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_2_cast"   --->   Operation 137 'read' 'input_1_load_2_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%input_1_load_1_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_1_cast"   --->   Operation 138 'read' 'input_1_load_1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%input_1_load_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_cast"   --->   Operation 139 'read' 'input_1_load_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%W1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W1"   --->   Operation 140 'read' 'W1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln28_2_cast = sext i2 %sext_ln28_2_read"   --->   Operation 141 'sext' 'sext_ln28_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%input_1_load_62_cast_cast = sext i2 %input_1_load_62_cast_read"   --->   Operation 142 'sext' 'input_1_load_62_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%input_1_load_61_cast_cast = sext i2 %input_1_load_61_cast_read"   --->   Operation 143 'sext' 'input_1_load_61_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%input_1_load_60_cast_cast = sext i2 %input_1_load_60_cast_read"   --->   Operation 144 'sext' 'input_1_load_60_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%input_1_load_59_cast_cast = sext i2 %input_1_load_59_cast_read"   --->   Operation 145 'sext' 'input_1_load_59_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%input_1_load_58_cast_cast = sext i2 %input_1_load_58_cast_read"   --->   Operation 146 'sext' 'input_1_load_58_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%input_1_load_57_cast_cast = sext i2 %input_1_load_57_cast_read"   --->   Operation 147 'sext' 'input_1_load_57_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%input_1_load_56_cast_cast = sext i2 %input_1_load_56_cast_read"   --->   Operation 148 'sext' 'input_1_load_56_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%input_1_load_55_cast_cast = sext i2 %input_1_load_55_cast_read"   --->   Operation 149 'sext' 'input_1_load_55_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%input_1_load_54_cast_cast = sext i2 %input_1_load_54_cast_read"   --->   Operation 150 'sext' 'input_1_load_54_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%input_1_load_53_cast_cast = sext i2 %input_1_load_53_cast_read"   --->   Operation 151 'sext' 'input_1_load_53_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%input_1_load_52_cast_cast = sext i2 %input_1_load_52_cast_read"   --->   Operation 152 'sext' 'input_1_load_52_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%input_1_load_51_cast_cast = sext i2 %input_1_load_51_cast_read"   --->   Operation 153 'sext' 'input_1_load_51_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%input_1_load_50_cast_cast = sext i2 %input_1_load_50_cast_read"   --->   Operation 154 'sext' 'input_1_load_50_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%input_1_load_49_cast_cast = sext i2 %input_1_load_49_cast_read"   --->   Operation 155 'sext' 'input_1_load_49_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%input_1_load_48_cast_cast = sext i2 %input_1_load_48_cast_read"   --->   Operation 156 'sext' 'input_1_load_48_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%input_1_load_47_cast_cast = sext i2 %input_1_load_47_cast_read"   --->   Operation 157 'sext' 'input_1_load_47_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%input_1_load_46_cast_cast = sext i2 %input_1_load_46_cast_read"   --->   Operation 158 'sext' 'input_1_load_46_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%input_1_load_45_cast_cast = sext i2 %input_1_load_45_cast_read"   --->   Operation 159 'sext' 'input_1_load_45_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%input_1_load_44_cast_cast = sext i2 %input_1_load_44_cast_read"   --->   Operation 160 'sext' 'input_1_load_44_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%input_1_load_43_cast_cast = sext i2 %input_1_load_43_cast_read"   --->   Operation 161 'sext' 'input_1_load_43_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%input_1_load_42_cast_cast = sext i2 %input_1_load_42_cast_read"   --->   Operation 162 'sext' 'input_1_load_42_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%input_1_load_41_cast_cast = sext i2 %input_1_load_41_cast_read"   --->   Operation 163 'sext' 'input_1_load_41_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%input_1_load_40_cast_cast = sext i2 %input_1_load_40_cast_read"   --->   Operation 164 'sext' 'input_1_load_40_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%input_1_load_39_cast_cast = sext i2 %input_1_load_39_cast_read"   --->   Operation 165 'sext' 'input_1_load_39_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%input_1_load_38_cast_cast = sext i2 %input_1_load_38_cast_read"   --->   Operation 166 'sext' 'input_1_load_38_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%input_1_load_37_cast_cast = sext i2 %input_1_load_37_cast_read"   --->   Operation 167 'sext' 'input_1_load_37_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%input_1_load_36_cast_cast = sext i2 %input_1_load_36_cast_read"   --->   Operation 168 'sext' 'input_1_load_36_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%input_1_load_35_cast_cast = sext i2 %input_1_load_35_cast_read"   --->   Operation 169 'sext' 'input_1_load_35_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%input_1_load_34_cast_cast = sext i2 %input_1_load_34_cast_read"   --->   Operation 170 'sext' 'input_1_load_34_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%input_1_load_33_cast_cast = sext i2 %input_1_load_33_cast_read"   --->   Operation 171 'sext' 'input_1_load_33_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%input_1_load_32_cast_cast = sext i2 %input_1_load_32_cast_read"   --->   Operation 172 'sext' 'input_1_load_32_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%input_1_load_31_cast_cast = sext i2 %input_1_load_31_cast_read"   --->   Operation 173 'sext' 'input_1_load_31_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%input_1_load_30_cast_cast = sext i2 %input_1_load_30_cast_read"   --->   Operation 174 'sext' 'input_1_load_30_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%input_1_load_29_cast_cast = sext i2 %input_1_load_29_cast_read"   --->   Operation 175 'sext' 'input_1_load_29_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%input_1_load_28_cast_cast = sext i2 %input_1_load_28_cast_read"   --->   Operation 176 'sext' 'input_1_load_28_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%input_1_load_27_cast_cast = sext i2 %input_1_load_27_cast_read"   --->   Operation 177 'sext' 'input_1_load_27_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%input_1_load_26_cast_cast = sext i2 %input_1_load_26_cast_read"   --->   Operation 178 'sext' 'input_1_load_26_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%input_1_load_25_cast_cast = sext i2 %input_1_load_25_cast_read"   --->   Operation 179 'sext' 'input_1_load_25_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%input_1_load_24_cast_cast = sext i2 %input_1_load_24_cast_read"   --->   Operation 180 'sext' 'input_1_load_24_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%input_1_load_23_cast_cast = sext i2 %input_1_load_23_cast_read"   --->   Operation 181 'sext' 'input_1_load_23_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%input_1_load_22_cast_cast = sext i2 %input_1_load_22_cast_read"   --->   Operation 182 'sext' 'input_1_load_22_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%input_1_load_21_cast_cast = sext i2 %input_1_load_21_cast_read"   --->   Operation 183 'sext' 'input_1_load_21_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%input_1_load_20_cast_cast = sext i2 %input_1_load_20_cast_read"   --->   Operation 184 'sext' 'input_1_load_20_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%input_1_load_19_cast_cast = sext i2 %input_1_load_19_cast_read"   --->   Operation 185 'sext' 'input_1_load_19_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%input_1_load_18_cast_cast = sext i2 %input_1_load_18_cast_read"   --->   Operation 186 'sext' 'input_1_load_18_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%input_1_load_17_cast_cast = sext i2 %input_1_load_17_cast_read"   --->   Operation 187 'sext' 'input_1_load_17_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%input_1_load_16_cast_cast = sext i2 %input_1_load_16_cast_read"   --->   Operation 188 'sext' 'input_1_load_16_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%input_1_load_15_cast_cast = sext i2 %input_1_load_15_cast_read"   --->   Operation 189 'sext' 'input_1_load_15_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%input_1_load_14_cast_cast = sext i2 %input_1_load_14_cast_read"   --->   Operation 190 'sext' 'input_1_load_14_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%input_1_load_13_cast_cast = sext i2 %input_1_load_13_cast_read"   --->   Operation 191 'sext' 'input_1_load_13_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%input_1_load_12_cast_cast = sext i2 %input_1_load_12_cast_read"   --->   Operation 192 'sext' 'input_1_load_12_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%input_1_load_11_cast_cast = sext i2 %input_1_load_11_cast_read"   --->   Operation 193 'sext' 'input_1_load_11_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%input_1_load_10_cast_cast = sext i2 %input_1_load_10_cast_read"   --->   Operation 194 'sext' 'input_1_load_10_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%input_1_load_9_cast_cast = sext i2 %input_1_load_9_cast_read"   --->   Operation 195 'sext' 'input_1_load_9_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%input_1_load_8_cast_cast = sext i2 %input_1_load_8_cast_read"   --->   Operation 196 'sext' 'input_1_load_8_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%input_1_load_7_cast_cast = sext i2 %input_1_load_7_cast_read"   --->   Operation 197 'sext' 'input_1_load_7_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%input_1_load_6_cast_cast = sext i2 %input_1_load_6_cast_read"   --->   Operation 198 'sext' 'input_1_load_6_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%input_1_load_5_cast_cast = sext i2 %input_1_load_5_cast_read"   --->   Operation 199 'sext' 'input_1_load_5_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%input_1_load_4_cast_cast = sext i2 %input_1_load_4_cast_read"   --->   Operation 200 'sext' 'input_1_load_4_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%input_1_load_3_cast_cast = sext i2 %input_1_load_3_cast_read"   --->   Operation 201 'sext' 'input_1_load_3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%input_1_load_2_cast_cast = sext i2 %input_1_load_2_cast_read"   --->   Operation 202 'sext' 'input_1_load_2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%input_1_load_1_cast_cast = sext i2 %input_1_load_1_cast_read"   --->   Operation 203 'sext' 'input_1_load_1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%input_1_load_cast_cast = sext i2 %input_1_load_cast_read"   --->   Operation 204 'sext' 'input_1_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %WEIGHTS, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2048, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (1.61ns)   --->   "%store_ln28 = store i6 0, i6 %j_1" [../src/forward_fw.cpp:28->../src/forward_fw.cpp:132]   --->   Operation 206 'store' 'store_ln28' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i106"   --->   Operation 207 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%j = load i6 %j_1" [../src/forward_fw.cpp:28->../src/forward_fw.cpp:132]   --->   Operation 208 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %WEIGHTS"   --->   Operation 209 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (1.94ns)   --->   "%icmp_ln28 = icmp_eq  i6 %j, i6 32" [../src/forward_fw.cpp:28->../src/forward_fw.cpp:132]   --->   Operation 210 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (1.94ns)   --->   "%add_ln28 = add i6 %j, i6 1" [../src/forward_fw.cpp:28->../src/forward_fw.cpp:132]   --->   Operation 211 'add' 'add_ln28' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.body.i106.split, void %_Z13forwardHiddenPK8ap_fixedILi8ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS2_PA64_S2_.exit134.exitStub" [../src/forward_fw.cpp:28->../src/forward_fw.cpp:132]   --->   Operation 212 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 %W1_read" [../src/forward_fw.cpp:28->../src/forward_fw.cpp:128]   --->   Operation 213 'getelementptr' 'WEIGHTS_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (1.61ns)   --->   "%store_ln28 = store i6 %add_ln28, i6 %j_1" [../src/forward_fw.cpp:28->../src/forward_fw.cpp:132]   --->   Operation 214 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 215 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 215 'read' 'WEIGHTS_addr_read' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i8 %WEIGHTS_addr_read" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 216 'sext' 'sext_ln32' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 217 [3/3] (1.45ns) (grouped into DSP with root node add_ln32)   --->   "%sum = mul i10 %sext_ln32, i10 %input_1_load_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 217 'mul' 'sum' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 218 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_63 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 218 'read' 'WEIGHTS_addr_read_63' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 219 [2/3] (1.45ns) (grouped into DSP with root node add_ln32)   --->   "%sum = mul i10 %sext_ln32, i10 %input_1_load_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 219 'mul' 'sum' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i8 %WEIGHTS_addr_read_63" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 220 'sext' 'sext_ln32_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (4.37ns)   --->   "%mul_ln32 = mul i10 %sext_ln32_1, i10 %input_1_load_1_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 221 'mul' 'mul_ln32' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_64 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 222 'read' 'WEIGHTS_addr_read_64' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 223 [1/3] (0.00ns) (grouped into DSP with root node add_ln32)   --->   "%sum = mul i10 %sext_ln32, i10 %input_1_load_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 223 'mul' 'sum' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln32_2 = sext i8 %WEIGHTS_addr_read_64" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 224 'sext' 'sext_ln32_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (4.37ns)   --->   "%mul_ln32_1 = mul i10 %sext_ln32_2, i10 %input_1_load_2_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 225 'mul' 'mul_ln32_1' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_65 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 226 'read' 'WEIGHTS_addr_read_65' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 227 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32 = add i10 %mul_ln32, i10 %sum" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 227 'add' 'add_ln32' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln32_3 = sext i8 %WEIGHTS_addr_read_65" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 228 'sext' 'sext_ln32_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 229 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_1)   --->   "%mul_ln32_2 = mul i10 %sext_ln32_3, i10 %input_1_load_3_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 229 'mul' 'mul_ln32_2' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 230 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_66 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 230 'read' 'WEIGHTS_addr_read_66' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 231 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32 = add i10 %mul_ln32, i10 %sum" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 231 'add' 'add_ln32' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 232 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_1)   --->   "%mul_ln32_2 = mul i10 %sext_ln32_3, i10 %input_1_load_3_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 232 'mul' 'mul_ln32_2' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln32_4 = sext i8 %WEIGHTS_addr_read_66" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 233 'sext' 'sext_ln32_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (4.37ns)   --->   "%mul_ln32_3 = mul i10 %sext_ln32_4, i10 %input_1_load_4_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 234 'mul' 'mul_ln32_3' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_67 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 235 'read' 'WEIGHTS_addr_read_67' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 236 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_1)   --->   "%mul_ln32_2 = mul i10 %sext_ln32_3, i10 %input_1_load_3_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 236 'mul' 'mul_ln32_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln32_5 = sext i8 %WEIGHTS_addr_read_67" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 237 'sext' 'sext_ln32_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_8 : Operation 238 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_3)   --->   "%mul_ln32_4 = mul i10 %sext_ln32_5, i10 %input_1_load_5_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 238 'mul' 'mul_ln32_4' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 239 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_68 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 239 'read' 'WEIGHTS_addr_read_68' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 240 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_1 = add i10 %mul_ln32_1, i10 %mul_ln32_2" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 240 'add' 'add_ln32_1' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 623 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 623 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 1.61>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 241 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_3)   --->   "%mul_ln32_4 = mul i10 %sext_ln32_5, i10 %input_1_load_5_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 241 'mul' 'mul_ln32_4' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln32_6 = sext i8 %WEIGHTS_addr_read_68" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 242 'sext' 'sext_ln32_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (4.37ns)   --->   "%mul_ln32_5 = mul i10 %sext_ln32_6, i10 %input_1_load_6_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 243 'mul' 'mul_ln32_5' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 244 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_69 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 244 'read' 'WEIGHTS_addr_read_69' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln32_64 = sext i10 %add_ln32" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 245 'sext' 'sext_ln32_64' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_9 : Operation 246 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_1 = add i10 %mul_ln32_1, i10 %mul_ln32_2" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 246 'add' 'add_ln32_1' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln32_65 = sext i10 %add_ln32_1" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 247 'sext' 'sext_ln32_65' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (2.12ns)   --->   "%add_ln32_2 = add i11 %sext_ln32_65, i11 %sext_ln32_64" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 248 'add' 'add_ln32_2' <Predicate = (!icmp_ln28)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 249 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_3)   --->   "%mul_ln32_4 = mul i10 %sext_ln32_5, i10 %input_1_load_5_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 249 'mul' 'mul_ln32_4' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln32_7 = sext i8 %WEIGHTS_addr_read_69" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 250 'sext' 'sext_ln32_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_10 : Operation 251 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_4)   --->   "%mul_ln32_6 = mul i10 %sext_ln32_7, i10 %input_1_load_7_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 251 'mul' 'mul_ln32_6' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 252 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_70 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 252 'read' 'WEIGHTS_addr_read_70' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 253 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_3 = add i10 %mul_ln32_3, i10 %mul_ln32_4" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 253 'add' 'add_ln32_3' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 254 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_4)   --->   "%mul_ln32_6 = mul i10 %sext_ln32_7, i10 %input_1_load_7_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 254 'mul' 'mul_ln32_6' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln32_8 = sext i8 %WEIGHTS_addr_read_70" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 255 'sext' 'sext_ln32_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (4.37ns)   --->   "%mul_ln32_7 = mul i10 %sext_ln32_8, i10 %input_1_load_8_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 256 'mul' 'mul_ln32_7' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 257 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_71 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 257 'read' 'WEIGHTS_addr_read_71' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 258 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_3 = add i10 %mul_ln32_3, i10 %mul_ln32_4" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 258 'add' 'add_ln32_3' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 259 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_4)   --->   "%mul_ln32_6 = mul i10 %sext_ln32_7, i10 %input_1_load_7_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 259 'mul' 'mul_ln32_6' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln32_9 = sext i8 %WEIGHTS_addr_read_71" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 260 'sext' 'sext_ln32_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_12 : Operation 261 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_7)   --->   "%mul_ln32_8 = mul i10 %sext_ln32_9, i10 %input_1_load_9_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 261 'mul' 'mul_ln32_8' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 262 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_72 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 262 'read' 'WEIGHTS_addr_read_72' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 263 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_4 = add i10 %mul_ln32_5, i10 %mul_ln32_6" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 263 'add' 'add_ln32_4' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 264 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_7)   --->   "%mul_ln32_8 = mul i10 %sext_ln32_9, i10 %input_1_load_9_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 264 'mul' 'mul_ln32_8' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln32_10 = sext i8 %WEIGHTS_addr_read_72" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 265 'sext' 'sext_ln32_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_13 : Operation 266 [1/1] (4.37ns)   --->   "%mul_ln32_9 = mul i10 %sext_ln32_10, i10 %input_1_load_10_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 266 'mul' 'mul_ln32_9' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 267 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_73 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 267 'read' 'WEIGHTS_addr_read_73' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln32_67 = sext i10 %add_ln32_3" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 268 'sext' 'sext_ln32_67' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_13 : Operation 269 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_4 = add i10 %mul_ln32_5, i10 %mul_ln32_6" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 269 'add' 'add_ln32_4' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln32_68 = sext i10 %add_ln32_4" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 270 'sext' 'sext_ln32_68' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_13 : Operation 271 [1/1] (2.12ns)   --->   "%add_ln32_5 = add i11 %sext_ln32_68, i11 %sext_ln32_67" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 271 'add' 'add_ln32_5' <Predicate = (!icmp_ln28)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 272 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_7)   --->   "%mul_ln32_8 = mul i10 %sext_ln32_9, i10 %input_1_load_9_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 272 'mul' 'mul_ln32_8' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln32_11 = sext i8 %WEIGHTS_addr_read_73" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 273 'sext' 'sext_ln32_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 274 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_8)   --->   "%mul_ln32_10 = mul i10 %sext_ln32_11, i10 %input_1_load_11_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 274 'mul' 'mul_ln32_10' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 275 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_74 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 275 'read' 'WEIGHTS_addr_read_74' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 276 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_7 = add i10 %mul_ln32_7, i10 %mul_ln32_8" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 276 'add' 'add_ln32_7' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 277 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_8)   --->   "%mul_ln32_10 = mul i10 %sext_ln32_11, i10 %input_1_load_11_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 277 'mul' 'mul_ln32_10' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln32_12 = sext i8 %WEIGHTS_addr_read_74" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 278 'sext' 'sext_ln32_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 279 [1/1] (4.37ns)   --->   "%mul_ln32_11 = mul i10 %sext_ln32_12, i10 %input_1_load_12_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 279 'mul' 'mul_ln32_11' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 280 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_75 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 280 'read' 'WEIGHTS_addr_read_75' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 281 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_7 = add i10 %mul_ln32_7, i10 %mul_ln32_8" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 281 'add' 'add_ln32_7' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 282 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_8)   --->   "%mul_ln32_10 = mul i10 %sext_ln32_11, i10 %input_1_load_11_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 282 'mul' 'mul_ln32_10' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln32_13 = sext i8 %WEIGHTS_addr_read_75" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 283 'sext' 'sext_ln32_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 284 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_10)   --->   "%mul_ln32_12 = mul i10 %sext_ln32_13, i10 %input_1_load_13_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 284 'mul' 'mul_ln32_12' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 285 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_76 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 285 'read' 'WEIGHTS_addr_read_76' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 286 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_8 = add i10 %mul_ln32_9, i10 %mul_ln32_10" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 286 'add' 'add_ln32_8' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 287 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_10)   --->   "%mul_ln32_12 = mul i10 %sext_ln32_13, i10 %input_1_load_13_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 287 'mul' 'mul_ln32_12' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln32_14 = sext i8 %WEIGHTS_addr_read_76" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 288 'sext' 'sext_ln32_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 289 [1/1] (4.37ns)   --->   "%mul_ln32_13 = mul i10 %sext_ln32_14, i10 %input_1_load_14_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 289 'mul' 'mul_ln32_13' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 290 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_77 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 290 'read' 'WEIGHTS_addr_read_77' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln32_70 = sext i10 %add_ln32_7" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 291 'sext' 'sext_ln32_70' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 292 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_8 = add i10 %mul_ln32_9, i10 %mul_ln32_10" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 292 'add' 'add_ln32_8' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln32_71 = sext i10 %add_ln32_8" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 293 'sext' 'sext_ln32_71' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 294 [1/1] (2.12ns)   --->   "%add_ln32_9 = add i11 %sext_ln32_71, i11 %sext_ln32_70" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 294 'add' 'add_ln32_9' <Predicate = (!icmp_ln28)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 295 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_10)   --->   "%mul_ln32_12 = mul i10 %sext_ln32_13, i10 %input_1_load_13_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 295 'mul' 'mul_ln32_12' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln32_15 = sext i8 %WEIGHTS_addr_read_77" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 296 'sext' 'sext_ln32_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 297 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_11)   --->   "%mul_ln32_14 = mul i10 %sext_ln32_15, i10 %input_1_load_15_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 297 'mul' 'mul_ln32_14' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 298 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_78 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 298 'read' 'WEIGHTS_addr_read_78' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 299 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_10 = add i10 %mul_ln32_11, i10 %mul_ln32_12" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 299 'add' 'add_ln32_10' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 300 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_11)   --->   "%mul_ln32_14 = mul i10 %sext_ln32_15, i10 %input_1_load_15_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 300 'mul' 'mul_ln32_14' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln32_16 = sext i8 %WEIGHTS_addr_read_78" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 301 'sext' 'sext_ln32_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 302 [1/1] (4.37ns)   --->   "%mul_ln32_15 = mul i10 %sext_ln32_16, i10 %input_1_load_16_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 302 'mul' 'mul_ln32_15' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 303 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_79 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 303 'read' 'WEIGHTS_addr_read_79' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 304 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_10 = add i10 %mul_ln32_11, i10 %mul_ln32_12" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 304 'add' 'add_ln32_10' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 305 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_11)   --->   "%mul_ln32_14 = mul i10 %sext_ln32_15, i10 %input_1_load_15_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 305 'mul' 'mul_ln32_14' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln32_17 = sext i8 %WEIGHTS_addr_read_79" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 306 'sext' 'sext_ln32_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 307 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_15)   --->   "%mul_ln32_16 = mul i10 %sext_ln32_17, i10 %input_1_load_17_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 307 'mul' 'mul_ln32_16' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 308 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_80 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 308 'read' 'WEIGHTS_addr_read_80' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 309 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_11 = add i10 %mul_ln32_13, i10 %mul_ln32_14" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 309 'add' 'add_ln32_11' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 310 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_15)   --->   "%mul_ln32_16 = mul i10 %sext_ln32_17, i10 %input_1_load_17_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 310 'mul' 'mul_ln32_16' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln32_18 = sext i8 %WEIGHTS_addr_read_80" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 311 'sext' 'sext_ln32_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 312 [1/1] (4.37ns)   --->   "%mul_ln32_17 = mul i10 %sext_ln32_18, i10 %input_1_load_18_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 312 'mul' 'mul_ln32_17' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 313 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_81 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 313 'read' 'WEIGHTS_addr_read_81' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln32_72 = sext i11 %add_ln32_9" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 314 'sext' 'sext_ln32_72' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln32_73 = sext i10 %add_ln32_10" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 315 'sext' 'sext_ln32_73' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 316 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_11 = add i10 %mul_ln32_13, i10 %mul_ln32_14" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 316 'add' 'add_ln32_11' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln32_74 = sext i10 %add_ln32_11" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 317 'sext' 'sext_ln32_74' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 318 [1/1] (2.12ns)   --->   "%add_ln32_12 = add i11 %sext_ln32_74, i11 %sext_ln32_73" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 318 'add' 'add_ln32_12' <Predicate = (!icmp_ln28)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln32_75 = sext i11 %add_ln32_12" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 319 'sext' 'sext_ln32_75' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 320 [1/1] (2.12ns)   --->   "%add_ln32_13 = add i12 %sext_ln32_75, i12 %sext_ln32_72" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 320 'add' 'add_ln32_13' <Predicate = (!icmp_ln28)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 321 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_15)   --->   "%mul_ln32_16 = mul i10 %sext_ln32_17, i10 %input_1_load_17_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 321 'mul' 'mul_ln32_16' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln32_19 = sext i8 %WEIGHTS_addr_read_81" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 322 'sext' 'sext_ln32_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 323 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_16)   --->   "%mul_ln32_18 = mul i10 %sext_ln32_19, i10 %input_1_load_19_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 323 'mul' 'mul_ln32_18' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 324 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_82 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 324 'read' 'WEIGHTS_addr_read_82' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln32_66 = sext i11 %add_ln32_2" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 325 'sext' 'sext_ln32_66' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln32_69 = sext i11 %add_ln32_5" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 326 'sext' 'sext_ln32_69' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32_6 = add i12 %sext_ln32_69, i12 %sext_ln32_66" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 327 'add' 'add_ln32_6' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 328 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%add_ln32_14 = add i12 %add_ln32_13, i12 %add_ln32_6" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 328 'add' 'add_ln32_14' <Predicate = (!icmp_ln28)> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 329 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_15 = add i10 %mul_ln32_15, i10 %mul_ln32_16" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 329 'add' 'add_ln32_15' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 330 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_16)   --->   "%mul_ln32_18 = mul i10 %sext_ln32_19, i10 %input_1_load_19_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 330 'mul' 'mul_ln32_18' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln32_20 = sext i8 %WEIGHTS_addr_read_82" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 331 'sext' 'sext_ln32_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 332 [1/1] (4.37ns)   --->   "%mul_ln32_19 = mul i10 %sext_ln32_20, i10 %input_1_load_20_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 332 'mul' 'mul_ln32_19' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 333 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_83 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 333 'read' 'WEIGHTS_addr_read_83' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 334 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_15 = add i10 %mul_ln32_15, i10 %mul_ln32_16" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 334 'add' 'add_ln32_15' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 335 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_16)   --->   "%mul_ln32_18 = mul i10 %sext_ln32_19, i10 %input_1_load_19_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 335 'mul' 'mul_ln32_18' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln32_21 = sext i8 %WEIGHTS_addr_read_83" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 336 'sext' 'sext_ln32_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 337 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_18)   --->   "%mul_ln32_20 = mul i10 %sext_ln32_21, i10 %input_1_load_21_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 337 'mul' 'mul_ln32_20' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 338 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_84 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 338 'read' 'WEIGHTS_addr_read_84' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 339 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_16 = add i10 %mul_ln32_17, i10 %mul_ln32_18" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 339 'add' 'add_ln32_16' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 340 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_18)   --->   "%mul_ln32_20 = mul i10 %sext_ln32_21, i10 %input_1_load_21_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 340 'mul' 'mul_ln32_20' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln32_22 = sext i8 %WEIGHTS_addr_read_84" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 341 'sext' 'sext_ln32_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 342 [1/1] (4.37ns)   --->   "%mul_ln32_21 = mul i10 %sext_ln32_22, i10 %input_1_load_22_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 342 'mul' 'mul_ln32_21' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 343 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_85 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 343 'read' 'WEIGHTS_addr_read_85' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln32_76 = sext i10 %add_ln32_15" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 344 'sext' 'sext_ln32_76' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 345 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_16 = add i10 %mul_ln32_17, i10 %mul_ln32_18" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 345 'add' 'add_ln32_16' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln32_77 = sext i10 %add_ln32_16" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 346 'sext' 'sext_ln32_77' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 347 [1/1] (2.12ns)   --->   "%add_ln32_17 = add i11 %sext_ln32_77, i11 %sext_ln32_76" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 347 'add' 'add_ln32_17' <Predicate = (!icmp_ln28)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 348 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_18)   --->   "%mul_ln32_20 = mul i10 %sext_ln32_21, i10 %input_1_load_21_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 348 'mul' 'mul_ln32_20' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln32_23 = sext i8 %WEIGHTS_addr_read_85" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 349 'sext' 'sext_ln32_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_26 : Operation 350 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_19)   --->   "%mul_ln32_22 = mul i10 %sext_ln32_23, i10 %input_1_load_23_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 350 'mul' 'mul_ln32_22' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 351 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_86 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 351 'read' 'WEIGHTS_addr_read_86' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 352 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_18 = add i10 %mul_ln32_19, i10 %mul_ln32_20" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 352 'add' 'add_ln32_18' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 353 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_19)   --->   "%mul_ln32_22 = mul i10 %sext_ln32_23, i10 %input_1_load_23_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 353 'mul' 'mul_ln32_22' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln32_24 = sext i8 %WEIGHTS_addr_read_86" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 354 'sext' 'sext_ln32_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 355 [1/1] (4.37ns)   --->   "%mul_ln32_23 = mul i10 %sext_ln32_24, i10 %input_1_load_24_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 355 'mul' 'mul_ln32_23' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 356 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_87 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 356 'read' 'WEIGHTS_addr_read_87' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 357 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_18 = add i10 %mul_ln32_19, i10 %mul_ln32_20" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 357 'add' 'add_ln32_18' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 358 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_19)   --->   "%mul_ln32_22 = mul i10 %sext_ln32_23, i10 %input_1_load_23_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 358 'mul' 'mul_ln32_22' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln32_25 = sext i8 %WEIGHTS_addr_read_87" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 359 'sext' 'sext_ln32_25' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 360 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_22)   --->   "%mul_ln32_24 = mul i10 %sext_ln32_25, i10 %input_1_load_25_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 360 'mul' 'mul_ln32_24' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 361 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_88 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 361 'read' 'WEIGHTS_addr_read_88' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 362 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_19 = add i10 %mul_ln32_21, i10 %mul_ln32_22" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 362 'add' 'add_ln32_19' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 363 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_22)   --->   "%mul_ln32_24 = mul i10 %sext_ln32_25, i10 %input_1_load_25_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 363 'mul' 'mul_ln32_24' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln32_26 = sext i8 %WEIGHTS_addr_read_88" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 364 'sext' 'sext_ln32_26' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 365 [1/1] (4.37ns)   --->   "%mul_ln32_25 = mul i10 %sext_ln32_26, i10 %input_1_load_26_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 365 'mul' 'mul_ln32_25' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 366 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_89 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 366 'read' 'WEIGHTS_addr_read_89' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln32_79 = sext i10 %add_ln32_18" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 367 'sext' 'sext_ln32_79' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 368 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_19 = add i10 %mul_ln32_21, i10 %mul_ln32_22" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 368 'add' 'add_ln32_19' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln32_80 = sext i10 %add_ln32_19" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 369 'sext' 'sext_ln32_80' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 370 [1/1] (2.12ns)   --->   "%add_ln32_20 = add i11 %sext_ln32_80, i11 %sext_ln32_79" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 370 'add' 'add_ln32_20' <Predicate = (!icmp_ln28)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 371 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_22)   --->   "%mul_ln32_24 = mul i10 %sext_ln32_25, i10 %input_1_load_25_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 371 'mul' 'mul_ln32_24' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln32_27 = sext i8 %WEIGHTS_addr_read_89" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 372 'sext' 'sext_ln32_27' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 373 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_23)   --->   "%mul_ln32_26 = mul i10 %sext_ln32_27, i10 %input_1_load_27_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 373 'mul' 'mul_ln32_26' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 374 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_90 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 374 'read' 'WEIGHTS_addr_read_90' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 375 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_22 = add i10 %mul_ln32_23, i10 %mul_ln32_24" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 375 'add' 'add_ln32_22' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 376 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_23)   --->   "%mul_ln32_26 = mul i10 %sext_ln32_27, i10 %input_1_load_27_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 376 'mul' 'mul_ln32_26' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln32_28 = sext i8 %WEIGHTS_addr_read_90" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 377 'sext' 'sext_ln32_28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_31 : Operation 378 [1/1] (4.37ns)   --->   "%mul_ln32_27 = mul i10 %sext_ln32_28, i10 %input_1_load_28_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 378 'mul' 'mul_ln32_27' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 379 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_91 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 379 'read' 'WEIGHTS_addr_read_91' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 380 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_22 = add i10 %mul_ln32_23, i10 %mul_ln32_24" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 380 'add' 'add_ln32_22' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 381 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_23)   --->   "%mul_ln32_26 = mul i10 %sext_ln32_27, i10 %input_1_load_27_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 381 'mul' 'mul_ln32_26' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln32_29 = sext i8 %WEIGHTS_addr_read_91" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 382 'sext' 'sext_ln32_29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_32 : Operation 383 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_25)   --->   "%mul_ln32_28 = mul i10 %sext_ln32_29, i10 %input_1_load_29_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 383 'mul' 'mul_ln32_28' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 384 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_92 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 384 'read' 'WEIGHTS_addr_read_92' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 385 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_23 = add i10 %mul_ln32_25, i10 %mul_ln32_26" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 385 'add' 'add_ln32_23' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 386 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_25)   --->   "%mul_ln32_28 = mul i10 %sext_ln32_29, i10 %input_1_load_29_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 386 'mul' 'mul_ln32_28' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln32_30 = sext i8 %WEIGHTS_addr_read_92" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 387 'sext' 'sext_ln32_30' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 388 [1/1] (4.37ns)   --->   "%mul_ln32_29 = mul i10 %sext_ln32_30, i10 %input_1_load_30_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 388 'mul' 'mul_ln32_29' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 389 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_93 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 389 'read' 'WEIGHTS_addr_read_93' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln32_82 = sext i10 %add_ln32_22" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 390 'sext' 'sext_ln32_82' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 391 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_23 = add i10 %mul_ln32_25, i10 %mul_ln32_26" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 391 'add' 'add_ln32_23' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln32_83 = sext i10 %add_ln32_23" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 392 'sext' 'sext_ln32_83' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 393 [1/1] (2.12ns)   --->   "%add_ln32_24 = add i11 %sext_ln32_83, i11 %sext_ln32_82" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 393 'add' 'add_ln32_24' <Predicate = (!icmp_ln28)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 394 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_25)   --->   "%mul_ln32_28 = mul i10 %sext_ln32_29, i10 %input_1_load_29_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 394 'mul' 'mul_ln32_28' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln32_31 = sext i8 %WEIGHTS_addr_read_93" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 395 'sext' 'sext_ln32_31' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_34 : Operation 396 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_26)   --->   "%mul_ln32_30 = mul i10 %sext_ln32_31, i10 %input_1_load_31_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 396 'mul' 'mul_ln32_30' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 397 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_94 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 397 'read' 'WEIGHTS_addr_read_94' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 398 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_25 = add i10 %mul_ln32_27, i10 %mul_ln32_28" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 398 'add' 'add_ln32_25' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 399 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_26)   --->   "%mul_ln32_30 = mul i10 %sext_ln32_31, i10 %input_1_load_31_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 399 'mul' 'mul_ln32_30' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln32_32 = sext i8 %WEIGHTS_addr_read_94" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 400 'sext' 'sext_ln32_32' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 401 [1/1] (4.37ns)   --->   "%mul_ln32_31 = mul i10 %sext_ln32_32, i10 %input_1_load_32_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 401 'mul' 'mul_ln32_31' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 402 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_95 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 402 'read' 'WEIGHTS_addr_read_95' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 403 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_25 = add i10 %mul_ln32_27, i10 %mul_ln32_28" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 403 'add' 'add_ln32_25' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 404 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_26)   --->   "%mul_ln32_30 = mul i10 %sext_ln32_31, i10 %input_1_load_31_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 404 'mul' 'mul_ln32_30' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln32_33 = sext i8 %WEIGHTS_addr_read_95" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 405 'sext' 'sext_ln32_33' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_36 : Operation 406 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_31)   --->   "%mul_ln32_32 = mul i10 %sext_ln32_33, i10 %input_1_load_33_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 406 'mul' 'mul_ln32_32' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 407 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_96 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 407 'read' 'WEIGHTS_addr_read_96' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 408 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_26 = add i10 %mul_ln32_29, i10 %mul_ln32_30" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 408 'add' 'add_ln32_26' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 409 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_31)   --->   "%mul_ln32_32 = mul i10 %sext_ln32_33, i10 %input_1_load_33_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 409 'mul' 'mul_ln32_32' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln32_34 = sext i8 %WEIGHTS_addr_read_96" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 410 'sext' 'sext_ln32_34' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 411 [1/1] (4.37ns)   --->   "%mul_ln32_33 = mul i10 %sext_ln32_34, i10 %input_1_load_34_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 411 'mul' 'mul_ln32_33' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 412 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_97 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 412 'read' 'WEIGHTS_addr_read_97' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln32_84 = sext i11 %add_ln32_24" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 413 'sext' 'sext_ln32_84' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln32_85 = sext i10 %add_ln32_25" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 414 'sext' 'sext_ln32_85' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 415 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_26 = add i10 %mul_ln32_29, i10 %mul_ln32_30" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 415 'add' 'add_ln32_26' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln32_86 = sext i10 %add_ln32_26" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 416 'sext' 'sext_ln32_86' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 417 [1/1] (2.12ns)   --->   "%add_ln32_27 = add i11 %sext_ln32_86, i11 %sext_ln32_85" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 417 'add' 'add_ln32_27' <Predicate = (!icmp_ln28)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln32_87 = sext i11 %add_ln32_27" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 418 'sext' 'sext_ln32_87' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 419 [1/1] (2.12ns)   --->   "%add_ln32_28 = add i12 %sext_ln32_87, i12 %sext_ln32_84" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 419 'add' 'add_ln32_28' <Predicate = (!icmp_ln28)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 420 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_31)   --->   "%mul_ln32_32 = mul i10 %sext_ln32_33, i10 %input_1_load_33_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 420 'mul' 'mul_ln32_32' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln32_35 = sext i8 %WEIGHTS_addr_read_97" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 421 'sext' 'sext_ln32_35' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 422 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_32)   --->   "%mul_ln32_34 = mul i10 %sext_ln32_35, i10 %input_1_load_35_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 422 'mul' 'mul_ln32_34' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 423 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_98 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 423 'read' 'WEIGHTS_addr_read_98' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln32_78 = sext i11 %add_ln32_17" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 424 'sext' 'sext_ln32_78' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln32_81 = sext i11 %add_ln32_20" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 425 'sext' 'sext_ln32_81' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32_21 = add i12 %sext_ln32_81, i12 %sext_ln32_78" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 426 'add' 'add_ln32_21' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 427 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%add_ln32_29 = add i12 %add_ln32_28, i12 %add_ln32_21" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 427 'add' 'add_ln32_29' <Predicate = (!icmp_ln28)> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 428 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_31 = add i10 %mul_ln32_31, i10 %mul_ln32_32" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 428 'add' 'add_ln32_31' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 429 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_32)   --->   "%mul_ln32_34 = mul i10 %sext_ln32_35, i10 %input_1_load_35_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 429 'mul' 'mul_ln32_34' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln32_36 = sext i8 %WEIGHTS_addr_read_98" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 430 'sext' 'sext_ln32_36' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_39 : Operation 431 [1/1] (4.37ns)   --->   "%mul_ln32_35 = mul i10 %sext_ln32_36, i10 %input_1_load_36_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 431 'mul' 'mul_ln32_35' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 432 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_99 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 432 'read' 'WEIGHTS_addr_read_99' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 433 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_31 = add i10 %mul_ln32_31, i10 %mul_ln32_32" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 433 'add' 'add_ln32_31' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 434 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_32)   --->   "%mul_ln32_34 = mul i10 %sext_ln32_35, i10 %input_1_load_35_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 434 'mul' 'mul_ln32_34' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln32_37 = sext i8 %WEIGHTS_addr_read_99" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 435 'sext' 'sext_ln32_37' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_40 : Operation 436 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_34)   --->   "%mul_ln32_36 = mul i10 %sext_ln32_37, i10 %input_1_load_37_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 436 'mul' 'mul_ln32_36' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 437 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_100 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 437 'read' 'WEIGHTS_addr_read_100' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 438 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_32 = add i10 %mul_ln32_33, i10 %mul_ln32_34" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 438 'add' 'add_ln32_32' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 439 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_34)   --->   "%mul_ln32_36 = mul i10 %sext_ln32_37, i10 %input_1_load_37_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 439 'mul' 'mul_ln32_36' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln32_38 = sext i8 %WEIGHTS_addr_read_100" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 440 'sext' 'sext_ln32_38' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_41 : Operation 441 [1/1] (4.37ns)   --->   "%mul_ln32_37 = mul i10 %sext_ln32_38, i10 %input_1_load_38_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 441 'mul' 'mul_ln32_37' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 442 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_101 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 442 'read' 'WEIGHTS_addr_read_101' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln32_88 = sext i10 %add_ln32_31" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 443 'sext' 'sext_ln32_88' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_41 : Operation 444 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_32 = add i10 %mul_ln32_33, i10 %mul_ln32_34" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 444 'add' 'add_ln32_32' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln32_89 = sext i10 %add_ln32_32" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 445 'sext' 'sext_ln32_89' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_41 : Operation 446 [1/1] (2.12ns)   --->   "%add_ln32_33 = add i11 %sext_ln32_89, i11 %sext_ln32_88" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 446 'add' 'add_ln32_33' <Predicate = (!icmp_ln28)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 447 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_34)   --->   "%mul_ln32_36 = mul i10 %sext_ln32_37, i10 %input_1_load_37_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 447 'mul' 'mul_ln32_36' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln32_39 = sext i8 %WEIGHTS_addr_read_101" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 448 'sext' 'sext_ln32_39' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_42 : Operation 449 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_35)   --->   "%mul_ln32_38 = mul i10 %sext_ln32_39, i10 %input_1_load_39_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 449 'mul' 'mul_ln32_38' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 450 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_102 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 450 'read' 'WEIGHTS_addr_read_102' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 451 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_34 = add i10 %mul_ln32_35, i10 %mul_ln32_36" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 451 'add' 'add_ln32_34' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 452 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_35)   --->   "%mul_ln32_38 = mul i10 %sext_ln32_39, i10 %input_1_load_39_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 452 'mul' 'mul_ln32_38' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln32_40 = sext i8 %WEIGHTS_addr_read_102" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 453 'sext' 'sext_ln32_40' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_43 : Operation 454 [1/1] (4.37ns)   --->   "%mul_ln32_39 = mul i10 %sext_ln32_40, i10 %input_1_load_40_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 454 'mul' 'mul_ln32_39' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 455 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_103 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 455 'read' 'WEIGHTS_addr_read_103' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 456 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_34 = add i10 %mul_ln32_35, i10 %mul_ln32_36" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 456 'add' 'add_ln32_34' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 457 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_35)   --->   "%mul_ln32_38 = mul i10 %sext_ln32_39, i10 %input_1_load_39_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 457 'mul' 'mul_ln32_38' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln32_41 = sext i8 %WEIGHTS_addr_read_103" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 458 'sext' 'sext_ln32_41' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_44 : Operation 459 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_38)   --->   "%mul_ln32_40 = mul i10 %sext_ln32_41, i10 %input_1_load_41_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 459 'mul' 'mul_ln32_40' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 460 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_104 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 460 'read' 'WEIGHTS_addr_read_104' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 461 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_35 = add i10 %mul_ln32_37, i10 %mul_ln32_38" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 461 'add' 'add_ln32_35' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 462 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_38)   --->   "%mul_ln32_40 = mul i10 %sext_ln32_41, i10 %input_1_load_41_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 462 'mul' 'mul_ln32_40' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln32_42 = sext i8 %WEIGHTS_addr_read_104" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 463 'sext' 'sext_ln32_42' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_45 : Operation 464 [1/1] (4.37ns)   --->   "%mul_ln32_41 = mul i10 %sext_ln32_42, i10 %input_1_load_42_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 464 'mul' 'mul_ln32_41' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 465 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_105 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 465 'read' 'WEIGHTS_addr_read_105' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln32_90 = sext i11 %add_ln32_33" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 466 'sext' 'sext_ln32_90' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_45 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln32_91 = sext i10 %add_ln32_34" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 467 'sext' 'sext_ln32_91' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_45 : Operation 468 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_35 = add i10 %mul_ln32_37, i10 %mul_ln32_38" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 468 'add' 'add_ln32_35' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln32_92 = sext i10 %add_ln32_35" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 469 'sext' 'sext_ln32_92' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_45 : Operation 470 [1/1] (2.12ns)   --->   "%add_ln32_36 = add i11 %sext_ln32_92, i11 %sext_ln32_91" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 470 'add' 'add_ln32_36' <Predicate = (!icmp_ln28)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln32_93 = sext i11 %add_ln32_36" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 471 'sext' 'sext_ln32_93' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_45 : Operation 472 [1/1] (2.12ns)   --->   "%add_ln32_37 = add i12 %sext_ln32_93, i12 %sext_ln32_90" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 472 'add' 'add_ln32_37' <Predicate = (!icmp_ln28)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 473 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_38)   --->   "%mul_ln32_40 = mul i10 %sext_ln32_41, i10 %input_1_load_41_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 473 'mul' 'mul_ln32_40' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln32_43 = sext i8 %WEIGHTS_addr_read_105" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 474 'sext' 'sext_ln32_43' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_46 : Operation 475 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_39)   --->   "%mul_ln32_42 = mul i10 %sext_ln32_43, i10 %input_1_load_43_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 475 'mul' 'mul_ln32_42' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 476 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_106 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 476 'read' 'WEIGHTS_addr_read_106' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 477 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_38 = add i10 %mul_ln32_39, i10 %mul_ln32_40" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 477 'add' 'add_ln32_38' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 478 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_39)   --->   "%mul_ln32_42 = mul i10 %sext_ln32_43, i10 %input_1_load_43_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 478 'mul' 'mul_ln32_42' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln32_44 = sext i8 %WEIGHTS_addr_read_106" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 479 'sext' 'sext_ln32_44' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_47 : Operation 480 [1/1] (4.37ns)   --->   "%mul_ln32_43 = mul i10 %sext_ln32_44, i10 %input_1_load_44_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 480 'mul' 'mul_ln32_43' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 481 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_107 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 481 'read' 'WEIGHTS_addr_read_107' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 482 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_38 = add i10 %mul_ln32_39, i10 %mul_ln32_40" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 482 'add' 'add_ln32_38' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 483 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_39)   --->   "%mul_ln32_42 = mul i10 %sext_ln32_43, i10 %input_1_load_43_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 483 'mul' 'mul_ln32_42' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln32_45 = sext i8 %WEIGHTS_addr_read_107" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 484 'sext' 'sext_ln32_45' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_48 : Operation 485 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_41)   --->   "%mul_ln32_44 = mul i10 %sext_ln32_45, i10 %input_1_load_45_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 485 'mul' 'mul_ln32_44' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 486 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_108 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 486 'read' 'WEIGHTS_addr_read_108' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 487 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_39 = add i10 %mul_ln32_41, i10 %mul_ln32_42" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 487 'add' 'add_ln32_39' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 488 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_41)   --->   "%mul_ln32_44 = mul i10 %sext_ln32_45, i10 %input_1_load_45_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 488 'mul' 'mul_ln32_44' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln32_46 = sext i8 %WEIGHTS_addr_read_108" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 489 'sext' 'sext_ln32_46' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_49 : Operation 490 [1/1] (4.37ns)   --->   "%mul_ln32_45 = mul i10 %sext_ln32_46, i10 %input_1_load_46_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 490 'mul' 'mul_ln32_45' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 491 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_109 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 491 'read' 'WEIGHTS_addr_read_109' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln32_94 = sext i10 %add_ln32_38" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 492 'sext' 'sext_ln32_94' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_49 : Operation 493 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_39 = add i10 %mul_ln32_41, i10 %mul_ln32_42" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 493 'add' 'add_ln32_39' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln32_95 = sext i10 %add_ln32_39" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 494 'sext' 'sext_ln32_95' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_49 : Operation 495 [1/1] (2.12ns)   --->   "%add_ln32_40 = add i11 %sext_ln32_95, i11 %sext_ln32_94" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 495 'add' 'add_ln32_40' <Predicate = (!icmp_ln28)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 496 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_41)   --->   "%mul_ln32_44 = mul i10 %sext_ln32_45, i10 %input_1_load_45_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 496 'mul' 'mul_ln32_44' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln32_47 = sext i8 %WEIGHTS_addr_read_109" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 497 'sext' 'sext_ln32_47' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_50 : Operation 498 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_42)   --->   "%mul_ln32_46 = mul i10 %sext_ln32_47, i10 %input_1_load_47_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 498 'mul' 'mul_ln32_46' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 499 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_110 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 499 'read' 'WEIGHTS_addr_read_110' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 500 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_41 = add i10 %mul_ln32_43, i10 %mul_ln32_44" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 500 'add' 'add_ln32_41' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 501 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_42)   --->   "%mul_ln32_46 = mul i10 %sext_ln32_47, i10 %input_1_load_47_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 501 'mul' 'mul_ln32_46' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln32_48 = sext i8 %WEIGHTS_addr_read_110" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 502 'sext' 'sext_ln32_48' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_51 : Operation 503 [1/1] (4.37ns)   --->   "%mul_ln32_47 = mul i10 %sext_ln32_48, i10 %input_1_load_48_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 503 'mul' 'mul_ln32_47' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 504 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_111 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 504 'read' 'WEIGHTS_addr_read_111' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 505 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_41 = add i10 %mul_ln32_43, i10 %mul_ln32_44" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 505 'add' 'add_ln32_41' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 506 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_42)   --->   "%mul_ln32_46 = mul i10 %sext_ln32_47, i10 %input_1_load_47_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 506 'mul' 'mul_ln32_46' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln32_49 = sext i8 %WEIGHTS_addr_read_111" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 507 'sext' 'sext_ln32_49' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_52 : Operation 508 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_46)   --->   "%mul_ln32_48 = mul i10 %sext_ln32_49, i10 %input_1_load_49_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 508 'mul' 'mul_ln32_48' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 509 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_112 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 509 'read' 'WEIGHTS_addr_read_112' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 510 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_42 = add i10 %mul_ln32_45, i10 %mul_ln32_46" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 510 'add' 'add_ln32_42' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 511 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_46)   --->   "%mul_ln32_48 = mul i10 %sext_ln32_49, i10 %input_1_load_49_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 511 'mul' 'mul_ln32_48' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln32_50 = sext i8 %WEIGHTS_addr_read_112" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 512 'sext' 'sext_ln32_50' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_53 : Operation 513 [1/1] (4.37ns)   --->   "%mul_ln32_49 = mul i10 %sext_ln32_50, i10 %input_1_load_50_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 513 'mul' 'mul_ln32_49' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 514 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_113 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 514 'read' 'WEIGHTS_addr_read_113' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln32_96 = sext i11 %add_ln32_40" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 515 'sext' 'sext_ln32_96' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_53 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln32_97 = sext i10 %add_ln32_41" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 516 'sext' 'sext_ln32_97' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_53 : Operation 517 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_42 = add i10 %mul_ln32_45, i10 %mul_ln32_46" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 517 'add' 'add_ln32_42' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln32_98 = sext i10 %add_ln32_42" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 518 'sext' 'sext_ln32_98' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_53 : Operation 519 [1/1] (2.12ns)   --->   "%add_ln32_43 = add i11 %sext_ln32_98, i11 %sext_ln32_97" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 519 'add' 'add_ln32_43' <Predicate = (!icmp_ln28)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln32_99 = sext i11 %add_ln32_43" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 520 'sext' 'sext_ln32_99' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_53 : Operation 521 [1/1] (2.12ns)   --->   "%add_ln32_44 = add i12 %sext_ln32_99, i12 %sext_ln32_96" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 521 'add' 'add_ln32_44' <Predicate = (!icmp_ln28)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 522 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_46)   --->   "%mul_ln32_48 = mul i10 %sext_ln32_49, i10 %input_1_load_49_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 522 'mul' 'mul_ln32_48' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln32_51 = sext i8 %WEIGHTS_addr_read_113" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 523 'sext' 'sext_ln32_51' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_54 : Operation 524 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_47)   --->   "%mul_ln32_50 = mul i10 %sext_ln32_51, i10 %input_1_load_51_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 524 'mul' 'mul_ln32_50' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 525 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_114 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 525 'read' 'WEIGHTS_addr_read_114' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 526 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_46 = add i10 %mul_ln32_47, i10 %mul_ln32_48" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 526 'add' 'add_ln32_46' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 527 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_47)   --->   "%mul_ln32_50 = mul i10 %sext_ln32_51, i10 %input_1_load_51_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 527 'mul' 'mul_ln32_50' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln32_52 = sext i8 %WEIGHTS_addr_read_114" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 528 'sext' 'sext_ln32_52' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_55 : Operation 529 [1/1] (4.37ns)   --->   "%mul_ln32_51 = mul i10 %sext_ln32_52, i10 %input_1_load_52_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 529 'mul' 'mul_ln32_51' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 530 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_115 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 530 'read' 'WEIGHTS_addr_read_115' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 531 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_46 = add i10 %mul_ln32_47, i10 %mul_ln32_48" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 531 'add' 'add_ln32_46' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 532 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_47)   --->   "%mul_ln32_50 = mul i10 %sext_ln32_51, i10 %input_1_load_51_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 532 'mul' 'mul_ln32_50' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln32_53 = sext i8 %WEIGHTS_addr_read_115" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 533 'sext' 'sext_ln32_53' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_56 : Operation 534 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_49)   --->   "%mul_ln32_52 = mul i10 %sext_ln32_53, i10 %input_1_load_53_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 534 'mul' 'mul_ln32_52' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 535 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_116 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 535 'read' 'WEIGHTS_addr_read_116' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 536 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_47 = add i10 %mul_ln32_49, i10 %mul_ln32_50" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 536 'add' 'add_ln32_47' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 537 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_49)   --->   "%mul_ln32_52 = mul i10 %sext_ln32_53, i10 %input_1_load_53_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 537 'mul' 'mul_ln32_52' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln32_54 = sext i8 %WEIGHTS_addr_read_116" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 538 'sext' 'sext_ln32_54' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_57 : Operation 539 [1/1] (4.37ns)   --->   "%mul_ln32_53 = mul i10 %sext_ln32_54, i10 %input_1_load_54_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 539 'mul' 'mul_ln32_53' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 540 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_117 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 540 'read' 'WEIGHTS_addr_read_117' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln32_100 = sext i10 %add_ln32_46" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 541 'sext' 'sext_ln32_100' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_57 : Operation 542 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_47 = add i10 %mul_ln32_49, i10 %mul_ln32_50" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 542 'add' 'add_ln32_47' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln32_101 = sext i10 %add_ln32_47" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 543 'sext' 'sext_ln32_101' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_57 : Operation 544 [1/1] (2.12ns)   --->   "%add_ln32_48 = add i11 %sext_ln32_101, i11 %sext_ln32_100" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 544 'add' 'add_ln32_48' <Predicate = (!icmp_ln28)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 545 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_49)   --->   "%mul_ln32_52 = mul i10 %sext_ln32_53, i10 %input_1_load_53_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 545 'mul' 'mul_ln32_52' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln32_55 = sext i8 %WEIGHTS_addr_read_117" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 546 'sext' 'sext_ln32_55' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_58 : Operation 547 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_50)   --->   "%mul_ln32_54 = mul i10 %sext_ln32_55, i10 %input_1_load_55_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 547 'mul' 'mul_ln32_54' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 548 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_118 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 548 'read' 'WEIGHTS_addr_read_118' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 549 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_49 = add i10 %mul_ln32_51, i10 %mul_ln32_52" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 549 'add' 'add_ln32_49' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 550 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_50)   --->   "%mul_ln32_54 = mul i10 %sext_ln32_55, i10 %input_1_load_55_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 550 'mul' 'mul_ln32_54' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln32_56 = sext i8 %WEIGHTS_addr_read_118" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 551 'sext' 'sext_ln32_56' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_59 : Operation 552 [1/1] (4.37ns)   --->   "%mul_ln32_55 = mul i10 %sext_ln32_56, i10 %input_1_load_56_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 552 'mul' 'mul_ln32_55' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 553 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_119 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 553 'read' 'WEIGHTS_addr_read_119' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 554 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_49 = add i10 %mul_ln32_51, i10 %mul_ln32_52" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 554 'add' 'add_ln32_49' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 555 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_50)   --->   "%mul_ln32_54 = mul i10 %sext_ln32_55, i10 %input_1_load_55_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 555 'mul' 'mul_ln32_54' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln32_57 = sext i8 %WEIGHTS_addr_read_119" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 556 'sext' 'sext_ln32_57' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_60 : Operation 557 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_53)   --->   "%mul_ln32_56 = mul i10 %sext_ln32_57, i10 %input_1_load_57_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 557 'mul' 'mul_ln32_56' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 558 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_120 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 558 'read' 'WEIGHTS_addr_read_120' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 559 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_50 = add i10 %mul_ln32_53, i10 %mul_ln32_54" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 559 'add' 'add_ln32_50' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 560 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_53)   --->   "%mul_ln32_56 = mul i10 %sext_ln32_57, i10 %input_1_load_57_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 560 'mul' 'mul_ln32_56' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln32_58 = sext i8 %WEIGHTS_addr_read_120" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 561 'sext' 'sext_ln32_58' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_61 : Operation 562 [1/1] (4.37ns)   --->   "%mul_ln32_57 = mul i10 %sext_ln32_58, i10 %input_1_load_58_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 562 'mul' 'mul_ln32_57' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 563 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_121 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 563 'read' 'WEIGHTS_addr_read_121' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln32_103 = sext i10 %add_ln32_49" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 564 'sext' 'sext_ln32_103' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_61 : Operation 565 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_50 = add i10 %mul_ln32_53, i10 %mul_ln32_54" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 565 'add' 'add_ln32_50' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln32_104 = sext i10 %add_ln32_50" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 566 'sext' 'sext_ln32_104' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_61 : Operation 567 [1/1] (2.12ns)   --->   "%add_ln32_51 = add i11 %sext_ln32_104, i11 %sext_ln32_103" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 567 'add' 'add_ln32_51' <Predicate = (!icmp_ln28)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 568 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_53)   --->   "%mul_ln32_56 = mul i10 %sext_ln32_57, i10 %input_1_load_57_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 568 'mul' 'mul_ln32_56' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln32_59 = sext i8 %WEIGHTS_addr_read_121" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 569 'sext' 'sext_ln32_59' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_62 : Operation 570 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_54)   --->   "%mul_ln32_58 = mul i10 %sext_ln32_59, i10 %input_1_load_59_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 570 'mul' 'mul_ln32_58' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 571 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_122 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 571 'read' 'WEIGHTS_addr_read_122' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 572 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_53 = add i10 %mul_ln32_55, i10 %mul_ln32_56" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 572 'add' 'add_ln32_53' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 573 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_54)   --->   "%mul_ln32_58 = mul i10 %sext_ln32_59, i10 %input_1_load_59_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 573 'mul' 'mul_ln32_58' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln32_60 = sext i8 %WEIGHTS_addr_read_122" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 574 'sext' 'sext_ln32_60' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_63 : Operation 575 [1/1] (4.37ns)   --->   "%mul_ln32_59 = mul i10 %sext_ln32_60, i10 %input_1_load_60_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 575 'mul' 'mul_ln32_59' <Predicate = (!icmp_ln28)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 576 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_123 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 576 'read' 'WEIGHTS_addr_read_123' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 577 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_53 = add i10 %mul_ln32_55, i10 %mul_ln32_56" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 577 'add' 'add_ln32_53' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 578 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_54)   --->   "%mul_ln32_58 = mul i10 %sext_ln32_59, i10 %input_1_load_59_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 578 'mul' 'mul_ln32_58' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln32_61 = sext i8 %WEIGHTS_addr_read_123" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 579 'sext' 'sext_ln32_61' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_64 : Operation 580 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_56)   --->   "%mul_ln32_60 = mul i10 %sext_ln32_61, i10 %input_1_load_61_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 580 'mul' 'mul_ln32_60' <Predicate = (!icmp_ln28)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 581 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_124 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 581 'read' 'WEIGHTS_addr_read_124' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 582 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_54 = add i10 %mul_ln32_57, i10 %mul_ln32_58" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 582 'add' 'add_ln32_54' <Predicate = (!icmp_ln28)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 583 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_56)   --->   "%mul_ln32_60 = mul i10 %sext_ln32_61, i10 %input_1_load_61_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 583 'mul' 'mul_ln32_60' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln32_62 = sext i8 %WEIGHTS_addr_read_124" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 584 'sext' 'sext_ln32_62' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 585 [1/1] (4.37ns)   --->   "%mul_ln32_61 = mul i10 %sext_ln32_62, i10 %input_1_load_62_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 585 'mul' 'mul_ln32_61' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 586 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_125 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 586 'read' 'WEIGHTS_addr_read_125' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln32_106 = sext i10 %add_ln32_53" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 587 'sext' 'sext_ln32_106' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 588 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_54 = add i10 %mul_ln32_57, i10 %mul_ln32_58" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 588 'add' 'add_ln32_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln32_107 = sext i10 %add_ln32_54" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 589 'sext' 'sext_ln32_107' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 590 [1/1] (2.12ns)   --->   "%add_ln32_55 = add i11 %sext_ln32_107, i11 %sext_ln32_106" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 590 'add' 'add_ln32_55' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.10>
ST_66 : Operation 591 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_56)   --->   "%mul_ln32_60 = mul i10 %sext_ln32_61, i10 %input_1_load_61_cast_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 591 'mul' 'mul_ln32_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln32_63 = sext i8 %WEIGHTS_addr_read_125" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 592 'sext' 'sext_ln32_63' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 593 [3/3] (1.45ns) (grouped into DSP with root node add_ln32_57)   --->   "%mul_ln32_62 = mul i10 %sext_ln32_63, i10 %sext_ln28_2_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 593 'mul' 'mul_ln32_62' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 594 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_56 = add i10 %mul_ln32_59, i10 %mul_ln32_60" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 594 'add' 'add_ln32_56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 67 <SV = 66> <Delay = 2.10>
ST_67 : Operation 595 [2/3] (1.45ns) (grouped into DSP with root node add_ln32_57)   --->   "%mul_ln32_62 = mul i10 %sext_ln32_63, i10 %sext_ln28_2_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 595 'mul' 'mul_ln32_62' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 596 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_56 = add i10 %mul_ln32_59, i10 %mul_ln32_60" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 596 'add' 'add_ln32_56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 68 <SV = 67> <Delay = 2.10>
ST_68 : Operation 597 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_57)   --->   "%mul_ln32_62 = mul i10 %sext_ln32_63, i10 %sext_ln28_2_cast" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 597 'mul' 'mul_ln32_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 598 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_57 = add i10 %mul_ln32_61, i10 %mul_ln32_62" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 598 'add' 'add_ln32_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 69 <SV = 68> <Delay = 6.34>
ST_69 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln32_108 = sext i11 %add_ln32_55" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 599 'sext' 'sext_ln32_108' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln32_109 = sext i10 %add_ln32_56" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 600 'sext' 'sext_ln32_109' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 601 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_57 = add i10 %mul_ln32_61, i10 %mul_ln32_62" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 601 'add' 'add_ln32_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln32_110 = sext i10 %add_ln32_57" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 602 'sext' 'sext_ln32_110' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 603 [1/1] (2.12ns)   --->   "%add_ln32_58 = add i11 %sext_ln32_110, i11 %sext_ln32_109" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 603 'add' 'add_ln32_58' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln32_111 = sext i11 %add_ln32_58" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 604 'sext' 'sext_ln32_111' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 605 [1/1] (2.12ns)   --->   "%add_ln32_59 = add i12 %sext_ln32_111, i12 %sext_ln32_108" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 605 'add' 'add_ln32_59' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.85>
ST_70 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln32_102 = sext i11 %add_ln32_48" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 606 'sext' 'sext_ln32_102' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln32_105 = sext i11 %add_ln32_51" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 607 'sext' 'sext_ln32_105' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32_52 = add i12 %sext_ln32_105, i12 %sext_ln32_102" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 608 'add' 'add_ln32_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 609 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%add_ln32_60 = add i12 %add_ln32_59, i12 %add_ln32_52" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 609 'add' 'add_ln32_60' <Predicate = true> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 71 <SV = 70> <Delay = 3.85>
ST_71 : Operation 610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32_45 = add i12 %add_ln32_44, i12 %add_ln32_37" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 610 'add' 'add_ln32_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 611 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%add_ln32_61 = add i12 %add_ln32_60, i12 %add_ln32_45" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 611 'add' 'add_ln32_61' <Predicate = true> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 71> <Delay = 7.00>
ST_72 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i6 %j" [../src/forward_fw.cpp:28->../src/forward_fw.cpp:132]   --->   Operation 612 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 613 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../src/forward_fw.cpp:28->../src/forward_fw.cpp:132]   --->   Operation 613 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 614 [1/1] (0.00ns)   --->   "%speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [../src/forward_fw.cpp:28->../src/forward_fw.cpp:132]   --->   Operation 614 'speclooptripcount' 'speclooptripcount_ln28' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 615 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../src/forward_fw.cpp:28->../src/forward_fw.cpp:132]   --->   Operation 615 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 616 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32_30 = add i12 %add_ln32_29, i12 %add_ln32_14" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 616 'add' 'add_ln32_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 617 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%add_ln32_62 = add i12 %add_ln32_61, i12 %add_ln32_30" [../src/forward_fw.cpp:32->../src/forward_fw.cpp:132]   --->   Operation 617 'add' 'add_ln32_62' <Predicate = true> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 618 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln32_62, i32 11" [../src/forward_fw.cpp:7->../src/forward_fw.cpp:35->../src/forward_fw.cpp:132]   --->   Operation 618 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 619 [1/1] (0.99ns)   --->   "%select_ln7 = select i1 %tmp, i2 3, i2 1" [../src/forward_fw.cpp:7->../src/forward_fw.cpp:35->../src/forward_fw.cpp:132]   --->   Operation 619 'select' 'select_ln7' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 620 [1/1] (0.00ns)   --->   "%hidden_neg_addr = getelementptr i2 %hidden_neg, i64 0, i64 %zext_ln28" [../src/forward_fw.cpp:35->../src/forward_fw.cpp:132]   --->   Operation 620 'getelementptr' 'hidden_neg_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 621 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln35 = store i2 %select_ln7, i5 %hidden_neg_addr" [../src/forward_fw.cpp:35->../src/forward_fw.cpp:132]   --->   Operation 621 'store' 'store_ln35' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 32> <RAM>
ST_72 : Operation 622 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.body.i106" [../src/forward_fw.cpp:28->../src/forward_fw.cpp:132]   --->   Operation 622 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.166ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln28', ../src/forward_fw.cpp:28->../src/forward_fw.cpp:132) of constant 0 on local variable 'j', ../src/forward_fw.cpp:28->../src/forward_fw.cpp:132 [199]  (1.610 ns)
	'load' operation 6 bit ('j', ../src/forward_fw.cpp:28->../src/forward_fw.cpp:132) on local variable 'j', ../src/forward_fw.cpp:28->../src/forward_fw.cpp:132 [202]  (0.000 ns)
	'add' operation 6 bit ('add_ln28', ../src/forward_fw.cpp:28->../src/forward_fw.cpp:132) [205]  (1.946 ns)
	'store' operation 0 bit ('store_ln28', ../src/forward_fw.cpp:28->../src/forward_fw.cpp:132) of variable 'add_ln28', ../src/forward_fw.cpp:28->../src/forward_fw.cpp:132 on local variable 'j', ../src/forward_fw.cpp:28->../src/forward_fw.cpp:132 [520]  (1.610 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [213]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_63', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [216]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_64', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [219]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_65', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [222]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_66', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [225]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_67', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [228]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_68', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [231]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_69', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [234]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_70', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [237]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_71', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [240]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_72', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [243]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_73', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [246]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_74', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [249]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_75', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [252]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_76', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [255]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_77', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [258]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_78', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [261]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_79', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [264]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_80', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [267]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_81', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [270]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_82', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [273]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_83', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [276]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_84', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [279]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_85', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [282]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_86', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [285]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_87', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [288]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_88', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [291]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_89', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [294]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_90', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [297]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_91', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [300]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_92', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [303]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_93', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [306]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_94', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [309]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_95', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [312]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_96', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [315]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_97', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [318]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_98', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [321]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_99', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [324]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_100', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [327]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_101', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [330]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_102', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [333]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_103', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [336]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_104', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [339]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_105', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [342]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_106', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [345]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_107', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [348]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_108', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [351]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_109', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [354]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_110', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [357]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_111', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [360]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_112', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [363]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_113', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [366]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_114', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [369]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_115', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [372]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_116', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [375]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_117', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [378]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_118', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [381]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_119', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [384]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_120', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [387]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_121', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [390]  (7.300 ns)

 <State 62>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_122', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [393]  (7.300 ns)

 <State 63>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_123', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [396]  (7.300 ns)

 <State 64>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_124', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [399]  (7.300 ns)

 <State 65>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_125', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [402]  (7.300 ns)

 <State 66>: 2.100ns
The critical path consists of the following:
	'mul' operation 10 bit of DSP[506] ('mul_ln32_60', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [398]  (0.000 ns)
	'add' operation 10 bit of DSP[506] ('add_ln32_56', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [506]  (2.100 ns)

 <State 67>: 2.100ns
The critical path consists of the following:
	'add' operation 10 bit of DSP[506] ('add_ln32_56', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [506]  (2.100 ns)

 <State 68>: 2.100ns
The critical path consists of the following:
	'mul' operation 10 bit of DSP[508] ('mul_ln32_62', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [404]  (0.000 ns)
	'add' operation 10 bit of DSP[508] ('add_ln32_57', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [508]  (2.100 ns)

 <State 69>: 6.349ns
The critical path consists of the following:
	'add' operation 10 bit of DSP[508] ('add_ln32_57', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [508]  (2.100 ns)
	'add' operation 11 bit ('add_ln32_58', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [510]  (2.123 ns)
	'add' operation 12 bit ('add_ln32_59', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [512]  (2.127 ns)

 <State 70>: 3.857ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln32_52', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [499]  (0.000 ns)
	'add' operation 12 bit ('add_ln32_60', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [513]  (3.857 ns)

 <State 71>: 3.857ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln32_45', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [486]  (0.000 ns)
	'add' operation 12 bit ('add_ln32_61', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [514]  (3.857 ns)

 <State 72>: 7.003ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln32_30', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [459]  (0.000 ns)
	'add' operation 12 bit ('add_ln32_62', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) [515]  (3.857 ns)
	'select' operation 2 bit ('select_ln7', ../src/forward_fw.cpp:7->../src/forward_fw.cpp:35->../src/forward_fw.cpp:132) [517]  (0.993 ns)
	'store' operation 0 bit ('store_ln35', ../src/forward_fw.cpp:35->../src/forward_fw.cpp:132) of variable 'select_ln7', ../src/forward_fw.cpp:7->../src/forward_fw.cpp:35->../src/forward_fw.cpp:132 on array 'hidden_neg' [519]  (2.152 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
