<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/sam34/chip/sam_dmac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_eced7ed22824575f91183b3f6b869c90.html">sam34</a></li><li class="navelem"><a class="el" href="dir_bb484e36f8ed59c30e09a1b8bda50f4e.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sam_dmac.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/sam34/chip/sam_dmac.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * DMA Controller (DMAC) definitions for the SAM3U, SAM3X, SAM3A, and SAM4E</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Copyright (C) 2009-2010, 2013-2014 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_SAM34_CHIP_SAM_DMAC_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_SAM34_CHIP_SAM_DMAC_H</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;chip.h&quot;</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;chip/sam_memorymap.h&quot;</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/* DMAC register offsets ****************************************************************/</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/* Global Registers */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define SAM_DMAC_GCFG_OFFSET           0x0000 </span><span class="comment">/* DMAC Global Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_EN_OFFSET             0x0004 </span><span class="comment">/* DMAC Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_SREQ_OFFSET           0x0008 </span><span class="comment">/* DMAC Software Single Request Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CREQ_OFFSET           0x000c </span><span class="comment">/* DMAC Software Chunk Transfer Request Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_LAST_OFFSET           0x0010 </span><span class="comment">/* DMAC Software Last Transfer Flag Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span>                                              <span class="comment">/* 0x014: Reserved */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define SAM_DMAC_EBCIER_OFFSET         0x0018 </span><span class="comment">/* DMAC Error Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_EBCIDR_OFFSET         0x001C </span><span class="comment">/* DMAC Error Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_EBCIMR_OFFSET         0x0020 </span><span class="comment">/* DMAC Error Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_EBCISR_OFFSET         0x0024 </span><span class="comment">/* DMAC Error Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CHER_OFFSET           0x0028 </span><span class="comment">/* DMAC Channel Handler Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CHDR_OFFSET           0x002c </span><span class="comment">/* DMAC Channel Handler Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CHSR_OFFSET           0x0030 </span><span class="comment">/* DMAC Channel Handler Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span>                                              <span class="comment">/* 0x034-0x38: Reserved */</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* DMA channel registers */</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define SAM_DMACHAN_OFFSET(n)          (0x003c+((n)*0x28))</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN0_OFFSET            0x003c </span><span class="comment">/* 0x003c-0x0060: Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN1_OFFSET            0x0064 </span><span class="comment">/* 0x0064-0x0088: Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN2_OFFSET            0x008c </span><span class="comment">/* 0x008c-0x00b0: Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN3_OFFSET            0x00b4 </span><span class="comment">/* 0x00b4-0x00d8: Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN4_OFFSET            0x00dc </span><span class="comment">/* 0x00dc-0x0103: Channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN5_OFFSET            0x0104 </span><span class="comment">/* 0x0104-0x0128: Channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define SAM_DMACHAN_SADDR_OFFSET       0x0000 </span><span class="comment">/* DMAC Channel Source Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN_DADDR_OFFSET       0x0004 </span><span class="comment">/* DMAC Channel Destination Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN_DSCR_OFFSET        0x0008 </span><span class="comment">/* DMAC Channel Descriptor Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN_CTRLA_OFFSET       0x000c </span><span class="comment">/* DMAC Channel Control A Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN_CTRLB_OFFSET       0x0010 </span><span class="comment">/* DMAC Channel Control B Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN_CFG_OFFSET         0x0014 </span><span class="comment">/* DMAC Channel Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x18-0x24: Reserved */</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* More Global Registers */</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#if defined(CONFIG_ARCH_CHIP_SAM4E)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_DMAC_WPMR_OFFSET         0x01e4 </span><span class="comment">/* DMAC Write Protect Mode Register  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_DMAC_WPSR_OFFSET         0x01e8 </span><span class="comment">/* DMAC Write Protect Status Register DMAC_WPSR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* DMAC register addresses **************************************************************/</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* Global Registers */</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define SAM_DMAC_GCFG                  (SAM_DMAC_BASE+SAM_DMAC_GCFG_OFFSET)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_EN                    (SAM_DMAC_BASE+SAM_DMAC_EN_OFFSET)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_SREQ                  (SAM_DMAC_BASE+SAM_DMAC_SREQ_OFFSET)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CREQ                  (SAM_DMAC_BASE+SAM_DMAC_CREQ_OFFSET)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_LAST                  (SAM_DMAC_BASE+SAM_DMAC_LAST_OFFSET)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_EBCIER                (SAM_DMAC_BASE+SAM_DMAC_EBCIER_OFFSET)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_EBCIDR                (SAM_DMAC_BASE+SAM_DMAC_EBCIDR_OFFSET)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_EBCIMR                (SAM_DMAC_BASE+SAM_DMAC_EBCIMR_OFFSET)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_EBCISR                (SAM_DMAC_BASE+SAM_DMAC_EBCISR_OFFSET)</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CHER                  (SAM_DMAC_BASE+SAM_DMAC_CHER_OFFSET)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CHDR                  (SAM_DMAC_BASE+SAM_DMAC_CHDR_OFFSET)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CHSR                  (SAM_DMAC_BASE+SAM_DMAC_CHSR_OFFSET)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* DMA channel registers */</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define SAM_DMACHAN_BASE(n)            (SAM_DMAC_BASE+SAM_DMACHAN_OFFSET(n))</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN0_BASE              (SAM_DMAC_BASE+SAM_DMACHAN0_OFFSET)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN1_BASE              (SAM_DMAC_BASE+SAM_DMACHAN1_OFFSET)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN2_BASE              (SAM_DMAC_BASE+SAM_DMACHAN2_OFFSET)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN3_BASE              (SAM_DMAC_BASE+SAM_DMACHAN3_OFFSET)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN4_BASE              (SAM_DMAC_BASE+SAM_DMACHAN4_OFFSET)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN5_BASE              (SAM_DMAC_BASE+SAM_DMACHAN5_OFFSET)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define SAM_DMACHAN_SADDR(n)           (SAM_DMACHAN_BASE(n)+SAM_DMACHAN_SADDR_OFFSET)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN_DADDR(n)           (SAM_DMACHAN_BASE(n)+SAM_DMACHAN_DADDR_OFFSET)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN_DSCR(n)            (SAM_DMACHAN_BASE(n)+SAM_DMACHAN_DSCR_OFFSET)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN_CTRLA(n)           (SAM_DMACHAN_BASE(n)+SAM_DMACHAN_CTRLA_OFFSET)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN_CTRLB(n)           (SAM_DMACHAN_BASE(n)+SAM_DMACHAN_CTRLB_OFFSET)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN_CFG(n)             (SAM_DMACHAN_BASE(n)+SAM_DMACHAN_CFG_OFFSET)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define SAM_DMACHAN0_SADDR             (SAM_DMACHAN0_BASE+SAM_DMACHAN_SADDR_OFFSET)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN0_DADDR             (SAM_DMACHAN0_BASE+SAM_DMACHAN_DADDR_OFFSET)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN0_DSCR              (SAM_DMACHAN0_BASE+SAM_DMACHAN_DSCR_OFFSET)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN0_CTRLA             (SAM_DMACHAN0_BASE+SAM_DMACHAN_CTRLA_OFFSET)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN0_CTRLB             (SAM_DMACHAN0_BASE+SAM_DMACHAN_CTRLB_OFFSET)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN0_CFG               (SAM_DMACHAN0_BASE+SAM_DMACHAN_CFG_OFFSET)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define SAM_DMACHAN1_SADDR             (SAM_DMACHAN1_BASE+SAM_DMACHAN_SADDR_OFFSET)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN1_DADDR             (SAM_DMACHAN1_BASE+SAM_DMACHAN_DADDR_OFFSET)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN1_DSCR              (SAM_DMACHAN1_BASE+SAM_DMACHAN_DSCR_OFFSET)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN1_CTRLA             (SAM_DMACHAN1_BASE+SAM_DMACHAN_CTRLA_OFFSET)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN1_CTRLB             (SAM_DMACHAN1_BASE+SAM_DMACHAN_CTRLB_OFFSET)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN1_CFG               (SAM_DMACHAN1_BASE+SAM_DMACHAN_CFG_OFFSET)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define SAM_DMACHAN2_SADDR             (SAM_DMACHAN2_BASE+SAM_DMACHAN_SADDR_OFFSET)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN2_DADDR             (SAM_DMACHAN2_BASE+SAM_DMACHAN_DADDR_OFFSET)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN2_DSCR              (SAM_DMACHAN2_BASE+SAM_DMACHAN_DSCR_OFFSET)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN2_CTRLA             (SAM_DMACHAN2_BASE+SAM_DMACHAN_CTRLA_OFFSET)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN2_CTRLB             (SAM_DMACHAN2_BASE+SAM_DMACHAN_CTRLB_OFFSET)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN2_CFG               (SAM_DMACHAN2_BASE+SAM_DMACHAN_CFG_OFFSET)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define SAM_DMACHAN3_SADDR             (SAM_DMACHAN3_BASE+SAM_DMACHAN_SADDR_OFFSET)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN3_DADDR             (SAM_DMACHAN3_BASE+SAM_DMACHAN_DADDR_OFFSET)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN3_DSCR              (SAM_DMACHAN3_BASE+SAM_DMACHAN_DSCR_OFFSET)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN3_CTRLA             (SAM_DMACHAN3_BASE+SAM_DMACHAN_CTRLA_OFFSET)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN3_CTRLB             (SAM_DMACHAN3_BASE+SAM_DMACHAN_CTRLB_OFFSET)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMACHAN3_CFG               (SAM_DMACHAN3_BASE+SAM_DMACHAN_CFG_OFFSET)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/* More Global Registers */</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#if defined(CONFIG_ARCH_CHIP_SAM4E)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_DMAC_WPMR                  (SAM_DMAC_BASE+SAM_DMAC_WPMR_OFFSET)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SAM_DMAC_WPSR                  (SAM_DMAC_BASE+SAM_DMAC_WPSR_OFFSET)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/* DMAC register bit definitions ********************************************************/</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/* Global Registers */</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/* DMAC Global Configuration Register */</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define DMAC_GCFG_ARB_CFG              (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Round robin (vs fixed) arbiter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/* DMAC Enable Register */</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define DMAC_EN_ENABLE                 (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  DMA controller enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/* DMAC Software Single Request Register */</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define DMAC_SREQ_SHIFT(n)             ((n)&lt;&lt;1)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_SREQ_MASK(n)              (3 &lt;&lt; DMAC_SREQ_SHIFT(n))</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_SREQ0_SHIFT             (0)      </span><span class="comment">/* Bits 0-1:  Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_SREQ0_MASK              (3 &lt;&lt; DMAC_SREQ0_SHIFT)</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_SREQ1_SHIFT             (2)      </span><span class="comment">/* Bits 2-3:  Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_SREQ1_MASK              (3 &lt;&lt; DMAC_SREQ1_SHIFT)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_SREQ2_SHIFT             (4)      </span><span class="comment">/* Bits 4-5:  Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_SREQ2_MASK              (3 &lt;&lt; DMAC_SREQ2_SHIFT)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_SREQ3_SHIFT             (6)      </span><span class="comment">/* Bits 6-7:  Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_SREQ3_MASK              (3 &lt;&lt; DMAC_SREQ3_SHIFT)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define DMAC_SREQ_SSREQ_SHIFT          (0)      </span><span class="comment">/* Bits 0, 2, 4, 6:   Request a source single transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_SREQ_SSREQ(n)           (1 &lt;&lt; (DMAC_SREQ_SSREQ_SHIFT+DMAC_SREQ_SHIFT(n)))</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_SREQ_SSREQ0             (1 &lt;&lt; (DMAC_SREQ_SSREQ_SHIFT+DMAC_SREQ0_SHIFT)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_SREQ_SSREQ1             (1 &lt;&lt; (DMAC_SREQ_SSREQ_SHIFT+DMAC_SREQ1_SHIFT)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_SREQ_SSREQ2             (1 &lt;&lt; (DMAC_SREQ_SSREQ_SHIFT+DMAC_SREQ2_SHIFT)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_SREQ_SSREQ3             (1 &lt;&lt; (DMAC_SREQ_SSREQ_SHIFT+DMAC_SREQ3_SHIFT)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_SREQ_DSREQ_SHIFT          (1)      </span><span class="comment">/* Bits 1, 3, 5, 7:   Request a destination single transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_SREQ_DSREQ(n)           (1 &lt;&lt; (DMAC_SREQ_DSREQ_SHIFT+DMAC_SREQ_SHIFT(n))))</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_SREQ_DSREQ0             (1 &lt;&lt; (DMAC_SREQ_DSREQ_SHIFT+DMAC_SREQ0_SHIFT)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_SREQ_DSREQ1             (1 &lt;&lt; (DMAC_SREQ_DSREQ_SHIFT+DMAC_SREQ1_SHIFT)</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_SREQ_DSREQ2             (1 &lt;&lt; (DMAC_SREQ_DSREQ_SHIFT+DMAC_SREQ2_SHIFT)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_SREQ_DSREQ3             (1 &lt;&lt; (DMAC_SREQ_DSREQ_SHIFT+DMAC_SREQ3_SHIFT)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/* DMAC Software Chunk Transfer Request Register */</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define DMAC_CREQ_SHIFT(n)             ((n)&lt;&lt;1)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CREQ_MASK(n)              (3 &lt;&lt; DMAC_CREQ_SHIFT(n))</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CREQ0_SHIFT             (0)      </span><span class="comment">/* Bits 0-1:  Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CREQ0_MASK              (3 &lt;&lt; DMAC_CREQ0_SHIFT)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CREQ1_SHIFT             (2)      </span><span class="comment">/* Bits 2-3:  Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CREQ1_MASK              (3 &lt;&lt; DMAC_CREQ1_SHIFT)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CREQ2_SHIFT             (4)      </span><span class="comment">/* Bits 4-5:  Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CREQ2_MASK              (3 &lt;&lt; DMAC_CREQ2_SHIFT)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CREQ3_SHIFT             (6)      </span><span class="comment">/* Bits 6-7:  Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CREQ3_MASK              (3 &lt;&lt; DMAC_CREQ3_SHIFT)</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define DMAC_CREQ_SCREQ_SHIFT          (0)      </span><span class="comment">/* Bits 0, 2, 4, 6:   Request a source chunk transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CREQ_SCREQ(n)           (1 &lt;&lt; (DMAC_CREQ_SCREQ_SHIFT+DMAC_CREQ_SHIFT(n)))</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CREQ_SCREQ0             (1 &lt;&lt; (DMAC_CREQ_SCREQ_SHIFT+DMAC_CREQ0_SHIFT))</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CREQ_SCREQ1             (1 &lt;&lt; (DMAC_CREQ_SCREQ_SHIFT+DMAC_CREQ1_SHIFT))</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CREQ_SCREQ2             (1 &lt;&lt; (DMAC_CREQ_SCREQ_SHIFT+DMAC_CREQ2_SHIFT))</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CREQ_SCREQ3             (1 &lt;&lt; (DMAC_CREQ_SCREQ_SHIFT+DMAC_CREQ3_SHIFT))</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CREQ_DCREQ_SHIFT          (1)      </span><span class="comment">/* Bits 1, 3, 5, 7:   Request a destination chunk transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CREQ_DCREQ(n)           (1 &lt;&lt; (DMAC_CREQ_DCREQ_SHIFT+DMAC_CREQ_SHIFT(n)))</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CREQ_DCREQ0             (1 &lt;&lt; (DMAC_CREQ_DCREQ_SHIFT+DMAC_CREQ0_SHIFT))</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CREQ_DCREQ1             (1 &lt;&lt; (DMAC_CREQ_DCREQ_SHIFT+DMAC_CREQ1_SHIFT))</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CREQ_DCREQ2             (1 &lt;&lt; (DMAC_CREQ_DCREQ_SHIFT+DMAC_CREQ2_SHIFT))</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CREQ_DCREQ3             (1 &lt;&lt; (DMAC_CREQ_DCREQ_SHIFT+DMAC_CREQ3_SHIFT))</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/* DMAC Software Last Transfer Flag Register */</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define DMAC_LAST_SHIFT(n)             ((n)&lt;&lt;1)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_LAST_MASK(n)              (3 &lt;&lt; DMAC_LAST_SHIFT(n))</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_LAST0_SHIFT             (0)      </span><span class="comment">/* Bits 0-1:  Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_LAST0_MASK              (3 &lt;&lt; DMAC_LAST0_SHIFT)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_LAST1_SHIFT             (2)      </span><span class="comment">/* Bits 2-3:  Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_LAST1_MASK              (3 &lt;&lt; DMAC_LAST1_SHIFT)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_LAST2_SHIFT             (4)      </span><span class="comment">/* Bits 4-5:  Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_LAST2_MASK              (3 &lt;&lt; DMAC_LAST2_SHIFT)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_LAST3_SHIFT             (6)      </span><span class="comment">/* Bits 6-7:  Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_LAST3_MASK              (3 &lt;&lt; DMAC_LAST3_SHIFT)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define DMAC_LAST_SLAST_SHIFT          (0)      </span><span class="comment">/* Bits 0, 2, 4, 6:   Indicates the last transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_LAST_SLAST(n)           (1 &lt;&lt; (DMAC_LAST_SLAST_SHIFT+DMAC_LAST_SHIFT(n)))</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_LAST_SLAST0             (1 &lt;&lt; (DMAC_LAST_SLAST_SHIFT+DMAC_LAST0_SHIFT)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_LAST_SLAST1             (1 &lt;&lt; (DMAC_LAST_SLAST_SHIFT+DMAC_LAST1_SHIFT)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_LAST_SLAST2             (1 &lt;&lt; (DMAC_LAST_SLAST_SHIFT+DMAC_LAST2_SHIFT)</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_LAST_SLAST3             (1 &lt;&lt; (DMAC_LAST_SLAST_SHIFT+DMAC_LAST3_SHIFT)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_LAST_DLAST_SHIFT          (1)      </span><span class="comment">/* Bits 1, 3, 5, 7:   Indicates the last transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_LAST_DLAST(n)           (1 &lt;&lt; (DMAC_LAST_DLAST_SHIFT+DMAC_LAST_SHIFT(n))))</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_LAST_DLAST0             (1 &lt;&lt; (DMAC_LAST_DLAST_SHIFT+DMAC_LAST0_SHIFT)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_LAST_DLAST1             (1 &lt;&lt; (DMAC_LAST_DLAST_SHIFT+DMAC_LAST1_SHIFT)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_LAST_DLAST2             (1 &lt;&lt; (DMAC_LAST_DLAST_SHIFT+DMAC_LAST2_SHIFT)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_LAST_DLAST3             (1 &lt;&lt; (DMAC_LAST_DLAST_SHIFT+DMAC_LAST3_SHIFT)</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">/* DMAC Error, Buffer Transfer and Chained Buffer Transfer Interrupt Enable Register,</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"> * DMAC Error, Buffer Transfer and Chained Buffer Transfer Interrupt Disable Register,</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"> * DMAC Error, Buffer Transfer and Chained Buffer Transfer Interrupt Mask Register, and</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"> * DMAC Error, Buffer Transfer and Chained Buffer Transfer Status Register common</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"> * bit field definitions</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define DMAC_EBC_BTC_SHIFT             (0)       </span><span class="comment">/* Bits 0-3:  Buffer Transfer Completed Interrupt Enable  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_EBC_BTC_MASK              (15 &lt;&lt; DMAC_EBC_BTC_SHIFT)</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_EBC_BTC(n)              (1 &lt;&lt; (DMAC_EBC_BTC_SHIFT+(n)))</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_EBC_BTC0                (1 &lt;&lt; (DMAC_EBC_BTC_SHIFT+0))</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_EBC_BTC1                (1 &lt;&lt; (DMAC_EBC_BTC_SHIFT+1))</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_EBC_BTC2                (1 &lt;&lt; (DMAC_EBC_BTC_SHIFT+2))</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_EBC_BTC3                (1 &lt;&lt; (DMAC_EBC_BTC_SHIFT+3))</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_EBC_CBTC_SHIFT            (8)       </span><span class="comment">/* Bits 8-11:  Chained Buffer Transfer Completed Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_EBC_CBTC_MASK             (15 &lt;&lt; DMAC_EBC_CBTC_SHIFT)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_EBC_CBTC(n)             (1 &lt;&lt; (DMAC_EBC_CBTC_SHIFT+(n)))</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_EBC_CBTC0               (1 &lt;&lt; (DMAC_EBC_CBTC_SHIFT+0))</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_EBC_CBTC1               (1 &lt;&lt; (DMAC_EBC_CBTC_SHIFT+1))</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_EBC_CBTC2               (1 &lt;&lt; (DMAC_EBC_CBTC_SHIFT+2))</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_EBC_CBTC3               (1 &lt;&lt; (DMAC_EBC_CBTC_SHIFT+3))</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_EBC_ERR_SHIFT             (16)      </span><span class="comment">/* Bits 16-19:  Access Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_EBC_ERR_MASK              (15 &lt;&lt; DMAC_EBC_ERR_SHIFT)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_EBC_ERR(n)              (1 &lt;&lt; (DMAC_EBC_ERR_SHIFT+(n)))</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_EBC_ERR0                (1 &lt;&lt; (DMAC_EBC_ERR_SHIFT+0))</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_EBC_ERR1                (1 &lt;&lt; (DMAC_EBC_ERR_SHIFT+1))</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_EBC_ERR2                (1 &lt;&lt; (DMAC_EBC_ERR_SHIFT+2))</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_EBC_ERR3                (1 &lt;&lt; (DMAC_EBC_ERR_SHIFT+3))</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define DMAC_EBC_BTCINTS(n)            (0x00010001 &lt;&lt; (n))  </span><span class="comment">/* BTC + ERR interrupts */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_EBC_CBTCINTS(n)           (0x00010100 &lt;&lt; (n))  </span><span class="comment">/* CBT + ERR interrupts */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_EBC_CHANINTS(n)           (0x00010101 &lt;&lt; (n))  </span><span class="comment">/* All channel interrupts */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_EBC_ALLINTS               (0x000f0f0f)         </span><span class="comment">/* All interrupts */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/* DMAC Channel Handler Enable Register */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define DMAC_CHER_ENA_SHIFT            (0)       </span><span class="comment">/* Bits 0-3:  Enable channel  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHER_ENA_MASK             (15 &lt;&lt; DMAC_CHER_ENA_SHIFT)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHER_ENA(n)             (1 &lt;&lt; (DMAC_CHER_ENA_SHIFT+(n)))</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHER_ENA0               (1 &lt;&lt; (DMAC_CHER_ENA_SHIFT+0))</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHER_ENA1               (1 &lt;&lt; (DMAC_CHER_ENA_SHIFT+1))</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHER_ENA2               (1 &lt;&lt; (DMAC_CHER_ENA_SHIFT+2))</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHER_ENA3               (1 &lt;&lt; (DMAC_CHER_ENA_SHIFT+3))</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHER_SUSP_SHIFT           (8)       </span><span class="comment">/* Bits 8-11: Freeze channel and its context */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHER_SUSP_MASK            (15 &lt;&lt; DMAC_CHER_SUSP_SHIFT)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHER_SUSP(n)            (1 &lt;&lt; (DMAC_CHER_SUSP_SHIFT+(n)))</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHER_SUSP0              (1 &lt;&lt; (DMAC_CHER_SUSP_SHIFT+0))</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHER_SUSP1              (1 &lt;&lt; (DMAC_CHER_SUSP_SHIFT+1))</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHER_SUSP2              (1 &lt;&lt; (DMAC_CHER_SUSP_SHIFT+2))</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHER_SUSP3              (1 &lt;&lt; (DMAC_CHER_SUSP_SHIFT+3))</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHER_KEEP_SHIFT           (24)      </span><span class="comment">/* Bits 24-27:  Resume channel from automatic stall */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHER_KEEP_MASK            (15 &lt;&lt; DMAC_CHER_KEEP_SHIFT)</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHER_KEEP(n)            (1 &lt;&lt; (DMAC_CHER_KEEP_SHIFT+(n)))</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHER_KEEP0              (1 &lt;&lt; (DMAC_CHER_KEEP_SHIFT+0))</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHER_KEEP1              (1 &lt;&lt; (DMAC_CHER_KEEP_SHIFT+1))</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHER_KEEP2              (1 &lt;&lt; (DMAC_CHER_KEEP_SHIFT+2))</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHER_KEEP3              (1 &lt;&lt; (DMAC_CHER_KEEP_SHIFT+3))</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/* DMAC Channel Handler Disable Register */</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define DMAC_CHDR_DIS_SHIFT            (0)       </span><span class="comment">/* Bits 0-3:  Disable DMAC channel  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHDR_DIS_MASK             (15 &lt;&lt; DMAC_CHDR_DIS_SHIFT)</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHDR_DIS(n)             (1 &lt;&lt; (DMAC_CHDR_DIS_SHIFT+(n)))</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHDR_DIS0               (1 &lt;&lt; (DMAC_CHDR_DIS_SHIFT+0))</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHDR_DIS1               (1 &lt;&lt; (DMAC_CHDR_DIS_SHIFT+1))</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHDR_DIS2               (1 &lt;&lt; (DMAC_CHDR_DIS_SHIFT+2))</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHDR_DIS3               (1 &lt;&lt; (DMAC_CHDR_DIS_SHIFT+3))</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHDR_DIS_ALL            DMAC_CHDR_DIS_MASK</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHDR_RES_SHIFT            (8)       </span><span class="comment">/* Bits 8-11:  Resume trasnfer, restoring context */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHDR_RES_MASK             (15 &lt;&lt; DMAC_CHDR_RES_SHIFT)</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHDR_RES(n)             (1 &lt;&lt; (DMAC_CHDR_RES_SHIFT+(n)))</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHDR_RES0               (1 &lt;&lt; (DMAC_CHDR_RES_SHIFT+0))</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHDR_RES1               (1 &lt;&lt; (DMAC_CHDR_RES_SHIFT+1))</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHDR_RES2               (1 &lt;&lt; (DMAC_CHDR_RES_SHIFT+2))</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHDR_RES3               (1 &lt;&lt; (DMAC_CHDR_RES_SHIFT+3))</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/* DMAC Channel Handler Status Register */</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define DMAC_CHSR_ENA_SHIFT            (0)       </span><span class="comment">/* Bits 0-3:  Indicates that the channel is stalling  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHSR_ENA_MASK             (15 &lt;&lt; DMAC_CHSR_ENA_SHIFT)</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHSR_ENA(n)             (1 &lt;&lt; (DMAC_CHSR_ENA_SHIFT+(n)))</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHSR_ENA0               (1 &lt;&lt; (DMAC_CHSR_ENA_SHIFT+0))</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHSR_ENA1               (1 &lt;&lt; (DMAC_CHSR_ENA_SHIFT+1))</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHSR_ENA2               (1 &lt;&lt; (DMAC_CHSR_ENA_SHIFT+2))</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHSR_ENA3               (1 &lt;&lt; (DMAC_CHSR_ENA_SHIFT+3))</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHSR_SUSP_SHIFT           (8)       </span><span class="comment">/* Bits 8-11:  Indicates that the channel is empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHSR_SUSP_MASK            (15 &lt;&lt; DMAC_CHSR_SUSP_SHIFT)</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHSR_SUSP(n)            (1 &lt;&lt; (DMAC_CHSR_SUSP_SHIFT+(n)))</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHSR_SUSP0              (1 &lt;&lt; (DMAC_CHSR_SUSP_SHIFT+0))</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHSR_SUSP1              (1 &lt;&lt; (DMAC_CHSR_SUSP_SHIFT+1))</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHSR_SUSP2              (1 &lt;&lt; (DMAC_CHSR_SUSP_SHIFT+2))</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHSR_SUSP3              (1 &lt;&lt; (DMAC_CHSR_SUSP_SHIFT+3))</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHSR_EMPT_SHIFT           (16)      </span><span class="comment">/* Bits 16-19:  Access Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHSR_EMPT_MASK            (15 &lt;&lt; DMAC_CHSR_EMPT_SHIFT)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHSR_EMPT(n)            (1 &lt;&lt; (DMAC_CHSR_EMPT_SHIFT+(n)))</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHSR_EMPT0              (1 &lt;&lt; (DMAC_CHSR_EMPT_SHIFT+0))</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHSR_EMPT1              (1 &lt;&lt; (DMAC_CHSR_EMPT_SHIFT+1))</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHSR_EMPT2              (1 &lt;&lt; (DMAC_CHSR_EMPT_SHIFT+2))</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHSR_EMPT3              (1 &lt;&lt; (DMAC_CHSR_EMPT_SHIFT+3))</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHSR_STAL_SHIFT           (24)      </span><span class="comment">/* Bits 24-27:  Access Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHSR_STAL_MASK            (15 &lt;&lt; DMAC_CHSR_STAL_SHIFT)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHSR_STAL(n)            (1 &lt;&lt; (DMAC_CHSR_STAL_SHIFT+(n)))</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHSR_STAL0              (1 &lt;&lt; (DMAC_CHSR_STAL_SHIFT+0))</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHSR_STAL1              (1 &lt;&lt; (DMAC_CHSR_STAL_SHIFT+1))</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHSR_STAL2              (1 &lt;&lt; (DMAC_CHSR_STAL_SHIFT+2))</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHSR_STAL3              (1 &lt;&lt; (DMAC_CHSR_STAL_SHIFT+3))</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/* DMA channel registers */</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">/* DMAC Channel n [n = 0..3] Source Address Register -- 32-bit address*/</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/* DMAC Channel n [n = 0..3] Destination Address Register -- 32-bit address*/</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/* DMAC Channel n [n = 0..3] Descriptor Address Register -- 32-bit address*/</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/* DMAC Channel n [n = 0..3] Control A Register */</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#if defined(CONFIG_ARCH_CHIP_SAM3U) ||  defined(CONFIG_ARCH_CHIP_SAM3X) || \</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">    defined(CONFIG_ARCH_CHIP_SAM3A)</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CTRLA_BTSIZE_MAX     (0xfff)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CTRLA_BTSIZE_SHIFT   (0)       </span><span class="comment">/* Bits 0-11: Buffer Transfer Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CTRLA_BTSIZE_MASK    (DMACHAN_CTRLA_BTSIZE_MAX &lt;&lt; DMACHAN_CTRLA_BTSIZE_SHIFT)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define DMACHAN_CTRLA_BTSIZE(n)    ((uint32_t)(n) &lt;&lt; DMACHAN_CTRLA_BTSIZE_SHIFT)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(CONFIG_ARCH_CHIP_SAM3X) ||  defined(CONFIG_ARCH_CHIP_SAM3A) || \</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">    defined(CONFIG_ARCH_CHIP_SAM4E)</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CTRLA_BTSIZE_MAX     (0xffff)</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CTRLA_BTSIZE_SHIFT   (0)       </span><span class="comment">/* Bits 0-15: Buffer Transfer Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CTRLA_BTSIZE_MASK    (DMACHAN_CTRLA_BTSIZE_MAX &lt;&lt; DMACHAN_CTRLA_BTSIZE_SHIFT)</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define DMACHAN_CTRLA_BTSIZE(n)    ((uint32_t)(n) &lt;&lt; DMACHAN_CTRLA_BTSIZE_SHIFT)</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#if defined(CONFIG_ARCH_CHIP_SAM3U) ||  defined(CONFIG_ARCH_CHIP_SAM3X) || \</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">    defined(CONFIG_ARCH_CHIP_SAM3A)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CTRLA_SCSIZE         (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Source Chunk Transfer Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define DMACHAN_CTRLA_SCSIZE_1     (0)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define DMACHAN_CTRLA_SCSIZE_4     DMACHAN_CTRLA_SCSIZE</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CTRLA_DCSIZE         (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20:  Destination Chunk Transfer size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define DMACHAN_CTRLA_DCSIZE_1     (0)</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define DMACHAN_CTRLA_DCSIZE_4     DMACHAN_CTRLA_DCSIZE</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define DMACHAN_CTRLA_SRCWIDTH_SHIFT   (24)      </span><span class="comment">/* Bits 24-25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CTRLA_SRCWIDTH_MASK    (3 &lt;&lt; DMACHAN_CTRLA_SRCWIDTH_SHIFT)</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CTRLA_SRCWIDTH_BYTE  (0 &lt;&lt; DMACHAN_CTRLA_SRCWIDTH_SHIFT)</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CTRLA_SRCWIDTH_HWORD (1 &lt;&lt; DMACHAN_CTRLA_SRCWIDTH_SHIFT)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CTRLA_SRCWIDTH_WORD  (2 &lt;&lt; DMACHAN_CTRLA_SRCWIDTH_SHIFT)</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CTRLA_DSTWIDTH_SHIFT   (28)      </span><span class="comment">/* Bits 28-29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CTRLA_DSTWIDTH_MASK    (3 &lt;&lt; DMACHAN_CTRLA_DSTWIDTH_SHIFT)</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CTRLA_DSTWIDTH_BYTE  (0 &lt;&lt; DMACHAN_CTRLA_DSTWIDTH_SHIFT)</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CTRLA_DSTWIDTH_HWORD (1 &lt;&lt; DMACHAN_CTRLA_DSTWIDTH_SHIFT)</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CTRLA_DSTWIDTH_WORD  (2 &lt;&lt; DMACHAN_CTRLA_DSTWIDTH_SHIFT)</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CTRLA_DONE             (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Auto disable DMAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">/* DMAC Channel n [n = 0..3] Control B Register */</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define DMACHAN_CTRLB_SRCDSCR          (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Source buffer descriptor fetch operation disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CTRLB_DSTDSCR          (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Dest buffer descriptor fetch operation disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CTRLB_FC_SHIFT         (21)      </span><span class="comment">/* Bits 21-22:  Flow controller  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CTRLB_FC_MASK          (3 &lt;&lt; DMACHAN_CTRLB_FC_SHIFT)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CTRLB_FC_M2M         (0 &lt;&lt; DMACHAN_CTRLB_FC_SHIFT) </span><span class="comment">/* Memory-to-Memory  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CTRLB_FC_M2P         (1 &lt;&lt; DMACHAN_CTRLB_FC_SHIFT) </span><span class="comment">/* Memory-to-Peripheral */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CTRLB_FC_P2M         (2 &lt;&lt; DMACHAN_CTRLB_FC_SHIFT) </span><span class="comment">/* Peripheral-to-Memory  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CTRLB_FC_P2P         (3 &lt;&lt; DMACHAN_CTRLB_FC_SHIFT) </span><span class="comment">/* Peripheral-to-Peripheral */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CTRLB_SRCINCR_SHIFT    (24)      </span><span class="comment">/* Bits 24-25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CTRLB_SRCINCR_MASK     (3 &lt;&lt; DMACHAN_CTRLB_SRCINCR_SHIFT)</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CTRLB_SRCINCR_INCR   (0 &lt;&lt; DMACHAN_CTRLB_SRCINCR_SHIFT) </span><span class="comment">/* Incrementing address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  if defined(CONFIG_ARCH_CHIP_SAM4E)</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define DMACHAN_CTRLB_SRCINCR_DECR (1 &lt;&lt; DMACHAN_CTRLB_SRCINCR_SHIFT) </span><span class="comment">/* Decrementing address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  endif</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CTRLB_SRCINCR_FIXED  (2 &lt;&lt; DMACHAN_CTRLB_SRCINCR_SHIFT) </span><span class="comment">/* Fixed address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CTRLB_DSTINCR_SHIFT    (28)      </span><span class="comment">/* Bits 28-29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CTRLB_DSTINCR_MASK     (3 &lt;&lt; DMACHAN_CTRLB_DSTINCR_SHIFT)</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CTRLB_DSTINCR_INCR   (0 &lt;&lt; DMACHAN_CTRLB_DSTINCR_SHIFT) </span><span class="comment">/* Incrementing address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  if defined(CONFIG_ARCH_CHIP_SAM4E)</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define DMACHAN_CTRLB_DSTINCR_DECR (1 &lt;&lt; DMACHAN_CTRLB_DSTINCR_SHIFT) </span><span class="comment">/* Decrementing address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  endif</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CTRLB_DSTINCR_FIXED  (2 &lt;&lt; DMACHAN_CTRLB_DSTINCR_SHIFT) </span><span class="comment">/* Fixed address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CTRLB_IEN              (1 &lt;&lt; 30)  </span><span class="comment">/* Bit 30:  Clear sets BTC[n] flag in EBCISR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/* DMAC Channel n [n = 0..3] Configuration Register */</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define DMACHAN_CFG_SRCPER_SHIFT       (0)       </span><span class="comment">/* Bits 0-3:  Channel source associated with peripheral ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CFG_SRCPER_MASK        (15 &lt;&lt; DMACHAN_CFG_SRCPER_SHIFT)</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CFG_DSTPER_SHIFT       (4)       </span><span class="comment">/* Bits 4-7:  Channel dest associated with peripheral ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CFG_DSTPER_MASK        (15 &lt;&lt; DMACHAN_CFG_DSTPER_SHIFT)</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CFG_SRCH2SEL           (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  HW handshake triggers transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CFG_DSTH2SEL           (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: HW handshake trigger transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CFG_SOD                (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Stop on done */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CFG_LOCKIF             (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Enable lock interface capability */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CFG_LOCKB              (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Enable AHB Bus Locking capability */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CFG_LOCKIFL            (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: Lock Master Interface Arbiter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CFG_AHBPROT_SHIFT      (24)      </span><span class="comment">/* Bits 24-26: Bus access privilege */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CFG_AHBPROT_MASK       (7 &lt;&lt; DMACHAN_CFG_AHBPROT_SHIFT)</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CFG_AHBPROT_PRIV     (1 &lt;&lt; DMACHAN_CFG_AHBPROT_SHIFT)</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CFG_AHBPROT_BUFF     (2 &lt;&lt; DMACHAN_CFG_AHBPROT_SHIFT)</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CFG_AHBPROT_CACHE    (4 &lt;&lt; DMACHAN_CFG_AHBPROT_SHIFT)</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CFG_FIFOCFG_SHIFT      (28)      </span><span class="comment">/* Bits 28-29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACHAN_CFG_FIFOCFG_MASK       (3 &lt;&lt; DMACHAN_CFG_FIFOCFG_SHIFT)</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CFG_FIFOCFG_LARGEST  (0 &lt;&lt; DMACHAN_CFG_FIFOCFG_SHIFT) </span><span class="comment">/* Largest length AHB burst */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CFG_FIFOCFG_HALF     (1 &lt;&lt; DMACHAN_CFG_FIFOCFG_SHIFT) </span><span class="comment">/* Half FIFO size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_CFG_FIFOCFG_SINGLE   (2 &lt;&lt; DMACHAN_CFG_FIFOCFG_SHIFT) </span><span class="comment">/* Single AHB access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/* More Global Registers */</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">/* DMAC Write Protect Mode Register  */</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#if defined(CONFIG_ARCH_CHIP_SAM4E)</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_WPMR_WPEN           (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Write Protect Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_WPMR_WPKEY_SHIFT    (8)       </span><span class="comment">/* Bits 8-31: Write Protect KEY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_WPMR_WPKEY_MASK     (0x00ffffff &lt;&lt; DMAC_WPMR_WPKEY_SHIFT)</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define DMAC_WPMR_WPKEY        (0x00444d41 &lt;&lt; DMAC_WPMR_WPKEY_SHIFT)</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/* DMAC Write Protect Status Register DMAC_WPSR */</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#if defined(CONFIG_ARCH_CHIP_SAM4E)</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_WPSR_WPVS           (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Write Protect Violation Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_WPSR_WPVSRC_SHIFT   (8)       </span><span class="comment">/* Bits 8-23: Write Protect Violation Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_WPSR_WPVSRC_MASK    (0xffff &lt;&lt; DMAC_WPSR_WPVSRC_SHIFT)</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/* DMA Hardware interface numbers *******************************************************/</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#if defined(CONFIG_ARCH_CHIP_SAM3U)</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#  define DMACHAN_INTF_HSMCI0          0</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_SPI0TX          1         </span><span class="comment">/* SPI0 Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_SPI0RX          2         </span><span class="comment">/* SPI0 Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_SSC0TX          3         </span><span class="comment">/* SSC0 Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_SSC0RX          4         </span><span class="comment">/* SSC0 Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_PWM0EV0         5         </span><span class="comment">/* PWM0 Event Line 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_PWM0EV1         6         </span><span class="comment">/* PWM0 Event Line 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_TIO0            7         </span><span class="comment">/* TIO Output of TC Ch. 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#elif defined(CONFIG_ARCH_CHIP_SAM3X) || defined(CONFIG_ARCH_CHIP_SAM3A)</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#  define DMACHAN_INTF_HSMCI0          0         </span><span class="comment">/* HSMCI0 Transmit/Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_SPI0TX          1         </span><span class="comment">/* SPI0 Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_SPI0RX          2         </span><span class="comment">/* SPI0 Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_SSC0TX          3         </span><span class="comment">/* SSC0 Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_SSC0RX          4         </span><span class="comment">/* SSC0 Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_SPI0TX          5         </span><span class="comment">/* SPI1 Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_SPI0RX          6         </span><span class="comment">/* SPI1 Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_USART0TX        11        </span><span class="comment">/* USART0 Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_USART0RX        12        </span><span class="comment">/* USART0 Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_USART1TX        13        </span><span class="comment">/* USART1 Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_USART1RX        14        </span><span class="comment">/* USART1 Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_PWM0TX          15        </span><span class="comment">/* PWM0 Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#elif defined(CONFIG_ARCH_CHIP_SAM4E)</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#  define DMACHAN_INTF_HSMCI0          0         </span><span class="comment">/* HSMCI Transmit/Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_SPI0TX          1         </span><span class="comment">/* SPI Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_SPI0RX          2         </span><span class="comment">/* SPI Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_USART0TX        3         </span><span class="comment">/* USART0 Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_USART0RX        4         </span><span class="comment">/* USART0 Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_USART1TX        5         </span><span class="comment">/* USART1 Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_USART1RX        6         </span><span class="comment">/* USART1 Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_AESTX           11        </span><span class="comment">/* AES Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_AESRX           12        </span><span class="comment">/* AES Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMACHAN_INTF_PWM0TX          13        </span><span class="comment">/* PWM0 Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment"> * Public Types</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">/* DMA multi buffer transfer link list entry structure */</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="structdma__linklist__s.html">  521</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdma__linklist__s.html">dma_linklist_s</a></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;{</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  uint32_t src;    <span class="comment">/* Source address */</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  uint32_t dest;   <span class="comment">/* Destination address */</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  uint32_t ctrla;  <span class="comment">/* Control A value */</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  uint32_t ctrlb;  <span class="comment">/* Control B value */</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  uint32_t next;   <span class="comment">/* Next descriptor address */</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;};</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"> * Public Data</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"> * Public Functions</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_SAM34_CHIP_SAM_DMAC_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="structdma__linklist__s_html"><div class="ttname"><a href="structdma__linklist__s.html">dma_linklist_s</a></div><div class="ttdef"><b>Definition:</b> sam_dmac.h:521</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
