

================================================================
== Vitis HLS Report for 'gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop'
================================================================
* Date:           Wed Sep  4 19:39:02 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.739 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1926|     1926|  6.356 us|  6.356 us|  1926|  1926|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ColLoop  |     1924|     1924|         6|          1|          1|  1920|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_V = alloca i32 1"   --->   Operation 9 'alloca' 'j_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv3_i11_i_i152_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i11_i_i152_i"   --->   Operation 10 'read' 'conv3_i11_i_i152_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv3_i11_i_i214_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i11_i_i214_i"   --->   Operation 11 'read' 'conv3_i11_i_i214_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln"   --->   Operation 12 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read13 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1"   --->   Operation 13 'read' 'p_read13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv3_i11_i_i152_i_cast = zext i16 %conv3_i11_i_i152_i_read"   --->   Operation 14 'zext' 'conv3_i11_i_i152_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv3_i11_i_i214_i_cast = zext i16 %conv3_i11_i_i214_i_read"   --->   Operation 15 'zext' 'conv3_i11_i_i214_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %imgInput2_data239, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %gain_out_data240, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %j_V"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body11.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_V_5 = load i11 %j_V"   --->   Operation 20 'load' 'j_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.94ns)   --->   "%icmp_ln90 = icmp_eq  i11 %j_V_5, i11 %p_read13" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:90]   --->   Operation 21 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%j_V_6 = add i11 %j_V_5, i11 1"   --->   Operation 22 'add' 'j_V_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.body11.i.split_ifconv, void %for.inc56.i.loopexit.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:90]   --->   Operation 23 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln1073 = trunc i11 %j_V_5"   --->   Operation 24 'trunc' 'trunc_ln1073' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln90 = store i11 %j_V_6, i11 %j_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:90]   --->   Operation 25 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 26 [1/1] (1.20ns)   --->   "%tmp_V = read i10 @_ssdm_op_Read.ap_fifo.volatile.i10P0A, i10 %imgInput2_data239" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'read' 'tmp_V' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i10 %tmp_V"   --->   Operation 27 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_V = mul i26 %conv3_i11_i_i214_i_cast, i26 %zext_ln232"   --->   Operation 28 'mul' 'ret_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_V_39 = mul i26 %conv3_i11_i_i152_i_cast, i26 %zext_ln232"   --->   Operation 29 'mul' 'ret_V_39' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 30 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_V = mul i26 %conv3_i11_i_i214_i_cast, i26 %zext_ln232"   --->   Operation 30 'mul' 'ret_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 31 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_V_39 = mul i26 %conv3_i11_i_i152_i_cast, i26 %zext_ln232"   --->   Operation 31 'mul' 'ret_V_39' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 32 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_V = mul i26 %conv3_i11_i_i214_i_cast, i26 %zext_ln232"   --->   Operation 32 'mul' 'ret_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 33 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_V_39 = mul i26 %conv3_i11_i_i152_i_cast, i26 %zext_ln232"   --->   Operation 33 'mul' 'ret_V_39' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.68>
ST_5 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node t_V_2)   --->   "%or_ln112 = or i1 %trunc_ln1073, i1 %trunc_ln_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:112]   --->   Operation 34 'or' 'or_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_V = mul i26 %conv3_i11_i_i214_i_cast, i26 %zext_ln232"   --->   Operation 35 'mul' 'ret_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_V, i32 17, i32 25" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:47]   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.88ns)   --->   "%icmp_ln47 = icmp_ne  i9 %tmp, i9 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:47]   --->   Operation 37 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node t_V_2)   --->   "%trunc_ln9 = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %ret_V, i32 7, i32 16"   --->   Operation 38 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node t_V_2)   --->   "%t_V = select i1 %icmp_ln47, i10 1023, i10 %trunc_ln9"   --->   Operation 39 'select' 't_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 40 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_V_39 = mul i26 %conv3_i11_i_i152_i_cast, i26 %zext_ln232"   --->   Operation 40 'mul' 'ret_V_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_V_39, i32 17, i32 25" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:47]   --->   Operation 41 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.88ns)   --->   "%icmp_ln47_1 = icmp_ne  i9 %tmp_45, i9 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:47]   --->   Operation 42 'icmp' 'icmp_ln47_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node t_V_4)   --->   "%trunc_ln260_3 = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %ret_V_39, i32 7, i32 16"   --->   Operation 43 'partselect' 'trunc_ln260_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node t_V_4)   --->   "%t_V_1 = select i1 %icmp_ln47_1, i10 1023, i10 %trunc_ln260_3"   --->   Operation 44 'select' 't_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.40ns) (out node of the LUT)   --->   "%t_V_2 = select i1 %or_ln112, i10 %tmp_V, i10 %t_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:112]   --->   Operation 45 'select' 't_V_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node t_V_4)   --->   "%and_ln116 = and i1 %trunc_ln_read, i1 %trunc_ln1073" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:116]   --->   Operation 46 'and' 'and_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.40ns) (out node of the LUT)   --->   "%t_V_4 = select i1 %and_ln116, i10 %t_V_1, i10 %t_V_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:116]   --->   Operation 47 'select' 't_V_4' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.20>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:92]   --->   Operation 48 'specpipeline' 'specpipeline_ln92' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln91 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:91]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:79]   --->   Operation 50 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %gain_out_data240, i10 %t_V_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 51 'write' 'write_ln174' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.body11.i" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:90]   --->   Operation 52 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('j.V') [7]  (0 ns)
	'load' operation ('j.V') on local variable 'j.V' [19]  (0 ns)
	'add' operation ('j.V') [21]  (0.798 ns)
	'store' operation ('store_ln90', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:90) of variable 'j.V' on local variable 'j.V' [45]  (0.427 ns)
	blocking operation 0.146 ns on control path)

 <State 2>: 1.74ns
The critical path consists of the following:
	fifo read operation ('tmp.V', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'imgInput2_data239' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [28]  (1.2 ns)
	'mul' operation of DSP[31] ('ret.V') [31]  (0.535 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[31] ('ret.V') [31]  (0.535 ns)

 <State 4>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[31] ('ret.V') [31]  (0.535 ns)

 <State 5>: 1.69ns
The critical path consists of the following:
	'mul' operation of DSP[31] ('ret.V') [31]  (0 ns)
	'icmp' operation ('icmp_ln47', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:47) [33]  (0.881 ns)
	'select' operation ('t.V') [35]  (0 ns)
	'select' operation ('t.V', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:112) [41]  (0.403 ns)
	'select' operation ('t.V', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:116) [43]  (0.403 ns)

 <State 6>: 1.2ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'gain_out_data240' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [44]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
