m255
K3
z0
13
cModel Technology
Z0 d/home/timmy/Git/Learn-VHDL/CH6/CH6-2/simulation/qsim
vBCD_seven_seg_A
Z1 !s110 1583767528
!i10b 1
!s100 ?^ePWeP5Ynj`6>Xzl`L;e0
Id[z`f9]lBY]IEGoWn:cJ92
Z2 V`JN@9S9cnhjKRR_L]QIcM3
R0
w1583767526
8BCD_seven_seg_A.vo
FBCD_seven_seg_A.vo
Z3 L0 32
Z4 OV;L;10.3d;59
r1
!s85 0
31
!s108 1583767528.833370
!s107 BCD_seven_seg_A.vo|
!s90 -work|work|BCD_seven_seg_A.vo|
!i113 1
Z5 o-work work
n@b@c@d_seven_seg_@a
vBCD_seven_seg_A_vlg_check_tst
R1
!i10b 1
!s100 7S>__FaK=Xk675]FZBXcT0
IF0jBbRjE0P<>MMO;_39ZV3
R2
R0
Z6 w1583767521
Z7 8BCD_seven_seg_A.vwf.vt
Z8 FBCD_seven_seg_A.vwf.vt
L0 64
R4
r1
!s85 0
31
Z9 !s108 1583767528.972810
Z10 !s107 BCD_seven_seg_A.vwf.vt|
Z11 !s90 -work|work|BCD_seven_seg_A.vwf.vt|
!i113 1
R5
n@b@c@d_seven_seg_@a_vlg_check_tst
vBCD_seven_seg_A_vlg_sample_tst
R1
!i10b 1
!s100 ?;F`PPoOYNK05io?>LN392
IiQj@=[YR3KfBnSf4^92nT0
R2
R0
R6
R7
R8
Z12 L0 30
R4
r1
!s85 0
31
R9
R10
R11
!i113 1
R5
n@b@c@d_seven_seg_@a_vlg_sample_tst
vBCD_seven_seg_A_vlg_vec_tst
R1
!i10b 1
!s100 4D7I39cUPKCkgJ]=J50T=2
Ig43:AkzHP3Fm7fFZj?dO13
R2
R0
R6
R7
R8
L0 328
R4
r1
!s85 0
31
R9
R10
R11
!i113 1
R5
n@b@c@d_seven_seg_@a_vlg_vec_tst
vBCD_seven_seg_seven_four_four_seven
!s110 1584366690
!i10b 1
!s100 R9SX_ABMn[o7YUD?eKkG;2
IiJjm>]WkC;]bz9:ICcgl<2
R2
R0
w1584366689
8BCD_seven_seg_seven_four_four_seven.vo
FBCD_seven_seg_seven_four_four_seven.vo
R3
R4
r1
!s85 0
31
!s108 1584366690.995643
!s107 BCD_seven_seg_seven_four_four_seven.vo|
!s90 -work|work|BCD_seven_seg_seven_four_four_seven.vo|
!i113 1
R5
n@b@c@d_seven_seg_seven_four_four_seven
vBCD_seven_seg_seven_four_four_seven_vlg_check_tst
Z13 !s110 1584366691
!i10b 1
!s100 H>WHYELz_Cfi0iOccHX]e1
I@F>cnzO>=9Y41L>1aSOWH0
R2
R0
Z14 w1584366685
Z15 8BCD_seven_seg_seven_four_four_seven.vwf.vt
Z16 FBCD_seven_seg_seven_four_four_seven.vwf.vt
Z17 L0 70
R4
r1
!s85 0
31
Z18 !s108 1584366691.032866
Z19 !s107 BCD_seven_seg_seven_four_four_seven.vwf.vt|
Z20 !s90 -work|work|BCD_seven_seg_seven_four_four_seven.vwf.vt|
!i113 1
R5
n@b@c@d_seven_seg_seven_four_four_seven_vlg_check_tst
vBCD_seven_seg_seven_four_four_seven_vlg_sample_tst
R13
!i10b 1
!s100 K4F`Pe^9TR^C_MKbPIc6B3
I<=5nSXfd;n95T7WK]l__90
R2
R0
R14
R15
R16
R12
R4
r1
!s85 0
31
R18
R19
R20
!i113 1
R5
n@b@c@d_seven_seg_seven_four_four_seven_vlg_sample_tst
vBCD_seven_seg_seven_four_four_seven_vlg_vec_tst
R13
!i10b 1
!s100 S?3K:z`MhJ00G6XUg?`J:0
IFTzK]90FJkB18QUl_32cW2
R2
R0
R14
R15
R16
L0 362
R4
r1
!s85 0
31
R18
R19
R20
!i113 1
R5
n@b@c@d_seven_seg_seven_four_four_seven_vlg_vec_tst
vBCD_seven_seg_seven_four_two_four_eight
Z21 !s110 1603351965
!i10b 1
!s100 _f@B>^NSlmaKk9z<QN_j>2
IJLf07K5h[HPkS>QdVW<oY0
R2
Z22 d/home/timmy/Git/Digital-Logic-Design/Digital_Logic_Practice/CH6/CH6-2/simulation/qsim
w1603351964
8BCD_seven_seg_seven_four_two_four_eight.vo
FBCD_seven_seg_seven_four_two_four_eight.vo
R3
R4
r1
!s85 0
31
!s108 1603351965.147438
!s107 BCD_seven_seg_seven_four_two_four_eight.vo|
!s90 -work|work|BCD_seven_seg_seven_four_two_four_eight.vo|
!i113 1
R5
n@b@c@d_seven_seg_seven_four_two_four_eight
vBCD_seven_seg_seven_four_two_four_eight_error
Z23 !s110 1603440408
!i10b 1
!s100 bO2]3QlH=iY1S4PBj`bVC1
IUQfYL0m4`n0Mm5W[@]F;Z3
R2
R22
w1603440407
8BCD_seven_seg_seven_four_two_four_eight_error.vo
FBCD_seven_seg_seven_four_two_four_eight_error.vo
R3
R4
r1
!s85 0
31
!s108 1603440408.247903
!s107 BCD_seven_seg_seven_four_two_four_eight_error.vo|
!s90 -work|work|BCD_seven_seg_seven_four_two_four_eight_error.vo|
!i113 1
R5
n@b@c@d_seven_seg_seven_four_two_four_eight_error
vBCD_seven_seg_seven_four_two_four_eight_error_vlg_check_tst
R23
!i10b 1
!s100 kNCNbYYXC2gW5zGgE>0a51
ISYYM?A_>@;42mY[HeJ1jY1
R2
R22
Z24 w1603440401
Z25 8BCD_seven_seg_seven_four_two_four_eight_error.vwf.vt
Z26 FBCD_seven_seg_seven_four_two_four_eight_error.vwf.vt
R17
R4
r1
!s85 0
31
Z27 !s108 1603440408.293511
Z28 !s107 BCD_seven_seg_seven_four_two_four_eight_error.vwf.vt|
Z29 !s90 -work|work|BCD_seven_seg_seven_four_two_four_eight_error.vwf.vt|
!i113 1
R5
n@b@c@d_seven_seg_seven_four_two_four_eight_error_vlg_check_tst
vBCD_seven_seg_seven_four_two_four_eight_error_vlg_sample_tst
R23
!i10b 1
!s100 eW>?]=4OTf:0c;?T_8GQ]1
Iz4Q@RzGno`m2`agMkEc2o0
R2
R22
R24
R25
R26
R12
R4
r1
!s85 0
31
R27
R28
R29
!i113 1
R5
n@b@c@d_seven_seg_seven_four_two_four_eight_error_vlg_sample_tst
vBCD_seven_seg_seven_four_two_four_eight_error_vlg_vec_tst
R23
!i10b 1
!s100 GRR2EiHn=;?l1_6V1SE4K3
Ikil5labUScgAEA<ha40f31
R2
R22
R24
R25
R26
Z30 L0 446
R4
r1
!s85 0
31
R27
R28
R29
!i113 1
R5
n@b@c@d_seven_seg_seven_four_two_four_eight_error_vlg_vec_tst
vBCD_seven_seg_seven_four_two_four_eight_vlg_check_tst
R21
!i10b 1
!s100 09CaH6Ngn<Zo0O9Z7GZNh1
Ie1<dnonnH18fV?EoVeXXT1
R2
R22
Z31 w1603351959
Z32 8BCD_seven_seg_seven_four_two_four_eight.vwf.vt
Z33 FBCD_seven_seg_seven_four_two_four_eight.vwf.vt
R17
R4
r1
!s85 0
31
Z34 !s108 1603351965.192956
Z35 !s107 BCD_seven_seg_seven_four_two_four_eight.vwf.vt|
Z36 !s90 -work|work|BCD_seven_seg_seven_four_two_four_eight.vwf.vt|
!i113 1
R5
n@b@c@d_seven_seg_seven_four_two_four_eight_vlg_check_tst
vBCD_seven_seg_seven_four_two_four_eight_vlg_sample_tst
R21
!i10b 1
!s100 imTc`81[b4[6UdNdDJDRK1
I;nl75fXlz71><2>971KlD1
R2
R22
R31
R32
R33
R12
R4
r1
!s85 0
31
R34
R35
R36
!i113 1
R5
n@b@c@d_seven_seg_seven_four_two_four_eight_vlg_sample_tst
vBCD_seven_seg_seven_four_two_four_eight_vlg_vec_tst
R21
!i10b 1
!s100 @990Tn3?44=W8aP90Dao83
IEDNe^<zW^<0hGe=@?P_7c2
R2
R22
R31
R32
R33
R30
R4
r1
!s85 0
31
R34
R35
R36
!i113 1
R5
n@b@c@d_seven_seg_seven_four_two_four_eight_vlg_vec_tst
