Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  2 17:49:58 2024
| Host         : DELLINS15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file IMain_timing_summary_routed.rpt -pb IMain_timing_summary_routed.pb -rpx IMain_timing_summary_routed.rpx -warn_on_violation
| Design       : IMain
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     42          
LUTAR-1    Warning           LUT drives async reset alert    14          
TIMING-18  Warning           Missing input or output delay   20          
TIMING-20  Warning           Non-clocked latch               65          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1229)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (163)
5. checking no_input_delay (7)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1229)
---------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: piIMEna (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: piIMRst (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instCommProtRx/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instCommProtRx/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: instCommProtRx/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instCommProtRx/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/poCPRxData_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instCommProtRx/rxrdy_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instDecodeCmd/auto_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instDecodeCmd/stop_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: instUaRx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: instUaRx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instUaRx/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: instUaRx/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/brgrst_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: instUaTx/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (163)
--------------------------------------------------
 There are 163 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.616        0.000                      0                  377        0.140        0.000                      0                  377        4.500        0.000                       0                   229  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.719        0.000                      0                  333        0.140        0.000                      0                  333        4.500        0.000                       0                   229  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      4.616        0.000                      0                   44        0.695        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 instUaRx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/rxrdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.906ns (17.545%)  route 4.258ns (82.455%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.617     5.219    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  instUaRx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  instUaRx/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          1.067     6.743    instUaRx/state[0]
    SLICE_X49Y103        LUT4 (Prop_lut4_I1_O)        0.152     6.895 r  instUaRx/rxc_BUFG_inst_i_1/O
                         net (fo=5, routed)           1.122     8.016    rxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298     8.314 r  rxc_BUFG_inst/O
                         net (fo=30, routed)          2.069    10.383    instCommProtRx/rxc_BUFG
    SLICE_X46Y106        FDRE                                         r  instCommProtRx/rxrdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.497    14.919    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X46Y106        FDRE                                         r  instCommProtRx/rxrdy_reg/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X46Y106        FDRE (Setup_fdre_C_D)       -0.058    15.102    instCommProtRx/rxrdy_reg
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 instToDisplay/instCounter/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instToDisplay/instCounter/val_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 1.185ns (24.986%)  route 3.558ns (75.014%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.618     5.220    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X47Y105        FDCE                                         r  instToDisplay/instCounter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDCE (Prop_fdce_C_Q)         0.456     5.676 r  instToDisplay/instCounter/count_reg[4]/Q
                         net (fo=2, routed)           0.954     6.631    instToDisplay/instCounter/count[4]
    SLICE_X48Y106        LUT4 (Prop_lut4_I1_O)        0.124     6.755 r  instToDisplay/instCounter/count[27]_i_6/O
                         net (fo=1, routed)           0.424     7.179    instToDisplay/instCounter/count[27]_i_6_n_0
    SLICE_X47Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.303 r  instToDisplay/instCounter/count[27]_i_2/O
                         net (fo=28, routed)          1.436     8.739    instToDisplay/instCounter/count[27]_i_2_n_0
    SLICE_X45Y104        LUT4 (Prop_lut4_I1_O)        0.154     8.893 r  instToDisplay/instCounter/val[2]_i_2/O
                         net (fo=3, routed)           0.743     9.636    instToDisplay/instCounter/val0
    SLICE_X44Y101        LUT4 (Prop_lut4_I2_O)        0.327     9.963 r  instToDisplay/instCounter/val[1]_i_1/O
                         net (fo=1, routed)           0.000     9.963    instToDisplay/instCounter/val[1]_i_1_n_0
    SLICE_X44Y101        FDCE                                         r  instToDisplay/instCounter/val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.500    14.922    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X44Y101        FDCE                                         r  instToDisplay/instCounter/val_reg[1]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X44Y101        FDCE (Setup_fdce_C_D)        0.029    15.175    instToDisplay/instCounter/val_reg[1]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 instToDisplay/instCounter/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instToDisplay/instCounter/val_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 1.211ns (25.395%)  route 3.558ns (74.605%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.618     5.220    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X47Y105        FDCE                                         r  instToDisplay/instCounter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDCE (Prop_fdce_C_Q)         0.456     5.676 r  instToDisplay/instCounter/count_reg[4]/Q
                         net (fo=2, routed)           0.954     6.631    instToDisplay/instCounter/count[4]
    SLICE_X48Y106        LUT4 (Prop_lut4_I1_O)        0.124     6.755 r  instToDisplay/instCounter/count[27]_i_6/O
                         net (fo=1, routed)           0.424     7.179    instToDisplay/instCounter/count[27]_i_6_n_0
    SLICE_X47Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.303 r  instToDisplay/instCounter/count[27]_i_2/O
                         net (fo=28, routed)          1.436     8.739    instToDisplay/instCounter/count[27]_i_2_n_0
    SLICE_X45Y104        LUT4 (Prop_lut4_I1_O)        0.154     8.893 r  instToDisplay/instCounter/val[2]_i_2/O
                         net (fo=3, routed)           0.743     9.636    instToDisplay/instCounter/val0
    SLICE_X44Y101        LUT4 (Prop_lut4_I2_O)        0.353     9.989 r  instToDisplay/instCounter/val[2]_i_1/O
                         net (fo=1, routed)           0.000     9.989    instToDisplay/instCounter/val[2]_i_1_n_0
    SLICE_X44Y101        FDCE                                         r  instToDisplay/instCounter/val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.500    14.922    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X44Y101        FDCE                                         r  instToDisplay/instCounter/val_reg[2]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X44Y101        FDCE (Setup_fdce_C_D)        0.075    15.221    instToDisplay/instCounter/val_reg[2]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/fpower_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.963ns (22.773%)  route 3.266ns (77.227%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.618     5.220    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.419     5.639 r  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.878     6.517    instCommProtRx/Q[2]
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.296     6.813 f  instCommProtRx/fpower[6]_i_6/O
                         net (fo=7, routed)           0.594     7.408    instCommProtRx/fpower[6]_i_6_n_0
    SLICE_X43Y104        LUT4 (Prop_lut4_I3_O)        0.124     7.532 r  instCommProtRx/fpower[6]_i_2/O
                         net (fo=23, routed)          0.998     8.530    instCommProtRx/FSM_onehot_state_reg[5]_0[0]
    SLICE_X42Y107        LUT5 (Prop_lut5_I1_O)        0.124     8.654 r  instCommProtRx/fpower[6]_i_1/O
                         net (fo=5, routed)           0.795     9.449    instDecodeCmd/SR[0]
    SLICE_X40Y106        FDRE                                         r  instDecodeCmd/fpower_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.502    14.924    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X40Y106        FDRE                                         r  instDecodeCmd/fpower_reg[0]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X40Y106        FDRE (Setup_fdre_C_R)       -0.429    14.719    instDecodeCmd/fpower_reg[0]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/fpower_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.963ns (22.773%)  route 3.266ns (77.227%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.618     5.220    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.419     5.639 r  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.878     6.517    instCommProtRx/Q[2]
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.296     6.813 f  instCommProtRx/fpower[6]_i_6/O
                         net (fo=7, routed)           0.594     7.408    instCommProtRx/fpower[6]_i_6_n_0
    SLICE_X43Y104        LUT4 (Prop_lut4_I3_O)        0.124     7.532 r  instCommProtRx/fpower[6]_i_2/O
                         net (fo=23, routed)          0.998     8.530    instCommProtRx/FSM_onehot_state_reg[5]_0[0]
    SLICE_X42Y107        LUT5 (Prop_lut5_I1_O)        0.124     8.654 r  instCommProtRx/fpower[6]_i_1/O
                         net (fo=5, routed)           0.795     9.449    instDecodeCmd/SR[0]
    SLICE_X40Y106        FDRE                                         r  instDecodeCmd/fpower_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.502    14.924    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X40Y106        FDRE                                         r  instDecodeCmd/fpower_reg[1]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X40Y106        FDRE (Setup_fdre_C_R)       -0.429    14.719    instDecodeCmd/fpower_reg[1]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/fpower_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.963ns (22.773%)  route 3.266ns (77.227%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.618     5.220    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.419     5.639 r  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.878     6.517    instCommProtRx/Q[2]
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.296     6.813 f  instCommProtRx/fpower[6]_i_6/O
                         net (fo=7, routed)           0.594     7.408    instCommProtRx/fpower[6]_i_6_n_0
    SLICE_X43Y104        LUT4 (Prop_lut4_I3_O)        0.124     7.532 r  instCommProtRx/fpower[6]_i_2/O
                         net (fo=23, routed)          0.998     8.530    instCommProtRx/FSM_onehot_state_reg[5]_0[0]
    SLICE_X42Y107        LUT5 (Prop_lut5_I1_O)        0.124     8.654 r  instCommProtRx/fpower[6]_i_1/O
                         net (fo=5, routed)           0.795     9.449    instDecodeCmd/SR[0]
    SLICE_X40Y106        FDSE                                         r  instDecodeCmd/fpower_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.502    14.924    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X40Y106        FDSE                                         r  instDecodeCmd/fpower_reg[2]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X40Y106        FDSE (Setup_fdse_C_S)       -0.429    14.719    instDecodeCmd/fpower_reg[2]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/fpower_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.963ns (22.773%)  route 3.266ns (77.227%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.618     5.220    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.419     5.639 r  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.878     6.517    instCommProtRx/Q[2]
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.296     6.813 f  instCommProtRx/fpower[6]_i_6/O
                         net (fo=7, routed)           0.594     7.408    instCommProtRx/fpower[6]_i_6_n_0
    SLICE_X43Y104        LUT4 (Prop_lut4_I3_O)        0.124     7.532 r  instCommProtRx/fpower[6]_i_2/O
                         net (fo=23, routed)          0.998     8.530    instCommProtRx/FSM_onehot_state_reg[5]_0[0]
    SLICE_X42Y107        LUT5 (Prop_lut5_I1_O)        0.124     8.654 r  instCommProtRx/fpower[6]_i_1/O
                         net (fo=5, routed)           0.795     9.449    instDecodeCmd/SR[0]
    SLICE_X40Y106        FDSE                                         r  instDecodeCmd/fpower_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.502    14.924    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X40Y106        FDSE                                         r  instDecodeCmd/fpower_reg[5]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X40Y106        FDSE (Setup_fdse_C_S)       -0.429    14.719    instDecodeCmd/fpower_reg[5]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/fpower_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.963ns (23.692%)  route 3.102ns (76.308%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.618     5.220    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.419     5.639 r  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.878     6.517    instCommProtRx/Q[2]
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.296     6.813 f  instCommProtRx/fpower[6]_i_6/O
                         net (fo=7, routed)           0.594     7.408    instCommProtRx/fpower[6]_i_6_n_0
    SLICE_X43Y104        LUT4 (Prop_lut4_I3_O)        0.124     7.532 r  instCommProtRx/fpower[6]_i_2/O
                         net (fo=23, routed)          0.998     8.530    instCommProtRx/FSM_onehot_state_reg[5]_0[0]
    SLICE_X42Y107        LUT5 (Prop_lut5_I1_O)        0.124     8.654 r  instCommProtRx/fpower[6]_i_1/O
                         net (fo=5, routed)           0.631     9.285    instDecodeCmd/SR[0]
    SLICE_X42Y107        FDSE                                         r  instDecodeCmd/fpower_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.498    14.920    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X42Y107        FDSE                                         r  instDecodeCmd/fpower_reg[6]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X42Y107        FDSE (Setup_fdse_C_S)       -0.524    14.620    instDecodeCmd/fpower_reg[6]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 instUaTx/instUaTxBRG/auxCount_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/FSM_onehot_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 0.952ns (20.753%)  route 3.635ns (79.247%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.617     5.219    instUaTx/instUaTxBRG/piIMClk_IBUF_BUFG
    SLICE_X51Y100        FDSE                                         r  instUaTx/instUaTxBRG/auxCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  instUaTx/instUaTxBRG/auxCount_reg[11]/Q
                         net (fo=3, routed)           1.300     6.976    instUaTx/instUaTxBRG/auxCount[11]
    SLICE_X51Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.100 r  instUaTx/instUaTxBRG/FSM_onehot_state[9]_i_4/O
                         net (fo=1, routed)           0.637     7.737    instUaTx/instUaTxBRG/FSM_onehot_state[9]_i_4_n_0
    SLICE_X51Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.861 r  instUaTx/instUaTxBRG/FSM_onehot_state[9]_i_2/O
                         net (fo=15, routed)          0.646     8.507    instUaTx/instUaTxBRG/FSM_onehot_state[9]_i_2_n_0
    SLICE_X51Y99         LUT2 (Prop_lut2_I0_O)        0.124     8.631 r  instUaTx/instUaTxBRG/FSM_onehot_state[9]_i_1/O
                         net (fo=12, routed)          1.052     9.683    instUaRx/FSM_onehot_state_reg[11]
    SLICE_X48Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.807 r  instUaRx/FSM_onehot_state[11]_i_1/O
                         net (fo=1, routed)           0.000     9.807    instUaTx/D[0]
    SLICE_X48Y103        FDRE                                         r  instUaTx/FSM_onehot_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.497    14.919    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X48Y103        FDRE                                         r  instUaTx/FSM_onehot_state_reg[11]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X48Y103        FDRE (Setup_fdre_C_D)        0.029    15.172    instUaTx/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 instToDisplay/instCounter/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instToDisplay/instCounter/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.199ns (26.500%)  route 3.326ns (73.500%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.618     5.220    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X47Y105        FDCE                                         r  instToDisplay/instCounter/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDCE (Prop_fdce_C_Q)         0.419     5.639 r  instToDisplay/instCounter/count_reg[9]/Q
                         net (fo=2, routed)           0.967     6.606    instToDisplay/instCounter/count[9]
    SLICE_X44Y105        LUT4 (Prop_lut4_I0_O)        0.296     6.902 f  instToDisplay/instCounter/count[27]_i_7/O
                         net (fo=1, routed)           0.856     7.758    instToDisplay/instCounter/count[27]_i_7_n_0
    SLICE_X45Y104        LUT5 (Prop_lut5_I4_O)        0.152     7.910 f  instToDisplay/instCounter/count[27]_i_3/O
                         net (fo=28, routed)          1.503     9.413    instToDisplay/instCounter/count[27]_i_3_n_0
    SLICE_X47Y110        LUT4 (Prop_lut4_I2_O)        0.332     9.745 r  instToDisplay/instCounter/count[26]_i_1/O
                         net (fo=1, routed)           0.000     9.745    instToDisplay/instCounter/count_0[26]
    SLICE_X47Y110        FDCE                                         r  instToDisplay/instCounter/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.495    14.917    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X47Y110        FDCE                                         r  instToDisplay/instCounter/count_reg[26]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X47Y110        FDCE (Setup_fdce_C_D)        0.029    15.187    instToDisplay/instCounter/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  5.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 instCommProtRx/instTTrigger/auxCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.567     1.486    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  instCommProtRx/instTTrigger/auxCount_reg[2]/Q
                         net (fo=2, routed)           0.125     1.776    instCommProtRx/instTTrigger/auxCount_reg[2]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  instCommProtRx/instTTrigger/auxCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.932    instCommProtRx/instTTrigger/auxCount_reg[0]_i_2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.972 r  instCommProtRx/instTTrigger/auxCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.973    instCommProtRx/instTTrigger/auxCount_reg[4]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.026 r  instCommProtRx/instTTrigger/auxCount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.026    instCommProtRx/instTTrigger/auxCount_reg[8]_i_1_n_7
    SLICE_X46Y100        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.832     1.997    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[8]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    instCommProtRx/instTTrigger/auxCount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 instCommProtRx/instTTrigger/auxCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.567     1.486    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  instCommProtRx/instTTrigger/auxCount_reg[2]/Q
                         net (fo=2, routed)           0.125     1.776    instCommProtRx/instTTrigger/auxCount_reg[2]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  instCommProtRx/instTTrigger/auxCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.932    instCommProtRx/instTTrigger/auxCount_reg[0]_i_2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.972 r  instCommProtRx/instTTrigger/auxCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.973    instCommProtRx/instTTrigger/auxCount_reg[4]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.039 r  instCommProtRx/instTTrigger/auxCount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.039    instCommProtRx/instTTrigger/auxCount_reg[8]_i_1_n_5
    SLICE_X46Y100        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.832     1.997    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[10]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    instCommProtRx/instTTrigger/auxCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 instCommProtRx/instTTrigger/auxCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.254ns (49.355%)  route 0.261ns (50.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.567     1.486    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  instCommProtRx/instTTrigger/auxCount_reg[2]/Q
                         net (fo=2, routed)           0.062     1.712    instCommProtRx/instTTrigger/auxCount_reg[2]
    SLICE_X47Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.757 r  instCommProtRx/instTTrigger/trigger_i_3/O
                         net (fo=1, routed)           0.199     1.956    instCommProtRx/instTTrigger/trigger_i_3_n_0
    SLICE_X47Y101        LUT5 (Prop_lut5_I2_O)        0.045     2.001 r  instCommProtRx/instTTrigger/trigger_i_1/O
                         net (fo=1, routed)           0.000     2.001    instCommProtRx/instTTrigger/trigger_i_1_n_0
    SLICE_X47Y101        FDCE                                         r  instCommProtRx/instTTrigger/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.832     1.997    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  instCommProtRx/instTTrigger/trigger_reg/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y101        FDCE (Hold_fdce_C_D)         0.091     1.842    instCommProtRx/instTTrigger/trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 instCommProtRx/instTTrigger/auxCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.567     1.486    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  instCommProtRx/instTTrigger/auxCount_reg[2]/Q
                         net (fo=2, routed)           0.125     1.776    instCommProtRx/instTTrigger/auxCount_reg[2]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  instCommProtRx/instTTrigger/auxCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.932    instCommProtRx/instTTrigger/auxCount_reg[0]_i_2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.972 r  instCommProtRx/instTTrigger/auxCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.973    instCommProtRx/instTTrigger/auxCount_reg[4]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.062 r  instCommProtRx/instTTrigger/auxCount_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.062    instCommProtRx/instTTrigger/auxCount_reg[8]_i_1_n_6
    SLICE_X46Y100        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.832     1.997    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[9]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    instCommProtRx/instTTrigger/auxCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 instCommProtRx/instTTrigger/auxCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.567     1.486    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  instCommProtRx/instTTrigger/auxCount_reg[2]/Q
                         net (fo=2, routed)           0.125     1.776    instCommProtRx/instTTrigger/auxCount_reg[2]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  instCommProtRx/instTTrigger/auxCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.932    instCommProtRx/instTTrigger/auxCount_reg[0]_i_2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.972 r  instCommProtRx/instTTrigger/auxCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.973    instCommProtRx/instTTrigger/auxCount_reg[4]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.064 r  instCommProtRx/instTTrigger/auxCount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.064    instCommProtRx/instTTrigger/auxCount_reg[8]_i_1_n_4
    SLICE_X46Y100        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.832     1.997    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[11]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    instCommProtRx/instTTrigger/auxCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 instCommProtRx/instTTrigger/auxCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.453ns (78.214%)  route 0.126ns (21.786%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.567     1.486    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  instCommProtRx/instTTrigger/auxCount_reg[2]/Q
                         net (fo=2, routed)           0.125     1.776    instCommProtRx/instTTrigger/auxCount_reg[2]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  instCommProtRx/instTTrigger/auxCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.932    instCommProtRx/instTTrigger/auxCount_reg[0]_i_2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.972 r  instCommProtRx/instTTrigger/auxCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.973    instCommProtRx/instTTrigger/auxCount_reg[4]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.013 r  instCommProtRx/instTTrigger/auxCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.013    instCommProtRx/instTTrigger/auxCount_reg[8]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.066 r  instCommProtRx/instTTrigger/auxCount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.066    instCommProtRx/instTTrigger/auxCount_reg[12]_i_1_n_7
    SLICE_X46Y101        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.832     1.997    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[12]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDCE (Hold_fdce_C_D)         0.134     1.885    instCommProtRx/instTTrigger/auxCount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 instCommProtRx/instTTrigger/auxCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.466ns (78.693%)  route 0.126ns (21.307%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.567     1.486    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  instCommProtRx/instTTrigger/auxCount_reg[2]/Q
                         net (fo=2, routed)           0.125     1.776    instCommProtRx/instTTrigger/auxCount_reg[2]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  instCommProtRx/instTTrigger/auxCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.932    instCommProtRx/instTTrigger/auxCount_reg[0]_i_2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.972 r  instCommProtRx/instTTrigger/auxCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.973    instCommProtRx/instTTrigger/auxCount_reg[4]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.013 r  instCommProtRx/instTTrigger/auxCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.013    instCommProtRx/instTTrigger/auxCount_reg[8]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.079 r  instCommProtRx/instTTrigger/auxCount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.079    instCommProtRx/instTTrigger/auxCount_reg[12]_i_1_n_5
    SLICE_X46Y101        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.832     1.997    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[14]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDCE (Hold_fdce_C_D)         0.134     1.885    instCommProtRx/instTTrigger/auxCount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 instUaTx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/instUaTxBRG/auxCount_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.451%)  route 0.322ns (69.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.560     1.479    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X48Y103        FDSE                                         r  instUaTx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDSE (Prop_fdse_C_Q)         0.141     1.620 r  instUaTx/FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          0.322     1.942    instUaTx/instUaTxBRG/Q[0]
    SLICE_X51Y98         FDSE                                         r  instUaTx/instUaTxBRG/auxCount_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.836     2.001    instUaTx/instUaTxBRG/piIMClk_IBUF_BUFG
    SLICE_X51Y98         FDSE                                         r  instUaTx/instUaTxBRG/auxCount_reg[0]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X51Y98         FDSE (Hold_fdse_C_S)        -0.018     1.737    instUaTx/instUaTxBRG/auxCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 instUaTx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/instUaTxBRG/auxCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.451%)  route 0.322ns (69.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.560     1.479    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X48Y103        FDSE                                         r  instUaTx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDSE (Prop_fdse_C_Q)         0.141     1.620 r  instUaTx/FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          0.322     1.942    instUaTx/instUaTxBRG/Q[0]
    SLICE_X51Y98         FDRE                                         r  instUaTx/instUaTxBRG/auxCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.836     2.001    instUaTx/instUaTxBRG/piIMClk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  instUaTx/instUaTxBRG/auxCount_reg[1]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X51Y98         FDRE (Hold_fdre_C_R)        -0.018     1.737    instUaTx/instUaTxBRG/auxCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 instUaTx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/instUaTxBRG/auxCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.451%)  route 0.322ns (69.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.560     1.479    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X48Y103        FDSE                                         r  instUaTx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDSE (Prop_fdse_C_Q)         0.141     1.620 r  instUaTx/FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          0.322     1.942    instUaTx/instUaTxBRG/Q[0]
    SLICE_X51Y98         FDRE                                         r  instUaTx/instUaTxBRG/auxCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.836     2.001    instUaTx/instUaTxBRG/piIMClk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  instUaTx/instUaTxBRG/auxCount_reg[2]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X51Y98         FDRE (Hold_fdre_C_R)        -0.018     1.737    instUaTx/instUaTxBRG/auxCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { piIMClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  piIMClk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y105   instComStatus/auxCount_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y107   instComStatus/auxCount_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y107   instComStatus/auxCount_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y108   instComStatus/auxCount_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y108   instComStatus/auxCount_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y108   instComStatus/auxCount_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y108   instComStatus/auxCount_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y109   instComStatus/auxCount_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y109   instComStatus/auxCount_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y105   instComStatus/auxCount_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y105   instComStatus/auxCount_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y107   instComStatus/auxCount_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y107   instComStatus/auxCount_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y107   instComStatus/auxCount_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y107   instComStatus/auxCount_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y108   instComStatus/auxCount_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y108   instComStatus/auxCount_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y108   instComStatus/auxCount_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y108   instComStatus/auxCount_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y105   instComStatus/auxCount_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y105   instComStatus/auxCount_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y107   instComStatus/auxCount_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y107   instComStatus/auxCount_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y107   instComStatus/auxCount_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y107   instComStatus/auxCount_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y108   instComStatus/auxCount_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y108   instComStatus/auxCount_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y108   instComStatus/auxCount_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y108   instComStatus/auxCount_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 instUaRx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/trigger_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 0.906ns (18.411%)  route 4.015ns (81.589%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.617     5.219    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  instUaRx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.456     5.675 f  instUaRx/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          1.067     6.743    instUaRx/state[0]
    SLICE_X49Y103        LUT4 (Prop_lut4_I1_O)        0.152     6.895 f  instUaRx/rxc_BUFG_inst_i_1/O
                         net (fo=5, routed)           1.122     8.016    rxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298     8.314 f  rxc_BUFG_inst/O
                         net (fo=30, routed)          1.826    10.140    instCommProtRx/instTTrigger/rxc_BUFG
    SLICE_X47Y101        FDCE                                         f  instCommProtRx/instTTrigger/trigger_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.498    14.920    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  instCommProtRx/instTTrigger/trigger_reg/C
                         clock pessimism              0.276    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X47Y101        FDCE (Recov_fdce_C_CLR)     -0.405    14.756    instCommProtRx/instTTrigger/trigger_reg
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 instUaRx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.906ns (18.404%)  route 4.017ns (81.596%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.617     5.219    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  instUaRx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.456     5.675 f  instUaRx/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          1.067     6.743    instUaRx/state[0]
    SLICE_X49Y103        LUT4 (Prop_lut4_I1_O)        0.152     6.895 f  instUaRx/rxc_BUFG_inst_i_1/O
                         net (fo=5, routed)           1.122     8.016    rxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298     8.314 f  rxc_BUFG_inst/O
                         net (fo=30, routed)          1.828    10.142    instCommProtRx/instTTrigger/rxc_BUFG
    SLICE_X46Y98         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.514    14.937    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[0]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X46Y98         FDCE (Recov_fdce_C_CLR)     -0.319    14.762    instCommProtRx/instTTrigger/auxCount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 instUaRx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.906ns (18.404%)  route 4.017ns (81.596%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.617     5.219    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  instUaRx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.456     5.675 f  instUaRx/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          1.067     6.743    instUaRx/state[0]
    SLICE_X49Y103        LUT4 (Prop_lut4_I1_O)        0.152     6.895 f  instUaRx/rxc_BUFG_inst_i_1/O
                         net (fo=5, routed)           1.122     8.016    rxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298     8.314 f  rxc_BUFG_inst/O
                         net (fo=30, routed)          1.828    10.142    instCommProtRx/instTTrigger/rxc_BUFG
    SLICE_X46Y98         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.514    14.937    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[1]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X46Y98         FDCE (Recov_fdce_C_CLR)     -0.319    14.762    instCommProtRx/instTTrigger/auxCount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 instUaRx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.906ns (18.404%)  route 4.017ns (81.596%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.617     5.219    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  instUaRx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.456     5.675 f  instUaRx/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          1.067     6.743    instUaRx/state[0]
    SLICE_X49Y103        LUT4 (Prop_lut4_I1_O)        0.152     6.895 f  instUaRx/rxc_BUFG_inst_i_1/O
                         net (fo=5, routed)           1.122     8.016    rxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298     8.314 f  rxc_BUFG_inst/O
                         net (fo=30, routed)          1.828    10.142    instCommProtRx/instTTrigger/rxc_BUFG
    SLICE_X46Y98         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.514    14.937    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[2]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X46Y98         FDCE (Recov_fdce_C_CLR)     -0.319    14.762    instCommProtRx/instTTrigger/auxCount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 instUaRx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.906ns (18.404%)  route 4.017ns (81.596%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.617     5.219    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  instUaRx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.456     5.675 f  instUaRx/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          1.067     6.743    instUaRx/state[0]
    SLICE_X49Y103        LUT4 (Prop_lut4_I1_O)        0.152     6.895 f  instUaRx/rxc_BUFG_inst_i_1/O
                         net (fo=5, routed)           1.122     8.016    rxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298     8.314 f  rxc_BUFG_inst/O
                         net (fo=30, routed)          1.828    10.142    instCommProtRx/instTTrigger/rxc_BUFG
    SLICE_X46Y98         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.514    14.937    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[3]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X46Y98         FDCE (Recov_fdce_C_CLR)     -0.319    14.762    instCommProtRx/instTTrigger/auxCount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 instUaRx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.906ns (18.404%)  route 4.017ns (81.596%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.617     5.219    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  instUaRx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.456     5.675 f  instUaRx/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          1.067     6.743    instUaRx/state[0]
    SLICE_X49Y103        LUT4 (Prop_lut4_I1_O)        0.152     6.895 f  instUaRx/rxc_BUFG_inst_i_1/O
                         net (fo=5, routed)           1.122     8.016    rxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298     8.314 f  rxc_BUFG_inst/O
                         net (fo=30, routed)          1.828    10.142    instCommProtRx/instTTrigger/rxc_BUFG
    SLICE_X46Y99         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.514    14.937    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[4]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X46Y99         FDCE (Recov_fdce_C_CLR)     -0.319    14.762    instCommProtRx/instTTrigger/auxCount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 instUaRx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.906ns (18.404%)  route 4.017ns (81.596%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.617     5.219    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  instUaRx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.456     5.675 f  instUaRx/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          1.067     6.743    instUaRx/state[0]
    SLICE_X49Y103        LUT4 (Prop_lut4_I1_O)        0.152     6.895 f  instUaRx/rxc_BUFG_inst_i_1/O
                         net (fo=5, routed)           1.122     8.016    rxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298     8.314 f  rxc_BUFG_inst/O
                         net (fo=30, routed)          1.828    10.142    instCommProtRx/instTTrigger/rxc_BUFG
    SLICE_X46Y99         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.514    14.937    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[5]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X46Y99         FDCE (Recov_fdce_C_CLR)     -0.319    14.762    instCommProtRx/instTTrigger/auxCount_reg[5]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 instUaRx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.906ns (18.404%)  route 4.017ns (81.596%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.617     5.219    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  instUaRx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.456     5.675 f  instUaRx/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          1.067     6.743    instUaRx/state[0]
    SLICE_X49Y103        LUT4 (Prop_lut4_I1_O)        0.152     6.895 f  instUaRx/rxc_BUFG_inst_i_1/O
                         net (fo=5, routed)           1.122     8.016    rxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298     8.314 f  rxc_BUFG_inst/O
                         net (fo=30, routed)          1.828    10.142    instCommProtRx/instTTrigger/rxc_BUFG
    SLICE_X46Y99         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.514    14.937    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[6]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X46Y99         FDCE (Recov_fdce_C_CLR)     -0.319    14.762    instCommProtRx/instTTrigger/auxCount_reg[6]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 instUaRx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.906ns (18.404%)  route 4.017ns (81.596%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.617     5.219    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  instUaRx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.456     5.675 f  instUaRx/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          1.067     6.743    instUaRx/state[0]
    SLICE_X49Y103        LUT4 (Prop_lut4_I1_O)        0.152     6.895 f  instUaRx/rxc_BUFG_inst_i_1/O
                         net (fo=5, routed)           1.122     8.016    rxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298     8.314 f  rxc_BUFG_inst/O
                         net (fo=30, routed)          1.828    10.142    instCommProtRx/instTTrigger/rxc_BUFG
    SLICE_X46Y99         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.514    14.937    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[7]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X46Y99         FDCE (Recov_fdce_C_CLR)     -0.319    14.762    instCommProtRx/instTTrigger/auxCount_reg[7]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 instUaRx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 0.906ns (18.411%)  route 4.015ns (81.589%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.617     5.219    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  instUaRx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.456     5.675 f  instUaRx/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          1.067     6.743    instUaRx/state[0]
    SLICE_X49Y103        LUT4 (Prop_lut4_I1_O)        0.152     6.895 f  instUaRx/rxc_BUFG_inst_i_1/O
                         net (fo=5, routed)           1.122     8.016    rxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298     8.314 f  rxc_BUFG_inst/O
                         net (fo=30, routed)          1.826    10.140    instCommProtRx/instTTrigger/rxc_BUFG
    SLICE_X46Y101        FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.498    14.920    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[12]/C
                         clock pessimism              0.276    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X46Y101        FDCE (Recov_fdce_C_CLR)     -0.319    14.842    instCommProtRx/instTTrigger/auxCount_reg[12]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 instDecodeCmd/auto_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDSetMD_reg__0/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.874%)  route 0.475ns (77.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.562     1.481    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X43Y104        FDRE                                         r  instDecodeCmd/auto_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  instDecodeCmd/auto_reg/Q
                         net (fo=17, routed)          0.475     2.098    instDecodeCmd/auto_reg_0
    SLICE_X43Y103        FDPE                                         f  instDecodeCmd/poDCMDSetMD_reg__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.831     1.997    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X43Y103        FDPE                                         r  instDecodeCmd/poDCMDSetMD_reg__0/C
                         clock pessimism             -0.499     1.497    
    SLICE_X43Y103        FDPE (Remov_fdpe_C_PRE)     -0.095     1.402    instDecodeCmd/poDCMDSetMD_reg__0
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 instDecodeCmd/auto_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDSetMI_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.874%)  route 0.475ns (77.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.562     1.481    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X43Y104        FDRE                                         r  instDecodeCmd/auto_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  instDecodeCmd/auto_reg/Q
                         net (fo=17, routed)          0.475     2.098    instDecodeCmd/auto_reg_0
    SLICE_X43Y103        FDPE                                         f  instDecodeCmd/poDCMDSetMI_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.831     1.997    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X43Y103        FDPE                                         r  instDecodeCmd/poDCMDSetMI_reg/C
                         clock pessimism             -0.499     1.497    
    SLICE_X43Y103        FDPE (Remov_fdpe_C_PRE)     -0.095     1.402    instDecodeCmd/poDCMDSetMI_reg
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.207ns (16.214%)  route 1.070ns (83.786%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.560     1.479    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.128     1.607 f  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.447     2.054    cmdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.133 f  cmdc_BUFG_inst/O
                         net (fo=37, routed)          0.623     2.756    instComStatus/cmdc_BUFG
    SLICE_X58Y105        FDCE                                         f  instComStatus/auxCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.831     1.996    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X58Y105        FDCE                                         r  instComStatus/auxCount_reg[0]/C
                         clock pessimism             -0.250     1.745    
    SLICE_X58Y105        FDCE (Remov_fdce_C_CLR)     -0.067     1.678    instComStatus/auxCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.207ns (16.226%)  route 1.069ns (83.774%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.560     1.479    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.128     1.607 f  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.447     2.054    cmdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.133 f  cmdc_BUFG_inst/O
                         net (fo=37, routed)          0.622     2.755    instComStatus/cmdc_BUFG
    SLICE_X58Y108        FDCE                                         f  instComStatus/auxCount_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.830     1.995    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X58Y108        FDCE                                         r  instComStatus/auxCount_reg[12]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X58Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.677    instComStatus/auxCount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.207ns (16.226%)  route 1.069ns (83.774%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.560     1.479    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.128     1.607 f  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.447     2.054    cmdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.133 f  cmdc_BUFG_inst/O
                         net (fo=37, routed)          0.622     2.755    instComStatus/cmdc_BUFG
    SLICE_X58Y108        FDCE                                         f  instComStatus/auxCount_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.830     1.995    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X58Y108        FDCE                                         r  instComStatus/auxCount_reg[13]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X58Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.677    instComStatus/auxCount_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.207ns (16.226%)  route 1.069ns (83.774%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.560     1.479    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.128     1.607 f  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.447     2.054    cmdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.133 f  cmdc_BUFG_inst/O
                         net (fo=37, routed)          0.622     2.755    instComStatus/cmdc_BUFG
    SLICE_X58Y108        FDCE                                         f  instComStatus/auxCount_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.830     1.995    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X58Y108        FDCE                                         r  instComStatus/auxCount_reg[14]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X58Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.677    instComStatus/auxCount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.207ns (16.226%)  route 1.069ns (83.774%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.560     1.479    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.128     1.607 f  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.447     2.054    cmdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.133 f  cmdc_BUFG_inst/O
                         net (fo=37, routed)          0.622     2.755    instComStatus/cmdc_BUFG
    SLICE_X58Y108        FDCE                                         f  instComStatus/auxCount_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.830     1.995    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X58Y108        FDCE                                         r  instComStatus/auxCount_reg[15]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X58Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.677    instComStatus/auxCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.207ns (16.226%)  route 1.069ns (83.774%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.560     1.479    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.128     1.607 f  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.447     2.054    cmdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.133 f  cmdc_BUFG_inst/O
                         net (fo=37, routed)          0.622     2.755    instComStatus/cmdc_BUFG
    SLICE_X58Y109        FDCE                                         f  instComStatus/auxCount_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.830     1.995    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X58Y109        FDCE                                         r  instComStatus/auxCount_reg[16]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X58Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.677    instComStatus/auxCount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.207ns (16.226%)  route 1.069ns (83.774%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.560     1.479    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.128     1.607 f  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.447     2.054    cmdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.133 f  cmdc_BUFG_inst/O
                         net (fo=37, routed)          0.622     2.755    instComStatus/cmdc_BUFG
    SLICE_X58Y109        FDCE                                         f  instComStatus/auxCount_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.830     1.995    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X58Y109        FDCE                                         r  instComStatus/auxCount_reg[17]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X58Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.677    instComStatus/auxCount_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 instCommProtRx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.207ns (16.226%)  route 1.069ns (83.774%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.560     1.479    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.128     1.607 f  instCommProtRx/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.447     2.054    cmdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.133 f  cmdc_BUFG_inst/O
                         net (fo=37, routed)          0.622     2.755    instComStatus/cmdc_BUFG
    SLICE_X58Y109        FDCE                                         f  instComStatus/auxCount_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.830     1.995    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X58Y109        FDCE                                         r  instComStatus/auxCount_reg[18]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X58Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.677    instComStatus/auxCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  1.078    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.440ns  (logic 5.221ns (33.814%)  route 10.219ns (66.186%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=103, routed)         5.957     7.498    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124     7.622 r  instToDisplay/instCounter/g0_b2/O
                         net (fo=1, routed)           4.262    11.885    poIMSevSeg_OBUF[2]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.440 r  poIMSevSeg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.440    poIMSevSeg[2]
    R10                                                               r  poIMSevSeg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.871ns  (logic 5.429ns (36.510%)  route 9.442ns (63.490%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=103, routed)         5.961     7.503    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.153     7.656 r  instToDisplay/instCounter/g0_b5/O
                         net (fo=1, routed)           3.481    11.136    poIMSevSeg_OBUF[5]
    R15                  OBUF (Prop_obuf_I_O)         3.735    14.871 r  poIMSevSeg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.871    poIMSevSeg[5]
    R15                                                               r  poIMSevSeg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.864ns  (logic 5.213ns (35.073%)  route 9.651ns (64.927%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=103, routed)         5.968     7.509    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124     7.633 r  instToDisplay/instCounter/g0_b0/O
                         net (fo=1, routed)           3.683    11.316    poIMSevSeg_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.548    14.864 r  poIMSevSeg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.864    poIMSevSeg[0]
    V16                                                               r  poIMSevSeg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            poIMDirMI[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.773ns  (logic 5.444ns (36.854%)  route 9.329ns (63.146%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=142, routed)         5.178     6.687    piIMRst_IBUF
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.150     6.837 r  poIMDirMD_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           4.151    10.988    poIMDirMI_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    14.773 r  poIMDirMI_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.773    poIMDirMI[0]
    T10                                                               r  poIMDirMI[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMPowerMD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.607ns  (logic 5.197ns (35.577%)  route 9.411ns (64.423%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=103, routed)         6.328     7.870    instHBridgeCtrlMD/instPwmGen/piIMEna_IBUF
    SLICE_X41Y102        LUT3 (Prop_lut3_I1_O)        0.124     7.994 r  instHBridgeCtrlMD/instPwmGen/poIMPowerMD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.082    11.076    poIMPowerMD_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.531    14.607 r  poIMPowerMD_OBUF_inst/O
                         net (fo=0)                   0.000    14.607    poIMPowerMD
    N17                                                               r  poIMPowerMD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.405ns  (logic 5.433ns (37.719%)  route 8.972ns (62.281%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=103, routed)         5.968     7.509    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.150     7.659 r  instToDisplay/instCounter/g0_b1/O
                         net (fo=1, routed)           3.004    10.663    poIMSevSeg_OBUF[1]
    M13                  OBUF (Prop_obuf_I_O)         3.742    14.405 r  poIMSevSeg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.405    poIMSevSeg[1]
    M13                                                               r  poIMSevSeg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.174ns  (logic 5.441ns (38.385%)  route 8.733ns (61.615%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=103, routed)         5.957     7.498    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.150     7.648 r  instToDisplay/instCounter/g0_b3/O
                         net (fo=1, routed)           2.777    10.425    poIMSevSeg_OBUF[3]
    R11                  OBUF (Prop_obuf_I_O)         3.749    14.174 r  poIMSevSeg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.174    poIMSevSeg[3]
    R11                                                               r  poIMSevSeg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.064ns  (logic 5.228ns (37.174%)  route 8.836ns (62.826%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=103, routed)         5.961     7.503    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124     7.627 r  instToDisplay/instCounter/g0_b4/O
                         net (fo=1, routed)           2.875    10.501    poIMSevSeg_OBUF[4]
    R13                  OBUF (Prop_obuf_I_O)         3.563    14.064 r  poIMSevSeg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.064    poIMSevSeg[4]
    R13                                                               r  poIMSevSeg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.839ns  (logic 5.199ns (37.569%)  route 8.639ns (62.431%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=103, routed)         5.685     7.227    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124     7.351 r  instToDisplay/instCounter/g0_b6/O
                         net (fo=1, routed)           2.954    10.305    poIMSevSeg_OBUF[6]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.839 r  poIMSevSeg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.839    poIMSevSeg[6]
    P15                                                               r  poIMSevSeg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            poIMPowerMI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.738ns  (logic 5.168ns (37.620%)  route 8.570ns (62.380%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=142, routed)         5.855     7.364    instHBridgeCtrlMI/instPwmGen/piIMRst_IBUF
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.488 r  instHBridgeCtrlMI/instPwmGen/poIMPowerMI_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.715    10.203    poIMPowerMI_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.535    13.738 r  poIMPowerMI_OBUF_inst/O
                         net (fo=0)                   0.000    13.738    poIMPowerMI
    P18                                                               r  poIMPowerMI (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instUaRx/latch_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            instUaRx/poUaRxData_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.158ns (61.421%)  route 0.099ns (38.579%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        LDCE                         0.000     0.000 r  instUaRx/latch_reg[4]/G
    SLICE_X49Y103        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  instUaRx/latch_reg[4]/Q
                         net (fo=1, routed)           0.099     0.257    instUaRx/latch[4]
    SLICE_X47Y104        LDCE                                         r  instUaRx/poUaRxData_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instCommProtRx/data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/poCPRxData_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.158ns (60.578%)  route 0.103ns (39.422%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        LDCE                         0.000     0.000 r  instCommProtRx/data_reg[0]/G
    SLICE_X44Y106        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  instCommProtRx/data_reg[0]/Q
                         net (fo=1, routed)           0.103     0.261    instCommProtRx/data_1[0]
    SLICE_X43Y107        LDCE                                         r  instCommProtRx/poCPRxData_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instCommProtRx/data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/poCPRxData_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.158ns (60.284%)  route 0.104ns (39.716%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        LDCE                         0.000     0.000 r  instCommProtRx/data_reg[2]/G
    SLICE_X44Y106        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  instCommProtRx/data_reg[2]/Q
                         net (fo=1, routed)           0.104     0.262    instCommProtRx/data_1[2]
    SLICE_X43Y107        LDCE                                         r  instCommProtRx/poCPRxData_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/poUaRxData_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            instUaTx/latch_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.158ns (58.654%)  route 0.111ns (41.346%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        LDCE                         0.000     0.000 r  instUaRx/poUaRxData_reg[0]/G
    SLICE_X49Y104        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  instUaRx/poUaRxData_reg[0]/Q
                         net (fo=7, routed)           0.111     0.269    instUaTx/poIMTx_OBUF_inst_i_3_0[0]
    SLICE_X47Y103        LDCE                                         r  instUaTx/latch_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/latch_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            instUaRx/poUaRxData_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.158ns (56.872%)  route 0.120ns (43.128%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        LDCE                         0.000     0.000 r  instUaRx/latch_reg[0]/G
    SLICE_X48Y106        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  instUaRx/latch_reg[0]/Q
                         net (fo=1, routed)           0.120     0.278    instUaRx/latch[0]
    SLICE_X49Y104        LDCE                                         r  instUaRx/poUaRxData_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/poUaRxData_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/cmd_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.158ns (54.788%)  route 0.130ns (45.212%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        LDCE                         0.000     0.000 r  instUaRx/poUaRxData_reg[7]/G
    SLICE_X45Y105        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  instUaRx/poUaRxData_reg[7]/Q
                         net (fo=4, routed)           0.130     0.288    instCommProtRx/poCPRxCmd_reg[7]_0[7]
    SLICE_X44Y103        LDCE                                         r  instCommProtRx/cmd_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/poUaRxData_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/cmd_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.158ns (53.478%)  route 0.137ns (46.522%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        LDCE                         0.000     0.000 r  instUaRx/poUaRxData_reg[6]/G
    SLICE_X45Y105        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  instUaRx/poUaRxData_reg[6]/Q
                         net (fo=9, routed)           0.137     0.295    instCommProtRx/poCPRxCmd_reg[7]_0[6]
    SLICE_X44Y103        LDCE                                         r  instCommProtRx/cmd_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instCommProtRx/data_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/poCPRxData_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.158ns (52.462%)  route 0.143ns (47.538%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        LDCE                         0.000     0.000 r  instCommProtRx/data_reg[10]/G
    SLICE_X47Y106        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  instCommProtRx/data_reg[10]/Q
                         net (fo=1, routed)           0.143     0.301    instCommProtRx/data_1[10]
    SLICE_X46Y107        LDCE                                         r  instCommProtRx/poCPRxData_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instCommProtRx/data_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/poCPRxData_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.158ns (49.365%)  route 0.162ns (50.635%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        LDCE                         0.000     0.000 r  instCommProtRx/data_reg[9]/G
    SLICE_X47Y106        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  instCommProtRx/data_reg[9]/Q
                         net (fo=1, routed)           0.162     0.320    instCommProtRx/data_1[9]
    SLICE_X43Y107        LDCE                                         r  instCommProtRx/poCPRxData_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/poUaRxData_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            instCommProtRx/cmd_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.158ns (49.261%)  route 0.163ns (50.739%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        LDCE                         0.000     0.000 r  instUaRx/poUaRxData_reg[2]/G
    SLICE_X45Y105        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  instUaRx/poUaRxData_reg[2]/Q
                         net (fo=10, routed)          0.163     0.321    instCommProtRx/poCPRxCmd_reg[7]_0[2]
    SLICE_X44Y103        LDCE                                         r  instCommProtRx/cmd_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instUaTx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.257ns  (logic 4.227ns (37.547%)  route 7.030ns (62.453%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.618     5.220    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X48Y103        FDSE                                         r  instUaTx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDSE (Prop_fdse_C_Q)         0.456     5.676 r  instUaTx/FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          0.991     6.667    instUaTx/brgrst
    SLICE_X48Y102        LUT4 (Prop_lut4_I1_O)        0.124     6.791 r  instUaTx/poIMTx_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.002     7.793    instUaTx/poIMTx_OBUF_inst_i_2_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.917 r  instUaTx/poIMTx_OBUF_inst_i_1/O
                         net (fo=2, routed)           5.037    12.954    poIMTxTest_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    16.477 r  poIMTx_OBUF_inst/O
                         net (fo=0)                   0.000    16.477    poIMTx
    D10                                                               r  poIMTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMI/powerSel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.235ns  (logic 4.445ns (39.567%)  route 6.790ns (60.433%))
  Logic Levels:           4  (LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.619     5.221    instHBridgeCtrlMI/piIMClk_IBUF_BUFG
    SLICE_X42Y103        FDCE                                         r  instHBridgeCtrlMI/powerSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDCE (Prop_fdce_C_Q)         0.518     5.739 r  instHBridgeCtrlMI/powerSel_reg[3]/Q
                         net (fo=9, routed)           1.093     6.832    instHBridgeCtrlMI/latchPoMI[3]
    SLICE_X43Y103        LUT5 (Prop_lut5_I4_O)        0.124     6.956 f  instHBridgeCtrlMI/g0_b0_i_8/O
                         net (fo=1, routed)           0.433     7.389    instToDisplay/instCounter/g0_b0_3
    SLICE_X43Y103        LUT5 (Prop_lut5_I1_O)        0.124     7.513 r  instToDisplay/instCounter/g0_b0_i_2/O
                         net (fo=7, routed)           1.001     8.515    instToDisplay/instCounter/dispData[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I1_O)        0.124     8.639 r  instToDisplay/instCounter/g0_b2/O
                         net (fo=1, routed)           4.262    12.901    poIMSevSeg_OBUF[2]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.457 r  poIMSevSeg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.457    poIMSevSeg[2]
    R10                                                               r  poIMSevSeg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMI/powerSel_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.656ns  (logic 4.655ns (43.685%)  route 6.001ns (56.315%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.619     5.221    instHBridgeCtrlMI/piIMClk_IBUF_BUFG
    SLICE_X42Y103        FDCE                                         r  instHBridgeCtrlMI/powerSel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDCE (Prop_fdce_C_Q)         0.518     5.739 r  instHBridgeCtrlMI/powerSel_reg[5]/Q
                         net (fo=10, routed)          1.035     6.774    instHBridgeCtrlMI/latchPoMI[5]
    SLICE_X42Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.898 r  instHBridgeCtrlMI/g0_b0_i_6/O
                         net (fo=1, routed)           0.499     7.397    instToDisplay/instCounter/g0_b0_1
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124     7.521 r  instToDisplay/instCounter/g0_b0_i_1/O
                         net (fo=7, routed)           0.986     8.507    instToDisplay/instCounter/dispData[0]
    SLICE_X40Y101        LUT5 (Prop_lut5_I0_O)        0.154     8.661 r  instToDisplay/instCounter/g0_b5/O
                         net (fo=1, routed)           3.481    12.142    poIMSevSeg_OBUF[5]
    R15                  OBUF (Prop_obuf_I_O)         3.735    15.877 r  poIMSevSeg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.877    poIMSevSeg[5]
    R15                                                               r  poIMSevSeg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMI/powerSel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.655ns  (logic 4.438ns (41.648%)  route 6.217ns (58.352%))
  Logic Levels:           4  (LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.619     5.221    instHBridgeCtrlMI/piIMClk_IBUF_BUFG
    SLICE_X42Y103        FDCE                                         r  instHBridgeCtrlMI/powerSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDCE (Prop_fdce_C_Q)         0.518     5.739 r  instHBridgeCtrlMI/powerSel_reg[3]/Q
                         net (fo=9, routed)           1.093     6.832    instHBridgeCtrlMI/latchPoMI[3]
    SLICE_X43Y103        LUT5 (Prop_lut5_I4_O)        0.124     6.956 f  instHBridgeCtrlMI/g0_b0_i_8/O
                         net (fo=1, routed)           0.433     7.389    instToDisplay/instCounter/g0_b0_3
    SLICE_X43Y103        LUT5 (Prop_lut5_I1_O)        0.124     7.513 r  instToDisplay/instCounter/g0_b0_i_2/O
                         net (fo=7, routed)           1.009     8.522    instToDisplay/instCounter/dispData[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I1_O)        0.124     8.646 r  instToDisplay/instCounter/g0_b0/O
                         net (fo=1, routed)           3.683    12.329    poIMSevSeg_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.548    15.876 r  poIMSevSeg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.876    poIMSevSeg[0]
    V16                                                               r  poIMSevSeg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instToDisplay/instCounter/val_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMDot
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.515ns  (logic 4.621ns (43.944%)  route 5.894ns (56.056%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.620     5.222    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X44Y101        FDCE                                         r  instToDisplay/instCounter/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDCE (Prop_fdce_C_Q)         0.456     5.678 r  instToDisplay/instCounter/val_reg[1]/Q
                         net (fo=10, routed)          0.621     6.299    instUaRx/cv[0]
    SLICE_X45Y103        LUT6 (Prop_lut6_I1_O)        0.124     6.423 r  instUaRx/poIMDot_OBUF_inst_i_9/O
                         net (fo=2, routed)           0.869     7.291    instToDisplay/instCounter/poIMDot_OBUF_inst_i_1_1
    SLICE_X42Y103        LUT3 (Prop_lut3_I2_O)        0.148     7.439 r  instToDisplay/instCounter/poIMDot_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.469     7.909    instToDisplay/instCounter/poIMDot_OBUF_inst_i_6_n_0
    SLICE_X42Y103        LUT6 (Prop_lut6_I4_O)        0.328     8.237 r  instToDisplay/instCounter/poIMDot_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.936    12.173    poIMDot_OBUF
    U11                  OBUF (Prop_obuf_I_O)         3.565    15.737 r  poIMDot_OBUF_inst/O
                         net (fo=0)                   0.000    15.737    poIMDot
    U11                                                               r  poIMDot (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMI/powerSel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.198ns  (logic 4.660ns (45.694%)  route 5.538ns (54.306%))
  Logic Levels:           4  (LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.619     5.221    instHBridgeCtrlMI/piIMClk_IBUF_BUFG
    SLICE_X42Y103        FDCE                                         r  instHBridgeCtrlMI/powerSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDCE (Prop_fdce_C_Q)         0.518     5.739 r  instHBridgeCtrlMI/powerSel_reg[3]/Q
                         net (fo=9, routed)           1.093     6.832    instHBridgeCtrlMI/latchPoMI[3]
    SLICE_X43Y103        LUT5 (Prop_lut5_I4_O)        0.124     6.956 f  instHBridgeCtrlMI/g0_b0_i_8/O
                         net (fo=1, routed)           0.433     7.389    instToDisplay/instCounter/g0_b0_3
    SLICE_X43Y103        LUT5 (Prop_lut5_I1_O)        0.124     7.513 r  instToDisplay/instCounter/g0_b0_i_2/O
                         net (fo=7, routed)           1.009     8.522    instToDisplay/instCounter/dispData[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I1_O)        0.152     8.674 r  instToDisplay/instCounter/g0_b1/O
                         net (fo=1, routed)           3.004    11.678    poIMSevSeg_OBUF[1]
    M13                  OBUF (Prop_obuf_I_O)         3.742    15.419 r  poIMSevSeg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.419    poIMSevSeg[1]
    M13                                                               r  poIMSevSeg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaTx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMTxTest
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.000ns  (logic 4.259ns (42.591%)  route 5.741ns (57.409%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.618     5.220    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X48Y103        FDSE                                         r  instUaTx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDSE (Prop_fdse_C_Q)         0.456     5.676 r  instUaTx/FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          0.991     6.667    instUaTx/brgrst
    SLICE_X48Y102        LUT4 (Prop_lut4_I1_O)        0.124     6.791 r  instUaTx/poIMTx_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.002     7.793    instUaTx/poIMTx_OBUF_inst_i_2_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.917 r  instUaTx/poIMTx_OBUF_inst_i_1/O
                         net (fo=2, routed)           3.748    11.665    poIMTxTest_OBUF
    U17                  OBUF (Prop_obuf_I_O)         3.555    15.220 r  poIMTxTest_OBUF_inst/O
                         net (fo=0)                   0.000    15.220    poIMTxTest
    U17                                                               r  poIMTxTest (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMI/powerSel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.971ns  (logic 4.667ns (46.806%)  route 5.304ns (53.194%))
  Logic Levels:           4  (LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.619     5.221    instHBridgeCtrlMI/piIMClk_IBUF_BUFG
    SLICE_X42Y103        FDCE                                         r  instHBridgeCtrlMI/powerSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDCE (Prop_fdce_C_Q)         0.518     5.739 r  instHBridgeCtrlMI/powerSel_reg[3]/Q
                         net (fo=9, routed)           1.093     6.832    instHBridgeCtrlMI/latchPoMI[3]
    SLICE_X43Y103        LUT5 (Prop_lut5_I4_O)        0.124     6.956 f  instHBridgeCtrlMI/g0_b0_i_8/O
                         net (fo=1, routed)           0.433     7.389    instToDisplay/instCounter/g0_b0_3
    SLICE_X43Y103        LUT5 (Prop_lut5_I1_O)        0.124     7.513 r  instToDisplay/instCounter/g0_b0_i_2/O
                         net (fo=7, routed)           1.001     8.515    instToDisplay/instCounter/dispData[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I1_O)        0.152     8.667 r  instToDisplay/instCounter/g0_b3/O
                         net (fo=1, routed)           2.777    11.443    poIMSevSeg_OBUF[3]
    R11                  OBUF (Prop_obuf_I_O)         3.749    15.193 r  poIMSevSeg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.193    poIMSevSeg[3]
    R11                                                               r  poIMSevSeg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMI/powerSel_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.848ns  (logic 4.453ns (45.216%)  route 5.395ns (54.784%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.619     5.221    instHBridgeCtrlMI/piIMClk_IBUF_BUFG
    SLICE_X42Y103        FDCE                                         r  instHBridgeCtrlMI/powerSel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDCE (Prop_fdce_C_Q)         0.518     5.739 r  instHBridgeCtrlMI/powerSel_reg[5]/Q
                         net (fo=10, routed)          1.035     6.774    instHBridgeCtrlMI/latchPoMI[5]
    SLICE_X42Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.898 r  instHBridgeCtrlMI/g0_b0_i_6/O
                         net (fo=1, routed)           0.499     7.397    instToDisplay/instCounter/g0_b0_1
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124     7.521 r  instToDisplay/instCounter/g0_b0_i_1/O
                         net (fo=7, routed)           0.986     8.507    instToDisplay/instCounter/dispData[0]
    SLICE_X40Y101        LUT5 (Prop_lut5_I0_O)        0.124     8.631 r  instToDisplay/instCounter/g0_b4/O
                         net (fo=1, routed)           2.875    11.506    poIMSevSeg_OBUF[4]
    R13                  OBUF (Prop_obuf_I_O)         3.563    15.069 r  poIMSevSeg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.069    poIMSevSeg[4]
    R13                                                               r  poIMSevSeg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMI/powerSel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.733ns  (logic 4.424ns (45.448%)  route 5.310ns (54.552%))
  Logic Levels:           4  (LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.619     5.221    instHBridgeCtrlMI/piIMClk_IBUF_BUFG
    SLICE_X42Y103        FDCE                                         r  instHBridgeCtrlMI/powerSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDCE (Prop_fdce_C_Q)         0.518     5.739 r  instHBridgeCtrlMI/powerSel_reg[3]/Q
                         net (fo=9, routed)           1.093     6.832    instHBridgeCtrlMI/latchPoMI[3]
    SLICE_X43Y103        LUT5 (Prop_lut5_I4_O)        0.124     6.956 f  instHBridgeCtrlMI/g0_b0_i_8/O
                         net (fo=1, routed)           0.433     7.389    instToDisplay/instCounter/g0_b0_3
    SLICE_X43Y103        LUT5 (Prop_lut5_I1_O)        0.124     7.513 r  instToDisplay/instCounter/g0_b0_i_2/O
                         net (fo=7, routed)           0.829     8.343    instToDisplay/instCounter/dispData[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I1_O)        0.124     8.467 r  instToDisplay/instCounter/g0_b6/O
                         net (fo=1, routed)           2.954    11.421    poIMSevSeg_OBUF[6]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.954 r  poIMSevSeg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.954    poIMSevSeg[6]
    P15                                                               r  poIMSevSeg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instUaRx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/brgrst_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.186ns (47.614%)  route 0.205ns (52.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.559     1.478    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  instUaRx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.141     1.619 f  instUaRx/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          0.205     1.824    instUaRx/state[0]
    SLICE_X48Y107        LUT4 (Prop_lut4_I3_O)        0.045     1.869 r  instUaRx/brgrst_reg_i_1/O
                         net (fo=1, routed)           0.000     1.869    instUaRx/brgrst__0
    SLICE_X48Y107        LDCE                                         r  instUaRx/brgrst_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/avg_power_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDPowerSelMD_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.186ns (44.166%)  route 0.235ns (55.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.562     1.481    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X39Y106        FDRE                                         r  instDecodeCmd/avg_power_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  instDecodeCmd/avg_power_reg[3]/Q
                         net (fo=2, routed)           0.112     1.734    instDecodeCmd/avg_power_reg_n_0_[3]
    SLICE_X40Y105        LUT6 (Prop_lut6_I1_O)        0.045     1.779 r  instDecodeCmd/poDCMDPowerSelMD[3]_C_i_1/O
                         net (fo=2, routed)           0.123     1.903    instDecodeCmd/p_0_out[3]
    SLICE_X42Y104        FDCE                                         r  instDecodeCmd/poDCMDPowerSelMD_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/avg_power_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDPowerSelMI_reg[6]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.209ns (47.336%)  route 0.233ns (52.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.561     1.480    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X38Y107        FDRE                                         r  instDecodeCmd/avg_power_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  instDecodeCmd/avg_power_reg[6]/Q
                         net (fo=2, routed)           0.113     1.758    instDecodeCmd/avg_power_reg_n_0_[6]
    SLICE_X40Y107        LUT6 (Prop_lut6_I0_O)        0.045     1.803 r  instDecodeCmd/poDCMDPowerSelMI[6]_C_i_1/O
                         net (fo=2, routed)           0.119     1.922    instDecodeCmd/poDCMDPowerSelMI[6]_C_i_1_n_0
    SLICE_X40Y108        FDPE                                         r  instDecodeCmd/poDCMDPowerSelMI_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/fpower_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDPowerSelMD_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.186ns (40.594%)  route 0.272ns (59.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.562     1.481    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X40Y106        FDRE                                         r  instDecodeCmd/fpower_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  instDecodeCmd/fpower_reg[0]/Q
                         net (fo=2, routed)           0.138     1.760    instDecodeCmd/fpower_reg_n_0_[0]
    SLICE_X39Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.805 r  instDecodeCmd/poDCMDPowerSelMD[0]_C_i_1/O
                         net (fo=2, routed)           0.134     1.940    instDecodeCmd/p_0_out[0]
    SLICE_X36Y106        FDPE                                         r  instDecodeCmd/poDCMDPowerSelMD_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/avg_power_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDPowerSelMI_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.186ns (40.318%)  route 0.275ns (59.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.562     1.481    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X39Y106        FDRE                                         r  instDecodeCmd/avg_power_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  instDecodeCmd/avg_power_reg[5]/Q
                         net (fo=2, routed)           0.152     1.774    instDecodeCmd/avg_power_reg_n_0_[5]
    SLICE_X40Y105        LUT6 (Prop_lut6_I0_O)        0.045     1.819 r  instDecodeCmd/poDCMDPowerSelMI[5]_C_i_1/O
                         net (fo=2, routed)           0.124     1.943    instDecodeCmd/poDCMDPowerSelMI[5]_C_i_1_n_0
    SLICE_X40Y105        FDPE                                         r  instDecodeCmd/poDCMDPowerSelMI_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/latch_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.183ns (38.657%)  route 0.290ns (61.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.559     1.478    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  instUaRx/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.141     1.619 f  instUaRx/FSM_sequential_state_reg[3]/Q
                         net (fo=26, routed)          0.290     1.910    instUaRx/state[3]
    SLICE_X49Y106        LUT4 (Prop_lut4_I3_O)        0.042     1.952 r  instUaRx/latch_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.952    instUaRx/latch_reg[1]_i_1_n_0
    SLICE_X49Y106        LDCE                                         r  instUaRx/latch_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/avg_power_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDPowerSelMD_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.186ns (39.396%)  route 0.286ns (60.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.562     1.481    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X44Y105        FDRE                                         r  instDecodeCmd/avg_power_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  instDecodeCmd/avg_power_reg[4]/Q
                         net (fo=2, routed)           0.158     1.781    instDecodeCmd/avg_power_reg_n_0_[4]
    SLICE_X41Y105        LUT6 (Prop_lut6_I1_O)        0.045     1.826 r  instDecodeCmd/poDCMDPowerSelMD[4]_C_i_1/O
                         net (fo=2, routed)           0.128     1.954    instDecodeCmd/p_0_out[4]
    SLICE_X41Y105        FDCE                                         r  instDecodeCmd/poDCMDPowerSelMD_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/avg_power_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDPowerSelMD_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.186ns (39.075%)  route 0.290ns (60.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.562     1.481    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X39Y106        FDRE                                         r  instDecodeCmd/avg_power_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  instDecodeCmd/avg_power_reg[3]/Q
                         net (fo=2, routed)           0.112     1.734    instDecodeCmd/avg_power_reg_n_0_[3]
    SLICE_X40Y105        LUT6 (Prop_lut6_I1_O)        0.045     1.779 r  instDecodeCmd/poDCMDPowerSelMD[3]_C_i_1/O
                         net (fo=2, routed)           0.178     1.957    instDecodeCmd/p_0_out[3]
    SLICE_X42Y105        FDPE                                         r  instDecodeCmd/poDCMDPowerSelMD_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/lpower_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDPowerSelMD_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.186ns (38.334%)  route 0.299ns (61.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.562     1.481    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X41Y106        FDRE                                         r  instDecodeCmd/lpower_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  instDecodeCmd/lpower_reg[2]/Q
                         net (fo=2, routed)           0.114     1.737    instDecodeCmd/lpower_reg_n_0_[2]
    SLICE_X41Y105        LUT6 (Prop_lut6_I1_O)        0.045     1.782 r  instDecodeCmd/poDCMDPowerSelMD[2]_C_i_1/O
                         net (fo=2, routed)           0.185     1.967    instDecodeCmd/p_0_out[2]
    SLICE_X40Y102        FDCE                                         r  instDecodeCmd/poDCMDPowerSelMD_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instCommProtRx/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.226ns (45.035%)  route 0.276ns (54.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.560     1.479    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.128     1.607 r  instCommProtRx/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.276     1.883    instUaRx/data_reg[0][0]
    SLICE_X47Y106        LUT2 (Prop_lut2_I1_O)        0.098     1.981 r  instUaRx/data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.981    instCommProtRx/poCPRxData_reg[11]_0[5]
    SLICE_X47Y106        LDCE                                         r  instCommProtRx/data_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           344 Endpoints
Min Delay           344 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.223ns  (logic 1.694ns (20.594%)  route 6.530ns (79.406%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=103, routed)         5.852     7.393    instCommProtRx/instTTrigger/piIMEna_IBUF
    SLICE_X47Y101        LUT2 (Prop_lut2_I0_O)        0.152     7.545 r  instCommProtRx/instTTrigger/auxCount[0]_i_1/O
                         net (fo=20, routed)          0.678     8.223    instCommProtRx/instTTrigger/auxCount0
    SLICE_X46Y98         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.514     4.937    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[0]/C

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.223ns  (logic 1.694ns (20.594%)  route 6.530ns (79.406%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=103, routed)         5.852     7.393    instCommProtRx/instTTrigger/piIMEna_IBUF
    SLICE_X47Y101        LUT2 (Prop_lut2_I0_O)        0.152     7.545 r  instCommProtRx/instTTrigger/auxCount[0]_i_1/O
                         net (fo=20, routed)          0.678     8.223    instCommProtRx/instTTrigger/auxCount0
    SLICE_X46Y98         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.514     4.937    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[1]/C

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.223ns  (logic 1.694ns (20.594%)  route 6.530ns (79.406%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=103, routed)         5.852     7.393    instCommProtRx/instTTrigger/piIMEna_IBUF
    SLICE_X47Y101        LUT2 (Prop_lut2_I0_O)        0.152     7.545 r  instCommProtRx/instTTrigger/auxCount[0]_i_1/O
                         net (fo=20, routed)          0.678     8.223    instCommProtRx/instTTrigger/auxCount0
    SLICE_X46Y98         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.514     4.937    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[2]/C

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.223ns  (logic 1.694ns (20.594%)  route 6.530ns (79.406%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=103, routed)         5.852     7.393    instCommProtRx/instTTrigger/piIMEna_IBUF
    SLICE_X47Y101        LUT2 (Prop_lut2_I0_O)        0.152     7.545 r  instCommProtRx/instTTrigger/auxCount[0]_i_1/O
                         net (fo=20, routed)          0.678     8.223    instCommProtRx/instTTrigger/auxCount0
    SLICE_X46Y98         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.514     4.937    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[3]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instCommProtRx/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.187ns  (logic 1.633ns (19.951%)  route 6.553ns (80.049%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  piIMRst_IBUF_inst/O
                         net (fo=142, routed)         5.723     7.233    instCommProtRx/instTTrigger/piIMRst_IBUF
    SLICE_X47Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.357 r  instCommProtRx/instTTrigger/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.830     8.187    instCommProtRx/instTTrigger_n_0
    SLICE_X48Y104        FDSE                                         r  instCommProtRx/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.497     4.919    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X48Y104        FDSE                                         r  instCommProtRx/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instCommProtRx/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.187ns  (logic 1.633ns (19.951%)  route 6.553ns (80.049%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  piIMRst_IBUF_inst/O
                         net (fo=142, routed)         5.723     7.233    instCommProtRx/instTTrigger/piIMRst_IBUF
    SLICE_X47Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.357 r  instCommProtRx/instTTrigger/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.830     8.187    instCommProtRx/instTTrigger_n_0
    SLICE_X48Y104        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.497     4.919    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instCommProtRx/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.187ns  (logic 1.633ns (19.951%)  route 6.553ns (80.049%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  piIMRst_IBUF_inst/O
                         net (fo=142, routed)         5.723     7.233    instCommProtRx/instTTrigger/piIMRst_IBUF
    SLICE_X47Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.357 r  instCommProtRx/instTTrigger/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.830     8.187    instCommProtRx/instTTrigger_n_0
    SLICE_X48Y104        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.497     4.919    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instCommProtRx/FSM_onehot_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.187ns  (logic 1.633ns (19.951%)  route 6.553ns (80.049%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  piIMRst_IBUF_inst/O
                         net (fo=142, routed)         5.723     7.233    instCommProtRx/instTTrigger/piIMRst_IBUF
    SLICE_X47Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.357 r  instCommProtRx/instTTrigger/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.830     8.187    instCommProtRx/instTTrigger_n_0
    SLICE_X48Y104        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.497     4.919    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instCommProtRx/FSM_onehot_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.187ns  (logic 1.633ns (19.951%)  route 6.553ns (80.049%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  piIMRst_IBUF_inst/O
                         net (fo=142, routed)         5.723     7.233    instCommProtRx/instTTrigger/piIMRst_IBUF
    SLICE_X47Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.357 r  instCommProtRx/instTTrigger/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.830     8.187    instCommProtRx/instTTrigger_n_0
    SLICE_X48Y104        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.497     4.919    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  instCommProtRx/FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.165ns  (logic 1.694ns (20.741%)  route 6.471ns (79.259%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=103, routed)         5.852     7.393    instCommProtRx/instTTrigger/piIMEna_IBUF
    SLICE_X47Y101        LUT2 (Prop_lut2_I0_O)        0.152     7.545 r  instCommProtRx/instTTrigger/auxCount[0]_i_1/O
                         net (fo=20, routed)          0.620     8.165    instCommProtRx/instTTrigger/auxCount0
    SLICE_X46Y101        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.498     4.920    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.248ns (74.323%)  route 0.086ns (25.677%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDPE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[0]_P/C
    SLICE_X36Y106        FDPE (Prop_fdpe_C_Q)         0.203     0.203 r  instDecodeCmd/poDCMDPowerSelMD_reg[0]_P/Q
                         net (fo=1, routed)           0.086     0.289    instDecodeCmd/poDCMDPowerSelMD_reg[0]_P_n_0
    SLICE_X37Y106        LUT3 (Prop_lut3_I0_O)        0.045     0.334 r  instDecodeCmd/powerSel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.334    instHBridgeCtrlMD/D[0]
    SLICE_X37Y106        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.835     2.000    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X37Y106        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[0]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.248ns (74.323%)  route 0.086ns (25.677%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDCE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[2]_C/C
    SLICE_X40Y102        FDCE (Prop_fdce_C_Q)         0.203     0.203 r  instDecodeCmd/poDCMDPowerSelMD_reg[2]_C/Q
                         net (fo=1, routed)           0.086     0.289    instDecodeCmd/poDCMDPowerSelMD_reg[2]_C_n_0
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.045     0.334 r  instDecodeCmd/powerSel[2]_i_1/O
                         net (fo=1, routed)           0.000     0.334    instHBridgeCtrlMD/D[2]
    SLICE_X41Y102        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.835     2.000    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X41Y102        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[2]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[6]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.248ns (74.323%)  route 0.086ns (25.677%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDPE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[6]_P/C
    SLICE_X40Y108        FDPE (Prop_fdpe_C_Q)         0.203     0.203 r  instDecodeCmd/poDCMDPowerSelMD_reg[6]_P/Q
                         net (fo=1, routed)           0.086     0.289    instDecodeCmd/poDCMDPowerSelMD_reg[6]_P_n_0
    SLICE_X41Y108        LUT3 (Prop_lut3_I0_O)        0.045     0.334 r  instDecodeCmd/powerSel[6]_i_1/O
                         net (fo=1, routed)           0.000     0.334    instHBridgeCtrlMD/D[6]
    SLICE_X41Y108        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.833     1.998    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X41Y108        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[6]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            instHBridgeCtrlMD/powerSel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.265ns (75.567%)  route 0.086ns (24.433%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        LDCE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[1]_LDC/G
    SLICE_X36Y103        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  instDecodeCmd/poDCMDPowerSelMD_reg[1]_LDC/Q
                         net (fo=2, routed)           0.086     0.306    instDecodeCmd/poDCMDPowerSelMD_reg[1]_LDC_n_0
    SLICE_X37Y103        LUT3 (Prop_lut3_I1_O)        0.045     0.351 r  instDecodeCmd/powerSel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.351    instHBridgeCtrlMD/D[1]
    SLICE_X37Y103        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.835     2.000    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X37Y103        FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[1]/C

Slack:                    inf
  Source:                 instCommProtRx/poCPRxCmd_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            instDecodeCmd/poDCMDSetMD_reg__0/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.203ns (55.535%)  route 0.163ns (44.465%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        LDCE                         0.000     0.000 r  instCommProtRx/poCPRxCmd_reg[2]/G
    SLICE_X44Y104        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  instCommProtRx/poCPRxCmd_reg[2]/Q
                         net (fo=7, routed)           0.163     0.321    instCommProtRx/cmd[2]
    SLICE_X43Y103        LUT3 (Prop_lut3_I1_O)        0.045     0.366 r  instCommProtRx/poDCMDSetMD__0_i_1/O
                         net (fo=1, routed)           0.000     0.366    instDecodeCmd/poDCMDSetMD6_out
    SLICE_X43Y103        FDPE                                         r  instDecodeCmd/poDCMDSetMD_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.831     1.997    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X43Y103        FDPE                                         r  instDecodeCmd/poDCMDSetMD_reg__0/C

Slack:                    inf
  Source:                 instCommProtRx/poCPRxCmd_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            instDecodeCmd/poDCMDSetMI_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.203ns (55.383%)  route 0.164ns (44.617%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        LDCE                         0.000     0.000 r  instCommProtRx/poCPRxCmd_reg[2]/G
    SLICE_X44Y104        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  instCommProtRx/poCPRxCmd_reg[2]/Q
                         net (fo=7, routed)           0.164     0.322    instCommProtRx/cmd[2]
    SLICE_X43Y103        LUT3 (Prop_lut3_I1_O)        0.045     0.367 r  instCommProtRx/poDCMDSetMI_i_1/O
                         net (fo=1, routed)           0.000     0.367    instDecodeCmd/poDCMDSetMI0_out
    SLICE_X43Y103        FDPE                                         r  instDecodeCmd/poDCMDSetMI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.831     1.997    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X43Y103        FDPE                                         r  instDecodeCmd/poDCMDSetMI_reg/C

Slack:                    inf
  Source:                 instUaTx/txrdy_reg/G
                            (positive level-sensitive latch)
  Destination:            instUaTx/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.265ns (66.915%)  route 0.131ns (33.085%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        LDCE                         0.000     0.000 r  instUaTx/txrdy_reg/G
    SLICE_X51Y103        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  instUaTx/txrdy_reg/Q
                         net (fo=2, routed)           0.131     0.351    instUaTx/txrdy
    SLICE_X48Y103        LUT5 (Prop_lut5_I2_O)        0.045     0.396 r  instUaTx/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    instUaTx/FSM_onehot_state[0]_i_1_n_0
    SLICE_X48Y103        FDSE                                         r  instUaTx/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.831     1.996    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X48Y103        FDSE                                         r  instUaTx/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 instUaTx/txrdy_reg/G
                            (positive level-sensitive latch)
  Destination:            instUaTx/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.265ns (66.721%)  route 0.132ns (33.279%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        LDCE                         0.000     0.000 r  instUaTx/txrdy_reg/G
    SLICE_X51Y103        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  instUaTx/txrdy_reg/Q
                         net (fo=2, routed)           0.132     0.352    instUaTx/instUaTxBRG/txrdy
    SLICE_X48Y103        LUT6 (Prop_lut6_I1_O)        0.045     0.397 r  instUaTx/instUaTxBRG/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.397    instUaTx/instUaTxBRG_n_3
    SLICE_X48Y103        FDRE                                         r  instUaTx/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.831     1.996    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X48Y103        FDRE                                         r  instUaTx/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 instCommProtRx/poCPRxData_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            instDecodeCmd/lpower_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.203ns (48.505%)  route 0.216ns (51.495%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        LDCE                         0.000     0.000 r  instCommProtRx/poCPRxData_reg[8]/G
    SLICE_X44Y107        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  instCommProtRx/poCPRxData_reg[8]/Q
                         net (fo=15, routed)          0.216     0.374    instCommProtRx/data[8]
    SLICE_X41Y106        LUT6 (Prop_lut6_I5_O)        0.045     0.419 r  instCommProtRx/fpower[1]_i_2/O
                         net (fo=5, routed)           0.000     0.419    instDecodeCmd/avg_power_reg[6]_0[1]
    SLICE_X41Y106        FDRE                                         r  instDecodeCmd/lpower_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.834     1.999    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X41Y106        FDRE                                         r  instDecodeCmd/lpower_reg[1]/C

Slack:                    inf
  Source:                 instUaRx/brgrst_reg/G
                            (positive level-sensitive latch)
  Destination:            instUaRx/instUaRxBRG/auxCount_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.220ns (51.925%)  route 0.204ns (48.075%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        LDCE                         0.000     0.000 r  instUaRx/brgrst_reg/G
    SLICE_X48Y107        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  instUaRx/brgrst_reg/Q
                         net (fo=24, routed)          0.204     0.424    instUaRx/instUaRxBRG/brgrst
    SLICE_X50Y106        FDSE                                         r  instUaRx/instUaRxBRG/auxCount_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.829     1.994    instUaRx/instUaRxBRG/piIMClk_IBUF_BUFG
    SLICE_X50Y106        FDSE                                         r  instUaRx/instUaRxBRG/auxCount_reg[10]/C





