// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "12/04/2020 10:44:30"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TopLevel (
	clock,
	SW,
	KEY,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	clock;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \KEY[0]~input_o ;
wire \clock~input_o ;
wire \edges|saidaQ~0_combout ;
wire \edges|saidaQ~q ;
wire \edges|saida~combout ;
wire \KEY[1]~input_o ;
wire \processador|FD|SOMA|Add0~33_sumout ;
wire \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ;
wire \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ;
wire \processador|FD|SOMA|Add0~38 ;
wire \processador|FD|SOMA|Add0~45_sumout ;
wire \processador|FD|fetchInstruction|ROM|memROM~10_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ;
wire \processador|FD|SOMA|Add0~42 ;
wire \processador|FD|SOMA|Add0~49_sumout ;
wire \processador|FD|fetchInstruction|ROM|memROM~2_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~1_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~20_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~5_combout ;
wire \processador|FD|SOMA|Add0~46 ;
wire \processador|FD|SOMA|Add0~53_sumout ;
wire \processador|FD|fetchInstruction|ROM|memROM~23_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~12_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~0_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~3_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout ;
wire \processador|UC|Equal1~0_combout ;
wire \processador|FD|saidaULA_final~0_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~4_combout ;
wire \processador|UC|palavraControle[14]~0_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~19_combout ;
wire \processador|FD|mux_JR|saida_MUX[2]~3_combout ;
wire \processador|FD|muxULAram|saida_MUX[25]~33_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~9_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~7_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~11_combout ;
wire \processador|UC|Equal11~0_combout ;
wire \processador|FD|saida_ext[6]~5_combout ;
wire \processador|FD|saidaULA_final~35_combout ;
wire \processador|FD|saidaULA_final[0]~2_combout ;
wire \processador|UC|UC_ULA|ULActrl[2]~2_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~21_combout ;
wire \processador|UC|UC_ULA|Functcrtl~0_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~22_combout ;
wire \processador|UC|UC_ULA|Functcrtl~1_combout ;
wire \processador|UC|Equal7~0_combout ;
wire \processador|UC|UC_ULA|Functcrtl[2]~2_combout ;
wire \processador|UC|Equal5~0_combout ;
wire \processador|UC|UC_ULA|comb~0_combout ;
wire \processador|UC|UC_ULA|comb~3_combout ;
wire \processador|UC|Equal0~0_combout ;
wire \processador|UC|UC_ULA|ULActrl[1]~3_combout ;
wire \processador|UC|UC_ULA|ULActrl[0]~0_combout ;
wire \processador|UC|palavraControle[9]~1_combout ;
wire \processador|UC|UC_ULA|comb~1_combout ;
wire \processador|UC|UC_ULA|comb~2_combout ;
wire \processador|UC|UC_ULA|ULActrl[0]~1_combout ;
wire \processador|UC|UC_ULA|Functcrtl[2]~4_combout ;
wire \processador|UC|UC_ULA|Functcrtl~3_combout ;
wire \processador|UC|UC_ULA|comb~4_combout ;
wire \processador|UC|UC_ULA|comb~5_combout ;
wire \processador|UC|UC_ULA|ULActrl[2]~4_combout ;
wire \processador|UC|palavraControle[8]~5_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~25_combout ;
wire \processador|FD|BancoReg|registrador~333feeder_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~24_combout ;
wire \processador|UC|Equal3~0_combout ;
wire \processador|FD|mux_R31|saida_MUX[0]~2_combout ;
wire \processador|FD|mux_R31|saida_MUX[3]~3_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~26_combout ;
wire \processador|FD|mux_R31|saida_MUX[1]~1_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~29_combout ;
wire \processador|FD|mux_R31|saida_MUX[2]~0_combout ;
wire \processador|FD|BancoReg|registrador~2247_combout ;
wire \processador|UC|palavraControle[9]~4_combout ;
wire \processador|FD|BancoReg|registrador~2225_combout ;
wire \processador|FD|BancoReg|registrador~2253_combout ;
wire \processador|FD|BancoReg|registrador~333DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~461feeder_combout ;
wire \processador|FD|BancoReg|registrador~2224_combout ;
wire \processador|FD|BancoReg|registrador~2232_combout ;
wire \processador|FD|BancoReg|registrador~461_q ;
wire \processador|FD|fetchInstruction|ROM|memROM~28_combout ;
wire \processador|FD|BancoReg|registrador~2226_combout ;
wire \processador|FD|BancoReg|registrador~205_q ;
wire \processador|FD|BancoReg|registrador~77feeder_combout ;
wire \processador|FD|BancoReg|registrador~2249_combout ;
wire \processador|FD|BancoReg|registrador~77_q ;
wire \processador|FD|BancoReg|registrador~1939_combout ;
wire \processador|FD|BancoReg|registrador~365feeder_combout ;
wire \processador|FD|BancoReg|registrador~2227_combout ;
wire \processador|FD|BancoReg|registrador~2254_combout ;
wire \processador|FD|BancoReg|registrador~365_q ;
wire \processador|FD|BancoReg|registrador~2231_combout ;
wire \processador|FD|BancoReg|registrador~237DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~2235_combout ;
wire \processador|FD|BancoReg|registrador~493_q ;
wire \processador|FD|BancoReg|registrador~2250_combout ;
wire \processador|FD|BancoReg|registrador~109_q ;
wire \processador|FD|BancoReg|registrador~1940_combout ;
wire \processador|FD|BancoReg|Equal0~0_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~27_combout ;
wire \processador|FD|BancoReg|registrador~2251_combout ;
wire \processador|FD|BancoReg|registrador~141_q ;
wire \processador|FD|BancoReg|registrador~2255_combout ;
wire \processador|FD|BancoReg|registrador~397_q ;
wire \processador|FD|BancoReg|registrador~2228_combout ;
wire \processador|FD|BancoReg|registrador~269_q ;
wire \processador|FD|BancoReg|registrador~525feeder_combout ;
wire \processador|FD|BancoReg|registrador~2233_combout ;
wire \processador|FD|BancoReg|registrador~525_q ;
wire \processador|FD|BancoReg|registrador~1941_combout ;
wire \processador|FD|BancoReg|registrador~429feeder_combout ;
wire \processador|FD|BancoReg|registrador~2229_combout ;
wire \processador|FD|BancoReg|registrador~2234_combout ;
wire \processador|FD|BancoReg|registrador~429_q ;
wire \processador|FD|BancoReg|registrador~45feeder_combout ;
wire \processador|FD|BancoReg|registrador~2248_combout ;
wire \processador|FD|BancoReg|registrador~45_q ;
wire \processador|FD|BancoReg|registrador~2252_combout ;
wire \processador|FD|BancoReg|registrador~301_q ;
wire \processador|FD|BancoReg|registrador~2230_combout ;
wire \processador|FD|BancoReg|registrador~173_q ;
wire \processador|FD|BancoReg|registrador~1938_combout ;
wire \processador|FD|BancoReg|saidaB[7]~34_combout ;
wire \processador|FD|muxULAram|saida_MUX[25]~0_combout ;
wire \processador|FD|saida_ext[5]~7_combout ;
wire \processador|FD|saida_ext[4]~6_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~16_combout ;
wire \processador|FD|mux_JR|saida_MUX[3]~0_combout ;
wire \processador|FD|BancoReg|registrador~2236_combout ;
wire \processador|FD|BancoReg|registrador~2243_combout ;
wire \processador|FD|BancoReg|registrador~970_q ;
wire \processador|FD|BancoReg|registrador~2238_combout ;
wire \processador|FD|BancoReg|registrador~2244_combout ;
wire \processador|FD|BancoReg|registrador~1034_q ;
wire \processador|FD|BancoReg|registrador~1002feeder_combout ;
wire \processador|FD|BancoReg|registrador~2246_combout ;
wire \processador|FD|BancoReg|registrador~1002_q ;
wire \processador|FD|BancoReg|registrador~2260_combout ;
wire \processador|FD|BancoReg|registrador~842_q ;
wire \processador|FD|BancoReg|registrador~2261_combout ;
wire \processador|FD|BancoReg|registrador~906_q ;
wire \processador|FD|BancoReg|registrador~2263_combout ;
wire \processador|FD|BancoReg|registrador~874_q ;
wire \processador|FD|fetchInstruction|ROM|memROM~18_combout ;
wire \processador|FD|mux_JR|saida_MUX[0]~2_combout ;
wire \processador|FD|BancoReg|registrador~2240_combout ;
wire \processador|FD|BancoReg|registrador~2262_combout ;
wire \processador|FD|BancoReg|registrador~810_q ;
wire \processador|FD|BancoReg|registrador~1994_combout ;
wire \processador|FD|BancoReg|registrador~938feeder_combout ;
wire \processador|FD|BancoReg|registrador~2245_combout ;
wire \processador|FD|BancoReg|registrador~938_q ;
wire \processador|FD|BancoReg|registrador~1399_combout ;
wire \processador|FD|BancoReg|registrador~2239_combout ;
wire \processador|FD|BancoReg|registrador~778_q ;
wire \processador|FD|BancoReg|registrador~714feeder_combout ;
wire \processador|FD|BancoReg|registrador~2237_combout ;
wire \processador|FD|BancoReg|registrador~714_q ;
wire \processador|FD|BancoReg|registrador~746feeder_combout ;
wire \processador|FD|BancoReg|registrador~2242_combout ;
wire \processador|FD|BancoReg|registrador~746_q ;
wire \processador|FD|BancoReg|registrador~2257_combout ;
wire \processador|FD|BancoReg|registrador~650_q ;
wire \processador|FD|BancoReg|registrador~618feeder_combout ;
wire \processador|FD|BancoReg|registrador~2259_combout ;
wire \processador|FD|BancoReg|registrador~618_q ;
wire \processador|FD|BancoReg|registrador~2256_combout ;
wire \processador|FD|BancoReg|registrador~586_q ;
wire \processador|FD|BancoReg|registrador~2258_combout ;
wire \processador|FD|BancoReg|registrador~554_q ;
wire \processador|FD|BancoReg|registrador~1990_combout ;
wire \processador|FD|BancoReg|registrador~682feeder_combout ;
wire \processador|FD|BancoReg|registrador~2241_combout ;
wire \processador|FD|BancoReg|registrador~682_q ;
wire \processador|FD|BancoReg|registrador~1395_combout ;
wire \processador|FD|BancoReg|registrador~266_q ;
wire \processador|FD|BancoReg|registrador~234_q ;
wire \processador|FD|BancoReg|registrador~202_q ;
wire \processador|FD|BancoReg|registrador~74_q ;
wire \processador|FD|BancoReg|registrador~138_q ;
wire \processador|FD|BancoReg|registrador~106feeder_combout ;
wire \processador|FD|BancoReg|registrador~106_q ;
wire \processador|FD|BancoReg|registrador~42_q ;
wire \processador|FD|BancoReg|registrador~1982_combout ;
wire \processador|FD|BancoReg|registrador~170feeder_combout ;
wire \processador|FD|BancoReg|registrador~170_q ;
wire \processador|FD|BancoReg|registrador~1387_combout ;
wire \processador|FD|BancoReg|registrador~522_q ;
wire \processador|FD|BancoReg|registrador~2264_combout ;
wire \processador|FD|BancoReg|registrador~458_q ;
wire \processador|FD|BancoReg|registrador~490feeder_combout ;
wire \processador|FD|BancoReg|registrador~490_q ;
wire \processador|FD|BancoReg|registrador~394_q ;
wire \processador|FD|BancoReg|registrador~362_q ;
wire \processador|FD|BancoReg|registrador~298feeder_combout ;
wire \processador|FD|BancoReg|registrador~298_q ;
wire \processador|FD|BancoReg|registrador~1986_combout ;
wire \processador|FD|BancoReg|registrador~426_q ;
wire \processador|FD|BancoReg|registrador~1391_combout ;
wire \processador|FD|BancoReg|registrador~1403_combout ;
wire \processador|FD|BancoReg|saidaA[4]~4_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~13_combout ;
wire \processador|FD|saida_ext[3]~3_combout ;
wire \processador|FD|saida_ext[2]~1_combout ;
wire \processador|FD|BancoReg|registrador~2269_combout ;
wire \processador|FD|BancoReg|registrador~456_q ;
wire \processador|FD|BancoReg|registrador~488_q ;
wire \processador|FD|BancoReg|registrador~2271_combout ;
wire \processador|FD|BancoReg|registrador~392_q ;
wire \processador|FD|BancoReg|registrador~328feeder_combout ;
wire \processador|FD|BancoReg|registrador~328DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~360_q ;
wire \processador|FD|BancoReg|registrador~296feeder_combout ;
wire \processador|FD|BancoReg|registrador~296_q ;
wire \processador|FD|BancoReg|registrador~2026_combout ;
wire \processador|FD|BancoReg|registrador~2270_combout ;
wire \processador|FD|BancoReg|registrador~424_q ;
wire \processador|FD|BancoReg|registrador~1424_combout ;
wire \processador|FD|BancoReg|registrador~1032_q ;
wire \processador|FD|BancoReg|registrador~968_q ;
wire \processador|FD|BancoReg|registrador~1000_q ;
wire \processador|FD|BancoReg|registrador~904_q ;
wire \processador|FD|BancoReg|registrador~840_q ;
wire \processador|FD|BancoReg|registrador~872_q ;
wire \processador|FD|BancoReg|registrador~808_q ;
wire \processador|FD|BancoReg|registrador~2034_combout ;
wire \processador|FD|BancoReg|registrador~936_q ;
wire \processador|FD|BancoReg|registrador~1432_combout ;
wire \processador|FD|BancoReg|registrador~776_q ;
wire \processador|FD|BancoReg|registrador~712feeder_combout ;
wire \processador|FD|BancoReg|registrador~712_q ;
wire \processador|FD|BancoReg|registrador~744feeder_combout ;
wire \processador|FD|BancoReg|registrador~744_q ;
wire \processador|FD|BancoReg|registrador~584feeder_combout ;
wire \processador|FD|BancoReg|registrador~584_q ;
wire \processador|FD|BancoReg|registrador~648_q ;
wire \processador|FD|BancoReg|registrador~616feeder_combout ;
wire \processador|FD|BancoReg|registrador~616_q ;
wire \processador|FD|BancoReg|registrador~552_q ;
wire \processador|FD|BancoReg|registrador~2030_combout ;
wire \processador|FD|BancoReg|registrador~680_q ;
wire \processador|FD|BancoReg|registrador~1428_combout ;
wire \processador|FD|BancoReg|registrador~200_q ;
wire \processador|FD|BancoReg|registrador~264_q ;
wire \processador|FD|BancoReg|registrador~232_q ;
wire \processador|FD|BancoReg|registrador~136_q ;
wire \processador|FD|BancoReg|registrador~104feeder_combout ;
wire \processador|FD|BancoReg|registrador~104_q ;
wire \processador|FD|BancoReg|registrador~72feeder_combout ;
wire \processador|FD|BancoReg|registrador~72DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~40_q ;
wire \processador|FD|BancoReg|registrador~2022_combout ;
wire \processador|FD|BancoReg|registrador~168_q ;
wire \processador|FD|BancoReg|registrador~1420_combout ;
wire \processador|FD|BancoReg|saidaA[2]~38_combout ;
wire \processador|FD|saida_ext[1]~4_combout ;
wire \processador|UC|Equal0~1_combout ;
wire \processador|UC|palavraControle[12]~3_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ;
wire \processador|FD|BancoReg|registrador~199_q ;
wire \processador|FD|BancoReg|registrador~263feeder_combout ;
wire \processador|FD|BancoReg|registrador~263_q ;
wire \processador|FD|BancoReg|registrador~231feeder_combout ;
wire \processador|FD|BancoReg|registrador~231DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~71_q ;
wire \processador|FD|BancoReg|registrador~135_q ;
wire \processador|FD|BancoReg|registrador~103feeder_combout ;
wire \processador|FD|BancoReg|registrador~103_q ;
wire \processador|FD|BancoReg|registrador~39feeder_combout ;
wire \processador|FD|BancoReg|registrador~39_q ;
wire \processador|FD|BancoReg|registrador~2042_combout ;
wire \processador|FD|BancoReg|registrador~167_q ;
wire \processador|FD|BancoReg|registrador~1436_combout ;
wire \processador|FD|BancoReg|registrador~1031_q ;
wire \processador|FD|BancoReg|registrador~967feeder_combout ;
wire \processador|FD|BancoReg|registrador~967_q ;
wire \processador|FD|BancoReg|registrador~999feeder_combout ;
wire \processador|FD|BancoReg|registrador~999_q ;
wire \processador|FD|BancoReg|registrador~903_q ;
wire \processador|FD|BancoReg|registrador~839_q ;
wire \processador|FD|BancoReg|registrador~871_q ;
wire \processador|FD|BancoReg|registrador~807feeder_combout ;
wire \processador|FD|BancoReg|registrador~807_q ;
wire \processador|FD|BancoReg|registrador~2054_combout ;
wire \processador|FD|BancoReg|registrador~935feeder_combout ;
wire \processador|FD|BancoReg|registrador~935_q ;
wire \processador|FD|BancoReg|registrador~1448_combout ;
wire \processador|FD|BancoReg|registrador~2272_combout ;
wire \processador|FD|BancoReg|registrador~455_q ;
wire \processador|FD|BancoReg|registrador~519_q ;
wire \processador|FD|BancoReg|registrador~487_q ;
wire \processador|FD|BancoReg|registrador~391_q ;
wire \processador|FD|BancoReg|registrador~2273_combout ;
wire \processador|FD|BancoReg|registrador~327_q ;
wire \processador|FD|BancoReg|registrador~295feeder_combout ;
wire \processador|FD|BancoReg|registrador~295DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~2046_combout ;
wire \processador|FD|BancoReg|registrador~423DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1440_combout ;
wire \processador|FD|BancoReg|registrador~711_q ;
wire \processador|FD|BancoReg|registrador~775feeder_combout ;
wire \processador|FD|BancoReg|registrador~775_q ;
wire \processador|FD|BancoReg|registrador~743_q ;
wire \processador|FD|BancoReg|registrador~583feeder_combout ;
wire \processador|FD|BancoReg|registrador~583_q ;
wire \processador|FD|BancoReg|registrador~647feeder_combout ;
wire \processador|FD|BancoReg|registrador~647_q ;
wire \processador|FD|BancoReg|registrador~615feeder_combout ;
wire \processador|FD|BancoReg|registrador~615_q ;
wire \processador|FD|BancoReg|registrador~551feeder_combout ;
wire \processador|FD|BancoReg|registrador~551_q ;
wire \processador|FD|BancoReg|registrador~2050_combout ;
wire \processador|FD|BancoReg|registrador~679feeder_combout ;
wire \processador|FD|BancoReg|registrador~679_q ;
wire \processador|FD|BancoReg|registrador~1444_combout ;
wire \processador|FD|BancoReg|registrador~1452_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~19_combout ;
wire \processador|FD|saida_ext[0]~2_combout ;
wire \processador|FD|BancoReg|registrador~518_q ;
wire \processador|FD|BancoReg|registrador~454_q ;
wire \processador|FD|BancoReg|registrador~486DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~326_q ;
wire \processador|FD|BancoReg|registrador~390_q ;
wire \processador|FD|BancoReg|registrador~294feeder_combout ;
wire \processador|FD|BancoReg|registrador~294_q ;
wire \processador|FD|BancoReg|registrador~2067_combout ;
wire \processador|FD|BancoReg|registrador~2275_combout ;
wire \processador|FD|BancoReg|registrador~422_q ;
wire \processador|FD|BancoReg|registrador~1457_combout ;
wire \processador|FD|BancoReg|registrador~198DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~262_q ;
wire \processador|FD|BancoReg|registrador~230DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~134feeder_combout ;
wire \processador|FD|BancoReg|registrador~134_q ;
wire \processador|FD|BancoReg|registrador~70feeder_combout ;
wire \processador|FD|BancoReg|registrador~70_q ;
wire \processador|FD|BancoReg|registrador~102feeder_combout ;
wire \processador|FD|BancoReg|registrador~102_q ;
wire \processador|FD|BancoReg|registrador~38feeder_combout ;
wire \processador|FD|BancoReg|registrador~38_q ;
wire \processador|FD|BancoReg|registrador~2063_combout ;
wire \processador|FD|BancoReg|registrador~166_q ;
wire \processador|FD|BancoReg|registrador~1453_combout ;
wire \processador|FD|BancoReg|registrador~966feeder_combout ;
wire \processador|FD|BancoReg|registrador~966_q ;
wire \processador|FD|BancoReg|registrador~998_q ;
wire \processador|FD|BancoReg|registrador~1030_q ;
wire \processador|FD|BancoReg|registrador~838_q ;
wire \processador|FD|BancoReg|registrador~902_q ;
wire \processador|FD|BancoReg|registrador~870_q ;
wire \processador|FD|BancoReg|registrador~806_q ;
wire \processador|FD|BancoReg|registrador~2075_combout ;
wire \processador|FD|BancoReg|registrador~934feeder_combout ;
wire \processador|FD|BancoReg|registrador~934_q ;
wire \processador|FD|BancoReg|registrador~1465_combout ;
wire \processador|FD|BancoReg|registrador~774feeder_combout ;
wire \processador|FD|BancoReg|registrador~774_q ;
wire \processador|FD|BancoReg|registrador~742feeder_combout ;
wire \processador|FD|BancoReg|registrador~742_q ;
wire \processador|FD|BancoReg|registrador~710feeder_combout ;
wire \processador|FD|BancoReg|registrador~710_q ;
wire \processador|FD|BancoReg|registrador~582feeder_combout ;
wire \processador|FD|BancoReg|registrador~582_q ;
wire \processador|FD|BancoReg|registrador~646_q ;
wire \processador|FD|BancoReg|registrador~614feeder_combout ;
wire \processador|FD|BancoReg|registrador~614_q ;
wire \processador|FD|BancoReg|registrador~550_q ;
wire \processador|FD|BancoReg|registrador~2071_combout ;
wire \processador|FD|BancoReg|registrador~678feeder_combout ;
wire \processador|FD|BancoReg|registrador~678_q ;
wire \processador|FD|BancoReg|registrador~1461_combout ;
wire \processador|FD|BancoReg|registrador~1469_combout ;
wire \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ;
wire \processador|FD|saidaULA_final[0]~3_combout ;
wire \processador|FD|BancoReg|saidaB[0]~0_combout ;
wire \processador|UC|palavraControle[0]~2_combout ;
wire \processador|FD|BancoReg|registrador~389_q ;
wire \processador|FD|BancoReg|registrador~133feeder_combout ;
wire \processador|FD|BancoReg|registrador~133_q ;
wire \processador|FD|BancoReg|registrador~517_q ;
wire \processador|FD|BancoReg|registrador~261_q ;
wire \processador|FD|BancoReg|registrador~2102_combout ;
wire \processador|FD|BancoReg|registrador~101_q ;
wire \processador|FD|BancoReg|registrador~357feeder_combout ;
wire \processador|FD|BancoReg|registrador~357_q ;
wire \processador|FD|BancoReg|registrador~485_q ;
wire \processador|FD|BancoReg|registrador~229_q ;
wire \processador|FD|BancoReg|registrador~2101_combout ;
wire \processador|FD|BancoReg|registrador~549feeder_combout ;
wire \processador|FD|BancoReg|registrador~549_q ;
wire \processador|FD|BancoReg|registrador~293feeder_combout ;
wire \processador|FD|BancoReg|registrador~293_q ;
wire \processador|FD|BancoReg|registrador~421_q ;
wire \processador|FD|BancoReg|registrador~165feeder_combout ;
wire \processador|FD|BancoReg|registrador~165_q ;
wire \processador|FD|BancoReg|registrador~2103_combout ;
wire \processador|FD|BancoReg|registrador~453feeder_combout ;
wire \processador|FD|BancoReg|registrador~453_q ;
wire \processador|FD|BancoReg|registrador~197feeder_combout ;
wire \processador|FD|BancoReg|registrador~197_q ;
wire \processador|FD|BancoReg|registrador~69feeder_combout ;
wire \processador|FD|BancoReg|registrador~69_q ;
wire \processador|FD|BancoReg|registrador~325_q ;
wire \processador|FD|BancoReg|registrador~2100_combout ;
wire \processador|FD|BancoReg|saidaB[31]~26_combout ;
wire \processador|FD|saida_ext[21]~0_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~17_combout ;
wire \processador|FD|BancoReg|registrador~480feeder_combout ;
wire \processador|FD|BancoReg|registrador~480_q ;
wire \processador|FD|BancoReg|registrador~512feeder_combout ;
wire \processador|FD|BancoReg|registrador~512_q ;
wire \processador|FD|BancoReg|registrador~448feeder_combout ;
wire \processador|FD|BancoReg|registrador~448_q ;
wire \processador|FD|BancoReg|registrador~544_q ;
wire \processador|FD|BancoReg|registrador~2203_combout ;
wire \processador|FD|BancoReg|registrador~224feeder_combout ;
wire \processador|FD|BancoReg|registrador~224_q ;
wire \processador|FD|BancoReg|registrador~192feeder_combout ;
wire \processador|FD|BancoReg|registrador~192_q ;
wire \processador|FD|BancoReg|registrador~256_q ;
wire \processador|FD|BancoReg|registrador~288_q ;
wire \processador|FD|BancoReg|registrador~2202_combout ;
wire \processador|FD|BancoReg|registrador~384_q ;
wire \processador|FD|BancoReg|registrador~320feeder_combout ;
wire \processador|FD|BancoReg|registrador~320_q ;
wire \processador|FD|BancoReg|registrador~416_q ;
wire \processador|FD|BancoReg|registrador~352feeder_combout ;
wire \processador|FD|BancoReg|registrador~352_q ;
wire \processador|FD|BancoReg|registrador~2201_combout ;
wire \processador|FD|BancoReg|registrador~96DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~160feeder_combout ;
wire \processador|FD|BancoReg|registrador~160_q ;
wire \processador|FD|BancoReg|registrador~64feeder_combout ;
wire \processador|FD|BancoReg|registrador~64_q ;
wire \processador|FD|BancoReg|registrador~128_q ;
wire \processador|FD|BancoReg|registrador~2200_combout ;
wire \processador|FD|BancoReg|saidaB[26]~6_combout ;
wire \processador|FD|BancoReg|registrador~735_q ;
wire \processador|FD|BancoReg|registrador~767_q ;
wire \processador|FD|BancoReg|registrador~799feeder_combout ;
wire \processador|FD|BancoReg|registrador~799_q ;
wire \processador|FD|BancoReg|registrador~671_q ;
wire \processador|FD|BancoReg|registrador~607feeder_combout ;
wire \processador|FD|BancoReg|registrador~607_q ;
wire \processador|FD|BancoReg|registrador~639_q ;
wire \processador|FD|BancoReg|registrador~575feeder_combout ;
wire \processador|FD|BancoReg|registrador~575_q ;
wire \processador|FD|BancoReg|registrador~2212_combout ;
wire \processador|FD|BancoReg|registrador~703_q ;
wire \processador|FD|BancoReg|registrador~1574_combout ;
wire \processador|FD|BancoReg|registrador~479feeder_combout ;
wire \processador|FD|BancoReg|registrador~479_q ;
wire \processador|FD|BancoReg|registrador~511_q ;
wire \processador|FD|BancoReg|registrador~543feeder_combout ;
wire \processador|FD|BancoReg|registrador~543_q ;
wire \processador|FD|BancoReg|registrador~415feeder_combout ;
wire \processador|FD|BancoReg|registrador~415_q ;
wire \processador|FD|BancoReg|registrador~383feeder_combout ;
wire \processador|FD|BancoReg|registrador~383_q ;
wire \processador|FD|BancoReg|registrador~351feeder_combout ;
wire \processador|FD|BancoReg|registrador~351_q ;
wire \processador|FD|BancoReg|registrador~319_q ;
wire \processador|FD|BancoReg|registrador~2208_combout ;
wire \processador|FD|BancoReg|registrador~447feeder_combout ;
wire \processador|FD|BancoReg|registrador~447DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1570_combout ;
wire \processador|FD|BancoReg|registrador~991feeder_combout ;
wire \processador|FD|BancoReg|registrador~991_q ;
wire \processador|FD|BancoReg|registrador~863feeder_combout ;
wire \processador|FD|BancoReg|registrador~863_q ;
wire \processador|FD|BancoReg|registrador~927feeder_combout ;
wire \processador|FD|BancoReg|registrador~927_q ;
wire \processador|FD|BancoReg|registrador~895_q ;
wire \processador|FD|BancoReg|registrador~831feeder_combout ;
wire \processador|FD|BancoReg|registrador~831_q ;
wire \processador|FD|BancoReg|registrador~2216_combout ;
wire \processador|FD|BancoReg|registrador~1023feeder_combout ;
wire \processador|FD|BancoReg|registrador~1023_q ;
wire \processador|FD|BancoReg|registrador~1055_q ;
wire \processador|FD|BancoReg|registrador~959_q ;
wire \processador|FD|BancoReg|registrador~1578_combout ;
wire \processador|FD|BancoReg|registrador~159feeder_combout ;
wire \processador|FD|BancoReg|registrador~159_q ;
wire \processador|FD|BancoReg|registrador~127feeder_combout ;
wire \processador|FD|BancoReg|registrador~127_q ;
wire \processador|FD|BancoReg|registrador~63feeder_combout ;
wire \processador|FD|BancoReg|registrador~63_q ;
wire \processador|FD|BancoReg|registrador~2204_combout ;
wire \processador|FD|BancoReg|registrador~223feeder_combout ;
wire \processador|FD|BancoReg|registrador~223_q ;
wire \processador|FD|BancoReg|registrador~255feeder_combout ;
wire \processador|FD|BancoReg|registrador~255_q ;
wire \processador|FD|BancoReg|registrador~287feeder_combout ;
wire \processador|FD|BancoReg|registrador~287DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~191feeder_combout ;
wire \processador|FD|BancoReg|registrador~191_q ;
wire \processador|FD|BancoReg|registrador~1566_combout ;
wire \processador|FD|BancoReg|saidaA[25]~6_combout ;
wire \processador|FD|BancoReg|registrador~254feeder_combout ;
wire \processador|FD|BancoReg|registrador~254_q ;
wire \processador|FD|BancoReg|registrador~222feeder_combout ;
wire \processador|FD|BancoReg|registrador~222_q ;
wire \processador|FD|BancoReg|registrador~190feeder_combout ;
wire \processador|FD|BancoReg|registrador~190_q ;
wire \processador|FD|BancoReg|registrador~286feeder_combout ;
wire \processador|FD|BancoReg|registrador~286_q ;
wire \processador|FD|BancoReg|registrador~1600_combout ;
wire \processador|FD|BancoReg|registrador~510_q ;
wire \processador|FD|BancoReg|registrador~542feeder_combout ;
wire \processador|FD|BancoReg|registrador~542DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~446feeder_combout ;
wire \processador|FD|BancoReg|registrador~446_q ;
wire \processador|FD|BancoReg|registrador~478feeder_combout ;
wire \processador|FD|BancoReg|registrador~478_q ;
wire \processador|FD|BancoReg|registrador~1601_combout ;
wire \processador|FD|BancoReg|registrador~382feeder_combout ;
wire \processador|FD|BancoReg|registrador~382_q ;
wire \processador|FD|BancoReg|registrador~414_q ;
wire \processador|FD|BancoReg|registrador~350feeder_combout ;
wire \processador|FD|BancoReg|registrador~350_q ;
wire \processador|FD|BancoReg|registrador~318feeder_combout ;
wire \processador|FD|BancoReg|registrador~318_q ;
wire \processador|FD|BancoReg|registrador~1599_combout ;
wire \processador|FD|BancoReg|registrador~126_q ;
wire \processador|FD|BancoReg|registrador~158feeder_combout ;
wire \processador|FD|BancoReg|registrador~158_q ;
wire \processador|FD|BancoReg|registrador~62feeder_combout ;
wire \processador|FD|BancoReg|registrador~62DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~94feeder_combout ;
wire \processador|FD|BancoReg|registrador~94_q ;
wire \processador|FD|BancoReg|registrador~1598_combout ;
wire \processador|FD|BancoReg|saidaB[24]~118_combout ;
wire \processador|FD|memRAM|ram~58feeder_combout ;
wire \processador|FD|memRAM|ram~58_q ;
wire \processador|FD|memRAM|ram~130_combout ;
wire \processador|FD|memRAM|ram~90_q ;
wire \processador|FD|memRAM|ram~98_combout ;
wire \processador|FD|muxULAram|saida_MUX[24]~1_combout ;
wire \processador|FD|BancoReg|registrador~862feeder_combout ;
wire \processador|FD|BancoReg|registrador~862_q ;
wire \processador|FD|BancoReg|registrador~894_q ;
wire \processador|FD|BancoReg|registrador~926feeder_combout ;
wire \processador|FD|BancoReg|registrador~926_q ;
wire \processador|FD|BancoReg|registrador~830feeder_combout ;
wire \processador|FD|BancoReg|registrador~830_q ;
wire \processador|FD|BancoReg|registrador~1594_combout ;
wire \processador|FD|BancoReg|registrador~1022feeder_combout ;
wire \processador|FD|BancoReg|registrador~1022_q ;
wire \processador|FD|BancoReg|registrador~990feeder_combout ;
wire \processador|FD|BancoReg|registrador~990_q ;
wire \processador|FD|BancoReg|registrador~1054_q ;
wire \processador|FD|BancoReg|registrador~958feeder_combout ;
wire \processador|FD|BancoReg|registrador~958_q ;
wire \processador|FD|BancoReg|registrador~1074_combout ;
wire \processador|FD|BancoReg|registrador~798_q ;
wire \processador|FD|BancoReg|registrador~766feeder_combout ;
wire \processador|FD|BancoReg|registrador~766_q ;
wire \processador|FD|BancoReg|registrador~734feeder_combout ;
wire \processador|FD|BancoReg|registrador~734_q ;
wire \processador|FD|BancoReg|registrador~606_q ;
wire \processador|FD|BancoReg|registrador~670_q ;
wire \processador|FD|BancoReg|registrador~638_q ;
wire \processador|FD|BancoReg|registrador~574feeder_combout ;
wire \processador|FD|BancoReg|registrador~574_q ;
wire \processador|FD|BancoReg|registrador~1590_combout ;
wire \processador|FD|BancoReg|registrador~702feeder_combout ;
wire \processador|FD|BancoReg|registrador~702_q ;
wire \processador|FD|BancoReg|registrador~1070_combout ;
wire \processador|FD|BancoReg|registrador~542_q ;
wire \processador|FD|BancoReg|registrador~478DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1586_combout ;
wire \processador|FD|BancoReg|registrador~446DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1066_combout ;
wire \processador|FD|BancoReg|registrador~62_q ;
wire \processador|FD|BancoReg|registrador~1582_combout ;
wire \processador|FD|BancoReg|registrador~1062_combout ;
wire \processador|FD|BancoReg|saidaA[24]~98_combout ;
wire \processador|FD|BancoReg|registrador~284_q ;
wire \processador|FD|BancoReg|registrador~188feeder_combout ;
wire \processador|FD|BancoReg|registrador~188_q ;
wire \processador|FD|BancoReg|registrador~220feeder_combout ;
wire \processador|FD|BancoReg|registrador~220_q ;
wire \processador|FD|BancoReg|registrador~252_q ;
wire \processador|FD|BancoReg|registrador~1640_combout ;
wire \processador|FD|BancoReg|registrador~348feeder_combout ;
wire \processador|FD|BancoReg|registrador~348_q ;
wire \processador|FD|BancoReg|registrador~316feeder_combout ;
wire \processador|FD|BancoReg|registrador~316DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~380feeder_combout ;
wire \processador|FD|BancoReg|registrador~380_q ;
wire \processador|FD|BancoReg|registrador~412feeder_combout ;
wire \processador|FD|BancoReg|registrador~412_q ;
wire \processador|FD|BancoReg|registrador~1639_combout ;
wire \processador|FD|BancoReg|registrador~540feeder_combout ;
wire \processador|FD|BancoReg|registrador~540_q ;
wire \processador|FD|BancoReg|registrador~508_q ;
wire \processador|FD|BancoReg|registrador~476feeder_combout ;
wire \processador|FD|BancoReg|registrador~476_q ;
wire \processador|FD|BancoReg|registrador~444feeder_combout ;
wire \processador|FD|BancoReg|registrador~444_q ;
wire \processador|FD|BancoReg|registrador~1641_combout ;
wire \processador|FD|BancoReg|registrador~156feeder_combout ;
wire \processador|FD|BancoReg|registrador~156_q ;
wire \processador|FD|BancoReg|registrador~60_q ;
wire \processador|FD|BancoReg|registrador~124feeder_combout ;
wire \processador|FD|BancoReg|registrador~124_q ;
wire \processador|FD|BancoReg|registrador~92_q ;
wire \processador|FD|BancoReg|registrador~1638_combout ;
wire \processador|FD|BancoReg|saidaB[22]~110_combout ;
wire \processador|FD|memRAM|ram~56_q ;
wire \processador|FD|memRAM|ram~88_q ;
wire \processador|FD|memRAM|ram~126_combout ;
wire \processador|FD|saida_ext[20]~12_combout ;
wire \processador|FD|BancoReg|registrador~248feeder_combout ;
wire \processador|FD|BancoReg|registrador~248DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~216feeder_combout ;
wire \processador|FD|BancoReg|registrador~216_q ;
wire \processador|FD|BancoReg|registrador~280feeder_combout ;
wire \processador|FD|BancoReg|registrador~280_q ;
wire \processador|FD|BancoReg|registrador~184feeder_combout ;
wire \processador|FD|BancoReg|registrador~184_q ;
wire \processador|FD|BancoReg|registrador~1720_combout ;
wire \processador|FD|BancoReg|registrador~504feeder_combout ;
wire \processador|FD|BancoReg|registrador~504_q ;
wire \processador|FD|BancoReg|registrador~536feeder_combout ;
wire \processador|FD|BancoReg|registrador~536_q ;
wire \processador|FD|BancoReg|registrador~440feeder_combout ;
wire \processador|FD|BancoReg|registrador~440_q ;
wire \processador|FD|BancoReg|registrador~472_q ;
wire \processador|FD|BancoReg|registrador~1721_combout ;
wire \processador|FD|BancoReg|registrador~408_q ;
wire \processador|FD|BancoReg|registrador~312feeder_combout ;
wire \processador|FD|BancoReg|registrador~312_q ;
wire \processador|FD|BancoReg|registrador~376_q ;
wire \processador|FD|BancoReg|registrador~344feeder_combout ;
wire \processador|FD|BancoReg|registrador~344_q ;
wire \processador|FD|BancoReg|registrador~1719_combout ;
wire \processador|FD|BancoReg|registrador~152feeder_combout ;
wire \processador|FD|BancoReg|registrador~152_q ;
wire \processador|FD|BancoReg|registrador~88feeder_combout ;
wire \processador|FD|BancoReg|registrador~88_q ;
wire \processador|FD|BancoReg|registrador~120feeder_combout ;
wire \processador|FD|BancoReg|registrador~120_q ;
wire \processador|FD|BancoReg|registrador~56feeder_combout ;
wire \processador|FD|BancoReg|registrador~56_q ;
wire \processador|FD|BancoReg|registrador~1718_combout ;
wire \processador|FD|BancoReg|saidaB[18]~94_combout ;
wire \processador|FD|saida_ext[18]~8_combout ;
wire \processador|FD|saida_ext[17]~11_combout ;
wire \processador|FD|BancoReg|registrador~436DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~468_q ;
wire \processador|FD|BancoReg|registrador~532_q ;
wire \processador|FD|BancoReg|registrador~500feeder_combout ;
wire \processador|FD|BancoReg|registrador~500_q ;
wire \processador|FD|BancoReg|registrador~1801_combout ;
wire \processador|FD|BancoReg|registrador~212feeder_combout ;
wire \processador|FD|BancoReg|registrador~212_q ;
wire \processador|FD|BancoReg|registrador~180_q ;
wire \processador|FD|BancoReg|registrador~244feeder_combout ;
wire \processador|FD|BancoReg|registrador~244_q ;
wire \processador|FD|BancoReg|registrador~276feeder_combout ;
wire \processador|FD|BancoReg|registrador~276_q ;
wire \processador|FD|BancoReg|registrador~1800_combout ;
wire \processador|FD|BancoReg|registrador~404feeder_combout ;
wire \processador|FD|BancoReg|registrador~404_q ;
wire \processador|FD|BancoReg|registrador~372feeder_combout ;
wire \processador|FD|BancoReg|registrador~372_q ;
wire \processador|FD|BancoReg|registrador~308feeder_combout ;
wire \processador|FD|BancoReg|registrador~308_q ;
wire \processador|FD|BancoReg|registrador~340feeder_combout ;
wire \processador|FD|BancoReg|registrador~340_q ;
wire \processador|FD|BancoReg|registrador~1799_combout ;
wire \processador|FD|BancoReg|registrador~116_q ;
wire \processador|FD|BancoReg|registrador~148_q ;
wire \processador|FD|BancoReg|registrador~84feeder_combout ;
wire \processador|FD|BancoReg|registrador~84_q ;
wire \processador|FD|BancoReg|registrador~52feeder_combout ;
wire \processador|FD|BancoReg|registrador~52_q ;
wire \processador|FD|BancoReg|registrador~1798_combout ;
wire \processador|FD|BancoReg|saidaB[14]~78_combout ;
wire \processador|FD|BancoReg|registrador~497_q ;
wire \processador|FD|BancoReg|registrador~113feeder_combout ;
wire \processador|FD|BancoReg|registrador~113_q ;
wire \processador|FD|BancoReg|registrador~241DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~369feeder_combout ;
wire \processador|FD|BancoReg|registrador~369_q ;
wire \processador|FD|BancoReg|registrador~1860_combout ;
wire \processador|FD|BancoReg|registrador~209feeder_combout ;
wire \processador|FD|BancoReg|registrador~209DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~465_q ;
wire \processador|FD|BancoReg|registrador~81feeder_combout ;
wire \processador|FD|BancoReg|registrador~81_q ;
wire \processador|FD|BancoReg|registrador~337feeder_combout ;
wire \processador|FD|BancoReg|registrador~337_q ;
wire \processador|FD|BancoReg|registrador~1859_combout ;
wire \processador|FD|BancoReg|registrador~401feeder_combout ;
wire \processador|FD|BancoReg|registrador~401_q ;
wire \processador|FD|BancoReg|registrador~273_q ;
wire \processador|FD|BancoReg|registrador~529_q ;
wire \processador|FD|BancoReg|registrador~145feeder_combout ;
wire \processador|FD|BancoReg|registrador~145_q ;
wire \processador|FD|BancoReg|registrador~1861_combout ;
wire \processador|FD|BancoReg|registrador~433_q ;
wire \processador|FD|BancoReg|registrador~177_q ;
wire \processador|FD|BancoReg|registrador~49_q ;
wire \processador|FD|BancoReg|registrador~305_q ;
wire \processador|FD|BancoReg|registrador~1858_combout ;
wire \processador|FD|BancoReg|saidaB[11]~66_combout ;
wire \processador|FD|memRAM|ram~45_q ;
wire \processador|FD|memRAM|ram~77_q ;
wire \processador|FD|memRAM|ram~116_combout ;
wire \processador|FD|BancoReg|registrador~528_q ;
wire \processador|FD|BancoReg|registrador~464_q ;
wire \processador|FD|BancoReg|registrador~336_q ;
wire \processador|FD|BancoReg|registrador~400feeder_combout ;
wire \processador|FD|BancoReg|registrador~400_q ;
wire \processador|FD|BancoReg|registrador~368feeder_combout ;
wire \processador|FD|BancoReg|registrador~368_q ;
wire \processador|FD|BancoReg|registrador~304feeder_combout ;
wire \processador|FD|BancoReg|registrador~304_q ;
wire \processador|FD|BancoReg|registrador~1866_combout ;
wire \processador|FD|BancoReg|registrador~432DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1290_combout ;
wire \processador|FD|BancoReg|registrador~976feeder_combout ;
wire \processador|FD|BancoReg|registrador~976_q ;
wire \processador|FD|BancoReg|registrador~848_q ;
wire \processador|FD|BancoReg|registrador~880_q ;
wire \processador|FD|BancoReg|registrador~912_q ;
wire \processador|FD|BancoReg|registrador~816feeder_combout ;
wire \processador|FD|BancoReg|registrador~816_q ;
wire \processador|FD|BancoReg|registrador~1874_combout ;
wire \processador|FD|BancoReg|registrador~1008feeder_combout ;
wire \processador|FD|BancoReg|registrador~1008_q ;
wire \processador|FD|BancoReg|registrador~1040_q ;
wire \processador|FD|BancoReg|registrador~944feeder_combout ;
wire \processador|FD|BancoReg|registrador~944_q ;
wire \processador|FD|BancoReg|registrador~1298_combout ;
wire \processador|FD|BancoReg|registrador~720_q ;
wire \processador|FD|BancoReg|registrador~784feeder_combout ;
wire \processador|FD|BancoReg|registrador~784_q ;
wire \processador|FD|BancoReg|registrador~752feeder_combout ;
wire \processador|FD|BancoReg|registrador~752_q ;
wire \processador|FD|BancoReg|registrador~592feeder_combout ;
wire \processador|FD|BancoReg|registrador~592_q ;
wire \processador|FD|BancoReg|registrador~624_q ;
wire \processador|FD|BancoReg|registrador~656_q ;
wire \processador|FD|BancoReg|registrador~560_q ;
wire \processador|FD|BancoReg|registrador~1870_combout ;
wire \processador|FD|BancoReg|registrador~688feeder_combout ;
wire \processador|FD|BancoReg|registrador~688_q ;
wire \processador|FD|BancoReg|registrador~1294_combout ;
wire \processador|FD|BancoReg|registrador~272_q ;
wire \processador|FD|BancoReg|registrador~208_q ;
wire \processador|FD|BancoReg|registrador~240_q ;
wire \processador|FD|BancoReg|registrador~144_q ;
wire \processador|FD|BancoReg|registrador~112feeder_combout ;
wire \processador|FD|BancoReg|registrador~112_q ;
wire \processador|FD|BancoReg|registrador~80_q ;
wire \processador|FD|BancoReg|registrador~48feeder_combout ;
wire \processador|FD|BancoReg|registrador~48_q ;
wire \processador|FD|BancoReg|registrador~1862_combout ;
wire \processador|FD|BancoReg|registrador~176feeder_combout ;
wire \processador|FD|BancoReg|registrador~176_q ;
wire \processador|FD|BancoReg|registrador~1286_combout ;
wire \processador|FD|BancoReg|saidaA[10]~34_combout ;
wire \processador|FD|BancoReg|registrador~143_q ;
wire \processador|FD|BancoReg|registrador~527DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~399DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~271_q ;
wire \processador|FD|BancoReg|registrador~1901_combout ;
wire \processador|FD|BancoReg|registrador~111_q ;
wire \processador|FD|BancoReg|registrador~495_q ;
wire \processador|FD|BancoReg|registrador~367feeder_combout ;
wire \processador|FD|BancoReg|registrador~367_q ;
wire \processador|FD|BancoReg|registrador~239feeder_combout ;
wire \processador|FD|BancoReg|registrador~239_q ;
wire \processador|FD|BancoReg|registrador~1900_combout ;
wire \processador|FD|BancoReg|registrador~79feeder_combout ;
wire \processador|FD|BancoReg|registrador~79_q ;
wire \processador|FD|BancoReg|registrador~463_q ;
wire \processador|FD|BancoReg|registrador~207feeder_combout ;
wire \processador|FD|BancoReg|registrador~207_q ;
wire \processador|FD|BancoReg|registrador~335feeder_combout ;
wire \processador|FD|BancoReg|registrador~335_q ;
wire \processador|FD|BancoReg|registrador~1899_combout ;
wire \processador|FD|BancoReg|registrador~175_q ;
wire \processador|FD|BancoReg|registrador~47_q ;
wire \processador|FD|BancoReg|registrador~431_q ;
wire \processador|FD|BancoReg|registrador~303feeder_combout ;
wire \processador|FD|BancoReg|registrador~303_q ;
wire \processador|FD|BancoReg|registrador~1898_combout ;
wire \processador|FD|BancoReg|saidaB[9]~42_combout ;
wire \processador|FD|BancoReg|registrador~782_q ;
wire \processador|FD|BancoReg|registrador~718feeder_combout ;
wire \processador|FD|BancoReg|registrador~718_q ;
wire \processador|FD|BancoReg|registrador~750feeder_combout ;
wire \processador|FD|BancoReg|registrador~750_q ;
wire \processador|FD|BancoReg|registrador~590feeder_combout ;
wire \processador|FD|BancoReg|registrador~590_q ;
wire \processador|FD|BancoReg|registrador~654feeder_combout ;
wire \processador|FD|BancoReg|registrador~654_q ;
wire \processador|FD|BancoReg|registrador~622feeder_combout ;
wire \processador|FD|BancoReg|registrador~622_q ;
wire \processador|FD|BancoReg|registrador~558feeder_combout ;
wire \processador|FD|BancoReg|registrador~558_q ;
wire \processador|FD|BancoReg|registrador~1910_combout ;
wire \processador|FD|BancoReg|registrador~686feeder_combout ;
wire \processador|FD|BancoReg|registrador~686_q ;
wire \processador|FD|BancoReg|registrador~1327_combout ;
wire \processador|FD|BancoReg|registrador~1038_q ;
wire \processador|FD|BancoReg|registrador~974feeder_combout ;
wire \processador|FD|BancoReg|registrador~974_q ;
wire \processador|FD|BancoReg|registrador~1006feeder_combout ;
wire \processador|FD|BancoReg|registrador~1006_q ;
wire \processador|FD|BancoReg|registrador~910_q ;
wire \processador|FD|BancoReg|registrador~846_q ;
wire \processador|FD|BancoReg|registrador~878_q ;
wire \processador|FD|BancoReg|registrador~814feeder_combout ;
wire \processador|FD|BancoReg|registrador~814_q ;
wire \processador|FD|BancoReg|registrador~1914_combout ;
wire \processador|FD|BancoReg|registrador~942feeder_combout ;
wire \processador|FD|BancoReg|registrador~942_q ;
wire \processador|FD|BancoReg|registrador~1331_combout ;
wire \processador|FD|BancoReg|registrador~526feeder_combout ;
wire \processador|FD|BancoReg|registrador~526_q ;
wire \processador|FD|BancoReg|registrador~494feeder_combout ;
wire \processador|FD|BancoReg|registrador~494_q ;
wire \processador|FD|BancoReg|registrador~462_q ;
wire \processador|FD|BancoReg|registrador~398feeder_combout ;
wire \processador|FD|BancoReg|registrador~398_q ;
wire \processador|FD|BancoReg|registrador~334_q ;
wire \processador|FD|BancoReg|registrador~366feeder_combout ;
wire \processador|FD|BancoReg|registrador~366_q ;
wire \processador|FD|BancoReg|registrador~302DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1906_combout ;
wire \processador|FD|BancoReg|registrador~430feeder_combout ;
wire \processador|FD|BancoReg|registrador~430DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1323_combout ;
wire \processador|FD|BancoReg|registrador~206feeder_combout ;
wire \processador|FD|BancoReg|registrador~206_q ;
wire \processador|FD|BancoReg|registrador~238DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~142feeder_combout ;
wire \processador|FD|BancoReg|registrador~142_q ;
wire \processador|FD|BancoReg|registrador~110feeder_combout ;
wire \processador|FD|BancoReg|registrador~110_q ;
wire \processador|FD|BancoReg|registrador~78feeder_combout ;
wire \processador|FD|BancoReg|registrador~78_q ;
wire \processador|FD|BancoReg|registrador~46feeder_combout ;
wire \processador|FD|BancoReg|registrador~46_q ;
wire \processador|FD|BancoReg|registrador~1902_combout ;
wire \processador|FD|BancoReg|registrador~174feeder_combout ;
wire \processador|FD|BancoReg|registrador~174_q ;
wire \processador|FD|BancoReg|registrador~1319_combout ;
wire \processador|FD|BancoReg|registrador~1335_combout ;
wire \processador|FD|BancoReg|saidaA[8]~5_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout ;
wire \processador|FD|BancoReg|registrador~932_q ;
wire \processador|FD|BancoReg|registrador~900_q ;
wire \processador|FD|BancoReg|registrador~868_q ;
wire \processador|FD|BancoReg|registrador~836_q ;
wire \processador|FD|BancoReg|registrador~2116_combout ;
wire \processador|FD|BancoReg|registrador~1028feeder_combout ;
wire \processador|FD|BancoReg|registrador~1028_q ;
wire \processador|FD|BancoReg|registrador~996_q ;
wire \processador|FD|BancoReg|registrador~1060_q ;
wire \processador|FD|BancoReg|registrador~964_q ;
wire \processador|FD|BancoReg|registrador~1498_combout ;
wire \processador|FD|BancoReg|registrador~484_q ;
wire \processador|FD|BancoReg|registrador~516_q ;
wire \processador|FD|BancoReg|registrador~420_q ;
wire \processador|FD|BancoReg|registrador~356feeder_combout ;
wire \processador|FD|BancoReg|registrador~356_q ;
wire \processador|FD|BancoReg|registrador~388_q ;
wire \processador|FD|BancoReg|registrador~324feeder_combout ;
wire \processador|FD|BancoReg|registrador~324_q ;
wire \processador|FD|BancoReg|registrador~2108_combout ;
wire \processador|FD|BancoReg|registrador~548feeder_combout ;
wire \processador|FD|BancoReg|registrador~548_q ;
wire \processador|FD|BancoReg|registrador~452feeder_combout ;
wire \processador|FD|BancoReg|registrador~452DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1490_combout ;
wire \processador|FD|BancoReg|registrador~644_q ;
wire \processador|FD|BancoReg|registrador~612_q ;
wire \processador|FD|BancoReg|registrador~676_q ;
wire \processador|FD|BancoReg|registrador~580_q ;
wire \processador|FD|BancoReg|registrador~2112_combout ;
wire \processador|FD|BancoReg|registrador~772feeder_combout ;
wire \processador|FD|BancoReg|registrador~772_q ;
wire \processador|FD|BancoReg|registrador~740_q ;
wire \processador|FD|BancoReg|registrador~804_q ;
wire \processador|FD|BancoReg|registrador~708_q ;
wire \processador|FD|BancoReg|registrador~1494_combout ;
wire \processador|FD|BancoReg|registrador~260_q ;
wire \processador|FD|BancoReg|registrador~228_q ;
wire \processador|FD|BancoReg|registrador~100_q ;
wire \processador|FD|BancoReg|registrador~164feeder_combout ;
wire \processador|FD|BancoReg|registrador~164DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~132DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~68feeder_combout ;
wire \processador|FD|BancoReg|registrador~68_q ;
wire \processador|FD|BancoReg|registrador~2104_combout ;
wire \processador|FD|BancoReg|registrador~196_q ;
wire \processador|FD|BancoReg|registrador~1486_combout ;
wire \processador|FD|BancoReg|saidaA[30]~26_combout ;
wire \processador|FD|BancoReg|registrador~99feeder_combout ;
wire \processador|FD|BancoReg|registrador~99_q ;
wire \processador|FD|BancoReg|registrador~227_q ;
wire \processador|FD|BancoReg|registrador~483_q ;
wire \processador|FD|BancoReg|registrador~355DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~2141_combout ;
wire \processador|FD|BancoReg|registrador~131DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~259feeder_combout ;
wire \processador|FD|BancoReg|registrador~259_q ;
wire \processador|FD|BancoReg|registrador~515_q ;
wire \processador|FD|BancoReg|registrador~387_q ;
wire \processador|FD|BancoReg|registrador~2142_combout ;
wire \processador|FD|BancoReg|registrador~419feeder_combout ;
wire \processador|FD|BancoReg|registrador~419_q ;
wire \processador|FD|BancoReg|registrador~291_q ;
wire \processador|FD|BancoReg|registrador~163feeder_combout ;
wire \processador|FD|BancoReg|registrador~163_q ;
wire \processador|FD|BancoReg|registrador~547DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~2143_combout ;
wire \processador|FD|BancoReg|registrador~451_q ;
wire \processador|FD|BancoReg|registrador~195_q ;
wire \processador|FD|BancoReg|registrador~67feeder_combout ;
wire \processador|FD|BancoReg|registrador~67_q ;
wire \processador|FD|BancoReg|registrador~323feeder_combout ;
wire \processador|FD|BancoReg|registrador~323_q ;
wire \processador|FD|BancoReg|registrador~2140_combout ;
wire \processador|FD|BancoReg|saidaB[29]~18_combout ;
wire \processador|FD|BancoReg|registrador~418_q ;
wire \processador|FD|BancoReg|registrador~354feeder_combout ;
wire \processador|FD|BancoReg|registrador~354DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~386feeder_combout ;
wire \processador|FD|BancoReg|registrador~386_q ;
wire \processador|FD|BancoReg|registrador~322feeder_combout ;
wire \processador|FD|BancoReg|registrador~322_q ;
wire \processador|FD|BancoReg|registrador~2161_combout ;
wire \processador|FD|BancoReg|registrador~290_q ;
wire \processador|FD|BancoReg|registrador~226_q ;
wire \processador|FD|BancoReg|registrador~258_q ;
wire \processador|FD|BancoReg|registrador~194_q ;
wire \processador|FD|BancoReg|registrador~2162_combout ;
wire \processador|FD|BancoReg|registrador~546_q ;
wire \processador|FD|BancoReg|registrador~514feeder_combout ;
wire \processador|FD|BancoReg|registrador~514_q ;
wire \processador|FD|BancoReg|registrador~450DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~2163_combout ;
wire \processador|FD|BancoReg|registrador~162_q ;
wire \processador|FD|BancoReg|registrador~66feeder_combout ;
wire \processador|FD|BancoReg|registrador~66_q ;
wire \processador|FD|BancoReg|registrador~130feeder_combout ;
wire \processador|FD|BancoReg|registrador~130_q ;
wire \processador|FD|BancoReg|registrador~98_q ;
wire \processador|FD|BancoReg|registrador~2160_combout ;
wire \processador|FD|BancoReg|saidaB[28]~14_combout ;
wire \processador|FD|BancoReg|registrador~225_q ;
wire \processador|FD|BancoReg|registrador~481feeder_combout ;
wire \processador|FD|BancoReg|registrador~481_q ;
wire \processador|FD|BancoReg|registrador~97_q ;
wire \processador|FD|BancoReg|registrador~353_q ;
wire \processador|FD|BancoReg|registrador~2181_combout ;
wire \processador|FD|BancoReg|registrador~385feeder_combout ;
wire \processador|FD|BancoReg|registrador~385_q ;
wire \processador|FD|BancoReg|registrador~129feeder_combout ;
wire \processador|FD|BancoReg|registrador~129_q ;
wire \processador|FD|BancoReg|registrador~257_q ;
wire \processador|FD|BancoReg|registrador~513_q ;
wire \processador|FD|BancoReg|registrador~2182_combout ;
wire \processador|FD|BancoReg|registrador~545DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~289feeder_combout ;
wire \processador|FD|BancoReg|registrador~289_q ;
wire \processador|FD|BancoReg|registrador~161feeder_combout ;
wire \processador|FD|BancoReg|registrador~161_q ;
wire \processador|FD|BancoReg|registrador~417_q ;
wire \processador|FD|BancoReg|registrador~2183_combout ;
wire \processador|FD|BancoReg|registrador~321feeder_combout ;
wire \processador|FD|BancoReg|registrador~321_q ;
wire \processador|FD|BancoReg|registrador~193_q ;
wire \processador|FD|BancoReg|registrador~449DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~65_q ;
wire \processador|FD|BancoReg|registrador~2180_combout ;
wire \processador|FD|BancoReg|saidaB[27]~10_combout ;
wire \processador|FD|soma1inv|Add0~122 ;
wire \processador|FD|soma1inv|Add0~118 ;
wire \processador|FD|soma1inv|Add0~114 ;
wire \processador|FD|soma1inv|Add0~110 ;
wire \processador|FD|soma1inv|Add0~105_sumout ;
wire \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout ;
wire \processador|FD|soma1inv|Add0~113_sumout ;
wire \processador|FD|ULA_bit30|soma|Add0~0_combout ;
wire \processador|FD|soma1inv|Add0~109_sumout ;
wire \processador|FD|soma1inv|Add0~117_sumout ;
wire \processador|FD|BancoReg|registrador~157_q ;
wire \processador|FD|BancoReg|registrador~541feeder_combout ;
wire \processador|FD|BancoReg|registrador~541_q ;
wire \processador|FD|BancoReg|registrador~285feeder_combout ;
wire \processador|FD|BancoReg|registrador~285DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~413feeder_combout ;
wire \processador|FD|BancoReg|registrador~413DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1621_combout ;
wire \processador|FD|BancoReg|registrador~125DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~509DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~253_q ;
wire \processador|FD|BancoReg|registrador~381_q ;
wire \processador|FD|BancoReg|registrador~1620_combout ;
wire \processador|FD|BancoReg|registrador~221_q ;
wire \processador|FD|BancoReg|registrador~93_q ;
wire \processador|FD|BancoReg|registrador~349feeder_combout ;
wire \processador|FD|BancoReg|registrador~349_q ;
wire \processador|FD|BancoReg|registrador~477DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1619_combout ;
wire \processador|FD|BancoReg|registrador~189_q ;
wire \processador|FD|BancoReg|registrador~61_q ;
wire \processador|FD|BancoReg|registrador~445DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~317_q ;
wire \processador|FD|BancoReg|registrador~1618_combout ;
wire \processador|FD|BancoReg|saidaB[23]~114_combout ;
wire \processador|FD|BancoReg|registrador~155feeder_combout ;
wire \processador|FD|BancoReg|registrador~155_q ;
wire \processador|FD|BancoReg|registrador~283feeder_combout ;
wire \processador|FD|BancoReg|registrador~283_q ;
wire \processador|FD|BancoReg|registrador~539feeder_combout ;
wire \processador|FD|BancoReg|registrador~539_q ;
wire \processador|FD|BancoReg|registrador~411feeder_combout ;
wire \processador|FD|BancoReg|registrador~411_q ;
wire \processador|FD|BancoReg|registrador~1661_combout ;
wire \processador|FD|BancoReg|registrador~507feeder_combout ;
wire \processador|FD|BancoReg|registrador~507_q ;
wire \processador|FD|BancoReg|registrador~123_q ;
wire \processador|FD|BancoReg|registrador~251feeder_combout ;
wire \processador|FD|BancoReg|registrador~251DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~379_q ;
wire \processador|FD|BancoReg|registrador~1660_combout ;
wire \processador|FD|BancoReg|registrador~91_q ;
wire \processador|FD|BancoReg|registrador~347feeder_combout ;
wire \processador|FD|BancoReg|registrador~347_q ;
wire \processador|FD|BancoReg|registrador~475feeder_combout ;
wire \processador|FD|BancoReg|registrador~475_q ;
wire \processador|FD|BancoReg|registrador~219feeder_combout ;
wire \processador|FD|BancoReg|registrador~219_q ;
wire \processador|FD|BancoReg|registrador~1659_combout ;
wire \processador|FD|BancoReg|registrador~59_q ;
wire \processador|FD|BancoReg|registrador~443feeder_combout ;
wire \processador|FD|BancoReg|registrador~443_q ;
wire \processador|FD|BancoReg|registrador~187feeder_combout ;
wire \processador|FD|BancoReg|registrador~187_q ;
wire \processador|FD|BancoReg|registrador~315_q ;
wire \processador|FD|BancoReg|registrador~1658_combout ;
wire \processador|FD|BancoReg|saidaB[21]~106_combout ;
wire \processador|FD|BancoReg|registrador~282_q ;
wire \processador|FD|BancoReg|registrador~250_q ;
wire \processador|FD|BancoReg|registrador~218_q ;
wire \processador|FD|BancoReg|registrador~186feeder_combout ;
wire \processador|FD|BancoReg|registrador~186_q ;
wire \processador|FD|BancoReg|registrador~1680_combout ;
wire \processador|FD|BancoReg|registrador~442feeder_combout ;
wire \processador|FD|BancoReg|registrador~442_q ;
wire \processador|FD|BancoReg|registrador~538_q ;
wire \processador|FD|BancoReg|registrador~506_q ;
wire \processador|FD|BancoReg|registrador~1681_combout ;
wire \processador|FD|BancoReg|registrador~314feeder_combout ;
wire \processador|FD|BancoReg|registrador~314_q ;
wire \processador|FD|BancoReg|registrador~346feeder_combout ;
wire \processador|FD|BancoReg|registrador~346_q ;
wire \processador|FD|BancoReg|registrador~410feeder_combout ;
wire \processador|FD|BancoReg|registrador~410_q ;
wire \processador|FD|BancoReg|registrador~378_q ;
wire \processador|FD|BancoReg|registrador~1679_combout ;
wire \processador|FD|BancoReg|registrador~58_q ;
wire \processador|FD|BancoReg|registrador~90_q ;
wire \processador|FD|BancoReg|registrador~154feeder_combout ;
wire \processador|FD|BancoReg|registrador~154_q ;
wire \processador|FD|BancoReg|registrador~122feeder_combout ;
wire \processador|FD|BancoReg|registrador~122_q ;
wire \processador|FD|BancoReg|registrador~1678_combout ;
wire \processador|FD|BancoReg|saidaB[20]~102_combout ;
wire \processador|FD|saida_ext[19]~10_combout ;
wire \processador|FD|soma1inv|Add0~26 ;
wire \processador|FD|soma1inv|Add0~21_sumout ;
wire \processador|FD|BancoReg|registrador~985feeder_combout ;
wire \processador|FD|BancoReg|registrador~985_q ;
wire \processador|FD|BancoReg|registrador~1049feeder_combout ;
wire \processador|FD|BancoReg|registrador~1049_q ;
wire \processador|FD|BancoReg|registrador~1017feeder_combout ;
wire \processador|FD|BancoReg|registrador~1017_q ;
wire \processador|FD|BancoReg|registrador~921_q ;
wire \processador|FD|BancoReg|registrador~857feeder_combout ;
wire \processador|FD|BancoReg|registrador~857_q ;
wire \processador|FD|BancoReg|registrador~889_q ;
wire \processador|FD|BancoReg|registrador~825_q ;
wire \processador|FD|BancoReg|registrador~1694_combout ;
wire \processador|FD|BancoReg|registrador~953feeder_combout ;
wire \processador|FD|BancoReg|registrador~953_q ;
wire \processador|FD|BancoReg|registrador~1154_combout ;
wire \processador|FD|BancoReg|registrador~473_q ;
wire \processador|FD|BancoReg|registrador~537feeder_combout ;
wire \processador|FD|BancoReg|registrador~537_q ;
wire \processador|FD|BancoReg|registrador~505feeder_combout ;
wire \processador|FD|BancoReg|registrador~505DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~409feeder_combout ;
wire \processador|FD|BancoReg|registrador~409DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~377_q ;
wire \processador|FD|BancoReg|registrador~313feeder_combout ;
wire \processador|FD|BancoReg|registrador~313_q ;
wire \processador|FD|BancoReg|registrador~1686_combout ;
wire \processador|FD|BancoReg|registrador~441feeder_combout ;
wire \processador|FD|BancoReg|registrador~441_q ;
wire \processador|FD|BancoReg|registrador~1146_combout ;
wire \processador|FD|BancoReg|registrador~793_q ;
wire \processador|FD|BancoReg|registrador~761feeder_combout ;
wire \processador|FD|BancoReg|registrador~761_q ;
wire \processador|FD|BancoReg|registrador~729_q ;
wire \processador|FD|BancoReg|registrador~665_q ;
wire \processador|FD|BancoReg|registrador~601feeder_combout ;
wire \processador|FD|BancoReg|registrador~601_q ;
wire \processador|FD|BancoReg|registrador~633feeder_combout ;
wire \processador|FD|BancoReg|registrador~633_q ;
wire \processador|FD|BancoReg|registrador~569feeder_combout ;
wire \processador|FD|BancoReg|registrador~569_q ;
wire \processador|FD|BancoReg|registrador~1690_combout ;
wire \processador|FD|BancoReg|registrador~697_q ;
wire \processador|FD|BancoReg|registrador~1150_combout ;
wire \processador|FD|BancoReg|registrador~217_q ;
wire \processador|FD|BancoReg|registrador~281feeder_combout ;
wire \processador|FD|BancoReg|registrador~281_q ;
wire \processador|FD|BancoReg|registrador~249_q ;
wire \processador|FD|BancoReg|registrador~153feeder_combout ;
wire \processador|FD|BancoReg|registrador~153_q ;
wire \processador|FD|BancoReg|registrador~121_q ;
wire \processador|FD|BancoReg|registrador~89feeder_combout ;
wire \processador|FD|BancoReg|registrador~89_q ;
wire \processador|FD|BancoReg|registrador~57feeder_combout ;
wire \processador|FD|BancoReg|registrador~57_q ;
wire \processador|FD|BancoReg|registrador~1682_combout ;
wire \processador|FD|BancoReg|registrador~185_q ;
wire \processador|FD|BancoReg|registrador~1142_combout ;
wire \processador|FD|BancoReg|saidaA[19]~78_combout ;
wire \processador|FD|BancoReg|registrador~1047_q ;
wire \processador|FD|BancoReg|registrador~983feeder_combout ;
wire \processador|FD|BancoReg|registrador~983_q ;
wire \processador|FD|BancoReg|registrador~1015feeder_combout ;
wire \processador|FD|BancoReg|registrador~1015_q ;
wire \processador|FD|BancoReg|registrador~919_q ;
wire \processador|FD|BancoReg|registrador~887_q ;
wire \processador|FD|BancoReg|registrador~855feeder_combout ;
wire \processador|FD|BancoReg|registrador~855_q ;
wire \processador|FD|BancoReg|registrador~823_q ;
wire \processador|FD|BancoReg|registrador~1734_combout ;
wire \processador|FD|BancoReg|registrador~951_q ;
wire \processador|FD|BancoReg|registrador~1186_combout ;
wire \processador|FD|BancoReg|registrador~471feeder_combout ;
wire \processador|FD|BancoReg|registrador~471_q ;
wire \processador|FD|BancoReg|registrador~535feeder_combout ;
wire \processador|FD|BancoReg|registrador~535_q ;
wire \processador|FD|BancoReg|registrador~503feeder_combout ;
wire \processador|FD|BancoReg|registrador~503_q ;
wire \processador|FD|BancoReg|registrador~343_q ;
wire \processador|FD|BancoReg|registrador~375feeder_combout ;
wire \processador|FD|BancoReg|registrador~375DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~407feeder_combout ;
wire \processador|FD|BancoReg|registrador~407DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~311_q ;
wire \processador|FD|BancoReg|registrador~1726_combout ;
wire \processador|FD|BancoReg|registrador~439DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1178_combout ;
wire \processador|FD|BancoReg|registrador~791_q ;
wire \processador|FD|BancoReg|registrador~759feeder_combout ;
wire \processador|FD|BancoReg|registrador~759_q ;
wire \processador|FD|BancoReg|registrador~727_q ;
wire \processador|FD|BancoReg|registrador~663feeder_combout ;
wire \processador|FD|BancoReg|registrador~663_q ;
wire \processador|FD|BancoReg|registrador~631_q ;
wire \processador|FD|BancoReg|registrador~599feeder_combout ;
wire \processador|FD|BancoReg|registrador~599_q ;
wire \processador|FD|BancoReg|registrador~567feeder_combout ;
wire \processador|FD|BancoReg|registrador~567_q ;
wire \processador|FD|BancoReg|registrador~1730_combout ;
wire \processador|FD|BancoReg|registrador~695_q ;
wire \processador|FD|BancoReg|registrador~1182_combout ;
wire \processador|FD|BancoReg|registrador~279_q ;
wire \processador|FD|BancoReg|registrador~215feeder_combout ;
wire \processador|FD|BancoReg|registrador~215_q ;
wire \processador|FD|BancoReg|registrador~247_q ;
wire \processador|FD|BancoReg|registrador~151feeder_combout ;
wire \processador|FD|BancoReg|registrador~151_q ;
wire \processador|FD|BancoReg|registrador~119_q ;
wire \processador|FD|BancoReg|registrador~87_q ;
wire \processador|FD|BancoReg|registrador~55_q ;
wire \processador|FD|BancoReg|registrador~1722_combout ;
wire \processador|FD|BancoReg|registrador~183feeder_combout ;
wire \processador|FD|BancoReg|registrador~183_q ;
wire \processador|FD|BancoReg|registrador~1174_combout ;
wire \processador|FD|BancoReg|saidaA[17]~70_combout ;
wire \processador|FD|saida_ext[16]~9_combout ;
wire \processador|FD|soma1inv|Add0~42 ;
wire \processador|FD|soma1inv|Add0~37_sumout ;
wire \processador|FD|BancoReg|registrador~917_q ;
wire \processador|FD|BancoReg|registrador~853feeder_combout ;
wire \processador|FD|BancoReg|registrador~853_q ;
wire \processador|FD|BancoReg|registrador~885_q ;
wire \processador|FD|BancoReg|registrador~821feeder_combout ;
wire \processador|FD|BancoReg|registrador~821_q ;
wire \processador|FD|BancoReg|registrador~1774_combout ;
wire \processador|FD|BancoReg|registrador~1013feeder_combout ;
wire \processador|FD|BancoReg|registrador~1013_q ;
wire \processador|FD|BancoReg|registrador~981_q ;
wire \processador|FD|BancoReg|registrador~1045_q ;
wire \processador|FD|BancoReg|registrador~949feeder_combout ;
wire \processador|FD|BancoReg|registrador~949_q ;
wire \processador|FD|BancoReg|registrador~1218_combout ;
wire \processador|FD|BancoReg|registrador~469_q ;
wire \processador|FD|BancoReg|registrador~501feeder_combout ;
wire \processador|FD|BancoReg|registrador~501_q ;
wire \processador|FD|BancoReg|registrador~533_q ;
wire \processador|FD|BancoReg|registrador~405feeder_combout ;
wire \processador|FD|BancoReg|registrador~405_q ;
wire \processador|FD|BancoReg|registrador~341feeder_combout ;
wire \processador|FD|BancoReg|registrador~341_q ;
wire \processador|FD|BancoReg|registrador~373feeder_combout ;
wire \processador|FD|BancoReg|registrador~373_q ;
wire \processador|FD|BancoReg|registrador~309feeder_combout ;
wire \processador|FD|BancoReg|registrador~309_q ;
wire \processador|FD|BancoReg|registrador~1766_combout ;
wire \processador|FD|BancoReg|registrador~437_q ;
wire \processador|FD|BancoReg|registrador~1210_combout ;
wire \processador|FD|BancoReg|registrador~725feeder_combout ;
wire \processador|FD|BancoReg|registrador~725_q ;
wire \processador|FD|BancoReg|registrador~789feeder_combout ;
wire \processador|FD|BancoReg|registrador~789_q ;
wire \processador|FD|BancoReg|registrador~757feeder_combout ;
wire \processador|FD|BancoReg|registrador~757_q ;
wire \processador|FD|BancoReg|registrador~597_q ;
wire \processador|FD|BancoReg|registrador~629_q ;
wire \processador|FD|BancoReg|registrador~661_q ;
wire \processador|FD|BancoReg|registrador~565_q ;
wire \processador|FD|BancoReg|registrador~1770_combout ;
wire \processador|FD|BancoReg|registrador~693feeder_combout ;
wire \processador|FD|BancoReg|registrador~693_q ;
wire \processador|FD|BancoReg|registrador~1214_combout ;
wire \processador|FD|BancoReg|registrador~213feeder_combout ;
wire \processador|FD|BancoReg|registrador~213_q ;
wire \processador|FD|BancoReg|registrador~277_q ;
wire \processador|FD|BancoReg|registrador~245_q ;
wire \processador|FD|BancoReg|registrador~85feeder_combout ;
wire \processador|FD|BancoReg|registrador~85_q ;
wire \processador|FD|BancoReg|registrador~117_q ;
wire \processador|FD|BancoReg|registrador~53_q ;
wire \processador|FD|BancoReg|registrador~1762_combout ;
wire \processador|FD|BancoReg|registrador~181_q ;
wire \processador|FD|BancoReg|registrador~1206_combout ;
wire \processador|FD|BancoReg|saidaA[15]~62_combout ;
wire \processador|FD|BancoReg|registrador~531_q ;
wire \processador|FD|BancoReg|registrador~467DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~403_q ;
wire \processador|FD|BancoReg|registrador~339feeder_combout ;
wire \processador|FD|BancoReg|registrador~339_q ;
wire \processador|FD|BancoReg|registrador~371_q ;
wire \processador|FD|BancoReg|registrador~307_q ;
wire \processador|FD|BancoReg|registrador~1806_combout ;
wire \processador|FD|BancoReg|registrador~435_q ;
wire \processador|FD|BancoReg|registrador~1242_combout ;
wire \processador|FD|BancoReg|registrador~723feeder_combout ;
wire \processador|FD|BancoReg|registrador~723_q ;
wire \processador|FD|BancoReg|registrador~755feeder_combout ;
wire \processador|FD|BancoReg|registrador~755_q ;
wire \processador|FD|BancoReg|registrador~659_q ;
wire \processador|FD|BancoReg|registrador~627feeder_combout ;
wire \processador|FD|BancoReg|registrador~627_q ;
wire \processador|FD|BancoReg|registrador~595feeder_combout ;
wire \processador|FD|BancoReg|registrador~595_q ;
wire \processador|FD|BancoReg|registrador~563feeder_combout ;
wire \processador|FD|BancoReg|registrador~563_q ;
wire \processador|FD|BancoReg|registrador~1810_combout ;
wire \processador|FD|BancoReg|registrador~787feeder_combout ;
wire \processador|FD|BancoReg|registrador~787_q ;
wire \processador|FD|BancoReg|registrador~691feeder_combout ;
wire \processador|FD|BancoReg|registrador~691_q ;
wire \processador|FD|BancoReg|registrador~1246_combout ;
wire \processador|FD|BancoReg|registrador~979feeder_combout ;
wire \processador|FD|BancoReg|registrador~979_q ;
wire \processador|FD|BancoReg|registrador~1011_q ;
wire \processador|FD|BancoReg|registrador~1043_q ;
wire \processador|FD|BancoReg|registrador~851_q ;
wire \processador|FD|BancoReg|registrador~915feeder_combout ;
wire \processador|FD|BancoReg|registrador~915_q ;
wire \processador|FD|BancoReg|registrador~883_q ;
wire \processador|FD|BancoReg|registrador~819feeder_combout ;
wire \processador|FD|BancoReg|registrador~819_q ;
wire \processador|FD|BancoReg|registrador~1814_combout ;
wire \processador|FD|BancoReg|registrador~947_q ;
wire \processador|FD|BancoReg|registrador~1250_combout ;
wire \processador|FD|BancoReg|registrador~211feeder_combout ;
wire \processador|FD|BancoReg|registrador~211_q ;
wire \processador|FD|BancoReg|registrador~275feeder_combout ;
wire \processador|FD|BancoReg|registrador~275_q ;
wire \processador|FD|BancoReg|registrador~243feeder_combout ;
wire \processador|FD|BancoReg|registrador~243DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~83DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~147_q ;
wire \processador|FD|BancoReg|registrador~115_q ;
wire \processador|FD|BancoReg|registrador~51_q ;
wire \processador|FD|BancoReg|registrador~1802_combout ;
wire \processador|FD|BancoReg|registrador~179_q ;
wire \processador|FD|BancoReg|registrador~1238_combout ;
wire \processador|FD|BancoReg|saidaA[13]~54_combout ;
wire \processador|FD|memRAM|ram~78_q ;
wire \processador|FD|memRAM|ram~46_q ;
wire \processador|FD|memRAM|ram~119_combout ;
wire \processador|FD|BancoReg|registrador~530_q ;
wire \processador|FD|BancoReg|registrador~466_q ;
wire \processador|FD|BancoReg|registrador~498feeder_combout ;
wire \processador|FD|BancoReg|registrador~498_q ;
wire \processador|FD|BancoReg|registrador~338DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~370feeder_combout ;
wire \processador|FD|BancoReg|registrador~370DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~306feeder_combout ;
wire \processador|FD|BancoReg|registrador~306_q ;
wire \processador|FD|BancoReg|registrador~1826_combout ;
wire \processador|FD|BancoReg|registrador~434_q ;
wire \processador|FD|BancoReg|registrador~1258_combout ;
wire \processador|FD|BancoReg|registrador~978feeder_combout ;
wire \processador|FD|BancoReg|registrador~978_q ;
wire \processador|FD|BancoReg|registrador~1010feeder_combout ;
wire \processador|FD|BancoReg|registrador~1010_q ;
wire \processador|FD|BancoReg|registrador~1042_q ;
wire \processador|FD|BancoReg|registrador~850feeder_combout ;
wire \processador|FD|BancoReg|registrador~850_q ;
wire \processador|FD|BancoReg|registrador~914_q ;
wire \processador|FD|BancoReg|registrador~882_q ;
wire \processador|FD|BancoReg|registrador~818_q ;
wire \processador|FD|BancoReg|registrador~1834_combout ;
wire \processador|FD|BancoReg|registrador~946_q ;
wire \processador|FD|BancoReg|registrador~1266_combout ;
wire \processador|FD|BancoReg|registrador~786feeder_combout ;
wire \processador|FD|BancoReg|registrador~786_q ;
wire \processador|FD|BancoReg|registrador~722feeder_combout ;
wire \processador|FD|BancoReg|registrador~722_q ;
wire \processador|FD|BancoReg|registrador~754feeder_combout ;
wire \processador|FD|BancoReg|registrador~754_q ;
wire \processador|FD|BancoReg|registrador~658_q ;
wire \processador|FD|BancoReg|registrador~626feeder_combout ;
wire \processador|FD|BancoReg|registrador~626_q ;
wire \processador|FD|BancoReg|registrador~594_q ;
wire \processador|FD|BancoReg|registrador~562_q ;
wire \processador|FD|BancoReg|registrador~1830_combout ;
wire \processador|FD|BancoReg|registrador~690feeder_combout ;
wire \processador|FD|BancoReg|registrador~690_q ;
wire \processador|FD|BancoReg|registrador~1262_combout ;
wire \processador|FD|BancoReg|registrador~274_q ;
wire \processador|FD|BancoReg|registrador~242DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~210feeder_combout ;
wire \processador|FD|BancoReg|registrador~210_q ;
wire \processador|FD|BancoReg|registrador~82_q ;
wire \processador|FD|BancoReg|registrador~114feeder_combout ;
wire \processador|FD|BancoReg|registrador~114_q ;
wire \processador|FD|BancoReg|registrador~146_q ;
wire \processador|FD|BancoReg|registrador~50_q ;
wire \processador|FD|BancoReg|registrador~1822_combout ;
wire \processador|FD|BancoReg|registrador~178feeder_combout ;
wire \processador|FD|BancoReg|registrador~178_q ;
wire \processador|FD|BancoReg|registrador~1254_combout ;
wire \processador|FD|BancoReg|saidaA[12]~50_combout ;
wire \processador|FD|soma1inv|Add0~54 ;
wire \processador|FD|soma1inv|Add0~49_sumout ;
wire \processador|FD|soma1inv|Add0~62 ;
wire \processador|FD|soma1inv|Add0~57_sumout ;
wire \processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout ;
wire \processador|FD|soma1inv|Add0~70 ;
wire \processador|FD|soma1inv|Add0~65_sumout ;
wire \processador|FD|BancoReg|registrador~716feeder_combout ;
wire \processador|FD|BancoReg|registrador~716_q ;
wire \processador|FD|BancoReg|registrador~748feeder_combout ;
wire \processador|FD|BancoReg|registrador~748_q ;
wire \processador|FD|BancoReg|registrador~588_q ;
wire \processador|FD|BancoReg|registrador~620feeder_combout ;
wire \processador|FD|BancoReg|registrador~620_q ;
wire \processador|FD|BancoReg|registrador~652_q ;
wire \processador|FD|BancoReg|registrador~556_q ;
wire \processador|FD|BancoReg|registrador~1950_combout ;
wire \processador|FD|BancoReg|registrador~780_q ;
wire \processador|FD|BancoReg|registrador~684_q ;
wire \processador|FD|BancoReg|registrador~1361_combout ;
wire \processador|FD|BancoReg|registrador~204feeder_combout ;
wire \processador|FD|BancoReg|registrador~204_q ;
wire \processador|FD|BancoReg|registrador~236_q ;
wire \processador|FD|BancoReg|registrador~140_q ;
wire \processador|FD|BancoReg|registrador~108_q ;
wire \processador|FD|BancoReg|registrador~76_q ;
wire \processador|FD|BancoReg|registrador~44_q ;
wire \processador|FD|BancoReg|registrador~1942_combout ;
wire \processador|FD|BancoReg|registrador~172feeder_combout ;
wire \processador|FD|BancoReg|registrador~172_q ;
wire \processador|FD|BancoReg|registrador~1353_combout ;
wire \processador|FD|BancoReg|registrador~972feeder_combout ;
wire \processador|FD|BancoReg|registrador~972_q ;
wire \processador|FD|BancoReg|registrador~1004_q ;
wire \processador|FD|BancoReg|registrador~908_q ;
wire \processador|FD|BancoReg|registrador~844_q ;
wire \processador|FD|BancoReg|registrador~876_q ;
wire \processador|FD|BancoReg|registrador~812feeder_combout ;
wire \processador|FD|BancoReg|registrador~812_q ;
wire \processador|FD|BancoReg|registrador~1954_combout ;
wire \processador|FD|BancoReg|registrador~1036_q ;
wire \processador|FD|BancoReg|registrador~940_q ;
wire \processador|FD|BancoReg|registrador~1365_combout ;
wire \processador|FD|BancoReg|registrador~460feeder_combout ;
wire \processador|FD|BancoReg|registrador~460_q ;
wire \processador|FD|BancoReg|registrador~524feeder_combout ;
wire \processador|FD|BancoReg|registrador~524DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~492feeder_combout ;
wire \processador|FD|BancoReg|registrador~492_q ;
wire \processador|FD|BancoReg|registrador~396feeder_combout ;
wire \processador|FD|BancoReg|registrador~396DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~332_q ;
wire \processador|FD|BancoReg|registrador~364feeder_combout ;
wire \processador|FD|BancoReg|registrador~364DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~300feeder_combout ;
wire \processador|FD|BancoReg|registrador~300_q ;
wire \processador|FD|BancoReg|registrador~1946_combout ;
wire \processador|FD|BancoReg|registrador~428feeder_combout ;
wire \processador|FD|BancoReg|registrador~428_q ;
wire \processador|FD|BancoReg|registrador~1357_combout ;
wire \processador|FD|BancoReg|registrador~1369_combout ;
wire \processador|FD|BancoReg|saidaA[6]~2_combout ;
wire \processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit4|soma|Add0~0_combout ;
wire \processador|FD|BancoReg|registrador~457_q ;
wire \processador|FD|BancoReg|registrador~521_q ;
wire \processador|FD|BancoReg|registrador~489_q ;
wire \processador|FD|BancoReg|registrador~329DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~2268_combout ;
wire \processador|FD|BancoReg|registrador~393_q ;
wire \processador|FD|BancoReg|registrador~2267_combout ;
wire \processador|FD|BancoReg|registrador~361_q ;
wire \processador|FD|BancoReg|registrador~297_q ;
wire \processador|FD|BancoReg|registrador~2006_combout ;
wire \processador|FD|BancoReg|registrador~2265_combout ;
wire \processador|FD|BancoReg|registrador~425_q ;
wire \processador|FD|BancoReg|registrador~1408_combout ;
wire \processador|FD|BancoReg|registrador~713feeder_combout ;
wire \processador|FD|BancoReg|registrador~713_q ;
wire \processador|FD|BancoReg|registrador~777_q ;
wire \processador|FD|BancoReg|registrador~745feeder_combout ;
wire \processador|FD|BancoReg|registrador~745_q ;
wire \processador|FD|BancoReg|registrador~649_q ;
wire \processador|FD|BancoReg|registrador~585feeder_combout ;
wire \processador|FD|BancoReg|registrador~585_q ;
wire \processador|FD|BancoReg|registrador~617feeder_combout ;
wire \processador|FD|BancoReg|registrador~617_q ;
wire \processador|FD|BancoReg|registrador~553feeder_combout ;
wire \processador|FD|BancoReg|registrador~553_q ;
wire \processador|FD|BancoReg|registrador~2010_combout ;
wire \processador|FD|BancoReg|registrador~681_q ;
wire \processador|FD|BancoReg|registrador~1412_combout ;
wire \processador|FD|BancoReg|registrador~1033_q ;
wire \processador|FD|BancoReg|registrador~1001feeder_combout ;
wire \processador|FD|BancoReg|registrador~1001_q ;
wire \processador|FD|BancoReg|registrador~969feeder_combout ;
wire \processador|FD|BancoReg|registrador~969_q ;
wire \processador|FD|BancoReg|registrador~841_q ;
wire \processador|FD|BancoReg|registrador~905_q ;
wire \processador|FD|BancoReg|registrador~873_q ;
wire \processador|FD|BancoReg|registrador~809feeder_combout ;
wire \processador|FD|BancoReg|registrador~809_q ;
wire \processador|FD|BancoReg|registrador~2014_combout ;
wire \processador|FD|BancoReg|registrador~937feeder_combout ;
wire \processador|FD|BancoReg|registrador~937_q ;
wire \processador|FD|BancoReg|registrador~1416_combout ;
wire \processador|FD|BancoReg|registrador~201feeder_combout ;
wire \processador|FD|BancoReg|registrador~201_q ;
wire \processador|FD|BancoReg|registrador~233feeder_combout ;
wire \processador|FD|BancoReg|registrador~233_q ;
wire \processador|FD|BancoReg|registrador~265_q ;
wire \processador|FD|BancoReg|registrador~137_q ;
wire \processador|FD|BancoReg|registrador~73_q ;
wire \processador|FD|BancoReg|registrador~105_q ;
wire \processador|FD|BancoReg|registrador~41feeder_combout ;
wire \processador|FD|BancoReg|registrador~41_q ;
wire \processador|FD|BancoReg|registrador~2002_combout ;
wire \processador|FD|BancoReg|registrador~169DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1404_combout ;
wire \processador|FD|BancoReg|saidaA[3]~42_combout ;
wire \processador|FD|soma1inv|Add0~98 ;
wire \processador|FD|soma1inv|Add0~93_sumout ;
wire \processador|FD|ULA_bit1|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit4|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit6|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit9|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit9|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit11|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout ;
wire \processador|FD|saidaULA_final[12]~24_combout ;
wire \processador|FD|muxULAram|saida_MUX[12]~22_combout ;
wire \processador|FD|BancoReg|registrador~402feeder_combout ;
wire \processador|FD|BancoReg|registrador~402_q ;
wire \processador|FD|BancoReg|registrador~370_q ;
wire \processador|FD|BancoReg|registrador~338_q ;
wire \processador|FD|BancoReg|registrador~306DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1839_combout ;
wire \processador|FD|BancoReg|registrador~178DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~242_q ;
wire \processador|FD|BancoReg|registrador~1840_combout ;
wire \processador|FD|BancoReg|registrador~1841_combout ;
wire \processador|FD|BancoReg|registrador~114DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~82DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1838_combout ;
wire \processador|FD|BancoReg|saidaB[12]~70_combout ;
wire \processador|FD|soma1inv|Add0~50 ;
wire \processador|FD|soma1inv|Add0~45_sumout ;
wire \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit12|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit2|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit4|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit7|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit7|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit9|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit12|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit14|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout ;
wire \processador|FD|saidaULA_final[15]~25_combout ;
wire \processador|FD|memRAM|ram~49_q ;
wire \processador|FD|memRAM|ram~81_q ;
wire \processador|FD|memRAM|ram~120_combout ;
wire \processador|FD|muxULAram|saida_MUX[15]~23_combout ;
wire \processador|FD|BancoReg|registrador~149_q ;
wire \processador|FD|BancoReg|registrador~1781_combout ;
wire \processador|FD|BancoReg|registrador~373DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~117DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1780_combout ;
wire \processador|FD|BancoReg|registrador~341DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~85DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~469DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1779_combout ;
wire \processador|FD|BancoReg|registrador~1778_combout ;
wire \processador|FD|BancoReg|saidaB[15]~82_combout ;
wire \processador|FD|soma1inv|Add0~38 ;
wire \processador|FD|soma1inv|Add0~33_sumout ;
wire \processador|FD|BancoReg|registrador~790feeder_combout ;
wire \processador|FD|BancoReg|registrador~790_q ;
wire \processador|FD|BancoReg|registrador~758_q ;
wire \processador|FD|BancoReg|registrador~726_q ;
wire \processador|FD|BancoReg|registrador~662_q ;
wire \processador|FD|BancoReg|registrador~598feeder_combout ;
wire \processador|FD|BancoReg|registrador~598_q ;
wire \processador|FD|BancoReg|registrador~630_q ;
wire \processador|FD|BancoReg|registrador~566_q ;
wire \processador|FD|BancoReg|registrador~1750_combout ;
wire \processador|FD|BancoReg|registrador~694feeder_combout ;
wire \processador|FD|BancoReg|registrador~694_q ;
wire \processador|FD|BancoReg|registrador~1198_combout ;
wire \processador|FD|BancoReg|registrador~470feeder_combout ;
wire \processador|FD|BancoReg|registrador~470_q ;
wire \processador|FD|BancoReg|registrador~502feeder_combout ;
wire \processador|FD|BancoReg|registrador~502DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~534feeder_combout ;
wire \processador|FD|BancoReg|registrador~534_q ;
wire \processador|FD|BancoReg|registrador~406feeder_combout ;
wire \processador|FD|BancoReg|registrador~406DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~342feeder_combout ;
wire \processador|FD|BancoReg|registrador~342_q ;
wire \processador|FD|BancoReg|registrador~374feeder_combout ;
wire \processador|FD|BancoReg|registrador~374_q ;
wire \processador|FD|BancoReg|registrador~310feeder_combout ;
wire \processador|FD|BancoReg|registrador~310_q ;
wire \processador|FD|BancoReg|registrador~1746_combout ;
wire \processador|FD|BancoReg|registrador~1194_combout ;
wire \processador|FD|BancoReg|registrador~1046feeder_combout ;
wire \processador|FD|BancoReg|registrador~1046_q ;
wire \processador|FD|BancoReg|registrador~1014feeder_combout ;
wire \processador|FD|BancoReg|registrador~1014_q ;
wire \processador|FD|BancoReg|registrador~982feeder_combout ;
wire \processador|FD|BancoReg|registrador~982_q ;
wire \processador|FD|BancoReg|registrador~918feeder_combout ;
wire \processador|FD|BancoReg|registrador~918_q ;
wire \processador|FD|BancoReg|registrador~886_q ;
wire \processador|FD|BancoReg|registrador~854_q ;
wire \processador|FD|BancoReg|registrador~822_q ;
wire \processador|FD|BancoReg|registrador~1754_combout ;
wire \processador|FD|BancoReg|registrador~950feeder_combout ;
wire \processador|FD|BancoReg|registrador~950_q ;
wire \processador|FD|BancoReg|registrador~1202_combout ;
wire \processador|FD|BancoReg|registrador~278feeder_combout ;
wire \processador|FD|BancoReg|registrador~278_q ;
wire \processador|FD|BancoReg|registrador~214feeder_combout ;
wire \processador|FD|BancoReg|registrador~214_q ;
wire \processador|FD|BancoReg|registrador~246feeder_combout ;
wire \processador|FD|BancoReg|registrador~246_q ;
wire \processador|FD|BancoReg|registrador~86feeder_combout ;
wire \processador|FD|BancoReg|registrador~86_q ;
wire \processador|FD|BancoReg|registrador~118feeder_combout ;
wire \processador|FD|BancoReg|registrador~118_q ;
wire \processador|FD|BancoReg|registrador~150feeder_combout ;
wire \processador|FD|BancoReg|registrador~150_q ;
wire \processador|FD|BancoReg|registrador~54feeder_combout ;
wire \processador|FD|BancoReg|registrador~54_q ;
wire \processador|FD|BancoReg|registrador~1742_combout ;
wire \processador|FD|BancoReg|registrador~182feeder_combout ;
wire \processador|FD|BancoReg|registrador~182_q ;
wire \processador|FD|BancoReg|registrador~1190_combout ;
wire \processador|FD|BancoReg|saidaA[16]~66_combout ;
wire \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit13|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit10|soma|Add1~5_combout ;
wire \processador|FD|ULA_bit10|soma|Add1~2_combout ;
wire \processador|FD|ULA_bit10|soma|Add1~3_combout ;
wire \processador|FD|ULA_bit3|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit5|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit10|soma|Add1~4_combout ;
wire \processador|FD|ULA_bit10|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit13|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit15|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout ;
wire \processador|FD|saidaULA_final[16]~28_combout ;
wire \processador|FD|memRAM|ram~50_q ;
wire \processador|FD|memRAM|ram~82_q ;
wire \processador|FD|memRAM|ram~123_combout ;
wire \processador|FD|muxULAram|saida_MUX[16]~26_combout ;
wire \processador|FD|BancoReg|registrador~438feeder_combout ;
wire \processador|FD|BancoReg|registrador~438_q ;
wire \processador|FD|BancoReg|registrador~470DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~502_q ;
wire \processador|FD|BancoReg|registrador~1761_combout ;
wire \processador|FD|BancoReg|registrador~182DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~278DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1760_combout ;
wire \processador|FD|BancoReg|registrador~406_q ;
wire \processador|FD|BancoReg|registrador~1759_combout ;
wire \processador|FD|BancoReg|registrador~86DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1758_combout ;
wire \processador|FD|BancoReg|saidaB[16]~86_combout ;
wire \processador|FD|soma1inv|Add0~34 ;
wire \processador|FD|soma1inv|Add0~29_sumout ;
wire \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit16|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit11|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit6|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit6|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit8|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit11|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit13|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit16|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit18|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout ;
wire \processador|FD|saidaULA_final[19]~29_combout ;
wire \processador|FD|memRAM|ram~53_q ;
wire \processador|FD|memRAM|ram~85_q ;
wire \processador|FD|memRAM|ram~124_combout ;
wire \processador|FD|muxULAram|saida_MUX[19]~27_combout ;
wire \processador|FD|BancoReg|registrador~345_q ;
wire \processador|FD|BancoReg|registrador~1699_combout ;
wire \processador|FD|BancoReg|registrador~281DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~409_q ;
wire \processador|FD|BancoReg|registrador~1701_combout ;
wire \processador|FD|BancoReg|registrador~505_q ;
wire \processador|FD|BancoReg|registrador~1700_combout ;
wire \processador|FD|BancoReg|registrador~1698_combout ;
wire \processador|FD|BancoReg|saidaB[19]~98_combout ;
wire \processador|FD|soma1inv|Add0~22 ;
wire \processador|FD|soma1inv|Add0~18 ;
wire \processador|FD|soma1inv|Add0~14 ;
wire \processador|FD|soma1inv|Add0~10 ;
wire \processador|FD|soma1inv|Add0~5_sumout ;
wire \processador|FD|soma1inv|Add0~6 ;
wire \processador|FD|soma1inv|Add0~2 ;
wire \processador|FD|soma1inv|Add0~125_sumout ;
wire \processador|FD|ULA_bit25|soma|Add0~0_combout ;
wire \processador|FD|soma1inv|Add0~1_sumout ;
wire \processador|FD|soma1inv|Add0~13_sumout ;
wire \processador|FD|soma1inv|Add0~9_sumout ;
wire \processador|FD|soma1inv|Add0~17_sumout ;
wire \processador|FD|ULA_bit20|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit15|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit10|soma|Add0~0_combout ;
wire \processador|FD|BancoReg|registrador~779_q ;
wire \processador|FD|BancoReg|registrador~747_q ;
wire \processador|FD|BancoReg|registrador~715feeder_combout ;
wire \processador|FD|BancoReg|registrador~715_q ;
wire \processador|FD|BancoReg|registrador~587_q ;
wire \processador|FD|BancoReg|registrador~619_q ;
wire \processador|FD|BancoReg|registrador~651_q ;
wire \processador|FD|BancoReg|registrador~555_q ;
wire \processador|FD|BancoReg|registrador~1970_combout ;
wire \processador|FD|BancoReg|registrador~683feeder_combout ;
wire \processador|FD|BancoReg|registrador~683_q ;
wire \processador|FD|BancoReg|registrador~1378_combout ;
wire \processador|FD|BancoReg|registrador~267_q ;
wire \processador|FD|BancoReg|registrador~203_q ;
wire \processador|FD|BancoReg|registrador~235feeder_combout ;
wire \processador|FD|BancoReg|registrador~235_q ;
wire \processador|FD|BancoReg|registrador~139_q ;
wire \processador|FD|BancoReg|registrador~75_q ;
wire \processador|FD|BancoReg|registrador~107_q ;
wire \processador|FD|BancoReg|registrador~43feeder_combout ;
wire \processador|FD|BancoReg|registrador~43_q ;
wire \processador|FD|BancoReg|registrador~1962_combout ;
wire \processador|FD|BancoReg|registrador~171_q ;
wire \processador|FD|BancoReg|registrador~1370_combout ;
wire \processador|FD|BancoReg|registrador~1035feeder_combout ;
wire \processador|FD|BancoReg|registrador~1035_q ;
wire \processador|FD|BancoReg|registrador~971_q ;
wire \processador|FD|BancoReg|registrador~1003feeder_combout ;
wire \processador|FD|BancoReg|registrador~1003_q ;
wire \processador|FD|BancoReg|registrador~907feeder_combout ;
wire \processador|FD|BancoReg|registrador~907_q ;
wire \processador|FD|BancoReg|registrador~843_q ;
wire \processador|FD|BancoReg|registrador~875_q ;
wire \processador|FD|BancoReg|registrador~811feeder_combout ;
wire \processador|FD|BancoReg|registrador~811_q ;
wire \processador|FD|BancoReg|registrador~1974_combout ;
wire \processador|FD|BancoReg|registrador~939_q ;
wire \processador|FD|BancoReg|registrador~1382_combout ;
wire \processador|FD|BancoReg|registrador~459_q ;
wire \processador|FD|BancoReg|registrador~523_q ;
wire \processador|FD|BancoReg|registrador~491DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~395_q ;
wire \processador|FD|BancoReg|registrador~331feeder_combout ;
wire \processador|FD|BancoReg|registrador~331_q ;
wire \processador|FD|BancoReg|registrador~363_q ;
wire \processador|FD|BancoReg|registrador~299feeder_combout ;
wire \processador|FD|BancoReg|registrador~299DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1966_combout ;
wire \processador|FD|BancoReg|registrador~427_q ;
wire \processador|FD|BancoReg|registrador~1374_combout ;
wire \processador|FD|BancoReg|registrador~1386_combout ;
wire \processador|FD|ULA_bit7|soma|Add1~2_combout ;
wire \processador|FD|ULA_bit7|soma|Add1~3_combout ;
wire \processador|FD|ULA_bit7|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit10|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit12|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit15|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit17|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit20|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit22|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit25|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit27|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit30|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout ;
wire \processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit29|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit24|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit19|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit14|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit14|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit16|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit19|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit21|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit24|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit26|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit29|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit26|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit21|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit21|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit23|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit26|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit23|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit18|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit18|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit20|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit23|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout ;
wire \processador|FD|Equal0~0_combout ;
wire \processador|FD|Equal0~1_combout ;
wire \processador|FD|Equal0~2_combout ;
wire \processador|FD|Equal0~3_combout ;
wire \processador|FD|Equal0~4_combout ;
wire \processador|FD|Equal0~5_combout ;
wire \processador|FD|Equal0~6_combout ;
wire \processador|FD|Equal0~7_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~21_combout ;
wire \processador|FD|SOMA|Add0~50 ;
wire \processador|FD|SOMA|Add0~61_sumout ;
wire \processador|FD|saidaULA_final[8]~20_combout ;
wire \processador|FD|memRAM|ram~42_q ;
wire \processador|FD|memRAM|ram~74_q ;
wire \processador|FD|memRAM|ram~115_combout ;
wire \processador|FD|muxULAram|saida_MUX[8]~18_combout ;
wire \processador|FD|BancoReg|registrador~270_q ;
wire \processador|FD|BancoReg|registrador~238_q ;
wire \processador|FD|BancoReg|registrador~1920_combout ;
wire \processador|FD|BancoReg|registrador~462DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~430_q ;
wire \processador|FD|BancoReg|registrador~1921_combout ;
wire \processador|FD|BancoReg|registrador~302_q ;
wire \processador|FD|BancoReg|registrador~398DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1919_combout ;
wire \processador|FD|BancoReg|registrador~78DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1918_combout ;
wire \processador|FD|BancoReg|saidaB[8]~38_combout ;
wire \processador|FD|soma1inv|Add0~66 ;
wire \processador|FD|soma1inv|Add0~61_sumout ;
wire \processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout ;
wire \processador|FD|saidaULA_final[9]~22_combout ;
wire \processador|FD|memRAM|ram~43_q ;
wire \processador|FD|memRAM|ram~75_q ;
wire \processador|FD|memRAM|ram~117_combout ;
wire \processador|FD|muxULAram|saida_MUX[9]~20_combout ;
wire \processador|FD|BancoReg|registrador~527feeder_combout ;
wire \processador|FD|BancoReg|registrador~527_q ;
wire \processador|FD|BancoReg|registrador~495DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~399_q ;
wire \processador|FD|BancoReg|registrador~1886_combout ;
wire \processador|FD|BancoReg|registrador~1306_combout ;
wire \processador|FD|BancoReg|registrador~1039_q ;
wire \processador|FD|BancoReg|registrador~975_q ;
wire \processador|FD|BancoReg|registrador~1007feeder_combout ;
wire \processador|FD|BancoReg|registrador~1007_q ;
wire \processador|FD|BancoReg|registrador~847_q ;
wire \processador|FD|BancoReg|registrador~911_q ;
wire \processador|FD|BancoReg|registrador~879_q ;
wire \processador|FD|BancoReg|registrador~815feeder_combout ;
wire \processador|FD|BancoReg|registrador~815_q ;
wire \processador|FD|BancoReg|registrador~1894_combout ;
wire \processador|FD|BancoReg|registrador~943feeder_combout ;
wire \processador|FD|BancoReg|registrador~943_q ;
wire \processador|FD|BancoReg|registrador~1314_combout ;
wire \processador|FD|BancoReg|registrador~271DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~143DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1882_combout ;
wire \processador|FD|BancoReg|registrador~1302_combout ;
wire \processador|FD|BancoReg|registrador~783_q ;
wire \processador|FD|BancoReg|registrador~719feeder_combout ;
wire \processador|FD|BancoReg|registrador~719_q ;
wire \processador|FD|BancoReg|registrador~751feeder_combout ;
wire \processador|FD|BancoReg|registrador~751_q ;
wire \processador|FD|BancoReg|registrador~591_q ;
wire \processador|FD|BancoReg|registrador~655_q ;
wire \processador|FD|BancoReg|registrador~623_q ;
wire \processador|FD|BancoReg|registrador~559_q ;
wire \processador|FD|BancoReg|registrador~1890_combout ;
wire \processador|FD|BancoReg|registrador~687feeder_combout ;
wire \processador|FD|BancoReg|registrador~687_q ;
wire \processador|FD|BancoReg|registrador~1310_combout ;
wire \processador|FD|BancoReg|registrador~1318_combout ;
wire \processador|FD|BancoReg|saidaA[9]~0_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~23_combout ;
wire \processador|FD|SOMA|Add0~62 ;
wire \processador|FD|SOMA|Add0~69_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~20_combout ;
wire \processador|FD|SOMA|Add0~70 ;
wire \processador|FD|SOMA|Add0~57_sumout ;
wire \processador|FD|saidaULA_final[10]~19_combout ;
wire \processador|FD|memRAM|ram~44_q ;
wire \processador|FD|memRAM|ram~76_q ;
wire \processador|FD|memRAM|ram~114_combout ;
wire \processador|FD|muxULAram|saida_MUX[10]~17_combout ;
wire \processador|FD|BancoReg|registrador~496feeder_combout ;
wire \processador|FD|BancoReg|registrador~496_q ;
wire \processador|FD|BancoReg|registrador~432_q ;
wire \processador|FD|BancoReg|registrador~1881_combout ;
wire \processador|FD|BancoReg|registrador~1880_combout ;
wire \processador|FD|BancoReg|registrador~1879_combout ;
wire \processador|FD|BancoReg|registrador~1878_combout ;
wire \processador|FD|BancoReg|saidaB[10]~46_combout ;
wire \processador|FD|soma1inv|Add0~58 ;
wire \processador|FD|soma1inv|Add0~53_sumout ;
wire \processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout ;
wire \processador|FD|saidaULA_final[11]~21_combout ;
wire \processador|FD|muxULAram|saida_MUX[11]~19_combout ;
wire \processador|FD|BancoReg|registrador~913_q ;
wire \processador|FD|BancoReg|registrador~881_q ;
wire \processador|FD|BancoReg|registrador~849_q ;
wire \processador|FD|BancoReg|registrador~817_q ;
wire \processador|FD|BancoReg|registrador~1854_combout ;
wire \processador|FD|BancoReg|registrador~1041_q ;
wire \processador|FD|BancoReg|registrador~1009feeder_combout ;
wire \processador|FD|BancoReg|registrador~1009_q ;
wire \processador|FD|BancoReg|registrador~977feeder_combout ;
wire \processador|FD|BancoReg|registrador~977_q ;
wire \processador|FD|BancoReg|registrador~945feeder_combout ;
wire \processador|FD|BancoReg|registrador~945_q ;
wire \processador|FD|BancoReg|registrador~1282_combout ;
wire \processador|FD|BancoReg|registrador~1846_combout ;
wire \processador|FD|BancoReg|registrador~1274_combout ;
wire \processador|FD|BancoReg|registrador~785feeder_combout ;
wire \processador|FD|BancoReg|registrador~785_q ;
wire \processador|FD|BancoReg|registrador~753feeder_combout ;
wire \processador|FD|BancoReg|registrador~753_q ;
wire \processador|FD|BancoReg|registrador~721_q ;
wire \processador|FD|BancoReg|registrador~657_q ;
wire \processador|FD|BancoReg|registrador~625feeder_combout ;
wire \processador|FD|BancoReg|registrador~625_q ;
wire \processador|FD|BancoReg|registrador~593_q ;
wire \processador|FD|BancoReg|registrador~561_q ;
wire \processador|FD|BancoReg|registrador~1850_combout ;
wire \processador|FD|BancoReg|registrador~689feeder_combout ;
wire \processador|FD|BancoReg|registrador~689_q ;
wire \processador|FD|BancoReg|registrador~1278_combout ;
wire \processador|FD|BancoReg|registrador~209_q ;
wire \processador|FD|BancoReg|registrador~241_q ;
wire \processador|FD|BancoReg|registrador~1842_combout ;
wire \processador|FD|BancoReg|registrador~1270_combout ;
wire \processador|FD|BancoReg|saidaA[11]~46_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~22_combout ;
wire \processador|FD|SOMA|Add0~58 ;
wire \processador|FD|SOMA|Add0~65_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~25_combout ;
wire \processador|FD|SOMA|Add0~66 ;
wire \processador|FD|SOMA|Add0~77_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~27_combout ;
wire \processador|FD|SOMA|Add0~78 ;
wire \processador|FD|SOMA|Add0~85_sumout ;
wire \processador|FD|saidaULA_final[13]~26_combout ;
wire \processador|FD|memRAM|ram~47_q ;
wire \processador|FD|memRAM|ram~79_q ;
wire \processador|FD|memRAM|ram~121_combout ;
wire \processador|FD|muxULAram|saida_MUX[13]~24_combout ;
wire \processador|FD|BancoReg|registrador~499feeder_combout ;
wire \processador|FD|BancoReg|registrador~499_q ;
wire \processador|FD|BancoReg|registrador~243_q ;
wire \processador|FD|BancoReg|registrador~1820_combout ;
wire \processador|FD|BancoReg|registrador~467_q ;
wire \processador|FD|BancoReg|registrador~83_q ;
wire \processador|FD|BancoReg|registrador~1819_combout ;
wire \processador|FD|BancoReg|registrador~1821_combout ;
wire \processador|FD|BancoReg|registrador~435DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1818_combout ;
wire \processador|FD|BancoReg|saidaB[13]~74_combout ;
wire \processador|FD|soma1inv|Add0~46 ;
wire \processador|FD|soma1inv|Add0~41_sumout ;
wire \processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout ;
wire \processador|FD|saidaULA_final[14]~23_combout ;
wire \processador|FD|memRAM|ram~48_q ;
wire \processador|FD|memRAM|ram~80_q ;
wire \processador|FD|memRAM|ram~118_combout ;
wire \processador|FD|muxULAram|saida_MUX[14]~21_combout ;
wire \processador|FD|BancoReg|registrador~1044_q ;
wire \processador|FD|BancoReg|registrador~980_q ;
wire \processador|FD|BancoReg|registrador~1012_q ;
wire \processador|FD|BancoReg|registrador~916_q ;
wire \processador|FD|BancoReg|registrador~884_q ;
wire \processador|FD|BancoReg|registrador~852feeder_combout ;
wire \processador|FD|BancoReg|registrador~852_q ;
wire \processador|FD|BancoReg|registrador~820feeder_combout ;
wire \processador|FD|BancoReg|registrador~820_q ;
wire \processador|FD|BancoReg|registrador~1794_combout ;
wire \processador|FD|BancoReg|registrador~948_q ;
wire \processador|FD|BancoReg|registrador~1234_combout ;
wire \processador|FD|BancoReg|registrador~1786_combout ;
wire \processador|FD|BancoReg|registrador~436_q ;
wire \processador|FD|BancoReg|registrador~1226_combout ;
wire \processador|FD|BancoReg|registrador~724feeder_combout ;
wire \processador|FD|BancoReg|registrador~724_q ;
wire \processador|FD|BancoReg|registrador~788_q ;
wire \processador|FD|BancoReg|registrador~756feeder_combout ;
wire \processador|FD|BancoReg|registrador~756_q ;
wire \processador|FD|BancoReg|registrador~596feeder_combout ;
wire \processador|FD|BancoReg|registrador~596_q ;
wire \processador|FD|BancoReg|registrador~660feeder_combout ;
wire \processador|FD|BancoReg|registrador~660_q ;
wire \processador|FD|BancoReg|registrador~628feeder_combout ;
wire \processador|FD|BancoReg|registrador~628_q ;
wire \processador|FD|BancoReg|registrador~564_q ;
wire \processador|FD|BancoReg|registrador~1790_combout ;
wire \processador|FD|BancoReg|registrador~692_q ;
wire \processador|FD|BancoReg|registrador~1230_combout ;
wire \processador|FD|BancoReg|registrador~276DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1782_combout ;
wire \processador|FD|BancoReg|registrador~1222_combout ;
wire \processador|FD|BancoReg|saidaA[14]~58_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~24_combout ;
wire \processador|FD|SOMA|Add0~86 ;
wire \processador|FD|SOMA|Add0~73_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~26_combout ;
wire \processador|FD|SOMA|Add0~74 ;
wire \processador|FD|SOMA|Add0~81_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~29_combout ;
wire \processador|FD|SOMA|Add0~82 ;
wire \processador|FD|SOMA|Add0~93_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~31_combout ;
wire \processador|FD|SOMA|Add0~94 ;
wire \processador|FD|SOMA|Add0~101_sumout ;
wire \processador|FD|saidaULA_final[17]~30_combout ;
wire \processador|FD|memRAM|ram~51_q ;
wire \processador|FD|memRAM|ram~83_q ;
wire \processador|FD|memRAM|ram~125_combout ;
wire \processador|FD|muxULAram|saida_MUX[17]~28_combout ;
wire \processador|FD|BancoReg|registrador~343feeder_combout ;
wire \processador|FD|BancoReg|registrador~343DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~471DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1739_combout ;
wire \processador|FD|BancoReg|registrador~375_q ;
wire \processador|FD|BancoReg|registrador~1740_combout ;
wire \processador|FD|BancoReg|registrador~407_q ;
wire \processador|FD|BancoReg|registrador~1741_combout ;
wire \processador|FD|BancoReg|registrador~439_q ;
wire \processador|FD|BancoReg|registrador~1738_combout ;
wire \processador|FD|BancoReg|saidaB[17]~90_combout ;
wire \processador|FD|soma1inv|Add0~30 ;
wire \processador|FD|soma1inv|Add0~25_sumout ;
wire \processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout ;
wire \processador|FD|saidaULA_final[18]~27_combout ;
wire \processador|FD|memRAM|ram~52_q ;
wire \processador|FD|memRAM|ram~84_q ;
wire \processador|FD|memRAM|ram~122_combout ;
wire \processador|FD|muxULAram|saida_MUX[18]~25_combout ;
wire \processador|FD|BancoReg|registrador~664_q ;
wire \processador|FD|BancoReg|registrador~632_q ;
wire \processador|FD|BancoReg|registrador~600feeder_combout ;
wire \processador|FD|BancoReg|registrador~600_q ;
wire \processador|FD|BancoReg|registrador~568feeder_combout ;
wire \processador|FD|BancoReg|registrador~568_q ;
wire \processador|FD|BancoReg|registrador~1710_combout ;
wire \processador|FD|BancoReg|registrador~792_q ;
wire \processador|FD|BancoReg|registrador~760_q ;
wire \processador|FD|BancoReg|registrador~728_q ;
wire \processador|FD|BancoReg|registrador~696feeder_combout ;
wire \processador|FD|BancoReg|registrador~696_q ;
wire \processador|FD|BancoReg|registrador~1166_combout ;
wire \processador|FD|BancoReg|registrador~344DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1706_combout ;
wire \processador|FD|BancoReg|registrador~1162_combout ;
wire \processador|FD|BancoReg|registrador~1048feeder_combout ;
wire \processador|FD|BancoReg|registrador~1048_q ;
wire \processador|FD|BancoReg|registrador~984feeder_combout ;
wire \processador|FD|BancoReg|registrador~984_q ;
wire \processador|FD|BancoReg|registrador~1016feeder_combout ;
wire \processador|FD|BancoReg|registrador~1016_q ;
wire \processador|FD|BancoReg|registrador~920_q ;
wire \processador|FD|BancoReg|registrador~888_q ;
wire \processador|FD|BancoReg|registrador~856_q ;
wire \processador|FD|BancoReg|registrador~824_q ;
wire \processador|FD|BancoReg|registrador~1714_combout ;
wire \processador|FD|BancoReg|registrador~952_q ;
wire \processador|FD|BancoReg|registrador~1170_combout ;
wire \processador|FD|BancoReg|registrador~248_q ;
wire \processador|FD|BancoReg|registrador~152DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~88DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1702_combout ;
wire \processador|FD|BancoReg|registrador~1158_combout ;
wire \processador|FD|BancoReg|saidaA[18]~74_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~28_combout ;
wire \processador|FD|SOMA|Add0~102 ;
wire \processador|FD|SOMA|Add0~89_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~30_combout ;
wire \processador|FD|SOMA|Add0~90 ;
wire \processador|FD|SOMA|Add0~97_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~33_combout ;
wire \processador|FD|SOMA|Add0~98 ;
wire \processador|FD|SOMA|Add0~109_sumout ;
wire \processador|FD|saidaULA_final[20]~32_combout ;
wire \processador|FD|memRAM|ram~54_q ;
wire \processador|FD|memRAM|ram~86_q ;
wire \processador|FD|memRAM|ram~127_combout ;
wire \processador|FD|muxULAram|saida_MUX[20]~30_combout ;
wire \processador|FD|BancoReg|registrador~474_q ;
wire \processador|FD|BancoReg|registrador~410DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1666_combout ;
wire \processador|FD|BancoReg|registrador~442DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1130_combout ;
wire \processador|FD|BancoReg|registrador~730feeder_combout ;
wire \processador|FD|BancoReg|registrador~730_q ;
wire \processador|FD|BancoReg|registrador~762feeder_combout ;
wire \processador|FD|BancoReg|registrador~762_q ;
wire \processador|FD|BancoReg|registrador~794_q ;
wire \processador|FD|BancoReg|registrador~666_q ;
wire \processador|FD|BancoReg|registrador~634feeder_combout ;
wire \processador|FD|BancoReg|registrador~634_q ;
wire \processador|FD|BancoReg|registrador~602_q ;
wire \processador|FD|BancoReg|registrador~570feeder_combout ;
wire \processador|FD|BancoReg|registrador~570_q ;
wire \processador|FD|BancoReg|registrador~1670_combout ;
wire \processador|FD|BancoReg|registrador~698_q ;
wire \processador|FD|BancoReg|registrador~1134_combout ;
wire \processador|FD|BancoReg|registrador~986feeder_combout ;
wire \processador|FD|BancoReg|registrador~986_q ;
wire \processador|FD|BancoReg|registrador~1050feeder_combout ;
wire \processador|FD|BancoReg|registrador~1050_q ;
wire \processador|FD|BancoReg|registrador~1018_q ;
wire \processador|FD|BancoReg|registrador~922_q ;
wire \processador|FD|BancoReg|registrador~890_q ;
wire \processador|FD|BancoReg|registrador~858_q ;
wire \processador|FD|BancoReg|registrador~826_q ;
wire \processador|FD|BancoReg|registrador~1674_combout ;
wire \processador|FD|BancoReg|registrador~954feeder_combout ;
wire \processador|FD|BancoReg|registrador~954_q ;
wire \processador|FD|BancoReg|registrador~1138_combout ;
wire \processador|FD|BancoReg|registrador~154DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1662_combout ;
wire \processador|FD|BancoReg|registrador~1126_combout ;
wire \processador|FD|BancoReg|saidaA[20]~82_combout ;
wire \processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout ;
wire \processador|FD|saidaULA_final[21]~34_combout ;
wire \processador|FD|memRAM|ram~87_q ;
wire \processador|FD|memRAM|ram~55_q ;
wire \processador|FD|memRAM|ram~129_combout ;
wire \processador|FD|muxULAram|saida_MUX[21]~32_combout ;
wire \processador|FD|BancoReg|registrador~731feeder_combout ;
wire \processador|FD|BancoReg|registrador~731_q ;
wire \processador|FD|BancoReg|registrador~795feeder_combout ;
wire \processador|FD|BancoReg|registrador~795_q ;
wire \processador|FD|BancoReg|registrador~763feeder_combout ;
wire \processador|FD|BancoReg|registrador~763_q ;
wire \processador|FD|BancoReg|registrador~635feeder_combout ;
wire \processador|FD|BancoReg|registrador~635_q ;
wire \processador|FD|BancoReg|registrador~603feeder_combout ;
wire \processador|FD|BancoReg|registrador~603_q ;
wire \processador|FD|BancoReg|registrador~667_q ;
wire \processador|FD|BancoReg|registrador~571feeder_combout ;
wire \processador|FD|BancoReg|registrador~571_q ;
wire \processador|FD|BancoReg|registrador~1650_combout ;
wire \processador|FD|BancoReg|registrador~699feeder_combout ;
wire \processador|FD|BancoReg|registrador~699_q ;
wire \processador|FD|BancoReg|registrador~1118_combout ;
wire \processador|FD|BancoReg|registrador~411DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1646_combout ;
wire \processador|FD|BancoReg|registrador~443DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1114_combout ;
wire \processador|FD|BancoReg|registrador~1051_q ;
wire \processador|FD|BancoReg|registrador~1019feeder_combout ;
wire \processador|FD|BancoReg|registrador~1019_q ;
wire \processador|FD|BancoReg|registrador~987feeder_combout ;
wire \processador|FD|BancoReg|registrador~987_q ;
wire \processador|FD|BancoReg|registrador~859_q ;
wire \processador|FD|BancoReg|registrador~923_q ;
wire \processador|FD|BancoReg|registrador~891_q ;
wire \processador|FD|BancoReg|registrador~827feeder_combout ;
wire \processador|FD|BancoReg|registrador~827_q ;
wire \processador|FD|BancoReg|registrador~1654_combout ;
wire \processador|FD|BancoReg|registrador~955_q ;
wire \processador|FD|BancoReg|registrador~1122_combout ;
wire \processador|FD|BancoReg|registrador~251_q ;
wire \processador|FD|BancoReg|registrador~1642_combout ;
wire \processador|FD|BancoReg|registrador~1110_combout ;
wire \processador|FD|BancoReg|saidaA[21]~86_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~35_combout ;
wire \processador|FD|SOMA|Add0~110 ;
wire \processador|FD|SOMA|Add0~117_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~118 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout ;
wire \processador|FD|Equal0~8_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[16]~3_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~32_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~36_combout ;
wire \processador|FD|SOMA|Add0~118 ;
wire \processador|FD|SOMA|Add0~105_sumout ;
wire \processador|FD|saidaULA_final[22]~31_combout ;
wire \processador|FD|muxULAram|saida_MUX[22]~29_combout ;
wire \processador|FD|BancoReg|registrador~988feeder_combout ;
wire \processador|FD|BancoReg|registrador~988_q ;
wire \processador|FD|BancoReg|registrador~1052_q ;
wire \processador|FD|BancoReg|registrador~1020feeder_combout ;
wire \processador|FD|BancoReg|registrador~1020_q ;
wire \processador|FD|BancoReg|registrador~924_q ;
wire \processador|FD|BancoReg|registrador~892_q ;
wire \processador|FD|BancoReg|registrador~860_q ;
wire \processador|FD|BancoReg|registrador~828feeder_combout ;
wire \processador|FD|BancoReg|registrador~828_q ;
wire \processador|FD|BancoReg|registrador~1634_combout ;
wire \processador|FD|BancoReg|registrador~956feeder_combout ;
wire \processador|FD|BancoReg|registrador~956_q ;
wire \processador|FD|BancoReg|registrador~1106_combout ;
wire \processador|FD|BancoReg|registrador~348DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~316_q ;
wire \processador|FD|BancoReg|registrador~1626_combout ;
wire \processador|FD|BancoReg|registrador~1098_combout ;
wire \processador|FD|BancoReg|registrador~796_q ;
wire \processador|FD|BancoReg|registrador~764feeder_combout ;
wire \processador|FD|BancoReg|registrador~764_q ;
wire \processador|FD|BancoReg|registrador~732_q ;
wire \processador|FD|BancoReg|registrador~668_q ;
wire \processador|FD|BancoReg|registrador~636feeder_combout ;
wire \processador|FD|BancoReg|registrador~636_q ;
wire \processador|FD|BancoReg|registrador~604_q ;
wire \processador|FD|BancoReg|registrador~572_q ;
wire \processador|FD|BancoReg|registrador~1630_combout ;
wire \processador|FD|BancoReg|registrador~700_q ;
wire \processador|FD|BancoReg|registrador~1102_combout ;
wire \processador|FD|BancoReg|registrador~156DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~124DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1622_combout ;
wire \processador|FD|BancoReg|registrador~1094_combout ;
wire \processador|FD|BancoReg|saidaA[22]~90_combout ;
wire \processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit22|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit17|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit17|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit19|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit22|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout ;
wire \processador|FD|saidaULA_final[23]~33_combout ;
wire \processador|FD|memRAM|ram~57_q ;
wire \processador|FD|memRAM|ram~89_q ;
wire \processador|FD|memRAM|ram~128_combout ;
wire \processador|FD|muxULAram|saida_MUX[23]~31_combout ;
wire \processador|FD|BancoReg|registrador~1053_q ;
wire \processador|FD|BancoReg|registrador~989_q ;
wire \processador|FD|BancoReg|registrador~1021_q ;
wire \processador|FD|BancoReg|registrador~925_q ;
wire \processador|FD|BancoReg|registrador~893_q ;
wire \processador|FD|BancoReg|registrador~861_q ;
wire \processador|FD|BancoReg|registrador~829feeder_combout ;
wire \processador|FD|BancoReg|registrador~829_q ;
wire \processador|FD|BancoReg|registrador~1614_combout ;
wire \processador|FD|BancoReg|registrador~957feeder_combout ;
wire \processador|FD|BancoReg|registrador~957_q ;
wire \processador|FD|BancoReg|registrador~1090_combout ;
wire \processador|FD|BancoReg|registrador~477_q ;
wire \processador|FD|BancoReg|registrador~509_q ;
wire \processador|FD|BancoReg|registrador~413_q ;
wire \processador|FD|BancoReg|registrador~1606_combout ;
wire \processador|FD|BancoReg|registrador~445_q ;
wire \processador|FD|BancoReg|registrador~1082_combout ;
wire \processador|FD|BancoReg|registrador~733feeder_combout ;
wire \processador|FD|BancoReg|registrador~733_q ;
wire \processador|FD|BancoReg|registrador~765feeder_combout ;
wire \processador|FD|BancoReg|registrador~765_q ;
wire \processador|FD|BancoReg|registrador~605_q ;
wire \processador|FD|BancoReg|registrador~669feeder_combout ;
wire \processador|FD|BancoReg|registrador~669_q ;
wire \processador|FD|BancoReg|registrador~637_q ;
wire \processador|FD|BancoReg|registrador~573_q ;
wire \processador|FD|BancoReg|registrador~1610_combout ;
wire \processador|FD|BancoReg|registrador~797feeder_combout ;
wire \processador|FD|BancoReg|registrador~797_q ;
wire \processador|FD|BancoReg|registrador~701_q ;
wire \processador|FD|BancoReg|registrador~1086_combout ;
wire \processador|FD|BancoReg|registrador~285_q ;
wire \processador|FD|BancoReg|registrador~125_q ;
wire \processador|FD|BancoReg|registrador~1602_combout ;
wire \processador|FD|BancoReg|registrador~1078_combout ;
wire \processador|FD|BancoReg|saidaA[23]~94_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~34_combout ;
wire \processador|FD|SOMA|Add0~106 ;
wire \processador|FD|SOMA|Add0~113_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~114 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0_combout ;
wire \processador|FD|SOMA|Add0~114 ;
wire \processador|FD|SOMA|Add0~1_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7_combout ;
wire \processador|FD|SOMA|Add0~2 ;
wire \processador|FD|SOMA|Add0~5_sumout ;
wire \processador|FD|saidaULA_final[25]~4_combout ;
wire \processador|FD|memRAM|ram~59_q ;
wire \processador|FD|memRAM|ram~91_q ;
wire \processador|FD|memRAM|ram~99_combout ;
wire \processador|FD|muxULAram|saida_MUX[25]~2_combout ;
wire \processador|FD|BancoReg|registrador~95feeder_combout ;
wire \processador|FD|BancoReg|registrador~95_q ;
wire \processador|FD|BancoReg|registrador~2221_combout ;
wire \processador|FD|BancoReg|registrador~2222_combout ;
wire \processador|FD|BancoReg|registrador~287_q ;
wire \processador|FD|BancoReg|registrador~2223_combout ;
wire \processador|FD|BancoReg|registrador~447_q ;
wire \processador|FD|BancoReg|registrador~2220_combout ;
wire \processador|FD|BancoReg|saidaB[25]~2_combout ;
wire \processador|FD|soma1inv|Add0~126 ;
wire \processador|FD|soma1inv|Add0~121_sumout ;
wire \processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout ;
wire \processador|FD|saidaULA_final[26]~5_combout ;
wire \processador|FD|memRAM|ram~60_q ;
wire \processador|FD|memRAM|ram~92_q ;
wire \processador|FD|memRAM|ram~100_combout ;
wire \processador|FD|muxULAram|saida_MUX[26]~3_combout ;
wire \processador|FD|BancoReg|registrador~864feeder_combout ;
wire \processador|FD|BancoReg|registrador~864_q ;
wire \processador|FD|BancoReg|registrador~896_q ;
wire \processador|FD|BancoReg|registrador~928_q ;
wire \processador|FD|BancoReg|registrador~832feeder_combout ;
wire \processador|FD|BancoReg|registrador~832_q ;
wire \processador|FD|BancoReg|registrador~2196_combout ;
wire \processador|FD|BancoReg|registrador~1056feeder_combout ;
wire \processador|FD|BancoReg|registrador~1056_q ;
wire \processador|FD|BancoReg|registrador~1024feeder_combout ;
wire \processador|FD|BancoReg|registrador~1024_q ;
wire \processador|FD|BancoReg|registrador~992feeder_combout ;
wire \processador|FD|BancoReg|registrador~992_q ;
wire \processador|FD|BancoReg|registrador~960feeder_combout ;
wire \processador|FD|BancoReg|registrador~960_q ;
wire \processador|FD|BancoReg|registrador~1562_combout ;
wire \processador|FD|BancoReg|registrador~2188_combout ;
wire \processador|FD|BancoReg|registrador~1554_combout ;
wire \processador|FD|BancoReg|registrador~800_q ;
wire \processador|FD|BancoReg|registrador~736_q ;
wire \processador|FD|BancoReg|registrador~768_q ;
wire \processador|FD|BancoReg|registrador~672_q ;
wire \processador|FD|BancoReg|registrador~640_q ;
wire \processador|FD|BancoReg|registrador~608feeder_combout ;
wire \processador|FD|BancoReg|registrador~608_q ;
wire \processador|FD|BancoReg|registrador~576_q ;
wire \processador|FD|BancoReg|registrador~2192_combout ;
wire \processador|FD|BancoReg|registrador~704_q ;
wire \processador|FD|BancoReg|registrador~1558_combout ;
wire \processador|FD|BancoReg|registrador~96_q ;
wire \processador|FD|BancoReg|registrador~2184_combout ;
wire \processador|FD|BancoReg|registrador~1550_combout ;
wire \processador|FD|BancoReg|saidaA[26]~10_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8_combout ;
wire \processador|FD|SOMA|Add0~6 ;
wire \processador|FD|SOMA|Add0~9_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9_combout ;
wire \processador|FD|SOMA|Add0~10 ;
wire \processador|FD|SOMA|Add0~13_sumout ;
wire \processador|FD|memRAM|ram~61_q ;
wire \processador|FD|memRAM|ram~93_q ;
wire \processador|FD|memRAM|ram~101_combout ;
wire \processador|FD|saidaULA_final[27]~6_combout ;
wire \processador|FD|muxULAram|saida_MUX[27]~4_combout ;
wire \processador|FD|BancoReg|registrador~545feeder_combout ;
wire \processador|FD|BancoReg|registrador~545_q ;
wire \processador|FD|BancoReg|registrador~417DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~2168_combout ;
wire \processador|FD|BancoReg|registrador~449_q ;
wire \processador|FD|BancoReg|registrador~1538_combout ;
wire \processador|FD|BancoReg|registrador~737_q ;
wire \processador|FD|BancoReg|registrador~769feeder_combout ;
wire \processador|FD|BancoReg|registrador~769_q ;
wire \processador|FD|BancoReg|registrador~801_q ;
wire \processador|FD|BancoReg|registrador~609feeder_combout ;
wire \processador|FD|BancoReg|registrador~609_q ;
wire \processador|FD|BancoReg|registrador~641_q ;
wire \processador|FD|BancoReg|registrador~673_q ;
wire \processador|FD|BancoReg|registrador~577feeder_combout ;
wire \processador|FD|BancoReg|registrador~577_q ;
wire \processador|FD|BancoReg|registrador~2172_combout ;
wire \processador|FD|BancoReg|registrador~705feeder_combout ;
wire \processador|FD|BancoReg|registrador~705_q ;
wire \processador|FD|BancoReg|registrador~1542_combout ;
wire \processador|FD|BancoReg|registrador~1057_q ;
wire \processador|FD|BancoReg|registrador~1025feeder_combout ;
wire \processador|FD|BancoReg|registrador~1025_q ;
wire \processador|FD|BancoReg|registrador~993feeder_combout ;
wire \processador|FD|BancoReg|registrador~993_q ;
wire \processador|FD|BancoReg|registrador~929_q ;
wire \processador|FD|BancoReg|registrador~865feeder_combout ;
wire \processador|FD|BancoReg|registrador~865_q ;
wire \processador|FD|BancoReg|registrador~897_q ;
wire \processador|FD|BancoReg|registrador~833feeder_combout ;
wire \processador|FD|BancoReg|registrador~833_q ;
wire \processador|FD|BancoReg|registrador~2176_combout ;
wire \processador|FD|BancoReg|registrador~961feeder_combout ;
wire \processador|FD|BancoReg|registrador~961_q ;
wire \processador|FD|BancoReg|registrador~1546_combout ;
wire \processador|FD|BancoReg|registrador~2164_combout ;
wire \processador|FD|BancoReg|registrador~1534_combout ;
wire \processador|FD|BancoReg|saidaA[27]~14_combout ;
wire \processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit27|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit24|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit27|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout ;
wire \processador|FD|saidaULA_final[28]~7_combout ;
wire \processador|FD|memRAM|ram~62_q ;
wire \processador|FD|memRAM|ram~94_q ;
wire \processador|FD|memRAM|ram~102_combout ;
wire \processador|FD|muxULAram|saida_MUX[28]~5_combout ;
wire \processador|FD|BancoReg|registrador~482_q ;
wire \processador|FD|BancoReg|registrador~354_q ;
wire \processador|FD|BancoReg|registrador~2148_combout ;
wire \processador|FD|BancoReg|registrador~450_q ;
wire \processador|FD|BancoReg|registrador~1522_combout ;
wire \processador|FD|BancoReg|registrador~994feeder_combout ;
wire \processador|FD|BancoReg|registrador~994_q ;
wire \processador|FD|BancoReg|registrador~1058_q ;
wire \processador|FD|BancoReg|registrador~1026feeder_combout ;
wire \processador|FD|BancoReg|registrador~1026_q ;
wire \processador|FD|BancoReg|registrador~866_q ;
wire \processador|FD|BancoReg|registrador~898_q ;
wire \processador|FD|BancoReg|registrador~930_q ;
wire \processador|FD|BancoReg|registrador~834_q ;
wire \processador|FD|BancoReg|registrador~2156_combout ;
wire \processador|FD|BancoReg|registrador~962feeder_combout ;
wire \processador|FD|BancoReg|registrador~962_q ;
wire \processador|FD|BancoReg|registrador~1530_combout ;
wire \processador|FD|BancoReg|registrador~802_q ;
wire \processador|FD|BancoReg|registrador~738_q ;
wire \processador|FD|BancoReg|registrador~770feeder_combout ;
wire \processador|FD|BancoReg|registrador~770_q ;
wire \processador|FD|BancoReg|registrador~674_q ;
wire \processador|FD|BancoReg|registrador~642_q ;
wire \processador|FD|BancoReg|registrador~610feeder_combout ;
wire \processador|FD|BancoReg|registrador~610_q ;
wire \processador|FD|BancoReg|registrador~578_q ;
wire \processador|FD|BancoReg|registrador~2152_combout ;
wire \processador|FD|BancoReg|registrador~706feeder_combout ;
wire \processador|FD|BancoReg|registrador~706_q ;
wire \processador|FD|BancoReg|registrador~1526_combout ;
wire \processador|FD|BancoReg|registrador~162DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~2144_combout ;
wire \processador|FD|BancoReg|registrador~1518_combout ;
wire \processador|FD|BancoReg|saidaA[28]~18_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~11_combout ;
wire \processador|FD|SOMA|Add0~14 ;
wire \processador|FD|SOMA|Add0~17_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~12_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~13_combout ;
wire \processador|FD|SOMA|Add0~18 ;
wire \processador|FD|SOMA|Add0~21_sumout ;
wire \processador|FD|saidaULA_final[29]~8_combout ;
wire \processador|FD|memRAM|ram~63_q ;
wire \processador|FD|memRAM|ram~95_q ;
wire \processador|FD|memRAM|ram~103_combout ;
wire \processador|FD|muxULAram|saida_MUX[29]~6_combout ;
wire \processador|FD|BancoReg|registrador~547_q ;
wire \processador|FD|BancoReg|registrador~355_q ;
wire \processador|FD|BancoReg|registrador~387DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~2128_combout ;
wire \processador|FD|BancoReg|registrador~1506_combout ;
wire \processador|FD|BancoReg|registrador~803_q ;
wire \processador|FD|BancoReg|registrador~739feeder_combout ;
wire \processador|FD|BancoReg|registrador~739_q ;
wire \processador|FD|BancoReg|registrador~771feeder_combout ;
wire \processador|FD|BancoReg|registrador~771_q ;
wire \processador|FD|BancoReg|registrador~611feeder_combout ;
wire \processador|FD|BancoReg|registrador~611_q ;
wire \processador|FD|BancoReg|registrador~675_q ;
wire \processador|FD|BancoReg|registrador~643_q ;
wire \processador|FD|BancoReg|registrador~579_q ;
wire \processador|FD|BancoReg|registrador~2132_combout ;
wire \processador|FD|BancoReg|registrador~707feeder_combout ;
wire \processador|FD|BancoReg|registrador~707_q ;
wire \processador|FD|BancoReg|registrador~1510_combout ;
wire \processador|FD|BancoReg|registrador~995_q ;
wire \processador|FD|BancoReg|registrador~899_q ;
wire \processador|FD|BancoReg|registrador~867_q ;
wire \processador|FD|BancoReg|registrador~931_q ;
wire \processador|FD|BancoReg|registrador~835feeder_combout ;
wire \processador|FD|BancoReg|registrador~835_q ;
wire \processador|FD|BancoReg|registrador~2136_combout ;
wire \processador|FD|BancoReg|registrador~1027feeder_combout ;
wire \processador|FD|BancoReg|registrador~1027_q ;
wire \processador|FD|BancoReg|registrador~1059_q ;
wire \processador|FD|BancoReg|registrador~963feeder_combout ;
wire \processador|FD|BancoReg|registrador~963_q ;
wire \processador|FD|BancoReg|registrador~1514_combout ;
wire \processador|FD|BancoReg|registrador~131_q ;
wire \processador|FD|BancoReg|registrador~2124_combout ;
wire \processador|FD|BancoReg|registrador~1502_combout ;
wire \processador|FD|BancoReg|saidaA[29]~22_combout ;
wire \processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit28|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit25|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit28|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit4|Muxao|Equal0~0_combout ;
wire \processador|FD|ULA_bit29|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout ;
wire \processador|FD|Equal0~9_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~14_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~15_combout ;
wire \processador|FD|SOMA|Add0~22 ;
wire \processador|FD|SOMA|Add0~25_sumout ;
wire \processador|FD|saidaULA_final[30]~9_combout ;
wire \processador|FD|memRAM|ram~64_q ;
wire \processador|FD|memRAM|ram~96_q ;
wire \processador|FD|memRAM|ram~104_combout ;
wire \processador|FD|muxULAram|saida_MUX[30]~7_combout ;
wire \processador|FD|BancoReg|registrador~292_q ;
wire \processador|FD|BancoReg|registrador~2122_combout ;
wire \processador|FD|BancoReg|registrador~2121_combout ;
wire \processador|FD|BancoReg|registrador~484DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~452_q ;
wire \processador|FD|BancoReg|registrador~2123_combout ;
wire \processador|FD|BancoReg|registrador~164_q ;
wire \processador|FD|BancoReg|registrador~132_q ;
wire \processador|FD|BancoReg|registrador~2120_combout ;
wire \processador|FD|BancoReg|saidaB[30]~22_combout ;
wire \processador|FD|soma1inv|Add0~106 ;
wire \processador|FD|soma1inv|Add0~101_sumout ;
wire \processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout ;
wire \processador|FD|saidaULA_final[31]~10_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~50 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~16_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~17_combout ;
wire \processador|FD|SOMA|Add0~26 ;
wire \processador|FD|SOMA|Add0~29_sumout ;
wire \processador|FD|memRAM|ram~65_q ;
wire \processador|FD|memRAM|ram~97_q ;
wire \processador|FD|memRAM|ram~105_combout ;
wire \processador|FD|muxULAram|saida_MUX[31]~8_combout ;
wire \processador|FD|BancoReg|registrador~805_q ;
wire \processador|FD|BancoReg|registrador~741_q ;
wire \processador|FD|BancoReg|registrador~773feeder_combout ;
wire \processador|FD|BancoReg|registrador~773_q ;
wire \processador|FD|BancoReg|registrador~613_q ;
wire \processador|FD|BancoReg|registrador~645_q ;
wire \processador|FD|BancoReg|registrador~677_q ;
wire \processador|FD|BancoReg|registrador~581_q ;
wire \processador|FD|BancoReg|registrador~2092_combout ;
wire \processador|FD|BancoReg|registrador~709feeder_combout ;
wire \processador|FD|BancoReg|registrador~709_q ;
wire \processador|FD|BancoReg|registrador~1478_combout ;
wire \processador|FD|BancoReg|registrador~357DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~2088_combout ;
wire \processador|FD|BancoReg|registrador~1474_combout ;
wire \processador|FD|BancoReg|registrador~869feeder_combout ;
wire \processador|FD|BancoReg|registrador~869_q ;
wire \processador|FD|BancoReg|registrador~901_q ;
wire \processador|FD|BancoReg|registrador~933_q ;
wire \processador|FD|BancoReg|registrador~837_q ;
wire \processador|FD|BancoReg|registrador~2096_combout ;
wire \processador|FD|BancoReg|registrador~1029feeder_combout ;
wire \processador|FD|BancoReg|registrador~1029_q ;
wire \processador|FD|BancoReg|registrador~997_q ;
wire \processador|FD|BancoReg|registrador~1061_q ;
wire \processador|FD|BancoReg|registrador~965feeder_combout ;
wire \processador|FD|BancoReg|registrador~965_q ;
wire \processador|FD|BancoReg|registrador~1482_combout ;
wire \processador|FD|BancoReg|registrador~2084_combout ;
wire \processador|FD|BancoReg|registrador~1470_combout ;
wire \processador|FD|BancoReg|saidaA[31]~30_combout ;
wire \processador|FD|memRAM|ram~131_combout ;
wire \processador|FD|memRAM|ram~34_q ;
wire \processador|FD|memRAM|ram~66_q ;
wire \processador|FD|memRAM|ram~107_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~18_combout ;
wire \processador|FD|result_slt[0]~0_combout ;
wire \processador|FD|saidaULA_final[0]~12_combout ;
wire \processador|FD|muxULAram|saida_MUX[0]~10_combout ;
wire \processador|FD|BancoReg|registrador~2276_combout ;
wire \processador|FD|BancoReg|registrador~358_q ;
wire \processador|FD|BancoReg|registrador~390DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~294DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~2080_combout ;
wire \processador|FD|BancoReg|registrador~198_q ;
wire \processador|FD|BancoReg|registrador~230_q ;
wire \processador|FD|BancoReg|registrador~2081_combout ;
wire \processador|FD|BancoReg|registrador~2079_combout ;
wire \processador|FD|BancoReg|registrador~454DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~486_q ;
wire \processador|FD|BancoReg|registrador~2082_combout ;
wire \processador|FD|BancoReg|registrador~2083_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[0]~1_combout ;
wire \processador|FD|soma1inv|Add0~97_sumout ;
wire \processador|FD|ULA_bit0|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout ;
wire \processador|FD|saidaULA_final[1]~14_combout ;
wire \processador|FD|BancoReg|saidaB[1]~1_combout ;
wire \processador|FD|memRAM|ram~35_q ;
wire \processador|FD|memRAM|ram~67_q ;
wire \processador|FD|memRAM|ram~109_combout ;
wire \processador|FD|muxULAram|saida_MUX[1]~12_combout ;
wire \processador|FD|BancoReg|registrador~2274_combout ;
wire \processador|FD|BancoReg|registrador~359_q ;
wire \processador|FD|BancoReg|registrador~487DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~231_q ;
wire \processador|FD|BancoReg|registrador~2060_combout ;
wire \processador|FD|BancoReg|registrador~327DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~2059_combout ;
wire \processador|FD|BancoReg|registrador~423_q ;
wire \processador|FD|BancoReg|registrador~295_q ;
wire \processador|FD|BancoReg|registrador~39DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~2058_combout ;
wire \processador|FD|BancoReg|registrador~2061_combout ;
wire \processador|FD|BancoReg|registrador~2062_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[1]~0_combout ;
wire \processador|FD|soma1inv|Add0~94 ;
wire \processador|FD|soma1inv|Add0~89_sumout ;
wire \processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout ;
wire \processador|FD|saidaULA_final[2]~11_combout ;
wire \processador|FD|memRAM|ram~36_q ;
wire \processador|FD|memRAM|ram~68_q ;
wire \processador|FD|memRAM|ram~106_combout ;
wire \processador|FD|muxULAram|saida_MUX[2]~9_combout ;
wire \processador|FD|BancoReg|registrador~520_q ;
wire \processador|FD|BancoReg|registrador~456DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~2041_combout ;
wire \processador|FD|BancoReg|registrador~200DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~2040_combout ;
wire \processador|FD|BancoReg|registrador~328_q ;
wire \processador|FD|BancoReg|registrador~392DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~2039_combout ;
wire \processador|FD|BancoReg|registrador~72_q ;
wire \processador|FD|BancoReg|registrador~2038_combout ;
wire \processador|FD|BancoReg|saidaB[2]~50_combout ;
wire \processador|FD|soma1inv|Add0~90 ;
wire \processador|FD|soma1inv|Add0~85_sumout ;
wire \processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout ;
wire \processador|FD|saidaULA_final[3]~13_combout ;
wire \processador|FD|memRAM|ram~37_q ;
wire \processador|FD|memRAM|ram~69_q ;
wire \processador|FD|memRAM|ram~108_combout ;
wire \processador|FD|muxULAram|saida_MUX[3]~11_combout ;
wire \processador|FD|BancoReg|registrador~2266_combout ;
wire \processador|FD|BancoReg|registrador~329_q ;
wire \processador|FD|BancoReg|registrador~2019_combout ;
wire \processador|FD|BancoReg|registrador~2020_combout ;
wire \processador|FD|BancoReg|registrador~137DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~2021_combout ;
wire \processador|FD|BancoReg|registrador~169_q ;
wire \processador|FD|BancoReg|registrador~2018_combout ;
wire \processador|FD|BancoReg|saidaB[3]~54_combout ;
wire \processador|FD|soma1inv|Add0~86 ;
wire \processador|FD|soma1inv|Add0~81_sumout ;
wire \processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout ;
wire \processador|FD|saidaULA_final[4]~16_combout ;
wire \processador|FD|memRAM|ram~70_q ;
wire \processador|FD|memRAM|ram~38_q ;
wire \processador|FD|memRAM|ram~111_combout ;
wire \processador|FD|muxULAram|saida_MUX[4]~14_combout ;
wire \processador|FD|BancoReg|registrador~330_q ;
wire \processador|FD|BancoReg|registrador~1999_combout ;
wire \processador|FD|BancoReg|registrador~170DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~2000_combout ;
wire \processador|FD|BancoReg|registrador~426DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~458DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~2001_combout ;
wire \processador|FD|BancoReg|registrador~138DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1998_combout ;
wire \processador|FD|BancoReg|saidaB[4]~58_combout ;
wire \processador|FD|soma1inv|Add0~82 ;
wire \processador|FD|soma1inv|Add0~77_sumout ;
wire \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout ;
wire \processador|FD|saidaULA_final[5]~18_combout ;
wire \processador|FD|memRAM|ram~39_q ;
wire \processador|FD|memRAM|ram~71_q ;
wire \processador|FD|memRAM|ram~113_combout ;
wire \processador|FD|muxULAram|saida_MUX[5]~16_combout ;
wire \processador|FD|BancoReg|registrador~459DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1979_combout ;
wire \processador|FD|BancoReg|registrador~1981_combout ;
wire \processador|FD|BancoReg|registrador~491_q ;
wire \processador|FD|BancoReg|registrador~1980_combout ;
wire \processador|FD|BancoReg|registrador~299_q ;
wire \processador|FD|BancoReg|registrador~427DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1978_combout ;
wire \processador|FD|BancoReg|saidaB[5]~62_combout ;
wire \processador|FD|soma1inv|Add0~78 ;
wire \processador|FD|soma1inv|Add0~73_sumout ;
wire \processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout ;
wire \processador|FD|saidaULA_final[6]~15_combout ;
wire \processador|FD|memRAM|ram~40_q ;
wire \processador|FD|memRAM|ram~72_q ;
wire \processador|FD|memRAM|ram~110_combout ;
wire \processador|FD|muxULAram|saida_MUX[6]~13_combout ;
wire \processador|FD|BancoReg|registrador~268_q ;
wire \processador|FD|BancoReg|registrador~1960_combout ;
wire \processador|FD|BancoReg|registrador~364_q ;
wire \processador|FD|BancoReg|registrador~396_q ;
wire \processador|FD|BancoReg|registrador~1959_combout ;
wire \processador|FD|BancoReg|registrador~524_q ;
wire \processador|FD|BancoReg|registrador~1961_combout ;
wire \processador|FD|BancoReg|registrador~140DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1958_combout ;
wire \processador|FD|BancoReg|saidaB[6]~30_combout ;
wire \processador|FD|soma1inv|Add0~74 ;
wire \processador|FD|soma1inv|Add0~69_sumout ;
wire \processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout ;
wire \processador|FD|saidaULA_final[7]~17_combout ;
wire \processador|FD|memRAM|ram~41_q ;
wire \processador|FD|memRAM|ram~73_q ;
wire \processador|FD|memRAM|ram~112_combout ;
wire \processador|FD|muxULAram|saida_MUX[7]~15_combout ;
wire \processador|FD|BancoReg|registrador~781_q ;
wire \processador|FD|BancoReg|registrador~749feeder_combout ;
wire \processador|FD|BancoReg|registrador~749_q ;
wire \processador|FD|BancoReg|registrador~717feeder_combout ;
wire \processador|FD|BancoReg|registrador~717_q ;
wire \processador|FD|BancoReg|registrador~589feeder_combout ;
wire \processador|FD|BancoReg|registrador~589_q ;
wire \processador|FD|BancoReg|registrador~621feeder_combout ;
wire \processador|FD|BancoReg|registrador~621_q ;
wire \processador|FD|BancoReg|registrador~653_q ;
wire \processador|FD|BancoReg|registrador~557feeder_combout ;
wire \processador|FD|BancoReg|registrador~557_q ;
wire \processador|FD|BancoReg|registrador~1930_combout ;
wire \processador|FD|BancoReg|registrador~685feeder_combout ;
wire \processador|FD|BancoReg|registrador~685_q ;
wire \processador|FD|BancoReg|registrador~1344_combout ;
wire \processador|FD|BancoReg|registrador~1037_q ;
wire \processador|FD|BancoReg|registrador~1005feeder_combout ;
wire \processador|FD|BancoReg|registrador~1005_q ;
wire \processador|FD|BancoReg|registrador~973_q ;
wire \processador|FD|BancoReg|registrador~909_q ;
wire \processador|FD|BancoReg|registrador~877_q ;
wire \processador|FD|BancoReg|registrador~845feeder_combout ;
wire \processador|FD|BancoReg|registrador~845_q ;
wire \processador|FD|BancoReg|registrador~813feeder_combout ;
wire \processador|FD|BancoReg|registrador~813_q ;
wire \processador|FD|BancoReg|registrador~1934_combout ;
wire \processador|FD|BancoReg|registrador~941feeder_combout ;
wire \processador|FD|BancoReg|registrador~941_q ;
wire \processador|FD|BancoReg|registrador~1348_combout ;
wire \processador|FD|BancoReg|registrador~237_q ;
wire \processador|FD|BancoReg|registrador~205DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~77DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1922_combout ;
wire \processador|FD|BancoReg|registrador~1336_combout ;
wire \processador|FD|BancoReg|registrador~461DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~333_q ;
wire \processador|FD|BancoReg|registrador~397DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1926_combout ;
wire \processador|FD|BancoReg|registrador~1340_combout ;
wire \processador|FD|BancoReg|registrador~1352_combout ;
wire \processador|FD|BancoReg|saidaA[7]~1_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~8_combout ;
wire \processador|UC|Equal1~1_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[16]~0_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~3_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ;
wire \processador|FD|fetchInstruction|ROM|memROM~6_combout ;
wire \processador|FD|mux_JR|saida_MUX[4]~1_combout ;
wire \processador|FD|BancoReg|Equal1~0_combout ;
wire \processador|FD|BancoReg|saidaA[5]~3_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~4_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ;
wire \processador|FD|SOMA|Add0~54 ;
wire \processador|FD|SOMA|Add0~41_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~6_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~1_combout ;
wire \processador|FD|SOMA|Add0~34 ;
wire \processador|FD|SOMA|Add0~37_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~2_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ;
wire \processador|FD|fetchInstruction|ROM|memROM~14_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~15_combout ;
wire \processador|FD|saidaULA_final[24]~1_combout ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \MUX|saida_MUX[24]~0_combout ;
wire \MUX|saida_MUX[25]~1_combout ;
wire \MUX|saida_MUX[26]~2_combout ;
wire \MUX|saida_MUX[27]~3_combout ;
wire \MUX|saida_MUX[28]~4_combout ;
wire \MUX|saida_MUX[29]~5_combout ;
wire \MUX|saida_MUX[30]~6_combout ;
wire \MUX|saida_MUX[31]~7_combout ;
wire \MUX|saida_MUX[1]~11_combout ;
wire \MUX|saida_MUX[2]~8_combout ;
wire \MUX|saida_MUX[3]~10_combout ;
wire \MUX|Equal2~0_combout ;
wire \MUX|saida_MUX[0]~9_combout ;
wire \showHEX0|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[2]~12_combout ;
wire \showHEX0|saida7seg[1]~1_combout ;
wire \showHEX0|saida7seg[2]~2_combout ;
wire \showHEX0|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[0]~13_combout ;
wire \showHEX0|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[3]~14_combout ;
wire \showHEX0|saida7seg[5]~5_combout ;
wire \showHEX0|saida7seg[6]~6_combout ;
wire \MUX|saida_MUX[5]~18_combout ;
wire \MUX|saida_MUX[6]~15_combout ;
wire \MUX|saida_MUX[4]~16_combout ;
wire \MUX|saida_MUX[7]~17_combout ;
wire \showHEX1|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[6]~19_combout ;
wire \showHEX1|saida7seg[1]~1_combout ;
wire \showHEX1|saida7seg[2]~2_combout ;
wire \showHEX1|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[4]~20_combout ;
wire \showHEX1|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[7]~21_combout ;
wire \showHEX1|saida7seg[5]~5_combout ;
wire \showHEX1|saida7seg[6]~6_combout ;
wire \MUX|saida_MUX[10]~22_combout ;
wire \MUX|saida_MUX[9]~25_combout ;
wire \MUX|saida_MUX[11]~24_combout ;
wire \MUX|saida_MUX[8]~23_combout ;
wire \showHEX2|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[10]~26_combout ;
wire \showHEX2|saida7seg[1]~1_combout ;
wire \showHEX2|saida7seg[2]~2_combout ;
wire \showHEX2|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[8]~27_combout ;
wire \showHEX2|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[11]~28_combout ;
wire \showHEX2|saida7seg[5]~5_combout ;
wire \showHEX2|saida7seg[6]~6_combout ;
wire \MUX|saida_MUX[14]~29_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[15]~DUPLICATE_q ;
wire \MUX|saida_MUX[15]~31_combout ;
wire \MUX|saida_MUX[13]~32_combout ;
wire \MUX|saida_MUX[12]~30_combout ;
wire \showHEX3|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[14]~33_combout ;
wire \showHEX3|saida7seg[1]~1_combout ;
wire \showHEX3|saida7seg[2]~2_combout ;
wire \showHEX3|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[12]~34_combout ;
wire \showHEX3|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[15]~35_combout ;
wire \showHEX3|saida7seg[5]~5_combout ;
wire \showHEX3|saida7seg[6]~6_combout ;
wire \MUX|saida_MUX[18]~36_combout ;
wire \MUX|saida_MUX[19]~38_combout ;
wire \MUX|saida_MUX[17]~39_combout ;
wire \MUX|saida_MUX[16]~37_combout ;
wire \showHEX4|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[18]~40_combout ;
wire \showHEX4|saida7seg[1]~1_combout ;
wire \showHEX4|saida7seg[2]~2_combout ;
wire \showHEX4|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[16]~41_combout ;
wire \showHEX4|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[19]~42_combout ;
wire \showHEX4|saida7seg[5]~5_combout ;
wire \showHEX4|saida7seg[6]~6_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[23]~DUPLICATE_q ;
wire \MUX|saida_MUX[23]~45_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[21]~DUPLICATE_q ;
wire \MUX|saida_MUX[21]~46_combout ;
wire \MUX|saida_MUX[22]~43_combout ;
wire \MUX|saida_MUX[20]~44_combout ;
wire \showHEX5|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[22]~47_combout ;
wire \showHEX5|saida7seg[1]~1_combout ;
wire \showHEX5|saida7seg[2]~2_combout ;
wire \showHEX5|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[20]~48_combout ;
wire \showHEX5|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[23]~49_combout ;
wire \showHEX5|saida7seg[5]~5_combout ;
wire \showHEX5|saida7seg[6]~6_combout ;
wire [2:0] \processador|UC|UC_ULA|Functcrtl ;
wire [15:0] \processador|UC|palavraControle ;
wire [31:0] \processador|FD|result_slt ;
wire [31:0] \processador|FD|fetchInstruction|PC|DOUT ;


// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\MUX|saida_MUX[24]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\MUX|saida_MUX[25]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\MUX|saida_MUX[26]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\MUX|saida_MUX[27]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\MUX|saida_MUX[28]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\MUX|saida_MUX[29]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\MUX|saida_MUX[30]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\MUX|saida_MUX[31]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\showHEX0|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\showHEX0|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\showHEX0|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\showHEX0|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\showHEX0|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\showHEX0|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\showHEX0|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\showHEX1|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\showHEX1|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\showHEX1|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\showHEX1|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\showHEX1|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\showHEX1|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(\showHEX1|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\showHEX2|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\showHEX2|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\showHEX2|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\showHEX2|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\showHEX2|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\showHEX2|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(\showHEX2|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\showHEX3|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\showHEX3|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\showHEX3|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\showHEX3|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\showHEX3|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\showHEX3|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(\showHEX3|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\showHEX4|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\showHEX4|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\showHEX4|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\showHEX4|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\showHEX4|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\showHEX4|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(\showHEX4|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\showHEX5|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\showHEX5|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\showHEX5|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\showHEX5|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\showHEX5|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\showHEX5|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(\showHEX5|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N0
cyclonev_lcell_comb \edges|saidaQ~0 (
// Equation(s):
// \edges|saidaQ~0_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edges|saidaQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edges|saidaQ~0 .extended_lut = "off";
defparam \edges|saidaQ~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \edges|saidaQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N1
dffeas \edges|saidaQ (
	.clk(\clock~input_o ),
	.d(\edges|saidaQ~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edges|saidaQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edges|saidaQ .is_wysiwyg = "true";
defparam \edges|saidaQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N18
cyclonev_lcell_comb \edges|saida (
// Equation(s):
// \edges|saida~combout  = LCELL(( !\KEY[0]~input_o  & ( !\edges|saidaQ~q  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\edges|saidaQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edges|saida~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edges|saida .extended_lut = "off";
defparam \edges|saida .lut_mask = 64'hFFFF000000000000;
defparam \edges|saida .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y11_N1
dffeas \processador|FD|fetchInstruction|PC|DOUT[3] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[3] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N0
cyclonev_lcell_comb \processador|FD|SOMA|Add0~33 (
// Equation(s):
// \processador|FD|SOMA|Add0~33_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [2] ) + ( VCC ) + ( !VCC ))
// \processador|FD|SOMA|Add0~34  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~33_sumout ),
	.cout(\processador|FD|SOMA|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~33 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \processador|FD|SOMA|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N20
dffeas \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N44
dffeas \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N55
dffeas \processador|FD|fetchInstruction|PC|DOUT[4] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[4] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N3
cyclonev_lcell_comb \processador|FD|SOMA|Add0~37 (
// Equation(s):
// \processador|FD|SOMA|Add0~37_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [3] ) + ( GND ) + ( \processador|FD|SOMA|Add0~34  ))
// \processador|FD|SOMA|Add0~38  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [3] ) + ( GND ) + ( \processador|FD|SOMA|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~37_sumout ),
	.cout(\processador|FD|SOMA|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~37 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|SOMA|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N6
cyclonev_lcell_comb \processador|FD|SOMA|Add0~45 (
// Equation(s):
// \processador|FD|SOMA|Add0~45_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [4] ) + ( GND ) + ( \processador|FD|SOMA|Add0~38  ))
// \processador|FD|SOMA|Add0~46  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [4] ) + ( GND ) + ( \processador|FD|SOMA|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~45_sumout ),
	.cout(\processador|FD|SOMA|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~45 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|SOMA|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N27
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~10 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~10_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [3] & ( (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|PC|DOUT [2])) # (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  $ (!\processador|FD|fetchInstruction|PC|DOUT [2]))) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT [3] & ( (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & \processador|FD|fetchInstruction|PC|DOUT [2])) # 
// (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT [2])) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~10 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~10 .lut_mask = 64'h500A500A055A055A;
defparam \processador|FD|fetchInstruction|ROM|memROM~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N26
dffeas \processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N12
cyclonev_lcell_comb \processador|FD|SOMA|Add0~41 (
// Equation(s):
// \processador|FD|SOMA|Add0~41_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|SOMA|Add0~54  ))
// \processador|FD|SOMA|Add0~42  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|SOMA|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~41_sumout ),
	.cout(\processador|FD|SOMA|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~41 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N15
cyclonev_lcell_comb \processador|FD|SOMA|Add0~49 (
// Equation(s):
// \processador|FD|SOMA|Add0~49_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|SOMA|Add0~42  ))
// \processador|FD|SOMA|Add0~50  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|SOMA|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~49_sumout ),
	.cout(\processador|FD|SOMA|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~49 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~2 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~2_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ((\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ) # 
// (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ))) # (\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ((!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( 
// (!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ((\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ))) # (\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ((!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ) # 
// (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~2 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~2 .lut_mask = 64'h0FF30FF33FF03FF0;
defparam \processador|FD|fetchInstruction|ROM|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N33
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~1 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~1_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~1 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~1 .lut_mask = 64'hAAAAAAAA00000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N39
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~20 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~20_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~20 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~20 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|fetchInstruction|ROM|memROM~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N49
dffeas \processador|FD|fetchInstruction|PC|DOUT[5] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[5] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N21
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~5 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~5_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( (!\processador|FD|fetchInstruction|PC|DOUT [5] & ((\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ))) # 
// (\processador|FD|fetchInstruction|PC|DOUT [5] & ((!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ) # (\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [2] & ( 
// (\processador|FD|fetchInstruction|PC|DOUT [5] & (\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~5 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~5 .lut_mask = 64'h0011001155BB55BB;
defparam \processador|FD|fetchInstruction|ROM|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N9
cyclonev_lcell_comb \processador|FD|SOMA|Add0~53 (
// Equation(s):
// \processador|FD|SOMA|Add0~53_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|SOMA|Add0~46  ))
// \processador|FD|SOMA|Add0~54  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|SOMA|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~53_sumout ),
	.cout(\processador|FD|SOMA|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~53 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N0
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~23 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~23_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & 
// ((\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q )))) # (\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ((!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q )) # 
// (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & ((\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ))))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & 
// (!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  $ (((!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~23 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~23 .lut_mask = 64'hA028A028228B228B;
defparam \processador|FD|fetchInstruction|ROM|memROM~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~12 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~12_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ( \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT [4] & ( \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ( \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ( 
// \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~12 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~12 .lut_mask = 64'h00FFFF00333300FF;
defparam \processador|FD|fetchInstruction|ROM|memROM~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N36
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~0 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~0_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ((\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ))) # 
// (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ((!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ) # (\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( 
// (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & (\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q )) # (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ((!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ) # 
// (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~0 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~0 .lut_mask = 64'h3C3F3C3F33CF33CF;
defparam \processador|FD|fetchInstruction|ROM|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N51
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~3 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~3_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [3] & (!\processador|FD|fetchInstruction|PC|DOUT [5])) # (\processador|FD|fetchInstruction|PC|DOUT [3] & 
// ((\processador|FD|fetchInstruction|PC|DOUT [2]))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [3] & \processador|FD|fetchInstruction|PC|DOUT [5]) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~3 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~3 .lut_mask = 64'h0C0C0C0CC0F3C0F3;
defparam \processador|FD|fetchInstruction|ROM|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N0
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout  = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & \processador|FD|fetchInstruction|ROM|memROM~3_combout )) ) + ( 
// \processador|FD|SOMA|Add0~33_sumout  ) + ( !VCC ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6  = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & \processador|FD|fetchInstruction|ROM|memROM~3_combout )) ) + ( 
// \processador|FD|SOMA|Add0~33_sumout  ) + ( !VCC ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|SOMA|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5 .lut_mask = 64'h0000FF0000000808;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N3
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout  = SUM(( \processador|FD|SOMA|Add0~37_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~0_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10  = CARRY(( \processador|FD|SOMA|Add0~37_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~0_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datad(!\processador|FD|SOMA|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9 .lut_mask = 64'h0000F7F7000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout  = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & \processador|FD|fetchInstruction|ROM|memROM~12_combout )) ) + ( 
// \processador|FD|SOMA|Add0~45_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14  = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & \processador|FD|fetchInstruction|ROM|memROM~12_combout )) ) + ( 
// \processador|FD|SOMA|Add0~45_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|SOMA|Add0~45_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13 .lut_mask = 64'h0000F0F000000088;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N9
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout  = SUM(( \processador|FD|SOMA|Add0~53_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & \processador|FD|fetchInstruction|ROM|memROM~23_combout ) ) + ( 
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18  = CARRY(( \processador|FD|SOMA|Add0~53_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & \processador|FD|fetchInstruction|ROM|memROM~23_combout ) ) + ( 
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14  ))

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|SOMA|Add0~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~23_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17 .lut_mask = 64'h0000FF3300000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout  = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & \processador|FD|fetchInstruction|ROM|memROM~5_combout )) ) + ( 
// \processador|FD|SOMA|Add0~41_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26  = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & \processador|FD|fetchInstruction|ROM|memROM~5_combout )) ) + ( 
// \processador|FD|SOMA|Add0~41_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|SOMA|Add0~41_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25 .lut_mask = 64'h0000F0F000000088;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N15
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout  = SUM(( \processador|FD|SOMA|Add0~49_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~2_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22  = CARRY(( \processador|FD|SOMA|Add0~49_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~2_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datad(!\processador|FD|SOMA|Add0~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21 .lut_mask = 64'h0000F7F7000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N30
cyclonev_lcell_comb \processador|UC|Equal1~0 (
// Equation(s):
// \processador|UC|Equal1~0_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & 
// (((\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q )) # (\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & 
// ( !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ))) # 
// (\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ((!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ((!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ))) # (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & 
// (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|Equal1~0 .extended_lut = "off";
defparam \processador|UC|Equal1~0 .lut_mask = 64'hB0A22A0A00000000;
defparam \processador|UC|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N18
cyclonev_lcell_comb \processador|FD|saidaULA_final~0 (
// Equation(s):
// \processador|FD|saidaULA_final~0_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ( \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & 
// (\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & 
// !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// ((!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & ((!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ))) # (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final~0 .extended_lut = "off";
defparam \processador|FD|saidaULA_final~0 .lut_mask = 64'hA400400000000100;
defparam \processador|FD|saidaULA_final~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N0
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~4 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~4_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~4 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|fetchInstruction|ROM|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N3
cyclonev_lcell_comb \processador|UC|palavraControle[14]~0 (
// Equation(s):
// \processador|UC|palavraControle[14]~0_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~0_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|palavraControle[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|palavraControle[14]~0 .extended_lut = "off";
defparam \processador|UC|palavraControle[14]~0 .lut_mask = 64'h000000000FFF0FFF;
defparam \processador|UC|palavraControle[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~19 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~19_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & 
// (!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ))) # (\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & 
// (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & (\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~19 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~19 .lut_mask = 64'h0000800100000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N21
cyclonev_lcell_comb \processador|FD|mux_JR|saida_MUX[2]~3 (
// Equation(s):
// \processador|FD|mux_JR|saida_MUX[2]~3_combout  = ( \processador|UC|palavraControle[14]~0_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~19_combout  ) ) # ( !\processador|UC|palavraControle[14]~0_combout  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~19_combout  ) ) # ( !\processador|UC|palavraControle[14]~0_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~19_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & 
// (!\processador|UC|Equal1~0_combout  & (\processador|FD|saidaULA_final~0_combout  & !\processador|FD|fetchInstruction|ROM|memROM~4_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datab(!\processador|UC|Equal1~0_combout ),
	.datac(!\processador|FD|saidaULA_final~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datae(!\processador|UC|palavraControle[14]~0_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_JR|saida_MUX[2]~3 .extended_lut = "off";
defparam \processador|FD|mux_JR|saida_MUX[2]~3 .lut_mask = 64'h08000000FFFFFFFF;
defparam \processador|FD|mux_JR|saida_MUX[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N39
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[25]~33 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[25]~33_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( (\processador|FD|fetchInstruction|PC|DOUT [2] & (!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & 
// (!\processador|FD|fetchInstruction|PC|DOUT [6] & !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[25]~33 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[25]~33 .lut_mask = 64'h4000400000000000;
defparam \processador|FD|muxULAram|saida_MUX[25]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N45
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~9 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( \processador|FD|fetchInstruction|PC|DOUT [3] & ( (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & 
// !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [2] & ( \processador|FD|fetchInstruction|PC|DOUT [3] & ( (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & 
// !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( !\processador|FD|fetchInstruction|PC|DOUT [3] & ( !\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  $ 
// (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [2] & ( !\processador|FD|fetchInstruction|PC|DOUT [3] & ( !\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~9 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~9 .lut_mask = 64'hF0F00FF00F000F00;
defparam \processador|FD|fetchInstruction|ROM|memROM~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~7 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~7_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( \processador|FD|fetchInstruction|PC|DOUT [3] & ( (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & 
// (!\processador|FD|fetchInstruction|PC|DOUT [7] & (\processador|FD|fetchInstruction|PC|DOUT [2] & \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT [3] & ( (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [7] & (\processador|FD|fetchInstruction|PC|DOUT [2] & 
// !\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT [3] & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// ((!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ((!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ) # (\processador|FD|fetchInstruction|PC|DOUT [2]))) # (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & 
// (\processador|FD|fetchInstruction|PC|DOUT [2] & !\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~7 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~7 .lut_mask = 64'h8C08080000040000;
defparam \processador|FD|fetchInstruction|ROM|memROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N3
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~11 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~11_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [3] & ( (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & \processador|FD|fetchInstruction|PC|DOUT [2]) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT [3] & ( (!\processador|FD|fetchInstruction|PC|DOUT [2] & ((!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ))) # (\processador|FD|fetchInstruction|PC|DOUT [2] & 
// (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~11 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~11 .lut_mask = 64'hF0AAF0AA00550055;
defparam \processador|FD|fetchInstruction|ROM|memROM~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N57
cyclonev_lcell_comb \processador|UC|Equal11~0 (
// Equation(s):
// \processador|UC|Equal11~0_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & \processador|FD|fetchInstruction|ROM|memROM~10_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~10_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|Equal11~0 .extended_lut = "off";
defparam \processador|UC|Equal11~0 .lut_mask = 64'h0000000000000002;
defparam \processador|UC|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N3
cyclonev_lcell_comb \processador|FD|saida_ext[6]~5 (
// Equation(s):
// \processador|FD|saida_ext[6]~5_combout  = ( !\processador|UC|Equal11~0_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saida_ext[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saida_ext[6]~5 .extended_lut = "off";
defparam \processador|FD|saida_ext[6]~5 .lut_mask = 64'h00FF00FF00000000;
defparam \processador|FD|saida_ext[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N48
cyclonev_lcell_comb \processador|FD|saidaULA_final~35 (
// Equation(s):
// \processador|FD|saidaULA_final~35_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & ( \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [3] & 
// (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [2] $ (!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final~35 .extended_lut = "off";
defparam \processador|FD|saidaULA_final~35 .lut_mask = 64'h0000000008800000;
defparam \processador|FD|saidaULA_final~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N30
cyclonev_lcell_comb \processador|FD|saidaULA_final[0]~2 (
// Equation(s):
// \processador|FD|saidaULA_final[0]~2_combout  = ( !\processador|UC|Equal11~0_combout  & ( !\processador|FD|saidaULA_final~35_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|UC|Equal11~0_combout ),
	.dataf(!\processador|FD|saidaULA_final~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[0]~2 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[0]~2 .lut_mask = 64'hFFFF000000000000;
defparam \processador|FD|saidaULA_final[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N15
cyclonev_lcell_comb \processador|UC|UC_ULA|ULActrl[2]~2 (
// Equation(s):
// \processador|UC|UC_ULA|ULActrl[2]~2_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~1_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~7_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~10_combout ))) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~8_combout  )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|ULActrl[2]~2 .extended_lut = "off";
defparam \processador|UC|UC_ULA|ULActrl[2]~2 .lut_mask = 64'hFFFFFFFFFEFFFEFF;
defparam \processador|UC|UC_ULA|ULActrl[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N24
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~21 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~21_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( \processador|FD|fetchInstruction|PC|DOUT [5] & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// ((!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ) # (\processador|FD|fetchInstruction|PC|DOUT [3])))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [2] & ( \processador|FD|fetchInstruction|PC|DOUT [5] & ( 
// (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [3] $ (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q )))) ) ) ) # ( 
// \processador|FD|fetchInstruction|PC|DOUT [2] & ( !\processador|FD|fetchInstruction|PC|DOUT [5] & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [3] $ 
// (!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q )))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [2] & ( !\processador|FD|fetchInstruction|PC|DOUT [5] & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [3] & \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~21 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~21 .lut_mask = 64'h0080088080088808;
defparam \processador|FD|fetchInstruction|ROM|memROM~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N24
cyclonev_lcell_comb \processador|UC|UC_ULA|Functcrtl~0 (
// Equation(s):
// \processador|UC|UC_ULA|Functcrtl~0_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & (\processador|FD|fetchInstruction|PC|DOUT [5] & !\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( 
// \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [5] & 
// \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [5] & !\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|Functcrtl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|Functcrtl~0 .extended_lut = "off";
defparam \processador|UC|UC_ULA|Functcrtl~0 .lut_mask = 64'h0088800000800800;
defparam \processador|UC|UC_ULA|Functcrtl~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N3
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~22 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~22_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [3] & ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & 
// !\processador|FD|fetchInstruction|PC|DOUT [7]) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [3] & ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & 
// (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  $ (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q )))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [3] & ( 
// !\processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  $ 
// (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q )))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [3] & ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & 
// (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT [7])) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~22 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~22 .lut_mask = 64'h300090006000F000;
defparam \processador|FD|fetchInstruction|ROM|memROM~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N0
cyclonev_lcell_comb \processador|UC|UC_ULA|Functcrtl~1 (
// Equation(s):
// \processador|UC|UC_ULA|Functcrtl~1_combout  = ( !\processador|UC|Equal1~0_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~22_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~21_combout  & (\processador|UC|UC_ULA|Functcrtl~0_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~21_combout ),
	.datac(!\processador|UC|UC_ULA|Functcrtl~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datae(!\processador|UC|Equal1~0_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|Functcrtl~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|Functcrtl~1 .extended_lut = "off";
defparam \processador|UC|UC_ULA|Functcrtl~1 .lut_mask = 64'h0300000000000000;
defparam \processador|UC|UC_ULA|Functcrtl~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N54
cyclonev_lcell_comb \processador|UC|Equal7~0 (
// Equation(s):
// \processador|UC|Equal7~0_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~1_combout  & \processador|FD|fetchInstruction|ROM|memROM~10_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|Equal7~0 .extended_lut = "off";
defparam \processador|UC|Equal7~0 .lut_mask = 64'h0000000000080008;
defparam \processador|UC|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N54
cyclonev_lcell_comb \processador|UC|UC_ULA|Functcrtl[2]~2 (
// Equation(s):
// \processador|UC|UC_ULA|Functcrtl[2]~2_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & 
// (!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  $ (!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q )))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|Functcrtl[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|Functcrtl[2]~2 .extended_lut = "off";
defparam \processador|UC|UC_ULA|Functcrtl[2]~2 .lut_mask = 64'h0028002800000000;
defparam \processador|UC|UC_ULA|Functcrtl[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N12
cyclonev_lcell_comb \processador|UC|Equal5~0 (
// Equation(s):
// \processador|UC|Equal5~0_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q 
//  & (!\processador|FD|fetchInstruction|PC|DOUT [5] & \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|Equal5~0 .extended_lut = "off";
defparam \processador|UC|Equal5~0 .lut_mask = 64'h0000008000000000;
defparam \processador|UC|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N6
cyclonev_lcell_comb \processador|UC|UC_ULA|comb~0 (
// Equation(s):
// \processador|UC|UC_ULA|comb~0_combout  = ( !\processador|UC|Equal5~0_combout  & ( (!\processador|UC|UC_ULA|Functcrtl[2]~2_combout  & ((!\processador|UC|UC_ULA|Functcrtl~0_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~21_combout ))) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~21_combout ),
	.datac(!\processador|UC|UC_ULA|Functcrtl~0_combout ),
	.datad(!\processador|UC|UC_ULA|Functcrtl[2]~2_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|comb~0 .extended_lut = "off";
defparam \processador|UC|UC_ULA|comb~0 .lut_mask = 64'hF300F30000000000;
defparam \processador|UC|UC_ULA|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N18
cyclonev_lcell_comb \processador|UC|UC_ULA|comb~3 (
// Equation(s):
// \processador|UC|UC_ULA|comb~3_combout  = ( \processador|UC|UC_ULA|comb~0_combout  & ( (\processador|UC|Equal7~0_combout ) # (\processador|UC|UC_ULA|Functcrtl~1_combout ) ) )

	.dataa(!\processador|UC|UC_ULA|Functcrtl~1_combout ),
	.datab(gnd),
	.datac(!\processador|UC|Equal7~0_combout ),
	.datad(gnd),
	.datae(!\processador|UC|UC_ULA|comb~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|comb~3 .extended_lut = "off";
defparam \processador|UC|UC_ULA|comb~3 .lut_mask = 64'h00005F5F00005F5F;
defparam \processador|UC|UC_ULA|comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N9
cyclonev_lcell_comb \processador|UC|UC_ULA|Functcrtl[1] (
// Equation(s):
// \processador|UC|UC_ULA|Functcrtl [1] = ( \processador|UC|UC_ULA|Functcrtl [1] & ( !\processador|UC|UC_ULA|comb~3_combout  ) ) # ( !\processador|UC|UC_ULA|Functcrtl [1] & ( (!\processador|UC|UC_ULA|comb~3_combout  & !\processador|UC|UC_ULA|comb~0_combout ) 
// ) )

	.dataa(!\processador|UC|UC_ULA|comb~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|UC|UC_ULA|comb~0_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|Functcrtl [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|Functcrtl [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|Functcrtl[1] .extended_lut = "off";
defparam \processador|UC|UC_ULA|Functcrtl[1] .lut_mask = 64'hAA00AA00AAAAAAAA;
defparam \processador|UC|UC_ULA|Functcrtl[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N6
cyclonev_lcell_comb \processador|UC|Equal0~0 (
// Equation(s):
// \processador|UC|Equal0~0_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ( \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] 
// & (!\processador|FD|fetchInstruction|PC|DOUT [2] $ (!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|Equal0~0 .extended_lut = "off";
defparam \processador|UC|Equal0~0 .lut_mask = 64'h0000000000000880;
defparam \processador|UC|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N6
cyclonev_lcell_comb \processador|UC|UC_ULA|ULActrl[1]~3 (
// Equation(s):
// \processador|UC|UC_ULA|ULActrl[1]~3_combout  = ( !\processador|UC|Equal0~0_combout  & ( (\processador|UC|UC_ULA|ULActrl[2]~2_combout  & !\processador|UC|UC_ULA|Functcrtl [1]) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|Functcrtl [1]),
	.datad(gnd),
	.datae(!\processador|UC|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|ULActrl[1]~3 .extended_lut = "off";
defparam \processador|UC|UC_ULA|ULActrl[1]~3 .lut_mask = 64'h5050000050500000;
defparam \processador|UC|UC_ULA|ULActrl[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N45
cyclonev_lcell_comb \processador|UC|UC_ULA|ULActrl[0]~0 (
// Equation(s):
// \processador|UC|UC_ULA|ULActrl[0]~0_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~10_combout  & (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & \processador|FD|fetchInstruction|ROM|memROM~8_combout ))) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~10_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~8_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~10_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & !\processador|FD|fetchInstruction|ROM|memROM~8_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~10_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|ULActrl[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|ULActrl[0]~0 .extended_lut = "off";
defparam \processador|UC|UC_ULA|ULActrl[0]~0 .lut_mask = 64'h0000300400000004;
defparam \processador|UC|UC_ULA|ULActrl[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N12
cyclonev_lcell_comb \processador|UC|palavraControle[9]~1 (
// Equation(s):
// \processador|UC|palavraControle[9]~1_combout  = (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & \processador|FD|fetchInstruction|ROM|memROM~1_combout )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|palavraControle[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|palavraControle[9]~1 .extended_lut = "off";
defparam \processador|UC|palavraControle[9]~1 .lut_mask = 64'h1111111111111111;
defparam \processador|UC|palavraControle[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N24
cyclonev_lcell_comb \processador|UC|UC_ULA|comb~1 (
// Equation(s):
// \processador|UC|UC_ULA|comb~1_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( (!\processador|UC|UC_ULA|comb~0_combout ) # ((\processador|UC|Equal7~0_combout  & !\processador|UC|palavraControle[9]~1_combout )) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( ((!\processador|UC|UC_ULA|comb~0_combout ) # ((\processador|UC|Equal7~0_combout  & !\processador|UC|palavraControle[9]~1_combout ))) # (\processador|UC|UC_ULA|Functcrtl~1_combout ) ) )

	.dataa(!\processador|UC|UC_ULA|Functcrtl~1_combout ),
	.datab(!\processador|UC|Equal7~0_combout ),
	.datac(!\processador|UC|UC_ULA|comb~0_combout ),
	.datad(!\processador|UC|palavraControle[9]~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|comb~1 .extended_lut = "off";
defparam \processador|UC|UC_ULA|comb~1 .lut_mask = 64'hF7F5F7F5F3F0F3F0;
defparam \processador|UC|UC_ULA|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N27
cyclonev_lcell_comb \processador|UC|UC_ULA|comb~2 (
// Equation(s):
// \processador|UC|UC_ULA|comb~2_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( (\processador|UC|UC_ULA|comb~0_combout  & ((!\processador|UC|Equal7~0_combout  & (\processador|UC|UC_ULA|Functcrtl~1_combout )) # 
// (\processador|UC|Equal7~0_combout  & ((\processador|UC|palavraControle[9]~1_combout ))))) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( (!\processador|UC|UC_ULA|Functcrtl~1_combout  & (\processador|UC|Equal7~0_combout  & 
// (\processador|UC|palavraControle[9]~1_combout  & \processador|UC|UC_ULA|comb~0_combout ))) ) )

	.dataa(!\processador|UC|UC_ULA|Functcrtl~1_combout ),
	.datab(!\processador|UC|Equal7~0_combout ),
	.datac(!\processador|UC|palavraControle[9]~1_combout ),
	.datad(!\processador|UC|UC_ULA|comb~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|comb~2 .extended_lut = "off";
defparam \processador|UC|UC_ULA|comb~2 .lut_mask = 64'h0002000200470047;
defparam \processador|UC|UC_ULA|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N48
cyclonev_lcell_comb \processador|UC|UC_ULA|Functcrtl[0] (
// Equation(s):
// \processador|UC|UC_ULA|Functcrtl [0] = ( \processador|UC|UC_ULA|comb~2_combout  & ( \processador|UC|UC_ULA|Functcrtl [0] & ( !\processador|UC|UC_ULA|comb~1_combout  ) ) ) # ( !\processador|UC|UC_ULA|comb~2_combout  & ( \processador|UC|UC_ULA|Functcrtl [0] 
// & ( !\processador|UC|UC_ULA|comb~1_combout  ) ) ) # ( \processador|UC|UC_ULA|comb~2_combout  & ( !\processador|UC|UC_ULA|Functcrtl [0] & ( !\processador|UC|UC_ULA|comb~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|comb~1_combout ),
	.datad(gnd),
	.datae(!\processador|UC|UC_ULA|comb~2_combout ),
	.dataf(!\processador|UC|UC_ULA|Functcrtl [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|Functcrtl [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|Functcrtl[0] .extended_lut = "off";
defparam \processador|UC|UC_ULA|Functcrtl[0] .lut_mask = 64'h0000F0F0F0F0F0F0;
defparam \processador|UC|UC_ULA|Functcrtl[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N45
cyclonev_lcell_comb \processador|UC|UC_ULA|ULActrl[0]~1 (
// Equation(s):
// \processador|UC|UC_ULA|ULActrl[0]~1_combout  = ( !\processador|UC|UC_ULA|ULActrl[0]~0_combout  & ( \processador|UC|UC_ULA|Functcrtl [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|UC|UC_ULA|ULActrl[0]~0_combout ),
	.dataf(!\processador|UC|UC_ULA|Functcrtl [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|ULActrl[0]~1 .extended_lut = "off";
defparam \processador|UC|UC_ULA|ULActrl[0]~1 .lut_mask = 64'h00000000FFFF0000;
defparam \processador|UC|UC_ULA|ULActrl[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N12
cyclonev_lcell_comb \processador|UC|UC_ULA|Functcrtl[2]~4 (
// Equation(s):
// \processador|UC|UC_ULA|Functcrtl[2]~4_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~22_combout  & ( (!\processador|UC|UC_ULA|Functcrtl[2]~2_combout  & ((!\processador|UC|UC_ULA|Functcrtl~0_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~21_combout ))) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~22_combout  & ( !\processador|UC|UC_ULA|Functcrtl[2]~2_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~21_combout ),
	.datac(!\processador|UC|UC_ULA|Functcrtl[2]~2_combout ),
	.datad(!\processador|UC|UC_ULA|Functcrtl~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|Functcrtl[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|Functcrtl[2]~4 .extended_lut = "off";
defparam \processador|UC|UC_ULA|Functcrtl[2]~4 .lut_mask = 64'hF0F0F0F0F030F030;
defparam \processador|UC|UC_ULA|Functcrtl[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N54
cyclonev_lcell_comb \processador|UC|UC_ULA|Functcrtl~3 (
// Equation(s):
// \processador|UC|UC_ULA|Functcrtl~3_combout  = ( \processador|UC|Equal1~0_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~21_combout  & ( !\processador|UC|Equal5~0_combout  ) ) ) # ( !\processador|UC|Equal1~0_combout  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~21_combout  & ( !\processador|UC|Equal5~0_combout  ) ) ) # ( \processador|UC|Equal1~0_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~21_combout  & ( !\processador|UC|Equal5~0_combout  ) ) ) # ( 
// !\processador|UC|Equal1~0_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~21_combout  & ( (!\processador|UC|Equal5~0_combout  & ((!\processador|UC|UC_ULA|Functcrtl~0_combout ) # ((\processador|FD|fetchInstruction|ROM|memROM~6_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~22_combout )))) ) ) )

	.dataa(!\processador|UC|UC_ULA|Functcrtl~0_combout ),
	.datab(!\processador|UC|Equal5~0_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~22_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datae(!\processador|UC|Equal1~0_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|Functcrtl~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|Functcrtl~3 .extended_lut = "off";
defparam \processador|UC|UC_ULA|Functcrtl~3 .lut_mask = 64'h8CCCCCCCCCCCCCCC;
defparam \processador|UC|UC_ULA|Functcrtl~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N15
cyclonev_lcell_comb \processador|UC|UC_ULA|comb~4 (
// Equation(s):
// \processador|UC|UC_ULA|comb~4_combout  = ( \processador|UC|Equal7~0_combout  & ( (!\processador|UC|UC_ULA|Functcrtl~3_combout ) # (\processador|UC|UC_ULA|Functcrtl[2]~4_combout ) ) ) # ( !\processador|UC|Equal7~0_combout  & ( 
// (!\processador|UC|UC_ULA|Functcrtl~3_combout ) # ((\processador|UC|UC_ULA|Functcrtl~1_combout  & \processador|UC|UC_ULA|Functcrtl[2]~4_combout )) ) )

	.dataa(!\processador|UC|UC_ULA|Functcrtl~1_combout ),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|Functcrtl[2]~4_combout ),
	.datad(!\processador|UC|UC_ULA|Functcrtl~3_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|comb~4 .extended_lut = "off";
defparam \processador|UC|UC_ULA|comb~4 .lut_mask = 64'hFF05FF05FF0FFF0F;
defparam \processador|UC|UC_ULA|comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N30
cyclonev_lcell_comb \processador|UC|UC_ULA|comb~5 (
// Equation(s):
// \processador|UC|UC_ULA|comb~5_combout  = ( \processador|UC|UC_ULA|Functcrtl~3_combout  & ( !\processador|UC|UC_ULA|Functcrtl[2]~4_combout  ) )

	.dataa(gnd),
	.datab(!\processador|UC|UC_ULA|Functcrtl[2]~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|UC|UC_ULA|Functcrtl~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|comb~5 .extended_lut = "off";
defparam \processador|UC|UC_ULA|comb~5 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \processador|UC|UC_ULA|comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N42
cyclonev_lcell_comb \processador|UC|UC_ULA|Functcrtl[2] (
// Equation(s):
// \processador|UC|UC_ULA|Functcrtl [2] = ( \processador|UC|UC_ULA|Functcrtl [2] & ( !\processador|UC|UC_ULA|comb~4_combout  ) ) # ( !\processador|UC|UC_ULA|Functcrtl [2] & ( (!\processador|UC|UC_ULA|comb~4_combout  & \processador|UC|UC_ULA|comb~5_combout ) 
// ) )

	.dataa(gnd),
	.datab(!\processador|UC|UC_ULA|comb~4_combout ),
	.datac(gnd),
	.datad(!\processador|UC|UC_ULA|comb~5_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|Functcrtl [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|Functcrtl[2] .extended_lut = "off";
defparam \processador|UC|UC_ULA|Functcrtl[2] .lut_mask = 64'h00CC00CCCCCCCCCC;
defparam \processador|UC|UC_ULA|Functcrtl[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N36
cyclonev_lcell_comb \processador|UC|UC_ULA|ULActrl[2]~4 (
// Equation(s):
// \processador|UC|UC_ULA|ULActrl[2]~4_combout  = ( \processador|UC|UC_ULA|ULActrl[2]~2_combout  & ( (\processador|UC|Equal0~0_combout ) # (\processador|UC|UC_ULA|Functcrtl [2]) ) ) # ( !\processador|UC|UC_ULA|ULActrl[2]~2_combout  & ( 
// (!\processador|UC|UC_ULA|Functcrtl [2] & \processador|UC|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datad(!\processador|UC|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|ULActrl[2]~4 .extended_lut = "off";
defparam \processador|UC|UC_ULA|ULActrl[2]~4 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \processador|UC|UC_ULA|ULActrl[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N0
cyclonev_lcell_comb \processador|UC|palavraControle[8]~5 (
// Equation(s):
// \processador|UC|palavraControle[8]~5_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT [7])) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ( 
// (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & !\processador|FD|fetchInstruction|PC|DOUT [7]) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|palavraControle[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|palavraControle[8]~5 .extended_lut = "off";
defparam \processador|UC|palavraControle[8]~5 .lut_mask = 64'hA0A0008000008080;
defparam \processador|UC|palavraControle[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~25 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~25_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ( \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ( 
// \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ) # 
// ((!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  $ (\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q )) # (\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q )) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( (((\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ) # (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q )) # (\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q )) # 
// (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~25 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~25 .lut_mask = 64'h7FFFF9FFFFFFFFFF;
defparam \processador|FD|fetchInstruction|ROM|memROM~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~333feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~333feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~333feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~333feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~333feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~333feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~24 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~24_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( (\processador|FD|fetchInstruction|PC|DOUT [5] & (!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q )) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [2] & ( (!\processador|FD|fetchInstruction|PC|DOUT [5] & (!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & 
// !\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q )) # (\processador|FD|fetchInstruction|PC|DOUT [5] & (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~24 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~24 .lut_mask = 64'hA005A00500500050;
defparam \processador|FD|fetchInstruction|ROM|memROM~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N0
cyclonev_lcell_comb \processador|UC|Equal3~0 (
// Equation(s):
// \processador|UC|Equal3~0_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (\processador|UC|Equal1~1_combout  & \processador|UC|palavraControle[9]~1_combout ) ) )

	.dataa(!\processador|UC|Equal1~1_combout ),
	.datab(gnd),
	.datac(!\processador|UC|palavraControle[9]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|Equal3~0 .extended_lut = "off";
defparam \processador|UC|Equal3~0 .lut_mask = 64'h0000000005050505;
defparam \processador|UC|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N30
cyclonev_lcell_comb \processador|FD|mux_R31|saida_MUX[0]~2 (
// Equation(s):
// \processador|FD|mux_R31|saida_MUX[0]~2_combout  = ( !\processador|UC|Equal3~0_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~1_combout ) # ((!\processador|UC|Equal1~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~14_combout ))) # 
// (\processador|UC|Equal1~0_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~24_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~24_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datad(!\processador|UC|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_R31|saida_MUX[0]~2 .extended_lut = "off";
defparam \processador|FD|mux_R31|saida_MUX[0]~2 .lut_mask = 64'hFCFAFCFA00000000;
defparam \processador|FD|mux_R31|saida_MUX[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N3
cyclonev_lcell_comb \processador|FD|mux_R31|saida_MUX[3]~3 (
// Equation(s):
// \processador|FD|mux_R31|saida_MUX[3]~3_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( !\processador|FD|fetchInstruction|PC|DOUT [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_R31|saida_MUX[3]~3 .extended_lut = "off";
defparam \processador|FD|mux_R31|saida_MUX[3]~3 .lut_mask = 64'hFF00FF0000000000;
defparam \processador|FD|mux_R31|saida_MUX[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N51
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~26 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~26_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( (!\processador|FD|fetchInstruction|PC|DOUT [5] & (\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & 
// !\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q )) # (\processador|FD|fetchInstruction|PC|DOUT [5] & (!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q )) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT [2] & ( (!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ((\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ))) # (\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & 
// ((!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ) # (\processador|FD|fetchInstruction|PC|DOUT [5]))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~26 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~26 .lut_mask = 64'h0FF50FF50A500A50;
defparam \processador|FD|fetchInstruction|ROM|memROM~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N30
cyclonev_lcell_comb \processador|FD|mux_R31|saida_MUX[1]~1 (
// Equation(s):
// \processador|FD|mux_R31|saida_MUX[1]~1_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~26_combout  & ( (!\processador|UC|Equal3~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~1_combout ) # ((!\processador|UC|Equal1~0_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~14_combout )))) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~26_combout  & ( (!\processador|UC|Equal3~0_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~14_combout ) # 
// (!\processador|FD|fetchInstruction|ROM|memROM~1_combout )) # (\processador|UC|Equal1~0_combout ))) ) )

	.dataa(!\processador|UC|Equal1~0_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datac(!\processador|UC|Equal3~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~26_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_R31|saida_MUX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_R31|saida_MUX[1]~1 .extended_lut = "off";
defparam \processador|FD|mux_R31|saida_MUX[1]~1 .lut_mask = 64'hF0D0F080F0D0F080;
defparam \processador|FD|mux_R31|saida_MUX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N36
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~29 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~29_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & 
// (\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & (\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~29 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~29 .lut_mask = 64'h0100000000000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N3
cyclonev_lcell_comb \processador|FD|mux_R31|saida_MUX[2]~0 (
// Equation(s):
// \processador|FD|mux_R31|saida_MUX[2]~0_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|UC|Equal3~0_combout  & ( (!\processador|UC|Equal1~0_combout  & !\processador|FD|fetchInstruction|ROM|memROM~15_combout ) ) ) ) # 
// ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|UC|Equal3~0_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~15_combout ) # (\processador|UC|Equal1~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|UC|Equal1~0_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|UC|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_R31|saida_MUX[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_R31|saida_MUX[2]~0 .extended_lut = "off";
defparam \processador|FD|mux_R31|saida_MUX[2]~0 .lut_mask = 64'hF3F3C0C000000000;
defparam \processador|FD|mux_R31|saida_MUX[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2247 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2247_combout  = ( \processador|FD|mux_R31|saida_MUX[2]~0_combout  & ( \processador|FD|mux_R31|saida_MUX[1]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|mux_R31|saida_MUX[1]~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|mux_R31|saida_MUX[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2247 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2247 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|registrador~2247 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N27
cyclonev_lcell_comb \processador|UC|palavraControle[9]~4 (
// Equation(s):
// \processador|UC|palavraControle[9]~4_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( (!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & ((!\processador|FD|fetchInstruction|PC|DOUT 
// [5] & (\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q )) # (\processador|FD|fetchInstruction|PC|DOUT [5] & (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q )))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( !\processador|FD|fetchInstruction|PC|DOUT [2] & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & 
// ((!\processador|FD|fetchInstruction|PC|DOUT [5] & (!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q )) # (\processador|FD|fetchInstruction|PC|DOUT [5] & 
// (\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|palavraControle[9]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|palavraControle[9]~4 .extended_lut = "off";
defparam \processador|UC|palavraControle[9]~4 .lut_mask = 64'h8004000024000000;
defparam \processador|UC|palavraControle[9]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2225 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2225_combout  = ( !\processador|UC|Equal3~0_combout  & ( (!\processador|UC|palavraControle[9]~4_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~15_combout ) # (\processador|UC|Equal1~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\processador|UC|Equal1~0_combout ),
	.datac(!\processador|UC|palavraControle[9]~4_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2225 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2225 .lut_mask = 64'hF030F03000000000;
defparam \processador|FD|BancoReg|registrador~2225 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2253 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2253_combout  = ( \processador|FD|BancoReg|registrador~2225_combout  & ( (!\processador|FD|mux_R31|saida_MUX[0]~2_combout  & (\processador|FD|mux_R31|saida_MUX[3]~3_combout  & 
// \processador|FD|BancoReg|registrador~2247_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datac(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2247_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2225_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2253 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2253 .lut_mask = 64'h00000000000C000C;
defparam \processador|FD|BancoReg|registrador~2253 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N52
dffeas \processador|FD|BancoReg|registrador~333DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~333feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~333DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~333DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~333DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~461feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~461feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~461feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~461feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~461feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~461feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2224 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2224_combout  = ( !\processador|FD|mux_R31|saida_MUX[2]~0_combout  & ( \processador|FD|mux_R31|saida_MUX[1]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|mux_R31|saida_MUX[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|mux_R31|saida_MUX[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2224 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2224 .lut_mask = 64'h0F0F0F0F00000000;
defparam \processador|FD|BancoReg|registrador~2224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2232 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2232_combout  = ( \processador|FD|BancoReg|registrador~2225_combout  & ( (\processador|FD|BancoReg|registrador~2224_combout  & (!\processador|FD|mux_R31|saida_MUX[0]~2_combout  & 
// \processador|FD|mux_R31|saida_MUX[3]~3_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2224_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datac(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2225_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2232 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2232 .lut_mask = 64'h0000000004040404;
defparam \processador|FD|BancoReg|registrador~2232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N14
dffeas \processador|FD|BancoReg|registrador~461 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~461feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~461 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~461 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~28 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~28_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( \processador|FD|fetchInstruction|PC|DOUT [3] & ( (((\processador|FD|fetchInstruction|PC|DOUT [5] & 
// \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q )) # (\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q )) # (\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [2] & ( 
// \processador|FD|fetchInstruction|PC|DOUT [3] & ( (\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ) # (\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( 
// !\processador|FD|fetchInstruction|PC|DOUT [3] & ( (\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ) # (\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [2] & ( 
// !\processador|FD|fetchInstruction|PC|DOUT [3] & ( (\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ) # (\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~28 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~28 .lut_mask = 64'h5F5F5F5F5F5F5F7F;
defparam \processador|FD|fetchInstruction|ROM|memROM~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2226 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2226_combout  = ( \processador|FD|BancoReg|registrador~2225_combout  & ( (\processador|FD|BancoReg|registrador~2224_combout  & (!\processador|FD|mux_R31|saida_MUX[0]~2_combout  & 
// !\processador|FD|mux_R31|saida_MUX[3]~3_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2224_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datac(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2225_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2226 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2226 .lut_mask = 64'h0000000040404040;
defparam \processador|FD|BancoReg|registrador~2226 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N17
dffeas \processador|FD|BancoReg|registrador~205 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~205 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~205 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~77feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~77feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~77feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~77feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~77feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~77feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2249 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2249_combout  = ( \processador|FD|BancoReg|registrador~2225_combout  & ( (!\processador|FD|mux_R31|saida_MUX[3]~3_combout  & (!\processador|FD|mux_R31|saida_MUX[0]~2_combout  & 
// \processador|FD|BancoReg|registrador~2247_combout )) ) )

	.dataa(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2247_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2225_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2249 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2249 .lut_mask = 64'h0000000008080808;
defparam \processador|FD|BancoReg|registrador~2249 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N28
dffeas \processador|FD|BancoReg|registrador~77 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~77 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1939 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1939_combout  = ( \processador|FD|BancoReg|registrador~77_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~461_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~205_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~77_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~461_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~205_q ))) ) ) ) # ( \processador|FD|BancoReg|registrador~77_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # 
// (\processador|FD|BancoReg|registrador~333DUPLICATE_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~77_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|BancoReg|registrador~333DUPLICATE_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~333DUPLICATE_q ),
	.datab(!\processador|FD|BancoReg|registrador~461_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datad(!\processador|FD|BancoReg|registrador~205_q ),
	.datae(!\processador|FD|BancoReg|registrador~77_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1939_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1939 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1939 .lut_mask = 64'h50505F5F303F303F;
defparam \processador|FD|BancoReg|registrador~1939 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~365feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~365feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~365feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~365feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~365feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~365feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2227 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2227_combout  = ( \processador|FD|BancoReg|registrador~2225_combout  & ( !\processador|FD|mux_R31|saida_MUX[1]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|mux_R31|saida_MUX[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2225_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2227 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2227 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processador|FD|BancoReg|registrador~2227 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2254 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2254_combout  = (\processador|FD|mux_R31|saida_MUX[0]~2_combout  & (\processador|FD|mux_R31|saida_MUX[2]~0_combout  & (\processador|FD|BancoReg|registrador~2227_combout  & \processador|FD|mux_R31|saida_MUX[3]~3_combout 
// )))

	.dataa(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[2]~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2227_combout ),
	.datad(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2254 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2254 .lut_mask = 64'h0001000100010001;
defparam \processador|FD|BancoReg|registrador~2254 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N52
dffeas \processador|FD|BancoReg|registrador~365 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~365feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~365 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~365 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2231 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2231_combout  = (\processador|FD|BancoReg|registrador~2227_combout  & (!\processador|FD|mux_R31|saida_MUX[3]~3_combout  & (!\processador|FD|mux_R31|saida_MUX[2]~0_combout  & 
// \processador|FD|mux_R31|saida_MUX[0]~2_combout )))

	.dataa(!\processador|FD|BancoReg|registrador~2227_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datac(!\processador|FD|mux_R31|saida_MUX[2]~0_combout ),
	.datad(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2231 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2231 .lut_mask = 64'h0040004000400040;
defparam \processador|FD|BancoReg|registrador~2231 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N34
dffeas \processador|FD|BancoReg|registrador~237DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~237DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~237DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~237DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2235 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2235_combout  = ( \processador|FD|BancoReg|registrador~2227_combout  & ( (\processador|FD|mux_R31|saida_MUX[0]~2_combout  & (!\processador|FD|mux_R31|saida_MUX[2]~0_combout  & 
// \processador|FD|mux_R31|saida_MUX[3]~3_combout )) ) )

	.dataa(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[2]~0_combout ),
	.datac(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~2227_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2235 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2235 .lut_mask = 64'h0000040400000404;
defparam \processador|FD|BancoReg|registrador~2235 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N31
dffeas \processador|FD|BancoReg|registrador~493 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~493 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~493 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2250 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2250_combout  = ( \processador|FD|BancoReg|registrador~2227_combout  & ( \processador|FD|mux_R31|saida_MUX[0]~2_combout  & ( (!\processador|FD|mux_R31|saida_MUX[3]~3_combout  & 
// \processador|FD|mux_R31|saida_MUX[2]~0_combout ) ) ) )

	.dataa(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datab(gnd),
	.datac(!\processador|FD|mux_R31|saida_MUX[2]~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~2227_combout ),
	.dataf(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2250 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2250 .lut_mask = 64'h0000000000000A0A;
defparam \processador|FD|BancoReg|registrador~2250 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N38
dffeas \processador|FD|BancoReg|registrador~109 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~109 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~109 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1940 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1940_combout  = ( \processador|FD|BancoReg|registrador~109_q  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~237DUPLICATE_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~109_q  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// \processador|FD|BancoReg|registrador~237DUPLICATE_q ) ) ) ) # ( \processador|FD|BancoReg|registrador~109_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~365_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~493_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~109_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~365_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((\processador|FD|BancoReg|registrador~493_q ))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~365_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|BancoReg|registrador~237DUPLICATE_q ),
	.datad(!\processador|FD|BancoReg|registrador~493_q ),
	.datae(!\processador|FD|BancoReg|registrador~109_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1940_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1940 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1940 .lut_mask = 64'h447744770303CFCF;
defparam \processador|FD|BancoReg|registrador~1940 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N9
cyclonev_lcell_comb \processador|FD|BancoReg|Equal0~0 (
// Equation(s):
// \processador|FD|BancoReg|Equal0~0_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~1_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~28_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~26_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~1_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~26_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|Equal0~0 .extended_lut = "off";
defparam \processador|FD|BancoReg|Equal0~0 .lut_mask = 64'h00FA000000F00000;
defparam \processador|FD|BancoReg|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~27 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~27_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// ((!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ((!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ) # (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ))) # (\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & 
// (!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q )))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( 
// (\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & ((!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ) # (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~27 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~27 .lut_mask = 64'h54008E0000000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2251 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2251_combout  = (\processador|FD|BancoReg|registrador~2227_combout  & (!\processador|FD|mux_R31|saida_MUX[3]~3_combout  & (\processador|FD|mux_R31|saida_MUX[2]~0_combout  & 
// !\processador|FD|mux_R31|saida_MUX[0]~2_combout )))

	.dataa(!\processador|FD|BancoReg|registrador~2227_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datac(!\processador|FD|mux_R31|saida_MUX[2]~0_combout ),
	.datad(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2251 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2251 .lut_mask = 64'h0400040004000400;
defparam \processador|FD|BancoReg|registrador~2251 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y11_N56
dffeas \processador|FD|BancoReg|registrador~141 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~141 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~141 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2255 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2255_combout  = (\processador|FD|BancoReg|registrador~2227_combout  & (\processador|FD|mux_R31|saida_MUX[3]~3_combout  & (\processador|FD|mux_R31|saida_MUX[2]~0_combout  & 
// !\processador|FD|mux_R31|saida_MUX[0]~2_combout )))

	.dataa(!\processador|FD|BancoReg|registrador~2227_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datac(!\processador|FD|mux_R31|saida_MUX[2]~0_combout ),
	.datad(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2255 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2255 .lut_mask = 64'h0100010001000100;
defparam \processador|FD|BancoReg|registrador~2255 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N8
dffeas \processador|FD|BancoReg|registrador~397 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~397 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~397 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2228 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2228_combout  = (!\processador|FD|mux_R31|saida_MUX[0]~2_combout  & (!\processador|FD|mux_R31|saida_MUX[2]~0_combout  & (\processador|FD|BancoReg|registrador~2227_combout  & 
// !\processador|FD|mux_R31|saida_MUX[3]~3_combout )))

	.dataa(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[2]~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2227_combout ),
	.datad(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2228 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2228 .lut_mask = 64'h0800080008000800;
defparam \processador|FD|BancoReg|registrador~2228 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y11_N38
dffeas \processador|FD|BancoReg|registrador~269 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~269 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~269 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~525feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~525feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~525feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~525feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~525feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~525feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2233 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2233_combout  = ( \processador|FD|BancoReg|registrador~2227_combout  & ( (!\processador|FD|mux_R31|saida_MUX[0]~2_combout  & (!\processador|FD|mux_R31|saida_MUX[2]~0_combout  & 
// \processador|FD|mux_R31|saida_MUX[3]~3_combout )) ) )

	.dataa(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[2]~0_combout ),
	.datac(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2227_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2233 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2233 .lut_mask = 64'h0000000008080808;
defparam \processador|FD|BancoReg|registrador~2233 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N7
dffeas \processador|FD|BancoReg|registrador~525 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~525feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~525 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~525 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1941 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1941_combout  = ( \processador|FD|BancoReg|registrador~525_q  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~141_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~269_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~525_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~141_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((\processador|FD|BancoReg|registrador~269_q ))) ) ) ) # ( \processador|FD|BancoReg|registrador~525_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~397_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~525_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (\processador|FD|BancoReg|registrador~397_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~141_q ),
	.datab(!\processador|FD|BancoReg|registrador~397_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datad(!\processador|FD|BancoReg|registrador~269_q ),
	.datae(!\processador|FD|BancoReg|registrador~525_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1941_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1941 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1941 .lut_mask = 64'h30303F3F505F505F;
defparam \processador|FD|BancoReg|registrador~1941 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~429feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~429feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~429feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~429feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~429feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~429feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2229 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2229_combout  = ( \processador|FD|BancoReg|registrador~2225_combout  & ( \processador|FD|mux_R31|saida_MUX[0]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2225_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2229 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2229 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|BancoReg|registrador~2229 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2234 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2234_combout  = ( \processador|FD|mux_R31|saida_MUX[3]~3_combout  & ( (\processador|FD|BancoReg|registrador~2229_combout  & \processador|FD|BancoReg|registrador~2224_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~2229_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2224_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2234 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2234 .lut_mask = 64'h0000000003030303;
defparam \processador|FD|BancoReg|registrador~2234 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N23
dffeas \processador|FD|BancoReg|registrador~429 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~429feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~429 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~429 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~45feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~45feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~45feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~45feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~45feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~45feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2248 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2248_combout  = ( !\processador|FD|mux_R31|saida_MUX[3]~3_combout  & ( (\processador|FD|BancoReg|registrador~2229_combout  & \processador|FD|BancoReg|registrador~2247_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~2229_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2247_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2248 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2248 .lut_mask = 64'h000F000F00000000;
defparam \processador|FD|BancoReg|registrador~2248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N55
dffeas \processador|FD|BancoReg|registrador~45 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~45 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2252 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2252_combout  = (\processador|FD|mux_R31|saida_MUX[3]~3_combout  & (\processador|FD|BancoReg|registrador~2247_combout  & \processador|FD|BancoReg|registrador~2229_combout ))

	.dataa(gnd),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2247_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2229_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2252 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2252 .lut_mask = 64'h0003000300030003;
defparam \processador|FD|BancoReg|registrador~2252 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N40
dffeas \processador|FD|BancoReg|registrador~301 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~301 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~301 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2230 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2230_combout  = ( !\processador|FD|mux_R31|saida_MUX[3]~3_combout  & ( (\processador|FD|BancoReg|registrador~2229_combout  & \processador|FD|BancoReg|registrador~2224_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~2229_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2224_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2230 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2230 .lut_mask = 64'h0303030300000000;
defparam \processador|FD|BancoReg|registrador~2230 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N10
dffeas \processador|FD|BancoReg|registrador~173 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~173 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~173 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1938 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1938_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|BancoReg|registrador~173_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # 
// (\processador|FD|BancoReg|registrador~429_q ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|BancoReg|registrador~173_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~301_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~45_q )) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// !\processador|FD|BancoReg|registrador~173_q  & ( (\processador|FD|BancoReg|registrador~429_q  & !\processador|FD|fetchInstruction|ROM|memROM~28_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// !\processador|FD|BancoReg|registrador~173_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~301_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~45_q )) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~429_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datac(!\processador|FD|BancoReg|registrador~45_q ),
	.datad(!\processador|FD|BancoReg|registrador~301_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~173_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1938_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1938 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1938 .lut_mask = 64'h03CF444403CF7777;
defparam \processador|FD|BancoReg|registrador~1938 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N36
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[7]~34 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[7]~34_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~1939_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((\processador|FD|BancoReg|registrador~1938_combout )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~1941_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~1940_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1939_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1940_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1941_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1938_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[7]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[7]~34 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[7]~34 .lut_mask = 64'h270005002700AF00;
defparam \processador|FD|BancoReg|saidaB[7]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N24
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[25]~0 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[25]~0_combout  = ( !\processador|UC|Equal3~0_combout  & ( !\processador|UC|Equal11~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|Equal11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|UC|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[25]~0 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[25]~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \processador|FD|muxULAram|saida_MUX[25]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N21
cyclonev_lcell_comb \processador|FD|saida_ext[5]~7 (
// Equation(s):
// \processador|FD|saida_ext[5]~7_combout  = ( !\processador|UC|Equal11~0_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~20_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~20_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saida_ext[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saida_ext[5]~7 .extended_lut = "off";
defparam \processador|FD|saida_ext[5]~7 .lut_mask = 64'h00FF00FF00000000;
defparam \processador|FD|saida_ext[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N24
cyclonev_lcell_comb \processador|FD|saida_ext[4]~6 (
// Equation(s):
// \processador|FD|saida_ext[4]~6_combout  = ( !\processador|UC|Equal11~0_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saida_ext[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saida_ext[4]~6 .extended_lut = "off";
defparam \processador|FD|saida_ext[4]~6 .lut_mask = 64'h00FF00FF00000000;
defparam \processador|FD|saida_ext[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~16 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~16_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// (!\processador|FD|fetchInstruction|PC|DOUT [6] $ (((\processador|FD|fetchInstruction|PC|DOUT [4] & \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ))))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( 
// \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ( (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [6] & !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q )) ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// ((\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ) # (\processador|FD|fetchInstruction|PC|DOUT [4])))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~16 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~16 .lut_mask = 64'h70003000F000E100;
defparam \processador|FD|fetchInstruction|ROM|memROM~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N45
cyclonev_lcell_comb \processador|FD|mux_JR|saida_MUX[3]~0 (
// Equation(s):
// \processador|FD|mux_JR|saida_MUX[3]~0_combout  = ( \processador|UC|palavraControle[14]~0_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  ) ) # ( !\processador|UC|palavraControle[14]~0_combout  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~16_combout  ) ) # ( !\processador|UC|palavraControle[14]~0_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & 
// (!\processador|UC|Equal1~0_combout  & (\processador|FD|saidaULA_final~0_combout  & !\processador|FD|fetchInstruction|ROM|memROM~4_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datab(!\processador|UC|Equal1~0_combout ),
	.datac(!\processador|FD|saidaULA_final~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datae(!\processador|UC|palavraControle[14]~0_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_JR|saida_MUX[3]~0 .extended_lut = "off";
defparam \processador|FD|mux_JR|saida_MUX[3]~0 .lut_mask = 64'h08000000FFFFFFFF;
defparam \processador|FD|mux_JR|saida_MUX[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2236 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2236_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( \processador|UC|Equal3~0_combout  & ( !\processador|UC|palavraControle[9]~4_combout  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( \processador|UC|Equal3~0_combout  & ( !\processador|UC|palavraControle[9]~4_combout  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( !\processador|UC|Equal3~0_combout  & ( 
// (!\processador|UC|Equal1~0_combout  & !\processador|UC|palavraControle[9]~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|UC|Equal1~0_combout ),
	.datac(!\processador|UC|palavraControle[9]~4_combout ),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.dataf(!\processador|UC|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2236 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2236 .lut_mask = 64'h0000C0C0F0F0F0F0;
defparam \processador|FD|BancoReg|registrador~2236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2243 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2243_combout  = ( \processador|FD|BancoReg|registrador~2236_combout  & ( (\processador|FD|mux_R31|saida_MUX[3]~3_combout  & (!\processador|FD|mux_R31|saida_MUX[0]~2_combout  & 
// \processador|FD|BancoReg|registrador~2224_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datac(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2224_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2243 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2243 .lut_mask = 64'h0000000000300030;
defparam \processador|FD|BancoReg|registrador~2243 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N11
dffeas \processador|FD|BancoReg|registrador~970 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~970 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~970 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2238 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2238_combout  = ( !\processador|FD|mux_R31|saida_MUX[1]~1_combout  & ( \processador|FD|BancoReg|registrador~2236_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|mux_R31|saida_MUX[1]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2238 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2238 .lut_mask = 64'h00000000FFFF0000;
defparam \processador|FD|BancoReg|registrador~2238 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2244 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2244_combout  = (!\processador|FD|mux_R31|saida_MUX[2]~0_combout  & (\processador|FD|mux_R31|saida_MUX[3]~3_combout  & (!\processador|FD|mux_R31|saida_MUX[0]~2_combout  & 
// \processador|FD|BancoReg|registrador~2238_combout )))

	.dataa(!\processador|FD|mux_R31|saida_MUX[2]~0_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datac(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2238_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2244 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2244 .lut_mask = 64'h0020002000200020;
defparam \processador|FD|BancoReg|registrador~2244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N37
dffeas \processador|FD|BancoReg|registrador~1034 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1034_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1034 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1034 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1002feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1002feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[4]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1002feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1002feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1002feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1002feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2246 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2246_combout  = ( \processador|FD|BancoReg|registrador~2238_combout  & ( (!\processador|FD|mux_R31|saida_MUX[2]~0_combout  & (\processador|FD|mux_R31|saida_MUX[0]~2_combout  & 
// \processador|FD|mux_R31|saida_MUX[3]~3_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|mux_R31|saida_MUX[2]~0_combout ),
	.datac(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datad(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datae(!\processador|FD|BancoReg|registrador~2238_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2246 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2246 .lut_mask = 64'h0000000C0000000C;
defparam \processador|FD|BancoReg|registrador~2246 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N16
dffeas \processador|FD|BancoReg|registrador~1002 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1002feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1002 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1002 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2260 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2260_combout  = ( \processador|FD|BancoReg|registrador~2247_combout  & ( (!\processador|FD|mux_R31|saida_MUX[0]~2_combout  & (\processador|FD|mux_R31|saida_MUX[3]~3_combout  & 
// \processador|FD|BancoReg|registrador~2236_combout )) ) )

	.dataa(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datab(gnd),
	.datac(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2236_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2247_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2260 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2260 .lut_mask = 64'h00000000000A000A;
defparam \processador|FD|BancoReg|registrador~2260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N32
dffeas \processador|FD|BancoReg|registrador~842 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~842 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~842 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2261 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2261_combout  = ( \processador|FD|BancoReg|registrador~2238_combout  & ( (\processador|FD|mux_R31|saida_MUX[2]~0_combout  & (\processador|FD|mux_R31|saida_MUX[3]~3_combout  & 
// !\processador|FD|mux_R31|saida_MUX[0]~2_combout )) ) )

	.dataa(!\processador|FD|mux_R31|saida_MUX[2]~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datad(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2238_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2261 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2261 .lut_mask = 64'h0000000005000500;
defparam \processador|FD|BancoReg|registrador~2261 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N4
dffeas \processador|FD|BancoReg|registrador~906 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~906 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~906 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2263 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2263_combout  = ( \processador|FD|BancoReg|registrador~2238_combout  & ( (\processador|FD|mux_R31|saida_MUX[0]~2_combout  & (\processador|FD|mux_R31|saida_MUX[3]~3_combout  & 
// \processador|FD|mux_R31|saida_MUX[2]~0_combout )) ) )

	.dataa(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datac(!\processador|FD|mux_R31|saida_MUX[2]~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~2238_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2263 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2263 .lut_mask = 64'h0000010100000101;
defparam \processador|FD|BancoReg|registrador~2263 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N31
dffeas \processador|FD|BancoReg|registrador~874 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~874 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~874 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~18 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~18_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & (\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & \processador|FD|fetchInstruction|PC|DOUT [3]))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [2] & ( 
// \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ((!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ) # 
// (!\processador|FD|fetchInstruction|PC|DOUT [3])))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  $ (!\processador|FD|fetchInstruction|PC|DOUT [3])))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [2] & ( 
// !\processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|PC|DOUT [3]))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~18 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~18 .lut_mask = 64'h00802080A0800002;
defparam \processador|FD|fetchInstruction|ROM|memROM~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N42
cyclonev_lcell_comb \processador|FD|mux_JR|saida_MUX[0]~2 (
// Equation(s):
// \processador|FD|mux_JR|saida_MUX[0]~2_combout  = ( \processador|UC|palavraControle[14]~0_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~18_combout  ) ) # ( !\processador|UC|palavraControle[14]~0_combout  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~18_combout  ) ) # ( !\processador|UC|palavraControle[14]~0_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~18_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & 
// (!\processador|UC|Equal1~0_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & \processador|FD|saidaULA_final~0_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datab(!\processador|UC|Equal1~0_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\processador|UC|palavraControle[14]~0_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_JR|saida_MUX[0]~2 .extended_lut = "off";
defparam \processador|FD|mux_JR|saida_MUX[0]~2 .lut_mask = 64'h00800000FFFFFFFF;
defparam \processador|FD|mux_JR|saida_MUX[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2240 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2240_combout  = ( \processador|FD|BancoReg|registrador~2236_combout  & ( \processador|FD|mux_R31|saida_MUX[0]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~2236_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2240 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2240 .lut_mask = 64'h00000F0F00000F0F;
defparam \processador|FD|BancoReg|registrador~2240 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2262 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2262_combout  = ( \processador|FD|mux_R31|saida_MUX[3]~3_combout  & ( (\processador|FD|BancoReg|registrador~2247_combout  & \processador|FD|BancoReg|registrador~2240_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~2247_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2240_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2262 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2262 .lut_mask = 64'h00000000000F000F;
defparam \processador|FD|BancoReg|registrador~2262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N7
dffeas \processador|FD|BancoReg|registrador~810 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~810 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~810 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1994 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1994_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~810_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~842_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~874_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~906_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~842_q ),
	.datab(!\processador|FD|BancoReg|registrador~906_q ),
	.datac(!\processador|FD|BancoReg|registrador~874_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~810_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1994_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1994 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1994 .lut_mask = 64'h0F000F0055FF33FF;
defparam \processador|FD|BancoReg|registrador~1994 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~938feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~938feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[4]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~938feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~938feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~938feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~938feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2245 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2245_combout  = ( \processador|FD|BancoReg|registrador~2240_combout  & ( (\processador|FD|mux_R31|saida_MUX[3]~3_combout  & \processador|FD|BancoReg|registrador~2224_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2224_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2240_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2245 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2245 .lut_mask = 64'h00000000000F000F;
defparam \processador|FD|BancoReg|registrador~2245 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N47
dffeas \processador|FD|BancoReg|registrador~938 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~938feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~938 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~938 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1399 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1399_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1994_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1994_combout  & ((\processador|FD|BancoReg|registrador~938_q ))) # (\processador|FD|BancoReg|registrador~1994_combout  & (\processador|FD|BancoReg|registrador~970_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1994_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1994_combout  & ((\processador|FD|BancoReg|registrador~1002_q ))) # (\processador|FD|BancoReg|registrador~1994_combout  & (\processador|FD|BancoReg|registrador~1034_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~970_q ),
	.datab(!\processador|FD|BancoReg|registrador~1034_q ),
	.datac(!\processador|FD|BancoReg|registrador~1002_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1994_combout ),
	.datag(!\processador|FD|BancoReg|registrador~938_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1399_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1399 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1399 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1399 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2239 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2239_combout  = (!\processador|FD|mux_R31|saida_MUX[0]~2_combout  & (!\processador|FD|mux_R31|saida_MUX[2]~0_combout  & (\processador|FD|BancoReg|registrador~2238_combout  & 
// !\processador|FD|mux_R31|saida_MUX[3]~3_combout )))

	.dataa(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[2]~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2238_combout ),
	.datad(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2239 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2239 .lut_mask = 64'h0800080008000800;
defparam \processador|FD|BancoReg|registrador~2239 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N26
dffeas \processador|FD|BancoReg|registrador~778 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~778 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~778 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~714feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~714feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[4]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~714feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~714feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~714feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~714feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2237 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2237_combout  = ( \processador|FD|BancoReg|registrador~2236_combout  & ( (!\processador|FD|mux_R31|saida_MUX[3]~3_combout  & (!\processador|FD|mux_R31|saida_MUX[0]~2_combout  & 
// \processador|FD|BancoReg|registrador~2224_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datac(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2224_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2237 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2237 .lut_mask = 64'h0000000000C000C0;
defparam \processador|FD|BancoReg|registrador~2237 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N55
dffeas \processador|FD|BancoReg|registrador~714 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~714feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~714 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~714 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~746feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~746feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[4]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~746feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~746feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~746feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~746feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2242 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2242_combout  = ( \processador|FD|mux_R31|saida_MUX[0]~2_combout  & ( (!\processador|FD|mux_R31|saida_MUX[2]~0_combout  & (!\processador|FD|mux_R31|saida_MUX[3]~3_combout  & 
// \processador|FD|BancoReg|registrador~2238_combout )) ) )

	.dataa(!\processador|FD|mux_R31|saida_MUX[2]~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2238_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2242 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2242 .lut_mask = 64'h0000000000A000A0;
defparam \processador|FD|BancoReg|registrador~2242 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N46
dffeas \processador|FD|BancoReg|registrador~746 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~746feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~746 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~746 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2257 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2257_combout  = ( \processador|FD|BancoReg|registrador~2238_combout  & ( (!\processador|FD|mux_R31|saida_MUX[0]~2_combout  & (!\processador|FD|mux_R31|saida_MUX[3]~3_combout  & 
// \processador|FD|mux_R31|saida_MUX[2]~0_combout )) ) )

	.dataa(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datac(!\processador|FD|mux_R31|saida_MUX[2]~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~2238_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2257 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2257 .lut_mask = 64'h0000080800000808;
defparam \processador|FD|BancoReg|registrador~2257 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N50
dffeas \processador|FD|BancoReg|registrador~650 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~650 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~650 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~618feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~618feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[4]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~618feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~618feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~618feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~618feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2259 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2259_combout  = ( \processador|FD|BancoReg|registrador~2238_combout  & ( (!\processador|FD|mux_R31|saida_MUX[3]~3_combout  & (\processador|FD|mux_R31|saida_MUX[2]~0_combout  & 
// \processador|FD|mux_R31|saida_MUX[0]~2_combout )) ) )

	.dataa(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datab(gnd),
	.datac(!\processador|FD|mux_R31|saida_MUX[2]~0_combout ),
	.datad(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2238_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2259 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2259 .lut_mask = 64'h00000000000A000A;
defparam \processador|FD|BancoReg|registrador~2259 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N52
dffeas \processador|FD|BancoReg|registrador~618 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~618feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~618 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~618 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2256 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2256_combout  = ( \processador|FD|BancoReg|registrador~2247_combout  & ( (!\processador|FD|mux_R31|saida_MUX[0]~2_combout  & (!\processador|FD|mux_R31|saida_MUX[3]~3_combout  & 
// \processador|FD|BancoReg|registrador~2236_combout )) ) )

	.dataa(!\processador|FD|mux_R31|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2236_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2247_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2256 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2256 .lut_mask = 64'h0000000008080808;
defparam \processador|FD|BancoReg|registrador~2256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N5
dffeas \processador|FD|BancoReg|registrador~586 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~586 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~586 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2258 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2258_combout  = (!\processador|FD|mux_R31|saida_MUX[3]~3_combout  & (\processador|FD|BancoReg|registrador~2240_combout  & \processador|FD|BancoReg|registrador~2247_combout ))

	.dataa(gnd),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2240_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2247_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2258 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2258 .lut_mask = 64'h000C000C000C000C;
defparam \processador|FD|BancoReg|registrador~2258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N44
dffeas \processador|FD|BancoReg|registrador~554 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~554 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~554 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1990 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1990_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~554_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~586_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~618_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~650_q ))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~650_q ),
	.datac(!\processador|FD|BancoReg|registrador~618_q ),
	.datad(!\processador|FD|BancoReg|registrador~586_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~554_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1990_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1990 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1990 .lut_mask = 64'h0A5F1B1B55555555;
defparam \processador|FD|BancoReg|registrador~1990 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~682feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~682feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[4]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~682feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~682feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~682feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~682feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2241 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2241_combout  = ( \processador|FD|BancoReg|registrador~2224_combout  & ( (!\processador|FD|mux_R31|saida_MUX[3]~3_combout  & \processador|FD|BancoReg|registrador~2240_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~3_combout ),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~2240_combout ),
	.datae(!\processador|FD|BancoReg|registrador~2224_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2241 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2241 .lut_mask = 64'h000000CC000000CC;
defparam \processador|FD|BancoReg|registrador~2241 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N41
dffeas \processador|FD|BancoReg|registrador~682 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~682feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~682 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~682 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1395 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1395_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1990_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1990_combout  & ((\processador|FD|BancoReg|registrador~682_q ))) # (\processador|FD|BancoReg|registrador~1990_combout  & (\processador|FD|BancoReg|registrador~714_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1990_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1990_combout  & ((\processador|FD|BancoReg|registrador~746_q ))) # (\processador|FD|BancoReg|registrador~1990_combout  & (\processador|FD|BancoReg|registrador~778_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~778_q ),
	.datab(!\processador|FD|BancoReg|registrador~714_q ),
	.datac(!\processador|FD|BancoReg|registrador~746_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1990_combout ),
	.datag(!\processador|FD|BancoReg|registrador~682_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1395_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1395 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1395 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1395 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N26
dffeas \processador|FD|BancoReg|registrador~266 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~266 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~266 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N50
dffeas \processador|FD|BancoReg|registrador~234 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~234 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N34
dffeas \processador|FD|BancoReg|registrador~202 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~202 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N2
dffeas \processador|FD|BancoReg|registrador~74 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~74 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N43
dffeas \processador|FD|BancoReg|registrador~138 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~138 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~138 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~106feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~106feeder_combout  = \processador|FD|muxULAram|saida_MUX[4]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~106feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~106feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~106feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \processador|FD|BancoReg|registrador~106feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N37
dffeas \processador|FD|BancoReg|registrador~106 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~106 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N56
dffeas \processador|FD|BancoReg|registrador~42 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~42 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1982 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1982_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~42_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~74_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~106_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~138_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~74_q ),
	.datab(!\processador|FD|BancoReg|registrador~138_q ),
	.datac(!\processador|FD|BancoReg|registrador~106_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~42_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1982_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1982 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1982 .lut_mask = 64'h0F550F3300FF00FF;
defparam \processador|FD|BancoReg|registrador~1982 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~170feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~170feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[4]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~170feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~170feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~170feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~170feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N38
dffeas \processador|FD|BancoReg|registrador~170 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~170 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~170 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1387 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1387_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1982_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1982_combout  & (\processador|FD|BancoReg|registrador~170_q )) # (\processador|FD|BancoReg|registrador~1982_combout  & ((\processador|FD|BancoReg|registrador~202_q 
// )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1982_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~1982_combout  & ((\processador|FD|BancoReg|registrador~234_q ))) # (\processador|FD|BancoReg|registrador~1982_combout  & (\processador|FD|BancoReg|registrador~266_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~266_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~234_q ),
	.datad(!\processador|FD|BancoReg|registrador~202_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1982_combout ),
	.datag(!\processador|FD|BancoReg|registrador~170_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1387_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1387 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1387 .lut_mask = 64'h03030303CCFFDDDD;
defparam \processador|FD|BancoReg|registrador~1387 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N13
dffeas \processador|FD|BancoReg|registrador~522 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~522 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~522 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2264 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2264_combout  = ( !\processador|FD|muxULAram|saida_MUX[4]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2264 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2264 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \processador|FD|BancoReg|registrador~2264 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N59
dffeas \processador|FD|BancoReg|registrador~458 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2264_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~458 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~458 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~490feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~490feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[4]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~490feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~490feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~490feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~490feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N47
dffeas \processador|FD|BancoReg|registrador~490 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~490feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~490 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~490 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N8
dffeas \processador|FD|BancoReg|registrador~394 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~394 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~394 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N59
dffeas \processador|FD|BancoReg|registrador~362 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~362 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~362 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~298feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~298feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[4]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~298feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~298feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~298feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~298feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N55
dffeas \processador|FD|BancoReg|registrador~298 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~298feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~298 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~298 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1986 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1986_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~298_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~330_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~362_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~394_q ))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~394_q ),
	.datac(!\processador|FD|BancoReg|registrador~362_q ),
	.datad(!\processador|FD|BancoReg|registrador~330_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~298_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1986_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1986 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1986 .lut_mask = 64'h0A5F1B1B55555555;
defparam \processador|FD|BancoReg|registrador~1986 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N13
dffeas \processador|FD|BancoReg|registrador~426 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~426 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~426 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1391 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1391_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1986_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1986_combout  & ((\processador|FD|BancoReg|registrador~426_q ))) # (\processador|FD|BancoReg|registrador~1986_combout  & (!\processador|FD|BancoReg|registrador~458_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1986_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1986_combout  & ((\processador|FD|BancoReg|registrador~490_q ))) # (\processador|FD|BancoReg|registrador~1986_combout  & (\processador|FD|BancoReg|registrador~522_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~522_q ),
	.datab(!\processador|FD|BancoReg|registrador~458_q ),
	.datac(!\processador|FD|BancoReg|registrador~490_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1986_combout ),
	.datag(!\processador|FD|BancoReg|registrador~426_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1391_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1391 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1391 .lut_mask = 64'h000F000FFFCCFF55;
defparam \processador|FD|BancoReg|registrador~1391 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1403 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1403_combout  = ( \processador|FD|BancoReg|registrador~1387_combout  & ( \processador|FD|BancoReg|registrador~1391_combout  & ( (!\processador|FD|mux_JR|saida_MUX[4]~1_combout ) # 
// ((!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ((\processador|FD|BancoReg|registrador~1395_combout ))) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (\processador|FD|BancoReg|registrador~1399_combout ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1387_combout  & ( \processador|FD|BancoReg|registrador~1391_combout  & ( (!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & 
// ((\processador|FD|BancoReg|registrador~1395_combout )))) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout ) # ((\processador|FD|BancoReg|registrador~1399_combout )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~1387_combout  & ( !\processador|FD|BancoReg|registrador~1391_combout  & ( (!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout ) # 
// ((\processador|FD|BancoReg|registrador~1395_combout )))) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1399_combout ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1387_combout  & ( !\processador|FD|BancoReg|registrador~1391_combout  & ( (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & 
// ((\processador|FD|BancoReg|registrador~1395_combout ))) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (\processador|FD|BancoReg|registrador~1399_combout )))) ) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.datab(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1399_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1395_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1387_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1391_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1403_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1403 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1403 .lut_mask = 64'h012389AB4567CDEF;
defparam \processador|FD|BancoReg|registrador~1403 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N42
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[4]~4 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[4]~4_combout  = ( \processador|FD|BancoReg|registrador~1403_combout  & ( !\processador|FD|BancoReg|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1403_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[4]~4 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[4]~4 .lut_mask = 64'h00000000FF00FF00;
defparam \processador|FD|BancoReg|saidaA[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~13 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~13_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [5] & ( \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// (\processador|FD|fetchInstruction|PC|DOUT [2] & (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & \processador|FD|fetchInstruction|PC|DOUT [3]))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [5] & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & ((!\processador|FD|fetchInstruction|PC|DOUT [2] & (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q )) # 
// (\processador|FD|fetchInstruction|PC|DOUT [2] & ((!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ) # (\processador|FD|fetchInstruction|PC|DOUT [3]))))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [5] & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [3] $ (((!\processador|FD|fetchInstruction|PC|DOUT [2] & 
// \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~13 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~13 .lut_mask = 64'hA208282A00000002;
defparam \processador|FD|fetchInstruction|ROM|memROM~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N51
cyclonev_lcell_comb \processador|FD|saida_ext[3]~3 (
// Equation(s):
// \processador|FD|saida_ext[3]~3_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~13_combout  & ( !\processador|UC|Equal11~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~13_combout ),
	.dataf(!\processador|UC|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saida_ext[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saida_ext[3]~3 .extended_lut = "off";
defparam \processador|FD|saida_ext[3]~3 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|saida_ext[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N42
cyclonev_lcell_comb \processador|FD|saida_ext[2]~1 (
// Equation(s):
// \processador|FD|saida_ext[2]~1_combout  = ( !\processador|UC|Equal11~0_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~21_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|UC|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saida_ext[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saida_ext[2]~1 .extended_lut = "off";
defparam \processador|FD|saida_ext[2]~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \processador|FD|saida_ext[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2269 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2269_combout  = ( !\processador|FD|muxULAram|saida_MUX[2]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2269 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2269 .lut_mask = 64'hFFFFFFFF00000000;
defparam \processador|FD|BancoReg|registrador~2269 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N53
dffeas \processador|FD|BancoReg|registrador~456 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2269_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~456 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~456 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N56
dffeas \processador|FD|BancoReg|registrador~488 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~488 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~488 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2271 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2271_combout  = ( !\processador|FD|muxULAram|saida_MUX[2]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2271 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2271 .lut_mask = 64'hFFFFFFFF00000000;
defparam \processador|FD|BancoReg|registrador~2271 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N31
dffeas \processador|FD|BancoReg|registrador~392 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2271_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~392 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~392 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~328feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~328feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[2]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~328feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~328feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~328feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~328feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N50
dffeas \processador|FD|BancoReg|registrador~328DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~328feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~328DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~328DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~328DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N38
dffeas \processador|FD|BancoReg|registrador~360 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~360 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~360 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~296feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~296feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[2]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~296feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~296feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~296feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~296feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N8
dffeas \processador|FD|BancoReg|registrador~296 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~296feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~296 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~296 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2026 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2026_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~296_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~328DUPLICATE_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~360_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (!\processador|FD|BancoReg|registrador~392_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~392_q ),
	.datab(!\processador|FD|BancoReg|registrador~328DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~360_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~296_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2026_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2026 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2026 .lut_mask = 64'h0F000F0033FFAAFF;
defparam \processador|FD|BancoReg|registrador~2026 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2270 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2270_combout  = ( !\processador|FD|muxULAram|saida_MUX[2]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2270 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2270 .lut_mask = 64'hFFFFFFFF00000000;
defparam \processador|FD|BancoReg|registrador~2270 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N10
dffeas \processador|FD|BancoReg|registrador~424 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2270_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~424 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~424 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1424 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1424_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2026_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2026_combout  & ((!\processador|FD|BancoReg|registrador~424_q ))) # (\processador|FD|BancoReg|registrador~2026_combout  & 
// (!\processador|FD|BancoReg|registrador~456_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2026_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2026_combout  & ((\processador|FD|BancoReg|registrador~488_q ))) # (\processador|FD|BancoReg|registrador~2026_combout  & (\processador|FD|BancoReg|registrador~520_q 
// ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~520_q ),
	.datab(!\processador|FD|BancoReg|registrador~456_q ),
	.datac(!\processador|FD|BancoReg|registrador~488_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2026_combout ),
	.datag(!\processador|FD|BancoReg|registrador~424_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1424_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1424 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1424 .lut_mask = 64'h00F0000FFFCCFF55;
defparam \processador|FD|BancoReg|registrador~1424 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N53
dffeas \processador|FD|BancoReg|registrador~1032 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1032 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1032 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N19
dffeas \processador|FD|BancoReg|registrador~968 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~968 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~968 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N59
dffeas \processador|FD|BancoReg|registrador~1000 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1000 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1000 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N35
dffeas \processador|FD|BancoReg|registrador~904 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~904 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~904 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N41
dffeas \processador|FD|BancoReg|registrador~840 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~840 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~840 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N50
dffeas \processador|FD|BancoReg|registrador~872 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~872 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~872 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N47
dffeas \processador|FD|BancoReg|registrador~808 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~808 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~808 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2034 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2034_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~808_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~840_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~872_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~904_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~904_q ),
	.datab(!\processador|FD|BancoReg|registrador~840_q ),
	.datac(!\processador|FD|BancoReg|registrador~872_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~808_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2034_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2034 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2034 .lut_mask = 64'h0F330F5500FF00FF;
defparam \processador|FD|BancoReg|registrador~2034 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N31
dffeas \processador|FD|BancoReg|registrador~936 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~936 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~936 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1432 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1432_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2034_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2034_combout  & ((\processador|FD|BancoReg|registrador~936_q ))) # (\processador|FD|BancoReg|registrador~2034_combout  & (\processador|FD|BancoReg|registrador~968_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2034_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~2034_combout  & ((\processador|FD|BancoReg|registrador~1000_q ))) # (\processador|FD|BancoReg|registrador~2034_combout  & (\processador|FD|BancoReg|registrador~1032_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1032_q ),
	.datab(!\processador|FD|BancoReg|registrador~968_q ),
	.datac(!\processador|FD|BancoReg|registrador~1000_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2034_combout ),
	.datag(!\processador|FD|BancoReg|registrador~936_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1432_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1432 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1432 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1432 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N38
dffeas \processador|FD|BancoReg|registrador~776 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~776 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~776 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~712feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~712feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[2]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~712feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~712feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~712feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~712feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N13
dffeas \processador|FD|BancoReg|registrador~712 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~712feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~712 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~712 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~744feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~744feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[2]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~744feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~744feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~744feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~744feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N43
dffeas \processador|FD|BancoReg|registrador~744 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~744feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~744 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~744 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~584feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~584feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[2]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~584feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~584feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~584feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~584feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N2
dffeas \processador|FD|BancoReg|registrador~584 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~584feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~584 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~584 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N13
dffeas \processador|FD|BancoReg|registrador~648 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~648 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~648 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~616feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~616feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[2]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~616feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~616feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~616feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~616feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N40
dffeas \processador|FD|BancoReg|registrador~616 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~616feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~616 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~616 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N53
dffeas \processador|FD|BancoReg|registrador~552 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~552 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~552 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2030 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2030_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~552_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~584_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~616_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~648_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~584_q ),
	.datab(!\processador|FD|BancoReg|registrador~648_q ),
	.datac(!\processador|FD|BancoReg|registrador~616_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~552_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2030_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2030 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2030 .lut_mask = 64'h0F550F3300FF00FF;
defparam \processador|FD|BancoReg|registrador~2030 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N13
dffeas \processador|FD|BancoReg|registrador~680 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~680 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~680 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1428 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1428_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2030_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2030_combout  & ((\processador|FD|BancoReg|registrador~680_q ))) # (\processador|FD|BancoReg|registrador~2030_combout  & (\processador|FD|BancoReg|registrador~712_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2030_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~2030_combout  & ((\processador|FD|BancoReg|registrador~744_q ))) # (\processador|FD|BancoReg|registrador~2030_combout  & (\processador|FD|BancoReg|registrador~776_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~776_q ),
	.datab(!\processador|FD|BancoReg|registrador~712_q ),
	.datac(!\processador|FD|BancoReg|registrador~744_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2030_combout ),
	.datag(!\processador|FD|BancoReg|registrador~680_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1428_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1428 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1428 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1428 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N23
dffeas \processador|FD|BancoReg|registrador~200 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~200 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N14
dffeas \processador|FD|BancoReg|registrador~264 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~264 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~264 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N56
dffeas \processador|FD|BancoReg|registrador~232 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~232 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N32
dffeas \processador|FD|BancoReg|registrador~136 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~136 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~136 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~104feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~104feeder_combout  = \processador|FD|muxULAram|saida_MUX[2]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~104feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~104feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~104feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \processador|FD|BancoReg|registrador~104feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N40
dffeas \processador|FD|BancoReg|registrador~104 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~104 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~104 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~72feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~72feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[2]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~72feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~72feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~72feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~72feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N59
dffeas \processador|FD|BancoReg|registrador~72DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~72DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~72DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~72DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N23
dffeas \processador|FD|BancoReg|registrador~40 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~40 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~40 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2022 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2022_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~40_q 
// )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~72DUPLICATE_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~104_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~136_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~136_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~104_q ),
	.datad(!\processador|FD|BancoReg|registrador~72DUPLICATE_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~40_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2022_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2022 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2022 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \processador|FD|BancoReg|registrador~2022 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N35
dffeas \processador|FD|BancoReg|registrador~168 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~168 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~168 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1420 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1420_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2022_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2022_combout  & ((\processador|FD|BancoReg|registrador~168_q ))) # (\processador|FD|BancoReg|registrador~2022_combout  & (\processador|FD|BancoReg|registrador~200_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2022_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~2022_combout  & ((\processador|FD|BancoReg|registrador~232_q ))) # (\processador|FD|BancoReg|registrador~2022_combout  & (\processador|FD|BancoReg|registrador~264_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~200_q ),
	.datab(!\processador|FD|BancoReg|registrador~264_q ),
	.datac(!\processador|FD|BancoReg|registrador~232_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2022_combout ),
	.datag(!\processador|FD|BancoReg|registrador~168_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1420_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1420 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1420 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1420 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[2]~38 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[2]~38_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1420_combout )) 
// # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1428_combout )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1424_combout )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1432_combout )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1424_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1432_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1428_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1420_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[2]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[2]~38 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[2]~38 .lut_mask = 64'h0808084C4C4C084C;
defparam \processador|FD|BancoReg|saidaA[2]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N36
cyclonev_lcell_comb \processador|FD|saida_ext[1]~4 (
// Equation(s):
// \processador|FD|saida_ext[1]~4_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~22_combout  & ( !\processador|UC|Equal11~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~22_combout ),
	.dataf(!\processador|UC|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saida_ext[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saida_ext[1]~4 .extended_lut = "off";
defparam \processador|FD|saida_ext[1]~4 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|saida_ext[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N48
cyclonev_lcell_comb \processador|UC|palavraControle[14] (
// Equation(s):
// \processador|UC|palavraControle [14] = ( \processador|FD|saidaULA_final~0_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & (!\processador|UC|palavraControle[14]~0_combout  & (!\processador|UC|Equal1~0_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~6_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datab(!\processador|UC|palavraControle[14]~0_combout ),
	.datac(!\processador|UC|Equal1~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datae(!\processador|FD|saidaULA_final~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|palavraControle [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|palavraControle[14] .extended_lut = "off";
defparam \processador|UC|palavraControle[14] .lut_mask = 64'h0000800000008000;
defparam \processador|UC|palavraControle[14] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N18
cyclonev_lcell_comb \processador|UC|Equal0~1 (
// Equation(s):
// \processador|UC|Equal0~1_combout  = (\processador|UC|palavraControle[9]~1_combout  & \processador|UC|Equal0~0_combout )

	.dataa(!\processador|UC|palavraControle[9]~1_combout ),
	.datab(gnd),
	.datac(!\processador|UC|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|Equal0~1 .extended_lut = "off";
defparam \processador|UC|Equal0~1 .lut_mask = 64'h0505050505050505;
defparam \processador|UC|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N24
cyclonev_lcell_comb \processador|UC|palavraControle[12]~3 (
// Equation(s):
// \processador|UC|palavraControle[12]~3_combout  = ( !\processador|UC|Equal0~1_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[16]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|UC|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|palavraControle[12]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|palavraControle[12]~3 .extended_lut = "off";
defparam \processador|UC|palavraControle[12]~3 .lut_mask = 64'hF0F0F0F000000000;
defparam \processador|UC|palavraControle[12]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N57
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|Equal2~0 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout  = ( \processador|UC|palavraControle[12]~3_combout  & ( \processador|UC|palavraControle [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|palavraControle [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|UC|palavraControle[12]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|Equal2~0 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|Equal2~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|fetchInstruction|PROX_PC|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N56
dffeas \processador|FD|BancoReg|registrador~199 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~199 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~199 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~263feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~263feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[1]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~263feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~263feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~263feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~263feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N14
dffeas \processador|FD|BancoReg|registrador~263 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~263feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~263 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~263 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~231feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~231feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[1]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~231feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~231feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~231feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~231feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N43
dffeas \processador|FD|BancoReg|registrador~231DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~231feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~231DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~231DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~231DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N44
dffeas \processador|FD|BancoReg|registrador~71 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~71 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N44
dffeas \processador|FD|BancoReg|registrador~135 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~135 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~135 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~103feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~103feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[1]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~103feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~103feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~103feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~103feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N8
dffeas \processador|FD|BancoReg|registrador~103 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~103 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~103 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~39feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~39feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[1]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~39feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~39feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~39feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~39feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N31
dffeas \processador|FD|BancoReg|registrador~39 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~39 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2042 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2042_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~39_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~71_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~103_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~135_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~71_q ),
	.datab(!\processador|FD|BancoReg|registrador~135_q ),
	.datac(!\processador|FD|BancoReg|registrador~103_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~39_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2042_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2042 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2042 .lut_mask = 64'h0F000F0055FF33FF;
defparam \processador|FD|BancoReg|registrador~2042 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N56
dffeas \processador|FD|BancoReg|registrador~167 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~167 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~167 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1436 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1436_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2042_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2042_combout  & ((\processador|FD|BancoReg|registrador~167_q ))) # (\processador|FD|BancoReg|registrador~2042_combout  & (\processador|FD|BancoReg|registrador~199_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2042_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~2042_combout  & ((\processador|FD|BancoReg|registrador~231DUPLICATE_q ))) # (\processador|FD|BancoReg|registrador~2042_combout  & (\processador|FD|BancoReg|registrador~263_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~199_q ),
	.datab(!\processador|FD|BancoReg|registrador~263_q ),
	.datac(!\processador|FD|BancoReg|registrador~231DUPLICATE_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2042_combout ),
	.datag(!\processador|FD|BancoReg|registrador~167_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1436_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1436 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1436 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1436 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N50
dffeas \processador|FD|BancoReg|registrador~1031 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1031 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1031 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~967feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~967feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[1]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~967feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~967feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~967feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~967feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N4
dffeas \processador|FD|BancoReg|registrador~967 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~967feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~967 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~967 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~999feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~999feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[1]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~999feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~999feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~999feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~999feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N46
dffeas \processador|FD|BancoReg|registrador~999 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~999feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~999 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~999 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N38
dffeas \processador|FD|BancoReg|registrador~903 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~903 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~903 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N26
dffeas \processador|FD|BancoReg|registrador~839 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~839 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~839 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N37
dffeas \processador|FD|BancoReg|registrador~871 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~871 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~871 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~807feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~807feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[1]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~807feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~807feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~807feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~807feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N19
dffeas \processador|FD|BancoReg|registrador~807 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~807feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~807 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~807 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2054 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2054_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~807_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~839_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~871_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~903_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~903_q ),
	.datab(!\processador|FD|BancoReg|registrador~839_q ),
	.datac(!\processador|FD|BancoReg|registrador~871_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~807_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2054_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2054 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2054 .lut_mask = 64'h0F330F5500FF00FF;
defparam \processador|FD|BancoReg|registrador~2054 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~935feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~935feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[1]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~935feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~935feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~935feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~935feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N59
dffeas \processador|FD|BancoReg|registrador~935 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~935feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~935 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~935 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1448 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1448_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2054_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2054_combout  & ((\processador|FD|BancoReg|registrador~935_q ))) # (\processador|FD|BancoReg|registrador~2054_combout  & (\processador|FD|BancoReg|registrador~967_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2054_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~2054_combout  & ((\processador|FD|BancoReg|registrador~999_q ))) # (\processador|FD|BancoReg|registrador~2054_combout  & (\processador|FD|BancoReg|registrador~1031_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1031_q ),
	.datab(!\processador|FD|BancoReg|registrador~967_q ),
	.datac(!\processador|FD|BancoReg|registrador~999_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2054_combout ),
	.datag(!\processador|FD|BancoReg|registrador~935_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1448_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1448 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1448 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1448 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2272 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2272_combout  = ( !\processador|FD|muxULAram|saida_MUX[1]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2272 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2272 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \processador|FD|BancoReg|registrador~2272 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N14
dffeas \processador|FD|BancoReg|registrador~455 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2272_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~455 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~455 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N38
dffeas \processador|FD|BancoReg|registrador~519 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~519 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~519 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N7
dffeas \processador|FD|BancoReg|registrador~487 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~487 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~487 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N50
dffeas \processador|FD|BancoReg|registrador~391 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~391 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~391 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2273 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2273_combout  = ( !\processador|FD|muxULAram|saida_MUX[1]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2273 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2273 .lut_mask = 64'hFFFFFFFF00000000;
defparam \processador|FD|BancoReg|registrador~2273 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N1
dffeas \processador|FD|BancoReg|registrador~327 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2273_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~327 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~327 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~295feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~295feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[1]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~295feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~295feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~295feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~295feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N23
dffeas \processador|FD|BancoReg|registrador~295DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~295feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~295DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~295DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~295DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2046 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2046_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((\processador|FD|BancoReg|registrador~295DUPLICATE_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (!\processador|FD|BancoReg|registrador~327_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((!\processador|FD|BancoReg|registrador~359_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~391_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout 
// ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~391_q ),
	.datab(!\processador|FD|BancoReg|registrador~327_q ),
	.datac(!\processador|FD|BancoReg|registrador~359_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~295DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2046_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2046 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2046 .lut_mask = 64'h0F00F000CCFF55FF;
defparam \processador|FD|BancoReg|registrador~2046 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N49
dffeas \processador|FD|BancoReg|registrador~423DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~423DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~423DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~423DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1440 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1440_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2046_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2046_combout  & ((\processador|FD|BancoReg|registrador~423DUPLICATE_q ))) # (\processador|FD|BancoReg|registrador~2046_combout  & 
// (!\processador|FD|BancoReg|registrador~455_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2046_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2046_combout  & ((\processador|FD|BancoReg|registrador~487_q ))) # (\processador|FD|BancoReg|registrador~2046_combout  & (\processador|FD|BancoReg|registrador~519_q 
// ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~455_q ),
	.datab(!\processador|FD|BancoReg|registrador~519_q ),
	.datac(!\processador|FD|BancoReg|registrador~487_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2046_combout ),
	.datag(!\processador|FD|BancoReg|registrador~423DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1440_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1440 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1440 .lut_mask = 64'h000F000FFFAAFF33;
defparam \processador|FD|BancoReg|registrador~1440 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N49
dffeas \processador|FD|BancoReg|registrador~711 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~711 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~711 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~775feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~775feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[1]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~775feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~775feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~775feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~775feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N44
dffeas \processador|FD|BancoReg|registrador~775 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~775feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~775 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~775 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N47
dffeas \processador|FD|BancoReg|registrador~743 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~743 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~743 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~583feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~583feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[1]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~583feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~583feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~583feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~583feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N4
dffeas \processador|FD|BancoReg|registrador~583 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~583feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~583 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~583 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~647feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~647feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[1]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~647feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~647feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~647feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~647feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N1
dffeas \processador|FD|BancoReg|registrador~647 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~647feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~647 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~647 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~615feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~615feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[1]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~615feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~615feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~615feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~615feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N19
dffeas \processador|FD|BancoReg|registrador~615 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~615feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~615 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~615 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~551feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~551feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[1]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~551feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~551feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~551feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~551feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N22
dffeas \processador|FD|BancoReg|registrador~551 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~551feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~551 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~551 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2050 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2050_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~551_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~583_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~615_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~647_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~583_q ),
	.datab(!\processador|FD|BancoReg|registrador~647_q ),
	.datac(!\processador|FD|BancoReg|registrador~615_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~551_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2050_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2050 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2050 .lut_mask = 64'h0F000F0055FF33FF;
defparam \processador|FD|BancoReg|registrador~2050 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~679feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~679feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[1]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~679feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~679feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~679feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~679feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N52
dffeas \processador|FD|BancoReg|registrador~679 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~679feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~679 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~679 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1444 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1444_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2050_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2050_combout  & ((\processador|FD|BancoReg|registrador~679_q ))) # (\processador|FD|BancoReg|registrador~2050_combout  & (\processador|FD|BancoReg|registrador~711_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2050_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~2050_combout  & ((\processador|FD|BancoReg|registrador~743_q ))) # (\processador|FD|BancoReg|registrador~2050_combout  & (\processador|FD|BancoReg|registrador~775_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~711_q ),
	.datab(!\processador|FD|BancoReg|registrador~775_q ),
	.datac(!\processador|FD|BancoReg|registrador~743_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2050_combout ),
	.datag(!\processador|FD|BancoReg|registrador~679_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1444_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1444 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1444 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1444 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1452 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1452_combout  = ( \processador|FD|BancoReg|registrador~1440_combout  & ( \processador|FD|BancoReg|registrador~1444_combout  & ( (!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & 
// (((\processador|FD|BancoReg|registrador~1436_combout )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout ))) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout ) # 
// ((\processador|FD|BancoReg|registrador~1448_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1440_combout  & ( \processador|FD|BancoReg|registrador~1444_combout  & ( (!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & 
// (((\processador|FD|BancoReg|registrador~1436_combout )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout ))) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & 
// ((\processador|FD|BancoReg|registrador~1448_combout )))) ) ) ) # ( \processador|FD|BancoReg|registrador~1440_combout  & ( !\processador|FD|BancoReg|registrador~1444_combout  & ( (!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & 
// (!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1436_combout ))) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout ) # 
// ((\processador|FD|BancoReg|registrador~1448_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1440_combout  & ( !\processador|FD|BancoReg|registrador~1444_combout  & ( (!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & 
// (!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1436_combout ))) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & 
// ((\processador|FD|BancoReg|registrador~1448_combout )))) ) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.datab(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1436_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1448_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1440_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1444_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1452_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1452 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1452 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \processador|FD|BancoReg|registrador~1452 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N3
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~19 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~19_combout  = ( !\processador|FD|BancoReg|Equal1~0_combout  & ( (\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout  & \processador|FD|BancoReg|registrador~1452_combout ) ) )

	.dataa(!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~1452_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~19 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~19 .lut_mask = 64'h0055005500000000;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N5
dffeas \processador|FD|fetchInstruction|PC|DOUT[1] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~19_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[1] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N48
cyclonev_lcell_comb \processador|FD|saida_ext[0]~2 (
// Equation(s):
// \processador|FD|saida_ext[0]~2_combout  = ( !\processador|UC|Equal11~0_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saida_ext[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saida_ext[0]~2 .extended_lut = "off";
defparam \processador|FD|saida_ext[0]~2 .lut_mask = 64'h00FF00FF00000000;
defparam \processador|FD|saida_ext[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N56
dffeas \processador|FD|BancoReg|registrador~518 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~518 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~518 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N34
dffeas \processador|FD|BancoReg|registrador~454 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~454 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~454 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N20
dffeas \processador|FD|BancoReg|registrador~486DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~486DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~486DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~486DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N2
dffeas \processador|FD|BancoReg|registrador~326 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~326 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~326 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N37
dffeas \processador|FD|BancoReg|registrador~390 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~390 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~390 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~294feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~294feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~294feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~294feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~294feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~294feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N38
dffeas \processador|FD|BancoReg|registrador~294 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~294feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~294 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~294 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2067 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2067_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~294_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~326_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((!\processador|FD|BancoReg|registrador~358_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~390_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~326_q ),
	.datab(!\processador|FD|BancoReg|registrador~390_q ),
	.datac(!\processador|FD|BancoReg|registrador~358_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~294_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2067_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2067 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2067 .lut_mask = 64'h0F55F03300FF00FF;
defparam \processador|FD|BancoReg|registrador~2067 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2275 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2275_combout  = ( !\processador|FD|muxULAram|saida_MUX[0]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2275 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2275 .lut_mask = 64'hFFFFFFFF00000000;
defparam \processador|FD|BancoReg|registrador~2275 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N4
dffeas \processador|FD|BancoReg|registrador~422 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~422 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~422 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1457 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1457_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2067_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2067_combout  & ((!\processador|FD|BancoReg|registrador~422_q ))) # (\processador|FD|BancoReg|registrador~2067_combout  & (\processador|FD|BancoReg|registrador~454_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2067_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~2067_combout  & ((\processador|FD|BancoReg|registrador~486DUPLICATE_q ))) # (\processador|FD|BancoReg|registrador~2067_combout  & (\processador|FD|BancoReg|registrador~518_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~518_q ),
	.datab(!\processador|FD|BancoReg|registrador~454_q ),
	.datac(!\processador|FD|BancoReg|registrador~486DUPLICATE_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2067_combout ),
	.datag(!\processador|FD|BancoReg|registrador~422_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1457_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1457 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1457 .lut_mask = 64'h00F0000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1457 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N10
dffeas \processador|FD|BancoReg|registrador~198DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~198DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~198DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~198DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N41
dffeas \processador|FD|BancoReg|registrador~262 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~262 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~262 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N25
dffeas \processador|FD|BancoReg|registrador~230DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~230DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~230DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~230DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~134feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~134feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~134feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~134feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~134feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~134feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N26
dffeas \processador|FD|BancoReg|registrador~134 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~134feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~134 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~134 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~70feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~70feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~70feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~70feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~70feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~70feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N55
dffeas \processador|FD|BancoReg|registrador~70 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~70 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~102feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~102feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~102feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~102feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~102feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~102feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N14
dffeas \processador|FD|BancoReg|registrador~102 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~102 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~102 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~38feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~38feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~38feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~38feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~38feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~38feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N20
dffeas \processador|FD|BancoReg|registrador~38 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~38 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~38 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2063 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2063_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~38_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~70_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~102_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~134_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~134_q ),
	.datab(!\processador|FD|BancoReg|registrador~70_q ),
	.datac(!\processador|FD|BancoReg|registrador~102_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~38_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2063_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2063 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2063 .lut_mask = 64'h0F000F0033FF55FF;
defparam \processador|FD|BancoReg|registrador~2063 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N23
dffeas \processador|FD|BancoReg|registrador~166 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~166 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~166 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1453 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1453_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2063_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2063_combout  & ((\processador|FD|BancoReg|registrador~166_q ))) # (\processador|FD|BancoReg|registrador~2063_combout  & 
// (\processador|FD|BancoReg|registrador~198DUPLICATE_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2063_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2063_combout  & ((\processador|FD|BancoReg|registrador~230DUPLICATE_q ))) # (\processador|FD|BancoReg|registrador~2063_combout  & 
// (\processador|FD|BancoReg|registrador~262_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~198DUPLICATE_q ),
	.datab(!\processador|FD|BancoReg|registrador~262_q ),
	.datac(!\processador|FD|BancoReg|registrador~230DUPLICATE_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2063_combout ),
	.datag(!\processador|FD|BancoReg|registrador~166_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1453_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1453 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1453 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1453 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~966feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~966feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~966feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~966feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~966feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~966feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N2
dffeas \processador|FD|BancoReg|registrador~966 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~966feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~966 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~966 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N17
dffeas \processador|FD|BancoReg|registrador~998 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~998 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~998 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N22
dffeas \processador|FD|BancoReg|registrador~1030 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1030 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1030 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N38
dffeas \processador|FD|BancoReg|registrador~838 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~838 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~838 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N47
dffeas \processador|FD|BancoReg|registrador~902 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~902 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~902 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N14
dffeas \processador|FD|BancoReg|registrador~870 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~870 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~870 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N55
dffeas \processador|FD|BancoReg|registrador~806 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~806 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~806 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2075 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2075_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~806_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~838_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~870_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~902_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~838_q ),
	.datab(!\processador|FD|BancoReg|registrador~902_q ),
	.datac(!\processador|FD|BancoReg|registrador~870_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~806_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2075_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2075 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2075 .lut_mask = 64'h0F550F3300FF00FF;
defparam \processador|FD|BancoReg|registrador~2075 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~934feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~934feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~934feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~934feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~934feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~934feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N56
dffeas \processador|FD|BancoReg|registrador~934 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~934feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~934 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~934 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1465 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1465_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2075_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~2075_combout  & ((\processador|FD|BancoReg|registrador~934_q ))) # (\processador|FD|BancoReg|registrador~2075_combout  & (\processador|FD|BancoReg|registrador~966_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2075_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~2075_combout  & (\processador|FD|BancoReg|registrador~998_q )) # (\processador|FD|BancoReg|registrador~2075_combout  & ((\processador|FD|BancoReg|registrador~1030_q )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~966_q ),
	.datac(!\processador|FD|BancoReg|registrador~998_q ),
	.datad(!\processador|FD|BancoReg|registrador~1030_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2075_combout ),
	.datag(!\processador|FD|BancoReg|registrador~934_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1465_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1465 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1465 .lut_mask = 64'h05050505BBBBAAFF;
defparam \processador|FD|BancoReg|registrador~1465 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~774feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~774feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~774feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~774feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~774feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~774feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N25
dffeas \processador|FD|BancoReg|registrador~774 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~774feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~774 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~774 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~742feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~742feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~742feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~742feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~742feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~742feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N7
dffeas \processador|FD|BancoReg|registrador~742 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~742feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~742 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~742 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~710feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~710feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~710feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~710feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~710feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~710feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N32
dffeas \processador|FD|BancoReg|registrador~710 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~710feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~710 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~710 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~582feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~582feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~582feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~582feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~582feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~582feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N20
dffeas \processador|FD|BancoReg|registrador~582 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~582feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~582 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~582 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N43
dffeas \processador|FD|BancoReg|registrador~646 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~646 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~646 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~614feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~614feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~614feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~614feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~614feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~614feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N55
dffeas \processador|FD|BancoReg|registrador~614 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~614feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~614 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~614 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N52
dffeas \processador|FD|BancoReg|registrador~550 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~550 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~550 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2071 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2071_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~550_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~582_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~614_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~646_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~582_q ),
	.datab(!\processador|FD|BancoReg|registrador~646_q ),
	.datac(!\processador|FD|BancoReg|registrador~614_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~550_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2071_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2071 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2071 .lut_mask = 64'h0F000F0055FF33FF;
defparam \processador|FD|BancoReg|registrador~2071 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~678feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~678feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~678feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~678feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~678feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~678feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N25
dffeas \processador|FD|BancoReg|registrador~678 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~678feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~678 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~678 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1461 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1461_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2071_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~2071_combout  & (\processador|FD|BancoReg|registrador~678_q )) # (\processador|FD|BancoReg|registrador~2071_combout  & ((\processador|FD|BancoReg|registrador~710_q 
// )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2071_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~2071_combout  & ((\processador|FD|BancoReg|registrador~742_q ))) # (\processador|FD|BancoReg|registrador~2071_combout  & (\processador|FD|BancoReg|registrador~774_q ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~774_q ),
	.datac(!\processador|FD|BancoReg|registrador~742_q ),
	.datad(!\processador|FD|BancoReg|registrador~710_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2071_combout ),
	.datag(!\processador|FD|BancoReg|registrador~678_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1461_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1461 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1461 .lut_mask = 64'h05050505AAFFBBBB;
defparam \processador|FD|BancoReg|registrador~1461 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1469 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1469_combout  = ( \processador|FD|BancoReg|registrador~1465_combout  & ( \processador|FD|BancoReg|registrador~1461_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & 
// ((\processador|FD|BancoReg|registrador~1453_combout ))) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (\processador|FD|BancoReg|registrador~1457_combout ))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1465_combout  & ( \processador|FD|BancoReg|registrador~1461_combout  & ( (!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & 
// ((\processador|FD|BancoReg|registrador~1453_combout ))) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (\processador|FD|BancoReg|registrador~1457_combout )))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & 
// (((!\processador|FD|mux_JR|saida_MUX[3]~0_combout )))) ) ) ) # ( \processador|FD|BancoReg|registrador~1465_combout  & ( !\processador|FD|BancoReg|registrador~1461_combout  & ( (!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ((\processador|FD|BancoReg|registrador~1453_combout ))) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (\processador|FD|BancoReg|registrador~1457_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|mux_JR|saida_MUX[3]~0_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1465_combout  & ( !\processador|FD|BancoReg|registrador~1461_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ((\processador|FD|BancoReg|registrador~1453_combout ))) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & 
// (\processador|FD|BancoReg|registrador~1457_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1457_combout ),
	.datab(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1453_combout ),
	.datad(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1465_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1461_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1469_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1469 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1469 .lut_mask = 64'h0C440C773F443F77;
defparam \processador|FD|BancoReg|registrador~1469 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N3
cyclonev_lcell_comb \processador|FD|ULA_bit0|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|registrador~1469_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  
// $ (\processador|FD|soma1inv|Add0~97_sumout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~97_sumout ) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))))) # (\processador|FD|BancoReg|Equal1~0_combout  & 
// (\processador|FD|soma1inv|Add0~97_sumout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|UC|UC_ULA|ULActrl[1]~3_combout )))) ) ) # ( !\processador|FD|BancoReg|registrador~1469_combout  & ( (\processador|FD|soma1inv|Add0~97_sumout  & 
// (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) ) )

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datad(!\processador|FD|soma1inv|Add0~97_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1469_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit0|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit0|Muxao|saida_MUX~0 .lut_mask = 64'h00C300C3826B826B;
defparam \processador|FD|ULA_bit0|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N0
cyclonev_lcell_comb \processador|FD|saidaULA_final[0]~3 (
// Equation(s):
// \processador|FD|saidaULA_final[0]~3_combout  = ( \processador|FD|saidaULA_final[0]~2_combout  & ( \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[0]~3 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[0]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|saidaULA_final[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N12
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[0]~0 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[0]~0_combout  = ( \processador|FD|BancoReg|registrador~2083_combout  & ( !\processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2083_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[0]~0 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[0]~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \processador|FD|BancoReg|saidaB[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N57
cyclonev_lcell_comb \processador|UC|palavraControle[0]~2 (
// Equation(s):
// \processador|UC|palavraControle[0]~2_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~10_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|fetchInstruction|ROM|memROM~1_combout  & \processador|FD|fetchInstruction|ROM|memROM~11_combout ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~10_combout  & (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|fetchInstruction|ROM|memROM~1_combout )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~10_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|palavraControle[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|palavraControle[0]~2 .extended_lut = "off";
defparam \processador|UC|palavraControle[0]~2 .lut_mask = 64'h0000000002020002;
defparam \processador|UC|palavraControle[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N1
dffeas \processador|FD|BancoReg|registrador~389 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~389 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~389 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~133feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~133feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~133feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~133feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~133feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~133feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N8
dffeas \processador|FD|BancoReg|registrador~133 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~133feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~133 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~133 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N38
dffeas \processador|FD|BancoReg|registrador~517 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~517 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~517 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N35
dffeas \processador|FD|BancoReg|registrador~261 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~261 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~261 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2102 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2102_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~261_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~133_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~517_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( 
// \processador|FD|BancoReg|registrador~389_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~389_q ),
	.datab(!\processador|FD|BancoReg|registrador~133_q ),
	.datac(!\processador|FD|BancoReg|registrador~517_q ),
	.datad(!\processador|FD|BancoReg|registrador~261_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2102 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2102 .lut_mask = 64'h55550F0F333300FF;
defparam \processador|FD|BancoReg|registrador~2102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N53
dffeas \processador|FD|BancoReg|registrador~101 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~101 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~357feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~357feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~357feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~357feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~357feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~357feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N53
dffeas \processador|FD|BancoReg|registrador~357 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~357feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~357 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~357 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N17
dffeas \processador|FD|BancoReg|registrador~485 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~485 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~485 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N50
dffeas \processador|FD|BancoReg|registrador~229 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~229 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~229 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2101 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2101_combout  = ( \processador|FD|BancoReg|registrador~485_q  & ( \processador|FD|BancoReg|registrador~229_q  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~357_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~101_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~485_q  & ( \processador|FD|BancoReg|registrador~229_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((\processador|FD|BancoReg|registrador~357_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|BancoReg|registrador~101_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~485_q  & ( !\processador|FD|BancoReg|registrador~229_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|BancoReg|registrador~357_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~101_q ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~485_q  & ( !\processador|FD|BancoReg|registrador~229_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~357_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~101_q )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|BancoReg|registrador~101_q ),
	.datad(!\processador|FD|BancoReg|registrador~357_q ),
	.datae(!\processador|FD|BancoReg|registrador~485_q ),
	.dataf(!\processador|FD|BancoReg|registrador~229_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2101 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2101 .lut_mask = 64'h048C26AE159D37BF;
defparam \processador|FD|BancoReg|registrador~2101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~549feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~549feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~549feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~549feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~549feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~549feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N31
dffeas \processador|FD|BancoReg|registrador~549 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~549feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~549 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~549 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~293feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~293feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~293feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~293feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~293feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~293feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \processador|FD|BancoReg|registrador~293 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~293 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~293 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N26
dffeas \processador|FD|BancoReg|registrador~421 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~421 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~421 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~165feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~165feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~165feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~165feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~165feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~165feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N55
dffeas \processador|FD|BancoReg|registrador~165 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~165feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~165 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~165 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2103 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2103_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|BancoReg|registrador~165_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~549_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~293_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// \processador|FD|BancoReg|registrador~165_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # (\processador|FD|BancoReg|registrador~421_q ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// !\processador|FD|BancoReg|registrador~165_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~549_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~293_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|BancoReg|registrador~165_q  & ( (\processador|FD|BancoReg|registrador~421_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~549_q ),
	.datab(!\processador|FD|BancoReg|registrador~293_q ),
	.datac(!\processador|FD|BancoReg|registrador~421_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~165_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2103 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2103 .lut_mask = 64'h0F0055330FFF5533;
defparam \processador|FD|BancoReg|registrador~2103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~453feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~453feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~453feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~453feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~453feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~453feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N16
dffeas \processador|FD|BancoReg|registrador~453 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~453feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~453 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~453 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~197feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~197feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~197feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~197feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~197feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~197feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N55
dffeas \processador|FD|BancoReg|registrador~197 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~197feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~197 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~197 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~69feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~69feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~69feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~69feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~69feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~69feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N56
dffeas \processador|FD|BancoReg|registrador~69 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~69 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N1
dffeas \processador|FD|BancoReg|registrador~325 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~325 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~325 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2100 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2100_combout  = ( \processador|FD|BancoReg|registrador~325_q  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((\processador|FD|BancoReg|registrador~69_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~197_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~325_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~69_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~197_q )) ) ) ) # ( \processador|FD|BancoReg|registrador~325_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~453_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~325_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// \processador|FD|BancoReg|registrador~453_q ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(!\processador|FD|BancoReg|registrador~453_q ),
	.datac(!\processador|FD|BancoReg|registrador~197_q ),
	.datad(!\processador|FD|BancoReg|registrador~69_q ),
	.datae(!\processador|FD|BancoReg|registrador~325_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2100 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2100 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \processador|FD|BancoReg|registrador~2100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N0
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[31]~26 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[31]~26_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((\processador|FD|BancoReg|registrador~2101_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~2100_combout )))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((\processador|FD|BancoReg|registrador~2103_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~2102_combout )))) ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2102_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2101_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2103_combout ),
	.datag(!\processador|FD|BancoReg|registrador~2100_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[31]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[31]~26 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[31]~26 .lut_mask = 64'h028A0202028A8A8A;
defparam \processador|FD|BancoReg|saidaB[31]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N24
cyclonev_lcell_comb \processador|FD|saida_ext[21]~0 (
// Equation(s):
// \processador|FD|saida_ext[21]~0_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  & ( (!\processador|UC|Equal11~0_combout  & (\processador|FD|fetchInstruction|ROM|memROM~14_combout )) # (\processador|UC|Equal11~0_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datad(!\processador|UC|Equal11~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saida_ext[21]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saida_ext[21]~0 .extended_lut = "off";
defparam \processador|FD|saida_ext[21]~0 .lut_mask = 64'h00000000330F330F;
defparam \processador|FD|saida_ext[21]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~17 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~17_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [5] & ( \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// (\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & (\processador|FD|fetchInstruction|PC|DOUT [6] & \processador|FD|fetchInstruction|PC|DOUT [4]))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~17 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~17 .lut_mask = 64'h0000000000000002;
defparam \processador|FD|fetchInstruction|ROM|memROM~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~480feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~480feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~480feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~480feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~480feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~480feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N31
dffeas \processador|FD|BancoReg|registrador~480 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~480feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~480 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~480 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~512feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~512feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~512feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~512feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~512feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~512feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N55
dffeas \processador|FD|BancoReg|registrador~512 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~512feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~512 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~512 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~448feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~448feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~448feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~448feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~448feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~448feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N17
dffeas \processador|FD|BancoReg|registrador~448 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~448feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~448 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~448 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N49
dffeas \processador|FD|BancoReg|registrador~544 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~544 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~544 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2203 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2203_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~512_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~544_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~448_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// \processador|FD|BancoReg|registrador~480_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~480_q ),
	.datab(!\processador|FD|BancoReg|registrador~512_q ),
	.datac(!\processador|FD|BancoReg|registrador~448_q ),
	.datad(!\processador|FD|BancoReg|registrador~544_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2203 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2203 .lut_mask = 64'h55550F0F00FF3333;
defparam \processador|FD|BancoReg|registrador~2203 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~224feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~224feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~224feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~224feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~224feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~224feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N29
dffeas \processador|FD|BancoReg|registrador~224 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~224feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~224 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~224 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~192feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~192feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~192feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~192feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~192feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~192feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N59
dffeas \processador|FD|BancoReg|registrador~192 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~192feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~192 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~192 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N56
dffeas \processador|FD|BancoReg|registrador~256 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~256 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~256 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N14
dffeas \processador|FD|BancoReg|registrador~288 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~288 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~288 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2202 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2202_combout  = ( \processador|FD|BancoReg|registrador~256_q  & ( \processador|FD|BancoReg|registrador~288_q  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~224_q 
// )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~192_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~256_q  & ( 
// \processador|FD|BancoReg|registrador~288_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~224_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~192_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~25_combout )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~256_q  & ( !\processador|FD|BancoReg|registrador~288_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~224_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~192_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~25_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~256_q  & ( !\processador|FD|BancoReg|registrador~288_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~224_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~192_q ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~224_q ),
	.datab(!\processador|FD|BancoReg|registrador~192_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datae(!\processador|FD|BancoReg|registrador~256_q ),
	.dataf(!\processador|FD|BancoReg|registrador~288_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2202 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2202 .lut_mask = 64'h5030503F5F305F3F;
defparam \processador|FD|BancoReg|registrador~2202 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N4
dffeas \processador|FD|BancoReg|registrador~384 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~384 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~384 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~320feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~320feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~320feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~320feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~320feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~320feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N47
dffeas \processador|FD|BancoReg|registrador~320 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~320feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~320 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~320 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N5
dffeas \processador|FD|BancoReg|registrador~416 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~416 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~416 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~352feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~352feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~352feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~352feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~352feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~352feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N32
dffeas \processador|FD|BancoReg|registrador~352 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~352feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~352 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~352 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2201 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2201_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~352_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~320_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~384_q )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// \processador|FD|BancoReg|registrador~352_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~416_q ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|BancoReg|registrador~352_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~320_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~384_q )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( !\processador|FD|BancoReg|registrador~352_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~416_q ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~384_q ),
	.datab(!\processador|FD|BancoReg|registrador~320_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|BancoReg|registrador~416_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~352_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2201 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2201 .lut_mask = 64'h000F3535F0FF3535;
defparam \processador|FD|BancoReg|registrador~2201 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N19
dffeas \processador|FD|BancoReg|registrador~96DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~96DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~96DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~96DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~160feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~160feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~160feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~160feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~160feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~160feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N5
dffeas \processador|FD|BancoReg|registrador~160 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~160feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~160 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~160 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~64feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~64feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~64feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~64feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~64feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~64feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N38
dffeas \processador|FD|BancoReg|registrador~64 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~64 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N32
dffeas \processador|FD|BancoReg|registrador~128 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~128 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~128 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2200 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2200_combout  = ( \processador|FD|BancoReg|registrador~128_q  & ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// (\processador|FD|BancoReg|registrador~64_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~128_q  & ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (\processador|FD|BancoReg|registrador~64_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~128_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~96DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~160_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~128_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~96DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~160_q ))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~96DUPLICATE_q ),
	.datab(!\processador|FD|BancoReg|registrador~160_q ),
	.datac(!\processador|FD|BancoReg|registrador~64_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|BancoReg|registrador~128_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2200 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2200 .lut_mask = 64'h553355330F000FFF;
defparam \processador|FD|BancoReg|registrador~2200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N42
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[26]~6 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[26]~6_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~2201_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~2200_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~2203_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (((\processador|FD|BancoReg|registrador~2202_combout )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2203_combout ),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2202_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2201_combout ),
	.datag(!\processador|FD|BancoReg|registrador~2200_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[26]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[26]~6 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[26]~6 .lut_mask = 64'h000C440CCC0C440C;
defparam \processador|FD|BancoReg|saidaB[26]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N20
dffeas \processador|FD|BancoReg|registrador~735 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~735 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~735 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N53
dffeas \processador|FD|BancoReg|registrador~767 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~767 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~767 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~799feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~799feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~799feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~799feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~799feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~799feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N41
dffeas \processador|FD|BancoReg|registrador~799 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~799feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~799 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~799 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N2
dffeas \processador|FD|BancoReg|registrador~671 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~671 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~671 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~607feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~607feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~607feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~607feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~607feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~607feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N10
dffeas \processador|FD|BancoReg|registrador~607 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~607feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~607 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~607 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N53
dffeas \processador|FD|BancoReg|registrador~639 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~639 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~639 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~575feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~575feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~575feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~575feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~575feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~575feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N34
dffeas \processador|FD|BancoReg|registrador~575 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~575feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~575 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~575 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2212 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2212_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~575_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~607_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~639_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~671_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~671_q ),
	.datab(!\processador|FD|BancoReg|registrador~607_q ),
	.datac(!\processador|FD|BancoReg|registrador~639_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~575_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2212 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2212 .lut_mask = 64'h0F330F5500FF00FF;
defparam \processador|FD|BancoReg|registrador~2212 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N56
dffeas \processador|FD|BancoReg|registrador~703 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~703 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~703 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1574 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1574_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2212_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~2212_combout  & ((\processador|FD|BancoReg|registrador~703_q ))) # (\processador|FD|BancoReg|registrador~2212_combout  & (\processador|FD|BancoReg|registrador~735_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2212_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~2212_combout  & (\processador|FD|BancoReg|registrador~767_q )) # (\processador|FD|BancoReg|registrador~2212_combout  & ((\processador|FD|BancoReg|registrador~799_q )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~735_q ),
	.datac(!\processador|FD|BancoReg|registrador~767_q ),
	.datad(!\processador|FD|BancoReg|registrador~799_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2212_combout ),
	.datag(!\processador|FD|BancoReg|registrador~703_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1574_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1574 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1574 .lut_mask = 64'h05050505BBBBAAFF;
defparam \processador|FD|BancoReg|registrador~1574 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~479feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~479feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~479feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~479feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~479feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~479feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N32
dffeas \processador|FD|BancoReg|registrador~479 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~479feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~479 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~479 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N19
dffeas \processador|FD|BancoReg|registrador~511 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~511 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~511 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~543feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~543feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~543feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~543feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~543feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~543feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N38
dffeas \processador|FD|BancoReg|registrador~543 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~543feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~543 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~543 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~415feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~415feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~415feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~415feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~415feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~415feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N8
dffeas \processador|FD|BancoReg|registrador~415 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~415feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~415 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~415 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~383feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~383feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~383feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~383feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~383feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~383feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N46
dffeas \processador|FD|BancoReg|registrador~383 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~383feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~383 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~383 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~351feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~351feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~351feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~351feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~351feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~351feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N58
dffeas \processador|FD|BancoReg|registrador~351 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~351feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~351 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~351 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N44
dffeas \processador|FD|BancoReg|registrador~319 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~319 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~319 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2208 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2208_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~319_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~351_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~383_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~415_q ))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~415_q ),
	.datac(!\processador|FD|BancoReg|registrador~383_q ),
	.datad(!\processador|FD|BancoReg|registrador~351_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~319_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2208 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2208 .lut_mask = 64'h0A5F1B1B55555555;
defparam \processador|FD|BancoReg|registrador~2208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~447feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~447feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~447feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~447feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~447feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~447feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N1
dffeas \processador|FD|BancoReg|registrador~447DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~447feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~447DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~447DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~447DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1570 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1570_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2208_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~2208_combout  & ((\processador|FD|BancoReg|registrador~447DUPLICATE_q ))) # (\processador|FD|BancoReg|registrador~2208_combout  & 
// (\processador|FD|BancoReg|registrador~479_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2208_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~2208_combout  & (\processador|FD|BancoReg|registrador~511_q )) # (\processador|FD|BancoReg|registrador~2208_combout  & ((\processador|FD|BancoReg|registrador~543_q 
// )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~479_q ),
	.datac(!\processador|FD|BancoReg|registrador~511_q ),
	.datad(!\processador|FD|BancoReg|registrador~543_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2208_combout ),
	.datag(!\processador|FD|BancoReg|registrador~447DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1570 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1570 .lut_mask = 64'h05050505BBBBAAFF;
defparam \processador|FD|BancoReg|registrador~1570 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~991feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~991feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~991feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~991feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~991feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~991feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N22
dffeas \processador|FD|BancoReg|registrador~991 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~991feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~991 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~991 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~863feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~863feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~863feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~863feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~863feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~863feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N52
dffeas \processador|FD|BancoReg|registrador~863 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~863feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~863 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~863 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~927feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~927feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~927feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~927feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~927feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~927feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N1
dffeas \processador|FD|BancoReg|registrador~927 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~927feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~927 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~927 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N25
dffeas \processador|FD|BancoReg|registrador~895 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~895 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~895 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~831feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~831feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~831feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~831feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~831feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~831feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N23
dffeas \processador|FD|BancoReg|registrador~831 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~831feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~831 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~831 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2216 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2216_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~831_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~863_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~895_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~927_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~863_q ),
	.datab(!\processador|FD|BancoReg|registrador~927_q ),
	.datac(!\processador|FD|BancoReg|registrador~895_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~831_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2216 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2216 .lut_mask = 64'h0F550F3300FF00FF;
defparam \processador|FD|BancoReg|registrador~2216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1023feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1023feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1023feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1023feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1023feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1023feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N55
dffeas \processador|FD|BancoReg|registrador~1023 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1023feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1023 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1023 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N34
dffeas \processador|FD|BancoReg|registrador~1055 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1055_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1055 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1055 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N50
dffeas \processador|FD|BancoReg|registrador~959 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~959 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~959 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1578 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1578_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|BancoReg|registrador~2216_combout  & (((\processador|FD|BancoReg|registrador~959_q  & 
// ((\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|BancoReg|registrador~2216_combout  & ((((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~991_q ))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~2216_combout  & (\processador|FD|BancoReg|registrador~1023_q  & ((\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # 
// (\processador|FD|BancoReg|registrador~2216_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~1055_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~991_q ),
	.datab(!\processador|FD|BancoReg|registrador~2216_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1023_q ),
	.datad(!\processador|FD|BancoReg|registrador~1055_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~959_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1578_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1578 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1578 .lut_mask = 64'h333333331D1D0C3F;
defparam \processador|FD|BancoReg|registrador~1578 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~159feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~159feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~159feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~159feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~159feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~159feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N37
dffeas \processador|FD|BancoReg|registrador~159 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~159feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~159 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~159 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~127feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~127feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~127feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~127feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~127feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~127feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N31
dffeas \processador|FD|BancoReg|registrador~127 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~127 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~127 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~63feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~63feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~63feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~63feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~63feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~63feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N58
dffeas \processador|FD|BancoReg|registrador~63 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~63 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~63 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2204 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2204_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~63_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~95_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~127_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~159_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~95_q ),
	.datab(!\processador|FD|BancoReg|registrador~159_q ),
	.datac(!\processador|FD|BancoReg|registrador~127_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~63_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2204 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2204 .lut_mask = 64'h0F550F3300FF00FF;
defparam \processador|FD|BancoReg|registrador~2204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~223feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~223feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~223feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~223feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~223feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~223feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N4
dffeas \processador|FD|BancoReg|registrador~223 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~223feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~223 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~223 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~255feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~255feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~255feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~255feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~255feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~255feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N40
dffeas \processador|FD|BancoReg|registrador~255 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~255feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~255 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~255 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~287feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~287feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~287feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~287feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~287feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~287feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N44
dffeas \processador|FD|BancoReg|registrador~287DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~287feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~287DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~287DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~287DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~191feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~191feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~191feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~191feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~191feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~191feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N23
dffeas \processador|FD|BancoReg|registrador~191 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~191feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~191 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~191 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1566 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1566_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|BancoReg|registrador~2204_combout  & (((\processador|FD|BancoReg|registrador~191_q  & 
// ((\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|BancoReg|registrador~2204_combout  & ((((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~223_q ))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|BancoReg|registrador~2204_combout  & (((\processador|FD|BancoReg|registrador~255_q  & ((\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # 
// (\processador|FD|BancoReg|registrador~2204_combout  & ((((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~287DUPLICATE_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2204_combout ),
	.datab(!\processador|FD|BancoReg|registrador~223_q ),
	.datac(!\processador|FD|BancoReg|registrador~255_q ),
	.datad(!\processador|FD|BancoReg|registrador~287DUPLICATE_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~191_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1566_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1566 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1566 .lut_mask = 64'h555555551B1B0A5F;
defparam \processador|FD|BancoReg|registrador~1566 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[25]~6 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[25]~6_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1566_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1574_combout )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( ((!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1570_combout )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((\processador|FD|BancoReg|registrador~1578_combout )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1574_combout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1570_combout ),
	.datad(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1578_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1566_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[25]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[25]~6 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[25]~6 .lut_mask = 64'h0C440C000C440CCC;
defparam \processador|FD|BancoReg|saidaA[25]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~254feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~254feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~254feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~254feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~254feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~254feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N7
dffeas \processador|FD|BancoReg|registrador~254 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~254feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~254 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~254 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~222feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~222feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~222feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~222feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~222feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~222feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N2
dffeas \processador|FD|BancoReg|registrador~222 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~222feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~222 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~222 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~190feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~190feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~190feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~190feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~190feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~190feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N7
dffeas \processador|FD|BancoReg|registrador~190 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~190feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~190 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~190 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~286feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~286feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~286feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~286feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~286feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~286feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N13
dffeas \processador|FD|BancoReg|registrador~286 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~286feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~286 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~286 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1600 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1600_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~254_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~190_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~286_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// \processador|FD|BancoReg|registrador~222_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~254_q ),
	.datab(!\processador|FD|BancoReg|registrador~222_q ),
	.datac(!\processador|FD|BancoReg|registrador~190_q ),
	.datad(!\processador|FD|BancoReg|registrador~286_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1600_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1600 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1600 .lut_mask = 64'h333300FF0F0F5555;
defparam \processador|FD|BancoReg|registrador~1600 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N40
dffeas \processador|FD|BancoReg|registrador~510 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~510 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~510 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~542feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~542feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~542feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~542feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~542feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~542feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N43
dffeas \processador|FD|BancoReg|registrador~542DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~542feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~542DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~542DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~542DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~446feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~446feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~446feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~446feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~446feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~446feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N56
dffeas \processador|FD|BancoReg|registrador~446 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~446feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~446 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~446 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~478feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~478feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~478feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~478feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~478feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~478feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N41
dffeas \processador|FD|BancoReg|registrador~478 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~478feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~478 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~478 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1601 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1601_combout  = ( \processador|FD|BancoReg|registrador~446_q  & ( \processador|FD|BancoReg|registrador~478_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~542DUPLICATE_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~510_q ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~446_q  & ( \processador|FD|BancoReg|registrador~478_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~25_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~542DUPLICATE_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~510_q )))) ) ) ) # ( \processador|FD|BancoReg|registrador~446_q  & ( !\processador|FD|BancoReg|registrador~478_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~25_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~542DUPLICATE_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~510_q )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~446_q  & ( !\processador|FD|BancoReg|registrador~478_q  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~542DUPLICATE_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~510_q )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~510_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datad(!\processador|FD|BancoReg|registrador~542DUPLICATE_q ),
	.datae(!\processador|FD|BancoReg|registrador~446_q ),
	.dataf(!\processador|FD|BancoReg|registrador~478_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1601_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1601 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1601 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \processador|FD|BancoReg|registrador~1601 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~382feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~382feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~382feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~382feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~382feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~382feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N26
dffeas \processador|FD|BancoReg|registrador~382 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~382feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~382 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~382 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N8
dffeas \processador|FD|BancoReg|registrador~414 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~414 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~414 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~350feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~350feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~350feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~350feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~350feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~350feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N28
dffeas \processador|FD|BancoReg|registrador~350 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~350feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~350 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~350 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~318feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~318feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~318feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~318feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~318feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~318feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N52
dffeas \processador|FD|BancoReg|registrador~318 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~318feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~318 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~318 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1599 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1599_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~318_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~414_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~382_q )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// \processador|FD|BancoReg|registrador~318_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~25_combout ) # (\processador|FD|BancoReg|registrador~350_q ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// !\processador|FD|BancoReg|registrador~318_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~414_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~382_q )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( !\processador|FD|BancoReg|registrador~318_q  & ( (\processador|FD|BancoReg|registrador~350_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~382_q ),
	.datab(!\processador|FD|BancoReg|registrador~414_q ),
	.datac(!\processador|FD|BancoReg|registrador~350_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~318_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1599_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1599 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1599 .lut_mask = 64'h0F0033550FFF3355;
defparam \processador|FD|BancoReg|registrador~1599 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N10
dffeas \processador|FD|BancoReg|registrador~126 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~126 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~126 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~158feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~158feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~158feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~158feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~158feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~158feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N50
dffeas \processador|FD|BancoReg|registrador~158 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~158feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~158 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~158 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~62feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~62feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~62feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~62feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~62feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~62feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N22
dffeas \processador|FD|BancoReg|registrador~62DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~62DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~62DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~62DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~94feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~94feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~94feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~94feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~94feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~94feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N50
dffeas \processador|FD|BancoReg|registrador~94 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~94 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~94 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1598 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1598_combout  = ( \processador|FD|BancoReg|registrador~62DUPLICATE_q  & ( \processador|FD|BancoReg|registrador~94_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~158_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~126_q ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~62DUPLICATE_q  & ( \processador|FD|BancoReg|registrador~94_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~25_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~158_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~126_q )))) ) ) ) # ( \processador|FD|BancoReg|registrador~62DUPLICATE_q  & ( !\processador|FD|BancoReg|registrador~94_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~25_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~158_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~126_q )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~62DUPLICATE_q  & ( !\processador|FD|BancoReg|registrador~94_q  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~158_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~126_q )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~126_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datad(!\processador|FD|BancoReg|registrador~158_q ),
	.datae(!\processador|FD|BancoReg|registrador~62DUPLICATE_q ),
	.dataf(!\processador|FD|BancoReg|registrador~94_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1598_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1598 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1598 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \processador|FD|BancoReg|registrador~1598 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N54
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[24]~118 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[24]~118_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (((\processador|FD|BancoReg|registrador~1599_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~1598_combout )))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|BancoReg|registrador~1601_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~1600_combout )))) ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1600_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1601_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1599_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1598_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[24]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[24]~118 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[24]~118 .lut_mask = 64'h0202028A8A8A028A;
defparam \processador|FD|BancoReg|saidaB[24]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N24
cyclonev_lcell_comb \processador|FD|memRAM|ram~58feeder (
// Equation(s):
// \processador|FD|memRAM|ram~58feeder_combout  = ( \processador|FD|BancoReg|saidaB[24]~118_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[24]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~58feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~58feeder .extended_lut = "off";
defparam \processador|FD|memRAM|ram~58feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|memRAM|ram~58feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N25
dffeas \processador|FD|memRAM|ram~58 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|memRAM|ram~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~58 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~58 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N45
cyclonev_lcell_comb \processador|FD|memRAM|ram~130 (
// Equation(s):
// \processador|FD|memRAM|ram~130_combout  = (\processador|UC|palavraControle[0]~2_combout  & (((\processador|FD|saidaULA_final~35_combout  & \processador|FD|result_slt [0])) # (\processador|FD|saidaULA_final[0]~3_combout )))

	.dataa(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datab(!\processador|FD|saidaULA_final~35_combout ),
	.datac(!\processador|UC|palavraControle[0]~2_combout ),
	.datad(!\processador|FD|result_slt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~130 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~130 .lut_mask = 64'h0507050705070507;
defparam \processador|FD|memRAM|ram~130 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N35
dffeas \processador|FD|memRAM|ram~90 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[24]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~90 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N33
cyclonev_lcell_comb \processador|FD|memRAM|ram~98 (
// Equation(s):
// \processador|FD|memRAM|ram~98_combout  = ( \processador|FD|memRAM|ram~90_q  & ( \processador|FD|result_slt [0] & ( ((\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|memRAM|ram~58_q )) # (\processador|FD|saidaULA_final~35_combout ) ) ) ) # 
// ( !\processador|FD|memRAM|ram~90_q  & ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~35_combout  & (\processador|FD|memRAM|ram~58_q  & !\processador|FD|saidaULA_final[0]~3_combout )) ) ) ) # ( \processador|FD|memRAM|ram~90_q  & ( 
// !\processador|FD|result_slt [0] & ( (\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|memRAM|ram~58_q ) ) ) ) # ( !\processador|FD|memRAM|ram~90_q  & ( !\processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~58_q  & 
// !\processador|FD|saidaULA_final[0]~3_combout ) ) ) )

	.dataa(!\processador|FD|saidaULA_final~35_combout ),
	.datab(gnd),
	.datac(!\processador|FD|memRAM|ram~58_q ),
	.datad(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datae(!\processador|FD|memRAM|ram~90_q ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~98 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~98 .lut_mask = 64'h0F000FFF0A005FFF;
defparam \processador|FD|memRAM|ram~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N48
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[24]~1 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[24]~1_combout  = ( \processador|FD|SOMA|Add0~1_sumout  & ( \processador|FD|saidaULA_final[24]~1_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout ) # ((!\processador|FD|muxULAram|saida_MUX[25]~0_combout  
// & (\processador|FD|fetchInstruction|ROM|memROM~15_combout )) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((\processador|FD|memRAM|ram~98_combout )))) ) ) ) # ( !\processador|FD|SOMA|Add0~1_sumout  & ( 
// \processador|FD|saidaULA_final[24]~1_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ((\processador|FD|muxULAram|saida_MUX[25]~33_combout )))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (((!\processador|FD|muxULAram|saida_MUX[25]~33_combout ) # (\processador|FD|memRAM|ram~98_combout )))) ) ) ) # ( \processador|FD|SOMA|Add0~1_sumout  & ( !\processador|FD|saidaULA_final[24]~1_combout  & 
// ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (((!\processador|FD|muxULAram|saida_MUX[25]~33_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~15_combout ))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// (((\processador|FD|memRAM|ram~98_combout  & \processador|FD|muxULAram|saida_MUX[25]~33_combout )))) ) ) ) # ( !\processador|FD|SOMA|Add0~1_sumout  & ( !\processador|FD|saidaULA_final[24]~1_combout  & ( (\processador|FD|muxULAram|saida_MUX[25]~33_combout  
// & ((!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout )) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((\processador|FD|memRAM|ram~98_combout ))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(!\processador|FD|memRAM|ram~98_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datae(!\processador|FD|SOMA|Add0~1_sumout ),
	.dataf(!\processador|FD|saidaULA_final[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[24]~1 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[24]~1 .lut_mask = 64'h0053F0530F53FF53;
defparam \processador|FD|muxULAram|saida_MUX[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~862feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~862feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~862feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~862feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~862feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~862feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N49
dffeas \processador|FD|BancoReg|registrador~862 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~862feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~862 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~862 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N50
dffeas \processador|FD|BancoReg|registrador~894 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~894 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~894 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~926feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~926feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~926feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~926feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~926feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~926feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N37
dffeas \processador|FD|BancoReg|registrador~926 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~926feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~926 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~926 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~830feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~830feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~830feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~830feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~830feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~830feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N43
dffeas \processador|FD|BancoReg|registrador~830 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~830feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~830 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~830 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1594 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1594_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~830_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~862_q ))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~894_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~926_q ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~862_q ),
	.datac(!\processador|FD|BancoReg|registrador~894_q ),
	.datad(!\processador|FD|BancoReg|registrador~926_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~830_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1594 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1594 .lut_mask = 64'h1B1B0A5F55555555;
defparam \processador|FD|BancoReg|registrador~1594 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1022feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1022feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1022feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1022feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1022feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1022feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N5
dffeas \processador|FD|BancoReg|registrador~1022 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1022feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1022 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1022 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~990feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~990feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~990feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~990feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~990feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~990feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N16
dffeas \processador|FD|BancoReg|registrador~990 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~990feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~990 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~990 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N31
dffeas \processador|FD|BancoReg|registrador~1054 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1054_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1054 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1054 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~958feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~958feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~958feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~958feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~958feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~958feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N49
dffeas \processador|FD|BancoReg|registrador~958 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~958feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~958 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~958 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1074 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1074_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|BancoReg|registrador~1594_combout  & (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (\processador|FD|BancoReg|registrador~958_q 
// ))) # (\processador|FD|BancoReg|registrador~1594_combout  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (((\processador|FD|BancoReg|registrador~990_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|BancoReg|registrador~1594_combout  & (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (\processador|FD|BancoReg|registrador~1022_q ))) # (\processador|FD|BancoReg|registrador~1594_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (((\processador|FD|BancoReg|registrador~1054_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1594_combout ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1022_q ),
	.datad(!\processador|FD|BancoReg|registrador~990_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1054_q ),
	.datag(!\processador|FD|BancoReg|registrador~958_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1074_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1074 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1074 .lut_mask = 64'h4657464646575757;
defparam \processador|FD|BancoReg|registrador~1074 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N26
dffeas \processador|FD|BancoReg|registrador~798 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~798 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~798 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~766feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~766feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~766feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~766feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~766feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~766feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N34
dffeas \processador|FD|BancoReg|registrador~766 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~766feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~766 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~766 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~734feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~734feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~734feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~734feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~734feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~734feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N23
dffeas \processador|FD|BancoReg|registrador~734 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~734feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~734 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~734 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N46
dffeas \processador|FD|BancoReg|registrador~606 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~606 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~606 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N7
dffeas \processador|FD|BancoReg|registrador~670 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~670 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~670 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N40
dffeas \processador|FD|BancoReg|registrador~638 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~638 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~638 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~574feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~574feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~574feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~574feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~574feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~574feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N25
dffeas \processador|FD|BancoReg|registrador~574 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~574feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~574 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~574 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1590 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1590_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~574_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~606_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~638_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~670_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~606_q ),
	.datab(!\processador|FD|BancoReg|registrador~670_q ),
	.datac(!\processador|FD|BancoReg|registrador~638_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~574_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1590_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1590 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1590 .lut_mask = 64'h0F550F3300FF00FF;
defparam \processador|FD|BancoReg|registrador~1590 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~702feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~702feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~702feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~702feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~702feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~702feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N17
dffeas \processador|FD|BancoReg|registrador~702 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~702feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~702 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~702 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1070 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1070_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1590_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1590_combout  & (\processador|FD|BancoReg|registrador~702_q )) # (\processador|FD|BancoReg|registrador~1590_combout  & ((\processador|FD|BancoReg|registrador~734_q 
// )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1590_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~1590_combout  & ((\processador|FD|BancoReg|registrador~766_q ))) # (\processador|FD|BancoReg|registrador~1590_combout  & (\processador|FD|BancoReg|registrador~798_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~798_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~766_q ),
	.datad(!\processador|FD|BancoReg|registrador~734_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1590_combout ),
	.datag(!\processador|FD|BancoReg|registrador~702_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1070_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1070 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1070 .lut_mask = 64'h03030303CCFFDDDD;
defparam \processador|FD|BancoReg|registrador~1070 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N44
dffeas \processador|FD|BancoReg|registrador~542 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~542feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~542 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~542 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N40
dffeas \processador|FD|BancoReg|registrador~478DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~478feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~478DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~478DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~478DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1586 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1586_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~318_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~350_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~382_q )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((\processador|FD|BancoReg|registrador~414_q )))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~350_q ),
	.datac(!\processador|FD|BancoReg|registrador~382_q ),
	.datad(!\processador|FD|BancoReg|registrador~414_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~318_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1586_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1586 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1586 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \processador|FD|BancoReg|registrador~1586 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N55
dffeas \processador|FD|BancoReg|registrador~446DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~446feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~446DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~446DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~446DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1066 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1066_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1586_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1586_combout  & (\processador|FD|BancoReg|registrador~446DUPLICATE_q )) # (\processador|FD|BancoReg|registrador~1586_combout  & 
// ((\processador|FD|BancoReg|registrador~478DUPLICATE_q )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1586_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1586_combout  & ((\processador|FD|BancoReg|registrador~510_q ))) # (\processador|FD|BancoReg|registrador~1586_combout  & (\processador|FD|BancoReg|registrador~542_q 
// ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~542_q ),
	.datac(!\processador|FD|BancoReg|registrador~510_q ),
	.datad(!\processador|FD|BancoReg|registrador~478DUPLICATE_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1586_combout ),
	.datag(!\processador|FD|BancoReg|registrador~446DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1066 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1066 .lut_mask = 64'h05050505AAFFBBBB;
defparam \processador|FD|BancoReg|registrador~1066 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N23
dffeas \processador|FD|BancoReg|registrador~62 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~62 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~62 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1582 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1582_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~62_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~94_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~126_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~158_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~94_q ),
	.datab(!\processador|FD|BancoReg|registrador~158_q ),
	.datac(!\processador|FD|BancoReg|registrador~126_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~62_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1582 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1582 .lut_mask = 64'h0F550F3300FF00FF;
defparam \processador|FD|BancoReg|registrador~1582 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1062 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1062_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~1582_combout  & (\processador|FD|BancoReg|registrador~190_q  & 
// ((\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|BancoReg|registrador~1582_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~222_q ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|BancoReg|registrador~1582_combout  & (((\processador|FD|BancoReg|registrador~254_q  & ((\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # 
// (\processador|FD|BancoReg|registrador~1582_combout  & ((((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~286_q ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~286_q ),
	.datab(!\processador|FD|BancoReg|registrador~1582_combout ),
	.datac(!\processador|FD|BancoReg|registrador~254_q ),
	.datad(!\processador|FD|BancoReg|registrador~222_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~190_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1062_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1062 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1062 .lut_mask = 64'h333333330C3F1D1D;
defparam \processador|FD|BancoReg|registrador~1062 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N0
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[24]~98 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[24]~98_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & (((!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (\processador|FD|BancoReg|registrador~1062_combout 
// )) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ((\processador|FD|BancoReg|registrador~1066_combout )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (((\processador|FD|BancoReg|registrador~1070_combout )))) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (\processador|FD|BancoReg|registrador~1074_combout )))) ) )

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1074_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1070_combout ),
	.datad(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1066_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1062_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[24]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[24]~98 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[24]~98 .lut_mask = 64'h0A000A220AAA0A22;
defparam \processador|FD|BancoReg|saidaA[24]~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N50
dffeas \processador|FD|BancoReg|registrador~284 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~284 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~284 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~188feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~188feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~188feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~188feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~188feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~188feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N11
dffeas \processador|FD|BancoReg|registrador~188 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~188 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~188 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~220feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~220feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~220feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~220feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~220feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~220feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N40
dffeas \processador|FD|BancoReg|registrador~220 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~220feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~220 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N56
dffeas \processador|FD|BancoReg|registrador~252 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~252 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~252 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1640 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1640_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~252_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~188_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~284_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// \processador|FD|BancoReg|registrador~220_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~284_q ),
	.datab(!\processador|FD|BancoReg|registrador~188_q ),
	.datac(!\processador|FD|BancoReg|registrador~220_q ),
	.datad(!\processador|FD|BancoReg|registrador~252_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1640 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1640 .lut_mask = 64'h0F0F5555333300FF;
defparam \processador|FD|BancoReg|registrador~1640 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~348feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~348feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~348feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~348feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~348feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~348feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N44
dffeas \processador|FD|BancoReg|registrador~348 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~348feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~348 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~348 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~316feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~316feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~316feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~316feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~316feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~316feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N19
dffeas \processador|FD|BancoReg|registrador~316DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~316feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~316DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~316DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~316DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~380feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~380feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~380feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~380feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~380feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~380feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N2
dffeas \processador|FD|BancoReg|registrador~380 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~380feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~380 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~380 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~412feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~412feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~412feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~412feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~412feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~412feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N13
dffeas \processador|FD|BancoReg|registrador~412 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~412feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~412 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~412 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1639 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1639_combout  = ( \processador|FD|BancoReg|registrador~380_q  & ( \processador|FD|BancoReg|registrador~412_q  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~348_q 
// )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~316DUPLICATE_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~380_q  & ( 
// \processador|FD|BancoReg|registrador~412_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~348_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~316DUPLICATE_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~25_combout )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~380_q  & ( !\processador|FD|BancoReg|registrador~412_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~348_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~316DUPLICATE_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~25_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~380_q  & ( !\processador|FD|BancoReg|registrador~412_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~348_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~316DUPLICATE_q ))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~348_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datad(!\processador|FD|BancoReg|registrador~316DUPLICATE_q ),
	.datae(!\processador|FD|BancoReg|registrador~380_q ),
	.dataf(!\processador|FD|BancoReg|registrador~412_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1639_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1639 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1639 .lut_mask = 64'h202A252F707A757F;
defparam \processador|FD|BancoReg|registrador~1639 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~540feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~540feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~540feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~540feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~540feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~540feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N43
dffeas \processador|FD|BancoReg|registrador~540 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~540feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~540 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~540 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N58
dffeas \processador|FD|BancoReg|registrador~508 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~508 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~508 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~476feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~476feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~476feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~476feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~476feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~476feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N7
dffeas \processador|FD|BancoReg|registrador~476 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~476feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~476 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~476 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~444feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~444feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~444feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~444feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~444feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~444feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N14
dffeas \processador|FD|BancoReg|registrador~444 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~444feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~444 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~444 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1641 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1641_combout  = ( \processador|FD|BancoReg|registrador~476_q  & ( \processador|FD|BancoReg|registrador~444_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~540_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~508_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~476_q  & ( \processador|FD|BancoReg|registrador~444_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~540_q  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~508_q )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~476_q  & ( !\processador|FD|BancoReg|registrador~444_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # 
// (\processador|FD|BancoReg|registrador~540_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((\processador|FD|BancoReg|registrador~508_q  & \processador|FD|fetchInstruction|ROM|memROM~27_combout )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~476_q  & ( !\processador|FD|BancoReg|registrador~444_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~540_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~508_q ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~540_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datac(!\processador|FD|BancoReg|registrador~508_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|BancoReg|registrador~476_q ),
	.dataf(!\processador|FD|BancoReg|registrador~444_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1641_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1641 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1641 .lut_mask = 64'h0047CC473347FF47;
defparam \processador|FD|BancoReg|registrador~1641 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~156feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~156feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~156feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~156feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~156feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~156feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N50
dffeas \processador|FD|BancoReg|registrador~156 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~156feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~156 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N37
dffeas \processador|FD|BancoReg|registrador~60 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~60 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~60 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~124feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~124feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~124feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~124feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~124feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~124feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N56
dffeas \processador|FD|BancoReg|registrador~124 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~124 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N20
dffeas \processador|FD|BancoReg|registrador~92 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~92 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~92 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1638 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1638_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~124_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~60_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~156_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// \processador|FD|BancoReg|registrador~92_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~156_q ),
	.datab(!\processador|FD|BancoReg|registrador~60_q ),
	.datac(!\processador|FD|BancoReg|registrador~124_q ),
	.datad(!\processador|FD|BancoReg|registrador~92_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1638_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1638 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1638 .lut_mask = 64'h00FF555533330F0F;
defparam \processador|FD|BancoReg|registrador~1638 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N18
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[22]~110 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[22]~110_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (((\processador|FD|BancoReg|registrador~1639_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~1638_combout )))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|BancoReg|registrador~1641_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~1640_combout )))) ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1640_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1639_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1641_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1638_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[22]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[22]~110 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[22]~110 .lut_mask = 64'h028A0202028A8A8A;
defparam \processador|FD|BancoReg|saidaB[22]~110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N58
dffeas \processador|FD|memRAM|ram~56 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[22]~110_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~56 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N56
dffeas \processador|FD|memRAM|ram~88 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[22]~110_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~88 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N54
cyclonev_lcell_comb \processador|FD|memRAM|ram~126 (
// Equation(s):
// \processador|FD|memRAM|ram~126_combout  = ( \processador|FD|memRAM|ram~88_q  & ( \processador|FD|result_slt [0] & ( ((\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|saidaULA_final~35_combout )) # (\processador|FD|memRAM|ram~56_q ) ) ) ) 
// # ( !\processador|FD|memRAM|ram~88_q  & ( \processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~56_q  & (!\processador|FD|saidaULA_final~35_combout  & !\processador|FD|saidaULA_final[0]~3_combout )) ) ) ) # ( \processador|FD|memRAM|ram~88_q  & ( 
// !\processador|FD|result_slt [0] & ( (\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|memRAM|ram~56_q ) ) ) ) # ( !\processador|FD|memRAM|ram~88_q  & ( !\processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~56_q  & 
// !\processador|FD|saidaULA_final[0]~3_combout ) ) ) )

	.dataa(!\processador|FD|memRAM|ram~56_q ),
	.datab(!\processador|FD|saidaULA_final~35_combout ),
	.datac(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datad(gnd),
	.datae(!\processador|FD|memRAM|ram~88_q ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~126 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~126 .lut_mask = 64'h50505F5F40407F7F;
defparam \processador|FD|memRAM|ram~126 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N15
cyclonev_lcell_comb \processador|FD|saida_ext[20]~12 (
// Equation(s):
// \processador|FD|saida_ext[20]~12_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~14_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~1_combout  & ((!\processador|UC|Equal11~0_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~5_combout ))) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~14_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~1_combout  & (\processador|UC|Equal11~0_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~5_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datab(gnd),
	.datac(!\processador|UC|Equal11~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saida_ext[20]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saida_ext[20]~12 .extended_lut = "off";
defparam \processador|FD|saida_ext[20]~12 .lut_mask = 64'h0005000550555055;
defparam \processador|FD|saida_ext[20]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~248feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~248feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~248feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~248feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~248feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~248feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N8
dffeas \processador|FD|BancoReg|registrador~248DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~248feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~248DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~248DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~248DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~216feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~216feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~216feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~216feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~216feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~216feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N55
dffeas \processador|FD|BancoReg|registrador~216 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~216feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~216 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~216 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~280feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~280feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~280feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~280feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~280feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~280feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N5
dffeas \processador|FD|BancoReg|registrador~280 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~280feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~280 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~280 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~184feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~184feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~184feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~184feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~184feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~184feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N14
dffeas \processador|FD|BancoReg|registrador~184 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~184feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~184 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~184 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1720 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1720_combout  = ( \processador|FD|BancoReg|registrador~280_q  & ( \processador|FD|BancoReg|registrador~184_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((\processador|FD|BancoReg|registrador~216_q ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # 
// (\processador|FD|BancoReg|registrador~248DUPLICATE_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~280_q  & ( \processador|FD|BancoReg|registrador~184_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|BancoReg|registrador~216_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # 
// (\processador|FD|BancoReg|registrador~248DUPLICATE_q ))) ) ) ) # ( \processador|FD|BancoReg|registrador~280_q  & ( !\processador|FD|BancoReg|registrador~184_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((\processador|FD|BancoReg|registrador~216_q ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~248DUPLICATE_q  & 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~280_q  & ( !\processador|FD|BancoReg|registrador~184_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|BancoReg|registrador~216_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~248DUPLICATE_q  & 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datab(!\processador|FD|BancoReg|registrador~248DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|BancoReg|registrador~216_q ),
	.datae(!\processador|FD|BancoReg|registrador~280_q ),
	.dataf(!\processador|FD|BancoReg|registrador~184_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1720_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1720 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1720 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \processador|FD|BancoReg|registrador~1720 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~504feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~504feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~504feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~504feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~504feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~504feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N52
dffeas \processador|FD|BancoReg|registrador~504 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~504feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~504 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~504 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~536feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~536feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~536feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~536feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~536feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~536feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N44
dffeas \processador|FD|BancoReg|registrador~536 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~536feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~536 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~536 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~440feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~440feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~440feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~440feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~440feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~440feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N29
dffeas \processador|FD|BancoReg|registrador~440 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~440feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~440 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~440 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N52
dffeas \processador|FD|BancoReg|registrador~472 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~472 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~472 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1721 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1721_combout  = ( \processador|FD|BancoReg|registrador~472_q  & ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~440_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~504_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~472_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~440_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~504_q )) ) ) ) # ( \processador|FD|BancoReg|registrador~472_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// (\processador|FD|BancoReg|registrador~536_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~472_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (\processador|FD|BancoReg|registrador~536_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~504_q ),
	.datab(!\processador|FD|BancoReg|registrador~536_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|BancoReg|registrador~440_q ),
	.datae(!\processador|FD|BancoReg|registrador~472_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1721_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1721 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1721 .lut_mask = 64'h0303F3F305F505F5;
defparam \processador|FD|BancoReg|registrador~1721 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N8
dffeas \processador|FD|BancoReg|registrador~408 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~408 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~408 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~312feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~312feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~312feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~312feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~312feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~312feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N41
dffeas \processador|FD|BancoReg|registrador~312 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~312feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~312 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~312 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N43
dffeas \processador|FD|BancoReg|registrador~376 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~376 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~376 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~344feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~344feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~344feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~344feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~344feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~344feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N44
dffeas \processador|FD|BancoReg|registrador~344 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~344feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~344 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~344 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1719 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1719_combout  = ( \processador|FD|BancoReg|registrador~376_q  & ( \processador|FD|BancoReg|registrador~344_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~408_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// (\processador|FD|BancoReg|registrador~312_q )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~376_q  & ( \processador|FD|BancoReg|registrador~344_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~408_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((\processador|FD|BancoReg|registrador~312_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) ) ) ) # ( \processador|FD|BancoReg|registrador~376_q  & ( !\processador|FD|BancoReg|registrador~344_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~408_q  & ((\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// (\processador|FD|BancoReg|registrador~312_q )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~376_q  & ( !\processador|FD|BancoReg|registrador~344_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~408_q  & ((\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((\processador|FD|BancoReg|registrador~312_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~408_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datac(!\processador|FD|BancoReg|registrador~312_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|BancoReg|registrador~376_q ),
	.dataf(!\processador|FD|BancoReg|registrador~344_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1719_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1719 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1719 .lut_mask = 64'h03440377CF44CF77;
defparam \processador|FD|BancoReg|registrador~1719 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~152feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~152feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~152feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~152feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~152feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~152feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N56
dffeas \processador|FD|BancoReg|registrador~152 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~152feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~152 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~152 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~88feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~88feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~88feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~88feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~88feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~88feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N43
dffeas \processador|FD|BancoReg|registrador~88 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~88 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~120feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~120feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~120feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~120feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~120feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~120feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N2
dffeas \processador|FD|BancoReg|registrador~120 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~120 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~120 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~56feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~56feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~56feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~56feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~56feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~56feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N34
dffeas \processador|FD|BancoReg|registrador~56 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~56 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1718 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1718_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~56_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~152_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~120_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// \processador|FD|BancoReg|registrador~56_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~25_combout ) # (\processador|FD|BancoReg|registrador~88_q ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// !\processador|FD|BancoReg|registrador~56_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~152_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~120_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( !\processador|FD|BancoReg|registrador~56_q  & ( (\processador|FD|BancoReg|registrador~88_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~152_q ),
	.datab(!\processador|FD|BancoReg|registrador~88_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datad(!\processador|FD|BancoReg|registrador~120_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~56_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1718_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1718 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1718 .lut_mask = 64'h3030505F3F3F505F;
defparam \processador|FD|BancoReg|registrador~1718 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[18]~94 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[18]~94_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (((\processador|FD|BancoReg|registrador~1719_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~1718_combout )))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|BancoReg|registrador~1721_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~1720_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1720_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1721_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1719_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1718_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[18]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[18]~94 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[18]~94 .lut_mask = 64'h0404048C8C8C048C;
defparam \processador|FD|BancoReg|saidaB[18]~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N48
cyclonev_lcell_comb \processador|FD|saida_ext[18]~8 (
// Equation(s):
// \processador|FD|saida_ext[18]~8_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~12_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~1_combout  & ((\processador|UC|Equal11~0_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~14_combout ))) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~12_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~14_combout  & (\processador|FD|fetchInstruction|ROM|memROM~1_combout  & 
// !\processador|UC|Equal11~0_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datad(!\processador|UC|Equal11~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saida_ext[18]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saida_ext[18]~8 .extended_lut = "off";
defparam \processador|FD|saida_ext[18]~8 .lut_mask = 64'h03000300030F030F;
defparam \processador|FD|saida_ext[18]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N42
cyclonev_lcell_comb \processador|FD|saida_ext[17]~11 (
// Equation(s):
// \processador|FD|saida_ext[17]~11_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~0_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~1_combout  & ((\processador|UC|Equal11~0_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~14_combout ))) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~1_combout  & (\processador|FD|fetchInstruction|ROM|memROM~14_combout  & 
// !\processador|UC|Equal11~0_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datac(gnd),
	.datad(!\processador|UC|Equal11~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saida_ext[17]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saida_ext[17]~11 .extended_lut = "off";
defparam \processador|FD|saida_ext[17]~11 .lut_mask = 64'h1100110011551155;
defparam \processador|FD|saida_ext[17]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N26
dffeas \processador|FD|BancoReg|registrador~436DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~436DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~436DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~436DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N2
dffeas \processador|FD|BancoReg|registrador~468 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~468 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N41
dffeas \processador|FD|BancoReg|registrador~532 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~532 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~532 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~500feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~500feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~500feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~500feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~500feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~500feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N31
dffeas \processador|FD|BancoReg|registrador~500 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~500feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~500 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~500 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1801 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1801_combout  = ( \processador|FD|BancoReg|registrador~500_q  & ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// (\processador|FD|BancoReg|registrador~436DUPLICATE_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~500_q  & ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (\processador|FD|BancoReg|registrador~436DUPLICATE_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~500_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~468_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~532_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~500_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~468_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~532_q ))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~436DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~468_q ),
	.datad(!\processador|FD|BancoReg|registrador~532_q ),
	.datae(!\processador|FD|BancoReg|registrador~500_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1801_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1801 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1801 .lut_mask = 64'h0C3F0C3F44447777;
defparam \processador|FD|BancoReg|registrador~1801 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~212feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~212feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~212feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~212feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~212feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~212feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N31
dffeas \processador|FD|BancoReg|registrador~212 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~212 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N46
dffeas \processador|FD|BancoReg|registrador~180 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~180 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~180 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~244feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~244feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~244feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~244feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~244feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~244feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N58
dffeas \processador|FD|BancoReg|registrador~244 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~244feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~244 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~244 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~276feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~276feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~276feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~276feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~276feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~276feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N7
dffeas \processador|FD|BancoReg|registrador~276 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~276feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~276 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~276 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1800 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1800_combout  = ( \processador|FD|BancoReg|registrador~244_q  & ( \processador|FD|BancoReg|registrador~276_q  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~212_q 
// )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~180_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~244_q  & ( 
// \processador|FD|BancoReg|registrador~276_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~212_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~180_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~25_combout )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~244_q  & ( !\processador|FD|BancoReg|registrador~276_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~212_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~180_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~25_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~244_q  & ( !\processador|FD|BancoReg|registrador~276_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~212_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~180_q ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~212_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~180_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datae(!\processador|FD|BancoReg|registrador~244_q ),
	.dataf(!\processador|FD|BancoReg|registrador~276_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1800_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1800 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1800 .lut_mask = 64'h440C443F770C773F;
defparam \processador|FD|BancoReg|registrador~1800 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~404feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~404feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~404feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~404feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~404feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~404feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N50
dffeas \processador|FD|BancoReg|registrador~404 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~404feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~404 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~404 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~372feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~372feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~372feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~372feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~372feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~372feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N37
dffeas \processador|FD|BancoReg|registrador~372 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~372feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~372 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~372 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~308feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~308feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~308feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~308feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~308feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~308feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N19
dffeas \processador|FD|BancoReg|registrador~308 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~308feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~308 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~308 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~340feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~340feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~340feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~340feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~340feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~340feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N20
dffeas \processador|FD|BancoReg|registrador~340 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~340feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~340 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~340 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1799 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1799_combout  = ( \processador|FD|BancoReg|registrador~308_q  & ( \processador|FD|BancoReg|registrador~340_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~404_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~372_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~308_q  & ( \processador|FD|BancoReg|registrador~340_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~25_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~404_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~372_q ))))) ) ) ) # ( \processador|FD|BancoReg|registrador~308_q  & ( !\processador|FD|BancoReg|registrador~340_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~25_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~404_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~372_q ))))) ) ) ) # ( !\processador|FD|BancoReg|registrador~308_q  & ( !\processador|FD|BancoReg|registrador~340_q  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~404_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~372_q ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~404_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datad(!\processador|FD|BancoReg|registrador~372_q ),
	.datae(!\processador|FD|BancoReg|registrador~308_q ),
	.dataf(!\processador|FD|BancoReg|registrador~340_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1799_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1799 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1799 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \processador|FD|BancoReg|registrador~1799 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N23
dffeas \processador|FD|BancoReg|registrador~116 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~116 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N59
dffeas \processador|FD|BancoReg|registrador~148 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~148 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~148 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~84feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~84feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~84feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~84feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~84feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~84feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N47
dffeas \processador|FD|BancoReg|registrador~84 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~84 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~84 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~52feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~52feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~52feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~52feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~52feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~52feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N31
dffeas \processador|FD|BancoReg|registrador~52 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~52 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1798 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1798_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~52_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// (\processador|FD|BancoReg|registrador~116_q ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~52_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~84_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~148_q )) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|BancoReg|registrador~52_q  & ( (\processador|FD|BancoReg|registrador~116_q  & \processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|BancoReg|registrador~52_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~84_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~148_q )) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~116_q ),
	.datab(!\processador|FD|BancoReg|registrador~148_q ),
	.datac(!\processador|FD|BancoReg|registrador~84_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~52_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1798_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1798 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1798 .lut_mask = 64'h0F3300550F33FF55;
defparam \processador|FD|BancoReg|registrador~1798 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N54
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[14]~78 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[14]~78_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~1799_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~1798_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~1801_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (((\processador|FD|BancoReg|registrador~1800_combout )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1801_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1800_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1799_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1798_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[14]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[14]~78 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[14]~78 .lut_mask = 64'h05002700AF002700;
defparam \processador|FD|BancoReg|saidaB[14]~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N44
dffeas \processador|FD|BancoReg|registrador~497 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~497 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~497 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~113feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~113feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~113feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~113feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~113feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~113feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N52
dffeas \processador|FD|BancoReg|registrador~113 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~113 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N1
dffeas \processador|FD|BancoReg|registrador~241DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~241DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~241DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~241DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~369feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~369feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~369feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~369feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~369feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~369feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N10
dffeas \processador|FD|BancoReg|registrador~369 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~369feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~369 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~369 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1860 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1860_combout  = ( \processador|FD|BancoReg|registrador~241DUPLICATE_q  & ( \processador|FD|BancoReg|registrador~369_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # (\processador|FD|BancoReg|registrador~113_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~28_combout )) # 
// (\processador|FD|BancoReg|registrador~497_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~241DUPLICATE_q  & ( \processador|FD|BancoReg|registrador~369_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # (\processador|FD|BancoReg|registrador~113_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~497_q  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~28_combout ))) ) ) ) # ( \processador|FD|BancoReg|registrador~241DUPLICATE_q  & ( !\processador|FD|BancoReg|registrador~369_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~28_combout  & \processador|FD|BancoReg|registrador~113_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~28_combout )) # 
// (\processador|FD|BancoReg|registrador~497_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~241DUPLICATE_q  & ( !\processador|FD|BancoReg|registrador~369_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~28_combout  & \processador|FD|BancoReg|registrador~113_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~497_q  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~28_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~497_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datad(!\processador|FD|BancoReg|registrador~113_q ),
	.datae(!\processador|FD|BancoReg|registrador~241DUPLICATE_q ),
	.dataf(!\processador|FD|BancoReg|registrador~369_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1860_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1860 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1860 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \processador|FD|BancoReg|registrador~1860 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~209feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~209feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~209feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~209feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~209feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~209feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N38
dffeas \processador|FD|BancoReg|registrador~209DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~209DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~209DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~209DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N32
dffeas \processador|FD|BancoReg|registrador~465 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~465 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~465 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~81feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~81feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~81feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~81feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~81feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~81feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N5
dffeas \processador|FD|BancoReg|registrador~81 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~81 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~81 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~337feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~337feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~337feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~337feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~337feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~337feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N34
dffeas \processador|FD|BancoReg|registrador~337 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~337feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~337 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~337 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1859 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1859_combout  = ( \processador|FD|BancoReg|registrador~337_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~465_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~209DUPLICATE_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~337_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~465_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~209DUPLICATE_q )) ) ) ) # ( \processador|FD|BancoReg|registrador~337_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # 
// (\processador|FD|BancoReg|registrador~81_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~337_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// \processador|FD|BancoReg|registrador~81_q ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~209DUPLICATE_q ),
	.datab(!\processador|FD|BancoReg|registrador~465_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datad(!\processador|FD|BancoReg|registrador~81_q ),
	.datae(!\processador|FD|BancoReg|registrador~337_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1859_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1859 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1859 .lut_mask = 64'h000FF0FF35353535;
defparam \processador|FD|BancoReg|registrador~1859 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~401feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~401feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~401feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~401feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~401feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~401feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N38
dffeas \processador|FD|BancoReg|registrador~401 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~401feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~401 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~401 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N53
dffeas \processador|FD|BancoReg|registrador~273 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~273 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~273 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N8
dffeas \processador|FD|BancoReg|registrador~529 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~529 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~529 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~145feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~145feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~145feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~145feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~145feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~145feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N53
dffeas \processador|FD|BancoReg|registrador~145 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~145feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~145 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~145 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1861 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1861_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~273_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~145_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~529_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( 
// \processador|FD|BancoReg|registrador~401_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~401_q ),
	.datab(!\processador|FD|BancoReg|registrador~273_q ),
	.datac(!\processador|FD|BancoReg|registrador~529_q ),
	.datad(!\processador|FD|BancoReg|registrador~145_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1861_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1861 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1861 .lut_mask = 64'h55550F0F00FF3333;
defparam \processador|FD|BancoReg|registrador~1861 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N38
dffeas \processador|FD|BancoReg|registrador~433 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~433 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~433 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N59
dffeas \processador|FD|BancoReg|registrador~177 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~177 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N14
dffeas \processador|FD|BancoReg|registrador~49 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~49 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N25
dffeas \processador|FD|BancoReg|registrador~305 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~305 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~305 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1858 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1858_combout  = ( \processador|FD|BancoReg|registrador~49_q  & ( \processador|FD|BancoReg|registrador~305_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~433_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~177_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~49_q  & ( \processador|FD|BancoReg|registrador~305_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~29_combout )) # 
// (\processador|FD|BancoReg|registrador~433_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|BancoReg|registrador~177_q  & \processador|FD|fetchInstruction|ROM|memROM~29_combout )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~49_q  & ( !\processador|FD|BancoReg|registrador~305_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~433_q  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~29_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # (\processador|FD|BancoReg|registrador~177_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~49_q  & ( !\processador|FD|BancoReg|registrador~305_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~433_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~177_q ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~433_q ),
	.datab(!\processador|FD|BancoReg|registrador~177_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datae(!\processador|FD|BancoReg|registrador~49_q ),
	.dataf(!\processador|FD|BancoReg|registrador~305_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1858_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1858 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1858 .lut_mask = 64'h00530F53F053FF53;
defparam \processador|FD|BancoReg|registrador~1858 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N12
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[11]~66 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[11]~66_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((\processador|FD|BancoReg|registrador~1859_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~1858_combout )))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((\processador|FD|BancoReg|registrador~1861_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~1860_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1860_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1859_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1861_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1858_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[11]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[11]~66 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[11]~66 .lut_mask = 64'h048C0404048C8C8C;
defparam \processador|FD|BancoReg|saidaB[11]~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N25
dffeas \processador|FD|memRAM|ram~45 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[11]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~45 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N29
dffeas \processador|FD|memRAM|ram~77 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[11]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~77 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N27
cyclonev_lcell_comb \processador|FD|memRAM|ram~116 (
// Equation(s):
// \processador|FD|memRAM|ram~116_combout  = ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final[0]~3_combout  & ((!\processador|FD|saidaULA_final~35_combout  & (\processador|FD|memRAM|ram~45_q )) # 
// (\processador|FD|saidaULA_final~35_combout  & ((\processador|FD|memRAM|ram~77_q ))))) # (\processador|FD|saidaULA_final[0]~3_combout  & (((\processador|FD|memRAM|ram~77_q )))) ) ) # ( !\processador|FD|result_slt [0] & ( 
// (!\processador|FD|saidaULA_final[0]~3_combout  & (\processador|FD|memRAM|ram~45_q )) # (\processador|FD|saidaULA_final[0]~3_combout  & ((\processador|FD|memRAM|ram~77_q ))) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datab(!\processador|FD|saidaULA_final~35_combout ),
	.datac(!\processador|FD|memRAM|ram~45_q ),
	.datad(!\processador|FD|memRAM|ram~77_q ),
	.datae(gnd),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~116 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~116 .lut_mask = 64'h0A5F0A5F087F087F;
defparam \processador|FD|memRAM|ram~116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N32
dffeas \processador|FD|BancoReg|registrador~528 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~528 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~528 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N29
dffeas \processador|FD|BancoReg|registrador~464 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~464 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~464 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N20
dffeas \processador|FD|BancoReg|registrador~336 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~336 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~336 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~400feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~400feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[10]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~400feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~400feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~400feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~400feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N50
dffeas \processador|FD|BancoReg|registrador~400 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~400feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~400 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~400 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~368feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~368feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[10]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~368feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~368feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~368feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~368feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N43
dffeas \processador|FD|BancoReg|registrador~368 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~368feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~368 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~368 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~304feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~304feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[10]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~304feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~304feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~304feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~304feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N40
dffeas \processador|FD|BancoReg|registrador~304 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~304feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~304 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~304 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1866 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1866_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~304_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~336_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~368_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~400_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~336_q ),
	.datab(!\processador|FD|BancoReg|registrador~400_q ),
	.datac(!\processador|FD|BancoReg|registrador~368_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~304_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1866_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1866 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1866 .lut_mask = 64'h0F550F3300FF00FF;
defparam \processador|FD|BancoReg|registrador~1866 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N7
dffeas \processador|FD|BancoReg|registrador~432DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~432DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~432DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~432DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1290 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1290_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1866_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1866_combout  & (\processador|FD|BancoReg|registrador~432DUPLICATE_q )) # (\processador|FD|BancoReg|registrador~1866_combout  & 
// ((\processador|FD|BancoReg|registrador~464_q )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1866_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1866_combout  & ((\processador|FD|BancoReg|registrador~496_q ))) # (\processador|FD|BancoReg|registrador~1866_combout  & (\processador|FD|BancoReg|registrador~528_q 
// ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~528_q ),
	.datac(!\processador|FD|BancoReg|registrador~496_q ),
	.datad(!\processador|FD|BancoReg|registrador~464_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1866_combout ),
	.datag(!\processador|FD|BancoReg|registrador~432DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1290 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1290 .lut_mask = 64'h05050505AAFFBBBB;
defparam \processador|FD|BancoReg|registrador~1290 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~976feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~976feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[10]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~976feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~976feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~976feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~976feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N53
dffeas \processador|FD|BancoReg|registrador~976 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~976feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~976 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~976 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N49
dffeas \processador|FD|BancoReg|registrador~848 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~848 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~848 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N8
dffeas \processador|FD|BancoReg|registrador~880 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~880 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~880 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N32
dffeas \processador|FD|BancoReg|registrador~912 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~912 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~912 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~816feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~816feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[10]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~816feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~816feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~816feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~816feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N31
dffeas \processador|FD|BancoReg|registrador~816 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~816feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~816 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~816 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1874 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1874_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~816_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~848_q ))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~880_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~912_q ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~848_q ),
	.datac(!\processador|FD|BancoReg|registrador~880_q ),
	.datad(!\processador|FD|BancoReg|registrador~912_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~816_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1874_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1874 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1874 .lut_mask = 64'h1B1B0A5F55555555;
defparam \processador|FD|BancoReg|registrador~1874 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1008feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1008feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[10]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1008feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1008feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1008feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1008feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N10
dffeas \processador|FD|BancoReg|registrador~1008 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1008feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1008 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1008 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N7
dffeas \processador|FD|BancoReg|registrador~1040 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1040_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1040 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1040 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~944feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~944feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[10]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~944feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~944feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~944feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~944feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N37
dffeas \processador|FD|BancoReg|registrador~944 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~944feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~944 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~944 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1298 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1298_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|BancoReg|registrador~1874_combout  & (((\processador|FD|BancoReg|registrador~944_q  & 
// ((\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|BancoReg|registrador~1874_combout  & ((((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~976_q ))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~1874_combout  & (\processador|FD|BancoReg|registrador~1008_q  & ((\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # 
// (\processador|FD|BancoReg|registrador~1874_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~1040_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~976_q ),
	.datab(!\processador|FD|BancoReg|registrador~1874_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1008_q ),
	.datad(!\processador|FD|BancoReg|registrador~1040_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~944_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1298 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1298 .lut_mask = 64'h333333331D1D0C3F;
defparam \processador|FD|BancoReg|registrador~1298 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N56
dffeas \processador|FD|BancoReg|registrador~720 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~720 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~720 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~784feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~784feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[10]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~784feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~784feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~784feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~784feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N28
dffeas \processador|FD|BancoReg|registrador~784 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~784feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~784 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~784 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~752feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~752feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[10]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~752feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~752feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~752feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~752feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N59
dffeas \processador|FD|BancoReg|registrador~752 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~752feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~752 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~752 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~592feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~592feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[10]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~592feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~592feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~592feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~592feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N20
dffeas \processador|FD|BancoReg|registrador~592 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~592feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~592 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~592 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N7
dffeas \processador|FD|BancoReg|registrador~624 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~624 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~624 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N34
dffeas \processador|FD|BancoReg|registrador~656 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~656 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~656 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N16
dffeas \processador|FD|BancoReg|registrador~560 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~560 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~560 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1870 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1870_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~560_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~592_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~624_q )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((\processador|FD|BancoReg|registrador~656_q )))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~592_q ),
	.datac(!\processador|FD|BancoReg|registrador~624_q ),
	.datad(!\processador|FD|BancoReg|registrador~656_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~560_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1870_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1870 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1870 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \processador|FD|BancoReg|registrador~1870 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~688feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~688feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[10]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~688feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~688feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~688feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~688feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N22
dffeas \processador|FD|BancoReg|registrador~688 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~688feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~688 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~688 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1294 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1294_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1870_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1870_combout  & ((\processador|FD|BancoReg|registrador~688_q ))) # (\processador|FD|BancoReg|registrador~1870_combout  & (\processador|FD|BancoReg|registrador~720_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1870_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1870_combout  & ((\processador|FD|BancoReg|registrador~752_q ))) # (\processador|FD|BancoReg|registrador~1870_combout  & (\processador|FD|BancoReg|registrador~784_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~720_q ),
	.datab(!\processador|FD|BancoReg|registrador~784_q ),
	.datac(!\processador|FD|BancoReg|registrador~752_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1870_combout ),
	.datag(!\processador|FD|BancoReg|registrador~688_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1294 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1294 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1294 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N2
dffeas \processador|FD|BancoReg|registrador~272 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~272 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~272 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N31
dffeas \processador|FD|BancoReg|registrador~208 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~208 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N31
dffeas \processador|FD|BancoReg|registrador~240 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~240 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N52
dffeas \processador|FD|BancoReg|registrador~144 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~144 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~144 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~112feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~112feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[10]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~112feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~112feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~112feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~112feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N16
dffeas \processador|FD|BancoReg|registrador~112 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~112 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N44
dffeas \processador|FD|BancoReg|registrador~80 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~80 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~48feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~48feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[10]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~48feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~48feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~48feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~48feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N58
dffeas \processador|FD|BancoReg|registrador~48 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~48 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~48 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1862 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1862_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~48_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~80_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~112_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~144_q ))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~144_q ),
	.datac(!\processador|FD|BancoReg|registrador~112_q ),
	.datad(!\processador|FD|BancoReg|registrador~80_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~48_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1862_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1862 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1862 .lut_mask = 64'h0A5F1B1B55555555;
defparam \processador|FD|BancoReg|registrador~1862 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~176feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~176feeder_combout  = \processador|FD|muxULAram|saida_MUX[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~176feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~176feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~176feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processador|FD|BancoReg|registrador~176feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N58
dffeas \processador|FD|BancoReg|registrador~176 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~176feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~176 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~176 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1286 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1286_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1862_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1862_combout  & ((\processador|FD|BancoReg|registrador~176_q ))) # (\processador|FD|BancoReg|registrador~1862_combout  & (\processador|FD|BancoReg|registrador~208_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1862_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1862_combout  & ((\processador|FD|BancoReg|registrador~240_q ))) # (\processador|FD|BancoReg|registrador~1862_combout  & (\processador|FD|BancoReg|registrador~272_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~272_q ),
	.datab(!\processador|FD|BancoReg|registrador~208_q ),
	.datac(!\processador|FD|BancoReg|registrador~240_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1862_combout ),
	.datag(!\processador|FD|BancoReg|registrador~176_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1286 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1286 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1286 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N24
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[10]~34 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[10]~34_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1286_combout 
// )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1294_combout )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1290_combout )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1298_combout )))))) ) )

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1290_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1298_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1294_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1286_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[10]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[10]~34 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[10]~34 .lut_mask = 64'h0808082A2A2A082A;
defparam \processador|FD|BancoReg|saidaA[10]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N55
dffeas \processador|FD|BancoReg|registrador~143 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~143 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~143 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N49
dffeas \processador|FD|BancoReg|registrador~527DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~527feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~527DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~527DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~527DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N38
dffeas \processador|FD|BancoReg|registrador~399DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~399DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~399DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~399DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N32
dffeas \processador|FD|BancoReg|registrador~271 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~271 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~271 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1901 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1901_combout  = ( \processador|FD|BancoReg|registrador~399DUPLICATE_q  & ( \processador|FD|BancoReg|registrador~271_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~28_combout )) # (\processador|FD|BancoReg|registrador~143_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (((\processador|FD|BancoReg|registrador~527DUPLICATE_q ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~28_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~399DUPLICATE_q  & ( \processador|FD|BancoReg|registrador~271_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~143_q  & (\processador|FD|fetchInstruction|ROM|memROM~28_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (((\processador|FD|BancoReg|registrador~527DUPLICATE_q ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~28_combout )))) ) ) ) # ( \processador|FD|BancoReg|registrador~399DUPLICATE_q  & ( !\processador|FD|BancoReg|registrador~271_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~28_combout )) # (\processador|FD|BancoReg|registrador~143_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// \processador|FD|BancoReg|registrador~527DUPLICATE_q )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~399DUPLICATE_q  & ( !\processador|FD|BancoReg|registrador~271_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~143_q  & (\processador|FD|fetchInstruction|ROM|memROM~28_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// \processador|FD|BancoReg|registrador~527DUPLICATE_q )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(!\processador|FD|BancoReg|registrador~143_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datad(!\processador|FD|BancoReg|registrador~527DUPLICATE_q ),
	.datae(!\processador|FD|BancoReg|registrador~399DUPLICATE_q ),
	.dataf(!\processador|FD|BancoReg|registrador~271_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1901_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1901 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1901 .lut_mask = 64'h0252A2F20757A7F7;
defparam \processador|FD|BancoReg|registrador~1901 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N17
dffeas \processador|FD|BancoReg|registrador~111 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~111 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N14
dffeas \processador|FD|BancoReg|registrador~495 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~495 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~495 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~367feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~367feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[9]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~367feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~367feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~367feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~367feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N14
dffeas \processador|FD|BancoReg|registrador~367 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~367feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~367 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~367 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~239feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~239feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[9]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~239feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~239feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~239feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~239feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N13
dffeas \processador|FD|BancoReg|registrador~239 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~239 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~239 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1900 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1900_combout  = ( \processador|FD|BancoReg|registrador~367_q  & ( \processador|FD|BancoReg|registrador~239_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~28_combout )) # (\processador|FD|BancoReg|registrador~111_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # 
// (\processador|FD|BancoReg|registrador~495_q )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~367_q  & ( \processador|FD|BancoReg|registrador~239_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~111_q  & ((\processador|FD|fetchInstruction|ROM|memROM~28_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # 
// (\processador|FD|BancoReg|registrador~495_q )))) ) ) ) # ( \processador|FD|BancoReg|registrador~367_q  & ( !\processador|FD|BancoReg|registrador~239_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~28_combout )) # (\processador|FD|BancoReg|registrador~111_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (((\processador|FD|BancoReg|registrador~495_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~367_q  & ( !\processador|FD|BancoReg|registrador~239_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~111_q  & ((\processador|FD|fetchInstruction|ROM|memROM~28_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (((\processador|FD|BancoReg|registrador~495_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~111_q ),
	.datab(!\processador|FD|BancoReg|registrador~495_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datae(!\processador|FD|BancoReg|registrador~367_q ),
	.dataf(!\processador|FD|BancoReg|registrador~239_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1900_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1900 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1900 .lut_mask = 64'h0350F350035FF35F;
defparam \processador|FD|BancoReg|registrador~1900 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~79feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~79feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[9]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~79feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~79feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~79feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~79feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N2
dffeas \processador|FD|BancoReg|registrador~79 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~79 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N50
dffeas \processador|FD|BancoReg|registrador~463 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~463 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~463 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~207feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~207feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[9]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~207feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~207feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~207feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~207feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N41
dffeas \processador|FD|BancoReg|registrador~207 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~207feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~207 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~207 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~335feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~335feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[9]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~335feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~335feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~335feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~335feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N2
dffeas \processador|FD|BancoReg|registrador~335 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~335feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~335 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~335 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1899 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1899_combout  = ( \processador|FD|BancoReg|registrador~335_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~463_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~207_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~335_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~463_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~207_q ))) ) ) ) # ( \processador|FD|BancoReg|registrador~335_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # 
// (\processador|FD|BancoReg|registrador~79_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~335_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|BancoReg|registrador~79_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~28_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~79_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datac(!\processador|FD|BancoReg|registrador~463_q ),
	.datad(!\processador|FD|BancoReg|registrador~207_q ),
	.datae(!\processador|FD|BancoReg|registrador~335_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1899_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1899 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1899 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \processador|FD|BancoReg|registrador~1899 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N23
dffeas \processador|FD|BancoReg|registrador~175 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~175 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N44
dffeas \processador|FD|BancoReg|registrador~47 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~47 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N7
dffeas \processador|FD|BancoReg|registrador~431 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~431 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~431 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~303feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~303feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[9]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~303feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~303feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~303feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~303feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N7
dffeas \processador|FD|BancoReg|registrador~303 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~303feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~303 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~303 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1898 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1898_combout  = ( \processador|FD|BancoReg|registrador~303_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~431_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~175_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~303_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~431_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~175_q )) ) ) ) # ( \processador|FD|BancoReg|registrador~303_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # 
// (\processador|FD|BancoReg|registrador~47_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~303_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|BancoReg|registrador~47_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~28_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~175_q ),
	.datab(!\processador|FD|BancoReg|registrador~47_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datad(!\processador|FD|BancoReg|registrador~431_q ),
	.datae(!\processador|FD|BancoReg|registrador~303_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1898_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1898 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1898 .lut_mask = 64'h0303F3F305F505F5;
defparam \processador|FD|BancoReg|registrador~1898 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N24
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[9]~42 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[9]~42_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~1899_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~1898_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~1901_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~1900_combout )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1901_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1900_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1899_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1898_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[9]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[9]~42 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[9]~42 .lut_mask = 64'h05AF272700000000;
defparam \processador|FD|BancoReg|saidaB[9]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N7
dffeas \processador|FD|BancoReg|registrador~782 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~782 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~782 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~718feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~718feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~718feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~718feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~718feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~718feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N46
dffeas \processador|FD|BancoReg|registrador~718 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~718feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~718 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~718 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~750feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~750feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~750feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~750feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~750feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~750feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N59
dffeas \processador|FD|BancoReg|registrador~750 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~750feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~750 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~750 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~590feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~590feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~590feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~590feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~590feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~590feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N1
dffeas \processador|FD|BancoReg|registrador~590 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~590feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~590 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~590 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~654feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~654feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~654feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~654feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~654feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~654feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N44
dffeas \processador|FD|BancoReg|registrador~654 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~654feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~654 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~654 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~622feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~622feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~622feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~622feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~622feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~622feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N2
dffeas \processador|FD|BancoReg|registrador~622 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~622feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~622 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~622 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~558feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~558feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~558feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~558feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~558feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~558feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N23
dffeas \processador|FD|BancoReg|registrador~558 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~558feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~558 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~558 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1910 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1910_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~558_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~590_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~622_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~654_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~590_q ),
	.datab(!\processador|FD|BancoReg|registrador~654_q ),
	.datac(!\processador|FD|BancoReg|registrador~622_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~558_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1910_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1910 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1910 .lut_mask = 64'h0F550F3300FF00FF;
defparam \processador|FD|BancoReg|registrador~1910 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~686feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~686feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~686feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~686feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~686feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~686feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N40
dffeas \processador|FD|BancoReg|registrador~686 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~686feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~686 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~686 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1327 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1327_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1910_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1910_combout  & ((\processador|FD|BancoReg|registrador~686_q ))) # (\processador|FD|BancoReg|registrador~1910_combout  & (\processador|FD|BancoReg|registrador~718_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1910_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1910_combout  & ((\processador|FD|BancoReg|registrador~750_q ))) # (\processador|FD|BancoReg|registrador~1910_combout  & (\processador|FD|BancoReg|registrador~782_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~782_q ),
	.datab(!\processador|FD|BancoReg|registrador~718_q ),
	.datac(!\processador|FD|BancoReg|registrador~750_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1910_combout ),
	.datag(!\processador|FD|BancoReg|registrador~686_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1327 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1327 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1327 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N56
dffeas \processador|FD|BancoReg|registrador~1038 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1038_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1038 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1038 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~974feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~974feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~974feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~974feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~974feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~974feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N58
dffeas \processador|FD|BancoReg|registrador~974 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~974feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~974 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~974 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1006feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1006feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1006feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1006feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1006feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1006feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N46
dffeas \processador|FD|BancoReg|registrador~1006 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1006feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1006 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1006 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N31
dffeas \processador|FD|BancoReg|registrador~910 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~910 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~910 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N10
dffeas \processador|FD|BancoReg|registrador~846 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~846 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~846 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N46
dffeas \processador|FD|BancoReg|registrador~878 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~878 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~878 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~814feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~814feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~814feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~814feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~814feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~814feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N38
dffeas \processador|FD|BancoReg|registrador~814 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~814feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~814 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~814 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1914 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1914_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~814_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~846_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~878_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~910_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~910_q ),
	.datab(!\processador|FD|BancoReg|registrador~846_q ),
	.datac(!\processador|FD|BancoReg|registrador~878_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~814_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1914_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1914 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1914 .lut_mask = 64'h0F330F5500FF00FF;
defparam \processador|FD|BancoReg|registrador~1914 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~942feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~942feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~942feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~942feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~942feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~942feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N7
dffeas \processador|FD|BancoReg|registrador~942 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~942feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~942 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~942 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1331 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1331_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1914_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1914_combout  & ((\processador|FD|BancoReg|registrador~942_q ))) # (\processador|FD|BancoReg|registrador~1914_combout  & (\processador|FD|BancoReg|registrador~974_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1914_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1914_combout  & ((\processador|FD|BancoReg|registrador~1006_q ))) # (\processador|FD|BancoReg|registrador~1914_combout  & (\processador|FD|BancoReg|registrador~1038_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1038_q ),
	.datab(!\processador|FD|BancoReg|registrador~974_q ),
	.datac(!\processador|FD|BancoReg|registrador~1006_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1914_combout ),
	.datag(!\processador|FD|BancoReg|registrador~942_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1331 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1331 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1331 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~526feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~526feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~526feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~526feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~526feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~526feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N35
dffeas \processador|FD|BancoReg|registrador~526 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~526feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~526 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~526 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~494feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~494feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~494feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~494feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~494feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~494feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N40
dffeas \processador|FD|BancoReg|registrador~494 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~494feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~494 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N22
dffeas \processador|FD|BancoReg|registrador~462 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~462 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~462 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~398feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~398feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~398feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~398feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~398feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~398feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N56
dffeas \processador|FD|BancoReg|registrador~398 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~398feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~398 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~398 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N55
dffeas \processador|FD|BancoReg|registrador~334 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~334 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~334 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~366feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~366feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~366feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~366feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~366feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~366feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N47
dffeas \processador|FD|BancoReg|registrador~366 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~366feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~366 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~366 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N25
dffeas \processador|FD|BancoReg|registrador~302DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~302DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~302DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~302DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1906 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1906_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((\processador|FD|BancoReg|registrador~302DUPLICATE_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~334_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((\processador|FD|BancoReg|registrador~366_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~398_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout 
// ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~398_q ),
	.datab(!\processador|FD|BancoReg|registrador~334_q ),
	.datac(!\processador|FD|BancoReg|registrador~366_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~302DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1906_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1906 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1906 .lut_mask = 64'h0F000F0033FF55FF;
defparam \processador|FD|BancoReg|registrador~1906 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~430feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~430feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~430feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~430feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~430feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~430feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N43
dffeas \processador|FD|BancoReg|registrador~430DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~430feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~430DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~430DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~430DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1323 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1323_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1906_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1906_combout  & (\processador|FD|BancoReg|registrador~430DUPLICATE_q )) # (\processador|FD|BancoReg|registrador~1906_combout  & 
// ((\processador|FD|BancoReg|registrador~462_q )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1906_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1906_combout  & ((\processador|FD|BancoReg|registrador~494_q ))) # (\processador|FD|BancoReg|registrador~1906_combout  & (\processador|FD|BancoReg|registrador~526_q 
// ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~526_q ),
	.datac(!\processador|FD|BancoReg|registrador~494_q ),
	.datad(!\processador|FD|BancoReg|registrador~462_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1906_combout ),
	.datag(!\processador|FD|BancoReg|registrador~430DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1323 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1323 .lut_mask = 64'h05050505AAFFBBBB;
defparam \processador|FD|BancoReg|registrador~1323 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~206feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~206feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~206feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~206feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~206feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~206feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N55
dffeas \processador|FD|BancoReg|registrador~206 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~206 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N46
dffeas \processador|FD|BancoReg|registrador~238DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~238DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~238DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~238DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~142feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~142feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~142feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~142feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~142feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~142feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N8
dffeas \processador|FD|BancoReg|registrador~142 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~142 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~142 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~110feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~110feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~110feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~110feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~110feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~110feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N44
dffeas \processador|FD|BancoReg|registrador~110 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~110 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~78feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~78feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~78feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~78feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~78feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~78feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N44
dffeas \processador|FD|BancoReg|registrador~78 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~78 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~46feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~46feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~46feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~46feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~46feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~46feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N50
dffeas \processador|FD|BancoReg|registrador~46 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~46 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1902 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1902_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~46_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~78_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~110_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~142_q ))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~142_q ),
	.datac(!\processador|FD|BancoReg|registrador~110_q ),
	.datad(!\processador|FD|BancoReg|registrador~78_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~46_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1902_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1902 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1902 .lut_mask = 64'h0A5F1B1B55555555;
defparam \processador|FD|BancoReg|registrador~1902 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~174feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~174feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~174feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~174feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~174feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~174feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N44
dffeas \processador|FD|BancoReg|registrador~174 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~174feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~174 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~174 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1319 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1319_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1902_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1902_combout  & ((\processador|FD|BancoReg|registrador~174_q ))) # (\processador|FD|BancoReg|registrador~1902_combout  & (\processador|FD|BancoReg|registrador~206_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1902_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1902_combout  & ((\processador|FD|BancoReg|registrador~238DUPLICATE_q ))) # (\processador|FD|BancoReg|registrador~1902_combout  & (\processador|FD|BancoReg|registrador~270_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~206_q ),
	.datab(!\processador|FD|BancoReg|registrador~270_q ),
	.datac(!\processador|FD|BancoReg|registrador~238DUPLICATE_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1902_combout ),
	.datag(!\processador|FD|BancoReg|registrador~174_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1319 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1319 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1319 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1335 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1335_combout  = ( \processador|FD|BancoReg|registrador~1323_combout  & ( \processador|FD|BancoReg|registrador~1319_combout  & ( (!\processador|FD|mux_JR|saida_MUX[4]~1_combout ) # 
// ((!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (\processador|FD|BancoReg|registrador~1327_combout )) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ((\processador|FD|BancoReg|registrador~1331_combout )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1323_combout  & ( \processador|FD|BancoReg|registrador~1319_combout  & ( (!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((!\processador|FD|mux_JR|saida_MUX[3]~0_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (\processador|FD|BancoReg|registrador~1327_combout )) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & 
// ((\processador|FD|BancoReg|registrador~1331_combout ))))) ) ) ) # ( \processador|FD|BancoReg|registrador~1323_combout  & ( !\processador|FD|BancoReg|registrador~1319_combout  & ( (!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & 
// (((\processador|FD|mux_JR|saida_MUX[3]~0_combout )))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (\processador|FD|BancoReg|registrador~1327_combout )) # 
// (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ((\processador|FD|BancoReg|registrador~1331_combout ))))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1323_combout  & ( !\processador|FD|BancoReg|registrador~1319_combout  & ( 
// (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (\processador|FD|BancoReg|registrador~1327_combout )) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & 
// ((\processador|FD|BancoReg|registrador~1331_combout ))))) ) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1327_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1331_combout ),
	.datad(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1323_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1319_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1335 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1335 .lut_mask = 64'h110511AFBB05BBAF;
defparam \processador|FD|BancoReg|registrador~1335 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N51
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[8]~5 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[8]~5_combout  = ( \processador|FD|BancoReg|registrador~1335_combout  & ( !\processador|FD|BancoReg|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1335_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[8]~5 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[8]~5 .lut_mask = 64'h00000000FF00FF00;
defparam \processador|FD|BancoReg|saidaA[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout  = SUM(( \processador|FD|SOMA|Add0~61_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62  = CARRY(( \processador|FD|SOMA|Add0~61_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datad(!\processador|FD|SOMA|Add0~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61 .lut_mask = 64'h0000F7F7000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N26
dffeas \processador|FD|BancoReg|registrador~932 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~932 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~932 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N31
dffeas \processador|FD|BancoReg|registrador~900 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~900 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~900 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N44
dffeas \processador|FD|BancoReg|registrador~868 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~868 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~868 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N2
dffeas \processador|FD|BancoReg|registrador~836 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~836 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~836 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2116 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2116_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~836_q 
// )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~868_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~900_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~932_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~932_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~900_q ),
	.datad(!\processador|FD|BancoReg|registrador~868_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~836_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2116 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2116 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \processador|FD|BancoReg|registrador~2116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1028feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1028feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[30]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1028feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1028feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1028feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1028feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N25
dffeas \processador|FD|BancoReg|registrador~1028 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1028feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1028 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1028 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N16
dffeas \processador|FD|BancoReg|registrador~996 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~996 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~996 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N20
dffeas \processador|FD|BancoReg|registrador~1060 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1060_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1060 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1060 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N35
dffeas \processador|FD|BancoReg|registrador~964 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~964 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~964 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1498 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1498_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (\processador|FD|BancoReg|registrador~2116_combout )) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2116_combout  & (\processador|FD|BancoReg|registrador~964_q )) # (\processador|FD|BancoReg|registrador~2116_combout  & (((\processador|FD|BancoReg|registrador~996_q 
// )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (\processador|FD|BancoReg|registrador~2116_combout )) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~2116_combout  & (\processador|FD|BancoReg|registrador~1028_q )) # (\processador|FD|BancoReg|registrador~2116_combout  & (((\processador|FD|BancoReg|registrador~1060_q )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~2116_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1028_q ),
	.datad(!\processador|FD|BancoReg|registrador~996_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1060_q ),
	.datag(!\processador|FD|BancoReg|registrador~964_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1498_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1498 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1498 .lut_mask = 64'h2637262626373737;
defparam \processador|FD|BancoReg|registrador~1498 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N32
dffeas \processador|FD|BancoReg|registrador~484 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~484 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N44
dffeas \processador|FD|BancoReg|registrador~516 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~516 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~516 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N32
dffeas \processador|FD|BancoReg|registrador~420 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~420 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~420 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~356feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~356feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[30]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~356feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~356feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~356feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~356feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N22
dffeas \processador|FD|BancoReg|registrador~356 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~356feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~356 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~356 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N25
dffeas \processador|FD|BancoReg|registrador~388 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~388 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~388 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~324feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~324feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[30]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~324feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~324feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~324feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~324feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N5
dffeas \processador|FD|BancoReg|registrador~324 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~324feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~324 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~324 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2108 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2108_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~324_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~356_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~388_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~420_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~420_q ),
	.datab(!\processador|FD|BancoReg|registrador~356_q ),
	.datac(!\processador|FD|BancoReg|registrador~388_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~324_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2108 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2108 .lut_mask = 64'h0F330F5500FF00FF;
defparam \processador|FD|BancoReg|registrador~2108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~548feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~548feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[30]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~548feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~548feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~548feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~548feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N13
dffeas \processador|FD|BancoReg|registrador~548 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~548feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~548 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~548 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~452feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~452feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[30]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~452feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~452feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~452feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~452feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N4
dffeas \processador|FD|BancoReg|registrador~452DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~452feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~452DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~452DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~452DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1490 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1490_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2108_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2108_combout  & (((\processador|FD|BancoReg|registrador~452DUPLICATE_q )))) # (\processador|FD|BancoReg|registrador~2108_combout  & 
// (\processador|FD|BancoReg|registrador~484_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2108_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~2108_combout  & (\processador|FD|BancoReg|registrador~516_q )) # (\processador|FD|BancoReg|registrador~2108_combout  & ((\processador|FD|BancoReg|registrador~548_q 
// )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~484_q ),
	.datac(!\processador|FD|BancoReg|registrador~516_q ),
	.datad(!\processador|FD|BancoReg|registrador~2108_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~548_q ),
	.datag(!\processador|FD|BancoReg|registrador~452DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1490_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1490 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1490 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \processador|FD|BancoReg|registrador~1490 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N31
dffeas \processador|FD|BancoReg|registrador~644 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~644 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~644 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N5
dffeas \processador|FD|BancoReg|registrador~612 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~612 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~612 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N43
dffeas \processador|FD|BancoReg|registrador~676 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~676 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~676 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N49
dffeas \processador|FD|BancoReg|registrador~580 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~580 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~580 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2112 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2112_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~580_q 
// )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~612_q )))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (\processador|FD|mux_JR|saida_MUX[0]~2_combout )) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~644_q )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (((\processador|FD|BancoReg|registrador~676_q )))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (\processador|FD|mux_JR|saida_MUX[0]~2_combout )) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~644_q ),
	.datad(!\processador|FD|BancoReg|registrador~612_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~676_q ),
	.datag(!\processador|FD|BancoReg|registrador~580_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2112 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2112 .lut_mask = 64'h193B1919193B3B3B;
defparam \processador|FD|BancoReg|registrador~2112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~772feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~772feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[30]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~772feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~772feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~772feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~772feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N49
dffeas \processador|FD|BancoReg|registrador~772 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~772feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~772 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~772 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N10
dffeas \processador|FD|BancoReg|registrador~740 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~740 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~740 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N38
dffeas \processador|FD|BancoReg|registrador~804 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~804 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~804 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N49
dffeas \processador|FD|BancoReg|registrador~708 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~708 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~708 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1494 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1494_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (\processador|FD|BancoReg|registrador~2112_combout )) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2112_combout  & (\processador|FD|BancoReg|registrador~708_q )) # (\processador|FD|BancoReg|registrador~2112_combout  & (((\processador|FD|BancoReg|registrador~740_q 
// )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (\processador|FD|BancoReg|registrador~2112_combout )) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~2112_combout  & (\processador|FD|BancoReg|registrador~772_q )) # (\processador|FD|BancoReg|registrador~2112_combout  & (((\processador|FD|BancoReg|registrador~804_q )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~2112_combout ),
	.datac(!\processador|FD|BancoReg|registrador~772_q ),
	.datad(!\processador|FD|BancoReg|registrador~740_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~804_q ),
	.datag(!\processador|FD|BancoReg|registrador~708_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1494_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1494 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1494 .lut_mask = 64'h2637262626373737;
defparam \processador|FD|BancoReg|registrador~1494 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N2
dffeas \processador|FD|BancoReg|registrador~260 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~260 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~260 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N1
dffeas \processador|FD|BancoReg|registrador~228 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~228 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N38
dffeas \processador|FD|BancoReg|registrador~100 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~100 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~164feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~164feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[30]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~164feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~164feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~164feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~164feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N13
dffeas \processador|FD|BancoReg|registrador~164DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~164feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~164DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~164DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~164DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N52
dffeas \processador|FD|BancoReg|registrador~132DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~132DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~132DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~132DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~68feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~68feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[30]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~68feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~68feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~68feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~68feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N13
dffeas \processador|FD|BancoReg|registrador~68 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~68 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~68 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2104 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2104_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~68_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~100_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~132DUPLICATE_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~164DUPLICATE_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~100_q ),
	.datab(!\processador|FD|BancoReg|registrador~164DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~132DUPLICATE_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2104 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2104 .lut_mask = 64'h0F550F3300FF00FF;
defparam \processador|FD|BancoReg|registrador~2104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N8
dffeas \processador|FD|BancoReg|registrador~196 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~196 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~196 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1486 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1486_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2104_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~2104_combout  & (\processador|FD|BancoReg|registrador~196_q )) # (\processador|FD|BancoReg|registrador~2104_combout  & ((\processador|FD|BancoReg|registrador~228_q 
// )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2104_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~2104_combout  & ((\processador|FD|BancoReg|registrador~260_q ))) # (\processador|FD|BancoReg|registrador~2104_combout  & (\processador|FD|BancoReg|registrador~292_q ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~292_q ),
	.datac(!\processador|FD|BancoReg|registrador~260_q ),
	.datad(!\processador|FD|BancoReg|registrador~228_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2104_combout ),
	.datag(!\processador|FD|BancoReg|registrador~196_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1486_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1486 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1486 .lut_mask = 64'h05050505AAFFBBBB;
defparam \processador|FD|BancoReg|registrador~1486 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N21
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[30]~26 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[30]~26_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & (((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1486_combout 
// )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((\processador|FD|BancoReg|registrador~1494_combout )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1490_combout )))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1498_combout )))) ) )

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1498_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1490_combout ),
	.datad(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1494_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1486_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[30]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[30]~26 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[30]~26 .lut_mask = 64'h0A000A220AAA0A22;
defparam \processador|FD|BancoReg|saidaA[30]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~99feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~99feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[29]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~99feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~99feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~99feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~99feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N7
dffeas \processador|FD|BancoReg|registrador~99 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~99 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N5
dffeas \processador|FD|BancoReg|registrador~227 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~227 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N35
dffeas \processador|FD|BancoReg|registrador~483 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~483 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~483 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N40
dffeas \processador|FD|BancoReg|registrador~355DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~355DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~355DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~355DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2141 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2141_combout  = ( \processador|FD|BancoReg|registrador~483_q  & ( \processador|FD|BancoReg|registrador~355DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~99_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~227_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~483_q  & ( \processador|FD|BancoReg|registrador~355DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~29_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~99_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((\processador|FD|BancoReg|registrador~227_q ))))) ) ) ) # ( \processador|FD|BancoReg|registrador~483_q  & ( !\processador|FD|BancoReg|registrador~355DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~99_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~227_q ))))) ) ) ) # ( !\processador|FD|BancoReg|registrador~483_q  & ( !\processador|FD|BancoReg|registrador~355DUPLICATE_q  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~99_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((\processador|FD|BancoReg|registrador~227_q ))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|BancoReg|registrador~99_q ),
	.datad(!\processador|FD|BancoReg|registrador~227_q ),
	.datae(!\processador|FD|BancoReg|registrador~483_q ),
	.dataf(!\processador|FD|BancoReg|registrador~355DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2141 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2141 .lut_mask = 64'h041526378C9DAEBF;
defparam \processador|FD|BancoReg|registrador~2141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N35
dffeas \processador|FD|BancoReg|registrador~131DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~131DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~131DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~131DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~259feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~259feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[29]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~259feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~259feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~259feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~259feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N58
dffeas \processador|FD|BancoReg|registrador~259 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~259feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~259 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~259 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N14
dffeas \processador|FD|BancoReg|registrador~515 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~515 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~515 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N38
dffeas \processador|FD|BancoReg|registrador~387 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~387 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~387 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2142 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2142_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~259_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~131DUPLICATE_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~515_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( 
// \processador|FD|BancoReg|registrador~387_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~131DUPLICATE_q ),
	.datab(!\processador|FD|BancoReg|registrador~259_q ),
	.datac(!\processador|FD|BancoReg|registrador~515_q ),
	.datad(!\processador|FD|BancoReg|registrador~387_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2142 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2142 .lut_mask = 64'h00FF0F0F55553333;
defparam \processador|FD|BancoReg|registrador~2142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~419feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~419feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[29]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~419feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~419feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~419feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~419feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N19
dffeas \processador|FD|BancoReg|registrador~419 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~419feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~419 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~419 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N26
dffeas \processador|FD|BancoReg|registrador~291 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~291 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~291 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~163feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~163feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[29]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~163feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~163feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~163feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~163feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N37
dffeas \processador|FD|BancoReg|registrador~163 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~163 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N25
dffeas \processador|FD|BancoReg|registrador~547DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~547DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~547DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~547DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2143 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2143_combout  = ( \processador|FD|BancoReg|registrador~163_q  & ( \processador|FD|BancoReg|registrador~547DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~28_combout )) # (\processador|FD|BancoReg|registrador~419_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # 
// (\processador|FD|BancoReg|registrador~291_q )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~163_q  & ( \processador|FD|BancoReg|registrador~547DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~419_q  & (!\processador|FD|fetchInstruction|ROM|memROM~28_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # 
// (\processador|FD|BancoReg|registrador~291_q )))) ) ) ) # ( \processador|FD|BancoReg|registrador~163_q  & ( !\processador|FD|BancoReg|registrador~547DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~28_combout )) # (\processador|FD|BancoReg|registrador~419_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// \processador|FD|BancoReg|registrador~291_q )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~163_q  & ( !\processador|FD|BancoReg|registrador~547DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~419_q  & (!\processador|FD|fetchInstruction|ROM|memROM~28_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// \processador|FD|BancoReg|registrador~291_q )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(!\processador|FD|BancoReg|registrador~419_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datad(!\processador|FD|BancoReg|registrador~291_q ),
	.datae(!\processador|FD|BancoReg|registrador~163_q ),
	.dataf(!\processador|FD|BancoReg|registrador~547DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2143 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2143 .lut_mask = 64'h20252A2F70757A7F;
defparam \processador|FD|BancoReg|registrador~2143 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N56
dffeas \processador|FD|BancoReg|registrador~451 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~451 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~451 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N22
dffeas \processador|FD|BancoReg|registrador~195 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~195 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~195 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~67feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~67feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[29]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~67feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~67feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~67feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~67feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N41
dffeas \processador|FD|BancoReg|registrador~67 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~67 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~67 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~323feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~323feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[29]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~323feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~323feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~323feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~323feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N35
dffeas \processador|FD|BancoReg|registrador~323 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~323feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~323 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~323 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2140 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2140_combout  = ( \processador|FD|BancoReg|registrador~323_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~451_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~195_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~323_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~451_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~195_q ))) ) ) ) # ( \processador|FD|BancoReg|registrador~323_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # 
// (\processador|FD|BancoReg|registrador~67_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~323_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// \processador|FD|BancoReg|registrador~67_q ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~451_q ),
	.datab(!\processador|FD|BancoReg|registrador~195_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datad(!\processador|FD|BancoReg|registrador~67_q ),
	.datae(!\processador|FD|BancoReg|registrador~323_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2140 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2140 .lut_mask = 64'h000FF0FF53535353;
defparam \processador|FD|BancoReg|registrador~2140 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N39
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[29]~18 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[29]~18_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~2141_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~2140_combout )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~2143_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~2142_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2141_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2142_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2143_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datag(!\processador|FD|BancoReg|registrador~2140_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[29]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[29]~18 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[29]~18 .lut_mask = 64'h474703CF00000000;
defparam \processador|FD|BancoReg|saidaB[29]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N7
dffeas \processador|FD|BancoReg|registrador~418 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~418 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~418 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~354feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~354feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[28]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~354feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~354feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~354feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~354feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N37
dffeas \processador|FD|BancoReg|registrador~354DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~354feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~354DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~354DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~354DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~386feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~386feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[28]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~386feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~386feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~386feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~386feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N43
dffeas \processador|FD|BancoReg|registrador~386 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~386feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~386 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~386 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~322feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~322feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[28]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~322feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~322feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~322feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~322feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N43
dffeas \processador|FD|BancoReg|registrador~322 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~322feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~322 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~322 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2161 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2161_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~322_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~418_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~386_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// \processador|FD|BancoReg|registrador~322_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~25_combout ) # (\processador|FD|BancoReg|registrador~354DUPLICATE_q ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// !\processador|FD|BancoReg|registrador~322_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~418_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~386_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( !\processador|FD|BancoReg|registrador~322_q  & ( (\processador|FD|BancoReg|registrador~354DUPLICATE_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~418_q ),
	.datab(!\processador|FD|BancoReg|registrador~354DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datad(!\processador|FD|BancoReg|registrador~386_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~322_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2161 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2161 .lut_mask = 64'h3030505F3F3F505F;
defparam \processador|FD|BancoReg|registrador~2161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N50
dffeas \processador|FD|BancoReg|registrador~290 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~290 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N25
dffeas \processador|FD|BancoReg|registrador~226 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~226 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N26
dffeas \processador|FD|BancoReg|registrador~258 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~258 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~258 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N20
dffeas \processador|FD|BancoReg|registrador~194 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~194 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~194 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2162 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2162_combout  = ( \processador|FD|BancoReg|registrador~258_q  & ( \processador|FD|BancoReg|registrador~194_q  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~226_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~290_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~258_q  & ( \processador|FD|BancoReg|registrador~194_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~226_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~290_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~258_q  & ( !\processador|FD|BancoReg|registrador~194_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~226_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~290_q )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~258_q  & ( !\processador|FD|BancoReg|registrador~194_q  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~226_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~290_q )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~290_q ),
	.datad(!\processador|FD|BancoReg|registrador~226_q ),
	.datae(!\processador|FD|BancoReg|registrador~258_q ),
	.dataf(!\processador|FD|BancoReg|registrador~194_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2162 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2162 .lut_mask = 64'h028A139B46CE57DF;
defparam \processador|FD|BancoReg|registrador~2162 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N20
dffeas \processador|FD|BancoReg|registrador~546 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~546 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~546 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~514feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~514feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[28]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~514feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~514feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~514feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~514feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N49
dffeas \processador|FD|BancoReg|registrador~514 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~514feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~514 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~514 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N44
dffeas \processador|FD|BancoReg|registrador~450DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~450DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~450DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~450DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2163 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2163_combout  = ( \processador|FD|BancoReg|registrador~482_q  & ( \processador|FD|BancoReg|registrador~450DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~546_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~514_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~482_q  & ( \processador|FD|BancoReg|registrador~450DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~25_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~546_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~514_q ))))) ) ) ) # ( \processador|FD|BancoReg|registrador~482_q  & ( !\processador|FD|BancoReg|registrador~450DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~25_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~546_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~514_q ))))) ) ) ) # ( !\processador|FD|BancoReg|registrador~482_q  & ( !\processador|FD|BancoReg|registrador~450DUPLICATE_q  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~546_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~514_q ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~546_q ),
	.datab(!\processador|FD|BancoReg|registrador~514_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datae(!\processador|FD|BancoReg|registrador~482_q ),
	.dataf(!\processador|FD|BancoReg|registrador~450DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2163 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2163 .lut_mask = 64'h0503F50305F3F5F3;
defparam \processador|FD|BancoReg|registrador~2163 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N26
dffeas \processador|FD|BancoReg|registrador~162 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~162 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~162 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~66feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~66feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[28]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~66feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~66feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~66feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~66feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N20
dffeas \processador|FD|BancoReg|registrador~66 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~66 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~130feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~130feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[28]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~130feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~130feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~130feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~130feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N34
dffeas \processador|FD|BancoReg|registrador~130 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~130feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~130 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N44
dffeas \processador|FD|BancoReg|registrador~98 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~98 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~98 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2160 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2160_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~98_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~162_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~130_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// \processador|FD|BancoReg|registrador~98_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout ) # (\processador|FD|BancoReg|registrador~66_q ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// !\processador|FD|BancoReg|registrador~98_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~162_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~130_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( !\processador|FD|BancoReg|registrador~98_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// \processador|FD|BancoReg|registrador~66_q ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~162_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datac(!\processador|FD|BancoReg|registrador~66_q ),
	.datad(!\processador|FD|BancoReg|registrador~130_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~98_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2160 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2160 .lut_mask = 64'h03034477CFCF4477;
defparam \processador|FD|BancoReg|registrador~2160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N57
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[28]~14 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[28]~14_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~2161_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~2160_combout )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~2163_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~2162_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(!\processador|FD|BancoReg|registrador~2161_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2162_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2163_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(!\processador|FD|BancoReg|registrador~2160_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[28]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[28]~14 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[28]~14 .lut_mask = 64'h222200AA0A0A0A0A;
defparam \processador|FD|BancoReg|saidaB[28]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N41
dffeas \processador|FD|BancoReg|registrador~225 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~225 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~225 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~481feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~481feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[27]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~481feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~481feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~481feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~481feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N59
dffeas \processador|FD|BancoReg|registrador~481 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~481feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~481 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~481 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N26
dffeas \processador|FD|BancoReg|registrador~97 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~97 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N49
dffeas \processador|FD|BancoReg|registrador~353 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~353 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~353 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2181 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2181_combout  = ( \processador|FD|BancoReg|registrador~353_q  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((\processador|FD|BancoReg|registrador~97_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~225_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~353_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~97_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~225_q )) ) ) ) # ( \processador|FD|BancoReg|registrador~353_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~481_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~353_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// \processador|FD|BancoReg|registrador~481_q ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(!\processador|FD|BancoReg|registrador~225_q ),
	.datac(!\processador|FD|BancoReg|registrador~481_q ),
	.datad(!\processador|FD|BancoReg|registrador~97_q ),
	.datae(!\processador|FD|BancoReg|registrador~353_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2181 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2181 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \processador|FD|BancoReg|registrador~2181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~385feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~385feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[27]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~385feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~385feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~385feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~385feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N5
dffeas \processador|FD|BancoReg|registrador~385 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~385feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~385 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~385 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~129feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~129feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[27]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~129feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~129feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~129feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~129feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N11
dffeas \processador|FD|BancoReg|registrador~129 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~129 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~129 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N29
dffeas \processador|FD|BancoReg|registrador~257 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~257 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~257 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N50
dffeas \processador|FD|BancoReg|registrador~513 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~513 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~513 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2182 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2182_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~257_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~129_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~513_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( 
// \processador|FD|BancoReg|registrador~385_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~385_q ),
	.datab(!\processador|FD|BancoReg|registrador~129_q ),
	.datac(!\processador|FD|BancoReg|registrador~257_q ),
	.datad(!\processador|FD|BancoReg|registrador~513_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2182 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2182 .lut_mask = 64'h555500FF33330F0F;
defparam \processador|FD|BancoReg|registrador~2182 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N55
dffeas \processador|FD|BancoReg|registrador~545DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~545feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~545DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~545DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~545DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~289feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~289feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[27]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~289feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~289feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~289feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~289feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N49
dffeas \processador|FD|BancoReg|registrador~289 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~289feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~289 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~289 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~161feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~161feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[27]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~161feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~161feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~161feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~161feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N7
dffeas \processador|FD|BancoReg|registrador~161 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~161feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~161 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N2
dffeas \processador|FD|BancoReg|registrador~417 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~417 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~417 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2183 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2183_combout  = ( \processador|FD|BancoReg|registrador~417_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~545DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~289_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~417_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~545DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~289_q ))) ) ) ) # ( \processador|FD|BancoReg|registrador~417_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # 
// (\processador|FD|BancoReg|registrador~161_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~417_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|BancoReg|registrador~161_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~28_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~545DUPLICATE_q ),
	.datab(!\processador|FD|BancoReg|registrador~289_q ),
	.datac(!\processador|FD|BancoReg|registrador~161_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datae(!\processador|FD|BancoReg|registrador~417_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2183 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2183 .lut_mask = 64'h000FFF0F55335533;
defparam \processador|FD|BancoReg|registrador~2183 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~321feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~321feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[27]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~321feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~321feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~321feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~321feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N32
dffeas \processador|FD|BancoReg|registrador~321 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~321feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~321 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~321 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N10
dffeas \processador|FD|BancoReg|registrador~193 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~193 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~193 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N50
dffeas \processador|FD|BancoReg|registrador~449DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~449DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~449DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~449DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N17
dffeas \processador|FD|BancoReg|registrador~65 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~65 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2180 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2180_combout  = ( \processador|FD|BancoReg|registrador~65_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~449DUPLICATE_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~193_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~65_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~449DUPLICATE_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~193_q )) ) ) ) # ( \processador|FD|BancoReg|registrador~65_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # 
// (\processador|FD|BancoReg|registrador~321_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~65_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|BancoReg|registrador~321_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~321_q ),
	.datab(!\processador|FD|BancoReg|registrador~193_q ),
	.datac(!\processador|FD|BancoReg|registrador~449DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datae(!\processador|FD|BancoReg|registrador~65_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2180 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2180 .lut_mask = 64'h550055FF0F330F33;
defparam \processador|FD|BancoReg|registrador~2180 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N18
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[27]~10 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[27]~10_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~2181_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((\processador|FD|BancoReg|registrador~2180_combout )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~2183_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~2182_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(!\processador|FD|BancoReg|registrador~2181_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2182_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2183_combout ),
	.datag(!\processador|FD|BancoReg|registrador~2180_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[27]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[27]~10 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[27]~10 .lut_mask = 64'h220A000A220AAA0A;
defparam \processador|FD|BancoReg|saidaB[27]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N18
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~121 (
// Equation(s):
// \processador|FD|soma1inv|Add0~121_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[26]~6_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~126  ))
// \processador|FD|soma1inv|Add0~122  = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[26]~6_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~126  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(!\processador|UC|palavraControle[8]~5_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[26]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~121_sumout ),
	.cout(\processador|FD|soma1inv|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~121 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~121 .lut_mask = 64'h0000FFFF000056A6;
defparam \processador|FD|soma1inv|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N21
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~117 (
// Equation(s):
// \processador|FD|soma1inv|Add0~117_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[27]~10_combout ))) # 
// (\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) + ( \processador|FD|soma1inv|Add0~122  ))
// \processador|FD|soma1inv|Add0~118  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[27]~10_combout ))) # 
// (\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) + ( \processador|FD|soma1inv|Add0~122  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(!\processador|UC|palavraControle[8]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[27]~10_combout ),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~117_sumout ),
	.cout(\processador|FD|soma1inv|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~117 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~117 .lut_mask = 64'h0000A95900000000;
defparam \processador|FD|soma1inv|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N24
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~113 (
// Equation(s):
// \processador|FD|soma1inv|Add0~113_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[28]~14_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~118  ))
// \processador|FD|soma1inv|Add0~114  = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[28]~14_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~118  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(!\processador|UC|palavraControle[8]~5_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[28]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~113_sumout ),
	.cout(\processador|FD|soma1inv|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~113 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~113 .lut_mask = 64'h0000FFFF000056A6;
defparam \processador|FD|soma1inv|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N27
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~109 (
// Equation(s):
// \processador|FD|soma1inv|Add0~109_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[29]~18_combout ))) # 
// (\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) + ( \processador|FD|soma1inv|Add0~114  ))
// \processador|FD|soma1inv|Add0~110  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[29]~18_combout ))) # 
// (\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) + ( \processador|FD|soma1inv|Add0~114  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(!\processador|UC|palavraControle[8]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[29]~18_combout ),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~109_sumout ),
	.cout(\processador|FD|soma1inv|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~109 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~109 .lut_mask = 64'h0000A95900000000;
defparam \processador|FD|soma1inv|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~105 (
// Equation(s):
// \processador|FD|soma1inv|Add0~105_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[30]~22_combout ))) # 
// (\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|saida_ext[21]~0_combout )))) ) + ( \processador|FD|soma1inv|Add0~110  ))
// \processador|FD|soma1inv|Add0~106  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[30]~22_combout ))) # 
// (\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|saida_ext[21]~0_combout )))) ) + ( \processador|FD|soma1inv|Add0~110  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|UC|palavraControle[8]~5_combout ),
	.datac(!\processador|FD|saida_ext[21]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[30]~22_combout ),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~105_sumout ),
	.cout(\processador|FD|soma1inv|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~105 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~105 .lut_mask = 64'h0000A96500000000;
defparam \processador|FD|soma1inv|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N54
cyclonev_lcell_comb \processador|FD|ULA_bit30|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~105_sumout  & ( \processador|FD|BancoReg|saidaA[30]~26_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|saidaA[30]~26_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit30|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit30|Muxao|saida_MUX~0 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|ULA_bit30|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N24
cyclonev_lcell_comb \processador|FD|ULA_bit30|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit30|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~105_sumout  & ( !\processador|FD|BancoReg|saidaA[30]~26_combout  ) ) # ( !\processador|FD|soma1inv|Add0~105_sumout  & ( \processador|FD|BancoReg|saidaA[30]~26_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|saidaA[30]~26_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit30|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit30|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit30|soma|Add0~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \processador|FD|ULA_bit30|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N2
dffeas \processador|FD|BancoReg|registrador~157 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~157 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~157 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~541feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~541feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[23]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~541feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~541feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~541feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~541feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N44
dffeas \processador|FD|BancoReg|registrador~541 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~541feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~541 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~541 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~285feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~285feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[23]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~285feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~285feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~285feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~285feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N41
dffeas \processador|FD|BancoReg|registrador~285DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~285feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~285DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~285DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~285DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~413feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~413feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[23]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~413feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~413feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~413feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~413feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N29
dffeas \processador|FD|BancoReg|registrador~413DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~413feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~413DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~413DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~413DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1621 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1621_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~285DUPLICATE_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~157_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~541_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( 
// \processador|FD|BancoReg|registrador~413DUPLICATE_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~157_q ),
	.datab(!\processador|FD|BancoReg|registrador~541_q ),
	.datac(!\processador|FD|BancoReg|registrador~285DUPLICATE_q ),
	.datad(!\processador|FD|BancoReg|registrador~413DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1621_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1621 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1621 .lut_mask = 64'h00FF333355550F0F;
defparam \processador|FD|BancoReg|registrador~1621 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N5
dffeas \processador|FD|BancoReg|registrador~125DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~125DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~125DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~125DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N8
dffeas \processador|FD|BancoReg|registrador~509DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~509DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~509DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~509DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N59
dffeas \processador|FD|BancoReg|registrador~253 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~253 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N20
dffeas \processador|FD|BancoReg|registrador~381 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~381 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~381 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1620 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1620_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~253_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~125DUPLICATE_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~509DUPLICATE_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( 
// \processador|FD|BancoReg|registrador~381_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~125DUPLICATE_q ),
	.datab(!\processador|FD|BancoReg|registrador~509DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~253_q ),
	.datad(!\processador|FD|BancoReg|registrador~381_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1620 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1620 .lut_mask = 64'h00FF333355550F0F;
defparam \processador|FD|BancoReg|registrador~1620 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N37
dffeas \processador|FD|BancoReg|registrador~221 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~221 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N10
dffeas \processador|FD|BancoReg|registrador~93 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~93 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~93 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~349feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~349feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[23]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~349feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~349feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~349feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~349feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N34
dffeas \processador|FD|BancoReg|registrador~349 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~349feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~349 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~349 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N29
dffeas \processador|FD|BancoReg|registrador~477DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~477DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~477DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~477DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1619 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1619_combout  = ( \processador|FD|BancoReg|registrador~477DUPLICATE_q  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((\processador|FD|BancoReg|registrador~93_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~221_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~477DUPLICATE_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~93_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~221_q )) ) ) ) # ( \processador|FD|BancoReg|registrador~477DUPLICATE_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (\processador|FD|BancoReg|registrador~349_q ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~477DUPLICATE_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// \processador|FD|BancoReg|registrador~349_q ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~221_q ),
	.datab(!\processador|FD|BancoReg|registrador~93_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datad(!\processador|FD|BancoReg|registrador~349_q ),
	.datae(!\processador|FD|BancoReg|registrador~477DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1619_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1619 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1619 .lut_mask = 64'h00F00FFF35353535;
defparam \processador|FD|BancoReg|registrador~1619 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N56
dffeas \processador|FD|BancoReg|registrador~189 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~189 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N59
dffeas \processador|FD|BancoReg|registrador~61 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~61 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N20
dffeas \processador|FD|BancoReg|registrador~445DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~445DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~445DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~445DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N4
dffeas \processador|FD|BancoReg|registrador~317 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~317 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~317 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1618 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1618_combout  = ( \processador|FD|BancoReg|registrador~317_q  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((\processador|FD|BancoReg|registrador~61_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~189_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~317_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~61_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~189_q )) ) ) ) # ( \processador|FD|BancoReg|registrador~317_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~445DUPLICATE_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~317_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// \processador|FD|BancoReg|registrador~445DUPLICATE_q ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~189_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|BancoReg|registrador~61_q ),
	.datad(!\processador|FD|BancoReg|registrador~445DUPLICATE_q ),
	.datae(!\processador|FD|BancoReg|registrador~317_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1618_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1618 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1618 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \processador|FD|BancoReg|registrador~1618 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N0
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[23]~114 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[23]~114_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~1619_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~1618_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~1621_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((\processador|FD|BancoReg|registrador~1620_combout )))))) ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1621_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1620_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1619_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1618_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[23]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[23]~114 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[23]~114 .lut_mask = 64'h000A220AAA0A220A;
defparam \processador|FD|BancoReg|saidaB[23]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~155feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~155feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~155feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~155feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~155feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~155feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N44
dffeas \processador|FD|BancoReg|registrador~155 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~155feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~155 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~155 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~283feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~283feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~283feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~283feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~283feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~283feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N26
dffeas \processador|FD|BancoReg|registrador~283 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~283feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~283 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~283 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~539feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~539feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~539feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~539feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~539feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~539feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N37
dffeas \processador|FD|BancoReg|registrador~539 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~539feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~539 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~539 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~411feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~411feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~411feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~411feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~411feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~411feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N53
dffeas \processador|FD|BancoReg|registrador~411 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~411feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~411 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~411 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1661 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1661_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|BancoReg|registrador~411_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~539_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~283_q )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// \processador|FD|BancoReg|registrador~411_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # (\processador|FD|BancoReg|registrador~155_q ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// !\processador|FD|BancoReg|registrador~411_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~539_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~283_q )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|BancoReg|registrador~411_q  & ( (\processador|FD|BancoReg|registrador~155_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~28_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~155_q ),
	.datab(!\processador|FD|BancoReg|registrador~283_q ),
	.datac(!\processador|FD|BancoReg|registrador~539_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~411_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1661_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1661 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1661 .lut_mask = 64'h00550F33FF550F33;
defparam \processador|FD|BancoReg|registrador~1661 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~507feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~507feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~507feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~507feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~507feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~507feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N26
dffeas \processador|FD|BancoReg|registrador~507 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~507feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~507 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~507 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N35
dffeas \processador|FD|BancoReg|registrador~123 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~123 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~123 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~251feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~251feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~251feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~251feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~251feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~251feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N19
dffeas \processador|FD|BancoReg|registrador~251DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~251feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~251DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~251DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~251DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N28
dffeas \processador|FD|BancoReg|registrador~379 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~379 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~379 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1660 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1660_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~251DUPLICATE_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~123_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~507_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( 
// \processador|FD|BancoReg|registrador~379_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~507_q ),
	.datab(!\processador|FD|BancoReg|registrador~123_q ),
	.datac(!\processador|FD|BancoReg|registrador~251DUPLICATE_q ),
	.datad(!\processador|FD|BancoReg|registrador~379_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1660 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1660 .lut_mask = 64'h00FF555533330F0F;
defparam \processador|FD|BancoReg|registrador~1660 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N49
dffeas \processador|FD|BancoReg|registrador~91 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~91 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~91 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~347feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~347feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~347feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~347feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~347feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~347feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N26
dffeas \processador|FD|BancoReg|registrador~347 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~347feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~347 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~347 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~475feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~475feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~475feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~475feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~475feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~475feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N35
dffeas \processador|FD|BancoReg|registrador~475 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~475feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~475 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~475 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~219feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~219feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~219feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~219feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~219feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~219feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N26
dffeas \processador|FD|BancoReg|registrador~219 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~219feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~219 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~219 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1659 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1659_combout  = ( \processador|FD|BancoReg|registrador~219_q  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~91_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~219_q  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (\processador|FD|BancoReg|registrador~91_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~219_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~347_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~475_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~219_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~347_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((\processador|FD|BancoReg|registrador~475_q ))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~91_q ),
	.datab(!\processador|FD|BancoReg|registrador~347_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datad(!\processador|FD|BancoReg|registrador~475_q ),
	.datae(!\processador|FD|BancoReg|registrador~219_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1659_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1659 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1659 .lut_mask = 64'h303F303F50505F5F;
defparam \processador|FD|BancoReg|registrador~1659 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N55
dffeas \processador|FD|BancoReg|registrador~59 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~59 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~59 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~443feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~443feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~443feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~443feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~443feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~443feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N41
dffeas \processador|FD|BancoReg|registrador~443 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~443feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~443 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~443 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~187feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~187feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~187feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~187feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~187feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~187feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N19
dffeas \processador|FD|BancoReg|registrador~187 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~187feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~187 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N46
dffeas \processador|FD|BancoReg|registrador~315 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~315 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~315 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1658 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1658_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|BancoReg|registrador~187_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|BancoReg|registrador~443_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|BancoReg|registrador~59_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// \processador|FD|BancoReg|registrador~315_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~59_q ),
	.datab(!\processador|FD|BancoReg|registrador~443_q ),
	.datac(!\processador|FD|BancoReg|registrador~187_q ),
	.datad(!\processador|FD|BancoReg|registrador~315_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1658_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1658 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1658 .lut_mask = 64'h00FF555533330F0F;
defparam \processador|FD|BancoReg|registrador~1658 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N6
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[21]~106 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[21]~106_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~1659_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~1658_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~1661_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((\processador|FD|BancoReg|registrador~1660_combout )))))) ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1661_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1660_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1659_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1658_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[21]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[21]~106 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[21]~106 .lut_mask = 64'h000A220AAA0A220A;
defparam \processador|FD|BancoReg|saidaB[21]~106 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N14
dffeas \processador|FD|BancoReg|registrador~282 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~282 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~282 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N26
dffeas \processador|FD|BancoReg|registrador~250 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~250 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N28
dffeas \processador|FD|BancoReg|registrador~218 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~218 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~218 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~186feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~186feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[20]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~186feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~186feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~186feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~186feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N23
dffeas \processador|FD|BancoReg|registrador~186 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~186 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~186 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1680 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1680_combout  = ( \processador|FD|BancoReg|registrador~218_q  & ( \processador|FD|BancoReg|registrador~186_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~282_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~250_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~218_q  & ( \processador|FD|BancoReg|registrador~186_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~25_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~282_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~250_q ))))) ) ) ) # ( \processador|FD|BancoReg|registrador~218_q  & ( !\processador|FD|BancoReg|registrador~186_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~25_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~282_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~250_q ))))) ) ) ) # ( !\processador|FD|BancoReg|registrador~218_q  & ( !\processador|FD|BancoReg|registrador~186_q  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~282_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~250_q ))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~282_q ),
	.datac(!\processador|FD|BancoReg|registrador~250_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datae(!\processador|FD|BancoReg|registrador~218_q ),
	.dataf(!\processador|FD|BancoReg|registrador~186_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1680_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1680 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1680 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \processador|FD|BancoReg|registrador~1680 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~442feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~442feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[20]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~442feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~442feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~442feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~442feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N17
dffeas \processador|FD|BancoReg|registrador~442 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~442feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~442 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~442 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N14
dffeas \processador|FD|BancoReg|registrador~538 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~538 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~538 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N58
dffeas \processador|FD|BancoReg|registrador~506 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~506 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~506 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1681 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1681_combout  = ( \processador|FD|BancoReg|registrador~506_q  & ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (\processador|FD|BancoReg|registrador~442_q ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~506_q  & ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~442_q ) ) ) ) # ( \processador|FD|BancoReg|registrador~506_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~474_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~538_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~506_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~474_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~538_q ))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~474_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~442_q ),
	.datad(!\processador|FD|BancoReg|registrador~538_q ),
	.datae(!\processador|FD|BancoReg|registrador~506_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1681_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1681 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1681 .lut_mask = 64'h447744770C0C3F3F;
defparam \processador|FD|BancoReg|registrador~1681 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~314feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~314feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[20]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~314feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~314feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~314feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~314feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N40
dffeas \processador|FD|BancoReg|registrador~314 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~314feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~314 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~314 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~346feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~346feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[20]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~346feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~346feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~346feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~346feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N55
dffeas \processador|FD|BancoReg|registrador~346 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~346feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~346 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~346 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~410feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~410feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[20]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~410feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~410feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~410feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~410feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N50
dffeas \processador|FD|BancoReg|registrador~410 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~410feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~410 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~410 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N32
dffeas \processador|FD|BancoReg|registrador~378 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~378 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~378 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1679 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1679_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~378_q  & ( (\processador|FD|BancoReg|registrador~314_q ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~378_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~346_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~410_q ))) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|BancoReg|registrador~378_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|BancoReg|registrador~314_q ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|BancoReg|registrador~378_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~346_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~410_q ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~314_q ),
	.datac(!\processador|FD|BancoReg|registrador~346_q ),
	.datad(!\processador|FD|BancoReg|registrador~410_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~378_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1679_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1679 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1679 .lut_mask = 64'h0A5F22220A5F7777;
defparam \processador|FD|BancoReg|registrador~1679 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N19
dffeas \processador|FD|BancoReg|registrador~58 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~58 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N8
dffeas \processador|FD|BancoReg|registrador~90 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~90 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~90 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~154feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~154feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[20]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~154feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~154feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~154feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~154feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N56
dffeas \processador|FD|BancoReg|registrador~154 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~154 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~154 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~122feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~122feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[20]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~122feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~122feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~122feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~122feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N19
dffeas \processador|FD|BancoReg|registrador~122 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~122 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~122 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1678 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1678_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~122_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// (\processador|FD|BancoReg|registrador~58_q ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~122_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~90_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~154_q ))) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|BancoReg|registrador~122_q  & ( (\processador|FD|BancoReg|registrador~58_q  & !\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|BancoReg|registrador~122_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~90_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~154_q ))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~58_q ),
	.datab(!\processador|FD|BancoReg|registrador~90_q ),
	.datac(!\processador|FD|BancoReg|registrador~154_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~122_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1678_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1678 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1678 .lut_mask = 64'h330F5500330F55FF;
defparam \processador|FD|BancoReg|registrador~1678 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N0
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[20]~102 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[20]~102_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (((\processador|FD|BancoReg|registrador~1679_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~1678_combout )))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|BancoReg|registrador~1681_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~1680_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1680_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1681_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1679_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1678_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[20]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[20]~102 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[20]~102 .lut_mask = 64'h0404048C8C8C048C;
defparam \processador|FD|BancoReg|saidaB[20]~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N36
cyclonev_lcell_comb \processador|FD|saida_ext[19]~10 (
// Equation(s):
// \processador|FD|saida_ext[19]~10_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (((!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) # (\processador|UC|Equal11~0_combout ))) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// (\processador|FD|fetchInstruction|ROM|memROM~14_combout  & (!\processador|FD|fetchInstruction|PC|DOUT [7] & !\processador|UC|Equal11~0_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datad(!\processador|UC|Equal11~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saida_ext[19]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saida_ext[19]~10 .extended_lut = "off";
defparam \processador|FD|saida_ext[19]~10 .lut_mask = 64'h2000200020F020F0;
defparam \processador|FD|saida_ext[19]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N54
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~25 (
// Equation(s):
// \processador|FD|soma1inv|Add0~25_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|BancoReg|saidaB[18]~94_combout )) # 
// (\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|saida_ext[18]~8_combout ))))) ) + ( \processador|FD|soma1inv|Add0~30  ))
// \processador|FD|soma1inv|Add0~26  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|BancoReg|saidaB[18]~94_combout )) # (\processador|UC|palavraControle[8]~5_combout  
// & ((!\processador|FD|saida_ext[18]~8_combout ))))) ) + ( \processador|FD|soma1inv|Add0~30  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|UC|palavraControle[8]~5_combout ),
	.datac(!\processador|FD|BancoReg|saidaB[18]~94_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|saida_ext[18]~8_combout ),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~25_sumout ),
	.cout(\processador|FD|soma1inv|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~25 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~25 .lut_mask = 64'h0000A69500000000;
defparam \processador|FD|soma1inv|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N57
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~21 (
// Equation(s):
// \processador|FD|soma1inv|Add0~21_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|BancoReg|saidaB[19]~98_combout )) # (\processador|UC|palavraControle[8]~5_combout  & 
// ((!\processador|FD|saida_ext[19]~10_combout ))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~26  ))
// \processador|FD|soma1inv|Add0~22  = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|BancoReg|saidaB[19]~98_combout )) # (\processador|UC|palavraControle[8]~5_combout  & 
// ((!\processador|FD|saida_ext[19]~10_combout ))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~26  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|UC|palavraControle[8]~5_combout ),
	.datac(!\processador|FD|BancoReg|saidaB[19]~98_combout ),
	.datad(!\processador|FD|saida_ext[19]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~21_sumout ),
	.cout(\processador|FD|soma1inv|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~21 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~21 .lut_mask = 64'h0000FFFF0000596A;
defparam \processador|FD|soma1inv|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~985feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~985feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~985feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~985feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~985feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~985feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N22
dffeas \processador|FD|BancoReg|registrador~985 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~985feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~985 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~985 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1049feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1049feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1049feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1049feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1049feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1049feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N1
dffeas \processador|FD|BancoReg|registrador~1049 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1049feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1049_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1049 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1049 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1017feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1017feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1017feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1017feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1017feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1017feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N43
dffeas \processador|FD|BancoReg|registrador~1017 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1017feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1017 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1017 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N13
dffeas \processador|FD|BancoReg|registrador~921 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~921 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~921 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~857feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~857feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~857feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~857feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~857feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~857feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N58
dffeas \processador|FD|BancoReg|registrador~857 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~857feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~857 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~857 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N7
dffeas \processador|FD|BancoReg|registrador~889 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~889 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~889 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N32
dffeas \processador|FD|BancoReg|registrador~825 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~825 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~825 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1694 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1694_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~825_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~857_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~889_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~921_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~921_q ),
	.datab(!\processador|FD|BancoReg|registrador~857_q ),
	.datac(!\processador|FD|BancoReg|registrador~889_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~825_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1694_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1694 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1694 .lut_mask = 64'h0F330F5500FF00FF;
defparam \processador|FD|BancoReg|registrador~1694 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~953feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~953feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~953feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~953feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~953feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~953feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N25
dffeas \processador|FD|BancoReg|registrador~953 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~953feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~953 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~953 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1154 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1154_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~1694_combout  & (((\processador|FD|BancoReg|registrador~953_q  & 
// \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|BancoReg|registrador~1694_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~985_q )))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~1694_combout  & (((\processador|FD|BancoReg|registrador~1017_q  & \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # 
// (\processador|FD|BancoReg|registrador~1694_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~1049_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~985_q ),
	.datab(!\processador|FD|BancoReg|registrador~1049_q ),
	.datac(!\processador|FD|BancoReg|registrador~1017_q ),
	.datad(!\processador|FD|BancoReg|registrador~1694_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~953_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1154 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1154 .lut_mask = 64'h00FF00FF0F550F33;
defparam \processador|FD|BancoReg|registrador~1154 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N14
dffeas \processador|FD|BancoReg|registrador~473 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~473 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~473 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~537feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~537feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~537feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~537feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~537feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~537feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N37
dffeas \processador|FD|BancoReg|registrador~537 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~537feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~537 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~537 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~505feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~505feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~505feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~505feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~505feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~505feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N13
dffeas \processador|FD|BancoReg|registrador~505DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~505feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~505DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~505DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~505DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~409feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~409feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~409feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~409feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~409feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~409feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N22
dffeas \processador|FD|BancoReg|registrador~409DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~409feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~409DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~409DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~409DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N44
dffeas \processador|FD|BancoReg|registrador~377 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~377 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~377 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~313feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~313feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~313feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~313feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~313feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~313feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N2
dffeas \processador|FD|BancoReg|registrador~313 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~313feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~313 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~313 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1686 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1686_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~313_q 
// )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~345_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~377_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~409DUPLICATE_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~409DUPLICATE_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~377_q ),
	.datad(!\processador|FD|BancoReg|registrador~345_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~313_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1686_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1686 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1686 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \processador|FD|BancoReg|registrador~1686 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~441feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~441feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~441feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~441feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~441feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~441feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N14
dffeas \processador|FD|BancoReg|registrador~441 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~441feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~441 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~441 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1146 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1146_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1686_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1686_combout  & ((\processador|FD|BancoReg|registrador~441_q ))) # (\processador|FD|BancoReg|registrador~1686_combout  & (\processador|FD|BancoReg|registrador~473_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1686_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1686_combout  & ((\processador|FD|BancoReg|registrador~505DUPLICATE_q ))) # (\processador|FD|BancoReg|registrador~1686_combout  & (\processador|FD|BancoReg|registrador~537_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~473_q ),
	.datab(!\processador|FD|BancoReg|registrador~537_q ),
	.datac(!\processador|FD|BancoReg|registrador~505DUPLICATE_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1686_combout ),
	.datag(!\processador|FD|BancoReg|registrador~441_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1146 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1146 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1146 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N55
dffeas \processador|FD|BancoReg|registrador~793 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~793 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~793 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~761feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~761feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~761feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~761feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~761feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~761feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N4
dffeas \processador|FD|BancoReg|registrador~761 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~761feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~761 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~761 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N29
dffeas \processador|FD|BancoReg|registrador~729 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~729 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~729 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N50
dffeas \processador|FD|BancoReg|registrador~665 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~665 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~665 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~601feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~601feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~601feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~601feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~601feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~601feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N8
dffeas \processador|FD|BancoReg|registrador~601 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~601feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~601 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~601 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~633feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~633feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~633feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~633feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~633feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~633feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N13
dffeas \processador|FD|BancoReg|registrador~633 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~633feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~633 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~633 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~569feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~569feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~569feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~569feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~569feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~569feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \processador|FD|BancoReg|registrador~569 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~569feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~569 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~569 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1690 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1690_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~569_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~601_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~633_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~665_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~665_q ),
	.datab(!\processador|FD|BancoReg|registrador~601_q ),
	.datac(!\processador|FD|BancoReg|registrador~633_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~569_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1690_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1690 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1690 .lut_mask = 64'h0F330F5500FF00FF;
defparam \processador|FD|BancoReg|registrador~1690 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N7
dffeas \processador|FD|BancoReg|registrador~697 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~697 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~697 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1150 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1150_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1690_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1690_combout  & (\processador|FD|BancoReg|registrador~697_q )) # (\processador|FD|BancoReg|registrador~1690_combout  & ((\processador|FD|BancoReg|registrador~729_q 
// )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1690_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~1690_combout  & ((\processador|FD|BancoReg|registrador~761_q ))) # (\processador|FD|BancoReg|registrador~1690_combout  & (\processador|FD|BancoReg|registrador~793_q ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~793_q ),
	.datac(!\processador|FD|BancoReg|registrador~761_q ),
	.datad(!\processador|FD|BancoReg|registrador~729_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1690_combout ),
	.datag(!\processador|FD|BancoReg|registrador~697_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1150 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1150 .lut_mask = 64'h05050505AAFFBBBB;
defparam \processador|FD|BancoReg|registrador~1150 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N44
dffeas \processador|FD|BancoReg|registrador~217 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~217 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~217 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~281feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~281feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~281feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~281feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~281feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~281feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N11
dffeas \processador|FD|BancoReg|registrador~281 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~281feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~281 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~281 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N35
dffeas \processador|FD|BancoReg|registrador~249 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~249 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~249 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~153feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~153feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~153feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~153feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~153feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~153feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N17
dffeas \processador|FD|BancoReg|registrador~153 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~153feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~153 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~153 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N7
dffeas \processador|FD|BancoReg|registrador~121 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~121 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~121 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~89feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~89feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~89feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~89feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~89feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~89feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N52
dffeas \processador|FD|BancoReg|registrador~89 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~89 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~89 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~57feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~57feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~57feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~57feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~57feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~57feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N16
dffeas \processador|FD|BancoReg|registrador~57 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~57 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~57 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1682 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1682_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~57_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~89_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~121_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~153_q ))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~153_q ),
	.datac(!\processador|FD|BancoReg|registrador~121_q ),
	.datad(!\processador|FD|BancoReg|registrador~89_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~57_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1682_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1682 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1682 .lut_mask = 64'h0A5F1B1B55555555;
defparam \processador|FD|BancoReg|registrador~1682 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N58
dffeas \processador|FD|BancoReg|registrador~185 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~185 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~185 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1142 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1142_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1682_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1682_combout  & ((\processador|FD|BancoReg|registrador~185_q ))) # (\processador|FD|BancoReg|registrador~1682_combout  & (\processador|FD|BancoReg|registrador~217_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1682_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1682_combout  & ((\processador|FD|BancoReg|registrador~249_q ))) # (\processador|FD|BancoReg|registrador~1682_combout  & (\processador|FD|BancoReg|registrador~281_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~217_q ),
	.datab(!\processador|FD|BancoReg|registrador~281_q ),
	.datac(!\processador|FD|BancoReg|registrador~249_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1682_combout ),
	.datag(!\processador|FD|BancoReg|registrador~185_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1142 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1142 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1142 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N57
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[19]~78 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[19]~78_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( ((!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1142_combout 
// )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((\processador|FD|BancoReg|registrador~1150_combout )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1146_combout )))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1154_combout )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1154_combout ),
	.datab(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1146_combout ),
	.datad(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1150_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1142_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[19]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[19]~78 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[19]~78 .lut_mask = 64'h0C001D003F001D00;
defparam \processador|FD|BancoReg|saidaA[19]~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N50
dffeas \processador|FD|BancoReg|registrador~1047 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1047_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1047 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1047 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~983feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~983feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~983feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~983feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~983feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~983feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N19
dffeas \processador|FD|BancoReg|registrador~983 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~983feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~983 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~983 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1015feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1015feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1015feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1015feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1015feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1015feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N28
dffeas \processador|FD|BancoReg|registrador~1015 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1015feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1015 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1015 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N43
dffeas \processador|FD|BancoReg|registrador~919 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~919 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~919 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N58
dffeas \processador|FD|BancoReg|registrador~887 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~887 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~887 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~855feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~855feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~855feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~855feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~855feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~855feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N55
dffeas \processador|FD|BancoReg|registrador~855 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~855feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~855 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~855 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N4
dffeas \processador|FD|BancoReg|registrador~823 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~823 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~823 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1734 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1734_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~823_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~855_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~887_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~919_q ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~919_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~887_q ),
	.datad(!\processador|FD|BancoReg|registrador~855_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~823_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1734_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1734 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1734 .lut_mask = 64'h0C3F1D1D33333333;
defparam \processador|FD|BancoReg|registrador~1734 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N1
dffeas \processador|FD|BancoReg|registrador~951 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~951 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~951 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1186 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1186_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~1734_combout  & (((\processador|FD|BancoReg|registrador~951_q  & 
// \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|BancoReg|registrador~1734_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~983_q )))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~1734_combout  & (((\processador|FD|BancoReg|registrador~1015_q  & \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # 
// (\processador|FD|BancoReg|registrador~1734_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~1047_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1047_q ),
	.datab(!\processador|FD|BancoReg|registrador~983_q ),
	.datac(!\processador|FD|BancoReg|registrador~1015_q ),
	.datad(!\processador|FD|BancoReg|registrador~1734_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~951_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1186 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1186 .lut_mask = 64'h00FF00FF0F330F55;
defparam \processador|FD|BancoReg|registrador~1186 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~471feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~471feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~471feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~471feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~471feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~471feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N1
dffeas \processador|FD|BancoReg|registrador~471 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~471feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~471 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~471 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~535feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~535feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~535feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~535feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~535feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~535feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N10
dffeas \processador|FD|BancoReg|registrador~535 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~535feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~535 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~535 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~503feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~503feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~503feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~503feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~503feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~503feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N8
dffeas \processador|FD|BancoReg|registrador~503 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~503feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~503 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~503 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N20
dffeas \processador|FD|BancoReg|registrador~343 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~343feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~343 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~343 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~375feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~375feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~375feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~375feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~375feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~375feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N50
dffeas \processador|FD|BancoReg|registrador~375DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~375feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~375DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~375DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~375DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~407feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~407feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~407feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~407feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~407feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~407feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N25
dffeas \processador|FD|BancoReg|registrador~407DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~407feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~407DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~407DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~407DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N34
dffeas \processador|FD|BancoReg|registrador~311 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~311 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~311 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1726 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1726_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~311_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~343_q ))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~375DUPLICATE_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~407DUPLICATE_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~343_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~375DUPLICATE_q ),
	.datad(!\processador|FD|BancoReg|registrador~407DUPLICATE_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~311_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1726_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1726 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1726 .lut_mask = 64'h1D1D0C3F33333333;
defparam \processador|FD|BancoReg|registrador~1726 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N1
dffeas \processador|FD|BancoReg|registrador~439DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~439DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~439DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~439DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1178 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1178_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1726_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1726_combout  & ((\processador|FD|BancoReg|registrador~439DUPLICATE_q ))) # (\processador|FD|BancoReg|registrador~1726_combout  & 
// (\processador|FD|BancoReg|registrador~471_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1726_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1726_combout  & ((\processador|FD|BancoReg|registrador~503_q ))) # (\processador|FD|BancoReg|registrador~1726_combout  & (\processador|FD|BancoReg|registrador~535_q 
// ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~471_q ),
	.datab(!\processador|FD|BancoReg|registrador~535_q ),
	.datac(!\processador|FD|BancoReg|registrador~503_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1726_combout ),
	.datag(!\processador|FD|BancoReg|registrador~439DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1178 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1178 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1178 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N32
dffeas \processador|FD|BancoReg|registrador~791 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~791 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~791 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~759feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~759feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~759feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~759feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~759feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~759feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N1
dffeas \processador|FD|BancoReg|registrador~759 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~759feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~759 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~759 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N47
dffeas \processador|FD|BancoReg|registrador~727 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~727 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~727 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~663feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~663feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~663feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~663feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~663feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~663feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N32
dffeas \processador|FD|BancoReg|registrador~663 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~663feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~663 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~663 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N40
dffeas \processador|FD|BancoReg|registrador~631 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~631 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~631 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~599feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~599feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~599feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~599feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~599feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~599feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N14
dffeas \processador|FD|BancoReg|registrador~599 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~599feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~599 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~599 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~567feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~567feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~567feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~567feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~567feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~567feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N4
dffeas \processador|FD|BancoReg|registrador~567 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~567feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~567 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~567 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1730 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1730_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~567_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~599_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~631_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~663_q ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~663_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~631_q ),
	.datad(!\processador|FD|BancoReg|registrador~599_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~567_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1730_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1730 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1730 .lut_mask = 64'h0C3F1D1D33333333;
defparam \processador|FD|BancoReg|registrador~1730 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N19
dffeas \processador|FD|BancoReg|registrador~695 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~695 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~695 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1182 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1182_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1730_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1730_combout  & (\processador|FD|BancoReg|registrador~695_q )) # (\processador|FD|BancoReg|registrador~1730_combout  & ((\processador|FD|BancoReg|registrador~727_q 
// )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1730_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~1730_combout  & ((\processador|FD|BancoReg|registrador~759_q ))) # (\processador|FD|BancoReg|registrador~1730_combout  & (\processador|FD|BancoReg|registrador~791_q ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~791_q ),
	.datac(!\processador|FD|BancoReg|registrador~759_q ),
	.datad(!\processador|FD|BancoReg|registrador~727_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1730_combout ),
	.datag(!\processador|FD|BancoReg|registrador~695_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1182 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1182 .lut_mask = 64'h05050505AAFFBBBB;
defparam \processador|FD|BancoReg|registrador~1182 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N38
dffeas \processador|FD|BancoReg|registrador~279 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~279 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~279 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~215feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~215feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~215feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~215feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~215feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~215feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N37
dffeas \processador|FD|BancoReg|registrador~215 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~215 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N35
dffeas \processador|FD|BancoReg|registrador~247 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~247 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~247 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~151feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~151feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~151feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~151feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~151feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~151feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N19
dffeas \processador|FD|BancoReg|registrador~151 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~151feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~151 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N44
dffeas \processador|FD|BancoReg|registrador~119 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~119 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N8
dffeas \processador|FD|BancoReg|registrador~87 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~87 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N40
dffeas \processador|FD|BancoReg|registrador~55 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~55 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~55 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1722 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1722_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~55_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~87_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~119_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~151_q ))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~151_q ),
	.datac(!\processador|FD|BancoReg|registrador~119_q ),
	.datad(!\processador|FD|BancoReg|registrador~87_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~55_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1722_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1722 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1722 .lut_mask = 64'h0A5F1B1B55555555;
defparam \processador|FD|BancoReg|registrador~1722 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~183feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~183feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~183feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~183feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~183feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~183feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N17
dffeas \processador|FD|BancoReg|registrador~183 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~183 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~183 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1174 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1174_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1722_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1722_combout  & ((\processador|FD|BancoReg|registrador~183_q ))) # (\processador|FD|BancoReg|registrador~1722_combout  & (\processador|FD|BancoReg|registrador~215_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1722_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1722_combout  & ((\processador|FD|BancoReg|registrador~247_q ))) # (\processador|FD|BancoReg|registrador~1722_combout  & (\processador|FD|BancoReg|registrador~279_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~279_q ),
	.datab(!\processador|FD|BancoReg|registrador~215_q ),
	.datac(!\processador|FD|BancoReg|registrador~247_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1722_combout ),
	.datag(!\processador|FD|BancoReg|registrador~183_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1174 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1174 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1174 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[17]~70 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[17]~70_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & (((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1174_combout 
// )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((\processador|FD|BancoReg|registrador~1182_combout )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1178_combout )))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1186_combout )))) ) )

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1186_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1178_combout ),
	.datad(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1182_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1174_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[17]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[17]~70 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[17]~70 .lut_mask = 64'h0A000A220AAA0A22;
defparam \processador|FD|BancoReg|saidaA[17]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N45
cyclonev_lcell_comb \processador|FD|saida_ext[16]~9 (
// Equation(s):
// \processador|FD|saida_ext[16]~9_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~1_combout  & ((\processador|UC|Equal11~0_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~14_combout ))) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~3_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~14_combout  & (\processador|FD|fetchInstruction|ROM|memROM~1_combout  & 
// !\processador|UC|Equal11~0_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datad(!\processador|UC|Equal11~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saida_ext[16]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saida_ext[16]~9 .extended_lut = "off";
defparam \processador|FD|saida_ext[16]~9 .lut_mask = 64'h03000300030F030F;
defparam \processador|FD|saida_ext[16]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N42
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~41 (
// Equation(s):
// \processador|FD|soma1inv|Add0~41_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[14]~78_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|saida_ext[5]~7_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~46  ))
// \processador|FD|soma1inv|Add0~42  = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[14]~78_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|saida_ext[5]~7_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~46  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|UC|palavraControle[8]~5_combout ),
	.datac(!\processador|FD|saida_ext[5]~7_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[14]~78_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~41_sumout ),
	.cout(\processador|FD|soma1inv|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~41 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~41 .lut_mask = 64'h0000FFFF0000569A;
defparam \processador|FD|soma1inv|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N45
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~37 (
// Equation(s):
// \processador|FD|soma1inv|Add0~37_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[15]~82_combout ))) # 
// (\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|saida_ext[6]~5_combout )))) ) + ( \processador|FD|soma1inv|Add0~42  ))
// \processador|FD|soma1inv|Add0~38  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[15]~82_combout ))) # (\processador|UC|palavraControle[8]~5_combout 
//  & (!\processador|FD|saida_ext[6]~5_combout )))) ) + ( \processador|FD|soma1inv|Add0~42  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|UC|palavraControle[8]~5_combout ),
	.datac(!\processador|FD|saida_ext[6]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[15]~82_combout ),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~37_sumout ),
	.cout(\processador|FD|soma1inv|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~37 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~37 .lut_mask = 64'h0000A96500000000;
defparam \processador|FD|soma1inv|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N2
dffeas \processador|FD|BancoReg|registrador~917 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~917 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~917 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~853feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~853feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~853feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~853feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~853feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~853feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N28
dffeas \processador|FD|BancoReg|registrador~853 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~853feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~853 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~853 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N44
dffeas \processador|FD|BancoReg|registrador~885 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~885 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~885 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~821feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~821feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~821feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~821feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~821feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~821feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N41
dffeas \processador|FD|BancoReg|registrador~821 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~821feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~821 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~821 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1774 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1774_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~821_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~853_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~885_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~917_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~917_q ),
	.datab(!\processador|FD|BancoReg|registrador~853_q ),
	.datac(!\processador|FD|BancoReg|registrador~885_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~821_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1774_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1774 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1774 .lut_mask = 64'h0F330F5500FF00FF;
defparam \processador|FD|BancoReg|registrador~1774 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1013feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1013feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1013feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1013feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1013feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1013feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N20
dffeas \processador|FD|BancoReg|registrador~1013 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1013feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1013 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1013 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N17
dffeas \processador|FD|BancoReg|registrador~981 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~981 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~981 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N50
dffeas \processador|FD|BancoReg|registrador~1045 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1045_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1045 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1045 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~949feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~949feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~949feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~949feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~949feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~949feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N20
dffeas \processador|FD|BancoReg|registrador~949 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~949feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~949 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~949 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1218 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1218_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|BancoReg|registrador~1774_combout  & (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (\processador|FD|BancoReg|registrador~949_q 
// ))) # (\processador|FD|BancoReg|registrador~1774_combout  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (((\processador|FD|BancoReg|registrador~981_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|BancoReg|registrador~1774_combout  & (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (\processador|FD|BancoReg|registrador~1013_q ))) # (\processador|FD|BancoReg|registrador~1774_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (((\processador|FD|BancoReg|registrador~1045_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1774_combout ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1013_q ),
	.datad(!\processador|FD|BancoReg|registrador~981_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1045_q ),
	.datag(!\processador|FD|BancoReg|registrador~949_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1218 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1218 .lut_mask = 64'h4657464646575757;
defparam \processador|FD|BancoReg|registrador~1218 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N31
dffeas \processador|FD|BancoReg|registrador~469 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~469 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~469 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~501feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~501feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~501feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~501feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~501feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~501feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N49
dffeas \processador|FD|BancoReg|registrador~501 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~501feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~501 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N17
dffeas \processador|FD|BancoReg|registrador~533 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~533 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~533 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~405feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~405feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~405feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~405feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~405feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~405feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N29
dffeas \processador|FD|BancoReg|registrador~405 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~405feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~405 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~405 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~341feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~341feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~341feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~341feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~341feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~341feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N16
dffeas \processador|FD|BancoReg|registrador~341 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~341feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~341 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~341 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~373feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~373feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~373feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~373feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~373feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~373feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N49
dffeas \processador|FD|BancoReg|registrador~373 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~373feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~373 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~373 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~309feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~309feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~309feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~309feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~309feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~309feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N25
dffeas \processador|FD|BancoReg|registrador~309 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~309feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~309 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~309 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1766 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1766_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~309_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~341_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~373_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~405_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~405_q ),
	.datab(!\processador|FD|BancoReg|registrador~341_q ),
	.datac(!\processador|FD|BancoReg|registrador~373_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~309_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1766_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1766 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1766 .lut_mask = 64'h0F330F5500FF00FF;
defparam \processador|FD|BancoReg|registrador~1766 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N26
dffeas \processador|FD|BancoReg|registrador~437 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~437 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~437 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1210 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1210_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1766_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1766_combout  & ((\processador|FD|BancoReg|registrador~437_q ))) # (\processador|FD|BancoReg|registrador~1766_combout  & (\processador|FD|BancoReg|registrador~469_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1766_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1766_combout  & (\processador|FD|BancoReg|registrador~501_q )) # (\processador|FD|BancoReg|registrador~1766_combout  & ((\processador|FD|BancoReg|registrador~533_q )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~469_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~501_q ),
	.datad(!\processador|FD|BancoReg|registrador~533_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1766_combout ),
	.datag(!\processador|FD|BancoReg|registrador~437_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1210 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1210 .lut_mask = 64'h03030303DDDDCCFF;
defparam \processador|FD|BancoReg|registrador~1210 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~725feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~725feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~725feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~725feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~725feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~725feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N1
dffeas \processador|FD|BancoReg|registrador~725 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~725feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~725 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~725 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~789feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~789feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~789feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~789feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~789feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~789feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N47
dffeas \processador|FD|BancoReg|registrador~789 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~789feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~789 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~789 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y14_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~757feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~757feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~757feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~757feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~757feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~757feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y14_N58
dffeas \processador|FD|BancoReg|registrador~757 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~757feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~757 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~757 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N7
dffeas \processador|FD|BancoReg|registrador~597 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~597 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~597 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y11_N10
dffeas \processador|FD|BancoReg|registrador~629 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~629 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~629 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N25
dffeas \processador|FD|BancoReg|registrador~661 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~661 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~661 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N25
dffeas \processador|FD|BancoReg|registrador~565 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~565 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~565 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1770 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1770_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~565_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~597_q ))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~629_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~661_q ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~597_q ),
	.datac(!\processador|FD|BancoReg|registrador~629_q ),
	.datad(!\processador|FD|BancoReg|registrador~661_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~565_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1770_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1770 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1770 .lut_mask = 64'h1B1B0A5F55555555;
defparam \processador|FD|BancoReg|registrador~1770 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y14_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~693feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~693feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~693feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~693feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~693feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~693feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y14_N52
dffeas \processador|FD|BancoReg|registrador~693 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~693feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~693 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~693 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1214 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1214_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1770_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1770_combout  & ((\processador|FD|BancoReg|registrador~693_q ))) # (\processador|FD|BancoReg|registrador~1770_combout  & (\processador|FD|BancoReg|registrador~725_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1770_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1770_combout  & ((\processador|FD|BancoReg|registrador~757_q ))) # (\processador|FD|BancoReg|registrador~1770_combout  & (\processador|FD|BancoReg|registrador~789_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~725_q ),
	.datab(!\processador|FD|BancoReg|registrador~789_q ),
	.datac(!\processador|FD|BancoReg|registrador~757_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1770_combout ),
	.datag(!\processador|FD|BancoReg|registrador~693_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1214 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1214 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~213feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~213feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~213feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~213feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~213feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~213feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N16
dffeas \processador|FD|BancoReg|registrador~213 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~213feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~213 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N14
dffeas \processador|FD|BancoReg|registrador~277 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~277 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~277 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N10
dffeas \processador|FD|BancoReg|registrador~245 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~245 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~245 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~85feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~85feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~85feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~85feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~85feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~85feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N25
dffeas \processador|FD|BancoReg|registrador~85 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~85 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N50
dffeas \processador|FD|BancoReg|registrador~117 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~117 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N47
dffeas \processador|FD|BancoReg|registrador~53 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~53 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1762 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1762_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~53_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~85_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~117_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~149_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~85_q ),
	.datab(!\processador|FD|BancoReg|registrador~149_q ),
	.datac(!\processador|FD|BancoReg|registrador~117_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~53_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1762_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1762 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1762 .lut_mask = 64'h0F000F0055FF33FF;
defparam \processador|FD|BancoReg|registrador~1762 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N16
dffeas \processador|FD|BancoReg|registrador~181 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~181 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~181 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1206 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1206_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1762_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1762_combout  & ((\processador|FD|BancoReg|registrador~181_q ))) # (\processador|FD|BancoReg|registrador~1762_combout  & (\processador|FD|BancoReg|registrador~213_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1762_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1762_combout  & ((\processador|FD|BancoReg|registrador~245_q ))) # (\processador|FD|BancoReg|registrador~1762_combout  & (\processador|FD|BancoReg|registrador~277_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~213_q ),
	.datab(!\processador|FD|BancoReg|registrador~277_q ),
	.datac(!\processador|FD|BancoReg|registrador~245_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1762_combout ),
	.datag(!\processador|FD|BancoReg|registrador~181_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1206 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1206 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1206 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N0
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[15]~62 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[15]~62_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( ((!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1206_combout 
// )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((\processador|FD|BancoReg|registrador~1214_combout )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1210_combout )))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1218_combout )))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1218_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1210_combout ),
	.datad(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1214_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1206_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[15]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[15]~62 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[15]~62 .lut_mask = 64'h0A001B005F001B00;
defparam \processador|FD|BancoReg|saidaA[15]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N2
dffeas \processador|FD|BancoReg|registrador~531 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~531 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~531 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N16
dffeas \processador|FD|BancoReg|registrador~467DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~467DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~467DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~467DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N23
dffeas \processador|FD|BancoReg|registrador~403 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~403 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~403 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~339feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~339feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[13]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~339feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~339feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~339feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~339feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N29
dffeas \processador|FD|BancoReg|registrador~339 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~339feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~339 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~339 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N47
dffeas \processador|FD|BancoReg|registrador~371 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~371 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~371 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N10
dffeas \processador|FD|BancoReg|registrador~307 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~307 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~307 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1806 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1806_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~307_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~339_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~371_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~403_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~403_q ),
	.datab(!\processador|FD|BancoReg|registrador~339_q ),
	.datac(!\processador|FD|BancoReg|registrador~371_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~307_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1806_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1806 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1806 .lut_mask = 64'h0F000F0033FF55FF;
defparam \processador|FD|BancoReg|registrador~1806 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N22
dffeas \processador|FD|BancoReg|registrador~435 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~435 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~435 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1242 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1242_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1806_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1806_combout  & ((\processador|FD|BancoReg|registrador~435_q ))) # (\processador|FD|BancoReg|registrador~1806_combout  & 
// (\processador|FD|BancoReg|registrador~467DUPLICATE_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1806_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1806_combout  & ((\processador|FD|BancoReg|registrador~499_q ))) # (\processador|FD|BancoReg|registrador~1806_combout  & (\processador|FD|BancoReg|registrador~531_q 
// ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~531_q ),
	.datab(!\processador|FD|BancoReg|registrador~467DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~499_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1806_combout ),
	.datag(!\processador|FD|BancoReg|registrador~435_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1242 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1242 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1242 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~723feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~723feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[13]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~723feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~723feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~723feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~723feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N25
dffeas \processador|FD|BancoReg|registrador~723 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~723feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~723 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~723 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~755feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~755feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[13]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~755feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~755feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~755feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~755feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N16
dffeas \processador|FD|BancoReg|registrador~755 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~755feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~755 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~755 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N55
dffeas \processador|FD|BancoReg|registrador~659 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~659 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~659 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~627feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~627feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[13]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~627feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~627feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~627feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~627feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N22
dffeas \processador|FD|BancoReg|registrador~627 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~627feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~627 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~627 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~595feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~595feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[13]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~595feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~595feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~595feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~595feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N26
dffeas \processador|FD|BancoReg|registrador~595 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~595feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~595 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~595 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~563feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~563feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[13]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~563feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~563feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~563feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~563feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N40
dffeas \processador|FD|BancoReg|registrador~563 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~563feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~563 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~563 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1810 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1810_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~563_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~595_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~627_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~659_q ))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~659_q ),
	.datac(!\processador|FD|BancoReg|registrador~627_q ),
	.datad(!\processador|FD|BancoReg|registrador~595_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~563_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1810_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1810 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1810 .lut_mask = 64'h0A5F1B1B55555555;
defparam \processador|FD|BancoReg|registrador~1810 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~787feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~787feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[13]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~787feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~787feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~787feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~787feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N41
dffeas \processador|FD|BancoReg|registrador~787 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~787feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~787 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~787 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~691feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~691feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[13]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~691feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~691feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~691feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~691feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N7
dffeas \processador|FD|BancoReg|registrador~691 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~691feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~691 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~691 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1246 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1246_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1810_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1810_combout  & (((\processador|FD|BancoReg|registrador~691_q )))) # (\processador|FD|BancoReg|registrador~1810_combout  & 
// (\processador|FD|BancoReg|registrador~723_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1810_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1810_combout  & (\processador|FD|BancoReg|registrador~755_q )) # (\processador|FD|BancoReg|registrador~1810_combout  & ((\processador|FD|BancoReg|registrador~787_q 
// )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~723_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~755_q ),
	.datad(!\processador|FD|BancoReg|registrador~1810_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~787_q ),
	.datag(!\processador|FD|BancoReg|registrador~691_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1246 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1246 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \processador|FD|BancoReg|registrador~1246 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~979feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~979feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[13]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~979feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~979feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~979feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~979feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N58
dffeas \processador|FD|BancoReg|registrador~979 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~979feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~979 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~979 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N40
dffeas \processador|FD|BancoReg|registrador~1011 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1011 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1011 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N49
dffeas \processador|FD|BancoReg|registrador~1043 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1043_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1043 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1043 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N1
dffeas \processador|FD|BancoReg|registrador~851 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~851 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~851 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~915feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~915feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[13]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~915feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~915feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~915feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~915feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N49
dffeas \processador|FD|BancoReg|registrador~915 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~915feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~915 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~915 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N19
dffeas \processador|FD|BancoReg|registrador~883 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~883 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~883 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~819feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~819feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[13]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~819feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~819feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~819feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~819feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N40
dffeas \processador|FD|BancoReg|registrador~819 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~819feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~819 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~819 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1814 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1814_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~819_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~851_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~883_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~915_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~851_q ),
	.datab(!\processador|FD|BancoReg|registrador~915_q ),
	.datac(!\processador|FD|BancoReg|registrador~883_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~819_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1814_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1814 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1814 .lut_mask = 64'h0F550F3300FF00FF;
defparam \processador|FD|BancoReg|registrador~1814 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N1
dffeas \processador|FD|BancoReg|registrador~947 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~947 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~947 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1250 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1250_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1814_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1814_combout  & ((\processador|FD|BancoReg|registrador~947_q ))) # (\processador|FD|BancoReg|registrador~1814_combout  & (\processador|FD|BancoReg|registrador~979_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1814_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1814_combout  & (\processador|FD|BancoReg|registrador~1011_q )) # (\processador|FD|BancoReg|registrador~1814_combout  & ((\processador|FD|BancoReg|registrador~1043_q )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~979_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1011_q ),
	.datad(!\processador|FD|BancoReg|registrador~1043_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1814_combout ),
	.datag(!\processador|FD|BancoReg|registrador~947_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1250 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1250 .lut_mask = 64'h03030303DDDDCCFF;
defparam \processador|FD|BancoReg|registrador~1250 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~211feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~211feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[13]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~211feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~211feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~211feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~211feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N20
dffeas \processador|FD|BancoReg|registrador~211 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~211 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~211 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~275feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~275feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[13]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~275feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~275feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~275feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~275feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N8
dffeas \processador|FD|BancoReg|registrador~275 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~275feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~275 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~275 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~243feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~243feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[13]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~243feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~243feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~243feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~243feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N55
dffeas \processador|FD|BancoReg|registrador~243DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~243feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~243DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~243DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~243DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N46
dffeas \processador|FD|BancoReg|registrador~83DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~83DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~83DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~83DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N8
dffeas \processador|FD|BancoReg|registrador~147 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~147 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~147 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N41
dffeas \processador|FD|BancoReg|registrador~115 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~115 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N59
dffeas \processador|FD|BancoReg|registrador~51 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~51 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~51 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1802 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1802_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~51_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~83DUPLICATE_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~115_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~147_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~83DUPLICATE_q ),
	.datab(!\processador|FD|BancoReg|registrador~147_q ),
	.datac(!\processador|FD|BancoReg|registrador~115_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~51_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1802_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1802 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1802 .lut_mask = 64'h0F000F0055FF33FF;
defparam \processador|FD|BancoReg|registrador~1802 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N52
dffeas \processador|FD|BancoReg|registrador~179 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~179 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~179 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1238 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1238_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1802_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1802_combout  & ((\processador|FD|BancoReg|registrador~179_q ))) # (\processador|FD|BancoReg|registrador~1802_combout  & (\processador|FD|BancoReg|registrador~211_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1802_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1802_combout  & ((\processador|FD|BancoReg|registrador~243DUPLICATE_q ))) # (\processador|FD|BancoReg|registrador~1802_combout  & (\processador|FD|BancoReg|registrador~275_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~211_q ),
	.datab(!\processador|FD|BancoReg|registrador~275_q ),
	.datac(!\processador|FD|BancoReg|registrador~243DUPLICATE_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1802_combout ),
	.datag(!\processador|FD|BancoReg|registrador~179_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1238 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1238 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1238 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[13]~54 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[13]~54_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1238_combout 
// )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1246_combout )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1242_combout )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1250_combout )))))) ) )

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1242_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1246_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1250_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1238_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[13]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[13]~54 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[13]~54 .lut_mask = 64'h082A0808082A2A2A;
defparam \processador|FD|BancoReg|saidaA[13]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N56
dffeas \processador|FD|memRAM|ram~78 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~78 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N10
dffeas \processador|FD|memRAM|ram~46 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~46 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~46 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N0
cyclonev_lcell_comb \processador|FD|memRAM|ram~119 (
// Equation(s):
// \processador|FD|memRAM|ram~119_combout  = ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~35_combout  & ((!\processador|FD|saidaULA_final[0]~3_combout  & ((\processador|FD|memRAM|ram~46_q ))) # 
// (\processador|FD|saidaULA_final[0]~3_combout  & (\processador|FD|memRAM|ram~78_q )))) # (\processador|FD|saidaULA_final~35_combout  & (\processador|FD|memRAM|ram~78_q )) ) ) # ( !\processador|FD|result_slt [0] & ( 
// (!\processador|FD|saidaULA_final[0]~3_combout  & ((\processador|FD|memRAM|ram~46_q ))) # (\processador|FD|saidaULA_final[0]~3_combout  & (\processador|FD|memRAM|ram~78_q )) ) )

	.dataa(!\processador|FD|memRAM|ram~78_q ),
	.datab(!\processador|FD|saidaULA_final~35_combout ),
	.datac(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datad(!\processador|FD|memRAM|ram~46_q ),
	.datae(gnd),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~119 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~119 .lut_mask = 64'h05F505F515D515D5;
defparam \processador|FD|memRAM|ram~119 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N20
dffeas \processador|FD|BancoReg|registrador~530 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~530 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~530 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N55
dffeas \processador|FD|BancoReg|registrador~466 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~466 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~466 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~498feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~498feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~498feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~498feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~498feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~498feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N38
dffeas \processador|FD|BancoReg|registrador~498 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~498feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~498 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~498 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N31
dffeas \processador|FD|BancoReg|registrador~338DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~338DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~338DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~338DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~370feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~370feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~370feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~370feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~370feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~370feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N22
dffeas \processador|FD|BancoReg|registrador~370DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~370feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~370DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~370DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~370DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~306feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~306feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~306feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~306feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~306feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~306feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N59
dffeas \processador|FD|BancoReg|registrador~306 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~306feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~306 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~306 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1826 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1826_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~306_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~338DUPLICATE_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~370DUPLICATE_q ))) # 
// (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~402_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~338DUPLICATE_q ),
	.datab(!\processador|FD|BancoReg|registrador~402_q ),
	.datac(!\processador|FD|BancoReg|registrador~370DUPLICATE_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~306_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1826_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1826 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1826 .lut_mask = 64'h0F000F0055FF33FF;
defparam \processador|FD|BancoReg|registrador~1826 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N17
dffeas \processador|FD|BancoReg|registrador~434 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~434 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~434 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1258 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1258_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~1826_combout  & (((\processador|FD|BancoReg|registrador~434_q  & 
// \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|BancoReg|registrador~1826_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~466_q )))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~1826_combout  & (((\processador|FD|BancoReg|registrador~498_q  & \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # 
// (\processador|FD|BancoReg|registrador~1826_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~530_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~530_q ),
	.datab(!\processador|FD|BancoReg|registrador~466_q ),
	.datac(!\processador|FD|BancoReg|registrador~498_q ),
	.datad(!\processador|FD|BancoReg|registrador~1826_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~434_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1258 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1258 .lut_mask = 64'h00FF00FF0F330F55;
defparam \processador|FD|BancoReg|registrador~1258 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~978feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~978feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~978feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~978feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~978feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~978feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N55
dffeas \processador|FD|BancoReg|registrador~978 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~978feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~978 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~978 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1010feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1010feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1010feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1010feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1010feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1010feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N1
dffeas \processador|FD|BancoReg|registrador~1010 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1010feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1010 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1010 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N32
dffeas \processador|FD|BancoReg|registrador~1042 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1042_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1042 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1042 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~850feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~850feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~850feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~850feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~850feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~850feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N5
dffeas \processador|FD|BancoReg|registrador~850 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~850feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~850 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~850 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N49
dffeas \processador|FD|BancoReg|registrador~914 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~914 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~914 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N31
dffeas \processador|FD|BancoReg|registrador~882 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~882 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~882 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N50
dffeas \processador|FD|BancoReg|registrador~818 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~818 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~818 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1834 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1834_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~818_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~850_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~882_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~914_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~850_q ),
	.datab(!\processador|FD|BancoReg|registrador~914_q ),
	.datac(!\processador|FD|BancoReg|registrador~882_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~818_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1834_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1834 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1834 .lut_mask = 64'h0F550F3300FF00FF;
defparam \processador|FD|BancoReg|registrador~1834 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N52
dffeas \processador|FD|BancoReg|registrador~946 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~946 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~946 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1266 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1266_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1834_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1834_combout  & ((\processador|FD|BancoReg|registrador~946_q ))) # (\processador|FD|BancoReg|registrador~1834_combout  & (\processador|FD|BancoReg|registrador~978_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1834_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~1834_combout  & (\processador|FD|BancoReg|registrador~1010_q )) # (\processador|FD|BancoReg|registrador~1834_combout  & ((\processador|FD|BancoReg|registrador~1042_q )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~978_q ),
	.datac(!\processador|FD|BancoReg|registrador~1010_q ),
	.datad(!\processador|FD|BancoReg|registrador~1042_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1834_combout ),
	.datag(!\processador|FD|BancoReg|registrador~946_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1266 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1266 .lut_mask = 64'h05050505BBBBAAFF;
defparam \processador|FD|BancoReg|registrador~1266 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~786feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~786feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~786feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~786feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~786feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~786feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N53
dffeas \processador|FD|BancoReg|registrador~786 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~786feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~786 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~786 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~722feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~722feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~722feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~722feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~722feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~722feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N31
dffeas \processador|FD|BancoReg|registrador~722 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~722feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~722 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~722 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~754feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~754feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~754feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~754feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~754feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~754feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N20
dffeas \processador|FD|BancoReg|registrador~754 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~754feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~754 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~754 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N14
dffeas \processador|FD|BancoReg|registrador~658 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~658 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~658 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~626feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~626feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~626feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~626feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~626feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~626feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N58
dffeas \processador|FD|BancoReg|registrador~626 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~626feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~626 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~626 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N1
dffeas \processador|FD|BancoReg|registrador~594 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~594 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~594 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N44
dffeas \processador|FD|BancoReg|registrador~562 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~562 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~562 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1830 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1830_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~562_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~594_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~626_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~658_q ))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~658_q ),
	.datac(!\processador|FD|BancoReg|registrador~626_q ),
	.datad(!\processador|FD|BancoReg|registrador~594_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~562_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1830_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1830 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1830 .lut_mask = 64'h0A5F1B1B55555555;
defparam \processador|FD|BancoReg|registrador~1830 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y14_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~690feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~690feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~690feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~690feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~690feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~690feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y14_N46
dffeas \processador|FD|BancoReg|registrador~690 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~690feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~690 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~690 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1262 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1262_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1830_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1830_combout  & ((\processador|FD|BancoReg|registrador~690_q ))) # (\processador|FD|BancoReg|registrador~1830_combout  & (\processador|FD|BancoReg|registrador~722_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1830_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1830_combout  & ((\processador|FD|BancoReg|registrador~754_q ))) # (\processador|FD|BancoReg|registrador~1830_combout  & (\processador|FD|BancoReg|registrador~786_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~786_q ),
	.datab(!\processador|FD|BancoReg|registrador~722_q ),
	.datac(!\processador|FD|BancoReg|registrador~754_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1830_combout ),
	.datag(!\processador|FD|BancoReg|registrador~690_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1262 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1262 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N20
dffeas \processador|FD|BancoReg|registrador~274 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~274 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~274 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N26
dffeas \processador|FD|BancoReg|registrador~242DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~242DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~242DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~242DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~210feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~210feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~210feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~210feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~210feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~210feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N26
dffeas \processador|FD|BancoReg|registrador~210 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~210 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N38
dffeas \processador|FD|BancoReg|registrador~82 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~82 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~82 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~114feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~114feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~114feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~114feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~114feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~114feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N31
dffeas \processador|FD|BancoReg|registrador~114 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~114 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N23
dffeas \processador|FD|BancoReg|registrador~146 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~146 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N35
dffeas \processador|FD|BancoReg|registrador~50 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~50 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1822 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1822_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~50_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~82_q ))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~114_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) 
// # (\processador|FD|BancoReg|registrador~146_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~82_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~114_q ),
	.datad(!\processador|FD|BancoReg|registrador~146_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~50_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1822_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1822 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1822 .lut_mask = 64'h1D1D0C3F33333333;
defparam \processador|FD|BancoReg|registrador~1822 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~178feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~178feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~178feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~178feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~178feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~178feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y10_N41
dffeas \processador|FD|BancoReg|registrador~178 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~178feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~178 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~178 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1254 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1254_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1822_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1822_combout  & (\processador|FD|BancoReg|registrador~178_q )) # (\processador|FD|BancoReg|registrador~1822_combout  & ((\processador|FD|BancoReg|registrador~210_q 
// )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1822_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~1822_combout  & ((\processador|FD|BancoReg|registrador~242DUPLICATE_q ))) # (\processador|FD|BancoReg|registrador~1822_combout  & (\processador|FD|BancoReg|registrador~274_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~274_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~242DUPLICATE_q ),
	.datad(!\processador|FD|BancoReg|registrador~210_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1822_combout ),
	.datag(!\processador|FD|BancoReg|registrador~178_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1254 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1254 .lut_mask = 64'h03030303CCFFDDDD;
defparam \processador|FD|BancoReg|registrador~1254 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N51
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[12]~50 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[12]~50_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1254_combout 
// )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1262_combout )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1258_combout )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1266_combout )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1258_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1266_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1262_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1254_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[12]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[12]~50 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[12]~50 .lut_mask = 64'h0808084C4C4C084C;
defparam \processador|FD|BancoReg|saidaA[12]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N33
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~53 (
// Equation(s):
// \processador|FD|soma1inv|Add0~53_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[11]~66_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|saida_ext[6]~5_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~58  ))
// \processador|FD|soma1inv|Add0~54  = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[11]~66_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|saida_ext[6]~5_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~58  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|FD|saida_ext[6]~5_combout ),
	.datac(!\processador|UC|palavraControle[8]~5_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[11]~66_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~53_sumout ),
	.cout(\processador|FD|soma1inv|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~53 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~53 .lut_mask = 64'h0000FFFF000056A6;
defparam \processador|FD|soma1inv|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~49 (
// Equation(s):
// \processador|FD|soma1inv|Add0~49_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[12]~70_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|saida_ext[6]~5_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~54  ))
// \processador|FD|soma1inv|Add0~50  = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[12]~70_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|saida_ext[6]~5_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~54  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|FD|saida_ext[6]~5_combout ),
	.datac(!\processador|UC|palavraControle[8]~5_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[12]~70_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~49_sumout ),
	.cout(\processador|FD|soma1inv|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~49 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~49 .lut_mask = 64'h0000FFFF000056A6;
defparam \processador|FD|soma1inv|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N27
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~61 (
// Equation(s):
// \processador|FD|soma1inv|Add0~61_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[9]~42_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|saida_ext[6]~5_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~66  ))
// \processador|FD|soma1inv|Add0~62  = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[9]~42_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|saida_ext[6]~5_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~66  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|UC|palavraControle[8]~5_combout ),
	.datac(!\processador|FD|saida_ext[6]~5_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[9]~42_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~61_sumout ),
	.cout(\processador|FD|soma1inv|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~61 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~61 .lut_mask = 64'h0000FFFF0000569A;
defparam \processador|FD|soma1inv|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~57 (
// Equation(s):
// \processador|FD|soma1inv|Add0~57_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[10]~46_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|saida_ext[6]~5_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~62  ))
// \processador|FD|soma1inv|Add0~58  = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[10]~46_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|saida_ext[6]~5_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~62  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|FD|saida_ext[6]~5_combout ),
	.datac(!\processador|UC|palavraControle[8]~5_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[10]~46_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~57_sumout ),
	.cout(\processador|FD|soma1inv|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~57 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~57 .lut_mask = 64'h0000FFFF000056A6;
defparam \processador|FD|soma1inv|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N12
cyclonev_lcell_comb \processador|FD|ULA_bit9|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~61_sumout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|BancoReg|registrador~1318_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1318_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit9|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit9|Muxao|saida_MUX~0 .lut_mask = 64'h0000000000F000F0;
defparam \processador|FD|ULA_bit9|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N21
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~69 (
// Equation(s):
// \processador|FD|soma1inv|Add0~69_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[7]~34_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|saida_ext[6]~5_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~74  ))
// \processador|FD|soma1inv|Add0~70  = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[7]~34_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|saida_ext[6]~5_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~74  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|FD|saida_ext[6]~5_combout ),
	.datac(!\processador|UC|palavraControle[8]~5_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[7]~34_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~69_sumout ),
	.cout(\processador|FD|soma1inv|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~69 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~69 .lut_mask = 64'h0000FFFF000056A6;
defparam \processador|FD|soma1inv|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N24
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~65 (
// Equation(s):
// \processador|FD|soma1inv|Add0~65_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[8]~38_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|saida_ext[6]~5_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~70  ))
// \processador|FD|soma1inv|Add0~66  = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[8]~38_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|saida_ext[6]~5_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~70  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|UC|palavraControle[8]~5_combout ),
	.datac(!\processador|FD|saida_ext[6]~5_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[8]~38_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~65_sumout ),
	.cout(\processador|FD|soma1inv|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~65 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~65 .lut_mask = 64'h0000FFFF0000569A;
defparam \processador|FD|soma1inv|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~716feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~716feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[6]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~716feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~716feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~716feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~716feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N40
dffeas \processador|FD|BancoReg|registrador~716 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~716feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~716 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~716 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~748feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~748feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[6]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~748feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~748feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~748feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~748feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N55
dffeas \processador|FD|BancoReg|registrador~748 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~748feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~748 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~748 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N8
dffeas \processador|FD|BancoReg|registrador~588 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~588 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~588 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~620feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~620feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[6]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~620feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~620feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~620feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~620feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N56
dffeas \processador|FD|BancoReg|registrador~620 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~620feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~620 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~620 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N11
dffeas \processador|FD|BancoReg|registrador~652 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~652 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~652 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y10_N35
dffeas \processador|FD|BancoReg|registrador~556 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~556 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~556 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1950 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1950_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~556_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~588_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~620_q )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((\processador|FD|BancoReg|registrador~652_q )))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~588_q ),
	.datac(!\processador|FD|BancoReg|registrador~620_q ),
	.datad(!\processador|FD|BancoReg|registrador~652_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~556_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1950_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1950 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1950 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \processador|FD|BancoReg|registrador~1950 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N53
dffeas \processador|FD|BancoReg|registrador~780 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~780 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~780 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N28
dffeas \processador|FD|BancoReg|registrador~684 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~684 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~684 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1361 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1361_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1950_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1950_combout  & (((\processador|FD|BancoReg|registrador~684_q )))) # (\processador|FD|BancoReg|registrador~1950_combout  & 
// (\processador|FD|BancoReg|registrador~716_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1950_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1950_combout  & (\processador|FD|BancoReg|registrador~748_q )) # (\processador|FD|BancoReg|registrador~1950_combout  & ((\processador|FD|BancoReg|registrador~780_q 
// )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~716_q ),
	.datac(!\processador|FD|BancoReg|registrador~748_q ),
	.datad(!\processador|FD|BancoReg|registrador~1950_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~780_q ),
	.datag(!\processador|FD|BancoReg|registrador~684_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1361_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1361 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1361 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \processador|FD|BancoReg|registrador~1361 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~204feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~204feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[6]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~204feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~204feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~204feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~204feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N37
dffeas \processador|FD|BancoReg|registrador~204 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~204 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N44
dffeas \processador|FD|BancoReg|registrador~236 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~236 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N28
dffeas \processador|FD|BancoReg|registrador~140 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~140 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N8
dffeas \processador|FD|BancoReg|registrador~108 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~108 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N32
dffeas \processador|FD|BancoReg|registrador~76 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~76 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N19
dffeas \processador|FD|BancoReg|registrador~44 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~44 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1942 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1942_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~44_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~76_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~108_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~140_q ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~140_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~108_q ),
	.datad(!\processador|FD|BancoReg|registrador~76_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~44_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1942_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1942 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1942 .lut_mask = 64'h0C3F1D1D33333333;
defparam \processador|FD|BancoReg|registrador~1942 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~172feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~172feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[6]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~172feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~172feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~172feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~172feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N14
dffeas \processador|FD|BancoReg|registrador~172 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~172feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~172 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~172 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1353 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1353_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1942_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1942_combout  & ((\processador|FD|BancoReg|registrador~172_q ))) # (\processador|FD|BancoReg|registrador~1942_combout  & (\processador|FD|BancoReg|registrador~204_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1942_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1942_combout  & ((\processador|FD|BancoReg|registrador~236_q ))) # (\processador|FD|BancoReg|registrador~1942_combout  & (\processador|FD|BancoReg|registrador~268_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~268_q ),
	.datab(!\processador|FD|BancoReg|registrador~204_q ),
	.datac(!\processador|FD|BancoReg|registrador~236_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1942_combout ),
	.datag(!\processador|FD|BancoReg|registrador~172_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1353 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1353 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1353 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~972feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~972feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[6]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~972feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~972feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~972feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~972feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N41
dffeas \processador|FD|BancoReg|registrador~972 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~972feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~972 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~972 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N44
dffeas \processador|FD|BancoReg|registrador~1004 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1004 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1004 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N56
dffeas \processador|FD|BancoReg|registrador~908 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~908 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~908 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N29
dffeas \processador|FD|BancoReg|registrador~844 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~844 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~844 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N31
dffeas \processador|FD|BancoReg|registrador~876 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~876 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~876 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~812feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~812feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[6]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~812feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~812feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~812feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~812feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N26
dffeas \processador|FD|BancoReg|registrador~812 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~812feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~812 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~812 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1954 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1954_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~812_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~844_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~876_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~908_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~908_q ),
	.datab(!\processador|FD|BancoReg|registrador~844_q ),
	.datac(!\processador|FD|BancoReg|registrador~876_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~812_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1954_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1954 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1954 .lut_mask = 64'h0F330F5500FF00FF;
defparam \processador|FD|BancoReg|registrador~1954 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N17
dffeas \processador|FD|BancoReg|registrador~1036 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1036_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1036 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1036 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N5
dffeas \processador|FD|BancoReg|registrador~940 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~940 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~940 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1365 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1365_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1954_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1954_combout  & (((\processador|FD|BancoReg|registrador~940_q )))) # (\processador|FD|BancoReg|registrador~1954_combout  & 
// (\processador|FD|BancoReg|registrador~972_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1954_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1954_combout  & (\processador|FD|BancoReg|registrador~1004_q )) # (\processador|FD|BancoReg|registrador~1954_combout  & 
// ((\processador|FD|BancoReg|registrador~1036_q )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~972_q ),
	.datac(!\processador|FD|BancoReg|registrador~1004_q ),
	.datad(!\processador|FD|BancoReg|registrador~1954_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1036_q ),
	.datag(!\processador|FD|BancoReg|registrador~940_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1365_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1365 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1365 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \processador|FD|BancoReg|registrador~1365 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~460feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~460feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[6]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~460feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~460feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~460feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~460feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N34
dffeas \processador|FD|BancoReg|registrador~460 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~460feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~460 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~460 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~524feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~524feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[6]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~524feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~524feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~524feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~524feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N47
dffeas \processador|FD|BancoReg|registrador~524DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~524feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~524DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~524DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~524DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~492feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~492feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[6]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~492feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~492feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~492feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~492feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N40
dffeas \processador|FD|BancoReg|registrador~492 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~492feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~492 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~492 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~396feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~396feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[6]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~396feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~396feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~396feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~396feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N2
dffeas \processador|FD|BancoReg|registrador~396DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~396feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~396DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~396DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~396DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N56
dffeas \processador|FD|BancoReg|registrador~332 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~332 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~332 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~364feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~364feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[6]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~364feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~364feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~364feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~364feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N13
dffeas \processador|FD|BancoReg|registrador~364DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~364feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~364DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~364DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~364DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~300feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~300feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[6]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~300feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~300feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~300feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~300feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N31
dffeas \processador|FD|BancoReg|registrador~300 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~300feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~300 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~300 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1946 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1946_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~300_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~332_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~364DUPLICATE_q ))) # 
// (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~396DUPLICATE_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~396DUPLICATE_q ),
	.datab(!\processador|FD|BancoReg|registrador~332_q ),
	.datac(!\processador|FD|BancoReg|registrador~364DUPLICATE_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~300_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1946_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1946 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1946 .lut_mask = 64'h0F000F0033FF55FF;
defparam \processador|FD|BancoReg|registrador~1946 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~428feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~428feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[6]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~428feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~428feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~428feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~428feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N37
dffeas \processador|FD|BancoReg|registrador~428 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~428feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~428 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~428 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1357 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1357_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1946_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1946_combout  & ((\processador|FD|BancoReg|registrador~428_q ))) # (\processador|FD|BancoReg|registrador~1946_combout  & (\processador|FD|BancoReg|registrador~460_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1946_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1946_combout  & ((\processador|FD|BancoReg|registrador~492_q ))) # (\processador|FD|BancoReg|registrador~1946_combout  & (\processador|FD|BancoReg|registrador~524DUPLICATE_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~460_q ),
	.datab(!\processador|FD|BancoReg|registrador~524DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~492_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1946_combout ),
	.datag(!\processador|FD|BancoReg|registrador~428_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1357_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1357 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1357 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1357 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1369 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1369_combout  = ( \processador|FD|BancoReg|registrador~1365_combout  & ( \processador|FD|BancoReg|registrador~1357_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & 
// ((\processador|FD|BancoReg|registrador~1353_combout ))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1361_combout ))) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1365_combout  & ( \processador|FD|BancoReg|registrador~1357_combout  & ( (!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & 
// ((\processador|FD|BancoReg|registrador~1353_combout ))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1361_combout )))) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & 
// (((!\processador|FD|mux_JR|saida_MUX[4]~1_combout )))) ) ) ) # ( \processador|FD|BancoReg|registrador~1365_combout  & ( !\processador|FD|BancoReg|registrador~1357_combout  & ( (!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((\processador|FD|BancoReg|registrador~1353_combout ))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1361_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (((\processador|FD|mux_JR|saida_MUX[4]~1_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1365_combout  & ( !\processador|FD|BancoReg|registrador~1357_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((\processador|FD|BancoReg|registrador~1353_combout ))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & 
// (\processador|FD|BancoReg|registrador~1361_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1361_combout ),
	.datab(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1353_combout ),
	.datad(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1365_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1357_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1369_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1369 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1369 .lut_mask = 64'h0C440C773F443F77;
defparam \processador|FD|BancoReg|registrador~1369 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N18
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[6]~2 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[6]~2_combout  = ( \processador|FD|BancoReg|registrador~1369_combout  & ( !\processador|FD|BancoReg|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1369_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[6]~2 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[6]~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processador|FD|BancoReg|saidaA[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N57
cyclonev_lcell_comb \processador|FD|ULA_bit4|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|registrador~1403_combout  & ( (\processador|FD|soma1inv|Add0~81_sumout  & !\processador|FD|BancoReg|Equal1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|soma1inv|Add0~81_sumout ),
	.datad(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1403_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit4|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit4|Muxao|saida_MUX~0 .lut_mask = 64'h000000000F000F00;
defparam \processador|FD|ULA_bit4|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N30
cyclonev_lcell_comb \processador|FD|ULA_bit4|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit4|soma|Add0~0_combout  = ( \processador|FD|BancoReg|registrador~1403_combout  & ( !\processador|FD|soma1inv|Add0~81_sumout  $ (\processador|FD|BancoReg|Equal1~0_combout ) ) ) # ( !\processador|FD|BancoReg|registrador~1403_combout  & 
// ( \processador|FD|soma1inv|Add0~81_sumout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|soma1inv|Add0~81_sumout ),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1403_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit4|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit4|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit4|soma|Add0~0 .lut_mask = 64'h33333333CC33CC33;
defparam \processador|FD|ULA_bit4|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N44
dffeas \processador|FD|BancoReg|registrador~457 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~457 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~457 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N8
dffeas \processador|FD|BancoReg|registrador~521 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~521 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~521 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N56
dffeas \processador|FD|BancoReg|registrador~489 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~489 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~489 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N53
dffeas \processador|FD|BancoReg|registrador~329DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2266_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~329DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~329DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~329DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2268 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2268_combout  = ( !\processador|FD|muxULAram|saida_MUX[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2268 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2268 .lut_mask = 64'hFFFFFFFF00000000;
defparam \processador|FD|BancoReg|registrador~2268 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N26
dffeas \processador|FD|BancoReg|registrador~393 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2268_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~393 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~393 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2267 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2267_combout  = ( !\processador|FD|muxULAram|saida_MUX[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2267 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2267 .lut_mask = 64'hFFFFFFFF00000000;
defparam \processador|FD|BancoReg|registrador~2267 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N49
dffeas \processador|FD|BancoReg|registrador~361 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2267_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~361 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~361 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N59
dffeas \processador|FD|BancoReg|registrador~297 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~297 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~297 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2006 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2006_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~297_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((!\processador|FD|BancoReg|registrador~329DUPLICATE_q ) # ((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((!\processador|FD|BancoReg|registrador~361_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((!\processador|FD|BancoReg|registrador~393_q ) # 
// ((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~329DUPLICATE_q ),
	.datab(!\processador|FD|BancoReg|registrador~393_q ),
	.datac(!\processador|FD|BancoReg|registrador~361_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~297_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2006_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2006 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2006 .lut_mask = 64'h0FAAF0CC00FF00FF;
defparam \processador|FD|BancoReg|registrador~2006 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2265 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2265_combout  = ( !\processador|FD|muxULAram|saida_MUX[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2265 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2265 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \processador|FD|BancoReg|registrador~2265 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N47
dffeas \processador|FD|BancoReg|registrador~425 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2265_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~425 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~425 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1408 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1408_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2006_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2006_combout  & ((!\processador|FD|BancoReg|registrador~425_q ))) # (\processador|FD|BancoReg|registrador~2006_combout  & (\processador|FD|BancoReg|registrador~457_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2006_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~2006_combout  & ((\processador|FD|BancoReg|registrador~489_q ))) # (\processador|FD|BancoReg|registrador~2006_combout  & (\processador|FD|BancoReg|registrador~521_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~457_q ),
	.datab(!\processador|FD|BancoReg|registrador~521_q ),
	.datac(!\processador|FD|BancoReg|registrador~489_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2006_combout ),
	.datag(!\processador|FD|BancoReg|registrador~425_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1408_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1408 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1408 .lut_mask = 64'h00F0000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1408 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~713feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~713feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~713feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~713feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~713feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~713feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N49
dffeas \processador|FD|BancoReg|registrador~713 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~713feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~713 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~713 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N32
dffeas \processador|FD|BancoReg|registrador~777 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~777 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~777 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y14_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~745feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~745feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~745feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~745feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~745feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~745feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y14_N26
dffeas \processador|FD|BancoReg|registrador~745 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~745feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~745 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~745 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N20
dffeas \processador|FD|BancoReg|registrador~649 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~649 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~649 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~585feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~585feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~585feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~585feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~585feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~585feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N44
dffeas \processador|FD|BancoReg|registrador~585 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~585feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~585 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~585 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~617feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~617feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~617feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~617feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~617feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~617feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N43
dffeas \processador|FD|BancoReg|registrador~617 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~617feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~617 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~617 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~553feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~553feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~553feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~553feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~553feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~553feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N4
dffeas \processador|FD|BancoReg|registrador~553 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~553feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~553 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~553 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2010 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2010_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~553_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~585_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~617_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~649_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~649_q ),
	.datab(!\processador|FD|BancoReg|registrador~585_q ),
	.datac(!\processador|FD|BancoReg|registrador~617_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~553_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2010_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2010 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2010 .lut_mask = 64'h0F000F0033FF55FF;
defparam \processador|FD|BancoReg|registrador~2010 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N43
dffeas \processador|FD|BancoReg|registrador~681 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~681 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~681 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1412 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1412_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2010_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2010_combout  & ((\processador|FD|BancoReg|registrador~681_q ))) # (\processador|FD|BancoReg|registrador~2010_combout  & (\processador|FD|BancoReg|registrador~713_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2010_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~2010_combout  & ((\processador|FD|BancoReg|registrador~745_q ))) # (\processador|FD|BancoReg|registrador~2010_combout  & (\processador|FD|BancoReg|registrador~777_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~713_q ),
	.datab(!\processador|FD|BancoReg|registrador~777_q ),
	.datac(!\processador|FD|BancoReg|registrador~745_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2010_combout ),
	.datag(!\processador|FD|BancoReg|registrador~681_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1412_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1412 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1412 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1412 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N14
dffeas \processador|FD|BancoReg|registrador~1033 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1033 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1033 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1001feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1001feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1001feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1001feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1001feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1001feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N25
dffeas \processador|FD|BancoReg|registrador~1001 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1001feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1001 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1001 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~969feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~969feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~969feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~969feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~969feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~969feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N31
dffeas \processador|FD|BancoReg|registrador~969 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~969feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~969 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~969 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N26
dffeas \processador|FD|BancoReg|registrador~841 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~841 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~841 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N20
dffeas \processador|FD|BancoReg|registrador~905 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~905 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~905 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N16
dffeas \processador|FD|BancoReg|registrador~873 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~873 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~873 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~809feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~809feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~809feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~809feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~809feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~809feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N16
dffeas \processador|FD|BancoReg|registrador~809 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~809feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~809 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~809 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2014 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2014_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~809_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~841_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~873_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~905_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~841_q ),
	.datab(!\processador|FD|BancoReg|registrador~905_q ),
	.datac(!\processador|FD|BancoReg|registrador~873_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~809_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2014_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2014 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2014 .lut_mask = 64'h0F550F3300FF00FF;
defparam \processador|FD|BancoReg|registrador~2014 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~937feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~937feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~937feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~937feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~937feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~937feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N31
dffeas \processador|FD|BancoReg|registrador~937 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~937feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~937 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~937 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1416 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1416_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2014_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~2014_combout  & (\processador|FD|BancoReg|registrador~937_q )) # (\processador|FD|BancoReg|registrador~2014_combout  & ((\processador|FD|BancoReg|registrador~969_q 
// )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2014_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~2014_combout  & ((\processador|FD|BancoReg|registrador~1001_q ))) # (\processador|FD|BancoReg|registrador~2014_combout  & (\processador|FD|BancoReg|registrador~1033_q ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1033_q ),
	.datac(!\processador|FD|BancoReg|registrador~1001_q ),
	.datad(!\processador|FD|BancoReg|registrador~969_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2014_combout ),
	.datag(!\processador|FD|BancoReg|registrador~937_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1416_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1416 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1416 .lut_mask = 64'h05050505AAFFBBBB;
defparam \processador|FD|BancoReg|registrador~1416 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~201feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~201feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~201feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~201feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~201feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~201feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N44
dffeas \processador|FD|BancoReg|registrador~201 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~201feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~201 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~201 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~233feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~233feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~233feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~233feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~233feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~233feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N46
dffeas \processador|FD|BancoReg|registrador~233 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~233feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~233 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N8
dffeas \processador|FD|BancoReg|registrador~265 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~265 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~265 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N19
dffeas \processador|FD|BancoReg|registrador~137 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~137 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~137 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N14
dffeas \processador|FD|BancoReg|registrador~73 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~73 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N11
dffeas \processador|FD|BancoReg|registrador~105 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~105 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~105 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~41feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~41feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~41feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~41feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~41feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~41feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N22
dffeas \processador|FD|BancoReg|registrador~41 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~41 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2002 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2002_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~41_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~73_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~105_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~137_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~137_q ),
	.datab(!\processador|FD|BancoReg|registrador~73_q ),
	.datac(!\processador|FD|BancoReg|registrador~105_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~41_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2002_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2002 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2002 .lut_mask = 64'h0F330F5500FF00FF;
defparam \processador|FD|BancoReg|registrador~2002 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N29
dffeas \processador|FD|BancoReg|registrador~169DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~169DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~169DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~169DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1404 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1404_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2002_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~2002_combout  & ((\processador|FD|BancoReg|registrador~169DUPLICATE_q ))) # (\processador|FD|BancoReg|registrador~2002_combout  & 
// (\processador|FD|BancoReg|registrador~201_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2002_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~2002_combout  & (\processador|FD|BancoReg|registrador~233_q )) # (\processador|FD|BancoReg|registrador~2002_combout  & ((\processador|FD|BancoReg|registrador~265_q 
// )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~201_q ),
	.datac(!\processador|FD|BancoReg|registrador~233_q ),
	.datad(!\processador|FD|BancoReg|registrador~265_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2002_combout ),
	.datag(!\processador|FD|BancoReg|registrador~169DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1404_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1404 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1404 .lut_mask = 64'h05050505BBBBAAFF;
defparam \processador|FD|BancoReg|registrador~1404 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N24
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[3]~42 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[3]~42_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1404_combout )) 
// # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1412_combout )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1408_combout )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1416_combout )))))) ) )

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1408_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1412_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1416_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1404_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[3]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[3]~42 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[3]~42 .lut_mask = 64'h082A0808082A2A2A;
defparam \processador|FD|BancoReg|saidaA[3]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N0
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~97 (
// Equation(s):
// \processador|FD|soma1inv|Add0~97_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[0]~1_combout  $ (((!\processador|UC|UC_ULA|Functcrtl [2] & (!\processador|UC|Equal0~0_combout )) # (\processador|UC|UC_ULA|Functcrtl [2] & 
// ((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ))))) ) + ( (!\processador|UC|UC_ULA|Functcrtl [2] & (\processador|UC|Equal0~0_combout )) # (\processador|UC|UC_ULA|Functcrtl [2] & ((\processador|UC|UC_ULA|ULActrl[2]~2_combout ))) ) + ( !VCC ))
// \processador|FD|soma1inv|Add0~98  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[0]~1_combout  $ (((!\processador|UC|UC_ULA|Functcrtl [2] & (!\processador|UC|Equal0~0_combout )) # (\processador|UC|UC_ULA|Functcrtl [2] & 
// ((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ))))) ) + ( (!\processador|UC|UC_ULA|Functcrtl [2] & (\processador|UC|Equal0~0_combout )) # (\processador|UC|UC_ULA|Functcrtl [2] & ((\processador|UC|UC_ULA|ULActrl[2]~2_combout ))) ) + ( !VCC ))

	.dataa(!\processador|UC|Equal0~0_combout ),
	.datab(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datac(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[0]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~97_sumout ),
	.cout(\processador|FD|soma1inv|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~97 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~97 .lut_mask = 64'h0000B8B8000047B8;
defparam \processador|FD|soma1inv|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N3
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~93 (
// Equation(s):
// \processador|FD|soma1inv|Add0~93_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[1]~0_combout  $ (((!\processador|UC|UC_ULA|Functcrtl [2] & (!\processador|UC|Equal0~0_combout )) # (\processador|UC|UC_ULA|Functcrtl [2] & 
// ((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~98  ))
// \processador|FD|soma1inv|Add0~94  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[1]~0_combout  $ (((!\processador|UC|UC_ULA|Functcrtl [2] & (!\processador|UC|Equal0~0_combout )) # (\processador|UC|UC_ULA|Functcrtl [2] & 
// ((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~98  ))

	.dataa(!\processador|UC|Equal0~0_combout ),
	.datab(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datac(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[1]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~93_sumout ),
	.cout(\processador|FD|soma1inv|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~93 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~93 .lut_mask = 64'h0000FFFF000047B8;
defparam \processador|FD|soma1inv|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N9
cyclonev_lcell_comb \processador|FD|ULA_bit1|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit1|soma|Add1~0_combout  = ( \processador|FD|BancoReg|registrador~1452_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & (((\processador|FD|BancoReg|registrador~1469_combout  & \processador|FD|soma1inv|Add0~97_sumout )) # 
// (\processador|FD|soma1inv|Add0~93_sumout ))) ) ) # ( !\processador|FD|BancoReg|registrador~1452_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & (\processador|FD|soma1inv|Add0~93_sumout  & (\processador|FD|BancoReg|registrador~1469_combout  & 
// \processador|FD|soma1inv|Add0~97_sumout ))) ) )

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|soma1inv|Add0~93_sumout ),
	.datac(!\processador|FD|BancoReg|registrador~1469_combout ),
	.datad(!\processador|FD|soma1inv|Add0~97_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1452_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit1|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit1|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit1|soma|Add1~0 .lut_mask = 64'h00020002222A222A;
defparam \processador|FD|ULA_bit1|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N24
cyclonev_lcell_comb \processador|FD|ULA_bit4|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit4|soma|Add1~0_combout  = ( \processador|FD|BancoReg|saidaA[3]~42_combout  & ( \processador|FD|ULA_bit1|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit4|soma|Add0~0_combout  & (((\processador|FD|soma1inv|Add0~85_sumout ) # 
// (\processador|FD|BancoReg|saidaA[2]~38_combout )) # (\processador|FD|soma1inv|Add0~89_sumout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[3]~42_combout  & ( \processador|FD|ULA_bit1|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit4|soma|Add0~0_combout  
// & (\processador|FD|soma1inv|Add0~85_sumout  & ((\processador|FD|BancoReg|saidaA[2]~38_combout ) # (\processador|FD|soma1inv|Add0~89_sumout )))) ) ) ) # ( \processador|FD|BancoReg|saidaA[3]~42_combout  & ( !\processador|FD|ULA_bit1|soma|Add1~0_combout  & ( 
// (\processador|FD|ULA_bit4|soma|Add0~0_combout  & (((\processador|FD|soma1inv|Add0~89_sumout  & \processador|FD|BancoReg|saidaA[2]~38_combout )) # (\processador|FD|soma1inv|Add0~85_sumout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[3]~42_combout  & ( 
// !\processador|FD|ULA_bit1|soma|Add1~0_combout  & ( (\processador|FD|soma1inv|Add0~89_sumout  & (\processador|FD|ULA_bit4|soma|Add0~0_combout  & (\processador|FD|BancoReg|saidaA[2]~38_combout  & \processador|FD|soma1inv|Add0~85_sumout ))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~89_sumout ),
	.datab(!\processador|FD|ULA_bit4|soma|Add0~0_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[2]~38_combout ),
	.datad(!\processador|FD|soma1inv|Add0~85_sumout ),
	.datae(!\processador|FD|BancoReg|saidaA[3]~42_combout ),
	.dataf(!\processador|FD|ULA_bit1|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit4|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit4|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit4|soma|Add1~0 .lut_mask = 64'h0001013300131333;
defparam \processador|FD|ULA_bit4|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N0
cyclonev_lcell_comb \processador|FD|ULA_bit6|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit6|soma|Add1~0_combout  = ( \processador|FD|BancoReg|saidaA[5]~3_combout  & ( \processador|FD|ULA_bit4|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~73_sumout  & !\processador|FD|BancoReg|saidaA[6]~2_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|saidaA[5]~3_combout  & ( \processador|FD|ULA_bit4|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~77_sumout  & ((!\processador|FD|soma1inv|Add0~73_sumout ) # (!\processador|FD|BancoReg|saidaA[6]~2_combout ))) # 
// (\processador|FD|soma1inv|Add0~77_sumout  & (!\processador|FD|soma1inv|Add0~73_sumout  & !\processador|FD|BancoReg|saidaA[6]~2_combout )) ) ) ) # ( \processador|FD|BancoReg|saidaA[5]~3_combout  & ( !\processador|FD|ULA_bit4|soma|Add1~0_combout  & ( 
// (!\processador|FD|soma1inv|Add0~73_sumout  & ((!\processador|FD|BancoReg|saidaA[6]~2_combout ) # ((!\processador|FD|soma1inv|Add0~77_sumout  & !\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout )))) # (\processador|FD|soma1inv|Add0~73_sumout  & 
// (!\processador|FD|soma1inv|Add0~77_sumout  & (!\processador|FD|BancoReg|saidaA[6]~2_combout  & !\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[5]~3_combout  & ( 
// !\processador|FD|ULA_bit4|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~73_sumout  & ((!\processador|FD|soma1inv|Add0~77_sumout ) # ((!\processador|FD|BancoReg|saidaA[6]~2_combout ) # (!\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout )))) # 
// (\processador|FD|soma1inv|Add0~73_sumout  & (!\processador|FD|BancoReg|saidaA[6]~2_combout  & ((!\processador|FD|soma1inv|Add0~77_sumout ) # (!\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout )))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~77_sumout ),
	.datab(!\processador|FD|soma1inv|Add0~73_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[6]~2_combout ),
	.datad(!\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[5]~3_combout ),
	.dataf(!\processador|FD|ULA_bit4|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit6|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit6|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit6|soma|Add1~0 .lut_mask = 64'hFCE8E8C0E8E8C0C0;
defparam \processador|FD|ULA_bit6|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N0
cyclonev_lcell_comb \processador|FD|ULA_bit9|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit9|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~61_sumout  & ( (!\processador|FD|BancoReg|registrador~1318_combout ) # (\processador|FD|BancoReg|Equal1~0_combout ) ) ) # ( !\processador|FD|soma1inv|Add0~61_sumout  & ( 
// (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|BancoReg|registrador~1318_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1318_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit9|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit9|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit9|soma|Add0~0 .lut_mask = 64'h00F000F0FF0FFF0F;
defparam \processador|FD|ULA_bit9|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N42
cyclonev_lcell_comb \processador|FD|ULA_bit9|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit9|soma|Add1~0_combout  = ( \processador|FD|ULA_bit6|soma|Add1~0_combout  & ( \processador|FD|ULA_bit9|soma|Add0~0_combout  & ( (!\processador|FD|soma1inv|Add0~65_sumout  & (\processador|FD|BancoReg|saidaA[7]~1_combout  & 
// (\processador|FD|BancoReg|saidaA[8]~5_combout  & \processador|FD|soma1inv|Add0~69_sumout ))) # (\processador|FD|soma1inv|Add0~65_sumout  & (((\processador|FD|BancoReg|saidaA[7]~1_combout  & \processador|FD|soma1inv|Add0~69_sumout )) # 
// (\processador|FD|BancoReg|saidaA[8]~5_combout ))) ) ) ) # ( !\processador|FD|ULA_bit6|soma|Add1~0_combout  & ( \processador|FD|ULA_bit9|soma|Add0~0_combout  & ( (!\processador|FD|soma1inv|Add0~65_sumout  & (\processador|FD|BancoReg|saidaA[8]~5_combout  & 
// ((\processador|FD|soma1inv|Add0~69_sumout ) # (\processador|FD|BancoReg|saidaA[7]~1_combout )))) # (\processador|FD|soma1inv|Add0~65_sumout  & (((\processador|FD|soma1inv|Add0~69_sumout ) # (\processador|FD|BancoReg|saidaA[8]~5_combout )) # 
// (\processador|FD|BancoReg|saidaA[7]~1_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[7]~1_combout ),
	.datab(!\processador|FD|soma1inv|Add0~65_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[8]~5_combout ),
	.datad(!\processador|FD|soma1inv|Add0~69_sumout ),
	.datae(!\processador|FD|ULA_bit6|soma|Add1~0_combout ),
	.dataf(!\processador|FD|ULA_bit9|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit9|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit9|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit9|soma|Add1~0 .lut_mask = 64'h00000000173F0317;
defparam \processador|FD|ULA_bit9|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N12
cyclonev_lcell_comb \processador|FD|ULA_bit11|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit11|soma|Add1~0_combout  = ( \processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit9|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~53_sumout  & ((!\processador|FD|BancoReg|saidaA[11]~46_combout ) # 
// ((!\processador|FD|BancoReg|saidaA[10]~34_combout  & !\processador|FD|soma1inv|Add0~57_sumout )))) # (\processador|FD|soma1inv|Add0~53_sumout  & (!\processador|FD|BancoReg|saidaA[10]~34_combout  & (!\processador|FD|soma1inv|Add0~57_sumout  & 
// !\processador|FD|BancoReg|saidaA[11]~46_combout ))) ) ) ) # ( !\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit9|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~53_sumout  & 
// ((!\processador|FD|BancoReg|saidaA[11]~46_combout ) # ((!\processador|FD|BancoReg|saidaA[10]~34_combout  & !\processador|FD|soma1inv|Add0~57_sumout )))) # (\processador|FD|soma1inv|Add0~53_sumout  & (!\processador|FD|BancoReg|saidaA[10]~34_combout  & 
// (!\processador|FD|soma1inv|Add0~57_sumout  & !\processador|FD|BancoReg|saidaA[11]~46_combout ))) ) ) ) # ( \processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit9|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~53_sumout 
//  & ((!\processador|FD|BancoReg|saidaA[11]~46_combout ) # ((!\processador|FD|BancoReg|saidaA[10]~34_combout  & !\processador|FD|soma1inv|Add0~57_sumout )))) # (\processador|FD|soma1inv|Add0~53_sumout  & (!\processador|FD|BancoReg|saidaA[10]~34_combout  & 
// (!\processador|FD|soma1inv|Add0~57_sumout  & !\processador|FD|BancoReg|saidaA[11]~46_combout ))) ) ) ) # ( !\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit9|soma|Add1~0_combout  & ( 
// (!\processador|FD|soma1inv|Add0~53_sumout  & ((!\processador|FD|BancoReg|saidaA[10]~34_combout ) # ((!\processador|FD|soma1inv|Add0~57_sumout ) # (!\processador|FD|BancoReg|saidaA[11]~46_combout )))) # (\processador|FD|soma1inv|Add0~53_sumout  & 
// (!\processador|FD|BancoReg|saidaA[11]~46_combout  & ((!\processador|FD|BancoReg|saidaA[10]~34_combout ) # (!\processador|FD|soma1inv|Add0~57_sumout )))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~53_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[10]~34_combout ),
	.datac(!\processador|FD|soma1inv|Add0~57_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[11]~46_combout ),
	.datae(!\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit9|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit11|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit11|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit11|soma|Add1~0 .lut_mask = 64'hFEA8EA80EA80EA80;
defparam \processador|FD|ULA_bit11|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N39
cyclonev_lcell_comb \processador|FD|ULA_bit12|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit11|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[12]~50_combout  & (\processador|FD|soma1inv|Add0~49_sumout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|BancoReg|saidaA[12]~50_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|soma1inv|Add0~49_sumout ))) # 
// (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & ((\processador|FD|soma1inv|Add0~49_sumout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) ) ) # ( !\processador|FD|ULA_bit11|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ((!\processador|FD|BancoReg|saidaA[12]~50_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & !\processador|FD|soma1inv|Add0~49_sumout )) # (\processador|FD|BancoReg|saidaA[12]~50_combout  & ((\processador|FD|soma1inv|Add0~49_sumout ))))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (((\processador|FD|soma1inv|Add0~49_sumout ) # (\processador|FD|BancoReg|saidaA[12]~50_combout ))))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[12]~50_combout ),
	.datad(!\processador|FD|soma1inv|Add0~49_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit11|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit12|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit12|Muxao|saida_MUX~1 .lut_mask = 64'hA11DA11D09970997;
defparam \processador|FD|ULA_bit12|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N36
cyclonev_lcell_comb \processador|FD|saidaULA_final[12]~24 (
// Equation(s):
// \processador|FD|saidaULA_final[12]~24_combout  = ( \processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout  & ( \processador|FD|saidaULA_final[0]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[12]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[12]~24 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[12]~24 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|saidaULA_final[12]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N33
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[12]~22 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[12]~22_combout  = ( \processador|FD|memRAM|ram~119_combout  & ( \processador|FD|saidaULA_final[12]~24_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~77_sumout ))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[6]~5_combout ))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ) ) ) ) # ( !\processador|FD|memRAM|ram~119_combout  & ( \processador|FD|saidaULA_final[12]~24_combout  
// & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~0_combout ) # (\processador|FD|SOMA|Add0~77_sumout )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[6]~5_combout 
//  & ((!\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) ) ) ) # ( \processador|FD|memRAM|ram~119_combout  & ( !\processador|FD|saidaULA_final[12]~24_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// (((\processador|FD|SOMA|Add0~77_sumout  & !\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~0_combout )) # (\processador|FD|saida_ext[6]~5_combout 
// ))) ) ) ) # ( !\processador|FD|memRAM|ram~119_combout  & ( !\processador|FD|saidaULA_final[12]~24_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// ((\processador|FD|SOMA|Add0~77_sumout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[6]~5_combout )))) ) ) )

	.dataa(!\processador|FD|saida_ext[6]~5_combout ),
	.datab(!\processador|FD|SOMA|Add0~77_sumout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datae(!\processador|FD|memRAM|ram~119_combout ),
	.dataf(!\processador|FD|saidaULA_final[12]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[12]~22 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[12]~22 .lut_mask = 64'h3500350F35F035FF;
defparam \processador|FD|muxULAram|saida_MUX[12]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~402feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~402feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~402feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~402feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~402feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~402feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N49
dffeas \processador|FD|BancoReg|registrador~402 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~402feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~402 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~402 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N23
dffeas \processador|FD|BancoReg|registrador~370 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~370feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~370 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~370 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N32
dffeas \processador|FD|BancoReg|registrador~338 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~338 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~338 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N58
dffeas \processador|FD|BancoReg|registrador~306DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~306feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~306DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~306DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~306DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1839 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1839_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~306DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// (\processador|FD|BancoReg|registrador~370_q ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~306DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~338_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~402_q )) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|BancoReg|registrador~306DUPLICATE_q  & ( (\processador|FD|BancoReg|registrador~370_q  & \processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|BancoReg|registrador~306DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~338_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~402_q )) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~402_q ),
	.datab(!\processador|FD|BancoReg|registrador~370_q ),
	.datac(!\processador|FD|BancoReg|registrador~338_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~306DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1839_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1839 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1839 .lut_mask = 64'h0F5500330F55FF33;
defparam \processador|FD|BancoReg|registrador~1839 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y10_N40
dffeas \processador|FD|BancoReg|registrador~178DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~178feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~178DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~178DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~178DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N25
dffeas \processador|FD|BancoReg|registrador~242 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~242 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~242 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1840 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1840_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~210_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~178DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~242_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// \processador|FD|BancoReg|registrador~210_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~274_q ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|BancoReg|registrador~210_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~178DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~242_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( !\processador|FD|BancoReg|registrador~210_q  & ( (\processador|FD|BancoReg|registrador~274_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~178DUPLICATE_q ),
	.datab(!\processador|FD|BancoReg|registrador~242_q ),
	.datac(!\processador|FD|BancoReg|registrador~274_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~210_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1840_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1840 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1840 .lut_mask = 64'h000F5533FF0F5533;
defparam \processador|FD|BancoReg|registrador~1840 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1841 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1841_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~498_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// (\processador|FD|BancoReg|registrador~434_q ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~498_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~466_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~530_q )) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|BancoReg|registrador~498_q  & ( (\processador|FD|BancoReg|registrador~434_q  & !\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|BancoReg|registrador~498_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~466_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~530_q )) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~530_q ),
	.datab(!\processador|FD|BancoReg|registrador~434_q ),
	.datac(!\processador|FD|BancoReg|registrador~466_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~498_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1841_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1841 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1841 .lut_mask = 64'h0F5533000F5533FF;
defparam \processador|FD|BancoReg|registrador~1841 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N32
dffeas \processador|FD|BancoReg|registrador~114DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~114DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~114DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~114DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N37
dffeas \processador|FD|BancoReg|registrador~82DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~82DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~82DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~82DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1838 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1838_combout  = ( \processador|FD|BancoReg|registrador~82DUPLICATE_q  & ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~50_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~114DUPLICATE_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~82DUPLICATE_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~50_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~114DUPLICATE_q ))) ) ) ) # ( \processador|FD|BancoReg|registrador~82DUPLICATE_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// (\processador|FD|BancoReg|registrador~146_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~82DUPLICATE_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (\processador|FD|BancoReg|registrador~146_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~146_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~50_q ),
	.datad(!\processador|FD|BancoReg|registrador~114DUPLICATE_q ),
	.datae(!\processador|FD|BancoReg|registrador~82DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1838_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1838 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1838 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \processador|FD|BancoReg|registrador~1838 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N36
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[12]~70 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[12]~70_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~1839_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|BancoReg|registrador~1838_combout )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~1841_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~1840_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1839_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1840_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1841_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1838_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[12]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[12]~70 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[12]~70 .lut_mask = 64'h470003004700CF00;
defparam \processador|FD|BancoReg|saidaB[12]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N39
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~45 (
// Equation(s):
// \processador|FD|soma1inv|Add0~45_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[13]~74_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|saida_ext[6]~5_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~50  ))
// \processador|FD|soma1inv|Add0~46  = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[13]~74_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|saida_ext[6]~5_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~50  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|FD|saida_ext[6]~5_combout ),
	.datac(!\processador|UC|palavraControle[8]~5_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[13]~74_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~45_sumout ),
	.cout(\processador|FD|soma1inv|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~45 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~45 .lut_mask = 64'h0000FFFF000056A6;
defparam \processador|FD|soma1inv|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N54
cyclonev_lcell_comb \processador|FD|ULA_bit12|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~49_sumout  & ( \processador|FD|BancoReg|saidaA[12]~50_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|saidaA[12]~50_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit12|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit12|Muxao|saida_MUX~0 .lut_mask = 64'h0000000033333333;
defparam \processador|FD|ULA_bit12|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N3
cyclonev_lcell_comb \processador|FD|ULA_bit12|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit12|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~49_sumout  & ( !\processador|FD|BancoReg|saidaA[12]~50_combout  ) ) # ( !\processador|FD|soma1inv|Add0~49_sumout  & ( \processador|FD|BancoReg|saidaA[12]~50_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[12]~50_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit12|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit12|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit12|soma|Add0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \processador|FD|ULA_bit12|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N39
cyclonev_lcell_comb \processador|FD|ULA_bit7|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout  = ( !\processador|FD|BancoReg|Equal1~0_combout  & ( \processador|FD|soma1inv|Add0~69_sumout  & ( \processador|FD|BancoReg|registrador~1352_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~1352_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|Equal1~0_combout ),
	.dataf(!\processador|FD|soma1inv|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit7|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit7|Muxao|saida_MUX~0 .lut_mask = 64'h000000000F0F0000;
defparam \processador|FD|ULA_bit7|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N30
cyclonev_lcell_comb \processador|FD|ULA_bit2|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit2|soma|Add1~0_combout  = ( \processador|FD|BancoReg|Equal1~0_combout  & ( \processador|FD|ULA_bit0|soma|Add0~0_combout  & ( (!\processador|FD|soma1inv|Add0~89_sumout  & (\processador|FD|BancoReg|saidaA[2]~38_combout  & 
// \processador|FD|soma1inv|Add0~93_sumout )) # (\processador|FD|soma1inv|Add0~89_sumout  & ((\processador|FD|soma1inv|Add0~93_sumout ) # (\processador|FD|BancoReg|saidaA[2]~38_combout ))) ) ) ) # ( !\processador|FD|BancoReg|Equal1~0_combout  & ( 
// \processador|FD|ULA_bit0|soma|Add0~0_combout  & ( (!\processador|FD|soma1inv|Add0~89_sumout  & (\processador|FD|BancoReg|saidaA[2]~38_combout  & ((\processador|FD|soma1inv|Add0~93_sumout ) # (\processador|FD|BancoReg|registrador~1452_combout )))) # 
// (\processador|FD|soma1inv|Add0~89_sumout  & (((\processador|FD|soma1inv|Add0~93_sumout ) # (\processador|FD|BancoReg|registrador~1452_combout )) # (\processador|FD|BancoReg|saidaA[2]~38_combout ))) ) ) ) # ( \processador|FD|BancoReg|Equal1~0_combout  & ( 
// !\processador|FD|ULA_bit0|soma|Add0~0_combout  & ( (\processador|FD|soma1inv|Add0~89_sumout  & \processador|FD|BancoReg|saidaA[2]~38_combout ) ) ) ) # ( !\processador|FD|BancoReg|Equal1~0_combout  & ( !\processador|FD|ULA_bit0|soma|Add0~0_combout  & ( 
// (!\processador|FD|soma1inv|Add0~89_sumout  & (\processador|FD|BancoReg|saidaA[2]~38_combout  & (\processador|FD|BancoReg|registrador~1452_combout  & \processador|FD|soma1inv|Add0~93_sumout ))) # (\processador|FD|soma1inv|Add0~89_sumout  & 
// (((\processador|FD|BancoReg|registrador~1452_combout  & \processador|FD|soma1inv|Add0~93_sumout )) # (\processador|FD|BancoReg|saidaA[2]~38_combout ))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~89_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~38_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1452_combout ),
	.datad(!\processador|FD|soma1inv|Add0~93_sumout ),
	.datae(!\processador|FD|BancoReg|Equal1~0_combout ),
	.dataf(!\processador|FD|ULA_bit0|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit2|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit2|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit2|soma|Add1~0 .lut_mask = 64'h1117111117771177;
defparam \processador|FD|ULA_bit2|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N27
cyclonev_lcell_comb \processador|FD|ULA_bit4|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit4|soma|Add1~1_combout  = ( \processador|FD|ULA_bit2|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[4]~4_combout  & (\processador|FD|soma1inv|Add0~81_sumout  & ((\processador|FD|BancoReg|saidaA[3]~42_combout ) # 
// (\processador|FD|soma1inv|Add0~85_sumout )))) # (\processador|FD|BancoReg|saidaA[4]~4_combout  & (((\processador|FD|soma1inv|Add0~81_sumout ) # (\processador|FD|BancoReg|saidaA[3]~42_combout )) # (\processador|FD|soma1inv|Add0~85_sumout ))) ) ) # ( 
// !\processador|FD|ULA_bit2|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[4]~4_combout  & (\processador|FD|soma1inv|Add0~85_sumout  & (\processador|FD|BancoReg|saidaA[3]~42_combout  & \processador|FD|soma1inv|Add0~81_sumout ))) # 
// (\processador|FD|BancoReg|saidaA[4]~4_combout  & (((\processador|FD|soma1inv|Add0~85_sumout  & \processador|FD|BancoReg|saidaA[3]~42_combout )) # (\processador|FD|soma1inv|Add0~81_sumout ))) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[4]~4_combout ),
	.datab(!\processador|FD|soma1inv|Add0~85_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[3]~42_combout ),
	.datad(!\processador|FD|soma1inv|Add0~81_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit2|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit4|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit4|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit4|soma|Add1~1 .lut_mask = 64'h01570157157F157F;
defparam \processador|FD|ULA_bit4|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N42
cyclonev_lcell_comb \processador|FD|ULA_bit7|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit7|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~69_sumout  & ( (!\processador|FD|BancoReg|registrador~1352_combout ) # (\processador|FD|BancoReg|Equal1~0_combout ) ) ) # ( !\processador|FD|soma1inv|Add0~69_sumout  & ( 
// (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|BancoReg|registrador~1352_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1352_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit7|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit7|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit7|soma|Add0~0 .lut_mask = 64'h00F000F0FF0FFF0F;
defparam \processador|FD|ULA_bit7|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N42
cyclonev_lcell_comb \processador|FD|ULA_bit7|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit7|soma|Add1~1_combout  = ( \processador|FD|ULA_bit4|soma|Add1~1_combout  & ( \processador|FD|ULA_bit7|soma|Add0~0_combout  & ( (!\processador|FD|BancoReg|saidaA[6]~2_combout  & (\processador|FD|soma1inv|Add0~73_sumout  & 
// ((\processador|FD|BancoReg|saidaA[5]~3_combout ) # (\processador|FD|soma1inv|Add0~77_sumout )))) # (\processador|FD|BancoReg|saidaA[6]~2_combout  & (((\processador|FD|BancoReg|saidaA[5]~3_combout ) # (\processador|FD|soma1inv|Add0~77_sumout )) # 
// (\processador|FD|soma1inv|Add0~73_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit4|soma|Add1~1_combout  & ( \processador|FD|ULA_bit7|soma|Add0~0_combout  & ( (!\processador|FD|BancoReg|saidaA[6]~2_combout  & (\processador|FD|soma1inv|Add0~73_sumout  & 
// (\processador|FD|soma1inv|Add0~77_sumout  & \processador|FD|BancoReg|saidaA[5]~3_combout ))) # (\processador|FD|BancoReg|saidaA[6]~2_combout  & (((\processador|FD|soma1inv|Add0~77_sumout  & \processador|FD|BancoReg|saidaA[5]~3_combout )) # 
// (\processador|FD|soma1inv|Add0~73_sumout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[6]~2_combout ),
	.datab(!\processador|FD|soma1inv|Add0~73_sumout ),
	.datac(!\processador|FD|soma1inv|Add0~77_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[5]~3_combout ),
	.datae(!\processador|FD|ULA_bit4|soma|Add1~1_combout ),
	.dataf(!\processador|FD|ULA_bit7|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit7|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit7|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit7|soma|Add1~1 .lut_mask = 64'h0000000011171777;
defparam \processador|FD|ULA_bit7|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N36
cyclonev_lcell_comb \processador|FD|ULA_bit9|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit9|soma|Add1~1_combout  = ( \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit7|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[9]~0_combout  & ((!\processador|FD|soma1inv|Add0~61_sumout ) # 
// ((!\processador|FD|BancoReg|saidaA[8]~5_combout  & !\processador|FD|soma1inv|Add0~65_sumout )))) # (\processador|FD|BancoReg|saidaA[9]~0_combout  & (!\processador|FD|soma1inv|Add0~61_sumout  & (!\processador|FD|BancoReg|saidaA[8]~5_combout  & 
// !\processador|FD|soma1inv|Add0~65_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit7|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[9]~0_combout  & ((!\processador|FD|soma1inv|Add0~61_sumout 
// ) # ((!\processador|FD|BancoReg|saidaA[8]~5_combout  & !\processador|FD|soma1inv|Add0~65_sumout )))) # (\processador|FD|BancoReg|saidaA[9]~0_combout  & (!\processador|FD|soma1inv|Add0~61_sumout  & (!\processador|FD|BancoReg|saidaA[8]~5_combout  & 
// !\processador|FD|soma1inv|Add0~65_sumout ))) ) ) ) # ( \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit7|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[9]~0_combout  & ((!\processador|FD|soma1inv|Add0~61_sumout 
// ) # ((!\processador|FD|BancoReg|saidaA[8]~5_combout  & !\processador|FD|soma1inv|Add0~65_sumout )))) # (\processador|FD|BancoReg|saidaA[9]~0_combout  & (!\processador|FD|soma1inv|Add0~61_sumout  & (!\processador|FD|BancoReg|saidaA[8]~5_combout  & 
// !\processador|FD|soma1inv|Add0~65_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit7|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[9]~0_combout  & ((!\processador|FD|soma1inv|Add0~61_sumout 
// ) # ((!\processador|FD|BancoReg|saidaA[8]~5_combout ) # (!\processador|FD|soma1inv|Add0~65_sumout )))) # (\processador|FD|BancoReg|saidaA[9]~0_combout  & (!\processador|FD|soma1inv|Add0~61_sumout  & ((!\processador|FD|BancoReg|saidaA[8]~5_combout ) # 
// (!\processador|FD|soma1inv|Add0~65_sumout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[9]~0_combout ),
	.datab(!\processador|FD|soma1inv|Add0~61_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[8]~5_combout ),
	.datad(!\processador|FD|soma1inv|Add0~65_sumout ),
	.datae(!\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit7|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit9|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit9|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit9|soma|Add1~1 .lut_mask = 64'hEEE8E888E888E888;
defparam \processador|FD|ULA_bit9|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N48
cyclonev_lcell_comb \processador|FD|ULA_bit12|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit12|soma|Add1~1_combout  = ( \processador|FD|ULA_bit12|soma|Add0~0_combout  & ( \processador|FD|ULA_bit9|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[11]~46_combout  & (\processador|FD|soma1inv|Add0~57_sumout  & 
// (\processador|FD|BancoReg|saidaA[10]~34_combout  & \processador|FD|soma1inv|Add0~53_sumout ))) # (\processador|FD|BancoReg|saidaA[11]~46_combout  & (((\processador|FD|soma1inv|Add0~57_sumout  & \processador|FD|BancoReg|saidaA[10]~34_combout )) # 
// (\processador|FD|soma1inv|Add0~53_sumout ))) ) ) ) # ( \processador|FD|ULA_bit12|soma|Add0~0_combout  & ( !\processador|FD|ULA_bit9|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[11]~46_combout  & (\processador|FD|soma1inv|Add0~53_sumout  & 
// ((\processador|FD|BancoReg|saidaA[10]~34_combout ) # (\processador|FD|soma1inv|Add0~57_sumout )))) # (\processador|FD|BancoReg|saidaA[11]~46_combout  & (((\processador|FD|soma1inv|Add0~53_sumout ) # (\processador|FD|BancoReg|saidaA[10]~34_combout )) # 
// (\processador|FD|soma1inv|Add0~57_sumout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[11]~46_combout ),
	.datab(!\processador|FD|soma1inv|Add0~57_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[10]~34_combout ),
	.datad(!\processador|FD|soma1inv|Add0~53_sumout ),
	.datae(!\processador|FD|ULA_bit12|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit9|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit12|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit12|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit12|soma|Add1~1 .lut_mask = 64'h0000157F00000157;
defparam \processador|FD|ULA_bit12|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N42
cyclonev_lcell_comb \processador|FD|ULA_bit14|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit14|soma|Add1~1_combout  = ( \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit12|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[14]~58_combout  & ((!\processador|FD|soma1inv|Add0~41_sumout ) 
// # ((!\processador|FD|BancoReg|saidaA[13]~54_combout  & !\processador|FD|soma1inv|Add0~45_sumout )))) # (\processador|FD|BancoReg|saidaA[14]~58_combout  & (!\processador|FD|BancoReg|saidaA[13]~54_combout  & (!\processador|FD|soma1inv|Add0~45_sumout  & 
// !\processador|FD|soma1inv|Add0~41_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit12|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[14]~58_combout  & 
// ((!\processador|FD|soma1inv|Add0~41_sumout ) # ((!\processador|FD|BancoReg|saidaA[13]~54_combout  & !\processador|FD|soma1inv|Add0~45_sumout )))) # (\processador|FD|BancoReg|saidaA[14]~58_combout  & (!\processador|FD|BancoReg|saidaA[13]~54_combout  & 
// (!\processador|FD|soma1inv|Add0~45_sumout  & !\processador|FD|soma1inv|Add0~41_sumout ))) ) ) ) # ( \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit12|soma|Add1~1_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[14]~58_combout  & ((!\processador|FD|soma1inv|Add0~41_sumout ) # ((!\processador|FD|BancoReg|saidaA[13]~54_combout  & !\processador|FD|soma1inv|Add0~45_sumout )))) # (\processador|FD|BancoReg|saidaA[14]~58_combout  & 
// (!\processador|FD|BancoReg|saidaA[13]~54_combout  & (!\processador|FD|soma1inv|Add0~45_sumout  & !\processador|FD|soma1inv|Add0~41_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit12|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[14]~58_combout  & ((!\processador|FD|BancoReg|saidaA[13]~54_combout ) # ((!\processador|FD|soma1inv|Add0~45_sumout ) # (!\processador|FD|soma1inv|Add0~41_sumout )))) # 
// (\processador|FD|BancoReg|saidaA[14]~58_combout  & (!\processador|FD|soma1inv|Add0~41_sumout  & ((!\processador|FD|BancoReg|saidaA[13]~54_combout ) # (!\processador|FD|soma1inv|Add0~45_sumout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[13]~54_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[14]~58_combout ),
	.datac(!\processador|FD|soma1inv|Add0~45_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~41_sumout ),
	.datae(!\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit12|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit14|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit14|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit14|soma|Add1~1 .lut_mask = 64'hFEC8EC80EC80EC80;
defparam \processador|FD|ULA_bit14|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N0
cyclonev_lcell_comb \processador|FD|ULA_bit15|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit14|soma|Add1~1_combout  & ( (!\processador|FD|soma1inv|Add0~37_sumout  & (\processador|FD|BancoReg|saidaA[15]~62_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ 
// (\processador|UC|UC_ULA|ULActrl[1]~3_combout )))) # (\processador|FD|soma1inv|Add0~37_sumout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (\processador|FD|BancoReg|saidaA[15]~62_combout ))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|BancoReg|saidaA[15]~62_combout ) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))))) ) ) # ( !\processador|FD|ULA_bit14|soma|Add1~1_combout  & ( 
// (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|soma1inv|Add0~37_sumout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & !\processador|FD|BancoReg|saidaA[15]~62_combout )) # (\processador|FD|soma1inv|Add0~37_sumout  & 
// ((\processador|FD|BancoReg|saidaA[15]~62_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (((\processador|FD|BancoReg|saidaA[15]~62_combout ) # (\processador|FD|soma1inv|Add0~37_sumout ))))) 
// ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datac(!\processador|FD|soma1inv|Add0~37_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[15]~62_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit14|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit15|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit15|Muxao|saida_MUX~1 .lut_mask = 64'hC11BC11B09970997;
defparam \processador|FD|ULA_bit15|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N3
cyclonev_lcell_comb \processador|FD|saidaULA_final[15]~25 (
// Equation(s):
// \processador|FD|saidaULA_final[15]~25_combout  = ( \processador|FD|saidaULA_final[0]~2_combout  & ( \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|saidaULA_final[0]~2_combout ),
	.dataf(!\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[15]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[15]~25 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[15]~25 .lut_mask = 64'h000000000000FFFF;
defparam \processador|FD|saidaULA_final[15]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N2
dffeas \processador|FD|memRAM|ram~49 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[15]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~49 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N14
dffeas \processador|FD|memRAM|ram~81 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[15]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~81 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~81 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N12
cyclonev_lcell_comb \processador|FD|memRAM|ram~120 (
// Equation(s):
// \processador|FD|memRAM|ram~120_combout  = ( \processador|FD|memRAM|ram~81_q  & ( \processador|FD|result_slt [0] & ( ((\processador|FD|saidaULA_final~35_combout ) # (\processador|FD|saidaULA_final[0]~3_combout )) # (\processador|FD|memRAM|ram~49_q ) ) ) ) 
// # ( !\processador|FD|memRAM|ram~81_q  & ( \processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~49_q  & (!\processador|FD|saidaULA_final[0]~3_combout  & !\processador|FD|saidaULA_final~35_combout )) ) ) ) # ( \processador|FD|memRAM|ram~81_q  & ( 
// !\processador|FD|result_slt [0] & ( (\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|memRAM|ram~49_q ) ) ) ) # ( !\processador|FD|memRAM|ram~81_q  & ( !\processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~49_q  & 
// !\processador|FD|saidaULA_final[0]~3_combout ) ) ) )

	.dataa(!\processador|FD|memRAM|ram~49_q ),
	.datab(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datac(!\processador|FD|saidaULA_final~35_combout ),
	.datad(gnd),
	.datae(!\processador|FD|memRAM|ram~81_q ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~120 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~120 .lut_mask = 64'h4444777740407F7F;
defparam \processador|FD|memRAM|ram~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N45
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[15]~23 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[15]~23_combout  = ( \processador|FD|saidaULA_final[15]~25_combout  & ( \processador|FD|memRAM|ram~120_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|SOMA|Add0~81_sumout )) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|saida_ext[6]~5_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ) ) ) ) # ( !\processador|FD|saidaULA_final[15]~25_combout  & ( 
// \processador|FD|memRAM|ram~120_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|SOMA|Add0~81_sumout  & ((!\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// (((\processador|FD|muxULAram|saida_MUX[25]~0_combout ) # (\processador|FD|saida_ext[6]~5_combout )))) ) ) ) # ( \processador|FD|saidaULA_final[15]~25_combout  & ( !\processador|FD|memRAM|ram~120_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~0_combout )) # (\processador|FD|SOMA|Add0~81_sumout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|saida_ext[6]~5_combout  
// & !\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) ) ) ) # ( !\processador|FD|saidaULA_final[15]~25_combout  & ( !\processador|FD|memRAM|ram~120_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|SOMA|Add0~81_sumout )) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|saida_ext[6]~5_combout ))))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datab(!\processador|FD|SOMA|Add0~81_sumout ),
	.datac(!\processador|FD|saida_ext[6]~5_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datae(!\processador|FD|saidaULA_final[15]~25_combout ),
	.dataf(!\processador|FD|memRAM|ram~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[15]~23 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[15]~23 .lut_mask = 64'h270027AA275527FF;
defparam \processador|FD|muxULAram|saida_MUX[15]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N8
dffeas \processador|FD|BancoReg|registrador~149 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~149 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~149 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1781 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1781_combout  = ( \processador|FD|BancoReg|registrador~277_q  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~149_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~277_q  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (\processador|FD|BancoReg|registrador~149_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~277_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((\processador|FD|BancoReg|registrador~405_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~533_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~277_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~405_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~533_q )) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~149_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|BancoReg|registrador~533_q ),
	.datad(!\processador|FD|BancoReg|registrador~405_q ),
	.datae(!\processador|FD|BancoReg|registrador~277_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1781_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1781 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1781 .lut_mask = 64'h03CF03CF44447777;
defparam \processador|FD|BancoReg|registrador~1781 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N50
dffeas \processador|FD|BancoReg|registrador~373DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~373feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~373DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~373DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~373DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N49
dffeas \processador|FD|BancoReg|registrador~117DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~117DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~117DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~117DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1780 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1780_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~245_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~117DUPLICATE_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~501_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( 
// \processador|FD|BancoReg|registrador~373DUPLICATE_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~245_q ),
	.datab(!\processador|FD|BancoReg|registrador~501_q ),
	.datac(!\processador|FD|BancoReg|registrador~373DUPLICATE_q ),
	.datad(!\processador|FD|BancoReg|registrador~117DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1780_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1780 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1780 .lut_mask = 64'h0F0F333300FF5555;
defparam \processador|FD|BancoReg|registrador~1780 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N17
dffeas \processador|FD|BancoReg|registrador~341DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~341feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~341DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~341DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~341DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N26
dffeas \processador|FD|BancoReg|registrador~85DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~85DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~85DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~85DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N32
dffeas \processador|FD|BancoReg|registrador~469DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~469DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~469DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~469DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1779 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1779_combout  = ( \processador|FD|BancoReg|registrador~213_q  & ( \processador|FD|BancoReg|registrador~469DUPLICATE_q  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~341DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~85DUPLICATE_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~213_q  & ( \processador|FD|BancoReg|registrador~469DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~341DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~85DUPLICATE_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~28_combout )))) ) ) ) # ( \processador|FD|BancoReg|registrador~213_q  & ( !\processador|FD|BancoReg|registrador~469DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~341DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~85DUPLICATE_q ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~28_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~213_q  & ( !\processador|FD|BancoReg|registrador~469DUPLICATE_q  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~341DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~85DUPLICATE_q ))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(!\processador|FD|BancoReg|registrador~341DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datad(!\processador|FD|BancoReg|registrador~85DUPLICATE_q ),
	.datae(!\processador|FD|BancoReg|registrador~213_q ),
	.dataf(!\processador|FD|BancoReg|registrador~469DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1779_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1779 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1779 .lut_mask = 64'h202A252F707A757F;
defparam \processador|FD|BancoReg|registrador~1779 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1778 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1778_combout  = ( \processador|FD|BancoReg|registrador~53_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~437_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~181_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~53_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~437_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~181_q ))) ) ) ) # ( \processador|FD|BancoReg|registrador~53_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|BancoReg|registrador~309_q ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~28_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~53_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// \processador|FD|BancoReg|registrador~309_q ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~437_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datac(!\processador|FD|BancoReg|registrador~181_q ),
	.datad(!\processador|FD|BancoReg|registrador~309_q ),
	.datae(!\processador|FD|BancoReg|registrador~53_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1778_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1778 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1778 .lut_mask = 64'h00CC33FF47474747;
defparam \processador|FD|BancoReg|registrador~1778 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N0
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[15]~82 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[15]~82_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~1779_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~1778_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~1781_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((\processador|FD|BancoReg|registrador~1780_combout )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1781_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1780_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1779_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1778_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[15]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[15]~82 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[15]~82 .lut_mask = 64'h03004700CF004700;
defparam \processador|FD|BancoReg|saidaB[15]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N48
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~33 (
// Equation(s):
// \processador|FD|soma1inv|Add0~33_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|BancoReg|saidaB[16]~86_combout )) # 
// (\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|saida_ext[16]~9_combout ))))) ) + ( \processador|FD|soma1inv|Add0~38  ))
// \processador|FD|soma1inv|Add0~34  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|BancoReg|saidaB[16]~86_combout )) # (\processador|UC|palavraControle[8]~5_combout  
// & ((!\processador|FD|saida_ext[16]~9_combout ))))) ) + ( \processador|FD|soma1inv|Add0~38  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|UC|palavraControle[8]~5_combout ),
	.datac(!\processador|FD|BancoReg|saidaB[16]~86_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|saida_ext[16]~9_combout ),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~33_sumout ),
	.cout(\processador|FD|soma1inv|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~33 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~33 .lut_mask = 64'h0000A69500000000;
defparam \processador|FD|soma1inv|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~790feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~790feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~790feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~790feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~790feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~790feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N35
dffeas \processador|FD|BancoReg|registrador~790 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~790feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~790 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~790 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N13
dffeas \processador|FD|BancoReg|registrador~758 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~758 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~758 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N29
dffeas \processador|FD|BancoReg|registrador~726 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~726 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~726 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N38
dffeas \processador|FD|BancoReg|registrador~662 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~662 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~662 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~598feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~598feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~598feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~598feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~598feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~598feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N10
dffeas \processador|FD|BancoReg|registrador~598 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~598feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~598 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~598 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N2
dffeas \processador|FD|BancoReg|registrador~630 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~630 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~630 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N37
dffeas \processador|FD|BancoReg|registrador~566 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~566 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~566 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1750 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1750_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~566_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~598_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~630_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~662_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~662_q ),
	.datab(!\processador|FD|BancoReg|registrador~598_q ),
	.datac(!\processador|FD|BancoReg|registrador~630_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~566_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1750_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1750 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1750 .lut_mask = 64'h0F330F5500FF00FF;
defparam \processador|FD|BancoReg|registrador~1750 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~694feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~694feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~694feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~694feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~694feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~694feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N37
dffeas \processador|FD|BancoReg|registrador~694 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~694feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~694 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~694 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1198 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1198_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1750_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1750_combout  & (\processador|FD|BancoReg|registrador~694_q )) # (\processador|FD|BancoReg|registrador~1750_combout  & ((\processador|FD|BancoReg|registrador~726_q 
// )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1750_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~1750_combout  & ((\processador|FD|BancoReg|registrador~758_q ))) # (\processador|FD|BancoReg|registrador~1750_combout  & (\processador|FD|BancoReg|registrador~790_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~790_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~758_q ),
	.datad(!\processador|FD|BancoReg|registrador~726_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1750_combout ),
	.datag(!\processador|FD|BancoReg|registrador~694_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1198 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1198 .lut_mask = 64'h03030303CCFFDDDD;
defparam \processador|FD|BancoReg|registrador~1198 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~470feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~470feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~470feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~470feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~470feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~470feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N43
dffeas \processador|FD|BancoReg|registrador~470 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~470feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~470 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~470 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~502feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~502feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~502feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~502feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~502feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~502feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N19
dffeas \processador|FD|BancoReg|registrador~502DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~502feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~502DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~502DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~502DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~534feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~534feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~534feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~534feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~534feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~534feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N37
dffeas \processador|FD|BancoReg|registrador~534 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~534feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~534 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~534 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~406feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~406feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~406feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~406feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~406feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~406feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N26
dffeas \processador|FD|BancoReg|registrador~406DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~406feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~406DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~406DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~406DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~342feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~342feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~342feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~342feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~342feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~342feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N13
dffeas \processador|FD|BancoReg|registrador~342 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~342feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~342 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~342 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~374feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~374feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~374feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~374feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~374feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~374feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N58
dffeas \processador|FD|BancoReg|registrador~374 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~374feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~374 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~374 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~310feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~310feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~310feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~310feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~310feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~310feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N7
dffeas \processador|FD|BancoReg|registrador~310 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~310feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~310 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~310 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1746 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1746_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~310_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~342_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~374_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~406DUPLICATE_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~406DUPLICATE_q ),
	.datab(!\processador|FD|BancoReg|registrador~342_q ),
	.datac(!\processador|FD|BancoReg|registrador~374_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~310_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1746_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1746 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1746 .lut_mask = 64'h0F000F0033FF55FF;
defparam \processador|FD|BancoReg|registrador~1746 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1194 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1194_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1746_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1746_combout  & ((\processador|FD|BancoReg|registrador~438_q ))) # (\processador|FD|BancoReg|registrador~1746_combout  & (\processador|FD|BancoReg|registrador~470_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1746_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1746_combout  & (\processador|FD|BancoReg|registrador~502DUPLICATE_q )) # (\processador|FD|BancoReg|registrador~1746_combout  & ((\processador|FD|BancoReg|registrador~534_q )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~470_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~502DUPLICATE_q ),
	.datad(!\processador|FD|BancoReg|registrador~534_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1746_combout ),
	.datag(!\processador|FD|BancoReg|registrador~438_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1194 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1194 .lut_mask = 64'h03030303DDDDCCFF;
defparam \processador|FD|BancoReg|registrador~1194 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1046feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1046feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1046feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1046feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1046feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1046feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N40
dffeas \processador|FD|BancoReg|registrador~1046 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1046feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1046_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1046 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1046 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1014feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1014feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1014feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1014feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1014feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1014feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N56
dffeas \processador|FD|BancoReg|registrador~1014 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1014feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1014 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1014 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~982feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~982feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~982feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~982feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~982feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~982feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N44
dffeas \processador|FD|BancoReg|registrador~982 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~982feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~982 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~982 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~918feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~918feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~918feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~918feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~918feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~918feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N17
dffeas \processador|FD|BancoReg|registrador~918 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~918feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~918 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~918 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N34
dffeas \processador|FD|BancoReg|registrador~886 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~886 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~886 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N4
dffeas \processador|FD|BancoReg|registrador~854 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~854 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~854 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N7
dffeas \processador|FD|BancoReg|registrador~822 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~822 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~822 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1754 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1754_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~822_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~854_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~886_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~918_q ))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~918_q ),
	.datac(!\processador|FD|BancoReg|registrador~886_q ),
	.datad(!\processador|FD|BancoReg|registrador~854_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~822_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1754_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1754 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1754 .lut_mask = 64'h0A5F1B1B55555555;
defparam \processador|FD|BancoReg|registrador~1754 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~950feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~950feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~950feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~950feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~950feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~950feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N43
dffeas \processador|FD|BancoReg|registrador~950 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~950feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~950 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~950 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1202 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1202_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1754_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1754_combout  & (\processador|FD|BancoReg|registrador~950_q )) # (\processador|FD|BancoReg|registrador~1754_combout  & ((\processador|FD|BancoReg|registrador~982_q 
// )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1754_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~1754_combout  & ((\processador|FD|BancoReg|registrador~1014_q ))) # (\processador|FD|BancoReg|registrador~1754_combout  & (\processador|FD|BancoReg|registrador~1046_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1046_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1014_q ),
	.datad(!\processador|FD|BancoReg|registrador~982_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1754_combout ),
	.datag(!\processador|FD|BancoReg|registrador~950_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1202 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1202 .lut_mask = 64'h03030303CCFFDDDD;
defparam \processador|FD|BancoReg|registrador~1202 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~278feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~278feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~278feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~278feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~278feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~278feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N2
dffeas \processador|FD|BancoReg|registrador~278 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~278feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~278 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~278 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~214feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~214feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~214feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~214feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~214feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~214feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N41
dffeas \processador|FD|BancoReg|registrador~214 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~214feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~214 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~214 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~246feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~246feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~246feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~246feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~246feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~246feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N56
dffeas \processador|FD|BancoReg|registrador~246 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~246feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~246 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~246 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~86feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~86feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~86feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~86feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~86feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~86feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N20
dffeas \processador|FD|BancoReg|registrador~86 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~86 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~86 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~118feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~118feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~118feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~118feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~118feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~118feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N35
dffeas \processador|FD|BancoReg|registrador~118 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~118 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~118 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~150feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~150feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~150feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~150feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~150feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~150feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N38
dffeas \processador|FD|BancoReg|registrador~150 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~150feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~150 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~150 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~54feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~54feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~54feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~54feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~54feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~54feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N43
dffeas \processador|FD|BancoReg|registrador~54 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~54 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1742 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1742_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~54_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~86_q ))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~118_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) 
// # (\processador|FD|BancoReg|registrador~150_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~86_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~118_q ),
	.datad(!\processador|FD|BancoReg|registrador~150_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~54_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1742_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1742 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1742 .lut_mask = 64'h1D1D0C3F33333333;
defparam \processador|FD|BancoReg|registrador~1742 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~182feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~182feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~182feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~182feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~182feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~182feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N31
dffeas \processador|FD|BancoReg|registrador~182 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~182feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~182 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~182 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1190 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1190_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~1742_combout  & (((\processador|FD|BancoReg|registrador~182_q  & 
// \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|BancoReg|registrador~1742_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~214_q )))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~1742_combout  & (((\processador|FD|BancoReg|registrador~246_q  & \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # 
// (\processador|FD|BancoReg|registrador~1742_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~278_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~278_q ),
	.datab(!\processador|FD|BancoReg|registrador~214_q ),
	.datac(!\processador|FD|BancoReg|registrador~246_q ),
	.datad(!\processador|FD|BancoReg|registrador~1742_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~182_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1190 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1190 .lut_mask = 64'h00FF00FF0F330F55;
defparam \processador|FD|BancoReg|registrador~1190 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N24
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[16]~66 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[16]~66_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1190_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1198_combout )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & 
// (((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1194_combout )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((\processador|FD|BancoReg|registrador~1202_combout )))))) ) )

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1198_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1194_combout ),
	.datad(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1202_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1190_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[16]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[16]~66 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[16]~66 .lut_mask = 64'h0A220A000A220AAA;
defparam \processador|FD|BancoReg|saidaA[16]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N54
cyclonev_lcell_comb \processador|FD|ULA_bit13|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[13]~54_combout  & ( \processador|FD|soma1inv|Add0~45_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|saidaA[13]~54_combout ),
	.dataf(!\processador|FD|soma1inv|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit13|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit13|Muxao|saida_MUX~0 .lut_mask = 64'h000000000000FFFF;
defparam \processador|FD|ULA_bit13|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N54
cyclonev_lcell_comb \processador|FD|ULA_bit13|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit13|soma|Add0~0_combout  = ( \processador|FD|BancoReg|saidaA[13]~54_combout  & ( !\processador|FD|soma1inv|Add0~45_sumout  ) ) # ( !\processador|FD|BancoReg|saidaA[13]~54_combout  & ( \processador|FD|soma1inv|Add0~45_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|soma1inv|Add0~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[13]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit13|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit13|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit13|soma|Add0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \processador|FD|ULA_bit13|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N54
cyclonev_lcell_comb \processador|FD|ULA_bit10|soma|Add1~5 (
// Equation(s):
// \processador|FD|ULA_bit10|soma|Add1~5_combout  = ( \processador|FD|BancoReg|saidaA[6]~2_combout  & ( ((\processador|FD|soma1inv|Add0~69_sumout  & \processador|FD|BancoReg|saidaA[7]~1_combout )) # (\processador|FD|soma1inv|Add0~73_sumout ) ) ) # ( 
// !\processador|FD|BancoReg|saidaA[6]~2_combout  & ( (\processador|FD|soma1inv|Add0~69_sumout  & \processador|FD|BancoReg|saidaA[7]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|soma1inv|Add0~73_sumout ),
	.datac(!\processador|FD|soma1inv|Add0~69_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[7]~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit10|soma|Add1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit10|soma|Add1~5 .extended_lut = "off";
defparam \processador|FD|ULA_bit10|soma|Add1~5 .lut_mask = 64'h000F000F333F333F;
defparam \processador|FD|ULA_bit10|soma|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N30
cyclonev_lcell_comb \processador|FD|ULA_bit10|soma|Add1~2 (
// Equation(s):
// \processador|FD|ULA_bit10|soma|Add1~2_combout  = ( \processador|FD|BancoReg|registrador~1335_combout  & ( \processador|FD|soma1inv|Add0~57_sumout  & ( ((!\processador|FD|BancoReg|Equal1~0_combout  & ((\processador|FD|soma1inv|Add0~61_sumout ) # 
// (\processador|FD|BancoReg|saidaA[9]~0_combout ))) # (\processador|FD|BancoReg|Equal1~0_combout  & (\processador|FD|BancoReg|saidaA[9]~0_combout  & \processador|FD|soma1inv|Add0~61_sumout ))) # (\processador|FD|BancoReg|saidaA[10]~34_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1335_combout  & ( \processador|FD|soma1inv|Add0~57_sumout  & ( ((\processador|FD|BancoReg|saidaA[9]~0_combout  & \processador|FD|soma1inv|Add0~61_sumout )) # (\processador|FD|BancoReg|saidaA[10]~34_combout ) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~1335_combout  & ( !\processador|FD|soma1inv|Add0~57_sumout  & ( (\processador|FD|BancoReg|saidaA[10]~34_combout  & ((!\processador|FD|BancoReg|Equal1~0_combout  & ((\processador|FD|soma1inv|Add0~61_sumout ) # 
// (\processador|FD|BancoReg|saidaA[9]~0_combout ))) # (\processador|FD|BancoReg|Equal1~0_combout  & (\processador|FD|BancoReg|saidaA[9]~0_combout  & \processador|FD|soma1inv|Add0~61_sumout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1335_combout  & 
// ( !\processador|FD|soma1inv|Add0~57_sumout  & ( (\processador|FD|BancoReg|saidaA[9]~0_combout  & (\processador|FD|soma1inv|Add0~61_sumout  & \processador|FD|BancoReg|saidaA[10]~34_combout )) ) ) )

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[9]~0_combout ),
	.datac(!\processador|FD|soma1inv|Add0~61_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[10]~34_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1335_combout ),
	.dataf(!\processador|FD|soma1inv|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit10|soma|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit10|soma|Add1~2 .extended_lut = "off";
defparam \processador|FD|ULA_bit10|soma|Add1~2 .lut_mask = 64'h0003002B03FF2BFF;
defparam \processador|FD|ULA_bit10|soma|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \processador|FD|ULA_bit10|soma|Add1~3 (
// Equation(s):
// \processador|FD|ULA_bit10|soma|Add1~3_combout  = ( \processador|FD|soma1inv|Add0~61_sumout  & ( \processador|FD|soma1inv|Add0~57_sumout  & ( ((\processador|FD|soma1inv|Add0~65_sumout ) # (\processador|FD|BancoReg|saidaA[9]~0_combout )) # 
// (\processador|FD|BancoReg|saidaA[10]~34_combout ) ) ) ) # ( !\processador|FD|soma1inv|Add0~61_sumout  & ( \processador|FD|soma1inv|Add0~57_sumout  & ( ((\processador|FD|BancoReg|saidaA[9]~0_combout  & \processador|FD|soma1inv|Add0~65_sumout )) # 
// (\processador|FD|BancoReg|saidaA[10]~34_combout ) ) ) ) # ( \processador|FD|soma1inv|Add0~61_sumout  & ( !\processador|FD|soma1inv|Add0~57_sumout  & ( (\processador|FD|BancoReg|saidaA[10]~34_combout  & ((\processador|FD|soma1inv|Add0~65_sumout ) # 
// (\processador|FD|BancoReg|saidaA[9]~0_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~61_sumout  & ( !\processador|FD|soma1inv|Add0~57_sumout  & ( (\processador|FD|BancoReg|saidaA[10]~34_combout  & (\processador|FD|BancoReg|saidaA[9]~0_combout  & 
// \processador|FD|soma1inv|Add0~65_sumout )) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[10]~34_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[9]~0_combout ),
	.datad(!\processador|FD|soma1inv|Add0~65_sumout ),
	.datae(!\processador|FD|soma1inv|Add0~61_sumout ),
	.dataf(!\processador|FD|soma1inv|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit10|soma|Add1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit10|soma|Add1~3 .extended_lut = "off";
defparam \processador|FD|ULA_bit10|soma|Add1~3 .lut_mask = 64'h00050555555F5FFF;
defparam \processador|FD|ULA_bit10|soma|Add1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N48
cyclonev_lcell_comb \processador|FD|ULA_bit3|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit3|soma|Add1~0_combout  = ( \processador|FD|ULA_bit1|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[3]~42_combout  & (\processador|FD|soma1inv|Add0~85_sumout  & ((\processador|FD|BancoReg|saidaA[2]~38_combout ) # 
// (\processador|FD|soma1inv|Add0~89_sumout )))) # (\processador|FD|BancoReg|saidaA[3]~42_combout  & (((\processador|FD|BancoReg|saidaA[2]~38_combout ) # (\processador|FD|soma1inv|Add0~85_sumout )) # (\processador|FD|soma1inv|Add0~89_sumout ))) ) ) # ( 
// !\processador|FD|ULA_bit1|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[3]~42_combout  & (\processador|FD|soma1inv|Add0~89_sumout  & (\processador|FD|soma1inv|Add0~85_sumout  & \processador|FD|BancoReg|saidaA[2]~38_combout ))) # 
// (\processador|FD|BancoReg|saidaA[3]~42_combout  & (((\processador|FD|soma1inv|Add0~89_sumout  & \processador|FD|BancoReg|saidaA[2]~38_combout )) # (\processador|FD|soma1inv|Add0~85_sumout ))) ) )

	.dataa(!\processador|FD|soma1inv|Add0~89_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[3]~42_combout ),
	.datac(!\processador|FD|soma1inv|Add0~85_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[2]~38_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit1|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit3|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit3|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit3|soma|Add1~0 .lut_mask = 64'h03170317173F173F;
defparam \processador|FD|ULA_bit3|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N21
cyclonev_lcell_comb \processador|FD|ULA_bit5|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit5|soma|Add1~0_combout  = ( \processador|FD|ULA_bit3|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[5]~3_combout  & (\processador|FD|soma1inv|Add0~77_sumout  & ((\processador|FD|soma1inv|Add0~81_sumout ) # 
// (\processador|FD|BancoReg|saidaA[4]~4_combout )))) # (\processador|FD|BancoReg|saidaA[5]~3_combout  & (((\processador|FD|soma1inv|Add0~77_sumout ) # (\processador|FD|soma1inv|Add0~81_sumout )) # (\processador|FD|BancoReg|saidaA[4]~4_combout ))) ) ) # ( 
// !\processador|FD|ULA_bit3|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[5]~3_combout  & (\processador|FD|BancoReg|saidaA[4]~4_combout  & (\processador|FD|soma1inv|Add0~81_sumout  & \processador|FD|soma1inv|Add0~77_sumout ))) # 
// (\processador|FD|BancoReg|saidaA[5]~3_combout  & (((\processador|FD|BancoReg|saidaA[4]~4_combout  & \processador|FD|soma1inv|Add0~81_sumout )) # (\processador|FD|soma1inv|Add0~77_sumout ))) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[5]~3_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[4]~4_combout ),
	.datac(!\processador|FD|soma1inv|Add0~81_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~77_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit3|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit5|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit5|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit5|soma|Add1~0 .lut_mask = 64'h01570157157F157F;
defparam \processador|FD|ULA_bit5|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N30
cyclonev_lcell_comb \processador|FD|ULA_bit10|soma|Add1~4 (
// Equation(s):
// \processador|FD|ULA_bit10|soma|Add1~4_combout  = ( !\processador|FD|ULA_bit10|soma|Add1~3_combout  & ( \processador|FD|ULA_bit10|soma|Add1~2_combout  & ( (!\processador|FD|BancoReg|saidaA[7]~1_combout  & ((!\processador|FD|soma1inv|Add0~69_sumout ) # 
// ((!\processador|FD|BancoReg|saidaA[6]~2_combout  & !\processador|FD|soma1inv|Add0~73_sumout )))) # (\processador|FD|BancoReg|saidaA[7]~1_combout  & (!\processador|FD|BancoReg|saidaA[6]~2_combout  & (!\processador|FD|soma1inv|Add0~69_sumout  & 
// !\processador|FD|soma1inv|Add0~73_sumout ))) ) ) ) # ( \processador|FD|ULA_bit10|soma|Add1~3_combout  & ( !\processador|FD|ULA_bit10|soma|Add1~2_combout  & ( (!\processador|FD|BancoReg|saidaA[7]~1_combout  & ((!\processador|FD|soma1inv|Add0~69_sumout ) # 
// ((!\processador|FD|BancoReg|saidaA[6]~2_combout  & !\processador|FD|soma1inv|Add0~73_sumout )))) # (\processador|FD|BancoReg|saidaA[7]~1_combout  & (!\processador|FD|BancoReg|saidaA[6]~2_combout  & (!\processador|FD|soma1inv|Add0~69_sumout  & 
// !\processador|FD|soma1inv|Add0~73_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit10|soma|Add1~3_combout  & ( !\processador|FD|ULA_bit10|soma|Add1~2_combout  ) )

	.dataa(!\processador|FD|BancoReg|saidaA[6]~2_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[7]~1_combout ),
	.datac(!\processador|FD|soma1inv|Add0~69_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~73_sumout ),
	.datae(!\processador|FD|ULA_bit10|soma|Add1~3_combout ),
	.dataf(!\processador|FD|ULA_bit10|soma|Add1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit10|soma|Add1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit10|soma|Add1~4 .extended_lut = "off";
defparam \processador|FD|ULA_bit10|soma|Add1~4 .lut_mask = 64'hFFFFE8C0E8C00000;
defparam \processador|FD|ULA_bit10|soma|Add1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N12
cyclonev_lcell_comb \processador|FD|ULA_bit10|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit10|soma|Add1~0_combout  = ( !\processador|FD|ULA_bit5|soma|Add1~0_combout  & ( \processador|FD|ULA_bit10|soma|Add1~4_combout  & ( (\processador|FD|ULA_bit10|soma|Add1~2_combout  & \processador|FD|ULA_bit10|soma|Add1~3_combout ) ) ) 
// ) # ( \processador|FD|ULA_bit5|soma|Add1~0_combout  & ( !\processador|FD|ULA_bit10|soma|Add1~4_combout  ) ) # ( !\processador|FD|ULA_bit5|soma|Add1~0_combout  & ( !\processador|FD|ULA_bit10|soma|Add1~4_combout  & ( 
// ((\processador|FD|ULA_bit10|soma|Add1~2_combout  & \processador|FD|ULA_bit10|soma|Add1~3_combout )) # (\processador|FD|ULA_bit10|soma|Add1~5_combout ) ) ) )

	.dataa(!\processador|FD|ULA_bit10|soma|Add1~5_combout ),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit10|soma|Add1~2_combout ),
	.datad(!\processador|FD|ULA_bit10|soma|Add1~3_combout ),
	.datae(!\processador|FD|ULA_bit5|soma|Add1~0_combout ),
	.dataf(!\processador|FD|ULA_bit10|soma|Add1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit10|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit10|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit10|soma|Add1~0 .lut_mask = 64'h555FFFFF000F0000;
defparam \processador|FD|ULA_bit10|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N48
cyclonev_lcell_comb \processador|FD|ULA_bit13|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit13|soma|Add1~0_combout  = ( \processador|FD|soma1inv|Add0~53_sumout  & ( \processador|FD|ULA_bit10|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit13|soma|Add0~0_combout  & ((\processador|FD|BancoReg|saidaA[12]~50_combout ) # 
// (\processador|FD|soma1inv|Add0~49_sumout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~53_sumout  & ( \processador|FD|ULA_bit10|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit13|soma|Add0~0_combout  & ((!\processador|FD|soma1inv|Add0~49_sumout  & 
// (\processador|FD|BancoReg|saidaA[11]~46_combout  & \processador|FD|BancoReg|saidaA[12]~50_combout )) # (\processador|FD|soma1inv|Add0~49_sumout  & ((\processador|FD|BancoReg|saidaA[12]~50_combout ) # (\processador|FD|BancoReg|saidaA[11]~46_combout ))))) ) 
// ) ) # ( \processador|FD|soma1inv|Add0~53_sumout  & ( !\processador|FD|ULA_bit10|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit13|soma|Add0~0_combout  & ((!\processador|FD|soma1inv|Add0~49_sumout  & (\processador|FD|BancoReg|saidaA[11]~46_combout  & 
// \processador|FD|BancoReg|saidaA[12]~50_combout )) # (\processador|FD|soma1inv|Add0~49_sumout  & ((\processador|FD|BancoReg|saidaA[12]~50_combout ) # (\processador|FD|BancoReg|saidaA[11]~46_combout ))))) ) ) ) # ( !\processador|FD|soma1inv|Add0~53_sumout  
// & ( !\processador|FD|ULA_bit10|soma|Add1~0_combout  & ( (\processador|FD|soma1inv|Add0~49_sumout  & (\processador|FD|BancoReg|saidaA[12]~50_combout  & \processador|FD|ULA_bit13|soma|Add0~0_combout )) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~49_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[11]~46_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[12]~50_combout ),
	.datad(!\processador|FD|ULA_bit13|soma|Add0~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~53_sumout ),
	.dataf(!\processador|FD|ULA_bit10|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit13|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit13|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit13|soma|Add1~0 .lut_mask = 64'h000500170017005F;
defparam \processador|FD|ULA_bit13|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N24
cyclonev_lcell_comb \processador|FD|ULA_bit15|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit15|soma|Add1~0_combout  = ( \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit13|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[15]~62_combout  & ((!\processador|FD|soma1inv|Add0~37_sumout ) 
// # ((!\processador|FD|BancoReg|saidaA[14]~58_combout  & !\processador|FD|soma1inv|Add0~41_sumout )))) # (\processador|FD|BancoReg|saidaA[15]~62_combout  & (!\processador|FD|BancoReg|saidaA[14]~58_combout  & (!\processador|FD|soma1inv|Add0~41_sumout  & 
// !\processador|FD|soma1inv|Add0~37_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit13|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[15]~62_combout  & 
// ((!\processador|FD|soma1inv|Add0~37_sumout ) # ((!\processador|FD|BancoReg|saidaA[14]~58_combout  & !\processador|FD|soma1inv|Add0~41_sumout )))) # (\processador|FD|BancoReg|saidaA[15]~62_combout  & (!\processador|FD|BancoReg|saidaA[14]~58_combout  & 
// (!\processador|FD|soma1inv|Add0~41_sumout  & !\processador|FD|soma1inv|Add0~37_sumout ))) ) ) ) # ( \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit13|soma|Add1~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[15]~62_combout  & ((!\processador|FD|soma1inv|Add0~37_sumout ) # ((!\processador|FD|BancoReg|saidaA[14]~58_combout  & !\processador|FD|soma1inv|Add0~41_sumout )))) # (\processador|FD|BancoReg|saidaA[15]~62_combout  & 
// (!\processador|FD|BancoReg|saidaA[14]~58_combout  & (!\processador|FD|soma1inv|Add0~41_sumout  & !\processador|FD|soma1inv|Add0~37_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit13|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[15]~62_combout  & ((!\processador|FD|BancoReg|saidaA[14]~58_combout ) # ((!\processador|FD|soma1inv|Add0~41_sumout ) # (!\processador|FD|soma1inv|Add0~37_sumout )))) # 
// (\processador|FD|BancoReg|saidaA[15]~62_combout  & (!\processador|FD|soma1inv|Add0~37_sumout  & ((!\processador|FD|BancoReg|saidaA[14]~58_combout ) # (!\processador|FD|soma1inv|Add0~41_sumout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[14]~58_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[15]~62_combout ),
	.datac(!\processador|FD|soma1inv|Add0~41_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~37_sumout ),
	.datae(!\processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit13|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit15|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit15|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit15|soma|Add1~0 .lut_mask = 64'hFEC8EC80EC80EC80;
defparam \processador|FD|ULA_bit15|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N21
cyclonev_lcell_comb \processador|FD|ULA_bit16|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout  = ( \processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( \processador|FD|ULA_bit15|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (\processador|FD|soma1inv|Add0~33_sumout  & 
// \processador|FD|BancoReg|saidaA[16]~66_combout )) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & ((\processador|FD|BancoReg|saidaA[16]~66_combout ) # (\processador|FD|soma1inv|Add0~33_sumout ))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ( \processador|FD|ULA_bit15|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (!\processador|FD|soma1inv|Add0~33_sumout  $ (!\processador|FD|BancoReg|saidaA[16]~66_combout ))) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & 
// (\processador|FD|soma1inv|Add0~33_sumout  & \processador|FD|BancoReg|saidaA[16]~66_combout )) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( !\processador|FD|ULA_bit15|soma|Add1~0_combout  & ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ 
// (((\processador|FD|BancoReg|saidaA[16]~66_combout ) # (\processador|FD|soma1inv|Add0~33_sumout ))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( !\processador|FD|ULA_bit15|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~33_sumout  & 
// (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & !\processador|FD|BancoReg|saidaA[16]~66_combout )) # (\processador|FD|soma1inv|Add0~33_sumout  & ((\processador|FD|BancoReg|saidaA[16]~66_combout ))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datab(gnd),
	.datac(!\processador|FD|soma1inv|Add0~33_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[16]~66_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.dataf(!\processador|FD|ULA_bit15|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit16|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit16|Muxao|saida_MUX~1 .lut_mask = 64'hA00FA5550AA5055F;
defparam \processador|FD|ULA_bit16|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N51
cyclonev_lcell_comb \processador|FD|saidaULA_final[16]~28 (
// Equation(s):
// \processador|FD|saidaULA_final[16]~28_combout  = ( \processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout  & ( (!\processador|FD|saidaULA_final~35_combout  & ((!\processador|UC|Equal11~0_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~4_combout ))) 
// ) ) # ( !\processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & (\processador|UC|Equal11~0_combout  & !\processador|FD|saidaULA_final~35_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datac(!\processador|UC|Equal11~0_combout ),
	.datad(!\processador|FD|saidaULA_final~35_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[16]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[16]~28 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[16]~28 .lut_mask = 64'h03000300F300F300;
defparam \processador|FD|saidaULA_final[16]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N1
dffeas \processador|FD|memRAM|ram~50 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[16]~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~50 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N29
dffeas \processador|FD|memRAM|ram~82 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[16]~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~82 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~82 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N27
cyclonev_lcell_comb \processador|FD|memRAM|ram~123 (
// Equation(s):
// \processador|FD|memRAM|ram~123_combout  = ( \processador|FD|memRAM|ram~82_q  & ( \processador|FD|result_slt [0] & ( ((\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|saidaULA_final~35_combout )) # (\processador|FD|memRAM|ram~50_q ) ) ) ) 
// # ( !\processador|FD|memRAM|ram~82_q  & ( \processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~50_q  & (!\processador|FD|saidaULA_final~35_combout  & !\processador|FD|saidaULA_final[0]~3_combout )) ) ) ) # ( \processador|FD|memRAM|ram~82_q  & ( 
// !\processador|FD|result_slt [0] & ( (\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|memRAM|ram~50_q ) ) ) ) # ( !\processador|FD|memRAM|ram~82_q  & ( !\processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~50_q  & 
// !\processador|FD|saidaULA_final[0]~3_combout ) ) ) )

	.dataa(!\processador|FD|memRAM|ram~50_q ),
	.datab(gnd),
	.datac(!\processador|FD|saidaULA_final~35_combout ),
	.datad(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datae(!\processador|FD|memRAM|ram~82_q ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~123 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~123 .lut_mask = 64'h550055FF50005FFF;
defparam \processador|FD|memRAM|ram~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N30
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[16]~26 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[16]~26_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~33_combout  & ( \processador|FD|memRAM|ram~123_combout  & ( (\processador|FD|saida_ext[16]~9_combout ) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ) ) 
// ) ) # ( !\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ( \processador|FD|memRAM|ram~123_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|SOMA|Add0~93_sumout )) # 
// (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((\processador|FD|saidaULA_final[16]~28_combout ))) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[25]~33_combout  & ( !\processador|FD|memRAM|ram~123_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & \processador|FD|saida_ext[16]~9_combout ) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ( !\processador|FD|memRAM|ram~123_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|SOMA|Add0~93_sumout )) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((\processador|FD|saidaULA_final[16]~28_combout ))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datab(!\processador|FD|SOMA|Add0~93_sumout ),
	.datac(!\processador|FD|saida_ext[16]~9_combout ),
	.datad(!\processador|FD|saidaULA_final[16]~28_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.dataf(!\processador|FD|memRAM|ram~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[16]~26 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[16]~26 .lut_mask = 64'h22770A0A22775F5F;
defparam \processador|FD|muxULAram|saida_MUX[16]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~438feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~438feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~438feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~438feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~438feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~438feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N26
dffeas \processador|FD|BancoReg|registrador~438 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~438feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~438 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~438 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N44
dffeas \processador|FD|BancoReg|registrador~470DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~470feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~470DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~470DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~470DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N20
dffeas \processador|FD|BancoReg|registrador~502 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~502feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~502 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~502 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1761 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1761_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~502_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~534_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~438_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// \processador|FD|BancoReg|registrador~470DUPLICATE_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~438_q ),
	.datab(!\processador|FD|BancoReg|registrador~470DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~534_q ),
	.datad(!\processador|FD|BancoReg|registrador~502_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1761_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1761 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1761 .lut_mask = 64'h333355550F0F00FF;
defparam \processador|FD|BancoReg|registrador~1761 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N32
dffeas \processador|FD|BancoReg|registrador~182DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~182feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~182DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~182DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~182DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y13_N1
dffeas \processador|FD|BancoReg|registrador~278DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~278feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~278DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~278DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~278DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1760 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1760_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~214_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~182DUPLICATE_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~246_q )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// \processador|FD|BancoReg|registrador~214_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~278DUPLICATE_q ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|BancoReg|registrador~214_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~182DUPLICATE_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~246_q )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( !\processador|FD|BancoReg|registrador~214_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~278DUPLICATE_q ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~246_q ),
	.datab(!\processador|FD|BancoReg|registrador~182DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|BancoReg|registrador~278DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~214_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1760_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1760 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1760 .lut_mask = 64'h000F3535F0FF3535;
defparam \processador|FD|BancoReg|registrador~1760 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N25
dffeas \processador|FD|BancoReg|registrador~406 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~406feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~406 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~406 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1759 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1759_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~342_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~310_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~374_q )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// \processador|FD|BancoReg|registrador~342_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~406_q ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|BancoReg|registrador~342_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~310_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~374_q )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( !\processador|FD|BancoReg|registrador~342_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~406_q ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~374_q ),
	.datab(!\processador|FD|BancoReg|registrador~310_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|BancoReg|registrador~406_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~342_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1759_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1759 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1759 .lut_mask = 64'h000F3535F0FF3535;
defparam \processador|FD|BancoReg|registrador~1759 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N19
dffeas \processador|FD|BancoReg|registrador~86DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~86DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~86DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~86DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1758 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1758_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~54_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~150_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~118_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// \processador|FD|BancoReg|registrador~54_q  & ( (\processador|FD|BancoReg|registrador~86DUPLICATE_q ) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// !\processador|FD|BancoReg|registrador~54_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~150_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~118_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( !\processador|FD|BancoReg|registrador~54_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// \processador|FD|BancoReg|registrador~86DUPLICATE_q ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~150_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datac(!\processador|FD|BancoReg|registrador~118_q ),
	.datad(!\processador|FD|BancoReg|registrador~86DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~54_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1758_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1758 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1758 .lut_mask = 64'h00CC474733FF4747;
defparam \processador|FD|BancoReg|registrador~1758 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N21
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[16]~86 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[16]~86_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~1759_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~1758_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~1761_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (((\processador|FD|BancoReg|registrador~1760_combout )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1761_combout ),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1760_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1759_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1758_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[16]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[16]~86 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[16]~86 .lut_mask = 64'h000C440CCC0C440C;
defparam \processador|FD|BancoReg|saidaB[16]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N51
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~29 (
// Equation(s):
// \processador|FD|soma1inv|Add0~29_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|BancoReg|saidaB[17]~90_combout )) # 
// (\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|saida_ext[17]~11_combout ))))) ) + ( \processador|FD|soma1inv|Add0~34  ))
// \processador|FD|soma1inv|Add0~30  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|BancoReg|saidaB[17]~90_combout )) # (\processador|UC|palavraControle[8]~5_combout  
// & ((!\processador|FD|saida_ext[17]~11_combout ))))) ) + ( \processador|FD|soma1inv|Add0~34  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|UC|palavraControle[8]~5_combout ),
	.datac(!\processador|FD|BancoReg|saidaB[17]~90_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|saida_ext[17]~11_combout ),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~29_sumout ),
	.cout(\processador|FD|soma1inv|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~29 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~29 .lut_mask = 64'h0000A69500000000;
defparam \processador|FD|soma1inv|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N15
cyclonev_lcell_comb \processador|FD|ULA_bit16|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~33_sumout  & ( \processador|FD|BancoReg|saidaA[16]~66_combout  ) )

	.dataa(!\processador|FD|BancoReg|saidaA[16]~66_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit16|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit16|Muxao|saida_MUX~0 .lut_mask = 64'h0000000055555555;
defparam \processador|FD|ULA_bit16|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N51
cyclonev_lcell_comb \processador|FD|ULA_bit16|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit16|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~33_sumout  & ( !\processador|FD|BancoReg|saidaA[16]~66_combout  ) ) # ( !\processador|FD|soma1inv|Add0~33_sumout  & ( \processador|FD|BancoReg|saidaA[16]~66_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[16]~66_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit16|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit16|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit16|soma|Add0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \processador|FD|ULA_bit16|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N54
cyclonev_lcell_comb \processador|FD|ULA_bit11|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~53_sumout  & ( \processador|FD|BancoReg|saidaA[11]~46_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|saidaA[11]~46_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit11|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit11|Muxao|saida_MUX~0 .lut_mask = 64'h0000000033333333;
defparam \processador|FD|ULA_bit11|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N39
cyclonev_lcell_comb \processador|FD|ULA_bit11|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit11|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~53_sumout  & ( !\processador|FD|BancoReg|saidaA[11]~46_combout  ) ) # ( !\processador|FD|soma1inv|Add0~53_sumout  & ( \processador|FD|BancoReg|saidaA[11]~46_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[11]~46_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit11|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit11|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit11|soma|Add0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \processador|FD|ULA_bit11|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N57
cyclonev_lcell_comb \processador|FD|ULA_bit6|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~73_sumout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|BancoReg|registrador~1369_combout ) ) )

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~1369_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit6|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit6|Muxao|saida_MUX~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \processador|FD|ULA_bit6|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N57
cyclonev_lcell_comb \processador|FD|ULA_bit6|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit6|soma|Add0~0_combout  = ( \processador|FD|BancoReg|registrador~1369_combout  & ( \processador|FD|soma1inv|Add0~73_sumout  & ( \processador|FD|BancoReg|Equal1~0_combout  ) ) ) # ( !\processador|FD|BancoReg|registrador~1369_combout  
// & ( \processador|FD|soma1inv|Add0~73_sumout  ) ) # ( \processador|FD|BancoReg|registrador~1369_combout  & ( !\processador|FD|soma1inv|Add0~73_sumout  & ( !\processador|FD|BancoReg|Equal1~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~1369_combout ),
	.dataf(!\processador|FD|soma1inv|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit6|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit6|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit6|soma|Add0~0 .lut_mask = 64'h0000F0F0FFFF0F0F;
defparam \processador|FD|ULA_bit6|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N48
cyclonev_lcell_comb \processador|FD|ULA_bit6|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit6|soma|Add1~1_combout  = ( \processador|FD|ULA_bit6|soma|Add0~0_combout  & ( \processador|FD|ULA_bit3|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~77_sumout  & (\processador|FD|BancoReg|saidaA[5]~3_combout  & 
// ((\processador|FD|soma1inv|Add0~81_sumout ) # (\processador|FD|BancoReg|saidaA[4]~4_combout )))) # (\processador|FD|soma1inv|Add0~77_sumout  & (((\processador|FD|soma1inv|Add0~81_sumout ) # (\processador|FD|BancoReg|saidaA[5]~3_combout )) # 
// (\processador|FD|BancoReg|saidaA[4]~4_combout ))) ) ) ) # ( \processador|FD|ULA_bit6|soma|Add0~0_combout  & ( !\processador|FD|ULA_bit3|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~77_sumout  & (\processador|FD|BancoReg|saidaA[4]~4_combout  & 
// (\processador|FD|BancoReg|saidaA[5]~3_combout  & \processador|FD|soma1inv|Add0~81_sumout ))) # (\processador|FD|soma1inv|Add0~77_sumout  & (((\processador|FD|BancoReg|saidaA[4]~4_combout  & \processador|FD|soma1inv|Add0~81_sumout )) # 
// (\processador|FD|BancoReg|saidaA[5]~3_combout ))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~77_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[4]~4_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[5]~3_combout ),
	.datad(!\processador|FD|soma1inv|Add0~81_sumout ),
	.datae(!\processador|FD|ULA_bit6|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit3|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit6|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit6|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit6|soma|Add1~1 .lut_mask = 64'h000005170000175F;
defparam \processador|FD|ULA_bit6|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N0
cyclonev_lcell_comb \processador|FD|ULA_bit8|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit8|soma|Add1~0_combout  = ( \processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit6|soma|Add1~1_combout  & ( (!\processador|FD|soma1inv|Add0~65_sumout  & ((!\processador|FD|BancoReg|saidaA[8]~5_combout ) # 
// ((!\processador|FD|soma1inv|Add0~69_sumout  & !\processador|FD|BancoReg|saidaA[7]~1_combout )))) # (\processador|FD|soma1inv|Add0~65_sumout  & (!\processador|FD|soma1inv|Add0~69_sumout  & (!\processador|FD|BancoReg|saidaA[7]~1_combout  & 
// !\processador|FD|BancoReg|saidaA[8]~5_combout ))) ) ) ) # ( !\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit6|soma|Add1~1_combout  & ( (!\processador|FD|soma1inv|Add0~65_sumout  & 
// ((!\processador|FD|BancoReg|saidaA[8]~5_combout ) # ((!\processador|FD|soma1inv|Add0~69_sumout  & !\processador|FD|BancoReg|saidaA[7]~1_combout )))) # (\processador|FD|soma1inv|Add0~65_sumout  & (!\processador|FD|soma1inv|Add0~69_sumout  & 
// (!\processador|FD|BancoReg|saidaA[7]~1_combout  & !\processador|FD|BancoReg|saidaA[8]~5_combout ))) ) ) ) # ( \processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit6|soma|Add1~1_combout  & ( 
// (!\processador|FD|soma1inv|Add0~65_sumout  & ((!\processador|FD|BancoReg|saidaA[8]~5_combout ) # ((!\processador|FD|soma1inv|Add0~69_sumout  & !\processador|FD|BancoReg|saidaA[7]~1_combout )))) # (\processador|FD|soma1inv|Add0~65_sumout  & 
// (!\processador|FD|soma1inv|Add0~69_sumout  & (!\processador|FD|BancoReg|saidaA[7]~1_combout  & !\processador|FD|BancoReg|saidaA[8]~5_combout ))) ) ) ) # ( !\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit6|soma|Add1~1_combout  & ( (!\processador|FD|soma1inv|Add0~65_sumout  & ((!\processador|FD|soma1inv|Add0~69_sumout ) # ((!\processador|FD|BancoReg|saidaA[7]~1_combout ) # (!\processador|FD|BancoReg|saidaA[8]~5_combout )))) # 
// (\processador|FD|soma1inv|Add0~65_sumout  & (!\processador|FD|BancoReg|saidaA[8]~5_combout  & ((!\processador|FD|soma1inv|Add0~69_sumout ) # (!\processador|FD|BancoReg|saidaA[7]~1_combout )))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~69_sumout ),
	.datab(!\processador|FD|soma1inv|Add0~65_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[7]~1_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[8]~5_combout ),
	.datae(!\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit6|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit8|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit8|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit8|soma|Add1~0 .lut_mask = 64'hFEC8EC80EC80EC80;
defparam \processador|FD|ULA_bit8|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N6
cyclonev_lcell_comb \processador|FD|ULA_bit11|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit11|soma|Add1~1_combout  = ( \processador|FD|soma1inv|Add0~57_sumout  & ( \processador|FD|ULA_bit8|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit11|soma|Add0~0_combout  & (((\processador|FD|soma1inv|Add0~61_sumout  & 
// \processador|FD|BancoReg|saidaA[9]~0_combout )) # (\processador|FD|BancoReg|saidaA[10]~34_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~57_sumout  & ( \processador|FD|ULA_bit8|soma|Add1~0_combout  & ( (\processador|FD|soma1inv|Add0~61_sumout  & 
// (\processador|FD|BancoReg|saidaA[10]~34_combout  & (\processador|FD|BancoReg|saidaA[9]~0_combout  & \processador|FD|ULA_bit11|soma|Add0~0_combout ))) ) ) ) # ( \processador|FD|soma1inv|Add0~57_sumout  & ( !\processador|FD|ULA_bit8|soma|Add1~0_combout  & ( 
// (\processador|FD|ULA_bit11|soma|Add0~0_combout  & (((\processador|FD|BancoReg|saidaA[9]~0_combout ) # (\processador|FD|BancoReg|saidaA[10]~34_combout )) # (\processador|FD|soma1inv|Add0~61_sumout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~57_sumout  & ( 
// !\processador|FD|ULA_bit8|soma|Add1~0_combout  & ( (\processador|FD|BancoReg|saidaA[10]~34_combout  & (\processador|FD|ULA_bit11|soma|Add0~0_combout  & ((\processador|FD|BancoReg|saidaA[9]~0_combout ) # (\processador|FD|soma1inv|Add0~61_sumout )))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~61_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[10]~34_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[9]~0_combout ),
	.datad(!\processador|FD|ULA_bit11|soma|Add0~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~57_sumout ),
	.dataf(!\processador|FD|ULA_bit8|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit11|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit11|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit11|soma|Add1~1 .lut_mask = 64'h0013007F00010037;
defparam \processador|FD|ULA_bit11|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N12
cyclonev_lcell_comb \processador|FD|ULA_bit13|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit13|soma|Add1~1_combout  = ( \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit11|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[13]~54_combout  & ((!\processador|FD|soma1inv|Add0~45_sumout ) 
// # ((!\processador|FD|soma1inv|Add0~49_sumout  & !\processador|FD|BancoReg|saidaA[12]~50_combout )))) # (\processador|FD|BancoReg|saidaA[13]~54_combout  & (!\processador|FD|soma1inv|Add0~49_sumout  & (!\processador|FD|BancoReg|saidaA[12]~50_combout  & 
// !\processador|FD|soma1inv|Add0~45_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit11|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[13]~54_combout  & 
// ((!\processador|FD|soma1inv|Add0~45_sumout ) # ((!\processador|FD|soma1inv|Add0~49_sumout  & !\processador|FD|BancoReg|saidaA[12]~50_combout )))) # (\processador|FD|BancoReg|saidaA[13]~54_combout  & (!\processador|FD|soma1inv|Add0~49_sumout  & 
// (!\processador|FD|BancoReg|saidaA[12]~50_combout  & !\processador|FD|soma1inv|Add0~45_sumout ))) ) ) ) # ( \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit11|soma|Add1~1_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[13]~54_combout  & ((!\processador|FD|soma1inv|Add0~45_sumout ) # ((!\processador|FD|soma1inv|Add0~49_sumout  & !\processador|FD|BancoReg|saidaA[12]~50_combout )))) # (\processador|FD|BancoReg|saidaA[13]~54_combout  & 
// (!\processador|FD|soma1inv|Add0~49_sumout  & (!\processador|FD|BancoReg|saidaA[12]~50_combout  & !\processador|FD|soma1inv|Add0~45_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit11|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[13]~54_combout  & ((!\processador|FD|soma1inv|Add0~49_sumout ) # ((!\processador|FD|BancoReg|saidaA[12]~50_combout ) # (!\processador|FD|soma1inv|Add0~45_sumout )))) # 
// (\processador|FD|BancoReg|saidaA[13]~54_combout  & (!\processador|FD|soma1inv|Add0~45_sumout  & ((!\processador|FD|soma1inv|Add0~49_sumout ) # (!\processador|FD|BancoReg|saidaA[12]~50_combout )))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~49_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[12]~50_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[13]~54_combout ),
	.datad(!\processador|FD|soma1inv|Add0~45_sumout ),
	.datae(!\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit11|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit13|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit13|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit13|soma|Add1~1 .lut_mask = 64'hFEE0F880F880F880;
defparam \processador|FD|ULA_bit13|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N18
cyclonev_lcell_comb \processador|FD|ULA_bit16|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit16|soma|Add1~1_combout  = ( \processador|FD|soma1inv|Add0~41_sumout  & ( \processador|FD|ULA_bit13|soma|Add1~1_combout  & ( (\processador|FD|ULA_bit16|soma|Add0~0_combout  & ((!\processador|FD|soma1inv|Add0~37_sumout  & 
// (\processador|FD|BancoReg|saidaA[15]~62_combout  & \processador|FD|BancoReg|saidaA[14]~58_combout )) # (\processador|FD|soma1inv|Add0~37_sumout  & ((\processador|FD|BancoReg|saidaA[14]~58_combout ) # (\processador|FD|BancoReg|saidaA[15]~62_combout ))))) ) 
// ) ) # ( !\processador|FD|soma1inv|Add0~41_sumout  & ( \processador|FD|ULA_bit13|soma|Add1~1_combout  & ( (\processador|FD|soma1inv|Add0~37_sumout  & (\processador|FD|ULA_bit16|soma|Add0~0_combout  & \processador|FD|BancoReg|saidaA[15]~62_combout )) ) ) ) 
// # ( \processador|FD|soma1inv|Add0~41_sumout  & ( !\processador|FD|ULA_bit13|soma|Add1~1_combout  & ( (\processador|FD|ULA_bit16|soma|Add0~0_combout  & ((\processador|FD|BancoReg|saidaA[15]~62_combout ) # (\processador|FD|soma1inv|Add0~37_sumout ))) ) ) ) 
// # ( !\processador|FD|soma1inv|Add0~41_sumout  & ( !\processador|FD|ULA_bit13|soma|Add1~1_combout  & ( (\processador|FD|ULA_bit16|soma|Add0~0_combout  & ((!\processador|FD|soma1inv|Add0~37_sumout  & (\processador|FD|BancoReg|saidaA[15]~62_combout  & 
// \processador|FD|BancoReg|saidaA[14]~58_combout )) # (\processador|FD|soma1inv|Add0~37_sumout  & ((\processador|FD|BancoReg|saidaA[14]~58_combout ) # (\processador|FD|BancoReg|saidaA[15]~62_combout ))))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~37_sumout ),
	.datab(!\processador|FD|ULA_bit16|soma|Add0~0_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[15]~62_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[14]~58_combout ),
	.datae(!\processador|FD|soma1inv|Add0~41_sumout ),
	.dataf(!\processador|FD|ULA_bit13|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit16|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit16|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit16|soma|Add1~1 .lut_mask = 64'h0113131301010113;
defparam \processador|FD|ULA_bit16|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N42
cyclonev_lcell_comb \processador|FD|ULA_bit18|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit18|soma|Add1~1_combout  = ( \processador|FD|soma1inv|Add0~25_sumout  & ( \processador|FD|ULA_bit16|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[18]~74_combout  & (!\processador|FD|BancoReg|saidaA[17]~70_combout  & 
// !\processador|FD|soma1inv|Add0~29_sumout )) ) ) ) # ( !\processador|FD|soma1inv|Add0~25_sumout  & ( \processador|FD|ULA_bit16|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[18]~74_combout ) # ((!\processador|FD|BancoReg|saidaA[17]~70_combout  
// & !\processador|FD|soma1inv|Add0~29_sumout )) ) ) ) # ( \processador|FD|soma1inv|Add0~25_sumout  & ( !\processador|FD|ULA_bit16|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[18]~74_combout  & ((!\processador|FD|BancoReg|saidaA[17]~70_combout  
// & ((!\processador|FD|soma1inv|Add0~29_sumout ) # (!\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout ))) # (\processador|FD|BancoReg|saidaA[17]~70_combout  & (!\processador|FD|soma1inv|Add0~29_sumout  & 
// !\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout )))) ) ) ) # ( !\processador|FD|soma1inv|Add0~25_sumout  & ( !\processador|FD|ULA_bit16|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[18]~74_combout ) # 
// ((!\processador|FD|BancoReg|saidaA[17]~70_combout  & ((!\processador|FD|soma1inv|Add0~29_sumout ) # (!\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout ))) # (\processador|FD|BancoReg|saidaA[17]~70_combout  & (!\processador|FD|soma1inv|Add0~29_sumout  & 
// !\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[18]~74_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[17]~70_combout ),
	.datac(!\processador|FD|soma1inv|Add0~29_sumout ),
	.datad(!\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~25_sumout ),
	.dataf(!\processador|FD|ULA_bit16|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit18|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit18|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit18|soma|Add1~1 .lut_mask = 64'hFEEAA880EAEA8080;
defparam \processador|FD|ULA_bit18|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N54
cyclonev_lcell_comb \processador|FD|ULA_bit19|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit18|soma|Add1~1_combout  & ( (!\processador|FD|soma1inv|Add0~21_sumout  & (\processador|FD|BancoReg|saidaA[19]~78_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|soma1inv|Add0~21_sumout  & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (!\processador|FD|BancoReg|saidaA[19]~78_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) # 
// (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout ) # (\processador|FD|BancoReg|saidaA[19]~78_combout ))))) ) ) # ( !\processador|FD|ULA_bit18|soma|Add1~1_combout  & ( (!\processador|FD|soma1inv|Add0~21_sumout  
// & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (!\processador|FD|BancoReg|saidaA[19]~78_combout )) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (\processador|FD|BancoReg|saidaA[19]~78_combout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # 
// (\processador|FD|soma1inv|Add0~21_sumout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|BancoReg|saidaA[19]~78_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|UC|UC_ULA|ULActrl[1]~3_combout )))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datab(!\processador|FD|soma1inv|Add0~21_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[19]~78_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit18|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit19|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit19|Muxao|saida_MUX~1 .lut_mask = 64'h8395839529172917;
defparam \processador|FD|ULA_bit19|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N21
cyclonev_lcell_comb \processador|FD|saidaULA_final[19]~29 (
// Equation(s):
// \processador|FD|saidaULA_final[19]~29_combout  = ( \processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout  & ( (!\processador|FD|saidaULA_final~35_combout  & ((!\processador|UC|Equal11~0_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~13_combout ))) 
// ) ) # ( !\processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout  & ( (!\processador|FD|saidaULA_final~35_combout  & (\processador|UC|Equal11~0_combout  & \processador|FD|fetchInstruction|ROM|memROM~13_combout )) ) )

	.dataa(!\processador|FD|saidaULA_final~35_combout ),
	.datab(gnd),
	.datac(!\processador|UC|Equal11~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[19]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[19]~29 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[19]~29 .lut_mask = 64'h000A000AA0AAA0AA;
defparam \processador|FD|saidaULA_final[19]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N38
dffeas \processador|FD|memRAM|ram~53 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[19]~98_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~53 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N20
dffeas \processador|FD|memRAM|ram~85 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[19]~98_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~85 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~85 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N18
cyclonev_lcell_comb \processador|FD|memRAM|ram~124 (
// Equation(s):
// \processador|FD|memRAM|ram~124_combout  = ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~35_combout  & ((!\processador|FD|saidaULA_final[0]~3_combout  & (\processador|FD|memRAM|ram~53_q )) # 
// (\processador|FD|saidaULA_final[0]~3_combout  & ((\processador|FD|memRAM|ram~85_q ))))) # (\processador|FD|saidaULA_final~35_combout  & (((\processador|FD|memRAM|ram~85_q )))) ) ) # ( !\processador|FD|result_slt [0] & ( 
// (!\processador|FD|saidaULA_final[0]~3_combout  & (\processador|FD|memRAM|ram~53_q )) # (\processador|FD|saidaULA_final[0]~3_combout  & ((\processador|FD|memRAM|ram~85_q ))) ) )

	.dataa(!\processador|FD|saidaULA_final~35_combout ),
	.datab(!\processador|FD|memRAM|ram~53_q ),
	.datac(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datad(!\processador|FD|memRAM|ram~85_q ),
	.datae(gnd),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~124 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~124 .lut_mask = 64'h303F303F207F207F;
defparam \processador|FD|memRAM|ram~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N9
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[19]~27 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[19]~27_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~0_combout  & ( \processador|FD|memRAM|ram~124_combout  & ( (\processador|FD|saidaULA_final[19]~29_combout ) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout ) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ( \processador|FD|memRAM|ram~124_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// (\processador|FD|SOMA|Add0~97_sumout )) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|saida_ext[19]~10_combout ))) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[25]~0_combout  & ( !\processador|FD|memRAM|ram~124_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & \processador|FD|saidaULA_final[19]~29_combout ) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ( !\processador|FD|memRAM|ram~124_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|SOMA|Add0~97_sumout )) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|saida_ext[19]~10_combout ))) ) ) )

	.dataa(!\processador|FD|SOMA|Add0~97_sumout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datac(!\processador|FD|saida_ext[19]~10_combout ),
	.datad(!\processador|FD|saidaULA_final[19]~29_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.dataf(!\processador|FD|memRAM|ram~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[19]~27 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[19]~27 .lut_mask = 64'h474700CC474733FF;
defparam \processador|FD|muxULAram|saida_MUX[19]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N44
dffeas \processador|FD|BancoReg|registrador~345 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~345 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~345 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1699 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1699_combout  = ( \processador|FD|BancoReg|registrador~473_q  & ( \processador|FD|BancoReg|registrador~89_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|BancoReg|registrador~345_q 
// )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # ((\processador|FD|BancoReg|registrador~217_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~473_q  & ( \processador|FD|BancoReg|registrador~89_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~345_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # ((\processador|FD|BancoReg|registrador~217_q )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~473_q  & ( !\processador|FD|BancoReg|registrador~89_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|BancoReg|registrador~345_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~217_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~473_q  & ( !\processador|FD|BancoReg|registrador~89_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~345_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~217_q )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|BancoReg|registrador~345_q ),
	.datad(!\processador|FD|BancoReg|registrador~217_q ),
	.datae(!\processador|FD|BancoReg|registrador~473_q ),
	.dataf(!\processador|FD|BancoReg|registrador~89_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1699_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1699 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1699 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \processador|FD|BancoReg|registrador~1699 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N10
dffeas \processador|FD|BancoReg|registrador~281DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~281feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~281DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~281DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~281DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N23
dffeas \processador|FD|BancoReg|registrador~409 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~409feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~409 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~409 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1701 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1701_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|BancoReg|registrador~281DUPLICATE_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|BancoReg|registrador~537_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|BancoReg|registrador~153_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// \processador|FD|BancoReg|registrador~409_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~281DUPLICATE_q ),
	.datab(!\processador|FD|BancoReg|registrador~537_q ),
	.datac(!\processador|FD|BancoReg|registrador~153_q ),
	.datad(!\processador|FD|BancoReg|registrador~409_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1701_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1701 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1701 .lut_mask = 64'h00FF0F0F33335555;
defparam \processador|FD|BancoReg|registrador~1701 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N14
dffeas \processador|FD|BancoReg|registrador~505 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~505feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~505 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~505 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1700 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1700_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~249_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~121_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~505_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( 
// \processador|FD|BancoReg|registrador~377_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~121_q ),
	.datab(!\processador|FD|BancoReg|registrador~377_q ),
	.datac(!\processador|FD|BancoReg|registrador~249_q ),
	.datad(!\processador|FD|BancoReg|registrador~505_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1700_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1700 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1700 .lut_mask = 64'h333300FF55550F0F;
defparam \processador|FD|BancoReg|registrador~1700 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1698 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1698_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~313_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((\processador|FD|BancoReg|registrador~57_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~185_q )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( 
// \processador|FD|BancoReg|registrador~313_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # (\processador|FD|BancoReg|registrador~441_q ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( 
// !\processador|FD|BancoReg|registrador~313_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~57_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~185_q )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( !\processador|FD|BancoReg|registrador~313_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// \processador|FD|BancoReg|registrador~441_q ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(!\processador|FD|BancoReg|registrador~441_q ),
	.datac(!\processador|FD|BancoReg|registrador~185_q ),
	.datad(!\processador|FD|BancoReg|registrador~57_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~313_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1698_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1698 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1698 .lut_mask = 64'h111105AFBBBB05AF;
defparam \processador|FD|BancoReg|registrador~1698 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N18
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[19]~98 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[19]~98_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~1699_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~1698_combout )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~1701_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~1700_combout )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1699_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1701_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1700_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1698_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[19]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[19]~98 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[19]~98 .lut_mask = 64'h550033000F000F00;
defparam \processador|FD|BancoReg|saidaB[19]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N0
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~17 (
// Equation(s):
// \processador|FD|soma1inv|Add0~17_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|BancoReg|saidaB[20]~102_combout )) # 
// (\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|saida_ext[20]~12_combout ))))) ) + ( \processador|FD|soma1inv|Add0~22  ))
// \processador|FD|soma1inv|Add0~18  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|BancoReg|saidaB[20]~102_combout )) # (\processador|UC|palavraControle[8]~5_combout  
// & ((!\processador|FD|saida_ext[20]~12_combout ))))) ) + ( \processador|FD|soma1inv|Add0~22  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|UC|palavraControle[8]~5_combout ),
	.datac(!\processador|FD|BancoReg|saidaB[20]~102_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|saida_ext[20]~12_combout ),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~17_sumout ),
	.cout(\processador|FD|soma1inv|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~17 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~17 .lut_mask = 64'h0000A69500000000;
defparam \processador|FD|soma1inv|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N3
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~13 (
// Equation(s):
// \processador|FD|soma1inv|Add0~13_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[21]~106_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|saida_ext[21]~0_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~18  ))
// \processador|FD|soma1inv|Add0~14  = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[21]~106_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|saida_ext[21]~0_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~18  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|UC|palavraControle[8]~5_combout ),
	.datac(!\processador|FD|saida_ext[21]~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[21]~106_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~13_sumout ),
	.cout(\processador|FD|soma1inv|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~13 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~13 .lut_mask = 64'h0000FFFF0000569A;
defparam \processador|FD|soma1inv|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N6
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~9 (
// Equation(s):
// \processador|FD|soma1inv|Add0~9_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[22]~110_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~14  ))
// \processador|FD|soma1inv|Add0~10  = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[22]~110_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~14  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(!\processador|UC|palavraControle[8]~5_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[22]~110_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~9_sumout ),
	.cout(\processador|FD|soma1inv|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~9 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~9 .lut_mask = 64'h0000FFFF000056A6;
defparam \processador|FD|soma1inv|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N9
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~5 (
// Equation(s):
// \processador|FD|soma1inv|Add0~5_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[23]~114_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~10  ))
// \processador|FD|soma1inv|Add0~6  = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[23]~114_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~10  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(!\processador|UC|palavraControle[8]~5_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[23]~114_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~5_sumout ),
	.cout(\processador|FD|soma1inv|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~5 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~5 .lut_mask = 64'h0000FFFF000056A6;
defparam \processador|FD|soma1inv|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N12
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~1 (
// Equation(s):
// \processador|FD|soma1inv|Add0~1_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[24]~118_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~6  ))
// \processador|FD|soma1inv|Add0~2  = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[24]~118_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~6  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(!\processador|UC|palavraControle[8]~5_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[24]~118_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~1_sumout ),
	.cout(\processador|FD|soma1inv|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~1 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~1 .lut_mask = 64'h0000FFFF000056A6;
defparam \processador|FD|soma1inv|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N15
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~125 (
// Equation(s):
// \processador|FD|soma1inv|Add0~125_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[25]~2_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~2  ))
// \processador|FD|soma1inv|Add0~126  = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[25]~2_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~2  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(!\processador|UC|palavraControle[8]~5_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[25]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~125_sumout ),
	.cout(\processador|FD|soma1inv|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~125 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~125 .lut_mask = 64'h0000FFFF000056A6;
defparam \processador|FD|soma1inv|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N39
cyclonev_lcell_comb \processador|FD|ULA_bit25|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit25|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~125_sumout  & ( !\processador|FD|BancoReg|saidaA[25]~6_combout  ) ) # ( !\processador|FD|soma1inv|Add0~125_sumout  & ( \processador|FD|BancoReg|saidaA[25]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|saidaA[25]~6_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit25|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit25|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit25|soma|Add0~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \processador|FD|ULA_bit25|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N12
cyclonev_lcell_comb \processador|FD|ULA_bit20|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit20|soma|Add0~0_combout  = ( \processador|FD|BancoReg|saidaA[20]~82_combout  & ( !\processador|FD|soma1inv|Add0~17_sumout  ) ) # ( !\processador|FD|BancoReg|saidaA[20]~82_combout  & ( \processador|FD|soma1inv|Add0~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|soma1inv|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[20]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit20|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit20|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit20|soma|Add0~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \processador|FD|ULA_bit20|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N36
cyclonev_lcell_comb \processador|FD|ULA_bit15|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~37_sumout  & ( \processador|FD|BancoReg|saidaA[15]~62_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[15]~62_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit15|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit15|Muxao|saida_MUX~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|ULA_bit15|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N36
cyclonev_lcell_comb \processador|FD|ULA_bit15|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit15|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~37_sumout  & ( !\processador|FD|BancoReg|saidaA[15]~62_combout  ) ) # ( !\processador|FD|soma1inv|Add0~37_sumout  & ( \processador|FD|BancoReg|saidaA[15]~62_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|saidaA[15]~62_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit15|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit15|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit15|soma|Add0~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \processador|FD|ULA_bit15|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N57
cyclonev_lcell_comb \processador|FD|ULA_bit10|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[10]~34_combout  & ( \processador|FD|soma1inv|Add0~57_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|soma1inv|Add0~57_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[10]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit10|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit10|Muxao|saida_MUX~0 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|ULA_bit10|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N18
cyclonev_lcell_comb \processador|FD|ULA_bit10|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit10|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~57_sumout  & ( !\processador|FD|BancoReg|saidaA[10]~34_combout  ) ) # ( !\processador|FD|soma1inv|Add0~57_sumout  & ( \processador|FD|BancoReg|saidaA[10]~34_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[10]~34_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit10|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit10|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit10|soma|Add0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \processador|FD|ULA_bit10|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N2
dffeas \processador|FD|BancoReg|registrador~779 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~779 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~779 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N56
dffeas \processador|FD|BancoReg|registrador~747 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~747 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~747 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~715feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~715feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~715feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~715feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~715feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~715feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N28
dffeas \processador|FD|BancoReg|registrador~715 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~715feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~715 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~715 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N1
dffeas \processador|FD|BancoReg|registrador~587 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~587 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~587 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N58
dffeas \processador|FD|BancoReg|registrador~619 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~619 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~619 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N52
dffeas \processador|FD|BancoReg|registrador~651 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~651 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~651 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N47
dffeas \processador|FD|BancoReg|registrador~555 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~555 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~555 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1970 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1970_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~555_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~587_q ))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~619_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~651_q ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~587_q ),
	.datac(!\processador|FD|BancoReg|registrador~619_q ),
	.datad(!\processador|FD|BancoReg|registrador~651_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~555_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1970_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1970 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1970 .lut_mask = 64'h1B1B0A5F55555555;
defparam \processador|FD|BancoReg|registrador~1970 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~683feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~683feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~683feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~683feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~683feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~683feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N55
dffeas \processador|FD|BancoReg|registrador~683 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~683feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~683 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~683 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1378 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1378_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1970_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1970_combout  & (\processador|FD|BancoReg|registrador~683_q )) # (\processador|FD|BancoReg|registrador~1970_combout  & ((\processador|FD|BancoReg|registrador~715_q 
// )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1970_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~1970_combout  & ((\processador|FD|BancoReg|registrador~747_q ))) # (\processador|FD|BancoReg|registrador~1970_combout  & (\processador|FD|BancoReg|registrador~779_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~779_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~747_q ),
	.datad(!\processador|FD|BancoReg|registrador~715_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1970_combout ),
	.datag(!\processador|FD|BancoReg|registrador~683_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1378_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1378 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1378 .lut_mask = 64'h03030303CCFFDDDD;
defparam \processador|FD|BancoReg|registrador~1378 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N38
dffeas \processador|FD|BancoReg|registrador~267 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~267 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~267 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N8
dffeas \processador|FD|BancoReg|registrador~203 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~203 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~203 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~235feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~235feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~235feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~235feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~235feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~235feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N23
dffeas \processador|FD|BancoReg|registrador~235 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~235feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~235 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N26
dffeas \processador|FD|BancoReg|registrador~139 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~139 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~139 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N1
dffeas \processador|FD|BancoReg|registrador~75 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~75 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N53
dffeas \processador|FD|BancoReg|registrador~107 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~107 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~107 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~43feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~43feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~43feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~43feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~43feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~43feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N46
dffeas \processador|FD|BancoReg|registrador~43 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~43 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1962 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1962_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~43_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~75_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~107_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~139_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~139_q ),
	.datab(!\processador|FD|BancoReg|registrador~75_q ),
	.datac(!\processador|FD|BancoReg|registrador~107_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~43_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1962_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1962 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1962 .lut_mask = 64'h0F000F0033FF55FF;
defparam \processador|FD|BancoReg|registrador~1962 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N13
dffeas \processador|FD|BancoReg|registrador~171 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~171 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~171 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1370 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1370_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1962_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1962_combout  & ((\processador|FD|BancoReg|registrador~171_q ))) # (\processador|FD|BancoReg|registrador~1962_combout  & (\processador|FD|BancoReg|registrador~203_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1962_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1962_combout  & ((\processador|FD|BancoReg|registrador~235_q ))) # (\processador|FD|BancoReg|registrador~1962_combout  & (\processador|FD|BancoReg|registrador~267_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~267_q ),
	.datab(!\processador|FD|BancoReg|registrador~203_q ),
	.datac(!\processador|FD|BancoReg|registrador~235_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1962_combout ),
	.datag(!\processador|FD|BancoReg|registrador~171_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1370_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1370 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1370 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1370 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1035feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1035feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1035feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1035feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1035feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1035feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N2
dffeas \processador|FD|BancoReg|registrador~1035 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1035feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1035_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1035 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1035 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N55
dffeas \processador|FD|BancoReg|registrador~971 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~971 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~971 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1003feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1003feeder_combout  = \processador|FD|muxULAram|saida_MUX[5]~16_combout 

	.dataa(gnd),
	.datab(!\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1003feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1003feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1003feeder .lut_mask = 64'h3333333333333333;
defparam \processador|FD|BancoReg|registrador~1003feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N37
dffeas \processador|FD|BancoReg|registrador~1003 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1003feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1003 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1003 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~907feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~907feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~907feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~907feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~907feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~907feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N26
dffeas \processador|FD|BancoReg|registrador~907 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~907feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~907 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~907 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N56
dffeas \processador|FD|BancoReg|registrador~843 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~843 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~843 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N52
dffeas \processador|FD|BancoReg|registrador~875 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~875 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~875 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~811feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~811feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~811feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~811feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~811feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~811feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N58
dffeas \processador|FD|BancoReg|registrador~811 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~811feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~811 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~811 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1974 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1974_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~811_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~843_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~875_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~907_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~907_q ),
	.datab(!\processador|FD|BancoReg|registrador~843_q ),
	.datac(!\processador|FD|BancoReg|registrador~875_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~811_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1974_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1974 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1974 .lut_mask = 64'h0F330F5500FF00FF;
defparam \processador|FD|BancoReg|registrador~1974 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N10
dffeas \processador|FD|BancoReg|registrador~939 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~939 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~939 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1382 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1382_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1974_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1974_combout  & ((\processador|FD|BancoReg|registrador~939_q ))) # (\processador|FD|BancoReg|registrador~1974_combout  & (\processador|FD|BancoReg|registrador~971_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1974_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1974_combout  & ((\processador|FD|BancoReg|registrador~1003_q ))) # (\processador|FD|BancoReg|registrador~1974_combout  & (\processador|FD|BancoReg|registrador~1035_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1035_q ),
	.datab(!\processador|FD|BancoReg|registrador~971_q ),
	.datac(!\processador|FD|BancoReg|registrador~1003_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1974_combout ),
	.datag(!\processador|FD|BancoReg|registrador~939_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1382_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1382 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1382 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1382 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N49
dffeas \processador|FD|BancoReg|registrador~459 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~459 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~459 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N32
dffeas \processador|FD|BancoReg|registrador~523 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~523 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~523 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N22
dffeas \processador|FD|BancoReg|registrador~491DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~491DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~491DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~491DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N20
dffeas \processador|FD|BancoReg|registrador~395 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~395 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~395 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~331feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~331feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~331feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~331feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~331feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~331feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N14
dffeas \processador|FD|BancoReg|registrador~331 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~331feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~331 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~331 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N58
dffeas \processador|FD|BancoReg|registrador~363 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~363 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~363 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~299feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~299feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~299feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~299feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~299feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~299feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N19
dffeas \processador|FD|BancoReg|registrador~299DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~299feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~299DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~299DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~299DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1966 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1966_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~299DUPLICATE_q  & 
// !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~331_q )))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~363_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~395_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~395_q ),
	.datab(!\processador|FD|BancoReg|registrador~331_q ),
	.datac(!\processador|FD|BancoReg|registrador~363_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~299DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1966_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1966 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1966 .lut_mask = 64'h0F330F5500FF00FF;
defparam \processador|FD|BancoReg|registrador~1966 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N1
dffeas \processador|FD|BancoReg|registrador~427 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~427 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~427 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1374 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1374_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1966_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1966_combout  & ((\processador|FD|BancoReg|registrador~427_q ))) # (\processador|FD|BancoReg|registrador~1966_combout  & (\processador|FD|BancoReg|registrador~459_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1966_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1966_combout  & ((\processador|FD|BancoReg|registrador~491DUPLICATE_q ))) # (\processador|FD|BancoReg|registrador~1966_combout  & (\processador|FD|BancoReg|registrador~523_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~459_q ),
	.datab(!\processador|FD|BancoReg|registrador~523_q ),
	.datac(!\processador|FD|BancoReg|registrador~491DUPLICATE_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1966_combout ),
	.datag(!\processador|FD|BancoReg|registrador~427_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1374_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1374 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1374 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1374 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1386 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1386_combout  = ( \processador|FD|BancoReg|registrador~1382_combout  & ( \processador|FD|BancoReg|registrador~1374_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & 
// ((\processador|FD|BancoReg|registrador~1370_combout ))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1378_combout ))) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1382_combout  & ( \processador|FD|BancoReg|registrador~1374_combout  & ( (!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1370_combout )) # 
// (\processador|FD|mux_JR|saida_MUX[3]~0_combout ))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (\processador|FD|BancoReg|registrador~1378_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~1382_combout  & ( !\processador|FD|BancoReg|registrador~1374_combout  & ( (!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & 
// ((\processador|FD|BancoReg|registrador~1370_combout )))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1378_combout )) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1382_combout  & ( !\processador|FD|BancoReg|registrador~1374_combout  & ( (!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & 
// ((\processador|FD|BancoReg|registrador~1370_combout ))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1378_combout )))) ) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datab(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1378_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1370_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1382_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1374_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1386_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1386 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1386 .lut_mask = 64'h048C159D26AE37BF;
defparam \processador|FD|BancoReg|registrador~1386 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N24
cyclonev_lcell_comb \processador|FD|ULA_bit7|soma|Add1~2 (
// Equation(s):
// \processador|FD|ULA_bit7|soma|Add1~2_combout  = ( \processador|FD|BancoReg|registrador~1386_combout  & ( \processador|FD|BancoReg|saidaA[7]~1_combout  & ( ((!\processador|FD|BancoReg|Equal1~0_combout  & ((\processador|FD|soma1inv|Add0~73_sumout ) # 
// (\processador|FD|BancoReg|saidaA[6]~2_combout ))) # (\processador|FD|BancoReg|Equal1~0_combout  & (\processador|FD|BancoReg|saidaA[6]~2_combout  & \processador|FD|soma1inv|Add0~73_sumout ))) # (\processador|FD|soma1inv|Add0~69_sumout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1386_combout  & ( \processador|FD|BancoReg|saidaA[7]~1_combout  & ( ((\processador|FD|BancoReg|saidaA[6]~2_combout  & \processador|FD|soma1inv|Add0~73_sumout )) # (\processador|FD|soma1inv|Add0~69_sumout ) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~1386_combout  & ( !\processador|FD|BancoReg|saidaA[7]~1_combout  & ( (\processador|FD|soma1inv|Add0~69_sumout  & ((!\processador|FD|BancoReg|Equal1~0_combout  & ((\processador|FD|soma1inv|Add0~73_sumout ) # 
// (\processador|FD|BancoReg|saidaA[6]~2_combout ))) # (\processador|FD|BancoReg|Equal1~0_combout  & (\processador|FD|BancoReg|saidaA[6]~2_combout  & \processador|FD|soma1inv|Add0~73_sumout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1386_combout  & 
// ( !\processador|FD|BancoReg|saidaA[7]~1_combout  & ( (\processador|FD|soma1inv|Add0~69_sumout  & (\processador|FD|BancoReg|saidaA[6]~2_combout  & \processador|FD|soma1inv|Add0~73_sumout )) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~69_sumout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[6]~2_combout ),
	.datad(!\processador|FD|soma1inv|Add0~73_sumout ),
	.datae(!\processador|FD|BancoReg|registrador~1386_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit7|soma|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit7|soma|Add1~2 .extended_lut = "off";
defparam \processador|FD|ULA_bit7|soma|Add1~2 .lut_mask = 64'h00050445555F5DDF;
defparam \processador|FD|ULA_bit7|soma|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N21
cyclonev_lcell_comb \processador|FD|ULA_bit7|soma|Add1~3 (
// Equation(s):
// \processador|FD|ULA_bit7|soma|Add1~3_combout  = ( \processador|FD|BancoReg|saidaA[7]~1_combout  & ( ((!\processador|FD|BancoReg|saidaA[6]~2_combout  & (\processador|FD|soma1inv|Add0~77_sumout  & \processador|FD|soma1inv|Add0~73_sumout )) # 
// (\processador|FD|BancoReg|saidaA[6]~2_combout  & ((\processador|FD|soma1inv|Add0~73_sumout ) # (\processador|FD|soma1inv|Add0~77_sumout )))) # (\processador|FD|soma1inv|Add0~69_sumout ) ) ) # ( !\processador|FD|BancoReg|saidaA[7]~1_combout  & ( 
// (\processador|FD|soma1inv|Add0~69_sumout  & ((!\processador|FD|BancoReg|saidaA[6]~2_combout  & (\processador|FD|soma1inv|Add0~77_sumout  & \processador|FD|soma1inv|Add0~73_sumout )) # (\processador|FD|BancoReg|saidaA[6]~2_combout  & 
// ((\processador|FD|soma1inv|Add0~73_sumout ) # (\processador|FD|soma1inv|Add0~77_sumout ))))) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[6]~2_combout ),
	.datab(!\processador|FD|soma1inv|Add0~77_sumout ),
	.datac(!\processador|FD|soma1inv|Add0~73_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~69_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit7|soma|Add1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit7|soma|Add1~3 .extended_lut = "off";
defparam \processador|FD|ULA_bit7|soma|Add1~3 .lut_mask = 64'h0017001717FF17FF;
defparam \processador|FD|ULA_bit7|soma|Add1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N6
cyclonev_lcell_comb \processador|FD|ULA_bit7|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit7|soma|Add1~0_combout  = ( \processador|FD|ULA_bit7|soma|Add1~3_combout  & ( (\processador|FD|ULA_bit4|soma|Add1~1_combout ) # (\processador|FD|ULA_bit7|soma|Add1~2_combout ) ) ) # ( !\processador|FD|ULA_bit7|soma|Add1~3_combout  & 
// ( (\processador|FD|ULA_bit7|soma|Add1~2_combout  & \processador|FD|ULA_bit4|soma|Add1~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit7|soma|Add1~2_combout ),
	.datad(!\processador|FD|ULA_bit4|soma|Add1~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit7|soma|Add1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit7|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit7|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit7|soma|Add1~0 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \processador|FD|ULA_bit7|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N12
cyclonev_lcell_comb \processador|FD|ULA_bit10|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit10|soma|Add1~1_combout  = ( \processador|FD|soma1inv|Add0~65_sumout  & ( \processador|FD|ULA_bit7|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit10|soma|Add0~0_combout  & ((\processador|FD|soma1inv|Add0~61_sumout ) # 
// (\processador|FD|BancoReg|saidaA[9]~0_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~65_sumout  & ( \processador|FD|ULA_bit7|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit10|soma|Add0~0_combout  & ((!\processador|FD|BancoReg|saidaA[8]~5_combout  
// & (\processador|FD|BancoReg|saidaA[9]~0_combout  & \processador|FD|soma1inv|Add0~61_sumout )) # (\processador|FD|BancoReg|saidaA[8]~5_combout  & ((\processador|FD|soma1inv|Add0~61_sumout ) # (\processador|FD|BancoReg|saidaA[9]~0_combout ))))) ) ) ) # ( 
// \processador|FD|soma1inv|Add0~65_sumout  & ( !\processador|FD|ULA_bit7|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit10|soma|Add0~0_combout  & ((!\processador|FD|BancoReg|saidaA[8]~5_combout  & (\processador|FD|BancoReg|saidaA[9]~0_combout  & 
// \processador|FD|soma1inv|Add0~61_sumout )) # (\processador|FD|BancoReg|saidaA[8]~5_combout  & ((\processador|FD|soma1inv|Add0~61_sumout ) # (\processador|FD|BancoReg|saidaA[9]~0_combout ))))) ) ) ) # ( !\processador|FD|soma1inv|Add0~65_sumout  & ( 
// !\processador|FD|ULA_bit7|soma|Add1~0_combout  & ( (\processador|FD|BancoReg|saidaA[9]~0_combout  & (\processador|FD|ULA_bit10|soma|Add0~0_combout  & \processador|FD|soma1inv|Add0~61_sumout )) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[8]~5_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[9]~0_combout ),
	.datac(!\processador|FD|ULA_bit10|soma|Add0~0_combout ),
	.datad(!\processador|FD|soma1inv|Add0~61_sumout ),
	.datae(!\processador|FD|soma1inv|Add0~65_sumout ),
	.dataf(!\processador|FD|ULA_bit7|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit10|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit10|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit10|soma|Add1~1 .lut_mask = 64'h000301070107030F;
defparam \processador|FD|ULA_bit10|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N33
cyclonev_lcell_comb \processador|FD|ULA_bit12|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit12|soma|Add1~0_combout  = ( \processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit10|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[12]~50_combout  & ((!\processador|FD|soma1inv|Add0~49_sumout ) 
// # ((!\processador|FD|soma1inv|Add0~53_sumout  & !\processador|FD|BancoReg|saidaA[11]~46_combout )))) # (\processador|FD|BancoReg|saidaA[12]~50_combout  & (!\processador|FD|soma1inv|Add0~53_sumout  & (!\processador|FD|BancoReg|saidaA[11]~46_combout  & 
// !\processador|FD|soma1inv|Add0~49_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit10|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[12]~50_combout  & 
// ((!\processador|FD|soma1inv|Add0~49_sumout ) # ((!\processador|FD|soma1inv|Add0~53_sumout  & !\processador|FD|BancoReg|saidaA[11]~46_combout )))) # (\processador|FD|BancoReg|saidaA[12]~50_combout  & (!\processador|FD|soma1inv|Add0~53_sumout  & 
// (!\processador|FD|BancoReg|saidaA[11]~46_combout  & !\processador|FD|soma1inv|Add0~49_sumout ))) ) ) ) # ( \processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit10|soma|Add1~1_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[12]~50_combout  & ((!\processador|FD|soma1inv|Add0~49_sumout ) # ((!\processador|FD|soma1inv|Add0~53_sumout  & !\processador|FD|BancoReg|saidaA[11]~46_combout )))) # (\processador|FD|BancoReg|saidaA[12]~50_combout  & 
// (!\processador|FD|soma1inv|Add0~53_sumout  & (!\processador|FD|BancoReg|saidaA[11]~46_combout  & !\processador|FD|soma1inv|Add0~49_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit10|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[12]~50_combout  & ((!\processador|FD|soma1inv|Add0~53_sumout ) # ((!\processador|FD|BancoReg|saidaA[11]~46_combout ) # (!\processador|FD|soma1inv|Add0~49_sumout )))) # 
// (\processador|FD|BancoReg|saidaA[12]~50_combout  & (!\processador|FD|soma1inv|Add0~49_sumout  & ((!\processador|FD|soma1inv|Add0~53_sumout ) # (!\processador|FD|BancoReg|saidaA[11]~46_combout )))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~53_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[11]~46_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[12]~50_combout ),
	.datad(!\processador|FD|soma1inv|Add0~49_sumout ),
	.datae(!\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit10|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit12|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit12|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit12|soma|Add1~0 .lut_mask = 64'hFEE0F880F880F880;
defparam \processador|FD|ULA_bit12|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N24
cyclonev_lcell_comb \processador|FD|ULA_bit15|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit15|soma|Add1~1_combout  = ( \processador|FD|ULA_bit15|soma|Add0~0_combout  & ( \processador|FD|ULA_bit12|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[14]~58_combout  & (\processador|FD|soma1inv|Add0~45_sumout  & 
// (\processador|FD|BancoReg|saidaA[13]~54_combout  & \processador|FD|soma1inv|Add0~41_sumout ))) # (\processador|FD|BancoReg|saidaA[14]~58_combout  & (((\processador|FD|soma1inv|Add0~45_sumout  & \processador|FD|BancoReg|saidaA[13]~54_combout )) # 
// (\processador|FD|soma1inv|Add0~41_sumout ))) ) ) ) # ( \processador|FD|ULA_bit15|soma|Add0~0_combout  & ( !\processador|FD|ULA_bit12|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[14]~58_combout  & (\processador|FD|soma1inv|Add0~41_sumout  & 
// ((\processador|FD|BancoReg|saidaA[13]~54_combout ) # (\processador|FD|soma1inv|Add0~45_sumout )))) # (\processador|FD|BancoReg|saidaA[14]~58_combout  & (((\processador|FD|soma1inv|Add0~41_sumout ) # (\processador|FD|BancoReg|saidaA[13]~54_combout )) # 
// (\processador|FD|soma1inv|Add0~45_sumout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[14]~58_combout ),
	.datab(!\processador|FD|soma1inv|Add0~45_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[13]~54_combout ),
	.datad(!\processador|FD|soma1inv|Add0~41_sumout ),
	.datae(!\processador|FD|ULA_bit15|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit12|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit15|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit15|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit15|soma|Add1~1 .lut_mask = 64'h0000157F00000157;
defparam \processador|FD|ULA_bit15|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N30
cyclonev_lcell_comb \processador|FD|ULA_bit17|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit17|soma|Add1~0_combout  = ( \processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit15|soma|Add1~1_combout  & ( (!\processador|FD|soma1inv|Add0~29_sumout  & ((!\processador|FD|BancoReg|saidaA[17]~70_combout ) 
// # ((!\processador|FD|BancoReg|saidaA[16]~66_combout  & !\processador|FD|soma1inv|Add0~33_sumout )))) # (\processador|FD|soma1inv|Add0~29_sumout  & (!\processador|FD|BancoReg|saidaA[16]~66_combout  & (!\processador|FD|soma1inv|Add0~33_sumout  & 
// !\processador|FD|BancoReg|saidaA[17]~70_combout ))) ) ) ) # ( !\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit15|soma|Add1~1_combout  & ( (!\processador|FD|soma1inv|Add0~29_sumout  & 
// ((!\processador|FD|BancoReg|saidaA[17]~70_combout ) # ((!\processador|FD|BancoReg|saidaA[16]~66_combout  & !\processador|FD|soma1inv|Add0~33_sumout )))) # (\processador|FD|soma1inv|Add0~29_sumout  & (!\processador|FD|BancoReg|saidaA[16]~66_combout  & 
// (!\processador|FD|soma1inv|Add0~33_sumout  & !\processador|FD|BancoReg|saidaA[17]~70_combout ))) ) ) ) # ( \processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit15|soma|Add1~1_combout  & ( 
// (!\processador|FD|soma1inv|Add0~29_sumout  & ((!\processador|FD|BancoReg|saidaA[17]~70_combout ) # ((!\processador|FD|BancoReg|saidaA[16]~66_combout  & !\processador|FD|soma1inv|Add0~33_sumout )))) # (\processador|FD|soma1inv|Add0~29_sumout  & 
// (!\processador|FD|BancoReg|saidaA[16]~66_combout  & (!\processador|FD|soma1inv|Add0~33_sumout  & !\processador|FD|BancoReg|saidaA[17]~70_combout ))) ) ) ) # ( !\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit15|soma|Add1~1_combout  & ( (!\processador|FD|soma1inv|Add0~29_sumout  & ((!\processador|FD|BancoReg|saidaA[16]~66_combout ) # ((!\processador|FD|soma1inv|Add0~33_sumout ) # (!\processador|FD|BancoReg|saidaA[17]~70_combout )))) # 
// (\processador|FD|soma1inv|Add0~29_sumout  & (!\processador|FD|BancoReg|saidaA[17]~70_combout  & ((!\processador|FD|BancoReg|saidaA[16]~66_combout ) # (!\processador|FD|soma1inv|Add0~33_sumout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[16]~66_combout ),
	.datab(!\processador|FD|soma1inv|Add0~33_sumout ),
	.datac(!\processador|FD|soma1inv|Add0~29_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[17]~70_combout ),
	.datae(!\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit15|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit17|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit17|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit17|soma|Add1~0 .lut_mask = 64'hFEE0F880F880F880;
defparam \processador|FD|ULA_bit17|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N0
cyclonev_lcell_comb \processador|FD|ULA_bit20|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit20|soma|Add1~1_combout  = ( \processador|FD|soma1inv|Add0~25_sumout  & ( \processador|FD|ULA_bit17|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit20|soma|Add0~0_combout  & ((!\processador|FD|BancoReg|saidaA[19]~78_combout  & 
// (\processador|FD|BancoReg|saidaA[18]~74_combout  & \processador|FD|soma1inv|Add0~21_sumout )) # (\processador|FD|BancoReg|saidaA[19]~78_combout  & ((\processador|FD|soma1inv|Add0~21_sumout ) # (\processador|FD|BancoReg|saidaA[18]~74_combout ))))) ) ) ) # 
// ( !\processador|FD|soma1inv|Add0~25_sumout  & ( \processador|FD|ULA_bit17|soma|Add1~0_combout  & ( (\processador|FD|BancoReg|saidaA[19]~78_combout  & (\processador|FD|soma1inv|Add0~21_sumout  & \processador|FD|ULA_bit20|soma|Add0~0_combout )) ) ) ) # ( 
// \processador|FD|soma1inv|Add0~25_sumout  & ( !\processador|FD|ULA_bit17|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit20|soma|Add0~0_combout  & ((\processador|FD|soma1inv|Add0~21_sumout ) # (\processador|FD|BancoReg|saidaA[19]~78_combout ))) ) ) ) # ( 
// !\processador|FD|soma1inv|Add0~25_sumout  & ( !\processador|FD|ULA_bit17|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit20|soma|Add0~0_combout  & ((!\processador|FD|BancoReg|saidaA[19]~78_combout  & (\processador|FD|BancoReg|saidaA[18]~74_combout  & 
// \processador|FD|soma1inv|Add0~21_sumout )) # (\processador|FD|BancoReg|saidaA[19]~78_combout  & ((\processador|FD|soma1inv|Add0~21_sumout ) # (\processador|FD|BancoReg|saidaA[18]~74_combout ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[19]~78_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[18]~74_combout ),
	.datac(!\processador|FD|soma1inv|Add0~21_sumout ),
	.datad(!\processador|FD|ULA_bit20|soma|Add0~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~25_sumout ),
	.dataf(!\processador|FD|ULA_bit17|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit20|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit20|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit20|soma|Add1~1 .lut_mask = 64'h0017005F00050017;
defparam \processador|FD|ULA_bit20|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N48
cyclonev_lcell_comb \processador|FD|ULA_bit22|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit22|soma|Add1~0_combout  = ( \processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit20|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[22]~90_combout  & ((!\processador|FD|soma1inv|Add0~9_sumout ) 
// # ((!\processador|FD|BancoReg|saidaA[21]~86_combout  & !\processador|FD|soma1inv|Add0~13_sumout )))) # (\processador|FD|BancoReg|saidaA[22]~90_combout  & (!\processador|FD|BancoReg|saidaA[21]~86_combout  & (!\processador|FD|soma1inv|Add0~13_sumout  & 
// !\processador|FD|soma1inv|Add0~9_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit20|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[22]~90_combout  & 
// ((!\processador|FD|soma1inv|Add0~9_sumout ) # ((!\processador|FD|BancoReg|saidaA[21]~86_combout  & !\processador|FD|soma1inv|Add0~13_sumout )))) # (\processador|FD|BancoReg|saidaA[22]~90_combout  & (!\processador|FD|BancoReg|saidaA[21]~86_combout  & 
// (!\processador|FD|soma1inv|Add0~13_sumout  & !\processador|FD|soma1inv|Add0~9_sumout ))) ) ) ) # ( \processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit20|soma|Add1~1_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[22]~90_combout  & ((!\processador|FD|soma1inv|Add0~9_sumout ) # ((!\processador|FD|BancoReg|saidaA[21]~86_combout  & !\processador|FD|soma1inv|Add0~13_sumout )))) # (\processador|FD|BancoReg|saidaA[22]~90_combout  & 
// (!\processador|FD|BancoReg|saidaA[21]~86_combout  & (!\processador|FD|soma1inv|Add0~13_sumout  & !\processador|FD|soma1inv|Add0~9_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit20|soma|Add1~1_combout 
//  & ( (!\processador|FD|BancoReg|saidaA[22]~90_combout  & ((!\processador|FD|BancoReg|saidaA[21]~86_combout ) # ((!\processador|FD|soma1inv|Add0~13_sumout ) # (!\processador|FD|soma1inv|Add0~9_sumout )))) # (\processador|FD|BancoReg|saidaA[22]~90_combout  
// & (!\processador|FD|soma1inv|Add0~9_sumout  & ((!\processador|FD|BancoReg|saidaA[21]~86_combout ) # (!\processador|FD|soma1inv|Add0~13_sumout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[21]~86_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[22]~90_combout ),
	.datac(!\processador|FD|soma1inv|Add0~13_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~9_sumout ),
	.datae(!\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit20|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit22|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit22|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit22|soma|Add1~0 .lut_mask = 64'hFEC8EC80EC80EC80;
defparam \processador|FD|ULA_bit22|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N36
cyclonev_lcell_comb \processador|FD|ULA_bit25|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit25|soma|Add1~0_combout  = ( \processador|FD|BancoReg|saidaA[23]~94_combout  & ( \processador|FD|ULA_bit22|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit25|soma|Add0~0_combout  & ((!\processador|FD|BancoReg|saidaA[24]~98_combout  
// & (\processador|FD|soma1inv|Add0~5_sumout  & \processador|FD|soma1inv|Add0~1_sumout )) # (\processador|FD|BancoReg|saidaA[24]~98_combout  & ((\processador|FD|soma1inv|Add0~1_sumout ) # (\processador|FD|soma1inv|Add0~5_sumout ))))) ) ) ) # ( 
// !\processador|FD|BancoReg|saidaA[23]~94_combout  & ( \processador|FD|ULA_bit22|soma|Add1~0_combout  & ( (\processador|FD|BancoReg|saidaA[24]~98_combout  & (\processador|FD|ULA_bit25|soma|Add0~0_combout  & \processador|FD|soma1inv|Add0~1_sumout )) ) ) ) # 
// ( \processador|FD|BancoReg|saidaA[23]~94_combout  & ( !\processador|FD|ULA_bit22|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit25|soma|Add0~0_combout  & ((\processador|FD|soma1inv|Add0~1_sumout ) # (\processador|FD|BancoReg|saidaA[24]~98_combout ))) ) 
// ) ) # ( !\processador|FD|BancoReg|saidaA[23]~94_combout  & ( !\processador|FD|ULA_bit22|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit25|soma|Add0~0_combout  & ((!\processador|FD|BancoReg|saidaA[24]~98_combout  & (\processador|FD|soma1inv|Add0~5_sumout 
//  & \processador|FD|soma1inv|Add0~1_sumout )) # (\processador|FD|BancoReg|saidaA[24]~98_combout  & ((\processador|FD|soma1inv|Add0~1_sumout ) # (\processador|FD|soma1inv|Add0~5_sumout ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[24]~98_combout ),
	.datab(!\processador|FD|soma1inv|Add0~5_sumout ),
	.datac(!\processador|FD|ULA_bit25|soma|Add0~0_combout ),
	.datad(!\processador|FD|soma1inv|Add0~1_sumout ),
	.datae(!\processador|FD|BancoReg|saidaA[23]~94_combout ),
	.dataf(!\processador|FD|ULA_bit22|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit25|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit25|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit25|soma|Add1~0 .lut_mask = 64'h0107050F00050107;
defparam \processador|FD|ULA_bit25|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N57
cyclonev_lcell_comb \processador|FD|ULA_bit25|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout  = (\processador|FD|BancoReg|saidaA[25]~6_combout  & \processador|FD|soma1inv|Add0~125_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[25]~6_combout ),
	.datad(!\processador|FD|soma1inv|Add0~125_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit25|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit25|Muxao|saida_MUX~0 .lut_mask = 64'h000F000F000F000F;
defparam \processador|FD|ULA_bit25|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N42
cyclonev_lcell_comb \processador|FD|ULA_bit27|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit27|soma|Add1~0_combout  = ( \processador|FD|ULA_bit25|soma|Add1~0_combout  & ( \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|soma1inv|Add0~117_sumout  & ((!\processador|FD|BancoReg|saidaA[27]~14_combout 
// ) # ((!\processador|FD|BancoReg|saidaA[26]~10_combout  & !\processador|FD|soma1inv|Add0~121_sumout )))) # (\processador|FD|soma1inv|Add0~117_sumout  & (!\processador|FD|BancoReg|saidaA[26]~10_combout  & (!\processador|FD|soma1inv|Add0~121_sumout  & 
// !\processador|FD|BancoReg|saidaA[27]~14_combout ))) ) ) ) # ( !\processador|FD|ULA_bit25|soma|Add1~0_combout  & ( \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|soma1inv|Add0~117_sumout  & 
// ((!\processador|FD|BancoReg|saidaA[27]~14_combout ) # ((!\processador|FD|BancoReg|saidaA[26]~10_combout  & !\processador|FD|soma1inv|Add0~121_sumout )))) # (\processador|FD|soma1inv|Add0~117_sumout  & (!\processador|FD|BancoReg|saidaA[26]~10_combout  & 
// (!\processador|FD|soma1inv|Add0~121_sumout  & !\processador|FD|BancoReg|saidaA[27]~14_combout ))) ) ) ) # ( \processador|FD|ULA_bit25|soma|Add1~0_combout  & ( !\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout  & ( 
// (!\processador|FD|soma1inv|Add0~117_sumout  & ((!\processador|FD|BancoReg|saidaA[27]~14_combout ) # ((!\processador|FD|BancoReg|saidaA[26]~10_combout  & !\processador|FD|soma1inv|Add0~121_sumout )))) # (\processador|FD|soma1inv|Add0~117_sumout  & 
// (!\processador|FD|BancoReg|saidaA[26]~10_combout  & (!\processador|FD|soma1inv|Add0~121_sumout  & !\processador|FD|BancoReg|saidaA[27]~14_combout ))) ) ) ) # ( !\processador|FD|ULA_bit25|soma|Add1~0_combout  & ( 
// !\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|soma1inv|Add0~117_sumout  & ((!\processador|FD|BancoReg|saidaA[26]~10_combout ) # ((!\processador|FD|soma1inv|Add0~121_sumout ) # (!\processador|FD|BancoReg|saidaA[27]~14_combout 
// )))) # (\processador|FD|soma1inv|Add0~117_sumout  & (!\processador|FD|BancoReg|saidaA[27]~14_combout  & ((!\processador|FD|BancoReg|saidaA[26]~10_combout ) # (!\processador|FD|soma1inv|Add0~121_sumout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[26]~10_combout ),
	.datab(!\processador|FD|soma1inv|Add0~121_sumout ),
	.datac(!\processador|FD|soma1inv|Add0~117_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[27]~14_combout ),
	.datae(!\processador|FD|ULA_bit25|soma|Add1~0_combout ),
	.dataf(!\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit27|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit27|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit27|soma|Add1~0 .lut_mask = 64'hFEE0F880F880F880;
defparam \processador|FD|ULA_bit27|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N54
cyclonev_lcell_comb \processador|FD|ULA_bit30|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit30|soma|Add1~0_combout  = ( \processador|FD|soma1inv|Add0~109_sumout  & ( \processador|FD|ULA_bit27|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit30|soma|Add0~0_combout  & (((\processador|FD|soma1inv|Add0~113_sumout  & 
// \processador|FD|BancoReg|saidaA[28]~18_combout )) # (\processador|FD|BancoReg|saidaA[29]~22_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~109_sumout  & ( \processador|FD|ULA_bit27|soma|Add1~0_combout  & ( 
// (\processador|FD|BancoReg|saidaA[29]~22_combout  & (\processador|FD|soma1inv|Add0~113_sumout  & (\processador|FD|ULA_bit30|soma|Add0~0_combout  & \processador|FD|BancoReg|saidaA[28]~18_combout ))) ) ) ) # ( \processador|FD|soma1inv|Add0~109_sumout  & ( 
// !\processador|FD|ULA_bit27|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit30|soma|Add0~0_combout  & (((\processador|FD|BancoReg|saidaA[28]~18_combout ) # (\processador|FD|soma1inv|Add0~113_sumout )) # (\processador|FD|BancoReg|saidaA[29]~22_combout ))) 
// ) ) ) # ( !\processador|FD|soma1inv|Add0~109_sumout  & ( !\processador|FD|ULA_bit27|soma|Add1~0_combout  & ( (\processador|FD|BancoReg|saidaA[29]~22_combout  & (\processador|FD|ULA_bit30|soma|Add0~0_combout  & 
// ((\processador|FD|BancoReg|saidaA[28]~18_combout ) # (\processador|FD|soma1inv|Add0~113_sumout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[29]~22_combout ),
	.datab(!\processador|FD|soma1inv|Add0~113_sumout ),
	.datac(!\processador|FD|ULA_bit30|soma|Add0~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[28]~18_combout ),
	.datae(!\processador|FD|soma1inv|Add0~109_sumout ),
	.dataf(!\processador|FD|ULA_bit27|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit30|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit30|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit30|soma|Add1~0 .lut_mask = 64'h0105070F00010507;
defparam \processador|FD|ULA_bit30|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N30
cyclonev_lcell_comb \processador|FD|ULA_bit31|Muxao|saida_MUX~2 (
// Equation(s):
// \processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout  = ( \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit30|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ((!\processador|FD|BancoReg|saidaA[31]~30_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & !\processador|FD|soma1inv|Add0~101_sumout )) # (\processador|FD|BancoReg|saidaA[31]~30_combout  & ((\processador|FD|soma1inv|Add0~101_sumout ))))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (((\processador|FD|soma1inv|Add0~101_sumout ) # (\processador|FD|BancoReg|saidaA[31]~30_combout ))))) ) ) ) # ( 
// !\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit30|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|BancoReg|saidaA[31]~30_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & !\processador|FD|soma1inv|Add0~101_sumout )) # (\processador|FD|BancoReg|saidaA[31]~30_combout  & ((\processador|FD|soma1inv|Add0~101_sumout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (((\processador|FD|soma1inv|Add0~101_sumout ) # (\processador|FD|BancoReg|saidaA[31]~30_combout ))))) ) ) ) # ( \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit30|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|BancoReg|saidaA[31]~30_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & !\processador|FD|soma1inv|Add0~101_sumout )) # 
// (\processador|FD|BancoReg|saidaA[31]~30_combout  & ((\processador|FD|soma1inv|Add0~101_sumout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (((\processador|FD|soma1inv|Add0~101_sumout ) # 
// (\processador|FD|BancoReg|saidaA[31]~30_combout ))))) ) ) ) # ( !\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit30|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[31]~30_combout  & 
// (\processador|FD|soma1inv|Add0~101_sumout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|BancoReg|saidaA[31]~30_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|soma1inv|Add0~101_sumout ))) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & ((\processador|FD|soma1inv|Add0~101_sumout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[31]~30_combout ),
	.datad(!\processador|FD|soma1inv|Add0~101_sumout ),
	.datae(!\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit30|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit31|Muxao|saida_MUX~2 .extended_lut = "off";
defparam \processador|FD|ULA_bit31|Muxao|saida_MUX~2 .lut_mask = 64'h0997A11DA11DA11D;
defparam \processador|FD|ULA_bit31|Muxao|saida_MUX~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N9
cyclonev_lcell_comb \processador|FD|ULA_bit29|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout  = ( \processador|FD|BancoReg|saidaA[29]~22_combout  & ( \processador|FD|soma1inv|Add0~109_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|soma1inv|Add0~109_sumout ),
	.datae(!\processador|FD|BancoReg|saidaA[29]~22_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit29|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit29|Muxao|saida_MUX~1 .lut_mask = 64'h000000FF000000FF;
defparam \processador|FD|ULA_bit29|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N27
cyclonev_lcell_comb \processador|FD|ULA_bit29|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit29|soma|Add0~0_combout  = ( !\processador|FD|BancoReg|saidaA[29]~22_combout  & ( \processador|FD|soma1inv|Add0~109_sumout  ) ) # ( \processador|FD|BancoReg|saidaA[29]~22_combout  & ( !\processador|FD|soma1inv|Add0~109_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|saidaA[29]~22_combout ),
	.dataf(!\processador|FD|soma1inv|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit29|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit29|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit29|soma|Add0~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \processador|FD|ULA_bit29|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N48
cyclonev_lcell_comb \processador|FD|ULA_bit24|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout  = ( \processador|FD|BancoReg|saidaA[24]~98_combout  & ( \processador|FD|soma1inv|Add0~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|saidaA[24]~98_combout ),
	.dataf(!\processador|FD|soma1inv|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit24|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit24|Muxao|saida_MUX~1 .lut_mask = 64'h000000000000FFFF;
defparam \processador|FD|ULA_bit24|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N9
cyclonev_lcell_comb \processador|FD|ULA_bit24|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit24|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~1_sumout  & ( !\processador|FD|BancoReg|saidaA[24]~98_combout  ) ) # ( !\processador|FD|soma1inv|Add0~1_sumout  & ( \processador|FD|BancoReg|saidaA[24]~98_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[24]~98_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit24|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit24|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit24|soma|Add0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \processador|FD|ULA_bit24|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N21
cyclonev_lcell_comb \processador|FD|ULA_bit19|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~21_sumout  & ( \processador|FD|BancoReg|saidaA[19]~78_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[19]~78_combout ),
	.datad(gnd),
	.datae(!\processador|FD|soma1inv|Add0~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit19|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit19|Muxao|saida_MUX~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \processador|FD|ULA_bit19|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N6
cyclonev_lcell_comb \processador|FD|ULA_bit19|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit19|soma|Add0~0_combout  = ( \processador|FD|BancoReg|saidaA[19]~78_combout  & ( !\processador|FD|soma1inv|Add0~21_sumout  ) ) # ( !\processador|FD|BancoReg|saidaA[19]~78_combout  & ( \processador|FD|soma1inv|Add0~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|soma1inv|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[19]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit19|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit19|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit19|soma|Add0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \processador|FD|ULA_bit19|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N51
cyclonev_lcell_comb \processador|FD|ULA_bit14|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[14]~58_combout  & ( \processador|FD|soma1inv|Add0~41_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|saidaA[14]~58_combout ),
	.dataf(!\processador|FD|soma1inv|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit14|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit14|Muxao|saida_MUX~0 .lut_mask = 64'h000000000000FFFF;
defparam \processador|FD|ULA_bit14|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N21
cyclonev_lcell_comb \processador|FD|ULA_bit14|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit14|soma|Add0~0_combout  = ( \processador|FD|BancoReg|saidaA[14]~58_combout  & ( !\processador|FD|soma1inv|Add0~41_sumout  ) ) # ( !\processador|FD|BancoReg|saidaA[14]~58_combout  & ( \processador|FD|soma1inv|Add0~41_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|soma1inv|Add0~41_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit14|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit14|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit14|soma|Add0~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \processador|FD|ULA_bit14|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N18
cyclonev_lcell_comb \processador|FD|ULA_bit14|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit14|soma|Add1~0_combout  = ( \processador|FD|ULA_bit14|soma|Add0~0_combout  & ( \processador|FD|ULA_bit11|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~45_sumout  & (\processador|FD|BancoReg|saidaA[12]~50_combout  & 
// (\processador|FD|BancoReg|saidaA[13]~54_combout  & \processador|FD|soma1inv|Add0~49_sumout ))) # (\processador|FD|soma1inv|Add0~45_sumout  & (((\processador|FD|BancoReg|saidaA[12]~50_combout  & \processador|FD|soma1inv|Add0~49_sumout )) # 
// (\processador|FD|BancoReg|saidaA[13]~54_combout ))) ) ) ) # ( \processador|FD|ULA_bit14|soma|Add0~0_combout  & ( !\processador|FD|ULA_bit11|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~45_sumout  & 
// (\processador|FD|BancoReg|saidaA[13]~54_combout  & ((\processador|FD|soma1inv|Add0~49_sumout ) # (\processador|FD|BancoReg|saidaA[12]~50_combout )))) # (\processador|FD|soma1inv|Add0~45_sumout  & (((\processador|FD|soma1inv|Add0~49_sumout ) # 
// (\processador|FD|BancoReg|saidaA[13]~54_combout )) # (\processador|FD|BancoReg|saidaA[12]~50_combout ))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~45_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[12]~50_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[13]~54_combout ),
	.datad(!\processador|FD|soma1inv|Add0~49_sumout ),
	.datae(!\processador|FD|ULA_bit14|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit11|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit14|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit14|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit14|soma|Add1~0 .lut_mask = 64'h0000175F00000517;
defparam \processador|FD|ULA_bit14|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N6
cyclonev_lcell_comb \processador|FD|ULA_bit16|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit16|soma|Add1~0_combout  = ( \processador|FD|BancoReg|saidaA[16]~66_combout  & ( \processador|FD|ULA_bit14|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~37_sumout  & (!\processador|FD|BancoReg|saidaA[15]~62_combout  & 
// !\processador|FD|soma1inv|Add0~33_sumout )) ) ) ) # ( !\processador|FD|BancoReg|saidaA[16]~66_combout  & ( \processador|FD|ULA_bit14|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~33_sumout ) # ((!\processador|FD|soma1inv|Add0~37_sumout  & 
// !\processador|FD|BancoReg|saidaA[15]~62_combout )) ) ) ) # ( \processador|FD|BancoReg|saidaA[16]~66_combout  & ( !\processador|FD|ULA_bit14|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~33_sumout  & ((!\processador|FD|soma1inv|Add0~37_sumout  & 
// ((!\processador|FD|BancoReg|saidaA[15]~62_combout ) # (!\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout ))) # (\processador|FD|soma1inv|Add0~37_sumout  & (!\processador|FD|BancoReg|saidaA[15]~62_combout  & 
// !\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout )))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[16]~66_combout  & ( !\processador|FD|ULA_bit14|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~33_sumout ) # 
// ((!\processador|FD|soma1inv|Add0~37_sumout  & ((!\processador|FD|BancoReg|saidaA[15]~62_combout ) # (!\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout ))) # (\processador|FD|soma1inv|Add0~37_sumout  & (!\processador|FD|BancoReg|saidaA[15]~62_combout  & 
// !\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout ))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~37_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[15]~62_combout ),
	.datac(!\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|soma1inv|Add0~33_sumout ),
	.datae(!\processador|FD|BancoReg|saidaA[16]~66_combout ),
	.dataf(!\processador|FD|ULA_bit14|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit16|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit16|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit16|soma|Add1~0 .lut_mask = 64'hFFE8E800FF888800;
defparam \processador|FD|ULA_bit16|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N48
cyclonev_lcell_comb \processador|FD|ULA_bit19|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit19|soma|Add1~0_combout  = ( \processador|FD|ULA_bit19|soma|Add0~0_combout  & ( \processador|FD|ULA_bit16|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[18]~74_combout  & (\processador|FD|soma1inv|Add0~29_sumout  & 
// (\processador|FD|BancoReg|saidaA[17]~70_combout  & \processador|FD|soma1inv|Add0~25_sumout ))) # (\processador|FD|BancoReg|saidaA[18]~74_combout  & (((\processador|FD|soma1inv|Add0~29_sumout  & \processador|FD|BancoReg|saidaA[17]~70_combout )) # 
// (\processador|FD|soma1inv|Add0~25_sumout ))) ) ) ) # ( \processador|FD|ULA_bit19|soma|Add0~0_combout  & ( !\processador|FD|ULA_bit16|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[18]~74_combout  & (\processador|FD|soma1inv|Add0~25_sumout  & 
// ((\processador|FD|BancoReg|saidaA[17]~70_combout ) # (\processador|FD|soma1inv|Add0~29_sumout )))) # (\processador|FD|BancoReg|saidaA[18]~74_combout  & (((\processador|FD|soma1inv|Add0~25_sumout ) # (\processador|FD|BancoReg|saidaA[17]~70_combout )) # 
// (\processador|FD|soma1inv|Add0~29_sumout ))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~29_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[17]~70_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[18]~74_combout ),
	.datad(!\processador|FD|soma1inv|Add0~25_sumout ),
	.datae(!\processador|FD|ULA_bit19|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit16|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit19|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit19|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit19|soma|Add1~0 .lut_mask = 64'h0000077F0000011F;
defparam \processador|FD|ULA_bit19|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N18
cyclonev_lcell_comb \processador|FD|ULA_bit21|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit21|soma|Add1~0_combout  = ( \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit19|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~13_sumout  & ((!\processador|FD|BancoReg|saidaA[21]~86_combout ) 
// # ((!\processador|FD|soma1inv|Add0~17_sumout  & !\processador|FD|BancoReg|saidaA[20]~82_combout )))) # (\processador|FD|soma1inv|Add0~13_sumout  & (!\processador|FD|soma1inv|Add0~17_sumout  & (!\processador|FD|BancoReg|saidaA[21]~86_combout  & 
// !\processador|FD|BancoReg|saidaA[20]~82_combout ))) ) ) ) # ( !\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit19|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~13_sumout  & 
// ((!\processador|FD|BancoReg|saidaA[21]~86_combout ) # ((!\processador|FD|soma1inv|Add0~17_sumout  & !\processador|FD|BancoReg|saidaA[20]~82_combout )))) # (\processador|FD|soma1inv|Add0~13_sumout  & (!\processador|FD|soma1inv|Add0~17_sumout  & 
// (!\processador|FD|BancoReg|saidaA[21]~86_combout  & !\processador|FD|BancoReg|saidaA[20]~82_combout ))) ) ) ) # ( \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit19|soma|Add1~0_combout  & ( 
// (!\processador|FD|soma1inv|Add0~13_sumout  & ((!\processador|FD|BancoReg|saidaA[21]~86_combout ) # ((!\processador|FD|soma1inv|Add0~17_sumout  & !\processador|FD|BancoReg|saidaA[20]~82_combout )))) # (\processador|FD|soma1inv|Add0~13_sumout  & 
// (!\processador|FD|soma1inv|Add0~17_sumout  & (!\processador|FD|BancoReg|saidaA[21]~86_combout  & !\processador|FD|BancoReg|saidaA[20]~82_combout ))) ) ) ) # ( !\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit19|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~13_sumout  & ((!\processador|FD|soma1inv|Add0~17_sumout ) # ((!\processador|FD|BancoReg|saidaA[21]~86_combout ) # (!\processador|FD|BancoReg|saidaA[20]~82_combout )))) # 
// (\processador|FD|soma1inv|Add0~13_sumout  & (!\processador|FD|BancoReg|saidaA[21]~86_combout  & ((!\processador|FD|soma1inv|Add0~17_sumout ) # (!\processador|FD|BancoReg|saidaA[20]~82_combout )))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~13_sumout ),
	.datab(!\processador|FD|soma1inv|Add0~17_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[21]~86_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[20]~82_combout ),
	.datae(!\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit19|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit21|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit21|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit21|soma|Add1~0 .lut_mask = 64'hFAE8E8A0E8A0E8A0;
defparam \processador|FD|ULA_bit21|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N42
cyclonev_lcell_comb \processador|FD|ULA_bit24|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit24|soma|Add1~0_combout  = ( \processador|FD|ULA_bit24|soma|Add0~0_combout  & ( \processador|FD|ULA_bit21|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~5_sumout  & (\processador|FD|BancoReg|saidaA[22]~90_combout  & 
// (\processador|FD|soma1inv|Add0~9_sumout  & \processador|FD|BancoReg|saidaA[23]~94_combout ))) # (\processador|FD|soma1inv|Add0~5_sumout  & (((\processador|FD|BancoReg|saidaA[22]~90_combout  & \processador|FD|soma1inv|Add0~9_sumout )) # 
// (\processador|FD|BancoReg|saidaA[23]~94_combout ))) ) ) ) # ( \processador|FD|ULA_bit24|soma|Add0~0_combout  & ( !\processador|FD|ULA_bit21|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~5_sumout  & 
// (\processador|FD|BancoReg|saidaA[23]~94_combout  & ((\processador|FD|soma1inv|Add0~9_sumout ) # (\processador|FD|BancoReg|saidaA[22]~90_combout )))) # (\processador|FD|soma1inv|Add0~5_sumout  & (((\processador|FD|BancoReg|saidaA[23]~94_combout ) # 
// (\processador|FD|soma1inv|Add0~9_sumout )) # (\processador|FD|BancoReg|saidaA[22]~90_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[22]~90_combout ),
	.datab(!\processador|FD|soma1inv|Add0~9_sumout ),
	.datac(!\processador|FD|soma1inv|Add0~5_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[23]~94_combout ),
	.datae(!\processador|FD|ULA_bit24|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit21|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit24|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit24|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit24|soma|Add1~0 .lut_mask = 64'h0000077F0000011F;
defparam \processador|FD|ULA_bit24|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N24
cyclonev_lcell_comb \processador|FD|ULA_bit26|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit26|soma|Add1~1_combout  = ( \processador|FD|soma1inv|Add0~121_sumout  & ( \processador|FD|ULA_bit24|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[26]~10_combout  & (!\processador|FD|BancoReg|saidaA[25]~6_combout  & 
// !\processador|FD|soma1inv|Add0~125_sumout )) ) ) ) # ( !\processador|FD|soma1inv|Add0~121_sumout  & ( \processador|FD|ULA_bit24|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[26]~10_combout ) # ((!\processador|FD|BancoReg|saidaA[25]~6_combout  
// & !\processador|FD|soma1inv|Add0~125_sumout )) ) ) ) # ( \processador|FD|soma1inv|Add0~121_sumout  & ( !\processador|FD|ULA_bit24|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[26]~10_combout  & ((!\processador|FD|BancoReg|saidaA[25]~6_combout 
//  & ((!\processador|FD|soma1inv|Add0~125_sumout ) # (!\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout ))) # (\processador|FD|BancoReg|saidaA[25]~6_combout  & (!\processador|FD|soma1inv|Add0~125_sumout  & 
// !\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout )))) ) ) ) # ( !\processador|FD|soma1inv|Add0~121_sumout  & ( !\processador|FD|ULA_bit24|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[26]~10_combout ) # 
// ((!\processador|FD|BancoReg|saidaA[25]~6_combout  & ((!\processador|FD|soma1inv|Add0~125_sumout ) # (!\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout ))) # (\processador|FD|BancoReg|saidaA[25]~6_combout  & (!\processador|FD|soma1inv|Add0~125_sumout  & 
// !\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[26]~10_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[25]~6_combout ),
	.datac(!\processador|FD|soma1inv|Add0~125_sumout ),
	.datad(!\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout ),
	.datae(!\processador|FD|soma1inv|Add0~121_sumout ),
	.dataf(!\processador|FD|ULA_bit24|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit26|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit26|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit26|soma|Add1~1 .lut_mask = 64'hFEEAA880EAEA8080;
defparam \processador|FD|ULA_bit26|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N48
cyclonev_lcell_comb \processador|FD|ULA_bit29|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit29|soma|Add1~0_combout  = ( \processador|FD|ULA_bit29|soma|Add0~0_combout  & ( \processador|FD|ULA_bit26|soma|Add1~1_combout  & ( (!\processador|FD|soma1inv|Add0~113_sumout  & (\processador|FD|BancoReg|saidaA[27]~14_combout  & 
// (\processador|FD|BancoReg|saidaA[28]~18_combout  & \processador|FD|soma1inv|Add0~117_sumout ))) # (\processador|FD|soma1inv|Add0~113_sumout  & (((\processador|FD|BancoReg|saidaA[27]~14_combout  & \processador|FD|soma1inv|Add0~117_sumout )) # 
// (\processador|FD|BancoReg|saidaA[28]~18_combout ))) ) ) ) # ( \processador|FD|ULA_bit29|soma|Add0~0_combout  & ( !\processador|FD|ULA_bit26|soma|Add1~1_combout  & ( (!\processador|FD|soma1inv|Add0~113_sumout  & 
// (\processador|FD|BancoReg|saidaA[28]~18_combout  & ((\processador|FD|soma1inv|Add0~117_sumout ) # (\processador|FD|BancoReg|saidaA[27]~14_combout )))) # (\processador|FD|soma1inv|Add0~113_sumout  & (((\processador|FD|soma1inv|Add0~117_sumout ) # 
// (\processador|FD|BancoReg|saidaA[28]~18_combout )) # (\processador|FD|BancoReg|saidaA[27]~14_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[27]~14_combout ),
	.datab(!\processador|FD|soma1inv|Add0~113_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[28]~18_combout ),
	.datad(!\processador|FD|soma1inv|Add0~117_sumout ),
	.datae(!\processador|FD|ULA_bit29|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit26|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit29|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit29|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit29|soma|Add1~0 .lut_mask = 64'h0000173F00000317;
defparam \processador|FD|ULA_bit29|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N6
cyclonev_lcell_comb \processador|FD|ULA_bit30|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout  & ( \processador|FD|ULA_bit29|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~105_sumout  & 
// ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & ((!\processador|FD|BancoReg|saidaA[30]~26_combout ))) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|BancoReg|saidaA[30]~26_combout )))) # 
// (\processador|FD|soma1inv|Add0~105_sumout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|BancoReg|saidaA[30]~26_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|UC|UC_ULA|ULActrl[1]~3_combout )))) ) ) ) # 
// ( !\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout  & ( \processador|FD|ULA_bit29|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~105_sumout  & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & 
// ((!\processador|FD|BancoReg|saidaA[30]~26_combout ))) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|BancoReg|saidaA[30]~26_combout )))) # (\processador|FD|soma1inv|Add0~105_sumout  & 
// ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|BancoReg|saidaA[30]~26_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|UC|UC_ULA|ULActrl[1]~3_combout )))) ) ) ) # ( 
// \processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout  & ( !\processador|FD|ULA_bit29|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~105_sumout  & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & ((!\processador|FD|BancoReg|saidaA[30]~26_combout 
// ))) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|BancoReg|saidaA[30]~26_combout )))) # (\processador|FD|soma1inv|Add0~105_sumout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ((\processador|FD|BancoReg|saidaA[30]~26_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|UC|UC_ULA|ULActrl[1]~3_combout )))) ) ) ) # ( !\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout  & ( 
// !\processador|FD|ULA_bit29|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~105_sumout  & (\processador|FD|BancoReg|saidaA[30]~26_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|UC|UC_ULA|ULActrl[1]~3_combout )))) # 
// (\processador|FD|soma1inv|Add0~105_sumout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (\processador|FD|BancoReg|saidaA[30]~26_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ((\processador|FD|BancoReg|saidaA[30]~26_combout ) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~105_sumout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[30]~26_combout ),
	.datae(!\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout ),
	.dataf(!\processador|FD|ULA_bit29|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit30|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit30|Muxao|saida_MUX~1 .lut_mask = 64'h4197A147A147A147;
defparam \processador|FD|ULA_bit30|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N42
cyclonev_lcell_comb \processador|FD|ULA_bit26|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout  = ( \processador|FD|BancoReg|saidaA[26]~10_combout  & ( \processador|FD|soma1inv|Add0~121_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|soma1inv|Add0~121_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[26]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit26|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit26|Muxao|saida_MUX~1 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|ULA_bit26|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N27
cyclonev_lcell_comb \processador|FD|ULA_bit26|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit26|soma|Add0~0_combout  = ( \processador|FD|BancoReg|saidaA[26]~10_combout  & ( !\processador|FD|soma1inv|Add0~121_sumout  ) ) # ( !\processador|FD|BancoReg|saidaA[26]~10_combout  & ( \processador|FD|soma1inv|Add0~121_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|soma1inv|Add0~121_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[26]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit26|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit26|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit26|soma|Add0~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \processador|FD|ULA_bit26|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N15
cyclonev_lcell_comb \processador|FD|ULA_bit21|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout  = (\processador|FD|BancoReg|saidaA[21]~86_combout  & \processador|FD|soma1inv|Add0~13_sumout )

	.dataa(!\processador|FD|BancoReg|saidaA[21]~86_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|soma1inv|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit21|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit21|Muxao|saida_MUX~0 .lut_mask = 64'h0055005500550055;
defparam \processador|FD|ULA_bit21|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N48
cyclonev_lcell_comb \processador|FD|ULA_bit21|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit21|soma|Add0~0_combout  = ( !\processador|FD|soma1inv|Add0~13_sumout  & ( \processador|FD|BancoReg|saidaA[21]~86_combout  ) ) # ( \processador|FD|soma1inv|Add0~13_sumout  & ( !\processador|FD|BancoReg|saidaA[21]~86_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|soma1inv|Add0~13_sumout ),
	.dataf(!\processador|FD|BancoReg|saidaA[21]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit21|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit21|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit21|soma|Add0~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \processador|FD|ULA_bit21|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N30
cyclonev_lcell_comb \processador|FD|ULA_bit21|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit21|soma|Add1~1_combout  = ( \processador|FD|soma1inv|Add0~21_sumout  & ( \processador|FD|ULA_bit18|soma|Add1~1_combout  & ( (\processador|FD|ULA_bit21|soma|Add0~0_combout  & ((!\processador|FD|BancoReg|saidaA[20]~82_combout  & 
// (\processador|FD|soma1inv|Add0~17_sumout  & \processador|FD|BancoReg|saidaA[19]~78_combout )) # (\processador|FD|BancoReg|saidaA[20]~82_combout  & ((\processador|FD|BancoReg|saidaA[19]~78_combout ) # (\processador|FD|soma1inv|Add0~17_sumout ))))) ) ) ) # 
// ( !\processador|FD|soma1inv|Add0~21_sumout  & ( \processador|FD|ULA_bit18|soma|Add1~1_combout  & ( (\processador|FD|BancoReg|saidaA[20]~82_combout  & (\processador|FD|soma1inv|Add0~17_sumout  & \processador|FD|ULA_bit21|soma|Add0~0_combout )) ) ) ) # ( 
// \processador|FD|soma1inv|Add0~21_sumout  & ( !\processador|FD|ULA_bit18|soma|Add1~1_combout  & ( (\processador|FD|ULA_bit21|soma|Add0~0_combout  & ((\processador|FD|soma1inv|Add0~17_sumout ) # (\processador|FD|BancoReg|saidaA[20]~82_combout ))) ) ) ) # ( 
// !\processador|FD|soma1inv|Add0~21_sumout  & ( !\processador|FD|ULA_bit18|soma|Add1~1_combout  & ( (\processador|FD|ULA_bit21|soma|Add0~0_combout  & ((!\processador|FD|BancoReg|saidaA[20]~82_combout  & (\processador|FD|soma1inv|Add0~17_sumout  & 
// \processador|FD|BancoReg|saidaA[19]~78_combout )) # (\processador|FD|BancoReg|saidaA[20]~82_combout  & ((\processador|FD|BancoReg|saidaA[19]~78_combout ) # (\processador|FD|soma1inv|Add0~17_sumout ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[20]~82_combout ),
	.datab(!\processador|FD|soma1inv|Add0~17_sumout ),
	.datac(!\processador|FD|ULA_bit21|soma|Add0~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[19]~78_combout ),
	.datae(!\processador|FD|soma1inv|Add0~21_sumout ),
	.dataf(!\processador|FD|ULA_bit18|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit21|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit21|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit21|soma|Add1~1 .lut_mask = 64'h0107070701010107;
defparam \processador|FD|ULA_bit21|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N39
cyclonev_lcell_comb \processador|FD|ULA_bit23|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit23|soma|Add1~1_combout  = ( \processador|FD|soma1inv|Add0~5_sumout  & ( \processador|FD|ULA_bit21|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[23]~94_combout  & (!\processador|FD|BancoReg|saidaA[22]~90_combout  & 
// !\processador|FD|soma1inv|Add0~9_sumout )) ) ) ) # ( !\processador|FD|soma1inv|Add0~5_sumout  & ( \processador|FD|ULA_bit21|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[23]~94_combout ) # ((!\processador|FD|BancoReg|saidaA[22]~90_combout  & 
// !\processador|FD|soma1inv|Add0~9_sumout )) ) ) ) # ( \processador|FD|soma1inv|Add0~5_sumout  & ( !\processador|FD|ULA_bit21|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[23]~94_combout  & ((!\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout 
//  & ((!\processador|FD|BancoReg|saidaA[22]~90_combout ) # (!\processador|FD|soma1inv|Add0~9_sumout ))) # (\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout  & (!\processador|FD|BancoReg|saidaA[22]~90_combout  & !\processador|FD|soma1inv|Add0~9_sumout 
// )))) ) ) ) # ( !\processador|FD|soma1inv|Add0~5_sumout  & ( !\processador|FD|ULA_bit21|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[23]~94_combout ) # ((!\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout  & 
// ((!\processador|FD|BancoReg|saidaA[22]~90_combout ) # (!\processador|FD|soma1inv|Add0~9_sumout ))) # (\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout  & (!\processador|FD|BancoReg|saidaA[22]~90_combout  & !\processador|FD|soma1inv|Add0~9_sumout ))) ) 
// ) )

	.dataa(!\processador|FD|BancoReg|saidaA[23]~94_combout ),
	.datab(!\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[22]~90_combout ),
	.datad(!\processador|FD|soma1inv|Add0~9_sumout ),
	.datae(!\processador|FD|soma1inv|Add0~5_sumout ),
	.dataf(!\processador|FD|ULA_bit21|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit23|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit23|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit23|soma|Add1~1 .lut_mask = 64'hFEEAA880FAAAA000;
defparam \processador|FD|ULA_bit23|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N27
cyclonev_lcell_comb \processador|FD|ULA_bit26|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit26|soma|Add1~0_combout  = ( \processador|FD|BancoReg|saidaA[25]~6_combout  & ( \processador|FD|ULA_bit23|soma|Add1~1_combout  & ( (\processador|FD|ULA_bit26|soma|Add0~0_combout  & (((\processador|FD|soma1inv|Add0~1_sumout  & 
// \processador|FD|BancoReg|saidaA[24]~98_combout )) # (\processador|FD|soma1inv|Add0~125_sumout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[25]~6_combout  & ( \processador|FD|ULA_bit23|soma|Add1~1_combout  & ( (\processador|FD|soma1inv|Add0~1_sumout  & 
// (\processador|FD|soma1inv|Add0~125_sumout  & (\processador|FD|BancoReg|saidaA[24]~98_combout  & \processador|FD|ULA_bit26|soma|Add0~0_combout ))) ) ) ) # ( \processador|FD|BancoReg|saidaA[25]~6_combout  & ( !\processador|FD|ULA_bit23|soma|Add1~1_combout  
// & ( (\processador|FD|ULA_bit26|soma|Add0~0_combout  & (((\processador|FD|BancoReg|saidaA[24]~98_combout ) # (\processador|FD|soma1inv|Add0~125_sumout )) # (\processador|FD|soma1inv|Add0~1_sumout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[25]~6_combout 
//  & ( !\processador|FD|ULA_bit23|soma|Add1~1_combout  & ( (\processador|FD|soma1inv|Add0~125_sumout  & (\processador|FD|ULA_bit26|soma|Add0~0_combout  & ((\processador|FD|BancoReg|saidaA[24]~98_combout ) # (\processador|FD|soma1inv|Add0~1_sumout )))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~1_sumout ),
	.datab(!\processador|FD|soma1inv|Add0~125_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[24]~98_combout ),
	.datad(!\processador|FD|ULA_bit26|soma|Add0~0_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[25]~6_combout ),
	.dataf(!\processador|FD|ULA_bit23|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit26|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit26|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit26|soma|Add1~0 .lut_mask = 64'h0013007F00010037;
defparam \processador|FD|ULA_bit26|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N51
cyclonev_lcell_comb \processador|FD|ULA_bit27|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout  & ( \processador|FD|ULA_bit26|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ((!\processador|FD|BancoReg|saidaA[27]~14_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & !\processador|FD|soma1inv|Add0~117_sumout )) # (\processador|FD|BancoReg|saidaA[27]~14_combout  & ((\processador|FD|soma1inv|Add0~117_sumout ))))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (((\processador|FD|soma1inv|Add0~117_sumout ) # (\processador|FD|BancoReg|saidaA[27]~14_combout ))))) ) ) ) # ( 
// !\processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout  & ( \processador|FD|ULA_bit26|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|BancoReg|saidaA[27]~14_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & !\processador|FD|soma1inv|Add0~117_sumout )) # (\processador|FD|BancoReg|saidaA[27]~14_combout  & ((\processador|FD|soma1inv|Add0~117_sumout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (((\processador|FD|soma1inv|Add0~117_sumout ) # (\processador|FD|BancoReg|saidaA[27]~14_combout ))))) ) ) ) # ( \processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout  & ( 
// !\processador|FD|ULA_bit26|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|BancoReg|saidaA[27]~14_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & !\processador|FD|soma1inv|Add0~117_sumout )) # 
// (\processador|FD|BancoReg|saidaA[27]~14_combout  & ((\processador|FD|soma1inv|Add0~117_sumout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (((\processador|FD|soma1inv|Add0~117_sumout ) # 
// (\processador|FD|BancoReg|saidaA[27]~14_combout ))))) ) ) ) # ( !\processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout  & ( !\processador|FD|ULA_bit26|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[27]~14_combout  & 
// (\processador|FD|soma1inv|Add0~117_sumout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|UC|UC_ULA|ULActrl[1]~3_combout )))) # (\processador|FD|BancoReg|saidaA[27]~14_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (\processador|FD|soma1inv|Add0~117_sumout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~117_sumout ) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[27]~14_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datad(!\processador|FD|soma1inv|Add0~117_sumout ),
	.datae(!\processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout ),
	.dataf(!\processador|FD|ULA_bit26|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit27|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit27|Muxao|saida_MUX~0 .lut_mask = 64'h2197C127C127C127;
defparam \processador|FD|ULA_bit27|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N54
cyclonev_lcell_comb \processador|FD|ULA_bit25|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout  = ( \processador|FD|BancoReg|saidaA[25]~6_combout  & ( \processador|FD|ULA_bit24|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|soma1inv|Add0~125_sumout )) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[25]~6_combout  & ( \processador|FD|ULA_bit24|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~125_sumout  
// & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout )) # (\processador|FD|soma1inv|Add0~125_sumout  & (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout )) ) ) ) # ( \processador|FD|BancoReg|saidaA[25]~6_combout  & ( 
// !\processador|FD|ULA_bit24|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|soma1inv|Add0~125_sumout  $ (((\processador|UC|UC_ULA|ULActrl[1]~3_combout ) # (\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout 
// ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (((\processador|FD|soma1inv|Add0~125_sumout  & !\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout )) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) ) ) ) # ( 
// !\processador|FD|BancoReg|saidaA[25]~6_combout  & ( !\processador|FD|ULA_bit24|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~125_sumout  & (\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) 
// # (\processador|FD|soma1inv|Add0~125_sumout  & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (!\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout  & !\processador|UC|UC_ULA|ULActrl[0]~1_combout )) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & 
// ((\processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~125_sumout ),
	.datab(!\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[25]~6_combout ),
	.dataf(!\processador|FD|ULA_bit24|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit25|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit25|Muxao|saida_MUX~1 .lut_mask = 64'h6025954FA0A5550F;
defparam \processador|FD|ULA_bit25|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N54
cyclonev_lcell_comb \processador|FD|ULA_bit22|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout  = ( \processador|FD|soma1inv|Add0~9_sumout  & ( \processador|FD|ULA_bit21|soma|Add1~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|BancoReg|saidaA[22]~90_combout ))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|UC|UC_ULA|ULActrl[1]~3_combout )) ) ) ) # ( !\processador|FD|soma1inv|Add0~9_sumout  & ( \processador|FD|ULA_bit21|soma|Add1~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & 
// (!\processador|FD|BancoReg|saidaA[22]~90_combout )) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (\processador|FD|BancoReg|saidaA[22]~90_combout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout )) ) ) ) # ( \processador|FD|soma1inv|Add0~9_sumout  & ( 
// !\processador|FD|ULA_bit21|soma|Add1~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|BancoReg|saidaA[22]~90_combout  $ (((\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout ) # 
// (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (((\processador|FD|BancoReg|saidaA[22]~90_combout  & !\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout )) # 
// (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~9_sumout  & ( !\processador|FD|ULA_bit21|soma|Add1~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & ((!\processador|FD|BancoReg|saidaA[22]~90_combout  
// & ((\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout ))) # (\processador|FD|BancoReg|saidaA[22]~90_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & !\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout )))) # 
// (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (\processador|FD|BancoReg|saidaA[22]~90_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[22]~90_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datad(!\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~9_sumout ),
	.dataf(!\processador|FD|ULA_bit21|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit22|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit22|Muxao|saida_MUX~1 .lut_mask = 64'h2189973589893535;
defparam \processador|FD|ULA_bit22|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N9
cyclonev_lcell_comb \processador|FD|ULA_bit23|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~5_sumout  & ( \processador|FD|BancoReg|saidaA[23]~94_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|saidaA[23]~94_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit23|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit23|Muxao|saida_MUX~0 .lut_mask = 64'h0000000033333333;
defparam \processador|FD|ULA_bit23|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N6
cyclonev_lcell_comb \processador|FD|ULA_bit23|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit23|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~5_sumout  & ( !\processador|FD|BancoReg|saidaA[23]~94_combout  ) ) # ( !\processador|FD|soma1inv|Add0~5_sumout  & ( \processador|FD|BancoReg|saidaA[23]~94_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|saidaA[23]~94_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit23|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit23|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit23|soma|Add0~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \processador|FD|ULA_bit23|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N39
cyclonev_lcell_comb \processador|FD|ULA_bit18|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~25_sumout  & ( \processador|FD|BancoReg|saidaA[18]~74_combout  ) )

	.dataa(!\processador|FD|BancoReg|saidaA[18]~74_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit18|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit18|Muxao|saida_MUX~0 .lut_mask = 64'h0000000055555555;
defparam \processador|FD|ULA_bit18|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N36
cyclonev_lcell_comb \processador|FD|ULA_bit18|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit18|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~25_sumout  & ( !\processador|FD|BancoReg|saidaA[18]~74_combout  ) ) # ( !\processador|FD|soma1inv|Add0~25_sumout  & ( \processador|FD|BancoReg|saidaA[18]~74_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[18]~74_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit18|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit18|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit18|soma|Add0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \processador|FD|ULA_bit18|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N42
cyclonev_lcell_comb \processador|FD|ULA_bit18|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit18|soma|Add1~0_combout  = ( \processador|FD|soma1inv|Add0~29_sumout  & ( \processador|FD|ULA_bit15|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit18|soma|Add0~0_combout  & (((\processador|FD|BancoReg|saidaA[16]~66_combout  & 
// \processador|FD|soma1inv|Add0~33_sumout )) # (\processador|FD|BancoReg|saidaA[17]~70_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~29_sumout  & ( \processador|FD|ULA_bit15|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit18|soma|Add0~0_combout  & 
// (\processador|FD|BancoReg|saidaA[17]~70_combout  & (\processador|FD|BancoReg|saidaA[16]~66_combout  & \processador|FD|soma1inv|Add0~33_sumout ))) ) ) ) # ( \processador|FD|soma1inv|Add0~29_sumout  & ( !\processador|FD|ULA_bit15|soma|Add1~0_combout  & ( 
// (\processador|FD|ULA_bit18|soma|Add0~0_combout  & (((\processador|FD|soma1inv|Add0~33_sumout ) # (\processador|FD|BancoReg|saidaA[16]~66_combout )) # (\processador|FD|BancoReg|saidaA[17]~70_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~29_sumout  & 
// ( !\processador|FD|ULA_bit15|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit18|soma|Add0~0_combout  & (\processador|FD|BancoReg|saidaA[17]~70_combout  & ((\processador|FD|soma1inv|Add0~33_sumout ) # (\processador|FD|BancoReg|saidaA[16]~66_combout )))) ) 
// ) )

	.dataa(!\processador|FD|ULA_bit18|soma|Add0~0_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[17]~70_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[16]~66_combout ),
	.datad(!\processador|FD|soma1inv|Add0~33_sumout ),
	.datae(!\processador|FD|soma1inv|Add0~29_sumout ),
	.dataf(!\processador|FD|ULA_bit15|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit18|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit18|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit18|soma|Add1~0 .lut_mask = 64'h0111155500011115;
defparam \processador|FD|ULA_bit18|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N0
cyclonev_lcell_comb \processador|FD|ULA_bit20|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit20|soma|Add1~0_combout  = ( \processador|FD|soma1inv|Add0~17_sumout  & ( \processador|FD|ULA_bit18|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~21_sumout  & (!\processador|FD|BancoReg|saidaA[19]~78_combout  & 
// !\processador|FD|BancoReg|saidaA[20]~82_combout )) ) ) ) # ( !\processador|FD|soma1inv|Add0~17_sumout  & ( \processador|FD|ULA_bit18|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[20]~82_combout ) # ((!\processador|FD|soma1inv|Add0~21_sumout  
// & !\processador|FD|BancoReg|saidaA[19]~78_combout )) ) ) ) # ( \processador|FD|soma1inv|Add0~17_sumout  & ( !\processador|FD|ULA_bit18|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[20]~82_combout  & ((!\processador|FD|soma1inv|Add0~21_sumout  
// & ((!\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout ) # (!\processador|FD|BancoReg|saidaA[19]~78_combout ))) # (\processador|FD|soma1inv|Add0~21_sumout  & (!\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout  & 
// !\processador|FD|BancoReg|saidaA[19]~78_combout )))) ) ) ) # ( !\processador|FD|soma1inv|Add0~17_sumout  & ( !\processador|FD|ULA_bit18|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[20]~82_combout ) # 
// ((!\processador|FD|soma1inv|Add0~21_sumout  & ((!\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout ) # (!\processador|FD|BancoReg|saidaA[19]~78_combout ))) # (\processador|FD|soma1inv|Add0~21_sumout  & 
// (!\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout  & !\processador|FD|BancoReg|saidaA[19]~78_combout ))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~21_sumout ),
	.datab(!\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[19]~78_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[20]~82_combout ),
	.datae(!\processador|FD|soma1inv|Add0~17_sumout ),
	.dataf(!\processador|FD|ULA_bit18|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit20|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit20|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit20|soma|Add1~0 .lut_mask = 64'hFFE8E800FFA0A000;
defparam \processador|FD|ULA_bit20|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N12
cyclonev_lcell_comb \processador|FD|ULA_bit23|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit23|soma|Add1~0_combout  = ( \processador|FD|BancoReg|saidaA[21]~86_combout  & ( \processador|FD|ULA_bit20|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit23|soma|Add0~0_combout  & ((!\processador|FD|BancoReg|saidaA[22]~90_combout  
// & (\processador|FD|soma1inv|Add0~9_sumout  & \processador|FD|soma1inv|Add0~13_sumout )) # (\processador|FD|BancoReg|saidaA[22]~90_combout  & ((\processador|FD|soma1inv|Add0~13_sumout ) # (\processador|FD|soma1inv|Add0~9_sumout ))))) ) ) ) # ( 
// !\processador|FD|BancoReg|saidaA[21]~86_combout  & ( \processador|FD|ULA_bit20|soma|Add1~0_combout  & ( (\processador|FD|BancoReg|saidaA[22]~90_combout  & (\processador|FD|ULA_bit23|soma|Add0~0_combout  & \processador|FD|soma1inv|Add0~9_sumout )) ) ) ) # 
// ( \processador|FD|BancoReg|saidaA[21]~86_combout  & ( !\processador|FD|ULA_bit20|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit23|soma|Add0~0_combout  & ((\processador|FD|soma1inv|Add0~9_sumout ) # (\processador|FD|BancoReg|saidaA[22]~90_combout ))) ) 
// ) ) # ( !\processador|FD|BancoReg|saidaA[21]~86_combout  & ( !\processador|FD|ULA_bit20|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit23|soma|Add0~0_combout  & ((!\processador|FD|BancoReg|saidaA[22]~90_combout  & (\processador|FD|soma1inv|Add0~9_sumout 
//  & \processador|FD|soma1inv|Add0~13_sumout )) # (\processador|FD|BancoReg|saidaA[22]~90_combout  & ((\processador|FD|soma1inv|Add0~13_sumout ) # (\processador|FD|soma1inv|Add0~9_sumout ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[22]~90_combout ),
	.datab(!\processador|FD|ULA_bit23|soma|Add0~0_combout ),
	.datac(!\processador|FD|soma1inv|Add0~9_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~13_sumout ),
	.datae(!\processador|FD|BancoReg|saidaA[21]~86_combout ),
	.dataf(!\processador|FD|ULA_bit20|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit23|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit23|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit23|soma|Add1~0 .lut_mask = 64'h0113131301010113;
defparam \processador|FD|ULA_bit23|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N30
cyclonev_lcell_comb \processador|FD|ULA_bit24|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~1_sumout  & ( \processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|BancoReg|saidaA[24]~98_combout )) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~1_sumout  & ( \processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[24]~98_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[1]~3_combout )) # (\processador|FD|BancoReg|saidaA[24]~98_combout  & (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout )) ) ) ) # ( \processador|FD|soma1inv|Add0~1_sumout  & ( 
// !\processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|BancoReg|saidaA[24]~98_combout  $ (((\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout ) # 
// (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (((\processador|FD|BancoReg|saidaA[24]~98_combout  & !\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout )) # 
// (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~1_sumout  & ( !\processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[24]~98_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  
// & ((\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout )))) # (\processador|FD|BancoReg|saidaA[24]~98_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// !\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout )) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[24]~98_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datad(!\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~1_sumout ),
	.dataf(!\processador|FD|ULA_bit23|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit24|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit24|Muxao|saida_MUX~0 .lut_mask = 64'h4189975389895353;
defparam \processador|FD|ULA_bit24|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N36
cyclonev_lcell_comb \processador|FD|ULA_bit17|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit16|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~29_sumout  & (\processador|FD|BancoReg|saidaA[17]~70_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|soma1inv|Add0~29_sumout  & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|BancoReg|saidaA[17]~70_combout ))) # 
// (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & ((\processador|FD|BancoReg|saidaA[17]~70_combout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) ) ) # ( !\processador|FD|ULA_bit16|soma|Add1~0_combout  & ( 
// (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|soma1inv|Add0~29_sumout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & !\processador|FD|BancoReg|saidaA[17]~70_combout )) # (\processador|FD|soma1inv|Add0~29_sumout  & 
// ((\processador|FD|BancoReg|saidaA[17]~70_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (((\processador|FD|BancoReg|saidaA[17]~70_combout ) # (\processador|FD|soma1inv|Add0~29_sumout ))))) 
// ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|soma1inv|Add0~29_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[17]~70_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit16|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit17|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit17|Muxao|saida_MUX~1 .lut_mask = 64'hA11DA11D09970997;
defparam \processador|FD|ULA_bit17|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N15
cyclonev_lcell_comb \processador|FD|ULA_bit20|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit19|soma|Add1~0_combout  & ( \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|BancoReg|saidaA[20]~82_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (!\processador|FD|soma1inv|Add0~17_sumout )) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (\processador|FD|soma1inv|Add0~17_sumout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # 
// (\processador|FD|BancoReg|saidaA[20]~82_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~17_sumout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|UC|UC_ULA|ULActrl[1]~3_combout )))) ) ) ) # 
// ( !\processador|FD|ULA_bit19|soma|Add1~0_combout  & ( \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|BancoReg|saidaA[20]~82_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (!\processador|FD|soma1inv|Add0~17_sumout 
// )) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (\processador|FD|soma1inv|Add0~17_sumout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|BancoReg|saidaA[20]~82_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ((\processador|FD|soma1inv|Add0~17_sumout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|UC|UC_ULA|ULActrl[1]~3_combout )))) ) ) ) # ( \processador|FD|ULA_bit19|soma|Add1~0_combout  & ( 
// !\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|BancoReg|saidaA[20]~82_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (!\processador|FD|soma1inv|Add0~17_sumout )) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & 
// (\processador|FD|soma1inv|Add0~17_sumout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|BancoReg|saidaA[20]~82_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~17_sumout ))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|UC|UC_ULA|ULActrl[1]~3_combout )))) ) ) ) # ( !\processador|FD|ULA_bit19|soma|Add1~0_combout  & ( !\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[20]~82_combout  & (\processador|FD|soma1inv|Add0~17_sumout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|BancoReg|saidaA[20]~82_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (!\processador|FD|soma1inv|Add0~17_sumout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout ) # 
// (\processador|FD|soma1inv|Add0~17_sumout ))))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[20]~82_combout ),
	.datac(!\processador|FD|soma1inv|Add0~17_sumout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datae(!\processador|FD|ULA_bit19|soma|Add1~0_combout ),
	.dataf(!\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit20|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit20|Muxao|saida_MUX~1 .lut_mask = 64'h2917839583958395;
defparam \processador|FD|ULA_bit20|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N18
cyclonev_lcell_comb \processador|FD|ULA_bit13|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit12|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[13]~54_combout  & (\processador|FD|soma1inv|Add0~45_sumout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|BancoReg|saidaA[13]~54_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|soma1inv|Add0~45_sumout ))) # 
// (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & ((\processador|FD|soma1inv|Add0~45_sumout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) ) ) # ( !\processador|FD|ULA_bit12|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ((!\processador|FD|BancoReg|saidaA[13]~54_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & !\processador|FD|soma1inv|Add0~45_sumout )) # (\processador|FD|BancoReg|saidaA[13]~54_combout  & ((\processador|FD|soma1inv|Add0~45_sumout ))))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (((\processador|FD|soma1inv|Add0~45_sumout ) # (\processador|FD|BancoReg|saidaA[13]~54_combout ))))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[13]~54_combout ),
	.datad(!\processador|FD|soma1inv|Add0~45_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit12|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit13|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit13|Muxao|saida_MUX~1 .lut_mask = 64'hA11DA11D09970997;
defparam \processador|FD|ULA_bit13|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N6
cyclonev_lcell_comb \processador|FD|ULA_bit8|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~65_sumout  & ( \processador|FD|ULA_bit7|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|BancoReg|saidaA[8]~5_combout )) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~65_sumout  & ( \processador|FD|ULA_bit7|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[8]~5_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) # (\processador|FD|BancoReg|saidaA[8]~5_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|UC|UC_ULA|ULActrl[1]~3_combout )) ) ) ) # ( \processador|FD|soma1inv|Add0~65_sumout  & ( 
// !\processador|FD|ULA_bit7|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[8]~5_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) # (\processador|FD|BancoReg|saidaA[8]~5_combout  & 
// ((\processador|UC|UC_ULA|ULActrl[1]~3_combout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~65_sumout  & ( !\processador|FD|ULA_bit7|soma|Add1~0_combout  & ( (\processador|FD|BancoReg|saidaA[8]~5_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|saidaA[8]~5_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datae(!\processador|FD|soma1inv|Add0~65_sumout ),
	.dataf(!\processador|FD|ULA_bit7|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit8|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit8|Muxao|saida_MUX~0 .lut_mask = 64'h3003C33FCC03303F;
defparam \processador|FD|ULA_bit8|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N57
cyclonev_lcell_comb \processador|FD|ULA_bit10|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit9|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[10]~34_combout  & (\processador|FD|soma1inv|Add0~57_sumout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ 
// (\processador|UC|UC_ULA|ULActrl[1]~3_combout )))) # (\processador|FD|BancoReg|saidaA[10]~34_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (\processador|FD|soma1inv|Add0~57_sumout ))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~57_sumout ) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))))) ) ) # ( !\processador|FD|ULA_bit9|soma|Add1~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ((!\processador|FD|BancoReg|saidaA[10]~34_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & !\processador|FD|soma1inv|Add0~57_sumout )) # (\processador|FD|BancoReg|saidaA[10]~34_combout  & ((\processador|FD|soma1inv|Add0~57_sumout ))))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (((\processador|FD|soma1inv|Add0~57_sumout ) # (\processador|FD|BancoReg|saidaA[10]~34_combout ))))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[10]~34_combout ),
	.datad(!\processador|FD|soma1inv|Add0~57_sumout ),
	.datae(!\processador|FD|ULA_bit9|soma|Add1~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit10|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit10|Muxao|saida_MUX~1 .lut_mask = 64'hC11B0997C11B0997;
defparam \processador|FD|ULA_bit10|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N48
cyclonev_lcell_comb \processador|FD|Equal0~0 (
// Equation(s):
// \processador|FD|Equal0~0_combout  = ( !\processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & (!\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout  & 
// !\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout )) ) )

	.dataa(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|Equal0~0 .extended_lut = "off";
defparam \processador|FD|Equal0~0 .lut_mask = 64'hA000A00000000000;
defparam \processador|FD|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N18
cyclonev_lcell_comb \processador|FD|Equal0~1 (
// Equation(s):
// \processador|FD|Equal0~1_combout  = ( \processador|FD|Equal0~0_combout  & ( !\processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout  & ( (!\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout  & !\processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout ),
	.datae(!\processador|FD|Equal0~0_combout ),
	.dataf(!\processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|Equal0~1 .extended_lut = "off";
defparam \processador|FD|Equal0~1 .lut_mask = 64'h0000F00000000000;
defparam \processador|FD|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N30
cyclonev_lcell_comb \processador|FD|Equal0~2 (
// Equation(s):
// \processador|FD|Equal0~2_combout  = ( \processador|FD|Equal0~1_combout  & ( (!\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout  & (!\processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout  & (!\processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout  & 
// !\processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout ))) ) )

	.dataa(!\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout ),
	.datab(!\processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout ),
	.datac(!\processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout ),
	.datad(!\processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|Equal0~2 .extended_lut = "off";
defparam \processador|FD|Equal0~2 .lut_mask = 64'h0000000080008000;
defparam \processador|FD|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N48
cyclonev_lcell_comb \processador|FD|Equal0~3 (
// Equation(s):
// \processador|FD|Equal0~3_combout  = ( \processador|FD|Equal0~2_combout  & ( (!\processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout  & (!\processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout  & (!\processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout  & 
// !\processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout ))) ) )

	.dataa(!\processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout ),
	.datab(!\processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout ),
	.datac(!\processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout ),
	.datad(!\processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|Equal0~3 .extended_lut = "off";
defparam \processador|FD|Equal0~3 .lut_mask = 64'h0000000080008000;
defparam \processador|FD|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N6
cyclonev_lcell_comb \processador|FD|Equal0~4 (
// Equation(s):
// \processador|FD|Equal0~4_combout  = ( !\processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout  & ( !\processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout  & ( (\processador|FD|Equal0~3_combout  & !\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|Equal0~3_combout ),
	.datad(!\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout ),
	.datae(!\processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout ),
	.dataf(!\processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|Equal0~4 .extended_lut = "off";
defparam \processador|FD|Equal0~4 .lut_mask = 64'h0F00000000000000;
defparam \processador|FD|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N39
cyclonev_lcell_comb \processador|FD|Equal0~5 (
// Equation(s):
// \processador|FD|Equal0~5_combout  = ( \processador|FD|Equal0~4_combout  & ( (!\processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout  & (!\processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout  & !\processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout )) ) )

	.dataa(!\processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout ),
	.datab(!\processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout ),
	.datac(gnd),
	.datad(!\processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|Equal0~5 .extended_lut = "off";
defparam \processador|FD|Equal0~5 .lut_mask = 64'h0000000088008800;
defparam \processador|FD|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N42
cyclonev_lcell_comb \processador|FD|Equal0~6 (
// Equation(s):
// \processador|FD|Equal0~6_combout  = ( \processador|FD|Equal0~5_combout  & ( (!\processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout  & (!\processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout  & (!\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout  & 
// !\processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout ))) ) )

	.dataa(!\processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout ),
	.datab(!\processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout ),
	.datac(!\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|Equal0~6 .extended_lut = "off";
defparam \processador|FD|Equal0~6 .lut_mask = 64'h0000000080008000;
defparam \processador|FD|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N6
cyclonev_lcell_comb \processador|FD|Equal0~7 (
// Equation(s):
// \processador|FD|Equal0~7_combout  = ( !\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout  & ( \processador|FD|Equal0~6_combout  & ( (!\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout  & (!\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout  & 
// (!\processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout  & !\processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout ))) ) ) )

	.dataa(!\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout ),
	.datab(!\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout ),
	.datac(!\processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout ),
	.datae(!\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|Equal0~7 .extended_lut = "off";
defparam \processador|FD|Equal0~7 .lut_mask = 64'h0000000080000000;
defparam \processador|FD|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|PC|DOUT[16]~1 (
// Equation(s):
// \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  = ( \processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout  & ( \processador|FD|Equal0~7_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~0_combout  & ((!\processador|UC|Equal0~1_combout ) # 
// (\processador|UC|palavraControle [14]))) ) ) ) # ( !\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout  & ( \processador|FD|Equal0~7_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~0_combout  & ((!\processador|UC|Equal0~1_combout  $ 
// (!\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout )) # (\processador|UC|palavraControle [14]))) ) ) ) # ( \processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout  & ( !\processador|FD|Equal0~7_combout  & ( 
// (!\processador|FD|fetchInstruction|PC|DOUT[16]~0_combout  & ((!\processador|UC|Equal0~1_combout ) # (\processador|UC|palavraControle [14]))) ) ) ) # ( !\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout  & ( !\processador|FD|Equal0~7_combout  & ( 
// (!\processador|FD|fetchInstruction|PC|DOUT[16]~0_combout  & ((!\processador|UC|Equal0~1_combout ) # (\processador|UC|palavraControle [14]))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[16]~0_combout ),
	.datab(!\processador|UC|Equal0~1_combout ),
	.datac(!\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout ),
	.datad(!\processador|UC|palavraControle [14]),
	.datae(!\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout ),
	.dataf(!\processador|FD|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[16]~1 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PC|DOUT[16]~1 .lut_mask = 64'h88AA88AA28AA88AA;
defparam \processador|FD|fetchInstruction|PC|DOUT[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N24
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~21 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~21_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( \processador|FD|SOMA|Add0~61_sumout  ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( \processador|FD|BancoReg|saidaA[8]~5_combout  ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout  ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[8]~5_combout ),
	.datac(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout ),
	.datad(!\processador|FD|SOMA|Add0~61_sumout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~21 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~21 .lut_mask = 64'h55550F0F333300FF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N26
dffeas \processador|FD|fetchInstruction|PC|DOUT[8] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~21_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[8] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N18
cyclonev_lcell_comb \processador|FD|SOMA|Add0~61 (
// Equation(s):
// \processador|FD|SOMA|Add0~61_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [8] ) + ( GND ) + ( \processador|FD|SOMA|Add0~50  ))
// \processador|FD|SOMA|Add0~62  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [8] ) + ( GND ) + ( \processador|FD|SOMA|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~61_sumout ),
	.cout(\processador|FD|SOMA|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~61 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N21
cyclonev_lcell_comb \processador|FD|saidaULA_final[8]~20 (
// Equation(s):
// \processador|FD|saidaULA_final[8]~20_combout  = ( \processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout  & ( \processador|FD|saidaULA_final[0]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[8]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[8]~20 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[8]~20 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|saidaULA_final[8]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N1
dffeas \processador|FD|memRAM|ram~42 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[8]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~42 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N29
dffeas \processador|FD|memRAM|ram~74 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~74 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~74 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N27
cyclonev_lcell_comb \processador|FD|memRAM|ram~115 (
// Equation(s):
// \processador|FD|memRAM|ram~115_combout  = ( \processador|FD|memRAM|ram~74_q  & ( \processador|FD|result_slt [0] & ( ((\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|memRAM|ram~42_q )) # (\processador|FD|saidaULA_final~35_combout ) ) ) ) 
// # ( !\processador|FD|memRAM|ram~74_q  & ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~35_combout  & (\processador|FD|memRAM|ram~42_q  & !\processador|FD|saidaULA_final[0]~3_combout )) ) ) ) # ( \processador|FD|memRAM|ram~74_q  & ( 
// !\processador|FD|result_slt [0] & ( (\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|memRAM|ram~42_q ) ) ) ) # ( !\processador|FD|memRAM|ram~74_q  & ( !\processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~42_q  & 
// !\processador|FD|saidaULA_final[0]~3_combout ) ) ) )

	.dataa(!\processador|FD|saidaULA_final~35_combout ),
	.datab(!\processador|FD|memRAM|ram~42_q ),
	.datac(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datad(gnd),
	.datae(!\processador|FD|memRAM|ram~74_q ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~115 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~115 .lut_mask = 64'h30303F3F20207F7F;
defparam \processador|FD|memRAM|ram~115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N51
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[8]~18 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[8]~18_combout  = ( \processador|FD|saidaULA_final[8]~20_combout  & ( \processador|FD|memRAM|ram~115_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~61_sumout ))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[6]~5_combout ))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ) ) ) ) # ( !\processador|FD|saidaULA_final[8]~20_combout  & ( \processador|FD|memRAM|ram~115_combout  
// & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & \processador|FD|SOMA|Add0~61_sumout )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// (((\processador|FD|muxULAram|saida_MUX[25]~0_combout )) # (\processador|FD|saida_ext[6]~5_combout ))) ) ) ) # ( \processador|FD|saidaULA_final[8]~20_combout  & ( !\processador|FD|memRAM|ram~115_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|SOMA|Add0~61_sumout ) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[6]~5_combout  & 
// (!\processador|FD|muxULAram|saida_MUX[25]~0_combout ))) ) ) ) # ( !\processador|FD|saidaULA_final[8]~20_combout  & ( !\processador|FD|memRAM|ram~115_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~61_sumout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[6]~5_combout )))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datab(!\processador|FD|saida_ext[6]~5_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datad(!\processador|FD|SOMA|Add0~61_sumout ),
	.datae(!\processador|FD|saidaULA_final[8]~20_combout ),
	.dataf(!\processador|FD|memRAM|ram~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[8]~18 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[8]~18 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \processador|FD|muxULAram|saida_MUX[8]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N29
dffeas \processador|FD|BancoReg|registrador~270 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~270 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~270 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N47
dffeas \processador|FD|BancoReg|registrador~238 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~238 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~238 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1920 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1920_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~206_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~270_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~238_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// \processador|FD|BancoReg|registrador~206_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout ) # (\processador|FD|BancoReg|registrador~174_q ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// !\processador|FD|BancoReg|registrador~206_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~270_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~238_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( !\processador|FD|BancoReg|registrador~206_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// \processador|FD|BancoReg|registrador~174_q ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~270_q ),
	.datab(!\processador|FD|BancoReg|registrador~238_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datad(!\processador|FD|BancoReg|registrador~174_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~206_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1920_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1920 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1920 .lut_mask = 64'h000F5353F0FF5353;
defparam \processador|FD|BancoReg|registrador~1920 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N23
dffeas \processador|FD|BancoReg|registrador~462DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~462DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~462DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~462DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N44
dffeas \processador|FD|BancoReg|registrador~430 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~430feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~430 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~430 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1921 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1921_combout  = ( \processador|FD|BancoReg|registrador~494_q  & ( \processador|FD|BancoReg|registrador~430_q  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~462DUPLICATE_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~526_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~494_q  & ( \processador|FD|BancoReg|registrador~430_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~462DUPLICATE_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~526_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) ) ) ) # ( \processador|FD|BancoReg|registrador~494_q  & ( !\processador|FD|BancoReg|registrador~430_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~462DUPLICATE_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~526_q )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~494_q  & ( !\processador|FD|BancoReg|registrador~430_q  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~462DUPLICATE_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~526_q )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~526_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|BancoReg|registrador~462DUPLICATE_q ),
	.datae(!\processador|FD|BancoReg|registrador~494_q ),
	.dataf(!\processador|FD|BancoReg|registrador~430_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1921_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1921 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1921 .lut_mask = 64'h04C407C734F437F7;
defparam \processador|FD|BancoReg|registrador~1921 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N26
dffeas \processador|FD|BancoReg|registrador~302 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~302 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~302 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N55
dffeas \processador|FD|BancoReg|registrador~398DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~398feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~398DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~398DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~398DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1919 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1919_combout  = ( \processador|FD|BancoReg|registrador~366_q  & ( \processador|FD|BancoReg|registrador~398DUPLICATE_q  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~334_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~302_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~366_q  & ( \processador|FD|BancoReg|registrador~398DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # 
// (\processador|FD|BancoReg|registrador~334_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|BancoReg|registrador~302_q )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~366_q  & ( !\processador|FD|BancoReg|registrador~398DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~334_q  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((\processador|FD|BancoReg|registrador~302_q ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~366_q  & ( !\processador|FD|BancoReg|registrador~398DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~334_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~302_q ))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datab(!\processador|FD|BancoReg|registrador~334_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|BancoReg|registrador~302_q ),
	.datae(!\processador|FD|BancoReg|registrador~366_q ),
	.dataf(!\processador|FD|BancoReg|registrador~398DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1919_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1919 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1919 .lut_mask = 64'h207025752A7A2F7F;
defparam \processador|FD|BancoReg|registrador~1919 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N43
dffeas \processador|FD|BancoReg|registrador~78DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~78DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~78DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~78DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1918 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1918_combout  = ( \processador|FD|BancoReg|registrador~78DUPLICATE_q  & ( \processador|FD|BancoReg|registrador~110_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~25_combout ) # (\processador|FD|BancoReg|registrador~46_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~25_combout )) # 
// (\processador|FD|BancoReg|registrador~142_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~78DUPLICATE_q  & ( \processador|FD|BancoReg|registrador~110_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~25_combout  & \processador|FD|BancoReg|registrador~46_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~25_combout )) # 
// (\processador|FD|BancoReg|registrador~142_q ))) ) ) ) # ( \processador|FD|BancoReg|registrador~78DUPLICATE_q  & ( !\processador|FD|BancoReg|registrador~110_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~25_combout ) # (\processador|FD|BancoReg|registrador~46_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~142_q  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~25_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~78DUPLICATE_q  & ( !\processador|FD|BancoReg|registrador~110_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~25_combout  & \processador|FD|BancoReg|registrador~46_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~142_q  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~25_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~142_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datad(!\processador|FD|BancoReg|registrador~46_q ),
	.datae(!\processador|FD|BancoReg|registrador~78DUPLICATE_q ),
	.dataf(!\processador|FD|BancoReg|registrador~110_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1918_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1918 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1918 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \processador|FD|BancoReg|registrador~1918 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N0
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[8]~38 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[8]~38_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (((\processador|FD|BancoReg|registrador~1919_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~1918_combout )))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|BancoReg|registrador~1921_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~1920_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1920_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1921_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1919_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1918_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[8]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[8]~38 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[8]~38 .lut_mask = 64'h0404048C8C8C048C;
defparam \processador|FD|BancoReg|saidaB[8]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N9
cyclonev_lcell_comb \processador|FD|ULA_bit9|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit8|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[9]~0_combout  & (\processador|FD|soma1inv|Add0~61_sumout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ 
// (\processador|UC|UC_ULA|ULActrl[1]~3_combout )))) # (\processador|FD|BancoReg|saidaA[9]~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (\processador|FD|soma1inv|Add0~61_sumout ))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~61_sumout ) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))))) ) ) # ( !\processador|FD|ULA_bit8|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ((!\processador|FD|BancoReg|saidaA[9]~0_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & !\processador|FD|soma1inv|Add0~61_sumout )) # (\processador|FD|BancoReg|saidaA[9]~0_combout  & ((\processador|FD|soma1inv|Add0~61_sumout ))))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (((\processador|FD|soma1inv|Add0~61_sumout ) # (\processador|FD|BancoReg|saidaA[9]~0_combout ))))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[9]~0_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datad(!\processador|FD|soma1inv|Add0~61_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit8|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit9|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit9|Muxao|saida_MUX~1 .lut_mask = 64'hC127C12721972197;
defparam \processador|FD|ULA_bit9|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N42
cyclonev_lcell_comb \processador|FD|saidaULA_final[9]~22 (
// Equation(s):
// \processador|FD|saidaULA_final[9]~22_combout  = ( \processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout  & ( \processador|FD|saidaULA_final[0]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[9]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[9]~22 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[9]~22 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|saidaULA_final[9]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N19
dffeas \processador|FD|memRAM|ram~43 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[9]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~43 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N2
dffeas \processador|FD|memRAM|ram~75 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[9]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~75 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~75 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N0
cyclonev_lcell_comb \processador|FD|memRAM|ram~117 (
// Equation(s):
// \processador|FD|memRAM|ram~117_combout  = ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~35_combout  & ((!\processador|FD|saidaULA_final[0]~3_combout  & (\processador|FD|memRAM|ram~43_q )) # 
// (\processador|FD|saidaULA_final[0]~3_combout  & ((\processador|FD|memRAM|ram~75_q ))))) # (\processador|FD|saidaULA_final~35_combout  & (((\processador|FD|memRAM|ram~75_q )))) ) ) # ( !\processador|FD|result_slt [0] & ( 
// (!\processador|FD|saidaULA_final[0]~3_combout  & (\processador|FD|memRAM|ram~43_q )) # (\processador|FD|saidaULA_final[0]~3_combout  & ((\processador|FD|memRAM|ram~75_q ))) ) )

	.dataa(!\processador|FD|saidaULA_final~35_combout ),
	.datab(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datac(!\processador|FD|memRAM|ram~43_q ),
	.datad(!\processador|FD|memRAM|ram~75_q ),
	.datae(gnd),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~117 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~117 .lut_mask = 64'h0C3F0C3F087F087F;
defparam \processador|FD|memRAM|ram~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N39
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[9]~20 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[9]~20_combout  = ( \processador|FD|memRAM|ram~117_combout  & ( \processador|FD|saida_ext[6]~5_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((\processador|FD|SOMA|Add0~69_sumout ))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|saidaULA_final[9]~22_combout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout ) ) ) ) # ( !\processador|FD|memRAM|ram~117_combout  & ( \processador|FD|saida_ext[6]~5_combout  
// & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~33_combout ) # (\processador|FD|SOMA|Add0~69_sumout )))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// (\processador|FD|saidaULA_final[9]~22_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout )))) ) ) ) # ( \processador|FD|memRAM|ram~117_combout  & ( !\processador|FD|saida_ext[6]~5_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (((\processador|FD|SOMA|Add0~69_sumout  & !\processador|FD|muxULAram|saida_MUX[25]~33_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// (((\processador|FD|muxULAram|saida_MUX[25]~33_combout )) # (\processador|FD|saidaULA_final[9]~22_combout ))) ) ) ) # ( !\processador|FD|memRAM|ram~117_combout  & ( !\processador|FD|saida_ext[6]~5_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((\processador|FD|SOMA|Add0~69_sumout ))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|saidaULA_final[9]~22_combout 
// )))) ) ) )

	.dataa(!\processador|FD|saidaULA_final[9]~22_combout ),
	.datab(!\processador|FD|SOMA|Add0~69_sumout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datae(!\processador|FD|memRAM|ram~117_combout ),
	.dataf(!\processador|FD|saida_ext[6]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[9]~20 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[9]~20 .lut_mask = 64'h3500350F35F035FF;
defparam \processador|FD|muxULAram|saida_MUX[9]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~527feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~527feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[9]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~527feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~527feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~527feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~527feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N50
dffeas \processador|FD|BancoReg|registrador~527 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~527feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~527 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~527 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N13
dffeas \processador|FD|BancoReg|registrador~495DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~495DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~495DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~495DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N37
dffeas \processador|FD|BancoReg|registrador~399 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~399 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~399 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1886 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1886_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~303_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~335_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~367_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~399_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~335_q ),
	.datab(!\processador|FD|BancoReg|registrador~399_q ),
	.datac(!\processador|FD|BancoReg|registrador~367_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~303_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1886_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1886 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1886 .lut_mask = 64'h0F000F0055FF33FF;
defparam \processador|FD|BancoReg|registrador~1886 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1306 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1306_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1886_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1886_combout  & ((\processador|FD|BancoReg|registrador~431_q ))) # (\processador|FD|BancoReg|registrador~1886_combout  & (\processador|FD|BancoReg|registrador~463_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1886_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1886_combout  & ((\processador|FD|BancoReg|registrador~495DUPLICATE_q ))) # (\processador|FD|BancoReg|registrador~1886_combout  & (\processador|FD|BancoReg|registrador~527_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~527_q ),
	.datab(!\processador|FD|BancoReg|registrador~463_q ),
	.datac(!\processador|FD|BancoReg|registrador~495DUPLICATE_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1886_combout ),
	.datag(!\processador|FD|BancoReg|registrador~431_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1306 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1306 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1306 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N2
dffeas \processador|FD|BancoReg|registrador~1039 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1039_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1039 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1039 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N28
dffeas \processador|FD|BancoReg|registrador~975 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~975 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~975 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1007feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1007feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[9]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1007feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1007feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1007feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1007feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N50
dffeas \processador|FD|BancoReg|registrador~1007 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1007feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1007 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1007 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N49
dffeas \processador|FD|BancoReg|registrador~847 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~847 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~847 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N25
dffeas \processador|FD|BancoReg|registrador~911 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~911 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~911 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N38
dffeas \processador|FD|BancoReg|registrador~879 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~879 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~879 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~815feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~815feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[9]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~815feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~815feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~815feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~815feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N23
dffeas \processador|FD|BancoReg|registrador~815 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~815feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~815 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~815 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1894 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1894_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~815_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~847_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~879_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~911_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~847_q ),
	.datab(!\processador|FD|BancoReg|registrador~911_q ),
	.datac(!\processador|FD|BancoReg|registrador~879_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~815_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1894_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1894 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1894 .lut_mask = 64'h0F550F3300FF00FF;
defparam \processador|FD|BancoReg|registrador~1894 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~943feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~943feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[9]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~943feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~943feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~943feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~943feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N7
dffeas \processador|FD|BancoReg|registrador~943 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~943feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~943 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~943 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1314 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1314_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1894_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1894_combout  & ((\processador|FD|BancoReg|registrador~943_q ))) # (\processador|FD|BancoReg|registrador~1894_combout  & (\processador|FD|BancoReg|registrador~975_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1894_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1894_combout  & ((\processador|FD|BancoReg|registrador~1007_q ))) # (\processador|FD|BancoReg|registrador~1894_combout  & (\processador|FD|BancoReg|registrador~1039_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1039_q ),
	.datab(!\processador|FD|BancoReg|registrador~975_q ),
	.datac(!\processador|FD|BancoReg|registrador~1007_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1894_combout ),
	.datag(!\processador|FD|BancoReg|registrador~943_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1314 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1314 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1314 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N31
dffeas \processador|FD|BancoReg|registrador~271DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~271DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~271DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~271DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N56
dffeas \processador|FD|BancoReg|registrador~143DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~143DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~143DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~143DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1882 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1882_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~47_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~79_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~111_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~143DUPLICATE_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~143DUPLICATE_q ),
	.datab(!\processador|FD|BancoReg|registrador~79_q ),
	.datac(!\processador|FD|BancoReg|registrador~111_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~47_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1882_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1882 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1882 .lut_mask = 64'h0F000F0033FF55FF;
defparam \processador|FD|BancoReg|registrador~1882 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1302 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1302_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1882_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1882_combout  & ((\processador|FD|BancoReg|registrador~175_q ))) # (\processador|FD|BancoReg|registrador~1882_combout  & (\processador|FD|BancoReg|registrador~207_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1882_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~1882_combout  & (\processador|FD|BancoReg|registrador~239_q )) # (\processador|FD|BancoReg|registrador~1882_combout  & ((\processador|FD|BancoReg|registrador~271DUPLICATE_q )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~207_q ),
	.datac(!\processador|FD|BancoReg|registrador~239_q ),
	.datad(!\processador|FD|BancoReg|registrador~271DUPLICATE_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1882_combout ),
	.datag(!\processador|FD|BancoReg|registrador~175_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1302 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1302 .lut_mask = 64'h05050505BBBBAAFF;
defparam \processador|FD|BancoReg|registrador~1302 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N20
dffeas \processador|FD|BancoReg|registrador~783 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~783 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~783 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~719feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~719feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[9]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~719feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~719feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~719feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~719feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N49
dffeas \processador|FD|BancoReg|registrador~719 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~719feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~719 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~719 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~751feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~751feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[9]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~751feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~751feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~751feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~751feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N2
dffeas \processador|FD|BancoReg|registrador~751 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~751feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~751 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~751 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N2
dffeas \processador|FD|BancoReg|registrador~591 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~591 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~591 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N37
dffeas \processador|FD|BancoReg|registrador~655 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~655 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~655 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N28
dffeas \processador|FD|BancoReg|registrador~623 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~623 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~623 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N56
dffeas \processador|FD|BancoReg|registrador~559 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~559 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~559 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1890 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1890_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~559_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~591_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~623_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~655_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~591_q ),
	.datab(!\processador|FD|BancoReg|registrador~655_q ),
	.datac(!\processador|FD|BancoReg|registrador~623_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~559_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1890_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1890 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1890 .lut_mask = 64'h0F550F3300FF00FF;
defparam \processador|FD|BancoReg|registrador~1890 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~687feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~687feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[9]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~687feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~687feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~687feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~687feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N34
dffeas \processador|FD|BancoReg|registrador~687 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~687feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~687 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~687 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1310 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1310_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1890_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1890_combout  & ((\processador|FD|BancoReg|registrador~687_q ))) # (\processador|FD|BancoReg|registrador~1890_combout  & (\processador|FD|BancoReg|registrador~719_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1890_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1890_combout  & ((\processador|FD|BancoReg|registrador~751_q ))) # (\processador|FD|BancoReg|registrador~1890_combout  & (\processador|FD|BancoReg|registrador~783_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~783_q ),
	.datab(!\processador|FD|BancoReg|registrador~719_q ),
	.datac(!\processador|FD|BancoReg|registrador~751_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1890_combout ),
	.datag(!\processador|FD|BancoReg|registrador~687_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1310 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1310 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1310 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1318 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1318_combout  = ( \processador|FD|BancoReg|registrador~1302_combout  & ( \processador|FD|BancoReg|registrador~1310_combout  & ( (!\processador|FD|mux_JR|saida_MUX[3]~0_combout ) # 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1306_combout )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((\processador|FD|BancoReg|registrador~1314_combout )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1302_combout  & ( \processador|FD|BancoReg|registrador~1310_combout  & ( (!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (\processador|FD|mux_JR|saida_MUX[4]~1_combout )) # 
// (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1306_combout )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & 
// ((\processador|FD|BancoReg|registrador~1314_combout ))))) ) ) ) # ( \processador|FD|BancoReg|registrador~1302_combout  & ( !\processador|FD|BancoReg|registrador~1310_combout  & ( (!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & 
// (!\processador|FD|mux_JR|saida_MUX[4]~1_combout )) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1306_combout )) # 
// (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((\processador|FD|BancoReg|registrador~1314_combout ))))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1302_combout  & ( !\processador|FD|BancoReg|registrador~1310_combout  & ( 
// (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1306_combout )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & 
// ((\processador|FD|BancoReg|registrador~1314_combout ))))) ) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.datab(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1306_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1314_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1302_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1310_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1318 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1318 .lut_mask = 64'h04158C9D2637AEBF;
defparam \processador|FD|BancoReg|registrador~1318 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N33
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[9]~0 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[9]~0_combout  = ( !\processador|FD|BancoReg|Equal1~0_combout  & ( \processador|FD|BancoReg|registrador~1318_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|Equal1~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1318_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[9]~0 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[9]~0 .lut_mask = 64'h00000000FFFF0000;
defparam \processador|FD|BancoReg|saidaA[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N21
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout  = SUM(( \processador|FD|SOMA|Add0~69_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70  = CARRY(( \processador|FD|SOMA|Add0~69_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\processador|FD|SOMA|Add0~69_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69 .lut_mask = 64'h0000FF5F000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~23 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~23_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// (\processador|FD|BancoReg|saidaA[9]~0_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ((\processador|FD|SOMA|Add0~69_sumout ))) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout  & ( 
// \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & (\processador|FD|BancoReg|saidaA[9]~0_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// ((\processador|FD|SOMA|Add0~69_sumout ))) ) ) ) # ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[9]~0_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.datad(!\processador|FD|SOMA|Add0~69_sumout ),
	.datae(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~23 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~23 .lut_mask = 64'h30303F3F505F505F;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N20
dffeas \processador|FD|fetchInstruction|PC|DOUT[9] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~23_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[9] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N21
cyclonev_lcell_comb \processador|FD|SOMA|Add0~69 (
// Equation(s):
// \processador|FD|SOMA|Add0~69_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [9] ) + ( GND ) + ( \processador|FD|SOMA|Add0~62  ))
// \processador|FD|SOMA|Add0~70  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [9] ) + ( GND ) + ( \processador|FD|SOMA|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~69_sumout ),
	.cout(\processador|FD|SOMA|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~69 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|SOMA|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N24
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout  = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( 
// \processador|FD|SOMA|Add0~57_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58  = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( 
// \processador|FD|SOMA|Add0~57_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|SOMA|Add0~57_sumout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57 .lut_mask = 64'h0000FF0000000808;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~20 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~20_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( \processador|FD|SOMA|Add0~57_sumout  ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( \processador|FD|BancoReg|saidaA[10]~34_combout  ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout  ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[10]~34_combout ),
	.datac(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout ),
	.datad(!\processador|FD|SOMA|Add0~57_sumout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~20 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~20 .lut_mask = 64'h55550F0F333300FF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N44
dffeas \processador|FD|fetchInstruction|PC|DOUT[10] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[10] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N24
cyclonev_lcell_comb \processador|FD|SOMA|Add0~57 (
// Equation(s):
// \processador|FD|SOMA|Add0~57_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [10] ) + ( GND ) + ( \processador|FD|SOMA|Add0~70  ))
// \processador|FD|SOMA|Add0~58  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [10] ) + ( GND ) + ( \processador|FD|SOMA|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~57_sumout ),
	.cout(\processador|FD|SOMA|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~57 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N15
cyclonev_lcell_comb \processador|FD|saidaULA_final[10]~19 (
// Equation(s):
// \processador|FD|saidaULA_final[10]~19_combout  = ( \processador|FD|saidaULA_final[0]~2_combout  & ( \processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[10]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[10]~19 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[10]~19 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|saidaULA_final[10]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N55
dffeas \processador|FD|memRAM|ram~44 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[10]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~44 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N59
dffeas \processador|FD|memRAM|ram~76 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[10]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~76 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~76 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N57
cyclonev_lcell_comb \processador|FD|memRAM|ram~114 (
// Equation(s):
// \processador|FD|memRAM|ram~114_combout  = ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final[0]~3_combout  & ((!\processador|FD|saidaULA_final~35_combout  & (\processador|FD|memRAM|ram~44_q )) # 
// (\processador|FD|saidaULA_final~35_combout  & ((\processador|FD|memRAM|ram~76_q ))))) # (\processador|FD|saidaULA_final[0]~3_combout  & (((\processador|FD|memRAM|ram~76_q )))) ) ) # ( !\processador|FD|result_slt [0] & ( 
// (!\processador|FD|saidaULA_final[0]~3_combout  & (\processador|FD|memRAM|ram~44_q )) # (\processador|FD|saidaULA_final[0]~3_combout  & ((\processador|FD|memRAM|ram~76_q ))) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datab(!\processador|FD|saidaULA_final~35_combout ),
	.datac(!\processador|FD|memRAM|ram~44_q ),
	.datad(!\processador|FD|memRAM|ram~76_q ),
	.datae(gnd),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~114 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~114 .lut_mask = 64'h0A5F0A5F087F087F;
defparam \processador|FD|memRAM|ram~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N9
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[10]~17 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[10]~17_combout  = ( \processador|FD|saidaULA_final[10]~19_combout  & ( \processador|FD|memRAM|ram~114_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~57_sumout ))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[6]~5_combout ))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ) ) ) ) # ( !\processador|FD|saidaULA_final[10]~19_combout  & ( \processador|FD|memRAM|ram~114_combout  
// & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((\processador|FD|SOMA|Add0~57_sumout )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// (((\processador|FD|saida_ext[6]~5_combout )) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ))) ) ) ) # ( \processador|FD|saidaULA_final[10]~19_combout  & ( !\processador|FD|memRAM|ram~114_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|SOMA|Add0~57_sumout )) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|saida_ext[6]~5_combout ))) ) ) ) # ( !\processador|FD|saidaULA_final[10]~19_combout  & ( !\processador|FD|memRAM|ram~114_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~57_sumout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[6]~5_combout )))) 
// ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datac(!\processador|FD|saida_ext[6]~5_combout ),
	.datad(!\processador|FD|SOMA|Add0~57_sumout ),
	.datae(!\processador|FD|saidaULA_final[10]~19_combout ),
	.dataf(!\processador|FD|memRAM|ram~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[10]~17 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[10]~17 .lut_mask = 64'h048C26AE159D37BF;
defparam \processador|FD|muxULAram|saida_MUX[10]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~496feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~496feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[10]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~496feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~496feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~496feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~496feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N10
dffeas \processador|FD|BancoReg|registrador~496 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~496feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~496 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N8
dffeas \processador|FD|BancoReg|registrador~432 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~432 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~432 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1881 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1881_combout  = ( \processador|FD|BancoReg|registrador~528_q  & ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~432_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~496_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~528_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~432_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~496_q )) ) ) ) # ( \processador|FD|BancoReg|registrador~528_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (\processador|FD|BancoReg|registrador~464_q ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~528_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~464_q ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~496_q ),
	.datab(!\processador|FD|BancoReg|registrador~432_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|BancoReg|registrador~464_q ),
	.datae(!\processador|FD|BancoReg|registrador~528_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1881_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1881 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1881 .lut_mask = 64'h00F00FFF35353535;
defparam \processador|FD|BancoReg|registrador~1881 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1880 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1880_combout  = ( \processador|FD|BancoReg|registrador~240_q  & ( \processador|FD|BancoReg|registrador~208_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~272_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((\processador|FD|BancoReg|registrador~176_q ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~240_q  & ( \processador|FD|BancoReg|registrador~208_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~272_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~176_q )))) ) ) ) # ( \processador|FD|BancoReg|registrador~240_q  & ( !\processador|FD|BancoReg|registrador~208_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~272_q  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((\processador|FD|BancoReg|registrador~176_q ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~240_q  & ( !\processador|FD|BancoReg|registrador~208_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~272_q  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~176_q )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~272_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|BancoReg|registrador~176_q ),
	.datae(!\processador|FD|BancoReg|registrador~240_q ),
	.dataf(!\processador|FD|BancoReg|registrador~208_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1880_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1880 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1880 .lut_mask = 64'h04340737C4F4C7F7;
defparam \processador|FD|BancoReg|registrador~1880 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1879 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1879_combout  = ( \processador|FD|BancoReg|registrador~304_q  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~400_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~368_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~304_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~400_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~368_q ))) ) ) ) # ( \processador|FD|BancoReg|registrador~304_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~25_combout ) # 
// (\processador|FD|BancoReg|registrador~336_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~304_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (\processador|FD|BancoReg|registrador~336_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~400_q ),
	.datab(!\processador|FD|BancoReg|registrador~368_q ),
	.datac(!\processador|FD|BancoReg|registrador~336_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datae(!\processador|FD|BancoReg|registrador~304_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1879_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1879 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1879 .lut_mask = 64'h0F000FFF55335533;
defparam \processador|FD|BancoReg|registrador~1879 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1878 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1878_combout  = ( \processador|FD|BancoReg|registrador~48_q  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~144_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~112_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~48_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~144_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~112_q )) ) ) ) # ( \processador|FD|BancoReg|registrador~48_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~25_combout ) # 
// (\processador|FD|BancoReg|registrador~80_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~48_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (\processador|FD|BancoReg|registrador~80_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~80_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datac(!\processador|FD|BancoReg|registrador~112_q ),
	.datad(!\processador|FD|BancoReg|registrador~144_q ),
	.datae(!\processador|FD|BancoReg|registrador~48_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1878_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1878 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1878 .lut_mask = 64'h4444777703CF03CF;
defparam \processador|FD|BancoReg|registrador~1878 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N18
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[10]~46 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[10]~46_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~1879_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~1878_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~1881_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (((\processador|FD|BancoReg|registrador~1880_combout )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1881_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1880_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1879_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1878_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[10]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[10]~46 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[10]~46 .lut_mask = 64'h05002700AF002700;
defparam \processador|FD|BancoReg|saidaB[10]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N9
cyclonev_lcell_comb \processador|FD|ULA_bit11|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit10|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[11]~46_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & ((!\processador|FD|soma1inv|Add0~53_sumout 
// ))) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|soma1inv|Add0~53_sumout )))) # (\processador|FD|BancoReg|saidaA[11]~46_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ((\processador|FD|soma1inv|Add0~53_sumout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|UC|UC_ULA|ULActrl[1]~3_combout )))) ) ) # ( !\processador|FD|ULA_bit10|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[11]~46_combout  
// & (\processador|FD|soma1inv|Add0~53_sumout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|UC|UC_ULA|ULActrl[1]~3_combout )))) # (\processador|FD|BancoReg|saidaA[11]~46_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (\processador|FD|soma1inv|Add0~53_sumout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~53_sumout ) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[11]~46_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datad(!\processador|FD|soma1inv|Add0~53_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit10|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit11|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit11|Muxao|saida_MUX~1 .lut_mask = 64'h41974197A147A147;
defparam \processador|FD|ULA_bit11|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N6
cyclonev_lcell_comb \processador|FD|saidaULA_final[11]~21 (
// Equation(s):
// \processador|FD|saidaULA_final[11]~21_combout  = ( \processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout  & ( \processador|FD|saidaULA_final[0]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[11]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[11]~21 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[11]~21 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|saidaULA_final[11]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N12
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[11]~19 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[11]~19_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~0_combout  & ( \processador|FD|saidaULA_final[11]~21_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout ) # 
// (\processador|FD|memRAM|ram~116_combout ) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ( \processador|FD|saidaULA_final[11]~21_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~65_sumout 
// ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[6]~5_combout )) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[25]~0_combout  & ( !\processador|FD|saidaULA_final[11]~21_combout  & ( 
// (\processador|FD|memRAM|ram~116_combout  & \processador|FD|muxULAram|saida_MUX[25]~33_combout ) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ( !\processador|FD|saidaULA_final[11]~21_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~65_sumout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[6]~5_combout )) ) ) )

	.dataa(!\processador|FD|saida_ext[6]~5_combout ),
	.datab(!\processador|FD|memRAM|ram~116_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datad(!\processador|FD|SOMA|Add0~65_sumout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.dataf(!\processador|FD|saidaULA_final[11]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[11]~19 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[11]~19 .lut_mask = 64'h05F5030305F5F3F3;
defparam \processador|FD|muxULAram|saida_MUX[11]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N1
dffeas \processador|FD|BancoReg|registrador~913 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~913 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~913 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N14
dffeas \processador|FD|BancoReg|registrador~881 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~881 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~881 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N14
dffeas \processador|FD|BancoReg|registrador~849 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~849 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~849 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N34
dffeas \processador|FD|BancoReg|registrador~817 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~817 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~817 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1854 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1854_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~817_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~849_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~881_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~913_q ))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~913_q ),
	.datac(!\processador|FD|BancoReg|registrador~881_q ),
	.datad(!\processador|FD|BancoReg|registrador~849_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~817_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1854_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1854 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1854 .lut_mask = 64'h0A5F1B1B55555555;
defparam \processador|FD|BancoReg|registrador~1854 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N55
dffeas \processador|FD|BancoReg|registrador~1041 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1041_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1041 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1041 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1009feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1009feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1009feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1009feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1009feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1009feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N25
dffeas \processador|FD|BancoReg|registrador~1009 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1009feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1009 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1009 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~977feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~977feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~977feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~977feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~977feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~977feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N56
dffeas \processador|FD|BancoReg|registrador~977 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~977feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~977 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~977 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~945feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~945feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~945feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~945feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~945feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~945feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N26
dffeas \processador|FD|BancoReg|registrador~945 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~945feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~945 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~945 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1282 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1282_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|BancoReg|registrador~1854_combout  & (((\processador|FD|BancoReg|registrador~945_q  & 
// ((\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|BancoReg|registrador~1854_combout  & ((((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~977_q ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|BancoReg|registrador~1854_combout  & (((\processador|FD|BancoReg|registrador~1009_q  & ((\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # 
// (\processador|FD|BancoReg|registrador~1854_combout  & ((((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~1041_q ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1854_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1041_q ),
	.datac(!\processador|FD|BancoReg|registrador~1009_q ),
	.datad(!\processador|FD|BancoReg|registrador~977_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~945_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1282 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1282 .lut_mask = 64'h555555550A5F1B1B;
defparam \processador|FD|BancoReg|registrador~1282 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1846 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1846_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~305_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~337_q ))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~369_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~401_q ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~337_q ),
	.datac(!\processador|FD|BancoReg|registrador~369_q ),
	.datad(!\processador|FD|BancoReg|registrador~401_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~305_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1846_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1846 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1846 .lut_mask = 64'h1B1B0A5F55555555;
defparam \processador|FD|BancoReg|registrador~1846 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1274 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1274_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1846_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1846_combout  & ((\processador|FD|BancoReg|registrador~433_q ))) # (\processador|FD|BancoReg|registrador~1846_combout  & (\processador|FD|BancoReg|registrador~465_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1846_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1846_combout  & (\processador|FD|BancoReg|registrador~497_q )) # (\processador|FD|BancoReg|registrador~1846_combout  & ((\processador|FD|BancoReg|registrador~529_q )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~465_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~497_q ),
	.datad(!\processador|FD|BancoReg|registrador~529_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1846_combout ),
	.datag(!\processador|FD|BancoReg|registrador~433_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1274 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1274 .lut_mask = 64'h03030303DDDDCCFF;
defparam \processador|FD|BancoReg|registrador~1274 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~785feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~785feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~785feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~785feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~785feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~785feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N55
dffeas \processador|FD|BancoReg|registrador~785 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~785feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~785 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~785 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~753feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~753feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~753feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~753feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~753feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~753feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N1
dffeas \processador|FD|BancoReg|registrador~753 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~753feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~753 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~753 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N53
dffeas \processador|FD|BancoReg|registrador~721 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~721 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~721 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N14
dffeas \processador|FD|BancoReg|registrador~657 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~657 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~657 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~625feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~625feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~625feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~625feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~625feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~625feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N28
dffeas \processador|FD|BancoReg|registrador~625 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~625feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~625 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~625 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N8
dffeas \processador|FD|BancoReg|registrador~593 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~593 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~593 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N35
dffeas \processador|FD|BancoReg|registrador~561 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~561 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~561 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1850 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1850_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~561_q 
// )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~593_q )))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~625_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~657_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~657_q ),
	.datac(!\processador|FD|BancoReg|registrador~625_q ),
	.datad(!\processador|FD|BancoReg|registrador~593_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~561_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1850_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1850 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1850 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \processador|FD|BancoReg|registrador~1850 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~689feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~689feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~689feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~689feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~689feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~689feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N19
dffeas \processador|FD|BancoReg|registrador~689 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~689feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~689 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~689 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1278 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1278_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1850_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1850_combout  & (\processador|FD|BancoReg|registrador~689_q )) # (\processador|FD|BancoReg|registrador~1850_combout  & ((\processador|FD|BancoReg|registrador~721_q 
// )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1850_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~1850_combout  & ((\processador|FD|BancoReg|registrador~753_q ))) # (\processador|FD|BancoReg|registrador~1850_combout  & (\processador|FD|BancoReg|registrador~785_q ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~785_q ),
	.datac(!\processador|FD|BancoReg|registrador~753_q ),
	.datad(!\processador|FD|BancoReg|registrador~721_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1850_combout ),
	.datag(!\processador|FD|BancoReg|registrador~689_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1278 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1278 .lut_mask = 64'h05050505AAFFBBBB;
defparam \processador|FD|BancoReg|registrador~1278 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N37
dffeas \processador|FD|BancoReg|registrador~209 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~209 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N2
dffeas \processador|FD|BancoReg|registrador~241 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~241 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~241 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1842 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1842_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~49_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~81_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~113_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~145_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~145_q ),
	.datab(!\processador|FD|BancoReg|registrador~81_q ),
	.datac(!\processador|FD|BancoReg|registrador~113_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~49_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1842_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1842 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1842 .lut_mask = 64'h0F330F5500FF00FF;
defparam \processador|FD|BancoReg|registrador~1842 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1270 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1270_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1842_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1842_combout  & ((\processador|FD|BancoReg|registrador~177_q ))) # (\processador|FD|BancoReg|registrador~1842_combout  & (\processador|FD|BancoReg|registrador~209_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1842_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1842_combout  & ((\processador|FD|BancoReg|registrador~241_q ))) # (\processador|FD|BancoReg|registrador~1842_combout  & (\processador|FD|BancoReg|registrador~273_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~273_q ),
	.datab(!\processador|FD|BancoReg|registrador~209_q ),
	.datac(!\processador|FD|BancoReg|registrador~241_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1842_combout ),
	.datag(!\processador|FD|BancoReg|registrador~177_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1270 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1270 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1270 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N42
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[11]~46 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[11]~46_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( ((!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1270_combout 
// )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((\processador|FD|BancoReg|registrador~1278_combout )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1274_combout )))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1282_combout )))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1282_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1274_combout ),
	.datad(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1278_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1270_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[11]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[11]~46 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[11]~46 .lut_mask = 64'h0A001B005F001B00;
defparam \processador|FD|BancoReg|saidaA[11]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N27
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout  = SUM(( \processador|FD|SOMA|Add0~65_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66  = CARRY(( \processador|FD|SOMA|Add0~65_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|SOMA|Add0~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65 .lut_mask = 64'h0000FF7700000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~22 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~22_combout  = ( \processador|FD|SOMA|Add0~65_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) # 
// (\processador|FD|BancoReg|saidaA[11]~46_combout ) ) ) ) # ( !\processador|FD|SOMA|Add0~65_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (\processador|FD|BancoReg|saidaA[11]~46_combout  & 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) ) ) ) # ( \processador|FD|SOMA|Add0~65_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout ))) ) ) ) # ( !\processador|FD|SOMA|Add0~65_sumout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[11]~46_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.datad(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout ),
	.datae(!\processador|FD|SOMA|Add0~65_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~22 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~22 .lut_mask = 64'h505F505F30303F3F;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N7
dffeas \processador|FD|fetchInstruction|PC|DOUT[11] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[11] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N27
cyclonev_lcell_comb \processador|FD|SOMA|Add0~65 (
// Equation(s):
// \processador|FD|SOMA|Add0~65_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [11] ) + ( GND ) + ( \processador|FD|SOMA|Add0~58  ))
// \processador|FD|SOMA|Add0~66  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [11] ) + ( GND ) + ( \processador|FD|SOMA|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~65_sumout ),
	.cout(\processador|FD|SOMA|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~65 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout  = SUM(( \processador|FD|SOMA|Add0~77_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78  = CARRY(( \processador|FD|SOMA|Add0~77_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|SOMA|Add0~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77 .lut_mask = 64'h0000FF7700000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~25 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~25_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( \processador|FD|SOMA|Add0~77_sumout  ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( \processador|FD|BancoReg|saidaA[12]~50_combout  ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout  ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(!\processador|FD|SOMA|Add0~77_sumout ),
	.datac(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[12]~50_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~25 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~25 .lut_mask = 64'h55550F0F00FF3333;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N19
dffeas \processador|FD|fetchInstruction|PC|DOUT[12] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~25_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[12] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N30
cyclonev_lcell_comb \processador|FD|SOMA|Add0~77 (
// Equation(s):
// \processador|FD|SOMA|Add0~77_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [12] ) + ( GND ) + ( \processador|FD|SOMA|Add0~66  ))
// \processador|FD|SOMA|Add0~78  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [12] ) + ( GND ) + ( \processador|FD|SOMA|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~77_sumout ),
	.cout(\processador|FD|SOMA|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~77 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N33
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout  = SUM(( \processador|FD|SOMA|Add0~85_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86  = CARRY(( \processador|FD|SOMA|Add0~85_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|SOMA|Add0~85_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85 .lut_mask = 64'h0000FF7700000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~27 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~27_combout  = ( \processador|FD|BancoReg|saidaA[13]~54_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) # 
// (\processador|FD|SOMA|Add0~85_sumout ) ) ) ) # ( !\processador|FD|BancoReg|saidaA[13]~54_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// \processador|FD|SOMA|Add0~85_sumout ) ) ) ) # ( \processador|FD|BancoReg|saidaA[13]~54_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[13]~54_combout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.datad(!\processador|FD|SOMA|Add0~85_sumout ),
	.datae(!\processador|FD|BancoReg|saidaA[13]~54_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~27 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~27 .lut_mask = 64'h53535353000FF0FF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N31
dffeas \processador|FD|fetchInstruction|PC|DOUT[13] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[13] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N33
cyclonev_lcell_comb \processador|FD|SOMA|Add0~85 (
// Equation(s):
// \processador|FD|SOMA|Add0~85_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [13] ) + ( GND ) + ( \processador|FD|SOMA|Add0~78  ))
// \processador|FD|SOMA|Add0~86  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [13] ) + ( GND ) + ( \processador|FD|SOMA|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~85_sumout ),
	.cout(\processador|FD|SOMA|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~85 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|SOMA|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N3
cyclonev_lcell_comb \processador|FD|saidaULA_final[13]~26 (
// Equation(s):
// \processador|FD|saidaULA_final[13]~26_combout  = (\processador|FD|saidaULA_final[0]~2_combout  & \processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datad(!\processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[13]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[13]~26 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[13]~26 .lut_mask = 64'h000F000F000F000F;
defparam \processador|FD|saidaULA_final[13]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N11
dffeas \processador|FD|memRAM|ram~47 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[13]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~47 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N59
dffeas \processador|FD|memRAM|ram~79 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[13]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~79 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N57
cyclonev_lcell_comb \processador|FD|memRAM|ram~121 (
// Equation(s):
// \processador|FD|memRAM|ram~121_combout  = ( \processador|FD|memRAM|ram~79_q  & ( \processador|FD|result_slt [0] & ( ((\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|saidaULA_final~35_combout )) # (\processador|FD|memRAM|ram~47_q ) ) ) ) 
// # ( !\processador|FD|memRAM|ram~79_q  & ( \processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~47_q  & (!\processador|FD|saidaULA_final~35_combout  & !\processador|FD|saidaULA_final[0]~3_combout )) ) ) ) # ( \processador|FD|memRAM|ram~79_q  & ( 
// !\processador|FD|result_slt [0] & ( (\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|memRAM|ram~47_q ) ) ) ) # ( !\processador|FD|memRAM|ram~79_q  & ( !\processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~47_q  & 
// !\processador|FD|saidaULA_final[0]~3_combout ) ) ) )

	.dataa(!\processador|FD|memRAM|ram~47_q ),
	.datab(gnd),
	.datac(!\processador|FD|saidaULA_final~35_combout ),
	.datad(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datae(!\processador|FD|memRAM|ram~79_q ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~121 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~121 .lut_mask = 64'h550055FF50005FFF;
defparam \processador|FD|memRAM|ram~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N21
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[13]~24 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[13]~24_combout  = ( \processador|FD|saidaULA_final[13]~26_combout  & ( \processador|FD|memRAM|ram~121_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~85_sumout ))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[6]~5_combout ))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ) ) ) ) # ( !\processador|FD|saidaULA_final[13]~26_combout  & ( \processador|FD|memRAM|ram~121_combout  
// & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & \processador|FD|SOMA|Add0~85_sumout )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// (((\processador|FD|muxULAram|saida_MUX[25]~0_combout )) # (\processador|FD|saida_ext[6]~5_combout ))) ) ) ) # ( \processador|FD|saidaULA_final[13]~26_combout  & ( !\processador|FD|memRAM|ram~121_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|SOMA|Add0~85_sumout ) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[6]~5_combout  & 
// (!\processador|FD|muxULAram|saida_MUX[25]~0_combout ))) ) ) ) # ( !\processador|FD|saidaULA_final[13]~26_combout  & ( !\processador|FD|memRAM|ram~121_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~85_sumout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[6]~5_combout )))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datab(!\processador|FD|saida_ext[6]~5_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datad(!\processador|FD|SOMA|Add0~85_sumout ),
	.datae(!\processador|FD|saidaULA_final[13]~26_combout ),
	.dataf(!\processador|FD|memRAM|ram~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[13]~24 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[13]~24 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \processador|FD|muxULAram|saida_MUX[13]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~499feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~499feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[13]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~499feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~499feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~499feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~499feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N2
dffeas \processador|FD|BancoReg|registrador~499 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~499feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~499 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~499 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N56
dffeas \processador|FD|BancoReg|registrador~243 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~243feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~243 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~243 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1820 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1820_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|BancoReg|registrador~243_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|BancoReg|registrador~499_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|BancoReg|registrador~115_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// \processador|FD|BancoReg|registrador~371_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~499_q ),
	.datab(!\processador|FD|BancoReg|registrador~371_q ),
	.datac(!\processador|FD|BancoReg|registrador~243_q ),
	.datad(!\processador|FD|BancoReg|registrador~115_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1820_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1820 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1820 .lut_mask = 64'h333300FF55550F0F;
defparam \processador|FD|BancoReg|registrador~1820 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N17
dffeas \processador|FD|BancoReg|registrador~467 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~467 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~467 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N47
dffeas \processador|FD|BancoReg|registrador~83 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~83 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~83 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1819 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1819_combout  = ( \processador|FD|BancoReg|registrador~339_q  & ( \processador|FD|BancoReg|registrador~211_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~29_combout )) # (\processador|FD|BancoReg|registrador~467_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~83_q )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~339_q  & ( \processador|FD|BancoReg|registrador~211_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~467_q  & ((\processador|FD|fetchInstruction|ROM|memROM~29_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~83_q )))) ) ) ) # ( \processador|FD|BancoReg|registrador~339_q  & ( !\processador|FD|BancoReg|registrador~211_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~29_combout )) # (\processador|FD|BancoReg|registrador~467_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|BancoReg|registrador~83_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~339_q  & ( !\processador|FD|BancoReg|registrador~211_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~467_q  & ((\processador|FD|fetchInstruction|ROM|memROM~29_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|BancoReg|registrador~83_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datab(!\processador|FD|BancoReg|registrador~467_q ),
	.datac(!\processador|FD|BancoReg|registrador~83_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datae(!\processador|FD|BancoReg|registrador~339_q ),
	.dataf(!\processador|FD|BancoReg|registrador~211_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1819_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1819 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1819 .lut_mask = 64'h0522AF220577AF77;
defparam \processador|FD|BancoReg|registrador~1819 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1821 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1821_combout  = ( \processador|FD|BancoReg|registrador~403_q  & ( \processador|FD|BancoReg|registrador~275_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~29_combout )) # (\processador|FD|BancoReg|registrador~531_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~147_q )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~403_q  & ( \processador|FD|BancoReg|registrador~275_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~531_q  & ((\processador|FD|fetchInstruction|ROM|memROM~29_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~147_q )))) ) ) ) # ( \processador|FD|BancoReg|registrador~403_q  & ( !\processador|FD|BancoReg|registrador~275_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~29_combout )) # (\processador|FD|BancoReg|registrador~531_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|BancoReg|registrador~147_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~403_q  & ( !\processador|FD|BancoReg|registrador~275_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~531_q  & ((\processador|FD|fetchInstruction|ROM|memROM~29_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|BancoReg|registrador~147_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~531_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datac(!\processador|FD|BancoReg|registrador~147_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datae(!\processador|FD|BancoReg|registrador~403_q ),
	.dataf(!\processador|FD|BancoReg|registrador~275_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1821_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1821 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1821 .lut_mask = 64'h0344CF440377CF77;
defparam \processador|FD|BancoReg|registrador~1821 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N23
dffeas \processador|FD|BancoReg|registrador~435DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~435DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~435DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~435DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1818 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1818_combout  = ( \processador|FD|BancoReg|registrador~307_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~435DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~179_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~307_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~435DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~179_q ))) ) ) ) # ( \processador|FD|BancoReg|registrador~307_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # 
// (\processador|FD|BancoReg|registrador~51_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~307_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|BancoReg|registrador~51_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~28_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~51_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datac(!\processador|FD|BancoReg|registrador~435DUPLICATE_q ),
	.datad(!\processador|FD|BancoReg|registrador~179_q ),
	.datae(!\processador|FD|BancoReg|registrador~307_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1818_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1818 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1818 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \processador|FD|BancoReg|registrador~1818 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N54
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[13]~74 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[13]~74_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((\processador|FD|BancoReg|registrador~1819_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~1818_combout )))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((\processador|FD|BancoReg|registrador~1821_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~1820_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1820_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1819_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1821_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1818_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[13]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[13]~74 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[13]~74 .lut_mask = 64'h048C0404048C8C8C;
defparam \processador|FD|BancoReg|saidaB[13]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N21
cyclonev_lcell_comb \processador|FD|ULA_bit14|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit13|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[14]~58_combout  & (\processador|FD|soma1inv|Add0~41_sumout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|BancoReg|saidaA[14]~58_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|soma1inv|Add0~41_sumout ))) # 
// (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & ((\processador|FD|soma1inv|Add0~41_sumout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) ) ) # ( !\processador|FD|ULA_bit13|soma|Add1~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ((!\processador|FD|BancoReg|saidaA[14]~58_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & !\processador|FD|soma1inv|Add0~41_sumout )) # (\processador|FD|BancoReg|saidaA[14]~58_combout  & ((\processador|FD|soma1inv|Add0~41_sumout ))))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (((\processador|FD|soma1inv|Add0~41_sumout ) # (\processador|FD|BancoReg|saidaA[14]~58_combout ))))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[14]~58_combout ),
	.datad(!\processador|FD|soma1inv|Add0~41_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit13|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit14|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit14|Muxao|saida_MUX~1 .lut_mask = 64'hA11DA11D09970997;
defparam \processador|FD|ULA_bit14|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N21
cyclonev_lcell_comb \processador|FD|saidaULA_final[14]~23 (
// Equation(s):
// \processador|FD|saidaULA_final[14]~23_combout  = ( \processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout  & ( \processador|FD|saidaULA_final[0]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[14]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[14]~23 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[14]~23 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|saidaULA_final[14]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N41
dffeas \processador|FD|memRAM|ram~48 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[14]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~48 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N20
dffeas \processador|FD|memRAM|ram~80 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[14]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~80 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N18
cyclonev_lcell_comb \processador|FD|memRAM|ram~118 (
// Equation(s):
// \processador|FD|memRAM|ram~118_combout  = ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~35_combout  & ((!\processador|FD|saidaULA_final[0]~3_combout  & (\processador|FD|memRAM|ram~48_q )) # 
// (\processador|FD|saidaULA_final[0]~3_combout  & ((\processador|FD|memRAM|ram~80_q ))))) # (\processador|FD|saidaULA_final~35_combout  & (((\processador|FD|memRAM|ram~80_q )))) ) ) # ( !\processador|FD|result_slt [0] & ( 
// (!\processador|FD|saidaULA_final[0]~3_combout  & (\processador|FD|memRAM|ram~48_q )) # (\processador|FD|saidaULA_final[0]~3_combout  & ((\processador|FD|memRAM|ram~80_q ))) ) )

	.dataa(!\processador|FD|saidaULA_final~35_combout ),
	.datab(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datac(!\processador|FD|memRAM|ram~48_q ),
	.datad(!\processador|FD|memRAM|ram~80_q ),
	.datae(gnd),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~118 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~118 .lut_mask = 64'h0C3F0C3F087F087F;
defparam \processador|FD|memRAM|ram~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N39
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[14]~21 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[14]~21_combout  = ( \processador|FD|saidaULA_final[14]~23_combout  & ( \processador|FD|memRAM|ram~118_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~73_sumout ))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[5]~7_combout ))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ) ) ) ) # ( !\processador|FD|saidaULA_final[14]~23_combout  & ( \processador|FD|memRAM|ram~118_combout  
// & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~73_sumout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[5]~7_combout 
// )))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|muxULAram|saida_MUX[25]~33_combout )) ) ) ) # ( \processador|FD|saidaULA_final[14]~23_combout  & ( !\processador|FD|memRAM|ram~118_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~73_sumout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[5]~7_combout )))) 
// # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (!\processador|FD|muxULAram|saida_MUX[25]~33_combout )) ) ) ) # ( !\processador|FD|saidaULA_final[14]~23_combout  & ( !\processador|FD|memRAM|ram~118_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~73_sumout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[5]~7_combout )))) 
// ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datac(!\processador|FD|saida_ext[5]~7_combout ),
	.datad(!\processador|FD|SOMA|Add0~73_sumout ),
	.datae(!\processador|FD|saidaULA_final[14]~23_combout ),
	.dataf(!\processador|FD|memRAM|ram~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[14]~21 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[14]~21 .lut_mask = 64'h028A46CE139B57DF;
defparam \processador|FD|muxULAram|saida_MUX[14]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N38
dffeas \processador|FD|BancoReg|registrador~1044 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1044_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1044 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1044 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N34
dffeas \processador|FD|BancoReg|registrador~980 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~980 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~980 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N40
dffeas \processador|FD|BancoReg|registrador~1012 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1012 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1012 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N44
dffeas \processador|FD|BancoReg|registrador~916 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~916 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~916 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N37
dffeas \processador|FD|BancoReg|registrador~884 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~884 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~884 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~852feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~852feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~852feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~852feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~852feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~852feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N25
dffeas \processador|FD|BancoReg|registrador~852 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~852feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~852 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~852 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~820feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~820feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~820feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~820feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~820feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~820feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N46
dffeas \processador|FD|BancoReg|registrador~820 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~820feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~820 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~820 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1794 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1794_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~820_q 
// )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~852_q )))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~884_q )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  
// & (\processador|FD|BancoReg|registrador~916_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~916_q ),
	.datac(!\processador|FD|BancoReg|registrador~884_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~852_q ),
	.datag(!\processador|FD|BancoReg|registrador~820_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1794_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1794 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1794 .lut_mask = 64'h0A550A770AFF0A77;
defparam \processador|FD|BancoReg|registrador~1794 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N55
dffeas \processador|FD|BancoReg|registrador~948 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~948 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~948 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1234 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1234_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~1794_combout  & (((\processador|FD|BancoReg|registrador~948_q  & 
// \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|BancoReg|registrador~1794_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~980_q )))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~1794_combout  & (((\processador|FD|BancoReg|registrador~1012_q  & \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # 
// (\processador|FD|BancoReg|registrador~1794_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~1044_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1044_q ),
	.datab(!\processador|FD|BancoReg|registrador~980_q ),
	.datac(!\processador|FD|BancoReg|registrador~1012_q ),
	.datad(!\processador|FD|BancoReg|registrador~1794_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~948_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1234 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1234 .lut_mask = 64'h00FF00FF0F330F55;
defparam \processador|FD|BancoReg|registrador~1234 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1786 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1786_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~308_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~340_q ))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~372_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) 
// # (\processador|FD|BancoReg|registrador~404_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~340_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~372_q ),
	.datad(!\processador|FD|BancoReg|registrador~404_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~308_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1786_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1786 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1786 .lut_mask = 64'h1D1D0C3F33333333;
defparam \processador|FD|BancoReg|registrador~1786 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N25
dffeas \processador|FD|BancoReg|registrador~436 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~436 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~436 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1226 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1226_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1786_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1786_combout  & ((\processador|FD|BancoReg|registrador~436_q ))) # (\processador|FD|BancoReg|registrador~1786_combout  & (\processador|FD|BancoReg|registrador~468_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1786_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1786_combout  & ((\processador|FD|BancoReg|registrador~500_q ))) # (\processador|FD|BancoReg|registrador~1786_combout  & (\processador|FD|BancoReg|registrador~532_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~468_q ),
	.datab(!\processador|FD|BancoReg|registrador~532_q ),
	.datac(!\processador|FD|BancoReg|registrador~500_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1786_combout ),
	.datag(!\processador|FD|BancoReg|registrador~436_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1226 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1226 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1226 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~724feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~724feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~724feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~724feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~724feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~724feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N34
dffeas \processador|FD|BancoReg|registrador~724 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~724feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~724 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~724 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y11_N25
dffeas \processador|FD|BancoReg|registrador~788 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~788 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~788 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y14_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~756feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~756feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~756feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~756feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~756feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~756feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y14_N1
dffeas \processador|FD|BancoReg|registrador~756 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~756feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~756 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~756 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~596feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~596feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~596feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~596feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~596feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~596feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N4
dffeas \processador|FD|BancoReg|registrador~596 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~596feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~596 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~596 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~660feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~660feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~660feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~660feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~660feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~660feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N14
dffeas \processador|FD|BancoReg|registrador~660 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~660feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~660 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~660 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~628feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~628feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~628feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~628feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~628feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~628feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N23
dffeas \processador|FD|BancoReg|registrador~628 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~628feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~628 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~628 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N49
dffeas \processador|FD|BancoReg|registrador~564 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~564 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~564 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1790 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1790_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~564_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~596_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~628_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~660_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~596_q ),
	.datab(!\processador|FD|BancoReg|registrador~660_q ),
	.datac(!\processador|FD|BancoReg|registrador~628_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~564_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1790_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1790 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1790 .lut_mask = 64'h0F550F3300FF00FF;
defparam \processador|FD|BancoReg|registrador~1790 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N4
dffeas \processador|FD|BancoReg|registrador~692 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~692 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~692 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1230 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1230_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~1790_combout  & (((\processador|FD|BancoReg|registrador~692_q  & 
// \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|BancoReg|registrador~1790_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~724_q )))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~1790_combout  & (((\processador|FD|BancoReg|registrador~756_q  & \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # 
// (\processador|FD|BancoReg|registrador~1790_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~788_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~724_q ),
	.datab(!\processador|FD|BancoReg|registrador~788_q ),
	.datac(!\processador|FD|BancoReg|registrador~756_q ),
	.datad(!\processador|FD|BancoReg|registrador~1790_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~692_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1230 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1230 .lut_mask = 64'h00FF00FF0F550F33;
defparam \processador|FD|BancoReg|registrador~1230 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N8
dffeas \processador|FD|BancoReg|registrador~276DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~276feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~276DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~276DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~276DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1782 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1782_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~52_q 
// )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~84_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~116_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~148_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~148_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~116_q ),
	.datad(!\processador|FD|BancoReg|registrador~84_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~52_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1782_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1782 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1782 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \processador|FD|BancoReg|registrador~1782 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1222 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1222_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1782_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1782_combout  & ((\processador|FD|BancoReg|registrador~180_q ))) # (\processador|FD|BancoReg|registrador~1782_combout  & (\processador|FD|BancoReg|registrador~212_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1782_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1782_combout  & ((\processador|FD|BancoReg|registrador~244_q ))) # (\processador|FD|BancoReg|registrador~1782_combout  & (\processador|FD|BancoReg|registrador~276DUPLICATE_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~212_q ),
	.datab(!\processador|FD|BancoReg|registrador~276DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~244_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1782_combout ),
	.datag(!\processador|FD|BancoReg|registrador~180_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1222 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1222 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1222 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N6
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[14]~58 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[14]~58_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( ((!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1222_combout 
// )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((\processador|FD|BancoReg|registrador~1230_combout )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1226_combout )))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1234_combout )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1234_combout ),
	.datab(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1226_combout ),
	.datad(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1230_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1222_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[14]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[14]~58 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[14]~58 .lut_mask = 64'h0C001D003F001D00;
defparam \processador|FD|BancoReg|saidaA[14]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N36
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout  = SUM(( \processador|FD|SOMA|Add0~73_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74  = CARRY(( \processador|FD|SOMA|Add0~73_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|SOMA|Add0~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73 .lut_mask = 64'h0000FF7700000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N0
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~24 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~24_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// ((\processador|FD|BancoReg|saidaA[14]~58_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & (\processador|FD|SOMA|Add0~73_sumout )) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout  & ( 
// \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ((\processador|FD|BancoReg|saidaA[14]~58_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// (\processador|FD|SOMA|Add0~73_sumout )) ) ) ) # ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.datac(!\processador|FD|SOMA|Add0~73_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[14]~58_combout ),
	.datae(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~24 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~24 .lut_mask = 64'h4444777703CF03CF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N1
dffeas \processador|FD|fetchInstruction|PC|DOUT[14] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~24_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[14] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N36
cyclonev_lcell_comb \processador|FD|SOMA|Add0~73 (
// Equation(s):
// \processador|FD|SOMA|Add0~73_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [14] ) + ( GND ) + ( \processador|FD|SOMA|Add0~86  ))
// \processador|FD|SOMA|Add0~74  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [14] ) + ( GND ) + ( \processador|FD|SOMA|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~73_sumout ),
	.cout(\processador|FD|SOMA|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~73 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N39
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout  = SUM(( \processador|FD|SOMA|Add0~81_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82  = CARRY(( \processador|FD|SOMA|Add0~81_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|SOMA|Add0~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81 .lut_mask = 64'h0000FF7700000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~26 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~26_combout  = ( \processador|FD|BancoReg|saidaA[15]~62_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) # 
// (\processador|FD|SOMA|Add0~81_sumout ) ) ) ) # ( !\processador|FD|BancoReg|saidaA[15]~62_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// \processador|FD|SOMA|Add0~81_sumout ) ) ) ) # ( \processador|FD|BancoReg|saidaA[15]~62_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[15]~62_combout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.datac(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout ),
	.datad(!\processador|FD|SOMA|Add0~81_sumout ),
	.datae(!\processador|FD|BancoReg|saidaA[15]~62_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~26 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~26 .lut_mask = 64'h474747470033CCFF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N14
dffeas \processador|FD|fetchInstruction|PC|DOUT[15] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[15] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N39
cyclonev_lcell_comb \processador|FD|SOMA|Add0~81 (
// Equation(s):
// \processador|FD|SOMA|Add0~81_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [15] ) + ( GND ) + ( \processador|FD|SOMA|Add0~74  ))
// \processador|FD|SOMA|Add0~82  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [15] ) + ( GND ) + ( \processador|FD|SOMA|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~81_sumout ),
	.cout(\processador|FD|SOMA|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~81 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout  = SUM(( \processador|FD|SOMA|Add0~93_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~2_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94  = CARRY(( \processador|FD|SOMA|Add0~93_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~2_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|SOMA|Add0~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93 .lut_mask = 64'h0000FF7700000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N45
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~29 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~29_combout  = ( \processador|FD|BancoReg|saidaA[16]~66_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) # 
// (\processador|FD|SOMA|Add0~93_sumout ) ) ) ) # ( !\processador|FD|BancoReg|saidaA[16]~66_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// \processador|FD|SOMA|Add0~93_sumout ) ) ) ) # ( \processador|FD|BancoReg|saidaA[16]~66_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~20_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[16]~66_combout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & (\processador|FD|fetchInstruction|ROM|memROM~20_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.datab(!\processador|FD|SOMA|Add0~93_sumout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~20_combout ),
	.datad(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout ),
	.datae(!\processador|FD|BancoReg|saidaA[16]~66_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~29 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~29 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N47
dffeas \processador|FD|fetchInstruction|PC|DOUT[16] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~29_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[16] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N42
cyclonev_lcell_comb \processador|FD|SOMA|Add0~93 (
// Equation(s):
// \processador|FD|SOMA|Add0~93_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [16] ) + ( GND ) + ( \processador|FD|SOMA|Add0~82  ))
// \processador|FD|SOMA|Add0~94  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [16] ) + ( GND ) + ( \processador|FD|SOMA|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~93_sumout ),
	.cout(\processador|FD|SOMA|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~93 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N45
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout  = SUM(( \processador|FD|SOMA|Add0~101_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102  = CARRY(( \processador|FD|SOMA|Add0~101_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|SOMA|Add0~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101 .lut_mask = 64'h0000FF7700000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N36
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~31 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~31_combout  = ( \processador|FD|BancoReg|saidaA[17]~70_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) # 
// (\processador|FD|SOMA|Add0~101_sumout ) ) ) ) # ( !\processador|FD|BancoReg|saidaA[17]~70_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (\processador|FD|SOMA|Add0~101_sumout  & 
// \processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) ) ) ) # ( \processador|FD|BancoReg|saidaA[17]~70_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[17]~70_combout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout ),
	.datac(!\processador|FD|SOMA|Add0~101_sumout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[17]~70_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~31 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~31 .lut_mask = 64'h55335533000FFF0F;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N37
dffeas \processador|FD|fetchInstruction|PC|DOUT[17] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~31_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[17] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N45
cyclonev_lcell_comb \processador|FD|SOMA|Add0~101 (
// Equation(s):
// \processador|FD|SOMA|Add0~101_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [17] ) + ( GND ) + ( \processador|FD|SOMA|Add0~94  ))
// \processador|FD|SOMA|Add0~102  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [17] ) + ( GND ) + ( \processador|FD|SOMA|Add0~94  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~101_sumout ),
	.cout(\processador|FD|SOMA|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~101 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|SOMA|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N21
cyclonev_lcell_comb \processador|FD|saidaULA_final[17]~30 (
// Equation(s):
// \processador|FD|saidaULA_final[17]~30_combout  = ( !\processador|FD|saidaULA_final~35_combout  & ( \processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|Equal11~0_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~22_combout ) ) 
// ) ) # ( !\processador|FD|saidaULA_final~35_combout  & ( !\processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~22_combout  & \processador|UC|Equal11~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~22_combout ),
	.datac(!\processador|UC|Equal11~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|saidaULA_final~35_combout ),
	.dataf(!\processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[17]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[17]~30 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[17]~30 .lut_mask = 64'h03030000F3F30000;
defparam \processador|FD|saidaULA_final[17]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N55
dffeas \processador|FD|memRAM|ram~51 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[17]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~51 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N32
dffeas \processador|FD|memRAM|ram~83 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[17]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~83 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~83 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N30
cyclonev_lcell_comb \processador|FD|memRAM|ram~125 (
// Equation(s):
// \processador|FD|memRAM|ram~125_combout  = ( \processador|FD|memRAM|ram~83_q  & ( \processador|FD|result_slt [0] & ( ((\processador|FD|saidaULA_final~35_combout ) # (\processador|FD|saidaULA_final[0]~3_combout )) # (\processador|FD|memRAM|ram~51_q ) ) ) ) 
// # ( !\processador|FD|memRAM|ram~83_q  & ( \processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~51_q  & (!\processador|FD|saidaULA_final[0]~3_combout  & !\processador|FD|saidaULA_final~35_combout )) ) ) ) # ( \processador|FD|memRAM|ram~83_q  & ( 
// !\processador|FD|result_slt [0] & ( (\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|memRAM|ram~51_q ) ) ) ) # ( !\processador|FD|memRAM|ram~83_q  & ( !\processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~51_q  & 
// !\processador|FD|saidaULA_final[0]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|memRAM|ram~51_q ),
	.datac(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datad(!\processador|FD|saidaULA_final~35_combout ),
	.datae(!\processador|FD|memRAM|ram~83_q ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~125 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~125 .lut_mask = 64'h30303F3F30003FFF;
defparam \processador|FD|memRAM|ram~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[17]~28 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[17]~28_combout  = ( \processador|FD|saidaULA_final[17]~30_combout  & ( \processador|FD|memRAM|ram~125_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~101_sumout ))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[17]~11_combout ))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ) ) ) ) # ( !\processador|FD|saidaULA_final[17]~30_combout  & ( 
// \processador|FD|memRAM|ram~125_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|SOMA|Add0~101_sumout  & !\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// (((\processador|FD|muxULAram|saida_MUX[25]~0_combout )) # (\processador|FD|saida_ext[17]~11_combout ))) ) ) ) # ( \processador|FD|saidaULA_final[17]~30_combout  & ( !\processador|FD|memRAM|ram~125_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~0_combout ) # (\processador|FD|SOMA|Add0~101_sumout )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[17]~11_combout  
// & ((!\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) ) ) ) # ( !\processador|FD|saidaULA_final[17]~30_combout  & ( !\processador|FD|memRAM|ram~125_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~101_sumout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[17]~11_combout )))) ) ) )

	.dataa(!\processador|FD|saida_ext[17]~11_combout ),
	.datab(!\processador|FD|SOMA|Add0~101_sumout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datae(!\processador|FD|saidaULA_final[17]~30_combout ),
	.dataf(!\processador|FD|memRAM|ram~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[17]~28 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[17]~28 .lut_mask = 64'h350035F0350F35FF;
defparam \processador|FD|muxULAram|saida_MUX[17]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~343feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~343feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~343feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~343feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~343feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~343feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N19
dffeas \processador|FD|BancoReg|registrador~343DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~343feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~343DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~343DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~343DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N2
dffeas \processador|FD|BancoReg|registrador~471DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~471feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~471DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~471DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~471DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1739 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1739_combout  = ( \processador|FD|BancoReg|registrador~87_q  & ( \processador|FD|BancoReg|registrador~215_q  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~343DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~471DUPLICATE_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~87_q  & ( \processador|FD|BancoReg|registrador~215_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~343DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~471DUPLICATE_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~29_combout )))) ) ) ) # ( \processador|FD|BancoReg|registrador~87_q  & ( !\processador|FD|BancoReg|registrador~215_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~343DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~471DUPLICATE_q ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~29_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~87_q  & ( !\processador|FD|BancoReg|registrador~215_q  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~343DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((\processador|FD|BancoReg|registrador~471DUPLICATE_q ))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datab(!\processador|FD|BancoReg|registrador~343DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~471DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datae(!\processador|FD|BancoReg|registrador~87_q ),
	.dataf(!\processador|FD|BancoReg|registrador~215_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1739_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1739 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1739 .lut_mask = 64'h220A770A225F775F;
defparam \processador|FD|BancoReg|registrador~1739 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N49
dffeas \processador|FD|BancoReg|registrador~375 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~375feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~375 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~375 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1740 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1740_combout  = ( \processador|FD|BancoReg|registrador~119_q  & ( \processador|FD|BancoReg|registrador~247_q  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~375_q 
// )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~503_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~119_q  & ( 
// \processador|FD|BancoReg|registrador~247_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~375_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~503_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~29_combout )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~119_q  & ( !\processador|FD|BancoReg|registrador~247_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~375_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~503_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~29_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~119_q  & ( !\processador|FD|BancoReg|registrador~247_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~375_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~503_q ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~375_q ),
	.datab(!\processador|FD|BancoReg|registrador~503_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datae(!\processador|FD|BancoReg|registrador~119_q ),
	.dataf(!\processador|FD|BancoReg|registrador~247_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1740_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1740 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1740 .lut_mask = 64'h50305F30503F5F3F;
defparam \processador|FD|BancoReg|registrador~1740 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N26
dffeas \processador|FD|BancoReg|registrador~407 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~407feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~407 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~407 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1741 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1741_combout  = ( \processador|FD|BancoReg|registrador~151_q  & ( \processador|FD|BancoReg|registrador~535_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (((\processador|FD|BancoReg|registrador~407_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// ((\processador|FD|BancoReg|registrador~279_q )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~151_q  & ( \processador|FD|BancoReg|registrador~535_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (((\processador|FD|BancoReg|registrador~407_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((\processador|FD|BancoReg|registrador~279_q )))) ) ) ) # ( \processador|FD|BancoReg|registrador~151_q  & ( !\processador|FD|BancoReg|registrador~535_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~407_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// ((\processador|FD|BancoReg|registrador~279_q )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~151_q  & ( !\processador|FD|BancoReg|registrador~535_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~407_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((\processador|FD|BancoReg|registrador~279_q )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|BancoReg|registrador~407_q ),
	.datad(!\processador|FD|BancoReg|registrador~279_q ),
	.datae(!\processador|FD|BancoReg|registrador~151_q ),
	.dataf(!\processador|FD|BancoReg|registrador~535_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1741_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1741 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1741 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \processador|FD|BancoReg|registrador~1741 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N2
dffeas \processador|FD|BancoReg|registrador~439 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~439 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~439 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1738 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1738_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|BancoReg|registrador~183_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|BancoReg|registrador~439_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|BancoReg|registrador~55_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// \processador|FD|BancoReg|registrador~311_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~439_q ),
	.datab(!\processador|FD|BancoReg|registrador~55_q ),
	.datac(!\processador|FD|BancoReg|registrador~183_q ),
	.datad(!\processador|FD|BancoReg|registrador~311_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1738_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1738 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1738 .lut_mask = 64'h00FF333355550F0F;
defparam \processador|FD|BancoReg|registrador~1738 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N24
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[17]~90 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[17]~90_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~1739_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((\processador|FD|BancoReg|registrador~1738_combout )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~1741_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~1740_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1739_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1740_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1741_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1738_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[17]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[17]~90 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[17]~90 .lut_mask = 64'h470003004700CF00;
defparam \processador|FD|BancoReg|saidaB[17]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N27
cyclonev_lcell_comb \processador|FD|ULA_bit18|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit17|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~25_sumout  & (\processador|FD|BancoReg|saidaA[18]~74_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ 
// (\processador|UC|UC_ULA|ULActrl[1]~3_combout )))) # (\processador|FD|soma1inv|Add0~25_sumout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|BancoReg|saidaA[18]~74_combout  $ (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|UC|UC_ULA|ULActrl[1]~3_combout ) # (\processador|FD|BancoReg|saidaA[18]~74_combout ))))) ) ) # ( !\processador|FD|ULA_bit17|soma|Add1~0_combout  & ( 
// (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|soma1inv|Add0~25_sumout  & (!\processador|FD|BancoReg|saidaA[18]~74_combout  & !\processador|UC|UC_ULA|ULActrl[1]~3_combout )) # (\processador|FD|soma1inv|Add0~25_sumout  & 
// (\processador|FD|BancoReg|saidaA[18]~74_combout )))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (((\processador|FD|BancoReg|saidaA[18]~74_combout ) # (\processador|FD|soma1inv|Add0~25_sumout ))))) ) 
// )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datab(!\processador|FD|soma1inv|Add0~25_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[18]~74_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit17|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit18|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit18|Muxao|saida_MUX~1 .lut_mask = 64'hC217C21729172917;
defparam \processador|FD|ULA_bit18|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N12
cyclonev_lcell_comb \processador|FD|saidaULA_final[18]~27 (
// Equation(s):
// \processador|FD|saidaULA_final[18]~27_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~21_combout  & ( \processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout  & ( !\processador|FD|saidaULA_final~35_combout  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~21_combout  & ( \processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout  & ( (!\processador|FD|saidaULA_final~35_combout  & !\processador|UC|Equal11~0_combout ) ) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~21_combout  & ( !\processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout  & ( (!\processador|FD|saidaULA_final~35_combout  & \processador|UC|Equal11~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|saidaULA_final~35_combout ),
	.datac(!\processador|UC|Equal11~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~21_combout ),
	.dataf(!\processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[18]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[18]~27 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[18]~27 .lut_mask = 64'h00000C0CC0C0CCCC;
defparam \processador|FD|saidaULA_final[18]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N25
dffeas \processador|FD|memRAM|ram~52 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[18]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~52 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N59
dffeas \processador|FD|memRAM|ram~84 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[18]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~84 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~84 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N57
cyclonev_lcell_comb \processador|FD|memRAM|ram~122 (
// Equation(s):
// \processador|FD|memRAM|ram~122_combout  = ( \processador|FD|memRAM|ram~84_q  & ( \processador|FD|result_slt [0] & ( ((\processador|FD|memRAM|ram~52_q ) # (\processador|FD|saidaULA_final~35_combout )) # (\processador|FD|saidaULA_final[0]~3_combout ) ) ) ) 
// # ( !\processador|FD|memRAM|ram~84_q  & ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final[0]~3_combout  & (!\processador|FD|saidaULA_final~35_combout  & \processador|FD|memRAM|ram~52_q )) ) ) ) # ( \processador|FD|memRAM|ram~84_q  & ( 
// !\processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~52_q ) # (\processador|FD|saidaULA_final[0]~3_combout ) ) ) ) # ( !\processador|FD|memRAM|ram~84_q  & ( !\processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final[0]~3_combout  & 
// \processador|FD|memRAM|ram~52_q ) ) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datab(!\processador|FD|saidaULA_final~35_combout ),
	.datac(!\processador|FD|memRAM|ram~52_q ),
	.datad(gnd),
	.datae(!\processador|FD|memRAM|ram~84_q ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~122 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~122 .lut_mask = 64'h0A0A5F5F08087F7F;
defparam \processador|FD|memRAM|ram~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N45
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[18]~25 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[18]~25_combout  = ( \processador|FD|saida_ext[18]~8_combout  & ( \processador|FD|memRAM|ram~122_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|SOMA|Add0~89_sumout )) # 
// (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((\processador|FD|saidaULA_final[18]~27_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout ) ) ) ) # ( !\processador|FD|saida_ext[18]~8_combout  & ( 
// \processador|FD|memRAM|ram~122_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|SOMA|Add0~89_sumout )) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// ((\processador|FD|saidaULA_final[18]~27_combout ))))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) ) ) ) # ( \processador|FD|saida_ext[18]~8_combout  & ( 
// !\processador|FD|memRAM|ram~122_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|SOMA|Add0~89_sumout )) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// ((\processador|FD|saidaULA_final[18]~27_combout ))))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((!\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) ) ) ) # ( !\processador|FD|saida_ext[18]~8_combout  & ( 
// !\processador|FD|memRAM|ram~122_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|SOMA|Add0~89_sumout )) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// ((\processador|FD|saidaULA_final[18]~27_combout ))))) ) ) )

	.dataa(!\processador|FD|SOMA|Add0~89_sumout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datac(!\processador|FD|saidaULA_final[18]~27_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datae(!\processador|FD|saida_ext[18]~8_combout ),
	.dataf(!\processador|FD|memRAM|ram~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[18]~25 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[18]~25 .lut_mask = 64'h440C770C443F773F;
defparam \processador|FD|muxULAram|saida_MUX[18]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N55
dffeas \processador|FD|BancoReg|registrador~664 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~664 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~664 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N49
dffeas \processador|FD|BancoReg|registrador~632 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~632 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~632 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~600feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~600feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~600feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~600feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~600feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~600feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N35
dffeas \processador|FD|BancoReg|registrador~600 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~600feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~600 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~600 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~568feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~568feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~568feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~568feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~568feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~568feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N19
dffeas \processador|FD|BancoReg|registrador~568 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~568feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~568 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~568 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1710 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1710_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~568_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~600_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~632_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~664_q ))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~664_q ),
	.datac(!\processador|FD|BancoReg|registrador~632_q ),
	.datad(!\processador|FD|BancoReg|registrador~600_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~568_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1710_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1710 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1710 .lut_mask = 64'h0A5F1B1B55555555;
defparam \processador|FD|BancoReg|registrador~1710 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N32
dffeas \processador|FD|BancoReg|registrador~792 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~792 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~792 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N38
dffeas \processador|FD|BancoReg|registrador~760 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~760 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~760 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N53
dffeas \processador|FD|BancoReg|registrador~728 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~728 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~728 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~696feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~696feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~696feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~696feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~696feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~696feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N1
dffeas \processador|FD|BancoReg|registrador~696 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~696feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~696 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~696 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1166 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1166_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|BancoReg|registrador~1710_combout  & (((\processador|FD|BancoReg|registrador~696_q  & 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout ))))) # (\processador|FD|BancoReg|registrador~1710_combout  & ((((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~728_q ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|BancoReg|registrador~1710_combout  & (((\processador|FD|BancoReg|registrador~760_q  & (\processador|FD|mux_JR|saida_MUX[2]~3_combout ))))) # 
// (\processador|FD|BancoReg|registrador~1710_combout  & ((((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~792_q ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1710_combout ),
	.datab(!\processador|FD|BancoReg|registrador~792_q ),
	.datac(!\processador|FD|BancoReg|registrador~760_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~728_q ),
	.datag(!\processador|FD|BancoReg|registrador~696_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1166 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1166 .lut_mask = 64'h550A551B555F551B;
defparam \processador|FD|BancoReg|registrador~1166 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N43
dffeas \processador|FD|BancoReg|registrador~344DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~344feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~344DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~344DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~344DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1706 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1706_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~312_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~344DUPLICATE_q ))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~376_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~408_q ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~344DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~376_q ),
	.datad(!\processador|FD|BancoReg|registrador~408_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~312_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1706_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1706 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1706 .lut_mask = 64'h1B1B0A5F55555555;
defparam \processador|FD|BancoReg|registrador~1706 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1162 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1162_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1706_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1706_combout  & ((\processador|FD|BancoReg|registrador~440_q ))) # (\processador|FD|BancoReg|registrador~1706_combout  & (\processador|FD|BancoReg|registrador~472_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1706_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~1706_combout  & (\processador|FD|BancoReg|registrador~504_q )) # (\processador|FD|BancoReg|registrador~1706_combout  & ((\processador|FD|BancoReg|registrador~536_q )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~472_q ),
	.datac(!\processador|FD|BancoReg|registrador~504_q ),
	.datad(!\processador|FD|BancoReg|registrador~536_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1706_combout ),
	.datag(!\processador|FD|BancoReg|registrador~440_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1162 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1162 .lut_mask = 64'h05050505BBBBAAFF;
defparam \processador|FD|BancoReg|registrador~1162 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1048feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1048feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1048feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1048feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1048feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1048feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N7
dffeas \processador|FD|BancoReg|registrador~1048 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1048feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1048_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1048 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1048 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~984feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~984feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~984feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~984feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~984feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~984feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N17
dffeas \processador|FD|BancoReg|registrador~984 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~984feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~984 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~984 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1016feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1016feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1016feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1016feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1016feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1016feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N29
dffeas \processador|FD|BancoReg|registrador~1016 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1016feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1016 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1016 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N35
dffeas \processador|FD|BancoReg|registrador~920 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~920 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~920 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N43
dffeas \processador|FD|BancoReg|registrador~888 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~888 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~888 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N2
dffeas \processador|FD|BancoReg|registrador~856 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~856 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~856 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N17
dffeas \processador|FD|BancoReg|registrador~824 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~824 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~824 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1714 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1714_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~824_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~856_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~888_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~920_q ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~920_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~888_q ),
	.datad(!\processador|FD|BancoReg|registrador~856_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~824_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1714_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1714 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1714 .lut_mask = 64'h0C3F1D1D33333333;
defparam \processador|FD|BancoReg|registrador~1714 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N16
dffeas \processador|FD|BancoReg|registrador~952 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~952 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~952 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1170 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1170_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1714_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1714_combout  & ((\processador|FD|BancoReg|registrador~952_q ))) # (\processador|FD|BancoReg|registrador~1714_combout  & (\processador|FD|BancoReg|registrador~984_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1714_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1714_combout  & ((\processador|FD|BancoReg|registrador~1016_q ))) # (\processador|FD|BancoReg|registrador~1714_combout  & (\processador|FD|BancoReg|registrador~1048_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1048_q ),
	.datab(!\processador|FD|BancoReg|registrador~984_q ),
	.datac(!\processador|FD|BancoReg|registrador~1016_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1714_combout ),
	.datag(!\processador|FD|BancoReg|registrador~952_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1170 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1170 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1170 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N7
dffeas \processador|FD|BancoReg|registrador~248 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~248feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~248 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N55
dffeas \processador|FD|BancoReg|registrador~152DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~152feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~152DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~152DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~152DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y13_N44
dffeas \processador|FD|BancoReg|registrador~88DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~88DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~88DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~88DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1702 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1702_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~56_q 
// )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~88DUPLICATE_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~120_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~152DUPLICATE_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~152DUPLICATE_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~120_q ),
	.datad(!\processador|FD|BancoReg|registrador~88DUPLICATE_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~56_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1702_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1702 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1702 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \processador|FD|BancoReg|registrador~1702 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1158 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1158_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~1702_combout  & (((\processador|FD|BancoReg|registrador~184_q  & 
// \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|BancoReg|registrador~1702_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~216_q )))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~1702_combout  & (((\processador|FD|BancoReg|registrador~248_q  & \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # 
// (\processador|FD|BancoReg|registrador~1702_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~280_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~280_q ),
	.datab(!\processador|FD|BancoReg|registrador~216_q ),
	.datac(!\processador|FD|BancoReg|registrador~248_q ),
	.datad(!\processador|FD|BancoReg|registrador~1702_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~184_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1158 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1158 .lut_mask = 64'h00FF00FF0F330F55;
defparam \processador|FD|BancoReg|registrador~1158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N36
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[18]~74 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[18]~74_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1158_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1166_combout )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( ((!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1162_combout )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((\processador|FD|BancoReg|registrador~1170_combout )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1166_combout ),
	.datab(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1162_combout ),
	.datad(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1170_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1158_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[18]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[18]~74 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[18]~74 .lut_mask = 64'h1D000C001D003F00;
defparam \processador|FD|BancoReg|saidaA[18]~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout  = SUM(( \processador|FD|SOMA|Add0~89_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90  = CARRY(( \processador|FD|SOMA|Add0~89_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datad(!\processador|FD|SOMA|Add0~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89 .lut_mask = 64'h0000F7F7000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N24
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~28 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~28_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// (\processador|FD|BancoReg|saidaA[18]~74_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ((\processador|FD|SOMA|Add0~89_sumout ))) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout  & ( 
// \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & (\processador|FD|BancoReg|saidaA[18]~74_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// ((\processador|FD|SOMA|Add0~89_sumout ))) ) ) ) # ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout ) # 
// (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[18]~74_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datad(!\processador|FD|SOMA|Add0~89_sumout ),
	.datae(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~28 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~28 .lut_mask = 64'hA0A0F5F522772277;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N26
dffeas \processador|FD|fetchInstruction|PC|DOUT[18] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~28_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[18] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N48
cyclonev_lcell_comb \processador|FD|SOMA|Add0~89 (
// Equation(s):
// \processador|FD|SOMA|Add0~89_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [18] ) + ( GND ) + ( \processador|FD|SOMA|Add0~102  ))
// \processador|FD|SOMA|Add0~90  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [18] ) + ( GND ) + ( \processador|FD|SOMA|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~89_sumout ),
	.cout(\processador|FD|SOMA|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~89 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|SOMA|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N51
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout  = SUM(( \processador|FD|SOMA|Add0~97_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98  = CARRY(( \processador|FD|SOMA|Add0~97_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|SOMA|Add0~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97 .lut_mask = 64'h0000FF7700000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~30 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~30_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( \processador|FD|SOMA|Add0~97_sumout  ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( \processador|FD|BancoReg|saidaA[19]~78_combout  ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout  ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~27_combout  ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[19]~78_combout ),
	.datad(!\processador|FD|SOMA|Add0~97_sumout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~30 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~30 .lut_mask = 64'h555533330F0F00FF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N14
dffeas \processador|FD|fetchInstruction|PC|DOUT[19] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~30_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[19] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N51
cyclonev_lcell_comb \processador|FD|SOMA|Add0~97 (
// Equation(s):
// \processador|FD|SOMA|Add0~97_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [19] ) + ( GND ) + ( \processador|FD|SOMA|Add0~90  ))
// \processador|FD|SOMA|Add0~98  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [19] ) + ( GND ) + ( \processador|FD|SOMA|Add0~90  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~97_sumout ),
	.cout(\processador|FD|SOMA|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~97 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|SOMA|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N54
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout  = SUM(( \processador|FD|SOMA|Add0~109_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110  = CARRY(( \processador|FD|SOMA|Add0~109_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datad(!\processador|FD|SOMA|Add0~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109 .lut_mask = 64'h0000F7F7000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~33 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~33_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( \processador|FD|SOMA|Add0~109_sumout  ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( \processador|FD|BancoReg|saidaA[20]~82_combout  ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout  ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~29_combout  ) ) )

	.dataa(!\processador|FD|SOMA|Add0~109_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[20]~82_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datad(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~33 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~33 .lut_mask = 64'h0F0F00FF33335555;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N31
dffeas \processador|FD|fetchInstruction|PC|DOUT[20] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~33_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[20] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N54
cyclonev_lcell_comb \processador|FD|SOMA|Add0~109 (
// Equation(s):
// \processador|FD|SOMA|Add0~109_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [20] ) + ( GND ) + ( \processador|FD|SOMA|Add0~98  ))
// \processador|FD|SOMA|Add0~110  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [20] ) + ( GND ) + ( \processador|FD|SOMA|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~109_sumout ),
	.cout(\processador|FD|SOMA|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~109 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N42
cyclonev_lcell_comb \processador|FD|saidaULA_final[20]~32 (
// Equation(s):
// \processador|FD|saidaULA_final[20]~32_combout  = ( \processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout  & ( (!\processador|FD|saidaULA_final~35_combout  & ((!\processador|UC|Equal11~0_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~6_combout ))) 
// ) ) # ( !\processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout  & ( (!\processador|FD|saidaULA_final~35_combout  & (\processador|UC|Equal11~0_combout  & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|saidaULA_final~35_combout ),
	.datac(!\processador|UC|Equal11~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[20]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[20]~32 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[20]~32 .lut_mask = 64'h000C000CC0CCC0CC;
defparam \processador|FD|saidaULA_final[20]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N34
dffeas \processador|FD|memRAM|ram~54 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[20]~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~54 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N41
dffeas \processador|FD|memRAM|ram~86 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[20]~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~86 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~86 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N39
cyclonev_lcell_comb \processador|FD|memRAM|ram~127 (
// Equation(s):
// \processador|FD|memRAM|ram~127_combout  = ( \processador|FD|memRAM|ram~86_q  & ( \processador|FD|result_slt [0] & ( ((\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|saidaULA_final~35_combout )) # (\processador|FD|memRAM|ram~54_q ) ) ) ) 
// # ( !\processador|FD|memRAM|ram~86_q  & ( \processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~54_q  & (!\processador|FD|saidaULA_final~35_combout  & !\processador|FD|saidaULA_final[0]~3_combout )) ) ) ) # ( \processador|FD|memRAM|ram~86_q  & ( 
// !\processador|FD|result_slt [0] & ( (\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|memRAM|ram~54_q ) ) ) ) # ( !\processador|FD|memRAM|ram~86_q  & ( !\processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~54_q  & 
// !\processador|FD|saidaULA_final[0]~3_combout ) ) ) )

	.dataa(!\processador|FD|memRAM|ram~54_q ),
	.datab(gnd),
	.datac(!\processador|FD|saidaULA_final~35_combout ),
	.datad(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datae(!\processador|FD|memRAM|ram~86_q ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~127 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~127 .lut_mask = 64'h550055FF50005FFF;
defparam \processador|FD|memRAM|ram~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N51
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[20]~30 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[20]~30_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~0_combout  & ( \processador|FD|memRAM|ram~127_combout  & ( (\processador|FD|muxULAram|saida_MUX[25]~33_combout ) # 
// (\processador|FD|saidaULA_final[20]~32_combout ) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ( \processador|FD|memRAM|ram~127_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~109_sumout 
// ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[20]~12_combout )) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[25]~0_combout  & ( !\processador|FD|memRAM|ram~127_combout  & ( 
// (\processador|FD|saidaULA_final[20]~32_combout  & !\processador|FD|muxULAram|saida_MUX[25]~33_combout ) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ( !\processador|FD|memRAM|ram~127_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~109_sumout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[20]~12_combout )) ) ) )

	.dataa(!\processador|FD|saida_ext[20]~12_combout ),
	.datab(!\processador|FD|SOMA|Add0~109_sumout ),
	.datac(!\processador|FD|saidaULA_final[20]~32_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.dataf(!\processador|FD|memRAM|ram~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[20]~30 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[20]~30 .lut_mask = 64'h33550F0033550FFF;
defparam \processador|FD|muxULAram|saida_MUX[20]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N49
dffeas \processador|FD|BancoReg|registrador~474 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~474 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~474 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N49
dffeas \processador|FD|BancoReg|registrador~410DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~410feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~410DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~410DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~410DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1666 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1666_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~314_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~346_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~378_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~410DUPLICATE_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~346_q ),
	.datab(!\processador|FD|BancoReg|registrador~410DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~378_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~314_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1666_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1666 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1666 .lut_mask = 64'h0F000F0055FF33FF;
defparam \processador|FD|BancoReg|registrador~1666 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N16
dffeas \processador|FD|BancoReg|registrador~442DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~442feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~442DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~442DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~442DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1130 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1130_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1666_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1666_combout  & ((\processador|FD|BancoReg|registrador~442DUPLICATE_q ))) # (\processador|FD|BancoReg|registrador~1666_combout  & 
// (\processador|FD|BancoReg|registrador~474_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1666_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1666_combout  & (\processador|FD|BancoReg|registrador~506_q )) # (\processador|FD|BancoReg|registrador~1666_combout  & ((\processador|FD|BancoReg|registrador~538_q 
// )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~474_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~506_q ),
	.datad(!\processador|FD|BancoReg|registrador~538_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1666_combout ),
	.datag(!\processador|FD|BancoReg|registrador~442DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1130 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1130 .lut_mask = 64'h03030303DDDDCCFF;
defparam \processador|FD|BancoReg|registrador~1130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~730feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~730feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[20]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~730feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~730feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~730feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~730feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N43
dffeas \processador|FD|BancoReg|registrador~730 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~730feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~730 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~730 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~762feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~762feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[20]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~762feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~762feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~762feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~762feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N52
dffeas \processador|FD|BancoReg|registrador~762 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~762feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~762 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~762 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N14
dffeas \processador|FD|BancoReg|registrador~794 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~794 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~794 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N7
dffeas \processador|FD|BancoReg|registrador~666 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~666 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~666 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~634feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~634feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[20]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~634feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~634feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~634feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~634feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N16
dffeas \processador|FD|BancoReg|registrador~634 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~634feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~634 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~634 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N40
dffeas \processador|FD|BancoReg|registrador~602 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~602 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~602 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~570feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~570feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[20]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~570feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~570feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~570feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~570feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N40
dffeas \processador|FD|BancoReg|registrador~570 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~570feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~570 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~570 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1670 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1670_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~570_q 
// )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~602_q )))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~634_q )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  
// & (\processador|FD|BancoReg|registrador~666_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~666_q ),
	.datac(!\processador|FD|BancoReg|registrador~634_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~602_q ),
	.datag(!\processador|FD|BancoReg|registrador~570_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1670_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1670 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1670 .lut_mask = 64'h0A550A770AFF0A77;
defparam \processador|FD|BancoReg|registrador~1670 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N13
dffeas \processador|FD|BancoReg|registrador~698 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~698 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~698 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1134 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1134_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1670_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1670_combout  & ((\processador|FD|BancoReg|registrador~698_q ))) # (\processador|FD|BancoReg|registrador~1670_combout  & (\processador|FD|BancoReg|registrador~730_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1670_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~1670_combout  & (\processador|FD|BancoReg|registrador~762_q )) # (\processador|FD|BancoReg|registrador~1670_combout  & ((\processador|FD|BancoReg|registrador~794_q )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~730_q ),
	.datac(!\processador|FD|BancoReg|registrador~762_q ),
	.datad(!\processador|FD|BancoReg|registrador~794_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1670_combout ),
	.datag(!\processador|FD|BancoReg|registrador~698_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1134 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1134 .lut_mask = 64'h05050505BBBBAAFF;
defparam \processador|FD|BancoReg|registrador~1134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~986feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~986feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[20]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~986feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~986feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~986feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~986feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N35
dffeas \processador|FD|BancoReg|registrador~986 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~986feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~986 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~986 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1050feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1050feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[20]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1050feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1050feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1050feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1050feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N14
dffeas \processador|FD|BancoReg|registrador~1050 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1050feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1050_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1050 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1050 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N38
dffeas \processador|FD|BancoReg|registrador~1018 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1018 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1018 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N53
dffeas \processador|FD|BancoReg|registrador~922 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~922 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~922 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N49
dffeas \processador|FD|BancoReg|registrador~890 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~890 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~890 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N46
dffeas \processador|FD|BancoReg|registrador~858 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~858 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~858 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N47
dffeas \processador|FD|BancoReg|registrador~826 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~826 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~826 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1674 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1674_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~826_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~858_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~890_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~922_q ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~922_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~890_q ),
	.datad(!\processador|FD|BancoReg|registrador~858_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~826_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1674_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1674 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1674 .lut_mask = 64'h0C3F1D1D33333333;
defparam \processador|FD|BancoReg|registrador~1674 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~954feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~954feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[20]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~954feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~954feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~954feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~954feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N47
dffeas \processador|FD|BancoReg|registrador~954 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~954feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~954 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~954 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1138 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1138_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1674_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1674_combout  & ((\processador|FD|BancoReg|registrador~954_q ))) # (\processador|FD|BancoReg|registrador~1674_combout  & (\processador|FD|BancoReg|registrador~986_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1674_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1674_combout  & ((\processador|FD|BancoReg|registrador~1018_q ))) # (\processador|FD|BancoReg|registrador~1674_combout  & (\processador|FD|BancoReg|registrador~1050_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~986_q ),
	.datab(!\processador|FD|BancoReg|registrador~1050_q ),
	.datac(!\processador|FD|BancoReg|registrador~1018_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1674_combout ),
	.datag(!\processador|FD|BancoReg|registrador~954_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1138 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1138 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1138 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N55
dffeas \processador|FD|BancoReg|registrador~154DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~154DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~154DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~154DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1662 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1662_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~58_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~90_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~122_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~154DUPLICATE_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~154DUPLICATE_q ),
	.datab(!\processador|FD|BancoReg|registrador~90_q ),
	.datac(!\processador|FD|BancoReg|registrador~122_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~58_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1662_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1662 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1662 .lut_mask = 64'h0F000F0033FF55FF;
defparam \processador|FD|BancoReg|registrador~1662 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1126 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1126_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~1662_combout  & (((\processador|FD|BancoReg|registrador~186_q  & 
// \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|BancoReg|registrador~1662_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~218_q )))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~1662_combout  & (((\processador|FD|BancoReg|registrador~250_q  & \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # 
// (\processador|FD|BancoReg|registrador~1662_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~282_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~218_q ),
	.datab(!\processador|FD|BancoReg|registrador~282_q ),
	.datac(!\processador|FD|BancoReg|registrador~250_q ),
	.datad(!\processador|FD|BancoReg|registrador~1662_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~186_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1126 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1126 .lut_mask = 64'h00FF00FF0F550F33;
defparam \processador|FD|BancoReg|registrador~1126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N42
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[20]~82 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[20]~82_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1126_combout 
// )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1134_combout )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1130_combout )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1138_combout )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1130_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1134_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1138_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1126_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[20]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[20]~82 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[20]~82 .lut_mask = 64'h084C0808084C4C4C;
defparam \processador|FD|BancoReg|saidaA[20]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N39
cyclonev_lcell_comb \processador|FD|ULA_bit20|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~17_sumout  & ( \processador|FD|BancoReg|saidaA[20]~82_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[20]~82_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit20|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit20|Muxao|saida_MUX~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|ULA_bit20|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N45
cyclonev_lcell_comb \processador|FD|ULA_bit21|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout  = ( \processador|FD|soma1inv|Add0~13_sumout  & ( \processador|FD|ULA_bit20|soma|Add1~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|BancoReg|saidaA[21]~86_combout )) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~13_sumout  & ( \processador|FD|ULA_bit20|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[21]~86_combout  
// & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) # (\processador|FD|BancoReg|saidaA[21]~86_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|UC|UC_ULA|ULActrl[1]~3_combout )) ) ) ) # ( \processador|FD|soma1inv|Add0~13_sumout  & ( 
// !\processador|FD|ULA_bit20|soma|Add1~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|BancoReg|saidaA[21]~86_combout  $ (((\processador|UC|UC_ULA|ULActrl[1]~3_combout ) # 
// (\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (((!\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & \processador|FD|BancoReg|saidaA[21]~86_combout )) # 
// (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~13_sumout  & ( !\processador|FD|ULA_bit20|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[21]~86_combout  & 
// (\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout )))) # (\processador|FD|BancoReg|saidaA[21]~86_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (!\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & !\processador|UC|UC_ULA|ULActrl[1]~3_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|UC|UC_ULA|ULActrl[1]~3_combout ))))) ) ) )

	.dataa(!\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[21]~86_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datae(!\processador|FD|soma1inv|Add0~13_sumout ),
	.dataf(!\processador|FD|ULA_bit20|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit21|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit21|Muxao|saida_MUX~1 .lut_mask = 64'h6403923FCC03303F;
defparam \processador|FD|ULA_bit21|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N57
cyclonev_lcell_comb \processador|FD|saidaULA_final[21]~34 (
// Equation(s):
// \processador|FD|saidaULA_final[21]~34_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~20_combout  & ( \processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout  & ( !\processador|FD|saidaULA_final~35_combout  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~20_combout  & ( \processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|Equal11~0_combout  & !\processador|FD|saidaULA_final~35_combout ) ) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~20_combout  & ( !\processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout  & ( (\processador|UC|Equal11~0_combout  & !\processador|FD|saidaULA_final~35_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|Equal11~0_combout ),
	.datad(!\processador|FD|saidaULA_final~35_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~20_combout ),
	.dataf(!\processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[21]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[21]~34 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[21]~34 .lut_mask = 64'h00000F00F000FF00;
defparam \processador|FD|saidaULA_final[21]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N56
dffeas \processador|FD|memRAM|ram~87 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[21]~106_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~87 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N52
dffeas \processador|FD|memRAM|ram~55 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[21]~106_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~55 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~55 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N15
cyclonev_lcell_comb \processador|FD|memRAM|ram~129 (
// Equation(s):
// \processador|FD|memRAM|ram~129_combout  = ( \processador|FD|saidaULA_final[0]~3_combout  & ( \processador|FD|result_slt [0] & ( \processador|FD|memRAM|ram~87_q  ) ) ) # ( !\processador|FD|saidaULA_final[0]~3_combout  & ( \processador|FD|result_slt [0] & ( 
// (!\processador|FD|saidaULA_final~35_combout  & ((\processador|FD|memRAM|ram~55_q ))) # (\processador|FD|saidaULA_final~35_combout  & (\processador|FD|memRAM|ram~87_q )) ) ) ) # ( \processador|FD|saidaULA_final[0]~3_combout  & ( !\processador|FD|result_slt 
// [0] & ( \processador|FD|memRAM|ram~87_q  ) ) ) # ( !\processador|FD|saidaULA_final[0]~3_combout  & ( !\processador|FD|result_slt [0] & ( \processador|FD|memRAM|ram~55_q  ) ) )

	.dataa(!\processador|FD|memRAM|ram~87_q ),
	.datab(gnd),
	.datac(!\processador|FD|memRAM|ram~55_q ),
	.datad(!\processador|FD|saidaULA_final~35_combout ),
	.datae(!\processador|FD|saidaULA_final[0]~3_combout ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~129 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~129 .lut_mask = 64'h0F0F55550F555555;
defparam \processador|FD|memRAM|ram~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N39
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[21]~32 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[21]~32_combout  = ( \processador|FD|saidaULA_final[21]~34_combout  & ( \processador|FD|memRAM|ram~129_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~117_sumout ))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[21]~0_combout ))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ) ) ) ) # ( !\processador|FD|saidaULA_final[21]~34_combout  & ( \processador|FD|memRAM|ram~129_combout 
//  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & \processador|FD|SOMA|Add0~117_sumout )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// (((\processador|FD|muxULAram|saida_MUX[25]~0_combout )) # (\processador|FD|saida_ext[21]~0_combout ))) ) ) ) # ( \processador|FD|saidaULA_final[21]~34_combout  & ( !\processador|FD|memRAM|ram~129_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|SOMA|Add0~117_sumout ) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[21]~0_combout  
// & (!\processador|FD|muxULAram|saida_MUX[25]~0_combout ))) ) ) ) # ( !\processador|FD|saidaULA_final[21]~34_combout  & ( !\processador|FD|memRAM|ram~129_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~117_sumout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[21]~0_combout )))) ) ) )

	.dataa(!\processador|FD|saida_ext[21]~0_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datad(!\processador|FD|SOMA|Add0~117_sumout ),
	.datae(!\processador|FD|saidaULA_final[21]~34_combout ),
	.dataf(!\processador|FD|memRAM|ram~129_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[21]~32 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[21]~32 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \processador|FD|muxULAram|saida_MUX[21]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~731feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~731feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~731feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~731feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~731feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~731feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N35
dffeas \processador|FD|BancoReg|registrador~731 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~731feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~731 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~731 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~795feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~795feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~795feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~795feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~795feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~795feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N1
dffeas \processador|FD|BancoReg|registrador~795 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~795feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~795 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~795 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~763feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~763feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~763feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~763feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~763feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~763feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N4
dffeas \processador|FD|BancoReg|registrador~763 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~763feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~763 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~763 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~635feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~635feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~635feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~635feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~635feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~635feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N46
dffeas \processador|FD|BancoReg|registrador~635 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~635feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~635 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~635 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~603feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~603feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~603feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~603feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~603feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~603feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N22
dffeas \processador|FD|BancoReg|registrador~603 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~603feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~603 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~603 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N26
dffeas \processador|FD|BancoReg|registrador~667 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~667 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~667 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~571feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~571feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~571feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~571feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~571feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~571feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N46
dffeas \processador|FD|BancoReg|registrador~571 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~571feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~571 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~571 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1650 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1650_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~571_q 
// )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~603_q )))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (\processador|FD|mux_JR|saida_MUX[0]~2_combout )) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~635_q )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (((\processador|FD|BancoReg|registrador~667_q )))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (\processador|FD|mux_JR|saida_MUX[0]~2_combout )) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~635_q ),
	.datad(!\processador|FD|BancoReg|registrador~603_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~667_q ),
	.datag(!\processador|FD|BancoReg|registrador~571_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1650_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1650 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1650 .lut_mask = 64'h193B1919193B3B3B;
defparam \processador|FD|BancoReg|registrador~1650 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~699feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~699feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~699feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~699feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~699feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~699feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N16
dffeas \processador|FD|BancoReg|registrador~699 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~699feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~699 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~699 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1118 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1118_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1650_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1650_combout  & ((\processador|FD|BancoReg|registrador~699_q ))) # (\processador|FD|BancoReg|registrador~1650_combout  & (\processador|FD|BancoReg|registrador~731_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1650_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1650_combout  & ((\processador|FD|BancoReg|registrador~763_q ))) # (\processador|FD|BancoReg|registrador~1650_combout  & (\processador|FD|BancoReg|registrador~795_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~731_q ),
	.datab(!\processador|FD|BancoReg|registrador~795_q ),
	.datac(!\processador|FD|BancoReg|registrador~763_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1650_combout ),
	.datag(!\processador|FD|BancoReg|registrador~699_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1118 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1118 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N52
dffeas \processador|FD|BancoReg|registrador~411DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~411feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~411DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~411DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~411DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1646 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1646_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~315_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~347_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~379_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~411DUPLICATE_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~347_q ),
	.datab(!\processador|FD|BancoReg|registrador~411DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~379_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~315_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1646_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1646 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1646 .lut_mask = 64'h0F000F0055FF33FF;
defparam \processador|FD|BancoReg|registrador~1646 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N40
dffeas \processador|FD|BancoReg|registrador~443DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~443feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~443DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~443DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~443DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1114 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1114_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1646_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1646_combout  & ((\processador|FD|BancoReg|registrador~443DUPLICATE_q ))) # (\processador|FD|BancoReg|registrador~1646_combout  & 
// (\processador|FD|BancoReg|registrador~475_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1646_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1646_combout  & ((\processador|FD|BancoReg|registrador~507_q ))) # (\processador|FD|BancoReg|registrador~1646_combout  & (\processador|FD|BancoReg|registrador~539_q 
// ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~475_q ),
	.datab(!\processador|FD|BancoReg|registrador~539_q ),
	.datac(!\processador|FD|BancoReg|registrador~507_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1646_combout ),
	.datag(!\processador|FD|BancoReg|registrador~443DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1114 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1114 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N58
dffeas \processador|FD|BancoReg|registrador~1051 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1051_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1051 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1051 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1019feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1019feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1019feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1019feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1019feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1019feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N29
dffeas \processador|FD|BancoReg|registrador~1019 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1019feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1019 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1019 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~987feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~987feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~987feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~987feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~987feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~987feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N58
dffeas \processador|FD|BancoReg|registrador~987 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~987feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~987 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~987 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N35
dffeas \processador|FD|BancoReg|registrador~859 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~859 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~859 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N25
dffeas \processador|FD|BancoReg|registrador~923 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~923 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~923 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N38
dffeas \processador|FD|BancoReg|registrador~891 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~891 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~891 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~827feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~827feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~827feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~827feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~827feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~827feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N49
dffeas \processador|FD|BancoReg|registrador~827 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~827feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~827 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~827 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1654 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1654_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~827_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~859_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~891_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~923_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~859_q ),
	.datab(!\processador|FD|BancoReg|registrador~923_q ),
	.datac(!\processador|FD|BancoReg|registrador~891_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~827_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1654_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1654 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1654 .lut_mask = 64'h0F550F3300FF00FF;
defparam \processador|FD|BancoReg|registrador~1654 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N4
dffeas \processador|FD|BancoReg|registrador~955 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~955 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~955 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1122 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1122_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1654_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1654_combout  & (\processador|FD|BancoReg|registrador~955_q )) # (\processador|FD|BancoReg|registrador~1654_combout  & ((\processador|FD|BancoReg|registrador~987_q 
// )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1654_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~1654_combout  & ((\processador|FD|BancoReg|registrador~1019_q ))) # (\processador|FD|BancoReg|registrador~1654_combout  & (\processador|FD|BancoReg|registrador~1051_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1051_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1019_q ),
	.datad(!\processador|FD|BancoReg|registrador~987_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1654_combout ),
	.datag(!\processador|FD|BancoReg|registrador~955_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1122 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1122 .lut_mask = 64'h03030303CCFFDDDD;
defparam \processador|FD|BancoReg|registrador~1122 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N20
dffeas \processador|FD|BancoReg|registrador~251 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~251feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~251 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~251 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1642 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1642_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~59_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~91_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~123_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~155_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~91_q ),
	.datab(!\processador|FD|BancoReg|registrador~155_q ),
	.datac(!\processador|FD|BancoReg|registrador~123_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~59_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1642_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1642 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1642 .lut_mask = 64'h0F000F0055FF33FF;
defparam \processador|FD|BancoReg|registrador~1642 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1110 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1110_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1642_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1642_combout  & ((\processador|FD|BancoReg|registrador~187_q ))) # (\processador|FD|BancoReg|registrador~1642_combout  & (\processador|FD|BancoReg|registrador~219_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1642_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1642_combout  & ((\processador|FD|BancoReg|registrador~251_q ))) # (\processador|FD|BancoReg|registrador~1642_combout  & (\processador|FD|BancoReg|registrador~283_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~283_q ),
	.datab(!\processador|FD|BancoReg|registrador~219_q ),
	.datac(!\processador|FD|BancoReg|registrador~251_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1642_combout ),
	.datag(!\processador|FD|BancoReg|registrador~187_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1110 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1110 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N54
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[21]~86 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[21]~86_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1110_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1118_combout )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( ((!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1114_combout )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((\processador|FD|BancoReg|registrador~1122_combout )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1118_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1114_combout ),
	.datad(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1122_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1110_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[21]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[21]~86 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[21]~86 .lut_mask = 64'h1B000A001B005F00;
defparam \processador|FD|BancoReg|saidaA[21]~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N57
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout  = SUM(( \processador|FD|SOMA|Add0~117_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~118  = CARRY(( \processador|FD|SOMA|Add0~117_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\processador|FD|SOMA|Add0~117_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117 .lut_mask = 64'h0000FF5F000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N36
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~35 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~35_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// ((\processador|FD|BancoReg|saidaA[21]~86_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & (\processador|FD|SOMA|Add0~117_sumout )) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout  & ( 
// \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ((\processador|FD|BancoReg|saidaA[21]~86_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// (\processador|FD|SOMA|Add0~117_sumout )) ) ) ) # ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # 
// (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout ) ) ) )

	.dataa(!\processador|FD|SOMA|Add0~117_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[21]~86_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datae(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~35 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~35 .lut_mask = 64'hF000FF0F35353535;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N38
dffeas \processador|FD|fetchInstruction|PC|DOUT[21] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~35_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[21] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N57
cyclonev_lcell_comb \processador|FD|SOMA|Add0~117 (
// Equation(s):
// \processador|FD|SOMA|Add0~117_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [21] ) + ( GND ) + ( \processador|FD|SOMA|Add0~110  ))
// \processador|FD|SOMA|Add0~118  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [21] ) + ( GND ) + ( \processador|FD|SOMA|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~117_sumout ),
	.cout(\processador|FD|SOMA|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~117 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N0
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout  = SUM(( \processador|FD|SOMA|Add0~105_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~118  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106  = CARRY(( \processador|FD|SOMA|Add0~105_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~118  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\processador|FD|SOMA|Add0~105_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105 .lut_mask = 64'h0000FF77000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N54
cyclonev_lcell_comb \processador|FD|Equal0~8 (
// Equation(s):
// \processador|FD|Equal0~8_combout  = ( !\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout  & (\processador|FD|Equal0~6_combout  & (!\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout  & 
// !\processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout ))) ) )

	.dataa(!\processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout ),
	.datab(!\processador|FD|Equal0~6_combout ),
	.datac(!\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|Equal0~8 .extended_lut = "off";
defparam \processador|FD|Equal0~8 .lut_mask = 64'h2000200000000000;
defparam \processador|FD|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|PC|DOUT[16]~3 (
// Equation(s):
// \processador|FD|fetchInstruction|PC|DOUT[16]~3_combout  = ( \processador|FD|Equal0~8_combout  & ( \processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout  & ( \processador|UC|Equal0~1_combout  ) ) ) # ( !\processador|FD|Equal0~8_combout  & ( 
// \processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout  & ( \processador|UC|Equal0~1_combout  ) ) ) # ( \processador|FD|Equal0~8_combout  & ( !\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout  & ( (!\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout  & 
// ((!\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout  & ((\processador|UC|palavraControle[12]~3_combout ))) # (\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout  & (\processador|UC|Equal0~1_combout )))) # 
// (\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout  & (\processador|UC|Equal0~1_combout )) ) ) ) # ( !\processador|FD|Equal0~8_combout  & ( !\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout  & ( \processador|UC|Equal0~1_combout  ) ) )

	.dataa(!\processador|UC|Equal0~1_combout ),
	.datab(!\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout ),
	.datac(!\processador|UC|palavraControle[12]~3_combout ),
	.datad(!\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout ),
	.datae(!\processador|FD|Equal0~8_combout ),
	.dataf(!\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PC|DOUT[16]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[16]~3 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PC|DOUT[16]~3 .lut_mask = 64'h55551D5555555555;
defparam \processador|FD|fetchInstruction|PC|DOUT[16]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~32 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~32_combout  = ( \processador|FD|Equal0~8_combout  & ( \processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout  & ( (!\processador|UC|Equal0~1_combout ) # (\processador|UC|palavraControle[12]~3_combout ) ) 
// ) ) # ( !\processador|FD|Equal0~8_combout  & ( \processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout  & ( (!\processador|UC|Equal0~1_combout ) # (\processador|UC|palavraControle[12]~3_combout ) ) ) ) # ( \processador|FD|Equal0~8_combout  & ( 
// !\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout  & ( (!\processador|UC|palavraControle[12]~3_combout  & ((!\processador|UC|Equal0~1_combout ) # ((!\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout  & 
// !\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout )))) # (\processador|UC|palavraControle[12]~3_combout  & (((\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout ) # (\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout )))) ) ) ) # ( 
// !\processador|FD|Equal0~8_combout  & ( !\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout  & ( (!\processador|UC|Equal0~1_combout ) # (\processador|UC|palavraControle[12]~3_combout ) ) ) )

	.dataa(!\processador|UC|Equal0~1_combout ),
	.datab(!\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout ),
	.datac(!\processador|UC|palavraControle[12]~3_combout ),
	.datad(!\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout ),
	.datae(!\processador|FD|Equal0~8_combout ),
	.dataf(!\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~32 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~32 .lut_mask = 64'hAFAFE3AFAFAFAFAF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N36
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~36 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~36_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( (\processador|UC|palavraControle[12]~3_combout  & (((\processador|FD|BancoReg|saidaA[22]~90_combout )))) ) ) # ( 
// \processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( ((!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout  & (((\processador|FD|SOMA|Add0~105_sumout  & \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~32_combout )))) # 
// (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout  & (((\processador|FD|SOMA|Add0~105_sumout  & \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~32_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~3_combout )))) ) )

	.dataa(!\processador|UC|palavraControle[12]~3_combout ),
	.datab(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[16]~3_combout ),
	.datad(!\processador|FD|SOMA|Add0~105_sumout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.dataf(!\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~32_combout ),
	.datag(!\processador|FD|BancoReg|saidaA[22]~90_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~36 .extended_lut = "on";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~36 .lut_mask = 64'h05050303050503FF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N38
dffeas \processador|FD|fetchInstruction|PC|DOUT[22] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~36_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[22] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N0
cyclonev_lcell_comb \processador|FD|SOMA|Add0~105 (
// Equation(s):
// \processador|FD|SOMA|Add0~105_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [22] ) + ( GND ) + ( \processador|FD|SOMA|Add0~118  ))
// \processador|FD|SOMA|Add0~106  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [22] ) + ( GND ) + ( \processador|FD|SOMA|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~105_sumout ),
	.cout(\processador|FD|SOMA|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~105 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|SOMA|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N39
cyclonev_lcell_comb \processador|FD|saidaULA_final[22]~31 (
// Equation(s):
// \processador|FD|saidaULA_final[22]~31_combout  = ( \processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout  & ( (!\processador|FD|saidaULA_final~35_combout  & ((!\processador|UC|Equal11~0_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~15_combout ))) 
// ) ) # ( !\processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (\processador|UC|Equal11~0_combout  & !\processador|FD|saidaULA_final~35_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(!\processador|UC|Equal11~0_combout ),
	.datac(!\processador|FD|saidaULA_final~35_combout ),
	.datad(gnd),
	.datae(!\processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[22]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[22]~31 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[22]~31 .lut_mask = 64'h1010D0D01010D0D0;
defparam \processador|FD|saidaULA_final[22]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N24
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[22]~29 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[22]~29_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( \processador|FD|saidaULA_final[22]~31_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// (((\processador|FD|muxULAram|saida_MUX[25]~33_combout ) # (\processador|FD|SOMA|Add0~105_sumout )))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (((!\processador|FD|muxULAram|saida_MUX[25]~33_combout )) # 
// (\processador|FD|memRAM|ram~126_combout ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( \processador|FD|saidaULA_final[22]~31_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// (((\processador|FD|SOMA|Add0~105_sumout  & !\processador|FD|muxULAram|saida_MUX[25]~33_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (((!\processador|FD|muxULAram|saida_MUX[25]~33_combout )) # (\processador|FD|memRAM|ram~126_combout 
// ))) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( !\processador|FD|saidaULA_final[22]~31_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~33_combout ) # 
// (\processador|FD|SOMA|Add0~105_sumout )))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|memRAM|ram~126_combout  & ((\processador|FD|muxULAram|saida_MUX[25]~33_combout )))) ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( !\processador|FD|saidaULA_final[22]~31_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (((\processador|FD|SOMA|Add0~105_sumout  & 
// !\processador|FD|muxULAram|saida_MUX[25]~33_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|memRAM|ram~126_combout  & ((\processador|FD|muxULAram|saida_MUX[25]~33_combout )))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datab(!\processador|FD|memRAM|ram~126_combout ),
	.datac(!\processador|FD|SOMA|Add0~105_sumout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.dataf(!\processador|FD|saidaULA_final[22]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[22]~29 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[22]~29 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \processador|FD|muxULAram|saida_MUX[22]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~988feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~988feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~988feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~988feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~988feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~988feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N56
dffeas \processador|FD|BancoReg|registrador~988 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~988feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~988 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~988 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N8
dffeas \processador|FD|BancoReg|registrador~1052 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1052_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1052 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1052 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1020feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1020feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1020feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1020feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1020feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1020feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N26
dffeas \processador|FD|BancoReg|registrador~1020 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1020feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1020 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1020 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N20
dffeas \processador|FD|BancoReg|registrador~924 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~924 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~924 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N26
dffeas \processador|FD|BancoReg|registrador~892 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~892 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~892 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N32
dffeas \processador|FD|BancoReg|registrador~860 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~860 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~860 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~828feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~828feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~828feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~828feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~828feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~828feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N1
dffeas \processador|FD|BancoReg|registrador~828 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~828feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~828 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~828 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1634 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1634_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~828_q 
// )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~860_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~892_q )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  
// & (\processador|FD|BancoReg|registrador~924_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~924_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~892_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~860_q ),
	.datag(!\processador|FD|BancoReg|registrador~828_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1634_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1634 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1634 .lut_mask = 64'h0C330C770CFF0C77;
defparam \processador|FD|BancoReg|registrador~1634 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~956feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~956feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~956feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~956feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~956feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~956feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N44
dffeas \processador|FD|BancoReg|registrador~956 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~956feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~956 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~956 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1106 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1106_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~1634_combout  & (((\processador|FD|BancoReg|registrador~956_q  & 
// \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|BancoReg|registrador~1634_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~988_q )))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~1634_combout  & (((\processador|FD|BancoReg|registrador~1020_q  & \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # 
// (\processador|FD|BancoReg|registrador~1634_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~1052_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~988_q ),
	.datab(!\processador|FD|BancoReg|registrador~1052_q ),
	.datac(!\processador|FD|BancoReg|registrador~1020_q ),
	.datad(!\processador|FD|BancoReg|registrador~1634_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~956_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1106 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1106 .lut_mask = 64'h00FF00FF0F550F33;
defparam \processador|FD|BancoReg|registrador~1106 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N43
dffeas \processador|FD|BancoReg|registrador~348DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~348feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~348DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~348DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~348DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N20
dffeas \processador|FD|BancoReg|registrador~316 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~316feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~316 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~316 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1626 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1626_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~316_q 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~348DUPLICATE_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~380_q )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((\processador|FD|BancoReg|registrador~412_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~348DUPLICATE_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~380_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~412_q ),
	.datag(!\processador|FD|BancoReg|registrador~316_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1626_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1626 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1626 .lut_mask = 64'h0C770C330C770CFF;
defparam \processador|FD|BancoReg|registrador~1626 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1098 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1098_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1626_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1626_combout  & ((\processador|FD|BancoReg|registrador~444_q ))) # (\processador|FD|BancoReg|registrador~1626_combout  & (\processador|FD|BancoReg|registrador~476_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1626_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1626_combout  & (\processador|FD|BancoReg|registrador~508_q )) # (\processador|FD|BancoReg|registrador~1626_combout  & ((\processador|FD|BancoReg|registrador~540_q )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~476_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~508_q ),
	.datad(!\processador|FD|BancoReg|registrador~540_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1626_combout ),
	.datag(!\processador|FD|BancoReg|registrador~444_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1098_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1098 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1098 .lut_mask = 64'h03030303DDDDCCFF;
defparam \processador|FD|BancoReg|registrador~1098 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N38
dffeas \processador|FD|BancoReg|registrador~796 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~796 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~796 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~764feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~764feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~764feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~764feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~764feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~764feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N25
dffeas \processador|FD|BancoReg|registrador~764 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~764feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~764 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~764 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N55
dffeas \processador|FD|BancoReg|registrador~732 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~732 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~732 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N19
dffeas \processador|FD|BancoReg|registrador~668 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~668 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~668 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~636feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~636feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~636feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~636feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~636feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~636feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N52
dffeas \processador|FD|BancoReg|registrador~636 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~636feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~636 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~636 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N37
dffeas \processador|FD|BancoReg|registrador~604 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~604 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~604 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N19
dffeas \processador|FD|BancoReg|registrador~572 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~572 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~572 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1630 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1630_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~572_q 
// )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~604_q )))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~636_q )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  
// & (\processador|FD|BancoReg|registrador~668_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~668_q ),
	.datac(!\processador|FD|BancoReg|registrador~636_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~604_q ),
	.datag(!\processador|FD|BancoReg|registrador~572_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1630_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1630 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1630 .lut_mask = 64'h0A550A770AFF0A77;
defparam \processador|FD|BancoReg|registrador~1630 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N1
dffeas \processador|FD|BancoReg|registrador~700 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~700 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~700 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1102 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1102_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1630_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1630_combout  & (\processador|FD|BancoReg|registrador~700_q )) # (\processador|FD|BancoReg|registrador~1630_combout  & ((\processador|FD|BancoReg|registrador~732_q 
// )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1630_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~1630_combout  & ((\processador|FD|BancoReg|registrador~764_q ))) # (\processador|FD|BancoReg|registrador~1630_combout  & (\processador|FD|BancoReg|registrador~796_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~796_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~764_q ),
	.datad(!\processador|FD|BancoReg|registrador~732_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1630_combout ),
	.datag(!\processador|FD|BancoReg|registrador~700_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1102 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1102 .lut_mask = 64'h03030303CCFFDDDD;
defparam \processador|FD|BancoReg|registrador~1102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N49
dffeas \processador|FD|BancoReg|registrador~156DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~156feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~156DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~156DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~156DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N55
dffeas \processador|FD|BancoReg|registrador~124DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~124DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~124DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~124DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1622 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1622_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~60_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~92_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~124DUPLICATE_q ))) # 
// (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~156DUPLICATE_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~92_q ),
	.datab(!\processador|FD|BancoReg|registrador~156DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~124DUPLICATE_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~60_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1622_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1622 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1622 .lut_mask = 64'h0F000F0055FF33FF;
defparam \processador|FD|BancoReg|registrador~1622 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1094 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1094_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1622_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1622_combout  & ((\processador|FD|BancoReg|registrador~188_q ))) # (\processador|FD|BancoReg|registrador~1622_combout  & (\processador|FD|BancoReg|registrador~220_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1622_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1622_combout  & ((\processador|FD|BancoReg|registrador~252_q ))) # (\processador|FD|BancoReg|registrador~1622_combout  & (\processador|FD|BancoReg|registrador~284_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~284_q ),
	.datab(!\processador|FD|BancoReg|registrador~220_q ),
	.datac(!\processador|FD|BancoReg|registrador~252_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1622_combout ),
	.datag(!\processador|FD|BancoReg|registrador~188_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1094_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1094 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1094 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1094 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N24
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[22]~90 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[22]~90_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( ((!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1094_combout 
// )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((\processador|FD|BancoReg|registrador~1102_combout )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1098_combout )))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1106_combout )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1106_combout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1098_combout ),
	.datad(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1102_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1094_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[22]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[22]~90 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[22]~90 .lut_mask = 64'h0C000C440CCC0C44;
defparam \processador|FD|BancoReg|saidaA[22]~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N39
cyclonev_lcell_comb \processador|FD|ULA_bit22|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~9_sumout  & ( \processador|FD|BancoReg|saidaA[22]~90_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[22]~90_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit22|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit22|Muxao|saida_MUX~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|ULA_bit22|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N33
cyclonev_lcell_comb \processador|FD|ULA_bit22|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit22|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~9_sumout  & ( !\processador|FD|BancoReg|saidaA[22]~90_combout  ) ) # ( !\processador|FD|soma1inv|Add0~9_sumout  & ( \processador|FD|BancoReg|saidaA[22]~90_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[22]~90_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit22|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit22|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit22|soma|Add0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \processador|FD|ULA_bit22|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N51
cyclonev_lcell_comb \processador|FD|ULA_bit17|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[17]~70_combout  & ( \processador|FD|soma1inv|Add0~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|soma1inv|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[17]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit17|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit17|Muxao|saida_MUX~0 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|ULA_bit17|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N57
cyclonev_lcell_comb \processador|FD|ULA_bit17|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit17|soma|Add0~0_combout  = ( \processador|FD|BancoReg|saidaA[17]~70_combout  & ( !\processador|FD|soma1inv|Add0~29_sumout  ) ) # ( !\processador|FD|BancoReg|saidaA[17]~70_combout  & ( \processador|FD|soma1inv|Add0~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|soma1inv|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[17]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit17|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit17|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit17|soma|Add0~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \processador|FD|ULA_bit17|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N30
cyclonev_lcell_comb \processador|FD|ULA_bit17|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit17|soma|Add1~1_combout  = ( \processador|FD|soma1inv|Add0~33_sumout  & ( \processador|FD|ULA_bit14|soma|Add1~1_combout  & ( (\processador|FD|ULA_bit17|soma|Add0~0_combout  & (((\processador|FD|soma1inv|Add0~37_sumout  & 
// \processador|FD|BancoReg|saidaA[15]~62_combout )) # (\processador|FD|BancoReg|saidaA[16]~66_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~33_sumout  & ( \processador|FD|ULA_bit14|soma|Add1~1_combout  & ( (\processador|FD|soma1inv|Add0~37_sumout  & 
// (\processador|FD|BancoReg|saidaA[16]~66_combout  & (\processador|FD|BancoReg|saidaA[15]~62_combout  & \processador|FD|ULA_bit17|soma|Add0~0_combout ))) ) ) ) # ( \processador|FD|soma1inv|Add0~33_sumout  & ( !\processador|FD|ULA_bit14|soma|Add1~1_combout  
// & ( (\processador|FD|ULA_bit17|soma|Add0~0_combout  & (((\processador|FD|BancoReg|saidaA[15]~62_combout ) # (\processador|FD|BancoReg|saidaA[16]~66_combout )) # (\processador|FD|soma1inv|Add0~37_sumout ))) ) ) ) # ( 
// !\processador|FD|soma1inv|Add0~33_sumout  & ( !\processador|FD|ULA_bit14|soma|Add1~1_combout  & ( (\processador|FD|BancoReg|saidaA[16]~66_combout  & (\processador|FD|ULA_bit17|soma|Add0~0_combout  & ((\processador|FD|BancoReg|saidaA[15]~62_combout ) # 
// (\processador|FD|soma1inv|Add0~37_sumout )))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~37_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[16]~66_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[15]~62_combout ),
	.datad(!\processador|FD|ULA_bit17|soma|Add0~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~33_sumout ),
	.dataf(!\processador|FD|ULA_bit14|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit17|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit17|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit17|soma|Add1~1 .lut_mask = 64'h0013007F00010037;
defparam \processador|FD|ULA_bit17|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N6
cyclonev_lcell_comb \processador|FD|ULA_bit19|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit19|soma|Add1~1_combout  = ( \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit17|soma|Add1~1_combout  & ( (!\processador|FD|soma1inv|Add0~21_sumout  & ((!\processador|FD|BancoReg|saidaA[19]~78_combout ) 
// # ((!\processador|FD|soma1inv|Add0~25_sumout  & !\processador|FD|BancoReg|saidaA[18]~74_combout )))) # (\processador|FD|soma1inv|Add0~21_sumout  & (!\processador|FD|BancoReg|saidaA[19]~78_combout  & (!\processador|FD|soma1inv|Add0~25_sumout  & 
// !\processador|FD|BancoReg|saidaA[18]~74_combout ))) ) ) ) # ( !\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit17|soma|Add1~1_combout  & ( (!\processador|FD|soma1inv|Add0~21_sumout  & 
// ((!\processador|FD|BancoReg|saidaA[19]~78_combout ) # ((!\processador|FD|soma1inv|Add0~25_sumout  & !\processador|FD|BancoReg|saidaA[18]~74_combout )))) # (\processador|FD|soma1inv|Add0~21_sumout  & (!\processador|FD|BancoReg|saidaA[19]~78_combout  & 
// (!\processador|FD|soma1inv|Add0~25_sumout  & !\processador|FD|BancoReg|saidaA[18]~74_combout ))) ) ) ) # ( \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit17|soma|Add1~1_combout  & ( 
// (!\processador|FD|soma1inv|Add0~21_sumout  & ((!\processador|FD|BancoReg|saidaA[19]~78_combout ) # ((!\processador|FD|soma1inv|Add0~25_sumout  & !\processador|FD|BancoReg|saidaA[18]~74_combout )))) # (\processador|FD|soma1inv|Add0~21_sumout  & 
// (!\processador|FD|BancoReg|saidaA[19]~78_combout  & (!\processador|FD|soma1inv|Add0~25_sumout  & !\processador|FD|BancoReg|saidaA[18]~74_combout ))) ) ) ) # ( !\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit17|soma|Add1~1_combout  & ( (!\processador|FD|soma1inv|Add0~21_sumout  & ((!\processador|FD|BancoReg|saidaA[19]~78_combout ) # ((!\processador|FD|soma1inv|Add0~25_sumout ) # (!\processador|FD|BancoReg|saidaA[18]~74_combout )))) # 
// (\processador|FD|soma1inv|Add0~21_sumout  & (!\processador|FD|BancoReg|saidaA[19]~78_combout  & ((!\processador|FD|soma1inv|Add0~25_sumout ) # (!\processador|FD|BancoReg|saidaA[18]~74_combout )))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~21_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[19]~78_combout ),
	.datac(!\processador|FD|soma1inv|Add0~25_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[18]~74_combout ),
	.datae(!\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit17|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit19|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit19|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit19|soma|Add1~1 .lut_mask = 64'hEEE8E888E888E888;
defparam \processador|FD|ULA_bit19|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N24
cyclonev_lcell_comb \processador|FD|ULA_bit22|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit22|soma|Add1~1_combout  = ( \processador|FD|ULA_bit22|soma|Add0~0_combout  & ( \processador|FD|ULA_bit19|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[21]~86_combout  & (\processador|FD|soma1inv|Add0~17_sumout  & 
// (\processador|FD|BancoReg|saidaA[20]~82_combout  & \processador|FD|soma1inv|Add0~13_sumout ))) # (\processador|FD|BancoReg|saidaA[21]~86_combout  & (((\processador|FD|soma1inv|Add0~17_sumout  & \processador|FD|BancoReg|saidaA[20]~82_combout )) # 
// (\processador|FD|soma1inv|Add0~13_sumout ))) ) ) ) # ( \processador|FD|ULA_bit22|soma|Add0~0_combout  & ( !\processador|FD|ULA_bit19|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[21]~86_combout  & (\processador|FD|soma1inv|Add0~13_sumout  & 
// ((\processador|FD|BancoReg|saidaA[20]~82_combout ) # (\processador|FD|soma1inv|Add0~17_sumout )))) # (\processador|FD|BancoReg|saidaA[21]~86_combout  & (((\processador|FD|soma1inv|Add0~13_sumout ) # (\processador|FD|BancoReg|saidaA[20]~82_combout )) # 
// (\processador|FD|soma1inv|Add0~17_sumout ))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~17_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[20]~82_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[21]~86_combout ),
	.datad(!\processador|FD|soma1inv|Add0~13_sumout ),
	.datae(!\processador|FD|ULA_bit22|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit19|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit22|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit22|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit22|soma|Add1~1 .lut_mask = 64'h0000077F0000011F;
defparam \processador|FD|ULA_bit22|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N36
cyclonev_lcell_comb \processador|FD|ULA_bit23|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout  = ( \processador|FD|soma1inv|Add0~5_sumout  & ( \processador|FD|ULA_bit22|soma|Add1~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|BancoReg|saidaA[23]~94_combout )) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~5_sumout  & ( \processador|FD|ULA_bit22|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[23]~94_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[1]~3_combout )) # (\processador|FD|BancoReg|saidaA[23]~94_combout  & (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout )) ) ) ) # ( \processador|FD|soma1inv|Add0~5_sumout  & ( 
// !\processador|FD|ULA_bit22|soma|Add1~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|BancoReg|saidaA[23]~94_combout  $ (((\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout ) # 
// (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (((\processador|FD|BancoReg|saidaA[23]~94_combout  & !\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout )) # 
// (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~5_sumout  & ( !\processador|FD|ULA_bit22|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[23]~94_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  
// & ((\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout )))) # (\processador|FD|BancoReg|saidaA[23]~94_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// !\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout )) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[23]~94_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datad(!\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~5_sumout ),
	.dataf(!\processador|FD|ULA_bit22|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit23|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit23|Muxao|saida_MUX~1 .lut_mask = 64'h4189975389895353;
defparam \processador|FD|ULA_bit23|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N21
cyclonev_lcell_comb \processador|FD|saidaULA_final[23]~33 (
// Equation(s):
// \processador|FD|saidaULA_final[23]~33_combout  = ( \processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout  & ( (!\processador|FD|saidaULA_final~35_combout  & ((!\processador|UC|Equal11~0_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~15_combout ))) 
// ) ) # ( !\processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout  & ( (!\processador|FD|saidaULA_final~35_combout  & (\processador|UC|Equal11~0_combout  & \processador|FD|fetchInstruction|ROM|memROM~15_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|saidaULA_final~35_combout ),
	.datac(!\processador|UC|Equal11~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[23]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[23]~33 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[23]~33 .lut_mask = 64'h000C000CC0CCC0CC;
defparam \processador|FD|saidaULA_final[23]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N7
dffeas \processador|FD|memRAM|ram~57 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[23]~114_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~57 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N20
dffeas \processador|FD|memRAM|ram~89 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[23]~114_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~89 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~89 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N18
cyclonev_lcell_comb \processador|FD|memRAM|ram~128 (
// Equation(s):
// \processador|FD|memRAM|ram~128_combout  = ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~35_combout  & ((!\processador|FD|saidaULA_final[0]~3_combout  & (\processador|FD|memRAM|ram~57_q )) # 
// (\processador|FD|saidaULA_final[0]~3_combout  & ((\processador|FD|memRAM|ram~89_q ))))) # (\processador|FD|saidaULA_final~35_combout  & (((\processador|FD|memRAM|ram~89_q )))) ) ) # ( !\processador|FD|result_slt [0] & ( 
// (!\processador|FD|saidaULA_final[0]~3_combout  & (\processador|FD|memRAM|ram~57_q )) # (\processador|FD|saidaULA_final[0]~3_combout  & ((\processador|FD|memRAM|ram~89_q ))) ) )

	.dataa(!\processador|FD|memRAM|ram~57_q ),
	.datab(!\processador|FD|saidaULA_final~35_combout ),
	.datac(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datad(!\processador|FD|memRAM|ram~89_q ),
	.datae(gnd),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~128 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~128 .lut_mask = 64'h505F505F407F407F;
defparam \processador|FD|memRAM|ram~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N9
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[23]~31 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[23]~31_combout  = ( \processador|FD|saidaULA_final[23]~33_combout  & ( \processador|FD|memRAM|ram~128_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|SOMA|Add0~113_sumout )) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ) ) ) ) # ( !\processador|FD|saidaULA_final[23]~33_combout  & ( 
// \processador|FD|memRAM|ram~128_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|SOMA|Add0~113_sumout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~15_combout )) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ))) ) ) ) # ( \processador|FD|saidaULA_final[23]~33_combout  & ( !\processador|FD|memRAM|ram~128_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|SOMA|Add0~113_sumout )) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) ) ) # ( !\processador|FD|saidaULA_final[23]~33_combout  & ( !\processador|FD|memRAM|ram~128_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|SOMA|Add0~113_sumout )) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~15_combout ))))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datac(!\processador|FD|SOMA|Add0~113_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(!\processador|FD|saidaULA_final[23]~33_combout ),
	.dataf(!\processador|FD|memRAM|ram~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[23]~31 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[23]~31 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \processador|FD|muxULAram|saida_MUX[23]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N2
dffeas \processador|FD|BancoReg|registrador~1053 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1053_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1053 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1053 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N44
dffeas \processador|FD|BancoReg|registrador~989 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~989 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~989 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N53
dffeas \processador|FD|BancoReg|registrador~1021 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1021 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1021 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N38
dffeas \processador|FD|BancoReg|registrador~925 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~925 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~925 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N7
dffeas \processador|FD|BancoReg|registrador~893 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~893 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~893 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N53
dffeas \processador|FD|BancoReg|registrador~861 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~861 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~861 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~829feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~829feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[23]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~829feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~829feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~829feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~829feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N59
dffeas \processador|FD|BancoReg|registrador~829 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~829feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~829 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~829 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1614 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1614_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~829_q 
// )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~861_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~893_q )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  
// & (\processador|FD|BancoReg|registrador~925_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~925_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~893_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~861_q ),
	.datag(!\processador|FD|BancoReg|registrador~829_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1614_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1614 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1614 .lut_mask = 64'h0C330C770CFF0C77;
defparam \processador|FD|BancoReg|registrador~1614 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~957feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~957feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[23]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~957feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~957feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~957feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~957feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N28
dffeas \processador|FD|BancoReg|registrador~957 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~957feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~957 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~957 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1090 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1090_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1614_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1614_combout  & ((\processador|FD|BancoReg|registrador~957_q ))) # (\processador|FD|BancoReg|registrador~1614_combout  & (\processador|FD|BancoReg|registrador~989_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1614_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1614_combout  & ((\processador|FD|BancoReg|registrador~1021_q ))) # (\processador|FD|BancoReg|registrador~1614_combout  & (\processador|FD|BancoReg|registrador~1053_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1053_q ),
	.datab(!\processador|FD|BancoReg|registrador~989_q ),
	.datac(!\processador|FD|BancoReg|registrador~1021_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1614_combout ),
	.datag(!\processador|FD|BancoReg|registrador~957_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1090_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1090 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1090 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1090 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N28
dffeas \processador|FD|BancoReg|registrador~477 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~477 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~477 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N7
dffeas \processador|FD|BancoReg|registrador~509 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~509 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~509 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N28
dffeas \processador|FD|BancoReg|registrador~413 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~413feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~413 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~413 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1606 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1606_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~317_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~349_q ))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~381_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~413_q ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~349_q ),
	.datac(!\processador|FD|BancoReg|registrador~381_q ),
	.datad(!\processador|FD|BancoReg|registrador~413_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~317_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1606_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1606 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1606 .lut_mask = 64'h1B1B0A5F55555555;
defparam \processador|FD|BancoReg|registrador~1606 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N19
dffeas \processador|FD|BancoReg|registrador~445 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~445 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~445 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1082 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1082_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1606_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1606_combout  & ((\processador|FD|BancoReg|registrador~445_q ))) # (\processador|FD|BancoReg|registrador~1606_combout  & (\processador|FD|BancoReg|registrador~477_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1606_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1606_combout  & ((\processador|FD|BancoReg|registrador~509_q ))) # (\processador|FD|BancoReg|registrador~1606_combout  & (\processador|FD|BancoReg|registrador~541_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~477_q ),
	.datab(!\processador|FD|BancoReg|registrador~541_q ),
	.datac(!\processador|FD|BancoReg|registrador~509_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1606_combout ),
	.datag(!\processador|FD|BancoReg|registrador~445_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1082_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1082 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1082 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1082 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~733feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~733feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[23]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~733feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~733feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~733feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~733feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N16
dffeas \processador|FD|BancoReg|registrador~733 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~733feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~733 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~733 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~765feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~765feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[23]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~765feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~765feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~765feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~765feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N34
dffeas \processador|FD|BancoReg|registrador~765 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~765feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~765 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~765 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N59
dffeas \processador|FD|BancoReg|registrador~605 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~605 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~605 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~669feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~669feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[23]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~669feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~669feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~669feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~669feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N43
dffeas \processador|FD|BancoReg|registrador~669 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~669feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~669 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~669 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N47
dffeas \processador|FD|BancoReg|registrador~637 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~637 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~637 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N10
dffeas \processador|FD|BancoReg|registrador~573 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~573 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~573 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1610 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1610_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~573_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~605_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~637_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~669_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~605_q ),
	.datab(!\processador|FD|BancoReg|registrador~669_q ),
	.datac(!\processador|FD|BancoReg|registrador~637_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~573_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1610_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1610 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1610 .lut_mask = 64'h0F000F0055FF33FF;
defparam \processador|FD|BancoReg|registrador~1610 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~797feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~797feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[23]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~797feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~797feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~797feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~797feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N14
dffeas \processador|FD|BancoReg|registrador~797 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~797feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~797 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~797 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N41
dffeas \processador|FD|BancoReg|registrador~701 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~701 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~701 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1086 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1086_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1610_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1610_combout  & (((\processador|FD|BancoReg|registrador~701_q )))) # (\processador|FD|BancoReg|registrador~1610_combout  & 
// (\processador|FD|BancoReg|registrador~733_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1610_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1610_combout  & (\processador|FD|BancoReg|registrador~765_q )) # (\processador|FD|BancoReg|registrador~1610_combout  & ((\processador|FD|BancoReg|registrador~797_q 
// )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~733_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~765_q ),
	.datad(!\processador|FD|BancoReg|registrador~1610_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~797_q ),
	.datag(!\processador|FD|BancoReg|registrador~701_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1086_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1086 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1086 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \processador|FD|BancoReg|registrador~1086 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N40
dffeas \processador|FD|BancoReg|registrador~285 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~285feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~285 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~285 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N4
dffeas \processador|FD|BancoReg|registrador~125 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~125 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~125 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1602 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1602_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~61_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~93_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~125_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~157_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~157_q ),
	.datab(!\processador|FD|BancoReg|registrador~93_q ),
	.datac(!\processador|FD|BancoReg|registrador~125_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~61_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1602_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1602 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1602 .lut_mask = 64'h0F000F0033FF55FF;
defparam \processador|FD|BancoReg|registrador~1602 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1078 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1078_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1602_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1602_combout  & ((\processador|FD|BancoReg|registrador~189_q ))) # (\processador|FD|BancoReg|registrador~1602_combout  & (\processador|FD|BancoReg|registrador~221_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1602_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1602_combout  & (\processador|FD|BancoReg|registrador~253_q )) # (\processador|FD|BancoReg|registrador~1602_combout  & ((\processador|FD|BancoReg|registrador~285_q )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~221_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~253_q ),
	.datad(!\processador|FD|BancoReg|registrador~285_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1602_combout ),
	.datag(!\processador|FD|BancoReg|registrador~189_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1078_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1078 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1078 .lut_mask = 64'h03030303DDDDCCFF;
defparam \processador|FD|BancoReg|registrador~1078 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N6
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[23]~94 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[23]~94_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( ((!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1078_combout 
// )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((\processador|FD|BancoReg|registrador~1086_combout )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1082_combout )))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1090_combout )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1090_combout ),
	.datab(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1082_combout ),
	.datad(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1086_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1078_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[23]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[23]~94 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[23]~94 .lut_mask = 64'h0C001D003F001D00;
defparam \processador|FD|BancoReg|saidaA[23]~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N3
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout  = SUM(( \processador|FD|SOMA|Add0~113_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~114  = CARRY(( \processador|FD|SOMA|Add0~113_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datad(!\processador|FD|SOMA|Add0~113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113 .lut_mask = 64'h0000F7F7000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~34 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~34_combout  = ( \processador|FD|SOMA|Add0~113_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (\processador|FD|BancoReg|saidaA[23]~94_combout ) # 
// (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) ) ) ) # ( !\processador|FD|SOMA|Add0~113_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// \processador|FD|BancoReg|saidaA[23]~94_combout ) ) ) ) # ( \processador|FD|SOMA|Add0~113_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~18_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout )) ) ) ) # ( !\processador|FD|SOMA|Add0~113_sumout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~18_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[23]~94_combout ),
	.datac(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~18_combout ),
	.datae(!\processador|FD|SOMA|Add0~113_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~34 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~34 .lut_mask = 64'h05AF05AF22227777;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N50
dffeas \processador|FD|fetchInstruction|PC|DOUT[23] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~34_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[23] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N3
cyclonev_lcell_comb \processador|FD|SOMA|Add0~113 (
// Equation(s):
// \processador|FD|SOMA|Add0~113_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [23] ) + ( GND ) + ( \processador|FD|SOMA|Add0~106  ))
// \processador|FD|SOMA|Add0~114  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [23] ) + ( GND ) + ( \processador|FD|SOMA|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~113_sumout ),
	.cout(\processador|FD|SOMA|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~113 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout  = SUM(( \processador|FD|SOMA|Add0~1_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~114  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2  = CARRY(( \processador|FD|SOMA|Add0~1_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~114  ))

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datad(!\processador|FD|SOMA|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1 .lut_mask = 64'h0000FF3F000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0_combout  = ( \processador|FD|SOMA|Add0~1_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (\processador|FD|BancoReg|saidaA[24]~98_combout ) # 
// (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) ) ) ) # ( !\processador|FD|SOMA|Add0~1_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// \processador|FD|BancoReg|saidaA[24]~98_combout ) ) ) ) # ( \processador|FD|SOMA|Add0~1_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~17_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout ))) ) ) ) # ( !\processador|FD|SOMA|Add0~1_sumout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & (\processador|FD|fetchInstruction|ROM|memROM~17_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[24]~98_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~17_combout ),
	.datad(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout ),
	.datae(!\processador|FD|SOMA|Add0~1_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0 .lut_mask = 64'h0A5F0A5F22227777;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N13
dffeas \processador|FD|fetchInstruction|PC|DOUT[24] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[24] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N6
cyclonev_lcell_comb \processador|FD|SOMA|Add0~1 (
// Equation(s):
// \processador|FD|SOMA|Add0~1_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [24] ) + ( GND ) + ( \processador|FD|SOMA|Add0~114  ))
// \processador|FD|SOMA|Add0~2  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [24] ) + ( GND ) + ( \processador|FD|SOMA|Add0~114  ))

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~1_sumout ),
	.cout(\processador|FD|SOMA|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~1 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|SOMA|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N9
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout  = SUM(( \processador|FD|SOMA|Add0~5_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30  = CARRY(( \processador|FD|SOMA|Add0~5_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|SOMA|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29 .lut_mask = 64'h0000FF7700000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// (\processador|FD|BancoReg|saidaA[25]~6_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ((\processador|FD|SOMA|Add0~5_sumout ))) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout  & ( 
// \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & (\processador|FD|BancoReg|saidaA[25]~6_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// ((\processador|FD|SOMA|Add0~5_sumout ))) ) ) ) # ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~19_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~19_combout  & 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[25]~6_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~19_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.datad(!\processador|FD|SOMA|Add0~5_sumout ),
	.datae(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7 .lut_mask = 64'h30303F3F505F505F;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N7
dffeas \processador|FD|fetchInstruction|PC|DOUT[25] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[25] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N9
cyclonev_lcell_comb \processador|FD|SOMA|Add0~5 (
// Equation(s):
// \processador|FD|SOMA|Add0~5_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [25] ) + ( GND ) + ( \processador|FD|SOMA|Add0~2  ))
// \processador|FD|SOMA|Add0~6  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [25] ) + ( GND ) + ( \processador|FD|SOMA|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~5_sumout ),
	.cout(\processador|FD|SOMA|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~5 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|SOMA|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N15
cyclonev_lcell_comb \processador|FD|saidaULA_final[25]~4 (
// Equation(s):
// \processador|FD|saidaULA_final[25]~4_combout  = ( \processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( !\processador|FD|saidaULA_final~35_combout  ) ) ) # ( 
// !\processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( (!\processador|FD|saidaULA_final~35_combout  & \processador|UC|Equal11~0_combout ) ) ) ) # ( 
// \processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( (!\processador|FD|saidaULA_final~35_combout  & !\processador|UC|Equal11~0_combout ) ) ) )

	.dataa(!\processador|FD|saidaULA_final~35_combout ),
	.datab(gnd),
	.datac(!\processador|UC|Equal11~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[25]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[25]~4 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[25]~4 .lut_mask = 64'h0000A0A00A0AAAAA;
defparam \processador|FD|saidaULA_final[25]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N43
dffeas \processador|FD|memRAM|ram~59 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~59 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N5
dffeas \processador|FD|memRAM|ram~91 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~91 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~91 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N3
cyclonev_lcell_comb \processador|FD|memRAM|ram~99 (
// Equation(s):
// \processador|FD|memRAM|ram~99_combout  = ( \processador|FD|memRAM|ram~91_q  & ( \processador|FD|result_slt [0] & ( ((\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|memRAM|ram~59_q )) # (\processador|FD|saidaULA_final~35_combout ) ) ) ) # 
// ( !\processador|FD|memRAM|ram~91_q  & ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~35_combout  & (\processador|FD|memRAM|ram~59_q  & !\processador|FD|saidaULA_final[0]~3_combout )) ) ) ) # ( \processador|FD|memRAM|ram~91_q  & ( 
// !\processador|FD|result_slt [0] & ( (\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|memRAM|ram~59_q ) ) ) ) # ( !\processador|FD|memRAM|ram~91_q  & ( !\processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~59_q  & 
// !\processador|FD|saidaULA_final[0]~3_combout ) ) ) )

	.dataa(!\processador|FD|saidaULA_final~35_combout ),
	.datab(gnd),
	.datac(!\processador|FD|memRAM|ram~59_q ),
	.datad(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datae(!\processador|FD|memRAM|ram~91_q ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~99 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~99 .lut_mask = 64'h0F000FFF0A005FFF;
defparam \processador|FD|memRAM|ram~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N27
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[25]~2 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[25]~2_combout  = ( \processador|FD|saidaULA_final[25]~4_combout  & ( \processador|FD|memRAM|ram~99_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|SOMA|Add0~5_sumout )) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ) ) ) ) # ( !\processador|FD|saidaULA_final[25]~4_combout  & ( 
// \processador|FD|memRAM|ram~99_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|SOMA|Add0~5_sumout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~15_combout )) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ))) ) ) ) # ( \processador|FD|saidaULA_final[25]~4_combout  & ( !\processador|FD|memRAM|ram~99_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|SOMA|Add0~5_sumout )) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) ) ) # ( !\processador|FD|saidaULA_final[25]~4_combout  & ( !\processador|FD|memRAM|ram~99_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|SOMA|Add0~5_sumout )) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~15_combout ))))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datac(!\processador|FD|SOMA|Add0~5_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(!\processador|FD|saidaULA_final[25]~4_combout ),
	.dataf(!\processador|FD|memRAM|ram~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[25]~2 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[25]~2 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \processador|FD|muxULAram|saida_MUX[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~95feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~95feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~95feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~95feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~95feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~95feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N11
dffeas \processador|FD|BancoReg|registrador~95 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~95 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~95 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2221 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2221_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~223_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~95_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~479_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( 
// \processador|FD|BancoReg|registrador~351_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~95_q ),
	.datab(!\processador|FD|BancoReg|registrador~479_q ),
	.datac(!\processador|FD|BancoReg|registrador~223_q ),
	.datad(!\processador|FD|BancoReg|registrador~351_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2221 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2221 .lut_mask = 64'h00FF333355550F0F;
defparam \processador|FD|BancoReg|registrador~2221 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2222 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2222_combout  = ( \processador|FD|BancoReg|registrador~127_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~511_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~255_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~127_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~511_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~255_q ))) ) ) ) # ( \processador|FD|BancoReg|registrador~127_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # 
// (\processador|FD|BancoReg|registrador~383_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~127_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|BancoReg|registrador~383_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~383_q ),
	.datab(!\processador|FD|BancoReg|registrador~511_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datad(!\processador|FD|BancoReg|registrador~255_q ),
	.datae(!\processador|FD|BancoReg|registrador~127_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2222 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2222 .lut_mask = 64'h50505F5F303F303F;
defparam \processador|FD|BancoReg|registrador~2222 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N43
dffeas \processador|FD|BancoReg|registrador~287 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~287feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~287 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~287 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2223 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2223_combout  = ( \processador|FD|BancoReg|registrador~543_q  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((\processador|FD|BancoReg|registrador~159_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~287_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~543_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~159_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~287_q )) ) ) ) # ( \processador|FD|BancoReg|registrador~543_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~415_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~543_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (\processador|FD|BancoReg|registrador~415_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~287_q ),
	.datab(!\processador|FD|BancoReg|registrador~159_q ),
	.datac(!\processador|FD|BancoReg|registrador~415_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datae(!\processador|FD|BancoReg|registrador~543_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2223 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2223 .lut_mask = 64'h0F000FFF33553355;
defparam \processador|FD|BancoReg|registrador~2223 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N2
dffeas \processador|FD|BancoReg|registrador~447 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~447feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~447 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~447 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2220 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2220_combout  = ( \processador|FD|BancoReg|registrador~319_q  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((\processador|FD|BancoReg|registrador~63_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~191_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~319_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~63_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~191_q )) ) ) ) # ( \processador|FD|BancoReg|registrador~319_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~447_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~319_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// \processador|FD|BancoReg|registrador~447_q ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(!\processador|FD|BancoReg|registrador~191_q ),
	.datac(!\processador|FD|BancoReg|registrador~63_q ),
	.datad(!\processador|FD|BancoReg|registrador~447_q ),
	.datae(!\processador|FD|BancoReg|registrador~319_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2220 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2220 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \processador|FD|BancoReg|registrador~2220 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N24
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[25]~2 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[25]~2_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~2221_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((\processador|FD|BancoReg|registrador~2220_combout )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~2223_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~2222_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(!\processador|FD|BancoReg|registrador~2221_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2222_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2223_combout ),
	.datag(!\processador|FD|BancoReg|registrador~2220_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[25]~2 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[25]~2 .lut_mask = 64'h220A000A220AAA0A;
defparam \processador|FD|BancoReg|saidaB[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N48
cyclonev_lcell_comb \processador|FD|ULA_bit26|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit25|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[26]~10_combout  & 
// ((!\processador|FD|soma1inv|Add0~121_sumout  & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) # (\processador|FD|soma1inv|Add0~121_sumout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|UC|UC_ULA|ULActrl[1]~3_combout )))) # 
// (\processador|FD|BancoReg|saidaA[26]~10_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|soma1inv|Add0~121_sumout )) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|UC|UC_ULA|ULActrl[1]~3_combout ))))) ) ) ) # 
// ( !\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit25|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[26]~10_combout  & ((!\processador|FD|soma1inv|Add0~121_sumout  & 
// ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) # (\processador|FD|soma1inv|Add0~121_sumout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|UC|UC_ULA|ULActrl[1]~3_combout )))) # (\processador|FD|BancoReg|saidaA[26]~10_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|soma1inv|Add0~121_sumout )) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|UC|UC_ULA|ULActrl[1]~3_combout ))))) ) ) ) # ( 
// \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit25|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[26]~10_combout  & ((!\processador|FD|soma1inv|Add0~121_sumout  & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout 
// ))) # (\processador|FD|soma1inv|Add0~121_sumout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|UC|UC_ULA|ULActrl[1]~3_combout )))) # (\processador|FD|BancoReg|saidaA[26]~10_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (\processador|FD|soma1inv|Add0~121_sumout )) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|UC|UC_ULA|ULActrl[1]~3_combout ))))) ) ) ) # ( !\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit25|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[26]~10_combout  & (\processador|FD|soma1inv|Add0~121_sumout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|UC|UC_ULA|ULActrl[1]~3_combout )))) # 
// (\processador|FD|BancoReg|saidaA[26]~10_combout  & ((!\processador|FD|soma1inv|Add0~121_sumout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) # (\processador|FD|soma1inv|Add0~121_sumout  & 
// ((\processador|UC|UC_ULA|ULActrl[1]~3_combout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[26]~10_combout ),
	.datab(!\processador|FD|soma1inv|Add0~121_sumout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datae(!\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit25|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit26|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit26|Muxao|saida_MUX~0 .lut_mask = 64'h6117981798179817;
defparam \processador|FD|ULA_bit26|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N54
cyclonev_lcell_comb \processador|FD|saidaULA_final[26]~5 (
// Equation(s):
// \processador|FD|saidaULA_final[26]~5_combout  = ( !\processador|FD|saidaULA_final~35_combout  & ( \processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|Equal11~0_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~15_combout ) ) 
// ) ) # ( !\processador|FD|saidaULA_final~35_combout  & ( !\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout  & ( (\processador|UC|Equal11~0_combout  & \processador|FD|fetchInstruction|ROM|memROM~15_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|UC|Equal11~0_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(gnd),
	.datae(!\processador|FD|saidaULA_final~35_combout ),
	.dataf(!\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[26]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[26]~5 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[26]~5 .lut_mask = 64'h03030000CFCF0000;
defparam \processador|FD|saidaULA_final[26]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N49
dffeas \processador|FD|memRAM|ram~60 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~60 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N23
dffeas \processador|FD|memRAM|ram~92 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[26]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~92 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~92 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N21
cyclonev_lcell_comb \processador|FD|memRAM|ram~100 (
// Equation(s):
// \processador|FD|memRAM|ram~100_combout  = ( \processador|FD|memRAM|ram~92_q  & ( \processador|FD|result_slt [0] & ( ((\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|memRAM|ram~60_q )) # (\processador|FD|saidaULA_final~35_combout ) ) ) ) 
// # ( !\processador|FD|memRAM|ram~92_q  & ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~35_combout  & (\processador|FD|memRAM|ram~60_q  & !\processador|FD|saidaULA_final[0]~3_combout )) ) ) ) # ( \processador|FD|memRAM|ram~92_q  & ( 
// !\processador|FD|result_slt [0] & ( (\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|memRAM|ram~60_q ) ) ) ) # ( !\processador|FD|memRAM|ram~92_q  & ( !\processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~60_q  & 
// !\processador|FD|saidaULA_final[0]~3_combout ) ) ) )

	.dataa(!\processador|FD|saidaULA_final~35_combout ),
	.datab(gnd),
	.datac(!\processador|FD|memRAM|ram~60_q ),
	.datad(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datae(!\processador|FD|memRAM|ram~92_q ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~100 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~100 .lut_mask = 64'h0F000FFF0A005FFF;
defparam \processador|FD|memRAM|ram~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N15
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[26]~3 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[26]~3_combout  = ( \processador|FD|saidaULA_final[26]~5_combout  & ( \processador|FD|memRAM|ram~100_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|SOMA|Add0~9_sumout )) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ) ) ) ) # ( !\processador|FD|saidaULA_final[26]~5_combout  & ( 
// \processador|FD|memRAM|ram~100_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|SOMA|Add0~9_sumout  & (!\processador|FD|muxULAram|saida_MUX[25]~0_combout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~15_combout ) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) ) ) ) # ( \processador|FD|saidaULA_final[26]~5_combout  & ( !\processador|FD|memRAM|ram~100_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~0_combout )) # (\processador|FD|SOMA|Add0~9_sumout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// (((!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & \processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) ) ) # ( !\processador|FD|saidaULA_final[26]~5_combout  & ( !\processador|FD|memRAM|ram~100_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|SOMA|Add0~9_sumout )) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~15_combout ))))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datab(!\processador|FD|SOMA|Add0~9_sumout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(!\processador|FD|saidaULA_final[26]~5_combout ),
	.dataf(!\processador|FD|memRAM|ram~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[26]~3 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[26]~3 .lut_mask = 64'h20702A7A25752F7F;
defparam \processador|FD|muxULAram|saida_MUX[26]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~864feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~864feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~864feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~864feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~864feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~864feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N31
dffeas \processador|FD|BancoReg|registrador~864 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~864feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~864 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~864 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N13
dffeas \processador|FD|BancoReg|registrador~896 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~896 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~896 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N37
dffeas \processador|FD|BancoReg|registrador~928 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~928 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~928 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~832feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~832feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~832feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~832feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~832feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~832feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N55
dffeas \processador|FD|BancoReg|registrador~832 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~832feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~832 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~832 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2196 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2196_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~832_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~864_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~896_q )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((\processador|FD|BancoReg|registrador~928_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~864_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~896_q ),
	.datad(!\processador|FD|BancoReg|registrador~928_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~832_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2196 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2196 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \processador|FD|BancoReg|registrador~2196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1056feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1056feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1056feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1056feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1056feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1056feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N49
dffeas \processador|FD|BancoReg|registrador~1056 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1056feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1056_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1056 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1056 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1024feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1024feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1024feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1024feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1024feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1024feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N35
dffeas \processador|FD|BancoReg|registrador~1024 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1024feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1024 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1024 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~992feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~992feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~992feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~992feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~992feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~992feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N31
dffeas \processador|FD|BancoReg|registrador~992 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~992feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~992 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~992 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~960feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~960feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~960feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~960feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~960feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~960feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N16
dffeas \processador|FD|BancoReg|registrador~960 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~960feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~960 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~960 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1562 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1562_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|BancoReg|registrador~2196_combout  & (((\processador|FD|BancoReg|registrador~960_q  & 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout ))))) # (\processador|FD|BancoReg|registrador~2196_combout  & ((((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~992_q ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|BancoReg|registrador~2196_combout  & (((\processador|FD|BancoReg|registrador~1024_q  & (\processador|FD|mux_JR|saida_MUX[2]~3_combout ))))) # 
// (\processador|FD|BancoReg|registrador~2196_combout  & ((((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~1056_q ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2196_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1056_q ),
	.datac(!\processador|FD|BancoReg|registrador~1024_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~992_q ),
	.datag(!\processador|FD|BancoReg|registrador~960_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1562_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1562 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1562 .lut_mask = 64'h550A551B555F551B;
defparam \processador|FD|BancoReg|registrador~1562 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2188 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2188_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~320_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~352_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~384_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~416_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~416_q ),
	.datab(!\processador|FD|BancoReg|registrador~352_q ),
	.datac(!\processador|FD|BancoReg|registrador~384_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~320_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2188 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2188 .lut_mask = 64'h0F330F5500FF00FF;
defparam \processador|FD|BancoReg|registrador~2188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1554 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1554_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|BancoReg|registrador~2188_combout  & (((\processador|FD|BancoReg|registrador~448_q  & 
// ((\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|BancoReg|registrador~2188_combout  & ((((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~480_q ))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|BancoReg|registrador~2188_combout  & (((\processador|FD|BancoReg|registrador~512_q  & ((\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # 
// (\processador|FD|BancoReg|registrador~2188_combout  & ((((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~544_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2188_combout ),
	.datab(!\processador|FD|BancoReg|registrador~480_q ),
	.datac(!\processador|FD|BancoReg|registrador~512_q ),
	.datad(!\processador|FD|BancoReg|registrador~544_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~448_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1554 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1554 .lut_mask = 64'h555555551B1B0A5F;
defparam \processador|FD|BancoReg|registrador~1554 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N2
dffeas \processador|FD|BancoReg|registrador~800 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~800 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~800 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N10
dffeas \processador|FD|BancoReg|registrador~736 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~736 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~736 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N47
dffeas \processador|FD|BancoReg|registrador~768 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~768 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~768 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N7
dffeas \processador|FD|BancoReg|registrador~672 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~672 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~672 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N58
dffeas \processador|FD|BancoReg|registrador~640 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~640 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~640 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~608feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~608feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~608feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~608feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~608feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~608feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N37
dffeas \processador|FD|BancoReg|registrador~608 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~608feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~608 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~608 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N52
dffeas \processador|FD|BancoReg|registrador~576 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~576 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~576 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2192 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2192_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~576_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~608_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~640_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~672_q ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~672_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~640_q ),
	.datad(!\processador|FD|BancoReg|registrador~608_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~576_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2192 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2192 .lut_mask = 64'h0C3F1D1D33333333;
defparam \processador|FD|BancoReg|registrador~2192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N4
dffeas \processador|FD|BancoReg|registrador~704 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~704 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~704 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1558 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1558_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2192_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2192_combout  & ((\processador|FD|BancoReg|registrador~704_q ))) # (\processador|FD|BancoReg|registrador~2192_combout  & (\processador|FD|BancoReg|registrador~736_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2192_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~2192_combout  & ((\processador|FD|BancoReg|registrador~768_q ))) # (\processador|FD|BancoReg|registrador~2192_combout  & (\processador|FD|BancoReg|registrador~800_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~800_q ),
	.datab(!\processador|FD|BancoReg|registrador~736_q ),
	.datac(!\processador|FD|BancoReg|registrador~768_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2192_combout ),
	.datag(!\processador|FD|BancoReg|registrador~704_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1558_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1558 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1558 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1558 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N20
dffeas \processador|FD|BancoReg|registrador~96 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~96 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~96 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2184 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2184_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~64_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~96_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~128_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~160_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~96_q ),
	.datab(!\processador|FD|BancoReg|registrador~160_q ),
	.datac(!\processador|FD|BancoReg|registrador~128_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2184 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2184 .lut_mask = 64'h0F550F3300FF00FF;
defparam \processador|FD|BancoReg|registrador~2184 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1550 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1550_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~2184_combout  & (((\processador|FD|BancoReg|registrador~192_q  & 
// \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|BancoReg|registrador~2184_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~224_q )))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~2184_combout  & (((\processador|FD|BancoReg|registrador~256_q  & \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # 
// (\processador|FD|BancoReg|registrador~2184_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~288_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~224_q ),
	.datab(!\processador|FD|BancoReg|registrador~288_q ),
	.datac(!\processador|FD|BancoReg|registrador~256_q ),
	.datad(!\processador|FD|BancoReg|registrador~2184_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~192_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1550 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1550 .lut_mask = 64'h00FF00FF0F550F33;
defparam \processador|FD|BancoReg|registrador~1550 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N54
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[26]~10 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[26]~10_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( ((!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1550_combout 
// )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((\processador|FD|BancoReg|registrador~1558_combout )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1554_combout )))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1562_combout )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1562_combout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1554_combout ),
	.datad(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1558_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1550_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[26]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[26]~10 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[26]~10 .lut_mask = 64'h0C000C440CCC0C44;
defparam \processador|FD|BancoReg|saidaA[26]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout  = SUM(( \processador|FD|SOMA|Add0~9_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34  = CARRY(( \processador|FD|SOMA|Add0~9_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|SOMA|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33 .lut_mask = 64'h0000FF7700000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// ((\processador|FD|BancoReg|saidaA[26]~10_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & (\processador|FD|SOMA|Add0~9_sumout )) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout  & ( 
// \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ((\processador|FD|BancoReg|saidaA[26]~10_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// (\processador|FD|SOMA|Add0~9_sumout )) ) ) ) # ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~16_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~16_combout  & 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datab(!\processador|FD|SOMA|Add0~9_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[26]~10_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.datae(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8 .lut_mask = 64'h550055FF0F330F33;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N49
dffeas \processador|FD|fetchInstruction|PC|DOUT[26] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[26] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N12
cyclonev_lcell_comb \processador|FD|SOMA|Add0~9 (
// Equation(s):
// \processador|FD|SOMA|Add0~9_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [26] ) + ( GND ) + ( \processador|FD|SOMA|Add0~6  ))
// \processador|FD|SOMA|Add0~10  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [26] ) + ( GND ) + ( \processador|FD|SOMA|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~9_sumout ),
	.cout(\processador|FD|SOMA|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~9 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N15
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout  = SUM(( \processador|FD|SOMA|Add0~13_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38  = CARRY(( \processador|FD|SOMA|Add0~13_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datad(!\processador|FD|SOMA|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37 .lut_mask = 64'h0000F7F7000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// (\processador|FD|BancoReg|saidaA[27]~14_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ((\processador|FD|SOMA|Add0~13_sumout ))) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout  & ( 
// \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & (\processador|FD|BancoReg|saidaA[27]~14_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// ((\processador|FD|SOMA|Add0~13_sumout ))) ) ) ) # ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~17_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~17_combout  & 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[27]~14_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~17_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.datad(!\processador|FD|SOMA|Add0~13_sumout ),
	.datae(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9 .lut_mask = 64'h30303F3F505F505F;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N50
dffeas \processador|FD|fetchInstruction|PC|DOUT[27] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[27] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N15
cyclonev_lcell_comb \processador|FD|SOMA|Add0~13 (
// Equation(s):
// \processador|FD|SOMA|Add0~13_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [27] ) + ( GND ) + ( \processador|FD|SOMA|Add0~10  ))
// \processador|FD|SOMA|Add0~14  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [27] ) + ( GND ) + ( \processador|FD|SOMA|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~13_sumout ),
	.cout(\processador|FD|SOMA|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~13 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N23
dffeas \processador|FD|memRAM|ram~61 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[27]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~61 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N1
dffeas \processador|FD|memRAM|ram~93 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[27]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~93 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~93 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N36
cyclonev_lcell_comb \processador|FD|memRAM|ram~101 (
// Equation(s):
// \processador|FD|memRAM|ram~101_combout  = ( \processador|FD|saidaULA_final[0]~3_combout  & ( \processador|FD|result_slt [0] & ( \processador|FD|memRAM|ram~93_q  ) ) ) # ( !\processador|FD|saidaULA_final[0]~3_combout  & ( \processador|FD|result_slt [0] & ( 
// (!\processador|FD|saidaULA_final~35_combout  & (\processador|FD|memRAM|ram~61_q )) # (\processador|FD|saidaULA_final~35_combout  & ((\processador|FD|memRAM|ram~93_q ))) ) ) ) # ( \processador|FD|saidaULA_final[0]~3_combout  & ( !\processador|FD|result_slt 
// [0] & ( \processador|FD|memRAM|ram~93_q  ) ) ) # ( !\processador|FD|saidaULA_final[0]~3_combout  & ( !\processador|FD|result_slt [0] & ( \processador|FD|memRAM|ram~61_q  ) ) )

	.dataa(!\processador|FD|memRAM|ram~61_q ),
	.datab(!\processador|FD|memRAM|ram~93_q ),
	.datac(!\processador|FD|saidaULA_final~35_combout ),
	.datad(gnd),
	.datae(!\processador|FD|saidaULA_final[0]~3_combout ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~101 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~101 .lut_mask = 64'h5555333353533333;
defparam \processador|FD|memRAM|ram~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N18
cyclonev_lcell_comb \processador|FD|saidaULA_final[27]~6 (
// Equation(s):
// \processador|FD|saidaULA_final[27]~6_combout  = ( \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|saidaULA_final~35_combout  & ((!\processador|UC|Equal11~0_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~15_combout ))) 
// ) ) # ( !\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (\processador|UC|Equal11~0_combout  & !\processador|FD|saidaULA_final~35_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(!\processador|UC|Equal11~0_combout ),
	.datac(!\processador|FD|saidaULA_final~35_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[27]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[27]~6 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[27]~6 .lut_mask = 64'h10101010D0D0D0D0;
defparam \processador|FD|saidaULA_final[27]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N45
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[27]~4 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[27]~4_combout  = ( \processador|FD|memRAM|ram~101_combout  & ( \processador|FD|saidaULA_final[27]~6_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~13_sumout ))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout ))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ) ) ) ) # ( !\processador|FD|memRAM|ram~101_combout  & ( 
// \processador|FD|saidaULA_final[27]~6_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~13_sumout ))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (((!\processador|FD|muxULAram|saida_MUX[25]~33_combout )))) ) ) ) # ( 
// \processador|FD|memRAM|ram~101_combout  & ( !\processador|FD|saidaULA_final[27]~6_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~13_sumout ))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~33_combout )))) ) ) ) # ( 
// !\processador|FD|memRAM|ram~101_combout  & ( !\processador|FD|saidaULA_final[27]~6_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~13_sumout ))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datac(!\processador|FD|SOMA|Add0~13_sumout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datae(!\processador|FD|memRAM|ram~101_combout ),
	.dataf(!\processador|FD|saidaULA_final[27]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[27]~4 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[27]~4 .lut_mask = 64'h0C440C773F443F77;
defparam \processador|FD|muxULAram|saida_MUX[27]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~545feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~545feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[27]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~545feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~545feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~545feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~545feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N56
dffeas \processador|FD|BancoReg|registrador~545 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~545feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~545 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~545 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N1
dffeas \processador|FD|BancoReg|registrador~417DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~417DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~417DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~417DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2168 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2168_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~321_q 
// )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~353_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~385_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~417DUPLICATE_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~417DUPLICATE_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~385_q ),
	.datad(!\processador|FD|BancoReg|registrador~353_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~321_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2168 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2168 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \processador|FD|BancoReg|registrador~2168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N49
dffeas \processador|FD|BancoReg|registrador~449 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~449 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~449 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1538 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1538_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2168_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2168_combout  & (\processador|FD|BancoReg|registrador~449_q )) # (\processador|FD|BancoReg|registrador~2168_combout  & ((\processador|FD|BancoReg|registrador~481_q 
// )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2168_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~2168_combout  & ((\processador|FD|BancoReg|registrador~513_q ))) # (\processador|FD|BancoReg|registrador~2168_combout  & (\processador|FD|BancoReg|registrador~545_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~545_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~513_q ),
	.datad(!\processador|FD|BancoReg|registrador~481_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2168_combout ),
	.datag(!\processador|FD|BancoReg|registrador~449_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1538 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1538 .lut_mask = 64'h03030303CCFFDDDD;
defparam \processador|FD|BancoReg|registrador~1538 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N37
dffeas \processador|FD|BancoReg|registrador~737 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~737 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~737 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~769feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~769feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[27]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~769feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~769feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~769feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~769feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N31
dffeas \processador|FD|BancoReg|registrador~769 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~769feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~769 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~769 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N19
dffeas \processador|FD|BancoReg|registrador~801 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~801 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~801 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~609feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~609feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[27]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~609feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~609feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~609feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~609feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N19
dffeas \processador|FD|BancoReg|registrador~609 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~609feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~609 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~609 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N20
dffeas \processador|FD|BancoReg|registrador~641 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~641 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~641 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N32
dffeas \processador|FD|BancoReg|registrador~673 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~673 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~673 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~577feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~577feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[27]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~577feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~577feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~577feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~577feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N1
dffeas \processador|FD|BancoReg|registrador~577 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~577feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~577 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~577 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2172 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2172_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~577_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~609_q ))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~641_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) 
// # (\processador|FD|BancoReg|registrador~673_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~609_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~641_q ),
	.datad(!\processador|FD|BancoReg|registrador~673_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~577_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2172 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2172 .lut_mask = 64'h1D1D0C3F33333333;
defparam \processador|FD|BancoReg|registrador~2172 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~705feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~705feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[27]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~705feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~705feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~705feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~705feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N14
dffeas \processador|FD|BancoReg|registrador~705 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~705feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~705 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~705 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1542 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1542_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2172_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~2172_combout  & ((\processador|FD|BancoReg|registrador~705_q ))) # (\processador|FD|BancoReg|registrador~2172_combout  & (\processador|FD|BancoReg|registrador~737_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2172_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~2172_combout  & (\processador|FD|BancoReg|registrador~769_q )) # (\processador|FD|BancoReg|registrador~2172_combout  & ((\processador|FD|BancoReg|registrador~801_q )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~737_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~769_q ),
	.datad(!\processador|FD|BancoReg|registrador~801_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2172_combout ),
	.datag(!\processador|FD|BancoReg|registrador~705_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1542 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1542 .lut_mask = 64'h03030303DDDDCCFF;
defparam \processador|FD|BancoReg|registrador~1542 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N38
dffeas \processador|FD|BancoReg|registrador~1057 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1057_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1057 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1057 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1025feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1025feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[27]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1025feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1025feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1025feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1025feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N7
dffeas \processador|FD|BancoReg|registrador~1025 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1025feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1025 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1025 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~993feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~993feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[27]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~993feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~993feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~993feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~993feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N53
dffeas \processador|FD|BancoReg|registrador~993 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~993feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~993 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~993 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N26
dffeas \processador|FD|BancoReg|registrador~929 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~929 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~929 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~865feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~865feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[27]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~865feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~865feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~865feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~865feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N46
dffeas \processador|FD|BancoReg|registrador~865 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~865feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~865 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~865 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N43
dffeas \processador|FD|BancoReg|registrador~897 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~897 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~897 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~833feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~833feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[27]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~833feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~833feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~833feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~833feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N56
dffeas \processador|FD|BancoReg|registrador~833 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~833feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~833 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~833 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2176 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2176_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~833_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~865_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~897_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~929_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~929_q ),
	.datab(!\processador|FD|BancoReg|registrador~865_q ),
	.datac(!\processador|FD|BancoReg|registrador~897_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~833_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2176 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2176 .lut_mask = 64'h0F330F5500FF00FF;
defparam \processador|FD|BancoReg|registrador~2176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~961feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~961feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[27]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~961feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~961feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~961feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~961feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N35
dffeas \processador|FD|BancoReg|registrador~961 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~961feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~961 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~961 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1546 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1546_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2176_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2176_combout  & (\processador|FD|BancoReg|registrador~961_q )) # (\processador|FD|BancoReg|registrador~2176_combout  & ((\processador|FD|BancoReg|registrador~993_q 
// )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2176_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~2176_combout  & ((\processador|FD|BancoReg|registrador~1025_q ))) # (\processador|FD|BancoReg|registrador~2176_combout  & (\processador|FD|BancoReg|registrador~1057_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1057_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1025_q ),
	.datad(!\processador|FD|BancoReg|registrador~993_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2176_combout ),
	.datag(!\processador|FD|BancoReg|registrador~961_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1546 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1546 .lut_mask = 64'h03030303CCFFDDDD;
defparam \processador|FD|BancoReg|registrador~1546 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2164 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2164_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~65_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~97_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~129_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~161_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~97_q ),
	.datab(!\processador|FD|BancoReg|registrador~161_q ),
	.datac(!\processador|FD|BancoReg|registrador~129_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2164 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2164 .lut_mask = 64'h0F550F3300FF00FF;
defparam \processador|FD|BancoReg|registrador~2164 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1534 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1534_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2164_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~2164_combout  & (\processador|FD|BancoReg|registrador~193_q )) # (\processador|FD|BancoReg|registrador~2164_combout  & ((\processador|FD|BancoReg|registrador~225_q 
// )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2164_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~2164_combout  & ((\processador|FD|BancoReg|registrador~257_q ))) # (\processador|FD|BancoReg|registrador~2164_combout  & (\processador|FD|BancoReg|registrador~289_q ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~289_q ),
	.datac(!\processador|FD|BancoReg|registrador~257_q ),
	.datad(!\processador|FD|BancoReg|registrador~225_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2164_combout ),
	.datag(!\processador|FD|BancoReg|registrador~193_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1534 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1534 .lut_mask = 64'h05050505AAFFBBBB;
defparam \processador|FD|BancoReg|registrador~1534 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N12
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[27]~14 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[27]~14_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1534_combout 
// )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1542_combout )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1538_combout )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1546_combout )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1538_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1542_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1546_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1534_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[27]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[27]~14 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[27]~14 .lut_mask = 64'h084C0808084C4C4C;
defparam \processador|FD|BancoReg|saidaA[27]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N15
cyclonev_lcell_comb \processador|FD|ULA_bit27|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout  = ( \processador|FD|soma1inv|Add0~117_sumout  & ( \processador|FD|BancoReg|saidaA[27]~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|saidaA[27]~14_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit27|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit27|Muxao|saida_MUX~1 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|ULA_bit27|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N0
cyclonev_lcell_comb \processador|FD|ULA_bit27|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit27|soma|Add0~0_combout  = ( !\processador|FD|BancoReg|saidaA[27]~14_combout  & ( \processador|FD|soma1inv|Add0~117_sumout  ) ) # ( \processador|FD|BancoReg|saidaA[27]~14_combout  & ( !\processador|FD|soma1inv|Add0~117_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|saidaA[27]~14_combout ),
	.dataf(!\processador|FD|soma1inv|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit27|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit27|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit27|soma|Add0~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \processador|FD|ULA_bit27|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N12
cyclonev_lcell_comb \processador|FD|ULA_bit24|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit24|soma|Add1~1_combout  = ( \processador|FD|soma1inv|Add0~5_sumout  & ( \processador|FD|ULA_bit22|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[24]~98_combout  & !\processador|FD|soma1inv|Add0~1_sumout ) ) ) ) # ( 
// !\processador|FD|soma1inv|Add0~5_sumout  & ( \processador|FD|ULA_bit22|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[23]~94_combout  & ((!\processador|FD|BancoReg|saidaA[24]~98_combout ) # (!\processador|FD|soma1inv|Add0~1_sumout ))) # 
// (\processador|FD|BancoReg|saidaA[23]~94_combout  & (!\processador|FD|BancoReg|saidaA[24]~98_combout  & !\processador|FD|soma1inv|Add0~1_sumout )) ) ) ) # ( \processador|FD|soma1inv|Add0~5_sumout  & ( !\processador|FD|ULA_bit22|soma|Add1~1_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[24]~98_combout  & ((!\processador|FD|soma1inv|Add0~1_sumout ) # ((!\processador|FD|BancoReg|saidaA[23]~94_combout  & !\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout )))) # 
// (\processador|FD|BancoReg|saidaA[24]~98_combout  & (!\processador|FD|BancoReg|saidaA[23]~94_combout  & (!\processador|FD|soma1inv|Add0~1_sumout  & !\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~5_sumout  
// & ( !\processador|FD|ULA_bit22|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[24]~98_combout  & ((!\processador|FD|BancoReg|saidaA[23]~94_combout ) # ((!\processador|FD|soma1inv|Add0~1_sumout ) # 
// (!\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout )))) # (\processador|FD|BancoReg|saidaA[24]~98_combout  & (!\processador|FD|soma1inv|Add0~1_sumout  & ((!\processador|FD|BancoReg|saidaA[23]~94_combout ) # 
// (!\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[23]~94_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[24]~98_combout ),
	.datac(!\processador|FD|soma1inv|Add0~1_sumout ),
	.datad(!\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~5_sumout ),
	.dataf(!\processador|FD|ULA_bit22|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit24|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit24|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit24|soma|Add1~1 .lut_mask = 64'hFCE8E8C0E8E8C0C0;
defparam \processador|FD|ULA_bit24|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N18
cyclonev_lcell_comb \processador|FD|ULA_bit27|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit27|soma|Add1~1_combout  = ( \processador|FD|ULA_bit27|soma|Add0~0_combout  & ( \processador|FD|ULA_bit24|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[26]~10_combout  & (\processador|FD|BancoReg|saidaA[25]~6_combout  & 
// (\processador|FD|soma1inv|Add0~121_sumout  & \processador|FD|soma1inv|Add0~125_sumout ))) # (\processador|FD|BancoReg|saidaA[26]~10_combout  & (((\processador|FD|BancoReg|saidaA[25]~6_combout  & \processador|FD|soma1inv|Add0~125_sumout )) # 
// (\processador|FD|soma1inv|Add0~121_sumout ))) ) ) ) # ( \processador|FD|ULA_bit27|soma|Add0~0_combout  & ( !\processador|FD|ULA_bit24|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[26]~10_combout  & (\processador|FD|soma1inv|Add0~121_sumout  & 
// ((\processador|FD|soma1inv|Add0~125_sumout ) # (\processador|FD|BancoReg|saidaA[25]~6_combout )))) # (\processador|FD|BancoReg|saidaA[26]~10_combout  & (((\processador|FD|soma1inv|Add0~125_sumout ) # (\processador|FD|soma1inv|Add0~121_sumout )) # 
// (\processador|FD|BancoReg|saidaA[25]~6_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[25]~6_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[26]~10_combout ),
	.datac(!\processador|FD|soma1inv|Add0~121_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~125_sumout ),
	.datae(!\processador|FD|ULA_bit27|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit24|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit27|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit27|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit27|soma|Add1~1 .lut_mask = 64'h0000173F00000317;
defparam \processador|FD|ULA_bit27|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N36
cyclonev_lcell_comb \processador|FD|ULA_bit28|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[28]~18_combout  & ( \processador|FD|soma1inv|Add0~113_sumout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ 
// (((!\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout  & !\processador|FD|ULA_bit27|soma|Add1~1_combout )))) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout ) ) ) ) # ( !\processador|FD|BancoReg|saidaA[28]~18_combout  & ( 
// \processador|FD|soma1inv|Add0~113_sumout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (!\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout  & !\processador|FD|ULA_bit27|soma|Add1~1_combout ))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|UC|UC_ULA|ULActrl[1]~3_combout )) ) ) ) # ( \processador|FD|BancoReg|saidaA[28]~18_combout  & ( !\processador|FD|soma1inv|Add0~113_sumout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (!\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout  & !\processador|FD|ULA_bit27|soma|Add1~1_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|UC|UC_ULA|ULActrl[1]~3_combout )) 
// ) ) ) # ( !\processador|FD|BancoReg|saidaA[28]~18_combout  & ( !\processador|FD|soma1inv|Add0~113_sumout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & ((\processador|FD|ULA_bit27|soma|Add1~1_combout ) # 
// (\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout ))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datac(!\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout ),
	.datad(!\processador|FD|ULA_bit27|soma|Add1~1_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[28]~18_combout ),
	.dataf(!\processador|FD|soma1inv|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit28|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit28|Muxao|saida_MUX~0 .lut_mask = 64'h0CCC911191117BBB;
defparam \processador|FD|ULA_bit28|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N27
cyclonev_lcell_comb \processador|FD|saidaULA_final[28]~7 (
// Equation(s):
// \processador|FD|saidaULA_final[28]~7_combout  = ( \processador|UC|Equal11~0_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & !\processador|FD|saidaULA_final~35_combout ) ) ) # ( !\processador|UC|Equal11~0_combout  & ( 
// (!\processador|FD|saidaULA_final~35_combout  & \processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(gnd),
	.datac(!\processador|FD|saidaULA_final~35_combout ),
	.datad(!\processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[28]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[28]~7 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[28]~7 .lut_mask = 64'h00F000F050505050;
defparam \processador|FD|saidaULA_final[28]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N25
dffeas \processador|FD|memRAM|ram~62 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[28]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~62 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N41
dffeas \processador|FD|memRAM|ram~94 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[28]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~94 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~94 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N39
cyclonev_lcell_comb \processador|FD|memRAM|ram~102 (
// Equation(s):
// \processador|FD|memRAM|ram~102_combout  = ( \processador|FD|memRAM|ram~94_q  & ( \processador|FD|result_slt [0] & ( ((\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|memRAM|ram~62_q )) # (\processador|FD|saidaULA_final~35_combout ) ) ) ) 
// # ( !\processador|FD|memRAM|ram~94_q  & ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~35_combout  & (\processador|FD|memRAM|ram~62_q  & !\processador|FD|saidaULA_final[0]~3_combout )) ) ) ) # ( \processador|FD|memRAM|ram~94_q  & ( 
// !\processador|FD|result_slt [0] & ( (\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|memRAM|ram~62_q ) ) ) ) # ( !\processador|FD|memRAM|ram~94_q  & ( !\processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~62_q  & 
// !\processador|FD|saidaULA_final[0]~3_combout ) ) ) )

	.dataa(!\processador|FD|saidaULA_final~35_combout ),
	.datab(gnd),
	.datac(!\processador|FD|memRAM|ram~62_q ),
	.datad(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datae(!\processador|FD|memRAM|ram~94_q ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~102 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~102 .lut_mask = 64'h0F000FFF0A005FFF;
defparam \processador|FD|memRAM|ram~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N15
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[28]~5 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[28]~5_combout  = ( \processador|FD|saidaULA_final[28]~7_combout  & ( \processador|FD|memRAM|ram~102_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|SOMA|Add0~17_sumout )) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ) ) ) ) # ( !\processador|FD|saidaULA_final[28]~7_combout  & ( 
// \processador|FD|memRAM|ram~102_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|SOMA|Add0~17_sumout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~15_combout )) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ))) ) ) ) # ( \processador|FD|saidaULA_final[28]~7_combout  & ( !\processador|FD|memRAM|ram~102_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|SOMA|Add0~17_sumout )) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) ) ) # ( !\processador|FD|saidaULA_final[28]~7_combout  & ( !\processador|FD|memRAM|ram~102_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|SOMA|Add0~17_sumout )) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~15_combout ))))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datac(!\processador|FD|SOMA|Add0~17_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(!\processador|FD|saidaULA_final[28]~7_combout ),
	.dataf(!\processador|FD|memRAM|ram~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[28]~5 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[28]~5 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \processador|FD|muxULAram|saida_MUX[28]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N13
dffeas \processador|FD|BancoReg|registrador~482 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~482 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~482 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N38
dffeas \processador|FD|BancoReg|registrador~354 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~354feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~354 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~354 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2148 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2148_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~322_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~354_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~386_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~418_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~354_q ),
	.datab(!\processador|FD|BancoReg|registrador~418_q ),
	.datac(!\processador|FD|BancoReg|registrador~386_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~322_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2148 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2148 .lut_mask = 64'h0F000F0055FF33FF;
defparam \processador|FD|BancoReg|registrador~2148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N43
dffeas \processador|FD|BancoReg|registrador~450 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~450 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~450 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1522 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1522_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2148_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2148_combout  & (((\processador|FD|BancoReg|registrador~450_q )))) # (\processador|FD|BancoReg|registrador~2148_combout  & 
// (\processador|FD|BancoReg|registrador~482_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2148_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2148_combout  & (\processador|FD|BancoReg|registrador~514_q )) # (\processador|FD|BancoReg|registrador~2148_combout  & ((\processador|FD|BancoReg|registrador~546_q 
// )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~482_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~514_q ),
	.datad(!\processador|FD|BancoReg|registrador~2148_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~546_q ),
	.datag(!\processador|FD|BancoReg|registrador~450_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1522_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1522 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1522 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \processador|FD|BancoReg|registrador~1522 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~994feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~994feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[28]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~994feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~994feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~994feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~994feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N40
dffeas \processador|FD|BancoReg|registrador~994 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~994feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~994 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~994 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N44
dffeas \processador|FD|BancoReg|registrador~1058 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1058_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1058 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1058 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1026feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1026feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[28]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1026feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1026feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1026feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1026feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N26
dffeas \processador|FD|BancoReg|registrador~1026 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1026feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1026 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1026 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N50
dffeas \processador|FD|BancoReg|registrador~866 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~866 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~866 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N13
dffeas \processador|FD|BancoReg|registrador~898 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~898 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~898 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N14
dffeas \processador|FD|BancoReg|registrador~930 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~930 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~930 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N56
dffeas \processador|FD|BancoReg|registrador~834 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~834 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~834 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2156 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2156_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~834_q 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~866_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~898_q )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((\processador|FD|BancoReg|registrador~930_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~866_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~898_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~930_q ),
	.datag(!\processador|FD|BancoReg|registrador~834_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2156 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2156 .lut_mask = 64'h0C770C330C770CFF;
defparam \processador|FD|BancoReg|registrador~2156 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~962feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~962feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[28]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~962feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~962feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~962feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~962feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N31
dffeas \processador|FD|BancoReg|registrador~962 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~962feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~962 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~962 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1530 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1530_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2156_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2156_combout  & ((\processador|FD|BancoReg|registrador~962_q ))) # (\processador|FD|BancoReg|registrador~2156_combout  & (\processador|FD|BancoReg|registrador~994_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2156_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~2156_combout  & ((\processador|FD|BancoReg|registrador~1026_q ))) # (\processador|FD|BancoReg|registrador~2156_combout  & (\processador|FD|BancoReg|registrador~1058_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~994_q ),
	.datab(!\processador|FD|BancoReg|registrador~1058_q ),
	.datac(!\processador|FD|BancoReg|registrador~1026_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2156_combout ),
	.datag(!\processador|FD|BancoReg|registrador~962_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1530 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1530 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1530 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N38
dffeas \processador|FD|BancoReg|registrador~802 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~802 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~802 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N20
dffeas \processador|FD|BancoReg|registrador~738 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~738 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~738 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~770feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~770feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[28]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~770feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~770feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~770feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~770feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N44
dffeas \processador|FD|BancoReg|registrador~770 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~770feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~770 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~770 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N20
dffeas \processador|FD|BancoReg|registrador~674 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~674 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~674 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N19
dffeas \processador|FD|BancoReg|registrador~642 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~642 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~642 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~610feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~610feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[28]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~610feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~610feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~610feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~610feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N43
dffeas \processador|FD|BancoReg|registrador~610 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~610feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~610 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~610 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N41
dffeas \processador|FD|BancoReg|registrador~578 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~578 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~578 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2152 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2152_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~578_q  & (!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~610_q ) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~642_q  & (!\processador|FD|mux_JR|saida_MUX[2]~3_combout ))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// ))) # (\processador|FD|BancoReg|registrador~674_q ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~674_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~642_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~610_q ),
	.datag(!\processador|FD|BancoReg|registrador~578_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2152 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2152 .lut_mask = 64'h0C331D333F331D33;
defparam \processador|FD|BancoReg|registrador~2152 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~706feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~706feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[28]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~706feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~706feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~706feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~706feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N2
dffeas \processador|FD|BancoReg|registrador~706 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~706feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~706 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~706 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1526 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1526_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2152_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2152_combout  & ((\processador|FD|BancoReg|registrador~706_q ))) # (\processador|FD|BancoReg|registrador~2152_combout  & (\processador|FD|BancoReg|registrador~738_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2152_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~2152_combout  & ((\processador|FD|BancoReg|registrador~770_q ))) # (\processador|FD|BancoReg|registrador~2152_combout  & (\processador|FD|BancoReg|registrador~802_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~802_q ),
	.datab(!\processador|FD|BancoReg|registrador~738_q ),
	.datac(!\processador|FD|BancoReg|registrador~770_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2152_combout ),
	.datag(!\processador|FD|BancoReg|registrador~706_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1526_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1526 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1526 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1526 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N25
dffeas \processador|FD|BancoReg|registrador~162DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~162DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~162DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~162DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2144 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2144_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~66_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~98_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~130_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~162DUPLICATE_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~98_q ),
	.datab(!\processador|FD|BancoReg|registrador~162DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~130_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2144 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2144 .lut_mask = 64'h0F550F3300FF00FF;
defparam \processador|FD|BancoReg|registrador~2144 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1518 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1518_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~2144_combout  & (((\processador|FD|BancoReg|registrador~194_q  & 
// \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|BancoReg|registrador~2144_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~226_q )))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~2144_combout  & (((\processador|FD|BancoReg|registrador~258_q  & \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # 
// (\processador|FD|BancoReg|registrador~2144_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~290_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~290_q ),
	.datab(!\processador|FD|BancoReg|registrador~226_q ),
	.datac(!\processador|FD|BancoReg|registrador~258_q ),
	.datad(!\processador|FD|BancoReg|registrador~2144_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~194_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1518_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1518 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1518 .lut_mask = 64'h00FF00FF0F330F55;
defparam \processador|FD|BancoReg|registrador~1518 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N6
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[28]~18 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[28]~18_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1518_combout 
// )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1526_combout )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1522_combout )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1530_combout )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1522_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1530_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1526_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1518_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[28]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[28]~18 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[28]~18 .lut_mask = 64'h0808084C4C4C084C;
defparam \processador|FD|BancoReg|saidaA[28]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout  = SUM(( \processador|FD|SOMA|Add0~17_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42  = CARRY(( \processador|FD|SOMA|Add0~17_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\processador|FD|SOMA|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41 .lut_mask = 64'h0000FF77000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N45
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout  & ( (!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ) # (\processador|FD|BancoReg|saidaA[28]~18_combout ) ) ) # 
// ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout  & ( (\processador|FD|BancoReg|saidaA[28]~18_combout  & \processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[28]~18_combout ),
	.datad(!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N0
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~11 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~11_combout  = ( \processador|FD|SOMA|Add0~17_sumout  & ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10_combout  ) ) # ( !\processador|FD|SOMA|Add0~17_sumout  & ( 
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10_combout  & ( (!\processador|UC|palavraControle[12]~3_combout  & (((\processador|UC|Equal0~1_combout  & !\processador|FD|Equal0~9_combout )))) # (\processador|UC|palavraControle[12]~3_combout  & 
// (((\processador|FD|Equal0~9_combout )) # (\processador|UC|palavraControle [14]))) ) ) ) # ( \processador|FD|SOMA|Add0~17_sumout  & ( !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10_combout  & ( (!\processador|UC|palavraControle[12]~3_combout  & 
// (((!\processador|UC|Equal0~1_combout ) # (\processador|FD|Equal0~9_combout )))) # (\processador|UC|palavraControle[12]~3_combout  & (!\processador|UC|palavraControle [14] & ((!\processador|FD|Equal0~9_combout )))) ) ) )

	.dataa(!\processador|UC|palavraControle [14]),
	.datab(!\processador|UC|Equal0~1_combout ),
	.datac(!\processador|UC|palavraControle[12]~3_combout ),
	.datad(!\processador|FD|Equal0~9_combout ),
	.datae(!\processador|FD|SOMA|Add0~17_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~11 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~11 .lut_mask = 64'h0000CAF0350FFFFF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N1
dffeas \processador|FD|fetchInstruction|PC|DOUT[28] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[28] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N18
cyclonev_lcell_comb \processador|FD|SOMA|Add0~17 (
// Equation(s):
// \processador|FD|SOMA|Add0~17_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [28] ) + ( GND ) + ( \processador|FD|SOMA|Add0~14  ))
// \processador|FD|SOMA|Add0~18  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [28] ) + ( GND ) + ( \processador|FD|SOMA|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~17_sumout ),
	.cout(\processador|FD|SOMA|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~17 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N21
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout  = SUM(( \processador|FD|SOMA|Add0~21_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46  = CARRY(( \processador|FD|SOMA|Add0~21_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|SOMA|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45 .lut_mask = 64'h0000FF7700000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~12 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~12_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout  & ( (!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ) # (\processador|FD|BancoReg|saidaA[29]~22_combout ) ) ) # 
// ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout  & ( (\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout  & \processador|FD|BancoReg|saidaA[29]~22_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[29]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~12 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~12 .lut_mask = 64'h03030303CFCFCFCF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N3
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~13 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~13_combout  = ( \processador|FD|SOMA|Add0~21_sumout  & ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~12_combout  ) ) # ( !\processador|FD|SOMA|Add0~21_sumout  & ( 
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~12_combout  & ( (!\processador|FD|Equal0~9_combout  & ((!\processador|UC|palavraControle[12]~3_combout  & ((\processador|UC|Equal0~1_combout ))) # (\processador|UC|palavraControle[12]~3_combout  & 
// (\processador|UC|palavraControle [14])))) # (\processador|FD|Equal0~9_combout  & (((\processador|UC|palavraControle[12]~3_combout )))) ) ) ) # ( \processador|FD|SOMA|Add0~21_sumout  & ( !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~12_combout  & 
// ( (!\processador|FD|Equal0~9_combout  & ((!\processador|UC|palavraControle[12]~3_combout  & ((!\processador|UC|Equal0~1_combout ))) # (\processador|UC|palavraControle[12]~3_combout  & (!\processador|UC|palavraControle [14])))) # 
// (\processador|FD|Equal0~9_combout  & (((!\processador|UC|palavraControle[12]~3_combout )))) ) ) )

	.dataa(!\processador|UC|palavraControle [14]),
	.datab(!\processador|UC|Equal0~1_combout ),
	.datac(!\processador|FD|Equal0~9_combout ),
	.datad(!\processador|UC|palavraControle[12]~3_combout ),
	.datae(!\processador|FD|SOMA|Add0~21_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~13 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~13 .lut_mask = 64'h0000CFA0305FFFFF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N5
dffeas \processador|FD|fetchInstruction|PC|DOUT[29] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[29] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N21
cyclonev_lcell_comb \processador|FD|SOMA|Add0~21 (
// Equation(s):
// \processador|FD|SOMA|Add0~21_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [29] ) + ( GND ) + ( \processador|FD|SOMA|Add0~18  ))
// \processador|FD|SOMA|Add0~22  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [29] ) + ( GND ) + ( \processador|FD|SOMA|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~21_sumout ),
	.cout(\processador|FD|SOMA|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~21 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N33
cyclonev_lcell_comb \processador|FD|saidaULA_final[29]~8 (
// Equation(s):
// \processador|FD|saidaULA_final[29]~8_combout  = ( !\processador|FD|saidaULA_final~35_combout  & ( \processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|Equal11~0_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~15_combout ) ) 
// ) ) # ( !\processador|FD|saidaULA_final~35_combout  & ( !\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout  & ( (\processador|UC|Equal11~0_combout  & \processador|FD|fetchInstruction|ROM|memROM~15_combout ) ) ) )

	.dataa(!\processador|UC|Equal11~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(!\processador|FD|saidaULA_final~35_combout ),
	.dataf(!\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[29]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[29]~8 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[29]~8 .lut_mask = 64'h00550000AAFF0000;
defparam \processador|FD|saidaULA_final[29]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N43
dffeas \processador|FD|memRAM|ram~63 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[29]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~63 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N2
dffeas \processador|FD|memRAM|ram~95 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[29]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~95 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~95 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N0
cyclonev_lcell_comb \processador|FD|memRAM|ram~103 (
// Equation(s):
// \processador|FD|memRAM|ram~103_combout  = ( \processador|FD|memRAM|ram~95_q  & ( \processador|FD|result_slt [0] & ( ((\processador|FD|memRAM|ram~63_q ) # (\processador|FD|saidaULA_final[0]~3_combout )) # (\processador|FD|saidaULA_final~35_combout ) ) ) ) 
// # ( !\processador|FD|memRAM|ram~95_q  & ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~35_combout  & (!\processador|FD|saidaULA_final[0]~3_combout  & \processador|FD|memRAM|ram~63_q )) ) ) ) # ( \processador|FD|memRAM|ram~95_q  & ( 
// !\processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~63_q ) # (\processador|FD|saidaULA_final[0]~3_combout ) ) ) ) # ( !\processador|FD|memRAM|ram~95_q  & ( !\processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final[0]~3_combout  & 
// \processador|FD|memRAM|ram~63_q ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|saidaULA_final~35_combout ),
	.datac(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datad(!\processador|FD|memRAM|ram~63_q ),
	.datae(!\processador|FD|memRAM|ram~95_q ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~103 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~103 .lut_mask = 64'h00F00FFF00C03FFF;
defparam \processador|FD|memRAM|ram~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N3
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[29]~6 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[29]~6_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( \processador|FD|memRAM|ram~103_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|SOMA|Add0~21_sumout )) 
// # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((\processador|FD|saidaULA_final[29]~8_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( 
// \processador|FD|memRAM|ram~103_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|SOMA|Add0~21_sumout )) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// ((\processador|FD|saidaULA_final[29]~8_combout ))))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( 
// !\processador|FD|memRAM|ram~103_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|SOMA|Add0~21_sumout )) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// ((\processador|FD|saidaULA_final[29]~8_combout ))))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((!\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( 
// !\processador|FD|memRAM|ram~103_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|SOMA|Add0~21_sumout )) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// ((\processador|FD|saidaULA_final[29]~8_combout ))))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datab(!\processador|FD|SOMA|Add0~21_sumout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datad(!\processador|FD|saidaULA_final[29]~8_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.dataf(!\processador|FD|memRAM|ram~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[29]~6 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[29]~6 .lut_mask = 64'h202A707A252F757F;
defparam \processador|FD|muxULAram|saida_MUX[29]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N26
dffeas \processador|FD|BancoReg|registrador~547 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~547 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~547 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N41
dffeas \processador|FD|BancoReg|registrador~355 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~355 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~355 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N37
dffeas \processador|FD|BancoReg|registrador~387DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~387DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~387DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~387DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2128 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2128_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~323_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~355_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~387DUPLICATE_q ))) # 
// (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~419_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~419_q ),
	.datab(!\processador|FD|BancoReg|registrador~355_q ),
	.datac(!\processador|FD|BancoReg|registrador~387DUPLICATE_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~323_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2128 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2128 .lut_mask = 64'h0F000F0033FF55FF;
defparam \processador|FD|BancoReg|registrador~2128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1506 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1506_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~2128_combout  & (((\processador|FD|BancoReg|registrador~451_q  & 
// \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|BancoReg|registrador~2128_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~483_q )))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~2128_combout  & (((\processador|FD|BancoReg|registrador~515_q  & \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # 
// (\processador|FD|BancoReg|registrador~2128_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~547_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~547_q ),
	.datab(!\processador|FD|BancoReg|registrador~483_q ),
	.datac(!\processador|FD|BancoReg|registrador~515_q ),
	.datad(!\processador|FD|BancoReg|registrador~2128_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~451_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1506_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1506 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1506 .lut_mask = 64'h00FF00FF0F330F55;
defparam \processador|FD|BancoReg|registrador~1506 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N26
dffeas \processador|FD|BancoReg|registrador~803 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~803 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~803 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~739feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~739feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[29]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~739feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~739feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~739feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~739feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N28
dffeas \processador|FD|BancoReg|registrador~739 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~739feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~739 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~739 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~771feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~771feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[29]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~771feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~771feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~771feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~771feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N52
dffeas \processador|FD|BancoReg|registrador~771 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~771feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~771 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~771 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~611feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~611feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[29]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~611feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~611feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~611feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~611feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N46
dffeas \processador|FD|BancoReg|registrador~611 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~611feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~611 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~611 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N50
dffeas \processador|FD|BancoReg|registrador~675 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~675 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~675 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N22
dffeas \processador|FD|BancoReg|registrador~643 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~643 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~643 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N52
dffeas \processador|FD|BancoReg|registrador~579 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~579 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~579 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2132 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2132_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~579_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~611_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~643_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~675_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~611_q ),
	.datab(!\processador|FD|BancoReg|registrador~675_q ),
	.datac(!\processador|FD|BancoReg|registrador~643_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~579_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2132 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2132 .lut_mask = 64'h0F550F3300FF00FF;
defparam \processador|FD|BancoReg|registrador~2132 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~707feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~707feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[29]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~707feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~707feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~707feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~707feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N58
dffeas \processador|FD|BancoReg|registrador~707 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~707feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~707 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~707 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1510 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1510_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2132_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2132_combout  & ((\processador|FD|BancoReg|registrador~707_q ))) # (\processador|FD|BancoReg|registrador~2132_combout  & (\processador|FD|BancoReg|registrador~739_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2132_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~2132_combout  & ((\processador|FD|BancoReg|registrador~771_q ))) # (\processador|FD|BancoReg|registrador~2132_combout  & (\processador|FD|BancoReg|registrador~803_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~803_q ),
	.datab(!\processador|FD|BancoReg|registrador~739_q ),
	.datac(!\processador|FD|BancoReg|registrador~771_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2132_combout ),
	.datag(!\processador|FD|BancoReg|registrador~707_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1510_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1510 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1510 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1510 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N53
dffeas \processador|FD|BancoReg|registrador~995 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~995 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~995 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N2
dffeas \processador|FD|BancoReg|registrador~899 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~899 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~899 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N47
dffeas \processador|FD|BancoReg|registrador~867 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~867 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~867 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N8
dffeas \processador|FD|BancoReg|registrador~931 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~931 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~931 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~835feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~835feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[29]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~835feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~835feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~835feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~835feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N5
dffeas \processador|FD|BancoReg|registrador~835 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~835feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~835 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~835 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2136 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2136_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (\processador|FD|BancoReg|registrador~835_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|BancoReg|registrador~867_q ))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (\processador|FD|BancoReg|registrador~899_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|BancoReg|registrador~931_q ))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~899_q ),
	.datad(!\processador|FD|BancoReg|registrador~867_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~931_q ),
	.datag(!\processador|FD|BancoReg|registrador~835_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2136 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2136 .lut_mask = 64'h195D1919195D5D5D;
defparam \processador|FD|BancoReg|registrador~2136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1027feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1027feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[29]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1027feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1027feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1027feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1027feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N58
dffeas \processador|FD|BancoReg|registrador~1027 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1027feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1027 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1027 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N56
dffeas \processador|FD|BancoReg|registrador~1059 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1059_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1059 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1059 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~963feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~963feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[29]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~963feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~963feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~963feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~963feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N19
dffeas \processador|FD|BancoReg|registrador~963 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~963feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~963 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~963 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1514 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1514_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|BancoReg|registrador~2136_combout  & (((\processador|FD|BancoReg|registrador~963_q  & 
// ((\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|BancoReg|registrador~2136_combout  & ((((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~995_q ))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~2136_combout  & (\processador|FD|BancoReg|registrador~1027_q  & ((\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # 
// (\processador|FD|BancoReg|registrador~2136_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~1059_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~995_q ),
	.datab(!\processador|FD|BancoReg|registrador~2136_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1027_q ),
	.datad(!\processador|FD|BancoReg|registrador~1059_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~963_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1514_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1514 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1514 .lut_mask = 64'h333333331D1D0C3F;
defparam \processador|FD|BancoReg|registrador~1514 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N34
dffeas \processador|FD|BancoReg|registrador~131 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~131 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~131 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2124 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2124_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~67_q 
// )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~99_q )))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~131_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~163_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~163_q ),
	.datac(!\processador|FD|BancoReg|registrador~131_q ),
	.datad(!\processador|FD|BancoReg|registrador~99_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2124 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2124 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \processador|FD|BancoReg|registrador~2124 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1502 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1502_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2124_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~2124_combout  & ((\processador|FD|BancoReg|registrador~195_q ))) # (\processador|FD|BancoReg|registrador~2124_combout  & (\processador|FD|BancoReg|registrador~227_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2124_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~2124_combout  & (\processador|FD|BancoReg|registrador~259_q )) # (\processador|FD|BancoReg|registrador~2124_combout  & ((\processador|FD|BancoReg|registrador~291_q )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~227_q ),
	.datac(!\processador|FD|BancoReg|registrador~259_q ),
	.datad(!\processador|FD|BancoReg|registrador~291_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2124_combout ),
	.datag(!\processador|FD|BancoReg|registrador~195_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1502_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1502 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1502 .lut_mask = 64'h05050505BBBBAAFF;
defparam \processador|FD|BancoReg|registrador~1502 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N18
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[29]~22 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[29]~22_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1502_combout 
// )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1510_combout )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1506_combout )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1514_combout )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1506_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1510_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1514_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1502_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[29]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[29]~22 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[29]~22 .lut_mask = 64'h084C0808084C4C4C;
defparam \processador|FD|BancoReg|saidaA[29]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N39
cyclonev_lcell_comb \processador|FD|ULA_bit28|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout  = ( \processador|FD|soma1inv|Add0~113_sumout  & ( \processador|FD|BancoReg|saidaA[28]~18_combout  ) )

	.dataa(!\processador|FD|BancoReg|saidaA[28]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit28|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit28|Muxao|saida_MUX~1 .lut_mask = 64'h0000000055555555;
defparam \processador|FD|ULA_bit28|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N36
cyclonev_lcell_comb \processador|FD|ULA_bit28|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit28|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~113_sumout  & ( !\processador|FD|BancoReg|saidaA[28]~18_combout  ) ) # ( !\processador|FD|soma1inv|Add0~113_sumout  & ( \processador|FD|BancoReg|saidaA[28]~18_combout  ) )

	.dataa(!\processador|FD|BancoReg|saidaA[28]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit28|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit28|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit28|soma|Add0~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \processador|FD|ULA_bit28|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N24
cyclonev_lcell_comb \processador|FD|ULA_bit25|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit25|soma|Add1~1_combout  = ( \processador|FD|soma1inv|Add0~1_sumout  & ( \processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~125_sumout  & !\processador|FD|BancoReg|saidaA[25]~6_combout ) ) ) ) # ( 
// !\processador|FD|soma1inv|Add0~1_sumout  & ( \processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~125_sumout  & ((!\processador|FD|BancoReg|saidaA[24]~98_combout ) # (!\processador|FD|BancoReg|saidaA[25]~6_combout ))) # 
// (\processador|FD|soma1inv|Add0~125_sumout  & (!\processador|FD|BancoReg|saidaA[24]~98_combout  & !\processador|FD|BancoReg|saidaA[25]~6_combout )) ) ) ) # ( \processador|FD|soma1inv|Add0~1_sumout  & ( !\processador|FD|ULA_bit23|soma|Add1~0_combout  & ( 
// (!\processador|FD|soma1inv|Add0~125_sumout  & ((!\processador|FD|BancoReg|saidaA[25]~6_combout ) # ((!\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout  & !\processador|FD|BancoReg|saidaA[24]~98_combout )))) # (\processador|FD|soma1inv|Add0~125_sumout  
// & (!\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout  & (!\processador|FD|BancoReg|saidaA[24]~98_combout  & !\processador|FD|BancoReg|saidaA[25]~6_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~1_sumout  & ( 
// !\processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~125_sumout  & ((!\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout ) # ((!\processador|FD|BancoReg|saidaA[24]~98_combout ) # 
// (!\processador|FD|BancoReg|saidaA[25]~6_combout )))) # (\processador|FD|soma1inv|Add0~125_sumout  & (!\processador|FD|BancoReg|saidaA[25]~6_combout  & ((!\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout ) # 
// (!\processador|FD|BancoReg|saidaA[24]~98_combout )))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~125_sumout ),
	.datab(!\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[24]~98_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[25]~6_combout ),
	.datae(!\processador|FD|soma1inv|Add0~1_sumout ),
	.dataf(!\processador|FD|ULA_bit23|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit25|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit25|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit25|soma|Add1~1 .lut_mask = 64'hFEA8EA80FAA0AA00;
defparam \processador|FD|ULA_bit25|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N18
cyclonev_lcell_comb \processador|FD|ULA_bit28|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit28|soma|Add1~0_combout  = ( \processador|FD|ULA_bit28|soma|Add0~0_combout  & ( \processador|FD|ULA_bit25|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[27]~14_combout  & (\processador|FD|BancoReg|saidaA[26]~10_combout  & 
// (\processador|FD|soma1inv|Add0~121_sumout  & \processador|FD|soma1inv|Add0~117_sumout ))) # (\processador|FD|BancoReg|saidaA[27]~14_combout  & (((\processador|FD|BancoReg|saidaA[26]~10_combout  & \processador|FD|soma1inv|Add0~121_sumout )) # 
// (\processador|FD|soma1inv|Add0~117_sumout ))) ) ) ) # ( \processador|FD|ULA_bit28|soma|Add0~0_combout  & ( !\processador|FD|ULA_bit25|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[27]~14_combout  & (\processador|FD|soma1inv|Add0~117_sumout  & 
// ((\processador|FD|soma1inv|Add0~121_sumout ) # (\processador|FD|BancoReg|saidaA[26]~10_combout )))) # (\processador|FD|BancoReg|saidaA[27]~14_combout  & (((\processador|FD|soma1inv|Add0~117_sumout ) # (\processador|FD|soma1inv|Add0~121_sumout )) # 
// (\processador|FD|BancoReg|saidaA[26]~10_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[27]~14_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[26]~10_combout ),
	.datac(!\processador|FD|soma1inv|Add0~121_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~117_sumout ),
	.datae(!\processador|FD|ULA_bit28|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit25|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit28|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit28|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit28|soma|Add1~0 .lut_mask = 64'h0000157F00000157;
defparam \processador|FD|ULA_bit28|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N48
cyclonev_lcell_comb \processador|FD|ULA_bit29|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~109_sumout  & ( \processador|FD|ULA_bit28|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|BancoReg|saidaA[29]~22_combout )) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~109_sumout  & ( \processador|FD|ULA_bit28|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[29]~22_combout  
// & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout )) # (\processador|FD|BancoReg|saidaA[29]~22_combout  & (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout )) ) ) ) # ( \processador|FD|soma1inv|Add0~109_sumout  & ( 
// !\processador|FD|ULA_bit28|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|BancoReg|saidaA[29]~22_combout  $ (((\processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout ) # 
// (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (((\processador|FD|BancoReg|saidaA[29]~22_combout  & !\processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout )) # 
// (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~109_sumout  & ( !\processador|FD|ULA_bit28|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[29]~22_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout 
//  & ((\processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout )))) # (\processador|FD|BancoReg|saidaA[29]~22_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// !\processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout )) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[29]~22_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datad(!\processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout ),
	.datae(!\processador|FD|soma1inv|Add0~109_sumout ),
	.dataf(!\processador|FD|ULA_bit28|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit29|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit29|Muxao|saida_MUX~0 .lut_mask = 64'h4189975389895353;
defparam \processador|FD|ULA_bit29|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N57
cyclonev_lcell_comb \processador|FD|ULA_bit4|Muxao|Equal0~0 (
// Equation(s):
// \processador|FD|ULA_bit4|Muxao|Equal0~0_combout  = ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout  & ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout  ) )

	.dataa(gnd),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit4|Muxao|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit4|Muxao|Equal0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit4|Muxao|Equal0~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \processador|FD|ULA_bit4|Muxao|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N6
cyclonev_lcell_comb \processador|FD|ULA_bit29|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit29|soma|Add1~1_combout  = ( \processador|FD|soma1inv|Add0~113_sumout  & ( \processador|FD|ULA_bit27|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[29]~22_combout  & !\processador|FD|soma1inv|Add0~109_sumout ) ) ) ) # ( 
// !\processador|FD|soma1inv|Add0~113_sumout  & ( \processador|FD|ULA_bit27|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[29]~22_combout  & ((!\processador|FD|soma1inv|Add0~109_sumout ) # (!\processador|FD|BancoReg|saidaA[28]~18_combout ))) # 
// (\processador|FD|BancoReg|saidaA[29]~22_combout  & (!\processador|FD|soma1inv|Add0~109_sumout  & !\processador|FD|BancoReg|saidaA[28]~18_combout )) ) ) ) # ( \processador|FD|soma1inv|Add0~113_sumout  & ( !\processador|FD|ULA_bit27|soma|Add1~1_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[29]~22_combout  & ((!\processador|FD|soma1inv|Add0~109_sumout ) # ((!\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout  & !\processador|FD|BancoReg|saidaA[28]~18_combout )))) # 
// (\processador|FD|BancoReg|saidaA[29]~22_combout  & (!\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout  & (!\processador|FD|soma1inv|Add0~109_sumout  & !\processador|FD|BancoReg|saidaA[28]~18_combout ))) ) ) ) # ( 
// !\processador|FD|soma1inv|Add0~113_sumout  & ( !\processador|FD|ULA_bit27|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[29]~22_combout  & ((!\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout ) # ((!\processador|FD|soma1inv|Add0~109_sumout ) 
// # (!\processador|FD|BancoReg|saidaA[28]~18_combout )))) # (\processador|FD|BancoReg|saidaA[29]~22_combout  & (!\processador|FD|soma1inv|Add0~109_sumout  & ((!\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout ) # 
// (!\processador|FD|BancoReg|saidaA[28]~18_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[29]~22_combout ),
	.datab(!\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout ),
	.datac(!\processador|FD|soma1inv|Add0~109_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[28]~18_combout ),
	.datae(!\processador|FD|soma1inv|Add0~113_sumout ),
	.dataf(!\processador|FD|ULA_bit27|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit29|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit29|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit29|soma|Add1~1 .lut_mask = 64'hFAE8E8A0FAA0A0A0;
defparam \processador|FD|ULA_bit29|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N48
cyclonev_lcell_comb \processador|FD|ULA_bit31|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~101_sumout  & ( \processador|FD|ULA_bit29|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[31]~30_combout  & (\processador|FD|ULA_bit4|Muxao|Equal0~0_combout  
// & ((!\processador|FD|soma1inv|Add0~105_sumout ) # (!\processador|FD|BancoReg|saidaA[30]~26_combout )))) # (\processador|FD|BancoReg|saidaA[31]~30_combout  & (!\processador|FD|ULA_bit4|Muxao|Equal0~0_combout  $ (((\processador|FD|soma1inv|Add0~105_sumout  
// & \processador|FD|BancoReg|saidaA[30]~26_combout ))))) ) ) ) # ( !\processador|FD|soma1inv|Add0~101_sumout  & ( \processador|FD|ULA_bit29|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[31]~30_combout  & 
// (((\processador|FD|soma1inv|Add0~105_sumout  & \processador|FD|BancoReg|saidaA[30]~26_combout )))) # (\processador|FD|BancoReg|saidaA[31]~30_combout  & (\processador|FD|ULA_bit4|Muxao|Equal0~0_combout  & ((!\processador|FD|soma1inv|Add0~105_sumout ) # 
// (!\processador|FD|BancoReg|saidaA[30]~26_combout )))) ) ) ) # ( \processador|FD|soma1inv|Add0~101_sumout  & ( !\processador|FD|ULA_bit29|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[31]~30_combout  & 
// (\processador|FD|ULA_bit4|Muxao|Equal0~0_combout  & (!\processador|FD|soma1inv|Add0~105_sumout  & !\processador|FD|BancoReg|saidaA[30]~26_combout ))) # (\processador|FD|BancoReg|saidaA[31]~30_combout  & (!\processador|FD|ULA_bit4|Muxao|Equal0~0_combout  $ 
// (((\processador|FD|BancoReg|saidaA[30]~26_combout ) # (\processador|FD|soma1inv|Add0~105_sumout ))))) ) ) ) # ( !\processador|FD|soma1inv|Add0~101_sumout  & ( !\processador|FD|ULA_bit29|soma|Add1~1_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[31]~30_combout  & (((\processador|FD|BancoReg|saidaA[30]~26_combout ) # (\processador|FD|soma1inv|Add0~105_sumout )))) # (\processador|FD|BancoReg|saidaA[31]~30_combout  & (\processador|FD|ULA_bit4|Muxao|Equal0~0_combout  
// & (!\processador|FD|soma1inv|Add0~105_sumout  & !\processador|FD|BancoReg|saidaA[30]~26_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[31]~30_combout ),
	.datab(!\processador|FD|ULA_bit4|Muxao|Equal0~0_combout ),
	.datac(!\processador|FD|soma1inv|Add0~105_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[30]~26_combout ),
	.datae(!\processador|FD|soma1inv|Add0~101_sumout ),
	.dataf(!\processador|FD|ULA_bit29|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit31|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit31|Muxao|saida_MUX~0 .lut_mask = 64'h1AAA6111111A6661;
defparam \processador|FD|ULA_bit31|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N42
cyclonev_lcell_comb \processador|FD|Equal0~9 (
// Equation(s):
// \processador|FD|Equal0~9_combout  = ( \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  & ( \processador|FD|Equal0~8_combout  & ( (!\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout  & (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & 
// (!\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout  & !\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout ))) ) ) ) # ( !\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  & ( \processador|FD|Equal0~8_combout  & ( 
// (!\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout  & (!\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout  & !\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout )) ) ) )

	.dataa(!\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datac(!\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout ),
	.datad(!\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout ),
	.datae(!\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|Equal0~9 .extended_lut = "off";
defparam \processador|FD|Equal0~9 .lut_mask = 64'h00000000A0002000;
defparam \processador|FD|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N24
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout  = SUM(( \processador|FD|SOMA|Add0~25_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~50  = CARRY(( \processador|FD|SOMA|Add0~25_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\processador|FD|SOMA|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49 .lut_mask = 64'h0000FF77000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N9
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~14 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~14_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout  & ( (!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ) # (\processador|FD|BancoReg|saidaA[30]~26_combout ) ) ) # 
// ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout  & ( (\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout  & \processador|FD|BancoReg|saidaA[30]~26_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[30]~26_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~14 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~14 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N54
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~15 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~15_combout  = ( \processador|FD|SOMA|Add0~25_sumout  & ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~14_combout  ) ) # ( !\processador|FD|SOMA|Add0~25_sumout  & ( 
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~14_combout  & ( (!\processador|UC|palavraControle[12]~3_combout  & (((\processador|UC|Equal0~1_combout  & !\processador|FD|Equal0~9_combout )))) # (\processador|UC|palavraControle[12]~3_combout  & 
// (((\processador|FD|Equal0~9_combout )) # (\processador|UC|palavraControle [14]))) ) ) ) # ( \processador|FD|SOMA|Add0~25_sumout  & ( !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~14_combout  & ( (!\processador|UC|palavraControle[12]~3_combout  & 
// (((!\processador|UC|Equal0~1_combout ) # (\processador|FD|Equal0~9_combout )))) # (\processador|UC|palavraControle[12]~3_combout  & (!\processador|UC|palavraControle [14] & ((!\processador|FD|Equal0~9_combout )))) ) ) )

	.dataa(!\processador|UC|palavraControle [14]),
	.datab(!\processador|UC|Equal0~1_combout ),
	.datac(!\processador|UC|palavraControle[12]~3_combout ),
	.datad(!\processador|FD|Equal0~9_combout ),
	.datae(!\processador|FD|SOMA|Add0~25_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~15 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~15 .lut_mask = 64'h0000CAF0350FFFFF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N55
dffeas \processador|FD|fetchInstruction|PC|DOUT[30] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~15_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[30] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N24
cyclonev_lcell_comb \processador|FD|SOMA|Add0~25 (
// Equation(s):
// \processador|FD|SOMA|Add0~25_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [30] ) + ( GND ) + ( \processador|FD|SOMA|Add0~22  ))
// \processador|FD|SOMA|Add0~26  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [30] ) + ( GND ) + ( \processador|FD|SOMA|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~25_sumout ),
	.cout(\processador|FD|SOMA|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~25 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N36
cyclonev_lcell_comb \processador|FD|saidaULA_final[30]~9 (
// Equation(s):
// \processador|FD|saidaULA_final[30]~9_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~20_combout  & ( \processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout  & ( !\processador|FD|saidaULA_final~35_combout  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~20_combout  & ( \processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|Equal11~0_combout  & !\processador|FD|saidaULA_final~35_combout ) ) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~20_combout  & ( !\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout  & ( (\processador|UC|Equal11~0_combout  & !\processador|FD|saidaULA_final~35_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|UC|Equal11~0_combout ),
	.datac(!\processador|FD|saidaULA_final~35_combout ),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~20_combout ),
	.dataf(!\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[30]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[30]~9 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[30]~9 .lut_mask = 64'h00003030C0C0F0F0;
defparam \processador|FD|saidaULA_final[30]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N10
dffeas \processador|FD|memRAM|ram~64 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[30]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~64 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N5
dffeas \processador|FD|memRAM|ram~96 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[30]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~96 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N3
cyclonev_lcell_comb \processador|FD|memRAM|ram~104 (
// Equation(s):
// \processador|FD|memRAM|ram~104_combout  = ( \processador|FD|memRAM|ram~96_q  & ( \processador|FD|result_slt [0] & ( ((\processador|FD|saidaULA_final~35_combout ) # (\processador|FD|saidaULA_final[0]~3_combout )) # (\processador|FD|memRAM|ram~64_q ) ) ) ) 
// # ( !\processador|FD|memRAM|ram~96_q  & ( \processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~64_q  & (!\processador|FD|saidaULA_final[0]~3_combout  & !\processador|FD|saidaULA_final~35_combout )) ) ) ) # ( \processador|FD|memRAM|ram~96_q  & ( 
// !\processador|FD|result_slt [0] & ( (\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|memRAM|ram~64_q ) ) ) ) # ( !\processador|FD|memRAM|ram~96_q  & ( !\processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~64_q  & 
// !\processador|FD|saidaULA_final[0]~3_combout ) ) ) )

	.dataa(!\processador|FD|memRAM|ram~64_q ),
	.datab(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datac(gnd),
	.datad(!\processador|FD|saidaULA_final~35_combout ),
	.datae(!\processador|FD|memRAM|ram~96_q ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~104 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~104 .lut_mask = 64'h44447777440077FF;
defparam \processador|FD|memRAM|ram~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N33
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[30]~7 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[30]~7_combout  = ( \processador|FD|saidaULA_final[30]~9_combout  & ( \processador|FD|memRAM|ram~104_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~25_sumout ))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[21]~0_combout ))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ) ) ) ) # ( !\processador|FD|saidaULA_final[30]~9_combout  & ( \processador|FD|memRAM|ram~104_combout  
// & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|SOMA|Add0~25_sumout  & !\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// (((\processador|FD|muxULAram|saida_MUX[25]~0_combout )) # (\processador|FD|saida_ext[21]~0_combout ))) ) ) ) # ( \processador|FD|saidaULA_final[30]~9_combout  & ( !\processador|FD|memRAM|ram~104_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~0_combout ) # (\processador|FD|SOMA|Add0~25_sumout )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[21]~0_combout  & 
// ((!\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) ) ) ) # ( !\processador|FD|saidaULA_final[30]~9_combout  & ( !\processador|FD|memRAM|ram~104_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~25_sumout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[21]~0_combout )))) ) ) )

	.dataa(!\processador|FD|saida_ext[21]~0_combout ),
	.datab(!\processador|FD|SOMA|Add0~25_sumout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datae(!\processador|FD|saidaULA_final[30]~9_combout ),
	.dataf(!\processador|FD|memRAM|ram~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[30]~7 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[30]~7 .lut_mask = 64'h350035F0350F35FF;
defparam \processador|FD|muxULAram|saida_MUX[30]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N14
dffeas \processador|FD|BancoReg|registrador~292 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~292 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~292 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2122 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2122_combout  = ( \processador|FD|BancoReg|registrador~196_q  & ( \processador|FD|BancoReg|registrador~228_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~292_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~260_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~196_q  & ( \processador|FD|BancoReg|registrador~228_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// ((\processador|FD|BancoReg|registrador~292_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~260_q )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~196_q  & ( !\processador|FD|BancoReg|registrador~228_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~292_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((\processador|FD|BancoReg|registrador~260_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~196_q  & ( !\processador|FD|BancoReg|registrador~228_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~292_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~260_q ))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~292_q ),
	.datad(!\processador|FD|BancoReg|registrador~260_q ),
	.datae(!\processador|FD|BancoReg|registrador~196_q ),
	.dataf(!\processador|FD|BancoReg|registrador~228_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2122 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2122 .lut_mask = 64'h021346578A9BCEDF;
defparam \processador|FD|BancoReg|registrador~2122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2121 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2121_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~324_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// (\processador|FD|BancoReg|registrador~388_q ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~324_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~356_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~420_q ))) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|BancoReg|registrador~324_q  & ( (\processador|FD|BancoReg|registrador~388_q  & \processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|BancoReg|registrador~324_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~356_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~420_q ))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~388_q ),
	.datab(!\processador|FD|BancoReg|registrador~356_q ),
	.datac(!\processador|FD|BancoReg|registrador~420_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~324_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2121 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2121 .lut_mask = 64'h330F0055330FFF55;
defparam \processador|FD|BancoReg|registrador~2121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N31
dffeas \processador|FD|BancoReg|registrador~484DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~484DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~484DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~484DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N5
dffeas \processador|FD|BancoReg|registrador~452 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~452feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~452 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~452 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2123 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2123_combout  = ( \processador|FD|BancoReg|registrador~548_q  & ( \processador|FD|BancoReg|registrador~516_q  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~484DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~452_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~548_q  & ( \processador|FD|BancoReg|registrador~516_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~484DUPLICATE_q  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((\processador|FD|BancoReg|registrador~452_q ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~548_q  & ( !\processador|FD|BancoReg|registrador~516_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # 
// (\processador|FD|BancoReg|registrador~484DUPLICATE_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|BancoReg|registrador~452_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~548_q  & ( !\processador|FD|BancoReg|registrador~516_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~484DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~452_q ))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datab(!\processador|FD|BancoReg|registrador~484DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|BancoReg|registrador~452_q ),
	.datae(!\processador|FD|BancoReg|registrador~548_q ),
	.dataf(!\processador|FD|BancoReg|registrador~516_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2123 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2123 .lut_mask = 64'h20702A7A25752F7F;
defparam \processador|FD|BancoReg|registrador~2123 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N14
dffeas \processador|FD|BancoReg|registrador~164 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~164feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~164 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N53
dffeas \processador|FD|BancoReg|registrador~132 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~132 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~132 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2120 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2120_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~132_q  & ( (\processador|FD|BancoReg|registrador~68_q ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~132_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~100_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~164_q )) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|BancoReg|registrador~132_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|BancoReg|registrador~68_q ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|BancoReg|registrador~132_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~100_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~164_q )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~164_q ),
	.datac(!\processador|FD|BancoReg|registrador~68_q ),
	.datad(!\processador|FD|BancoReg|registrador~100_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~132_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2120 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2120 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \processador|FD|BancoReg|registrador~2120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[30]~22 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[30]~22_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (((\processador|FD|BancoReg|registrador~2121_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~2120_combout )))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|BancoReg|registrador~2123_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~2122_combout )))) ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2122_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2121_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2123_combout ),
	.datag(!\processador|FD|BancoReg|registrador~2120_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[30]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[30]~22 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[30]~22 .lut_mask = 64'h028A0202028A8A8A;
defparam \processador|FD|BancoReg|saidaB[30]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N33
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~101 (
// Equation(s):
// \processador|FD|soma1inv|Add0~101_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[31]~26_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~106  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|UC|palavraControle[8]~5_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[31]~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~101_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~101 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~101 .lut_mask = 64'h0000FFFF0000569A;
defparam \processador|FD|soma1inv|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N54
cyclonev_lcell_comb \processador|FD|ULA_bit31|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout  = (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|BancoReg|saidaA[31]~30_combout  & \processador|FD|soma1inv|Add0~101_sumout )) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~101_sumout ) # (\processador|FD|BancoReg|saidaA[31]~30_combout )))))

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[31]~30_combout ),
	.datad(!\processador|FD|soma1inv|Add0~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit31|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit31|Muxao|saida_MUX~1 .lut_mask = 64'h0115011501150115;
defparam \processador|FD|ULA_bit31|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N42
cyclonev_lcell_comb \processador|FD|saidaULA_final[31]~10 (
// Equation(s):
// \processador|FD|saidaULA_final[31]~10_combout  = ( \processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout  & ( \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|saidaULA_final~35_combout  & ((!\processador|UC|Equal11~0_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout ))) ) ) ) # ( !\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout  & ( \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|saidaULA_final~35_combout  & 
// ((!\processador|UC|Equal11~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) # (\processador|UC|Equal11~0_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) ) ) # ( \processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout  
// & ( !\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|saidaULA_final~35_combout  & ((!\processador|UC|Equal11~0_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~15_combout ))) ) ) ) # ( 
// !\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout  & ( !\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (\processador|UC|Equal11~0_combout  & !\processador|FD|saidaULA_final~35_combout 
// )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(!\processador|UC|Equal11~0_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datad(!\processador|FD|saidaULA_final~35_combout ),
	.datae(!\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout ),
	.dataf(!\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[31]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[31]~10 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[31]~10 .lut_mask = 64'h1100DD00D100DD00;
defparam \processador|FD|saidaULA_final[31]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N27
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout  = SUM(( \processador|FD|SOMA|Add0~29_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~50  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|SOMA|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53 .lut_mask = 64'h0000FF7700000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N9
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~16 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~16_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout  & ( (!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ) # (\processador|FD|BancoReg|saidaA[31]~30_combout ) ) ) # 
// ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout  & ( (\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout  & \processador|FD|BancoReg|saidaA[31]~30_combout ) ) )

	.dataa(!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[31]~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~16 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~16 .lut_mask = 64'h05050505AFAFAFAF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N57
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~17 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~17_combout  = ( \processador|FD|SOMA|Add0~29_sumout  & ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~16_combout  ) ) # ( !\processador|FD|SOMA|Add0~29_sumout  & ( 
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~16_combout  & ( (!\processador|FD|Equal0~9_combout  & ((!\processador|UC|palavraControle[12]~3_combout  & ((\processador|UC|Equal0~1_combout ))) # (\processador|UC|palavraControle[12]~3_combout  & 
// (\processador|UC|palavraControle [14])))) # (\processador|FD|Equal0~9_combout  & (((\processador|UC|palavraControle[12]~3_combout )))) ) ) ) # ( \processador|FD|SOMA|Add0~29_sumout  & ( !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~16_combout  & 
// ( (!\processador|FD|Equal0~9_combout  & ((!\processador|UC|palavraControle[12]~3_combout  & ((!\processador|UC|Equal0~1_combout ))) # (\processador|UC|palavraControle[12]~3_combout  & (!\processador|UC|palavraControle [14])))) # 
// (\processador|FD|Equal0~9_combout  & (((!\processador|UC|palavraControle[12]~3_combout )))) ) ) )

	.dataa(!\processador|UC|palavraControle [14]),
	.datab(!\processador|UC|Equal0~1_combout ),
	.datac(!\processador|FD|Equal0~9_combout ),
	.datad(!\processador|UC|palavraControle[12]~3_combout ),
	.datae(!\processador|FD|SOMA|Add0~29_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~17 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~17 .lut_mask = 64'h0000CFA0305FFFFF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N59
dffeas \processador|FD|fetchInstruction|PC|DOUT[31] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~17_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[31] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N27
cyclonev_lcell_comb \processador|FD|SOMA|Add0~29 (
// Equation(s):
// \processador|FD|SOMA|Add0~29_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [31] ) + ( GND ) + ( \processador|FD|SOMA|Add0~26  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~29 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|SOMA|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N44
dffeas \processador|FD|memRAM|ram~65 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[31]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~65 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N14
dffeas \processador|FD|memRAM|ram~97 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[31]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~97 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~97 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N12
cyclonev_lcell_comb \processador|FD|memRAM|ram~105 (
// Equation(s):
// \processador|FD|memRAM|ram~105_combout  = ( \processador|FD|memRAM|ram~97_q  & ( \processador|FD|result_slt [0] & ( ((\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|memRAM|ram~65_q )) # (\processador|FD|saidaULA_final~35_combout ) ) ) ) 
// # ( !\processador|FD|memRAM|ram~97_q  & ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~35_combout  & (\processador|FD|memRAM|ram~65_q  & !\processador|FD|saidaULA_final[0]~3_combout )) ) ) ) # ( \processador|FD|memRAM|ram~97_q  & ( 
// !\processador|FD|result_slt [0] & ( (\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|memRAM|ram~65_q ) ) ) ) # ( !\processador|FD|memRAM|ram~97_q  & ( !\processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~65_q  & 
// !\processador|FD|saidaULA_final[0]~3_combout ) ) ) )

	.dataa(!\processador|FD|saidaULA_final~35_combout ),
	.datab(!\processador|FD|memRAM|ram~65_q ),
	.datac(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datad(gnd),
	.datae(!\processador|FD|memRAM|ram~97_q ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~105 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~105 .lut_mask = 64'h30303F3F20207F7F;
defparam \processador|FD|memRAM|ram~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N30
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[31]~8 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[31]~8_combout  = ( \processador|FD|SOMA|Add0~29_sumout  & ( \processador|FD|memRAM|ram~105_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((!\processador|FD|muxULAram|saida_MUX[25]~0_combout ) # 
// (\processador|FD|saidaULA_final[31]~10_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~0_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~15_combout ))) ) ) ) # ( 
// !\processador|FD|SOMA|Add0~29_sumout  & ( \processador|FD|memRAM|ram~105_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~0_combout  & \processador|FD|saidaULA_final[31]~10_combout )))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~0_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~15_combout ))) ) ) ) # ( \processador|FD|SOMA|Add0~29_sumout  & ( 
// !\processador|FD|memRAM|ram~105_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((!\processador|FD|muxULAram|saida_MUX[25]~0_combout ) # (\processador|FD|saidaULA_final[31]~10_combout )))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (!\processador|FD|muxULAram|saida_MUX[25]~0_combout ))) ) ) ) # ( !\processador|FD|SOMA|Add0~29_sumout  & ( 
// !\processador|FD|memRAM|ram~105_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~0_combout  & \processador|FD|saidaULA_final[31]~10_combout )))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (!\processador|FD|muxULAram|saida_MUX[25]~0_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datad(!\processador|FD|saidaULA_final[31]~10_combout ),
	.datae(!\processador|FD|SOMA|Add0~29_sumout ),
	.dataf(!\processador|FD|memRAM|ram~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[31]~8 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[31]~8 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \processador|FD|muxULAram|saida_MUX[31]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N56
dffeas \processador|FD|BancoReg|registrador~805 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~805 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~805 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N13
dffeas \processador|FD|BancoReg|registrador~741 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~741 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~741 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~773feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~773feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~773feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~773feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~773feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~773feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N2
dffeas \processador|FD|BancoReg|registrador~773 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~773feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~773 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~773 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N59
dffeas \processador|FD|BancoReg|registrador~613 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~613 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~613 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N22
dffeas \processador|FD|BancoReg|registrador~645 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~645 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~645 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N49
dffeas \processador|FD|BancoReg|registrador~677 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~677 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~677 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N10
dffeas \processador|FD|BancoReg|registrador~581 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~581 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~581 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2092 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2092_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~581_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~613_q ))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~645_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) 
// # (\processador|FD|BancoReg|registrador~677_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~613_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~645_q ),
	.datad(!\processador|FD|BancoReg|registrador~677_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~581_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2092_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2092 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2092 .lut_mask = 64'h1D1D0C3F33333333;
defparam \processador|FD|BancoReg|registrador~2092 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~709feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~709feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~709feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~709feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~709feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~709feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N26
dffeas \processador|FD|BancoReg|registrador~709 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~709feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~709 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~709 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1478 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1478_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2092_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~2092_combout  & ((\processador|FD|BancoReg|registrador~709_q ))) # (\processador|FD|BancoReg|registrador~2092_combout  & (\processador|FD|BancoReg|registrador~741_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~2092_combout )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~2092_combout  & ((\processador|FD|BancoReg|registrador~773_q ))) # (\processador|FD|BancoReg|registrador~2092_combout  & (\processador|FD|BancoReg|registrador~805_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~805_q ),
	.datab(!\processador|FD|BancoReg|registrador~741_q ),
	.datac(!\processador|FD|BancoReg|registrador~773_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2092_combout ),
	.datag(!\processador|FD|BancoReg|registrador~709_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1478_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1478 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1478 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1478 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N52
dffeas \processador|FD|BancoReg|registrador~357DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~357feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~357DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~357DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~357DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2088 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2088_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~325_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~357DUPLICATE_q ))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~389_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~421_q ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~357DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~389_q ),
	.datad(!\processador|FD|BancoReg|registrador~421_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~325_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2088_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2088 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2088 .lut_mask = 64'h1B1B0A5F55555555;
defparam \processador|FD|BancoReg|registrador~2088 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1474 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1474_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~2088_combout  & (((\processador|FD|BancoReg|registrador~453_q  & 
// \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|BancoReg|registrador~2088_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~485_q )))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|BancoReg|registrador~2088_combout  & (((\processador|FD|BancoReg|registrador~517_q  & \processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # 
// (\processador|FD|BancoReg|registrador~2088_combout  & (((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~549_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~549_q ),
	.datab(!\processador|FD|BancoReg|registrador~485_q ),
	.datac(!\processador|FD|BancoReg|registrador~517_q ),
	.datad(!\processador|FD|BancoReg|registrador~2088_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~453_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1474_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1474 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1474 .lut_mask = 64'h00FF00FF0F330F55;
defparam \processador|FD|BancoReg|registrador~1474 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~869feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~869feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~869feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~869feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~869feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~869feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N43
dffeas \processador|FD|BancoReg|registrador~869 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~869feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~869 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~869 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N32
dffeas \processador|FD|BancoReg|registrador~901 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~901 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~901 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N19
dffeas \processador|FD|BancoReg|registrador~933 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~933 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~933 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N4
dffeas \processador|FD|BancoReg|registrador~837 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~837 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~837 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2096 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2096_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~837_q  & (!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// ))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~869_q ))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~901_q  & (!\processador|FD|mux_JR|saida_MUX[2]~3_combout ))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|BancoReg|registrador~933_q ) 
// # (\processador|FD|mux_JR|saida_MUX[2]~3_combout ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~869_q ),
	.datac(!\processador|FD|BancoReg|registrador~901_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~933_q ),
	.datag(!\processador|FD|BancoReg|registrador~837_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2096_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2096 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2096 .lut_mask = 64'h1B550A551B555F55;
defparam \processador|FD|BancoReg|registrador~2096 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1029feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1029feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1029feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1029feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1029feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1029feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N58
dffeas \processador|FD|BancoReg|registrador~1029 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1029feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1029 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1029 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N35
dffeas \processador|FD|BancoReg|registrador~997 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~997 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~997 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N13
dffeas \processador|FD|BancoReg|registrador~1061 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1061_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1061 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1061 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~965feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~965feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~965feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~965feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~965feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~965feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N46
dffeas \processador|FD|BancoReg|registrador~965 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~965feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~965 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~965 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1482 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1482_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|BancoReg|registrador~2096_combout  & (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (\processador|FD|BancoReg|registrador~965_q 
// ))) # (\processador|FD|BancoReg|registrador~2096_combout  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (((\processador|FD|BancoReg|registrador~997_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|BancoReg|registrador~2096_combout  & (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (\processador|FD|BancoReg|registrador~1029_q ))) # (\processador|FD|BancoReg|registrador~2096_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (((\processador|FD|BancoReg|registrador~1061_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2096_combout ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1029_q ),
	.datad(!\processador|FD|BancoReg|registrador~997_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1061_q ),
	.datag(!\processador|FD|BancoReg|registrador~965_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1482_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1482 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1482 .lut_mask = 64'h4657464646575757;
defparam \processador|FD|BancoReg|registrador~1482 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2084 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2084_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~69_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~101_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~133_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~165_q ))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~165_q ),
	.datac(!\processador|FD|BancoReg|registrador~133_q ),
	.datad(!\processador|FD|BancoReg|registrador~101_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2084_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2084 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2084 .lut_mask = 64'h0A5F1B1B55555555;
defparam \processador|FD|BancoReg|registrador~2084 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1470 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1470_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2084_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~2084_combout  & ((\processador|FD|BancoReg|registrador~197_q ))) # (\processador|FD|BancoReg|registrador~2084_combout  & (\processador|FD|BancoReg|registrador~229_q 
// ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~2084_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~2084_combout  & (\processador|FD|BancoReg|registrador~261_q )) # (\processador|FD|BancoReg|registrador~2084_combout  & ((\processador|FD|BancoReg|registrador~293_q )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~229_q ),
	.datac(!\processador|FD|BancoReg|registrador~261_q ),
	.datad(!\processador|FD|BancoReg|registrador~293_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2084_combout ),
	.datag(!\processador|FD|BancoReg|registrador~197_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1470_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1470 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1470 .lut_mask = 64'h05050505BBBBAAFF;
defparam \processador|FD|BancoReg|registrador~1470 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N42
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[31]~30 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[31]~30_combout  = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (((\processador|FD|BancoReg|registrador~1470_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1478_combout )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout  & ( ((!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (\processador|FD|BancoReg|registrador~1474_combout )) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((\processador|FD|BancoReg|registrador~1482_combout )))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1478_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1474_combout ),
	.datad(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1482_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1470_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[31]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[31]~30 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaA[31]~30 .lut_mask = 64'h1B000A001B005F00;
defparam \processador|FD|BancoReg|saidaA[31]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N36
cyclonev_lcell_comb \processador|FD|result_slt[0] (
// Equation(s):
// \processador|FD|result_slt [0] = ( \processador|FD|soma1inv|Add0~101_sumout  & ( \processador|FD|ULA_bit30|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|BancoReg|saidaA[31]~30_combout )) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~101_sumout  & ( \processador|FD|ULA_bit30|soma|Add1~0_combout  & ( (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & 
// ((!\processador|FD|BancoReg|saidaA[31]~30_combout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) ) ) ) # ( \processador|FD|soma1inv|Add0~101_sumout  & ( !\processador|FD|ULA_bit30|soma|Add1~0_combout  & ( 
// (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) # (\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  & 
// (\processador|FD|BancoReg|saidaA[31]~30_combout )))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & ((!\processador|FD|BancoReg|saidaA[31]~30_combout ) # 
// (\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout )))) ) ) ) # ( !\processador|FD|soma1inv|Add0~101_sumout  & ( !\processador|FD|ULA_bit30|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[31]~30_combout  & 
// (((\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  & \processador|UC|UC_ULA|ULActrl[1]~3_combout )))) # (\processador|FD|BancoReg|saidaA[31]~30_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (!\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  & !\processador|UC|UC_ULA|ULActrl[1]~3_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|UC|UC_ULA|ULActrl[1]~3_combout ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[31]~30_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datae(!\processador|FD|soma1inv|Add0~101_sumout ),
	.dataf(!\processador|FD|ULA_bit30|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|result_slt [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|result_slt[0] .extended_lut = "off";
defparam \processador|FD|result_slt[0] .lut_mask = 64'h401BC42700BB4477;
defparam \processador|FD|result_slt[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N27
cyclonev_lcell_comb \processador|FD|memRAM|ram~131 (
// Equation(s):
// \processador|FD|memRAM|ram~131_combout  = ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final[0]~3_combout  & (!\processador|FD|saidaULA_final~35_combout  & \processador|UC|palavraControle[0]~2_combout )) ) ) # ( 
// !\processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final[0]~3_combout  & \processador|UC|palavraControle[0]~2_combout ) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datab(!\processador|FD|saidaULA_final~35_combout ),
	.datac(!\processador|UC|palavraControle[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~131 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~131 .lut_mask = 64'h0A0A0A0A08080808;
defparam \processador|FD|memRAM|ram~131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N13
dffeas \processador|FD|memRAM|ram~34 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~34 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N20
dffeas \processador|FD|memRAM|ram~66 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~66 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~66 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N18
cyclonev_lcell_comb \processador|FD|memRAM|ram~107 (
// Equation(s):
// \processador|FD|memRAM|ram~107_combout  = ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final[0]~3_combout  & ((!\processador|FD|saidaULA_final~35_combout  & (\processador|FD|memRAM|ram~34_q )) # 
// (\processador|FD|saidaULA_final~35_combout  & ((\processador|FD|memRAM|ram~66_q ))))) # (\processador|FD|saidaULA_final[0]~3_combout  & (((\processador|FD|memRAM|ram~66_q )))) ) ) # ( !\processador|FD|result_slt [0] & ( 
// (!\processador|FD|saidaULA_final[0]~3_combout  & (\processador|FD|memRAM|ram~34_q )) # (\processador|FD|saidaULA_final[0]~3_combout  & ((\processador|FD|memRAM|ram~66_q ))) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datab(!\processador|FD|saidaULA_final~35_combout ),
	.datac(!\processador|FD|memRAM|ram~34_q ),
	.datad(!\processador|FD|memRAM|ram~66_q ),
	.datae(gnd),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~107 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~107 .lut_mask = 64'h0A5F0A5F087F087F;
defparam \processador|FD|memRAM|ram~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N54
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~18 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~18_combout  = ( \processador|FD|BancoReg|registrador~1469_combout  & ( (\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout  & !\processador|FD|BancoReg|Equal1~0_combout ) ) )

	.dataa(!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1469_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~18 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~18 .lut_mask = 64'h0000000044444444;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N55
dffeas \processador|FD|fetchInstruction|PC|DOUT[0] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[0] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N0
cyclonev_lcell_comb \processador|FD|result_slt[0]~0 (
// Equation(s):
// \processador|FD|result_slt[0]~0_combout  = ( \processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout  & ( \processador|FD|ULA_bit29|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[31]~30_combout  & (!\processador|FD|soma1inv|Add0~101_sumout  & 
// ((\processador|FD|soma1inv|Add0~105_sumout ) # (\processador|FD|BancoReg|saidaA[30]~26_combout )))) # (\processador|FD|BancoReg|saidaA[31]~30_combout  & (!\processador|FD|BancoReg|saidaA[30]~26_combout  & (\processador|FD|soma1inv|Add0~101_sumout  & 
// !\processador|FD|soma1inv|Add0~105_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout  & ( \processador|FD|ULA_bit29|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[31]~30_combout  & 
// (!\processador|FD|soma1inv|Add0~101_sumout  & ((\processador|FD|soma1inv|Add0~105_sumout ) # (\processador|FD|BancoReg|saidaA[30]~26_combout )))) # (\processador|FD|BancoReg|saidaA[31]~30_combout  & (!\processador|FD|BancoReg|saidaA[30]~26_combout  & 
// (\processador|FD|soma1inv|Add0~101_sumout  & !\processador|FD|soma1inv|Add0~105_sumout ))) ) ) ) # ( \processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout  & ( !\processador|FD|ULA_bit29|soma|Add1~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[31]~30_combout  & (!\processador|FD|soma1inv|Add0~101_sumout  & ((\processador|FD|soma1inv|Add0~105_sumout ) # (\processador|FD|BancoReg|saidaA[30]~26_combout )))) # (\processador|FD|BancoReg|saidaA[31]~30_combout  & 
// (!\processador|FD|BancoReg|saidaA[30]~26_combout  & (\processador|FD|soma1inv|Add0~101_sumout  & !\processador|FD|soma1inv|Add0~105_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout  & ( 
// !\processador|FD|ULA_bit29|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[31]~30_combout  & (\processador|FD|BancoReg|saidaA[30]~26_combout  & (!\processador|FD|soma1inv|Add0~101_sumout  & \processador|FD|soma1inv|Add0~105_sumout ))) # 
// (\processador|FD|BancoReg|saidaA[31]~30_combout  & (\processador|FD|soma1inv|Add0~101_sumout  & ((!\processador|FD|BancoReg|saidaA[30]~26_combout ) # (!\processador|FD|soma1inv|Add0~105_sumout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[31]~30_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[30]~26_combout ),
	.datac(!\processador|FD|soma1inv|Add0~101_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~105_sumout ),
	.datae(!\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout ),
	.dataf(!\processador|FD|ULA_bit29|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|result_slt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|result_slt[0]~0 .extended_lut = "off";
defparam \processador|FD|result_slt[0]~0 .lut_mask = 64'h052424A024A024A0;
defparam \processador|FD|result_slt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N6
cyclonev_lcell_comb \processador|FD|saidaULA_final[0]~12 (
// Equation(s):
// \processador|FD|saidaULA_final[0]~12_combout  = ( \processador|FD|result_slt[0]~0_combout  & ( \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|saidaULA_final[0]~3_combout  & ((!\processador|FD|saidaULA_final~35_combout ) # 
// ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout ) # (\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout )))) ) ) ) # ( !\processador|FD|result_slt[0]~0_combout  & ( \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  & ( 
// (!\processador|FD|saidaULA_final[0]~3_combout  & ((!\processador|FD|saidaULA_final~35_combout ) # ((!\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout  & \processador|UC|UC_ULA|ULActrl[1]~3_combout )))) ) ) ) # ( \processador|FD|result_slt[0]~0_combout  
// & ( !\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|saidaULA_final[0]~3_combout  & ((!\processador|FD|saidaULA_final~35_combout ) # (\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout ))) ) ) ) # ( 
// !\processador|FD|result_slt[0]~0_combout  & ( !\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|saidaULA_final[0]~3_combout  & ((!\processador|FD|saidaULA_final~35_combout ) # (!\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout 
// ))) ) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datab(!\processador|FD|saidaULA_final~35_combout ),
	.datac(!\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datae(!\processador|FD|result_slt[0]~0_combout ),
	.dataf(!\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[0]~12 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[0]~12 .lut_mask = 64'hA8A88A8A88A8AA8A;
defparam \processador|FD|saidaULA_final[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N15
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[0]~10 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[0]~10_combout  = ( \processador|FD|saida_ext[0]~2_combout  & ( \processador|FD|saidaULA_final[0]~12_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|fetchInstruction|PC|DOUT [0] & 
// !\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((!\processador|FD|muxULAram|saida_MUX[25]~0_combout )) # (\processador|FD|memRAM|ram~107_combout ))) ) ) ) # ( 
// !\processador|FD|saida_ext[0]~2_combout  & ( \processador|FD|saidaULA_final[0]~12_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|fetchInstruction|PC|DOUT [0] & !\processador|FD|muxULAram|saida_MUX[25]~0_combout 
// )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|memRAM|ram~107_combout  & ((\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) ) ) ) # ( \processador|FD|saida_ext[0]~2_combout  & ( 
// !\processador|FD|saidaULA_final[0]~12_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~0_combout ) # (\processador|FD|fetchInstruction|PC|DOUT [0])))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((!\processador|FD|muxULAram|saida_MUX[25]~0_combout )) # (\processador|FD|memRAM|ram~107_combout ))) ) ) ) # ( !\processador|FD|saida_ext[0]~2_combout  & ( 
// !\processador|FD|saidaULA_final[0]~12_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~0_combout ) # (\processador|FD|fetchInstruction|PC|DOUT [0])))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|memRAM|ram~107_combout  & ((\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) ) ) )

	.dataa(!\processador|FD|memRAM|ram~107_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [0]),
	.datac(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datae(!\processador|FD|saida_ext[0]~2_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[0]~10 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[0]~10 .lut_mask = 64'h30F53FF530053F05;
defparam \processador|FD|muxULAram|saida_MUX[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2276 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2276_combout  = !\processador|FD|muxULAram|saida_MUX[0]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2276 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2276 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \processador|FD|BancoReg|registrador~2276 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N31
dffeas \processador|FD|BancoReg|registrador~358 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2276_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~358 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~358 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N38
dffeas \processador|FD|BancoReg|registrador~390DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~390DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~390DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~390DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N37
dffeas \processador|FD|BancoReg|registrador~294DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~294feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~294DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~294DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~294DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2080 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2080_combout  = ( \processador|FD|BancoReg|registrador~294DUPLICATE_q  & ( \processador|FD|BancoReg|registrador~326_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~390DUPLICATE_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (!\processador|FD|BancoReg|registrador~358_q ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~294DUPLICATE_q  & ( \processador|FD|BancoReg|registrador~326_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~25_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~390DUPLICATE_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (!\processador|FD|BancoReg|registrador~358_q )))) ) ) ) # ( \processador|FD|BancoReg|registrador~294DUPLICATE_q  & ( !\processador|FD|BancoReg|registrador~326_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~25_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~390DUPLICATE_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (!\processador|FD|BancoReg|registrador~358_q )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~294DUPLICATE_q  & ( !\processador|FD|BancoReg|registrador~326_q  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~390DUPLICATE_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (!\processador|FD|BancoReg|registrador~358_q )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~358_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datad(!\processador|FD|BancoReg|registrador~390DUPLICATE_q ),
	.datae(!\processador|FD|BancoReg|registrador~294DUPLICATE_q ),
	.dataf(!\processador|FD|BancoReg|registrador~326_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2080_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2080 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2080 .lut_mask = 64'h02320E3EC2F2CEFE;
defparam \processador|FD|BancoReg|registrador~2080 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N11
dffeas \processador|FD|BancoReg|registrador~198 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~198 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N26
dffeas \processador|FD|BancoReg|registrador~230 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~230 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~230 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2081 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2081_combout  = ( \processador|FD|BancoReg|registrador~166_q  & ( \processador|FD|BancoReg|registrador~262_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~25_combout )) # (\processador|FD|BancoReg|registrador~198_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~25_combout ) # 
// (\processador|FD|BancoReg|registrador~230_q )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~166_q  & ( \processador|FD|BancoReg|registrador~262_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~198_q  & (!\processador|FD|fetchInstruction|ROM|memROM~25_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~25_combout ) # 
// (\processador|FD|BancoReg|registrador~230_q )))) ) ) ) # ( \processador|FD|BancoReg|registrador~166_q  & ( !\processador|FD|BancoReg|registrador~262_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~25_combout )) # (\processador|FD|BancoReg|registrador~198_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// \processador|FD|BancoReg|registrador~230_q )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~166_q  & ( !\processador|FD|BancoReg|registrador~262_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~198_q  & (!\processador|FD|fetchInstruction|ROM|memROM~25_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// \processador|FD|BancoReg|registrador~230_q )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~198_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datad(!\processador|FD|BancoReg|registrador~230_q ),
	.datae(!\processador|FD|BancoReg|registrador~166_q ),
	.dataf(!\processador|FD|BancoReg|registrador~262_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2081_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2081 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2081 .lut_mask = 64'h20252A2F70757A7F;
defparam \processador|FD|BancoReg|registrador~2081 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2079 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2079_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~102_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~134_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~38_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// \processador|FD|BancoReg|registrador~70_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~38_q ),
	.datab(!\processador|FD|BancoReg|registrador~102_q ),
	.datac(!\processador|FD|BancoReg|registrador~134_q ),
	.datad(!\processador|FD|BancoReg|registrador~70_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2079_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2079 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2079 .lut_mask = 64'h00FF55550F0F3333;
defparam \processador|FD|BancoReg|registrador~2079 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N35
dffeas \processador|FD|BancoReg|registrador~454DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~454DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~454DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~454DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N19
dffeas \processador|FD|BancoReg|registrador~486 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~486 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~486 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2082 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2082_combout  = ( \processador|FD|BancoReg|registrador~518_q  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout ) # 
// (\processador|FD|BancoReg|registrador~486_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~518_q  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (\processador|FD|BancoReg|registrador~486_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~25_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~518_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~454DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((!\processador|FD|BancoReg|registrador~422_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~518_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~454DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((!\processador|FD|BancoReg|registrador~422_q ))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~454DUPLICATE_q ),
	.datab(!\processador|FD|BancoReg|registrador~486_q ),
	.datac(!\processador|FD|BancoReg|registrador~422_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datae(!\processador|FD|BancoReg|registrador~518_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2082_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2082 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2082 .lut_mask = 64'h55F055F00033FF33;
defparam \processador|FD|BancoReg|registrador~2082 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2083 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2083_combout  = ( \processador|FD|BancoReg|registrador~2079_combout  & ( \processador|FD|BancoReg|registrador~2082_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (((\processador|FD|BancoReg|registrador~2080_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # 
// ((\processador|FD|BancoReg|registrador~2081_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~2079_combout  & ( \processador|FD|BancoReg|registrador~2082_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~2080_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # 
// ((\processador|FD|BancoReg|registrador~2081_combout )))) ) ) ) # ( \processador|FD|BancoReg|registrador~2079_combout  & ( !\processador|FD|BancoReg|registrador~2082_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (((\processador|FD|BancoReg|registrador~2080_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~2081_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~2079_combout  & ( !\processador|FD|BancoReg|registrador~2082_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~2080_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~2081_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2080_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2081_combout ),
	.datae(!\processador|FD|BancoReg|registrador~2079_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2082_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2083_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2083 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2083 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \processador|FD|BancoReg|registrador~2083 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N57
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[0]~1 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[0]~1_combout  = ( \processador|FD|BancoReg|registrador~2083_combout  & ( (!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|Equal0~0_combout ))) # 
// (\processador|UC|palavraControle[8]~5_combout  & (\processador|FD|saida_ext[0]~2_combout )) ) ) # ( !\processador|FD|BancoReg|registrador~2083_combout  & ( (\processador|UC|palavraControle[8]~5_combout  & \processador|FD|saida_ext[0]~2_combout ) ) )

	.dataa(!\processador|UC|palavraControle[8]~5_combout ),
	.datab(gnd),
	.datac(!\processador|FD|saida_ext[0]~2_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2083_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[0]~1 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[0]~1 .lut_mask = 64'h05050505AF05AF05;
defparam \processador|FD|mux_RTimed|saida_MUX[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N24
cyclonev_lcell_comb \processador|FD|ULA_bit0|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit0|soma|Add0~0_combout  = ( \processador|FD|BancoReg|registrador~1469_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|soma1inv|Add0~97_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datad(!\processador|FD|soma1inv|Add0~97_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1469_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit0|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit0|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit0|soma|Add0~0 .lut_mask = 64'h0000000000F000F0;
defparam \processador|FD|ULA_bit0|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N42
cyclonev_lcell_comb \processador|FD|ULA_bit1|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit0|soma|Add0~0_combout  & ( \processador|FD|soma1inv|Add0~93_sumout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|BancoReg|Equal1~0_combout  & 
// ((\processador|FD|BancoReg|registrador~1452_combout )))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (((\processador|UC|UC_ULA|ULActrl[1]~3_combout )))) ) ) ) # ( !\processador|FD|ULA_bit0|soma|Add0~0_combout  & ( 
// \processador|FD|soma1inv|Add0~93_sumout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (((!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|BancoReg|registrador~1452_combout ))))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (((!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|BancoReg|registrador~1452_combout )) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) ) ) ) # ( \processador|FD|ULA_bit0|soma|Add0~0_combout 
//  & ( !\processador|FD|soma1inv|Add0~93_sumout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & ((!\processador|FD|BancoReg|registrador~1452_combout ))) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|BancoReg|registrador~1452_combout )))) # (\processador|FD|BancoReg|Equal1~0_combout  & (((!\processador|UC|UC_ULA|ULActrl[1]~3_combout )))) ) ) ) # ( 
// !\processador|FD|ULA_bit0|soma|Add0~0_combout  & ( !\processador|FD|soma1inv|Add0~93_sumout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & (\processador|FD|BancoReg|registrador~1452_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ 
// (\processador|UC|UC_ULA|ULActrl[1]~3_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1452_combout ),
	.datae(!\processador|FD|ULA_bit0|soma|Add0~0_combout ),
	.dataf(!\processador|FD|soma1inv|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit1|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit1|Muxao|saida_MUX~0 .lut_mask = 64'h0082F052C36B038B;
defparam \processador|FD|ULA_bit1|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N54
cyclonev_lcell_comb \processador|FD|saidaULA_final[1]~14 (
// Equation(s):
// \processador|FD|saidaULA_final[1]~14_combout  = ( \processador|FD|saidaULA_final[0]~2_combout  & ( \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|saidaULA_final[0]~2_combout ),
	.dataf(!\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[1]~14 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[1]~14 .lut_mask = 64'h000000000000FFFF;
defparam \processador|FD|saidaULA_final[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N42
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[1]~1 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[1]~1_combout  = ( \processador|FD|BancoReg|registrador~2062_combout  & ( !\processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2062_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[1]~1 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[1]~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \processador|FD|BancoReg|saidaB[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N43
dffeas \processador|FD|memRAM|ram~35 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~35 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N44
dffeas \processador|FD|memRAM|ram~67 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~67 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~67 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N42
cyclonev_lcell_comb \processador|FD|memRAM|ram~109 (
// Equation(s):
// \processador|FD|memRAM|ram~109_combout  = ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final[0]~3_combout  & ((!\processador|FD|saidaULA_final~35_combout  & (\processador|FD|memRAM|ram~35_q )) # 
// (\processador|FD|saidaULA_final~35_combout  & ((\processador|FD|memRAM|ram~67_q ))))) # (\processador|FD|saidaULA_final[0]~3_combout  & (((\processador|FD|memRAM|ram~67_q )))) ) ) # ( !\processador|FD|result_slt [0] & ( 
// (!\processador|FD|saidaULA_final[0]~3_combout  & (\processador|FD|memRAM|ram~35_q )) # (\processador|FD|saidaULA_final[0]~3_combout  & ((\processador|FD|memRAM|ram~67_q ))) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datab(!\processador|FD|saidaULA_final~35_combout ),
	.datac(!\processador|FD|memRAM|ram~35_q ),
	.datad(!\processador|FD|memRAM|ram~67_q ),
	.datae(gnd),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~109 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~109 .lut_mask = 64'h0A5F0A5F087F087F;
defparam \processador|FD|memRAM|ram~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N3
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[1]~12 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[1]~12_combout  = ( \processador|FD|saidaULA_final[1]~14_combout  & ( \processador|FD|memRAM|ram~109_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|fetchInstruction|PC|DOUT [1])) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|saida_ext[1]~4_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ) ) ) ) # ( !\processador|FD|saidaULA_final[1]~14_combout  & ( \processador|FD|memRAM|ram~109_combout 
//  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|fetchInstruction|PC|DOUT [1] & ((!\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// (((\processador|FD|muxULAram|saida_MUX[25]~0_combout ) # (\processador|FD|saida_ext[1]~4_combout )))) ) ) ) # ( \processador|FD|saidaULA_final[1]~14_combout  & ( !\processador|FD|memRAM|ram~109_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~0_combout )) # (\processador|FD|fetchInstruction|PC|DOUT [1]))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// (((\processador|FD|saida_ext[1]~4_combout  & !\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) ) ) ) # ( !\processador|FD|saidaULA_final[1]~14_combout  & ( !\processador|FD|memRAM|ram~109_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|fetchInstruction|PC|DOUT [1])) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// ((\processador|FD|saida_ext[1]~4_combout ))))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [1]),
	.datac(!\processador|FD|saida_ext[1]~4_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datae(!\processador|FD|saidaULA_final[1]~14_combout ),
	.dataf(!\processador|FD|memRAM|ram~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[1]~12 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[1]~12 .lut_mask = 64'h270027AA275527FF;
defparam \processador|FD|muxULAram|saida_MUX[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2274 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2274_combout  = ( !\processador|FD|muxULAram|saida_MUX[1]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2274 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2274 .lut_mask = 64'hFFFFFFFF00000000;
defparam \processador|FD|BancoReg|registrador~2274 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N56
dffeas \processador|FD|BancoReg|registrador~359 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2274_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~359 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~359 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N8
dffeas \processador|FD|BancoReg|registrador~487DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~487DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~487DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~487DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y12_N44
dffeas \processador|FD|BancoReg|registrador~231 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~231feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~231 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~231 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2060 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2060_combout  = ( \processador|FD|BancoReg|registrador~231_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # 
// (\processador|FD|BancoReg|registrador~487DUPLICATE_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~231_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|BancoReg|registrador~487DUPLICATE_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~231_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (!\processador|FD|BancoReg|registrador~359_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~103_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~231_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (!\processador|FD|BancoReg|registrador~359_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~103_q ))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~359_q ),
	.datab(!\processador|FD|BancoReg|registrador~487DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~103_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datae(!\processador|FD|BancoReg|registrador~231_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2060_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2060 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2060 .lut_mask = 64'hAA0FAA0F330033FF;
defparam \processador|FD|BancoReg|registrador~2060 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N2
dffeas \processador|FD|BancoReg|registrador~327DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2273_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~327DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~327DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~327DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2059 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2059_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~199_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~71_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( !\processador|FD|BancoReg|registrador~455_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( 
// !\processador|FD|BancoReg|registrador~327DUPLICATE_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~199_q ),
	.datab(!\processador|FD|BancoReg|registrador~455_q ),
	.datac(!\processador|FD|BancoReg|registrador~71_q ),
	.datad(!\processador|FD|BancoReg|registrador~327DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2059_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2059 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2059 .lut_mask = 64'hFF00CCCC0F0F5555;
defparam \processador|FD|BancoReg|registrador~2059 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N50
dffeas \processador|FD|BancoReg|registrador~423 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~423 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~423 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N22
dffeas \processador|FD|BancoReg|registrador~295 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~295feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~295 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~295 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N32
dffeas \processador|FD|BancoReg|registrador~39DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~39DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~39DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~39DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2058 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2058_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~167_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~39DUPLICATE_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~423_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( 
// \processador|FD|BancoReg|registrador~295_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~423_q ),
	.datab(!\processador|FD|BancoReg|registrador~295_q ),
	.datac(!\processador|FD|BancoReg|registrador~39DUPLICATE_q ),
	.datad(!\processador|FD|BancoReg|registrador~167_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2058_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2058 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2058 .lut_mask = 64'h333355550F0F00FF;
defparam \processador|FD|BancoReg|registrador~2058 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2061 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2061_combout  = ( \processador|FD|BancoReg|registrador~263_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|BancoReg|registrador~519_q ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~28_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~263_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// \processador|FD|BancoReg|registrador~519_q ) ) ) ) # ( \processador|FD|BancoReg|registrador~263_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~391_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~135_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~263_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~391_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~135_q ))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~391_q ),
	.datab(!\processador|FD|BancoReg|registrador~135_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datad(!\processador|FD|BancoReg|registrador~519_q ),
	.datae(!\processador|FD|BancoReg|registrador~263_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2061_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2061 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2061 .lut_mask = 64'h5353535300F00FFF;
defparam \processador|FD|BancoReg|registrador~2061 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2062 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2062_combout  = ( \processador|FD|BancoReg|registrador~2058_combout  & ( \processador|FD|BancoReg|registrador~2061_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~2059_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # 
// (\processador|FD|BancoReg|registrador~2060_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~2058_combout  & ( \processador|FD|BancoReg|registrador~2061_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~2059_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~2060_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) ) ) ) # ( \processador|FD|BancoReg|registrador~2058_combout  & ( !\processador|FD|BancoReg|registrador~2061_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((\processador|FD|BancoReg|registrador~2059_combout  & !\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # 
// (\processador|FD|BancoReg|registrador~2060_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~2058_combout  & ( !\processador|FD|BancoReg|registrador~2061_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((\processador|FD|BancoReg|registrador~2059_combout  & !\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~2060_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datab(!\processador|FD|BancoReg|registrador~2060_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2059_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|BancoReg|registrador~2058_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2061_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2062_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2062 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2062 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \processador|FD|BancoReg|registrador~2062 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N27
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[1]~0 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[1]~0_combout  = ( \processador|FD|saida_ext[1]~4_combout  & ( \processador|FD|BancoReg|registrador~2062_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout ) # (\processador|UC|palavraControle[8]~5_combout ) ) ) ) 
// # ( !\processador|FD|saida_ext[1]~4_combout  & ( \processador|FD|BancoReg|registrador~2062_combout  & ( (!\processador|UC|palavraControle[8]~5_combout  & !\processador|FD|BancoReg|Equal0~0_combout ) ) ) ) # ( \processador|FD|saida_ext[1]~4_combout  & ( 
// !\processador|FD|BancoReg|registrador~2062_combout  & ( \processador|UC|palavraControle[8]~5_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|palavraControle[8]~5_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|saida_ext[1]~4_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2062_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[1]~0 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[1]~0 .lut_mask = 64'h00000F0FF000FF0F;
defparam \processador|FD|mux_RTimed|saida_MUX[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N6
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~89 (
// Equation(s):
// \processador|FD|soma1inv|Add0~89_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|BancoReg|saidaB[2]~50_combout )) # (\processador|UC|palavraControle[8]~5_combout  & 
// ((!\processador|FD|saida_ext[2]~1_combout ))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~94  ))
// \processador|FD|soma1inv|Add0~90  = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|BancoReg|saidaB[2]~50_combout )) # (\processador|UC|palavraControle[8]~5_combout  & 
// ((!\processador|FD|saida_ext[2]~1_combout ))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~94  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|UC|palavraControle[8]~5_combout ),
	.datac(!\processador|FD|BancoReg|saidaB[2]~50_combout ),
	.datad(!\processador|FD|saida_ext[2]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~89_sumout ),
	.cout(\processador|FD|soma1inv|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~89 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~89 .lut_mask = 64'h0000FFFF0000596A;
defparam \processador|FD|soma1inv|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N36
cyclonev_lcell_comb \processador|FD|ULA_bit2|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout  = ( \processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( \processador|FD|ULA_bit1|soma|Add1~0_combout  & ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (((\processador|FD|soma1inv|Add0~89_sumout ) # 
// (\processador|FD|BancoReg|saidaA[2]~38_combout ))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( \processador|FD|ULA_bit1|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[2]~38_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & !\processador|FD|soma1inv|Add0~89_sumout )) # (\processador|FD|BancoReg|saidaA[2]~38_combout  & ((\processador|FD|soma1inv|Add0~89_sumout ))) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( 
// !\processador|FD|ULA_bit1|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (\processador|FD|BancoReg|saidaA[2]~38_combout  & \processador|FD|soma1inv|Add0~89_sumout )) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & 
// ((\processador|FD|soma1inv|Add0~89_sumout ) # (\processador|FD|BancoReg|saidaA[2]~38_combout ))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( !\processador|FD|ULA_bit1|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  
// & (!\processador|FD|BancoReg|saidaA[2]~38_combout  $ (!\processador|FD|soma1inv|Add0~89_sumout ))) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (\processador|FD|BancoReg|saidaA[2]~38_combout  & \processador|FD|soma1inv|Add0~89_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[2]~38_combout ),
	.datad(!\processador|FD|soma1inv|Add0~89_sumout ),
	.datae(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.dataf(!\processador|FD|ULA_bit1|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit2|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit2|Muxao|saida_MUX~0 .lut_mask = 64'h0CC3033FC00FC333;
defparam \processador|FD|ULA_bit2|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N33
cyclonev_lcell_comb \processador|FD|saidaULA_final[2]~11 (
// Equation(s):
// \processador|FD|saidaULA_final[2]~11_combout  = ( \processador|FD|saidaULA_final[0]~2_combout  & ( \processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[2]~11 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[2]~11 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|saidaULA_final[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N7
dffeas \processador|FD|memRAM|ram~36 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[2]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~36 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N23
dffeas \processador|FD|memRAM|ram~68 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[2]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~68 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~68 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N21
cyclonev_lcell_comb \processador|FD|memRAM|ram~106 (
// Equation(s):
// \processador|FD|memRAM|ram~106_combout  = ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final[0]~3_combout  & ((!\processador|FD|saidaULA_final~35_combout  & (\processador|FD|memRAM|ram~36_q )) # 
// (\processador|FD|saidaULA_final~35_combout  & ((\processador|FD|memRAM|ram~68_q ))))) # (\processador|FD|saidaULA_final[0]~3_combout  & (((\processador|FD|memRAM|ram~68_q )))) ) ) # ( !\processador|FD|result_slt [0] & ( 
// (!\processador|FD|saidaULA_final[0]~3_combout  & (\processador|FD|memRAM|ram~36_q )) # (\processador|FD|saidaULA_final[0]~3_combout  & ((\processador|FD|memRAM|ram~68_q ))) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datab(!\processador|FD|saidaULA_final~35_combout ),
	.datac(!\processador|FD|memRAM|ram~36_q ),
	.datad(!\processador|FD|memRAM|ram~68_q ),
	.datae(gnd),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~106 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~106 .lut_mask = 64'h0A5F0A5F087F087F;
defparam \processador|FD|memRAM|ram~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N51
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[2]~9 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[2]~9_combout  = ( \processador|FD|saidaULA_final[2]~11_combout  & ( \processador|FD|memRAM|ram~106_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~33_sumout ))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[2]~1_combout ))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ) ) ) ) # ( !\processador|FD|saidaULA_final[2]~11_combout  & ( \processador|FD|memRAM|ram~106_combout  
// & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|SOMA|Add0~33_sumout  & !\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// (((\processador|FD|muxULAram|saida_MUX[25]~0_combout )) # (\processador|FD|saida_ext[2]~1_combout ))) ) ) ) # ( \processador|FD|saidaULA_final[2]~11_combout  & ( !\processador|FD|memRAM|ram~106_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~0_combout ) # (\processador|FD|SOMA|Add0~33_sumout )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[2]~1_combout  & 
// ((!\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) ) ) ) # ( !\processador|FD|saidaULA_final[2]~11_combout  & ( !\processador|FD|memRAM|ram~106_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~33_sumout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[2]~1_combout )))) ) ) )

	.dataa(!\processador|FD|saida_ext[2]~1_combout ),
	.datab(!\processador|FD|SOMA|Add0~33_sumout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datae(!\processador|FD|saidaULA_final[2]~11_combout ),
	.dataf(!\processador|FD|memRAM|ram~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[2]~9 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[2]~9 .lut_mask = 64'h350035F0350F35FF;
defparam \processador|FD|muxULAram|saida_MUX[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N2
dffeas \processador|FD|BancoReg|registrador~520 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~520 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~520 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N52
dffeas \processador|FD|BancoReg|registrador~456DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2269_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~456DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~456DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~456DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2041 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2041_combout  = ( \processador|FD|BancoReg|registrador~488_q  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~25_combout ) # 
// (\processador|FD|BancoReg|registrador~520_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~488_q  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (\processador|FD|BancoReg|registrador~520_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~488_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((!\processador|FD|BancoReg|registrador~456DUPLICATE_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (!\processador|FD|BancoReg|registrador~424_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~488_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((!\processador|FD|BancoReg|registrador~456DUPLICATE_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (!\processador|FD|BancoReg|registrador~424_q )) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~520_q ),
	.datab(!\processador|FD|BancoReg|registrador~424_q ),
	.datac(!\processador|FD|BancoReg|registrador~456DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datae(!\processador|FD|BancoReg|registrador~488_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2041_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2041 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2041 .lut_mask = 64'hF0CCF0CC550055FF;
defparam \processador|FD|BancoReg|registrador~2041 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N22
dffeas \processador|FD|BancoReg|registrador~200DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~200DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~200DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~200DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2040 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2040_combout  = ( \processador|FD|BancoReg|registrador~168_q  & ( \processador|FD|BancoReg|registrador~264_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~200DUPLICATE_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # 
// (\processador|FD|BancoReg|registrador~232_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~168_q  & ( \processador|FD|BancoReg|registrador~264_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~200DUPLICATE_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~232_q  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) ) ) ) # ( \processador|FD|BancoReg|registrador~168_q  & ( !\processador|FD|BancoReg|registrador~264_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((\processador|FD|BancoReg|registrador~200DUPLICATE_q  & !\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # 
// (\processador|FD|BancoReg|registrador~232_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~168_q  & ( !\processador|FD|BancoReg|registrador~264_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (((\processador|FD|BancoReg|registrador~200DUPLICATE_q  & !\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~232_q  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~232_q ),
	.datab(!\processador|FD|BancoReg|registrador~200DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|BancoReg|registrador~168_q ),
	.dataf(!\processador|FD|BancoReg|registrador~264_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2040_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2040 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2040 .lut_mask = 64'h30053F0530F53FF5;
defparam \processador|FD|BancoReg|registrador~2040 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N49
dffeas \processador|FD|BancoReg|registrador~328 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~328feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~328 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~328 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N32
dffeas \processador|FD|BancoReg|registrador~392DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2271_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~392DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~392DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~392DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2039 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2039_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~360_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( !\processador|FD|BancoReg|registrador~392DUPLICATE_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~296_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// \processador|FD|BancoReg|registrador~328_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~296_q ),
	.datab(!\processador|FD|BancoReg|registrador~328_q ),
	.datac(!\processador|FD|BancoReg|registrador~392DUPLICATE_q ),
	.datad(!\processador|FD|BancoReg|registrador~360_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2039_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2039 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2039 .lut_mask = 64'h33335555F0F000FF;
defparam \processador|FD|BancoReg|registrador~2039 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N58
dffeas \processador|FD|BancoReg|registrador~72 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~72 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2038 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2038_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~104_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~136_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~40_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// \processador|FD|BancoReg|registrador~72_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~72_q ),
	.datab(!\processador|FD|BancoReg|registrador~136_q ),
	.datac(!\processador|FD|BancoReg|registrador~104_q ),
	.datad(!\processador|FD|BancoReg|registrador~40_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2038_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2038 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2038 .lut_mask = 64'h555500FF33330F0F;
defparam \processador|FD|BancoReg|registrador~2038 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N24
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[2]~50 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[2]~50_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~2039_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~2038_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~2041_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~2040_combout )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datab(!\processador|FD|BancoReg|registrador~2041_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2040_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2039_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datag(!\processador|FD|BancoReg|registrador~2038_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[2]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[2]~50 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[2]~50 .lut_mask = 64'h05AF272700000000;
defparam \processador|FD|BancoReg|saidaB[2]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N9
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~85 (
// Equation(s):
// \processador|FD|soma1inv|Add0~85_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|BancoReg|saidaB[3]~54_combout )) # (\processador|UC|palavraControle[8]~5_combout  & 
// ((!\processador|FD|saida_ext[3]~3_combout ))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~90  ))
// \processador|FD|soma1inv|Add0~86  = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|BancoReg|saidaB[3]~54_combout )) # (\processador|UC|palavraControle[8]~5_combout  & 
// ((!\processador|FD|saida_ext[3]~3_combout ))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~90  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|UC|palavraControle[8]~5_combout ),
	.datac(!\processador|FD|BancoReg|saidaB[3]~54_combout ),
	.datad(!\processador|FD|saida_ext[3]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~85_sumout ),
	.cout(\processador|FD|soma1inv|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~85 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~85 .lut_mask = 64'h0000FFFF0000596A;
defparam \processador|FD|soma1inv|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N54
cyclonev_lcell_comb \processador|FD|ULA_bit3|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit2|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~85_sumout  & ((!\processador|FD|BancoReg|saidaA[3]~42_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) # 
// (\processador|FD|BancoReg|saidaA[3]~42_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|UC|UC_ULA|ULActrl[1]~3_combout )))) # (\processador|FD|soma1inv|Add0~85_sumout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (\processador|FD|BancoReg|saidaA[3]~42_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|UC|UC_ULA|ULActrl[1]~3_combout ))))) ) ) # ( !\processador|FD|ULA_bit2|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~85_sumout  & 
// (\processador|FD|BancoReg|saidaA[3]~42_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|UC|UC_ULA|ULActrl[1]~3_combout )))) # (\processador|FD|soma1inv|Add0~85_sumout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (!\processador|FD|BancoReg|saidaA[3]~42_combout  $ (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|UC|UC_ULA|ULActrl[1]~3_combout ) # (\processador|FD|BancoReg|saidaA[3]~42_combout ))))) ) 
// )

	.dataa(!\processador|FD|soma1inv|Add0~85_sumout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[3]~42_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit2|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit3|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit3|Muxao|saida_MUX~0 .lut_mask = 64'h49174917A417A417;
defparam \processador|FD|ULA_bit3|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N57
cyclonev_lcell_comb \processador|FD|saidaULA_final[3]~13 (
// Equation(s):
// \processador|FD|saidaULA_final[3]~13_combout  = ( \processador|FD|saidaULA_final[0]~2_combout  & ( \processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[3]~13 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[3]~13 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|saidaULA_final[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N10
dffeas \processador|FD|memRAM|ram~37 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[3]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~37 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N26
dffeas \processador|FD|memRAM|ram~69 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[3]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~69 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~69 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N24
cyclonev_lcell_comb \processador|FD|memRAM|ram~108 (
// Equation(s):
// \processador|FD|memRAM|ram~108_combout  = ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final[0]~3_combout  & ((!\processador|FD|saidaULA_final~35_combout  & (\processador|FD|memRAM|ram~37_q )) # 
// (\processador|FD|saidaULA_final~35_combout  & ((\processador|FD|memRAM|ram~69_q ))))) # (\processador|FD|saidaULA_final[0]~3_combout  & (((\processador|FD|memRAM|ram~69_q )))) ) ) # ( !\processador|FD|result_slt [0] & ( 
// (!\processador|FD|saidaULA_final[0]~3_combout  & (\processador|FD|memRAM|ram~37_q )) # (\processador|FD|saidaULA_final[0]~3_combout  & ((\processador|FD|memRAM|ram~69_q ))) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datab(!\processador|FD|saidaULA_final~35_combout ),
	.datac(!\processador|FD|memRAM|ram~37_q ),
	.datad(!\processador|FD|memRAM|ram~69_q ),
	.datae(gnd),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~108 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~108 .lut_mask = 64'h0A5F0A5F087F087F;
defparam \processador|FD|memRAM|ram~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N12
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[3]~11 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[3]~11_combout  = ( \processador|FD|memRAM|ram~108_combout  & ( \processador|FD|saida_ext[3]~3_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((\processador|FD|SOMA|Add0~37_sumout ))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|saidaULA_final[3]~13_combout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout ) ) ) ) # ( !\processador|FD|memRAM|ram~108_combout  & ( \processador|FD|saida_ext[3]~3_combout  
// & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~33_combout ) # (\processador|FD|SOMA|Add0~37_sumout )))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// (\processador|FD|saidaULA_final[3]~13_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout )))) ) ) ) # ( \processador|FD|memRAM|ram~108_combout  & ( !\processador|FD|saida_ext[3]~3_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (((\processador|FD|SOMA|Add0~37_sumout  & !\processador|FD|muxULAram|saida_MUX[25]~33_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// (((\processador|FD|muxULAram|saida_MUX[25]~33_combout )) # (\processador|FD|saidaULA_final[3]~13_combout ))) ) ) ) # ( !\processador|FD|memRAM|ram~108_combout  & ( !\processador|FD|saida_ext[3]~3_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((\processador|FD|SOMA|Add0~37_sumout ))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|saidaULA_final[3]~13_combout 
// )))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datab(!\processador|FD|saidaULA_final[3]~13_combout ),
	.datac(!\processador|FD|SOMA|Add0~37_sumout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datae(!\processador|FD|memRAM|ram~108_combout ),
	.dataf(!\processador|FD|saida_ext[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[3]~11 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[3]~11 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \processador|FD|muxULAram|saida_MUX[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2266 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2266_combout  = !\processador|FD|muxULAram|saida_MUX[3]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2266 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2266 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \processador|FD|BancoReg|registrador~2266 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N52
dffeas \processador|FD|BancoReg|registrador~329 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2266_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~329 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~329 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2019 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2019_combout  = ( \processador|FD|BancoReg|registrador~457_q  & ( \processador|FD|BancoReg|registrador~201_q  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (!\processador|FD|BancoReg|registrador~329_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~73_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~457_q  & ( \processador|FD|BancoReg|registrador~201_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (!\processador|FD|BancoReg|registrador~329_q  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # (\processador|FD|BancoReg|registrador~73_q )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~457_q  & ( !\processador|FD|BancoReg|registrador~201_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((!\processador|FD|BancoReg|registrador~329_q ) # 
// ((\processador|FD|fetchInstruction|ROM|memROM~29_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|BancoReg|registrador~73_q  & !\processador|FD|fetchInstruction|ROM|memROM~29_combout )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~457_q  & ( !\processador|FD|BancoReg|registrador~201_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (!\processador|FD|BancoReg|registrador~329_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~73_q ))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datab(!\processador|FD|BancoReg|registrador~329_q ),
	.datac(!\processador|FD|BancoReg|registrador~73_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datae(!\processador|FD|BancoReg|registrador~457_q ),
	.dataf(!\processador|FD|BancoReg|registrador~201_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2019_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2019 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2019 .lut_mask = 64'h8D008DAA8D558DFF;
defparam \processador|FD|BancoReg|registrador~2019 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2020 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2020_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~233_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~105_q ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|BancoReg|registrador~233_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (!\processador|FD|BancoReg|registrador~361_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~489_q ))) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( 
// !\processador|FD|BancoReg|registrador~233_q  & ( (\processador|FD|BancoReg|registrador~105_q  & !\processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( 
// !\processador|FD|BancoReg|registrador~233_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (!\processador|FD|BancoReg|registrador~361_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((\processador|FD|BancoReg|registrador~489_q ))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~105_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|BancoReg|registrador~361_q ),
	.datad(!\processador|FD|BancoReg|registrador~489_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~233_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2020_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2020 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2020 .lut_mask = 64'hC0F34444C0F37777;
defparam \processador|FD|BancoReg|registrador~2020 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N20
dffeas \processador|FD|BancoReg|registrador~137DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~137DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~137DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~137DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2021 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2021_combout  = ( \processador|FD|BancoReg|registrador~393_q  & ( \processador|FD|BancoReg|registrador~137DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (((\processador|FD|BancoReg|registrador~521_q  & \processador|FD|fetchInstruction|ROM|memROM~29_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~29_combout )) # 
// (\processador|FD|BancoReg|registrador~265_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~393_q  & ( \processador|FD|BancoReg|registrador~137DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~521_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~265_q ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~393_q  & ( !\processador|FD|BancoReg|registrador~137DUPLICATE_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~521_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~265_q )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~393_q  & ( 
// !\processador|FD|BancoReg|registrador~137DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # (\processador|FD|BancoReg|registrador~521_q )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~265_q  & ((\processador|FD|fetchInstruction|ROM|memROM~29_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~265_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datac(!\processador|FD|BancoReg|registrador~521_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datae(!\processador|FD|BancoReg|registrador~393_q ),
	.dataf(!\processador|FD|BancoReg|registrador~137DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2021_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2021 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2021 .lut_mask = 64'hCC1D001DFF1D331D;
defparam \processador|FD|BancoReg|registrador~2021 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N28
dffeas \processador|FD|BancoReg|registrador~169 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~169 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~169 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2018 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2018_combout  = ( \processador|FD|BancoReg|registrador~297_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (!\processador|FD|BancoReg|registrador~425_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~169_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~297_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (!\processador|FD|BancoReg|registrador~425_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~169_q ))) ) ) ) # ( \processador|FD|BancoReg|registrador~297_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # 
// (\processador|FD|BancoReg|registrador~41_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~297_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// \processador|FD|BancoReg|registrador~41_q ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~425_q ),
	.datab(!\processador|FD|BancoReg|registrador~169_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datad(!\processador|FD|BancoReg|registrador~41_q ),
	.datae(!\processador|FD|BancoReg|registrador~297_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2018_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2018 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2018 .lut_mask = 64'h000FF0FFA3A3A3A3;
defparam \processador|FD|BancoReg|registrador~2018 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N54
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[3]~54 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[3]~54_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~2019_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~2018_combout )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~2021_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~2020_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2019_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2020_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2021_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datag(!\processador|FD|BancoReg|registrador~2018_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[3]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[3]~54 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[3]~54 .lut_mask = 64'h474703CF00000000;
defparam \processador|FD|BancoReg|saidaB[3]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N12
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~81 (
// Equation(s):
// \processador|FD|soma1inv|Add0~81_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|BancoReg|saidaB[4]~58_combout )) # (\processador|UC|palavraControle[8]~5_combout  & 
// ((!\processador|FD|saida_ext[4]~6_combout ))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~86  ))
// \processador|FD|soma1inv|Add0~82  = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & (!\processador|FD|BancoReg|saidaB[4]~58_combout )) # (\processador|UC|palavraControle[8]~5_combout  & 
// ((!\processador|FD|saida_ext[4]~6_combout ))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~86  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|UC|palavraControle[8]~5_combout ),
	.datac(!\processador|FD|BancoReg|saidaB[4]~58_combout ),
	.datad(!\processador|FD|saida_ext[4]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~81_sumout ),
	.cout(\processador|FD|soma1inv|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~81 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~81 .lut_mask = 64'h0000FFFF0000596A;
defparam \processador|FD|soma1inv|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N36
cyclonev_lcell_comb \processador|FD|ULA_bit4|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout  = ( \processador|FD|soma1inv|Add0~81_sumout  & ( \processador|FD|ULA_bit3|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|BancoReg|saidaA[4]~4_combout ))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|UC|UC_ULA|ULActrl[1]~3_combout )) ) ) ) # ( !\processador|FD|soma1inv|Add0~81_sumout  & ( \processador|FD|ULA_bit3|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & 
// ((!\processador|FD|BancoReg|saidaA[4]~4_combout ))) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|BancoReg|saidaA[4]~4_combout )) ) ) ) # ( \processador|FD|soma1inv|Add0~81_sumout  & ( 
// !\processador|FD|ULA_bit3|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|BancoReg|saidaA[4]~4_combout ))) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & 
// ((\processador|FD|BancoReg|saidaA[4]~4_combout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~81_sumout  & ( !\processador|FD|ULA_bit3|soma|Add1~0_combout  & ( (\processador|FD|BancoReg|saidaA[4]~4_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[4]~4_combout ),
	.datae(!\processador|FD|soma1inv|Add0~81_sumout ),
	.dataf(!\processador|FD|ULA_bit3|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit4|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit4|Muxao|saida_MUX~1 .lut_mask = 64'h00A5A55FAA0505F5;
defparam \processador|FD|ULA_bit4|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N9
cyclonev_lcell_comb \processador|FD|saidaULA_final[4]~16 (
// Equation(s):
// \processador|FD|saidaULA_final[4]~16_combout  = ( \processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout  & ( \processador|FD|saidaULA_final[0]~2_combout  ) )

	.dataa(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[4]~16 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[4]~16 .lut_mask = 64'h0000555500005555;
defparam \processador|FD|saidaULA_final[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N55
dffeas \processador|FD|memRAM|ram~70 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[4]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~70 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N1
dffeas \processador|FD|memRAM|ram~38 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[4]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~38 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \processador|FD|memRAM|ram~111 (
// Equation(s):
// \processador|FD|memRAM|ram~111_combout  = ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final[0]~3_combout  & ((!\processador|FD|saidaULA_final~35_combout  & ((\processador|FD|memRAM|ram~38_q ))) # 
// (\processador|FD|saidaULA_final~35_combout  & (\processador|FD|memRAM|ram~70_q )))) # (\processador|FD|saidaULA_final[0]~3_combout  & (\processador|FD|memRAM|ram~70_q )) ) ) # ( !\processador|FD|result_slt [0] & ( 
// (!\processador|FD|saidaULA_final[0]~3_combout  & ((\processador|FD|memRAM|ram~38_q ))) # (\processador|FD|saidaULA_final[0]~3_combout  & (\processador|FD|memRAM|ram~70_q )) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datab(!\processador|FD|memRAM|ram~70_q ),
	.datac(!\processador|FD|memRAM|ram~38_q ),
	.datad(!\processador|FD|saidaULA_final~35_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~111 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~111 .lut_mask = 64'h1B1B1B1B1B331B33;
defparam \processador|FD|memRAM|ram~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N33
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[4]~14 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[4]~14_combout  = ( \processador|FD|memRAM|ram~111_combout  & ( \processador|FD|SOMA|Add0~45_sumout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (((!\processador|FD|muxULAram|saida_MUX[25]~33_combout )) # 
// (\processador|FD|saida_ext[4]~6_combout ))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~33_combout ) # (\processador|FD|saidaULA_final[4]~16_combout )))) ) ) ) # ( 
// !\processador|FD|memRAM|ram~111_combout  & ( \processador|FD|SOMA|Add0~45_sumout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (((!\processador|FD|muxULAram|saida_MUX[25]~33_combout )) # (\processador|FD|saida_ext[4]~6_combout ))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (((\processador|FD|saidaULA_final[4]~16_combout  & !\processador|FD|muxULAram|saida_MUX[25]~33_combout )))) ) ) ) # ( \processador|FD|memRAM|ram~111_combout  & ( !\processador|FD|SOMA|Add0~45_sumout  & 
// ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|saida_ext[4]~6_combout  & ((\processador|FD|muxULAram|saida_MUX[25]~33_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// (((\processador|FD|muxULAram|saida_MUX[25]~33_combout ) # (\processador|FD|saidaULA_final[4]~16_combout )))) ) ) ) # ( !\processador|FD|memRAM|ram~111_combout  & ( !\processador|FD|SOMA|Add0~45_sumout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (\processador|FD|saida_ext[4]~6_combout  & ((\processador|FD|muxULAram|saida_MUX[25]~33_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// (((\processador|FD|saidaULA_final[4]~16_combout  & !\processador|FD|muxULAram|saida_MUX[25]~33_combout )))) ) ) )

	.dataa(!\processador|FD|saida_ext[4]~6_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datac(!\processador|FD|saidaULA_final[4]~16_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datae(!\processador|FD|memRAM|ram~111_combout ),
	.dataf(!\processador|FD|SOMA|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[4]~14 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[4]~14 .lut_mask = 64'h03440377CF44CF77;
defparam \processador|FD|muxULAram|saida_MUX[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N14
dffeas \processador|FD|BancoReg|registrador~330 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~330 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~330 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1999 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1999_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~394_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~298_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~362_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// \processador|FD|BancoReg|registrador~394_q  & ( (\processador|FD|BancoReg|registrador~330_q ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|BancoReg|registrador~394_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~298_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~362_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( !\processador|FD|BancoReg|registrador~394_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~330_q ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~330_q ),
	.datac(!\processador|FD|BancoReg|registrador~298_q ),
	.datad(!\processador|FD|BancoReg|registrador~362_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~394_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1999_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1999 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1999 .lut_mask = 64'h22220A5F77770A5F;
defparam \processador|FD|BancoReg|registrador~1999 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N37
dffeas \processador|FD|BancoReg|registrador~170DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~170DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~170DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~170DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2000 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2000_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~170DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// (\processador|FD|BancoReg|registrador~234_q ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~170DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~202_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~266_q ))) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|BancoReg|registrador~170DUPLICATE_q  & ( (\processador|FD|BancoReg|registrador~234_q  & \processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|BancoReg|registrador~170DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~202_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~266_q ))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~234_q ),
	.datab(!\processador|FD|BancoReg|registrador~202_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|BancoReg|registrador~266_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~170DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2000_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2000 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2000 .lut_mask = 64'h303F0505303FF5F5;
defparam \processador|FD|BancoReg|registrador~2000 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N14
dffeas \processador|FD|BancoReg|registrador~426DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~426DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~426DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~426DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N58
dffeas \processador|FD|BancoReg|registrador~458DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2264_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~458DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~458DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~458DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2001 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2001_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~490_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~522_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~426DUPLICATE_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// !\processador|FD|BancoReg|registrador~458DUPLICATE_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~522_q ),
	.datab(!\processador|FD|BancoReg|registrador~426DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~458DUPLICATE_q ),
	.datad(!\processador|FD|BancoReg|registrador~490_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2001_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2001 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2001 .lut_mask = 64'hF0F03333555500FF;
defparam \processador|FD|BancoReg|registrador~2001 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N44
dffeas \processador|FD|BancoReg|registrador~138DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~138DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~138DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~138DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1998 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1998_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~106_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~138DUPLICATE_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~42_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// \processador|FD|BancoReg|registrador~74_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~42_q ),
	.datab(!\processador|FD|BancoReg|registrador~138DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~106_q ),
	.datad(!\processador|FD|BancoReg|registrador~74_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1998_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1998 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1998 .lut_mask = 64'h00FF555533330F0F;
defparam \processador|FD|BancoReg|registrador~1998 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N18
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[4]~58 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[4]~58_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~1999_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~1998_combout )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~2001_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~2000_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1999_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2000_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2001_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1998_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[4]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[4]~58 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[4]~58 .lut_mask = 64'h272705AF00000000;
defparam \processador|FD|BancoReg|saidaB[4]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N15
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~77 (
// Equation(s):
// \processador|FD|soma1inv|Add0~77_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[5]~62_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|saida_ext[5]~7_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~82  ))
// \processador|FD|soma1inv|Add0~78  = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[5]~62_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|saida_ext[5]~7_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~82  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|UC|palavraControle[8]~5_combout ),
	.datac(!\processador|FD|saida_ext[5]~7_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[5]~62_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~77_sumout ),
	.cout(\processador|FD|soma1inv|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~77 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~77 .lut_mask = 64'h0000FFFF0000569A;
defparam \processador|FD|soma1inv|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N9
cyclonev_lcell_comb \processador|FD|ULA_bit5|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[5]~3_combout  & ( \processador|FD|ULA_bit4|soma|Add1~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~77_sumout ))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|UC|UC_ULA|ULActrl[1]~3_combout )) ) ) ) # ( !\processador|FD|BancoReg|saidaA[5]~3_combout  & ( \processador|FD|ULA_bit4|soma|Add1~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & 
// ((!\processador|FD|soma1inv|Add0~77_sumout ))) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|soma1inv|Add0~77_sumout )) ) ) ) # ( \processador|FD|BancoReg|saidaA[5]~3_combout  & ( 
// !\processador|FD|ULA_bit4|soma|Add1~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|soma1inv|Add0~77_sumout ))) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & 
// ((\processador|FD|soma1inv|Add0~77_sumout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[5]~3_combout  & ( !\processador|FD|ULA_bit4|soma|Add1~1_combout  & ( (\processador|FD|soma1inv|Add0~77_sumout  & 
// (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|soma1inv|Add0~77_sumout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|saidaA[5]~3_combout ),
	.dataf(!\processador|FD|ULA_bit4|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit5|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit5|Muxao|saida_MUX~0 .lut_mask = 64'h09099797A1A11D1D;
defparam \processador|FD|ULA_bit5|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N15
cyclonev_lcell_comb \processador|FD|saidaULA_final[5]~18 (
// Equation(s):
// \processador|FD|saidaULA_final[5]~18_combout  = ( \processador|FD|saidaULA_final[0]~2_combout  & ( \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|saidaULA_final[0]~2_combout ),
	.dataf(!\processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[5]~18 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[5]~18 .lut_mask = 64'h000000000000FFFF;
defparam \processador|FD|saidaULA_final[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N8
dffeas \processador|FD|memRAM|ram~39 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[5]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~39 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N20
dffeas \processador|FD|memRAM|ram~71 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[5]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~71 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~71 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N18
cyclonev_lcell_comb \processador|FD|memRAM|ram~113 (
// Equation(s):
// \processador|FD|memRAM|ram~113_combout  = ( \processador|FD|memRAM|ram~71_q  & ( \processador|FD|result_slt [0] & ( ((\processador|FD|memRAM|ram~39_q ) # (\processador|FD|saidaULA_final~35_combout )) # (\processador|FD|saidaULA_final[0]~3_combout ) ) ) ) 
// # ( !\processador|FD|memRAM|ram~71_q  & ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final[0]~3_combout  & (!\processador|FD|saidaULA_final~35_combout  & \processador|FD|memRAM|ram~39_q )) ) ) ) # ( \processador|FD|memRAM|ram~71_q  & ( 
// !\processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~39_q ) # (\processador|FD|saidaULA_final[0]~3_combout ) ) ) ) # ( !\processador|FD|memRAM|ram~71_q  & ( !\processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final[0]~3_combout  & 
// \processador|FD|memRAM|ram~39_q ) ) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datab(!\processador|FD|saidaULA_final~35_combout ),
	.datac(!\processador|FD|memRAM|ram~39_q ),
	.datad(gnd),
	.datae(!\processador|FD|memRAM|ram~71_q ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~113 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~113 .lut_mask = 64'h0A0A5F5F08087F7F;
defparam \processador|FD|memRAM|ram~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N48
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[5]~16 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[5]~16_combout  = ( \processador|FD|saidaULA_final[5]~18_combout  & ( \processador|FD|memRAM|ram~113_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|SOMA|Add0~53_sumout )) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|saida_ext[5]~7_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ) ) ) ) # ( !\processador|FD|saidaULA_final[5]~18_combout  & ( \processador|FD|memRAM|ram~113_combout 
//  & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|SOMA|Add0~53_sumout )) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|saida_ext[5]~7_combout 
// ))))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~33_combout )))) ) ) ) # ( \processador|FD|saidaULA_final[5]~18_combout  & ( !\processador|FD|memRAM|ram~113_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|SOMA|Add0~53_sumout )) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|saida_ext[5]~7_combout ))))) 
// # (\processador|FD|muxULAram|saida_MUX[25]~0_combout  & (((!\processador|FD|muxULAram|saida_MUX[25]~33_combout )))) ) ) ) # ( !\processador|FD|saidaULA_final[5]~18_combout  & ( !\processador|FD|memRAM|ram~113_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|SOMA|Add0~53_sumout )) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|saida_ext[5]~7_combout ))))) 
// ) ) )

	.dataa(!\processador|FD|SOMA|Add0~53_sumout ),
	.datab(!\processador|FD|saida_ext[5]~7_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datae(!\processador|FD|saidaULA_final[5]~18_combout ),
	.dataf(!\processador|FD|memRAM|ram~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[5]~16 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[5]~16 .lut_mask = 64'h50305F30503F5F3F;
defparam \processador|FD|muxULAram|saida_MUX[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N50
dffeas \processador|FD|BancoReg|registrador~459DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~459DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~459DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~459DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1979 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1979_combout  = ( \processador|FD|BancoReg|registrador~75_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~459DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ((\processador|FD|BancoReg|registrador~203_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~75_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~459DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// ((\processador|FD|BancoReg|registrador~203_q ))) ) ) ) # ( \processador|FD|BancoReg|registrador~75_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~28_combout ) # 
// (\processador|FD|BancoReg|registrador~331_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~75_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|BancoReg|registrador~331_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~459DUPLICATE_q ),
	.datab(!\processador|FD|BancoReg|registrador~331_q ),
	.datac(!\processador|FD|BancoReg|registrador~203_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datae(!\processador|FD|BancoReg|registrador~75_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1979_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1979 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1979 .lut_mask = 64'h330033FF550F550F;
defparam \processador|FD|BancoReg|registrador~1979 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1981 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1981_combout  = ( \processador|FD|BancoReg|registrador~395_q  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~139_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~267_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~395_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~139_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((\processador|FD|BancoReg|registrador~267_q ))) ) ) ) # ( \processador|FD|BancoReg|registrador~395_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~523_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~395_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (\processador|FD|BancoReg|registrador~523_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~139_q ),
	.datab(!\processador|FD|BancoReg|registrador~523_q ),
	.datac(!\processador|FD|BancoReg|registrador~267_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datae(!\processador|FD|BancoReg|registrador~395_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1981_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1981 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1981 .lut_mask = 64'h0033FF33550F550F;
defparam \processador|FD|BancoReg|registrador~1981 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N23
dffeas \processador|FD|BancoReg|registrador~491 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~491 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~491 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1980 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1980_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|BancoReg|registrador~235_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|BancoReg|registrador~491_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|BancoReg|registrador~107_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// \processador|FD|BancoReg|registrador~363_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~491_q ),
	.datab(!\processador|FD|BancoReg|registrador~235_q ),
	.datac(!\processador|FD|BancoReg|registrador~363_q ),
	.datad(!\processador|FD|BancoReg|registrador~107_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1980_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1980 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1980 .lut_mask = 64'h0F0F00FF55553333;
defparam \processador|FD|BancoReg|registrador~1980 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N20
dffeas \processador|FD|BancoReg|registrador~299 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~299feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~299 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N2
dffeas \processador|FD|BancoReg|registrador~427DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~427DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~427DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~427DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1978 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1978_combout  = ( \processador|FD|BancoReg|registrador~427DUPLICATE_q  & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~43_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~171_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~427DUPLICATE_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~43_q )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((\processador|FD|BancoReg|registrador~171_q ))) ) ) ) # ( \processador|FD|BancoReg|registrador~427DUPLICATE_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~299_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~427DUPLICATE_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( (\processador|FD|BancoReg|registrador~299_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~299_q ),
	.datab(!\processador|FD|BancoReg|registrador~43_q ),
	.datac(!\processador|FD|BancoReg|registrador~171_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datae(!\processador|FD|BancoReg|registrador~427DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1978_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1978 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1978 .lut_mask = 64'h550055FF330F330F;
defparam \processador|FD|BancoReg|registrador~1978 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N24
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[5]~62 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[5]~62_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// (\processador|FD|BancoReg|registrador~1979_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~1978_combout )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~1981_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~1980_combout )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1979_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1981_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1980_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1978_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[5]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[5]~62 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[5]~62 .lut_mask = 64'h550F330F00000000;
defparam \processador|FD|BancoReg|saidaB[5]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N18
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~73 (
// Equation(s):
// \processador|FD|soma1inv|Add0~73_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[6]~30_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|saida_ext[6]~5_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~78  ))
// \processador|FD|soma1inv|Add0~74  = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  $ (((!\processador|UC|palavraControle[8]~5_combout  & ((!\processador|FD|BancoReg|saidaB[6]~30_combout ))) # (\processador|UC|palavraControle[8]~5_combout  & 
// (!\processador|FD|saida_ext[6]~5_combout )))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~78  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datab(!\processador|FD|saida_ext[6]~5_combout ),
	.datac(!\processador|UC|palavraControle[8]~5_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[6]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~73_sumout ),
	.cout(\processador|FD|soma1inv|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~73 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~73 .lut_mask = 64'h0000FFFF000056A6;
defparam \processador|FD|soma1inv|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \processador|FD|ULA_bit6|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout  = ( \processador|FD|BancoReg|saidaA[6]~2_combout  & ( \processador|FD|ULA_bit5|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~73_sumout ))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|UC|UC_ULA|ULActrl[1]~3_combout )) ) ) ) # ( !\processador|FD|BancoReg|saidaA[6]~2_combout  & ( \processador|FD|ULA_bit5|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & 
// ((!\processador|FD|soma1inv|Add0~73_sumout ))) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|soma1inv|Add0~73_sumout )) ) ) ) # ( \processador|FD|BancoReg|saidaA[6]~2_combout  & ( 
// !\processador|FD|ULA_bit5|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|soma1inv|Add0~73_sumout ))) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & 
// ((\processador|FD|soma1inv|Add0~73_sumout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[6]~2_combout  & ( !\processador|FD|ULA_bit5|soma|Add1~0_combout  & ( (\processador|FD|soma1inv|Add0~73_sumout  & 
// (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datad(!\processador|FD|soma1inv|Add0~73_sumout ),
	.datae(!\processador|FD|BancoReg|saidaA[6]~2_combout ),
	.dataf(!\processador|FD|ULA_bit5|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit6|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit6|Muxao|saida_MUX~1 .lut_mask = 64'h00A5A55FAA0505F5;
defparam \processador|FD|ULA_bit6|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N57
cyclonev_lcell_comb \processador|FD|saidaULA_final[6]~15 (
// Equation(s):
// \processador|FD|saidaULA_final[6]~15_combout  = ( \processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout  & ( \processador|FD|saidaULA_final[0]~2_combout  ) )

	.dataa(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[6]~15 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[6]~15 .lut_mask = 64'h0000000055555555;
defparam \processador|FD|saidaULA_final[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N28
dffeas \processador|FD|memRAM|ram~40 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[6]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~40 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N59
dffeas \processador|FD|memRAM|ram~72 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[6]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~72 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N57
cyclonev_lcell_comb \processador|FD|memRAM|ram~110 (
// Equation(s):
// \processador|FD|memRAM|ram~110_combout  = ( \processador|FD|memRAM|ram~72_q  & ( \processador|FD|result_slt [0] & ( ((\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|memRAM|ram~40_q )) # (\processador|FD|saidaULA_final~35_combout ) ) ) ) 
// # ( !\processador|FD|memRAM|ram~72_q  & ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~35_combout  & (\processador|FD|memRAM|ram~40_q  & !\processador|FD|saidaULA_final[0]~3_combout )) ) ) ) # ( \processador|FD|memRAM|ram~72_q  & ( 
// !\processador|FD|result_slt [0] & ( (\processador|FD|saidaULA_final[0]~3_combout ) # (\processador|FD|memRAM|ram~40_q ) ) ) ) # ( !\processador|FD|memRAM|ram~72_q  & ( !\processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~40_q  & 
// !\processador|FD|saidaULA_final[0]~3_combout ) ) ) )

	.dataa(!\processador|FD|saidaULA_final~35_combout ),
	.datab(!\processador|FD|memRAM|ram~40_q ),
	.datac(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datad(gnd),
	.datae(!\processador|FD|memRAM|ram~72_q ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~110 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~110 .lut_mask = 64'h30303F3F20207F7F;
defparam \processador|FD|memRAM|ram~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N33
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[6]~13 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[6]~13_combout  = ( \processador|FD|saidaULA_final[6]~15_combout  & ( \processador|FD|memRAM|ram~110_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|SOMA|Add0~41_sumout )) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|saida_ext[6]~5_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~0_combout ) ) ) ) # ( !\processador|FD|saidaULA_final[6]~15_combout  & ( \processador|FD|memRAM|ram~110_combout 
//  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|SOMA|Add0~41_sumout  & ((!\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & 
// (((\processador|FD|muxULAram|saida_MUX[25]~0_combout ) # (\processador|FD|saida_ext[6]~5_combout )))) ) ) ) # ( \processador|FD|saidaULA_final[6]~15_combout  & ( !\processador|FD|memRAM|ram~110_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[25]~0_combout )) # (\processador|FD|SOMA|Add0~41_sumout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (((\processador|FD|saida_ext[6]~5_combout  
// & !\processador|FD|muxULAram|saida_MUX[25]~0_combout )))) ) ) ) # ( !\processador|FD|saidaULA_final[6]~15_combout  & ( !\processador|FD|memRAM|ram~110_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~0_combout  & 
// ((!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|SOMA|Add0~41_sumout )) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|saida_ext[6]~5_combout ))))) ) ) )

	.dataa(!\processador|FD|SOMA|Add0~41_sumout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datac(!\processador|FD|saida_ext[6]~5_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.datae(!\processador|FD|saidaULA_final[6]~15_combout ),
	.dataf(!\processador|FD|memRAM|ram~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[6]~13 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[6]~13 .lut_mask = 64'h470047CC473347FF;
defparam \processador|FD|muxULAram|saida_MUX[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N56
dffeas \processador|FD|BancoReg|registrador~268 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~268 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~268 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1960 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1960_combout  = ( \processador|FD|BancoReg|registrador~172_q  & ( \processador|FD|BancoReg|registrador~204_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~268_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~236_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~172_q  & ( \processador|FD|BancoReg|registrador~204_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~25_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~268_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~236_q ))))) ) ) ) # ( \processador|FD|BancoReg|registrador~172_q  & ( !\processador|FD|BancoReg|registrador~204_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~25_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~268_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ((\processador|FD|BancoReg|registrador~236_q ))))) ) ) ) # ( !\processador|FD|BancoReg|registrador~172_q  & ( !\processador|FD|BancoReg|registrador~204_q  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout  & (\processador|FD|BancoReg|registrador~268_q )) # (\processador|FD|fetchInstruction|ROM|memROM~25_combout  & 
// ((\processador|FD|BancoReg|registrador~236_q ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~268_q ),
	.datab(!\processador|FD|BancoReg|registrador~236_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datae(!\processador|FD|BancoReg|registrador~172_q ),
	.dataf(!\processador|FD|BancoReg|registrador~204_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1960_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1960 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1960 .lut_mask = 64'h050305F3F503F5F3;
defparam \processador|FD|BancoReg|registrador~1960 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N14
dffeas \processador|FD|BancoReg|registrador~364 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~364feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2254_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~364 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~364 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N1
dffeas \processador|FD|BancoReg|registrador~396 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~396feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~396 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~396 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1959 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1959_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~364_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~300_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~396_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// \processador|FD|BancoReg|registrador~332_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~332_q ),
	.datab(!\processador|FD|BancoReg|registrador~364_q ),
	.datac(!\processador|FD|BancoReg|registrador~300_q ),
	.datad(!\processador|FD|BancoReg|registrador~396_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1959_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1959 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1959 .lut_mask = 64'h555500FF0F0F3333;
defparam \processador|FD|BancoReg|registrador~1959 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N46
dffeas \processador|FD|BancoReg|registrador~524 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~524feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~524 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~524 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1961 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1961_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~492_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~428_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|BancoReg|registrador~524_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// \processador|FD|BancoReg|registrador~460_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~460_q ),
	.datab(!\processador|FD|BancoReg|registrador~428_q ),
	.datac(!\processador|FD|BancoReg|registrador~524_q ),
	.datad(!\processador|FD|BancoReg|registrador~492_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1961_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1961 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1961 .lut_mask = 64'h55550F0F333300FF;
defparam \processador|FD|BancoReg|registrador~1961 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N29
dffeas \processador|FD|BancoReg|registrador~140DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2251_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~140DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~140DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~140DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1958 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1958_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~108_q  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~140DUPLICATE_q  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~44_q  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// \processador|FD|BancoReg|registrador~76_q  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~140DUPLICATE_q ),
	.datab(!\processador|FD|BancoReg|registrador~108_q ),
	.datac(!\processador|FD|BancoReg|registrador~76_q ),
	.datad(!\processador|FD|BancoReg|registrador~44_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1958_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1958 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1958 .lut_mask = 64'h0F0F00FF55553333;
defparam \processador|FD|BancoReg|registrador~1958 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N36
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[6]~30 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[6]~30_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (((\processador|FD|BancoReg|registrador~1959_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (\processador|FD|BancoReg|registrador~1958_combout )))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~28_combout  & (((\processador|FD|BancoReg|registrador~1961_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~28_combout  & 
// (\processador|FD|BancoReg|registrador~1960_combout )))) ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1960_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1959_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1961_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1958_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[6]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[6]~30 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[6]~30 .lut_mask = 64'h028A0202028A8A8A;
defparam \processador|FD|BancoReg|saidaB[6]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N54
cyclonev_lcell_comb \processador|FD|ULA_bit7|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout  = ( \processador|FD|BancoReg|saidaA[7]~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|soma1inv|Add0~69_sumout  $ (((!\processador|FD|ULA_bit6|soma|Add1~0_combout ) # 
// (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (((\processador|FD|soma1inv|Add0~69_sumout  & \processador|FD|ULA_bit6|soma|Add1~0_combout )) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout ))) ) ) # ( 
// !\processador|FD|BancoReg|saidaA[7]~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~3_combout  & ((!\processador|FD|soma1inv|Add0~69_sumout  & ((!\processador|FD|ULA_bit6|soma|Add1~0_combout ))) # (\processador|FD|soma1inv|Add0~69_sumout  & 
// (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|ULA_bit6|soma|Add1~0_combout )))) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|soma1inv|Add0~69_sumout ))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|soma1inv|Add0~69_sumout ),
	.datad(!\processador|FD|ULA_bit6|soma|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit7|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit7|Muxao|saida_MUX~1 .lut_mask = 64'hA109A1091D971D97;
defparam \processador|FD|ULA_bit7|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N15
cyclonev_lcell_comb \processador|FD|saidaULA_final[7]~17 (
// Equation(s):
// \processador|FD|saidaULA_final[7]~17_combout  = (\processador|FD|saidaULA_final[0]~2_combout  & \processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datad(!\processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[7]~17 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[7]~17 .lut_mask = 64'h000F000F000F000F;
defparam \processador|FD|saidaULA_final[7]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N52
dffeas \processador|FD|memRAM|ram~41 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[7]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~41 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N29
dffeas \processador|FD|memRAM|ram~73 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[7]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~73 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N27
cyclonev_lcell_comb \processador|FD|memRAM|ram~112 (
// Equation(s):
// \processador|FD|memRAM|ram~112_combout  = ( \processador|FD|memRAM|ram~73_q  & ( \processador|FD|result_slt [0] & ( ((\processador|FD|memRAM|ram~41_q ) # (\processador|FD|saidaULA_final[0]~3_combout )) # (\processador|FD|saidaULA_final~35_combout ) ) ) ) 
// # ( !\processador|FD|memRAM|ram~73_q  & ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~35_combout  & (!\processador|FD|saidaULA_final[0]~3_combout  & \processador|FD|memRAM|ram~41_q )) ) ) ) # ( \processador|FD|memRAM|ram~73_q  & ( 
// !\processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~41_q ) # (\processador|FD|saidaULA_final[0]~3_combout ) ) ) ) # ( !\processador|FD|memRAM|ram~73_q  & ( !\processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final[0]~3_combout  & 
// \processador|FD|memRAM|ram~41_q ) ) ) )

	.dataa(!\processador|FD|saidaULA_final~35_combout ),
	.datab(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datac(gnd),
	.datad(!\processador|FD|memRAM|ram~41_q ),
	.datae(!\processador|FD|memRAM|ram~73_q ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~112 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~112 .lut_mask = 64'h00CC33FF008877FF;
defparam \processador|FD|memRAM|ram~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N51
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[7]~15 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[7]~15_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~0_combout  & ( \processador|FD|memRAM|ram~112_combout  & ( (\processador|FD|saidaULA_final[7]~17_combout ) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout 
// ) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ( \processador|FD|memRAM|ram~112_combout  & ( (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~49_sumout ))) # 
// (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[6]~5_combout )) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[25]~0_combout  & ( !\processador|FD|memRAM|ram~112_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & \processador|FD|saidaULA_final[7]~17_combout ) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[25]~0_combout  & ( !\processador|FD|memRAM|ram~112_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[25]~33_combout  & ((\processador|FD|SOMA|Add0~49_sumout ))) # (\processador|FD|muxULAram|saida_MUX[25]~33_combout  & (\processador|FD|saida_ext[6]~5_combout )) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[25]~33_combout ),
	.datab(!\processador|FD|saida_ext[6]~5_combout ),
	.datac(!\processador|FD|saidaULA_final[7]~17_combout ),
	.datad(!\processador|FD|SOMA|Add0~49_sumout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[25]~0_combout ),
	.dataf(!\processador|FD|memRAM|ram~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[7]~15 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[7]~15 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \processador|FD|muxULAram|saida_MUX[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N11
dffeas \processador|FD|BancoReg|registrador~781 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~781 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~781 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~749feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~749feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~749feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~749feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~749feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~749feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N59
dffeas \processador|FD|BancoReg|registrador~749 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~749feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~749 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~749 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~717feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~717feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~717feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~717feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~717feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~717feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N14
dffeas \processador|FD|BancoReg|registrador~717 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~717feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~717 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~717 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~589feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~589feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~589feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~589feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~589feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~589feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N46
dffeas \processador|FD|BancoReg|registrador~589 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~589feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~589 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~589 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~621feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~621feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~621feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~621feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~621feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~621feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N56
dffeas \processador|FD|BancoReg|registrador~621 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~621feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~621 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~621 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N32
dffeas \processador|FD|BancoReg|registrador~653 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~653 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~653 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~557feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~557feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~557feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~557feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~557feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~557feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N50
dffeas \processador|FD|BancoReg|registrador~557 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~557feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~557 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~557 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1930 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1930_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~557_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ))) # (\processador|FD|BancoReg|registrador~589_q ))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// (!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~621_q  & ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout )))))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// ((((\processador|FD|mux_JR|saida_MUX[2]~3_combout ) # (\processador|FD|BancoReg|registrador~653_q ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~589_q ),
	.datac(!\processador|FD|BancoReg|registrador~621_q ),
	.datad(!\processador|FD|BancoReg|registrador~653_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~557_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1930_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1930 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1930 .lut_mask = 64'h1B1B0A5F55555555;
defparam \processador|FD|BancoReg|registrador~1930 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~685feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~685feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~685feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~685feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~685feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~685feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N35
dffeas \processador|FD|BancoReg|registrador~685 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~685feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~685 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~685 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1344 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1344_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1930_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1930_combout  & (\processador|FD|BancoReg|registrador~685_q )) # (\processador|FD|BancoReg|registrador~1930_combout  & ((\processador|FD|BancoReg|registrador~717_q 
// )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1930_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~1930_combout  & ((\processador|FD|BancoReg|registrador~749_q ))) # (\processador|FD|BancoReg|registrador~1930_combout  & (\processador|FD|BancoReg|registrador~781_q ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~781_q ),
	.datac(!\processador|FD|BancoReg|registrador~749_q ),
	.datad(!\processador|FD|BancoReg|registrador~717_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1930_combout ),
	.datag(!\processador|FD|BancoReg|registrador~685_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1344 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1344 .lut_mask = 64'h05050505AAFFBBBB;
defparam \processador|FD|BancoReg|registrador~1344 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N53
dffeas \processador|FD|BancoReg|registrador~1037 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1037_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1037 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1037 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1005feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1005feeder_combout  = \processador|FD|muxULAram|saida_MUX[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1005feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1005feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1005feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processador|FD|BancoReg|registrador~1005feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N28
dffeas \processador|FD|BancoReg|registrador~1005 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1005feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1005 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1005 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N17
dffeas \processador|FD|BancoReg|registrador~973 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~973 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~973 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N8
dffeas \processador|FD|BancoReg|registrador~909 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~909 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~909 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N49
dffeas \processador|FD|BancoReg|registrador~877 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~877 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~877 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~845feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~845feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~845feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~845feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~845feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~845feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N1
dffeas \processador|FD|BancoReg|registrador~845 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~845feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~845 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~845 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~813feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~813feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~813feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~813feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~813feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~813feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N19
dffeas \processador|FD|BancoReg|registrador~813 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~813feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~813 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~813 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1934 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1934_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~813_q 
// )) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~845_q )))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~877_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~909_q ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~909_q ),
	.datac(!\processador|FD|BancoReg|registrador~877_q ),
	.datad(!\processador|FD|BancoReg|registrador~845_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~813_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1934_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1934 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1934 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \processador|FD|BancoReg|registrador~1934 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~941feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~941feeder_combout  = \processador|FD|muxULAram|saida_MUX[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~941feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~941feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~941feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processador|FD|BancoReg|registrador~941feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N23
dffeas \processador|FD|BancoReg|registrador~941 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~941feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2245_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~941 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~941 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1348 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1348_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1934_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1934_combout  & (\processador|FD|BancoReg|registrador~941_q )) # (\processador|FD|BancoReg|registrador~1934_combout  & ((\processador|FD|BancoReg|registrador~973_q 
// )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1934_combout ))))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & 
// (((!\processador|FD|BancoReg|registrador~1934_combout  & ((\processador|FD|BancoReg|registrador~1005_q ))) # (\processador|FD|BancoReg|registrador~1934_combout  & (\processador|FD|BancoReg|registrador~1037_q ))))) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1037_q ),
	.datac(!\processador|FD|BancoReg|registrador~1005_q ),
	.datad(!\processador|FD|BancoReg|registrador~973_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1934_combout ),
	.datag(!\processador|FD|BancoReg|registrador~941_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1348 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1348 .lut_mask = 64'h05050505AAFFBBBB;
defparam \processador|FD|BancoReg|registrador~1348 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N35
dffeas \processador|FD|BancoReg|registrador~237 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~237 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N16
dffeas \processador|FD|BancoReg|registrador~205DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~205DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~205DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~205DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N29
dffeas \processador|FD|BancoReg|registrador~77DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2249_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~77DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~77DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~77DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1922 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1922_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~45_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout )) # (\processador|FD|BancoReg|registrador~77DUPLICATE_q )))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( 
// ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|BancoReg|registrador~109_q  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (((\processador|FD|mux_JR|saida_MUX[2]~3_combout 
// )) # (\processador|FD|BancoReg|registrador~141_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~141_q ),
	.datab(!\processador|FD|BancoReg|registrador~77DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~109_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datag(!\processador|FD|BancoReg|registrador~45_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1922_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1922 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1922 .lut_mask = 64'h0F330F5500FF00FF;
defparam \processador|FD|BancoReg|registrador~1922 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1336 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1336_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1922_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1922_combout  & (\processador|FD|BancoReg|registrador~173_q )) # (\processador|FD|BancoReg|registrador~1922_combout  & 
// ((\processador|FD|BancoReg|registrador~205DUPLICATE_q )))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((((\processador|FD|BancoReg|registrador~1922_combout ))))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((!\processador|FD|BancoReg|registrador~1922_combout  & ((\processador|FD|BancoReg|registrador~237_q ))) # (\processador|FD|BancoReg|registrador~1922_combout  & (\processador|FD|BancoReg|registrador~269_q 
// ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~269_q ),
	.datab(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datac(!\processador|FD|BancoReg|registrador~237_q ),
	.datad(!\processador|FD|BancoReg|registrador~205DUPLICATE_q ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1922_combout ),
	.datag(!\processador|FD|BancoReg|registrador~173_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1336 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1336 .lut_mask = 64'h03030303CCFFDDDD;
defparam \processador|FD|BancoReg|registrador~1336 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N13
dffeas \processador|FD|BancoReg|registrador~461DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~461feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~461DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~461DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~461DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y12_N53
dffeas \processador|FD|BancoReg|registrador~333 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~333feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2253_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~333 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~333 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N7
dffeas \processador|FD|BancoReg|registrador~397DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2255_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~397DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~397DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~397DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1926 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1926_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~301_q 
// ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & (\processador|FD|BancoReg|registrador~333_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) ) # ( 
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ((\processador|FD|BancoReg|registrador~365_q ))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout  & 
// (\processador|FD|BancoReg|registrador~397DUPLICATE_q )))) # (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|mux_JR|saida_MUX[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~333_q ),
	.datab(!\processador|FD|BancoReg|registrador~397DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~365_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(!\processador|FD|BancoReg|registrador~301_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1926_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1926 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1926 .lut_mask = 64'h0F000F0055FF33FF;
defparam \processador|FD|BancoReg|registrador~1926 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1340 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1340_combout  = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1926_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1926_combout  & ((\processador|FD|BancoReg|registrador~429_q ))) # (\processador|FD|BancoReg|registrador~1926_combout  & 
// (\processador|FD|BancoReg|registrador~461DUPLICATE_q ))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout  & ( ((!\processador|FD|mux_JR|saida_MUX[2]~3_combout  & (((\processador|FD|BancoReg|registrador~1926_combout )))) # 
// (\processador|FD|mux_JR|saida_MUX[2]~3_combout  & ((!\processador|FD|BancoReg|registrador~1926_combout  & ((\processador|FD|BancoReg|registrador~493_q ))) # (\processador|FD|BancoReg|registrador~1926_combout  & (\processador|FD|BancoReg|registrador~525_q 
// ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~525_q ),
	.datab(!\processador|FD|BancoReg|registrador~461DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~493_q ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1926_combout ),
	.datag(!\processador|FD|BancoReg|registrador~429_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1340 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1340 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1352 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1352_combout  = ( \processador|FD|BancoReg|registrador~1336_combout  & ( \processador|FD|BancoReg|registrador~1340_combout  & ( (!\processador|FD|mux_JR|saida_MUX[4]~1_combout ) # 
// ((!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (\processador|FD|BancoReg|registrador~1344_combout )) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ((\processador|FD|BancoReg|registrador~1348_combout )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1336_combout  & ( \processador|FD|BancoReg|registrador~1340_combout  & ( (!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (\processador|FD|BancoReg|registrador~1344_combout  & 
// ((\processador|FD|mux_JR|saida_MUX[4]~1_combout )))) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (((!\processador|FD|mux_JR|saida_MUX[4]~1_combout ) # (\processador|FD|BancoReg|registrador~1348_combout )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~1336_combout  & ( !\processador|FD|BancoReg|registrador~1340_combout  & ( (!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (((!\processador|FD|mux_JR|saida_MUX[4]~1_combout )) # 
// (\processador|FD|BancoReg|registrador~1344_combout ))) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & (((\processador|FD|BancoReg|registrador~1348_combout  & \processador|FD|mux_JR|saida_MUX[4]~1_combout )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1336_combout  & ( !\processador|FD|BancoReg|registrador~1340_combout  & ( (\processador|FD|mux_JR|saida_MUX[4]~1_combout  & ((!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & 
// (\processador|FD|BancoReg|registrador~1344_combout )) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout  & ((\processador|FD|BancoReg|registrador~1348_combout ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1344_combout ),
	.datab(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1348_combout ),
	.datad(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1336_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1340_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1352 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1352 .lut_mask = 64'h0047CC473347FF47;
defparam \processador|FD|BancoReg|registrador~1352 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N33
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[7]~1 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[7]~1_combout  = ( \processador|FD|BancoReg|registrador~1352_combout  & ( !\processador|FD|BancoReg|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1352_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[7]~1 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[7]~1 .lut_mask = 64'h00000000FF00FF00;
defparam \processador|FD|BancoReg|saidaA[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N24
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( \processador|FD|SOMA|Add0~49_sumout  ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( \processador|FD|BancoReg|saidaA[7]~1_combout  ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout  ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~20_combout  ) ) )

	.dataa(!\processador|FD|SOMA|Add0~49_sumout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~20_combout ),
	.datac(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[7]~1_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5 .lut_mask = 64'h33330F0F00FF5555;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N25
dffeas \processador|FD|fetchInstruction|PC|DOUT[7] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[7] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~8 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~8_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( !\processador|FD|fetchInstruction|PC|DOUT [3] & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~8 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~8 .lut_mask = 64'hC000000000000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N0
cyclonev_lcell_comb \processador|UC|Equal1~1 (
// Equation(s):
// \processador|UC|Equal1~1_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~10_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~1_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~8_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~10_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|Equal1~1 .extended_lut = "off";
defparam \processador|UC|Equal1~1 .lut_mask = 64'hF0F0F0F0C000C000;
defparam \processador|UC|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N9
cyclonev_lcell_comb \processador|FD|fetchInstruction|PC|DOUT[16]~0 (
// Equation(s):
// \processador|FD|fetchInstruction|PC|DOUT[16]~0_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|UC|Equal1~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|Equal1~1_combout ),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PC|DOUT[16]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[16]~0 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PC|DOUT[16]~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \processador|FD|fetchInstruction|PC|DOUT[16]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N39
cyclonev_lcell_comb \processador|FD|fetchInstruction|PC|DOUT[16]~2 (
// Equation(s):
// \processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  = ( !\processador|UC|palavraControle [14] & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[16]~0_combout ),
	.datad(gnd),
	.datae(!\processador|UC|palavraControle [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[16]~2 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PC|DOUT[16]~2 .lut_mask = 64'hF0F00000F0F00000;
defparam \processador|FD|fetchInstruction|PC|DOUT[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N54
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~3 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~3_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// ((\processador|FD|BancoReg|saidaA[4]~4_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & (\processador|FD|SOMA|Add0~45_sumout )) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout  & ( 
// \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ((\processador|FD|BancoReg|saidaA[4]~4_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// (\processador|FD|SOMA|Add0~45_sumout )) ) ) ) # ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~21_combout ) # 
// (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~21_combout ) ) ) )

	.dataa(!\processador|FD|SOMA|Add0~45_sumout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[4]~4_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~21_combout ),
	.datae(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~3 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~3 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N56
dffeas \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~6 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~6_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [5] & ( !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// ((!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & ((\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ))) # (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & (\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q )))) ) ) ) # 
// ( !\processador|FD|fetchInstruction|PC|DOUT [5] & ( !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( (\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & 
// !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~6 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~6 .lut_mask = 64'h0300350000000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N18
cyclonev_lcell_comb \processador|FD|mux_JR|saida_MUX[4]~1 (
// Equation(s):
// \processador|FD|mux_JR|saida_MUX[4]~1_combout  = ( \processador|UC|palavraControle[14]~0_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~17_combout  ) ) # ( !\processador|UC|palavraControle[14]~0_combout  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~17_combout  ) ) # ( !\processador|UC|palavraControle[14]~0_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~17_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & 
// (!\processador|UC|Equal1~0_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & \processador|FD|saidaULA_final~0_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datab(!\processador|UC|Equal1~0_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\processador|UC|palavraControle[14]~0_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_JR|saida_MUX[4]~1 .extended_lut = "off";
defparam \processador|FD|mux_JR|saida_MUX[4]~1 .lut_mask = 64'h00800000FFFFFFFF;
defparam \processador|FD|mux_JR|saida_MUX[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N15
cyclonev_lcell_comb \processador|FD|BancoReg|Equal1~0 (
// Equation(s):
// \processador|FD|BancoReg|Equal1~0_combout  = ( !\processador|FD|mux_JR|saida_MUX[0]~2_combout  & ( (!\processador|FD|mux_JR|saida_MUX[4]~1_combout  & (!\processador|FD|mux_JR|saida_MUX[3]~0_combout  & !\processador|FD|mux_JR|saida_MUX[2]~3_combout )) ) )

	.dataa(!\processador|FD|mux_JR|saida_MUX[4]~1_combout ),
	.datab(gnd),
	.datac(!\processador|FD|mux_JR|saida_MUX[3]~0_combout ),
	.datad(!\processador|FD|mux_JR|saida_MUX[2]~3_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|mux_JR|saida_MUX[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|Equal1~0 .extended_lut = "off";
defparam \processador|FD|BancoReg|Equal1~0 .lut_mask = 64'hA000A00000000000;
defparam \processador|FD|BancoReg|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N18
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[5]~3 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[5]~3_combout  = ( \processador|FD|BancoReg|registrador~1386_combout  & ( !\processador|FD|BancoReg|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1386_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[5]~3 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[5]~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processador|FD|BancoReg|saidaA[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~4 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~4_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~13_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// (\processador|FD|BancoReg|saidaA[5]~3_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ((\processador|FD|SOMA|Add0~53_sumout ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~13_combout  & ( 
// \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & (\processador|FD|BancoReg|saidaA[5]~3_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// ((\processador|FD|SOMA|Add0~53_sumout ))) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~13_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) # 
// (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~13_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout ) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[5]~3_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.datac(!\processador|FD|SOMA|Add0~53_sumout ),
	.datad(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~13_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~4 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~4 .lut_mask = 64'h0033CCFF47474747;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N50
dffeas \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~6 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~6_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// ((\processador|FD|BancoReg|saidaA[6]~2_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & (\processador|FD|SOMA|Add0~41_sumout )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( 
// \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ((\processador|FD|BancoReg|saidaA[6]~2_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// (\processador|FD|SOMA|Add0~41_sumout )) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) # 
// (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout ) ) ) )

	.dataa(!\processador|FD|SOMA|Add0~41_sumout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.datac(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[6]~2_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~6 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~6 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N19
dffeas \processador|FD|fetchInstruction|PC|DOUT[6] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[6] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~1 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~1_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// ((\processador|FD|BancoReg|saidaA[2]~38_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & (\processador|FD|SOMA|Add0~33_sumout )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( 
// \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ((\processador|FD|BancoReg|saidaA[2]~38_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & 
// (\processador|FD|SOMA|Add0~33_sumout )) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) # 
// (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout  & 
// \processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ) ) ) )

	.dataa(!\processador|FD|SOMA|Add0~33_sumout ),
	.datab(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[2]~38_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~1 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~1 .lut_mask = 64'h0033FF330F550F55;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N43
dffeas \processador|FD|fetchInstruction|PC|DOUT[2] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[2] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N0
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~2 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~2_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( \processador|FD|SOMA|Add0~37_sumout  ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( \processador|FD|BancoReg|saidaA[3]~42_combout  ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout  ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~22_combout  ) ) )

	.dataa(!\processador|FD|SOMA|Add0~37_sumout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~22_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[3]~42_combout ),
	.datad(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[16]~2_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~2 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~2 .lut_mask = 64'h333300FF0F0F5555;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N2
dffeas \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~14 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~14_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( (!\processador|FD|fetchInstruction|PC|DOUT [5] & (!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q )) # (\processador|FD|fetchInstruction|PC|DOUT [5] & ((!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [2] & ( 
// (\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & (\processador|FD|fetchInstruction|PC|DOUT [5] & \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~14 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~14 .lut_mask = 64'h000300030FC00FC0;
defparam \processador|FD|fetchInstruction|ROM|memROM~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N54
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~15 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~15_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~15 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|fetchInstruction|ROM|memROM~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N6
cyclonev_lcell_comb \processador|FD|saidaULA_final[24]~1 (
// Equation(s):
// \processador|FD|saidaULA_final[24]~1_combout  = ( !\processador|FD|saidaULA_final~35_combout  & ( \processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|Equal11~0_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~15_combout ) ) 
// ) ) # ( !\processador|FD|saidaULA_final~35_combout  & ( !\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & \processador|UC|Equal11~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|UC|Equal11~0_combout ),
	.datae(!\processador|FD|saidaULA_final~35_combout ),
	.dataf(!\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[24]~1 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[24]~1 .lut_mask = 64'h000F0000FF0F0000;
defparam \processador|FD|saidaULA_final[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \MUX|saida_MUX[24]~0 (
// Equation(s):
// \MUX|saida_MUX[24]~0_combout  = ( \SW[1]~input_o  & ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  ) ) # ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [24]))) # (\SW[0]~input_o  & 
// (\processador|FD|saidaULA_final[24]~1_combout )) ) )

	.dataa(!\processador|FD|saidaULA_final[24]~1_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [24]),
	.datac(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[24]~0 .extended_lut = "off";
defparam \MUX|saida_MUX[24]~0 .lut_mask = 64'h335533550F0F0F0F;
defparam \MUX|saida_MUX[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N39
cyclonev_lcell_comb \MUX|saida_MUX[25]~1 (
// Equation(s):
// \MUX|saida_MUX[25]~1_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [25] & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ) # ((\processador|FD|saidaULA_final[25]~4_combout )))) # (\SW[1]~input_o  & (((\processador|FD|muxULAram|saida_MUX[25]~2_combout 
// )))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [25] & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\processador|FD|saidaULA_final[25]~4_combout ))) # (\SW[1]~input_o  & (((\processador|FD|muxULAram|saida_MUX[25]~2_combout )))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|saidaULA_final[25]~4_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [25]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[25]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[25]~1 .extended_lut = "off";
defparam \MUX|saida_MUX[25]~1 .lut_mask = 64'h02578ADF02578ADF;
defparam \MUX|saida_MUX[25]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N33
cyclonev_lcell_comb \MUX|saida_MUX[26]~2 (
// Equation(s):
// \MUX|saida_MUX[26]~2_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  & ( \SW[0]~input_o  & ( (\processador|FD|saidaULA_final[26]~5_combout ) # (\SW[1]~input_o ) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[26]~3_combout  & ( 
// \SW[0]~input_o  & ( (!\SW[1]~input_o  & \processador|FD|saidaULA_final[26]~5_combout ) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  & ( !\SW[0]~input_o  & ( (\SW[1]~input_o ) # (\processador|FD|fetchInstruction|PC|DOUT [26]) ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[26]~3_combout  & ( !\SW[0]~input_o  & ( (\processador|FD|fetchInstruction|PC|DOUT [26] & !\SW[1]~input_o ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [26]),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|saidaULA_final[26]~5_combout ),
	.datad(gnd),
	.datae(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[26]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[26]~2 .extended_lut = "off";
defparam \MUX|saida_MUX[26]~2 .lut_mask = 64'h444477770C0C3F3F;
defparam \MUX|saida_MUX[26]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N15
cyclonev_lcell_comb \MUX|saida_MUX[27]~3 (
// Equation(s):
// \MUX|saida_MUX[27]~3_combout  = ( \SW[1]~input_o  & ( \SW[0]~input_o  & ( \processador|FD|muxULAram|saida_MUX[27]~4_combout  ) ) ) # ( !\SW[1]~input_o  & ( \SW[0]~input_o  & ( \processador|FD|saidaULA_final[27]~6_combout  ) ) ) # ( \SW[1]~input_o  & ( 
// !\SW[0]~input_o  & ( \processador|FD|muxULAram|saida_MUX[27]~4_combout  ) ) ) # ( !\SW[1]~input_o  & ( !\SW[0]~input_o  & ( \processador|FD|fetchInstruction|PC|DOUT [27] ) ) )

	.dataa(!\processador|FD|saidaULA_final[27]~6_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [27]),
	.datac(gnd),
	.datad(!\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[27]~3 .extended_lut = "off";
defparam \MUX|saida_MUX[27]~3 .lut_mask = 64'h333300FF555500FF;
defparam \MUX|saida_MUX[27]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N33
cyclonev_lcell_comb \MUX|saida_MUX[28]~4 (
// Equation(s):
// \MUX|saida_MUX[28]~4_combout  = ( \processador|FD|muxULAram|saida_MUX[28]~5_combout  & ( \SW[1]~input_o  ) ) # ( \processador|FD|muxULAram|saida_MUX[28]~5_combout  & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT 
// [28])) # (\SW[0]~input_o  & ((\processador|FD|saidaULA_final[28]~7_combout ))) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[28]~5_combout  & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [28])) # (\SW[0]~input_o  & 
// ((\processador|FD|saidaULA_final[28]~7_combout ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [28]),
	.datad(!\processador|FD|saidaULA_final[28]~7_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[28]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[28]~4 .extended_lut = "off";
defparam \MUX|saida_MUX[28]~4 .lut_mask = 64'h0A5F0A5F0000FFFF;
defparam \MUX|saida_MUX[28]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N57
cyclonev_lcell_comb \MUX|saida_MUX[29]~5 (
// Equation(s):
// \MUX|saida_MUX[29]~5_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [29] & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & ((\processador|FD|saidaULA_final[29]~8_combout ))) # (\SW[1]~input_o  & (\processador|FD|muxULAram|saida_MUX[29]~6_combout )) ) ) ) 
// # ( !\processador|FD|fetchInstruction|PC|DOUT [29] & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & ((\processador|FD|saidaULA_final[29]~8_combout ))) # (\SW[1]~input_o  & (\processador|FD|muxULAram|saida_MUX[29]~6_combout )) ) ) ) # ( 
// \processador|FD|fetchInstruction|PC|DOUT [29] & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o ) # (\processador|FD|muxULAram|saida_MUX[29]~6_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [29] & ( !\SW[0]~input_o  & ( (\SW[1]~input_o  & 
// \processador|FD|muxULAram|saida_MUX[29]~6_combout ) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datac(gnd),
	.datad(!\processador|FD|saidaULA_final[29]~8_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [29]),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[29]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[29]~5 .extended_lut = "off";
defparam \MUX|saida_MUX[29]~5 .lut_mask = 64'h1111BBBB11BB11BB;
defparam \MUX|saida_MUX[29]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N33
cyclonev_lcell_comb \MUX|saida_MUX[30]~6 (
// Equation(s):
// \MUX|saida_MUX[30]~6_combout  = ( \SW[1]~input_o  & ( \processador|FD|muxULAram|saida_MUX[30]~7_combout  ) ) # ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [30]))) # (\SW[0]~input_o  & 
// (\processador|FD|saidaULA_final[30]~9_combout )) ) )

	.dataa(!\processador|FD|saidaULA_final[30]~9_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [30]),
	.datac(!\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[30]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[30]~6 .extended_lut = "off";
defparam \MUX|saida_MUX[30]~6 .lut_mask = 64'h335533550F0F0F0F;
defparam \MUX|saida_MUX[30]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N12
cyclonev_lcell_comb \MUX|saida_MUX[31]~7 (
// Equation(s):
// \MUX|saida_MUX[31]~7_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [31] & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ) # ((\processador|FD|saidaULA_final[31]~10_combout )))) # (\SW[1]~input_o  & (((\processador|FD|muxULAram|saida_MUX[31]~8_combout 
// )))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [31] & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\processador|FD|saidaULA_final[31]~10_combout ))) # (\SW[1]~input_o  & (((\processador|FD|muxULAram|saida_MUX[31]~8_combout )))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|saidaULA_final[31]~10_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[31]~7 .extended_lut = "off";
defparam \MUX|saida_MUX[31]~7 .lut_mask = 64'h025702578ADF8ADF;
defparam \MUX|saida_MUX[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N48
cyclonev_lcell_comb \MUX|saida_MUX[1]~11 (
// Equation(s):
// \MUX|saida_MUX[1]~11_combout  = ( \processador|FD|saidaULA_final[1]~14_combout  & ( \processador|FD|muxULAram|saida_MUX[1]~12_combout  & ( ((\SW[0]~input_o ) # (\processador|FD|fetchInstruction|PC|DOUT [1])) # (\SW[1]~input_o ) ) ) ) # ( 
// !\processador|FD|saidaULA_final[1]~14_combout  & ( \processador|FD|muxULAram|saida_MUX[1]~12_combout  & ( ((\processador|FD|fetchInstruction|PC|DOUT [1] & !\SW[0]~input_o )) # (\SW[1]~input_o ) ) ) ) # ( \processador|FD|saidaULA_final[1]~14_combout  & ( 
// !\processador|FD|muxULAram|saida_MUX[1]~12_combout  & ( (!\SW[1]~input_o  & ((\SW[0]~input_o ) # (\processador|FD|fetchInstruction|PC|DOUT [1]))) ) ) ) # ( !\processador|FD|saidaULA_final[1]~14_combout  & ( 
// !\processador|FD|muxULAram|saida_MUX[1]~12_combout  & ( (!\SW[1]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [1] & !\SW[0]~input_o )) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [1]),
	.datad(!\SW[0]~input_o ),
	.datae(!\processador|FD|saidaULA_final[1]~14_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[1]~11 .extended_lut = "off";
defparam \MUX|saida_MUX[1]~11 .lut_mask = 64'h0A000AAA5F555FFF;
defparam \MUX|saida_MUX[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N39
cyclonev_lcell_comb \MUX|saida_MUX[2]~8 (
// Equation(s):
// \MUX|saida_MUX[2]~8_combout  = ( \processador|FD|saidaULA_final[2]~11_combout  & ( ((\SW[0]~input_o  & !\SW[1]~input_o )) # (\processador|FD|muxULAram|saida_MUX[2]~9_combout ) ) ) # ( !\processador|FD|saidaULA_final[2]~11_combout  & ( 
// (\processador|FD|muxULAram|saida_MUX[2]~9_combout  & ((!\SW[0]~input_o ) # (\SW[1]~input_o ))) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(!\processador|FD|saidaULA_final[2]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[2]~8 .extended_lut = "off";
defparam \MUX|saida_MUX[2]~8 .lut_mask = 64'h50555F5550555F55;
defparam \MUX|saida_MUX[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N9
cyclonev_lcell_comb \MUX|saida_MUX[3]~10 (
// Equation(s):
// \MUX|saida_MUX[3]~10_combout  = ( \processador|FD|muxULAram|saida_MUX[3]~11_combout  & ( ((!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [3])) # (\SW[0]~input_o  & ((\processador|FD|saidaULA_final[3]~13_combout )))) # (\SW[1]~input_o ) ) ) 
// # ( !\processador|FD|muxULAram|saida_MUX[3]~11_combout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [3])) # (\SW[0]~input_o  & ((\processador|FD|saidaULA_final[3]~13_combout ))))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datad(!\processador|FD|saidaULA_final[3]~13_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[3]~10 .extended_lut = "off";
defparam \MUX|saida_MUX[3]~10 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \MUX|saida_MUX[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N27
cyclonev_lcell_comb \MUX|Equal2~0 (
// Equation(s):
// \MUX|Equal2~0_combout  = ( !\SW[1]~input_o  & ( !\SW[0]~input_o  ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|Equal2~0 .extended_lut = "off";
defparam \MUX|Equal2~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \MUX|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N6
cyclonev_lcell_comb \MUX|saida_MUX[0]~9 (
// Equation(s):
// \MUX|saida_MUX[0]~9_combout  = ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  & ( ((!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [0])) # (\SW[0]~input_o  & ((!\processador|FD|saidaULA_final[0]~12_combout )))) # (\SW[1]~input_o ) ) ) 
// # ( !\processador|FD|muxULAram|saida_MUX[0]~10_combout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [0])) # (\SW[0]~input_o  & ((!\processador|FD|saidaULA_final[0]~12_combout ))))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [0]),
	.datad(!\processador|FD|saidaULA_final[0]~12_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[0]~9 .extended_lut = "off";
defparam \MUX|saida_MUX[0]~9 .lut_mask = 64'h2A082A087F5D7F5D;
defparam \MUX|saida_MUX[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N51
cyclonev_lcell_comb \showHEX0|saida7seg[0]~0 (
// Equation(s):
// \showHEX0|saida7seg[0]~0_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( \MUX|saida_MUX[0]~9_combout  & ( (!\MUX|saida_MUX[1]~11_combout  & (!\MUX|saida_MUX[3]~10_combout  $ (((\MUX|Equal2~0_combout ) # (\MUX|saida_MUX[2]~8_combout ))))) # 
// (\MUX|saida_MUX[1]~11_combout  & (!\MUX|saida_MUX[2]~8_combout  & (\MUX|saida_MUX[3]~10_combout  & !\MUX|Equal2~0_combout ))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [2] & ( \MUX|saida_MUX[0]~9_combout  & ( (!\MUX|saida_MUX[1]~11_combout  & 
// (!\MUX|saida_MUX[3]~10_combout  $ (((\MUX|saida_MUX[2]~8_combout  & !\MUX|Equal2~0_combout ))))) # (\MUX|saida_MUX[1]~11_combout  & (\MUX|saida_MUX[3]~10_combout  & ((!\MUX|saida_MUX[2]~8_combout ) # (\MUX|Equal2~0_combout )))) ) ) ) # ( 
// \processador|FD|fetchInstruction|PC|DOUT [2] & ( !\MUX|saida_MUX[0]~9_combout  & ( (!\MUX|saida_MUX[1]~11_combout  & (!\MUX|saida_MUX[3]~10_combout  & ((\MUX|Equal2~0_combout ) # (\MUX|saida_MUX[2]~8_combout )))) ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT [2] & ( !\MUX|saida_MUX[0]~9_combout  & ( (!\MUX|saida_MUX[1]~11_combout  & (\MUX|saida_MUX[2]~8_combout  & (!\MUX|saida_MUX[3]~10_combout  & !\MUX|Equal2~0_combout ))) ) ) )

	.dataa(!\MUX|saida_MUX[1]~11_combout ),
	.datab(!\MUX|saida_MUX[2]~8_combout ),
	.datac(!\MUX|saida_MUX[3]~10_combout ),
	.datad(!\MUX|Equal2~0_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.dataf(!\MUX|saida_MUX[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX0|saida7seg[0]~0 .lut_mask = 64'h200020A086A5860A;
defparam \showHEX0|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N48
cyclonev_lcell_comb \MUX|saida_MUX[2]~12 (
// Equation(s):
// \MUX|saida_MUX[2]~12_combout  = ( \processador|FD|saidaULA_final[2]~11_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( (!\SW[1]~input_o ) # (\processador|FD|muxULAram|saida_MUX[2]~9_combout ) ) ) ) # ( 
// !\processador|FD|saidaULA_final[2]~11_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ))) # (\SW[1]~input_o  & (\processador|FD|muxULAram|saida_MUX[2]~9_combout )) ) ) ) # ( 
// \processador|FD|saidaULA_final[2]~11_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT [2] & ( (!\SW[1]~input_o  & ((\SW[0]~input_o ))) # (\SW[1]~input_o  & (\processador|FD|muxULAram|saida_MUX[2]~9_combout )) ) ) ) # ( 
// !\processador|FD|saidaULA_final[2]~11_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT [2] & ( (\SW[1]~input_o  & \processador|FD|muxULAram|saida_MUX[2]~9_combout ) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\processador|FD|saidaULA_final[2]~11_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[2]~12 .extended_lut = "off";
defparam \MUX|saida_MUX[2]~12 .lut_mask = 64'h050505AFAF05AFAF;
defparam \MUX|saida_MUX[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N57
cyclonev_lcell_comb \showHEX0|saida7seg[1]~1 (
// Equation(s):
// \showHEX0|saida7seg[1]~1_combout  = (!\MUX|saida_MUX[1]~11_combout  & (\MUX|saida_MUX[2]~12_combout  & (!\MUX|saida_MUX[0]~9_combout  $ (!\MUX|saida_MUX[3]~10_combout )))) # (\MUX|saida_MUX[1]~11_combout  & ((!\MUX|saida_MUX[0]~9_combout  & 
// ((\MUX|saida_MUX[2]~12_combout ))) # (\MUX|saida_MUX[0]~9_combout  & (\MUX|saida_MUX[3]~10_combout ))))

	.dataa(!\MUX|saida_MUX[1]~11_combout ),
	.datab(!\MUX|saida_MUX[0]~9_combout ),
	.datac(!\MUX|saida_MUX[3]~10_combout ),
	.datad(!\MUX|saida_MUX[2]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX0|saida7seg[1]~1 .lut_mask = 64'h016D016D016D016D;
defparam \showHEX0|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N12
cyclonev_lcell_comb \showHEX0|saida7seg[2]~2 (
// Equation(s):
// \showHEX0|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[3]~10_combout  & ( (\MUX|saida_MUX[2]~12_combout  & ((!\MUX|saida_MUX[0]~9_combout ) # (\MUX|saida_MUX[1]~11_combout ))) ) ) # ( !\MUX|saida_MUX[3]~10_combout  & ( (!\MUX|saida_MUX[2]~12_combout  & 
// (!\MUX|saida_MUX[0]~9_combout  & \MUX|saida_MUX[1]~11_combout )) ) )

	.dataa(!\MUX|saida_MUX[2]~12_combout ),
	.datab(!\MUX|saida_MUX[0]~9_combout ),
	.datac(!\MUX|saida_MUX[1]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX0|saida7seg[2]~2 .lut_mask = 64'h0808080845454545;
defparam \showHEX0|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N15
cyclonev_lcell_comb \showHEX0|saida7seg[3]~3 (
// Equation(s):
// \showHEX0|saida7seg[3]~3_combout  = ( \MUX|saida_MUX[1]~11_combout  & ( (!\MUX|saida_MUX[2]~12_combout  & (!\MUX|saida_MUX[0]~9_combout  & \MUX|saida_MUX[3]~10_combout )) # (\MUX|saida_MUX[2]~12_combout  & (\MUX|saida_MUX[0]~9_combout )) ) ) # ( 
// !\MUX|saida_MUX[1]~11_combout  & ( (!\MUX|saida_MUX[3]~10_combout  & (!\MUX|saida_MUX[2]~12_combout  $ (!\MUX|saida_MUX[0]~9_combout ))) ) )

	.dataa(!\MUX|saida_MUX[2]~12_combout ),
	.datab(!\MUX|saida_MUX[0]~9_combout ),
	.datac(!\MUX|saida_MUX[3]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX0|saida7seg[3]~3 .lut_mask = 64'h6060606019191919;
defparam \showHEX0|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N18
cyclonev_lcell_comb \MUX|saida_MUX[0]~13 (
// Equation(s):
// \MUX|saida_MUX[0]~13_combout  = ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  & ( ((!\SW[0]~input_o ) # (!\processador|FD|saidaULA_final[0]~12_combout )) # (\SW[1]~input_o ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[0]~10_combout  & ( 
// (!\SW[1]~input_o  & (\SW[0]~input_o  & !\processador|FD|saidaULA_final[0]~12_combout )) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|saidaULA_final[0]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[0]~13 .extended_lut = "off";
defparam \MUX|saida_MUX[0]~13 .lut_mask = 64'h20202020FDFDFDFD;
defparam \MUX|saida_MUX[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N3
cyclonev_lcell_comb \showHEX0|saida7seg[4]~4 (
// Equation(s):
// \showHEX0|saida7seg[4]~4_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [0] & ( \MUX|saida_MUX[2]~12_combout  & ( (!\MUX|saida_MUX[3]~10_combout  & ((!\MUX|saida_MUX[1]~11_combout ) # ((\MUX|Equal2~0_combout ) # (\MUX|saida_MUX[0]~13_combout )))) ) 
// ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [0] & ( \MUX|saida_MUX[2]~12_combout  & ( (!\MUX|saida_MUX[3]~10_combout  & ((!\MUX|saida_MUX[1]~11_combout ) # ((\MUX|saida_MUX[0]~13_combout  & !\MUX|Equal2~0_combout )))) ) ) ) # ( 
// \processador|FD|fetchInstruction|PC|DOUT [0] & ( !\MUX|saida_MUX[2]~12_combout  & ( (!\MUX|saida_MUX[1]~11_combout  & (((\MUX|Equal2~0_combout )) # (\MUX|saida_MUX[0]~13_combout ))) # (\MUX|saida_MUX[1]~11_combout  & (!\MUX|saida_MUX[3]~10_combout  & 
// ((\MUX|Equal2~0_combout ) # (\MUX|saida_MUX[0]~13_combout )))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [0] & ( !\MUX|saida_MUX[2]~12_combout  & ( (\MUX|saida_MUX[0]~13_combout  & (!\MUX|Equal2~0_combout  & ((!\MUX|saida_MUX[1]~11_combout ) # 
// (!\MUX|saida_MUX[3]~10_combout )))) ) ) )

	.dataa(!\MUX|saida_MUX[1]~11_combout ),
	.datab(!\MUX|saida_MUX[0]~13_combout ),
	.datac(!\MUX|saida_MUX[3]~10_combout ),
	.datad(!\MUX|Equal2~0_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [0]),
	.dataf(!\MUX|saida_MUX[2]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX0|saida7seg[4]~4 .lut_mask = 64'h320032FAB0A0B0F0;
defparam \showHEX0|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N21
cyclonev_lcell_comb \MUX|saida_MUX[3]~14 (
// Equation(s):
// \MUX|saida_MUX[3]~14_combout  = ( \processador|FD|muxULAram|saida_MUX[3]~11_combout  & ( ((!\SW[0]~input_o ) # (\processador|FD|saidaULA_final[3]~13_combout )) # (\SW[1]~input_o ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[3]~11_combout  & ( 
// (!\SW[1]~input_o  & (\SW[0]~input_o  & \processador|FD|saidaULA_final[3]~13_combout )) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\processador|FD|saidaULA_final[3]~13_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[3]~14 .extended_lut = "off";
defparam \MUX|saida_MUX[3]~14 .lut_mask = 64'h00220022DDFFDDFF;
defparam \MUX|saida_MUX[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N3
cyclonev_lcell_comb \showHEX0|saida7seg[5]~5 (
// Equation(s):
// \showHEX0|saida7seg[5]~5_combout  = ( \MUX|saida_MUX[1]~11_combout  & ( \MUX|saida_MUX[0]~9_combout  & ( (!\MUX|Equal2~0_combout  & ((!\MUX|saida_MUX[3]~14_combout ))) # (\MUX|Equal2~0_combout  & (!\processador|FD|fetchInstruction|PC|DOUT [3])) ) ) ) # ( 
// !\MUX|saida_MUX[1]~11_combout  & ( \MUX|saida_MUX[0]~9_combout  & ( !\MUX|saida_MUX[2]~12_combout  $ (((!\MUX|Equal2~0_combout  & ((\MUX|saida_MUX[3]~14_combout ))) # (\MUX|Equal2~0_combout  & (\processador|FD|fetchInstruction|PC|DOUT [3])))) ) ) ) # ( 
// \MUX|saida_MUX[1]~11_combout  & ( !\MUX|saida_MUX[0]~9_combout  & ( (!\MUX|saida_MUX[2]~12_combout  & ((!\MUX|Equal2~0_combout  & ((!\MUX|saida_MUX[3]~14_combout ))) # (\MUX|Equal2~0_combout  & (!\processador|FD|fetchInstruction|PC|DOUT [3])))) ) ) )

	.dataa(!\MUX|saida_MUX[2]~12_combout ),
	.datab(!\MUX|Equal2~0_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datad(!\MUX|saida_MUX[3]~14_combout ),
	.datae(!\MUX|saida_MUX[1]~11_combout ),
	.dataf(!\MUX|saida_MUX[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX0|saida7seg[5]~5 .lut_mask = 64'h0000A820A965FC30;
defparam \showHEX0|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N45
cyclonev_lcell_comb \showHEX0|saida7seg[6]~6 (
// Equation(s):
// \showHEX0|saida7seg[6]~6_combout  = ( \MUX|saida_MUX[0]~9_combout  & ( (!\MUX|saida_MUX[3]~10_combout  & (!\MUX|saida_MUX[1]~11_combout  $ (\MUX|saida_MUX[2]~12_combout ))) ) ) # ( !\MUX|saida_MUX[0]~9_combout  & ( (!\MUX|saida_MUX[1]~11_combout  & 
// (!\MUX|saida_MUX[3]~10_combout  $ (\MUX|saida_MUX[2]~12_combout ))) ) )

	.dataa(!\MUX|saida_MUX[1]~11_combout ),
	.datab(gnd),
	.datac(!\MUX|saida_MUX[3]~10_combout ),
	.datad(!\MUX|saida_MUX[2]~12_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX0|saida7seg[6]~6 .lut_mask = 64'hA00AA00AA050A050;
defparam \showHEX0|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N36
cyclonev_lcell_comb \MUX|saida_MUX[5]~18 (
// Equation(s):
// \MUX|saida_MUX[5]~18_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & (\processador|FD|saidaULA_final[5]~18_combout )) # (\SW[1]~input_o  & 
// ((\processador|FD|muxULAram|saida_MUX[5]~16_combout ))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & (\processador|FD|saidaULA_final[5]~18_combout )) # (\SW[1]~input_o  & 
// ((\processador|FD|muxULAram|saida_MUX[5]~16_combout ))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o ) # (\processador|FD|muxULAram|saida_MUX[5]~16_combout ) ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( !\SW[0]~input_o  & ( (\SW[1]~input_o  & \processador|FD|muxULAram|saida_MUX[5]~16_combout ) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\processador|FD|saidaULA_final[5]~18_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[5]~18 .extended_lut = "off";
defparam \MUX|saida_MUX[5]~18 .lut_mask = 64'h0505AFAF27272727;
defparam \MUX|saida_MUX[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N36
cyclonev_lcell_comb \MUX|saida_MUX[6]~15 (
// Equation(s):
// \MUX|saida_MUX[6]~15_combout  = ( \SW[1]~input_o  & ( \processador|FD|muxULAram|saida_MUX[6]~13_combout  ) ) # ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((\processador|FD|muxULAram|saida_MUX[6]~13_combout ))) # (\SW[0]~input_o  & 
// (\processador|FD|saidaULA_final[6]~15_combout )) ) )

	.dataa(!\processador|FD|saidaULA_final[6]~15_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.datad(gnd),
	.datae(!\SW[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[6]~15 .extended_lut = "off";
defparam \MUX|saida_MUX[6]~15 .lut_mask = 64'h1D1D0F0F1D1D0F0F;
defparam \MUX|saida_MUX[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N21
cyclonev_lcell_comb \MUX|saida_MUX[4]~16 (
// Equation(s):
// \MUX|saida_MUX[4]~16_combout  = ( \processador|FD|muxULAram|saida_MUX[4]~14_combout  & ( ((!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ))) # (\SW[0]~input_o  & (\processador|FD|saidaULA_final[4]~16_combout ))) # 
// (\SW[1]~input_o ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[4]~14_combout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ))) # (\SW[0]~input_o  & (\processador|FD|saidaULA_final[4]~16_combout 
// )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|saidaULA_final[4]~16_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[4]~16 .extended_lut = "off";
defparam \MUX|saida_MUX[4]~16 .lut_mask = 64'h048C048C37BF37BF;
defparam \MUX|saida_MUX[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N27
cyclonev_lcell_comb \MUX|saida_MUX[7]~17 (
// Equation(s):
// \MUX|saida_MUX[7]~17_combout  = ( \processador|FD|saidaULA_final[7]~17_combout  & ( (!\SW[1]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q )) # (\SW[0]~input_o ))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[7]~15_combout )))) ) ) # ( !\processador|FD|saidaULA_final[7]~17_combout  & ( (!\SW[1]~input_o  & (!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q )))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[7]~15_combout )))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|saidaULA_final[7]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[7]~17 .extended_lut = "off";
defparam \MUX|saida_MUX[7]~17 .lut_mask = 64'h058D058D27AF27AF;
defparam \MUX|saida_MUX[7]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N54
cyclonev_lcell_comb \showHEX1|saida7seg[0]~0 (
// Equation(s):
// \showHEX1|saida7seg[0]~0_combout  = ( \MUX|saida_MUX[4]~16_combout  & ( \MUX|saida_MUX[7]~17_combout  & ( !\MUX|saida_MUX[5]~18_combout  $ (((!\MUX|Equal2~0_combout  & ((!\MUX|saida_MUX[6]~15_combout ))) # (\MUX|Equal2~0_combout  & 
// (!\processador|FD|fetchInstruction|PC|DOUT [6])))) ) ) ) # ( \MUX|saida_MUX[4]~16_combout  & ( !\MUX|saida_MUX[7]~17_combout  & ( (!\MUX|saida_MUX[5]~18_combout  & ((!\MUX|Equal2~0_combout  & ((!\MUX|saida_MUX[6]~15_combout ))) # (\MUX|Equal2~0_combout  & 
// (!\processador|FD|fetchInstruction|PC|DOUT [6])))) ) ) ) # ( !\MUX|saida_MUX[4]~16_combout  & ( !\MUX|saida_MUX[7]~17_combout  & ( (!\MUX|saida_MUX[5]~18_combout  & ((!\MUX|Equal2~0_combout  & ((\MUX|saida_MUX[6]~15_combout ))) # (\MUX|Equal2~0_combout  & 
// (\processador|FD|fetchInstruction|PC|DOUT [6])))) ) ) )

	.dataa(!\MUX|Equal2~0_combout ),
	.datab(!\MUX|saida_MUX[5]~18_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datad(!\MUX|saida_MUX[6]~15_combout ),
	.datae(!\MUX|saida_MUX[4]~16_combout ),
	.dataf(!\MUX|saida_MUX[7]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX1|saida7seg[0]~0 .lut_mask = 64'h048CC8400000369C;
defparam \showHEX1|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N18
cyclonev_lcell_comb \MUX|saida_MUX[6]~19 (
// Equation(s):
// \MUX|saida_MUX[6]~19_combout  = ( \processador|FD|muxULAram|saida_MUX[6]~13_combout  & ( ((!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [6]))) # (\SW[0]~input_o  & (\processador|FD|saidaULA_final[6]~15_combout ))) # (\SW[1]~input_o ) ) ) 
// # ( !\processador|FD|muxULAram|saida_MUX[6]~13_combout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [6]))) # (\SW[0]~input_o  & (\processador|FD|saidaULA_final[6]~15_combout )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|saidaULA_final[6]~15_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[6]~19 .extended_lut = "off";
defparam \MUX|saida_MUX[6]~19 .lut_mask = 64'h048C048C37BF37BF;
defparam \MUX|saida_MUX[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N12
cyclonev_lcell_comb \showHEX1|saida7seg[1]~1 (
// Equation(s):
// \showHEX1|saida7seg[1]~1_combout  = ( \MUX|saida_MUX[5]~18_combout  & ( (!\MUX|saida_MUX[4]~16_combout  & (\MUX|saida_MUX[6]~19_combout )) # (\MUX|saida_MUX[4]~16_combout  & ((\MUX|saida_MUX[7]~17_combout ))) ) ) # ( !\MUX|saida_MUX[5]~18_combout  & ( 
// (\MUX|saida_MUX[6]~19_combout  & (!\MUX|saida_MUX[7]~17_combout  $ (!\MUX|saida_MUX[4]~16_combout ))) ) )

	.dataa(!\MUX|saida_MUX[6]~19_combout ),
	.datab(!\MUX|saida_MUX[7]~17_combout ),
	.datac(!\MUX|saida_MUX[4]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[5]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX1|saida7seg[1]~1 .lut_mask = 64'h1414141453535353;
defparam \showHEX1|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N3
cyclonev_lcell_comb \showHEX1|saida7seg[2]~2 (
// Equation(s):
// \showHEX1|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[5]~18_combout  & ( (!\MUX|saida_MUX[6]~19_combout  & (!\MUX|saida_MUX[7]~17_combout  & !\MUX|saida_MUX[4]~16_combout )) # (\MUX|saida_MUX[6]~19_combout  & (\MUX|saida_MUX[7]~17_combout )) ) ) # ( 
// !\MUX|saida_MUX[5]~18_combout  & ( (\MUX|saida_MUX[6]~19_combout  & (\MUX|saida_MUX[7]~17_combout  & !\MUX|saida_MUX[4]~16_combout )) ) )

	.dataa(!\MUX|saida_MUX[6]~19_combout ),
	.datab(gnd),
	.datac(!\MUX|saida_MUX[7]~17_combout ),
	.datad(!\MUX|saida_MUX[4]~16_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[5]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX1|saida7seg[2]~2 .lut_mask = 64'h05000500A505A505;
defparam \showHEX1|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N24
cyclonev_lcell_comb \showHEX1|saida7seg[3]~3 (
// Equation(s):
// \showHEX1|saida7seg[3]~3_combout  = ( \MUX|saida_MUX[5]~18_combout  & ( (!\MUX|saida_MUX[6]~19_combout  & (\MUX|saida_MUX[7]~17_combout  & !\MUX|saida_MUX[4]~16_combout )) # (\MUX|saida_MUX[6]~19_combout  & ((\MUX|saida_MUX[4]~16_combout ))) ) ) # ( 
// !\MUX|saida_MUX[5]~18_combout  & ( (!\MUX|saida_MUX[7]~17_combout  & (!\MUX|saida_MUX[6]~19_combout  $ (!\MUX|saida_MUX[4]~16_combout ))) ) )

	.dataa(!\MUX|saida_MUX[6]~19_combout ),
	.datab(!\MUX|saida_MUX[7]~17_combout ),
	.datac(!\MUX|saida_MUX[4]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[5]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX1|saida7seg[3]~3 .lut_mask = 64'h4848484825252525;
defparam \showHEX1|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N51
cyclonev_lcell_comb \MUX|saida_MUX[4]~20 (
// Equation(s):
// \MUX|saida_MUX[4]~20_combout  = ( \SW[1]~input_o  & ( \SW[0]~input_o  & ( \processador|FD|muxULAram|saida_MUX[4]~14_combout  ) ) ) # ( !\SW[1]~input_o  & ( \SW[0]~input_o  & ( \processador|FD|saidaULA_final[4]~16_combout  ) ) ) # ( \SW[1]~input_o  & ( 
// !\SW[0]~input_o  & ( \processador|FD|muxULAram|saida_MUX[4]~14_combout  ) ) ) # ( !\SW[1]~input_o  & ( !\SW[0]~input_o  & ( \processador|FD|muxULAram|saida_MUX[4]~14_combout  ) ) )

	.dataa(!\processador|FD|saidaULA_final[4]~16_combout ),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datad(gnd),
	.datae(!\SW[1]~input_o ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[4]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[4]~20 .extended_lut = "off";
defparam \MUX|saida_MUX[4]~20 .lut_mask = 64'h0F0F0F0F55550F0F;
defparam \MUX|saida_MUX[4]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N54
cyclonev_lcell_comb \showHEX1|saida7seg[4]~4 (
// Equation(s):
// \showHEX1|saida7seg[4]~4_combout  = ( \MUX|saida_MUX[6]~19_combout  & ( \MUX|saida_MUX[4]~20_combout  & ( (!\MUX|saida_MUX[7]~17_combout  & ((!\MUX|Equal2~0_combout ) # ((!\MUX|saida_MUX[5]~18_combout ) # 
// (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q )))) ) ) ) # ( !\MUX|saida_MUX[6]~19_combout  & ( \MUX|saida_MUX[4]~20_combout  & ( (!\MUX|Equal2~0_combout  & ((!\MUX|saida_MUX[7]~17_combout ) # ((!\MUX|saida_MUX[5]~18_combout )))) # 
// (\MUX|Equal2~0_combout  & (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & ((!\MUX|saida_MUX[7]~17_combout ) # (!\MUX|saida_MUX[5]~18_combout )))) ) ) ) # ( \MUX|saida_MUX[6]~19_combout  & ( !\MUX|saida_MUX[4]~20_combout  & ( 
// (!\MUX|saida_MUX[7]~17_combout  & ((!\MUX|saida_MUX[5]~18_combout ) # ((\MUX|Equal2~0_combout  & \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q )))) ) ) ) # ( !\MUX|saida_MUX[6]~19_combout  & ( !\MUX|saida_MUX[4]~20_combout  & ( 
// (\MUX|Equal2~0_combout  & (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & ((!\MUX|saida_MUX[7]~17_combout ) # (!\MUX|saida_MUX[5]~18_combout )))) ) ) )

	.dataa(!\MUX|Equal2~0_combout ),
	.datab(!\MUX|saida_MUX[7]~17_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\MUX|saida_MUX[5]~18_combout ),
	.datae(!\MUX|saida_MUX[6]~19_combout ),
	.dataf(!\MUX|saida_MUX[4]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX1|saida7seg[4]~4 .lut_mask = 64'h0504CC04AF8CCC8C;
defparam \showHEX1|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N0
cyclonev_lcell_comb \MUX|saida_MUX[7]~21 (
// Equation(s):
// \MUX|saida_MUX[7]~21_combout  = ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & (\processador|FD|saidaULA_final[7]~17_combout )) # (\SW[1]~input_o  & ((\processador|FD|muxULAram|saida_MUX[7]~15_combout ))) ) ) # ( !\SW[0]~input_o  & ( 
// \processador|FD|muxULAram|saida_MUX[7]~15_combout  ) )

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|saidaULA_final[7]~17_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[7]~21 .extended_lut = "off";
defparam \MUX|saida_MUX[7]~21 .lut_mask = 64'h00FF00FF0C3F0C3F;
defparam \MUX|saida_MUX[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N6
cyclonev_lcell_comb \showHEX1|saida7seg[5]~5 (
// Equation(s):
// \showHEX1|saida7seg[5]~5_combout  = ( \MUX|Equal2~0_combout  & ( \MUX|saida_MUX[6]~19_combout  & ( (\MUX|saida_MUX[4]~16_combout  & (!\MUX|saida_MUX[5]~18_combout  $ (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ))) ) ) ) # ( 
// !\MUX|Equal2~0_combout  & ( \MUX|saida_MUX[6]~19_combout  & ( (\MUX|saida_MUX[4]~16_combout  & (!\MUX|saida_MUX[5]~18_combout  $ (!\MUX|saida_MUX[7]~21_combout ))) ) ) ) # ( \MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[6]~19_combout  & ( 
// (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & ((\MUX|saida_MUX[5]~18_combout ) # (\MUX|saida_MUX[4]~16_combout ))) ) ) ) # ( !\MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[6]~19_combout  & ( (!\MUX|saida_MUX[7]~21_combout  & 
// ((\MUX|saida_MUX[5]~18_combout ) # (\MUX|saida_MUX[4]~16_combout ))) ) ) )

	.dataa(!\MUX|saida_MUX[4]~16_combout ),
	.datab(!\MUX|saida_MUX[5]~18_combout ),
	.datac(!\MUX|saida_MUX[7]~21_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datae(!\MUX|Equal2~0_combout ),
	.dataf(!\MUX|saida_MUX[6]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX1|saida7seg[5]~5 .lut_mask = 64'h7070770014141144;
defparam \showHEX1|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N15
cyclonev_lcell_comb \showHEX1|saida7seg[6]~6 (
// Equation(s):
// \showHEX1|saida7seg[6]~6_combout  = ( \MUX|saida_MUX[5]~18_combout  & ( (\MUX|saida_MUX[6]~19_combout  & (!\MUX|saida_MUX[7]~17_combout  & \MUX|saida_MUX[4]~16_combout )) ) ) # ( !\MUX|saida_MUX[5]~18_combout  & ( (!\MUX|saida_MUX[6]~19_combout  & 
// (!\MUX|saida_MUX[7]~17_combout )) # (\MUX|saida_MUX[6]~19_combout  & (\MUX|saida_MUX[7]~17_combout  & !\MUX|saida_MUX[4]~16_combout )) ) )

	.dataa(!\MUX|saida_MUX[6]~19_combout ),
	.datab(gnd),
	.datac(!\MUX|saida_MUX[7]~17_combout ),
	.datad(!\MUX|saida_MUX[4]~16_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[5]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX1|saida7seg[6]~6 .lut_mask = 64'hA5A0A5A000500050;
defparam \showHEX1|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N3
cyclonev_lcell_comb \MUX|saida_MUX[10]~22 (
// Equation(s):
// \MUX|saida_MUX[10]~22_combout  = ( \processador|FD|saidaULA_final[10]~19_combout  & ( \SW[1]~input_o  & ( \processador|FD|muxULAram|saida_MUX[10]~17_combout  ) ) ) # ( !\processador|FD|saidaULA_final[10]~19_combout  & ( \SW[1]~input_o  & ( 
// \processador|FD|muxULAram|saida_MUX[10]~17_combout  ) ) ) # ( \processador|FD|saidaULA_final[10]~19_combout  & ( !\SW[1]~input_o  & ( (\processador|FD|muxULAram|saida_MUX[10]~17_combout ) # (\SW[0]~input_o ) ) ) ) # ( 
// !\processador|FD|saidaULA_final[10]~19_combout  & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & \processador|FD|muxULAram|saida_MUX[10]~17_combout ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datad(gnd),
	.datae(!\processador|FD|saidaULA_final[10]~19_combout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[10]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[10]~22 .extended_lut = "off";
defparam \MUX|saida_MUX[10]~22 .lut_mask = 64'h0A0A5F5F0F0F0F0F;
defparam \MUX|saida_MUX[10]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N42
cyclonev_lcell_comb \MUX|saida_MUX[9]~25 (
// Equation(s):
// \MUX|saida_MUX[9]~25_combout  = ( \processador|FD|muxULAram|saida_MUX[9]~20_combout  & ( \SW[0]~input_o  & ( (\SW[1]~input_o ) # (\processador|FD|saidaULA_final[9]~22_combout ) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[9]~20_combout  & ( 
// \SW[0]~input_o  & ( (\processador|FD|saidaULA_final[9]~22_combout  & !\SW[1]~input_o ) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[9]~20_combout  & ( !\SW[0]~input_o  & ( (\SW[1]~input_o ) # (\processador|FD|fetchInstruction|PC|DOUT [9]) ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[9]~20_combout  & ( !\SW[0]~input_o  & ( (\processador|FD|fetchInstruction|PC|DOUT [9] & !\SW[1]~input_o ) ) ) )

	.dataa(!\processador|FD|saidaULA_final[9]~22_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [9]),
	.datac(gnd),
	.datad(!\SW[1]~input_o ),
	.datae(!\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[9]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[9]~25 .extended_lut = "off";
defparam \MUX|saida_MUX[9]~25 .lut_mask = 64'h330033FF550055FF;
defparam \MUX|saida_MUX[9]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N30
cyclonev_lcell_comb \MUX|saida_MUX[11]~24 (
// Equation(s):
// \MUX|saida_MUX[11]~24_combout  = ( \processador|FD|saidaULA_final[11]~21_combout  & ( (!\SW[1]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT [11])) # (\SW[0]~input_o ))) # (\SW[1]~input_o  & (((\processador|FD|muxULAram|saida_MUX[11]~19_combout 
// )))) ) ) # ( !\processador|FD|saidaULA_final[11]~21_combout  & ( (!\SW[1]~input_o  & (!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [11]))) # (\SW[1]~input_o  & (((\processador|FD|muxULAram|saida_MUX[11]~19_combout )))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [11]),
	.datad(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|saidaULA_final[11]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[11]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[11]~24 .extended_lut = "off";
defparam \MUX|saida_MUX[11]~24 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \MUX|saida_MUX[11]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N33
cyclonev_lcell_comb \MUX|saida_MUX[8]~23 (
// Equation(s):
// \MUX|saida_MUX[8]~23_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [8] & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ) # ((\processador|FD|saidaULA_final[8]~20_combout )))) # (\SW[1]~input_o  & (((\processador|FD|muxULAram|saida_MUX[8]~18_combout )))) 
// ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [8] & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\processador|FD|saidaULA_final[8]~20_combout ))) # (\SW[1]~input_o  & (((\processador|FD|muxULAram|saida_MUX[8]~18_combout )))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|saidaULA_final[8]~20_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[8]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[8]~23 .extended_lut = "off";
defparam \MUX|saida_MUX[8]~23 .lut_mask = 64'h025702578ADF8ADF;
defparam \MUX|saida_MUX[8]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N48
cyclonev_lcell_comb \showHEX2|saida7seg[0]~0 (
// Equation(s):
// \showHEX2|saida7seg[0]~0_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [10] & ( \MUX|Equal2~0_combout  & ( (!\MUX|saida_MUX[9]~25_combout  & (!\MUX|saida_MUX[11]~24_combout  $ (\MUX|saida_MUX[8]~23_combout ))) ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT [10] & ( \MUX|Equal2~0_combout  & ( (\MUX|saida_MUX[8]~23_combout  & (!\MUX|saida_MUX[9]~25_combout  $ (\MUX|saida_MUX[11]~24_combout ))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [10] & ( 
// !\MUX|Equal2~0_combout  & ( (!\MUX|saida_MUX[10]~22_combout  & (\MUX|saida_MUX[8]~23_combout  & (!\MUX|saida_MUX[9]~25_combout  $ (\MUX|saida_MUX[11]~24_combout )))) # (\MUX|saida_MUX[10]~22_combout  & (!\MUX|saida_MUX[9]~25_combout  & 
// (!\MUX|saida_MUX[11]~24_combout  $ (\MUX|saida_MUX[8]~23_combout )))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [10] & ( !\MUX|Equal2~0_combout  & ( (!\MUX|saida_MUX[10]~22_combout  & (\MUX|saida_MUX[8]~23_combout  & 
// (!\MUX|saida_MUX[9]~25_combout  $ (\MUX|saida_MUX[11]~24_combout )))) # (\MUX|saida_MUX[10]~22_combout  & (!\MUX|saida_MUX[9]~25_combout  & (!\MUX|saida_MUX[11]~24_combout  $ (\MUX|saida_MUX[8]~23_combout )))) ) ) )

	.dataa(!\MUX|saida_MUX[10]~22_combout ),
	.datab(!\MUX|saida_MUX[9]~25_combout ),
	.datac(!\MUX|saida_MUX[11]~24_combout ),
	.datad(!\MUX|saida_MUX[8]~23_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [10]),
	.dataf(!\MUX|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX2|saida7seg[0]~0 .lut_mask = 64'h4086408600C3C00C;
defparam \showHEX2|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N9
cyclonev_lcell_comb \MUX|saida_MUX[10]~26 (
// Equation(s):
// \MUX|saida_MUX[10]~26_combout  = ( \processador|FD|saidaULA_final[10]~19_combout  & ( \processador|FD|muxULAram|saida_MUX[10]~17_combout  & ( ((\SW[0]~input_o ) # (\processador|FD|fetchInstruction|PC|DOUT [10])) # (\SW[1]~input_o ) ) ) ) # ( 
// !\processador|FD|saidaULA_final[10]~19_combout  & ( \processador|FD|muxULAram|saida_MUX[10]~17_combout  & ( ((\processador|FD|fetchInstruction|PC|DOUT [10] & !\SW[0]~input_o )) # (\SW[1]~input_o ) ) ) ) # ( \processador|FD|saidaULA_final[10]~19_combout  & 
// ( !\processador|FD|muxULAram|saida_MUX[10]~17_combout  & ( (!\SW[1]~input_o  & ((\SW[0]~input_o ) # (\processador|FD|fetchInstruction|PC|DOUT [10]))) ) ) ) # ( !\processador|FD|saidaULA_final[10]~19_combout  & ( 
// !\processador|FD|muxULAram|saida_MUX[10]~17_combout  & ( (!\SW[1]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [10] & !\SW[0]~input_o )) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [10]),
	.datad(!\SW[0]~input_o ),
	.datae(!\processador|FD|saidaULA_final[10]~19_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[10]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[10]~26 .extended_lut = "off";
defparam \MUX|saida_MUX[10]~26 .lut_mask = 64'h0A000AAA5F555FFF;
defparam \MUX|saida_MUX[10]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N27
cyclonev_lcell_comb \showHEX2|saida7seg[1]~1 (
// Equation(s):
// \showHEX2|saida7seg[1]~1_combout  = ( \MUX|saida_MUX[10]~26_combout  & ( (!\MUX|saida_MUX[8]~23_combout  & ((\MUX|saida_MUX[9]~25_combout ) # (\MUX|saida_MUX[11]~24_combout ))) # (\MUX|saida_MUX[8]~23_combout  & (!\MUX|saida_MUX[11]~24_combout  $ 
// (\MUX|saida_MUX[9]~25_combout ))) ) ) # ( !\MUX|saida_MUX[10]~26_combout  & ( (\MUX|saida_MUX[8]~23_combout  & (\MUX|saida_MUX[11]~24_combout  & \MUX|saida_MUX[9]~25_combout )) ) )

	.dataa(!\MUX|saida_MUX[8]~23_combout ),
	.datab(gnd),
	.datac(!\MUX|saida_MUX[11]~24_combout ),
	.datad(!\MUX|saida_MUX[9]~25_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[10]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX2|saida7seg[1]~1 .lut_mask = 64'h000500055AAF5AAF;
defparam \showHEX2|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N42
cyclonev_lcell_comb \showHEX2|saida7seg[2]~2 (
// Equation(s):
// \showHEX2|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[11]~24_combout  & ( (\MUX|saida_MUX[10]~26_combout  & ((!\MUX|saida_MUX[8]~23_combout ) # (\MUX|saida_MUX[9]~25_combout ))) ) ) # ( !\MUX|saida_MUX[11]~24_combout  & ( (!\MUX|saida_MUX[8]~23_combout  & 
// (!\MUX|saida_MUX[10]~26_combout  & \MUX|saida_MUX[9]~25_combout )) ) )

	.dataa(!\MUX|saida_MUX[8]~23_combout ),
	.datab(!\MUX|saida_MUX[10]~26_combout ),
	.datac(gnd),
	.datad(!\MUX|saida_MUX[9]~25_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[11]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX2|saida7seg[2]~2 .lut_mask = 64'h0088008822332233;
defparam \showHEX2|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N45
cyclonev_lcell_comb \showHEX2|saida7seg[3]~3 (
// Equation(s):
// \showHEX2|saida7seg[3]~3_combout  = (!\MUX|saida_MUX[9]~25_combout  & (!\MUX|saida_MUX[11]~24_combout  & (!\MUX|saida_MUX[8]~23_combout  $ (!\MUX|saida_MUX[10]~26_combout )))) # (\MUX|saida_MUX[9]~25_combout  & ((!\MUX|saida_MUX[8]~23_combout  & 
// (!\MUX|saida_MUX[10]~26_combout  & \MUX|saida_MUX[11]~24_combout )) # (\MUX|saida_MUX[8]~23_combout  & (\MUX|saida_MUX[10]~26_combout ))))

	.dataa(!\MUX|saida_MUX[8]~23_combout ),
	.datab(!\MUX|saida_MUX[10]~26_combout ),
	.datac(!\MUX|saida_MUX[11]~24_combout ),
	.datad(!\MUX|saida_MUX[9]~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX2|saida7seg[3]~3 .lut_mask = 64'h6019601960196019;
defparam \showHEX2|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N12
cyclonev_lcell_comb \MUX|saida_MUX[8]~27 (
// Equation(s):
// \MUX|saida_MUX[8]~27_combout  = ( \SW[1]~input_o  & ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  ) ) # ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (\processador|FD|muxULAram|saida_MUX[8]~18_combout )) # (\SW[0]~input_o  & 
// ((\processador|FD|saidaULA_final[8]~20_combout ))) ) )

	.dataa(gnd),
	.datab(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\processador|FD|saidaULA_final[8]~20_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[8]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[8]~27 .extended_lut = "off";
defparam \MUX|saida_MUX[8]~27 .lut_mask = 64'h303F3333303F3333;
defparam \MUX|saida_MUX[8]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N54
cyclonev_lcell_comb \showHEX2|saida7seg[4]~4 (
// Equation(s):
// \showHEX2|saida7seg[4]~4_combout  = ( \MUX|saida_MUX[9]~25_combout  & ( \MUX|saida_MUX[10]~26_combout  & ( (!\MUX|saida_MUX[11]~24_combout  & ((!\MUX|Equal2~0_combout  & (\MUX|saida_MUX[8]~27_combout )) # (\MUX|Equal2~0_combout  & 
// ((\processador|FD|fetchInstruction|PC|DOUT [8]))))) ) ) ) # ( !\MUX|saida_MUX[9]~25_combout  & ( \MUX|saida_MUX[10]~26_combout  & ( !\MUX|saida_MUX[11]~24_combout  ) ) ) # ( \MUX|saida_MUX[9]~25_combout  & ( !\MUX|saida_MUX[10]~26_combout  & ( 
// (!\MUX|saida_MUX[11]~24_combout  & ((!\MUX|Equal2~0_combout  & (\MUX|saida_MUX[8]~27_combout )) # (\MUX|Equal2~0_combout  & ((\processador|FD|fetchInstruction|PC|DOUT [8]))))) ) ) ) # ( !\MUX|saida_MUX[9]~25_combout  & ( !\MUX|saida_MUX[10]~26_combout  & 
// ( (!\MUX|Equal2~0_combout  & (\MUX|saida_MUX[8]~27_combout )) # (\MUX|Equal2~0_combout  & ((\processador|FD|fetchInstruction|PC|DOUT [8]))) ) ) )

	.dataa(!\MUX|Equal2~0_combout ),
	.datab(!\MUX|saida_MUX[8]~27_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [8]),
	.datad(!\MUX|saida_MUX[11]~24_combout ),
	.datae(!\MUX|saida_MUX[9]~25_combout ),
	.dataf(!\MUX|saida_MUX[10]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX2|saida7seg[4]~4 .lut_mask = 64'h27272700FF002700;
defparam \showHEX2|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N21
cyclonev_lcell_comb \MUX|saida_MUX[11]~28 (
// Equation(s):
// \MUX|saida_MUX[11]~28_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  & ( ((!\SW[0]~input_o ) # (\processador|FD|saidaULA_final[11]~21_combout )) # (\SW[1]~input_o ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[11]~19_combout  & ( 
// (!\SW[1]~input_o  & (\SW[0]~input_o  & \processador|FD|saidaULA_final[11]~21_combout )) ) )

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\processador|FD|saidaULA_final[11]~21_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[11]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[11]~28 .extended_lut = "off";
defparam \MUX|saida_MUX[11]~28 .lut_mask = 64'h000C000CF3FFF3FF;
defparam \MUX|saida_MUX[11]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N36
cyclonev_lcell_comb \showHEX2|saida7seg[5]~5 (
// Equation(s):
// \showHEX2|saida7seg[5]~5_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [11] & ( \MUX|Equal2~0_combout  & ( (\MUX|saida_MUX[10]~26_combout  & (\MUX|saida_MUX[8]~23_combout  & !\MUX|saida_MUX[9]~25_combout )) ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT [11] & ( \MUX|Equal2~0_combout  & ( (!\MUX|saida_MUX[10]~26_combout  & ((\MUX|saida_MUX[9]~25_combout ) # (\MUX|saida_MUX[8]~23_combout ))) # (\MUX|saida_MUX[10]~26_combout  & (\MUX|saida_MUX[8]~23_combout  & 
// \MUX|saida_MUX[9]~25_combout )) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [11] & ( !\MUX|Equal2~0_combout  & ( (!\MUX|saida_MUX[10]~26_combout  & (!\MUX|saida_MUX[11]~28_combout  & ((\MUX|saida_MUX[9]~25_combout ) # (\MUX|saida_MUX[8]~23_combout 
// )))) # (\MUX|saida_MUX[10]~26_combout  & (\MUX|saida_MUX[8]~23_combout  & (!\MUX|saida_MUX[11]~28_combout  $ (!\MUX|saida_MUX[9]~25_combout )))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [11] & ( !\MUX|Equal2~0_combout  & ( 
// (!\MUX|saida_MUX[10]~26_combout  & (!\MUX|saida_MUX[11]~28_combout  & ((\MUX|saida_MUX[9]~25_combout ) # (\MUX|saida_MUX[8]~23_combout )))) # (\MUX|saida_MUX[10]~26_combout  & (\MUX|saida_MUX[8]~23_combout  & (!\MUX|saida_MUX[11]~28_combout  $ 
// (!\MUX|saida_MUX[9]~25_combout )))) ) ) )

	.dataa(!\MUX|saida_MUX[11]~28_combout ),
	.datab(!\MUX|saida_MUX[10]~26_combout ),
	.datac(!\MUX|saida_MUX[8]~23_combout ),
	.datad(!\MUX|saida_MUX[9]~25_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [11]),
	.dataf(!\MUX|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX2|saida7seg[5]~5 .lut_mask = 64'h098A098A0CCF0300;
defparam \showHEX2|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N24
cyclonev_lcell_comb \showHEX2|saida7seg[6]~6 (
// Equation(s):
// \showHEX2|saida7seg[6]~6_combout  = ( \MUX|saida_MUX[11]~24_combout  & ( (!\MUX|saida_MUX[8]~23_combout  & (\MUX|saida_MUX[10]~26_combout  & !\MUX|saida_MUX[9]~25_combout )) ) ) # ( !\MUX|saida_MUX[11]~24_combout  & ( (!\MUX|saida_MUX[10]~26_combout  & 
// ((!\MUX|saida_MUX[9]~25_combout ))) # (\MUX|saida_MUX[10]~26_combout  & (\MUX|saida_MUX[8]~23_combout  & \MUX|saida_MUX[9]~25_combout )) ) )

	.dataa(!\MUX|saida_MUX[8]~23_combout ),
	.datab(!\MUX|saida_MUX[10]~26_combout ),
	.datac(gnd),
	.datad(!\MUX|saida_MUX[9]~25_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[11]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX2|saida7seg[6]~6 .lut_mask = 64'hCC11CC1122002200;
defparam \showHEX2|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N36
cyclonev_lcell_comb \MUX|saida_MUX[14]~29 (
// Equation(s):
// \MUX|saida_MUX[14]~29_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  & ( ((!\SW[0]~input_o ) # (\processador|FD|saidaULA_final[14]~23_combout )) # (\SW[1]~input_o ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[14]~21_combout  & ( 
// (!\SW[1]~input_o  & (\processador|FD|saidaULA_final[14]~23_combout  & \SW[0]~input_o )) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\processador|FD|saidaULA_final[14]~23_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[14]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[14]~29 .extended_lut = "off";
defparam \MUX|saida_MUX[14]~29 .lut_mask = 64'h0202F7F70202F7F7;
defparam \MUX|saida_MUX[14]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N13
dffeas \processador|FD|fetchInstruction|PC|DOUT[15]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[15]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N33
cyclonev_lcell_comb \MUX|saida_MUX[15]~31 (
// Equation(s):
// \MUX|saida_MUX[15]~31_combout  = ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & ((\processador|FD|saidaULA_final[15]~25_combout ))) # (\SW[1]~input_o  & (\processador|FD|muxULAram|saida_MUX[15]~23_combout )) ) ) # ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & 
// ((\processador|FD|fetchInstruction|PC|DOUT[15]~DUPLICATE_q ))) # (\SW[1]~input_o  & (\processador|FD|muxULAram|saida_MUX[15]~23_combout )) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[15]~DUPLICATE_q ),
	.datac(!\processador|FD|saidaULA_final[15]~25_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[15]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[15]~31 .extended_lut = "off";
defparam \MUX|saida_MUX[15]~31 .lut_mask = 64'h335533550F550F55;
defparam \MUX|saida_MUX[15]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N6
cyclonev_lcell_comb \MUX|saida_MUX[13]~32 (
// Equation(s):
// \MUX|saida_MUX[13]~32_combout  = ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & (\processador|FD|saidaULA_final[13]~26_combout )) # (\SW[1]~input_o  & ((\processador|FD|muxULAram|saida_MUX[13]~24_combout ))) ) ) # ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & 
// (\processador|FD|fetchInstruction|PC|DOUT [13])) # (\SW[1]~input_o  & ((\processador|FD|muxULAram|saida_MUX[13]~24_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [13]),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|saidaULA_final[13]~26_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[13]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[13]~32 .extended_lut = "off";
defparam \MUX|saida_MUX[13]~32 .lut_mask = 64'h447744770C3F0C3F;
defparam \MUX|saida_MUX[13]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N12
cyclonev_lcell_comb \MUX|saida_MUX[12]~30 (
// Equation(s):
// \MUX|saida_MUX[12]~30_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [12] & ( \processador|FD|saidaULA_final[12]~24_combout  & ( (!\SW[1]~input_o ) # (\processador|FD|muxULAram|saida_MUX[12]~22_combout ) ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT [12] & ( \processador|FD|saidaULA_final[12]~24_combout  & ( (!\SW[1]~input_o  & ((\SW[0]~input_o ))) # (\SW[1]~input_o  & (\processador|FD|muxULAram|saida_MUX[12]~22_combout )) ) ) ) # ( 
// \processador|FD|fetchInstruction|PC|DOUT [12] & ( !\processador|FD|saidaULA_final[12]~24_combout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ))) # (\SW[1]~input_o  & (\processador|FD|muxULAram|saida_MUX[12]~22_combout )) ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT [12] & ( !\processador|FD|saidaULA_final[12]~24_combout  & ( (\processador|FD|muxULAram|saida_MUX[12]~22_combout  & \SW[1]~input_o ) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [12]),
	.dataf(!\processador|FD|saidaULA_final[12]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[12]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[12]~30 .extended_lut = "off";
defparam \MUX|saida_MUX[12]~30 .lut_mask = 64'h1111D1D11D1DDDDD;
defparam \MUX|saida_MUX[12]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N36
cyclonev_lcell_comb \showHEX3|saida7seg[0]~0 (
// Equation(s):
// \showHEX3|saida7seg[0]~0_combout  = ( \MUX|saida_MUX[13]~32_combout  & ( \MUX|saida_MUX[12]~30_combout  & ( (\MUX|saida_MUX[15]~31_combout  & ((!\MUX|Equal2~0_combout  & (!\MUX|saida_MUX[14]~29_combout )) # (\MUX|Equal2~0_combout  & 
// ((!\processador|FD|fetchInstruction|PC|DOUT [14]))))) ) ) ) # ( !\MUX|saida_MUX[13]~32_combout  & ( \MUX|saida_MUX[12]~30_combout  & ( !\MUX|saida_MUX[15]~31_combout  $ (((!\MUX|Equal2~0_combout  & (\MUX|saida_MUX[14]~29_combout )) # 
// (\MUX|Equal2~0_combout  & ((\processador|FD|fetchInstruction|PC|DOUT [14]))))) ) ) ) # ( !\MUX|saida_MUX[13]~32_combout  & ( !\MUX|saida_MUX[12]~30_combout  & ( (!\MUX|saida_MUX[15]~31_combout  & ((!\MUX|Equal2~0_combout  & (\MUX|saida_MUX[14]~29_combout 
// )) # (\MUX|Equal2~0_combout  & ((\processador|FD|fetchInstruction|PC|DOUT [14]))))) ) ) )

	.dataa(!\MUX|Equal2~0_combout ),
	.datab(!\MUX|saida_MUX[14]~29_combout ),
	.datac(!\MUX|saida_MUX[15]~31_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [14]),
	.datae(!\MUX|saida_MUX[13]~32_combout ),
	.dataf(!\MUX|saida_MUX[12]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX3|saida7seg[0]~0 .lut_mask = 64'h20700000D2870D08;
defparam \showHEX3|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N42
cyclonev_lcell_comb \MUX|saida_MUX[14]~33 (
// Equation(s):
// \MUX|saida_MUX[14]~33_combout  = ( \processador|FD|saidaULA_final[14]~23_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [14] & ( (!\SW[1]~input_o ) # (\processador|FD|muxULAram|saida_MUX[14]~21_combout ) ) ) ) # ( 
// !\processador|FD|saidaULA_final[14]~23_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [14] & ( (!\SW[1]~input_o  & (!\SW[0]~input_o )) # (\SW[1]~input_o  & ((\processador|FD|muxULAram|saida_MUX[14]~21_combout ))) ) ) ) # ( 
// \processador|FD|saidaULA_final[14]~23_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT [14] & ( (!\SW[1]~input_o  & (\SW[0]~input_o )) # (\SW[1]~input_o  & ((\processador|FD|muxULAram|saida_MUX[14]~21_combout ))) ) ) ) # ( 
// !\processador|FD|saidaULA_final[14]~23_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT [14] & ( (\processador|FD|muxULAram|saida_MUX[14]~21_combout  & \SW[1]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\processador|FD|saidaULA_final[14]~23_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[14]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[14]~33 .extended_lut = "off";
defparam \MUX|saida_MUX[14]~33 .lut_mask = 64'h03035353A3A3F3F3;
defparam \MUX|saida_MUX[14]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N27
cyclonev_lcell_comb \showHEX3|saida7seg[1]~1 (
// Equation(s):
// \showHEX3|saida7seg[1]~1_combout  = ( \MUX|saida_MUX[14]~33_combout  & ( (!\MUX|saida_MUX[15]~31_combout  & (!\MUX|saida_MUX[12]~30_combout  $ (!\MUX|saida_MUX[13]~32_combout ))) # (\MUX|saida_MUX[15]~31_combout  & ((!\MUX|saida_MUX[12]~30_combout ) # 
// (\MUX|saida_MUX[13]~32_combout ))) ) ) # ( !\MUX|saida_MUX[14]~33_combout  & ( (\MUX|saida_MUX[15]~31_combout  & (\MUX|saida_MUX[12]~30_combout  & \MUX|saida_MUX[13]~32_combout )) ) )

	.dataa(!\MUX|saida_MUX[15]~31_combout ),
	.datab(gnd),
	.datac(!\MUX|saida_MUX[12]~30_combout ),
	.datad(!\MUX|saida_MUX[13]~32_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[14]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX3|saida7seg[1]~1 .lut_mask = 64'h000500055AF55AF5;
defparam \showHEX3|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N57
cyclonev_lcell_comb \showHEX3|saida7seg[2]~2 (
// Equation(s):
// \showHEX3|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[13]~32_combout  & ( (!\MUX|saida_MUX[15]~31_combout  & (!\MUX|saida_MUX[12]~30_combout  & !\MUX|saida_MUX[14]~33_combout )) # (\MUX|saida_MUX[15]~31_combout  & ((\MUX|saida_MUX[14]~33_combout ))) ) ) # 
// ( !\MUX|saida_MUX[13]~32_combout  & ( (\MUX|saida_MUX[15]~31_combout  & (!\MUX|saida_MUX[12]~30_combout  & \MUX|saida_MUX[14]~33_combout )) ) )

	.dataa(!\MUX|saida_MUX[15]~31_combout ),
	.datab(!\MUX|saida_MUX[12]~30_combout ),
	.datac(!\MUX|saida_MUX[14]~33_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[13]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX3|saida7seg[2]~2 .lut_mask = 64'h0404040485858585;
defparam \showHEX3|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N54
cyclonev_lcell_comb \showHEX3|saida7seg[3]~3 (
// Equation(s):
// \showHEX3|saida7seg[3]~3_combout  = ( \MUX|saida_MUX[14]~33_combout  & ( (!\MUX|saida_MUX[12]~30_combout  & (!\MUX|saida_MUX[15]~31_combout  & !\MUX|saida_MUX[13]~32_combout )) # (\MUX|saida_MUX[12]~30_combout  & ((\MUX|saida_MUX[13]~32_combout ))) ) ) # 
// ( !\MUX|saida_MUX[14]~33_combout  & ( (!\MUX|saida_MUX[12]~30_combout  & (\MUX|saida_MUX[15]~31_combout  & \MUX|saida_MUX[13]~32_combout )) # (\MUX|saida_MUX[12]~30_combout  & (!\MUX|saida_MUX[15]~31_combout  & !\MUX|saida_MUX[13]~32_combout )) ) )

	.dataa(gnd),
	.datab(!\MUX|saida_MUX[12]~30_combout ),
	.datac(!\MUX|saida_MUX[15]~31_combout ),
	.datad(!\MUX|saida_MUX[13]~32_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[14]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX3|saida7seg[3]~3 .lut_mask = 64'h300C300CC033C033;
defparam \showHEX3|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N51
cyclonev_lcell_comb \MUX|saida_MUX[12]~34 (
// Equation(s):
// \MUX|saida_MUX[12]~34_combout  = ( \SW[0]~input_o  & ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  & ( (\processador|FD|saidaULA_final[12]~24_combout ) # (\SW[1]~input_o ) ) ) ) # ( !\SW[0]~input_o  & ( 
// \processador|FD|muxULAram|saida_MUX[12]~22_combout  ) ) # ( \SW[0]~input_o  & ( !\processador|FD|muxULAram|saida_MUX[12]~22_combout  & ( (!\SW[1]~input_o  & \processador|FD|saidaULA_final[12]~24_combout ) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|saidaULA_final[12]~24_combout ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[12]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[12]~34 .extended_lut = "off";
defparam \MUX|saida_MUX[12]~34 .lut_mask = 64'h000000AAFFFF55FF;
defparam \MUX|saida_MUX[12]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N48
cyclonev_lcell_comb \showHEX3|saida7seg[4]~4 (
// Equation(s):
// \showHEX3|saida7seg[4]~4_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [12] & ( \MUX|saida_MUX[14]~33_combout  & ( (!\MUX|saida_MUX[15]~31_combout  & (((!\MUX|saida_MUX[13]~32_combout ) # (\MUX|saida_MUX[12]~34_combout )) # (\MUX|Equal2~0_combout 
// ))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [12] & ( \MUX|saida_MUX[14]~33_combout  & ( (!\MUX|saida_MUX[15]~31_combout  & ((!\MUX|saida_MUX[13]~32_combout ) # ((!\MUX|Equal2~0_combout  & \MUX|saida_MUX[12]~34_combout )))) ) ) ) # ( 
// \processador|FD|fetchInstruction|PC|DOUT [12] & ( !\MUX|saida_MUX[14]~33_combout  & ( (!\MUX|Equal2~0_combout  & (\MUX|saida_MUX[12]~34_combout  & ((!\MUX|saida_MUX[13]~32_combout ) # (!\MUX|saida_MUX[15]~31_combout )))) # (\MUX|Equal2~0_combout  & 
// ((!\MUX|saida_MUX[13]~32_combout ) # ((!\MUX|saida_MUX[15]~31_combout )))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [12] & ( !\MUX|saida_MUX[14]~33_combout  & ( (!\MUX|Equal2~0_combout  & (\MUX|saida_MUX[12]~34_combout  & 
// ((!\MUX|saida_MUX[13]~32_combout ) # (!\MUX|saida_MUX[15]~31_combout )))) ) ) )

	.dataa(!\MUX|Equal2~0_combout ),
	.datab(!\MUX|saida_MUX[13]~32_combout ),
	.datac(!\MUX|saida_MUX[15]~31_combout ),
	.datad(!\MUX|saida_MUX[12]~34_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [12]),
	.dataf(!\MUX|saida_MUX[14]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX3|saida7seg[4]~4 .lut_mask = 64'h00A854FCC0E0D0F0;
defparam \showHEX3|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N21
cyclonev_lcell_comb \MUX|saida_MUX[15]~35 (
// Equation(s):
// \MUX|saida_MUX[15]~35_combout  = ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & (\processador|FD|saidaULA_final[15]~25_combout )) # (\SW[1]~input_o  & ((\processador|FD|muxULAram|saida_MUX[15]~23_combout ))) ) ) # ( !\SW[0]~input_o  & ( 
// \processador|FD|muxULAram|saida_MUX[15]~23_combout  ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\processador|FD|saidaULA_final[15]~25_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[15]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[15]~35 .extended_lut = "off";
defparam \MUX|saida_MUX[15]~35 .lut_mask = 64'h0F0F0F0F27272727;
defparam \MUX|saida_MUX[15]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N0
cyclonev_lcell_comb \showHEX3|saida7seg[5]~5 (
// Equation(s):
// \showHEX3|saida7seg[5]~5_combout  = ( \MUX|saida_MUX[13]~32_combout  & ( \MUX|saida_MUX[14]~33_combout  & ( (\MUX|saida_MUX[12]~30_combout  & ((!\MUX|Equal2~0_combout  & (!\MUX|saida_MUX[15]~35_combout )) # (\MUX|Equal2~0_combout  & 
// ((!\processador|FD|fetchInstruction|PC|DOUT[15]~DUPLICATE_q ))))) ) ) ) # ( !\MUX|saida_MUX[13]~32_combout  & ( \MUX|saida_MUX[14]~33_combout  & ( (\MUX|saida_MUX[12]~30_combout  & ((!\MUX|Equal2~0_combout  & (\MUX|saida_MUX[15]~35_combout )) # 
// (\MUX|Equal2~0_combout  & ((\processador|FD|fetchInstruction|PC|DOUT[15]~DUPLICATE_q ))))) ) ) ) # ( \MUX|saida_MUX[13]~32_combout  & ( !\MUX|saida_MUX[14]~33_combout  & ( (!\MUX|Equal2~0_combout  & (!\MUX|saida_MUX[15]~35_combout )) # 
// (\MUX|Equal2~0_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[15]~DUPLICATE_q ))) ) ) ) # ( !\MUX|saida_MUX[13]~32_combout  & ( !\MUX|saida_MUX[14]~33_combout  & ( (\MUX|saida_MUX[12]~30_combout  & ((!\MUX|Equal2~0_combout  & 
// (!\MUX|saida_MUX[15]~35_combout )) # (\MUX|Equal2~0_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[15]~DUPLICATE_q ))))) ) ) )

	.dataa(!\MUX|saida_MUX[15]~35_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[15]~DUPLICATE_q ),
	.datac(!\MUX|Equal2~0_combout ),
	.datad(!\MUX|saida_MUX[12]~30_combout ),
	.datae(!\MUX|saida_MUX[13]~32_combout ),
	.dataf(!\MUX|saida_MUX[14]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX3|saida7seg[5]~5 .lut_mask = 64'h00ACACAC005300AC;
defparam \showHEX3|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N24
cyclonev_lcell_comb \showHEX3|saida7seg[6]~6 (
// Equation(s):
// \showHEX3|saida7seg[6]~6_combout  = ( \MUX|saida_MUX[14]~33_combout  & ( (!\MUX|saida_MUX[15]~31_combout  & (\MUX|saida_MUX[12]~30_combout  & \MUX|saida_MUX[13]~32_combout )) # (\MUX|saida_MUX[15]~31_combout  & (!\MUX|saida_MUX[12]~30_combout  & 
// !\MUX|saida_MUX[13]~32_combout )) ) ) # ( !\MUX|saida_MUX[14]~33_combout  & ( (!\MUX|saida_MUX[15]~31_combout  & !\MUX|saida_MUX[13]~32_combout ) ) )

	.dataa(!\MUX|saida_MUX[15]~31_combout ),
	.datab(!\MUX|saida_MUX[12]~30_combout ),
	.datac(!\MUX|saida_MUX[13]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[14]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX3|saida7seg[6]~6 .lut_mask = 64'hA0A0A0A042424242;
defparam \showHEX3|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N42
cyclonev_lcell_comb \MUX|saida_MUX[18]~36 (
// Equation(s):
// \MUX|saida_MUX[18]~36_combout  = ( \SW[1]~input_o  & ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  ) ) # ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((\processador|FD|muxULAram|saida_MUX[18]~25_combout ))) # (\SW[0]~input_o  & 
// (\processador|FD|saidaULA_final[18]~27_combout )) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\processador|FD|saidaULA_final[18]~27_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[18]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[18]~36 .extended_lut = "off";
defparam \MUX|saida_MUX[18]~36 .lut_mask = 64'h1B1B1B1B0F0F0F0F;
defparam \MUX|saida_MUX[18]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N45
cyclonev_lcell_comb \MUX|saida_MUX[19]~38 (
// Equation(s):
// \MUX|saida_MUX[19]~38_combout  = ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & ((\processador|FD|saidaULA_final[19]~29_combout ))) # (\SW[1]~input_o  & (\processador|FD|muxULAram|saida_MUX[19]~27_combout )) ) ) # ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & 
// (\processador|FD|fetchInstruction|PC|DOUT [19])) # (\SW[1]~input_o  & ((\processador|FD|muxULAram|saida_MUX[19]~27_combout ))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [19]),
	.datac(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datad(!\processador|FD|saidaULA_final[19]~29_combout ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[19]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[19]~38 .extended_lut = "off";
defparam \MUX|saida_MUX[19]~38 .lut_mask = 64'h2727272705AF05AF;
defparam \MUX|saida_MUX[19]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N27
cyclonev_lcell_comb \MUX|saida_MUX[17]~39 (
// Equation(s):
// \MUX|saida_MUX[17]~39_combout  = ( \processador|FD|saidaULA_final[17]~30_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [17] & ( (!\SW[1]~input_o ) # (\processador|FD|muxULAram|saida_MUX[17]~28_combout ) ) ) ) # ( 
// !\processador|FD|saidaULA_final[17]~30_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [17] & ( (!\SW[1]~input_o  & (!\SW[0]~input_o )) # (\SW[1]~input_o  & ((\processador|FD|muxULAram|saida_MUX[17]~28_combout ))) ) ) ) # ( 
// \processador|FD|saidaULA_final[17]~30_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT [17] & ( (!\SW[1]~input_o  & (\SW[0]~input_o )) # (\SW[1]~input_o  & ((\processador|FD|muxULAram|saida_MUX[17]~28_combout ))) ) ) ) # ( 
// !\processador|FD|saidaULA_final[17]~30_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT [17] & ( (\processador|FD|muxULAram|saida_MUX[17]~28_combout  & \SW[1]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\processador|FD|saidaULA_final[17]~30_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[17]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[17]~39 .extended_lut = "off";
defparam \MUX|saida_MUX[17]~39 .lut_mask = 64'h000F550FAA0FFF0F;
defparam \MUX|saida_MUX[17]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N9
cyclonev_lcell_comb \MUX|saida_MUX[16]~37 (
// Equation(s):
// \MUX|saida_MUX[16]~37_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  & ( ((!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [16])) # (\SW[0]~input_o  & ((\processador|FD|saidaULA_final[16]~28_combout )))) # (\SW[1]~input_o ) 
// ) ) # ( !\processador|FD|muxULAram|saida_MUX[16]~26_combout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [16])) # (\SW[0]~input_o  & ((\processador|FD|saidaULA_final[16]~28_combout ))))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [16]),
	.datad(!\processador|FD|saidaULA_final[16]~28_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[16]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[16]~37 .extended_lut = "off";
defparam \MUX|saida_MUX[16]~37 .lut_mask = 64'h084C3B7F084C3B7F;
defparam \MUX|saida_MUX[16]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N12
cyclonev_lcell_comb \showHEX4|saida7seg[0]~0 (
// Equation(s):
// \showHEX4|saida7seg[0]~0_combout  = ( \MUX|saida_MUX[17]~39_combout  & ( \MUX|saida_MUX[16]~37_combout  & ( (\MUX|saida_MUX[19]~38_combout  & ((!\MUX|Equal2~0_combout  & ((!\MUX|saida_MUX[18]~36_combout ))) # (\MUX|Equal2~0_combout  & 
// (!\processador|FD|fetchInstruction|PC|DOUT [18])))) ) ) ) # ( !\MUX|saida_MUX[17]~39_combout  & ( \MUX|saida_MUX[16]~37_combout  & ( !\MUX|saida_MUX[19]~38_combout  $ (((!\MUX|Equal2~0_combout  & ((\MUX|saida_MUX[18]~36_combout ))) # 
// (\MUX|Equal2~0_combout  & (\processador|FD|fetchInstruction|PC|DOUT [18])))) ) ) ) # ( !\MUX|saida_MUX[17]~39_combout  & ( !\MUX|saida_MUX[16]~37_combout  & ( (!\MUX|saida_MUX[19]~38_combout  & ((!\MUX|Equal2~0_combout  & ((\MUX|saida_MUX[18]~36_combout 
// ))) # (\MUX|Equal2~0_combout  & (\processador|FD|fetchInstruction|PC|DOUT [18])))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [18]),
	.datab(!\MUX|saida_MUX[18]~36_combout ),
	.datac(!\MUX|Equal2~0_combout ),
	.datad(!\MUX|saida_MUX[19]~38_combout ),
	.datae(!\MUX|saida_MUX[17]~39_combout ),
	.dataf(!\MUX|saida_MUX[16]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX4|saida7seg[0]~0 .lut_mask = 64'h35000000CA3500CA;
defparam \showHEX4|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N45
cyclonev_lcell_comb \MUX|saida_MUX[18]~40 (
// Equation(s):
// \MUX|saida_MUX[18]~40_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  & ( ((!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [18]))) # (\SW[0]~input_o  & (\processador|FD|saidaULA_final[18]~27_combout ))) # (\SW[1]~input_o ) 
// ) ) # ( !\processador|FD|muxULAram|saida_MUX[18]~25_combout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [18]))) # (\SW[0]~input_o  & (\processador|FD|saidaULA_final[18]~27_combout )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\processador|FD|saidaULA_final[18]~27_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [18]),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[18]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[18]~40 .extended_lut = "off";
defparam \MUX|saida_MUX[18]~40 .lut_mask = 64'h10B010B01FBF1FBF;
defparam \MUX|saida_MUX[18]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N24
cyclonev_lcell_comb \showHEX4|saida7seg[1]~1 (
// Equation(s):
// \showHEX4|saida7seg[1]~1_combout  = ( \MUX|saida_MUX[19]~38_combout  & ( (!\MUX|saida_MUX[16]~37_combout  & ((\MUX|saida_MUX[18]~40_combout ))) # (\MUX|saida_MUX[16]~37_combout  & (\MUX|saida_MUX[17]~39_combout )) ) ) # ( !\MUX|saida_MUX[19]~38_combout  & 
// ( (\MUX|saida_MUX[18]~40_combout  & (!\MUX|saida_MUX[17]~39_combout  $ (!\MUX|saida_MUX[16]~37_combout ))) ) )

	.dataa(!\MUX|saida_MUX[17]~39_combout ),
	.datab(!\MUX|saida_MUX[16]~37_combout ),
	.datac(!\MUX|saida_MUX[18]~40_combout ),
	.datad(gnd),
	.datae(!\MUX|saida_MUX[19]~38_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX4|saida7seg[1]~1 .lut_mask = 64'h06061D1D06061D1D;
defparam \showHEX4|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N33
cyclonev_lcell_comb \showHEX4|saida7seg[2]~2 (
// Equation(s):
// \showHEX4|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[17]~39_combout  & ( (!\MUX|saida_MUX[19]~38_combout  & (!\MUX|saida_MUX[16]~37_combout  & !\MUX|saida_MUX[18]~40_combout )) # (\MUX|saida_MUX[19]~38_combout  & ((\MUX|saida_MUX[18]~40_combout ))) ) ) # 
// ( !\MUX|saida_MUX[17]~39_combout  & ( (\MUX|saida_MUX[19]~38_combout  & (!\MUX|saida_MUX[16]~37_combout  & \MUX|saida_MUX[18]~40_combout )) ) )

	.dataa(!\MUX|saida_MUX[19]~38_combout ),
	.datab(!\MUX|saida_MUX[16]~37_combout ),
	.datac(!\MUX|saida_MUX[18]~40_combout ),
	.datad(gnd),
	.datae(!\MUX|saida_MUX[17]~39_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX4|saida7seg[2]~2 .lut_mask = 64'h0404858504048585;
defparam \showHEX4|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N0
cyclonev_lcell_comb \showHEX4|saida7seg[3]~3 (
// Equation(s):
// \showHEX4|saida7seg[3]~3_combout  = ( \MUX|saida_MUX[17]~39_combout  & ( (!\MUX|saida_MUX[18]~40_combout  & (\MUX|saida_MUX[19]~38_combout  & !\MUX|saida_MUX[16]~37_combout )) # (\MUX|saida_MUX[18]~40_combout  & ((\MUX|saida_MUX[16]~37_combout ))) ) ) # ( 
// !\MUX|saida_MUX[17]~39_combout  & ( (!\MUX|saida_MUX[19]~38_combout  & (!\MUX|saida_MUX[18]~40_combout  $ (!\MUX|saida_MUX[16]~37_combout ))) ) )

	.dataa(gnd),
	.datab(!\MUX|saida_MUX[18]~40_combout ),
	.datac(!\MUX|saida_MUX[19]~38_combout ),
	.datad(!\MUX|saida_MUX[16]~37_combout ),
	.datae(!\MUX|saida_MUX[17]~39_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX4|saida7seg[3]~3 .lut_mask = 64'h30C00C3330C00C33;
defparam \showHEX4|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N48
cyclonev_lcell_comb \MUX|saida_MUX[16]~41 (
// Equation(s):
// \MUX|saida_MUX[16]~41_combout  = ( \SW[1]~input_o  & ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  ) ) # ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((\processador|FD|muxULAram|saida_MUX[16]~26_combout ))) # (\SW[0]~input_o  & 
// (\processador|FD|saidaULA_final[16]~28_combout )) ) )

	.dataa(!\processador|FD|saidaULA_final[16]~28_combout ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[16]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[16]~41 .extended_lut = "off";
defparam \MUX|saida_MUX[16]~41 .lut_mask = 64'h05F505F500FF00FF;
defparam \MUX|saida_MUX[16]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N54
cyclonev_lcell_comb \showHEX4|saida7seg[4]~4 (
// Equation(s):
// \showHEX4|saida7seg[4]~4_combout  = ( \MUX|Equal2~0_combout  & ( \MUX|saida_MUX[17]~39_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT [16] & !\MUX|saida_MUX[19]~38_combout ) ) ) ) # ( !\MUX|Equal2~0_combout  & ( \MUX|saida_MUX[17]~39_combout  & ( 
// (\MUX|saida_MUX[16]~41_combout  & !\MUX|saida_MUX[19]~38_combout ) ) ) ) # ( \MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[17]~39_combout  & ( (!\MUX|saida_MUX[18]~40_combout  & (\processador|FD|fetchInstruction|PC|DOUT [16])) # 
// (\MUX|saida_MUX[18]~40_combout  & ((!\MUX|saida_MUX[19]~38_combout ))) ) ) ) # ( !\MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[17]~39_combout  & ( (!\MUX|saida_MUX[18]~40_combout  & (\MUX|saida_MUX[16]~41_combout )) # (\MUX|saida_MUX[18]~40_combout  & 
// ((!\MUX|saida_MUX[19]~38_combout ))) ) ) )

	.dataa(!\MUX|saida_MUX[16]~41_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [16]),
	.datac(!\MUX|saida_MUX[19]~38_combout ),
	.datad(!\MUX|saida_MUX[18]~40_combout ),
	.datae(!\MUX|Equal2~0_combout ),
	.dataf(!\MUX|saida_MUX[17]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX4|saida7seg[4]~4 .lut_mask = 64'h55F033F050503030;
defparam \showHEX4|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N54
cyclonev_lcell_comb \MUX|saida_MUX[19]~42 (
// Equation(s):
// \MUX|saida_MUX[19]~42_combout  = ( \processador|FD|saidaULA_final[19]~29_combout  & ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  ) ) # ( !\processador|FD|saidaULA_final[19]~29_combout  & ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  & ( 
// (!\SW[0]~input_o ) # (\SW[1]~input_o ) ) ) ) # ( \processador|FD|saidaULA_final[19]~29_combout  & ( !\processador|FD|muxULAram|saida_MUX[19]~27_combout  & ( (!\SW[1]~input_o  & \SW[0]~input_o ) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\processador|FD|saidaULA_final[19]~29_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[19]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[19]~42 .extended_lut = "off";
defparam \MUX|saida_MUX[19]~42 .lut_mask = 64'h00000A0AF5F5FFFF;
defparam \MUX|saida_MUX[19]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N36
cyclonev_lcell_comb \showHEX4|saida7seg[5]~5 (
// Equation(s):
// \showHEX4|saida7seg[5]~5_combout  = ( \MUX|saida_MUX[19]~42_combout  & ( \MUX|saida_MUX[17]~39_combout  & ( (\MUX|Equal2~0_combout  & (!\processador|FD|fetchInstruction|PC|DOUT [19] & ((!\MUX|saida_MUX[18]~40_combout ) # (\MUX|saida_MUX[16]~37_combout 
// )))) ) ) ) # ( !\MUX|saida_MUX[19]~42_combout  & ( \MUX|saida_MUX[17]~39_combout  & ( (!\MUX|Equal2~0_combout  & ((!\MUX|saida_MUX[18]~40_combout ) # ((\MUX|saida_MUX[16]~37_combout )))) # (\MUX|Equal2~0_combout  & 
// (!\processador|FD|fetchInstruction|PC|DOUT [19] & ((!\MUX|saida_MUX[18]~40_combout ) # (\MUX|saida_MUX[16]~37_combout )))) ) ) ) # ( \MUX|saida_MUX[19]~42_combout  & ( !\MUX|saida_MUX[17]~39_combout  & ( (\MUX|saida_MUX[16]~37_combout  & 
// (!\MUX|saida_MUX[18]~40_combout  $ (((!\MUX|Equal2~0_combout ) # (\processador|FD|fetchInstruction|PC|DOUT [19]))))) ) ) ) # ( !\MUX|saida_MUX[19]~42_combout  & ( !\MUX|saida_MUX[17]~39_combout  & ( (\MUX|saida_MUX[16]~37_combout  & 
// (!\MUX|saida_MUX[18]~40_combout  $ (((\MUX|Equal2~0_combout  & \processador|FD|fetchInstruction|PC|DOUT [19]))))) ) ) )

	.dataa(!\MUX|Equal2~0_combout ),
	.datab(!\MUX|saida_MUX[18]~40_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [19]),
	.datad(!\MUX|saida_MUX[16]~37_combout ),
	.datae(!\MUX|saida_MUX[19]~42_combout ),
	.dataf(!\MUX|saida_MUX[17]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX4|saida7seg[5]~5 .lut_mask = 64'h00C90063C8FA4050;
defparam \showHEX4|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N24
cyclonev_lcell_comb \showHEX4|saida7seg[6]~6 (
// Equation(s):
// \showHEX4|saida7seg[6]~6_combout  = ( \MUX|saida_MUX[16]~37_combout  & ( (!\MUX|saida_MUX[19]~38_combout  & (!\MUX|saida_MUX[18]~40_combout  $ (\MUX|saida_MUX[17]~39_combout ))) ) ) # ( !\MUX|saida_MUX[16]~37_combout  & ( (!\MUX|saida_MUX[17]~39_combout  
// & (!\MUX|saida_MUX[18]~40_combout  $ (\MUX|saida_MUX[19]~38_combout ))) ) )

	.dataa(gnd),
	.datab(!\MUX|saida_MUX[18]~40_combout ),
	.datac(!\MUX|saida_MUX[19]~38_combout ),
	.datad(!\MUX|saida_MUX[17]~39_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[16]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX4|saida7seg[6]~6 .lut_mask = 64'hC300C300C030C030;
defparam \showHEX4|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N49
dffeas \processador|FD|fetchInstruction|PC|DOUT[23]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~34_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[23]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N30
cyclonev_lcell_comb \MUX|saida_MUX[23]~45 (
// Equation(s):
// \MUX|saida_MUX[23]~45_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[23]~DUPLICATE_q  & ( (!\SW[1]~input_o  & (((!\SW[0]~input_o ) # (\processador|FD|saidaULA_final[23]~33_combout )))) # (\SW[1]~input_o  & 
// (\processador|FD|muxULAram|saida_MUX[23]~31_combout )) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[23]~DUPLICATE_q  & ( (!\SW[1]~input_o  & (((\SW[0]~input_o  & \processador|FD|saidaULA_final[23]~33_combout )))) # (\SW[1]~input_o  & 
// (\processador|FD|muxULAram|saida_MUX[23]~31_combout )) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(!\processador|FD|saidaULA_final[23]~33_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[23]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[23]~45 .extended_lut = "off";
defparam \MUX|saida_MUX[23]~45 .lut_mask = 64'h05350535C5F5C5F5;
defparam \MUX|saida_MUX[23]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N37
dffeas \processador|FD|fetchInstruction|PC|DOUT[21]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~35_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[21]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N24
cyclonev_lcell_comb \MUX|saida_MUX[21]~46 (
// Equation(s):
// \MUX|saida_MUX[21]~46_combout  = ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & (\processador|FD|saidaULA_final[21]~34_combout )) # (\SW[1]~input_o  & ((\processador|FD|muxULAram|saida_MUX[21]~32_combout ))) ) ) # ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & 
// (\processador|FD|fetchInstruction|PC|DOUT[21]~DUPLICATE_q )) # (\SW[1]~input_o  & ((\processador|FD|muxULAram|saida_MUX[21]~32_combout ))) ) )

	.dataa(!\processador|FD|saidaULA_final[21]~34_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[21]~DUPLICATE_q ),
	.datac(!\SW[1]~input_o ),
	.datad(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[21]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[21]~46 .extended_lut = "off";
defparam \MUX|saida_MUX[21]~46 .lut_mask = 64'h303F303F505F505F;
defparam \MUX|saida_MUX[21]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N21
cyclonev_lcell_comb \MUX|saida_MUX[22]~43 (
// Equation(s):
// \MUX|saida_MUX[22]~43_combout  = ( \SW[1]~input_o  & ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  ) ) # ( !\SW[1]~input_o  & ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  & ( (!\SW[0]~input_o ) # 
// (\processador|FD|saidaULA_final[22]~31_combout ) ) ) ) # ( !\SW[1]~input_o  & ( !\processador|FD|muxULAram|saida_MUX[22]~29_combout  & ( (\SW[0]~input_o  & \processador|FD|saidaULA_final[22]~31_combout ) ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|saidaULA_final[22]~31_combout ),
	.datad(gnd),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[22]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[22]~43 .extended_lut = "off";
defparam \MUX|saida_MUX[22]~43 .lut_mask = 64'h03030000CFCFFFFF;
defparam \MUX|saida_MUX[22]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N39
cyclonev_lcell_comb \MUX|saida_MUX[20]~44 (
// Equation(s):
// \MUX|saida_MUX[20]~44_combout  = ( \processador|FD|saidaULA_final[20]~32_combout  & ( (!\SW[1]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT [20])) # (\SW[0]~input_o ))) # (\SW[1]~input_o  & (((\processador|FD|muxULAram|saida_MUX[20]~30_combout 
// )))) ) ) # ( !\processador|FD|saidaULA_final[20]~32_combout  & ( (!\SW[1]~input_o  & (!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [20]))) # (\SW[1]~input_o  & (((\processador|FD|muxULAram|saida_MUX[20]~30_combout )))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [20]),
	.datad(!\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|saidaULA_final[20]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[20]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[20]~44 .extended_lut = "off";
defparam \MUX|saida_MUX[20]~44 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \MUX|saida_MUX[20]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N15
cyclonev_lcell_comb \showHEX5|saida7seg[0]~0 (
// Equation(s):
// \showHEX5|saida7seg[0]~0_combout  = ( \MUX|saida_MUX[22]~43_combout  & ( \MUX|saida_MUX[20]~44_combout  & ( (!\MUX|saida_MUX[23]~45_combout  & (!\processador|FD|fetchInstruction|PC|DOUT [22] & (!\MUX|saida_MUX[21]~46_combout  & \MUX|Equal2~0_combout ))) # 
// (\MUX|saida_MUX[23]~45_combout  & (!\MUX|saida_MUX[21]~46_combout  $ (((!\processador|FD|fetchInstruction|PC|DOUT [22] & \MUX|Equal2~0_combout ))))) ) ) ) # ( !\MUX|saida_MUX[22]~43_combout  & ( \MUX|saida_MUX[20]~44_combout  & ( 
// (!\MUX|saida_MUX[23]~45_combout  & (!\MUX|saida_MUX[21]~46_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT [22]) # (!\MUX|Equal2~0_combout )))) # (\MUX|saida_MUX[23]~45_combout  & (!\MUX|saida_MUX[21]~46_combout  $ 
// (((!\processador|FD|fetchInstruction|PC|DOUT [22]) # (!\MUX|Equal2~0_combout ))))) ) ) ) # ( \MUX|saida_MUX[22]~43_combout  & ( !\MUX|saida_MUX[20]~44_combout  & ( (!\MUX|saida_MUX[23]~45_combout  & (!\MUX|saida_MUX[21]~46_combout  & 
// ((!\MUX|Equal2~0_combout ) # (\processador|FD|fetchInstruction|PC|DOUT [22])))) ) ) ) # ( !\MUX|saida_MUX[22]~43_combout  & ( !\MUX|saida_MUX[20]~44_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT [22] & (!\MUX|saida_MUX[23]~45_combout  & 
// (!\MUX|saida_MUX[21]~46_combout  & \MUX|Equal2~0_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [22]),
	.datab(!\MUX|saida_MUX[23]~45_combout ),
	.datac(!\MUX|saida_MUX[21]~46_combout ),
	.datad(!\MUX|Equal2~0_combout ),
	.datae(!\MUX|saida_MUX[22]~43_combout ),
	.dataf(!\MUX|saida_MUX[20]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX5|saida7seg[0]~0 .lut_mask = 64'h0040C040C3923092;
defparam \showHEX5|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N36
cyclonev_lcell_comb \MUX|saida_MUX[22]~47 (
// Equation(s):
// \MUX|saida_MUX[22]~47_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  & ( ((!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [22]))) # (\SW[0]~input_o  & (\processador|FD|saidaULA_final[22]~31_combout ))) # (\SW[1]~input_o ) 
// ) ) # ( !\processador|FD|muxULAram|saida_MUX[22]~29_combout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [22]))) # (\SW[0]~input_o  & (\processador|FD|saidaULA_final[22]~31_combout )))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|saidaULA_final[22]~31_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [22]),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[22]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[22]~47 .extended_lut = "off";
defparam \MUX|saida_MUX[22]~47 .lut_mask = 64'h028A028A57DF57DF;
defparam \MUX|saida_MUX[22]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N24
cyclonev_lcell_comb \showHEX5|saida7seg[1]~1 (
// Equation(s):
// \showHEX5|saida7seg[1]~1_combout  = ( \MUX|saida_MUX[23]~45_combout  & ( (!\MUX|saida_MUX[20]~44_combout  & ((\MUX|saida_MUX[22]~47_combout ))) # (\MUX|saida_MUX[20]~44_combout  & (\MUX|saida_MUX[21]~46_combout )) ) ) # ( !\MUX|saida_MUX[23]~45_combout  & 
// ( (\MUX|saida_MUX[22]~47_combout  & (!\MUX|saida_MUX[21]~46_combout  $ (!\MUX|saida_MUX[20]~44_combout ))) ) )

	.dataa(!\MUX|saida_MUX[21]~46_combout ),
	.datab(!\MUX|saida_MUX[20]~44_combout ),
	.datac(gnd),
	.datad(!\MUX|saida_MUX[22]~47_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[23]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX5|saida7seg[1]~1 .lut_mask = 64'h0066006611DD11DD;
defparam \showHEX5|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N27
cyclonev_lcell_comb \showHEX5|saida7seg[2]~2 (
// Equation(s):
// \showHEX5|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[20]~44_combout  & ( (\MUX|saida_MUX[21]~46_combout  & (\MUX|saida_MUX[23]~45_combout  & \MUX|saida_MUX[22]~47_combout )) ) ) # ( !\MUX|saida_MUX[20]~44_combout  & ( (!\MUX|saida_MUX[23]~45_combout  & 
// (\MUX|saida_MUX[21]~46_combout  & !\MUX|saida_MUX[22]~47_combout )) # (\MUX|saida_MUX[23]~45_combout  & ((\MUX|saida_MUX[22]~47_combout ))) ) )

	.dataa(!\MUX|saida_MUX[21]~46_combout ),
	.datab(gnd),
	.datac(!\MUX|saida_MUX[23]~45_combout ),
	.datad(!\MUX|saida_MUX[22]~47_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[20]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX5|saida7seg[2]~2 .lut_mask = 64'h500F500F00050005;
defparam \showHEX5|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N48
cyclonev_lcell_comb \showHEX5|saida7seg[3]~3 (
// Equation(s):
// \showHEX5|saida7seg[3]~3_combout  = ( \MUX|saida_MUX[23]~45_combout  & ( (\MUX|saida_MUX[21]~46_combout  & (!\MUX|saida_MUX[20]~44_combout  $ (\MUX|saida_MUX[22]~47_combout ))) ) ) # ( !\MUX|saida_MUX[23]~45_combout  & ( (!\MUX|saida_MUX[21]~46_combout  & 
// (!\MUX|saida_MUX[20]~44_combout  $ (!\MUX|saida_MUX[22]~47_combout ))) # (\MUX|saida_MUX[21]~46_combout  & (\MUX|saida_MUX[20]~44_combout  & \MUX|saida_MUX[22]~47_combout )) ) )

	.dataa(!\MUX|saida_MUX[21]~46_combout ),
	.datab(!\MUX|saida_MUX[20]~44_combout ),
	.datac(!\MUX|saida_MUX[22]~47_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[23]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX5|saida7seg[3]~3 .lut_mask = 64'h2929292941414141;
defparam \showHEX5|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N12
cyclonev_lcell_comb \MUX|saida_MUX[20]~48 (
// Equation(s):
// \MUX|saida_MUX[20]~48_combout  = ( \processador|FD|saidaULA_final[20]~32_combout  & ( \processador|FD|muxULAram|saida_MUX[20]~30_combout  ) ) # ( !\processador|FD|saidaULA_final[20]~32_combout  & ( \processador|FD|muxULAram|saida_MUX[20]~30_combout  & ( 
// (!\SW[0]~input_o ) # (\SW[1]~input_o ) ) ) ) # ( \processador|FD|saidaULA_final[20]~32_combout  & ( !\processador|FD|muxULAram|saida_MUX[20]~30_combout  & ( (!\SW[1]~input_o  & \SW[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(gnd),
	.datad(!\SW[0]~input_o ),
	.datae(!\processador|FD|saidaULA_final[20]~32_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[20]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[20]~48 .extended_lut = "off";
defparam \MUX|saida_MUX[20]~48 .lut_mask = 64'h000000CCFF33FFFF;
defparam \MUX|saida_MUX[20]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N42
cyclonev_lcell_comb \showHEX5|saida7seg[4]~4 (
// Equation(s):
// \showHEX5|saida7seg[4]~4_combout  = ( \MUX|saida_MUX[20]~48_combout  & ( \MUX|saida_MUX[23]~45_combout  & ( (!\MUX|saida_MUX[22]~47_combout  & (!\MUX|saida_MUX[21]~46_combout  & ((!\MUX|Equal2~0_combout ) # (\processador|FD|fetchInstruction|PC|DOUT 
// [20])))) ) ) ) # ( !\MUX|saida_MUX[20]~48_combout  & ( \MUX|saida_MUX[23]~45_combout  & ( (\MUX|Equal2~0_combout  & (\processador|FD|fetchInstruction|PC|DOUT [20] & (!\MUX|saida_MUX[22]~47_combout  & !\MUX|saida_MUX[21]~46_combout ))) ) ) ) # ( 
// \MUX|saida_MUX[20]~48_combout  & ( !\MUX|saida_MUX[23]~45_combout  & ( (!\MUX|Equal2~0_combout ) # (((\MUX|saida_MUX[22]~47_combout  & !\MUX|saida_MUX[21]~46_combout )) # (\processador|FD|fetchInstruction|PC|DOUT [20])) ) ) ) # ( 
// !\MUX|saida_MUX[20]~48_combout  & ( !\MUX|saida_MUX[23]~45_combout  & ( (!\MUX|Equal2~0_combout  & (((\MUX|saida_MUX[22]~47_combout  & !\MUX|saida_MUX[21]~46_combout )))) # (\MUX|Equal2~0_combout  & (((\MUX|saida_MUX[22]~47_combout  & 
// !\MUX|saida_MUX[21]~46_combout )) # (\processador|FD|fetchInstruction|PC|DOUT [20]))) ) ) )

	.dataa(!\MUX|Equal2~0_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [20]),
	.datac(!\MUX|saida_MUX[22]~47_combout ),
	.datad(!\MUX|saida_MUX[21]~46_combout ),
	.datae(!\MUX|saida_MUX[20]~48_combout ),
	.dataf(!\MUX|saida_MUX[23]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX5|saida7seg[4]~4 .lut_mask = 64'h1F11BFBB1000B000;
defparam \showHEX5|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N33
cyclonev_lcell_comb \MUX|saida_MUX[23]~49 (
// Equation(s):
// \MUX|saida_MUX[23]~49_combout  = ( \SW[1]~input_o  & ( \processador|FD|muxULAram|saida_MUX[23]~31_combout  ) ) # ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (\processador|FD|muxULAram|saida_MUX[23]~31_combout )) # (\SW[0]~input_o  & 
// ((\processador|FD|saidaULA_final[23]~33_combout ))) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\processador|FD|saidaULA_final[23]~33_combout ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[23]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[23]~49 .extended_lut = "off";
defparam \MUX|saida_MUX[23]~49 .lut_mask = 64'h505F505F55555555;
defparam \MUX|saida_MUX[23]~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N9
cyclonev_lcell_comb \showHEX5|saida7seg[5]~5 (
// Equation(s):
// \showHEX5|saida7seg[5]~5_combout  = ( \MUX|saida_MUX[20]~44_combout  & ( \MUX|saida_MUX[22]~47_combout  & ( !\MUX|saida_MUX[21]~46_combout  $ (((!\MUX|Equal2~0_combout  & (!\MUX|saida_MUX[23]~49_combout )) # (\MUX|Equal2~0_combout  & 
// ((!\processador|FD|fetchInstruction|PC|DOUT[23]~DUPLICATE_q ))))) ) ) ) # ( \MUX|saida_MUX[20]~44_combout  & ( !\MUX|saida_MUX[22]~47_combout  & ( (!\MUX|Equal2~0_combout  & (!\MUX|saida_MUX[23]~49_combout )) # (\MUX|Equal2~0_combout  & 
// ((!\processador|FD|fetchInstruction|PC|DOUT[23]~DUPLICATE_q ))) ) ) ) # ( !\MUX|saida_MUX[20]~44_combout  & ( !\MUX|saida_MUX[22]~47_combout  & ( (\MUX|saida_MUX[21]~46_combout  & ((!\MUX|Equal2~0_combout  & (!\MUX|saida_MUX[23]~49_combout )) # 
// (\MUX|Equal2~0_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[23]~DUPLICATE_q ))))) ) ) )

	.dataa(!\MUX|saida_MUX[23]~49_combout ),
	.datab(!\MUX|Equal2~0_combout ),
	.datac(!\MUX|saida_MUX[21]~46_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[23]~DUPLICATE_q ),
	.datae(!\MUX|saida_MUX[20]~44_combout ),
	.dataf(!\MUX|saida_MUX[22]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX5|saida7seg[5]~5 .lut_mask = 64'h0B08BB8800004B78;
defparam \showHEX5|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N51
cyclonev_lcell_comb \showHEX5|saida7seg[6]~6 (
// Equation(s):
// \showHEX5|saida7seg[6]~6_combout  = (!\MUX|saida_MUX[20]~44_combout  & (!\MUX|saida_MUX[21]~46_combout  & (!\MUX|saida_MUX[23]~45_combout  $ (\MUX|saida_MUX[22]~47_combout )))) # (\MUX|saida_MUX[20]~44_combout  & (!\MUX|saida_MUX[23]~45_combout  & 
// (!\MUX|saida_MUX[21]~46_combout  $ (\MUX|saida_MUX[22]~47_combout ))))

	.dataa(!\MUX|saida_MUX[21]~46_combout ),
	.datab(!\MUX|saida_MUX[20]~44_combout ),
	.datac(!\MUX|saida_MUX[23]~45_combout ),
	.datad(!\MUX|saida_MUX[22]~47_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX5|saida7seg[6]~6 .lut_mask = 64'hA018A018A018A018;
defparam \showHEX5|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X23_Y39_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
