Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.ngc"

---- Source Options
Top Module Name                    : ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v2_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v2_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v2_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v2_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v2_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v2_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd" in Library proc_common_v2_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/compare_vectors_f.vhd" in Library proc_common_v2_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v2_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v2_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v2_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v2_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v2_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v2_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v2_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v2_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v2_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" in Library proc_common_v2_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v2_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v2_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v2_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/pf_dly1_mux.vhd" in Library wrpfifo_v1_01_b.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/ipif_control_rd.vhd" in Library rdpfifo_v1_01_b.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library rdpfifo_v1_01_b.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/ipif_control_wr.vhd" in Library wrpfifo_v1_01_b.
Entity <ipif_control_wr> compiled.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library wrpfifo_v1_01_b.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_flex_addr_cntr.vhd" in Library opb_ipif_v3_01_c.
Entity <opb_flex_addr_cntr> compiled.
Entity <opb_flex_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/srl_fifo3.vhd" in Library opb_ipif_v3_01_c.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/write_buffer.vhd" in Library opb_ipif_v3_01_c.
Entity <write_buffer> compiled.
Entity <write_buffer> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/reset_mir.vhd" in Library opb_ipif_v3_01_c.
Entity <reset_mir> compiled.
Entity <reset_mir> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/brst_addr_cntr.vhd" in Library opb_ipif_v3_01_c.
Entity <brst_addr_cntr> compiled.
Entity <brst_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/brst_addr_cntr_reg.vhd" in Library opb_ipif_v3_01_c.
Entity <brst_addr_cntr_reg> compiled.
Entity <brst_addr_cntr_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_be_gen.vhd" in Library opb_ipif_v3_01_c.
Entity <opb_be_gen> compiled.
Entity <opb_be_gen> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v1_00_a/hdl/vhdl/interrupt_control.vhd" in Library interrupt_control_v1_00_a.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/wrpfifo_top.vhd" in Library wrpfifo_v1_01_b.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/rdpfifo_top.vhd" in Library rdpfifo_v1_01_b.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/access_buffer.vhd" in Library mch_opb_ipif_v1_00_e.
Entity <access_buffer> compiled.
Entity <access_buffer> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/readdata_buffer.vhd" in Library mch_opb_ipif_v1_00_e.
Entity <readdata_buffer> compiled.
Entity <readdata_buffer> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/chnl_logic.vhd" in Library mch_opb_ipif_v1_00_e.
Entity <chnl_logic> compiled.
Entity <chnl_logic> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/addr_be_gen.vhd" in Library mch_opb_ipif_v1_00_e.
Entity <addr_be_gen> compiled.
Entity <addr_be_gen> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/ipic_logic.vhd" in Library mch_opb_ipif_v1_00_e.
Entity <ipic_logic> compiled.
Entity <ipic_logic> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/arbitration_logic.vhd" in Library mch_opb_ipif_v1_00_e.
Entity <arbitration_logic> compiled.
Entity <arbitration_logic> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/addr_data_mux_demux.vhd" in Library mch_opb_ipif_v1_00_e.
Entity <addr_data_mux_demux> compiled.
Entity <addr_data_mux_demux> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/opb_retry_toutsup.vhd" in Library mch_opb_ipif_v1_00_e.
Entity <opb_retry_toutsup> compiled.
Entity <opb_retry_toutsup> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_bam.vhd" in Library opb_ipif_v3_01_c.
Entity <opb_bam> compiled.
Entity <opb_bam> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ipic_pipe.vhd" in Library ddr_v2_01_c.
Entity <ipic_pipe> compiled.
Entity <ipic_pipe> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_ipif.vhd" in Library opb_ipif_v3_01_c.
Entity <opb_ipif> compiled.
Entity <opb_ipif> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/ipic_pipe.vhd" in Library mch_opb_ipif_v1_00_e.
Entity <ipic_pipe> compiled.
Entity <ipic_pipe> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/arb_mux_demux.vhd" in Library mch_opb_ipif_v1_00_e.
Entity <arb_mux_demux> compiled.
Entity <arb_mux_demux> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/mch_interface.vhd" in Library mch_opb_ipif_v1_00_e.
Entity <mch_interface> compiled.
Entity <mch_interface> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/timeout_cntr.vhd" in Library mch_opb_ipif_v1_00_e.
Entity <timeout_cntr> compiled.
Entity <timeout_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/init_statemachine.vhd" in Library ddr_v2_01_c.
Entity <init_statemachine> compiled.
Entity <init_statemachine> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/counters.vhd" in Library ddr_v2_01_c.
Entity <counters> compiled.
Entity <counters> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/clock_gen.vhd" in Library ddr_v2_01_c.
Entity <clock_gen> compiled.
Entity <clock_gen> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/multiple_datawidth.vhd" in Library ddr_v2_01_c.
Entity <multiple_datawidth> compiled.
Entity <multiple_datawidth> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/command_statemachine.vhd" in Library ddr_v2_01_c.
Entity <command_statemachine> compiled.
Entity <command_statemachine> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/data_statemachine.vhd" in Library ddr_v2_01_c.
Entity <data_statemachine> compiled.
Entity <data_statemachine> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/io_registers.vhd" in Library ddr_v2_01_c.
Entity <io_registers> compiled.
Entity <io_registers> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ipic_if.vhd" in Library ddr_v2_01_c.
Entity <ipic_if> compiled.
Entity <ipic_if> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/read_data_path.vhd" in Library ddr_v2_01_c.
Entity <read_data_path> compiled.
Entity <read_data_path> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/write_async_fifo.vhd" in Library ddr_v2_01_c.
Entity <write_async_fifo> compiled.
Entity <write_async_fifo> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/fifo_read_control.vhd" in Library ddr_v2_01_c.
Entity <fifo_read_control> compiled.
Entity <fifo_read_control> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/reg_unreg.vhd" in Library ddr_v2_01_c.
Entity <reg_unreg> compiled.
Entity <reg_unreg> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" in Library ddr_v2_01_c.
Entity <ddr_controller> compiled.
Entity <ddr_controller> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/mch_opb_ipif.vhd" in Library mch_opb_ipif_v1_00_e.
Entity <mch_opb_ipif> compiled.
Entity <mch_opb_ipif> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/hdl/vhdl/mch_opb_ddr.vhd" in Library mch_opb_ddr_v1_00_c.
Entity <mch_opb_ddr> compiled.
Entity <mch_opb_ddr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/work/fpga/dcc_v2p/hdl/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.vhd" in Library work.
Entity <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> compiled.
Entity <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <mch_opb_ddr> in library <mch_opb_ddr_v1_00_c> (architecture <implementation>) with generics.
	C_DAG0_ADDR_STEP = 4
	C_DAG0_ADDR_WRAP = "00000000000000001111111111111111"
	C_DAG0_BURSTSIZE = 16
	C_DAG1_ADDR_STEP = 4
	C_DAG1_ADDR_WRAP = "00000000000000001111111111111111"
	C_DAG1_BURSTSIZE = 16
	C_DAG2_ADDR_STEP = 4
	C_DAG2_ADDR_WRAP = "00000000000000001111111111111111"
	C_DAG2_BURSTSIZE = 16
	C_DAG3_ADDR_STEP = 4
	C_DAG3_ADDR_WRAP = "00000000000000001111111111111111"
	C_DAG3_BURSTSIZE = 16
	C_DDR_ASYNC_SUPPORT = 0
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_CAS_LAT = 2
	C_DDR_COL_AWIDTH = 10
	C_DDR_DWIDTH = 64
	C_DDR_TMRD = 20000
	C_DDR_TRAS = 60000
	C_DDR_TRC = 90000
	C_DDR_TRCD = 30000
	C_DDR_TREFI = 7800000
	C_DDR_TRFC = 100000
	C_DDR_TRP = 30000
	C_DDR_TRRD = 20000
	C_DDR_TWR = 20000
	C_DDR_TWTR = 1
	C_DDR_TXSR = 80000
	C_EXTRA_TSU = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_DDR_PIPE = 1
	C_INCLUDE_OPB_BURST_SUPPORT = 0
	C_INCLUDE_OPB_IPIF = 1
	C_INCLUDE_TIMEOUT_CNTR = 0
	C_MCH0_ACCESSBUF_DEPTH = 16
	C_MCH0_PROTOCOL = 0
	C_MCH0_RDDATABUF_DEPTH = 16
	C_MCH1_ACCESSBUF_DEPTH = 16
	C_MCH1_PROTOCOL = 0
	C_MCH1_RDDATABUF_DEPTH = 16
	C_MCH2_ACCESSBUF_DEPTH = 16
	C_MCH2_PROTOCOL = 0
	C_MCH2_RDDATABUF_DEPTH = 16
	C_MCH3_ACCESSBUF_DEPTH = 16
	C_MCH3_PROTOCOL = 0
	C_MCH3_RDDATABUF_DEPTH = 16
	C_MCH_OPB_AWIDTH = 32
	C_MCH_OPB_CLK_PERIOD_PS = 10000
	C_MCH_OPB_DWIDTH = 32
	C_MEM0_BASEADDR = "01100000000000000000000000000000"
	C_MEM0_HIGHADDR = "01101111111111111111111111111111"
	C_MEM1_BASEADDR = "01110000000000000000000000000000"
	C_MEM1_HIGHADDR = "01111111111111111111111111111111"
	C_MEM2_BASEADDR = "11111111111111111111111111111111"
	C_MEM2_HIGHADDR = "00000000000000000000000000000000"
	C_MEM3_BASEADDR = "11111111111111111111111111111111"
	C_MEM3_HIGHADDR = "00000000000000000000000000000000"
	C_NUM_BANKS_MEM = 2
	C_NUM_CHANNELS = 2
	C_NUM_CLK_PAIRS = 4
	C_PRIORITY_MODE = 0
	C_REG_DIMM = 0
	C_SIM_INIT_TIME_PS = 100000000
	C_TIMEOUT = 16
	C_USE_OPEN_ROW_MNGT = 0
	C_XCL0_LINESIZE = 4
	C_XCL0_WRITEXFER = 1
	C_XCL1_LINESIZE = 4
	C_XCL1_WRITEXFER = 1
	C_XCL2_LINESIZE = 4
	C_XCL2_WRITEXFER = 1
	C_XCL3_LINESIZE = 4
	C_XCL3_WRITEXFER = 1

Analyzing hierarchy for entity <mch_opb_ipif> in library <mch_opb_ipif_v1_00_e> (architecture <implementation>) with generics.
	C_DAG_ADDR_STEP_ARRAY = (4,4,4,4)
	C_DAG_ADDR_WRAP_ARRAY = ("0000000000000000000000000000000000000000000000001111111111111111",
	                         "0000000000000000000000000000000000000000000000001111111111111111",
	                         "0000000000000000000000000000000000000000000000001111111111111111",
	                         "0000000000000000000000000000000000000000000000001111111111111111")
	C_DAG_BURSTSIZE_ARRAY = (16,16,16,16)
	C_FAMILY = "virtex2p"
	C_INCLUDE_OPB_IPIF = 1
	C_INCLUDE_TIMEOUT_CNTR = 0
	C_IP_INTR_MODE_ARRAY = (0,0)
	C_MCH_ACCESSBUF_DEPTH_ARRAY = (16,16,16,16)
	C_MCH_OPB_AWIDTH = 32
	C_MCH_OPB_DWIDTH = 32
	C_MCH_PROTOCOL_ARRAY = (0,0,0,0)
	C_MCH_RDDATABUF_DEPTH_ARRAY = (16,16,16,16)
	C_MCH_USERIP_ADDRRANGE_ARRAY = ("0000000000000000000000000000000001100000000000000000000000000000",
	                                "0000000000000000000000000000000001101111111111111111111111111111",
	                                "0000000000000000000000000000000001110000000000000000000000000000",
	                                "0000000000000000000000000000000001111111111111111111111111111111")
	C_NUM_CHANNELS = 2
	C_OPB_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001100000000000000000000000000000",
	                              "0000000000000000000000000000000001101111111111111111111111111111",
	                              "0000000000000000000000000000000001110000000000000000000000000000",
	                              "0000000000000000000000000000000001111111111111111111111111111111")
	C_OPB_ARD_DWIDTH_ARRAY = (32,32)
	C_OPB_ARD_ID_ARRAY = (100,101)
	C_OPB_ARD_NUM_CE_ARRAY = (1,1)
	C_OPB_DEV_BURST_ENABLE = 0
	C_OPB_INCLUDE_ADDR_CNTR = 0
	C_OPB_INCLUDE_WR_BUF = 0
	C_OPB_PIPELINE_MODEL = 7
	C_PRIORITY_MODE = 0
	C_TIMEOUT = 16
	C_XCL_LINESIZE_ARRAY = (4,4,4,4)
	C_XCL_WRITEXFER_ARRAY = (1,1,1,1)

Analyzing hierarchy for entity <ddr_controller> in library <ddr_v2_01_c> (architecture <imp>) with generics.
	C_CLK_PERIOD = 10000
	C_DDR_ASYNC_SUPPORT = 0
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_BRST_SIZE = 2
	C_DDR_CAS_LAT = 2
	C_DDR_COL_AWIDTH = 10
	C_DDR_DWIDTH = 64
	C_DDR_TMRD = 20000
	C_DDR_TRAS = 60000
	C_DDR_TRC = 90000
	C_DDR_TRCD = 30000
	C_DDR_TREFI = 7800000
	C_DDR_TRFC = 100000
	C_DDR_TRP = 30000
	C_DDR_TRRD = 20000
	C_DDR_TWR = 20000
	C_DDR_TWTR = 1
	C_DDR_TXSR = 80000
	C_EXTRA_TSU = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_BURSTS = 1
	C_INCLUDE_DDR_PIPE = 1
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 32
	C_NUM_BANKS_MEM = 2
	C_NUM_CLK_PAIRS = 4
	C_OPB_BUS = 1
	C_PLB_BUS = 0
	C_REG_DIMM = 0
	C_SIM_INIT_TIME_PS = 100000000
	C_USE_OPEN_ROW_MNGT = 0
	NUM_ECC_BITS = 1
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <opb_ipif> in library <opb_ipif_v3_01_c> (architecture <imp>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001100000000000000000000000000000",
	                          "0000000000000000000000000000000001101111111111111111111111111111",
	                          "0000000000000000000000000000000001110000000000000000000000000000",
	                          "0000000000000000000000000000000001111111111111111111111111111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32,32)
	C_ARD_ID_ARRAY = (100,101)
	C_ARD_NUM_CE_ARRAY = (1,1)
	C_DEV_BLK_ID = 0
	C_DEV_BURST_ENABLE = 0
	C_DEV_MIR_ENABLE = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_ADDR_CNTR = 0
	C_INCLUDE_WR_BUF = 0
	C_IP_INTR_MODE_ARRAY = (0,0)
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_PIPELINE_MODEL = 7

Analyzing hierarchy for entity <ipic_pipe> in library <mch_opb_ipif_v1_00_e> (architecture <imp>) with generics.
	C_INCLUDE_BURST = 0
	C_MCH_OPB_AWIDTH = 32
	C_MCH_OPB_DWIDTH = 32
	C_NUM_OPB_CE = 2
	C_NUM_OPB_CS = 2

Analyzing hierarchy for entity <arb_mux_demux> in library <mch_opb_ipif_v1_00_e> (architecture <implementation>) with generics.
	C_FAMILY = "virtex2p"
	C_INCLUDE_OPB_IPIF = 1
	C_INCLUDE_WR_BUF = 0
	C_MCH_OPB_AWIDTH = 32
	C_MCH_OPB_DWIDTH = 32
	C_NUM_CHANNELS = 2
	C_NUM_MCH_CS = 2
	C_NUM_OPB_CE = 2
	C_NUM_OPB_CS = 2
	C_PRIORITY_MODE = 0

Analyzing hierarchy for entity <mch_interface> in library <mch_opb_ipif_v1_00_e> (architecture <implementation>) with generics.
	C_FAMILY = "virtex2p"
	C_MCH_ACCESSBUF_DEPTH = 16
	C_MCH_OPB_AWIDTH = 32
	C_MCH_OPB_DWIDTH = 32
	C_MCH_PROTOCOL = 0
	C_MCH_RDDATABUF_DEPTH = 16
	C_MCH_USERIP_ADDRRANGE_ARRAY = ("0000000000000000000000000000000001100000000000000000000000000000",
	                                "0000000000000000000000000000000001101111111111111111111111111111",
	                                "0000000000000000000000000000000001110000000000000000000000000000",
	                                "0000000000000000000000000000000001111111111111111111111111111111")
	C_XCL_LINESIZE = 4
	C_XCL_WRITEXFER = 1

Analyzing hierarchy for entity <init_statemachine> in library <ddr_v2_01_c> (architecture <imp>) with generics.
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_BRST_SIZE = 2
	C_DDR_CAS_LAT = 2
	C_NUM_BANKS_MEM = 2

Analyzing hierarchy for entity <counters> in library <ddr_v2_01_c> (architecture <imp>) with generics.
	C_200CK_CNT = "000000011000111"
	C_200US_CNT = "100111000011111"
	C_BRSTCNT = "0"
	C_BRSTCNT_WIDTH = 1
	C_CASLAT = 2
	C_CASLATCNT = "1"
	C_CASLATCNT_WIDTH = 1
	C_CMDCNT = "0"
	C_DDR_BRST_SIZE = 2
	C_MRDCNT = "1"
	C_MRDCNT_WIDTH = 1
	C_RASCNT = "101"
	C_RASCNT_WIDTH = 3
	C_RCCNT = "1000"
	C_RCCNT_WIDTH = 4
	C_RCDCNT = "10"
	C_RCDCNT_WIDTH = 2
	C_REFICNT = "000001011101011"
	C_REFICNT_WIDTH = 15
	C_RFCCNT = "1001"
	C_RFCCNT_WIDTH = 4
	C_RPCNT = "10"
	C_RPCNT_WIDTH = 2
	C_RRDCNT = "1"
	C_RRDCNT_WIDTH = 1
	C_WRCNT = "1"
	C_WRCNT_WIDTH = 1
	C_XSRCNT = "111"
	C_XSRCNT_WIDTH = 3

Analyzing hierarchy for entity <clock_gen> in library <ddr_v2_01_c> (architecture <imp>) with generics.
	C_FAMILY = "virtex2p"
	C_NUM_CLK_PAIRS = 4

Analyzing hierarchy for entity <multiple_datawidth> in library <ddr_v2_01_c> (architecture <imp>) with generics.
	C_DDR_DWIDTH = 64
	C_FAMILY = "virtex2p"
	C_FIFO_DEPTH = 16
	C_IPIF_DWIDTH = 32
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <command_statemachine> in library <ddr_v2_01_c> (architecture <imp>) with generics.
	C_DDR_ASYNC_SUPPORT = 0
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_COL_AWIDTH = 10
	C_DDR_DWIDTH = 64
	C_FAMILY = "virtex2p"
	C_INCLUDE_BURSTS = 1
	C_INCLUDE_ECC_SUPPORT = 0
	C_NUM_BANKS_MEM = 2
	C_OPB_BUS = 1
	C_PLB_BUS = 0
	C_REG_DIMM = 0
	C_USE_OPEN_ROW_MNGT = 0

Analyzing hierarchy for entity <data_statemachine> in library <ddr_v2_01_c> (architecture <imp>) with generics.
	C_DDR_DWIDTH = 64
	C_INCLUDE_BURSTS = 1
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_DWIDTH = 128
	NUM_ECC_BITS = 1

Analyzing hierarchy for entity <io_registers> in library <ddr_v2_01_c> (architecture <imp>) with generics.
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_DWIDTH = 64
	C_EXTRA_TSU = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_DWIDTH = 128
	C_NUM_BANKS_MEM = 2
	NUM_ECC_BITS = 1

Analyzing hierarchy for entity <ipic_if> in library <ddr_v2_01_c> (architecture <imp>) with generics.
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_COL_AWIDTH = 10
	C_DDR_DWIDTH = 64
	C_FAMILY = "virtex2p"
	C_INCLUDE_BURSTS = 1
	C_INCLUDE_DDR_PIPE = 1
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 32
	C_NUM_BANKS_MEM = 2
	IPIF_DDR_DIFF = 2
	NUM_ECC_BITS = 1
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <read_data_path> in library <ddr_v2_01_c> (architecture <imp>) with generics.
	C_DDR_DWIDTH = 64
	C_INCLUDE_ECC_SUPPORT = 0
	NUM_ECC_BITS = 1

Analyzing hierarchy for entity <reg_unreg> in library <ddr_v2_01_c> (architecture <imp>) with generics.
	C_DDR_ASYNC_SUPPORT = 0
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_BRST_SIZE = 2
	C_DDR_CAS_LAT = 2
	C_DDR_DWIDTH = 64
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_DWIDTH = 128
	C_NUM_BANKS_MEM = 2
	C_REG_DIMM = 0
	NUM_ECC_BITS = 1

Analyzing hierarchy for entity <opb_bam> in library <opb_ipif_v3_01_c> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001100000000000000000000000000000",
	                          "0000000000000000000000000000000001101111111111111111111111111111",
	                          "0000000000000000000000000000000001110000000000000000000000000000",
	                          "0000000000000000000000000000000001111111111111111111111111111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32,32)
	C_ARD_ID_ARRAY = (100,101)
	C_ARD_NUM_CE_ARRAY = (1,1)
	C_DEV_BLK_ID = 0
	C_DEV_BURST_ENABLE = 0
	C_DEV_MIR_ENABLE = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_ADDR_CNTR = 0
	C_INCLUDE_WR_BUF = 0
	C_IP_INTR_MODE_ARRAY = (0,0)
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_PIPELINE_MODEL = 7
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <arbitration_logic> in library <mch_opb_ipif_v1_00_e> (architecture <implementation>) with generics.
	C_FAMILY = "virtex2p"
	C_INCLUDE_OPB_IPIF = 1
	C_INCLUDE_WR_BUF = 0
	C_NUM_CHANNELS = 2
	C_NUM_MASTERS = 3
	C_NUM_MCH_CS = 2
	C_NUM_OPB_CS = 2
	C_PRIORITY_MODE = 0

Analyzing hierarchy for entity <addr_data_mux_demux> in library <mch_opb_ipif_v1_00_e> (architecture <implementation>) with generics.
	C_FAMILY = "virtex2p"
	C_INCLUDE_OPB_IPIF = 1
	C_MCH_OPB_AWIDTH = 32
	C_MCH_OPB_DWIDTH = 32
	C_NUM_CHANNELS = 2
	C_NUM_MASTERS = 3
	C_NUM_MCH_CS = 2
	C_NUM_OPB_CE = 2
	C_NUM_OPB_CS = 2

Analyzing hierarchy for entity <opb_retry_toutsup> in library <mch_opb_ipif_v1_00_e> (architecture <implementation>) with generics.
	C_NUM_MASTERS = 3

Analyzing hierarchy for entity <access_buffer> in library <mch_opb_ipif_v1_00_e> (architecture <implementation>) with generics.
	C_FAMILY = "virtex2p"
	C_MCH_ACCESSBUF_DEPTH = 16
	C_MCH_OPB_DWIDTH = 32
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <readdata_buffer> in library <mch_opb_ipif_v1_00_e> (architecture <implementation>) with generics.
	C_FAMILY = "virtex2p"
	C_MCH_OPB_DWIDTH = 32
	C_MCH_RDDATABUF_DEPTH = 16
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <chnl_logic> in library <mch_opb_ipif_v1_00_e> (architecture <implementation>) with generics.
	C_MCH_OPB_AWIDTH = 32
	C_MCH_OPB_DWIDTH = 32
	C_MCH_PROTOCOL = 0
	C_XCL_LINESIZE = 4
	C_XCL_WRITEXFER = 1
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <addr_be_gen> in library <mch_opb_ipif_v1_00_e> (architecture <implementation>) with generics.
	C_MCH_OPB_AWIDTH = 32
	C_MCH_OPB_DWIDTH = 32
	C_MCH_PROTOCOL = 0
	C_XCL_LINESIZE = 4
	C_XCL_WRITEXFER = 1
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <ipic_logic> in library <mch_opb_ipif_v1_00_e> (architecture <implementation>) with generics.
	C_MCH_OPB_AWIDTH = 32
	C_MCH_OPB_DWIDTH = 32
	C_MCH_USERIP_ADDRRANGE_ARRAY = ("0000000000000000000000000000000001100000000000000000000000000000",
	                                "0000000000000000000000000000000001101111111111111111111111111111",
	                                "0000000000000000000000000000000001110000000000000000000000000000",
	                                "0000000000000000000000000000000001111111111111111111111111111111")
	C_XCL_WRITEXFER = 1

Analyzing hierarchy for entity <Counter> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_NUM_BITS = 2

Analyzing hierarchy for entity <Counter> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_NUM_BITS = 4

Analyzing hierarchy for entity <Counter> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_NUM_BITS = 1

Analyzing hierarchy for entity <Counter> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_NUM_BITS = 3

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 15
	C_REG_WIDTH = 15
	C_RESET_VALUE = "100111000011111"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 1
	C_REG_WIDTH = 1
	C_RESET_VALUE = "0"

Analyzing hierarchy for entity <srl_fifo_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 2
	C_FAMILY = "virtex2p"
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <mux_onehot_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_DW = 13
	C_FAMILY = "virtex2p"
	C_NB = 4

Analyzing hierarchy for entity <mux_onehot_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_DW = 2
	C_FAMILY = "virtex2p"
	C_NB = 2

Analyzing hierarchy for entity <compare_vectors_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_FAMILY = "virtex2p"
	C_WIDTH = 13

Analyzing hierarchy for entity <compare_vectors_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_FAMILY = "virtex2p"
	C_WIDTH = 2

Analyzing hierarchy for entity <ipic_pipe> in library <ddr_v2_01_c> (architecture <imp>) with generics.
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_INCLUDE_BURST = 1
	C_MCH_OPB_AWIDTH = 32
	C_MCH_OPB_DWIDTH = 32
	C_NUM_OPB_CE = 2
	C_NUM_OPB_CS = 2
	IPIF_DDR_DIFF = 2

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 3
	C_AW = 32
	C_BAR = "01100000000000000000000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 1
	C_AW = 29
	C_BAR = "00000000000000000000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 1
	C_AW = 29
	C_BAR = "10000000000000000000000000000"

Analyzing hierarchy for entity <IPIF_Steer> in library <proc_common_v2_00_a> (architecture <IMP>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32

Analyzing hierarchy for entity <or_muxcy> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	C_NUM_BITS = 2

Analyzing hierarchy for entity <or_muxcy> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	C_NUM_BITS = 3

Analyzing hierarchy for entity <mux_onehot_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_DW = 2
	C_FAMILY = "virtex2p"
	C_NB = 3

Analyzing hierarchy for entity <mux_onehot_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_DW = 32
	C_FAMILY = "virtex2p"
	C_NB = 3

Analyzing hierarchy for entity <mux_onehot_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_DW = 1
	C_FAMILY = "virtex2p"
	C_NB = 3

Analyzing hierarchy for entity <mux_onehot_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_DW = 4
	C_FAMILY = "virtex2p"
	C_NB = 3

Analyzing hierarchy for entity <srl_fifo_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 33
	C_FAMILY = "virtex2p"
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = true
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 2
	C_REG_WIDTH = 2
	C_RESET_VALUE = "00"

Analyzing hierarchy for entity <direct_path_cntr_ai> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_WIDTH = 4

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 32
	C_BAR = "01100000000000000000000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 32
	C_BAR = "01110000000000000000000000000000"

Analyzing hierarchy for entity <counter_bit> in library <proc_common_v2_00_a> (architecture <imp>).

Analyzing hierarchy for entity <srl_fifo_rbu_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 2
	C_FAMILY = "virtex2p"
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <srl_fifo_rbu_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 33
	C_FAMILY = "virtex2p"
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <cntr_incr_decr_addn_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_FAMILY = "virtex2p"
	C_SIZE = 5

Analyzing hierarchy for entity <dynshreg_f> in library <proc_common_v2_00_a> (architecture <behavioral>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 2
	C_FAMILY = "virtex2p"

Analyzing hierarchy for entity <dynshreg_f> in library <proc_common_v2_00_a> (architecture <behavioral>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 33
	C_FAMILY = "virtex2p"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:37 - Unknown property "RUN_NGCBUILD".
    Set property "MAX_FANOUT = 10000" for signal <MCH_OPB_Clk> in unit <mch_opb_ddr>.
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "MAX_FANOUT = 10000" for signal <MCH_OPB_Rst> in unit <mch_opb_ddr>.
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "RUN_NGCBUILD".
    Set user-defined property "X_CORE_INFO =  mch_opb_ddr_v1_00_c" for unit <mch_opb_ddr>.
Entity <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> analyzed. Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> generated.

Analyzing generic Entity <mch_opb_ddr> in library <mch_opb_ddr_v1_00_c> (Architecture <implementation>).
	C_DAG0_ADDR_STEP = 4
	C_DAG0_ADDR_WRAP = "00000000000000001111111111111111"
	C_DAG0_BURSTSIZE = 16
	C_DAG1_ADDR_STEP = 4
	C_DAG1_ADDR_WRAP = "00000000000000001111111111111111"
	C_DAG1_BURSTSIZE = 16
	C_DAG2_ADDR_STEP = 4
	C_DAG2_ADDR_WRAP = "00000000000000001111111111111111"
	C_DAG2_BURSTSIZE = 16
	C_DAG3_ADDR_STEP = 4
	C_DAG3_ADDR_WRAP = "00000000000000001111111111111111"
	C_DAG3_BURSTSIZE = 16
	C_DDR_ASYNC_SUPPORT = 0
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_CAS_LAT = 2
	C_DDR_COL_AWIDTH = 10
	C_DDR_DWIDTH = 64
	C_DDR_TMRD = 20000
	C_DDR_TRAS = 60000
	C_DDR_TRC = 90000
	C_DDR_TRCD = 30000
	C_DDR_TREFI = 7800000
	C_DDR_TRFC = 100000
	C_DDR_TRP = 30000
	C_DDR_TRRD = 20000
	C_DDR_TWR = 20000
	C_DDR_TWTR = 1
	C_DDR_TXSR = 80000
	C_EXTRA_TSU = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_DDR_PIPE = 1
	C_INCLUDE_OPB_BURST_SUPPORT = 0
	C_INCLUDE_OPB_IPIF = 1
	C_INCLUDE_TIMEOUT_CNTR = 0
	C_MCH0_ACCESSBUF_DEPTH = 16
	C_MCH0_PROTOCOL = 0
	C_MCH0_RDDATABUF_DEPTH = 16
	C_MCH1_ACCESSBUF_DEPTH = 16
	C_MCH1_PROTOCOL = 0
	C_MCH1_RDDATABUF_DEPTH = 16
	C_MCH2_ACCESSBUF_DEPTH = 16
	C_MCH2_PROTOCOL = 0
	C_MCH2_RDDATABUF_DEPTH = 16
	C_MCH3_ACCESSBUF_DEPTH = 16
	C_MCH3_PROTOCOL = 0
	C_MCH3_RDDATABUF_DEPTH = 16
	C_MCH_OPB_AWIDTH = 32
	C_MCH_OPB_CLK_PERIOD_PS = 10000
	C_MCH_OPB_DWIDTH = 32
	C_MEM0_BASEADDR = "01100000000000000000000000000000"
	C_MEM0_HIGHADDR = "01101111111111111111111111111111"
	C_MEM1_BASEADDR = "01110000000000000000000000000000"
	C_MEM1_HIGHADDR = "01111111111111111111111111111111"
	C_MEM2_BASEADDR = "11111111111111111111111111111111"
	C_MEM2_HIGHADDR = "00000000000000000000000000000000"
	C_MEM3_BASEADDR = "11111111111111111111111111111111"
	C_MEM3_HIGHADDR = "00000000000000000000000000000000"
	C_NUM_BANKS_MEM = 2
	C_NUM_CHANNELS = 2
	C_NUM_CLK_PAIRS = 4
	C_PRIORITY_MODE = 0
	C_REG_DIMM = 0
	C_SIM_INIT_TIME_PS = 100000000
	C_TIMEOUT = 16
	C_USE_OPEN_ROW_MNGT = 0
	C_XCL0_LINESIZE = 4
	C_XCL0_WRITEXFER = 1
	C_XCL1_LINESIZE = 4
	C_XCL1_WRITEXFER = 1
	C_XCL2_LINESIZE = 4
	C_XCL2_WRITEXFER = 1
	C_XCL3_LINESIZE = 4
	C_XCL3_WRITEXFER = 1
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/hdl/vhdl/mch_opb_ddr.vhd" line 961: Unconnected output port 'Bus2IP_Clk' of component 'mch_opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/hdl/vhdl/mch_opb_ddr.vhd" line 961: Unconnected output port 'Bus2IP_Reset' of component 'mch_opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/hdl/vhdl/mch_opb_ddr.vhd" line 961: Unconnected output port 'IP2INTC_Irpt' of component 'mch_opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/hdl/vhdl/mch_opb_ddr.vhd" line 961: Unconnected output port 'Bus2IP_CE' of component 'mch_opb_ipif'.
    Set property "REGISTER_DUPLICATION = yes" for signal <Bus2IP_Addr> in unit <mch_opb_ipif>.
    Set property "REGISTER_DUPLICATION = yes" for signal <Bus2IP_RdReq> in unit <mch_opb_ipif>.
    Set property "REGISTER_DUPLICATION = yes" for signal <Bus2IP_WrReq> in unit <mch_opb_ipif>.
    Set property "REGISTER_DUPLICATION = yes" for signal <Bus2IP_Burst> in unit <mch_opb_ipif>.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/hdl/vhdl/mch_opb_ddr.vhd" line 1076: Unconnected output port 'ECC_chk_bits_rd' of component 'ddr_controller'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/hdl/vhdl/mch_opb_ddr.vhd" line 1076: Unconnected output port 'IP2Bus_Busy' of component 'ddr_controller'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/hdl/vhdl/mch_opb_ddr.vhd" line 1076: Unconnected output port 'DDR_DM_ECC' of component 'ddr_controller'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/hdl/vhdl/mch_opb_ddr.vhd" line 1076: Unconnected output port 'DDR_DQ_ECC_o' of component 'ddr_controller'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/hdl/vhdl/mch_opb_ddr.vhd" line 1076: Unconnected output port 'DDR_DQ_ECC_t' of component 'ddr_controller'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/hdl/vhdl/mch_opb_ddr.vhd" line 1076: Unconnected output port 'DDR_DQS_ECC_o' of component 'ddr_controller'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/hdl/vhdl/mch_opb_ddr.vhd" line 1076: Unconnected output port 'DDR_DQS_ECC_t' of component 'ddr_controller'.
Entity <mch_opb_ddr> analyzed. Unit <mch_opb_ddr> generated.

Analyzing generic Entity <mch_opb_ipif> in library <mch_opb_ipif_v1_00_e> (Architecture <implementation>).
	C_DAG_ADDR_STEP_ARRAY = (4,4,4,4)
	C_DAG_ADDR_WRAP_ARRAY = ("0000000000000000000000000000000000000000000000001111111111111111",
	                         "0000000000000000000000000000000000000000000000001111111111111111",
	                         "0000000000000000000000000000000000000000000000001111111111111111",
	                         "0000000000000000000000000000000000000000000000001111111111111111")
	C_DAG_BURSTSIZE_ARRAY = (16,16,16,16)
	C_FAMILY = "virtex2p"
	C_INCLUDE_OPB_IPIF = 1
	C_INCLUDE_TIMEOUT_CNTR = 0
	C_IP_INTR_MODE_ARRAY = (0,0)
	C_MCH_ACCESSBUF_DEPTH_ARRAY = (16,16,16,16)
	C_MCH_OPB_AWIDTH = 32
	C_MCH_OPB_DWIDTH = 32
	C_MCH_PROTOCOL_ARRAY = (0,0,0,0)
	C_MCH_RDDATABUF_DEPTH_ARRAY = (16,16,16,16)
	C_MCH_USERIP_ADDRRANGE_ARRAY = ("0000000000000000000000000000000001100000000000000000000000000000",
	                                "0000000000000000000000000000000001101111111111111111111111111111",
	                                "0000000000000000000000000000000001110000000000000000000000000000",
	                                "0000000000000000000000000000000001111111111111111111111111111111")
	C_NUM_CHANNELS = 2
	C_OPB_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001100000000000000000000000000000",
	                              "0000000000000000000000000000000001101111111111111111111111111111",
	                              "0000000000000000000000000000000001110000000000000000000000000000",
	                              "0000000000000000000000000000000001111111111111111111111111111111")
	C_OPB_ARD_DWIDTH_ARRAY = (32,32)
	C_OPB_ARD_ID_ARRAY = (100,101)
	C_OPB_ARD_NUM_CE_ARRAY = (1,1)
	C_OPB_DEV_BURST_ENABLE = 0
	C_OPB_INCLUDE_ADDR_CNTR = 0
	C_OPB_INCLUDE_WR_BUF = 0
	C_OPB_PIPELINE_MODEL = 7
	C_PRIORITY_MODE = 0
	C_TIMEOUT = 16
	C_XCL_LINESIZE_ARRAY = (4,4,4,4)
	C_XCL_WRITEXFER_ARRAY = (1,1,1,1)
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/mch_opb_ipif.vhd" line 553: Unconnected output port 'RFIFO2IP_AlmostFull' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/mch_opb_ipif.vhd" line 553: Unconnected output port 'RFIFO2IP_Full' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/mch_opb_ipif.vhd" line 553: Unconnected output port 'RFIFO2IP_Vacancy' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/mch_opb_ipif.vhd" line 553: Unconnected output port 'RFIFO2IP_WrAck' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/mch_opb_ipif.vhd" line 553: Unconnected output port 'WFIFO2IP_AlmostEmpty' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/mch_opb_ipif.vhd" line 553: Unconnected output port 'WFIFO2IP_Data' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/mch_opb_ipif.vhd" line 553: Unconnected output port 'WFIFO2IP_Empty' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/mch_opb_ipif.vhd" line 553: Unconnected output port 'WFIFO2IP_Occupancy' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/mch_opb_ipif.vhd" line 553: Unconnected output port 'WFIFO2IP_RdAck' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/mch_opb_ipif.vhd" line 553: Unconnected output port 'Bus2IP_Freeze' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/mch_opb_ipif.vhd" line 764: Unconnected output port 'Addr_arb_cycle' of component 'arb_mux_demux'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/mch_opb_ipif.vhd" line 764: Unconnected output port 'Data_arb_cycle' of component 'arb_mux_demux'.
Entity <mch_opb_ipif> analyzed. Unit <mch_opb_ipif> generated.

Analyzing generic Entity <opb_ipif> in library <opb_ipif_v3_01_c> (Architecture <imp>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001100000000000000000000000000000",
	                          "0000000000000000000000000000000001101111111111111111111111111111",
	                          "0000000000000000000000000000000001110000000000000000000000000000",
	                          "0000000000000000000000000000000001111111111111111111111111111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32,32)
	C_ARD_ID_ARRAY = (100,101)
	C_ARD_NUM_CE_ARRAY = (1,1)
	C_DEV_BLK_ID = 0
	C_DEV_BURST_ENABLE = 0
	C_DEV_MIR_ENABLE = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_ADDR_CNTR = 0
	C_INCLUDE_WR_BUF = 0
	C_IP_INTR_MODE_ARRAY = (0,0)
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_PIPELINE_MODEL = 7
Entity <opb_ipif> analyzed. Unit <opb_ipif> generated.

Analyzing generic Entity <opb_bam> in library <opb_ipif_v3_01_c> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001100000000000000000000000000000",
	                          "0000000000000000000000000000000001101111111111111111111111111111",
	                          "0000000000000000000000000000000001110000000000000000000000000000",
	                          "0000000000000000000000000000000001111111111111111111111111111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32,32)
	C_ARD_ID_ARRAY = (100,101)
	C_ARD_NUM_CE_ARRAY = (1,1)
	C_DEV_BLK_ID = 0
	C_DEV_BURST_ENABLE = 0
	C_DEV_MIR_ENABLE = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_ADDR_CNTR = 0
	C_INCLUDE_WR_BUF = 0
	C_IP_INTR_MODE_ARRAY = (0,0)
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_PIPELINE_MODEL = 7
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1610 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_bam.vhd" line 2260: Width mismatch. <next_bit> has a width of 93 bits but assigned expression is 3-bit wide.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_bam.vhd" line 2319: Unconnected output port 'Rd_Data_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_bam.vhd" line 2319: Unconnected output port 'BE_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_bam.vhd" line 2345: Unconnected output port 'Wr_Data_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_bam.vhd" line 2345: Unconnected output port 'Rd_Data_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_bam.vhd" line 2368: Unconnected output port 'Wr_Data_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_bam.vhd" line 2368: Unconnected output port 'BE_Out' of component 'IPIF_Steer'.
INFO:Xst:2679 - Register <opb_seqaddr_s0> in unit <opb_bam> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <opb_seqaddr_d1> in unit <opb_bam> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bus2ip_rdreq_s1> in unit <opb_bam> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bus2ip_wrreq_s1> in unit <opb_bam> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <opb_seqaddr_s0_d1> in unit <opb_bam> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bus2ip_burst_s1> in unit <opb_bam> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <last_burstrd_xferack_d1> in unit <opb_bam> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <last_burstrd_xferack_d2> in unit <opb_bam> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bus2ip_burst_s1_d1> in unit <opb_bam> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <opb_bam> analyzed. Unit <opb_bam> generated.

Analyzing generic Entity <pselect.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 3
	C_AW = 32
	C_BAR = "01100000000000000000000000000000"
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.1> analyzed. Unit <pselect.1> generated.

Analyzing generic Entity <pselect.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 1
	C_AW = 29
	C_BAR = "00000000000000000000000000000"
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.2> analyzed. Unit <pselect.2> generated.

Analyzing generic Entity <pselect.3> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 1
	C_AW = 29
	C_BAR = "10000000000000000000000000000"
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.3> analyzed. Unit <pselect.3> generated.

Analyzing generic Entity <IPIF_Steer> in library <proc_common_v2_00_a> (Architecture <IMP>).
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32
Entity <IPIF_Steer> analyzed. Unit <IPIF_Steer> generated.

Analyzing generic Entity <ipic_pipe.1> in library <mch_opb_ipif_v1_00_e> (Architecture <imp>).
	C_INCLUDE_BURST = 0
	C_MCH_OPB_AWIDTH = 32
	C_MCH_OPB_DWIDTH = 32
	C_NUM_OPB_CE = 2
	C_NUM_OPB_CS = 2
Entity <ipic_pipe.1> analyzed. Unit <ipic_pipe.1> generated.

Analyzing generic Entity <arb_mux_demux> in library <mch_opb_ipif_v1_00_e> (Architecture <implementation>).
	C_FAMILY = "virtex2p"
	C_INCLUDE_OPB_IPIF = 1
	C_INCLUDE_WR_BUF = 0
	C_MCH_OPB_AWIDTH = 32
	C_MCH_OPB_DWIDTH = 32
	C_NUM_CHANNELS = 2
	C_NUM_MCH_CS = 2
	C_NUM_OPB_CE = 2
	C_NUM_OPB_CS = 2
	C_PRIORITY_MODE = 0
Entity <arb_mux_demux> analyzed. Unit <arb_mux_demux> generated.

Analyzing generic Entity <arbitration_logic> in library <mch_opb_ipif_v1_00_e> (Architecture <implementation>).
	C_FAMILY = "virtex2p"
	C_INCLUDE_OPB_IPIF = 1
	C_INCLUDE_WR_BUF = 0
	C_NUM_CHANNELS = 2
	C_NUM_MASTERS = 3
	C_NUM_MCH_CS = 2
	C_NUM_OPB_CS = 2
	C_PRIORITY_MODE = 0
WARNING:Xst:819 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/arbitration_logic.vhd" line 1086: The following signals are missing in the process sensitivity list:
   cs_equal.
Entity <arbitration_logic> analyzed. Unit <arbitration_logic> generated.

Analyzing generic Entity <or_muxcy.1> in library <proc_common_v2_00_a> (Architecture <implementation>).
	C_NUM_BITS = 2
Entity <or_muxcy.1> analyzed. Unit <or_muxcy.1> generated.

Analyzing generic Entity <or_muxcy.2> in library <proc_common_v2_00_a> (Architecture <implementation>).
	C_NUM_BITS = 3
Entity <or_muxcy.2> analyzed. Unit <or_muxcy.2> generated.

Analyzing generic Entity <mux_onehot_f.3> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_DW = 2
	C_FAMILY = "virtex2p"
	C_NB = 3
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
Entity <mux_onehot_f.3> analyzed. Unit <mux_onehot_f.3> generated.

Analyzing generic Entity <addr_data_mux_demux> in library <mch_opb_ipif_v1_00_e> (Architecture <implementation>).
	C_FAMILY = "virtex2p"
	C_INCLUDE_OPB_IPIF = 1
	C_MCH_OPB_AWIDTH = 32
	C_MCH_OPB_DWIDTH = 32
	C_NUM_CHANNELS = 2
	C_NUM_MASTERS = 3
	C_NUM_MCH_CS = 2
	C_NUM_OPB_CE = 2
	C_NUM_OPB_CS = 2
Entity <addr_data_mux_demux> analyzed. Unit <addr_data_mux_demux> generated.

Analyzing generic Entity <mux_onehot_f.4> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_DW = 32
	C_FAMILY = "virtex2p"
	C_NB = 3
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
Entity <mux_onehot_f.4> analyzed. Unit <mux_onehot_f.4> generated.

Analyzing generic Entity <mux_onehot_f.5> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_DW = 1
	C_FAMILY = "virtex2p"
	C_NB = 3
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
Entity <mux_onehot_f.5> analyzed. Unit <mux_onehot_f.5> generated.

Analyzing generic Entity <mux_onehot_f.6> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_DW = 4
	C_FAMILY = "virtex2p"
	C_NB = 3
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
Entity <mux_onehot_f.6> analyzed. Unit <mux_onehot_f.6> generated.

Analyzing generic Entity <opb_retry_toutsup> in library <mch_opb_ipif_v1_00_e> (Architecture <implementation>).
	C_NUM_MASTERS = 3
Entity <opb_retry_toutsup> analyzed. Unit <opb_retry_toutsup> generated.

Analyzing generic Entity <mch_interface> in library <mch_opb_ipif_v1_00_e> (Architecture <implementation>).
	C_FAMILY = "virtex2p"
	C_MCH_ACCESSBUF_DEPTH = 16
	C_MCH_OPB_AWIDTH = 32
	C_MCH_OPB_DWIDTH = 32
	C_MCH_PROTOCOL = 0
	C_MCH_RDDATABUF_DEPTH = 16
	C_MCH_USERIP_ADDRRANGE_ARRAY = ("0000000000000000000000000000000001100000000000000000000000000000",
	                                "0000000000000000000000000000000001101111111111111111111111111111",
	                                "0000000000000000000000000000000001110000000000000000000000000000",
	                                "0000000000000000000000000000000001111111111111111111111111111111")
	C_XCL_LINESIZE = 4
	C_XCL_WRITEXFER = 1
Entity <mch_interface> analyzed. Unit <mch_interface> generated.

Analyzing generic Entity <access_buffer> in library <mch_opb_ipif_v1_00_e> (Architecture <implementation>).
	C_FAMILY = "virtex2p"
	C_MCH_ACCESSBUF_DEPTH = 16
	C_MCH_OPB_DWIDTH = 32
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/access_buffer.vhd" line 223: Unconnected output port 'FIFO_Full' of component 'srl_fifo_f'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
Entity <access_buffer> analyzed. Unit <access_buffer> generated.

Analyzing generic Entity <srl_fifo_f.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_DEPTH = 16
	C_DWIDTH = 33
	C_FAMILY = "virtex2p"
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_f.vhd" line 111: Unconnected output port 'Underflow' of component 'srl_fifo_rbu_f'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_f.vhd" line 111: Unconnected output port 'Overflow' of component 'srl_fifo_rbu_f'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
Entity <srl_fifo_f.2> analyzed. Unit <srl_fifo_f.2> generated.

Analyzing generic Entity <srl_fifo_rbu_f.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_DEPTH = 16
	C_DWIDTH = 33
	C_FAMILY = "virtex2p"
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
Entity <srl_fifo_rbu_f.2> analyzed. Unit <srl_fifo_rbu_f.2> generated.

Analyzing generic Entity <cntr_incr_decr_addn_f> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_FAMILY = "virtex2p"
	C_SIZE = 5
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I> in unit <cntr_incr_decr_addn_f>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I> in unit <cntr_incr_decr_addn_f>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> in unit <cntr_incr_decr_addn_f>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> in unit <cntr_incr_decr_addn_f>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> in unit <cntr_incr_decr_addn_f>.
Entity <cntr_incr_decr_addn_f> analyzed. Unit <cntr_incr_decr_addn_f> generated.

Analyzing generic Entity <dynshreg_f.2> in library <proc_common_v2_00_a> (Architecture <behavioral>).
	C_DEPTH = 16
	C_DWIDTH = 33
	C_FAMILY = "virtex2p"
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
Entity <dynshreg_f.2> analyzed. Unit <dynshreg_f.2> generated.

Analyzing generic Entity <readdata_buffer> in library <mch_opb_ipif_v1_00_e> (Architecture <implementation>).
	C_FAMILY = "virtex2p"
	C_MCH_OPB_DWIDTH = 32
	C_MCH_RDDATABUF_DEPTH = 16
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/readdata_buffer.vhd" line 238: Unconnected output port 'Addr' of component 'srl_fifo_f'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
Entity <readdata_buffer> analyzed. Unit <readdata_buffer> generated.

Analyzing generic Entity <chnl_logic> in library <mch_opb_ipif_v1_00_e> (Architecture <implementation>).
	C_MCH_OPB_AWIDTH = 32
	C_MCH_OPB_DWIDTH = 32
	C_MCH_PROTOCOL = 0
	C_XCL_LINESIZE = 4
	C_XCL_WRITEXFER = 1
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
Entity <chnl_logic> analyzed. Unit <chnl_logic> generated.

Analyzing generic Entity <ld_arith_reg.3> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_ADD_SUB_NOT = true
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 2
	C_REG_WIDTH = 2
	C_RESET_VALUE = "00"
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.3> analyzed. Unit <ld_arith_reg.3> generated.

Analyzing generic Entity <addr_be_gen> in library <mch_opb_ipif_v1_00_e> (Architecture <implementation>).
	C_MCH_OPB_AWIDTH = 32
	C_MCH_OPB_DWIDTH = 32
	C_MCH_PROTOCOL = 0
	C_XCL_LINESIZE = 4
	C_XCL_WRITEXFER = 1
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
INFO:Xst:1561 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/addr_be_gen.vhd" line 361: Mux is complete : default of case is discarded
Entity <addr_be_gen> analyzed. Unit <addr_be_gen> generated.

Analyzing generic Entity <direct_path_cntr_ai> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_WIDTH = 4
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[3].FDE_i1> in unit <direct_path_cntr_ai>.
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[2].FDE_i1> in unit <direct_path_cntr_ai>.
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[1].FDE_i1> in unit <direct_path_cntr_ai>.
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[0].FDE_i1> in unit <direct_path_cntr_ai>.
Entity <direct_path_cntr_ai> analyzed. Unit <direct_path_cntr_ai> generated.

Analyzing generic Entity <ipic_logic> in library <mch_opb_ipif_v1_00_e> (Architecture <implementation>).
	C_MCH_OPB_AWIDTH = 32
	C_MCH_OPB_DWIDTH = 32
	C_MCH_USERIP_ADDRRANGE_ARRAY = ("0000000000000000000000000000000001100000000000000000000000000000",
	                                "0000000000000000000000000000000001101111111111111111111111111111",
	                                "0000000000000000000000000000000001110000000000000000000000000000",
	                                "0000000000000000000000000000000001111111111111111111111111111111")
	C_XCL_WRITEXFER = 1
Entity <ipic_logic> analyzed. Unit <ipic_logic> generated.

Analyzing generic Entity <pselect.4> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 32
	C_BAR = "01100000000000000000000000000000"
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.4> analyzed. Unit <pselect.4> generated.

Analyzing generic Entity <pselect.5> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 32
	C_BAR = "01110000000000000000000000000000"
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.5> analyzed. Unit <pselect.5> generated.

Analyzing generic Entity <ddr_controller> in library <ddr_v2_01_c> (Architecture <imp>).
	C_CLK_PERIOD = 10000
	C_DDR_ASYNC_SUPPORT = 0
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_BRST_SIZE = 2
	C_DDR_CAS_LAT = 2
	C_DDR_COL_AWIDTH = 10
	C_DDR_DWIDTH = 64
	C_DDR_TMRD = 20000
	C_DDR_TRAS = 60000
	C_DDR_TRC = 90000
	C_DDR_TRCD = 30000
	C_DDR_TREFI = 7800000
	C_DDR_TRFC = 100000
	C_DDR_TRP = 30000
	C_DDR_TRRD = 20000
	C_DDR_TWR = 20000
	C_DDR_TWTR = 1
	C_DDR_TXSR = 80000
	C_EXTRA_TSU = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_BURSTS = 1
	C_INCLUDE_DDR_PIPE = 1
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 32
	C_NUM_BANKS_MEM = 2
	C_NUM_CLK_PAIRS = 4
	C_OPB_BUS = 1
	C_PLB_BUS = 0
	C_REG_DIMM = 0
	C_SIM_INIT_TIME_PS = 100000000
	C_USE_OPEN_ROW_MNGT = 0
	NUM_ECC_BITS = 1
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2074: Unconnected output port 'DQ_ECC_oe_cmb' of component 'command_statemachine'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2074: Unconnected output port 'DQS_ECC_oe_cmb' of component 'command_statemachine'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2074: Unconnected output port 'DQS_ECC_rst' of component 'command_statemachine'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2074: Unconnected output port 'DQS_ECC_setrst' of component 'command_statemachine'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2169: Unconnected output port 'Write_data_ecc' of component 'data_statemachine'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2169: Unconnected output port 'Write_data_ecc_mask' of component 'data_statemachine'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2211: Unconnected output port 'DDR_ReadData_ECC' of component 'io_registers'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2211: Unconnected output port 'DDR_DQ_ECC_o' of component 'io_registers'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2211: Unconnected output port 'DDR_DQ_ECC_t' of component 'io_registers'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2211: Unconnected output port 'DDR_DM_ECC' of component 'io_registers'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2211: Unconnected output port 'DDR_DQS_ECC_o' of component 'io_registers'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2211: Unconnected output port 'DDR_DQS_ECC_t' of component 'io_registers'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2211: Unconnected output port 'DDR_Read_DQS_ECC' of component 'io_registers'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2283: Unconnected output port 'ECC_chk_bits_rd_out' of component 'ipic_if'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2283: Unconnected output port 'ECC_chk_bits_wr_out' of component 'ipic_if'.
    Set property "REGISTER_DUPLICATION = yes" for signal <Burst> in unit <ipic_if>.
    Set property "REGISTER_DUPLICATION = yes" for signal <Same_row> in unit <ipic_if>.
    Set property "REGISTER_DUPLICATION = yes" for signal <Same_bank> in unit <ipic_if>.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2357: Unconnected output port 'ECC_chk_bits_rd' of component 'read_data_path'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2582: Unconnected output port 'DDR_Write_data_ecc_en' of component 'reg_unreg'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2582: Unconnected output port 'DDR_Write_data_ecc' of component 'reg_unreg'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2582: Unconnected output port 'DDR_Write_dqs_ecc_en' of component 'reg_unreg'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2582: Unconnected output port 'DDR_Write_data_ecc_mask' of component 'reg_unreg'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2582: Unconnected output port 'DDR_DQS_ecc_oe' of component 'reg_unreg'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2582: Unconnected output port 'DDR_DQ_ecc_oe_cmb' of component 'reg_unreg'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2582: Unconnected output port 'DDR_DQS_ecc_rst' of component 'reg_unreg'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd" line 2582: Unconnected output port 'DDR_DQS_ecc_setrst' of component 'reg_unreg'.
Entity <ddr_controller> analyzed. Unit <ddr_controller> generated.

Analyzing generic Entity <init_statemachine> in library <ddr_v2_01_c> (Architecture <imp>).
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_BRST_SIZE = 2
	C_DDR_CAS_LAT = 2
	C_NUM_BANKS_MEM = 2
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
Entity <init_statemachine> analyzed. Unit <init_statemachine> generated.

Analyzing generic Entity <counters> in library <ddr_v2_01_c> (Architecture <imp>).
	C_200CK_CNT = "000000011000111"
	C_200US_CNT = "100111000011111"
	C_BRSTCNT = "0"
	C_BRSTCNT_WIDTH = 1
	C_CASLAT = 2
	C_CASLATCNT = "1"
	C_CASLATCNT_WIDTH = 1
	C_CMDCNT = "0"
	C_DDR_BRST_SIZE = 2
	C_MRDCNT = "1"
	C_MRDCNT_WIDTH = 1
	C_RASCNT = "101"
	C_RASCNT_WIDTH = 3
	C_RCCNT = "1000"
	C_RCCNT_WIDTH = 4
	C_RCDCNT = "10"
	C_RCDCNT_WIDTH = 2
	C_REFICNT = "000001011101011"
	C_REFICNT_WIDTH = 15
	C_RFCCNT = "1001"
	C_RFCCNT_WIDTH = 4
	C_RPCNT = "10"
	C_RPCNT_WIDTH = 2
	C_RRDCNT = "1"
	C_RRDCNT_WIDTH = 1
	C_WRCNT = "1"
	C_WRCNT_WIDTH = 1
	C_XSRCNT = "111"
	C_XSRCNT_WIDTH = 3
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/counters.vhd" line 406: Unconnected output port 'Carry_Out' of component 'Counter'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/counters.vhd" line 445: Unconnected output port 'Carry_Out' of component 'Counter'.
WARNING:Xst:1610 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/counters.vhd" line 286: Width mismatch. <end_vec0> has a width of 4 bits but assigned expression is 5-bit wide.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/counters.vhd" line 483: Unconnected output port 'Carry_Out' of component 'Counter'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/counters.vhd" line 521: Unconnected output port 'Carry_Out' of component 'Counter'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/counters.vhd" line 559: Unconnected output port 'Carry_Out' of component 'Counter'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/counters.vhd" line 598: Unconnected output port 'Carry_Out' of component 'Counter'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/counters.vhd" line 638: Unconnected output port 'Carry_Out' of component 'Counter'.
WARNING:Xst:1610 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/counters.vhd" line 286: Width mismatch. <end_vec5> has a width of 3 bits but assigned expression is 4-bit wide.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/counters.vhd" line 723: Unconnected output port 'Carry_Out' of component 'Counter'.
WARNING:Xst:1610 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/counters.vhd" line 286: Width mismatch. <end_vec6> has a width of 3 bits but assigned expression is 4-bit wide.
Entity <counters> analyzed. Unit <counters> generated.

Analyzing generic Entity <Counter.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_NUM_BITS = 2
    Set user-defined property "INIT =  0" for instance <CARRY_OUT_I> in unit <Counter.1>.
Entity <Counter.1> analyzed. Unit <Counter.1> generated.

Analyzing Entity <counter_bit> in library <proc_common_v2_00_a> (Architecture <imp>).
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 126: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  36C6" for instance <I_ALU_LUT> in unit <counter_bit>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 137: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 144: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 150: Instantiating black box module <FDRE>.
Entity <counter_bit> analyzed. Unit <counter_bit> generated.

Analyzing generic Entity <Counter.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_NUM_BITS = 4
    Set user-defined property "INIT =  0" for instance <CARRY_OUT_I> in unit <Counter.2>.
Entity <Counter.2> analyzed. Unit <Counter.2> generated.

Analyzing generic Entity <Counter.3> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_NUM_BITS = 1
    Set user-defined property "INIT =  0" for instance <CARRY_OUT_I> in unit <Counter.3>.
Entity <Counter.3> analyzed. Unit <Counter.3> generated.

Analyzing generic Entity <Counter.4> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_NUM_BITS = 3
    Set user-defined property "INIT =  0" for instance <CARRY_OUT_I> in unit <Counter.4>.
Entity <Counter.4> analyzed. Unit <Counter.4> generated.

Analyzing generic Entity <ld_arith_reg.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 15
	C_REG_WIDTH = 15
	C_RESET_VALUE = "100111000011111"
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
Entity <ld_arith_reg.1> analyzed. Unit <ld_arith_reg.1> generated.

Analyzing generic Entity <ld_arith_reg.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 1
	C_REG_WIDTH = 1
	C_RESET_VALUE = "0"
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.2> analyzed. Unit <ld_arith_reg.2> generated.

Analyzing generic Entity <clock_gen> in library <ddr_v2_01_c> (Architecture <imp>).
	C_FAMILY = "virtex2p"
	C_NUM_CLK_PAIRS = 4
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLKN_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLKN_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLKN_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLKN_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[3].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[3].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[3].DDR_CLKN_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[3].DDR_CLKN_REG_I> in unit <clock_gen>.
Entity <clock_gen> analyzed. Unit <clock_gen> generated.

Analyzing generic Entity <multiple_datawidth> in library <ddr_v2_01_c> (Architecture <imp>).
	C_DDR_DWIDTH = 64
	C_FAMILY = "virtex2p"
	C_FIFO_DEPTH = 16
	C_IPIF_DWIDTH = 32
INFO:Xst:1561 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/multiple_datawidth.vhd" line 295: Mux is complete : default of case is discarded
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/multiple_datawidth.vhd" line 393: Unconnected output port 'FIFO_Full' of component 'srl_fifo_f'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/multiple_datawidth.vhd" line 393: Unconnected output port 'Addr' of component 'srl_fifo_f'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
INFO:Xst:1561 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/multiple_datawidth.vhd" line 443: Mux is complete : default of case is discarded
Entity <multiple_datawidth> analyzed. Unit <multiple_datawidth> generated.

Analyzing generic Entity <srl_fifo_f.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_DEPTH = 16
	C_DWIDTH = 2
	C_FAMILY = "virtex2p"
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_f.vhd" line 111: Unconnected output port 'Underflow' of component 'srl_fifo_rbu_f'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_f.vhd" line 111: Unconnected output port 'Overflow' of component 'srl_fifo_rbu_f'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
Entity <srl_fifo_f.1> analyzed. Unit <srl_fifo_f.1> generated.

Analyzing generic Entity <srl_fifo_rbu_f.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_DEPTH = 16
	C_DWIDTH = 2
	C_FAMILY = "virtex2p"
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
Entity <srl_fifo_rbu_f.1> analyzed. Unit <srl_fifo_rbu_f.1> generated.

Analyzing generic Entity <dynshreg_f.1> in library <proc_common_v2_00_a> (Architecture <behavioral>).
	C_DEPTH = 16
	C_DWIDTH = 2
	C_FAMILY = "virtex2p"
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
Entity <dynshreg_f.1> analyzed. Unit <dynshreg_f.1> generated.

Analyzing generic Entity <command_statemachine> in library <ddr_v2_01_c> (Architecture <imp>).
	C_DDR_ASYNC_SUPPORT = 0
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_COL_AWIDTH = 10
	C_DDR_DWIDTH = 64
	C_FAMILY = "virtex2p"
	C_INCLUDE_BURSTS = 1
	C_INCLUDE_ECC_SUPPORT = 0
	C_NUM_BANKS_MEM = 2
	C_OPB_BUS = 1
	C_PLB_BUS = 0
	C_REG_DIMM = 0
	C_USE_OPEN_ROW_MNGT = 0
Entity <command_statemachine> analyzed. Unit <command_statemachine> generated.

Analyzing generic Entity <mux_onehot_f.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_DW = 13
	C_FAMILY = "virtex2p"
	C_NB = 4
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" line 211: Instantiating black box module <MUXCY>.
Entity <mux_onehot_f.1> analyzed. Unit <mux_onehot_f.1> generated.

Analyzing generic Entity <mux_onehot_f.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_DW = 2
	C_FAMILY = "virtex2p"
	C_NB = 2
Entity <mux_onehot_f.2> analyzed. Unit <mux_onehot_f.2> generated.

Analyzing generic Entity <data_statemachine> in library <ddr_v2_01_c> (Architecture <imp>).
	C_DDR_DWIDTH = 64
	C_INCLUDE_BURSTS = 1
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_DWIDTH = 128
	NUM_ECC_BITS = 1
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/data_statemachine.vhd" line 695: Unconnected output port 'Carry_Out' of component 'Counter'.
Entity <data_statemachine> analyzed. Unit <data_statemachine> generated.

Analyzing generic Entity <io_registers> in library <ddr_v2_01_c> (Architecture <imp>).
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_DWIDTH = 64
	C_EXTRA_TSU = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_DWIDTH = 128
	C_NUM_BANKS_MEM = 2
	NUM_ECC_BITS = 1
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[0].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[0].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[0].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[0].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[1].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[1].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[1].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[1].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[2].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[2].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[2].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[2].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[3].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[3].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[3].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[3].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[4].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[4].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[4].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[4].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[5].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[5].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[5].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[5].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[6].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[6].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[6].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[6].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[7].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[7].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[7].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[7].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[8].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[8].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[8].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[8].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[9].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[9].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[9].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[9].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[10].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[10].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[10].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[10].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[11].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[11].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[11].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[11].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[12].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[12].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[12].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[12].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[13].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[13].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[13].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[13].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[14].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[14].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[14].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[14].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[15].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[15].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[15].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[15].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[16].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[16].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[16].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[16].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[17].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[17].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[17].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[17].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[18].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[18].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[18].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[18].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[19].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[19].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[19].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[19].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[20].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[20].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[20].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[20].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[21].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[21].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[21].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[21].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[22].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[22].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[22].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[22].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[23].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[23].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[23].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[23].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[24].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[24].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[24].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[24].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[25].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[25].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[25].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[25].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[26].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[26].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[26].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[26].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[27].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[27].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[27].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[27].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[28].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[28].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[28].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[28].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[29].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[29].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[29].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[29].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[30].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[30].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[30].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[30].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[31].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[31].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[31].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[31].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[32].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[32].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[32].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[32].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[33].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[33].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[33].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[33].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[34].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[34].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[34].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[34].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[35].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[35].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[35].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[35].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[36].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[36].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[36].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[36].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[37].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[37].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[37].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[37].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[38].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[38].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[38].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[38].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[39].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[39].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[39].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[39].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[40].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[40].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[40].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[40].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[41].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[41].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[41].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[41].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[42].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[42].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[42].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[42].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[43].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[43].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[43].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[43].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[44].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[44].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[44].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[44].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[45].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[45].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[45].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[45].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[46].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[46].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[46].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[46].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[47].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[47].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[47].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[47].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[48].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[48].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[48].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[48].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[49].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[49].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[49].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[49].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[50].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[50].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[50].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[50].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[51].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[51].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[51].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[51].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[52].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[52].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[52].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[52].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[53].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[53].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[53].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[53].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[54].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[54].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[54].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[54].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[55].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[55].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[55].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[55].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[56].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[56].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[56].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[56].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[57].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[57].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[57].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[57].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[58].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[58].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[58].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[58].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[59].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[59].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[59].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[59].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[60].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[60].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[60].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[60].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[61].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[61].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[61].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[61].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[62].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[62].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[62].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[62].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[63].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[63].DDR_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[63].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[63].DDR_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[0].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[0].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[1].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[1].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[2].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[2].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[3].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[3].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[4].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[4].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[5].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[5].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[6].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[6].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[7].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[7].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[8].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[8].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[9].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[9].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[10].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[10].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[11].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[11].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[12].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[12].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_BANKADDR_REG_GEN[0].DDR_BANKADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_BANKADDR_REG_GEN[0].DDR_BANKADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_BANKADDR_REG_GEN[1].DDR_BANKADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_BANKADDR_REG_GEN[1].DDR_BANKADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_CSN_REG_GEN[0].DDR_CSN_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_CSN_REG_GEN[0].DDR_CSN_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_CSN_REG_GEN[1].DDR_CSN_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_CSN_REG_GEN[1].DDR_CSN_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_RASN_REG> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_RASN_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_CASN_REG> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_CASN_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_WEN_REG> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_WEN_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.RD_DATAEN_SYNC_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.RD_DQSCE_SYNC_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[0].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[0].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[0].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[0].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[1].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[1].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[1].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[1].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[2].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[2].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[2].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[2].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[3].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[3].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[3].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[3].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[4].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[4].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[4].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[4].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[5].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[5].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[5].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[5].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[6].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[6].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[6].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[6].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[7].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[7].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[7].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[7].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[8].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[8].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[8].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[8].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[9].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[9].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[9].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[9].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[10].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[10].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[10].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[10].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[11].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[11].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[11].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[11].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[12].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[12].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[12].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[12].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[13].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[13].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[13].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[13].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[14].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[14].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[14].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[14].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[15].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[15].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[15].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[15].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[16].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[16].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[16].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[16].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[17].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[17].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[17].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[17].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[18].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[18].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[18].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[18].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[19].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[19].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[19].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[19].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[20].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[20].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[20].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[20].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[21].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[21].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[21].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[21].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[22].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[22].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[22].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[22].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[23].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[23].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[23].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[23].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[24].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[24].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[24].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[24].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[25].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[25].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[25].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[25].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[26].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[26].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[26].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[26].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[27].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[27].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[27].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[27].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[28].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[28].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[28].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[28].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[29].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[29].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[29].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[29].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[30].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[30].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[30].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[30].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[31].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[31].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[31].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[31].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[32].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[32].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[32].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[32].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[33].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[33].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[33].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[33].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[34].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[34].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[34].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[34].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[35].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[35].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[35].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[35].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[36].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[36].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[36].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[36].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[37].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[37].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[37].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[37].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[38].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[38].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[38].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[38].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[39].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[39].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[39].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[39].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[40].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[40].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[40].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[40].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[41].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[41].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[41].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[41].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[42].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[42].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[42].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[42].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[43].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[43].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[43].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[43].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[44].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[44].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[44].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[44].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[45].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[45].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[45].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[45].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[46].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[46].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[46].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[46].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[47].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[47].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[47].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[47].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[48].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[48].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[48].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[48].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[49].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[49].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[49].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[49].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[50].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[50].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[50].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[50].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[51].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[51].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[51].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[51].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[52].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[52].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[52].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[52].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[53].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[53].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[53].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[53].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[54].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[54].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[54].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[54].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[55].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[55].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[55].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[55].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[56].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[56].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[56].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[56].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[57].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[57].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[57].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[57].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[58].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[58].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[58].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[58].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[59].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[59].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[59].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[59].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[60].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[60].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[60].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[60].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[61].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[61].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[61].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[61].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[62].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[62].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[62].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[62].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[0].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[0].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[1].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[1].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[2].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[2].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[4].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[4].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[5].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[5].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[6].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[6].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG> in unit <io_registers>.
Entity <io_registers> analyzed. Unit <io_registers> generated.

Analyzing generic Entity <ipic_if> in library <ddr_v2_01_c> (Architecture <imp>).
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_COL_AWIDTH = 10
	C_DDR_DWIDTH = 64
	C_FAMILY = "virtex2p"
	C_INCLUDE_BURSTS = 1
	C_INCLUDE_DDR_PIPE = 1
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 32
	C_NUM_BANKS_MEM = 2
	IPIF_DDR_DIFF = 2
	NUM_ECC_BITS = 1
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ipic_if.vhd" line 827: Unconnected output port 'Pipe2Bus_ErrAck' of component 'ipic_pipe'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ipic_if.vhd" line 827: Unconnected output port 'Pipe2Bus_Retry' of component 'ipic_pipe'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ipic_if.vhd" line 827: Unconnected output port 'Pipe2Bus_ToutSup' of component 'ipic_pipe'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ipic_if.vhd" line 827: Unconnected output port 'Pipe2Bus_PostedWrInh' of component 'ipic_pipe'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ipic_if.vhd" line 827: Unconnected output port 'Pipe2IP_Addr' of component 'ipic_pipe'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ipic_if.vhd" line 827: Unconnected output port 'Pipe2IP_AddrValid' of component 'ipic_pipe'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ipic_if.vhd" line 827: Unconnected output port 'Pipe2IP_RNW' of component 'ipic_pipe'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ipic_if.vhd" line 827: Unconnected output port 'Pipe2IP_CE' of component 'ipic_pipe'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ipic_if.vhd" line 827: Unconnected output port 'Pipe2IP_RdCE' of component 'ipic_pipe'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ipic_if.vhd" line 827: Unconnected output port 'Pipe2IP_WrCE' of component 'ipic_pipe'.
Entity <ipic_if> analyzed. Unit <ipic_if> generated.

Analyzing generic Entity <compare_vectors_f.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_FAMILY = "virtex2p"
	C_WIDTH = 13
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/compare_vectors_f.vhd" line 153: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/compare_vectors_f.vhd" line 153: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/compare_vectors_f.vhd" line 153: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/compare_vectors_f.vhd" line 153: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/compare_vectors_f.vhd" line 153: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/compare_vectors_f.vhd" line 153: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/compare_vectors_f.vhd" line 153: Instantiating black box module <MUXCY>.
Entity <compare_vectors_f.1> analyzed. Unit <compare_vectors_f.1> generated.

Analyzing generic Entity <compare_vectors_f.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_FAMILY = "virtex2p"
	C_WIDTH = 2
Entity <compare_vectors_f.2> analyzed. Unit <compare_vectors_f.2> generated.

Analyzing generic Entity <ipic_pipe.2> in library <ddr_v2_01_c> (Architecture <imp>).
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_INCLUDE_BURST = 1
	C_MCH_OPB_AWIDTH = 32
	C_MCH_OPB_DWIDTH = 32
	C_NUM_OPB_CE = 2
	C_NUM_OPB_CS = 2
	IPIF_DDR_DIFF = 2
Entity <ipic_pipe.2> analyzed. Unit <ipic_pipe.2> generated.

Analyzing generic Entity <read_data_path> in library <ddr_v2_01_c> (Architecture <imp>).
	C_DDR_DWIDTH = 64
	C_INCLUDE_ECC_SUPPORT = 0
	NUM_ECC_BITS = 1
    Set property "GENERATOR_FOR_XST = edk_generatecore com.xilinx.ip.async_fifo_v4_0.async_fifo_v4_0 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_virtex4_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_spartan3_to=virtex2 map_spartan3e_to=virtex2 map_virtex5_to=virtex2 map_spartan3a_to=virtex2  map_spartan3an_to=virtex2 map_spartan3adsp_to=virtex2" for unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0>.
Entity <read_data_path> analyzed. Unit <read_data_path> generated.

Analyzing generic Entity <reg_unreg> in library <ddr_v2_01_c> (Architecture <imp>).
	C_DDR_ASYNC_SUPPORT = 0
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_BRST_SIZE = 2
	C_DDR_CAS_LAT = 2
	C_DDR_DWIDTH = 64
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_DWIDTH = 128
	C_NUM_BANKS_MEM = 2
	C_REG_DIMM = 0
	NUM_ECC_BITS = 1
    Set user-defined property "INIT =  0" for instance <SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  0" for instance <SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  0" for instance <SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  0" for instance <SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  0" for instance <SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  0" for instance <SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  0" for instance <SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  0" for instance <SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  1" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  0" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  1" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  1" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  0" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  1" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  1" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  0" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  1" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  1" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  0" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  1" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  1" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  0" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  1" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  1" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  0" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  1" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  1" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  0" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  1" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  1" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  0" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in unit <reg_unreg>.
    Set user-defined property "INIT =  1" for instance <OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in unit <reg_unreg>.
Entity <reg_unreg> analyzed. Unit <reg_unreg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <bus2pipe_rdce_d1> in unit <ipic_pipe_2> has a constant value of 00 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bus2pipe_addr_d1> in unit <ipic_pipe_2> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bus2pipe_wrce_d1> in unit <ipic_pipe_2> has a constant value of 00 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bus2pipe_addrvalid_d1> in unit <ipic_pipe_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bus2pipe_ce_d1> in unit <ipic_pipe_2> has a constant value of 00 during circuit operation. The register is replaced by logic.

Synthesizing Unit <ipic_pipe_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/ipic_pipe.vhd".
WARNING:Xst:1780 - Signal <ip2pipe_retry_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <load_be_pipe> is never used or assigned.
WARNING:Xst:1780 - Signal <ip2pipe_data_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <ip2pipe_addrack_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <ip2pipe_errack_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <ip2pipe_ack_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <ip2pipe_toutsup_d1> is never used or assigned.
WARNING:Xst:646 - Signal <bus2pipe_rnw_d1_int> is assigned but never used.
    Found finite state machine <FSM_0> for signal <datapipe_cs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | datapipe_cs$or0000 (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | datapipe_idle                                  |
    | Power Up State     | datapipe_idle                                  |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <addrpipe_cs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 4                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | addrpipe_cs$or0000 (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | addrpipe_idle                                  |
    | Power Up State     | addrpipe_idle                                  |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <wait_xfer_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <bus2pipe_addr_d1>.
    Found 1-bit register for signal <bus2pipe_addrvalid_d1>.
    Found 4-bit register for signal <bus2pipe_be_d1>.
    Found 1-bit register for signal <bus2pipe_burst_d1>.
    Found 1-bit register for signal <bus2pipe_burst_d1_int>.
    Found 2-bit register for signal <bus2pipe_ce_d1>.
    Found 2-bit register for signal <bus2pipe_cs_d1>.
    Found 1-bit register for signal <bus2pipe_cs_or_d1>.
    Found 32-bit register for signal <bus2pipe_data_d1>.
    Found 2-bit register for signal <bus2pipe_rdce_d1>.
    Found 1-bit register for signal <bus2pipe_rdreq_d1>.
    Found 1-bit register for signal <bus2pipe_rnw_d1>.
    Found 2-bit register for signal <bus2pipe_wrce_d1>.
    Found 1-bit register for signal <bus2pipe_wrreq_d1>.
    Found 1-bit register for signal <hold_cs_done>.
    Found 1-bit register for signal <pend_rd>.
    Found 1-bit register for signal <pend_wr>.
    Found 1-bit register for signal <rdreq_d1>.
    Found 1-bit register for signal <wrreq_d1>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred  88 D-type flip-flop(s).
Unit <ipic_pipe_1> synthesized.


Synthesizing Unit <IPIF_Steer>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd".
WARNING:Xst:647 - Input <Addr> is never used.
WARNING:Xst:647 - Input <Decode_size> is never used.
Unit <IPIF_Steer> synthesized.


Synthesizing Unit <opb_retry_toutsup>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/opb_retry_toutsup.vhd".
WARNING:Xst:647 - Input <Data_Master<0:1>> is never used.
WARNING:Xst:647 - Input <Addr_Master<0:1>> is never used.
    Found 1-bit register for signal <IP2OPB_Retry>.
    Found 1-bit register for signal <IP2OPB_ToutSup>.
    Found 1-bit register for signal <addr_arb_cycle_d1>.
    Found 1-bit register for signal <addr_arb_cycle_fe>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <opb_retry_toutsup> synthesized.


Synthesizing Unit <or_muxcy_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd".
Unit <or_muxcy_1> synthesized.


Synthesizing Unit <or_muxcy_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd".
Unit <or_muxcy_2> synthesized.


Synthesizing Unit <dynshreg_f_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd".
    Found 33-bit 16-to-1 multiplexer for signal <Dout>.
    Found 528-bit register for signal <data>.
INFO:Xst:738 - HDL ADVISOR - 528 flip-flops were inferred for signal <data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 528 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
Unit <dynshreg_f_2> synthesized.


Synthesizing Unit <init_statemachine>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/init_statemachine.vhd".
    Found finite state machine <FSM_3> for signal <initsm_cs>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 22                                             |
    | Inputs             | 4                                              |
    | Outputs            | 10                                             |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 13-bit register for signal <Register_data>.
    Found 1-bit register for signal <Refresh>.
    Found 1-bit register for signal <Tpwrup_load>.
    Found 2-bit register for signal <Register_sel>.
    Found 1-bit register for signal <Precharge>.
    Found 1-bit register for signal <Load_mr>.
    Found 2-bit register for signal <DDR_CKE>.
    Found 1-bit register for signal <Init_done>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  22 D-type flip-flop(s).
Unit <init_statemachine> synthesized.


Synthesizing Unit <dynshreg_f_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd".
    Found 2-bit 16-to-1 multiplexer for signal <Dout>.
    Found 32-bit register for signal <data>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <dynshreg_f_1> synthesized.


Synthesizing Unit <mux_onehot_f_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd".
WARNING:Xst:646 - Signal <cyout<0>> is assigned but never used.
WARNING:Xst:1780 - Signal <cyout<1>> is never used or assigned.
WARNING:Xst:646 - Signal <cyout0<0>> is assigned but never used.
WARNING:Xst:1780 - Signal <cyout0<1>> is never used or assigned.
Unit <mux_onehot_f_2> synthesized.


Synthesizing Unit <compare_vectors_f_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/compare_vectors_f.vhd".
    Found 2-bit comparator equal for signal <Eq$cmp_eq0000> created at line 166.
    Summary:
	inferred   1 Comparator(s).
Unit <compare_vectors_f_2> synthesized.


Synthesizing Unit <ipic_pipe_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ipic_pipe.vhd".
WARNING:Xst:1780 - Signal <load_be_pipe> is never used or assigned.
WARNING:Xst:646 - Signal <bus2pipe_same_ext_bank_d1> is assigned but never used.
WARNING:Xst:1780 - Signal <write_idle> is never used or assigned.
    Found finite state machine <FSM_4> for signal <datapipe_cs>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 46                                             |
    | Inputs             | 13                                             |
    | Outputs            | 9                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | datapipe_idle                                  |
    | Power Up State     | datapipe_idle                                  |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <addrpipe_cs>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 41                                             |
    | Inputs             | 12                                             |
    | Outputs            | 7                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | addrpipe_idle                                  |
    | Power Up State     | addrpipe_idle                                  |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Same_Row_Rst>.
    Found 1-bit register for signal <Same_Bank_Rst>.
    Found 2-bit register for signal <bus2pipe_addr_sel_d1>.
    Found 2-bit register for signal <bus2pipe_bank_addr_d1>.
    Found 4-bit register for signal <bus2pipe_be_d1>.
    Found 1-bit register for signal <bus2pipe_burst_d1>.
    Found 1-bit register for signal <bus2pipe_burst_d1_int>.
    Found 13-bit register for signal <bus2pipe_col_addr_d1>.
    Found 2-bit register for signal <bus2pipe_cs_d1>.
    Found 1-bit register for signal <bus2pipe_cs_or_d1>.
    Found 32-bit register for signal <bus2pipe_data_d1>.
    Found 1-bit register for signal <bus2pipe_rdreq_d1>.
    Found 1-bit register for signal <bus2pipe_rnw_d1>.
    Found 1-bit register for signal <bus2pipe_rnw_d1_int>.
    Found 13-bit register for signal <bus2pipe_row_addr_d1>.
    Found 1-bit register for signal <bus2pipe_same_bank_d1>.
    Found 1-bit register for signal <bus2pipe_same_row_d1>.
    Found 1-bit register for signal <bus2pipe_wrreq_d1>.
    Found 1-bit register for signal <ip2pipe_rdack_d1_int>.
    Found 1-bit register for signal <pend_rd>.
    Found 1-bit register for signal <pend_wr>.
    Found 1-bit register for signal <rdreq_d1>.
    Found 1-bit register for signal <wrreq_d1>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  84 D-type flip-flop(s).
Unit <ipic_pipe_2> synthesized.


Synthesizing Unit <pselect_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<3:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_1> synthesized.


Synthesizing Unit <pselect_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<1:28>> is never used.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_2> synthesized.


Synthesizing Unit <pselect_3>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<1:28>> is never used.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_3> synthesized.


Synthesizing Unit <mux_onehot_f_3>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd".
Unit <mux_onehot_f_3> synthesized.


Synthesizing Unit <mux_onehot_f_4>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd".
Unit <mux_onehot_f_4> synthesized.


Synthesizing Unit <mux_onehot_f_5>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd".
Unit <mux_onehot_f_5> synthesized.


Synthesizing Unit <mux_onehot_f_6>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd".
Unit <mux_onehot_f_6> synthesized.


Synthesizing Unit <cntr_incr_decr_addn_f>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
WARNING:Xst:646 - Signal <cry<5>> is assigned but never used.
    Found 5-bit xor2 for signal <hsum_A>.
Unit <cntr_incr_decr_addn_f> synthesized.


Synthesizing Unit <ld_arith_reg_3>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
    Found 1-bit xor2 for signal <q_i_ns_1$xor0000> created at line 218.
Unit <ld_arith_reg_3> synthesized.


Synthesizing Unit <direct_path_cntr_ai>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/direct_path_cntr_ai.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
    Found 1-bit xor2 for signal <lut_out_0$xor0000> created at line 168.
    Found 1-bit xor2 for signal <lut_out_1$xor0000> created at line 168.
    Found 1-bit xor2 for signal <lut_out_2$xor0000> created at line 168.
    Found 1-bit xor2 for signal <lut_out_3$xor0000> created at line 168.
    Found 1-bit register for signal <sel_cntr>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <direct_path_cntr_ai> synthesized.


Synthesizing Unit <pselect_4>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<4:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_4> synthesized.


Synthesizing Unit <pselect_5>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<4:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_5> synthesized.


Synthesizing Unit <clock_gen>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/clock_gen.vhd".
WARNING:Xst:1780 - Signal <ddr_clk_i> is never used or assigned.
WARNING:Xst:1780 - Signal <ddr_clk180_i> is never used or assigned.
WARNING:Xst:1780 - Signal <ddr_clk270_i> is never used or assigned.
WARNING:Xst:1780 - Signal <ddr_clk90_i> is never used or assigned.
Unit <clock_gen> synthesized.


Synthesizing Unit <io_registers>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/io_registers.vhd".
WARNING:Xst:647 - Input <Write_data_ecc_en> is never used.
WARNING:Xst:1305 - Output <DDR_DM_ECC> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DDR_DQS_ECC_i> is never used.
WARNING:Xst:1305 - Output <DDR_DQS_ECC_o> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR_DQS_ECC_t> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DQS_ECC_setrst> is never used.
WARNING:Xst:647 - Input <Write_data_ecc_mask> is never used.
WARNING:Xst:647 - Input <DQS_ECC_rst> is never used.
WARNING:Xst:647 - Input <DQ_ECC_oe_cmb> is never used.
WARNING:Xst:647 - Input <Write_dqs_ecc_en> is never used.
WARNING:Xst:1305 - Output <DDR_Read_DQS_ECC> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR_ReadData_ECC> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <DDR_DQ_ECC_i<0>> is never used.
WARNING:Xst:1305 - Output <DDR_DQ_ECC_o> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DQS_ECC_oe> is never used.
WARNING:Xst:1305 - Output <DDR_DQ_ECC_t> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Write_data_ecc> is never used.
Unit <io_registers> synthesized.


Synthesizing Unit <read_data_path>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/read_data_path.vhd".
WARNING:Xst:647 - Input <DDR_ReadData_ECC> is never used.
WARNING:Xst:1305 - Output <ECC_chk_bits_rd> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <DDR_ReadDQS_ECC> is never used.
WARNING:Xst:1780 - Signal <fifo_empty_ecc> is never used or assigned.
    Found 1-bit register for signal <fifo_rst>.
    Found 1-bit register for signal <fifo_wren_gate>.
    Found 1-bit register for signal <rdack_i>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <read_data_path> synthesized.


Synthesizing Unit <reg_unreg>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/reg_unreg.vhd".
WARNING:Xst:1305 - Output <DDR_Write_data_ecc> is never assigned. Tied to value 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <DDR_DQS_ecc_setrst> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DQS_ecc_rst_cmb> is never used.
WARNING:Xst:1305 - Output <DDR_Write_data_ecc_en> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR_Write_dqs_ecc_en> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR_Write_data_ecc_mask> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <Pass_command> is never used.
WARNING:Xst:647 - Input <Write_data_ecc_mask> is never used.
WARNING:Xst:647 - Input <DQS_ecc_oe_cmb> is never used.
WARNING:Xst:1305 - Output <DDR_DQ_ecc_oe_cmb> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Pass_data> is never used.
WARNING:Xst:647 - Input <DQ_ecc_oe_cmb> is never used.
WARNING:Xst:1305 - Output <DDR_DQS_ecc_oe> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DQS_ecc_setrst_cmb> is never used.
WARNING:Xst:647 - Input <Clk_ddr_rddata> is never used.
WARNING:Xst:1305 - Output <DDR_DQS_ecc_rst> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Write_data_ecc> is never used.
WARNING:Xst:1780 - Signal <write_cmd_n> is never used or assigned.
WARNING:Xst:1780 - Signal <dqs_setrst_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <read_dqs_ce_d> is never used or assigned.
WARNING:Xst:1780 - Signal <write_command_n> is never used or assigned.
WARNING:Xst:1780 - Signal <dqs_rst_cmb_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <dqs_rst_cmb_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <dqs_oe_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <write_command> is never used or assigned.
WARNING:Xst:646 - Signal <read_command> is assigned but never used.
WARNING:Xst:1780 - Signal <read_data_en_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <read_data_en_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <dqs_setrst_cmb_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <dqs_setrst_cmb_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <write_dqs_en> is never used or assigned.
WARNING:Xst:1780 - Signal <pass_command_i> is never used or assigned.
WARNING:Xst:1780 - Signal <dqs_rst_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <write_data_mask_valid> is never used or assigned.
    Found 1-bit register for signal <write_data_en_cmb>.
    Found 1-bit register for signal <write_data_en_i>.
    Found 16-bit register for signal <write_data_mask_valid_d1>.
    Found 128-bit register for signal <write_data_valid_d1>.
    Summary:
	inferred 146 D-type flip-flop(s).
Unit <reg_unreg> synthesized.


Synthesizing Unit <ld_arith_reg_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
Unit <ld_arith_reg_1> synthesized.


Synthesizing Unit <ld_arith_reg_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
Unit <ld_arith_reg_2> synthesized.


Synthesizing Unit <counter_bit>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd".
Unit <counter_bit> synthesized.


Synthesizing Unit <mux_onehot_f_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd".
Unit <mux_onehot_f_1> synthesized.


Synthesizing Unit <compare_vectors_f_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/compare_vectors_f.vhd".
    Found 1-bit xor2 for signal <lutout_0$xor0000> created at line 103.
    Found 1-bit xor2 for signal <mux0000$xor0000> created at line 103.
    Found 1-bit xor2 for signal <mux0001$xor0000> created at line 103.
    Found 1-bit xor2 for signal <mux0002$xor0000> created at line 103.
    Found 1-bit xor2 for signal <mux0003$xor0000> created at line 103.
    Found 1-bit xor2 for signal <mux0004$xor0000> created at line 103.
    Found 1-bit xor2 for signal <mux0005$xor0000> created at line 103.
    Found 1-bit xor2 for signal <mux0006$xor0000> created at line 103.
    Found 1-bit xor2 for signal <mux0007$xor0000> created at line 103.
    Found 1-bit xor2 for signal <mux0008$xor0000> created at line 103.
    Found 1-bit xor2 for signal <mux0009$xor0000> created at line 103.
    Found 1-bit xor2 for signal <mux0010$xor0000> created at line 103.
    Found 1-bit xor2 for signal <mux0011$xor0000> created at line 103.
Unit <compare_vectors_f_1> synthesized.


Synthesizing Unit <opb_bam>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_bam.vhd".
WARNING:Xst:647 - Input <IP2RFIFO_WrRelease> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrRestore> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrMark> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdMark> is never used.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used.
WARNING:Xst:647 - Input <IP2Bus_AddrAck> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_Data> is never used.
WARNING:Xst:647 - Input <IP2Bus_IntrEvent> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrReq> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRelease> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdReq> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRestore> is never used.
WARNING:Xst:647 - Input <OPB_seqAddr> is never used.
WARNING:Xst:646 - Signal <address_load> is assigned but never used.
WARNING:Xst:1780 - Signal <cs_to_or_for_dsize_bit<0>> is never used or assigned.
WARNING:Xst:646 - Signal <cs_to_or_for_dsize_bit<1:2>> is assigned but never used.
WARNING:Xst:646 - Signal <next_opb_addr_cntr_out> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_addrcntr_en> is assigned but never used.
WARNING:Xst:646 - Signal <rfifo_retry> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_empty> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_xferack> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_errack> is assigned but never used.
WARNING:Xst:646 - Signal <rfifo_error> is assigned but never used.
WARNING:Xst:646 - Signal <intr2bus_ack> is assigned but never used.
WARNING:Xst:646 - Signal <xfer_done_early> is assigned but never used.
WARNING:Xst:646 - Signal <reset2bus_data> is assigned but never used.
WARNING:Xst:646 - Signal <reset2bus_ack> is assigned but never used.
WARNING:Xst:1780 - Signal <wrreq_hold_rst> is never used or assigned.
WARNING:Xst:646 - Signal <intr2bus_data> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_RdReq> is assigned but never used.
WARNING:Xst:646 - Signal <wfifo_retry> is assigned but never used.
WARNING:Xst:646 - Signal <burst_end> is assigned but never used.
WARNING:Xst:646 - Signal <intr2bus_postedwrinh> is assigned but never used.
WARNING:Xst:646 - Signal <wrfifo2bus_data> is assigned but never used.
WARNING:Xst:646 - Signal <bus2ip_cs_s0_d1> is assigned but never used.
WARNING:Xst:1780 - Signal <wrdata_ack> is never used or assigned.
WARNING:Xst:646 - Signal <reset2bus_retry> is assigned but never used.
WARNING:Xst:646 - Signal <wfifo_error> is assigned but never used.
WARNING:Xst:646 - Signal <wrfifo_ack> is assigned but never used.
WARNING:Xst:646 - Signal <ipic_pstage_ce> is assigned but never used.
WARNING:Xst:646 - Signal <intr2bus_retry> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_addrcntr_rst> is assigned but never used.
WARNING:Xst:1780 - Signal <wrreq_hold> is never used or assigned.
WARNING:Xst:646 - Signal <reset2bus_postedwrinh> is assigned but never used.
WARNING:Xst:646 - Signal <wrfifo2intr_deadlock> is assigned but never used.
WARNING:Xst:646 - Signal <rdfifo_ack> is assigned but never used.
WARNING:Xst:646 - Signal <reset2bus_error> is assigned but never used.
WARNING:Xst:1780 - Signal <wrreq> is never used or assigned.
WARNING:Xst:1780 - Signal <rdreq_hold> is never used or assigned.
WARNING:Xst:646 - Signal <intr2bus_error> is assigned but never used.
WARNING:Xst:646 - Signal <opb_xfer_start> is assigned but never used.
WARNING:Xst:646 - Signal <intr2bus_toutsup> is assigned but never used.
WARNING:Xst:646 - Signal <rfifo_toutsup> is assigned but never used.
WARNING:Xst:646 - Signal <opb_seqaddr_s0_d1> is assigned but never used.
WARNING:Xst:1780 - Signal <wrbuf_addrack> is never used or assigned.
WARNING:Xst:646 - Signal <opb_xfer_done> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_retry> is assigned but never used.
WARNING:Xst:1780 - Signal <rdreq_hold_rst> is never used or assigned.
WARNING:Xst:646 - Signal <bus2ip_burst_s1_d1> is assigned but never used.
WARNING:Xst:646 - Signal <cycle_abort_d1> is assigned but never used.
WARNING:Xst:1780 - Signal <devicesel_s0> is never used or assigned.
WARNING:Xst:646 - Signal <ipic_wrbuf_retry> is assigned but never used.
WARNING:Xst:646 - Signal <rdfifo2bus_data> is assigned but never used.
WARNING:Xst:646 - Signal <last_xferack_d2> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_WrReq> is assigned but never used.
WARNING:Xst:1780 - Signal <bus2ip_be_s0> is never used or assigned.
WARNING:Xst:646 - Signal <reset2bus_toutsup> is assigned but never used.
WARNING:Xst:646 - Signal <wfifo_toutsup> is assigned but never used.
WARNING:Xst:1780 - Signal <bus2ip_addr_s0> is never used or assigned.
WARNING:Xst:1780 - Signal <rdreq> is never used or assigned.
WARNING:Xst:646 - Signal <last_xferack_s0> is assigned but never used.
WARNING:Xst:646 - Signal <rdfifo2intr_deadlock> is assigned but never used.
    Found 32-bit register for signal <bus2ip_addr_s1>.
    Found 1-bit register for signal <bus2ip_addrvalid_s1>.
    Found 4-bit register for signal <bus2ip_be_s1>.
    Found 2-bit register for signal <bus2ip_ce_s1>.
    Found 2-bit register for signal <bus2ip_cs_hit_s0>.
    Found 2-bit register for signal <bus2ip_cs_hit_s0_d1>.
    Found 2-bit register for signal <bus2ip_cs_s1>.
    Found 32-bit register for signal <bus2ip_data_s1>.
    Found 2-bit register for signal <bus2ip_rdce_s1>.
    Found 1-bit register for signal <bus2ip_rnw_s1>.
    Found 2-bit register for signal <bus2ip_wrce_s1>.
    Found 1-bit register for signal <cycle_active>.
    Found 3-bit register for signal <encoded_dsize_s1>.
    Found 2-bit register for signal <ip2bus_postedwrinh_s2>.
    Found 2-bit register for signal <ip2bus_postedwrinh_s2_d1>.
    Found 2-bit register for signal <ip2bus_postedwrinh_s2_d2>.
    Found 1-bit register for signal <last_pw_xferack_d1>.
    Found 1-bit register for signal <last_pw_xferack_d2>.
    Found 1-bit register for signal <last_xferack_d1>.
    Found 1-bit register for signal <last_xferack_d1_s0>.
    Found 2-bit register for signal <new_pw_s0_d1>.
    Found 32-bit register for signal <opb_abus_s0>.
    Found 4-bit register for signal <opb_be_s0>.
    Found 32-bit register for signal <opb_dbus_s0>.
    Found 1-bit register for signal <opb_rnw_s0>.
    Found 1-bit register for signal <opb_select_s0>.
    Found 32-bit register for signal <sln_dbus_s2>.
    Found 1-bit register for signal <sln_errack_s2>.
    Found 1-bit register for signal <sln_retry_s1_d1>.
    Found 1-bit register for signal <sln_retry_s1_d2>.
    Found 1-bit register for signal <sln_retry_s2>.
    Found 1-bit register for signal <sln_toutsup_s2>.
    Found 1-bit register for signal <sln_xferack_s1_d1>.
    Found 1-bit register for signal <sln_xferack_s1_d2>.
    Found 1-bit register for signal <sln_xferack_s2>.
    Summary:
	inferred 208 D-type flip-flop(s).
Unit <opb_bam> synthesized.


Synthesizing Unit <arbitration_logic>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/arbitration_logic.vhd".
WARNING:Xst:647 - Input <IP2Bus_Error> is never used.
WARNING:Xst:647 - Input <IP2Bus_AddrAck> is never used.
WARNING:Xst:647 - Input <Bus2IP_Burst> is never used.
WARNING:Xst:647 - Input <OPB2IP_RNW> is never used.
WARNING:Xst:647 - Input <Bus2IP_AddrValid> is never used.
WARNING:Xst:1780 - Signal <old_data_master_i> is never used or assigned.
WARNING:Xst:1780 - Signal <m_muxout<0>> is never used or assigned.
WARNING:Xst:1780 - Signal <m_muxout<1><2>> is never used or assigned.
    Register <addr_arb_cycle_d10> equivalent to <addr_arb_cycle_d1> has been removed
    Register <data_arb_cycle_d10> equivalent to <data_arb_cycle_d1> has been removed
    Found finite state machine <FSM_6> for signal <addr_phase_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | Sys_Clk (rising_edge)                          |
    | Reset              | Sys_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | addr_idle                                      |
    | Power Up State     | addr_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <data_master_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | Sys_Clk (rising_edge)                          |
    | Reset              | Sys_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <data_phase_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | Sys_Clk (rising_edge)                          |
    | Reset              | Sys_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | data_idle                                      |
    | Power Up State     | data_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <addr_arb_cycle_d1>.
    Found 3-bit register for signal <addr_master_i>.
    Found 1-bit register for signal <addr_phase_idle_i>.
    Found 1-bit register for signal <cs_equal>.
    Found 2-bit comparator equal for signal <cs_equal$cmp_eq0000> created at line 1069.
    Found 1-bit register for signal <data_arb_cycle_d1>.
    Found 3-bit register for signal <data_master_i>.
    Found 1-bit register for signal <data_phase_idle_i>.
    Found 1-bit register for signal <ld_next_data_master>.
    Found 1-bit register for signal <ld_second_data_master>.
    Found 3-bit register for signal <next_data_master_i>.
    Found 1-bit register for signal <opb_cs_retry_mask>.
    Found 1-bit register for signal <opb_request_gated_i>.
    Found 1-bit register for signal <opb_request_i>.
    Found 3-bit register for signal <second_data_master_i>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <arbitration_logic> synthesized.


Synthesizing Unit <addr_data_mux_demux>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/addr_data_mux_demux.vhd".
WARNING:Xst:1305 - Output <Addrphase_burst> is never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <addrphase_burst_i> is never used or assigned.
Unit <addr_data_mux_demux> synthesized.


Synthesizing Unit <chnl_logic>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/chnl_logic.vhd".
WARNING:Xst:647 - Input <Data_Master> is never used.
WARNING:Xst:647 - Input <ReadData_Full> is never used.
INFO:Xst:1799 - State wait_last_ack is never reached in FSM <chnlsm_cs>.
    Found finite state machine <FSM_9> for signal <chnlsm_cs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 17                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | Sys_Clk (rising_edge)                          |
    | Reset              | Sys_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <chnl_burst_reg>.
    Found 2-bit comparator less for signal <chnl_burst_reg$cmp_lt0000> created at line 1092.
    Found 1-bit register for signal <chnl_rdreq_reg>.
    Found 1-bit register for signal <chnl_req_reg>.
    Found 1-bit register for signal <chnl_rnw_reg>.
    Found 1-bit register for signal <chnl_select_reg>.
    Found 1-bit register for signal <chnl_wrreq_reg>.
    Found 1-bit register for signal <ipic_addr_valid_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <chnl_logic> synthesized.


Synthesizing Unit <addr_be_gen>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/addr_be_gen.vhd".
WARNING:Xst:647 - Input <chnl_select> is never used.
WARNING:Xst:1780 - Signal <chnl_st_addr> is never used or assigned.
    Found 4-bit register for signal <Chnl2IP_BE>.
    Found 1-bit register for signal <chnl_addr_valid_reg>.
    Found 32-bit register for signal <chnl_st_addr_reg>.
    Summary:
	inferred  37 D-type flip-flop(s).
Unit <addr_be_gen> synthesized.


Synthesizing Unit <ipic_logic>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/ipic_logic.vhd".
WARNING:Xst:647 - Input <chnl_start_data_valid> is never used.
    Found 32-bit register for signal <Chnl2IP_Data>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ipic_logic> synthesized.


Synthesizing Unit <srl_fifo_rbu_f_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
    Found 1-bit register for signal <FIFO_Full>.
    Found 1-bit register for signal <overflow_i>.
    Found 31-bit comparator greatequal for signal <overflow_i$cmp_ge0000> created at line 258.
    Found 1-bit register for signal <underflow_i>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_2> synthesized.


Synthesizing Unit <command_statemachine>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/command_statemachine.vhd".
WARNING:Xst:647 - Input <Same_ext_bank> is never used.
WARNING:Xst:647 - Input <Pend_rdreq> is never used.
WARNING:Xst:647 - Input <Pend_wrreq> is never used.
WARNING:Xst:647 - Input <Prev_Bus2IP_CS> is never used.
WARNING:Xst:646 - Signal <open_row_exists_com> is assigned but never used.
WARNING:Xst:646 - Signal <cur_row_closed> is assigned but never used.
WARNING:Xst:646 - Signal <active_row_closed_com> is assigned but never used.
INFO:Xst:1799 - State wait_rd_done is never reached in FSM <cmdsm_cs>.
INFO:Xst:1799 - State wait_trrd is never reached in FSM <cmdsm_cs>.
    Found finite state machine <FSM_10> for signal <cmdsm_cs>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 73                                             |
    | Inputs             | 23                                             |
    | Outputs            | 12                                             |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Read_dqs_ce>.
    Found 1-bit register for signal <Cmd_done>.
    Found 1-bit register for signal <Reset_pendrdreq>.
    Found 1-bit register for signal <Read_data_done_rst>.
    Found 1-bit register for signal <Reset_pendwrreq>.
    Found 2-bit register for signal <csn_cmd_reg>.
    Found 1-bit register for signal <op_int_reg>.
    Found 1-bit register for signal <pend_read_reg>.
    Found 1-bit register for signal <pend_write_reg>.
    Found 1-bit register for signal <read_pause_i>.
    Found 1-bit register for signal <read_state>.
    Found 1-bit register for signal <same_rowbank_regce_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  13 D-type flip-flop(s).
Unit <command_statemachine> synthesized.


Synthesizing Unit <ipic_if>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ipic_if.vhd".
WARNING:Xst:647 - Input <ECC_chk_bits_rd_in> is never used.
WARNING:Xst:1305 - Output <ECC_chk_bits_wr_out> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <ECC_chk_bits_wr_in> is never used.
WARNING:Xst:647 - Input <Bus2IP_Addr<0:3>> is never used.
WARNING:Xst:647 - Input <Bus2IP_Addr<28:31>> is never used.
WARNING:Xst:1305 - Output <ECC_chk_bits_rd_out> is never assigned. Tied to value 00.
WARNING:Xst:1780 - Signal <last_bank_lsb> is never used or assigned.
WARNING:Xst:1780 - Signal <Pipe2Bus_AddrAck> is never used or assigned.
WARNING:Xst:1780 - Signal <IP2Pipe_AddrAck> is never used or assigned.
WARNING:Xst:1780 - Signal <last_row_lsb> is never used or assigned.
WARNING:Xst:1780 - Signal <Pipe2Bus_Ack> is never used or assigned.
WARNING:Xst:1780 - Signal <IP2Pipe_Ack> is never used or assigned.
    Register <ip2bus_retry_i> equivalent to <IP2Bus_Busy> has been removed
    Found 1-bit register for signal <IP2Bus_ToutSup>.
    Found 1-bit register for signal <IP2Bus_Busy>.
    Found 2-bit register for signal <Prev_Bus2IP_CS>.
    Found 2-bit register for signal <last_bank>.
    Found 2-bit register for signal <last_cs>.
    Found 13-bit register for signal <last_row>.
    Found 1-bit register for signal <pend_rdreq_i>.
    Found 1-bit register for signal <pend_wrreq_i>.
    Found 1-bit register for signal <rdreq_d1>.
    Found 1-bit register for signal <same_bank_reg>.
    Found 2-bit comparator not equal for signal <same_ext_bank_i$cmp_ne0000> created at line 510.
    Found 1-bit register for signal <same_ext_bank_reg>.
    Found 1-bit register for signal <same_row_reg>.
    Found 1-bit register for signal <wrreq_d1>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ipic_if> synthesized.


Synthesizing Unit <Counter_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <Counter_1> synthesized.


Synthesizing Unit <Counter_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <Counter_2> synthesized.


Synthesizing Unit <Counter_3>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <Counter_3> synthesized.


Synthesizing Unit <Counter_4>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <Counter_4> synthesized.


Synthesizing Unit <srl_fifo_rbu_f_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
    Found 1-bit register for signal <FIFO_Full>.
    Found 1-bit register for signal <overflow_i>.
    Found 31-bit comparator greatequal for signal <overflow_i$cmp_ge0000> created at line 258.
    Found 1-bit register for signal <underflow_i>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_1> synthesized.


Synthesizing Unit <opb_ipif>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_ipif.vhd".
Unit <opb_ipif> synthesized.


Synthesizing Unit <arb_mux_demux>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/arb_mux_demux.vhd".
WARNING:Xst:646 - Signal <addr_phase_idle> is assigned but never used.
WARNING:Xst:646 - Signal <data_phase_idle> is assigned but never used.
WARNING:Xst:646 - Signal <addrphase_burst> is assigned but never used.
Unit <arb_mux_demux> synthesized.


Synthesizing Unit <srl_fifo_f_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_f.vhd".
Unit <srl_fifo_f_2> synthesized.


Synthesizing Unit <counters>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/counters.vhd".
WARNING:Xst:647 - Input <Tcmd_cnt_en> is never used.
WARNING:Xst:647 - Input <Tcaslat_cnt_en> is never used.
WARNING:Xst:647 - Input <Tbrst_cnt_en> is never used.
WARNING:Xst:1780 - Signal <caslat_cnt> is never used or assigned.
WARNING:Xst:646 - Signal <brst_cnt<0>> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_cnt<0>> is assigned but never used.
    Found 1-bit register for signal <Trefi_pwrup_end>.
    Found 1-bit register for signal <Trc_end>.
    Found 1-bit register for signal <Trcd_end>.
    Found 1-bit register for signal <Trp_end>.
    Found 1-bit register for signal <Tmrd_end>.
    Found 1-bit register for signal <Txsr_end>.
    Found 1-bit register for signal <Tras_end>.
    Found 1-bit register for signal <Tcaslat_end>.
    Found 1-bit register for signal <Trfc_end>.
    Found 1-bit register for signal <Twr_end>.
    Found 1-bit register for signal <Tcmd_end>.
    Found 1-bit register for signal <Trrd_end>.
    Found 1-bit register for signal <ddr_brst_end_i>.
    Found 1-bit register for signal <tcaslat_minus1_i>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <counters> synthesized.


Synthesizing Unit <data_statemachine>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/data_statemachine.vhd".
WARNING:Xst:647 - Input <ECC_chk_bits_wr> is never used.
WARNING:Xst:1305 - Output <Write_data_ecc_mask> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <Bus2IP_Burst> is never used.
WARNING:Xst:1305 - Output <Write_data_ecc> is never assigned. Tied to value 00.
INFO:Xst:1799 - State wait_rdack is never reached in FSM <datasm_cs>.
    Found finite state machine <FSM_11> for signal <datasm_cs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Read_fifo_rst>.
    Found 1-bit register for signal <Read_data_en>.
    Found 1-bit xor2 for signal <read_cntr_ce>.
    Found 1-bit register for signal <read_data_done_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 D-type flip-flop(s).
Unit <data_statemachine> synthesized.


Synthesizing Unit <srl_fifo_f_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_f.vhd".
Unit <srl_fifo_f_1> synthesized.


Synthesizing Unit <access_buffer>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/access_buffer.vhd".
Unit <access_buffer> synthesized.


Synthesizing Unit <readdata_buffer>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/readdata_buffer.vhd".
Unit <readdata_buffer> synthesized.


Synthesizing Unit <multiple_datawidth>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/multiple_datawidth.vhd".
WARNING:Xst:646 - Signal <addr_sel_fifo_empty> is assigned but never used.
    Found 16-bit 4-to-1 multiplexer for signal <MW_BE_out>.
    Found 32-bit 4-to-1 multiplexer for signal <MW_ReadData>.
    Found 2-bit register for signal <addr_sel_d1>.
    Found 1-bit register for signal <read_data_done_d1>.
    Found 1-bit register for signal <read_data_done_re_d1>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred  48 Multiplexer(s).
Unit <multiple_datawidth> synthesized.


Synthesizing Unit <ddr_controller>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd".
WARNING:Xst:647 - Input <ECC_chk_bits_wr> is never used.
WARNING:Xst:1305 - Output <DDR_DM_ECC> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DDR_DQS_ECC_i> is never used.
WARNING:Xst:1305 - Output <DDR_DQS_ECC_o> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR_DQS_ECC_t> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DDR_DQ_ECC_i<0>> is never used.
WARNING:Xst:1305 - Output <DDR_DQ_ECC_o> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR_DQ_ECC_t> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <ECC_chk_bits_rd> is never assigned. Tied to value 00.
WARNING:Xst:1780 - Signal <pass_data> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_CSn> is never used or assigned.
WARNING:Xst:1780 - Signal <command_fifo_rd_en> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_WEn> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_RASn> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_dq_oe_cmb> is never used or assigned.
WARNING:Xst:646 - Signal <cmd_fifo_wr_en> is assigned but never used.
WARNING:Xst:1780 - Signal <fifo_write_data> is never used or assigned.
WARNING:Xst:1780 - Signal <pass_command> is never used or assigned.
WARNING:Xst:1780 - Signal <ddr_cke_i> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_CASn> is never used or assigned.
WARNING:Xst:1780 - Signal <command_fifo_empty> is never used or assigned.
WARNING:Xst:1780 - Signal <data_fifo_rd_en> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_BankAddr> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_data_mask> is never used or assigned.
WARNING:Xst:1780 - Signal <data_fifo_empty> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_Addr> is never used or assigned.
WARNING:Xst:1780 - Signal <ddr_cke_d1> is never used or assigned.
Unit <ddr_controller> synthesized.


Synthesizing Unit <mch_interface>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/mch_interface.vhd".
Unit <mch_interface> synthesized.


Synthesizing Unit <mch_opb_ipif>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ipif_v1_00_e/hdl/vhdl/mch_opb_ipif.vhd".
WARNING:Xst:646 - Signal <ip2chnl_error> is assigned but never used.
WARNING:Xst:646 - Signal <data_master<2>> is assigned but never used.
WARNING:Xst:1780 - Signal <ip2opb_postedwrinh> is never used or assigned.
WARNING:Xst:646 - Signal <addr_master<2>> is assigned but never used.
WARNING:Xst:646 - Signal <opb2pipe_burst_d1> is assigned but never used.
WARNING:Xst:646 - Signal <opb2pipe_addrvalid_re> is assigned but never used.
Unit <mch_opb_ipif> synthesized.


Synthesizing Unit <mch_opb_ddr>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/hdl/vhdl/mch_opb_ddr.vhd".
WARNING:Xst:646 - Signal <bus2ip_rdce> is assigned but never used.
WARNING:Xst:646 - Signal <mch_access_control<2:3>> is assigned but never used.
WARNING:Xst:646 - Signal <bus2ip_wrce> is assigned but never used.
WARNING:Xst:646 - Signal <mch_access_data<64:127>> is assigned but never used.
WARNING:Xst:646 - Signal <mch_readdata_read<2:3>> is assigned but never used.
WARNING:Xst:646 - Signal <bus2ip_addrvalid> is assigned but never used.
WARNING:Xst:646 - Signal <mch_access_write<2:3>> is assigned but never used.
Unit <mch_opb_ddr> synthesized.


Synthesizing Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
    Related source file is "C:/work/fpga/dcc_v2p/hdl/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.vhd".
Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> synthesized.

Release 9.1.02i - edk_generatecore $Revision: 1.1.2.1.4.14.4.2 $
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Warning: EDIF Netlist being generated
Generated unit
<ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0>.

End of process call...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 273
 1-bit register                                        : 140
 128-bit register                                      : 1
 13-bit register                                       : 4
 16-bit register                                       : 1
 2-bit register                                        : 40
 3-bit register                                        : 5
 32-bit register                                       : 12
 33-bit register                                       : 64
 4-bit register                                        : 6
# Comparators                                          : 10
 2-bit comparator equal                                : 2
 2-bit comparator less                                 : 2
 2-bit comparator not equal                            : 1
 31-bit comparator greatequal                          : 5
# Multiplexers                                         : 22
 1-bit 4-to-1 multiplexer                              : 16
 2-bit 16-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 1
 33-bit 16-to-1 multiplexer                            : 4
# Xors                                                 : 62
 1-bit xor2                                            : 62

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_11> for best encoding.
Optimizing FSM <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.DATASM_I/datasm_cs> on signal <datasm_cs[1:6]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 000001
 wait_caslat | 000010
 wr_data     | 000100
 wait_twr    | 100000
 rd_data     | 010000
 wait_rdack  | unreached
 done        | 001000
-------------------------
Analyzing FSM <FSM_10> for best encoding.
Optimizing FSM <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs> on signal <cmdsm_cs[1:10]> with one-hot encoding.
--------------------------------
 State            | Encoding
--------------------------------
 idle             | 0000000001
 load_mr_cmd      | 0000010000
 self_refresh_cmd | 0000000010
 refresh_cmd      | 0000000100
 act_cmd          | 0000001000
 read_cmd         | 0010000000
 wait_rd_done     | unreached
 write_cmd        | 0001000000
 wait_twr         | 1000000000
 wait_tras        | 0100000000
 precharge_cmd    | 0000100000
 wait_trrd        | unreached
--------------------------------
Analyzing FSM <FSM_9> for best encoding.
Optimizing FSM <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/MCH_LOGIC[0].CH_I/CHNL_LOGIC_I/chnlsm_cs> on signal <chnlsm_cs[1:5]> with one-hot encoding.
Optimizing FSM <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/MCH_LOGIC[1].CH_I/CHNL_LOGIC_I/chnlsm_cs> on signal <chnlsm_cs[1:5]> with one-hot encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 00001
 rd_op_addr    | 00010
 wr_op_addr    | 00100
 rd_data       | 10000
 wait_ack      | 01000
 wait_last_ack | unreached
---------------------------
Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_phase_cs> on signal <data_phase_cs[1:2]> with sequential encoding.
---------------------------------
 State               | Encoding
---------------------------------
 data_idle           | 00
 data_busy           | 01
 data_arb_null_cycle | 10
---------------------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_cs> on signal <data_master_cs[1:2]> with sequential encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 one_ahead | 01
 two_ahead | 10
-----------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/addr_phase_cs> on signal <addr_phase_cs[1:2]> with sequential encoding.
---------------------------------
 State               | Encoding
---------------------------------
 addr_idle           | 00
 addr_busy           | 01
 addr_arb_null_cycle | 10
---------------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/addrpipe_cs> on signal <addrpipe_cs[1:3]> with sequential encoding.
---------------------------------
 State               | Encoding
---------------------------------
 addrpipe_idle       | 000
 wait_addrack        | 001
 wait_single_addrack | 010
 wait_last_wraddrack | 101
 wait_last_rdaddrack | 110
 wait_rd_done        | 011
 wait_wr_done        | 100
---------------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/datapipe_cs> on signal <datapipe_cs[1:9]> with one-hot encoding.
--------------------------------
 State             | Encoding
--------------------------------
 datapipe_idle     | 000000001
 wait_wrack        | 000000010
 wait_rdack        | 000001000
 wait_single_wrack | 000000100
 wait_single_rdack | 000010000
 wait_last_wrack   | 010000000
 wait_last_rdack   | 100000000
 wait_read_done    | 001000000
 wait_write_done   | 000100000
--------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/INITSM_I/initsm_cs> on signal <initsm_cs[1:4]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 reset       | 0000
 precharge1  | 0010
 enable_dll  | 0011
 reset_dll   | 0100
 precharge2  | 0101
 refresh1    | 0110
 refresh2    | 0111
 set_op      | 1000
 done        | 1001
 wait_txsr   | 0001
 refresh_sng | 1010
-------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <FSM_2> on signal <wait_xfer_cs[1:2]> with sequential encoding.
-------------------------------
 State             | Encoding
-------------------------------
 idle              | 00
 wait_xfer_cs_done | 01
 wait_xfer_done    | 10
-------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.IPIC_PIPE_I/addrpipe_cs> on signal <addrpipe_cs[1:3]> with sequential encoding.
---------------------------------
 State               | Encoding
---------------------------------
 addrpipe_idle       | 000
 wait_addrack        | 001
 wait_single_addrack | 010
 wait_last_addrack   | 100
 wait_cs_done        | 011
---------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.IPIC_PIPE_I/datapipe_cs> on signal <datapipe_cs[1:2]> with sequential encoding.
-------------------------------
 State             | Encoding
-------------------------------
 datapipe_idle     | 00
 wait_wrack        | 01
 wait_single_wrack | 10
 wait_last_wrack   | 11
-------------------------------
Executing edif2ngd -noa "C:\work\fpga\dcc_v2p\implementation\ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0.edn" "C:\work\fpga\dcc_v2p\implementation\ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"
Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to
"C:/work/fpga/dcc_v2p/implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wr
apper_async_fifo_v4_0.ngo"...
Loading core <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <V2_ASYNCH_FIFO_I>.
WARNING:Xst:2404 -  FFs/Latches <Register_sel<0:0>> (without init value) have a constant value of 0 in block <init_statemachine>.
WARNING:Xst:2404 -  FFs/Latches <Register_data<0:8>> (without init value) have a constant value of 0 in block <init_statemachine>.
WARNING:Xst:2404 -  FFs/Latches <encoded_dsize_s1<0:1>> (without init value) have a constant value of 0 in block <opb_bam>.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.

Synthesizing (advanced) Unit <dynshreg_f_1>.
	Found 16-bit dynamic shift register for signal <Dout<1>>.
	Found 16-bit dynamic shift register for signal <Dout<0>>.
Unit <dynshreg_f_1> synthesized (advanced).

Synthesizing (advanced) Unit <dynshreg_f_2>.
	Found 16-bit dynamic shift register for signal <Dout<32>>.
	Found 16-bit dynamic shift register for signal <Dout<31>>.
	Found 16-bit dynamic shift register for signal <Dout<30>>.
	Found 16-bit dynamic shift register for signal <Dout<29>>.
	Found 16-bit dynamic shift register for signal <Dout<28>>.
	Found 16-bit dynamic shift register for signal <Dout<27>>.
	Found 16-bit dynamic shift register for signal <Dout<26>>.
	Found 16-bit dynamic shift register for signal <Dout<25>>.
	Found 16-bit dynamic shift register for signal <Dout<24>>.
	Found 16-bit dynamic shift register for signal <Dout<23>>.
	Found 16-bit dynamic shift register for signal <Dout<22>>.
	Found 16-bit dynamic shift register for signal <Dout<21>>.
	Found 16-bit dynamic shift register for signal <Dout<20>>.
	Found 16-bit dynamic shift register for signal <Dout<19>>.
	Found 16-bit dynamic shift register for signal <Dout<18>>.
	Found 16-bit dynamic shift register for signal <Dout<17>>.
	Found 16-bit dynamic shift register for signal <Dout<16>>.
	Found 16-bit dynamic shift register for signal <Dout<15>>.
	Found 16-bit dynamic shift register for signal <Dout<14>>.
	Found 16-bit dynamic shift register for signal <Dout<13>>.
	Found 16-bit dynamic shift register for signal <Dout<12>>.
	Found 16-bit dynamic shift register for signal <Dout<11>>.
	Found 16-bit dynamic shift register for signal <Dout<10>>.
	Found 16-bit dynamic shift register for signal <Dout<9>>.
	Found 16-bit dynamic shift register for signal <Dout<8>>.
	Found 16-bit dynamic shift register for signal <Dout<7>>.
	Found 16-bit dynamic shift register for signal <Dout<6>>.
	Found 16-bit dynamic shift register for signal <Dout<5>>.
	Found 16-bit dynamic shift register for signal <Dout<4>>.
	Found 16-bit dynamic shift register for signal <Dout<3>>.
	Found 16-bit dynamic shift register for signal <Dout<2>>.
	Found 16-bit dynamic shift register for signal <Dout<1>>.
	Found 16-bit dynamic shift register for signal <Dout<0>>.
Unit <dynshreg_f_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 11
# Registers                                            : 1210
 Flip-Flops                                            : 1210
# Shift Registers                                      : 134
 16-bit dynamic shift register                         : 134
# Comparators                                          : 10
 2-bit comparator equal                                : 2
 2-bit comparator less                                 : 2
 2-bit comparator not equal                            : 1
 31-bit comparator greatequal                          : 5
# Multiplexers                                         : 17
 1-bit 4-to-1 multiplexer                              : 16
 32-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 62
 1-bit xor2                                            : 62

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <Register_data_7> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_6> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_5> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_4> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_2> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_1> (without init value) has a constant value of 0 in block <init_statemachine>.
INFO:Xst:2261 - The FF/Latch <Tpwrup_load> in Unit <init_statemachine> is equivalent to the following FF/Latch, which will be removed : <Register_data_0> 
INFO:Xst:2261 - The FF/Latch <bus2ip_ce_s1_0> in Unit <opb_bam> is equivalent to the following FF/Latch, which will be removed : <bus2ip_cs_s1_0> 
INFO:Xst:2261 - The FF/Latch <bus2ip_ce_s1_1> in Unit <opb_bam> is equivalent to the following FF/Latch, which will be removed : <bus2ip_cs_s1_1> 
INFO:Xst:2261 - The FF/Latch <encoded_dsize_s1_1> in Unit <opb_bam> is equivalent to the following FF/Latch, which will be removed : <encoded_dsize_s1_0> 
INFO:Xst:2261 - The FF/Latch <bus2pipe_col_addr_d1_12> in Unit <ipic_pipe_2> is equivalent to the following 3 FFs/Latches, which will be removed : <bus2pipe_col_addr_d1_2> <bus2pipe_col_addr_d1_1> <bus2pipe_col_addr_d1_0> 
WARNING:Xst:1710 - FF/Latch  <bus2pipe_col_addr_d1_12> (without init value) has a constant value of 0 in block <ipic_pipe_2>.
WARNING:Xst:2677 - Node <encoded_dsize_s1_1> of sequential type is unconnected in block <opb_bam>.
WARNING:Xst:2677 - Node <ADDR_SEL_SYNC_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full> of sequential type is unconnected in block <multiple_datawidth>.
WARNING:Xst:2677 - Node <ADDR_SEL_SYNC_FIFO_I/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <multiple_datawidth>.
WARNING:Xst:2677 - Node <ADDR_SEL_SYNC_FIFO_I/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <multiple_datawidth>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/MCH_LOGIC[1].CH_I/RD_BUF_I/RDBUF_DEPTH_NOT_ZERO_GEN.READDATA_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/MCH_LOGIC[1].CH_I/RD_BUF_I/RDBUF_DEPTH_NOT_ZERO_GEN.READDATA_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/MCH_LOGIC[1].CH_I/ACCESS_BUF_I/ACCESS_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/MCH_LOGIC[1].CH_I/ACCESS_BUF_I/ACCESS_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/MCH_LOGIC[1].CH_I/ACCESS_BUF_I/ACCESS_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/MCH_LOGIC[0].CH_I/RD_BUF_I/RDBUF_DEPTH_NOT_ZERO_GEN.READDATA_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/MCH_LOGIC[0].CH_I/RD_BUF_I/RDBUF_DEPTH_NOT_ZERO_GEN.READDATA_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/MCH_LOGIC[0].CH_I/ACCESS_BUF_I/ACCESS_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/MCH_LOGIC[0].CH_I/ACCESS_BUF_I/ACCESS_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/MCH_LOGIC[0].CH_I/ACCESS_BUF_I/ACCESS_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
INFO:Xst:2261 - The FF/Latch <Register_data_8> in Unit <init_statemachine> is equivalent to the following FF/Latch, which will be removed : <Register_data_3> 
INFO:Xst:2261 - The FF/Latch <DDR_CKE_1> in Unit <init_statemachine> is equivalent to the following FF/Latch, which will be removed : <DDR_CKE_0> 

Optimizing unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> ...

Optimizing unit <ipic_pipe_1> ...

Optimizing unit <dynshreg_f_2> ...

Optimizing unit <init_statemachine> ...

Optimizing unit <ipic_pipe_2> ...

Optimizing unit <mux_onehot_f_4> ...

Optimizing unit <direct_path_cntr_ai> ...

Optimizing unit <io_registers> ...

Optimizing unit <reg_unreg> ...

Optimizing unit <ld_arith_reg_1> ...

Optimizing unit <mux_onehot_f_1> ...

Optimizing unit <opb_bam> ...

Optimizing unit <arbitration_logic> ...

Optimizing unit <addr_data_mux_demux> ...

Optimizing unit <chnl_logic> ...

Optimizing unit <addr_be_gen> ...

Optimizing unit <ipic_logic> ...

Optimizing unit <command_statemachine> ...

Optimizing unit <ipic_if> ...

Optimizing unit <counters> ...

Optimizing unit <data_statemachine> ...

Optimizing unit <multiple_datawidth> ...
WARNING:Xst:1293 - FF/Latch  <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.IPIC_PIPE_I/datapipe_cs_FFd2> has a constant value of 0 in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.IPIC_PIPE_I/bus2pipe_burst_d1_int> (without init value) has a constant value of 0 in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.IPIC_PIPE_I/bus2pipe_burst_d1> (without init value) has a constant value of 0 in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1> (without init value) has a constant value of 0 in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0> (without init value) has a constant value of 0 in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_1> (without init value) has a constant value of 0 in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/ip2bus_postedwrinh_s2_0> (without init value) has a constant value of 1 in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/ip2bus_postedwrinh_s2_1> (without init value) has a constant value of 1 in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/sln_errack_s2> (without init value) has a constant value of 0 in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d2> (without init value) has a constant value of 0 in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/ip2bus_postedwrinh_s2_d1_0> (without init value) has a constant value of 1 in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/ip2bus_postedwrinh_s2_d1_1> (without init value) has a constant value of 1 in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/ip2bus_postedwrinh_s2_d2_0> (without init value) has a constant value of 1 in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/ip2bus_postedwrinh_s2_d2_1> (without init value) has a constant value of 1 in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/MCH_LOGIC[1].CH_I/RD_BUF_I/RDBUF_DEPTH_NOT_ZERO_GEN.READDATA_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/MCH_LOGIC[0].CH_I/RD_BUF_I/RDBUF_DEPTH_NOT_ZERO_GEN.READDATA_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_phase_idle_i> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/Reset_pendrdreq> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/Reset_pendwrreq> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_rnw_d1> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/Prev_Bus2IP_CS_0> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/Prev_Bus2IP_CS_1> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/last_cs_0> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/last_cs_1> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/pend_wrreq_i> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/wrreq_d1> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/same_ext_bank_reg> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/pend_rdreq_i> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/rdreq_d1> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:2677 - Node <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/Trrd_end> of sequential type is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_18> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_50> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_82> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_114> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_29> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_61> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_93> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_125> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_7> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_39> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_71> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_103> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_1> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_33> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_65> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_97> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_25> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_57> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_89> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_121> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_16> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_48> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_80> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_112> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_23> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_55> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_87> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_119> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_14> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_46> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_78> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_110> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_21> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_53> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_85> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_117> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_10> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_42> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_74> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_106> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_4> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_36> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_68> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_100> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_12> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_44> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_76> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_108> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_0> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_32> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_64> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_96> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_19> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_51> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_83> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_115> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_30> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_62> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_94> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_126> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_8> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_40> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_72> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_104> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.IPIC_PIPE_I/bus2pipe_cs_d1_0> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following FF/Latch, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.IPIC_PIPE_I/bus2pipe_ce_d1_0> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_2> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_34> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_66> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_98> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_26> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_58> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_90> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_122> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_17> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_49> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_81> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_113> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_28> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_60> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_92> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_124> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_6> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_38> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_70> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_102> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_24> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_56> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_88> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_120> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_15> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_47> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_79> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_111> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_11> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_43> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_75> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_107> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_22> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_54> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_86> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_118> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_5> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_37> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_69> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_101> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_13> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_45> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_77> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_109> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_20> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_52> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_84> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_116> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_31> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_63> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_95> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_127> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_9> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_41> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_73> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_105> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.IPIC_PIPE_I/bus2pipe_cs_d1_1> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following FF/Latch, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.IPIC_PIPE_I/bus2pipe_ce_d1_1> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_3> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_35> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_67> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_99> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_27> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_59> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_91> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_123> 
INFO:Xst:2261 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.INCLUDE_OPB_RETRY_TOUTSUP_GEN.OPB_RETRY_TOUTSUP_I/addr_arb_cycle_d1> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following FF/Latch, which will be removed : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/addr_arb_cycle_d1> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 

Final Macro Processing ...

Processing Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> :
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_be_s1_0>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_be_s1_1>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_be_s1_2>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_be_s1_3>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_0>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_1>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_2>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_3>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_4>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_5>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_6>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_7>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_8>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_9>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_10>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_11>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_12>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_13>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_14>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_15>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_16>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_17>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_18>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_19>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_20>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_21>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_22>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_23>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_24>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_25>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_26>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_27>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_28>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_29>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_30>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_31>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_0>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_1>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_2>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_3>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_4>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_5>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_6>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_7>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_8>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_9>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_10>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_11>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_12>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_13>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_14>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_15>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_16>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_17>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_18>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_19>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_20>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_21>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_22>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_23>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_24>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_25>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_26>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_27>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_28>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_29>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_30>.
	Found 2-bit shift register for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/INCLUDE_OPB_IPIF_GEN.OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_31>.
INFO:Xst:741 - HDL ADVISOR - A 2-bit shift register was found for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 2-bit shift register was found for signal <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/Tcaslat_end> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 911
 Flip-Flops                                            : 911
# Shift Registers                                      : 68
 2-bit shift register                                  : 68

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 652

Cell Usage :
# BELS                             : 1548
#      GND                         : 2
#      INV                         : 12
#      LUT2                        : 193
#      LUT2_D                      : 4
#      LUT2_L                      : 1
#      LUT3                        : 205
#      LUT3_D                      : 11
#      LUT3_L                      : 3
#      LUT4                        : 547
#      LUT4_D                      : 20
#      LUT4_L                      : 23
#      MULT_AND                    : 36
#      MUXCY                       : 259
#      MUXCY_D                     : 2
#      MUXCY_L                     : 53
#      MUXF5                       : 80
#      VCC                         : 2
#      XORCY                       : 95
# FlipFlops/Latches                : 1355
#      FD                          : 74
#      FDC                         : 2
#      FDCE                        : 157
#      FDDRRSE                     : 88
#      FDE                         : 264
#      FDPE                        : 11
#      FDR                         : 180
#      FDRE                        : 369
#      FDRS                        : 45
#      FDRSE                       : 8
#      FDS                         : 146
#      FDSE                        : 11
# RAMS                             : 128
#      RAM16X1D                    : 128
# Shift Registers                  : 202
#      SRL16                       : 68
#      SRL16E                      : 134
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    1234  out of  13696     9%  
 Number of Slice Flip Flops:          1039  out of  27392     3%  
 Number of 4 input LUTs:              1477  out of  27392     5%  
    Number used as logic:             1019
    Number used as Shift registers:    202
    Number used as RAMs:               256
 Number of IOs:                        652
 Number of bonded IOBs:                  0  out of    556     0%  
    IOB Flip Flops:                    316

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                | Clock buffer(FF name)                                                                                                                                  | Load  |
--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
MCH_OPB_Clk                                                                                 | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/last_row_7)                                                                  | 1013  |
DDR_Clk90_in                                                                                | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU504)                                                  | 344   |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)                                                  | 2     |
Device_Clk90_in                                                                             | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DQST_REG_I)                       | 24    |
Device_Clk90_in_n                                                                           | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I)| 48    |
Device_Clk                                                                                  | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[48].DDR_DQT_REG_I)                          | 157   |
Device_Clk_n                                                                                | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_11)                                        | 121   |
DDR_Clk90_in_n                                                                              | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[30].RDDATA_LOREG)                       | 64    |
--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                               | Buffer(FF name)                                                                                                            | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst:Q)                       | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU714)                      | 30    |
MCH_OPB_Rst                                                                                                                                                                                  | NONE                                                                                                                       | 130   |
MCH3_ReadData_Data<31>(XST_GND:G)                                                                                                                                                            | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[4].RDDQS_REG)| 8     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)                      | 2     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 8.248ns (Maximum Frequency: 121.235MHz)
   Minimum input arrival time before clock: 4.791ns
   Maximum output required time after clock: 2.720ns
   Maximum combinational path delay: 0.539ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MCH_OPB_Clk'
  Clock period: 8.248ns (frequency: 121.235MHz)
  Total number of paths / destination ports: 76468 / 2136
-------------------------------------------------------------------------
Delay:               8.248ns (Levels of Logic = 12)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1 (FF)
  Source Clock:      MCH_OPB_Clk rising
  Destination Clock: MCH_OPB_Clk rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            58   0.370   0.746  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0)
     LUT4:I3->O            1   0.275   0.350  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011_SW0 (N2518)
     LUT3:I2->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/cyout<1>)
     MUXCY:CI->O           7   0.600   0.483  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_wrreq)
     LUT4_L:I2->LO         1   0.275   0.138  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack13 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map7)
     LUT4:I3->O            8   0.275   0.516  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack24 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map10)
     LUT4:I3->O            2   0.275   0.396  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or000032 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or0000_map11)
     LUT4:I2->O           17   0.275   0.605  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_arb_cycle_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/Data_arb_cycle)
     LUT4:I2->O            1   0.275   0.370  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not000138 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001_map11)
     LUT4:I3->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001121 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/cyout<1>)
     MUXCY:CI->O           2   0.600   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_burst)
     FDRE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1
    ----------------------------------------
    Total                      8.248ns (4.645ns logic, 3.603ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR_Clk90_in'
  Clock period: 3.730ns (frequency: 268.072MHz)
  Total number of paths / destination ports: 2742 / 932
-------------------------------------------------------------------------
Delay:               3.730ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9 (RAM)
  Source Clock:      DDR_Clk90_in rising
  Destination Clock: DDR_Clk90_in rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.370   0.467  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/ddr_read_dqs<3>)
     LUT4:I0->O            2   0.275   0.514  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i4 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i_map2)
     LUT3:I0->O            3   0.275   0.533  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren_and00001 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I'
     LUT4:I0->O          128   0.275   0.808  BU760 (N11)
     RAM16X1D:WE               0.213          BU9
    ----------------------------------------
    Total                      3.730ns (1.408ns logic, 2.322ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Device_Clk_n'
  Clock period: 0.991ns (frequency: 1008.980MHz)
  Total number of paths / destination ports: 72 / 72
-------------------------------------------------------------------------
Delay:               0.991ns (Levels of Logic = 0)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_31 (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[63].DDR_DQ_REG_I (FF)
  Source Clock:      Device_Clk_n rising
  Destination Clock: Device_Clk_n rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_31 to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[63].DDR_DQ_REG_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.370   0.413  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_31 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_31)
     FDDRRSE:D1                0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[63].DDR_DQ_REG_I
    ----------------------------------------
    Total                      0.991ns (0.578ns logic, 0.413ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MCH_OPB_Clk'
  Total number of paths / destination ports: 1110 / 833
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 18)
  Source:            DDR_Sleep (PAD)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 (FF)
  Destination Clock: MCH_OPB_Clk rising

  Data Path: DDR_Sleep to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O           20   0.275   0.754  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd8-In11 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/N6)
     LUT3:I0->O            1   0.275   0.331  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/refi_pwrup_cnten1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/refi_pwrup_cnten)
     MULT_AND:I1->LO       0   0.002   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MULT_AND_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/gen_cry_kill_n<14>)
     MUXCY:DI->O           1   0.521   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/cry<14>)
     MUXCY:CI->O           1   0.036   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/cry<13>)
     MUXCY:CI->O           1   0.036   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/cry<12>)
     MUXCY:CI->O           1   0.036   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/cry<11>)
     MUXCY:CI->O           1   0.036   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/cry<10>)
     MUXCY:CI->O           1   0.036   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/cry<9>)
     MUXCY:CI->O           1   0.036   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/cry<8>)
     MUXCY:CI->O           1   0.036   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/cry<7>)
     MUXCY:CI->O           1   0.036   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/cry<6>)
     MUXCY:CI->O           1   0.036   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/cry<5>)
     MUXCY:CI->O           1   0.036   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/cry<4>)
     MUXCY:CI->O           1   0.036   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/cry<3>)
     MUXCY:CI->O           1   0.036   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/cry<2>)
     MUXCY:CI->O           1   0.036   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/cry<1>)
     XORCY:CI->O           1   0.708   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].XORCY_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/xorcy_out<0>)
     FDSE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1
    ----------------------------------------
    Total                      3.685ns (2.599ns logic, 1.085ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Device_Clk'
  Total number of paths / destination ports: 216 / 177
-------------------------------------------------------------------------
Offset:              4.791ns (Levels of Logic = 7)
  Source:            DDR_Sleep (PAD)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_RASN_REG (FF)
  Destination Clock: Device_Clk rising

  Data Path: DDR_Sleep to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_RASN_REG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I1->O            1   0.275   0.430  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/BA_MUX_SEL_I/lutout0_0_or00001_SW0 (N1146)
     LUT4_D:I1->O          3   0.275   0.495  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/BA_MUX_SEL_I/lutout0_0_or00001 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/N0)
     LUT4:I1->O            1   0.275   0.369  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/RCW_cmd<0>52_SW0 (N2664)
     LUT4:I3->O            1   0.275   0.370  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/RCW_cmd<0>52 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/RCW_cmd<0>_map20)
     LUT4:I3->O            1   0.275   0.467  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/RCW_cmd<0>57 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/RCW_cmd<0>_map21)
     LUT4:I0->O            1   0.275   0.430  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/RCW_cmd<0>70_SW0 (N2641)
     LUT4:I1->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/RCW_cmd<0>70 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/rasn)
     FDS:D                     0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_RASN_REG
    ----------------------------------------
    Total                      4.791ns (2.231ns logic, 2.560ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR_Clk90_in'
  Total number of paths / destination ports: 72 / 72
-------------------------------------------------------------------------
Offset:              0.208ns (Levels of Logic = 0)
  Source:            DDR_DQS_i<7> (PAD)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG (FF)
  Destination Clock: DDR_Clk90_in rising

  Data Path: DDR_DQS_i<7> to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG
    ----------------------------------------
    Total                      0.208ns (0.208ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR_Clk90_in_n'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.208ns (Levels of Logic = 0)
  Source:            DDR_DQ_i<63> (PAD)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: DDR_Clk90_in_n rising

  Data Path: DDR_DQ_i<63> to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      0.208ns (0.208ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Device_Clk90_in_n'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.536ns (Levels of Logic = 0)
  Source:            MCH_OPB_Rst (PAD)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I (FF)
  Destination Clock: Device_Clk90_in_n rising

  Data Path: MCH_OPB_Rst to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:R                     0.536          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I
    ----------------------------------------
    Total                      0.536ns (0.536ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Device_Clk_n'
  Total number of paths / destination ports: 49 / 49
-------------------------------------------------------------------------
Offset:              0.536ns (Levels of Logic = 0)
  Source:            MCH_OPB_Rst (PAD)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_en_i (FF)
  Destination Clock: Device_Clk_n rising

  Data Path: MCH_OPB_Rst to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_en_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:R                     0.536          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/write_data_valid_d1_31
    ----------------------------------------
    Total                      0.536ns (0.536ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MCH_OPB_Clk'
  Total number of paths / destination ports: 128 / 108
-------------------------------------------------------------------------
Offset:              2.720ns (Levels of Logic = 0)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/MCH_LOGIC[1].CH_I/RD_BUF_I/RDBUF_DEPTH_NOT_ZERO_GEN.READDATA_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_32_0 (FF)
  Destination:       MCH1_ReadData_Control (PAD)
  Source Clock:      MCH_OPB_Clk rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/MCH_LOGIC[1].CH_I/RD_BUF_I/RDBUF_DEPTH_NOT_ZERO_GEN.READDATA_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_32_0 to MCH1_ReadData_Control
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         0   2.720   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/MCH_LOGIC[1].CH_I/RD_BUF_I/RDBUF_DEPTH_NOT_ZERO_GEN.READDATA_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_32_0 (MCH1_ReadData_Control)
    ----------------------------------------
    Total                      2.720ns (2.720ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Device_Clk'
  Total number of paths / destination ports: 156 / 156
-------------------------------------------------------------------------
Offset:              0.370ns (Levels of Logic = 0)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_RASN_REG (FF)
  Destination:       DDR_RASn (PAD)
  Source Clock:      Device_Clk rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_RASN_REG to DDR_RASn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              0   0.370   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_RASN_REG (DDR_RASn)
    ----------------------------------------
    Total                      0.370ns (0.370ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Device_Clk90_in'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              0.370ns (Levels of Logic = 0)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I (FF)
  Destination:       DDR_Clkn<0> (PAD)
  Source Clock:      Device_Clk90_in rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I to DDR_Clkn<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDDRRSE:C0->Q         0   0.370   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I (DDR_Clkn<0>)
    ----------------------------------------
    Total                      0.370ns (0.370ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               0.539ns (Levels of Logic = 1)
  Source:            DDR_Sleep (PAD)
  Destination:       DDR_CKE<0> (PAD)

  Data Path: DDR_Sleep to DDR_CKE<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     MUXF5:S->O            0   0.539   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>1_f5 (DDR_CKE<1>)
    ----------------------------------------
    Total                      0.539ns (0.539ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
CPU : 418.94 / 419.15 s | Elapsed : 419.00 / 419.00 s
 
--> 

Total memory usage is 430856 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  712 (   0 filtered)
Number of infos    :   71 (   0 filtered)

