

================================================================
== Synthesis Summary Report of 'kp_502_7'
================================================================
+ General Information: 
    * Date:           Sun Mar 24 16:48:25 2024
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        kp_502_7
    * Solution:       sol2_1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a200t-sbv484-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |         Modules        | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |         & Loops        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ kp_502_7              |     -|  0.00|      229|  1.374e+03|         -|      230|     -|        no|     -|  12 (1%)|  3787 (1%)|  3266 (2%)|    -|
    | o Loop                 |     -|  5.00|      228|  1.368e+03|        57|        -|     4|        no|     -|        -|          -|          -|    -|
    |  + sqrt_fixed_32_32_s  |    II|  0.06|       10|     60.000|         -|        1|     -|       yes|     -|        -|  820 (~0%)|  1398 (1%)|    -|
    +------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------+----------+
| Interface   | Bitwidth |
+-------------+----------+
| A_address0  | 3        |
| A_q0        | 32       |
| B_address0  | 3        |
| B_q0        | 32       |
| C_address0  | 3        |
| C_q0        | 32       |
| D_address1  | 3        |
| D_d1        | 32       |
| X1_address1 | 3        |
| X1_d1       | 32       |
| X2_address1 | 3        |
| X2_d1       | 32       |
+-------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | int*     |
| B        | in        | int*     |
| C        | in        | int*     |
| X1       | out       | int*     |
| X2       | out       | int*     |
| D        | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_q0         | port    |          |
| C        | C_address0   | port    | offset   |
| C        | C_ce0        | port    |          |
| C        | C_q0         | port    |          |
| X1       | X1_address1  | port    | offset   |
| X1       | X1_ce1       | port    |          |
| X1       | X1_we1       | port    |          |
| X1       | X1_d1        | port    |          |
| X2       | X2_address1  | port    | offset   |
| X2       | X2_ce1       | port    |          |
| X2       | X2_we1       | port    |          |
| X2       | X2_d1        | port    |          |
| D        | D_address1   | port    | offset   |
| D        | D_ce1        | port    |          |
| D        | D_we1        | port    |          |
| D        | D_d1         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------+-----+--------+--------------+-----+--------+---------+
| Name                       | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+----------------------------+-----+--------+--------------+-----+--------+---------+
| + kp_502_7                 | 12  |        |              |     |        |         |
|   mul_32s_32s_32_3_1_U2    | 3   |        | mul_ln13     | mul | auto   | 2       |
|   mul_32s_32s_32_3_1_U3    | 3   |        | mul_ln13_1   | mul | auto   | 2       |
|   xf_V_fu_284_p2           | -   |        | xf_V         | sub | fabric | 0       |
|   add_ln19_fu_305_p2       | -   |        | add_ln19     | add | fabric | 0       |
|   sub_ln19_fu_359_p2       | -   |        | sub_ln19     | sub | fabric | 0       |
|   sub_ln20_fu_310_p2       | -   |        | sub_ln20     | sub | fabric | 0       |
|   mul_32s_32s_32_3_1_U4    | 3   |        | mul_ln13_2   | mul | auto   | 2       |
|   mul_32s_32s_32_3_1_U5    | 3   |        | mul_ln13_3   | mul | auto   | 2       |
|   xf_V_1_fu_295_p2         | -   |        | xf_V_1       | sub | fabric | 0       |
|   add_ln19_1_fu_334_p2     | -   |        | add_ln19_1   | add | fabric | 0       |
|   sub_ln19_1_fu_365_p2     | -   |        | sub_ln19_1   | sub | fabric | 0       |
|   sub_ln20_1_fu_339_p2     | -   |        | sub_ln20_1   | sub | fabric | 0       |
|   add_ln8_fu_240_p2        | -   |        | add_ln8      | add | fabric | 0       |
|  + sqrt_fixed_32_32_s      | 0   |        |              |     |        |         |
|    add_ln219_fu_246_p2     | -   |        | add_ln219    | add | fabric | 0       |
|    sub_ln219_fu_318_p2     | -   |        | sub_ln219    | sub | fabric | 0       |
|    sub_ln219_1_fu_398_p2   | -   |        | sub_ln219_1  | sub | fabric | 0       |
|    sub_ln219_2_fu_475_p2   | -   |        | sub_ln219_2  | sub | fabric | 0       |
|    sub_ln219_3_fu_555_p2   | -   |        | sub_ln219_3  | sub | fabric | 0       |
|    sub_ln219_4_fu_632_p2   | -   |        | sub_ln219_4  | sub | fabric | 0       |
|    sub_ln219_5_fu_712_p2   | -   |        | sub_ln219_5  | sub | fabric | 0       |
|    sub_ln219_6_fu_789_p2   | -   |        | sub_ln219_6  | sub | fabric | 0       |
|    sub_ln219_7_fu_864_p2   | -   |        | sub_ln219_7  | sub | fabric | 0       |
|    sub_ln219_8_fu_944_p2   | -   |        | sub_ln219_8  | sub | fabric | 0       |
|    sub_ln219_9_fu_1021_p2  | -   |        | sub_ln219_9  | sub | fabric | 0       |
|    sub_ln219_10_fu_1096_p2 | -   |        | sub_ln219_10 | sub | fabric | 0       |
|    sub_ln219_11_fu_1176_p2 | -   |        | sub_ln219_11 | sub | fabric | 0       |
|    sub_ln219_12_fu_1253_p2 | -   |        | sub_ln219_12 | sub | fabric | 0       |
|    sub_ln219_13_fu_1328_p2 | -   |        | sub_ln219_13 | sub | fabric | 0       |
|    sub_ln219_14_fu_1387_p2 | -   |        | sub_ln219_14 | sub | fabric | 0       |
|    res_I_V_30_fu_1449_p2   | -   |        | res_I_V_30   | add | fabric | 0       |
+----------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------------+---------------------------+
| Type      | Options                               | Location                  |
+-----------+---------------------------------------+---------------------------+
| interface | ap_memory storage_type=ram_2p port=A  | DIRECTIVE in kp_502_7, A  |
| interface | ap_memory storage_type=ram_2p port=B  | DIRECTIVE in kp_502_7, B  |
| interface | ap_memory storage_type=ram_2p port=C  | DIRECTIVE in kp_502_7, C  |
| interface | ap_memory storage_type=ram_2p port=D  | DIRECTIVE in kp_502_7, D  |
| interface | ap_memory storage_type=ram_2p port=X1 | DIRECTIVE in kp_502_7, X1 |
| interface | ap_memory storage_type=ram_2p port=X2 | DIRECTIVE in kp_502_7, X2 |
| pipeline  | off                                   | DIRECTIVE in kp_502_7     |
| unroll    | factor=2                              | DIRECTIVE in kp_502_7     |
+-----------+---------------------------------------+---------------------------+


