--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml CAD971Test.twx CAD971Test.ncd -o CAD971Test.twr
CAD971Test.pcf -ucf vga.ucf

Design file:              CAD971Test.ncd
Physical constraint file: CAD971Test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK_24
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Key<0>      |    6.064(R)|      SLOW  |   -0.766(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<1>      |    5.688(R)|      SLOW  |   -1.182(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<2>      |    4.773(R)|      SLOW  |   -1.309(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<3>      |    7.157(R)|      SLOW  |   -0.644(R)|      SLOW  |CLOCK_24_BUFGP    |   0.000|
SW<0>       |   12.617(R)|      SLOW  |   -1.975(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK_24 to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
VGA_B<0>        |        26.958(R)|      SLOW  |         4.741(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_B<1>        |        27.085(R)|      SLOW  |         5.228(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_G<0>        |        27.862(R)|      SLOW  |         4.533(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_G<1>        |        27.197(R)|      SLOW  |         4.462(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_HS          |        11.405(R)|      SLOW  |         4.637(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_R<0>        |        26.769(R)|      SLOW  |         4.488(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_R<1>        |        27.767(R)|      SLOW  |         4.672(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_VS          |        11.874(R)|      SLOW  |         4.379(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<0>       |        10.390(R)|      SLOW  |         4.253(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<1>       |        10.294(R)|      SLOW  |         4.208(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<2>       |        10.219(R)|      SLOW  |         4.055(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<3>       |        10.118(R)|      SLOW  |         4.000(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<0>|        15.485(R)|      SLOW  |         4.804(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<1>|        15.519(R)|      SLOW  |         4.125(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<2>|        15.417(R)|      SLOW  |         4.439(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<3>|        12.856(R)|      SLOW  |         4.690(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<4>|        12.572(R)|      SLOW  |         3.776(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<5>|        15.291(R)|      SLOW  |         4.350(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<6>|        15.472(R)|      SLOW  |         4.220(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RESET_N to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
VGA_B<0>    |        21.463(R)|      SLOW  |        10.353(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_B<1>    |        21.590(R)|      SLOW  |        10.359(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_G<0>    |        22.367(R)|      SLOW  |        10.820(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_G<1>    |        21.445(R)|      SLOW  |        10.303(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_R<0>    |        21.274(R)|      SLOW  |        10.186(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_R<1>    |        22.272(R)|      SLOW  |        10.707(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK_24
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |   17.089|         |         |         |
RESET_N        |   19.827|   10.724|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jan 24 23:29:52 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4629 MB



