{"vcs1":{"timestamp_begin":1726116183.634929223, "rt":1.43, "ut":0.34, "st":0.18}}
{"vcselab":{"timestamp_begin":1726116185.131174267, "rt":1.01, "ut":0.32, "st":0.15}}
{"link":{"timestamp_begin":1726116186.207906138, "rt":0.30, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726116183.096408176}
{"VCS_COMP_START_TIME": 1726116183.096408176}
{"VCS_COMP_END_TIME": 1726116188.043099194}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329936}}
{"stitch_vcselab": {"peak_mem": 231532}}
