

================================================================
== Vitis HLS Report for 'FFT_DIT_spatial_unroll_CY_stream_vector'
================================================================
* Date:           Wed Apr  2 21:41:32 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        build
* Solution:       FFT_250MHz (Vivado IP Flow Target)
* Product family: versalpremium
* Target device:  xcvp1802-lsvc4072-3HP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.908 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      397|      397|  1.588 us|  1.588 us|   32|   32|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 80
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 80, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%reverse_in_stream_vector = alloca i64 1"   --->   Operation 81 'alloca' 'reverse_in_stream_vector' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%data_s1_stream_vector = alloca i64 1"   --->   Operation 82 'alloca' 'data_s1_stream_vector' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 83 [62/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 83 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 84 [61/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 84 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 85 [60/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 85 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 86 [59/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 86 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 87 [58/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 87 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 88 [57/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 88 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 89 [56/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 89 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 90 [55/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 90 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 91 [54/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 91 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 92 [53/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 92 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 93 [52/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 93 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 94 [51/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 94 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 95 [50/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 95 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 96 [49/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 96 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 97 [48/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 97 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 98 [47/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 98 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 99 [46/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 99 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 100 [45/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 100 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 101 [44/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 101 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 102 [43/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 102 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 103 [42/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 103 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 104 [41/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 104 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 105 [40/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 105 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 106 [39/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 106 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 107 [38/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 107 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 108 [37/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 108 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 109 [36/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 109 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 110 [35/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 110 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 111 [34/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 111 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 112 [33/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 112 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 113 [32/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 113 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 114 [31/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 114 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 115 [30/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 115 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 116 [29/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 116 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 117 [28/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 117 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 118 [27/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 118 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 119 [26/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 119 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 120 [25/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 120 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 121 [24/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 121 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 122 [23/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 122 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 123 [22/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 123 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 124 [21/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 124 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 43 <SV = 42> <Delay = 0.00>
ST_43 : Operation 125 [20/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 125 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 44 <SV = 43> <Delay = 0.00>
ST_44 : Operation 126 [19/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 126 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 45 <SV = 44> <Delay = 0.00>
ST_45 : Operation 127 [18/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 127 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 46 <SV = 45> <Delay = 0.00>
ST_46 : Operation 128 [17/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 128 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 47 <SV = 46> <Delay = 0.00>
ST_47 : Operation 129 [16/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 129 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 48 <SV = 47> <Delay = 0.00>
ST_48 : Operation 130 [15/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 130 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 49 <SV = 48> <Delay = 0.00>
ST_49 : Operation 131 [14/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 131 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 50 <SV = 49> <Delay = 0.00>
ST_50 : Operation 132 [13/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 132 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 51 <SV = 50> <Delay = 0.00>
ST_51 : Operation 133 [12/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 133 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 52 <SV = 51> <Delay = 0.00>
ST_52 : Operation 134 [11/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 134 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 53 <SV = 52> <Delay = 0.00>
ST_53 : Operation 135 [10/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 135 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 54 <SV = 53> <Delay = 0.00>
ST_54 : Operation 136 [9/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 136 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 55 <SV = 54> <Delay = 0.00>
ST_55 : Operation 137 [8/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 137 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 56 <SV = 55> <Delay = 0.00>
ST_56 : Operation 138 [7/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 138 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 57 <SV = 56> <Delay = 0.00>
ST_57 : Operation 139 [6/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 139 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 58 <SV = 57> <Delay = 0.00>
ST_58 : Operation 140 [5/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 140 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 59 <SV = 58> <Delay = 0.00>
ST_59 : Operation 141 [4/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 141 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 60 <SV = 59> <Delay = 0.00>
ST_60 : Operation 142 [3/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 142 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 61 <SV = 60> <Delay = 0.00>
ST_61 : Operation 143 [2/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 143 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 62 <SV = 61> <Delay = 0.00>
ST_62 : Operation 144 [1/62] (0.00ns)   --->   "%call_ln531 = call void @reverse_input_stream_UF4, i512 %in_r, i512 %reverse_in_stream_vector" [FFT.cpp:531]   --->   Operation 144 'call' 'call_ln531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 63 <SV = 62> <Delay = 0.00>
ST_63 : Operation 145 [2/2] (0.00ns)   --->   "%call_ln532 = call void @FFT_Stage1_vectorstream_parameterize, i512 %reverse_in_stream_vector, i512 %data_s1_stream_vector" [FFT.cpp:532]   --->   Operation 145 'call' 'call_ln532' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 64 <SV = 63> <Delay = 0.00>
ST_64 : Operation 146 [1/2] (0.00ns)   --->   "%call_ln532 = call void @FFT_Stage1_vectorstream_parameterize, i512 %reverse_in_stream_vector, i512 %data_s1_stream_vector" [FFT.cpp:532]   --->   Operation 146 'call' 'call_ln532' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 65 <SV = 64> <Delay = 0.00>
ST_65 : Operation 147 [2/2] (0.00ns)   --->   "%call_ln533 = call void @FFT_Stage2_vectorstreamIn_arrayOut_parametize, i512 %data_s1_stream_vector, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7" [FFT.cpp:533]   --->   Operation 147 'call' 'call_ln533' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 66 <SV = 65> <Delay = 0.00>
ST_66 : Operation 148 [1/2] (0.00ns)   --->   "%call_ln533 = call void @FFT_Stage2_vectorstreamIn_arrayOut_parametize, i512 %data_s1_stream_vector, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7" [FFT.cpp:533]   --->   Operation 148 'call' 'call_ln533' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 67 <SV = 66> <Delay = 0.00>
ST_67 : Operation 149 [2/2] (0.00ns)   --->   "%call_ln534 = call void @FFT_stage_spatial_unroll<3>, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7" [FFT.cpp:534]   --->   Operation 149 'call' 'call_ln534' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 68 <SV = 67> <Delay = 0.00>
ST_68 : Operation 150 [1/2] (0.00ns)   --->   "%call_ln534 = call void @FFT_stage_spatial_unroll<3>, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7" [FFT.cpp:534]   --->   Operation 150 'call' 'call_ln534' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 69 <SV = 68> <Delay = 0.00>
ST_69 : Operation 151 [2/2] (0.00ns)   --->   "%call_ln535 = call void @FFT_stage_spatial_unroll<4>, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4" [FFT.cpp:535]   --->   Operation 151 'call' 'call_ln535' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 70 <SV = 69> <Delay = 0.00>
ST_70 : Operation 152 [1/2] (0.00ns)   --->   "%call_ln535 = call void @FFT_stage_spatial_unroll<4>, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4" [FFT.cpp:535]   --->   Operation 152 'call' 'call_ln535' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 71 <SV = 70> <Delay = 0.00>
ST_71 : Operation 153 [2/2] (0.00ns)   --->   "%call_ln536 = call void @FFT_stage_spatial_unroll<5>, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0" [FFT.cpp:536]   --->   Operation 153 'call' 'call_ln536' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 72 <SV = 71> <Delay = 0.00>
ST_72 : Operation 154 [1/2] (0.00ns)   --->   "%call_ln536 = call void @FFT_stage_spatial_unroll<5>, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0" [FFT.cpp:536]   --->   Operation 154 'call' 'call_ln536' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 73 <SV = 72> <Delay = 0.00>
ST_73 : Operation 155 [2/2] (0.00ns)   --->   "%call_ln537 = call void @FFT_stage_spatial_unroll<6>, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0" [FFT.cpp:537]   --->   Operation 155 'call' 'call_ln537' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 74 <SV = 73> <Delay = 0.00>
ST_74 : Operation 156 [1/2] (0.00ns)   --->   "%call_ln537 = call void @FFT_stage_spatial_unroll<6>, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0" [FFT.cpp:537]   --->   Operation 156 'call' 'call_ln537' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 75 <SV = 74> <Delay = 0.00>
ST_75 : Operation 157 [2/2] (0.00ns)   --->   "%call_ln538 = call void @FFT_stage_spatial_unroll<7>, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0" [FFT.cpp:538]   --->   Operation 157 'call' 'call_ln538' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 76 <SV = 75> <Delay = 0.00>
ST_76 : Operation 158 [1/2] (0.00ns)   --->   "%call_ln538 = call void @FFT_stage_spatial_unroll<7>, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0" [FFT.cpp:538]   --->   Operation 158 'call' 'call_ln538' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 77 <SV = 76> <Delay = 0.00>
ST_77 : Operation 159 [2/2] (0.00ns)   --->   "%call_ln539 = call void @FFT_stage_spatial_unroll<8>, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3" [FFT.cpp:539]   --->   Operation 159 'call' 'call_ln539' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 78 <SV = 77> <Delay = 0.00>
ST_78 : Operation 160 [1/2] (0.00ns)   --->   "%call_ln539 = call void @FFT_stage_spatial_unroll<8>, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3" [FFT.cpp:539]   --->   Operation 160 'call' 'call_ln539' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 79 <SV = 78> <Delay = 0.00>
ST_79 : Operation 161 [2/2] (0.00ns)   --->   "%call_ln540 = call void @output_result_array_to_stream, i512 %out_r, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_3" [FFT.cpp:540]   --->   Operation 161 'call' 'call_ln540' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 80 <SV = 79> <Delay = 0.00>
ST_80 : Operation 162 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln508 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_73" [FFT.cpp:508]   --->   Operation 162 'specdataflowpipeline' 'specdataflowpipeline_ln508' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %out_r, void @empty_74, i32 0, i32 0, void @empty_73, i32 0, i32 0, void @empty_73, void @empty_73, void @empty_73, i32 0, i32 0, i32 0, i32 0, void @empty_73, void @empty_73, i32 4294967295, i32 0, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %in_r, void @empty_74, i32 0, i32 0, void @empty_73, i32 0, i32 0, void @empty_73, void @empty_73, void @empty_73, i32 0, i32 0, i32 0, i32 0, void @empty_73, void @empty_73, i32 4294967295, i32 0, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 165 [1/1] (0.00ns)   --->   "%specperformance_ln509 = specperformance void @_ssdm_op_SpecPerformance, i32 0, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73" [FFT.cpp:509]   --->   Operation 165 'specperformance' 'specperformance_ln509' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 166 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @reverse_in_stream_vector_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %reverse_in_stream_vector, i512 %reverse_in_stream_vector"   --->   Operation 166 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %reverse_in_stream_vector, void @empty_74, i32 0, i32 0, void @empty_73, i32 0, i32 0, void @empty_73, void @empty_73, void @empty_73, i32 0, i32 0, i32 0, i32 0, void @empty_73, void @empty_73, i32 4294967295, i32 0, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 168 [1/1] (0.00ns)   --->   "%empty_366 = specchannel i32 @_ssdm_op_SpecChannel, void @data_s1_stream_vector_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %data_s1_stream_vector, i512 %data_s1_stream_vector"   --->   Operation 168 'specchannel' 'empty_366' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %data_s1_stream_vector, void @empty_74, i32 0, i32 0, void @empty_73, i32 0, i32 0, void @empty_73, void @empty_73, void @empty_73, i32 0, i32 0, i32 0, i32 0, void @empty_73, void @empty_73, i32 4294967295, i32 0, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 170 [1/1] (0.00ns)   --->   "%specmemcore_ln519 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:519]   --->   Operation 170 'specmemcore' 'specmemcore_ln519' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 171 [1/1] (0.00ns)   --->   "%specmemcore_ln519 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:519]   --->   Operation 171 'specmemcore' 'specmemcore_ln519' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 172 [1/1] (0.00ns)   --->   "%specmemcore_ln519 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:519]   --->   Operation 172 'specmemcore' 'specmemcore_ln519' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 173 [1/1] (0.00ns)   --->   "%specmemcore_ln519 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:519]   --->   Operation 173 'specmemcore' 'specmemcore_ln519' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 174 [1/1] (0.00ns)   --->   "%specmemcore_ln519 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:519]   --->   Operation 174 'specmemcore' 'specmemcore_ln519' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 175 [1/1] (0.00ns)   --->   "%specmemcore_ln519 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:519]   --->   Operation 175 'specmemcore' 'specmemcore_ln519' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 176 [1/1] (0.00ns)   --->   "%specmemcore_ln519 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:519]   --->   Operation 176 'specmemcore' 'specmemcore_ln519' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 177 [1/1] (0.00ns)   --->   "%specmemcore_ln519 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:519]   --->   Operation 177 'specmemcore' 'specmemcore_ln519' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 178 [1/1] (0.00ns)   --->   "%specmemcore_ln519 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:519]   --->   Operation 178 'specmemcore' 'specmemcore_ln519' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 179 [1/1] (0.00ns)   --->   "%specmemcore_ln519 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:519]   --->   Operation 179 'specmemcore' 'specmemcore_ln519' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 180 [1/1] (0.00ns)   --->   "%specmemcore_ln519 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:519]   --->   Operation 180 'specmemcore' 'specmemcore_ln519' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 181 [1/1] (0.00ns)   --->   "%specmemcore_ln519 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:519]   --->   Operation 181 'specmemcore' 'specmemcore_ln519' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 182 [1/1] (0.00ns)   --->   "%specmemcore_ln519 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:519]   --->   Operation 182 'specmemcore' 'specmemcore_ln519' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 183 [1/1] (0.00ns)   --->   "%specmemcore_ln519 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:519]   --->   Operation 183 'specmemcore' 'specmemcore_ln519' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 184 [1/1] (0.00ns)   --->   "%specmemcore_ln519 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:519]   --->   Operation 184 'specmemcore' 'specmemcore_ln519' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 185 [1/1] (0.00ns)   --->   "%specmemcore_ln519 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:519]   --->   Operation 185 'specmemcore' 'specmemcore_ln519' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 186 [1/1] (0.00ns)   --->   "%specmemcore_ln521 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:521]   --->   Operation 186 'specmemcore' 'specmemcore_ln521' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 187 [1/1] (0.00ns)   --->   "%specmemcore_ln521 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:521]   --->   Operation 187 'specmemcore' 'specmemcore_ln521' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 188 [1/1] (0.00ns)   --->   "%specmemcore_ln521 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:521]   --->   Operation 188 'specmemcore' 'specmemcore_ln521' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 189 [1/1] (0.00ns)   --->   "%specmemcore_ln521 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:521]   --->   Operation 189 'specmemcore' 'specmemcore_ln521' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 190 [1/1] (0.00ns)   --->   "%specmemcore_ln521 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:521]   --->   Operation 190 'specmemcore' 'specmemcore_ln521' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 191 [1/1] (0.00ns)   --->   "%specmemcore_ln521 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:521]   --->   Operation 191 'specmemcore' 'specmemcore_ln521' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 192 [1/1] (0.00ns)   --->   "%specmemcore_ln521 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:521]   --->   Operation 192 'specmemcore' 'specmemcore_ln521' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 193 [1/1] (0.00ns)   --->   "%specmemcore_ln521 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:521]   --->   Operation 193 'specmemcore' 'specmemcore_ln521' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 194 [1/1] (0.00ns)   --->   "%specmemcore_ln521 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:521]   --->   Operation 194 'specmemcore' 'specmemcore_ln521' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 195 [1/1] (0.00ns)   --->   "%specmemcore_ln521 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:521]   --->   Operation 195 'specmemcore' 'specmemcore_ln521' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 196 [1/1] (0.00ns)   --->   "%specmemcore_ln521 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:521]   --->   Operation 196 'specmemcore' 'specmemcore_ln521' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 197 [1/1] (0.00ns)   --->   "%specmemcore_ln521 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:521]   --->   Operation 197 'specmemcore' 'specmemcore_ln521' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 198 [1/1] (0.00ns)   --->   "%specmemcore_ln521 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:521]   --->   Operation 198 'specmemcore' 'specmemcore_ln521' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 199 [1/1] (0.00ns)   --->   "%specmemcore_ln521 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:521]   --->   Operation 199 'specmemcore' 'specmemcore_ln521' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 200 [1/1] (0.00ns)   --->   "%specmemcore_ln521 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:521]   --->   Operation 200 'specmemcore' 'specmemcore_ln521' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 201 [1/1] (0.00ns)   --->   "%specmemcore_ln521 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0, i64 666, i64 23, i64 18446744073709551615" [FFT.cpp:521]   --->   Operation 201 'specmemcore' 'specmemcore_ln521' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 202 [1/2] (0.00ns)   --->   "%call_ln540 = call void @output_result_array_to_stream, i512 %out_r, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_3" [FFT.cpp:540]   --->   Operation 202 'call' 'call_ln540' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_80 : Operation 203 [1/1] (0.00ns)   --->   "%ret_ln542 = ret" [FFT.cpp:542]   --->   Operation 203 'ret' 'ret_ln542' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 0.000ns
The critical path consists of the following:

 <State 39>: 0.000ns
The critical path consists of the following:

 <State 40>: 0.000ns
The critical path consists of the following:

 <State 41>: 0.000ns
The critical path consists of the following:

 <State 42>: 0.000ns
The critical path consists of the following:

 <State 43>: 0.000ns
The critical path consists of the following:

 <State 44>: 0.000ns
The critical path consists of the following:

 <State 45>: 0.000ns
The critical path consists of the following:

 <State 46>: 0.000ns
The critical path consists of the following:

 <State 47>: 0.000ns
The critical path consists of the following:

 <State 48>: 0.000ns
The critical path consists of the following:

 <State 49>: 0.000ns
The critical path consists of the following:

 <State 50>: 0.000ns
The critical path consists of the following:

 <State 51>: 0.000ns
The critical path consists of the following:

 <State 52>: 0.000ns
The critical path consists of the following:

 <State 53>: 0.000ns
The critical path consists of the following:

 <State 54>: 0.000ns
The critical path consists of the following:

 <State 55>: 0.000ns
The critical path consists of the following:

 <State 56>: 0.000ns
The critical path consists of the following:

 <State 57>: 0.000ns
The critical path consists of the following:

 <State 58>: 0.000ns
The critical path consists of the following:

 <State 59>: 0.000ns
The critical path consists of the following:

 <State 60>: 0.000ns
The critical path consists of the following:

 <State 61>: 0.000ns
The critical path consists of the following:

 <State 62>: 0.000ns
The critical path consists of the following:

 <State 63>: 0.000ns
The critical path consists of the following:

 <State 64>: 0.000ns
The critical path consists of the following:

 <State 65>: 0.000ns
The critical path consists of the following:

 <State 66>: 0.000ns
The critical path consists of the following:

 <State 67>: 0.000ns
The critical path consists of the following:

 <State 68>: 0.000ns
The critical path consists of the following:

 <State 69>: 0.000ns
The critical path consists of the following:

 <State 70>: 0.000ns
The critical path consists of the following:

 <State 71>: 0.000ns
The critical path consists of the following:

 <State 72>: 0.000ns
The critical path consists of the following:

 <State 73>: 0.000ns
The critical path consists of the following:

 <State 74>: 0.000ns
The critical path consists of the following:

 <State 75>: 0.000ns
The critical path consists of the following:

 <State 76>: 0.000ns
The critical path consists of the following:

 <State 77>: 0.000ns
The critical path consists of the following:

 <State 78>: 0.000ns
The critical path consists of the following:

 <State 79>: 0.000ns
The critical path consists of the following:

 <State 80>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
