var pipelineJSON={"14":{"nodes":[{"name":"Exit", "id":80, "subtype":"exit", "start":"7.00", "end":"10.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":81, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"arg_numNodes", "id":82, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_numNodes\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":83, "subtype":"default", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"4", "Start Cycle":"2", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Compare", "id":84, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Select", "id":85, "subtype":"select", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"+", "id":86, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"+", "id":87, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"FFwd Src", "id":88, "subtype":"ffwdSource", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MainKernel.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "ffwdLinkID":["100"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"FFwd Src", "id":89, "subtype":"ffwdSource", "start":"0.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MainKernel.B2, MainKernel.B9", "Max Fanout":"1", "Start Cycle":"0", "Latency":"7"}], "ffwdLinkID":["98", "205"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}], "links":[{"from":82, "to":83, "details":[{"type":"table", "Width":"32"}]}, {"from":83, "to":88, "details":[{"type":"table", "Width":"32"}]}, {"from":83, "to":85, "details":[{"type":"table", "Width":"32"}]}, {"from":83, "to":84, "details":[{"type":"table", "Width":"32"}]}, {"from":84, "to":85, "details":[{"type":"table", "Width":"1"}]}, {"from":85, "to":86, "details":[{"type":"table", "Width":"32"}]}, {"from":86, "to":87, "details":[{"type":"table", "Width":"32"}]}, {"from":87, "to":89, "details":[{"type":"table", "Width":"33"}]}]}, "26":{"nodes":[{"name":"Exit", "id":90, "subtype":"exit", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"160", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":91, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":92, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Xor", "id":93, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Loop Orch", "id":94, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Loop Orch", "id":95, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Loop Orch", "id":96, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"FFwd Dest", "id":98, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["89"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Select", "id":99, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"FFwd Dest", "id":100, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["88"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Compare", "id":101, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"\'i\'", "id":102, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"arg_dist_dram", "id":103, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_dist_dram\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":104, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":105, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"+", "id":106, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Loop Orch", "id":108, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Loop Orch", "id":109, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Loop Orch", "id":110, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"FFwd Src", "id":112, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MainKernel.B9, MainKernel.B9", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["209", "214"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Loop Orch", "id":113, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}], "links":[{"from":91, "to":99, "details":[{"type":"table", "Width":"16"}]}, {"from":91, "to":102, "details":[{"type":"table", "Width":"16"}]}, {"from":91, "to":95, "details":[{"type":"table", "Width":"16"}]}, {"from":91, "to":92, "details":[{"type":"table", "Width":"16"}]}, {"from":91, "to":92, "details":[{"type":"table", "Width":"16"}]}, {"from":91, "to":95, "details":[{"type":"table", "Width":"16"}]}, {"from":91, "to":102, "details":[{"type":"table", "Width":"16"}]}, {"from":91, "to":90, "details":[{"type":"table", "Width":"16"}]}, {"from":92, "to":110, "details":[{"type":"table", "Width":"2"}]}, {"from":92, "to":94, "details":[{"type":"table", "Width":"2"}]}, {"from":92, "to":113, "details":[{"type":"table", "Width":"2"}]}, {"from":92, "to":93, "details":[{"type":"table", "Width":"2"}]}, {"from":92, "to":92, "details":[{"type":"table", "Width":"2"}]}, {"from":92, "to":95, "details":[{"type":"table", "Width":"2"}]}, {"from":92, "to":102, "details":[{"type":"table", "Width":"2"}]}, {"from":92, "to":99, "details":[{"type":"table", "Width":"2"}]}, {"from":92, "to":90, "details":[{"type":"table", "Width":"2"}]}, {"from":93, "to":112, "details":[{"type":"table", "Width":"1"}]}, {"from":93, "to":105, "details":[{"type":"table", "Width":"1"}]}, {"from":93, "to":109, "details":[{"type":"table", "Width":"1"}]}, {"from":94, "to":110, "details":[{"type":"table", "Width":"2"}]}, {"from":95, "to":96, "details":[{"type":"table", "Width":"2"}]}, {"from":96, "to":95, "details":[{"type":"table", "Width":"2"}]}, {"from":96, "to":92, "details":[{"type":"table", "Width":"2"}]}, {"from":96, "to":102, "details":[{"type":"table", "Width":"2"}]}, {"from":96, "to":99, "details":[{"type":"table", "Width":"2"}]}, {"from":96, "to":90, "details":[{"type":"table", "Width":"2"}]}, {"from":98, "to":99, "details":[{"type":"table", "Width":"33"}]}, {"from":99, "to":108, "details":[{"type":"table", "Width":"33"}]}, {"from":99, "to":92, "reverse":1, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}]}, {"from":99, "to":95, "reverse":1, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}]}, {"from":99, "to":102, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":99, "to":99, "details":[{"type":"table", "Width":"33"}]}, {"from":99, "to":90, "details":[{"type":"table", "Width":"33"}]}, {"from":100, "to":101, "details":[{"type":"table", "Width":"32"}]}, {"from":101, "to":105, "details":[{"type":"table", "Width":"1"}]}, {"from":101, "to":112, "details":[{"type":"table", "Width":"1"}]}, {"from":102, "to":106, "details":[{"type":"table", "Width":"32"}]}, {"from":102, "to":104, "details":[{"type":"table", "Width":"32"}]}, {"from":102, "to":90, "details":[{"type":"table", "Width":"32"}]}, {"from":103, "to":104, "details":[{"type":"table", "Width":"64"}]}, {"from":104, "to":90, "details":[{"type":"table", "Width":"64"}]}, {"from":105, "to":90, "details":[{"type":"table", "Width":"1"}]}, {"from":106, "to":102, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":108, "to":113, "details":[{"type":"table", "Width":"1"}]}, {"from":108, "to":109, "details":[{"type":"table", "Width":"1"}]}, {"from":109, "to":110, "details":[{"type":"table", "Width":"1"}]}, {"from":110, "to":92, "details":[{"type":"table", "Width":"2"}]}, {"from":113, "to":90, "details":[{"type":"table", "Width":"1"}]}]}, "31":{"nodes":[{"name":"Exit", "id":115, "subtype":"exit", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"96", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":116, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":117, "subtype":"ffwdDest", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["24"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"Select", "id":118, "subtype":"select", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":46}]], "type":"inst"}, {"name":"arg_numNodes", "id":119, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_numNodes\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"dist", "id":120, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":46}]], "type":"inst"}, {"name":"*", "id":121, "subtype":"default", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":51}]], "type":"inst"}, {"name":"FFwd Dest", "id":122, "subtype":"ffwdDest", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["23"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"And", "id":123, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"3", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":46}]], "type":"inst"}, {"name":"Loop Orch", "id":124, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":46}]], "type":"inst"}, {"name":"+", "id":125, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":46}]], "type":"inst"}], "links":[{"from":116, "to":118, "details":[{"type":"table", "Width":"16"}]}, {"from":116, "to":120, "details":[{"type":"table", "Width":"16"}]}, {"from":116, "to":115, "details":[{"type":"table", "Width":"16"}]}, {"from":117, "to":118, "details":[{"type":"table", "Width":"33"}]}, {"from":118, "to":123, "details":[{"type":"table", "Width":"33"}]}, {"from":118, "to":118, "details":[{"type":"table", "Width":"33"}]}, {"from":119, "to":121, "details":[{"type":"table", "Width":"32"}]}, {"from":120, "to":125, "details":[{"type":"table", "Width":"32"}]}, {"from":120, "to":121, "details":[{"type":"table", "Width":"32"}]}, {"from":120, "to":115, "details":[{"type":"table", "Width":"32"}]}, {"from":121, "to":115, "details":[{"type":"table", "Width":"32"}]}, {"from":122, "to":123, "details":[{"type":"table", "Width":"1"}]}, {"from":123, "to":120, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dist", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":123, "to":124, "details":[{"type":"table", "Width":"1"}]}, {"from":123, "to":118, "details":[{"type":"table", "Width":"1"}]}, {"from":123, "to":115, "details":[{"type":"table", "Width":"1"}]}, {"from":124, "to":115, "details":[{"type":"table", "Width":"1"}]}, {"from":125, "to":120, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dist", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}]}, "39":{"nodes":[{"name":"Exit", "id":127, "subtype":"exit", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"240", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":128, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":129, "subtype":"ffwdDest", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["24"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"Select", "id":130, "subtype":"select", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":47}]], "type":"inst"}, {"name":"arg_numNodes", "id":131, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_numNodes\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"dist", "id":132, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":47}]], "type":"inst"}, {"name":"*", "id":133, "subtype":"default", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":49}]], "type":"inst"}, {"name":"FFwd Dest", "id":134, "subtype":"ffwdDest", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["23"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"And", "id":135, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"7", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":47}]], "type":"inst"}, {"name":"Loop Orch", "id":136, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":47}]], "type":"inst"}, {"name":"+", "id":137, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":47}]], "type":"inst"}, {"name":"dist", "id":139, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":46}]], "type":"inst"}, {"name":"dist", "id":141, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":51}]], "type":"inst"}, {"name":"dist", "id":143, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":46}]], "type":"inst"}, {"name":"Loop Orch", "id":145, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":46}]], "type":"inst"}, {"name":"dist", "id":147, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}], "links":[{"from":128, "to":130, "details":[{"type":"table", "Width":"104"}]}, {"from":128, "to":132, "details":[{"type":"table", "Width":"104"}]}, {"from":128, "to":139, "details":[{"type":"table", "Width":"104"}]}, {"from":128, "to":141, "details":[{"type":"table", "Width":"104"}]}, {"from":128, "to":143, "details":[{"type":"table", "Width":"104"}]}, {"from":128, "to":145, "details":[{"type":"table", "Width":"104"}]}, {"from":128, "to":147, "details":[{"type":"table", "Width":"104"}]}, {"from":128, "to":127, "details":[{"type":"table", "Width":"104"}]}, {"from":129, "to":130, "details":[{"type":"table", "Width":"33"}]}, {"from":130, "to":135, "details":[{"type":"table", "Width":"33"}]}, {"from":130, "to":130, "details":[{"type":"table", "Width":"33"}]}, {"from":131, "to":133, "details":[{"type":"table", "Width":"32"}]}, {"from":132, "to":137, "details":[{"type":"table", "Width":"32"}]}, {"from":132, "to":133, "details":[{"type":"table", "Width":"32"}]}, {"from":133, "to":127, "details":[{"type":"table", "Width":"32"}]}, {"from":134, "to":135, "details":[{"type":"table", "Width":"1"}]}, {"from":135, "to":147, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dist", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}]}, {"from":135, "to":145, "reverse":1, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}]}, {"from":135, "to":143, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dist", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}]}, {"from":135, "to":141, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dist", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}]}, {"from":135, "to":139, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dist", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}]}, {"from":135, "to":132, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dist", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":135, "to":136, "details":[{"type":"table", "Width":"1"}]}, {"from":135, "to":130, "details":[{"type":"table", "Width":"1"}]}, {"from":135, "to":127, "details":[{"type":"table", "Width":"1"}]}, {"from":136, "to":127, "details":[{"type":"table", "Width":"1"}]}, {"from":137, "to":132, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dist", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":139, "to":139, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dist", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}]}, {"from":139, "to":127, "details":[{"type":"table", "Width":"32"}]}, {"from":141, "to":141, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dist", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}]}, {"from":141, "to":127, "details":[{"type":"table", "Width":"32"}]}, {"from":143, "to":143, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dist", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}]}, {"from":143, "to":127, "details":[{"type":"table", "Width":"1"}]}, {"from":145, "to":145, "details":[{"type":"table", "Width":"1"}]}, {"from":145, "to":127, "details":[{"type":"table", "Width":"1"}]}, {"from":147, "to":147, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dist", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}]}, {"from":147, "to":127, "details":[{"type":"table", "Width":"1"}]}]}, "62":{"nodes":[{"name":"Exit", "id":149, "subtype":"exit", "start":"17.00", "end":"20.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"17", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"272", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":150, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":151, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":47}]], "type":"inst"}, {"name":"Loop Orch", "id":152, "subtype":"default", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"Loop Orch", "id":153, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"Loop Orch", "id":154, "subtype":"default", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"Loop Orch", "id":155, "subtype":"default", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"Loop Orch", "id":157, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"Loop Orch", "id":158, "subtype":"default", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"FFwd Dest", "id":160, "subtype":"ffwdDest", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "ffwdLinkID":["24"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"Select", "id":161, "subtype":"select", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"dist", "id":162, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}, {"name":"FFwd Dest", "id":164, "subtype":"ffwdDest", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "ffwdLinkID":["23"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"And", "id":165, "subtype":"default", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"2", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"Loop Orch", "id":166, "subtype":"default", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"Loop Orch", "id":167, "subtype":"default", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"Loop Orch", "id":168, "subtype":"select", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"Loop Orch", "id":170, "subtype":"default", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"dist", "id":171, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":46}]], "type":"inst"}, {"name":"Feedback", "id":173, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":46}]], "type":"inst"}, {"name":"Loop Orch", "id":175, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":47}]], "type":"inst"}], "links":[{"from":150, "to":151, "details":[{"type":"table", "Width":"240"}]}, {"from":150, "to":175, "details":[{"type":"table", "Width":"240"}]}, {"from":150, "to":161, "details":[{"type":"table", "Width":"240"}]}, {"from":150, "to":152, "details":[{"type":"table", "Width":"240"}]}, {"from":150, "to":157, "details":[{"type":"table", "Width":"240"}]}, {"from":150, "to":153, "details":[{"type":"table", "Width":"240"}]}, {"from":150, "to":171, "details":[{"type":"table", "Width":"240"}]}, {"from":150, "to":173, "details":[{"type":"table", "Width":"240"}]}, {"from":150, "to":162, "details":[{"type":"table", "Width":"240"}]}, {"from":150, "to":149, "details":[{"type":"table", "Width":"240"}]}, {"from":150, "to":175, "details":[{"type":"table", "Width":"240"}]}, {"from":150, "to":151, "details":[{"type":"table", "Width":"240"}]}, {"from":150, "to":162, "details":[{"type":"table", "Width":"240"}]}, {"from":150, "to":173, "details":[{"type":"table", "Width":"240"}]}, {"from":150, "to":171, "details":[{"type":"table", "Width":"240"}]}, {"from":150, "to":153, "details":[{"type":"table", "Width":"240"}]}, {"from":150, "to":157, "details":[{"type":"table", "Width":"240"}]}, {"from":151, "to":151, "details":[{"type":"table", "Width":"1"}]}, {"from":151, "to":152, "details":[{"type":"table", "Width":"1"}]}, {"from":152, "to":149, "details":[{"type":"table", "Width":"1"}]}, {"from":153, "to":168, "details":[{"type":"table", "Width":"2"}]}, {"from":153, "to":155, "details":[{"type":"table", "Width":"2"}]}, {"from":153, "to":170, "details":[{"type":"table", "Width":"2"}]}, {"from":153, "to":154, "details":[{"type":"table", "Width":"2"}]}, {"from":153, "to":175, "details":[{"type":"table", "Width":"2"}]}, {"from":153, "to":151, "details":[{"type":"table", "Width":"2"}]}, {"from":153, "to":162, "details":[{"type":"table", "Width":"2"}]}, {"from":153, "to":173, "details":[{"type":"table", "Width":"2"}]}, {"from":153, "to":171, "details":[{"type":"table", "Width":"2"}]}, {"from":153, "to":153, "details":[{"type":"table", "Width":"2"}]}, {"from":153, "to":157, "details":[{"type":"table", "Width":"2"}]}, {"from":153, "to":161, "details":[{"type":"table", "Width":"2"}]}, {"from":153, "to":149, "details":[{"type":"table", "Width":"2"}]}, {"from":154, "to":167, "details":[{"type":"table", "Width":"1"}]}, {"from":154, "to":149, "details":[{"type":"table", "Width":"1"}]}, {"from":155, "to":168, "details":[{"type":"table", "Width":"2"}]}, {"from":157, "to":158, "details":[{"type":"table", "Width":"2"}]}, {"from":158, "to":157, "details":[{"type":"table", "Width":"2"}]}, {"from":158, "to":175, "details":[{"type":"table", "Width":"2"}]}, {"from":158, "to":151, "details":[{"type":"table", "Width":"2"}]}, {"from":158, "to":162, "details":[{"type":"table", "Width":"2"}]}, {"from":158, "to":173, "details":[{"type":"table", "Width":"2"}]}, {"from":158, "to":171, "details":[{"type":"table", "Width":"2"}]}, {"from":158, "to":153, "details":[{"type":"table", "Width":"2"}]}, {"from":158, "to":161, "details":[{"type":"table", "Width":"2"}]}, {"from":158, "to":149, "details":[{"type":"table", "Width":"2"}]}, {"from":160, "to":161, "details":[{"type":"table", "Width":"33"}]}, {"from":161, "to":165, "details":[{"type":"table", "Width":"33"}]}, {"from":161, "to":161, "details":[{"type":"table", "Width":"33"}]}, {"from":162, "to":162, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dist", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}]}, {"from":162, "to":149, "details":[{"type":"table", "Width":"1"}]}, {"from":164, "to":165, "details":[{"type":"table", "Width":"1"}]}, {"from":165, "to":166, "details":[{"type":"table", "Width":"1"}]}, {"from":165, "to":175, "reverse":1, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}]}, {"from":165, "to":151, "reverse":1, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}]}, {"from":165, "to":162, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dist", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}]}, {"from":165, "to":173, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}]}, {"from":165, "to":171, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dist", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}]}, {"from":165, "to":153, "reverse":1, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}]}, {"from":165, "to":157, "reverse":1, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}]}, {"from":165, "to":161, "details":[{"type":"table", "Width":"1"}]}, {"from":165, "to":149, "details":[{"type":"table", "Width":"1"}]}, {"from":166, "to":170, "details":[{"type":"table", "Width":"1"}]}, {"from":166, "to":167, "details":[{"type":"table", "Width":"1"}]}, {"from":167, "to":168, "details":[{"type":"table", "Width":"1"}]}, {"from":168, "to":153, "details":[{"type":"table", "Width":"2"}]}, {"from":170, "to":149, "details":[{"type":"table", "Width":"1"}]}, {"from":171, "to":171, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dist", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}]}, {"from":171, "to":149, "details":[{"type":"table", "Width":"1"}]}, {"from":173, "to":173, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}]}, {"from":173, "to":149, "details":[{"type":"table", "Width":"1"}]}, {"from":175, "to":175, "details":[{"type":"table", "Width":"1"}]}, {"from":175, "to":149, "details":[{"type":"table", "Width":"1"}]}]}, "65":{"nodes":[{"name":"Exit", "id":177, "subtype":"exit", "start":"21.00", "end":"24.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"21", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"208", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":178, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"20", "Latency":"0"}], "type":"inst"}, {"name":"dist", "id":179, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":46}]], "type":"inst"}, {"name":"dist", "id":181, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"3", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":49}]], "type":"inst"}, {"name":"+", "id":183, "subtype":"default", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":50}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":184, "subtype":"default", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"6", "Start Cycle":"21", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":185, "subtype":"ffwdDest", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "ffwdLinkID":["23"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"Xor", "id":186, "subtype":"default", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"dist", "id":187, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"3", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"+", "id":188, "subtype":"default", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":49}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":189, "subtype":"default", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"6", "Start Cycle":"21", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":190, "subtype":"default", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"dist", "id":191, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":51}]], "type":"inst"}, {"name":"+", "id":193, "subtype":"default", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":51}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":194, "subtype":"default", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"6", "Start Cycle":"21", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":195, "subtype":"default", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}], "links":[{"from":178, "to":179, "details":[{"type":"table", "Width":"128"}]}, {"from":178, "to":187, "details":[{"type":"table", "Width":"128"}]}, {"from":178, "to":191, "details":[{"type":"table", "Width":"128"}]}, {"from":178, "to":181, "details":[{"type":"table", "Width":"128"}]}, {"from":178, "to":181, "details":[{"type":"table", "Width":"128"}]}, {"from":178, "to":191, "details":[{"type":"table", "Width":"128"}]}, {"from":178, "to":179, "details":[{"type":"table", "Width":"128"}]}, {"from":178, "to":187, "details":[{"type":"table", "Width":"128"}]}, {"from":178, "to":190, "details":[{"type":"table", "Width":"128"}]}, {"from":179, "to":179, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dist", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":179, "to":183, "details":[{"type":"table", "Width":"32"}]}, {"from":181, "to":181, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dist", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":181, "to":188, "details":[{"type":"table", "Width":"32"}]}, {"from":181, "to":183, "details":[{"type":"table", "Width":"32"}]}, {"from":183, "to":184, "details":[{"type":"table", "Width":"32"}]}, {"from":184, "to":177, "details":[{"type":"table", "Width":"64"}]}, {"from":185, "to":186, "details":[{"type":"table", "Width":"1"}]}, {"from":186, "to":190, "details":[{"type":"table", "Width":"1"}]}, {"from":187, "to":195, "details":[{"type":"table", "Width":"32"}]}, {"from":187, "to":193, "details":[{"type":"table", "Width":"32"}]}, {"from":187, "to":188, "details":[{"type":"table", "Width":"32"}]}, {"from":188, "to":189, "details":[{"type":"table", "Width":"32"}]}, {"from":189, "to":177, "details":[{"type":"table", "Width":"64"}]}, {"from":190, "to":177, "details":[{"type":"table", "Width":"1"}]}, {"from":191, "to":191, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dist", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":191, "to":193, "details":[{"type":"table", "Width":"32"}]}, {"from":193, "to":194, "details":[{"type":"table", "Width":"32"}]}, {"from":194, "to":177, "details":[{"type":"table", "Width":"64"}]}, {"from":195, "to":187, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dist", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}]}, "77":{"nodes":[{"name":"Exit", "id":197, "subtype":"exit", "start":"6.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":198, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":199, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":61}]], "type":"inst"}, {"name":"Loop Orch", "id":200, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":61}]], "type":"inst"}, {"name":"Loop Orch", "id":201, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":61}]], "type":"inst"}, {"name":"Loop Orch", "id":202, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":61}]], "type":"inst"}, {"name":"Loop Orch", "id":203, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":61}]], "type":"inst"}, {"name":"FFwd Dest", "id":205, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["89"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Select", "id":206, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":61}]], "type":"inst"}, {"name":"\'i\'", "id":207, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":61}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":208, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"4", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":209, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B2", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["112"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Or", "id":210, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"LD", "id":211, "subtype":"load/store", "start":"2.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"4"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":62}]], "type":"inst"}, {"name":"arg_dist_dram", "id":212, "subtype":"default", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_dist_dram\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":213, "subtype":"default", "start":"2.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"4", "Start Cycle":"2", "Latency":"4"}], "type":"inst"}, {"name":"FFwd Dest", "id":214, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B2", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["112"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Or", "id":215, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"+", "id":216, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":61}]], "type":"inst"}, {"name":"Loop Orch", "id":218, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":61}]], "type":"inst"}, {"name":"Loop Orch", "id":219, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":61}]], "type":"inst"}, {"name":"Loop Orch", "id":220, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":61}]], "type":"inst"}, {"name":"Loop Orch", "id":222, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":61}]], "type":"inst"}], "links":[{"from":198, "to":206, "details":[{"type":"table", "Width":"16"}]}, {"from":198, "to":207, "details":[{"type":"table", "Width":"16"}]}, {"from":198, "to":202, "details":[{"type":"table", "Width":"16"}]}, {"from":198, "to":199, "details":[{"type":"table", "Width":"16"}]}, {"from":198, "to":199, "details":[{"type":"table", "Width":"16"}]}, {"from":198, "to":202, "details":[{"type":"table", "Width":"16"}]}, {"from":198, "to":207, "details":[{"type":"table", "Width":"16"}]}, {"from":198, "to":197, "details":[{"type":"table", "Width":"16"}]}, {"from":199, "to":220, "details":[{"type":"table", "Width":"2"}]}, {"from":199, "to":201, "details":[{"type":"table", "Width":"2"}]}, {"from":199, "to":222, "details":[{"type":"table", "Width":"2"}]}, {"from":199, "to":200, "details":[{"type":"table", "Width":"2"}]}, {"from":199, "to":199, "details":[{"type":"table", "Width":"2"}]}, {"from":199, "to":202, "details":[{"type":"table", "Width":"2"}]}, {"from":199, "to":207, "details":[{"type":"table", "Width":"2"}]}, {"from":199, "to":206, "details":[{"type":"table", "Width":"2"}]}, {"from":199, "to":197, "details":[{"type":"table", "Width":"2"}]}, {"from":200, "to":215, "details":[{"type":"table", "Width":"1"}]}, {"from":200, "to":210, "details":[{"type":"table", "Width":"1"}]}, {"from":200, "to":219, "details":[{"type":"table", "Width":"1"}]}, {"from":201, "to":220, "details":[{"type":"table", "Width":"2"}]}, {"from":202, "to":203, "details":[{"type":"table", "Width":"2"}]}, {"from":203, "to":202, "details":[{"type":"table", "Width":"2"}]}, {"from":203, "to":199, "details":[{"type":"table", "Width":"2"}]}, {"from":203, "to":207, "details":[{"type":"table", "Width":"2"}]}, {"from":203, "to":206, "details":[{"type":"table", "Width":"2"}]}, {"from":203, "to":197, "details":[{"type":"table", "Width":"2"}]}, {"from":205, "to":206, "details":[{"type":"table", "Width":"33"}]}, {"from":206, "to":218, "details":[{"type":"table", "Width":"33"}]}, {"from":206, "to":199, "reverse":1, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}]}, {"from":206, "to":202, "reverse":1, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}]}, {"from":206, "to":207, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":206, "to":206, "details":[{"type":"table", "Width":"33"}]}, {"from":206, "to":197, "details":[{"type":"table", "Width":"33"}]}, {"from":207, "to":216, "details":[{"type":"table", "Width":"32"}]}, {"from":207, "to":213, "details":[{"type":"table", "Width":"32"}]}, {"from":207, "to":208, "details":[{"type":"table", "Width":"32"}]}, {"from":208, "to":211, "details":[{"type":"table", "Width":"64"}]}, {"from":209, "to":210, "details":[{"type":"table", "Width":"1"}]}, {"from":210, "to":211, "details":[{"type":"table", "Width":"1"}]}, {"from":211, "to":197, "details":[{"type":"table", "Width":"32"}]}, {"from":212, "to":213, "details":[{"type":"table", "Width":"64"}]}, {"from":213, "to":197, "details":[{"type":"table", "Width":"64"}]}, {"from":214, "to":215, "details":[{"type":"table", "Width":"1"}]}, {"from":215, "to":197, "details":[{"type":"table", "Width":"1"}]}, {"from":216, "to":207, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":218, "to":222, "details":[{"type":"table", "Width":"1"}]}, {"from":218, "to":219, "details":[{"type":"table", "Width":"1"}]}, {"from":219, "to":220, "details":[{"type":"table", "Width":"1"}]}, {"from":220, "to":199, "details":[{"type":"table", "Width":"2"}]}, {"from":222, "to":197, "details":[{"type":"table", "Width":"1"}]}]}};
var treeJSON={"nodes":[{"name":"MainKernel", "id":1, "type":"kernel", "children":[{"name":"MainKernel.B0", "id":2, "type":"bb", "children":[{"name":"Cluster 0", "id":14, "type":"cluster"}]}, {"name":"MainKernel.B1", "id":3, "type":"bb"}, {"name":"MainKernel.B2", "id":4, "type":"bb", "children":[{"name":"Cluster 1", "id":26, "type":"cluster"}]}, {"name":"MainKernel.B3", "id":5, "type":"bb"}, {"name":"MainKernel.B4", "id":6, "type":"bb", "children":[{"name":"Cluster 2", "id":31, "type":"cluster"}]}, {"name":"MainKernel.B5", "id":7, "type":"bb", "children":[{"name":"Cluster 3", "id":39, "type":"cluster"}]}, {"name":"MainKernel.B6", "id":8, "type":"bb"}, {"name":"MainKernel.B7", "id":9, "type":"bb"}, {"name":"MainKernel.B8", "id":10, "type":"bb", "children":[{"name":"Cluster 4", "id":62, "type":"cluster"}, {"name":"Cluster 5", "id":65, "type":"cluster"}]}, {"name":"MainKernel.B9", "id":11, "type":"bb", "children":[{"name":"Cluster 6", "id":77, "type":"cluster"}]}, {"name":"MainKernel.B10", "id":12, "type":"bb"}]}], "links":[]};
var new_lmvJSON={"nodes":[{"name":"MainKernel", "id":241, "type":"kernel", "children":[{"name":"On-chip Memory", "id":242, "type":"memtype", "children":[{"name":"dist", "id":243, "brief":"Implemented size:8 megabits = (262144 words per bank) x (4 bytes per word) | Memory Usage:512 RAMs | Number of banks:1 | Bank width (word size):4 bytes | Bank depth:262144 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:True dual-port | Pump configuration:Single-pumped | User defined attributes:memory, singlepump, numbanks(1), max_replicates(1)", "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":"39"}]}], "Requested size":"8 megabits", "Implemented size":"8 megabits = (262144 words per bank) x (4 bytes per word)", "Memory Usage":"512 RAMs", "Number of banks":"1", "Bank width (word size)":"4 bytes", "Bank depth":"262144 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"True dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'dist\' occupies memory words [0-262143] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "User defined attributes":"memory, singlepump, numbanks(1), max_replicates(1)", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":39}]], "type":"memsys", "children":[{"name":"Bank 0", "id":250, "brief":"Memory Usage:512 RAMs | Bank width:4 bytes | Bank depth:262144 words | Implemented bank size:8 megabits = (262144 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"512 RAMs", "Bank width":"4 bytes", "Bank depth":"262144 words", "Implemented bank size":"8 megabits = (262144 words) x (4 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of shared (RW) ports":"1", "Additional information":"In each private copy:</br>  Variable \'dist\' occupies memory words [0-262143] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":39}]], "type":"bank", "children":[{"name":"Replicate 0", "id":251, "padding":"0", "depth":"262144", "brief":"Implemented size:8 megabits = (262144 words) x (4 bytes per word) | Memory Usage:512 RAMs", "details":[{"type":"table", "Implemented size":"8 megabits = (262144 words) x (4 bytes per word)", "Memory Usage":"512 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of shared (RW) ports":"1", "Additional information":"In each private copy:</br>  Variable \'dist\' occupies memory words [0-262143] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":39}]], "type":"replicate", "children":[{"name":"R", "id":252, "type":"port"}, {"name":"RW", "id":254, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"262144 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dist\' occupies memory words [0-262143] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}]}, {"name":"Load", "id":244, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:dist | Start cycle:24 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"dist", "Start cycle":"24", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":"49"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":49}]], "type":"inst"}, {"name":"Load", "id":245, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:dist | Start cycle:24 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"dist", "Start cycle":"24", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":"50"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":50}]], "type":"inst"}, {"name":"Load", "id":246, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:dist | Start cycle:24 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"dist", "Start cycle":"24", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":"51"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":51}]], "type":"inst"}, {"name":"Load", "id":247, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:dist | Start cycle:2 | Latency:3", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dist", "Start cycle":"2", "Latency":"3", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":"62"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":62}]], "type":"inst"}, {"name":"Store", "id":248, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:dist | Start cycle:8 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dist", "Start cycle":"8", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":"43"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":43}]], "type":"inst"}, {"name":"Store", "id":249, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:dist | Start cycle:33 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"dist", "Start cycle":"33", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":"54"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}, {"name":"ARB", "id":253, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":255, "details":[{"type":"table"}], "type":"arb"}]}], "links":[{"from":252, "to":253}, {"from":253, "to":244}, {"from":253, "to":246}, {"from":253, "to":247}, {"from":254, "to":255}, {"from":255, "to":254}, {"from":255, "to":245}, {"from":248, "to":255}, {"from":249, "to":255}]};
var systemJSON={};
var blockJSON={"2":{"nodes":[{"name":"Cluster 0", "id":14, "start":"1.00", "end":"10.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_zts10mainkernels_c0_enter_zts10mainkernel_26_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":224, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"6"}], "type":"inst"}, {"name":"Exit", "id":225, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Feedback", "id":13, "start":"9.00", "end":"10.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}], "links":[{"from":224, "to":225}]}, "3":{"nodes":[{"name":"arg_numNodes", "id":15, "start":"0.00", "end":"0.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_numNodes\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":16, "start":"0.00", "end":"0.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"arg_numNodes", "id":17, "start":"0.00", "end":"0.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_numNodes\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":18, "start":"0.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"arg_numNodes", "id":19, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_numNodes\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":20, "start":"1.00", "end":"1.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"+", "id":21, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"+", "id":22, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"FFwd Src", "id":23, "start":"0.00", "end":"0.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MainKernel.B4, MainKernel.B5, MainKernel.B8, MainKernel.B8, MainKernel.B8", "Max Fanout":"1", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"FFwd Src", "id":24, "start":"1.00", "end":"1.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MainKernel.B8, MainKernel.B4, MainKernel.B5", "Max Fanout":"2", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}], "links":[{"from":15, "to":16, "details":[{"type":"table", "Width":"32"}]}, {"from":16, "to":23, "details":[{"type":"table", "Width":"1"}]}, {"from":17, "to":18, "details":[{"type":"table", "Width":"32"}]}, {"from":18, "to":20, "details":[{"type":"table", "Width":"1"}]}, {"from":19, "to":20, "details":[{"type":"table", "Width":"32"}]}, {"from":20, "to":21, "details":[{"type":"table", "Width":"32"}]}, {"from":21, "to":22, "details":[{"type":"table", "Width":"32"}]}, {"from":22, "to":24, "details":[{"type":"table", "Width":"33"}]}]}, "4":{"nodes":[{"name":"Cluster 1", "id":26, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts10mainkernels_c0_enter12210_zts10mainkernel_189_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":226, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":227, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"160", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":25, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":27, "start":"5.00", "end":"8.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"LD", "id":28, "start":"5.00", "end":"8.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":43}]], "type":"inst"}, {"name":"Capacity FIFO", "id":228, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"1", "FIFO Width":"32"}]}, {"name":"ST", "id":29, "start":"8.00", "end":"9.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":43}]], "type":"inst"}], "links":[{"from":226, "to":227}, {"from":25, "to":226, "details":[{"type":"table", "Width":"1"}]}, {"from":27, "to":29, "details":[{"type":"table", "Width":"64"}]}, {"from":227, "to":27, "details":[{"type":"table", "Width":"160"}]}, {"from":28, "to":29, "details":[{"type":"table", "Width":"32"}]}, {"from":28, "to":228}, {"from":227, "to":28, "details":[{"type":"table", "Width":"160"}]}, {"from":227, "to":29, "details":[{"type":"table", "Width":"160"}]}, {"from":228, "to":29}]}, "5":{"nodes":[], "links":[]}, "6":{"nodes":[{"name":"Cluster 2", "id":31, "start":"1.00", "end":"8.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond19_i_preheader_preheader_zts10mainkernels_c0_enter1259_zts10mainkernel_477_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"Logic", "id":229, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":230, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"96", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":30, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":46}]], "type":"inst"}, {"name":"dist", "id":32, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}], "links":[{"from":229, "to":230}, {"from":30, "to":229, "details":[{"type":"table", "Width":"1"}]}, {"from":230, "to":32, "details":[{"type":"table", "Width":"96"}]}]}, "7":{"nodes":[{"name":"Cluster 3", "id":39, "start":"1.00", "end":"8.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body23_i_preheader_zts10mainkernels_c0_enter13911_zts10mainkernel_637_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"Logic", "id":231, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":232, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"240", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":33, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":47}]], "type":"inst"}], "links":[{"from":231, "to":232}, {"from":33, "to":231, "details":[{"type":"table", "Width":"1"}]}, {"from":33, "to":231, "details":[{"type":"table", "Width":"32"}]}, {"from":33, "to":231, "details":[{"type":"table", "Width":"32"}]}, {"from":33, "to":231, "details":[{"type":"table", "Width":"1"}]}, {"from":33, "to":231, "details":[{"type":"table", "Width":"1"}]}, {"from":33, "to":231, "details":[{"type":"table", "Width":"1"}]}]}, "8":{"nodes":[{"name":"Input", "id":40, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"MainKernel.B7", "Max Fanout":"0"}], "type":"inst"}, {"name":"Feedback", "id":43, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dist", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}], "links":[{"from":40, "to":43, "details":[{"type":"table", "Width":"1"}]}, {"from":40, "to":43, "details":[{"type":"table", "Width":"1"}]}]}, "9":{"nodes":[{"name":"Input", "id":44, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"MainKernel.B8", "Max Fanout":"0"}], "type":"inst"}], "links":[]}, "10":{"nodes":[{"name":"Cluster 4", "id":62, "start":"1.00", "end":"20.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body23_i_zts10mainkernels_c0_enter15812_zts10mainkernel_980_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"19"}], "type":"cluster", "children":[{"name":"Logic", "id":233, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"16"}], "type":"inst"}, {"name":"Exit", "id":234, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"17", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"272", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 5", "id":65, "start":"20.00", "end":"24.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body23_i_zts10mainkernels_c1_enter_zts10mainkernel_980_6gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"20", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":235, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"20", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":236, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"21", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"208", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":48, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"FFwd Dest", "id":63, "start":"20.00", "end":"21.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"dist", "id":64, "start":"23.00", "end":"24.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}, {"name":"LD", "id":66, "start":"24.00", "end":"32.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"24", "Latency":"8"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":49}]], "type":"inst"}, {"name":"LD", "id":67, "start":"24.00", "end":"32.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"24", "Latency":"8"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":50}]], "type":"inst"}, {"name":"LD", "id":68, "start":"24.00", "end":"32.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"24", "Latency":"8"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":51}]], "type":"inst"}, {"name":"+", "id":69, "start":"32.00", "end":"32.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":53}]], "type":"inst"}, {"name":"Compare", "id":70, "start":"32.00", "end":"33.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"32", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":53}]], "type":"inst"}, {"name":"And", "id":71, "start":"33.00", "end":"33.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"33", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}, {"name":"Xor", "id":72, "start":"33.00", "end":"33.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"33", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}, {"name":"Or", "id":73, "start":"33.00", "end":"33.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"33", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}, {"name":"ST", "id":74, "start":"33.00", "end":"40.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"33", "Latency":"7"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}, {"name":"Feedback", "id":75, "start":"40.00", "end":"41.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dist", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"40", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}], "links":[{"from":233, "to":234}, {"from":235, "to":236}, {"from":48, "to":233, "details":[{"type":"table", "Width":"1"}]}, {"from":48, "to":233, "details":[{"type":"table", "Width":"32"}]}, {"from":48, "to":233, "details":[{"type":"table", "Width":"32"}]}, {"from":48, "to":233, "details":[{"type":"table", "Width":"1"}]}, {"from":48, "to":233, "details":[{"type":"table", "Width":"1"}]}, {"from":48, "to":233, "details":[{"type":"table", "Width":"1"}]}, {"from":48, "to":233, "details":[{"type":"table", "Width":"1"}]}, {"from":48, "to":233, "details":[{"type":"table", "Width":"32"}]}, {"from":48, "to":233, "details":[{"type":"table", "Width":"1"}]}, {"from":48, "to":233, "details":[{"type":"table", "Width":"32"}]}, {"from":48, "to":233, "details":[{"type":"table", "Width":"32"}]}, {"from":48, "to":233, "details":[{"type":"table", "Width":"1"}]}, {"from":48, "to":233, "details":[{"type":"table", "Width":"1"}]}, {"from":48, "to":233, "details":[{"type":"table", "Width":"1"}]}, {"from":63, "to":71, "details":[{"type":"table", "Width":"1"}]}, {"from":64, "to":68, "details":[{"type":"table", "Width":"1"}]}, {"from":64, "to":67, "details":[{"type":"table", "Width":"1"}]}, {"from":234, "to":64, "details":[{"type":"table", "Width":"272"}]}, {"from":66, "to":70, "details":[{"type":"table", "Width":"32"}]}, {"from":234, "to":66, "details":[{"type":"table", "Width":"272"}]}, {"from":236, "to":66, "details":[{"type":"table", "Width":"208"}]}, {"from":67, "to":69, "details":[{"type":"table", "Width":"32"}]}, {"from":236, "to":67, "details":[{"type":"table", "Width":"208"}]}, {"from":68, "to":69, "details":[{"type":"table", "Width":"32"}]}, {"from":236, "to":68, "details":[{"type":"table", "Width":"208"}]}, {"from":69, "to":74, "details":[{"type":"table", "Width":"32"}]}, {"from":69, "to":70, "details":[{"type":"table", "Width":"32"}]}, {"from":70, "to":71, "details":[{"type":"table", "Width":"1"}]}, {"from":71, "to":72, "details":[{"type":"table", "Width":"1"}]}, {"from":72, "to":73, "details":[{"type":"table", "Width":"1"}]}, {"from":73, "to":74, "details":[{"type":"table", "Width":"1"}]}, {"from":234, "to":73, "details":[{"type":"table", "Width":"272"}]}, {"from":74, "to":75, "details":[{"type":"table", "Width":"1"}]}, {"from":236, "to":74, "details":[{"type":"table", "Width":"208"}]}, {"from":75, "to":64, "details":[{"type":"table", "Width":"1"}]}]}, "11":{"nodes":[{"name":"Cluster 6", "id":77, "start":"1.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body62_i_zts10mainkernels_c0_enter1958_zts10mainkernel_1548_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"Logic", "id":237, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":238, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":76, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":61}]], "type":"inst"}, {"name":"ST", "id":78, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":62}]], "type":"inst"}], "links":[{"from":237, "to":238}, {"from":76, "to":237, "details":[{"type":"table", "Width":"1"}]}, {"from":238, "to":78, "details":[{"type":"table", "Width":"128"}]}]}, "12":{"nodes":[{"name":"Feedback", "id":79, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1170}]], "type":"inst"}], "links":[]}};
var scheduleJSON={"1":{"nodes":[{"name":"MainKernel.B0", "id":2, "start":"0", "end":"10", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":14, "start":"1", "end":"10", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_zts10mainkernels_c0_enter_zts10mainkernel_26_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"arg_numNodes", "id":82, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_numNodes\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":83, "start":"2", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"4", "Start Cycle":"2", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Compare", "id":84, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Select", "id":85, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"+", "id":86, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"+", "id":87, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"FFwd Src", "id":89, "start":"0", "end":"7", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MainKernel.B2, MainKernel.B9", "Max Fanout":"1", "Start Cycle":"0", "Latency":"7"}], "ffwdLinkID":["98", "205"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"FFwd Src", "id":88, "start":"0", "end":"6", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MainKernel.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "ffwdLinkID":["100"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Exit", "id":80, "start":"7", "end":"10", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Feedback", "id":13, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}]}, {"name":"MainKernel.B2", "id":4, "start":"10", "end":"19", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":26, "start":"11", "end":"15", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts10mainkernels_c0_enter12210_zts10mainkernel_189_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Xor", "id":93, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"\'i\'", "id":102, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"+", "id":106, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"FFwd Dest", "id":98, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["89"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Select", "id":99, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"FFwd Dest", "id":100, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["88"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Compare", "id":101, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"FFwd Src", "id":112, "start":"10", "end":"12", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MainKernel.B9, MainKernel.B9", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["209", "214"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Or", "id":105, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"arg_dist_dram", "id":103, "start":"10", "end":"12", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_dist_dram\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":104, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":90, "start":"12", "end":"15", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"160", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":28, "start":"15", "end":"18", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":43}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":27, "start":"15", "end":"18", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"ST", "id":29, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":43}]], "type":"inst"}]}, {"name":"MainKernel.B1", "id":3, "start":"19", "end":"20", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"arg_numNodes", "id":19, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_numNodes\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"arg_numNodes", "id":17, "start":"19", "end":"19", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_numNodes\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":18, "start":"19", "end":"20", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"Select", "id":20, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"+", "id":21, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"+", "id":22, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"FFwd Src", "id":24, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MainKernel.B8, MainKernel.B4, MainKernel.B5", "Max Fanout":"2", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["160", "117", "129"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"arg_numNodes", "id":15, "start":"19", "end":"19", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_numNodes\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":16, "start":"19", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"FFwd Src", "id":23, "start":"19", "end":"19", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MainKernel.B4, MainKernel.B5, MainKernel.B8, MainKernel.B8, MainKernel.B8", "Max Fanout":"1", "Start Cycle":"0", "Latency":"0"}], "ffwdLinkID":["122", "134", "164", "63", "185"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}]}, {"name":"MainKernel.B4", "id":6, "start":"20", "end":"29", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 2", "id":31, "start":"21", "end":"28", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond19_i_preheader_preheader_zts10mainkernels_c0_enter1259_zts10mainkernel_477_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"dist", "id":120, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":46}]], "type":"inst"}, {"name":"+", "id":125, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":46}]], "type":"inst"}, {"name":"FFwd Dest", "id":117, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["24"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"Select", "id":118, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":46}]], "type":"inst"}, {"name":"arg_numNodes", "id":119, "start":"20", "end":"22", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_numNodes\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":121, "start":"22", "end":"25", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":51}]], "type":"inst"}, {"name":"FFwd Dest", "id":122, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["23"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"And", "id":123, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"3", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":46}]], "type":"inst"}, {"name":"Exit", "id":115, "start":"25", "end":"28", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"96", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"dist", "id":32, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}]}, {"name":"MainKernel.B5", "id":7, "start":"29", "end":"37", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 3", "id":39, "start":"30", "end":"37", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body23_i_preheader_zts10mainkernels_c0_enter13911_zts10mainkernel_637_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"dist", "id":147, "start":"34", "end":"34", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}, {"name":"dist", "id":143, "start":"34", "end":"34", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":46}]], "type":"inst"}, {"name":"dist", "id":141, "start":"34", "end":"34", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":51}]], "type":"inst"}, {"name":"dist", "id":139, "start":"34", "end":"34", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":46}]], "type":"inst"}, {"name":"dist", "id":132, "start":"31", "end":"31", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":47}]], "type":"inst"}, {"name":"+", "id":137, "start":"31", "end":"31", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":129, "start":"30", "end":"30", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["24"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"Select", "id":130, "start":"30", "end":"30", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":47}]], "type":"inst"}, {"name":"arg_numNodes", "id":131, "start":"29", "end":"31", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_numNodes\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":133, "start":"31", "end":"34", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":49}]], "type":"inst"}, {"name":"FFwd Dest", "id":134, "start":"30", "end":"30", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["23"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"And", "id":135, "start":"30", "end":"30", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"7", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":47}]], "type":"inst"}, {"name":"Exit", "id":127, "start":"34", "end":"37", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"240", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"MainKernel.B8", "id":10, "start":"37", "end":"78", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"FFwd Dest", "id":63, "start":"57", "end":"58", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"20", "Latency":"1"}], "ffwdLinkID":["23"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"Cluster 4", "id":62, "start":"38", "end":"57", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body23_i_zts10mainkernels_c0_enter15812_zts10mainkernel_980_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"19"}], "type":"cluster", "children":[{"name":"dist", "id":162, "start":"54", "end":"54", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}, {"name":"Feedback", "id":173, "start":"54", "end":"54", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":46}]], "type":"inst"}, {"name":"dist", "id":171, "start":"54", "end":"54", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":46}]], "type":"inst"}, {"name":"FFwd Dest", "id":160, "start":"54", "end":"54", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "ffwdLinkID":["24"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"Select", "id":161, "start":"54", "end":"54", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"FFwd Dest", "id":164, "start":"54", "end":"54", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "ffwdLinkID":["23"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"And", "id":165, "start":"54", "end":"54", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"2", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"Exit", "id":149, "start":"54", "end":"57", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"17", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"272", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 5", "id":65, "start":"57", "end":"61", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body23_i_zts10mainkernels_c1_enter_zts10mainkernel_980_6gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"20", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"dist", "id":181, "start":"58", "end":"58", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"3", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":49}]], "type":"inst"}, {"name":"dist", "id":191, "start":"58", "end":"58", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":51}]], "type":"inst"}, {"name":"dist", "id":187, "start":"58", "end":"58", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"3", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"+", "id":188, "start":"58", "end":"58", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":49}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":189, "start":"58", "end":"58", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"6", "Start Cycle":"21", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":193, "start":"58", "end":"58", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":51}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":194, "start":"58", "end":"58", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"6", "Start Cycle":"21", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":195, "start":"58", "end":"58", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"dist", "id":179, "start":"58", "end":"58", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":46}]], "type":"inst"}, {"name":"+", "id":183, "start":"58", "end":"58", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":50}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":184, "start":"58", "end":"58", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"6", "Start Cycle":"21", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":185, "start":"58", "end":"58", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "ffwdLinkID":["23"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"Xor", "id":186, "start":"58", "end":"58", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"Or", "id":190, "start":"58", "end":"58", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"inst"}, {"name":"Exit", "id":177, "start":"58", "end":"61", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"21", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"208", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":66, "start":"61", "end":"69", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"24", "Latency":"8"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":49}]], "type":"inst"}, {"name":"dist", "id":64, "start":"60", "end":"61", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dist", "Max Fanout":"2", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}, {"name":"LD", "id":67, "start":"61", "end":"69", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"24", "Latency":"8"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":50}]], "type":"inst"}, {"name":"LD", "id":68, "start":"61", "end":"69", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"24", "Latency":"8"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":51}]], "type":"inst"}, {"name":"+", "id":69, "start":"69", "end":"69", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":53}]], "type":"inst"}, {"name":"Compare", "id":70, "start":"69", "end":"70", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"32", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":53}]], "type":"inst"}, {"name":"And", "id":71, "start":"70", "end":"70", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"33", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}, {"name":"Xor", "id":72, "start":"70", "end":"70", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"33", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}, {"name":"Or", "id":73, "start":"70", "end":"70", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"33", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}, {"name":"ST", "id":74, "start":"70", "end":"77", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"33", "Latency":"7"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}]}, {"name":"MainKernel.B7", "id":9, "start":"78", "end":"78", "details":[{"type":"table"}], "type":"bb"}, {"name":"MainKernel.B6", "id":8, "start":"78", "end":"79", "details":[{"type":"table"}], "type":"bb"}, {"name":"MainKernel.B3", "id":5, "start":"79", "end":"79", "details":[{"type":"table"}], "type":"bb"}, {"name":"MainKernel.B9", "id":11, "start":"79", "end":"90", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 6", "id":77, "start":"80", "end":"88", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body62_i_zts10mainkernels_c0_enter1958_zts10mainkernel_1548_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"\'i\'", "id":207, "start":"81", "end":"81", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":61}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":208, "start":"81", "end":"81", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"4", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":216, "start":"81", "end":"81", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":61}]], "type":"inst"}, {"name":"FFwd Dest", "id":205, "start":"81", "end":"81", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["89"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Select", "id":206, "start":"81", "end":"81", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":61}]], "type":"inst"}, {"name":"FFwd Dest", "id":209, "start":"81", "end":"81", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B2", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["112"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Or", "id":210, "start":"81", "end":"81", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"LD", "id":211, "start":"81", "end":"85", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"4"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":62}]], "type":"inst"}, {"name":"arg_dist_dram", "id":212, "start":"79", "end":"85", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_dist_dram\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":213, "start":"81", "end":"85", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"4", "Start Cycle":"2", "Latency":"4"}], "type":"inst"}, {"name":"FFwd Dest", "id":214, "start":"81", "end":"81", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B2", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["112"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Or", "id":215, "start":"81", "end":"82", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Exit", "id":197, "start":"85", "end":"88", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":78, "start":"88", "end":"90", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":62}]], "type":"inst"}]}, {"name":"MainKernel.B10", "id":12, "start":"90", "end":"91", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":2, "to":4}, {"from":82, "to":83}, {"from":83, "to":88}, {"from":83, "to":85}, {"from":83, "to":84}, {"from":84, "to":85}, {"from":85, "to":86}, {"from":86, "to":87}, {"from":87, "to":89}, {"from":4, "to":3}, {"from":26, "to":27}, {"from":26, "to":28}, {"from":26, "to":29}, {"from":93, "to":112}, {"from":93, "to":105}, {"from":102, "to":106}, {"from":102, "to":104}, {"from":102, "to":90}, {"from":98, "to":99}, {"from":99, "to":90}, {"from":100, "to":101}, {"from":101, "to":105}, {"from":101, "to":112}, {"from":105, "to":90}, {"from":103, "to":104}, {"from":104, "to":90}, {"from":28, "to":29}, {"from":27, "to":29}, {"from":3, "to":6}, {"from":19, "to":20}, {"from":17, "to":18}, {"from":18, "to":20}, {"from":20, "to":21}, {"from":21, "to":22}, {"from":22, "to":24}, {"from":15, "to":16}, {"from":16, "to":23}, {"from":6, "to":7}, {"from":31, "to":32}, {"from":120, "to":125}, {"from":120, "to":121}, {"from":120, "to":115}, {"from":117, "to":118}, {"from":118, "to":123}, {"from":119, "to":121}, {"from":121, "to":115}, {"from":122, "to":123}, {"from":123, "to":115}, {"from":7, "to":10}, {"from":147, "to":127}, {"from":143, "to":127}, {"from":141, "to":127}, {"from":139, "to":127}, {"from":132, "to":137}, {"from":132, "to":133}, {"from":129, "to":130}, {"from":130, "to":135}, {"from":131, "to":133}, {"from":133, "to":127}, {"from":134, "to":135}, {"from":135, "to":127}, {"from":10, "to":9}, {"from":63, "to":71}, {"from":62, "to":64}, {"from":62, "to":73}, {"from":62, "to":65}, {"from":62, "to":66}, {"from":162, "to":149}, {"from":173, "to":149}, {"from":171, "to":149}, {"from":160, "to":161}, {"from":161, "to":165}, {"from":164, "to":165}, {"from":165, "to":149}, {"from":65, "to":67}, {"from":65, "to":66}, {"from":65, "to":74}, {"from":65, "to":68}, {"from":181, "to":188}, {"from":181, "to":183}, {"from":191, "to":193}, {"from":187, "to":195}, {"from":187, "to":193}, {"from":187, "to":188}, {"from":188, "to":189}, {"from":189, "to":177}, {"from":193, "to":194}, {"from":194, "to":177}, {"from":179, "to":183}, {"from":183, "to":184}, {"from":184, "to":177}, {"from":185, "to":186}, {"from":186, "to":190}, {"from":190, "to":177}, {"from":66, "to":70}, {"from":64, "to":68}, {"from":64, "to":67}, {"from":67, "to":69}, {"from":68, "to":69}, {"from":69, "to":74}, {"from":69, "to":70}, {"from":70, "to":71}, {"from":71, "to":72}, {"from":72, "to":73}, {"from":73, "to":74}, {"from":9, "to":7}, {"from":9, "to":8}, {"from":8, "to":6}, {"from":8, "to":5}, {"from":5, "to":11}, {"from":11, "to":12}, {"from":77, "to":78}, {"from":207, "to":216}, {"from":207, "to":213}, {"from":207, "to":208}, {"from":208, "to":211}, {"from":205, "to":206}, {"from":206, "to":197}, {"from":209, "to":210}, {"from":210, "to":211}, {"from":211, "to":197}, {"from":212, "to":213}, {"from":213, "to":197}, {"from":214, "to":215}, {"from":215, "to":197}]}};
var bottleneckJSON={"bottlenecks":[{"name":"dist", "id":239, "src":"32", "dst":"43", "concurrency":"1", "type":"Occupancy limiter", "brief":"Memory dependency", "loop":"MainKernel.B4", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"dist", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":"39"}]}], "Dependency: ":"Memory dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: MainKernel.B7(%L)", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":"47"}]}, {"type":"text", "text":"Loop: MainKernel.B5(%L)", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":"48"}]}, {"type":"text", "text":"Loop: MainKernel.B8(%L)", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":"53"}]}]}], "nodes":[{"name":"dist", "id":32, "start":"8.00", "parent":"_ZTS10MainKernel.B4", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}, {"name":"MainKernel.B5", "id":7, "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":48}]], "type":"loop"}, {"name":"MainKernel.B8", "id":10, "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":53}]], "type":"loop"}, {"name":"MainKernel.B7", "id":9, "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":47}]], "type":"bb"}, {"name":"Feedback", "id":43, "end":"1.00", "parent":"_ZTS10MainKernel.B6", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}], "links":[{"from":7, "to":10}, {"from":10, "to":10}, {"from":10, "to":9}, {"from":32, "to":7}, {"from":9, "to":43}, {"from":32, "to":43, "reverse":1}]}, {"name":"dist", "id":240, "src":"64", "dst":"75", "type":"fMAX/II", "brief":"Memory dependency", "loop":"MainKernel.B8", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"dist", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":"39"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":"53"}]}, {"type":"text", "text":"And(%L)", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":"54"}]}, {"type":"text", "text":"Compare(%L)", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":"53"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":"51"}]}, {"type":"text", "text":"Or(%L)", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":"54"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":"54"}]}, {"type":"text", "text":"Xor(%L)", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":"54"}]}]}], "nodes":[{"name":"dist", "id":64, "start":"23.00", "parent":"_ZTS10MainKernel.B8", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}, {"name":"LD", "id":68, "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":51}]], "type":"inst"}, {"name":"Compare", "id":70, "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":53}]], "type":"inst"}, {"name":"+", "id":69, "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":53}]], "type":"inst"}, {"name":"And", "id":71, "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}, {"name":"Xor", "id":72, "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}, {"name":"Or", "id":73, "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}, {"name":"ST", "id":74, "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}, {"name":"Feedback", "id":75, "end":"41.00", "parent":"_ZTS10MainKernel.B8", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":54}]], "type":"inst"}], "links":[{"from":64, "to":68}, {"from":68, "to":69}, {"from":70, "to":71}, {"from":71, "to":72}, {"from":72, "to":73}, {"from":69, "to":74}, {"from":73, "to":74}, {"from":74, "to":75}, {"from":64, "to":75, "reverse":1}]}]};
var gmvJSON={"nodes":[{"name":"DDR", "id":256, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"1024 bytes", "Channels":"2 channels", "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel DDR Width (bits)":"512, 512"}], "type":"memsys", "children":[{"name":"channel 0", "id":258, "details":[{"type":"table", "Data Width":"512", "Address Width":"32", "Latency":"500", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x0"}], "type":"bb"}, {"name":"channel 1", "id":259, "details":[{"type":"table", "Data Width":"512", "Address Width":"32", "Latency":"500", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x100000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":257, "parent":"256", "bw":"34133.00", "num_channels":"2", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":260, "parent":"256", "type":"bb", "children":[{"name":"SHARE", "id":261, "type":"arb"}, {"name":"Write Interconnect", "id":264, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"tree", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"2"}], "type":"bb"}, {"name":"Read Interconnect", "id":262, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"tree", "Reads":"1"}], "type":"bb"}, {"name":"Read Interconnect Router", "id":263, "details":[{"type":"table", "User specified num-reorder flag":"Unset"}], "type":"memsys", "children":[{"name":"Bus 0", "id":269, "type":"memsys"}, {"name":"Bus 1", "id":270, "type":"memsys"}]}]}, {"name":"Global Memory Loads", "id":265, "parent":"256", "type":"bb", "children":[{"name":"LD", "id":266, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"5", "Latency":"2 cycles", "Width":"32 bits", "DDR Width":"512 bits", "Uses Caching":"No", "LSU Style":"PREFETCHING", "Kernel":"MainKernel"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":43}]], "type":"inst"}]}, {"name":"Global Memory Stores", "id":267, "parent":"256", "type":"bb", "children":[{"name":"ST", "id":268, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"32 bits", "DDR Width":"512 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"MainKernel"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/floyd_warshall_bram.cpp", "line":62}]], "type":"inst"}]}], "links":[{"from":258, "to":257}, {"from":257, "to":258}, {"from":259, "to":257}, {"from":257, "to":259}, {"from":262, "to":261}, {"from":264, "to":261}, {"from":261, "to":257}, {"from":266, "to":262}, {"from":268, "to":264}, {"from":257, "to":269}, {"from":257, "to":270}, {"from":269, "to":266, "reverse":1}]};
