<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="499" />
   <clocksource preferredWidth="498" />
   <frequency preferredWidth="479" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Qsys Interconnect,Library,Library/Bridges,Project,Library/Bridges/Memory-Mapped,Library/Embedded Processors,Library/Verification,Library/Qsys Interconnect/Memory-Mapped,Library/Verification/Debug &amp; Performance,Library/Verification/Simulation" />
 <window width="1936" height="1066" x="-8" y="-8" />
 <hdlexample language="VHDL" />
</preferences>
