
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libthread_db-1.0.so_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000000017b8 <.init>:
    17b8:	stp	x29, x30, [sp, #-16]!
    17bc:	mov	x29, sp
    17c0:	bl	1910 <__assert_fail@plt+0x10>
    17c4:	ldp	x29, x30, [sp], #16
    17c8:	ret

Disassembly of section .plt:

00000000000017d0 <ps_pdwrite@plt-0x20>:
    17d0:	stp	x16, x30, [sp, #-16]!
    17d4:	adrp	x16, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    17d8:	ldr	x17, [x16, #4088]
    17dc:	add	x16, x16, #0xff8
    17e0:	br	x17
    17e4:	nop
    17e8:	nop
    17ec:	nop

00000000000017f0 <ps_pdwrite@plt>:
    17f0:	adrp	x16, 18000 <ps_pdwrite>
    17f4:	ldr	x17, [x16]
    17f8:	add	x16, x16, #0x0
    17fc:	br	x17

0000000000001800 <ps_pglobal_lookup@plt>:
    1800:	adrp	x16, 18000 <ps_pdwrite>
    1804:	ldr	x17, [x16, #8]
    1808:	add	x16, x16, #0x8
    180c:	br	x17

0000000000001810 <ps_lsetregs@plt>:
    1810:	adrp	x16, 18000 <ps_pdwrite>
    1814:	ldr	x17, [x16, #16]
    1818:	add	x16, x16, #0x10
    181c:	br	x17

0000000000001820 <__cxa_finalize@plt>:
    1820:	adrp	x16, 18000 <ps_pdwrite>
    1824:	ldr	x17, [x16, #24]
    1828:	add	x16, x16, #0x18
    182c:	br	x17

0000000000001830 <ps_getpid@plt>:
    1830:	adrp	x16, 18000 <ps_pdwrite>
    1834:	ldr	x17, [x16, #32]
    1838:	add	x16, x16, #0x20
    183c:	br	x17

0000000000001840 <ps_lgetfpregs@plt>:
    1840:	adrp	x16, 18000 <ps_pdwrite>
    1844:	ldr	x17, [x16, #40]
    1848:	add	x16, x16, #0x28
    184c:	br	x17

0000000000001850 <ps_lsetfpregs@plt>:
    1850:	adrp	x16, 18000 <ps_pdwrite>
    1854:	ldr	x17, [x16, #48]
    1858:	add	x16, x16, #0x30
    185c:	br	x17

0000000000001860 <memset@plt>:
    1860:	adrp	x16, 18000 <ps_pdwrite>
    1864:	ldr	x17, [x16, #56]
    1868:	add	x16, x16, #0x38
    186c:	br	x17

0000000000001870 <calloc@plt>:
    1870:	adrp	x16, 18000 <ps_pdwrite>
    1874:	ldr	x17, [x16, #64]
    1878:	add	x16, x16, #0x40
    187c:	br	x17

0000000000001880 <__stack_chk_fail@plt>:
    1880:	adrp	x16, 18000 <ps_pdwrite>
    1884:	ldr	x17, [x16, #72]
    1888:	add	x16, x16, #0x48
    188c:	br	x17

0000000000001890 <__gmon_start__@plt>:
    1890:	adrp	x16, 18000 <ps_pdwrite>
    1894:	ldr	x17, [x16, #80]
    1898:	add	x16, x16, #0x50
    189c:	br	x17

00000000000018a0 <write@plt>:
    18a0:	adrp	x16, 18000 <ps_pdwrite>
    18a4:	ldr	x17, [x16, #88]
    18a8:	add	x16, x16, #0x58
    18ac:	br	x17

00000000000018b0 <ps_lgetregs@plt>:
    18b0:	adrp	x16, 18000 <ps_pdwrite>
    18b4:	ldr	x17, [x16, #96]
    18b8:	add	x16, x16, #0x60
    18bc:	br	x17

00000000000018c0 <td_thr_tlsbase@plt>:
    18c0:	adrp	x16, 18000 <ps_pdwrite>
    18c4:	ldr	x17, [x16, #104]
    18c8:	add	x16, x16, #0x68
    18cc:	br	x17

00000000000018d0 <free@plt>:
    18d0:	adrp	x16, 18000 <ps_pdwrite>
    18d4:	ldr	x17, [x16, #112]
    18d8:	add	x16, x16, #0x70
    18dc:	br	x17

00000000000018e0 <ps_pdread@plt>:
    18e0:	adrp	x16, 18000 <ps_pdwrite>
    18e4:	ldr	x17, [x16, #120]
    18e8:	add	x16, x16, #0x78
    18ec:	br	x17

00000000000018f0 <ps_get_thread_area@plt>:
    18f0:	adrp	x16, 18000 <ps_pdwrite>
    18f4:	ldr	x17, [x16, #128]
    18f8:	add	x16, x16, #0x80
    18fc:	br	x17

0000000000001900 <__assert_fail@plt>:
    1900:	adrp	x16, 18000 <ps_pdwrite>
    1904:	ldr	x17, [x16, #136]
    1908:	add	x16, x16, #0x88
    190c:	br	x17

Disassembly of section .text:

0000000000001910 <td_init@@GLIBC_2.17-0xd8>:
    1910:	adrp	x0, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    1914:	ldr	x0, [x0, #4040]
    1918:	cbz	x0, 1920 <__assert_fail@plt+0x20>
    191c:	b	1890 <__gmon_start__@plt>
    1920:	ret
    1924:	nop
    1928:	adrp	x0, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    192c:	add	x0, x0, #0x2c8
    1930:	adrp	x1, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    1934:	add	x1, x1, #0x2c8
    1938:	cmp	x1, x0
    193c:	b.eq	1954 <__assert_fail@plt+0x54>  // b.none
    1940:	adrp	x1, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    1944:	ldr	x1, [x1, #4024]
    1948:	cbz	x1, 1954 <__assert_fail@plt+0x54>
    194c:	mov	x16, x1
    1950:	br	x16
    1954:	ret
    1958:	adrp	x0, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    195c:	add	x0, x0, #0x2c8
    1960:	adrp	x1, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    1964:	add	x1, x1, #0x2c8
    1968:	sub	x1, x1, x0
    196c:	lsr	x2, x1, #63
    1970:	add	x1, x2, x1, asr #3
    1974:	cmp	xzr, x1, asr #1
    1978:	asr	x1, x1, #1
    197c:	b.eq	1994 <__assert_fail@plt+0x94>  // b.none
    1980:	adrp	x2, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    1984:	ldr	x2, [x2, #4064]
    1988:	cbz	x2, 1994 <__assert_fail@plt+0x94>
    198c:	mov	x16, x2
    1990:	br	x16
    1994:	ret
    1998:	stp	x29, x30, [sp, #-32]!
    199c:	mov	x29, sp
    19a0:	str	x19, [sp, #16]
    19a4:	adrp	x19, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    19a8:	ldrb	w0, [x19, #712]
    19ac:	cbnz	w0, 19d4 <__assert_fail@plt+0xd4>
    19b0:	adrp	x0, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    19b4:	ldr	x0, [x0, #4032]
    19b8:	cbz	x0, 19c8 <__assert_fail@plt+0xc8>
    19bc:	adrp	x0, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    19c0:	ldr	x0, [x0, #144]
    19c4:	bl	1820 <__cxa_finalize@plt>
    19c8:	bl	1928 <__assert_fail@plt+0x28>
    19cc:	mov	w0, #0x1                   	// #1
    19d0:	strb	w0, [x19, #712]
    19d4:	ldr	x19, [sp, #16]
    19d8:	ldp	x29, x30, [sp], #32
    19dc:	ret
    19e0:	b	1958 <__assert_fail@plt+0x58>
    19e4:	nop

00000000000019e8 <td_init@@GLIBC_2.17>:
    19e8:	adrp	x0, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    19ec:	ldr	w0, [x0, #736]
    19f0:	cbnz	w0, 19fc <td_init@@GLIBC_2.17+0x14>
    19f4:	mov	w0, #0x0                   	// #0
    19f8:	ret
    19fc:	stp	x29, x30, [sp, #-16]!
    1a00:	mov	x2, #0x8                   	// #8
    1a04:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    1a08:	mov	x29, sp
    1a0c:	add	x1, x1, #0x3a8
    1a10:	mov	w0, #0x2                   	// #2
    1a14:	bl	18a0 <write@plt>
    1a18:	mov	w0, #0x0                   	// #0
    1a1c:	ldp	x29, x30, [sp], #16
    1a20:	ret
    1a24:	nop

0000000000001a28 <td_log@@GLIBC_2.17>:
    1a28:	adrp	x0, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    1a2c:	ldr	w0, [x0, #736]
    1a30:	cbnz	w0, 1a3c <td_log@@GLIBC_2.17+0x14>
    1a34:	mov	w0, #0x0                   	// #0
    1a38:	ret
    1a3c:	stp	x29, x30, [sp, #-16]!
    1a40:	mov	x2, #0x7                   	// #7
    1a44:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    1a48:	mov	x29, sp
    1a4c:	add	x1, x1, #0x3b8
    1a50:	mov	w0, #0x2                   	// #2
    1a54:	bl	18a0 <write@plt>
    1a58:	mov	w0, #0x0                   	// #0
    1a5c:	ldp	x29, x30, [sp], #16
    1a60:	ret
    1a64:	nop

0000000000001a68 <td_ta_new@@GLIBC_2.17>:
    1a68:	stp	x29, x30, [sp, #-96]!
    1a6c:	adrp	x3, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    1a70:	mov	x29, sp
    1a74:	stp	x19, x20, [sp, #16]
    1a78:	adrp	x20, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    1a7c:	ldr	x2, [x20, #4048]
    1a80:	stp	x21, x22, [sp, #32]
    1a84:	mov	x21, x0
    1a88:	ldr	w0, [x3, #736]
    1a8c:	mov	x22, x1
    1a90:	ldr	x1, [x2]
    1a94:	str	x1, [sp, #88]
    1a98:	mov	x1, #0x0                   	// #0
    1a9c:	cbnz	w0, 1b34 <td_ta_new@@GLIBC_2.17+0xcc>
    1aa0:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    1aa4:	add	x3, sp, #0x48
    1aa8:	add	x1, x1, #0x3d0
    1aac:	mov	x0, x21
    1ab0:	mov	w2, #0x17                  	// #23
    1ab4:	mov	w19, #0xc                   	// #12
    1ab8:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    1abc:	cbnz	w0, 1b00 <td_ta_new@@GLIBC_2.17+0x98>
    1ac0:	ldr	x1, [sp, #72]
    1ac4:	str	x23, [sp, #48]
    1ac8:	add	x23, sp, #0x50
    1acc:	mov	x0, x21
    1ad0:	mov	x2, x23
    1ad4:	mov	x3, #0x5                   	// #5
    1ad8:	bl	18e0 <ps_pdread@plt>
    1adc:	mov	w19, w0
    1ae0:	cbnz	w0, 1b28 <td_ta_new@@GLIBC_2.17+0xc0>
    1ae4:	ldr	w1, [sp, #80]
    1ae8:	mov	w0, #0x2e32                	// #11826
    1aec:	movk	w0, #0x3133, lsl #16
    1af0:	cmp	w1, w0
    1af4:	b.eq	1b4c <td_ta_new@@GLIBC_2.17+0xe4>  // b.none
    1af8:	ldr	x23, [sp, #48]
    1afc:	mov	w19, #0x16                  	// #22
    1b00:	ldr	x20, [x20, #4048]
    1b04:	ldr	x1, [sp, #88]
    1b08:	ldr	x0, [x20]
    1b0c:	eor	x0, x1, x0
    1b10:	cbnz	x0, 1b90 <td_ta_new@@GLIBC_2.17+0x128>
    1b14:	mov	w0, w19
    1b18:	ldp	x19, x20, [sp, #16]
    1b1c:	ldp	x21, x22, [sp, #32]
    1b20:	ldp	x29, x30, [sp], #96
    1b24:	ret
    1b28:	mov	w19, #0x1                   	// #1
    1b2c:	ldr	x23, [sp, #48]
    1b30:	b	1b00 <td_ta_new@@GLIBC_2.17+0x98>
    1b34:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    1b38:	mov	x2, #0xa                   	// #10
    1b3c:	add	x1, x1, #0x3c0
    1b40:	mov	w0, #0x2                   	// #2
    1b44:	bl	18a0 <write@plt>
    1b48:	b	1aa0 <td_ta_new@@GLIBC_2.17+0x38>
    1b4c:	ldrb	w0, [x23, #4]
    1b50:	cbnz	w0, 1af8 <td_ta_new@@GLIBC_2.17+0x90>
    1b54:	mov	x1, #0x2a0                 	// #672
    1b58:	mov	x0, #0x1                   	// #1
    1b5c:	bl	1870 <calloc@plt>
    1b60:	str	x0, [x22]
    1b64:	cbz	x0, 1b98 <td_ta_new@@GLIBC_2.17+0x130>
    1b68:	adrp	x1, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    1b6c:	add	x2, x1, #0x98
    1b70:	stp	x2, x21, [x0, #8]
    1b74:	ldr	x2, [x1, #152]
    1b78:	str	x2, [x0]
    1b7c:	str	x0, [x2, #8]
    1b80:	dmb	ish
    1b84:	str	x0, [x1, #152]
    1b88:	ldr	x23, [sp, #48]
    1b8c:	b	1b00 <td_ta_new@@GLIBC_2.17+0x98>
    1b90:	str	x23, [sp, #48]
    1b94:	bl	1880 <__stack_chk_fail@plt>
    1b98:	mov	w19, #0x12                  	// #18
    1b9c:	ldr	x23, [sp, #48]
    1ba0:	b	1b00 <td_ta_new@@GLIBC_2.17+0x98>
    1ba4:	nop

0000000000001ba8 <td_ta_delete@@GLIBC_2.17>:
    1ba8:	stp	x29, x30, [sp, #-32]!
    1bac:	adrp	x1, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    1bb0:	mov	x29, sp
    1bb4:	str	x19, [sp, #16]
    1bb8:	mov	x19, x0
    1bbc:	ldr	w0, [x1, #736]
    1bc0:	cbnz	w0, 1c24 <td_ta_delete@@GLIBC_2.17+0x7c>
    1bc4:	adrp	x1, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    1bc8:	add	x0, x1, #0x98
    1bcc:	ldr	x1, [x1, #152]
    1bd0:	cmp	x1, x0
    1bd4:	b.ne	1be8 <td_ta_delete@@GLIBC_2.17+0x40>  // b.any
    1bd8:	b	1c14 <td_ta_delete@@GLIBC_2.17+0x6c>
    1bdc:	ldr	x1, [x1]
    1be0:	cmp	x1, x0
    1be4:	b.eq	1c14 <td_ta_delete@@GLIBC_2.17+0x6c>  // b.none
    1be8:	cmp	x19, x1
    1bec:	b.ne	1bdc <td_ta_delete@@GLIBC_2.17+0x34>  // b.any
    1bf0:	ldp	x2, x1, [x19]
    1bf4:	str	x1, [x2, #8]
    1bf8:	mov	x0, x19
    1bfc:	str	x2, [x1]
    1c00:	bl	18d0 <free@plt>
    1c04:	mov	w0, #0x0                   	// #0
    1c08:	ldr	x19, [sp, #16]
    1c0c:	ldp	x29, x30, [sp], #32
    1c10:	ret
    1c14:	mov	w0, #0x8                   	// #8
    1c18:	ldr	x19, [sp, #16]
    1c1c:	ldp	x29, x30, [sp], #32
    1c20:	ret
    1c24:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    1c28:	mov	x2, #0xd                   	// #13
    1c2c:	add	x1, x1, #0x3e8
    1c30:	mov	w0, #0x2                   	// #2
    1c34:	bl	18a0 <write@plt>
    1c38:	b	1bc4 <td_ta_delete@@GLIBC_2.17+0x1c>
    1c3c:	nop

0000000000001c40 <td_ta_get_nthreads@@GLIBC_2.17>:
    1c40:	stp	x29, x30, [sp, #-64]!
    1c44:	adrp	x3, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    1c48:	mov	x29, sp
    1c4c:	stp	x19, x20, [sp, #16]
    1c50:	adrp	x20, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    1c54:	mov	x19, x0
    1c58:	ldr	x2, [x20, #4048]
    1c5c:	str	x21, [sp, #32]
    1c60:	ldr	w0, [x3, #736]
    1c64:	mov	x21, x1
    1c68:	ldr	x1, [x2]
    1c6c:	str	x1, [sp, #56]
    1c70:	mov	x1, #0x0                   	// #0
    1c74:	cbnz	w0, 1d00 <td_ta_get_nthreads@@GLIBC_2.17+0xc0>
    1c78:	adrp	x1, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    1c7c:	add	x0, x1, #0x98
    1c80:	ldr	x2, [x1, #152]
    1c84:	cmp	x2, x0
    1c88:	b.ne	1c9c <td_ta_get_nthreads@@GLIBC_2.17+0x5c>  // b.any
    1c8c:	b	1cec <td_ta_get_nthreads@@GLIBC_2.17+0xac>
    1c90:	ldr	x2, [x2]
    1c94:	cmp	x2, x0
    1c98:	b.eq	1cec <td_ta_get_nthreads@@GLIBC_2.17+0xac>  // b.none
    1c9c:	cmp	x19, x2
    1ca0:	b.ne	1c90 <td_ta_get_nthreads@@GLIBC_2.17+0x50>  // b.any
    1ca4:	ldr	x4, [x19, #296]
    1ca8:	cbz	x4, 1d18 <td_ta_get_nthreads@@GLIBC_2.17+0xd8>
    1cac:	add	x5, sp, #0x30
    1cb0:	add	x1, x19, #0x130
    1cb4:	mov	x0, x19
    1cb8:	mov	x3, #0x0                   	// #0
    1cbc:	mov	w2, #0x1c                  	// #28
    1cc0:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    1cc4:	cbz	w0, 1cf4 <td_ta_get_nthreads@@GLIBC_2.17+0xb4>
    1cc8:	ldr	x20, [x20, #4048]
    1ccc:	ldr	x2, [sp, #56]
    1cd0:	ldr	x1, [x20]
    1cd4:	eor	x1, x2, x1
    1cd8:	cbnz	x1, 1d44 <td_ta_get_nthreads@@GLIBC_2.17+0x104>
    1cdc:	ldp	x19, x20, [sp, #16]
    1ce0:	ldr	x21, [sp, #32]
    1ce4:	ldp	x29, x30, [sp], #64
    1ce8:	ret
    1cec:	mov	w0, #0x8                   	// #8
    1cf0:	b	1cc8 <td_ta_get_nthreads@@GLIBC_2.17+0x88>
    1cf4:	ldr	x1, [sp, #48]
    1cf8:	str	w1, [x21]
    1cfc:	b	1cc8 <td_ta_get_nthreads@@GLIBC_2.17+0x88>
    1d00:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    1d04:	mov	x2, #0x13                  	// #19
    1d08:	add	x1, x1, #0x3f8
    1d0c:	mov	w0, #0x2                   	// #2
    1d10:	bl	18a0 <write@plt>
    1d14:	b	1c78 <td_ta_get_nthreads@@GLIBC_2.17+0x38>
    1d18:	ldr	x0, [x19, #16]
    1d1c:	add	x3, x19, #0x128
    1d20:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    1d24:	mov	w2, #0x1b                  	// #27
    1d28:	add	x1, x1, #0x3d0
    1d2c:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    1d30:	mov	w1, w0
    1d34:	mov	w0, #0x1                   	// #1
    1d38:	cbnz	w1, 1cc8 <td_ta_get_nthreads@@GLIBC_2.17+0x88>
    1d3c:	ldr	x4, [x19, #296]
    1d40:	b	1cac <td_ta_get_nthreads@@GLIBC_2.17+0x6c>
    1d44:	bl	1880 <__stack_chk_fail@plt>

0000000000001d48 <td_ta_get_ph@@GLIBC_2.17>:
    1d48:	stp	x29, x30, [sp, #-32]!
    1d4c:	adrp	x2, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    1d50:	mov	x29, sp
    1d54:	stp	x19, x20, [sp, #16]
    1d58:	mov	x19, x0
    1d5c:	ldr	w0, [x2, #736]
    1d60:	mov	x20, x1
    1d64:	cbnz	w0, 1dbc <td_ta_get_ph@@GLIBC_2.17+0x74>
    1d68:	adrp	x1, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    1d6c:	add	x0, x1, #0x98
    1d70:	ldr	x2, [x1, #152]
    1d74:	cmp	x2, x0
    1d78:	b.ne	1d8c <td_ta_get_ph@@GLIBC_2.17+0x44>  // b.any
    1d7c:	b	1dac <td_ta_get_ph@@GLIBC_2.17+0x64>
    1d80:	ldr	x2, [x2]
    1d84:	cmp	x2, x0
    1d88:	b.eq	1dac <td_ta_get_ph@@GLIBC_2.17+0x64>  // b.none
    1d8c:	cmp	x19, x2
    1d90:	b.ne	1d80 <td_ta_get_ph@@GLIBC_2.17+0x38>  // b.any
    1d94:	ldr	x1, [x19, #16]
    1d98:	str	x1, [x20]
    1d9c:	mov	w0, #0x0                   	// #0
    1da0:	ldp	x19, x20, [sp, #16]
    1da4:	ldp	x29, x30, [sp], #32
    1da8:	ret
    1dac:	mov	w0, #0x8                   	// #8
    1db0:	ldp	x19, x20, [sp, #16]
    1db4:	ldp	x29, x30, [sp], #32
    1db8:	ret
    1dbc:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    1dc0:	mov	x2, #0xd                   	// #13
    1dc4:	add	x1, x1, #0x410
    1dc8:	mov	w0, #0x2                   	// #2
    1dcc:	bl	18a0 <write@plt>
    1dd0:	b	1d68 <td_ta_get_ph@@GLIBC_2.17+0x20>
    1dd4:	nop

0000000000001dd8 <td_ta_map_id2thr@@GLIBC_2.17>:
    1dd8:	stp	x29, x30, [sp, #-48]!
    1ddc:	adrp	x3, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    1de0:	mov	x29, sp
    1de4:	ldr	w3, [x3, #736]
    1de8:	stp	x19, x20, [sp, #16]
    1dec:	mov	x19, x0
    1df0:	mov	x20, x2
    1df4:	str	x21, [sp, #32]
    1df8:	mov	x21, x1
    1dfc:	cbnz	w3, 1e58 <td_ta_map_id2thr@@GLIBC_2.17+0x80>
    1e00:	adrp	x1, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    1e04:	add	x0, x1, #0x98
    1e08:	ldr	x3, [x1, #152]
    1e0c:	cmp	x3, x0
    1e10:	b.ne	1e24 <td_ta_map_id2thr@@GLIBC_2.17+0x4c>  // b.any
    1e14:	b	1e44 <td_ta_map_id2thr@@GLIBC_2.17+0x6c>
    1e18:	ldr	x3, [x3]
    1e1c:	cmp	x3, x0
    1e20:	b.eq	1e44 <td_ta_map_id2thr@@GLIBC_2.17+0x6c>  // b.none
    1e24:	cmp	x19, x3
    1e28:	b.ne	1e18 <td_ta_map_id2thr@@GLIBC_2.17+0x40>  // b.any
    1e2c:	stp	x19, x21, [x20]
    1e30:	mov	w0, #0x0                   	// #0
    1e34:	ldp	x19, x20, [sp, #16]
    1e38:	ldr	x21, [sp, #32]
    1e3c:	ldp	x29, x30, [sp], #48
    1e40:	ret
    1e44:	mov	w0, #0x8                   	// #8
    1e48:	ldp	x19, x20, [sp, #16]
    1e4c:	ldr	x21, [sp, #32]
    1e50:	ldp	x29, x30, [sp], #48
    1e54:	ret
    1e58:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    1e5c:	mov	x2, #0x11                  	// #17
    1e60:	add	x1, x1, #0x420
    1e64:	mov	w0, #0x2                   	// #2
    1e68:	bl	18a0 <write@plt>
    1e6c:	b	1e00 <td_ta_map_id2thr@@GLIBC_2.17+0x28>
    1e70:	stp	x29, x30, [sp, #-352]!
    1e74:	mov	x29, sp
    1e78:	stp	x19, x20, [sp, #16]
    1e7c:	adrp	x20, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    1e80:	mov	x19, x0
    1e84:	ldr	x3, [x20, #4048]
    1e88:	stp	x21, x22, [sp, #32]
    1e8c:	ldr	w0, [x0, #656]
    1e90:	mov	w21, w1
    1e94:	ldr	x1, [x3]
    1e98:	str	x1, [sp, #344]
    1e9c:	mov	x1, #0x0                   	// #0
    1ea0:	mov	x22, x2
    1ea4:	cbz	w0, 1ee8 <td_ta_map_id2thr@@GLIBC_2.17+0x110>
    1ea8:	cmp	w0, #0x2
    1eac:	b.eq	2010 <td_ta_map_id2thr@@GLIBC_2.17+0x238>  // b.none
    1eb0:	cmp	w0, #0x3
    1eb4:	b.eq	1fe0 <td_ta_map_id2thr@@GLIBC_2.17+0x208>  // b.none
    1eb8:	cmp	w0, #0x1
    1ebc:	mov	w0, #0xf                   	// #15
    1ec0:	b.eq	1f7c <td_ta_map_id2thr@@GLIBC_2.17+0x1a4>  // b.none
    1ec4:	ldr	x1, [x20, #4048]
    1ec8:	ldr	x2, [sp, #344]
    1ecc:	ldr	x1, [x1]
    1ed0:	eor	x1, x2, x1
    1ed4:	cbnz	x1, 211c <td_ta_map_id2thr@@GLIBC_2.17+0x344>
    1ed8:	ldp	x19, x20, [sp, #16]
    1edc:	ldp	x21, x22, [sp, #32]
    1ee0:	ldp	x29, x30, [sp], #352
    1ee4:	ret
    1ee8:	ldr	x0, [x19, #16]
    1eec:	stp	x23, x24, [sp, #48]
    1ef0:	add	x24, sp, #0x40
    1ef4:	adrp	x23, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    1ef8:	add	x23, x23, #0x3d0
    1efc:	mov	x1, x23
    1f00:	mov	x3, x24
    1f04:	mov	w2, #0x3e                  	// #62
    1f08:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    1f0c:	cbz	w0, 1fa4 <td_ta_map_id2thr@@GLIBC_2.17+0x1cc>
    1f10:	ldr	x0, [x19, #16]
    1f14:	mov	x3, x24
    1f18:	mov	x1, x23
    1f1c:	mov	w2, #0x3f                  	// #63
    1f20:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    1f24:	cbnz	w0, 20a0 <td_ta_map_id2thr@@GLIBC_2.17+0x2c8>
    1f28:	mov	w0, #0x1                   	// #1
    1f2c:	str	w0, [x19, #656]
    1f30:	ldr	x0, [x19, #16]
    1f34:	add	x2, x19, #0x294
    1f38:	ldr	x1, [sp, #64]
    1f3c:	mov	x3, #0xc                   	// #12
    1f40:	bl	18e0 <ps_pdread@plt>
    1f44:	cbnz	w0, 20b4 <td_ta_map_id2thr@@GLIBC_2.17+0x2dc>
    1f48:	ldr	w0, [x19, #660]
    1f4c:	cbz	w0, 20a8 <td_ta_map_id2thr@@GLIBC_2.17+0x2d0>
    1f50:	tst	w0, #0xff000000
    1f54:	ldr	w0, [x19, #656]
    1f58:	b.eq	2114 <td_ta_map_id2thr@@GLIBC_2.17+0x33c>  // b.none
    1f5c:	ldr	w2, [x19, #664]
    1f60:	ldr	w1, [x19, #668]
    1f64:	rev	w2, w2
    1f68:	rev	w1, w1
    1f6c:	ldp	x23, x24, [sp, #48]
    1f70:	str	w2, [x19, #664]
    1f74:	str	w1, [x19, #668]
    1f78:	b	1ea8 <td_ta_map_id2thr@@GLIBC_2.17+0xd0>
    1f7c:	ldr	x0, [x19, #16]
    1f80:	stp	x23, x24, [sp, #48]
    1f84:	add	x23, sp, #0x48
    1f88:	mov	w1, w21
    1f8c:	mov	x2, x23
    1f90:	bl	18b0 <ps_lgetregs@plt>
    1f94:	cbz	w0, 2060 <td_ta_map_id2thr@@GLIBC_2.17+0x288>
    1f98:	ldp	x23, x24, [sp, #48]
    1f9c:	mov	w0, #0x1                   	// #1
    1fa0:	b	1ec4 <td_ta_map_id2thr@@GLIBC_2.17+0xec>
    1fa4:	ldr	x0, [x19, #16]
    1fa8:	add	x2, x19, #0x294
    1fac:	ldr	x1, [sp, #64]
    1fb0:	mov	x3, #0x4                   	// #4
    1fb4:	bl	18e0 <ps_pdread@plt>
    1fb8:	cbnz	w0, 20b4 <td_ta_map_id2thr@@GLIBC_2.17+0x2dc>
    1fbc:	mov	w0, #0x3                   	// #3
    1fc0:	str	w0, [x19, #656]
    1fc4:	ldr	w0, [x19, #660]
    1fc8:	tst	w0, #0xff000000
    1fcc:	b.eq	20c0 <td_ta_map_id2thr@@GLIBC_2.17+0x2e8>  // b.none
    1fd0:	rev	w0, w0
    1fd4:	ldp	x23, x24, [sp, #48]
    1fd8:	str	w0, [x19, #660]
    1fdc:	nop
    1fe0:	adrp	x0, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    1fe4:	ldr	x0, [x0, #4056]
    1fe8:	cbz	x0, 2098 <td_ta_map_id2thr@@GLIBC_2.17+0x2c0>
    1fec:	ldr	w2, [x19, #660]
    1ff0:	mov	w1, w21
    1ff4:	ldr	x0, [x19, #16]
    1ff8:	add	x3, x22, #0x8
    1ffc:	bl	18f0 <ps_get_thread_area@plt>
    2000:	cbnz	w0, 1f9c <td_ta_map_id2thr@@GLIBC_2.17+0x1c4>
    2004:	mov	w0, #0x0                   	// #0
    2008:	str	x19, [x22]
    200c:	b	1ec4 <td_ta_map_id2thr@@GLIBC_2.17+0xec>
    2010:	adrp	x0, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    2014:	ldr	x0, [x0, #4056]
    2018:	cbz	x0, 2098 <td_ta_map_id2thr@@GLIBC_2.17+0x2c0>
    201c:	ldr	x0, [x19, #16]
    2020:	stp	x23, x24, [sp, #48]
    2024:	add	x23, sp, #0x48
    2028:	mov	x2, x23
    202c:	mov	w1, w21
    2030:	bl	18b0 <ps_lgetregs@plt>
    2034:	cbnz	w0, 1f98 <td_ta_map_id2thr@@GLIBC_2.17+0x1c0>
    2038:	mov	x4, x23
    203c:	add	x5, sp, #0x40
    2040:	add	x1, x19, #0x294
    2044:	mov	x0, x19
    2048:	mov	x3, #0x0                   	// #0
    204c:	mov	w2, #0xffffffff            	// #-1
    2050:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    2054:	cbz	w0, 20c8 <td_ta_map_id2thr@@GLIBC_2.17+0x2f0>
    2058:	ldp	x23, x24, [sp, #48]
    205c:	b	1ec4 <td_ta_map_id2thr@@GLIBC_2.17+0xec>
    2060:	mov	x4, x23
    2064:	add	x5, sp, #0x40
    2068:	add	x1, x19, #0x294
    206c:	mov	x0, x19
    2070:	mov	x3, #0x0                   	// #0
    2074:	mov	w2, #0xffffffff            	// #-1
    2078:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    207c:	cbnz	w0, 2058 <td_ta_map_id2thr@@GLIBC_2.17+0x280>
    2080:	ldr	x0, [sp, #64]
    2084:	ldrsw	x1, [x19, #664]
    2088:	ldp	x23, x24, [sp, #48]
    208c:	add	x0, x0, x1
    2090:	str	x0, [x22, #8]
    2094:	b	2004 <td_ta_map_id2thr@@GLIBC_2.17+0x22c>
    2098:	mov	w0, #0xe                   	// #14
    209c:	b	1ec4 <td_ta_map_id2thr@@GLIBC_2.17+0xec>
    20a0:	cmp	w0, #0x5
    20a4:	b.eq	20f0 <td_ta_map_id2thr@@GLIBC_2.17+0x318>  // b.none
    20a8:	mov	w0, #0xf                   	// #15
    20ac:	ldp	x23, x24, [sp, #48]
    20b0:	b	1ec4 <td_ta_map_id2thr@@GLIBC_2.17+0xec>
    20b4:	mov	w0, #0x1                   	// #1
    20b8:	ldp	x23, x24, [sp, #48]
    20bc:	b	1ec4 <td_ta_map_id2thr@@GLIBC_2.17+0xec>
    20c0:	ldp	x23, x24, [sp, #48]
    20c4:	b	1fe0 <td_ta_map_id2thr@@GLIBC_2.17+0x208>
    20c8:	ldr	x0, [x19, #16]
    20cc:	mov	w1, w21
    20d0:	ldr	x4, [sp, #64]
    20d4:	add	x3, x22, #0x8
    20d8:	ldr	w2, [x19, #664]
    20dc:	asr	x2, x4, x2
    20e0:	bl	18f0 <ps_get_thread_area@plt>
    20e4:	cbnz	w0, 1f98 <td_ta_map_id2thr@@GLIBC_2.17+0x1c0>
    20e8:	ldp	x23, x24, [sp, #48]
    20ec:	b	2004 <td_ta_map_id2thr@@GLIBC_2.17+0x22c>
    20f0:	ldr	x0, [x19, #16]
    20f4:	mov	x3, x24
    20f8:	mov	x1, x23
    20fc:	mov	w2, #0x41                  	// #65
    2100:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    2104:	cbnz	w0, 20a8 <td_ta_map_id2thr@@GLIBC_2.17+0x2d0>
    2108:	mov	w0, #0x2                   	// #2
    210c:	str	w0, [x19, #656]
    2110:	b	1f30 <td_ta_map_id2thr@@GLIBC_2.17+0x158>
    2114:	ldp	x23, x24, [sp, #48]
    2118:	b	1ea8 <td_ta_map_id2thr@@GLIBC_2.17+0xd0>
    211c:	stp	x23, x24, [sp, #48]
    2120:	bl	1880 <__stack_chk_fail@plt>
    2124:	nop

0000000000002128 <td_ta_map_lwp2thr@@GLIBC_2.17>:
    2128:	stp	x29, x30, [sp, #-80]!
    212c:	adrp	x3, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    2130:	mov	x29, sp
    2134:	stp	x21, x22, [sp, #32]
    2138:	adrp	x21, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    213c:	ldr	w3, [x3, #736]
    2140:	ldr	x4, [x21, #4048]
    2144:	stp	x19, x20, [sp, #16]
    2148:	mov	x19, x0
    214c:	ldr	x0, [x4]
    2150:	str	x0, [sp, #72]
    2154:	mov	x0, #0x0                   	// #0
    2158:	str	x23, [sp, #48]
    215c:	mov	w22, w1
    2160:	mov	x23, x2
    2164:	cbnz	w3, 2210 <td_ta_map_lwp2thr@@GLIBC_2.17+0xe8>
    2168:	adrp	x1, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    216c:	add	x0, x1, #0x98
    2170:	ldr	x3, [x1, #152]
    2174:	cmp	x3, x0
    2178:	b.ne	218c <td_ta_map_lwp2thr@@GLIBC_2.17+0x64>  // b.any
    217c:	b	2208 <td_ta_map_lwp2thr@@GLIBC_2.17+0xe0>
    2180:	ldr	x3, [x3]
    2184:	cmp	x3, x0
    2188:	b.eq	2208 <td_ta_map_lwp2thr@@GLIBC_2.17+0xe0>  // b.none
    218c:	cmp	x19, x3
    2190:	b.ne	2180 <td_ta_map_lwp2thr@@GLIBC_2.17+0x58>  // b.any
    2194:	ldr	x4, [x19, #256]
    2198:	cbz	x4, 2228 <td_ta_map_lwp2thr@@GLIBC_2.17+0x100>
    219c:	add	x5, sp, #0x40
    21a0:	add	x1, x19, #0xb0
    21a4:	mov	x0, x19
    21a8:	mov	x3, #0x0                   	// #0
    21ac:	mov	w2, #0xe                   	// #14
    21b0:	str	x4, [sp, #64]
    21b4:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    21b8:	mov	w20, w0
    21bc:	cbnz	w0, 21dc <td_ta_map_lwp2thr@@GLIBC_2.17+0xb4>
    21c0:	ldr	x0, [sp, #64]
    21c4:	cbz	x0, 224c <td_ta_map_lwp2thr@@GLIBC_2.17+0x124>
    21c8:	mov	x2, x23
    21cc:	mov	w1, w22
    21d0:	mov	x0, x19
    21d4:	bl	1e70 <td_ta_map_id2thr@@GLIBC_2.17+0x98>
    21d8:	mov	w20, w0
    21dc:	ldr	x21, [x21, #4048]
    21e0:	ldr	x1, [sp, #72]
    21e4:	ldr	x0, [x21]
    21e8:	eor	x0, x1, x0
    21ec:	cbnz	x0, 226c <td_ta_map_lwp2thr@@GLIBC_2.17+0x144>
    21f0:	mov	w0, w20
    21f4:	ldp	x19, x20, [sp, #16]
    21f8:	ldp	x21, x22, [sp, #32]
    21fc:	ldr	x23, [sp, #48]
    2200:	ldp	x29, x30, [sp], #80
    2204:	ret
    2208:	mov	w20, #0x8                   	// #8
    220c:	b	21dc <td_ta_map_lwp2thr@@GLIBC_2.17+0xb4>
    2210:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    2214:	mov	x2, #0x12                  	// #18
    2218:	add	x1, x1, #0x438
    221c:	mov	w0, #0x2                   	// #2
    2220:	bl	18a0 <write@plt>
    2224:	b	2168 <td_ta_map_lwp2thr@@GLIBC_2.17+0x40>
    2228:	ldr	x0, [x19, #16]
    222c:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    2230:	add	x3, x19, #0x100
    2234:	add	x1, x1, #0x3d0
    2238:	mov	w2, #0x16                  	// #22
    223c:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    2240:	cbnz	w0, 225c <td_ta_map_lwp2thr@@GLIBC_2.17+0x134>
    2244:	ldr	x4, [x19, #256]
    2248:	b	219c <td_ta_map_lwp2thr@@GLIBC_2.17+0x74>
    224c:	ldr	x0, [x19, #16]
    2250:	bl	1830 <ps_getpid@plt>
    2254:	cmp	w0, w22
    2258:	b.eq	2264 <td_ta_map_lwp2thr@@GLIBC_2.17+0x13c>  // b.none
    225c:	mov	w20, #0x1                   	// #1
    2260:	b	21dc <td_ta_map_lwp2thr@@GLIBC_2.17+0xb4>
    2264:	stp	x19, xzr, [x23]
    2268:	b	21dc <td_ta_map_lwp2thr@@GLIBC_2.17+0xb4>
    226c:	bl	1880 <__stack_chk_fail@plt>
    2270:	stp	x29, x30, [sp, #-192]!
    2274:	mov	x29, sp
    2278:	stp	x19, x20, [sp, #16]
    227c:	adrp	x20, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    2280:	ldr	x7, [x20, #4048]
    2284:	str	x1, [x29, #120]
    2288:	stp	x21, x22, [sp, #32]
    228c:	ldr	x1, [x7]
    2290:	str	x1, [x29, #184]
    2294:	mov	x1, #0x0                   	// #0
    2298:	stp	x23, x24, [sp, #48]
    229c:	stp	x25, x26, [sp, #64]
    22a0:	stp	x27, x28, [sp, #80]
    22a4:	cbz	w3, 22e0 <td_ta_map_lwp2thr@@GLIBC_2.17+0x1b8>
    22a8:	mov	w0, #0x0                   	// #0
    22ac:	ldr	x20, [x20, #4048]
    22b0:	ldr	x2, [x29, #184]
    22b4:	ldr	x1, [x20]
    22b8:	eor	x1, x2, x1
    22bc:	cbnz	x1, 24ac <td_ta_map_lwp2thr@@GLIBC_2.17+0x384>
    22c0:	mov	sp, x29
    22c4:	ldp	x19, x20, [sp, #16]
    22c8:	ldp	x21, x22, [sp, #32]
    22cc:	ldp	x23, x24, [sp, #48]
    22d0:	ldp	x25, x26, [sp, #64]
    22d4:	ldp	x27, x28, [sp, #80]
    22d8:	ldp	x29, x30, [sp], #192
    22dc:	ret
    22e0:	mov	x21, x5
    22e4:	add	x25, x0, #0xb0
    22e8:	add	x26, x29, #0x88
    22ec:	mov	x24, x2
    22f0:	mov	w23, w4
    22f4:	and	w19, w6, #0xff
    22f8:	mov	x27, x0
    22fc:	mov	x1, x25
    2300:	mov	x5, x26
    2304:	mov	x4, x21
    2308:	mov	x3, #0x0                   	// #0
    230c:	mov	w2, #0xe                   	// #14
    2310:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    2314:	cbnz	w0, 22ac <td_ta_map_lwp2thr@@GLIBC_2.17+0x184>
    2318:	ldr	x0, [x29, #136]
    231c:	cmp	x0, #0x0
    2320:	ccmp	w19, #0x0, #0x4, eq  // eq = none
    2324:	b.ne	2480 <td_ta_map_lwp2thr@@GLIBC_2.17+0x358>  // b.any
    2328:	add	x4, x29, #0x90
    232c:	add	x1, x27, #0x1c
    2330:	mov	x0, x27
    2334:	mov	x3, #0x0                   	// #0
    2338:	mov	w2, #0x1                   	// #1
    233c:	str	xzr, [x29, #144]
    2340:	bl	4e48 <td_thr_tls_get_addr@@GLIBC_2.17+0x170>
    2344:	cbnz	w0, 22ac <td_ta_map_lwp2thr@@GLIBC_2.17+0x184>
    2348:	ldr	w0, [x27, #24]
    234c:	cbz	w0, 2464 <td_ta_map_lwp2thr@@GLIBC_2.17+0x33c>
    2350:	mov	w1, w0
    2354:	add	x1, x1, #0xf
    2358:	ldr	x0, [x29, #136]
    235c:	and	x1, x1, #0x1fffffff0
    2360:	sub	sp, sp, x1
    2364:	mov	x22, sp
    2368:	cmp	x21, x0
    236c:	b.eq	22a8 <td_ta_map_lwp2thr@@GLIBC_2.17+0x180>  // b.none
    2370:	add	x1, x27, #0x58
    2374:	str	x1, [x29, #112]
    2378:	add	x1, x29, #0xa0
    237c:	add	x28, x29, #0x98
    2380:	str	x1, [x29, #104]
    2384:	add	x1, x29, #0xa8
    2388:	str	x1, [x29, #96]
    238c:	b	244c <td_ta_map_lwp2thr@@GLIBC_2.17+0x324>
    2390:	ldr	w3, [x27, #24]
    2394:	mov	x2, x22
    2398:	ldr	x0, [x27, #16]
    239c:	mov	x1, x19
    23a0:	bl	18e0 <ps_pdread@plt>
    23a4:	cbnz	w0, 24a4 <td_ta_map_lwp2thr@@GLIBC_2.17+0x37c>
    23a8:	ldr	x1, [x29, #112]
    23ac:	mov	x5, x28
    23b0:	mov	x4, x22
    23b4:	mov	x0, x27
    23b8:	mov	x3, #0x0                   	// #0
    23bc:	mov	w2, #0x6                   	// #6
    23c0:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    23c4:	cbnz	w0, 22ac <td_ta_map_lwp2thr@@GLIBC_2.17+0x184>
    23c8:	ldr	x5, [x29, #104]
    23cc:	mov	x4, x22
    23d0:	add	x1, x27, #0x64
    23d4:	mov	x0, x27
    23d8:	mov	x3, #0x0                   	// #0
    23dc:	mov	w2, #0x7                   	// #7
    23e0:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    23e4:	cbnz	w0, 22ac <td_ta_map_lwp2thr@@GLIBC_2.17+0x184>
    23e8:	ldr	x2, [x29, #152]
    23ec:	mov	w1, #0x0                   	// #0
    23f0:	ldr	w0, [x29, #160]
    23f4:	cmp	x2, #0x0
    23f8:	csel	w0, w0, w1, ne  // ne = any
    23fc:	cmp	w0, w23
    2400:	b.lt	241c <td_ta_map_lwp2thr@@GLIBC_2.17+0x2f4>  // b.tstop
    2404:	ldr	x0, [x29, #96]
    2408:	mov	x1, x24
    240c:	ldr	x2, [x29, #120]
    2410:	stp	x27, x19, [x29, #168]
    2414:	blr	x2
    2418:	cbnz	w0, 245c <td_ta_map_lwp2thr@@GLIBC_2.17+0x334>
    241c:	ldr	x4, [x29, #144]
    2420:	mov	x5, x26
    2424:	mov	x1, x25
    2428:	mov	x0, x27
    242c:	add	x4, x22, x4
    2430:	mov	x3, #0x0                   	// #0
    2434:	mov	w2, #0xe                   	// #14
    2438:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    243c:	cbnz	w0, 22ac <td_ta_map_lwp2thr@@GLIBC_2.17+0x184>
    2440:	ldr	x0, [x29, #136]
    2444:	cmp	x0, x21
    2448:	b.eq	22a8 <td_ta_map_lwp2thr@@GLIBC_2.17+0x180>  // b.none
    244c:	ldr	x19, [x29, #144]
    2450:	subs	x19, x0, x19
    2454:	ccmp	x0, #0x0, #0x4, ne  // ne = any
    2458:	b.ne	2390 <td_ta_map_lwp2thr@@GLIBC_2.17+0x268>  // b.any
    245c:	mov	w0, #0xf                   	// #15
    2460:	b	22ac <td_ta_map_lwp2thr@@GLIBC_2.17+0x184>
    2464:	add	x1, x27, #0x18
    2468:	mov	x0, x27
    246c:	mov	w2, #0x0                   	// #0
    2470:	bl	4d88 <td_thr_tls_get_addr@@GLIBC_2.17+0xb0>
    2474:	cbnz	w0, 22ac <td_ta_map_lwp2thr@@GLIBC_2.17+0x184>
    2478:	ldr	w0, [x27, #24]
    247c:	b	2350 <td_ta_map_lwp2thr@@GLIBC_2.17+0x228>
    2480:	ldr	x2, [x29, #120]
    2484:	mov	x1, x24
    2488:	add	x0, x29, #0xa8
    248c:	stp	x27, xzr, [x29, #168]
    2490:	blr	x2
    2494:	cmp	w0, #0x0
    2498:	mov	w1, #0xf                   	// #15
    249c:	csel	w0, wzr, w1, eq  // eq = none
    24a0:	b	22ac <td_ta_map_lwp2thr@@GLIBC_2.17+0x184>
    24a4:	mov	w0, #0x1                   	// #1
    24a8:	b	22ac <td_ta_map_lwp2thr@@GLIBC_2.17+0x184>
    24ac:	bl	1880 <__stack_chk_fail@plt>

00000000000024b0 <td_ta_thr_iter@@GLIBC_2.17>:
    24b0:	stp	x29, x30, [sp, #-64]!
    24b4:	adrp	x5, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    24b8:	mov	x29, sp
    24bc:	ldr	w5, [x5, #736]
    24c0:	stp	x19, x20, [sp, #16]
    24c4:	mov	x19, x0
    24c8:	mov	x20, x1
    24cc:	stp	x21, x22, [sp, #32]
    24d0:	mov	x21, x2
    24d4:	mov	w22, w3
    24d8:	str	x23, [sp, #48]
    24dc:	mov	w23, w4
    24e0:	cbnz	w5, 25b8 <td_ta_thr_iter@@GLIBC_2.17+0x108>
    24e4:	adrp	x1, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    24e8:	add	x0, x1, #0x98
    24ec:	ldr	x5, [x1, #152]
    24f0:	cmp	x5, x0
    24f4:	b.ne	2508 <td_ta_thr_iter@@GLIBC_2.17+0x58>  // b.any
    24f8:	b	25a0 <td_ta_thr_iter@@GLIBC_2.17+0xf0>
    24fc:	ldr	x5, [x5]
    2500:	cmp	x5, x0
    2504:	b.eq	25a0 <td_ta_thr_iter@@GLIBC_2.17+0xf0>  // b.none
    2508:	cmp	x19, x5
    250c:	b.ne	24fc <td_ta_thr_iter@@GLIBC_2.17+0x4c>  // b.any
    2510:	ldr	x5, [x19, #256]
    2514:	cbz	x5, 256c <td_ta_thr_iter@@GLIBC_2.17+0xbc>
    2518:	mov	w4, w23
    251c:	mov	w3, w22
    2520:	mov	x2, x21
    2524:	mov	x1, x20
    2528:	mov	x0, x19
    252c:	mov	w6, #0x1                   	// #1
    2530:	bl	2270 <td_ta_map_lwp2thr@@GLIBC_2.17+0x148>
    2534:	cbnz	w0, 258c <td_ta_thr_iter@@GLIBC_2.17+0xdc>
    2538:	ldr	x5, [x19, #248]
    253c:	cbz	x5, 25d8 <td_ta_thr_iter@@GLIBC_2.17+0x128>
    2540:	mov	w4, w23
    2544:	mov	w3, w22
    2548:	mov	x2, x21
    254c:	mov	x1, x20
    2550:	mov	x0, x19
    2554:	mov	w6, #0x0                   	// #0
    2558:	ldp	x19, x20, [sp, #16]
    255c:	ldp	x21, x22, [sp, #32]
    2560:	ldr	x23, [sp, #48]
    2564:	ldp	x29, x30, [sp], #64
    2568:	b	2270 <td_ta_map_lwp2thr@@GLIBC_2.17+0x148>
    256c:	ldr	x0, [x19, #16]
    2570:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    2574:	add	x3, x19, #0x100
    2578:	add	x1, x1, #0x3d0
    257c:	mov	w2, #0x16                  	// #22
    2580:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    2584:	cbz	w0, 25d0 <td_ta_thr_iter@@GLIBC_2.17+0x120>
    2588:	mov	w0, #0x1                   	// #1
    258c:	ldp	x19, x20, [sp, #16]
    2590:	ldp	x21, x22, [sp, #32]
    2594:	ldr	x23, [sp, #48]
    2598:	ldp	x29, x30, [sp], #64
    259c:	ret
    25a0:	mov	w0, #0x8                   	// #8
    25a4:	ldp	x19, x20, [sp, #16]
    25a8:	ldp	x21, x22, [sp, #32]
    25ac:	ldr	x23, [sp, #48]
    25b0:	ldp	x29, x30, [sp], #64
    25b4:	ret
    25b8:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    25bc:	mov	x2, #0xf                   	// #15
    25c0:	add	x1, x1, #0x450
    25c4:	mov	w0, #0x2                   	// #2
    25c8:	bl	18a0 <write@plt>
    25cc:	b	24e4 <td_ta_thr_iter@@GLIBC_2.17+0x34>
    25d0:	ldr	x5, [x19, #256]
    25d4:	b	2518 <td_ta_thr_iter@@GLIBC_2.17+0x68>
    25d8:	ldr	x0, [x19, #16]
    25dc:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    25e0:	add	x3, x19, #0xf8
    25e4:	add	x1, x1, #0x3d0
    25e8:	mov	w2, #0x15                  	// #21
    25ec:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    25f0:	cbnz	w0, 2588 <td_ta_thr_iter@@GLIBC_2.17+0xd8>
    25f4:	ldr	x5, [x19, #248]
    25f8:	b	2540 <td_ta_thr_iter@@GLIBC_2.17+0x90>
    25fc:	nop

0000000000002600 <td_ta_tsd_iter@@GLIBC_2.17>:
    2600:	stp	x29, x30, [sp, #-144]!
    2604:	adrp	x3, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    2608:	mov	x29, sp
    260c:	stp	x21, x22, [sp, #32]
    2610:	adrp	x21, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    2614:	ldr	w3, [x3, #736]
    2618:	ldr	x4, [x21, #4048]
    261c:	stp	x19, x20, [sp, #16]
    2620:	mov	x19, x0
    2624:	ldr	x0, [x4]
    2628:	str	x0, [x29, #136]
    262c:	mov	x0, #0x0                   	// #0
    2630:	stp	x23, x24, [sp, #48]
    2634:	mov	x23, x2
    2638:	stp	x25, x26, [sp, #64]
    263c:	stp	x27, x28, [sp, #80]
    2640:	str	x1, [x29, #104]
    2644:	cbnz	w3, 27b4 <td_ta_tsd_iter@@GLIBC_2.17+0x1b4>
    2648:	adrp	x1, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    264c:	add	x0, x1, #0x98
    2650:	ldr	x3, [x1, #152]
    2654:	cmp	x3, x0
    2658:	b.ne	266c <td_ta_tsd_iter@@GLIBC_2.17+0x6c>  // b.any
    265c:	b	27ac <td_ta_tsd_iter@@GLIBC_2.17+0x1ac>
    2660:	ldr	x3, [x3]
    2664:	cmp	x3, x0
    2668:	b.eq	27ac <td_ta_tsd_iter@@GLIBC_2.17+0x1ac>  // b.none
    266c:	cmp	x19, x3
    2670:	b.ne	2660 <td_ta_tsd_iter@@GLIBC_2.17+0x60>  // b.any
    2674:	add	x4, x29, #0x70
    2678:	add	x1, x19, #0x178
    267c:	mov	x0, x19
    2680:	mov	x3, #0x1                   	// #1
    2684:	mov	w2, #0x22                  	// #34
    2688:	str	xzr, [x29, #112]
    268c:	bl	4e48 <td_thr_tls_get_addr@@GLIBC_2.17+0x170>
    2690:	cbnz	w0, 2778 <td_ta_tsd_iter@@GLIBC_2.17+0x178>
    2694:	ldr	x0, [x29, #112]
    2698:	ldr	w24, [x19, #380]
    269c:	cmp	x0, #0x0
    26a0:	add	x20, x0, #0x7
    26a4:	csel	x20, x20, x0, lt  // lt = tstop
    26a8:	ldr	x1, [x19, #368]
    26ac:	asr	x20, x20, #3
    26b0:	ldr	x0, [x19, #16]
    26b4:	mul	x24, x24, x20
    26b8:	add	x2, x24, #0xf
    26bc:	and	x2, x2, #0xfffffffffffffff0
    26c0:	sub	sp, sp, x2
    26c4:	mov	x28, sp
    26c8:	cbz	x1, 27d4 <td_ta_tsd_iter@@GLIBC_2.17+0x1d4>
    26cc:	mov	x3, x24
    26d0:	mov	x2, x28
    26d4:	str	x1, [x29, #112]
    26d8:	bl	18e0 <ps_pdread@plt>
    26dc:	cbnz	w0, 27cc <td_ta_tsd_iter@@GLIBC_2.17+0x1cc>
    26e0:	ldr	w0, [x19, #380]
    26e4:	cbz	w0, 27f8 <td_ta_tsd_iter@@GLIBC_2.17+0x1f8>
    26e8:	add	x25, x19, #0x188
    26ec:	add	x24, x29, #0x78
    26f0:	add	x27, x29, #0x80
    26f4:	add	x26, x19, #0x194
    26f8:	mov	w22, #0x0                   	// #0
    26fc:	b	2714 <td_ta_tsd_iter@@GLIBC_2.17+0x114>
    2700:	ldr	w0, [x19, #380]
    2704:	add	w22, w22, #0x1
    2708:	add	x28, x28, x20
    270c:	cmp	w0, w22
    2710:	b.ls	27f8 <td_ta_tsd_iter@@GLIBC_2.17+0x1f8>  // b.plast
    2714:	mov	x5, x24
    2718:	mov	x4, x28
    271c:	mov	x1, x25
    2720:	mov	x0, x19
    2724:	mov	x3, #0x0                   	// #0
    2728:	mov	w2, #0x24                  	// #36
    272c:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    2730:	cbnz	w0, 2778 <td_ta_tsd_iter@@GLIBC_2.17+0x178>
    2734:	ldr	x0, [x29, #120]
    2738:	tbz	w0, #0, 2700 <td_ta_tsd_iter@@GLIBC_2.17+0x100>
    273c:	mov	x5, x27
    2740:	mov	x4, x28
    2744:	mov	x1, x26
    2748:	mov	x0, x19
    274c:	mov	x3, #0x0                   	// #0
    2750:	mov	w2, #0x25                  	// #37
    2754:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    2758:	cbnz	w0, 2778 <td_ta_tsd_iter@@GLIBC_2.17+0x178>
    275c:	ldr	x3, [x29, #104]
    2760:	mov	x2, x23
    2764:	ldr	x1, [x29, #128]
    2768:	mov	w0, w22
    276c:	blr	x3
    2770:	cbz	w0, 2700 <td_ta_tsd_iter@@GLIBC_2.17+0x100>
    2774:	mov	w0, #0xf                   	// #15
    2778:	ldr	x21, [x21, #4048]
    277c:	ldr	x2, [x29, #136]
    2780:	ldr	x1, [x21]
    2784:	eor	x1, x2, x1
    2788:	cbnz	x1, 2800 <td_ta_tsd_iter@@GLIBC_2.17+0x200>
    278c:	mov	sp, x29
    2790:	ldp	x19, x20, [sp, #16]
    2794:	ldp	x21, x22, [sp, #32]
    2798:	ldp	x23, x24, [sp, #48]
    279c:	ldp	x25, x26, [sp, #64]
    27a0:	ldp	x27, x28, [sp, #80]
    27a4:	ldp	x29, x30, [sp], #144
    27a8:	ret
    27ac:	mov	w0, #0x8                   	// #8
    27b0:	b	2778 <td_ta_tsd_iter@@GLIBC_2.17+0x178>
    27b4:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    27b8:	mov	x2, #0xf                   	// #15
    27bc:	add	x1, x1, #0x460
    27c0:	mov	w0, #0x2                   	// #2
    27c4:	bl	18a0 <write@plt>
    27c8:	b	2648 <td_ta_tsd_iter@@GLIBC_2.17+0x48>
    27cc:	mov	w0, #0x1                   	// #1
    27d0:	b	2778 <td_ta_tsd_iter@@GLIBC_2.17+0x178>
    27d4:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    27d8:	add	x3, x19, #0x170
    27dc:	add	x1, x1, #0x3d0
    27e0:	mov	w2, #0x21                  	// #33
    27e4:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    27e8:	cbnz	w0, 27cc <td_ta_tsd_iter@@GLIBC_2.17+0x1cc>
    27ec:	ldr	x0, [x19, #16]
    27f0:	ldr	x1, [x19, #368]
    27f4:	b	26cc <td_ta_tsd_iter@@GLIBC_2.17+0xcc>
    27f8:	mov	w0, #0x0                   	// #0
    27fc:	b	2778 <td_ta_tsd_iter@@GLIBC_2.17+0x178>
    2800:	bl	1880 <__stack_chk_fail@plt>
    2804:	nop

0000000000002808 <td_thr_get_info@@GLIBC_2.17>:
    2808:	stp	x29, x30, [sp, #-144]!
    280c:	adrp	x3, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    2810:	mov	x29, sp
    2814:	stp	x21, x22, [sp, #32]
    2818:	adrp	x21, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    281c:	mov	x22, x1
    2820:	ldr	x2, [x21, #4048]
    2824:	stp	x19, x20, [sp, #16]
    2828:	mov	x19, x0
    282c:	ldr	w0, [x3, #736]
    2830:	ldr	x1, [x2]
    2834:	str	x1, [x29, #136]
    2838:	mov	x1, #0x0                   	// #0
    283c:	stp	x23, x24, [sp, #48]
    2840:	str	x25, [sp, #64]
    2844:	cbnz	w0, 2ac0 <td_thr_get_info@@GLIBC_2.17+0x2b8>
    2848:	ldp	x6, x23, [x19]
    284c:	cbz	x23, 2adc <td_thr_get_info@@GLIBC_2.17+0x2d4>
    2850:	ldr	w3, [x6, #24]
    2854:	cbnz	w3, 2878 <td_thr_get_info@@GLIBC_2.17+0x70>
    2858:	add	x1, x6, #0x18
    285c:	mov	x0, x6
    2860:	mov	w2, #0x0                   	// #0
    2864:	bl	4d88 <td_thr_tls_get_addr@@GLIBC_2.17+0xb0>
    2868:	mov	w20, w0
    286c:	cbnz	w0, 2a8c <td_thr_get_info@@GLIBC_2.17+0x284>
    2870:	ldp	x6, x23, [x19]
    2874:	ldr	w3, [x6, #24]
    2878:	mov	w3, w3
    287c:	mov	x1, x23
    2880:	add	x2, x3, #0xf
    2884:	ldr	x0, [x6, #16]
    2888:	and	x2, x2, #0x1fffffff0
    288c:	sub	sp, sp, x2
    2890:	mov	x23, sp
    2894:	mov	x2, x23
    2898:	bl	18e0 <ps_pdread@plt>
    289c:	cbnz	w0, 2a88 <td_thr_get_info@@GLIBC_2.17+0x280>
    28a0:	ldp	x0, x5, [x19]
    28a4:	add	x4, x29, #0x50
    28a8:	mov	x3, #0x0                   	// #0
    28ac:	mov	w2, #0x8                   	// #8
    28b0:	str	x5, [x29, #80]
    28b4:	add	x1, x0, #0x70
    28b8:	bl	4e48 <td_thr_tls_get_addr@@GLIBC_2.17+0x170>
    28bc:	mov	w20, w0
    28c0:	cbnz	w0, 2a8c <td_thr_get_info@@GLIBC_2.17+0x284>
    28c4:	ldr	x0, [x19]
    28c8:	add	x5, x29, #0x58
    28cc:	mov	x4, x23
    28d0:	mov	x3, #0x0                   	// #0
    28d4:	add	x1, x0, #0x58
    28d8:	mov	w2, #0x6                   	// #6
    28dc:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    28e0:	mov	w20, w0
    28e4:	cbnz	w0, 2a8c <td_thr_get_info@@GLIBC_2.17+0x284>
    28e8:	ldr	x0, [x19]
    28ec:	add	x5, x29, #0x60
    28f0:	mov	x4, x23
    28f4:	mov	x3, #0x0                   	// #0
    28f8:	add	x1, x0, #0x64
    28fc:	mov	w2, #0x7                   	// #7
    2900:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    2904:	mov	w20, w0
    2908:	cbnz	w0, 2a8c <td_thr_get_info@@GLIBC_2.17+0x284>
    290c:	ldr	x0, [x19]
    2910:	add	x5, x29, #0x70
    2914:	mov	x4, x23
    2918:	mov	x3, #0x0                   	// #0
    291c:	add	x1, x0, #0x34
    2920:	mov	w2, #0x3                   	// #3
    2924:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    2928:	mov	w20, w0
    292c:	cbnz	w0, 2a8c <td_thr_get_info@@GLIBC_2.17+0x284>
    2930:	ldr	x0, [x19]
    2934:	add	x5, x29, #0x68
    2938:	mov	x4, x23
    293c:	mov	x3, #0x0                   	// #0
    2940:	add	x1, x0, #0x4c
    2944:	mov	w2, #0x5                   	// #5
    2948:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    294c:	mov	w20, w0
    2950:	cbnz	w0, 2a8c <td_thr_get_info@@GLIBC_2.17+0x284>
    2954:	ldr	x0, [x19]
    2958:	add	x5, x29, #0x78
    295c:	mov	x4, x23
    2960:	mov	x3, #0x0                   	// #0
    2964:	add	x1, x0, #0x28
    2968:	mov	w2, #0x2                   	// #2
    296c:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    2970:	mov	w20, w0
    2974:	cbnz	w20, 2a8c <td_thr_get_info@@GLIBC_2.17+0x284>
    2978:	mov	x2, #0x180                 	// #384
    297c:	mov	w1, #0x0                   	// #0
    2980:	mov	x0, x22
    2984:	bl	1860 <memset@plt>
    2988:	ldr	x3, [x29, #88]
    298c:	mov	w4, #0x0                   	// #0
    2990:	ldr	w0, [x29, #96]
    2994:	mov	w1, #0x1                   	// #1
    2998:	cmp	x3, #0x0
    299c:	ldr	x2, [x29, #104]
    29a0:	csel	w0, w0, w4, ne  // ne = any
    29a4:	ldr	x4, [x19, #8]
    29a8:	str	w1, [x22, #76]
    29ac:	ldr	x3, [x29, #80]
    29b0:	stp	x4, x3, [x22, #16]
    29b4:	str	w0, [x22, #100]
    29b8:	tbnz	w2, #4, 2b14 <td_thr_get_info@@GLIBC_2.17+0x30c>
    29bc:	mov	w0, #0x4                   	// #4
    29c0:	str	w0, [x22, #68]
    29c4:	ldr	x1, [x29, #112]
    29c8:	ldr	x2, [x19]
    29cc:	str	x2, [x22]
    29d0:	mov	w0, w1
    29d4:	cbz	x1, 2b34 <td_thr_get_info@@GLIBC_2.17+0x32c>
    29d8:	ldr	x1, [x29, #120]
    29dc:	str	w0, [x22, #104]
    29e0:	cmp	x1, #0x0
    29e4:	cset	w0, ne  // ne = any
    29e8:	strb	w0, [x22, #240]
    29ec:	cbz	x23, 2a8c <td_thr_get_info@@GLIBC_2.17+0x284>
    29f0:	ldr	x0, [x19]
    29f4:	add	x5, x22, #0x20
    29f8:	mov	x4, x23
    29fc:	mov	x3, #0x0                   	// #0
    2a00:	add	x1, x0, #0x40
    2a04:	mov	w2, #0x4                   	// #4
    2a08:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    2a0c:	mov	w24, w0
    2a10:	cbnz	w0, 2b40 <td_thr_get_info@@GLIBC_2.17+0x338>
    2a14:	ldr	x0, [x19]
    2a18:	add	x25, x29, #0x80
    2a1c:	mov	x5, x25
    2a20:	mov	x4, x23
    2a24:	add	x1, x0, #0x94
    2a28:	mov	x3, #0x0                   	// #0
    2a2c:	mov	w2, #0xb                   	// #11
    2a30:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    2a34:	cbnz	w0, 2b48 <td_thr_get_info@@GLIBC_2.17+0x340>
    2a38:	ldr	x0, [x29, #128]
    2a3c:	str	w0, [x22, #376]
    2a40:	ldr	x0, [x19]
    2a44:	mov	x5, x25
    2a48:	mov	x4, x23
    2a4c:	mov	x3, #0x1                   	// #1
    2a50:	add	x1, x0, #0x94
    2a54:	mov	w2, #0xb                   	// #11
    2a58:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    2a5c:	cbnz	w0, 2b78 <td_thr_get_info@@GLIBC_2.17+0x370>
    2a60:	ldr	x0, [x29, #128]
    2a64:	str	w0, [x22, #380]
    2a68:	b	2a8c <td_thr_get_info@@GLIBC_2.17+0x284>
    2a6c:	ldr	x0, [x6, #16]
    2a70:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    2a74:	add	x3, x6, #0x158
    2a78:	add	x1, x1, #0x3d0
    2a7c:	mov	w2, #0x1f                  	// #31
    2a80:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    2a84:	cbz	w0, 2b28 <td_thr_get_info@@GLIBC_2.17+0x320>
    2a88:	mov	w20, #0x1                   	// #1
    2a8c:	ldr	x21, [x21, #4048]
    2a90:	ldr	x1, [x29, #136]
    2a94:	ldr	x0, [x21]
    2a98:	eor	x0, x1, x0
    2a9c:	cbnz	x0, 2b88 <td_thr_get_info@@GLIBC_2.17+0x380>
    2aa0:	mov	sp, x29
    2aa4:	mov	w0, w20
    2aa8:	ldp	x19, x20, [sp, #16]
    2aac:	ldp	x21, x22, [sp, #32]
    2ab0:	ldp	x23, x24, [sp, #48]
    2ab4:	ldr	x25, [sp, #64]
    2ab8:	ldp	x29, x30, [sp], #144
    2abc:	ret
    2ac0:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    2ac4:	mov	x2, #0x10                  	// #16
    2ac8:	add	x1, x1, #0x470
    2acc:	mov	w0, #0x2                   	// #2
    2ad0:	bl	18a0 <write@plt>
    2ad4:	ldp	x6, x23, [x19]
    2ad8:	cbnz	x23, 2850 <td_thr_get_info@@GLIBC_2.17+0x48>
    2adc:	ldr	x4, [x6, #344]
    2ae0:	stp	xzr, xzr, [x29, #80]
    2ae4:	stp	xzr, xzr, [x29, #96]
    2ae8:	str	xzr, [x29, #112]
    2aec:	cbz	x4, 2a6c <td_thr_get_info@@GLIBC_2.17+0x264>
    2af0:	add	x5, x29, #0x78
    2af4:	add	x1, x6, #0x160
    2af8:	mov	x0, x6
    2afc:	mov	x3, #0x0                   	// #0
    2b00:	mov	w2, #0x20                  	// #32
    2b04:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    2b08:	mov	w20, w0
    2b0c:	cbz	w20, 2978 <td_thr_get_info@@GLIBC_2.17+0x170>
    2b10:	b	2a8c <td_thr_get_info@@GLIBC_2.17+0x284>
    2b14:	tst	x2, #0x20
    2b18:	mov	w0, #0x5                   	// #5
    2b1c:	csel	w1, w0, w1, eq  // eq = none
    2b20:	str	w1, [x22, #68]
    2b24:	b	29c4 <td_thr_get_info@@GLIBC_2.17+0x1bc>
    2b28:	ldr	x6, [x19]
    2b2c:	ldr	x4, [x6, #344]
    2b30:	b	2af0 <td_thr_get_info@@GLIBC_2.17+0x2e8>
    2b34:	ldr	x0, [x2, #16]
    2b38:	bl	1830 <ps_getpid@plt>
    2b3c:	b	29d8 <td_thr_get_info@@GLIBC_2.17+0x1d0>
    2b40:	mov	w20, w0
    2b44:	b	2a8c <td_thr_get_info@@GLIBC_2.17+0x284>
    2b48:	mov	w20, w0
    2b4c:	mov	x0, #0x0                   	// #0
    2b50:	cmp	w20, #0x10
    2b54:	b.ne	2a8c <td_thr_get_info@@GLIBC_2.17+0x284>  // b.any
    2b58:	add	x0, x0, #0x5e
    2b5c:	mov	w2, #0x2                   	// #2
    2b60:	sub	w2, w2, w24
    2b64:	mov	w1, #0x0                   	// #0
    2b68:	add	x0, x22, x0, lsl #2
    2b6c:	lsl	x2, x2, #2
    2b70:	bl	1860 <memset@plt>
    2b74:	b	2a8c <td_thr_get_info@@GLIBC_2.17+0x284>
    2b78:	mov	w20, w0
    2b7c:	mov	w24, #0x1                   	// #1
    2b80:	mov	x0, #0x1                   	// #1
    2b84:	b	2b50 <td_thr_get_info@@GLIBC_2.17+0x348>
    2b88:	bl	1880 <__stack_chk_fail@plt>
    2b8c:	nop

0000000000002b90 <td_thr_getfpregs@@GLIBC_2.17>:
    2b90:	stp	x29, x30, [sp, #-80]!
    2b94:	adrp	x2, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    2b98:	mov	x29, sp
    2b9c:	stp	x21, x22, [sp, #32]
    2ba0:	adrp	x21, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    2ba4:	ldr	w3, [x2, #736]
    2ba8:	ldr	x4, [x21, #4048]
    2bac:	stp	x19, x20, [sp, #16]
    2bb0:	mov	x19, x0
    2bb4:	ldr	x0, [x4]
    2bb8:	str	x0, [sp, #72]
    2bbc:	mov	x0, #0x0                   	// #0
    2bc0:	mov	x22, x1
    2bc4:	cbnz	w3, 2c6c <td_thr_getfpregs@@GLIBC_2.17+0xdc>
    2bc8:	ldp	x0, x4, [x19]
    2bcc:	cbz	x4, 2c88 <td_thr_getfpregs@@GLIBC_2.17+0xf8>
    2bd0:	add	x5, sp, #0x38
    2bd4:	add	x1, x0, #0x4c
    2bd8:	mov	x3, #0x0                   	// #0
    2bdc:	mov	w2, #0x5                   	// #5
    2be0:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    2be4:	mov	w20, w0
    2be8:	cbnz	w0, 2c04 <td_thr_getfpregs@@GLIBC_2.17+0x74>
    2bec:	ldr	x0, [sp, #56]
    2bf0:	tbz	w0, #5, 2c2c <td_thr_getfpregs@@GLIBC_2.17+0x9c>
    2bf4:	mov	x0, x22
    2bf8:	mov	x2, #0x210                 	// #528
    2bfc:	mov	w1, #0x0                   	// #0
    2c00:	bl	1860 <memset@plt>
    2c04:	ldr	x21, [x21, #4048]
    2c08:	ldr	x1, [sp, #72]
    2c0c:	ldr	x0, [x21]
    2c10:	eor	x0, x1, x0
    2c14:	cbnz	x0, 2cb0 <td_thr_getfpregs@@GLIBC_2.17+0x120>
    2c18:	mov	w0, w20
    2c1c:	ldp	x19, x20, [sp, #16]
    2c20:	ldp	x21, x22, [sp, #32]
    2c24:	ldp	x29, x30, [sp], #80
    2c28:	ret
    2c2c:	ldp	x0, x4, [x19]
    2c30:	add	x5, sp, #0x40
    2c34:	mov	x3, #0x0                   	// #0
    2c38:	mov	w2, #0x3                   	// #3
    2c3c:	add	x1, x0, #0x34
    2c40:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    2c44:	mov	w20, w0
    2c48:	cbnz	w0, 2c04 <td_thr_getfpregs@@GLIBC_2.17+0x74>
    2c4c:	ldr	x0, [x19]
    2c50:	mov	x2, x22
    2c54:	ldr	w1, [sp, #64]
    2c58:	ldr	x0, [x0, #16]
    2c5c:	bl	1840 <ps_lgetfpregs@plt>
    2c60:	cmp	w0, #0x0
    2c64:	cset	w20, ne  // ne = any
    2c68:	b	2c04 <td_thr_getfpregs@@GLIBC_2.17+0x74>
    2c6c:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    2c70:	mov	x2, #0x11                  	// #17
    2c74:	add	x1, x1, #0x488
    2c78:	mov	w0, #0x2                   	// #2
    2c7c:	bl	18a0 <write@plt>
    2c80:	ldp	x0, x4, [x19]
    2c84:	cbnz	x4, 2bd0 <td_thr_getfpregs@@GLIBC_2.17+0x40>
    2c88:	ldr	x19, [x0, #16]
    2c8c:	mov	x0, x19
    2c90:	bl	1830 <ps_getpid@plt>
    2c94:	mov	x2, x22
    2c98:	mov	w1, w0
    2c9c:	mov	x0, x19
    2ca0:	bl	1840 <ps_lgetfpregs@plt>
    2ca4:	cmp	w0, #0x0
    2ca8:	cset	w20, ne  // ne = any
    2cac:	b	2c04 <td_thr_getfpregs@@GLIBC_2.17+0x74>
    2cb0:	bl	1880 <__stack_chk_fail@plt>
    2cb4:	nop

0000000000002cb8 <td_thr_getgregs@@GLIBC_2.17>:
    2cb8:	stp	x29, x30, [sp, #-80]!
    2cbc:	adrp	x2, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    2cc0:	mov	x29, sp
    2cc4:	stp	x19, x20, [sp, #16]
    2cc8:	adrp	x20, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    2ccc:	mov	x19, x0
    2cd0:	ldr	x3, [x20, #4048]
    2cd4:	str	x21, [sp, #32]
    2cd8:	ldr	w0, [x2, #736]
    2cdc:	mov	x21, x1
    2ce0:	ldr	x1, [x3]
    2ce4:	str	x1, [sp, #72]
    2ce8:	mov	x1, #0x0                   	// #0
    2cec:	cbnz	w0, 2d7c <td_thr_getgregs@@GLIBC_2.17+0xc4>
    2cf0:	ldp	x0, x4, [x19]
    2cf4:	cbz	x4, 2d98 <td_thr_getgregs@@GLIBC_2.17+0xe0>
    2cf8:	add	x5, sp, #0x38
    2cfc:	add	x1, x0, #0x4c
    2d00:	mov	x3, #0x0                   	// #0
    2d04:	mov	w2, #0x5                   	// #5
    2d08:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    2d0c:	cbnz	w0, 2d1c <td_thr_getgregs@@GLIBC_2.17+0x64>
    2d10:	ldr	x1, [sp, #56]
    2d14:	tbz	w1, #5, 2d40 <td_thr_getgregs@@GLIBC_2.17+0x88>
    2d18:	str	xzr, [x21]
    2d1c:	ldr	x20, [x20, #4048]
    2d20:	ldr	x2, [sp, #72]
    2d24:	ldr	x1, [x20]
    2d28:	eor	x1, x2, x1
    2d2c:	cbnz	x1, 2dc0 <td_thr_getgregs@@GLIBC_2.17+0x108>
    2d30:	ldp	x19, x20, [sp, #16]
    2d34:	ldr	x21, [sp, #32]
    2d38:	ldp	x29, x30, [sp], #80
    2d3c:	ret
    2d40:	ldp	x0, x4, [x19]
    2d44:	add	x5, sp, #0x40
    2d48:	mov	x3, #0x0                   	// #0
    2d4c:	mov	w2, #0x3                   	// #3
    2d50:	add	x1, x0, #0x34
    2d54:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    2d58:	cbnz	w0, 2d1c <td_thr_getgregs@@GLIBC_2.17+0x64>
    2d5c:	ldr	x0, [x19]
    2d60:	mov	x2, x21
    2d64:	ldr	w1, [sp, #64]
    2d68:	ldr	x0, [x0, #16]
    2d6c:	bl	18b0 <ps_lgetregs@plt>
    2d70:	cmp	w0, #0x0
    2d74:	cset	w0, ne  // ne = any
    2d78:	b	2d1c <td_thr_getgregs@@GLIBC_2.17+0x64>
    2d7c:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    2d80:	mov	x2, #0x10                  	// #16
    2d84:	add	x1, x1, #0x4a0
    2d88:	mov	w0, #0x2                   	// #2
    2d8c:	bl	18a0 <write@plt>
    2d90:	ldp	x0, x4, [x19]
    2d94:	cbnz	x4, 2cf8 <td_thr_getgregs@@GLIBC_2.17+0x40>
    2d98:	ldr	x19, [x0, #16]
    2d9c:	mov	x0, x19
    2da0:	bl	1830 <ps_getpid@plt>
    2da4:	mov	x2, x21
    2da8:	mov	w1, w0
    2dac:	mov	x0, x19
    2db0:	bl	18b0 <ps_lgetregs@plt>
    2db4:	cmp	w0, #0x0
    2db8:	cset	w0, ne  // ne = any
    2dbc:	b	2d1c <td_thr_getgregs@@GLIBC_2.17+0x64>
    2dc0:	bl	1880 <__stack_chk_fail@plt>
    2dc4:	nop

0000000000002dc8 <td_thr_getxregs@@GLIBC_2.17>:
    2dc8:	adrp	x0, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    2dcc:	ldr	w0, [x0, #736]
    2dd0:	cbnz	w0, 2ddc <td_thr_getxregs@@GLIBC_2.17+0x14>
    2dd4:	mov	w0, #0x14                  	// #20
    2dd8:	ret
    2ddc:	stp	x29, x30, [sp, #-16]!
    2de0:	mov	x2, #0x10                  	// #16
    2de4:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    2de8:	mov	x29, sp
    2dec:	add	x1, x1, #0x4b8
    2df0:	mov	w0, #0x2                   	// #2
    2df4:	bl	18a0 <write@plt>
    2df8:	mov	w0, #0x14                  	// #20
    2dfc:	ldp	x29, x30, [sp], #16
    2e00:	ret
    2e04:	nop

0000000000002e08 <td_thr_getxregsize@@GLIBC_2.17>:
    2e08:	adrp	x0, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    2e0c:	ldr	w0, [x0, #736]
    2e10:	cbnz	w0, 2e1c <td_thr_getxregsize@@GLIBC_2.17+0x14>
    2e14:	mov	w0, #0x14                  	// #20
    2e18:	ret
    2e1c:	stp	x29, x30, [sp, #-16]!
    2e20:	mov	x2, #0x13                  	// #19
    2e24:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    2e28:	mov	x29, sp
    2e2c:	add	x1, x1, #0x4d0
    2e30:	mov	w0, #0x2                   	// #2
    2e34:	bl	18a0 <write@plt>
    2e38:	mov	w0, #0x14                  	// #20
    2e3c:	ldp	x29, x30, [sp], #16
    2e40:	ret
    2e44:	nop

0000000000002e48 <td_thr_setfpregs@@GLIBC_2.17>:
    2e48:	stp	x29, x30, [sp, #-80]!
    2e4c:	adrp	x2, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    2e50:	mov	x29, sp
    2e54:	stp	x19, x20, [sp, #16]
    2e58:	adrp	x20, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    2e5c:	mov	x19, x0
    2e60:	ldr	x3, [x20, #4048]
    2e64:	str	x21, [sp, #32]
    2e68:	ldr	w0, [x2, #736]
    2e6c:	mov	x21, x1
    2e70:	ldr	x1, [x3]
    2e74:	str	x1, [sp, #72]
    2e78:	mov	x1, #0x0                   	// #0
    2e7c:	cbnz	w0, 2ecc <td_thr_setfpregs@@GLIBC_2.17+0x84>
    2e80:	ldp	x0, x4, [x19]
    2e84:	cbz	x4, 2ee8 <td_thr_setfpregs@@GLIBC_2.17+0xa0>
    2e88:	add	x5, sp, #0x38
    2e8c:	add	x1, x0, #0x4c
    2e90:	mov	x3, #0x0                   	// #0
    2e94:	mov	w2, #0x5                   	// #5
    2e98:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    2e9c:	cbnz	w0, 2ea8 <td_thr_setfpregs@@GLIBC_2.17+0x60>
    2ea0:	ldr	x1, [sp, #56]
    2ea4:	tbz	w1, #5, 2f10 <td_thr_setfpregs@@GLIBC_2.17+0xc8>
    2ea8:	ldr	x20, [x20, #4048]
    2eac:	ldr	x2, [sp, #72]
    2eb0:	ldr	x1, [x20]
    2eb4:	eor	x1, x2, x1
    2eb8:	cbnz	x1, 2f4c <td_thr_setfpregs@@GLIBC_2.17+0x104>
    2ebc:	ldp	x19, x20, [sp, #16]
    2ec0:	ldr	x21, [sp, #32]
    2ec4:	ldp	x29, x30, [sp], #80
    2ec8:	ret
    2ecc:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    2ed0:	mov	x2, #0x11                  	// #17
    2ed4:	add	x1, x1, #0x4e8
    2ed8:	mov	w0, #0x2                   	// #2
    2edc:	bl	18a0 <write@plt>
    2ee0:	ldp	x0, x4, [x19]
    2ee4:	cbnz	x4, 2e88 <td_thr_setfpregs@@GLIBC_2.17+0x40>
    2ee8:	ldr	x19, [x0, #16]
    2eec:	mov	x0, x19
    2ef0:	bl	1830 <ps_getpid@plt>
    2ef4:	mov	x2, x21
    2ef8:	mov	w1, w0
    2efc:	mov	x0, x19
    2f00:	bl	1850 <ps_lsetfpregs@plt>
    2f04:	cmp	w0, #0x0
    2f08:	cset	w0, ne  // ne = any
    2f0c:	b	2ea8 <td_thr_setfpregs@@GLIBC_2.17+0x60>
    2f10:	ldp	x0, x4, [x19]
    2f14:	add	x5, sp, #0x40
    2f18:	mov	x3, #0x0                   	// #0
    2f1c:	mov	w2, #0x3                   	// #3
    2f20:	add	x1, x0, #0x34
    2f24:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    2f28:	cbnz	w0, 2ea8 <td_thr_setfpregs@@GLIBC_2.17+0x60>
    2f2c:	ldr	x0, [x19]
    2f30:	mov	x2, x21
    2f34:	ldr	w1, [sp, #64]
    2f38:	ldr	x0, [x0, #16]
    2f3c:	bl	1850 <ps_lsetfpregs@plt>
    2f40:	cmp	w0, #0x0
    2f44:	cset	w0, ne  // ne = any
    2f48:	b	2ea8 <td_thr_setfpregs@@GLIBC_2.17+0x60>
    2f4c:	bl	1880 <__stack_chk_fail@plt>

0000000000002f50 <td_thr_setgregs@@GLIBC_2.17>:
    2f50:	stp	x29, x30, [sp, #-80]!
    2f54:	adrp	x2, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    2f58:	mov	x29, sp
    2f5c:	stp	x19, x20, [sp, #16]
    2f60:	adrp	x20, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    2f64:	mov	x19, x0
    2f68:	ldr	x3, [x20, #4048]
    2f6c:	str	x21, [sp, #32]
    2f70:	ldr	w0, [x2, #736]
    2f74:	mov	x21, x1
    2f78:	ldr	x1, [x3]
    2f7c:	str	x1, [sp, #72]
    2f80:	mov	x1, #0x0                   	// #0
    2f84:	cbnz	w0, 2fd4 <td_thr_setgregs@@GLIBC_2.17+0x84>
    2f88:	ldp	x0, x4, [x19]
    2f8c:	cbz	x4, 2ff0 <td_thr_setgregs@@GLIBC_2.17+0xa0>
    2f90:	add	x5, sp, #0x38
    2f94:	add	x1, x0, #0x4c
    2f98:	mov	x3, #0x0                   	// #0
    2f9c:	mov	w2, #0x5                   	// #5
    2fa0:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    2fa4:	cbnz	w0, 2fb0 <td_thr_setgregs@@GLIBC_2.17+0x60>
    2fa8:	ldr	x1, [sp, #56]
    2fac:	tbz	w1, #5, 3018 <td_thr_setgregs@@GLIBC_2.17+0xc8>
    2fb0:	ldr	x20, [x20, #4048]
    2fb4:	ldr	x2, [sp, #72]
    2fb8:	ldr	x1, [x20]
    2fbc:	eor	x1, x2, x1
    2fc0:	cbnz	x1, 3054 <td_thr_setgregs@@GLIBC_2.17+0x104>
    2fc4:	ldp	x19, x20, [sp, #16]
    2fc8:	ldr	x21, [sp, #32]
    2fcc:	ldp	x29, x30, [sp], #80
    2fd0:	ret
    2fd4:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    2fd8:	mov	x2, #0x10                  	// #16
    2fdc:	add	x1, x1, #0x500
    2fe0:	mov	w0, #0x2                   	// #2
    2fe4:	bl	18a0 <write@plt>
    2fe8:	ldp	x0, x4, [x19]
    2fec:	cbnz	x4, 2f90 <td_thr_setgregs@@GLIBC_2.17+0x40>
    2ff0:	ldr	x19, [x0, #16]
    2ff4:	mov	x0, x19
    2ff8:	bl	1830 <ps_getpid@plt>
    2ffc:	mov	x2, x21
    3000:	mov	w1, w0
    3004:	mov	x0, x19
    3008:	bl	1810 <ps_lsetregs@plt>
    300c:	cmp	w0, #0x0
    3010:	cset	w0, ne  // ne = any
    3014:	b	2fb0 <td_thr_setgregs@@GLIBC_2.17+0x60>
    3018:	ldp	x0, x4, [x19]
    301c:	add	x5, sp, #0x40
    3020:	mov	x3, #0x0                   	// #0
    3024:	mov	w2, #0x3                   	// #3
    3028:	add	x1, x0, #0x34
    302c:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    3030:	cbnz	w0, 2fb0 <td_thr_setgregs@@GLIBC_2.17+0x60>
    3034:	ldr	x0, [x19]
    3038:	mov	x2, x21
    303c:	ldr	w1, [sp, #64]
    3040:	ldr	x0, [x0, #16]
    3044:	bl	1810 <ps_lsetregs@plt>
    3048:	cmp	w0, #0x0
    304c:	cset	w0, ne  // ne = any
    3050:	b	2fb0 <td_thr_setgregs@@GLIBC_2.17+0x60>
    3054:	bl	1880 <__stack_chk_fail@plt>

0000000000003058 <td_thr_setprio@@GLIBC_2.17>:
    3058:	adrp	x0, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    305c:	ldr	w0, [x0, #736]
    3060:	cbnz	w0, 306c <td_thr_setprio@@GLIBC_2.17+0x14>
    3064:	mov	w0, #0x0                   	// #0
    3068:	ret
    306c:	stp	x29, x30, [sp, #-16]!
    3070:	mov	x2, #0xf                   	// #15
    3074:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    3078:	mov	x29, sp
    307c:	add	x1, x1, #0x518
    3080:	mov	w0, #0x2                   	// #2
    3084:	bl	18a0 <write@plt>
    3088:	mov	w0, #0x0                   	// #0
    308c:	ldp	x29, x30, [sp], #16
    3090:	ret
    3094:	nop

0000000000003098 <td_thr_setsigpending@@GLIBC_2.17>:
    3098:	adrp	x0, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    309c:	ldr	w0, [x0, #736]
    30a0:	cbnz	w0, 30ac <td_thr_setsigpending@@GLIBC_2.17+0x14>
    30a4:	mov	w0, #0x0                   	// #0
    30a8:	ret
    30ac:	stp	x29, x30, [sp, #-16]!
    30b0:	mov	x2, #0x15                  	// #21
    30b4:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    30b8:	mov	x29, sp
    30bc:	add	x1, x1, #0x528
    30c0:	mov	w0, #0x2                   	// #2
    30c4:	bl	18a0 <write@plt>
    30c8:	mov	w0, #0x0                   	// #0
    30cc:	ldp	x29, x30, [sp], #16
    30d0:	ret
    30d4:	nop

00000000000030d8 <td_thr_setxregs@@GLIBC_2.17>:
    30d8:	adrp	x0, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    30dc:	ldr	w0, [x0, #736]
    30e0:	cbnz	w0, 30ec <td_thr_setxregs@@GLIBC_2.17+0x14>
    30e4:	mov	w0, #0x14                  	// #20
    30e8:	ret
    30ec:	stp	x29, x30, [sp, #-16]!
    30f0:	mov	x2, #0x10                  	// #16
    30f4:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    30f8:	mov	x29, sp
    30fc:	add	x1, x1, #0x540
    3100:	mov	w0, #0x2                   	// #2
    3104:	bl	18a0 <write@plt>
    3108:	mov	w0, #0x14                  	// #20
    310c:	ldp	x29, x30, [sp], #16
    3110:	ret
    3114:	nop

0000000000003118 <td_thr_sigsetmask@@GLIBC_2.17>:
    3118:	adrp	x0, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    311c:	ldr	w0, [x0, #736]
    3120:	cbnz	w0, 312c <td_thr_sigsetmask@@GLIBC_2.17+0x14>
    3124:	mov	w0, #0x0                   	// #0
    3128:	ret
    312c:	stp	x29, x30, [sp, #-16]!
    3130:	mov	x2, #0x12                  	// #18
    3134:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    3138:	mov	x29, sp
    313c:	add	x1, x1, #0x558
    3140:	mov	w0, #0x2                   	// #2
    3144:	bl	18a0 <write@plt>
    3148:	mov	w0, #0x0                   	// #0
    314c:	ldp	x29, x30, [sp], #16
    3150:	ret
    3154:	nop

0000000000003158 <td_thr_tsd@@GLIBC_2.17>:
    3158:	stp	x29, x30, [sp, #-128]!
    315c:	adrp	x3, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    3160:	mov	x29, sp
    3164:	stp	x19, x20, [sp, #16]
    3168:	adrp	x19, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    316c:	ldr	w3, [x3, #736]
    3170:	ldr	x4, [x19, #4048]
    3174:	stp	x21, x22, [sp, #32]
    3178:	mov	x21, x0
    317c:	ldr	x0, [x4]
    3180:	str	x0, [x29, #120]
    3184:	mov	x0, #0x0                   	// #0
    3188:	stp	x23, x24, [sp, #48]
    318c:	mov	w22, w1
    3190:	str	x25, [sp, #64]
    3194:	mov	x20, x2
    3198:	cbnz	w3, 3230 <td_thr_tsd@@GLIBC_2.17+0xd8>
    319c:	ldr	x6, [x21]
    31a0:	ldr	x4, [x6, #368]
    31a4:	cbz	x4, 3250 <td_thr_tsd@@GLIBC_2.17+0xf8>
    31a8:	add	x5, x29, #0x50
    31ac:	mov	w3, w22
    31b0:	add	x1, x6, #0x178
    31b4:	mov	x0, x6
    31b8:	mov	w2, #0x22                  	// #34
    31bc:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    31c0:	cmp	w0, #0x10
    31c4:	b.eq	32a0 <td_thr_tsd@@GLIBC_2.17+0x148>  // b.none
    31c8:	cbnz	w0, 3200 <td_thr_tsd@@GLIBC_2.17+0xa8>
    31cc:	ldr	x1, [x29, #80]
    31d0:	mov	w0, #0x9                   	// #9
    31d4:	tbz	w1, #0, 3200 <td_thr_tsd@@GLIBC_2.17+0xa8>
    31d8:	ldr	x0, [x21]
    31dc:	add	x23, x29, #0x60
    31e0:	mov	x4, x23
    31e4:	mov	x3, #0x1                   	// #1
    31e8:	add	x1, x0, #0x1c0
    31ec:	mov	w2, #0x2a                  	// #42
    31f0:	str	xzr, [x29, #96]
    31f4:	bl	4e48 <td_thr_tls_get_addr@@GLIBC_2.17+0x170>
    31f8:	cbz	w0, 32a8 <td_thr_tsd@@GLIBC_2.17+0x150>
    31fc:	nop
    3200:	ldr	x19, [x19, #4048]
    3204:	ldr	x2, [x29, #120]
    3208:	ldr	x1, [x19]
    320c:	eor	x1, x2, x1
    3210:	cbnz	x1, 33c4 <td_thr_tsd@@GLIBC_2.17+0x26c>
    3214:	mov	sp, x29
    3218:	ldp	x19, x20, [sp, #16]
    321c:	ldp	x21, x22, [sp, #32]
    3220:	ldp	x23, x24, [sp, #48]
    3224:	ldr	x25, [sp, #64]
    3228:	ldp	x29, x30, [sp], #128
    322c:	ret
    3230:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    3234:	mov	x2, #0xb                   	// #11
    3238:	add	x1, x1, #0x570
    323c:	mov	w0, #0x2                   	// #2
    3240:	bl	18a0 <write@plt>
    3244:	ldr	x6, [x21]
    3248:	ldr	x4, [x6, #368]
    324c:	cbnz	x4, 31a8 <td_thr_tsd@@GLIBC_2.17+0x50>
    3250:	ldr	x0, [x6, #16]
    3254:	add	x3, x6, #0x170
    3258:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    325c:	mov	w2, #0x21                  	// #33
    3260:	add	x1, x1, #0x3d0
    3264:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    3268:	mov	w1, w0
    326c:	mov	w0, #0x1                   	// #1
    3270:	cbnz	w1, 3200 <td_thr_tsd@@GLIBC_2.17+0xa8>
    3274:	ldr	x6, [x21]
    3278:	add	x5, x29, #0x50
    327c:	mov	w3, w22
    3280:	mov	w2, #0x22                  	// #34
    3284:	add	x1, x6, #0x178
    3288:	mov	x0, x6
    328c:	ldr	x4, [x6, #368]
    3290:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    3294:	cmp	w0, #0x10
    3298:	b.ne	31c8 <td_thr_tsd@@GLIBC_2.17+0x70>  // b.any
    329c:	nop
    32a0:	mov	w0, #0x9                   	// #9
    32a4:	b	3200 <td_thr_tsd@@GLIBC_2.17+0xa8>
    32a8:	ldp	x0, x4, [x21]
    32ac:	add	x5, x29, #0x58
    32b0:	mov	w2, #0x8                   	// #8
    32b4:	ldr	w24, [x0, #452]
    32b8:	add	x1, x0, #0x70
    32bc:	udiv	w3, w22, w24
    32c0:	mov	x25, x3
    32c4:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    32c8:	cmp	w0, #0x10
    32cc:	b.eq	33bc <td_thr_tsd@@GLIBC_2.17+0x264>  // b.none
    32d0:	cbnz	w0, 3200 <td_thr_tsd@@GLIBC_2.17+0xa8>
    32d4:	ldr	x1, [x29, #88]
    32d8:	cbz	x1, 3388 <td_thr_tsd@@GLIBC_2.17+0x230>
    32dc:	msub	w3, w25, w24, w22
    32e0:	mov	x4, x23
    32e4:	ldr	x0, [x21]
    32e8:	mov	w2, #0x2a                  	// #42
    32ec:	str	x1, [x29, #96]
    32f0:	add	x1, x0, #0x1c0
    32f4:	bl	4e48 <td_thr_tls_get_addr@@GLIBC_2.17+0x170>
    32f8:	cmp	w0, #0x10
    32fc:	b.eq	33bc <td_thr_tsd@@GLIBC_2.17+0x264>  // b.none
    3300:	cbnz	w0, 3200 <td_thr_tsd@@GLIBC_2.17+0xa8>
    3304:	ldr	x0, [x21]
    3308:	ldr	w3, [x0, #416]
    330c:	cbnz	w3, 3328 <td_thr_tsd@@GLIBC_2.17+0x1d0>
    3310:	add	x1, x0, #0x1a0
    3314:	mov	w2, #0x26                  	// #38
    3318:	bl	4d88 <td_thr_tls_get_addr@@GLIBC_2.17+0xb0>
    331c:	cbnz	w0, 3200 <td_thr_tsd@@GLIBC_2.17+0xa8>
    3320:	ldr	x0, [x21]
    3324:	ldr	w3, [x0, #416]
    3328:	mov	w3, w3
    332c:	add	x2, x3, #0xf
    3330:	ldr	x0, [x0, #16]
    3334:	and	x2, x2, #0x1fffffff0
    3338:	ldr	x1, [x29, #96]
    333c:	sub	sp, sp, x2
    3340:	mov	x22, sp
    3344:	mov	x2, x22
    3348:	bl	18e0 <ps_pdread@plt>
    334c:	mov	w1, w0
    3350:	mov	w0, #0x1                   	// #1
    3354:	cbnz	w1, 3200 <td_thr_tsd@@GLIBC_2.17+0xa8>
    3358:	ldr	x0, [x21]
    335c:	add	x5, x29, #0x68
    3360:	mov	x4, x22
    3364:	mov	x3, #0x0                   	// #0
    3368:	add	x1, x0, #0x1a4
    336c:	mov	w2, #0x27                  	// #39
    3370:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    3374:	cbnz	w0, 3200 <td_thr_tsd@@GLIBC_2.17+0xa8>
    3378:	ldr	x0, [x29, #80]
    337c:	ldr	x1, [x29, #104]
    3380:	cmp	x1, x0
    3384:	b.eq	3390 <td_thr_tsd@@GLIBC_2.17+0x238>  // b.none
    3388:	mov	w0, #0x11                  	// #17
    338c:	b	3200 <td_thr_tsd@@GLIBC_2.17+0xa8>
    3390:	ldr	x0, [x21]
    3394:	mov	x4, x22
    3398:	add	x5, x29, #0x70
    339c:	mov	x3, #0x0                   	// #0
    33a0:	add	x1, x0, #0x1b0
    33a4:	mov	w2, #0x28                  	// #40
    33a8:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    33ac:	cbnz	w0, 3200 <td_thr_tsd@@GLIBC_2.17+0xa8>
    33b0:	ldr	x1, [x29, #112]
    33b4:	str	x1, [x20]
    33b8:	b	3200 <td_thr_tsd@@GLIBC_2.17+0xa8>
    33bc:	mov	w0, #0xf                   	// #15
    33c0:	b	3200 <td_thr_tsd@@GLIBC_2.17+0xa8>
    33c4:	bl	1880 <__stack_chk_fail@plt>
    33c8:	stp	x29, x30, [sp, #-112]!
    33cc:	mov	x4, x2
    33d0:	mov	x29, sp
    33d4:	stp	x21, x22, [sp, #32]
    33d8:	adrp	x22, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    33dc:	ldr	x5, [x22, #4048]
    33e0:	stp	x23, x24, [sp, #48]
    33e4:	mov	x24, x0
    33e8:	ldr	x0, [x0]
    33ec:	add	x23, sp, #0x58
    33f0:	stp	x19, x20, [sp, #16]
    33f4:	mov	x19, x2
    33f8:	ldr	x2, [x5]
    33fc:	str	x2, [sp, #104]
    3400:	mov	x2, #0x0                   	// #0
    3404:	mov	x20, x1
    3408:	mov	x5, x23
    340c:	add	x1, x0, #0xb0
    3410:	mov	w2, #0xe                   	// #14
    3414:	str	x25, [sp, #64]
    3418:	mov	x25, x3
    341c:	mov	x3, #0x0                   	// #0
    3420:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    3424:	mov	w21, w0
    3428:	cbnz	w0, 349c <td_thr_tsd@@GLIBC_2.17+0x344>
    342c:	ldr	x0, [sp, #88]
    3430:	cbz	x0, 34cc <td_thr_tsd@@GLIBC_2.17+0x374>
    3434:	ldr	x0, [x24]
    3438:	add	x4, sp, #0x60
    343c:	mov	x3, #0x0                   	// #0
    3440:	mov	w2, #0x1                   	// #1
    3444:	add	x1, x0, #0x1c
    3448:	str	xzr, [sp, #96]
    344c:	bl	4e48 <td_thr_tls_get_addr@@GLIBC_2.17+0x170>
    3450:	mov	w21, w0
    3454:	cbz	w0, 348c <td_thr_tsd@@GLIBC_2.17+0x334>
    3458:	b	349c <td_thr_tsd@@GLIBC_2.17+0x344>
    345c:	ldr	x3, [sp, #96]
    3460:	ldr	x1, [x20]
    3464:	sub	x3, x4, x3
    3468:	cmp	x1, x3
    346c:	b.eq	349c <td_thr_tsd@@GLIBC_2.17+0x344>  // b.none
    3470:	ldr	x0, [x24]
    3474:	mov	x5, x23
    3478:	mov	x3, #0x0                   	// #0
    347c:	mov	w2, #0xe                   	// #14
    3480:	add	x1, x0, #0xb0
    3484:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    3488:	cbnz	w0, 34dc <td_thr_tsd@@GLIBC_2.17+0x384>
    348c:	ldr	x4, [sp, #88]
    3490:	cmp	x19, x4
    3494:	b.ne	345c <td_thr_tsd@@GLIBC_2.17+0x304>  // b.any
    3498:	mov	w21, #0x2                   	// #2
    349c:	ldr	x22, [x22, #4048]
    34a0:	ldr	x1, [sp, #104]
    34a4:	ldr	x0, [x22]
    34a8:	eor	x0, x1, x0
    34ac:	cbnz	x0, 34e4 <td_thr_tsd@@GLIBC_2.17+0x38c>
    34b0:	mov	w0, w21
    34b4:	ldp	x19, x20, [sp, #16]
    34b8:	ldp	x21, x22, [sp, #32]
    34bc:	ldp	x23, x24, [sp, #48]
    34c0:	ldr	x25, [sp, #64]
    34c4:	ldp	x29, x30, [sp], #112
    34c8:	ret
    34cc:	mov	w0, #0x1                   	// #1
    34d0:	mov	w21, #0x2                   	// #2
    34d4:	strb	w0, [x25]
    34d8:	b	349c <td_thr_tsd@@GLIBC_2.17+0x344>
    34dc:	mov	w21, w0
    34e0:	b	349c <td_thr_tsd@@GLIBC_2.17+0x344>
    34e4:	bl	1880 <__stack_chk_fail@plt>

00000000000034e8 <td_thr_validate@@GLIBC_2.17>:
    34e8:	stp	x29, x30, [sp, #-64]!
    34ec:	adrp	x2, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    34f0:	mov	x29, sp
    34f4:	stp	x19, x20, [sp, #16]
    34f8:	adrp	x20, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    34fc:	mov	x19, x0
    3500:	ldr	x1, [x20, #4048]
    3504:	ldr	w0, [x2, #736]
    3508:	ldr	x2, [x1]
    350c:	str	x2, [sp, #56]
    3510:	mov	x2, #0x0                   	// #0
    3514:	cbnz	w0, 35b0 <td_thr_validate@@GLIBC_2.17+0xc8>
    3518:	ldr	x3, [x19]
    351c:	strb	wzr, [sp, #55]
    3520:	ldr	x2, [x3, #256]
    3524:	cbz	x2, 35d4 <td_thr_validate@@GLIBC_2.17+0xec>
    3528:	stp	x21, x22, [sp, #32]
    352c:	add	x21, x19, #0x8
    3530:	add	x22, sp, #0x37
    3534:	mov	x1, x21
    3538:	mov	x3, x22
    353c:	mov	x0, x19
    3540:	bl	33c8 <td_thr_tsd@@GLIBC_2.17+0x270>
    3544:	cmp	w0, #0x2
    3548:	b.eq	3570 <td_thr_validate@@GLIBC_2.17+0x88>  // b.none
    354c:	ldp	x21, x22, [sp, #32]
    3550:	ldr	x20, [x20, #4048]
    3554:	ldr	x2, [sp, #56]
    3558:	ldr	x1, [x20]
    355c:	eor	x1, x2, x1
    3560:	cbnz	x1, 3634 <td_thr_validate@@GLIBC_2.17+0x14c>
    3564:	ldp	x19, x20, [sp, #16]
    3568:	ldp	x29, x30, [sp], #64
    356c:	ret
    3570:	ldr	x3, [x19]
    3574:	ldr	x2, [x3, #248]
    3578:	cbz	x2, 360c <td_thr_validate@@GLIBC_2.17+0x124>
    357c:	mov	x3, x22
    3580:	mov	x1, x21
    3584:	mov	x0, x19
    3588:	bl	33c8 <td_thr_tsd@@GLIBC_2.17+0x270>
    358c:	cmp	w0, #0x2
    3590:	b.ne	354c <td_thr_validate@@GLIBC_2.17+0x64>  // b.any
    3594:	ldrb	w1, [sp, #55]
    3598:	cbz	w1, 354c <td_thr_validate@@GLIBC_2.17+0x64>
    359c:	ldr	x1, [x19, #8]
    35a0:	ldp	x21, x22, [sp, #32]
    35a4:	cmp	x1, #0x0
    35a8:	csel	w0, w0, wzr, ne  // ne = any
    35ac:	b	3550 <td_thr_validate@@GLIBC_2.17+0x68>
    35b0:	mov	x2, #0x10                  	// #16
    35b4:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    35b8:	mov	w0, #0x2                   	// #2
    35bc:	add	x1, x1, #0x580
    35c0:	bl	18a0 <write@plt>
    35c4:	strb	wzr, [sp, #55]
    35c8:	ldr	x3, [x19]
    35cc:	ldr	x2, [x3, #256]
    35d0:	cbnz	x2, 3528 <td_thr_validate@@GLIBC_2.17+0x40>
    35d4:	ldr	x0, [x3, #16]
    35d8:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    35dc:	add	x3, x3, #0x100
    35e0:	add	x1, x1, #0x3d0
    35e4:	mov	w2, #0x16                  	// #22
    35e8:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    35ec:	cbnz	w0, 3604 <td_thr_validate@@GLIBC_2.17+0x11c>
    35f0:	ldr	x0, [x19]
    35f4:	stp	x21, x22, [sp, #32]
    35f8:	ldr	x2, [x0, #256]
    35fc:	b	352c <td_thr_validate@@GLIBC_2.17+0x44>
    3600:	ldp	x21, x22, [sp, #32]
    3604:	mov	w0, #0x1                   	// #1
    3608:	b	3550 <td_thr_validate@@GLIBC_2.17+0x68>
    360c:	ldr	x0, [x3, #16]
    3610:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    3614:	add	x3, x3, #0xf8
    3618:	add	x1, x1, #0x3d0
    361c:	mov	w2, #0x15                  	// #21
    3620:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    3624:	cbnz	w0, 3600 <td_thr_validate@@GLIBC_2.17+0x118>
    3628:	ldr	x0, [x19]
    362c:	ldr	x2, [x0, #248]
    3630:	b	357c <td_thr_validate@@GLIBC_2.17+0x94>
    3634:	stp	x21, x22, [sp, #32]
    3638:	bl	1880 <__stack_chk_fail@plt>
    363c:	nop

0000000000003640 <td_thr_dbsuspend@@GLIBC_2.17>:
    3640:	adrp	x0, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    3644:	ldr	w0, [x0, #736]
    3648:	cbnz	w0, 3654 <td_thr_dbsuspend@@GLIBC_2.17+0x14>
    364c:	mov	w0, #0xe                   	// #14
    3650:	ret
    3654:	stp	x29, x30, [sp, #-16]!
    3658:	mov	x2, #0x11                  	// #17
    365c:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    3660:	mov	x29, sp
    3664:	add	x1, x1, #0x598
    3668:	mov	w0, #0x2                   	// #2
    366c:	bl	18a0 <write@plt>
    3670:	mov	w0, #0xe                   	// #14
    3674:	ldp	x29, x30, [sp], #16
    3678:	ret
    367c:	nop

0000000000003680 <td_thr_dbresume@@GLIBC_2.17>:
    3680:	adrp	x0, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    3684:	ldr	w0, [x0, #736]
    3688:	cbnz	w0, 3694 <td_thr_dbresume@@GLIBC_2.17+0x14>
    368c:	mov	w0, #0xe                   	// #14
    3690:	ret
    3694:	stp	x29, x30, [sp, #-16]!
    3698:	mov	x2, #0x10                  	// #16
    369c:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    36a0:	mov	x29, sp
    36a4:	add	x1, x1, #0x5b0
    36a8:	mov	w0, #0x2                   	// #2
    36ac:	bl	18a0 <write@plt>
    36b0:	mov	w0, #0xe                   	// #14
    36b4:	ldp	x29, x30, [sp], #16
    36b8:	ret
    36bc:	nop

00000000000036c0 <td_ta_setconcurrency@@GLIBC_2.17>:
    36c0:	stp	x29, x30, [sp, #-32]!
    36c4:	adrp	x1, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    36c8:	mov	x29, sp
    36cc:	str	x19, [sp, #16]
    36d0:	mov	x19, x0
    36d4:	ldr	w0, [x1, #736]
    36d8:	cbnz	w0, 3728 <td_ta_setconcurrency@@GLIBC_2.17+0x68>
    36dc:	adrp	x0, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    36e0:	add	x2, x0, #0x98
    36e4:	ldr	x1, [x0, #152]
    36e8:	cmp	x1, x2
    36ec:	b.ne	3700 <td_ta_setconcurrency@@GLIBC_2.17+0x40>  // b.any
    36f0:	b	3718 <td_ta_setconcurrency@@GLIBC_2.17+0x58>
    36f4:	ldr	x1, [x1]
    36f8:	cmp	x1, x2
    36fc:	b.eq	3718 <td_ta_setconcurrency@@GLIBC_2.17+0x58>  // b.none
    3700:	cmp	x19, x1
    3704:	b.ne	36f4 <td_ta_setconcurrency@@GLIBC_2.17+0x34>  // b.any
    3708:	mov	w0, #0xe                   	// #14
    370c:	ldr	x19, [sp, #16]
    3710:	ldp	x29, x30, [sp], #32
    3714:	ret
    3718:	mov	w0, #0x8                   	// #8
    371c:	ldr	x19, [sp, #16]
    3720:	ldp	x29, x30, [sp], #32
    3724:	ret
    3728:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    372c:	mov	x2, #0x15                  	// #21
    3730:	add	x1, x1, #0x5c8
    3734:	mov	w0, #0x2                   	// #2
    3738:	bl	18a0 <write@plt>
    373c:	b	36dc <td_ta_setconcurrency@@GLIBC_2.17+0x1c>

0000000000003740 <td_ta_enable_stats@@GLIBC_2.17>:
    3740:	stp	x29, x30, [sp, #-32]!
    3744:	adrp	x1, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    3748:	mov	x29, sp
    374c:	str	x19, [sp, #16]
    3750:	mov	x19, x0
    3754:	ldr	w0, [x1, #736]
    3758:	cbnz	w0, 37a8 <td_ta_enable_stats@@GLIBC_2.17+0x68>
    375c:	adrp	x0, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    3760:	add	x2, x0, #0x98
    3764:	ldr	x1, [x0, #152]
    3768:	cmp	x1, x2
    376c:	b.ne	3780 <td_ta_enable_stats@@GLIBC_2.17+0x40>  // b.any
    3770:	b	3798 <td_ta_enable_stats@@GLIBC_2.17+0x58>
    3774:	ldr	x1, [x1]
    3778:	cmp	x1, x2
    377c:	b.eq	3798 <td_ta_enable_stats@@GLIBC_2.17+0x58>  // b.none
    3780:	cmp	x19, x1
    3784:	b.ne	3774 <td_ta_enable_stats@@GLIBC_2.17+0x34>  // b.any
    3788:	mov	w0, #0x0                   	// #0
    378c:	ldr	x19, [sp, #16]
    3790:	ldp	x29, x30, [sp], #32
    3794:	ret
    3798:	mov	w0, #0x8                   	// #8
    379c:	ldr	x19, [sp, #16]
    37a0:	ldp	x29, x30, [sp], #32
    37a4:	ret
    37a8:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    37ac:	mov	x2, #0x13                  	// #19
    37b0:	add	x1, x1, #0x5e0
    37b4:	mov	w0, #0x2                   	// #2
    37b8:	bl	18a0 <write@plt>
    37bc:	b	375c <td_ta_enable_stats@@GLIBC_2.17+0x1c>

00000000000037c0 <td_ta_reset_stats@@GLIBC_2.17>:
    37c0:	stp	x29, x30, [sp, #-32]!
    37c4:	adrp	x1, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    37c8:	mov	x29, sp
    37cc:	str	x19, [sp, #16]
    37d0:	mov	x19, x0
    37d4:	ldr	w0, [x1, #736]
    37d8:	cbnz	w0, 3828 <td_ta_reset_stats@@GLIBC_2.17+0x68>
    37dc:	adrp	x0, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    37e0:	add	x2, x0, #0x98
    37e4:	ldr	x1, [x0, #152]
    37e8:	cmp	x1, x2
    37ec:	b.ne	3800 <td_ta_reset_stats@@GLIBC_2.17+0x40>  // b.any
    37f0:	b	3818 <td_ta_reset_stats@@GLIBC_2.17+0x58>
    37f4:	ldr	x1, [x1]
    37f8:	cmp	x1, x2
    37fc:	b.eq	3818 <td_ta_reset_stats@@GLIBC_2.17+0x58>  // b.none
    3800:	cmp	x19, x1
    3804:	b.ne	37f4 <td_ta_reset_stats@@GLIBC_2.17+0x34>  // b.any
    3808:	mov	w0, #0x0                   	// #0
    380c:	ldr	x19, [sp, #16]
    3810:	ldp	x29, x30, [sp], #32
    3814:	ret
    3818:	mov	w0, #0x8                   	// #8
    381c:	ldr	x19, [sp, #16]
    3820:	ldp	x29, x30, [sp], #32
    3824:	ret
    3828:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    382c:	mov	x2, #0x12                  	// #18
    3830:	add	x1, x1, #0x5f8
    3834:	mov	w0, #0x2                   	// #2
    3838:	bl	18a0 <write@plt>
    383c:	b	37dc <td_ta_reset_stats@@GLIBC_2.17+0x1c>

0000000000003840 <td_ta_get_stats@@GLIBC_2.17>:
    3840:	stp	x29, x30, [sp, #-32]!
    3844:	adrp	x1, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    3848:	mov	x29, sp
    384c:	str	x19, [sp, #16]
    3850:	mov	x19, x0
    3854:	ldr	w0, [x1, #736]
    3858:	cbnz	w0, 38a8 <td_ta_get_stats@@GLIBC_2.17+0x68>
    385c:	adrp	x0, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    3860:	add	x2, x0, #0x98
    3864:	ldr	x1, [x0, #152]
    3868:	cmp	x1, x2
    386c:	b.ne	3880 <td_ta_get_stats@@GLIBC_2.17+0x40>  // b.any
    3870:	b	3898 <td_ta_get_stats@@GLIBC_2.17+0x58>
    3874:	ldr	x1, [x1]
    3878:	cmp	x1, x2
    387c:	b.eq	3898 <td_ta_get_stats@@GLIBC_2.17+0x58>  // b.none
    3880:	cmp	x19, x1
    3884:	b.ne	3874 <td_ta_get_stats@@GLIBC_2.17+0x34>  // b.any
    3888:	mov	w0, #0x0                   	// #0
    388c:	ldr	x19, [sp, #16]
    3890:	ldp	x29, x30, [sp], #32
    3894:	ret
    3898:	mov	w0, #0x8                   	// #8
    389c:	ldr	x19, [sp, #16]
    38a0:	ldp	x29, x30, [sp], #32
    38a4:	ret
    38a8:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    38ac:	mov	x2, #0x10                  	// #16
    38b0:	add	x1, x1, #0x610
    38b4:	mov	w0, #0x2                   	// #2
    38b8:	bl	18a0 <write@plt>
    38bc:	b	385c <td_ta_get_stats@@GLIBC_2.17+0x1c>

00000000000038c0 <td_ta_event_addr@@GLIBC_2.17>:
    38c0:	stp	x29, x30, [sp, #-48]!
    38c4:	adrp	x3, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    38c8:	mov	x29, sp
    38cc:	ldr	w3, [x3, #736]
    38d0:	stp	x19, x20, [sp, #16]
    38d4:	mov	x19, x0
    38d8:	mov	w20, w1
    38dc:	str	x21, [sp, #32]
    38e0:	mov	x21, x2
    38e4:	cbnz	w3, 3970 <td_ta_event_addr@@GLIBC_2.17+0xb0>
    38e8:	adrp	x1, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    38ec:	add	x0, x1, #0x98
    38f0:	ldr	x3, [x1, #152]
    38f4:	cmp	x3, x0
    38f8:	b.ne	390c <td_ta_event_addr@@GLIBC_2.17+0x4c>  // b.any
    38fc:	b	3948 <td_ta_event_addr@@GLIBC_2.17+0x88>
    3900:	ldr	x3, [x3]
    3904:	cmp	x3, x0
    3908:	b.eq	3948 <td_ta_event_addr@@GLIBC_2.17+0x88>  // b.none
    390c:	cmp	x19, x3
    3910:	b.ne	3900 <td_ta_event_addr@@GLIBC_2.17+0x40>  // b.any
    3914:	cmp	w20, #0x8
    3918:	b.eq	3988 <td_ta_event_addr@@GLIBC_2.17+0xc8>  // b.none
    391c:	cmp	w20, #0x9
    3920:	b.ne	395c <td_ta_event_addr@@GLIBC_2.17+0x9c>  // b.any
    3924:	ldr	x1, [x19, #280]
    3928:	cbz	x1, 39b4 <td_ta_event_addr@@GLIBC_2.17+0xf4>
    392c:	str	wzr, [x21]
    3930:	mov	w0, #0x0                   	// #0
    3934:	str	x1, [x21, #8]
    3938:	ldp	x19, x20, [sp, #16]
    393c:	ldr	x21, [sp, #32]
    3940:	ldp	x29, x30, [sp], #48
    3944:	ret
    3948:	mov	w0, #0x8                   	// #8
    394c:	ldp	x19, x20, [sp, #16]
    3950:	ldr	x21, [sp, #32]
    3954:	ldp	x29, x30, [sp], #48
    3958:	ret
    395c:	mov	w0, #0xd                   	// #13
    3960:	ldp	x19, x20, [sp, #16]
    3964:	ldr	x21, [sp, #32]
    3968:	ldp	x29, x30, [sp], #48
    396c:	ret
    3970:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    3974:	mov	x2, #0x11                  	// #17
    3978:	add	x1, x1, #0x628
    397c:	mov	w0, #0x2                   	// #2
    3980:	bl	18a0 <write@plt>
    3984:	b	38e8 <td_ta_event_addr@@GLIBC_2.17+0x28>
    3988:	ldr	x1, [x19, #272]
    398c:	cbnz	x1, 392c <td_ta_event_addr@@GLIBC_2.17+0x6c>
    3990:	ldr	x0, [x19, #16]
    3994:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    3998:	add	x3, x19, #0x110
    399c:	add	x1, x1, #0x3d0
    39a0:	mov	w2, #0x18                  	// #24
    39a4:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    39a8:	cbnz	w0, 39d8 <td_ta_event_addr@@GLIBC_2.17+0x118>
    39ac:	ldr	x1, [x19, #272]
    39b0:	b	392c <td_ta_event_addr@@GLIBC_2.17+0x6c>
    39b4:	ldr	x0, [x19, #16]
    39b8:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    39bc:	add	x3, x19, #0x118
    39c0:	add	x1, x1, #0x3d0
    39c4:	mov	w2, #0x19                  	// #25
    39c8:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    39cc:	cbnz	w0, 39d8 <td_ta_event_addr@@GLIBC_2.17+0x118>
    39d0:	ldr	x1, [x19, #280]
    39d4:	b	392c <td_ta_event_addr@@GLIBC_2.17+0x6c>
    39d8:	mov	w0, #0x1                   	// #1
    39dc:	b	394c <td_ta_event_addr@@GLIBC_2.17+0x8c>

00000000000039e0 <td_thr_event_enable@@GLIBC_2.17>:
    39e0:	stp	x29, x30, [sp, #-32]!
    39e4:	adrp	x2, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    39e8:	mov	x29, sp
    39ec:	stp	x19, x20, [sp, #16]
    39f0:	mov	x19, x0
    39f4:	ldr	w0, [x2, #736]
    39f8:	mov	w20, w1
    39fc:	cbnz	w0, 3a68 <td_thr_event_enable@@GLIBC_2.17+0x88>
    3a00:	ldp	x6, x4, [x19]
    3a04:	cbz	x4, 3a2c <td_thr_event_enable@@GLIBC_2.17+0x4c>
    3a08:	cmp	w20, #0x0
    3a0c:	add	x1, x6, #0x28
    3a10:	cset	x5, ne  // ne = any
    3a14:	mov	x0, x6
    3a18:	mov	x3, #0x0                   	// #0
    3a1c:	mov	w2, #0x2                   	// #2
    3a20:	bl	50d8 <td_thr_tls_get_addr@@GLIBC_2.17+0x400>
    3a24:	cbnz	w0, 3a5c <td_thr_event_enable@@GLIBC_2.17+0x7c>
    3a28:	ldr	x6, [x19]
    3a2c:	ldr	x4, [x6, #344]
    3a30:	cbz	x4, 3a80 <td_thr_event_enable@@GLIBC_2.17+0xa0>
    3a34:	cmp	w20, #0x0
    3a38:	add	x1, x6, #0x160
    3a3c:	ldp	x19, x20, [sp, #16]
    3a40:	cset	x5, ne  // ne = any
    3a44:	ldp	x29, x30, [sp], #32
    3a48:	mov	x0, x6
    3a4c:	mov	x3, #0x0                   	// #0
    3a50:	mov	w2, #0x20                  	// #32
    3a54:	b	50d8 <td_thr_tls_get_addr@@GLIBC_2.17+0x400>
    3a58:	mov	w0, #0x1                   	// #1
    3a5c:	ldp	x19, x20, [sp, #16]
    3a60:	ldp	x29, x30, [sp], #32
    3a64:	ret
    3a68:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    3a6c:	mov	x2, #0x14                  	// #20
    3a70:	add	x1, x1, #0x640
    3a74:	mov	w0, #0x2                   	// #2
    3a78:	bl	18a0 <write@plt>
    3a7c:	b	3a00 <td_thr_event_enable@@GLIBC_2.17+0x20>
    3a80:	ldr	x0, [x6, #16]
    3a84:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    3a88:	add	x3, x6, #0x158
    3a8c:	add	x1, x1, #0x3d0
    3a90:	mov	w2, #0x1f                  	// #31
    3a94:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    3a98:	cbnz	w0, 3a58 <td_thr_event_enable@@GLIBC_2.17+0x78>
    3a9c:	ldr	x6, [x19]
    3aa0:	ldr	x4, [x6, #344]
    3aa4:	b	3a34 <td_thr_event_enable@@GLIBC_2.17+0x54>

0000000000003aa8 <td_thr_set_event@@GLIBC_2.17>:
    3aa8:	stp	x29, x30, [sp, #-96]!
    3aac:	adrp	x3, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    3ab0:	mov	x29, sp
    3ab4:	stp	x21, x22, [sp, #32]
    3ab8:	adrp	x22, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    3abc:	mov	x21, x1
    3ac0:	ldr	x2, [x22, #4048]
    3ac4:	stp	x19, x20, [sp, #16]
    3ac8:	mov	x20, x0
    3acc:	ldr	w0, [x3, #736]
    3ad0:	ldr	x1, [x2]
    3ad4:	str	x1, [x29, #88]
    3ad8:	mov	x1, #0x0                   	// #0
    3adc:	stp	x23, x24, [sp, #48]
    3ae0:	cbnz	w0, 3c0c <td_thr_set_event@@GLIBC_2.17+0x164>
    3ae4:	ldp	x0, x5, [x20]
    3ae8:	add	x4, x29, #0x48
    3aec:	mov	x3, #0x0                   	// #0
    3af0:	mov	w2, #0xa                   	// #10
    3af4:	str	x5, [x29, #72]
    3af8:	add	x1, x0, #0x88
    3afc:	bl	4e48 <td_thr_tls_get_addr@@GLIBC_2.17+0x170>
    3b00:	cbnz	w0, 3bbc <td_thr_set_event@@GLIBC_2.17+0x114>
    3b04:	ldr	x0, [x20]
    3b08:	ldr	w3, [x0, #200]
    3b0c:	cbz	w3, 3be8 <td_thr_set_event@@GLIBC_2.17+0x140>
    3b10:	mov	w3, w3
    3b14:	add	x2, x3, #0xf
    3b18:	ldr	x0, [x0, #16]
    3b1c:	and	x2, x2, #0x1fffffff0
    3b20:	ldr	x1, [x29, #72]
    3b24:	sub	sp, sp, x2
    3b28:	mov	x24, sp
    3b2c:	mov	x2, x24
    3b30:	bl	18e0 <ps_pdread@plt>
    3b34:	cbnz	w0, 3c70 <td_thr_set_event@@GLIBC_2.17+0x1c8>
    3b38:	add	x23, x29, #0x50
    3b3c:	mov	x19, #0x0                   	// #0
    3b40:	ldr	x0, [x20]
    3b44:	mov	x5, x23
    3b48:	mov	x4, x24
    3b4c:	mov	x3, x19
    3b50:	add	x1, x0, #0xcc
    3b54:	mov	w2, #0x11                  	// #17
    3b58:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    3b5c:	cbnz	w0, 3c24 <td_thr_set_event@@GLIBC_2.17+0x17c>
    3b60:	ldr	x0, [x20]
    3b64:	mov	x4, x24
    3b68:	ldr	x1, [x29, #80]
    3b6c:	mov	x3, x19
    3b70:	ldr	w5, [x21, x19, lsl #2]
    3b74:	mov	w2, #0x11                  	// #17
    3b78:	orr	w5, w5, w1
    3b7c:	add	x1, x0, #0xcc
    3b80:	str	x5, [x29, #80]
    3b84:	bl	52e0 <td_thr_tls_get_addr@@GLIBC_2.17+0x608>
    3b88:	cbnz	w0, 3c24 <td_thr_set_event@@GLIBC_2.17+0x17c>
    3b8c:	cmp	x19, #0x1
    3b90:	b.ne	3c04 <td_thr_set_event@@GLIBC_2.17+0x15c>  // b.any
    3b94:	ldr	x0, [x20]
    3b98:	ldr	w3, [x0, #200]
    3b9c:	cbz	w3, 3c50 <td_thr_set_event@@GLIBC_2.17+0x1a8>
    3ba0:	ldr	x0, [x0, #16]
    3ba4:	mov	w3, w3
    3ba8:	ldr	x1, [x29, #72]
    3bac:	mov	x2, x24
    3bb0:	bl	17f0 <ps_pdwrite@plt>
    3bb4:	cmp	w0, #0x0
    3bb8:	cset	w0, ne  // ne = any
    3bbc:	ldr	x22, [x22, #4048]
    3bc0:	ldr	x2, [x29, #88]
    3bc4:	ldr	x1, [x22]
    3bc8:	eor	x1, x2, x1
    3bcc:	cbnz	x1, 3c4c <td_thr_set_event@@GLIBC_2.17+0x1a4>
    3bd0:	mov	sp, x29
    3bd4:	ldp	x19, x20, [sp, #16]
    3bd8:	ldp	x21, x22, [sp, #32]
    3bdc:	ldp	x23, x24, [sp, #48]
    3be0:	ldp	x29, x30, [sp], #96
    3be4:	ret
    3be8:	add	x1, x0, #0xc8
    3bec:	mov	w2, #0x10                  	// #16
    3bf0:	bl	4d88 <td_thr_tls_get_addr@@GLIBC_2.17+0xb0>
    3bf4:	cbnz	w0, 3bbc <td_thr_set_event@@GLIBC_2.17+0x114>
    3bf8:	ldr	x0, [x20]
    3bfc:	ldr	w3, [x0, #200]
    3c00:	b	3b10 <td_thr_set_event@@GLIBC_2.17+0x68>
    3c04:	mov	x19, #0x1                   	// #1
    3c08:	b	3b40 <td_thr_set_event@@GLIBC_2.17+0x98>
    3c0c:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    3c10:	mov	x2, #0x11                  	// #17
    3c14:	add	x1, x1, #0x658
    3c18:	mov	w0, #0x2                   	// #2
    3c1c:	bl	18a0 <write@plt>
    3c20:	b	3ae4 <td_thr_set_event@@GLIBC_2.17+0x3c>
    3c24:	cmp	w0, #0x10
    3c28:	b.ne	3bbc <td_thr_set_event@@GLIBC_2.17+0x114>  // b.any
    3c2c:	sub	x21, x21, #0x4
    3c30:	cmp	w19, #0x1
    3c34:	b.hi	3b94 <td_thr_set_event@@GLIBC_2.17+0xec>  // b.pmore
    3c38:	add	x19, x19, #0x1
    3c3c:	ldr	w0, [x21, x19, lsl #2]
    3c40:	cbz	w0, 3c30 <td_thr_set_event@@GLIBC_2.17+0x188>
    3c44:	mov	w0, #0xd                   	// #13
    3c48:	b	3bbc <td_thr_set_event@@GLIBC_2.17+0x114>
    3c4c:	bl	1880 <__stack_chk_fail@plt>
    3c50:	adrp	x3, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    3c54:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    3c58:	adrp	x0, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    3c5c:	add	x3, x3, #0x6b8
    3c60:	add	x1, x1, #0x670
    3c64:	add	x0, x0, #0x688
    3c68:	mov	w2, #0x47                  	// #71
    3c6c:	bl	1900 <__assert_fail@plt>
    3c70:	mov	w0, #0x1                   	// #1
    3c74:	b	3bbc <td_thr_set_event@@GLIBC_2.17+0x114>

0000000000003c78 <td_thr_clear_event@@GLIBC_2.17>:
    3c78:	stp	x29, x30, [sp, #-96]!
    3c7c:	adrp	x3, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    3c80:	mov	x29, sp
    3c84:	stp	x21, x22, [sp, #32]
    3c88:	adrp	x22, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    3c8c:	mov	x21, x1
    3c90:	ldr	x2, [x22, #4048]
    3c94:	stp	x19, x20, [sp, #16]
    3c98:	mov	x20, x0
    3c9c:	ldr	w0, [x3, #736]
    3ca0:	ldr	x1, [x2]
    3ca4:	str	x1, [x29, #88]
    3ca8:	mov	x1, #0x0                   	// #0
    3cac:	stp	x23, x24, [sp, #48]
    3cb0:	cbnz	w0, 3ddc <td_thr_clear_event@@GLIBC_2.17+0x164>
    3cb4:	ldp	x0, x5, [x20]
    3cb8:	add	x4, x29, #0x48
    3cbc:	mov	x3, #0x0                   	// #0
    3cc0:	mov	w2, #0xa                   	// #10
    3cc4:	str	x5, [x29, #72]
    3cc8:	add	x1, x0, #0x88
    3ccc:	bl	4e48 <td_thr_tls_get_addr@@GLIBC_2.17+0x170>
    3cd0:	cbnz	w0, 3d8c <td_thr_clear_event@@GLIBC_2.17+0x114>
    3cd4:	ldr	x0, [x20]
    3cd8:	ldr	w3, [x0, #200]
    3cdc:	cbz	w3, 3db8 <td_thr_clear_event@@GLIBC_2.17+0x140>
    3ce0:	mov	w3, w3
    3ce4:	add	x2, x3, #0xf
    3ce8:	ldr	x0, [x0, #16]
    3cec:	and	x2, x2, #0x1fffffff0
    3cf0:	ldr	x1, [x29, #72]
    3cf4:	sub	sp, sp, x2
    3cf8:	mov	x24, sp
    3cfc:	mov	x2, x24
    3d00:	bl	18e0 <ps_pdread@plt>
    3d04:	cbnz	w0, 3e40 <td_thr_clear_event@@GLIBC_2.17+0x1c8>
    3d08:	add	x23, x29, #0x50
    3d0c:	mov	x19, #0x0                   	// #0
    3d10:	ldr	x0, [x20]
    3d14:	mov	x5, x23
    3d18:	mov	x4, x24
    3d1c:	mov	x3, x19
    3d20:	add	x1, x0, #0xcc
    3d24:	mov	w2, #0x11                  	// #17
    3d28:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    3d2c:	cbnz	w0, 3df4 <td_thr_clear_event@@GLIBC_2.17+0x17c>
    3d30:	ldr	x0, [x20]
    3d34:	mov	x4, x24
    3d38:	ldr	x1, [x29, #80]
    3d3c:	mov	x3, x19
    3d40:	ldr	w5, [x21, x19, lsl #2]
    3d44:	mov	w2, #0x11                  	// #17
    3d48:	bic	w5, w1, w5
    3d4c:	add	x1, x0, #0xcc
    3d50:	str	x5, [x29, #80]
    3d54:	bl	52e0 <td_thr_tls_get_addr@@GLIBC_2.17+0x608>
    3d58:	cbnz	w0, 3df4 <td_thr_clear_event@@GLIBC_2.17+0x17c>
    3d5c:	cmp	x19, #0x1
    3d60:	b.ne	3dd4 <td_thr_clear_event@@GLIBC_2.17+0x15c>  // b.any
    3d64:	ldr	x0, [x20]
    3d68:	ldr	w3, [x0, #200]
    3d6c:	cbz	w3, 3e20 <td_thr_clear_event@@GLIBC_2.17+0x1a8>
    3d70:	ldr	x0, [x0, #16]
    3d74:	mov	w3, w3
    3d78:	ldr	x1, [x29, #72]
    3d7c:	mov	x2, x24
    3d80:	bl	17f0 <ps_pdwrite@plt>
    3d84:	cmp	w0, #0x0
    3d88:	cset	w0, ne  // ne = any
    3d8c:	ldr	x22, [x22, #4048]
    3d90:	ldr	x2, [x29, #88]
    3d94:	ldr	x1, [x22]
    3d98:	eor	x1, x2, x1
    3d9c:	cbnz	x1, 3e1c <td_thr_clear_event@@GLIBC_2.17+0x1a4>
    3da0:	mov	sp, x29
    3da4:	ldp	x19, x20, [sp, #16]
    3da8:	ldp	x21, x22, [sp, #32]
    3dac:	ldp	x23, x24, [sp, #48]
    3db0:	ldp	x29, x30, [sp], #96
    3db4:	ret
    3db8:	add	x1, x0, #0xc8
    3dbc:	mov	w2, #0x10                  	// #16
    3dc0:	bl	4d88 <td_thr_tls_get_addr@@GLIBC_2.17+0xb0>
    3dc4:	cbnz	w0, 3d8c <td_thr_clear_event@@GLIBC_2.17+0x114>
    3dc8:	ldr	x0, [x20]
    3dcc:	ldr	w3, [x0, #200]
    3dd0:	b	3ce0 <td_thr_clear_event@@GLIBC_2.17+0x68>
    3dd4:	mov	x19, #0x1                   	// #1
    3dd8:	b	3d10 <td_thr_clear_event@@GLIBC_2.17+0x98>
    3ddc:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    3de0:	mov	x2, #0x13                  	// #19
    3de4:	add	x1, x1, #0x6d0
    3de8:	mov	w0, #0x2                   	// #2
    3dec:	bl	18a0 <write@plt>
    3df0:	b	3cb4 <td_thr_clear_event@@GLIBC_2.17+0x3c>
    3df4:	cmp	w0, #0x10
    3df8:	b.ne	3d8c <td_thr_clear_event@@GLIBC_2.17+0x114>  // b.any
    3dfc:	sub	x21, x21, #0x4
    3e00:	cmp	w19, #0x1
    3e04:	b.hi	3d64 <td_thr_clear_event@@GLIBC_2.17+0xec>  // b.pmore
    3e08:	add	x19, x19, #0x1
    3e0c:	ldr	w0, [x21, x19, lsl #2]
    3e10:	cbz	w0, 3e00 <td_thr_clear_event@@GLIBC_2.17+0x188>
    3e14:	mov	w0, #0xd                   	// #13
    3e18:	b	3d8c <td_thr_clear_event@@GLIBC_2.17+0x114>
    3e1c:	bl	1880 <__stack_chk_fail@plt>
    3e20:	adrp	x3, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    3e24:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    3e28:	adrp	x0, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    3e2c:	add	x3, x3, #0x700
    3e30:	add	x1, x1, #0x6e8
    3e34:	add	x0, x0, #0x688
    3e38:	mov	w2, #0x47                  	// #71
    3e3c:	bl	1900 <__assert_fail@plt>
    3e40:	mov	w0, #0x1                   	// #1
    3e44:	b	3d8c <td_thr_clear_event@@GLIBC_2.17+0x114>

0000000000003e48 <td_thr_event_getmsg@@GLIBC_2.17>:
    3e48:	stp	x29, x30, [sp, #-128]!
    3e4c:	adrp	x3, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    3e50:	mov	x29, sp
    3e54:	stp	x19, x20, [sp, #16]
    3e58:	adrp	x19, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    3e5c:	mov	x20, x0
    3e60:	ldr	x2, [x19, #4048]
    3e64:	stp	x21, x22, [sp, #32]
    3e68:	ldr	w0, [x3, #736]
    3e6c:	mov	x21, x1
    3e70:	ldr	x1, [x2]
    3e74:	str	x1, [x29, #120]
    3e78:	mov	x1, #0x0                   	// #0
    3e7c:	str	x23, [sp, #48]
    3e80:	cbnz	w0, 3f68 <td_thr_event_getmsg@@GLIBC_2.17+0x120>
    3e84:	ldp	x0, x5, [x20]
    3e88:	add	x4, x29, #0x40
    3e8c:	mov	x3, #0x0                   	// #0
    3e90:	mov	w2, #0x9                   	// #9
    3e94:	str	x5, [x29, #64]
    3e98:	add	x1, x0, #0x7c
    3e9c:	bl	4e48 <td_thr_tls_get_addr@@GLIBC_2.17+0x170>
    3ea0:	cbnz	w0, 3f20 <td_thr_event_getmsg@@GLIBC_2.17+0xd8>
    3ea4:	ldr	x0, [x20]
    3ea8:	ldr	w3, [x0, #216]
    3eac:	cbz	w3, 3f4c <td_thr_event_getmsg@@GLIBC_2.17+0x104>
    3eb0:	mov	w3, w3
    3eb4:	add	x2, x3, #0xf
    3eb8:	ldr	x0, [x0, #16]
    3ebc:	and	x2, x2, #0x1fffffff0
    3ec0:	ldr	x1, [x29, #64]
    3ec4:	sub	sp, sp, x2
    3ec8:	mov	x22, sp
    3ecc:	mov	x2, x22
    3ed0:	bl	18e0 <ps_pdread@plt>
    3ed4:	cbnz	w0, 4074 <td_thr_event_getmsg@@GLIBC_2.17+0x22c>
    3ed8:	ldr	x0, [x20]
    3edc:	add	x5, x29, #0x48
    3ee0:	mov	x4, x22
    3ee4:	mov	x3, #0x0                   	// #0
    3ee8:	add	x1, x0, #0xdc
    3eec:	mov	w2, #0x13                  	// #19
    3ef0:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    3ef4:	cbnz	w0, 3f20 <td_thr_event_getmsg@@GLIBC_2.17+0xd8>
    3ef8:	ldr	x0, [x29, #72]
    3efc:	cbz	w0, 406c <td_thr_event_getmsg@@GLIBC_2.17+0x224>
    3f00:	ldr	x0, [x20]
    3f04:	add	x5, x29, #0x50
    3f08:	mov	x4, x22
    3f0c:	mov	x3, #0x0                   	// #0
    3f10:	add	x1, x0, #0xe8
    3f14:	mov	w2, #0x14                  	// #20
    3f18:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    3f1c:	cbz	w0, 3f80 <td_thr_event_getmsg@@GLIBC_2.17+0x138>
    3f20:	ldr	x19, [x19, #4048]
    3f24:	ldr	x2, [x29, #120]
    3f28:	ldr	x1, [x19]
    3f2c:	eor	x1, x2, x1
    3f30:	cbnz	x1, 4140 <td_thr_event_getmsg@@GLIBC_2.17+0x2f8>
    3f34:	mov	sp, x29
    3f38:	ldp	x19, x20, [sp, #16]
    3f3c:	ldp	x21, x22, [sp, #32]
    3f40:	ldr	x23, [sp, #48]
    3f44:	ldp	x29, x30, [sp], #128
    3f48:	ret
    3f4c:	add	x1, x0, #0xd8
    3f50:	mov	w2, #0x12                  	// #18
    3f54:	bl	4d88 <td_thr_tls_get_addr@@GLIBC_2.17+0xb0>
    3f58:	cbnz	w0, 3f20 <td_thr_event_getmsg@@GLIBC_2.17+0xd8>
    3f5c:	ldr	x0, [x20]
    3f60:	ldr	w3, [x0, #216]
    3f64:	b	3eb0 <td_thr_event_getmsg@@GLIBC_2.17+0x68>
    3f68:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    3f6c:	mov	x2, #0x14                  	// #20
    3f70:	add	x1, x1, #0x718
    3f74:	mov	w0, #0x2                   	// #2
    3f78:	bl	18a0 <write@plt>
    3f7c:	b	3e84 <td_thr_event_getmsg@@GLIBC_2.17+0x3c>
    3f80:	ldr	x23, [x20]
    3f84:	mov	w1, #0x0                   	// #0
    3f88:	ldr	x0, [x29, #72]
    3f8c:	ldr	w2, [x23, #216]
    3f90:	str	w0, [x21]
    3f94:	ldr	x0, [x29, #80]
    3f98:	str	x20, [x21, #8]
    3f9c:	str	x0, [x21, #16]
    3fa0:	mov	x0, x22
    3fa4:	bl	1860 <memset@plt>
    3fa8:	ldr	w3, [x23, #216]
    3fac:	cbz	w3, 4164 <td_thr_event_getmsg@@GLIBC_2.17+0x31c>
    3fb0:	ldr	x0, [x23, #16]
    3fb4:	mov	w3, w3
    3fb8:	ldr	x1, [x29, #64]
    3fbc:	mov	x2, x22
    3fc0:	bl	17f0 <ps_pdwrite@plt>
    3fc4:	cbnz	w0, 4074 <td_thr_event_getmsg@@GLIBC_2.17+0x22c>
    3fc8:	ldr	x6, [x20]
    3fcc:	ldr	x4, [x6, #320]
    3fd0:	cbz	x4, 4084 <td_thr_event_getmsg@@GLIBC_2.17+0x23c>
    3fd4:	str	x4, [x29, #96]
    3fd8:	add	x5, x29, #0x58
    3fdc:	add	x1, x6, #0x148
    3fe0:	mov	x0, x6
    3fe4:	mov	x3, #0x0                   	// #0
    3fe8:	mov	w2, #0x1e                  	// #30
    3fec:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    3ff0:	cbnz	w0, 3f20 <td_thr_event_getmsg@@GLIBC_2.17+0xd8>
    3ff4:	ldr	x0, [x29, #88]
    3ff8:	add	x21, x29, #0x68
    3ffc:	add	x22, x29, #0x60
    4000:	cbnz	x0, 404c <td_thr_event_getmsg@@GLIBC_2.17+0x204>
    4004:	b	407c <td_thr_event_getmsg@@GLIBC_2.17+0x234>
    4008:	ldr	x5, [x29, #88]
    400c:	ldr	x6, [x29, #104]
    4010:	cmp	x6, x5
    4014:	b.eq	407c <td_thr_event_getmsg@@GLIBC_2.17+0x234>  // b.none
    4018:	ldp	x0, x2, [x20]
    401c:	add	x1, x0, #0xa0
    4020:	cmp	x5, x2
    4024:	b.eq	40d8 <td_thr_event_getmsg@@GLIBC_2.17+0x290>  // b.none
    4028:	mov	x4, x22
    402c:	mov	x3, #0x0                   	// #0
    4030:	mov	w2, #0xc                   	// #12
    4034:	str	x5, [x29, #96]
    4038:	bl	4e48 <td_thr_tls_get_addr@@GLIBC_2.17+0x170>
    403c:	cbnz	w0, 4144 <td_thr_event_getmsg@@GLIBC_2.17+0x2fc>
    4040:	ldr	x0, [x29, #104]
    4044:	str	x0, [x29, #88]
    4048:	cbz	x0, 407c <td_thr_event_getmsg@@GLIBC_2.17+0x234>
    404c:	ldp	x0, x4, [x20]
    4050:	mov	x5, x21
    4054:	mov	x3, #0x0                   	// #0
    4058:	mov	w2, #0xc                   	// #12
    405c:	add	x1, x0, #0xa0
    4060:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    4064:	cbz	w0, 4008 <td_thr_event_getmsg@@GLIBC_2.17+0x1c0>
    4068:	b	3f20 <td_thr_event_getmsg@@GLIBC_2.17+0xd8>
    406c:	mov	w0, #0xa                   	// #10
    4070:	b	3f20 <td_thr_event_getmsg@@GLIBC_2.17+0xd8>
    4074:	mov	w0, #0x1                   	// #1
    4078:	b	3f20 <td_thr_event_getmsg@@GLIBC_2.17+0xd8>
    407c:	mov	w0, #0xf                   	// #15
    4080:	b	3f20 <td_thr_event_getmsg@@GLIBC_2.17+0xd8>
    4084:	ldr	x0, [x6, #16]
    4088:	adrp	x21, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    408c:	add	x21, x21, #0x3d0
    4090:	add	x3, x6, #0x140
    4094:	mov	x1, x21
    4098:	mov	w2, #0x1d                  	// #29
    409c:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    40a0:	cbnz	w0, 4074 <td_thr_event_getmsg@@GLIBC_2.17+0x22c>
    40a4:	ldr	x6, [x20]
    40a8:	ldr	x4, [x6, #320]
    40ac:	str	x4, [x29, #96]
    40b0:	cbnz	x4, 3fd8 <td_thr_event_getmsg@@GLIBC_2.17+0x190>
    40b4:	ldr	x0, [x6, #16]
    40b8:	mov	x1, x21
    40bc:	add	x3, x6, #0x140
    40c0:	mov	w2, #0x1d                  	// #29
    40c4:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    40c8:	cbnz	w0, 4074 <td_thr_event_getmsg@@GLIBC_2.17+0x22c>
    40cc:	ldr	x6, [x20]
    40d0:	ldr	x4, [x6, #320]
    40d4:	b	3fd8 <td_thr_event_getmsg@@GLIBC_2.17+0x190>
    40d8:	add	x4, x29, #0x70
    40dc:	mov	x3, #0x0                   	// #0
    40e0:	mov	w2, #0xc                   	// #12
    40e4:	str	x6, [x29, #112]
    40e8:	bl	4e48 <td_thr_tls_get_addr@@GLIBC_2.17+0x170>
    40ec:	cbnz	w0, 4184 <td_thr_event_getmsg@@GLIBC_2.17+0x33c>
    40f0:	ldr	x4, [x29, #96]
    40f4:	mov	w0, #0xf                   	// #15
    40f8:	ldr	x1, [x29, #112]
    40fc:	cmp	x4, x1
    4100:	b.eq	3f20 <td_thr_event_getmsg@@GLIBC_2.17+0xd8>  // b.none
    4104:	ldr	x0, [x20]
    4108:	mov	x3, #0x0                   	// #0
    410c:	ldr	x5, [x29, #104]
    4110:	add	x1, x0, #0x148
    4114:	mov	w2, #0xffffffff            	// #-1
    4118:	bl	50d8 <td_thr_tls_get_addr@@GLIBC_2.17+0x400>
    411c:	cbnz	w0, 3f20 <td_thr_event_getmsg@@GLIBC_2.17+0xd8>
    4120:	ldr	x0, [x20]
    4124:	mov	x5, #0x0                   	// #0
    4128:	ldr	x4, [x29, #88]
    412c:	add	x1, x0, #0xa0
    4130:	mov	x3, #0x0                   	// #0
    4134:	mov	w2, #0xc                   	// #12
    4138:	bl	50d8 <td_thr_tls_get_addr@@GLIBC_2.17+0x400>
    413c:	b	3f20 <td_thr_event_getmsg@@GLIBC_2.17+0xd8>
    4140:	bl	1880 <__stack_chk_fail@plt>
    4144:	adrp	x3, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    4148:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    414c:	adrp	x0, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    4150:	add	x3, x3, #0x788
    4154:	add	x1, x1, #0x730
    4158:	add	x0, x0, #0x778
    415c:	mov	w2, #0x70                  	// #112
    4160:	bl	1900 <__assert_fail@plt>
    4164:	adrp	x3, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    4168:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    416c:	adrp	x0, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    4170:	add	x3, x3, #0x788
    4174:	add	x1, x1, #0x730
    4178:	add	x0, x0, #0x748
    417c:	mov	w2, #0x3f                  	// #63
    4180:	bl	1900 <__assert_fail@plt>
    4184:	adrp	x3, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    4188:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    418c:	adrp	x0, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    4190:	add	x3, x3, #0x788
    4194:	add	x1, x1, #0x730
    4198:	add	x0, x0, #0x778
    419c:	mov	w2, #0x5f                  	// #95
    41a0:	bl	1900 <__assert_fail@plt>
    41a4:	nop

00000000000041a8 <td_ta_set_event@@GLIBC_2.17>:
    41a8:	stp	x29, x30, [sp, #-96]!
    41ac:	adrp	x3, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    41b0:	mov	x29, sp
    41b4:	stp	x21, x22, [sp, #32]
    41b8:	adrp	x21, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    41bc:	ldr	x2, [x21, #4048]
    41c0:	stp	x19, x20, [sp, #16]
    41c4:	mov	x19, x0
    41c8:	ldr	w0, [x3, #736]
    41cc:	mov	x20, x1
    41d0:	ldr	x1, [x2]
    41d4:	str	x1, [x29, #88]
    41d8:	mov	x1, #0x0                   	// #0
    41dc:	stp	x23, x24, [sp, #48]
    41e0:	stp	x25, x26, [sp, #64]
    41e4:	cbnz	w0, 4328 <td_ta_set_event@@GLIBC_2.17+0x180>
    41e8:	adrp	x1, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    41ec:	add	x0, x1, #0x98
    41f0:	ldr	x2, [x1, #152]
    41f4:	cmp	x2, x0
    41f8:	b.ne	420c <td_ta_set_event@@GLIBC_2.17+0x64>  // b.any
    41fc:	b	42ec <td_ta_set_event@@GLIBC_2.17+0x144>
    4200:	ldr	x2, [x2]
    4204:	cmp	x2, x0
    4208:	b.eq	42ec <td_ta_set_event@@GLIBC_2.17+0x144>  // b.none
    420c:	cmp	x19, x2
    4210:	b.ne	4200 <td_ta_set_event@@GLIBC_2.17+0x58>  // b.any
    4214:	ldr	x23, [x19, #288]
    4218:	cbz	x23, 4348 <td_ta_set_event@@GLIBC_2.17+0x1a0>
    421c:	ldr	w3, [x19, #200]
    4220:	cbnz	w3, 423c <td_ta_set_event@@GLIBC_2.17+0x94>
    4224:	add	x1, x19, #0xc8
    4228:	mov	x0, x19
    422c:	mov	w2, #0x10                  	// #16
    4230:	bl	4d88 <td_thr_tls_get_addr@@GLIBC_2.17+0xb0>
    4234:	cbnz	w0, 42f0 <td_ta_set_event@@GLIBC_2.17+0x148>
    4238:	ldr	w3, [x19, #200]
    423c:	mov	w3, w3
    4240:	mov	x1, x23
    4244:	add	x2, x3, #0xf
    4248:	ldr	x0, [x19, #16]
    424c:	and	x2, x2, #0x1fffffff0
    4250:	sub	sp, sp, x2
    4254:	mov	x25, sp
    4258:	mov	x2, x25
    425c:	bl	18e0 <ps_pdread@plt>
    4260:	cbnz	w0, 4320 <td_ta_set_event@@GLIBC_2.17+0x178>
    4264:	add	x26, x19, #0xcc
    4268:	add	x24, x29, #0x50
    426c:	mov	x22, #0x0                   	// #0
    4270:	mov	x5, x24
    4274:	mov	x4, x25
    4278:	mov	x3, x22
    427c:	mov	x1, x26
    4280:	mov	x0, x19
    4284:	mov	w2, #0x11                  	// #17
    4288:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    428c:	cbnz	w0, 436c <td_ta_set_event@@GLIBC_2.17+0x1c4>
    4290:	ldr	x0, [x29, #80]
    4294:	mov	x4, x25
    4298:	ldr	w5, [x20, x22, lsl #2]
    429c:	mov	x3, x22
    42a0:	mov	x1, x26
    42a4:	mov	w2, #0x11                  	// #17
    42a8:	orr	w5, w5, w0
    42ac:	mov	x0, x19
    42b0:	str	x5, [x29, #80]
    42b4:	bl	52e0 <td_thr_tls_get_addr@@GLIBC_2.17+0x608>
    42b8:	cbnz	w0, 436c <td_ta_set_event@@GLIBC_2.17+0x1c4>
    42bc:	cmp	x22, #0x1
    42c0:	b.ne	4340 <td_ta_set_event@@GLIBC_2.17+0x198>  // b.any
    42c4:	ldr	w3, [x19, #200]
    42c8:	cbz	w3, 4398 <td_ta_set_event@@GLIBC_2.17+0x1f0>
    42cc:	ldr	x0, [x19, #16]
    42d0:	mov	w3, w3
    42d4:	mov	x2, x25
    42d8:	mov	x1, x23
    42dc:	bl	17f0 <ps_pdwrite@plt>
    42e0:	cmp	w0, #0x0
    42e4:	cset	w0, ne  // ne = any
    42e8:	b	42f0 <td_ta_set_event@@GLIBC_2.17+0x148>
    42ec:	mov	w0, #0x8                   	// #8
    42f0:	ldr	x21, [x21, #4048]
    42f4:	ldr	x2, [x29, #88]
    42f8:	ldr	x1, [x21]
    42fc:	eor	x1, x2, x1
    4300:	cbnz	x1, 4394 <td_ta_set_event@@GLIBC_2.17+0x1ec>
    4304:	mov	sp, x29
    4308:	ldp	x19, x20, [sp, #16]
    430c:	ldp	x21, x22, [sp, #32]
    4310:	ldp	x23, x24, [sp, #48]
    4314:	ldp	x25, x26, [sp, #64]
    4318:	ldp	x29, x30, [sp], #96
    431c:	ret
    4320:	mov	w0, #0x1                   	// #1
    4324:	b	42f0 <td_ta_set_event@@GLIBC_2.17+0x148>
    4328:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    432c:	mov	x2, #0x10                  	// #16
    4330:	add	x1, x1, #0x7a0
    4334:	mov	w0, #0x2                   	// #2
    4338:	bl	18a0 <write@plt>
    433c:	b	41e8 <td_ta_set_event@@GLIBC_2.17+0x40>
    4340:	mov	x22, #0x1                   	// #1
    4344:	b	4270 <td_ta_set_event@@GLIBC_2.17+0xc8>
    4348:	ldr	x0, [x19, #16]
    434c:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    4350:	add	x3, x19, #0x120
    4354:	add	x1, x1, #0x3d0
    4358:	mov	w2, #0x1a                  	// #26
    435c:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    4360:	cbnz	w0, 4320 <td_ta_set_event@@GLIBC_2.17+0x178>
    4364:	ldr	x23, [x19, #288]
    4368:	b	421c <td_ta_set_event@@GLIBC_2.17+0x74>
    436c:	cmp	w0, #0x10
    4370:	b.ne	42f0 <td_ta_set_event@@GLIBC_2.17+0x148>  // b.any
    4374:	sub	x20, x20, #0x4
    4378:	cmp	w22, #0x1
    437c:	b.hi	42c4 <td_ta_set_event@@GLIBC_2.17+0x11c>  // b.pmore
    4380:	add	x22, x22, #0x1
    4384:	ldr	w0, [x20, x22, lsl #2]
    4388:	cbz	w0, 4378 <td_ta_set_event@@GLIBC_2.17+0x1d0>
    438c:	mov	w0, #0xd                   	// #13
    4390:	b	42f0 <td_ta_set_event@@GLIBC_2.17+0x148>
    4394:	bl	1880 <__stack_chk_fail@plt>
    4398:	adrp	x3, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    439c:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    43a0:	adrp	x0, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    43a4:	add	x3, x3, #0x7f8
    43a8:	add	x1, x1, #0x7b8
    43ac:	add	x0, x0, #0x7d0
    43b0:	mov	w2, #0x49                  	// #73
    43b4:	bl	1900 <__assert_fail@plt>

00000000000043b8 <td_ta_event_getmsg@@GLIBC_2.17>:
    43b8:	stp	x29, x30, [sp, #-112]!
    43bc:	adrp	x3, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    43c0:	mov	x29, sp
    43c4:	stp	x19, x20, [sp, #16]
    43c8:	adrp	x20, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    43cc:	mov	x19, x0
    43d0:	ldr	x2, [x20, #4048]
    43d4:	stp	x21, x22, [sp, #32]
    43d8:	ldr	w0, [x3, #736]
    43dc:	mov	x21, x1
    43e0:	ldr	x1, [x2]
    43e4:	str	x1, [x29, #104]
    43e8:	mov	x1, #0x0                   	// #0
    43ec:	stp	x23, x24, [sp, #48]
    43f0:	cbnz	w0, 44c4 <td_ta_event_getmsg@@GLIBC_2.17+0x10c>
    43f4:	adrp	x1, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    43f8:	add	x0, x1, #0x98
    43fc:	ldr	x2, [x1, #152]
    4400:	cmp	x2, x0
    4404:	b.ne	4418 <td_ta_event_getmsg@@GLIBC_2.17+0x60>  // b.any
    4408:	b	44bc <td_ta_event_getmsg@@GLIBC_2.17+0x104>
    440c:	ldr	x2, [x2]
    4410:	cmp	x2, x0
    4414:	b.eq	44bc <td_ta_event_getmsg@@GLIBC_2.17+0x104>  // b.none
    4418:	cmp	x19, x2
    441c:	b.ne	440c <td_ta_event_getmsg@@GLIBC_2.17+0x54>  // b.any
    4420:	ldr	x4, [x19, #320]
    4424:	cbz	x4, 44dc <td_ta_event_getmsg@@GLIBC_2.17+0x124>
    4428:	add	x22, x19, #0x148
    442c:	add	x5, x29, #0x58
    4430:	mov	x1, x22
    4434:	mov	x0, x19
    4438:	mov	x3, #0x0                   	// #0
    443c:	mov	w2, #0x1e                  	// #30
    4440:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    4444:	cbnz	w0, 4490 <td_ta_event_getmsg@@GLIBC_2.17+0xd8>
    4448:	ldr	x5, [x29, #88]
    444c:	cbz	x5, 4650 <td_ta_event_getmsg@@GLIBC_2.17+0x298>
    4450:	add	x4, x29, #0x40
    4454:	add	x1, x19, #0x7c
    4458:	mov	x0, x19
    445c:	mov	x3, #0x0                   	// #0
    4460:	mov	w2, #0x9                   	// #9
    4464:	str	x5, [x29, #64]
    4468:	bl	4e48 <td_thr_tls_get_addr@@GLIBC_2.17+0x170>
    446c:	cbnz	w0, 4490 <td_ta_event_getmsg@@GLIBC_2.17+0xd8>
    4470:	ldr	w0, [x19, #216]
    4474:	cbnz	w0, 450c <td_ta_event_getmsg@@GLIBC_2.17+0x154>
    4478:	add	x1, x19, #0xd8
    447c:	mov	x0, x19
    4480:	mov	w2, #0x12                  	// #18
    4484:	bl	4d88 <td_thr_tls_get_addr@@GLIBC_2.17+0xb0>
    4488:	cbz	w0, 4508 <td_ta_event_getmsg@@GLIBC_2.17+0x150>
    448c:	nop
    4490:	ldr	x20, [x20, #4048]
    4494:	ldr	x2, [x29, #104]
    4498:	ldr	x1, [x20]
    449c:	eor	x1, x2, x1
    44a0:	cbnz	x1, 4684 <td_ta_event_getmsg@@GLIBC_2.17+0x2cc>
    44a4:	mov	sp, x29
    44a8:	ldp	x19, x20, [sp, #16]
    44ac:	ldp	x21, x22, [sp, #32]
    44b0:	ldp	x23, x24, [sp, #48]
    44b4:	ldp	x29, x30, [sp], #112
    44b8:	ret
    44bc:	mov	w0, #0x8                   	// #8
    44c0:	b	4490 <td_ta_event_getmsg@@GLIBC_2.17+0xd8>
    44c4:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    44c8:	mov	x2, #0x14                  	// #20
    44cc:	add	x1, x1, #0x718
    44d0:	mov	w0, #0x2                   	// #2
    44d4:	bl	18a0 <write@plt>
    44d8:	b	43f4 <td_ta_event_getmsg@@GLIBC_2.17+0x3c>
    44dc:	ldr	x0, [x19, #16]
    44e0:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    44e4:	add	x3, x19, #0x140
    44e8:	add	x1, x1, #0x3d0
    44ec:	mov	w2, #0x1d                  	// #29
    44f0:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    44f4:	cbnz	w0, 4500 <td_ta_event_getmsg@@GLIBC_2.17+0x148>
    44f8:	ldr	x4, [x19, #320]
    44fc:	b	4428 <td_ta_event_getmsg@@GLIBC_2.17+0x70>
    4500:	mov	w0, #0x1                   	// #1
    4504:	b	4490 <td_ta_event_getmsg@@GLIBC_2.17+0xd8>
    4508:	ldr	w0, [x19, #216]
    450c:	mov	w3, w0
    4510:	add	x2, x3, #0xf
    4514:	ldr	x0, [x19, #16]
    4518:	and	x2, x2, #0x1fffffff0
    451c:	ldr	x1, [x29, #64]
    4520:	sub	sp, sp, x2
    4524:	mov	x23, sp
    4528:	mov	x2, x23
    452c:	bl	18e0 <ps_pdread@plt>
    4530:	cbnz	w0, 4500 <td_ta_event_getmsg@@GLIBC_2.17+0x148>
    4534:	add	x5, x29, #0x48
    4538:	mov	x4, x23
    453c:	add	x1, x19, #0xdc
    4540:	mov	x0, x19
    4544:	mov	x3, #0x0                   	// #0
    4548:	mov	w2, #0x13                  	// #19
    454c:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    4550:	cbnz	w0, 4490 <td_ta_event_getmsg@@GLIBC_2.17+0xd8>
    4554:	ldr	x0, [x29, #72]
    4558:	cbz	w0, 4658 <td_ta_event_getmsg@@GLIBC_2.17+0x2a0>
    455c:	add	x5, x29, #0x50
    4560:	mov	x4, x23
    4564:	add	x1, x19, #0xe8
    4568:	mov	x0, x19
    456c:	mov	x3, #0x0                   	// #0
    4570:	mov	w2, #0x14                  	// #20
    4574:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    4578:	cbnz	w0, 4490 <td_ta_event_getmsg@@GLIBC_2.17+0xd8>
    457c:	adrp	x0, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    4580:	add	x2, x0, #0x2d0
    4584:	ldr	x3, [x29, #88]
    4588:	str	x19, [x0, #720]
    458c:	str	x3, [x2, #8]
    4590:	mov	x0, x23
    4594:	ldr	x3, [x29, #72]
    4598:	mov	w1, #0x0                   	// #0
    459c:	ldr	w24, [x19, #216]
    45a0:	str	w3, [x21]
    45a4:	ldr	x3, [x29, #80]
    45a8:	str	x2, [x21, #8]
    45ac:	str	x3, [x21, #16]
    45b0:	mov	w21, w24
    45b4:	mov	x2, x21
    45b8:	bl	1860 <memset@plt>
    45bc:	cbz	w24, 4688 <td_ta_event_getmsg@@GLIBC_2.17+0x2d0>
    45c0:	ldr	x0, [x19, #16]
    45c4:	mov	x3, x21
    45c8:	ldr	x1, [x29, #64]
    45cc:	mov	x2, x23
    45d0:	bl	17f0 <ps_pdwrite@plt>
    45d4:	mov	w1, w0
    45d8:	mov	w0, #0x1                   	// #1
    45dc:	cbnz	w1, 4490 <td_ta_event_getmsg@@GLIBC_2.17+0xd8>
    45e0:	ldr	x4, [x29, #88]
    45e4:	add	x21, x19, #0xa0
    45e8:	mov	x1, x21
    45ec:	add	x5, x29, #0x60
    45f0:	mov	x0, x19
    45f4:	mov	x3, #0x0                   	// #0
    45f8:	mov	w2, #0xc                   	// #12
    45fc:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    4600:	cbnz	w0, 4490 <td_ta_event_getmsg@@GLIBC_2.17+0xd8>
    4604:	ldr	x4, [x19, #320]
    4608:	cbz	x4, 4660 <td_ta_event_getmsg@@GLIBC_2.17+0x2a8>
    460c:	ldr	x5, [x29, #96]
    4610:	mov	x1, x22
    4614:	mov	x0, x19
    4618:	mov	x3, #0x0                   	// #0
    461c:	mov	w2, #0x1e                  	// #30
    4620:	bl	50d8 <td_thr_tls_get_addr@@GLIBC_2.17+0x400>
    4624:	cbnz	w0, 4490 <td_ta_event_getmsg@@GLIBC_2.17+0xd8>
    4628:	ldr	x1, [x29, #96]
    462c:	cbz	x1, 4490 <td_ta_event_getmsg@@GLIBC_2.17+0xd8>
    4630:	ldr	x4, [x29, #88]
    4634:	mov	x1, x21
    4638:	mov	x0, x19
    463c:	mov	x5, #0x0                   	// #0
    4640:	mov	x3, #0x0                   	// #0
    4644:	mov	w2, #0xc                   	// #12
    4648:	bl	50d8 <td_thr_tls_get_addr@@GLIBC_2.17+0x400>
    464c:	b	4490 <td_ta_event_getmsg@@GLIBC_2.17+0xd8>
    4650:	mov	w0, #0xa                   	// #10
    4654:	b	4490 <td_ta_event_getmsg@@GLIBC_2.17+0xd8>
    4658:	mov	w0, #0xf                   	// #15
    465c:	b	4490 <td_ta_event_getmsg@@GLIBC_2.17+0xd8>
    4660:	ldr	x0, [x19, #16]
    4664:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    4668:	add	x3, x19, #0x140
    466c:	add	x1, x1, #0x3d0
    4670:	mov	w2, #0x1d                  	// #29
    4674:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    4678:	cbnz	w0, 4500 <td_ta_event_getmsg@@GLIBC_2.17+0x148>
    467c:	ldr	x4, [x19, #320]
    4680:	b	460c <td_ta_event_getmsg@@GLIBC_2.17+0x254>
    4684:	bl	1880 <__stack_chk_fail@plt>
    4688:	adrp	x3, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    468c:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    4690:	adrp	x0, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    4694:	add	x3, x3, #0x848
    4698:	add	x1, x1, #0x808
    469c:	add	x0, x0, #0x820
    46a0:	mov	w2, #0x55                  	// #85
    46a4:	bl	1900 <__assert_fail@plt>

00000000000046a8 <td_ta_clear_event@@GLIBC_2.17>:
    46a8:	stp	x29, x30, [sp, #-96]!
    46ac:	adrp	x3, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    46b0:	mov	x29, sp
    46b4:	stp	x21, x22, [sp, #32]
    46b8:	adrp	x21, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    46bc:	ldr	x2, [x21, #4048]
    46c0:	stp	x19, x20, [sp, #16]
    46c4:	mov	x19, x0
    46c8:	ldr	w0, [x3, #736]
    46cc:	mov	x20, x1
    46d0:	ldr	x1, [x2]
    46d4:	str	x1, [x29, #88]
    46d8:	mov	x1, #0x0                   	// #0
    46dc:	stp	x23, x24, [sp, #48]
    46e0:	stp	x25, x26, [sp, #64]
    46e4:	cbnz	w0, 4828 <td_ta_clear_event@@GLIBC_2.17+0x180>
    46e8:	adrp	x1, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    46ec:	add	x0, x1, #0x98
    46f0:	ldr	x2, [x1, #152]
    46f4:	cmp	x2, x0
    46f8:	b.ne	470c <td_ta_clear_event@@GLIBC_2.17+0x64>  // b.any
    46fc:	b	47ec <td_ta_clear_event@@GLIBC_2.17+0x144>
    4700:	ldr	x2, [x2]
    4704:	cmp	x2, x0
    4708:	b.eq	47ec <td_ta_clear_event@@GLIBC_2.17+0x144>  // b.none
    470c:	cmp	x19, x2
    4710:	b.ne	4700 <td_ta_clear_event@@GLIBC_2.17+0x58>  // b.any
    4714:	ldr	x23, [x19, #288]
    4718:	cbz	x23, 4848 <td_ta_clear_event@@GLIBC_2.17+0x1a0>
    471c:	ldr	w3, [x19, #200]
    4720:	cbnz	w3, 473c <td_ta_clear_event@@GLIBC_2.17+0x94>
    4724:	add	x1, x19, #0xc8
    4728:	mov	x0, x19
    472c:	mov	w2, #0x10                  	// #16
    4730:	bl	4d88 <td_thr_tls_get_addr@@GLIBC_2.17+0xb0>
    4734:	cbnz	w0, 47f0 <td_ta_clear_event@@GLIBC_2.17+0x148>
    4738:	ldr	w3, [x19, #200]
    473c:	mov	w3, w3
    4740:	mov	x1, x23
    4744:	add	x2, x3, #0xf
    4748:	ldr	x0, [x19, #16]
    474c:	and	x2, x2, #0x1fffffff0
    4750:	sub	sp, sp, x2
    4754:	mov	x25, sp
    4758:	mov	x2, x25
    475c:	bl	18e0 <ps_pdread@plt>
    4760:	cbnz	w0, 4820 <td_ta_clear_event@@GLIBC_2.17+0x178>
    4764:	add	x26, x19, #0xcc
    4768:	add	x24, x29, #0x50
    476c:	mov	x22, #0x0                   	// #0
    4770:	mov	x5, x24
    4774:	mov	x4, x25
    4778:	mov	x3, x22
    477c:	mov	x1, x26
    4780:	mov	x0, x19
    4784:	mov	w2, #0x11                  	// #17
    4788:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    478c:	cbnz	w0, 486c <td_ta_clear_event@@GLIBC_2.17+0x1c4>
    4790:	ldr	x0, [x29, #80]
    4794:	mov	x4, x25
    4798:	ldr	w5, [x20, x22, lsl #2]
    479c:	mov	x3, x22
    47a0:	mov	x1, x26
    47a4:	mov	w2, #0x11                  	// #17
    47a8:	bic	w5, w0, w5
    47ac:	mov	x0, x19
    47b0:	str	x5, [x29, #80]
    47b4:	bl	52e0 <td_thr_tls_get_addr@@GLIBC_2.17+0x608>
    47b8:	cbnz	w0, 486c <td_ta_clear_event@@GLIBC_2.17+0x1c4>
    47bc:	cmp	x22, #0x1
    47c0:	b.ne	4840 <td_ta_clear_event@@GLIBC_2.17+0x198>  // b.any
    47c4:	ldr	w3, [x19, #200]
    47c8:	cbz	w3, 4898 <td_ta_clear_event@@GLIBC_2.17+0x1f0>
    47cc:	ldr	x0, [x19, #16]
    47d0:	mov	w3, w3
    47d4:	mov	x2, x25
    47d8:	mov	x1, x23
    47dc:	bl	17f0 <ps_pdwrite@plt>
    47e0:	cmp	w0, #0x0
    47e4:	cset	w0, ne  // ne = any
    47e8:	b	47f0 <td_ta_clear_event@@GLIBC_2.17+0x148>
    47ec:	mov	w0, #0x8                   	// #8
    47f0:	ldr	x21, [x21, #4048]
    47f4:	ldr	x2, [x29, #88]
    47f8:	ldr	x1, [x21]
    47fc:	eor	x1, x2, x1
    4800:	cbnz	x1, 4894 <td_ta_clear_event@@GLIBC_2.17+0x1ec>
    4804:	mov	sp, x29
    4808:	ldp	x19, x20, [sp, #16]
    480c:	ldp	x21, x22, [sp, #32]
    4810:	ldp	x23, x24, [sp, #48]
    4814:	ldp	x25, x26, [sp, #64]
    4818:	ldp	x29, x30, [sp], #96
    481c:	ret
    4820:	mov	w0, #0x1                   	// #1
    4824:	b	47f0 <td_ta_clear_event@@GLIBC_2.17+0x148>
    4828:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    482c:	mov	x2, #0x12                  	// #18
    4830:	add	x1, x1, #0x860
    4834:	mov	w0, #0x2                   	// #2
    4838:	bl	18a0 <write@plt>
    483c:	b	46e8 <td_ta_clear_event@@GLIBC_2.17+0x40>
    4840:	mov	x22, #0x1                   	// #1
    4844:	b	4770 <td_ta_clear_event@@GLIBC_2.17+0xc8>
    4848:	ldr	x0, [x19, #16]
    484c:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    4850:	add	x3, x19, #0x120
    4854:	add	x1, x1, #0x3d0
    4858:	mov	w2, #0x1a                  	// #26
    485c:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    4860:	cbnz	w0, 4820 <td_ta_clear_event@@GLIBC_2.17+0x178>
    4864:	ldr	x23, [x19, #288]
    4868:	b	471c <td_ta_clear_event@@GLIBC_2.17+0x74>
    486c:	cmp	w0, #0x10
    4870:	b.ne	47f0 <td_ta_clear_event@@GLIBC_2.17+0x148>  // b.any
    4874:	sub	x20, x20, #0x4
    4878:	cmp	w22, #0x1
    487c:	b.hi	47c4 <td_ta_clear_event@@GLIBC_2.17+0x11c>  // b.pmore
    4880:	add	x22, x22, #0x1
    4884:	ldr	w0, [x20, x22, lsl #2]
    4888:	cbz	w0, 4878 <td_ta_clear_event@@GLIBC_2.17+0x1d0>
    488c:	mov	w0, #0xd                   	// #13
    4890:	b	47f0 <td_ta_clear_event@@GLIBC_2.17+0x148>
    4894:	bl	1880 <__stack_chk_fail@plt>
    4898:	adrp	x3, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    489c:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    48a0:	adrp	x0, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    48a4:	add	x3, x3, #0x890
    48a8:	add	x1, x1, #0x878
    48ac:	add	x0, x0, #0x7d0
    48b0:	mov	w2, #0x49                  	// #73
    48b4:	bl	1900 <__assert_fail@plt>

00000000000048b8 <td_symbol_list@@GLIBC_2.17>:
    48b8:	adrp	x0, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    48bc:	add	x0, x0, #0xa8
    48c0:	ret
    48c4:	nop
    48c8:	cmp	w2, #0x42
    48cc:	b.hi	48e0 <td_symbol_list@@GLIBC_2.17+0x28>  // b.pmore
    48d0:	adrp	x4, 18000 <td_thr_tls_get_addr@@GLIBC_2.17+0x13328>
    48d4:	add	x4, x4, #0xa8
    48d8:	ldr	x2, [x4, w2, sxtw #3]
    48dc:	b	1800 <ps_pglobal_lookup@plt>
    48e0:	stp	x29, x30, [sp, #-16]!
    48e4:	adrp	x3, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    48e8:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    48ec:	mov	x29, sp
    48f0:	adrp	x0, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    48f4:	add	x3, x3, #0x8e8
    48f8:	add	x1, x1, #0x8a8
    48fc:	add	x0, x0, #0x8c0
    4900:	mov	w2, #0x2f                  	// #47
    4904:	bl	1900 <__assert_fail@plt>

0000000000004908 <td_thr_tlsbase@@GLIBC_2.17>:
    4908:	stp	x29, x30, [sp, #-176]!
    490c:	mov	x29, sp
    4910:	stp	x21, x22, [sp, #32]
    4914:	adrp	x21, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    4918:	ldr	x3, [x21, #4048]
    491c:	stp	x19, x20, [sp, #16]
    4920:	mov	x19, x0
    4924:	ldr	x0, [x3]
    4928:	str	x0, [x29, #168]
    492c:	mov	x0, #0x0                   	// #0
    4930:	stp	x23, x24, [sp, #48]
    4934:	mov	w0, #0x17                  	// #23
    4938:	stp	x25, x26, [sp, #64]
    493c:	stp	x27, x28, [sp, #80]
    4940:	str	x2, [x29, #104]
    4944:	cbz	x1, 4a00 <td_thr_tlsbase@@GLIBC_2.17+0xf8>
    4948:	ldp	x27, x0, [x19]
    494c:	str	x0, [x29, #96]
    4950:	mov	x20, x1
    4954:	cbz	x0, 4a74 <td_thr_tlsbase@@GLIBC_2.17+0x16c>
    4958:	ldr	x4, [x27, #536]
    495c:	cbz	x4, 4aa8 <td_thr_tlsbase@@GLIBC_2.17+0x1a0>
    4960:	cmn	x4, #0x1
    4964:	b.eq	4a40 <td_thr_tlsbase@@GLIBC_2.17+0x138>  // b.none
    4968:	add	x22, x29, #0x98
    496c:	add	x1, x27, #0x22c
    4970:	mov	x5, x22
    4974:	mov	x0, x27
    4978:	mov	x3, #0x0                   	// #0
    497c:	mov	w2, #0x34                  	// #52
    4980:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    4984:	cbnz	w0, 4a00 <td_thr_tlsbase@@GLIBC_2.17+0xf8>
    4988:	ldr	x28, [x29, #152]
    498c:	add	x26, x27, #0x250
    4990:	add	x25, x27, #0x25c
    4994:	mov	x23, #0x0                   	// #0
    4998:	cbnz	x28, 49dc <td_thr_tlsbase@@GLIBC_2.17+0xd4>
    499c:	b	4a6c <td_thr_tlsbase@@GLIBC_2.17+0x164>
    49a0:	ldr	x6, [x29, #152]
    49a4:	add	x24, x6, x23
    49a8:	cmp	x20, x24
    49ac:	b.cc	4acc <td_thr_tlsbase@@GLIBC_2.17+0x1c4>  // b.lo, b.ul, b.last
    49b0:	mov	x4, x28
    49b4:	mov	x5, x22
    49b8:	mov	x1, x25
    49bc:	mov	x0, x27
    49c0:	mov	x3, #0x0                   	// #0
    49c4:	mov	w2, #0x39                  	// #57
    49c8:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    49cc:	cbnz	w0, 4a00 <td_thr_tlsbase@@GLIBC_2.17+0xf8>
    49d0:	ldr	x28, [x29, #152]
    49d4:	cbz	x28, 4a6c <td_thr_tlsbase@@GLIBC_2.17+0x164>
    49d8:	mov	x23, x24
    49dc:	mov	x5, x22
    49e0:	mov	x4, x28
    49e4:	mov	x1, x26
    49e8:	mov	x0, x27
    49ec:	mov	x3, #0x0                   	// #0
    49f0:	mov	w2, #0x38                  	// #56
    49f4:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    49f8:	cbz	w0, 49a0 <td_thr_tlsbase@@GLIBC_2.17+0x98>
    49fc:	nop
    4a00:	ldr	x21, [x21, #4048]
    4a04:	ldr	x2, [x29, #168]
    4a08:	ldr	x1, [x21]
    4a0c:	eor	x1, x2, x1
    4a10:	cbnz	x1, 4cd4 <td_thr_tlsbase@@GLIBC_2.17+0x3cc>
    4a14:	mov	sp, x29
    4a18:	ldp	x19, x20, [sp, #16]
    4a1c:	ldp	x21, x22, [sp, #32]
    4a20:	ldp	x23, x24, [sp, #48]
    4a24:	ldp	x25, x26, [sp, #64]
    4a28:	ldp	x27, x28, [sp, #80]
    4a2c:	ldp	x29, x30, [sp], #176
    4a30:	ret
    4a34:	mov	x0, #0xffffffffffffffff    	// #-1
    4a38:	str	x0, [x27, #536]
    4a3c:	nop
    4a40:	ldr	x4, [x27, #568]
    4a44:	cbz	x4, 4c48 <td_thr_tlsbase@@GLIBC_2.17+0x340>
    4a48:	add	x22, x29, #0x98
    4a4c:	add	x1, x27, #0x240
    4a50:	mov	x5, x22
    4a54:	mov	x0, x27
    4a58:	mov	x3, #0x0                   	// #0
    4a5c:	mov	w2, #0x36                  	// #54
    4a60:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    4a64:	cbz	w0, 4988 <td_thr_tlsbase@@GLIBC_2.17+0x80>
    4a68:	b	4a00 <td_thr_tlsbase@@GLIBC_2.17+0xf8>
    4a6c:	mov	w0, #0x1                   	// #1
    4a70:	b	4a00 <td_thr_tlsbase@@GLIBC_2.17+0xf8>
    4a74:	ldr	x0, [x27, #16]
    4a78:	bl	1830 <ps_getpid@plt>
    4a7c:	mov	w1, w0
    4a80:	add	x2, x29, #0x98
    4a84:	mov	x0, x27
    4a88:	bl	1e70 <td_ta_map_id2thr@@GLIBC_2.17+0x98>
    4a8c:	cbnz	w0, 4c70 <td_thr_tlsbase@@GLIBC_2.17+0x368>
    4a90:	ldr	x0, [x29, #160]
    4a94:	str	x0, [x29, #96]
    4a98:	cbz	x0, 4c70 <td_thr_tlsbase@@GLIBC_2.17+0x368>
    4a9c:	ldr	x27, [x19]
    4aa0:	ldr	x4, [x27, #536]
    4aa4:	cbnz	x4, 4960 <td_thr_tlsbase@@GLIBC_2.17+0x58>
    4aa8:	ldr	x0, [x27, #16]
    4aac:	adrp	x1, 6000 <td_thr_tls_get_addr@@GLIBC_2.17+0x1328>
    4ab0:	add	x3, x27, #0x218
    4ab4:	add	x1, x1, #0x198
    4ab8:	mov	w2, #0x32                  	// #50
    4abc:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    4ac0:	cbnz	w0, 4a34 <td_thr_tlsbase@@GLIBC_2.17+0x12c>
    4ac4:	ldr	x4, [x27, #536]
    4ac8:	b	4960 <td_thr_tlsbase@@GLIBC_2.17+0x58>
    4acc:	sub	x3, x20, x23
    4ad0:	mov	x4, x22
    4ad4:	add	x1, x27, #0x268
    4ad8:	mov	x0, x27
    4adc:	mov	w2, #0x3a                  	// #58
    4ae0:	str	x28, [x29, #152]
    4ae4:	bl	4e48 <td_thr_tls_get_addr@@GLIBC_2.17+0x170>
    4ae8:	cbnz	w0, 4a00 <td_thr_tlsbase@@GLIBC_2.17+0xf8>
    4aec:	ldr	x0, [x19]
    4af0:	ldr	x1, [x29, #152]
    4af4:	str	x1, [x29, #136]
    4af8:	ldr	w3, [x0, #628]
    4afc:	cbnz	w3, 4b1c <td_thr_tlsbase@@GLIBC_2.17+0x214>
    4b00:	add	x1, x0, #0x274
    4b04:	mov	w2, #0x3b                  	// #59
    4b08:	bl	4d88 <td_thr_tls_get_addr@@GLIBC_2.17+0xb0>
    4b0c:	cbnz	w0, 4a00 <td_thr_tlsbase@@GLIBC_2.17+0xf8>
    4b10:	ldr	x0, [x19]
    4b14:	ldr	x1, [x29, #136]
    4b18:	ldr	w3, [x0, #628]
    4b1c:	mov	w3, w3
    4b20:	add	x2, x3, #0xf
    4b24:	ldr	x0, [x0, #16]
    4b28:	and	x2, x2, #0x1fffffff0
    4b2c:	sub	sp, sp, x2
    4b30:	mov	x26, sp
    4b34:	mov	x2, x26
    4b38:	bl	18e0 <ps_pdread@plt>
    4b3c:	cbnz	w0, 4a6c <td_thr_tlsbase@@GLIBC_2.17+0x164>
    4b40:	ldr	x0, [x19]
    4b44:	add	x5, x29, #0x90
    4b48:	mov	x4, x26
    4b4c:	mov	x3, #0x0                   	// #0
    4b50:	add	x1, x0, #0x284
    4b54:	mov	w2, #0x3d                  	// #61
    4b58:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    4b5c:	cbnz	w0, 4a00 <td_thr_tlsbase@@GLIBC_2.17+0xf8>
    4b60:	ldr	x0, [x29, #144]
    4b64:	cbz	x0, 4a6c <td_thr_tlsbase@@GLIBC_2.17+0x164>
    4b68:	ldr	x0, [x19]
    4b6c:	add	x25, x29, #0x88
    4b70:	mov	x4, x26
    4b74:	mov	x5, x25
    4b78:	add	x1, x0, #0x278
    4b7c:	mov	x3, #0x0                   	// #0
    4b80:	mov	w2, #0x3c                  	// #60
    4b84:	bl	5218 <td_thr_tls_get_addr@@GLIBC_2.17+0x540>
    4b88:	cbnz	w0, 4a00 <td_thr_tlsbase@@GLIBC_2.17+0xf8>
    4b8c:	ldr	x0, [x19]
    4b90:	add	x5, x29, #0x70
    4b94:	ldr	x4, [x29, #96]
    4b98:	add	x1, x0, #0x208
    4b9c:	mov	x3, #0x0                   	// #0
    4ba0:	mov	w2, #0x30                  	// #48
    4ba4:	ldr	x26, [x29, #136]
    4ba8:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    4bac:	cbnz	w0, 4a00 <td_thr_tlsbase@@GLIBC_2.17+0xf8>
    4bb0:	ldr	x0, [x19]
    4bb4:	mov	x4, x22
    4bb8:	ldr	x5, [x29, #112]
    4bbc:	add	x1, x0, #0x1e4
    4bc0:	mov	x3, #0x0                   	// #0
    4bc4:	mov	w2, #0x2d                  	// #45
    4bc8:	str	x5, [x29, #152]
    4bcc:	bl	4e48 <td_thr_tls_get_addr@@GLIBC_2.17+0x170>
    4bd0:	cbnz	w0, 4a00 <td_thr_tlsbase@@GLIBC_2.17+0xf8>
    4bd4:	ldr	x0, [x19]
    4bd8:	mov	x5, x25
    4bdc:	ldr	x4, [x29, #152]
    4be0:	add	x1, x0, #0x1fc
    4be4:	mov	x3, #0x0                   	// #0
    4be8:	mov	w2, #0x2f                  	// #47
    4bec:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    4bf0:	cbnz	w0, 4a00 <td_thr_tlsbase@@GLIBC_2.17+0xf8>
    4bf4:	ldr	x1, [x29, #136]
    4bf8:	ldr	x0, [x19]
    4bfc:	cmp	x26, x1
    4c00:	b.ls	4c78 <td_thr_tlsbase@@GLIBC_2.17+0x370>  // b.plast
    4c04:	ldr	x4, [x29, #144]
    4c08:	mov	x5, x25
    4c0c:	add	x1, x0, #0x1d8
    4c10:	mov	x3, #0x0                   	// #0
    4c14:	mov	w2, #0x2c                  	// #44
    4c18:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    4c1c:	cbnz	w0, 4a00 <td_thr_tlsbase@@GLIBC_2.17+0xf8>
    4c20:	ldr	x1, [x29, #136]
    4c24:	add	x2, x1, #0x1
    4c28:	cmp	x2, #0x1
    4c2c:	b.ls	4c70 <td_thr_tlsbase@@GLIBC_2.17+0x368>  // b.plast
    4c30:	ldr	x2, [x29, #96]
    4c34:	add	x1, x1, #0x700
    4c38:	add	x24, x2, x1
    4c3c:	ldr	x1, [x29, #104]
    4c40:	str	x24, [x1]
    4c44:	b	4a00 <td_thr_tlsbase@@GLIBC_2.17+0xf8>
    4c48:	ldr	x0, [x27, #16]
    4c4c:	mov	x1, #0x0                   	// #0
    4c50:	add	x3, x27, #0x238
    4c54:	mov	w2, #0x35                  	// #53
    4c58:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    4c5c:	mov	w1, w0
    4c60:	mov	w0, #0x1                   	// #1
    4c64:	cbnz	w1, 4a00 <td_thr_tlsbase@@GLIBC_2.17+0xf8>
    4c68:	ldr	x4, [x27, #568]
    4c6c:	b	4a48 <td_thr_tlsbase@@GLIBC_2.17+0x140>
    4c70:	mov	w0, #0x15                  	// #21
    4c74:	b	4a00 <td_thr_tlsbase@@GLIBC_2.17+0xf8>
    4c78:	ldr	x5, [x29, #112]
    4c7c:	mov	x3, x20
    4c80:	add	x4, x29, #0x78
    4c84:	add	x1, x0, #0x1e4
    4c88:	mov	w2, #0x2d                  	// #45
    4c8c:	str	x5, [x29, #120]
    4c90:	bl	4e48 <td_thr_tls_get_addr@@GLIBC_2.17+0x170>
    4c94:	cbnz	w0, 4a00 <td_thr_tlsbase@@GLIBC_2.17+0xf8>
    4c98:	ldr	x0, [x19]
    4c9c:	add	x5, x29, #0x80
    4ca0:	ldr	x4, [x29, #120]
    4ca4:	add	x1, x0, #0x1f0
    4ca8:	mov	x3, #0x0                   	// #0
    4cac:	mov	w2, #0x2e                  	// #46
    4cb0:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    4cb4:	cbnz	w0, 4a00 <td_thr_tlsbase@@GLIBC_2.17+0xf8>
    4cb8:	ldr	x1, [x29, #128]
    4cbc:	tbnz	w1, #0, 4ccc <td_thr_tlsbase@@GLIBC_2.17+0x3c4>
    4cc0:	ldr	x2, [x29, #104]
    4cc4:	str	x1, [x2]
    4cc8:	b	4a00 <td_thr_tlsbase@@GLIBC_2.17+0xf8>
    4ccc:	ldr	x0, [x19]
    4cd0:	b	4c04 <td_thr_tlsbase@@GLIBC_2.17+0x2fc>
    4cd4:	bl	1880 <__stack_chk_fail@plt>

0000000000004cd8 <td_thr_tls_get_addr@@GLIBC_2.17>:
    4cd8:	stp	x29, x30, [sp, #-64]!
    4cdc:	mov	x4, x1
    4ce0:	mov	x29, sp
    4ce4:	stp	x19, x20, [sp, #16]
    4ce8:	adrp	x19, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    4cec:	mov	x20, x0
    4cf0:	ldr	x5, [x19, #4048]
    4cf4:	stp	x21, x22, [sp, #32]
    4cf8:	mov	x22, x2
    4cfc:	ldr	x0, [x0]
    4d00:	ldr	x2, [x5]
    4d04:	str	x2, [sp, #56]
    4d08:	mov	x2, #0x0                   	// #0
    4d0c:	mov	x21, x3
    4d10:	add	x5, sp, #0x30
    4d14:	add	x1, x0, #0x1cc
    4d18:	mov	x3, #0x0                   	// #0
    4d1c:	mov	w2, #0x2b                  	// #43
    4d20:	bl	4f80 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a8>
    4d24:	cmp	w0, #0xe
    4d28:	b.eq	4d78 <td_thr_tls_get_addr@@GLIBC_2.17+0xa0>  // b.none
    4d2c:	cbz	w0, 4d54 <td_thr_tls_get_addr@@GLIBC_2.17+0x7c>
    4d30:	ldr	x19, [x19, #4048]
    4d34:	ldr	x2, [sp, #56]
    4d38:	ldr	x1, [x19]
    4d3c:	eor	x1, x2, x1
    4d40:	cbnz	x1, 4d80 <td_thr_tls_get_addr@@GLIBC_2.17+0xa8>
    4d44:	ldp	x19, x20, [sp, #16]
    4d48:	ldp	x21, x22, [sp, #32]
    4d4c:	ldp	x29, x30, [sp], #64
    4d50:	ret
    4d54:	ldr	x1, [sp, #48]
    4d58:	mov	x0, x20
    4d5c:	mov	x2, x21
    4d60:	bl	18c0 <td_thr_tlsbase@plt>
    4d64:	cbnz	w0, 4d30 <td_thr_tls_get_addr@@GLIBC_2.17+0x58>
    4d68:	ldr	x2, [x21]
    4d6c:	add	x2, x2, x22
    4d70:	str	x2, [x21]
    4d74:	b	4d30 <td_thr_tls_get_addr@@GLIBC_2.17+0x58>
    4d78:	mov	w0, #0x10                  	// #16
    4d7c:	b	4d30 <td_thr_tls_get_addr@@GLIBC_2.17+0x58>
    4d80:	bl	1880 <__stack_chk_fail@plt>
    4d84:	nop
    4d88:	stp	x29, x30, [sp, #-64]!
    4d8c:	mov	x29, sp
    4d90:	stp	x19, x20, [sp, #16]
    4d94:	adrp	x19, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    4d98:	mov	x20, x1
    4d9c:	ldr	x3, [x19, #4048]
    4da0:	ldr	w1, [x1]
    4da4:	ldr	x4, [x3]
    4da8:	str	x4, [sp, #56]
    4dac:	mov	x4, #0x0                   	// #0
    4db0:	str	x21, [sp, #32]
    4db4:	mov	x21, x0
    4db8:	mov	w0, #0x0                   	// #0
    4dbc:	cbz	w1, 4de4 <td_thr_tls_get_addr@@GLIBC_2.17+0x10c>
    4dc0:	ldr	x19, [x19, #4048]
    4dc4:	ldr	x2, [sp, #56]
    4dc8:	ldr	x1, [x19]
    4dcc:	eor	x1, x2, x1
    4dd0:	cbnz	x1, 4e44 <td_thr_tls_get_addr@@GLIBC_2.17+0x16c>
    4dd4:	ldp	x19, x20, [sp, #16]
    4dd8:	ldr	x21, [sp, #32]
    4ddc:	ldp	x29, x30, [sp], #64
    4de0:	ret
    4de4:	ldr	x0, [x21, #16]
    4de8:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    4dec:	add	x1, x1, #0x3d0
    4df0:	add	x3, sp, #0x30
    4df4:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    4df8:	mov	w1, w0
    4dfc:	cmp	w1, #0x5
    4e00:	mov	w0, #0xe                   	// #14
    4e04:	b.eq	4dc0 <td_thr_tls_get_addr@@GLIBC_2.17+0xe8>  // b.none
    4e08:	cbz	w1, 4e14 <td_thr_tls_get_addr@@GLIBC_2.17+0x13c>
    4e0c:	mov	w0, #0x1                   	// #1
    4e10:	b	4dc0 <td_thr_tls_get_addr@@GLIBC_2.17+0xe8>
    4e14:	ldr	x0, [x21, #16]
    4e18:	mov	x2, x20
    4e1c:	ldr	x1, [sp, #48]
    4e20:	mov	x3, #0x4                   	// #4
    4e24:	bl	18e0 <ps_pdread@plt>
    4e28:	cbnz	w0, 4e0c <td_thr_tls_get_addr@@GLIBC_2.17+0x134>
    4e2c:	ldr	w1, [x20]
    4e30:	tst	w1, #0xff000000
    4e34:	b.eq	4dc0 <td_thr_tls_get_addr@@GLIBC_2.17+0xe8>  // b.none
    4e38:	rev	w1, w1
    4e3c:	str	w1, [x20]
    4e40:	b	4dc0 <td_thr_tls_get_addr@@GLIBC_2.17+0xe8>
    4e44:	bl	1880 <__stack_chk_fail@plt>
    4e48:	stp	x29, x30, [sp, #-80]!
    4e4c:	mov	x29, sp
    4e50:	stp	x21, x22, [sp, #32]
    4e54:	adrp	x21, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    4e58:	mov	x22, x4
    4e5c:	ldr	x5, [x21, #4048]
    4e60:	stp	x19, x20, [sp, #16]
    4e64:	mov	x20, x1
    4e68:	ldr	w1, [x1]
    4e6c:	ldr	x6, [x5]
    4e70:	str	x6, [sp, #72]
    4e74:	mov	x6, #0x0                   	// #0
    4e78:	mov	x19, x3
    4e7c:	cbz	w1, 4ed8 <td_thr_tls_get_addr@@GLIBC_2.17+0x200>
    4e80:	cbz	x19, 4e8c <td_thr_tls_get_addr@@GLIBC_2.17+0x1b4>
    4e84:	ldr	w0, [x20, #4]
    4e88:	cbnz	w0, 4f14 <td_thr_tls_get_addr@@GLIBC_2.17+0x23c>
    4e8c:	rev	w0, w1
    4e90:	tst	w1, #0xff000000
    4e94:	csel	w1, w0, w1, ne  // ne = any
    4e98:	ldrsw	x3, [x20, #8]
    4e9c:	ldr	x2, [x22]
    4ea0:	lsr	w1, w1, #3
    4ea4:	mov	w0, #0x0                   	// #0
    4ea8:	madd	x19, x19, x1, x3
    4eac:	add	x19, x2, x19
    4eb0:	str	x19, [x22]
    4eb4:	ldr	x21, [x21, #4048]
    4eb8:	ldr	x2, [sp, #72]
    4ebc:	ldr	x1, [x21]
    4ec0:	eor	x1, x2, x1
    4ec4:	cbnz	x1, 4f78 <td_thr_tls_get_addr@@GLIBC_2.17+0x2a0>
    4ec8:	ldp	x19, x20, [sp, #16]
    4ecc:	ldp	x21, x22, [sp, #32]
    4ed0:	ldp	x29, x30, [sp], #80
    4ed4:	ret
    4ed8:	str	x23, [sp, #48]
    4edc:	mov	x23, x0
    4ee0:	ldr	x0, [x0, #16]
    4ee4:	adrp	x1, 5000 <td_thr_tls_get_addr@@GLIBC_2.17+0x328>
    4ee8:	add	x1, x1, #0x3d0
    4eec:	add	x3, sp, #0x40
    4ef0:	bl	48c8 <td_symbol_list@@GLIBC_2.17+0x10>
    4ef4:	mov	w1, w0
    4ef8:	cmp	w1, #0x5
    4efc:	mov	w0, #0xe                   	// #14
    4f00:	b.eq	4f68 <td_thr_tls_get_addr@@GLIBC_2.17+0x290>  // b.none
    4f04:	cbz	w1, 4f24 <td_thr_tls_get_addr@@GLIBC_2.17+0x24c>
    4f08:	mov	w0, #0x1                   	// #1
    4f0c:	ldr	x23, [sp, #48]
    4f10:	b	4eb4 <td_thr_tls_get_addr@@GLIBC_2.17+0x1dc>
    4f14:	cmp	x19, w0, uxtw
    4f18:	mov	w0, #0x10                  	// #16
    4f1c:	b.le	4e8c <td_thr_tls_get_addr@@GLIBC_2.17+0x1b4>
    4f20:	b	4eb4 <td_thr_tls_get_addr@@GLIBC_2.17+0x1dc>
    4f24:	ldr	x0, [x23, #16]
    4f28:	mov	x2, x20
    4f2c:	ldr	x1, [sp, #64]
    4f30:	mov	x3, #0xc                   	// #12
    4f34:	bl	18e0 <ps_pdread@plt>
    4f38:	cbnz	w0, 4f08 <td_thr_tls_get_addr@@GLIBC_2.17+0x230>
    4f3c:	ldr	w1, [x20]
    4f40:	mov	w0, #0xf                   	// #15
    4f44:	cbz	w1, 4f68 <td_thr_tls_get_addr@@GLIBC_2.17+0x290>
    4f48:	tst	w1, #0xff000000
    4f4c:	b.eq	4f70 <td_thr_tls_get_addr@@GLIBC_2.17+0x298>  // b.none
    4f50:	ldp	w2, w0, [x20, #4]
    4f54:	ldr	x23, [sp, #48]
    4f58:	rev	w2, w2
    4f5c:	rev	w0, w0
    4f60:	stp	w2, w0, [x20, #4]
    4f64:	b	4e80 <td_thr_tls_get_addr@@GLIBC_2.17+0x1a8>
    4f68:	ldr	x23, [sp, #48]
    4f6c:	b	4eb4 <td_thr_tls_get_addr@@GLIBC_2.17+0x1dc>
    4f70:	ldr	x23, [sp, #48]
    4f74:	b	4e80 <td_thr_tls_get_addr@@GLIBC_2.17+0x1a8>
    4f78:	str	x23, [sp, #48]
    4f7c:	bl	1880 <__stack_chk_fail@plt>
    4f80:	stp	x29, x30, [sp, #-80]!
    4f84:	mov	x29, sp
    4f88:	stp	x19, x20, [sp, #16]
    4f8c:	adrp	x19, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    4f90:	mov	x20, x1
    4f94:	ldr	x6, [x19, #4048]
    4f98:	stp	x21, x22, [sp, #32]
    4f9c:	mov	x21, x5
    4fa0:	ldr	x5, [x6]
    4fa4:	str	x5, [sp, #72]
    4fa8:	mov	x5, #0x0                   	// #0
    4fac:	mov	x22, x0
    4fb0:	str	x4, [sp, #56]
    4fb4:	add	x4, sp, #0x38
    4fb8:	bl	4e48 <td_thr_tls_get_addr@@GLIBC_2.17+0x170>
    4fbc:	cbnz	w0, 5048 <td_thr_tls_get_addr@@GLIBC_2.17+0x370>
    4fc0:	ldr	w1, [x20]
    4fc4:	mov	w0, #0x8000000             	// #134217728
    4fc8:	cmp	w1, #0x8
    4fcc:	ccmp	w1, w0, #0x4, ne  // ne = any
    4fd0:	b.eq	5024 <td_thr_tls_get_addr@@GLIBC_2.17+0x34c>  // b.none
    4fd4:	cmp	w1, #0x20
    4fd8:	b.eq	506c <td_thr_tls_get_addr@@GLIBC_2.17+0x394>  // b.none
    4fdc:	cmp	w1, #0x40
    4fe0:	b.eq	508c <td_thr_tls_get_addr@@GLIBC_2.17+0x3b4>  // b.none
    4fe4:	mov	w0, #0x20000000            	// #536870912
    4fe8:	cmp	w1, w0
    4fec:	b.eq	50ac <td_thr_tls_get_addr@@GLIBC_2.17+0x3d4>  // b.none
    4ff0:	mov	w2, #0x40000000            	// #1073741824
    4ff4:	mov	w0, #0xf                   	// #15
    4ff8:	cmp	w1, w2
    4ffc:	b.ne	5048 <td_thr_tls_get_addr@@GLIBC_2.17+0x370>  // b.any
    5000:	ldr	x0, [x22, #16]
    5004:	add	x2, sp, #0x40
    5008:	ldr	x1, [sp, #56]
    500c:	mov	x3, #0x8                   	// #8
    5010:	bl	18e0 <ps_pdread@plt>
    5014:	ldr	x1, [sp, #64]
    5018:	rev	x1, x1
    501c:	str	x1, [x21]
    5020:	b	5040 <td_thr_tls_get_addr@@GLIBC_2.17+0x368>
    5024:	ldr	x0, [x22, #16]
    5028:	add	x2, sp, #0x40
    502c:	ldr	x1, [sp, #56]
    5030:	mov	x3, #0x1                   	// #1
    5034:	bl	18e0 <ps_pdread@plt>
    5038:	ldrb	w1, [sp, #64]
    503c:	str	x1, [x21]
    5040:	cmp	w0, #0x0
    5044:	cset	w0, ne  // ne = any
    5048:	ldr	x19, [x19, #4048]
    504c:	ldr	x2, [sp, #72]
    5050:	ldr	x1, [x19]
    5054:	eor	x1, x2, x1
    5058:	cbnz	x1, 50d0 <td_thr_tls_get_addr@@GLIBC_2.17+0x3f8>
    505c:	ldp	x19, x20, [sp, #16]
    5060:	ldp	x21, x22, [sp, #32]
    5064:	ldp	x29, x30, [sp], #80
    5068:	ret
    506c:	ldr	x0, [x22, #16]
    5070:	add	x2, sp, #0x40
    5074:	ldr	x1, [sp, #56]
    5078:	mov	x3, #0x4                   	// #4
    507c:	bl	18e0 <ps_pdread@plt>
    5080:	ldr	w1, [sp, #64]
    5084:	str	x1, [x21]
    5088:	b	5040 <td_thr_tls_get_addr@@GLIBC_2.17+0x368>
    508c:	ldr	x0, [x22, #16]
    5090:	add	x2, sp, #0x40
    5094:	ldr	x1, [sp, #56]
    5098:	mov	x3, #0x8                   	// #8
    509c:	bl	18e0 <ps_pdread@plt>
    50a0:	ldr	x1, [sp, #64]
    50a4:	str	x1, [x21]
    50a8:	b	5040 <td_thr_tls_get_addr@@GLIBC_2.17+0x368>
    50ac:	ldr	x0, [x22, #16]
    50b0:	add	x2, sp, #0x40
    50b4:	ldr	x1, [sp, #56]
    50b8:	mov	x3, #0x4                   	// #4
    50bc:	bl	18e0 <ps_pdread@plt>
    50c0:	ldr	w1, [sp, #64]
    50c4:	rev	w1, w1
    50c8:	str	x1, [x21]
    50cc:	b	5040 <td_thr_tls_get_addr@@GLIBC_2.17+0x368>
    50d0:	bl	1880 <__stack_chk_fail@plt>
    50d4:	nop
    50d8:	stp	x29, x30, [sp, #-80]!
    50dc:	mov	x29, sp
    50e0:	stp	x19, x20, [sp, #16]
    50e4:	adrp	x19, 17000 <td_thr_tls_get_addr@@GLIBC_2.17+0x12328>
    50e8:	mov	x20, x1
    50ec:	ldr	x6, [x19, #4048]
    50f0:	stp	x21, x22, [sp, #32]
    50f4:	mov	x22, x5
    50f8:	ldr	x5, [x6]
    50fc:	str	x5, [sp, #72]
    5100:	mov	x5, #0x0                   	// #0
    5104:	mov	x21, x0
    5108:	str	x4, [sp, #56]
    510c:	add	x4, sp, #0x38
    5110:	bl	4e48 <td_thr_tls_get_addr@@GLIBC_2.17+0x170>
    5114:	cbnz	w0, 5198 <td_thr_tls_get_addr@@GLIBC_2.17+0x4c0>
    5118:	ldr	w1, [x20]
    511c:	mov	w0, #0x8000000             	// #134217728
    5120:	cmp	w1, #0x8
    5124:	ccmp	w1, w0, #0x4, ne  // ne = any
    5128:	b.eq	5178 <td_thr_tls_get_addr@@GLIBC_2.17+0x4a0>  // b.none
    512c:	cmp	w1, #0x20
    5130:	b.eq	51bc <td_thr_tls_get_addr@@GLIBC_2.17+0x4e4>  // b.none
    5134:	cmp	w1, #0x40
    5138:	b.eq	51d8 <td_thr_tls_get_addr@@GLIBC_2.17+0x500>  // b.none
    513c:	mov	w0, #0x20000000            	// #536870912
    5140:	cmp	w1, w0
    5144:	b.eq	51f4 <td_thr_tls_get_addr@@GLIBC_2.17+0x51c>  // b.none
    5148:	mov	w2, #0x40000000            	// #1073741824
    514c:	mov	w0, #0xf                   	// #15
    5150:	cmp	w1, w2
    5154:	b.ne	5198 <td_thr_tls_get_addr@@GLIBC_2.17+0x4c0>  // b.any
    5158:	ldr	x0, [x21, #16]
    515c:	rev	x5, x22
    5160:	ldr	x1, [sp, #56]
    5164:	add	x2, sp, #0x40
    5168:	mov	x3, #0x8                   	// #8
    516c:	str	x5, [sp, #64]
    5170:	bl	17f0 <ps_pdwrite@plt>
    5174:	b	5190 <td_thr_tls_get_addr@@GLIBC_2.17+0x4b8>
    5178:	ldr	x0, [x21, #16]
    517c:	add	x2, sp, #0x40
    5180:	ldr	x1, [sp, #56]
    5184:	mov	x3, #0x1                   	// #1
    5188:	strb	w22, [sp, #64]
    518c:	bl	17f0 <ps_pdwrite@plt>
    5190:	cmp	w0, #0x0
    5194:	cset	w0, ne  // ne = any
    5198:	ldr	x19, [x19, #4048]
    519c:	ldr	x2, [sp, #72]
    51a0:	ldr	x1, [x19]
    51a4:	eor	x1, x2, x1
    51a8:	cbnz	x1, 5214 <td_thr_tls_get_addr@@GLIBC_2.17+0x53c>
    51ac:	ldp	x19, x20, [sp, #16]
    51b0:	ldp	x21, x22, [sp, #32]
    51b4:	ldp	x29, x30, [sp], #80
    51b8:	ret
    51bc:	ldr	x0, [x21, #16]
    51c0:	add	x2, sp, #0x40
    51c4:	ldr	x1, [sp, #56]
    51c8:	mov	x3, #0x4                   	// #4
    51cc:	str	w22, [sp, #64]
    51d0:	bl	17f0 <ps_pdwrite@plt>
    51d4:	b	5190 <td_thr_tls_get_addr@@GLIBC_2.17+0x4b8>
    51d8:	ldr	x0, [x21, #16]
    51dc:	add	x2, sp, #0x40
    51e0:	ldr	x1, [sp, #56]
    51e4:	mov	x3, #0x8                   	// #8
    51e8:	str	x22, [sp, #64]
    51ec:	bl	17f0 <ps_pdwrite@plt>
    51f0:	b	5190 <td_thr_tls_get_addr@@GLIBC_2.17+0x4b8>
    51f4:	ldr	x0, [x21, #16]
    51f8:	rev	w5, w22
    51fc:	ldr	x1, [sp, #56]
    5200:	add	x2, sp, #0x40
    5204:	mov	x3, #0x4                   	// #4
    5208:	str	w5, [sp, #64]
    520c:	bl	17f0 <ps_pdwrite@plt>
    5210:	b	5190 <td_thr_tls_get_addr@@GLIBC_2.17+0x4b8>
    5214:	bl	1880 <__stack_chk_fail@plt>
    5218:	stp	x29, x30, [sp, #-48]!
    521c:	mov	x29, sp
    5220:	stp	x19, x20, [sp, #16]
    5224:	mov	x20, x5
    5228:	mov	x19, x1
    522c:	str	x4, [sp, #40]
    5230:	add	x4, sp, #0x28
    5234:	bl	4e48 <td_thr_tls_get_addr@@GLIBC_2.17+0x170>
    5238:	cbnz	w0, 525c <td_thr_tls_get_addr@@GLIBC_2.17+0x584>
    523c:	ldr	w1, [x19]
    5240:	mov	w2, #0x8000000             	// #134217728
    5244:	cmp	w1, #0x8
    5248:	ccmp	w1, w2, #0x4, ne  // ne = any
    524c:	b.ne	5268 <td_thr_tls_get_addr@@GLIBC_2.17+0x590>  // b.any
    5250:	ldr	x1, [sp, #40]
    5254:	ldrb	w1, [x1]
    5258:	str	x1, [x20]
    525c:	ldp	x19, x20, [sp, #16]
    5260:	ldp	x29, x30, [sp], #48
    5264:	ret
    5268:	cmp	w1, #0x20
    526c:	b.eq	52a4 <td_thr_tls_get_addr@@GLIBC_2.17+0x5cc>  // b.none
    5270:	cmp	w1, #0x40
    5274:	b.eq	52b4 <td_thr_tls_get_addr@@GLIBC_2.17+0x5dc>  // b.none
    5278:	mov	w2, #0x20000000            	// #536870912
    527c:	cmp	w1, w2
    5280:	b.eq	52c4 <td_thr_tls_get_addr@@GLIBC_2.17+0x5ec>  // b.none
    5284:	mov	w2, #0x40000000            	// #1073741824
    5288:	cmp	w1, w2
    528c:	b.ne	52d8 <td_thr_tls_get_addr@@GLIBC_2.17+0x600>  // b.any
    5290:	ldr	x1, [sp, #40]
    5294:	ldr	x1, [x1]
    5298:	rev	x1, x1
    529c:	str	x1, [x20]
    52a0:	b	525c <td_thr_tls_get_addr@@GLIBC_2.17+0x584>
    52a4:	ldr	x1, [sp, #40]
    52a8:	ldr	w1, [x1]
    52ac:	str	x1, [x20]
    52b0:	b	525c <td_thr_tls_get_addr@@GLIBC_2.17+0x584>
    52b4:	ldr	x1, [sp, #40]
    52b8:	ldr	x1, [x1]
    52bc:	str	x1, [x20]
    52c0:	b	525c <td_thr_tls_get_addr@@GLIBC_2.17+0x584>
    52c4:	ldr	x1, [sp, #40]
    52c8:	ldr	w1, [x1]
    52cc:	rev	w1, w1
    52d0:	str	x1, [x20]
    52d4:	b	525c <td_thr_tls_get_addr@@GLIBC_2.17+0x584>
    52d8:	mov	w0, #0xf                   	// #15
    52dc:	b	525c <td_thr_tls_get_addr@@GLIBC_2.17+0x584>
    52e0:	stp	x29, x30, [sp, #-48]!
    52e4:	mov	x29, sp
    52e8:	stp	x19, x20, [sp, #16]
    52ec:	mov	x20, x5
    52f0:	mov	x19, x1
    52f4:	str	x4, [sp, #40]
    52f8:	add	x4, sp, #0x28
    52fc:	bl	4e48 <td_thr_tls_get_addr@@GLIBC_2.17+0x170>
    5300:	cbnz	w0, 5320 <td_thr_tls_get_addr@@GLIBC_2.17+0x648>
    5304:	ldr	w1, [x19]
    5308:	mov	w2, #0x8000000             	// #134217728
    530c:	cmp	w1, #0x8
    5310:	ccmp	w1, w2, #0x4, ne  // ne = any
    5314:	b.ne	532c <td_thr_tls_get_addr@@GLIBC_2.17+0x654>  // b.any
    5318:	ldr	x1, [sp, #40]
    531c:	strb	w20, [x1]
    5320:	ldp	x19, x20, [sp, #16]
    5324:	ldp	x29, x30, [sp], #48
    5328:	ret
    532c:	cmp	w1, #0x20
    5330:	b.eq	5364 <td_thr_tls_get_addr@@GLIBC_2.17+0x68c>  // b.none
    5334:	cmp	w1, #0x40
    5338:	b.eq	5370 <td_thr_tls_get_addr@@GLIBC_2.17+0x698>  // b.none
    533c:	mov	w2, #0x20000000            	// #536870912
    5340:	cmp	w1, w2
    5344:	b.eq	537c <td_thr_tls_get_addr@@GLIBC_2.17+0x6a4>  // b.none
    5348:	mov	w2, #0x40000000            	// #1073741824
    534c:	cmp	w1, w2
    5350:	b.ne	538c <td_thr_tls_get_addr@@GLIBC_2.17+0x6b4>  // b.any
    5354:	ldr	x1, [sp, #40]
    5358:	rev	x5, x20
    535c:	str	x5, [x1]
    5360:	b	5320 <td_thr_tls_get_addr@@GLIBC_2.17+0x648>
    5364:	ldr	x1, [sp, #40]
    5368:	str	w20, [x1]
    536c:	b	5320 <td_thr_tls_get_addr@@GLIBC_2.17+0x648>
    5370:	ldr	x1, [sp, #40]
    5374:	str	x20, [x1]
    5378:	b	5320 <td_thr_tls_get_addr@@GLIBC_2.17+0x648>
    537c:	ldr	x1, [sp, #40]
    5380:	rev	w5, w20
    5384:	str	w5, [x1]
    5388:	b	5320 <td_thr_tls_get_addr@@GLIBC_2.17+0x648>
    538c:	mov	w0, #0xf                   	// #15
    5390:	b	5320 <td_thr_tls_get_addr@@GLIBC_2.17+0x648>

Disassembly of section .fini:

0000000000005394 <.fini>:
    5394:	stp	x29, x30, [sp, #-16]!
    5398:	mov	x29, sp
    539c:	ldp	x29, x30, [sp], #16
    53a0:	ret
