$date
	Sat May 31 17:06:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! out $end
$var reg 1 " inA $end
$var reg 1 # inB $end
$var reg 1 $ sel $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
1"
0!
$end
#1
1!
1$
#2
1#
0$
0"
#3
0!
1$
#4
