--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Org-Sword.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10218 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.111ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_39 (SLICE_X64Y58.A4), 127 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.704ns (Levels of Logic = 6)
  Clock Path Skew:      -0.372ns (0.989 - 1.361)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO15  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X64Y41.B2      net (fanout=1)        0.984   ram_data_out<15>
    SLICE_X64Y41.B       Tilo                  0.043   Data_in<15>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X64Y41.C6      net (fanout=3)        0.113   Data_in<15>
    SLICE_X64Y41.CMUX    Tilo                  0.239   Data_in<15>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X66Y49.B2      net (fanout=13)       0.961   Disp_num<15>
    SLICE_X66Y49.B       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_28
                                                       U6/SM1/HTS4/MSEG/XLXI_6
    SLICE_X68Y52.D1      net (fanout=2)        0.646   U6/SM1/HTS4/MSEG/XLXN_26
    SLICE_X68Y52.D       Tilo                  0.043   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X64Y58.B4      net (fanout=1)        0.566   U6/XLXN_390<39>
    SLICE_X64Y58.B       Tilo                  0.043   U6/M2/buffer<40>
                                                       U6/M2/mux9611
    SLICE_X64Y58.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X64Y58.CLK     Tas                  -0.021   U6/M2/buffer<40>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.704ns (2.190ns logic, 3.514ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.591ns (Levels of Logic = 6)
  Clock Path Skew:      -0.372ns (0.989 - 1.361)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO14  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y37.B5      net (fanout=1)        0.771   ram_data_out<14>
    SLICE_X65Y37.B       Tilo                  0.043   Data_in<14>
                                                       U4/Mmux_Cpu_data4bus61
    SLICE_X65Y37.C6      net (fanout=3)        0.104   Data_in<14>
    SLICE_X65Y37.CMUX    Tilo                  0.244   Data_in<14>
                                                       U5/MUX1_DispData/Mmux_o_35
                                                       U5/MUX1_DispData/Mmux_o_2_f7_4
    SLICE_X66Y49.B1      net (fanout=13)       1.065   Disp_num<14>
    SLICE_X66Y49.B       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_28
                                                       U6/SM1/HTS4/MSEG/XLXI_6
    SLICE_X68Y52.D1      net (fanout=2)        0.646   U6/SM1/HTS4/MSEG/XLXN_26
    SLICE_X68Y52.D       Tilo                  0.043   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X64Y58.B4      net (fanout=1)        0.566   U6/XLXN_390<39>
    SLICE_X64Y58.B       Tilo                  0.043   U6/M2/buffer<40>
                                                       U6/M2/mux9611
    SLICE_X64Y58.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X64Y58.CLK     Tas                  -0.021   U6/M2/buffer<40>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.591ns (2.195ns logic, 3.396ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.511ns (Levels of Logic = 6)
  Clock Path Skew:      -0.372ns (0.989 - 1.361)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO15  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X64Y41.B2      net (fanout=1)        0.984   ram_data_out<15>
    SLICE_X64Y41.B       Tilo                  0.043   Data_in<15>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X64Y41.C6      net (fanout=3)        0.113   Data_in<15>
    SLICE_X64Y41.CMUX    Tilo                  0.239   Data_in<15>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X65Y51.C1      net (fanout=13)       0.848   Disp_num<15>
    SLICE_X65Y51.C       Tilo                  0.043   U6/XLXN_390<34>
                                                       U6/SM1/HTS4/MSEG/XLXI_7
    SLICE_X68Y52.D2      net (fanout=2)        0.566   U6/SM1/HTS4/MSEG/XLXN_27
    SLICE_X68Y52.D       Tilo                  0.043   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X64Y58.B4      net (fanout=1)        0.566   U6/XLXN_390<39>
    SLICE_X64Y58.B       Tilo                  0.043   U6/M2/buffer<40>
                                                       U6/M2/mux9611
    SLICE_X64Y58.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X64Y58.CLK     Tas                  -0.021   U6/M2/buffer<40>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.511ns (2.190ns logic, 3.321ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_52 (SLICE_X64Y54.C5), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.696ns (Levels of Logic = 7)
  Clock Path Skew:      -0.370ns (0.991 - 1.361)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO7   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X67Y37.B1      net (fanout=1)        0.980   ram_data_out<7>
    SLICE_X67Y37.B       Tilo                  0.043   Data_in<7>
                                                       U4/Mmux_Cpu_data4bus301
    SLICE_X67Y37.C6      net (fanout=3)        0.105   Data_in<7>
    SLICE_X67Y37.CMUX    Tilo                  0.244   Data_in<7>
                                                       U5/MUX1_DispData/Mmux_o_329
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X66Y49.A2      net (fanout=13)       0.838   Disp_num<7>
    SLICE_X66Y49.A       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_28
                                                       U6/SM1/HTS6/MSEG/XLXI_6
    SLICE_X66Y50.B2      net (fanout=2)        0.552   U6/SM1/HTS6/MSEG/XLXN_26
    SLICE_X66Y50.B       Tilo                  0.043   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X66Y50.A4      net (fanout=1)        0.244   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X66Y50.A       Tilo                  0.043   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X64Y54.D2      net (fanout=1)        0.577   U6/XLXN_390<52>
    SLICE_X64Y54.D       Tilo                  0.043   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X64Y54.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X64Y54.CLK     Tas                  -0.023   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      5.696ns (2.236ns logic, 3.460ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.573ns (Levels of Logic = 7)
  Clock Path Skew:      -0.370ns (0.991 - 1.361)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO5   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X67Y38.B4      net (fanout=1)        0.772   ram_data_out<5>
    SLICE_X67Y38.B       Tilo                  0.043   Data_in<5>
                                                       U4/Mmux_Cpu_data4bus281
    SLICE_X67Y38.C6      net (fanout=3)        0.111   Data_in<5>
    SLICE_X67Y38.CMUX    Tilo                  0.244   Data_in<5>
                                                       U5/MUX1_DispData/Mmux_o_327
                                                       U5/MUX1_DispData/Mmux_o_2_f7_26
    SLICE_X66Y49.A1      net (fanout=12)       0.917   Disp_num<5>
    SLICE_X66Y49.A       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_28
                                                       U6/SM1/HTS6/MSEG/XLXI_6
    SLICE_X66Y50.B2      net (fanout=2)        0.552   U6/SM1/HTS6/MSEG/XLXN_26
    SLICE_X66Y50.B       Tilo                  0.043   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X66Y50.A4      net (fanout=1)        0.244   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X66Y50.A       Tilo                  0.043   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X64Y54.D2      net (fanout=1)        0.577   U6/XLXN_390<52>
    SLICE_X64Y54.D       Tilo                  0.043   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X64Y54.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X64Y54.CLK     Tas                  -0.023   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      5.573ns (2.236ns logic, 3.337ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.307ns (Levels of Logic = 7)
  Clock Path Skew:      -0.370ns (0.991 - 1.361)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO4   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X66Y39.B1      net (fanout=1)        0.922   ram_data_out<4>
    SLICE_X66Y39.B       Tilo                  0.043   Data_in<4>
                                                       U4/Mmux_Cpu_data4bus271
    SLICE_X66Y39.C6      net (fanout=3)        0.119   Data_in<4>
    SLICE_X66Y39.CMUX    Tilo                  0.239   Data_in<4>
                                                       U5/MUX1_DispData/Mmux_o_326
                                                       U5/MUX1_DispData/Mmux_o_2_f7_25
    SLICE_X66Y49.A5      net (fanout=13)       0.498   Disp_num<4>
    SLICE_X66Y49.A       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_28
                                                       U6/SM1/HTS6/MSEG/XLXI_6
    SLICE_X66Y50.B2      net (fanout=2)        0.552   U6/SM1/HTS6/MSEG/XLXN_26
    SLICE_X66Y50.B       Tilo                  0.043   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X66Y50.A4      net (fanout=1)        0.244   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X66Y50.A       Tilo                  0.043   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X64Y54.D2      net (fanout=1)        0.577   U6/XLXN_390<52>
    SLICE_X64Y54.D       Tilo                  0.043   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X64Y54.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X64Y54.CLK     Tas                  -0.023   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      5.307ns (2.231ns logic, 3.076ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_23 (SLICE_X56Y54.A4), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.562ns (Levels of Logic = 6)
  Clock Path Skew:      -0.375ns (0.986 - 1.361)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO22  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X62Y40.B1      net (fanout=1)        0.947   ram_data_out<22>
    SLICE_X62Y40.B       Tilo                  0.043   U1/my_Control/PCWriteCond
                                                       U4/Mmux_Cpu_data4bus151
    SLICE_X62Y40.C6      net (fanout=3)        0.113   Data_in<22>
    SLICE_X62Y40.CMUX    Tilo                  0.239   U1/my_Control/PCWriteCond
                                                       U5/MUX1_DispData/Mmux_o_314
                                                       U5/MUX1_DispData/Mmux_o_2_f7_13
    SLICE_X57Y49.A2      net (fanout=13)       0.871   Disp_num<22>
    SLICE_X57Y49.A       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_26
                                                       U6/SM1/HTS2/MSEG/XLXI_6
    SLICE_X56Y50.D2      net (fanout=2)        0.630   U6/SM1/HTS2/MSEG/XLXN_26
    SLICE_X56Y50.D       Tilo                  0.043   U6/XLXN_390<23>
                                                       U6/SM1/HTS2/MSEG/XLXI_47
    SLICE_X56Y54.B1      net (fanout=1)        0.542   U6/XLXN_390<23>
    SLICE_X56Y54.B       Tilo                  0.043   U6/M2/buffer<24>
                                                       U6/M2/mux7911
    SLICE_X56Y54.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<23>
    SLICE_X56Y54.CLK     Tas                   0.009   U6/M2/buffer<24>
                                                       U6/M2/buffer_23_rstpot
                                                       U6/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.562ns (2.220ns logic, 3.342ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.485ns (Levels of Logic = 6)
  Clock Path Skew:      -0.375ns (0.986 - 1.361)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO20  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y40.B1      net (fanout=1)        0.862   ram_data_out<20>
    SLICE_X65Y40.B       Tilo                  0.043   U1/my_Control/IorD
                                                       U4/Mmux_Cpu_data4bus131
    SLICE_X65Y40.C6      net (fanout=3)        0.105   Data_in<20>
    SLICE_X65Y40.CMUX    Tilo                  0.244   U1/my_Control/IorD
                                                       U5/MUX1_DispData/Mmux_o_312
                                                       U5/MUX1_DispData/Mmux_o_2_f7_11
    SLICE_X57Y49.A1      net (fanout=13)       0.882   Disp_num<20>
    SLICE_X57Y49.A       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_26
                                                       U6/SM1/HTS2/MSEG/XLXI_6
    SLICE_X56Y50.D2      net (fanout=2)        0.630   U6/SM1/HTS2/MSEG/XLXN_26
    SLICE_X56Y50.D       Tilo                  0.043   U6/XLXN_390<23>
                                                       U6/SM1/HTS2/MSEG/XLXI_47
    SLICE_X56Y54.B1      net (fanout=1)        0.542   U6/XLXN_390<23>
    SLICE_X56Y54.B       Tilo                  0.043   U6/M2/buffer<24>
                                                       U6/M2/mux7911
    SLICE_X56Y54.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<23>
    SLICE_X56Y54.CLK     Tas                   0.009   U6/M2/buffer<24>
                                                       U6/M2/buffer_23_rstpot
                                                       U6/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.485ns (2.225ns logic, 3.260ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.362ns (Levels of Logic = 6)
  Clock Path Skew:      -0.375ns (0.986 - 1.361)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO23  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X62Y41.B1      net (fanout=1)        1.017   ram_data_out<23>
    SLICE_X62Y41.B       Tilo                  0.043   Data_in<23>
                                                       U4/Mmux_Cpu_data4bus161
    SLICE_X62Y41.C6      net (fanout=3)        0.120   Data_in<23>
    SLICE_X62Y41.CMUX    Tilo                  0.239   Data_in<23>
                                                       U5/MUX1_DispData/Mmux_o_315
                                                       U5/MUX1_DispData/Mmux_o_2_f7_14
    SLICE_X56Y49.A2      net (fanout=13)       0.881   Disp_num<23>
    SLICE_X56Y49.A       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_28
                                                       U6/SM1/HTS2/MSEG/XLXI_8
    SLICE_X56Y50.D5      net (fanout=1)        0.343   U6/SM1/HTS2/MSEG/XLXN_28
    SLICE_X56Y50.D       Tilo                  0.043   U6/XLXN_390<23>
                                                       U6/SM1/HTS2/MSEG/XLXI_47
    SLICE_X56Y54.B1      net (fanout=1)        0.542   U6/XLXN_390<23>
    SLICE_X56Y54.B       Tilo                  0.043   U6/M2/buffer<24>
                                                       U6/M2/mux7911
    SLICE_X56Y54.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<23>
    SLICE_X56Y54.CLK     Tas                   0.009   U6/M2/buffer<24>
                                                       U6/M2/buffer_23_rstpot
                                                       U6/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.362ns (2.220ns logic, 3.142ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_6 (SLICE_X55Y52.C5), 57 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.150ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_7 (FF)
  Destination:          U6/M2/buffer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 2)
  Clock Path Skew:      0.191ns (0.673 - 0.482)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_7 to U6/M2/buffer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.AQ      Tcko                  0.118   U6/M2/buffer<8>
                                                       U6/M2/buffer_7
    SLICE_X55Y52.D6      net (fanout=2)        0.153   U6/M2/buffer<7>
    SLICE_X55Y52.D       Tilo                  0.028   U6/M2/buffer<6>
                                                       U6/M2/mux12411
    SLICE_X55Y52.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<6>
    SLICE_X55Y52.CLK     Tah         (-Th)     0.033   U6/M2/buffer<6>
                                                       U6/M2/buffer_6_rstpot
                                                       U6/M2/buffer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.113ns logic, 0.228ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/SW_OK_0 (FF)
  Destination:          U6/M2/buffer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.764ns (Levels of Logic = 2)
  Clock Path Skew:      0.156ns (0.673 - 0.517)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/SW_OK_0 to U6/M2/buffer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y52.AQ      Tcko                  0.100   SW_OK<2>
                                                       U9/SW_OK_0
    SLICE_X55Y52.D5      net (fanout=66)       0.594   SW_OK<0>
    SLICE_X55Y52.D       Tilo                  0.028   U6/M2/buffer<6>
                                                       U6/M2/mux12411
    SLICE_X55Y52.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<6>
    SLICE_X55Y52.CLK     Tah         (-Th)     0.033   U6/M2/buffer<6>
                                                       U6/M2/buffer_6_rstpot
                                                       U6/M2/buffer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.764ns (0.095ns logic, 0.669ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.857ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (0.320 - 0.295)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y62.AQ      Tcko                  0.100   seg_clk_OBUF
                                                       U6/M2/state_FSM_FFd1
    SLICE_X55Y52.D2      net (fanout=73)       0.687   U6/M2/state_FSM_FFd1
    SLICE_X55Y52.D       Tilo                  0.028   U6/M2/buffer<6>
                                                       U6/M2/mux12411
    SLICE_X55Y52.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<6>
    SLICE_X55Y52.CLK     Tah         (-Th)     0.033   U6/M2/buffer<6>
                                                       U6/M2/buffer_6_rstpot
                                                       U6/M2/buffer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.857ns (0.095ns logic, 0.762ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd1 (SLICE_X39Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_5 (FF)
  Destination:          U6/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_5 to U6/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y62.CQ      Tcko                  0.118   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_5
    SLICE_X39Y62.A6      net (fanout=4)        0.077   U6/M2/shift_count<5>
    SLICE_X39Y62.CLK     Tah         (-Th)     0.032   seg_clk_OBUF
                                                       U6/M2/state_FSM_FFd1-In11
                                                       U6/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.086ns logic, 0.077ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point U9/counter1_12 (SLICE_X99Y40.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter1_12 (FF)
  Destination:          U9/counter1_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/counter1_12 to U9/counter1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y40.AQ      Tcko                  0.100   U9/counter1<12>
                                                       U9/counter1_12
    SLICE_X99Y40.A6      net (fanout=3)        0.111   U9/counter1<12>
    SLICE_X99Y40.CLK     Tah         (-Th)     0.032   U9/counter1<12>
                                                       U9/counter1_12_rstpot
                                                       U9/counter1_12
    -------------------------------------------------  ---------------------------
    Total                                      0.179ns (0.068ns logic, 0.111ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y8.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y8.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y8.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    6.111|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10218 paths, 0 nets, and 2164 connections

Design statistics:
   Minimum period:   6.111ns{1}   (Maximum frequency: 163.639MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 28 16:17:07 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5122 MB



