module mux_16 (in, sel, out);
	input logic [15:0] in;
	input logic [3:0] sel;
	output logic out;
	
	wire [3:0] w;
	
	mux_4 submodule1 (.in(in[3:0]), .sel(sel[1:0]), .out(w[0]));
	mux_4 submodule2 (.in(in[7:4]), .sel(sel[1:0]), .out(w[1]));
	mux_4 submodule3 (.in(in[11:8]), .sel(sel[1:0]), .out(w[2]));
	mux_4 submodule4 (.in(in[15:12]), .sel(sel[1:0]), .out(w[3]));
	mux_4 submodule5 (.in(w[3:0]), .sel(sel[3:2]), .out(out));
endmodule