Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Reading design: Procesador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Procesador.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Procesador"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Procesador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/utp/Desktop/Procesador/Componentes/PC/PC.vhd" in Library work.
Entity <PC> compiled.
Entity <PC> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/utp/Desktop/Procesador/Componentes/Sumador/Sumador.vhd" in Library work.
Entity <Sumador> compiled.
Entity <Sumador> (Architecture <arq_Sumador>) compiled.
Compiling vhdl file "C:/Users/utp/Desktop/Procesador/Componentes/IM/IM.vhd" in Library work.
Entity <IM> compiled.
Entity <IM> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/utp/Desktop/Procesador/Componentes/SEU22/SEUDisp.vhd" in Library work.
Entity <SEUDisp> compiled.
Entity <SEUDisp> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/utp/Desktop/Procesador/Componentes/SEU30/SEU30.vhd" in Library work.
Entity <SEU30> compiled.
Entity <SEU30> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/utp/Desktop/Procesador/Componentes/MUX4/MUXF.vhd" in Library work.
Entity <MUXF> compiled.
Entity <MUXF> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/utp/Desktop/Procesador/Componentes/UnityControlP/UnityControl.vhd" in Library work.
Entity <UnityControl> compiled.
Entity <UnityControl> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/utp/Desktop/Procesador/Componentes/WindowsManager/Win_Man.vhd" in Library work.
Entity <Win_Man> compiled.
Entity <Win_Man> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/utp/Desktop/Procesador/Componentes/MUXC/MUXC.vhd" in Library work.
Entity <MUXC> compiled.
Entity <MUXC> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/utp/Desktop/Procesador/Componentes/RegisterFileP/RegisterFile.vhd" in Library work.
Entity <RegisterFile> compiled.
Entity <RegisterFile> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/utp/Desktop/Procesador/Componentes/SEU/SEU.vhd" in Library work.
Entity <SEU> compiled.
Entity <SEU> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/utp/Desktop/Procesador/Componentes/MUX/MUX.vhd" in Library work.
Entity <MUX> compiled.
Entity <MUX> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/utp/Desktop/Procesador/Componentes/PSR_Modifier/PSR_Modifier.vhd" in Library work.
Entity <PSR_Modifier> compiled.
Entity <PSR_Modifier> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/utp/Desktop/Procesador/Componentes/PSR/PSR.vhd" in Library work.
Entity <PSR> compiled.
Entity <PSR> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/utp/Desktop/Procesador/Componentes/ALUMod/ALU.vhd" in Library work.
Entity <ALU> compiled.
Entity <ALU> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/utp/Desktop/Procesador/Componentes/DM/DataMemory.vhd" in Library work.
Entity <DataMemory> compiled.
Entity <DataMemory> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/utp/Desktop/Procesador/Procesadores/Tercero/Procesador.vhd" in Library work.
Entity <Procesador> compiled.
Entity <Procesador> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Procesador> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <PC> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Sumador> in library <work> (architecture <arq_Sumador>).

Analyzing hierarchy for entity <IM> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <SEUDisp> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <SEU30> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <MUXF> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <UnityControl> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Win_Man> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <MUXC> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <RegisterFile> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <SEU> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <MUX> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <PSR_Modifier> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <PSR> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DataMemory> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Procesador> in library <work> (Architecture <Behavioral>).
Entity <Procesador> analyzed. Unit <Procesador> generated.

Analyzing Entity <PC> in library <work> (Architecture <Behavioral>).
Entity <PC> analyzed. Unit <PC> generated.

Analyzing Entity <Sumador> in library <work> (Architecture <arq_Sumador>).
Entity <Sumador> analyzed. Unit <Sumador> generated.

Analyzing Entity <IM> in library <work> (Architecture <Behavioral>).
Entity <IM> analyzed. Unit <IM> generated.

Analyzing Entity <SEUDisp> in library <work> (Architecture <Behavioral>).
Entity <SEUDisp> analyzed. Unit <SEUDisp> generated.

Analyzing Entity <SEU30> in library <work> (Architecture <Behavioral>).
Entity <SEU30> analyzed. Unit <SEU30> generated.

Analyzing Entity <MUXF> in library <work> (Architecture <Behavioral>).
INFO:Xst:1561 - "C:/Users/utp/Desktop/Procesador/Componentes/MUX4/MUXF.vhd" line 52: Mux is complete : default of case is discarded
Entity <MUXF> analyzed. Unit <MUXF> generated.

Analyzing Entity <UnityControl> in library <work> (Architecture <Behavioral>).
INFO:Xst:1561 - "C:/Users/utp/Desktop/Procesador/Componentes/UnityControlP/UnityControl.vhd" line 147: Mux is complete : default of case is discarded
Entity <UnityControl> analyzed. Unit <UnityControl> generated.

Analyzing Entity <Win_Man> in library <work> (Architecture <Behavioral>).
Entity <Win_Man> analyzed. Unit <Win_Man> generated.

Analyzing Entity <MUXC> in library <work> (Architecture <Behavioral>).
Entity <MUXC> analyzed. Unit <MUXC> generated.

Analyzing Entity <RegisterFile> in library <work> (Architecture <Behavioral>).
WARNING:Xst:790 - "C:/Users/utp/Desktop/Procesador/Componentes/RegisterFileP/RegisterFile.vhd" line 62: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/utp/Desktop/Procesador/Componentes/RegisterFileP/RegisterFile.vhd" line 64: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/utp/Desktop/Procesador/Componentes/RegisterFileP/RegisterFile.vhd" line 65: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/utp/Desktop/Procesador/Componentes/RegisterFileP/RegisterFile.vhd" line 66: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:819 - "C:/Users/utp/Desktop/Procesador/Componentes/RegisterFileP/RegisterFile.vhd" line 53: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <registros>
Entity <RegisterFile> analyzed. Unit <RegisterFile> generated.

Analyzing Entity <SEU> in library <work> (Architecture <Behavioral>).
Entity <SEU> analyzed. Unit <SEU> generated.

Analyzing Entity <MUX> in library <work> (Architecture <Behavioral>).
Entity <MUX> analyzed. Unit <MUX> generated.

Analyzing Entity <PSR_Modifier> in library <work> (Architecture <Behavioral>).
Entity <PSR_Modifier> analyzed. Unit <PSR_Modifier> generated.

Analyzing Entity <PSR> in library <work> (Architecture <Behavioral>).
Entity <PSR> analyzed. Unit <PSR> generated.

Analyzing Entity <ALU> in library <work> (Architecture <Behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <DataMemory> in library <work> (Architecture <Behavioral>).
Entity <DataMemory> analyzed. Unit <DataMemory> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <registros<0>> in unit <RegisterFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <PC>.
    Related source file is "C:/Users/utp/Desktop/Procesador/Componentes/PC/PC.vhd".
    Found 32-bit register for signal <Dataout>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC> synthesized.


Synthesizing Unit <Sumador>.
    Related source file is "C:/Users/utp/Desktop/Procesador/Componentes/Sumador/Sumador.vhd".
    Found 32-bit adder for signal <S>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Sumador> synthesized.


Synthesizing Unit <IM>.
    Related source file is "C:/Users/utp/Desktop/Procesador/Componentes/IM/IM.vhd".
WARNING:Xst:647 - Input <A<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 64x32-bit ROM for signal <S>.
    Summary:
	inferred   1 ROM(s).
Unit <IM> synthesized.


Synthesizing Unit <SEUDisp>.
    Related source file is "C:/Users/utp/Desktop/Procesador/Componentes/SEU22/SEUDisp.vhd".
Unit <SEUDisp> synthesized.


Synthesizing Unit <SEU30>.
    Related source file is "C:/Users/utp/Desktop/Procesador/Componentes/SEU30/SEU30.vhd".
Unit <SEU30> synthesized.


Synthesizing Unit <MUXF>.
    Related source file is "C:/Users/utp/Desktop/Procesador/Componentes/MUX4/MUXF.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <S>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <MUXF> synthesized.


Synthesizing Unit <UnityControl>.
    Related source file is "C:/Users/utp/Desktop/Procesador/Componentes/UnityControlP/UnityControl.vhd".
    Found 4x5-bit ROM for signal <OP$rom0000>.
    Found 1-bit 4-to-1 multiplexer for signal <WEMemory>.
    Found 2-bit 4-to-1 multiplexer for signal <PCsource>.
    Found 6-bit 4-to-1 multiplexer for signal <Aluop>.
    Found 2-bit 16-to-1 multiplexer for signal <PCsource$mux0001> created at line 60.
    Found 1-bit xor2 for signal <PCsource$xor0000> created at line 90.
    Summary:
	inferred   1 ROM(s).
	inferred  11 Multiplexer(s).
Unit <UnityControl> synthesized.


Synthesizing Unit <Win_Man>.
    Related source file is "C:/Users/utp/Desktop/Procesador/Componentes/WindowsManager/Win_Man.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <rs1int>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aux>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <rs2int>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <rdint>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 6-bit subtractor for signal <mux0000$addsub0000> created at line 65.
    Found 5-bit adder carry out for signal <mux0000$addsub0002> created at line 67.
    Found 5-bit comparator greatequal for signal <mux0000$cmp_ge0000> created at line 64.
    Found 6-bit subtractor for signal <mux0001$addsub0000> created at line 75.
    Found 5-bit adder carry out for signal <mux0001$addsub0002> created at line 77.
    Found 5-bit comparator greatequal for signal <mux0001$cmp_ge0000> created at line 74.
    Found 6-bit subtractor for signal <mux0002$addsub0000> created at line 85.
    Found 5-bit adder carry out for signal <mux0002$addsub0002> created at line 87.
    Found 5-bit comparator greatequal for signal <mux0002$cmp_ge0000> created at line 84.
    Found 5-bit comparator greatequal for signal <rdint$cmp_ge0000> created at line 85.
    Found 5-bit comparator greatequal for signal <rdint$cmp_ge0001> created at line 87.
    Found 5-bit comparator lessequal for signal <rdint$cmp_le0000> created at line 89.
    Found 5-bit comparator lessequal for signal <rdint$cmp_le0001> created at line 85.
    Found 5-bit comparator lessequal for signal <rdint$cmp_le0002> created at line 87.
    Found 5-bit comparator greatequal for signal <rs1int$cmp_ge0000> created at line 65.
    Found 5-bit comparator greatequal for signal <rs1int$cmp_ge0001> created at line 67.
    Found 5-bit comparator lessequal for signal <rs1int$cmp_le0000> created at line 69.
    Found 5-bit comparator lessequal for signal <rs1int$cmp_le0001> created at line 65.
    Found 5-bit comparator lessequal for signal <rs1int$cmp_le0002> created at line 67.
    Found 5-bit comparator greatequal for signal <rs2int$cmp_ge0000> created at line 75.
    Found 5-bit comparator greatequal for signal <rs2int$cmp_ge0001> created at line 77.
    Found 5-bit comparator lessequal for signal <rs2int$cmp_le0000> created at line 79.
    Found 5-bit comparator lessequal for signal <rs2int$cmp_le0001> created at line 75.
    Found 5-bit comparator lessequal for signal <rs2int$cmp_le0002> created at line 77.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  18 Comparator(s).
Unit <Win_Man> synthesized.


Synthesizing Unit <MUXC>.
    Related source file is "C:/Users/utp/Desktop/Procesador/Componentes/MUXC/MUXC.vhd".
Unit <MUXC> synthesized.


Synthesizing Unit <RegisterFile>.
    Related source file is "C:/Users/utp/Desktop/Procesador/Componentes/RegisterFileP/RegisterFile.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <registros_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_32>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_33>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_34>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_35>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_36>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_37>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_38>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_39>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 66.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0001> created at line 64.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0002> created at line 65.
    Summary:
	inferred  96 Multiplexer(s).
Unit <RegisterFile> synthesized.


Synthesizing Unit <SEU>.
    Related source file is "C:/Users/utp/Desktop/Procesador/Componentes/SEU/SEU.vhd".
Unit <SEU> synthesized.


Synthesizing Unit <MUX>.
    Related source file is "C:/Users/utp/Desktop/Procesador/Componentes/MUX/MUX.vhd".
Unit <MUX> synthesized.


Synthesizing Unit <PSR_Modifier>.
    Related source file is "C:/Users/utp/Desktop/Procesador/Componentes/PSR_Modifier/PSR_Modifier.vhd".
WARNING:Xst:647 - Input <SalidaMux<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <crs1<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <NZVC_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <NZVC_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <NZVC_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <NZVC_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <PSR_Modifier> synthesized.


Synthesizing Unit <PSR>.
    Related source file is "C:/Users/utp/Desktop/Procesador/Componentes/PSR/PSR.vhd".
WARNING:Xst:646 - Signal <Aux<3:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Carry>.
    Found 1-bit register for signal <cwp>.
    Found 4-bit register for signal <Aux>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <PSR> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/utp/Desktop/Procesador/Componentes/ALUMod/ALU.vhd".
    Found 32-bit adder carry in for signal <AluResult$addsub0000>.
    Found 32-bit subtractor for signal <AluResult$addsub0001> created at line 52.
    Found 32-bit subtractor for signal <AluResult$addsub0002> created at line 54.
    Found 32-bit xor2 for signal <AluResult$xor0000> created at line 64.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <DataMemory>.
    Related source file is "C:/Users/utp/Desktop/Procesador/Componentes/DM/DataMemory.vhd".
WARNING:Xst:647 - Input <SalidaAlu<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <Data>.
    Found 32-bit 64-to-1 multiplexer for signal <$varindex0000> created at line 42.
    Found 2048-bit register for signal <memoria>.
INFO:Xst:738 - HDL ADVISOR - 2048 flip-flops were inferred for signal <memoria>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 2080 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <DataMemory> synthesized.


Synthesizing Unit <Procesador>.
    Related source file is "C:/Users/utp/Desktop/Procesador/Procesadores/Tercero/Procesador.vhd".
Unit <Procesador> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 4x5-bit ROM                                           : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 12
 32-bit adder                                          : 3
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
 5-bit adder carry out                                 : 3
 6-bit subtractor                                      : 3
# Registers                                            : 70
 1-bit register                                        : 2
 32-bit register                                       : 67
 4-bit register                                        : 1
# Latches                                              : 47
 1-bit latch                                           : 5
 32-bit latch                                          : 39
 6-bit latch                                           : 3
# Comparators                                          : 18
 5-bit comparator greatequal                           : 9
 5-bit comparator lessequal                            : 9
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 1
 2-bit 16-to-1 multiplexer                             : 1
 2-bit 4-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 40-to-1 multiplexer                            : 3
 32-bit 64-to-1 multiplexer                            : 1
 6-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <Aux_1> of sequential type is unconnected in block <Inst_PSR>.
WARNING:Xst:2677 - Node <Aux_2> of sequential type is unconnected in block <Inst_PSR>.
WARNING:Xst:2677 - Node <Aux_3> of sequential type is unconnected in block <Inst_PSR>.
WARNING:Xst:2677 - Node <Aux_1> of sequential type is unconnected in block <PSR>.
WARNING:Xst:2677 - Node <Aux_2> of sequential type is unconnected in block <PSR>.
WARNING:Xst:2677 - Node <Aux_3> of sequential type is unconnected in block <PSR>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 4x5-bit ROM                                           : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 12
 32-bit adder                                          : 3
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
 5-bit adder carry out                                 : 3
 6-bit subtractor                                      : 3
# Registers                                            : 2147
 Flip-Flops                                            : 2147
# Latches                                              : 47
 1-bit latch                                           : 5
 32-bit latch                                          : 39
 6-bit latch                                           : 3
# Comparators                                          : 18
 5-bit comparator greatequal                           : 9
 5-bit comparator lessequal                            : 9
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 1
 2-bit 16-to-1 multiplexer                             : 1
 2-bit 4-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 40-to-1 multiplexer                            : 3
 32-bit 64-to-1 multiplexer                            : 1
 6-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Procesador> ...

Optimizing unit <PC> ...

Optimizing unit <UnityControl> ...

Optimizing unit <PSR_Modifier> ...

Optimizing unit <ALU> ...

Optimizing unit <DataMemory> ...

Optimizing unit <Win_Man> ...

Optimizing unit <RegisterFile> ...
WARNING:Xst:1293 - FF/Latch <Inst_Win_Man/rs2int_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Inst_Win_Man/rs1int_2> in Unit <Procesador> is equivalent to the following FF/Latch, which will be removed : <Inst_Win_Man/rs1int_1> 
Found area constraint ratio of 100 (+ 5) on block Procesador, actual ratio is 85.
FlipFlop Pc0/Dataout_0 has been replicated 1 time(s)
FlipFlop Pc0/Dataout_1 has been replicated 1 time(s)
FlipFlop Pc0/Dataout_2 has been replicated 2 time(s)
FlipFlop Pc0/Dataout_3 has been replicated 2 time(s)
FlipFlop Pc0/Dataout_4 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <Procesador> :
	Found 2-bit shift register for signal <Inst_PSR/Carry>.
Unit <Procesador> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2152
 Flip-Flops                                            : 2152
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Procesador.ngr
Top Level Output File Name         : Procesador
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 66

Cell Usage :
# BELS                             : 7778
#      GND                         : 1
#      INV                         : 32
#      LUT1                        : 33
#      LUT2                        : 238
#      LUT2_D                      : 1
#      LUT2_L                      : 18
#      LUT3                        : 2251
#      LUT3_D                      : 69
#      LUT3_L                      : 30
#      LUT4                        : 1880
#      LUT4_D                      : 111
#      LUT4_L                      : 278
#      MUXCY                       : 205
#      MUXF5                       : 1382
#      MUXF6                       : 640
#      MUXF7                       : 288
#      MUXF8                       : 128
#      VCC                         : 1
#      XORCY                       : 192
# FlipFlops/Latches                : 3422
#      FD                          : 2
#      FDC                         : 71
#      FDE                         : 2080
#      LD                          : 5
#      LDCE                        : 1248
#      LDCP                        : 16
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 24
#      BUFG                        : 23
#      BUFGP                       : 1
# IO Buffers                       : 65
#      IBUF                        : 1
#      OBUF                        : 64
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     3989  out of   4656    85%  
 Number of Slice Flip Flops:           3422  out of   9312    36%  
 Number of 4 input LUTs:               4942  out of   9312    53%  
    Number used as logic:              4941
    Number used as Shift registers:       1
 Number of IOs:                          66
 Number of bonded IOBs:                  66  out of    232    28%  
 Number of GCLKs:                        24  out of     24   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------+-------------------------------------------+-------+
Clock Signal                                                                             | Clock buffer(FF name)                     | Load  |
-----------------------------------------------------------------------------------------+-------------------------------------------+-------+
Clk                                                                                      | BUFGP                                     | 2154  |
Inst_PSR_Modifier/NZVC_0_not0001(Inst_PSR_Modifier/NZVC_2_mux000321:O)                   | NONE(*)(Inst_PSR_Modifier/NZVC_0)         | 4     |
Inst_Win_Man/rs1int_cmp_le0000(Inst_Win_Man/rs1int_cmp_le00001:O)                        | NONE(*)(Inst_Win_Man/rs1int_5)            | 5     |
Inst_Win_Man/rs2int_cmp_le0000(Inst_Win_Man/rs2int_cmp_le00001:O)                        | NONE(*)(Inst_Win_Man/rs2int_5)            | 5     |
Inst_Win_Man/rdint_cmp_le0000(Inst_Win_Man/rdint_cmp_le00001:O)                          | NONE(*)(Inst_Win_Man/rdint_5)             | 6     |
Inst_Win_Man/aux_cmp_eq0000(Inst_Win_Man/aux_cmp_eq00001:O)                              | NONE(*)(Inst_Win_Man/aux)                 | 1     |
Inst_RegisterFile/registros_1_cmp_eq00001(Inst_RegisterFile/registros_1_cmp_eq000011:O)  | BUFG(*)(Inst_RegisterFile/registros_1_31) | 32    |
Inst_RegisterFile/registros_10_cmp_eq00001(Inst_RegisterFile/registros_10_cmp_eq000011:O)| BUFG(*)(Inst_RegisterFile/registros_10_31)| 32    |
Inst_RegisterFile/registros_2_cmp_eq00001(Inst_RegisterFile/registros_2_cmp_eq000011:O)  | BUFG(*)(Inst_RegisterFile/registros_2_31) | 32    |
Inst_RegisterFile/registros_11_cmp_eq00001(Inst_RegisterFile/registros_11_cmp_eq000021:O)| BUFG(*)(Inst_RegisterFile/registros_11_31)| 32    |
Inst_RegisterFile/registros_3_cmp_eq00001(Inst_RegisterFile/registros_3_cmp_eq000011:O)  | BUFG(*)(Inst_RegisterFile/registros_3_31) | 32    |
Inst_RegisterFile/registros_12_cmp_eq00001(Inst_RegisterFile/registros_12_cmp_eq000021:O)| BUFG(*)(Inst_RegisterFile/registros_12_31)| 32    |
Inst_RegisterFile/registros_4_cmp_eq00001(Inst_RegisterFile/registros_4_cmp_eq000011:O)  | BUFG(*)(Inst_RegisterFile/registros_4_31) | 32    |
Inst_RegisterFile/registros_13_cmp_eq00001(Inst_RegisterFile/registros_13_cmp_eq000011:O)| BUFG(*)(Inst_RegisterFile/registros_13_31)| 32    |
Inst_RegisterFile/registros_5_cmp_eq00001(Inst_RegisterFile/registros_5_cmp_eq000011:O)  | BUFG(*)(Inst_RegisterFile/registros_5_31) | 32    |
Inst_RegisterFile/registros_14_cmp_eq00001(Inst_RegisterFile/registros_14_cmp_eq000021:O)| BUFG(*)(Inst_RegisterFile/registros_14_31)| 32    |
Inst_RegisterFile/registros_6_cmp_eq00001(Inst_RegisterFile/registros_6_cmp_eq000011:O)  | BUFG(*)(Inst_RegisterFile/registros_6_31) | 32    |
Inst_RegisterFile/registros_20_cmp_eq00001(Inst_RegisterFile/registros_20_cmp_eq000011:O)| BUFG(*)(Inst_RegisterFile/registros_20_31)| 32    |
Inst_RegisterFile/registros_7_cmp_eq00001(Inst_RegisterFile/registros_7_cmp_eq000011:O)  | BUFG(*)(Inst_RegisterFile/registros_7_31) | 32    |
Inst_RegisterFile/registros_15_cmp_eq00001(Inst_RegisterFile/registros_15_cmp_eq000011:O)| BUFG(*)(Inst_RegisterFile/registros_15_31)| 32    |
Inst_RegisterFile/registros_21_cmp_eq00001(Inst_RegisterFile/registros_21_cmp_eq000011:O)| BUFG(*)(Inst_RegisterFile/registros_21_31)| 32    |
Inst_RegisterFile/registros_8_cmp_eq00001(Inst_RegisterFile/registros_8_cmp_eq000011:O)  | BUFG(*)(Inst_RegisterFile/registros_8_31) | 32    |
Inst_RegisterFile/registros_16_cmp_eq00001(Inst_RegisterFile/registros_16_cmp_eq000011:O)| BUFG(*)(Inst_RegisterFile/registros_16_31)| 32    |
Inst_RegisterFile/registros_22_cmp_eq00001(Inst_RegisterFile/registros_22_cmp_eq000011:O)| BUFG(*)(Inst_RegisterFile/registros_22_31)| 32    |
Inst_RegisterFile/registros_9_cmp_eq00001(Inst_RegisterFile/registros_9_cmp_eq000011:O)  | BUFG(*)(Inst_RegisterFile/registros_9_31) | 32    |
Inst_RegisterFile/registros_17_cmp_eq00001(Inst_RegisterFile/registros_17_cmp_eq000021:O)| BUFG(*)(Inst_RegisterFile/registros_17_31)| 32    |
Inst_RegisterFile/registros_23_cmp_eq00001(Inst_RegisterFile/registros_23_cmp_eq000011:O)| BUFG(*)(Inst_RegisterFile/registros_23_31)| 32    |
Inst_RegisterFile/registros_18_cmp_eq00001(Inst_RegisterFile/registros_18_cmp_eq000011:O)| BUFG(*)(Inst_RegisterFile/registros_18_31)| 32    |
Inst_RegisterFile/registros_24_cmp_eq00001(Inst_RegisterFile/registros_24_cmp_eq000011:O)| BUFG(*)(Inst_RegisterFile/registros_24_31)| 32    |
Inst_RegisterFile/registros_19_cmp_eq0000(Inst_RegisterFile/registros_19_cmp_eq000011:O) | NONE(*)(Inst_RegisterFile/registros_19_31)| 32    |
Inst_RegisterFile/registros_30_cmp_eq0000(Inst_RegisterFile/registros_30_cmp_eq000011:O) | NONE(*)(Inst_RegisterFile/registros_30_31)| 32    |
Inst_RegisterFile/registros_25_cmp_eq0000(Inst_RegisterFile/registros_25_cmp_eq000021:O) | NONE(*)(Inst_RegisterFile/registros_25_31)| 32    |
Inst_RegisterFile/registros_31_cmp_eq0000(Inst_RegisterFile/registros_31_cmp_eq000011:O) | NONE(*)(Inst_RegisterFile/registros_31_31)| 32    |
Inst_RegisterFile/registros_26_cmp_eq0000(Inst_RegisterFile/registros_26_cmp_eq000011:O) | NONE(*)(Inst_RegisterFile/registros_26_31)| 32    |
Inst_RegisterFile/registros_32_cmp_eq0000(Inst_RegisterFile/registros_32_cmp_eq000021:O) | NONE(*)(Inst_RegisterFile/registros_32_31)| 32    |
Inst_RegisterFile/registros_27_cmp_eq0000(Inst_RegisterFile/registros_27_cmp_eq000011:O) | NONE(*)(Inst_RegisterFile/registros_27_31)| 32    |
Inst_RegisterFile/registros_33_cmp_eq0000(Inst_RegisterFile/registros_33_cmp_eq000021:O) | NONE(*)(Inst_RegisterFile/registros_33_31)| 32    |
Inst_RegisterFile/registros_28_cmp_eq0000(Inst_RegisterFile/registros_28_cmp_eq000011:O) | NONE(*)(Inst_RegisterFile/registros_28_31)| 32    |
Inst_RegisterFile/registros_34_cmp_eq0000(Inst_RegisterFile/registros_34_cmp_eq000011:O) | NONE(*)(Inst_RegisterFile/registros_34_31)| 32    |
Inst_RegisterFile/registros_29_cmp_eq0000(Inst_RegisterFile/registros_29_cmp_eq000011:O) | NONE(*)(Inst_RegisterFile/registros_29_31)| 32    |
Inst_RegisterFile/registros_35_cmp_eq0000(Inst_RegisterFile/registros_35_cmp_eq000011:O) | NONE(*)(Inst_RegisterFile/registros_35_31)| 32    |
Inst_RegisterFile/registros_36_cmp_eq0000(Inst_RegisterFile/registros_36_cmp_eq000011:O) | NONE(*)(Inst_RegisterFile/registros_36_31)| 32    |
Inst_RegisterFile/registros_37_cmp_eq0000(Inst_RegisterFile/registros_37_cmp_eq000011:O) | NONE(*)(Inst_RegisterFile/registros_37_31)| 32    |
Inst_RegisterFile/registros_38_cmp_eq0000(Inst_RegisterFile/registros_38_cmp_eq000011:O) | NONE(*)(Inst_RegisterFile/registros_38_31)| 32    |
Inst_RegisterFile/registros_39_cmp_eq0000(Inst_RegisterFile/registros_39_cmp_eq000011:O) | NONE(*)(Inst_RegisterFile/registros_39_31)| 32    |
-----------------------------------------------------------------------------------------+-------------------------------------------+-------+
(*) These 44 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------+----------------------------+-------+
Control Signal                                                    | Buffer(FF name)            | Load  |
------------------------------------------------------------------+----------------------------+-------+
Rst                                                               | IBUF                       | 1319  |
Inst_Win_Man/rdint_0__and0000(Inst_Win_Man/rdint_0__and00001:O)   | NONE(Inst_Win_Man/rdint_0) | 1     |
Inst_Win_Man/rdint_0__and0001(Inst_Win_Man/rdint_0__and00011:O)   | NONE(Inst_Win_Man/rdint_0) | 1     |
Inst_Win_Man/rdint_1__and0000(Inst_Win_Man/rdint_1__and00001:O)   | NONE(Inst_Win_Man/rdint_1) | 1     |
Inst_Win_Man/rdint_1__and0001(Inst_Win_Man/rdint_1__and00011:O)   | NONE(Inst_Win_Man/rdint_1) | 1     |
Inst_Win_Man/rdint_2__and0000(Inst_Win_Man/rdint_2__and00001:O)   | NONE(Inst_Win_Man/rdint_2) | 1     |
Inst_Win_Man/rdint_2__and0001(Inst_Win_Man/rdint_2__and00011:O)   | NONE(Inst_Win_Man/rdint_2) | 1     |
Inst_Win_Man/rdint_3__and0000(Inst_Win_Man/rdint_3__and00001:O)   | NONE(Inst_Win_Man/rdint_3) | 1     |
Inst_Win_Man/rdint_4__and0000(Inst_Win_Man/rdint_4__and000021:O)  | NONE(Inst_Win_Man/rdint_4) | 1     |
Inst_Win_Man/rdint_4__and0001(Inst_Win_Man/rdint_4__and000111:O)  | NONE(Inst_Win_Man/rdint_4) | 1     |
Inst_Win_Man/rdint_5__and0000(Inst_Win_Man/rdint_5__and000011:O)  | NONE(Inst_Win_Man/rdint_5) | 1     |
Inst_Win_Man/rdint_5__and0001(Inst_Win_Man/rdint_5__and00011:O)   | NONE(Inst_Win_Man/rdint_5) | 1     |
Inst_Win_Man/rs1int_0__and0000(Inst_Win_Man/rs1int_0__and00001:O) | NONE(Inst_Win_Man/rs1int_0)| 1     |
Inst_Win_Man/rs1int_0__and0001(Inst_Win_Man/rs1int_0__and00011:O) | NONE(Inst_Win_Man/rs1int_0)| 1     |
Inst_Win_Man/rs1int_1__and0000(Inst_Win_Man/rs1int_2__and00001:O) | NONE(Inst_Win_Man/rs1int_2)| 1     |
Inst_Win_Man/rs1int_1__and0001(Inst_Win_Man/rs1int_2__and00011:O) | NONE(Inst_Win_Man/rs1int_2)| 1     |
Inst_Win_Man/rs1int_3__and0000(Inst_Win_Man/rs1int_3__and00001:O) | NONE(Inst_Win_Man/rs1int_3)| 1     |
Inst_Win_Man/rs1int_4__and0000(Inst_Win_Man/rs1int_4__and000021:O)| NONE(Inst_Win_Man/rs1int_4)| 1     |
Inst_Win_Man/rs1int_4__and0001(Inst_Win_Man/rs1int_4__and000111:O)| NONE(Inst_Win_Man/rs1int_4)| 1     |
Inst_Win_Man/rs1int_5__and0000(Inst_Win_Man/rs1int_5__and000011:O)| NONE(Inst_Win_Man/rs1int_5)| 1     |
Inst_Win_Man/rs1int_5__and0001(Inst_Win_Man/rs1int_5__and00011:O) | NONE(Inst_Win_Man/rs1int_5)| 1     |
Inst_Win_Man/rs2int_0__and0000(Inst_Win_Man/rs2int_0__and00001:O) | NONE(Inst_Win_Man/rs2int_0)| 1     |
Inst_Win_Man/rs2int_0__and0001(Inst_Win_Man/rs2int_0__and00011:O) | NONE(Inst_Win_Man/rs2int_0)| 1     |
Inst_Win_Man/rs2int_1__and0000(Inst_Win_Man/rs2int_1__and00001:O) | NONE(Inst_Win_Man/rs2int_1)| 1     |
Inst_Win_Man/rs2int_1__and0001(Inst_Win_Man/rs2int_1__and00011:O) | NONE(Inst_Win_Man/rs2int_1)| 1     |
Inst_Win_Man/rs2int_3__and0000(Inst_Win_Man/rs2int_3__and00001:O) | NONE(Inst_Win_Man/rs2int_3)| 1     |
Inst_Win_Man/rs2int_4__and0000(Inst_Win_Man/rs2int_4__and000021:O)| NONE(Inst_Win_Man/rs2int_4)| 1     |
Inst_Win_Man/rs2int_4__and0001(Inst_Win_Man/rs2int_4__and000111:O)| NONE(Inst_Win_Man/rs2int_4)| 1     |
Inst_Win_Man/rs2int_5__and0000(Inst_Win_Man/rs2int_5__and000011:O)| NONE(Inst_Win_Man/rs2int_5)| 1     |
Inst_Win_Man/rs2int_5__and0001(Inst_Win_Man/rs2int_5__and00011:O) | NONE(Inst_Win_Man/rs2int_5)| 1     |
SalidaIm<17>(Inst_IM/Mrom_S501249:O)                              | NONE(Inst_Win_Man/rs1int_3)| 1     |
SalidaIm<28>(Inst_IM/Mrom_S821271:O)                              | NONE(Inst_Win_Man/rdint_3) | 1     |
SalidaIm<3>(Inst_IM/Mrom_S812:O)                                  | NONE(Inst_Win_Man/rs2int_3)| 1     |
------------------------------------------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 22.329ns (Maximum Frequency: 44.784MHz)
   Minimum input arrival time before clock: 20.946ns
   Maximum output required time after clock: 25.271ns
   Maximum combinational path delay: 22.281ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 22.329ns (frequency: 44.784MHz)
  Total number of paths / destination ports: 534661787 / 4232
-------------------------------------------------------------------------
Delay:               22.329ns (Levels of Logic = 17)
  Source:            Pc0/Dataout_0_1 (FF)
  Destination:       Inst_DataMemory/memoria_58_31 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Pc0/Dataout_0_1 to Inst_DataMemory/memoria_58_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.591   0.932  Pc0/Dataout_0_1 (Pc0/Dataout_0_1)
     LUT3_D:I0->LO         1   0.704   0.135  Inst_IM/Mrom_S412111 (N1721)
     LUT3:I2->O           10   0.704   0.886  Inst_IM/Mrom_S14111 (N31)
     LUT4_D:I3->O         16   0.704   1.038  SalidaIm<10>_1 (SalidaIm<10>1)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<1> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3_D:I2->O         12   0.704   0.996  Inst_ALU/AluResult_cmp_eq00711 (Inst_ALU/AluResult_cmp_eq0071)
     LUT4:I2->O           13   0.704   1.018  Inst_ALU/AluResult<10>201 (Inst_ALU/N71)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<5>219 (Inst_ALU/AluResult<5>219)
     LUT4:I3->O            1   0.704   0.455  Inst_ALU/AluResult<5>293_SW0_SW0 (N615)
     LUT4:I2->O            4   0.704   0.591  Inst_ALU/AluResult<5>303 (Inst_ALU/AluResult<5>303)
     LUT4_D:I3->O          1   0.704   0.424  Inst_ALU/AluResult<5>315_1 (Inst_ALU/AluResult<5>315)
     LUT4_D:I3->O         15   0.704   1.052  Inst_DataMemory/memoria_32_not000111 (Inst_DataMemory/N10)
     LUT4:I2->O           32   0.704   1.262  Inst_DataMemory/memoria_60_not00011 (Inst_DataMemory/memoria_60_not0001)
     FDE:CE                    0.555          Inst_DataMemory/memoria_60_0
    ----------------------------------------
    Total                     22.329ns (11.339ns logic, 10.990ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_1_cmp_eq00001'
  Clock period: 20.145ns (frequency: 49.641MHz)
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Delay:               20.145ns (Levels of Logic = 20)
  Source:            Inst_RegisterFile/registros_1_24 (LATCH)
  Destination:       Inst_RegisterFile/registros_1_4 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_1_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_1_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_1_24 to Inst_RegisterFile/registros_1_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.610  Inst_RegisterFile/registros_1_24 (Inst_RegisterFile/registros_1_24)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1266 (Inst_RegisterFile/Mmux__varindex0002_1266)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_10_f5_49 (Inst_RegisterFile/Mmux__varindex0002_10_f550)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f6_15 (Inst_RegisterFile/Mmux__varindex0002_9_f616)
     MUXF7:I0->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_1_4
    ----------------------------------------
    Total                     20.145ns (11.895ns logic, 8.250ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_10_cmp_eq00001'
  Clock period: 20.101ns (frequency: 49.750MHz)
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Delay:               20.101ns (Levels of Logic = 20)
  Source:            Inst_RegisterFile/registros_10_24 (LATCH)
  Destination:       Inst_RegisterFile/registros_10_4 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_10_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_10_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_10_24 to Inst_RegisterFile/registros_10_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.566  Inst_RegisterFile/registros_10_24 (Inst_RegisterFile/registros_10_24)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1265 (Inst_RegisterFile/Mmux__varindex0002_1265)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_10_f5_48 (Inst_RegisterFile/Mmux__varindex0002_10_f549)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f6_32 (Inst_RegisterFile/Mmux__varindex0002_8_f633)
     MUXF7:I1->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_10_4
    ----------------------------------------
    Total                     20.101ns (11.895ns logic, 8.206ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_2_cmp_eq00001'
  Clock period: 20.145ns (frequency: 49.641MHz)
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Delay:               20.145ns (Levels of Logic = 20)
  Source:            Inst_RegisterFile/registros_2_24 (LATCH)
  Destination:       Inst_RegisterFile/registros_2_4 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_2_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_2_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_2_24 to Inst_RegisterFile/registros_2_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.610  Inst_RegisterFile/registros_2_24 (Inst_RegisterFile/registros_2_24)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1265 (Inst_RegisterFile/Mmux__varindex0002_1265)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_10_f5_48 (Inst_RegisterFile/Mmux__varindex0002_10_f549)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f6_32 (Inst_RegisterFile/Mmux__varindex0002_8_f633)
     MUXF7:I1->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_2_4
    ----------------------------------------
    Total                     20.145ns (11.895ns logic, 8.250ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_11_cmp_eq00001'
  Clock period: 20.101ns (frequency: 49.750MHz)
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Delay:               20.101ns (Levels of Logic = 20)
  Source:            Inst_RegisterFile/registros_11_24 (LATCH)
  Destination:       Inst_RegisterFile/registros_11_4 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_11_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_11_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_11_24 to Inst_RegisterFile/registros_11_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.566  Inst_RegisterFile/registros_11_24 (Inst_RegisterFile/registros_11_24)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1199 (Inst_RegisterFile/Mmux__varindex0002_1199)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f5_49 (Inst_RegisterFile/Mmux__varindex0002_9_f550)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f6_32 (Inst_RegisterFile/Mmux__varindex0002_8_f633)
     MUXF7:I1->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_11_4
    ----------------------------------------
    Total                     20.101ns (11.895ns logic, 8.206ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_3_cmp_eq00001'
  Clock period: 20.145ns (frequency: 49.641MHz)
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Delay:               20.145ns (Levels of Logic = 20)
  Source:            Inst_RegisterFile/registros_3_24 (LATCH)
  Destination:       Inst_RegisterFile/registros_3_4 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_3_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_3_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_3_24 to Inst_RegisterFile/registros_3_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.610  Inst_RegisterFile/registros_3_24 (Inst_RegisterFile/registros_3_24)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1199 (Inst_RegisterFile/Mmux__varindex0002_1199)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f5_49 (Inst_RegisterFile/Mmux__varindex0002_9_f550)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f6_32 (Inst_RegisterFile/Mmux__varindex0002_8_f633)
     MUXF7:I1->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_3_4
    ----------------------------------------
    Total                     20.145ns (11.895ns logic, 8.250ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_12_cmp_eq00001'
  Clock period: 16.939ns (frequency: 59.035MHz)
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Delay:               16.939ns (Levels of Logic = 16)
  Source:            Inst_RegisterFile/registros_12_0 (LATCH)
  Destination:       Inst_RegisterFile/registros_12_2 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_12_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_12_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_12_0 to Inst_RegisterFile/registros_12_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisterFile/registros_12_0 (Inst_RegisterFile/registros_12_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_12 (Inst_RegisterFile/Mmux__varindex0001_12)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_10_f5 (Inst_RegisterFile/Mmux__varindex0001_10_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f6 (Inst_RegisterFile/Mmux__varindex0001_8_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_12_2
    ----------------------------------------
    Total                     16.939ns (11.036ns logic, 5.903ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_4_cmp_eq00001'
  Clock period: 16.983ns (frequency: 58.882MHz)
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Delay:               16.983ns (Levels of Logic = 16)
  Source:            Inst_RegisterFile/registros_4_0 (LATCH)
  Destination:       Inst_RegisterFile/registros_4_2 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_4_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_4_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_4_0 to Inst_RegisterFile/registros_4_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Inst_RegisterFile/registros_4_0 (Inst_RegisterFile/registros_4_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_12 (Inst_RegisterFile/Mmux__varindex0001_12)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_10_f5 (Inst_RegisterFile/Mmux__varindex0001_10_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f6 (Inst_RegisterFile/Mmux__varindex0001_8_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_4_2
    ----------------------------------------
    Total                     16.983ns (11.036ns logic, 5.947ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_13_cmp_eq00001'
  Clock period: 16.939ns (frequency: 59.035MHz)
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Delay:               16.939ns (Levels of Logic = 16)
  Source:            Inst_RegisterFile/registros_13_0 (LATCH)
  Destination:       Inst_RegisterFile/registros_13_2 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_13_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_13_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_13_0 to Inst_RegisterFile/registros_13_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisterFile/registros_13_0 (Inst_RegisterFile/registros_13_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_111 (Inst_RegisterFile/Mmux__varindex0001_111)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_9_f5_0 (Inst_RegisterFile/Mmux__varindex0001_9_f51)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f6 (Inst_RegisterFile/Mmux__varindex0001_8_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_13_2
    ----------------------------------------
    Total                     16.939ns (11.036ns logic, 5.903ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_5_cmp_eq00001'
  Clock period: 16.983ns (frequency: 58.882MHz)
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Delay:               16.983ns (Levels of Logic = 16)
  Source:            Inst_RegisterFile/registros_5_0 (LATCH)
  Destination:       Inst_RegisterFile/registros_5_2 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_5_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_5_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_5_0 to Inst_RegisterFile/registros_5_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Inst_RegisterFile/registros_5_0 (Inst_RegisterFile/registros_5_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_111 (Inst_RegisterFile/Mmux__varindex0001_111)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_9_f5_0 (Inst_RegisterFile/Mmux__varindex0001_9_f51)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f6 (Inst_RegisterFile/Mmux__varindex0001_8_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_5_2
    ----------------------------------------
    Total                     16.983ns (11.036ns logic, 5.947ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_14_cmp_eq00001'
  Clock period: 16.939ns (frequency: 59.035MHz)
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Delay:               16.939ns (Levels of Logic = 16)
  Source:            Inst_RegisterFile/registros_14_0 (LATCH)
  Destination:       Inst_RegisterFile/registros_14_2 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_14_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_14_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_14_0 to Inst_RegisterFile/registros_14_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisterFile/registros_14_0 (Inst_RegisterFile/registros_14_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_11 (Inst_RegisterFile/Mmux__varindex0001_11)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_9_f5 (Inst_RegisterFile/Mmux__varindex0001_9_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f6 (Inst_RegisterFile/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_14_2
    ----------------------------------------
    Total                     16.939ns (11.036ns logic, 5.903ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_6_cmp_eq00001'
  Clock period: 16.983ns (frequency: 58.882MHz)
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Delay:               16.983ns (Levels of Logic = 16)
  Source:            Inst_RegisterFile/registros_6_0 (LATCH)
  Destination:       Inst_RegisterFile/registros_6_2 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_6_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_6_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_6_0 to Inst_RegisterFile/registros_6_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Inst_RegisterFile/registros_6_0 (Inst_RegisterFile/registros_6_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_11 (Inst_RegisterFile/Mmux__varindex0001_11)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_9_f5 (Inst_RegisterFile/Mmux__varindex0001_9_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f6 (Inst_RegisterFile/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_6_2
    ----------------------------------------
    Total                     16.983ns (11.036ns logic, 5.947ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_20_cmp_eq00001'
  Clock period: 16.983ns (frequency: 58.882MHz)
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Delay:               16.983ns (Levels of Logic = 16)
  Source:            Inst_RegisterFile/registros_20_0 (LATCH)
  Destination:       Inst_RegisterFile/registros_20_2 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_20_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_20_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_20_0 to Inst_RegisterFile/registros_20_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Inst_RegisterFile/registros_20_0 (Inst_RegisterFile/registros_20_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_112 (Inst_RegisterFile/Mmux__varindex0001_112)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_10_f5 (Inst_RegisterFile/Mmux__varindex0001_10_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f6 (Inst_RegisterFile/Mmux__varindex0001_8_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_20_2
    ----------------------------------------
    Total                     16.983ns (11.036ns logic, 5.947ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_7_cmp_eq00001'
  Clock period: 16.983ns (frequency: 58.882MHz)
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Delay:               16.983ns (Levels of Logic = 16)
  Source:            Inst_RegisterFile/registros_7_0 (LATCH)
  Destination:       Inst_RegisterFile/registros_7_2 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_7_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_7_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_7_0 to Inst_RegisterFile/registros_7_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Inst_RegisterFile/registros_7_0 (Inst_RegisterFile/registros_7_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_10 (Inst_RegisterFile/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f6 (Inst_RegisterFile/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_7_2
    ----------------------------------------
    Total                     16.983ns (11.036ns logic, 5.947ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_15_cmp_eq00001'
  Clock period: 16.939ns (frequency: 59.035MHz)
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Delay:               16.939ns (Levels of Logic = 16)
  Source:            Inst_RegisterFile/registros_15_0 (LATCH)
  Destination:       Inst_RegisterFile/registros_15_2 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_15_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_15_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_15_0 to Inst_RegisterFile/registros_15_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisterFile/registros_15_0 (Inst_RegisterFile/registros_15_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_10 (Inst_RegisterFile/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f6 (Inst_RegisterFile/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_15_2
    ----------------------------------------
    Total                     16.939ns (11.036ns logic, 5.903ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_21_cmp_eq00001'
  Clock period: 16.983ns (frequency: 58.882MHz)
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Delay:               16.983ns (Levels of Logic = 16)
  Source:            Inst_RegisterFile/registros_21_0 (LATCH)
  Destination:       Inst_RegisterFile/registros_21_2 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_21_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_21_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_21_0 to Inst_RegisterFile/registros_21_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Inst_RegisterFile/registros_21_0 (Inst_RegisterFile/registros_21_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_102 (Inst_RegisterFile/Mmux__varindex0001_102)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_9_f5_0 (Inst_RegisterFile/Mmux__varindex0001_9_f51)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f6 (Inst_RegisterFile/Mmux__varindex0001_8_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_21_2
    ----------------------------------------
    Total                     16.983ns (11.036ns logic, 5.947ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_8_cmp_eq00001'
  Clock period: 20.145ns (frequency: 49.641MHz)
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Delay:               20.145ns (Levels of Logic = 20)
  Source:            Inst_RegisterFile/registros_8_24 (LATCH)
  Destination:       Inst_RegisterFile/registros_8_4 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_8_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_8_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_8_24 to Inst_RegisterFile/registros_8_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.610  Inst_RegisterFile/registros_8_24 (Inst_RegisterFile/registros_8_24)
     LUT2:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1316 (Inst_RegisterFile/Mmux__varindex0002_1316)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_11_f5_15 (Inst_RegisterFile/Mmux__varindex0002_11_f516)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f6_15 (Inst_RegisterFile/Mmux__varindex0002_9_f616)
     MUXF7:I0->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_8_4
    ----------------------------------------
    Total                     20.145ns (11.895ns logic, 8.250ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_16_cmp_eq00001'
  Clock period: 20.145ns (frequency: 49.641MHz)
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Delay:               20.145ns (Levels of Logic = 20)
  Source:            Inst_RegisterFile/registros_16_24 (LATCH)
  Destination:       Inst_RegisterFile/registros_16_4 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_16_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_16_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_16_24 to Inst_RegisterFile/registros_16_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.610  Inst_RegisterFile/registros_16_24 (Inst_RegisterFile/registros_16_24)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1267 (Inst_RegisterFile/Mmux__varindex0002_1267)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_11_f5_15 (Inst_RegisterFile/Mmux__varindex0002_11_f516)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f6_15 (Inst_RegisterFile/Mmux__varindex0002_9_f616)
     MUXF7:I0->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_16_4
    ----------------------------------------
    Total                     20.145ns (11.895ns logic, 8.250ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_22_cmp_eq00001'
  Clock period: 16.983ns (frequency: 58.882MHz)
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Delay:               16.983ns (Levels of Logic = 16)
  Source:            Inst_RegisterFile/registros_22_0 (LATCH)
  Destination:       Inst_RegisterFile/registros_22_2 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_22_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_22_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_22_0 to Inst_RegisterFile/registros_22_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Inst_RegisterFile/registros_22_0 (Inst_RegisterFile/registros_22_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_101 (Inst_RegisterFile/Mmux__varindex0001_101)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_9_f5 (Inst_RegisterFile/Mmux__varindex0001_9_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f6 (Inst_RegisterFile/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_22_2
    ----------------------------------------
    Total                     16.983ns (11.036ns logic, 5.947ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_9_cmp_eq00001'
  Clock period: 20.101ns (frequency: 49.750MHz)
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Delay:               20.101ns (Levels of Logic = 20)
  Source:            Inst_RegisterFile/registros_9_24 (LATCH)
  Destination:       Inst_RegisterFile/registros_9_4 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_9_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_9_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_9_24 to Inst_RegisterFile/registros_9_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.566  Inst_RegisterFile/registros_9_24 (Inst_RegisterFile/registros_9_24)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1266 (Inst_RegisterFile/Mmux__varindex0002_1266)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_10_f5_49 (Inst_RegisterFile/Mmux__varindex0002_10_f550)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f6_15 (Inst_RegisterFile/Mmux__varindex0002_9_f616)
     MUXF7:I0->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_9_4
    ----------------------------------------
    Total                     20.101ns (11.895ns logic, 8.206ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_17_cmp_eq00001'
  Clock period: 20.145ns (frequency: 49.641MHz)
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Delay:               20.145ns (Levels of Logic = 20)
  Source:            Inst_RegisterFile/registros_17_24 (LATCH)
  Destination:       Inst_RegisterFile/registros_17_4 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_17_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_17_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_17_24 to Inst_RegisterFile/registros_17_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.610  Inst_RegisterFile/registros_17_24 (Inst_RegisterFile/registros_17_24)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_11101 (Inst_RegisterFile/Mmux__varindex0002_11101)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_10_f5_49 (Inst_RegisterFile/Mmux__varindex0002_10_f550)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f6_15 (Inst_RegisterFile/Mmux__varindex0002_9_f616)
     MUXF7:I0->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_17_4
    ----------------------------------------
    Total                     20.145ns (11.895ns logic, 8.250ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_23_cmp_eq00001'
  Clock period: 16.983ns (frequency: 58.882MHz)
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Delay:               16.983ns (Levels of Logic = 16)
  Source:            Inst_RegisterFile/registros_23_0 (LATCH)
  Destination:       Inst_RegisterFile/registros_23_2 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_23_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_23_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_23_0 to Inst_RegisterFile/registros_23_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Inst_RegisterFile/registros_23_0 (Inst_RegisterFile/registros_23_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_9 (Inst_RegisterFile/Mmux__varindex0001_9)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f6 (Inst_RegisterFile/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_23_2
    ----------------------------------------
    Total                     16.983ns (11.036ns logic, 5.947ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_18_cmp_eq00001'
  Clock period: 20.145ns (frequency: 49.641MHz)
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Delay:               20.145ns (Levels of Logic = 20)
  Source:            Inst_RegisterFile/registros_18_24 (LATCH)
  Destination:       Inst_RegisterFile/registros_18_4 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_18_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_18_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_18_24 to Inst_RegisterFile/registros_18_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.610  Inst_RegisterFile/registros_18_24 (Inst_RegisterFile/registros_18_24)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_11100 (Inst_RegisterFile/Mmux__varindex0002_11100)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_10_f5_48 (Inst_RegisterFile/Mmux__varindex0002_10_f549)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f6_32 (Inst_RegisterFile/Mmux__varindex0002_8_f633)
     MUXF7:I1->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_18_4
    ----------------------------------------
    Total                     20.145ns (11.895ns logic, 8.250ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_24_cmp_eq00001'
  Clock period: 20.101ns (frequency: 49.750MHz)
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Delay:               20.101ns (Levels of Logic = 20)
  Source:            Inst_RegisterFile/registros_24_24 (LATCH)
  Destination:       Inst_RegisterFile/registros_24_4 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_24_cmp_eq00001 falling
  Destination Clock: Inst_RegisterFile/registros_24_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_24_24 to Inst_RegisterFile/registros_24_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.566  Inst_RegisterFile/registros_24_24 (Inst_RegisterFile/registros_24_24)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1267 (Inst_RegisterFile/Mmux__varindex0002_1267)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_11_f5_15 (Inst_RegisterFile/Mmux__varindex0002_11_f516)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f6_15 (Inst_RegisterFile/Mmux__varindex0002_9_f616)
     MUXF7:I0->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_24_4
    ----------------------------------------
    Total                     20.101ns (11.895ns logic, 8.206ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_19_cmp_eq0000'
  Clock period: 20.145ns (frequency: 49.641MHz)
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Delay:               20.145ns (Levels of Logic = 20)
  Source:            Inst_RegisterFile/registros_19_24 (LATCH)
  Destination:       Inst_RegisterFile/registros_19_4 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_19_cmp_eq0000 falling
  Destination Clock: Inst_RegisterFile/registros_19_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_19_24 to Inst_RegisterFile/registros_19_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.610  Inst_RegisterFile/registros_19_24 (Inst_RegisterFile/registros_19_24)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1083 (Inst_RegisterFile/Mmux__varindex0002_1083)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f5_49 (Inst_RegisterFile/Mmux__varindex0002_9_f550)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f6_32 (Inst_RegisterFile/Mmux__varindex0002_8_f633)
     MUXF7:I1->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_19_4
    ----------------------------------------
    Total                     20.145ns (11.895ns logic, 8.250ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_30_cmp_eq0000'
  Clock period: 16.939ns (frequency: 59.035MHz)
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Delay:               16.939ns (Levels of Logic = 16)
  Source:            Inst_RegisterFile/registros_30_0 (LATCH)
  Destination:       Inst_RegisterFile/registros_30_2 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_30_cmp_eq0000 falling
  Destination Clock: Inst_RegisterFile/registros_30_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_30_0 to Inst_RegisterFile/registros_30_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisterFile/registros_30_0 (Inst_RegisterFile/registros_30_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_101 (Inst_RegisterFile/Mmux__varindex0001_101)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_9_f5 (Inst_RegisterFile/Mmux__varindex0001_9_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f6 (Inst_RegisterFile/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_30_2
    ----------------------------------------
    Total                     16.939ns (11.036ns logic, 5.903ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_25_cmp_eq0000'
  Clock period: 20.101ns (frequency: 49.750MHz)
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Delay:               20.101ns (Levels of Logic = 20)
  Source:            Inst_RegisterFile/registros_25_24 (LATCH)
  Destination:       Inst_RegisterFile/registros_25_4 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_25_cmp_eq0000 falling
  Destination Clock: Inst_RegisterFile/registros_25_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_25_24 to Inst_RegisterFile/registros_25_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.566  Inst_RegisterFile/registros_25_24 (Inst_RegisterFile/registros_25_24)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_11101 (Inst_RegisterFile/Mmux__varindex0002_11101)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_10_f5_49 (Inst_RegisterFile/Mmux__varindex0002_10_f550)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f6_15 (Inst_RegisterFile/Mmux__varindex0002_9_f616)
     MUXF7:I0->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_25_4
    ----------------------------------------
    Total                     20.101ns (11.895ns logic, 8.206ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_31_cmp_eq0000'
  Clock period: 16.939ns (frequency: 59.035MHz)
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Delay:               16.939ns (Levels of Logic = 16)
  Source:            Inst_RegisterFile/registros_31_0 (LATCH)
  Destination:       Inst_RegisterFile/registros_31_2 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_31_cmp_eq0000 falling
  Destination Clock: Inst_RegisterFile/registros_31_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_31_0 to Inst_RegisterFile/registros_31_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisterFile/registros_31_0 (Inst_RegisterFile/registros_31_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_9 (Inst_RegisterFile/Mmux__varindex0001_9)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f6 (Inst_RegisterFile/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_31_2
    ----------------------------------------
    Total                     16.939ns (11.036ns logic, 5.903ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_26_cmp_eq0000'
  Clock period: 20.101ns (frequency: 49.750MHz)
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Delay:               20.101ns (Levels of Logic = 20)
  Source:            Inst_RegisterFile/registros_26_24 (LATCH)
  Destination:       Inst_RegisterFile/registros_26_4 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_26_cmp_eq0000 falling
  Destination Clock: Inst_RegisterFile/registros_26_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_26_24 to Inst_RegisterFile/registros_26_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.566  Inst_RegisterFile/registros_26_24 (Inst_RegisterFile/registros_26_24)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_11100 (Inst_RegisterFile/Mmux__varindex0002_11100)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_10_f5_48 (Inst_RegisterFile/Mmux__varindex0002_10_f549)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f6_32 (Inst_RegisterFile/Mmux__varindex0002_8_f633)
     MUXF7:I1->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_26_4
    ----------------------------------------
    Total                     20.101ns (11.895ns logic, 8.206ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_32_cmp_eq0000'
  Clock period: 19.147ns (frequency: 52.229MHz)
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Delay:               19.147ns (Levels of Logic = 18)
  Source:            Inst_RegisterFile/registros_32_24 (LATCH)
  Destination:       Inst_RegisterFile/registros_32_4 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_32_cmp_eq0000 falling
  Destination Clock: Inst_RegisterFile/registros_32_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_32_24 to Inst_RegisterFile/registros_32_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.610  Inst_RegisterFile/registros_32_24 (Inst_RegisterFile/registros_32_24)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f5_32_F (N1597)
     MUXF5:I0->O           2   0.321   0.526  Inst_RegisterFile/Mmux__varindex0002_8_f5_32 (Inst_RegisterFile/Mmux__varindex0002_6_f616)
     LUT3:I1->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_32_4
    ----------------------------------------
    Total                     19.147ns (10.853ns logic, 8.294ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_27_cmp_eq0000'
  Clock period: 20.101ns (frequency: 49.750MHz)
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Delay:               20.101ns (Levels of Logic = 20)
  Source:            Inst_RegisterFile/registros_27_24 (LATCH)
  Destination:       Inst_RegisterFile/registros_27_4 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_27_cmp_eq0000 falling
  Destination Clock: Inst_RegisterFile/registros_27_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_27_24 to Inst_RegisterFile/registros_27_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.566  Inst_RegisterFile/registros_27_24 (Inst_RegisterFile/registros_27_24)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1083 (Inst_RegisterFile/Mmux__varindex0002_1083)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f5_49 (Inst_RegisterFile/Mmux__varindex0002_9_f550)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f6_32 (Inst_RegisterFile/Mmux__varindex0002_8_f633)
     MUXF7:I1->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_27_4
    ----------------------------------------
    Total                     20.101ns (11.895ns logic, 8.206ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_33_cmp_eq0000'
  Clock period: 19.103ns (frequency: 52.349MHz)
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Delay:               19.103ns (Levels of Logic = 18)
  Source:            Inst_RegisterFile/registros_33_24 (LATCH)
  Destination:       Inst_RegisterFile/registros_33_4 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_33_cmp_eq0000 falling
  Destination Clock: Inst_RegisterFile/registros_33_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_33_24 to Inst_RegisterFile/registros_33_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.566  Inst_RegisterFile/registros_33_24 (Inst_RegisterFile/registros_33_24)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f5_32_F (N1597)
     MUXF5:I0->O           2   0.321   0.526  Inst_RegisterFile/Mmux__varindex0002_8_f5_32 (Inst_RegisterFile/Mmux__varindex0002_6_f616)
     LUT3:I1->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_33_4
    ----------------------------------------
    Total                     19.103ns (10.853ns logic, 8.250ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_28_cmp_eq0000'
  Clock period: 16.939ns (frequency: 59.035MHz)
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Delay:               16.939ns (Levels of Logic = 16)
  Source:            Inst_RegisterFile/registros_28_0 (LATCH)
  Destination:       Inst_RegisterFile/registros_28_2 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_28_cmp_eq0000 falling
  Destination Clock: Inst_RegisterFile/registros_28_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_28_0 to Inst_RegisterFile/registros_28_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisterFile/registros_28_0 (Inst_RegisterFile/registros_28_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_112 (Inst_RegisterFile/Mmux__varindex0001_112)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_10_f5 (Inst_RegisterFile/Mmux__varindex0001_10_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f6 (Inst_RegisterFile/Mmux__varindex0001_8_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_28_2
    ----------------------------------------
    Total                     16.939ns (11.036ns logic, 5.903ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_34_cmp_eq0000'
  Clock period: 19.147ns (frequency: 52.229MHz)
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Delay:               19.147ns (Levels of Logic = 18)
  Source:            Inst_RegisterFile/registros_34_24 (LATCH)
  Destination:       Inst_RegisterFile/registros_34_4 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_34_cmp_eq0000 falling
  Destination Clock: Inst_RegisterFile/registros_34_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_34_24 to Inst_RegisterFile/registros_34_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.610  Inst_RegisterFile/registros_34_24 (Inst_RegisterFile/registros_34_24)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f5_32_G (N1598)
     MUXF5:I1->O           2   0.321   0.526  Inst_RegisterFile/Mmux__varindex0002_8_f5_32 (Inst_RegisterFile/Mmux__varindex0002_6_f616)
     LUT3:I1->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_34_4
    ----------------------------------------
    Total                     19.147ns (10.853ns logic, 8.294ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_29_cmp_eq0000'
  Clock period: 16.939ns (frequency: 59.035MHz)
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Delay:               16.939ns (Levels of Logic = 16)
  Source:            Inst_RegisterFile/registros_29_0 (LATCH)
  Destination:       Inst_RegisterFile/registros_29_2 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_29_cmp_eq0000 falling
  Destination Clock: Inst_RegisterFile/registros_29_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_29_0 to Inst_RegisterFile/registros_29_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisterFile/registros_29_0 (Inst_RegisterFile/registros_29_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_102 (Inst_RegisterFile/Mmux__varindex0001_102)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_9_f5_0 (Inst_RegisterFile/Mmux__varindex0001_9_f51)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f6 (Inst_RegisterFile/Mmux__varindex0001_8_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_29_2
    ----------------------------------------
    Total                     16.939ns (11.036ns logic, 5.903ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_35_cmp_eq0000'
  Clock period: 19.103ns (frequency: 52.349MHz)
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Delay:               19.103ns (Levels of Logic = 18)
  Source:            Inst_RegisterFile/registros_35_24 (LATCH)
  Destination:       Inst_RegisterFile/registros_35_4 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_35_cmp_eq0000 falling
  Destination Clock: Inst_RegisterFile/registros_35_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_35_24 to Inst_RegisterFile/registros_35_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.566  Inst_RegisterFile/registros_35_24 (Inst_RegisterFile/registros_35_24)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f5_32_G (N1598)
     MUXF5:I1->O           2   0.321   0.526  Inst_RegisterFile/Mmux__varindex0002_8_f5_32 (Inst_RegisterFile/Mmux__varindex0002_6_f616)
     LUT3:I1->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_35_4
    ----------------------------------------
    Total                     19.103ns (10.853ns logic, 8.250ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_36_cmp_eq0000'
  Clock period: 15.866ns (frequency: 63.027MHz)
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Delay:               15.866ns (Levels of Logic = 14)
  Source:            Inst_RegisterFile/registros_36_0 (LATCH)
  Destination:       Inst_RegisterFile/registros_36_2 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_36_cmp_eq0000 falling
  Destination Clock: Inst_RegisterFile/registros_36_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_36_0 to Inst_RegisterFile/registros_36_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Inst_RegisterFile/registros_36_0 (Inst_RegisterFile/registros_36_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_91 (Inst_RegisterFile/Mmux__varindex0001_91)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f5 (Inst_RegisterFile/Mmux__varindex0001_7_f5)
     MUXF6:I1->O           1   0.521   0.424  Inst_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_36_2
    ----------------------------------------
    Total                     15.866ns (9.994ns logic, 5.872ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_37_cmp_eq0000'
  Clock period: 15.822ns (frequency: 63.203MHz)
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Delay:               15.822ns (Levels of Logic = 14)
  Source:            Inst_RegisterFile/registros_37_0 (LATCH)
  Destination:       Inst_RegisterFile/registros_37_2 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_37_cmp_eq0000 falling
  Destination Clock: Inst_RegisterFile/registros_37_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_37_0 to Inst_RegisterFile/registros_37_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisterFile/registros_37_0 (Inst_RegisterFile/registros_37_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_91 (Inst_RegisterFile/Mmux__varindex0001_91)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f5 (Inst_RegisterFile/Mmux__varindex0001_7_f5)
     MUXF6:I1->O           1   0.521   0.424  Inst_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_37_2
    ----------------------------------------
    Total                     15.822ns (9.994ns logic, 5.828ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_38_cmp_eq0000'
  Clock period: 15.866ns (frequency: 63.027MHz)
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Delay:               15.866ns (Levels of Logic = 14)
  Source:            Inst_RegisterFile/registros_38_0 (LATCH)
  Destination:       Inst_RegisterFile/registros_38_2 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_38_cmp_eq0000 falling
  Destination Clock: Inst_RegisterFile/registros_38_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_38_0 to Inst_RegisterFile/registros_38_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Inst_RegisterFile/registros_38_0 (Inst_RegisterFile/registros_38_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_8 (Inst_RegisterFile/Mmux__varindex0001_8)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f5 (Inst_RegisterFile/Mmux__varindex0001_7_f5)
     MUXF6:I1->O           1   0.521   0.424  Inst_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_38_2
    ----------------------------------------
    Total                     15.866ns (9.994ns logic, 5.872ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisterFile/registros_39_cmp_eq0000'
  Clock period: 15.822ns (frequency: 63.203MHz)
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Delay:               15.822ns (Levels of Logic = 14)
  Source:            Inst_RegisterFile/registros_39_0 (LATCH)
  Destination:       Inst_RegisterFile/registros_39_2 (LATCH)
  Source Clock:      Inst_RegisterFile/registros_39_cmp_eq0000 falling
  Destination Clock: Inst_RegisterFile/registros_39_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_39_0 to Inst_RegisterFile/registros_39_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisterFile/registros_39_0 (Inst_RegisterFile/registros_39_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_8 (Inst_RegisterFile/Mmux__varindex0001_8)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f5 (Inst_RegisterFile/Mmux__varindex0001_7_f5)
     MUXF6:I1->O           1   0.521   0.424  Inst_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_39_2
    ----------------------------------------
    Total                     15.822ns (9.994ns logic, 5.828ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 14695240 / 4192
-------------------------------------------------------------------------
Offset:              20.946ns (Levels of Logic = 18)
  Source:            Rst (PAD)
  Destination:       Inst_DataMemory/memoria_58_31 (FF)
  Destination Clock: Clk rising

  Data Path: Rst to Inst_DataMemory/memoria_58_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3_D:I2->O         12   0.704   0.996  Inst_ALU/AluResult_cmp_eq00711 (Inst_ALU/AluResult_cmp_eq0071)
     LUT4:I2->O           13   0.704   1.018  Inst_ALU/AluResult<10>201 (Inst_ALU/N71)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<5>219 (Inst_ALU/AluResult<5>219)
     LUT4:I3->O            1   0.704   0.455  Inst_ALU/AluResult<5>293_SW0_SW0 (N615)
     LUT4:I2->O            4   0.704   0.591  Inst_ALU/AluResult<5>303 (Inst_ALU/AluResult<5>303)
     LUT4_D:I3->O          1   0.704   0.424  Inst_ALU/AluResult<5>315_1 (Inst_ALU/AluResult<5>315)
     LUT4_D:I3->O         15   0.704   1.052  Inst_DataMemory/memoria_32_not000111 (Inst_DataMemory/N10)
     LUT4:I2->O           32   0.704   1.262  Inst_DataMemory/memoria_60_not00011 (Inst_DataMemory/memoria_60_not0001)
     FDE:CE                    0.555          Inst_DataMemory/memoria_60_0
    ----------------------------------------
    Total                     20.946ns (10.938ns logic, 10.008ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_PSR_Modifier/NZVC_0_not0001'
  Total number of paths / destination ports: 67448 / 4
-------------------------------------------------------------------------
Offset:              19.378ns (Levels of Logic = 20)
  Source:            Rst (PAD)
  Destination:       Inst_PSR_Modifier/NZVC_2 (LATCH)
  Destination Clock: Inst_PSR_Modifier/NZVC_0_not0001 falling

  Data Path: Rst to Inst_PSR_Modifier/NZVC_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3_D:I2->O         12   0.704   0.996  Inst_ALU/AluResult_cmp_eq00711 (Inst_ALU/AluResult_cmp_eq0071)
     LUT4:I2->O           13   0.704   1.018  Inst_ALU/AluResult<10>201 (Inst_ALU/N71)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<5>219 (Inst_ALU/AluResult<5>219)
     LUT4:I3->O            1   0.704   0.455  Inst_ALU/AluResult<5>293_SW0_SW0 (N615)
     LUT4:I2->O            4   0.704   0.591  Inst_ALU/AluResult<5>303 (Inst_ALU/AluResult<5>303)
     LUT4_D:I3->O         34   0.704   1.267  Inst_ALU/AluResult<5>315 (AluResult<5>)
     LUT4:I3->O            1   0.704   0.000  Inst_PSR_Modifier/NZVC_2_mux0003_wg_lut<6> (Inst_PSR_Modifier/NZVC_2_mux0003_wg_lut<6>)
     MUXCY:S->O            1   0.464   0.000  Inst_PSR_Modifier/NZVC_2_mux0003_wg_cy<6> (Inst_PSR_Modifier/NZVC_2_mux0003_wg_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_PSR_Modifier/NZVC_2_mux0003_wg_cy<7> (Inst_PSR_Modifier/NZVC_2_mux0003_wg_cy<7>)
     MUXCY:CI->O           1   0.331   0.000  Inst_PSR_Modifier/NZVC_2_mux0003_wg_cy<8> (Inst_PSR_Modifier/NZVC_2_mux0003)
     LD:D                      0.308          Inst_PSR_Modifier/NZVC_2
    ----------------------------------------
    Total                     19.378ns (10.841ns logic, 8.537ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_1_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_1_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_1_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_1_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_1_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_10_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_10_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_10_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_10_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_10_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_2_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_2_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_2_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_2_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_2_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_11_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_11_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_11_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_11_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_11_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_3_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_3_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_3_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_3_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_3_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_12_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_12_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_12_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_12_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_12_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_4_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_4_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_4_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_4_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_4_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_13_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_13_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_13_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_13_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_13_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_5_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_5_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_5_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_5_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_5_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_14_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_14_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_14_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_14_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_14_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_6_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_6_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_6_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_6_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_6_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_20_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_20_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_20_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_20_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_20_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_7_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_7_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_7_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_7_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_7_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_15_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_15_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_15_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_15_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_15_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_21_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_21_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_21_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_21_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_21_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_8_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_8_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_8_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_8_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_8_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_16_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_16_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_16_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_16_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_16_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_22_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_22_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_22_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_22_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_22_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_9_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_9_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_9_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_9_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_9_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_17_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_17_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_17_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_17_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_17_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_23_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_23_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_23_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_23_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_23_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_18_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_18_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_18_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_18_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_18_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_24_cmp_eq00001'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_24_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_24_cmp_eq00001 falling

  Data Path: Rst to Inst_RegisterFile/registros_24_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_24_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_19_cmp_eq0000'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_19_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_19_cmp_eq0000 falling

  Data Path: Rst to Inst_RegisterFile/registros_19_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_19_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_30_cmp_eq0000'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_30_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_30_cmp_eq0000 falling

  Data Path: Rst to Inst_RegisterFile/registros_30_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_30_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_25_cmp_eq0000'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_25_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_25_cmp_eq0000 falling

  Data Path: Rst to Inst_RegisterFile/registros_25_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_25_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_31_cmp_eq0000'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_31_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_31_cmp_eq0000 falling

  Data Path: Rst to Inst_RegisterFile/registros_31_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_31_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_26_cmp_eq0000'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_26_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_26_cmp_eq0000 falling

  Data Path: Rst to Inst_RegisterFile/registros_26_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_26_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_32_cmp_eq0000'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_32_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_32_cmp_eq0000 falling

  Data Path: Rst to Inst_RegisterFile/registros_32_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_32_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_27_cmp_eq0000'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_27_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_27_cmp_eq0000 falling

  Data Path: Rst to Inst_RegisterFile/registros_27_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_27_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_33_cmp_eq0000'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_33_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_33_cmp_eq0000 falling

  Data Path: Rst to Inst_RegisterFile/registros_33_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_33_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_28_cmp_eq0000'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_28_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_28_cmp_eq0000 falling

  Data Path: Rst to Inst_RegisterFile/registros_28_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_28_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_34_cmp_eq0000'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_34_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_34_cmp_eq0000 falling

  Data Path: Rst to Inst_RegisterFile/registros_34_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_34_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_29_cmp_eq0000'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_29_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_29_cmp_eq0000 falling

  Data Path: Rst to Inst_RegisterFile/registros_29_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_29_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_35_cmp_eq0000'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_35_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_35_cmp_eq0000 falling

  Data Path: Rst to Inst_RegisterFile/registros_35_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_35_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_36_cmp_eq0000'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_36_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_36_cmp_eq0000 falling

  Data Path: Rst to Inst_RegisterFile/registros_36_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_36_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_37_cmp_eq0000'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_37_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_37_cmp_eq0000 falling

  Data Path: Rst to Inst_RegisterFile/registros_37_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_37_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_38_cmp_eq0000'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_38_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_38_cmp_eq0000 falling

  Data Path: Rst to Inst_RegisterFile/registros_38_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_38_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisterFile/registros_39_cmp_eq0000'
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Offset:              18.052ns (Levels of Logic = 17)
  Source:            Rst (PAD)
  Destination:       Inst_RegisterFile/registros_39_4 (LATCH)
  Destination Clock: Inst_RegisterFile/registros_39_cmp_eq0000 falling

  Data Path: Rst to Inst_RegisterFile/registros_39_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   0.000  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     LDCE:D                    0.308          Inst_RegisterFile/registros_39_4
    ----------------------------------------
    Total                     18.052ns (9.987ns logic, 8.065ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 1183451 / 64
-------------------------------------------------------------------------
Offset:              23.703ns (Levels of Logic = 18)
  Source:            Pc0/Dataout_0_1 (FF)
  Destination:       Salida<4> (PAD)
  Source Clock:      Clk rising

  Data Path: Pc0/Dataout_0_1 to Salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.591   0.932  Pc0/Dataout_0_1 (Pc0/Dataout_0_1)
     LUT3_D:I0->LO         1   0.704   0.135  Inst_IM/Mrom_S412111 (N1721)
     LUT3:I2->O           10   0.704   0.886  Inst_IM/Mrom_S14111 (N31)
     LUT4_D:I3->O         16   0.704   1.038  SalidaIm<10>_1 (SalidaIm<10>1)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     OBUF:I->O                 3.272          Salida_4_OBUF (Salida<4>)
    ----------------------------------------
    Total                     23.703ns (13.411ns logic, 10.292ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Win_Man/rs1int_cmp_le0000'
  Total number of paths / destination ports: 589719 / 32
-------------------------------------------------------------------------
Offset:              22.271ns (Levels of Logic = 17)
  Source:            Inst_Win_Man/rs1int_3 (LATCH)
  Destination:       Salida<2> (PAD)
  Source Clock:      Inst_Win_Man/rs1int_cmp_le0000 falling

  Data Path: Inst_Win_Man/rs1int_3 to Salida<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q           512   0.676   1.585  Inst_Win_Man/rs1int_3 (Inst_Win_Man/rs1int_3)
     LUT3:I0->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_9 (Inst_RegisterFile/Mmux__varindex0001_9)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f6 (Inst_RegisterFile/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     OBUF:I->O                 3.272          Salida_2_OBUF (Salida<2>)
    ----------------------------------------
    Total                     22.271ns (14.000ns logic, 8.271ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_8_cmp_eq00001'
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Offset:              24.373ns (Levels of Logic = 21)
  Source:            Inst_RegisterFile/registros_8_24 (LATCH)
  Destination:       Salida<4> (PAD)
  Source Clock:      Inst_RegisterFile/registros_8_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_8_24 to Salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.610  Inst_RegisterFile/registros_8_24 (Inst_RegisterFile/registros_8_24)
     LUT2:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1316 (Inst_RegisterFile/Mmux__varindex0002_1316)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_11_f5_15 (Inst_RegisterFile/Mmux__varindex0002_11_f516)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f6_15 (Inst_RegisterFile/Mmux__varindex0002_9_f616)
     MUXF7:I0->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     OBUF:I->O                 3.272          Salida_4_OBUF (Salida<4>)
    ----------------------------------------
    Total                     24.373ns (14.859ns logic, 9.514ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_16_cmp_eq00001'
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Offset:              24.373ns (Levels of Logic = 21)
  Source:            Inst_RegisterFile/registros_16_24 (LATCH)
  Destination:       Salida<4> (PAD)
  Source Clock:      Inst_RegisterFile/registros_16_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_16_24 to Salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.610  Inst_RegisterFile/registros_16_24 (Inst_RegisterFile/registros_16_24)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1267 (Inst_RegisterFile/Mmux__varindex0002_1267)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_11_f5_15 (Inst_RegisterFile/Mmux__varindex0002_11_f516)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f6_15 (Inst_RegisterFile/Mmux__varindex0002_9_f616)
     MUXF7:I0->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     OBUF:I->O                 3.272          Salida_4_OBUF (Salida<4>)
    ----------------------------------------
    Total                     24.373ns (14.859ns logic, 9.514ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_24_cmp_eq00001'
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Offset:              24.329ns (Levels of Logic = 21)
  Source:            Inst_RegisterFile/registros_24_24 (LATCH)
  Destination:       Salida<4> (PAD)
  Source Clock:      Inst_RegisterFile/registros_24_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_24_24 to Salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.566  Inst_RegisterFile/registros_24_24 (Inst_RegisterFile/registros_24_24)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1267 (Inst_RegisterFile/Mmux__varindex0002_1267)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_11_f5_15 (Inst_RegisterFile/Mmux__varindex0002_11_f516)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f6_15 (Inst_RegisterFile/Mmux__varindex0002_9_f616)
     MUXF7:I0->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     OBUF:I->O                 3.272          Salida_4_OBUF (Salida<4>)
    ----------------------------------------
    Total                     24.329ns (14.859ns logic, 9.470ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_1_cmp_eq00001'
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Offset:              24.373ns (Levels of Logic = 21)
  Source:            Inst_RegisterFile/registros_1_24 (LATCH)
  Destination:       Salida<4> (PAD)
  Source Clock:      Inst_RegisterFile/registros_1_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_1_24 to Salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.610  Inst_RegisterFile/registros_1_24 (Inst_RegisterFile/registros_1_24)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1266 (Inst_RegisterFile/Mmux__varindex0002_1266)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_10_f5_49 (Inst_RegisterFile/Mmux__varindex0002_10_f550)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f6_15 (Inst_RegisterFile/Mmux__varindex0002_9_f616)
     MUXF7:I0->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     OBUF:I->O                 3.272          Salida_4_OBUF (Salida<4>)
    ----------------------------------------
    Total                     24.373ns (14.859ns logic, 9.514ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_9_cmp_eq00001'
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Offset:              24.329ns (Levels of Logic = 21)
  Source:            Inst_RegisterFile/registros_9_24 (LATCH)
  Destination:       Salida<4> (PAD)
  Source Clock:      Inst_RegisterFile/registros_9_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_9_24 to Salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.566  Inst_RegisterFile/registros_9_24 (Inst_RegisterFile/registros_9_24)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1266 (Inst_RegisterFile/Mmux__varindex0002_1266)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_10_f5_49 (Inst_RegisterFile/Mmux__varindex0002_10_f550)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f6_15 (Inst_RegisterFile/Mmux__varindex0002_9_f616)
     MUXF7:I0->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     OBUF:I->O                 3.272          Salida_4_OBUF (Salida<4>)
    ----------------------------------------
    Total                     24.329ns (14.859ns logic, 9.470ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_17_cmp_eq00001'
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Offset:              24.373ns (Levels of Logic = 21)
  Source:            Inst_RegisterFile/registros_17_24 (LATCH)
  Destination:       Salida<4> (PAD)
  Source Clock:      Inst_RegisterFile/registros_17_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_17_24 to Salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.610  Inst_RegisterFile/registros_17_24 (Inst_RegisterFile/registros_17_24)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_11101 (Inst_RegisterFile/Mmux__varindex0002_11101)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_10_f5_49 (Inst_RegisterFile/Mmux__varindex0002_10_f550)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f6_15 (Inst_RegisterFile/Mmux__varindex0002_9_f616)
     MUXF7:I0->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     OBUF:I->O                 3.272          Salida_4_OBUF (Salida<4>)
    ----------------------------------------
    Total                     24.373ns (14.859ns logic, 9.514ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_25_cmp_eq0000'
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Offset:              24.329ns (Levels of Logic = 21)
  Source:            Inst_RegisterFile/registros_25_24 (LATCH)
  Destination:       Salida<4> (PAD)
  Source Clock:      Inst_RegisterFile/registros_25_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_25_24 to Salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.566  Inst_RegisterFile/registros_25_24 (Inst_RegisterFile/registros_25_24)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_11101 (Inst_RegisterFile/Mmux__varindex0002_11101)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_10_f5_49 (Inst_RegisterFile/Mmux__varindex0002_10_f550)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f6_15 (Inst_RegisterFile/Mmux__varindex0002_9_f616)
     MUXF7:I0->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     OBUF:I->O                 3.272          Salida_4_OBUF (Salida<4>)
    ----------------------------------------
    Total                     24.329ns (14.859ns logic, 9.470ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_2_cmp_eq00001'
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Offset:              24.373ns (Levels of Logic = 21)
  Source:            Inst_RegisterFile/registros_2_24 (LATCH)
  Destination:       Salida<4> (PAD)
  Source Clock:      Inst_RegisterFile/registros_2_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_2_24 to Salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.610  Inst_RegisterFile/registros_2_24 (Inst_RegisterFile/registros_2_24)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1265 (Inst_RegisterFile/Mmux__varindex0002_1265)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_10_f5_48 (Inst_RegisterFile/Mmux__varindex0002_10_f549)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f6_32 (Inst_RegisterFile/Mmux__varindex0002_8_f633)
     MUXF7:I1->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     OBUF:I->O                 3.272          Salida_4_OBUF (Salida<4>)
    ----------------------------------------
    Total                     24.373ns (14.859ns logic, 9.514ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_10_cmp_eq00001'
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Offset:              24.329ns (Levels of Logic = 21)
  Source:            Inst_RegisterFile/registros_10_24 (LATCH)
  Destination:       Salida<4> (PAD)
  Source Clock:      Inst_RegisterFile/registros_10_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_10_24 to Salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.566  Inst_RegisterFile/registros_10_24 (Inst_RegisterFile/registros_10_24)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1265 (Inst_RegisterFile/Mmux__varindex0002_1265)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_10_f5_48 (Inst_RegisterFile/Mmux__varindex0002_10_f549)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f6_32 (Inst_RegisterFile/Mmux__varindex0002_8_f633)
     MUXF7:I1->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     OBUF:I->O                 3.272          Salida_4_OBUF (Salida<4>)
    ----------------------------------------
    Total                     24.329ns (14.859ns logic, 9.470ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_18_cmp_eq00001'
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Offset:              24.373ns (Levels of Logic = 21)
  Source:            Inst_RegisterFile/registros_18_24 (LATCH)
  Destination:       Salida<4> (PAD)
  Source Clock:      Inst_RegisterFile/registros_18_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_18_24 to Salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.610  Inst_RegisterFile/registros_18_24 (Inst_RegisterFile/registros_18_24)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_11100 (Inst_RegisterFile/Mmux__varindex0002_11100)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_10_f5_48 (Inst_RegisterFile/Mmux__varindex0002_10_f549)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f6_32 (Inst_RegisterFile/Mmux__varindex0002_8_f633)
     MUXF7:I1->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     OBUF:I->O                 3.272          Salida_4_OBUF (Salida<4>)
    ----------------------------------------
    Total                     24.373ns (14.859ns logic, 9.514ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_26_cmp_eq0000'
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Offset:              24.329ns (Levels of Logic = 21)
  Source:            Inst_RegisterFile/registros_26_24 (LATCH)
  Destination:       Salida<4> (PAD)
  Source Clock:      Inst_RegisterFile/registros_26_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_26_24 to Salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.566  Inst_RegisterFile/registros_26_24 (Inst_RegisterFile/registros_26_24)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_11100 (Inst_RegisterFile/Mmux__varindex0002_11100)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_10_f5_48 (Inst_RegisterFile/Mmux__varindex0002_10_f549)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f6_32 (Inst_RegisterFile/Mmux__varindex0002_8_f633)
     MUXF7:I1->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     OBUF:I->O                 3.272          Salida_4_OBUF (Salida<4>)
    ----------------------------------------
    Total                     24.329ns (14.859ns logic, 9.470ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_3_cmp_eq00001'
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Offset:              24.373ns (Levels of Logic = 21)
  Source:            Inst_RegisterFile/registros_3_24 (LATCH)
  Destination:       Salida<4> (PAD)
  Source Clock:      Inst_RegisterFile/registros_3_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_3_24 to Salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.610  Inst_RegisterFile/registros_3_24 (Inst_RegisterFile/registros_3_24)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1199 (Inst_RegisterFile/Mmux__varindex0002_1199)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f5_49 (Inst_RegisterFile/Mmux__varindex0002_9_f550)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f6_32 (Inst_RegisterFile/Mmux__varindex0002_8_f633)
     MUXF7:I1->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     OBUF:I->O                 3.272          Salida_4_OBUF (Salida<4>)
    ----------------------------------------
    Total                     24.373ns (14.859ns logic, 9.514ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_11_cmp_eq00001'
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Offset:              24.329ns (Levels of Logic = 21)
  Source:            Inst_RegisterFile/registros_11_24 (LATCH)
  Destination:       Salida<4> (PAD)
  Source Clock:      Inst_RegisterFile/registros_11_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_11_24 to Salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.566  Inst_RegisterFile/registros_11_24 (Inst_RegisterFile/registros_11_24)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1199 (Inst_RegisterFile/Mmux__varindex0002_1199)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f5_49 (Inst_RegisterFile/Mmux__varindex0002_9_f550)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f6_32 (Inst_RegisterFile/Mmux__varindex0002_8_f633)
     MUXF7:I1->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     OBUF:I->O                 3.272          Salida_4_OBUF (Salida<4>)
    ----------------------------------------
    Total                     24.329ns (14.859ns logic, 9.470ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_19_cmp_eq0000'
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Offset:              24.373ns (Levels of Logic = 21)
  Source:            Inst_RegisterFile/registros_19_24 (LATCH)
  Destination:       Salida<4> (PAD)
  Source Clock:      Inst_RegisterFile/registros_19_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_19_24 to Salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.610  Inst_RegisterFile/registros_19_24 (Inst_RegisterFile/registros_19_24)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1083 (Inst_RegisterFile/Mmux__varindex0002_1083)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f5_49 (Inst_RegisterFile/Mmux__varindex0002_9_f550)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f6_32 (Inst_RegisterFile/Mmux__varindex0002_8_f633)
     MUXF7:I1->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     OBUF:I->O                 3.272          Salida_4_OBUF (Salida<4>)
    ----------------------------------------
    Total                     24.373ns (14.859ns logic, 9.514ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_27_cmp_eq0000'
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Offset:              24.329ns (Levels of Logic = 21)
  Source:            Inst_RegisterFile/registros_27_24 (LATCH)
  Destination:       Salida<4> (PAD)
  Source Clock:      Inst_RegisterFile/registros_27_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_27_24 to Salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.566  Inst_RegisterFile/registros_27_24 (Inst_RegisterFile/registros_27_24)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1083 (Inst_RegisterFile/Mmux__varindex0002_1083)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f5_49 (Inst_RegisterFile/Mmux__varindex0002_9_f550)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f6_32 (Inst_RegisterFile/Mmux__varindex0002_8_f633)
     MUXF7:I1->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     OBUF:I->O                 3.272          Salida_4_OBUF (Salida<4>)
    ----------------------------------------
    Total                     24.329ns (14.859ns logic, 9.470ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_4_cmp_eq00001'
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Offset:              21.212ns (Levels of Logic = 17)
  Source:            Inst_RegisterFile/registros_4_0 (LATCH)
  Destination:       Salida<2> (PAD)
  Source Clock:      Inst_RegisterFile/registros_4_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_4_0 to Salida<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Inst_RegisterFile/registros_4_0 (Inst_RegisterFile/registros_4_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_12 (Inst_RegisterFile/Mmux__varindex0001_12)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_10_f5 (Inst_RegisterFile/Mmux__varindex0001_10_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f6 (Inst_RegisterFile/Mmux__varindex0001_8_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     OBUF:I->O                 3.272          Salida_2_OBUF (Salida<2>)
    ----------------------------------------
    Total                     21.212ns (14.000ns logic, 7.212ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_12_cmp_eq00001'
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Offset:              21.168ns (Levels of Logic = 17)
  Source:            Inst_RegisterFile/registros_12_0 (LATCH)
  Destination:       Salida<2> (PAD)
  Source Clock:      Inst_RegisterFile/registros_12_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_12_0 to Salida<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisterFile/registros_12_0 (Inst_RegisterFile/registros_12_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_12 (Inst_RegisterFile/Mmux__varindex0001_12)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_10_f5 (Inst_RegisterFile/Mmux__varindex0001_10_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f6 (Inst_RegisterFile/Mmux__varindex0001_8_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     OBUF:I->O                 3.272          Salida_2_OBUF (Salida<2>)
    ----------------------------------------
    Total                     21.168ns (14.000ns logic, 7.168ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_20_cmp_eq00001'
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Offset:              21.212ns (Levels of Logic = 17)
  Source:            Inst_RegisterFile/registros_20_0 (LATCH)
  Destination:       Salida<2> (PAD)
  Source Clock:      Inst_RegisterFile/registros_20_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_20_0 to Salida<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Inst_RegisterFile/registros_20_0 (Inst_RegisterFile/registros_20_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_112 (Inst_RegisterFile/Mmux__varindex0001_112)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_10_f5 (Inst_RegisterFile/Mmux__varindex0001_10_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f6 (Inst_RegisterFile/Mmux__varindex0001_8_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     OBUF:I->O                 3.272          Salida_2_OBUF (Salida<2>)
    ----------------------------------------
    Total                     21.212ns (14.000ns logic, 7.212ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_28_cmp_eq0000'
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Offset:              21.168ns (Levels of Logic = 17)
  Source:            Inst_RegisterFile/registros_28_0 (LATCH)
  Destination:       Salida<2> (PAD)
  Source Clock:      Inst_RegisterFile/registros_28_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_28_0 to Salida<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisterFile/registros_28_0 (Inst_RegisterFile/registros_28_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_112 (Inst_RegisterFile/Mmux__varindex0001_112)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_10_f5 (Inst_RegisterFile/Mmux__varindex0001_10_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f6 (Inst_RegisterFile/Mmux__varindex0001_8_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     OBUF:I->O                 3.272          Salida_2_OBUF (Salida<2>)
    ----------------------------------------
    Total                     21.168ns (14.000ns logic, 7.168ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_5_cmp_eq00001'
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Offset:              21.212ns (Levels of Logic = 17)
  Source:            Inst_RegisterFile/registros_5_0 (LATCH)
  Destination:       Salida<2> (PAD)
  Source Clock:      Inst_RegisterFile/registros_5_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_5_0 to Salida<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Inst_RegisterFile/registros_5_0 (Inst_RegisterFile/registros_5_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_111 (Inst_RegisterFile/Mmux__varindex0001_111)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_9_f5_0 (Inst_RegisterFile/Mmux__varindex0001_9_f51)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f6 (Inst_RegisterFile/Mmux__varindex0001_8_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     OBUF:I->O                 3.272          Salida_2_OBUF (Salida<2>)
    ----------------------------------------
    Total                     21.212ns (14.000ns logic, 7.212ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_13_cmp_eq00001'
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Offset:              21.168ns (Levels of Logic = 17)
  Source:            Inst_RegisterFile/registros_13_0 (LATCH)
  Destination:       Salida<2> (PAD)
  Source Clock:      Inst_RegisterFile/registros_13_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_13_0 to Salida<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisterFile/registros_13_0 (Inst_RegisterFile/registros_13_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_111 (Inst_RegisterFile/Mmux__varindex0001_111)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_9_f5_0 (Inst_RegisterFile/Mmux__varindex0001_9_f51)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f6 (Inst_RegisterFile/Mmux__varindex0001_8_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     OBUF:I->O                 3.272          Salida_2_OBUF (Salida<2>)
    ----------------------------------------
    Total                     21.168ns (14.000ns logic, 7.168ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_21_cmp_eq00001'
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Offset:              21.212ns (Levels of Logic = 17)
  Source:            Inst_RegisterFile/registros_21_0 (LATCH)
  Destination:       Salida<2> (PAD)
  Source Clock:      Inst_RegisterFile/registros_21_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_21_0 to Salida<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Inst_RegisterFile/registros_21_0 (Inst_RegisterFile/registros_21_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_102 (Inst_RegisterFile/Mmux__varindex0001_102)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_9_f5_0 (Inst_RegisterFile/Mmux__varindex0001_9_f51)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f6 (Inst_RegisterFile/Mmux__varindex0001_8_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     OBUF:I->O                 3.272          Salida_2_OBUF (Salida<2>)
    ----------------------------------------
    Total                     21.212ns (14.000ns logic, 7.212ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_29_cmp_eq0000'
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Offset:              21.168ns (Levels of Logic = 17)
  Source:            Inst_RegisterFile/registros_29_0 (LATCH)
  Destination:       Salida<2> (PAD)
  Source Clock:      Inst_RegisterFile/registros_29_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_29_0 to Salida<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisterFile/registros_29_0 (Inst_RegisterFile/registros_29_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_102 (Inst_RegisterFile/Mmux__varindex0001_102)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_9_f5_0 (Inst_RegisterFile/Mmux__varindex0001_9_f51)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f6 (Inst_RegisterFile/Mmux__varindex0001_8_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     OBUF:I->O                 3.272          Salida_2_OBUF (Salida<2>)
    ----------------------------------------
    Total                     21.168ns (14.000ns logic, 7.168ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_6_cmp_eq00001'
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Offset:              21.212ns (Levels of Logic = 17)
  Source:            Inst_RegisterFile/registros_6_0 (LATCH)
  Destination:       Salida<2> (PAD)
  Source Clock:      Inst_RegisterFile/registros_6_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_6_0 to Salida<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Inst_RegisterFile/registros_6_0 (Inst_RegisterFile/registros_6_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_11 (Inst_RegisterFile/Mmux__varindex0001_11)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_9_f5 (Inst_RegisterFile/Mmux__varindex0001_9_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f6 (Inst_RegisterFile/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     OBUF:I->O                 3.272          Salida_2_OBUF (Salida<2>)
    ----------------------------------------
    Total                     21.212ns (14.000ns logic, 7.212ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_14_cmp_eq00001'
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Offset:              21.168ns (Levels of Logic = 17)
  Source:            Inst_RegisterFile/registros_14_0 (LATCH)
  Destination:       Salida<2> (PAD)
  Source Clock:      Inst_RegisterFile/registros_14_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_14_0 to Salida<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisterFile/registros_14_0 (Inst_RegisterFile/registros_14_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_11 (Inst_RegisterFile/Mmux__varindex0001_11)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_9_f5 (Inst_RegisterFile/Mmux__varindex0001_9_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f6 (Inst_RegisterFile/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     OBUF:I->O                 3.272          Salida_2_OBUF (Salida<2>)
    ----------------------------------------
    Total                     21.168ns (14.000ns logic, 7.168ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_22_cmp_eq00001'
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Offset:              21.212ns (Levels of Logic = 17)
  Source:            Inst_RegisterFile/registros_22_0 (LATCH)
  Destination:       Salida<2> (PAD)
  Source Clock:      Inst_RegisterFile/registros_22_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_22_0 to Salida<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Inst_RegisterFile/registros_22_0 (Inst_RegisterFile/registros_22_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_101 (Inst_RegisterFile/Mmux__varindex0001_101)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_9_f5 (Inst_RegisterFile/Mmux__varindex0001_9_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f6 (Inst_RegisterFile/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     OBUF:I->O                 3.272          Salida_2_OBUF (Salida<2>)
    ----------------------------------------
    Total                     21.212ns (14.000ns logic, 7.212ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_30_cmp_eq0000'
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Offset:              21.168ns (Levels of Logic = 17)
  Source:            Inst_RegisterFile/registros_30_0 (LATCH)
  Destination:       Salida<2> (PAD)
  Source Clock:      Inst_RegisterFile/registros_30_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_30_0 to Salida<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisterFile/registros_30_0 (Inst_RegisterFile/registros_30_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_101 (Inst_RegisterFile/Mmux__varindex0001_101)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_9_f5 (Inst_RegisterFile/Mmux__varindex0001_9_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f6 (Inst_RegisterFile/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     OBUF:I->O                 3.272          Salida_2_OBUF (Salida<2>)
    ----------------------------------------
    Total                     21.168ns (14.000ns logic, 7.168ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_7_cmp_eq00001'
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Offset:              21.212ns (Levels of Logic = 17)
  Source:            Inst_RegisterFile/registros_7_0 (LATCH)
  Destination:       Salida<2> (PAD)
  Source Clock:      Inst_RegisterFile/registros_7_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_7_0 to Salida<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Inst_RegisterFile/registros_7_0 (Inst_RegisterFile/registros_7_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_10 (Inst_RegisterFile/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f6 (Inst_RegisterFile/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     OBUF:I->O                 3.272          Salida_2_OBUF (Salida<2>)
    ----------------------------------------
    Total                     21.212ns (14.000ns logic, 7.212ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_15_cmp_eq00001'
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Offset:              21.168ns (Levels of Logic = 17)
  Source:            Inst_RegisterFile/registros_15_0 (LATCH)
  Destination:       Salida<2> (PAD)
  Source Clock:      Inst_RegisterFile/registros_15_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_15_0 to Salida<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisterFile/registros_15_0 (Inst_RegisterFile/registros_15_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_10 (Inst_RegisterFile/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f6 (Inst_RegisterFile/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     OBUF:I->O                 3.272          Salida_2_OBUF (Salida<2>)
    ----------------------------------------
    Total                     21.168ns (14.000ns logic, 7.168ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_23_cmp_eq00001'
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Offset:              21.212ns (Levels of Logic = 17)
  Source:            Inst_RegisterFile/registros_23_0 (LATCH)
  Destination:       Salida<2> (PAD)
  Source Clock:      Inst_RegisterFile/registros_23_cmp_eq00001 falling

  Data Path: Inst_RegisterFile/registros_23_0 to Salida<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Inst_RegisterFile/registros_23_0 (Inst_RegisterFile/registros_23_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_9 (Inst_RegisterFile/Mmux__varindex0001_9)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f6 (Inst_RegisterFile/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     OBUF:I->O                 3.272          Salida_2_OBUF (Salida<2>)
    ----------------------------------------
    Total                     21.212ns (14.000ns logic, 7.212ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_31_cmp_eq0000'
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Offset:              21.168ns (Levels of Logic = 17)
  Source:            Inst_RegisterFile/registros_31_0 (LATCH)
  Destination:       Salida<2> (PAD)
  Source Clock:      Inst_RegisterFile/registros_31_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_31_0 to Salida<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisterFile/registros_31_0 (Inst_RegisterFile/registros_31_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_9 (Inst_RegisterFile/Mmux__varindex0001_9)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f6 (Inst_RegisterFile/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0001_6_f7 (Inst_RegisterFile/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_RegisterFile/Mmux__varindex0001_5_f8 (Inst_RegisterFile/Mmux__varindex0001_5_f8)
     LUT4:I1->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     OBUF:I->O                 3.272          Salida_2_OBUF (Salida<2>)
    ----------------------------------------
    Total                     21.168ns (14.000ns logic, 7.168ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_32_cmp_eq0000'
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Offset:              23.375ns (Levels of Logic = 19)
  Source:            Inst_RegisterFile/registros_32_24 (LATCH)
  Destination:       Salida<4> (PAD)
  Source Clock:      Inst_RegisterFile/registros_32_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_32_24 to Salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.610  Inst_RegisterFile/registros_32_24 (Inst_RegisterFile/registros_32_24)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f5_32_F (N1597)
     MUXF5:I0->O           2   0.321   0.526  Inst_RegisterFile/Mmux__varindex0002_8_f5_32 (Inst_RegisterFile/Mmux__varindex0002_6_f616)
     LUT3:I1->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     OBUF:I->O                 3.272          Salida_4_OBUF (Salida<4>)
    ----------------------------------------
    Total                     23.375ns (13.817ns logic, 9.558ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_33_cmp_eq0000'
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Offset:              23.331ns (Levels of Logic = 19)
  Source:            Inst_RegisterFile/registros_33_24 (LATCH)
  Destination:       Salida<4> (PAD)
  Source Clock:      Inst_RegisterFile/registros_33_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_33_24 to Salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.566  Inst_RegisterFile/registros_33_24 (Inst_RegisterFile/registros_33_24)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f5_32_F (N1597)
     MUXF5:I0->O           2   0.321   0.526  Inst_RegisterFile/Mmux__varindex0002_8_f5_32 (Inst_RegisterFile/Mmux__varindex0002_6_f616)
     LUT3:I1->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     OBUF:I->O                 3.272          Salida_4_OBUF (Salida<4>)
    ----------------------------------------
    Total                     23.331ns (13.817ns logic, 9.514ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_34_cmp_eq0000'
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Offset:              23.375ns (Levels of Logic = 19)
  Source:            Inst_RegisterFile/registros_34_24 (LATCH)
  Destination:       Salida<4> (PAD)
  Source Clock:      Inst_RegisterFile/registros_34_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_34_24 to Salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.610  Inst_RegisterFile/registros_34_24 (Inst_RegisterFile/registros_34_24)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f5_32_G (N1598)
     MUXF5:I1->O           2   0.321   0.526  Inst_RegisterFile/Mmux__varindex0002_8_f5_32 (Inst_RegisterFile/Mmux__varindex0002_6_f616)
     LUT3:I1->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     OBUF:I->O                 3.272          Salida_4_OBUF (Salida<4>)
    ----------------------------------------
    Total                     23.375ns (13.817ns logic, 9.558ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_35_cmp_eq0000'
  Total number of paths / destination ports: 86537 / 32
-------------------------------------------------------------------------
Offset:              23.331ns (Levels of Logic = 19)
  Source:            Inst_RegisterFile/registros_35_24 (LATCH)
  Destination:       Salida<4> (PAD)
  Source Clock:      Inst_RegisterFile/registros_35_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_35_24 to Salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.566  Inst_RegisterFile/registros_35_24 (Inst_RegisterFile/registros_35_24)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f5_32_G (N1598)
     MUXF5:I1->O           2   0.321   0.526  Inst_RegisterFile/Mmux__varindex0002_8_f5_32 (Inst_RegisterFile/Mmux__varindex0002_6_f616)
     LUT3:I1->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     OBUF:I->O                 3.272          Salida_4_OBUF (Salida<4>)
    ----------------------------------------
    Total                     23.331ns (13.817ns logic, 9.514ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_36_cmp_eq0000'
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Offset:              20.095ns (Levels of Logic = 15)
  Source:            Inst_RegisterFile/registros_36_0 (LATCH)
  Destination:       Salida<2> (PAD)
  Source Clock:      Inst_RegisterFile/registros_36_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_36_0 to Salida<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Inst_RegisterFile/registros_36_0 (Inst_RegisterFile/registros_36_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_91 (Inst_RegisterFile/Mmux__varindex0001_91)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f5 (Inst_RegisterFile/Mmux__varindex0001_7_f5)
     MUXF6:I1->O           1   0.521   0.424  Inst_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     OBUF:I->O                 3.272          Salida_2_OBUF (Salida<2>)
    ----------------------------------------
    Total                     20.095ns (12.958ns logic, 7.137ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_37_cmp_eq0000'
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Offset:              20.051ns (Levels of Logic = 15)
  Source:            Inst_RegisterFile/registros_37_0 (LATCH)
  Destination:       Salida<2> (PAD)
  Source Clock:      Inst_RegisterFile/registros_37_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_37_0 to Salida<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisterFile/registros_37_0 (Inst_RegisterFile/registros_37_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_91 (Inst_RegisterFile/Mmux__varindex0001_91)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f5 (Inst_RegisterFile/Mmux__varindex0001_7_f5)
     MUXF6:I1->O           1   0.521   0.424  Inst_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     OBUF:I->O                 3.272          Salida_2_OBUF (Salida<2>)
    ----------------------------------------
    Total                     20.051ns (12.958ns logic, 7.093ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_38_cmp_eq0000'
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Offset:              20.095ns (Levels of Logic = 15)
  Source:            Inst_RegisterFile/registros_38_0 (LATCH)
  Destination:       Salida<2> (PAD)
  Source Clock:      Inst_RegisterFile/registros_38_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_38_0 to Salida<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Inst_RegisterFile/registros_38_0 (Inst_RegisterFile/registros_38_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_8 (Inst_RegisterFile/Mmux__varindex0001_8)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f5 (Inst_RegisterFile/Mmux__varindex0001_7_f5)
     MUXF6:I1->O           1   0.521   0.424  Inst_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     OBUF:I->O                 3.272          Salida_2_OBUF (Salida<2>)
    ----------------------------------------
    Total                     20.095ns (12.958ns logic, 7.137ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisterFile/registros_39_cmp_eq0000'
  Total number of paths / destination ports: 15121 / 32
-------------------------------------------------------------------------
Offset:              20.051ns (Levels of Logic = 15)
  Source:            Inst_RegisterFile/registros_39_0 (LATCH)
  Destination:       Salida<2> (PAD)
  Source Clock:      Inst_RegisterFile/registros_39_cmp_eq0000 falling

  Data Path: Inst_RegisterFile/registros_39_0 to Salida<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisterFile/registros_39_0 (Inst_RegisterFile/registros_39_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0001_8 (Inst_RegisterFile/Mmux__varindex0001_8)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0001_7_f5 (Inst_RegisterFile/Mmux__varindex0001_7_f5)
     MUXF6:I1->O           1   0.521   0.424  Inst_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O           59   0.704   1.446  Inst_RegisterFile/CRS1<0>1 (cRs1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<1> (Inst_ALU/Msub_AluResult_addsub0002_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_ALU/Msub_AluResult_addsub0002_xor<2> (Inst_ALU/AluResult_addsub0002<2>)
     LUT4:I0->O            1   0.704   0.595  Inst_ALU/AluResult<2>361 (Inst_ALU/AluResult<2>361)
     LUT4:I0->O            1   0.704   0.499  Inst_ALU/AluResult<2>326_SW0 (N437)
     LUT4:I1->O          267   0.704   1.340  Inst_ALU/AluResult<2>393 (AluResult<2>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S46 (Salida_2_OBUF)
     OBUF:I->O                 3.272          Salida_2_OBUF (Salida<2>)
    ----------------------------------------
    Total                     20.051ns (12.958ns logic, 7.093ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Win_Man/rs2int_cmp_le0000'
  Total number of paths / destination ports: 1356904 / 32
-------------------------------------------------------------------------
Offset:              25.271ns (Levels of Logic = 21)
  Source:            Inst_Win_Man/rs2int_3 (LATCH)
  Destination:       Salida<4> (PAD)
  Source Clock:      Inst_Win_Man/rs2int_cmp_le0000 falling

  Data Path: Inst_Win_Man/rs2int_3 to Salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q           256   0.676   1.508  Inst_Win_Man/rs2int_3 (Inst_Win_Man/rs2int_3)
     LUT3:I0->O            1   0.704   0.000  Inst_RegisterFile/Mmux__varindex0002_1083 (Inst_RegisterFile/Mmux__varindex0002_1083)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisterFile/Mmux__varindex0002_9_f5_49 (Inst_RegisterFile/Mmux__varindex0002_9_f550)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisterFile/Mmux__varindex0002_8_f6_32 (Inst_RegisterFile/Mmux__varindex0002_8_f633)
     MUXF7:I1->O           2   0.521   0.482  Inst_RegisterFile/Mmux__varindex0002_7_f7_15 (Inst_RegisterFile/Mmux__varindex0002_5_f816)
     LUT3:I2->O            2   0.704   0.526  Inst_MUX/S<24>_SW0 (N200)
     LUT3:I1->O            1   0.704   0.595  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>_SW0 (N290)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00211_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00211_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00211_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00211_wg_cy<4>)
     LUT3_D:I2->O         60   0.704   1.306  Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>1 (Inst_ALU/AluResult_cmp_eq00211_wg_cy<6>)
     LUT3:I2->O           24   0.704   1.256  Inst_ALU/AluResult_cmp_eq00471 (Inst_ALU/AluResult_cmp_eq0047)
     LUT4_D:I3->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     OBUF:I->O                 3.272          Salida_4_OBUF (Salida<4>)
    ----------------------------------------
    Total                     25.271ns (14.859ns logic, 10.412ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 53672 / 32
-------------------------------------------------------------------------
Delay:               22.281ns (Levels of Logic = 18)
  Source:            Rst (PAD)
  Destination:       Salida<4> (PAD)

  Data Path: Rst to Salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1486   1.218   1.585  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1_F (N1521)
     MUXF5:I0->O           1   0.321   0.424  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>_SW1 (N353)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_lut<0> (Inst_ALU/AluResult_cmp_eq00521_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<0> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<1> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<2> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/AluResult_cmp_eq00521_wg_cy<3> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.482  Inst_ALU/AluResult_cmp_eq00521_wg_cy<4> (Inst_ALU/AluResult_cmp_eq00521_wg_cy<4>)
     LUT3_D:I2->O         25   0.704   1.295  Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1_1 (Inst_ALU/AluResult_cmp_eq00521_wg_cy<6>1)
     LUT3:I2->O           24   0.704   1.287  Inst_ALU/AluResult_cmp_eq00571 (Inst_ALU/AluResult_cmp_eq0057)
     LUT4_D:I2->O          5   0.704   0.712  Inst_ALU/AluResult<10>61_1 (Inst_ALU/AluResult<10>61)
     LUT2:I1->O            1   0.704   0.455  Inst_ALU/AluResult<4>161_SW0 (N971)
     LUT4:I2->O            1   0.704   0.424  Inst_ALU/AluResult<4>167 (Inst_ALU/AluResult<4>167)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<4>364_SW0 (N469)
     LUT4:I3->O          131   0.704   1.297  Inst_ALU/AluResult<4>377 (AluResult<4>)
     LUT4:I3->O           40   0.704   1.265  Inst_MUXF/Mmux_S54 (Salida_4_OBUF)
     OBUF:I->O                 3.272          Salida_4_OBUF (Salida<4>)
    ----------------------------------------
    Total                     22.281ns (12.951ns logic, 9.330ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================


Total REAL time to Xst completion: 248.00 secs
Total CPU time to Xst completion: 248.07 secs
 
--> 

Total memory usage is 701440 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   65 (   0 filtered)
Number of infos    :   11 (   0 filtered)

