

================================================================
== Vivado HLS Report for 'minver_hwa'
================================================================
* Date:           Sat May  6 15:25:33 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_minver_float
* Solution:       minver_2b_4x4
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.69|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+-----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration |  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency  |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+-----------+-----------+-----------+-------+----------+
        |- Loop 1     |    4|    4|          1|          1|          1|      4|    yes   |
        |- Loop 2     |  130|  614| 130 ~ 152 |          -|          -| 1 ~ 4 |    no    |
        | + Loop 2.1  |    4|    7|          5|          1|          1| 1 ~ 4 |    yes   |
        | + Loop 2.2  |   16|   16|          4|          4|          1|      4|    yes   |
        | + Loop 2.3  |   44|   44|         18|          9|          1|      4|    yes   |
        | + Loop 2.4  |   55|   55|         20|         12|          1|      4|    yes   |
        |- Loop 3     |    ?|    ?|          ?|          -|          -|      4|    no    |
        | + Loop 3.1  |    ?|    ?|         14|         13|          1|      ?|    yes   |
        +-------------+-----+-----+-----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 5
  * Pipeline-2: initiation interval (II) = 4, depth = 4
  * Pipeline-3: initiation interval (II) = 9, depth = 18
  * Pipeline-4: initiation interval (II) = 12, depth = 20
  * Pipeline-5: initiation interval (II) = 13, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 92
* Pipeline: 6
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 5, States = { 5 6 7 8 9 }
  Pipeline-2: II = 4, D = 4, States = { 17 18 19 20 }
  Pipeline-3: II = 9, D = 18, States = { 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
  Pipeline-4: II = 12, D = 20, States = { 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 }
  Pipeline-5: II = 13, D = 14, States = { 78 79 80 81 82 83 84 85 86 87 88 89 90 91 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond7)
	2  / (!exitcond7)
3 --> 
	4  / true
4 --> 
	5  / (!tmp_2)
	77  / (tmp_2)
5 --> 
	10  / (exitcond6)
	6  / (!exitcond6)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	5  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / (!tmp_2 & !tmp_33 & !tmp_1)
	21  / (!tmp_2 & !tmp_33 & tmp_1)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	21  / (exitcond5)
	18  / (!exitcond5)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	17  / true
21 --> 
	22  / true
22 --> 
	40  / (exitcond4)
	23  / (!exitcond4)
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	22  / true
40 --> 
	41  / true
41 --> 
	61  / (exitcond3)
	42  / (!exitcond3)
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	41  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	4  / true
77 --> 
	78  / (!exitcond1)
	14  / (exitcond1)
78 --> 
	79  / true
79 --> 
	92  / (tmp_8)
	80  / (!tmp_8)
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	78  / true
92 --> 
	77  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_93 (3)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %a_1), !map !31

ST_1: StgValue_94 (4)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %a_0), !map !37

ST_1: StgValue_95 (5)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !43

ST_1: StgValue_96 (6)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @minver_hwa_str) nounwind

ST_1: work (7)  [1/1] 0.00ns  loc: minver.c:41
:4  %work = alloca [500 x i3], align 1

ST_1: StgValue_98 (8)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecMemCore([8 x float]* %a_0, [8 x float]* %a_1, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_99 (9)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface([8 x float]* %a_0, [8 x float]* %a_1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_100 (10)  [1/1] 0.00ns  loc: minver.c:39
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_101 (11)  [1/1] 1.57ns  loc: minver.c:50
:8  br label %1


 <State 2>: 2.71ns
ST_2: i (13)  [1/1] 0.00ns
:0  %i = phi i3 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond7 (14)  [1/1] 1.94ns  loc: minver.c:50
:1  %exitcond7 = icmp eq i3 %i, -4

ST_2: i_1 (15)  [1/1] 0.75ns  loc: minver.c:50
:2  %i_1 = add i3 %i, 1

ST_2: StgValue_105 (16)  [1/1] 0.00ns  loc: minver.c:50
:3  br i1 %exitcond7, label %.preheader13.preheader, label %2

ST_2: empty (18)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_2: tmp_6 (19)  [1/1] 0.00ns  loc: minver.c:50
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

ST_2: StgValue_108 (20)  [1/1] 0.00ns  loc: minver.c:51
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: tmp (21)  [1/1] 0.00ns  loc: minver.c:52
:3  %tmp = zext i3 %i to i64

ST_2: work_addr (22)  [1/1] 0.00ns  loc: minver.c:52
:4  %work_addr = getelementptr [500 x i3]* %work, i64 0, i64 %tmp

ST_2: StgValue_111 (23)  [1/1] 2.71ns  loc: minver.c:52
:5  store i3 %i, i3* %work_addr, align 1

ST_2: empty_9 (24)  [1/1] 0.00ns  loc: minver.c:53
:6  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_6) nounwind

ST_2: StgValue_113 (25)  [1/1] 0.00ns  loc: minver.c:50
:7  br label %1


 <State 3>: 1.57ns
ST_3: r (27)  [1/1] 0.00ns
.preheader13.preheader:0  %r = alloca i32

ST_3: StgValue_115 (28)  [1/1] 1.57ns
.preheader13.preheader:1  store i32 0, i32* %r

ST_3: StgValue_116 (29)  [1/1] 1.57ns  loc: minver.c:56
.preheader13.preheader:2  br label %.preheader13


 <State 4>: 1.57ns
ST_4: i_5 (31)  [1/1] 0.00ns
.preheader13:0  %i_5 = phi i3 [ %k, %15 ], [ 0, %.preheader13.preheader ]

ST_4: tmp_2 (32)  [1/1] 0.00ns  loc: minver.c:56
.preheader13:1  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %i_5, i32 2)

ST_4: k (33)  [1/1] 0.75ns  loc: minver.c:56
.preheader13:2  %k = add i3 %i_5, 1

ST_4: StgValue_120 (34)  [1/1] 0.00ns  loc: minver.c:56
.preheader13:3  br i1 %tmp_2, label %.preheader8.preheader, label %.preheader12.preheader

ST_4: i_5_cast (36)  [1/1] 0.00ns  loc: minver.c:59
.preheader12.preheader:0  %i_5_cast = zext i3 %i_5 to i32

ST_4: empty_10 (37)  [1/1] 0.00ns
.preheader12.preheader:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2) nounwind

ST_4: tmp_3 (38)  [1/1] 0.00ns  loc: minver.c:61
.preheader12.preheader:2  %tmp_3 = zext i3 %i_5 to i64

ST_4: tmp_7 (39)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:3  %tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_5, i1 false)

ST_4: tmp_11 (40)  [1/1] 0.00ns  loc: minver.c:82
.preheader12.preheader:4  %tmp_11 = zext i4 %tmp_7 to i64

ST_4: tmp_16 (41)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:5  %tmp_16 = or i4 %tmp_7, 1

ST_4: tmp_30 (42)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:6  %tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %tmp_16)

ST_4: a_0_addr_11 (43)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:7  %a_0_addr_11 = getelementptr [8 x float]* %a_0, i64 0, i64 %tmp_30

ST_4: a_0_addr_9 (44)  [1/1] 0.00ns  loc: minver.c:82
.preheader12.preheader:8  %a_0_addr_9 = getelementptr [8 x float]* %a_0, i64 0, i64 %tmp_11

ST_4: a_1_addr_11 (45)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:9  %a_1_addr_11 = getelementptr [8 x float]* %a_1, i64 0, i64 %tmp_30

ST_4: a_1_addr_9 (46)  [1/1] 0.00ns  loc: minver.c:82
.preheader12.preheader:10  %a_1_addr_9 = getelementptr [8 x float]* %a_1, i64 0, i64 %tmp_11

ST_4: tmp_35 (47)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:11  %tmp_35 = trunc i3 %i_5 to i1

ST_4: tmp_40 (48)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:12  %tmp_40 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_5, i1 %tmp_35)

ST_4: tmp_42 (49)  [1/1] 0.00ns  loc: minver.c:105
.preheader12.preheader:13  %tmp_42 = zext i4 %tmp_40 to i64

ST_4: a_0_addr_7 (50)  [1/1] 0.00ns  loc: minver.c:105
.preheader12.preheader:14  %a_0_addr_7 = getelementptr [8 x float]* %a_0, i64 0, i64 %tmp_42

ST_4: a_1_addr_7 (51)  [1/1] 0.00ns  loc: minver.c:105
.preheader12.preheader:15  %a_1_addr_7 = getelementptr [8 x float]* %a_1, i64 0, i64 %tmp_42

ST_4: tmp_49 (52)  [1/1] 0.00ns  loc: minver.c:61
.preheader12.preheader:16  %tmp_49 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %i_5, i32 1, i32 2)

ST_4: icmp (53)  [1/1] 1.54ns  loc: minver.c:61
.preheader12.preheader:17  %icmp = icmp eq i2 %tmp_49, 0

ST_4: StgValue_139 (54)  [1/1] 1.57ns  loc: minver.c:59
.preheader12.preheader:18  br label %.preheader12

ST_4: StgValue_140 (329)  [1/1] 1.57ns  loc: minver.c:109
.preheader8.preheader:0  br label %.preheader8


 <State 5>: 2.93ns
ST_5: wmax (56)  [1/1] 0.00ns
.preheader12:0  %wmax = phi float [ %wmax_1, %_ifconv ], [ 0.000000e+00, %.preheader12.preheader ]

ST_5: r_1 (57)  [1/1] 0.00ns
.preheader12:1  %r_1 = phi i32 [ %i_6, %_ifconv ], [ %i_5_cast, %.preheader12.preheader ]

ST_5: exitcond6 (58)  [1/1] 2.93ns  loc: minver.c:59
.preheader12:2  %exitcond6 = icmp eq i32 %r_1, 4

ST_5: StgValue_144 (59)  [1/1] 0.00ns  loc: minver.c:59
.preheader12:3  br i1 %exitcond6, label %_ifconv4, label %_ifconv

ST_5: tmp_59 (65)  [1/1] 0.00ns  loc: minver.c:59
_ifconv:4  %tmp_59 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %r_1, i1 %tmp_35)

ST_5: tmp_60 (66)  [1/1] 0.00ns  loc: minver.c:61
_ifconv:5  %tmp_60 = sext i33 %tmp_59 to i64

ST_5: a_0_addr_1 (67)  [1/1] 0.00ns  loc: minver.c:61
_ifconv:6  %a_0_addr_1 = getelementptr [8 x float]* %a_0, i64 0, i64 %tmp_60

ST_5: a_1_addr_1 (68)  [1/1] 0.00ns  loc: minver.c:61
_ifconv:7  %a_1_addr_1 = getelementptr [8 x float]* %a_1, i64 0, i64 %tmp_60

ST_5: a_0_load_1 (69)  [2/2] 2.39ns  loc: minver.c:61
_ifconv:8  %a_0_load_1 = load float* %a_0_addr_1, align 4

ST_5: a_1_load_1 (70)  [2/2] 2.39ns  loc: minver.c:61
_ifconv:9  %a_1_load_1 = load float* %a_1_addr_1, align 4

ST_5: i_6 (101)  [1/1] 2.39ns  loc: minver.c:59
_ifconv:40  %i_6 = add nsw i32 1, %r_1


 <State 6>: 3.76ns
ST_6: a_0_load_1 (69)  [1/2] 2.39ns  loc: minver.c:61
_ifconv:8  %a_0_load_1 = load float* %a_0_addr_1, align 4

ST_6: a_1_load_1 (70)  [1/2] 2.39ns  loc: minver.c:61
_ifconv:9  %a_1_load_1 = load float* %a_1_addr_1, align 4

ST_6: n_assign_1 (71)  [1/1] 1.37ns  loc: minver.c:61
_ifconv:10  %n_assign_1 = select i1 %icmp, float %a_0_load_1, float %a_1_load_1


 <State 7>: 7.74ns
ST_7: n_assign_1_to_int (72)  [1/1] 0.00ns  loc: minver.c:61
_ifconv:11  %n_assign_1_to_int = bitcast float %n_assign_1 to i32

ST_7: tmp_34 (73)  [1/1] 0.00ns  loc: minver.c:61
_ifconv:12  %tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %n_assign_1_to_int, i32 23, i32 30)

ST_7: tmp_61 (74)  [1/1] 0.00ns  loc: minver.c:61
_ifconv:13  %tmp_61 = trunc i32 %n_assign_1_to_int to i23

ST_7: notlhs (75)  [1/1] 2.47ns  loc: minver.c:61
_ifconv:14  %notlhs = icmp ne i8 %tmp_34, -1

ST_7: notrhs (76)  [1/1] 2.84ns  loc: minver.c:61
_ifconv:15  %notrhs = icmp eq i23 %tmp_61, 0

ST_7: tmp_36 (77)  [1/1] 0.00ns  loc: minver.c:61 (grouped into LUT with out node w_3)
_ifconv:16  %tmp_36 = or i1 %notrhs, %notlhs

ST_7: tmp_37 (78)  [1/1] 6.37ns  loc: minver_lib.c:11->minver.c:61
_ifconv:17  %tmp_37 = fcmp oge float %n_assign_1, 0.000000e+00

ST_7: tmp_38 (79)  [1/1] 0.00ns  loc: minver_lib.c:11->minver.c:61 (grouped into LUT with out node w_3)
_ifconv:18  %tmp_38 = and i1 %tmp_36, %tmp_37

ST_7: f_neg_i (80)  [1/1] 0.00ns  loc: minver_lib.c:14->minver.c:61 (grouped into LUT with out node w_3)
_ifconv:19  %f_neg_i = xor i32 %n_assign_1_to_int, -2147483648

ST_7: f_1 (81)  [1/1] 0.00ns  loc: minver_lib.c:14->minver.c:61 (grouped into LUT with out node w_3)
_ifconv:20  %f_1 = bitcast i32 %f_neg_i to float

ST_7: w_3 (82)  [1/1] 1.37ns  loc: minver.c:63 (out node of the LUT)
_ifconv:21  %w_3 = select i1 %tmp_38, float %n_assign_1, float %f_1


 <State 8>: 7.74ns
ST_8: w_3_to_int (83)  [1/1] 0.00ns  loc: minver.c:63
_ifconv:22  %w_3_to_int = bitcast float %w_3 to i32

ST_8: tmp_39 (84)  [1/1] 0.00ns  loc: minver.c:63
_ifconv:23  %tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w_3_to_int, i32 23, i32 30)

ST_8: tmp_63 (85)  [1/1] 0.00ns  loc: minver.c:63
_ifconv:24  %tmp_63 = trunc i32 %w_3_to_int to i23

ST_8: wmax_to_int (86)  [1/1] 0.00ns  loc: minver.c:62
_ifconv:25  %wmax_to_int = bitcast float %wmax to i32

ST_8: tmp_41 (87)  [1/1] 0.00ns  loc: minver.c:62
_ifconv:26  %tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %wmax_to_int, i32 23, i32 30)

ST_8: tmp_77 (88)  [1/1] 0.00ns  loc: minver.c:62
_ifconv:27  %tmp_77 = trunc i32 %wmax_to_int to i23

ST_8: notlhs3 (89)  [1/1] 2.47ns  loc: minver.c:63
_ifconv:28  %notlhs3 = icmp ne i8 %tmp_39, -1

ST_8: notrhs3 (90)  [1/1] 2.84ns  loc: minver.c:63
_ifconv:29  %notrhs3 = icmp eq i23 %tmp_63, 0

ST_8: tmp_43 (91)  [1/1] 0.00ns  loc: minver.c:63 (grouped into LUT with out node tmp_47)
_ifconv:30  %tmp_43 = or i1 %notrhs3, %notlhs3

ST_8: notlhs4 (92)  [1/1] 2.47ns  loc: minver.c:62
_ifconv:31  %notlhs4 = icmp ne i8 %tmp_41, -1

ST_8: notrhs4 (93)  [1/1] 2.84ns  loc: minver.c:62
_ifconv:32  %notrhs4 = icmp eq i23 %tmp_77, 0

ST_8: tmp_44 (94)  [1/1] 0.00ns  loc: minver.c:62 (grouped into LUT with out node tmp_47)
_ifconv:33  %tmp_44 = or i1 %notrhs4, %notlhs4

ST_8: tmp_45 (95)  [1/1] 0.00ns  loc: minver.c:63 (grouped into LUT with out node tmp_47)
_ifconv:34  %tmp_45 = and i1 %tmp_43, %tmp_44

ST_8: tmp_46 (96)  [1/1] 6.37ns  loc: minver.c:62
_ifconv:35  %tmp_46 = fcmp ogt float %w_3, %wmax

ST_8: tmp_47 (97)  [1/1] 1.37ns  loc: minver.c:62 (out node of the LUT)
_ifconv:36  %tmp_47 = and i1 %tmp_45, %tmp_46


 <State 9>: 2.94ns
ST_9: r_load_2 (61)  [1/1] 0.00ns  loc: minver.c:62
_ifconv:0  %r_load_2 = load i32* %r

ST_9: empty_11 (62)  [1/1] 0.00ns
_ifconv:1  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 0) nounwind

ST_9: tmp_12 (63)  [1/1] 0.00ns  loc: minver.c:59
_ifconv:2  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

ST_9: StgValue_184 (64)  [1/1] 0.00ns  loc: minver.c:60
_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_9: wmax_1 (98)  [1/1] 1.37ns  loc: minver.c:62
_ifconv:37  %wmax_1 = select i1 %tmp_47, float %w_3, float %wmax

ST_9: r_2 (99)  [1/1] 1.37ns  loc: minver.c:62
_ifconv:38  %r_2 = select i1 %tmp_47, i32 %r_1, i32 %r_load_2

ST_9: empty_12 (100)  [1/1] 0.00ns  loc: minver.c:66
_ifconv:39  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_12) nounwind

ST_9: StgValue_188 (102)  [1/1] 1.57ns  loc: minver.c:62
_ifconv:41  store i32 %r_2, i32* %r

ST_9: StgValue_189 (103)  [1/1] 0.00ns  loc: minver.c:59
_ifconv:42  br label %.preheader12


 <State 10>: 2.39ns
ST_10: r_load_1 (105)  [1/1] 0.00ns
_ifconv4:0  %r_load_1 = load i32* %r

ST_10: tmp_55 (107)  [1/1] 0.00ns  loc: minver.c:56
_ifconv4:2  %tmp_55 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %r_load_1, i1 %tmp_35)

ST_10: tmp_56 (108)  [1/1] 0.00ns  loc: minver.c:68
_ifconv4:3  %tmp_56 = sext i33 %tmp_55 to i64

ST_10: a_0_addr (109)  [1/1] 0.00ns  loc: minver.c:68
_ifconv4:4  %a_0_addr = getelementptr [8 x float]* %a_0, i64 0, i64 %tmp_56

ST_10: a_1_addr (110)  [1/1] 0.00ns  loc: minver.c:68
_ifconv4:5  %a_1_addr = getelementptr [8 x float]* %a_1, i64 0, i64 %tmp_56

ST_10: a_0_load (111)  [2/2] 2.39ns  loc: minver.c:105
_ifconv4:6  %a_0_load = load float* %a_0_addr, align 4

ST_10: a_1_load (112)  [2/2] 2.39ns  loc: minver.c:105
_ifconv4:7  %a_1_load = load float* %a_1_addr, align 4


 <State 11>: 3.76ns
ST_11: a_0_load (111)  [1/2] 2.39ns  loc: minver.c:105
_ifconv4:6  %a_0_load = load float* %a_0_addr, align 4

ST_11: a_1_load (112)  [1/2] 2.39ns  loc: minver.c:105
_ifconv4:7  %a_1_load = load float* %a_1_addr, align 4

ST_11: pivot (113)  [1/1] 1.37ns  loc: minver.c:105
_ifconv4:8  %pivot = select i1 %icmp, float %a_0_load, float %a_1_load


 <State 12>: 7.74ns
ST_12: pivot_to_int (114)  [1/1] 0.00ns  loc: minver.c:105
_ifconv4:9  %pivot_to_int = bitcast float %pivot to i32

ST_12: tmp_9 (115)  [1/1] 0.00ns  loc: minver.c:105
_ifconv4:10  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pivot_to_int, i32 23, i32 30)

ST_12: tmp_57 (116)  [1/1] 0.00ns  loc: minver.c:105
_ifconv4:11  %tmp_57 = trunc i32 %pivot_to_int to i23

ST_12: notlhs1 (117)  [1/1] 2.47ns  loc: minver.c:105
_ifconv4:12  %notlhs1 = icmp ne i8 %tmp_9, -1

ST_12: notrhs1 (118)  [1/1] 2.84ns  loc: minver.c:105
_ifconv4:13  %notrhs1 = icmp eq i23 %tmp_57, 0

ST_12: tmp_17 (119)  [1/1] 0.00ns  loc: minver.c:105 (grouped into LUT with out node api)
_ifconv4:14  %tmp_17 = or i1 %notrhs1, %notlhs1

ST_12: tmp_27 (120)  [1/1] 6.37ns  loc: minver_lib.c:11->minver.c:69
_ifconv4:15  %tmp_27 = fcmp oge float %pivot, 0.000000e+00

ST_12: tmp_28 (121)  [1/1] 0.00ns  loc: minver_lib.c:11->minver.c:69 (grouped into LUT with out node api)
_ifconv4:16  %tmp_28 = and i1 %tmp_17, %tmp_27

ST_12: f_neg_i1 (122)  [1/1] 0.00ns  loc: minver_lib.c:14->minver.c:69 (grouped into LUT with out node api)
_ifconv4:17  %f_neg_i1 = xor i32 %pivot_to_int, -2147483648

ST_12: f (123)  [1/1] 0.00ns  loc: minver_lib.c:14->minver.c:69 (grouped into LUT with out node api)
_ifconv4:18  %f = bitcast i32 %f_neg_i1 to float

ST_12: api (124)  [1/1] 1.37ns  loc: minver.c:69 (out node of the LUT)
_ifconv4:19  %api = select i1 %tmp_28, float %pivot, float %f


 <State 13>: 5.12ns
ST_13: tmp_5 (125)  [1/1] 5.12ns  loc: minver.c:70
_ifconv4:20  %tmp_5 = fpext float %api to double


 <State 14>: 8.27ns
ST_14: tmp_4 (106)  [1/1] 0.00ns  loc: minver.c:68
_ifconv4:1  %tmp_4 = sext i32 %r_load_1 to i64

ST_14: tmp_5_to_int (126)  [1/1] 0.00ns  loc: minver.c:70
_ifconv4:21  %tmp_5_to_int = bitcast double %tmp_5 to i64

ST_14: tmp_29 (127)  [1/1] 0.00ns  loc: minver.c:70
_ifconv4:22  %tmp_29 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_5_to_int, i32 52, i32 62)

ST_14: tmp_58 (128)  [1/1] 0.00ns  loc: minver.c:70
_ifconv4:23  %tmp_58 = trunc i64 %tmp_5_to_int to i52

ST_14: notlhs2 (129)  [1/1] 2.58ns  loc: minver.c:70
_ifconv4:24  %notlhs2 = icmp ne i11 %tmp_29, -1

ST_14: notrhs2 (130)  [1/1] 3.19ns  loc: minver.c:70
_ifconv4:25  %notrhs2 = icmp eq i52 %tmp_58, 0

ST_14: tmp_31 (131)  [1/1] 0.00ns  loc: minver.c:70 (grouped into LUT with out node tmp_33)
_ifconv4:26  %tmp_31 = or i1 %notrhs2, %notlhs2

ST_14: tmp_32 (132)  [1/1] 6.90ns  loc: minver.c:70
_ifconv4:27  %tmp_32 = fcmp ole double %tmp_5, 1.000000e-06

ST_14: tmp_33 (133)  [1/1] 1.37ns  loc: minver.c:70 (out node of the LUT)
_ifconv4:28  %tmp_33 = and i1 %tmp_31, %tmp_32

ST_14: StgValue_221 (134)  [1/1] 0.00ns  loc: minver.c:70
_ifconv4:29  br i1 %tmp_33, label %.loopexit.loopexit33, label %3

ST_14: tmp_1 (136)  [1/1] 2.93ns  loc: minver.c:75
:0  %tmp_1 = icmp eq i32 %r_load_1, %i_5_cast

ST_14: StgValue_223 (137)  [1/1] 0.00ns  loc: minver.c:75
:1  br i1 %tmp_1, label %.loopexit11, label %4

ST_14: work_addr_3 (139)  [1/1] 0.00ns  loc: minver.c:77
:0  %work_addr_3 = getelementptr [500 x i3]* %work, i64 0, i64 %tmp_3

ST_14: work_load_2 (140)  [2/2] 2.71ns  loc: minver.c:77
:1  %work_load_2 = load i3* %work_addr_3, align 1

ST_14: work_addr_4 (141)  [1/1] 0.00ns  loc: minver.c:78
:2  %work_addr_4 = getelementptr [500 x i3]* %work, i64 0, i64 %tmp_4

ST_14: work_load_3 (142)  [2/2] 2.71ns  loc: minver.c:78
:3  %work_load_3 = load i3* %work_addr_4, align 1

ST_14: StgValue_228 (327)  [1/1] 0.00ns
.loopexit.loopexit33:0  br label %.loopexit

ST_14: StgValue_229 (452)  [1/1] 0.00ns  loc: minver.c:133
.loopexit:0  ret i32 1


 <State 15>: 5.42ns
ST_15: work_load_2 (140)  [1/2] 2.71ns  loc: minver.c:77
:1  %work_load_2 = load i3* %work_addr_3, align 1

ST_15: work_load_3 (142)  [1/2] 2.71ns  loc: minver.c:78
:3  %work_load_3 = load i3* %work_addr_4, align 1

ST_15: StgValue_232 (143)  [1/1] 2.71ns  loc: minver.c:78
:4  store i3 %work_load_3, i3* %work_addr_3, align 1


 <State 16>: 2.71ns
ST_16: StgValue_233 (144)  [1/1] 2.71ns  loc: minver.c:79
:5  store i3 %work_load_2, i3* %work_addr_4, align 1

ST_16: StgValue_234 (145)  [1/1] 1.57ns  loc: minver.c:80
:6  br label %5


 <State 17>: 2.39ns
ST_17: j (147)  [1/1] 0.00ns
:0  %j = phi i3 [ 0, %4 ], [ %j_1, %6 ]

ST_17: exitcond5 (148)  [1/1] 1.94ns  loc: minver.c:80
:1  %exitcond5 = icmp eq i3 %j, -4

ST_17: j_1 (149)  [1/1] 0.75ns  loc: minver.c:80
:2  %j_1 = add i3 %j, 1

ST_17: StgValue_238 (150)  [1/1] 0.00ns  loc: minver.c:80
:3  br i1 %exitcond5, label %.loopexit11.loopexit, label %_ifconv1

ST_17: tmp_82 (156)  [1/1] 0.00ns  loc: minver.c:80
_ifconv1:4  %tmp_82 = trunc i3 %j to i1

ST_17: tmp_65 (157)  [1/1] 0.00ns  loc: minver.c:56
_ifconv1:5  %tmp_65 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_5, i1 %tmp_82)

ST_17: tmp_66 (158)  [1/1] 0.00ns  loc: minver.c:82
_ifconv1:6  %tmp_66 = zext i4 %tmp_65 to i64

ST_17: a_0_addr_4 (159)  [1/1] 0.00ns  loc: minver.c:82
_ifconv1:7  %a_0_addr_4 = getelementptr [8 x float]* %a_0, i64 0, i64 %tmp_66

ST_17: a_1_addr_4 (163)  [1/1] 0.00ns  loc: minver.c:82
_ifconv1:11  %a_1_addr_4 = getelementptr [8 x float]* %a_1, i64 0, i64 %tmp_66

ST_17: tmp_83 (165)  [1/1] 0.00ns  loc: minver.c:82
_ifconv1:13  %tmp_83 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %j, i32 1, i32 2)

ST_17: icmp3 (166)  [1/1] 1.54ns  loc: minver.c:82
_ifconv1:14  %icmp3 = icmp eq i2 %tmp_83, 0

ST_17: a_0_load_4 (167)  [2/2] 2.39ns  loc: minver.c:82
_ifconv1:15  %a_0_load_4 = load float* %a_0_addr_4, align 4

ST_17: a_1_load_4 (168)  [2/2] 2.39ns  loc: minver.c:82
_ifconv1:16  %a_1_load_4 = load float* %a_1_addr_4, align 4


 <State 18>: 2.39ns
ST_18: r_load (152)  [1/1] 0.00ns
_ifconv1:0  %r_load = load i32* %r

ST_18: tmp_67 (160)  [1/1] 0.00ns  loc: minver.c:80
_ifconv1:8  %tmp_67 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %r_load, i1 %tmp_82)

ST_18: tmp_68 (161)  [1/1] 0.00ns  loc: minver.c:83
_ifconv1:9  %tmp_68 = sext i33 %tmp_67 to i64

ST_18: a_0_addr_6 (162)  [1/1] 0.00ns  loc: minver.c:83
_ifconv1:10  %a_0_addr_6 = getelementptr [8 x float]* %a_0, i64 0, i64 %tmp_68

ST_18: a_1_addr_6 (164)  [1/1] 0.00ns  loc: minver.c:83
_ifconv1:12  %a_1_addr_6 = getelementptr [8 x float]* %a_1, i64 0, i64 %tmp_68

ST_18: a_0_load_4 (167)  [1/2] 2.39ns  loc: minver.c:82
_ifconv1:15  %a_0_load_4 = load float* %a_0_addr_4, align 4

ST_18: a_1_load_4 (168)  [1/2] 2.39ns  loc: minver.c:82
_ifconv1:16  %a_1_load_4 = load float* %a_1_addr_4, align 4

ST_18: a_0_load_6 (170)  [2/2] 2.39ns  loc: minver.c:83
_ifconv1:18  %a_0_load_6 = load float* %a_0_addr_6, align 4

ST_18: a_1_load_6 (171)  [2/2] 2.39ns  loc: minver.c:83
_ifconv1:19  %a_1_load_6 = load float* %a_1_addr_6, align 4


 <State 19>: 6.15ns
ST_19: empty_13 (153)  [1/1] 0.00ns
_ifconv1:1  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_19: tmp_21 (154)  [1/1] 0.00ns  loc: minver.c:80
_ifconv1:2  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

ST_19: StgValue_259 (155)  [1/1] 0.00ns  loc: minver.c:81
_ifconv1:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_19: w (169)  [1/1] 1.37ns  loc: minver.c:82
_ifconv1:17  %w = select i1 %icmp3, float %a_0_load_4, float %a_1_load_4

ST_19: a_0_load_6 (170)  [1/2] 2.39ns  loc: minver.c:83
_ifconv1:18  %a_0_load_6 = load float* %a_0_addr_6, align 4

ST_19: a_1_load_6 (171)  [1/2] 2.39ns  loc: minver.c:83
_ifconv1:19  %a_1_load_6 = load float* %a_1_addr_6, align 4

ST_19: a_load_2_phi (172)  [1/1] 1.37ns  loc: minver.c:83
_ifconv1:20  %a_load_2_phi = select i1 %icmp3, float %a_0_load_6, float %a_1_load_6

ST_19: StgValue_264 (173)  [1/1] 0.00ns  loc: minver.c:83
_ifconv1:21  br i1 %icmp3, label %branch42, label %branch43

ST_19: StgValue_265 (175)  [1/1] 2.39ns  loc: minver.c:83
branch43:0  store float %a_load_2_phi, float* %a_1_addr_4, align 4

ST_19: StgValue_266 (179)  [1/1] 2.39ns  loc: minver.c:83
branch42:0  store float %a_load_2_phi, float* %a_0_addr_4, align 4


 <State 20>: 2.39ns
ST_20: StgValue_267 (176)  [1/1] 2.39ns  loc: minver.c:84
branch43:1  store float %w, float* %a_1_addr_6, align 4

ST_20: StgValue_268 (177)  [1/1] 0.00ns  loc: minver.c:84
branch43:2  br label %6

ST_20: StgValue_269 (180)  [1/1] 2.39ns  loc: minver.c:84
branch42:1  store float %w, float* %a_0_addr_6, align 4

ST_20: StgValue_270 (181)  [1/1] 0.00ns  loc: minver.c:84
branch42:2  br label %6

ST_20: empty_14 (183)  [1/1] 0.00ns  loc: minver.c:85
:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_21) nounwind

ST_20: StgValue_272 (184)  [1/1] 0.00ns  loc: minver.c:80
:1  br label %5


 <State 21>: 1.57ns
ST_21: StgValue_273 (186)  [1/1] 0.00ns
.loopexit11.loopexit:0  br label %.loopexit11

ST_21: StgValue_274 (188)  [1/1] 1.57ns  loc: minver.c:88
.loopexit11:0  br label %7


 <State 22>: 2.39ns
ST_22: i_2 (190)  [1/1] 0.00ns
:0  %i_2 = phi i3 [ 0, %.loopexit11 ], [ %i_8, %8 ]

ST_22: exitcond4 (191)  [1/1] 1.94ns  loc: minver.c:88
:1  %exitcond4 = icmp eq i3 %i_2, -4

ST_22: i_8 (192)  [1/1] 0.75ns  loc: minver.c:88
:2  %i_8 = add i3 %i_2, 1

ST_22: StgValue_278 (193)  [1/1] 0.00ns  loc: minver.c:88
:3  br i1 %exitcond4, label %.preheader10.preheader, label %_ifconv2

ST_22: tmp_22 (196)  [1/1] 0.00ns  loc: minver.c:88
_ifconv2:1  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

ST_22: tmp_84 (198)  [1/1] 0.00ns  loc: minver.c:88
_ifconv2:3  %tmp_84 = trunc i3 %i_2 to i1

ST_22: tmp_69 (199)  [1/1] 0.00ns  loc: minver.c:56
_ifconv2:4  %tmp_69 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_5, i1 %tmp_84)

ST_22: tmp_70 (200)  [1/1] 0.00ns  loc: minver.c:90
_ifconv2:5  %tmp_70 = zext i4 %tmp_69 to i64

ST_22: a_0_addr_5 (201)  [1/1] 0.00ns  loc: minver.c:90
_ifconv2:6  %a_0_addr_5 = getelementptr [8 x float]* %a_0, i64 0, i64 %tmp_70

ST_22: a_1_addr_5 (202)  [1/1] 0.00ns  loc: minver.c:90
_ifconv2:7  %a_1_addr_5 = getelementptr [8 x float]* %a_1, i64 0, i64 %tmp_70

ST_22: tmp_85 (203)  [1/1] 0.00ns  loc: minver.c:90
_ifconv2:8  %tmp_85 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %i_2, i32 1, i32 2)

ST_22: icmp4 (204)  [1/1] 1.54ns  loc: minver.c:90
_ifconv2:9  %icmp4 = icmp eq i2 %tmp_85, 0

ST_22: a_0_load_5 (205)  [2/2] 2.39ns  loc: minver.c:90
_ifconv2:10  %a_0_load_5 = load float* %a_0_addr_5, align 4

ST_22: a_1_load_5 (206)  [2/2] 2.39ns  loc: minver.c:90
_ifconv2:11  %a_1_load_5 = load float* %a_1_addr_5, align 4

ST_22: empty_16 (217)  [1/1] 0.00ns  loc: minver.c:91
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_22) nounwind

ST_22: StgValue_290 (218)  [1/1] 0.00ns  loc: minver.c:88
:1  br label %7


 <State 23>: 3.76ns
ST_23: a_0_load_5 (205)  [1/2] 2.39ns  loc: minver.c:90
_ifconv2:10  %a_0_load_5 = load float* %a_0_addr_5, align 4

ST_23: a_1_load_5 (206)  [1/2] 2.39ns  loc: minver.c:90
_ifconv2:11  %a_1_load_5 = load float* %a_1_addr_5, align 4

ST_23: a_load_5_phi (207)  [1/1] 1.37ns  loc: minver.c:90
_ifconv2:12  %a_load_5_phi = select i1 %icmp4, float %a_0_load_5, float %a_1_load_5

ST_23: StgValue_294 (209)  [1/1] 0.00ns  loc: minver.c:90
_ifconv2:14  br i1 %icmp4, label %branch34, label %branch35


 <State 24>: 6.30ns
ST_24: tmp_13 (208)  [16/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 25>: 6.30ns
ST_25: tmp_13 (208)  [15/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 26>: 6.30ns
ST_26: tmp_13 (208)  [14/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 27>: 6.30ns
ST_27: tmp_13 (208)  [13/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 28>: 6.30ns
ST_28: tmp_13 (208)  [12/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 29>: 6.30ns
ST_29: tmp_13 (208)  [11/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 30>: 6.30ns
ST_30: tmp_13 (208)  [10/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 31>: 6.30ns
ST_31: tmp_13 (208)  [9/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 32>: 6.30ns
ST_32: tmp_13 (208)  [8/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 33>: 6.30ns
ST_33: tmp_13 (208)  [7/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 34>: 6.30ns
ST_34: tmp_13 (208)  [6/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 35>: 6.30ns
ST_35: tmp_13 (208)  [5/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 36>: 6.30ns
ST_36: tmp_13 (208)  [4/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 37>: 6.30ns
ST_37: tmp_13 (208)  [3/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 38>: 6.30ns
ST_38: tmp_13 (208)  [2/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 39>: 8.69ns
ST_39: empty_15 (195)  [1/1] 0.00ns
_ifconv2:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_39: StgValue_311 (197)  [1/1] 0.00ns  loc: minver.c:89
_ifconv2:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_39: tmp_13 (208)  [1/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot

ST_39: StgValue_313 (211)  [1/1] 2.39ns  loc: minver.c:90
branch35:0  store float %tmp_13, float* %a_1_addr_5, align 4

ST_39: StgValue_314 (212)  [1/1] 0.00ns  loc: minver.c:90
branch35:1  br label %8

ST_39: StgValue_315 (214)  [1/1] 2.39ns  loc: minver.c:90
branch34:0  store float %tmp_13, float* %a_0_addr_5, align 4

ST_39: StgValue_316 (215)  [1/1] 0.00ns  loc: minver.c:90
branch34:1  br label %8


 <State 40>: 1.94ns
ST_40: tmp_24 (220)  [1/1] 1.94ns  loc: minver.c:99
.preheader10.preheader:0  %tmp_24 = icmp eq i3 %i_5, 0

ST_40: tmp_20_1 (221)  [1/1] 1.94ns  loc: minver.c:99
.preheader10.preheader:1  %tmp_20_1 = icmp eq i3 %i_5, 1

ST_40: tmp_20_2 (222)  [1/1] 1.94ns  loc: minver.c:99
.preheader10.preheader:2  %tmp_20_2 = icmp eq i3 %i_5, 2

ST_40: tmp_20_3 (223)  [1/1] 1.94ns  loc: minver.c:99
.preheader10.preheader:3  %tmp_20_3 = icmp eq i3 %i_5, 3

ST_40: StgValue_321 (224)  [1/1] 1.57ns  loc: minver.c:93
.preheader10.preheader:4  br label %.preheader10


 <State 41>: 2.39ns
ST_41: i_3 (226)  [1/1] 0.00ns
.preheader10:0  %i_3 = phi i3 [ %i_9, %._crit_edge ], [ 0, %.preheader10.preheader ]

ST_41: exitcond3 (227)  [1/1] 1.94ns  loc: minver.c:93
.preheader10:1  %exitcond3 = icmp eq i3 %i_3, -4

ST_41: i_9 (228)  [1/1] 0.75ns  loc: minver.c:93
.preheader10:2  %i_9 = add i3 %i_3, 1

ST_41: StgValue_325 (229)  [1/1] 0.00ns  loc: minver.c:93
.preheader10:3  br i1 %exitcond3, label %14, label %9

ST_41: empty_17 (231)  [1/1] 0.00ns
:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_41: tmp_23 (232)  [1/1] 0.00ns  loc: minver.c:93
:1  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind

ST_41: StgValue_328 (233)  [1/1] 0.00ns  loc: minver.c:94
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_41: tmp_15 (234)  [1/1] 1.94ns  loc: minver.c:95
:3  %tmp_15 = icmp eq i3 %i_3, %i_5

ST_41: StgValue_330 (235)  [1/1] 0.00ns  loc: minver.c:95
:4  br i1 %tmp_15, label %._crit_edge, label %_ifconv3

ST_41: tmp_71 (237)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:0  %tmp_71 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_3, i1 false)

ST_41: tmp_73 (239)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:2  %tmp_73 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_3, i1 %tmp_35)

ST_41: tmp_74 (240)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:3  %tmp_74 = zext i4 %tmp_73 to i64

ST_41: a_0_addr_8 (241)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:4  %a_0_addr_8 = getelementptr [8 x float]* %a_0, i64 0, i64 %tmp_74

ST_41: a_1_addr_8 (246)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:9  %a_1_addr_8 = getelementptr [8 x float]* %a_1, i64 0, i64 %tmp_74

ST_41: a_0_load_8 (249)  [2/2] 2.39ns  loc: minver.c:96
_ifconv3:12  %a_0_load_8 = load float* %a_0_addr_8, align 4

ST_41: a_1_load_8 (250)  [2/2] 2.39ns  loc: minver.c:96
_ifconv3:13  %a_1_load_8 = load float* %a_1_addr_8, align 4

ST_41: StgValue_338 (311)  [1/1] 0.00ns  loc: minver.c:103
._crit_edge18:0  br label %._crit_edge

ST_41: empty_18 (313)  [1/1] 0.00ns  loc: minver.c:104
._crit_edge:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_23) nounwind

ST_41: StgValue_340 (314)  [1/1] 0.00ns  loc: minver.c:93
._crit_edge:1  br label %.preheader10


 <State 42>: 3.76ns
ST_42: a_0_load_8 (249)  [1/2] 2.39ns  loc: minver.c:96
_ifconv3:12  %a_0_load_8 = load float* %a_0_addr_8, align 4

ST_42: a_1_load_8 (250)  [1/2] 2.39ns  loc: minver.c:96
_ifconv3:13  %a_1_load_8 = load float* %a_1_addr_8, align 4

ST_42: w_1 (251)  [1/1] 1.37ns  loc: minver.c:96
_ifconv3:14  %w_1 = select i1 %icmp, float %a_0_load_8, float %a_1_load_8


 <State 43>: 0.00ns

 <State 44>: 7.74ns
ST_44: w_1_to_int (252)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:15  %w_1_to_int = bitcast float %w_1 to i32

ST_44: tmp_48 (253)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:16  %tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w_1_to_int, i32 23, i32 30)

ST_44: tmp_86 (254)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:17  %tmp_86 = trunc i32 %w_1_to_int to i23

ST_44: notlhs5 (255)  [1/1] 2.47ns  loc: minver.c:96
_ifconv3:18  %notlhs5 = icmp ne i8 %tmp_48, -1

ST_44: notrhs5 (256)  [1/1] 2.84ns  loc: minver.c:96
_ifconv3:19  %notrhs5 = icmp eq i23 %tmp_86, 0

ST_44: tmp_50 (257)  [1/1] 0.00ns  loc: minver.c:96 (grouped into LUT with out node tmp_52)
_ifconv3:20  %tmp_50 = or i1 %notrhs5, %notlhs5

ST_44: tmp_51 (258)  [1/1] 6.37ns  loc: minver.c:97
_ifconv3:21  %tmp_51 = fcmp oeq float %w_1, 0.000000e+00

ST_44: tmp_52 (259)  [1/1] 1.37ns  loc: minver.c:97 (out node of the LUT)
_ifconv3:22  %tmp_52 = and i1 %tmp_50, %tmp_51

ST_44: StgValue_352 (260)  [1/1] 0.00ns  loc: minver.c:97
_ifconv3:23  br i1 %tmp_52, label %._crit_edge18, label %.preheader9.0

ST_44: StgValue_353 (262)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.0:0  br i1 %tmp_24, label %.preheader9.1, label %10

ST_44: a_0_load_9 (264)  [2/2] 2.39ns  loc: minver.c:99
:0  %a_0_load_9 = load float* %a_0_addr_9, align 4

ST_44: StgValue_355 (271)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.1:0  br i1 %tmp_20_1, label %.preheader9.2, label %11

ST_44: StgValue_356 (280)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.2:0  br i1 %tmp_20_2, label %.preheader9.3, label %12

ST_44: a_1_load_10 (282)  [2/2] 2.39ns  loc: minver.c:99
:0  %a_1_load_10 = load float* %a_1_addr_9, align 4

ST_44: StgValue_358 (289)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.3:0  br i1 %tmp_20_3, label %.preheader9.4, label %13

ST_44: tmp_18_neg (298)  [1/1] 1.37ns  loc: minver.c:101
.preheader9.4:0  %tmp_18_neg = xor i32 %w_1_to_int, -2147483648

ST_44: tmp_18 (299)  [1/1] 0.00ns  loc: minver.c:101
.preheader9.4:1  %tmp_18 = bitcast i32 %tmp_18_neg to float

ST_44: tmp_19 (300)  [16/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_19 = fdiv float %tmp_18, %pivot

ST_44: StgValue_362 (309)  [1/1] 0.00ns  loc: minver.c:102
.preheader9.456:0  br label %._crit_edge18


 <State 45>: 8.17ns
ST_45: a_0_load_9 (264)  [1/2] 2.39ns  loc: minver.c:99
:0  %a_0_load_9 = load float* %a_0_addr_9, align 4

ST_45: tmp_25 (265)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_25 = fmul float %w_1, %a_0_load_9

ST_45: a_0_load_11 (273)  [2/2] 2.39ns  loc: minver.c:99
:0  %a_0_load_11 = load float* %a_0_addr_11, align 4

ST_45: a_1_load_10 (282)  [1/2] 2.39ns  loc: minver.c:99
:0  %a_1_load_10 = load float* %a_1_addr_9, align 4

ST_45: tmp_22_2 (283)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_2 = fmul float %w_1, %a_1_load_10

ST_45: a_1_load_12 (291)  [2/2] 2.39ns  loc: minver.c:99
:0  %a_1_load_12 = load float* %a_1_addr_11, align 4

ST_45: tmp_19 (300)  [15/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 46>: 8.17ns
ST_46: tmp_72 (238)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:1  %tmp_72 = zext i4 %tmp_71 to i64

ST_46: a_0_addr_10 (242)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:5  %a_0_addr_10 = getelementptr [8 x float]* %a_0, i64 0, i64 %tmp_72

ST_46: a_1_addr_10 (247)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:10  %a_1_addr_10 = getelementptr [8 x float]* %a_1, i64 0, i64 %tmp_72

ST_46: tmp_25 (265)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_25 = fmul float %w_1, %a_0_load_9

ST_46: a_0_load_10 (266)  [2/2] 2.39ns  loc: minver.c:99
:2  %a_0_load_10 = load float* %a_0_addr_10, align 4

ST_46: a_0_load_11 (273)  [1/2] 2.39ns  loc: minver.c:99
:0  %a_0_load_11 = load float* %a_0_addr_11, align 4

ST_46: tmp_22_1 (274)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_1 = fmul float %w_1, %a_0_load_11

ST_46: tmp_22_2 (283)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_2 = fmul float %w_1, %a_1_load_10

ST_46: a_1_load_11 (284)  [2/2] 2.39ns  loc: minver.c:99
:2  %a_1_load_11 = load float* %a_1_addr_10, align 4

ST_46: a_1_load_12 (291)  [1/2] 2.39ns  loc: minver.c:99
:0  %a_1_load_12 = load float* %a_1_addr_11, align 4

ST_46: tmp_22_3 (292)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_3 = fmul float %w_1, %a_1_load_12

ST_46: tmp_19 (300)  [14/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 47>: 6.30ns
ST_47: tmp_75 (243)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:6  %tmp_75 = or i4 %tmp_71, 1

ST_47: tmp_76 (244)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:7  %tmp_76 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %tmp_75)

ST_47: a_0_addr_12 (245)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:8  %a_0_addr_12 = getelementptr [8 x float]* %a_0, i64 0, i64 %tmp_76

ST_47: a_1_addr_12 (248)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:11  %a_1_addr_12 = getelementptr [8 x float]* %a_1, i64 0, i64 %tmp_76

ST_47: tmp_25 (265)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_25 = fmul float %w_1, %a_0_load_9

ST_47: a_0_load_10 (266)  [1/2] 2.39ns  loc: minver.c:99
:2  %a_0_load_10 = load float* %a_0_addr_10, align 4

ST_47: tmp_22_1 (274)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_1 = fmul float %w_1, %a_0_load_11

ST_47: a_0_load_12 (275)  [2/2] 2.39ns  loc: minver.c:99
:2  %a_0_load_12 = load float* %a_0_addr_12, align 4

ST_47: tmp_22_2 (283)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_2 = fmul float %w_1, %a_1_load_10

ST_47: a_1_load_11 (284)  [1/2] 2.39ns  loc: minver.c:99
:2  %a_1_load_11 = load float* %a_1_addr_10, align 4

ST_47: tmp_22_3 (292)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_3 = fmul float %w_1, %a_1_load_12

ST_47: a_1_load_13 (293)  [2/2] 2.39ns  loc: minver.c:99
:2  %a_1_load_13 = load float* %a_1_addr_12, align 4

ST_47: tmp_19 (300)  [13/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 48>: 6.30ns
ST_48: tmp_25 (265)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_25 = fmul float %w_1, %a_0_load_9

ST_48: tmp_22_1 (274)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_1 = fmul float %w_1, %a_0_load_11

ST_48: a_0_load_12 (275)  [1/2] 2.39ns  loc: minver.c:99
:2  %a_0_load_12 = load float* %a_0_addr_12, align 4

ST_48: tmp_22_2 (283)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_2 = fmul float %w_1, %a_1_load_10

ST_48: tmp_22_3 (292)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_3 = fmul float %w_1, %a_1_load_12

ST_48: a_1_load_13 (293)  [1/2] 2.39ns  loc: minver.c:99
:2  %a_1_load_13 = load float* %a_1_addr_12, align 4

ST_48: tmp_19 (300)  [12/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 49>: 8.26ns
ST_49: tmp_26 (267)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_26 = fsub float %a_0_load_10, %tmp_25

ST_49: tmp_22_1 (274)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_1 = fmul float %w_1, %a_0_load_11

ST_49: tmp_23_2 (285)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_2 = fsub float %a_1_load_11, %tmp_22_2

ST_49: tmp_22_3 (292)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_3 = fmul float %w_1, %a_1_load_12

ST_49: tmp_19 (300)  [11/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 50>: 8.26ns
ST_50: tmp_26 (267)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_26 = fsub float %a_0_load_10, %tmp_25

ST_50: tmp_23_1 (276)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_1 = fsub float %a_0_load_12, %tmp_22_1

ST_50: tmp_23_2 (285)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_2 = fsub float %a_1_load_11, %tmp_22_2

ST_50: tmp_23_3 (294)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_3 = fsub float %a_1_load_13, %tmp_22_3

ST_50: tmp_19 (300)  [10/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 51>: 8.26ns
ST_51: tmp_26 (267)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_26 = fsub float %a_0_load_10, %tmp_25

ST_51: tmp_23_1 (276)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_1 = fsub float %a_0_load_12, %tmp_22_1

ST_51: tmp_23_2 (285)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_2 = fsub float %a_1_load_11, %tmp_22_2

ST_51: tmp_23_3 (294)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_3 = fsub float %a_1_load_13, %tmp_22_3

ST_51: tmp_19 (300)  [9/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 52>: 8.26ns
ST_52: tmp_26 (267)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_26 = fsub float %a_0_load_10, %tmp_25

ST_52: tmp_23_1 (276)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_1 = fsub float %a_0_load_12, %tmp_22_1

ST_52: tmp_23_2 (285)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_2 = fsub float %a_1_load_11, %tmp_22_2

ST_52: tmp_23_3 (294)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_3 = fsub float %a_1_load_13, %tmp_22_3

ST_52: tmp_19 (300)  [8/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 53>: 8.26ns
ST_53: tmp_26 (267)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_26 = fsub float %a_0_load_10, %tmp_25

ST_53: tmp_23_1 (276)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_1 = fsub float %a_0_load_12, %tmp_22_1

ST_53: tmp_23_2 (285)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_2 = fsub float %a_1_load_11, %tmp_22_2

ST_53: tmp_23_3 (294)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_3 = fsub float %a_1_load_13, %tmp_22_3

ST_53: tmp_19 (300)  [7/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 54>: 8.26ns
ST_54: StgValue_427 (268)  [1/1] 2.39ns  loc: minver.c:99
:4  store float %tmp_26, float* %a_0_addr_10, align 4

ST_54: StgValue_428 (269)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.1

ST_54: tmp_23_1 (276)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_1 = fsub float %a_0_load_12, %tmp_22_1

ST_54: StgValue_430 (286)  [1/1] 2.39ns  loc: minver.c:99
:4  store float %tmp_23_2, float* %a_1_addr_10, align 4

ST_54: StgValue_431 (287)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.3

ST_54: tmp_23_3 (294)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_3 = fsub float %a_1_load_13, %tmp_22_3

ST_54: tmp_19 (300)  [6/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 55>: 6.30ns
ST_55: StgValue_434 (277)  [1/1] 2.39ns  loc: minver.c:99
:4  store float %tmp_23_1, float* %a_0_addr_12, align 4

ST_55: StgValue_435 (278)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.2

ST_55: StgValue_436 (295)  [1/1] 2.39ns  loc: minver.c:99
:4  store float %tmp_23_3, float* %a_1_addr_12, align 4

ST_55: StgValue_437 (296)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.4

ST_55: tmp_19 (300)  [5/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 56>: 6.30ns
ST_56: tmp_19 (300)  [4/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 57>: 6.30ns
ST_57: tmp_19 (300)  [3/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_19 = fdiv float %tmp_18, %pivot

ST_57: StgValue_441 (301)  [1/1] 0.00ns  loc: minver.c:101
.preheader9.4:3  br i1 %icmp, label %branch30, label %branch31


 <State 58>: 6.30ns
ST_58: tmp_19 (300)  [2/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 59>: 6.30ns
ST_59: tmp_19 (300)  [1/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 60>: 2.39ns
ST_60: StgValue_444 (303)  [1/1] 2.39ns  loc: minver.c:101
branch31:0  store float %tmp_19, float* %a_1_addr_8, align 4

ST_60: StgValue_445 (304)  [1/1] 0.00ns  loc: minver.c:101
branch31:1  br label %.preheader9.456

ST_60: StgValue_446 (306)  [1/1] 2.39ns  loc: minver.c:101
branch30:0  store float %tmp_19, float* %a_0_addr_8, align 4

ST_60: StgValue_447 (307)  [1/1] 0.00ns  loc: minver.c:101
branch30:1  br label %.preheader9.456


 <State 61>: 6.30ns
ST_61: tmp_14 (316)  [16/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 62>: 6.30ns
ST_62: tmp_14 (316)  [15/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 63>: 6.30ns
ST_63: tmp_14 (316)  [14/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 64>: 6.30ns
ST_64: tmp_14 (316)  [13/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 65>: 6.30ns
ST_65: tmp_14 (316)  [12/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 66>: 6.30ns
ST_66: tmp_14 (316)  [11/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 67>: 6.30ns
ST_67: tmp_14 (316)  [10/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 68>: 6.30ns
ST_68: tmp_14 (316)  [9/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 69>: 6.30ns
ST_69: tmp_14 (316)  [8/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 70>: 6.30ns
ST_70: tmp_14 (316)  [7/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 71>: 6.30ns
ST_71: tmp_14 (316)  [6/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 72>: 6.30ns
ST_72: tmp_14 (316)  [5/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 73>: 6.30ns
ST_73: tmp_14 (316)  [4/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 74>: 6.30ns
ST_74: tmp_14 (316)  [3/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 75>: 6.30ns
ST_75: tmp_14 (316)  [2/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 76>: 8.69ns
ST_76: tmp_14 (316)  [1/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

ST_76: StgValue_464 (317)  [1/1] 0.00ns  loc: minver.c:105
:1  br i1 %icmp, label %branch26, label %branch27

ST_76: StgValue_465 (319)  [1/1] 2.39ns  loc: minver.c:105
branch27:0  store float %tmp_14, float* %a_1_addr_7, align 4

ST_76: StgValue_466 (320)  [1/1] 0.00ns  loc: minver.c:105
branch27:1  br label %15

ST_76: StgValue_467 (322)  [1/1] 2.39ns  loc: minver.c:105
branch26:0  store float %tmp_14, float* %a_0_addr_7, align 4

ST_76: StgValue_468 (323)  [1/1] 0.00ns  loc: minver.c:105
branch26:1  br label %15

ST_76: StgValue_469 (325)  [1/1] 0.00ns  loc: minver.c:56
:0  br label %.preheader13


 <State 77>: 1.94ns
ST_77: i_4 (331)  [1/1] 0.00ns
.preheader8:0  %i_4 = phi i3 [ %i_7, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]

ST_77: exitcond1 (332)  [1/1] 1.94ns  loc: minver.c:109
.preheader8:1  %exitcond1 = icmp eq i3 %i_4, -4

ST_77: i_7 (333)  [1/1] 0.75ns  loc: minver.c:129
.preheader8:2  %i_7 = add i3 %i_4, 1

ST_77: StgValue_473 (334)  [1/1] 0.00ns  loc: minver.c:109
.preheader8:3  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

ST_77: empty_19 (336)  [1/1] 0.00ns
.preheader.preheader:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_77: tmp_s (337)  [1/1] 0.00ns  loc: minver.c:114
.preheader.preheader:1  %tmp_s = zext i3 %i_4 to i64

ST_77: work_addr_1 (338)  [1/1] 0.00ns  loc: minver.c:114
.preheader.preheader:2  %work_addr_1 = getelementptr [500 x i3]* %work, i64 0, i64 %tmp_s

ST_77: tmp_53 (339)  [1/1] 0.00ns  loc: minver.c:129
.preheader.preheader:3  %tmp_53 = trunc i3 %i_4 to i1

ST_77: tmp_54 (340)  [1/1] 0.00ns  loc: minver.c:123
.preheader.preheader:4  %tmp_54 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %i_4, i32 1, i32 2)

ST_77: icmp1 (341)  [1/1] 1.54ns  loc: minver.c:123
.preheader.preheader:5  %icmp1 = icmp eq i2 %tmp_54, 0

ST_77: StgValue_480 (342)  [1/1] 0.00ns  loc: minver.c:111
.preheader.preheader:6  br label %.preheader

ST_77: StgValue_481 (450)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 78>: 2.71ns
ST_78: work_load (344)  [2/2] 2.71ns  loc: minver.c:114
.preheader:0  %work_load = load i3* %work_addr_1, align 1


 <State 79>: 5.42ns
ST_79: work_load (344)  [1/2] 2.71ns  loc: minver.c:114
.preheader:0  %work_load = load i3* %work_addr_1, align 1

ST_79: tmp_8 (345)  [1/1] 1.94ns  loc: minver.c:116
.preheader:1  %tmp_8 = icmp eq i3 %work_load, %i_4

ST_79: StgValue_485 (346)  [1/1] 0.00ns  loc: minver.c:116
.preheader:2  br i1 %tmp_8, label %.preheader8.loopexit, label %_ifconv5

ST_79: tmp_20 (348)  [1/1] 0.00ns  loc: minver.c:111
_ifconv5:0  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

ST_79: tmp_10 (350)  [1/1] 0.00ns  loc: minver.c:118
_ifconv5:2  %tmp_10 = zext i3 %work_load to i64

ST_79: tmp_78 (351)  [1/1] 0.00ns  loc: minver.c:114
_ifconv5:3  %tmp_78 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %work_load, i1 %tmp_53)

ST_79: tmp_62 (352)  [1/1] 0.00ns  loc: minver.c:123
_ifconv5:4  %tmp_62 = zext i4 %tmp_78 to i64

ST_79: a_0_addr_2 (353)  [1/1] 0.00ns  loc: minver.c:123
_ifconv5:5  %a_0_addr_2 = getelementptr [8 x float]* %a_0, i64 0, i64 %tmp_62

ST_79: a_1_addr_2 (354)  [1/1] 0.00ns  loc: minver.c:123
_ifconv5:6  %a_1_addr_2 = getelementptr [8 x float]* %a_1, i64 0, i64 %tmp_62

ST_79: work_addr_2 (355)  [1/1] 0.00ns  loc: minver.c:118
_ifconv5:7  %work_addr_2 = getelementptr [500 x i3]* %work, i64 0, i64 %tmp_10

ST_79: work_load_1 (356)  [2/2] 2.71ns  loc: minver.c:118
_ifconv5:8  %work_load_1 = load i3* %work_addr_2, align 1

ST_79: a_0_load_2 (364)  [2/2] 2.39ns  loc: minver.c:123
_ifconv5:16  %a_0_load_2 = load float* %a_0_addr_2, align 4

ST_79: a_1_load_2 (365)  [2/2] 2.39ns  loc: minver.c:123
_ifconv5:17  %a_1_load_2 = load float* %a_1_addr_2, align 4

ST_79: empty_20 (445)  [1/1] 0.00ns  loc: minver.c:127
:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_20) nounwind

ST_79: StgValue_497 (446)  [1/1] 0.00ns  loc: minver.c:127
:1  br label %.preheader


 <State 80>: 3.76ns
ST_80: work_load_1 (356)  [1/2] 2.71ns  loc: minver.c:118
_ifconv5:8  %work_load_1 = load i3* %work_addr_2, align 1

ST_80: StgValue_499 (357)  [1/1] 2.71ns  loc: minver.c:119
_ifconv5:9  store i3 %work_load, i3* %work_addr_2, align 1

ST_80: tmp_79 (359)  [1/1] 0.00ns  loc: minver.c:114
_ifconv5:11  %tmp_79 = trunc i3 %work_load to i1

ST_80: tmp_80 (360)  [1/1] 0.00ns  loc: minver.c:114
_ifconv5:12  %tmp_80 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %work_load, i1 %tmp_79)

ST_80: tmp_64 (361)  [1/1] 0.00ns  loc: minver.c:124
_ifconv5:13  %tmp_64 = zext i4 %tmp_80 to i64

ST_80: a_0_addr_3 (362)  [1/1] 0.00ns  loc: minver.c:124
_ifconv5:14  %a_0_addr_3 = getelementptr [8 x float]* %a_0, i64 0, i64 %tmp_64

ST_80: a_1_addr_3 (363)  [1/1] 0.00ns  loc: minver.c:124
_ifconv5:15  %a_1_addr_3 = getelementptr [8 x float]* %a_1, i64 0, i64 %tmp_64

ST_80: a_0_load_2 (364)  [1/2] 2.39ns  loc: minver.c:123
_ifconv5:16  %a_0_load_2 = load float* %a_0_addr_2, align 4

ST_80: a_1_load_2 (365)  [1/2] 2.39ns  loc: minver.c:123
_ifconv5:17  %a_1_load_2 = load float* %a_1_addr_2, align 4

ST_80: w_4_0_phi (366)  [1/1] 1.37ns  loc: minver.c:123
_ifconv5:18  %w_4_0_phi = select i1 %icmp1, float %a_0_load_2, float %a_1_load_2

ST_80: a_0_load_3 (369)  [2/2] 2.39ns  loc: minver.c:124
_ifconv5:21  %a_0_load_3 = load float* %a_0_addr_3, align 4

ST_80: a_1_load_3 (370)  [2/2] 2.39ns  loc: minver.c:124
_ifconv5:22  %a_1_load_3 = load float* %a_1_addr_3, align 4


 <State 81>: 6.15ns
ST_81: StgValue_510 (349)  [1/1] 0.00ns  loc: minver.c:112
_ifconv5:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_81: StgValue_511 (358)  [1/1] 2.71ns  loc: minver.c:120
_ifconv5:10  store i3 %work_load_1, i3* %work_addr_1, align 1

ST_81: tmp_81 (367)  [1/1] 0.00ns  loc: minver.c:124
_ifconv5:19  %tmp_81 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %work_load, i32 1, i32 2)

ST_81: icmp2 (368)  [1/1] 1.54ns  loc: minver.c:124
_ifconv5:20  %icmp2 = icmp eq i2 %tmp_81, 0

ST_81: a_0_load_3 (369)  [1/2] 2.39ns  loc: minver.c:124
_ifconv5:21  %a_0_load_3 = load float* %a_0_addr_3, align 4

ST_81: a_1_load_3 (370)  [1/2] 2.39ns  loc: minver.c:124
_ifconv5:22  %a_1_load_3 = load float* %a_1_addr_3, align 4

ST_81: a_load_4_0_phi (371)  [1/1] 1.37ns  loc: minver.c:124
_ifconv5:23  %a_load_4_0_phi = select i1 %icmp2, float %a_0_load_3, float %a_1_load_3

ST_81: StgValue_517 (372)  [1/1] 0.00ns  loc: minver.c:124
_ifconv5:24  br i1 %icmp1, label %branch22, label %branch23

ST_81: StgValue_518 (374)  [1/1] 2.39ns  loc: minver.c:124
branch23:0  store float %a_load_4_0_phi, float* %a_1_addr_2, align 4

ST_81: StgValue_519 (375)  [1/1] 0.00ns  loc: minver.c:124
branch23:1  br label %16

ST_81: StgValue_520 (377)  [1/1] 2.39ns  loc: minver.c:124
branch22:0  store float %a_load_4_0_phi, float* %a_0_addr_2, align 4

ST_81: StgValue_521 (378)  [1/1] 0.00ns  loc: minver.c:124
branch22:1  br label %16

ST_81: StgValue_522 (380)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch6, label %branch7

ST_81: StgValue_523 (399)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch4, label %branch5

ST_81: StgValue_524 (418)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch2, label %branch3

ST_81: StgValue_525 (437)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch0, label %branch1


 <State 82>: 2.39ns
ST_82: StgValue_526 (382)  [1/1] 2.39ns  loc: minver.c:125
branch7:0  store float %w_4_0_phi, float* %a_1_addr_3, align 4

ST_82: StgValue_527 (383)  [1/1] 0.00ns  loc: minver.c:125
branch7:1  br label %_ifconv6

ST_82: StgValue_528 (385)  [1/1] 2.39ns  loc: minver.c:125
branch6:0  store float %w_4_0_phi, float* %a_0_addr_3, align 4

ST_82: StgValue_529 (386)  [1/1] 0.00ns  loc: minver.c:125
branch6:1  br label %_ifconv6


 <State 83>: 2.39ns
ST_83: a_0_load_7 (388)  [2/2] 2.39ns  loc: minver.c:123
_ifconv6:0  %a_0_load_7 = load float* %a_0_addr_2, align 4

ST_83: a_1_load_7 (389)  [2/2] 2.39ns  loc: minver.c:123
_ifconv6:1  %a_1_load_7 = load float* %a_1_addr_2, align 4


 <State 84>: 3.76ns
ST_84: a_0_load_7 (388)  [1/2] 2.39ns  loc: minver.c:123
_ifconv6:0  %a_0_load_7 = load float* %a_0_addr_2, align 4

ST_84: a_1_load_7 (389)  [1/2] 2.39ns  loc: minver.c:123
_ifconv6:1  %a_1_load_7 = load float* %a_1_addr_2, align 4

ST_84: w_4_1_phi (390)  [1/1] 1.37ns  loc: minver.c:123
_ifconv6:2  %w_4_1_phi = select i1 %icmp1, float %a_0_load_7, float %a_1_load_7

ST_84: StgValue_535 (391)  [1/1] 0.00ns  loc: minver.c:124
_ifconv6:3  br i1 %icmp1, label %branch18, label %branch19

ST_84: StgValue_536 (393)  [1/1] 2.39ns  loc: minver.c:124
branch19:0  store float %w_4_0_phi, float* %a_1_addr_2, align 4

ST_84: StgValue_537 (394)  [1/1] 0.00ns  loc: minver.c:124
branch19:1  br label %17

ST_84: StgValue_538 (396)  [1/1] 2.39ns  loc: minver.c:124
branch18:0  store float %w_4_0_phi, float* %a_0_addr_2, align 4

ST_84: StgValue_539 (397)  [1/1] 0.00ns  loc: minver.c:124
branch18:1  br label %17


 <State 85>: 2.39ns
ST_85: StgValue_540 (401)  [1/1] 2.39ns  loc: minver.c:125
branch5:0  store float %w_4_1_phi, float* %a_1_addr_3, align 4

ST_85: StgValue_541 (402)  [1/1] 0.00ns  loc: minver.c:125
branch5:1  br label %_ifconv7

ST_85: StgValue_542 (404)  [1/1] 2.39ns  loc: minver.c:125
branch4:0  store float %w_4_1_phi, float* %a_0_addr_3, align 4

ST_85: StgValue_543 (405)  [1/1] 0.00ns  loc: minver.c:125
branch4:1  br label %_ifconv7


 <State 86>: 2.39ns
ST_86: a_0_load_13 (407)  [2/2] 2.39ns  loc: minver.c:123
_ifconv7:0  %a_0_load_13 = load float* %a_0_addr_2, align 4

ST_86: a_1_load_9 (408)  [2/2] 2.39ns  loc: minver.c:123
_ifconv7:1  %a_1_load_9 = load float* %a_1_addr_2, align 4


 <State 87>: 3.76ns
ST_87: a_0_load_13 (407)  [1/2] 2.39ns  loc: minver.c:123
_ifconv7:0  %a_0_load_13 = load float* %a_0_addr_2, align 4

ST_87: a_1_load_9 (408)  [1/2] 2.39ns  loc: minver.c:123
_ifconv7:1  %a_1_load_9 = load float* %a_1_addr_2, align 4

ST_87: w_4_2_phi (409)  [1/1] 1.37ns  loc: minver.c:123
_ifconv7:2  %w_4_2_phi = select i1 %icmp1, float %a_0_load_13, float %a_1_load_9

ST_87: StgValue_549 (410)  [1/1] 0.00ns  loc: minver.c:124
_ifconv7:3  br i1 %icmp1, label %branch14, label %branch15

ST_87: StgValue_550 (412)  [1/1] 2.39ns  loc: minver.c:124
branch15:0  store float %w_4_1_phi, float* %a_1_addr_2, align 4

ST_87: StgValue_551 (413)  [1/1] 0.00ns  loc: minver.c:124
branch15:1  br label %18

ST_87: StgValue_552 (415)  [1/1] 2.39ns  loc: minver.c:124
branch14:0  store float %w_4_1_phi, float* %a_0_addr_2, align 4

ST_87: StgValue_553 (416)  [1/1] 0.00ns  loc: minver.c:124
branch14:1  br label %18


 <State 88>: 2.39ns
ST_88: StgValue_554 (420)  [1/1] 2.39ns  loc: minver.c:125
branch3:0  store float %w_4_2_phi, float* %a_1_addr_3, align 4

ST_88: StgValue_555 (421)  [1/1] 0.00ns  loc: minver.c:125
branch3:1  br label %_ifconv8

ST_88: StgValue_556 (423)  [1/1] 2.39ns  loc: minver.c:125
branch2:0  store float %w_4_2_phi, float* %a_0_addr_3, align 4

ST_88: StgValue_557 (424)  [1/1] 0.00ns  loc: minver.c:125
branch2:1  br label %_ifconv8


 <State 89>: 2.39ns
ST_89: a_0_load_14 (426)  [2/2] 2.39ns  loc: minver.c:123
_ifconv8:0  %a_0_load_14 = load float* %a_0_addr_2, align 4

ST_89: a_1_load_14 (427)  [2/2] 2.39ns  loc: minver.c:123
_ifconv8:1  %a_1_load_14 = load float* %a_1_addr_2, align 4


 <State 90>: 3.76ns
ST_90: a_0_load_14 (426)  [1/2] 2.39ns  loc: minver.c:123
_ifconv8:0  %a_0_load_14 = load float* %a_0_addr_2, align 4

ST_90: a_1_load_14 (427)  [1/2] 2.39ns  loc: minver.c:123
_ifconv8:1  %a_1_load_14 = load float* %a_1_addr_2, align 4

ST_90: w_4_3_phi (428)  [1/1] 1.37ns  loc: minver.c:123
_ifconv8:2  %w_4_3_phi = select i1 %icmp1, float %a_0_load_14, float %a_1_load_14

ST_90: StgValue_563 (429)  [1/1] 0.00ns  loc: minver.c:124
_ifconv8:3  br i1 %icmp1, label %branch10, label %branch11

ST_90: StgValue_564 (431)  [1/1] 2.39ns  loc: minver.c:124
branch11:0  store float %w_4_2_phi, float* %a_1_addr_2, align 4

ST_90: StgValue_565 (432)  [1/1] 0.00ns  loc: minver.c:124
branch11:1  br label %19

ST_90: StgValue_566 (434)  [1/1] 2.39ns  loc: minver.c:124
branch10:0  store float %w_4_2_phi, float* %a_0_addr_2, align 4

ST_90: StgValue_567 (435)  [1/1] 0.00ns  loc: minver.c:124
branch10:1  br label %19


 <State 91>: 2.39ns
ST_91: StgValue_568 (439)  [1/1] 2.39ns  loc: minver.c:125
branch1:0  store float %w_4_3_phi, float* %a_1_addr_3, align 4

ST_91: StgValue_569 (440)  [1/1] 0.00ns  loc: minver.c:125
branch1:1  br label %20

ST_91: StgValue_570 (442)  [1/1] 2.39ns  loc: minver.c:125
branch0:0  store float %w_4_3_phi, float* %a_0_addr_3, align 4

ST_91: StgValue_571 (443)  [1/1] 0.00ns  loc: minver.c:125
branch0:1  br label %20


 <State 92>: 0.00ns
ST_92: StgValue_572 (448)  [1/1] 0.00ns
.preheader8.loopexit:0  br label %.preheader8



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', minver.c:50) [13]  (1.57 ns)

 <State 2>: 2.71ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minver.c:50) [13]  (0 ns)
	'store' operation (minver.c:52) of variable 'i' on array 'work', minver.c:41 [23]  (2.71 ns)

 <State 3>: 1.57ns
The critical path consists of the following:
	'alloca' operation ('r') [27]  (0 ns)
	'store' operation of constant 0 on local variable 'r' [28]  (1.57 ns)

 <State 4>: 1.57ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', minver.c:56) [31]  (0 ns)
	multiplexor before 'phi' operation ('wmax') with incoming values : ('wmax', minver.c:62) [56]  (1.57 ns)

 <State 5>: 2.93ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i_5_cast', minver.c:59) ('i', minver.c:59) [57]  (0 ns)
	'icmp' operation ('exitcond6', minver.c:59) [58]  (2.93 ns)

 <State 6>: 3.76ns
The critical path consists of the following:
	'load' operation ('a_0_load_1', minver.c:61) on array 'a_0' [69]  (2.39 ns)
	'select' operation ('n', minver.c:61) [71]  (1.37 ns)

 <State 7>: 7.74ns
The critical path consists of the following:
	'fcmp' operation ('tmp_37', minver_lib.c:11->minver.c:61) [78]  (6.37 ns)
	'and' operation ('tmp_38', minver_lib.c:11->minver.c:61) [79]  (0 ns)
	'select' operation ('w', minver.c:63) [82]  (1.37 ns)

 <State 8>: 7.74ns
The critical path consists of the following:
	'fcmp' operation ('tmp_46', minver.c:62) [96]  (6.37 ns)
	'and' operation ('tmp_47', minver.c:62) [97]  (1.37 ns)

 <State 9>: 2.94ns
The critical path consists of the following:
	'load' operation ('r_load_2', minver.c:62) on local variable 'r' [61]  (0 ns)
	'select' operation ('r', minver.c:62) [99]  (1.37 ns)
	'store' operation (minver.c:62) of variable 'r', minver.c:62 on local variable 'r' [102]  (1.57 ns)

 <State 10>: 2.39ns
The critical path consists of the following:
	'load' operation ('r_load_1') on local variable 'r' [105]  (0 ns)
	'getelementptr' operation ('a_0_addr', minver.c:68) [109]  (0 ns)
	'load' operation ('a_0_load', minver.c:105) on array 'a_0' [111]  (2.39 ns)

 <State 11>: 3.76ns
The critical path consists of the following:
	'load' operation ('a_0_load', minver.c:105) on array 'a_0' [111]  (2.39 ns)
	'select' operation ('pivot', minver.c:105) [113]  (1.37 ns)

 <State 12>: 7.74ns
The critical path consists of the following:
	'fcmp' operation ('tmp_27', minver_lib.c:11->minver.c:69) [120]  (6.37 ns)
	'and' operation ('tmp_28', minver_lib.c:11->minver.c:69) [121]  (0 ns)
	'select' operation ('api', minver.c:69) [124]  (1.37 ns)

 <State 13>: 5.12ns
The critical path consists of the following:
	'fpext' operation ('tmp_5', minver.c:70) [125]  (5.12 ns)

 <State 14>: 8.27ns
The critical path consists of the following:
	'dcmp' operation ('tmp_32', minver.c:70) [132]  (6.9 ns)
	'and' operation ('tmp_33', minver.c:70) [133]  (1.37 ns)

 <State 15>: 5.42ns
The critical path consists of the following:
	'load' operation ('work_load_3', minver.c:78) on array 'work', minver.c:41 [142]  (2.71 ns)
	'store' operation (minver.c:78) of variable 'work_load_3', minver.c:78 on array 'work', minver.c:41 [143]  (2.71 ns)

 <State 16>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:79) of variable 'work_load_2', minver.c:77 on array 'work', minver.c:41 [144]  (2.71 ns)

 <State 17>: 2.39ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', minver.c:80) [147]  (0 ns)
	'getelementptr' operation ('a_0_addr_4', minver.c:82) [159]  (0 ns)
	'load' operation ('a_0_load_4', minver.c:82) on array 'a_0' [167]  (2.39 ns)

 <State 18>: 2.39ns
The critical path consists of the following:
	'load' operation ('r_load') on local variable 'r' [152]  (0 ns)
	'getelementptr' operation ('a_0_addr_6', minver.c:83) [162]  (0 ns)
	'load' operation ('a_0_load_6', minver.c:83) on array 'a_0' [170]  (2.39 ns)

 <State 19>: 6.15ns
The critical path consists of the following:
	'load' operation ('a_0_load_6', minver.c:83) on array 'a_0' [170]  (2.39 ns)
	'select' operation ('a_load_2_phi', minver.c:83) [172]  (1.37 ns)
	'store' operation (minver.c:83) of variable 'a_load_2_phi', minver.c:83 on array 'a_1' [175]  (2.39 ns)

 <State 20>: 2.39ns
The critical path consists of the following:
	'store' operation (minver.c:84) of variable 'w', minver.c:82 on array 'a_1' [176]  (2.39 ns)

 <State 21>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', minver.c:88) [190]  (1.57 ns)

 <State 22>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minver.c:88) [190]  (0 ns)
	'getelementptr' operation ('a_0_addr_5', minver.c:90) [201]  (0 ns)
	'load' operation ('a_0_load_5', minver.c:90) on array 'a_0' [205]  (2.39 ns)

 <State 23>: 3.76ns
The critical path consists of the following:
	'load' operation ('a_0_load_5', minver.c:90) on array 'a_0' [205]  (2.39 ns)
	'select' operation ('a_load_5_phi', minver.c:90) [207]  (1.37 ns)

 <State 24>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [208]  (6.3 ns)

 <State 25>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [208]  (6.3 ns)

 <State 26>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [208]  (6.3 ns)

 <State 27>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [208]  (6.3 ns)

 <State 28>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [208]  (6.3 ns)

 <State 29>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [208]  (6.3 ns)

 <State 30>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [208]  (6.3 ns)

 <State 31>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [208]  (6.3 ns)

 <State 32>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [208]  (6.3 ns)

 <State 33>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [208]  (6.3 ns)

 <State 34>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [208]  (6.3 ns)

 <State 35>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [208]  (6.3 ns)

 <State 36>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [208]  (6.3 ns)

 <State 37>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [208]  (6.3 ns)

 <State 38>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [208]  (6.3 ns)

 <State 39>: 8.69ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [208]  (6.3 ns)
	'store' operation (minver.c:90) of variable 'tmp_13', minver.c:90 on array 'a_1' [211]  (2.39 ns)

 <State 40>: 1.94ns
The critical path consists of the following:
	'icmp' operation ('tmp_24', minver.c:99) [220]  (1.94 ns)

 <State 41>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minver.c:93) [226]  (0 ns)
	'getelementptr' operation ('a_0_addr_8', minver.c:96) [241]  (0 ns)
	'load' operation ('a_0_load_8', minver.c:96) on array 'a_0' [249]  (2.39 ns)

 <State 42>: 3.76ns
The critical path consists of the following:
	'load' operation ('a_0_load_8', minver.c:96) on array 'a_0' [249]  (2.39 ns)
	'select' operation ('w', minver.c:96) [251]  (1.37 ns)

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 7.74ns
The critical path consists of the following:
	'fcmp' operation ('tmp_51', minver.c:97) [258]  (6.37 ns)
	'and' operation ('tmp_52', minver.c:97) [259]  (1.37 ns)

 <State 45>: 8.17ns
The critical path consists of the following:
	'load' operation ('a_0_load_9', minver.c:99) on array 'a_0' [264]  (2.39 ns)
	'fmul' operation ('tmp_25', minver.c:99) [265]  (5.78 ns)

 <State 46>: 8.17ns
The critical path consists of the following:
	'load' operation ('a_0_load_11', minver.c:99) on array 'a_0' [273]  (2.39 ns)
	'fmul' operation ('tmp_22_1', minver.c:99) [274]  (5.78 ns)

 <State 47>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19', minver.c:101) [300]  (6.3 ns)

 <State 48>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19', minver.c:101) [300]  (6.3 ns)

 <State 49>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_26', minver.c:99) [267]  (8.26 ns)

 <State 50>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_26', minver.c:99) [267]  (8.26 ns)

 <State 51>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_26', minver.c:99) [267]  (8.26 ns)

 <State 52>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_26', minver.c:99) [267]  (8.26 ns)

 <State 53>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_26', minver.c:99) [267]  (8.26 ns)

 <State 54>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_1', minver.c:99) [276]  (8.26 ns)

 <State 55>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19', minver.c:101) [300]  (6.3 ns)

 <State 56>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19', minver.c:101) [300]  (6.3 ns)

 <State 57>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19', minver.c:101) [300]  (6.3 ns)

 <State 58>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19', minver.c:101) [300]  (6.3 ns)

 <State 59>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19', minver.c:101) [300]  (6.3 ns)

 <State 60>: 2.39ns
The critical path consists of the following:
	'store' operation (minver.c:101) of variable 'tmp_19', minver.c:101 on array 'a_1' [303]  (2.39 ns)

 <State 61>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [316]  (6.3 ns)

 <State 62>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [316]  (6.3 ns)

 <State 63>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [316]  (6.3 ns)

 <State 64>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [316]  (6.3 ns)

 <State 65>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [316]  (6.3 ns)

 <State 66>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [316]  (6.3 ns)

 <State 67>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [316]  (6.3 ns)

 <State 68>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [316]  (6.3 ns)

 <State 69>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [316]  (6.3 ns)

 <State 70>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [316]  (6.3 ns)

 <State 71>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [316]  (6.3 ns)

 <State 72>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [316]  (6.3 ns)

 <State 73>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [316]  (6.3 ns)

 <State 74>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [316]  (6.3 ns)

 <State 75>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [316]  (6.3 ns)

 <State 76>: 8.69ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [316]  (6.3 ns)
	'store' operation (minver.c:105) of variable 'tmp_14', minver.c:105 on array 'a_1' [319]  (2.39 ns)

 <State 77>: 1.94ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minver.c:129) [331]  (0 ns)
	'icmp' operation ('exitcond1', minver.c:109) [332]  (1.94 ns)

 <State 78>: 2.71ns
The critical path consists of the following:
	'load' operation ('work_load', minver.c:114) on array 'work', minver.c:41 [344]  (2.71 ns)

 <State 79>: 5.42ns
The critical path consists of the following:
	'load' operation ('work_load', minver.c:114) on array 'work', minver.c:41 [344]  (2.71 ns)
	'getelementptr' operation ('work_addr_2', minver.c:118) [355]  (0 ns)
	'load' operation ('work_load_1', minver.c:118) on array 'work', minver.c:41 [356]  (2.71 ns)

 <State 80>: 3.76ns
The critical path consists of the following:
	'load' operation ('a_0_load_2', minver.c:123) on array 'a_0' [364]  (2.39 ns)
	'select' operation ('w_4_0_phi', minver.c:123) [366]  (1.37 ns)

 <State 81>: 6.15ns
The critical path consists of the following:
	'load' operation ('a_0_load_3', minver.c:124) on array 'a_0' [369]  (2.39 ns)
	'select' operation ('a_load_4_0_phi', minver.c:124) [371]  (1.37 ns)
	'store' operation (minver.c:124) of variable 'a_load_4_0_phi', minver.c:124 on array 'a_1' [374]  (2.39 ns)

 <State 82>: 2.39ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_0_phi', minver.c:123 on array 'a_1' [382]  (2.39 ns)

 <State 83>: 2.39ns
The critical path consists of the following:
	'load' operation ('a_0_load_7', minver.c:123) on array 'a_0' [388]  (2.39 ns)

 <State 84>: 3.76ns
The critical path consists of the following:
	'load' operation ('a_0_load_7', minver.c:123) on array 'a_0' [388]  (2.39 ns)
	'select' operation ('w_4_1_phi', minver.c:123) [390]  (1.37 ns)

 <State 85>: 2.39ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_1_phi', minver.c:123 on array 'a_1' [401]  (2.39 ns)

 <State 86>: 2.39ns
The critical path consists of the following:
	'load' operation ('a_0_load_13', minver.c:123) on array 'a_0' [407]  (2.39 ns)

 <State 87>: 3.76ns
The critical path consists of the following:
	'load' operation ('a_0_load_13', minver.c:123) on array 'a_0' [407]  (2.39 ns)
	'select' operation ('w_4_2_phi', minver.c:123) [409]  (1.37 ns)

 <State 88>: 2.39ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_2_phi', minver.c:123 on array 'a_1' [420]  (2.39 ns)

 <State 89>: 2.39ns
The critical path consists of the following:
	'load' operation ('a_0_load_14', minver.c:123) on array 'a_0' [426]  (2.39 ns)

 <State 90>: 3.76ns
The critical path consists of the following:
	'load' operation ('a_0_load_14', minver.c:123) on array 'a_0' [426]  (2.39 ns)
	'select' operation ('w_4_3_phi', minver.c:123) [428]  (1.37 ns)

 <State 91>: 2.39ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_3_phi', minver.c:123 on array 'a_1' [439]  (2.39 ns)

 <State 92>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
