// Seed: 1411650144
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    output tri0 id_2,
    input wire id_3,
    output wor id_4,
    input supply1 id_5,
    output wor id_6,
    input tri1 id_7
    , id_12,
    output tri0 id_8,
    output wire id_9,
    input wand id_10
);
  assign id_6 = id_3;
  assign id_4 = id_5;
  wire id_13;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    output uwire id_2,
    input supply0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    input uwire id_7,
    output wire id_8
);
  wire id_10, id_11;
  final begin
    id_8 = 1;
  end
  always @(posedge id_5) begin
    return 1;
  end
  always @(posedge "") id_2 = id_0;
  module_0(
      id_0, id_6, id_4, id_6, id_8, id_1, id_4, id_7, id_2, id_4, id_1
  );
endmodule
