#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Apr  6 15:47:36 2022
# Process ID: 12244
# Current directory: C:/Users/jones/Desktop/EE316-Lab5/MoreTesting/myproj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1044 C:\Users\jones\Desktop\EE316-Lab5\MoreTesting\myproj\project_1.xpr
# Log file: C:/Users/jones/Desktop/EE316-Lab5/MoreTesting/myproj/vivado.log
# Journal file: C:/Users/jones/Desktop/EE316-Lab5/MoreTesting/myproj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jones/Desktop/EE316-Lab5/MoreTesting/myproj/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/jones/Desktop/MoreTesting/myproj' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/jones/Desktop/EE316-Lab5/EE316-Lab5/ip'; using path 'C:/Users/jones/Desktop/EE316-Lab5/ip' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab5/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 953.617 ; gain = 278.934
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/jones/Desktop/EE316-Lab5/MoreTesting/myproj/project_1.sdk -hwspec C:/Users/jones/Desktop/EE316-Lab5/MoreTesting/myproj/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/jones/Desktop/EE316-Lab5/MoreTesting/myproj/project_1.sdk -hwspec C:/Users/jones/Desktop/EE316-Lab5/MoreTesting/myproj/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/jones/Desktop/EE316-Lab5/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- digilentinc.com:IP:PWM:2.0 - PWM_0
Adding component instance block -- digilentinc.com:IP:PWM:2.0 - PWM_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <design_1> from BD file <C:/Users/jones/Desktop/EE316-Lab5/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1010.258 ; gain = 40.645
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  6 16:12:30 2022...
