VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2024.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2024.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2024.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/danie/onedrive/documents/microp/lab7/fpga/src/aes_core_tb.sv. VERI-1482
Analyzing Verilog file c:/users/danie/onedrive/documents/microp/lab7/fpga/src/aes_sbox_tb.sv. VERI-1482
Analyzing Verilog file c:/users/danie/onedrive/documents/microp/lab7/fpga/src/aes_spi_tb.sv. VERI-1482
Analyzing Verilog file c:/users/danie/onedrive/documents/microp/lab7/fpga/src/aes_top.sv. VERI-1482
ERROR <35901137> - c:/users/danie/onedrive/documents/microp/lab7/fpga/src/aes_top.sv(168): syntax error near :. VERI-1137

child process exited abnormally
