/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Thu May 11 03:26:56 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkpipelined_h__
#define __mkpipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkpipelined module */
class MOD_mkpipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt64> INST_commit_id;
  MOD_Reg<tUInt32> INST_count;
  MOD_Fifo<tUWide> INST_d2e;
  MOD_Fifo<tUWide> INST_e2w;
  MOD_Fifo<tUWide> INST_f2d;
  MOD_Reg<tUInt64> INST_fresh_id;
  MOD_CReg<tUWide> INST_fromDmem_rv;
  MOD_CReg<tUWide> INST_fromImem_rv;
  MOD_CReg<tUWide> INST_fromMMIO_rv;
  MOD_Reg<tUInt32> INST_lfh;
  MOD_Wire<tUInt8> INST_mEpoch_port_0;
  MOD_Wire<tUInt8> INST_mEpoch_port_1;
  MOD_Reg<tUInt8> INST_mEpoch_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_mEpoch_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_mEpoch_register;
  MOD_Wire<tUInt32> INST_program_counter_port_0;
  MOD_Wire<tUInt32> INST_program_counter_port_1;
  MOD_Reg<tUInt8> INST_program_counter_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_program_counter_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_program_counter_register;
  MOD_Fifo<tUInt64> INST_retired;
  MOD_Wire<tUInt32> INST_rf_0_port_0;
  MOD_Wire<tUInt32> INST_rf_0_port_1;
  MOD_Reg<tUInt8> INST_rf_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_0_register;
  MOD_Wire<tUInt32> INST_rf_10_port_0;
  MOD_Wire<tUInt32> INST_rf_10_port_1;
  MOD_Reg<tUInt8> INST_rf_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_10_register;
  MOD_Wire<tUInt32> INST_rf_11_port_0;
  MOD_Wire<tUInt32> INST_rf_11_port_1;
  MOD_Reg<tUInt8> INST_rf_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_11_register;
  MOD_Wire<tUInt32> INST_rf_12_port_0;
  MOD_Wire<tUInt32> INST_rf_12_port_1;
  MOD_Reg<tUInt8> INST_rf_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_12_register;
  MOD_Wire<tUInt32> INST_rf_13_port_0;
  MOD_Wire<tUInt32> INST_rf_13_port_1;
  MOD_Reg<tUInt8> INST_rf_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_13_register;
  MOD_Wire<tUInt32> INST_rf_14_port_0;
  MOD_Wire<tUInt32> INST_rf_14_port_1;
  MOD_Reg<tUInt8> INST_rf_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_14_register;
  MOD_Wire<tUInt32> INST_rf_15_port_0;
  MOD_Wire<tUInt32> INST_rf_15_port_1;
  MOD_Reg<tUInt8> INST_rf_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_15_register;
  MOD_Wire<tUInt32> INST_rf_16_port_0;
  MOD_Wire<tUInt32> INST_rf_16_port_1;
  MOD_Reg<tUInt8> INST_rf_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_16_register;
  MOD_Wire<tUInt32> INST_rf_17_port_0;
  MOD_Wire<tUInt32> INST_rf_17_port_1;
  MOD_Reg<tUInt8> INST_rf_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_17_register;
  MOD_Wire<tUInt32> INST_rf_18_port_0;
  MOD_Wire<tUInt32> INST_rf_18_port_1;
  MOD_Reg<tUInt8> INST_rf_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_18_register;
  MOD_Wire<tUInt32> INST_rf_19_port_0;
  MOD_Wire<tUInt32> INST_rf_19_port_1;
  MOD_Reg<tUInt8> INST_rf_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_19_register;
  MOD_Wire<tUInt32> INST_rf_1_port_0;
  MOD_Wire<tUInt32> INST_rf_1_port_1;
  MOD_Reg<tUInt8> INST_rf_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_1_register;
  MOD_Wire<tUInt32> INST_rf_20_port_0;
  MOD_Wire<tUInt32> INST_rf_20_port_1;
  MOD_Reg<tUInt8> INST_rf_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_20_register;
  MOD_Wire<tUInt32> INST_rf_21_port_0;
  MOD_Wire<tUInt32> INST_rf_21_port_1;
  MOD_Reg<tUInt8> INST_rf_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_21_register;
  MOD_Wire<tUInt32> INST_rf_22_port_0;
  MOD_Wire<tUInt32> INST_rf_22_port_1;
  MOD_Reg<tUInt8> INST_rf_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_22_register;
  MOD_Wire<tUInt32> INST_rf_23_port_0;
  MOD_Wire<tUInt32> INST_rf_23_port_1;
  MOD_Reg<tUInt8> INST_rf_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_23_register;
  MOD_Wire<tUInt32> INST_rf_24_port_0;
  MOD_Wire<tUInt32> INST_rf_24_port_1;
  MOD_Reg<tUInt8> INST_rf_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_24_register;
  MOD_Wire<tUInt32> INST_rf_25_port_0;
  MOD_Wire<tUInt32> INST_rf_25_port_1;
  MOD_Reg<tUInt8> INST_rf_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_25_register;
  MOD_Wire<tUInt32> INST_rf_26_port_0;
  MOD_Wire<tUInt32> INST_rf_26_port_1;
  MOD_Reg<tUInt8> INST_rf_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_26_register;
  MOD_Wire<tUInt32> INST_rf_27_port_0;
  MOD_Wire<tUInt32> INST_rf_27_port_1;
  MOD_Reg<tUInt8> INST_rf_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_27_register;
  MOD_Wire<tUInt32> INST_rf_28_port_0;
  MOD_Wire<tUInt32> INST_rf_28_port_1;
  MOD_Reg<tUInt8> INST_rf_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_28_register;
  MOD_Wire<tUInt32> INST_rf_29_port_0;
  MOD_Wire<tUInt32> INST_rf_29_port_1;
  MOD_Reg<tUInt8> INST_rf_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_29_register;
  MOD_Wire<tUInt32> INST_rf_2_port_0;
  MOD_Wire<tUInt32> INST_rf_2_port_1;
  MOD_Reg<tUInt8> INST_rf_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_2_register;
  MOD_Wire<tUInt32> INST_rf_30_port_0;
  MOD_Wire<tUInt32> INST_rf_30_port_1;
  MOD_Reg<tUInt8> INST_rf_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_30_register;
  MOD_Wire<tUInt32> INST_rf_31_port_0;
  MOD_Wire<tUInt32> INST_rf_31_port_1;
  MOD_Reg<tUInt8> INST_rf_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_31_register;
  MOD_Wire<tUInt32> INST_rf_3_port_0;
  MOD_Wire<tUInt32> INST_rf_3_port_1;
  MOD_Reg<tUInt8> INST_rf_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_3_register;
  MOD_Wire<tUInt32> INST_rf_4_port_0;
  MOD_Wire<tUInt32> INST_rf_4_port_1;
  MOD_Reg<tUInt8> INST_rf_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_4_register;
  MOD_Wire<tUInt32> INST_rf_5_port_0;
  MOD_Wire<tUInt32> INST_rf_5_port_1;
  MOD_Reg<tUInt8> INST_rf_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_5_register;
  MOD_Wire<tUInt32> INST_rf_6_port_0;
  MOD_Wire<tUInt32> INST_rf_6_port_1;
  MOD_Reg<tUInt8> INST_rf_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_6_register;
  MOD_Wire<tUInt32> INST_rf_7_port_0;
  MOD_Wire<tUInt32> INST_rf_7_port_1;
  MOD_Reg<tUInt8> INST_rf_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_7_register;
  MOD_Wire<tUInt32> INST_rf_8_port_0;
  MOD_Wire<tUInt32> INST_rf_8_port_1;
  MOD_Reg<tUInt8> INST_rf_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_8_register;
  MOD_Wire<tUInt32> INST_rf_9_port_0;
  MOD_Wire<tUInt32> INST_rf_9_port_1;
  MOD_Reg<tUInt8> INST_rf_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_9_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_0_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_0_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_0_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_0_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_0_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_10_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_10_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_10_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_10_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_10_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_11_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_11_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_11_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_11_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_11_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_12_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_12_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_12_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_12_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_12_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_13_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_13_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_13_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_13_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_13_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_14_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_14_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_14_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_14_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_14_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_15_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_15_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_15_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_15_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_15_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_16_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_16_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_16_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_16_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_16_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_17_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_17_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_17_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_17_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_17_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_18_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_18_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_18_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_18_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_18_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_19_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_19_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_19_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_19_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_19_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_1_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_1_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_1_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_1_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_1_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_20_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_20_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_20_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_20_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_20_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_21_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_21_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_21_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_21_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_21_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_22_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_22_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_22_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_22_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_22_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_23_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_23_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_23_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_23_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_23_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_24_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_24_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_24_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_24_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_24_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_25_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_25_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_25_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_25_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_25_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_26_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_26_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_26_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_26_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_26_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_27_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_27_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_27_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_27_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_27_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_28_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_28_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_28_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_28_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_28_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_29_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_29_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_29_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_29_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_29_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_2_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_2_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_2_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_2_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_2_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_30_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_30_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_30_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_30_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_30_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_31_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_31_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_31_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_31_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_31_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_3_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_3_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_3_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_3_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_3_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_4_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_4_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_4_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_4_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_4_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_5_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_5_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_5_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_5_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_5_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_6_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_6_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_6_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_6_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_6_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_7_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_7_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_7_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_7_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_7_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_8_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_8_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_8_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_8_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_8_register;
  MOD_Wire<tUInt8> INST_scoreboard_sb_9_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_sb_9_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_sb_9_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_sb_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_sb_9_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_sb_9_register;
  MOD_Fifo<tUInt64> INST_squashed;
  MOD_Fifo<tUInt64> INST_squashed2;
  MOD_Reg<tUInt8> INST_starting;
  MOD_CReg<tUWide> INST_toDmem_rv;
  MOD_CReg<tUWide> INST_toImem_rv;
  MOD_CReg<tUWide> INST_toMMIO_rv;
 
 /* Constructor */
 public:
  MOD_mkpipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_getIResp_a;
  tUWide PORT_getDResp_a;
  tUWide PORT_getMMIOResp_a;
  tUWide PORT_getIReq;
  tUWide PORT_getDReq;
  tUWide PORT_getMMIOReq;
 
 /* Publicly accessible definitions */
 public:
  tUWide DEF_toMMIO_rv_port1__read____d1950;
  tUWide DEF_toDmem_rv_port1__read____d1946;
  tUWide DEF_toImem_rv_port1__read____d1942;
  tUInt8 DEF_e2w_first__513_BIT_84___d1521;
  tUInt8 DEF_rf_31_readBeforeLaterWrites_0_read____d1642;
  tUInt8 DEF_rd_idx__h76079;
  tUInt8 DEF_rf_30_readBeforeLaterWrites_0_read____d1639;
  tUInt8 DEF_rf_29_readBeforeLaterWrites_0_read____d1636;
  tUInt8 DEF_rf_28_readBeforeLaterWrites_0_read____d1633;
  tUInt8 DEF_rf_27_readBeforeLaterWrites_0_read____d1630;
  tUInt8 DEF_rf_26_readBeforeLaterWrites_0_read____d1627;
  tUInt8 DEF_rf_25_readBeforeLaterWrites_0_read____d1624;
  tUInt8 DEF_rf_24_readBeforeLaterWrites_0_read____d1621;
  tUInt8 DEF_rf_23_readBeforeLaterWrites_0_read____d1618;
  tUInt8 DEF_rf_22_readBeforeLaterWrites_0_read____d1615;
  tUInt8 DEF_rf_21_readBeforeLaterWrites_0_read____d1612;
  tUInt8 DEF_rf_20_readBeforeLaterWrites_0_read____d1609;
  tUInt8 DEF_rf_19_readBeforeLaterWrites_0_read____d1606;
  tUInt8 DEF_rf_18_readBeforeLaterWrites_0_read____d1603;
  tUInt8 DEF_rf_17_readBeforeLaterWrites_0_read____d1600;
  tUInt8 DEF_rf_16_readBeforeLaterWrites_0_read____d1597;
  tUInt8 DEF_rf_15_readBeforeLaterWrites_0_read____d1594;
  tUInt8 DEF_rf_14_readBeforeLaterWrites_0_read____d1591;
  tUInt8 DEF_rf_13_readBeforeLaterWrites_0_read____d1588;
  tUInt8 DEF_rf_12_readBeforeLaterWrites_0_read____d1585;
  tUInt8 DEF_rf_11_readBeforeLaterWrites_0_read____d1582;
  tUInt8 DEF_rf_10_readBeforeLaterWrites_0_read____d1579;
  tUInt8 DEF_rf_9_readBeforeLaterWrites_0_read____d1576;
  tUInt8 DEF_rf_8_readBeforeLaterWrites_0_read____d1573;
  tUInt8 DEF_rf_7_readBeforeLaterWrites_0_read____d1570;
  tUInt8 DEF_rf_6_readBeforeLaterWrites_0_read____d1567;
  tUInt8 DEF_rf_5_readBeforeLaterWrites_0_read____d1564;
  tUInt8 DEF_rf_4_readBeforeLaterWrites_0_read____d1561;
  tUInt8 DEF_rf_3_readBeforeLaterWrites_0_read____d1558;
  tUInt8 DEF_rf_2_readBeforeLaterWrites_0_read____d1555;
  tUInt8 DEF_rf_1_readBeforeLaterWrites_0_read____d1552;
  tUInt8 DEF_d2e_first__118_BIT_188_125_OR_NOT_d2e_first__1_ETC___d1129;
  tUInt32 DEF_d2e_first__118_BITS_116_TO_85_130_PLUS_IF_d2e__ETC___d1171;
  tUInt8 DEF_d2e_first__118_BIT_188___d1125;
  tUInt8 DEF_d2e_first__118_BIT_117_119_EQ_IF_mEpoch_readBe_ETC___d1123;
  tUInt8 DEF_f2d_first__85_BIT_48_86_EQ_IF_mEpoch_readBefor_ETC___d589;
  tUInt8 DEF_rd_idx__h45176;
  tUInt8 DEF_IF_scoreboard_sb_31_port_1_whas__51_THEN_score_ETC___d557;
  tUInt8 DEF_IF_scoreboard_sb_30_port_1_whas__41_THEN_score_ETC___d547;
  tUInt8 DEF_IF_scoreboard_sb_29_port_1_whas__31_THEN_score_ETC___d537;
  tUInt8 DEF_IF_scoreboard_sb_28_port_1_whas__21_THEN_score_ETC___d527;
  tUInt8 DEF_IF_scoreboard_sb_27_port_1_whas__11_THEN_score_ETC___d517;
  tUInt8 DEF_IF_scoreboard_sb_26_port_1_whas__01_THEN_score_ETC___d507;
  tUInt8 DEF_IF_scoreboard_sb_25_port_1_whas__91_THEN_score_ETC___d497;
  tUInt8 DEF_IF_scoreboard_sb_24_port_1_whas__81_THEN_score_ETC___d487;
  tUInt8 DEF_IF_scoreboard_sb_23_port_1_whas__71_THEN_score_ETC___d477;
  tUInt8 DEF_IF_scoreboard_sb_22_port_1_whas__61_THEN_score_ETC___d467;
  tUInt8 DEF_IF_scoreboard_sb_21_port_1_whas__51_THEN_score_ETC___d457;
  tUInt8 DEF_IF_scoreboard_sb_20_port_1_whas__41_THEN_score_ETC___d447;
  tUInt8 DEF_IF_scoreboard_sb_19_port_1_whas__31_THEN_score_ETC___d437;
  tUInt8 DEF_IF_scoreboard_sb_18_port_1_whas__21_THEN_score_ETC___d427;
  tUInt8 DEF_IF_scoreboard_sb_17_port_1_whas__11_THEN_score_ETC___d417;
  tUInt8 DEF_IF_scoreboard_sb_16_port_1_whas__01_THEN_score_ETC___d407;
  tUInt8 DEF_IF_scoreboard_sb_15_port_1_whas__91_THEN_score_ETC___d397;
  tUInt8 DEF_IF_scoreboard_sb_14_port_1_whas__81_THEN_score_ETC___d387;
  tUInt8 DEF_IF_scoreboard_sb_13_port_1_whas__71_THEN_score_ETC___d377;
  tUInt8 DEF_IF_scoreboard_sb_12_port_1_whas__61_THEN_score_ETC___d367;
  tUInt8 DEF_IF_scoreboard_sb_11_port_1_whas__51_THEN_score_ETC___d357;
  tUInt8 DEF_IF_scoreboard_sb_10_port_1_whas__41_THEN_score_ETC___d347;
  tUInt8 DEF_IF_scoreboard_sb_9_port_1_whas__31_THEN_scoreb_ETC___d337;
  tUInt8 DEF_IF_scoreboard_sb_8_port_1_whas__21_THEN_scoreb_ETC___d327;
  tUInt8 DEF_IF_scoreboard_sb_7_port_1_whas__11_THEN_scoreb_ETC___d317;
  tUInt8 DEF_IF_scoreboard_sb_6_port_1_whas__01_THEN_scoreb_ETC___d307;
  tUInt8 DEF_IF_scoreboard_sb_5_port_1_whas__91_THEN_scoreb_ETC___d297;
  tUInt8 DEF_IF_scoreboard_sb_4_port_1_whas__81_THEN_scoreb_ETC___d287;
  tUInt8 DEF_IF_scoreboard_sb_3_port_1_whas__71_THEN_scoreb_ETC___d277;
  tUInt8 DEF_IF_scoreboard_sb_2_port_1_whas__61_THEN_scoreb_ETC___d267;
  tUInt8 DEF_IF_scoreboard_sb_1_port_1_whas__51_THEN_scoreb_ETC___d257;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_sb_0_readBeforeLaterWrit_ETC___d658;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_sb_0_readBeforeLaterWrit_ETC___d660;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_sb_0_readBeforeLaterWrit_ETC___d663;
  tUInt8 DEF_rs1_idx__h45174;
  tUInt8 DEF_rs2_idx__h45175;
  tUWide DEF_d2e_first____d1118;
  tUWide DEF_e2w_first____d1513;
  tUWide DEF_f2d_first____d585;
  tUWide DEF_fromMMIO_rv_port1__read____d1526;
  tUWide DEF_fromMMIO_rv_port0__read____d1952;
  tUWide DEF_toMMIO_rv_port0__read____d1177;
  tUWide DEF_fromDmem_rv_port1__read____d1528;
  tUWide DEF_fromDmem_rv_port0__read____d1948;
  tUWide DEF_toDmem_rv_port0__read____d1180;
  tUWide DEF_fromImem_rv_port1__read____d590;
  tUWide DEF_fromImem_rv_port0__read____d1944;
  tUWide DEF_toImem_rv_port0__read____d565;
  tUInt8 DEF_scoreboard_sb_31_register__h42795;
  tUInt8 DEF_scoreboard_sb_30_register__h42105;
  tUInt8 DEF_scoreboard_sb_29_register__h41415;
  tUInt8 DEF_scoreboard_sb_28_register__h40725;
  tUInt8 DEF_scoreboard_sb_27_register__h40035;
  tUInt8 DEF_scoreboard_sb_26_register__h39345;
  tUInt8 DEF_scoreboard_sb_25_register__h38655;
  tUInt8 DEF_scoreboard_sb_24_register__h37965;
  tUInt8 DEF_scoreboard_sb_23_register__h37275;
  tUInt8 DEF_scoreboard_sb_22_register__h36585;
  tUInt8 DEF_scoreboard_sb_21_register__h35895;
  tUInt8 DEF_scoreboard_sb_20_register__h35205;
  tUInt8 DEF_scoreboard_sb_19_register__h34515;
  tUInt8 DEF_scoreboard_sb_18_register__h33825;
  tUInt8 DEF_scoreboard_sb_17_register__h33135;
  tUInt8 DEF_scoreboard_sb_16_register__h32445;
  tUInt8 DEF_scoreboard_sb_15_register__h31755;
  tUInt8 DEF_scoreboard_sb_14_register__h31065;
  tUInt8 DEF_scoreboard_sb_13_register__h30375;
  tUInt8 DEF_scoreboard_sb_12_register__h29685;
  tUInt8 DEF_scoreboard_sb_11_register__h28995;
  tUInt8 DEF_scoreboard_sb_10_register__h28305;
  tUInt8 DEF_scoreboard_sb_9_register__h27615;
  tUInt8 DEF_scoreboard_sb_8_register__h26925;
  tUInt8 DEF_scoreboard_sb_7_register__h26235;
  tUInt8 DEF_scoreboard_sb_6_register__h25545;
  tUInt8 DEF_scoreboard_sb_5_register__h24855;
  tUInt8 DEF_scoreboard_sb_4_register__h24165;
  tUInt8 DEF_scoreboard_sb_3_register__h23475;
  tUInt8 DEF_scoreboard_sb_2_register__h22785;
  tUInt8 DEF_scoreboard_sb_1_register__h22095;
  tUInt8 DEF_scoreboard_sb_0_register__h21405;
  tUInt8 DEF_currentVal__h74364;
  tUInt8 DEF_x_wget__h19319;
  tUInt8 DEF_rf_0_readBeforeLaterWrites_0_read____d1534;
  tUInt8 DEF_starting__h43562;
  tUInt32 DEF_rv1__h68857;
  tUInt32 DEF_d2e_first__118_BITS_116_TO_85_130_PLUS_IF_d2e__ETC___d1170;
  tUInt32 DEF_x__h72187;
  tUInt8 DEF_d2e_first__118_BITS_216_TO_214___d1132;
  tUInt8 DEF_e2w_first__513_BITS_125_TO_123___d1538;
  tUInt8 DEF_d2e_first__118_BIT_217___d1131;
  tUInt8 DEF_d2e_first__118_BIT_213___d1146;
  tUInt8 DEF_dEpoch__h68854;
  tUInt8 DEF_e2w_first__513_BIT_120___d1519;
  tUInt8 DEF_e2w_first__513_BIT_54___d1514;
  tUInt8 DEF_fEpoch__h45072;
  tUInt8 DEF_IF_scoreboard_sb_0_readBeforeLaterWrites_2_rea_ETC___d593;
  tUInt8 DEF_IF_scoreboard_sb_1_readBeforeLaterWrites_2_rea_ETC___d595;
  tUInt8 DEF_IF_scoreboard_sb_2_readBeforeLaterWrites_2_rea_ETC___d597;
  tUInt8 DEF_IF_scoreboard_sb_3_readBeforeLaterWrites_2_rea_ETC___d599;
  tUInt8 DEF_IF_scoreboard_sb_4_readBeforeLaterWrites_2_rea_ETC___d601;
  tUInt8 DEF_IF_scoreboard_sb_5_readBeforeLaterWrites_2_rea_ETC___d603;
  tUInt8 DEF_IF_scoreboard_sb_6_readBeforeLaterWrites_2_rea_ETC___d605;
  tUInt8 DEF_IF_scoreboard_sb_7_readBeforeLaterWrites_2_rea_ETC___d607;
  tUInt8 DEF_IF_scoreboard_sb_8_readBeforeLaterWrites_2_rea_ETC___d609;
  tUInt8 DEF_IF_scoreboard_sb_9_readBeforeLaterWrites_2_rea_ETC___d611;
  tUInt8 DEF_IF_scoreboard_sb_10_readBeforeLaterWrites_2_re_ETC___d613;
  tUInt8 DEF_IF_scoreboard_sb_11_readBeforeLaterWrites_2_re_ETC___d615;
  tUInt8 DEF_IF_scoreboard_sb_12_readBeforeLaterWrites_2_re_ETC___d617;
  tUInt8 DEF_IF_scoreboard_sb_13_readBeforeLaterWrites_2_re_ETC___d619;
  tUInt8 DEF_IF_scoreboard_sb_14_readBeforeLaterWrites_2_re_ETC___d621;
  tUInt8 DEF_IF_scoreboard_sb_15_readBeforeLaterWrites_2_re_ETC___d623;
  tUInt8 DEF_IF_scoreboard_sb_16_readBeforeLaterWrites_2_re_ETC___d625;
  tUInt8 DEF_IF_scoreboard_sb_17_readBeforeLaterWrites_2_re_ETC___d627;
  tUInt8 DEF_IF_scoreboard_sb_18_readBeforeLaterWrites_2_re_ETC___d629;
  tUInt8 DEF_IF_scoreboard_sb_19_readBeforeLaterWrites_2_re_ETC___d631;
  tUInt8 DEF_IF_scoreboard_sb_20_readBeforeLaterWrites_2_re_ETC___d633;
  tUInt8 DEF_IF_scoreboard_sb_21_readBeforeLaterWrites_2_re_ETC___d635;
  tUInt8 DEF_IF_scoreboard_sb_22_readBeforeLaterWrites_2_re_ETC___d637;
  tUInt8 DEF_IF_scoreboard_sb_23_readBeforeLaterWrites_2_re_ETC___d639;
  tUInt8 DEF_IF_scoreboard_sb_24_readBeforeLaterWrites_2_re_ETC___d641;
  tUInt8 DEF_IF_scoreboard_sb_25_readBeforeLaterWrites_2_re_ETC___d643;
  tUInt8 DEF_IF_scoreboard_sb_26_readBeforeLaterWrites_2_re_ETC___d645;
  tUInt8 DEF_IF_scoreboard_sb_27_readBeforeLaterWrites_2_re_ETC___d647;
  tUInt8 DEF_IF_scoreboard_sb_28_readBeforeLaterWrites_2_re_ETC___d649;
  tUInt8 DEF_IF_scoreboard_sb_29_readBeforeLaterWrites_2_re_ETC___d651;
  tUInt8 DEF_IF_scoreboard_sb_30_readBeforeLaterWrites_2_re_ETC___d653;
  tUInt8 DEF_IF_scoreboard_sb_31_readBeforeLaterWrites_2_re_ETC___d655;
  tUInt32 DEF_imm__h69229;
  tUInt8 DEF_IF_d2e_first__118_BIT_217_131_THEN_d2e_first___ETC___d1133;
  tUInt8 DEF_y__h69217;
  tUInt8 DEF_IF_scoreboard_sb_0_port_1_whas__41_THEN_scoreb_ETC___d247;
  tUInt8 DEF_y__h45076;
  tUInt8 DEF_def__h19631;
  tUInt8 DEF_IF_scoreboard_sb_31_port_0_whas__53_THEN_score_ETC___d556;
  tUInt8 DEF_IF_scoreboard_sb_30_port_0_whas__43_THEN_score_ETC___d546;
  tUInt8 DEF_IF_scoreboard_sb_29_port_0_whas__33_THEN_score_ETC___d536;
  tUInt8 DEF_IF_scoreboard_sb_28_port_0_whas__23_THEN_score_ETC___d526;
  tUInt8 DEF_IF_scoreboard_sb_27_port_0_whas__13_THEN_score_ETC___d516;
  tUInt8 DEF_IF_scoreboard_sb_26_port_0_whas__03_THEN_score_ETC___d506;
  tUInt8 DEF_IF_scoreboard_sb_25_port_0_whas__93_THEN_score_ETC___d496;
  tUInt8 DEF_IF_scoreboard_sb_24_port_0_whas__83_THEN_score_ETC___d486;
  tUInt8 DEF_IF_scoreboard_sb_23_port_0_whas__73_THEN_score_ETC___d476;
  tUInt8 DEF_IF_scoreboard_sb_22_port_0_whas__63_THEN_score_ETC___d466;
  tUInt8 DEF_IF_scoreboard_sb_21_port_0_whas__53_THEN_score_ETC___d456;
  tUInt8 DEF_IF_scoreboard_sb_20_port_0_whas__43_THEN_score_ETC___d446;
  tUInt8 DEF_IF_scoreboard_sb_19_port_0_whas__33_THEN_score_ETC___d436;
  tUInt8 DEF_IF_scoreboard_sb_18_port_0_whas__23_THEN_score_ETC___d426;
  tUInt8 DEF_IF_scoreboard_sb_17_port_0_whas__13_THEN_score_ETC___d416;
  tUInt8 DEF_IF_scoreboard_sb_16_port_0_whas__03_THEN_score_ETC___d406;
  tUInt8 DEF_IF_scoreboard_sb_15_port_0_whas__93_THEN_score_ETC___d396;
  tUInt8 DEF_IF_scoreboard_sb_14_port_0_whas__83_THEN_score_ETC___d386;
  tUInt8 DEF_IF_scoreboard_sb_13_port_0_whas__73_THEN_score_ETC___d376;
  tUInt8 DEF_IF_scoreboard_sb_12_port_0_whas__63_THEN_score_ETC___d366;
  tUInt8 DEF_IF_scoreboard_sb_11_port_0_whas__53_THEN_score_ETC___d356;
  tUInt8 DEF_IF_scoreboard_sb_10_port_0_whas__43_THEN_score_ETC___d346;
  tUInt8 DEF_IF_scoreboard_sb_9_port_0_whas__33_THEN_scoreb_ETC___d336;
  tUInt8 DEF_IF_scoreboard_sb_8_port_0_whas__23_THEN_scoreb_ETC___d326;
  tUInt8 DEF_IF_scoreboard_sb_7_port_0_whas__13_THEN_scoreb_ETC___d316;
  tUInt8 DEF_IF_scoreboard_sb_6_port_0_whas__03_THEN_scoreb_ETC___d306;
  tUInt8 DEF_IF_scoreboard_sb_5_port_0_whas__93_THEN_scoreb_ETC___d296;
  tUInt8 DEF_IF_scoreboard_sb_4_port_0_whas__83_THEN_scoreb_ETC___d286;
  tUInt8 DEF_IF_scoreboard_sb_3_port_0_whas__73_THEN_scoreb_ETC___d276;
  tUInt8 DEF_IF_scoreboard_sb_2_port_0_whas__63_THEN_scoreb_ETC___d266;
  tUInt8 DEF_IF_scoreboard_sb_1_port_0_whas__53_THEN_scoreb_ETC___d256;
  tUInt8 DEF_IF_scoreboard_sb_0_port_0_whas__43_THEN_scoreb_ETC___d246;
  tUInt8 DEF_e2w_first__513_BITS_59_TO_55_532_EQ_0___d1533;
  tUInt8 DEF_e2w_first__513_BITS_52_TO_51_515_EQ_0b0___d1516;
  tUInt8 DEF_d2e_first__118_BITS_186_TO_185_126_EQ_0b0___d1127;
  tUInt8 DEF_NOT_e2w_first__513_BIT_84_521___d1522;
  tUInt8 DEF_NOT_e2w_first__513_BIT_120_519___d1520;
  tUInt32 DEF_x__h72468;
  tUInt32 DEF_x__h72305;
  tUInt32 DEF_x__h72235;
 
 /* Local definitions */
 private:
  tUInt8 DEF_count_59_ULT_600___d560;
  tUInt32 DEF_TASK_fopen___d563;
  tUInt32 DEF_signed_1___d1939;
  tUInt32 DEF_signed_0___d580;
  tUInt32 DEF_currentVal__h76439;
  tUInt32 DEF_x_wget__h18331;
  tUInt32 DEF_currentVal__h76434;
  tUInt32 DEF_x_wget__h17834;
  tUInt32 DEF_currentVal__h76429;
  tUInt32 DEF_x_wget__h17337;
  tUInt32 DEF_currentVal__h76424;
  tUInt32 DEF_x_wget__h16840;
  tUInt32 DEF_currentVal__h76419;
  tUInt32 DEF_x_wget__h16343;
  tUInt32 DEF_currentVal__h76414;
  tUInt32 DEF_x_wget__h15846;
  tUInt32 DEF_currentVal__h76409;
  tUInt32 DEF_x_wget__h15349;
  tUInt32 DEF_currentVal__h76404;
  tUInt32 DEF_x_wget__h14852;
  tUInt32 DEF_currentVal__h76399;
  tUInt32 DEF_x_wget__h14355;
  tUInt32 DEF_currentVal__h76394;
  tUInt32 DEF_x_wget__h13858;
  tUInt32 DEF_currentVal__h76389;
  tUInt32 DEF_x_wget__h13361;
  tUInt32 DEF_currentVal__h76384;
  tUInt32 DEF_x_wget__h12864;
  tUInt32 DEF_currentVal__h76379;
  tUInt32 DEF_x_wget__h12367;
  tUInt32 DEF_currentVal__h76374;
  tUInt32 DEF_x_wget__h11870;
  tUInt32 DEF_currentVal__h76369;
  tUInt32 DEF_x_wget__h11373;
  tUInt32 DEF_currentVal__h76364;
  tUInt32 DEF_x_wget__h10876;
  tUInt32 DEF_currentVal__h76359;
  tUInt32 DEF_x_wget__h10379;
  tUInt32 DEF_currentVal__h76354;
  tUInt32 DEF_x_wget__h9882;
  tUInt32 DEF_currentVal__h76349;
  tUInt32 DEF_x_wget__h9385;
  tUInt32 DEF_currentVal__h76344;
  tUInt32 DEF_x_wget__h8888;
  tUInt32 DEF_currentVal__h76339;
  tUInt32 DEF_x_wget__h8391;
  tUInt32 DEF_currentVal__h76334;
  tUInt32 DEF_x_wget__h7894;
  tUInt32 DEF_currentVal__h76329;
  tUInt32 DEF_x_wget__h7397;
  tUInt32 DEF_currentVal__h76324;
  tUInt32 DEF_x_wget__h6900;
  tUInt32 DEF_currentVal__h76319;
  tUInt32 DEF_x_wget__h6403;
  tUInt32 DEF_currentVal__h76314;
  tUInt32 DEF_x_wget__h5906;
  tUInt32 DEF_currentVal__h76309;
  tUInt32 DEF_x_wget__h5409;
  tUInt32 DEF_currentVal__h76304;
  tUInt32 DEF_x_wget__h4912;
  tUInt32 DEF_currentVal__h76299;
  tUInt32 DEF_x_wget__h4415;
  tUInt32 DEF_currentVal__h76294;
  tUInt32 DEF_x_wget__h3918;
  tUInt32 DEF_currentVal__h76289;
  tUInt32 DEF_x_wget__h3421;
  tUInt32 DEF_currentVal__h76284;
  tUInt32 DEF_def__h74553;
  tUInt32 DEF_x_wget__h1441;
  tUInt32 DEF_x__h75926;
  tUInt32 DEF_lfh___d564;
  tUWide DEF_f2d_first__85_BITS_112_TO_48___d1113;
  tUInt32 DEF_def__h18636;
  tUInt32 DEF_def__h18139;
  tUInt32 DEF_def__h17642;
  tUInt32 DEF_def__h17145;
  tUInt32 DEF_def__h16648;
  tUInt32 DEF_def__h16151;
  tUInt32 DEF_def__h15654;
  tUInt32 DEF_def__h15157;
  tUInt32 DEF_def__h14660;
  tUInt32 DEF_def__h14163;
  tUInt32 DEF_def__h13666;
  tUInt32 DEF_def__h13169;
  tUInt32 DEF_def__h12672;
  tUInt32 DEF_def__h12175;
  tUInt32 DEF_def__h11678;
  tUInt32 DEF_def__h11181;
  tUInt32 DEF_def__h10684;
  tUInt32 DEF_def__h10187;
  tUInt32 DEF_def__h9690;
  tUInt32 DEF_def__h9193;
  tUInt32 DEF_def__h8696;
  tUInt32 DEF_def__h8199;
  tUInt32 DEF_def__h7702;
  tUInt32 DEF_def__h7205;
  tUInt32 DEF_def__h6708;
  tUInt32 DEF_def__h6211;
  tUInt32 DEF_def__h5714;
  tUInt32 DEF_def__h5217;
  tUInt32 DEF_def__h4720;
  tUInt32 DEF_def__h4223;
  tUInt32 DEF_def__h3726;
  tUInt32 DEF_def__h1754;
  tUWide DEF_IF_fromImem_rv_port1__read__90_BITS_6_TO_0_83__ETC___d1116;
  tUWide DEF_IF_fromImem_rv_port1__read__90_BITS_19_TO_15_5_ETC___d1115;
  tUWide DEF_NOT_d2e_first__118_BIT_188_125_235_AND_d2e_fir_ETC___d1344;
  tUWide DEF_d2e_first__118_BITS_221_TO_182_342_CONCAT_d2e__ETC___d1343;
  tUWide DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d583;
  tUWide DEF__16_CONCAT_program_counter_register_CONCAT_0___d581;
  tUWide DEF__1_CONCAT_IF_d2e_first__118_BIT_187_242_THEN_1__ETC___d1248;
  tUWide DEF__1_CONCAT_getMMIOResp_a___d1951;
  tUWide DEF__1_CONCAT_getDResp_a___d1947;
  tUWide DEF__1_CONCAT_getIResp_a___d1943;
  tUWide DEF__0_CONCAT_DONTCARE___d680;
 
 /* Rules */
 public:
  void RL_program_counter_canonicalize();
  void RL_rf_0_canonicalize();
  void RL_rf_1_canonicalize();
  void RL_rf_2_canonicalize();
  void RL_rf_3_canonicalize();
  void RL_rf_4_canonicalize();
  void RL_rf_5_canonicalize();
  void RL_rf_6_canonicalize();
  void RL_rf_7_canonicalize();
  void RL_rf_8_canonicalize();
  void RL_rf_9_canonicalize();
  void RL_rf_10_canonicalize();
  void RL_rf_11_canonicalize();
  void RL_rf_12_canonicalize();
  void RL_rf_13_canonicalize();
  void RL_rf_14_canonicalize();
  void RL_rf_15_canonicalize();
  void RL_rf_16_canonicalize();
  void RL_rf_17_canonicalize();
  void RL_rf_18_canonicalize();
  void RL_rf_19_canonicalize();
  void RL_rf_20_canonicalize();
  void RL_rf_21_canonicalize();
  void RL_rf_22_canonicalize();
  void RL_rf_23_canonicalize();
  void RL_rf_24_canonicalize();
  void RL_rf_25_canonicalize();
  void RL_rf_26_canonicalize();
  void RL_rf_27_canonicalize();
  void RL_rf_28_canonicalize();
  void RL_rf_29_canonicalize();
  void RL_rf_30_canonicalize();
  void RL_rf_31_canonicalize();
  void RL_mEpoch_canonicalize();
  void RL_scoreboard_sb_0_canonicalize();
  void RL_scoreboard_sb_1_canonicalize();
  void RL_scoreboard_sb_2_canonicalize();
  void RL_scoreboard_sb_3_canonicalize();
  void RL_scoreboard_sb_4_canonicalize();
  void RL_scoreboard_sb_5_canonicalize();
  void RL_scoreboard_sb_6_canonicalize();
  void RL_scoreboard_sb_7_canonicalize();
  void RL_scoreboard_sb_8_canonicalize();
  void RL_scoreboard_sb_9_canonicalize();
  void RL_scoreboard_sb_10_canonicalize();
  void RL_scoreboard_sb_11_canonicalize();
  void RL_scoreboard_sb_12_canonicalize();
  void RL_scoreboard_sb_13_canonicalize();
  void RL_scoreboard_sb_14_canonicalize();
  void RL_scoreboard_sb_15_canonicalize();
  void RL_scoreboard_sb_16_canonicalize();
  void RL_scoreboard_sb_17_canonicalize();
  void RL_scoreboard_sb_18_canonicalize();
  void RL_scoreboard_sb_19_canonicalize();
  void RL_scoreboard_sb_20_canonicalize();
  void RL_scoreboard_sb_21_canonicalize();
  void RL_scoreboard_sb_22_canonicalize();
  void RL_scoreboard_sb_23_canonicalize();
  void RL_scoreboard_sb_24_canonicalize();
  void RL_scoreboard_sb_25_canonicalize();
  void RL_scoreboard_sb_26_canonicalize();
  void RL_scoreboard_sb_27_canonicalize();
  void RL_scoreboard_sb_28_canonicalize();
  void RL_scoreboard_sb_29_canonicalize();
  void RL_scoreboard_sb_30_canonicalize();
  void RL_scoreboard_sb_31_canonicalize();
  void RL_doTic();
  void RL_do_tic_logging();
  void RL_fetch();
  void RL_decode();
  void RL_execute();
  void RL_writeback();
  void RL_administrative_konata_commit();
  void RL_administrative_konata_flush();
  void RL_administrative_konata_flush2();
 
 /* Methods */
 public:
  tUWide METH_getIReq();
  tUInt8 METH_RDY_getIReq();
  void METH_getIResp(tUWide ARG_getIResp_a);
  tUInt8 METH_RDY_getIResp();
  tUWide METH_getDReq();
  tUInt8 METH_RDY_getDReq();
  void METH_getDResp(tUWide ARG_getDResp_a);
  tUInt8 METH_RDY_getDResp();
  tUWide METH_getMMIOReq();
  tUInt8 METH_RDY_getMMIOReq();
  void METH_getMMIOResp(tUWide ARG_getMMIOResp_a);
  tUInt8 METH_RDY_getMMIOResp();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkpipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkpipelined &backing);
};

#endif /* ifndef __mkpipelined_h__ */
