// Seed: 2381222748
module module_0 (
    output logic id_0,
    output tri   id_1
);
  always_ff @(posedge -1) begin : LABEL_0
    id_0 = 1'h0;
  end
  tri0 id_3 = id_3;
  assign id_0 = 1'b0;
  supply0 id_4 = -1'b0 + -1;
  assign id_3 = 1;
endmodule
module module_0 #(
    parameter id_28 = 32'd98
) (
    input supply0 sample,
    input supply0 id_1,
    input wor id_2,
    input tri1 id_3,
    input wire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input uwire id_7,
    input wire id_8
    , id_27,
    output wand id_9,
    input supply1 id_10,
    output logic id_11,
    output wand id_12,
    input supply1 id_13,
    input supply0 id_14
    , _id_28,
    output wand id_15,
    input wand id_16,
    output wor id_17,
    input tri0 id_18,
    output uwire id_19,
    output wor id_20,
    output uwire id_21,
    output wor module_1,
    output supply1 id_23,
    input wor id_24,
    output wor id_25
);
  wire id_29 = !id_2;
  wire id_30 = id_6;
  logic [7:0] id_31;
  ;
  if (-1 == 1) always @(*) id_11 = 1'b0;
  logic [(  1  ) : id_28] id_32;
  wire id_33 = 1;
  wire id_34, id_35;
  module_0 modCall_1 (
      id_11,
      id_25
  );
  assign modCall_1.id_1 = 0;
  assign id_31[(1)] = id_7 ? id_29 : 1;
  wire id_36;
endmodule
