@W: MT530 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Found inferred clock main_clock|clock_out_inferred_clock which controls 223 sequential elements including data_source_0.counter[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Found inferred clock modulator|output_signal_inferred_clock which controls 2128 sequential elements including data_source_0.counter[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\main_clock.v":26:0:26:5|Found inferred clock pll_core|GLA_inferred_clock which controls 9 sequential elements including main_clock_0.counter[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
