<stg><name>matrix_mult_large</name>


<trans_list>

<trans id="270" from="1" to="2">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="2" to="3">
<condition id="156">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="3" to="4">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="4" to="5">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="5" to="6">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="6" to="7">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="7" to="8">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="8" to="9">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="9" to="12">
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="9" to="10">
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="10" to="11">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="11" to="9">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="12" to="13">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="13" to="2">
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="13" to="14">
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="14" to="13">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %memory_0) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %memory_1_0) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %memory_2_0) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %memory_1_1) nounwind, !map !14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %memory_2_1) nounwind, !map !18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %memory_1_2) nounwind, !map !22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %memory_2_2) nounwind, !map !26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %memory_1_3) nounwind, !map !30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %memory_2_3) nounwind, !map !34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %memory_1_4) nounwind, !map !38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %memory_2_4) nounwind, !map !42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32* %memory_1_5) nounwind, !map !46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i32* %memory_2_5) nounwind, !map !50

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i32* %memory_1_6) nounwind, !map !54

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i32* %memory_2_6) nounwind, !map !58

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i32* %memory_1_7) nounwind, !map !62

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i32* %memory_2_7) nounwind, !map !66

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a_offset_address) nounwind, !map !70

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i32 %b_offset_address) nounwind, !map !76

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i32 %c_offset_address) nounwind, !map !80

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @matrix_mult_large_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %c_offset_address_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %c_offset_address) nounwind

]]></node>
<StgValue><ssdm name="c_offset_address_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %b_offset_address_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b_offset_address) nounwind

]]></node>
<StgValue><ssdm name="b_offset_address_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %a_offset_address_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a_offset_address) nounwind

]]></node>
<StgValue><ssdm name="a_offset_address_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="64">
<![CDATA[
:24  %B_0 = alloca [8192 x i32], align 4

]]></node>
<StgValue><ssdm name="B_0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="64">
<![CDATA[
:25  %B_1 = alloca [8192 x i32], align 4

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="64">
<![CDATA[
:26  %B_2 = alloca [8192 x i32], align 4

]]></node>
<StgValue><ssdm name="B_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="64">
<![CDATA[
:27  %B_3 = alloca [8192 x i32], align 4

]]></node>
<StgValue><ssdm name="B_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="64">
<![CDATA[
:28  %B_4 = alloca [8192 x i32], align 4

]]></node>
<StgValue><ssdm name="B_4"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="64">
<![CDATA[
:29  %B_5 = alloca [8192 x i32], align 4

]]></node>
<StgValue><ssdm name="B_5"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="64">
<![CDATA[
:30  %B_6 = alloca [8192 x i32], align 4

]]></node>
<StgValue><ssdm name="B_6"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="64">
<![CDATA[
:31  %B_7 = alloca [8192 x i32], align 4

]]></node>
<StgValue><ssdm name="B_7"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecInterface(i32 %a_offset_address, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecInterface(i32 %b_offset_address, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecInterface(i32 %c_offset_address, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecInterface(i32* %memory_0, [6 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecInterface(i32* %memory_1_0, [6 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecInterface(i32* %memory_2_0, [6 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecInterface(i32* %memory_1_1, [6 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecInterface(i32* %memory_2_1, [6 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecInterface(i32* %memory_1_2, [6 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecInterface(i32* %memory_2_2, [6 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecInterface(i32* %memory_1_3, [6 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecInterface(i32* %memory_2_3, [6 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecInterface(i32* %memory_1_4, [6 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecInterface(i32* %memory_2_4, [6 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecInterface(i32* %memory_1_5, [6 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecInterface(i32* %memory_2_5, [6 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecInterface(i32* %memory_1_6, [6 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:50  call void (...)* @_ssdm_op_SpecInterface(i32* %memory_2_6, [6 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:51  call void (...)* @_ssdm_op_SpecInterface(i32* %memory_1_7, [6 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:52  call void (...)* @_ssdm_op_SpecInterface(i32* %memory_2_7, [6 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="32">
<![CDATA[
:53  %tmp_9 = zext i32 %b_offset_address_read to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:54  %memory_0_addr = getelementptr inbounds i32* %memory_0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="memory_0_addr"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0">
<![CDATA[
:55  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %p1 = phi i3 [ 0, %0 ], [ %p, %.preheader ]

]]></node>
<StgValue><ssdm name="p1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %exitcond4 = icmp eq i3 %p1, -4

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:2  %p = add i3 %p1, 1

]]></node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:3  br i1 %exitcond4, label %24, label %.preheader6.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="2" op_0_bw="3">
<![CDATA[
.preheader6.preheader:1  %tmp_14 = trunc i3 %p1 to i2

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:19  %memory_0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %memory_0_addr, i32 262144) nounwind

]]></node>
<StgValue><ssdm name="memory_0_addr_1_rd_req"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="78" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:19  %memory_0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %memory_0_addr, i32 262144) nounwind

]]></node>
<StgValue><ssdm name="memory_0_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="79" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:19  %memory_0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %memory_0_addr, i32 262144) nounwind

]]></node>
<StgValue><ssdm name="memory_0_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:19  %memory_0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %memory_0_addr, i32 262144) nounwind

]]></node>
<StgValue><ssdm name="memory_0_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="81" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:19  %memory_0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %memory_0_addr, i32 262144) nounwind

]]></node>
<StgValue><ssdm name="memory_0_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:19  %memory_0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %memory_0_addr, i32 262144) nounwind

]]></node>
<StgValue><ssdm name="memory_0_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
.preheader6.preheader:2  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %tmp_14, i7 0)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="10" op_0_bw="9">
<![CDATA[
.preheader6.preheader:3  %tmp_cast2 = zext i9 %tmp_s to i10

]]></node>
<StgValue><ssdm name="tmp_cast2"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6.preheader:4  %tmp_1 = or i9 %tmp_s, 16

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="10" op_0_bw="9">
<![CDATA[
.preheader6.preheader:5  %tmp_15_cast1 = zext i9 %tmp_1 to i10

]]></node>
<StgValue><ssdm name="tmp_15_cast1"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6.preheader:6  %tmp_2 = or i9 %tmp_s, 32

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="10" op_0_bw="9">
<![CDATA[
.preheader6.preheader:7  %tmp_16_cast1 = zext i9 %tmp_2 to i10

]]></node>
<StgValue><ssdm name="tmp_16_cast1"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6.preheader:8  %tmp_3 = or i9 %tmp_s, 48

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="10" op_0_bw="9">
<![CDATA[
.preheader6.preheader:9  %tmp_17_cast9 = zext i9 %tmp_3 to i10

]]></node>
<StgValue><ssdm name="tmp_17_cast9"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6.preheader:10  %tmp_4 = or i9 %tmp_s, 64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="10" op_0_bw="9">
<![CDATA[
.preheader6.preheader:11  %tmp_18_cast8 = zext i9 %tmp_4 to i10

]]></node>
<StgValue><ssdm name="tmp_18_cast8"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6.preheader:12  %tmp_5 = or i9 %tmp_s, 80

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="10" op_0_bw="9">
<![CDATA[
.preheader6.preheader:13  %tmp_19_cast7 = zext i9 %tmp_5 to i10

]]></node>
<StgValue><ssdm name="tmp_19_cast7"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6.preheader:14  %tmp_6 = or i9 %tmp_s, 96

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="10" op_0_bw="9">
<![CDATA[
.preheader6.preheader:15  %tmp_20_cast6 = zext i9 %tmp_6 to i10

]]></node>
<StgValue><ssdm name="tmp_20_cast6"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6.preheader:16  %tmp_7 = or i9 %tmp_s, 112

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="10" op_0_bw="9">
<![CDATA[
.preheader6.preheader:17  %tmp_21_cast5 = zext i9 %tmp_7 to i10

]]></node>
<StgValue><ssdm name="tmp_21_cast5"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6.preheader:18  %tmp_8 = add i10 128, %tmp_cast2

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:19  %memory_0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %memory_0_addr, i32 262144) nounwind

]]></node>
<StgValue><ssdm name="memory_0_addr_1_rd_req"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:20  br label %.preheader5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
.preheader5:0  %indvar_flatten = phi i19 [ 0, %.preheader6.preheader ], [ %indvar_flatten_next, %22 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader5:1  %i = phi i10 [ 0, %.preheader6.preheader ], [ %tmp_24_cast_cast_mid2_v_v_v, %22 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader5:2  %j = phi i10 [ 0, %.preheader6.preheader ], [ %j_1, %22 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader5:3  %exitcond_flatten = icmp eq i19 %indvar_flatten, -262144

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader5:4  %indvar_flatten_next = add i19 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5  br i1 %exitcond_flatten, label %.preheader.preheader, label %.preheader6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6:0  %i_2 = add i10 %i, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6:2  %exitcond1 = icmp eq i10 %j, -512

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader6:3  %j_mid2 = select i1 %exitcond1, i10 0, i10 %j

]]></node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader6:4  %tmp_24_cast_cast_mid2_v_v_v = select i1 %exitcond1, i10 %i_2, i10 %i

]]></node>
<StgValue><ssdm name="tmp_24_cast_cast_mid2_v_v_v"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:7  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6:10  %ult1 = icmp ult i10 %j_mid2, %tmp_cast2

]]></node>
<StgValue><ssdm name="ult1"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:11  %rev = xor i1 %ult1, true

]]></node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6:12  %tmp_16 = icmp ult i10 %j_mid2, %tmp_15_cast1

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:13  %or_cond = and i1 %rev, %tmp_16

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:14  br i1 %or_cond, label %1, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %ult = icmp ult i10 %j_mid2, %tmp_15_cast1

]]></node>
<StgValue><ssdm name="ult"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %rev1 = xor i1 %ult, true

]]></node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %tmp_19 = icmp ult i10 %j_mid2, %tmp_16_cast1

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond7 = and i1 %rev1, %tmp_19

]]></node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_cond7, label %3, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %ult2 = icmp ult i10 %j_mid2, %tmp_16_cast1

]]></node>
<StgValue><ssdm name="ult2"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %rev2 = xor i1 %ult2, true

]]></node>
<StgValue><ssdm name="rev2"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %tmp_30 = icmp ult i10 %j_mid2, %tmp_17_cast9

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond8 = and i1 %rev2, %tmp_30

]]></node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_cond8, label %5, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %ult3 = icmp ult i10 %j_mid2, %tmp_17_cast9

]]></node>
<StgValue><ssdm name="ult3"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %rev3 = xor i1 %ult3, true

]]></node>
<StgValue><ssdm name="rev3"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %tmp_33 = icmp ult i10 %j_mid2, %tmp_18_cast8

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond9 = and i1 %rev3, %tmp_33

]]></node>
<StgValue><ssdm name="or_cond9"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_cond9, label %7, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %ult4 = icmp ult i10 %j_mid2, %tmp_18_cast8

]]></node>
<StgValue><ssdm name="ult4"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %rev4 = xor i1 %ult4, true

]]></node>
<StgValue><ssdm name="rev4"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %tmp_36 = icmp ult i10 %j_mid2, %tmp_19_cast7

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond1 = and i1 %rev4, %tmp_36

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_cond1, label %9, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %ult5 = icmp ult i10 %j_mid2, %tmp_19_cast7

]]></node>
<StgValue><ssdm name="ult5"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %rev5 = xor i1 %ult5, true

]]></node>
<StgValue><ssdm name="rev5"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %tmp_39 = icmp ult i10 %j_mid2, %tmp_20_cast6

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond2 = and i1 %rev5, %tmp_39

]]></node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_cond2, label %11, label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %ult6 = icmp ult i10 %j_mid2, %tmp_20_cast6

]]></node>
<StgValue><ssdm name="ult6"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %rev6 = xor i1 %ult6, true

]]></node>
<StgValue><ssdm name="rev6"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %tmp_42 = icmp ult i10 %j_mid2, %tmp_21_cast5

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond3 = and i1 %rev6, %tmp_42

]]></node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_cond3, label %13, label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %ult7 = icmp ult i10 %j_mid2, %tmp_21_cast5

]]></node>
<StgValue><ssdm name="ult7"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %rev7 = xor i1 %ult7, true

]]></node>
<StgValue><ssdm name="rev7"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %tmp_45 = icmp ult i10 %j_mid2, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond4 = and i1 %rev7, %tmp_45

]]></node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_cond4, label %15, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_15) nounwind

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %j_1 = add i10 %j_mid2, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="164" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:9  %tmp = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %memory_0_addr) nounwind

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:1  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144) nounwind

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader6:5  %tmp_10 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_24_cast_cast_mid2_v_v_v, i4 0)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="15" op_0_bw="14">
<![CDATA[
.preheader6:6  %tmp_16_cast = zext i14 %tmp_10 to i15

]]></node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader6:8  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %tmp_46 = sub i10 %j_mid2, %tmp_21_cast5

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="15" op_0_bw="10">
<![CDATA[
:1  %tmp_65_cast = sext i10 %tmp_46 to i15

]]></node>
<StgValue><ssdm name="tmp_65_cast"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_47 = add i15 %tmp_16_cast, %tmp_65_cast

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_66_cast = sext i15 %tmp_47 to i64

]]></node>
<StgValue><ssdm name="tmp_66_cast"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %B_7_addr = getelementptr [8192 x i32]* %B_7, i64 0, i64 %tmp_66_cast

]]></node>
<StgValue><ssdm name="B_7_addr"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:5  store i32 %tmp, i32* %B_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %tmp_43 = sub i10 %j_mid2, %tmp_20_cast6

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="15" op_0_bw="10">
<![CDATA[
:1  %tmp_60_cast = sext i10 %tmp_43 to i15

]]></node>
<StgValue><ssdm name="tmp_60_cast"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_44 = add i15 %tmp_16_cast, %tmp_60_cast

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_61_cast = sext i15 %tmp_44 to i64

]]></node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %B_6_addr = getelementptr [8192 x i32]* %B_6, i64 0, i64 %tmp_61_cast

]]></node>
<StgValue><ssdm name="B_6_addr"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:5  store i32 %tmp, i32* %B_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %tmp_40 = sub i10 %j_mid2, %tmp_19_cast7

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="15" op_0_bw="10">
<![CDATA[
:1  %tmp_55_cast = sext i10 %tmp_40 to i15

]]></node>
<StgValue><ssdm name="tmp_55_cast"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_41 = add i15 %tmp_16_cast, %tmp_55_cast

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_56_cast = sext i15 %tmp_41 to i64

]]></node>
<StgValue><ssdm name="tmp_56_cast"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %B_5_addr = getelementptr [8192 x i32]* %B_5, i64 0, i64 %tmp_56_cast

]]></node>
<StgValue><ssdm name="B_5_addr"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:5  store i32 %tmp, i32* %B_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %tmp_37 = sub i10 %j_mid2, %tmp_18_cast8

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="15" op_0_bw="10">
<![CDATA[
:1  %tmp_50_cast = sext i10 %tmp_37 to i15

]]></node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_38 = add i15 %tmp_16_cast, %tmp_50_cast

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_51_cast = sext i15 %tmp_38 to i64

]]></node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %B_4_addr = getelementptr [8192 x i32]* %B_4, i64 0, i64 %tmp_51_cast

]]></node>
<StgValue><ssdm name="B_4_addr"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:5  store i32 %tmp, i32* %B_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %tmp_34 = sub i10 %j_mid2, %tmp_17_cast9

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="15" op_0_bw="10">
<![CDATA[
:1  %tmp_45_cast = sext i10 %tmp_34 to i15

]]></node>
<StgValue><ssdm name="tmp_45_cast"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_35 = add i15 %tmp_16_cast, %tmp_45_cast

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_46_cast = sext i15 %tmp_35 to i64

]]></node>
<StgValue><ssdm name="tmp_46_cast"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %B_3_addr = getelementptr [8192 x i32]* %B_3, i64 0, i64 %tmp_46_cast

]]></node>
<StgValue><ssdm name="B_3_addr"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:5  store i32 %tmp, i32* %B_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="0"/>
<literal name="or_cond9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %tmp_31 = sub i10 %j_mid2, %tmp_16_cast1

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="15" op_0_bw="10">
<![CDATA[
:1  %tmp_40_cast = sext i10 %tmp_31 to i15

]]></node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_32 = add i15 %tmp_16_cast, %tmp_40_cast

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_41_cast = sext i15 %tmp_32 to i64

]]></node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %B_2_addr = getelementptr [8192 x i32]* %B_2, i64 0, i64 %tmp_41_cast

]]></node>
<StgValue><ssdm name="B_2_addr"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:5  store i32 %tmp, i32* %B_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="0"/>
<literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %tmp_28 = sub i10 %j_mid2, %tmp_15_cast1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="15" op_0_bw="10">
<![CDATA[
:1  %tmp_35_cast = sext i10 %tmp_28 to i15

]]></node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_29 = add i15 %tmp_16_cast, %tmp_35_cast

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_36_cast = sext i15 %tmp_29 to i64

]]></node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %B_1_addr = getelementptr [8192 x i32]* %B_1, i64 0, i64 %tmp_36_cast

]]></node>
<StgValue><ssdm name="B_1_addr"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:5  store i32 %tmp, i32* %B_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %tmp_17 = sub i10 %j_mid2, %tmp_cast2

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="15" op_0_bw="10">
<![CDATA[
:1  %tmp_21_cast = sext i10 %tmp_17 to i15

]]></node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_18 = add i15 %tmp_16_cast, %tmp_21_cast

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_22_cast = sext i15 %tmp_18 to i64

]]></node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %B_0_addr = getelementptr [8192 x i32]* %B_0, i64 0, i64 %tmp_22_cast

]]></node>
<StgValue><ssdm name="B_0_addr"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:5  store i32 %tmp, i32* %B_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="9">
<![CDATA[
.preheader.preheader:0  %tmp417_cast = zext i9 %tmp_1 to i32

]]></node>
<StgValue><ssdm name="tmp417_cast"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="9">
<![CDATA[
.preheader.preheader:1  %tmp618_cast = zext i9 %tmp_2 to i32

]]></node>
<StgValue><ssdm name="tmp618_cast"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="9">
<![CDATA[
.preheader.preheader:2  %tmp819_cast = zext i9 %tmp_3 to i32

]]></node>
<StgValue><ssdm name="tmp819_cast"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="9">
<![CDATA[
.preheader.preheader:3  %tmp1020_cast = zext i9 %tmp_4 to i32

]]></node>
<StgValue><ssdm name="tmp1020_cast"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="9">
<![CDATA[
.preheader.preheader:4  %tmp1221_cast = zext i9 %tmp_5 to i32

]]></node>
<StgValue><ssdm name="tmp1221_cast"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="9">
<![CDATA[
.preheader.preheader:5  %tmp1422_cast = zext i9 %tmp_6 to i32

]]></node>
<StgValue><ssdm name="tmp1422_cast"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="9">
<![CDATA[
.preheader.preheader:6  %tmp1623_cast = zext i9 %tmp_7 to i32

]]></node>
<StgValue><ssdm name="tmp1623_cast"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:7  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:0  %i2 = phi i10 [ %i_1, %23 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:1  %exitcond = icmp eq i10 %i2, -512

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %i_1 = add i10 %i2, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.loopexit, label %23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="9" op_0_bw="10">
<![CDATA[
:0  %tmp_20 = trunc i10 %i2 to i9

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="18" op_0_bw="18" op_1_bw="9" op_2_bw="9">
<![CDATA[
:1  %tmp_11 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %tmp_20, i9 0)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="18">
<![CDATA[
:2  %tmp_26_cast = zext i18 %tmp_11 to i32

]]></node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_12 = add i32 %a_offset_address_read, %tmp_26_cast

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="18" op_0_bw="18" op_1_bw="9" op_2_bw="2" op_3_bw="7">
<![CDATA[
:4  %tmp2 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i2.i7(i9 %tmp_20, i2 %tmp_14, i7 0)

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="18">
<![CDATA[
:5  %tmp2_cast = zext i18 %tmp2 to i32

]]></node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_13 = add i32 %c_offset_address_read, %tmp2_cast

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:7  call fastcc void @matrix_mult_large_mxv(i32* %memory_1_0, i32* %memory_2_0, i32 %tmp_12, [8192 x i32]* %B_0, i32 %tmp_13) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp3 = add i32 %c_offset_address_read, %tmp_26_cast

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_21 = add i32 %tmp417_cast, %tmp3

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:10  call fastcc void @matrix_mult_large_mxv(i32* %memory_1_1, i32* %memory_2_1, i32 %tmp_12, [8192 x i32]* %B_1, i32 %tmp_21) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_22 = add i32 %tmp618_cast, %tmp3

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:12  call fastcc void @matrix_mult_large_mxv(i32* %memory_1_2, i32* %memory_2_2, i32 %tmp_12, [8192 x i32]* %B_2, i32 %tmp_22) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_23 = add i32 %tmp819_cast, %tmp3

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:14  call fastcc void @matrix_mult_large_mxv(i32* %memory_1_3, i32* %memory_2_3, i32 %tmp_12, [8192 x i32]* %B_3, i32 %tmp_23) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_24 = add i32 %tmp1020_cast, %tmp3

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:16  call fastcc void @matrix_mult_large_mxv(i32* %memory_1_4, i32* %memory_2_4, i32 %tmp_12, [8192 x i32]* %B_4, i32 %tmp_24) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_25 = add i32 %tmp1221_cast, %tmp3

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:18  call fastcc void @matrix_mult_large_mxv(i32* %memory_1_5, i32* %memory_2_5, i32 %tmp_12, [8192 x i32]* %B_5, i32 %tmp_25) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_26 = add i32 %tmp1422_cast, %tmp3

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:20  call fastcc void @matrix_mult_large_mxv(i32* %memory_1_6, i32* %memory_2_6, i32 %tmp_12, [8192 x i32]* %B_6, i32 %tmp_26) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_27 = add i32 %tmp1623_cast, %tmp3

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:22  call fastcc void @matrix_mult_large_mxv(i32* %memory_1_7, i32* %memory_2_7, i32 %tmp_12, [8192 x i32]* %B_7, i32 %tmp_27) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="261" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:7  call fastcc void @matrix_mult_large_mxv(i32* %memory_1_0, i32* %memory_2_0, i32 %tmp_12, [8192 x i32]* %B_0, i32 %tmp_13) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:10  call fastcc void @matrix_mult_large_mxv(i32* %memory_1_1, i32* %memory_2_1, i32 %tmp_12, [8192 x i32]* %B_1, i32 %tmp_21) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:12  call fastcc void @matrix_mult_large_mxv(i32* %memory_1_2, i32* %memory_2_2, i32 %tmp_12, [8192 x i32]* %B_2, i32 %tmp_22) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:14  call fastcc void @matrix_mult_large_mxv(i32* %memory_1_3, i32* %memory_2_3, i32 %tmp_12, [8192 x i32]* %B_3, i32 %tmp_23) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:16  call fastcc void @matrix_mult_large_mxv(i32* %memory_1_4, i32* %memory_2_4, i32 %tmp_12, [8192 x i32]* %B_4, i32 %tmp_24) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:18  call fastcc void @matrix_mult_large_mxv(i32* %memory_1_5, i32* %memory_2_5, i32 %tmp_12, [8192 x i32]* %B_5, i32 %tmp_25) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:20  call fastcc void @matrix_mult_large_mxv(i32* %memory_1_6, i32* %memory_2_6, i32 %tmp_12, [8192 x i32]* %B_6, i32 %tmp_26) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:22  call fastcc void @matrix_mult_large_mxv(i32* %memory_1_7, i32* %memory_2_7, i32 %tmp_12, [8192 x i32]* %B_7, i32 %tmp_27) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
