[2025-09-18 07:22:23] START suite=qualcomm_srv trace=srv280_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv280_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2621484 heartbeat IPC: 3.815 cumulative IPC: 3.815 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5066979 heartbeat IPC: 4.089 cumulative IPC: 3.947 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5066979 cumulative IPC: 3.947 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5066979 cumulative IPC: 3.947 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13604135 heartbeat IPC: 1.171 cumulative IPC: 1.171 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 22192904 heartbeat IPC: 1.164 cumulative IPC: 1.168 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 30812127 heartbeat IPC: 1.16 cumulative IPC: 1.165 (Simulation time: 00 hr 04 min 39 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 39351697 heartbeat IPC: 1.171 cumulative IPC: 1.167 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 47884260 heartbeat IPC: 1.172 cumulative IPC: 1.168 (Simulation time: 00 hr 06 min 51 sec)
Heartbeat CPU 0 instructions: 80000021 cycles: 56256728 heartbeat IPC: 1.194 cumulative IPC: 1.172 (Simulation time: 00 hr 07 min 56 sec)
Heartbeat CPU 0 instructions: 90000024 cycles: 64825254 heartbeat IPC: 1.167 cumulative IPC: 1.171 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 100000028 cycles: 73317112 heartbeat IPC: 1.178 cumulative IPC: 1.172 (Simulation time: 00 hr 10 min 09 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv280_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000028 cycles: 81908742 heartbeat IPC: 1.164 cumulative IPC: 1.171 (Simulation time: 00 hr 11 min 11 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 85631169 cumulative IPC: 1.168 (Simulation time: 00 hr 12 min 19 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 85631169 cumulative IPC: 1.168 (Simulation time: 00 hr 12 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv280_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.168 instructions: 100000002 cycles: 85631169
CPU 0 Branch Prediction Accuracy: 91.61% MPKI: 14.8 Average ROB Occupancy at Mispredict: 27.32
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2768
BRANCH_INDIRECT: 0.4221
BRANCH_CONDITIONAL: 12.46
BRANCH_DIRECT_CALL: 0.6916
BRANCH_INDIRECT_CALL: 0.5054
BRANCH_RETURN: 0.4381


====Backend Stall Breakdown====
ROB_STALL: 136664
LQ_STALL: 0
SQ_STALL: 583670


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 147.76297
REPLAY_LOAD: 67.339745
NON_REPLAY_LOAD: 13.417256

== Total ==
ADDR_TRANS: 19948
REPLAY_LOAD: 10505
NON_REPLAY_LOAD: 106211

== Counts ==
ADDR_TRANS: 135
REPLAY_LOAD: 156
NON_REPLAY_LOAD: 7916

cpu0->cpu0_STLB TOTAL        ACCESS:    1740894 HIT:    1735357 MISS:       5537 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1740894 HIT:    1735357 MISS:       5537 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 220.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7869369 HIT:    6690363 MISS:    1179006 MSHR_MERGE:      76205
cpu0->cpu0_L2C LOAD         ACCESS:    6106125 HIT:    5226252 MISS:     879873 MSHR_MERGE:      11420
cpu0->cpu0_L2C RFO          ACCESS:     535577 HIT:     373814 MISS:     161763 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     312695 HIT:     197827 MISS:     114868 MSHR_MERGE:      64785
cpu0->cpu0_L2C WRITE        ACCESS:     904907 HIT:     891380 MISS:      13527 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10065 HIT:       1090 MISS:       8975 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     339637 ISSUED:     193979 USEFUL:      13017 USELESS:       9421
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14390250 HIT:    8106386 MISS:    6283864 MSHR_MERGE:    1509269
cpu0->cpu0_L1I LOAD         ACCESS:   14390250 HIT:    8106386 MISS:    6283864 MSHR_MERGE:    1509269
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.31 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30529494 HIT:   27047995 MISS:    3481499 MSHR_MERGE:    1458267
cpu0->cpu0_L1D LOAD         ACCESS:   16927618 HIT:   15252126 MISS:    1675492 MSHR_MERGE:     343944
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     583395 HIT:     349765 MISS:     233630 MSHR_MERGE:      87610
cpu0->cpu0_L1D WRITE        ACCESS:   13007004 HIT:   11444706 MISS:    1562298 MSHR_MERGE:    1026699
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11477 HIT:       1398 MISS:      10079 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:     836398 ISSUED:     583395 USEFUL:      38117 USELESS:      43370
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12054161 HIT:   10349287 MISS:    1704874 MSHR_MERGE:     860617
cpu0->cpu0_ITLB LOAD         ACCESS:   12054161 HIT:   10349287 MISS:    1704874 MSHR_MERGE:     860617
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.149 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28332324 HIT:   27144532 MISS:    1187792 MSHR_MERGE:     291155
cpu0->cpu0_DTLB LOAD         ACCESS:   28332324 HIT:   27144532 MISS:    1187792 MSHR_MERGE:     291155
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.231 cycles
cpu0->LLC TOTAL        ACCESS:    1318052 HIT:    1234070 MISS:      83982 MSHR_MERGE:       2055
cpu0->LLC LOAD         ACCESS:     868453 HIT:     842665 MISS:      25788 MSHR_MERGE:        272
cpu0->LLC RFO          ACCESS:     161760 HIT:     122493 MISS:      39267 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      50083 HIT:      36285 MISS:      13798 MSHR_MERGE:       1783
cpu0->LLC WRITE        ACCESS:     228781 HIT:     228485 MISS:        296 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8975 HIT:       4142 MISS:       4833 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4653
  ROW_BUFFER_MISS:      76977
  AVG DBUS CONGESTED CYCLE: 3.655
Channel 0 WQ ROW_BUFFER_HIT:       1848
  ROW_BUFFER_MISS:      36584
  FULL:          0
Channel 0 REFRESHES ISSUED:       7136

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       529040       397872        75757         5137
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          372          379          212
  STLB miss resolved @ L2C                0          410          443          494          142
  STLB miss resolved @ LLC                0          175          379         2048          909
  STLB miss resolved @ MEM                0            1          385         2254         2603

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             157345        49058      1101152       141526          668
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          266          137           56
  STLB miss resolved @ L2C                0           38           64           34            3
  STLB miss resolved @ LLC                0          260          398          481           84
  STLB miss resolved @ MEM                0            0           72          297          169
[2025-09-18 07:34:43] END   suite=qualcomm_srv trace=srv280_ap (rc=0)
