# Design and Verification of Asynchronous FIFO
This repository contains the design of an Asynchronous FIFO for cross-clock domain data transfer. Addressed key challenges
including gray code counters, and full/empty flag generation. Also, conducted basic verification to ensure
proper functionality across various operating conditions.
