INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/42077/Documents/Zuzana_Czmelova/Digital-electronics-1/Labs/07-ffs/flip_flops_/flip_flops_.srcs/sources_1/new/t_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 't_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/42077/Documents/Zuzana_Czmelova/Digital-electronics-1/Labs/07-ffs/flip_flops_/flip_flops_.srcs/sim_1/new/tb_t_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_t_ff_rst'
