INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivadoprojects/StateMachine.Ex.01/StateMachine.Ex.01.srcs/sources_1/new/StateMachineCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivadoprojects/StateMachine.Ex.01/StateMachine.Ex.01.srcs/sim_1/new/simcounter0_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcounter0_11
