# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \
"../../../../project.ip_user_files/bd/design_1/ip/design_1_util_ds_buf_1_0/util_ds_buf.vhd" \
"../../../../project.ip_user_files/bd/design_1/ip/design_1_util_ds_buf_1_0/sim/design_1_util_ds_buf_1_0.vhd" \
"../../../../project.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" \
"../../../../project.ip_user_files/bd/design_1/ip/design_1_util_ds_buf_0_0/sim/design_1_util_ds_buf_0_0.vhd" \

# Do not sort compile order
nosort
