# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/4fba" \
"../../../../TP_Video chain.ip_user_files/bd/VGA_source/ip/VGA_source_clk_wiz_0_0/VGA_source_clk_wiz_0_0_clk_wiz.v" \
"../../../../TP_Video chain.ip_user_files/bd/VGA_source/ip/VGA_source_clk_wiz_0_0/VGA_source_clk_wiz_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
