
---------- Begin Simulation Statistics ----------
final_tick                               1277121183000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65488                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702168                       # Number of bytes of host memory used
host_op_rate                                    65679                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21936.90                       # Real time elapsed on the host
host_tick_rate                               58217952                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436599831                       # Number of instructions simulated
sim_ops                                    1440803591                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.277121                       # Number of seconds simulated
sim_ticks                                1277121183000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.352888                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              177651096                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           203371750                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13461818                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        273315954                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21660742                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23157398                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1496656                       # Number of indirect misses.
system.cpu0.branchPred.lookups              346156743                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188229                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100285                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8788250                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329545841                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35466371                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309765                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       66431871                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316550601                       # Number of instructions committed
system.cpu0.commit.committedOps            1318654179                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2373225208                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.555638                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.304055                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1717589649     72.37%     72.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    405838131     17.10%     89.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84801696      3.57%     93.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     87885704      3.70%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24719468      1.04%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8819370      0.37%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3883879      0.16%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4220940      0.18%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35466371      1.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2373225208                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143428                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273922350                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171236                       # Number of loads committed
system.cpu0.commit.membars                    4203734                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203740      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742063096     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271513     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184163     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318654179                       # Class of committed instruction
system.cpu0.commit.refs                     558455700                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316550601                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318654179                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.934282                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.934282                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            453384991                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4726129                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176714396                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1406968463                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               944468409                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                974383751                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8800111                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8193037                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6122280                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  346156743                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                249031439                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1437168784                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5003777                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          215                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1424624362                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           66                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26947378                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135930                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         936516758                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         199311838                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.559426                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2387159542                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.597668                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.874414                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1367560739     57.29%     57.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               755821197     31.66%     88.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               156848310      6.57%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                90160410      3.78%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7741218      0.32%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4712564      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  108676      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101706      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104722      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2387159542                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      159420898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8918293                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               336371298                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.538154                       # Inst execution rate
system.cpu0.iew.exec_refs                   586745167                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155865514                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              367426598                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            431234090                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106201                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3226196                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           158061064                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1385011558                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            430879653                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9062514                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1370452333                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1509029                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8196806                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8800111                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12307181                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       186824                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20245440                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        39506                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12341                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4798113                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26062854                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4776600                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12341                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       745930                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8172363                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                580099539                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1359073959                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.897159                       # average fanout of values written-back
system.cpu0.iew.wb_producers                520441275                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.533686                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1359173692                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1681417304                       # number of integer regfile reads
system.cpu0.int_regfile_writes              876590697                       # number of integer regfile writes
system.cpu0.ipc                              0.516988                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.516988                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205618      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            770399252     55.85%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833084      0.86%     57.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100445      0.15%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           435515285     31.57%     88.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          155461118     11.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1379514848                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                46                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2975703                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002157                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 616854     20.73%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1943167     65.30%     86.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               415680     13.97%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1378284885                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5149403511                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1359073913                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1451380756                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1378701463                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1379514848                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310095                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       66357375                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           238665                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           330                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     27023500                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2387159542                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.577890                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.805380                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1382997141     57.93%     57.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          702400942     29.42%     87.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          249568114     10.45%     97.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39326817      1.65%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7360109      0.31%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3401893      0.14%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1412560      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             463762      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             228204      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2387159542                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.541713                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         18357964                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1797309                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           431234090                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          158061064                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1898                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2546580440                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7662374                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              394993397                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845197461                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14877809                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               956517069                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14539898                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                20541                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1715855472                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1397211758                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          906459793                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                966759027                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              29485296                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8800111                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             59922756                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                61262324                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1715855432                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        167182                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5889                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32616652                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5883                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3722820707                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2784137217                       # The number of ROB writes
system.cpu0.timesIdled                       29843809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1865                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.648482                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20782109                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22926042                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2784661                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30777904                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1074324                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1099358                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           25034                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35400946                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48280                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100000                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1983736                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28116127                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3952932                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300688                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17088208                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120049230                       # Number of instructions committed
system.cpu1.commit.committedOps             122149412                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    471726574                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.258941                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.019923                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    422028996     89.46%     89.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24717573      5.24%     94.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8686447      1.84%     96.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7093124      1.50%     98.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1992367      0.42%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       730920      0.15%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2137456      0.45%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       386759      0.08%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3952932      0.84%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    471726574                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797539                       # Number of function calls committed.
system.cpu1.commit.int_insts                116586835                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30173388                       # Number of loads committed
system.cpu1.commit.membars                    4200128                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200128      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76656884     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32273388     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018868      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122149412                       # Class of committed instruction
system.cpu1.commit.refs                      41292268                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120049230                       # Number of Instructions Simulated
system.cpu1.committedOps                    122149412                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.961459                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.961459                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            379057073                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               879070                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19822635                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146019646                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23468742                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65459431                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1985248                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2066957                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5192865                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35400946                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21732997                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    449009538                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               202733                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     151560064                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5572346                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074439                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23367625                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21856433                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.318691                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         475163359                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.323385                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.747366                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               377362411     79.42%     79.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62043387     13.06%     92.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19772962      4.16%     96.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12438633      2.62%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3040429      0.64%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  440531      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   64224      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     564      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     218      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           475163359                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         406708                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2084954                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30627474                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.281475                       # Inst execution rate
system.cpu1.iew.exec_refs                    45674780                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11549833                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              313968104                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34955328                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100662                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1980861                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11951965                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139194106                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34124947                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2013737                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133860953                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1425869                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6045227                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1985248                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10021829                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        91470                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1085952                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32506                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2049                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        15585                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4781940                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       833085                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2049                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       540297                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1544657                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 77234647                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132275506                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.844019                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65187545                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.278141                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132345455                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169782988                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89092488                       # number of integer regfile writes
system.cpu1.ipc                              0.252432                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.252432                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200234      3.09%      3.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85442429     62.88%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36694549     27.01%     92.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9537330      7.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135874690                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2882430                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021214                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 628463     21.80%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1812253     62.87%     84.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               441712     15.32%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134556872                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         750015205                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132275494                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        156240335                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 132893114                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135874690                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300992                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17044693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           220062                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           304                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7243143                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    475163359                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.285954                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.779803                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          393632870     82.84%     82.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50228133     10.57%     93.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19205280      4.04%     97.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5751504      1.21%     98.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3907706      0.82%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             987522      0.21%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             898281      0.19%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             393139      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             158924      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      475163359                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.285709                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13570819                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1234121                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34955328                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11951965                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       475570067                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2078665635                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              339392787                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81678666                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14650440                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                27103964                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4108470                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                45001                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182803712                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             143757434                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96921920                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65539545                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21772791                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1985248                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             41110987                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15243254                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182803700                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30828                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               612                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29959292                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           611                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   607011054                       # The number of ROB reads
system.cpu1.rob.rob_writes                  281920611                       # The number of ROB writes
system.cpu1.timesIdled                           8213                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4990900                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                25793                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5190208                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              14391132                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8747010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17448274                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2357445                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        46897                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69810042                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5442705                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139619496                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5489602                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1277121183000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5589772                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3760848                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4940280                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              338                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            264                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3156626                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3156619                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5589772                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           146                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26194665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26194665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    800463296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               800463296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              538                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8747146                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8747146    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8747146                       # Request fanout histogram
system.membus.respLayer1.occupancy        46055083512                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         34676469875                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1277121183000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1277121183000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1277121183000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1277121183000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1277121183000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1277121183000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1277121183000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1277121183000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1277121183000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1277121183000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    638531666.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   753827012.920582                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       104000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1783354500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1273289993000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3831190000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1277121183000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    212408230                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       212408230                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    212408230                       # number of overall hits
system.cpu0.icache.overall_hits::total      212408230                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36623209                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36623209                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36623209                       # number of overall misses
system.cpu0.icache.overall_misses::total     36623209                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 477987068994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 477987068994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 477987068994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 477987068994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    249031439                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    249031439                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    249031439                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    249031439                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.147063                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.147063                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.147063                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.147063                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13051.479705                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13051.479705                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13051.479705                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13051.479705                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3437                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          551                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.283333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   183.666667                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34548599                       # number of writebacks
system.cpu0.icache.writebacks::total         34548599                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2074577                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2074577                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2074577                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2074577                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34548632                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34548632                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34548632                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34548632                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 424352904997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 424352904997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 424352904997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 424352904997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.138732                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.138732                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.138732                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.138732                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12282.770125                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12282.770125                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12282.770125                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12282.770125                       # average overall mshr miss latency
system.cpu0.icache.replacements              34548599                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    212408230                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      212408230                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36623209                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36623209                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 477987068994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 477987068994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    249031439                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    249031439                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.147063                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.147063                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13051.479705                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13051.479705                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2074577                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2074577                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34548632                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34548632                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 424352904997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 424352904997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.138732                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.138732                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12282.770125                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12282.770125                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1277121183000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999961                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          246956631                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34548599                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.148094                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999961                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        532611509                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       532611509                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1277121183000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    499607138                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       499607138                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    499607138                       # number of overall hits
system.cpu0.dcache.overall_hits::total      499607138                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56838802                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56838802                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56838802                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56838802                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1668760595629                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1668760595629                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1668760595629                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1668760595629                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    556445940                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    556445940                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    556445940                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    556445940                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.102146                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.102146                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.102146                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.102146                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29359.531463                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29359.531463                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29359.531463                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29359.531463                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12065838                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       449370                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           231539                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5039                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.111472                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.178408                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32592330                       # number of writebacks
system.cpu0.dcache.writebacks::total         32592330                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     25157378                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25157378                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     25157378                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25157378                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31681424                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31681424                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31681424                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31681424                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 591740753827                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 591740753827                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 591740753827                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 591740753827                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056935                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056935                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056935                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056935                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18677.845851                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18677.845851                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18677.845851                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18677.845851                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32592330                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    364059224                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      364059224                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     41206412                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     41206412                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1005426374500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1005426374500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    405265636                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    405265636                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.101678                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.101678                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24399.755419                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24399.755419                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15586470                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15586470                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25619942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25619942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 412967810000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 412967810000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063218                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063218                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16118.998630                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16118.998630                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    135547914                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     135547914                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15632390                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15632390                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 663334221129                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 663334221129                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180304                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180304                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.103402                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.103402                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42433.320889                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42433.320889                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9570908                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9570908                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6061482                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6061482                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 178772943827                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 178772943827                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040094                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040094                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29493.273069                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29493.273069                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2199                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2199                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1742                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1742                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10284500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10284500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.442020                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.442020                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5903.846154                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5903.846154                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1730                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1730                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       688500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       688500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003045                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003045                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        57375                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        57375                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3725                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3725                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       768500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       768500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.038213                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038213                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5192.567568                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5192.567568                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       620500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       620500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.038213                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.038213                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4192.567568                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4192.567568                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188582                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188582                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       911703                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       911703                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92605666500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92605666500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100285                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100285                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434085                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434085                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101574.379485                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101574.379485                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       911703                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       911703                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91693963500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91693963500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434085                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434085                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100574.379485                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100574.379485                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1277121183000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999421                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          533394189                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32592893                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.365353                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999421                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1149701003                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1149701003                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1277121183000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34471463                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29551698                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6908                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              536231                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64566300                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34471463                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29551698                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6908                       # number of overall hits
system.l2.overall_hits::.cpu1.data             536231                       # number of overall hits
system.l2.overall_hits::total                64566300                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             77165                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3040109                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3072                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2121751                       # number of demand (read+write) misses
system.l2.demand_misses::total                5242097                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            77165                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3040109                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3072                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2121751                       # number of overall misses
system.l2.overall_misses::total               5242097                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6591305500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 308384254996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    275018500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 225093476995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     540344055991                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6591305500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 308384254996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    275018500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 225093476995                       # number of overall miss cycles
system.l2.overall_miss_latency::total    540344055991                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34548628                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32591807                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9980                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2657982                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69808397                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34548628                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32591807                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9980                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2657982                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69808397                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002234                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.093278                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.307816                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.798256                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.075093                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002234                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.093278                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.307816                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.798256                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.075093                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85418.330849                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101438.552037                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89524.251302                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106088.545260                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103077.843846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85418.330849                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101438.552037                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89524.251302                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106088.545260                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103077.843846                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3664                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        38                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      96.421053                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3006481                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3760848                       # number of writebacks
system.l2.writebacks::total                   3760848                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         186746                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          96022                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              282791                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        186746                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         96022                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             282791                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        77149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2853363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2025729                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4959306                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        77149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2853363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2025729                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3797448                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8756754                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5818781000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 265063791498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    243897000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 195212128998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 466338598496                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5818781000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 265063791498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    243897000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 195212128998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 335523585155                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 801862183651                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.087548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.307114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.762130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071042                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.087548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.307114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.762130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.125440                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75422.636716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92895.222759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79574.877651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96366.359468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94033.035771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75422.636716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92895.222759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79574.877651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96366.359468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88355.017674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91570.710294                       # average overall mshr miss latency
system.l2.replacements                       14170427                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8996379                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8996379                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8996379                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8996379                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     60556090                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60556090                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     60556090                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60556090                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3797448                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3797448                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 335523585155                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 335523585155                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88355.017674                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88355.017674                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 50                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       181000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       181000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.878788                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.807692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.847458                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6241.379310                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         3620                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       580500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       417500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       998000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.878788                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.807692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.847458                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20017.241379                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19880.952381                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19960                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        93000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        93000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        23250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5166.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       141500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       289000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       430500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 47166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20642.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 25323.529412                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          5015764                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           163586                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5179350                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1968129                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1428739                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3396868                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 202510989998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 153494147496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  356005137494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6983893                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1592325                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8576218                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.281810                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.897266                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.396080                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102895.181158                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107433.301321                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104803.936301                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       160965                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        83131                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           244096                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1807164                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1345608                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3152772                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 170836831999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 131136002999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 301972834998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.258762                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.845059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.367618                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94533.109335                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97454.833056                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95780.105570                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34471463                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6908                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34478371                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        77165                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3072                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            80237                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6591305500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    275018500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6866324000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34548628                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9980                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34558608                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002234                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.307816                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85418.330849                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89524.251302                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85575.532485                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        77149                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3065                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        80214                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5818781000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    243897000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6062678000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.307114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002321                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75422.636716                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79574.877651                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75581.295036                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24535934                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       372645                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24908579                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1071980                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       693012                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1764992                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 105873264998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  71599329499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 177472594497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25607914                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1065657                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26673571                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.041861                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.650314                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.066170                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98764.216681                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103316.146761                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100551.500798                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        25781                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12891                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        38672                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1046199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       680121                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1726320                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  94226959499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  64076125999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 158303085498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.040855                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.638218                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.064720                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90066.000349                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94212.832715                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91699.734405                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           42                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           29                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                71                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          129                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           78                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             207                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2580500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1706500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4287000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          171                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           278                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.754386                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.728972                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.744604                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20003.875969                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 21878.205128                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20710.144928                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           37                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           24                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           61                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           92                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           54                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          146                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1802000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1057500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2859500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.538012                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.504673                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.525180                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19586.956522                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19583.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19585.616438                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1277121183000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1277121183000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999929                       # Cycle average of tags in use
system.l2.tags.total_refs                   142822862                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14170559                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.078845                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.754973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.318329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.888226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.015612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.936539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.086251                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.574296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.020599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.138879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.030258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.235723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1129060391                       # Number of tag accesses
system.l2.tags.data_accesses               1129060391                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1277121183000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4937472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     182761536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        196160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     129747648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    242126208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          559769024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4937472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       196160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5133632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    240694272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       240694272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          77148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2855649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2027307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3783222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8746391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3760848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3760848                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3866095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        143104302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           153595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        101593842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    189587497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             438305332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3866095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       153595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4019691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188466275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188466275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188466275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3866095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       143104302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          153595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       101593842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    189587497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            626771607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3720729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     77145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2808283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2012259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3782935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006788467250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       228852                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       228852                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18355578                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3502263                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8746391                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3760848                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8746391                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3760848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  62704                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 40119                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            502930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            505112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            544899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            953118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            519377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            542518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            506039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            501096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            544316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            502367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           513133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           504525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           526056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           501743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           501243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           515215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            231901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            228919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            241311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233657                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 313980938419                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                43418435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            476800069669                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36157.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54907.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5351284                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1725469                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8746391                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3760848                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2810395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1866281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  927141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  776687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  695621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  409013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  335889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  273979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  197533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  124271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  91023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  70797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  48325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  26696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  14052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 177363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 208355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 226778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 235001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 239339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 242463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 245949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 250138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 257603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 251999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 248452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 239968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5327627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    149.011549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.916189                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   211.094239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3867857     72.60%     72.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       655894     12.31%     84.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       258801      4.86%     89.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       220962      4.15%     93.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        59269      1.11%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28763      0.54%     95.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19158      0.36%     95.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17423      0.33%     96.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       199500      3.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5327627                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       228852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.944370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.800163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    315.379777                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       228847    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        228852                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       228852                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.258128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.241208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.777412                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           203142     88.77%     88.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2377      1.04%     89.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16110      7.04%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5191      2.27%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1468      0.64%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              397      0.17%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              133      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               27      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        228852                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              555755968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4013056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238125120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               559769024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            240694272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       435.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    438.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1277121159500                       # Total gap between requests
system.mem_ctrls.avgGap                     102110.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4937280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    179730112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       196160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    128784576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    242107840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238125120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3865944.802827688865                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 140730663.927919507027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 153595.447801761184                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 100839746.231035619974                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 189573114.300148606300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186454600.526346445084                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        77148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2855649                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3065                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2027307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3783222                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3760848                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2623707544                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 147002869598                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    115572510                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 111153312354                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 215904607663                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30493248807617                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34008.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51477.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37707.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54828.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57068.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8108077.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18791908800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9988117425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         29335389720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9780928020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     100814482080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     251654687640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     278494797600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       698860311285                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.215347                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 721020442059                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42645720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 513455020941                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19247433660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10230227040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32666135460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9641152080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     100814482080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     384687382650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     166467264960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       723754077930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.707441                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 428371571469                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42645720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 806103891531                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                179                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           90                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11544325188.888889                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   59148561362.159363                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           86     95.56%     95.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.11%     96.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.11%     97.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.11%     98.89% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.11%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 494488522500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             90                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   238131916000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1038989267000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1277121183000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21722127                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21722127                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21722127                       # number of overall hits
system.cpu1.icache.overall_hits::total       21722127                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        10870                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10870                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        10870                       # number of overall misses
system.cpu1.icache.overall_misses::total        10870                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    415785999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    415785999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    415785999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    415785999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21732997                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21732997                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21732997                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21732997                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000500                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000500                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000500                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000500                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 38250.781877                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38250.781877                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 38250.781877                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38250.781877                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          147                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          147                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9948                       # number of writebacks
system.cpu1.icache.writebacks::total             9948                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          890                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          890                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          890                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          890                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9980                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9980                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9980                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9980                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    367499500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    367499500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    367499500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    367499500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000459                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000459                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000459                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000459                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 36823.597194                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 36823.597194                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 36823.597194                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 36823.597194                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9948                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21722127                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21722127                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        10870                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10870                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    415785999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    415785999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21732997                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21732997                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000500                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000500                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 38250.781877                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38250.781877                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          890                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          890                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9980                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9980                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    367499500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    367499500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000459                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000459                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 36823.597194                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 36823.597194                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1277121183000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991270                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21544875                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9948                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2165.749397                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        347030500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991270                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999727                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999727                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43475974                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43475974                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1277121183000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32952638                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32952638                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32952638                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32952638                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8739828                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8739828                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8739828                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8739828                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 787968601595                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 787968601595                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 787968601595                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 787968601595                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41692466                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41692466                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41692466                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41692466                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.209626                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.209626                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.209626                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.209626                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 90158.364855                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90158.364855                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 90158.364855                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90158.364855                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6802650                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       340222                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           101987                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4513                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.701148                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.387104                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2657769                       # number of writebacks
system.cpu1.dcache.writebacks::total          2657769                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6854211                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6854211                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6854211                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6854211                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1885617                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1885617                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1885617                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1885617                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 160591071086                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 160591071086                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 160591071086                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 160591071086                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045227                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045227                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045227                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045227                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85166.325445                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85166.325445                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85166.325445                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85166.325445                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2657769                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27506506                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27506506                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5167534                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5167534                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 406085188500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 406085188500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32674040                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32674040                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158154                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158154                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78583.941296                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78583.941296                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4101649                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4101649                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1065885                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1065885                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  77892400500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  77892400500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032622                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032622                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 73077.677704                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73077.677704                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5446132                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5446132                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3572294                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3572294                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 381883413095                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 381883413095                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9018426                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9018426                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.396111                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.396111                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 106901.451307                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 106901.451307                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2752562                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2752562                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       819732                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       819732                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  82698670586                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  82698670586                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090895                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090895                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100885.009474                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100885.009474                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6649500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6649500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.343882                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.343882                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40794.478528                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40794.478528                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3345500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3345500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099156                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099156                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 71180.851064                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71180.851064                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          336                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          336                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       873000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       873000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.256637                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.256637                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7525.862069                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7525.862069                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       757000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       757000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.256637                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.256637                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6525.862069                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6525.862069                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326858                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326858                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773142                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773142                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76381454000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76381454000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368163                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368163                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 98793.564442                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 98793.564442                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773142                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773142                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  75608312000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  75608312000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368163                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368163                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 97793.564442                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 97793.564442                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1277121183000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.318970                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36935965                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2658650                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.892752                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        347042000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.318970                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.916218                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.916218                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90245463                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90245463                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1277121183000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          61232956                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12757227                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     60812267                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10409579                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6521445                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             344                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           264                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            608                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8576981                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8576981                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34558612                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26674345                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          278                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          278                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103645858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97777634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        29908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7974821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209428221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4422222464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4171784768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1275392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    340208064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8935490688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20693944                       # Total snoops (count)
system.tol2bus.snoopTraffic                 240792896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         90502706                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.087238                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.284014                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               82654364     91.33%     91.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7801440      8.62%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  46898      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           90502706                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139618406475                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48892751281                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51865122978                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3989393773                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14977485                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3176562953000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72942                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703760                       # Number of bytes of host memory used
host_op_rate                                    73054                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 37403.44                       # Real time elapsed on the host
host_tick_rate                               50782549                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2728273397                       # Number of instructions simulated
sim_ops                                    2732479557                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.899442                       # Number of seconds simulated
sim_ticks                                1899441770000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.607056                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              333524394                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           338235828                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         28921998                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        454704687                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             26817                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         110437                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           83620                       # Number of indirect misses.
system.cpu0.branchPred.lookups              474012091                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2001                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1265                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         28919525                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 198880998                       # Number of branches committed
system.cpu0.commit.bw_lim_events             42960416                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4533                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      719375783                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           842733969                       # Number of instructions committed
system.cpu0.commit.committedOps             842734970                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3587153126                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.234931                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.135997                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3346940767     93.30%     93.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     78434145      2.19%     95.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     65544441      1.83%     97.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14453899      0.40%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4322294      0.12%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5658057      0.16%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1286292      0.04%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     27552815      0.77%     98.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     42960416      1.20%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3587153126                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               15360                       # Number of function calls committed.
system.cpu0.commit.int_insts                829099223                       # Number of committed integer instructions.
system.cpu0.commit.loads                    230586620                       # Number of loads committed
system.cpu0.commit.membars                       1537                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1588      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       602836292     71.53%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1199      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             366      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      230587829     27.36%     98.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9307381      1.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        842734970                       # Class of committed instruction
system.cpu0.commit.refs                     239895304                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  842733969                       # Number of Instructions Simulated
system.cpu0.committedOps                    842734970                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.393405                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.393405                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2637502099                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2566                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           274962367                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1712144734                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               258893949                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                716464936                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              28920685                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 5143                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             58418502                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  474012091                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                364891152                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3295851999                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9433849                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2037929600                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               57846316                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.128026                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         375425004                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         333551211                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.550424                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3700200171                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.550763                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.902988                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2374949397     64.18%     64.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               829313662     22.41%     86.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               362747468      9.80%     96.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                74880755      2.02%     98.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                45621051      1.23%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  134761      0.00%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                12550503      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     524      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2050      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3700200171                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        2271437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            31534428                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               271420520                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.413519                       # Inst execution rate
system.cpu0.iew.exec_refs                   656525769                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  10555818                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              926457306                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            421920001                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3274                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         22175276                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            19130161                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1554391359                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            645969951                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         28119165                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1531040735                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               5974480                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1059345519                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              28920685                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1069921489                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     34880949                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          156211                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         3020                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          814                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           47                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    191333381                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9821477                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           814                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     12509895                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      19024533                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                959790520                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1170916327                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.741390                       # average fanout of values written-back
system.cpu0.iew.wb_producers                711579133                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.316253                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1177470119                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1916689026                       # number of integer regfile reads
system.cpu0.int_regfile_writes              895503742                       # number of integer regfile writes
system.cpu0.ipc                              0.227614                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.227614                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2030      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            885113569     56.77%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               10712      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  398      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           662376458     42.48%     99.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11656413      0.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1559159899                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   65585733                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.042065                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4598359      7.01%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              60985010     92.99%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2364      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1624743283                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        6897805965                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1170916010                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2266048167                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1554386423                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1559159899                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4936                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      711656392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         13700900                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           403                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    525371080                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3700200171                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.421372                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.050973                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2935864464     79.34%     79.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          391499582     10.58%     89.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          179461744      4.85%     94.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59441492      1.61%     96.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           74597465      2.02%     98.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           37165953      1.00%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           12795354      0.35%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            5572332      0.15%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            3801785      0.10%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3700200171                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.421113                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         37752536                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8745603                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           421920001                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           19130161                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    765                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      3702471608                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    96411933                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2106050046                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            634554281                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              67589569                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               297703590                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             491644695                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              6140028                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2214026321                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1641275750                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1243343087                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                720181635                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6241701                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              28920685                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            547208837                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               608788814                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2214026009                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        135378                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2029                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                293281443                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2012                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5106298224                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3237456150                       # The number of ROB writes
system.cpu0.timesIdled                          24107                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  442                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.918042                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              156641456                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           156769941                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16067583                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        208840417                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             28606                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          70855                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           42249                       # Number of indirect misses.
system.cpu1.branchPred.lookups              228358489                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          453                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           829                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         16066807                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 108384158                       # Number of branches committed
system.cpu1.commit.bw_lim_events             30382747                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4672                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      328333298                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           448939597                       # Number of instructions committed
system.cpu1.commit.committedOps             448940996                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1423886719                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.315293                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.318100                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1294410495     90.91%     90.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     47601123      3.34%     94.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     29807322      2.09%     96.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9230464      0.65%     96.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1958805      0.14%     97.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4847838      0.34%     97.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       638024      0.04%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      5009901      0.35%     97.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     30382747      2.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1423886719                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                7500                       # Number of function calls committed.
system.cpu1.commit.int_insts                435306979                       # Number of committed integer instructions.
system.cpu1.commit.loads                    109599685                       # Number of loads committed
system.cpu1.commit.membars                       2031                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         2031      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       331598655     73.86%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            144      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             288      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      109600514     24.41%     98.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       7739364      1.72%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        448940996                       # Class of committed instruction
system.cpu1.commit.refs                     117339878                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  448939597                       # Number of Instructions Simulated
system.cpu1.committedOps                    448940996                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.292022                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.292022                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            900075864                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  814                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           132328857                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             856081070                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               147214675                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                391632903                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              16069965                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2429                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             22449878                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  228358489                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                177461099                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1278986132                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              6186657                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     989913746                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32141482                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.154514                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         182386412                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         156670062                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.669802                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1477443285                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.670022                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.001279                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               866291459     58.63%     58.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               360263959     24.38%     83.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               163962436     11.10%     94.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                65807914      4.45%     98.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11125191      0.75%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  149355      0.01%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 9842006      0.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     152      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     813      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1477443285                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         475774                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            17746867                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               146418091                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.455381                       # Inst execution rate
system.cpu1.iew.exec_refs                   196125389                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8778902                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              437224038                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            194407672                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              2996                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         15571896                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13676803                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          774007905                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            187346487                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         16615323                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            673015858                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2580496                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            224264665                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              16069965                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            229015190                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      4314319                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           88603                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5283                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2815                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     84807987                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      5936610                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2815                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7912820                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9834047                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                463803621                       # num instructions consuming a value
system.cpu1.iew.wb_count                    621088129                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.782816                       # average fanout of values written-back
system.cpu1.iew.wb_producers                363072790                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.420245                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     625402579                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               877509936                       # number of integer regfile reads
system.cpu1.int_regfile_writes              470215710                       # number of integer regfile writes
system.cpu1.ipc                              0.303765                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.303765                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2401      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            483493853     70.11%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                4773      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  288      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           197174647     28.59%     98.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8955219      1.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             689631181                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    8357912                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012119                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2224969     26.62%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     26.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               6132582     73.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  361      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             697986692                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2867647897                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    621088129                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1099077609                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 774002675                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                689631181                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               5230                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      325066909                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2584338                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           558                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    203482230                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1477443285                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.466773                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.019003                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1102577999     74.63%     74.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          197967757     13.40%     88.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          111050395      7.52%     95.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           27605998      1.87%     97.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           20486395      1.39%     98.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8287005      0.56%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            5091067      0.34%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            2195719      0.15%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            2180950      0.15%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1477443285                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.466623                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         20093763                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         6839623                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           194407672                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13676803                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    370                       # number of misc regfile reads
system.cpu1.numCycles                      1477919059                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2320842526                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              717674988                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            332820779                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              27657602                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               164115989                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             156273914                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2668715                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1102829981                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             822280001                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          619479391                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                390478731                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6234157                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              16069965                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            188993961                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               286658612                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1102829981                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        109651                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              2932                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 90106697                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          2927                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2170777200                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1608170781                       # The number of ROB writes
system.cpu1.timesIdled                           4705                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         29627294                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                86335                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            32089466                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             214441950                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     85817560                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     171550067                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1239195                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        80517                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     68012474                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     60288821                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    136025495                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       60369338                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1899441770000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           85593199                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5024773                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict         80708223                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2075                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            857                       # Transaction distribution
system.membus.trans_dist::ReadExReq            220937                       # Transaction distribution
system.membus.trans_dist::ReadExResp           220935                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      85593199                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    257364201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              257364201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5813690240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5813690240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2071                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          85817068                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                85817068    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            85817068                       # Request fanout histogram
system.membus.respLayer1.occupancy       458500483712                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        214674276728                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1899441770000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1899441770000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1899441770000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1899441770000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1899441770000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1899441770000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1899441770000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1899441770000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1899441770000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1899441770000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 76                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           38                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1268578565.789474                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1499502612.176686                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           38    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        90500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3038164000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             38                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1851235784500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  48205985500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1899441770000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    364867327                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       364867327                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    364867327                       # number of overall hits
system.cpu0.icache.overall_hits::total      364867327                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        23825                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23825                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        23825                       # number of overall misses
system.cpu0.icache.overall_misses::total        23825                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1812684500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1812684500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1812684500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1812684500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    364891152                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    364891152                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    364891152                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    364891152                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000065                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000065                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76083.294858                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76083.294858                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76083.294858                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76083.294858                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1658                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.512821                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        21510                       # number of writebacks
system.cpu0.icache.writebacks::total            21510                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2315                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2315                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2315                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2315                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        21510                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        21510                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        21510                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        21510                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1649451500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1649451500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1649451500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1649451500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000059                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000059                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76683.007903                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76683.007903                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76683.007903                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76683.007903                       # average overall mshr miss latency
system.cpu0.icache.replacements                 21510                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    364867327                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      364867327                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        23825                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23825                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1812684500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1812684500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    364891152                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    364891152                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76083.294858                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76083.294858                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2315                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2315                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        21510                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        21510                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1649451500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1649451500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76683.007903                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76683.007903                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1899441770000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          364889067                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            21542                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         16938.495358                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        729803814                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       729803814                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1899441770000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    225126045                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       225126045                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    225126045                       # number of overall hits
system.cpu0.dcache.overall_hits::total      225126045                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    103417048                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     103417048                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    103417048                       # number of overall misses
system.cpu0.dcache.overall_misses::total    103417048                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 8322994118335                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 8322994118335                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 8322994118335                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 8322994118335                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    328543093                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    328543093                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    328543093                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    328543093                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.314775                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.314775                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.314775                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.314775                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80479.904226                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80479.904226                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80479.904226                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80479.904226                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1896543120                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       974366                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         35807405                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          16027                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.965109                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.795283                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     53512361                       # number of writebacks
system.cpu0.dcache.writebacks::total         53512361                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     49902020                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     49902020                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     49902020                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     49902020                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     53515028                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     53515028                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     53515028                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     53515028                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5231673665095                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5231673665095                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5231673665095                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5231673665095                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.162886                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.162886                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.162886                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.162886                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 97760.832062                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97760.832062                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 97760.832062                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97760.832062                       # average overall mshr miss latency
system.cpu0.dcache.replacements              53512361                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    218145857                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      218145857                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    101091055                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    101091055                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 8162479770000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 8162479770000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    319236912                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    319236912                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.316665                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.316665                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 80743.838018                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80743.838018                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     47812679                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     47812679                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     53278376                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     53278376                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5216436646000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5216436646000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.166893                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.166893                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 97909.077521                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97909.077521                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6980188                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6980188                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2325993                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2325993                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 160514348335                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 160514348335                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9306181                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9306181                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.249941                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.249941                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69008.955889                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69008.955889                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2089341                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2089341                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       236652                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       236652                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15237019095                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15237019095                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025430                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025430                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 64385.760927                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64385.760927                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1209                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1209                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          238                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          238                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8844500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8844500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.164478                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.164478                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 37161.764706                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 37161.764706                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          214                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          214                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       343000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       343000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016586                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016586                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14291.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14291.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          812                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          812                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          419                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          419                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1905500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1905500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1231                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1231                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.340374                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.340374                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4547.732697                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4547.732697                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          419                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          419                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1486500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1486500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.340374                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.340374                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3547.732697                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3547.732697                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1060                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1060                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          205                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          205                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       902500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       902500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1265                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1265                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.162055                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.162055                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4402.439024                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4402.439024                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          203                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          203                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       697500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       697500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.160474                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.160474                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3435.960591                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3435.960591                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1899441770000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999493                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          278647888                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         53513708                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.207038                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999493                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        710607748                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       710607748                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1899441770000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1777                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             4522308                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 436                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1564534                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6089055                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1777                       # number of overall hits
system.l2.overall_hits::.cpu0.data            4522308                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                436                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1564534                       # number of overall hits
system.l2.overall_hits::total                 6089055                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             19733                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          48966606                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          12882292                       # number of demand (read+write) misses
system.l2.demand_misses::total               61873083                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            19733                       # number of overall misses
system.l2.overall_misses::.cpu0.data         48966606                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4452                       # number of overall misses
system.l2.overall_misses::.cpu1.data         12882292                       # number of overall misses
system.l2.overall_misses::total              61873083                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1595426500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5078154703969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    383643000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1365244947928                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6445378721397                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1595426500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5078154703969                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    383643000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1365244947928                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6445378721397                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           21510                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        53488914                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4888                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14446826                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             67962138                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          21510                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       53488914                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4888                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14446826                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            67962138                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.917387                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.915453                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.910802                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.891704                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.910405                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.917387                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.915453                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.910802                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.891704                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.910405                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80850.681599                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103706.487314                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86173.180593                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105978.419673                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104170.964317                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80850.681599                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103706.487314                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86173.180593                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105978.419673                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104170.964317                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              55992                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1663                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.669272                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  22896841                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5024770                       # number of writebacks
system.l2.writebacks::total                   5024770                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         302893                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         285412                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              588375                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        302893                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        285412                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             588375                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        19680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     48663713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12596880                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          61284708                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        19680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     48663713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12596880                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     24724420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         86009128                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1396243500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 4576207169472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    338040007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1223669794933                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5801611247912                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1396243500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 4576207169472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    338040007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1223669794933                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2073097573220                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7874708821132                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.914923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.909791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.907324                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.871948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.901748                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.914923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.909791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.907324                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.871948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.265545                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70947.332317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94037.361462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76220.971139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97140.704280                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94666.539782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70947.332317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94037.361462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76220.971139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97140.704280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83848.178166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91556.663859                       # average overall mshr miss latency
system.l2.replacements                      145893541                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5279286                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5279286                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            3                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              3                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5279289                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5279289                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     61522069                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61522069                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     61522072                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61522072                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     24724420                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       24724420                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2073097573220                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2073097573220                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83848.178166                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83848.178166                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             226                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  249                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           570                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           214                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                784                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3998000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1700500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5698500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          796                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          237                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1033                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.716080                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.902954                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.758955                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7014.035088                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7946.261682                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7268.494898                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              15                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          563                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          206                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           769                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     11818499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4437000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     16255499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.707286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.869198                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.744434                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20992.005329                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21538.834951                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21138.490247                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           76                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               84                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           77                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             85                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.987013                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.988235                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           76                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           84                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       159000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1492000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1651000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.987013                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.988235                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19631.578947                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19654.761905                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            84190                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            70084                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                154274                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         151155                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         145806                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              296961                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  13811928000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  13368818500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27180746500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       235345                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       215890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            451235                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.642270                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.675372                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.658107                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91375.925375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91689.083440                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91529.684033                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        37957                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        38074                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            76031                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       113198                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       107732                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         220930                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  10749446000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10372587500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21122033500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.480987                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.499013                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.489612                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94961.448082                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96281.397356                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95605.094374                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1777                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           436                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2213                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        19733                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            24185                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1595426500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    383643000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1979069500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        21510                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4888                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.917387                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.910802                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.916168                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80850.681599                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86173.180593                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81830.452760                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            70                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        19680                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4435                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        24115                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1396243500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    338040007                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1734283507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.914923                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.907324                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.913516                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70947.332317                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76220.971139                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71917.209496                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      4438118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1494450                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5932568                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     48815451                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     12736486                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        61551937                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5064342775969                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1351876129428                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6416218905397                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     53253569                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14230936                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      67484505                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.916661                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.894986                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.912090                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103744.668383                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106142.002545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104240.730968                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       264936                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       247338                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       512274                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     48550515                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     12489148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     61039663                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4565457723472                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1213297207433                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5778754930905                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.911686                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.877606                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.904499                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94035.206907                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97148.116704                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94672.130331                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1899441770000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1899441770000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   158747327                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 145893605                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.088103                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.925304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.006462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       15.660262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.046968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.358461                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.420708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.244692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.063234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.271226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1224011725                       # Number of tag accesses
system.l2.tags.data_accesses               1224011725                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1899441770000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1259520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3114515904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        283840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     806228608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1569816704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5492104576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1259520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       283840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1543360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    321585472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       321585472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          19680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       48664311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12597322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     24528386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            85814134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5024773                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5024773                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           663100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1639700650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           149433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        424455554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    826462137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2891430873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       663100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       149433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           812533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      169305254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            169305254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      169305254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          663100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1639700650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          149433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       424455554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    826462137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3060736128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5017712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     19680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  48609098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12572331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  24522106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.051109339750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       309267                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       309267                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           140330170                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4722710                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    85814134                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5024776                       # Number of write requests accepted
system.mem_ctrls.readBursts                  85814134                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5024776                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  86484                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7064                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           5167868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           5150732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4925652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           5032317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6309877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6229584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5442280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5244474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5122507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5176435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5457667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          5342894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5244863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          5288716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5254448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          5337336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            306575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            286380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            294260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            320906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            308000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            310999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            312549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           318841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           319008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           322637                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2946847955205                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               428638250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            4554241392705                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34374.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53124.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 38263447                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2299336                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              85814134                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5024776                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                14071024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                16555734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                15194304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                12064409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 8745425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 6824442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 4700677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2979701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1853625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1199156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 694284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 400123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 225501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 119803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  57671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  26726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  11066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 166743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 249333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 289627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 312103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 324621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 332253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 334363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 334722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 335651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 350680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 334208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 322118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 317116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 314784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 314660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     50182572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    115.731469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.646101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   133.529692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     37340199     74.41%     74.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      7343478     14.63%     89.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2880116      5.74%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1227887      2.45%     97.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       507507      1.01%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       310824      0.62%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       149644      0.30%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       107959      0.22%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       314958      0.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     50182572                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       309267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     277.196080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.910320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  12312.819084                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535       309146     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-131071           70      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-196607           19      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::983040-1.04858e+06            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.17965e+06-1.24518e+06           30      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        309267                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       309267                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.224515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.209242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.745411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           277399     89.70%     89.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7017      2.27%     91.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16402      5.30%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6018      1.95%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1607      0.52%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              418      0.14%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              182      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               90      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               52      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               22      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        309267                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5486569600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5534976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               321133248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5492104576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            321585664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2888.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       169.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2891.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    169.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1899441695000                       # Total gap between requests
system.mem_ctrls.avgGap                      20910.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1259520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3110982272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       283840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    804629184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1569414784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    321133248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 663100.085453001317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1637840296.625676631927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 149433.377997157571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 423613504.087572038174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 826250537.809327006340                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 169067171.772262334824                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        19680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     48664311                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12597322                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     24528386                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5024776                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    581206020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2555698593536                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    153708281                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 701597039126                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1296210845742                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 47638590315516                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29532.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52516.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34658.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55694.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52845.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9480739.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    44.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         178089878400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          94657011405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        301485543240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13290459300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     149940198720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     858521185830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6420430560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1602404707455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        843.618758                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9465672456                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  63426480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1826549617544                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         180213699960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          95785849335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        310609877760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12901971240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     149940198720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     859229801850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5823701280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1614505100145                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        849.989258                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7923284081                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  63426480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1828092005919                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                576                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          289                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4015509980.968858                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8110756825.213943                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          289    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        78500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  29202746500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            289                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   738959385500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1160482384500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1899441770000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    177455737                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       177455737                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    177455737                       # number of overall hits
system.cpu1.icache.overall_hits::total      177455737                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5362                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5362                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5362                       # number of overall misses
system.cpu1.icache.overall_misses::total         5362                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    433189500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    433189500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    433189500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    433189500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    177461099                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    177461099                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    177461099                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    177461099                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 80788.791496                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80788.791496                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 80788.791496                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80788.791496                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4888                       # number of writebacks
system.cpu1.icache.writebacks::total             4888                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          474                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          474                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          474                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          474                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4888                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4888                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4888                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4888                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    396775000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    396775000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    396775000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    396775000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 81173.281506                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 81173.281506                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 81173.281506                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 81173.281506                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4888                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    177455737                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      177455737                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5362                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5362                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    433189500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    433189500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    177461099                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    177461099                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 80788.791496                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80788.791496                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          474                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          474                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4888                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4888                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    396775000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    396775000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 81173.281506                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 81173.281506                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1899441770000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          177647857                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4920                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         36107.288008                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        354927086                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       354927086                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1899441770000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    113816512                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       113816512                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    113816512                       # number of overall hits
system.cpu1.dcache.overall_hits::total      113816512                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     47529828                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      47529828                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     47529828                       # number of overall misses
system.cpu1.dcache.overall_misses::total     47529828                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 3655660028418                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3655660028418                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 3655660028418                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3655660028418                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    161346340                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    161346340                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    161346340                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    161346340                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.294583                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.294583                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.294583                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.294583                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76912.965652                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76912.965652                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76912.965652                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76912.965652                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    287494213                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2642118                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          4556371                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          36558                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.097191                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.271951                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14470474                       # number of writebacks
system.cpu1.dcache.writebacks::total         14470474                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     33056681                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     33056681                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     33056681                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     33056681                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14473147                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14473147                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14473147                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14473147                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1408400019926                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1408400019926                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1408400019926                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1408400019926                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.089702                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.089702                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.089702                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089702                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97311.249580                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97311.249580                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97311.249580                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97311.249580                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14470470                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    108379794                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      108379794                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     45228624                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     45228624                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 3496546187500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3496546187500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    153608418                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    153608418                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.294441                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.294441                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77308.259201                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77308.259201                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     30971797                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     30971797                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14256827                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14256827                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1393929096000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1393929096000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.092813                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.092813                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97772.743963                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97772.743963                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5436718                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5436718                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2301204                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2301204                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 159113840918                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 159113840918                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7737922                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7737922                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.297393                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.297393                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69143.735591                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69143.735591                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2084884                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2084884                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       216320                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       216320                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  14470923926                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14470923926                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027956                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027956                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 66895.913119                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66895.913119                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         1265                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1265                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          280                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          280                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     21683500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     21683500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.181230                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.181230                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 77441.071429                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 77441.071429                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          152                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          152                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     11899500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     11899500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098382                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098382                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 78286.184211                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78286.184211                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          995                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          995                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          439                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          439                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3907000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3907000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         1434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.306137                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.306137                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8899.772210                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8899.772210                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          439                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          439                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3468000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3468000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.306137                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.306137                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7899.772210                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7899.772210                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          555                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            555                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          274                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          274                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1524500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1524500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          829                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          829                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.330519                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.330519                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5563.868613                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5563.868613                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          274                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          274                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1250500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1250500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.330519                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.330519                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4563.868613                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4563.868613                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1899441770000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.818967                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          128296649                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14472860                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.864637                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.818967                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994343                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994343                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        337173127                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       337173127                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1899441770000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          67561367                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10304059                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62729943                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       140868772                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         41924462                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2329                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           858                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3187                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           451542                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          451542                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26398                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     67534969                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        64530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    160517756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43391638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             203988588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2753280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6848081600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       625664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1850707392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8702167936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       187870848                       # Total snoops (count)
system.tol2bus.snoopTraffic                 324834880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        255834177                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.241138                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.428509                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              194223274     75.92%     75.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1               61530386     24.05%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  80517      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          255834177                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       136022101755                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       80279493012                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          32293443                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21714644384                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7342479                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6004                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
