#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("bottom_0_V_address0", 7, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("bottom_0_V_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_0_V_q0", 2, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_0_V_address1", 7, hls_out, 0, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_0_V_ce1", 1, hls_out, 0, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_0_V_q1", 2, hls_in, 0, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_1_V_address0", 7, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("bottom_1_V_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_1_V_q0", 2, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_1_V_address1", 7, hls_out, 1, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_1_V_ce1", 1, hls_out, 1, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_1_V_q1", 2, hls_in, 1, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_2_V_address0", 7, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("bottom_2_V_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_2_V_q0", 2, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_2_V_address1", 7, hls_out, 2, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_2_V_ce1", 1, hls_out, 2, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_2_V_q1", 2, hls_in, 2, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_3_V_address0", 7, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("bottom_3_V_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_3_V_q0", 2, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_3_V_address1", 7, hls_out, 3, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_3_V_ce1", 1, hls_out, 3, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_3_V_q1", 2, hls_in, 3, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_4_V_address0", 7, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("bottom_4_V_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_4_V_q0", 2, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_4_V_address1", 7, hls_out, 4, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_4_V_ce1", 1, hls_out, 4, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_4_V_q1", 2, hls_in, 4, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_5_V_address0", 7, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("bottom_5_V_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_5_V_q0", 2, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_5_V_address1", 7, hls_out, 5, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_5_V_ce1", 1, hls_out, 5, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_5_V_q1", 2, hls_in, 5, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_6_V_address0", 7, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("bottom_6_V_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_6_V_q0", 2, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_6_V_address1", 7, hls_out, 6, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_6_V_ce1", 1, hls_out, 6, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_6_V_q1", 2, hls_in, 6, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_7_V_address0", 7, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("bottom_7_V_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_7_V_q0", 2, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_7_V_address1", 7, hls_out, 7, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_7_V_ce1", 1, hls_out, 7, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_7_V_q1", 2, hls_in, 7, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_8_V_address0", 7, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("bottom_8_V_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_8_V_q0", 2, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_8_V_address1", 7, hls_out, 8, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_8_V_ce1", 1, hls_out, 8, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_8_V_q1", 2, hls_in, 8, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_9_V_address0", 7, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("bottom_9_V_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_9_V_q0", 2, hls_in, 9, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_9_V_address1", 7, hls_out, 9, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_9_V_ce1", 1, hls_out, 9, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_9_V_q1", 2, hls_in, 9, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_10_V_address0", 7, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("bottom_10_V_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_10_V_q0", 2, hls_in, 10, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_10_V_address1", 7, hls_out, 10, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_10_V_ce1", 1, hls_out, 10, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_10_V_q1", 2, hls_in, 10, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_11_V_address0", 7, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("bottom_11_V_ce0", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_11_V_q0", 2, hls_in, 11, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_11_V_address1", 7, hls_out, 11, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_11_V_ce1", 1, hls_out, 11, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_11_V_q1", 2, hls_in, 11, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_12_V_address0", 7, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("bottom_12_V_ce0", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_12_V_q0", 2, hls_in, 12, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_12_V_address1", 7, hls_out, 12, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_12_V_ce1", 1, hls_out, 12, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_12_V_q1", 2, hls_in, 12, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_13_V_address0", 7, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("bottom_13_V_ce0", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_13_V_q0", 2, hls_in, 13, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_13_V_address1", 7, hls_out, 13, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_13_V_ce1", 1, hls_out, 13, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_13_V_q1", 2, hls_in, 13, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_14_V_address0", 7, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("bottom_14_V_ce0", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_14_V_q0", 2, hls_in, 14, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_14_V_address1", 7, hls_out, 14, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_14_V_ce1", 1, hls_out, 14, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_14_V_q1", 2, hls_in, 14, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_15_V_address0", 7, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("bottom_15_V_ce0", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_15_V_q0", 2, hls_in, 15, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_15_V_address1", 7, hls_out, 15, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_15_V_ce1", 1, hls_out, 15, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_15_V_q1", 2, hls_in, 15, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_16_V_address0", 7, hls_out, 16, "ap_memory", "mem_address", 1),
	Port_Property("bottom_16_V_ce0", 1, hls_out, 16, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_16_V_q0", 2, hls_in, 16, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_16_V_address1", 7, hls_out, 16, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_16_V_ce1", 1, hls_out, 16, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_16_V_q1", 2, hls_in, 16, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_17_V_address0", 7, hls_out, 17, "ap_memory", "mem_address", 1),
	Port_Property("bottom_17_V_ce0", 1, hls_out, 17, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_17_V_q0", 2, hls_in, 17, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_17_V_address1", 7, hls_out, 17, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_17_V_ce1", 1, hls_out, 17, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_17_V_q1", 2, hls_in, 17, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_18_V_address0", 7, hls_out, 18, "ap_memory", "mem_address", 1),
	Port_Property("bottom_18_V_ce0", 1, hls_out, 18, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_18_V_q0", 2, hls_in, 18, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_18_V_address1", 7, hls_out, 18, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_18_V_ce1", 1, hls_out, 18, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_18_V_q1", 2, hls_in, 18, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_19_V_address0", 7, hls_out, 19, "ap_memory", "mem_address", 1),
	Port_Property("bottom_19_V_ce0", 1, hls_out, 19, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_19_V_q0", 2, hls_in, 19, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_19_V_address1", 7, hls_out, 19, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_19_V_ce1", 1, hls_out, 19, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_19_V_q1", 2, hls_in, 19, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_20_V_address0", 7, hls_out, 20, "ap_memory", "mem_address", 1),
	Port_Property("bottom_20_V_ce0", 1, hls_out, 20, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_20_V_q0", 2, hls_in, 20, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_20_V_address1", 7, hls_out, 20, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_20_V_ce1", 1, hls_out, 20, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_20_V_q1", 2, hls_in, 20, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_21_V_address0", 7, hls_out, 21, "ap_memory", "mem_address", 1),
	Port_Property("bottom_21_V_ce0", 1, hls_out, 21, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_21_V_q0", 2, hls_in, 21, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_21_V_address1", 7, hls_out, 21, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_21_V_ce1", 1, hls_out, 21, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_21_V_q1", 2, hls_in, 21, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_22_V_address0", 7, hls_out, 22, "ap_memory", "mem_address", 1),
	Port_Property("bottom_22_V_ce0", 1, hls_out, 22, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_22_V_q0", 2, hls_in, 22, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_22_V_address1", 7, hls_out, 22, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_22_V_ce1", 1, hls_out, 22, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_22_V_q1", 2, hls_in, 22, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_23_V_address0", 7, hls_out, 23, "ap_memory", "mem_address", 1),
	Port_Property("bottom_23_V_ce0", 1, hls_out, 23, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_23_V_q0", 2, hls_in, 23, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_23_V_address1", 7, hls_out, 23, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_23_V_ce1", 1, hls_out, 23, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_23_V_q1", 2, hls_in, 23, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_24_V_address0", 7, hls_out, 24, "ap_memory", "mem_address", 1),
	Port_Property("bottom_24_V_ce0", 1, hls_out, 24, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_24_V_q0", 2, hls_in, 24, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_24_V_address1", 7, hls_out, 24, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_24_V_ce1", 1, hls_out, 24, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_24_V_q1", 2, hls_in, 24, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_25_V_address0", 7, hls_out, 25, "ap_memory", "mem_address", 1),
	Port_Property("bottom_25_V_ce0", 1, hls_out, 25, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_25_V_q0", 2, hls_in, 25, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_25_V_address1", 7, hls_out, 25, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_25_V_ce1", 1, hls_out, 25, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_25_V_q1", 2, hls_in, 25, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_26_V_address0", 7, hls_out, 26, "ap_memory", "mem_address", 1),
	Port_Property("bottom_26_V_ce0", 1, hls_out, 26, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_26_V_q0", 2, hls_in, 26, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_26_V_address1", 7, hls_out, 26, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_26_V_ce1", 1, hls_out, 26, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_26_V_q1", 2, hls_in, 26, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_27_V_address0", 7, hls_out, 27, "ap_memory", "mem_address", 1),
	Port_Property("bottom_27_V_ce0", 1, hls_out, 27, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_27_V_q0", 2, hls_in, 27, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_27_V_address1", 7, hls_out, 27, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_27_V_ce1", 1, hls_out, 27, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_27_V_q1", 2, hls_in, 27, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_28_V_address0", 7, hls_out, 28, "ap_memory", "mem_address", 1),
	Port_Property("bottom_28_V_ce0", 1, hls_out, 28, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_28_V_q0", 2, hls_in, 28, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_28_V_address1", 7, hls_out, 28, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_28_V_ce1", 1, hls_out, 28, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_28_V_q1", 2, hls_in, 28, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_29_V_address0", 7, hls_out, 29, "ap_memory", "mem_address", 1),
	Port_Property("bottom_29_V_ce0", 1, hls_out, 29, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_29_V_q0", 2, hls_in, 29, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_29_V_address1", 7, hls_out, 29, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_29_V_ce1", 1, hls_out, 29, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_29_V_q1", 2, hls_in, 29, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_30_V_address0", 7, hls_out, 30, "ap_memory", "mem_address", 1),
	Port_Property("bottom_30_V_ce0", 1, hls_out, 30, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_30_V_q0", 2, hls_in, 30, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_30_V_address1", 7, hls_out, 30, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_30_V_ce1", 1, hls_out, 30, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_30_V_q1", 2, hls_in, 30, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bottom_31_V_address0", 7, hls_out, 31, "ap_memory", "mem_address", 1),
	Port_Property("bottom_31_V_ce0", 1, hls_out, 31, "ap_memory", "mem_ce", 1),
	Port_Property("bottom_31_V_q0", 2, hls_in, 31, "ap_memory", "mem_dout", 1),
	Port_Property("bottom_31_V_address1", 7, hls_out, 31, "ap_memory", "MemPortADDR2", 1),
	Port_Property("bottom_31_V_ce1", 1, hls_out, 31, "ap_memory", "MemPortCE2", 1),
	Port_Property("bottom_31_V_q1", 2, hls_in, 31, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_0_V_address0", 4, hls_out, 32, "ap_memory", "mem_address", 1),
	Port_Property("weights_0_V_ce0", 1, hls_out, 32, "ap_memory", "mem_ce", 1),
	Port_Property("weights_0_V_q0", 32, hls_in, 32, "ap_memory", "mem_dout", 1),
	Port_Property("weights_0_V_address1", 4, hls_out, 32, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_0_V_ce1", 1, hls_out, 32, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_0_V_q1", 32, hls_in, 32, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_1_V_address0", 4, hls_out, 33, "ap_memory", "mem_address", 1),
	Port_Property("weights_1_V_ce0", 1, hls_out, 33, "ap_memory", "mem_ce", 1),
	Port_Property("weights_1_V_q0", 32, hls_in, 33, "ap_memory", "mem_dout", 1),
	Port_Property("weights_1_V_address1", 4, hls_out, 33, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_1_V_ce1", 1, hls_out, 33, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_1_V_q1", 32, hls_in, 33, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_2_V_address0", 4, hls_out, 34, "ap_memory", "mem_address", 1),
	Port_Property("weights_2_V_ce0", 1, hls_out, 34, "ap_memory", "mem_ce", 1),
	Port_Property("weights_2_V_q0", 32, hls_in, 34, "ap_memory", "mem_dout", 1),
	Port_Property("weights_2_V_address1", 4, hls_out, 34, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_2_V_ce1", 1, hls_out, 34, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_2_V_q1", 32, hls_in, 34, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_3_V_address0", 4, hls_out, 35, "ap_memory", "mem_address", 1),
	Port_Property("weights_3_V_ce0", 1, hls_out, 35, "ap_memory", "mem_ce", 1),
	Port_Property("weights_3_V_q0", 32, hls_in, 35, "ap_memory", "mem_dout", 1),
	Port_Property("weights_3_V_address1", 4, hls_out, 35, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_3_V_ce1", 1, hls_out, 35, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_3_V_q1", 32, hls_in, 35, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_4_V_address0", 4, hls_out, 36, "ap_memory", "mem_address", 1),
	Port_Property("weights_4_V_ce0", 1, hls_out, 36, "ap_memory", "mem_ce", 1),
	Port_Property("weights_4_V_q0", 32, hls_in, 36, "ap_memory", "mem_dout", 1),
	Port_Property("weights_4_V_address1", 4, hls_out, 36, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_4_V_ce1", 1, hls_out, 36, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_4_V_q1", 32, hls_in, 36, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_5_V_address0", 4, hls_out, 37, "ap_memory", "mem_address", 1),
	Port_Property("weights_5_V_ce0", 1, hls_out, 37, "ap_memory", "mem_ce", 1),
	Port_Property("weights_5_V_q0", 32, hls_in, 37, "ap_memory", "mem_dout", 1),
	Port_Property("weights_5_V_address1", 4, hls_out, 37, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_5_V_ce1", 1, hls_out, 37, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_5_V_q1", 32, hls_in, 37, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_6_V_address0", 4, hls_out, 38, "ap_memory", "mem_address", 1),
	Port_Property("weights_6_V_ce0", 1, hls_out, 38, "ap_memory", "mem_ce", 1),
	Port_Property("weights_6_V_q0", 32, hls_in, 38, "ap_memory", "mem_dout", 1),
	Port_Property("weights_6_V_address1", 4, hls_out, 38, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_6_V_ce1", 1, hls_out, 38, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_6_V_q1", 32, hls_in, 38, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_7_V_address0", 4, hls_out, 39, "ap_memory", "mem_address", 1),
	Port_Property("weights_7_V_ce0", 1, hls_out, 39, "ap_memory", "mem_ce", 1),
	Port_Property("weights_7_V_q0", 32, hls_in, 39, "ap_memory", "mem_dout", 1),
	Port_Property("weights_7_V_address1", 4, hls_out, 39, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_7_V_ce1", 1, hls_out, 39, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_7_V_q1", 32, hls_in, 39, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_8_V_address0", 4, hls_out, 40, "ap_memory", "mem_address", 1),
	Port_Property("weights_8_V_ce0", 1, hls_out, 40, "ap_memory", "mem_ce", 1),
	Port_Property("weights_8_V_q0", 32, hls_in, 40, "ap_memory", "mem_dout", 1),
	Port_Property("weights_8_V_address1", 4, hls_out, 40, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_8_V_ce1", 1, hls_out, 40, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_8_V_q1", 32, hls_in, 40, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_9_V_address0", 4, hls_out, 41, "ap_memory", "mem_address", 1),
	Port_Property("weights_9_V_ce0", 1, hls_out, 41, "ap_memory", "mem_ce", 1),
	Port_Property("weights_9_V_q0", 32, hls_in, 41, "ap_memory", "mem_dout", 1),
	Port_Property("weights_9_V_address1", 4, hls_out, 41, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_9_V_ce1", 1, hls_out, 41, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_9_V_q1", 32, hls_in, 41, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_10_V_address0", 4, hls_out, 42, "ap_memory", "mem_address", 1),
	Port_Property("weights_10_V_ce0", 1, hls_out, 42, "ap_memory", "mem_ce", 1),
	Port_Property("weights_10_V_q0", 32, hls_in, 42, "ap_memory", "mem_dout", 1),
	Port_Property("weights_10_V_address1", 4, hls_out, 42, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_10_V_ce1", 1, hls_out, 42, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_10_V_q1", 32, hls_in, 42, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_11_V_address0", 4, hls_out, 43, "ap_memory", "mem_address", 1),
	Port_Property("weights_11_V_ce0", 1, hls_out, 43, "ap_memory", "mem_ce", 1),
	Port_Property("weights_11_V_q0", 32, hls_in, 43, "ap_memory", "mem_dout", 1),
	Port_Property("weights_11_V_address1", 4, hls_out, 43, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_11_V_ce1", 1, hls_out, 43, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_11_V_q1", 32, hls_in, 43, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_12_V_address0", 4, hls_out, 44, "ap_memory", "mem_address", 1),
	Port_Property("weights_12_V_ce0", 1, hls_out, 44, "ap_memory", "mem_ce", 1),
	Port_Property("weights_12_V_q0", 32, hls_in, 44, "ap_memory", "mem_dout", 1),
	Port_Property("weights_12_V_address1", 4, hls_out, 44, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_12_V_ce1", 1, hls_out, 44, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_12_V_q1", 32, hls_in, 44, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_13_V_address0", 4, hls_out, 45, "ap_memory", "mem_address", 1),
	Port_Property("weights_13_V_ce0", 1, hls_out, 45, "ap_memory", "mem_ce", 1),
	Port_Property("weights_13_V_q0", 32, hls_in, 45, "ap_memory", "mem_dout", 1),
	Port_Property("weights_13_V_address1", 4, hls_out, 45, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_13_V_ce1", 1, hls_out, 45, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_13_V_q1", 32, hls_in, 45, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_14_V_address0", 4, hls_out, 46, "ap_memory", "mem_address", 1),
	Port_Property("weights_14_V_ce0", 1, hls_out, 46, "ap_memory", "mem_ce", 1),
	Port_Property("weights_14_V_q0", 32, hls_in, 46, "ap_memory", "mem_dout", 1),
	Port_Property("weights_14_V_address1", 4, hls_out, 46, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_14_V_ce1", 1, hls_out, 46, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_14_V_q1", 32, hls_in, 46, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_15_V_address0", 4, hls_out, 47, "ap_memory", "mem_address", 1),
	Port_Property("weights_15_V_ce0", 1, hls_out, 47, "ap_memory", "mem_ce", 1),
	Port_Property("weights_15_V_q0", 32, hls_in, 47, "ap_memory", "mem_dout", 1),
	Port_Property("weights_15_V_address1", 4, hls_out, 47, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_15_V_ce1", 1, hls_out, 47, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_15_V_q1", 32, hls_in, 47, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_16_V_address0", 4, hls_out, 48, "ap_memory", "mem_address", 1),
	Port_Property("weights_16_V_ce0", 1, hls_out, 48, "ap_memory", "mem_ce", 1),
	Port_Property("weights_16_V_q0", 32, hls_in, 48, "ap_memory", "mem_dout", 1),
	Port_Property("weights_16_V_address1", 4, hls_out, 48, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_16_V_ce1", 1, hls_out, 48, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_16_V_q1", 32, hls_in, 48, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_17_V_address0", 4, hls_out, 49, "ap_memory", "mem_address", 1),
	Port_Property("weights_17_V_ce0", 1, hls_out, 49, "ap_memory", "mem_ce", 1),
	Port_Property("weights_17_V_q0", 32, hls_in, 49, "ap_memory", "mem_dout", 1),
	Port_Property("weights_17_V_address1", 4, hls_out, 49, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_17_V_ce1", 1, hls_out, 49, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_17_V_q1", 32, hls_in, 49, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_18_V_address0", 4, hls_out, 50, "ap_memory", "mem_address", 1),
	Port_Property("weights_18_V_ce0", 1, hls_out, 50, "ap_memory", "mem_ce", 1),
	Port_Property("weights_18_V_q0", 32, hls_in, 50, "ap_memory", "mem_dout", 1),
	Port_Property("weights_18_V_address1", 4, hls_out, 50, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_18_V_ce1", 1, hls_out, 50, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_18_V_q1", 32, hls_in, 50, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_19_V_address0", 4, hls_out, 51, "ap_memory", "mem_address", 1),
	Port_Property("weights_19_V_ce0", 1, hls_out, 51, "ap_memory", "mem_ce", 1),
	Port_Property("weights_19_V_q0", 32, hls_in, 51, "ap_memory", "mem_dout", 1),
	Port_Property("weights_19_V_address1", 4, hls_out, 51, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_19_V_ce1", 1, hls_out, 51, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_19_V_q1", 32, hls_in, 51, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_20_V_address0", 4, hls_out, 52, "ap_memory", "mem_address", 1),
	Port_Property("weights_20_V_ce0", 1, hls_out, 52, "ap_memory", "mem_ce", 1),
	Port_Property("weights_20_V_q0", 32, hls_in, 52, "ap_memory", "mem_dout", 1),
	Port_Property("weights_20_V_address1", 4, hls_out, 52, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_20_V_ce1", 1, hls_out, 52, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_20_V_q1", 32, hls_in, 52, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_21_V_address0", 4, hls_out, 53, "ap_memory", "mem_address", 1),
	Port_Property("weights_21_V_ce0", 1, hls_out, 53, "ap_memory", "mem_ce", 1),
	Port_Property("weights_21_V_q0", 32, hls_in, 53, "ap_memory", "mem_dout", 1),
	Port_Property("weights_21_V_address1", 4, hls_out, 53, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_21_V_ce1", 1, hls_out, 53, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_21_V_q1", 32, hls_in, 53, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_22_V_address0", 4, hls_out, 54, "ap_memory", "mem_address", 1),
	Port_Property("weights_22_V_ce0", 1, hls_out, 54, "ap_memory", "mem_ce", 1),
	Port_Property("weights_22_V_q0", 32, hls_in, 54, "ap_memory", "mem_dout", 1),
	Port_Property("weights_22_V_address1", 4, hls_out, 54, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_22_V_ce1", 1, hls_out, 54, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_22_V_q1", 32, hls_in, 54, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_23_V_address0", 4, hls_out, 55, "ap_memory", "mem_address", 1),
	Port_Property("weights_23_V_ce0", 1, hls_out, 55, "ap_memory", "mem_ce", 1),
	Port_Property("weights_23_V_q0", 32, hls_in, 55, "ap_memory", "mem_dout", 1),
	Port_Property("weights_23_V_address1", 4, hls_out, 55, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_23_V_ce1", 1, hls_out, 55, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_23_V_q1", 32, hls_in, 55, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_24_V_address0", 4, hls_out, 56, "ap_memory", "mem_address", 1),
	Port_Property("weights_24_V_ce0", 1, hls_out, 56, "ap_memory", "mem_ce", 1),
	Port_Property("weights_24_V_q0", 32, hls_in, 56, "ap_memory", "mem_dout", 1),
	Port_Property("weights_24_V_address1", 4, hls_out, 56, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_24_V_ce1", 1, hls_out, 56, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_24_V_q1", 32, hls_in, 56, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_25_V_address0", 4, hls_out, 57, "ap_memory", "mem_address", 1),
	Port_Property("weights_25_V_ce0", 1, hls_out, 57, "ap_memory", "mem_ce", 1),
	Port_Property("weights_25_V_q0", 32, hls_in, 57, "ap_memory", "mem_dout", 1),
	Port_Property("weights_25_V_address1", 4, hls_out, 57, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_25_V_ce1", 1, hls_out, 57, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_25_V_q1", 32, hls_in, 57, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_26_V_address0", 4, hls_out, 58, "ap_memory", "mem_address", 1),
	Port_Property("weights_26_V_ce0", 1, hls_out, 58, "ap_memory", "mem_ce", 1),
	Port_Property("weights_26_V_q0", 32, hls_in, 58, "ap_memory", "mem_dout", 1),
	Port_Property("weights_26_V_address1", 4, hls_out, 58, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_26_V_ce1", 1, hls_out, 58, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_26_V_q1", 32, hls_in, 58, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_27_V_address0", 4, hls_out, 59, "ap_memory", "mem_address", 1),
	Port_Property("weights_27_V_ce0", 1, hls_out, 59, "ap_memory", "mem_ce", 1),
	Port_Property("weights_27_V_q0", 32, hls_in, 59, "ap_memory", "mem_dout", 1),
	Port_Property("weights_27_V_address1", 4, hls_out, 59, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_27_V_ce1", 1, hls_out, 59, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_27_V_q1", 32, hls_in, 59, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_28_V_address0", 4, hls_out, 60, "ap_memory", "mem_address", 1),
	Port_Property("weights_28_V_ce0", 1, hls_out, 60, "ap_memory", "mem_ce", 1),
	Port_Property("weights_28_V_q0", 32, hls_in, 60, "ap_memory", "mem_dout", 1),
	Port_Property("weights_28_V_address1", 4, hls_out, 60, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_28_V_ce1", 1, hls_out, 60, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_28_V_q1", 32, hls_in, 60, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_29_V_address0", 4, hls_out, 61, "ap_memory", "mem_address", 1),
	Port_Property("weights_29_V_ce0", 1, hls_out, 61, "ap_memory", "mem_ce", 1),
	Port_Property("weights_29_V_q0", 32, hls_in, 61, "ap_memory", "mem_dout", 1),
	Port_Property("weights_29_V_address1", 4, hls_out, 61, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_29_V_ce1", 1, hls_out, 61, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_29_V_q1", 32, hls_in, 61, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_30_V_address0", 4, hls_out, 62, "ap_memory", "mem_address", 1),
	Port_Property("weights_30_V_ce0", 1, hls_out, 62, "ap_memory", "mem_ce", 1),
	Port_Property("weights_30_V_q0", 32, hls_in, 62, "ap_memory", "mem_dout", 1),
	Port_Property("weights_30_V_address1", 4, hls_out, 62, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_30_V_ce1", 1, hls_out, 62, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_30_V_q1", 32, hls_in, 62, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights_31_V_address0", 4, hls_out, 63, "ap_memory", "mem_address", 1),
	Port_Property("weights_31_V_ce0", 1, hls_out, 63, "ap_memory", "mem_ce", 1),
	Port_Property("weights_31_V_q0", 32, hls_in, 63, "ap_memory", "mem_dout", 1),
	Port_Property("weights_31_V_address1", 4, hls_out, 63, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights_31_V_ce1", 1, hls_out, 63, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights_31_V_q1", 32, hls_in, 63, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("thres_0_V", 11, hls_in, 64, "ap_none", "in_data", 1),
	Port_Property("thres_1_V", 11, hls_in, 65, "ap_none", "in_data", 1),
	Port_Property("thres_2_V", 11, hls_in, 66, "ap_none", "in_data", 1),
	Port_Property("thres_3_V", 11, hls_in, 67, "ap_none", "in_data", 1),
	Port_Property("thres_4_V", 11, hls_in, 68, "ap_none", "in_data", 1),
	Port_Property("thres_5_V", 11, hls_in, 69, "ap_none", "in_data", 1),
	Port_Property("thres_6_V", 11, hls_in, 70, "ap_none", "in_data", 1),
	Port_Property("thres_7_V", 11, hls_in, 71, "ap_none", "in_data", 1),
	Port_Property("thres_8_V", 11, hls_in, 72, "ap_none", "in_data", 1),
	Port_Property("thres_9_V", 11, hls_in, 73, "ap_none", "in_data", 1),
	Port_Property("thres_10_V", 11, hls_in, 74, "ap_none", "in_data", 1),
	Port_Property("thres_11_V", 11, hls_in, 75, "ap_none", "in_data", 1),
	Port_Property("thres_12_V", 11, hls_in, 76, "ap_none", "in_data", 1),
	Port_Property("thres_13_V", 11, hls_in, 77, "ap_none", "in_data", 1),
	Port_Property("thres_14_V", 11, hls_in, 78, "ap_none", "in_data", 1),
	Port_Property("thres_15_V", 11, hls_in, 79, "ap_none", "in_data", 1),
	Port_Property("thres_16_V", 11, hls_in, 80, "ap_none", "in_data", 1),
	Port_Property("thres_17_V", 11, hls_in, 81, "ap_none", "in_data", 1),
	Port_Property("thres_18_V", 11, hls_in, 82, "ap_none", "in_data", 1),
	Port_Property("thres_19_V", 11, hls_in, 83, "ap_none", "in_data", 1),
	Port_Property("thres_20_V", 11, hls_in, 84, "ap_none", "in_data", 1),
	Port_Property("thres_21_V", 11, hls_in, 85, "ap_none", "in_data", 1),
	Port_Property("thres_22_V", 11, hls_in, 86, "ap_none", "in_data", 1),
	Port_Property("thres_23_V", 11, hls_in, 87, "ap_none", "in_data", 1),
	Port_Property("thres_24_V", 11, hls_in, 88, "ap_none", "in_data", 1),
	Port_Property("thres_25_V", 11, hls_in, 89, "ap_none", "in_data", 1),
	Port_Property("thres_26_V", 11, hls_in, 90, "ap_none", "in_data", 1),
	Port_Property("thres_27_V", 11, hls_in, 91, "ap_none", "in_data", 1),
	Port_Property("thres_28_V", 11, hls_in, 92, "ap_none", "in_data", 1),
	Port_Property("thres_29_V", 11, hls_in, 93, "ap_none", "in_data", 1),
	Port_Property("thres_30_V", 11, hls_in, 94, "ap_none", "in_data", 1),
	Port_Property("thres_31_V", 11, hls_in, 95, "ap_none", "in_data", 1),
	Port_Property("bn_weights_0_V", 11, hls_in, 96, "ap_none", "in_data", 1),
	Port_Property("bn_weights_1_V", 11, hls_in, 97, "ap_none", "in_data", 1),
	Port_Property("bn_weights_2_V", 11, hls_in, 98, "ap_none", "in_data", 1),
	Port_Property("bn_weights_3_V", 11, hls_in, 99, "ap_none", "in_data", 1),
	Port_Property("bn_weights_4_V", 11, hls_in, 100, "ap_none", "in_data", 1),
	Port_Property("bn_weights_5_V", 11, hls_in, 101, "ap_none", "in_data", 1),
	Port_Property("bn_weights_6_V", 11, hls_in, 102, "ap_none", "in_data", 1),
	Port_Property("bn_weights_7_V", 11, hls_in, 103, "ap_none", "in_data", 1),
	Port_Property("bn_weights_8_V", 11, hls_in, 104, "ap_none", "in_data", 1),
	Port_Property("bn_weights_9_V", 11, hls_in, 105, "ap_none", "in_data", 1),
	Port_Property("bn_weights_10_V", 11, hls_in, 106, "ap_none", "in_data", 1),
	Port_Property("bn_weights_11_V", 11, hls_in, 107, "ap_none", "in_data", 1),
	Port_Property("bn_weights_12_V", 11, hls_in, 108, "ap_none", "in_data", 1),
	Port_Property("bn_weights_13_V", 11, hls_in, 109, "ap_none", "in_data", 1),
	Port_Property("bn_weights_14_V", 11, hls_in, 110, "ap_none", "in_data", 1),
	Port_Property("bn_weights_15_V", 11, hls_in, 111, "ap_none", "in_data", 1),
	Port_Property("bn_weights_16_V", 11, hls_in, 112, "ap_none", "in_data", 1),
	Port_Property("bn_weights_17_V", 11, hls_in, 113, "ap_none", "in_data", 1),
	Port_Property("bn_weights_18_V", 11, hls_in, 114, "ap_none", "in_data", 1),
	Port_Property("bn_weights_19_V", 11, hls_in, 115, "ap_none", "in_data", 1),
	Port_Property("bn_weights_20_V", 11, hls_in, 116, "ap_none", "in_data", 1),
	Port_Property("bn_weights_21_V", 11, hls_in, 117, "ap_none", "in_data", 1),
	Port_Property("bn_weights_22_V", 11, hls_in, 118, "ap_none", "in_data", 1),
	Port_Property("bn_weights_23_V", 11, hls_in, 119, "ap_none", "in_data", 1),
	Port_Property("bn_weights_24_V", 11, hls_in, 120, "ap_none", "in_data", 1),
	Port_Property("bn_weights_25_V", 11, hls_in, 121, "ap_none", "in_data", 1),
	Port_Property("bn_weights_26_V", 11, hls_in, 122, "ap_none", "in_data", 1),
	Port_Property("bn_weights_27_V", 11, hls_in, 123, "ap_none", "in_data", 1),
	Port_Property("bn_weights_28_V", 11, hls_in, 124, "ap_none", "in_data", 1),
	Port_Property("bn_weights_29_V", 11, hls_in, 125, "ap_none", "in_data", 1),
	Port_Property("bn_weights_30_V", 11, hls_in, 126, "ap_none", "in_data", 1),
	Port_Property("bn_weights_31_V", 11, hls_in, 127, "ap_none", "in_data", 1),
	Port_Property("bn_bias_0_V", 11, hls_in, 128, "ap_none", "in_data", 1),
	Port_Property("bn_bias_1_V", 11, hls_in, 129, "ap_none", "in_data", 1),
	Port_Property("bn_bias_2_V", 11, hls_in, 130, "ap_none", "in_data", 1),
	Port_Property("bn_bias_3_V", 11, hls_in, 131, "ap_none", "in_data", 1),
	Port_Property("bn_bias_4_V", 11, hls_in, 132, "ap_none", "in_data", 1),
	Port_Property("bn_bias_5_V", 11, hls_in, 133, "ap_none", "in_data", 1),
	Port_Property("bn_bias_6_V", 11, hls_in, 134, "ap_none", "in_data", 1),
	Port_Property("bn_bias_7_V", 11, hls_in, 135, "ap_none", "in_data", 1),
	Port_Property("bn_bias_8_V", 11, hls_in, 136, "ap_none", "in_data", 1),
	Port_Property("bn_bias_9_V", 11, hls_in, 137, "ap_none", "in_data", 1),
	Port_Property("bn_bias_10_V", 11, hls_in, 138, "ap_none", "in_data", 1),
	Port_Property("bn_bias_11_V", 11, hls_in, 139, "ap_none", "in_data", 1),
	Port_Property("bn_bias_12_V", 11, hls_in, 140, "ap_none", "in_data", 1),
	Port_Property("bn_bias_13_V", 11, hls_in, 141, "ap_none", "in_data", 1),
	Port_Property("bn_bias_14_V", 11, hls_in, 142, "ap_none", "in_data", 1),
	Port_Property("bn_bias_15_V", 11, hls_in, 143, "ap_none", "in_data", 1),
	Port_Property("bn_bias_16_V", 11, hls_in, 144, "ap_none", "in_data", 1),
	Port_Property("bn_bias_17_V", 11, hls_in, 145, "ap_none", "in_data", 1),
	Port_Property("bn_bias_18_V", 11, hls_in, 146, "ap_none", "in_data", 1),
	Port_Property("bn_bias_19_V", 11, hls_in, 147, "ap_none", "in_data", 1),
	Port_Property("bn_bias_20_V", 11, hls_in, 148, "ap_none", "in_data", 1),
	Port_Property("bn_bias_21_V", 11, hls_in, 149, "ap_none", "in_data", 1),
	Port_Property("bn_bias_22_V", 11, hls_in, 150, "ap_none", "in_data", 1),
	Port_Property("bn_bias_23_V", 11, hls_in, 151, "ap_none", "in_data", 1),
	Port_Property("bn_bias_24_V", 11, hls_in, 152, "ap_none", "in_data", 1),
	Port_Property("bn_bias_25_V", 11, hls_in, 153, "ap_none", "in_data", 1),
	Port_Property("bn_bias_26_V", 11, hls_in, 154, "ap_none", "in_data", 1),
	Port_Property("bn_bias_27_V", 11, hls_in, 155, "ap_none", "in_data", 1),
	Port_Property("bn_bias_28_V", 11, hls_in, 156, "ap_none", "in_data", 1),
	Port_Property("bn_bias_29_V", 11, hls_in, 157, "ap_none", "in_data", 1),
	Port_Property("bn_bias_30_V", 11, hls_in, 158, "ap_none", "in_data", 1),
	Port_Property("bn_bias_31_V", 11, hls_in, 159, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_0_V", 11, hls_in, 160, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_1_V", 11, hls_in, 161, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_2_V", 11, hls_in, 162, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_3_V", 11, hls_in, 163, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_4_V", 11, hls_in, 164, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_5_V", 11, hls_in, 165, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_6_V", 11, hls_in, 166, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_7_V", 11, hls_in, 167, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_8_V", 11, hls_in, 168, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_9_V", 11, hls_in, 169, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_10_V", 11, hls_in, 170, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_11_V", 11, hls_in, 171, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_12_V", 11, hls_in, 172, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_13_V", 11, hls_in, 173, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_14_V", 11, hls_in, 174, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_15_V", 11, hls_in, 175, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_16_V", 11, hls_in, 176, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_17_V", 11, hls_in, 177, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_18_V", 11, hls_in, 178, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_19_V", 11, hls_in, 179, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_20_V", 11, hls_in, 180, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_21_V", 11, hls_in, 181, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_22_V", 11, hls_in, 182, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_23_V", 11, hls_in, 183, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_24_V", 11, hls_in, 184, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_25_V", 11, hls_in, 185, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_26_V", 11, hls_in, 186, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_27_V", 11, hls_in, 187, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_28_V", 11, hls_in, 188, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_29_V", 11, hls_in, 189, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_30_V", 11, hls_in, 190, "ap_none", "in_data", 1),
	Port_Property("relu_shiftx_31_V", 11, hls_in, 191, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_0_V", 11, hls_in, 192, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_1_V", 11, hls_in, 193, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_2_V", 11, hls_in, 194, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_3_V", 11, hls_in, 195, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_4_V", 11, hls_in, 196, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_5_V", 11, hls_in, 197, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_6_V", 11, hls_in, 198, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_7_V", 11, hls_in, 199, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_8_V", 11, hls_in, 200, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_9_V", 11, hls_in, 201, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_10_V", 11, hls_in, 202, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_11_V", 11, hls_in, 203, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_12_V", 11, hls_in, 204, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_13_V", 11, hls_in, 205, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_14_V", 11, hls_in, 206, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_15_V", 11, hls_in, 207, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_16_V", 11, hls_in, 208, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_17_V", 11, hls_in, 209, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_18_V", 11, hls_in, 210, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_19_V", 11, hls_in, 211, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_20_V", 11, hls_in, 212, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_21_V", 11, hls_in, 213, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_22_V", 11, hls_in, 214, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_23_V", 11, hls_in, 215, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_24_V", 11, hls_in, 216, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_25_V", 11, hls_in, 217, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_26_V", 11, hls_in, 218, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_27_V", 11, hls_in, 219, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_28_V", 11, hls_in, 220, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_29_V", 11, hls_in, 221, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_30_V", 11, hls_in, 222, "ap_none", "in_data", 1),
	Port_Property("relu_shifty_31_V", 11, hls_in, 223, "ap_none", "in_data", 1),
	Port_Property("relu_weights_0_V", 11, hls_in, 224, "ap_none", "in_data", 1),
	Port_Property("relu_weights_1_V", 11, hls_in, 225, "ap_none", "in_data", 1),
	Port_Property("relu_weights_2_V", 11, hls_in, 226, "ap_none", "in_data", 1),
	Port_Property("relu_weights_3_V", 11, hls_in, 227, "ap_none", "in_data", 1),
	Port_Property("relu_weights_4_V", 11, hls_in, 228, "ap_none", "in_data", 1),
	Port_Property("relu_weights_5_V", 11, hls_in, 229, "ap_none", "in_data", 1),
	Port_Property("relu_weights_6_V", 11, hls_in, 230, "ap_none", "in_data", 1),
	Port_Property("relu_weights_7_V", 11, hls_in, 231, "ap_none", "in_data", 1),
	Port_Property("relu_weights_8_V", 11, hls_in, 232, "ap_none", "in_data", 1),
	Port_Property("relu_weights_9_V", 11, hls_in, 233, "ap_none", "in_data", 1),
	Port_Property("relu_weights_10_V", 11, hls_in, 234, "ap_none", "in_data", 1),
	Port_Property("relu_weights_11_V", 11, hls_in, 235, "ap_none", "in_data", 1),
	Port_Property("relu_weights_12_V", 11, hls_in, 236, "ap_none", "in_data", 1),
	Port_Property("relu_weights_13_V", 11, hls_in, 237, "ap_none", "in_data", 1),
	Port_Property("relu_weights_14_V", 11, hls_in, 238, "ap_none", "in_data", 1),
	Port_Property("relu_weights_15_V", 11, hls_in, 239, "ap_none", "in_data", 1),
	Port_Property("relu_weights_16_V", 11, hls_in, 240, "ap_none", "in_data", 1),
	Port_Property("relu_weights_17_V", 11, hls_in, 241, "ap_none", "in_data", 1),
	Port_Property("relu_weights_18_V", 11, hls_in, 242, "ap_none", "in_data", 1),
	Port_Property("relu_weights_19_V", 11, hls_in, 243, "ap_none", "in_data", 1),
	Port_Property("relu_weights_20_V", 11, hls_in, 244, "ap_none", "in_data", 1),
	Port_Property("relu_weights_21_V", 11, hls_in, 245, "ap_none", "in_data", 1),
	Port_Property("relu_weights_22_V", 11, hls_in, 246, "ap_none", "in_data", 1),
	Port_Property("relu_weights_23_V", 11, hls_in, 247, "ap_none", "in_data", 1),
	Port_Property("relu_weights_24_V", 11, hls_in, 248, "ap_none", "in_data", 1),
	Port_Property("relu_weights_25_V", 11, hls_in, 249, "ap_none", "in_data", 1),
	Port_Property("relu_weights_26_V", 11, hls_in, 250, "ap_none", "in_data", 1),
	Port_Property("relu_weights_27_V", 11, hls_in, 251, "ap_none", "in_data", 1),
	Port_Property("relu_weights_28_V", 11, hls_in, 252, "ap_none", "in_data", 1),
	Port_Property("relu_weights_29_V", 11, hls_in, 253, "ap_none", "in_data", 1),
	Port_Property("relu_weights_30_V", 11, hls_in, 254, "ap_none", "in_data", 1),
	Port_Property("relu_weights_31_V", 11, hls_in, 255, "ap_none", "in_data", 1),
	Port_Property("top_0_V_address0", 7, hls_out, 256, "ap_memory", "mem_address", 1),
	Port_Property("top_0_V_ce0", 1, hls_out, 256, "ap_memory", "mem_ce", 1),
	Port_Property("top_0_V_we0", 1, hls_out, 256, "ap_memory", "mem_we", 1),
	Port_Property("top_0_V_d0", 14, hls_out, 256, "ap_memory", "mem_din", 1),
	Port_Property("top_1_V_address0", 7, hls_out, 257, "ap_memory", "mem_address", 1),
	Port_Property("top_1_V_ce0", 1, hls_out, 257, "ap_memory", "mem_ce", 1),
	Port_Property("top_1_V_we0", 1, hls_out, 257, "ap_memory", "mem_we", 1),
	Port_Property("top_1_V_d0", 14, hls_out, 257, "ap_memory", "mem_din", 1),
	Port_Property("top_2_V_address0", 7, hls_out, 258, "ap_memory", "mem_address", 1),
	Port_Property("top_2_V_ce0", 1, hls_out, 258, "ap_memory", "mem_ce", 1),
	Port_Property("top_2_V_we0", 1, hls_out, 258, "ap_memory", "mem_we", 1),
	Port_Property("top_2_V_d0", 14, hls_out, 258, "ap_memory", "mem_din", 1),
	Port_Property("top_3_V_address0", 7, hls_out, 259, "ap_memory", "mem_address", 1),
	Port_Property("top_3_V_ce0", 1, hls_out, 259, "ap_memory", "mem_ce", 1),
	Port_Property("top_3_V_we0", 1, hls_out, 259, "ap_memory", "mem_we", 1),
	Port_Property("top_3_V_d0", 14, hls_out, 259, "ap_memory", "mem_din", 1),
	Port_Property("top_4_V_address0", 7, hls_out, 260, "ap_memory", "mem_address", 1),
	Port_Property("top_4_V_ce0", 1, hls_out, 260, "ap_memory", "mem_ce", 1),
	Port_Property("top_4_V_we0", 1, hls_out, 260, "ap_memory", "mem_we", 1),
	Port_Property("top_4_V_d0", 14, hls_out, 260, "ap_memory", "mem_din", 1),
	Port_Property("top_5_V_address0", 7, hls_out, 261, "ap_memory", "mem_address", 1),
	Port_Property("top_5_V_ce0", 1, hls_out, 261, "ap_memory", "mem_ce", 1),
	Port_Property("top_5_V_we0", 1, hls_out, 261, "ap_memory", "mem_we", 1),
	Port_Property("top_5_V_d0", 14, hls_out, 261, "ap_memory", "mem_din", 1),
	Port_Property("top_6_V_address0", 7, hls_out, 262, "ap_memory", "mem_address", 1),
	Port_Property("top_6_V_ce0", 1, hls_out, 262, "ap_memory", "mem_ce", 1),
	Port_Property("top_6_V_we0", 1, hls_out, 262, "ap_memory", "mem_we", 1),
	Port_Property("top_6_V_d0", 14, hls_out, 262, "ap_memory", "mem_din", 1),
	Port_Property("top_7_V_address0", 7, hls_out, 263, "ap_memory", "mem_address", 1),
	Port_Property("top_7_V_ce0", 1, hls_out, 263, "ap_memory", "mem_ce", 1),
	Port_Property("top_7_V_we0", 1, hls_out, 263, "ap_memory", "mem_we", 1),
	Port_Property("top_7_V_d0", 14, hls_out, 263, "ap_memory", "mem_din", 1),
	Port_Property("top_8_V_address0", 7, hls_out, 264, "ap_memory", "mem_address", 1),
	Port_Property("top_8_V_ce0", 1, hls_out, 264, "ap_memory", "mem_ce", 1),
	Port_Property("top_8_V_we0", 1, hls_out, 264, "ap_memory", "mem_we", 1),
	Port_Property("top_8_V_d0", 14, hls_out, 264, "ap_memory", "mem_din", 1),
	Port_Property("top_9_V_address0", 7, hls_out, 265, "ap_memory", "mem_address", 1),
	Port_Property("top_9_V_ce0", 1, hls_out, 265, "ap_memory", "mem_ce", 1),
	Port_Property("top_9_V_we0", 1, hls_out, 265, "ap_memory", "mem_we", 1),
	Port_Property("top_9_V_d0", 14, hls_out, 265, "ap_memory", "mem_din", 1),
	Port_Property("top_10_V_address0", 7, hls_out, 266, "ap_memory", "mem_address", 1),
	Port_Property("top_10_V_ce0", 1, hls_out, 266, "ap_memory", "mem_ce", 1),
	Port_Property("top_10_V_we0", 1, hls_out, 266, "ap_memory", "mem_we", 1),
	Port_Property("top_10_V_d0", 14, hls_out, 266, "ap_memory", "mem_din", 1),
	Port_Property("top_11_V_address0", 7, hls_out, 267, "ap_memory", "mem_address", 1),
	Port_Property("top_11_V_ce0", 1, hls_out, 267, "ap_memory", "mem_ce", 1),
	Port_Property("top_11_V_we0", 1, hls_out, 267, "ap_memory", "mem_we", 1),
	Port_Property("top_11_V_d0", 14, hls_out, 267, "ap_memory", "mem_din", 1),
	Port_Property("top_12_V_address0", 7, hls_out, 268, "ap_memory", "mem_address", 1),
	Port_Property("top_12_V_ce0", 1, hls_out, 268, "ap_memory", "mem_ce", 1),
	Port_Property("top_12_V_we0", 1, hls_out, 268, "ap_memory", "mem_we", 1),
	Port_Property("top_12_V_d0", 14, hls_out, 268, "ap_memory", "mem_din", 1),
	Port_Property("top_13_V_address0", 7, hls_out, 269, "ap_memory", "mem_address", 1),
	Port_Property("top_13_V_ce0", 1, hls_out, 269, "ap_memory", "mem_ce", 1),
	Port_Property("top_13_V_we0", 1, hls_out, 269, "ap_memory", "mem_we", 1),
	Port_Property("top_13_V_d0", 14, hls_out, 269, "ap_memory", "mem_din", 1),
	Port_Property("top_14_V_address0", 7, hls_out, 270, "ap_memory", "mem_address", 1),
	Port_Property("top_14_V_ce0", 1, hls_out, 270, "ap_memory", "mem_ce", 1),
	Port_Property("top_14_V_we0", 1, hls_out, 270, "ap_memory", "mem_we", 1),
	Port_Property("top_14_V_d0", 14, hls_out, 270, "ap_memory", "mem_din", 1),
	Port_Property("top_15_V_address0", 7, hls_out, 271, "ap_memory", "mem_address", 1),
	Port_Property("top_15_V_ce0", 1, hls_out, 271, "ap_memory", "mem_ce", 1),
	Port_Property("top_15_V_we0", 1, hls_out, 271, "ap_memory", "mem_we", 1),
	Port_Property("top_15_V_d0", 14, hls_out, 271, "ap_memory", "mem_din", 1),
	Port_Property("top_16_V_address0", 7, hls_out, 272, "ap_memory", "mem_address", 1),
	Port_Property("top_16_V_ce0", 1, hls_out, 272, "ap_memory", "mem_ce", 1),
	Port_Property("top_16_V_we0", 1, hls_out, 272, "ap_memory", "mem_we", 1),
	Port_Property("top_16_V_d0", 14, hls_out, 272, "ap_memory", "mem_din", 1),
	Port_Property("top_17_V_address0", 7, hls_out, 273, "ap_memory", "mem_address", 1),
	Port_Property("top_17_V_ce0", 1, hls_out, 273, "ap_memory", "mem_ce", 1),
	Port_Property("top_17_V_we0", 1, hls_out, 273, "ap_memory", "mem_we", 1),
	Port_Property("top_17_V_d0", 14, hls_out, 273, "ap_memory", "mem_din", 1),
	Port_Property("top_18_V_address0", 7, hls_out, 274, "ap_memory", "mem_address", 1),
	Port_Property("top_18_V_ce0", 1, hls_out, 274, "ap_memory", "mem_ce", 1),
	Port_Property("top_18_V_we0", 1, hls_out, 274, "ap_memory", "mem_we", 1),
	Port_Property("top_18_V_d0", 14, hls_out, 274, "ap_memory", "mem_din", 1),
	Port_Property("top_19_V_address0", 7, hls_out, 275, "ap_memory", "mem_address", 1),
	Port_Property("top_19_V_ce0", 1, hls_out, 275, "ap_memory", "mem_ce", 1),
	Port_Property("top_19_V_we0", 1, hls_out, 275, "ap_memory", "mem_we", 1),
	Port_Property("top_19_V_d0", 14, hls_out, 275, "ap_memory", "mem_din", 1),
	Port_Property("top_20_V_address0", 7, hls_out, 276, "ap_memory", "mem_address", 1),
	Port_Property("top_20_V_ce0", 1, hls_out, 276, "ap_memory", "mem_ce", 1),
	Port_Property("top_20_V_we0", 1, hls_out, 276, "ap_memory", "mem_we", 1),
	Port_Property("top_20_V_d0", 14, hls_out, 276, "ap_memory", "mem_din", 1),
	Port_Property("top_21_V_address0", 7, hls_out, 277, "ap_memory", "mem_address", 1),
	Port_Property("top_21_V_ce0", 1, hls_out, 277, "ap_memory", "mem_ce", 1),
	Port_Property("top_21_V_we0", 1, hls_out, 277, "ap_memory", "mem_we", 1),
	Port_Property("top_21_V_d0", 14, hls_out, 277, "ap_memory", "mem_din", 1),
	Port_Property("top_22_V_address0", 7, hls_out, 278, "ap_memory", "mem_address", 1),
	Port_Property("top_22_V_ce0", 1, hls_out, 278, "ap_memory", "mem_ce", 1),
	Port_Property("top_22_V_we0", 1, hls_out, 278, "ap_memory", "mem_we", 1),
	Port_Property("top_22_V_d0", 14, hls_out, 278, "ap_memory", "mem_din", 1),
	Port_Property("top_23_V_address0", 7, hls_out, 279, "ap_memory", "mem_address", 1),
	Port_Property("top_23_V_ce0", 1, hls_out, 279, "ap_memory", "mem_ce", 1),
	Port_Property("top_23_V_we0", 1, hls_out, 279, "ap_memory", "mem_we", 1),
	Port_Property("top_23_V_d0", 14, hls_out, 279, "ap_memory", "mem_din", 1),
	Port_Property("top_24_V_address0", 7, hls_out, 280, "ap_memory", "mem_address", 1),
	Port_Property("top_24_V_ce0", 1, hls_out, 280, "ap_memory", "mem_ce", 1),
	Port_Property("top_24_V_we0", 1, hls_out, 280, "ap_memory", "mem_we", 1),
	Port_Property("top_24_V_d0", 14, hls_out, 280, "ap_memory", "mem_din", 1),
	Port_Property("top_25_V_address0", 7, hls_out, 281, "ap_memory", "mem_address", 1),
	Port_Property("top_25_V_ce0", 1, hls_out, 281, "ap_memory", "mem_ce", 1),
	Port_Property("top_25_V_we0", 1, hls_out, 281, "ap_memory", "mem_we", 1),
	Port_Property("top_25_V_d0", 14, hls_out, 281, "ap_memory", "mem_din", 1),
	Port_Property("top_26_V_address0", 7, hls_out, 282, "ap_memory", "mem_address", 1),
	Port_Property("top_26_V_ce0", 1, hls_out, 282, "ap_memory", "mem_ce", 1),
	Port_Property("top_26_V_we0", 1, hls_out, 282, "ap_memory", "mem_we", 1),
	Port_Property("top_26_V_d0", 14, hls_out, 282, "ap_memory", "mem_din", 1),
	Port_Property("top_27_V_address0", 7, hls_out, 283, "ap_memory", "mem_address", 1),
	Port_Property("top_27_V_ce0", 1, hls_out, 283, "ap_memory", "mem_ce", 1),
	Port_Property("top_27_V_we0", 1, hls_out, 283, "ap_memory", "mem_we", 1),
	Port_Property("top_27_V_d0", 14, hls_out, 283, "ap_memory", "mem_din", 1),
	Port_Property("top_28_V_address0", 7, hls_out, 284, "ap_memory", "mem_address", 1),
	Port_Property("top_28_V_ce0", 1, hls_out, 284, "ap_memory", "mem_ce", 1),
	Port_Property("top_28_V_we0", 1, hls_out, 284, "ap_memory", "mem_we", 1),
	Port_Property("top_28_V_d0", 14, hls_out, 284, "ap_memory", "mem_din", 1),
	Port_Property("top_29_V_address0", 7, hls_out, 285, "ap_memory", "mem_address", 1),
	Port_Property("top_29_V_ce0", 1, hls_out, 285, "ap_memory", "mem_ce", 1),
	Port_Property("top_29_V_we0", 1, hls_out, 285, "ap_memory", "mem_we", 1),
	Port_Property("top_29_V_d0", 14, hls_out, 285, "ap_memory", "mem_din", 1),
	Port_Property("top_30_V_address0", 7, hls_out, 286, "ap_memory", "mem_address", 1),
	Port_Property("top_30_V_ce0", 1, hls_out, 286, "ap_memory", "mem_ce", 1),
	Port_Property("top_30_V_we0", 1, hls_out, 286, "ap_memory", "mem_we", 1),
	Port_Property("top_30_V_d0", 14, hls_out, 286, "ap_memory", "mem_din", 1),
	Port_Property("top_31_V_address0", 7, hls_out, 287, "ap_memory", "mem_address", 1),
	Port_Property("top_31_V_ce0", 1, hls_out, 287, "ap_memory", "mem_ce", 1),
	Port_Property("top_31_V_we0", 1, hls_out, 287, "ap_memory", "mem_we", 1),
	Port_Property("top_31_V_d0", 14, hls_out, 287, "ap_memory", "mem_din", 1),
};
const char* HLS_Design_Meta::dut_name = "pgconv32_2bit";
