Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 25 09:49:35 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fir_timing_summary_init.rpt -pb fir_timing_summary_init.pb -rpx fir_timing_summary_init.rpx
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.067        0.000                      0                  540        0.140        0.000                      0                  540        4.500        0.000                       0                   225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
fir_timing  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fir_timing          0.067        0.000                      0                  317        0.140        0.000                      0                  317        4.500        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fir_timing         fir_timing               6.907        0.000                      0                  223        1.981        0.000                      0                  223  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fir_timing
  To Clock:  fir_timing

Setup :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 y_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[1]
                            (output port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fir_timing
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (fir_timing rise@10.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        8.441ns  (logic 4.838ns (57.320%)  route 3.603ns (42.680%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  y_cnt_reg[2]/Q
                         net (fo=7, unplaced)         0.841     3.775    y_cnt[2]
                         LUT5 (Prop_lut5_I0_O)        0.295     4.070 f  sm_tvalid_OBUF_inst_i_1/O
                         net (fo=72, unplaced)        0.540     4.610    sm_tvalid_OBUF
                         LUT6 (Prop_lut6_I3_O)        0.124     4.734 r  tlast_cnt[9]_i_2/O
                         net (fo=7, unplaced)         0.484     5.218    tlast_cnt[9]_i_2_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     5.342 r  rdata_OBUF[1]_inst_i_17/O
                         net (fo=1, unplaced)         0.449     5.791    rdata_OBUF[1]_inst_i_17_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.915 r  rdata_OBUF[1]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     5.915    rdata_OBUF[1]_inst_i_13_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.295 r  rdata_OBUF[1]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     6.304    rdata_OBUF[1]_inst_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.421 r  rdata_OBUF[1]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     6.421    rdata_OBUF[1]_inst_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     6.673 r  rdata_OBUF[1]_inst_i_2/CO[2]
                         net (fo=5, unplaced)         0.480     7.153    rdata_OBUF[1]_inst_i_2_n_1
                         LUT6 (Prop_lut6_I3_O)        0.310     7.463 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.263    rdata_OBUF[1]
                         OBUF (Prop_obuf_I_O)         2.634    10.898 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.898    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 1.000    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.898    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 y_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tlast
                            (output port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fir_timing
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (fir_timing rise@10.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        8.433ns  (logic 4.830ns (57.279%)  route 3.603ns (42.721%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  y_cnt_reg[2]/Q
                         net (fo=7, unplaced)         0.841     3.775    y_cnt[2]
                         LUT5 (Prop_lut5_I0_O)        0.295     4.070 f  sm_tvalid_OBUF_inst_i_1/O
                         net (fo=72, unplaced)        0.540     4.610    sm_tvalid_OBUF
                         LUT6 (Prop_lut6_I3_O)        0.124     4.734 r  tlast_cnt[9]_i_2/O
                         net (fo=7, unplaced)         0.484     5.218    tlast_cnt[9]_i_2_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     5.342 r  rdata_OBUF[1]_inst_i_17/O
                         net (fo=1, unplaced)         0.449     5.791    rdata_OBUF[1]_inst_i_17_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.915 r  rdata_OBUF[1]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     5.915    rdata_OBUF[1]_inst_i_13_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.295 r  rdata_OBUF[1]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     6.304    rdata_OBUF[1]_inst_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.421 r  rdata_OBUF[1]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     6.421    rdata_OBUF[1]_inst_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     6.673 r  rdata_OBUF[1]_inst_i_2/CO[2]
                         net (fo=5, unplaced)         0.480     7.153    rdata_OBUF[1]_inst_i_2_n_1
                         LUT2 (Prop_lut2_I1_O)        0.302     7.455 r  sm_tlast_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.255    sm_tlast_OBUF
                         OBUF (Prop_obuf_I_O)         2.634    10.890 r  sm_tlast_OBUF_inst/O
                         net (fo=0)                   0.000    10.890    sm_tlast
                                                                      r  sm_tlast (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 1.000    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fir_timing
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fir_timing rise@10.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 7.435ns (81.717%)  route 1.663ns (18.283%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  m_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.218    m_reg[27]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.555 r  m_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.555    m_reg[31]_i_1_n_6
                         FDCE                                         r  m_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[29]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[29]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fir_timing
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fir_timing rise@10.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 7.429ns (81.705%)  route 1.663ns (18.295%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  m_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.218    m_reg[27]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.549 r  m_reg[31]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.549    m_reg[31]_i_1_n_4
                         FDCE                                         r  m_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[31]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[31]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fir_timing
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fir_timing rise@10.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 7.354ns (81.553%)  route 1.663ns (18.447%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  m_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.218    m_reg[27]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.474 r  m_reg[31]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.474    m_reg[31]_i_1_n_5
                         FDCE                                         r  m_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[30]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[30]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fir_timing
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fir_timing rise@10.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 7.330ns (81.504%)  route 1.663ns (18.496%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  m_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.218    m_reg[27]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.450 r  m_reg[31]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.450    m_reg[31]_i_1_n_7
                         FDCE                                         r  m_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[28]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[28]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.450    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fir_timing
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fir_timing rise@10.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 7.318ns (81.479%)  route 1.663ns (18.521%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.438 r  m_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.438    m_reg[27]_i_1_n_6
                         FDCE                                         r  m_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[25]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[25]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.438    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fir_timing
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fir_timing rise@10.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        8.975ns  (logic 7.312ns (81.467%)  route 1.663ns (18.533%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  m_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.432    m_reg[27]_i_1_n_4
                         FDCE                                         r  m_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[27]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[27]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.432    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 data_length_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[2]
                            (output port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fir_timing
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (fir_timing rise@10.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 4.743ns (62.893%)  route 2.799ns (37.107%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_length_reg[3]/Q
                         net (fo=2, unplaced)         0.976     3.910    data_length[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  rdata_OBUF[2]_inst_i_15/O
                         net (fo=1, unplaced)         0.000     4.205    rdata_OBUF[2]_inst_i_15_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.738 r  rdata_OBUF[2]_inst_i_8/CO[3]
                         net (fo=1, unplaced)         0.009     4.747    rdata_OBUF[2]_inst_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.864 r  rdata_OBUF[2]_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.864    rdata_OBUF[2]_inst_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     5.116 f  rdata_OBUF[2]_inst_i_3/CO[2]
                         net (fo=3, unplaced)         0.470     5.586    next_ap_state2
                         LUT5 (Prop_lut5_I3_O)        0.310     5.896 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=84, unplaced)        0.544     6.440    p_1_in
                         LUT6 (Prop_lut6_I2_O)        0.124     6.564 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.364    data_A_OBUF[2]
                         OBUF (Prop_obuf_I_O)         2.634     9.999 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.999    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 1.000    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 data_length_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[3]
                            (output port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fir_timing
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (fir_timing rise@10.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 4.743ns (62.893%)  route 2.799ns (37.107%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_length_reg[3]/Q
                         net (fo=2, unplaced)         0.976     3.910    data_length[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  rdata_OBUF[2]_inst_i_15/O
                         net (fo=1, unplaced)         0.000     4.205    rdata_OBUF[2]_inst_i_15_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.738 r  rdata_OBUF[2]_inst_i_8/CO[3]
                         net (fo=1, unplaced)         0.009     4.747    rdata_OBUF[2]_inst_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.864 r  rdata_OBUF[2]_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.864    rdata_OBUF[2]_inst_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     5.116 f  rdata_OBUF[2]_inst_i_3/CO[2]
                         net (fo=3, unplaced)         0.470     5.586    next_ap_state2
                         LUT5 (Prop_lut5_I3_O)        0.310     5.896 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=84, unplaced)        0.544     6.440    p_1_in
                         LUT6 (Prop_lut6_I4_O)        0.124     6.564 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.364    data_A_OBUF[3]
                         OBUF (Prop_obuf_I_O)         2.634     9.999 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.999    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 1.000    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  0.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ss_state_reg/C
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_state_reg/D
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fir_timing
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fir_timing rise@0.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.248ns (64.629%)  route 0.136ns (35.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  ss_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  ss_state_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    ss_state
                         LUT3 (Prop_lut3_I2_O)        0.101     1.061 r  ss_state_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    next_ss_state
                         FDCE                                         r  ss_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ss_state_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    ss_state_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 init_addr_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_addr_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fir_timing
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fir_timing rise@0.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  init_addr_reg[3]/Q
                         net (fo=6, unplaced)         0.145     0.969    init_addr_reg[3]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.067 r  init_addr[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    p_0_in[3]
                         FDPE                                         r  init_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    init_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 init_addr_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_addr_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fir_timing
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fir_timing rise@0.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  init_addr_reg[4]/Q
                         net (fo=6, unplaced)         0.145     0.969    init_addr_reg[4]
                         LUT4 (Prop_lut4_I3_O)        0.098     1.067 r  init_addr[5]_i_2/O
                         net (fo=1, unplaced)         0.000     1.067    p_0_in[5]
                         FDPE                                         r  init_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[5]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    init_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 y_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlast_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fir_timing
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fir_timing rise@0.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_cnt_reg[2]/Q
                         net (fo=7, unplaced)         0.146     0.970    y_cnt[2]
                         LUT6 (Prop_lut6_I5_O)        0.098     1.068 r  tlast_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    tlast_cnt_tmp[0]
                         FDCE                                         r  tlast_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tlast_cnt_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tlast_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 init_addr_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_addr_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fir_timing
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fir_timing rise@0.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  init_addr_reg[2]/Q
                         net (fo=8, unplaced)         0.147     0.972    init_addr_reg[2]
                         LUT1 (Prop_lut1_I0_O)        0.098     1.070 r  init_addr[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    p_0_in[2]
                         FDPE                                         r  init_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    init_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 init_addr_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_addr_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fir_timing
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fir_timing rise@0.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.248ns (62.767%)  route 0.147ns (37.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  init_addr_reg[2]/Q
                         net (fo=8, unplaced)         0.147     0.972    init_addr_reg[2]
                         LUT3 (Prop_lut3_I2_O)        0.101     1.073 r  init_addr[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.073    p_0_in[4]
                         FDPE                                         r  init_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    init_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tlast_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlast_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fir_timing
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fir_timing rise@0.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.245ns (53.856%)  route 0.210ns (46.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tlast_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tlast_cnt_reg[3]/Q
                         net (fo=5, unplaced)         0.210     1.034    tlast_cnt_reg[3]
                         LUT6 (Prop_lut6_I5_O)        0.098     1.132 r  tlast_cnt[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.132    tlast_cnt_tmp[4]
                         FDCE                                         r  tlast_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tlast_cnt_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tlast_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tlast_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlast_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fir_timing
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fir_timing rise@0.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.245ns (53.856%)  route 0.210ns (46.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tlast_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tlast_cnt_reg[8]/Q
                         net (fo=5, unplaced)         0.210     1.034    tlast_cnt_reg[8]
                         LUT6 (Prop_lut6_I5_O)        0.098     1.132 r  tlast_cnt[9]_i_1/O
                         net (fo=1, unplaced)         0.000     1.132    tlast_cnt_tmp[9]
                         FDCE                                         r  tlast_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tlast_cnt_reg[9]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tlast_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 y_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fir_timing
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fir_timing rise@0.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.245ns (53.657%)  route 0.212ns (46.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_cnt_reg[3]/Q
                         net (fo=6, unplaced)         0.212     1.036    y_cnt[3]
                         LUT6 (Prop_lut6_I5_O)        0.098     1.134 r  y_cnt[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.134    y_cnt[3]_i_1_n_0
                         FDCE                                         r  y_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_cnt_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    y_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 y_cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_cnt_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fir_timing
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fir_timing rise@0.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.245ns (53.657%)  route 0.212ns (46.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  y_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.212     1.036    y_cnt[4]
                         LUT6 (Prop_lut6_I5_O)        0.098     1.134 r  y_cnt[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.134    y_cnt[4]_i_1_n_0
                         FDPE                                         r  y_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  y_cnt_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    y_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fir_timing
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                FSM_sequential_ap_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                FSM_sequential_ap_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                data_ff_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                data_ff_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                data_ff_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                data_ff_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                data_ff_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                data_ff_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                data_ff_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                data_ff_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                data_ff_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                data_ff_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                data_ff_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                data_ff_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                data_ff_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                data_ff_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                data_ff_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                data_ff_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                data_ff_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                data_ff_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                data_ff_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fir_timing
  To Clock:  fir_timing

Setup :            0  Failing Endpoints,  Worst Slack        6.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.981ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_addr_reg[2]/PRE
                            (recovery check against rising-edge clock fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fir_timing rise@10.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 1.096ns (39.252%)  route 1.696ns (60.748%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=223, unplaced)       0.896     4.791    FSM_sequential_ap_state[1]_i_2_n_0
                         FDPE                                         f  init_addr_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[2]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    init_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_addr_reg[3]/PRE
                            (recovery check against rising-edge clock fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fir_timing rise@10.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 1.096ns (39.252%)  route 1.696ns (60.748%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=223, unplaced)       0.896     4.791    FSM_sequential_ap_state[1]_i_2_n_0
                         FDPE                                         f  init_addr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[3]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    init_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_addr_reg[4]/PRE
                            (recovery check against rising-edge clock fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fir_timing rise@10.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 1.096ns (39.252%)  route 1.696ns (60.748%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=223, unplaced)       0.896     4.791    FSM_sequential_ap_state[1]_i_2_n_0
                         FDPE                                         f  init_addr_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[4]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    init_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_addr_reg[5]/PRE
                            (recovery check against rising-edge clock fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fir_timing rise@10.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 1.096ns (39.252%)  route 1.696ns (60.748%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=223, unplaced)       0.896     4.791    FSM_sequential_ap_state[1]_i_2_n_0
                         FDPE                                         f  init_addr_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[5]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    init_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[1]/PRE
                            (recovery check against rising-edge clock fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fir_timing rise@10.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 1.096ns (39.252%)  route 1.696ns (60.748%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=223, unplaced)       0.896     4.791    FSM_sequential_ap_state[1]_i_2_n_0
                         FDPE                                         f  k_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  k_reg[1]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    k_reg[1]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[3]/PRE
                            (recovery check against rising-edge clock fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fir_timing rise@10.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 1.096ns (39.252%)  route 1.696ns (60.748%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=223, unplaced)       0.896     4.791    FSM_sequential_ap_state[1]_i_2_n_0
                         FDPE                                         f  k_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  k_reg[3]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    k_reg[3]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_cnt_reg[0]/PRE
                            (recovery check against rising-edge clock fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fir_timing rise@10.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 1.096ns (39.252%)  route 1.696ns (60.748%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=223, unplaced)       0.896     4.791    FSM_sequential_ap_state[1]_i_2_n_0
                         FDPE                                         f  y_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  y_cnt_reg[0]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    y_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fir_timing rise@10.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 1.096ns (39.252%)  route 1.696ns (60.748%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=223, unplaced)       0.896     4.791    FSM_sequential_ap_state[1]_i_2_n_0
                         FDPE                                         f  y_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  y_cnt_reg[4]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    y_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_ap_state_reg[0]/CLR
                            (recovery check against rising-edge clock fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fir_timing rise@10.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 1.096ns (39.252%)  route 1.696ns (60.748%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=223, unplaced)       0.896     4.791    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  FSM_sequential_ap_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_ap_state_reg[0]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.740    FSM_sequential_ap_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_ap_state_reg[1]/CLR
                            (recovery check against rising-edge clock fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fir_timing rise@10.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 1.096ns (39.252%)  route 1.696ns (60.748%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=223, unplaced)       0.896     4.791    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  FSM_sequential_ap_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_ap_state_reg[1]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.740    FSM_sequential_ap_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  6.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.981ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_ap_state_reg[0]/CLR
                            (removal check against rising-edge clock fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fir_timing rise@0.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.245ns (25.562%)  route 0.715ns (74.438%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=223, unplaced)       0.378     2.960    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  FSM_sequential_ap_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_ap_state_reg[0]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    FSM_sequential_ap_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_ap_state_reg[1]/CLR
                            (removal check against rising-edge clock fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fir_timing rise@0.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.245ns (25.562%)  route 0.715ns (74.438%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=223, unplaced)       0.378     2.960    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  FSM_sequential_ap_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_ap_state_reg[1]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    FSM_sequential_ap_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ff_reg[0]/CLR
                            (removal check against rising-edge clock fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fir_timing rise@0.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.245ns (25.562%)  route 0.715ns (74.438%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=223, unplaced)       0.378     2.960    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  data_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ff_reg[0]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ff_reg[10]/CLR
                            (removal check against rising-edge clock fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fir_timing rise@0.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.245ns (25.562%)  route 0.715ns (74.438%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=223, unplaced)       0.378     2.960    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  data_ff_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ff_reg[10]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ff_reg[11]/CLR
                            (removal check against rising-edge clock fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fir_timing rise@0.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.245ns (25.562%)  route 0.715ns (74.438%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=223, unplaced)       0.378     2.960    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  data_ff_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ff_reg[11]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ff_reg[12]/CLR
                            (removal check against rising-edge clock fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fir_timing rise@0.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.245ns (25.562%)  route 0.715ns (74.438%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=223, unplaced)       0.378     2.960    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  data_ff_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ff_reg[12]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ff_reg[13]/CLR
                            (removal check against rising-edge clock fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fir_timing rise@0.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.245ns (25.562%)  route 0.715ns (74.438%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=223, unplaced)       0.378     2.960    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  data_ff_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ff_reg[13]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ff_reg[14]/CLR
                            (removal check against rising-edge clock fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fir_timing rise@0.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.245ns (25.562%)  route 0.715ns (74.438%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=223, unplaced)       0.378     2.960    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  data_ff_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ff_reg[14]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ff_reg[15]/CLR
                            (removal check against rising-edge clock fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fir_timing rise@0.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.245ns (25.562%)  route 0.715ns (74.438%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=223, unplaced)       0.378     2.960    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  data_ff_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ff_reg[15]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ff_reg[16]/CLR
                            (removal check against rising-edge clock fir_timing  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fir_timing rise@0.000ns - fir_timing rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.245ns (25.562%)  route 0.715ns (74.438%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=223, unplaced)       0.378     2.960    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  data_ff_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fir_timing rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=224, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ff_reg[16]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_ff_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  1.981    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           116 Endpoints
Min Delay           116 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.102ns (57.384%)  route 3.046ns (42.616%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[3]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    awaddr_IBUF[3]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[31]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=4, unplaced)         0.443     4.922    tap_WE_OBUF[3]_inst_i_2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.046 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=84, unplaced)        0.544     5.590    p_1_in
                         LUT6 (Prop_lut6_I2_O)        0.124     5.714 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.514    data_A_OBUF[2]
                         OBUF (Prop_obuf_I_O)         2.634     9.149 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.149    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.102ns (57.384%)  route 3.046ns (42.616%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[3]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    awaddr_IBUF[3]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[31]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=4, unplaced)         0.443     4.922    tap_WE_OBUF[3]_inst_i_2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.046 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=84, unplaced)        0.544     5.590    p_1_in
                         LUT6 (Prop_lut6_I4_O)        0.124     5.714 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.514    data_A_OBUF[3]
                         OBUF (Prop_obuf_I_O)         2.634     9.149 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.149    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.102ns (57.384%)  route 3.046ns (42.616%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[3]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    awaddr_IBUF[3]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[31]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=4, unplaced)         0.443     4.922    tap_WE_OBUF[3]_inst_i_2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.046 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=84, unplaced)        0.544     5.590    p_1_in
                         LUT6 (Prop_lut6_I2_O)        0.124     5.714 r  data_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.514    data_A_OBUF[4]
                         OBUF (Prop_obuf_I_O)         2.634     9.149 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.149    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.102ns (57.384%)  route 3.046ns (42.616%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[3]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    awaddr_IBUF[3]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[31]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=4, unplaced)         0.443     4.922    tap_WE_OBUF[3]_inst_i_2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.046 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=84, unplaced)        0.544     5.590    p_1_in
                         LUT5 (Prop_lut5_I2_O)        0.124     5.714 r  data_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.514    data_A_OBUF[5]
                         OBUF (Prop_obuf_I_O)         2.634     9.149 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.149    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.102ns (57.384%)  route 3.046ns (42.616%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=2 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[3]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    awaddr_IBUF[3]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[31]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=4, unplaced)         0.443     4.922    tap_WE_OBUF[3]_inst_i_2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.046 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=84, unplaced)        0.544     5.590    p_1_in
                         LUT4 (Prop_lut4_I3_O)        0.124     5.714 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.514    tap_A_OBUF[0]
                         OBUF (Prop_obuf_I_O)         2.634     9.149 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.149    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.102ns (57.384%)  route 3.046ns (42.616%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[3]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    awaddr_IBUF[3]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[31]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=4, unplaced)         0.443     4.922    tap_WE_OBUF[3]_inst_i_2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.046 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=84, unplaced)        0.544     5.590    p_1_in
                         LUT5 (Prop_lut5_I3_O)        0.124     5.714 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.514    tap_A_OBUF[2]
                         OBUF (Prop_obuf_I_O)         2.634     9.149 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.149    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.102ns (57.384%)  route 3.046ns (42.616%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[3]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    awaddr_IBUF[3]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[31]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=4, unplaced)         0.443     4.922    tap_WE_OBUF[3]_inst_i_2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.046 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=84, unplaced)        0.544     5.590    p_1_in
                         LUT5 (Prop_lut5_I3_O)        0.124     5.714 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.514    tap_A_OBUF[3]
                         OBUF (Prop_obuf_I_O)         2.634     9.149 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.149    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.102ns (57.384%)  route 3.046ns (42.616%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[3]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    awaddr_IBUF[3]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[31]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=4, unplaced)         0.443     4.922    tap_WE_OBUF[3]_inst_i_2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.046 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=84, unplaced)        0.544     5.590    p_1_in
                         LUT5 (Prop_lut5_I3_O)        0.124     5.714 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.514    tap_A_OBUF[4]
                         OBUF (Prop_obuf_I_O)         2.634     9.149 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.149    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.102ns (57.384%)  route 3.046ns (42.616%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[3]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    awaddr_IBUF[3]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[31]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=4, unplaced)         0.443     4.922    tap_WE_OBUF[3]_inst_i_2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.046 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=84, unplaced)        0.544     5.590    p_1_in
                         LUT5 (Prop_lut5_I3_O)        0.124     5.714 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.514    tap_A_OBUF[5]
                         OBUF (Prop_obuf_I_O)         2.634     9.149 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.149    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.141ns  (logic 4.094ns (57.336%)  route 3.046ns (42.664%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[3]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    awaddr_IBUF[3]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[31]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=4, unplaced)         0.443     4.922    tap_WE_OBUF[3]_inst_i_2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.046 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=84, unplaced)        0.544     5.590    p_1_in
                         LUT3 (Prop_lut3_I0_O)        0.116     5.706 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.506    rdata_OBUF[2]
                         OBUF (Prop_obuf_I_O)         2.634     9.141 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.141    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[0]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    data_Di_OBUF[0]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[10]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    data_Di_OBUF[10]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[11]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    data_Di_OBUF[11]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[12]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    data_Di_OBUF[12]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[13]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    data_Di_OBUF[13]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[14]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    data_Di_OBUF[14]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[15]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    data_Di_OBUF[15]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[16]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    data_Di_OBUF[16]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[17]
                            (input port)
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[17] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[17]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    data_Di_OBUF[17]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[18]
                            (input port)
  Destination:            data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[18] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[18]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    data_Di_OBUF[18]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[18]
                                                                      r  data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





