09:58:02 INFO  : Registering command handlers for SDK TCF services
09:58:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Project\Advanced-Embedded-System-Design-Flow-on-Zynq-master\lab6\lab6.sdk\temp_xsdb_launch_script.tcl
09:58:07 INFO  : XSCT server has started successfully.
09:58:07 INFO  : Successfully done setting XSCT server connection channel  
09:58:08 INFO  : Successfully done setting SDK workspace  
09:58:08 INFO  : Processing command line option -hwspec C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/system_wrapper.hdf.
10:10:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:10:19 INFO  : 'fpga -state' command is executed.
10:10:51 INFO  : Memory regions updated for context APU
10:11:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:11:08 INFO  : FPGA configured successfully with bitstream "C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:11:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:11:17 INFO  : 'fpga -state' command is executed.
10:11:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:11:17 INFO  : 'jtag frequency' command is executed.
10:11:17 INFO  : Sourcing of 'C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:11:17 INFO  : Context for 'APU' is selected.
10:11:17 INFO  : Hardware design information is loaded from 'C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:11:17 INFO  : 'configparams force-mem-access 1' command is executed.
10:11:17 INFO  : Context for 'APU' is selected.
10:11:17 INFO  : 'stop' command is executed.
10:11:17 INFO  : 'ps7_init' command is executed.
10:11:17 INFO  : 'ps7_post_config' command is executed.
10:11:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:11:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:18 INFO  : The application 'C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/lab6/Debug/lab6.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:11:18 INFO  : 'configparams force-mem-access 0' command is executed.
10:11:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/lab6/Debug/lab6.elf
configparams force-mem-access 0
----------------End of Script----------------

10:11:18 INFO  : Memory regions updated for context APU
10:11:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:18 INFO  : 'con' command is executed.
10:11:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:11:18 INFO  : Launch script is exported to file 'C:\Project\Advanced-Embedded-System-Design-Flow-on-Zynq-master\lab6\lab6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab6.elf_on_local.tcl'
10:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:15:03 INFO  : 'fpga -state' command is executed.
10:15:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:15:03 INFO  : 'jtag frequency' command is executed.
10:15:03 INFO  : Sourcing of 'C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:15:03 INFO  : Context for 'APU' is selected.
10:15:03 INFO  : Hardware design information is loaded from 'C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:15:03 INFO  : 'configparams force-mem-access 1' command is executed.
10:15:03 INFO  : Context for 'APU' is selected.
10:15:03 INFO  : 'stop' command is executed.
10:15:04 INFO  : 'ps7_init' command is executed.
10:15:04 INFO  : 'ps7_post_config' command is executed.
10:15:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:15:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:04 INFO  : 'profile -freq 100000 -scratchaddr 0x10000000' command is executed.
10:15:04 INFO  : The application 'C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/lab6/Debug/lab6.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:15:04 INFO  : 'configparams force-mem-access 0' command is executed.
10:15:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
profile -freq 100000 -scratchaddr 0x10000000
dow C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/lab6/Debug/lab6.elf
configparams force-mem-access 0
----------------End of Script----------------

10:15:04 INFO  : Memory regions updated for context APU
10:15:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:05 INFO  : 'set bpid [bpadd -addr &_exit]' command is executed.
10:15:05 INFO  : 'con -block' command is executed.
10:15:05 INFO  : 'profile -out C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/lab6/Debug/gmon.out' command is executed.
10:15:05 INFO  : 'bpremove $bpid' command is executed.
10:15:05 INFO  : 'con' command is executed.
10:15:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
set bpid [bpadd -addr &_exit]
con -block
profile -out C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/lab6/Debug/gmon.out
bpremove $bpid
con
----------------End of Script----------------

10:15:05 INFO  : Launch script is exported to file 'C:\Project\Advanced-Embedded-System-Design-Flow-on-Zynq-master\lab6\lab6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab6.elf_on_local.tcl'
10:17:53 INFO  : Disconnected from the channel tcfchan#1.
10:17:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:17:54 INFO  : 'fpga -state' command is executed.
10:17:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:17:54 INFO  : 'jtag frequency' command is executed.
10:17:54 INFO  : Sourcing of 'C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:17:54 INFO  : Context for 'APU' is selected.
10:17:56 INFO  : Hardware design information is loaded from 'C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:17:56 INFO  : 'configparams force-mem-access 1' command is executed.
10:17:56 INFO  : Context for 'APU' is selected.
10:17:56 INFO  : 'stop' command is executed.
10:17:56 INFO  : 'ps7_init' command is executed.
10:17:56 INFO  : 'ps7_post_config' command is executed.
10:17:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:17:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:57 INFO  : 'profile -freq 1000000 -scratchaddr 0x10000000' command is executed.
10:17:57 INFO  : The application 'C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/lab6/Debug/lab6.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:17:57 INFO  : 'configparams force-mem-access 0' command is executed.
10:17:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
profile -freq 1000000 -scratchaddr 0x10000000
dow C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/lab6/Debug/lab6.elf
configparams force-mem-access 0
----------------End of Script----------------

10:17:57 INFO  : Memory regions updated for context APU
10:17:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:57 INFO  : 'set bpid [bpadd -addr &_exit]' command is executed.
10:17:58 INFO  : 'con -block' command is executed.
10:17:58 INFO  : 'profile -out C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/lab6/Debug/gmon.out' command is executed.
10:17:58 INFO  : 'bpremove $bpid' command is executed.
10:17:58 INFO  : 'con' command is executed.
10:17:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
set bpid [bpadd -addr &_exit]
con -block
profile -out C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/lab6/Debug/gmon.out
bpremove $bpid
con
----------------End of Script----------------

10:17:58 INFO  : Launch script is exported to file 'C:\Project\Advanced-Embedded-System-Design-Flow-on-Zynq-master\lab6\lab6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab6.elf_on_local.tcl'
10:20:27 INFO  : Disconnected from the channel tcfchan#2.
10:20:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:20:29 INFO  : 'fpga -state' command is executed.
10:20:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:20:29 INFO  : 'jtag frequency' command is executed.
10:20:29 INFO  : Sourcing of 'C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:20:29 INFO  : Context for 'APU' is selected.
10:20:30 INFO  : Hardware design information is loaded from 'C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:20:30 INFO  : 'configparams force-mem-access 1' command is executed.
10:20:30 INFO  : Context for 'APU' is selected.
10:20:30 INFO  : 'stop' command is executed.
10:20:31 INFO  : 'ps7_init' command is executed.
10:20:31 INFO  : 'ps7_post_config' command is executed.
10:20:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:20:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:31 INFO  : 'profile -freq 1000000 -scratchaddr 0x10000000' command is executed.
10:20:31 INFO  : The application 'C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/lab6/Debug/lab6.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:20:31 INFO  : 'configparams force-mem-access 0' command is executed.
10:20:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
profile -freq 1000000 -scratchaddr 0x10000000
dow C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/lab6/Debug/lab6.elf
configparams force-mem-access 0
----------------End of Script----------------

10:20:31 INFO  : Memory regions updated for context APU
10:20:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:31 INFO  : 'set bpid [bpadd -addr &_exit]' command is executed.
10:20:32 INFO  : 'con -block' command is executed.
10:20:32 INFO  : 'profile -out C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/lab6/Debug/gmon.out' command is executed.
10:20:32 INFO  : 'bpremove $bpid' command is executed.
10:20:32 INFO  : 'con' command is executed.
10:20:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
set bpid [bpadd -addr &_exit]
con -block
profile -out C:/Project/Advanced-Embedded-System-Design-Flow-on-Zynq-master/lab6/lab6.sdk/lab6/Debug/gmon.out
bpremove $bpid
con
----------------End of Script----------------

10:20:32 INFO  : Launch script is exported to file 'C:\Project\Advanced-Embedded-System-Design-Flow-on-Zynq-master\lab6\lab6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab6.elf_on_local.tcl'
10:23:17 WARN  : channel "tcfchan#1" closed
10:23:17 INFO  : Disconnected from the channel tcfchan#3.
10:33:07 INFO  : Registering command handlers for SDK TCF services
10:33:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\Summer_School_Lab\FIR\FIR.sdk\temp_xsdb_launch_script.tcl
10:33:12 INFO  : XSCT server has started successfully.
10:33:12 INFO  : Successfully done setting XSCT server connection channel  
10:33:13 INFO  : Successfully done setting SDK workspace  
10:33:13 INFO  : Processing command line option -hwspec C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper.hdf.
10:43:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:43:37 INFO  : 'fpga -state' command is executed.
10:43:42 INFO  : Memory regions updated for context APU
10:43:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:43:51 INFO  : FPGA configured successfully with bitstream "C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
10:43:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:43:59 INFO  : 'fpga -state' command is executed.
10:43:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:44:00 INFO  : 'jtag frequency' command is executed.
10:44:00 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
10:44:00 INFO  : Context for 'APU' is selected.
10:44:00 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf'.
10:44:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:00 INFO  : Context for 'APU' is selected.
10:44:00 INFO  : 'stop' command is executed.
10:44:00 INFO  : 'ps7_init' command is executed.
10:44:00 INFO  : 'ps7_post_config' command is executed.
10:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:00 INFO  : 'profile -freq 1000000 -scratchaddr 0x10000000' command is executed.
10:44:00 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
profile -freq 1000000 -scratchaddr 0x10000000
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:00 INFO  : Memory regions updated for context APU
10:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:01 INFO  : 'set bpid [bpadd -addr &_exit]' command is executed.
10:44:02 INFO  : 'con -block' command is executed.
10:44:02 INFO  : 'profile -out C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/gmon.out' command is executed.
10:44:02 INFO  : 'bpremove $bpid' command is executed.
10:44:02 INFO  : 'con' command is executed.
10:44:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
set bpid [bpadd -addr &_exit]
con -block
profile -out C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/gmon.out
bpremove $bpid
con
----------------End of Script----------------

10:44:02 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local.tcl'
10:50:31 INFO  : Disconnected from the channel tcfchan#1.
10:50:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:50:32 INFO  : 'fpga -state' command is executed.
10:50:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:50:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:50:32 INFO  : 'jtag frequency' command is executed.
10:50:32 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
10:50:32 INFO  : Context for 'APU' is selected.
10:50:32 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf'.
10:50:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:50:32 INFO  : Context for 'APU' is selected.
10:50:32 INFO  : 'stop' command is executed.
10:50:32 INFO  : 'ps7_init' command is executed.
10:50:32 INFO  : 'ps7_post_config' command is executed.
10:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:32 INFO  : 'profile -freq 1000000 -scratchaddr 0x10000000' command is executed.
10:50:32 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:50:32 INFO  : 'configparams force-mem-access 0' command is executed.
10:50:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
profile -freq 1000000 -scratchaddr 0x10000000
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf
configparams force-mem-access 0
----------------End of Script----------------

10:50:32 INFO  : Memory regions updated for context APU
10:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:33 INFO  : 'set bpid [bpadd -addr &_exit]' command is executed.
10:50:34 INFO  : 'con -block' command is executed.
10:50:34 INFO  : 'profile -out C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/gmon.out' command is executed.
10:50:34 INFO  : 'bpremove $bpid' command is executed.
10:50:34 INFO  : 'con' command is executed.
10:50:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
set bpid [bpadd -addr &_exit]
con -block
profile -out C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/gmon.out
bpremove $bpid
con
----------------End of Script----------------

10:50:34 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local.tcl'
10:56:28 INFO  : Disconnected from the channel tcfchan#2.
10:56:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:56:30 INFO  : 'fpga -state' command is executed.
10:56:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:56:30 INFO  : 'jtag frequency' command is executed.
10:56:30 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
10:56:30 INFO  : Context for 'APU' is selected.
10:56:30 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf'.
10:56:30 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:30 INFO  : Context for 'APU' is selected.
10:56:30 INFO  : 'stop' command is executed.
10:56:30 INFO  : 'ps7_init' command is executed.
10:56:30 INFO  : 'ps7_post_config' command is executed.
10:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:30 INFO  : 'profile -freq 1000000 -scratchaddr 0x10000000' command is executed.
10:56:30 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:30 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
profile -freq 1000000 -scratchaddr 0x10000000
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:30 INFO  : Memory regions updated for context APU
10:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:31 INFO  : 'set bpid [bpadd -addr &_exit]' command is executed.
10:56:31 INFO  : 'con -block' command is executed.
10:56:31 INFO  : 'profile -out C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/gmon.out' command is executed.
10:56:31 INFO  : 'bpremove $bpid' command is executed.
10:56:31 INFO  : 'con' command is executed.
10:56:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
set bpid [bpadd -addr &_exit]
con -block
profile -out C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/gmon.out
bpremove $bpid
con
----------------End of Script----------------

10:56:31 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local.tcl'
10:57:59 INFO  : Disconnected from the channel tcfchan#3.
10:58:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:58:00 INFO  : 'fpga -state' command is executed.
10:58:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:58:00 INFO  : 'jtag frequency' command is executed.
10:58:00 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
10:58:00 INFO  : Context for 'APU' is selected.
10:58:00 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf'.
10:58:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:00 INFO  : Context for 'APU' is selected.
10:58:00 INFO  : 'stop' command is executed.
10:58:00 INFO  : 'ps7_init' command is executed.
10:58:00 INFO  : 'ps7_post_config' command is executed.
10:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:00 INFO  : 'profile -freq 5000000 -scratchaddr 0x10000000' command is executed.
10:58:01 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
profile -freq 5000000 -scratchaddr 0x10000000
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:01 INFO  : Memory regions updated for context APU
10:58:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:01 INFO  : 'set bpid [bpadd -addr &_exit]' command is executed.
10:58:02 INFO  : 'con -block' command is executed.
10:58:02 INFO  : 'profile -out C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/gmon.out' command is executed.
10:58:02 INFO  : 'bpremove $bpid' command is executed.
10:58:02 INFO  : 'con' command is executed.
10:58:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
set bpid [bpadd -addr &_exit]
con -block
profile -out C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/gmon.out
bpremove $bpid
con
----------------End of Script----------------

10:58:02 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local.tcl'
11:11:59 INFO  : Disconnected from the channel tcfchan#4.
11:12:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:12:00 INFO  : 'fpga -state' command is executed.
11:12:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:12:00 INFO  : 'jtag frequency' command is executed.
11:12:00 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
11:12:00 INFO  : Context for 'APU' is selected.
11:12:00 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf'.
11:12:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:00 INFO  : Context for 'APU' is selected.
11:12:00 INFO  : 'stop' command is executed.
11:12:00 INFO  : 'ps7_init' command is executed.
11:12:00 INFO  : 'ps7_post_config' command is executed.
11:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:00 INFO  : 'profile -freq 10000000 -scratchaddr 0x10000000' command is executed.
11:12:00 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
profile -freq 10000000 -scratchaddr 0x10000000
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:00 INFO  : Memory regions updated for context APU
11:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:01 INFO  : 'set bpid [bpadd -addr &_exit]' command is executed.
11:22:21 INFO  : Registering command handlers for SDK TCF services
11:22:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Summer_School_Lab\FIR\FIR.sdk\temp_xsdb_launch_script.tcl
11:22:27 INFO  : XSCT server has started successfully.
11:22:28 INFO  : Successfully done setting XSCT server connection channel  
11:22:28 INFO  : Processing command line option -hwspec C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper.hdf.
11:22:28 INFO  : Successfully done setting SDK workspace  
11:22:28 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
11:33:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\Summer_School_Lab\FIR\FIR.sdk\temp_xsdb_launch_script.tcl
11:33:03 INFO  : XSCT server has started successfully.
11:33:03 INFO  : Successfully done setting XSCT server connection channel  
11:33:06 INFO  : Successfully done setting SDK workspace  
11:33:08 INFO  : Registering command handlers for SDK TCF services
11:33:09 INFO  : Processing command line option -hwspec C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper.hdf.
11:33:10 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
11:55:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:55:24 INFO  : 'jtag frequency' command is executed.
11:55:24 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
11:55:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:55:26 INFO  : FPGA configured successfully with bitstream "C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
11:55:26 INFO  : Context for 'APU' is selected.
11:55:26 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf'.
11:55:26 INFO  : 'configparams force-mem-access 1' command is executed.
11:55:26 INFO  : Context for 'APU' is selected.
11:55:26 INFO  : 'stop' command is executed.
11:55:26 INFO  : 'ps7_init' command is executed.
11:55:26 INFO  : 'ps7_post_config' command is executed.
11:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:55:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:27 INFO  : 'profile -freq 10000000 -scratchaddr 0x10000000' command is executed.
11:55:27 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:55:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:55:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
profile -freq 10000000 -scratchaddr 0x10000000
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf
configparams force-mem-access 0
----------------End of Script----------------

11:55:27 INFO  : Memory regions updated for context APU
11:55:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:27 INFO  : 'set bpid [bpadd -addr &_exit]' command is executed.
11:59:13 INFO  : Registering command handlers for SDK TCF services
11:59:13 INFO  : Launching XSCT server: xsct.bat -interactive C:\Summer_School_Lab\FIR\FIR.sdk\temp_xsdb_launch_script.tcl
11:59:19 INFO  : XSCT server has started successfully.
11:59:19 INFO  : Successfully done setting XSCT server connection channel  
11:59:19 INFO  : Successfully done setting SDK workspace  
11:59:19 INFO  : Processing command line option -hwspec C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper.hdf.
11:59:19 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
12:02:45 INFO  : Registering command handlers for SDK TCF services
12:02:45 INFO  : Launching XSCT server: xsct.bat -interactive C:\Summer_School_Lab\FIR\FIR.sdk\temp_xsdb_launch_script.tcl
12:02:49 INFO  : XSCT server has started successfully.
12:02:49 INFO  : Successfully done setting XSCT server connection channel  
12:02:49 INFO  : Successfully done setting SDK workspace  
12:02:49 INFO  : Processing command line option -hwspec C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper.hdf.
12:02:49 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
12:03:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:03:56 INFO  : 'jtag frequency' command is executed.
12:03:56 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
12:03:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:03:59 INFO  : FPGA configured successfully with bitstream "C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
12:03:59 INFO  : Context for 'APU' is selected.
12:03:59 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf'.
12:03:59 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:59 INFO  : Context for 'APU' is selected.
12:03:59 INFO  : 'stop' command is executed.
12:03:59 INFO  : 'ps7_init' command is executed.
12:03:59 INFO  : 'ps7_post_config' command is executed.
12:03:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:03:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:59 INFO  : 'profile -freq 10000000 -scratchaddr 0x10000000' command is executed.
12:03:59 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:03:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
profile -freq 10000000 -scratchaddr 0x10000000
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:00 INFO  : Memory regions updated for context APU
12:04:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:00 INFO  : 'set bpid [bpadd -addr &_exit]' command is executed.
12:06:24 INFO  : Registering command handlers for SDK TCF services
12:06:24 INFO  : Launching XSCT server: xsct.bat -interactive C:\Summer_School_Lab\FIR\FIR.sdk\temp_xsdb_launch_script.tcl
12:06:28 INFO  : XSCT server has started successfully.
12:06:28 INFO  : Successfully done setting XSCT server connection channel  
12:06:29 INFO  : Successfully done setting SDK workspace  
12:06:29 INFO  : Processing command line option -hwspec C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper.hdf.
12:06:29 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
12:07:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:07:01 INFO  : 'jtag frequency' command is executed.
12:07:01 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
12:07:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:07:04 INFO  : FPGA configured successfully with bitstream "C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
12:07:04 INFO  : Context for 'APU' is selected.
12:07:04 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf'.
12:07:04 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:04 INFO  : Context for 'APU' is selected.
12:07:04 INFO  : 'stop' command is executed.
12:07:04 INFO  : 'ps7_init' command is executed.
12:07:04 INFO  : 'ps7_post_config' command is executed.
12:07:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:07:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:05 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:05 INFO  : Memory regions updated for context APU
12:07:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:05 INFO  : 'con' command is executed.
12:07:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:07:05 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local.tcl'
12:07:27 INFO  : Disconnected from the channel tcfchan#1.
12:07:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:07:28 INFO  : 'fpga -state' command is executed.
12:07:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:07:28 INFO  : 'jtag frequency' command is executed.
12:07:28 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
12:07:28 INFO  : Context for 'APU' is selected.
12:07:30 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf'.
12:07:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:30 INFO  : Context for 'APU' is selected.
12:07:30 INFO  : 'stop' command is executed.
12:07:30 INFO  : 'ps7_init' command is executed.
12:07:31 INFO  : 'ps7_post_config' command is executed.
12:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:31 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:31 INFO  : Memory regions updated for context APU
12:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:31 INFO  : 'con' command is executed.
12:07:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:07:31 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local.tcl'
12:07:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:07:54 INFO  : FPGA configured successfully with bitstream "C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
12:08:06 INFO  : Disconnected from the channel tcfchan#2.
12:08:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:08:08 INFO  : 'fpga -state' command is executed.
12:08:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:08:08 INFO  : 'jtag frequency' command is executed.
12:08:08 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
12:08:08 INFO  : Context for 'APU' is selected.
12:08:10 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf'.
12:08:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:10 INFO  : Context for 'APU' is selected.
12:08:10 INFO  : 'stop' command is executed.
12:08:10 INFO  : 'ps7_init' command is executed.
12:08:10 INFO  : 'ps7_post_config' command is executed.
12:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:10 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:10 INFO  : Memory regions updated for context APU
12:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:10 INFO  : 'con' command is executed.
12:08:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:08:10 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local.tcl'
12:09:35 INFO  : Disconnected from the channel tcfchan#3.
12:11:43 INFO  : Registering command handlers for SDK TCF services
12:11:44 INFO  : Launching XSCT server: xsct.bat -interactive C:\Summer_School_Lab\FIR\FIR.sdk\temp_xsdb_launch_script.tcl
12:11:48 INFO  : XSCT server has started successfully.
12:11:49 INFO  : Successfully done setting XSCT server connection channel  
12:11:49 INFO  : Successfully done setting SDK workspace  
12:11:49 INFO  : Processing command line option -hwspec C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper.hdf.
12:11:51 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
12:20:26 INFO  : Launching XSCT server: xsct.bat -interactive C:\Summer_School_Lab\FIR\FIR.sdk\temp_xsdb_launch_script.tcl
12:20:29 INFO  : XSCT server has started successfully.
12:20:29 INFO  : Successfully done setting XSCT server connection channel  
12:20:29 INFO  : Successfully done setting SDK workspace  
12:20:35 INFO  : Registering command handlers for SDK TCF services
12:20:35 INFO  : Processing command line option -hwspec C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper.hdf.
12:20:36 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
12:21:59 INFO  : Registering command handlers for SDK TCF services
12:21:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\Summer_School_Lab\FIR\FIR.sdk\temp_xsdb_launch_script.tcl
12:22:03 INFO  : XSCT server has started successfully.
12:22:03 INFO  : Successfully done setting XSCT server connection channel  
12:22:03 INFO  : Successfully done setting SDK workspace  
12:22:03 INFO  : Processing command line option -hwspec C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper.hdf.
13:28:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:28:45 INFO  : FPGA configured successfully with bitstream "C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:28:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:28:56 INFO  : 'fpga -state' command is executed.
13:28:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:28:56 INFO  : 'jtag frequency' command is executed.
13:28:56 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:28:57 INFO  : Context for 'APU' is selected.
13:28:57 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:28:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:28:57 INFO  : Context for 'APU' is selected.
13:28:57 INFO  : 'stop' command is executed.
13:28:57 INFO  : 'ps7_init' command is executed.
13:28:57 INFO  : 'ps7_post_config' command is executed.
13:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:57 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:28:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf
configparams force-mem-access 0
----------------End of Script----------------

13:28:58 INFO  : Memory regions updated for context APU
13:28:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:58 INFO  : 'con' command is executed.
13:28:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:28:58 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local.tcl'
13:30:44 INFO  : Disconnected from the channel tcfchan#1.
13:30:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:30:45 INFO  : 'fpga -state' command is executed.
13:30:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:30:46 INFO  : 'jtag frequency' command is executed.
13:30:46 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:30:46 INFO  : Context for 'APU' is selected.
13:30:49 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:30:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:49 INFO  : Context for 'APU' is selected.
13:30:49 INFO  : 'stop' command is executed.
13:30:49 INFO  : 'ps7_init' command is executed.
13:30:49 INFO  : 'ps7_post_config' command is executed.
13:30:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:30:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:49 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:49 INFO  : Memory regions updated for context APU
13:30:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:50 INFO  : 'con' command is executed.
13:30:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:30:50 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local.tcl'
13:32:10 INFO  : Refreshed build settings on project FIR
13:36:57 INFO  : Disconnected from the channel tcfchan#2.
13:36:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:36:58 INFO  : 'fpga -state' command is executed.
13:36:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:36:58 INFO  : 'jtag frequency' command is executed.
13:36:58 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:36:58 INFO  : Context for 'APU' is selected.
13:37:00 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:37:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:37:00 INFO  : Context for 'APU' is selected.
13:37:00 INFO  : 'stop' command is executed.
13:37:00 INFO  : 'ps7_init' command is executed.
13:37:01 INFO  : 'ps7_post_config' command is executed.
13:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:01 INFO  : 'profile -freq 1000000 -scratchaddr 0x10000000' command is executed.
13:37:01 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:37:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:37:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
profile -freq 1000000 -scratchaddr 0x10000000
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf
configparams force-mem-access 0
----------------End of Script----------------

13:37:01 INFO  : Memory regions updated for context APU
13:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:01 INFO  : 'set bpid [bpadd -addr &_exit]' command is executed.
13:37:02 INFO  : 'con -block' command is executed.
13:37:02 INFO  : 'profile -out C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/gmon.out' command is executed.
13:37:02 INFO  : 'bpremove $bpid' command is executed.
13:37:03 INFO  : 'con' command is executed.
13:37:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
set bpid [bpadd -addr &_exit]
con -block
profile -out C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/gmon.out
bpremove $bpid
con
----------------End of Script----------------

13:37:03 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local_(1).tcl'
13:38:09 INFO  : Disconnected from the channel tcfchan#3.
13:38:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:38:10 INFO  : 'fpga -state' command is executed.
13:38:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:38:10 INFO  : 'jtag frequency' command is executed.
13:38:10 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:38:10 INFO  : Context for 'APU' is selected.
13:38:12 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:38:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:12 INFO  : Context for 'APU' is selected.
13:38:12 INFO  : 'stop' command is executed.
13:38:12 INFO  : 'ps7_init' command is executed.
13:38:12 INFO  : 'ps7_post_config' command is executed.
13:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:12 INFO  : 'profile -freq 5000000 -scratchaddr 0x10000000' command is executed.
13:38:13 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
profile -freq 5000000 -scratchaddr 0x10000000
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:13 INFO  : Memory regions updated for context APU
13:38:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:13 INFO  : 'set bpid [bpadd -addr &_exit]' command is executed.
13:38:14 INFO  : 'con -block' command is executed.
13:38:14 INFO  : 'profile -out C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/gmon.out' command is executed.
13:38:14 INFO  : 'bpremove $bpid' command is executed.
13:38:14 INFO  : 'con' command is executed.
13:38:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
set bpid [bpadd -addr &_exit]
con -block
profile -out C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/gmon.out
bpremove $bpid
con
----------------End of Script----------------

13:38:14 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local_(1).tcl'
13:39:01 INFO  : Refreshed build settings on project FIR
13:41:22 INFO  : Disconnected from the channel tcfchan#4.
13:41:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:41:24 INFO  : 'fpga -state' command is executed.
13:41:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:41:24 INFO  : 'jtag frequency' command is executed.
13:41:24 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:41:24 INFO  : Context for 'APU' is selected.
13:41:26 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:41:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:26 INFO  : Context for 'APU' is selected.
13:41:26 INFO  : 'stop' command is executed.
13:41:27 INFO  : 'ps7_init' command is executed.
13:41:27 INFO  : 'ps7_post_config' command is executed.
13:41:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:41:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:27 INFO  : 'profile -freq 5000000 -scratchaddr 0x10000000' command is executed.
13:41:27 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
profile -freq 5000000 -scratchaddr 0x10000000
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:27 INFO  : Memory regions updated for context APU
13:41:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:27 INFO  : 'set bpid [bpadd -addr &_exit]' command is executed.
13:41:28 INFO  : 'con -block' command is executed.
13:41:28 INFO  : 'profile -out C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/gmon.out' command is executed.
13:41:28 INFO  : 'bpremove $bpid' command is executed.
13:41:29 INFO  : 'con' command is executed.
13:41:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
set bpid [bpadd -addr &_exit]
con -block
profile -out C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/gmon.out
bpremove $bpid
con
----------------End of Script----------------

13:41:29 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local_(1).tcl'
13:44:26 INFO  : Disconnected from the channel tcfchan#5.
13:44:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:44:27 INFO  : 'fpga -state' command is executed.
13:44:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:44:27 INFO  : 'jtag frequency' command is executed.
13:44:27 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:44:27 INFO  : Context for 'APU' is selected.
13:44:29 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:44:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:29 INFO  : Context for 'APU' is selected.
13:44:29 INFO  : 'stop' command is executed.
13:44:29 INFO  : 'ps7_init' command is executed.
13:44:29 INFO  : 'ps7_post_config' command is executed.
13:44:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:44:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:29 INFO  : 'profile -freq 5000000 -scratchaddr 0x10000000' command is executed.
13:44:30 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
profile -freq 5000000 -scratchaddr 0x10000000
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:30 INFO  : Memory regions updated for context APU
13:44:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:30 INFO  : 'set bpid [bpadd -addr &_exit]' command is executed.
13:44:31 INFO  : 'con -block' command is executed.
13:44:31 INFO  : 'profile -out C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/gmon.out' command is executed.
13:44:31 INFO  : 'bpremove $bpid' command is executed.
13:44:31 INFO  : 'con' command is executed.
13:44:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
set bpid [bpadd -addr &_exit]
con -block
profile -out C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/gmon.out
bpremove $bpid
con
----------------End of Script----------------

13:44:31 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local_(1).tcl'
13:45:08 INFO  : Disconnected from the channel tcfchan#6.
13:45:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:45:09 INFO  : 'fpga -state' command is executed.
13:45:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:45:10 INFO  : 'jtag frequency' command is executed.
13:45:10 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:45:10 INFO  : Context for 'APU' is selected.
13:45:12 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:45:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:12 INFO  : Context for 'APU' is selected.
13:45:12 INFO  : 'stop' command is executed.
13:45:12 INFO  : 'ps7_init' command is executed.
13:45:12 INFO  : 'ps7_post_config' command is executed.
13:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:13 INFO  : 'profile -freq 50000000 -scratchaddr 0x10000000' command is executed.
13:45:13 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
profile -freq 50000000 -scratchaddr 0x10000000
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:13 INFO  : Memory regions updated for context APU
13:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:13 INFO  : 'set bpid [bpadd -addr &_exit]' command is executed.
13:59:16 INFO  : Registering command handlers for SDK TCF services
13:59:18 INFO  : Launching XSCT server: xsct.bat -interactive C:\Summer_School_Lab\FIR\FIR.sdk\temp_xsdb_launch_script.tcl
13:59:24 INFO  : XSCT server has started successfully.
13:59:24 INFO  : Successfully done setting XSCT server connection channel  
13:59:28 INFO  : Successfully done setting SDK workspace  
13:59:28 INFO  : Processing command line option -hwspec C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper.hdf.
13:59:28 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
14:01:03 INFO  : Refreshed build settings on project FIR
14:03:07 INFO  : Registering command handlers for SDK TCF services
14:03:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\Summer_School_Lab\FIR\FIR.sdk\temp_xsdb_launch_script.tcl
14:03:12 INFO  : XSCT server has started successfully.
14:03:12 INFO  : Successfully done setting XSCT server connection channel  
14:03:13 INFO  : Successfully done setting SDK workspace  
14:03:13 INFO  : Processing command line option -hwspec C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper.hdf.
14:03:13 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
14:04:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:04:08 INFO  : 'fpga -state' command is executed.
14:04:10 INFO  : Memory regions updated for context APU
14:04:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:04:16 INFO  : FPGA configured successfully with bitstream "C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:04:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:04:28 INFO  : 'fpga -state' command is executed.
14:04:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:04:29 INFO  : 'jtag frequency' command is executed.
14:04:29 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:04:29 INFO  : Context for 'APU' is selected.
14:04:29 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:04:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:29 INFO  : Context for 'APU' is selected.
14:04:29 INFO  : 'stop' command is executed.
14:04:29 INFO  : 'ps7_init' command is executed.
14:04:29 INFO  : 'ps7_post_config' command is executed.
14:04:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:04:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:29 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR/Debug/FIR.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:29 INFO  : Memory regions updated for context APU
14:04:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:29 INFO  : 'con' command is executed.
14:04:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:04:29 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local.tcl'
14:09:11 INFO  : Refreshed build settings on project FIR_Probe
14:15:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:15:05 INFO  : FPGA configured successfully with bitstream "C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:15:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:15:45 INFO  : 'fpga -state' command is executed.
14:15:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:15:45 INFO  : 'jtag frequency' command is executed.
14:15:45 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:15:45 INFO  : Context for 'APU' is selected.
14:15:45 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:15:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:45 INFO  : Context for 'APU' is selected.
14:15:45 INFO  : 'stop' command is executed.
14:15:46 INFO  : 'ps7_init' command is executed.
14:15:46 INFO  : 'ps7_post_config' command is executed.
14:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:46 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR_Probe/Debug/FIR_Probe.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR_Probe/Debug/FIR_Probe.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:46 INFO  : Memory regions updated for context APU
14:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:46 INFO  : 'con' command is executed.
14:15:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:15:46 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir_probe.elf_on_local.tcl'
14:16:52 INFO  : Disconnected from the channel tcfchan#1.
14:16:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:16:53 INFO  : 'fpga -state' command is executed.
14:16:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:16:53 INFO  : 'jtag frequency' command is executed.
14:16:53 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:53 INFO  : Context for 'APU' is selected.
14:16:55 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:16:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:55 INFO  : Context for 'APU' is selected.
14:16:55 INFO  : 'stop' command is executed.
14:16:55 INFO  : 'ps7_init' command is executed.
14:16:55 INFO  : 'ps7_post_config' command is executed.
14:16:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:16:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:55 INFO  : 'profile -freq 1000000 -scratchaddr 0x10000000' command is executed.
14:16:55 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR_Probe/Debug/FIR_Probe.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
profile -freq 1000000 -scratchaddr 0x10000000
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR_Probe/Debug/FIR_Probe.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:55 INFO  : Memory regions updated for context APU
14:16:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:56 INFO  : 'set bpid [bpadd -addr &_exit]' command is executed.
14:16:57 INFO  : 'con -block' command is executed.
14:16:57 INFO  : 'profile -out C:/Summer_School_Lab/FIR/FIR.sdk/FIR_Probe/Debug/gmon.out' command is executed.
14:16:57 INFO  : 'bpremove $bpid' command is executed.
14:16:57 INFO  : 'con' command is executed.
14:16:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
set bpid [bpadd -addr &_exit]
con -block
profile -out C:/Summer_School_Lab/FIR/FIR.sdk/FIR_Probe/Debug/gmon.out
bpremove $bpid
con
----------------End of Script----------------

14:16:57 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir_probe.elf_on_local.tcl'
14:18:12 INFO  : Disconnected from the channel tcfchan#2.
14:18:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:18:13 INFO  : 'fpga -state' command is executed.
14:18:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:18:13 INFO  : 'jtag frequency' command is executed.
14:18:13 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:14 INFO  : Context for 'APU' is selected.
14:18:16 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:18:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:16 INFO  : Context for 'APU' is selected.
14:18:16 INFO  : 'stop' command is executed.
14:18:16 INFO  : 'ps7_init' command is executed.
14:18:16 INFO  : 'ps7_post_config' command is executed.
14:18:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:18:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:16 INFO  : 'profile -freq 1000000 -scratchaddr 0x10000000' command is executed.
14:18:17 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR_Probe/Debug/FIR_Probe.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
profile -freq 1000000 -scratchaddr 0x10000000
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR_Probe/Debug/FIR_Probe.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:17 INFO  : Memory regions updated for context APU
14:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:17 INFO  : 'set bpid [bpadd -addr &_exit]' command is executed.
14:18:17 INFO  : 'con -block' command is executed.
14:18:17 INFO  : 'profile -out C:/Summer_School_Lab/FIR/FIR.sdk/FIR_Probe/Debug/gmon.out' command is executed.
14:18:17 INFO  : 'bpremove $bpid' command is executed.
14:18:17 INFO  : 'con' command is executed.
14:18:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
set bpid [bpadd -addr &_exit]
con -block
profile -out C:/Summer_School_Lab/FIR/FIR.sdk/FIR_Probe/Debug/gmon.out
bpremove $bpid
con
----------------End of Script----------------

14:18:17 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir_probe.elf_on_local.tcl'
17:18:08 WARN  : channel "tcfchan#1" closed
17:18:08 INFO  : Disconnected from the channel tcfchan#3.
09:29:22 INFO  : Registering command handlers for SDK TCF services
09:29:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Summer_School_Lab_old\FIR\FIR.sdk\temp_xsdb_launch_script.tcl
09:29:29 INFO  : XSCT server has started successfully.
09:29:29 INFO  : Successfully done setting XSCT server connection channel  
09:29:34 INFO  : Successfully done setting SDK workspace  
09:29:34 INFO  : Processing command line option -hwspec C:/Summer_School_Lab_old/FIR/FIR.sdk/system_wrapper.hdf.
09:44:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:44:06 INFO  : 'fpga -state' command is executed.
09:44:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:44:06 INFO  : 'jtag frequency' command is executed.
09:44:06 INFO  : Sourcing of 'C:/Summer_School_Lab_old/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:44:06 INFO  : Context for 'APU' is selected.
09:44:06 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab_old/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:44:06 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:06 INFO  : Context for 'APU' is selected.
09:44:06 INFO  : 'stop' command is executed.
09:44:07 INFO  : 'ps7_init' command is executed.
09:44:07 INFO  : 'ps7_post_config' command is executed.
09:44:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:44:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:07 INFO  : The application 'C:/Summer_School_Lab_old/FIR/FIR.sdk/FIR/Debug/FIR.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:44:07 INFO  : 'configparams force-mem-access 0' command is executed.
09:44:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab_old/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab_old/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Summer_School_Lab_old/FIR/FIR.sdk/FIR/Debug/FIR.elf
configparams force-mem-access 0
----------------End of Script----------------

09:44:07 INFO  : Memory regions updated for context APU
09:44:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:07 INFO  : 'con' command is executed.
09:44:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:44:07 INFO  : Launch script is exported to file 'C:\Summer_School_Lab_old\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local.tcl'
09:44:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:44:36 INFO  : FPGA configured successfully with bitstream "C:/Summer_School_Lab_old/FIR/FIR.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
09:44:47 INFO  : Disconnected from the channel tcfchan#1.
09:44:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:44:48 INFO  : 'fpga -state' command is executed.
09:44:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:44:48 INFO  : 'jtag frequency' command is executed.
09:44:48 INFO  : Sourcing of 'C:/Summer_School_Lab_old/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:44:48 INFO  : Context for 'APU' is selected.
09:44:49 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab_old/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:44:49 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:49 INFO  : Context for 'APU' is selected.
09:44:49 INFO  : 'stop' command is executed.
09:44:50 INFO  : 'ps7_init' command is executed.
09:44:50 INFO  : 'ps7_post_config' command is executed.
09:44:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:44:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:50 INFO  : The application 'C:/Summer_School_Lab_old/FIR/FIR.sdk/FIR/Debug/FIR.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:44:50 INFO  : 'configparams force-mem-access 0' command is executed.
09:44:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab_old/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab_old/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Summer_School_Lab_old/FIR/FIR.sdk/FIR/Debug/FIR.elf
configparams force-mem-access 0
----------------End of Script----------------

09:44:50 INFO  : Memory regions updated for context APU
09:44:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:50 INFO  : 'con' command is executed.
09:44:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:44:50 INFO  : Launch script is exported to file 'C:\Summer_School_Lab_old\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local.tcl'
09:45:29 INFO  : Disconnected from the channel tcfchan#2.
09:45:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:45:30 INFO  : 'fpga -state' command is executed.
09:45:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:45:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:45:30 INFO  : 'jtag frequency' command is executed.
09:45:30 INFO  : Sourcing of 'C:/Summer_School_Lab_old/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:45:30 INFO  : Context for 'APU' is selected.
09:45:32 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab_old/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:45:32 INFO  : 'configparams force-mem-access 1' command is executed.
09:45:32 INFO  : Context for 'APU' is selected.
09:45:32 INFO  : 'stop' command is executed.
09:45:32 INFO  : 'ps7_init' command is executed.
09:45:32 INFO  : 'ps7_post_config' command is executed.
09:45:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:45:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:33 INFO  : The application 'C:/Summer_School_Lab_old/FIR/FIR.sdk/FIR/Debug/FIR.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:45:33 INFO  : 'configparams force-mem-access 0' command is executed.
09:45:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab_old/FIR/FIR.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab_old/FIR/FIR.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Summer_School_Lab_old/FIR/FIR.sdk/FIR/Debug/FIR.elf
configparams force-mem-access 0
----------------End of Script----------------

09:45:33 INFO  : Memory regions updated for context APU
09:45:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:33 INFO  : 'con' command is executed.
09:45:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:45:33 INFO  : Launch script is exported to file 'C:\Summer_School_Lab_old\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local.tcl'
09:56:06 INFO  : Disconnected from the channel tcfchan#3.
16:30:26 INFO  : Registering command handlers for SDK TCF services
16:30:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\Summer_School_Lab\FIR\FIR.sdk\temp_xsdb_launch_script.tcl
16:30:31 INFO  : XSCT server has started successfully.
16:30:31 INFO  : Successfully done setting XSCT server connection channel  
16:30:34 INFO  : Successfully done setting SDK workspace  
16:30:34 INFO  : Processing command line option -hwspec C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper.hdf.
16:30:34 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
16:39:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1623227945524,  Project:1622169151967
16:39:23 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:41:10 INFO  : Project system_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
16:41:33 INFO  : Registering command handlers for SDK TCF services
16:41:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Summer_School_Lab\FIR\FIR.sdk\temp_xsdb_launch_script.tcl
16:41:40 INFO  : XSCT server has started successfully.
16:41:41 INFO  : Successfully done setting XSCT server connection channel  
16:41:41 INFO  : Successfully done setting SDK workspace  
16:41:41 INFO  : Processing command line option -hwspec C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper.hdf.
16:53:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:53:41 INFO  : 'fpga -state' command is executed.
16:53:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:53:41 INFO  : 'jtag frequency' command is executed.
16:53:41 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:53:41 INFO  : Context for 'APU' is selected.
16:53:41 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf'.
16:53:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:41 INFO  : Context for 'APU' is selected.
16:53:41 INFO  : 'stop' command is executed.
16:53:41 INFO  : 'ps7_init' command is executed.
16:53:41 INFO  : 'ps7_post_config' command is executed.
16:53:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:53:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:42 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR_test/Debug/FIR_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR_test/Debug/FIR_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:42 INFO  : Memory regions updated for context APU
16:53:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:42 INFO  : 'con' command is executed.
16:53:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:53:42 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir_test.elf_on_local.tcl'
16:54:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:54:44 INFO  : FPGA configured successfully with bitstream "C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
16:54:55 INFO  : Disconnected from the channel tcfchan#1.
16:54:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:54:56 INFO  : 'fpga -state' command is executed.
16:54:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:54:56 INFO  : 'jtag frequency' command is executed.
16:54:56 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:54:56 INFO  : Context for 'APU' is selected.
16:54:56 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf'.
16:54:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:56 INFO  : Context for 'APU' is selected.
16:54:56 INFO  : 'stop' command is executed.
16:54:57 INFO  : 'ps7_init' command is executed.
16:54:57 INFO  : 'ps7_post_config' command is executed.
16:54:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:54:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:57 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR_test/Debug/FIR_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR_test/Debug/FIR_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:57 INFO  : Memory regions updated for context APU
16:54:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:57 INFO  : 'con' command is executed.
16:54:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:54:57 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir_test.elf_on_local.tcl'
16:56:16 INFO  : Disconnected from the channel tcfchan#2.
16:56:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:56:17 INFO  : 'fpga -state' command is executed.
16:56:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:56:17 INFO  : 'jtag frequency' command is executed.
16:56:17 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:56:17 INFO  : Context for 'APU' is selected.
16:56:17 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf'.
16:56:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:17 INFO  : Context for 'APU' is selected.
16:56:17 INFO  : 'stop' command is executed.
16:56:17 INFO  : 'ps7_init' command is executed.
16:56:17 INFO  : 'ps7_post_config' command is executed.
16:56:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:56:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:17 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR_test/Debug/FIR_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR_test/Debug/FIR_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:17 INFO  : Memory regions updated for context APU
16:56:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:17 INFO  : 'con' command is executed.
16:56:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:56:17 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir_test.elf_on_local.tcl'
16:59:06 INFO  : Disconnected from the channel tcfchan#3.
16:59:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:59:07 INFO  : 'fpga -state' command is executed.
16:59:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:59:07 INFO  : 'jtag frequency' command is executed.
16:59:07 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:59:07 INFO  : Context for 'APU' is selected.
16:59:07 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf'.
16:59:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:07 INFO  : Context for 'APU' is selected.
16:59:07 INFO  : 'stop' command is executed.
16:59:08 INFO  : 'ps7_init' command is executed.
16:59:08 INFO  : 'ps7_post_config' command is executed.
16:59:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:59:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:08 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR_test/Debug/FIR_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR_test/Debug/FIR_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:08 INFO  : Memory regions updated for context APU
16:59:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:08 INFO  : 'con' command is executed.
16:59:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:59:08 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir_test.elf_on_local.tcl'
17:00:14 INFO  : Disconnected from the channel tcfchan#4.
17:00:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:00:15 INFO  : 'fpga -state' command is executed.
17:00:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:00:15 INFO  : 'jtag frequency' command is executed.
17:00:15 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:00:15 INFO  : Context for 'APU' is selected.
17:00:15 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf'.
17:00:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:15 INFO  : Context for 'APU' is selected.
17:00:15 INFO  : 'stop' command is executed.
17:00:16 INFO  : 'ps7_init' command is executed.
17:00:16 INFO  : 'ps7_post_config' command is executed.
17:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:16 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR_test/Debug/FIR_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR_test/Debug/FIR_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:16 INFO  : Memory regions updated for context APU
17:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:16 INFO  : 'con' command is executed.
17:00:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:00:16 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir_test.elf_on_local.tcl'
17:00:53 INFO  : Disconnected from the channel tcfchan#5.
17:00:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:00:54 INFO  : 'fpga -state' command is executed.
17:00:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:00:55 INFO  : 'jtag frequency' command is executed.
17:00:55 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:00:55 INFO  : Context for 'APU' is selected.
17:00:55 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf'.
17:00:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:55 INFO  : Context for 'APU' is selected.
17:00:55 INFO  : 'stop' command is executed.
17:00:55 INFO  : 'ps7_init' command is executed.
17:00:55 INFO  : 'ps7_post_config' command is executed.
17:00:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:00:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:55 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR_test/Debug/FIR_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR_test/Debug/FIR_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:55 INFO  : Memory regions updated for context APU
17:00:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:55 INFO  : 'con' command is executed.
17:00:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:00:55 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir_test.elf_on_local.tcl'
17:02:33 INFO  : Disconnected from the channel tcfchan#6.
15:45:58 INFO  : Registering command handlers for SDK TCF services
15:45:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\Summer_School_Lab\FIR\FIR.sdk\temp_xsdb_launch_script.tcl
15:46:04 INFO  : XSCT server has started successfully.
15:46:06 INFO  : Successfully done setting XSCT server connection channel  
15:46:06 INFO  : Successfully done setting SDK workspace  
15:46:06 INFO  : Processing command line option -hwspec C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper.hdf.
15:46:06 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
16:14:39 INFO  : Registering command handlers for SDK TCF services
16:14:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Summer_School_Lab\FIR\FIR.sdk\temp_xsdb_launch_script.tcl
16:14:44 INFO  : XSCT server has started successfully.
16:14:45 INFO  : Successfully done setting XSCT server connection channel  
16:14:45 INFO  : Successfully done setting SDK workspace  
16:14:45 INFO  : Processing command line option -hwspec C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper.hdf.
16:14:45 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
16:20:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:20:07 INFO  : FPGA configured successfully with bitstream "C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
16:20:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:20:23 INFO  : 'fpga -state' command is executed.
16:20:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:20:23 INFO  : 'jtag frequency' command is executed.
16:20:23 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:20:23 INFO  : Context for 'APU' is selected.
16:20:23 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf'.
16:20:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:23 INFO  : Context for 'APU' is selected.
16:20:23 INFO  : 'stop' command is executed.
16:20:23 INFO  : 'ps7_init' command is executed.
16:20:23 INFO  : 'ps7_post_config' command is executed.
16:20:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:20:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:23 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR_test/Debug/FIR_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR_test/Debug/FIR_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:23 INFO  : Memory regions updated for context APU
16:20:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:24 INFO  : 'con' command is executed.
16:20:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:20:24 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir_test.elf_on_local.tcl'
16:22:19 INFO  : Disconnected from the channel tcfchan#1.
16:22:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:22:20 INFO  : 'fpga -state' command is executed.
16:22:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:22:20 INFO  : 'jtag frequency' command is executed.
16:22:20 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:22:20 INFO  : Context for 'APU' is selected.
16:22:22 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf'.
16:22:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:22 INFO  : Context for 'APU' is selected.
16:22:22 INFO  : 'stop' command is executed.
16:22:22 INFO  : 'ps7_init' command is executed.
16:22:22 INFO  : 'ps7_post_config' command is executed.
16:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:22 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR_test/Debug/FIR_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR_test/Debug/FIR_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:23 INFO  : Memory regions updated for context APU
16:22:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:23 INFO  : 'con' command is executed.
16:22:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:22:23 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir_test.elf_on_local.tcl'
16:23:51 INFO  : Disconnected from the channel tcfchan#2.
16:23:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:23:52 INFO  : 'fpga -state' command is executed.
16:23:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:23:52 INFO  : 'jtag frequency' command is executed.
16:23:52 INFO  : Sourcing of 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:23:52 INFO  : Context for 'APU' is selected.
16:23:54 INFO  : Hardware design information is loaded from 'C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf'.
16:23:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:54 INFO  : Context for 'APU' is selected.
16:23:54 INFO  : 'stop' command is executed.
16:23:54 INFO  : 'ps7_init' command is executed.
16:23:54 INFO  : 'ps7_post_config' command is executed.
16:23:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:23:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:54 INFO  : The application 'C:/Summer_School_Lab/FIR/FIR.sdk/FIR_test/Debug/FIR_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Summer_School_Lab/FIR/FIR.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Summer_School_Lab/FIR/FIR.sdk/FIR_test/Debug/FIR_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:54 INFO  : Memory regions updated for context APU
16:23:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:54 INFO  : 'con' command is executed.
16:23:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:23:54 INFO  : Launch script is exported to file 'C:\Summer_School_Lab\FIR\FIR.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir_test.elf_on_local.tcl'
17:42:50 INFO  : Disconnected from the channel tcfchan#3.
