read_verilog ../../common/memory.v
proc
memory
write_spice result.out
