<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\impl\gwsynthesis\RISCY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Tang_nano_9K_LCD.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Dec 16 13:34:36 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>21545</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>10123</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>40</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>794</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>16</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.173</td>
<td>162.000
<td>0.000</td>
<td>3.086</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>6.173</td>
<td>162.000
<td>0.000</td>
<td>3.086</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000
<td>0.000</td>
<td>6.173</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.750
<td>0.000</td>
<td>74.074</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.500
<td>0.000</td>
<td>111.111</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000
<td>0.000</td>
<td>6.173</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td style="color: #FF0000;" class = "error">19.177(MHz)</td>
<td>21</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>13.500(MHz)</td>
<td>83.703(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>81.000(MHz)</td>
<td style="color: #FF0000;" class = "error">77.751(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-6494.537</td>
<td>734</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-1.004</td>
<td>3</td>
</tr>
<tr>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-15.106</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.743</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-15.090</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.727</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-15.075</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.712</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-14.988</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.625</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-14.840</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.477</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-14.699</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.336</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-14.683</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.320</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-14.588</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.225</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-14.546</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.183</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-14.504</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.141</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-14.490</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.127</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-14.478</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.115</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-14.354</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>50.991</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-14.301</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_mem_2_data_mem_2_0_0_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.164</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-14.276</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.139</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-14.251</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.114</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-14.241</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.104</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-14.237</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>50.874</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-14.206</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>50.843</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-14.201</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_15_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.194</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-14.201</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_18_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.194</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-14.201</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_19_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.194</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-14.151</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_31_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.145</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-14.108</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.102</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-14.108</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>51.102</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.408</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>0.892</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.176</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.124</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.148</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.152</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.148</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.152</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.126</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.174</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.123</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.177</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.123</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.177</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.077</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.073</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.227</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.895</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.405</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.891</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.409</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.881</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.419</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.877</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.423</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.862</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.438</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.862</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.438</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.824</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.476</td>
</tr>
<tr>
<td>17</td>
<td>0.500</td>
<td>ppu_inst/text_address_10_s0/Q</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s/ADA[11]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.575</td>
</tr>
<tr>
<td>18</td>
<td>0.558</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/c_state.INIT_CALIB_DONE_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/init_calib_s0/CE</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>19</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_2_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>20</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_2_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d_2_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>21</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d_2_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>22</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>23</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_33_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_0_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>24</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_35_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_0_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>25</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_36_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_0_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.848</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.848</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.848</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.848</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.848</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.848</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.848</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.848</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.848</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.390</td>
</tr>
<tr>
<td>10</td>
<td>1.226</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.390</td>
</tr>
<tr>
<td>11</td>
<td>1.226</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.390</td>
</tr>
<tr>
<td>12</td>
<td>1.226</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.390</td>
</tr>
<tr>
<td>13</td>
<td>1.226</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.390</td>
</tr>
<tr>
<td>14</td>
<td>1.226</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.390</td>
</tr>
<tr>
<td>15</td>
<td>1.226</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.390</td>
</tr>
<tr>
<td>16</td>
<td>1.226</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.390</td>
</tr>
<tr>
<td>17</td>
<td>1.226</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.390</td>
</tr>
<tr>
<td>18</td>
<td>5.123</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.390</td>
</tr>
<tr>
<td>19</td>
<td>5.123</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.390</td>
</tr>
<tr>
<td>20</td>
<td>5.123</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.390</td>
</tr>
<tr>
<td>21</td>
<td>5.123</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.390</td>
</tr>
<tr>
<td>22</td>
<td>5.123</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.390</td>
</tr>
<tr>
<td>23</td>
<td>5.123</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.390</td>
</tr>
<tr>
<td>24</td>
<td>5.123</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.390</td>
</tr>
<tr>
<td>25</td>
<td>5.123</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.390</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.755</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/clkdiv/RESETN</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.409</td>
<td>2.206</td>
</tr>
<tr>
<td>2</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>3</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>4</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>5</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>6</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>7</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>8</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>9</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>10</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_8_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>11</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_9_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>12</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_10_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>13</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_11_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>14</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_12_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>15</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_13_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>16</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/PixelCtr_13_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>17</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/PixelCtr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>18</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/PixelCtr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>19</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/PixelCtr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>20</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/PixelCtr_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>21</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/PixelCtr_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>22</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/PixelCtr_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>23</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/PixelCtr_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>24</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/PixelCtr_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
<tr>
<td>25</td>
<td>1.064</td>
<td>reset_soc_s2/Q</td>
<td>D1/PixelCtr_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.202</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/rd_cycle_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/rd_data_d_25_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/rd_data_d_24_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_2_s1</td>
</tr>
<tr>
<td>5</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_2_s1</td>
</tr>
<tr>
<td>6</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_1_s1</td>
</tr>
<tr>
<td>7</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_11_s1</td>
</tr>
<tr>
<td>8</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_0_s3</td>
</tr>
<tr>
<td>9</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt_5_s5</td>
</tr>
<tr>
<td>10</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_4_s3</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.944</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>41.570</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>43.998</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>flashController/n7_s2/I0</td>
</tr>
<tr>
<td>45.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>48.014</td>
<td>2.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>mem/n355_s5/I0</td>
</tr>
<tr>
<td>49.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>50.698</td>
<td>1.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>mem/n370_s5/I0</td>
</tr>
<tr>
<td>51.324</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">mem/n370_s5/F</td>
</tr>
<tr>
<td>54.075</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td style=" font-weight:bold;">mem/data_out_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>mem/data_out_19_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>mem/data_out_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.149, 31.210%; route: 35.136, 67.904%; tC2Q: 0.458, 0.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.944</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>41.570</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>43.998</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>flashController/n7_s2/I0</td>
</tr>
<tr>
<td>45.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>48.014</td>
<td>2.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>mem/n355_s5/I0</td>
</tr>
<tr>
<td>49.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>50.209</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[3][A]</td>
<td>mem/n371_s5/I0</td>
</tr>
<tr>
<td>51.308</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C29[3][A]</td>
<td style=" background: #97FFFF;">mem/n371_s5/F</td>
</tr>
<tr>
<td>54.059</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td style=" font-weight:bold;">mem/data_out_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>mem/data_out_18_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>mem/data_out_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.622, 32.134%; route: 34.647, 66.980%; tC2Q: 0.458, 0.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.944</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>41.570</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>43.998</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>flashController/n7_s2/I0</td>
</tr>
<tr>
<td>45.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>48.014</td>
<td>2.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>mem/n355_s5/I0</td>
</tr>
<tr>
<td>49.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>51.338</td>
<td>2.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][B]</td>
<td>mem/n360_s5/I0</td>
</tr>
<tr>
<td>51.964</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][B]</td>
<td style=" background: #97FFFF;">mem/n360_s5/F</td>
</tr>
<tr>
<td>54.044</td>
<td>2.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" font-weight:bold;">mem/data_out_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>mem/data_out_29_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>mem/data_out_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.149, 31.229%; route: 35.104, 67.885%; tC2Q: 0.458, 0.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.944</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>41.570</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>43.998</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>flashController/n7_s2/I0</td>
</tr>
<tr>
<td>45.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>48.014</td>
<td>2.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>mem/n355_s5/I0</td>
</tr>
<tr>
<td>49.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>50.698</td>
<td>1.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][B]</td>
<td>mem/n374_s5/I0</td>
</tr>
<tr>
<td>51.520</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][B]</td>
<td style=" background: #97FFFF;">mem/n374_s5/F</td>
</tr>
<tr>
<td>53.957</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td style=" font-weight:bold;">mem/data_out_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>mem/data_out_15_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>mem/data_out_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.345, 31.661%; route: 34.822, 67.451%; tC2Q: 0.458, 0.888%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.944</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>41.570</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>43.998</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>flashController/n7_s2/I0</td>
</tr>
<tr>
<td>45.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>48.014</td>
<td>2.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>mem/n355_s5/I0</td>
</tr>
<tr>
<td>49.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>51.704</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>mem/n359_s5/I0</td>
</tr>
<tr>
<td>52.765</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">mem/n359_s5/F</td>
</tr>
<tr>
<td>53.809</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td style=" font-weight:bold;">mem/data_out_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td>mem/data_out_30_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C30[2][A]</td>
<td>mem/data_out_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.584, 32.216%; route: 34.435, 66.893%; tC2Q: 0.458, 0.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.295</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16[1][A]</td>
<td>bu/data_out_new_31_s18/I2</td>
</tr>
<tr>
<td>41.394</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C16[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s18/F</td>
</tr>
<tr>
<td>44.151</td>
<td>2.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>bu/data_out_new_31_s62/I0</td>
</tr>
<tr>
<td>45.250</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R6C10[0][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s62/F</td>
</tr>
<tr>
<td>48.538</td>
<td>3.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][A]</td>
<td>bu/data_out_new_3_s3/I3</td>
</tr>
<tr>
<td>49.570</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_3_s3/F</td>
</tr>
<tr>
<td>52.636</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[2][A]</td>
<td>bu/data_out_new_3_s0/I2</td>
</tr>
<tr>
<td>53.668</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[2][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_3_s0/F</td>
</tr>
<tr>
<td>53.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_3_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C20[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.095, 33.300%; route: 33.783, 65.807%; tC2Q: 0.458, 0.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.295</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16[1][A]</td>
<td>bu/data_out_new_31_s18/I2</td>
</tr>
<tr>
<td>41.394</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C16[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s18/F</td>
</tr>
<tr>
<td>44.151</td>
<td>2.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>bu/data_out_new_31_s62/I0</td>
</tr>
<tr>
<td>45.250</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R6C10[0][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s62/F</td>
</tr>
<tr>
<td>49.525</td>
<td>4.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>bu/data_out_new_31_s3/I3</td>
</tr>
<tr>
<td>50.347</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s3/F</td>
</tr>
<tr>
<td>52.620</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>bu/data_out_new_31_s0/I2</td>
</tr>
<tr>
<td>53.652</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s0/F</td>
</tr>
<tr>
<td>53.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.885, 32.901%; route: 33.977, 66.206%; tC2Q: 0.458, 0.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.944</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>41.570</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>43.998</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>flashController/n7_s2/I0</td>
</tr>
<tr>
<td>45.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>48.014</td>
<td>2.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>mem/n355_s5/I0</td>
</tr>
<tr>
<td>49.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>51.704</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>mem/n372_s5/I0</td>
</tr>
<tr>
<td>52.736</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">mem/n372_s5/F</td>
</tr>
<tr>
<td>53.557</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td style=" font-weight:bold;">mem/data_out_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>mem/data_out_17_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>mem/data_out_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.555, 32.318%; route: 34.211, 66.787%; tC2Q: 0.458, 0.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.295</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16[1][A]</td>
<td>bu/data_out_new_31_s18/I2</td>
</tr>
<tr>
<td>41.394</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C16[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s18/F</td>
</tr>
<tr>
<td>44.151</td>
<td>2.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>bu/data_out_new_31_s62/I0</td>
</tr>
<tr>
<td>45.250</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R6C10[0][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s62/F</td>
</tr>
<tr>
<td>49.341</td>
<td>4.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>bu/data_out_new_19_s3/I3</td>
</tr>
<tr>
<td>49.967</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_19_s3/F</td>
</tr>
<tr>
<td>52.889</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[2][B]</td>
<td>bu/data_out_new_19_s0/I2</td>
</tr>
<tr>
<td>53.515</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[2][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_19_s0/F</td>
</tr>
<tr>
<td>53.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_19_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C20[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.283, 31.813%; route: 34.442, 67.291%; tC2Q: 0.458, 0.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.295</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16[1][A]</td>
<td>bu/data_out_new_31_s18/I2</td>
</tr>
<tr>
<td>41.394</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C16[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s18/F</td>
</tr>
<tr>
<td>44.151</td>
<td>2.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>bu/data_out_new_31_s62/I0</td>
</tr>
<tr>
<td>45.250</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R6C10[0][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s62/F</td>
</tr>
<tr>
<td>49.032</td>
<td>3.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>bu/data_out_new_4_s3/I3</td>
</tr>
<tr>
<td>50.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_4_s3/F</td>
</tr>
<tr>
<td>52.651</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td>bu/data_out_new_4_s0/I2</td>
</tr>
<tr>
<td>53.473</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_4_s0/F</td>
</tr>
<tr>
<td>53.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_4_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C18[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.885, 33.017%; route: 33.797, 66.087%; tC2Q: 0.458, 0.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.944</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>41.570</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>43.998</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>flashController/n7_s2/I0</td>
</tr>
<tr>
<td>45.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>48.014</td>
<td>2.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>mem/n355_s5/I0</td>
</tr>
<tr>
<td>49.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>51.694</td>
<td>2.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>mem/n373_s5/I0</td>
</tr>
<tr>
<td>52.320</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td style=" background: #97FFFF;">mem/n373_s5/F</td>
</tr>
<tr>
<td>53.459</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td style=" font-weight:bold;">mem/data_out_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>mem/data_out_16_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>mem/data_out_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.149, 31.586%; route: 34.520, 67.518%; tC2Q: 0.458, 0.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.295</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16[1][A]</td>
<td>bu/data_out_new_31_s18/I2</td>
</tr>
<tr>
<td>41.394</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C16[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s18/F</td>
</tr>
<tr>
<td>44.151</td>
<td>2.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>bu/data_out_new_31_s62/I0</td>
</tr>
<tr>
<td>45.250</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R6C10[0][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s62/F</td>
</tr>
<tr>
<td>49.530</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[3][B]</td>
<td>bu/data_out_new_27_s3/I3</td>
</tr>
<tr>
<td>50.352</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C21[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_27_s3/F</td>
</tr>
<tr>
<td>52.625</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>bu/data_out_new_27_s0/I2</td>
</tr>
<tr>
<td>53.447</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_27_s0/F</td>
</tr>
<tr>
<td>53.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_27_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.675, 32.623%; route: 33.981, 66.481%; tC2Q: 0.458, 0.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.295</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16[1][A]</td>
<td>bu/data_out_new_31_s18/I2</td>
</tr>
<tr>
<td>41.394</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C16[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s18/F</td>
</tr>
<tr>
<td>44.151</td>
<td>2.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>bu/data_out_new_31_s62/I0</td>
</tr>
<tr>
<td>45.250</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R6C10[0][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s62/F</td>
</tr>
<tr>
<td>49.681</td>
<td>4.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[3][B]</td>
<td>bu/data_out_new_6_s3/I3</td>
</tr>
<tr>
<td>50.503</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C10[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_6_s3/F</td>
</tr>
<tr>
<td>52.291</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>bu/data_out_new_6_s0/I2</td>
</tr>
<tr>
<td>53.323</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_6_s0/F</td>
</tr>
<tr>
<td>53.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_6_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.885, 33.114%; route: 33.648, 65.988%; tC2Q: 0.458, 0.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_2_data_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.944</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>41.570</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>43.998</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>flashController/n7_s2/I0</td>
</tr>
<tr>
<td>45.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>48.014</td>
<td>2.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>mem/n355_s5/I0</td>
</tr>
<tr>
<td>49.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>51.667</td>
<td>2.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>mem/data_mem_2_s5/I0</td>
</tr>
<tr>
<td>52.292</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_2_s5/F</td>
</tr>
<tr>
<td>53.496</td>
<td>1.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">mem/data_mem_2_data_mem_2_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>mem/data_mem_2_data_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.195</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>mem/data_mem_2_data_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.148, 31.561%; route: 34.557, 67.543%; tC2Q: 0.458, 0.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.944</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>41.570</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>43.998</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>flashController/n7_s2/I0</td>
</tr>
<tr>
<td>45.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>48.014</td>
<td>2.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>mem/n355_s5/I0</td>
</tr>
<tr>
<td>49.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>50.838</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>mem/data_mem_3_s5/I0</td>
</tr>
<tr>
<td>51.899</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_3_s5/F</td>
</tr>
<tr>
<td>53.471</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">mem/data_mem_3_data_mem_3_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.195</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.584, 32.429%; route: 34.096, 66.674%; tC2Q: 0.458, 0.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.944</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>41.570</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>43.998</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>flashController/n7_s2/I0</td>
</tr>
<tr>
<td>45.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>48.014</td>
<td>2.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>mem/n355_s5/I0</td>
</tr>
<tr>
<td>49.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>51.667</td>
<td>2.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>mem/data_mem_2_s5/I0</td>
</tr>
<tr>
<td>52.292</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_2_s5/F</td>
</tr>
<tr>
<td>53.446</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">mem/data_mem_2_data_mem_2_0_0_s0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.195</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.148, 31.592%; route: 34.508, 67.511%; tC2Q: 0.458, 0.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.944</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>41.570</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>43.998</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>flashController/n7_s2/I0</td>
</tr>
<tr>
<td>45.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>48.014</td>
<td>2.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>mem/n355_s5/I0</td>
</tr>
<tr>
<td>49.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>50.838</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>mem/data_mem_3_s5/I0</td>
</tr>
<tr>
<td>51.899</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_3_s5/F</td>
</tr>
<tr>
<td>53.436</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">mem/data_mem_3_data_mem_3_0_0_s0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.195</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.584, 32.452%; route: 34.062, 66.652%; tC2Q: 0.458, 0.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.295</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16[1][A]</td>
<td>bu/data_out_new_31_s18/I2</td>
</tr>
<tr>
<td>41.394</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C16[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s18/F</td>
</tr>
<tr>
<td>44.151</td>
<td>2.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>bu/data_out_new_31_s62/I0</td>
</tr>
<tr>
<td>45.250</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R6C10[0][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s62/F</td>
</tr>
<tr>
<td>50.165</td>
<td>4.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C11[3][B]</td>
<td>bu/data_out_new_13_s3/I3</td>
</tr>
<tr>
<td>50.791</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C11[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_13_s3/F</td>
</tr>
<tr>
<td>52.580</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>bu/data_out_new_13_s0/I2</td>
</tr>
<tr>
<td>53.206</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_13_s0/F</td>
</tr>
<tr>
<td>53.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_13_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.283, 32.007%; route: 34.132, 67.092%; tC2Q: 0.458, 0.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.295</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16[1][A]</td>
<td>bu/data_out_new_31_s18/I2</td>
</tr>
<tr>
<td>41.394</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C16[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s18/F</td>
</tr>
<tr>
<td>44.151</td>
<td>2.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>bu/data_out_new_31_s62/I0</td>
</tr>
<tr>
<td>45.250</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R6C10[0][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s62/F</td>
</tr>
<tr>
<td>49.347</td>
<td>4.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[3][A]</td>
<td>bu/data_out_new_12_s3/I3</td>
</tr>
<tr>
<td>49.973</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C15[3][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_12_s3/F</td>
</tr>
<tr>
<td>52.076</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>bu/data_out_new_12_s0/I2</td>
</tr>
<tr>
<td>53.175</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_12_s0/F</td>
</tr>
<tr>
<td>53.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_12_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.756, 32.957%; route: 33.628, 66.142%; tC2Q: 0.458, 0.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.944</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>41.570</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>43.998</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>flashController/n7_s2/I0</td>
</tr>
<tr>
<td>45.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>48.014</td>
<td>2.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>mem/n355_s5/I0</td>
</tr>
<tr>
<td>49.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>50.838</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>51.899</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>53.526</td>
<td>1.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td style=" font-weight:bold;">mem/data_out_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>mem/data_out_15_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>mem/data_out_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.584, 32.394%; route: 34.152, 66.710%; tC2Q: 0.458, 0.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.944</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>41.570</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>43.998</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>flashController/n7_s2/I0</td>
</tr>
<tr>
<td>45.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>48.014</td>
<td>2.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>mem/n355_s5/I0</td>
</tr>
<tr>
<td>49.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>50.838</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>51.899</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>53.526</td>
<td>1.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td style=" font-weight:bold;">mem/data_out_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>mem/data_out_18_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>mem/data_out_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.584, 32.394%; route: 34.152, 66.710%; tC2Q: 0.458, 0.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.944</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>41.570</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>43.998</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>flashController/n7_s2/I0</td>
</tr>
<tr>
<td>45.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>48.014</td>
<td>2.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>mem/n355_s5/I0</td>
</tr>
<tr>
<td>49.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>50.838</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>51.899</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>53.526</td>
<td>1.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td style=" font-weight:bold;">mem/data_out_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>mem/data_out_19_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>mem/data_out_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.584, 32.394%; route: 34.152, 66.710%; tC2Q: 0.458, 0.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.944</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>41.570</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>43.998</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>flashController/n7_s2/I0</td>
</tr>
<tr>
<td>45.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>48.014</td>
<td>2.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>mem/n355_s5/I0</td>
</tr>
<tr>
<td>49.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>50.838</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>51.899</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>53.477</td>
<td>1.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" font-weight:bold;">mem/data_out_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>mem/data_out_31_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>mem/data_out_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.584, 32.426%; route: 34.103, 66.678%; tC2Q: 0.458, 0.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.944</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>41.570</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>43.998</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>flashController/n7_s2/I0</td>
</tr>
<tr>
<td>45.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>48.014</td>
<td>2.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>mem/n355_s5/I0</td>
</tr>
<tr>
<td>49.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>50.838</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>51.899</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>53.434</td>
<td>1.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[2][B]</td>
<td style=" font-weight:bold;">mem/data_out_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[2][B]</td>
<td>mem/data_out_2_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[2][B]</td>
<td>mem/data_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.584, 32.453%; route: 34.059, 66.650%; tC2Q: 0.458, 0.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.919</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>5.877</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>5.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>5.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.018</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu_1/ALUInB_0_s8/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s8/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>cpu_1/n2122_s3/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>3.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>cpu_1/ALUInB_2_s1/I0</td>
</tr>
<tr>
<td>15.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.254</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>20.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.937</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>22.083</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>cpu_1/data_addr_Z_12_s17/I2</td>
</tr>
<tr>
<td>22.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s17/F</td>
</tr>
<tr>
<td>24.364</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/data_addr_Z_12_s16/I3</td>
</tr>
<tr>
<td>25.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s16/F</td>
</tr>
<tr>
<td>25.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>cpu_1/data_addr_Z_12_s11/I3</td>
</tr>
<tr>
<td>26.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s11/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>cpu_1/data_addr_Z_12_s3/I2</td>
</tr>
<tr>
<td>27.574</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s3/F</td>
</tr>
<tr>
<td>30.161</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I1</td>
</tr>
<tr>
<td>31.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>33.198</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>34.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>mem/cnt_4_s12/I2</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>38.187</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>bu/data_out_new_31_s27/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s27/F</td>
</tr>
<tr>
<td>40.944</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>41.570</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>43.998</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>flashController/n7_s2/I0</td>
</tr>
<tr>
<td>45.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>48.014</td>
<td>2.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>mem/n355_s5/I0</td>
</tr>
<tr>
<td>49.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>50.838</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>51.899</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>53.434</td>
<td>1.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" font-weight:bold;">mem/data_out_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td>mem/data_out_3_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C29[2][B]</td>
<td>mem/data_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.584, 32.453%; route: 34.059, 66.650%; tC2Q: 0.458, 0.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R12C8[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.406</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.558, 62.616%; tC2Q: 0.333, 37.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R26C7[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.790, 70.333%; tC2Q: 0.333, 29.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R12C8[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.666</td>
<td>0.818</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.818, 71.056%; tC2Q: 0.333, 28.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R26C7[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.667</td>
<td>0.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.819, 71.068%; tC2Q: 0.333, 28.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R12C8[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.688</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL2[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 71.596%; tC2Q: 0.333, 28.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R12C8[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.692</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.844, 71.686%; tC2Q: 0.333, 28.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R12C8[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.692</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.844, 71.686%; tC2Q: 0.333, 28.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C7[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.737</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.889, 72.737%; tC2Q: 0.333, 27.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C7[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.742</td>
<td>0.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.894, 72.834%; tC2Q: 0.333, 27.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R26C7[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.920</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL18[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.072, 76.283%; tC2Q: 0.333, 23.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R12C8[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.923</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.075, 76.338%; tC2Q: 0.333, 23.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R12C8[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.086, 76.512%; tC2Q: 0.333, 23.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R12C8[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.938</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL17[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.090, 76.574%; tC2Q: 0.333, 23.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R26C7[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.952</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.104, 76.816%; tC2Q: 0.333, 23.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R26C7[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.952</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.104, 76.816%; tC2Q: 0.333, 23.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R26C7[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.142, 77.412%; tC2Q: 0.333, 22.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/text_address_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>ppu_inst/text_address_10_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C38[0][B]</td>
<td style=" font-weight:bold;">ppu_inst/text_address_10_s0/Q</td>
</tr>
<tr>
<td>2.151</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">ppu_inst/sprite_BRAM/mem_mem_0_1_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.652</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>ppu_inst/sprite_BRAM/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 42.013%; tC2Q: 0.333, 57.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/c_state.INIT_CALIB_DONE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/c_state.INIT_CALIB_DONE_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C7[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/c_state.INIT_CALIB_DONE_s0/Q</td>
</tr>
<tr>
<td>1.086</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/init_calib_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C7[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/init_calib_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6_0_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_2_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C8[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[2][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_2_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C5[2][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_2_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d_2_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C5[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[2][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C3[2][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d_2_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C2[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_33_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[2][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_33_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C2[2][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_33_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_0_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_35_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_35_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_35_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_0_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_36_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_36_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_36_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_0_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL18[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.586</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.722</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.250%; route: 4.110, 76.247%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.028</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/clkdiv</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R18C9[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.465</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[3][A]</td>
<td>ramData_inst/psrams_Interface/n16_s1/I0</td>
</tr>
<tr>
<td>3.196</td>
<td>0.731</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C3[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/n16_s1/F</td>
</tr>
<tr>
<td>3.783</td>
<td>0.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>LEFTSIDE[0]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/clkdiv/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.986</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/HCLKIN</td>
</tr>
<tr>
<td>3.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv</td>
</tr>
<tr>
<td>3.028</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.731, 33.130%; route: 1.142, 51.763%; tC2Q: 0.333, 15.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 42.689%; route: 0.286, 57.311%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>D1/LineCtr_0_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_0_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>D1/LineCtr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>D1/LineCtr_1_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_1_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>D1/LineCtr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>D1/LineCtr_2_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>D1/LineCtr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][A]</td>
<td>D1/LineCtr_3_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C35[2][A]</td>
<td>D1/LineCtr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>D1/LineCtr_4_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>D1/LineCtr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[2][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[2][B]</td>
<td>D1/LineCtr_5_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_5_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[2][B]</td>
<td>D1/LineCtr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>D1/LineCtr_6_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>D1/LineCtr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td>D1/LineCtr_7_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C37[2][A]</td>
<td>D1/LineCtr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>D1/LineCtr_8_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_8_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>D1/LineCtr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>D1/LineCtr_9_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>D1/LineCtr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td>D1/LineCtr_10_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_10_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[2][B]</td>
<td>D1/LineCtr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>D1/LineCtr_11_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_11_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>D1/LineCtr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>D1/LineCtr_12_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_12_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>D1/LineCtr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>D1/LineCtr_13_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_13_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>D1/LineCtr_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][B]</td>
<td>D1/PixelCtr_0_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C35[2][B]</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C35[2][A]</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[2][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[2][A]</td>
<td>D1/PixelCtr_2_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C37[2][A]</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[0][B]</td>
<td>D1/PixelCtr_3_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C37[0][B]</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>D1/PixelCtr_4_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td>D1/PixelCtr_5_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_5_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C38[0][B]</td>
<td>D1/PixelCtr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>D1/PixelCtr_6_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>D1/PixelCtr_7_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_7_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>D1/PixelCtr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2127</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.853</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>D1/PixelCtr_8_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_8_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>D1/PixelCtr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/rd_cycle_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/rd_cycle_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/rd_cycle_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/rd_data_d_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/rd_data_d_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/rd_data_d_25_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/rd_data_d_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/rd_data_d_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/rd_data_d_24_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_2_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_2_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_1_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_11_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_11_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_11_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_0_s3/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt_5_s5</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt_5_s5/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt_5_s5/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_4_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_4_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_4_s3/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2662</td>
<td>clk_d</td>
<td>-15.106</td>
<td>0.262</td>
</tr>
<tr>
<td>2127</td>
<td>reset_soc</td>
<td>3.593</td>
<td>3.274</td>
</tr>
<tr>
<td>734</td>
<td>user_clk</td>
<td>-0.516</td>
<td>0.262</td>
</tr>
<tr>
<td>672</td>
<td>ddr_rsti</td>
<td>-1.848</td>
<td>2.314</td>
</tr>
<tr>
<td>519</td>
<td>imm_j[11]</td>
<td>14.518</td>
<td>3.382</td>
</tr>
<tr>
<td>517</td>
<td>imm_j[15]</td>
<td>13.733</td>
<td>3.505</td>
</tr>
<tr>
<td>285</td>
<td>dataOutTxt[2]</td>
<td>28.308</td>
<td>7.027</td>
</tr>
<tr>
<td>274</td>
<td>EXMEM_ALUOut_31_9</td>
<td>22.920</td>
<td>1.813</td>
</tr>
<tr>
<td>273</td>
<td>dataOutTxt[1]</td>
<td>28.626</td>
<td>5.754</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[1]</td>
<td>14.931</td>
<td>4.617</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R12C21</td>
<td>100.00%</td>
</tr>
<tr>
<td>R18C21</td>
<td>97.22%</td>
</tr>
<tr>
<td>R12C26</td>
<td>97.22%</td>
</tr>
<tr>
<td>R26C20</td>
<td>97.22%</td>
</tr>
<tr>
<td>R22C28</td>
<td>95.83%</td>
</tr>
<tr>
<td>R18C14</td>
<td>95.83%</td>
</tr>
<tr>
<td>R18C39</td>
<td>95.83%</td>
</tr>
<tr>
<td>R15C22</td>
<td>95.83%</td>
</tr>
<tr>
<td>R15C24</td>
<td>95.83%</td>
</tr>
<tr>
<td>R5C7</td>
<td>95.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
