

================================================================
== Vivado HLS Report for 'dct_1d'
================================================================
* Date:           Fri Mar 13 21:01:29 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  209|  209|  209|  209|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop   |  208|  208|        26|          -|          -|     8|    no    |
        | + DCT_Inner_Loop  |   24|   24|         3|          -|          -|     8|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      1|       0|     71|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     40|
|Register         |        -|      -|      82|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      1|      82|    111|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +-------------------+------------------------+---------+------+-----+------+-------------+
    |       Memory      |         Module         | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+------------------------+---------+------+-----+------+-------------+
    |dct_coeff_table_U  |dct_1d_dct_coeff_table  |        1|    64|   15|     1|          960|
    +-------------------+------------------------+---------+------+-----+------+-------------+
    |Total              |                        |        1|    64|   15|     1|          960|
    +-------------------+------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |tmp_8_fu_258_p2                  |     *    |      1|  0|   0|          16|          15|
    |dct_coeff_table_addr7_fu_176_p2  |     +    |      0|  0|   8|           8|           8|
    |k_1_fu_138_p2                    |     +    |      0|  0|   4|           4|           1|
    |n_1_fu_154_p2                    |     +    |      0|  0|   4|           4|           1|
    |p_addr1_fu_198_p2                |     +    |      0|  0|   8|           8|           8|
    |p_addr3_fu_241_p2                |     +    |      0|  0|   8|           8|           8|
    |tmp_2_fu_209_p2                  |     +    |      0|  0|  29|          29|          13|
    |exitcond1_fu_132_p2              |   icmp   |      0|  0|   5|           4|           5|
    |exitcond_fu_148_p2               |   icmp   |      0|  0|   5|           4|           5|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      1|  0|  71|          85|          64|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |k_reg_96      |   4|          2|    4|          8|
    |n_reg_108     |   4|          2|    4|          8|
    |tmp1_reg_119  |  32|          2|   32|         64|
    +--------------+----+-----------+-----+-----------+
    |Total         |  40|          6|   40|         80|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+-----+-----------+
    |             Name             | FF | Bits| Const Bits|
    +------------------------------+----+-----+-----------+
    |ap_CS_fsm                     |   3|    3|          0|
    |dct_coeff_table_load_reg_310  |  15|   15|          0|
    |k_1_reg_287                   |   4|    4|          0|
    |k_reg_96                      |   4|    4|          0|
    |n_1_reg_295                   |   4|    4|          0|
    |n_reg_108                     |   4|    4|          0|
    |src_load_reg_315              |  16|   16|          0|
    |tmp1_reg_119                  |  32|   32|          0|
    +------------------------------+----+-----+-----------+
    |Total                         |  82|   82|          0|
    +------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    dct_1d    | return value |
|src_address0  | out |    6|  ap_memory |      src     |     array    |
|src_ce0       | out |    1|  ap_memory |      src     |     array    |
|src_q0        |  in |   16|  ap_memory |      src     |     array    |
|tmp_1         |  in |    4|   ap_none  |     tmp_1    |    scalar    |
|dst_address0  | out |    6|  ap_memory |      dst     |     array    |
|dst_ce0       | out |    1|  ap_memory |      dst     |     array    |
|dst_we0       | out |    1|  ap_memory |      dst     |     array    |
|dst_d0        | out |   16|  ap_memory |      dst     |     array    |
|tmp_11        |  in |    4|   ap_none  |    tmp_11    |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

