/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  reg [2:0] _02_;
  reg [21:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [17:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [18:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [10:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [40:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~((celloutsig_0_1z | celloutsig_0_3z) & celloutsig_0_15z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[129]) & celloutsig_1_0z);
  assign celloutsig_0_6z = ~((celloutsig_0_0z | celloutsig_0_5z) & in_data[33]);
  assign celloutsig_1_3z = ~((celloutsig_1_1z | in_data[180]) & celloutsig_1_1z);
  assign celloutsig_1_7z = ~((celloutsig_1_3z | in_data[107]) & _00_);
  assign celloutsig_0_8z = ~((celloutsig_0_3z | celloutsig_0_2z) & celloutsig_0_6z);
  assign celloutsig_0_9z = ~((celloutsig_0_5z | celloutsig_0_3z) & celloutsig_0_5z);
  assign celloutsig_0_10z = ~((celloutsig_0_1z | celloutsig_0_5z) & celloutsig_0_1z);
  assign celloutsig_0_12z = ~((celloutsig_0_3z | celloutsig_0_3z) & celloutsig_0_4z);
  assign celloutsig_0_15z = ~((celloutsig_0_7z | celloutsig_0_8z) & celloutsig_0_5z);
  assign celloutsig_0_24z = ~((celloutsig_0_13z | celloutsig_0_12z) & celloutsig_0_21z);
  assign celloutsig_1_9z = ~((celloutsig_1_8z | celloutsig_1_7z) & (celloutsig_1_3z | celloutsig_1_5z[0]));
  assign celloutsig_1_14z = ~((celloutsig_1_7z | celloutsig_1_4z[2]) & (celloutsig_1_4z[2] | celloutsig_1_0z));
  assign celloutsig_0_16z = ~((celloutsig_0_5z | celloutsig_0_12z) & (celloutsig_0_0z | celloutsig_0_3z));
  reg [3:0] _18_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _18_ <= 4'h0;
    else _18_ <= { in_data[181:179], celloutsig_1_1z };
  assign { _01_[3:1], _00_ } = _18_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 3'h0;
    else _02_ <= _01_[3:1];
  always_ff @(negedge out_data[128], posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 22'h000000;
    else _03_ <= { in_data[21:8], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_4z = in_data[38:35] === { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_7z = { in_data[87:74], celloutsig_0_5z } === { in_data[28:16], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_26z = { _03_[16], celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z } === { celloutsig_0_23z[15:11], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_7z };
  assign celloutsig_0_28z = { celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_8z } === { celloutsig_0_19z, celloutsig_0_25z };
  assign celloutsig_1_17z = { celloutsig_1_16z[3:0], _01_[3:1], _00_, celloutsig_1_3z } && { celloutsig_1_16z[4:2], celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_9z, _02_ };
  assign celloutsig_0_2z = in_data[19:15] && in_data[23:19];
  assign celloutsig_0_49z = { celloutsig_0_34z[36:30], celloutsig_0_38z, celloutsig_0_13z } * celloutsig_0_29z[8:0];
  assign celloutsig_1_12z = { _01_[2:1], celloutsig_1_4z, _01_[3:1], _00_ } * in_data[179:168];
  assign celloutsig_0_18z = celloutsig_0_2z ? { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_13z } : { celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_0_37z = ~ celloutsig_0_29z[8:4];
  assign celloutsig_1_4z = ~ { in_data[183:179], celloutsig_1_3z };
  assign celloutsig_1_16z = ~ { celloutsig_1_12z[6:4], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_19z = ~ { celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_25z = ~ { celloutsig_0_20z[5:2], celloutsig_0_14z };
  assign celloutsig_0_5z = | in_data[62:53];
  assign celloutsig_1_8z = | { celloutsig_1_3z, in_data[139:113] };
  assign celloutsig_0_13z = | { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, in_data[62:53], in_data[16:7], celloutsig_0_0z };
  assign celloutsig_0_14z = | _03_[5:2];
  assign celloutsig_0_17z = | { celloutsig_0_9z, celloutsig_0_6z, in_data[10:8] };
  assign celloutsig_0_22z = | { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, in_data[85:74], in_data[62:53], in_data[16:7], celloutsig_0_0z };
  assign celloutsig_0_3z = ~^ in_data[49:40];
  assign celloutsig_0_50z = ~^ celloutsig_0_18z;
  assign celloutsig_0_1z = ~^ { in_data[81:78], celloutsig_0_0z };
  assign celloutsig_0_21z = ~^ { celloutsig_0_19z[1:0], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_1_5z = { celloutsig_1_4z[0], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z } >> { _01_[2:1], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_32z = { celloutsig_0_18z[1:0], celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_1z } >> { celloutsig_0_20z[4:1], celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_34z = { celloutsig_0_32z[2:0], celloutsig_0_30z, celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_33z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_7z } >> { celloutsig_0_20z[3:1], celloutsig_0_26z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_30z, _03_, celloutsig_0_32z, celloutsig_0_14z };
  assign celloutsig_0_20z = { in_data[6:3], celloutsig_0_13z, celloutsig_0_9z } >> { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_10z };
  assign celloutsig_0_23z = { celloutsig_0_20z[4:1], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_6z } >> { celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_27z = { _03_[10:5], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_21z } >> { _03_[15:10], celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_29z = { celloutsig_0_27z[17:11], celloutsig_0_18z, celloutsig_0_14z } >> { _03_[11:4], celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_0_0z = ~((in_data[9] & in_data[62]) | in_data[9]);
  assign celloutsig_0_38z = ~((celloutsig_0_37z[2] & celloutsig_0_26z) | celloutsig_0_26z);
  assign celloutsig_1_0z = ~((in_data[162] & in_data[137]) | in_data[185]);
  assign celloutsig_1_19z = ~((celloutsig_1_7z & celloutsig_1_12z[2]) | celloutsig_1_9z);
  assign celloutsig_0_30z = ~((celloutsig_0_17z & celloutsig_0_13z) | celloutsig_0_13z);
  assign { out_data[128], out_data[141:130], out_data[148:143], out_data[149], out_data[150], out_data[129] } = ~ { celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign _01_[0] = _00_;
  assign { out_data[142], out_data[96], out_data[40:32], out_data[0] } = { out_data[149], celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
