{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "ADC_CONVST",
					"strict" : false
				},
				{
					"name" : "ADC_SCK",
					"strict" : false
				},
				{
					"name" : "ADC_SDI",
					"strict" : false
				},
				{
					"name" : "servo_pulse[0]",
					"strict" : false
				},
				{
					"name" : "servo_pulse[1]",
					"strict" : false
				},
				{
					"name" : "servo_pulse[2]",
					"strict" : false
				},
				{
					"name" : "servo_pulse[3]",
					"strict" : false
				},
				{
					"name" : "servo_pulse[4]",
					"strict" : false
				},
				{
					"name" : "servo_pulse[5]",
					"strict" : false
				},
				{
					"name" : "servo_pulse[6]",
					"strict" : false
				},
				{
					"name" : "servo_pulse[7]",
					"strict" : false
				},
				{
					"name" : "servo_pulse[8]",
					"strict" : false
				},
				{
					"name" : "servo_pulse[9]",
					"strict" : false
				},
				{
					"name" : "servo_pulse[10]",
					"strict" : false
				},
				{
					"name" : "servo_pulse[11]",
					"strict" : false
				},
				{
					"name" : "servo_pulse[12]",
					"strict" : false
				},
				{
					"name" : "servo_pulse[13]",
					"strict" : false
				},
				{
					"name" : "servo_pulse[14]",
					"strict" : false
				},
				{
					"name" : "servo_pulse[15]",
					"strict" : false
				},
				{
					"name" : "test_pin1",
					"strict" : false
				},
				{
					"name" : "test_pin2",
					"strict" : false
				},
				{
					"name" : "test_bus[0]",
					"strict" : false
				},
				{
					"name" : "test_bus[1]",
					"strict" : false
				},
				{
					"name" : "test_bus[2]",
					"strict" : false
				},
				{
					"name" : "test_bus[3]",
					"strict" : false
				},
				{
					"name" : "test_bus[4]",
					"strict" : false
				},
				{
					"name" : "test_bus[5]",
					"strict" : false
				},
				{
					"name" : "test_bus[6]",
					"strict" : false
				},
				{
					"name" : "test_bus[7]",
					"strict" : false
				},
				{
					"name" : "test_bus[8]",
					"strict" : false
				},
				{
					"name" : "test_bus[9]",
					"strict" : false
				},
				{
					"name" : "test_bus[10]",
					"strict" : false
				},
				{
					"name" : "test_bus[11]",
					"strict" : false
				},
				{
					"name" : "reset_n",
					"strict" : false
				},
				{
					"name" : "FPGA_CLK1_50",
					"strict" : false
				},
				{
					"name" : "ADC_SDO",
					"strict" : false
				}
			]
		}
	]
}