////////////////////////////////////////////////////////////////////////////////
//                                            __ _      _     _               //
//                                           / _(_)    | |   | |              //
//                __ _ _   _  ___  ___ _ __ | |_ _  ___| | __| |              //
//               / _` | | | |/ _ \/ _ \ '_ \|  _| |/ _ \ |/ _` |              //
//              | (_| | |_| |  __/  __/ | | | | | |  __/ | (_| |              //
//               \__, |\__,_|\___|\___|_| |_|_| |_|\___|_|\__,_|              //
//                  | |                                                       //
//                  |_|                                                       //
//                                                                            //
//                                                                            //
//              MPSoC-RV64 CPU                                                //
//              Network on Chip Makefile                                      //
//              Mesh Topology                                                 //
//                                                                            //
////////////////////////////////////////////////////////////////////////////////

/* Copyright (c) 2019-2020 by the author(s)
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 *
 * =============================================================================
 * Author(s):
 *   Francisco Javier Reina Campo <frareicam@gmail.com>
 */

../../../../rtl/verilog/blocks/buffer/riscv_dii_buffer.sv
../../../../rtl/verilog/blocks/buffer/riscv_osd_fifo.sv
../../../../rtl/verilog/blocks/eventpacket/riscv_osd_event_packetization_fixedwidth.sv
../../../../rtl/verilog/blocks/eventpacket/riscv_osd_event_packetization.sv
../../../../rtl/verilog/blocks/regaccess/riscv_osd_regaccess_demux.sv
../../../../rtl/verilog/blocks/regaccess/riscv_osd_regaccess_layer.sv
../../../../rtl/verilog/blocks/regaccess/riscv_osd_regaccess.sv
../../../../rtl/verilog/blocks/tracesample/riscv_osd_tracesample.sv

../../../../rtl/verilog/interconnect/riscv_debug_ring_expand.sv
../../../../rtl/verilog/interconnect/riscv_debug_ring.sv
../../../../rtl/verilog/interconnect/riscv_ring_router_demux.sv
../../../../rtl/verilog/interconnect/riscv_ring_router_gateway_demux.sv
../../../../rtl/verilog/interconnect/riscv_ring_router_gateway_mux.sv
../../../../rtl/verilog/interconnect/riscv_ring_router_gateway.sv
../../../../rtl/verilog/interconnect/riscv_ring_router_mux_rr.sv
../../../../rtl/verilog/interconnect/riscv_ring_router_mux.sv
../../../../rtl/verilog/interconnect/riscv_ring_router.sv

../../../../rtl/verilog/modules/common/riscv_osd_ctm.sv
../../../../rtl/verilog/modules/common/riscv_osd_him.sv
../../../../rtl/verilog/modules/common/riscv_osd_scm.sv
../../../../rtl/verilog/modules/common/riscv_osd_stm.sv
../../../../rtl/verilog/modules/template/riscv_osd_ctm_template.sv
../../../../rtl/verilog/modules/template/riscv_osd_stm_template.sv

../../../../rtl/verilog/riscv_debug_interface.sv

../../../../bench/verilog/regression/riscv_dbg_testbench.sv
