verilog xil_defaultlib --include "../../../../all_test_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../all_test_3.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../all_test_3.srcs/sources_1/bd/design_1/ipshared/1313/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/973a/hdl/My_STEP_Core_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/973a/hdl/My_STEP_Core_v1_0.v" \
"../../../bd/design_1/ip/design_1_My_STEP_Core_0_0/sim/design_1_My_STEP_Core_0_0.v" \
"../../../bd/design_1/ipshared/decb/hdl/My_ECAP_Core_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/decb/hdl/My_ECAP_Core_v1_0.v" \
"../../../bd/design_1/ip/design_1_My_ECAP_Core_0_0/sim/design_1_My_ECAP_Core_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
