Warning: Design 'dc_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : dc_top
Version: T-2022.03-SP3
Date   : Sun Nov 10 21:12:50 2024
****************************************

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: genblk1_3__dc_inst/y0[15] (internal pin)
  Endpoint: y0[15] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y0[15] (delay_commutator)            0.00      0.00       0.00 r    so 
  y0[15] (net)                                  1                   0.00       0.00 r
  y0[15] (out)                                            0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


1
